// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/02/2022 00:56:11"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module NES (
	MAX10_CLK1_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	ARDUINO_IO,
	ARDUINO_RESET_N);
input 	MAX10_CLK1_50;
input 	[1:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	VGA_HS;
output 	VGA_VS;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
output 	[15:0] ARDUINO_IO;
output 	ARDUINO_RESET_N;

// Design Ports Information
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_RESET_N	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \ARDUINO_RESET_N~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \MAX10_CLK1_50~input_o ;
wire \PLL|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ;
wire \~GND~combout ;
wire \PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \CPU|RstCycle~feeder_combout ;
wire \CPU|Res_n_d~feeder_combout ;
wire \CPU|Res_n_d~q ;
wire \CPU|Res_n_i~q ;
wire \CPU|Res_n_i~clkctrl_outclk ;
wire \CPU|RstCycle~q ;
wire \CPU|MCycle~0_combout ;
wire \CPU|MCycle~1_combout ;
wire \CPU|Equal0~4_combout ;
wire \CPU|NMI_entered~0_combout ;
wire \CPU|NMI_entered~q ;
wire \RICOH|OAM_ADDR~5_combout ;
wire \RICOH|control[7]~feeder_combout ;
wire \CPU|mcode|Mux259~0_combout ;
wire \CPU|mcode|Mux292~0_combout ;
wire \CPU|Equal0~6_combout ;
wire \CPU|mcode|LDA~6_combout ;
wire \CPU|mcode|Equal10~1_combout ;
wire \CPU|mcode|Equal21~3_combout ;
wire \CPU|mcode|Mux350~2_combout ;
wire \CPU|mcode|Mux108~3_combout ;
wire \CPU|Equal0~3_combout ;
wire \CPU|mcode|Mux290~6_combout ;
wire \CPU|mcode|process_0~1_combout ;
wire \CPU|mcode|Mux290~3_combout ;
wire \CPU|Equal0~8_combout ;
wire \CPU|mcode|Mux290~4_combout ;
wire \CPU|mcode|Mux264~11_combout ;
wire \CPU|mcode|Mux290~2_combout ;
wire \CPU|mcode|Mux290~5_combout ;
wire \CPU|mcode|Mux344~2_combout ;
wire \CPU|mcode|Mux345~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ADC~q ;
wire \CPU|alu|Q_t~2_combout ;
wire \CPU|mcode|Mux319~0_combout ;
wire \CPU|mcode|Mux349~0_combout ;
wire \CPU|mcode|Mux349~1_combout ;
wire \CPU|ALU_Op_r.ALU_OP_SBC~q ;
wire \CPU|BusB[7]~feeder_combout ;
wire \CPU|Equal0~2_combout ;
wire \CPU|mcode|Equal19~2_combout ;
wire \CPU|mcode|Mux129~2_combout ;
wire \CPU|mcode|Set_BusA_To~0_combout ;
wire \CPU|mcode|Set_BusA_To~1_combout ;
wire \CPU|mcode|Set_BusA_To~2_combout ;
wire \CPU|mcode|Mux129~0_combout ;
wire \CPU|mcode|Mux129~1_combout ;
wire \CPU|mcode|Set_BusA_To~3_combout ;
wire \CPU|mcode|Mux18~0_combout ;
wire \CPU|mcode|Set_BusA_To~4_combout ;
wire \CPU|mcode|Mux270~3_combout ;
wire \CPU|mcode|Mux270~4_combout ;
wire \CPU|mcode|Mux270~5_combout ;
wire \CPU|mcode|Mux270~1_combout ;
wire \CPU|mcode|Mux108~6_combout ;
wire \CPU|mcode|Equal19~1_combout ;
wire \CPU|mcode|Mux270~0_combout ;
wire \CPU|mcode|Mux270~2_combout ;
wire \CPU|mcode|Mux270~6_combout ;
wire \CPU|mcode|Mux32~4_combout ;
wire \CPU|mcode|process_0~3_combout ;
wire \CPU|mcode|Mux271~2_combout ;
wire \CPU|mcode|Mux294~2_combout ;
wire \CPU|mcode|Mux130~0_combout ;
wire \CPU|mcode|Mux271~1_combout ;
wire \CPU|mcode|Mux127~3_combout ;
wire \CPU|tmpP~3_combout ;
wire \CPU|mcode|Mux271~0_combout ;
wire \CPU|mcode|Mux271~3_combout ;
wire \CPU|mcode|Mux272~0_combout ;
wire \CPU|mcode|Mux272~2_combout ;
wire \CPU|mcode|Mux132~0_combout ;
wire \CPU|mcode|Equal19~0_combout ;
wire \CPU|mcode|Equal10~0_combout ;
wire \CPU|mcode|Equal20~2_combout ;
wire \CPU|mcode|Mux272~1_combout ;
wire \CPU|mcode|Mux272~3_combout ;
wire \CPU|mcode|Mux279~2_combout ;
wire \CPU|mcode|Mux279~3_combout ;
wire \CPU|mcode|Mux32~6_combout ;
wire \CPU|mcode|Mux279~4_combout ;
wire \CPU|mcode|Mux279~5_combout ;
wire \CPU|Y[0]~0_combout ;
wire \CPU|Y[0]~1_combout ;
wire \CPU|mcode|Mux172~0_combout ;
wire \CPU|mcode|Mux126~1_combout ;
wire \CPU|mcode|Equal21~0_combout ;
wire \CPU|mcode|Mux126~0_combout ;
wire \CPU|mcode|Mux108~11_combout ;
wire \CPU|mcode|Mux126~2_combout ;
wire \CPU|mcode|Mux126~3_combout ;
wire \CPU|mcode|Mux257~1_combout ;
wire \CPU|mcode|Mux126~4_combout ;
wire \CPU|mcode|Mux267~2_combout ;
wire \CPU|Equal11~6_combout ;
wire \CPU|mcode|Mux136~0_combout ;
wire \CPU|mcode|Mux136~1_combout ;
wire \CPU|mcode|Mux127~1_combout ;
wire \CPU|mcode|Mux280~2_combout ;
wire \CPU|Equal0~1_combout ;
wire \CPU|Equal11~5_combout ;
wire \CPU|mcode|Mux280~3_combout ;
wire \CPU|mcode|Mux280~4_combout ;
wire \CPU|mcode|Mux280~5_combout ;
wire \CPU|mcode|Mux32~7_combout ;
wire \CPU|mcode|Mux32~8_combout ;
wire \CPU|mcode|Mux280~0_combout ;
wire \CPU|mcode|Mux280~1_combout ;
wire \CPU|mcode|Mux280~6_combout ;
wire \CPU|X[0]~0_combout ;
wire \CPU|mcode|Mux276~0_combout ;
wire \CPU|mcode|Mux276~1_combout ;
wire \CPU|Selector3~0_combout ;
wire \CPU|mcode|Equal21~2_combout ;
wire \CPU|mcode|Mux128~1_combout ;
wire \CPU|mcode|Mux128~2_combout ;
wire \CPU|mcode|Set_BusA_To~9_combout ;
wire \CPU|mcode|Set_BusA_To~7_combout ;
wire \CPU|mcode|Set_BusA_To~8_combout ;
wire \CPU|mcode|Set_BusA_To~10_combout ;
wire \CPU|mcode|Set_BusA_To~11_combout ;
wire \CPU|mcode|Mux128~3_combout ;
wire \CPU|mcode|Equal25~2_combout ;
wire \CPU|mcode|Mux128~4_combout ;
wire \CPU|mcode|Mux128~11_combout ;
wire \CPU|mcode|Mux128~12_combout ;
wire \CPU|mcode|Mux128~5_combout ;
wire \CPU|mcode|Mux128~6_combout ;
wire \CPU|mcode|Mux128~7_combout ;
wire \CPU|mcode|Mux128~8_combout ;
wire \CPU|mcode|Mux128~9_combout ;
wire \CPU|mcode|Set_BusA_To~12_combout ;
wire \CPU|mcode|Mux269~10_combout ;
wire \CPU|mcode|Mux128~0_combout ;
wire \CPU|mcode|Mux269~11_combout ;
wire \CPU|mcode|Mux269~3_combout ;
wire \CPU|mcode|Mux269~0_combout ;
wire \CPU|mcode|Mux269~1_combout ;
wire \CPU|mcode|Mux269~2_combout ;
wire \CPU|mcode|Mux269~4_combout ;
wire \CPU|mcode|Mux269~5_combout ;
wire \CPU|mcode|Mux269~6_combout ;
wire \CPU|mcode|Mux128~10_combout ;
wire \CPU|mcode|Mux269~7_combout ;
wire \CPU|mcode|Set_BusA_To~6_combout ;
wire \CPU|mcode|Set_BusA_To~13_combout ;
wire \CPU|mcode|Set_BusA_To~14_combout ;
wire \CPU|mcode|Set_BusA_To~15_combout ;
wire \CPU|mcode|Mux269~8_combout ;
wire \CPU|mcode|Mux269~9_combout ;
wire \CPU|mcode|Equal22~0_combout ;
wire \CPU|BCD_en_r~feeder_combout ;
wire \CPU|Equal0~5_combout ;
wire \CPU|BCD_en_r~q ;
wire \CPU|Selector7~0_combout ;
wire \CPU|Selector3~2_combout ;
wire \CPU|mcode|Mux16~2_combout ;
wire \CPU|mcode|Set_BusA_To~5_combout ;
wire \CPU|mcode|Mux111~0_combout ;
wire \CPU|mcode|Mux146~0_combout ;
wire \CPU|mcode|Mux127~17_combout ;
wire \CPU|mcode|Mux146~1_combout ;
wire \CPU|mcode|Mux127~18_combout ;
wire \CPU|mcode|Mux127~19_combout ;
wire \CPU|mcode|Mux127~20_combout ;
wire \CPU|mcode|Mux127~8_combout ;
wire \CPU|mcode|Mux127~12_combout ;
wire \CPU|mcode|Mux127~14_combout ;
wire \CPU|mcode|Mux127~13_combout ;
wire \CPU|mcode|Mux127~15_combout ;
wire \CPU|mcode|Mux127~9_combout ;
wire \CPU|mcode|Mux127~10_combout ;
wire \CPU|mcode|Mux127~11_combout ;
wire \CPU|mcode|Mux127~16_combout ;
wire \CPU|mcode|Mux127~21_combout ;
wire \CPU|mcode|Mux146~2_combout ;
wire \CPU|mcode|Mux127~6_combout ;
wire \CPU|mcode|Mux127~4_combout ;
wire \CPU|mcode|Mux127~5_combout ;
wire \CPU|mcode|Mux127~7_combout ;
wire \CPU|mcode|Mux268~0_combout ;
wire \CPU|mcode|Mux268~1_combout ;
wire \CPU|mcode|Mux146~9_combout ;
wire \CPU|mcode|Mux146~7_combout ;
wire \CPU|mcode|Mux146~8_combout ;
wire \CPU|mcode|Mux268~2_combout ;
wire \CPU|mcode|Mux127~22_combout ;
wire \CPU|mcode|Mux146~4_combout ;
wire \CPU|mcode|Mux146~5_combout ;
wire \CPU|mcode|Mux146~3_combout ;
wire \CPU|mcode|Mux146~6_combout ;
wire \CPU|mcode|Mux268~3_combout ;
wire \CPU|mcode|Mux268~4_combout ;
wire \CPU|Selector3~1_combout ;
wire \CPU|Selector3~3_combout ;
wire \CPU|Selector3~4_combout ;
wire \CPU|BusB[1]~feeder_combout ;
wire \CPU|Add1~0_combout ;
wire \CPU|S[0]~7_combout ;
wire \CPU|Add2~0_combout ;
wire \CPU|mcode|Mux127~2_combout ;
wire \CPU|mcode|Mux122~2_combout ;
wire \CPU|mcode|Mux182~0_combout ;
wire \CPU|mcode|Mux32~12_combout ;
wire \CPU|mcode|Mux32~13_combout ;
wire \CPU|mcode|Mux255~0_combout ;
wire \CPU|mcode|Mux122~3_combout ;
wire \CPU|mcode|Mux122~1_combout ;
wire \CPU|mcode|Mux122~4_combout ;
wire \CPU|mcode|Mux263~5_combout ;
wire \CPU|mcode|Mux263~4_combout ;
wire \CPU|mcode|Mux122~0_combout ;
wire \CPU|S[0]~14_combout ;
wire \CPU|S[0]~12_combout ;
wire \CPU|S[0]~13_combout ;
wire \CPU|Selector7~2_combout ;
wire \CPU|Selector7~3_combout ;
wire \CPU|Selector7~4_combout ;
wire \CPU|Selector7~1_combout ;
wire \CPU|Selector7~5_combout ;
wire \CPU|Equal11~7_combout ;
wire \CPU|mcode|Mux204~0_combout ;
wire \CPU|mcode|Mux127~0_combout ;
wire \CPU|mcode|Mux277~6_combout ;
wire \CPU|mcode|Mux277~4_combout ;
wire \CPU|mcode|Mux277~2_combout ;
wire \CPU|mcode|Mux277~3_combout ;
wire \CPU|mcode|Mux277~5_combout ;
wire \CPU|tmpP~9_combout ;
wire \CPU|tmpP~10_combout ;
wire \CPU|tmpP~11_combout ;
wire \CPU|tmpP~4_combout ;
wire \CPU|tmpP~5_combout ;
wire \CPU|mcode|Mux265~5_combout ;
wire \CPU|mcode|Mux278~0_combout ;
wire \CPU|tmpP~6_combout ;
wire \CPU|mcode|Mux289~1_combout ;
wire \CPU|mcode|Mux289~2_combout ;
wire \CPU|mcode|Mux289~0_combout ;
wire \CPU|mcode|Mux289~3_combout ;
wire \CPU|mcode|Mux108~4_combout ;
wire \CPU|tmpP~7_combout ;
wire \CPU|tmpP~8_combout ;
wire \CPU|tmpP~12_combout ;
wire \CPU|mcode|ALU_Op~2_combout ;
wire \CPU|mcode|Write_Data~0_combout ;
wire \CPU|mcode|Mux296~0_combout ;
wire \CPU|mcode|Mux301~0_combout ;
wire \CPU|mcode|Mux301~1_combout ;
wire \CPU|mcode|Mux346~0_combout ;
wire \CPU|mcode|Mux307~4_combout ;
wire \CPU|mcode|Mux346~1_combout ;
wire \CPU|ALU_Op_r.ALU_OP_EQ1~q ;
wire \CPU|mcode|Mux360~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_XAA~q ;
wire \CPU|mcode|Mux348~6_combout ;
wire \CPU|mcode|Mux359~3_combout ;
wire \CPU|mcode|Mux354~0_combout ;
wire \CPU|mcode|Mux314~1_combout ;
wire \CPU|mcode|Mux354~1_combout ;
wire \CPU|ALU_Op_r.ALU_OP_BIT~q ;
wire \CPU|mcode|Mux347~5_combout ;
wire \CPU|mcode|Mux347~3_combout ;
wire \CPU|mcode|Mux302~0_combout ;
wire \CPU|mcode|Mux347~2_combout ;
wire \CPU|mcode|Mux347~4_combout ;
wire \CPU|ALU_Op_r.ALU_OP_EQ2~q ;
wire \CPU|tmpP~2_combout ;
wire \CPU|mcode|Mux342~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_OR~q ;
wire \CPU|mcode|ALU_Op~3_combout ;
wire \CPU|mcode|Mux343~0_combout ;
wire \CPU|mcode|Mux343~1_combout ;
wire \CPU|mcode|Mux343~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_AND~q ;
wire \CPU|mcode|Mux355~2_combout ;
wire \CPU|mcode|Mux355~3_combout ;
wire \CPU|ALU_Op_r.ALU_OP_DEC~q ;
wire \CPU|mcode|Mux356~1_combout ;
wire \CPU|mcode|Mux356~0_combout ;
wire \CPU|mcode|Mux356~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_INC~q ;
wire \CPU|mcode|Mux344~3_combout ;
wire \CPU|ALU_Op_r.ALU_OP_EOR~q ;
wire \CPU|tmpP~16_combout ;
wire \CPU|tmpP~17_combout ;
wire \CPU|alu|Q_t~3_combout ;
wire \CPU|Equal11~4_combout ;
wire \CPU|Mux17~0_combout ;
wire \CPU|mcode|Mux358~4_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ANC~q ;
wire \CPU|mcode|Mux348~4_combout ;
wire \CPU|mcode|Mux348~5_combout ;
wire \CPU|ALU_Op_r.ALU_OP_CMP~q ;
wire \CPU|alu|Selector6~0_combout ;
wire \CPU|Selector4~0_combout ;
wire \CPU|mcode|Mux276~2_combout ;
wire \CPU|Selector4~2_combout ;
wire \CPU|mcode|Mux350~3_combout ;
wire \CPU|mcode|Mux351~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ROL~q ;
wire \CPU|mcode|Mux350~4_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ASL~q ;
wire \CPU|alu|process_2~0_combout ;
wire \CPU|alu|Selector5~10_combout ;
wire \CPU|alu|Selector5~13_combout ;
wire \CPU|X[2]~feeder_combout ;
wire \CPU|Selector2~6_combout ;
wire \CPU|Selector5~0_combout ;
wire \CPU|mcode|Mux274~0_combout ;
wire \CPU|Selector5~1_combout ;
wire \CPU|Selector5~3_combout ;
wire \CPU|Selector5~2_combout ;
wire \CPU|Selector5~4_combout ;
wire \CPU|Selector5~5_combout ;
wire \CPU|alu|Selector5~5_combout ;
wire \CPU|alu|Selector5~6_combout ;
wire \CPU|alu|CT~0_combout ;
wire \CPU|mcode|Mux353~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ROR~q ;
wire \CPU|alu|CT~combout ;
wire \CPU|alu|Add5~1_cout ;
wire \CPU|alu|Add5~3 ;
wire \CPU|alu|Add5~5 ;
wire \CPU|alu|Add5~6_combout ;
wire \CPU|mcode|Mux359~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_SAX~q ;
wire \CPU|alu|Add5~7 ;
wire \CPU|alu|Add5~9 ;
wire \CPU|alu|Add5~10_combout ;
wire \CPU|alu|Selector6~3_combout ;
wire \CPU|alu|Selector5~7_combout ;
wire \CPU|alu|Add5~4_combout ;
wire \CPU|alu|Selector4~12_combout ;
wire \CPU|mcode|Mux352~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_LSR~q ;
wire \CPU|alu|Add11~1 ;
wire \CPU|alu|Add11~3 ;
wire \CPU|alu|Add11~4_combout ;
wire \CPU|alu|Add12~1 ;
wire \CPU|alu|Add12~3 ;
wire \CPU|alu|Add12~4_combout ;
wire \CPU|alu|Selector5~8_combout ;
wire \CPU|alu|Selector5~12_combout ;
wire \CPU|alu|Selector5~9_combout ;
wire \CPU|alu|Add0~3 ;
wire \CPU|alu|Add0~5 ;
wire \CPU|alu|Add0~7 ;
wire \CPU|alu|Add0~8_combout ;
wire \CPU|alu|process_0~4_combout ;
wire \CPU|alu|Add0~4_combout ;
wire \CPU|alu|Selector5~4_combout ;
wire \CPU|alu|Selector5~11_combout ;
wire \CPU|alu|Q[2]~3_combout ;
wire \CPU|alu|Q[2]~4_combout ;
wire \CPU|Add1~1 ;
wire \CPU|Add1~2_combout ;
wire \CPU|S[1]~6_combout ;
wire \CPU|Add2~1 ;
wire \CPU|Add2~2_combout ;
wire \CPU|Add1~3 ;
wire \CPU|Add1~4_combout ;
wire \CPU|S[2]~5_combout ;
wire \CPU|Add2~3 ;
wire \CPU|Add2~4_combout ;
wire \CPU|Add1~5 ;
wire \CPU|Add1~6_combout ;
wire \CPU|S[3]~4_combout ;
wire \CPU|Add2~5 ;
wire \CPU|Add2~6_combout ;
wire \CPU|Selector4~1_combout ;
wire \CPU|Selector4~3_combout ;
wire \CPU|Selector4~4_combout ;
wire \CPU|BusA~0_combout ;
wire \CPU|Selector4~5_combout ;
wire \CPU|Selector4~6_combout ;
wire \CPU|alu|Selector4~2_combout ;
wire \CPU|alu|Add5~8_combout ;
wire \CPU|alu|Selector4~3_combout ;
wire \CPU|alu|Selector4~4_combout ;
wire \CPU|alu|Q_t~1_combout ;
wire \CPU|alu|Selector4~8_combout ;
wire \CPU|alu|Q_t~0_combout ;
wire \CPU|alu|process_2~1_combout ;
wire \CPU|alu|Add12~5 ;
wire \CPU|alu|Add12~6_combout ;
wire \CPU|alu|Add11~5 ;
wire \CPU|alu|Add11~6_combout ;
wire \CPU|alu|Selector4~6_combout ;
wire \CPU|alu|Selector4~5_combout ;
wire \CPU|alu|Selector4~7_combout ;
wire \CPU|alu|Selector4~9_combout ;
wire \CPU|alu|Add0~6_combout ;
wire \CPU|alu|Selector4~10_combout ;
wire \CPU|alu|Selector4~11_combout ;
wire \CPU|alu|Add9~0_combout ;
wire \CPU|alu|Selector11~0_combout ;
wire \CPU|alu|Q2_t~4_combout ;
wire \CPU|alu|Q[3]~5_combout ;
wire \CPU|alu|Q[3]~6_combout ;
wire \CPU|tmpP~26_combout ;
wire \CPU|tmpP~27_combout ;
wire \CPU|alu|process_1~0_combout ;
wire \RICOH|Add0~3 ;
wire \RICOH|Add0~4_combout ;
wire \RICOH|VRAM_ADDR~16_combout ;
wire \CPU|DL[1]~feeder_combout ;
wire \CPU|mcode|Mux289~4_combout ;
wire \CPU|mcode|Mux289~5_combout ;
wire \CPU|mcode|process_0~0_combout ;
wire \CPU|mcode|Mux264~13_combout ;
wire \CPU|mcode|Mux264~14_combout ;
wire \CPU|mcode|Mux123~0_combout ;
wire \CPU|mcode|Mux123~1_combout ;
wire \CPU|mcode|Mux264~15_combout ;
wire \CPU|mcode|Mux264~16_combout ;
wire \CPU|mcode|Mux264~10_combout ;
wire \CPU|mcode|Mux264~17_combout ;
wire \CPU|mcode|Mux264~18_combout ;
wire \CPU|mcode|Mux264~19_combout ;
wire \CPU|mcode|Mux264~23_combout ;
wire \CPU|mcode|Mux264~20_combout ;
wire \CPU|mcode|Mux264~22_combout ;
wire \CPU|mcode|Mux264~12_combout ;
wire \CPU|mcode|Mux264~21_combout ;
wire \CPU|DL[0]~8_combout ;
wire \CPU|PC[1]~1_combout ;
wire \CPU|DL[0]~feeder_combout ;
wire \CPU|Add5~0_combout ;
wire \CPU|PCAdder[0]~0_combout ;
wire \CPU|PC[0]~0_combout ;
wire \CPU|Add0~0_combout ;
wire \CPU|mcode|Mux265~0_combout ;
wire \CPU|mcode|Mux124~0_combout ;
wire \CPU|mcode|Mux124~1_combout ;
wire \CPU|mcode|Mux265~1_combout ;
wire \CPU|mcode|Mux265~2_combout ;
wire \CPU|mcode|Mux265~3_combout ;
wire \CPU|mcode|Mux265~4_combout ;
wire \CPU|PC[12]~14_combout ;
wire \CPU|PC[3]~18_combout ;
wire \CPU|Add0~1 ;
wire \CPU|Add0~2_combout ;
wire \CPU|Add5~1 ;
wire \CPU|Add5~2_combout ;
wire \CPU|PCAdder[1]~1_combout ;
wire \CPU|mcode|Set_Addr_To~1_combout ;
wire \CPU|mcode|Set_Addr_To~2_combout ;
wire \CPU|mcode|Set_Addr_To~0_combout ;
wire \CPU|mcode|Mux247~2_combout ;
wire \CPU|mcode|Mux247~11_combout ;
wire \CPU|mcode|Mux247~3_combout ;
wire \CPU|mcode|Mux247~4_combout ;
wire \CPU|mcode|Mux247~5_combout ;
wire \CPU|mcode|Mux247~6_combout ;
wire \CPU|mcode|Mux214~0_combout ;
wire \CPU|mcode|Mux247~8_combout ;
wire \CPU|mcode|Mux107~1_combout ;
wire \CPU|mcode|Mux107~2_combout ;
wire \CPU|mcode|Mux107~3_combout ;
wire \CPU|mcode|Mux107~4_combout ;
wire \CPU|mcode|Mux107~0_combout ;
wire \CPU|mcode|Mux107~5_combout ;
wire \CPU|mcode|Mux107~6_combout ;
wire \CPU|mcode|Mux247~7_combout ;
wire \CPU|mcode|Mux180~0_combout ;
wire \CPU|mcode|Mux247~9_combout ;
wire \CPU|mcode|Mux247~10_combout ;
wire \CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ;
wire \CPU|Selector26~0_combout ;
wire \CPU|Add11~1 ;
wire \CPU|Add11~2_combout ;
wire \CPU|mcode|Mux284~2_combout ;
wire \CPU|mcode|Mux284~3_combout ;
wire \CPU|AD[6]~0_combout ;
wire \CPU|mcode|Mux249~2_combout ;
wire \CPU|AD[6]~1_combout ;
wire \CPU|Add7~1 ;
wire \CPU|Add7~2_combout ;
wire \CPU|AD[6]~2_combout ;
wire \CPU|AD~16_combout ;
wire \CPU|Add12~1 ;
wire \CPU|Add12~2_combout ;
wire \CPU|AD~17_combout ;
wire \CPU|mcode|Mux32~10_combout ;
wire \CPU|mcode|Mux32~11_combout ;
wire \CPU|mcode|Mux32~14_combout ;
wire \CPU|mcode|Mux32~9_combout ;
wire \CPU|mcode|Mux286~0_combout ;
wire \CPU|mcode|Mux286~1_combout ;
wire \CPU|mcode|Mux286~2_combout ;
wire \CPU|mcode|Mux285~8_combout ;
wire \CPU|mcode|Mux285~6_combout ;
wire \CPU|mcode|Mux32~5_combout ;
wire \CPU|mcode|Mux285~7_combout ;
wire \CPU|AD[6]~5_combout ;
wire \CPU|Selector30~0_combout ;
wire \CPU|mcode|Mux287~6_combout ;
wire \CPU|mcode|Mux288~0_combout ;
wire \CPU|mcode|Mux287~3_combout ;
wire \CPU|mcode|Mux287~4_combout ;
wire \CPU|mcode|Mux287~2_combout ;
wire \CPU|mcode|Mux287~5_combout ;
wire \CPU|BAL[1]~21_combout ;
wire \CPU|Add8~0_combout ;
wire \CPU|BAL[3]~5_combout ;
wire \CPU|BAL~24_combout ;
wire \CPU|Add9~0_combout ;
wire \CPU|BAL~25_combout ;
wire \CPU|BAL[3]~6_combout ;
wire \CPU|Add8~1 ;
wire \CPU|Add8~2_combout ;
wire \CPU|BAL~22_combout ;
wire \CPU|Add9~1 ;
wire \CPU|Add9~2_combout ;
wire \CPU|BAL~23_combout ;
wire \CPU|Selector30~1_combout ;
wire \BUS|Equal0~1_combout ;
wire \RICOH|gfxbus|Equal7~0_combout ;
wire \RICOH|vram_active_p~0_combout ;
wire \RICOH|vram_active_p~q ;
wire \RICOH|ADDR_W~0_combout ;
wire \RICOH|ADDR_W~q ;
wire \RICOH|VRAM_ADDR[11]~2_combout ;
wire \RICOH|VRAM_ADDR[11]~3_combout ;
wire \RICOH|Add0~5 ;
wire \RICOH|Add0~6_combout ;
wire \RICOH|VRAM_ADDR~15_combout ;
wire \CPU|PC[12]~19_combout ;
wire \CPU|Add3~0_combout ;
wire \CPU|DL[7]~feeder_combout ;
wire \CPU|DL[6]~feeder_combout ;
wire \CPU|DL[5]~feeder_combout ;
wire \CPU|DL[4]~feeder_combout ;
wire \CPU|DL[3]~feeder_combout ;
wire \CPU|DL[2]~feeder_combout ;
wire \CPU|Add5~3 ;
wire \CPU|Add5~4_combout ;
wire \CPU|PCAdder[2]~2_combout ;
wire \CPU|PC[2]~2_combout ;
wire \CPU|Add0~3 ;
wire \CPU|Add0~4_combout ;
wire \CPU|Add5~5 ;
wire \CPU|Add5~7 ;
wire \CPU|Add5~8_combout ;
wire \CPU|PCAdder[4]~4_combout ;
wire \CPU|PC[4]~4_combout ;
wire \CPU|Add0~5 ;
wire \CPU|Add0~7 ;
wire \CPU|Add0~8_combout ;
wire \CPU|Add5~9 ;
wire \CPU|Add5~10_combout ;
wire \CPU|PCAdder[5]~5_combout ;
wire \CPU|PC[5]~5_combout ;
wire \CPU|Add0~9 ;
wire \CPU|Add0~10_combout ;
wire \CPU|Add5~11 ;
wire \CPU|Add5~12_combout ;
wire \CPU|PCAdder[6]~6_combout ;
wire \CPU|PC[6]~6_combout ;
wire \CPU|Add0~11 ;
wire \CPU|Add0~12_combout ;
wire \CPU|Add5~13 ;
wire \CPU|Add5~14_combout ;
wire \CPU|PCAdder[7]~7_combout ;
wire \CPU|PC[7]~7_combout ;
wire \CPU|Add0~13 ;
wire \CPU|Add0~14_combout ;
wire \CPU|Add0~15 ;
wire \CPU|Add0~16_combout ;
wire \CPU|Add4~0_combout ;
wire \CPU|Mux7~0_combout ;
wire \CPU|Mux7~1_combout ;
wire \CPU|PC[12]~17_combout ;
wire \CPU|Add4~1 ;
wire \CPU|Add4~2_combout ;
wire \CPU|Add3~1 ;
wire \CPU|Add3~2_combout ;
wire \CPU|Add0~17 ;
wire \CPU|Add0~18_combout ;
wire \CPU|Mux6~0_combout ;
wire \CPU|Mux6~1_combout ;
wire \CPU|Add0~19 ;
wire \CPU|Add0~20_combout ;
wire \CPU|Add4~3 ;
wire \CPU|Add4~4_combout ;
wire \CPU|Mux5~0_combout ;
wire \CPU|Add3~3 ;
wire \CPU|Add3~4_combout ;
wire \CPU|Mux5~1_combout ;
wire \CPU|Add0~21 ;
wire \CPU|Add0~22_combout ;
wire \CPU|Mux4~0_combout ;
wire \CPU|Add3~5 ;
wire \CPU|Add3~6_combout ;
wire \CPU|Add4~5 ;
wire \CPU|Add4~6_combout ;
wire \CPU|Mux4~1_combout ;
wire \CPU|Add0~23 ;
wire \CPU|Add0~24_combout ;
wire \CPU|Add3~7 ;
wire \CPU|Add3~8_combout ;
wire \CPU|Add4~7 ;
wire \CPU|Add4~8_combout ;
wire \CPU|Mux3~0_combout ;
wire \CPU|Mux3~1_combout ;
wire \CPU|Add0~25 ;
wire \CPU|Add0~26_combout ;
wire \CPU|Mux2~0_combout ;
wire \CPU|Add3~9 ;
wire \CPU|Add3~10_combout ;
wire \CPU|Add4~9 ;
wire \CPU|Add4~10_combout ;
wire \CPU|Mux2~1_combout ;
wire \CPU|mcode|process_0~2_combout ;
wire \CPU|mcode|Mux258~0_combout ;
wire \CPU|Write_Data_r.Write_Data_AX~q ;
wire \CPU|mcode|Mux260~0_combout ;
wire \CPU|mcode|Mux260~1_combout ;
wire \CPU|Write_Data_r.Write_Data_XB~q ;
wire \CPU|BusB_r[1]~9 ;
wire \CPU|BusB_r[2]~11 ;
wire \CPU|BusB_r[3]~13 ;
wire \CPU|BusB_r[4]~15 ;
wire \CPU|BusB_r[5]~16_combout ;
wire \CPU|mcode|Mux249~7_combout ;
wire \CPU|mcode|Mux249~3_combout ;
wire \CPU|mcode|Mux249~4_combout ;
wire \CPU|mcode|Mux249~5_combout ;
wire \CPU|mcode|Mux249~6_combout ;
wire \CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ;
wire \CPU|process_3~0_combout ;
wire \CPU|mcode|Mux259~1_combout ;
wire \CPU|Write_Data_r.Write_Data_AXB~q ;
wire \CPU|Selector34~4_combout ;
wire \CPU|mcode|Mux253~2_combout ;
wire \CPU|Write_Data_r.Write_Data_X~q ;
wire \CPU|Selector34~5_combout ;
wire \CPU|mcode|Mux254~0_combout ;
wire \CPU|mcode|Mux254~1_combout ;
wire \CPU|mcode|Mux254~2_combout ;
wire \CPU|mcode|Mux254~3_combout ;
wire \CPU|Write_Data_r.Write_Data_Y~q ;
wire \CPU|mcode|Mux261~0_combout ;
wire \CPU|Write_Data_r.Write_Data_YB~q ;
wire \CPU|Selector34~0_combout ;
wire \CPU|P[4]~feeder_combout ;
wire \CPU|mcode|Mux255~1_combout ;
wire \CPU|mcode|Mux255~2_combout ;
wire \CPU|Write_Data_r.Write_Data_P~q ;
wire \CPU|mcode|Mux257~0_combout ;
wire \CPU|mcode|Mux256~0_combout ;
wire \CPU|Write_Data_r.Write_Data_PCL~q ;
wire \CPU|mcode|Mux257~2_combout ;
wire \CPU|Write_Data_r.Write_Data_PCH~q ;
wire \CPU|Selector34~1_combout ;
wire \CPU|mcode|Mux111~1_combout ;
wire \CPU|mcode|Mux22~0_combout ;
wire \CPU|mcode|Mux111~2_combout ;
wire \CPU|Write_Data_r.Write_Data_ABC~0_combout ;
wire \CPU|mcode|Mux252~0_combout ;
wire \CPU|mcode|Mux252~1_combout ;
wire \CPU|Write_Data_r.Write_Data_ABC~q ;
wire \CPU|mcode|Mux251~0_combout ;
wire \CPU|mcode|Mux251~1_combout ;
wire \CPU|mcode|Mux251~2_combout ;
wire \CPU|mcode|Mux251~3_combout ;
wire \CPU|mcode|Mux251~4_combout ;
wire \CPU|Write_Data_r.Write_Data_DL~q ;
wire \CPU|Selector34~2_combout ;
wire \CPU|Selector34~3_combout ;
wire \CPU|Selector34~6_combout ;
wire \CPU|mcode|Mux261~1_combout ;
wire \CPU|mcode|Mux293~2_combout ;
wire \CPU|mcode|Mux108~5_combout ;
wire \CPU|BAH[0]~4_combout ;
wire \CPU|mcode|Mux288~1_combout ;
wire \CPU|mcode|Mux288~2_combout ;
wire \CPU|mcode|Mux288~3_combout ;
wire \CPU|BAH[0]~5_combout ;
wire \CPU|BAH[0]~3_combout ;
wire \CPU|BAH~21_combout ;
wire \CPU|Mux18~4_combout ;
wire \CPU|tmpP~23_combout ;
wire \CPU|tmpP~24_combout ;
wire \CPU|tmpP~25_combout ;
wire \CPU|Selector37~2_combout ;
wire \CPU|Selector37~1_combout ;
wire \CPU|Selector37~3_combout ;
wire \CPU|BusB_r[2]~10_combout ;
wire \CPU|Selector37~0_combout ;
wire \CPU|Selector37~4_combout ;
wire \CPU|Selector37~5_combout ;
wire \CPU|Selector37~6_combout ;
wire \CPU|BAH~15_combout ;
wire \CPU|Add10~0_combout ;
wire \CPU|BusB_r[0]~7_combout ;
wire \CPU|Selector39~4_combout ;
wire \CPU|Selector39~5_combout ;
wire \CPU|Selector39~0_combout ;
wire \CPU|Selector39~2_combout ;
wire \CPU|Selector39~1_combout ;
wire \CPU|Selector39~3_combout ;
wire \CPU|Selector39~6_combout ;
wire \CPU|BAH~9_combout ;
wire \CPU|BAH~10_combout ;
wire \CPU|BAH[0]~0_combout ;
wire \CPU|BAL~3_combout ;
wire \CPU|BAL~8_combout ;
wire \CPU|BAL~17_combout ;
wire \CPU|BAL~14_combout ;
wire \CPU|Add9~3 ;
wire \CPU|Add9~5 ;
wire \CPU|Add9~6_combout ;
wire \CPU|Add8~3 ;
wire \CPU|Add8~5 ;
wire \CPU|Add8~6_combout ;
wire \CPU|BAL~13_combout ;
wire \CPU|BAL~15_combout ;
wire \CPU|Add9~7 ;
wire \CPU|Add9~8_combout ;
wire \CPU|Add8~7 ;
wire \CPU|Add8~8_combout ;
wire \CPU|mcode|Mux285~9_combout ;
wire \CPU|BAL~16_combout ;
wire \CPU|BAL~18_combout ;
wire \CPU|Add8~9 ;
wire \CPU|Add8~10_combout ;
wire \CPU|BAL~1_combout ;
wire \CPU|BAL~2_combout ;
wire \CPU|Add9~9 ;
wire \CPU|Add9~10_combout ;
wire \CPU|BAL~4_combout ;
wire \CPU|Add8~11 ;
wire \CPU|Add8~12_combout ;
wire \CPU|BAL~7_combout ;
wire \CPU|Add9~11 ;
wire \CPU|Add9~12_combout ;
wire \CPU|BAL~9_combout ;
wire \CPU|Add8~13 ;
wire \CPU|Add8~14_combout ;
wire \CPU|BAL~10_combout ;
wire \CPU|Add9~13 ;
wire \CPU|Add9~14_combout ;
wire \CPU|BAL~11_combout ;
wire \CPU|BAL~12_combout ;
wire \CPU|Add8~15 ;
wire \CPU|Add8~16_combout ;
wire \CPU|Mux36~0_combout ;
wire \CPU|Mux42~2_combout ;
wire \CPU|Add9~15 ;
wire \CPU|Add9~16_combout ;
wire \CPU|Mux36~1_combout ;
wire \CPU|BAH[0]~8_combout ;
wire \CPU|Add10~1 ;
wire \CPU|Add10~2_combout ;
wire \CPU|BusB_r[1]~8_combout ;
wire \CPU|Selector38~0_combout ;
wire \CPU|Selector38~4_combout ;
wire \CPU|Selector38~5_combout ;
wire \CPU|alu|Add6~1_cout ;
wire \CPU|alu|Add6~2_combout ;
wire \CPU|alu|Selector11~4_combout ;
wire \CPU|alu|Add5~2_combout ;
wire \CPU|alu|Add6~3 ;
wire \CPU|alu|Add6~5 ;
wire \CPU|alu|Add6~7 ;
wire \CPU|alu|Add6~8_combout ;
wire \CPU|alu|Add6~4_combout ;
wire \CPU|alu|Selector11~5_combout ;
wire \CPU|alu|WideOr4~0_combout ;
wire \CPU|alu|Selector11~6_combout ;
wire \CPU|alu|Add1~1_cout ;
wire \CPU|alu|Add1~3 ;
wire \CPU|alu|Add1~5 ;
wire \CPU|alu|Add1~7 ;
wire \CPU|alu|Add1~8_combout ;
wire \CPU|alu|Add1~4_combout ;
wire \CPU|alu|Add1~2_combout ;
wire \CPU|alu|Add1~6_combout ;
wire \CPU|alu|Selector11~2_combout ;
wire \CPU|alu|ADC_Q[0]~0_combout ;
wire \CPU|alu|Selector11~1_combout ;
wire \CPU|alu|Selector11~3_combout ;
wire \CPU|alu|Selector11~7_combout ;
wire \CPU|alu|Selector11~8_combout ;
wire \CPU|alu|Selector11~9_combout ;
wire \CPU|alu|Selector11~10_combout ;
wire \CPU|alu|Selector7~0_combout ;
wire \CPU|alu|Selector7~6_combout ;
wire \CPU|alu|Selector7~7_combout ;
wire \CPU|alu|Selector7~2_combout ;
wire \CPU|alu|Selector7~3_combout ;
wire \CPU|alu|Add12~0_combout ;
wire \CPU|alu|Add11~0_combout ;
wire \CPU|alu|Selector7~4_combout ;
wire \CPU|alu|Selector7~1_combout ;
wire \CPU|alu|Selector7~5_combout ;
wire \CPU|alu|Selector7~8_combout ;
wire \CPU|alu|Selector11~12_combout ;
wire \CPU|alu|Selector10~0_combout ;
wire \CPU|alu|Selector11~13_combout ;
wire \CPU|alu|Selector6~1_combout ;
wire \CPU|alu|Selector6~2_combout ;
wire \CPU|alu|Selector6~7_combout ;
wire \CPU|alu|Selector6~5_combout ;
wire \CPU|alu|Selector6~4_combout ;
wire \CPU|alu|Add12~2_combout ;
wire \CPU|alu|Add11~2_combout ;
wire \CPU|alu|Selector6~6_combout ;
wire \CPU|alu|Selector6~8_combout ;
wire \CPU|alu|Selector6~9_combout ;
wire \CPU|alu|Selector6~10_combout ;
wire \CPU|alu|Selector11~11_combout ;
wire \CPU|alu|Selector11~14_combout ;
wire \CPU|P[1]~0_combout ;
wire \CPU|Selector38~2_combout ;
wire \CPU|Selector38~1_combout ;
wire \CPU|Selector38~3_combout ;
wire \CPU|Selector38~6_combout ;
wire \CPU|BAH~17_combout ;
wire \CPU|BAH~18_combout ;
wire \CPU|Add10~3 ;
wire \CPU|Add10~4_combout ;
wire \CPU|BAH~16_combout ;
wire \CPU|Add10~5 ;
wire \CPU|Add10~7 ;
wire \CPU|Add10~8_combout ;
wire \CPU|Selector35~1_combout ;
wire \CPU|Selector35~3_combout ;
wire \CPU|Selector35~2_combout ;
wire \CPU|Selector35~4_combout ;
wire \CPU|BusB_r[4]~14_combout ;
wire \CPU|Selector35~5_combout ;
wire \CPU|Selector35~6_combout ;
wire \CPU|Selector35~0_combout ;
wire \CPU|Selector35~7_combout ;
wire \CPU|BAH~11_combout ;
wire \CPU|BAH~12_combout ;
wire \CPU|Add10~9 ;
wire \CPU|Add10~10_combout ;
wire \CPU|BAH~22_combout ;
wire \CPU|Selector18~0_combout ;
wire \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ;
wire \RICOH|gfxbus|Equal0~6_combout ;
wire \RICOH|gfxbus|STAT_EN~0_combout ;
wire \RICOH|VRAM_ADDR[11]~6_combout ;
wire \RICOH|Add0~15 ;
wire \RICOH|Add0~16_combout ;
wire \RICOH|VRAM_ADDR~9_combout ;
wire \RICOH|Add0~17 ;
wire \RICOH|Add0~18_combout ;
wire \RICOH|VRAM_ADDR~10_combout ;
wire \RICOH|Add0~19 ;
wire \RICOH|Add0~20_combout ;
wire \RICOH|VRAM_ADDR~11_combout ;
wire \RICOH|Add0~21 ;
wire \RICOH|Add0~22_combout ;
wire \RICOH|VRAM_ADDR~12_combout ;
wire \RICOH|Add0~23 ;
wire \RICOH|Add0~24_combout ;
wire \RICOH|VRAM_ADDR~8_combout ;
wire \RICOH|ITERATOR|Add1~5 ;
wire \RICOH|ITERATOR|Add1~6_combout ;
wire \RICOH|ITERATOR|vc~2_combout ;
wire \RICOH|ITERATOR|Add0~0_combout ;
wire \RICOH|ITERATOR|Add0~1 ;
wire \RICOH|ITERATOR|Add0~2_combout ;
wire \RICOH|ITERATOR|Add0~3 ;
wire \RICOH|ITERATOR|Add0~4_combout ;
wire \RICOH|ITERATOR|Add0~5 ;
wire \RICOH|ITERATOR|Add0~6_combout ;
wire \RICOH|ITERATOR|Add0~7 ;
wire \RICOH|ITERATOR|Add0~8_combout ;
wire \RICOH|ITERATOR|Add0~9 ;
wire \RICOH|ITERATOR|Add0~10_combout ;
wire \RICOH|ITERATOR|hc~2_combout ;
wire \RICOH|ITERATOR|Add0~11 ;
wire \RICOH|ITERATOR|Add0~12_combout ;
wire \RICOH|ITERATOR|Add0~13 ;
wire \RICOH|ITERATOR|Add0~14_combout ;
wire \RICOH|ITERATOR|Add0~15 ;
wire \RICOH|ITERATOR|Add0~16_combout ;
wire \RICOH|ITERATOR|hc~1_combout ;
wire \RICOH|ITERATOR|Add0~17 ;
wire \RICOH|ITERATOR|Add0~18_combout ;
wire \RICOH|ITERATOR|hc~0_combout ;
wire \RICOH|ITERATOR|Equal0~1_combout ;
wire \RICOH|ITERATOR|Equal0~0_combout ;
wire \RICOH|ITERATOR|Equal0~2_combout ;
wire \RICOH|ITERATOR|Add1~7 ;
wire \RICOH|ITERATOR|Add1~8_combout ;
wire \RICOH|ITERATOR|Add1~9 ;
wire \RICOH|ITERATOR|Add1~10_combout ;
wire \RICOH|ITERATOR|Add1~11 ;
wire \RICOH|ITERATOR|Add1~12_combout ;
wire \RICOH|ITERATOR|Add1~13 ;
wire \RICOH|ITERATOR|Add1~14_combout ;
wire \RICOH|ITERATOR|Add1~15 ;
wire \RICOH|ITERATOR|Add1~16_combout ;
wire \RICOH|ITERATOR|Add1~17 ;
wire \RICOH|ITERATOR|Add1~18_combout ;
wire \RICOH|ITERATOR|vc~0_combout ;
wire \RICOH|ITERATOR|Equal1~0_combout ;
wire \RICOH|ITERATOR|Equal1~1_combout ;
wire \RICOH|ITERATOR|Equal1~2_combout ;
wire \RICOH|ITERATOR|Add1~0_combout ;
wire \RICOH|ITERATOR|vc~1_combout ;
wire \RICOH|ITERATOR|Add1~1 ;
wire \RICOH|ITERATOR|Add1~2_combout ;
wire \RICOH|ITERATOR|Add1~3 ;
wire \RICOH|ITERATOR|Add1~4_combout ;
wire \RICOH|ITERATOR|vc~3_combout ;
wire \RICOH|LessThan1~0_combout ;
wire \RICOH|always5~1_combout ;
wire \RICOH|LessThan1~1_combout ;
wire \RICOH|Add1~0_combout ;
wire \RICOH|Selector13~0_combout ;
wire \RICOH|Decoder2~0_combout ;
wire \RICOH|LessThan0~0_combout ;
wire \RICOH|LessThan0~1_combout ;
wire \RICOH|Selector13~1_combout ;
wire \RICOH|Add1~1 ;
wire \RICOH|Add1~2_combout ;
wire \RICOH|Selector20~2_combout ;
wire \RICOH|Selector12~2_combout ;
wire \RICOH|Selector12~3_combout ;
wire \RICOH|Add1~3 ;
wire \RICOH|Add1~4_combout ;
wire \RICOH|Selector11~2_combout ;
wire \RICOH|Selector11~3_combout ;
wire \RICOH|Add0~25 ;
wire \RICOH|Add0~26_combout ;
wire \RICOH|VRAM_ADDR~7_combout ;
wire \RICOH|Add0~27 ;
wire \RICOH|Add0~28_combout ;
wire \RICOH|VRAM_ADDR~13_combout ;
wire \BUS|BUS_OUT[5]~2_combout ;
wire \RICOH|gfxbus|NMTB_EN~0_combout ;
wire \RICOH|gfxbus|NMTA_EN~0_combout ;
wire \RICOH|Add2~0_combout ;
wire \RICOH|Add2~2_combout ;
wire \RICOH|Add2~1 ;
wire \RICOH|Add2~3_combout ;
wire \RICOH|Add2~5_combout ;
wire \RICOH|Add2~4 ;
wire \RICOH|Add2~6_combout ;
wire \RICOH|Add2~8_combout ;
wire \RICOH|Add2~7 ;
wire \RICOH|Add2~9_combout ;
wire \RICOH|Add2~11_combout ;
wire \RICOH|Add2~10 ;
wire \RICOH|Add2~12_combout ;
wire \RICOH|Add2~14_combout ;
wire \RICOH|Add1~5 ;
wire \RICOH|Add1~6_combout ;
wire \RICOH|Selector20~0_combout ;
wire \RICOH|Selector20~1_combout ;
wire \RICOH|Selector19~0_combout ;
wire \RICOH|Add1~7 ;
wire \RICOH|Add1~8_combout ;
wire \RICOH|Selector19~1_combout ;
wire \RICOH|Add1~9 ;
wire \RICOH|Add1~10_combout ;
wire \RICOH|Selector18~0_combout ;
wire \RICOH|Selector18~1_combout ;
wire \RICOH|Add1~11 ;
wire \RICOH|Add1~12_combout ;
wire \RICOH|Selector17~0_combout ;
wire \RICOH|Selector17~1_combout ;
wire \RICOH|Add1~13 ;
wire \RICOH|Add1~14_combout ;
wire \RICOH|Selector16~2_combout ;
wire \RICOH|Selector16~3_combout ;
wire \RICOH|OAM_ADDR~0_combout ;
wire \RICOH|control[0]~feeder_combout ;
wire \RICOH|gfxbus|LessThan1~0_combout ;
wire \RICOH|gfxbus|NMTB_EN~1_combout ;
wire \RICOH|mask~3_combout ;
wire \RICOH|Selector33~0_combout ;
wire \RICOH|Selector33~1_combout ;
wire \RICOH|nt[1]~0_combout ;
wire \RICOH|Selector9~2_combout ;
wire \RICOH|always3~0_combout ;
wire \RICOH|Selector32~0_combout ;
wire \RICOH|Selector8~2_combout ;
wire \RICOH|Selector31~0_combout ;
wire \RICOH|Selector7~2_combout ;
wire \RICOH|Selector30~0_combout ;
wire \RICOH|Selector30~1_combout ;
wire \RICOH|Selector6~2_combout ;
wire \RICOH|Selector29~0_combout ;
wire \RICOH|Selector5~2_combout ;
wire \RICOH|Selector28~0_combout ;
wire \RICOH|Selector28~1_combout ;
wire \RICOH|Selector4~2_combout ;
wire \RICOH|Selector27~0_combout ;
wire \RICOH|Selector27~1_combout ;
wire \RICOH|Selector3~2_combout ;
wire \RICOH|Selector26~0_combout ;
wire \RICOH|Selector2~2_combout ;
wire \RICOH|WideOr1~0_combout ;
wire \RICOH|palette[22][5]~feeder_combout ;
wire \RICOH|gfxbus|PALETTE_EN~0_combout ;
wire \RICOH|Decoder0~0_combout ;
wire \RICOH|Decoder0~28_combout ;
wire \RICOH|palette[22][5]~q ;
wire \RICOH|Decoder0~30_combout ;
wire \RICOH|palette[18][5]~q ;
wire \BUS|BUS_OUT[5]~145_combout ;
wire \RICOH|Decoder0~31_combout ;
wire \RICOH|palette[30][5]~q ;
wire \RICOH|Decoder0~29_combout ;
wire \RICOH|palette[26][5]~q ;
wire \BUS|BUS_OUT[5]~146_combout ;
wire \RICOH|Decoder0~2_combout ;
wire \RICOH|Decoder0~26_combout ;
wire \RICOH|palette[17][5]~q ;
wire \RICOH|palette[25][5]~feeder_combout ;
wire \RICOH|Decoder0~24_combout ;
wire \RICOH|palette[25][5]~q ;
wire \BUS|BUS_OUT[5]~142_combout ;
wire \RICOH|Decoder0~27_combout ;
wire \RICOH|palette[29][5]~q ;
wire \RICOH|palette[21][5]~feeder_combout ;
wire \RICOH|Decoder0~25_combout ;
wire \RICOH|palette[21][5]~q ;
wire \BUS|BUS_OUT[5]~143_combout ;
wire \RICOH|Decoder0~6_combout ;
wire \RICOH|Decoder0~22_combout ;
wire \RICOH|palette[19][5]~q ;
wire \RICOH|palette[27][5]~feeder_combout ;
wire \RICOH|Decoder0~20_combout ;
wire \RICOH|palette[27][5]~q ;
wire \BUS|BUS_OUT[5]~140_combout ;
wire \RICOH|Decoder0~23_combout ;
wire \RICOH|palette[31][5]~q ;
wire \RICOH|palette[23][5]~feeder_combout ;
wire \RICOH|Decoder0~21_combout ;
wire \RICOH|palette[23][5]~q ;
wire \BUS|BUS_OUT[5]~141_combout ;
wire \BUS|BUS_OUT[5]~144_combout ;
wire \BUS|BUS_OUT[5]~147_combout ;
wire \RICOH|palette_addr[4]~0_combout ;
wire \RICOH|gfxbus|LessThan1~1_combout ;
wire \BUS|BUS_OUT[5]~3_combout ;
wire \RICOH|Decoder0~4_combout ;
wire \RICOH|Decoder0~5_combout ;
wire \RICOH|palette[8][5]~q ;
wire \RICOH|palette[9][5]~feeder_combout ;
wire \RICOH|Decoder0~3_combout ;
wire \RICOH|palette[9][5]~q ;
wire \BUS|BUS_OUT[5]~131_combout ;
wire \RICOH|palette[10][5]~feeder_combout ;
wire \RICOH|Decoder0~1_combout ;
wire \RICOH|palette[10][5]~q ;
wire \RICOH|Decoder0~7_combout ;
wire \RICOH|palette[11][5]~q ;
wire \BUS|BUS_OUT[5]~132_combout ;
wire \RICOH|palette[2][5]~feeder_combout ;
wire \RICOH|Decoder0~12_combout ;
wire \RICOH|palette[2][5]~q ;
wire \RICOH|Decoder0~15_combout ;
wire \RICOH|palette[3][5]~q ;
wire \RICOH|Decoder0~14_combout ;
wire \RICOH|palette[0][5]~q ;
wire \RICOH|Decoder0~13_combout ;
wire \RICOH|palette[1][5]~q ;
wire \BUS|BUS_OUT[5]~133_combout ;
wire \BUS|BUS_OUT[5]~134_combout ;
wire \BUS|BUS_OUT[5]~135_combout ;
wire \RICOH|palette[13][5]~feeder_combout ;
wire \RICOH|Decoder0~16_combout ;
wire \RICOH|palette[13][5]~q ;
wire \RICOH|Decoder0~18_combout ;
wire \RICOH|palette[12][5]~q ;
wire \RICOH|palette[14][5]~feeder_combout ;
wire \RICOH|Decoder0~17_combout ;
wire \RICOH|palette[14][5]~q ;
wire \BUS|BUS_OUT[5]~136_combout ;
wire \RICOH|Decoder0~19_combout ;
wire \RICOH|palette[15][5]~q ;
wire \BUS|BUS_OUT[5]~137_combout ;
wire \RICOH|palette[6][5]~feeder_combout ;
wire \RICOH|Decoder0~9_combout ;
wire \RICOH|palette[6][5]~q ;
wire \RICOH|Decoder0~10_combout ;
wire \RICOH|palette[4][5]~q ;
wire \BUS|BUS_OUT[5]~129_combout ;
wire \RICOH|palette[5][5]~feeder_combout ;
wire \RICOH|Decoder0~8_combout ;
wire \RICOH|palette[5][5]~q ;
wire \RICOH|Decoder0~11_combout ;
wire \RICOH|palette[7][5]~q ;
wire \BUS|BUS_OUT[5]~130_combout ;
wire \BUS|BUS_OUT[5]~138_combout ;
wire \BUS|BUS_OUT[5]~139_combout ;
wire \BUS|BUS_OUT[5]~148_combout ;
wire \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ;
wire \CPU|Add5~6_combout ;
wire \CPU|PCAdder[3]~3_combout ;
wire \CPU|Add11~3 ;
wire \CPU|Add11~4_combout ;
wire \CPU|Add12~3 ;
wire \CPU|Add12~4_combout ;
wire \CPU|Add7~3 ;
wire \CPU|Add7~4_combout ;
wire \CPU|AD~14_combout ;
wire \CPU|AD~15_combout ;
wire \CPU|Add12~5 ;
wire \CPU|Add12~6_combout ;
wire \CPU|Add11~5 ;
wire \CPU|Add11~6_combout ;
wire \CPU|Add7~5 ;
wire \CPU|Add7~6_combout ;
wire \CPU|AD~10_combout ;
wire \CPU|AD~11_combout ;
wire \CPU|Selector28~0_combout ;
wire \CPU|Selector28~1_combout ;
wire \CPU|Add7~7 ;
wire \CPU|Add7~8_combout ;
wire \CPU|Add12~7 ;
wire \CPU|Add12~8_combout ;
wire \CPU|AD~12_combout ;
wire \CPU|Add11~7 ;
wire \CPU|Add11~8_combout ;
wire \CPU|AD~13_combout ;
wire \CPU|Add11~9 ;
wire \CPU|Add11~10_combout ;
wire \CPU|Add12~9 ;
wire \CPU|Add12~10_combout ;
wire \CPU|Add7~9 ;
wire \CPU|Add7~10_combout ;
wire \CPU|AD~3_combout ;
wire \CPU|AD~4_combout ;
wire \CPU|Selector26~2_combout ;
wire \CPU|Selector26~3_combout ;
wire \CPU|Selector25~0_combout ;
wire \CPU|Add11~11 ;
wire \CPU|Add11~12_combout ;
wire \CPU|Add7~11 ;
wire \CPU|Add7~12_combout ;
wire \CPU|Add12~11 ;
wire \CPU|Add12~12_combout ;
wire \CPU|AD~6_combout ;
wire \CPU|AD~7_combout ;
wire \CPU|Selector25~1_combout ;
wire \CPU|Add11~13 ;
wire \CPU|Add11~14_combout ;
wire \CPU|Add12~13 ;
wire \CPU|Add12~14_combout ;
wire \CPU|Add7~13 ;
wire \CPU|Add7~14_combout ;
wire \CPU|AD~8_combout ;
wire \CPU|AD~9_combout ;
wire \CPU|Selector24~0_combout ;
wire \CPU|Selector24~1_combout ;
wire \CPU|Selector23~0_combout ;
wire \CPU|mcode|Mux108~12_combout ;
wire \CPU|mcode|Mux108~8_combout ;
wire \CPU|mcode|Mux108~9_combout ;
wire \CPU|mcode|Mux108~7_combout ;
wire \CPU|mcode|Mux108~10_combout ;
wire \CPU|mcode|Mux248~0_combout ;
wire \CPU|Set_Addr_To_r.Set_Addr_To_SP~q ;
wire \CPU|Selector23~1_combout ;
wire \CPU|Selector22~0_combout ;
wire \CPU|Selector21~0_combout ;
wire \CPU|Selector19~0_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \PRGROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \BUS|LessThan0~1_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ;
wire \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ;
wire \BUS|Equal0~0_combout ;
wire \BUS|BUS_OUT[5]~24_combout ;
wire \RICOH|gfxbus|SPR_EN~0_combout ;
wire \RICOH|OAM_ADDR[5]~1_combout ;
wire \RICOH|OAM_ADDR[1]~feeder_combout ;
wire \RICOH|mask~0_combout ;
wire \RICOH|OAM_ADDR~2_combout ;
wire \RICOH|OAM_ADDR~3_combout ;
wire \RICOH|OAM_ADDR~4_combout ;
wire \BUS|BUS_OUT[5]~149_combout ;
wire \BUS|BUS_OUT[5]~150_combout ;
wire \BUS|BUS_OUT[5]~151_combout ;
wire \BUS|BUS_OUT[5]~152_combout ;
wire \CPU|DL[5]~5_combout ;
wire \CPU|BusB[5]~feeder_combout ;
wire \CPU|alu|Q2_t~5_combout ;
wire \CPU|tmpP~15_combout ;
wire \CPU|alu|Add3~5 ;
wire \CPU|alu|Add3~7 ;
wire \CPU|alu|Add3~8_combout ;
wire \CPU|alu|Add3~6_combout ;
wire \CPU|alu|ADC_Q[4]~3 ;
wire \CPU|alu|Add3~2_combout ;
wire \CPU|alu|LessThan1~0_combout ;
wire \CPU|tmpP~18_combout ;
wire \CPU|tmpP~13_combout ;
wire \CPU|tmpP~14_combout ;
wire \CPU|tmpP~19_combout ;
wire \CPU|tmpP~20_combout ;
wire \CPU|tmpP~21_combout ;
wire \CPU|tmpP~22_combout ;
wire \CPU|Mux19~0_combout ;
wire \CPU|alu|Add0~1_cout ;
wire \CPU|alu|ADC_Q[0]~1 ;
wire \CPU|alu|Add0~2_combout ;
wire \CPU|alu|LessThan0~0_combout ;
wire \CPU|alu|AL[6]~5_combout ;
wire \CPU|alu|AL[5]~4_combout ;
wire \CPU|alu|Add3~1_cout ;
wire \CPU|alu|ADC_Q[4]~2_combout ;
wire \CPU|alu|Add12~7 ;
wire \CPU|alu|Add12~8_combout ;
wire \CPU|alu|Selector3~1_combout ;
wire \CPU|alu|Selector3~2_combout ;
wire \CPU|alu|Selector3~0_combout ;
wire \CPU|alu|Selector3~3_combout ;
wire \CPU|alu|Add11~7 ;
wire \CPU|alu|Add11~8_combout ;
wire \CPU|alu|Selector3~4_combout ;
wire \CPU|alu|Selector3~5_combout ;
wire \CPU|alu|Selector3~6_combout ;
wire \CPU|alu|Selector3~7_combout ;
wire \CPU|alu|Q[4]~7_combout ;
wire \CPU|Add1~7 ;
wire \CPU|Add1~8_combout ;
wire \CPU|S[4]~3_combout ;
wire \CPU|Add2~7 ;
wire \CPU|Add2~8_combout ;
wire \CPU|Add1~9 ;
wire \CPU|Add1~10_combout ;
wire \CPU|S[5]~0_combout ;
wire \CPU|Add2~9 ;
wire \CPU|Add2~10_combout ;
wire \CPU|Add1~11 ;
wire \CPU|Add1~12_combout ;
wire \CPU|S[6]~1_combout ;
wire \CPU|Add2~11 ;
wire \CPU|Add2~12_combout ;
wire \CPU|Add1~13 ;
wire \CPU|Add1~14_combout ;
wire \CPU|S[7]~2_combout ;
wire \CPU|Add2~13 ;
wire \CPU|Add2~14_combout ;
wire \CPU|Selector0~0_combout ;
wire \CPU|Selector0~2_combout ;
wire \CPU|Selector0~3_combout ;
wire \CPU|Selector0~4_combout ;
wire \CPU|Selector0~1_combout ;
wire \CPU|Selector0~5_combout ;
wire \CPU|alu|Add6~9 ;
wire \CPU|alu|Add6~10_combout ;
wire \CPU|alu|Selector2~3_combout ;
wire \CPU|alu|Selector2~4_combout ;
wire \CPU|alu|Selector2~6_combout ;
wire \CPU|alu|Selector2~10_combout ;
wire \CPU|alu|Selector2~7_combout ;
wire \CPU|alu|Add12~9 ;
wire \CPU|alu|Add12~10_combout ;
wire \CPU|alu|Add11~9 ;
wire \CPU|alu|Add11~10_combout ;
wire \CPU|alu|Selector2~5_combout ;
wire \CPU|alu|Selector2~8_combout ;
wire \CPU|alu|process_0~5_combout ;
wire \CPU|alu|Selector2~2_combout ;
wire \CPU|alu|Selector2~9_combout ;
wire \CPU|alu|Q2_t~6_combout ;
wire \CPU|alu|Q[5]~8_combout ;
wire \CPU|Selector2~1_combout ;
wire \CPU|Selector2~2_combout ;
wire \CPU|Selector2~3_combout ;
wire \CPU|Selector2~0_combout ;
wire \CPU|Selector2~4_combout ;
wire \CPU|Selector2~5_combout ;
wire \CPU|alu|Add3~3 ;
wire \CPU|alu|Add3~4_combout ;
wire \CPU|alu|Selector0~9_combout ;
wire \CPU|alu|Add11~11 ;
wire \CPU|alu|Add11~13 ;
wire \CPU|alu|Add11~14_combout ;
wire \CPU|alu|Add12~11 ;
wire \CPU|alu|Add12~13 ;
wire \CPU|alu|Add12~14_combout ;
wire \CPU|alu|Selector0~5_combout ;
wire \CPU|alu|Add8~0_combout ;
wire \CPU|alu|Selector0~4_combout ;
wire \CPU|alu|Selector0~6_combout ;
wire \CPU|alu|Selector0~7_combout ;
wire \CPU|alu|Selector0~8_combout ;
wire \CPU|alu|Selector0~2_combout ;
wire \CPU|alu|Selector0~1_combout ;
wire \CPU|alu|Selector0~0_combout ;
wire \CPU|alu|Selector0~3_combout ;
wire \CPU|alu|Selector0~10_combout ;
wire \CPU|alu|Q[7]~11_combout ;
wire \CPU|alu|Q[7]~12_combout ;
wire \CPU|BusB_r[5]~17 ;
wire \CPU|BusB_r[6]~19 ;
wire \CPU|BusB_r[7]~20_combout ;
wire \CPU|Selector32~0_combout ;
wire \CPU|alu|Selector10~2_combout ;
wire \CPU|alu|Selector10~1_combout ;
wire \CPU|alu|Selector10~3_combout ;
wire \CPU|P[7]~1_combout ;
wire \CPU|Selector32~2_combout ;
wire \CPU|Add0~27 ;
wire \CPU|Add0~29 ;
wire \CPU|Add0~30_combout ;
wire \CPU|Mux0~0_combout ;
wire \CPU|Add4~11 ;
wire \CPU|Add4~13 ;
wire \CPU|Add4~14_combout ;
wire \CPU|Add3~11 ;
wire \CPU|Add3~13 ;
wire \CPU|Add3~14_combout ;
wire \CPU|Mux0~1_combout ;
wire \CPU|Selector32~1_combout ;
wire \CPU|Selector32~3_combout ;
wire \CPU|Selector32~4_combout ;
wire \CPU|Selector32~5_combout ;
wire \CPU|Selector32~6_combout ;
wire \CPU|BAH~6_combout ;
wire \CPU|Add10~11 ;
wire \CPU|Add10~12_combout ;
wire \CPU|BAH~19_combout ;
wire \CPU|BAH~20_combout ;
wire \CPU|Add10~13 ;
wire \CPU|Add10~14_combout ;
wire \CPU|BAH~7_combout ;
wire \CPU|Selector16~0_combout ;
wire \BUS|SYSRAM_EN~0_combout ;
wire \RICOH|palette[12][4]~q ;
wire \RICOH|palette[14][4]~feeder_combout ;
wire \RICOH|palette[14][4]~q ;
wire \BUS|BUS_OUT[4]~112_combout ;
wire \RICOH|palette[15][4]~feeder_combout ;
wire \RICOH|palette[15][4]~q ;
wire \RICOH|palette[13][4]~q ;
wire \BUS|BUS_OUT[4]~113_combout ;
wire \RICOH|palette[8][4]~q ;
wire \RICOH|palette[9][4]~feeder_combout ;
wire \RICOH|palette[9][4]~q ;
wire \BUS|BUS_OUT[4]~105_combout ;
wire \RICOH|palette[11][4]~feeder_combout ;
wire \RICOH|palette[11][4]~q ;
wire \RICOH|palette[10][4]~q ;
wire \BUS|BUS_OUT[4]~106_combout ;
wire \RICOH|palette[2][4]~q ;
wire \RICOH|palette[3][4]~q ;
wire \RICOH|palette[0][4]~q ;
wire \RICOH|palette[1][4]~q ;
wire \BUS|BUS_OUT[4]~109_combout ;
wire \BUS|BUS_OUT[4]~110_combout ;
wire \RICOH|palette[5][4]~feeder_combout ;
wire \RICOH|palette[5][4]~q ;
wire \RICOH|palette[7][4]~q ;
wire \RICOH|palette[6][4]~feeder_combout ;
wire \RICOH|palette[6][4]~q ;
wire \RICOH|palette[4][4]~q ;
wire \BUS|BUS_OUT[4]~107_combout ;
wire \BUS|BUS_OUT[4]~108_combout ;
wire \BUS|BUS_OUT[4]~111_combout ;
wire \BUS|BUS_OUT[4]~114_combout ;
wire \BUS|BUS_OUT[4]~115_combout ;
wire \RICOH|palette[27][4]~feeder_combout ;
wire \RICOH|palette[27][4]~q ;
wire \RICOH|palette[31][4]~q ;
wire \RICOH|palette[19][4]~q ;
wire \RICOH|palette[23][4]~feeder_combout ;
wire \RICOH|palette[23][4]~q ;
wire \BUS|BUS_OUT[4]~116_combout ;
wire \BUS|BUS_OUT[4]~117_combout ;
wire \RICOH|palette[25][4]~feeder_combout ;
wire \RICOH|palette[25][4]~q ;
wire \RICOH|palette[29][4]~q ;
wire \RICOH|palette[17][4]~q ;
wire \RICOH|palette[21][4]~feeder_combout ;
wire \RICOH|palette[21][4]~q ;
wire \BUS|BUS_OUT[4]~118_combout ;
wire \BUS|BUS_OUT[4]~119_combout ;
wire \BUS|BUS_OUT[4]~120_combout ;
wire \RICOH|palette[26][4]~feeder_combout ;
wire \RICOH|palette[26][4]~q ;
wire \RICOH|palette[18][4]~q ;
wire \BUS|BUS_OUT[4]~121_combout ;
wire \RICOH|palette[22][4]~q ;
wire \RICOH|palette[30][4]~q ;
wire \BUS|BUS_OUT[4]~122_combout ;
wire \BUS|BUS_OUT[4]~123_combout ;
wire \BUS|BUS_OUT[4]~124_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ;
wire \BUS|BUS_OUT[4]~125_combout ;
wire \BUS|BUS_OUT[4]~126_combout ;
wire \BUS|BUS_OUT[4]~127_combout ;
wire \BUS|BUS_OUT[4]~128_combout ;
wire \CPU|DL[4]~4_combout ;
wire \CPU|IR~0_combout ;
wire \CPU|mcode|Mux134~0_combout ;
wire \CPU|mcode|LDA~7_combout ;
wire \CPU|mcode|LDA~10_combout ;
wire \CPU|mcode|LDA~8_combout ;
wire \CPU|mcode|LDA~9_combout ;
wire \CPU|mcode|LDA~4_combout ;
wire \CPU|mcode|LDA~5_combout ;
wire \CPU|mcode|Mux278~1_combout ;
wire \CPU|mcode|Mux278~2_combout ;
wire \CPU|mcode|Mux278~3_combout ;
wire \CPU|ABC[0]~0_combout ;
wire \CPU|Selector1~2_combout ;
wire \CPU|Selector1~3_combout ;
wire \CPU|Selector1~0_combout ;
wire \CPU|Selector1~1_combout ;
wire \CPU|Selector1~4_combout ;
wire \CPU|Selector1~5_combout ;
wire \CPU|alu|Add6~6_combout ;
wire \CPU|alu|Selector1~1_combout ;
wire \CPU|alu|Selector1~2_combout ;
wire \CPU|alu|Selector1~3_combout ;
wire \CPU|alu|Selector1~5_combout ;
wire \CPU|alu|Add12~12_combout ;
wire \CPU|alu|Add11~12_combout ;
wire \CPU|alu|Selector1~4_combout ;
wire \CPU|alu|Selector1~6_combout ;
wire \CPU|alu|Selector1~7_combout ;
wire \CPU|alu|Selector1~8_combout ;
wire \CPU|alu|Selector1~0_combout ;
wire \CPU|alu|Selector1~9_combout ;
wire \CPU|alu|Q[6]~9_combout ;
wire \CPU|alu|Q[6]~10_combout ;
wire \CPU|BusB_r[6]~18_combout ;
wire \CPU|Selector33~0_combout ;
wire \CPU|alu|Selector8~10_combout ;
wire \CPU|alu|Selector8~8_combout ;
wire \CPU|alu|Selector8~9_combout ;
wire \CPU|alu|Selector8~4_combout ;
wire \CPU|alu|Selector8~6_combout ;
wire \CPU|alu|Selector8~5_combout ;
wire \CPU|alu|Selector8~7_combout ;
wire \CPU|tmpP~28_combout ;
wire \CPU|tmpP~30_combout ;
wire \CPU|tmpP~29_combout ;
wire \CPU|Selector33~2_combout ;
wire \CPU|Selector33~1_combout ;
wire \CPU|Selector33~3_combout ;
wire \CPU|Selector33~4_combout ;
wire \CPU|Selector33~5_combout ;
wire \CPU|Selector33~6_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ;
wire \BUS|BUS_OUT[6]~173_combout ;
wire \BUS|BUS_OUT[6]~174_combout ;
wire \RICOH|palette[30][6]~feeder_combout ;
wire \RICOH|palette[30][6]~q ;
wire \RICOH|palette[22][6]~q ;
wire \RICOH|palette[26][6]~feeder_combout ;
wire \RICOH|palette[26][6]~q ;
wire \RICOH|palette[18][6]~q ;
wire \BUS|BUS_OUT[6]~169_combout ;
wire \BUS|BUS_OUT[6]~170_combout ;
wire \RICOH|palette[19][6]~q ;
wire \RICOH|palette[23][6]~feeder_combout ;
wire \RICOH|palette[23][6]~q ;
wire \BUS|BUS_OUT[6]~164_combout ;
wire \RICOH|palette[31][6]~q ;
wire \RICOH|palette[27][6]~feeder_combout ;
wire \RICOH|palette[27][6]~q ;
wire \BUS|BUS_OUT[6]~165_combout ;
wire \RICOH|palette[25][6]~feeder_combout ;
wire \RICOH|palette[25][6]~q ;
wire \RICOH|palette[29][6]~q ;
wire \RICOH|palette[17][6]~q ;
wire \RICOH|palette[21][6]~feeder_combout ;
wire \RICOH|palette[21][6]~q ;
wire \BUS|BUS_OUT[6]~166_combout ;
wire \BUS|BUS_OUT[6]~167_combout ;
wire \BUS|BUS_OUT[6]~168_combout ;
wire \BUS|BUS_OUT[6]~171_combout ;
wire \BUS|BUS_OUT[6]~163_combout ;
wire \RICOH|palette[5][6]~feeder_combout ;
wire \RICOH|palette[5][6]~q ;
wire \RICOH|palette[13][6]~q ;
wire \RICOH|palette[1][6]~q ;
wire \RICOH|palette[9][6]~feeder_combout ;
wire \RICOH|palette[9][6]~q ;
wire \BUS|BUS_OUT[6]~155_combout ;
wire \BUS|BUS_OUT[6]~156_combout ;
wire \RICOH|palette[8][6]~feeder_combout ;
wire \RICOH|palette[8][6]~q ;
wire \RICOH|palette[12][6]~q ;
wire \RICOH|palette[4][6]~q ;
wire \RICOH|palette[0][6]~q ;
wire \BUS|BUS_OUT[6]~157_combout ;
wire \BUS|BUS_OUT[6]~158_combout ;
wire \BUS|BUS_OUT[6]~159_combout ;
wire \RICOH|palette[15][6]~feeder_combout ;
wire \RICOH|palette[15][6]~q ;
wire \RICOH|palette[7][6]~q ;
wire \RICOH|palette[3][6]~q ;
wire \RICOH|palette[11][6]~feeder_combout ;
wire \RICOH|palette[11][6]~q ;
wire \BUS|BUS_OUT[6]~160_combout ;
wire \BUS|BUS_OUT[6]~161_combout ;
wire \RICOH|palette[2][6]~q ;
wire \RICOH|palette[6][6]~feeder_combout ;
wire \RICOH|palette[6][6]~q ;
wire \BUS|BUS_OUT[6]~153_combout ;
wire \RICOH|palette[10][6]~q ;
wire \RICOH|palette[14][6]~feeder_combout ;
wire \RICOH|palette[14][6]~q ;
wire \BUS|BUS_OUT[6]~154_combout ;
wire \BUS|BUS_OUT[6]~162_combout ;
wire \BUS|BUS_OUT[6]~172_combout ;
wire \BUS|BUS_OUT[6]~175_combout ;
wire \BUS|BUS_OUT[6]~176_combout ;
wire \CPU|DL[6]~6_combout ;
wire \CPU|IR~5_combout ;
wire \CPU|mcode|Mux245~11_combout ;
wire \CPU|mcode|Mux292~1_combout ;
wire \CPU|BAH[0]~1_combout ;
wire \CPU|BAH[0]~2_combout ;
wire \CPU|BusB_r[3]~12_combout ;
wire \CPU|Selector36~0_combout ;
wire \CPU|Selector36~4_combout ;
wire \CPU|Selector36~5_combout ;
wire \CPU|Selector36~2_combout ;
wire \CPU|Selector36~1_combout ;
wire \CPU|Selector36~3_combout ;
wire \CPU|Selector36~6_combout ;
wire \CPU|BAH~13_combout ;
wire \CPU|Add10~6_combout ;
wire \CPU|BAH~14_combout ;
wire \CPU|Selector20~0_combout ;
wire \RICOH|gfxbus|Equal0~3_combout ;
wire \RICOH|gfxbus|Equal0~4_combout ;
wire \RICOH|gfxbus|Equal0~2_combout ;
wire \RICOH|gfxbus|Equal0~5_combout ;
wire \RICOH|gfxbus|Equal6~0_combout ;
wire \RICOH|Add0~7 ;
wire \RICOH|Add0~8_combout ;
wire \RICOH|VRAM_ADDR~1_combout ;
wire \RICOH|Add0~9 ;
wire \RICOH|Add0~10_combout ;
wire \RICOH|VRAM_ADDR~17_combout ;
wire \RICOH|Add0~11 ;
wire \RICOH|Add0~12_combout ;
wire \RICOH|VRAM_ADDR~18_combout ;
wire \RICOH|Add0~13 ;
wire \RICOH|Add0~14_combout ;
wire \RICOH|VRAM_ADDR~19_combout ;
wire \RICOH|Add0~29 ;
wire \RICOH|Add0~30_combout ;
wire \RICOH|VRAM_ADDR~14_combout ;
wire \RICOH|gfxbus|LessThan0~0_combout ;
wire \BUS|BUS_OUT[5]~26_combout ;
wire \BUS|BUS_OUT[5]~188_combout ;
wire \RICOH|palette[18][0]~q ;
wire \RICOH|palette[26][0]~feeder_combout ;
wire \RICOH|palette[26][0]~q ;
wire \BUS|BUS_OUT[0]~20_combout ;
wire \RICOH|palette[22][0]~q ;
wire \RICOH|palette[30][0]~feeder_combout ;
wire \RICOH|palette[30][0]~q ;
wire \BUS|BUS_OUT[0]~21_combout ;
wire \RICOH|palette[19][0]~q ;
wire \RICOH|palette[23][0]~feeder_combout ;
wire \RICOH|palette[23][0]~q ;
wire \BUS|BUS_OUT[0]~15_combout ;
wire \RICOH|palette[31][0]~q ;
wire \RICOH|palette[27][0]~feeder_combout ;
wire \RICOH|palette[27][0]~q ;
wire \BUS|BUS_OUT[0]~16_combout ;
wire \RICOH|palette[17][0]~q ;
wire \RICOH|palette[21][0]~feeder_combout ;
wire \RICOH|palette[21][0]~q ;
wire \BUS|BUS_OUT[0]~17_combout ;
wire \RICOH|palette[29][0]~q ;
wire \RICOH|palette[25][0]~feeder_combout ;
wire \RICOH|palette[25][0]~q ;
wire \BUS|BUS_OUT[0]~18_combout ;
wire \BUS|BUS_OUT[0]~19_combout ;
wire \BUS|BUS_OUT[0]~22_combout ;
wire \RICOH|palette[11][0]~feeder_combout ;
wire \RICOH|palette[11][0]~q ;
wire \RICOH|palette[8][0]~q ;
wire \RICOH|palette[9][0]~feeder_combout ;
wire \RICOH|palette[9][0]~q ;
wire \BUS|BUS_OUT[0]~4_combout ;
wire \RICOH|palette[10][0]~q ;
wire \BUS|BUS_OUT[0]~5_combout ;
wire \RICOH|palette[12][0]~q ;
wire \RICOH|palette[14][0]~feeder_combout ;
wire \RICOH|palette[14][0]~q ;
wire \BUS|BUS_OUT[0]~11_combout ;
wire \RICOH|palette[13][0]~feeder_combout ;
wire \RICOH|palette[13][0]~q ;
wire \RICOH|palette[15][0]~q ;
wire \BUS|BUS_OUT[0]~12_combout ;
wire \RICOH|palette[5][0]~feeder_combout ;
wire \RICOH|palette[5][0]~q ;
wire \RICOH|palette[6][0]~feeder_combout ;
wire \RICOH|palette[6][0]~q ;
wire \RICOH|palette[4][0]~q ;
wire \BUS|BUS_OUT[0]~6_combout ;
wire \RICOH|palette[7][0]~q ;
wire \BUS|BUS_OUT[0]~7_combout ;
wire \RICOH|palette[0][0]~q ;
wire \RICOH|palette[1][0]~feeder_combout ;
wire \RICOH|palette[1][0]~q ;
wire \BUS|BUS_OUT[0]~8_combout ;
wire \RICOH|palette[3][0]~q ;
wire \RICOH|palette[2][0]~feeder_combout ;
wire \RICOH|palette[2][0]~q ;
wire \BUS|BUS_OUT[0]~9_combout ;
wire \BUS|BUS_OUT[0]~10_combout ;
wire \BUS|BUS_OUT[0]~13_combout ;
wire \BUS|BUS_OUT[0]~14_combout ;
wire \BUS|BUS_OUT[0]~23_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \BUS|BUS_OUT[0]~27_combout ;
wire \BUS|BUS_OUT[0]~28_combout ;
wire \BUS|BUS_OUT[0]~29_combout ;
wire \BUS|BUS_OUT[0]~31_combout ;
wire \CPU|DL[0]~0_combout ;
wire \CPU|IR~3_combout ;
wire \CPU|mcode|Equal21~1_combout ;
wire \CPU|mcode|Mux357~2_combout ;
wire \CPU|ALU_Op_r.ALU_OP_ARR~q ;
wire \CPU|alu|Q[1]~2_combout ;
wire \CPU|ABC[1]~feeder_combout ;
wire \CPU|Selector6~0_combout ;
wire \CPU|Selector6~1_combout ;
wire \CPU|Selector6~2_combout ;
wire \CPU|Selector6~3_combout ;
wire \CPU|Selector6~4_combout ;
wire \CPU|Selector6~5_combout ;
wire \CPU|Selector6~6_combout ;
wire \CPU|alu|Q[0]~13_combout ;
wire \CPU|Add11~0_combout ;
wire \CPU|Add12~0_combout ;
wire \CPU|Add7~0_combout ;
wire \CPU|AD~18_combout ;
wire \CPU|AD~19_combout ;
wire \CPU|Selector31~0_combout ;
wire \CPU|Selector31~1_combout ;
wire \RICOH|gfxbus|Equal0~7_combout ;
wire \RICOH|control[1]~1_combout ;
wire \RICOH|STAT_EN_P~0_combout ;
wire \RICOH|STAT_EN_P~q ;
wire \RICOH|status~1_combout ;
wire \RICOH|status~2_combout ;
wire \RICOH|status~0_combout ;
wire \RICOH|status~3_combout ;
wire \RICOH|status~4_combout ;
wire \RICOH|status~5_combout ;
wire \CPU|NMIAct~3_combout ;
wire \CPU|mcode|Mux291~5_combout ;
wire \CPU|process_4~4_combout ;
wire \CPU|NMI_n_o~0_combout ;
wire \CPU|NMI_n_o~q ;
wire \CPU|NMIAct~1_combout ;
wire \CPU|NMIAct~0_combout ;
wire \CPU|NMIAct~2_combout ;
wire \CPU|NMIAct~q ;
wire \CPU|BAL~19_combout ;
wire \CPU|BAL~20_combout ;
wire \CPU|Add8~4_combout ;
wire \CPU|Mux42~1_combout ;
wire \CPU|Add9~4_combout ;
wire \CPU|Mux42~0_combout ;
wire \CPU|Mux42~3_combout ;
wire \CPU|BAL[2]~0_combout ;
wire \CPU|Selector29~0_combout ;
wire \CPU|Selector29~1_combout ;
wire \RICOH|gfxbus|Equal4~0_combout ;
wire \RICOH|gfxbus|Equal4~1_combout ;
wire \BUS|BUS_OUT[5]~25_combout ;
wire \BUS|BUS_OUT[6]~30_combout ;
wire \RICOH|palette[30][2]~feeder_combout ;
wire \RICOH|palette[30][2]~q ;
wire \RICOH|palette[22][2]~q ;
wire \RICOH|palette[18][2]~q ;
wire \RICOH|palette[26][2]~feeder_combout ;
wire \RICOH|palette[26][2]~q ;
wire \BUS|BUS_OUT[2]~73_combout ;
wire \BUS|BUS_OUT[2]~74_combout ;
wire \RICOH|palette[27][2]~feeder_combout ;
wire \RICOH|palette[27][2]~q ;
wire \RICOH|palette[31][2]~q ;
wire \RICOH|palette[19][2]~q ;
wire \RICOH|palette[23][2]~feeder_combout ;
wire \RICOH|palette[23][2]~q ;
wire \BUS|BUS_OUT[2]~68_combout ;
wire \BUS|BUS_OUT[2]~69_combout ;
wire \RICOH|palette[25][2]~feeder_combout ;
wire \RICOH|palette[25][2]~q ;
wire \RICOH|palette[29][2]~q ;
wire \RICOH|palette[21][2]~feeder_combout ;
wire \RICOH|palette[21][2]~q ;
wire \RICOH|palette[17][2]~q ;
wire \BUS|BUS_OUT[2]~70_combout ;
wire \BUS|BUS_OUT[2]~71_combout ;
wire \BUS|BUS_OUT[2]~72_combout ;
wire \BUS|BUS_OUT[2]~75_combout ;
wire \RICOH|palette[11][2]~feeder_combout ;
wire \RICOH|palette[11][2]~q ;
wire \RICOH|palette[8][2]~q ;
wire \RICOH|palette[9][2]~feeder_combout ;
wire \RICOH|palette[9][2]~q ;
wire \BUS|BUS_OUT[2]~57_combout ;
wire \RICOH|palette[10][2]~q ;
wire \BUS|BUS_OUT[2]~58_combout ;
wire \RICOH|palette[12][2]~q ;
wire \RICOH|palette[14][2]~feeder_combout ;
wire \RICOH|palette[14][2]~q ;
wire \BUS|BUS_OUT[2]~64_combout ;
wire \RICOH|palette[15][2]~feeder_combout ;
wire \RICOH|palette[15][2]~q ;
wire \RICOH|palette[13][2]~q ;
wire \BUS|BUS_OUT[2]~65_combout ;
wire \RICOH|palette[0][2]~q ;
wire \RICOH|palette[1][2]~feeder_combout ;
wire \RICOH|palette[1][2]~q ;
wire \BUS|BUS_OUT[2]~61_combout ;
wire \RICOH|palette[3][2]~q ;
wire \RICOH|palette[2][2]~feeder_combout ;
wire \RICOH|palette[2][2]~q ;
wire \BUS|BUS_OUT[2]~62_combout ;
wire \RICOH|palette[6][2]~feeder_combout ;
wire \RICOH|palette[6][2]~q ;
wire \RICOH|palette[4][2]~q ;
wire \BUS|BUS_OUT[2]~59_combout ;
wire \RICOH|palette[5][2]~feeder_combout ;
wire \RICOH|palette[5][2]~q ;
wire \RICOH|palette[7][2]~q ;
wire \BUS|BUS_OUT[2]~60_combout ;
wire \BUS|BUS_OUT[2]~63_combout ;
wire \BUS|BUS_OUT[2]~66_combout ;
wire \BUS|BUS_OUT[2]~67_combout ;
wire \BUS|BUS_OUT[2]~76_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ;
wire \BUS|BUS_OUT[2]~77_combout ;
wire \BUS|BUS_OUT[2]~78_combout ;
wire \BUS|BUS_OUT[2]~79_combout ;
wire \BUS|BUS_OUT[2]~80_combout ;
wire \CPU|DL[2]~2_combout ;
wire \RICOH|control~0_combout ;
wire \RICOH|Add0~1 ;
wire \RICOH|Add0~2_combout ;
wire \RICOH|VRAM_ADDR~5_combout ;
wire \RICOH|palette[2][3]~feeder_combout ;
wire \RICOH|palette[2][3]~q ;
wire \RICOH|palette[0][3]~q ;
wire \RICOH|palette[1][3]~feeder_combout ;
wire \RICOH|palette[1][3]~q ;
wire \BUS|BUS_OUT[3]~85_combout ;
wire \RICOH|palette[3][3]~q ;
wire \BUS|BUS_OUT[3]~86_combout ;
wire \RICOH|palette[8][3]~q ;
wire \RICOH|palette[9][3]~feeder_combout ;
wire \RICOH|palette[9][3]~q ;
wire \BUS|BUS_OUT[3]~83_combout ;
wire \RICOH|palette[10][3]~feeder_combout ;
wire \RICOH|palette[10][3]~q ;
wire \RICOH|palette[11][3]~q ;
wire \BUS|BUS_OUT[3]~84_combout ;
wire \BUS|BUS_OUT[3]~87_combout ;
wire \RICOH|palette[6][3]~feeder_combout ;
wire \RICOH|palette[6][3]~q ;
wire \RICOH|palette[4][3]~q ;
wire \BUS|BUS_OUT[3]~81_combout ;
wire \RICOH|palette[5][3]~feeder_combout ;
wire \RICOH|palette[5][3]~q ;
wire \RICOH|palette[7][3]~q ;
wire \BUS|BUS_OUT[3]~82_combout ;
wire \RICOH|palette[13][3]~feeder_combout ;
wire \RICOH|palette[13][3]~q ;
wire \RICOH|palette[12][3]~q ;
wire \RICOH|palette[14][3]~feeder_combout ;
wire \RICOH|palette[14][3]~q ;
wire \BUS|BUS_OUT[3]~88_combout ;
wire \RICOH|palette[15][3]~q ;
wire \BUS|BUS_OUT[3]~89_combout ;
wire \BUS|BUS_OUT[3]~90_combout ;
wire \BUS|BUS_OUT[3]~91_combout ;
wire \RICOH|palette[30][3]~q ;
wire \RICOH|palette[26][3]~q ;
wire \RICOH|palette[22][3]~feeder_combout ;
wire \RICOH|palette[22][3]~q ;
wire \RICOH|palette[18][3]~q ;
wire \BUS|BUS_OUT[3]~97_combout ;
wire \BUS|BUS_OUT[3]~98_combout ;
wire \RICOH|palette[25][3]~feeder_combout ;
wire \RICOH|palette[25][3]~q ;
wire \RICOH|palette[17][3]~q ;
wire \BUS|BUS_OUT[3]~94_combout ;
wire \RICOH|palette[29][3]~q ;
wire \RICOH|palette[21][3]~feeder_combout ;
wire \RICOH|palette[21][3]~q ;
wire \BUS|BUS_OUT[3]~95_combout ;
wire \RICOH|palette[23][3]~feeder_combout ;
wire \RICOH|palette[23][3]~q ;
wire \RICOH|palette[31][3]~q ;
wire \RICOH|palette[19][3]~q ;
wire \RICOH|palette[27][3]~feeder_combout ;
wire \RICOH|palette[27][3]~q ;
wire \BUS|BUS_OUT[3]~92_combout ;
wire \BUS|BUS_OUT[3]~93_combout ;
wire \BUS|BUS_OUT[3]~96_combout ;
wire \BUS|BUS_OUT[3]~99_combout ;
wire \BUS|BUS_OUT[3]~100_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ;
wire \BUS|BUS_OUT[3]~101_combout ;
wire \BUS|BUS_OUT[3]~102_combout ;
wire \BUS|BUS_OUT[3]~103_combout ;
wire \BUS|BUS_OUT[3]~104_combout ;
wire \CPU|DL[3]~3_combout ;
wire \CPU|IR~4_combout ;
wire \CPU|mcode|Mux262~8_combout ;
wire \CPU|mcode|Write~0_combout ;
wire \CPU|mcode|Mux262~7_combout ;
wire \CPU|mcode|Mux262~9_combout ;
wire \CPU|Equal0~7_combout ;
wire \CPU|mcode|Write~1_combout ;
wire \CPU|mcode|Mux262~10_combout ;
wire \CPU|mcode|Mux262~2_combout ;
wire \CPU|mcode|Mux262~3_combout ;
wire \CPU|mcode|Mux121~0_combout ;
wire \CPU|mcode|Mux121~1_combout ;
wire \CPU|mcode|Mux262~4_combout ;
wire \CPU|mcode|Mux262~11_combout ;
wire \CPU|mcode|Mux262~5_combout ;
wire \CPU|mcode|Mux262~6_combout ;
wire \CPU|WRn_i~0_combout ;
wire \CPU|WRn_i~q ;
wire \BUS|BUS_OUT[7]~32_combout ;
wire \CPU|IR~7_combout ;
wire \CPU|mcode|Equal17~0_combout ;
wire \CPU|Break~0_combout ;
wire \CPU|mcode|Mux294~0_combout ;
wire \CPU|mcode|Mux294~1_combout ;
wire \CPU|mcode|Mux294~3_combout ;
wire \CPU|Add5~15 ;
wire \CPU|Add5~16_combout ;
wire \CPU|Break~1_combout ;
wire \CPU|mcode|Mux250~8_combout ;
wire \CPU|mcode|Mux250~7_combout ;
wire \CPU|mcode|Mux250~9_combout ;
wire \CPU|mcode|Mux250~10_combout ;
wire \CPU|mcode|Mux250~11_combout ;
wire \CPU|mcode|Mux250~5_combout ;
wire \CPU|mcode|Mux250~3_combout ;
wire \CPU|mcode|Mux250~4_combout ;
wire \CPU|mcode|Mux250~2_combout ;
wire \CPU|mcode|Mux250~13_combout ;
wire \CPU|mcode|Mux250~6_combout ;
wire \CPU|mcode|Mux250~12_combout ;
wire \CPU|Set_Addr_To_r.Set_Addr_To_BA~q ;
wire \CPU|Selector26~1_combout ;
wire \CPU|Selector27~0_combout ;
wire \CPU|Selector27~1_combout ;
wire \RICOH|gfxbus|Equal0~8_combout ;
wire \RICOH|gfxbus|Equal2~0_combout ;
wire \RICOH|gfxbus|Equal2~1_combout ;
wire \RICOH|VRAM_ADDR[11]~0_combout ;
wire \RICOH|Add0~0_combout ;
wire \RICOH|VRAM_ADDR~4_combout ;
wire \RICOH|palette[22][1]~feeder_combout ;
wire \RICOH|palette[22][1]~q ;
wire \RICOH|palette[18][1]~q ;
wire \BUS|BUS_OUT[1]~49_combout ;
wire \RICOH|palette[26][1]~q ;
wire \RICOH|palette[30][1]~feeder_combout ;
wire \RICOH|palette[30][1]~q ;
wire \BUS|BUS_OUT[1]~50_combout ;
wire \RICOH|palette[23][1]~feeder_combout ;
wire \RICOH|palette[23][1]~q ;
wire \RICOH|palette[19][1]~q ;
wire \RICOH|palette[27][1]~feeder_combout ;
wire \RICOH|palette[27][1]~q ;
wire \BUS|BUS_OUT[1]~44_combout ;
wire \RICOH|palette[31][1]~q ;
wire \BUS|BUS_OUT[1]~45_combout ;
wire \RICOH|palette[17][1]~q ;
wire \RICOH|palette[25][1]~feeder_combout ;
wire \RICOH|palette[25][1]~q ;
wire \BUS|BUS_OUT[1]~46_combout ;
wire \RICOH|palette[29][1]~q ;
wire \RICOH|palette[21][1]~feeder_combout ;
wire \RICOH|palette[21][1]~q ;
wire \BUS|BUS_OUT[1]~47_combout ;
wire \BUS|BUS_OUT[1]~48_combout ;
wire \BUS|BUS_OUT[1]~51_combout ;
wire \RICOH|palette[13][1]~feeder_combout ;
wire \RICOH|palette[13][1]~q ;
wire \RICOH|palette[15][1]~q ;
wire \RICOH|palette[12][1]~q ;
wire \RICOH|palette[14][1]~feeder_combout ;
wire \RICOH|palette[14][1]~q ;
wire \BUS|BUS_OUT[1]~40_combout ;
wire \BUS|BUS_OUT[1]~41_combout ;
wire \RICOH|palette[0][1]~q ;
wire \RICOH|palette[1][1]~feeder_combout ;
wire \RICOH|palette[1][1]~q ;
wire \BUS|BUS_OUT[1]~37_combout ;
wire \RICOH|palette[3][1]~q ;
wire \RICOH|palette[2][1]~feeder_combout ;
wire \RICOH|palette[2][1]~q ;
wire \BUS|BUS_OUT[1]~38_combout ;
wire \RICOH|palette[8][1]~q ;
wire \RICOH|palette[9][1]~feeder_combout ;
wire \RICOH|palette[9][1]~q ;
wire \BUS|BUS_OUT[1]~35_combout ;
wire \RICOH|palette[10][1]~feeder_combout ;
wire \RICOH|palette[10][1]~q ;
wire \RICOH|palette[11][1]~q ;
wire \BUS|BUS_OUT[1]~36_combout ;
wire \BUS|BUS_OUT[1]~39_combout ;
wire \RICOH|palette[6][1]~feeder_combout ;
wire \RICOH|palette[6][1]~q ;
wire \RICOH|palette[4][1]~q ;
wire \BUS|BUS_OUT[1]~33_combout ;
wire \RICOH|palette[5][1]~feeder_combout ;
wire \RICOH|palette[5][1]~q ;
wire \RICOH|palette[7][1]~q ;
wire \BUS|BUS_OUT[1]~34_combout ;
wire \BUS|BUS_OUT[1]~42_combout ;
wire \BUS|BUS_OUT[1]~43_combout ;
wire \BUS|BUS_OUT[1]~52_combout ;
wire \BUS|BUS_OUT[1]~53_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ;
wire \BUS|BUS_OUT[1]~54_combout ;
wire \BUS|BUS_OUT[1]~55_combout ;
wire \BUS|BUS_OUT[1]~56_combout ;
wire \CPU|DL[1]~1_combout ;
wire \CPU|IR~1_combout ;
wire \CPU|mcode|Mux244~0_combout ;
wire \CPU|mcode|Mux244~3_combout ;
wire \CPU|mcode|Mux244~1_combout ;
wire \CPU|mcode|Mux244~2_combout ;
wire \CPU|mcode|Mux244~4_combout ;
wire \CPU|mcode|Mux106~0_combout ;
wire \CPU|mcode|Mux246~2_combout ;
wire \CPU|mcode|Mux246~3_combout ;
wire \CPU|mcode|Mux246~0_combout ;
wire \CPU|mcode|Mux246~1_combout ;
wire \CPU|mcode|Mux246~4_combout ;
wire \CPU|Equal13~0_combout ;
wire \CPU|mcode|Mux105~0_combout ;
wire \CPU|mcode|Mux245~2_combout ;
wire \CPU|mcode|Mux245~3_combout ;
wire \CPU|mcode|Mux245~4_combout ;
wire \CPU|mcode|Mux245~5_combout ;
wire \CPU|mcode|Mux245~12_combout ;
wire \CPU|mcode|Mux0~1_combout ;
wire \CPU|mcode|Mux0~0_combout ;
wire \CPU|mcode|Mux0~2_combout ;
wire \CPU|mcode|Mux245~6_combout ;
wire \CPU|mcode|Mux245~7_combout ;
wire \CPU|mcode|Mux245~8_combout ;
wire \CPU|mcode|Mux245~9_combout ;
wire \CPU|mcode|Mux245~10_combout ;
wire \CPU|process_4~2_combout ;
wire \CPU|MCycle~2_combout ;
wire \CPU|Equal0~0_combout ;
wire \CPU|mcode|Mux291~4_combout ;
wire \CPU|PC[12]~15_combout ;
wire \CPU|PC[12]~16_combout ;
wire \CPU|Add4~12_combout ;
wire \CPU|Mux1~0_combout ;
wire \CPU|Add3~12_combout ;
wire \CPU|Add0~28_combout ;
wire \CPU|Mux1~1_combout ;
wire \CPU|Selector17~0_combout ;
wire \BUS|LessThan0~0_combout ;
wire \BUS|BUS_OUT[7]~179_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ;
wire \PRGROM|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ;
wire \BUS|BUS_OUT[7]~178_combout ;
wire \BUS|BUS_OUT[7]~180_combout ;
wire \BUS|BUS_OUT[7]~181_combout ;
wire \BUS|BUS_OUT[7]~182_combout ;
wire \RICOH|palette[8][7]~q ;
wire \RICOH|palette[10][7]~feeder_combout ;
wire \RICOH|palette[10][7]~q ;
wire \RICOH|Mux0~0_combout ;
wire \RICOH|palette[11][7]~q ;
wire \RICOH|palette[9][7]~feeder_combout ;
wire \RICOH|palette[9][7]~q ;
wire \RICOH|Mux0~1_combout ;
wire \RICOH|palette[12][7]~q ;
wire \RICOH|palette[13][7]~feeder_combout ;
wire \RICOH|palette[13][7]~q ;
wire \RICOH|Mux0~7_combout ;
wire \RICOH|palette[15][7]~q ;
wire \RICOH|palette[14][7]~feeder_combout ;
wire \RICOH|palette[14][7]~q ;
wire \RICOH|Mux0~8_combout ;
wire \RICOH|palette[0][7]~q ;
wire \RICOH|palette[2][7]~feeder_combout ;
wire \RICOH|palette[2][7]~q ;
wire \RICOH|Mux0~4_combout ;
wire \RICOH|palette[1][7]~feeder_combout ;
wire \RICOH|palette[1][7]~q ;
wire \RICOH|palette[3][7]~q ;
wire \RICOH|Mux0~5_combout ;
wire \RICOH|palette[6][7]~feeder_combout ;
wire \RICOH|palette[6][7]~q ;
wire \RICOH|palette[7][7]~q ;
wire \RICOH|palette[5][7]~feeder_combout ;
wire \RICOH|palette[5][7]~q ;
wire \RICOH|palette[4][7]~q ;
wire \RICOH|Mux0~2_combout ;
wire \RICOH|Mux0~3_combout ;
wire \RICOH|Mux0~6_combout ;
wire \RICOH|Mux0~9_combout ;
wire \RICOH|palette[21][7]~feeder_combout ;
wire \RICOH|palette[21][7]~q ;
wire \RICOH|palette[29][7]~q ;
wire \RICOH|palette[17][7]~q ;
wire \RICOH|palette[25][7]~feeder_combout ;
wire \RICOH|palette[25][7]~q ;
wire \RICOH|Mux0~10_combout ;
wire \RICOH|Mux0~11_combout ;
wire \BUS|BUS_OUT[7]~183_combout ;
wire \RICOH|palette[23][7]~feeder_combout ;
wire \RICOH|palette[23][7]~q ;
wire \RICOH|palette[31][7]~q ;
wire \RICOH|palette[19][7]~q ;
wire \RICOH|palette[27][7]~feeder_combout ;
wire \RICOH|palette[27][7]~q ;
wire \RICOH|Mux0~12_combout ;
wire \RICOH|Mux0~13_combout ;
wire \RICOH|palette[30][7]~feeder_combout ;
wire \RICOH|palette[30][7]~q ;
wire \RICOH|palette[22][7]~feeder_combout ;
wire \RICOH|palette[22][7]~q ;
wire \RICOH|palette[18][7]~q ;
wire \RICOH|Mux0~14_combout ;
wire \RICOH|palette[26][7]~q ;
wire \RICOH|Mux0~15_combout ;
wire \BUS|BUS_OUT[7]~184_combout ;
wire \BUS|BUS_OUT[7]~185_combout ;
wire \BUS|BUS_OUT[7]~186_combout ;
wire \BUS|BUS_OUT[7]~187_combout ;
wire \BUS|BUS_OUT[7]~189_combout ;
wire \BUS|BUS_OUT[7]~190_combout ;
wire \BUS|BUS_OUT~177_combout ;
wire \CPU|DL[7]~7_combout ;
wire \CPU|IR~6_combout ;
wire \CPU|mcode|Mux314~0_combout ;
wire \CPU|mcode|Mux109~0_combout ;
wire \CPU|process_4~3_combout ;
wire \CPU|NMICycle~q ;
wire \CPU|IR~2_combout ;
wire \CPU|mcode|Mux266~5_combout ;
wire \CPU|mcode|Mux266~6_combout ;
wire \CPU|mcode|Mux266~4_combout ;
wire \CPU|mcode|Mux266~7_combout ;
wire \CPU|mcode|Mux266~8_combout ;
wire \CPU|mcode|Mux108~2_combout ;
wire \CPU|mcode|Mux266~3_combout ;
wire \CPU|mcode|Mux266~9_combout ;
wire \CPU|mcode|Mux266~2_combout ;
wire \CPU|mcode|Mux266~11_combout ;
wire \CPU|mcode|Mux266~10_combout ;
wire \CPU|PC[3]~3_combout ;
wire \CPU|Add0~6_combout ;
wire \PCD|WideOr6~0_combout ;
wire \PCD|WideOr5~0_combout ;
wire \PCD|WideOr4~0_combout ;
wire \PCD|WideOr3~0_combout ;
wire \PCD|WideOr2~0_combout ;
wire \PCD|WideOr1~0_combout ;
wire \PCD|WideOr0~0_combout ;
wire \PCC|WideOr6~0_combout ;
wire \PCC|WideOr5~0_combout ;
wire \PCC|WideOr4~0_combout ;
wire \PCC|WideOr3~0_combout ;
wire \PCC|WideOr2~0_combout ;
wire \PCC|WideOr1~0_combout ;
wire \PCC|WideOr0~0_combout ;
wire \PCB|WideOr6~0_combout ;
wire \PCB|WideOr5~0_combout ;
wire \PCB|WideOr4~0_combout ;
wire \PCB|WideOr3~0_combout ;
wire \PCB|WideOr2~0_combout ;
wire \PCB|WideOr1~0_combout ;
wire \PCB|WideOr0~0_combout ;
wire \PCA|WideOr6~0_combout ;
wire \PCA|WideOr5~0_combout ;
wire \PCA|WideOr4~0_combout ;
wire \PCA|WideOr3~0_combout ;
wire \PCA|WideOr2~0_combout ;
wire \PCA|WideOr1~0_combout ;
wire \PCA|WideOr0~0_combout ;
wire \RICOH|ITERATOR|Add0~19 ;
wire \RICOH|ITERATOR|Add0~20_combout ;
wire \RICOH|ITERATOR|always1~0_combout ;
wire \RICOH|ITERATOR|always1~1_combout ;
wire \RICOH|ITERATOR|hs~q ;
wire \RICOH|ITERATOR|Equal2~0_combout ;
wire \RICOH|ITERATOR|Equal2~1_combout ;
wire \RICOH|ITERATOR|Add1~19 ;
wire \RICOH|ITERATOR|Add1~20_combout ;
wire \RICOH|ITERATOR|Equal2~2_combout ;
wire \RICOH|ITERATOR|vs~q ;
wire \RICOH|mask[1]~1_combout ;
wire \RICOH|mask[1]~2_combout ;
wire \RICOH|always5~0_combout ;
wire \RICOH|VGA_R[0]~0_combout ;
wire \RICOH|VGA_R[0]~1_combout ;
wire \RICOH|altpat2~7_combout ;
wire \RICOH|altpat2[1]~1_combout ;
wire \RICOH|pat2~7_combout ;
wire \RICOH|pat2[7]~1_combout ;
wire \RICOH|altpat2~6_combout ;
wire \RICOH|altpat2[1]~feeder_combout ;
wire \RICOH|pat2~6_combout ;
wire \RICOH|Mux9~2_combout ;
wire \RICOH|altpat2~5_combout ;
wire \RICOH|altpat2[2]~feeder_combout ;
wire \RICOH|pat2~5_combout ;
wire \RICOH|altpat2~8_combout ;
wire \RICOH|altpat2[3]~feeder_combout ;
wire \RICOH|pat2~8_combout ;
wire \RICOH|Mux9~3_combout ;
wire \RICOH|altpat2~4_combout ;
wire \RICOH|pat2~4_combout ;
wire \RICOH|altpat2~0_combout ;
wire \RICOH|altpat2[5]~feeder_combout ;
wire \RICOH|pat2~0_combout ;
wire \RICOH|altpat2~2_combout ;
wire \RICOH|altpat2[6]~feeder_combout ;
wire \RICOH|pat2~2_combout ;
wire \RICOH|altpat2~3_combout ;
wire \RICOH|altpat2[4]~feeder_combout ;
wire \RICOH|pat2~3_combout ;
wire \RICOH|Mux9~0_combout ;
wire \RICOH|Mux9~1_combout ;
wire \RICOH|Mux9~4_combout ;
wire \RICOH|altpat1[1]~0_combout ;
wire \RICOH|pat1~4_combout ;
wire \RICOH|pat1~5_combout ;
wire \RICOH|pat1~6_combout ;
wire \RICOH|Mux8~2_combout ;
wire \RICOH|pat1~7_combout ;
wire \RICOH|Mux8~3_combout ;
wire \RICOH|pat1~0_combout ;
wire \RICOH|pat1~2_combout ;
wire \RICOH|pat1~1_combout ;
wire \RICOH|Mux8~0_combout ;
wire \RICOH|pat1~3_combout ;
wire \RICOH|Mux8~1_combout ;
wire \RICOH|Mux8~4_combout ;
wire \RICOH|VGA_R[2]~2_combout ;
wire \RICOH|VGA_R[3]~3_combout ;
wire [0:7] \RICOH|altpat1 ;
wire [7:0] \RICOH|OAM_ADDR ;
wire [7:0] \CPU|AD ;
wire [7:0] \CPU|BAH ;
wire [15:0] \CPU|ABC ;
wire [1:0] \PRGROM|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \CPU|Y ;
wire [7:0] \CPU|IR ;
wire [2:0] \CPU|MCycle ;
wire [15:0] \CPU|X ;
wire [7:0] \RICOH|nmt_b|altsyncram_component|auto_generated|q_b ;
wire [7:0] \RICOH|pattern|altsyncram_component|auto_generated|q_b ;
wire [7:0] \RICOH|control ;
wire [7:0] \CPU|BusB ;
wire [7:0] \RICOH|nmt_b|altsyncram_component|auto_generated|q_a ;
wire [7:0] \RICOH|nmt_a|altsyncram_component|auto_generated|q_a ;
wire [15:0] \RICOH|VRAM_ADDR ;
wire [8:0] \CPU|BAL ;
wire [9:0] \RICOH|ITERATOR|hc ;
wire [7:0] \RICOH|nmt_a|altsyncram_component|auto_generated|q_b ;
wire [9:0] \RICOH|ITERATOR|vc ;
wire [4:0] \PLL|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \RICOH|pattern|altsyncram_component|auto_generated|q_a ;
wire [15:0] \CPU|S ;
wire [7:0] \RICOH|OAM|altsyncram_component|auto_generated|q_a ;
wire [15:0] \CPU|PC ;
wire [0:7] \RICOH|pat2 ;
wire [7:0] \CPU|BusA_r ;
wire [0:7] \RICOH|altpat2 ;
wire [7:0] \SYSRAM|altsyncram_component|auto_generated|q_a ;
wire [0:7] \RICOH|pat1 ;
wire [7:0] \CPU|P ;
wire [7:0] \RICOH|status ;
wire [7:0] \CPU|DL ;
wire [0:7] \RICOH|nt ;
wire [7:0] \CPU|BusB_r ;
wire [7:0] \RICOH|mask ;

wire [4:0] \PLL|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [3:0] \SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [3:0] \SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \PRGROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;

assign \PLL|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_a [0] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_a [1] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_a [2] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_a [3] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_a [4] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_a [5] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_a [6] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_a [7] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_b [0] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_b [1] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_b [2] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_b [3] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_b [4] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_b [5] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_b [6] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RICOH|nmt_a|altsyncram_component|auto_generated|q_b [7] = \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_a [0] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_a [1] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_a [2] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_a [3] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_a [4] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_a [5] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_a [6] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_a [7] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_b [0] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_b [1] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_b [2] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_b [3] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_b [4] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_b [5] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_b [6] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RICOH|nmt_b|altsyncram_component|auto_generated|q_b [7] = \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_a [0] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_b [0] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \RICOH|OAM|altsyncram_component|auto_generated|q_a [0] = \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RICOH|OAM|altsyncram_component|auto_generated|q_a [1] = \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RICOH|OAM|altsyncram_component|auto_generated|q_a [2] = \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RICOH|OAM|altsyncram_component|auto_generated|q_a [3] = \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RICOH|OAM|altsyncram_component|auto_generated|q_a [4] = \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RICOH|OAM|altsyncram_component|auto_generated|q_a [5] = \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RICOH|OAM|altsyncram_component|auto_generated|q_a [6] = \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RICOH|OAM|altsyncram_component|auto_generated|q_a [7] = \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \SYSRAM|altsyncram_component|auto_generated|q_a [0] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [1] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [2] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [3] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_a [1] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_b [1] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_a [2] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_b [2] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_a [3] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_b [3] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_a [4] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_b [4] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \SYSRAM|altsyncram_component|auto_generated|q_a [4] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [5] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [6] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \SYSRAM|altsyncram_component|auto_generated|q_a [7] = \SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_a [5] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_b [5] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_a [6] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_b [6] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \PRGROM|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \PRGROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_a [7] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \RICOH|pattern|altsyncram_component|auto_generated|q_b [7] = \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\PCD|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\PCD|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\PCD|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\PCD|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\PCD|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\PCD|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\PCD|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\PCC|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\PCC|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\PCC|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\PCC|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\PCC|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\PCC|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\PCC|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\PCB|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\PCB|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\PCB|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\PCB|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\PCB|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\PCB|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\PCB|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\PCA|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\PCA|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\PCA|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\PCA|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\PCA|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\PCA|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\PCA|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(\RICOH|ITERATOR|hs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(\RICOH|ITERATOR|vs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(\RICOH|VGA_R[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(\RICOH|VGA_R[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(!\RICOH|VGA_R[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(!\RICOH|VGA_R[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(\RICOH|VGA_R[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(\RICOH|VGA_R[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(!\RICOH|VGA_R[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(!\RICOH|VGA_R[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(\RICOH|VGA_R[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(\RICOH|VGA_R[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(!\RICOH|VGA_R[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(!\RICOH|VGA_R[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[0]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[1]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[2]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[3]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[4]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[5]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[6]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[7]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[8]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[9]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[10]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[11]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[12]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[13]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[14]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[15]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \ARDUINO_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_RESET_N),
	.obar());
// synopsys translate_off
defparam \ARDUINO_RESET_N~output .bus_hold = "false";
defparam \ARDUINO_RESET_N~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \PLL|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\MAX10_CLK1_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL|altpll_component|auto_generated|pll1 .c0_high = 17;
defparam \PLL|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL|altpll_component|auto_generated|pll1 .c0_low = 17;
defparam \PLL|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c1_high = 68;
defparam \PLL|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLL|altpll_component|auto_generated|pll1 .c1_low = 68;
defparam \PLL|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \PLL|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL|altpll_component|auto_generated|pll1 .c2_high = 204;
defparam \PLL|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \PLL|altpll_component|auto_generated|pll1 .c2_low = 204;
defparam \PLL|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \PLL|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL|altpll_component|auto_generated|pll1 .c3_high = 15;
defparam \PLL|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \PLL|altpll_component|auto_generated|pll1 .c3_low = 14;
defparam \PLL|altpll_component|auto_generated|pll1 .c3_mode = "odd";
defparam \PLL|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL|altpll_component|auto_generated|pll1 .clk0_divide_by = 170;
defparam \PLL|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL|altpll_component|auto_generated|pll1 .clk0_multiply_by = 73;
defparam \PLL|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \PLL|altpll_component|auto_generated|pll1 .clk1_divide_by = 2040;
defparam \PLL|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL|altpll_component|auto_generated|pll1 .clk1_multiply_by = 73;
defparam \PLL|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \PLL|altpll_component|auto_generated|pll1 .clk2_divide_by = 680;
defparam \PLL|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL|altpll_component|auto_generated|pll1 .clk2_multiply_by = 73;
defparam \PLL|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL|altpll_component|auto_generated|pll1 .clk3_counter = "c3";
defparam \PLL|altpll_component|auto_generated|pll1 .clk3_divide_by = 145;
defparam \PLL|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL|altpll_component|auto_generated|pll1 .clk3_multiply_by = 73;
defparam \PLL|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 20;
defparam \PLL|altpll_component|auto_generated|pll1 .m = 73;
defparam \PLL|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .n = 5;
defparam \PLL|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PLL|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL|altpll_component|auto_generated|pll1 .vco_center = 769;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL|altpll_component|auto_generated|pll1 .vco_max = 1666;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_min = 769;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 171;
defparam \PLL|altpll_component|auto_generated|pll1 .vco_post_scale = 1;
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G16
fiftyfivenm_clkctrl \PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .clock_type = "global clock";
defparam \PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N16
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N6
fiftyfivenm_lcell_comb \CPU|RstCycle~feeder (
// Equation(s):
// \CPU|RstCycle~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|RstCycle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|RstCycle~feeder .lut_mask = 16'hFFFF;
defparam \CPU|RstCycle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
fiftyfivenm_lcell_comb \CPU|Res_n_d~feeder (
// Equation(s):
// \CPU|Res_n_d~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Res_n_d~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Res_n_d~feeder .lut_mask = 16'hFFFF;
defparam \CPU|Res_n_d~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N9
dffeas \CPU|Res_n_d (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Res_n_d~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Res_n_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Res_n_d .is_wysiwyg = "true";
defparam \CPU|Res_n_d .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N1
dffeas \CPU|Res_n_i (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Res_n_d~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Res_n_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Res_n_i .is_wysiwyg = "true";
defparam \CPU|Res_n_i .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
fiftyfivenm_clkctrl \CPU|Res_n_i~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CPU|Res_n_i~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CPU|Res_n_i~clkctrl_outclk ));
// synopsys translate_off
defparam \CPU|Res_n_i~clkctrl .clock_type = "global clock";
defparam \CPU|Res_n_i~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X51_Y25_N7
dffeas \CPU|RstCycle (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|RstCycle~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|process_4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|RstCycle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|RstCycle .is_wysiwyg = "true";
defparam \CPU|RstCycle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N4
fiftyfivenm_lcell_comb \CPU|MCycle~0 (
// Equation(s):
// \CPU|MCycle~0_combout  = (\CPU|process_4~2_combout ) # (!\CPU|MCycle [0])

	.dataa(gnd),
	.datab(\CPU|process_4~2_combout ),
	.datac(\CPU|MCycle [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MCycle~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MCycle~0 .lut_mask = 16'hCFCF;
defparam \CPU|MCycle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N5
dffeas \CPU|MCycle[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|MCycle~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MCycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MCycle[0] .is_wysiwyg = "true";
defparam \CPU|MCycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N2
fiftyfivenm_lcell_comb \CPU|MCycle~1 (
// Equation(s):
// \CPU|MCycle~1_combout  = (!\CPU|process_4~2_combout  & (\CPU|MCycle [0] $ (!\CPU|MCycle [1])))

	.dataa(gnd),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|process_4~2_combout ),
	.cin(gnd),
	.combout(\CPU|MCycle~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MCycle~1 .lut_mask = 16'h00C3;
defparam \CPU|MCycle~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N3
dffeas \CPU|MCycle[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|MCycle~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MCycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MCycle[1] .is_wysiwyg = "true";
defparam \CPU|MCycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
fiftyfivenm_lcell_comb \CPU|Equal0~4 (
// Equation(s):
// \CPU|Equal0~4_combout  = (!\CPU|MCycle [1] & (\CPU|MCycle [0] & \CPU|MCycle [2]))

	.dataa(\CPU|MCycle [1]),
	.datab(gnd),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~4 .lut_mask = 16'h5000;
defparam \CPU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
fiftyfivenm_lcell_comb \CPU|NMI_entered~0 (
// Equation(s):
// \CPU|NMI_entered~0_combout  = (!\CPU|BAL~20_combout  & (\CPU|Equal0~4_combout  & !\CPU|mcode|Mux109~0_combout ))

	.dataa(\CPU|BAL~20_combout ),
	.datab(\CPU|Equal0~4_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|NMI_entered~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NMI_entered~0 .lut_mask = 16'h0044;
defparam \CPU|NMI_entered~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N23
dffeas \CPU|NMI_entered (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|NMI_entered~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Res_n_i~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|NMI_entered~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|NMI_entered .is_wysiwyg = "true";
defparam \CPU|NMI_entered .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N4
fiftyfivenm_lcell_comb \RICOH|OAM_ADDR~5 (
// Equation(s):
// \RICOH|OAM_ADDR~5_combout  = (\KEY[0]~input_o  & \CPU|DL[7]~7_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|OAM_ADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|OAM_ADDR~5 .lut_mask = 16'hA0A0;
defparam \RICOH|OAM_ADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N26
fiftyfivenm_lcell_comb \RICOH|control[7]~feeder (
// Equation(s):
// \RICOH|control[7]~feeder_combout  = \RICOH|OAM_ADDR~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|OAM_ADDR~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|control[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|control[7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|control[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux259~0 (
// Equation(s):
// \CPU|mcode|Mux259~0_combout  = (\CPU|IR [1] & \CPU|IR [0])

	.dataa(gnd),
	.datab(\CPU|IR [1]),
	.datac(gnd),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux259~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux259~0 .lut_mask = 16'hCC00;
defparam \CPU|mcode|Mux259~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux292~0 (
// Equation(s):
// \CPU|mcode|Mux292~0_combout  = (!\CPU|IR [2] & (\CPU|IR [1] & \CPU|Equal0~4_combout ))

	.dataa(\CPU|IR [2]),
	.datab(gnd),
	.datac(\CPU|IR [1]),
	.datad(\CPU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux292~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux292~0 .lut_mask = 16'h5000;
defparam \CPU|mcode|Mux292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N14
fiftyfivenm_lcell_comb \CPU|Equal0~6 (
// Equation(s):
// \CPU|Equal0~6_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [1] & !\CPU|MCycle [0]))

	.dataa(gnd),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~6 .lut_mask = 16'h0030;
defparam \CPU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|LDA~6 (
// Equation(s):
// \CPU|mcode|LDA~6_combout  = (\CPU|IR [5]) # ((!\CPU|IR [0] & \CPU|IR [2]))

	.dataa(gnd),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~6 .lut_mask = 16'hFF30;
defparam \CPU|mcode|LDA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
fiftyfivenm_lcell_comb \CPU|mcode|Equal10~1 (
// Equation(s):
// \CPU|mcode|Equal10~1_combout  = (\CPU|IR [7] & !\CPU|IR [6])

	.dataa(\CPU|IR [7]),
	.datab(gnd),
	.datac(\CPU|IR [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal10~1 .lut_mask = 16'h0A0A;
defparam \CPU|mcode|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N10
fiftyfivenm_lcell_comb \CPU|mcode|Equal21~3 (
// Equation(s):
// \CPU|mcode|Equal21~3_combout  = (!\CPU|IR [4] & (!\CPU|IR [2] & (\CPU|IR [3] & \CPU|mcode|Mux259~0_combout )))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux259~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Equal21~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal21~3 .lut_mask = 16'h1000;
defparam \CPU|mcode|Equal21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux350~2 (
// Equation(s):
// \CPU|mcode|Mux350~2_combout  = (\CPU|IR [5] & (!\CPU|mcode|Equal21~3_combout  & ((\CPU|IR [6]) # (!\CPU|IR [7])))) # (!\CPU|IR [5] & (((\CPU|IR [6]) # (!\CPU|mcode|Equal21~3_combout ))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Equal21~3_combout ),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux350~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux350~2 .lut_mask = 16'h5F07;
defparam \CPU|mcode|Mux350~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~3 (
// Equation(s):
// \CPU|mcode|Mux108~3_combout  = (\CPU|MCycle [2] & (!\CPU|MCycle [1] & (\CPU|IR [3] $ (\CPU|MCycle [0]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~3 .lut_mask = 16'h0060;
defparam \CPU|mcode|Mux108~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
fiftyfivenm_lcell_comb \CPU|Equal0~3 (
// Equation(s):
// \CPU|Equal0~3_combout  = (!\CPU|MCycle [1] & (!\CPU|MCycle [0] & \CPU|MCycle [2]))

	.dataa(\CPU|MCycle [1]),
	.datab(gnd),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~3 .lut_mask = 16'h0500;
defparam \CPU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux290~6 (
// Equation(s):
// \CPU|mcode|Mux290~6_combout  = (\CPU|IR [4] & (!\CPU|IR [3] & ((!\CPU|Equal0~3_combout )))) # (!\CPU|IR [4] & (((!\CPU|mcode|Mux108~3_combout ))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux108~3_combout ),
	.datad(\CPU|Equal0~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux290~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux290~6 .lut_mask = 16'h0347;
defparam \CPU|mcode|Mux290~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|process_0~1 (
// Equation(s):
// \CPU|mcode|process_0~1_combout  = (\CPU|IR [1] & ((\CPU|IR [6]) # (!\CPU|IR [7])))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|process_0~1 .lut_mask = 16'h8C8C;
defparam \CPU|mcode|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux290~3 (
// Equation(s):
// \CPU|mcode|Mux290~3_combout  = (\CPU|IR [2] & ((\CPU|mcode|Mux290~6_combout ) # ((!\CPU|mcode|process_0~1_combout ) # (!\CPU|IR [1]))))

	.dataa(\CPU|mcode|Mux290~6_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux290~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux290~3 .lut_mask = 16'hBF00;
defparam \CPU|mcode|Mux290~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
fiftyfivenm_lcell_comb \CPU|Equal0~8 (
// Equation(s):
// \CPU|Equal0~8_combout  = (!\CPU|MCycle [0] & (\CPU|MCycle [1] & \CPU|MCycle [2]))

	.dataa(gnd),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~8 .lut_mask = 16'h3000;
defparam \CPU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux290~4 (
// Equation(s):
// \CPU|mcode|Mux290~4_combout  = (!\CPU|IR [2] & ((\CPU|IR [3] & ((!\CPU|IR [4]))) # (!\CPU|IR [3] & (!\CPU|Equal0~8_combout ))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|Equal0~8_combout ),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux290~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux290~4 .lut_mask = 16'h0123;
defparam \CPU|mcode|Mux290~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~11 (
// Equation(s):
// \CPU|mcode|Mux264~11_combout  = (\CPU|IR [4] & \CPU|IR [3])

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(gnd),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~11 .lut_mask = 16'hCC00;
defparam \CPU|mcode|Mux264~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux290~2 (
// Equation(s):
// \CPU|mcode|Mux290~2_combout  = (\CPU|mcode|Mux264~11_combout  & (((!\CPU|MCycle [0]) # (!\CPU|MCycle [1])) # (!\CPU|MCycle [2])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|mcode|Mux264~11_combout ),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux290~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux290~2 .lut_mask = 16'h4CCC;
defparam \CPU|mcode|Mux290~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux290~5 (
// Equation(s):
// \CPU|mcode|Mux290~5_combout  = (\CPU|mcode|Mux290~3_combout ) # ((\CPU|mcode|Mux290~4_combout ) # ((\CPU|mcode|Mux290~2_combout ) # (!\CPU|IR [0])))

	.dataa(\CPU|mcode|Mux290~3_combout ),
	.datab(\CPU|mcode|Mux290~4_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux290~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux290~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux290~5 .lut_mask = 16'hFFEF;
defparam \CPU|mcode|Mux290~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux344~2 (
// Equation(s):
// \CPU|mcode|Mux344~2_combout  = (\CPU|IR [0] & (((\CPU|mcode|Mux350~2_combout  & !\CPU|mcode|Mux290~5_combout )) # (!\CPU|IR [1])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux350~2_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux290~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux344~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux344~2 .lut_mask = 16'h50D0;
defparam \CPU|mcode|Mux344~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux345~2 (
// Equation(s):
// \CPU|mcode|Mux345~2_combout  = (\CPU|IR [5] & (\CPU|mcode|Mux344~2_combout  & (!\CPU|IR [7] & \CPU|IR [6])))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux344~2_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux345~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux345~2 .lut_mask = 16'h0800;
defparam \CPU|mcode|Mux345~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N25
dffeas \CPU|ALU_Op_r.ALU_OP_ADC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux345~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ADC .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ADC .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N25
dffeas \CPU|BusB[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[6] .is_wysiwyg = "true";
defparam \CPU|BusB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
fiftyfivenm_lcell_comb \CPU|alu|Q_t~2 (
// Equation(s):
// \CPU|alu|Q_t~2_combout  = (\CPU|BusA_r [6] & \CPU|BusB [6])

	.dataa(gnd),
	.datab(\CPU|BusA_r [6]),
	.datac(gnd),
	.datad(\CPU|BusB [6]),
	.cin(gnd),
	.combout(\CPU|alu|Q_t~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q_t~2 .lut_mask = 16'hCC00;
defparam \CPU|alu|Q_t~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux319~0 (
// Equation(s):
// \CPU|mcode|Mux319~0_combout  = (\CPU|IR [5] & (\CPU|IR [7] & \CPU|IR [6]))

	.dataa(\CPU|IR [5]),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux319~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux319~0 .lut_mask = 16'hA000;
defparam \CPU|mcode|Mux319~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux349~0 (
// Equation(s):
// \CPU|mcode|Mux349~0_combout  = (\CPU|IR [0] & (\CPU|mcode|Equal21~3_combout  & (!\CPU|mcode|Mux314~0_combout  & \CPU|mcode|Mux319~0_combout )))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Equal21~3_combout ),
	.datac(\CPU|mcode|Mux314~0_combout ),
	.datad(\CPU|mcode|Mux319~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux349~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux349~0 .lut_mask = 16'h0800;
defparam \CPU|mcode|Mux349~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux349~1 (
// Equation(s):
// \CPU|mcode|Mux349~1_combout  = (\CPU|mcode|Mux344~2_combout  & ((\CPU|mcode|Mux319~0_combout ))) # (!\CPU|mcode|Mux344~2_combout  & (\CPU|mcode|Mux349~0_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux344~2_combout ),
	.datac(\CPU|mcode|Mux349~0_combout ),
	.datad(\CPU|mcode|Mux319~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux349~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux349~1 .lut_mask = 16'hFC30;
defparam \CPU|mcode|Mux349~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N21
dffeas \CPU|ALU_Op_r.ALU_OP_SBC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux349~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_SBC .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_SBC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
fiftyfivenm_lcell_comb \CPU|BusB[7]~feeder (
// Equation(s):
// \CPU|BusB[7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|BusB[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB[7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU|BusB[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N17
dffeas \CPU|BusB[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[7] .is_wysiwyg = "true";
defparam \CPU|BusB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N14
fiftyfivenm_lcell_comb \CPU|Equal0~2 (
// Equation(s):
// \CPU|Equal0~2_combout  = (!\CPU|MCycle [0] & !\CPU|MCycle [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~2 .lut_mask = 16'h000F;
defparam \CPU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
fiftyfivenm_lcell_comb \CPU|mcode|Equal19~2 (
// Equation(s):
// \CPU|mcode|Equal19~2_combout  = (!\CPU|IR [4] & (!\CPU|IR [2] & \CPU|IR [3]))

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal19~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal19~2 .lut_mask = 16'h0300;
defparam \CPU|mcode|Equal19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux129~2 (
// Equation(s):
// \CPU|mcode|Mux129~2_combout  = ((\CPU|Equal0~2_combout  & (\CPU|mcode|Equal19~2_combout  & !\CPU|MCycle [2]))) # (!\CPU|IR [6])

	.dataa(\CPU|Equal0~2_combout ),
	.datab(\CPU|IR [6]),
	.datac(\CPU|mcode|Equal19~2_combout ),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux129~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux129~2 .lut_mask = 16'h33B3;
defparam \CPU|mcode|Mux129~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~0 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~0_combout  = (\CPU|IR [7] & (\CPU|IR [1] $ (\CPU|IR [5])))

	.dataa(\CPU|IR [1]),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~0 .lut_mask = 16'h50A0;
defparam \CPU|mcode|Set_BusA_To~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N12
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~1 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~1_combout  = (\CPU|mcode|Set_BusA_To~0_combout  & (\CPU|IR [1] $ (((!\CPU|IR [3] & \CPU|IR [6])))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|mcode|Set_BusA_To~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~1 .lut_mask = 16'h9A00;
defparam \CPU|mcode|Set_BusA_To~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N30
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~2 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~2_combout  = (\CPU|mcode|Set_BusA_To~1_combout  & ((\CPU|IR [3] & ((\CPU|mcode|Mux129~2_combout ))) # (!\CPU|IR [3] & (!\CPU|mcode|process_0~1_combout ))))

	.dataa(\CPU|mcode|process_0~1_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux129~2_combout ),
	.datad(\CPU|mcode|Set_BusA_To~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~2 .lut_mask = 16'hD100;
defparam \CPU|mcode|Set_BusA_To~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux129~0 (
// Equation(s):
// \CPU|mcode|Mux129~0_combout  = (!\CPU|mcode|process_0~1_combout  & (!\CPU|IR [0] & (\CPU|IR [6] & \CPU|IR [5])))

	.dataa(\CPU|mcode|process_0~1_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux129~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux129~0 .lut_mask = 16'h1000;
defparam \CPU|mcode|Mux129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux129~1 (
// Equation(s):
// \CPU|mcode|Mux129~1_combout  = (!\CPU|IR [1] & (\CPU|IR [7] & \CPU|mcode|Mux129~0_combout ))

	.dataa(\CPU|IR [1]),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Mux129~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux129~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux129~1 .lut_mask = 16'h5000;
defparam \CPU|mcode|Mux129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N8
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~3 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~3_combout  = (!\CPU|IR [0] & ((\CPU|mcode|Set_BusA_To~2_combout ) # ((\CPU|IR [3] & \CPU|mcode|Mux129~1_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~2_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux129~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~3 .lut_mask = 16'h3222;
defparam \CPU|mcode|Set_BusA_To~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux18~0 (
// Equation(s):
// \CPU|mcode|Mux18~0_combout  = (\CPU|IR [7] & ((\CPU|IR [5] & (!\CPU|IR [1] & \CPU|IR [6])) # (!\CPU|IR [5] & (\CPU|IR [1] & !\CPU|IR [6]))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux18~0 .lut_mask = 16'h0840;
defparam \CPU|mcode|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~4 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~4_combout  = (!\CPU|IR [0] & (!\CPU|mcode|process_0~1_combout  & \CPU|mcode|Mux18~0_combout ))

	.dataa(gnd),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux18~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~4 .lut_mask = 16'h0300;
defparam \CPU|mcode|Set_BusA_To~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~3 (
// Equation(s):
// \CPU|mcode|Mux270~3_combout  = (\CPU|IR [0] & (!\CPU|IR [2])) # (!\CPU|IR [0] & (\CPU|IR [2] & \CPU|mcode|Mux18~0_combout ))

	.dataa(gnd),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux18~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~3 .lut_mask = 16'h3C0C;
defparam \CPU|mcode|Mux270~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~4 (
// Equation(s):
// \CPU|mcode|Mux270~4_combout  = (\CPU|mcode|Mux270~3_combout  & (\CPU|IR [2])) # (!\CPU|mcode|Mux270~3_combout  & ((\CPU|IR [2] & (\CPU|IR [1])) # (!\CPU|IR [2] & (!\CPU|IR [1] & \CPU|mcode|Mux129~1_combout ))))

	.dataa(\CPU|mcode|Mux270~3_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux129~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~4 .lut_mask = 16'hC9C8;
defparam \CPU|mcode|Mux270~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~5 (
// Equation(s):
// \CPU|mcode|Mux270~5_combout  = (\CPU|IR [1] & ((\CPU|mcode|Mux270~4_combout  & ((\CPU|mcode|Set_BusA_To~4_combout ))) # (!\CPU|mcode|Mux270~4_combout  & (\CPU|mcode|Set_BusA_To~3_combout )))) # (!\CPU|IR [1] & (((\CPU|mcode|Mux270~4_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Set_BusA_To~3_combout ),
	.datac(\CPU|mcode|Set_BusA_To~4_combout ),
	.datad(\CPU|mcode|Mux270~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~5 .lut_mask = 16'hF588;
defparam \CPU|mcode|Mux270~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~1 (
// Equation(s):
// \CPU|mcode|Mux270~1_combout  = (\CPU|mcode|Set_BusA_To~4_combout  & (((!\CPU|mcode|process_0~1_combout  & !\CPU|Equal0~0_combout )) # (!\CPU|IR [3])))

	.dataa(\CPU|mcode|process_0~1_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Set_BusA_To~4_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~1 .lut_mask = 16'h3070;
defparam \CPU|mcode|Mux270~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~6 (
// Equation(s):
// \CPU|mcode|Mux108~6_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [0] & (\CPU|IR [3] & \CPU|MCycle [1])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~6 .lut_mask = 16'h4000;
defparam \CPU|mcode|Mux108~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
fiftyfivenm_lcell_comb \CPU|mcode|Equal19~1 (
// Equation(s):
// \CPU|mcode|Equal19~1_combout  = (\CPU|IR [3] & (\CPU|IR [4] & \CPU|IR [2]))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal19~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal19~1 .lut_mask = 16'hC000;
defparam \CPU|mcode|Equal19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~0 (
// Equation(s):
// \CPU|mcode|Mux270~0_combout  = (\CPU|mcode|Mux108~6_combout  & (((!\CPU|mcode|Equal10~1_combout ) # (!\CPU|IR [1])) # (!\CPU|mcode|Equal19~1_combout )))

	.dataa(\CPU|mcode|Mux108~6_combout ),
	.datab(\CPU|mcode|Equal19~1_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Equal10~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~0 .lut_mask = 16'h2AAA;
defparam \CPU|mcode|Mux270~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~2 (
// Equation(s):
// \CPU|mcode|Mux270~2_combout  = (\CPU|IR [2] & ((\CPU|mcode|Mux270~1_combout ) # ((\CPU|mcode|Mux270~0_combout )))) # (!\CPU|IR [2] & (((\CPU|mcode|Set_BusA_To~3_combout ))))

	.dataa(\CPU|mcode|Mux270~1_combout ),
	.datab(\CPU|mcode|Set_BusA_To~3_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux270~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~2 .lut_mask = 16'hFCAC;
defparam \CPU|mcode|Mux270~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux270~6 (
// Equation(s):
// \CPU|mcode|Mux270~6_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux270~2_combout ))) # (!\CPU|IR [4] & (\CPU|mcode|Mux270~5_combout ))

	.dataa(\CPU|mcode|Mux270~5_combout ),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux270~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux270~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux270~6 .lut_mask = 16'hFA0A;
defparam \CPU|mcode|Mux270~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~4 (
// Equation(s):
// \CPU|mcode|Mux32~4_combout  = (\CPU|IR [3] & \CPU|IR [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~4 .lut_mask = 16'hF000;
defparam \CPU|mcode|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
fiftyfivenm_lcell_comb \CPU|mcode|process_0~3 (
// Equation(s):
// \CPU|mcode|process_0~3_combout  = (((!\CPU|IR [2]) # (!\CPU|IR [4])) # (!\CPU|IR [3])) # (!\CPU|IR [1])

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|process_0~3 .lut_mask = 16'h7FFF;
defparam \CPU|mcode|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux271~2 (
// Equation(s):
// \CPU|mcode|Mux271~2_combout  = (\CPU|mcode|Equal10~1_combout  & (\CPU|Equal0~0_combout  & (\CPU|mcode|Mux32~4_combout  & !\CPU|mcode|process_0~3_combout )))

	.dataa(\CPU|mcode|Equal10~1_combout ),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|mcode|Mux32~4_combout ),
	.datad(\CPU|mcode|process_0~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux271~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux271~2 .lut_mask = 16'h0080;
defparam \CPU|mcode|Mux271~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux294~2 (
// Equation(s):
// \CPU|mcode|Mux294~2_combout  = (\CPU|IR [0] & !\CPU|IR [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux294~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux294~2 .lut_mask = 16'h00F0;
defparam \CPU|mcode|Mux294~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux130~0 (
// Equation(s):
// \CPU|mcode|Mux130~0_combout  = \CPU|MCycle [0] $ (!\CPU|IR [3])

	.dataa(gnd),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|IR [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux130~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux130~0 .lut_mask = 16'hC3C3;
defparam \CPU|mcode|Mux130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux271~1 (
// Equation(s):
// \CPU|mcode|Mux271~1_combout  = (\CPU|mcode|Mux294~2_combout  & (!\CPU|MCycle [2] & (\CPU|MCycle [1] & \CPU|mcode|Mux130~0_combout )))

	.dataa(\CPU|mcode|Mux294~2_combout ),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|mcode|Mux130~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux271~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux271~1 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux271~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~3 (
// Equation(s):
// \CPU|mcode|Mux127~3_combout  = (\CPU|IR [7] & !\CPU|IR [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~3 .lut_mask = 16'h00F0;
defparam \CPU|mcode|Mux127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N0
fiftyfivenm_lcell_comb \CPU|tmpP~3 (
// Equation(s):
// \CPU|tmpP~3_combout  = (!\CPU|IR [1] & !\CPU|IR [0])

	.dataa(gnd),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|tmpP~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~3 .lut_mask = 16'h0303;
defparam \CPU|tmpP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux271~0 (
// Equation(s):
// \CPU|mcode|Mux271~0_combout  = (\CPU|mcode|Mux127~3_combout  & (\CPU|tmpP~3_combout  & ((!\CPU|mcode|Equal19~1_combout ) # (!\CPU|Equal0~0_combout ))))

	.dataa(\CPU|mcode|Mux127~3_combout ),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|tmpP~3_combout ),
	.datad(\CPU|mcode|Equal19~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux271~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux271~0 .lut_mask = 16'h20A0;
defparam \CPU|mcode|Mux271~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux271~3 (
// Equation(s):
// \CPU|mcode|Mux271~3_combout  = (\CPU|mcode|Mux271~0_combout ) # ((\CPU|IR [4] & ((\CPU|mcode|Mux271~2_combout ) # (\CPU|mcode|Mux271~1_combout ))))

	.dataa(\CPU|mcode|Mux271~2_combout ),
	.datab(\CPU|mcode|Mux271~1_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux271~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux271~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux271~3 .lut_mask = 16'hFFE0;
defparam \CPU|mcode|Mux271~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux272~0 (
// Equation(s):
// \CPU|mcode|Mux272~0_combout  = (!\CPU|MCycle [2] & (\CPU|Equal0~2_combout  & (!\CPU|IR [0] & \CPU|IR [3])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|Equal0~2_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux272~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux272~0 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux272~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux272~2 (
// Equation(s):
// \CPU|mcode|Mux272~2_combout  = (\CPU|mcode|Mux272~0_combout  & (!\CPU|IR [6] & (\CPU|IR [1] & !\CPU|mcode|Mux127~3_combout )))

	.dataa(\CPU|mcode|Mux272~0_combout ),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux127~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux272~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux272~2 .lut_mask = 16'h0020;
defparam \CPU|mcode|Mux272~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux132~0 (
// Equation(s):
// \CPU|mcode|Mux132~0_combout  = (\CPU|MCycle [0] & \CPU|MCycle [1])

	.dataa(gnd),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux132~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux132~0 .lut_mask = 16'hC0C0;
defparam \CPU|mcode|Mux132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N20
fiftyfivenm_lcell_comb \CPU|mcode|Equal19~0 (
// Equation(s):
// \CPU|mcode|Equal19~0_combout  = (\CPU|IR [3] & (\CPU|IR [4] & !\CPU|IR [2]))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal19~0 .lut_mask = 16'h00C0;
defparam \CPU|mcode|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Equal10~0 (
// Equation(s):
// \CPU|mcode|Equal10~0_combout  = (\CPU|IR [5] & (\CPU|IR [7] & !\CPU|IR [6]))

	.dataa(gnd),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal10~0 .lut_mask = 16'h00C0;
defparam \CPU|mcode|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N4
fiftyfivenm_lcell_comb \CPU|mcode|Equal20~2 (
// Equation(s):
// \CPU|mcode|Equal20~2_combout  = (\CPU|mcode|Equal19~0_combout  & (\CPU|IR [0] & (\CPU|IR [1] & \CPU|mcode|Equal10~0_combout )))

	.dataa(\CPU|mcode|Equal19~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Equal20~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal20~2 .lut_mask = 16'h8000;
defparam \CPU|mcode|Equal20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux272~1 (
// Equation(s):
// \CPU|mcode|Mux272~1_combout  = (!\CPU|mcode|Mux132~0_combout  & (\CPU|mcode|Equal20~2_combout  & (!\CPU|mcode|process_0~1_combout  & \CPU|IR [0])))

	.dataa(\CPU|mcode|Mux132~0_combout ),
	.datab(\CPU|mcode|Equal20~2_combout ),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux272~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux272~1 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux272~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux272~3 (
// Equation(s):
// \CPU|mcode|Mux272~3_combout  = (\CPU|IR [4] & (!\CPU|IR [2] & ((\CPU|mcode|Mux272~2_combout ) # (\CPU|mcode|Mux272~1_combout ))))

	.dataa(\CPU|mcode|Mux272~2_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux272~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux272~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux272~3 .lut_mask = 16'h0C08;
defparam \CPU|mcode|Mux272~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux279~2 (
// Equation(s):
// \CPU|mcode|Mux279~2_combout  = (\CPU|IR [7] & (((\CPU|IR [5] & \CPU|IR [2])) # (!\CPU|IR [4])))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux279~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux279~2 .lut_mask = 16'hD050;
defparam \CPU|mcode|Mux279~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux279~3 (
// Equation(s):
// \CPU|mcode|Mux279~3_combout  = (\CPU|IR [0]) # ((!\CPU|IR [3] & ((\CPU|IR [4]) # (\CPU|IR [1]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux279~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux279~3 .lut_mask = 16'hDDDC;
defparam \CPU|mcode|Mux279~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~6 (
// Equation(s):
// \CPU|mcode|Mux32~6_combout  = (\CPU|IR [3] & !\CPU|IR [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~6 .lut_mask = 16'h00F0;
defparam \CPU|mcode|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux279~4 (
// Equation(s):
// \CPU|mcode|Mux279~4_combout  = (\CPU|IR [5] & (((!\CPU|IR [6])))) # (!\CPU|IR [5] & ((\CPU|IR [6]) # ((!\CPU|mcode|Mux279~3_combout  & \CPU|mcode|Mux32~6_combout ))))

	.dataa(\CPU|mcode|Mux279~3_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|mcode|Mux32~6_combout ),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux279~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux279~4 .lut_mask = 16'h33DC;
defparam \CPU|mcode|Mux279~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux279~5 (
// Equation(s):
// \CPU|mcode|Mux279~5_combout  = (!\CPU|IR [1] & (\CPU|mcode|Mux279~2_combout  & (!\CPU|IR [0] & \CPU|mcode|Mux279~4_combout )))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux279~2_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux279~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux279~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux279~5 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux279~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
fiftyfivenm_lcell_comb \CPU|Y[0]~0 (
// Equation(s):
// \CPU|Y[0]~0_combout  = (!\CPU|MCycle [1] & (\CPU|MCycle [0] & (\CPU|Res_n_i~q  & !\CPU|MCycle [2])))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|Res_n_i~q ),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|Y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Y[0]~0 .lut_mask = 16'h0040;
defparam \CPU|Y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
fiftyfivenm_lcell_comb \CPU|Y[0]~1 (
// Equation(s):
// \CPU|Y[0]~1_combout  = (\CPU|mcode|Mux279~5_combout  & \CPU|Y[0]~0_combout )

	.dataa(\CPU|mcode|Mux279~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Y[0]~1 .lut_mask = 16'hAA00;
defparam \CPU|Y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N7
dffeas \CPU|Y[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[7] .is_wysiwyg = "true";
defparam \CPU|Y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux172~0 (
// Equation(s):
// \CPU|mcode|Mux172~0_combout  = (!\CPU|MCycle [2] & \CPU|MCycle [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux172~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux172~0 .lut_mask = 16'h0F00;
defparam \CPU|mcode|Mux172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~1 (
// Equation(s):
// \CPU|mcode|Mux126~1_combout  = (\CPU|IR [5] & (\CPU|mcode|Mux172~0_combout  & ((\CPU|MCycle [0]) # (!\CPU|IR [3]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Mux172~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~1 .lut_mask = 16'hD000;
defparam \CPU|mcode|Mux126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Equal21~0 (
// Equation(s):
// \CPU|mcode|Equal21~0_combout  = (!\CPU|IR [7] & \CPU|IR [6])

	.dataa(gnd),
	.datab(\CPU|IR [7]),
	.datac(gnd),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal21~0 .lut_mask = 16'h3300;
defparam \CPU|mcode|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~0 (
// Equation(s):
// \CPU|mcode|Mux126~0_combout  = (!\CPU|IR [1] & (!\CPU|IR [2] & (!\CPU|IR [4] & \CPU|mcode|Equal21~0_combout )))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Equal21~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~0 .lut_mask = 16'h0100;
defparam \CPU|mcode|Mux126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~11 (
// Equation(s):
// \CPU|mcode|Mux108~11_combout  = (!\CPU|IR [3] & ((\CPU|MCycle [2] & (\CPU|MCycle [0] & !\CPU|MCycle [1])) # (!\CPU|MCycle [2] & ((\CPU|MCycle [1])))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~11 .lut_mask = 16'h0540;
defparam \CPU|mcode|Mux108~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~2 (
// Equation(s):
// \CPU|mcode|Mux126~2_combout  = (\CPU|mcode|Mux126~0_combout  & ((\CPU|mcode|Mux126~1_combout ) # ((!\CPU|IR [5] & \CPU|mcode|Mux108~11_combout ))))

	.dataa(\CPU|mcode|Mux126~1_combout ),
	.datab(\CPU|mcode|Mux126~0_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Mux108~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~2 .lut_mask = 16'h8C88;
defparam \CPU|mcode|Mux126~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~3 (
// Equation(s):
// \CPU|mcode|Mux126~3_combout  = (\CPU|IR [4] & (\CPU|IR [1] & ((\CPU|IR [6])))) # (!\CPU|IR [4] & (!\CPU|IR [1] & (!\CPU|IR [7] & !\CPU|IR [6])))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~3 .lut_mask = 16'h8801;
defparam \CPU|mcode|Mux126~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux257~1 (
// Equation(s):
// \CPU|mcode|Mux257~1_combout  = (\CPU|IR [5] & (\CPU|MCycle [0] & (!\CPU|MCycle [2] & \CPU|MCycle [1])))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux257~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux257~1 .lut_mask = 16'h0800;
defparam \CPU|mcode|Mux257~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux126~4 (
// Equation(s):
// \CPU|mcode|Mux126~4_combout  = (\CPU|mcode|Mux126~2_combout ) # ((\CPU|mcode|Mux126~3_combout  & (\CPU|mcode|Mux32~6_combout  & \CPU|mcode|Mux257~1_combout )))

	.dataa(\CPU|mcode|Mux126~2_combout ),
	.datab(\CPU|mcode|Mux126~3_combout ),
	.datac(\CPU|mcode|Mux32~6_combout ),
	.datad(\CPU|mcode|Mux257~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux126~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux126~4 .lut_mask = 16'hEAAA;
defparam \CPU|mcode|Mux126~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux267~2 (
// Equation(s):
// \CPU|mcode|Mux267~2_combout  = (\CPU|mcode|Mux279~3_combout ) # (((\CPU|IR [2]) # (\CPU|IR [0])) # (!\CPU|mcode|Mux126~4_combout ))

	.dataa(\CPU|mcode|Mux279~3_combout ),
	.datab(\CPU|mcode|Mux126~4_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux267~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux267~2 .lut_mask = 16'hFFFB;
defparam \CPU|mcode|Mux267~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N7
dffeas \CPU|ABC[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[4] .is_wysiwyg = "true";
defparam \CPU|ABC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
fiftyfivenm_lcell_comb \CPU|Equal11~6 (
// Equation(s):
// \CPU|Equal11~6_combout  = (\CPU|IR [3] & (!\CPU|IR [0] & !\CPU|IR [2]))

	.dataa(\CPU|IR [3]),
	.datab(gnd),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|Equal11~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal11~6 .lut_mask = 16'h000A;
defparam \CPU|Equal11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux136~0 (
// Equation(s):
// \CPU|mcode|Mux136~0_combout  = (\CPU|IR [4] & (!\CPU|IR [6] & \CPU|IR [5])) # (!\CPU|IR [4] & (\CPU|IR [6] & !\CPU|IR [5]))

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux136~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux136~0 .lut_mask = 16'h0C30;
defparam \CPU|mcode|Mux136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux136~1 (
// Equation(s):
// \CPU|mcode|Mux136~1_combout  = (\CPU|IR [7] & (\CPU|Equal11~6_combout  & (\CPU|mcode|Mux136~0_combout  & \CPU|IR [1])))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|Equal11~6_combout ),
	.datac(\CPU|mcode|Mux136~0_combout ),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux136~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux136~1 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~1 (
// Equation(s):
// \CPU|mcode|Mux127~1_combout  = (!\CPU|IR [5] & (\CPU|IR [7] & \CPU|IR [6]))

	.dataa(\CPU|IR [5]),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~1 .lut_mask = 16'h5000;
defparam \CPU|mcode|Mux127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~2 (
// Equation(s):
// \CPU|mcode|Mux280~2_combout  = (\CPU|mcode|Mux32~6_combout  & ((\CPU|IR [0] & ((\CPU|mcode|Mux127~1_combout ))) # (!\CPU|IR [0] & (\CPU|mcode|Mux136~1_combout ))))

	.dataa(\CPU|mcode|Mux136~1_combout ),
	.datab(\CPU|mcode|Mux127~1_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux32~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~2 .lut_mask = 16'hCA00;
defparam \CPU|mcode|Mux280~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N6
fiftyfivenm_lcell_comb \CPU|Equal0~1 (
// Equation(s):
// \CPU|Equal0~1_combout  = (!\CPU|MCycle [0] & (!\CPU|MCycle [2] & !\CPU|MCycle [1]))

	.dataa(gnd),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~1 .lut_mask = 16'h0003;
defparam \CPU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N20
fiftyfivenm_lcell_comb \CPU|Equal11~5 (
// Equation(s):
// \CPU|Equal11~5_combout  = (!\CPU|IR [0] & !\CPU|IR [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|Equal11~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal11~5 .lut_mask = 16'h000F;
defparam \CPU|Equal11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~3 (
// Equation(s):
// \CPU|mcode|Mux280~3_combout  = (\CPU|IR [1] & (\CPU|Equal11~5_combout  & (!\CPU|IR [3] & !\CPU|IR [4])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|Equal11~5_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~3 .lut_mask = 16'h0008;
defparam \CPU|mcode|Mux280~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~4 (
// Equation(s):
// \CPU|mcode|Mux280~4_combout  = (\CPU|Equal0~1_combout  & (\CPU|mcode|Equal10~0_combout  & \CPU|mcode|Mux280~3_combout ))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|mcode|Equal10~0_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux280~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~4 .lut_mask = 16'h8800;
defparam \CPU|mcode|Mux280~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~5 (
// Equation(s):
// \CPU|mcode|Mux280~5_combout  = (\CPU|IR [1] & ((\CPU|mcode|Mux280~4_combout ) # ((!\CPU|IR [4] & \CPU|mcode|Mux280~2_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux280~2_combout ),
	.datad(\CPU|mcode|Mux280~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~5 .lut_mask = 16'hAA20;
defparam \CPU|mcode|Mux280~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~7 (
// Equation(s):
// \CPU|mcode|Mux32~7_combout  = (\CPU|IR [1] & (((!\CPU|IR [6])))) # (!\CPU|IR [1] & (!\CPU|IR [0] & (!\CPU|IR [4] & \CPU|IR [6])))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~7 .lut_mask = 16'h01F0;
defparam \CPU|mcode|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~8 (
// Equation(s):
// \CPU|mcode|Mux32~8_combout  = (\CPU|IR [5] & (\CPU|IR [7] & \CPU|mcode|Mux32~7_combout ))

	.dataa(gnd),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Mux32~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~8 .lut_mask = 16'hC000;
defparam \CPU|mcode|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~0 (
// Equation(s):
// \CPU|mcode|Mux280~0_combout  = (\CPU|IR [1] & (\CPU|mcode|Mux136~0_combout  & \CPU|Equal11~6_combout ))

	.dataa(\CPU|IR [1]),
	.datab(gnd),
	.datac(\CPU|mcode|Mux136~0_combout ),
	.datad(\CPU|Equal11~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~0 .lut_mask = 16'hA000;
defparam \CPU|mcode|Mux280~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~1 (
// Equation(s):
// \CPU|mcode|Mux280~1_combout  = ((!\CPU|mcode|Mux280~0_combout  & ((!\CPU|IR [5]) # (!\CPU|mcode|Mux32~7_combout )))) # (!\CPU|IR [7])

	.dataa(\CPU|mcode|Mux32~7_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Mux280~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~1 .lut_mask = 16'h0F7F;
defparam \CPU|mcode|Mux280~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux280~6 (
// Equation(s):
// \CPU|mcode|Mux280~6_combout  = (\CPU|mcode|Mux280~5_combout ) # ((\CPU|IR [4] & ((!\CPU|mcode|Mux280~1_combout ))) # (!\CPU|IR [4] & (\CPU|mcode|Mux32~8_combout )))

	.dataa(\CPU|mcode|Mux280~5_combout ),
	.datab(\CPU|mcode|Mux32~8_combout ),
	.datac(\CPU|mcode|Mux280~1_combout ),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux280~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux280~6 .lut_mask = 16'hAFEE;
defparam \CPU|mcode|Mux280~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
fiftyfivenm_lcell_comb \CPU|X[0]~0 (
// Equation(s):
// \CPU|X[0]~0_combout  = (\CPU|mcode|Mux280~6_combout  & \CPU|Y[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|mcode|Mux280~6_combout ),
	.datad(\CPU|Y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|X[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|X[0]~0 .lut_mask = 16'hF000;
defparam \CPU|X[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \CPU|X[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[4] .is_wysiwyg = "true";
defparam \CPU|X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux276~0 (
// Equation(s):
// \CPU|mcode|Mux276~0_combout  = (\CPU|IR [4] & (!\CPU|IR [6] & ((!\CPU|MCycle [0]) # (!\CPU|MCycle [1])))) # (!\CPU|IR [4] & (((\CPU|IR [6]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux276~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux276~0 .lut_mask = 16'h334C;
defparam \CPU|mcode|Mux276~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux276~1 (
// Equation(s):
// \CPU|mcode|Mux276~1_combout  = (\CPU|mcode|Mux276~0_combout  & (\CPU|mcode|Mux32~6_combout  & (\CPU|mcode|Mux259~0_combout  & \CPU|mcode|Mux127~3_combout )))

	.dataa(\CPU|mcode|Mux276~0_combout ),
	.datab(\CPU|mcode|Mux32~6_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|mcode|Mux127~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux276~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux276~1 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux276~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
fiftyfivenm_lcell_comb \CPU|Selector3~0 (
// Equation(s):
// \CPU|Selector3~0_combout  = (\CPU|X [4] & ((\CPU|mcode|Mux270~6_combout ) # ((\CPU|ABC [4] & \CPU|mcode|Mux276~1_combout ))))

	.dataa(\CPU|ABC [4]),
	.datab(\CPU|mcode|Mux270~6_combout ),
	.datac(\CPU|X [4]),
	.datad(\CPU|mcode|Mux276~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~0 .lut_mask = 16'hE0C0;
defparam \CPU|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N16
fiftyfivenm_lcell_comb \CPU|mcode|Equal21~2 (
// Equation(s):
// \CPU|mcode|Equal21~2_combout  = (!\CPU|IR [2] & !\CPU|IR [4])

	.dataa(gnd),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Equal21~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal21~2 .lut_mask = 16'h0303;
defparam \CPU|mcode|Equal21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~1 (
// Equation(s):
// \CPU|mcode|Mux128~1_combout  = (\CPU|IR [7] & (((\CPU|IR [5])))) # (!\CPU|IR [7] & (\CPU|IR [3] & ((!\CPU|IR [0]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~1 .lut_mask = 16'hC0E2;
defparam \CPU|mcode|Mux128~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~2 (
// Equation(s):
// \CPU|mcode|Mux128~2_combout  = (\CPU|IR [7] & ((\CPU|mcode|Mux272~0_combout  & ((\CPU|IR [6]) # (!\CPU|mcode|Mux128~1_combout ))) # (!\CPU|mcode|Mux272~0_combout  & ((\CPU|mcode|Mux128~1_combout ) # (!\CPU|IR [6])))))

	.dataa(\CPU|mcode|Mux272~0_combout ),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Mux128~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~2 .lut_mask = 16'hD0B0;
defparam \CPU|mcode|Mux128~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~9 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~9_combout  = (\CPU|IR [0] & !\CPU|IR [5])

	.dataa(gnd),
	.datab(\CPU|IR [0]),
	.datac(gnd),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~9 .lut_mask = 16'h00CC;
defparam \CPU|mcode|Set_BusA_To~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~7 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~7_combout  = ((\CPU|IR [6] & ((\CPU|IR [1]) # (\CPU|IR [0])))) # (!\CPU|IR [7])

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~7 .lut_mask = 16'hEF0F;
defparam \CPU|mcode|Set_BusA_To~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~8 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~8_combout  = (((\CPU|IR [2]) # (!\CPU|IR [4])) # (!\CPU|IR [3])) # (!\CPU|IR [1])

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~8 .lut_mask = 16'hF7FF;
defparam \CPU|mcode|Set_BusA_To~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N0
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~10 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~10_combout  = (!\CPU|mcode|process_0~1_combout  & ((\CPU|mcode|Set_BusA_To~7_combout ) # ((\CPU|mcode|Set_BusA_To~9_combout  & \CPU|mcode|Set_BusA_To~8_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~9_combout ),
	.datab(\CPU|mcode|Set_BusA_To~7_combout ),
	.datac(\CPU|mcode|Set_BusA_To~8_combout ),
	.datad(\CPU|mcode|process_0~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~10 .lut_mask = 16'h00EC;
defparam \CPU|mcode|Set_BusA_To~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~11 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~11_combout  = (\CPU|mcode|Set_BusA_To~10_combout ) # ((\CPU|mcode|process_0~1_combout  & (\CPU|mcode|Equal21~3_combout  & \CPU|mcode|Mux319~0_combout )))

	.dataa(\CPU|mcode|process_0~1_combout ),
	.datab(\CPU|mcode|Equal21~3_combout ),
	.datac(\CPU|mcode|Mux319~0_combout ),
	.datad(\CPU|mcode|Set_BusA_To~10_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~11 .lut_mask = 16'hFF80;
defparam \CPU|mcode|Set_BusA_To~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~3 (
// Equation(s):
// \CPU|mcode|Mux128~3_combout  = (\CPU|IR [1] & ((\CPU|mcode|Mux128~2_combout  & (\CPU|mcode|Mux128~1_combout  & \CPU|mcode|Set_BusA_To~11_combout )) # (!\CPU|mcode|Mux128~2_combout  & ((\CPU|mcode|Mux128~1_combout ) # (\CPU|mcode|Set_BusA_To~11_combout 
// )))))

	.dataa(\CPU|mcode|Mux128~2_combout ),
	.datab(\CPU|mcode|Mux128~1_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Set_BusA_To~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~3 .lut_mask = 16'hD040;
defparam \CPU|mcode|Mux128~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|Equal25~2 (
// Equation(s):
// \CPU|mcode|Equal25~2_combout  = (((!\CPU|mcode|Equal19~2_combout ) # (!\CPU|IR [1])) # (!\CPU|IR [0])) # (!\CPU|mcode|Mux319~0_combout )

	.dataa(\CPU|mcode|Mux319~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Equal19~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Equal25~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal25~2 .lut_mask = 16'h7FFF;
defparam \CPU|mcode|Equal25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~4 (
// Equation(s):
// \CPU|mcode|Mux128~4_combout  = (\CPU|mcode|Set_BusA_To~10_combout ) # ((\CPU|mcode|process_0~1_combout  & !\CPU|mcode|Equal25~2_combout ))

	.dataa(\CPU|mcode|process_0~1_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Equal25~2_combout ),
	.datad(\CPU|mcode|Set_BusA_To~10_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~4 .lut_mask = 16'hFF0A;
defparam \CPU|mcode|Mux128~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~11 (
// Equation(s):
// \CPU|mcode|Mux128~11_combout  = ((\CPU|IR [0]) # ((!\CPU|IR [5] & !\CPU|IR [6]))) # (!\CPU|Equal0~6_combout )

	.dataa(\CPU|IR [5]),
	.datab(\CPU|Equal0~6_combout ),
	.datac(\CPU|IR [6]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~11 .lut_mask = 16'hFF37;
defparam \CPU|mcode|Mux128~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~12 (
// Equation(s):
// \CPU|mcode|Mux128~12_combout  = (\CPU|mcode|Mux128~11_combout ) # ((\CPU|Equal0~6_combout  & (\CPU|IR [5] $ (\CPU|IR [3]))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|Equal0~6_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux128~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~12 .lut_mask = 16'hFF48;
defparam \CPU|mcode|Mux128~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~5 (
// Equation(s):
// \CPU|mcode|Mux128~5_combout  = (\CPU|mcode|Mux272~0_combout  & ((\CPU|IR [6] & ((\CPU|mcode|Set_BusA_To~11_combout ))) # (!\CPU|IR [6] & (\CPU|IR [5])))) # (!\CPU|mcode|Mux272~0_combout  & (((\CPU|mcode|Set_BusA_To~11_combout ))))

	.dataa(\CPU|mcode|Mux272~0_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|mcode|Set_BusA_To~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~5 .lut_mask = 16'hFD08;
defparam \CPU|mcode|Mux128~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~6 (
// Equation(s):
// \CPU|mcode|Mux128~6_combout  = (\CPU|IR [7] & (((\CPU|mcode|Mux128~5_combout )))) # (!\CPU|IR [7] & (\CPU|mcode|Mux128~4_combout  & (\CPU|mcode|Mux128~12_combout )))

	.dataa(\CPU|mcode|Mux128~4_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux128~12_combout ),
	.datad(\CPU|mcode|Mux128~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~6 .lut_mask = 16'hEC20;
defparam \CPU|mcode|Mux128~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~7 (
// Equation(s):
// \CPU|mcode|Mux128~7_combout  = (\CPU|mcode|Equal21~2_combout  & ((\CPU|mcode|Mux128~3_combout ) # ((!\CPU|IR [1] & \CPU|mcode|Mux128~6_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Equal21~2_combout ),
	.datac(\CPU|mcode|Mux128~3_combout ),
	.datad(\CPU|mcode|Mux128~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~7 .lut_mask = 16'hC4C0;
defparam \CPU|mcode|Mux128~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~8 (
// Equation(s):
// \CPU|mcode|Mux128~8_combout  = (\CPU|IR [2]) # ((\CPU|IR [1] & !\CPU|IR [5]))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~8 .lut_mask = 16'hCECE;
defparam \CPU|mcode|Mux128~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~9 (
// Equation(s):
// \CPU|mcode|Mux128~9_combout  = (\CPU|mcode|Equal10~1_combout  & ((\CPU|mcode|Mux128~8_combout ) # ((!\CPU|mcode|Equal21~2_combout  & !\CPU|IR [1])))) # (!\CPU|mcode|Equal10~1_combout  & (!\CPU|mcode|Equal21~2_combout  & (!\CPU|IR [1])))

	.dataa(\CPU|mcode|Equal10~1_combout ),
	.datab(\CPU|mcode|Equal21~2_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux128~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~9 .lut_mask = 16'hAB03;
defparam \CPU|mcode|Mux128~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N30
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~12 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~12_combout  = (!\CPU|IR [0] & ((\CPU|mcode|Mux128~7_combout ) # ((\CPU|mcode|Set_BusA_To~11_combout  & \CPU|mcode|Mux128~9_combout ))))

	.dataa(\CPU|mcode|Mux128~7_combout ),
	.datab(\CPU|mcode|Set_BusA_To~11_combout ),
	.datac(\CPU|mcode|Mux128~9_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~12 .lut_mask = 16'h00EA;
defparam \CPU|mcode|Set_BusA_To~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~10 (
// Equation(s):
// \CPU|mcode|Mux269~10_combout  = (\CPU|IR [0] & ((\CPU|MCycle [1] & (\CPU|MCycle [2])) # (!\CPU|MCycle [1] & ((\CPU|mcode|Set_BusA_To~11_combout )))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|mcode|Set_BusA_To~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~10 .lut_mask = 16'hC480;
defparam \CPU|mcode|Mux269~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~0 (
// Equation(s):
// \CPU|mcode|Mux128~0_combout  = \CPU|IR [3] $ (((\CPU|IR [0] & !\CPU|MCycle [0])))

	.dataa(gnd),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~0 .lut_mask = 16'hF03C;
defparam \CPU|mcode|Mux128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~11 (
// Equation(s):
// \CPU|mcode|Mux269~11_combout  = (\CPU|mcode|Mux128~0_combout  & ((\CPU|mcode|Set_BusA_To~12_combout ) # ((\CPU|mcode|Mux269~10_combout )))) # (!\CPU|mcode|Mux128~0_combout  & (((\CPU|mcode|Set_BusA_To~11_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~12_combout ),
	.datab(\CPU|mcode|Mux269~10_combout ),
	.datac(\CPU|mcode|Mux128~0_combout ),
	.datad(\CPU|mcode|Set_BusA_To~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~11 .lut_mask = 16'hEFE0;
defparam \CPU|mcode|Mux269~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~3 (
// Equation(s):
// \CPU|mcode|Mux269~3_combout  = (\CPU|MCycle [2] & ((\CPU|MCycle [1] & (\CPU|MCycle [0] & \CPU|IR [3])) # (!\CPU|MCycle [1] & (!\CPU|MCycle [0] & !\CPU|IR [3]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~3 .lut_mask = 16'h8100;
defparam \CPU|mcode|Mux269~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~0 (
// Equation(s):
// \CPU|mcode|Mux269~0_combout  = (((\CPU|MCycle [2]) # (!\CPU|IR [3])) # (!\CPU|MCycle [0])) # (!\CPU|MCycle [1])

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~0 .lut_mask = 16'hFF7F;
defparam \CPU|mcode|Mux269~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~1 (
// Equation(s):
// \CPU|mcode|Mux269~1_combout  = (\CPU|mcode|process_0~1_combout  & (((\CPU|mcode|Mux269~0_combout )))) # (!\CPU|mcode|process_0~1_combout  & (\CPU|IR [3] & ((!\CPU|Equal0~0_combout ))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|mcode|process_0~1_combout ),
	.datac(\CPU|mcode|Mux269~0_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~1 .lut_mask = 16'hC0E2;
defparam \CPU|mcode|Mux269~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~2 (
// Equation(s):
// \CPU|mcode|Mux269~2_combout  = (\CPU|mcode|Set_BusA_To~10_combout  & (((\CPU|mcode|Mux269~1_combout  & \CPU|mcode|Set_BusA_To~11_combout )) # (!\CPU|IR [3]))) # (!\CPU|mcode|Set_BusA_To~10_combout  & (\CPU|mcode|Mux269~1_combout  & 
// ((\CPU|mcode|Set_BusA_To~11_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~10_combout ),
	.datab(\CPU|mcode|Mux269~1_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Set_BusA_To~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~2 .lut_mask = 16'hCE0A;
defparam \CPU|mcode|Mux269~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~4 (
// Equation(s):
// \CPU|mcode|Mux269~4_combout  = (\CPU|mcode|Mux269~2_combout ) # ((\CPU|mcode|Mux269~3_combout  & (\CPU|IR [0] & \CPU|mcode|process_0~1_combout )))

	.dataa(\CPU|mcode|Mux269~3_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux269~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~4 .lut_mask = 16'hFF80;
defparam \CPU|mcode|Mux269~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~5 (
// Equation(s):
// \CPU|mcode|Mux269~5_combout  = (\CPU|IR [4] & ((\CPU|IR [2] & ((\CPU|mcode|Mux269~4_combout ))) # (!\CPU|IR [2] & (\CPU|mcode|Mux269~11_combout ))))

	.dataa(\CPU|mcode|Mux269~11_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux269~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~5 .lut_mask = 16'hE020;
defparam \CPU|mcode|Mux269~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~6 (
// Equation(s):
// \CPU|mcode|Mux269~6_combout  = (\CPU|IR [2] & (\CPU|mcode|process_0~1_combout  & ((\CPU|IR [0]) # (\CPU|IR [1])))) # (!\CPU|IR [2] & (((\CPU|IR [1]))))

	.dataa(\CPU|mcode|process_0~1_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~6 .lut_mask = 16'hAF80;
defparam \CPU|mcode|Mux269~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux128~10 (
// Equation(s):
// \CPU|mcode|Mux128~10_combout  = (\CPU|mcode|Mux108~3_combout  & ((\CPU|IR [0]) # ((\CPU|mcode|Set_BusA_To~11_combout )))) # (!\CPU|mcode|Mux108~3_combout  & (((\CPU|IR [3] & \CPU|mcode|Set_BusA_To~11_combout ))))

	.dataa(\CPU|mcode|Mux108~3_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Set_BusA_To~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux128~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux128~10 .lut_mask = 16'hFA88;
defparam \CPU|mcode|Mux128~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~7 (
// Equation(s):
// \CPU|mcode|Mux269~7_combout  = (\CPU|IR [2] & ((\CPU|mcode|Set_BusA_To~10_combout ) # ((\CPU|mcode|Mux269~6_combout  & \CPU|mcode|Mux128~10_combout )))) # (!\CPU|IR [2] & (((\CPU|mcode|Mux269~6_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~10_combout ),
	.datab(\CPU|mcode|Mux269~6_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux128~10_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~7 .lut_mask = 16'hECAC;
defparam \CPU|mcode|Mux269~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N4
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~6 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~6_combout  = (\CPU|MCycle [2] & (!\CPU|IR [3] & (\CPU|MCycle [1] & !\CPU|MCycle [0])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~6 .lut_mask = 16'h0020;
defparam \CPU|mcode|Set_BusA_To~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N30
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~13 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~13_combout  = (\CPU|mcode|Set_BusA_To~12_combout ) # ((\CPU|IR [0] & ((\CPU|mcode|Set_BusA_To~6_combout ) # (\CPU|mcode|Set_BusA_To~11_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~6_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Set_BusA_To~12_combout ),
	.datad(\CPU|mcode|Set_BusA_To~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~13 .lut_mask = 16'hFCF8;
defparam \CPU|mcode|Set_BusA_To~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~14 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~14_combout  = (\CPU|IR [0] & ((\CPU|mcode|Set_BusA_To~6_combout ) # ((\CPU|IR [3] & !\CPU|mcode|Mux319~0_combout )))) # (!\CPU|IR [0] & (((\CPU|IR [3]))))

	.dataa(\CPU|mcode|Set_BusA_To~6_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux319~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~14 .lut_mask = 16'hB8F8;
defparam \CPU|mcode|Set_BusA_To~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~15 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~15_combout  = (\CPU|mcode|Set_BusA_To~14_combout  & ((\CPU|mcode|Set_BusA_To~12_combout ) # ((!\CPU|IR [3])))) # (!\CPU|mcode|Set_BusA_To~14_combout  & (((\CPU|mcode|Set_BusA_To~11_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~12_combout ),
	.datab(\CPU|mcode|Set_BusA_To~14_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Set_BusA_To~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~15 .lut_mask = 16'hBF8C;
defparam \CPU|mcode|Set_BusA_To~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~8 (
// Equation(s):
// \CPU|mcode|Mux269~8_combout  = (\CPU|mcode|Mux269~7_combout  & ((\CPU|IR [2]) # ((\CPU|mcode|Set_BusA_To~15_combout )))) # (!\CPU|mcode|Mux269~7_combout  & (!\CPU|IR [2] & (\CPU|mcode|Set_BusA_To~13_combout )))

	.dataa(\CPU|mcode|Mux269~7_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Set_BusA_To~13_combout ),
	.datad(\CPU|mcode|Set_BusA_To~15_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~8 .lut_mask = 16'hBA98;
defparam \CPU|mcode|Mux269~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux269~9 (
// Equation(s):
// \CPU|mcode|Mux269~9_combout  = (\CPU|mcode|Mux269~5_combout ) # ((!\CPU|IR [4] & \CPU|mcode|Mux269~8_combout ))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Mux269~5_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux269~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux269~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux269~9 .lut_mask = 16'hDDCC;
defparam \CPU|mcode|Mux269~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|Equal22~0 (
// Equation(s):
// \CPU|mcode|Equal22~0_combout  = (!\CPU|IR [5] & (\CPU|mcode|Equal19~2_combout  & (\CPU|mcode|Mux259~0_combout  & \CPU|mcode|Equal10~1_combout )))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Equal19~2_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|mcode|Equal10~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal22~0 .lut_mask = 16'h4000;
defparam \CPU|mcode|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N0
fiftyfivenm_lcell_comb \CPU|BCD_en_r~feeder (
// Equation(s):
// \CPU|BCD_en_r~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|BCD_en_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BCD_en_r~feeder .lut_mask = 16'hFFFF;
defparam \CPU|BCD_en_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N22
fiftyfivenm_lcell_comb \CPU|Equal0~5 (
// Equation(s):
// \CPU|Equal0~5_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [0] & !\CPU|MCycle [1]))

	.dataa(\CPU|MCycle [2]),
	.datab(gnd),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~5 .lut_mask = 16'h0050;
defparam \CPU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N1
dffeas \CPU|BCD_en_r (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BCD_en_r~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BCD_en_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BCD_en_r .is_wysiwyg = "true";
defparam \CPU|BCD_en_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
fiftyfivenm_lcell_comb \CPU|Selector7~0 (
// Equation(s):
// \CPU|Selector7~0_combout  = (\CPU|mcode|Equal21~3_combout  & (((\CPU|mcode|Equal10~0_combout  & !\CPU|BCD_en_r~q )) # (!\CPU|IR [7])))

	.dataa(\CPU|mcode|Equal21~3_combout ),
	.datab(\CPU|mcode|Equal10~0_combout ),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~0 .lut_mask = 16'h08AA;
defparam \CPU|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
fiftyfivenm_lcell_comb \CPU|Selector3~2 (
// Equation(s):
// \CPU|Selector3~2_combout  = (\CPU|ABC [4] & ((\CPU|Selector7~0_combout ) # ((\CPU|X [4] & \CPU|mcode|Equal22~0_combout ))))

	.dataa(\CPU|X [4]),
	.datab(\CPU|mcode|Equal22~0_combout ),
	.datac(\CPU|ABC [4]),
	.datad(\CPU|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~2 .lut_mask = 16'hF080;
defparam \CPU|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux16~2 (
// Equation(s):
// \CPU|mcode|Mux16~2_combout  = (\CPU|mcode|Equal10~0_combout  & (((!\CPU|IR [1]) # (!\CPU|mcode|Equal19~0_combout )) # (!\CPU|IR [0])))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Equal19~0_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux16~2 .lut_mask = 16'h7F00;
defparam \CPU|mcode|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|Set_BusA_To~5 (
// Equation(s):
// \CPU|mcode|Set_BusA_To~5_combout  = (\CPU|mcode|process_0~1_combout  & (((!\CPU|mcode|Mux319~0_combout ) # (!\CPU|mcode|Equal21~3_combout )))) # (!\CPU|mcode|process_0~1_combout  & (\CPU|mcode|Mux16~2_combout ))

	.dataa(\CPU|mcode|process_0~1_combout ),
	.datab(\CPU|mcode|Mux16~2_combout ),
	.datac(\CPU|mcode|Equal21~3_combout ),
	.datad(\CPU|mcode|Mux319~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Set_BusA_To~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_BusA_To~5 .lut_mask = 16'h4EEE;
defparam \CPU|mcode|Set_BusA_To~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux111~0 (
// Equation(s):
// \CPU|mcode|Mux111~0_combout  = (\CPU|Equal0~2_combout  & (!\CPU|MCycle [2] & (\CPU|IR [3] & \CPU|Equal11~5_combout )))

	.dataa(\CPU|Equal0~2_combout ),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux111~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux111~0 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~0 (
// Equation(s):
// \CPU|mcode|Mux146~0_combout  = (\CPU|mcode|Set_BusA_To~5_combout  & ((\CPU|IR [6]) # (!\CPU|mcode|Mux111~0_combout )))

	.dataa(\CPU|IR [6]),
	.datab(gnd),
	.datac(\CPU|mcode|Set_BusA_To~5_combout ),
	.datad(\CPU|mcode|Mux111~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~0 .lut_mask = 16'hA0F0;
defparam \CPU|mcode|Mux146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~17 (
// Equation(s):
// \CPU|mcode|Mux127~17_combout  = (!\CPU|IR [5] & (\CPU|mcode|Mux146~0_combout  & !\CPU|IR [7]))

	.dataa(\CPU|IR [5]),
	.datab(gnd),
	.datac(\CPU|mcode|Mux146~0_combout ),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~17 .lut_mask = 16'h0050;
defparam \CPU|mcode|Mux127~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~1 (
// Equation(s):
// \CPU|mcode|Mux146~1_combout  = (!\CPU|mcode|Mux111~0_combout  & ((\CPU|mcode|process_0~1_combout  & ((\CPU|mcode|Equal25~2_combout ))) # (!\CPU|mcode|process_0~1_combout  & (\CPU|mcode|Mux16~2_combout ))))

	.dataa(\CPU|mcode|Mux16~2_combout ),
	.datab(\CPU|mcode|Equal25~2_combout ),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux111~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~1 .lut_mask = 16'h00CA;
defparam \CPU|mcode|Mux146~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~18 (
// Equation(s):
// \CPU|mcode|Mux127~18_combout  = (\CPU|mcode|Set_BusA_To~5_combout ) # ((\CPU|Equal0~6_combout  & (\CPU|IR [3] & \CPU|Equal11~5_combout )))

	.dataa(\CPU|Equal0~6_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Set_BusA_To~5_combout ),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~18 .lut_mask = 16'hF8F0;
defparam \CPU|mcode|Mux127~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~19 (
// Equation(s):
// \CPU|mcode|Mux127~19_combout  = (\CPU|IR [5] & ((\CPU|IR [6] & ((\CPU|mcode|Mux127~18_combout ))) # (!\CPU|IR [6] & (\CPU|mcode|Mux146~1_combout ))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|mcode|Mux146~1_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Mux127~18_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~19 .lut_mask = 16'hE040;
defparam \CPU|mcode|Mux127~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~20 (
// Equation(s):
// \CPU|mcode|Mux127~20_combout  = (\CPU|mcode|Mux127~17_combout ) # ((\CPU|mcode|Mux127~19_combout ) # ((\CPU|mcode|Mux127~3_combout  & \CPU|mcode|Set_BusA_To~5_combout )))

	.dataa(\CPU|mcode|Mux127~3_combout ),
	.datab(\CPU|mcode|Set_BusA_To~5_combout ),
	.datac(\CPU|mcode|Mux127~17_combout ),
	.datad(\CPU|mcode|Mux127~19_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~20 .lut_mask = 16'hFFF8;
defparam \CPU|mcode|Mux127~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~8 (
// Equation(s):
// \CPU|mcode|Mux127~8_combout  = (\CPU|IR [5] & (\CPU|mcode|Set_BusA_To~5_combout  & \CPU|IR [7]))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Set_BusA_To~5_combout ),
	.datac(\CPU|IR [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~8 .lut_mask = 16'h8080;
defparam \CPU|mcode|Mux127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~12 (
// Equation(s):
// \CPU|mcode|Mux127~12_combout  = (\CPU|Equal0~6_combout  & (\CPU|Equal11~5_combout  & (\CPU|IR [3] $ (!\CPU|IR [5]))))

	.dataa(\CPU|Equal0~6_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~12 .lut_mask = 16'h8200;
defparam \CPU|mcode|Mux127~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~14 (
// Equation(s):
// \CPU|mcode|Mux127~14_combout  = (\CPU|mcode|Mux127~12_combout  & !\CPU|IR [7])

	.dataa(\CPU|mcode|Mux127~12_combout ),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~14 .lut_mask = 16'h0A0A;
defparam \CPU|mcode|Mux127~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~13 (
// Equation(s):
// \CPU|mcode|Mux127~13_combout  = (\CPU|IR [6] & (!\CPU|IR [7] & (\CPU|mcode|Mux127~12_combout ))) # (!\CPU|IR [6] & (\CPU|IR [7] & ((\CPU|mcode|Mux111~0_combout ))))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux127~12_combout ),
	.datad(\CPU|mcode|Mux111~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~13 .lut_mask = 16'h6420;
defparam \CPU|mcode|Mux127~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~15 (
// Equation(s):
// \CPU|mcode|Mux127~15_combout  = (\CPU|mcode|Mux127~13_combout  & (((\CPU|mcode|Mux127~14_combout )))) # (!\CPU|mcode|Mux127~13_combout  & (\CPU|IR [5] & ((\CPU|mcode|Mux127~14_combout ) # (\CPU|mcode|Set_BusA_To~5_combout ))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux127~14_combout ),
	.datac(\CPU|mcode|Set_BusA_To~5_combout ),
	.datad(\CPU|mcode|Mux127~13_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~15 .lut_mask = 16'hCCA8;
defparam \CPU|mcode|Mux127~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~9 (
// Equation(s):
// \CPU|mcode|Mux127~9_combout  = (\CPU|IR [1] & (!\CPU|IR [7] & ((!\CPU|Equal11~5_combout ) # (!\CPU|IR [3]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~9 .lut_mask = 16'h020A;
defparam \CPU|mcode|Mux127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~10 (
// Equation(s):
// \CPU|mcode|Mux127~10_combout  = (\CPU|mcode|Mux127~9_combout ) # ((!\CPU|mcode|Mux111~0_combout  & (\CPU|mcode|Set_BusA_To~5_combout  & \CPU|mcode|Mux127~1_combout )))

	.dataa(\CPU|mcode|Mux111~0_combout ),
	.datab(\CPU|mcode|Set_BusA_To~5_combout ),
	.datac(\CPU|mcode|Mux127~9_combout ),
	.datad(\CPU|mcode|Mux127~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~10 .lut_mask = 16'hF4F0;
defparam \CPU|mcode|Mux127~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~11 (
// Equation(s):
// \CPU|mcode|Mux127~11_combout  = (\CPU|mcode|Mux127~10_combout ) # ((\CPU|IR [5] & (\CPU|IR [7] & \CPU|mcode|Mux146~0_combout )))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux146~0_combout ),
	.datad(\CPU|mcode|Mux127~10_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~11 .lut_mask = 16'hFF80;
defparam \CPU|mcode|Mux127~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~16 (
// Equation(s):
// \CPU|mcode|Mux127~16_combout  = (\CPU|IR [1] & (((\CPU|IR [4]) # (\CPU|mcode|Mux127~11_combout )))) # (!\CPU|IR [1] & (\CPU|mcode|Mux127~15_combout  & (!\CPU|IR [4])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux127~15_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux127~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~16 .lut_mask = 16'hAEA4;
defparam \CPU|mcode|Mux127~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~21 (
// Equation(s):
// \CPU|mcode|Mux127~21_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux127~16_combout  & (\CPU|mcode|Mux127~20_combout )) # (!\CPU|mcode|Mux127~16_combout  & ((\CPU|mcode|Mux127~8_combout ))))) # (!\CPU|IR [4] & (((\CPU|mcode|Mux127~16_combout ))))

	.dataa(\CPU|mcode|Mux127~20_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux127~8_combout ),
	.datad(\CPU|mcode|Mux127~16_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~21 .lut_mask = 16'hBBC0;
defparam \CPU|mcode|Mux127~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~2 (
// Equation(s):
// \CPU|mcode|Mux146~2_combout  = (!\CPU|IR [0] & ((\CPU|IR [3] & ((\CPU|mcode|Mux127~21_combout ))) # (!\CPU|IR [3] & (\CPU|mcode|Set_BusA_To~5_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~5_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux127~21_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~2 .lut_mask = 16'h00E2;
defparam \CPU|mcode|Mux146~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~6 (
// Equation(s):
// \CPU|mcode|Mux127~6_combout  = (\CPU|mcode|Mux16~2_combout  & ((!\CPU|Equal0~0_combout ) # (!\CPU|IR [3])))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|mcode|Mux16~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~6 .lut_mask = 16'h3F00;
defparam \CPU|mcode|Mux127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~4 (
// Equation(s):
// \CPU|mcode|Mux127~4_combout  = (\CPU|MCycle [2] & (\CPU|IR [0] $ (\CPU|IR [3])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~4 .lut_mask = 16'h2828;
defparam \CPU|mcode|Mux127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~5 (
// Equation(s):
// \CPU|mcode|Mux127~5_combout  = (\CPU|IR [3] & (((\CPU|mcode|Mux132~0_combout  & !\CPU|mcode|Mux127~4_combout )))) # (!\CPU|IR [3] & (\CPU|Equal0~2_combout  & ((\CPU|mcode|Mux127~4_combout ))))

	.dataa(\CPU|Equal0~2_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux132~0_combout ),
	.datad(\CPU|mcode|Mux127~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~5 .lut_mask = 16'h22C0;
defparam \CPU|mcode|Mux127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~7 (
// Equation(s):
// \CPU|mcode|Mux127~7_combout  = (\CPU|mcode|process_0~1_combout  & (((!\CPU|mcode|Mux127~5_combout  & \CPU|mcode|Set_BusA_To~5_combout )))) # (!\CPU|mcode|process_0~1_combout  & (\CPU|mcode|Mux127~6_combout ))

	.dataa(\CPU|mcode|Mux127~6_combout ),
	.datab(\CPU|mcode|Mux127~5_combout ),
	.datac(\CPU|mcode|Set_BusA_To~5_combout ),
	.datad(\CPU|mcode|process_0~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~7 .lut_mask = 16'h30AA;
defparam \CPU|mcode|Mux127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~0 (
// Equation(s):
// \CPU|mcode|Mux268~0_combout  = (\CPU|IR [0] & (\CPU|mcode|Set_BusA_To~5_combout  & ((!\CPU|mcode|Mux130~0_combout ) # (!\CPU|MCycle [1]))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|mcode|Set_BusA_To~5_combout ),
	.datad(\CPU|mcode|Mux130~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~0 .lut_mask = 16'h20A0;
defparam \CPU|mcode|Mux268~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~1 (
// Equation(s):
// \CPU|mcode|Mux268~1_combout  = (\CPU|IR [2] & (((\CPU|mcode|Mux127~7_combout )))) # (!\CPU|IR [2] & ((\CPU|mcode|Mux146~2_combout ) # ((\CPU|mcode|Mux268~0_combout ))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|mcode|Mux146~2_combout ),
	.datac(\CPU|mcode|Mux127~7_combout ),
	.datad(\CPU|mcode|Mux268~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~1 .lut_mask = 16'hF5E4;
defparam \CPU|mcode|Mux268~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~9 (
// Equation(s):
// \CPU|mcode|Mux146~9_combout  = (\CPU|IR [0] & (!\CPU|mcode|Set_BusA_To~6_combout  & ((\CPU|mcode|Set_BusA_To~5_combout )))) # (!\CPU|IR [0] & (((\CPU|mcode|Mux127~21_combout ))))

	.dataa(\CPU|mcode|Set_BusA_To~6_combout ),
	.datab(\CPU|mcode|Mux127~21_combout ),
	.datac(\CPU|mcode|Set_BusA_To~5_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~9 .lut_mask = 16'h50CC;
defparam \CPU|mcode|Mux146~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~7 (
// Equation(s):
// \CPU|mcode|Mux146~7_combout  = (\CPU|mcode|Mux108~3_combout  & (((\CPU|IR [0]) # (!\CPU|mcode|Set_BusA_To~5_combout )))) # (!\CPU|mcode|Mux108~3_combout  & (\CPU|IR [3] & (!\CPU|mcode|Set_BusA_To~5_combout )))

	.dataa(\CPU|mcode|Mux108~3_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Set_BusA_To~5_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~7 .lut_mask = 16'hAE0E;
defparam \CPU|mcode|Mux146~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~8 (
// Equation(s):
// \CPU|mcode|Mux146~8_combout  = (\CPU|mcode|process_0~1_combout  & (((!\CPU|mcode|Mux146~7_combout )) # (!\CPU|IR [0]))) # (!\CPU|mcode|process_0~1_combout  & (((\CPU|mcode|Mux16~2_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux16~2_combout ),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux146~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~8 .lut_mask = 16'h5CFC;
defparam \CPU|mcode|Mux146~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~2 (
// Equation(s):
// \CPU|mcode|Mux268~2_combout  = (\CPU|IR [2] & (((\CPU|mcode|Mux146~8_combout ) # (\CPU|IR [1])))) # (!\CPU|IR [2] & (\CPU|mcode|Mux146~9_combout  & ((!\CPU|IR [1]))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|mcode|Mux146~9_combout ),
	.datac(\CPU|mcode|Mux146~8_combout ),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~2 .lut_mask = 16'hAAE4;
defparam \CPU|mcode|Mux268~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~22 (
// Equation(s):
// \CPU|mcode|Mux127~22_combout  = (\CPU|mcode|process_0~1_combout  & (!\CPU|mcode|Mux146~7_combout )) # (!\CPU|mcode|process_0~1_combout  & ((\CPU|mcode|Mux16~2_combout )))

	.dataa(\CPU|mcode|Mux146~7_combout ),
	.datab(\CPU|mcode|process_0~1_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux16~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~22 .lut_mask = 16'h7744;
defparam \CPU|mcode|Mux127~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~4 (
// Equation(s):
// \CPU|mcode|Mux146~4_combout  = (\CPU|IR [3] & (\CPU|IR [7] & \CPU|IR [5]))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~4 .lut_mask = 16'hC000;
defparam \CPU|mcode|Mux146~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~5 (
// Equation(s):
// \CPU|mcode|Mux146~5_combout  = (\CPU|mcode|Mux146~4_combout  & ((\CPU|IR [6] & (\CPU|mcode|Set_BusA_To~5_combout )) # (!\CPU|IR [6] & ((\CPU|BCD_en_r~q )))))

	.dataa(\CPU|mcode|Set_BusA_To~5_combout ),
	.datab(\CPU|IR [6]),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|mcode|Mux146~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~5 .lut_mask = 16'hB800;
defparam \CPU|mcode|Mux146~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~3 (
// Equation(s):
// \CPU|mcode|Mux146~3_combout  = (!\CPU|IR [3] & (\CPU|mcode|Set_BusA_To~5_combout  & !\CPU|Equal0~8_combout ))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Set_BusA_To~5_combout ),
	.datad(\CPU|Equal0~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~3 .lut_mask = 16'h0030;
defparam \CPU|mcode|Mux146~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux146~6 (
// Equation(s):
// \CPU|mcode|Mux146~6_combout  = (\CPU|mcode|Mux146~2_combout ) # ((\CPU|IR [0] & ((\CPU|mcode|Mux146~5_combout ) # (\CPU|mcode|Mux146~3_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux146~5_combout ),
	.datac(\CPU|mcode|Mux146~3_combout ),
	.datad(\CPU|mcode|Mux146~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux146~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux146~6 .lut_mask = 16'hFFA8;
defparam \CPU|mcode|Mux146~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~3 (
// Equation(s):
// \CPU|mcode|Mux268~3_combout  = (\CPU|IR [1] & ((\CPU|mcode|Mux268~2_combout  & (\CPU|mcode|Mux127~22_combout )) # (!\CPU|mcode|Mux268~2_combout  & ((\CPU|mcode|Mux146~6_combout ))))) # (!\CPU|IR [1] & (\CPU|mcode|Mux268~2_combout ))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux268~2_combout ),
	.datac(\CPU|mcode|Mux127~22_combout ),
	.datad(\CPU|mcode|Mux146~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~3 .lut_mask = 16'hE6C4;
defparam \CPU|mcode|Mux268~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux268~4 (
// Equation(s):
// \CPU|mcode|Mux268~4_combout  = (\CPU|IR [4] & (\CPU|mcode|Mux268~1_combout )) # (!\CPU|IR [4] & ((\CPU|mcode|Mux268~3_combout )))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Mux268~1_combout ),
	.datac(\CPU|mcode|Mux268~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux268~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux268~4 .lut_mask = 16'hD8D8;
defparam \CPU|mcode|Mux268~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N1
dffeas \CPU|Y[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[4] .is_wysiwyg = "true";
defparam \CPU|Y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
fiftyfivenm_lcell_comb \CPU|Selector3~1 (
// Equation(s):
// \CPU|Selector3~1_combout  = (\CPU|mcode|Mux271~3_combout  & ((\CPU|Y [4]) # ((\CPU|S [4] & \CPU|mcode|Mux272~3_combout )))) # (!\CPU|mcode|Mux271~3_combout  & (\CPU|S [4] & (\CPU|mcode|Mux272~3_combout )))

	.dataa(\CPU|mcode|Mux271~3_combout ),
	.datab(\CPU|S [4]),
	.datac(\CPU|mcode|Mux272~3_combout ),
	.datad(\CPU|Y [4]),
	.cin(gnd),
	.combout(\CPU|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
fiftyfivenm_lcell_comb \CPU|Selector3~3 (
// Equation(s):
// \CPU|Selector3~3_combout  = (\CPU|Selector3~1_combout ) # ((\CPU|DL[4]~4_combout  & ((\CPU|Selector3~2_combout ) # (\CPU|mcode|Mux268~4_combout ))))

	.dataa(\CPU|DL[4]~4_combout ),
	.datab(\CPU|Selector3~2_combout ),
	.datac(\CPU|mcode|Mux268~4_combout ),
	.datad(\CPU|Selector3~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~3 .lut_mask = 16'hFFA8;
defparam \CPU|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
fiftyfivenm_lcell_comb \CPU|Selector3~4 (
// Equation(s):
// \CPU|Selector3~4_combout  = (\CPU|Selector3~0_combout ) # ((\CPU|Selector3~3_combout ) # ((\CPU|mcode|Mux269~9_combout  & \CPU|ABC [4])))

	.dataa(\CPU|Selector3~0_combout ),
	.datab(\CPU|mcode|Mux269~9_combout ),
	.datac(\CPU|ABC [4]),
	.datad(\CPU|Selector3~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~4 .lut_mask = 16'hFFEA;
defparam \CPU|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N9
dffeas \CPU|BusA_r[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector3~4_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[4] .is_wysiwyg = "true";
defparam \CPU|BusA_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N21
dffeas \CPU|BusB[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[4] .is_wysiwyg = "true";
defparam \CPU|BusB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
fiftyfivenm_lcell_comb \CPU|BusB[1]~feeder (
// Equation(s):
// \CPU|BusB[1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|BusB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|BusB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N31
dffeas \CPU|BusB[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[1] .is_wysiwyg = "true";
defparam \CPU|BusB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
fiftyfivenm_lcell_comb \CPU|Add1~0 (
// Equation(s):
// \CPU|Add1~0_combout  = \CPU|S [0] $ (VCC)
// \CPU|Add1~1  = CARRY(\CPU|S [0])

	.dataa(\CPU|S [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add1~0_combout ),
	.cout(\CPU|Add1~1 ));
// synopsys translate_off
defparam \CPU|Add1~0 .lut_mask = 16'h55AA;
defparam \CPU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
fiftyfivenm_lcell_comb \CPU|S[0]~7 (
// Equation(s):
// \CPU|S[0]~7_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[0]~13_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~0_combout ))

	.dataa(\CPU|Add1~0_combout ),
	.datab(\CPU|mcode|Mux267~2_combout ),
	.datac(gnd),
	.datad(\CPU|alu|Q[0]~13_combout ),
	.cin(gnd),
	.combout(\CPU|S[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[0]~7 .lut_mask = 16'hEE22;
defparam \CPU|S[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
fiftyfivenm_lcell_comb \CPU|Add2~0 (
// Equation(s):
// \CPU|Add2~0_combout  = \CPU|S [0] $ (VCC)
// \CPU|Add2~1  = CARRY(\CPU|S [0])

	.dataa(\CPU|S [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add2~0_combout ),
	.cout(\CPU|Add2~1 ));
// synopsys translate_off
defparam \CPU|Add2~0 .lut_mask = 16'h55AA;
defparam \CPU|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~2 (
// Equation(s):
// \CPU|mcode|Mux127~2_combout  = (!\CPU|IR [5] & \CPU|IR [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~2 .lut_mask = 16'h0F00;
defparam \CPU|mcode|Mux127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux122~2 (
// Equation(s):
// \CPU|mcode|Mux122~2_combout  = (\CPU|mcode|Mux172~0_combout  & (\CPU|mcode|Mux32~6_combout  & (\CPU|MCycle [0] & \CPU|mcode|Mux127~2_combout )))

	.dataa(\CPU|mcode|Mux172~0_combout ),
	.datab(\CPU|mcode|Mux32~6_combout ),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|mcode|Mux127~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux122~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux122~2 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux182~0 (
// Equation(s):
// \CPU|mcode|Mux182~0_combout  = (\CPU|MCycle [2] & ((\CPU|MCycle [1]) # (!\CPU|MCycle [0]))) # (!\CPU|MCycle [2] & ((\CPU|MCycle [0]) # (!\CPU|MCycle [1])))

	.dataa(gnd),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux182~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux182~0 .lut_mask = 16'hFC3F;
defparam \CPU|mcode|Mux182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~12 (
// Equation(s):
// \CPU|mcode|Mux32~12_combout  = (\CPU|MCycle [1] & (!\CPU|MCycle [2] & ((\CPU|MCycle [0]) # (!\CPU|IR [3])))) # (!\CPU|MCycle [1] & (\CPU|MCycle [0] & (!\CPU|IR [3] & \CPU|MCycle [2])))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~12 .lut_mask = 16'h048A;
defparam \CPU|mcode|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~13 (
// Equation(s):
// \CPU|mcode|Mux32~13_combout  = (\CPU|IR [5] & (!\CPU|mcode|Mux182~0_combout  & (!\CPU|IR [3]))) # (!\CPU|IR [5] & (((\CPU|mcode|Mux32~12_combout ))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux182~0_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux32~12_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~13 .lut_mask = 16'h5702;
defparam \CPU|mcode|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux255~0 (
// Equation(s):
// \CPU|mcode|Mux255~0_combout  = (!\CPU|IR [1] & !\CPU|IR [4])

	.dataa(\CPU|IR [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux255~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux255~0 .lut_mask = 16'h0055;
defparam \CPU|mcode|Mux255~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux122~3 (
// Equation(s):
// \CPU|mcode|Mux122~3_combout  = (\CPU|mcode|Mux255~0_combout  & (!\CPU|IR [7] & (!\CPU|IR [2] & !\CPU|IR [6])))

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux122~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux122~3 .lut_mask = 16'h0002;
defparam \CPU|mcode|Mux122~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux122~1 (
// Equation(s):
// \CPU|mcode|Mux122~1_combout  = (\CPU|IR [4] & ((\CPU|IR [1]))) # (!\CPU|IR [4] & (!\CPU|IR [7] & !\CPU|IR [1]))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [7]),
	.datac(gnd),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux122~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux122~1 .lut_mask = 16'hAA11;
defparam \CPU|mcode|Mux122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux122~4 (
// Equation(s):
// \CPU|mcode|Mux122~4_combout  = (\CPU|mcode|Mux122~2_combout  & ((\CPU|mcode|Mux122~1_combout ) # ((\CPU|mcode|Mux32~13_combout  & \CPU|mcode|Mux122~3_combout )))) # (!\CPU|mcode|Mux122~2_combout  & (\CPU|mcode|Mux32~13_combout  & 
// (\CPU|mcode|Mux122~3_combout )))

	.dataa(\CPU|mcode|Mux122~2_combout ),
	.datab(\CPU|mcode|Mux32~13_combout ),
	.datac(\CPU|mcode|Mux122~3_combout ),
	.datad(\CPU|mcode|Mux122~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux122~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux122~4 .lut_mask = 16'hEAC0;
defparam \CPU|mcode|Mux122~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux263~5 (
// Equation(s):
// \CPU|mcode|Mux263~5_combout  = (!\CPU|mcode|Mux279~3_combout  & (!\CPU|IR [2] & (!\CPU|IR [0] & \CPU|mcode|Mux122~4_combout )))

	.dataa(\CPU|mcode|Mux279~3_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux122~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux263~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux263~5 .lut_mask = 16'h0100;
defparam \CPU|mcode|Mux263~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux263~4 (
// Equation(s):
// \CPU|mcode|Mux263~4_combout  = (!\CPU|mcode|Mux279~3_combout  & (!\CPU|IR [2] & !\CPU|IR [0]))

	.dataa(\CPU|mcode|Mux279~3_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux263~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux263~4 .lut_mask = 16'h0101;
defparam \CPU|mcode|Mux263~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux122~0 (
// Equation(s):
// \CPU|mcode|Mux122~0_combout  = (\CPU|IR [1] & \CPU|IR [4])

	.dataa(\CPU|IR [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux122~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux122~0 .lut_mask = 16'hAA00;
defparam \CPU|mcode|Mux122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N8
fiftyfivenm_lcell_comb \CPU|S[0]~14 (
// Equation(s):
// \CPU|S[0]~14_combout  = (((\CPU|IR [2]) # (!\CPU|IR [3])) # (!\CPU|Equal0~5_combout )) # (!\CPU|mcode|Mux122~0_combout )

	.dataa(\CPU|mcode|Mux122~0_combout ),
	.datab(\CPU|Equal0~5_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|S[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[0]~14 .lut_mask = 16'hFF7F;
defparam \CPU|S[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N8
fiftyfivenm_lcell_comb \CPU|S[0]~12 (
// Equation(s):
// \CPU|S[0]~12_combout  = (\CPU|S[0]~14_combout ) # ((\CPU|IR [0] & (!\CPU|mcode|Equal10~1_combout )) # (!\CPU|IR [0] & ((!\CPU|mcode|Equal17~0_combout ))))

	.dataa(\CPU|S[0]~14_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Equal10~1_combout ),
	.datad(\CPU|mcode|Equal17~0_combout ),
	.cin(gnd),
	.combout(\CPU|S[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[0]~12 .lut_mask = 16'hAEBF;
defparam \CPU|S[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N14
fiftyfivenm_lcell_comb \CPU|S[0]~13 (
// Equation(s):
// \CPU|S[0]~13_combout  = ((\CPU|mcode|Mux263~4_combout  & ((\CPU|mcode|Mux126~4_combout ) # (\CPU|mcode|Mux122~4_combout )))) # (!\CPU|S[0]~12_combout )

	.dataa(\CPU|mcode|Mux263~4_combout ),
	.datab(\CPU|S[0]~12_combout ),
	.datac(\CPU|mcode|Mux126~4_combout ),
	.datad(\CPU|mcode|Mux122~4_combout ),
	.cin(gnd),
	.combout(\CPU|S[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[0]~13 .lut_mask = 16'hBBB3;
defparam \CPU|S[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N31
dffeas \CPU|S[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[0]~7_combout ),
	.asdata(\CPU|Add2~0_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[0] .is_wysiwyg = "true";
defparam \CPU|S[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
fiftyfivenm_lcell_comb \CPU|Selector7~2 (
// Equation(s):
// \CPU|Selector7~2_combout  = (\CPU|S [0] & ((\CPU|mcode|Mux272~3_combout ) # ((\CPU|mcode|Mux271~3_combout  & \CPU|Y [0])))) # (!\CPU|S [0] & (\CPU|mcode|Mux271~3_combout  & ((\CPU|Y [0]))))

	.dataa(\CPU|S [0]),
	.datab(\CPU|mcode|Mux271~3_combout ),
	.datac(\CPU|mcode|Mux272~3_combout ),
	.datad(\CPU|Y [0]),
	.cin(gnd),
	.combout(\CPU|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N17
dffeas \CPU|ABC[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[0] .is_wysiwyg = "true";
defparam \CPU|ABC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \CPU|X[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[0] .is_wysiwyg = "true";
defparam \CPU|X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
fiftyfivenm_lcell_comb \CPU|Selector7~3 (
// Equation(s):
// \CPU|Selector7~3_combout  = (\CPU|ABC [0] & ((\CPU|Selector7~0_combout ) # ((\CPU|mcode|Equal22~0_combout  & \CPU|X [0]))))

	.dataa(\CPU|ABC [0]),
	.datab(\CPU|mcode|Equal22~0_combout ),
	.datac(\CPU|X [0]),
	.datad(\CPU|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~3 .lut_mask = 16'hAA80;
defparam \CPU|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
fiftyfivenm_lcell_comb \CPU|Selector7~4 (
// Equation(s):
// \CPU|Selector7~4_combout  = (\CPU|Selector7~2_combout ) # ((\CPU|DL[0]~0_combout  & ((\CPU|mcode|Mux268~4_combout ) # (\CPU|Selector7~3_combout ))))

	.dataa(\CPU|Selector7~2_combout ),
	.datab(\CPU|DL[0]~0_combout ),
	.datac(\CPU|mcode|Mux268~4_combout ),
	.datad(\CPU|Selector7~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~4 .lut_mask = 16'hEEEA;
defparam \CPU|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
fiftyfivenm_lcell_comb \CPU|Selector7~1 (
// Equation(s):
// \CPU|Selector7~1_combout  = (\CPU|X [0] & ((\CPU|mcode|Mux270~6_combout ) # ((\CPU|mcode|Mux276~1_combout  & \CPU|ABC [0]))))

	.dataa(\CPU|mcode|Mux270~6_combout ),
	.datab(\CPU|mcode|Mux276~1_combout ),
	.datac(\CPU|ABC [0]),
	.datad(\CPU|X [0]),
	.cin(gnd),
	.combout(\CPU|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~1 .lut_mask = 16'hEA00;
defparam \CPU|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
fiftyfivenm_lcell_comb \CPU|Selector7~5 (
// Equation(s):
// \CPU|Selector7~5_combout  = (\CPU|Selector7~4_combout ) # ((\CPU|Selector7~1_combout ) # ((\CPU|mcode|Mux269~9_combout  & \CPU|ABC [0])))

	.dataa(\CPU|Selector7~4_combout ),
	.datab(\CPU|Selector7~1_combout ),
	.datac(\CPU|mcode|Mux269~9_combout ),
	.datad(\CPU|ABC [0]),
	.cin(gnd),
	.combout(\CPU|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~5 .lut_mask = 16'hFEEE;
defparam \CPU|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N27
dffeas \CPU|BusA_r[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector7~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[0] .is_wysiwyg = "true";
defparam \CPU|BusA_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N5
dffeas \CPU|BusB[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[0] .is_wysiwyg = "true";
defparam \CPU|BusB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
fiftyfivenm_lcell_comb \CPU|Equal11~7 (
// Equation(s):
// \CPU|Equal11~7_combout  = (!\CPU|IR [1] & (\CPU|Equal11~5_combout  & (\CPU|IR [3] & \CPU|IR [4])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|Equal11~5_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|Equal11~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal11~7 .lut_mask = 16'h4000;
defparam \CPU|Equal11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux204~0 (
// Equation(s):
// \CPU|mcode|Mux204~0_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [0] $ (!\CPU|MCycle [1])))

	.dataa(\CPU|MCycle [0]),
	.datab(gnd),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux204~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux204~0 .lut_mask = 16'h00A5;
defparam \CPU|mcode|Mux204~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux127~0 (
// Equation(s):
// \CPU|mcode|Mux127~0_combout  = (\CPU|IR [5] & !\CPU|IR [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux127~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux127~0 .lut_mask = 16'h00F0;
defparam \CPU|mcode|Mux127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux277~6 (
// Equation(s):
// \CPU|mcode|Mux277~6_combout  = (!\CPU|IR [1] & (!\CPU|IR [4] & (\CPU|mcode|Mux32~6_combout  & \CPU|mcode|Mux127~0_combout )))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux32~6_combout ),
	.datad(\CPU|mcode|Mux127~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux277~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux277~6 .lut_mask = 16'h1000;
defparam \CPU|mcode|Mux277~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux277~4 (
// Equation(s):
// \CPU|mcode|Mux277~4_combout  = (\CPU|mcode|Mux277~6_combout  & (((!\CPU|MCycle [1] & \CPU|IR [1])) # (!\CPU|mcode|Mux204~0_combout )))

	.dataa(\CPU|mcode|Mux204~0_combout ),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux277~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux277~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux277~4 .lut_mask = 16'h7500;
defparam \CPU|mcode|Mux277~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux277~2 (
// Equation(s):
// \CPU|mcode|Mux277~2_combout  = (\CPU|IR [1] & (\CPU|IR [4] & (\CPU|IR [3] $ (!\CPU|IR [5])))) # (!\CPU|IR [1] & (!\CPU|IR [4] & (\CPU|IR [3] $ (!\CPU|IR [5]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux277~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux277~2 .lut_mask = 16'h8241;
defparam \CPU|mcode|Mux277~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux277~3 (
// Equation(s):
// \CPU|mcode|Mux277~3_combout  = (\CPU|mcode|Mux127~2_combout  & (\CPU|Equal0~4_combout  & (!\CPU|IR [1] & \CPU|mcode|Mux277~2_combout )))

	.dataa(\CPU|mcode|Mux127~2_combout ),
	.datab(\CPU|Equal0~4_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux277~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux277~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux277~3 .lut_mask = 16'h0800;
defparam \CPU|mcode|Mux277~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux277~5 (
// Equation(s):
// \CPU|mcode|Mux277~5_combout  = (\CPU|mcode|Mux263~4_combout  & (!\CPU|IR [7] & ((\CPU|mcode|Mux277~4_combout ) # (\CPU|mcode|Mux277~3_combout ))))

	.dataa(\CPU|mcode|Mux263~4_combout ),
	.datab(\CPU|mcode|Mux277~4_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Mux277~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux277~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux277~5 .lut_mask = 16'h0A08;
defparam \CPU|mcode|Mux277~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
fiftyfivenm_lcell_comb \CPU|tmpP~9 (
// Equation(s):
// \CPU|tmpP~9_combout  = (\CPU|IR [5] & ((\CPU|IR [2] & ((!\CPU|IR [6]))) # (!\CPU|IR [2] & (\CPU|IR [3]))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|tmpP~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~9 .lut_mask = 16'h40C8;
defparam \CPU|tmpP~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
fiftyfivenm_lcell_comb \CPU|tmpP~10 (
// Equation(s):
// \CPU|tmpP~10_combout  = (\CPU|mcode|Mux278~3_combout ) # ((\CPU|tmpP~3_combout  & (!\CPU|IR [7] & \CPU|tmpP~9_combout )))

	.dataa(\CPU|mcode|Mux278~3_combout ),
	.datab(\CPU|tmpP~3_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|tmpP~9_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~10 .lut_mask = 16'hAEAA;
defparam \CPU|tmpP~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
fiftyfivenm_lcell_comb \CPU|tmpP~11 (
// Equation(s):
// \CPU|tmpP~11_combout  = (\CPU|mcode|Mux279~5_combout ) # ((\CPU|mcode|Mux280~6_combout ) # ((\CPU|tmpP~10_combout  & !\CPU|IR [4])))

	.dataa(\CPU|mcode|Mux279~5_combout ),
	.datab(\CPU|tmpP~10_combout ),
	.datac(\CPU|mcode|Mux280~6_combout ),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|tmpP~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~11 .lut_mask = 16'hFAFE;
defparam \CPU|tmpP~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
fiftyfivenm_lcell_comb \CPU|tmpP~4 (
// Equation(s):
// \CPU|tmpP~4_combout  = (!\CPU|IR [1] & (!\CPU|IR [5] & (\CPU|IR [7] & !\CPU|IR [6])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|tmpP~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~4 .lut_mask = 16'h0010;
defparam \CPU|tmpP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N12
fiftyfivenm_lcell_comb \CPU|tmpP~5 (
// Equation(s):
// \CPU|tmpP~5_combout  = (\CPU|IR [0] & (((!\CPU|mcode|Equal17~0_combout )))) # (!\CPU|IR [0] & (\CPU|tmpP~4_combout  & (\CPU|mcode|Mux32~6_combout )))

	.dataa(\CPU|tmpP~4_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux32~6_combout ),
	.datad(\CPU|mcode|Equal17~0_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~5 .lut_mask = 16'h20EC;
defparam \CPU|tmpP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~5 (
// Equation(s):
// \CPU|mcode|Mux265~5_combout  = (!\CPU|IR [4] & !\CPU|IR [7])

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~5 .lut_mask = 16'h0505;
defparam \CPU|mcode|Mux265~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux278~0 (
// Equation(s):
// \CPU|mcode|Mux278~0_combout  = (\CPU|mcode|Mux265~5_combout  & ((\CPU|IR [1]) # ((\CPU|IR [6] & \CPU|IR [5]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [6]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Mux265~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux278~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux278~0 .lut_mask = 16'hEA00;
defparam \CPU|mcode|Mux278~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N30
fiftyfivenm_lcell_comb \CPU|tmpP~6 (
// Equation(s):
// \CPU|tmpP~6_combout  = (\CPU|IR [4] & ((\CPU|tmpP~5_combout ) # ((\CPU|mcode|Mux32~6_combout  & \CPU|mcode|Mux278~0_combout ))))

	.dataa(\CPU|tmpP~5_combout ),
	.datab(\CPU|mcode|Mux32~6_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux278~0_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~6 .lut_mask = 16'hE0A0;
defparam \CPU|tmpP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~1 (
// Equation(s):
// \CPU|mcode|Mux289~1_combout  = (\CPU|IR [2] & ((\CPU|IR [3] & ((\CPU|Equal0~4_combout ))) # (!\CPU|IR [3] & (\CPU|Equal0~6_combout )))) # (!\CPU|IR [2] & (\CPU|IR [3]))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|Equal0~6_combout ),
	.datad(\CPU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~1 .lut_mask = 16'hEC64;
defparam \CPU|mcode|Mux289~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~2 (
// Equation(s):
// \CPU|mcode|Mux289~2_combout  = (\CPU|IR [4] & (\CPU|IR [2] & (\CPU|mcode|Mux108~3_combout ))) # (!\CPU|IR [4] & (((\CPU|mcode|Mux289~1_combout ))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux108~3_combout ),
	.datad(\CPU|mcode|Mux289~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~2 .lut_mask = 16'hB380;
defparam \CPU|mcode|Mux289~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~0 (
// Equation(s):
// \CPU|mcode|Mux289~0_combout  = (\CPU|MCycle [2] & ((\CPU|IR [3] & (!\CPU|MCycle [1] & !\CPU|MCycle [0])) # (!\CPU|IR [3] & (\CPU|MCycle [1] & \CPU|MCycle [0]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~0 .lut_mask = 16'h4008;
defparam \CPU|mcode|Mux289~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~3 (
// Equation(s):
// \CPU|mcode|Mux289~3_combout  = (\CPU|mcode|Mux289~2_combout  & (\CPU|IR [2] & (\CPU|mcode|process_0~1_combout ))) # (!\CPU|mcode|Mux289~2_combout  & (!\CPU|IR [2] & ((\CPU|mcode|Mux289~0_combout ))))

	.dataa(\CPU|mcode|Mux289~2_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux289~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~3 .lut_mask = 16'h9180;
defparam \CPU|mcode|Mux289~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~4 (
// Equation(s):
// \CPU|mcode|Mux108~4_combout  = (\CPU|MCycle [2] & (\CPU|IR [3] & (!\CPU|MCycle [1] & \CPU|MCycle [0]))) # (!\CPU|MCycle [2] & (!\CPU|IR [3] & (\CPU|MCycle [1] & !\CPU|MCycle [0])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~4 .lut_mask = 16'h0810;
defparam \CPU|mcode|Mux108~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N14
fiftyfivenm_lcell_comb \CPU|tmpP~7 (
// Equation(s):
// \CPU|tmpP~7_combout  = (\CPU|IR [4] & (((\CPU|mcode|Mux108~3_combout )))) # (!\CPU|IR [4] & (\CPU|IR [1] & ((\CPU|mcode|Mux108~4_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux108~3_combout ),
	.datad(\CPU|mcode|Mux108~4_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~7 .lut_mask = 16'hE2C0;
defparam \CPU|tmpP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N16
fiftyfivenm_lcell_comb \CPU|tmpP~8 (
// Equation(s):
// \CPU|tmpP~8_combout  = (\CPU|IR [0] & (\CPU|mcode|Mux289~3_combout )) # (!\CPU|IR [0] & (((\CPU|tmpP~7_combout  & \CPU|mcode|Mux244~0_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux289~3_combout ),
	.datac(\CPU|tmpP~7_combout ),
	.datad(\CPU|mcode|Mux244~0_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~8 .lut_mask = 16'hD888;
defparam \CPU|tmpP~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
fiftyfivenm_lcell_comb \CPU|tmpP~12 (
// Equation(s):
// \CPU|tmpP~12_combout  = (\CPU|tmpP~8_combout ) # ((\CPU|Equal0~5_combout  & ((\CPU|tmpP~11_combout ) # (\CPU|tmpP~6_combout ))))

	.dataa(\CPU|tmpP~11_combout ),
	.datab(\CPU|tmpP~6_combout ),
	.datac(\CPU|Equal0~5_combout ),
	.datad(\CPU|tmpP~8_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~12 .lut_mask = 16'hFFE0;
defparam \CPU|tmpP~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
fiftyfivenm_lcell_comb \CPU|mcode|ALU_Op~2 (
// Equation(s):
// \CPU|mcode|ALU_Op~2_combout  = (!\CPU|mcode|Equal21~3_combout  & (\CPU|mcode|Equal17~0_combout  & !\CPU|mcode|Mux290~5_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Equal21~3_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|mcode|Mux290~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|ALU_Op~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|ALU_Op~2 .lut_mask = 16'h0030;
defparam \CPU|mcode|ALU_Op~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
fiftyfivenm_lcell_comb \CPU|mcode|Write_Data~0 (
// Equation(s):
// \CPU|mcode|Write_Data~0_combout  = (\CPU|IR [7] & (!\CPU|IR [6] & (\CPU|IR [2] $ (!\CPU|IR [5]))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Write_Data~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Write_Data~0 .lut_mask = 16'h0090;
defparam \CPU|mcode|Write_Data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux296~0 (
// Equation(s):
// \CPU|mcode|Mux296~0_combout  = (\CPU|IR [6] & ((\CPU|IR [7]))) # (!\CPU|IR [6] & (\CPU|IR [5]))

	.dataa(gnd),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux296~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux296~0 .lut_mask = 16'hF0CC;
defparam \CPU|mcode|Mux296~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux301~0 (
// Equation(s):
// \CPU|mcode|Mux301~0_combout  = (\CPU|IR [4] & (((\CPU|IR [3])))) # (!\CPU|IR [4] & (!\CPU|mcode|Mux296~0_combout  & ((\CPU|IR [2]) # (!\CPU|IR [3]))))

	.dataa(\CPU|mcode|Mux296~0_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux301~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux301~0 .lut_mask = 16'hD1C1;
defparam \CPU|mcode|Mux301~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux301~1 (
// Equation(s):
// \CPU|mcode|Mux301~1_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux301~0_combout  & (!\CPU|mcode|Write_Data~0_combout )) # (!\CPU|mcode|Mux301~0_combout  & ((!\CPU|mcode|Equal10~0_combout ))))) # (!\CPU|IR [4] & (((\CPU|mcode|Mux301~0_combout ))))

	.dataa(\CPU|mcode|Write_Data~0_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Equal10~0_combout ),
	.datad(\CPU|mcode|Mux301~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux301~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux301~1 .lut_mask = 16'h770C;
defparam \CPU|mcode|Mux301~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux346~0 (
// Equation(s):
// \CPU|mcode|Mux346~0_combout  = (\CPU|IR [0] & ((\CPU|mcode|Equal17~0_combout ) # ((\CPU|IR [1])))) # (!\CPU|IR [0] & (((!\CPU|IR [1] & \CPU|mcode|Mux301~1_combout ))))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux301~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux346~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux346~0 .lut_mask = 16'hCBC8;
defparam \CPU|mcode|Mux346~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux307~4 (
// Equation(s):
// \CPU|mcode|Mux307~4_combout  = ((!\CPU|IR [4] & (!\CPU|IR [2] & \CPU|IR [3]))) # (!\CPU|mcode|Equal17~0_combout )

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux307~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux307~4 .lut_mask = 16'h5755;
defparam \CPU|mcode|Mux307~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux346~1 (
// Equation(s):
// \CPU|mcode|Mux346~1_combout  = (\CPU|mcode|Mux346~0_combout  & ((\CPU|mcode|ALU_Op~2_combout ) # ((!\CPU|IR [1])))) # (!\CPU|mcode|Mux346~0_combout  & (((\CPU|IR [1] & !\CPU|mcode|Mux307~4_combout ))))

	.dataa(\CPU|mcode|ALU_Op~2_combout ),
	.datab(\CPU|mcode|Mux346~0_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux307~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux346~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux346~1 .lut_mask = 16'h8CBC;
defparam \CPU|mcode|Mux346~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N31
dffeas \CPU|ALU_Op_r.ALU_OP_EQ1 (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux346~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_EQ1 .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_EQ1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux360~2 (
// Equation(s):
// \CPU|mcode|Mux360~2_combout  = (\CPU|mcode|Equal17~0_combout  & (\CPU|IR [0] & (\CPU|IR [1] & \CPU|mcode|Equal19~2_combout )))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Equal19~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux360~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux360~2 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux360~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N1
dffeas \CPU|ALU_Op_r.ALU_OP_XAA (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux360~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_XAA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_XAA .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_XAA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux348~6 (
// Equation(s):
// \CPU|mcode|Mux348~6_combout  = (!\CPU|IR [1] & (!\CPU|mcode|Mux32~6_combout  & (!\CPU|IR [4] & !\CPU|IR [0])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux32~6_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux348~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux348~6 .lut_mask = 16'h0001;
defparam \CPU|mcode|Mux348~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux359~3 (
// Equation(s):
// \CPU|mcode|Mux359~3_combout  = (\CPU|mcode|Mux290~5_combout  & ((\CPU|IR [7]) # ((\CPU|IR [6]) # (!\CPU|mcode|Equal21~3_combout ))))

	.dataa(\CPU|mcode|Mux290~5_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|mcode|Equal21~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux359~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux359~3 .lut_mask = 16'hA8AA;
defparam \CPU|mcode|Mux359~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux354~0 (
// Equation(s):
// \CPU|mcode|Mux354~0_combout  = (\CPU|mcode|Equal17~0_combout  & (!\CPU|mcode|Equal22~0_combout  & (\CPU|mcode|Mux259~0_combout  & \CPU|mcode|Mux359~3_combout )))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|mcode|Equal22~0_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|mcode|Mux359~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux354~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux354~0 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux354~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux314~1 (
// Equation(s):
// \CPU|mcode|Mux314~1_combout  = (!\CPU|IR [7] & (\CPU|IR [5] & !\CPU|IR [6]))

	.dataa(gnd),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux314~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux314~1 .lut_mask = 16'h0030;
defparam \CPU|mcode|Mux314~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux354~1 (
// Equation(s):
// \CPU|mcode|Mux354~1_combout  = (!\CPU|mcode|Mux354~0_combout  & ((!\CPU|mcode|Mux314~1_combout ) # (!\CPU|mcode|Mux348~6_combout )))

	.dataa(\CPU|mcode|Mux348~6_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Mux354~0_combout ),
	.datad(\CPU|mcode|Mux314~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux354~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux354~1 .lut_mask = 16'h050F;
defparam \CPU|mcode|Mux354~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N17
dffeas \CPU|ALU_Op_r.ALU_OP_BIT (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux354~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_BIT .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux347~5 (
// Equation(s):
// \CPU|mcode|Mux347~5_combout  = (\CPU|IR [0] & (\CPU|mcode|Equal19~0_combout  & (\CPU|IR [1]))) # (!\CPU|IR [0] & (((\CPU|IR [5]))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Equal19~0_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux347~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux347~5 .lut_mask = 16'hD580;
defparam \CPU|mcode|Mux347~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux347~3 (
// Equation(s):
// \CPU|mcode|Mux347~3_combout  = (\CPU|IR [0] & (\CPU|mcode|Mux347~5_combout )) # (!\CPU|IR [0] & (\CPU|mcode|Equal10~1_combout  & ((\CPU|mcode|Mux347~5_combout ) # (\CPU|mcode|Equal19~2_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux347~5_combout ),
	.datac(\CPU|mcode|Equal19~2_combout ),
	.datad(\CPU|mcode|Equal10~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux347~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux347~3 .lut_mask = 16'hDC88;
defparam \CPU|mcode|Mux347~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux302~0 (
// Equation(s):
// \CPU|mcode|Mux302~0_combout  = (\CPU|IR [7] & (!\CPU|IR [6] & (\CPU|IR [4] $ (\CPU|IR [5])))) # (!\CPU|IR [7] & (!\CPU|IR [4]))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux302~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux302~0 .lut_mask = 16'h0655;
defparam \CPU|mcode|Mux302~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux347~2 (
// Equation(s):
// \CPU|mcode|Mux347~2_combout  = (\CPU|IR [0] & (((\CPU|mcode|Equal10~0_combout )))) # (!\CPU|IR [0] & ((\CPU|mcode|Mux32~6_combout  & (\CPU|mcode|Mux302~0_combout )) # (!\CPU|mcode|Mux32~6_combout  & ((\CPU|mcode|Equal10~0_combout )))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux302~0_combout ),
	.datac(\CPU|mcode|Mux32~6_combout ),
	.datad(\CPU|mcode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux347~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux347~2 .lut_mask = 16'hEF40;
defparam \CPU|mcode|Mux347~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux347~4 (
// Equation(s):
// \CPU|mcode|Mux347~4_combout  = (\CPU|IR [1] & ((\CPU|IR [0] & (!\CPU|mcode|Mux347~3_combout  & \CPU|mcode|Mux347~2_combout )) # (!\CPU|IR [0] & (\CPU|mcode|Mux347~3_combout )))) # (!\CPU|IR [1] & (((\CPU|mcode|Mux347~2_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux347~3_combout ),
	.datad(\CPU|mcode|Mux347~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux347~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux347~4 .lut_mask = 16'h7B40;
defparam \CPU|mcode|Mux347~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N15
dffeas \CPU|ALU_Op_r.ALU_OP_EQ2 (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux347~4_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_EQ2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_EQ2 .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_EQ2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
fiftyfivenm_lcell_comb \CPU|tmpP~2 (
// Equation(s):
// \CPU|tmpP~2_combout  = (!\CPU|ALU_Op_r.ALU_OP_EQ1~q  & (!\CPU|ALU_Op_r.ALU_OP_XAA~q  & (\CPU|ALU_Op_r.ALU_OP_BIT~q  & !\CPU|ALU_Op_r.ALU_OP_EQ2~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_XAA~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_EQ2~q ),
	.cin(gnd),
	.combout(\CPU|tmpP~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~2 .lut_mask = 16'h0010;
defparam \CPU|tmpP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux342~2 (
// Equation(s):
// \CPU|mcode|Mux342~2_combout  = (!\CPU|IR [5] & (\CPU|mcode|Mux344~2_combout  & (!\CPU|IR [7] & !\CPU|IR [6])))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux344~2_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux342~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux342~2 .lut_mask = 16'h0004;
defparam \CPU|mcode|Mux342~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N11
dffeas \CPU|ALU_Op_r.ALU_OP_OR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux342~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_OR .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_OR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
fiftyfivenm_lcell_comb \CPU|mcode|ALU_Op~3 (
// Equation(s):
// \CPU|mcode|ALU_Op~3_combout  = (!\CPU|mcode|Mux290~5_combout  & ((\CPU|IR [7]) # ((\CPU|IR [6]) # (!\CPU|mcode|Equal21~3_combout ))))

	.dataa(\CPU|mcode|Mux290~5_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|mcode|Equal21~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|ALU_Op~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|ALU_Op~3 .lut_mask = 16'h5455;
defparam \CPU|mcode|ALU_Op~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux343~0 (
// Equation(s):
// \CPU|mcode|Mux343~0_combout  = (\CPU|mcode|Mux314~1_combout  & (((!\CPU|mcode|Equal10~0_combout  & \CPU|mcode|ALU_Op~3_combout )) # (!\CPU|IR [1])))

	.dataa(\CPU|mcode|Mux314~1_combout ),
	.datab(\CPU|mcode|Equal10~0_combout ),
	.datac(\CPU|mcode|ALU_Op~3_combout ),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux343~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux343~0 .lut_mask = 16'h20AA;
defparam \CPU|mcode|Mux343~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux343~1 (
// Equation(s):
// \CPU|mcode|Mux343~1_combout  = (\CPU|IR [7] & (\CPU|IR [5] & (!\CPU|IR [6] & \CPU|IR [1])))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux343~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux343~1 .lut_mask = 16'h0800;
defparam \CPU|mcode|Mux343~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux343~2 (
// Equation(s):
// \CPU|mcode|Mux343~2_combout  = (\CPU|IR [0] & ((\CPU|mcode|Mux343~0_combout ) # ((\CPU|mcode|Equal20~2_combout  & \CPU|mcode|Mux343~1_combout ))))

	.dataa(\CPU|mcode|Mux343~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Equal20~2_combout ),
	.datad(\CPU|mcode|Mux343~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux343~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux343~2 .lut_mask = 16'hC888;
defparam \CPU|mcode|Mux343~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N25
dffeas \CPU|ALU_Op_r.ALU_OP_AND (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux343~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_AND .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_AND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux355~2 (
// Equation(s):
// \CPU|mcode|Mux355~2_combout  = (\CPU|IR [1] & (\CPU|mcode|Mux127~1_combout )) # (!\CPU|IR [1] & (((\CPU|mcode|Equal17~0_combout  & \CPU|mcode|Equal19~2_combout ))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux127~1_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|mcode|Equal19~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux355~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux355~2 .lut_mask = 16'hD888;
defparam \CPU|mcode|Mux355~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux355~3 (
// Equation(s):
// \CPU|mcode|Mux355~3_combout  = (\CPU|mcode|Mux355~2_combout  & (((!\CPU|mcode|Equal19~2_combout  & \CPU|mcode|Mux359~3_combout )) # (!\CPU|IR [0])))

	.dataa(\CPU|mcode|Mux355~2_combout ),
	.datab(\CPU|mcode|Equal19~2_combout ),
	.datac(\CPU|mcode|Mux359~3_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux355~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux355~3 .lut_mask = 16'h20AA;
defparam \CPU|mcode|Mux355~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N9
dffeas \CPU|ALU_Op_r.ALU_OP_DEC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux355~3_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_DEC .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_DEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux356~1 (
// Equation(s):
// \CPU|mcode|Mux356~1_combout  = ((\CPU|mcode|Mux359~3_combout  & ((!\CPU|mcode|Mux319~0_combout ) # (!\CPU|mcode|Equal21~3_combout )))) # (!\CPU|IR [0])

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux359~3_combout ),
	.datac(\CPU|mcode|Equal21~3_combout ),
	.datad(\CPU|mcode|Mux319~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux356~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux356~1 .lut_mask = 16'h5DDD;
defparam \CPU|mcode|Mux356~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux356~0 (
// Equation(s):
// \CPU|mcode|Mux356~0_combout  = (\CPU|mcode|Equal19~2_combout  & (\CPU|tmpP~3_combout  & (\CPU|IR [7] & \CPU|IR [6])))

	.dataa(\CPU|mcode|Equal19~2_combout ),
	.datab(\CPU|tmpP~3_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux356~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux356~0 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux356~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux356~2 (
// Equation(s):
// \CPU|mcode|Mux356~2_combout  = (\CPU|mcode|Mux356~0_combout ) # ((\CPU|mcode|Mux356~1_combout  & (\CPU|IR [1] & \CPU|mcode|Mux319~0_combout )))

	.dataa(\CPU|mcode|Mux356~1_combout ),
	.datab(\CPU|mcode|Mux356~0_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux319~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux356~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux356~2 .lut_mask = 16'hECCC;
defparam \CPU|mcode|Mux356~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N7
dffeas \CPU|ALU_Op_r.ALU_OP_INC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux356~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_INC .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_INC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux344~3 (
// Equation(s):
// \CPU|mcode|Mux344~3_combout  = (!\CPU|IR [5] & (\CPU|mcode|Mux344~2_combout  & (!\CPU|IR [7] & \CPU|IR [6])))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|Mux344~2_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux344~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux344~3 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux344~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N15
dffeas \CPU|ALU_Op_r.ALU_OP_EOR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux344~3_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_EOR .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_EOR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
fiftyfivenm_lcell_comb \CPU|tmpP~16 (
// Equation(s):
// \CPU|tmpP~16_combout  = (\CPU|ALU_Op_r.ALU_OP_AND~q ) # ((\CPU|ALU_Op_r.ALU_OP_DEC~q ) # ((\CPU|ALU_Op_r.ALU_OP_INC~q ) # (\CPU|ALU_Op_r.ALU_OP_EOR~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.cin(gnd),
	.combout(\CPU|tmpP~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~16 .lut_mask = 16'hFFFE;
defparam \CPU|tmpP~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
fiftyfivenm_lcell_comb \CPU|tmpP~17 (
// Equation(s):
// \CPU|tmpP~17_combout  = (\CPU|P [0] & (((\CPU|ALU_Op_r.ALU_OP_OR~q ) # (\CPU|tmpP~16_combout )) # (!\CPU|tmpP~2_combout )))

	.dataa(\CPU|tmpP~2_combout ),
	.datab(\CPU|P [0]),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|tmpP~16_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~17 .lut_mask = 16'hCCC4;
defparam \CPU|tmpP~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
fiftyfivenm_lcell_comb \CPU|alu|Q_t~3 (
// Equation(s):
// \CPU|alu|Q_t~3_combout  = (\CPU|BusA_r [7] & \CPU|BusB [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|BusA_r [7]),
	.datad(\CPU|BusB [7]),
	.cin(gnd),
	.combout(\CPU|alu|Q_t~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q_t~3 .lut_mask = 16'hF000;
defparam \CPU|alu|Q_t~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
fiftyfivenm_lcell_comb \CPU|Equal11~4 (
// Equation(s):
// \CPU|Equal11~4_combout  = (!\CPU|IR [1] & \CPU|IR [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|Equal11~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal11~4 .lut_mask = 16'h0F00;
defparam \CPU|Equal11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
fiftyfivenm_lcell_comb \CPU|Mux17~0 (
// Equation(s):
// \CPU|Mux17~0_combout  = (\CPU|IR [6] & (\CPU|IR [7] & (\CPU|Equal11~6_combout  & \CPU|Equal11~4_combout )))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|Equal11~6_combout ),
	.datad(\CPU|Equal11~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux17~0 .lut_mask = 16'h8000;
defparam \CPU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux358~4 (
// Equation(s):
// \CPU|mcode|Mux358~4_combout  = (!\CPU|IR [6] & (!\CPU|IR [7] & (\CPU|mcode|Mux259~0_combout  & \CPU|mcode|Equal19~2_combout )))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|mcode|Equal19~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux358~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux358~4 .lut_mask = 16'h1000;
defparam \CPU|mcode|Mux358~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N15
dffeas \CPU|ALU_Op_r.ALU_OP_ANC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux358~4_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ANC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ANC .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ANC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux348~4 (
// Equation(s):
// \CPU|mcode|Mux348~4_combout  = (\CPU|mcode|Mux127~1_combout  & (\CPU|IR [0] & ((\CPU|mcode|ALU_Op~3_combout ) # (!\CPU|IR [1]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|ALU_Op~3_combout ),
	.datac(\CPU|mcode|Mux127~1_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux348~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux348~4 .lut_mask = 16'hD000;
defparam \CPU|mcode|Mux348~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux348~5 (
// Equation(s):
// \CPU|mcode|Mux348~5_combout  = (\CPU|mcode|Mux348~4_combout ) # ((\CPU|mcode|Mux348~6_combout  & (\CPU|IR [7] & \CPU|IR [6])))

	.dataa(\CPU|mcode|Mux348~6_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|mcode|Mux348~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux348~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux348~5 .lut_mask = 16'hFF80;
defparam \CPU|mcode|Mux348~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N1
dffeas \CPU|ALU_Op_r.ALU_OP_CMP (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux348~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_CMP .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
fiftyfivenm_lcell_comb \CPU|alu|Selector6~0 (
// Equation(s):
// \CPU|alu|Selector6~0_combout  = (\CPU|ALU_Op_r.ALU_OP_ANC~q ) # ((\CPU|ALU_Op_r.ALU_OP_CMP~q ) # ((\CPU|ALU_Op_r.ALU_OP_OR~q ) # (!\CPU|tmpP~2_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ANC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_CMP~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|tmpP~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~0 .lut_mask = 16'hFEFF;
defparam \CPU|alu|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N1
dffeas \CPU|ABC[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[3] .is_wysiwyg = "true";
defparam \CPU|ABC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
fiftyfivenm_lcell_comb \CPU|Selector4~0 (
// Equation(s):
// \CPU|Selector4~0_combout  = (\CPU|ABC [3] & ((\CPU|mcode|Mux269~5_combout ) # ((\CPU|mcode|Mux269~8_combout  & !\CPU|IR [4]))))

	.dataa(\CPU|mcode|Mux269~8_combout ),
	.datab(\CPU|mcode|Mux269~5_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|ABC [3]),
	.cin(gnd),
	.combout(\CPU|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~0 .lut_mask = 16'hCE00;
defparam \CPU|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N15
dffeas \CPU|X[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[3] .is_wysiwyg = "true";
defparam \CPU|X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux276~2 (
// Equation(s):
// \CPU|mcode|Mux276~2_combout  = (!\CPU|IR [5] & (\CPU|IR [7] & (!\CPU|IR [2] & \CPU|IR [3])))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux276~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux276~2 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux276~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
fiftyfivenm_lcell_comb \CPU|Selector4~2 (
// Equation(s):
// \CPU|Selector4~2_combout  = (\CPU|ABC [3] & (\CPU|mcode|Mux276~0_combout  & (\CPU|mcode|Mux259~0_combout  & \CPU|mcode|Mux276~2_combout )))

	.dataa(\CPU|ABC [3]),
	.datab(\CPU|mcode|Mux276~0_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|mcode|Mux276~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~2 .lut_mask = 16'h8000;
defparam \CPU|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux350~3 (
// Equation(s):
// \CPU|mcode|Mux350~3_combout  = (\CPU|IR [1] & (((\CPU|mcode|Mux350~2_combout  & \CPU|mcode|Mux290~5_combout )) # (!\CPU|IR [0])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux350~2_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux290~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux350~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux350~3 .lut_mask = 16'h8A0A;
defparam \CPU|mcode|Mux350~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux351~2 (
// Equation(s):
// \CPU|mcode|Mux351~2_combout  = (!\CPU|IR [6] & (\CPU|mcode|Mux350~3_combout  & (!\CPU|IR [7] & \CPU|IR [5])))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|mcode|Mux350~3_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux351~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux351~2 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux351~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N27
dffeas \CPU|ALU_Op_r.ALU_OP_ROL (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux351~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ROL .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ROL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux350~4 (
// Equation(s):
// \CPU|mcode|Mux350~4_combout  = (!\CPU|IR [6] & (\CPU|mcode|Mux350~3_combout  & (!\CPU|IR [7] & !\CPU|IR [5])))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|mcode|Mux350~3_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux350~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux350~4 .lut_mask = 16'h0004;
defparam \CPU|mcode|Mux350~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N1
dffeas \CPU|ALU_Op_r.ALU_OP_ASL (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux350~4_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ASL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ASL .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ASL .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N5
dffeas \CPU|BusB[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[3] .is_wysiwyg = "true";
defparam \CPU|BusB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
fiftyfivenm_lcell_comb \CPU|alu|process_2~0 (
// Equation(s):
// \CPU|alu|process_2~0_combout  = (\CPU|BusA_r [3] & \CPU|BusB [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|BusA_r [3]),
	.datad(\CPU|BusB [3]),
	.cin(gnd),
	.combout(\CPU|alu|process_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|process_2~0 .lut_mask = 16'hF000;
defparam \CPU|alu|process_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N17
dffeas \CPU|BusB[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[2] .is_wysiwyg = "true";
defparam \CPU|BusB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector5~10 (
// Equation(s):
// \CPU|alu|Selector5~10_combout  = (\CPU|alu|process_2~0_combout  & ((\CPU|ALU_Op_r.ALU_OP_ARR~q ) # ((\CPU|ALU_Op_r.ALU_OP_OR~q  & \CPU|BusB [2])))) # (!\CPU|alu|process_2~0_combout  & (((\CPU|ALU_Op_r.ALU_OP_OR~q  & \CPU|BusB [2]))))

	.dataa(\CPU|alu|process_2~0_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|BusB [2]),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~10 .lut_mask = 16'hF888;
defparam \CPU|alu|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector5~13 (
// Equation(s):
// \CPU|alu|Selector5~13_combout  = (\CPU|alu|Selector5~10_combout ) # ((\CPU|BusA_r [1] & ((\CPU|ALU_Op_r.ALU_OP_ROL~q ) # (\CPU|ALU_Op_r.ALU_OP_ASL~q ))))

	.dataa(\CPU|BusA_r [1]),
	.datab(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ASL~q ),
	.datad(\CPU|alu|Selector5~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~13 .lut_mask = 16'hFFA8;
defparam \CPU|alu|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
fiftyfivenm_lcell_comb \CPU|X[2]~feeder (
// Equation(s):
// \CPU|X[2]~feeder_combout  = \CPU|alu|Q[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|alu|Q[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|X[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|X[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|X[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N29
dffeas \CPU|X[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|X[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[2] .is_wysiwyg = "true";
defparam \CPU|X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N16
fiftyfivenm_lcell_comb \CPU|Selector2~6 (
// Equation(s):
// \CPU|Selector2~6_combout  = (\CPU|mcode|Mux259~0_combout  & (\CPU|IR [3] & (!\CPU|IR [7] & \CPU|mcode|Equal21~2_combout )))

	.dataa(\CPU|mcode|Mux259~0_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Equal21~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~6 .lut_mask = 16'h0800;
defparam \CPU|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N19
dffeas \CPU|ABC[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[2] .is_wysiwyg = "true";
defparam \CPU|ABC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
fiftyfivenm_lcell_comb \CPU|Selector5~0 (
// Equation(s):
// \CPU|Selector5~0_combout  = (\CPU|X [2] & ((\CPU|mcode|Equal22~0_combout ) # ((\CPU|Selector2~6_combout  & \CPU|ABC [2])))) # (!\CPU|X [2] & (((\CPU|Selector2~6_combout  & \CPU|ABC [2]))))

	.dataa(\CPU|X [2]),
	.datab(\CPU|mcode|Equal22~0_combout ),
	.datac(\CPU|Selector2~6_combout ),
	.datad(\CPU|ABC [2]),
	.cin(gnd),
	.combout(\CPU|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~0 .lut_mask = 16'hF888;
defparam \CPU|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux274~0 (
// Equation(s):
// \CPU|mcode|Mux274~0_combout  = (!\CPU|BCD_en_r~q  & (\CPU|mcode|Equal19~2_combout  & (\CPU|mcode|Mux259~0_combout  & \CPU|mcode|Equal10~0_combout )))

	.dataa(\CPU|BCD_en_r~q ),
	.datab(\CPU|mcode|Equal19~2_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|mcode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux274~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux274~0 .lut_mask = 16'h4000;
defparam \CPU|mcode|Mux274~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
fiftyfivenm_lcell_comb \CPU|Selector5~1 (
// Equation(s):
// \CPU|Selector5~1_combout  = (\CPU|DL[2]~2_combout  & ((\CPU|Selector5~0_combout ) # ((\CPU|mcode|Mux268~4_combout ) # (\CPU|mcode|Mux274~0_combout ))))

	.dataa(\CPU|DL[2]~2_combout ),
	.datab(\CPU|Selector5~0_combout ),
	.datac(\CPU|mcode|Mux268~4_combout ),
	.datad(\CPU|mcode|Mux274~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~1 .lut_mask = 16'hAAA8;
defparam \CPU|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
fiftyfivenm_lcell_comb \CPU|Selector5~3 (
// Equation(s):
// \CPU|Selector5~3_combout  = (\CPU|mcode|Mux259~0_combout  & (\CPU|mcode|Mux276~2_combout  & (\CPU|mcode|Mux276~0_combout  & \CPU|ABC [2])))

	.dataa(\CPU|mcode|Mux259~0_combout ),
	.datab(\CPU|mcode|Mux276~2_combout ),
	.datac(\CPU|mcode|Mux276~0_combout ),
	.datad(\CPU|ABC [2]),
	.cin(gnd),
	.combout(\CPU|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~3 .lut_mask = 16'h8000;
defparam \CPU|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N5
dffeas \CPU|Y[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[2] .is_wysiwyg = "true";
defparam \CPU|Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
fiftyfivenm_lcell_comb \CPU|Selector5~2 (
// Equation(s):
// \CPU|Selector5~2_combout  = (\CPU|mcode|Mux272~3_combout  & ((\CPU|S [2]) # ((\CPU|Y [2] & \CPU|mcode|Mux271~3_combout )))) # (!\CPU|mcode|Mux272~3_combout  & (\CPU|Y [2] & (\CPU|mcode|Mux271~3_combout )))

	.dataa(\CPU|mcode|Mux272~3_combout ),
	.datab(\CPU|Y [2]),
	.datac(\CPU|mcode|Mux271~3_combout ),
	.datad(\CPU|S [2]),
	.cin(gnd),
	.combout(\CPU|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
fiftyfivenm_lcell_comb \CPU|Selector5~4 (
// Equation(s):
// \CPU|Selector5~4_combout  = (\CPU|Selector5~2_combout ) # ((\CPU|X [2] & ((\CPU|mcode|Mux270~6_combout ) # (\CPU|Selector5~3_combout ))))

	.dataa(\CPU|X [2]),
	.datab(\CPU|mcode|Mux270~6_combout ),
	.datac(\CPU|Selector5~3_combout ),
	.datad(\CPU|Selector5~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~4 .lut_mask = 16'hFFA8;
defparam \CPU|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
fiftyfivenm_lcell_comb \CPU|Selector5~5 (
// Equation(s):
// \CPU|Selector5~5_combout  = (\CPU|Selector5~1_combout ) # ((\CPU|Selector5~4_combout ) # ((\CPU|mcode|Mux269~9_combout  & \CPU|ABC [2])))

	.dataa(\CPU|mcode|Mux269~9_combout ),
	.datab(\CPU|Selector5~1_combout ),
	.datac(\CPU|Selector5~4_combout ),
	.datad(\CPU|ABC [2]),
	.cin(gnd),
	.combout(\CPU|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~5 .lut_mask = 16'hFEFC;
defparam \CPU|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N29
dffeas \CPU|BusA_r[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector5~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[2] .is_wysiwyg = "true";
defparam \CPU|BusA_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector5~5 (
// Equation(s):
// \CPU|alu|Selector5~5_combout  = (\CPU|alu|Selector6~0_combout  & \CPU|BusA_r [2])

	.dataa(\CPU|alu|Selector6~0_combout ),
	.datab(gnd),
	.datac(\CPU|BusA_r [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~5 .lut_mask = 16'hA0A0;
defparam \CPU|alu|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector5~6 (
// Equation(s):
// \CPU|alu|Selector5~6_combout  = (\CPU|BusA_r [2] & ((\CPU|BusB [2] & (\CPU|ALU_Op_r.ALU_OP_AND~q )) # (!\CPU|BusB [2] & ((\CPU|ALU_Op_r.ALU_OP_EOR~q ))))) # (!\CPU|BusA_r [2] & (((\CPU|ALU_Op_r.ALU_OP_EOR~q  & \CPU|BusB [2]))))

	.dataa(\CPU|BusA_r [2]),
	.datab(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datad(\CPU|BusB [2]),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~6 .lut_mask = 16'hD8A0;
defparam \CPU|alu|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
fiftyfivenm_lcell_comb \CPU|alu|CT~0 (
// Equation(s):
// \CPU|alu|CT~0_combout  = (\CPU|ALU_Op_r.ALU_OP_AND~q ) # ((\CPU|ALU_Op_r.ALU_OP_ADC~q ) # ((\CPU|ALU_Op_r.ALU_OP_SBC~q ) # (\CPU|ALU_Op_r.ALU_OP_INC~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.cin(gnd),
	.combout(\CPU|alu|CT~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|CT~0 .lut_mask = 16'hFFFE;
defparam \CPU|alu|CT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux353~2 (
// Equation(s):
// \CPU|mcode|Mux353~2_combout  = (!\CPU|IR [7] & (\CPU|mcode|Mux350~3_combout  & (\CPU|IR [5] & \CPU|IR [6])))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|mcode|Mux350~3_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux353~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux353~2 .lut_mask = 16'h4000;
defparam \CPU|mcode|Mux353~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N11
dffeas \CPU|ALU_Op_r.ALU_OP_ROR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux353~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ROR .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
fiftyfivenm_lcell_comb \CPU|alu|CT (
// Equation(s):
// \CPU|alu|CT~combout  = (\CPU|alu|CT~0_combout ) # ((\CPU|ALU_Op_r.ALU_OP_EQ2~q ) # ((\CPU|ALU_Op_r.ALU_OP_ROR~q ) # (\CPU|ALU_Op_r.ALU_OP_ROL~q )))

	.dataa(\CPU|alu|CT~0_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_EQ2~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.cin(gnd),
	.combout(\CPU|alu|CT~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|CT .lut_mask = 16'hFFFE;
defparam \CPU|alu|CT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
fiftyfivenm_lcell_comb \CPU|alu|Add5~1 (
// Equation(s):
// \CPU|alu|Add5~1_cout  = CARRY((\CPU|P [0]) # (!\CPU|alu|CT~combout ))

	.dataa(\CPU|P [0]),
	.datab(\CPU|alu|CT~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|alu|Add5~1_cout ));
// synopsys translate_off
defparam \CPU|alu|Add5~1 .lut_mask = 16'h00BB;
defparam \CPU|alu|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
fiftyfivenm_lcell_comb \CPU|alu|Add5~2 (
// Equation(s):
// \CPU|alu|Add5~2_combout  = (\CPU|BusA_r [0] & ((\CPU|BusB [0] & (!\CPU|alu|Add5~1_cout )) # (!\CPU|BusB [0] & (\CPU|alu|Add5~1_cout  & VCC)))) # (!\CPU|BusA_r [0] & ((\CPU|BusB [0] & ((\CPU|alu|Add5~1_cout ) # (GND))) # (!\CPU|BusB [0] & 
// (!\CPU|alu|Add5~1_cout ))))
// \CPU|alu|Add5~3  = CARRY((\CPU|BusA_r [0] & (\CPU|BusB [0] & !\CPU|alu|Add5~1_cout )) # (!\CPU|BusA_r [0] & ((\CPU|BusB [0]) # (!\CPU|alu|Add5~1_cout ))))

	.dataa(\CPU|BusA_r [0]),
	.datab(\CPU|BusB [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add5~1_cout ),
	.combout(\CPU|alu|Add5~2_combout ),
	.cout(\CPU|alu|Add5~3 ));
// synopsys translate_off
defparam \CPU|alu|Add5~2 .lut_mask = 16'h694D;
defparam \CPU|alu|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
fiftyfivenm_lcell_comb \CPU|alu|Add5~4 (
// Equation(s):
// \CPU|alu|Add5~4_combout  = ((\CPU|BusB [1] $ (\CPU|BusA_r [1] $ (\CPU|alu|Add5~3 )))) # (GND)
// \CPU|alu|Add5~5  = CARRY((\CPU|BusB [1] & (\CPU|BusA_r [1] & !\CPU|alu|Add5~3 )) # (!\CPU|BusB [1] & ((\CPU|BusA_r [1]) # (!\CPU|alu|Add5~3 ))))

	.dataa(\CPU|BusB [1]),
	.datab(\CPU|BusA_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add5~3 ),
	.combout(\CPU|alu|Add5~4_combout ),
	.cout(\CPU|alu|Add5~5 ));
// synopsys translate_off
defparam \CPU|alu|Add5~4 .lut_mask = 16'h964D;
defparam \CPU|alu|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
fiftyfivenm_lcell_comb \CPU|alu|Add5~6 (
// Equation(s):
// \CPU|alu|Add5~6_combout  = (\CPU|BusA_r [2] & ((\CPU|BusB [2] & (!\CPU|alu|Add5~5 )) # (!\CPU|BusB [2] & (\CPU|alu|Add5~5  & VCC)))) # (!\CPU|BusA_r [2] & ((\CPU|BusB [2] & ((\CPU|alu|Add5~5 ) # (GND))) # (!\CPU|BusB [2] & (!\CPU|alu|Add5~5 ))))
// \CPU|alu|Add5~7  = CARRY((\CPU|BusA_r [2] & (\CPU|BusB [2] & !\CPU|alu|Add5~5 )) # (!\CPU|BusA_r [2] & ((\CPU|BusB [2]) # (!\CPU|alu|Add5~5 ))))

	.dataa(\CPU|BusA_r [2]),
	.datab(\CPU|BusB [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add5~5 ),
	.combout(\CPU|alu|Add5~6_combout ),
	.cout(\CPU|alu|Add5~7 ));
// synopsys translate_off
defparam \CPU|alu|Add5~6 .lut_mask = 16'h694D;
defparam \CPU|alu|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux359~2 (
// Equation(s):
// \CPU|mcode|Mux359~2_combout  = (\CPU|mcode|Mux359~3_combout  & (\CPU|mcode|Mux127~1_combout  & (\CPU|mcode|Mux259~0_combout  & \CPU|mcode|Equal19~2_combout )))

	.dataa(\CPU|mcode|Mux359~3_combout ),
	.datab(\CPU|mcode|Mux127~1_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|mcode|Equal19~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux359~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux359~2 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux359~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N31
dffeas \CPU|ALU_Op_r.ALU_OP_SAX (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux359~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_SAX .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_SAX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
fiftyfivenm_lcell_comb \CPU|alu|Add5~8 (
// Equation(s):
// \CPU|alu|Add5~8_combout  = ((\CPU|BusA_r [3] $ (\CPU|BusB [3] $ (\CPU|alu|Add5~7 )))) # (GND)
// \CPU|alu|Add5~9  = CARRY((\CPU|BusA_r [3] & ((!\CPU|alu|Add5~7 ) # (!\CPU|BusB [3]))) # (!\CPU|BusA_r [3] & (!\CPU|BusB [3] & !\CPU|alu|Add5~7 )))

	.dataa(\CPU|BusA_r [3]),
	.datab(\CPU|BusB [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add5~7 ),
	.combout(\CPU|alu|Add5~8_combout ),
	.cout(\CPU|alu|Add5~9 ));
// synopsys translate_off
defparam \CPU|alu|Add5~8 .lut_mask = 16'h962B;
defparam \CPU|alu|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
fiftyfivenm_lcell_comb \CPU|alu|Add5~10 (
// Equation(s):
// \CPU|alu|Add5~10_combout  = !\CPU|alu|Add5~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add5~9 ),
	.combout(\CPU|alu|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add5~10 .lut_mask = 16'h0F0F;
defparam \CPU|alu|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector6~3 (
// Equation(s):
// \CPU|alu|Selector6~3_combout  = (\CPU|ALU_Op_r.ALU_OP_SAX~q ) # ((\CPU|ALU_Op_r.ALU_OP_SBC~q  & ((!\CPU|alu|Add5~10_combout ) # (!\CPU|alu|process_1~0_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|alu|process_1~0_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datad(\CPU|alu|Add5~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~3 .lut_mask = 16'hF2FA;
defparam \CPU|alu|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector5~7 (
// Equation(s):
// \CPU|alu|Selector5~7_combout  = (\CPU|alu|Selector5~5_combout ) # ((\CPU|alu|Selector5~6_combout ) # ((\CPU|alu|Add5~6_combout  & \CPU|alu|Selector6~3_combout )))

	.dataa(\CPU|alu|Selector5~5_combout ),
	.datab(\CPU|alu|Selector5~6_combout ),
	.datac(\CPU|alu|Add5~6_combout ),
	.datad(\CPU|alu|Selector6~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~7 .lut_mask = 16'hFEEE;
defparam \CPU|alu|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector4~12 (
// Equation(s):
// \CPU|alu|Selector4~12_combout  = (\CPU|ALU_Op_r.ALU_OP_SBC~q  & (\CPU|P [3] & (!\CPU|BCD_en_r~q  & \CPU|alu|Add5~10_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|P [3]),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|alu|Add5~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~12 .lut_mask = 16'h0800;
defparam \CPU|alu|Selector4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux352~2 (
// Equation(s):
// \CPU|mcode|Mux352~2_combout  = (\CPU|IR [6] & (\CPU|mcode|Mux350~3_combout  & (!\CPU|IR [7] & !\CPU|IR [5])))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|mcode|Mux350~3_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux352~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux352~2 .lut_mask = 16'h0008;
defparam \CPU|mcode|Mux352~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N17
dffeas \CPU|ALU_Op_r.ALU_OP_LSR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux352~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_LSR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_LSR .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_LSR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
fiftyfivenm_lcell_comb \CPU|alu|Add11~0 (
// Equation(s):
// \CPU|alu|Add11~0_combout  = \CPU|BusA_r [0] $ (VCC)
// \CPU|alu|Add11~1  = CARRY(\CPU|BusA_r [0])

	.dataa(gnd),
	.datab(\CPU|BusA_r [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu|Add11~0_combout ),
	.cout(\CPU|alu|Add11~1 ));
// synopsys translate_off
defparam \CPU|alu|Add11~0 .lut_mask = 16'h33CC;
defparam \CPU|alu|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
fiftyfivenm_lcell_comb \CPU|alu|Add11~2 (
// Equation(s):
// \CPU|alu|Add11~2_combout  = (\CPU|BusA_r [1] & (\CPU|alu|Add11~1  & VCC)) # (!\CPU|BusA_r [1] & (!\CPU|alu|Add11~1 ))
// \CPU|alu|Add11~3  = CARRY((!\CPU|BusA_r [1] & !\CPU|alu|Add11~1 ))

	.dataa(gnd),
	.datab(\CPU|BusA_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~1 ),
	.combout(\CPU|alu|Add11~2_combout ),
	.cout(\CPU|alu|Add11~3 ));
// synopsys translate_off
defparam \CPU|alu|Add11~2 .lut_mask = 16'hC303;
defparam \CPU|alu|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
fiftyfivenm_lcell_comb \CPU|alu|Add11~4 (
// Equation(s):
// \CPU|alu|Add11~4_combout  = (\CPU|BusA_r [2] & ((GND) # (!\CPU|alu|Add11~3 ))) # (!\CPU|BusA_r [2] & (\CPU|alu|Add11~3  $ (GND)))
// \CPU|alu|Add11~5  = CARRY((\CPU|BusA_r [2]) # (!\CPU|alu|Add11~3 ))

	.dataa(gnd),
	.datab(\CPU|BusA_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~3 ),
	.combout(\CPU|alu|Add11~4_combout ),
	.cout(\CPU|alu|Add11~5 ));
// synopsys translate_off
defparam \CPU|alu|Add11~4 .lut_mask = 16'h3CCF;
defparam \CPU|alu|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
fiftyfivenm_lcell_comb \CPU|alu|Add12~0 (
// Equation(s):
// \CPU|alu|Add12~0_combout  = \CPU|BusA_r [0] $ (VCC)
// \CPU|alu|Add12~1  = CARRY(\CPU|BusA_r [0])

	.dataa(gnd),
	.datab(\CPU|BusA_r [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|alu|Add12~0_combout ),
	.cout(\CPU|alu|Add12~1 ));
// synopsys translate_off
defparam \CPU|alu|Add12~0 .lut_mask = 16'h33CC;
defparam \CPU|alu|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N2
fiftyfivenm_lcell_comb \CPU|alu|Add12~2 (
// Equation(s):
// \CPU|alu|Add12~2_combout  = (\CPU|BusA_r [1] & (!\CPU|alu|Add12~1 )) # (!\CPU|BusA_r [1] & ((\CPU|alu|Add12~1 ) # (GND)))
// \CPU|alu|Add12~3  = CARRY((!\CPU|alu|Add12~1 ) # (!\CPU|BusA_r [1]))

	.dataa(gnd),
	.datab(\CPU|BusA_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~1 ),
	.combout(\CPU|alu|Add12~2_combout ),
	.cout(\CPU|alu|Add12~3 ));
// synopsys translate_off
defparam \CPU|alu|Add12~2 .lut_mask = 16'h3C3F;
defparam \CPU|alu|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
fiftyfivenm_lcell_comb \CPU|alu|Add12~4 (
// Equation(s):
// \CPU|alu|Add12~4_combout  = (\CPU|BusA_r [2] & (\CPU|alu|Add12~3  $ (GND))) # (!\CPU|BusA_r [2] & (!\CPU|alu|Add12~3  & VCC))
// \CPU|alu|Add12~5  = CARRY((\CPU|BusA_r [2] & !\CPU|alu|Add12~3 ))

	.dataa(gnd),
	.datab(\CPU|BusA_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~3 ),
	.combout(\CPU|alu|Add12~4_combout ),
	.cout(\CPU|alu|Add12~5 ));
// synopsys translate_off
defparam \CPU|alu|Add12~4 .lut_mask = 16'hC30C;
defparam \CPU|alu|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector5~8 (
// Equation(s):
// \CPU|alu|Selector5~8_combout  = (\CPU|ALU_Op_r.ALU_OP_INC~q  & ((\CPU|alu|Add12~4_combout ) # ((\CPU|ALU_Op_r.ALU_OP_DEC~q  & \CPU|alu|Add11~4_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_INC~q  & (\CPU|ALU_Op_r.ALU_OP_DEC~q  & (\CPU|alu|Add11~4_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datac(\CPU|alu|Add11~4_combout ),
	.datad(\CPU|alu|Add12~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~8 .lut_mask = 16'hEAC0;
defparam \CPU|alu|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector5~12 (
// Equation(s):
// \CPU|alu|Selector5~12_combout  = (\CPU|alu|Selector5~8_combout ) # ((\CPU|BusA_r [3] & ((\CPU|ALU_Op_r.ALU_OP_LSR~q ) # (\CPU|ALU_Op_r.ALU_OP_ROR~q ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_LSR~q ),
	.datab(\CPU|BusA_r [3]),
	.datac(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.datad(\CPU|alu|Selector5~8_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~12 .lut_mask = 16'hFFC8;
defparam \CPU|alu|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector5~9 (
// Equation(s):
// \CPU|alu|Selector5~9_combout  = (\CPU|alu|Selector5~12_combout ) # ((\CPU|alu|Selector4~12_combout  & (\CPU|alu|Add5~4_combout  $ (\CPU|alu|Add5~6_combout ))))

	.dataa(\CPU|alu|Add5~4_combout ),
	.datab(\CPU|alu|Add5~6_combout ),
	.datac(\CPU|alu|Selector4~12_combout ),
	.datad(\CPU|alu|Selector5~12_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~9 .lut_mask = 16'hFF60;
defparam \CPU|alu|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
fiftyfivenm_lcell_comb \CPU|alu|Add0~2 (
// Equation(s):
// \CPU|alu|Add0~2_combout  = ((\CPU|BusA_r [1] $ (\CPU|BusB [1] $ (!\CPU|alu|ADC_Q[0]~1 )))) # (GND)
// \CPU|alu|Add0~3  = CARRY((\CPU|BusA_r [1] & ((\CPU|BusB [1]) # (!\CPU|alu|ADC_Q[0]~1 ))) # (!\CPU|BusA_r [1] & (\CPU|BusB [1] & !\CPU|alu|ADC_Q[0]~1 )))

	.dataa(\CPU|BusA_r [1]),
	.datab(\CPU|BusB [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|ADC_Q[0]~1 ),
	.combout(\CPU|alu|Add0~2_combout ),
	.cout(\CPU|alu|Add0~3 ));
// synopsys translate_off
defparam \CPU|alu|Add0~2 .lut_mask = 16'h698E;
defparam \CPU|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
fiftyfivenm_lcell_comb \CPU|alu|Add0~4 (
// Equation(s):
// \CPU|alu|Add0~4_combout  = (\CPU|BusB [2] & ((\CPU|BusA_r [2] & (\CPU|alu|Add0~3  & VCC)) # (!\CPU|BusA_r [2] & (!\CPU|alu|Add0~3 )))) # (!\CPU|BusB [2] & ((\CPU|BusA_r [2] & (!\CPU|alu|Add0~3 )) # (!\CPU|BusA_r [2] & ((\CPU|alu|Add0~3 ) # (GND)))))
// \CPU|alu|Add0~5  = CARRY((\CPU|BusB [2] & (!\CPU|BusA_r [2] & !\CPU|alu|Add0~3 )) # (!\CPU|BusB [2] & ((!\CPU|alu|Add0~3 ) # (!\CPU|BusA_r [2]))))

	.dataa(\CPU|BusB [2]),
	.datab(\CPU|BusA_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add0~3 ),
	.combout(\CPU|alu|Add0~4_combout ),
	.cout(\CPU|alu|Add0~5 ));
// synopsys translate_off
defparam \CPU|alu|Add0~4 .lut_mask = 16'h9617;
defparam \CPU|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
fiftyfivenm_lcell_comb \CPU|alu|Add0~6 (
// Equation(s):
// \CPU|alu|Add0~6_combout  = ((\CPU|BusB [3] $ (\CPU|BusA_r [3] $ (!\CPU|alu|Add0~5 )))) # (GND)
// \CPU|alu|Add0~7  = CARRY((\CPU|BusB [3] & ((\CPU|BusA_r [3]) # (!\CPU|alu|Add0~5 ))) # (!\CPU|BusB [3] & (\CPU|BusA_r [3] & !\CPU|alu|Add0~5 )))

	.dataa(\CPU|BusB [3]),
	.datab(\CPU|BusA_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add0~5 ),
	.combout(\CPU|alu|Add0~6_combout ),
	.cout(\CPU|alu|Add0~7 ));
// synopsys translate_off
defparam \CPU|alu|Add0~6 .lut_mask = 16'h698E;
defparam \CPU|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
fiftyfivenm_lcell_comb \CPU|alu|Add0~8 (
// Equation(s):
// \CPU|alu|Add0~8_combout  = \CPU|alu|Add0~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add0~7 ),
	.combout(\CPU|alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add0~8 .lut_mask = 16'hF0F0;
defparam \CPU|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N2
fiftyfivenm_lcell_comb \CPU|alu|process_0~4 (
// Equation(s):
// \CPU|alu|process_0~4_combout  = (\CPU|BCD_en_r~q ) # (((!\CPU|alu|LessThan0~0_combout  & !\CPU|alu|Add0~8_combout )) # (!\CPU|P [3]))

	.dataa(\CPU|alu|LessThan0~0_combout ),
	.datab(\CPU|alu|Add0~8_combout ),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|alu|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|process_0~4 .lut_mask = 16'hF1FF;
defparam \CPU|alu|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector5~4 (
// Equation(s):
// \CPU|alu|Selector5~4_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|alu|Add0~4_combout  $ (((!\CPU|alu|process_0~4_combout  & !\CPU|alu|Add0~2_combout )))))

	.dataa(\CPU|alu|process_0~4_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(\CPU|alu|Add0~4_combout ),
	.datad(\CPU|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~4 .lut_mask = 16'hC084;
defparam \CPU|alu|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector5~11 (
// Equation(s):
// \CPU|alu|Selector5~11_combout  = (\CPU|alu|Selector5~13_combout ) # ((\CPU|alu|Selector5~7_combout ) # ((\CPU|alu|Selector5~9_combout ) # (\CPU|alu|Selector5~4_combout )))

	.dataa(\CPU|alu|Selector5~13_combout ),
	.datab(\CPU|alu|Selector5~7_combout ),
	.datac(\CPU|alu|Selector5~9_combout ),
	.datad(\CPU|alu|Selector5~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector5~11 .lut_mask = 16'hFFFE;
defparam \CPU|alu|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
fiftyfivenm_lcell_comb \CPU|alu|Q[2]~3 (
// Equation(s):
// \CPU|alu|Q[2]~3_combout  = (\CPU|BCD_en_r~q ) # (((\CPU|BusA_r [2] & \CPU|BusB [2])) # (!\CPU|P [3]))

	.dataa(\CPU|BusA_r [2]),
	.datab(\CPU|BusB [2]),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|alu|Q[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[2]~3 .lut_mask = 16'hF8FF;
defparam \CPU|alu|Q[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
fiftyfivenm_lcell_comb \CPU|alu|Q[2]~4 (
// Equation(s):
// \CPU|alu|Q[2]~4_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (((\CPU|alu|Q[2]~3_combout  & \CPU|alu|process_2~0_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Selector5~11_combout ))

	.dataa(\CPU|alu|Selector5~11_combout ),
	.datab(\CPU|alu|Q[2]~3_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|process_2~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[2]~4 .lut_mask = 16'hCA0A;
defparam \CPU|alu|Q[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
fiftyfivenm_lcell_comb \CPU|Add1~2 (
// Equation(s):
// \CPU|Add1~2_combout  = (\CPU|S [1] & (!\CPU|Add1~1 )) # (!\CPU|S [1] & ((\CPU|Add1~1 ) # (GND)))
// \CPU|Add1~3  = CARRY((!\CPU|Add1~1 ) # (!\CPU|S [1]))

	.dataa(gnd),
	.datab(\CPU|S [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~1 ),
	.combout(\CPU|Add1~2_combout ),
	.cout(\CPU|Add1~3 ));
// synopsys translate_off
defparam \CPU|Add1~2 .lut_mask = 16'h3C3F;
defparam \CPU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
fiftyfivenm_lcell_comb \CPU|S[1]~6 (
// Equation(s):
// \CPU|S[1]~6_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[1]~2_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~2_combout ))

	.dataa(\CPU|Add1~2_combout ),
	.datab(\CPU|mcode|Mux267~2_combout ),
	.datac(gnd),
	.datad(\CPU|alu|Q[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|S[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[1]~6 .lut_mask = 16'hEE22;
defparam \CPU|S[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
fiftyfivenm_lcell_comb \CPU|Add2~2 (
// Equation(s):
// \CPU|Add2~2_combout  = (\CPU|S [1] & (\CPU|Add2~1  & VCC)) # (!\CPU|S [1] & (!\CPU|Add2~1 ))
// \CPU|Add2~3  = CARRY((!\CPU|S [1] & !\CPU|Add2~1 ))

	.dataa(gnd),
	.datab(\CPU|S [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~1 ),
	.combout(\CPU|Add2~2_combout ),
	.cout(\CPU|Add2~3 ));
// synopsys translate_off
defparam \CPU|Add2~2 .lut_mask = 16'hC303;
defparam \CPU|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N29
dffeas \CPU|S[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[1]~6_combout ),
	.asdata(\CPU|Add2~2_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[1] .is_wysiwyg = "true";
defparam \CPU|S[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
fiftyfivenm_lcell_comb \CPU|Add1~4 (
// Equation(s):
// \CPU|Add1~4_combout  = (\CPU|S [2] & (\CPU|Add1~3  $ (GND))) # (!\CPU|S [2] & (!\CPU|Add1~3  & VCC))
// \CPU|Add1~5  = CARRY((\CPU|S [2] & !\CPU|Add1~3 ))

	.dataa(\CPU|S [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~3 ),
	.combout(\CPU|Add1~4_combout ),
	.cout(\CPU|Add1~5 ));
// synopsys translate_off
defparam \CPU|Add1~4 .lut_mask = 16'hA50A;
defparam \CPU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
fiftyfivenm_lcell_comb \CPU|S[2]~5 (
// Equation(s):
// \CPU|S[2]~5_combout  = (\CPU|mcode|Mux267~2_combout  & (\CPU|alu|Q[2]~4_combout )) # (!\CPU|mcode|Mux267~2_combout  & ((\CPU|Add1~4_combout )))

	.dataa(\CPU|alu|Q[2]~4_combout ),
	.datab(\CPU|mcode|Mux267~2_combout ),
	.datac(gnd),
	.datad(\CPU|Add1~4_combout ),
	.cin(gnd),
	.combout(\CPU|S[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[2]~5 .lut_mask = 16'hBB88;
defparam \CPU|S[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
fiftyfivenm_lcell_comb \CPU|Add2~4 (
// Equation(s):
// \CPU|Add2~4_combout  = (\CPU|S [2] & ((GND) # (!\CPU|Add2~3 ))) # (!\CPU|S [2] & (\CPU|Add2~3  $ (GND)))
// \CPU|Add2~5  = CARRY((\CPU|S [2]) # (!\CPU|Add2~3 ))

	.dataa(gnd),
	.datab(\CPU|S [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~3 ),
	.combout(\CPU|Add2~4_combout ),
	.cout(\CPU|Add2~5 ));
// synopsys translate_off
defparam \CPU|Add2~4 .lut_mask = 16'h3CCF;
defparam \CPU|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N27
dffeas \CPU|S[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[2]~5_combout ),
	.asdata(\CPU|Add2~4_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[2] .is_wysiwyg = "true";
defparam \CPU|S[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
fiftyfivenm_lcell_comb \CPU|Add1~6 (
// Equation(s):
// \CPU|Add1~6_combout  = (\CPU|S [3] & (!\CPU|Add1~5 )) # (!\CPU|S [3] & ((\CPU|Add1~5 ) # (GND)))
// \CPU|Add1~7  = CARRY((!\CPU|Add1~5 ) # (!\CPU|S [3]))

	.dataa(\CPU|S [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~5 ),
	.combout(\CPU|Add1~6_combout ),
	.cout(\CPU|Add1~7 ));
// synopsys translate_off
defparam \CPU|Add1~6 .lut_mask = 16'h5A5F;
defparam \CPU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
fiftyfivenm_lcell_comb \CPU|S[3]~4 (
// Equation(s):
// \CPU|S[3]~4_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[3]~6_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~6_combout ))

	.dataa(\CPU|Add1~6_combout ),
	.datab(\CPU|mcode|Mux267~2_combout ),
	.datac(gnd),
	.datad(\CPU|alu|Q[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|S[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[3]~4 .lut_mask = 16'hEE22;
defparam \CPU|S[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
fiftyfivenm_lcell_comb \CPU|Add2~6 (
// Equation(s):
// \CPU|Add2~6_combout  = (\CPU|S [3] & (\CPU|Add2~5  & VCC)) # (!\CPU|S [3] & (!\CPU|Add2~5 ))
// \CPU|Add2~7  = CARRY((!\CPU|S [3] & !\CPU|Add2~5 ))

	.dataa(\CPU|S [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~5 ),
	.combout(\CPU|Add2~6_combout ),
	.cout(\CPU|Add2~7 ));
// synopsys translate_off
defparam \CPU|Add2~6 .lut_mask = 16'hA505;
defparam \CPU|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N7
dffeas \CPU|S[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[3]~4_combout ),
	.asdata(\CPU|Add2~6_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[3] .is_wysiwyg = "true";
defparam \CPU|S[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N11
dffeas \CPU|Y[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[3] .is_wysiwyg = "true";
defparam \CPU|Y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
fiftyfivenm_lcell_comb \CPU|Selector4~1 (
// Equation(s):
// \CPU|Selector4~1_combout  = (\CPU|S [3] & ((\CPU|mcode|Mux272~3_combout ) # ((\CPU|mcode|Mux271~3_combout  & \CPU|Y [3])))) # (!\CPU|S [3] & (((\CPU|mcode|Mux271~3_combout  & \CPU|Y [3]))))

	.dataa(\CPU|S [3]),
	.datab(\CPU|mcode|Mux272~3_combout ),
	.datac(\CPU|mcode|Mux271~3_combout ),
	.datad(\CPU|Y [3]),
	.cin(gnd),
	.combout(\CPU|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~1 .lut_mask = 16'hF888;
defparam \CPU|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
fiftyfivenm_lcell_comb \CPU|Selector4~3 (
// Equation(s):
// \CPU|Selector4~3_combout  = (\CPU|Selector4~1_combout ) # ((\CPU|X [3] & ((\CPU|mcode|Mux270~6_combout ) # (\CPU|Selector4~2_combout ))))

	.dataa(\CPU|X [3]),
	.datab(\CPU|mcode|Mux270~6_combout ),
	.datac(\CPU|Selector4~2_combout ),
	.datad(\CPU|Selector4~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~3 .lut_mask = 16'hFFA8;
defparam \CPU|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
fiftyfivenm_lcell_comb \CPU|Selector4~4 (
// Equation(s):
// \CPU|Selector4~4_combout  = (!\CPU|IR [7] & (\CPU|mcode|Equal19~2_combout  & (\CPU|mcode|Mux259~0_combout  & \CPU|ABC [3])))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|mcode|Equal19~2_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|ABC [3]),
	.cin(gnd),
	.combout(\CPU|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~4 .lut_mask = 16'h4000;
defparam \CPU|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N12
fiftyfivenm_lcell_comb \CPU|BusA~0 (
// Equation(s):
// \CPU|BusA~0_combout  = (\CPU|mcode|Mux274~0_combout ) # ((\CPU|IR [4] & ((\CPU|mcode|Mux268~1_combout ))) # (!\CPU|IR [4] & (\CPU|mcode|Mux268~3_combout )))

	.dataa(\CPU|mcode|Mux274~0_combout ),
	.datab(\CPU|mcode|Mux268~3_combout ),
	.datac(\CPU|mcode|Mux268~1_combout ),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|BusA~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusA~0 .lut_mask = 16'hFAEE;
defparam \CPU|BusA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
fiftyfivenm_lcell_comb \CPU|Selector4~5 (
// Equation(s):
// \CPU|Selector4~5_combout  = (\CPU|Selector4~4_combout ) # ((\CPU|BusA~0_combout ) # ((\CPU|X [3] & \CPU|mcode|Equal22~0_combout )))

	.dataa(\CPU|X [3]),
	.datab(\CPU|mcode|Equal22~0_combout ),
	.datac(\CPU|Selector4~4_combout ),
	.datad(\CPU|BusA~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~5 .lut_mask = 16'hFFF8;
defparam \CPU|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
fiftyfivenm_lcell_comb \CPU|Selector4~6 (
// Equation(s):
// \CPU|Selector4~6_combout  = (\CPU|Selector4~0_combout ) # ((\CPU|Selector4~3_combout ) # ((\CPU|DL[3]~3_combout  & \CPU|Selector4~5_combout )))

	.dataa(\CPU|Selector4~0_combout ),
	.datab(\CPU|DL[3]~3_combout ),
	.datac(\CPU|Selector4~3_combout ),
	.datad(\CPU|Selector4~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~6 .lut_mask = 16'hFEFA;
defparam \CPU|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N25
dffeas \CPU|BusA_r[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector4~6_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[3] .is_wysiwyg = "true";
defparam \CPU|BusA_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector4~2 (
// Equation(s):
// \CPU|alu|Selector4~2_combout  = (\CPU|alu|Selector6~0_combout  & \CPU|BusA_r [3])

	.dataa(gnd),
	.datab(\CPU|alu|Selector6~0_combout ),
	.datac(gnd),
	.datad(\CPU|BusA_r [3]),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~2 .lut_mask = 16'hCC00;
defparam \CPU|alu|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
fiftyfivenm_lcell_comb \CPU|alu|Selector4~3 (
// Equation(s):
// \CPU|alu|Selector4~3_combout  = (\CPU|BusA_r [3] & ((\CPU|BusB [3] & ((\CPU|ALU_Op_r.ALU_OP_AND~q ))) # (!\CPU|BusB [3] & (\CPU|ALU_Op_r.ALU_OP_EOR~q )))) # (!\CPU|BusA_r [3] & (\CPU|ALU_Op_r.ALU_OP_EOR~q  & ((\CPU|BusB [3]))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datab(\CPU|BusA_r [3]),
	.datac(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datad(\CPU|BusB [3]),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~3 .lut_mask = 16'hE288;
defparam \CPU|alu|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector4~4 (
// Equation(s):
// \CPU|alu|Selector4~4_combout  = (\CPU|alu|Selector4~2_combout ) # ((\CPU|alu|Selector4~3_combout ) # ((\CPU|alu|Add5~8_combout  & \CPU|alu|Selector6~3_combout )))

	.dataa(\CPU|alu|Selector4~2_combout ),
	.datab(\CPU|alu|Add5~8_combout ),
	.datac(\CPU|alu|Selector6~3_combout ),
	.datad(\CPU|alu|Selector4~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~4 .lut_mask = 16'hFFEA;
defparam \CPU|alu|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
fiftyfivenm_lcell_comb \CPU|alu|Q_t~1 (
// Equation(s):
// \CPU|alu|Q_t~1_combout  = (\CPU|ALU_Op_r.ALU_OP_ASL~q ) # (\CPU|ALU_Op_r.ALU_OP_ROL~q )

	.dataa(gnd),
	.datab(\CPU|ALU_Op_r.ALU_OP_ASL~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Q_t~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q_t~1 .lut_mask = 16'hFCFC;
defparam \CPU|alu|Q_t~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector4~8 (
// Equation(s):
// \CPU|alu|Selector4~8_combout  = (\CPU|ALU_Op_r.ALU_OP_OR~q  & ((\CPU|BusB [3]) # ((\CPU|BusA_r [2] & \CPU|alu|Q_t~1_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_OR~q  & (((\CPU|BusA_r [2] & \CPU|alu|Q_t~1_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datab(\CPU|BusB [3]),
	.datac(\CPU|BusA_r [2]),
	.datad(\CPU|alu|Q_t~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~8 .lut_mask = 16'hF888;
defparam \CPU|alu|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
fiftyfivenm_lcell_comb \CPU|alu|Q_t~0 (
// Equation(s):
// \CPU|alu|Q_t~0_combout  = (\CPU|ALU_Op_r.ALU_OP_ROR~q ) # (\CPU|ALU_Op_r.ALU_OP_LSR~q )

	.dataa(gnd),
	.datab(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_LSR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Q_t~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q_t~0 .lut_mask = 16'hFCFC;
defparam \CPU|alu|Q_t~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
fiftyfivenm_lcell_comb \CPU|alu|process_2~1 (
// Equation(s):
// \CPU|alu|process_2~1_combout  = (\CPU|BusA_r [4] & \CPU|BusB [4])

	.dataa(gnd),
	.datab(\CPU|BusA_r [4]),
	.datac(\CPU|BusB [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|process_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|process_2~1 .lut_mask = 16'hC0C0;
defparam \CPU|alu|process_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
fiftyfivenm_lcell_comb \CPU|alu|Add12~6 (
// Equation(s):
// \CPU|alu|Add12~6_combout  = (\CPU|BusA_r [3] & (!\CPU|alu|Add12~5 )) # (!\CPU|BusA_r [3] & ((\CPU|alu|Add12~5 ) # (GND)))
// \CPU|alu|Add12~7  = CARRY((!\CPU|alu|Add12~5 ) # (!\CPU|BusA_r [3]))

	.dataa(\CPU|BusA_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~5 ),
	.combout(\CPU|alu|Add12~6_combout ),
	.cout(\CPU|alu|Add12~7 ));
// synopsys translate_off
defparam \CPU|alu|Add12~6 .lut_mask = 16'h5A5F;
defparam \CPU|alu|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
fiftyfivenm_lcell_comb \CPU|alu|Add11~6 (
// Equation(s):
// \CPU|alu|Add11~6_combout  = (\CPU|BusA_r [3] & (\CPU|alu|Add11~5  & VCC)) # (!\CPU|BusA_r [3] & (!\CPU|alu|Add11~5 ))
// \CPU|alu|Add11~7  = CARRY((!\CPU|BusA_r [3] & !\CPU|alu|Add11~5 ))

	.dataa(\CPU|BusA_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~5 ),
	.combout(\CPU|alu|Add11~6_combout ),
	.cout(\CPU|alu|Add11~7 ));
// synopsys translate_off
defparam \CPU|alu|Add11~6 .lut_mask = 16'hA505;
defparam \CPU|alu|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector4~6 (
// Equation(s):
// \CPU|alu|Selector4~6_combout  = (\CPU|alu|Add12~6_combout  & ((\CPU|ALU_Op_r.ALU_OP_INC~q ) # ((\CPU|ALU_Op_r.ALU_OP_DEC~q  & \CPU|alu|Add11~6_combout )))) # (!\CPU|alu|Add12~6_combout  & (\CPU|ALU_Op_r.ALU_OP_DEC~q  & ((\CPU|alu|Add11~6_combout ))))

	.dataa(\CPU|alu|Add12~6_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datad(\CPU|alu|Add11~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~6 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector4~5 (
// Equation(s):
// \CPU|alu|Selector4~5_combout  = (\CPU|alu|Selector4~12_combout  & (\CPU|alu|Add5~8_combout  $ (((!\CPU|alu|Add5~6_combout ) # (!\CPU|alu|Add5~4_combout )))))

	.dataa(\CPU|alu|Add5~4_combout ),
	.datab(\CPU|alu|Add5~6_combout ),
	.datac(\CPU|alu|Selector4~12_combout ),
	.datad(\CPU|alu|Add5~8_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~5 .lut_mask = 16'h8070;
defparam \CPU|alu|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector4~7 (
// Equation(s):
// \CPU|alu|Selector4~7_combout  = (\CPU|alu|Selector4~6_combout ) # ((\CPU|alu|Selector4~5_combout ) # ((\CPU|ALU_Op_r.ALU_OP_ARR~q  & \CPU|alu|process_2~1_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datab(\CPU|alu|process_2~1_combout ),
	.datac(\CPU|alu|Selector4~6_combout ),
	.datad(\CPU|alu|Selector4~5_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~7 .lut_mask = 16'hFFF8;
defparam \CPU|alu|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector4~9 (
// Equation(s):
// \CPU|alu|Selector4~9_combout  = (\CPU|alu|Selector4~8_combout ) # ((\CPU|alu|Selector4~7_combout ) # ((\CPU|alu|Q_t~0_combout  & \CPU|BusA_r [4])))

	.dataa(\CPU|alu|Selector4~8_combout ),
	.datab(\CPU|alu|Q_t~0_combout ),
	.datac(\CPU|alu|Selector4~7_combout ),
	.datad(\CPU|BusA_r [4]),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~9 .lut_mask = 16'hFEFA;
defparam \CPU|alu|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector4~10 (
// Equation(s):
// \CPU|alu|Selector4~10_combout  = \CPU|alu|Add0~6_combout  $ (((!\CPU|alu|process_0~4_combout  & ((\CPU|alu|Add0~2_combout ) # (\CPU|alu|Add0~4_combout )))))

	.dataa(\CPU|alu|process_0~4_combout ),
	.datab(\CPU|alu|Add0~2_combout ),
	.datac(\CPU|alu|Add0~4_combout ),
	.datad(\CPU|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~10 .lut_mask = 16'hAB54;
defparam \CPU|alu|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector4~11 (
// Equation(s):
// \CPU|alu|Selector4~11_combout  = (\CPU|alu|Selector4~4_combout ) # ((\CPU|alu|Selector4~9_combout ) # ((\CPU|ALU_Op_r.ALU_OP_ADC~q  & \CPU|alu|Selector4~10_combout )))

	.dataa(\CPU|alu|Selector4~4_combout ),
	.datab(\CPU|alu|Selector4~9_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datad(\CPU|alu|Selector4~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector4~11 .lut_mask = 16'hFEEE;
defparam \CPU|alu|Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
fiftyfivenm_lcell_comb \CPU|alu|Add9~0 (
// Equation(s):
// \CPU|alu|Add9~0_combout  = (\CPU|BusA_r [2] & \CPU|BusB [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|BusA_r [2]),
	.datad(\CPU|BusB [2]),
	.cin(gnd),
	.combout(\CPU|alu|Add9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add9~0 .lut_mask = 16'hF000;
defparam \CPU|alu|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector11~0 (
// Equation(s):
// \CPU|alu|Selector11~0_combout  = (\CPU|BusA_r [0] & (!\CPU|BusB [0] & ((!\CPU|BusA_r [1]) # (!\CPU|BusB [1])))) # (!\CPU|BusA_r [0] & (((!\CPU|BusA_r [1])) # (!\CPU|BusB [1])))

	.dataa(\CPU|BusA_r [0]),
	.datab(\CPU|BusB [1]),
	.datac(\CPU|BusB [0]),
	.datad(\CPU|BusA_r [1]),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~0 .lut_mask = 16'h135F;
defparam \CPU|alu|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
fiftyfivenm_lcell_comb \CPU|alu|Q2_t~4 (
// Equation(s):
// \CPU|alu|Q2_t~4_combout  = (\CPU|alu|process_1~0_combout  & ((\CPU|alu|process_2~0_combout ) # ((\CPU|alu|Add9~0_combout  & !\CPU|alu|Selector11~0_combout ))))

	.dataa(\CPU|alu|Add9~0_combout ),
	.datab(\CPU|alu|process_2~0_combout ),
	.datac(\CPU|alu|process_1~0_combout ),
	.datad(\CPU|alu|Selector11~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q2_t~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q2_t~4 .lut_mask = 16'hC0E0;
defparam \CPU|alu|Q2_t~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
fiftyfivenm_lcell_comb \CPU|alu|Q[3]~5 (
// Equation(s):
// \CPU|alu|Q[3]~5_combout  = \CPU|alu|process_2~1_combout  $ (((\CPU|alu|Q2_t~4_combout  & ((\CPU|alu|process_2~0_combout ) # (\CPU|alu|Add9~0_combout )))))

	.dataa(\CPU|alu|process_2~1_combout ),
	.datab(\CPU|alu|process_2~0_combout ),
	.datac(\CPU|alu|Add9~0_combout ),
	.datad(\CPU|alu|Q2_t~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[3]~5 .lut_mask = 16'h56AA;
defparam \CPU|alu|Q[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
fiftyfivenm_lcell_comb \CPU|alu|Q[3]~6 (
// Equation(s):
// \CPU|alu|Q[3]~6_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & ((\CPU|alu|Q[3]~5_combout ))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Selector4~11_combout ))

	.dataa(\CPU|alu|Selector4~11_combout ),
	.datab(gnd),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Q[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[3]~6 .lut_mask = 16'hFA0A;
defparam \CPU|alu|Q[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
fiftyfivenm_lcell_comb \CPU|tmpP~26 (
// Equation(s):
// \CPU|tmpP~26_combout  = (!\CPU|Mux17~0_combout  & ((\CPU|mcode|Mux277~5_combout  & ((\CPU|alu|Q[3]~6_combout ))) # (!\CPU|mcode|Mux277~5_combout  & (\CPU|P [3]))))

	.dataa(\CPU|P [3]),
	.datab(\CPU|mcode|Mux277~5_combout ),
	.datac(\CPU|Mux17~0_combout ),
	.datad(\CPU|alu|Q[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~26 .lut_mask = 16'h0E02;
defparam \CPU|tmpP~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
fiftyfivenm_lcell_comb \CPU|tmpP~27 (
// Equation(s):
// \CPU|tmpP~27_combout  = (\CPU|RstCycle~q  & ((\CPU|tmpP~26_combout ) # ((\CPU|Mux17~0_combout  & \CPU|IR [5]))))

	.dataa(\CPU|Mux17~0_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|tmpP~26_combout ),
	.datad(\CPU|RstCycle~q ),
	.cin(gnd),
	.combout(\CPU|tmpP~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~27 .lut_mask = 16'hF800;
defparam \CPU|tmpP~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N31
dffeas \CPU|P[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|tmpP~27_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[3] .is_wysiwyg = "true";
defparam \CPU|P[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
fiftyfivenm_lcell_comb \CPU|alu|process_1~0 (
// Equation(s):
// \CPU|alu|process_1~0_combout  = (!\CPU|BCD_en_r~q  & \CPU|P [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|alu|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|process_1~0 .lut_mask = 16'h0F00;
defparam \CPU|alu|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N2
fiftyfivenm_lcell_comb \RICOH|Add0~2 (
// Equation(s):
// \RICOH|Add0~2_combout  = (\RICOH|VRAM_ADDR [1] & (!\RICOH|Add0~1 )) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|Add0~1 ) # (GND)))
// \RICOH|Add0~3  = CARRY((!\RICOH|Add0~1 ) # (!\RICOH|VRAM_ADDR [1]))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~1 ),
	.combout(\RICOH|Add0~2_combout ),
	.cout(\RICOH|Add0~3 ));
// synopsys translate_off
defparam \RICOH|Add0~2 .lut_mask = 16'h5A5F;
defparam \RICOH|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N4
fiftyfivenm_lcell_comb \RICOH|Add0~4 (
// Equation(s):
// \RICOH|Add0~4_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|Add0~3  $ (GND))) # (!\RICOH|VRAM_ADDR [2] & (!\RICOH|Add0~3  & VCC))
// \RICOH|Add0~5  = CARRY((\RICOH|VRAM_ADDR [2] & !\RICOH|Add0~3 ))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~3 ),
	.combout(\RICOH|Add0~4_combout ),
	.cout(\RICOH|Add0~5 ));
// synopsys translate_off
defparam \RICOH|Add0~4 .lut_mask = 16'hA50A;
defparam \RICOH|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~16 (
// Equation(s):
// \RICOH|VRAM_ADDR~16_combout  = (\RICOH|VRAM_ADDR[11]~0_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & (\CPU|DL[2]~2_combout )) # (!\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|Add0~4_combout )))))

	.dataa(\RICOH|gfxbus|Equal6~0_combout ),
	.datab(\CPU|DL[2]~2_combout ),
	.datac(\RICOH|VRAM_ADDR[11]~0_combout ),
	.datad(\RICOH|Add0~4_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~16 .lut_mask = 16'hD080;
defparam \RICOH|VRAM_ADDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
fiftyfivenm_lcell_comb \CPU|DL[1]~feeder (
// Equation(s):
// \CPU|DL[1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(\CPU|DL[1]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|DL[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[1]~feeder .lut_mask = 16'hAAAA;
defparam \CPU|DL[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~4 (
// Equation(s):
// \CPU|mcode|Mux289~4_combout  = (\CPU|IR [1] & ((\CPU|IR [4] & (\CPU|mcode|Mux108~3_combout )) # (!\CPU|IR [4] & ((\CPU|mcode|Mux108~4_combout )))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux108~3_combout ),
	.datad(\CPU|mcode|Mux108~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~4 .lut_mask = 16'hA280;
defparam \CPU|mcode|Mux289~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux289~5 (
// Equation(s):
// \CPU|mcode|Mux289~5_combout  = (\CPU|IR [0] & (((\CPU|mcode|Mux289~3_combout )))) # (!\CPU|IR [0] & (\CPU|mcode|Mux244~0_combout  & ((\CPU|mcode|Mux289~4_combout ))))

	.dataa(\CPU|mcode|Mux244~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux289~3_combout ),
	.datad(\CPU|mcode|Mux289~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux289~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux289~5 .lut_mask = 16'hE2C0;
defparam \CPU|mcode|Mux289~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N10
fiftyfivenm_lcell_comb \CPU|mcode|process_0~0 (
// Equation(s):
// \CPU|mcode|process_0~0_combout  = (\CPU|mcode|Mux255~0_combout  & (!\CPU|IR [0] & (\CPU|mcode|Mux32~4_combout  & \CPU|mcode|Equal21~0_combout )))

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux32~4_combout ),
	.datad(\CPU|mcode|Equal21~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|process_0~0 .lut_mask = 16'h2000;
defparam \CPU|mcode|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~13 (
// Equation(s):
// \CPU|mcode|Mux264~13_combout  = (\CPU|MCycle [2]) # ((\CPU|MCycle [0]) # ((!\CPU|IR [5] & \CPU|MCycle [1])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~13 .lut_mask = 16'hFFBA;
defparam \CPU|mcode|Mux264~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~14 (
// Equation(s):
// \CPU|mcode|Mux264~14_combout  = (\CPU|IR [0]) # ((\CPU|IR [4]) # ((\CPU|mcode|Mux264~13_combout ) # (!\CPU|mcode|process_0~0_combout )))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|process_0~0_combout ),
	.datad(\CPU|mcode|Mux264~13_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~14 .lut_mask = 16'hFFEF;
defparam \CPU|mcode|Mux264~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux123~0 (
// Equation(s):
// \CPU|mcode|Mux123~0_combout  = (\CPU|IR [6] & (((\CPU|IR [5])))) # (!\CPU|IR [6] & (\CPU|Equal0~2_combout  & (\CPU|IR [5] $ (\CPU|MCycle [2]))))

	.dataa(\CPU|Equal0~2_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux123~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux123~0 .lut_mask = 16'hC2C8;
defparam \CPU|mcode|Mux123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux123~1 (
// Equation(s):
// \CPU|mcode|Mux123~1_combout  = (\CPU|mcode|Mux123~0_combout  & (((\CPU|Equal0~6_combout ) # (!\CPU|IR [6])))) # (!\CPU|mcode|Mux123~0_combout  & (\CPU|Equal0~4_combout  & ((\CPU|IR [6]))))

	.dataa(\CPU|Equal0~4_combout ),
	.datab(\CPU|Equal0~6_combout ),
	.datac(\CPU|mcode|Mux123~0_combout ),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux123~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux123~1 .lut_mask = 16'hCAF0;
defparam \CPU|mcode|Mux123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~15 (
// Equation(s):
// \CPU|mcode|Mux264~15_combout  = (!\CPU|IR [2] & (!\CPU|IR [1] & (!\CPU|IR [7] & !\CPU|IR [4])))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~15 .lut_mask = 16'h0001;
defparam \CPU|mcode|Mux264~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~16 (
// Equation(s):
// \CPU|mcode|Mux264~16_combout  = (!\CPU|IR [3] & (\CPU|mcode|Mux123~1_combout  & \CPU|mcode|Mux264~15_combout ))

	.dataa(\CPU|IR [3]),
	.datab(gnd),
	.datac(\CPU|mcode|Mux123~1_combout ),
	.datad(\CPU|mcode|Mux264~15_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~16 .lut_mask = 16'h5000;
defparam \CPU|mcode|Mux264~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~10 (
// Equation(s):
// \CPU|mcode|Mux264~10_combout  = (\CPU|IR [4] & !\CPU|IR [3])

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~10 .lut_mask = 16'h0C0C;
defparam \CPU|mcode|Mux264~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~17 (
// Equation(s):
// \CPU|mcode|Mux264~17_combout  = (\CPU|IR [0]) # ((!\CPU|mcode|Mux264~16_combout  & ((!\CPU|mcode|Mux264~10_combout ) # (!\CPU|Equal0~1_combout ))))

	.dataa(\CPU|mcode|Mux264~16_combout ),
	.datab(\CPU|Equal0~1_combout ),
	.datac(\CPU|mcode|Mux264~10_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~17 .lut_mask = 16'hFF15;
defparam \CPU|mcode|Mux264~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~18 (
// Equation(s):
// \CPU|mcode|Mux264~18_combout  = (\CPU|IR [1] & (((\CPU|IR [2])))) # (!\CPU|IR [1] & ((\CPU|IR [2] & (\CPU|mcode|Mux264~14_combout )) # (!\CPU|IR [2] & ((\CPU|mcode|Mux264~17_combout )))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux264~14_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux264~17_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~18 .lut_mask = 16'hE5E0;
defparam \CPU|mcode|Mux264~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~19 (
// Equation(s):
// \CPU|mcode|Mux264~19_combout  = (\CPU|IR [3] & (!\CPU|MCycle [0] & !\CPU|IR [4])) # (!\CPU|IR [3] & (\CPU|MCycle [0] $ (\CPU|IR [4])))

	.dataa(\CPU|IR [3]),
	.datab(gnd),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~19 .lut_mask = 16'h055A;
defparam \CPU|mcode|Mux264~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~23 (
// Equation(s):
// \CPU|mcode|Mux264~23_combout  = (\CPU|Equal0~4_combout  & ((\CPU|IR [3] & ((\CPU|IR [4]))) # (!\CPU|IR [3] & (\CPU|IR [0]))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~23 .lut_mask = 16'hCA00;
defparam \CPU|mcode|Mux264~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~20 (
// Equation(s):
// \CPU|mcode|Mux264~20_combout  = (\CPU|mcode|process_0~1_combout  & ((\CPU|mcode|Mux264~23_combout ) # ((\CPU|mcode|Mux172~0_combout  & \CPU|mcode|Mux264~19_combout ))))

	.dataa(\CPU|mcode|Mux172~0_combout ),
	.datab(\CPU|mcode|Mux264~19_combout ),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux264~23_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~20 .lut_mask = 16'hF080;
defparam \CPU|mcode|Mux264~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~22 (
// Equation(s):
// \CPU|mcode|Mux264~22_combout  = (\CPU|IR [3] & (\CPU|Equal0~4_combout  & ((\CPU|IR [4])))) # (!\CPU|IR [3] & (((\CPU|Equal0~3_combout ))))

	.dataa(\CPU|Equal0~4_combout ),
	.datab(\CPU|Equal0~3_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~22 .lut_mask = 16'hAC0C;
defparam \CPU|mcode|Mux264~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~12 (
// Equation(s):
// \CPU|mcode|Mux264~12_combout  = (\CPU|IR [0] & (\CPU|mcode|process_0~1_combout  & \CPU|mcode|Mux264~22_combout ))

	.dataa(\CPU|IR [0]),
	.datab(gnd),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux264~22_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~12 .lut_mask = 16'hA000;
defparam \CPU|mcode|Mux264~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux264~21 (
// Equation(s):
// \CPU|mcode|Mux264~21_combout  = (\CPU|IR [1] & ((\CPU|mcode|Mux264~18_combout  & (!\CPU|mcode|Mux264~20_combout )) # (!\CPU|mcode|Mux264~18_combout  & ((!\CPU|mcode|Mux264~12_combout ))))) # (!\CPU|IR [1] & (\CPU|mcode|Mux264~18_combout ))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux264~18_combout ),
	.datac(\CPU|mcode|Mux264~20_combout ),
	.datad(\CPU|mcode|Mux264~12_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux264~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux264~21 .lut_mask = 16'h4C6E;
defparam \CPU|mcode|Mux264~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
fiftyfivenm_lcell_comb \CPU|DL[0]~8 (
// Equation(s):
// \CPU|DL[0]~8_combout  = (\CPU|mcode|Mux289~5_combout ) # (!\CPU|mcode|Mux264~21_combout )

	.dataa(gnd),
	.datab(\CPU|mcode|Mux289~5_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux264~21_combout ),
	.cin(gnd),
	.combout(\CPU|DL[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[0]~8 .lut_mask = 16'hCCFF;
defparam \CPU|DL[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N3
dffeas \CPU|DL[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[1]~feeder_combout ),
	.asdata(\CPU|alu|Q[1]~2_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~5_combout ),
	.ena(\CPU|DL[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[1] .is_wysiwyg = "true";
defparam \CPU|DL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
fiftyfivenm_lcell_comb \CPU|PC[1]~1 (
// Equation(s):
// \CPU|PC[1]~1_combout  = (\CPU|mcode|Mux266~10_combout  & ((\CPU|PCAdder[1]~1_combout ))) # (!\CPU|mcode|Mux266~10_combout  & (\CPU|DL [1]))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|DL [1]),
	.datac(gnd),
	.datad(\CPU|PCAdder[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|PC[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[1]~1 .lut_mask = 16'hEE44;
defparam \CPU|PC[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
fiftyfivenm_lcell_comb \CPU|DL[0]~feeder (
// Equation(s):
// \CPU|DL[0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|DL[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N25
dffeas \CPU|DL[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[0]~feeder_combout ),
	.asdata(\CPU|alu|Q[0]~13_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~5_combout ),
	.ena(\CPU|DL[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[0] .is_wysiwyg = "true";
defparam \CPU|DL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
fiftyfivenm_lcell_comb \CPU|Add5~0 (
// Equation(s):
// \CPU|Add5~0_combout  = (\CPU|DL [0] & (\CPU|PC [0] $ (VCC))) # (!\CPU|DL [0] & (\CPU|PC [0] & VCC))
// \CPU|Add5~1  = CARRY((\CPU|DL [0] & \CPU|PC [0]))

	.dataa(\CPU|DL [0]),
	.datab(\CPU|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add5~0_combout ),
	.cout(\CPU|Add5~1 ));
// synopsys translate_off
defparam \CPU|Add5~0 .lut_mask = 16'h6688;
defparam \CPU|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
fiftyfivenm_lcell_comb \CPU|PCAdder[0]~0 (
// Equation(s):
// \CPU|PCAdder[0]~0_combout  = (\CPU|mcode|Mux291~4_combout  & ((\CPU|Add5~0_combout ))) # (!\CPU|mcode|Mux291~4_combout  & (\CPU|PC [0]))

	.dataa(gnd),
	.datab(\CPU|PC [0]),
	.datac(\CPU|Add5~0_combout ),
	.datad(\CPU|mcode|Mux291~4_combout ),
	.cin(gnd),
	.combout(\CPU|PCAdder[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[0]~0 .lut_mask = 16'hF0CC;
defparam \CPU|PCAdder[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
fiftyfivenm_lcell_comb \CPU|PC[0]~0 (
// Equation(s):
// \CPU|PC[0]~0_combout  = (\CPU|mcode|Mux266~10_combout  & ((\CPU|PCAdder[0]~0_combout ))) # (!\CPU|mcode|Mux266~10_combout  & (\CPU|DL [0]))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|DL [0]),
	.datac(gnd),
	.datad(\CPU|PCAdder[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[0]~0 .lut_mask = 16'hEE44;
defparam \CPU|PC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
fiftyfivenm_lcell_comb \CPU|Add0~0 (
// Equation(s):
// \CPU|Add0~0_combout  = \CPU|PC [0] $ (VCC)
// \CPU|Add0~1  = CARRY(\CPU|PC [0])

	.dataa(gnd),
	.datab(\CPU|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add0~0_combout ),
	.cout(\CPU|Add0~1 ));
// synopsys translate_off
defparam \CPU|Add0~0 .lut_mask = 16'h33CC;
defparam \CPU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~0 (
// Equation(s):
// \CPU|mcode|Mux265~0_combout  = (\CPU|mcode|process_0~0_combout  & ((\CPU|IR [5] & ((\CPU|Equal0~4_combout ))) # (!\CPU|IR [5] & (\CPU|Equal0~0_combout ))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|mcode|process_0~0_combout ),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~0 .lut_mask = 16'hC840;
defparam \CPU|mcode|Mux265~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux124~0 (
// Equation(s):
// \CPU|mcode|Mux124~0_combout  = (\CPU|MCycle [2] & (\CPU|MCycle [0] & (\CPU|MCycle [1] $ (\CPU|IR [6]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux124~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux124~0 .lut_mask = 16'h4080;
defparam \CPU|mcode|Mux124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux124~1 (
// Equation(s):
// \CPU|mcode|Mux124~1_combout  = (\CPU|IR [5] & ((\CPU|IR [6] & ((\CPU|mcode|Mux124~0_combout ))) # (!\CPU|IR [6] & (\CPU|Equal0~3_combout )))) # (!\CPU|IR [5] & ((\CPU|IR [6] & (\CPU|Equal0~3_combout )) # (!\CPU|IR [6] & ((\CPU|mcode|Mux124~0_combout )))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|Equal0~3_combout ),
	.datac(\CPU|mcode|Mux124~0_combout ),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux124~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux124~1 .lut_mask = 16'hE4D8;
defparam \CPU|mcode|Mux124~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~1 (
// Equation(s):
// \CPU|mcode|Mux265~1_combout  = (!\CPU|IR [3] & (!\CPU|IR [4] & !\CPU|IR [7]))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~1 .lut_mask = 16'h0101;
defparam \CPU|mcode|Mux265~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~2 (
// Equation(s):
// \CPU|mcode|Mux265~2_combout  = (\CPU|Equal0~0_combout  & ((\CPU|mcode|Mux264~10_combout ) # ((\CPU|mcode|Mux124~1_combout  & \CPU|mcode|Mux265~1_combout )))) # (!\CPU|Equal0~0_combout  & (\CPU|mcode|Mux124~1_combout  & ((\CPU|mcode|Mux265~1_combout ))))

	.dataa(\CPU|Equal0~0_combout ),
	.datab(\CPU|mcode|Mux124~1_combout ),
	.datac(\CPU|mcode|Mux264~10_combout ),
	.datad(\CPU|mcode|Mux265~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~2 .lut_mask = 16'hECA0;
defparam \CPU|mcode|Mux265~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~3 (
// Equation(s):
// \CPU|mcode|Mux265~3_combout  = (\CPU|IR [2] & (((\CPU|mcode|Mux265~0_combout )))) # (!\CPU|IR [2] & (!\CPU|IR [1] & ((\CPU|mcode|Mux265~2_combout ))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux265~0_combout ),
	.datad(\CPU|mcode|Mux265~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~3 .lut_mask = 16'hB1A0;
defparam \CPU|mcode|Mux265~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux265~4 (
// Equation(s):
// \CPU|mcode|Mux265~4_combout  = (\CPU|IR [0]) # (!\CPU|mcode|Mux265~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|mcode|Mux265~3_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux265~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux265~4 .lut_mask = 16'hFF0F;
defparam \CPU|mcode|Mux265~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
fiftyfivenm_lcell_comb \CPU|PC[12]~14 (
// Equation(s):
// \CPU|PC[12]~14_combout  = (!\CPU|NMICycle~q  & ((\CPU|Equal0~5_combout ) # ((\CPU|Equal0~1_combout  & !\CPU|mcode|Mux109~0_combout ))))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|NMICycle~q ),
	.datac(\CPU|Equal0~5_combout ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[12]~14 .lut_mask = 16'h3032;
defparam \CPU|PC[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
fiftyfivenm_lcell_comb \CPU|PC[3]~18 (
// Equation(s):
// \CPU|PC[3]~18_combout  = (\CPU|mcode|Mux266~10_combout ) # ((\CPU|PC[12]~14_combout ) # ((\CPU|mcode|Mux265~3_combout  & !\CPU|IR [0])))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|PC[12]~14_combout ),
	.datac(\CPU|mcode|Mux265~3_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|PC[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[3]~18 .lut_mask = 16'hEEFE;
defparam \CPU|PC[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N17
dffeas \CPU|PC[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[0]~0_combout ),
	.asdata(\CPU|Add0~0_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[0] .is_wysiwyg = "true";
defparam \CPU|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
fiftyfivenm_lcell_comb \CPU|Add0~2 (
// Equation(s):
// \CPU|Add0~2_combout  = (\CPU|PC [1] & (!\CPU|Add0~1 )) # (!\CPU|PC [1] & ((\CPU|Add0~1 ) # (GND)))
// \CPU|Add0~3  = CARRY((!\CPU|Add0~1 ) # (!\CPU|PC [1]))

	.dataa(\CPU|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~1 ),
	.combout(\CPU|Add0~2_combout ),
	.cout(\CPU|Add0~3 ));
// synopsys translate_off
defparam \CPU|Add0~2 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y29_N31
dffeas \CPU|PC[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[1]~1_combout ),
	.asdata(\CPU|Add0~2_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[1] .is_wysiwyg = "true";
defparam \CPU|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
fiftyfivenm_lcell_comb \CPU|Add5~2 (
// Equation(s):
// \CPU|Add5~2_combout  = (\CPU|DL [1] & ((\CPU|PC [1] & (\CPU|Add5~1  & VCC)) # (!\CPU|PC [1] & (!\CPU|Add5~1 )))) # (!\CPU|DL [1] & ((\CPU|PC [1] & (!\CPU|Add5~1 )) # (!\CPU|PC [1] & ((\CPU|Add5~1 ) # (GND)))))
// \CPU|Add5~3  = CARRY((\CPU|DL [1] & (!\CPU|PC [1] & !\CPU|Add5~1 )) # (!\CPU|DL [1] & ((!\CPU|Add5~1 ) # (!\CPU|PC [1]))))

	.dataa(\CPU|DL [1]),
	.datab(\CPU|PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~1 ),
	.combout(\CPU|Add5~2_combout ),
	.cout(\CPU|Add5~3 ));
// synopsys translate_off
defparam \CPU|Add5~2 .lut_mask = 16'h9617;
defparam \CPU|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
fiftyfivenm_lcell_comb \CPU|PCAdder[1]~1 (
// Equation(s):
// \CPU|PCAdder[1]~1_combout  = (\CPU|mcode|Mux291~4_combout  & ((\CPU|Add5~2_combout ))) # (!\CPU|mcode|Mux291~4_combout  & (\CPU|PC [1]))

	.dataa(\CPU|PC [1]),
	.datab(\CPU|Add5~2_combout ),
	.datac(\CPU|mcode|Mux291~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|PCAdder[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[1]~1 .lut_mask = 16'hCACA;
defparam \CPU|PCAdder[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N26
fiftyfivenm_lcell_comb \CPU|mcode|Set_Addr_To~1 (
// Equation(s):
// \CPU|mcode|Set_Addr_To~1_combout  = (\CPU|mcode|process_0~1_combout  & (\CPU|MCycle [2] $ (((\CPU|MCycle [1]) # (!\CPU|MCycle [0]))))) # (!\CPU|mcode|process_0~1_combout  & (!\CPU|MCycle [2] & (\CPU|MCycle [0] $ (!\CPU|MCycle [1]))))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|mcode|process_0~1_combout ),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_Addr_To~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_Addr_To~1 .lut_mask = 16'h08E5;
defparam \CPU|mcode|Set_Addr_To~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N2
fiftyfivenm_lcell_comb \CPU|mcode|Set_Addr_To~2 (
// Equation(s):
// \CPU|mcode|Set_Addr_To~2_combout  = (\CPU|MCycle [1] & ((\CPU|MCycle [2]))) # (!\CPU|MCycle [1] & ((!\CPU|MCycle [2]) # (!\CPU|mcode|process_0~1_combout )))

	.dataa(\CPU|mcode|process_0~1_combout ),
	.datab(gnd),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_Addr_To~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_Addr_To~2 .lut_mask = 16'hF50F;
defparam \CPU|mcode|Set_Addr_To~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N30
fiftyfivenm_lcell_comb \CPU|mcode|Set_Addr_To~0 (
// Equation(s):
// \CPU|mcode|Set_Addr_To~0_combout  = (\CPU|MCycle [1] & (!\CPU|MCycle [2] & ((\CPU|mcode|process_0~1_combout ) # (\CPU|MCycle [0])))) # (!\CPU|MCycle [1] & (\CPU|mcode|process_0~1_combout  & (\CPU|MCycle [2] & \CPU|MCycle [0])))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|mcode|process_0~1_combout ),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Set_Addr_To~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Set_Addr_To~0 .lut_mask = 16'h4A08;
defparam \CPU|mcode|Set_Addr_To~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~2 (
// Equation(s):
// \CPU|mcode|Mux247~2_combout  = (\CPU|mcode|process_0~0_combout  & (((!\CPU|IR [5])) # (!\CPU|mcode|Mux172~0_combout ))) # (!\CPU|mcode|process_0~0_combout  & (((!\CPU|Equal0~0_combout ))))

	.dataa(\CPU|mcode|process_0~0_combout ),
	.datab(\CPU|mcode|Mux172~0_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~2 .lut_mask = 16'h2A7F;
defparam \CPU|mcode|Mux247~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~11 (
// Equation(s):
// \CPU|mcode|Mux247~11_combout  = (\CPU|IR [1] & (!\CPU|mcode|Set_Addr_To~0_combout )) # (!\CPU|IR [1] & ((\CPU|IR [0] & (!\CPU|mcode|Set_Addr_To~0_combout )) # (!\CPU|IR [0] & ((\CPU|mcode|Mux247~2_combout )))))

	.dataa(\CPU|mcode|Set_Addr_To~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux247~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~11 .lut_mask = 16'h5754;
defparam \CPU|mcode|Mux247~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~3 (
// Equation(s):
// \CPU|mcode|Mux247~3_combout  = (!\CPU|MCycle [2] & ((\CPU|MCycle [1]) # (!\CPU|MCycle [0])))

	.dataa(\CPU|MCycle [2]),
	.datab(gnd),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~3 .lut_mask = 16'h5055;
defparam \CPU|mcode|Mux247~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~4 (
// Equation(s):
// \CPU|mcode|Mux247~4_combout  = (\CPU|tmpP~3_combout  & (\CPU|Equal0~1_combout )) # (!\CPU|tmpP~3_combout  & ((\CPU|mcode|process_0~1_combout  & ((\CPU|mcode|Mux247~3_combout ))) # (!\CPU|mcode|process_0~1_combout  & (\CPU|Equal0~1_combout ))))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|tmpP~3_combout ),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux247~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~4 .lut_mask = 16'hBA8A;
defparam \CPU|mcode|Mux247~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~5 (
// Equation(s):
// \CPU|mcode|Mux247~5_combout  = (\CPU|IR [3] & ((\CPU|mcode|Mux247~11_combout ) # ((\CPU|IR [4])))) # (!\CPU|IR [3] & (((!\CPU|mcode|Mux247~4_combout  & !\CPU|IR [4]))))

	.dataa(\CPU|mcode|Mux247~11_combout ),
	.datab(\CPU|mcode|Mux247~4_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~5 .lut_mask = 16'hF0A3;
defparam \CPU|mcode|Mux247~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~6 (
// Equation(s):
// \CPU|mcode|Mux247~6_combout  = (\CPU|mcode|Mux247~5_combout  & (((\CPU|mcode|Set_Addr_To~2_combout ) # (!\CPU|IR [4])))) # (!\CPU|mcode|Mux247~5_combout  & (!\CPU|mcode|Set_Addr_To~1_combout  & ((\CPU|IR [4]))))

	.dataa(\CPU|mcode|Set_Addr_To~1_combout ),
	.datab(\CPU|mcode|Set_Addr_To~2_combout ),
	.datac(\CPU|mcode|Mux247~5_combout ),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~6 .lut_mask = 16'hC5F0;
defparam \CPU|mcode|Mux247~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux214~0 (
// Equation(s):
// \CPU|mcode|Mux214~0_combout  = (\CPU|MCycle [2] & ((\CPU|MCycle [1]) # ((!\CPU|mcode|process_0~1_combout  & \CPU|MCycle [0])))) # (!\CPU|MCycle [2] & (((!\CPU|MCycle [1]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|mcode|process_0~1_combout ),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux214~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux214~0 .lut_mask = 16'hAA75;
defparam \CPU|mcode|Mux214~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~8 (
// Equation(s):
// \CPU|mcode|Mux247~8_combout  = (\CPU|mcode|Mux214~0_combout ) # (!\CPU|IR [4])

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux214~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~8 .lut_mask = 16'hF3F3;
defparam \CPU|mcode|Mux247~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~1 (
// Equation(s):
// \CPU|mcode|Mux107~1_combout  = (!\CPU|IR [5] & ((\CPU|Equal0~5_combout ) # ((\CPU|IR [3] & \CPU|MCycle [1]))))

	.dataa(\CPU|Equal0~5_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~1 .lut_mask = 16'h0E0A;
defparam \CPU|mcode|Mux107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~2 (
// Equation(s):
// \CPU|mcode|Mux107~2_combout  = (\CPU|IR [5] & ((\CPU|MCycle [0] & ((!\CPU|MCycle [1]))) # (!\CPU|MCycle [0] & (\CPU|IR [3] & \CPU|MCycle [1]))))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~2 .lut_mask = 16'h40A0;
defparam \CPU|mcode|Mux107~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~3 (
// Equation(s):
// \CPU|mcode|Mux107~3_combout  = (\CPU|IR [3]) # ((\CPU|IR [5]) # ((!\CPU|MCycle [0] & \CPU|IR [6])))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~3 .lut_mask = 16'hFDFC;
defparam \CPU|mcode|Mux107~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~4 (
// Equation(s):
// \CPU|mcode|Mux107~4_combout  = (\CPU|mcode|Mux107~2_combout ) # ((\CPU|MCycle [2] & ((\CPU|MCycle [1]) # (\CPU|mcode|Mux107~3_combout ))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|mcode|Mux107~2_combout ),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|mcode|Mux107~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~4 .lut_mask = 16'hFCEC;
defparam \CPU|mcode|Mux107~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~0 (
// Equation(s):
// \CPU|mcode|Mux107~0_combout  = (((!\CPU|IR [6]) # (!\CPU|IR [1])) # (!\CPU|IR [3])) # (!\CPU|MCycle [1])

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~0 .lut_mask = 16'h7FFF;
defparam \CPU|mcode|Mux107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~5 (
// Equation(s):
// \CPU|mcode|Mux107~5_combout  = (\CPU|IR [4] & (((\CPU|mcode|Mux107~0_combout )))) # (!\CPU|IR [4] & ((\CPU|IR [7]) # ((\CPU|IR [1]))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux107~0_combout ),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~5 .lut_mask = 16'hF5E4;
defparam \CPU|mcode|Mux107~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux107~6 (
// Equation(s):
// \CPU|mcode|Mux107~6_combout  = (\CPU|mcode|Mux107~1_combout ) # ((\CPU|mcode|Mux107~4_combout ) # ((\CPU|mcode|Mux107~5_combout ) # (!\CPU|Equal11~5_combout )))

	.dataa(\CPU|mcode|Mux107~1_combout ),
	.datab(\CPU|mcode|Mux107~4_combout ),
	.datac(\CPU|Equal11~5_combout ),
	.datad(\CPU|mcode|Mux107~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux107~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux107~6 .lut_mask = 16'hFFEF;
defparam \CPU|mcode|Mux107~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~7 (
// Equation(s):
// \CPU|mcode|Mux247~7_combout  = (\CPU|IR [0] & (((\CPU|IR [3])))) # (!\CPU|IR [0] & ((\CPU|mcode|Mux107~6_combout ) # ((!\CPU|mcode|Mux255~0_combout  & !\CPU|IR [3]))))

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux107~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~7 .lut_mask = 16'hF3C1;
defparam \CPU|mcode|Mux247~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux180~0 (
// Equation(s):
// \CPU|mcode|Mux180~0_combout  = (\CPU|MCycle [2] & (!\CPU|MCycle [0] & ((\CPU|MCycle [1]) # (!\CPU|mcode|process_0~1_combout )))) # (!\CPU|MCycle [2] & (((!\CPU|MCycle [1] & \CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|mcode|process_0~1_combout ),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux180~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux180~0 .lut_mask = 16'h05A2;
defparam \CPU|mcode|Mux180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~9 (
// Equation(s):
// \CPU|mcode|Mux247~9_combout  = (\CPU|IR [0] & ((\CPU|mcode|Mux247~7_combout  & (\CPU|mcode|Mux247~8_combout )) # (!\CPU|mcode|Mux247~7_combout  & ((\CPU|mcode|Mux180~0_combout ))))) # (!\CPU|IR [0] & (((\CPU|mcode|Mux247~7_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux247~8_combout ),
	.datac(\CPU|mcode|Mux247~7_combout ),
	.datad(\CPU|mcode|Mux180~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~9 .lut_mask = 16'hDAD0;
defparam \CPU|mcode|Mux247~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux247~10 (
// Equation(s):
// \CPU|mcode|Mux247~10_combout  = (!\CPU|Break~1_combout  & ((\CPU|IR [2] & (!\CPU|mcode|Mux247~6_combout )) # (!\CPU|IR [2] & ((!\CPU|mcode|Mux247~9_combout )))))

	.dataa(\CPU|mcode|Mux247~6_combout ),
	.datab(\CPU|mcode|Mux247~9_combout ),
	.datac(\CPU|Break~1_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux247~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux247~10 .lut_mask = 16'h0503;
defparam \CPU|mcode|Mux247~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N17
dffeas \CPU|Set_Addr_To_r.Set_Addr_To_PBR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux247~10_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Set_Addr_To_r.Set_Addr_To_PBR .is_wysiwyg = "true";
defparam \CPU|Set_Addr_To_r.Set_Addr_To_PBR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
fiftyfivenm_lcell_comb \CPU|Selector26~0 (
// Equation(s):
// \CPU|Selector26~0_combout  = (\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )

	.dataa(gnd),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector26~0 .lut_mask = 16'hCFCF;
defparam \CPU|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N3
dffeas \CPU|Y[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[1] .is_wysiwyg = "true";
defparam \CPU|Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
fiftyfivenm_lcell_comb \CPU|Add11~0 (
// Equation(s):
// \CPU|Add11~0_combout  = (\CPU|Y [0] & (\CPU|AD [0] $ (VCC))) # (!\CPU|Y [0] & (\CPU|AD [0] & VCC))
// \CPU|Add11~1  = CARRY((\CPU|Y [0] & \CPU|AD [0]))

	.dataa(\CPU|Y [0]),
	.datab(\CPU|AD [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add11~0_combout ),
	.cout(\CPU|Add11~1 ));
// synopsys translate_off
defparam \CPU|Add11~0 .lut_mask = 16'h6688;
defparam \CPU|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
fiftyfivenm_lcell_comb \CPU|Add11~2 (
// Equation(s):
// \CPU|Add11~2_combout  = (\CPU|Y [1] & ((\CPU|AD [1] & (\CPU|Add11~1  & VCC)) # (!\CPU|AD [1] & (!\CPU|Add11~1 )))) # (!\CPU|Y [1] & ((\CPU|AD [1] & (!\CPU|Add11~1 )) # (!\CPU|AD [1] & ((\CPU|Add11~1 ) # (GND)))))
// \CPU|Add11~3  = CARRY((\CPU|Y [1] & (!\CPU|AD [1] & !\CPU|Add11~1 )) # (!\CPU|Y [1] & ((!\CPU|Add11~1 ) # (!\CPU|AD [1]))))

	.dataa(\CPU|Y [1]),
	.datab(\CPU|AD [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~1 ),
	.combout(\CPU|Add11~2_combout ),
	.cout(\CPU|Add11~3 ));
// synopsys translate_off
defparam \CPU|Add11~2 .lut_mask = 16'h9617;
defparam \CPU|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux284~2 (
// Equation(s):
// \CPU|mcode|Mux284~2_combout  = (!\CPU|IR [3] & ((\CPU|IR [4] & ((\CPU|IR [2]))) # (!\CPU|IR [4] & (\CPU|IR [0] & !\CPU|IR [2]))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux284~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux284~2 .lut_mask = 16'h2210;
defparam \CPU|mcode|Mux284~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux284~3 (
// Equation(s):
// \CPU|mcode|Mux284~3_combout  = (\CPU|mcode|Mux284~2_combout  & (\CPU|MCycle [0] & (!\CPU|MCycle [2] & \CPU|MCycle [1])))

	.dataa(\CPU|mcode|Mux284~2_combout ),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux284~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux284~3 .lut_mask = 16'h0800;
defparam \CPU|mcode|Mux284~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N4
fiftyfivenm_lcell_comb \CPU|AD[6]~0 (
// Equation(s):
// \CPU|AD[6]~0_combout  = (\CPU|IR [4] & (\CPU|IR [1] & (\CPU|Equal0~0_combout  & !\CPU|IR [3])))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|AD[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD[6]~0 .lut_mask = 16'h0080;
defparam \CPU|AD[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~2 (
// Equation(s):
// \CPU|mcode|Mux249~2_combout  = (!\CPU|MCycle [2] & (!\CPU|IR [3] & (\CPU|Equal0~2_combout  & !\CPU|Equal11~5_combout )))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|Equal0~2_combout ),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~2 .lut_mask = 16'h0010;
defparam \CPU|mcode|Mux249~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N2
fiftyfivenm_lcell_comb \CPU|AD[6]~1 (
// Equation(s):
// \CPU|AD[6]~1_combout  = (\CPU|mcode|Mux249~2_combout ) # ((\CPU|mcode|Mux245~11_combout  & (\CPU|mcode|Mux284~3_combout  & \CPU|AD[6]~0_combout )))

	.dataa(\CPU|mcode|Mux245~11_combout ),
	.datab(\CPU|mcode|Mux284~3_combout ),
	.datac(\CPU|AD[6]~0_combout ),
	.datad(\CPU|mcode|Mux249~2_combout ),
	.cin(gnd),
	.combout(\CPU|AD[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD[6]~1 .lut_mask = 16'hFF80;
defparam \CPU|AD[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
fiftyfivenm_lcell_comb \CPU|Add7~0 (
// Equation(s):
// \CPU|Add7~0_combout  = \CPU|AD [0] $ (VCC)
// \CPU|Add7~1  = CARRY(\CPU|AD [0])

	.dataa(gnd),
	.datab(\CPU|AD [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add7~0_combout ),
	.cout(\CPU|Add7~1 ));
// synopsys translate_off
defparam \CPU|Add7~0 .lut_mask = 16'h33CC;
defparam \CPU|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
fiftyfivenm_lcell_comb \CPU|Add7~2 (
// Equation(s):
// \CPU|Add7~2_combout  = (\CPU|AD [1] & (!\CPU|Add7~1 )) # (!\CPU|AD [1] & ((\CPU|Add7~1 ) # (GND)))
// \CPU|Add7~3  = CARRY((!\CPU|Add7~1 ) # (!\CPU|AD [1]))

	.dataa(\CPU|AD [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~1 ),
	.combout(\CPU|Add7~2_combout ),
	.cout(\CPU|Add7~3 ));
// synopsys translate_off
defparam \CPU|Add7~2 .lut_mask = 16'h5A5F;
defparam \CPU|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N20
fiftyfivenm_lcell_comb \CPU|AD[6]~2 (
// Equation(s):
// \CPU|AD[6]~2_combout  = (\CPU|mcode|Mux284~2_combout  & (\CPU|Equal0~0_combout  & !\CPU|mcode|Mux249~2_combout ))

	.dataa(\CPU|mcode|Mux284~2_combout ),
	.datab(gnd),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|mcode|Mux249~2_combout ),
	.cin(gnd),
	.combout(\CPU|AD[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD[6]~2 .lut_mask = 16'h00A0;
defparam \CPU|AD[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
fiftyfivenm_lcell_comb \CPU|AD~16 (
// Equation(s):
// \CPU|AD~16_combout  = (\CPU|AD[6]~1_combout  & (((\CPU|DL[1]~1_combout ) # (\CPU|AD[6]~2_combout )))) # (!\CPU|AD[6]~1_combout  & (\CPU|Add7~2_combout  & ((!\CPU|AD[6]~2_combout ))))

	.dataa(\CPU|AD[6]~1_combout ),
	.datab(\CPU|Add7~2_combout ),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(\CPU|AD[6]~2_combout ),
	.cin(gnd),
	.combout(\CPU|AD~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~16 .lut_mask = 16'hAAE4;
defparam \CPU|AD~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N23
dffeas \CPU|X[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[1] .is_wysiwyg = "true";
defparam \CPU|X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
fiftyfivenm_lcell_comb \CPU|Add12~0 (
// Equation(s):
// \CPU|Add12~0_combout  = (\CPU|AD [0] & (\CPU|X [0] $ (VCC))) # (!\CPU|AD [0] & (\CPU|X [0] & VCC))
// \CPU|Add12~1  = CARRY((\CPU|AD [0] & \CPU|X [0]))

	.dataa(\CPU|AD [0]),
	.datab(\CPU|X [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add12~0_combout ),
	.cout(\CPU|Add12~1 ));
// synopsys translate_off
defparam \CPU|Add12~0 .lut_mask = 16'h6688;
defparam \CPU|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
fiftyfivenm_lcell_comb \CPU|Add12~2 (
// Equation(s):
// \CPU|Add12~2_combout  = (\CPU|X [1] & ((\CPU|AD [1] & (\CPU|Add12~1  & VCC)) # (!\CPU|AD [1] & (!\CPU|Add12~1 )))) # (!\CPU|X [1] & ((\CPU|AD [1] & (!\CPU|Add12~1 )) # (!\CPU|AD [1] & ((\CPU|Add12~1 ) # (GND)))))
// \CPU|Add12~3  = CARRY((\CPU|X [1] & (!\CPU|AD [1] & !\CPU|Add12~1 )) # (!\CPU|X [1] & ((!\CPU|Add12~1 ) # (!\CPU|AD [1]))))

	.dataa(\CPU|X [1]),
	.datab(\CPU|AD [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~1 ),
	.combout(\CPU|Add12~2_combout ),
	.cout(\CPU|Add12~3 ));
// synopsys translate_off
defparam \CPU|Add12~2 .lut_mask = 16'h9617;
defparam \CPU|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
fiftyfivenm_lcell_comb \CPU|AD~17 (
// Equation(s):
// \CPU|AD~17_combout  = (\CPU|AD~16_combout  & ((\CPU|Add11~2_combout ) # ((!\CPU|AD[6]~2_combout )))) # (!\CPU|AD~16_combout  & (((\CPU|AD[6]~2_combout  & \CPU|Add12~2_combout ))))

	.dataa(\CPU|Add11~2_combout ),
	.datab(\CPU|AD~16_combout ),
	.datac(\CPU|AD[6]~2_combout ),
	.datad(\CPU|Add12~2_combout ),
	.cin(gnd),
	.combout(\CPU|AD~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~17 .lut_mask = 16'hBC8C;
defparam \CPU|AD~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~10 (
// Equation(s):
// \CPU|mcode|Mux32~10_combout  = (!\CPU|IR [3] & (!\CPU|IR [2] & (\CPU|MCycle [1] $ (\CPU|MCycle [2]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~10 .lut_mask = 16'h0102;
defparam \CPU|mcode|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~11 (
// Equation(s):
// \CPU|mcode|Mux32~11_combout  = (\CPU|mcode|Mux32~10_combout  & ((\CPU|MCycle [0]) # ((\CPU|IR [3] & \CPU|Equal0~6_combout )))) # (!\CPU|mcode|Mux32~10_combout  & (\CPU|IR [3] & (\CPU|Equal0~6_combout )))

	.dataa(\CPU|mcode|Mux32~10_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|Equal0~6_combout ),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~11 .lut_mask = 16'hEAC0;
defparam \CPU|mcode|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~14 (
// Equation(s):
// \CPU|mcode|Mux32~14_combout  = (\CPU|IR [3] & (\CPU|Equal0~6_combout  & \CPU|IR [2]))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|Equal0~6_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~14 .lut_mask = 16'hC000;
defparam \CPU|mcode|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~9 (
// Equation(s):
// \CPU|mcode|Mux32~9_combout  = (!\CPU|IR [3] & (\CPU|Equal0~6_combout  & !\CPU|IR [2]))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|Equal0~6_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~9 .lut_mask = 16'h0030;
defparam \CPU|mcode|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux286~0 (
// Equation(s):
// \CPU|mcode|Mux286~0_combout  = (\CPU|mcode|process_0~0_combout  & (!\CPU|IR [1] & (\CPU|Equal0~6_combout  & \CPU|IR [5])))

	.dataa(\CPU|mcode|process_0~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|Equal0~6_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux286~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux286~0 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux286~1 (
// Equation(s):
// \CPU|mcode|Mux286~1_combout  = (\CPU|IR [0] & ((\CPU|mcode|Mux32~9_combout ) # ((\CPU|IR [4])))) # (!\CPU|IR [0] & (((!\CPU|IR [4] & \CPU|mcode|Mux286~0_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Mux32~9_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux286~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux286~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux286~1 .lut_mask = 16'hADA8;
defparam \CPU|mcode|Mux286~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux286~2 (
// Equation(s):
// \CPU|mcode|Mux286~2_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux286~1_combout  & (\CPU|mcode|Mux32~11_combout )) # (!\CPU|mcode|Mux286~1_combout  & ((\CPU|mcode|Mux32~14_combout ))))) # (!\CPU|IR [4] & (((\CPU|mcode|Mux286~1_combout ))))

	.dataa(\CPU|mcode|Mux32~11_combout ),
	.datab(\CPU|mcode|Mux32~14_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux286~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux286~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux286~2 .lut_mask = 16'hAFC0;
defparam \CPU|mcode|Mux286~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux285~8 (
// Equation(s):
// \CPU|mcode|Mux285~8_combout  = (!\CPU|MCycle [2] & (\CPU|IR [3] & (!\CPU|Equal11~5_combout  & \CPU|MCycle [1])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|Equal11~5_combout ),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux285~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux285~8 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux285~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux285~6 (
// Equation(s):
// \CPU|mcode|Mux285~6_combout  = (\CPU|IR [0] & ((\CPU|MCycle [0] & (\CPU|MCycle [2] & !\CPU|MCycle [1])) # (!\CPU|MCycle [0] & (!\CPU|MCycle [2] & \CPU|MCycle [1]))))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux285~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux285~6 .lut_mask = 16'h0480;
defparam \CPU|mcode|Mux285~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux32~5 (
// Equation(s):
// \CPU|mcode|Mux32~5_combout  = (!\CPU|IR [3] & !\CPU|IR [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux32~5 .lut_mask = 16'h000F;
defparam \CPU|mcode|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux285~7 (
// Equation(s):
// \CPU|mcode|Mux285~7_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux285~8_combout ) # ((\CPU|mcode|Mux285~6_combout  & \CPU|mcode|Mux32~5_combout ))))

	.dataa(\CPU|mcode|Mux285~8_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux285~6_combout ),
	.datad(\CPU|mcode|Mux32~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux285~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux285~7 .lut_mask = 16'hC888;
defparam \CPU|mcode|Mux285~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N10
fiftyfivenm_lcell_comb \CPU|AD[6]~5 (
// Equation(s):
// \CPU|AD[6]~5_combout  = (\CPU|mcode|Mux249~2_combout ) # ((\CPU|mcode|Mux284~3_combout ) # ((\CPU|mcode|Mux286~2_combout  & !\CPU|mcode|Mux285~7_combout )))

	.dataa(\CPU|mcode|Mux286~2_combout ),
	.datab(\CPU|mcode|Mux249~2_combout ),
	.datac(\CPU|mcode|Mux285~7_combout ),
	.datad(\CPU|mcode|Mux284~3_combout ),
	.cin(gnd),
	.combout(\CPU|AD[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD[6]~5 .lut_mask = 16'hFFCE;
defparam \CPU|AD[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \CPU|AD[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~17_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[1] .is_wysiwyg = "true";
defparam \CPU|AD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
fiftyfivenm_lcell_comb \CPU|Selector30~0 (
// Equation(s):
// \CPU|Selector30~0_combout  = (\CPU|Selector26~0_combout  & (((\CPU|Selector26~1_combout )))) # (!\CPU|Selector26~0_combout  & ((\CPU|Selector26~1_combout  & ((\CPU|AD [1]))) # (!\CPU|Selector26~1_combout  & (\CPU|S [1]))))

	.dataa(\CPU|Selector26~0_combout ),
	.datab(\CPU|S [1]),
	.datac(\CPU|Selector26~1_combout ),
	.datad(\CPU|AD [1]),
	.cin(gnd),
	.combout(\CPU|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector30~0 .lut_mask = 16'hF4A4;
defparam \CPU|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux287~6 (
// Equation(s):
// \CPU|mcode|Mux287~6_combout  = (\CPU|IR [3] & (((\CPU|Equal0~1_combout )))) # (!\CPU|IR [3] & (!\CPU|IR [2] & ((\CPU|Equal0~0_combout ))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|Equal0~1_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux287~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux287~6 .lut_mask = 16'hD1C0;
defparam \CPU|mcode|Mux287~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux288~0 (
// Equation(s):
// \CPU|mcode|Mux288~0_combout  = (!\CPU|IR [4] & (\CPU|IR [3] $ (!\CPU|IR [2])))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux288~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux288~0 .lut_mask = 16'h0C03;
defparam \CPU|mcode|Mux288~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux287~3 (
// Equation(s):
// \CPU|mcode|Mux287~3_combout  = (\CPU|mcode|Mux288~0_combout  & ((\CPU|IR [2] & ((\CPU|Equal0~1_combout ))) # (!\CPU|IR [2] & (\CPU|Equal0~6_combout ))))

	.dataa(\CPU|Equal0~6_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|Equal0~1_combout ),
	.datad(\CPU|mcode|Mux288~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux287~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux287~3 .lut_mask = 16'hE200;
defparam \CPU|mcode|Mux287~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux287~4 (
// Equation(s):
// \CPU|mcode|Mux287~4_combout  = (\CPU|IR [0] & ((\CPU|mcode|Mux287~3_combout ) # ((\CPU|mcode|Mux287~6_combout  & \CPU|IR [4]))))

	.dataa(\CPU|mcode|Mux287~6_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux287~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux287~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux287~4 .lut_mask = 16'hF080;
defparam \CPU|mcode|Mux287~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux287~2 (
// Equation(s):
// \CPU|mcode|Mux287~2_combout  = (!\CPU|IR [0] & (\CPU|mcode|Mux32~4_combout  & ((\CPU|IR [5]) # (!\CPU|mcode|process_0~0_combout ))))

	.dataa(\CPU|mcode|process_0~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux32~4_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux287~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux287~2 .lut_mask = 16'h3010;
defparam \CPU|mcode|Mux287~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux287~5 (
// Equation(s):
// \CPU|mcode|Mux287~5_combout  = (\CPU|mcode|Mux287~4_combout ) # ((\CPU|Equal0~1_combout  & \CPU|mcode|Mux287~2_combout ))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Mux287~4_combout ),
	.datad(\CPU|mcode|Mux287~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux287~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux287~5 .lut_mask = 16'hFAF0;
defparam \CPU|mcode|Mux287~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
fiftyfivenm_lcell_comb \CPU|BAL[1]~21 (
// Equation(s):
// \CPU|BAL[1]~21_combout  = (\CPU|mcode|Mux287~5_combout ) # ((\CPU|mcode|Mux109~0_combout  & \CPU|mcode|Mux285~7_combout ))

	.dataa(\CPU|mcode|Mux287~5_combout ),
	.datab(\CPU|mcode|Mux109~0_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux285~7_combout ),
	.cin(gnd),
	.combout(\CPU|BAL[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL[1]~21 .lut_mask = 16'hEEAA;
defparam \CPU|BAL[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
fiftyfivenm_lcell_comb \CPU|Add8~0 (
// Equation(s):
// \CPU|Add8~0_combout  = \CPU|BAL [0] $ (VCC)
// \CPU|Add8~1  = CARRY(\CPU|BAL [0])

	.dataa(\CPU|BAL [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add8~0_combout ),
	.cout(\CPU|Add8~1 ));
// synopsys translate_off
defparam \CPU|Add8~0 .lut_mask = 16'h55AA;
defparam \CPU|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N10
fiftyfivenm_lcell_comb \CPU|BAL[3]~5 (
// Equation(s):
// \CPU|BAL[3]~5_combout  = (!\CPU|mcode|Mux287~4_combout  & (\CPU|mcode|Mux109~0_combout  & ((!\CPU|mcode|Mux287~2_combout ) # (!\CPU|Equal0~1_combout ))))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|mcode|Mux287~4_combout ),
	.datac(\CPU|mcode|Mux109~0_combout ),
	.datad(\CPU|mcode|Mux287~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAL[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL[3]~5 .lut_mask = 16'h1030;
defparam \CPU|BAL[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
fiftyfivenm_lcell_comb \CPU|BAL~24 (
// Equation(s):
// \CPU|BAL~24_combout  = (\CPU|BAL[1]~21_combout  & (((\CPU|BAL[3]~5_combout )))) # (!\CPU|BAL[1]~21_combout  & ((\CPU|BAL[3]~5_combout  & (\CPU|Add8~0_combout )) # (!\CPU|BAL[3]~5_combout  & ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q )))))

	.dataa(\CPU|BAL[1]~21_combout ),
	.datab(\CPU|Add8~0_combout ),
	.datac(\CPU|BAL[3]~5_combout ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.cin(gnd),
	.combout(\CPU|BAL~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~24 .lut_mask = 16'hE5E0;
defparam \CPU|BAL~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
fiftyfivenm_lcell_comb \CPU|Add9~0 (
// Equation(s):
// \CPU|Add9~0_combout  = (\CPU|BAL [0] & (\CPU|Selector7~5_combout  $ (VCC))) # (!\CPU|BAL [0] & (\CPU|Selector7~5_combout  & VCC))
// \CPU|Add9~1  = CARRY((\CPU|BAL [0] & \CPU|Selector7~5_combout ))

	.dataa(\CPU|BAL [0]),
	.datab(\CPU|Selector7~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add9~0_combout ),
	.cout(\CPU|Add9~1 ));
// synopsys translate_off
defparam \CPU|Add9~0 .lut_mask = 16'h6688;
defparam \CPU|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
fiftyfivenm_lcell_comb \CPU|BAL~25 (
// Equation(s):
// \CPU|BAL~25_combout  = (\CPU|BAL~24_combout  & (((\CPU|Add9~0_combout ) # (!\CPU|BAL[1]~21_combout )))) # (!\CPU|BAL~24_combout  & (\CPU|DL[0]~0_combout  & (\CPU|BAL[1]~21_combout )))

	.dataa(\CPU|BAL~24_combout ),
	.datab(\CPU|DL[0]~0_combout ),
	.datac(\CPU|BAL[1]~21_combout ),
	.datad(\CPU|Add9~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~25 .lut_mask = 16'hEA4A;
defparam \CPU|BAL~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
fiftyfivenm_lcell_comb \CPU|BAL[3]~6 (
// Equation(s):
// \CPU|BAL[3]~6_combout  = (\CPU|mcode|Mux286~2_combout  $ (\CPU|mcode|Mux285~7_combout )) # (!\CPU|BAL[3]~5_combout )

	.dataa(\CPU|BAL[3]~5_combout ),
	.datab(\CPU|mcode|Mux286~2_combout ),
	.datac(\CPU|mcode|Mux285~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|BAL[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL[3]~6 .lut_mask = 16'h7D7D;
defparam \CPU|BAL[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N23
dffeas \CPU|BAL[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~25_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[0] .is_wysiwyg = "true";
defparam \CPU|BAL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
fiftyfivenm_lcell_comb \CPU|Add8~2 (
// Equation(s):
// \CPU|Add8~2_combout  = (\CPU|BAL [1] & (!\CPU|Add8~1 )) # (!\CPU|BAL [1] & ((\CPU|Add8~1 ) # (GND)))
// \CPU|Add8~3  = CARRY((!\CPU|Add8~1 ) # (!\CPU|BAL [1]))

	.dataa(gnd),
	.datab(\CPU|BAL [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~1 ),
	.combout(\CPU|Add8~2_combout ),
	.cout(\CPU|Add8~3 ));
// synopsys translate_off
defparam \CPU|Add8~2 .lut_mask = 16'h3C3F;
defparam \CPU|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
fiftyfivenm_lcell_comb \CPU|BAL~22 (
// Equation(s):
// \CPU|BAL~22_combout  = (\CPU|BAL[1]~21_combout  & (((\CPU|BAL[3]~5_combout )))) # (!\CPU|BAL[1]~21_combout  & ((\CPU|BAL[3]~5_combout  & (\CPU|Add8~2_combout )) # (!\CPU|BAL[3]~5_combout  & ((\CPU|RstCycle~q )))))

	.dataa(\CPU|Add8~2_combout ),
	.datab(\CPU|BAL[1]~21_combout ),
	.datac(\CPU|BAL[3]~5_combout ),
	.datad(\CPU|RstCycle~q ),
	.cin(gnd),
	.combout(\CPU|BAL~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~22 .lut_mask = 16'hE3E0;
defparam \CPU|BAL~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
fiftyfivenm_lcell_comb \CPU|Add9~2 (
// Equation(s):
// \CPU|Add9~2_combout  = (\CPU|Selector6~6_combout  & ((\CPU|BAL [1] & (\CPU|Add9~1  & VCC)) # (!\CPU|BAL [1] & (!\CPU|Add9~1 )))) # (!\CPU|Selector6~6_combout  & ((\CPU|BAL [1] & (!\CPU|Add9~1 )) # (!\CPU|BAL [1] & ((\CPU|Add9~1 ) # (GND)))))
// \CPU|Add9~3  = CARRY((\CPU|Selector6~6_combout  & (!\CPU|BAL [1] & !\CPU|Add9~1 )) # (!\CPU|Selector6~6_combout  & ((!\CPU|Add9~1 ) # (!\CPU|BAL [1]))))

	.dataa(\CPU|Selector6~6_combout ),
	.datab(\CPU|BAL [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~1 ),
	.combout(\CPU|Add9~2_combout ),
	.cout(\CPU|Add9~3 ));
// synopsys translate_off
defparam \CPU|Add9~2 .lut_mask = 16'h9617;
defparam \CPU|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
fiftyfivenm_lcell_comb \CPU|BAL~23 (
// Equation(s):
// \CPU|BAL~23_combout  = (\CPU|BAL~22_combout  & (((\CPU|Add9~2_combout ) # (!\CPU|BAL[1]~21_combout )))) # (!\CPU|BAL~22_combout  & (\CPU|DL[1]~1_combout  & (\CPU|BAL[1]~21_combout )))

	.dataa(\CPU|DL[1]~1_combout ),
	.datab(\CPU|BAL~22_combout ),
	.datac(\CPU|BAL[1]~21_combout ),
	.datad(\CPU|Add9~2_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~23 .lut_mask = 16'hEC2C;
defparam \CPU|BAL~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N21
dffeas \CPU|BAL[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~23_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[1] .is_wysiwyg = "true";
defparam \CPU|BAL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
fiftyfivenm_lcell_comb \CPU|Selector30~1 (
// Equation(s):
// \CPU|Selector30~1_combout  = (\CPU|Selector26~0_combout  & ((\CPU|Selector30~0_combout  & (\CPU|PCAdder[1]~1_combout )) # (!\CPU|Selector30~0_combout  & ((\CPU|BAL [1]))))) # (!\CPU|Selector26~0_combout  & (((\CPU|Selector30~0_combout ))))

	.dataa(\CPU|PCAdder[1]~1_combout ),
	.datab(\CPU|Selector26~0_combout ),
	.datac(\CPU|Selector30~0_combout ),
	.datad(\CPU|BAL [1]),
	.cin(gnd),
	.combout(\CPU|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector30~1 .lut_mask = 16'hBCB0;
defparam \CPU|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N2
fiftyfivenm_lcell_comb \BUS|Equal0~1 (
// Equation(s):
// \BUS|Equal0~1_combout  = (\CPU|Selector30~1_combout  & \CPU|Selector29~1_combout )

	.dataa(gnd),
	.datab(\CPU|Selector30~1_combout ),
	.datac(\CPU|Selector29~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Equal0~1 .lut_mask = 16'hC0C0;
defparam \BUS|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N24
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal7~0 (
// Equation(s):
// \RICOH|gfxbus|Equal7~0_combout  = (\RICOH|gfxbus|Equal0~8_combout  & (\RICOH|gfxbus|Equal0~5_combout  & (\CPU|Selector31~1_combout  & \BUS|Equal0~1_combout )))

	.dataa(\RICOH|gfxbus|Equal0~8_combout ),
	.datab(\RICOH|gfxbus|Equal0~5_combout ),
	.datac(\CPU|Selector31~1_combout ),
	.datad(\BUS|Equal0~1_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal7~0 .lut_mask = 16'h8000;
defparam \RICOH|gfxbus|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
fiftyfivenm_lcell_comb \RICOH|vram_active_p~0 (
// Equation(s):
// \RICOH|vram_active_p~0_combout  = (\KEY[0]~input_o  & \RICOH|gfxbus|Equal7~0_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\RICOH|gfxbus|Equal7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|vram_active_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|vram_active_p~0 .lut_mask = 16'hC0C0;
defparam \RICOH|vram_active_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N31
dffeas \RICOH|vram_active_p (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|vram_active_p~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|vram_active_p~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|vram_active_p .is_wysiwyg = "true";
defparam \RICOH|vram_active_p .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
fiftyfivenm_lcell_comb \RICOH|ADDR_W~0 (
// Equation(s):
// \RICOH|ADDR_W~0_combout  = (\RICOH|gfxbus|Equal2~1_combout  & (\CPU|WRn_i~q  & (\RICOH|gfxbus|Equal6~0_combout  $ (\RICOH|ADDR_W~q )))) # (!\RICOH|gfxbus|Equal2~1_combout  & (\RICOH|gfxbus|Equal6~0_combout  $ ((\RICOH|ADDR_W~q ))))

	.dataa(\RICOH|gfxbus|Equal2~1_combout ),
	.datab(\RICOH|gfxbus|Equal6~0_combout ),
	.datac(\RICOH|ADDR_W~q ),
	.datad(\CPU|WRn_i~q ),
	.cin(gnd),
	.combout(\RICOH|ADDR_W~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ADDR_W~0 .lut_mask = 16'h3C14;
defparam \RICOH|ADDR_W~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N3
dffeas \RICOH|ADDR_W (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|ADDR_W~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ADDR_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ADDR_W .is_wysiwyg = "true";
defparam \RICOH|ADDR_W .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR[11]~2 (
// Equation(s):
// \RICOH|VRAM_ADDR[11]~2_combout  = (\RICOH|ADDR_W~q ) # (!\RICOH|vram_active_p~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|vram_active_p~q ),
	.datad(\RICOH|ADDR_W~q ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[11]~2 .lut_mask = 16'hFF0F;
defparam \RICOH|VRAM_ADDR[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR[11]~3 (
// Equation(s):
// \RICOH|VRAM_ADDR[11]~3_combout  = (\RICOH|gfxbus|Equal6~0_combout ) # (((!\RICOH|VRAM_ADDR[11]~2_combout  & !\RICOH|gfxbus|Equal7~0_combout )) # (!\RICOH|VRAM_ADDR[11]~0_combout ))

	.dataa(\RICOH|gfxbus|Equal6~0_combout ),
	.datab(\RICOH|VRAM_ADDR[11]~2_combout ),
	.datac(\RICOH|gfxbus|Equal7~0_combout ),
	.datad(\RICOH|VRAM_ADDR[11]~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[11]~3 .lut_mask = 16'hABFF;
defparam \RICOH|VRAM_ADDR[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N23
dffeas \RICOH|VRAM_ADDR[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[2] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N6
fiftyfivenm_lcell_comb \RICOH|Add0~6 (
// Equation(s):
// \RICOH|Add0~6_combout  = (\RICOH|VRAM_ADDR [3] & (!\RICOH|Add0~5 )) # (!\RICOH|VRAM_ADDR [3] & ((\RICOH|Add0~5 ) # (GND)))
// \RICOH|Add0~7  = CARRY((!\RICOH|Add0~5 ) # (!\RICOH|VRAM_ADDR [3]))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~5 ),
	.combout(\RICOH|Add0~6_combout ),
	.cout(\RICOH|Add0~7 ));
// synopsys translate_off
defparam \RICOH|Add0~6 .lut_mask = 16'h5A5F;
defparam \RICOH|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~15 (
// Equation(s):
// \RICOH|VRAM_ADDR~15_combout  = (\RICOH|VRAM_ADDR[11]~0_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & ((\CPU|DL[3]~3_combout ))) # (!\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|Add0~6_combout ))))

	.dataa(\RICOH|VRAM_ADDR[11]~0_combout ),
	.datab(\RICOH|Add0~6_combout ),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(\RICOH|gfxbus|Equal6~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~15 .lut_mask = 16'hA088;
defparam \RICOH|VRAM_ADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N9
dffeas \RICOH|VRAM_ADDR[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[3] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
fiftyfivenm_lcell_comb \CPU|PC[12]~19 (
// Equation(s):
// \CPU|PC[12]~19_combout  = (\CPU|PC[12]~15_combout  & (\CPU|mcode|Mux265~3_combout  & (\CPU|mcode|Mux266~10_combout  & !\CPU|IR [0])))

	.dataa(\CPU|PC[12]~15_combout ),
	.datab(\CPU|mcode|Mux265~3_combout ),
	.datac(\CPU|mcode|Mux266~10_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|PC[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[12]~19 .lut_mask = 16'h0080;
defparam \CPU|PC[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
fiftyfivenm_lcell_comb \CPU|Add3~0 (
// Equation(s):
// \CPU|Add3~0_combout  = \CPU|PC [8] $ (VCC)
// \CPU|Add3~1  = CARRY(\CPU|PC [8])

	.dataa(gnd),
	.datab(\CPU|PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add3~0_combout ),
	.cout(\CPU|Add3~1 ));
// synopsys translate_off
defparam \CPU|Add3~0 .lut_mask = 16'h33CC;
defparam \CPU|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
fiftyfivenm_lcell_comb \CPU|DL[7]~feeder (
// Equation(s):
// \CPU|DL[7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|DL[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N23
dffeas \CPU|DL[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[7]~feeder_combout ),
	.asdata(\CPU|alu|Q[7]~12_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~5_combout ),
	.ena(\CPU|DL[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[7] .is_wysiwyg = "true";
defparam \CPU|DL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
fiftyfivenm_lcell_comb \CPU|DL[6]~feeder (
// Equation(s):
// \CPU|DL[6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[6]~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N17
dffeas \CPU|DL[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[6]~feeder_combout ),
	.asdata(\CPU|alu|Q[6]~10_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~5_combout ),
	.ena(\CPU|DL[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[6] .is_wysiwyg = "true";
defparam \CPU|DL[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
fiftyfivenm_lcell_comb \CPU|DL[5]~feeder (
// Equation(s):
// \CPU|DL[5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(\CPU|DL[5]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|DL[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[5]~feeder .lut_mask = 16'hCCCC;
defparam \CPU|DL[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N31
dffeas \CPU|DL[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[5]~feeder_combout ),
	.asdata(\CPU|alu|Q[5]~8_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~5_combout ),
	.ena(\CPU|DL[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[5] .is_wysiwyg = "true";
defparam \CPU|DL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
fiftyfivenm_lcell_comb \CPU|DL[4]~feeder (
// Equation(s):
// \CPU|DL[4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|DL[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N13
dffeas \CPU|DL[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[4]~feeder_combout ),
	.asdata(\CPU|alu|Q[4]~7_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~5_combout ),
	.ena(\CPU|DL[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[4] .is_wysiwyg = "true";
defparam \CPU|DL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
fiftyfivenm_lcell_comb \CPU|DL[3]~feeder (
// Equation(s):
// \CPU|DL[3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|DL[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|DL[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N15
dffeas \CPU|DL[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[3]~feeder_combout ),
	.asdata(\CPU|alu|Q[3]~6_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~5_combout ),
	.ena(\CPU|DL[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[3] .is_wysiwyg = "true";
defparam \CPU|DL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
fiftyfivenm_lcell_comb \CPU|DL[2]~feeder (
// Equation(s):
// \CPU|DL[2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(\CPU|DL[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|DL[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[2]~feeder .lut_mask = 16'hAAAA;
defparam \CPU|DL[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N9
dffeas \CPU|DL[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|DL[2]~feeder_combout ),
	.asdata(\CPU|alu|Q[2]~4_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux289~5_combout ),
	.ena(\CPU|DL[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DL[2] .is_wysiwyg = "true";
defparam \CPU|DL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
fiftyfivenm_lcell_comb \CPU|Add5~4 (
// Equation(s):
// \CPU|Add5~4_combout  = ((\CPU|DL [2] $ (\CPU|PC [2] $ (!\CPU|Add5~3 )))) # (GND)
// \CPU|Add5~5  = CARRY((\CPU|DL [2] & ((\CPU|PC [2]) # (!\CPU|Add5~3 ))) # (!\CPU|DL [2] & (\CPU|PC [2] & !\CPU|Add5~3 )))

	.dataa(\CPU|DL [2]),
	.datab(\CPU|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~3 ),
	.combout(\CPU|Add5~4_combout ),
	.cout(\CPU|Add5~5 ));
// synopsys translate_off
defparam \CPU|Add5~4 .lut_mask = 16'h698E;
defparam \CPU|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
fiftyfivenm_lcell_comb \CPU|PCAdder[2]~2 (
// Equation(s):
// \CPU|PCAdder[2]~2_combout  = (\CPU|mcode|Mux291~4_combout  & ((\CPU|Add5~4_combout ))) # (!\CPU|mcode|Mux291~4_combout  & (\CPU|PC [2]))

	.dataa(gnd),
	.datab(\CPU|PC [2]),
	.datac(\CPU|mcode|Mux291~4_combout ),
	.datad(\CPU|Add5~4_combout ),
	.cin(gnd),
	.combout(\CPU|PCAdder[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[2]~2 .lut_mask = 16'hFC0C;
defparam \CPU|PCAdder[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
fiftyfivenm_lcell_comb \CPU|PC[2]~2 (
// Equation(s):
// \CPU|PC[2]~2_combout  = (\CPU|mcode|Mux266~10_combout  & (\CPU|PCAdder[2]~2_combout )) # (!\CPU|mcode|Mux266~10_combout  & ((\CPU|DL [2])))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|PCAdder[2]~2_combout ),
	.datac(gnd),
	.datad(\CPU|DL [2]),
	.cin(gnd),
	.combout(\CPU|PC[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[2]~2 .lut_mask = 16'hDD88;
defparam \CPU|PC[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
fiftyfivenm_lcell_comb \CPU|Add0~4 (
// Equation(s):
// \CPU|Add0~4_combout  = (\CPU|PC [2] & (\CPU|Add0~3  $ (GND))) # (!\CPU|PC [2] & (!\CPU|Add0~3  & VCC))
// \CPU|Add0~5  = CARRY((\CPU|PC [2] & !\CPU|Add0~3 ))

	.dataa(\CPU|PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~3 ),
	.combout(\CPU|Add0~4_combout ),
	.cout(\CPU|Add0~5 ));
// synopsys translate_off
defparam \CPU|Add0~4 .lut_mask = 16'hA50A;
defparam \CPU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y29_N21
dffeas \CPU|PC[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[2]~2_combout ),
	.asdata(\CPU|Add0~4_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[2] .is_wysiwyg = "true";
defparam \CPU|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
fiftyfivenm_lcell_comb \CPU|Add5~6 (
// Equation(s):
// \CPU|Add5~6_combout  = (\CPU|DL [3] & ((\CPU|PC [3] & (\CPU|Add5~5  & VCC)) # (!\CPU|PC [3] & (!\CPU|Add5~5 )))) # (!\CPU|DL [3] & ((\CPU|PC [3] & (!\CPU|Add5~5 )) # (!\CPU|PC [3] & ((\CPU|Add5~5 ) # (GND)))))
// \CPU|Add5~7  = CARRY((\CPU|DL [3] & (!\CPU|PC [3] & !\CPU|Add5~5 )) # (!\CPU|DL [3] & ((!\CPU|Add5~5 ) # (!\CPU|PC [3]))))

	.dataa(\CPU|DL [3]),
	.datab(\CPU|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~5 ),
	.combout(\CPU|Add5~6_combout ),
	.cout(\CPU|Add5~7 ));
// synopsys translate_off
defparam \CPU|Add5~6 .lut_mask = 16'h9617;
defparam \CPU|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
fiftyfivenm_lcell_comb \CPU|Add5~8 (
// Equation(s):
// \CPU|Add5~8_combout  = ((\CPU|PC [4] $ (\CPU|DL [4] $ (!\CPU|Add5~7 )))) # (GND)
// \CPU|Add5~9  = CARRY((\CPU|PC [4] & ((\CPU|DL [4]) # (!\CPU|Add5~7 ))) # (!\CPU|PC [4] & (\CPU|DL [4] & !\CPU|Add5~7 )))

	.dataa(\CPU|PC [4]),
	.datab(\CPU|DL [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~7 ),
	.combout(\CPU|Add5~8_combout ),
	.cout(\CPU|Add5~9 ));
// synopsys translate_off
defparam \CPU|Add5~8 .lut_mask = 16'h698E;
defparam \CPU|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
fiftyfivenm_lcell_comb \CPU|PCAdder[4]~4 (
// Equation(s):
// \CPU|PCAdder[4]~4_combout  = (\CPU|mcode|Mux291~4_combout  & ((\CPU|Add5~8_combout ))) # (!\CPU|mcode|Mux291~4_combout  & (\CPU|PC [4]))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux291~4_combout ),
	.datac(\CPU|PC [4]),
	.datad(\CPU|Add5~8_combout ),
	.cin(gnd),
	.combout(\CPU|PCAdder[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[4]~4 .lut_mask = 16'hFC30;
defparam \CPU|PCAdder[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
fiftyfivenm_lcell_comb \CPU|PC[4]~4 (
// Equation(s):
// \CPU|PC[4]~4_combout  = (\CPU|mcode|Mux266~10_combout  & (\CPU|PCAdder[4]~4_combout )) # (!\CPU|mcode|Mux266~10_combout  & ((\CPU|DL [4])))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|PCAdder[4]~4_combout ),
	.datac(gnd),
	.datad(\CPU|DL [4]),
	.cin(gnd),
	.combout(\CPU|PC[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[4]~4 .lut_mask = 16'hDD88;
defparam \CPU|PC[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
fiftyfivenm_lcell_comb \CPU|Add0~6 (
// Equation(s):
// \CPU|Add0~6_combout  = (\CPU|PC [3] & (!\CPU|Add0~5 )) # (!\CPU|PC [3] & ((\CPU|Add0~5 ) # (GND)))
// \CPU|Add0~7  = CARRY((!\CPU|Add0~5 ) # (!\CPU|PC [3]))

	.dataa(gnd),
	.datab(\CPU|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~5 ),
	.combout(\CPU|Add0~6_combout ),
	.cout(\CPU|Add0~7 ));
// synopsys translate_off
defparam \CPU|Add0~6 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
fiftyfivenm_lcell_comb \CPU|Add0~8 (
// Equation(s):
// \CPU|Add0~8_combout  = (\CPU|PC [4] & (\CPU|Add0~7  $ (GND))) # (!\CPU|PC [4] & (!\CPU|Add0~7  & VCC))
// \CPU|Add0~9  = CARRY((\CPU|PC [4] & !\CPU|Add0~7 ))

	.dataa(\CPU|PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~7 ),
	.combout(\CPU|Add0~8_combout ),
	.cout(\CPU|Add0~9 ));
// synopsys translate_off
defparam \CPU|Add0~8 .lut_mask = 16'hA50A;
defparam \CPU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y29_N5
dffeas \CPU|PC[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[4]~4_combout ),
	.asdata(\CPU|Add0~8_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[4] .is_wysiwyg = "true";
defparam \CPU|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
fiftyfivenm_lcell_comb \CPU|Add5~10 (
// Equation(s):
// \CPU|Add5~10_combout  = (\CPU|DL [5] & ((\CPU|PC [5] & (\CPU|Add5~9  & VCC)) # (!\CPU|PC [5] & (!\CPU|Add5~9 )))) # (!\CPU|DL [5] & ((\CPU|PC [5] & (!\CPU|Add5~9 )) # (!\CPU|PC [5] & ((\CPU|Add5~9 ) # (GND)))))
// \CPU|Add5~11  = CARRY((\CPU|DL [5] & (!\CPU|PC [5] & !\CPU|Add5~9 )) # (!\CPU|DL [5] & ((!\CPU|Add5~9 ) # (!\CPU|PC [5]))))

	.dataa(\CPU|DL [5]),
	.datab(\CPU|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~9 ),
	.combout(\CPU|Add5~10_combout ),
	.cout(\CPU|Add5~11 ));
// synopsys translate_off
defparam \CPU|Add5~10 .lut_mask = 16'h9617;
defparam \CPU|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
fiftyfivenm_lcell_comb \CPU|PCAdder[5]~5 (
// Equation(s):
// \CPU|PCAdder[5]~5_combout  = (\CPU|mcode|Mux291~4_combout  & ((\CPU|Add5~10_combout ))) # (!\CPU|mcode|Mux291~4_combout  & (\CPU|PC [5]))

	.dataa(\CPU|PC [5]),
	.datab(\CPU|Add5~10_combout ),
	.datac(\CPU|mcode|Mux291~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|PCAdder[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[5]~5 .lut_mask = 16'hCACA;
defparam \CPU|PCAdder[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
fiftyfivenm_lcell_comb \CPU|PC[5]~5 (
// Equation(s):
// \CPU|PC[5]~5_combout  = (\CPU|mcode|Mux266~10_combout  & ((\CPU|PCAdder[5]~5_combout ))) # (!\CPU|mcode|Mux266~10_combout  & (\CPU|DL [5]))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|DL [5]),
	.datac(gnd),
	.datad(\CPU|PCAdder[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|PC[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[5]~5 .lut_mask = 16'hEE44;
defparam \CPU|PC[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
fiftyfivenm_lcell_comb \CPU|Add0~10 (
// Equation(s):
// \CPU|Add0~10_combout  = (\CPU|PC [5] & (!\CPU|Add0~9 )) # (!\CPU|PC [5] & ((\CPU|Add0~9 ) # (GND)))
// \CPU|Add0~11  = CARRY((!\CPU|Add0~9 ) # (!\CPU|PC [5]))

	.dataa(gnd),
	.datab(\CPU|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~9 ),
	.combout(\CPU|Add0~10_combout ),
	.cout(\CPU|Add0~11 ));
// synopsys translate_off
defparam \CPU|Add0~10 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y29_N11
dffeas \CPU|PC[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[5]~5_combout ),
	.asdata(\CPU|Add0~10_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[5] .is_wysiwyg = "true";
defparam \CPU|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
fiftyfivenm_lcell_comb \CPU|Add5~12 (
// Equation(s):
// \CPU|Add5~12_combout  = ((\CPU|PC [6] $ (\CPU|DL [6] $ (!\CPU|Add5~11 )))) # (GND)
// \CPU|Add5~13  = CARRY((\CPU|PC [6] & ((\CPU|DL [6]) # (!\CPU|Add5~11 ))) # (!\CPU|PC [6] & (\CPU|DL [6] & !\CPU|Add5~11 )))

	.dataa(\CPU|PC [6]),
	.datab(\CPU|DL [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~11 ),
	.combout(\CPU|Add5~12_combout ),
	.cout(\CPU|Add5~13 ));
// synopsys translate_off
defparam \CPU|Add5~12 .lut_mask = 16'h698E;
defparam \CPU|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
fiftyfivenm_lcell_comb \CPU|PCAdder[6]~6 (
// Equation(s):
// \CPU|PCAdder[6]~6_combout  = (\CPU|mcode|Mux291~4_combout  & ((\CPU|Add5~12_combout ))) # (!\CPU|mcode|Mux291~4_combout  & (\CPU|PC [6]))

	.dataa(\CPU|PC [6]),
	.datab(\CPU|Add5~12_combout ),
	.datac(\CPU|mcode|Mux291~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|PCAdder[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[6]~6 .lut_mask = 16'hCACA;
defparam \CPU|PCAdder[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
fiftyfivenm_lcell_comb \CPU|PC[6]~6 (
// Equation(s):
// \CPU|PC[6]~6_combout  = (\CPU|mcode|Mux266~10_combout  & (\CPU|PCAdder[6]~6_combout )) # (!\CPU|mcode|Mux266~10_combout  & ((\CPU|DL [6])))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|PCAdder[6]~6_combout ),
	.datac(gnd),
	.datad(\CPU|DL [6]),
	.cin(gnd),
	.combout(\CPU|PC[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[6]~6 .lut_mask = 16'hDD88;
defparam \CPU|PC[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
fiftyfivenm_lcell_comb \CPU|Add0~12 (
// Equation(s):
// \CPU|Add0~12_combout  = (\CPU|PC [6] & (\CPU|Add0~11  $ (GND))) # (!\CPU|PC [6] & (!\CPU|Add0~11  & VCC))
// \CPU|Add0~13  = CARRY((\CPU|PC [6] & !\CPU|Add0~11 ))

	.dataa(\CPU|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~11 ),
	.combout(\CPU|Add0~12_combout ),
	.cout(\CPU|Add0~13 ));
// synopsys translate_off
defparam \CPU|Add0~12 .lut_mask = 16'hA50A;
defparam \CPU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \CPU|PC[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[6]~6_combout ),
	.asdata(\CPU|Add0~12_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[6] .is_wysiwyg = "true";
defparam \CPU|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
fiftyfivenm_lcell_comb \CPU|Add5~14 (
// Equation(s):
// \CPU|Add5~14_combout  = (\CPU|PC [7] & ((\CPU|DL [7] & (\CPU|Add5~13  & VCC)) # (!\CPU|DL [7] & (!\CPU|Add5~13 )))) # (!\CPU|PC [7] & ((\CPU|DL [7] & (!\CPU|Add5~13 )) # (!\CPU|DL [7] & ((\CPU|Add5~13 ) # (GND)))))
// \CPU|Add5~15  = CARRY((\CPU|PC [7] & (!\CPU|DL [7] & !\CPU|Add5~13 )) # (!\CPU|PC [7] & ((!\CPU|Add5~13 ) # (!\CPU|DL [7]))))

	.dataa(\CPU|PC [7]),
	.datab(\CPU|DL [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~13 ),
	.combout(\CPU|Add5~14_combout ),
	.cout(\CPU|Add5~15 ));
// synopsys translate_off
defparam \CPU|Add5~14 .lut_mask = 16'h9617;
defparam \CPU|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
fiftyfivenm_lcell_comb \CPU|PCAdder[7]~7 (
// Equation(s):
// \CPU|PCAdder[7]~7_combout  = (\CPU|mcode|Mux291~4_combout  & (\CPU|Add5~14_combout )) # (!\CPU|mcode|Mux291~4_combout  & ((\CPU|PC [7])))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux291~4_combout ),
	.datac(\CPU|Add5~14_combout ),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\CPU|PCAdder[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[7]~7 .lut_mask = 16'hF3C0;
defparam \CPU|PCAdder[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
fiftyfivenm_lcell_comb \CPU|PC[7]~7 (
// Equation(s):
// \CPU|PC[7]~7_combout  = (\CPU|mcode|Mux266~10_combout  & (\CPU|PCAdder[7]~7_combout )) # (!\CPU|mcode|Mux266~10_combout  & ((\CPU|DL [7])))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|PCAdder[7]~7_combout ),
	.datac(gnd),
	.datad(\CPU|DL [7]),
	.cin(gnd),
	.combout(\CPU|PC[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[7]~7 .lut_mask = 16'hDD88;
defparam \CPU|PC[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
fiftyfivenm_lcell_comb \CPU|Add0~14 (
// Equation(s):
// \CPU|Add0~14_combout  = (\CPU|PC [7] & (!\CPU|Add0~13 )) # (!\CPU|PC [7] & ((\CPU|Add0~13 ) # (GND)))
// \CPU|Add0~15  = CARRY((!\CPU|Add0~13 ) # (!\CPU|PC [7]))

	.dataa(gnd),
	.datab(\CPU|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~13 ),
	.combout(\CPU|Add0~14_combout ),
	.cout(\CPU|Add0~15 ));
// synopsys translate_off
defparam \CPU|Add0~14 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y29_N19
dffeas \CPU|PC[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[7]~7_combout ),
	.asdata(\CPU|Add0~14_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[7] .is_wysiwyg = "true";
defparam \CPU|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
fiftyfivenm_lcell_comb \CPU|Add0~16 (
// Equation(s):
// \CPU|Add0~16_combout  = (\CPU|PC [8] & (\CPU|Add0~15  $ (GND))) # (!\CPU|PC [8] & (!\CPU|Add0~15  & VCC))
// \CPU|Add0~17  = CARRY((\CPU|PC [8] & !\CPU|Add0~15 ))

	.dataa(\CPU|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~15 ),
	.combout(\CPU|Add0~16_combout ),
	.cout(\CPU|Add0~17 ));
// synopsys translate_off
defparam \CPU|Add0~16 .lut_mask = 16'hA50A;
defparam \CPU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
fiftyfivenm_lcell_comb \CPU|Add4~0 (
// Equation(s):
// \CPU|Add4~0_combout  = \CPU|PC [8] $ (VCC)
// \CPU|Add4~1  = CARRY(\CPU|PC [8])

	.dataa(\CPU|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add4~0_combout ),
	.cout(\CPU|Add4~1 ));
// synopsys translate_off
defparam \CPU|Add4~0 .lut_mask = 16'h55AA;
defparam \CPU|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
fiftyfivenm_lcell_comb \CPU|Mux7~0 (
// Equation(s):
// \CPU|Mux7~0_combout  = (\CPU|PC[12]~19_combout  & (((\CPU|Add4~0_combout ) # (\CPU|PC[12]~16_combout )))) # (!\CPU|PC[12]~19_combout  & (\CPU|DL[0]~0_combout  & ((!\CPU|PC[12]~16_combout ))))

	.dataa(\CPU|DL[0]~0_combout ),
	.datab(\CPU|PC[12]~19_combout ),
	.datac(\CPU|Add4~0_combout ),
	.datad(\CPU|PC[12]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux7~0 .lut_mask = 16'hCCE2;
defparam \CPU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
fiftyfivenm_lcell_comb \CPU|Mux7~1 (
// Equation(s):
// \CPU|Mux7~1_combout  = (\CPU|PC[12]~16_combout  & ((\CPU|Mux7~0_combout  & (\CPU|Add3~0_combout )) # (!\CPU|Mux7~0_combout  & ((\CPU|Add0~16_combout ))))) # (!\CPU|PC[12]~16_combout  & (((\CPU|Mux7~0_combout ))))

	.dataa(\CPU|PC[12]~16_combout ),
	.datab(\CPU|Add3~0_combout ),
	.datac(\CPU|Add0~16_combout ),
	.datad(\CPU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux7~1 .lut_mask = 16'hDDA0;
defparam \CPU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
fiftyfivenm_lcell_comb \CPU|PC[12]~17 (
// Equation(s):
// \CPU|PC[12]~17_combout  = (\CPU|PC[12]~14_combout ) # ((\CPU|mcode|Mux265~4_combout  & ((\CPU|mcode|Mux266~10_combout ))) # (!\CPU|mcode|Mux265~4_combout  & ((\CPU|PC[12]~15_combout ) # (!\CPU|mcode|Mux266~10_combout ))))

	.dataa(\CPU|PC[12]~15_combout ),
	.datab(\CPU|mcode|Mux265~4_combout ),
	.datac(\CPU|mcode|Mux266~10_combout ),
	.datad(\CPU|PC[12]~14_combout ),
	.cin(gnd),
	.combout(\CPU|PC[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[12]~17 .lut_mask = 16'hFFE3;
defparam \CPU|PC[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N21
dffeas \CPU|PC[8] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[8] .is_wysiwyg = "true";
defparam \CPU|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
fiftyfivenm_lcell_comb \CPU|Add4~2 (
// Equation(s):
// \CPU|Add4~2_combout  = (\CPU|PC [9] & (\CPU|Add4~1  & VCC)) # (!\CPU|PC [9] & (!\CPU|Add4~1 ))
// \CPU|Add4~3  = CARRY((!\CPU|PC [9] & !\CPU|Add4~1 ))

	.dataa(\CPU|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~1 ),
	.combout(\CPU|Add4~2_combout ),
	.cout(\CPU|Add4~3 ));
// synopsys translate_off
defparam \CPU|Add4~2 .lut_mask = 16'hA505;
defparam \CPU|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
fiftyfivenm_lcell_comb \CPU|Add3~2 (
// Equation(s):
// \CPU|Add3~2_combout  = (\CPU|PC [9] & (!\CPU|Add3~1 )) # (!\CPU|PC [9] & ((\CPU|Add3~1 ) # (GND)))
// \CPU|Add3~3  = CARRY((!\CPU|Add3~1 ) # (!\CPU|PC [9]))

	.dataa(\CPU|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~1 ),
	.combout(\CPU|Add3~2_combout ),
	.cout(\CPU|Add3~3 ));
// synopsys translate_off
defparam \CPU|Add3~2 .lut_mask = 16'h5A5F;
defparam \CPU|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
fiftyfivenm_lcell_comb \CPU|Add0~18 (
// Equation(s):
// \CPU|Add0~18_combout  = (\CPU|PC [9] & (!\CPU|Add0~17 )) # (!\CPU|PC [9] & ((\CPU|Add0~17 ) # (GND)))
// \CPU|Add0~19  = CARRY((!\CPU|Add0~17 ) # (!\CPU|PC [9]))

	.dataa(\CPU|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~17 ),
	.combout(\CPU|Add0~18_combout ),
	.cout(\CPU|Add0~19 ));
// synopsys translate_off
defparam \CPU|Add0~18 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
fiftyfivenm_lcell_comb \CPU|Mux6~0 (
// Equation(s):
// \CPU|Mux6~0_combout  = (\CPU|PC[12]~16_combout  & ((\CPU|PC[12]~19_combout ) # ((\CPU|Add0~18_combout )))) # (!\CPU|PC[12]~16_combout  & (!\CPU|PC[12]~19_combout  & (\CPU|DL[1]~1_combout )))

	.dataa(\CPU|PC[12]~16_combout ),
	.datab(\CPU|PC[12]~19_combout ),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(\CPU|Add0~18_combout ),
	.cin(gnd),
	.combout(\CPU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux6~0 .lut_mask = 16'hBA98;
defparam \CPU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
fiftyfivenm_lcell_comb \CPU|Mux6~1 (
// Equation(s):
// \CPU|Mux6~1_combout  = (\CPU|PC[12]~19_combout  & ((\CPU|Mux6~0_combout  & ((\CPU|Add3~2_combout ))) # (!\CPU|Mux6~0_combout  & (\CPU|Add4~2_combout )))) # (!\CPU|PC[12]~19_combout  & (((\CPU|Mux6~0_combout ))))

	.dataa(\CPU|Add4~2_combout ),
	.datab(\CPU|PC[12]~19_combout ),
	.datac(\CPU|Add3~2_combout ),
	.datad(\CPU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux6~1 .lut_mask = 16'hF388;
defparam \CPU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N11
dffeas \CPU|PC[9] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[9] .is_wysiwyg = "true";
defparam \CPU|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
fiftyfivenm_lcell_comb \CPU|Add0~20 (
// Equation(s):
// \CPU|Add0~20_combout  = (\CPU|PC [10] & (\CPU|Add0~19  $ (GND))) # (!\CPU|PC [10] & (!\CPU|Add0~19  & VCC))
// \CPU|Add0~21  = CARRY((\CPU|PC [10] & !\CPU|Add0~19 ))

	.dataa(\CPU|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~19 ),
	.combout(\CPU|Add0~20_combout ),
	.cout(\CPU|Add0~21 ));
// synopsys translate_off
defparam \CPU|Add0~20 .lut_mask = 16'hA50A;
defparam \CPU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
fiftyfivenm_lcell_comb \CPU|Add4~4 (
// Equation(s):
// \CPU|Add4~4_combout  = (\CPU|PC [10] & ((GND) # (!\CPU|Add4~3 ))) # (!\CPU|PC [10] & (\CPU|Add4~3  $ (GND)))
// \CPU|Add4~5  = CARRY((\CPU|PC [10]) # (!\CPU|Add4~3 ))

	.dataa(gnd),
	.datab(\CPU|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~3 ),
	.combout(\CPU|Add4~4_combout ),
	.cout(\CPU|Add4~5 ));
// synopsys translate_off
defparam \CPU|Add4~4 .lut_mask = 16'h3CCF;
defparam \CPU|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
fiftyfivenm_lcell_comb \CPU|Mux5~0 (
// Equation(s):
// \CPU|Mux5~0_combout  = (\CPU|PC[12]~16_combout  & (\CPU|PC[12]~19_combout )) # (!\CPU|PC[12]~16_combout  & ((\CPU|PC[12]~19_combout  & ((\CPU|Add4~4_combout ))) # (!\CPU|PC[12]~19_combout  & (\CPU|DL[2]~2_combout ))))

	.dataa(\CPU|PC[12]~16_combout ),
	.datab(\CPU|PC[12]~19_combout ),
	.datac(\CPU|DL[2]~2_combout ),
	.datad(\CPU|Add4~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux5~0 .lut_mask = 16'hDC98;
defparam \CPU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
fiftyfivenm_lcell_comb \CPU|Add3~4 (
// Equation(s):
// \CPU|Add3~4_combout  = (\CPU|PC [10] & (\CPU|Add3~3  $ (GND))) # (!\CPU|PC [10] & (!\CPU|Add3~3  & VCC))
// \CPU|Add3~5  = CARRY((\CPU|PC [10] & !\CPU|Add3~3 ))

	.dataa(gnd),
	.datab(\CPU|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~3 ),
	.combout(\CPU|Add3~4_combout ),
	.cout(\CPU|Add3~5 ));
// synopsys translate_off
defparam \CPU|Add3~4 .lut_mask = 16'hC30C;
defparam \CPU|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
fiftyfivenm_lcell_comb \CPU|Mux5~1 (
// Equation(s):
// \CPU|Mux5~1_combout  = (\CPU|PC[12]~16_combout  & ((\CPU|Mux5~0_combout  & ((\CPU|Add3~4_combout ))) # (!\CPU|Mux5~0_combout  & (\CPU|Add0~20_combout )))) # (!\CPU|PC[12]~16_combout  & (((\CPU|Mux5~0_combout ))))

	.dataa(\CPU|PC[12]~16_combout ),
	.datab(\CPU|Add0~20_combout ),
	.datac(\CPU|Mux5~0_combout ),
	.datad(\CPU|Add3~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux5~1 .lut_mask = 16'hF858;
defparam \CPU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N5
dffeas \CPU|PC[10] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[10] .is_wysiwyg = "true";
defparam \CPU|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
fiftyfivenm_lcell_comb \CPU|Add0~22 (
// Equation(s):
// \CPU|Add0~22_combout  = (\CPU|PC [11] & (!\CPU|Add0~21 )) # (!\CPU|PC [11] & ((\CPU|Add0~21 ) # (GND)))
// \CPU|Add0~23  = CARRY((!\CPU|Add0~21 ) # (!\CPU|PC [11]))

	.dataa(\CPU|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~21 ),
	.combout(\CPU|Add0~22_combout ),
	.cout(\CPU|Add0~23 ));
// synopsys translate_off
defparam \CPU|Add0~22 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
fiftyfivenm_lcell_comb \CPU|Mux4~0 (
// Equation(s):
// \CPU|Mux4~0_combout  = (\CPU|PC[12]~16_combout  & ((\CPU|PC[12]~19_combout ) # ((\CPU|Add0~22_combout )))) # (!\CPU|PC[12]~16_combout  & (!\CPU|PC[12]~19_combout  & (\CPU|DL[3]~3_combout )))

	.dataa(\CPU|PC[12]~16_combout ),
	.datab(\CPU|PC[12]~19_combout ),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(\CPU|Add0~22_combout ),
	.cin(gnd),
	.combout(\CPU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux4~0 .lut_mask = 16'hBA98;
defparam \CPU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
fiftyfivenm_lcell_comb \CPU|Add3~6 (
// Equation(s):
// \CPU|Add3~6_combout  = (\CPU|PC [11] & (!\CPU|Add3~5 )) # (!\CPU|PC [11] & ((\CPU|Add3~5 ) # (GND)))
// \CPU|Add3~7  = CARRY((!\CPU|Add3~5 ) # (!\CPU|PC [11]))

	.dataa(gnd),
	.datab(\CPU|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~5 ),
	.combout(\CPU|Add3~6_combout ),
	.cout(\CPU|Add3~7 ));
// synopsys translate_off
defparam \CPU|Add3~6 .lut_mask = 16'h3C3F;
defparam \CPU|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
fiftyfivenm_lcell_comb \CPU|Add4~6 (
// Equation(s):
// \CPU|Add4~6_combout  = (\CPU|PC [11] & (\CPU|Add4~5  & VCC)) # (!\CPU|PC [11] & (!\CPU|Add4~5 ))
// \CPU|Add4~7  = CARRY((!\CPU|PC [11] & !\CPU|Add4~5 ))

	.dataa(\CPU|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~5 ),
	.combout(\CPU|Add4~6_combout ),
	.cout(\CPU|Add4~7 ));
// synopsys translate_off
defparam \CPU|Add4~6 .lut_mask = 16'hA505;
defparam \CPU|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
fiftyfivenm_lcell_comb \CPU|Mux4~1 (
// Equation(s):
// \CPU|Mux4~1_combout  = (\CPU|Mux4~0_combout  & ((\CPU|Add3~6_combout ) # ((!\CPU|PC[12]~19_combout )))) # (!\CPU|Mux4~0_combout  & (((\CPU|PC[12]~19_combout  & \CPU|Add4~6_combout ))))

	.dataa(\CPU|Mux4~0_combout ),
	.datab(\CPU|Add3~6_combout ),
	.datac(\CPU|PC[12]~19_combout ),
	.datad(\CPU|Add4~6_combout ),
	.cin(gnd),
	.combout(\CPU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux4~1 .lut_mask = 16'hDA8A;
defparam \CPU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N3
dffeas \CPU|PC[11] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[11] .is_wysiwyg = "true";
defparam \CPU|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
fiftyfivenm_lcell_comb \CPU|Add0~24 (
// Equation(s):
// \CPU|Add0~24_combout  = (\CPU|PC [12] & (\CPU|Add0~23  $ (GND))) # (!\CPU|PC [12] & (!\CPU|Add0~23  & VCC))
// \CPU|Add0~25  = CARRY((\CPU|PC [12] & !\CPU|Add0~23 ))

	.dataa(\CPU|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~23 ),
	.combout(\CPU|Add0~24_combout ),
	.cout(\CPU|Add0~25 ));
// synopsys translate_off
defparam \CPU|Add0~24 .lut_mask = 16'hA50A;
defparam \CPU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
fiftyfivenm_lcell_comb \CPU|Add3~8 (
// Equation(s):
// \CPU|Add3~8_combout  = (\CPU|PC [12] & (\CPU|Add3~7  $ (GND))) # (!\CPU|PC [12] & (!\CPU|Add3~7  & VCC))
// \CPU|Add3~9  = CARRY((\CPU|PC [12] & !\CPU|Add3~7 ))

	.dataa(\CPU|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~7 ),
	.combout(\CPU|Add3~8_combout ),
	.cout(\CPU|Add3~9 ));
// synopsys translate_off
defparam \CPU|Add3~8 .lut_mask = 16'hA50A;
defparam \CPU|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
fiftyfivenm_lcell_comb \CPU|Add4~8 (
// Equation(s):
// \CPU|Add4~8_combout  = (\CPU|PC [12] & ((GND) # (!\CPU|Add4~7 ))) # (!\CPU|PC [12] & (\CPU|Add4~7  $ (GND)))
// \CPU|Add4~9  = CARRY((\CPU|PC [12]) # (!\CPU|Add4~7 ))

	.dataa(\CPU|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~7 ),
	.combout(\CPU|Add4~8_combout ),
	.cout(\CPU|Add4~9 ));
// synopsys translate_off
defparam \CPU|Add4~8 .lut_mask = 16'h5AAF;
defparam \CPU|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
fiftyfivenm_lcell_comb \CPU|Mux3~0 (
// Equation(s):
// \CPU|Mux3~0_combout  = (\CPU|PC[12]~19_combout  & ((\CPU|Add4~8_combout ) # ((\CPU|PC[12]~16_combout )))) # (!\CPU|PC[12]~19_combout  & (((\CPU|DL[4]~4_combout  & !\CPU|PC[12]~16_combout ))))

	.dataa(\CPU|Add4~8_combout ),
	.datab(\CPU|PC[12]~19_combout ),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(\CPU|PC[12]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux3~0 .lut_mask = 16'hCCB8;
defparam \CPU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
fiftyfivenm_lcell_comb \CPU|Mux3~1 (
// Equation(s):
// \CPU|Mux3~1_combout  = (\CPU|PC[12]~16_combout  & ((\CPU|Mux3~0_combout  & ((\CPU|Add3~8_combout ))) # (!\CPU|Mux3~0_combout  & (\CPU|Add0~24_combout )))) # (!\CPU|PC[12]~16_combout  & (((\CPU|Mux3~0_combout ))))

	.dataa(\CPU|PC[12]~16_combout ),
	.datab(\CPU|Add0~24_combout ),
	.datac(\CPU|Add3~8_combout ),
	.datad(\CPU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux3~1 .lut_mask = 16'hF588;
defparam \CPU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \CPU|PC[12] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[12] .is_wysiwyg = "true";
defparam \CPU|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
fiftyfivenm_lcell_comb \CPU|Add0~26 (
// Equation(s):
// \CPU|Add0~26_combout  = (\CPU|PC [13] & (!\CPU|Add0~25 )) # (!\CPU|PC [13] & ((\CPU|Add0~25 ) # (GND)))
// \CPU|Add0~27  = CARRY((!\CPU|Add0~25 ) # (!\CPU|PC [13]))

	.dataa(gnd),
	.datab(\CPU|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~25 ),
	.combout(\CPU|Add0~26_combout ),
	.cout(\CPU|Add0~27 ));
// synopsys translate_off
defparam \CPU|Add0~26 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
fiftyfivenm_lcell_comb \CPU|Mux2~0 (
// Equation(s):
// \CPU|Mux2~0_combout  = (\CPU|PC[12]~16_combout  & ((\CPU|PC[12]~19_combout ) # ((\CPU|Add0~26_combout )))) # (!\CPU|PC[12]~16_combout  & (!\CPU|PC[12]~19_combout  & ((\CPU|DL[5]~5_combout ))))

	.dataa(\CPU|PC[12]~16_combout ),
	.datab(\CPU|PC[12]~19_combout ),
	.datac(\CPU|Add0~26_combout ),
	.datad(\CPU|DL[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux2~0 .lut_mask = 16'hB9A8;
defparam \CPU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
fiftyfivenm_lcell_comb \CPU|Add3~10 (
// Equation(s):
// \CPU|Add3~10_combout  = (\CPU|PC [13] & (!\CPU|Add3~9 )) # (!\CPU|PC [13] & ((\CPU|Add3~9 ) # (GND)))
// \CPU|Add3~11  = CARRY((!\CPU|Add3~9 ) # (!\CPU|PC [13]))

	.dataa(\CPU|PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~9 ),
	.combout(\CPU|Add3~10_combout ),
	.cout(\CPU|Add3~11 ));
// synopsys translate_off
defparam \CPU|Add3~10 .lut_mask = 16'h5A5F;
defparam \CPU|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
fiftyfivenm_lcell_comb \CPU|Add4~10 (
// Equation(s):
// \CPU|Add4~10_combout  = (\CPU|PC [13] & (\CPU|Add4~9  & VCC)) # (!\CPU|PC [13] & (!\CPU|Add4~9 ))
// \CPU|Add4~11  = CARRY((!\CPU|PC [13] & !\CPU|Add4~9 ))

	.dataa(gnd),
	.datab(\CPU|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~9 ),
	.combout(\CPU|Add4~10_combout ),
	.cout(\CPU|Add4~11 ));
// synopsys translate_off
defparam \CPU|Add4~10 .lut_mask = 16'hC303;
defparam \CPU|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
fiftyfivenm_lcell_comb \CPU|Mux2~1 (
// Equation(s):
// \CPU|Mux2~1_combout  = (\CPU|Mux2~0_combout  & ((\CPU|Add3~10_combout ) # ((!\CPU|PC[12]~19_combout )))) # (!\CPU|Mux2~0_combout  & (((\CPU|PC[12]~19_combout  & \CPU|Add4~10_combout ))))

	.dataa(\CPU|Mux2~0_combout ),
	.datab(\CPU|Add3~10_combout ),
	.datac(\CPU|PC[12]~19_combout ),
	.datad(\CPU|Add4~10_combout ),
	.cin(gnd),
	.combout(\CPU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux2~1 .lut_mask = 16'hDA8A;
defparam \CPU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N15
dffeas \CPU|PC[13] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[13] .is_wysiwyg = "true";
defparam \CPU|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|process_0~2 (
// Equation(s):
// \CPU|mcode|process_0~2_combout  = (!\CPU|IR [3] & \CPU|IR [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|process_0~2 .lut_mask = 16'h0F00;
defparam \CPU|mcode|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux258~0 (
// Equation(s):
// \CPU|mcode|Mux258~0_combout  = (\CPU|mcode|Equal17~0_combout  & (\CPU|mcode|Mux259~0_combout  & ((\CPU|mcode|process_0~2_combout ) # (!\CPU|IR [4]))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|mcode|process_0~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux258~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux258~0 .lut_mask = 16'hC040;
defparam \CPU|mcode|Mux258~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N9
dffeas \CPU|Write_Data_r.Write_Data_AX (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux258~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_AX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_AX .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_AX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux260~0 (
// Equation(s):
// \CPU|mcode|Mux260~0_combout  = (!\CPU|IR [0] & \CPU|IR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux260~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux260~0 .lut_mask = 16'h0F00;
defparam \CPU|mcode|Mux260~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux260~1 (
// Equation(s):
// \CPU|mcode|Mux260~1_combout  = (\CPU|IR [4] & (\CPU|mcode|Equal17~0_combout  & (\CPU|mcode|Mux32~4_combout  & \CPU|mcode|Mux260~0_combout )))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(\CPU|mcode|Mux32~4_combout ),
	.datad(\CPU|mcode|Mux260~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux260~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux260~1 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux260~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \CPU|Write_Data_r.Write_Data_XB (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux260~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_XB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_XB .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_XB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
fiftyfivenm_lcell_comb \CPU|BusB_r[1]~8 (
// Equation(s):
// \CPU|BusB_r[1]~8_combout  = (\CPU|DL[1]~1_combout  & (\CPU|DL[0]~0_combout  $ (VCC))) # (!\CPU|DL[1]~1_combout  & (\CPU|DL[0]~0_combout  & VCC))
// \CPU|BusB_r[1]~9  = CARRY((\CPU|DL[1]~1_combout  & \CPU|DL[0]~0_combout ))

	.dataa(\CPU|DL[1]~1_combout ),
	.datab(\CPU|DL[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|BusB_r[1]~8_combout ),
	.cout(\CPU|BusB_r[1]~9 ));
// synopsys translate_off
defparam \CPU|BusB_r[1]~8 .lut_mask = 16'h6688;
defparam \CPU|BusB_r[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
fiftyfivenm_lcell_comb \CPU|BusB_r[2]~10 (
// Equation(s):
// \CPU|BusB_r[2]~10_combout  = (\CPU|DL[2]~2_combout  & (!\CPU|BusB_r[1]~9 )) # (!\CPU|DL[2]~2_combout  & ((\CPU|BusB_r[1]~9 ) # (GND)))
// \CPU|BusB_r[2]~11  = CARRY((!\CPU|BusB_r[1]~9 ) # (!\CPU|DL[2]~2_combout ))

	.dataa(\CPU|DL[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|BusB_r[1]~9 ),
	.combout(\CPU|BusB_r[2]~10_combout ),
	.cout(\CPU|BusB_r[2]~11 ));
// synopsys translate_off
defparam \CPU|BusB_r[2]~10 .lut_mask = 16'h5A5F;
defparam \CPU|BusB_r[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
fiftyfivenm_lcell_comb \CPU|BusB_r[3]~12 (
// Equation(s):
// \CPU|BusB_r[3]~12_combout  = (\CPU|DL[3]~3_combout  & (\CPU|BusB_r[2]~11  $ (GND))) # (!\CPU|DL[3]~3_combout  & (!\CPU|BusB_r[2]~11  & VCC))
// \CPU|BusB_r[3]~13  = CARRY((\CPU|DL[3]~3_combout  & !\CPU|BusB_r[2]~11 ))

	.dataa(\CPU|DL[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|BusB_r[2]~11 ),
	.combout(\CPU|BusB_r[3]~12_combout ),
	.cout(\CPU|BusB_r[3]~13 ));
// synopsys translate_off
defparam \CPU|BusB_r[3]~12 .lut_mask = 16'hA50A;
defparam \CPU|BusB_r[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
fiftyfivenm_lcell_comb \CPU|BusB_r[4]~14 (
// Equation(s):
// \CPU|BusB_r[4]~14_combout  = (\CPU|DL[4]~4_combout  & (!\CPU|BusB_r[3]~13 )) # (!\CPU|DL[4]~4_combout  & ((\CPU|BusB_r[3]~13 ) # (GND)))
// \CPU|BusB_r[4]~15  = CARRY((!\CPU|BusB_r[3]~13 ) # (!\CPU|DL[4]~4_combout ))

	.dataa(\CPU|DL[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|BusB_r[3]~13 ),
	.combout(\CPU|BusB_r[4]~14_combout ),
	.cout(\CPU|BusB_r[4]~15 ));
// synopsys translate_off
defparam \CPU|BusB_r[4]~14 .lut_mask = 16'h5A5F;
defparam \CPU|BusB_r[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
fiftyfivenm_lcell_comb \CPU|BusB_r[5]~16 (
// Equation(s):
// \CPU|BusB_r[5]~16_combout  = (\CPU|DL[5]~5_combout  & (\CPU|BusB_r[4]~15  $ (GND))) # (!\CPU|DL[5]~5_combout  & (!\CPU|BusB_r[4]~15  & VCC))
// \CPU|BusB_r[5]~17  = CARRY((\CPU|DL[5]~5_combout  & !\CPU|BusB_r[4]~15 ))

	.dataa(gnd),
	.datab(\CPU|DL[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|BusB_r[4]~15 ),
	.combout(\CPU|BusB_r[5]~16_combout ),
	.cout(\CPU|BusB_r[5]~17 ));
// synopsys translate_off
defparam \CPU|BusB_r[5]~16 .lut_mask = 16'hC30C;
defparam \CPU|BusB_r[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~7 (
// Equation(s):
// \CPU|mcode|Mux249~7_combout  = (\CPU|IR [2] & (\CPU|mcode|Set_Addr_To~1_combout )) # (!\CPU|IR [2] & (((\CPU|IR [0] & \CPU|mcode|Mux204~0_combout ))))

	.dataa(\CPU|mcode|Set_Addr_To~1_combout ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux204~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~7 .lut_mask = 16'hB888;
defparam \CPU|mcode|Mux249~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~3 (
// Equation(s):
// \CPU|mcode|Mux249~3_combout  = (!\CPU|MCycle [0] & (!\CPU|MCycle [1] & ((\CPU|IR [0]) # (\CPU|IR [2]))))

	.dataa(\CPU|MCycle [0]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~3 .lut_mask = 16'h0504;
defparam \CPU|mcode|Mux249~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~4 (
// Equation(s):
// \CPU|mcode|Mux249~4_combout  = (\CPU|mcode|Mux249~3_combout ) # ((\CPU|MCycle [1] & ((\CPU|mcode|Mux244~0_combout ) # (\CPU|mcode|Mux294~2_combout ))))

	.dataa(\CPU|mcode|Mux244~0_combout ),
	.datab(\CPU|mcode|Mux249~3_combout ),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|mcode|Mux294~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~4 .lut_mask = 16'hFCEC;
defparam \CPU|mcode|Mux249~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~5 (
// Equation(s):
// \CPU|mcode|Mux249~5_combout  = (\CPU|IR [4] & (\CPU|mcode|Mux249~7_combout )) # (!\CPU|IR [4] & (((!\CPU|MCycle [2] & \CPU|mcode|Mux249~4_combout ))))

	.dataa(\CPU|mcode|Mux249~7_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|mcode|Mux249~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~5 .lut_mask = 16'h8B88;
defparam \CPU|mcode|Mux249~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux249~6 (
// Equation(s):
// \CPU|mcode|Mux249~6_combout  = (!\CPU|IR [3] & (!\CPU|Break~1_combout  & \CPU|mcode|Mux249~5_combout ))

	.dataa(gnd),
	.datab(\CPU|IR [3]),
	.datac(\CPU|Break~1_combout ),
	.datad(\CPU|mcode|Mux249~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux249~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux249~6 .lut_mask = 16'h0300;
defparam \CPU|mcode|Mux249~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N25
dffeas \CPU|Set_Addr_To_r.Set_Addr_To_ZPG (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux249~6_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Set_Addr_To_r.Set_Addr_To_ZPG .is_wysiwyg = "true";
defparam \CPU|Set_Addr_To_r.Set_Addr_To_ZPG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
fiftyfivenm_lcell_comb \CPU|process_3~0 (
// Equation(s):
// \CPU|process_3~0_combout  = (\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ),
	.cin(gnd),
	.combout(\CPU|process_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|process_3~0 .lut_mask = 16'hFF0F;
defparam \CPU|process_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N15
dffeas \CPU|BusB_r[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[5]~16_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[5] .is_wysiwyg = "true";
defparam \CPU|BusB_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux259~1 (
// Equation(s):
// \CPU|mcode|Mux259~1_combout  = (\CPU|IR [4] & (\CPU|mcode|Equal17~0_combout  & (\CPU|mcode|Mux259~0_combout  & !\CPU|mcode|process_0~2_combout )))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|mcode|process_0~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux259~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux259~1 .lut_mask = 16'h0080;
defparam \CPU|mcode|Mux259~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \CPU|Write_Data_r.Write_Data_AXB (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux259~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_AXB .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_AXB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
fiftyfivenm_lcell_comb \CPU|Selector34~4 (
// Equation(s):
// \CPU|Selector34~4_combout  = (\CPU|BusB_r [5] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|ABC [5] & \CPU|Write_Data_r.Write_Data_AXB~q ))))

	.dataa(\CPU|Write_Data_r.Write_Data_XB~q ),
	.datab(\CPU|BusB_r [5]),
	.datac(\CPU|ABC [5]),
	.datad(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.cin(gnd),
	.combout(\CPU|Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~4 .lut_mask = 16'hC888;
defparam \CPU|Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux253~2 (
// Equation(s):
// \CPU|mcode|Mux253~2_combout  = (!\CPU|IR [0] & (\CPU|mcode|Equal17~0_combout  & (!\CPU|mcode|Equal19~1_combout  & \CPU|IR [1])))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(\CPU|mcode|Equal19~1_combout ),
	.datad(\CPU|IR [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux253~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux253~2 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux253~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N19
dffeas \CPU|Write_Data_r.Write_Data_X (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux253~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_X~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_X .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_X .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
fiftyfivenm_lcell_comb \CPU|Selector34~5 (
// Equation(s):
// \CPU|Selector34~5_combout  = (\CPU|Selector34~4_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|ABC [5] & \CPU|Write_Data_r.Write_Data_AX~q )))

	.dataa(\CPU|ABC [5]),
	.datab(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datac(\CPU|Selector34~4_combout ),
	.datad(\CPU|Write_Data_r.Write_Data_X~q ),
	.cin(gnd),
	.combout(\CPU|Selector34~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~5 .lut_mask = 16'hFFF8;
defparam \CPU|Selector34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux254~0 (
// Equation(s):
// \CPU|mcode|Mux254~0_combout  = (\CPU|MCycle [1] & (((\CPU|IR [3])))) # (!\CPU|MCycle [1] & ((\CPU|MCycle [0]) # ((\CPU|IR [5]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux254~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux254~0 .lut_mask = 16'hF5E4;
defparam \CPU|mcode|Mux254~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux254~1 (
// Equation(s):
// \CPU|mcode|Mux254~1_combout  = (\CPU|mcode|Mux255~0_combout  & (!\CPU|MCycle [2] & (\CPU|Equal11~5_combout  & !\CPU|IR [7])))

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|MCycle [2]),
	.datac(\CPU|Equal11~5_combout ),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux254~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux254~1 .lut_mask = 16'h0020;
defparam \CPU|mcode|Mux254~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux254~2 (
// Equation(s):
// \CPU|mcode|Mux254~2_combout  = (\CPU|mcode|Mux254~0_combout ) # (((!\CPU|IR [3] & \CPU|IR [6])) # (!\CPU|mcode|Mux254~1_combout ))

	.dataa(\CPU|mcode|Mux254~0_combout ),
	.datab(\CPU|mcode|Mux254~1_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux254~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux254~2 .lut_mask = 16'hBFBB;
defparam \CPU|mcode|Mux254~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux254~3 (
// Equation(s):
// \CPU|mcode|Mux254~3_combout  = (\CPU|mcode|Equal17~0_combout  & (\CPU|mcode|Mux254~2_combout  & (\CPU|tmpP~3_combout  & !\CPU|mcode|Equal19~1_combout )))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|mcode|Mux254~2_combout ),
	.datac(\CPU|tmpP~3_combout ),
	.datad(\CPU|mcode|Equal19~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux254~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux254~3 .lut_mask = 16'h0080;
defparam \CPU|mcode|Mux254~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N13
dffeas \CPU|Write_Data_r.Write_Data_Y (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux254~3_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_Y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_Y .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_Y .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N31
dffeas \CPU|Y[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[5] .is_wysiwyg = "true";
defparam \CPU|Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux261~0 (
// Equation(s):
// \CPU|mcode|Mux261~0_combout  = (\CPU|mcode|Equal17~0_combout  & (\CPU|tmpP~3_combout  & (\CPU|mcode|Mux32~4_combout  & \CPU|IR [4])))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|tmpP~3_combout ),
	.datac(\CPU|mcode|Mux32~4_combout ),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux261~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux261~0 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux261~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N7
dffeas \CPU|Write_Data_r.Write_Data_YB (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux261~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_YB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_YB .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_YB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
fiftyfivenm_lcell_comb \CPU|Selector34~0 (
// Equation(s):
// \CPU|Selector34~0_combout  = (\CPU|Y [5] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|BusB_r [5] & \CPU|Write_Data_r.Write_Data_YB~q ))))

	.dataa(\CPU|BusB_r [5]),
	.datab(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datac(\CPU|Y [5]),
	.datad(\CPU|Write_Data_r.Write_Data_YB~q ),
	.cin(gnd),
	.combout(\CPU|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~0 .lut_mask = 16'hE0C0;
defparam \CPU|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
fiftyfivenm_lcell_comb \CPU|P[4]~feeder (
// Equation(s):
// \CPU|P[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|P[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[4]~feeder .lut_mask = 16'hFFFF;
defparam \CPU|P[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N1
dffeas \CPU|P[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|P[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[4] .is_wysiwyg = "true";
defparam \CPU|P[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux255~1 (
// Equation(s):
// \CPU|mcode|Mux255~1_combout  = (\CPU|mcode|Mux263~4_combout  & ((\CPU|IR [3] & (\CPU|Equal0~1_combout )) # (!\CPU|IR [3] & ((\CPU|Equal0~6_combout )))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|Equal0~1_combout ),
	.datac(\CPU|mcode|Mux263~4_combout ),
	.datad(\CPU|Equal0~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux255~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux255~1 .lut_mask = 16'hD080;
defparam \CPU|mcode|Mux255~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux255~2 (
// Equation(s):
// \CPU|mcode|Mux255~2_combout  = (\CPU|mcode|Mux255~0_combout  & (\CPU|mcode|Mux255~1_combout  & (\CPU|mcode|Mux314~0_combout  & !\CPU|IR [5])))

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|mcode|Mux255~1_combout ),
	.datac(\CPU|mcode|Mux314~0_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux255~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux255~2 .lut_mask = 16'h0080;
defparam \CPU|mcode|Mux255~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y22_N25
dffeas \CPU|Write_Data_r.Write_Data_P (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux255~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_P .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_P .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux257~0 (
// Equation(s):
// \CPU|mcode|Mux257~0_combout  = (\CPU|mcode|Mux255~0_combout  & (\CPU|Equal11~5_combout  & (\CPU|mcode|Mux314~0_combout  & \CPU|mcode|Mux32~5_combout )))

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|Equal11~5_combout ),
	.datac(\CPU|mcode|Mux314~0_combout ),
	.datad(\CPU|mcode|Mux32~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux257~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux257~0 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux257~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux256~0 (
// Equation(s):
// \CPU|mcode|Mux256~0_combout  = (\CPU|mcode|Mux257~0_combout  & ((\CPU|IR [5] & (\CPU|Equal0~6_combout )) # (!\CPU|IR [5] & ((\CPU|Equal0~0_combout )))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|Equal0~6_combout ),
	.datac(\CPU|Equal0~0_combout ),
	.datad(\CPU|mcode|Mux257~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux256~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux256~0 .lut_mask = 16'hD800;
defparam \CPU|mcode|Mux256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N23
dffeas \CPU|Write_Data_r.Write_Data_PCL (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux256~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_PCL .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_PCL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux257~2 (
// Equation(s):
// \CPU|mcode|Mux257~2_combout  = (\CPU|mcode|Mux257~0_combout  & ((\CPU|mcode|Mux257~1_combout ) # ((\CPU|Equal0~1_combout  & !\CPU|IR [5]))))

	.dataa(\CPU|Equal0~1_combout ),
	.datab(\CPU|mcode|Mux257~0_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Mux257~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux257~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux257~2 .lut_mask = 16'hCC08;
defparam \CPU|mcode|Mux257~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N21
dffeas \CPU|Write_Data_r.Write_Data_PCH (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux257~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_PCH .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_PCH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
fiftyfivenm_lcell_comb \CPU|Selector34~1 (
// Equation(s):
// \CPU|Selector34~1_combout  = (\CPU|PC [13] & ((\CPU|Write_Data_r.Write_Data_PCH~q ) # ((\CPU|Write_Data_r.Write_Data_PCL~q  & \CPU|PC [5])))) # (!\CPU|PC [13] & (\CPU|Write_Data_r.Write_Data_PCL~q  & ((\CPU|PC [5]))))

	.dataa(\CPU|PC [13]),
	.datab(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datac(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datad(\CPU|PC [5]),
	.cin(gnd),
	.combout(\CPU|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux111~1 (
// Equation(s):
// \CPU|mcode|Mux111~1_combout  = (!\CPU|IR [4] & (!\CPU|IR [5] & (\CPU|mcode|Mux111~0_combout  & \CPU|mcode|Equal21~0_combout )))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|mcode|Mux111~0_combout ),
	.datad(\CPU|mcode|Equal21~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux111~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux111~1 .lut_mask = 16'h1000;
defparam \CPU|mcode|Mux111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux22~0 (
// Equation(s):
// \CPU|mcode|Mux22~0_combout  = (\CPU|mcode|Equal17~0_combout  & (\CPU|IR [0] & !\CPU|IR [1]))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux22~0 .lut_mask = 16'h0808;
defparam \CPU|mcode|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux111~2 (
// Equation(s):
// \CPU|mcode|Mux111~2_combout  = (!\CPU|IR [1] & ((\CPU|mcode|Mux111~1_combout ) # ((\CPU|IR [7] & \CPU|mcode|Mux22~0_combout ))))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux111~1_combout ),
	.datad(\CPU|mcode|Mux22~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux111~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux111~2 .lut_mask = 16'h3230;
defparam \CPU|mcode|Mux111~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
fiftyfivenm_lcell_comb \CPU|Write_Data_r.Write_Data_ABC~0 (
// Equation(s):
// \CPU|Write_Data_r.Write_Data_ABC~0_combout  = (\CPU|Equal11~5_combout  & (\CPU|mcode|Mux111~2_combout )) # (!\CPU|Equal11~5_combout  & ((\CPU|mcode|Mux22~0_combout )))

	.dataa(\CPU|Equal11~5_combout ),
	.datab(\CPU|mcode|Mux111~2_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux22~0_combout ),
	.cin(gnd),
	.combout(\CPU|Write_Data_r.Write_Data_ABC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_ABC~0 .lut_mask = 16'hDD88;
defparam \CPU|Write_Data_r.Write_Data_ABC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux252~0 (
// Equation(s):
// \CPU|mcode|Mux252~0_combout  = (!\CPU|IR [4] & (!\CPU|IR [2] & !\CPU|IR [0]))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [2]),
	.datac(gnd),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux252~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux252~0 .lut_mask = 16'h0011;
defparam \CPU|mcode|Mux252~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux252~1 (
// Equation(s):
// \CPU|mcode|Mux252~1_combout  = (!\CPU|IR [1] & ((\CPU|mcode|Mux22~0_combout ) # ((\CPU|mcode|Mux252~0_combout  & \CPU|mcode|Mux111~2_combout ))))

	.dataa(\CPU|mcode|Mux252~0_combout ),
	.datab(\CPU|mcode|Mux111~2_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Mux22~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux252~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux252~1 .lut_mask = 16'h0F08;
defparam \CPU|mcode|Mux252~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N1
dffeas \CPU|Write_Data_r.Write_Data_ABC (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Write_Data_r.Write_Data_ABC~0_combout ),
	.asdata(\CPU|mcode|Mux252~1_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|IR [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_ABC .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_ABC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux251~0 (
// Equation(s):
// \CPU|mcode|Mux251~0_combout  = (!\CPU|IR [1] & (!\CPU|IR [4] & (!\CPU|IR [2] & !\CPU|IR [0])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux251~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux251~0 .lut_mask = 16'h0001;
defparam \CPU|mcode|Mux251~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux251~1 (
// Equation(s):
// \CPU|mcode|Mux251~1_combout  = (!\CPU|MCycle [1] & (!\CPU|MCycle [0] & !\CPU|IR [5]))

	.dataa(\CPU|MCycle [1]),
	.datab(gnd),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux251~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux251~1 .lut_mask = 16'h0005;
defparam \CPU|mcode|Mux251~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux251~2 (
// Equation(s):
// \CPU|mcode|Mux251~2_combout  = (\CPU|mcode|Mux251~1_combout  & (((\CPU|IR [3] & !\CPU|IR [7])) # (!\CPU|IR [6])))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux251~1_combout ),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux251~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux251~2 .lut_mask = 16'h20F0;
defparam \CPU|mcode|Mux251~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux251~3 (
// Equation(s):
// \CPU|mcode|Mux251~3_combout  = (\CPU|mcode|Mux251~2_combout ) # ((!\CPU|IR [3] & (\CPU|mcode|Mux314~0_combout  & \CPU|MCycle [1])))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|mcode|Mux314~0_combout ),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|mcode|Mux251~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux251~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux251~3 .lut_mask = 16'hFF40;
defparam \CPU|mcode|Mux251~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux251~4 (
// Equation(s):
// \CPU|mcode|Mux251~4_combout  = (\CPU|mcode|Equal17~0_combout ) # ((!\CPU|MCycle [2] & (\CPU|mcode|Mux251~0_combout  & \CPU|mcode|Mux251~3_combout )))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|mcode|Mux251~0_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|mcode|Mux251~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux251~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux251~4 .lut_mask = 16'hF4F0;
defparam \CPU|mcode|Mux251~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N21
dffeas \CPU|Write_Data_r.Write_Data_DL (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux251~4_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Write_Data_r.Write_Data_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Write_Data_r.Write_Data_DL .is_wysiwyg = "true";
defparam \CPU|Write_Data_r.Write_Data_DL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
fiftyfivenm_lcell_comb \CPU|Selector34~2 (
// Equation(s):
// \CPU|Selector34~2_combout  = (\CPU|Write_Data_r.Write_Data_ABC~q  & ((\CPU|ABC [5]) # ((\CPU|DL [5] & !\CPU|Write_Data_r.Write_Data_DL~q )))) # (!\CPU|Write_Data_r.Write_Data_ABC~q  & (\CPU|DL [5] & ((!\CPU|Write_Data_r.Write_Data_DL~q ))))

	.dataa(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datab(\CPU|DL [5]),
	.datac(\CPU|ABC [5]),
	.datad(\CPU|Write_Data_r.Write_Data_DL~q ),
	.cin(gnd),
	.combout(\CPU|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~2 .lut_mask = 16'hA0EC;
defparam \CPU|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
fiftyfivenm_lcell_comb \CPU|Selector34~3 (
// Equation(s):
// \CPU|Selector34~3_combout  = (\CPU|Selector34~1_combout ) # ((\CPU|Selector34~2_combout ) # ((\CPU|P [4] & \CPU|Write_Data_r.Write_Data_P~q )))

	.dataa(\CPU|P [4]),
	.datab(\CPU|Write_Data_r.Write_Data_P~q ),
	.datac(\CPU|Selector34~1_combout ),
	.datad(\CPU|Selector34~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~3 .lut_mask = 16'hFFF8;
defparam \CPU|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N15
dffeas \CPU|X[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|alu|Q[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[5] .is_wysiwyg = "true";
defparam \CPU|X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
fiftyfivenm_lcell_comb \CPU|Selector34~6 (
// Equation(s):
// \CPU|Selector34~6_combout  = (\CPU|Selector34~0_combout ) # ((\CPU|Selector34~3_combout ) # ((\CPU|Selector34~5_combout  & \CPU|X [5])))

	.dataa(\CPU|Selector34~5_combout ),
	.datab(\CPU|Selector34~0_combout ),
	.datac(\CPU|Selector34~3_combout ),
	.datad(\CPU|X [5]),
	.cin(gnd),
	.combout(\CPU|Selector34~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~6 .lut_mask = 16'hFEFC;
defparam \CPU|Selector34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux261~1 (
// Equation(s):
// \CPU|mcode|Mux261~1_combout  = (!\CPU|IR [6] & (\CPU|IR [4] & (\CPU|IR [7] & !\CPU|IR [5])))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux261~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux261~1 .lut_mask = 16'h0040;
defparam \CPU|mcode|Mux261~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux293~2 (
// Equation(s):
// \CPU|mcode|Mux293~2_combout  = (\CPU|IR [2] & (!\CPU|mcode|process_0~1_combout  & ((!\CPU|IR [0])))) # (!\CPU|IR [2] & (((\CPU|IR [1] & \CPU|IR [0]))))

	.dataa(\CPU|mcode|process_0~1_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux293~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux293~2 .lut_mask = 16'h0C50;
defparam \CPU|mcode|Mux293~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~5 (
// Equation(s):
// \CPU|mcode|Mux108~5_combout  = (\CPU|MCycle [1] & (!\CPU|MCycle [0] & (!\CPU|MCycle [2] & \CPU|IR [3])))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~5 .lut_mask = 16'h0200;
defparam \CPU|mcode|Mux108~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N14
fiftyfivenm_lcell_comb \CPU|BAH[0]~4 (
// Equation(s):
// \CPU|BAH[0]~4_combout  = (\CPU|mcode|Mux261~1_combout  & (\CPU|mcode|Mux293~2_combout  & \CPU|mcode|Mux108~5_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux261~1_combout ),
	.datac(\CPU|mcode|Mux293~2_combout ),
	.datad(\CPU|mcode|Mux108~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAH[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[0]~4 .lut_mask = 16'hC000;
defparam \CPU|BAH[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux288~1 (
// Equation(s):
// \CPU|mcode|Mux288~1_combout  = (\CPU|mcode|Mux288~0_combout  & ((\CPU|IR [2] & ((\CPU|Equal0~0_combout ))) # (!\CPU|IR [2] & (\CPU|Equal0~4_combout ))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|Equal0~4_combout ),
	.datac(\CPU|mcode|Mux288~0_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux288~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux288~1 .lut_mask = 16'hE040;
defparam \CPU|mcode|Mux288~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux288~2 (
// Equation(s):
// \CPU|mcode|Mux288~2_combout  = (\CPU|mcode|Mux288~1_combout ) # ((\CPU|IR [4] & ((\CPU|mcode|Mux32~9_combout ) # (\CPU|mcode|Mux108~6_combout ))))

	.dataa(\CPU|mcode|Mux32~9_combout ),
	.datab(\CPU|mcode|Mux288~1_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux108~6_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux288~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux288~2 .lut_mask = 16'hFCEC;
defparam \CPU|mcode|Mux288~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux288~3 (
// Equation(s):
// \CPU|mcode|Mux288~3_combout  = (\CPU|mcode|Mux287~2_combout  & ((\CPU|Equal0~0_combout ) # ((\CPU|mcode|Mux288~2_combout  & \CPU|IR [0])))) # (!\CPU|mcode|Mux287~2_combout  & (\CPU|mcode|Mux288~2_combout  & (\CPU|IR [0])))

	.dataa(\CPU|mcode|Mux287~2_combout ),
	.datab(\CPU|mcode|Mux288~2_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux288~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux288~3 .lut_mask = 16'hEAC0;
defparam \CPU|mcode|Mux288~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
fiftyfivenm_lcell_comb \CPU|BAH[0]~5 (
// Equation(s):
// \CPU|BAH[0]~5_combout  = (\CPU|mcode|Mux288~3_combout ) # ((\CPU|BAH[0]~4_combout  & \CPU|BAH[0]~2_combout ))

	.dataa(\CPU|BAH[0]~4_combout ),
	.datab(\CPU|mcode|Mux288~3_combout ),
	.datac(\CPU|BAH[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|BAH[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[0]~5 .lut_mask = 16'hECEC;
defparam \CPU|BAH[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
fiftyfivenm_lcell_comb \CPU|BAH[0]~3 (
// Equation(s):
// \CPU|BAH[0]~3_combout  = (!\CPU|BAH[0]~2_combout  & ((\CPU|mcode|Mux288~3_combout ) # (\CPU|mcode|Mux109~0_combout )))

	.dataa(\CPU|BAH[0]~2_combout ),
	.datab(\CPU|mcode|Mux288~3_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAH[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[0]~3 .lut_mask = 16'h5544;
defparam \CPU|BAH[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
fiftyfivenm_lcell_comb \CPU|BAH~21 (
// Equation(s):
// \CPU|BAH~21_combout  = (\CPU|BAH[0]~5_combout  & (((\CPU|BAH[0]~3_combout  & \CPU|DL[5]~5_combout )))) # (!\CPU|BAH[0]~5_combout  & ((\CPU|Selector34~6_combout ) # ((!\CPU|BAH[0]~3_combout ))))

	.dataa(\CPU|BAH[0]~5_combout ),
	.datab(\CPU|Selector34~6_combout ),
	.datac(\CPU|BAH[0]~3_combout ),
	.datad(\CPU|DL[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~21 .lut_mask = 16'hE545;
defparam \CPU|BAH~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
fiftyfivenm_lcell_comb \CPU|Mux18~4 (
// Equation(s):
// \CPU|Mux18~4_combout  = (\CPU|mcode|Equal21~0_combout  & (\CPU|Equal11~6_combout  & (!\CPU|IR [1] & \CPU|IR [4])))

	.dataa(\CPU|mcode|Equal21~0_combout ),
	.datab(\CPU|Equal11~6_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux18~4 .lut_mask = 16'h0800;
defparam \CPU|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
fiftyfivenm_lcell_comb \CPU|tmpP~23 (
// Equation(s):
// \CPU|tmpP~23_combout  = (!\CPU|Mux18~4_combout  & ((\CPU|mcode|Mux277~5_combout  & (\CPU|alu|Q[2]~4_combout )) # (!\CPU|mcode|Mux277~5_combout  & ((\CPU|P [2])))))

	.dataa(\CPU|mcode|Mux277~5_combout ),
	.datab(\CPU|alu|Q[2]~4_combout ),
	.datac(\CPU|P [2]),
	.datad(\CPU|Mux18~4_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~23 .lut_mask = 16'h00D8;
defparam \CPU|tmpP~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
fiftyfivenm_lcell_comb \CPU|tmpP~24 (
// Equation(s):
// \CPU|tmpP~24_combout  = ((\CPU|Equal0~4_combout  & !\CPU|mcode|Mux109~0_combout )) # (!\CPU|RstCycle~q )

	.dataa(\CPU|RstCycle~q ),
	.datab(gnd),
	.datac(\CPU|Equal0~4_combout ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~24 .lut_mask = 16'h55F5;
defparam \CPU|tmpP~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
fiftyfivenm_lcell_comb \CPU|tmpP~25 (
// Equation(s):
// \CPU|tmpP~25_combout  = (\CPU|tmpP~23_combout ) # ((\CPU|tmpP~24_combout ) # ((\CPU|Mux18~4_combout  & \CPU|IR [5])))

	.dataa(\CPU|tmpP~23_combout ),
	.datab(\CPU|Mux18~4_combout ),
	.datac(\CPU|tmpP~24_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|tmpP~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~25 .lut_mask = 16'hFEFA;
defparam \CPU|tmpP~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N31
dffeas \CPU|P[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|tmpP~25_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[2] .is_wysiwyg = "true";
defparam \CPU|P[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
fiftyfivenm_lcell_comb \CPU|Selector37~2 (
// Equation(s):
// \CPU|Selector37~2_combout  = (\CPU|P [2] & ((\CPU|Write_Data_r.Write_Data_P~q ) # ((\CPU|Write_Data_r.Write_Data_ABC~q  & \CPU|ABC [2])))) # (!\CPU|P [2] & (\CPU|Write_Data_r.Write_Data_ABC~q  & ((\CPU|ABC [2]))))

	.dataa(\CPU|P [2]),
	.datab(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datac(\CPU|Write_Data_r.Write_Data_P~q ),
	.datad(\CPU|ABC [2]),
	.cin(gnd),
	.combout(\CPU|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
fiftyfivenm_lcell_comb \CPU|Selector37~1 (
// Equation(s):
// \CPU|Selector37~1_combout  = (\CPU|Write_Data_r.Write_Data_PCL~q  & ((\CPU|PC [2]) # ((\CPU|Write_Data_r.Write_Data_PCH~q  & \CPU|PC [10])))) # (!\CPU|Write_Data_r.Write_Data_PCL~q  & (\CPU|Write_Data_r.Write_Data_PCH~q  & ((\CPU|PC [10]))))

	.dataa(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datab(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datac(\CPU|PC [2]),
	.datad(\CPU|PC [10]),
	.cin(gnd),
	.combout(\CPU|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
fiftyfivenm_lcell_comb \CPU|Selector37~3 (
// Equation(s):
// \CPU|Selector37~3_combout  = (\CPU|Selector37~2_combout ) # ((\CPU|Selector37~1_combout ) # ((!\CPU|Write_Data_r.Write_Data_DL~q  & \CPU|DL [2])))

	.dataa(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datab(\CPU|DL [2]),
	.datac(\CPU|Selector37~2_combout ),
	.datad(\CPU|Selector37~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector37~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~3 .lut_mask = 16'hFFF4;
defparam \CPU|Selector37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N9
dffeas \CPU|BusB_r[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[2]~10_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[2] .is_wysiwyg = "true";
defparam \CPU|BusB_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
fiftyfivenm_lcell_comb \CPU|Selector37~0 (
// Equation(s):
// \CPU|Selector37~0_combout  = (\CPU|Y [2] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|BusB_r [2] & \CPU|Write_Data_r.Write_Data_YB~q ))))

	.dataa(\CPU|BusB_r [2]),
	.datab(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datac(\CPU|Y [2]),
	.datad(\CPU|Write_Data_r.Write_Data_YB~q ),
	.cin(gnd),
	.combout(\CPU|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~0 .lut_mask = 16'hE0C0;
defparam \CPU|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
fiftyfivenm_lcell_comb \CPU|Selector37~4 (
// Equation(s):
// \CPU|Selector37~4_combout  = (\CPU|BusB_r [2] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [2]))))

	.dataa(\CPU|BusB_r [2]),
	.datab(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datac(\CPU|ABC [2]),
	.datad(\CPU|Write_Data_r.Write_Data_XB~q ),
	.cin(gnd),
	.combout(\CPU|Selector37~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~4 .lut_mask = 16'hAA80;
defparam \CPU|Selector37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
fiftyfivenm_lcell_comb \CPU|Selector37~5 (
// Equation(s):
// \CPU|Selector37~5_combout  = (\CPU|Selector37~4_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|ABC [2] & \CPU|Write_Data_r.Write_Data_AX~q )))

	.dataa(\CPU|Selector37~4_combout ),
	.datab(\CPU|ABC [2]),
	.datac(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datad(\CPU|Write_Data_r.Write_Data_X~q ),
	.cin(gnd),
	.combout(\CPU|Selector37~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~5 .lut_mask = 16'hFFEA;
defparam \CPU|Selector37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
fiftyfivenm_lcell_comb \CPU|Selector37~6 (
// Equation(s):
// \CPU|Selector37~6_combout  = (\CPU|Selector37~3_combout ) # ((\CPU|Selector37~0_combout ) # ((\CPU|X [2] & \CPU|Selector37~5_combout )))

	.dataa(\CPU|X [2]),
	.datab(\CPU|Selector37~3_combout ),
	.datac(\CPU|Selector37~0_combout ),
	.datad(\CPU|Selector37~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector37~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~6 .lut_mask = 16'hFEFC;
defparam \CPU|Selector37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
fiftyfivenm_lcell_comb \CPU|BAH~15 (
// Equation(s):
// \CPU|BAH~15_combout  = (\CPU|BAH[0]~3_combout  & ((\CPU|BAH[0]~5_combout  & (\CPU|DL[2]~2_combout )) # (!\CPU|BAH[0]~5_combout  & ((\CPU|Selector37~6_combout ))))) # (!\CPU|BAH[0]~3_combout  & (((!\CPU|BAH[0]~5_combout ))))

	.dataa(\CPU|DL[2]~2_combout ),
	.datab(\CPU|Selector37~6_combout ),
	.datac(\CPU|BAH[0]~3_combout ),
	.datad(\CPU|BAH[0]~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~15 .lut_mask = 16'hA0CF;
defparam \CPU|BAH~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
fiftyfivenm_lcell_comb \CPU|Add10~0 (
// Equation(s):
// \CPU|Add10~0_combout  = \CPU|BAH [0] $ (VCC)
// \CPU|Add10~1  = CARRY(\CPU|BAH [0])

	.dataa(gnd),
	.datab(\CPU|BAH [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add10~0_combout ),
	.cout(\CPU|Add10~1 ));
// synopsys translate_off
defparam \CPU|Add10~0 .lut_mask = 16'h33CC;
defparam \CPU|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
fiftyfivenm_lcell_comb \CPU|BusB_r[0]~7 (
// Equation(s):
// \CPU|BusB_r[0]~7_combout  = (\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & ((\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q  & (!\CPU|DL[0]~0_combout )) # (!\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q  & ((\CPU|BusB_r [0]))))) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & 
// (!\CPU|DL[0]~0_combout ))

	.dataa(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datab(\CPU|DL[0]~0_combout ),
	.datac(\CPU|BusB_r [0]),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ),
	.cin(gnd),
	.combout(\CPU|BusB_r[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB_r[0]~7 .lut_mask = 16'h33B1;
defparam \CPU|BusB_r[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N1
dffeas \CPU|BusB_r[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[0]~7_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[0] .is_wysiwyg = "true";
defparam \CPU|BusB_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
fiftyfivenm_lcell_comb \CPU|Selector39~4 (
// Equation(s):
// \CPU|Selector39~4_combout  = (\CPU|BusB_r [0] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|ABC [0] & \CPU|Write_Data_r.Write_Data_AXB~q ))))

	.dataa(\CPU|ABC [0]),
	.datab(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datac(\CPU|BusB_r [0]),
	.datad(\CPU|Write_Data_r.Write_Data_XB~q ),
	.cin(gnd),
	.combout(\CPU|Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~4 .lut_mask = 16'hF080;
defparam \CPU|Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
fiftyfivenm_lcell_comb \CPU|Selector39~5 (
// Equation(s):
// \CPU|Selector39~5_combout  = (\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|Selector39~4_combout ) # ((\CPU|ABC [0] & \CPU|Write_Data_r.Write_Data_AX~q )))

	.dataa(\CPU|Write_Data_r.Write_Data_X~q ),
	.datab(\CPU|ABC [0]),
	.datac(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datad(\CPU|Selector39~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector39~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~5 .lut_mask = 16'hFFEA;
defparam \CPU|Selector39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
fiftyfivenm_lcell_comb \CPU|Selector39~0 (
// Equation(s):
// \CPU|Selector39~0_combout  = (\CPU|Y [0] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|BusB_r [0] & \CPU|Write_Data_r.Write_Data_YB~q ))))

	.dataa(\CPU|BusB_r [0]),
	.datab(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datac(\CPU|Y [0]),
	.datad(\CPU|Write_Data_r.Write_Data_YB~q ),
	.cin(gnd),
	.combout(\CPU|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~0 .lut_mask = 16'hE0C0;
defparam \CPU|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
fiftyfivenm_lcell_comb \CPU|Selector39~2 (
// Equation(s):
// \CPU|Selector39~2_combout  = (\CPU|Write_Data_r.Write_Data_P~q  & ((\CPU|P [0]) # ((\CPU|ABC [0] & \CPU|Write_Data_r.Write_Data_ABC~q )))) # (!\CPU|Write_Data_r.Write_Data_P~q  & (\CPU|ABC [0] & (\CPU|Write_Data_r.Write_Data_ABC~q )))

	.dataa(\CPU|Write_Data_r.Write_Data_P~q ),
	.datab(\CPU|ABC [0]),
	.datac(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datad(\CPU|P [0]),
	.cin(gnd),
	.combout(\CPU|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
fiftyfivenm_lcell_comb \CPU|Selector39~1 (
// Equation(s):
// \CPU|Selector39~1_combout  = (\CPU|PC [8] & ((\CPU|Write_Data_r.Write_Data_PCH~q ) # ((\CPU|PC [0] & \CPU|Write_Data_r.Write_Data_PCL~q )))) # (!\CPU|PC [8] & (\CPU|PC [0] & ((\CPU|Write_Data_r.Write_Data_PCL~q ))))

	.dataa(\CPU|PC [8]),
	.datab(\CPU|PC [0]),
	.datac(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datad(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.cin(gnd),
	.combout(\CPU|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
fiftyfivenm_lcell_comb \CPU|Selector39~3 (
// Equation(s):
// \CPU|Selector39~3_combout  = (\CPU|Selector39~2_combout ) # ((\CPU|Selector39~1_combout ) # ((\CPU|DL [0] & !\CPU|Write_Data_r.Write_Data_DL~q )))

	.dataa(\CPU|Selector39~2_combout ),
	.datab(\CPU|DL [0]),
	.datac(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datad(\CPU|Selector39~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~3 .lut_mask = 16'hFFAE;
defparam \CPU|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
fiftyfivenm_lcell_comb \CPU|Selector39~6 (
// Equation(s):
// \CPU|Selector39~6_combout  = (\CPU|Selector39~0_combout ) # ((\CPU|Selector39~3_combout ) # ((\CPU|Selector39~5_combout  & \CPU|X [0])))

	.dataa(\CPU|Selector39~5_combout ),
	.datab(\CPU|Selector39~0_combout ),
	.datac(\CPU|X [0]),
	.datad(\CPU|Selector39~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector39~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~6 .lut_mask = 16'hFFEC;
defparam \CPU|Selector39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
fiftyfivenm_lcell_comb \CPU|BAH~9 (
// Equation(s):
// \CPU|BAH~9_combout  = (\CPU|BAH[0]~5_combout  & (\CPU|DL[0]~0_combout  & (\CPU|BAH[0]~3_combout ))) # (!\CPU|BAH[0]~5_combout  & (((\CPU|Selector39~6_combout ) # (!\CPU|BAH[0]~3_combout ))))

	.dataa(\CPU|BAH[0]~5_combout ),
	.datab(\CPU|DL[0]~0_combout ),
	.datac(\CPU|BAH[0]~3_combout ),
	.datad(\CPU|Selector39~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~9 .lut_mask = 16'hD585;
defparam \CPU|BAH~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
fiftyfivenm_lcell_comb \CPU|BAH~10 (
// Equation(s):
// \CPU|BAH~10_combout  = (\CPU|BAH[0]~2_combout  & (\CPU|Add10~0_combout  & ((\CPU|BAH~9_combout ) # (\CPU|Selector39~6_combout )))) # (!\CPU|BAH[0]~2_combout  & (((\CPU|BAH~9_combout ))))

	.dataa(\CPU|BAH[0]~2_combout ),
	.datab(\CPU|Add10~0_combout ),
	.datac(\CPU|BAH~9_combout ),
	.datad(\CPU|Selector39~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~10 .lut_mask = 16'hD8D0;
defparam \CPU|BAH~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
fiftyfivenm_lcell_comb \CPU|BAH[0]~0 (
// Equation(s):
// \CPU|BAH[0]~0_combout  = (!\CPU|mcode|Mux288~3_combout  & \CPU|mcode|Mux109~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|mcode|Mux288~3_combout ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAH[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[0]~0 .lut_mask = 16'h0F00;
defparam \CPU|BAH[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N8
fiftyfivenm_lcell_comb \CPU|BAL~3 (
// Equation(s):
// \CPU|BAL~3_combout  = (\CPU|mcode|Mux285~7_combout  & (!\CPU|mcode|Mux287~4_combout  & ((!\CPU|Equal0~1_combout ) # (!\CPU|mcode|Mux287~2_combout ))))

	.dataa(\CPU|mcode|Mux285~7_combout ),
	.datab(\CPU|mcode|Mux287~2_combout ),
	.datac(\CPU|mcode|Mux287~4_combout ),
	.datad(\CPU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~3 .lut_mask = 16'h020A;
defparam \CPU|BAL~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
fiftyfivenm_lcell_comb \CPU|BAL~8 (
// Equation(s):
// \CPU|BAL~8_combout  = (\CPU|mcode|Mux287~5_combout  & ((\CPU|DL[6]~6_combout ))) # (!\CPU|mcode|Mux287~5_combout  & (!\CPU|mcode|Mux109~0_combout ))

	.dataa(\CPU|mcode|Mux109~0_combout ),
	.datab(\CPU|mcode|Mux287~5_combout ),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|BAL~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~8 .lut_mask = 16'hD1D1;
defparam \CPU|BAL~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
fiftyfivenm_lcell_comb \CPU|BAL~17 (
// Equation(s):
// \CPU|BAL~17_combout  = (\CPU|mcode|Mux287~5_combout  & (\CPU|DL[4]~4_combout )) # (!\CPU|mcode|Mux287~5_combout  & ((!\CPU|mcode|Mux109~0_combout )))

	.dataa(\CPU|mcode|Mux287~5_combout ),
	.datab(\CPU|DL[4]~4_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~17 .lut_mask = 16'h88DD;
defparam \CPU|BAL~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
fiftyfivenm_lcell_comb \CPU|BAL~14 (
// Equation(s):
// \CPU|BAL~14_combout  = (\CPU|mcode|Mux287~5_combout  & ((\CPU|DL[3]~3_combout ))) # (!\CPU|mcode|Mux287~5_combout  & (!\CPU|mcode|Mux109~0_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux109~0_combout ),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(\CPU|mcode|Mux287~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~14 .lut_mask = 16'hF033;
defparam \CPU|BAL~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
fiftyfivenm_lcell_comb \CPU|Add9~4 (
// Equation(s):
// \CPU|Add9~4_combout  = ((\CPU|BAL [2] $ (\CPU|Selector5~5_combout  $ (!\CPU|Add9~3 )))) # (GND)
// \CPU|Add9~5  = CARRY((\CPU|BAL [2] & ((\CPU|Selector5~5_combout ) # (!\CPU|Add9~3 ))) # (!\CPU|BAL [2] & (\CPU|Selector5~5_combout  & !\CPU|Add9~3 )))

	.dataa(\CPU|BAL [2]),
	.datab(\CPU|Selector5~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~3 ),
	.combout(\CPU|Add9~4_combout ),
	.cout(\CPU|Add9~5 ));
// synopsys translate_off
defparam \CPU|Add9~4 .lut_mask = 16'h698E;
defparam \CPU|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
fiftyfivenm_lcell_comb \CPU|Add9~6 (
// Equation(s):
// \CPU|Add9~6_combout  = (\CPU|BAL [3] & ((\CPU|Selector4~6_combout  & (\CPU|Add9~5  & VCC)) # (!\CPU|Selector4~6_combout  & (!\CPU|Add9~5 )))) # (!\CPU|BAL [3] & ((\CPU|Selector4~6_combout  & (!\CPU|Add9~5 )) # (!\CPU|Selector4~6_combout  & ((\CPU|Add9~5 ) 
// # (GND)))))
// \CPU|Add9~7  = CARRY((\CPU|BAL [3] & (!\CPU|Selector4~6_combout  & !\CPU|Add9~5 )) # (!\CPU|BAL [3] & ((!\CPU|Add9~5 ) # (!\CPU|Selector4~6_combout ))))

	.dataa(\CPU|BAL [3]),
	.datab(\CPU|Selector4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~5 ),
	.combout(\CPU|Add9~6_combout ),
	.cout(\CPU|Add9~7 ));
// synopsys translate_off
defparam \CPU|Add9~6 .lut_mask = 16'h9617;
defparam \CPU|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
fiftyfivenm_lcell_comb \CPU|Add8~4 (
// Equation(s):
// \CPU|Add8~4_combout  = (\CPU|BAL [2] & (\CPU|Add8~3  $ (GND))) # (!\CPU|BAL [2] & (!\CPU|Add8~3  & VCC))
// \CPU|Add8~5  = CARRY((\CPU|BAL [2] & !\CPU|Add8~3 ))

	.dataa(\CPU|BAL [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~3 ),
	.combout(\CPU|Add8~4_combout ),
	.cout(\CPU|Add8~5 ));
// synopsys translate_off
defparam \CPU|Add8~4 .lut_mask = 16'hA50A;
defparam \CPU|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
fiftyfivenm_lcell_comb \CPU|Add8~6 (
// Equation(s):
// \CPU|Add8~6_combout  = (\CPU|BAL [3] & (!\CPU|Add8~5 )) # (!\CPU|BAL [3] & ((\CPU|Add8~5 ) # (GND)))
// \CPU|Add8~7  = CARRY((!\CPU|Add8~5 ) # (!\CPU|BAL [3]))

	.dataa(gnd),
	.datab(\CPU|BAL [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~5 ),
	.combout(\CPU|Add8~6_combout ),
	.cout(\CPU|Add8~7 ));
// synopsys translate_off
defparam \CPU|Add8~6 .lut_mask = 16'h3C3F;
defparam \CPU|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
fiftyfivenm_lcell_comb \CPU|BAL~13 (
// Equation(s):
// \CPU|BAL~13_combout  = (\CPU|Add8~6_combout  & (!\CPU|mcode|Mux287~5_combout  & !\CPU|mcode|Mux285~7_combout ))

	.dataa(\CPU|Add8~6_combout ),
	.datab(\CPU|mcode|Mux287~5_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux285~7_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~13 .lut_mask = 16'h0022;
defparam \CPU|BAL~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
fiftyfivenm_lcell_comb \CPU|BAL~15 (
// Equation(s):
// \CPU|BAL~15_combout  = (\CPU|BAL~14_combout ) # ((\CPU|BAL~13_combout ) # ((\CPU|BAL~3_combout  & \CPU|Add9~6_combout )))

	.dataa(\CPU|BAL~3_combout ),
	.datab(\CPU|BAL~14_combout ),
	.datac(\CPU|Add9~6_combout ),
	.datad(\CPU|BAL~13_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~15 .lut_mask = 16'hFFEC;
defparam \CPU|BAL~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N3
dffeas \CPU|BAL[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~15_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[3] .is_wysiwyg = "true";
defparam \CPU|BAL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
fiftyfivenm_lcell_comb \CPU|Add9~8 (
// Equation(s):
// \CPU|Add9~8_combout  = ((\CPU|BAL [4] $ (\CPU|Selector3~4_combout  $ (!\CPU|Add9~7 )))) # (GND)
// \CPU|Add9~9  = CARRY((\CPU|BAL [4] & ((\CPU|Selector3~4_combout ) # (!\CPU|Add9~7 ))) # (!\CPU|BAL [4] & (\CPU|Selector3~4_combout  & !\CPU|Add9~7 )))

	.dataa(\CPU|BAL [4]),
	.datab(\CPU|Selector3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~7 ),
	.combout(\CPU|Add9~8_combout ),
	.cout(\CPU|Add9~9 ));
// synopsys translate_off
defparam \CPU|Add9~8 .lut_mask = 16'h698E;
defparam \CPU|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
fiftyfivenm_lcell_comb \CPU|Add8~8 (
// Equation(s):
// \CPU|Add8~8_combout  = (\CPU|BAL [4] & (\CPU|Add8~7  $ (GND))) # (!\CPU|BAL [4] & (!\CPU|Add8~7  & VCC))
// \CPU|Add8~9  = CARRY((\CPU|BAL [4] & !\CPU|Add8~7 ))

	.dataa(\CPU|BAL [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~7 ),
	.combout(\CPU|Add8~8_combout ),
	.cout(\CPU|Add8~9 ));
// synopsys translate_off
defparam \CPU|Add8~8 .lut_mask = 16'hA50A;
defparam \CPU|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux285~9 (
// Equation(s):
// \CPU|mcode|Mux285~9_combout  = (\CPU|mcode|Mux285~8_combout ) # ((\CPU|mcode|Mux285~6_combout  & (!\CPU|IR [2] & !\CPU|IR [3])))

	.dataa(\CPU|mcode|Mux285~8_combout ),
	.datab(\CPU|mcode|Mux285~6_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux285~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux285~9 .lut_mask = 16'hAAAE;
defparam \CPU|mcode|Mux285~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
fiftyfivenm_lcell_comb \CPU|BAL~16 (
// Equation(s):
// \CPU|BAL~16_combout  = (\CPU|Add8~8_combout  & (!\CPU|mcode|Mux287~5_combout  & ((!\CPU|mcode|Mux285~9_combout ) # (!\CPU|IR [4]))))

	.dataa(\CPU|Add8~8_combout ),
	.datab(\CPU|mcode|Mux287~5_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux285~9_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~16 .lut_mask = 16'h0222;
defparam \CPU|BAL~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
fiftyfivenm_lcell_comb \CPU|BAL~18 (
// Equation(s):
// \CPU|BAL~18_combout  = (\CPU|BAL~17_combout ) # ((\CPU|BAL~16_combout ) # ((\CPU|BAL~3_combout  & \CPU|Add9~8_combout )))

	.dataa(\CPU|BAL~17_combout ),
	.datab(\CPU|BAL~3_combout ),
	.datac(\CPU|Add9~8_combout ),
	.datad(\CPU|BAL~16_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~18 .lut_mask = 16'hFFEA;
defparam \CPU|BAL~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N27
dffeas \CPU|BAL[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~18_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[4] .is_wysiwyg = "true";
defparam \CPU|BAL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
fiftyfivenm_lcell_comb \CPU|Add8~10 (
// Equation(s):
// \CPU|Add8~10_combout  = (\CPU|BAL [5] & (!\CPU|Add8~9 )) # (!\CPU|BAL [5] & ((\CPU|Add8~9 ) # (GND)))
// \CPU|Add8~11  = CARRY((!\CPU|Add8~9 ) # (!\CPU|BAL [5]))

	.dataa(\CPU|BAL [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~9 ),
	.combout(\CPU|Add8~10_combout ),
	.cout(\CPU|Add8~11 ));
// synopsys translate_off
defparam \CPU|Add8~10 .lut_mask = 16'h5A5F;
defparam \CPU|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
fiftyfivenm_lcell_comb \CPU|BAL~1 (
// Equation(s):
// \CPU|BAL~1_combout  = (!\CPU|mcode|Mux287~5_combout  & (\CPU|Add8~10_combout  & !\CPU|mcode|Mux285~7_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux287~5_combout ),
	.datac(\CPU|Add8~10_combout ),
	.datad(\CPU|mcode|Mux285~7_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~1 .lut_mask = 16'h0030;
defparam \CPU|BAL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
fiftyfivenm_lcell_comb \CPU|BAL~2 (
// Equation(s):
// \CPU|BAL~2_combout  = (\CPU|mcode|Mux287~5_combout  & ((\CPU|DL[5]~5_combout ))) # (!\CPU|mcode|Mux287~5_combout  & (!\CPU|mcode|Mux109~0_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux109~0_combout ),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(\CPU|mcode|Mux287~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~2 .lut_mask = 16'hF033;
defparam \CPU|BAL~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
fiftyfivenm_lcell_comb \CPU|Add9~10 (
// Equation(s):
// \CPU|Add9~10_combout  = (\CPU|Selector2~5_combout  & ((\CPU|BAL [5] & (\CPU|Add9~9  & VCC)) # (!\CPU|BAL [5] & (!\CPU|Add9~9 )))) # (!\CPU|Selector2~5_combout  & ((\CPU|BAL [5] & (!\CPU|Add9~9 )) # (!\CPU|BAL [5] & ((\CPU|Add9~9 ) # (GND)))))
// \CPU|Add9~11  = CARRY((\CPU|Selector2~5_combout  & (!\CPU|BAL [5] & !\CPU|Add9~9 )) # (!\CPU|Selector2~5_combout  & ((!\CPU|Add9~9 ) # (!\CPU|BAL [5]))))

	.dataa(\CPU|Selector2~5_combout ),
	.datab(\CPU|BAL [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~9 ),
	.combout(\CPU|Add9~10_combout ),
	.cout(\CPU|Add9~11 ));
// synopsys translate_off
defparam \CPU|Add9~10 .lut_mask = 16'h9617;
defparam \CPU|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
fiftyfivenm_lcell_comb \CPU|BAL~4 (
// Equation(s):
// \CPU|BAL~4_combout  = (\CPU|BAL~1_combout ) # ((\CPU|BAL~2_combout ) # ((\CPU|BAL~3_combout  & \CPU|Add9~10_combout )))

	.dataa(\CPU|BAL~1_combout ),
	.datab(\CPU|BAL~3_combout ),
	.datac(\CPU|BAL~2_combout ),
	.datad(\CPU|Add9~10_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~4 .lut_mask = 16'hFEFA;
defparam \CPU|BAL~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N25
dffeas \CPU|BAL[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~4_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[5] .is_wysiwyg = "true";
defparam \CPU|BAL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
fiftyfivenm_lcell_comb \CPU|Add8~12 (
// Equation(s):
// \CPU|Add8~12_combout  = (\CPU|BAL [6] & (\CPU|Add8~11  $ (GND))) # (!\CPU|BAL [6] & (!\CPU|Add8~11  & VCC))
// \CPU|Add8~13  = CARRY((\CPU|BAL [6] & !\CPU|Add8~11 ))

	.dataa(gnd),
	.datab(\CPU|BAL [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~11 ),
	.combout(\CPU|Add8~12_combout ),
	.cout(\CPU|Add8~13 ));
// synopsys translate_off
defparam \CPU|Add8~12 .lut_mask = 16'hC30C;
defparam \CPU|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
fiftyfivenm_lcell_comb \CPU|BAL~7 (
// Equation(s):
// \CPU|BAL~7_combout  = (!\CPU|mcode|Mux287~5_combout  & (\CPU|Add8~12_combout  & !\CPU|mcode|Mux285~7_combout ))

	.dataa(gnd),
	.datab(\CPU|mcode|Mux287~5_combout ),
	.datac(\CPU|Add8~12_combout ),
	.datad(\CPU|mcode|Mux285~7_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~7 .lut_mask = 16'h0030;
defparam \CPU|BAL~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
fiftyfivenm_lcell_comb \CPU|Add9~12 (
// Equation(s):
// \CPU|Add9~12_combout  = ((\CPU|Selector1~5_combout  $ (\CPU|BAL [6] $ (!\CPU|Add9~11 )))) # (GND)
// \CPU|Add9~13  = CARRY((\CPU|Selector1~5_combout  & ((\CPU|BAL [6]) # (!\CPU|Add9~11 ))) # (!\CPU|Selector1~5_combout  & (\CPU|BAL [6] & !\CPU|Add9~11 )))

	.dataa(\CPU|Selector1~5_combout ),
	.datab(\CPU|BAL [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~11 ),
	.combout(\CPU|Add9~12_combout ),
	.cout(\CPU|Add9~13 ));
// synopsys translate_off
defparam \CPU|Add9~12 .lut_mask = 16'h698E;
defparam \CPU|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
fiftyfivenm_lcell_comb \CPU|BAL~9 (
// Equation(s):
// \CPU|BAL~9_combout  = (\CPU|BAL~8_combout ) # ((\CPU|BAL~7_combout ) # ((\CPU|BAL~3_combout  & \CPU|Add9~12_combout )))

	.dataa(\CPU|BAL~3_combout ),
	.datab(\CPU|BAL~8_combout ),
	.datac(\CPU|BAL~7_combout ),
	.datad(\CPU|Add9~12_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~9 .lut_mask = 16'hFEFC;
defparam \CPU|BAL~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N25
dffeas \CPU|BAL[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL~9_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAL[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[6] .is_wysiwyg = "true";
defparam \CPU|BAL[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
fiftyfivenm_lcell_comb \CPU|Add8~14 (
// Equation(s):
// \CPU|Add8~14_combout  = (\CPU|BAL [7] & (!\CPU|Add8~13 )) # (!\CPU|BAL [7] & ((\CPU|Add8~13 ) # (GND)))
// \CPU|Add8~15  = CARRY((!\CPU|Add8~13 ) # (!\CPU|BAL [7]))

	.dataa(\CPU|BAL [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~13 ),
	.combout(\CPU|Add8~14_combout ),
	.cout(\CPU|Add8~15 ));
// synopsys translate_off
defparam \CPU|Add8~14 .lut_mask = 16'h5A5F;
defparam \CPU|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
fiftyfivenm_lcell_comb \CPU|BAL~10 (
// Equation(s):
// \CPU|BAL~10_combout  = (!\CPU|mcode|Mux285~7_combout  & (!\CPU|mcode|Mux287~5_combout  & \CPU|Add8~14_combout ))

	.dataa(\CPU|mcode|Mux285~7_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Mux287~5_combout ),
	.datad(\CPU|Add8~14_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~10 .lut_mask = 16'h0500;
defparam \CPU|BAL~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
fiftyfivenm_lcell_comb \CPU|Add9~14 (
// Equation(s):
// \CPU|Add9~14_combout  = (\CPU|BAL [7] & ((\CPU|Selector0~5_combout  & (\CPU|Add9~13  & VCC)) # (!\CPU|Selector0~5_combout  & (!\CPU|Add9~13 )))) # (!\CPU|BAL [7] & ((\CPU|Selector0~5_combout  & (!\CPU|Add9~13 )) # (!\CPU|Selector0~5_combout  & 
// ((\CPU|Add9~13 ) # (GND)))))
// \CPU|Add9~15  = CARRY((\CPU|BAL [7] & (!\CPU|Selector0~5_combout  & !\CPU|Add9~13 )) # (!\CPU|BAL [7] & ((!\CPU|Add9~13 ) # (!\CPU|Selector0~5_combout ))))

	.dataa(\CPU|BAL [7]),
	.datab(\CPU|Selector0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~13 ),
	.combout(\CPU|Add9~14_combout ),
	.cout(\CPU|Add9~15 ));
// synopsys translate_off
defparam \CPU|Add9~14 .lut_mask = 16'h9617;
defparam \CPU|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N18
fiftyfivenm_lcell_comb \CPU|BAL~11 (
// Equation(s):
// \CPU|BAL~11_combout  = (\CPU|mcode|Mux287~5_combout  & ((\CPU|DL[7]~7_combout ))) # (!\CPU|mcode|Mux287~5_combout  & (!\CPU|mcode|Mux109~0_combout ))

	.dataa(\CPU|mcode|Mux109~0_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Mux287~5_combout ),
	.datad(\CPU|DL[7]~7_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~11 .lut_mask = 16'hF505;
defparam \CPU|BAL~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N0
fiftyfivenm_lcell_comb \CPU|BAL~12 (
// Equation(s):
// \CPU|BAL~12_combout  = (\CPU|BAL~10_combout ) # ((\CPU|BAL~11_combout ) # ((\CPU|BAL~3_combout  & \CPU|Add9~14_combout )))

	.dataa(\CPU|BAL~10_combout ),
	.datab(\CPU|BAL~3_combout ),
	.datac(\CPU|Add9~14_combout ),
	.datad(\CPU|BAL~11_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~12 .lut_mask = 16'hFFEA;
defparam \CPU|BAL~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N31
dffeas \CPU|BAL[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|BAL~12_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|BAL[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[7] .is_wysiwyg = "true";
defparam \CPU|BAL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
fiftyfivenm_lcell_comb \CPU|Add8~16 (
// Equation(s):
// \CPU|Add8~16_combout  = \CPU|Add8~15  $ (!\CPU|BAL [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|BAL [8]),
	.cin(\CPU|Add8~15 ),
	.combout(\CPU|Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add8~16 .lut_mask = 16'hF00F;
defparam \CPU|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N30
fiftyfivenm_lcell_comb \CPU|Mux36~0 (
// Equation(s):
// \CPU|Mux36~0_combout  = (\CPU|mcode|Mux285~7_combout  & (\CPU|BAL [8] & (\CPU|mcode|Mux286~2_combout ))) # (!\CPU|mcode|Mux285~7_combout  & ((\CPU|mcode|Mux286~2_combout  & ((\CPU|Add8~16_combout ))) # (!\CPU|mcode|Mux286~2_combout  & (\CPU|BAL [8]))))

	.dataa(\CPU|mcode|Mux285~7_combout ),
	.datab(\CPU|BAL [8]),
	.datac(\CPU|mcode|Mux286~2_combout ),
	.datad(\CPU|Add8~16_combout ),
	.cin(gnd),
	.combout(\CPU|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux36~0 .lut_mask = 16'hD484;
defparam \CPU|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N4
fiftyfivenm_lcell_comb \CPU|Mux42~2 (
// Equation(s):
// \CPU|Mux42~2_combout  = (\CPU|mcode|Mux285~7_combout  & !\CPU|mcode|Mux286~2_combout )

	.dataa(\CPU|mcode|Mux285~7_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Mux286~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux42~2 .lut_mask = 16'h0A0A;
defparam \CPU|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
fiftyfivenm_lcell_comb \CPU|Add9~16 (
// Equation(s):
// \CPU|Add9~16_combout  = !\CPU|Add9~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add9~15 ),
	.combout(\CPU|Add9~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add9~16 .lut_mask = 16'h0F0F;
defparam \CPU|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N28
fiftyfivenm_lcell_comb \CPU|Mux36~1 (
// Equation(s):
// \CPU|Mux36~1_combout  = (\CPU|Mux36~0_combout ) # (((\CPU|Mux42~2_combout  & \CPU|Add9~16_combout )) # (!\CPU|mcode|Mux109~0_combout ))

	.dataa(\CPU|Mux36~0_combout ),
	.datab(\CPU|Mux42~2_combout ),
	.datac(\CPU|mcode|Mux109~0_combout ),
	.datad(\CPU|Add9~16_combout ),
	.cin(gnd),
	.combout(\CPU|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux36~1 .lut_mask = 16'hEFAF;
defparam \CPU|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N29
dffeas \CPU|BAL[8] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux36~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[8] .is_wysiwyg = "true";
defparam \CPU|BAL[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N16
fiftyfivenm_lcell_comb \CPU|BAH[0]~8 (
// Equation(s):
// \CPU|BAH[0]~8_combout  = ((\CPU|mcode|Mux285~7_combout  & (\CPU|mcode|Mux286~2_combout  & \CPU|BAL [8]))) # (!\CPU|BAH[0]~0_combout )

	.dataa(\CPU|mcode|Mux285~7_combout ),
	.datab(\CPU|BAH[0]~0_combout ),
	.datac(\CPU|mcode|Mux286~2_combout ),
	.datad(\CPU|BAL [8]),
	.cin(gnd),
	.combout(\CPU|BAH[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[0]~8 .lut_mask = 16'hB333;
defparam \CPU|BAH[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N5
dffeas \CPU|BAH[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~10_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[0] .is_wysiwyg = "true";
defparam \CPU|BAH[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
fiftyfivenm_lcell_comb \CPU|Add10~2 (
// Equation(s):
// \CPU|Add10~2_combout  = (\CPU|BAH [1] & (!\CPU|Add10~1 )) # (!\CPU|BAH [1] & ((\CPU|Add10~1 ) # (GND)))
// \CPU|Add10~3  = CARRY((!\CPU|Add10~1 ) # (!\CPU|BAH [1]))

	.dataa(gnd),
	.datab(\CPU|BAH [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~1 ),
	.combout(\CPU|Add10~2_combout ),
	.cout(\CPU|Add10~3 ));
// synopsys translate_off
defparam \CPU|Add10~2 .lut_mask = 16'h3C3F;
defparam \CPU|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y29_N7
dffeas \CPU|BusB_r[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[1]~8_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[1] .is_wysiwyg = "true";
defparam \CPU|BusB_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
fiftyfivenm_lcell_comb \CPU|Selector38~0 (
// Equation(s):
// \CPU|Selector38~0_combout  = (\CPU|Y [1] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|BusB_r [1] & \CPU|Write_Data_r.Write_Data_YB~q ))))

	.dataa(\CPU|BusB_r [1]),
	.datab(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datac(\CPU|Y [1]),
	.datad(\CPU|Write_Data_r.Write_Data_YB~q ),
	.cin(gnd),
	.combout(\CPU|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~0 .lut_mask = 16'hE0C0;
defparam \CPU|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
fiftyfivenm_lcell_comb \CPU|Selector38~4 (
// Equation(s):
// \CPU|Selector38~4_combout  = (\CPU|BusB_r [1] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [1]))))

	.dataa(\CPU|Write_Data_r.Write_Data_XB~q ),
	.datab(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datac(\CPU|ABC [1]),
	.datad(\CPU|BusB_r [1]),
	.cin(gnd),
	.combout(\CPU|Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~4 .lut_mask = 16'hEA00;
defparam \CPU|Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
fiftyfivenm_lcell_comb \CPU|Selector38~5 (
// Equation(s):
// \CPU|Selector38~5_combout  = (\CPU|Selector38~4_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|ABC [1] & \CPU|Write_Data_r.Write_Data_AX~q )))

	.dataa(\CPU|ABC [1]),
	.datab(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datac(\CPU|Selector38~4_combout ),
	.datad(\CPU|Write_Data_r.Write_Data_X~q ),
	.cin(gnd),
	.combout(\CPU|Selector38~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~5 .lut_mask = 16'hFFF8;
defparam \CPU|Selector38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
fiftyfivenm_lcell_comb \CPU|alu|Add6~1 (
// Equation(s):
// \CPU|alu|Add6~1_cout  = CARRY(!\CPU|alu|Add5~10_combout )

	.dataa(\CPU|alu|Add5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|alu|Add6~1_cout ));
// synopsys translate_off
defparam \CPU|alu|Add6~1 .lut_mask = 16'h0055;
defparam \CPU|alu|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
fiftyfivenm_lcell_comb \CPU|alu|Add6~2 (
// Equation(s):
// \CPU|alu|Add6~2_combout  = (\CPU|BusA_r [4] & ((\CPU|BusB [4] & (!\CPU|alu|Add6~1_cout )) # (!\CPU|BusB [4] & (\CPU|alu|Add6~1_cout  & VCC)))) # (!\CPU|BusA_r [4] & ((\CPU|BusB [4] & ((\CPU|alu|Add6~1_cout ) # (GND))) # (!\CPU|BusB [4] & 
// (!\CPU|alu|Add6~1_cout ))))
// \CPU|alu|Add6~3  = CARRY((\CPU|BusA_r [4] & (\CPU|BusB [4] & !\CPU|alu|Add6~1_cout )) # (!\CPU|BusA_r [4] & ((\CPU|BusB [4]) # (!\CPU|alu|Add6~1_cout ))))

	.dataa(\CPU|BusA_r [4]),
	.datab(\CPU|BusB [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add6~1_cout ),
	.combout(\CPU|alu|Add6~2_combout ),
	.cout(\CPU|alu|Add6~3 ));
// synopsys translate_off
defparam \CPU|alu|Add6~2 .lut_mask = 16'h694D;
defparam \CPU|alu|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector11~4 (
// Equation(s):
// \CPU|alu|Selector11~4_combout  = (!\CPU|alu|Add6~2_combout  & (!\CPU|alu|Add5~8_combout  & (!\CPU|alu|Add5~6_combout  & !\CPU|alu|Add5~4_combout )))

	.dataa(\CPU|alu|Add6~2_combout ),
	.datab(\CPU|alu|Add5~8_combout ),
	.datac(\CPU|alu|Add5~6_combout ),
	.datad(\CPU|alu|Add5~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~4 .lut_mask = 16'h0001;
defparam \CPU|alu|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
fiftyfivenm_lcell_comb \CPU|alu|Add6~4 (
// Equation(s):
// \CPU|alu|Add6~4_combout  = ((\CPU|BusA_r [5] $ (\CPU|BusB [5] $ (\CPU|alu|Add6~3 )))) # (GND)
// \CPU|alu|Add6~5  = CARRY((\CPU|BusA_r [5] & ((!\CPU|alu|Add6~3 ) # (!\CPU|BusB [5]))) # (!\CPU|BusA_r [5] & (!\CPU|BusB [5] & !\CPU|alu|Add6~3 )))

	.dataa(\CPU|BusA_r [5]),
	.datab(\CPU|BusB [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add6~3 ),
	.combout(\CPU|alu|Add6~4_combout ),
	.cout(\CPU|alu|Add6~5 ));
// synopsys translate_off
defparam \CPU|alu|Add6~4 .lut_mask = 16'h962B;
defparam \CPU|alu|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
fiftyfivenm_lcell_comb \CPU|alu|Add6~6 (
// Equation(s):
// \CPU|alu|Add6~6_combout  = (\CPU|BusA_r [6] & ((\CPU|BusB [6] & (!\CPU|alu|Add6~5 )) # (!\CPU|BusB [6] & (\CPU|alu|Add6~5  & VCC)))) # (!\CPU|BusA_r [6] & ((\CPU|BusB [6] & ((\CPU|alu|Add6~5 ) # (GND))) # (!\CPU|BusB [6] & (!\CPU|alu|Add6~5 ))))
// \CPU|alu|Add6~7  = CARRY((\CPU|BusA_r [6] & (\CPU|BusB [6] & !\CPU|alu|Add6~5 )) # (!\CPU|BusA_r [6] & ((\CPU|BusB [6]) # (!\CPU|alu|Add6~5 ))))

	.dataa(\CPU|BusA_r [6]),
	.datab(\CPU|BusB [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add6~5 ),
	.combout(\CPU|alu|Add6~6_combout ),
	.cout(\CPU|alu|Add6~7 ));
// synopsys translate_off
defparam \CPU|alu|Add6~6 .lut_mask = 16'h694D;
defparam \CPU|alu|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
fiftyfivenm_lcell_comb \CPU|alu|Add6~8 (
// Equation(s):
// \CPU|alu|Add6~8_combout  = ((\CPU|BusB [7] $ (\CPU|BusA_r [7] $ (\CPU|alu|Add6~7 )))) # (GND)
// \CPU|alu|Add6~9  = CARRY((\CPU|BusB [7] & (\CPU|BusA_r [7] & !\CPU|alu|Add6~7 )) # (!\CPU|BusB [7] & ((\CPU|BusA_r [7]) # (!\CPU|alu|Add6~7 ))))

	.dataa(\CPU|BusB [7]),
	.datab(\CPU|BusA_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add6~7 ),
	.combout(\CPU|alu|Add6~8_combout ),
	.cout(\CPU|alu|Add6~9 ));
// synopsys translate_off
defparam \CPU|alu|Add6~8 .lut_mask = 16'h964D;
defparam \CPU|alu|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector11~5 (
// Equation(s):
// \CPU|alu|Selector11~5_combout  = (!\CPU|alu|Add6~6_combout  & (!\CPU|alu|Add6~8_combout  & !\CPU|alu|Add6~4_combout ))

	.dataa(\CPU|alu|Add6~6_combout ),
	.datab(gnd),
	.datac(\CPU|alu|Add6~8_combout ),
	.datad(\CPU|alu|Add6~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~5 .lut_mask = 16'h0005;
defparam \CPU|alu|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
fiftyfivenm_lcell_comb \CPU|alu|WideOr4~0 (
// Equation(s):
// \CPU|alu|WideOr4~0_combout  = (!\CPU|ALU_Op_r.ALU_OP_CMP~q  & (!\CPU|ALU_Op_r.ALU_OP_SAX~q  & !\CPU|ALU_Op_r.ALU_OP_SBC~q ))

	.dataa(gnd),
	.datab(\CPU|ALU_Op_r.ALU_OP_CMP~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.cin(gnd),
	.combout(\CPU|alu|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|WideOr4~0 .lut_mask = 16'h0003;
defparam \CPU|alu|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector11~6 (
// Equation(s):
// \CPU|alu|Selector11~6_combout  = (\CPU|alu|Selector11~4_combout  & (!\CPU|alu|Add5~2_combout  & (\CPU|alu|Selector11~5_combout  & !\CPU|alu|WideOr4~0_combout )))

	.dataa(\CPU|alu|Selector11~4_combout ),
	.datab(\CPU|alu|Add5~2_combout ),
	.datac(\CPU|alu|Selector11~5_combout ),
	.datad(\CPU|alu|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~6 .lut_mask = 16'h0020;
defparam \CPU|alu|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
fiftyfivenm_lcell_comb \CPU|alu|Add1~1 (
// Equation(s):
// \CPU|alu|Add1~1_cout  = CARRY(\CPU|alu|Add0~8_combout )

	.dataa(\CPU|alu|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|alu|Add1~1_cout ));
// synopsys translate_off
defparam \CPU|alu|Add1~1 .lut_mask = 16'h00AA;
defparam \CPU|alu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
fiftyfivenm_lcell_comb \CPU|alu|Add1~2 (
// Equation(s):
// \CPU|alu|Add1~2_combout  = (\CPU|BusB [4] & ((\CPU|BusA_r [4] & (\CPU|alu|Add1~1_cout  & VCC)) # (!\CPU|BusA_r [4] & (!\CPU|alu|Add1~1_cout )))) # (!\CPU|BusB [4] & ((\CPU|BusA_r [4] & (!\CPU|alu|Add1~1_cout )) # (!\CPU|BusA_r [4] & ((\CPU|alu|Add1~1_cout 
// ) # (GND)))))
// \CPU|alu|Add1~3  = CARRY((\CPU|BusB [4] & (!\CPU|BusA_r [4] & !\CPU|alu|Add1~1_cout )) # (!\CPU|BusB [4] & ((!\CPU|alu|Add1~1_cout ) # (!\CPU|BusA_r [4]))))

	.dataa(\CPU|BusB [4]),
	.datab(\CPU|BusA_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add1~1_cout ),
	.combout(\CPU|alu|Add1~2_combout ),
	.cout(\CPU|alu|Add1~3 ));
// synopsys translate_off
defparam \CPU|alu|Add1~2 .lut_mask = 16'h9617;
defparam \CPU|alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
fiftyfivenm_lcell_comb \CPU|alu|Add1~4 (
// Equation(s):
// \CPU|alu|Add1~4_combout  = ((\CPU|BusB [5] $ (\CPU|BusA_r [5] $ (!\CPU|alu|Add1~3 )))) # (GND)
// \CPU|alu|Add1~5  = CARRY((\CPU|BusB [5] & ((\CPU|BusA_r [5]) # (!\CPU|alu|Add1~3 ))) # (!\CPU|BusB [5] & (\CPU|BusA_r [5] & !\CPU|alu|Add1~3 )))

	.dataa(\CPU|BusB [5]),
	.datab(\CPU|BusA_r [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add1~3 ),
	.combout(\CPU|alu|Add1~4_combout ),
	.cout(\CPU|alu|Add1~5 ));
// synopsys translate_off
defparam \CPU|alu|Add1~4 .lut_mask = 16'h698E;
defparam \CPU|alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
fiftyfivenm_lcell_comb \CPU|alu|Add1~6 (
// Equation(s):
// \CPU|alu|Add1~6_combout  = (\CPU|BusB [6] & ((\CPU|BusA_r [6] & (\CPU|alu|Add1~5  & VCC)) # (!\CPU|BusA_r [6] & (!\CPU|alu|Add1~5 )))) # (!\CPU|BusB [6] & ((\CPU|BusA_r [6] & (!\CPU|alu|Add1~5 )) # (!\CPU|BusA_r [6] & ((\CPU|alu|Add1~5 ) # (GND)))))
// \CPU|alu|Add1~7  = CARRY((\CPU|BusB [6] & (!\CPU|BusA_r [6] & !\CPU|alu|Add1~5 )) # (!\CPU|BusB [6] & ((!\CPU|alu|Add1~5 ) # (!\CPU|BusA_r [6]))))

	.dataa(\CPU|BusB [6]),
	.datab(\CPU|BusA_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add1~5 ),
	.combout(\CPU|alu|Add1~6_combout ),
	.cout(\CPU|alu|Add1~7 ));
// synopsys translate_off
defparam \CPU|alu|Add1~6 .lut_mask = 16'h9617;
defparam \CPU|alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
fiftyfivenm_lcell_comb \CPU|alu|Add1~8 (
// Equation(s):
// \CPU|alu|Add1~8_combout  = \CPU|BusA_r [7] $ (\CPU|alu|Add1~7  $ (!\CPU|BusB [7]))

	.dataa(gnd),
	.datab(\CPU|BusA_r [7]),
	.datac(gnd),
	.datad(\CPU|BusB [7]),
	.cin(\CPU|alu|Add1~7 ),
	.combout(\CPU|alu|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add1~8 .lut_mask = 16'h3CC3;
defparam \CPU|alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector11~2 (
// Equation(s):
// \CPU|alu|Selector11~2_combout  = (!\CPU|alu|Add1~4_combout  & (!\CPU|alu|Add1~2_combout  & (!\CPU|alu|Add0~6_combout  & !\CPU|alu|Add1~6_combout )))

	.dataa(\CPU|alu|Add1~4_combout ),
	.datab(\CPU|alu|Add1~2_combout ),
	.datac(\CPU|alu|Add0~6_combout ),
	.datad(\CPU|alu|Add1~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~2 .lut_mask = 16'h0001;
defparam \CPU|alu|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
fiftyfivenm_lcell_comb \CPU|alu|ADC_Q[0]~0 (
// Equation(s):
// \CPU|alu|ADC_Q[0]~0_combout  = (\CPU|BusA_r [0] & ((\CPU|BusB [0] & (\CPU|alu|Add0~1_cout  & VCC)) # (!\CPU|BusB [0] & (!\CPU|alu|Add0~1_cout )))) # (!\CPU|BusA_r [0] & ((\CPU|BusB [0] & (!\CPU|alu|Add0~1_cout )) # (!\CPU|BusB [0] & ((\CPU|alu|Add0~1_cout 
// ) # (GND)))))
// \CPU|alu|ADC_Q[0]~1  = CARRY((\CPU|BusA_r [0] & (!\CPU|BusB [0] & !\CPU|alu|Add0~1_cout )) # (!\CPU|BusA_r [0] & ((!\CPU|alu|Add0~1_cout ) # (!\CPU|BusB [0]))))

	.dataa(\CPU|BusA_r [0]),
	.datab(\CPU|BusB [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add0~1_cout ),
	.combout(\CPU|alu|ADC_Q[0]~0_combout ),
	.cout(\CPU|alu|ADC_Q[0]~1 ));
// synopsys translate_off
defparam \CPU|alu|ADC_Q[0]~0 .lut_mask = 16'h9617;
defparam \CPU|alu|ADC_Q[0]~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector11~1 (
// Equation(s):
// \CPU|alu|Selector11~1_combout  = (!\CPU|alu|Add0~2_combout  & (!\CPU|alu|ADC_Q[0]~0_combout  & (!\CPU|alu|Add0~4_combout  & \CPU|ALU_Op_r.ALU_OP_ADC~q )))

	.dataa(\CPU|alu|Add0~2_combout ),
	.datab(\CPU|alu|ADC_Q[0]~0_combout ),
	.datac(\CPU|alu|Add0~4_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~1 .lut_mask = 16'h0100;
defparam \CPU|alu|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector11~3 (
// Equation(s):
// \CPU|alu|Selector11~3_combout  = (!\CPU|alu|Add1~8_combout  & (\CPU|alu|Selector11~2_combout  & \CPU|alu|Selector11~1_combout ))

	.dataa(\CPU|alu|Add1~8_combout ),
	.datab(\CPU|alu|Selector11~2_combout ),
	.datac(gnd),
	.datad(\CPU|alu|Selector11~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~3 .lut_mask = 16'h4400;
defparam \CPU|alu|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector11~7 (
// Equation(s):
// \CPU|alu|Selector11~7_combout  = (\CPU|alu|Selector11~6_combout ) # ((\CPU|alu|Selector11~3_combout ) # ((\CPU|ALU_Op_r.ALU_OP_EQ1~q  & \CPU|P [1])))

	.dataa(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.datab(\CPU|P [1]),
	.datac(\CPU|alu|Selector11~6_combout ),
	.datad(\CPU|alu|Selector11~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~7 .lut_mask = 16'hFFF8;
defparam \CPU|alu|Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
fiftyfivenm_lcell_comb \CPU|alu|Selector11~8 (
// Equation(s):
// \CPU|alu|Selector11~8_combout  = (!\CPU|alu|Add9~0_combout  & (!\CPU|alu|Q_t~2_combout  & (!\CPU|alu|process_2~0_combout  & !\CPU|alu|Q_t~3_combout )))

	.dataa(\CPU|alu|Add9~0_combout ),
	.datab(\CPU|alu|Q_t~2_combout ),
	.datac(\CPU|alu|process_2~0_combout ),
	.datad(\CPU|alu|Q_t~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~8 .lut_mask = 16'h0001;
defparam \CPU|alu|Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector11~9 (
// Equation(s):
// \CPU|alu|Selector11~9_combout  = (!\CPU|alu|process_2~1_combout  & (\CPU|alu|Selector11~0_combout  & ((!\CPU|BusB [5]) # (!\CPU|BusA_r [5]))))

	.dataa(\CPU|BusA_r [5]),
	.datab(\CPU|BusB [5]),
	.datac(\CPU|alu|process_2~1_combout ),
	.datad(\CPU|alu|Selector11~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~9 .lut_mask = 16'h0700;
defparam \CPU|alu|Selector11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector11~10 (
// Equation(s):
// \CPU|alu|Selector11~10_combout  = (\CPU|alu|Selector11~7_combout ) # ((!\CPU|ALU_Op_r.ALU_OP_BIT~q  & (\CPU|alu|Selector11~8_combout  & \CPU|alu|Selector11~9_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datab(\CPU|alu|Selector11~7_combout ),
	.datac(\CPU|alu|Selector11~8_combout ),
	.datad(\CPU|alu|Selector11~9_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~10 .lut_mask = 16'hDCCC;
defparam \CPU|alu|Selector11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector7~0 (
// Equation(s):
// \CPU|alu|Selector7~0_combout  = (\CPU|BusA_r [1] & (\CPU|ALU_Op_r.ALU_OP_ARR~q  & \CPU|BusB [1]))

	.dataa(\CPU|BusA_r [1]),
	.datab(gnd),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|BusB [1]),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~0 .lut_mask = 16'hA000;
defparam \CPU|alu|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector7~6 (
// Equation(s):
// \CPU|alu|Selector7~6_combout  = (\CPU|alu|Add5~2_combout  & ((\CPU|ALU_Op_r.ALU_OP_SBC~q ) # (\CPU|ALU_Op_r.ALU_OP_SAX~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datac(gnd),
	.datad(\CPU|alu|Add5~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~6 .lut_mask = 16'hEE00;
defparam \CPU|alu|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
fiftyfivenm_lcell_comb \CPU|alu|Selector7~7 (
// Equation(s):
// \CPU|alu|Selector7~7_combout  = (\CPU|alu|Selector7~0_combout ) # ((\CPU|alu|Selector7~6_combout ) # ((\CPU|ALU_Op_r.ALU_OP_OR~q  & \CPU|BusB [0])))

	.dataa(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datab(\CPU|alu|Selector7~0_combout ),
	.datac(\CPU|alu|Selector7~6_combout ),
	.datad(\CPU|BusB [0]),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~7 .lut_mask = 16'hFEFC;
defparam \CPU|alu|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector7~2 (
// Equation(s):
// \CPU|alu|Selector7~2_combout  = (\CPU|P [0] & ((\CPU|ALU_Op_r.ALU_OP_ROL~q ) # ((\CPU|alu|ADC_Q[0]~0_combout  & \CPU|ALU_Op_r.ALU_OP_ADC~q )))) # (!\CPU|P [0] & (((\CPU|alu|ADC_Q[0]~0_combout  & \CPU|ALU_Op_r.ALU_OP_ADC~q ))))

	.dataa(\CPU|P [0]),
	.datab(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.datac(\CPU|alu|ADC_Q[0]~0_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~2 .lut_mask = 16'hF888;
defparam \CPU|alu|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector7~3 (
// Equation(s):
// \CPU|alu|Selector7~3_combout  = (\CPU|BusA_r [1] & ((\CPU|ALU_Op_r.ALU_OP_LSR~q ) # (\CPU|ALU_Op_r.ALU_OP_ROR~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_LSR~q ),
	.datab(\CPU|BusA_r [1]),
	.datac(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~3 .lut_mask = 16'hC8C8;
defparam \CPU|alu|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
fiftyfivenm_lcell_comb \CPU|alu|Selector7~4 (
// Equation(s):
// \CPU|alu|Selector7~4_combout  = (\CPU|ALU_Op_r.ALU_OP_INC~q  & ((\CPU|alu|Add12~0_combout ) # ((\CPU|ALU_Op_r.ALU_OP_DEC~q  & \CPU|alu|Add11~0_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_INC~q  & (\CPU|ALU_Op_r.ALU_OP_DEC~q  & ((\CPU|alu|Add11~0_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datac(\CPU|alu|Add12~0_combout ),
	.datad(\CPU|alu|Add11~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~4 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector7~1 (
// Equation(s):
// \CPU|alu|Selector7~1_combout  = (\CPU|BusA_r [0] & ((\CPU|BusB [0] & ((\CPU|ALU_Op_r.ALU_OP_AND~q ))) # (!\CPU|BusB [0] & (\CPU|ALU_Op_r.ALU_OP_EOR~q )))) # (!\CPU|BusA_r [0] & (\CPU|ALU_Op_r.ALU_OP_EOR~q  & (\CPU|BusB [0])))

	.dataa(\CPU|BusA_r [0]),
	.datab(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datac(\CPU|BusB [0]),
	.datad(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~1 .lut_mask = 16'hE848;
defparam \CPU|alu|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector7~5 (
// Equation(s):
// \CPU|alu|Selector7~5_combout  = (\CPU|alu|Selector7~2_combout ) # ((\CPU|alu|Selector7~3_combout ) # ((\CPU|alu|Selector7~4_combout ) # (\CPU|alu|Selector7~1_combout )))

	.dataa(\CPU|alu|Selector7~2_combout ),
	.datab(\CPU|alu|Selector7~3_combout ),
	.datac(\CPU|alu|Selector7~4_combout ),
	.datad(\CPU|alu|Selector7~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~5 .lut_mask = 16'hFFFE;
defparam \CPU|alu|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
fiftyfivenm_lcell_comb \CPU|alu|Selector7~8 (
// Equation(s):
// \CPU|alu|Selector7~8_combout  = (\CPU|alu|Selector7~7_combout ) # ((\CPU|alu|Selector7~5_combout ) # ((\CPU|BusA_r [0] & \CPU|alu|Selector6~0_combout )))

	.dataa(\CPU|alu|Selector7~7_combout ),
	.datab(\CPU|BusA_r [0]),
	.datac(\CPU|alu|Selector7~5_combout ),
	.datad(\CPU|alu|Selector6~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector7~8 .lut_mask = 16'hFEFA;
defparam \CPU|alu|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector11~12 (
// Equation(s):
// \CPU|alu|Selector11~12_combout  = (\CPU|ALU_Op_r.ALU_OP_BIT~q  & (!\CPU|ALU_Op_r.ALU_OP_EQ1~q  & (!\CPU|ALU_Op_r.ALU_OP_ADC~q  & !\CPU|ALU_Op_r.ALU_OP_SBC~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~12 .lut_mask = 16'h0002;
defparam \CPU|alu|Selector11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector10~0 (
// Equation(s):
// \CPU|alu|Selector10~0_combout  = (\CPU|ALU_Op_r.ALU_OP_ANC~q ) # ((!\CPU|ALU_Op_r.ALU_OP_CMP~q  & (!\CPU|ALU_Op_r.ALU_OP_SAX~q  & \CPU|alu|Selector11~12_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_CMP~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ANC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datad(\CPU|alu|Selector11~12_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector10~0 .lut_mask = 16'hCDCC;
defparam \CPU|alu|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector11~13 (
// Equation(s):
// \CPU|alu|Selector11~13_combout  = (!\CPU|alu|Selector7~8_combout  & (!\CPU|alu|Selector2~9_combout  & (\CPU|alu|Selector10~0_combout  & !\CPU|alu|Selector0~10_combout )))

	.dataa(\CPU|alu|Selector7~8_combout ),
	.datab(\CPU|alu|Selector2~9_combout ),
	.datac(\CPU|alu|Selector10~0_combout ),
	.datad(\CPU|alu|Selector0~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~13 .lut_mask = 16'h0010;
defparam \CPU|alu|Selector11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector6~1 (
// Equation(s):
// \CPU|alu|Selector6~1_combout  = (\CPU|BusA_r [0] & ((\CPU|ALU_Op_r.ALU_OP_ASL~q ) # (\CPU|ALU_Op_r.ALU_OP_ROL~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ASL~q ),
	.datab(\CPU|BusA_r [0]),
	.datac(\CPU|ALU_Op_r.ALU_OP_ROL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~1 .lut_mask = 16'hC8C8;
defparam \CPU|alu|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector6~2 (
// Equation(s):
// \CPU|alu|Selector6~2_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|alu|process_0~4_combout  $ (!\CPU|alu|Add0~2_combout )))

	.dataa(\CPU|alu|process_0~4_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(gnd),
	.datad(\CPU|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~2 .lut_mask = 16'h8844;
defparam \CPU|alu|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
fiftyfivenm_lcell_comb \CPU|alu|Selector6~7 (
// Equation(s):
// \CPU|alu|Selector6~7_combout  = (\CPU|BusA_r [2] & ((\CPU|alu|Q_t~0_combout ) # ((\CPU|ALU_Op_r.ALU_OP_ARR~q  & \CPU|BusB [2]))))

	.dataa(\CPU|BusA_r [2]),
	.datab(\CPU|alu|Q_t~0_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|BusB [2]),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~7 .lut_mask = 16'hA888;
defparam \CPU|alu|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector6~5 (
// Equation(s):
// \CPU|alu|Selector6~5_combout  = (\CPU|BusA_r [1] & ((\CPU|BusB [1] & (\CPU|ALU_Op_r.ALU_OP_AND~q )) # (!\CPU|BusB [1] & ((\CPU|ALU_Op_r.ALU_OP_EOR~q ))))) # (!\CPU|BusA_r [1] & (\CPU|BusB [1] & ((\CPU|ALU_Op_r.ALU_OP_EOR~q ))))

	.dataa(\CPU|BusA_r [1]),
	.datab(\CPU|BusB [1]),
	.datac(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~5 .lut_mask = 16'hE680;
defparam \CPU|alu|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector6~4 (
// Equation(s):
// \CPU|alu|Selector6~4_combout  = (\CPU|alu|Add5~4_combout  & ((\CPU|alu|Selector6~3_combout ))) # (!\CPU|alu|Add5~4_combout  & (\CPU|alu|Selector4~12_combout ))

	.dataa(\CPU|alu|Add5~4_combout ),
	.datab(gnd),
	.datac(\CPU|alu|Selector4~12_combout ),
	.datad(\CPU|alu|Selector6~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~4 .lut_mask = 16'hFA50;
defparam \CPU|alu|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector6~6 (
// Equation(s):
// \CPU|alu|Selector6~6_combout  = (\CPU|alu|Add12~2_combout  & ((\CPU|ALU_Op_r.ALU_OP_INC~q ) # ((\CPU|ALU_Op_r.ALU_OP_DEC~q  & \CPU|alu|Add11~2_combout )))) # (!\CPU|alu|Add12~2_combout  & (\CPU|ALU_Op_r.ALU_OP_DEC~q  & ((\CPU|alu|Add11~2_combout ))))

	.dataa(\CPU|alu|Add12~2_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datad(\CPU|alu|Add11~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~6 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector6~8 (
// Equation(s):
// \CPU|alu|Selector6~8_combout  = (\CPU|alu|Selector6~7_combout ) # ((\CPU|alu|Selector6~5_combout ) # ((\CPU|alu|Selector6~4_combout ) # (\CPU|alu|Selector6~6_combout )))

	.dataa(\CPU|alu|Selector6~7_combout ),
	.datab(\CPU|alu|Selector6~5_combout ),
	.datac(\CPU|alu|Selector6~4_combout ),
	.datad(\CPU|alu|Selector6~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~8 .lut_mask = 16'hFFFE;
defparam \CPU|alu|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector6~9 (
// Equation(s):
// \CPU|alu|Selector6~9_combout  = (\CPU|alu|Selector6~2_combout ) # ((\CPU|alu|Selector6~8_combout ) # ((\CPU|alu|Selector6~0_combout  & \CPU|BusA_r [1])))

	.dataa(\CPU|alu|Selector6~0_combout ),
	.datab(\CPU|alu|Selector6~2_combout ),
	.datac(\CPU|alu|Selector6~8_combout ),
	.datad(\CPU|BusA_r [1]),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~9 .lut_mask = 16'hFEFC;
defparam \CPU|alu|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector6~10 (
// Equation(s):
// \CPU|alu|Selector6~10_combout  = (\CPU|alu|Selector6~1_combout ) # ((\CPU|alu|Selector6~9_combout ) # ((\CPU|ALU_Op_r.ALU_OP_OR~q  & \CPU|BusB [1])))

	.dataa(\CPU|alu|Selector6~1_combout ),
	.datab(\CPU|alu|Selector6~9_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datad(\CPU|BusB [1]),
	.cin(gnd),
	.combout(\CPU|alu|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector6~10 .lut_mask = 16'hFEEE;
defparam \CPU|alu|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector11~11 (
// Equation(s):
// \CPU|alu|Selector11~11_combout  = (!\CPU|alu|Selector4~11_combout  & (!\CPU|alu|Selector6~10_combout  & (!\CPU|alu|Selector5~11_combout  & !\CPU|alu|Selector1~9_combout )))

	.dataa(\CPU|alu|Selector4~11_combout ),
	.datab(\CPU|alu|Selector6~10_combout ),
	.datac(\CPU|alu|Selector5~11_combout ),
	.datad(\CPU|alu|Selector1~9_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~11 .lut_mask = 16'h0001;
defparam \CPU|alu|Selector11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector11~14 (
// Equation(s):
// \CPU|alu|Selector11~14_combout  = (\CPU|alu|Selector11~10_combout ) # ((!\CPU|alu|Selector3~7_combout  & (\CPU|alu|Selector11~13_combout  & \CPU|alu|Selector11~11_combout )))

	.dataa(\CPU|alu|Selector3~7_combout ),
	.datab(\CPU|alu|Selector11~10_combout ),
	.datac(\CPU|alu|Selector11~13_combout ),
	.datad(\CPU|alu|Selector11~11_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector11~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector11~14 .lut_mask = 16'hDCCC;
defparam \CPU|alu|Selector11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
fiftyfivenm_lcell_comb \CPU|P[1]~0 (
// Equation(s):
// \CPU|P[1]~0_combout  = (\CPU|tmpP~12_combout  & (\CPU|alu|Selector11~14_combout )) # (!\CPU|tmpP~12_combout  & ((\CPU|P [1])))

	.dataa(\CPU|alu|Selector11~14_combout ),
	.datab(gnd),
	.datac(\CPU|P [1]),
	.datad(\CPU|tmpP~12_combout ),
	.cin(gnd),
	.combout(\CPU|P[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[1]~0 .lut_mask = 16'hAAF0;
defparam \CPU|P[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N5
dffeas \CPU|P[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|P[1]~0_combout ),
	.asdata(\CPU|alu|Q[1]~2_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux277~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[1] .is_wysiwyg = "true";
defparam \CPU|P[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
fiftyfivenm_lcell_comb \CPU|Selector38~2 (
// Equation(s):
// \CPU|Selector38~2_combout  = (\CPU|ABC [1] & ((\CPU|Write_Data_r.Write_Data_ABC~q ) # ((\CPU|P [1] & \CPU|Write_Data_r.Write_Data_P~q )))) # (!\CPU|ABC [1] & (\CPU|P [1] & ((\CPU|Write_Data_r.Write_Data_P~q ))))

	.dataa(\CPU|ABC [1]),
	.datab(\CPU|P [1]),
	.datac(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datad(\CPU|Write_Data_r.Write_Data_P~q ),
	.cin(gnd),
	.combout(\CPU|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
fiftyfivenm_lcell_comb \CPU|Selector38~1 (
// Equation(s):
// \CPU|Selector38~1_combout  = (\CPU|PC [1] & ((\CPU|Write_Data_r.Write_Data_PCL~q ) # ((\CPU|Write_Data_r.Write_Data_PCH~q  & \CPU|PC [9])))) # (!\CPU|PC [1] & (\CPU|Write_Data_r.Write_Data_PCH~q  & (\CPU|PC [9])))

	.dataa(\CPU|PC [1]),
	.datab(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datac(\CPU|PC [9]),
	.datad(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.cin(gnd),
	.combout(\CPU|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
fiftyfivenm_lcell_comb \CPU|Selector38~3 (
// Equation(s):
// \CPU|Selector38~3_combout  = (\CPU|Selector38~2_combout ) # ((\CPU|Selector38~1_combout ) # ((\CPU|DL [1] & !\CPU|Write_Data_r.Write_Data_DL~q )))

	.dataa(\CPU|DL [1]),
	.datab(\CPU|Selector38~2_combout ),
	.datac(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datad(\CPU|Selector38~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~3 .lut_mask = 16'hFFCE;
defparam \CPU|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
fiftyfivenm_lcell_comb \CPU|Selector38~6 (
// Equation(s):
// \CPU|Selector38~6_combout  = (\CPU|Selector38~0_combout ) # ((\CPU|Selector38~3_combout ) # ((\CPU|X [1] & \CPU|Selector38~5_combout )))

	.dataa(\CPU|Selector38~0_combout ),
	.datab(\CPU|X [1]),
	.datac(\CPU|Selector38~5_combout ),
	.datad(\CPU|Selector38~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector38~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~6 .lut_mask = 16'hFFEA;
defparam \CPU|Selector38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
fiftyfivenm_lcell_comb \CPU|BAH~17 (
// Equation(s):
// \CPU|BAH~17_combout  = (\CPU|BAH[0]~5_combout  & (\CPU|DL[1]~1_combout  & (\CPU|BAH[0]~3_combout ))) # (!\CPU|BAH[0]~5_combout  & (((\CPU|Selector38~6_combout ) # (!\CPU|BAH[0]~3_combout ))))

	.dataa(\CPU|BAH[0]~5_combout ),
	.datab(\CPU|DL[1]~1_combout ),
	.datac(\CPU|BAH[0]~3_combout ),
	.datad(\CPU|Selector38~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~17 .lut_mask = 16'hD585;
defparam \CPU|BAH~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
fiftyfivenm_lcell_comb \CPU|BAH~18 (
// Equation(s):
// \CPU|BAH~18_combout  = (\CPU|BAH[0]~2_combout  & (\CPU|Add10~2_combout  & ((\CPU|Selector38~6_combout ) # (\CPU|BAH~17_combout )))) # (!\CPU|BAH[0]~2_combout  & (((\CPU|BAH~17_combout ))))

	.dataa(\CPU|Add10~2_combout ),
	.datab(\CPU|Selector38~6_combout ),
	.datac(\CPU|BAH[0]~2_combout ),
	.datad(\CPU|BAH~17_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~18 .lut_mask = 16'hAF80;
defparam \CPU|BAH~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N11
dffeas \CPU|BAH[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~18_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[1] .is_wysiwyg = "true";
defparam \CPU|BAH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
fiftyfivenm_lcell_comb \CPU|Add10~4 (
// Equation(s):
// \CPU|Add10~4_combout  = (\CPU|BAH [2] & (\CPU|Add10~3  $ (GND))) # (!\CPU|BAH [2] & (!\CPU|Add10~3  & VCC))
// \CPU|Add10~5  = CARRY((\CPU|BAH [2] & !\CPU|Add10~3 ))

	.dataa(\CPU|BAH [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~3 ),
	.combout(\CPU|Add10~4_combout ),
	.cout(\CPU|Add10~5 ));
// synopsys translate_off
defparam \CPU|Add10~4 .lut_mask = 16'hA50A;
defparam \CPU|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
fiftyfivenm_lcell_comb \CPU|BAH~16 (
// Equation(s):
// \CPU|BAH~16_combout  = (\CPU|BAH[0]~2_combout  & (\CPU|Add10~4_combout  & ((\CPU|Selector37~6_combout ) # (\CPU|BAH~15_combout )))) # (!\CPU|BAH[0]~2_combout  & (((\CPU|BAH~15_combout ))))

	.dataa(\CPU|BAH[0]~2_combout ),
	.datab(\CPU|Selector37~6_combout ),
	.datac(\CPU|BAH~15_combout ),
	.datad(\CPU|Add10~4_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~16 .lut_mask = 16'hF850;
defparam \CPU|BAH~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N29
dffeas \CPU|BAH[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~16_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[2] .is_wysiwyg = "true";
defparam \CPU|BAH[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
fiftyfivenm_lcell_comb \CPU|Add10~6 (
// Equation(s):
// \CPU|Add10~6_combout  = (\CPU|BAH [3] & (!\CPU|Add10~5 )) # (!\CPU|BAH [3] & ((\CPU|Add10~5 ) # (GND)))
// \CPU|Add10~7  = CARRY((!\CPU|Add10~5 ) # (!\CPU|BAH [3]))

	.dataa(\CPU|BAH [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~5 ),
	.combout(\CPU|Add10~6_combout ),
	.cout(\CPU|Add10~7 ));
// synopsys translate_off
defparam \CPU|Add10~6 .lut_mask = 16'h5A5F;
defparam \CPU|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
fiftyfivenm_lcell_comb \CPU|Add10~8 (
// Equation(s):
// \CPU|Add10~8_combout  = (\CPU|BAH [4] & (\CPU|Add10~7  $ (GND))) # (!\CPU|BAH [4] & (!\CPU|Add10~7  & VCC))
// \CPU|Add10~9  = CARRY((\CPU|BAH [4] & !\CPU|Add10~7 ))

	.dataa(\CPU|BAH [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~7 ),
	.combout(\CPU|Add10~8_combout ),
	.cout(\CPU|Add10~9 ));
// synopsys translate_off
defparam \CPU|Add10~8 .lut_mask = 16'hA50A;
defparam \CPU|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
fiftyfivenm_lcell_comb \CPU|Selector35~1 (
// Equation(s):
// \CPU|Selector35~1_combout  = (\CPU|PC [12] & ((\CPU|Write_Data_r.Write_Data_PCH~q ) # ((\CPU|Write_Data_r.Write_Data_PCL~q  & \CPU|PC [4])))) # (!\CPU|PC [12] & (\CPU|Write_Data_r.Write_Data_PCL~q  & ((\CPU|PC [4]))))

	.dataa(\CPU|PC [12]),
	.datab(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datac(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datad(\CPU|PC [4]),
	.cin(gnd),
	.combout(\CPU|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
fiftyfivenm_lcell_comb \CPU|Selector35~3 (
// Equation(s):
// \CPU|Selector35~3_combout  = (\CPU|Write_Data_r.Write_Data_DL~q  & (\CPU|Write_Data_r.Write_Data_ABC~q  & (\CPU|ABC [4]))) # (!\CPU|Write_Data_r.Write_Data_DL~q  & ((\CPU|DL [4]) # ((\CPU|Write_Data_r.Write_Data_ABC~q  & \CPU|ABC [4]))))

	.dataa(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datab(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datac(\CPU|ABC [4]),
	.datad(\CPU|DL [4]),
	.cin(gnd),
	.combout(\CPU|Selector35~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~3 .lut_mask = 16'hD5C0;
defparam \CPU|Selector35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
fiftyfivenm_lcell_comb \CPU|Selector35~2 (
// Equation(s):
// \CPU|Selector35~2_combout  = (!\CPU|NMICycle~q  & (\CPU|Write_Data_r.Write_Data_P~q  & \CPU|P [4]))

	.dataa(\CPU|NMICycle~q ),
	.datab(gnd),
	.datac(\CPU|Write_Data_r.Write_Data_P~q ),
	.datad(\CPU|P [4]),
	.cin(gnd),
	.combout(\CPU|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~2 .lut_mask = 16'h5000;
defparam \CPU|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
fiftyfivenm_lcell_comb \CPU|Selector35~4 (
// Equation(s):
// \CPU|Selector35~4_combout  = (\CPU|Selector35~1_combout ) # ((\CPU|Selector35~3_combout ) # (\CPU|Selector35~2_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector35~1_combout ),
	.datac(\CPU|Selector35~3_combout ),
	.datad(\CPU|Selector35~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector35~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~4 .lut_mask = 16'hFFFC;
defparam \CPU|Selector35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N13
dffeas \CPU|BusB_r[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[4]~14_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[4] .is_wysiwyg = "true";
defparam \CPU|BusB_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
fiftyfivenm_lcell_comb \CPU|Selector35~5 (
// Equation(s):
// \CPU|Selector35~5_combout  = (\CPU|BusB_r [4] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [4]))))

	.dataa(\CPU|Write_Data_r.Write_Data_XB~q ),
	.datab(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datac(\CPU|ABC [4]),
	.datad(\CPU|BusB_r [4]),
	.cin(gnd),
	.combout(\CPU|Selector35~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~5 .lut_mask = 16'hEA00;
defparam \CPU|Selector35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
fiftyfivenm_lcell_comb \CPU|Selector35~6 (
// Equation(s):
// \CPU|Selector35~6_combout  = (\CPU|Selector35~5_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|ABC [4] & \CPU|Write_Data_r.Write_Data_AX~q )))

	.dataa(\CPU|ABC [4]),
	.datab(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datac(\CPU|Selector35~5_combout ),
	.datad(\CPU|Write_Data_r.Write_Data_X~q ),
	.cin(gnd),
	.combout(\CPU|Selector35~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~6 .lut_mask = 16'hFFF8;
defparam \CPU|Selector35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
fiftyfivenm_lcell_comb \CPU|Selector35~0 (
// Equation(s):
// \CPU|Selector35~0_combout  = (\CPU|Y [4] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|Write_Data_r.Write_Data_YB~q  & \CPU|BusB_r [4]))))

	.dataa(\CPU|Write_Data_r.Write_Data_YB~q ),
	.datab(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datac(\CPU|Y [4]),
	.datad(\CPU|BusB_r [4]),
	.cin(gnd),
	.combout(\CPU|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~0 .lut_mask = 16'hE0C0;
defparam \CPU|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
fiftyfivenm_lcell_comb \CPU|Selector35~7 (
// Equation(s):
// \CPU|Selector35~7_combout  = (\CPU|Selector35~4_combout ) # ((\CPU|Selector35~0_combout ) # ((\CPU|X [4] & \CPU|Selector35~6_combout )))

	.dataa(\CPU|Selector35~4_combout ),
	.datab(\CPU|X [4]),
	.datac(\CPU|Selector35~6_combout ),
	.datad(\CPU|Selector35~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector35~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~7 .lut_mask = 16'hFFEA;
defparam \CPU|Selector35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
fiftyfivenm_lcell_comb \CPU|BAH~11 (
// Equation(s):
// \CPU|BAH~11_combout  = (\CPU|BAH[0]~3_combout  & ((\CPU|BAH[0]~5_combout  & ((\CPU|DL[4]~4_combout ))) # (!\CPU|BAH[0]~5_combout  & (\CPU|Selector35~7_combout )))) # (!\CPU|BAH[0]~3_combout  & (((!\CPU|BAH[0]~5_combout ))))

	.dataa(\CPU|BAH[0]~3_combout ),
	.datab(\CPU|Selector35~7_combout ),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(\CPU|BAH[0]~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~11 .lut_mask = 16'hA0DD;
defparam \CPU|BAH~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
fiftyfivenm_lcell_comb \CPU|BAH~12 (
// Equation(s):
// \CPU|BAH~12_combout  = (\CPU|BAH[0]~2_combout  & (\CPU|Add10~8_combout  & ((\CPU|BAH~11_combout ) # (\CPU|Selector35~7_combout )))) # (!\CPU|BAH[0]~2_combout  & (((\CPU|BAH~11_combout ))))

	.dataa(\CPU|BAH[0]~2_combout ),
	.datab(\CPU|Add10~8_combout ),
	.datac(\CPU|BAH~11_combout ),
	.datad(\CPU|Selector35~7_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~12 .lut_mask = 16'hD8D0;
defparam \CPU|BAH~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N21
dffeas \CPU|BAH[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~12_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[4] .is_wysiwyg = "true";
defparam \CPU|BAH[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
fiftyfivenm_lcell_comb \CPU|Add10~10 (
// Equation(s):
// \CPU|Add10~10_combout  = (\CPU|BAH [5] & (!\CPU|Add10~9 )) # (!\CPU|BAH [5] & ((\CPU|Add10~9 ) # (GND)))
// \CPU|Add10~11  = CARRY((!\CPU|Add10~9 ) # (!\CPU|BAH [5]))

	.dataa(gnd),
	.datab(\CPU|BAH [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~9 ),
	.combout(\CPU|Add10~10_combout ),
	.cout(\CPU|Add10~11 ));
// synopsys translate_off
defparam \CPU|Add10~10 .lut_mask = 16'h3C3F;
defparam \CPU|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
fiftyfivenm_lcell_comb \CPU|BAH~22 (
// Equation(s):
// \CPU|BAH~22_combout  = (\CPU|BAH[0]~2_combout  & (\CPU|Add10~10_combout  & ((\CPU|Selector34~6_combout ) # (\CPU|BAH~21_combout )))) # (!\CPU|BAH[0]~2_combout  & (((\CPU|BAH~21_combout ))))

	.dataa(\CPU|Selector34~6_combout ),
	.datab(\CPU|BAH~21_combout ),
	.datac(\CPU|BAH[0]~2_combout ),
	.datad(\CPU|Add10~10_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~22 .lut_mask = 16'hEC0C;
defparam \CPU|BAH~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \CPU|BAH[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~22_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[5] .is_wysiwyg = "true";
defparam \CPU|BAH[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
fiftyfivenm_lcell_comb \CPU|Selector18~0 (
// Equation(s):
// \CPU|Selector18~0_combout  = (\CPU|PC [13] & (((\CPU|BAH [5] & \CPU|Set_Addr_To_r.Set_Addr_To_BA~q )) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ))) # (!\CPU|PC [13] & (\CPU|BAH [5] & ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ))))

	.dataa(\CPU|PC [13]),
	.datab(\CPU|BAH [5]),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.cin(gnd),
	.combout(\CPU|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector18~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N12
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout  = (\CPU|Selector18~0_combout  & !\CPU|Selector17~0_combout )

	.dataa(gnd),
	.datab(\CPU|Selector18~0_combout ),
	.datac(gnd),
	.datad(\CPU|Selector17~0_combout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1 .lut_mask = 16'h00CC;
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal0~6 (
// Equation(s):
// \RICOH|gfxbus|Equal0~6_combout  = (!\CPU|Selector29~1_combout  & (!\CPU|Selector27~1_combout  & (\RICOH|gfxbus|Equal0~5_combout  & \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout )))

	.dataa(\CPU|Selector29~1_combout ),
	.datab(\CPU|Selector27~1_combout ),
	.datac(\RICOH|gfxbus|Equal0~5_combout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal0~6 .lut_mask = 16'h1000;
defparam \RICOH|gfxbus|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N2
fiftyfivenm_lcell_comb \RICOH|gfxbus|STAT_EN~0 (
// Equation(s):
// \RICOH|gfxbus|STAT_EN~0_combout  = (\RICOH|gfxbus|Equal0~6_combout  & (!\CPU|Selector31~1_combout  & (!\CPU|WRn_i~q  & \CPU|Selector30~1_combout )))

	.dataa(\RICOH|gfxbus|Equal0~6_combout ),
	.datab(\CPU|Selector31~1_combout ),
	.datac(\CPU|WRn_i~q ),
	.datad(\CPU|Selector30~1_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|STAT_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|STAT_EN~0 .lut_mask = 16'h0200;
defparam \RICOH|gfxbus|STAT_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR[11]~6 (
// Equation(s):
// \RICOH|VRAM_ADDR[11]~6_combout  = ((\RICOH|gfxbus|STAT_EN~0_combout ) # ((\RICOH|gfxbus|Equal6~0_combout  & !\RICOH|ADDR_W~q ))) # (!\KEY[0]~input_o )

	.dataa(\RICOH|gfxbus|Equal6~0_combout ),
	.datab(\RICOH|ADDR_W~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|gfxbus|STAT_EN~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[11]~6 .lut_mask = 16'hFF2F;
defparam \RICOH|VRAM_ADDR[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N14
fiftyfivenm_lcell_comb \RICOH|Add0~14 (
// Equation(s):
// \RICOH|Add0~14_combout  = (\RICOH|VRAM_ADDR [7] & (!\RICOH|Add0~13 )) # (!\RICOH|VRAM_ADDR [7] & ((\RICOH|Add0~13 ) # (GND)))
// \RICOH|Add0~15  = CARRY((!\RICOH|Add0~13 ) # (!\RICOH|VRAM_ADDR [7]))

	.dataa(\RICOH|VRAM_ADDR [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~13 ),
	.combout(\RICOH|Add0~14_combout ),
	.cout(\RICOH|Add0~15 ));
// synopsys translate_off
defparam \RICOH|Add0~14 .lut_mask = 16'h5A5F;
defparam \RICOH|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N16
fiftyfivenm_lcell_comb \RICOH|Add0~16 (
// Equation(s):
// \RICOH|Add0~16_combout  = (\RICOH|VRAM_ADDR [8] & (\RICOH|Add0~15  $ (GND))) # (!\RICOH|VRAM_ADDR [8] & (!\RICOH|Add0~15  & VCC))
// \RICOH|Add0~17  = CARRY((\RICOH|VRAM_ADDR [8] & !\RICOH|Add0~15 ))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~15 ),
	.combout(\RICOH|Add0~16_combout ),
	.cout(\RICOH|Add0~17 ));
// synopsys translate_off
defparam \RICOH|Add0~16 .lut_mask = 16'hC30C;
defparam \RICOH|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~9 (
// Equation(s):
// \RICOH|VRAM_ADDR~9_combout  = (!\RICOH|VRAM_ADDR[11]~6_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|Add0~16_combout )))))

	.dataa(\RICOH|gfxbus|Equal6~0_combout ),
	.datab(\RICOH|VRAM_ADDR[11]~6_combout ),
	.datac(\RICOH|VRAM_ADDR [0]),
	.datad(\RICOH|Add0~16_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~9 .lut_mask = 16'h3120;
defparam \RICOH|VRAM_ADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N13
dffeas \RICOH|VRAM_ADDR[8] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[8] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N18
fiftyfivenm_lcell_comb \RICOH|Add0~18 (
// Equation(s):
// \RICOH|Add0~18_combout  = (\RICOH|VRAM_ADDR [9] & (!\RICOH|Add0~17 )) # (!\RICOH|VRAM_ADDR [9] & ((\RICOH|Add0~17 ) # (GND)))
// \RICOH|Add0~19  = CARRY((!\RICOH|Add0~17 ) # (!\RICOH|VRAM_ADDR [9]))

	.dataa(\RICOH|VRAM_ADDR [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~17 ),
	.combout(\RICOH|Add0~18_combout ),
	.cout(\RICOH|Add0~19 ));
// synopsys translate_off
defparam \RICOH|Add0~18 .lut_mask = 16'h5A5F;
defparam \RICOH|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~10 (
// Equation(s):
// \RICOH|VRAM_ADDR~10_combout  = (!\RICOH|VRAM_ADDR[11]~6_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|VRAM_ADDR [1])) # (!\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|Add0~18_combout )))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR[11]~6_combout ),
	.datac(\RICOH|gfxbus|Equal6~0_combout ),
	.datad(\RICOH|Add0~18_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~10 .lut_mask = 16'h2320;
defparam \RICOH|VRAM_ADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N17
dffeas \RICOH|VRAM_ADDR[9] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[9] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N20
fiftyfivenm_lcell_comb \RICOH|Add0~20 (
// Equation(s):
// \RICOH|Add0~20_combout  = (\RICOH|VRAM_ADDR [10] & (\RICOH|Add0~19  $ (GND))) # (!\RICOH|VRAM_ADDR [10] & (!\RICOH|Add0~19  & VCC))
// \RICOH|Add0~21  = CARRY((\RICOH|VRAM_ADDR [10] & !\RICOH|Add0~19 ))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~19 ),
	.combout(\RICOH|Add0~20_combout ),
	.cout(\RICOH|Add0~21 ));
// synopsys translate_off
defparam \RICOH|Add0~20 .lut_mask = 16'hC30C;
defparam \RICOH|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~11 (
// Equation(s):
// \RICOH|VRAM_ADDR~11_combout  = (!\RICOH|VRAM_ADDR[11]~6_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|VRAM_ADDR [2])) # (!\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|Add0~20_combout )))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR[11]~6_combout ),
	.datac(\RICOH|Add0~20_combout ),
	.datad(\RICOH|gfxbus|Equal6~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~11 .lut_mask = 16'h2230;
defparam \RICOH|VRAM_ADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N5
dffeas \RICOH|VRAM_ADDR[10] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[10] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N22
fiftyfivenm_lcell_comb \RICOH|Add0~22 (
// Equation(s):
// \RICOH|Add0~22_combout  = (\RICOH|VRAM_ADDR [11] & (!\RICOH|Add0~21 )) # (!\RICOH|VRAM_ADDR [11] & ((\RICOH|Add0~21 ) # (GND)))
// \RICOH|Add0~23  = CARRY((!\RICOH|Add0~21 ) # (!\RICOH|VRAM_ADDR [11]))

	.dataa(\RICOH|VRAM_ADDR [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~21 ),
	.combout(\RICOH|Add0~22_combout ),
	.cout(\RICOH|Add0~23 ));
// synopsys translate_off
defparam \RICOH|Add0~22 .lut_mask = 16'h5A5F;
defparam \RICOH|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~12 (
// Equation(s):
// \RICOH|VRAM_ADDR~12_combout  = (!\RICOH|VRAM_ADDR[11]~6_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|Add0~22_combout )))))

	.dataa(\RICOH|gfxbus|Equal6~0_combout ),
	.datab(\RICOH|VRAM_ADDR[11]~6_combout ),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\RICOH|Add0~22_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~12 .lut_mask = 16'h3120;
defparam \RICOH|VRAM_ADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N19
dffeas \RICOH|VRAM_ADDR[11] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[11] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N24
fiftyfivenm_lcell_comb \RICOH|Add0~24 (
// Equation(s):
// \RICOH|Add0~24_combout  = (\RICOH|VRAM_ADDR [12] & (\RICOH|Add0~23  $ (GND))) # (!\RICOH|VRAM_ADDR [12] & (!\RICOH|Add0~23  & VCC))
// \RICOH|Add0~25  = CARRY((\RICOH|VRAM_ADDR [12] & !\RICOH|Add0~23 ))

	.dataa(\RICOH|VRAM_ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~23 ),
	.combout(\RICOH|Add0~24_combout ),
	.cout(\RICOH|Add0~25 ));
// synopsys translate_off
defparam \RICOH|Add0~24 .lut_mask = 16'hA50A;
defparam \RICOH|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~8 (
// Equation(s):
// \RICOH|VRAM_ADDR~8_combout  = (!\RICOH|VRAM_ADDR[11]~6_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|VRAM_ADDR [4]))) # (!\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|Add0~24_combout ))))

	.dataa(\RICOH|gfxbus|Equal6~0_combout ),
	.datab(\RICOH|VRAM_ADDR[11]~6_combout ),
	.datac(\RICOH|Add0~24_combout ),
	.datad(\RICOH|VRAM_ADDR [4]),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~8 .lut_mask = 16'h3210;
defparam \RICOH|VRAM_ADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N3
dffeas \RICOH|VRAM_ADDR[12] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[12] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~4 (
// Equation(s):
// \RICOH|ITERATOR|Add1~4_combout  = (\RICOH|ITERATOR|vc [2] & (\RICOH|ITERATOR|Add1~3  $ (GND))) # (!\RICOH|ITERATOR|vc [2] & (!\RICOH|ITERATOR|Add1~3  & VCC))
// \RICOH|ITERATOR|Add1~5  = CARRY((\RICOH|ITERATOR|vc [2] & !\RICOH|ITERATOR|Add1~3 ))

	.dataa(\RICOH|ITERATOR|vc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add1~3 ),
	.combout(\RICOH|ITERATOR|Add1~4_combout ),
	.cout(\RICOH|ITERATOR|Add1~5 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~4 .lut_mask = 16'hA50A;
defparam \RICOH|ITERATOR|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~6 (
// Equation(s):
// \RICOH|ITERATOR|Add1~6_combout  = (\RICOH|ITERATOR|vc [3] & (!\RICOH|ITERATOR|Add1~5 )) # (!\RICOH|ITERATOR|vc [3] & ((\RICOH|ITERATOR|Add1~5 ) # (GND)))
// \RICOH|ITERATOR|Add1~7  = CARRY((!\RICOH|ITERATOR|Add1~5 ) # (!\RICOH|ITERATOR|vc [3]))

	.dataa(\RICOH|ITERATOR|vc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add1~5 ),
	.combout(\RICOH|ITERATOR|Add1~6_combout ),
	.cout(\RICOH|ITERATOR|Add1~7 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~6 .lut_mask = 16'h5A5F;
defparam \RICOH|ITERATOR|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N24
fiftyfivenm_lcell_comb \RICOH|ITERATOR|vc~2 (
// Equation(s):
// \RICOH|ITERATOR|vc~2_combout  = (!\RICOH|ITERATOR|Equal1~2_combout  & \RICOH|ITERATOR|Add1~6_combout )

	.dataa(\RICOH|ITERATOR|Equal1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|ITERATOR|Add1~6_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|vc~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|vc~2 .lut_mask = 16'h5500;
defparam \RICOH|ITERATOR|vc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~0 (
// Equation(s):
// \RICOH|ITERATOR|Add0~0_combout  = \RICOH|ITERATOR|hc [0] $ (VCC)
// \RICOH|ITERATOR|Add0~1  = CARRY(\RICOH|ITERATOR|hc [0])

	.dataa(\RICOH|ITERATOR|hc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Add0~0_combout ),
	.cout(\RICOH|ITERATOR|Add0~1 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~0 .lut_mask = 16'h55AA;
defparam \RICOH|ITERATOR|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N7
dffeas \RICOH|ITERATOR|hc[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|ITERATOR|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hc[0] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~2 (
// Equation(s):
// \RICOH|ITERATOR|Add0~2_combout  = (\RICOH|ITERATOR|hc [1] & (!\RICOH|ITERATOR|Add0~1 )) # (!\RICOH|ITERATOR|hc [1] & ((\RICOH|ITERATOR|Add0~1 ) # (GND)))
// \RICOH|ITERATOR|Add0~3  = CARRY((!\RICOH|ITERATOR|Add0~1 ) # (!\RICOH|ITERATOR|hc [1]))

	.dataa(\RICOH|ITERATOR|hc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add0~1 ),
	.combout(\RICOH|ITERATOR|Add0~2_combout ),
	.cout(\RICOH|ITERATOR|Add0~3 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~2 .lut_mask = 16'h5A5F;
defparam \RICOH|ITERATOR|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \RICOH|ITERATOR|hc[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|ITERATOR|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hc[1] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~4 (
// Equation(s):
// \RICOH|ITERATOR|Add0~4_combout  = (\RICOH|ITERATOR|hc [2] & (\RICOH|ITERATOR|Add0~3  $ (GND))) # (!\RICOH|ITERATOR|hc [2] & (!\RICOH|ITERATOR|Add0~3  & VCC))
// \RICOH|ITERATOR|Add0~5  = CARRY((\RICOH|ITERATOR|hc [2] & !\RICOH|ITERATOR|Add0~3 ))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|hc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add0~3 ),
	.combout(\RICOH|ITERATOR|Add0~4_combout ),
	.cout(\RICOH|ITERATOR|Add0~5 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~4 .lut_mask = 16'hC30C;
defparam \RICOH|ITERATOR|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \RICOH|ITERATOR|hc[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|Add0~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hc[2] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~6 (
// Equation(s):
// \RICOH|ITERATOR|Add0~6_combout  = (\RICOH|ITERATOR|hc [3] & (!\RICOH|ITERATOR|Add0~5 )) # (!\RICOH|ITERATOR|hc [3] & ((\RICOH|ITERATOR|Add0~5 ) # (GND)))
// \RICOH|ITERATOR|Add0~7  = CARRY((!\RICOH|ITERATOR|Add0~5 ) # (!\RICOH|ITERATOR|hc [3]))

	.dataa(\RICOH|ITERATOR|hc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add0~5 ),
	.combout(\RICOH|ITERATOR|Add0~6_combout ),
	.cout(\RICOH|ITERATOR|Add0~7 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~6 .lut_mask = 16'h5A5F;
defparam \RICOH|ITERATOR|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \RICOH|ITERATOR|hc[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|ITERATOR|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hc[3] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~8 (
// Equation(s):
// \RICOH|ITERATOR|Add0~8_combout  = (\RICOH|ITERATOR|hc [4] & (\RICOH|ITERATOR|Add0~7  $ (GND))) # (!\RICOH|ITERATOR|hc [4] & (!\RICOH|ITERATOR|Add0~7  & VCC))
// \RICOH|ITERATOR|Add0~9  = CARRY((\RICOH|ITERATOR|hc [4] & !\RICOH|ITERATOR|Add0~7 ))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|hc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add0~7 ),
	.combout(\RICOH|ITERATOR|Add0~8_combout ),
	.cout(\RICOH|ITERATOR|Add0~9 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~8 .lut_mask = 16'hC30C;
defparam \RICOH|ITERATOR|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y34_N17
dffeas \RICOH|ITERATOR|hc[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|Add0~8_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hc[4] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~10 (
// Equation(s):
// \RICOH|ITERATOR|Add0~10_combout  = (\RICOH|ITERATOR|hc [5] & (!\RICOH|ITERATOR|Add0~9 )) # (!\RICOH|ITERATOR|hc [5] & ((\RICOH|ITERATOR|Add0~9 ) # (GND)))
// \RICOH|ITERATOR|Add0~11  = CARRY((!\RICOH|ITERATOR|Add0~9 ) # (!\RICOH|ITERATOR|hc [5]))

	.dataa(\RICOH|ITERATOR|hc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add0~9 ),
	.combout(\RICOH|ITERATOR|Add0~10_combout ),
	.cout(\RICOH|ITERATOR|Add0~11 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~10 .lut_mask = 16'h5A5F;
defparam \RICOH|ITERATOR|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
fiftyfivenm_lcell_comb \RICOH|ITERATOR|hc~2 (
// Equation(s):
// \RICOH|ITERATOR|hc~2_combout  = (\RICOH|ITERATOR|Add0~10_combout  & !\RICOH|ITERATOR|Equal0~2_combout )

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|Add0~10_combout ),
	.datac(gnd),
	.datad(\RICOH|ITERATOR|Equal0~2_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|hc~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|hc~2 .lut_mask = 16'h00CC;
defparam \RICOH|ITERATOR|hc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \RICOH|ITERATOR|hc[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|ITERATOR|hc~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hc[5] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~12 (
// Equation(s):
// \RICOH|ITERATOR|Add0~12_combout  = (\RICOH|ITERATOR|hc [6] & (\RICOH|ITERATOR|Add0~11  $ (GND))) # (!\RICOH|ITERATOR|hc [6] & (!\RICOH|ITERATOR|Add0~11  & VCC))
// \RICOH|ITERATOR|Add0~13  = CARRY((\RICOH|ITERATOR|hc [6] & !\RICOH|ITERATOR|Add0~11 ))

	.dataa(\RICOH|ITERATOR|hc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add0~11 ),
	.combout(\RICOH|ITERATOR|Add0~12_combout ),
	.cout(\RICOH|ITERATOR|Add0~13 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~12 .lut_mask = 16'hA50A;
defparam \RICOH|ITERATOR|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \RICOH|ITERATOR|hc[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|Add0~12_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hc[6] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~14 (
// Equation(s):
// \RICOH|ITERATOR|Add0~14_combout  = (\RICOH|ITERATOR|hc [7] & (!\RICOH|ITERATOR|Add0~13 )) # (!\RICOH|ITERATOR|hc [7] & ((\RICOH|ITERATOR|Add0~13 ) # (GND)))
// \RICOH|ITERATOR|Add0~15  = CARRY((!\RICOH|ITERATOR|Add0~13 ) # (!\RICOH|ITERATOR|hc [7]))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|hc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add0~13 ),
	.combout(\RICOH|ITERATOR|Add0~14_combout ),
	.cout(\RICOH|ITERATOR|Add0~15 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~14 .lut_mask = 16'h3C3F;
defparam \RICOH|ITERATOR|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \RICOH|ITERATOR|hc[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|Add0~14_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hc[7] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~16 (
// Equation(s):
// \RICOH|ITERATOR|Add0~16_combout  = (\RICOH|ITERATOR|hc [8] & (\RICOH|ITERATOR|Add0~15  $ (GND))) # (!\RICOH|ITERATOR|hc [8] & (!\RICOH|ITERATOR|Add0~15  & VCC))
// \RICOH|ITERATOR|Add0~17  = CARRY((\RICOH|ITERATOR|hc [8] & !\RICOH|ITERATOR|Add0~15 ))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|hc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add0~15 ),
	.combout(\RICOH|ITERATOR|Add0~16_combout ),
	.cout(\RICOH|ITERATOR|Add0~17 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~16 .lut_mask = 16'hC30C;
defparam \RICOH|ITERATOR|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
fiftyfivenm_lcell_comb \RICOH|ITERATOR|hc~1 (
// Equation(s):
// \RICOH|ITERATOR|hc~1_combout  = (\RICOH|ITERATOR|Add0~16_combout  & !\RICOH|ITERATOR|Equal0~2_combout )

	.dataa(\RICOH|ITERATOR|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|ITERATOR|Equal0~2_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|hc~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|hc~1 .lut_mask = 16'h00AA;
defparam \RICOH|ITERATOR|hc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \RICOH|ITERATOR|hc[8] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|hc~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hc[8] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~18 (
// Equation(s):
// \RICOH|ITERATOR|Add0~18_combout  = (\RICOH|ITERATOR|hc [9] & (!\RICOH|ITERATOR|Add0~17 )) # (!\RICOH|ITERATOR|hc [9] & ((\RICOH|ITERATOR|Add0~17 ) # (GND)))
// \RICOH|ITERATOR|Add0~19  = CARRY((!\RICOH|ITERATOR|Add0~17 ) # (!\RICOH|ITERATOR|hc [9]))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|hc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add0~17 ),
	.combout(\RICOH|ITERATOR|Add0~18_combout ),
	.cout(\RICOH|ITERATOR|Add0~19 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~18 .lut_mask = 16'h3C3F;
defparam \RICOH|ITERATOR|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N4
fiftyfivenm_lcell_comb \RICOH|ITERATOR|hc~0 (
// Equation(s):
// \RICOH|ITERATOR|hc~0_combout  = (\RICOH|ITERATOR|Add0~18_combout  & !\RICOH|ITERATOR|Equal0~2_combout )

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|Add0~18_combout ),
	.datac(gnd),
	.datad(\RICOH|ITERATOR|Equal0~2_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|hc~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|hc~0 .lut_mask = 16'h00CC;
defparam \RICOH|ITERATOR|hc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \RICOH|ITERATOR|hc[9] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|hc~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hc[9] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Equal0~1 (
// Equation(s):
// \RICOH|ITERATOR|Equal0~1_combout  = (!\RICOH|ITERATOR|hc [6] & (!\RICOH|ITERATOR|hc [5] & (\RICOH|ITERATOR|hc [9] & !\RICOH|ITERATOR|hc [7])))

	.dataa(\RICOH|ITERATOR|hc [6]),
	.datab(\RICOH|ITERATOR|hc [5]),
	.datac(\RICOH|ITERATOR|hc [9]),
	.datad(\RICOH|ITERATOR|hc [7]),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Equal0~1 .lut_mask = 16'h0010;
defparam \RICOH|ITERATOR|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Equal0~0 (
// Equation(s):
// \RICOH|ITERATOR|Equal0~0_combout  = (\RICOH|ITERATOR|hc [1] & (\RICOH|ITERATOR|hc [0] & (\RICOH|ITERATOR|hc [2] & \RICOH|ITERATOR|hc [3])))

	.dataa(\RICOH|ITERATOR|hc [1]),
	.datab(\RICOH|ITERATOR|hc [0]),
	.datac(\RICOH|ITERATOR|hc [2]),
	.datad(\RICOH|ITERATOR|hc [3]),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Equal0~0 .lut_mask = 16'h8000;
defparam \RICOH|ITERATOR|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Equal0~2 (
// Equation(s):
// \RICOH|ITERATOR|Equal0~2_combout  = (\RICOH|ITERATOR|Equal0~1_combout  & (\RICOH|ITERATOR|hc [4] & (\RICOH|ITERATOR|Equal0~0_combout  & \RICOH|ITERATOR|hc [8])))

	.dataa(\RICOH|ITERATOR|Equal0~1_combout ),
	.datab(\RICOH|ITERATOR|hc [4]),
	.datac(\RICOH|ITERATOR|Equal0~0_combout ),
	.datad(\RICOH|ITERATOR|hc [8]),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Equal0~2 .lut_mask = 16'h8000;
defparam \RICOH|ITERATOR|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N25
dffeas \RICOH|ITERATOR|vc[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|ITERATOR|vc~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|ITERATOR|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vc[3] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~8 (
// Equation(s):
// \RICOH|ITERATOR|Add1~8_combout  = (\RICOH|ITERATOR|vc [4] & (\RICOH|ITERATOR|Add1~7  $ (GND))) # (!\RICOH|ITERATOR|vc [4] & (!\RICOH|ITERATOR|Add1~7  & VCC))
// \RICOH|ITERATOR|Add1~9  = CARRY((\RICOH|ITERATOR|vc [4] & !\RICOH|ITERATOR|Add1~7 ))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|vc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add1~7 ),
	.combout(\RICOH|ITERATOR|Add1~8_combout ),
	.cout(\RICOH|ITERATOR|Add1~9 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~8 .lut_mask = 16'hC30C;
defparam \RICOH|ITERATOR|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y34_N1
dffeas \RICOH|ITERATOR|vc[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|Add1~8_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|ITERATOR|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vc[4] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~10 (
// Equation(s):
// \RICOH|ITERATOR|Add1~10_combout  = (\RICOH|ITERATOR|vc [5] & (!\RICOH|ITERATOR|Add1~9 )) # (!\RICOH|ITERATOR|vc [5] & ((\RICOH|ITERATOR|Add1~9 ) # (GND)))
// \RICOH|ITERATOR|Add1~11  = CARRY((!\RICOH|ITERATOR|Add1~9 ) # (!\RICOH|ITERATOR|vc [5]))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|vc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add1~9 ),
	.combout(\RICOH|ITERATOR|Add1~10_combout ),
	.cout(\RICOH|ITERATOR|Add1~11 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~10 .lut_mask = 16'h3C3F;
defparam \RICOH|ITERATOR|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y34_N7
dffeas \RICOH|ITERATOR|vc[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|Add1~10_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|ITERATOR|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vc[5] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~12 (
// Equation(s):
// \RICOH|ITERATOR|Add1~12_combout  = (\RICOH|ITERATOR|vc [6] & (\RICOH|ITERATOR|Add1~11  $ (GND))) # (!\RICOH|ITERATOR|vc [6] & (!\RICOH|ITERATOR|Add1~11  & VCC))
// \RICOH|ITERATOR|Add1~13  = CARRY((\RICOH|ITERATOR|vc [6] & !\RICOH|ITERATOR|Add1~11 ))

	.dataa(\RICOH|ITERATOR|vc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add1~11 ),
	.combout(\RICOH|ITERATOR|Add1~12_combout ),
	.cout(\RICOH|ITERATOR|Add1~13 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~12 .lut_mask = 16'hA50A;
defparam \RICOH|ITERATOR|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y34_N3
dffeas \RICOH|ITERATOR|vc[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|Add1~12_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|ITERATOR|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vc[6] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~14 (
// Equation(s):
// \RICOH|ITERATOR|Add1~14_combout  = (\RICOH|ITERATOR|vc [7] & (!\RICOH|ITERATOR|Add1~13 )) # (!\RICOH|ITERATOR|vc [7] & ((\RICOH|ITERATOR|Add1~13 ) # (GND)))
// \RICOH|ITERATOR|Add1~15  = CARRY((!\RICOH|ITERATOR|Add1~13 ) # (!\RICOH|ITERATOR|vc [7]))

	.dataa(\RICOH|ITERATOR|vc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add1~13 ),
	.combout(\RICOH|ITERATOR|Add1~14_combout ),
	.cout(\RICOH|ITERATOR|Add1~15 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~14 .lut_mask = 16'h5A5F;
defparam \RICOH|ITERATOR|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y34_N31
dffeas \RICOH|ITERATOR|vc[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|Add1~14_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|ITERATOR|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vc[7] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~16 (
// Equation(s):
// \RICOH|ITERATOR|Add1~16_combout  = (\RICOH|ITERATOR|vc [8] & (\RICOH|ITERATOR|Add1~15  $ (GND))) # (!\RICOH|ITERATOR|vc [8] & (!\RICOH|ITERATOR|Add1~15  & VCC))
// \RICOH|ITERATOR|Add1~17  = CARRY((\RICOH|ITERATOR|vc [8] & !\RICOH|ITERATOR|Add1~15 ))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|vc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add1~15 ),
	.combout(\RICOH|ITERATOR|Add1~16_combout ),
	.cout(\RICOH|ITERATOR|Add1~17 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~16 .lut_mask = 16'hC30C;
defparam \RICOH|ITERATOR|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y34_N5
dffeas \RICOH|ITERATOR|vc[8] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|Add1~16_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|ITERATOR|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vc[8] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~18 (
// Equation(s):
// \RICOH|ITERATOR|Add1~18_combout  = (\RICOH|ITERATOR|vc [9] & (!\RICOH|ITERATOR|Add1~17 )) # (!\RICOH|ITERATOR|vc [9] & ((\RICOH|ITERATOR|Add1~17 ) # (GND)))
// \RICOH|ITERATOR|Add1~19  = CARRY((!\RICOH|ITERATOR|Add1~17 ) # (!\RICOH|ITERATOR|vc [9]))

	.dataa(\RICOH|ITERATOR|vc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add1~17 ),
	.combout(\RICOH|ITERATOR|Add1~18_combout ),
	.cout(\RICOH|ITERATOR|Add1~19 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~18 .lut_mask = 16'h5A5F;
defparam \RICOH|ITERATOR|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N20
fiftyfivenm_lcell_comb \RICOH|ITERATOR|vc~0 (
// Equation(s):
// \RICOH|ITERATOR|vc~0_combout  = (!\RICOH|ITERATOR|Equal1~2_combout  & \RICOH|ITERATOR|Add1~18_combout )

	.dataa(\RICOH|ITERATOR|Equal1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|ITERATOR|Add1~18_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|vc~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|vc~0 .lut_mask = 16'h5500;
defparam \RICOH|ITERATOR|vc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N21
dffeas \RICOH|ITERATOR|vc[9] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|ITERATOR|vc~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|ITERATOR|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vc[9] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N18
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Equal1~0 (
// Equation(s):
// \RICOH|ITERATOR|Equal1~0_combout  = (\RICOH|ITERATOR|vc [2] & (\RICOH|ITERATOR|vc [9] & (!\RICOH|ITERATOR|vc [8] & \RICOH|ITERATOR|vc [3])))

	.dataa(\RICOH|ITERATOR|vc [2]),
	.datab(\RICOH|ITERATOR|vc [9]),
	.datac(\RICOH|ITERATOR|vc [8]),
	.datad(\RICOH|ITERATOR|vc [3]),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Equal1~0 .lut_mask = 16'h0800;
defparam \RICOH|ITERATOR|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N2
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Equal1~1 (
// Equation(s):
// \RICOH|ITERATOR|Equal1~1_combout  = (!\RICOH|ITERATOR|vc [7] & (!\RICOH|ITERATOR|vc [5] & (!\RICOH|ITERATOR|vc [6] & !\RICOH|ITERATOR|vc [4])))

	.dataa(\RICOH|ITERATOR|vc [7]),
	.datab(\RICOH|ITERATOR|vc [5]),
	.datac(\RICOH|ITERATOR|vc [6]),
	.datad(\RICOH|ITERATOR|vc [4]),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Equal1~1 .lut_mask = 16'h0001;
defparam \RICOH|ITERATOR|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N8
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Equal1~2 (
// Equation(s):
// \RICOH|ITERATOR|Equal1~2_combout  = (!\RICOH|ITERATOR|vc [1] & (\RICOH|ITERATOR|Equal1~0_combout  & (!\RICOH|ITERATOR|vc [0] & \RICOH|ITERATOR|Equal1~1_combout )))

	.dataa(\RICOH|ITERATOR|vc [1]),
	.datab(\RICOH|ITERATOR|Equal1~0_combout ),
	.datac(\RICOH|ITERATOR|vc [0]),
	.datad(\RICOH|ITERATOR|Equal1~1_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Equal1~2 .lut_mask = 16'h0400;
defparam \RICOH|ITERATOR|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~0 (
// Equation(s):
// \RICOH|ITERATOR|Add1~0_combout  = \RICOH|ITERATOR|vc [0] $ (VCC)
// \RICOH|ITERATOR|Add1~1  = CARRY(\RICOH|ITERATOR|vc [0])

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|vc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Add1~0_combout ),
	.cout(\RICOH|ITERATOR|Add1~1 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~0 .lut_mask = 16'h33CC;
defparam \RICOH|ITERATOR|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
fiftyfivenm_lcell_comb \RICOH|ITERATOR|vc~1 (
// Equation(s):
// \RICOH|ITERATOR|vc~1_combout  = (!\RICOH|ITERATOR|Equal1~2_combout  & \RICOH|ITERATOR|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|ITERATOR|Equal1~2_combout ),
	.datad(\RICOH|ITERATOR|Add1~0_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|vc~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|vc~1 .lut_mask = 16'h0F00;
defparam \RICOH|ITERATOR|vc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N15
dffeas \RICOH|ITERATOR|vc[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|vc~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|ITERATOR|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vc[0] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~2 (
// Equation(s):
// \RICOH|ITERATOR|Add1~2_combout  = (\RICOH|ITERATOR|vc [1] & (!\RICOH|ITERATOR|Add1~1 )) # (!\RICOH|ITERATOR|vc [1] & ((\RICOH|ITERATOR|Add1~1 ) # (GND)))
// \RICOH|ITERATOR|Add1~3  = CARRY((!\RICOH|ITERATOR|Add1~1 ) # (!\RICOH|ITERATOR|vc [1]))

	.dataa(\RICOH|ITERATOR|vc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|ITERATOR|Add1~1 ),
	.combout(\RICOH|ITERATOR|Add1~2_combout ),
	.cout(\RICOH|ITERATOR|Add1~3 ));
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~2 .lut_mask = 16'h5A5F;
defparam \RICOH|ITERATOR|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y34_N29
dffeas \RICOH|ITERATOR|vc[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|ITERATOR|Add1~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|ITERATOR|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vc[1] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N10
fiftyfivenm_lcell_comb \RICOH|ITERATOR|vc~3 (
// Equation(s):
// \RICOH|ITERATOR|vc~3_combout  = (\RICOH|ITERATOR|Add1~4_combout  & !\RICOH|ITERATOR|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|ITERATOR|Add1~4_combout ),
	.datad(\RICOH|ITERATOR|Equal1~2_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|vc~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|vc~3 .lut_mask = 16'h00F0;
defparam \RICOH|ITERATOR|vc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N11
dffeas \RICOH|ITERATOR|vc[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|ITERATOR|vc~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|ITERATOR|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vc[2] .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N0
fiftyfivenm_lcell_comb \RICOH|LessThan1~0 (
// Equation(s):
// \RICOH|LessThan1~0_combout  = (((!\RICOH|ITERATOR|vc [1]) # (!\RICOH|ITERATOR|vc [4])) # (!\RICOH|ITERATOR|vc [3])) # (!\RICOH|ITERATOR|vc [2])

	.dataa(\RICOH|ITERATOR|vc [2]),
	.datab(\RICOH|ITERATOR|vc [3]),
	.datac(\RICOH|ITERATOR|vc [4]),
	.datad(\RICOH|ITERATOR|vc [1]),
	.cin(gnd),
	.combout(\RICOH|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \RICOH|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N16
fiftyfivenm_lcell_comb \RICOH|always5~1 (
// Equation(s):
// \RICOH|always5~1_combout  = (\RICOH|ITERATOR|vc [7] & (\RICOH|ITERATOR|vc [8] & \RICOH|ITERATOR|vc [6]))

	.dataa(\RICOH|ITERATOR|vc [7]),
	.datab(\RICOH|ITERATOR|vc [8]),
	.datac(gnd),
	.datad(\RICOH|ITERATOR|vc [6]),
	.cin(gnd),
	.combout(\RICOH|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|always5~1 .lut_mask = 16'h8800;
defparam \RICOH|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N14
fiftyfivenm_lcell_comb \RICOH|LessThan1~1 (
// Equation(s):
// \RICOH|LessThan1~1_combout  = ((!\RICOH|ITERATOR|vc [5] & ((\RICOH|LessThan1~0_combout ) # (!\RICOH|ITERATOR|vc [0])))) # (!\RICOH|always5~1_combout )

	.dataa(\RICOH|LessThan1~0_combout ),
	.datab(\RICOH|always5~1_combout ),
	.datac(\RICOH|ITERATOR|vc [0]),
	.datad(\RICOH|ITERATOR|vc [5]),
	.cin(gnd),
	.combout(\RICOH|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|LessThan1~1 .lut_mask = 16'h33BF;
defparam \RICOH|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
fiftyfivenm_lcell_comb \RICOH|Add1~0 (
// Equation(s):
// \RICOH|Add1~0_combout  = (\RICOH|ITERATOR|vc [0] & (\RICOH|ITERATOR|vc [1] $ (VCC))) # (!\RICOH|ITERATOR|vc [0] & (\RICOH|ITERATOR|vc [1] & VCC))
// \RICOH|Add1~1  = CARRY((\RICOH|ITERATOR|vc [0] & \RICOH|ITERATOR|vc [1]))

	.dataa(\RICOH|ITERATOR|vc [0]),
	.datab(\RICOH|ITERATOR|vc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RICOH|Add1~0_combout ),
	.cout(\RICOH|Add1~1 ));
// synopsys translate_off
defparam \RICOH|Add1~0 .lut_mask = 16'h6688;
defparam \RICOH|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
fiftyfivenm_lcell_comb \RICOH|Selector13~0 (
// Equation(s):
// \RICOH|Selector13~0_combout  = (\RICOH|LessThan1~1_combout  & (\RICOH|Add1~0_combout  & !\RICOH|ITERATOR|vc [9]))

	.dataa(\RICOH|LessThan1~1_combout ),
	.datab(gnd),
	.datac(\RICOH|Add1~0_combout ),
	.datad(\RICOH|ITERATOR|vc [9]),
	.cin(gnd),
	.combout(\RICOH|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector13~0 .lut_mask = 16'h00A0;
defparam \RICOH|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
fiftyfivenm_lcell_comb \RICOH|Decoder2~0 (
// Equation(s):
// \RICOH|Decoder2~0_combout  = (!\RICOH|ITERATOR|hc [3] & (!\RICOH|ITERATOR|hc [2] & !\RICOH|ITERATOR|hc [1]))

	.dataa(\RICOH|ITERATOR|hc [3]),
	.datab(gnd),
	.datac(\RICOH|ITERATOR|hc [2]),
	.datad(\RICOH|ITERATOR|hc [1]),
	.cin(gnd),
	.combout(\RICOH|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder2~0 .lut_mask = 16'h0005;
defparam \RICOH|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
fiftyfivenm_lcell_comb \RICOH|LessThan0~0 (
// Equation(s):
// \RICOH|LessThan0~0_combout  = (((!\RICOH|ITERATOR|hc [8]) # (!\RICOH|ITERATOR|hc [6])) # (!\RICOH|ITERATOR|hc [4])) # (!\RICOH|ITERATOR|hc [7])

	.dataa(\RICOH|ITERATOR|hc [7]),
	.datab(\RICOH|ITERATOR|hc [4]),
	.datac(\RICOH|ITERATOR|hc [6]),
	.datad(\RICOH|ITERATOR|hc [8]),
	.cin(gnd),
	.combout(\RICOH|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \RICOH|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
fiftyfivenm_lcell_comb \RICOH|LessThan0~1 (
// Equation(s):
// \RICOH|LessThan0~1_combout  = (!\RICOH|ITERATOR|hc [9] & ((\RICOH|LessThan0~0_combout ) # (!\RICOH|ITERATOR|hc [5])))

	.dataa(\RICOH|ITERATOR|hc [5]),
	.datab(gnd),
	.datac(\RICOH|ITERATOR|hc [9]),
	.datad(\RICOH|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\RICOH|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|LessThan0~1 .lut_mask = 16'h0F05;
defparam \RICOH|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
fiftyfivenm_lcell_comb \RICOH|Selector13~1 (
// Equation(s):
// \RICOH|Selector13~1_combout  = (!\RICOH|Decoder2~0_combout  & ((\RICOH|LessThan0~1_combout  & ((\RICOH|ITERATOR|vc [1]))) # (!\RICOH|LessThan0~1_combout  & (\RICOH|Selector13~0_combout ))))

	.dataa(\RICOH|Selector13~0_combout ),
	.datab(\RICOH|ITERATOR|vc [1]),
	.datac(\RICOH|Decoder2~0_combout ),
	.datad(\RICOH|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector13~1 .lut_mask = 16'h0C0A;
defparam \RICOH|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
fiftyfivenm_lcell_comb \RICOH|Add1~2 (
// Equation(s):
// \RICOH|Add1~2_combout  = (\RICOH|ITERATOR|vc [2] & (!\RICOH|Add1~1 )) # (!\RICOH|ITERATOR|vc [2] & ((\RICOH|Add1~1 ) # (GND)))
// \RICOH|Add1~3  = CARRY((!\RICOH|Add1~1 ) # (!\RICOH|ITERATOR|vc [2]))

	.dataa(\RICOH|ITERATOR|vc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add1~1 ),
	.combout(\RICOH|Add1~2_combout ),
	.cout(\RICOH|Add1~3 ));
// synopsys translate_off
defparam \RICOH|Add1~2 .lut_mask = 16'h5A5F;
defparam \RICOH|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
fiftyfivenm_lcell_comb \RICOH|Selector20~2 (
// Equation(s):
// \RICOH|Selector20~2_combout  = (!\RICOH|ITERATOR|vc [9] & (\RICOH|LessThan1~1_combout  & !\RICOH|LessThan0~1_combout ))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|vc [9]),
	.datac(\RICOH|LessThan1~1_combout ),
	.datad(\RICOH|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector20~2 .lut_mask = 16'h0030;
defparam \RICOH|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
fiftyfivenm_lcell_comb \RICOH|Selector12~2 (
// Equation(s):
// \RICOH|Selector12~2_combout  = (\RICOH|Add1~2_combout  & ((\RICOH|Selector20~2_combout ) # ((\RICOH|ITERATOR|vc [2] & \RICOH|LessThan0~1_combout )))) # (!\RICOH|Add1~2_combout  & (((\RICOH|ITERATOR|vc [2] & \RICOH|LessThan0~1_combout ))))

	.dataa(\RICOH|Add1~2_combout ),
	.datab(\RICOH|Selector20~2_combout ),
	.datac(\RICOH|ITERATOR|vc [2]),
	.datad(\RICOH|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector12~2 .lut_mask = 16'hF888;
defparam \RICOH|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
fiftyfivenm_lcell_comb \RICOH|Selector12~3 (
// Equation(s):
// \RICOH|Selector12~3_combout  = (\RICOH|Selector12~2_combout  & ((\RICOH|ITERATOR|hc [2]) # ((\RICOH|ITERATOR|hc [1]) # (\RICOH|ITERATOR|hc [3]))))

	.dataa(\RICOH|ITERATOR|hc [2]),
	.datab(\RICOH|ITERATOR|hc [1]),
	.datac(\RICOH|Selector12~2_combout ),
	.datad(\RICOH|ITERATOR|hc [3]),
	.cin(gnd),
	.combout(\RICOH|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector12~3 .lut_mask = 16'hF0E0;
defparam \RICOH|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
fiftyfivenm_lcell_comb \RICOH|Add1~4 (
// Equation(s):
// \RICOH|Add1~4_combout  = (\RICOH|ITERATOR|vc [3] & (\RICOH|Add1~3  $ (GND))) # (!\RICOH|ITERATOR|vc [3] & (!\RICOH|Add1~3  & VCC))
// \RICOH|Add1~5  = CARRY((\RICOH|ITERATOR|vc [3] & !\RICOH|Add1~3 ))

	.dataa(\RICOH|ITERATOR|vc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add1~3 ),
	.combout(\RICOH|Add1~4_combout ),
	.cout(\RICOH|Add1~5 ));
// synopsys translate_off
defparam \RICOH|Add1~4 .lut_mask = 16'hA50A;
defparam \RICOH|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
fiftyfivenm_lcell_comb \RICOH|Selector11~2 (
// Equation(s):
// \RICOH|Selector11~2_combout  = (\RICOH|ITERATOR|vc [3] & ((\RICOH|LessThan0~1_combout ) # ((\RICOH|Add1~4_combout  & \RICOH|Selector20~2_combout )))) # (!\RICOH|ITERATOR|vc [3] & (\RICOH|Add1~4_combout  & (\RICOH|Selector20~2_combout )))

	.dataa(\RICOH|ITERATOR|vc [3]),
	.datab(\RICOH|Add1~4_combout ),
	.datac(\RICOH|Selector20~2_combout ),
	.datad(\RICOH|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector11~2 .lut_mask = 16'hEAC0;
defparam \RICOH|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
fiftyfivenm_lcell_comb \RICOH|Selector11~3 (
// Equation(s):
// \RICOH|Selector11~3_combout  = (\RICOH|Selector11~2_combout  & ((\RICOH|ITERATOR|hc [3]) # ((\RICOH|ITERATOR|hc [1]) # (\RICOH|ITERATOR|hc [2]))))

	.dataa(\RICOH|ITERATOR|hc [3]),
	.datab(\RICOH|ITERATOR|hc [1]),
	.datac(\RICOH|ITERATOR|hc [2]),
	.datad(\RICOH|Selector11~2_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector11~3 .lut_mask = 16'hFE00;
defparam \RICOH|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N26
fiftyfivenm_lcell_comb \RICOH|Add0~26 (
// Equation(s):
// \RICOH|Add0~26_combout  = (\RICOH|VRAM_ADDR [13] & (!\RICOH|Add0~25 )) # (!\RICOH|VRAM_ADDR [13] & ((\RICOH|Add0~25 ) # (GND)))
// \RICOH|Add0~27  = CARRY((!\RICOH|Add0~25 ) # (!\RICOH|VRAM_ADDR [13]))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~25 ),
	.combout(\RICOH|Add0~26_combout ),
	.cout(\RICOH|Add0~27 ));
// synopsys translate_off
defparam \RICOH|Add0~26 .lut_mask = 16'h3C3F;
defparam \RICOH|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~7 (
// Equation(s):
// \RICOH|VRAM_ADDR~7_combout  = (!\RICOH|VRAM_ADDR[11]~6_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|VRAM_ADDR [5]))) # (!\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|Add0~26_combout ))))

	.dataa(\RICOH|gfxbus|Equal6~0_combout ),
	.datab(\RICOH|VRAM_ADDR[11]~6_combout ),
	.datac(\RICOH|Add0~26_combout ),
	.datad(\RICOH|VRAM_ADDR [5]),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~7 .lut_mask = 16'h3210;
defparam \RICOH|VRAM_ADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N31
dffeas \RICOH|VRAM_ADDR[13] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[13] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N28
fiftyfivenm_lcell_comb \RICOH|Add0~28 (
// Equation(s):
// \RICOH|Add0~28_combout  = (\RICOH|VRAM_ADDR [14] & (\RICOH|Add0~27  $ (GND))) # (!\RICOH|VRAM_ADDR [14] & (!\RICOH|Add0~27  & VCC))
// \RICOH|Add0~29  = CARRY((\RICOH|VRAM_ADDR [14] & !\RICOH|Add0~27 ))

	.dataa(\RICOH|VRAM_ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~27 ),
	.combout(\RICOH|Add0~28_combout ),
	.cout(\RICOH|Add0~29 ));
// synopsys translate_off
defparam \RICOH|Add0~28 .lut_mask = 16'hA50A;
defparam \RICOH|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~13 (
// Equation(s):
// \RICOH|VRAM_ADDR~13_combout  = (!\RICOH|VRAM_ADDR[11]~6_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|VRAM_ADDR [6]))) # (!\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|Add0~28_combout ))))

	.dataa(\RICOH|gfxbus|Equal6~0_combout ),
	.datab(\RICOH|Add0~28_combout ),
	.datac(\RICOH|VRAM_ADDR [6]),
	.datad(\RICOH|VRAM_ADDR[11]~6_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~13 .lut_mask = 16'h00E4;
defparam \RICOH|VRAM_ADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N17
dffeas \RICOH|VRAM_ADDR[14] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[14] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~2 (
// Equation(s):
// \BUS|BUS_OUT[5]~2_combout  = (!\RICOH|VRAM_ADDR [15] & !\RICOH|VRAM_ADDR [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|VRAM_ADDR [15]),
	.datad(\RICOH|VRAM_ADDR [14]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~2 .lut_mask = 16'h000F;
defparam \BUS|BUS_OUT[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
fiftyfivenm_lcell_comb \RICOH|gfxbus|NMTB_EN~0 (
// Equation(s):
// \RICOH|gfxbus|NMTB_EN~0_combout  = (\CPU|WRn_i~q  & (\RICOH|VRAM_ADDR [13] & (\RICOH|gfxbus|Equal7~0_combout  & \BUS|BUS_OUT[5]~2_combout )))

	.dataa(\CPU|WRn_i~q ),
	.datab(\RICOH|VRAM_ADDR [13]),
	.datac(\RICOH|gfxbus|Equal7~0_combout ),
	.datad(\BUS|BUS_OUT[5]~2_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|NMTB_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|NMTB_EN~0 .lut_mask = 16'h8000;
defparam \RICOH|gfxbus|NMTB_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
fiftyfivenm_lcell_comb \RICOH|gfxbus|NMTA_EN~0 (
// Equation(s):
// \RICOH|gfxbus|NMTA_EN~0_combout  = (\RICOH|gfxbus|NMTB_EN~0_combout  & !\RICOH|VRAM_ADDR [11])

	.dataa(gnd),
	.datab(\RICOH|gfxbus|NMTB_EN~0_combout ),
	.datac(gnd),
	.datad(\RICOH|VRAM_ADDR [11]),
	.cin(gnd),
	.combout(\RICOH|gfxbus|NMTA_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|NMTA_EN~0 .lut_mask = 16'h00CC;
defparam \RICOH|gfxbus|NMTA_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
fiftyfivenm_lcell_comb \RICOH|Add2~0 (
// Equation(s):
// \RICOH|Add2~0_combout  = \RICOH|ITERATOR|hc [4] $ (VCC)
// \RICOH|Add2~1  = CARRY(\RICOH|ITERATOR|hc [4])

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|hc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RICOH|Add2~0_combout ),
	.cout(\RICOH|Add2~1 ));
// synopsys translate_off
defparam \RICOH|Add2~0 .lut_mask = 16'h33CC;
defparam \RICOH|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
fiftyfivenm_lcell_comb \RICOH|Add2~2 (
// Equation(s):
// \RICOH|Add2~2_combout  = (\RICOH|LessThan0~1_combout  & (\RICOH|Decoder2~0_combout  & \RICOH|Add2~0_combout ))

	.dataa(\RICOH|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\RICOH|Decoder2~0_combout ),
	.datad(\RICOH|Add2~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Add2~2 .lut_mask = 16'hA000;
defparam \RICOH|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
fiftyfivenm_lcell_comb \RICOH|Add2~3 (
// Equation(s):
// \RICOH|Add2~3_combout  = (\RICOH|ITERATOR|hc [5] & (!\RICOH|Add2~1 )) # (!\RICOH|ITERATOR|hc [5] & ((\RICOH|Add2~1 ) # (GND)))
// \RICOH|Add2~4  = CARRY((!\RICOH|Add2~1 ) # (!\RICOH|ITERATOR|hc [5]))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|hc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add2~1 ),
	.combout(\RICOH|Add2~3_combout ),
	.cout(\RICOH|Add2~4 ));
// synopsys translate_off
defparam \RICOH|Add2~3 .lut_mask = 16'h3C3F;
defparam \RICOH|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
fiftyfivenm_lcell_comb \RICOH|Add2~5 (
// Equation(s):
// \RICOH|Add2~5_combout  = (\RICOH|Decoder2~0_combout  & (\RICOH|Add2~3_combout  & \RICOH|LessThan0~1_combout ))

	.dataa(gnd),
	.datab(\RICOH|Decoder2~0_combout ),
	.datac(\RICOH|Add2~3_combout ),
	.datad(\RICOH|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\RICOH|Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Add2~5 .lut_mask = 16'hC000;
defparam \RICOH|Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
fiftyfivenm_lcell_comb \RICOH|Add2~6 (
// Equation(s):
// \RICOH|Add2~6_combout  = (\RICOH|ITERATOR|hc [6] & (\RICOH|Add2~4  $ (GND))) # (!\RICOH|ITERATOR|hc [6] & (!\RICOH|Add2~4  & VCC))
// \RICOH|Add2~7  = CARRY((\RICOH|ITERATOR|hc [6] & !\RICOH|Add2~4 ))

	.dataa(\RICOH|ITERATOR|hc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add2~4 ),
	.combout(\RICOH|Add2~6_combout ),
	.cout(\RICOH|Add2~7 ));
// synopsys translate_off
defparam \RICOH|Add2~6 .lut_mask = 16'hA50A;
defparam \RICOH|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
fiftyfivenm_lcell_comb \RICOH|Add2~8 (
// Equation(s):
// \RICOH|Add2~8_combout  = (\RICOH|LessThan0~1_combout  & (\RICOH|Decoder2~0_combout  & \RICOH|Add2~6_combout ))

	.dataa(\RICOH|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\RICOH|Decoder2~0_combout ),
	.datad(\RICOH|Add2~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Add2~8 .lut_mask = 16'hA000;
defparam \RICOH|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
fiftyfivenm_lcell_comb \RICOH|Add2~9 (
// Equation(s):
// \RICOH|Add2~9_combout  = (\RICOH|ITERATOR|hc [7] & (!\RICOH|Add2~7 )) # (!\RICOH|ITERATOR|hc [7] & ((\RICOH|Add2~7 ) # (GND)))
// \RICOH|Add2~10  = CARRY((!\RICOH|Add2~7 ) # (!\RICOH|ITERATOR|hc [7]))

	.dataa(\RICOH|ITERATOR|hc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add2~7 ),
	.combout(\RICOH|Add2~9_combout ),
	.cout(\RICOH|Add2~10 ));
// synopsys translate_off
defparam \RICOH|Add2~9 .lut_mask = 16'h5A5F;
defparam \RICOH|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
fiftyfivenm_lcell_comb \RICOH|Add2~11 (
// Equation(s):
// \RICOH|Add2~11_combout  = (\RICOH|Decoder2~0_combout  & (\RICOH|Add2~9_combout  & \RICOH|LessThan0~1_combout ))

	.dataa(gnd),
	.datab(\RICOH|Decoder2~0_combout ),
	.datac(\RICOH|Add2~9_combout ),
	.datad(\RICOH|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\RICOH|Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Add2~11 .lut_mask = 16'hC000;
defparam \RICOH|Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
fiftyfivenm_lcell_comb \RICOH|Add2~12 (
// Equation(s):
// \RICOH|Add2~12_combout  = \RICOH|Add2~10  $ (!\RICOH|ITERATOR|hc [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|ITERATOR|hc [8]),
	.cin(\RICOH|Add2~10 ),
	.combout(\RICOH|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Add2~12 .lut_mask = 16'hF00F;
defparam \RICOH|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
fiftyfivenm_lcell_comb \RICOH|Add2~14 (
// Equation(s):
// \RICOH|Add2~14_combout  = (\RICOH|LessThan0~1_combout  & (\RICOH|Decoder2~0_combout  & \RICOH|Add2~12_combout ))

	.dataa(\RICOH|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\RICOH|Decoder2~0_combout ),
	.datad(\RICOH|Add2~12_combout ),
	.cin(gnd),
	.combout(\RICOH|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Add2~14 .lut_mask = 16'hA000;
defparam \RICOH|Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
fiftyfivenm_lcell_comb \RICOH|Add1~6 (
// Equation(s):
// \RICOH|Add1~6_combout  = (\RICOH|ITERATOR|vc [4] & (!\RICOH|Add1~5 )) # (!\RICOH|ITERATOR|vc [4] & ((\RICOH|Add1~5 ) # (GND)))
// \RICOH|Add1~7  = CARRY((!\RICOH|Add1~5 ) # (!\RICOH|ITERATOR|vc [4]))

	.dataa(\RICOH|ITERATOR|vc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add1~5 ),
	.combout(\RICOH|Add1~6_combout ),
	.cout(\RICOH|Add1~7 ));
// synopsys translate_off
defparam \RICOH|Add1~6 .lut_mask = 16'h5A5F;
defparam \RICOH|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
fiftyfivenm_lcell_comb \RICOH|Selector20~0 (
// Equation(s):
// \RICOH|Selector20~0_combout  = (!\RICOH|LessThan0~1_combout  & (!\RICOH|ITERATOR|vc [9] & (\RICOH|LessThan1~1_combout  & \RICOH|Add1~6_combout )))

	.dataa(\RICOH|LessThan0~1_combout ),
	.datab(\RICOH|ITERATOR|vc [9]),
	.datac(\RICOH|LessThan1~1_combout ),
	.datad(\RICOH|Add1~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector20~0 .lut_mask = 16'h1000;
defparam \RICOH|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
fiftyfivenm_lcell_comb \RICOH|Selector20~1 (
// Equation(s):
// \RICOH|Selector20~1_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|Selector20~0_combout ) # ((\RICOH|LessThan0~1_combout  & \RICOH|ITERATOR|vc [4]))))

	.dataa(\RICOH|LessThan0~1_combout ),
	.datab(\RICOH|ITERATOR|vc [4]),
	.datac(\RICOH|Decoder2~0_combout ),
	.datad(\RICOH|Selector20~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector20~1 .lut_mask = 16'hF080;
defparam \RICOH|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
fiftyfivenm_lcell_comb \RICOH|Selector19~0 (
// Equation(s):
// \RICOH|Selector19~0_combout  = (\RICOH|ITERATOR|vc [5] & (!\RICOH|ITERATOR|hc [9] & ((\RICOH|LessThan0~0_combout ) # (!\RICOH|ITERATOR|hc [5]))))

	.dataa(\RICOH|ITERATOR|vc [5]),
	.datab(\RICOH|ITERATOR|hc [5]),
	.datac(\RICOH|ITERATOR|hc [9]),
	.datad(\RICOH|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector19~0 .lut_mask = 16'h0A02;
defparam \RICOH|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
fiftyfivenm_lcell_comb \RICOH|Add1~8 (
// Equation(s):
// \RICOH|Add1~8_combout  = (\RICOH|ITERATOR|vc [5] & (\RICOH|Add1~7  $ (GND))) # (!\RICOH|ITERATOR|vc [5] & (!\RICOH|Add1~7  & VCC))
// \RICOH|Add1~9  = CARRY((\RICOH|ITERATOR|vc [5] & !\RICOH|Add1~7 ))

	.dataa(\RICOH|ITERATOR|vc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add1~7 ),
	.combout(\RICOH|Add1~8_combout ),
	.cout(\RICOH|Add1~9 ));
// synopsys translate_off
defparam \RICOH|Add1~8 .lut_mask = 16'hA50A;
defparam \RICOH|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
fiftyfivenm_lcell_comb \RICOH|Selector19~1 (
// Equation(s):
// \RICOH|Selector19~1_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|Selector19~0_combout ) # ((\RICOH|Selector20~2_combout  & \RICOH|Add1~8_combout ))))

	.dataa(\RICOH|Decoder2~0_combout ),
	.datab(\RICOH|Selector20~2_combout ),
	.datac(\RICOH|Selector19~0_combout ),
	.datad(\RICOH|Add1~8_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector19~1 .lut_mask = 16'hA8A0;
defparam \RICOH|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
fiftyfivenm_lcell_comb \RICOH|Add1~10 (
// Equation(s):
// \RICOH|Add1~10_combout  = (\RICOH|ITERATOR|vc [6] & (!\RICOH|Add1~9 )) # (!\RICOH|ITERATOR|vc [6] & ((\RICOH|Add1~9 ) # (GND)))
// \RICOH|Add1~11  = CARRY((!\RICOH|Add1~9 ) # (!\RICOH|ITERATOR|vc [6]))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|vc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add1~9 ),
	.combout(\RICOH|Add1~10_combout ),
	.cout(\RICOH|Add1~11 ));
// synopsys translate_off
defparam \RICOH|Add1~10 .lut_mask = 16'h3C3F;
defparam \RICOH|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
fiftyfivenm_lcell_comb \RICOH|Selector18~0 (
// Equation(s):
// \RICOH|Selector18~0_combout  = (\RICOH|ITERATOR|vc [6] & (!\RICOH|ITERATOR|hc [9] & ((\RICOH|LessThan0~0_combout ) # (!\RICOH|ITERATOR|hc [5]))))

	.dataa(\RICOH|ITERATOR|hc [5]),
	.datab(\RICOH|ITERATOR|vc [6]),
	.datac(\RICOH|ITERATOR|hc [9]),
	.datad(\RICOH|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector18~0 .lut_mask = 16'h0C04;
defparam \RICOH|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
fiftyfivenm_lcell_comb \RICOH|Selector18~1 (
// Equation(s):
// \RICOH|Selector18~1_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|Selector18~0_combout ) # ((\RICOH|Selector20~2_combout  & \RICOH|Add1~10_combout ))))

	.dataa(\RICOH|Decoder2~0_combout ),
	.datab(\RICOH|Selector20~2_combout ),
	.datac(\RICOH|Add1~10_combout ),
	.datad(\RICOH|Selector18~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector18~1 .lut_mask = 16'hAA80;
defparam \RICOH|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
fiftyfivenm_lcell_comb \RICOH|Add1~12 (
// Equation(s):
// \RICOH|Add1~12_combout  = (\RICOH|ITERATOR|vc [7] & (\RICOH|Add1~11  $ (GND))) # (!\RICOH|ITERATOR|vc [7] & (!\RICOH|Add1~11  & VCC))
// \RICOH|Add1~13  = CARRY((\RICOH|ITERATOR|vc [7] & !\RICOH|Add1~11 ))

	.dataa(\RICOH|ITERATOR|vc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add1~11 ),
	.combout(\RICOH|Add1~12_combout ),
	.cout(\RICOH|Add1~13 ));
// synopsys translate_off
defparam \RICOH|Add1~12 .lut_mask = 16'hA50A;
defparam \RICOH|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
fiftyfivenm_lcell_comb \RICOH|Selector17~0 (
// Equation(s):
// \RICOH|Selector17~0_combout  = (!\RICOH|LessThan0~1_combout  & (!\RICOH|ITERATOR|vc [9] & (\RICOH|LessThan1~1_combout  & \RICOH|Add1~12_combout )))

	.dataa(\RICOH|LessThan0~1_combout ),
	.datab(\RICOH|ITERATOR|vc [9]),
	.datac(\RICOH|LessThan1~1_combout ),
	.datad(\RICOH|Add1~12_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector17~0 .lut_mask = 16'h1000;
defparam \RICOH|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
fiftyfivenm_lcell_comb \RICOH|Selector17~1 (
// Equation(s):
// \RICOH|Selector17~1_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|Selector17~0_combout ) # ((\RICOH|ITERATOR|vc [7] & \RICOH|LessThan0~1_combout ))))

	.dataa(\RICOH|ITERATOR|vc [7]),
	.datab(\RICOH|Selector17~0_combout ),
	.datac(\RICOH|Decoder2~0_combout ),
	.datad(\RICOH|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector17~1 .lut_mask = 16'hE0C0;
defparam \RICOH|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
fiftyfivenm_lcell_comb \RICOH|Add1~14 (
// Equation(s):
// \RICOH|Add1~14_combout  = \RICOH|ITERATOR|vc [8] $ (\RICOH|Add1~13 )

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|vc [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\RICOH|Add1~13 ),
	.combout(\RICOH|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Add1~14 .lut_mask = 16'h3C3C;
defparam \RICOH|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
fiftyfivenm_lcell_comb \RICOH|Selector16~2 (
// Equation(s):
// \RICOH|Selector16~2_combout  = (\RICOH|Add1~14_combout  & ((\RICOH|Selector20~2_combout ) # ((\RICOH|ITERATOR|vc [8] & \RICOH|LessThan0~1_combout )))) # (!\RICOH|Add1~14_combout  & (((\RICOH|ITERATOR|vc [8] & \RICOH|LessThan0~1_combout ))))

	.dataa(\RICOH|Add1~14_combout ),
	.datab(\RICOH|Selector20~2_combout ),
	.datac(\RICOH|ITERATOR|vc [8]),
	.datad(\RICOH|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector16~2 .lut_mask = 16'hF888;
defparam \RICOH|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
fiftyfivenm_lcell_comb \RICOH|Selector16~3 (
// Equation(s):
// \RICOH|Selector16~3_combout  = (!\RICOH|ITERATOR|hc [2] & (!\RICOH|ITERATOR|hc [1] & (!\RICOH|ITERATOR|hc [3] & \RICOH|Selector16~2_combout )))

	.dataa(\RICOH|ITERATOR|hc [2]),
	.datab(\RICOH|ITERATOR|hc [1]),
	.datac(\RICOH|ITERATOR|hc [3]),
	.datad(\RICOH|Selector16~2_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector16~3 .lut_mask = 16'h0100;
defparam \RICOH|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\RICOH|gfxbus|NMTA_EN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\CPU|DL[7]~7_combout ,\CPU|DL[6]~6_combout ,\CPU|DL[5]~5_combout ,\CPU|DL[4]~4_combout ,\CPU|DL[3]~3_combout ,\CPU|DL[2]~2_combout ,\CPU|DL[1]~1_combout ,\CPU|DL[0]~0_combout }),
	.portaaddr({\RICOH|VRAM_ADDR [9],\RICOH|VRAM_ADDR [8],\RICOH|VRAM_ADDR [7],\RICOH|VRAM_ADDR [6],\RICOH|VRAM_ADDR [5],\RICOH|VRAM_ADDR [4],\RICOH|VRAM_ADDR [3],\RICOH|VRAM_ADDR [2],\RICOH|VRAM_ADDR [1],\RICOH|VRAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\RICOH|Selector16~3_combout ,\RICOH|Selector17~1_combout ,\RICOH|Selector18~1_combout ,\RICOH|Selector19~1_combout ,\RICOH|Selector20~1_combout ,\RICOH|Add2~14_combout ,\RICOH|Add2~11_combout ,\RICOH|Add2~8_combout ,\RICOH|Add2~5_combout ,\RICOH|Add2~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ppu:RICOH|nametable:nmt_a|altsyncram:altsyncram_component|altsyncram_h9d2:auto_generated|ALTSYNCRAM";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \RICOH|nmt_a|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
fiftyfivenm_lcell_comb \RICOH|OAM_ADDR~0 (
// Equation(s):
// \RICOH|OAM_ADDR~0_combout  = (\KEY[0]~input_o  & \CPU|DL[0]~0_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|OAM_ADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|OAM_ADDR~0 .lut_mask = 16'hA0A0;
defparam \RICOH|OAM_ADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N22
fiftyfivenm_lcell_comb \RICOH|control[0]~feeder (
// Equation(s):
// \RICOH|control[0]~feeder_combout  = \RICOH|OAM_ADDR~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|OAM_ADDR~0_combout ),
	.cin(gnd),
	.combout(\RICOH|control[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|control[0]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|control[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N23
dffeas \RICOH|control[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|control[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|control [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|control[0] .is_wysiwyg = "true";
defparam \RICOH|control[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
fiftyfivenm_lcell_comb \RICOH|gfxbus|LessThan1~0 (
// Equation(s):
// \RICOH|gfxbus|LessThan1~0_combout  = (\RICOH|VRAM_ADDR [10] & (\RICOH|VRAM_ADDR [11] & (\RICOH|VRAM_ADDR [9] & \RICOH|VRAM_ADDR [8])))

	.dataa(\RICOH|VRAM_ADDR [10]),
	.datab(\RICOH|VRAM_ADDR [11]),
	.datac(\RICOH|VRAM_ADDR [9]),
	.datad(\RICOH|VRAM_ADDR [8]),
	.cin(gnd),
	.combout(\RICOH|gfxbus|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|LessThan1~0 .lut_mask = 16'h8000;
defparam \RICOH|gfxbus|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
fiftyfivenm_lcell_comb \RICOH|gfxbus|NMTB_EN~1 (
// Equation(s):
// \RICOH|gfxbus|NMTB_EN~1_combout  = (\RICOH|gfxbus|NMTB_EN~0_combout  & (\RICOH|VRAM_ADDR [11] & ((!\RICOH|gfxbus|LessThan1~0_combout ) # (!\RICOH|VRAM_ADDR [12]))))

	.dataa(\RICOH|VRAM_ADDR [12]),
	.datab(\RICOH|gfxbus|LessThan1~0_combout ),
	.datac(\RICOH|gfxbus|NMTB_EN~0_combout ),
	.datad(\RICOH|VRAM_ADDR [11]),
	.cin(gnd),
	.combout(\RICOH|gfxbus|NMTB_EN~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|NMTB_EN~1 .lut_mask = 16'h7000;
defparam \RICOH|gfxbus|NMTB_EN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\RICOH|gfxbus|NMTB_EN~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\CPU|DL[7]~7_combout ,\CPU|DL[6]~6_combout ,\CPU|DL[5]~5_combout ,\CPU|DL[4]~4_combout ,\CPU|DL[3]~3_combout ,\CPU|DL[2]~2_combout ,\CPU|DL[1]~1_combout ,\CPU|DL[0]~0_combout }),
	.portaaddr({\RICOH|VRAM_ADDR [9],\RICOH|VRAM_ADDR [8],\RICOH|VRAM_ADDR [7],\RICOH|VRAM_ADDR [6],\RICOH|VRAM_ADDR [5],\RICOH|VRAM_ADDR [4],\RICOH|VRAM_ADDR [3],\RICOH|VRAM_ADDR [2],\RICOH|VRAM_ADDR [1],\RICOH|VRAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\RICOH|Selector16~3_combout ,\RICOH|Selector17~1_combout ,\RICOH|Selector18~1_combout ,\RICOH|Selector19~1_combout ,\RICOH|Selector20~1_combout ,\RICOH|Add2~14_combout ,\RICOH|Add2~11_combout ,\RICOH|Add2~8_combout ,\RICOH|Add2~5_combout ,\RICOH|Add2~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ppu:RICOH|nametable:nmt_b|altsyncram:altsyncram_component|altsyncram_h9d2:auto_generated|ALTSYNCRAM";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \RICOH|nmt_b|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
fiftyfivenm_lcell_comb \RICOH|mask~3 (
// Equation(s):
// \RICOH|mask~3_combout  = (\KEY[0]~input_o  & \CPU|DL[1]~1_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|mask~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|mask~3 .lut_mask = 16'hA0A0;
defparam \RICOH|mask~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N1
dffeas \RICOH|control[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|mask~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|control[1] .is_wysiwyg = "true";
defparam \RICOH|control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
fiftyfivenm_lcell_comb \RICOH|Selector33~0 (
// Equation(s):
// \RICOH|Selector33~0_combout  = (\RICOH|control [1] & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [0])) # (!\RICOH|control [1] & ((\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [0])))

	.dataa(gnd),
	.datab(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [0]),
	.datac(\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [0]),
	.datad(\RICOH|control [1]),
	.cin(gnd),
	.combout(\RICOH|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector33~0 .lut_mask = 16'hCCF0;
defparam \RICOH|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
fiftyfivenm_lcell_comb \RICOH|Selector33~1 (
// Equation(s):
// \RICOH|Selector33~1_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|control [0] & ((\RICOH|Selector33~0_combout ))) # (!\RICOH|control [0] & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\RICOH|Decoder2~0_combout ),
	.datab(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [0]),
	.datac(\RICOH|control [0]),
	.datad(\RICOH|Selector33~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector33~1 .lut_mask = 16'hA808;
defparam \RICOH|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
fiftyfivenm_lcell_comb \RICOH|nt[1]~0 (
// Equation(s):
// \RICOH|nt[1]~0_combout  = ((!\RICOH|ITERATOR|hc [3] & (!\RICOH|ITERATOR|hc [1] & !\RICOH|ITERATOR|hc [2]))) # (!\KEY[0]~input_o )

	.dataa(\RICOH|ITERATOR|hc [3]),
	.datab(\RICOH|ITERATOR|hc [1]),
	.datac(\RICOH|ITERATOR|hc [2]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\RICOH|nt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|nt[1]~0 .lut_mask = 16'h01FF;
defparam \RICOH|nt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N21
dffeas \RICOH|nt[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|Selector33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\RICOH|nt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|nt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|nt[7] .is_wysiwyg = "true";
defparam \RICOH|nt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
fiftyfivenm_lcell_comb \RICOH|Selector9~2 (
// Equation(s):
// \RICOH|Selector9~2_combout  = (\RICOH|nt [7] & ((\RICOH|ITERATOR|hc [2]) # ((\RICOH|ITERATOR|hc [1]) # (\RICOH|ITERATOR|hc [3]))))

	.dataa(\RICOH|ITERATOR|hc [2]),
	.datab(\RICOH|nt [7]),
	.datac(\RICOH|ITERATOR|hc [1]),
	.datad(\RICOH|ITERATOR|hc [3]),
	.cin(gnd),
	.combout(\RICOH|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector9~2 .lut_mask = 16'hCCC8;
defparam \RICOH|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
fiftyfivenm_lcell_comb \RICOH|always3~0 (
// Equation(s):
// \RICOH|always3~0_combout  = (\RICOH|control [1]) # (!\RICOH|control [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|control [1]),
	.datad(\RICOH|control [0]),
	.cin(gnd),
	.combout(\RICOH|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|always3~0 .lut_mask = 16'hF0FF;
defparam \RICOH|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
fiftyfivenm_lcell_comb \RICOH|Selector32~0 (
// Equation(s):
// \RICOH|Selector32~0_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|always3~0_combout  & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [1])) # (!\RICOH|always3~0_combout  & ((\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [1])))))

	.dataa(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [1]),
	.datab(\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [1]),
	.datac(\RICOH|Decoder2~0_combout ),
	.datad(\RICOH|always3~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector32~0 .lut_mask = 16'hA0C0;
defparam \RICOH|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N21
dffeas \RICOH|nt[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\RICOH|nt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|nt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|nt[6] .is_wysiwyg = "true";
defparam \RICOH|nt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
fiftyfivenm_lcell_comb \RICOH|Selector8~2 (
// Equation(s):
// \RICOH|Selector8~2_combout  = (\RICOH|nt [6] & ((\RICOH|ITERATOR|hc [2]) # ((\RICOH|ITERATOR|hc [1]) # (\RICOH|ITERATOR|hc [3]))))

	.dataa(\RICOH|ITERATOR|hc [2]),
	.datab(\RICOH|ITERATOR|hc [1]),
	.datac(\RICOH|ITERATOR|hc [3]),
	.datad(\RICOH|nt [6]),
	.cin(gnd),
	.combout(\RICOH|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector8~2 .lut_mask = 16'hFE00;
defparam \RICOH|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
fiftyfivenm_lcell_comb \RICOH|Selector31~0 (
// Equation(s):
// \RICOH|Selector31~0_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|always3~0_combout  & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [2])) # (!\RICOH|always3~0_combout  & ((\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [2])))))

	.dataa(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [2]),
	.datab(\RICOH|Decoder2~0_combout ),
	.datac(\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [2]),
	.datad(\RICOH|always3~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector31~0 .lut_mask = 16'h88C0;
defparam \RICOH|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N31
dffeas \RICOH|nt[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\RICOH|nt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|nt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|nt[5] .is_wysiwyg = "true";
defparam \RICOH|nt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
fiftyfivenm_lcell_comb \RICOH|Selector7~2 (
// Equation(s):
// \RICOH|Selector7~2_combout  = (\RICOH|nt [5] & ((\RICOH|ITERATOR|hc [3]) # ((\RICOH|ITERATOR|hc [1]) # (\RICOH|ITERATOR|hc [2]))))

	.dataa(\RICOH|nt [5]),
	.datab(\RICOH|ITERATOR|hc [3]),
	.datac(\RICOH|ITERATOR|hc [1]),
	.datad(\RICOH|ITERATOR|hc [2]),
	.cin(gnd),
	.combout(\RICOH|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector7~2 .lut_mask = 16'hAAA8;
defparam \RICOH|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
fiftyfivenm_lcell_comb \RICOH|Selector30~0 (
// Equation(s):
// \RICOH|Selector30~0_combout  = (\RICOH|control [1] & ((\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [3]))) # (!\RICOH|control [1] & (\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [3]))

	.dataa(\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [3]),
	.datab(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [3]),
	.datac(\RICOH|control [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector30~0 .lut_mask = 16'hCACA;
defparam \RICOH|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
fiftyfivenm_lcell_comb \RICOH|Selector30~1 (
// Equation(s):
// \RICOH|Selector30~1_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|control [0] & ((\RICOH|Selector30~0_combout ))) # (!\RICOH|control [0] & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\RICOH|control [0]),
	.datab(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [3]),
	.datac(\RICOH|Decoder2~0_combout ),
	.datad(\RICOH|Selector30~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector30~1 .lut_mask = 16'hE040;
defparam \RICOH|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N17
dffeas \RICOH|nt[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\RICOH|nt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|nt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|nt[4] .is_wysiwyg = "true";
defparam \RICOH|nt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
fiftyfivenm_lcell_comb \RICOH|Selector6~2 (
// Equation(s):
// \RICOH|Selector6~2_combout  = (\RICOH|nt [4] & ((\RICOH|ITERATOR|hc [1]) # ((\RICOH|ITERATOR|hc [2]) # (\RICOH|ITERATOR|hc [3]))))

	.dataa(\RICOH|nt [4]),
	.datab(\RICOH|ITERATOR|hc [1]),
	.datac(\RICOH|ITERATOR|hc [2]),
	.datad(\RICOH|ITERATOR|hc [3]),
	.cin(gnd),
	.combout(\RICOH|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector6~2 .lut_mask = 16'hAAA8;
defparam \RICOH|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
fiftyfivenm_lcell_comb \RICOH|Selector29~0 (
// Equation(s):
// \RICOH|Selector29~0_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|always3~0_combout  & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [4])) # (!\RICOH|always3~0_combout  & ((\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [4])))))

	.dataa(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [4]),
	.datab(\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [4]),
	.datac(\RICOH|Decoder2~0_combout ),
	.datad(\RICOH|always3~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector29~0 .lut_mask = 16'hA0C0;
defparam \RICOH|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N27
dffeas \RICOH|nt[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\RICOH|nt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|nt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|nt[3] .is_wysiwyg = "true";
defparam \RICOH|nt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
fiftyfivenm_lcell_comb \RICOH|Selector5~2 (
// Equation(s):
// \RICOH|Selector5~2_combout  = (\RICOH|nt [3] & ((\RICOH|ITERATOR|hc [3]) # ((\RICOH|ITERATOR|hc [1]) # (\RICOH|ITERATOR|hc [2]))))

	.dataa(\RICOH|nt [3]),
	.datab(\RICOH|ITERATOR|hc [3]),
	.datac(\RICOH|ITERATOR|hc [1]),
	.datad(\RICOH|ITERATOR|hc [2]),
	.cin(gnd),
	.combout(\RICOH|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector5~2 .lut_mask = 16'hAAA8;
defparam \RICOH|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
fiftyfivenm_lcell_comb \RICOH|Selector28~0 (
// Equation(s):
// \RICOH|Selector28~0_combout  = (\RICOH|control [1] & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [5])) # (!\RICOH|control [1] & ((\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [5])))

	.dataa(gnd),
	.datab(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [5]),
	.datac(\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [5]),
	.datad(\RICOH|control [1]),
	.cin(gnd),
	.combout(\RICOH|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector28~0 .lut_mask = 16'hCCF0;
defparam \RICOH|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
fiftyfivenm_lcell_comb \RICOH|Selector28~1 (
// Equation(s):
// \RICOH|Selector28~1_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|control [0] & ((\RICOH|Selector28~0_combout ))) # (!\RICOH|control [0] & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\RICOH|Decoder2~0_combout ),
	.datab(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [5]),
	.datac(\RICOH|control [0]),
	.datad(\RICOH|Selector28~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector28~1 .lut_mask = 16'hA808;
defparam \RICOH|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N19
dffeas \RICOH|nt[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|Selector28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\RICOH|nt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|nt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|nt[2] .is_wysiwyg = "true";
defparam \RICOH|nt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
fiftyfivenm_lcell_comb \RICOH|Selector4~2 (
// Equation(s):
// \RICOH|Selector4~2_combout  = (\RICOH|nt [2] & ((\RICOH|ITERATOR|hc [2]) # ((\RICOH|ITERATOR|hc [1]) # (\RICOH|ITERATOR|hc [3]))))

	.dataa(\RICOH|ITERATOR|hc [2]),
	.datab(\RICOH|nt [2]),
	.datac(\RICOH|ITERATOR|hc [1]),
	.datad(\RICOH|ITERATOR|hc [3]),
	.cin(gnd),
	.combout(\RICOH|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector4~2 .lut_mask = 16'hCCC8;
defparam \RICOH|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
fiftyfivenm_lcell_comb \RICOH|Selector27~0 (
// Equation(s):
// \RICOH|Selector27~0_combout  = (\RICOH|control [1] & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [6])) # (!\RICOH|control [1] & ((\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [6])))

	.dataa(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [6]),
	.datab(\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(\RICOH|control [1]),
	.cin(gnd),
	.combout(\RICOH|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector27~0 .lut_mask = 16'hAACC;
defparam \RICOH|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
fiftyfivenm_lcell_comb \RICOH|Selector27~1 (
// Equation(s):
// \RICOH|Selector27~1_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|control [0] & ((\RICOH|Selector27~0_combout ))) # (!\RICOH|control [0] & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [6]),
	.datab(\RICOH|control [0]),
	.datac(\RICOH|Decoder2~0_combout ),
	.datad(\RICOH|Selector27~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector27~1 .lut_mask = 16'hE020;
defparam \RICOH|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \RICOH|nt[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\RICOH|nt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|nt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|nt[1] .is_wysiwyg = "true";
defparam \RICOH|nt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
fiftyfivenm_lcell_comb \RICOH|Selector3~2 (
// Equation(s):
// \RICOH|Selector3~2_combout  = (\RICOH|nt [1] & ((\RICOH|ITERATOR|hc [3]) # ((\RICOH|ITERATOR|hc [1]) # (\RICOH|ITERATOR|hc [2]))))

	.dataa(\RICOH|nt [1]),
	.datab(\RICOH|ITERATOR|hc [3]),
	.datac(\RICOH|ITERATOR|hc [1]),
	.datad(\RICOH|ITERATOR|hc [2]),
	.cin(gnd),
	.combout(\RICOH|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector3~2 .lut_mask = 16'hAAA8;
defparam \RICOH|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
fiftyfivenm_lcell_comb \RICOH|Selector26~0 (
// Equation(s):
// \RICOH|Selector26~0_combout  = (\RICOH|Decoder2~0_combout  & ((\RICOH|always3~0_combout  & ((\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [7]))) # (!\RICOH|always3~0_combout  & (\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\RICOH|nmt_b|altsyncram_component|auto_generated|q_b [7]),
	.datab(\RICOH|Decoder2~0_combout ),
	.datac(\RICOH|nmt_a|altsyncram_component|auto_generated|q_b [7]),
	.datad(\RICOH|always3~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector26~0 .lut_mask = 16'hC088;
defparam \RICOH|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N11
dffeas \RICOH|nt[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\RICOH|nt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|nt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|nt[0] .is_wysiwyg = "true";
defparam \RICOH|nt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
fiftyfivenm_lcell_comb \RICOH|Selector2~2 (
// Equation(s):
// \RICOH|Selector2~2_combout  = (\RICOH|nt [0] & ((\RICOH|ITERATOR|hc [3]) # ((\RICOH|ITERATOR|hc [1]) # (\RICOH|ITERATOR|hc [2]))))

	.dataa(\RICOH|nt [0]),
	.datab(\RICOH|ITERATOR|hc [3]),
	.datac(\RICOH|ITERATOR|hc [1]),
	.datad(\RICOH|ITERATOR|hc [2]),
	.cin(gnd),
	.combout(\RICOH|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Selector2~2 .lut_mask = 16'hAAA8;
defparam \RICOH|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
fiftyfivenm_lcell_comb \RICOH|WideOr1~0 (
// Equation(s):
// \RICOH|WideOr1~0_combout  = (\RICOH|ITERATOR|hc [1]) # (\RICOH|ITERATOR|hc [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|ITERATOR|hc [1]),
	.datad(\RICOH|ITERATOR|hc [3]),
	.cin(gnd),
	.combout(\RICOH|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|WideOr1~0 .lut_mask = 16'hFFF0;
defparam \RICOH|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\RICOH|VRAM_ADDR [12],\RICOH|VRAM_ADDR [11],\RICOH|VRAM_ADDR [10],\RICOH|VRAM_ADDR [9],\RICOH|VRAM_ADDR [8],\RICOH|VRAM_ADDR [7],\RICOH|VRAM_ADDR [6],\RICOH|VRAM_ADDR [5],\RICOH|VRAM_ADDR [4],\RICOH|VRAM_ADDR [3],\RICOH|VRAM_ADDR [2],\RICOH|VRAM_ADDR [1],\RICOH|VRAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\RICOH|WideOr1~0_combout ,\RICOH|Selector2~2_combout ,\RICOH|Selector3~2_combout ,\RICOH|Selector4~2_combout ,\RICOH|Selector5~2_combout ,\RICOH|Selector6~2_combout ,\RICOH|Selector7~2_combout ,\RICOH|Selector8~2_combout ,\RICOH|Selector9~2_combout ,\~GND~combout ,
\RICOH|Selector11~3_combout ,\RICOH|Selector12~3_combout ,\RICOH|Selector13~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./MIF_FILES/dk-chr.mif";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ppu:RICOH|chr_rom:pattern|altsyncram:altsyncram_component|altsyncram_4uf2:auto_generated|ALTSYNCRAM";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h007F00003F3FFF840F048000FF7FFFFFFFFE0000E1DEA77AF8105E5F2FF5FC387F7F8381FFFE80003F3CF80030000000FFFCF820FF7FFFFFE1DEFF625F5EFF257F5E81010101FFC0FFFFC0C0F9100000FF37F080FEFC00000099001F007F00003C140000F0E00F0FFFFFFF7F80800301FF3FE1C1FFFF9E880F0FFCE03F3EFEC4FF1FFFFFFFFFC0C0E1DE0301F0EF3F1FF7E7FFFE0000300000000000C0801F01F8C0FF00FE3E7F7FC0400301FF20FFC2CF330F0DFF61FFE4F878FF38FFFFFFFFC0800000000000007F0FE0E03F04F800FF3FFFBFFFFCFE1E0704FF3FFFC0F0601F1FFFFFE0000000FFBE800000001E1E9F1FF8F80701FFFFFFFF8000FF1EFF1C;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFF8F0E121FFFFFFC7FFC7FF4000001F04C000000000000000E2FE00001878EEFE2020FFFFE7C7FF200000FF44000000FF004100300030FE0141C3FE02F8087F401F10F724FF00FFBFFFFDFFBFFFFDC0BF03FDC0BF03FD0000000000000000EFFBFFEFFF80FF0120032006200C201900330067009E023C027802F002E022802200009E003C007800F000E000C00080000100030006000C00190033006700CF0030005E000C001F000000F8005E00000042007E000000000079000F003E003800380040000100490011004100110041000E000E007F001800400041000800630009004900410063004900130049004D0071004B004500160049007900420061;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hC070607CA464C8F85EA10800007E0000000308F41BFF7B87080010000B1FEEEF033F000001814848FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2F7FFCFF3E0F03001B3FECEF183803400CF06000003E0036004F00410000FFFFFFFFFFFFFFFF0F0FF8F80000F0F011C000600E8000200CC06006018000020000A8A810200000000078187E7EE0E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF0E070081E00801F78E070083F00A0FFFFFFFFFFFFFFFFFFFF001CCFCFCFCF33ED40F0001E001433FF00DA00001050130CC8300F0FF0F00C1330C80F0FF0F00A0710E00300C000080710E00300C000080710E00300C000080750E00300C000;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h20DE1100FF0FE0E00705F0D00205A0505C6378FF000D008F4C3362980FFFC0FC7F7BEF93007940807FFFE2DE04030080031FFEFE0000FC7C030FF0FE0303F4F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000F07000003010101FFFEFFFFFFF8FFC0875BFF05C0803F360FD6FF22F0B00000FFFFE7E3FFFC0000000000000000000000000011001000000000000000000204402000000000102008040304C0200E7F4AB2420000E03C3FAC54031880000F1FE3DE000000E03C3F4A3210F000203E3E4A3210F000203CFF4A32000000203EFF4A320000002038BFAC54383800003EBFAC54383800003E3F4A3212F100A03EFF4A32000000203EB8AC543C380000;
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
fiftyfivenm_lcell_comb \RICOH|palette[22][5]~feeder (
// Equation(s):
// \RICOH|palette[22][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[22][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[22][5]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[22][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
fiftyfivenm_lcell_comb \RICOH|gfxbus|PALETTE_EN~0 (
// Equation(s):
// \RICOH|gfxbus|PALETTE_EN~0_combout  = (\RICOH|gfxbus|LessThan1~0_combout  & (\RICOH|gfxbus|NMTB_EN~0_combout  & \RICOH|VRAM_ADDR [12]))

	.dataa(gnd),
	.datab(\RICOH|gfxbus|LessThan1~0_combout ),
	.datac(\RICOH|gfxbus|NMTB_EN~0_combout ),
	.datad(\RICOH|VRAM_ADDR [12]),
	.cin(gnd),
	.combout(\RICOH|gfxbus|PALETTE_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|PALETTE_EN~0 .lut_mask = 16'hC000;
defparam \RICOH|gfxbus|PALETTE_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
fiftyfivenm_lcell_comb \RICOH|Decoder0~0 (
// Equation(s):
// \RICOH|Decoder0~0_combout  = (!\RICOH|VRAM_ADDR [0] & (\RICOH|VRAM_ADDR [1] & \RICOH|gfxbus|PALETTE_EN~0_combout ))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(gnd),
	.datad(\RICOH|gfxbus|PALETTE_EN~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~0 .lut_mask = 16'h4400;
defparam \RICOH|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
fiftyfivenm_lcell_comb \RICOH|Decoder0~28 (
// Equation(s):
// \RICOH|Decoder0~28_combout  = (\RICOH|Decoder0~0_combout  & (!\RICOH|VRAM_ADDR [3] & (\RICOH|VRAM_ADDR [4] & \RICOH|VRAM_ADDR [2])))

	.dataa(\RICOH|Decoder0~0_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~28 .lut_mask = 16'h2000;
defparam \RICOH|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N13
dffeas \RICOH|palette[22][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[22][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[22][5] .is_wysiwyg = "true";
defparam \RICOH|palette[22][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
fiftyfivenm_lcell_comb \RICOH|Decoder0~30 (
// Equation(s):
// \RICOH|Decoder0~30_combout  = (\RICOH|Decoder0~0_combout  & (!\RICOH|VRAM_ADDR [3] & (\RICOH|VRAM_ADDR [4] & !\RICOH|VRAM_ADDR [2])))

	.dataa(\RICOH|Decoder0~0_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~30 .lut_mask = 16'h0020;
defparam \RICOH|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N7
dffeas \RICOH|palette[18][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[18][5] .is_wysiwyg = "true";
defparam \RICOH|palette[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~145 (
// Equation(s):
// \BUS|BUS_OUT[5]~145_combout  = (\RICOH|VRAM_ADDR [3] & (((\RICOH|VRAM_ADDR [2])))) # (!\RICOH|VRAM_ADDR [3] & ((\RICOH|VRAM_ADDR [2] & (\RICOH|palette[22][5]~q )) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|palette[18][5]~q )))))

	.dataa(\RICOH|palette[22][5]~q ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[18][5]~q ),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~145_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~145 .lut_mask = 16'hEE30;
defparam \BUS|BUS_OUT[5]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
fiftyfivenm_lcell_comb \RICOH|Decoder0~31 (
// Equation(s):
// \RICOH|Decoder0~31_combout  = (\RICOH|Decoder0~0_combout  & (\RICOH|VRAM_ADDR [3] & (\RICOH|VRAM_ADDR [4] & \RICOH|VRAM_ADDR [2])))

	.dataa(\RICOH|Decoder0~0_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~31 .lut_mask = 16'h8000;
defparam \RICOH|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N5
dffeas \RICOH|palette[30][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[30][5] .is_wysiwyg = "true";
defparam \RICOH|palette[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
fiftyfivenm_lcell_comb \RICOH|Decoder0~29 (
// Equation(s):
// \RICOH|Decoder0~29_combout  = (!\RICOH|VRAM_ADDR [2] & (\RICOH|Decoder0~0_combout  & (\RICOH|VRAM_ADDR [4] & \RICOH|VRAM_ADDR [3])))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|Decoder0~0_combout ),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|VRAM_ADDR [3]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~29 .lut_mask = 16'h4000;
defparam \RICOH|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N15
dffeas \RICOH|palette[26][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[26][5] .is_wysiwyg = "true";
defparam \RICOH|palette[26][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~146 (
// Equation(s):
// \BUS|BUS_OUT[5]~146_combout  = (\BUS|BUS_OUT[5]~145_combout  & ((\RICOH|palette[30][5]~q ) # ((!\RICOH|VRAM_ADDR [3])))) # (!\BUS|BUS_OUT[5]~145_combout  & (((\RICOH|palette[26][5]~q  & \RICOH|VRAM_ADDR [3]))))

	.dataa(\BUS|BUS_OUT[5]~145_combout ),
	.datab(\RICOH|palette[30][5]~q ),
	.datac(\RICOH|palette[26][5]~q ),
	.datad(\RICOH|VRAM_ADDR [3]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~146_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~146 .lut_mask = 16'hD8AA;
defparam \BUS|BUS_OUT[5]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
fiftyfivenm_lcell_comb \RICOH|Decoder0~2 (
// Equation(s):
// \RICOH|Decoder0~2_combout  = (\RICOH|gfxbus|PALETTE_EN~0_combout  & (\RICOH|VRAM_ADDR [0] & !\RICOH|VRAM_ADDR [1]))

	.dataa(\RICOH|gfxbus|PALETTE_EN~0_combout ),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(gnd),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~2 .lut_mask = 16'h0088;
defparam \RICOH|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
fiftyfivenm_lcell_comb \RICOH|Decoder0~26 (
// Equation(s):
// \RICOH|Decoder0~26_combout  = (\RICOH|Decoder0~2_combout  & (\RICOH|VRAM_ADDR [4] & (!\RICOH|VRAM_ADDR [3] & !\RICOH|VRAM_ADDR [2])))

	.dataa(\RICOH|Decoder0~2_combout ),
	.datab(\RICOH|VRAM_ADDR [4]),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~26 .lut_mask = 16'h0008;
defparam \RICOH|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N19
dffeas \RICOH|palette[17][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[17][5] .is_wysiwyg = "true";
defparam \RICOH|palette[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
fiftyfivenm_lcell_comb \RICOH|palette[25][5]~feeder (
// Equation(s):
// \RICOH|palette[25][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[25][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[25][5]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[25][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
fiftyfivenm_lcell_comb \RICOH|Decoder0~24 (
// Equation(s):
// \RICOH|Decoder0~24_combout  = (!\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [4] & (\RICOH|Decoder0~2_combout  & \RICOH|VRAM_ADDR [3])))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [4]),
	.datac(\RICOH|Decoder0~2_combout ),
	.datad(\RICOH|VRAM_ADDR [3]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~24 .lut_mask = 16'h4000;
defparam \RICOH|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \RICOH|palette[25][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[25][5] .is_wysiwyg = "true";
defparam \RICOH|palette[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~142 (
// Equation(s):
// \BUS|BUS_OUT[5]~142_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[25][5]~q ))) # (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[17][5]~q ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[17][5]~q ),
	.datad(\RICOH|palette[25][5]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~142_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~142 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[5]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
fiftyfivenm_lcell_comb \RICOH|Decoder0~27 (
// Equation(s):
// \RICOH|Decoder0~27_combout  = (\RICOH|VRAM_ADDR [4] & (\RICOH|VRAM_ADDR [3] & (\RICOH|Decoder0~2_combout  & \RICOH|VRAM_ADDR [2])))

	.dataa(\RICOH|VRAM_ADDR [4]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|Decoder0~2_combout ),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~27 .lut_mask = 16'h8000;
defparam \RICOH|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N27
dffeas \RICOH|palette[29][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[29][5] .is_wysiwyg = "true";
defparam \RICOH|palette[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
fiftyfivenm_lcell_comb \RICOH|palette[21][5]~feeder (
// Equation(s):
// \RICOH|palette[21][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[21][5]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
fiftyfivenm_lcell_comb \RICOH|Decoder0~25 (
// Equation(s):
// \RICOH|Decoder0~25_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [4] & (\RICOH|Decoder0~2_combout  & !\RICOH|VRAM_ADDR [3])))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [4]),
	.datac(\RICOH|Decoder0~2_combout ),
	.datad(\RICOH|VRAM_ADDR [3]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~25 .lut_mask = 16'h0080;
defparam \RICOH|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N13
dffeas \RICOH|palette[21][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[21][5] .is_wysiwyg = "true";
defparam \RICOH|palette[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~143 (
// Equation(s):
// \BUS|BUS_OUT[5]~143_combout  = (\RICOH|VRAM_ADDR [2] & ((\BUS|BUS_OUT[5]~142_combout  & (\RICOH|palette[29][5]~q )) # (!\BUS|BUS_OUT[5]~142_combout  & ((\RICOH|palette[21][5]~q ))))) # (!\RICOH|VRAM_ADDR [2] & (\BUS|BUS_OUT[5]~142_combout ))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\BUS|BUS_OUT[5]~142_combout ),
	.datac(\RICOH|palette[29][5]~q ),
	.datad(\RICOH|palette[21][5]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~143_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~143 .lut_mask = 16'hE6C4;
defparam \BUS|BUS_OUT[5]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
fiftyfivenm_lcell_comb \RICOH|Decoder0~6 (
// Equation(s):
// \RICOH|Decoder0~6_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0] & \RICOH|gfxbus|PALETTE_EN~0_combout ))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(gnd),
	.datac(\RICOH|VRAM_ADDR [0]),
	.datad(\RICOH|gfxbus|PALETTE_EN~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~6 .lut_mask = 16'hA000;
defparam \RICOH|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
fiftyfivenm_lcell_comb \RICOH|Decoder0~22 (
// Equation(s):
// \RICOH|Decoder0~22_combout  = (!\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & (\RICOH|VRAM_ADDR [4] & \RICOH|Decoder0~6_combout )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~22 .lut_mask = 16'h1000;
defparam \RICOH|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N21
dffeas \RICOH|palette[19][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[19][5] .is_wysiwyg = "true";
defparam \RICOH|palette[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
fiftyfivenm_lcell_comb \RICOH|palette[27][5]~feeder (
// Equation(s):
// \RICOH|palette[27][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[27][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[27][5]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[27][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
fiftyfivenm_lcell_comb \RICOH|Decoder0~20 (
// Equation(s):
// \RICOH|Decoder0~20_combout  = (!\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3] & (\RICOH|VRAM_ADDR [4] & \RICOH|Decoder0~6_combout )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~20 .lut_mask = 16'h4000;
defparam \RICOH|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N27
dffeas \RICOH|palette[27][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[27][5] .is_wysiwyg = "true";
defparam \RICOH|palette[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~140 (
// Equation(s):
// \BUS|BUS_OUT[5]~140_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[27][5]~q ))) # (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[19][5]~q ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[19][5]~q ),
	.datad(\RICOH|palette[27][5]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~140_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~140 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[5]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
fiftyfivenm_lcell_comb \RICOH|Decoder0~23 (
// Equation(s):
// \RICOH|Decoder0~23_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3] & (\RICOH|VRAM_ADDR [4] & \RICOH|Decoder0~6_combout )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~23 .lut_mask = 16'h8000;
defparam \RICOH|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N19
dffeas \RICOH|palette[31][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[31][5] .is_wysiwyg = "true";
defparam \RICOH|palette[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
fiftyfivenm_lcell_comb \RICOH|palette[23][5]~feeder (
// Equation(s):
// \RICOH|palette[23][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[5]~5_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[23][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[23][5]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[23][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
fiftyfivenm_lcell_comb \RICOH|Decoder0~21 (
// Equation(s):
// \RICOH|Decoder0~21_combout  = (!\RICOH|VRAM_ADDR [3] & (\RICOH|VRAM_ADDR [4] & (\RICOH|VRAM_ADDR [2] & \RICOH|Decoder0~6_combout )))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|VRAM_ADDR [4]),
	.datac(\RICOH|VRAM_ADDR [2]),
	.datad(\RICOH|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~21 .lut_mask = 16'h4000;
defparam \RICOH|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N15
dffeas \RICOH|palette[23][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[23][5] .is_wysiwyg = "true";
defparam \RICOH|palette[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~141 (
// Equation(s):
// \BUS|BUS_OUT[5]~141_combout  = (\BUS|BUS_OUT[5]~140_combout  & (((\RICOH|palette[31][5]~q )) # (!\RICOH|VRAM_ADDR [2]))) # (!\BUS|BUS_OUT[5]~140_combout  & (\RICOH|VRAM_ADDR [2] & ((\RICOH|palette[23][5]~q ))))

	.dataa(\BUS|BUS_OUT[5]~140_combout ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|palette[31][5]~q ),
	.datad(\RICOH|palette[23][5]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~141_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~141 .lut_mask = 16'hE6A2;
defparam \BUS|BUS_OUT[5]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~144 (
// Equation(s):
// \BUS|BUS_OUT[5]~144_combout  = (\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & ((\BUS|BUS_OUT[5]~141_combout ))) # (!\RICOH|VRAM_ADDR [1] & (\BUS|BUS_OUT[5]~143_combout ))))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\BUS|BUS_OUT[5]~143_combout ),
	.datad(\BUS|BUS_OUT[5]~141_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~144_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~144 .lut_mask = 16'hA820;
defparam \BUS|BUS_OUT[5]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~147 (
// Equation(s):
// \BUS|BUS_OUT[5]~147_combout  = (\BUS|BUS_OUT[5]~144_combout ) # ((!\RICOH|VRAM_ADDR [0] & (\RICOH|VRAM_ADDR [1] & \BUS|BUS_OUT[5]~146_combout )))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\BUS|BUS_OUT[5]~146_combout ),
	.datad(\BUS|BUS_OUT[5]~144_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~147_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~147 .lut_mask = 16'hFF40;
defparam \BUS|BUS_OUT[5]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
fiftyfivenm_lcell_comb \RICOH|palette_addr[4]~0 (
// Equation(s):
// \RICOH|palette_addr[4]~0_combout  = (\RICOH|VRAM_ADDR [4] & ((\RICOH|VRAM_ADDR [1]) # (\RICOH|VRAM_ADDR [0])))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [4]),
	.datac(\RICOH|VRAM_ADDR [1]),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\RICOH|palette_addr[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette_addr[4]~0 .lut_mask = 16'hCCC0;
defparam \RICOH|palette_addr[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
fiftyfivenm_lcell_comb \RICOH|gfxbus|LessThan1~1 (
// Equation(s):
// \RICOH|gfxbus|LessThan1~1_combout  = ((\RICOH|VRAM_ADDR [12] & (\RICOH|VRAM_ADDR [13] & \RICOH|gfxbus|LessThan1~0_combout ))) # (!\BUS|BUS_OUT[5]~2_combout )

	.dataa(\RICOH|VRAM_ADDR [12]),
	.datab(\BUS|BUS_OUT[5]~2_combout ),
	.datac(\RICOH|VRAM_ADDR [13]),
	.datad(\RICOH|gfxbus|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|LessThan1~1 .lut_mask = 16'hB333;
defparam \RICOH|gfxbus|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~3 (
// Equation(s):
// \BUS|BUS_OUT[5]~3_combout  = (\RICOH|gfxbus|LessThan1~1_combout  & ((\RICOH|palette_addr[4]~0_combout ))) # (!\RICOH|gfxbus|LessThan1~1_combout  & (!\RICOH|VRAM_ADDR [11]))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [11]),
	.datac(\RICOH|palette_addr[4]~0_combout ),
	.datad(\RICOH|gfxbus|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~3 .lut_mask = 16'hF033;
defparam \BUS|BUS_OUT[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
fiftyfivenm_lcell_comb \RICOH|Decoder0~4 (
// Equation(s):
// \RICOH|Decoder0~4_combout  = (\RICOH|gfxbus|PALETTE_EN~0_combout  & (!\RICOH|VRAM_ADDR [0] & !\RICOH|VRAM_ADDR [1]))

	.dataa(\RICOH|gfxbus|PALETTE_EN~0_combout ),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(gnd),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~4 .lut_mask = 16'h0022;
defparam \RICOH|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
fiftyfivenm_lcell_comb \RICOH|Decoder0~5 (
// Equation(s):
// \RICOH|Decoder0~5_combout  = (!\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3] & \RICOH|Decoder0~4_combout ))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(gnd),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\RICOH|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~5 .lut_mask = 16'h5000;
defparam \RICOH|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N23
dffeas \RICOH|palette[8][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[8][5] .is_wysiwyg = "true";
defparam \RICOH|palette[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
fiftyfivenm_lcell_comb \RICOH|palette[9][5]~feeder (
// Equation(s):
// \RICOH|palette[9][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[5]~5_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[9][5]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
fiftyfivenm_lcell_comb \RICOH|Decoder0~3 (
// Equation(s):
// \RICOH|Decoder0~3_combout  = (!\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [4] & (\RICOH|Decoder0~2_combout  & \RICOH|VRAM_ADDR [3])))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [4]),
	.datac(\RICOH|Decoder0~2_combout ),
	.datad(\RICOH|VRAM_ADDR [3]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~3 .lut_mask = 16'h1000;
defparam \RICOH|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N1
dffeas \RICOH|palette[9][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[9][5] .is_wysiwyg = "true";
defparam \RICOH|palette[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~131 (
// Equation(s):
// \BUS|BUS_OUT[5]~131_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[9][5]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[8][5]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[8][5]~q ),
	.datad(\RICOH|palette[9][5]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~131 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
fiftyfivenm_lcell_comb \RICOH|palette[10][5]~feeder (
// Equation(s):
// \RICOH|palette[10][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[10][5]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
fiftyfivenm_lcell_comb \RICOH|Decoder0~1 (
// Equation(s):
// \RICOH|Decoder0~1_combout  = (!\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [4] & \RICOH|Decoder0~0_combout )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~1 .lut_mask = 16'h0400;
defparam \RICOH|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N25
dffeas \RICOH|palette[10][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[10][5] .is_wysiwyg = "true";
defparam \RICOH|palette[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
fiftyfivenm_lcell_comb \RICOH|Decoder0~7 (
// Equation(s):
// \RICOH|Decoder0~7_combout  = (!\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [4] & \RICOH|Decoder0~6_combout )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~7 .lut_mask = 16'h0400;
defparam \RICOH|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N15
dffeas \RICOH|palette[11][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[11][5] .is_wysiwyg = "true";
defparam \RICOH|palette[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~132 (
// Equation(s):
// \BUS|BUS_OUT[5]~132_combout  = (\BUS|BUS_OUT[5]~131_combout  & (((\RICOH|palette[11][5]~q ) # (!\RICOH|VRAM_ADDR [1])))) # (!\BUS|BUS_OUT[5]~131_combout  & (\RICOH|palette[10][5]~q  & ((\RICOH|VRAM_ADDR [1]))))

	.dataa(\BUS|BUS_OUT[5]~131_combout ),
	.datab(\RICOH|palette[10][5]~q ),
	.datac(\RICOH|palette[11][5]~q ),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~132_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~132 .lut_mask = 16'hE4AA;
defparam \BUS|BUS_OUT[5]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
fiftyfivenm_lcell_comb \RICOH|palette[2][5]~feeder (
// Equation(s):
// \RICOH|palette[2][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[2][5]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
fiftyfivenm_lcell_comb \RICOH|Decoder0~12 (
// Equation(s):
// \RICOH|Decoder0~12_combout  = (\RICOH|Decoder0~0_combout  & (!\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [4] & !\RICOH|VRAM_ADDR [2])))

	.dataa(\RICOH|Decoder0~0_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~12 .lut_mask = 16'h0002;
defparam \RICOH|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N1
dffeas \RICOH|palette[2][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[2][5] .is_wysiwyg = "true";
defparam \RICOH|palette[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
fiftyfivenm_lcell_comb \RICOH|Decoder0~15 (
// Equation(s):
// \RICOH|Decoder0~15_combout  = (!\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [4] & \RICOH|Decoder0~6_combout )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~15 .lut_mask = 16'h0100;
defparam \RICOH|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N21
dffeas \RICOH|palette[3][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[3][5] .is_wysiwyg = "true";
defparam \RICOH|palette[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N16
fiftyfivenm_lcell_comb \RICOH|Decoder0~14 (
// Equation(s):
// \RICOH|Decoder0~14_combout  = (!\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [2] & \RICOH|Decoder0~4_combout ))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(gnd),
	.datad(\RICOH|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~14 .lut_mask = 16'h1100;
defparam \RICOH|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N15
dffeas \RICOH|palette[0][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[0][5] .is_wysiwyg = "true";
defparam \RICOH|palette[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
fiftyfivenm_lcell_comb \RICOH|Decoder0~13 (
// Equation(s):
// \RICOH|Decoder0~13_combout  = (\RICOH|Decoder0~2_combout  & (!\RICOH|VRAM_ADDR [4] & (!\RICOH|VRAM_ADDR [3] & !\RICOH|VRAM_ADDR [2])))

	.dataa(\RICOH|Decoder0~2_combout ),
	.datab(\RICOH|VRAM_ADDR [4]),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~13 .lut_mask = 16'h0002;
defparam \RICOH|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N23
dffeas \RICOH|palette[1][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[1][5] .is_wysiwyg = "true";
defparam \RICOH|palette[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~133 (
// Equation(s):
// \BUS|BUS_OUT[5]~133_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[1][5]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[0][5]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[0][5]~q ),
	.datad(\RICOH|palette[1][5]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~133_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~133 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[5]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~134 (
// Equation(s):
// \BUS|BUS_OUT[5]~134_combout  = (\RICOH|VRAM_ADDR [1] & ((\BUS|BUS_OUT[5]~133_combout  & ((\RICOH|palette[3][5]~q ))) # (!\BUS|BUS_OUT[5]~133_combout  & (\RICOH|palette[2][5]~q )))) # (!\RICOH|VRAM_ADDR [1] & (((\BUS|BUS_OUT[5]~133_combout ))))

	.dataa(\RICOH|palette[2][5]~q ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[3][5]~q ),
	.datad(\BUS|BUS_OUT[5]~133_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~134_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~134 .lut_mask = 16'hF388;
defparam \BUS|BUS_OUT[5]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~135 (
// Equation(s):
// \BUS|BUS_OUT[5]~135_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & (\BUS|BUS_OUT[5]~132_combout )) # (!\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[5]~134_combout )))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\BUS|BUS_OUT[5]~132_combout ),
	.datad(\BUS|BUS_OUT[5]~134_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~135_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~135 .lut_mask = 16'hD9C8;
defparam \BUS|BUS_OUT[5]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
fiftyfivenm_lcell_comb \RICOH|palette[13][5]~feeder (
// Equation(s):
// \RICOH|palette[13][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[13][5]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
fiftyfivenm_lcell_comb \RICOH|Decoder0~16 (
// Equation(s):
// \RICOH|Decoder0~16_combout  = (\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [4] & (\RICOH|Decoder0~2_combout  & \RICOH|VRAM_ADDR [3])))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [4]),
	.datac(\RICOH|Decoder0~2_combout ),
	.datad(\RICOH|VRAM_ADDR [3]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~16 .lut_mask = 16'h2000;
defparam \RICOH|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N31
dffeas \RICOH|palette[13][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[13][5] .is_wysiwyg = "true";
defparam \RICOH|palette[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
fiftyfivenm_lcell_comb \RICOH|Decoder0~18 (
// Equation(s):
// \RICOH|Decoder0~18_combout  = (\RICOH|VRAM_ADDR [3] & (\RICOH|Decoder0~4_combout  & \RICOH|VRAM_ADDR [2]))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|Decoder0~4_combout ),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~18 .lut_mask = 16'hC000;
defparam \RICOH|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N27
dffeas \RICOH|palette[12][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[12][5] .is_wysiwyg = "true";
defparam \RICOH|palette[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
fiftyfivenm_lcell_comb \RICOH|palette[14][5]~feeder (
// Equation(s):
// \RICOH|palette[14][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[14][5]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
fiftyfivenm_lcell_comb \RICOH|Decoder0~17 (
// Equation(s):
// \RICOH|Decoder0~17_combout  = (\RICOH|Decoder0~0_combout  & (\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [4] & \RICOH|VRAM_ADDR [2])))

	.dataa(\RICOH|Decoder0~0_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~17 .lut_mask = 16'h0800;
defparam \RICOH|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N13
dffeas \RICOH|palette[14][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[14][5] .is_wysiwyg = "true";
defparam \RICOH|palette[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~136 (
// Equation(s):
// \BUS|BUS_OUT[5]~136_combout  = (\RICOH|VRAM_ADDR [0] & (\RICOH|VRAM_ADDR [1])) # (!\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[14][5]~q ))) # (!\RICOH|VRAM_ADDR [1] & (\RICOH|palette[12][5]~q ))))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[12][5]~q ),
	.datad(\RICOH|palette[14][5]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~136_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~136 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[5]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
fiftyfivenm_lcell_comb \RICOH|Decoder0~19 (
// Equation(s):
// \RICOH|Decoder0~19_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [4] & \RICOH|Decoder0~6_combout )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~19 .lut_mask = 16'h0800;
defparam \RICOH|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N29
dffeas \RICOH|palette[15][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[15][5] .is_wysiwyg = "true";
defparam \RICOH|palette[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~137 (
// Equation(s):
// \BUS|BUS_OUT[5]~137_combout  = (\BUS|BUS_OUT[5]~136_combout  & (((\RICOH|palette[15][5]~q ) # (!\RICOH|VRAM_ADDR [0])))) # (!\BUS|BUS_OUT[5]~136_combout  & (\RICOH|palette[13][5]~q  & ((\RICOH|VRAM_ADDR [0]))))

	.dataa(\RICOH|palette[13][5]~q ),
	.datab(\BUS|BUS_OUT[5]~136_combout ),
	.datac(\RICOH|palette[15][5]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~137_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~137 .lut_mask = 16'hE2CC;
defparam \BUS|BUS_OUT[5]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
fiftyfivenm_lcell_comb \RICOH|palette[6][5]~feeder (
// Equation(s):
// \RICOH|palette[6][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[6][5]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
fiftyfivenm_lcell_comb \RICOH|Decoder0~9 (
// Equation(s):
// \RICOH|Decoder0~9_combout  = (\RICOH|Decoder0~0_combout  & (!\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [4] & \RICOH|VRAM_ADDR [2])))

	.dataa(\RICOH|Decoder0~0_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~9 .lut_mask = 16'h0200;
defparam \RICOH|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N5
dffeas \RICOH|palette[6][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[6][5] .is_wysiwyg = "true";
defparam \RICOH|palette[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
fiftyfivenm_lcell_comb \RICOH|Decoder0~10 (
// Equation(s):
// \RICOH|Decoder0~10_combout  = (\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & \RICOH|Decoder0~4_combout ))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(gnd),
	.datad(\RICOH|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~10 .lut_mask = 16'h2200;
defparam \RICOH|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N1
dffeas \RICOH|palette[4][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[4][5] .is_wysiwyg = "true";
defparam \RICOH|palette[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~129 (
// Equation(s):
// \BUS|BUS_OUT[5]~129_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[6][5]~q ) # ((\RICOH|VRAM_ADDR [0])))) # (!\RICOH|VRAM_ADDR [1] & (((\RICOH|palette[4][5]~q  & !\RICOH|VRAM_ADDR [0]))))

	.dataa(\RICOH|palette[6][5]~q ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[4][5]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~129_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~129 .lut_mask = 16'hCCB8;
defparam \BUS|BUS_OUT[5]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
fiftyfivenm_lcell_comb \RICOH|palette[5][5]~feeder (
// Equation(s):
// \RICOH|palette[5][5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[5]~5_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[5][5]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
fiftyfivenm_lcell_comb \RICOH|Decoder0~8 (
// Equation(s):
// \RICOH|Decoder0~8_combout  = (!\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [4] & (\RICOH|VRAM_ADDR [2] & \RICOH|Decoder0~2_combout )))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|VRAM_ADDR [4]),
	.datac(\RICOH|VRAM_ADDR [2]),
	.datad(\RICOH|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~8 .lut_mask = 16'h1000;
defparam \RICOH|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N21
dffeas \RICOH|palette[5][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[5][5] .is_wysiwyg = "true";
defparam \RICOH|palette[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
fiftyfivenm_lcell_comb \RICOH|Decoder0~11 (
// Equation(s):
// \RICOH|Decoder0~11_combout  = (\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [4] & \RICOH|Decoder0~6_combout )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [4]),
	.datad(\RICOH|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Decoder0~11 .lut_mask = 16'h0200;
defparam \RICOH|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N7
dffeas \RICOH|palette[7][5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[7][5] .is_wysiwyg = "true";
defparam \RICOH|palette[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~130 (
// Equation(s):
// \BUS|BUS_OUT[5]~130_combout  = (\BUS|BUS_OUT[5]~129_combout  & (((\RICOH|palette[7][5]~q ) # (!\RICOH|VRAM_ADDR [0])))) # (!\BUS|BUS_OUT[5]~129_combout  & (\RICOH|palette[5][5]~q  & ((\RICOH|VRAM_ADDR [0]))))

	.dataa(\BUS|BUS_OUT[5]~129_combout ),
	.datab(\RICOH|palette[5][5]~q ),
	.datac(\RICOH|palette[7][5]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~130 .lut_mask = 16'hE4AA;
defparam \BUS|BUS_OUT[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~138 (
// Equation(s):
// \BUS|BUS_OUT[5]~138_combout  = (\BUS|BUS_OUT[5]~135_combout  & (((\BUS|BUS_OUT[5]~137_combout )) # (!\RICOH|VRAM_ADDR [2]))) # (!\BUS|BUS_OUT[5]~135_combout  & (\RICOH|VRAM_ADDR [2] & ((\BUS|BUS_OUT[5]~130_combout ))))

	.dataa(\BUS|BUS_OUT[5]~135_combout ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\BUS|BUS_OUT[5]~137_combout ),
	.datad(\BUS|BUS_OUT[5]~130_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~138_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~138 .lut_mask = 16'hE6A2;
defparam \BUS|BUS_OUT[5]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~139 (
// Equation(s):
// \BUS|BUS_OUT[5]~139_combout  = (\BUS|BUS_OUT[5]~3_combout  & (((\RICOH|gfxbus|LessThan1~1_combout )))) # (!\BUS|BUS_OUT[5]~3_combout  & ((\RICOH|gfxbus|LessThan1~1_combout  & (\BUS|BUS_OUT[5]~138_combout )) # (!\RICOH|gfxbus|LessThan1~1_combout  & 
// ((\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\BUS|BUS_OUT[5]~138_combout ),
	.datab(\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [5]),
	.datac(\BUS|BUS_OUT[5]~3_combout ),
	.datad(\RICOH|gfxbus|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~139_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~139 .lut_mask = 16'hFA0C;
defparam \BUS|BUS_OUT[5]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~148 (
// Equation(s):
// \BUS|BUS_OUT[5]~148_combout  = (\BUS|BUS_OUT[5]~3_combout  & ((\BUS|BUS_OUT[5]~139_combout  & (\BUS|BUS_OUT[5]~147_combout )) # (!\BUS|BUS_OUT[5]~139_combout  & ((\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [5]))))) # (!\BUS|BUS_OUT[5]~3_combout  
// & (((\BUS|BUS_OUT[5]~139_combout ))))

	.dataa(\BUS|BUS_OUT[5]~147_combout ),
	.datab(\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [5]),
	.datac(\BUS|BUS_OUT[5]~3_combout ),
	.datad(\BUS|BUS_OUT[5]~139_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~148_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~148 .lut_mask = 16'hAFC0;
defparam \BUS|BUS_OUT[5]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N8
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout  = (!\CPU|Selector18~0_combout  & \CPU|Selector17~0_combout )

	.dataa(gnd),
	.datab(\CPU|Selector18~0_combout ),
	.datac(gnd),
	.datad(\CPU|Selector17~0_combout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0 .lut_mask = 16'h3300;
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
fiftyfivenm_lcell_comb \CPU|PCAdder[3]~3 (
// Equation(s):
// \CPU|PCAdder[3]~3_combout  = (\CPU|mcode|Mux291~4_combout  & ((\CPU|Add5~6_combout ))) # (!\CPU|mcode|Mux291~4_combout  & (\CPU|PC [3]))

	.dataa(\CPU|PC [3]),
	.datab(\CPU|mcode|Mux291~4_combout ),
	.datac(\CPU|Add5~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|PCAdder[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PCAdder[3]~3 .lut_mask = 16'hE2E2;
defparam \CPU|PCAdder[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
fiftyfivenm_lcell_comb \CPU|Add11~4 (
// Equation(s):
// \CPU|Add11~4_combout  = ((\CPU|AD [2] $ (\CPU|Y [2] $ (!\CPU|Add11~3 )))) # (GND)
// \CPU|Add11~5  = CARRY((\CPU|AD [2] & ((\CPU|Y [2]) # (!\CPU|Add11~3 ))) # (!\CPU|AD [2] & (\CPU|Y [2] & !\CPU|Add11~3 )))

	.dataa(\CPU|AD [2]),
	.datab(\CPU|Y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~3 ),
	.combout(\CPU|Add11~4_combout ),
	.cout(\CPU|Add11~5 ));
// synopsys translate_off
defparam \CPU|Add11~4 .lut_mask = 16'h698E;
defparam \CPU|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
fiftyfivenm_lcell_comb \CPU|Add12~4 (
// Equation(s):
// \CPU|Add12~4_combout  = ((\CPU|AD [2] $ (\CPU|X [2] $ (!\CPU|Add12~3 )))) # (GND)
// \CPU|Add12~5  = CARRY((\CPU|AD [2] & ((\CPU|X [2]) # (!\CPU|Add12~3 ))) # (!\CPU|AD [2] & (\CPU|X [2] & !\CPU|Add12~3 )))

	.dataa(\CPU|AD [2]),
	.datab(\CPU|X [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~3 ),
	.combout(\CPU|Add12~4_combout ),
	.cout(\CPU|Add12~5 ));
// synopsys translate_off
defparam \CPU|Add12~4 .lut_mask = 16'h698E;
defparam \CPU|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
fiftyfivenm_lcell_comb \CPU|Add7~4 (
// Equation(s):
// \CPU|Add7~4_combout  = (\CPU|AD [2] & (\CPU|Add7~3  $ (GND))) # (!\CPU|AD [2] & (!\CPU|Add7~3  & VCC))
// \CPU|Add7~5  = CARRY((\CPU|AD [2] & !\CPU|Add7~3 ))

	.dataa(\CPU|AD [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~3 ),
	.combout(\CPU|Add7~4_combout ),
	.cout(\CPU|Add7~5 ));
// synopsys translate_off
defparam \CPU|Add7~4 .lut_mask = 16'hA50A;
defparam \CPU|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
fiftyfivenm_lcell_comb \CPU|AD~14 (
// Equation(s):
// \CPU|AD~14_combout  = (\CPU|AD[6]~2_combout  & ((\CPU|AD[6]~1_combout ) # ((\CPU|Add12~4_combout )))) # (!\CPU|AD[6]~2_combout  & (!\CPU|AD[6]~1_combout  & ((\CPU|Add7~4_combout ))))

	.dataa(\CPU|AD[6]~2_combout ),
	.datab(\CPU|AD[6]~1_combout ),
	.datac(\CPU|Add12~4_combout ),
	.datad(\CPU|Add7~4_combout ),
	.cin(gnd),
	.combout(\CPU|AD~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~14 .lut_mask = 16'hB9A8;
defparam \CPU|AD~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
fiftyfivenm_lcell_comb \CPU|AD~15 (
// Equation(s):
// \CPU|AD~15_combout  = (\CPU|AD[6]~1_combout  & ((\CPU|AD~14_combout  & (\CPU|Add11~4_combout )) # (!\CPU|AD~14_combout  & ((\CPU|DL[2]~2_combout ))))) # (!\CPU|AD[6]~1_combout  & (((\CPU|AD~14_combout ))))

	.dataa(\CPU|Add11~4_combout ),
	.datab(\CPU|AD[6]~1_combout ),
	.datac(\CPU|AD~14_combout ),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|AD~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~15 .lut_mask = 16'hBCB0;
defparam \CPU|AD~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N31
dffeas \CPU|AD[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~15_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[2] .is_wysiwyg = "true";
defparam \CPU|AD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
fiftyfivenm_lcell_comb \CPU|Add12~6 (
// Equation(s):
// \CPU|Add12~6_combout  = (\CPU|X [3] & ((\CPU|AD [3] & (\CPU|Add12~5  & VCC)) # (!\CPU|AD [3] & (!\CPU|Add12~5 )))) # (!\CPU|X [3] & ((\CPU|AD [3] & (!\CPU|Add12~5 )) # (!\CPU|AD [3] & ((\CPU|Add12~5 ) # (GND)))))
// \CPU|Add12~7  = CARRY((\CPU|X [3] & (!\CPU|AD [3] & !\CPU|Add12~5 )) # (!\CPU|X [3] & ((!\CPU|Add12~5 ) # (!\CPU|AD [3]))))

	.dataa(\CPU|X [3]),
	.datab(\CPU|AD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~5 ),
	.combout(\CPU|Add12~6_combout ),
	.cout(\CPU|Add12~7 ));
// synopsys translate_off
defparam \CPU|Add12~6 .lut_mask = 16'h9617;
defparam \CPU|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
fiftyfivenm_lcell_comb \CPU|Add11~6 (
// Equation(s):
// \CPU|Add11~6_combout  = (\CPU|Y [3] & ((\CPU|AD [3] & (\CPU|Add11~5  & VCC)) # (!\CPU|AD [3] & (!\CPU|Add11~5 )))) # (!\CPU|Y [3] & ((\CPU|AD [3] & (!\CPU|Add11~5 )) # (!\CPU|AD [3] & ((\CPU|Add11~5 ) # (GND)))))
// \CPU|Add11~7  = CARRY((\CPU|Y [3] & (!\CPU|AD [3] & !\CPU|Add11~5 )) # (!\CPU|Y [3] & ((!\CPU|Add11~5 ) # (!\CPU|AD [3]))))

	.dataa(\CPU|Y [3]),
	.datab(\CPU|AD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~5 ),
	.combout(\CPU|Add11~6_combout ),
	.cout(\CPU|Add11~7 ));
// synopsys translate_off
defparam \CPU|Add11~6 .lut_mask = 16'h9617;
defparam \CPU|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
fiftyfivenm_lcell_comb \CPU|Add7~6 (
// Equation(s):
// \CPU|Add7~6_combout  = (\CPU|AD [3] & (!\CPU|Add7~5 )) # (!\CPU|AD [3] & ((\CPU|Add7~5 ) # (GND)))
// \CPU|Add7~7  = CARRY((!\CPU|Add7~5 ) # (!\CPU|AD [3]))

	.dataa(gnd),
	.datab(\CPU|AD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~5 ),
	.combout(\CPU|Add7~6_combout ),
	.cout(\CPU|Add7~7 ));
// synopsys translate_off
defparam \CPU|Add7~6 .lut_mask = 16'h3C3F;
defparam \CPU|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
fiftyfivenm_lcell_comb \CPU|AD~10 (
// Equation(s):
// \CPU|AD~10_combout  = (\CPU|AD[6]~1_combout  & (((\CPU|AD[6]~2_combout ) # (\CPU|DL[3]~3_combout )))) # (!\CPU|AD[6]~1_combout  & (\CPU|Add7~6_combout  & (!\CPU|AD[6]~2_combout )))

	.dataa(\CPU|Add7~6_combout ),
	.datab(\CPU|AD[6]~1_combout ),
	.datac(\CPU|AD[6]~2_combout ),
	.datad(\CPU|DL[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|AD~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~10 .lut_mask = 16'hCEC2;
defparam \CPU|AD~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
fiftyfivenm_lcell_comb \CPU|AD~11 (
// Equation(s):
// \CPU|AD~11_combout  = (\CPU|AD[6]~2_combout  & ((\CPU|AD~10_combout  & ((\CPU|Add11~6_combout ))) # (!\CPU|AD~10_combout  & (\CPU|Add12~6_combout )))) # (!\CPU|AD[6]~2_combout  & (((\CPU|AD~10_combout ))))

	.dataa(\CPU|Add12~6_combout ),
	.datab(\CPU|Add11~6_combout ),
	.datac(\CPU|AD[6]~2_combout ),
	.datad(\CPU|AD~10_combout ),
	.cin(gnd),
	.combout(\CPU|AD~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~11 .lut_mask = 16'hCFA0;
defparam \CPU|AD~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \CPU|AD[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~11_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[3] .is_wysiwyg = "true";
defparam \CPU|AD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
fiftyfivenm_lcell_comb \CPU|Selector28~0 (
// Equation(s):
// \CPU|Selector28~0_combout  = (\CPU|Selector26~0_combout  & (((\CPU|Selector26~1_combout )))) # (!\CPU|Selector26~0_combout  & ((\CPU|Selector26~1_combout  & ((\CPU|AD [3]))) # (!\CPU|Selector26~1_combout  & (\CPU|S [3]))))

	.dataa(\CPU|S [3]),
	.datab(\CPU|Selector26~0_combout ),
	.datac(\CPU|Selector26~1_combout ),
	.datad(\CPU|AD [3]),
	.cin(gnd),
	.combout(\CPU|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector28~0 .lut_mask = 16'hF2C2;
defparam \CPU|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
fiftyfivenm_lcell_comb \CPU|Selector28~1 (
// Equation(s):
// \CPU|Selector28~1_combout  = (\CPU|Selector26~0_combout  & ((\CPU|Selector28~0_combout  & (\CPU|PCAdder[3]~3_combout )) # (!\CPU|Selector28~0_combout  & ((\CPU|BAL [3]))))) # (!\CPU|Selector26~0_combout  & (((\CPU|Selector28~0_combout ))))

	.dataa(\CPU|PCAdder[3]~3_combout ),
	.datab(\CPU|Selector26~0_combout ),
	.datac(\CPU|Selector28~0_combout ),
	.datad(\CPU|BAL [3]),
	.cin(gnd),
	.combout(\CPU|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector28~1 .lut_mask = 16'hBCB0;
defparam \CPU|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
fiftyfivenm_lcell_comb \CPU|Add7~8 (
// Equation(s):
// \CPU|Add7~8_combout  = (\CPU|AD [4] & (\CPU|Add7~7  $ (GND))) # (!\CPU|AD [4] & (!\CPU|Add7~7  & VCC))
// \CPU|Add7~9  = CARRY((\CPU|AD [4] & !\CPU|Add7~7 ))

	.dataa(\CPU|AD [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~7 ),
	.combout(\CPU|Add7~8_combout ),
	.cout(\CPU|Add7~9 ));
// synopsys translate_off
defparam \CPU|Add7~8 .lut_mask = 16'hA50A;
defparam \CPU|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
fiftyfivenm_lcell_comb \CPU|Add12~8 (
// Equation(s):
// \CPU|Add12~8_combout  = ((\CPU|X [4] $ (\CPU|AD [4] $ (!\CPU|Add12~7 )))) # (GND)
// \CPU|Add12~9  = CARRY((\CPU|X [4] & ((\CPU|AD [4]) # (!\CPU|Add12~7 ))) # (!\CPU|X [4] & (\CPU|AD [4] & !\CPU|Add12~7 )))

	.dataa(\CPU|X [4]),
	.datab(\CPU|AD [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~7 ),
	.combout(\CPU|Add12~8_combout ),
	.cout(\CPU|Add12~9 ));
// synopsys translate_off
defparam \CPU|Add12~8 .lut_mask = 16'h698E;
defparam \CPU|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
fiftyfivenm_lcell_comb \CPU|AD~12 (
// Equation(s):
// \CPU|AD~12_combout  = (\CPU|AD[6]~1_combout  & (((\CPU|AD[6]~2_combout )))) # (!\CPU|AD[6]~1_combout  & ((\CPU|AD[6]~2_combout  & ((\CPU|Add12~8_combout ))) # (!\CPU|AD[6]~2_combout  & (\CPU|Add7~8_combout ))))

	.dataa(\CPU|AD[6]~1_combout ),
	.datab(\CPU|Add7~8_combout ),
	.datac(\CPU|Add12~8_combout ),
	.datad(\CPU|AD[6]~2_combout ),
	.cin(gnd),
	.combout(\CPU|AD~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~12 .lut_mask = 16'hFA44;
defparam \CPU|AD~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
fiftyfivenm_lcell_comb \CPU|Add11~8 (
// Equation(s):
// \CPU|Add11~8_combout  = ((\CPU|Y [4] $ (\CPU|AD [4] $ (!\CPU|Add11~7 )))) # (GND)
// \CPU|Add11~9  = CARRY((\CPU|Y [4] & ((\CPU|AD [4]) # (!\CPU|Add11~7 ))) # (!\CPU|Y [4] & (\CPU|AD [4] & !\CPU|Add11~7 )))

	.dataa(\CPU|Y [4]),
	.datab(\CPU|AD [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~7 ),
	.combout(\CPU|Add11~8_combout ),
	.cout(\CPU|Add11~9 ));
// synopsys translate_off
defparam \CPU|Add11~8 .lut_mask = 16'h698E;
defparam \CPU|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
fiftyfivenm_lcell_comb \CPU|AD~13 (
// Equation(s):
// \CPU|AD~13_combout  = (\CPU|AD[6]~1_combout  & ((\CPU|AD~12_combout  & ((\CPU|Add11~8_combout ))) # (!\CPU|AD~12_combout  & (\CPU|DL[4]~4_combout )))) # (!\CPU|AD[6]~1_combout  & (((\CPU|AD~12_combout ))))

	.dataa(\CPU|AD[6]~1_combout ),
	.datab(\CPU|DL[4]~4_combout ),
	.datac(\CPU|AD~12_combout ),
	.datad(\CPU|Add11~8_combout ),
	.cin(gnd),
	.combout(\CPU|AD~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~13 .lut_mask = 16'hF858;
defparam \CPU|AD~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N31
dffeas \CPU|AD[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~13_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[4] .is_wysiwyg = "true";
defparam \CPU|AD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
fiftyfivenm_lcell_comb \CPU|Add11~10 (
// Equation(s):
// \CPU|Add11~10_combout  = (\CPU|Y [5] & ((\CPU|AD [5] & (\CPU|Add11~9  & VCC)) # (!\CPU|AD [5] & (!\CPU|Add11~9 )))) # (!\CPU|Y [5] & ((\CPU|AD [5] & (!\CPU|Add11~9 )) # (!\CPU|AD [5] & ((\CPU|Add11~9 ) # (GND)))))
// \CPU|Add11~11  = CARRY((\CPU|Y [5] & (!\CPU|AD [5] & !\CPU|Add11~9 )) # (!\CPU|Y [5] & ((!\CPU|Add11~9 ) # (!\CPU|AD [5]))))

	.dataa(\CPU|Y [5]),
	.datab(\CPU|AD [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~9 ),
	.combout(\CPU|Add11~10_combout ),
	.cout(\CPU|Add11~11 ));
// synopsys translate_off
defparam \CPU|Add11~10 .lut_mask = 16'h9617;
defparam \CPU|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
fiftyfivenm_lcell_comb \CPU|Add12~10 (
// Equation(s):
// \CPU|Add12~10_combout  = (\CPU|X [5] & ((\CPU|AD [5] & (\CPU|Add12~9  & VCC)) # (!\CPU|AD [5] & (!\CPU|Add12~9 )))) # (!\CPU|X [5] & ((\CPU|AD [5] & (!\CPU|Add12~9 )) # (!\CPU|AD [5] & ((\CPU|Add12~9 ) # (GND)))))
// \CPU|Add12~11  = CARRY((\CPU|X [5] & (!\CPU|AD [5] & !\CPU|Add12~9 )) # (!\CPU|X [5] & ((!\CPU|Add12~9 ) # (!\CPU|AD [5]))))

	.dataa(\CPU|X [5]),
	.datab(\CPU|AD [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~9 ),
	.combout(\CPU|Add12~10_combout ),
	.cout(\CPU|Add12~11 ));
// synopsys translate_off
defparam \CPU|Add12~10 .lut_mask = 16'h9617;
defparam \CPU|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
fiftyfivenm_lcell_comb \CPU|Add7~10 (
// Equation(s):
// \CPU|Add7~10_combout  = (\CPU|AD [5] & (!\CPU|Add7~9 )) # (!\CPU|AD [5] & ((\CPU|Add7~9 ) # (GND)))
// \CPU|Add7~11  = CARRY((!\CPU|Add7~9 ) # (!\CPU|AD [5]))

	.dataa(gnd),
	.datab(\CPU|AD [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~9 ),
	.combout(\CPU|Add7~10_combout ),
	.cout(\CPU|Add7~11 ));
// synopsys translate_off
defparam \CPU|Add7~10 .lut_mask = 16'h3C3F;
defparam \CPU|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
fiftyfivenm_lcell_comb \CPU|AD~3 (
// Equation(s):
// \CPU|AD~3_combout  = (\CPU|AD[6]~2_combout  & ((\CPU|Add12~10_combout ) # ((\CPU|AD[6]~1_combout )))) # (!\CPU|AD[6]~2_combout  & (((\CPU|Add7~10_combout  & !\CPU|AD[6]~1_combout ))))

	.dataa(\CPU|AD[6]~2_combout ),
	.datab(\CPU|Add12~10_combout ),
	.datac(\CPU|Add7~10_combout ),
	.datad(\CPU|AD[6]~1_combout ),
	.cin(gnd),
	.combout(\CPU|AD~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~3 .lut_mask = 16'hAAD8;
defparam \CPU|AD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
fiftyfivenm_lcell_comb \CPU|AD~4 (
// Equation(s):
// \CPU|AD~4_combout  = (\CPU|AD[6]~1_combout  & ((\CPU|AD~3_combout  & (\CPU|Add11~10_combout )) # (!\CPU|AD~3_combout  & ((\CPU|DL[5]~5_combout ))))) # (!\CPU|AD[6]~1_combout  & (((\CPU|AD~3_combout ))))

	.dataa(\CPU|AD[6]~1_combout ),
	.datab(\CPU|Add11~10_combout ),
	.datac(\CPU|AD~3_combout ),
	.datad(\CPU|DL[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|AD~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~4 .lut_mask = 16'hDAD0;
defparam \CPU|AD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \CPU|AD[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~4_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[5] .is_wysiwyg = "true";
defparam \CPU|AD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
fiftyfivenm_lcell_comb \CPU|Selector26~2 (
// Equation(s):
// \CPU|Selector26~2_combout  = (\CPU|Selector26~0_combout  & (((\CPU|Selector26~1_combout )))) # (!\CPU|Selector26~0_combout  & ((\CPU|Selector26~1_combout  & ((\CPU|AD [5]))) # (!\CPU|Selector26~1_combout  & (\CPU|S [5]))))

	.dataa(\CPU|S [5]),
	.datab(\CPU|Selector26~0_combout ),
	.datac(\CPU|Selector26~1_combout ),
	.datad(\CPU|AD [5]),
	.cin(gnd),
	.combout(\CPU|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector26~2 .lut_mask = 16'hF2C2;
defparam \CPU|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
fiftyfivenm_lcell_comb \CPU|Selector26~3 (
// Equation(s):
// \CPU|Selector26~3_combout  = (\CPU|Selector26~2_combout  & (((\CPU|PCAdder[5]~5_combout ) # (!\CPU|Selector26~0_combout )))) # (!\CPU|Selector26~2_combout  & (\CPU|BAL [5] & (\CPU|Selector26~0_combout )))

	.dataa(\CPU|Selector26~2_combout ),
	.datab(\CPU|BAL [5]),
	.datac(\CPU|Selector26~0_combout ),
	.datad(\CPU|PCAdder[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector26~3 .lut_mask = 16'hEA4A;
defparam \CPU|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
fiftyfivenm_lcell_comb \CPU|Selector25~0 (
// Equation(s):
// \CPU|Selector25~0_combout  = (\CPU|Selector26~0_combout  & (((\CPU|BAL [6]) # (\CPU|Selector26~1_combout )))) # (!\CPU|Selector26~0_combout  & (\CPU|S [6] & ((!\CPU|Selector26~1_combout ))))

	.dataa(\CPU|S [6]),
	.datab(\CPU|BAL [6]),
	.datac(\CPU|Selector26~0_combout ),
	.datad(\CPU|Selector26~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector25~0 .lut_mask = 16'hF0CA;
defparam \CPU|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N9
dffeas \CPU|Y[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[6] .is_wysiwyg = "true";
defparam \CPU|Y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
fiftyfivenm_lcell_comb \CPU|Add11~12 (
// Equation(s):
// \CPU|Add11~12_combout  = ((\CPU|AD [6] $ (\CPU|Y [6] $ (!\CPU|Add11~11 )))) # (GND)
// \CPU|Add11~13  = CARRY((\CPU|AD [6] & ((\CPU|Y [6]) # (!\CPU|Add11~11 ))) # (!\CPU|AD [6] & (\CPU|Y [6] & !\CPU|Add11~11 )))

	.dataa(\CPU|AD [6]),
	.datab(\CPU|Y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add11~11 ),
	.combout(\CPU|Add11~12_combout ),
	.cout(\CPU|Add11~13 ));
// synopsys translate_off
defparam \CPU|Add11~12 .lut_mask = 16'h698E;
defparam \CPU|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
fiftyfivenm_lcell_comb \CPU|Add7~12 (
// Equation(s):
// \CPU|Add7~12_combout  = (\CPU|AD [6] & (\CPU|Add7~11  $ (GND))) # (!\CPU|AD [6] & (!\CPU|Add7~11  & VCC))
// \CPU|Add7~13  = CARRY((\CPU|AD [6] & !\CPU|Add7~11 ))

	.dataa(gnd),
	.datab(\CPU|AD [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~11 ),
	.combout(\CPU|Add7~12_combout ),
	.cout(\CPU|Add7~13 ));
// synopsys translate_off
defparam \CPU|Add7~12 .lut_mask = 16'hC30C;
defparam \CPU|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
fiftyfivenm_lcell_comb \CPU|Add12~12 (
// Equation(s):
// \CPU|Add12~12_combout  = ((\CPU|AD [6] $ (\CPU|X [6] $ (!\CPU|Add12~11 )))) # (GND)
// \CPU|Add12~13  = CARRY((\CPU|AD [6] & ((\CPU|X [6]) # (!\CPU|Add12~11 ))) # (!\CPU|AD [6] & (\CPU|X [6] & !\CPU|Add12~11 )))

	.dataa(\CPU|AD [6]),
	.datab(\CPU|X [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add12~11 ),
	.combout(\CPU|Add12~12_combout ),
	.cout(\CPU|Add12~13 ));
// synopsys translate_off
defparam \CPU|Add12~12 .lut_mask = 16'h698E;
defparam \CPU|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
fiftyfivenm_lcell_comb \CPU|AD~6 (
// Equation(s):
// \CPU|AD~6_combout  = (\CPU|AD[6]~1_combout  & (((\CPU|AD[6]~2_combout )))) # (!\CPU|AD[6]~1_combout  & ((\CPU|AD[6]~2_combout  & ((\CPU|Add12~12_combout ))) # (!\CPU|AD[6]~2_combout  & (\CPU|Add7~12_combout ))))

	.dataa(\CPU|Add7~12_combout ),
	.datab(\CPU|AD[6]~1_combout ),
	.datac(\CPU|AD[6]~2_combout ),
	.datad(\CPU|Add12~12_combout ),
	.cin(gnd),
	.combout(\CPU|AD~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~6 .lut_mask = 16'hF2C2;
defparam \CPU|AD~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
fiftyfivenm_lcell_comb \CPU|AD~7 (
// Equation(s):
// \CPU|AD~7_combout  = (\CPU|AD[6]~1_combout  & ((\CPU|AD~6_combout  & ((\CPU|Add11~12_combout ))) # (!\CPU|AD~6_combout  & (\CPU|DL[6]~6_combout )))) # (!\CPU|AD[6]~1_combout  & (((\CPU|AD~6_combout ))))

	.dataa(\CPU|DL[6]~6_combout ),
	.datab(\CPU|AD[6]~1_combout ),
	.datac(\CPU|Add11~12_combout ),
	.datad(\CPU|AD~6_combout ),
	.cin(gnd),
	.combout(\CPU|AD~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~7 .lut_mask = 16'hF388;
defparam \CPU|AD~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N25
dffeas \CPU|AD[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~7_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[6] .is_wysiwyg = "true";
defparam \CPU|AD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
fiftyfivenm_lcell_comb \CPU|Selector25~1 (
// Equation(s):
// \CPU|Selector25~1_combout  = (\CPU|Selector26~1_combout  & ((\CPU|Selector25~0_combout  & (\CPU|PCAdder[6]~6_combout )) # (!\CPU|Selector25~0_combout  & ((\CPU|AD [6]))))) # (!\CPU|Selector26~1_combout  & (\CPU|Selector25~0_combout ))

	.dataa(\CPU|Selector26~1_combout ),
	.datab(\CPU|Selector25~0_combout ),
	.datac(\CPU|PCAdder[6]~6_combout ),
	.datad(\CPU|AD [6]),
	.cin(gnd),
	.combout(\CPU|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector25~1 .lut_mask = 16'hE6C4;
defparam \CPU|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
fiftyfivenm_lcell_comb \CPU|Add11~14 (
// Equation(s):
// \CPU|Add11~14_combout  = \CPU|Y [7] $ (\CPU|Add11~13  $ (\CPU|AD [7]))

	.dataa(\CPU|Y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|AD [7]),
	.cin(\CPU|Add11~13 ),
	.combout(\CPU|Add11~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add11~14 .lut_mask = 16'hA55A;
defparam \CPU|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
fiftyfivenm_lcell_comb \CPU|Add12~14 (
// Equation(s):
// \CPU|Add12~14_combout  = \CPU|AD [7] $ (\CPU|Add12~13  $ (\CPU|X [7]))

	.dataa(\CPU|AD [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|X [7]),
	.cin(\CPU|Add12~13 ),
	.combout(\CPU|Add12~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add12~14 .lut_mask = 16'hA55A;
defparam \CPU|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
fiftyfivenm_lcell_comb \CPU|Add7~14 (
// Equation(s):
// \CPU|Add7~14_combout  = \CPU|Add7~13  $ (\CPU|AD [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|AD [7]),
	.cin(\CPU|Add7~13 ),
	.combout(\CPU|Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add7~14 .lut_mask = 16'h0FF0;
defparam \CPU|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
fiftyfivenm_lcell_comb \CPU|AD~8 (
// Equation(s):
// \CPU|AD~8_combout  = (\CPU|AD[6]~2_combout  & (((\CPU|AD[6]~1_combout )))) # (!\CPU|AD[6]~2_combout  & ((\CPU|AD[6]~1_combout  & ((\CPU|DL[7]~7_combout ))) # (!\CPU|AD[6]~1_combout  & (\CPU|Add7~14_combout ))))

	.dataa(\CPU|AD[6]~2_combout ),
	.datab(\CPU|Add7~14_combout ),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(\CPU|AD[6]~1_combout ),
	.cin(gnd),
	.combout(\CPU|AD~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~8 .lut_mask = 16'hFA44;
defparam \CPU|AD~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
fiftyfivenm_lcell_comb \CPU|AD~9 (
// Equation(s):
// \CPU|AD~9_combout  = (\CPU|AD[6]~2_combout  & ((\CPU|AD~8_combout  & (\CPU|Add11~14_combout )) # (!\CPU|AD~8_combout  & ((\CPU|Add12~14_combout ))))) # (!\CPU|AD[6]~2_combout  & (((\CPU|AD~8_combout ))))

	.dataa(\CPU|Add11~14_combout ),
	.datab(\CPU|Add12~14_combout ),
	.datac(\CPU|AD[6]~2_combout ),
	.datad(\CPU|AD~8_combout ),
	.cin(gnd),
	.combout(\CPU|AD~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~9 .lut_mask = 16'hAFC0;
defparam \CPU|AD~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \CPU|AD[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~9_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[7] .is_wysiwyg = "true";
defparam \CPU|AD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
fiftyfivenm_lcell_comb \CPU|Selector24~0 (
// Equation(s):
// \CPU|Selector24~0_combout  = (\CPU|Selector26~1_combout  & ((\CPU|Selector26~0_combout ) # ((\CPU|AD [7])))) # (!\CPU|Selector26~1_combout  & (!\CPU|Selector26~0_combout  & (\CPU|S [7])))

	.dataa(\CPU|Selector26~1_combout ),
	.datab(\CPU|Selector26~0_combout ),
	.datac(\CPU|S [7]),
	.datad(\CPU|AD [7]),
	.cin(gnd),
	.combout(\CPU|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector24~0 .lut_mask = 16'hBA98;
defparam \CPU|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
fiftyfivenm_lcell_comb \CPU|Selector24~1 (
// Equation(s):
// \CPU|Selector24~1_combout  = (\CPU|Selector24~0_combout  & ((\CPU|PCAdder[7]~7_combout ) # ((!\CPU|Selector26~0_combout )))) # (!\CPU|Selector24~0_combout  & (((\CPU|Selector26~0_combout  & \CPU|BAL [7]))))

	.dataa(\CPU|Selector24~0_combout ),
	.datab(\CPU|PCAdder[7]~7_combout ),
	.datac(\CPU|Selector26~0_combout ),
	.datad(\CPU|BAL [7]),
	.cin(gnd),
	.combout(\CPU|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector24~1 .lut_mask = 16'hDA8A;
defparam \CPU|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
fiftyfivenm_lcell_comb \CPU|Selector23~0 (
// Equation(s):
// \CPU|Selector23~0_combout  = (\CPU|PC [8] & (((\CPU|BAH [0] & \CPU|Set_Addr_To_r.Set_Addr_To_BA~q )) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ))) # (!\CPU|PC [8] & (\CPU|BAH [0] & ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ))))

	.dataa(\CPU|PC [8]),
	.datab(\CPU|BAH [0]),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.cin(gnd),
	.combout(\CPU|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector23~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~12 (
// Equation(s):
// \CPU|mcode|Mux108~12_combout  = (!\CPU|IR [5] & (\CPU|Equal0~4_combout  & (!\CPU|IR [3] & \CPU|IR [6])))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|Equal0~4_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~12 .lut_mask = 16'h0400;
defparam \CPU|mcode|Mux108~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~8 (
// Equation(s):
// \CPU|mcode|Mux108~8_combout  = (\CPU|MCycle [1] & (((\CPU|IR [5] & \CPU|MCycle [0])) # (!\CPU|IR [3]))) # (!\CPU|MCycle [1] & (((!\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [5]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~8 .lut_mask = 16'hA277;
defparam \CPU|mcode|Mux108~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~9 (
// Equation(s):
// \CPU|mcode|Mux108~9_combout  = (\CPU|mcode|Mux108~12_combout ) # ((!\CPU|MCycle [2] & \CPU|mcode|Mux108~8_combout ))

	.dataa(\CPU|MCycle [2]),
	.datab(gnd),
	.datac(\CPU|mcode|Mux108~12_combout ),
	.datad(\CPU|mcode|Mux108~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~9 .lut_mask = 16'hF5F0;
defparam \CPU|mcode|Mux108~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~7 (
// Equation(s):
// \CPU|mcode|Mux108~7_combout  = (\CPU|mcode|Mux122~0_combout  & (\CPU|mcode|Mux108~6_combout  & (\CPU|IR [5] & \CPU|IR [6])))

	.dataa(\CPU|mcode|Mux122~0_combout ),
	.datab(\CPU|mcode|Mux108~6_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~7 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux108~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~10 (
// Equation(s):
// \CPU|mcode|Mux108~10_combout  = (\CPU|mcode|Mux108~7_combout ) # ((\CPU|mcode|Mux108~9_combout  & (!\CPU|IR [7] & \CPU|mcode|Mux255~0_combout )))

	.dataa(\CPU|mcode|Mux108~9_combout ),
	.datab(\CPU|mcode|Mux108~7_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~10 .lut_mask = 16'hCECC;
defparam \CPU|mcode|Mux108~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux248~0 (
// Equation(s):
// \CPU|mcode|Mux248~0_combout  = (\CPU|mcode|Mux108~10_combout  & (\CPU|mcode|Mux263~4_combout  & !\CPU|Break~1_combout ))

	.dataa(\CPU|mcode|Mux108~10_combout ),
	.datab(gnd),
	.datac(\CPU|mcode|Mux263~4_combout ),
	.datad(\CPU|Break~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux248~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux248~0 .lut_mask = 16'h00A0;
defparam \CPU|mcode|Mux248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N21
dffeas \CPU|Set_Addr_To_r.Set_Addr_To_SP (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux248~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Set_Addr_To_r.Set_Addr_To_SP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Set_Addr_To_r.Set_Addr_To_SP .is_wysiwyg = "true";
defparam \CPU|Set_Addr_To_r.Set_Addr_To_SP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
fiftyfivenm_lcell_comb \CPU|Selector23~1 (
// Equation(s):
// \CPU|Selector23~1_combout  = (\CPU|Selector23~0_combout ) # (\CPU|Set_Addr_To_r.Set_Addr_To_SP~q )

	.dataa(gnd),
	.datab(\CPU|Selector23~0_combout ),
	.datac(gnd),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_SP~q ),
	.cin(gnd),
	.combout(\CPU|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector23~1 .lut_mask = 16'hFFCC;
defparam \CPU|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
fiftyfivenm_lcell_comb \CPU|Selector22~0 (
// Equation(s):
// \CPU|Selector22~0_combout  = (\CPU|PC [9] & (((\CPU|BAH [1] & \CPU|Set_Addr_To_r.Set_Addr_To_BA~q )) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ))) # (!\CPU|PC [9] & (\CPU|BAH [1] & ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ))))

	.dataa(\CPU|PC [9]),
	.datab(\CPU|BAH [1]),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.cin(gnd),
	.combout(\CPU|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector22~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
fiftyfivenm_lcell_comb \CPU|Selector21~0 (
// Equation(s):
// \CPU|Selector21~0_combout  = (\CPU|BAH [2] & ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ) # ((!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & \CPU|PC [10])))) # (!\CPU|BAH [2] & (((!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & \CPU|PC [10]))))

	.dataa(\CPU|BAH [2]),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|PC [10]),
	.cin(gnd),
	.combout(\CPU|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector21~0 .lut_mask = 16'h8F88;
defparam \CPU|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
fiftyfivenm_lcell_comb \CPU|Selector19~0 (
// Equation(s):
// \CPU|Selector19~0_combout  = (\CPU|PC [12] & (((\CPU|BAH [4] & \CPU|Set_Addr_To_r.Set_Addr_To_BA~q )) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ))) # (!\CPU|PC [12] & (((\CPU|BAH [4] & \CPU|Set_Addr_To_r.Set_Addr_To_BA~q ))))

	.dataa(\CPU|PC [12]),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datac(\CPU|BAH [4]),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.cin(gnd),
	.combout(\CPU|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector19~0 .lut_mask = 16'hF222;
defparam \CPU|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hA0A45508006C686C48448B086090E2982D373CC169A91A3588B11A2942F2C6E92E3528845068D1E3C78D9CB82540506E8A2C914868400485540107909778085208A828F85288A881A4A75AD11C00A65BC35A242542020CD796374D6288485A145B52A335E58F9B4DD0ABC5EA7A6B40BAABCB1F1496C8841AF2EDCA407A5202D70D0962E659A231931A535C2A120A0E6EC9FF6F758AD50229AF58FC8A8D04C68D87A52418B32922C87114E821D9410690146444CCCCCC580931F22991A3F2AEC2E829142D4311028E3864AB0D291188558E141370C31118611B54AA8546DE1110888ECC529927051210A27994C411BCFFE10CA0A0865054955334A8A190885037;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h94C71245D1084298E14A66212320905198C84AA51EC8851650AC10AB29080408416C33CC431E28E69E328A2BF7D15BC3D12526531D4B98272322E209EF34B3A5A7F68465086A1306E908A10A8509548887A10520A41307D15B4118884337FF22220660225450D4C28D06C43621112A62145281AE640462610BD454D288D06C10A291128608510111280C808D389D50446A6A4634528A5384627889E8C106318C682D5347A3447C119AB084639BC47C88D1E2284508545146508C518215652100A34A1E22888880124D111119362A82208B3102D109220C445B7306DE76A34525B199107B3222CED982334529116E4666DAF122AD1B551D878C07EC9A484110A2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h01142080841A247A010315830C2460C9860D90148C21155401300F909228E3DE3D288FF59F58AA88090E01661214E8015A5A5A5D6A665CC4CDAC8540849882533A8C808998C444CE5A9122A631116A95E252A4009148A11ECCCC4444025AE0E642184D498654639B002026F2379444EDB2369100081982A21615413B4071051A28B1A829A058662678CC67118819A4DB094CD12909C612644709B7333085A21646D814D9B9C51F860B860A81020431040A86394022D8138CCC8F462032220015600401004000022318CA28506064A270903246423422194D98181182531010C8400A411C4091D8620C0CB8218ECD83527898624D463C63C2118E863C18F863A6;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h422448AE4110446E2088ED716537737769B9BB994DCA7FFFFFDF99806CB9B9337372B9BC9861720DE46E670B3FFFFC20FE08DCFF7700001BBFFFF84E607FE000033001FEEDDFE28586E9D5601201069C03482101068800A0041051C71575D06904280048001A7B0D208555208008880088020080432CC0FE2002AEE8001CC3800FD50102CB5A0105349A692408492243688820A4C821B5110414990436900135941048008000300A25A4D3411100144B49A6900110037A203492042493200300003FF055555515A20AA000800000000CAD2824A60FFFF98504D0250000000526812416104A21800698A88E886A80040511100404140401551D07A60000033333;
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N18
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \CPU|Selector17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector17~0_combout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N19
dffeas \PRGROM|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\PRGROM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N4
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \CPU|Selector18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector18~0_combout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N5
dffeas \PRGROM|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\PRGROM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \PRGROM|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hC20000000400000025541821721C91110FD75F2E302647FC04302404B80A28957AAB0008000000016330FD7FFF901BC431884313C1F9E4617C1E1450A27F0B081B8A9F7E0706A6BA25FC53F87BC80035AD6A2ED713E8F7B72405C8B56A519CE2BD1F02395E1360D8CCEC99F76F3302357548FF9421CCCF2B09BF92BCDD3932EC6CBC01311DCD417EBB440C313C1FBF57B343C001C38482A80822222A22A0A02204400021B01B27B1C2441436D81D62690C600B04A3A9E1EFFDDFA761D812062402028488A12228488A1223333333373333337377333333333737733373333373333672EE6299CE7377377737777373333737733737333B0EC36308C333737610;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hC30108E651642CE733337777333777777337733773733BC818C328D310C7FFFDDFDFFF37BFFE7FFFBFF7FBCDDFF7F67FFEFBF7E3377FFDF7E6EFFEF7B9EDFEFFFFE7DFFCE77FFBFFB33337604081B1C6533939892C6543898284C027FC286AAAB428B49E9D3D3D2F2764903FC0ADDDD8273EE3B8EE3FAE2CD43538A35E8A28FF68E8907EBD7AE3AF733AA754EA9DF74EE9DD37EC62314044FA593482145784BA07A7A5808AD6CD502AAC306F0B0AC092BD8525D1745932D02C632D145913009344514C8B19C9358CE6DC098062B1B180342825A3013020422B8268857010D7F24926EFF54D4489808B8892492010411485BCA54AF8C410410468D39CE78739CE;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h2808A9C179358D4D86A7696BC8BCB4C450E20700DB82118403CE6CA119E138C0C1AD8A46A3B28447847B182860602D8783000C96DE83FAD1B490F975063119E1344138C631CE883E8833B147CFE9E7312D18CA088CED1F39FD98826E7F461F8888E65183212B1461F028CEC532D9445114628B09FF11A7196823DF208660520A82073010870F11199D602173BCE6733A8C3C887A5139F840810206E0C2D09868D2C218432CC8355DC5D2723FB90EF58E8CC6711BE3E8980A75B8C7DA000124AB884FD7A22531392477582C8625B9CA430203038FEC589A230C7F62C4D118620714224786E049B892490439110891E138102E240001288C6230FAAEF2E9311FF2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h35B7045118E6885F84337EBDA05542ACFC34CF7948712A35FCF46A528195A43F6D4D4A788C2BE774080DB53B76DE6E5E6E33327772777111C9FEC3ED8B42DB8AD1513C9391164B41665A34F2C2D673843451C919399D11944F97DB6728A95B41772D0ED3C725A1ED89F06D89AC4D2227C668BA723FCB28C70960C68C7C6F368C5152BB75B845769DBE2243294E6222911E5941DE53EBEF368C5152AE1365FCB2839C9E4CB325060B19E43F83863B4813B59D1CCCCCDFD80268E579B68F8C10F9C88D1B39087363CDE9B898984FA0EAE24BAD8973A4CAB1DB62BD8398465233D0D4D31FBBFB1FBEC4444D2D42E574B72D0B968544D2D305A3888C8A10CD2ABB8B;
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
fiftyfivenm_lcell_comb \BUS|LessThan0~1 (
// Equation(s):
// \BUS|LessThan0~1_combout  = (!\CPU|Selector18~0_combout  & !\CPU|Selector17~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector18~0_combout ),
	.datad(\CPU|Selector17~0_combout ),
	.cin(gnd),
	.combout(\BUS|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|LessThan0~1 .lut_mask = 16'h000F;
defparam \BUS|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hA0A45508006C686C48448B086090E2982D373CC169A91A3588B11A2942F2C6E92E3528845068D1E3C78D9CB82540506E8A2C914868400485540107909778085208A828F85288A881A4A75AD11C00A65BC35A242542020CD796374D6288485A145B52A335E58F9B4DD0ABC5EA7A6B40BAABCB1F1496C8841AF2EDCA407A5202D70D0962E659A231931A535C2A120A0E6EC9FF6F758AD50229AF58FC8A8D04C68D87A52418B32922C87114E821D9410690146444CCCCCC580931F22991A3F2AEC2E829142D4311028E3864AB0D291188558E141370C31118611B54AA8546DE1110888ECC529927051210A27994C411BCFFE10CA0A0865054955334A8A190885037;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h94C71245D1084298E14A66212320905198C84AA51EC8851650AC10AB29080408416C33CC431E28E69E328A2BF7D15BC3D12526531D4B98272322E209EF34B3A5A7F68465086A1306E908A10A8509548887A10520A41307D15B4118884337FF22220660225450D4C28D06C43621112A62145281AE640462610BD454D288D06C10A291128608510111280C808D389D50446A6A4634528A5384627889E8C106318C682D5347A3447C119AB084639BC47C88D1E2284508545146508C518215652100A34A1E22888880124D111119362A82208B3102D109220C445B7306DE76A34525B199107B3222CED982334529116E4666DAF122AD1B551D878C07EC9A484110A2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h01142080841A247A010315830C2460C9860D90148C21155401300F909228E3DE3D288FF59F58AA88090E01661214E8015A5A5A5D6A665CC4CDAC8540849882533A8C808998C444CE5A9122A631116A95E252A4009148A11ECCCC4444025AE0E642184D498654639B002026F2379444EDB2369100081982A21615413B4071051A28B1A829A058662678CC67118819A4DB094CD12909C612644709B7333085A21646D814D9B9C51F860B860A81020431040A86394022D8138CCC8F462032220015600401004000022318CA28506064A270903246423422194D98181182531010C8400A411C4091D8620C0CB8218ECD83527898624D463C63C2118E863C18F863A6;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h422448AE4110446E2088ED716537737769B9BB994DCA7FFFFFDF99806CB9B9337372B9BC9861720DE46E670B3FFFFC20FE08DCFF7700001BBFFFF84E607FE000033001FEEDDFE28586E9D5601201069C03482101068800A0041051C71575D06904280048001A7B0D208555208008880088020080432CC0FE2002AEE8001CC3800FD50102CB5A0105349A692408492243688820A4C821B5110414990436900135941048008000300A25A4D3411100144B49A6900110037A203492042493200300003FF055555515A20AA000800000000CAD2824A60FFFF98504D0250000000526812416104A21800698A88E886A80040511100404140401551D07A60000033333;
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10 .lut_mask = 16'hD9C8;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N30
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout  = (\CPU|Selector18~0_combout  & \CPU|Selector17~0_combout )

	.dataa(gnd),
	.datab(\CPU|Selector18~0_combout ),
	.datac(gnd),
	.datad(\CPU|Selector17~0_combout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2 .lut_mask = 16'hCC00;
defparam \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'hC20000000400000025541821721C91110FD75F2E302647FC04302404B80A28957AAB0008000000016330FD7FFF901BC431884313C1F9E4617C1E1450A27F0B081B8A9F7E0706A6BA25FC53F87BC80035AD6A2ED713E8F7B72405C8B56A519CE2BD1F02395E1360D8CCEC99F76F3302357548FF9421CCCF2B09BF92BCDD3932EC6CBC01311DCD417EBB440C313C1FBF57B343C001C38482A80822222A22A0A02204400021B01B27B1C2441436D81D62690C600B04A3A9E1EFFDDFA761D812062402028488A12228488A1223333333373333337377333333333737733373333373333672EE6299CE7377377737777373333737733737333B0EC36308C333737610;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hC30108E651642CE733337777333777777337733773733BC818C328D310C7FFFDDFDFFF37BFFE7FFFBFF7FBCDDFF7F67FFEFBF7E3377FFDF7E6EFFEF7B9EDFEFFFFE7DFFCE77FFBFFB33337604081B1C6533939892C6543898284C027FC286AAAB428B49E9D3D3D2F2764903FC0ADDDD8273EE3B8EE3FAE2CD43538A35E8A28FF68E8907EBD7AE3AF733AA754EA9DF74EE9DD37EC62314044FA593482145784BA07A7A5808AD6CD502AAC306F0B0AC092BD8525D1745932D02C632D145913009344514C8B19C9358CE6DC098062B1B180342825A3013020422B8268857010D7F24926EFF54D4489808B8892492010411485BCA54AF8C410410468D39CE78739CE;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h2808A9C179358D4D86A7696BC8BCB4C450E20700DB82118403CE6CA119E138C0C1AD8A46A3B28447847B182860602D8783000C96DE83FAD1B490F975063119E1344138C631CE883E8833B147CFE9E7312D18CA088CED1F39FD98826E7F461F8888E65183212B1461F028CEC532D9445114628B09FF11A7196823DF208660520A82073010870F11199D602173BCE6733A8C3C887A5139F840810206E0C2D09868D2C218432CC8355DC5D2723FB90EF58E8CC6711BE3E8980A75B8C7DA000124AB884FD7A22531392477582C8625B9CA430203038FEC589A230C7F62C4D118620714224786E049B892490439110891E138102E240001288C6230FAAEF2E9311FF2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h35B7045118E6885F84337EBDA05542ACFC34CF7948712A35FCF46A528195A43F6D4D4A788C2BE774080DB53B76DE6E5E6E33327772777111C9FEC3ED8B42DB8AD1513C9391164B41665A34F2C2D673843451C919399D11944F97DB6728A95B41772D0ED3C725A1ED89F06D89AC4D2227C668BA723FCB28C70960C68C7C6F368C5152BB75B845769DBE2243294E6222911E5941DE53EBEF368C5152AE1365FCB2839C9E4CB325060B19E43F83863B4813B59D1CCCCCDFD80268E579B68F8C10F9C88D1B39087363CDE9B898984FA0EAE24BAD8973A4CAB1DB62BD8398465233D0D4D31FBBFB1FBEC4444D2D42E574B72D0B968544D2D305A3888C8A10CD2ABB8B;
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~11 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  & (\PRGROM|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~11 .lut_mask = 16'hEC2C;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N6
fiftyfivenm_lcell_comb \BUS|Equal0~0 (
// Equation(s):
// \BUS|Equal0~0_combout  = (\CPU|Selector30~1_combout  & (\CPU|Selector29~1_combout  & \CPU|Selector27~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector30~1_combout ),
	.datac(\CPU|Selector29~1_combout ),
	.datad(\CPU|Selector27~1_combout ),
	.cin(gnd),
	.combout(\BUS|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Equal0~0 .lut_mask = 16'hC000;
defparam \BUS|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~24 (
// Equation(s):
// \BUS|BUS_OUT[5]~24_combout  = (!\RICOH|gfxbus|Equal0~6_combout  & (((!\BUS|Equal0~0_combout ) # (!\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout )) # (!\RICOH|gfxbus|Equal0~5_combout )))

	.dataa(\RICOH|gfxbus|Equal0~6_combout ),
	.datab(\RICOH|gfxbus|Equal0~5_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.datad(\BUS|Equal0~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~24 .lut_mask = 16'h1555;
defparam \BUS|BUS_OUT[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
fiftyfivenm_lcell_comb \RICOH|gfxbus|SPR_EN~0 (
// Equation(s):
// \RICOH|gfxbus|SPR_EN~0_combout  = (\RICOH|gfxbus|Equal0~8_combout  & (\RICOH|gfxbus|Equal0~5_combout  & (\RICOH|gfxbus|Equal4~0_combout  & \CPU|WRn_i~q )))

	.dataa(\RICOH|gfxbus|Equal0~8_combout ),
	.datab(\RICOH|gfxbus|Equal0~5_combout ),
	.datac(\RICOH|gfxbus|Equal4~0_combout ),
	.datad(\CPU|WRn_i~q ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|SPR_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|SPR_EN~0 .lut_mask = 16'h8000;
defparam \RICOH|gfxbus|SPR_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
fiftyfivenm_lcell_comb \RICOH|OAM_ADDR[5]~1 (
// Equation(s):
// \RICOH|OAM_ADDR[5]~1_combout  = ((\RICOH|gfxbus|Equal0~6_combout  & (\CPU|Selector30~1_combout  & \CPU|Selector31~1_combout ))) # (!\KEY[0]~input_o )

	.dataa(\RICOH|gfxbus|Equal0~6_combout ),
	.datab(\CPU|Selector30~1_combout ),
	.datac(\CPU|Selector31~1_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\RICOH|OAM_ADDR[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|OAM_ADDR[5]~1 .lut_mask = 16'h80FF;
defparam \RICOH|OAM_ADDR[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N29
dffeas \RICOH|OAM_ADDR[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|OAM_ADDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|OAM_ADDR[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|OAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|OAM_ADDR[0] .is_wysiwyg = "true";
defparam \RICOH|OAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
fiftyfivenm_lcell_comb \RICOH|OAM_ADDR[1]~feeder (
// Equation(s):
// \RICOH|OAM_ADDR[1]~feeder_combout  = \RICOH|mask~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|mask~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|OAM_ADDR[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|OAM_ADDR[1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|OAM_ADDR[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N31
dffeas \RICOH|OAM_ADDR[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|OAM_ADDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|OAM_ADDR[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|OAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|OAM_ADDR[1] .is_wysiwyg = "true";
defparam \RICOH|OAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \RICOH|OAM_ADDR[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|control~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|OAM_ADDR[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|OAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|OAM_ADDR[2] .is_wysiwyg = "true";
defparam \RICOH|OAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N0
fiftyfivenm_lcell_comb \RICOH|mask~0 (
// Equation(s):
// \RICOH|mask~0_combout  = (\KEY[0]~input_o  & \CPU|DL[3]~3_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[3]~3_combout ),
	.cin(gnd),
	.combout(\RICOH|mask~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|mask~0 .lut_mask = 16'hAA00;
defparam \RICOH|mask~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N21
dffeas \RICOH|OAM_ADDR[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|mask~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|OAM_ADDR[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|OAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|OAM_ADDR[3] .is_wysiwyg = "true";
defparam \RICOH|OAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
fiftyfivenm_lcell_comb \RICOH|OAM_ADDR~2 (
// Equation(s):
// \RICOH|OAM_ADDR~2_combout  = (\KEY[0]~input_o  & \CPU|DL[4]~4_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|OAM_ADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|OAM_ADDR~2 .lut_mask = 16'hA0A0;
defparam \RICOH|OAM_ADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N15
dffeas \RICOH|OAM_ADDR[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|OAM_ADDR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|OAM_ADDR[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|OAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|OAM_ADDR[4] .is_wysiwyg = "true";
defparam \RICOH|OAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
fiftyfivenm_lcell_comb \RICOH|OAM_ADDR~3 (
// Equation(s):
// \RICOH|OAM_ADDR~3_combout  = (\KEY[0]~input_o  & \CPU|DL[5]~5_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[5]~5_combout ),
	.cin(gnd),
	.combout(\RICOH|OAM_ADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|OAM_ADDR~3 .lut_mask = 16'hAA00;
defparam \RICOH|OAM_ADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N13
dffeas \RICOH|OAM_ADDR[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|OAM_ADDR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|OAM_ADDR[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|OAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|OAM_ADDR[5] .is_wysiwyg = "true";
defparam \RICOH|OAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
fiftyfivenm_lcell_comb \RICOH|OAM_ADDR~4 (
// Equation(s):
// \RICOH|OAM_ADDR~4_combout  = (\KEY[0]~input_o  & \CPU|DL[6]~6_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|OAM_ADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|OAM_ADDR~4 .lut_mask = 16'hA0A0;
defparam \RICOH|OAM_ADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N19
dffeas \RICOH|OAM_ADDR[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|OAM_ADDR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|OAM_ADDR[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|OAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|OAM_ADDR[6] .is_wysiwyg = "true";
defparam \RICOH|OAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y30_N5
dffeas \RICOH|OAM_ADDR[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|OAM_ADDR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|OAM_ADDR[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|OAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|OAM_ADDR[7] .is_wysiwyg = "true";
defparam \RICOH|OAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\RICOH|gfxbus|SPR_EN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU|DL[7]~7_combout ,\CPU|DL[6]~6_combout ,\CPU|DL[5]~5_combout ,\CPU|DL[4]~4_combout ,\CPU|DL[3]~3_combout ,\CPU|DL[2]~2_combout ,\CPU|DL[1]~1_combout ,\CPU|DL[0]~0_combout }),
	.portaaddr({\RICOH|OAM_ADDR [7],\RICOH|OAM_ADDR [6],\RICOH|OAM_ADDR [5],\RICOH|OAM_ADDR [4],\RICOH|OAM_ADDR [3],\RICOH|OAM_ADDR [2],\RICOH|OAM_ADDR [1],\RICOH|OAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ppu:RICOH|spr_ram:OAM|altsyncram:altsyncram_component|altsyncram_b4d2:auto_generated|ALTSYNCRAM";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \RICOH|OAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~149 (
// Equation(s):
// \BUS|BUS_OUT[5]~149_combout  = (\BUS|BUS_OUT[5]~24_combout  & \RICOH|OAM|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|BUS_OUT[5]~24_combout ),
	.datad(\RICOH|OAM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~149_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~149 .lut_mask = 16'hF000;
defparam \BUS|BUS_OUT[5]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~150 (
// Equation(s):
// \BUS|BUS_OUT[5]~150_combout  = (\BUS|BUS_OUT[5]~25_combout  & (((\BUS|BUS_OUT[5]~26_combout )))) # (!\BUS|BUS_OUT[5]~25_combout  & ((\BUS|BUS_OUT[5]~26_combout  & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout )) # 
// (!\BUS|BUS_OUT[5]~26_combout  & ((\BUS|BUS_OUT[5]~149_combout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.datab(\BUS|BUS_OUT[5]~25_combout ),
	.datac(\BUS|BUS_OUT[5]~26_combout ),
	.datad(\BUS|BUS_OUT[5]~149_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~150_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~150 .lut_mask = 16'hE3E0;
defparam \BUS|BUS_OUT[5]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~151 (
// Equation(s):
// \BUS|BUS_OUT[5]~151_combout  = (\BUS|BUS_OUT[5]~150_combout  & ((\RICOH|pattern|altsyncram_component|auto_generated|q_a [5]) # ((!\BUS|BUS_OUT[5]~188_combout )))) # (!\BUS|BUS_OUT[5]~150_combout  & (((\BUS|BUS_OUT[5]~148_combout  & 
// \BUS|BUS_OUT[5]~188_combout ))))

	.dataa(\RICOH|pattern|altsyncram_component|auto_generated|q_a [5]),
	.datab(\BUS|BUS_OUT[5]~148_combout ),
	.datac(\BUS|BUS_OUT[5]~150_combout ),
	.datad(\BUS|BUS_OUT[5]~188_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~151_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~151 .lut_mask = 16'hACF0;
defparam \BUS|BUS_OUT[5]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\BUS|SYSRAM_EN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU|DL[7]~7_combout ,\CPU|DL[6]~6_combout ,\CPU|DL[5]~5_combout ,\CPU|DL[4]~4_combout }),
	.portaaddr({\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,
\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SYSRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "system_ram:SYSRAM|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ALTSYNCRAM";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~152 (
// Equation(s):
// \BUS|BUS_OUT[5]~152_combout  = (\BUS|LessThan0~0_combout  & (\BUS|BUS_OUT[5]~151_combout  & ((\BUS|BUS_OUT[6]~30_combout )))) # (!\BUS|LessThan0~0_combout  & ((\SYSRAM|altsyncram_component|auto_generated|q_a [5]) # ((\BUS|BUS_OUT[5]~151_combout  & 
// \BUS|BUS_OUT[6]~30_combout ))))

	.dataa(\BUS|LessThan0~0_combout ),
	.datab(\BUS|BUS_OUT[5]~151_combout ),
	.datac(\SYSRAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\BUS|BUS_OUT[6]~30_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~152_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~152 .lut_mask = 16'hDC50;
defparam \BUS|BUS_OUT[5]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
fiftyfivenm_lcell_comb \CPU|DL[5]~5 (
// Equation(s):
// \CPU|DL[5]~5_combout  = (\BUS|BUS_OUT[7]~32_combout  & ((\CPU|Selector34~6_combout ))) # (!\BUS|BUS_OUT[7]~32_combout  & (\BUS|BUS_OUT[5]~152_combout ))

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[7]~32_combout ),
	.datac(\BUS|BUS_OUT[5]~152_combout ),
	.datad(\CPU|Selector34~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[5]~5 .lut_mask = 16'hFC30;
defparam \CPU|DL[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
fiftyfivenm_lcell_comb \CPU|BusB[5]~feeder (
// Equation(s):
// \CPU|BusB[5]~feeder_combout  = \CPU|DL[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|BusB[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|BusB[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N11
dffeas \CPU|BusB[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB[5] .is_wysiwyg = "true";
defparam \CPU|BusB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
fiftyfivenm_lcell_comb \CPU|alu|Q2_t~5 (
// Equation(s):
// \CPU|alu|Q2_t~5_combout  = (\CPU|alu|Q_t~2_combout  & ((\CPU|alu|process_2~1_combout ) # ((\CPU|BusA_r [5] & \CPU|BusB [5]))))

	.dataa(\CPU|alu|process_2~1_combout ),
	.datab(\CPU|alu|Q_t~2_combout ),
	.datac(\CPU|BusA_r [5]),
	.datad(\CPU|BusB [5]),
	.cin(gnd),
	.combout(\CPU|alu|Q2_t~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q2_t~5 .lut_mask = 16'hC888;
defparam \CPU|alu|Q2_t~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
fiftyfivenm_lcell_comb \CPU|tmpP~15 (
// Equation(s):
// \CPU|tmpP~15_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & ((\CPU|alu|Q_t~3_combout ) # ((\CPU|alu|process_1~0_combout  & \CPU|alu|Q2_t~5_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datab(\CPU|alu|Q_t~3_combout ),
	.datac(\CPU|alu|process_1~0_combout ),
	.datad(\CPU|alu|Q2_t~5_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~15 .lut_mask = 16'hA888;
defparam \CPU|tmpP~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
fiftyfivenm_lcell_comb \CPU|alu|Add3~4 (
// Equation(s):
// \CPU|alu|Add3~4_combout  = (\CPU|BusA_r [6] & ((\CPU|BusB [6] & (\CPU|alu|Add3~3  & VCC)) # (!\CPU|BusB [6] & (!\CPU|alu|Add3~3 )))) # (!\CPU|BusA_r [6] & ((\CPU|BusB [6] & (!\CPU|alu|Add3~3 )) # (!\CPU|BusB [6] & ((\CPU|alu|Add3~3 ) # (GND)))))
// \CPU|alu|Add3~5  = CARRY((\CPU|BusA_r [6] & (!\CPU|BusB [6] & !\CPU|alu|Add3~3 )) # (!\CPU|BusA_r [6] & ((!\CPU|alu|Add3~3 ) # (!\CPU|BusB [6]))))

	.dataa(\CPU|BusA_r [6]),
	.datab(\CPU|BusB [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add3~3 ),
	.combout(\CPU|alu|Add3~4_combout ),
	.cout(\CPU|alu|Add3~5 ));
// synopsys translate_off
defparam \CPU|alu|Add3~4 .lut_mask = 16'h9617;
defparam \CPU|alu|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
fiftyfivenm_lcell_comb \CPU|alu|Add3~6 (
// Equation(s):
// \CPU|alu|Add3~6_combout  = ((\CPU|BusA_r [7] $ (\CPU|BusB [7] $ (!\CPU|alu|Add3~5 )))) # (GND)
// \CPU|alu|Add3~7  = CARRY((\CPU|BusA_r [7] & ((\CPU|BusB [7]) # (!\CPU|alu|Add3~5 ))) # (!\CPU|BusA_r [7] & (\CPU|BusB [7] & !\CPU|alu|Add3~5 )))

	.dataa(\CPU|BusA_r [7]),
	.datab(\CPU|BusB [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add3~5 ),
	.combout(\CPU|alu|Add3~6_combout ),
	.cout(\CPU|alu|Add3~7 ));
// synopsys translate_off
defparam \CPU|alu|Add3~6 .lut_mask = 16'h698E;
defparam \CPU|alu|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
fiftyfivenm_lcell_comb \CPU|alu|Add3~8 (
// Equation(s):
// \CPU|alu|Add3~8_combout  = \CPU|alu|Add3~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add3~7 ),
	.combout(\CPU|alu|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add3~8 .lut_mask = 16'hF0F0;
defparam \CPU|alu|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
fiftyfivenm_lcell_comb \CPU|alu|ADC_Q[4]~2 (
// Equation(s):
// \CPU|alu|ADC_Q[4]~2_combout  = (\CPU|BusA_r [4] & ((\CPU|BusB [4] & (\CPU|alu|Add3~1_cout  & VCC)) # (!\CPU|BusB [4] & (!\CPU|alu|Add3~1_cout )))) # (!\CPU|BusA_r [4] & ((\CPU|BusB [4] & (!\CPU|alu|Add3~1_cout )) # (!\CPU|BusB [4] & ((\CPU|alu|Add3~1_cout 
// ) # (GND)))))
// \CPU|alu|ADC_Q[4]~3  = CARRY((\CPU|BusA_r [4] & (!\CPU|BusB [4] & !\CPU|alu|Add3~1_cout )) # (!\CPU|BusA_r [4] & ((!\CPU|alu|Add3~1_cout ) # (!\CPU|BusB [4]))))

	.dataa(\CPU|BusA_r [4]),
	.datab(\CPU|BusB [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add3~1_cout ),
	.combout(\CPU|alu|ADC_Q[4]~2_combout ),
	.cout(\CPU|alu|ADC_Q[4]~3 ));
// synopsys translate_off
defparam \CPU|alu|ADC_Q[4]~2 .lut_mask = 16'h9617;
defparam \CPU|alu|ADC_Q[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
fiftyfivenm_lcell_comb \CPU|alu|Add3~2 (
// Equation(s):
// \CPU|alu|Add3~2_combout  = ((\CPU|BusA_r [5] $ (\CPU|BusB [5] $ (!\CPU|alu|ADC_Q[4]~3 )))) # (GND)
// \CPU|alu|Add3~3  = CARRY((\CPU|BusA_r [5] & ((\CPU|BusB [5]) # (!\CPU|alu|ADC_Q[4]~3 ))) # (!\CPU|BusA_r [5] & (\CPU|BusB [5] & !\CPU|alu|ADC_Q[4]~3 )))

	.dataa(\CPU|BusA_r [5]),
	.datab(\CPU|BusB [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|ADC_Q[4]~3 ),
	.combout(\CPU|alu|Add3~2_combout ),
	.cout(\CPU|alu|Add3~3 ));
// synopsys translate_off
defparam \CPU|alu|Add3~2 .lut_mask = 16'h698E;
defparam \CPU|alu|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
fiftyfivenm_lcell_comb \CPU|alu|LessThan1~0 (
// Equation(s):
// \CPU|alu|LessThan1~0_combout  = (\CPU|alu|Add3~6_combout  & ((\CPU|alu|Add3~4_combout ) # (\CPU|alu|Add3~2_combout )))

	.dataa(gnd),
	.datab(\CPU|alu|Add3~6_combout ),
	.datac(\CPU|alu|Add3~4_combout ),
	.datad(\CPU|alu|Add3~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|LessThan1~0 .lut_mask = 16'hCCC0;
defparam \CPU|alu|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
fiftyfivenm_lcell_comb \CPU|tmpP~18 (
// Equation(s):
// \CPU|tmpP~18_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & ((\CPU|alu|Add3~8_combout ) # ((\CPU|alu|process_1~0_combout  & \CPU|alu|LessThan1~0_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datab(\CPU|alu|process_1~0_combout ),
	.datac(\CPU|alu|Add3~8_combout ),
	.datad(\CPU|alu|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~18 .lut_mask = 16'hA8A0;
defparam \CPU|tmpP~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
fiftyfivenm_lcell_comb \CPU|tmpP~13 (
// Equation(s):
// \CPU|tmpP~13_combout  = (\CPU|BusA_r [7] & ((\CPU|alu|Q_t~1_combout ) # ((\CPU|BusA_r [0] & \CPU|alu|Q_t~0_combout )))) # (!\CPU|BusA_r [7] & (\CPU|BusA_r [0] & (\CPU|alu|Q_t~0_combout )))

	.dataa(\CPU|BusA_r [7]),
	.datab(\CPU|BusA_r [0]),
	.datac(\CPU|alu|Q_t~0_combout ),
	.datad(\CPU|alu|Q_t~1_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~13 .lut_mask = 16'hEAC0;
defparam \CPU|tmpP~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
fiftyfivenm_lcell_comb \CPU|tmpP~14 (
// Equation(s):
// \CPU|tmpP~14_combout  = (\CPU|tmpP~13_combout ) # ((!\CPU|alu|Add6~10_combout  & !\CPU|alu|WideOr4~0_combout ))

	.dataa(gnd),
	.datab(\CPU|alu|Add6~10_combout ),
	.datac(\CPU|alu|WideOr4~0_combout ),
	.datad(\CPU|tmpP~13_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~14 .lut_mask = 16'hFF03;
defparam \CPU|tmpP~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
fiftyfivenm_lcell_comb \CPU|tmpP~19 (
// Equation(s):
// \CPU|tmpP~19_combout  = (\CPU|tmpP~17_combout ) # ((\CPU|tmpP~15_combout ) # ((\CPU|tmpP~18_combout ) # (\CPU|tmpP~14_combout )))

	.dataa(\CPU|tmpP~17_combout ),
	.datab(\CPU|tmpP~15_combout ),
	.datac(\CPU|tmpP~18_combout ),
	.datad(\CPU|tmpP~14_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~19 .lut_mask = 16'hFFFE;
defparam \CPU|tmpP~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
fiftyfivenm_lcell_comb \CPU|tmpP~20 (
// Equation(s):
// \CPU|tmpP~20_combout  = (\CPU|tmpP~12_combout  & ((\CPU|ALU_Op_r.ALU_OP_ANC~q  & ((\CPU|alu|Selector0~10_combout ))) # (!\CPU|ALU_Op_r.ALU_OP_ANC~q  & (\CPU|tmpP~19_combout ))))

	.dataa(\CPU|tmpP~12_combout ),
	.datab(\CPU|tmpP~19_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ANC~q ),
	.datad(\CPU|alu|Selector0~10_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~20 .lut_mask = 16'hA808;
defparam \CPU|tmpP~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
fiftyfivenm_lcell_comb \CPU|tmpP~21 (
// Equation(s):
// \CPU|tmpP~21_combout  = (\CPU|tmpP~20_combout ) # ((\CPU|P [0] & !\CPU|tmpP~12_combout ))

	.dataa(gnd),
	.datab(\CPU|P [0]),
	.datac(\CPU|tmpP~12_combout ),
	.datad(\CPU|tmpP~20_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~21 .lut_mask = 16'hFF0C;
defparam \CPU|tmpP~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
fiftyfivenm_lcell_comb \CPU|tmpP~22 (
// Equation(s):
// \CPU|tmpP~22_combout  = (\CPU|mcode|Mux277~5_combout  & (\CPU|alu|Q[0]~13_combout )) # (!\CPU|mcode|Mux277~5_combout  & ((\CPU|tmpP~21_combout )))

	.dataa(\CPU|alu|Q[0]~13_combout ),
	.datab(\CPU|mcode|Mux277~5_combout ),
	.datac(gnd),
	.datad(\CPU|tmpP~21_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~22 .lut_mask = 16'hBB88;
defparam \CPU|tmpP~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
fiftyfivenm_lcell_comb \CPU|Mux19~0 (
// Equation(s):
// \CPU|Mux19~0_combout  = (\CPU|Equal11~7_combout  & ((\CPU|mcode|Mux314~1_combout ) # ((\CPU|tmpP~22_combout  & !\CPU|mcode|Mux314~0_combout )))) # (!\CPU|Equal11~7_combout  & (\CPU|tmpP~22_combout ))

	.dataa(\CPU|Equal11~7_combout ),
	.datab(\CPU|tmpP~22_combout ),
	.datac(\CPU|mcode|Mux314~0_combout ),
	.datad(\CPU|mcode|Mux314~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux19~0 .lut_mask = 16'hEE4C;
defparam \CPU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N1
dffeas \CPU|P[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[0] .is_wysiwyg = "true";
defparam \CPU|P[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
fiftyfivenm_lcell_comb \CPU|alu|Add0~1 (
// Equation(s):
// \CPU|alu|Add0~1_cout  = CARRY(\CPU|P [0])

	.dataa(\CPU|P [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|alu|Add0~1_cout ));
// synopsys translate_off
defparam \CPU|alu|Add0~1 .lut_mask = 16'h00AA;
defparam \CPU|alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
fiftyfivenm_lcell_comb \CPU|alu|LessThan0~0 (
// Equation(s):
// \CPU|alu|LessThan0~0_combout  = (\CPU|alu|Add0~6_combout  & ((\CPU|alu|Add0~2_combout ) # (\CPU|alu|Add0~4_combout )))

	.dataa(\CPU|alu|Add0~2_combout ),
	.datab(gnd),
	.datac(\CPU|alu|Add0~4_combout ),
	.datad(\CPU|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|LessThan0~0 .lut_mask = 16'hFA00;
defparam \CPU|alu|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
fiftyfivenm_lcell_comb \CPU|alu|AL[6]~5 (
// Equation(s):
// \CPU|alu|AL[6]~5_combout  = (\CPU|alu|LessThan0~0_combout  & (\CPU|alu|Add0~8_combout  & (!\CPU|BCD_en_r~q  & \CPU|P [3])))

	.dataa(\CPU|alu|LessThan0~0_combout ),
	.datab(\CPU|alu|Add0~8_combout ),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|alu|AL[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|AL[6]~5 .lut_mask = 16'h0800;
defparam \CPU|alu|AL[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
fiftyfivenm_lcell_comb \CPU|alu|AL[5]~4 (
// Equation(s):
// \CPU|alu|AL[5]~4_combout  = \CPU|alu|Add0~8_combout  $ (((\CPU|alu|LessThan0~0_combout  & (!\CPU|BCD_en_r~q  & \CPU|P [3]))))

	.dataa(\CPU|alu|LessThan0~0_combout ),
	.datab(\CPU|alu|Add0~8_combout ),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|alu|AL[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|AL[5]~4 .lut_mask = 16'hC6CC;
defparam \CPU|alu|AL[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
fiftyfivenm_lcell_comb \CPU|alu|Add3~1 (
// Equation(s):
// \CPU|alu|Add3~1_cout  = CARRY((\CPU|alu|AL[6]~5_combout ) # (\CPU|alu|AL[5]~4_combout ))

	.dataa(\CPU|alu|AL[6]~5_combout ),
	.datab(\CPU|alu|AL[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|alu|Add3~1_cout ));
// synopsys translate_off
defparam \CPU|alu|Add3~1 .lut_mask = 16'h00EE;
defparam \CPU|alu|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
fiftyfivenm_lcell_comb \CPU|alu|Add12~8 (
// Equation(s):
// \CPU|alu|Add12~8_combout  = (\CPU|BusA_r [4] & (\CPU|alu|Add12~7  $ (GND))) # (!\CPU|BusA_r [4] & (!\CPU|alu|Add12~7  & VCC))
// \CPU|alu|Add12~9  = CARRY((\CPU|BusA_r [4] & !\CPU|alu|Add12~7 ))

	.dataa(\CPU|BusA_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~7 ),
	.combout(\CPU|alu|Add12~8_combout ),
	.cout(\CPU|alu|Add12~9 ));
// synopsys translate_off
defparam \CPU|alu|Add12~8 .lut_mask = 16'hA50A;
defparam \CPU|alu|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
fiftyfivenm_lcell_comb \CPU|alu|Selector3~1 (
// Equation(s):
// \CPU|alu|Selector3~1_combout  = (\CPU|alu|ADC_Q[4]~2_combout  & ((\CPU|ALU_Op_r.ALU_OP_ADC~q ) # ((\CPU|alu|Add12~8_combout  & \CPU|ALU_Op_r.ALU_OP_INC~q )))) # (!\CPU|alu|ADC_Q[4]~2_combout  & (((\CPU|alu|Add12~8_combout  & \CPU|ALU_Op_r.ALU_OP_INC~q 
// ))))

	.dataa(\CPU|alu|ADC_Q[4]~2_combout ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(\CPU|alu|Add12~8_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~1 .lut_mask = 16'hF888;
defparam \CPU|alu|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
fiftyfivenm_lcell_comb \CPU|alu|Selector3~2 (
// Equation(s):
// \CPU|alu|Selector3~2_combout  = (\CPU|BusA_r [5] & ((\CPU|alu|Q_t~0_combout ) # ((\CPU|alu|Q_t~1_combout  & \CPU|BusA_r [3])))) # (!\CPU|BusA_r [5] & (\CPU|alu|Q_t~1_combout  & ((\CPU|BusA_r [3]))))

	.dataa(\CPU|BusA_r [5]),
	.datab(\CPU|alu|Q_t~1_combout ),
	.datac(\CPU|alu|Q_t~0_combout ),
	.datad(\CPU|BusA_r [3]),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~2 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector3~0 (
// Equation(s):
// \CPU|alu|Selector3~0_combout  = (\CPU|BusB [4] & ((\CPU|BusA_r [4] & (\CPU|ALU_Op_r.ALU_OP_AND~q )) # (!\CPU|BusA_r [4] & ((\CPU|ALU_Op_r.ALU_OP_EOR~q ))))) # (!\CPU|BusB [4] & (((\CPU|ALU_Op_r.ALU_OP_EOR~q  & \CPU|BusA_r [4]))))

	.dataa(\CPU|BusB [4]),
	.datab(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datad(\CPU|BusA_r [4]),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~0 .lut_mask = 16'hD8A0;
defparam \CPU|alu|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector3~3 (
// Equation(s):
// \CPU|alu|Selector3~3_combout  = (\CPU|alu|Selector3~1_combout ) # ((\CPU|alu|Selector3~2_combout ) # (\CPU|alu|Selector3~0_combout ))

	.dataa(\CPU|alu|Selector3~1_combout ),
	.datab(\CPU|alu|Selector3~2_combout ),
	.datac(\CPU|alu|Selector3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~3 .lut_mask = 16'hFEFE;
defparam \CPU|alu|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
fiftyfivenm_lcell_comb \CPU|alu|Add11~8 (
// Equation(s):
// \CPU|alu|Add11~8_combout  = (\CPU|BusA_r [4] & ((GND) # (!\CPU|alu|Add11~7 ))) # (!\CPU|BusA_r [4] & (\CPU|alu|Add11~7  $ (GND)))
// \CPU|alu|Add11~9  = CARRY((\CPU|BusA_r [4]) # (!\CPU|alu|Add11~7 ))

	.dataa(\CPU|BusA_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~7 ),
	.combout(\CPU|alu|Add11~8_combout ),
	.cout(\CPU|alu|Add11~9 ));
// synopsys translate_off
defparam \CPU|alu|Add11~8 .lut_mask = 16'h5AAF;
defparam \CPU|alu|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector3~4 (
// Equation(s):
// \CPU|alu|Selector3~4_combout  = (\CPU|ALU_Op_r.ALU_OP_OR~q  & ((\CPU|BusB [4]) # ((\CPU|ALU_Op_r.ALU_OP_DEC~q  & \CPU|alu|Add11~8_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_OR~q  & (\CPU|ALU_Op_r.ALU_OP_DEC~q  & ((\CPU|alu|Add11~8_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datac(\CPU|BusB [4]),
	.datad(\CPU|alu|Add11~8_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~4 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector3~5 (
// Equation(s):
// \CPU|alu|Selector3~5_combout  = (\CPU|alu|Selector3~4_combout ) # ((\CPU|alu|Add6~2_combout  & ((\CPU|ALU_Op_r.ALU_OP_SBC~q ) # (\CPU|ALU_Op_r.ALU_OP_SAX~q ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|alu|Selector3~4_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datad(\CPU|alu|Add6~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~5 .lut_mask = 16'hFECC;
defparam \CPU|alu|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector3~6 (
// Equation(s):
// \CPU|alu|Selector3~6_combout  = (\CPU|alu|Selector3~5_combout ) # ((\CPU|BusB [5] & (\CPU|BusA_r [5] & \CPU|ALU_Op_r.ALU_OP_ARR~q )))

	.dataa(\CPU|BusB [5]),
	.datab(\CPU|alu|Selector3~5_combout ),
	.datac(\CPU|BusA_r [5]),
	.datad(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~6 .lut_mask = 16'hECCC;
defparam \CPU|alu|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
fiftyfivenm_lcell_comb \CPU|alu|Selector3~7 (
// Equation(s):
// \CPU|alu|Selector3~7_combout  = (\CPU|alu|Selector3~3_combout ) # ((\CPU|alu|Selector3~6_combout ) # ((\CPU|alu|Selector6~0_combout  & \CPU|BusA_r [4])))

	.dataa(\CPU|alu|Selector3~3_combout ),
	.datab(\CPU|alu|Selector6~0_combout ),
	.datac(\CPU|BusA_r [4]),
	.datad(\CPU|alu|Selector3~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector3~7 .lut_mask = 16'hFFEA;
defparam \CPU|alu|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
fiftyfivenm_lcell_comb \CPU|alu|Q[4]~7 (
// Equation(s):
// \CPU|alu|Q[4]~7_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (((\CPU|BusB [5] & \CPU|BusA_r [5])))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Selector3~7_combout ))

	.dataa(\CPU|alu|Selector3~7_combout ),
	.datab(\CPU|BusB [5]),
	.datac(\CPU|BusA_r [5]),
	.datad(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Q[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[4]~7 .lut_mask = 16'hC0AA;
defparam \CPU|alu|Q[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
fiftyfivenm_lcell_comb \CPU|Add1~8 (
// Equation(s):
// \CPU|Add1~8_combout  = (\CPU|S [4] & (\CPU|Add1~7  $ (GND))) # (!\CPU|S [4] & (!\CPU|Add1~7  & VCC))
// \CPU|Add1~9  = CARRY((\CPU|S [4] & !\CPU|Add1~7 ))

	.dataa(gnd),
	.datab(\CPU|S [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~7 ),
	.combout(\CPU|Add1~8_combout ),
	.cout(\CPU|Add1~9 ));
// synopsys translate_off
defparam \CPU|Add1~8 .lut_mask = 16'hC30C;
defparam \CPU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
fiftyfivenm_lcell_comb \CPU|S[4]~3 (
// Equation(s):
// \CPU|S[4]~3_combout  = (\CPU|mcode|Mux267~2_combout  & (\CPU|alu|Q[4]~7_combout )) # (!\CPU|mcode|Mux267~2_combout  & ((\CPU|Add1~8_combout )))

	.dataa(\CPU|alu|Q[4]~7_combout ),
	.datab(\CPU|mcode|Mux267~2_combout ),
	.datac(gnd),
	.datad(\CPU|Add1~8_combout ),
	.cin(gnd),
	.combout(\CPU|S[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[4]~3 .lut_mask = 16'hBB88;
defparam \CPU|S[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
fiftyfivenm_lcell_comb \CPU|Add2~8 (
// Equation(s):
// \CPU|Add2~8_combout  = (\CPU|S [4] & ((GND) # (!\CPU|Add2~7 ))) # (!\CPU|S [4] & (\CPU|Add2~7  $ (GND)))
// \CPU|Add2~9  = CARRY((\CPU|S [4]) # (!\CPU|Add2~7 ))

	.dataa(\CPU|S [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~7 ),
	.combout(\CPU|Add2~8_combout ),
	.cout(\CPU|Add2~9 ));
// synopsys translate_off
defparam \CPU|Add2~8 .lut_mask = 16'h5AAF;
defparam \CPU|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N5
dffeas \CPU|S[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[4]~3_combout ),
	.asdata(\CPU|Add2~8_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[4] .is_wysiwyg = "true";
defparam \CPU|S[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
fiftyfivenm_lcell_comb \CPU|Add1~10 (
// Equation(s):
// \CPU|Add1~10_combout  = (\CPU|S [5] & (!\CPU|Add1~9 )) # (!\CPU|S [5] & ((\CPU|Add1~9 ) # (GND)))
// \CPU|Add1~11  = CARRY((!\CPU|Add1~9 ) # (!\CPU|S [5]))

	.dataa(gnd),
	.datab(\CPU|S [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~9 ),
	.combout(\CPU|Add1~10_combout ),
	.cout(\CPU|Add1~11 ));
// synopsys translate_off
defparam \CPU|Add1~10 .lut_mask = 16'h3C3F;
defparam \CPU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
fiftyfivenm_lcell_comb \CPU|S[5]~0 (
// Equation(s):
// \CPU|S[5]~0_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[5]~8_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~10_combout ))

	.dataa(\CPU|Add1~10_combout ),
	.datab(\CPU|mcode|Mux267~2_combout ),
	.datac(gnd),
	.datad(\CPU|alu|Q[5]~8_combout ),
	.cin(gnd),
	.combout(\CPU|S[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[5]~0 .lut_mask = 16'hEE22;
defparam \CPU|S[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
fiftyfivenm_lcell_comb \CPU|Add2~10 (
// Equation(s):
// \CPU|Add2~10_combout  = (\CPU|S [5] & (\CPU|Add2~9  & VCC)) # (!\CPU|S [5] & (!\CPU|Add2~9 ))
// \CPU|Add2~11  = CARRY((!\CPU|S [5] & !\CPU|Add2~9 ))

	.dataa(\CPU|S [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~9 ),
	.combout(\CPU|Add2~10_combout ),
	.cout(\CPU|Add2~11 ));
// synopsys translate_off
defparam \CPU|Add2~10 .lut_mask = 16'hA505;
defparam \CPU|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N25
dffeas \CPU|S[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[5]~0_combout ),
	.asdata(\CPU|Add2~10_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[5] .is_wysiwyg = "true";
defparam \CPU|S[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
fiftyfivenm_lcell_comb \CPU|Add1~12 (
// Equation(s):
// \CPU|Add1~12_combout  = (\CPU|S [6] & (\CPU|Add1~11  $ (GND))) # (!\CPU|S [6] & (!\CPU|Add1~11  & VCC))
// \CPU|Add1~13  = CARRY((\CPU|S [6] & !\CPU|Add1~11 ))

	.dataa(gnd),
	.datab(\CPU|S [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~11 ),
	.combout(\CPU|Add1~12_combout ),
	.cout(\CPU|Add1~13 ));
// synopsys translate_off
defparam \CPU|Add1~12 .lut_mask = 16'hC30C;
defparam \CPU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
fiftyfivenm_lcell_comb \CPU|S[6]~1 (
// Equation(s):
// \CPU|S[6]~1_combout  = (\CPU|mcode|Mux267~2_combout  & (\CPU|alu|Q[6]~10_combout )) # (!\CPU|mcode|Mux267~2_combout  & ((\CPU|Add1~12_combout )))

	.dataa(\CPU|alu|Q[6]~10_combout ),
	.datab(\CPU|mcode|Mux267~2_combout ),
	.datac(gnd),
	.datad(\CPU|Add1~12_combout ),
	.cin(gnd),
	.combout(\CPU|S[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[6]~1 .lut_mask = 16'hBB88;
defparam \CPU|S[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
fiftyfivenm_lcell_comb \CPU|Add2~12 (
// Equation(s):
// \CPU|Add2~12_combout  = (\CPU|S [6] & ((GND) # (!\CPU|Add2~11 ))) # (!\CPU|S [6] & (\CPU|Add2~11  $ (GND)))
// \CPU|Add2~13  = CARRY((\CPU|S [6]) # (!\CPU|Add2~11 ))

	.dataa(\CPU|S [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add2~11 ),
	.combout(\CPU|Add2~12_combout ),
	.cout(\CPU|Add2~13 ));
// synopsys translate_off
defparam \CPU|Add2~12 .lut_mask = 16'h5AAF;
defparam \CPU|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N3
dffeas \CPU|S[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[6]~1_combout ),
	.asdata(\CPU|Add2~12_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[6] .is_wysiwyg = "true";
defparam \CPU|S[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
fiftyfivenm_lcell_comb \CPU|Add1~14 (
// Equation(s):
// \CPU|Add1~14_combout  = \CPU|Add1~13  $ (\CPU|S [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|S [7]),
	.cin(\CPU|Add1~13 ),
	.combout(\CPU|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~14 .lut_mask = 16'h0FF0;
defparam \CPU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
fiftyfivenm_lcell_comb \CPU|S[7]~2 (
// Equation(s):
// \CPU|S[7]~2_combout  = (\CPU|mcode|Mux267~2_combout  & ((\CPU|alu|Q[7]~12_combout ))) # (!\CPU|mcode|Mux267~2_combout  & (\CPU|Add1~14_combout ))

	.dataa(\CPU|Add1~14_combout ),
	.datab(\CPU|mcode|Mux267~2_combout ),
	.datac(gnd),
	.datad(\CPU|alu|Q[7]~12_combout ),
	.cin(gnd),
	.combout(\CPU|S[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|S[7]~2 .lut_mask = 16'hEE22;
defparam \CPU|S[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
fiftyfivenm_lcell_comb \CPU|Add2~14 (
// Equation(s):
// \CPU|Add2~14_combout  = \CPU|S [7] $ (!\CPU|Add2~13 )

	.dataa(gnd),
	.datab(\CPU|S [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add2~13 ),
	.combout(\CPU|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add2~14 .lut_mask = 16'hC3C3;
defparam \CPU|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N1
dffeas \CPU|S[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|S[7]~2_combout ),
	.asdata(\CPU|Add2~14_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux263~5_combout ),
	.ena(\CPU|S[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|S [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|S[7] .is_wysiwyg = "true";
defparam \CPU|S[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
fiftyfivenm_lcell_comb \CPU|Selector0~0 (
// Equation(s):
// \CPU|Selector0~0_combout  = (\CPU|mcode|Mux271~3_combout  & ((\CPU|Y [7]) # ((\CPU|mcode|Mux272~3_combout  & \CPU|S [7])))) # (!\CPU|mcode|Mux271~3_combout  & (\CPU|mcode|Mux272~3_combout  & ((\CPU|S [7]))))

	.dataa(\CPU|mcode|Mux271~3_combout ),
	.datab(\CPU|mcode|Mux272~3_combout ),
	.datac(\CPU|Y [7]),
	.datad(\CPU|S [7]),
	.cin(gnd),
	.combout(\CPU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \CPU|ABC[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[7]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[7] .is_wysiwyg = "true";
defparam \CPU|ABC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
fiftyfivenm_lcell_comb \CPU|Selector0~2 (
// Equation(s):
// \CPU|Selector0~2_combout  = (\CPU|ABC [7] & ((\CPU|mcode|Mux269~9_combout ) # ((\CPU|mcode|Mux276~1_combout  & \CPU|X [7]))))

	.dataa(\CPU|mcode|Mux276~1_combout ),
	.datab(\CPU|X [7]),
	.datac(\CPU|ABC [7]),
	.datad(\CPU|mcode|Mux269~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~2 .lut_mask = 16'hF080;
defparam \CPU|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
fiftyfivenm_lcell_comb \CPU|Selector0~3 (
// Equation(s):
// \CPU|Selector0~3_combout  = (\CPU|Selector0~0_combout ) # ((\CPU|Selector0~2_combout ) # ((\CPU|mcode|Mux270~6_combout  & \CPU|X [7])))

	.dataa(\CPU|mcode|Mux270~6_combout ),
	.datab(\CPU|Selector0~0_combout ),
	.datac(\CPU|X [7]),
	.datad(\CPU|Selector0~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~3 .lut_mask = 16'hFFEC;
defparam \CPU|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
fiftyfivenm_lcell_comb \CPU|Selector0~4 (
// Equation(s):
// \CPU|Selector0~4_combout  = (\CPU|mcode|Equal22~0_combout  & \CPU|X [7])

	.dataa(gnd),
	.datab(\CPU|mcode|Equal22~0_combout ),
	.datac(\CPU|X [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~4 .lut_mask = 16'hC0C0;
defparam \CPU|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
fiftyfivenm_lcell_comb \CPU|Selector0~1 (
// Equation(s):
// \CPU|Selector0~1_combout  = (\CPU|Selector0~0_combout ) # ((\CPU|BusA~0_combout ) # ((\CPU|Selector2~6_combout  & \CPU|ABC [7])))

	.dataa(\CPU|Selector2~6_combout ),
	.datab(\CPU|Selector0~0_combout ),
	.datac(\CPU|ABC [7]),
	.datad(\CPU|BusA~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~1 .lut_mask = 16'hFFEC;
defparam \CPU|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
fiftyfivenm_lcell_comb \CPU|Selector0~5 (
// Equation(s):
// \CPU|Selector0~5_combout  = (\CPU|Selector0~3_combout ) # ((\CPU|DL[7]~7_combout  & ((\CPU|Selector0~4_combout ) # (\CPU|Selector0~1_combout ))))

	.dataa(\CPU|Selector0~3_combout ),
	.datab(\CPU|Selector0~4_combout ),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(\CPU|Selector0~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~5 .lut_mask = 16'hFAEA;
defparam \CPU|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N9
dffeas \CPU|BusA_r[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector0~5_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[7] .is_wysiwyg = "true";
defparam \CPU|BusA_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
fiftyfivenm_lcell_comb \CPU|alu|Add6~10 (
// Equation(s):
// \CPU|alu|Add6~10_combout  = !\CPU|alu|Add6~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add6~9 ),
	.combout(\CPU|alu|Add6~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add6~10 .lut_mask = 16'h0F0F;
defparam \CPU|alu|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector2~3 (
// Equation(s):
// \CPU|alu|Selector2~3_combout  = (\CPU|ALU_Op_r.ALU_OP_SBC~q  & (\CPU|alu|Add6~4_combout  $ (((\CPU|alu|Add6~10_combout  & \CPU|alu|process_1~0_combout )))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|alu|Add6~10_combout ),
	.datac(\CPU|alu|Add6~4_combout ),
	.datad(\CPU|alu|process_1~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~3 .lut_mask = 16'h28A0;
defparam \CPU|alu|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector2~4 (
// Equation(s):
// \CPU|alu|Selector2~4_combout  = (\CPU|BusB [5] & ((\CPU|BusA_r [5] & ((\CPU|ALU_Op_r.ALU_OP_AND~q ))) # (!\CPU|BusA_r [5] & (\CPU|ALU_Op_r.ALU_OP_EOR~q )))) # (!\CPU|BusB [5] & (\CPU|ALU_Op_r.ALU_OP_EOR~q  & ((\CPU|BusA_r [5]))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datab(\CPU|BusB [5]),
	.datac(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datad(\CPU|BusA_r [5]),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~4 .lut_mask = 16'hE288;
defparam \CPU|alu|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector2~6 (
// Equation(s):
// \CPU|alu|Selector2~6_combout  = (\CPU|BusB [5] & ((\CPU|ALU_Op_r.ALU_OP_OR~q ) # ((\CPU|ALU_Op_r.ALU_OP_SAX~q  & \CPU|alu|Add6~4_combout )))) # (!\CPU|BusB [5] & (\CPU|ALU_Op_r.ALU_OP_SAX~q  & (\CPU|alu|Add6~4_combout )))

	.dataa(\CPU|BusB [5]),
	.datab(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datac(\CPU|alu|Add6~4_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~6 .lut_mask = 16'hEAC0;
defparam \CPU|alu|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
fiftyfivenm_lcell_comb \CPU|alu|Selector2~10 (
// Equation(s):
// \CPU|alu|Selector2~10_combout  = (\CPU|BusA_r [6] & ((\CPU|alu|Q_t~0_combout ) # ((\CPU|ALU_Op_r.ALU_OP_ARR~q  & \CPU|BusB [6]))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datab(\CPU|alu|Q_t~0_combout ),
	.datac(\CPU|BusA_r [6]),
	.datad(\CPU|BusB [6]),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~10 .lut_mask = 16'hE0C0;
defparam \CPU|alu|Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector2~7 (
// Equation(s):
// \CPU|alu|Selector2~7_combout  = (\CPU|alu|Selector2~6_combout ) # ((\CPU|alu|Selector2~10_combout ) # ((\CPU|alu|Q_t~1_combout  & \CPU|BusA_r [4])))

	.dataa(\CPU|alu|Q_t~1_combout ),
	.datab(\CPU|BusA_r [4]),
	.datac(\CPU|alu|Selector2~6_combout ),
	.datad(\CPU|alu|Selector2~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~7 .lut_mask = 16'hFFF8;
defparam \CPU|alu|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
fiftyfivenm_lcell_comb \CPU|alu|Add12~10 (
// Equation(s):
// \CPU|alu|Add12~10_combout  = (\CPU|BusA_r [5] & (!\CPU|alu|Add12~9 )) # (!\CPU|BusA_r [5] & ((\CPU|alu|Add12~9 ) # (GND)))
// \CPU|alu|Add12~11  = CARRY((!\CPU|alu|Add12~9 ) # (!\CPU|BusA_r [5]))

	.dataa(\CPU|BusA_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~9 ),
	.combout(\CPU|alu|Add12~10_combout ),
	.cout(\CPU|alu|Add12~11 ));
// synopsys translate_off
defparam \CPU|alu|Add12~10 .lut_mask = 16'h5A5F;
defparam \CPU|alu|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
fiftyfivenm_lcell_comb \CPU|alu|Add11~10 (
// Equation(s):
// \CPU|alu|Add11~10_combout  = (\CPU|BusA_r [5] & (\CPU|alu|Add11~9  & VCC)) # (!\CPU|BusA_r [5] & (!\CPU|alu|Add11~9 ))
// \CPU|alu|Add11~11  = CARRY((!\CPU|BusA_r [5] & !\CPU|alu|Add11~9 ))

	.dataa(\CPU|BusA_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~9 ),
	.combout(\CPU|alu|Add11~10_combout ),
	.cout(\CPU|alu|Add11~11 ));
// synopsys translate_off
defparam \CPU|alu|Add11~10 .lut_mask = 16'hA505;
defparam \CPU|alu|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector2~5 (
// Equation(s):
// \CPU|alu|Selector2~5_combout  = (\CPU|ALU_Op_r.ALU_OP_INC~q  & ((\CPU|alu|Add12~10_combout ) # ((\CPU|ALU_Op_r.ALU_OP_DEC~q  & \CPU|alu|Add11~10_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_INC~q  & (\CPU|ALU_Op_r.ALU_OP_DEC~q  & ((\CPU|alu|Add11~10_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datac(\CPU|alu|Add12~10_combout ),
	.datad(\CPU|alu|Add11~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~5 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector2~8 (
// Equation(s):
// \CPU|alu|Selector2~8_combout  = (\CPU|alu|Selector2~3_combout ) # ((\CPU|alu|Selector2~4_combout ) # ((\CPU|alu|Selector2~7_combout ) # (\CPU|alu|Selector2~5_combout )))

	.dataa(\CPU|alu|Selector2~3_combout ),
	.datab(\CPU|alu|Selector2~4_combout ),
	.datac(\CPU|alu|Selector2~7_combout ),
	.datad(\CPU|alu|Selector2~5_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~8 .lut_mask = 16'hFFFE;
defparam \CPU|alu|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
fiftyfivenm_lcell_comb \CPU|alu|process_0~5 (
// Equation(s):
// \CPU|alu|process_0~5_combout  = (\CPU|BCD_en_r~q ) # (((!\CPU|alu|Add3~8_combout  & !\CPU|alu|LessThan1~0_combout )) # (!\CPU|P [3]))

	.dataa(\CPU|BCD_en_r~q ),
	.datab(\CPU|P [3]),
	.datac(\CPU|alu|Add3~8_combout ),
	.datad(\CPU|alu|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|process_0~5 .lut_mask = 16'hBBBF;
defparam \CPU|alu|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector2~2 (
// Equation(s):
// \CPU|alu|Selector2~2_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|alu|process_0~5_combout  $ (!\CPU|alu|Add3~2_combout )))

	.dataa(gnd),
	.datab(\CPU|alu|process_0~5_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datad(\CPU|alu|Add3~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~2 .lut_mask = 16'hC030;
defparam \CPU|alu|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector2~9 (
// Equation(s):
// \CPU|alu|Selector2~9_combout  = (\CPU|alu|Selector2~8_combout ) # ((\CPU|alu|Selector2~2_combout ) # ((\CPU|alu|Selector6~0_combout  & \CPU|BusA_r [5])))

	.dataa(\CPU|alu|Selector2~8_combout ),
	.datab(\CPU|alu|Selector6~0_combout ),
	.datac(\CPU|alu|Selector2~2_combout ),
	.datad(\CPU|BusA_r [5]),
	.cin(gnd),
	.combout(\CPU|alu|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector2~9 .lut_mask = 16'hFEFA;
defparam \CPU|alu|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
fiftyfivenm_lcell_comb \CPU|alu|Q2_t~6 (
// Equation(s):
// \CPU|alu|Q2_t~6_combout  = (\CPU|P [3] & (!\CPU|BCD_en_r~q  & ((\CPU|alu|Q2_t~5_combout ) # (\CPU|alu|Q_t~3_combout ))))

	.dataa(\CPU|alu|Q2_t~5_combout ),
	.datab(\CPU|P [3]),
	.datac(\CPU|BCD_en_r~q ),
	.datad(\CPU|alu|Q_t~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q2_t~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q2_t~6 .lut_mask = 16'h0C08;
defparam \CPU|alu|Q2_t~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
fiftyfivenm_lcell_comb \CPU|alu|Q[5]~8 (
// Equation(s):
// \CPU|alu|Q[5]~8_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Q_t~2_combout  $ (((\CPU|alu|Q2_t~6_combout ))))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (((\CPU|alu|Selector2~9_combout ))))

	.dataa(\CPU|alu|Q_t~2_combout ),
	.datab(\CPU|alu|Selector2~9_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Q2_t~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[5]~8 .lut_mask = 16'h5CAC;
defparam \CPU|alu|Q[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \CPU|ABC[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[5] .is_wysiwyg = "true";
defparam \CPU|ABC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N30
fiftyfivenm_lcell_comb \CPU|Selector2~1 (
// Equation(s):
// \CPU|Selector2~1_combout  = (\CPU|S [5] & ((\CPU|mcode|Mux272~3_combout ) # ((\CPU|mcode|Mux271~3_combout  & \CPU|Y [5])))) # (!\CPU|S [5] & (\CPU|mcode|Mux271~3_combout  & (\CPU|Y [5])))

	.dataa(\CPU|S [5]),
	.datab(\CPU|mcode|Mux271~3_combout ),
	.datac(\CPU|Y [5]),
	.datad(\CPU|mcode|Mux272~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
fiftyfivenm_lcell_comb \CPU|Selector2~2 (
// Equation(s):
// \CPU|Selector2~2_combout  = (\CPU|mcode|Mux259~0_combout  & (!\CPU|IR [7] & (\CPU|ABC [5] & \CPU|mcode|Equal19~2_combout )))

	.dataa(\CPU|mcode|Mux259~0_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|ABC [5]),
	.datad(\CPU|mcode|Equal19~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~2 .lut_mask = 16'h2000;
defparam \CPU|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
fiftyfivenm_lcell_comb \CPU|Selector2~3 (
// Equation(s):
// \CPU|Selector2~3_combout  = (\CPU|BusA~0_combout ) # ((\CPU|Selector2~2_combout ) # ((\CPU|mcode|Equal22~0_combout  & \CPU|X [5])))

	.dataa(\CPU|BusA~0_combout ),
	.datab(\CPU|mcode|Equal22~0_combout ),
	.datac(\CPU|Selector2~2_combout ),
	.datad(\CPU|X [5]),
	.cin(gnd),
	.combout(\CPU|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~3 .lut_mask = 16'hFEFA;
defparam \CPU|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
fiftyfivenm_lcell_comb \CPU|Selector2~0 (
// Equation(s):
// \CPU|Selector2~0_combout  = (\CPU|X [5] & ((\CPU|mcode|Mux270~6_combout ) # ((\CPU|mcode|Mux276~1_combout  & \CPU|ABC [5]))))

	.dataa(\CPU|mcode|Mux270~6_combout ),
	.datab(\CPU|mcode|Mux276~1_combout ),
	.datac(\CPU|ABC [5]),
	.datad(\CPU|X [5]),
	.cin(gnd),
	.combout(\CPU|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~0 .lut_mask = 16'hEA00;
defparam \CPU|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
fiftyfivenm_lcell_comb \CPU|Selector2~4 (
// Equation(s):
// \CPU|Selector2~4_combout  = (\CPU|Selector2~1_combout ) # ((\CPU|Selector2~0_combout ) # ((\CPU|Selector2~3_combout  & \CPU|DL[5]~5_combout )))

	.dataa(\CPU|Selector2~1_combout ),
	.datab(\CPU|Selector2~3_combout ),
	.datac(\CPU|Selector2~0_combout ),
	.datad(\CPU|DL[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~4 .lut_mask = 16'hFEFA;
defparam \CPU|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
fiftyfivenm_lcell_comb \CPU|Selector2~5 (
// Equation(s):
// \CPU|Selector2~5_combout  = (\CPU|Selector2~4_combout ) # ((\CPU|ABC [5] & \CPU|mcode|Mux269~9_combout ))

	.dataa(\CPU|ABC [5]),
	.datab(\CPU|Selector2~4_combout ),
	.datac(\CPU|mcode|Mux269~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~5 .lut_mask = 16'hECEC;
defparam \CPU|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N23
dffeas \CPU|BusA_r[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector2~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[5] .is_wysiwyg = "true";
defparam \CPU|BusA_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
fiftyfivenm_lcell_comb \CPU|alu|Selector0~9 (
// Equation(s):
// \CPU|alu|Selector0~9_combout  = \CPU|alu|Add3~6_combout  $ (((!\CPU|alu|process_0~5_combout  & ((\CPU|alu|Add3~4_combout ) # (\CPU|alu|Add3~2_combout )))))

	.dataa(\CPU|alu|Add3~4_combout ),
	.datab(\CPU|alu|Add3~6_combout ),
	.datac(\CPU|alu|process_0~5_combout ),
	.datad(\CPU|alu|Add3~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~9 .lut_mask = 16'hC3C6;
defparam \CPU|alu|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
fiftyfivenm_lcell_comb \CPU|alu|Add11~12 (
// Equation(s):
// \CPU|alu|Add11~12_combout  = (\CPU|BusA_r [6] & ((GND) # (!\CPU|alu|Add11~11 ))) # (!\CPU|BusA_r [6] & (\CPU|alu|Add11~11  $ (GND)))
// \CPU|alu|Add11~13  = CARRY((\CPU|BusA_r [6]) # (!\CPU|alu|Add11~11 ))

	.dataa(\CPU|BusA_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add11~11 ),
	.combout(\CPU|alu|Add11~12_combout ),
	.cout(\CPU|alu|Add11~13 ));
// synopsys translate_off
defparam \CPU|alu|Add11~12 .lut_mask = 16'h5AAF;
defparam \CPU|alu|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
fiftyfivenm_lcell_comb \CPU|alu|Add11~14 (
// Equation(s):
// \CPU|alu|Add11~14_combout  = \CPU|BusA_r [7] $ (!\CPU|alu|Add11~13 )

	.dataa(\CPU|BusA_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add11~13 ),
	.combout(\CPU|alu|Add11~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add11~14 .lut_mask = 16'hA5A5;
defparam \CPU|alu|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
fiftyfivenm_lcell_comb \CPU|alu|Add12~12 (
// Equation(s):
// \CPU|alu|Add12~12_combout  = (\CPU|BusA_r [6] & (\CPU|alu|Add12~11  $ (GND))) # (!\CPU|BusA_r [6] & (!\CPU|alu|Add12~11  & VCC))
// \CPU|alu|Add12~13  = CARRY((\CPU|BusA_r [6] & !\CPU|alu|Add12~11 ))

	.dataa(\CPU|BusA_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|alu|Add12~11 ),
	.combout(\CPU|alu|Add12~12_combout ),
	.cout(\CPU|alu|Add12~13 ));
// synopsys translate_off
defparam \CPU|alu|Add12~12 .lut_mask = 16'hA50A;
defparam \CPU|alu|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N14
fiftyfivenm_lcell_comb \CPU|alu|Add12~14 (
// Equation(s):
// \CPU|alu|Add12~14_combout  = \CPU|BusA_r [7] $ (\CPU|alu|Add12~13 )

	.dataa(\CPU|BusA_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|alu|Add12~13 ),
	.combout(\CPU|alu|Add12~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add12~14 .lut_mask = 16'h5A5A;
defparam \CPU|alu|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector0~5 (
// Equation(s):
// \CPU|alu|Selector0~5_combout  = (\CPU|alu|Add11~14_combout  & ((\CPU|ALU_Op_r.ALU_OP_DEC~q ) # ((\CPU|alu|Add12~14_combout  & \CPU|ALU_Op_r.ALU_OP_INC~q )))) # (!\CPU|alu|Add11~14_combout  & (\CPU|alu|Add12~14_combout  & (\CPU|ALU_Op_r.ALU_OP_INC~q )))

	.dataa(\CPU|alu|Add11~14_combout ),
	.datab(\CPU|alu|Add12~14_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~5 .lut_mask = 16'hEAC0;
defparam \CPU|alu|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
fiftyfivenm_lcell_comb \CPU|alu|Add8~0 (
// Equation(s):
// \CPU|alu|Add8~0_combout  = \CPU|alu|Add6~8_combout  $ (((\CPU|alu|Add6~6_combout  & \CPU|alu|Add6~4_combout )))

	.dataa(\CPU|alu|Add6~6_combout ),
	.datab(gnd),
	.datac(\CPU|alu|Add6~8_combout ),
	.datad(\CPU|alu|Add6~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Add8~0 .lut_mask = 16'h5AF0;
defparam \CPU|alu|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector0~4 (
// Equation(s):
// \CPU|alu|Selector0~4_combout  = (\CPU|ALU_Op_r.ALU_OP_SBC~q  & (\CPU|alu|Add6~10_combout  & (!\CPU|alu|Add8~0_combout  & \CPU|alu|process_1~0_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|alu|Add6~10_combout ),
	.datac(\CPU|alu|Add8~0_combout ),
	.datad(\CPU|alu|process_1~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~4 .lut_mask = 16'h0800;
defparam \CPU|alu|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector0~6 (
// Equation(s):
// \CPU|alu|Selector0~6_combout  = (\CPU|alu|Selector0~5_combout ) # ((\CPU|alu|Selector0~4_combout ) # ((\CPU|BusA_r [6] & \CPU|alu|Q_t~1_combout )))

	.dataa(\CPU|alu|Selector0~5_combout ),
	.datab(\CPU|alu|Selector0~4_combout ),
	.datac(\CPU|BusA_r [6]),
	.datad(\CPU|alu|Q_t~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~6 .lut_mask = 16'hFEEE;
defparam \CPU|alu|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector0~7 (
// Equation(s):
// \CPU|alu|Selector0~7_combout  = (\CPU|P [0] & ((\CPU|ALU_Op_r.ALU_OP_ARR~q ) # (\CPU|ALU_Op_r.ALU_OP_ROR~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ROR~q ),
	.datac(\CPU|P [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~7 .lut_mask = 16'hE0E0;
defparam \CPU|alu|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector0~8 (
// Equation(s):
// \CPU|alu|Selector0~8_combout  = (\CPU|alu|Selector0~6_combout ) # ((\CPU|alu|Selector0~7_combout ) # ((\CPU|ALU_Op_r.ALU_OP_OR~q  & \CPU|BusB [7])))

	.dataa(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datab(\CPU|alu|Selector0~6_combout ),
	.datac(\CPU|BusB [7]),
	.datad(\CPU|alu|Selector0~7_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~8 .lut_mask = 16'hFFEC;
defparam \CPU|alu|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
fiftyfivenm_lcell_comb \CPU|alu|Selector0~2 (
// Equation(s):
// \CPU|alu|Selector0~2_combout  = (\CPU|ALU_Op_r.ALU_OP_SAX~q ) # ((\CPU|ALU_Op_r.ALU_OP_SBC~q  & ((!\CPU|alu|process_1~0_combout ) # (!\CPU|alu|Add6~10_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|alu|Add6~10_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datad(\CPU|alu|process_1~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~2 .lut_mask = 16'hF2FA;
defparam \CPU|alu|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
fiftyfivenm_lcell_comb \CPU|alu|Selector0~1 (
// Equation(s):
// \CPU|alu|Selector0~1_combout  = (\CPU|BusA_r [7] & ((\CPU|BusB [7] & (\CPU|ALU_Op_r.ALU_OP_AND~q )) # (!\CPU|BusB [7] & ((\CPU|ALU_Op_r.ALU_OP_EOR~q ))))) # (!\CPU|BusA_r [7] & (((\CPU|BusB [7] & \CPU|ALU_Op_r.ALU_OP_EOR~q ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datab(\CPU|BusA_r [7]),
	.datac(\CPU|BusB [7]),
	.datad(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~1 .lut_mask = 16'hBC80;
defparam \CPU|alu|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
fiftyfivenm_lcell_comb \CPU|alu|Selector0~0 (
// Equation(s):
// \CPU|alu|Selector0~0_combout  = (\CPU|BusA_r [7] & \CPU|alu|Selector6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|BusA_r [7]),
	.datad(\CPU|alu|Selector6~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~0 .lut_mask = 16'hF000;
defparam \CPU|alu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
fiftyfivenm_lcell_comb \CPU|alu|Selector0~3 (
// Equation(s):
// \CPU|alu|Selector0~3_combout  = (\CPU|alu|Selector0~1_combout ) # ((\CPU|alu|Selector0~0_combout ) # ((\CPU|alu|Selector0~2_combout  & \CPU|alu|Add6~8_combout )))

	.dataa(\CPU|alu|Selector0~2_combout ),
	.datab(\CPU|alu|Selector0~1_combout ),
	.datac(\CPU|alu|Add6~8_combout ),
	.datad(\CPU|alu|Selector0~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~3 .lut_mask = 16'hFFEC;
defparam \CPU|alu|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector0~10 (
// Equation(s):
// \CPU|alu|Selector0~10_combout  = (\CPU|alu|Selector0~8_combout ) # ((\CPU|alu|Selector0~3_combout ) # ((\CPU|ALU_Op_r.ALU_OP_ADC~q  & \CPU|alu|Selector0~9_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datab(\CPU|alu|Selector0~9_combout ),
	.datac(\CPU|alu|Selector0~8_combout ),
	.datad(\CPU|alu|Selector0~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector0~10 .lut_mask = 16'hFFF8;
defparam \CPU|alu|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
fiftyfivenm_lcell_comb \CPU|alu|Q[7]~11 (
// Equation(s):
// \CPU|alu|Q[7]~11_combout  = \CPU|P [0] $ (((\CPU|alu|Q2_t~6_combout  & ((\CPU|alu|Q_t~2_combout ) # (\CPU|alu|Q_t~3_combout )))))

	.dataa(\CPU|alu|Q_t~2_combout ),
	.datab(\CPU|alu|Q_t~3_combout ),
	.datac(\CPU|P [0]),
	.datad(\CPU|alu|Q2_t~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[7]~11 .lut_mask = 16'h1EF0;
defparam \CPU|alu|Q[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
fiftyfivenm_lcell_comb \CPU|alu|Q[7]~12 (
// Equation(s):
// \CPU|alu|Q[7]~12_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & ((\CPU|alu|Q[7]~11_combout ))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Selector0~10_combout ))

	.dataa(gnd),
	.datab(\CPU|alu|Selector0~10_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Q[7]~11_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[7]~12 .lut_mask = 16'hFC0C;
defparam \CPU|alu|Q[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N13
dffeas \CPU|X[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|alu|Q[7]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[7] .is_wysiwyg = "true";
defparam \CPU|X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
fiftyfivenm_lcell_comb \CPU|BusB_r[6]~18 (
// Equation(s):
// \CPU|BusB_r[6]~18_combout  = (\CPU|DL[6]~6_combout  & (!\CPU|BusB_r[5]~17 )) # (!\CPU|DL[6]~6_combout  & ((\CPU|BusB_r[5]~17 ) # (GND)))
// \CPU|BusB_r[6]~19  = CARRY((!\CPU|BusB_r[5]~17 ) # (!\CPU|DL[6]~6_combout ))

	.dataa(gnd),
	.datab(\CPU|DL[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|BusB_r[5]~17 ),
	.combout(\CPU|BusB_r[6]~18_combout ),
	.cout(\CPU|BusB_r[6]~19 ));
// synopsys translate_off
defparam \CPU|BusB_r[6]~18 .lut_mask = 16'h3C3F;
defparam \CPU|BusB_r[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
fiftyfivenm_lcell_comb \CPU|BusB_r[7]~20 (
// Equation(s):
// \CPU|BusB_r[7]~20_combout  = \CPU|BusB_r[6]~19  $ (!\CPU|DL[7]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[7]~7_combout ),
	.cin(\CPU|BusB_r[6]~19 ),
	.combout(\CPU|BusB_r[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BusB_r[7]~20 .lut_mask = 16'hF00F;
defparam \CPU|BusB_r[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y29_N19
dffeas \CPU|BusB_r[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[7]~20_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[7] .is_wysiwyg = "true";
defparam \CPU|BusB_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
fiftyfivenm_lcell_comb \CPU|Selector32~0 (
// Equation(s):
// \CPU|Selector32~0_combout  = (\CPU|Y [7] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|BusB_r [7] & \CPU|Write_Data_r.Write_Data_YB~q ))))

	.dataa(\CPU|BusB_r [7]),
	.datab(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datac(\CPU|Y [7]),
	.datad(\CPU|Write_Data_r.Write_Data_YB~q ),
	.cin(gnd),
	.combout(\CPU|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~0 .lut_mask = 16'hE0C0;
defparam \CPU|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
fiftyfivenm_lcell_comb \CPU|alu|Selector10~2 (
// Equation(s):
// \CPU|alu|Selector10~2_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & ((\CPU|alu|Add3~6_combout ) # ((\CPU|alu|Add6~8_combout  & !\CPU|alu|WideOr4~0_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|alu|Add6~8_combout  & (!\CPU|alu|WideOr4~0_combout )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datab(\CPU|alu|Add6~8_combout ),
	.datac(\CPU|alu|WideOr4~0_combout ),
	.datad(\CPU|alu|Add3~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector10~2 .lut_mask = 16'hAE0C;
defparam \CPU|alu|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector10~1 (
// Equation(s):
// \CPU|alu|Selector10~1_combout  = (\CPU|BusB [7] & (((\CPU|P [7] & \CPU|ALU_Op_r.ALU_OP_EQ1~q )) # (!\CPU|ALU_Op_r.ALU_OP_BIT~q ))) # (!\CPU|BusB [7] & (\CPU|P [7] & ((\CPU|ALU_Op_r.ALU_OP_EQ1~q ))))

	.dataa(\CPU|BusB [7]),
	.datab(\CPU|P [7]),
	.datac(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector10~1 .lut_mask = 16'hCE0A;
defparam \CPU|alu|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
fiftyfivenm_lcell_comb \CPU|alu|Selector10~3 (
// Equation(s):
// \CPU|alu|Selector10~3_combout  = (\CPU|alu|Selector10~2_combout ) # ((\CPU|alu|Selector10~1_combout ) # ((\CPU|alu|Selector0~10_combout  & \CPU|alu|Selector10~0_combout )))

	.dataa(\CPU|alu|Selector10~2_combout ),
	.datab(\CPU|alu|Selector0~10_combout ),
	.datac(\CPU|alu|Selector10~0_combout ),
	.datad(\CPU|alu|Selector10~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector10~3 .lut_mask = 16'hFFEA;
defparam \CPU|alu|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
fiftyfivenm_lcell_comb \CPU|P[7]~1 (
// Equation(s):
// \CPU|P[7]~1_combout  = (\CPU|tmpP~12_combout  & (\CPU|alu|Selector10~3_combout )) # (!\CPU|tmpP~12_combout  & ((\CPU|P [7])))

	.dataa(\CPU|tmpP~12_combout ),
	.datab(\CPU|alu|Selector10~3_combout ),
	.datac(\CPU|P [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|P[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|P[7]~1 .lut_mask = 16'hD8D8;
defparam \CPU|P[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N25
dffeas \CPU|P[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|P[7]~1_combout ),
	.asdata(\CPU|alu|Q[7]~12_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux277~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[7] .is_wysiwyg = "true";
defparam \CPU|P[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
fiftyfivenm_lcell_comb \CPU|Selector32~2 (
// Equation(s):
// \CPU|Selector32~2_combout  = (\CPU|ABC [7] & ((\CPU|Write_Data_r.Write_Data_ABC~q ) # ((\CPU|P [7] & \CPU|Write_Data_r.Write_Data_P~q )))) # (!\CPU|ABC [7] & (\CPU|P [7] & ((\CPU|Write_Data_r.Write_Data_P~q ))))

	.dataa(\CPU|ABC [7]),
	.datab(\CPU|P [7]),
	.datac(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datad(\CPU|Write_Data_r.Write_Data_P~q ),
	.cin(gnd),
	.combout(\CPU|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
fiftyfivenm_lcell_comb \CPU|Add0~28 (
// Equation(s):
// \CPU|Add0~28_combout  = (\CPU|PC [14] & (\CPU|Add0~27  $ (GND))) # (!\CPU|PC [14] & (!\CPU|Add0~27  & VCC))
// \CPU|Add0~29  = CARRY((\CPU|PC [14] & !\CPU|Add0~27 ))

	.dataa(gnd),
	.datab(\CPU|PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~27 ),
	.combout(\CPU|Add0~28_combout ),
	.cout(\CPU|Add0~29 ));
// synopsys translate_off
defparam \CPU|Add0~28 .lut_mask = 16'hC30C;
defparam \CPU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
fiftyfivenm_lcell_comb \CPU|Add0~30 (
// Equation(s):
// \CPU|Add0~30_combout  = \CPU|Add0~29  $ (\CPU|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|PC [15]),
	.cin(\CPU|Add0~29 ),
	.combout(\CPU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~30 .lut_mask = 16'h0FF0;
defparam \CPU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
fiftyfivenm_lcell_comb \CPU|Mux0~0 (
// Equation(s):
// \CPU|Mux0~0_combout  = (\CPU|PC[12]~16_combout  & ((\CPU|PC[12]~19_combout ) # ((\CPU|Add0~30_combout )))) # (!\CPU|PC[12]~16_combout  & (!\CPU|PC[12]~19_combout  & (\CPU|DL[7]~7_combout )))

	.dataa(\CPU|PC[12]~16_combout ),
	.datab(\CPU|PC[12]~19_combout ),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(\CPU|Add0~30_combout ),
	.cin(gnd),
	.combout(\CPU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux0~0 .lut_mask = 16'hBA98;
defparam \CPU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
fiftyfivenm_lcell_comb \CPU|Add4~12 (
// Equation(s):
// \CPU|Add4~12_combout  = (\CPU|PC [14] & ((GND) # (!\CPU|Add4~11 ))) # (!\CPU|PC [14] & (\CPU|Add4~11  $ (GND)))
// \CPU|Add4~13  = CARRY((\CPU|PC [14]) # (!\CPU|Add4~11 ))

	.dataa(\CPU|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~11 ),
	.combout(\CPU|Add4~12_combout ),
	.cout(\CPU|Add4~13 ));
// synopsys translate_off
defparam \CPU|Add4~12 .lut_mask = 16'h5AAF;
defparam \CPU|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
fiftyfivenm_lcell_comb \CPU|Add4~14 (
// Equation(s):
// \CPU|Add4~14_combout  = \CPU|PC [15] $ (!\CPU|Add4~13 )

	.dataa(\CPU|PC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add4~13 ),
	.combout(\CPU|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add4~14 .lut_mask = 16'hA5A5;
defparam \CPU|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
fiftyfivenm_lcell_comb \CPU|Add3~12 (
// Equation(s):
// \CPU|Add3~12_combout  = (\CPU|PC [14] & (\CPU|Add3~11  $ (GND))) # (!\CPU|PC [14] & (!\CPU|Add3~11  & VCC))
// \CPU|Add3~13  = CARRY((\CPU|PC [14] & !\CPU|Add3~11 ))

	.dataa(\CPU|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~11 ),
	.combout(\CPU|Add3~12_combout ),
	.cout(\CPU|Add3~13 ));
// synopsys translate_off
defparam \CPU|Add3~12 .lut_mask = 16'hA50A;
defparam \CPU|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
fiftyfivenm_lcell_comb \CPU|Add3~14 (
// Equation(s):
// \CPU|Add3~14_combout  = \CPU|Add3~13  $ (\CPU|PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|PC [15]),
	.cin(\CPU|Add3~13 ),
	.combout(\CPU|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add3~14 .lut_mask = 16'h0FF0;
defparam \CPU|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
fiftyfivenm_lcell_comb \CPU|Mux0~1 (
// Equation(s):
// \CPU|Mux0~1_combout  = (\CPU|Mux0~0_combout  & (((\CPU|Add3~14_combout )) # (!\CPU|PC[12]~19_combout ))) # (!\CPU|Mux0~0_combout  & (\CPU|PC[12]~19_combout  & (\CPU|Add4~14_combout )))

	.dataa(\CPU|Mux0~0_combout ),
	.datab(\CPU|PC[12]~19_combout ),
	.datac(\CPU|Add4~14_combout ),
	.datad(\CPU|Add3~14_combout ),
	.cin(gnd),
	.combout(\CPU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux0~1 .lut_mask = 16'hEA62;
defparam \CPU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N23
dffeas \CPU|PC[15] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[15] .is_wysiwyg = "true";
defparam \CPU|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
fiftyfivenm_lcell_comb \CPU|Selector32~1 (
// Equation(s):
// \CPU|Selector32~1_combout  = (\CPU|PC [15] & ((\CPU|Write_Data_r.Write_Data_PCH~q ) # ((\CPU|PC [7] & \CPU|Write_Data_r.Write_Data_PCL~q )))) # (!\CPU|PC [15] & (\CPU|PC [7] & ((\CPU|Write_Data_r.Write_Data_PCL~q ))))

	.dataa(\CPU|PC [15]),
	.datab(\CPU|PC [7]),
	.datac(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datad(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.cin(gnd),
	.combout(\CPU|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
fiftyfivenm_lcell_comb \CPU|Selector32~3 (
// Equation(s):
// \CPU|Selector32~3_combout  = (\CPU|Selector32~2_combout ) # ((\CPU|Selector32~1_combout ) # ((!\CPU|Write_Data_r.Write_Data_DL~q  & \CPU|DL [7])))

	.dataa(\CPU|Selector32~2_combout ),
	.datab(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datac(\CPU|Selector32~1_combout ),
	.datad(\CPU|DL [7]),
	.cin(gnd),
	.combout(\CPU|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~3 .lut_mask = 16'hFBFA;
defparam \CPU|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
fiftyfivenm_lcell_comb \CPU|Selector32~4 (
// Equation(s):
// \CPU|Selector32~4_combout  = (\CPU|BusB_r [7] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [7]))))

	.dataa(\CPU|Write_Data_r.Write_Data_XB~q ),
	.datab(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datac(\CPU|ABC [7]),
	.datad(\CPU|BusB_r [7]),
	.cin(gnd),
	.combout(\CPU|Selector32~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~4 .lut_mask = 16'hEA00;
defparam \CPU|Selector32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
fiftyfivenm_lcell_comb \CPU|Selector32~5 (
// Equation(s):
// \CPU|Selector32~5_combout  = (\CPU|Selector32~4_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|ABC [7] & \CPU|Write_Data_r.Write_Data_AX~q )))

	.dataa(\CPU|ABC [7]),
	.datab(\CPU|Selector32~4_combout ),
	.datac(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datad(\CPU|Write_Data_r.Write_Data_X~q ),
	.cin(gnd),
	.combout(\CPU|Selector32~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~5 .lut_mask = 16'hFFEC;
defparam \CPU|Selector32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
fiftyfivenm_lcell_comb \CPU|Selector32~6 (
// Equation(s):
// \CPU|Selector32~6_combout  = (\CPU|Selector32~0_combout ) # ((\CPU|Selector32~3_combout ) # ((\CPU|X [7] & \CPU|Selector32~5_combout )))

	.dataa(\CPU|X [7]),
	.datab(\CPU|Selector32~0_combout ),
	.datac(\CPU|Selector32~3_combout ),
	.datad(\CPU|Selector32~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector32~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~6 .lut_mask = 16'hFEFC;
defparam \CPU|Selector32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
fiftyfivenm_lcell_comb \CPU|BAH~6 (
// Equation(s):
// \CPU|BAH~6_combout  = (\CPU|BAH[0]~3_combout  & ((\CPU|BAH[0]~5_combout  & ((\CPU|DL[7]~7_combout ))) # (!\CPU|BAH[0]~5_combout  & (\CPU|Selector32~6_combout )))) # (!\CPU|BAH[0]~3_combout  & (((!\CPU|BAH[0]~5_combout ))))

	.dataa(\CPU|Selector32~6_combout ),
	.datab(\CPU|DL[7]~7_combout ),
	.datac(\CPU|BAH[0]~3_combout ),
	.datad(\CPU|BAH[0]~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~6 .lut_mask = 16'hC0AF;
defparam \CPU|BAH~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
fiftyfivenm_lcell_comb \CPU|Add10~12 (
// Equation(s):
// \CPU|Add10~12_combout  = (\CPU|BAH [6] & (\CPU|Add10~11  $ (GND))) # (!\CPU|BAH [6] & (!\CPU|Add10~11  & VCC))
// \CPU|Add10~13  = CARRY((\CPU|BAH [6] & !\CPU|Add10~11 ))

	.dataa(\CPU|BAH [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add10~11 ),
	.combout(\CPU|Add10~12_combout ),
	.cout(\CPU|Add10~13 ));
// synopsys translate_off
defparam \CPU|Add10~12 .lut_mask = 16'hA50A;
defparam \CPU|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
fiftyfivenm_lcell_comb \CPU|BAH~19 (
// Equation(s):
// \CPU|BAH~19_combout  = (\CPU|BAH[0]~5_combout  & (\CPU|DL[6]~6_combout  & (\CPU|BAH[0]~3_combout ))) # (!\CPU|BAH[0]~5_combout  & (((\CPU|Selector33~6_combout ) # (!\CPU|BAH[0]~3_combout ))))

	.dataa(\CPU|BAH[0]~5_combout ),
	.datab(\CPU|DL[6]~6_combout ),
	.datac(\CPU|BAH[0]~3_combout ),
	.datad(\CPU|Selector33~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~19 .lut_mask = 16'hD585;
defparam \CPU|BAH~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
fiftyfivenm_lcell_comb \CPU|BAH~20 (
// Equation(s):
// \CPU|BAH~20_combout  = (\CPU|BAH[0]~2_combout  & (\CPU|Add10~12_combout  & ((\CPU|Selector33~6_combout ) # (\CPU|BAH~19_combout )))) # (!\CPU|BAH[0]~2_combout  & (((\CPU|BAH~19_combout ))))

	.dataa(\CPU|Add10~12_combout ),
	.datab(\CPU|Selector33~6_combout ),
	.datac(\CPU|BAH[0]~2_combout ),
	.datad(\CPU|BAH~19_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~20 .lut_mask = 16'hAF80;
defparam \CPU|BAH~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N25
dffeas \CPU|BAH[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~20_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[6] .is_wysiwyg = "true";
defparam \CPU|BAH[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
fiftyfivenm_lcell_comb \CPU|Add10~14 (
// Equation(s):
// \CPU|Add10~14_combout  = \CPU|BAH [7] $ (\CPU|Add10~13 )

	.dataa(\CPU|BAH [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add10~13 ),
	.combout(\CPU|Add10~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add10~14 .lut_mask = 16'h5A5A;
defparam \CPU|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
fiftyfivenm_lcell_comb \CPU|BAH~7 (
// Equation(s):
// \CPU|BAH~7_combout  = (\CPU|BAH[0]~2_combout  & (\CPU|Add10~14_combout  & ((\CPU|Selector32~6_combout ) # (\CPU|BAH~6_combout )))) # (!\CPU|BAH[0]~2_combout  & (((\CPU|BAH~6_combout ))))

	.dataa(\CPU|Selector32~6_combout ),
	.datab(\CPU|BAH~6_combout ),
	.datac(\CPU|BAH[0]~2_combout ),
	.datad(\CPU|Add10~14_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~7 .lut_mask = 16'hEC0C;
defparam \CPU|BAH~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N31
dffeas \CPU|BAH[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~7_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[7] .is_wysiwyg = "true";
defparam \CPU|BAH[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
fiftyfivenm_lcell_comb \CPU|Selector16~0 (
// Equation(s):
// \CPU|Selector16~0_combout  = (\CPU|BAH [7] & ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ) # ((!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & \CPU|PC [15])))) # (!\CPU|BAH [7] & (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & (\CPU|PC [15])))

	.dataa(\CPU|BAH [7]),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datac(\CPU|PC [15]),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.cin(gnd),
	.combout(\CPU|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector16~0 .lut_mask = 16'hBA30;
defparam \CPU|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
fiftyfivenm_lcell_comb \BUS|SYSRAM_EN~0 (
// Equation(s):
// \BUS|SYSRAM_EN~0_combout  = (!\CPU|Selector16~0_combout  & (!\CPU|Selector18~0_combout  & (\CPU|WRn_i~q  & !\CPU|Selector17~0_combout )))

	.dataa(\CPU|Selector16~0_combout ),
	.datab(\CPU|Selector18~0_combout ),
	.datac(\CPU|WRn_i~q ),
	.datad(\CPU|Selector17~0_combout ),
	.cin(gnd),
	.combout(\BUS|SYSRAM_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|SYSRAM_EN~0 .lut_mask = 16'h0010;
defparam \BUS|SYSRAM_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N7
dffeas \RICOH|palette[12][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[12][4] .is_wysiwyg = "true";
defparam \RICOH|palette[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
fiftyfivenm_lcell_comb \RICOH|palette[14][4]~feeder (
// Equation(s):
// \RICOH|palette[14][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[14][4]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N1
dffeas \RICOH|palette[14][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[14][4] .is_wysiwyg = "true";
defparam \RICOH|palette[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~112 (
// Equation(s):
// \BUS|BUS_OUT[4]~112_combout  = (\RICOH|VRAM_ADDR [0] & (\RICOH|VRAM_ADDR [1])) # (!\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[14][4]~q ))) # (!\RICOH|VRAM_ADDR [1] & (\RICOH|palette[12][4]~q ))))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[12][4]~q ),
	.datad(\RICOH|palette[14][4]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~112_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~112 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[4]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
fiftyfivenm_lcell_comb \RICOH|palette[15][4]~feeder (
// Equation(s):
// \RICOH|palette[15][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[15][4]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N9
dffeas \RICOH|palette[15][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[15][4] .is_wysiwyg = "true";
defparam \RICOH|palette[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N23
dffeas \RICOH|palette[13][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[13][4] .is_wysiwyg = "true";
defparam \RICOH|palette[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~113 (
// Equation(s):
// \BUS|BUS_OUT[4]~113_combout  = (\BUS|BUS_OUT[4]~112_combout  & ((\RICOH|palette[15][4]~q ) # ((!\RICOH|VRAM_ADDR [0])))) # (!\BUS|BUS_OUT[4]~112_combout  & (((\RICOH|palette[13][4]~q  & \RICOH|VRAM_ADDR [0]))))

	.dataa(\BUS|BUS_OUT[4]~112_combout ),
	.datab(\RICOH|palette[15][4]~q ),
	.datac(\RICOH|palette[13][4]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~113_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~113 .lut_mask = 16'hD8AA;
defparam \BUS|BUS_OUT[4]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N17
dffeas \RICOH|palette[8][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[8][4] .is_wysiwyg = "true";
defparam \RICOH|palette[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
fiftyfivenm_lcell_comb \RICOH|palette[9][4]~feeder (
// Equation(s):
// \RICOH|palette[9][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[9][4]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N25
dffeas \RICOH|palette[9][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[9][4] .is_wysiwyg = "true";
defparam \RICOH|palette[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~105 (
// Equation(s):
// \BUS|BUS_OUT[4]~105_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[9][4]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[8][4]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[8][4]~q ),
	.datad(\RICOH|palette[9][4]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~105 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
fiftyfivenm_lcell_comb \RICOH|palette[11][4]~feeder (
// Equation(s):
// \RICOH|palette[11][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[11][4]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N3
dffeas \RICOH|palette[11][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[11][4] .is_wysiwyg = "true";
defparam \RICOH|palette[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N9
dffeas \RICOH|palette[10][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[10][4] .is_wysiwyg = "true";
defparam \RICOH|palette[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~106 (
// Equation(s):
// \BUS|BUS_OUT[4]~106_combout  = (\BUS|BUS_OUT[4]~105_combout  & ((\RICOH|palette[11][4]~q ) # ((!\RICOH|VRAM_ADDR [1])))) # (!\BUS|BUS_OUT[4]~105_combout  & (((\RICOH|palette[10][4]~q  & \RICOH|VRAM_ADDR [1]))))

	.dataa(\BUS|BUS_OUT[4]~105_combout ),
	.datab(\RICOH|palette[11][4]~q ),
	.datac(\RICOH|palette[10][4]~q ),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~106 .lut_mask = 16'hD8AA;
defparam \BUS|BUS_OUT[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N17
dffeas \RICOH|palette[2][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[2][4] .is_wysiwyg = "true";
defparam \RICOH|palette[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N17
dffeas \RICOH|palette[3][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[3][4] .is_wysiwyg = "true";
defparam \RICOH|palette[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N19
dffeas \RICOH|palette[0][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[0][4] .is_wysiwyg = "true";
defparam \RICOH|palette[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N7
dffeas \RICOH|palette[1][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[1][4] .is_wysiwyg = "true";
defparam \RICOH|palette[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~109 (
// Equation(s):
// \BUS|BUS_OUT[4]~109_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[1][4]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[0][4]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[0][4]~q ),
	.datad(\RICOH|palette[1][4]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~109 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~110 (
// Equation(s):
// \BUS|BUS_OUT[4]~110_combout  = (\RICOH|VRAM_ADDR [1] & ((\BUS|BUS_OUT[4]~109_combout  & ((\RICOH|palette[3][4]~q ))) # (!\BUS|BUS_OUT[4]~109_combout  & (\RICOH|palette[2][4]~q )))) # (!\RICOH|VRAM_ADDR [1] & (((\BUS|BUS_OUT[4]~109_combout ))))

	.dataa(\RICOH|palette[2][4]~q ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[3][4]~q ),
	.datad(\BUS|BUS_OUT[4]~109_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~110_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~110 .lut_mask = 16'hF388;
defparam \BUS|BUS_OUT[4]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
fiftyfivenm_lcell_comb \RICOH|palette[5][4]~feeder (
// Equation(s):
// \RICOH|palette[5][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[5][4]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N23
dffeas \RICOH|palette[5][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[5][4] .is_wysiwyg = "true";
defparam \RICOH|palette[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \RICOH|palette[7][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[7][4] .is_wysiwyg = "true";
defparam \RICOH|palette[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
fiftyfivenm_lcell_comb \RICOH|palette[6][4]~feeder (
// Equation(s):
// \RICOH|palette[6][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[4]~4_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[6][4]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N3
dffeas \RICOH|palette[6][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[6][4] .is_wysiwyg = "true";
defparam \RICOH|palette[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N25
dffeas \RICOH|palette[4][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[4][4] .is_wysiwyg = "true";
defparam \RICOH|palette[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~107 (
// Equation(s):
// \BUS|BUS_OUT[4]~107_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[6][4]~q ) # ((\RICOH|VRAM_ADDR [0])))) # (!\RICOH|VRAM_ADDR [1] & (((\RICOH|palette[4][4]~q  & !\RICOH|VRAM_ADDR [0]))))

	.dataa(\RICOH|palette[6][4]~q ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[4][4]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~107 .lut_mask = 16'hCCB8;
defparam \BUS|BUS_OUT[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~108 (
// Equation(s):
// \BUS|BUS_OUT[4]~108_combout  = (\RICOH|VRAM_ADDR [0] & ((\BUS|BUS_OUT[4]~107_combout  & ((\RICOH|palette[7][4]~q ))) # (!\BUS|BUS_OUT[4]~107_combout  & (\RICOH|palette[5][4]~q )))) # (!\RICOH|VRAM_ADDR [0] & (((\BUS|BUS_OUT[4]~107_combout ))))

	.dataa(\RICOH|palette[5][4]~q ),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[7][4]~q ),
	.datad(\BUS|BUS_OUT[4]~107_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~108 .lut_mask = 16'hF388;
defparam \BUS|BUS_OUT[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~111 (
// Equation(s):
// \BUS|BUS_OUT[4]~111_combout  = (\RICOH|VRAM_ADDR [2] & (((\RICOH|VRAM_ADDR [3]) # (\BUS|BUS_OUT[4]~108_combout )))) # (!\RICOH|VRAM_ADDR [2] & (\BUS|BUS_OUT[4]~110_combout  & (!\RICOH|VRAM_ADDR [3])))

	.dataa(\BUS|BUS_OUT[4]~110_combout ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\BUS|BUS_OUT[4]~108_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~111_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~111 .lut_mask = 16'hCEC2;
defparam \BUS|BUS_OUT[4]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~114 (
// Equation(s):
// \BUS|BUS_OUT[4]~114_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[4]~111_combout  & (\BUS|BUS_OUT[4]~113_combout )) # (!\BUS|BUS_OUT[4]~111_combout  & ((\BUS|BUS_OUT[4]~106_combout ))))) # (!\RICOH|VRAM_ADDR [3] & (((\BUS|BUS_OUT[4]~111_combout ))))

	.dataa(\BUS|BUS_OUT[4]~113_combout ),
	.datab(\BUS|BUS_OUT[4]~106_combout ),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\BUS|BUS_OUT[4]~111_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~114_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~114 .lut_mask = 16'hAFC0;
defparam \BUS|BUS_OUT[4]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~115 (
// Equation(s):
// \BUS|BUS_OUT[4]~115_combout  = (\RICOH|gfxbus|LessThan1~1_combout  & (((\BUS|BUS_OUT[5]~3_combout )))) # (!\RICOH|gfxbus|LessThan1~1_combout  & ((\BUS|BUS_OUT[5]~3_combout  & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [4])) # 
// (!\BUS|BUS_OUT[5]~3_combout  & ((\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [4]),
	.datab(\RICOH|gfxbus|LessThan1~1_combout ),
	.datac(\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [4]),
	.datad(\BUS|BUS_OUT[5]~3_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~115_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~115 .lut_mask = 16'hEE30;
defparam \BUS|BUS_OUT[4]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
fiftyfivenm_lcell_comb \RICOH|palette[27][4]~feeder (
// Equation(s):
// \RICOH|palette[27][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[4]~4_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[27][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[27][4]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[27][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N5
dffeas \RICOH|palette[27][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[27][4] .is_wysiwyg = "true";
defparam \RICOH|palette[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N11
dffeas \RICOH|palette[31][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[31][4] .is_wysiwyg = "true";
defparam \RICOH|palette[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N17
dffeas \RICOH|palette[19][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[19][4] .is_wysiwyg = "true";
defparam \RICOH|palette[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
fiftyfivenm_lcell_comb \RICOH|palette[23][4]~feeder (
// Equation(s):
// \RICOH|palette[23][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[23][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[23][4]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[23][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N27
dffeas \RICOH|palette[23][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[23][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[23][4] .is_wysiwyg = "true";
defparam \RICOH|palette[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~116 (
// Equation(s):
// \BUS|BUS_OUT[4]~116_combout  = (\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3]) # ((\RICOH|palette[23][4]~q )))) # (!\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[19][4]~q )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[19][4]~q ),
	.datad(\RICOH|palette[23][4]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~116_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~116 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[4]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~117 (
// Equation(s):
// \BUS|BUS_OUT[4]~117_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[4]~116_combout  & ((\RICOH|palette[31][4]~q ))) # (!\BUS|BUS_OUT[4]~116_combout  & (\RICOH|palette[27][4]~q )))) # (!\RICOH|VRAM_ADDR [3] & (((\BUS|BUS_OUT[4]~116_combout ))))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|palette[27][4]~q ),
	.datac(\RICOH|palette[31][4]~q ),
	.datad(\BUS|BUS_OUT[4]~116_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~117_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~117 .lut_mask = 16'hF588;
defparam \BUS|BUS_OUT[4]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
fiftyfivenm_lcell_comb \RICOH|palette[25][4]~feeder (
// Equation(s):
// \RICOH|palette[25][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[4]~4_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[25][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[25][4]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[25][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N5
dffeas \RICOH|palette[25][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[25][4] .is_wysiwyg = "true";
defparam \RICOH|palette[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N19
dffeas \RICOH|palette[29][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[29][4] .is_wysiwyg = "true";
defparam \RICOH|palette[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N3
dffeas \RICOH|palette[17][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[17][4] .is_wysiwyg = "true";
defparam \RICOH|palette[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
fiftyfivenm_lcell_comb \RICOH|palette[21][4]~feeder (
// Equation(s):
// \RICOH|palette[21][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[21][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[21][4]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[21][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N5
dffeas \RICOH|palette[21][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[21][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[21][4] .is_wysiwyg = "true";
defparam \RICOH|palette[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~118 (
// Equation(s):
// \BUS|BUS_OUT[4]~118_combout  = (\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3]) # ((\RICOH|palette[21][4]~q )))) # (!\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[17][4]~q )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[17][4]~q ),
	.datad(\RICOH|palette[21][4]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~118 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~119 (
// Equation(s):
// \BUS|BUS_OUT[4]~119_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[4]~118_combout  & ((\RICOH|palette[29][4]~q ))) # (!\BUS|BUS_OUT[4]~118_combout  & (\RICOH|palette[25][4]~q )))) # (!\RICOH|VRAM_ADDR [3] & (((\BUS|BUS_OUT[4]~118_combout ))))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|palette[25][4]~q ),
	.datac(\RICOH|palette[29][4]~q ),
	.datad(\BUS|BUS_OUT[4]~118_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~119_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~119 .lut_mask = 16'hF588;
defparam \BUS|BUS_OUT[4]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~120 (
// Equation(s):
// \BUS|BUS_OUT[4]~120_combout  = (\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & (\BUS|BUS_OUT[4]~117_combout )) # (!\RICOH|VRAM_ADDR [1] & ((\BUS|BUS_OUT[4]~119_combout )))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\BUS|BUS_OUT[4]~117_combout ),
	.datac(\BUS|BUS_OUT[4]~119_combout ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~120_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~120 .lut_mask = 16'hD800;
defparam \BUS|BUS_OUT[4]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
fiftyfivenm_lcell_comb \RICOH|palette[26][4]~feeder (
// Equation(s):
// \RICOH|palette[26][4]~feeder_combout  = \CPU|DL[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[4]~4_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[26][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[26][4]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[26][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N19
dffeas \RICOH|palette[26][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[26][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[26][4] .is_wysiwyg = "true";
defparam \RICOH|palette[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N23
dffeas \RICOH|palette[18][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[18][4] .is_wysiwyg = "true";
defparam \RICOH|palette[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~121 (
// Equation(s):
// \BUS|BUS_OUT[4]~121_combout  = (\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[26][4]~q ) # ((\RICOH|VRAM_ADDR [2])))) # (!\RICOH|VRAM_ADDR [3] & (((\RICOH|palette[18][4]~q  & !\RICOH|VRAM_ADDR [2]))))

	.dataa(\RICOH|palette[26][4]~q ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[18][4]~q ),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~121_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~121 .lut_mask = 16'hCCB8;
defparam \BUS|BUS_OUT[4]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N9
dffeas \RICOH|palette[22][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[22][4] .is_wysiwyg = "true";
defparam \RICOH|palette[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N23
dffeas \RICOH|palette[30][4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\CPU|DL[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[30][4] .is_wysiwyg = "true";
defparam \RICOH|palette[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~122 (
// Equation(s):
// \BUS|BUS_OUT[4]~122_combout  = (\BUS|BUS_OUT[4]~121_combout  & (((\RICOH|palette[30][4]~q )) # (!\RICOH|VRAM_ADDR [2]))) # (!\BUS|BUS_OUT[4]~121_combout  & (\RICOH|VRAM_ADDR [2] & (\RICOH|palette[22][4]~q )))

	.dataa(\BUS|BUS_OUT[4]~121_combout ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|palette[22][4]~q ),
	.datad(\RICOH|palette[30][4]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~122 .lut_mask = 16'hEA62;
defparam \BUS|BUS_OUT[4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~123 (
// Equation(s):
// \BUS|BUS_OUT[4]~123_combout  = (\BUS|BUS_OUT[4]~120_combout ) # ((\RICOH|VRAM_ADDR [1] & (\BUS|BUS_OUT[4]~122_combout  & !\RICOH|VRAM_ADDR [0])))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\BUS|BUS_OUT[4]~120_combout ),
	.datac(\BUS|BUS_OUT[4]~122_combout ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~123_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~123 .lut_mask = 16'hCCEC;
defparam \BUS|BUS_OUT[4]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~124 (
// Equation(s):
// \BUS|BUS_OUT[4]~124_combout  = (\BUS|BUS_OUT[4]~115_combout  & (((\BUS|BUS_OUT[4]~123_combout ) # (!\RICOH|gfxbus|LessThan1~1_combout )))) # (!\BUS|BUS_OUT[4]~115_combout  & (\BUS|BUS_OUT[4]~114_combout  & ((\RICOH|gfxbus|LessThan1~1_combout ))))

	.dataa(\BUS|BUS_OUT[4]~114_combout ),
	.datab(\BUS|BUS_OUT[4]~115_combout ),
	.datac(\BUS|BUS_OUT[4]~123_combout ),
	.datad(\RICOH|gfxbus|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~124_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~124 .lut_mask = 16'hE2CC;
defparam \BUS|BUS_OUT[4]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\RICOH|VRAM_ADDR [12],\RICOH|VRAM_ADDR [11],\RICOH|VRAM_ADDR [10],\RICOH|VRAM_ADDR [9],\RICOH|VRAM_ADDR [8],\RICOH|VRAM_ADDR [7],\RICOH|VRAM_ADDR [6],\RICOH|VRAM_ADDR [5],\RICOH|VRAM_ADDR [4],\RICOH|VRAM_ADDR [3],\RICOH|VRAM_ADDR [2],\RICOH|VRAM_ADDR [1],\RICOH|VRAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\RICOH|WideOr1~0_combout ,\RICOH|Selector2~2_combout ,\RICOH|Selector3~2_combout ,\RICOH|Selector4~2_combout ,\RICOH|Selector5~2_combout ,\RICOH|Selector6~2_combout ,\RICOH|Selector7~2_combout ,\RICOH|Selector8~2_combout ,\RICOH|Selector9~2_combout ,\~GND~combout ,
\RICOH|Selector11~3_combout ,\RICOH|Selector12~3_combout ,\RICOH|Selector13~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./MIF_FILES/dk-chr.mif";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ppu:RICOH|chr_rom:pattern|altsyncram:altsyncram_component|altsyncram_4uf2:auto_generated|ALTSYNCRAM";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h004100001F1FFF8003018000FF7FFFFFFFFF0000E1DE07FAF8283E230FF2FC1C7F3FE7E7FFFF00007F7CE8003C100000FFFCF808FF7FFFFFE1DEFF623F22FF747F3FE7E70707FF80FFFF8080FB288000FF1AE000FFFE000000A5000E004100013800000000003F1FFFFFFFBF80000302FF3FFFEFFFFF84800F0FFCF01F1FFEE0FF3FFFFFFFFF8080E5DE0302F4EF3F1FFFFFFFDE000038000000000080000300C000FF32FE78FFFFC0C00302FFA1FFC2FF030706FF28FFE2FC6CFF31FF77FFFFC0C00000000000007F0580803F04E020FF3FFF7FFFF9FF3FE764FF3FFF1FF0600F0FFFFFFCC00000FF3F800000000000DF9FF0F00707FFFFFFFC0000FF3EFF1E;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFF7FF8E0EC4CFFFFFFF3FFEFFF2000003F04E02000000000000104FC00000CFCD6EE2020FFFFFFEFFF800000FF4A00000081007F00000000FC0341C3FC04D8083F201B10E724FF3CFFBFFFFDFFBFFFFD703F0EFC703F0EFC1F1FF8F81F1FF8F8EFFAFF2FFFFBFFEF20032006200C201800310063008E021C0238027002E022802200008E001C0038007000E000C00080000100030006000C00180031006300C7001F001F00F8000000000000005E003E003C004A00000000005D0078001C001C00700040007F00490031005100110041001C001C0040003C0041007F00080049000900490041004100490011004900490079004900450013004D0059007F0041;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hC030E0DEEC3BF0FC007E080008000800FC030AF41F7FDAA6180418200B1FC7C70337000060E0D8D8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF7FF6F67C0F87803B3FFEFE583C27600CF0C00000000049004900490042FFFFFFFFFFFFFFFF0707F8F80101F8F81BC000600AC0006007C0C00602C180060100545C384000000000FC0C7F7D1818FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EF960F0103C00001E7D60F0107C0040FFFFFFFFFFFFFFFFFFFF007FC7C7C7C73F7300C0003F00E11E7F0084001E0080130CC8300B04D0200C1330C8040B20D0080710E0040320C0080710E0040320C0080710E0040320C0080710E0040320C0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h6F9011001FFFC0F00737F8FB0708F008001D00CF001D18DF093620D81FFFE0FC7E7F3AC600F900B07FFF00D83EBF00C0030FFCFC0000FE7E0307F0FC0F0FF8FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001000000FFFDFFFFFFFC7F608F03FF01C0407F608F02FF50E0E00000FFFBFFF7FFFC0000000000000000000800200008002000000000000000000102804000010080081010080408201048F95AA25E1F00F83C3E9464203900400F1F03FC0F0F00E0383B5A2238F8003838385A2238F800381C9F5A223CFF00381C9C5A2238F80038181E9464383800401C1C946438380040383B5A2218F900B81C9C5A2238FF00381F1894643E380040;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hD6500001AA980AA625540CB4785E7FFFF5174A241FFBBFE0F303D3F3000050352803FCF7FFFFD6AD64CFC17FFF8012843109433238D34C553B4C06191CEA2810430A88F5AE4B0C34CEE947ED73404917BDEE3BD186D2A00F034D50B0584334C2C93AC0281600C0B9B36C984CDC86410C600255480144C46C8D5E86C445BB366CCDAB13A00295912A454010645546AD22A15B3880E0C742A820AA0282AA22288204400002182A100C810094B460153208A550026432A8C8E001204B5C42AC20D2BC182A300A8C02A300A8C0444444444000000000044444444444440000000000000586E0C2CC1631515111555515551155555115555980C03198C63195111020;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h000210023BA22D68151155115515510404040408888818C0001119B01001FFFD47DFF195BFE33FFFBFF9FBC447F7F73FFEFBF9E5155FFDF7F22FFEF7C8EC7EFFFFF3DFFD2B7FC8FFB515111E3C788022038B09A28BE73F236606006111021555561044C8F1919189B7A18F952080888FE59E2188621AE400A20020044C000846324044218B162165555602C0580F4C0580B01AA03084000183130622000CC6A302323100821C61842831A0450C68609890818519465019421085A0003C12024248410600006C0000050204C0C00C880124868080C08880280040C8501841800000026D364990C4000180000008010430C200142800610430C224421084C42109;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h8202200080C08C2CC6172C6E123066011E40DC060E64808E00462000084404A0E08E0221248000A110992428A838284E2424940320248020AC84808248C005002432C04210849244924A496810108100D0203090042DA040820591B020A12104142A12050098848212492905C540003AEC9324920292428002240001820249422581000023060005210202002002010112201202B3A002040810322402200202290210011004011881921334A84A4A14C80880032690104562600164C9DD080008024910108008C0070418252380A4002448244040989650920294C49284844C263084204C495890004B082F0C314883125E240012D9419011A08C40C889950A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hC44004500843084A0C6188E008C54628502820524028A63842060B4888329110812122205A689810409248840863016301620B180B180B18088119004842008A123310882084043014024881412908042220430481031244448842294C910490E010CC31300209804C83100E00F00720C8220902280440C69480C690269084529922040201438822602200253012200060220220993310041099220018C8804404448A4268910404C712502421092D1143092CCC4CC45550D905824805622C441897140A24CA62030081100611C969226724CC085A25310002D6000446400C12D6C0041A4104104CC4C6004201180121083184CC60064E00028C803186023143;
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h22665601248C5630358A8008404E108A61308453099922440645045262011911C21B18338C3870A142840044412B0C1009C2E2937049C4AEC3314040C196641686502304E1624990444AD6910C89C18C23A66040D830632008C88E992064C2C0C8D818C80232644C6892BA50A474308C800464C96171699C017264643C2321F121099921808005088D2283C20A099263315820BA0448308640232665120081720513110F0C989C7644E1904124DA43A4CCCECC444444E6469155C77150108C60C81900008A04D89248614F0C5312443189000880820090410182C0922005912D99233021990A000A1080402089256040021045610822B1124C1A444522882244;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h208928236246908162D20440811844A1004026412C54691A34300A5C90A0C344118320449C645994CC118240190862380C93124B104A550111119140C35D4AC20031A22340A74A6A3404680DA3406D890100A2097A344900629220004218010811020511223A6020C001A0631850B6D0123190B232018011201A6020C020128191850B4940489A58F44E40300E01B4448456490220949004625940011248318430CAC1481844828809C084630C00048902011823461233A2343212014B9214102476645088994D34A33333240909A548C64000240985D001946A4A0054D84AE2208864E510CDD3284000A359129A2222040981A39992643188001808004AE430;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h0040C492124630080026505451292441202285AD2D428669280902450882080482D9920A44324C989A4C920095A09048E25250041040480008440045290000A009140107B1480082050882001220000833400480020120064666EEE140008C2A10A2064C1E40210C00002A1014AC48295100A8124A8C1C600C0D02028A2266E22C80322C99A69A405B6806000A00889602009A0016001421840273377200226800940431384128C058C0C82000A4226824884080001289DDDC740481105C0086202008021040015010854A9220B208C42426A23405088EB2021400040CA08446824102189005124C88022409362415122012010A06306302118C863618D02121;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0810210902082943320060C2E40404404200000000013FFB8000667F8200003600002242058A000011800BF63CABF800441088003A7FF80030000780007FE0F00AA44800001FE455E0CDC56C02020AAA82A78160011640301001B64B2596D054F02020080028B20A9E07F7A8A008000200820131855F40284222A8210FE0C3FF8FC044427C2D36DBFE0016DADB6DB96022C92010134D360124020269A6D0112382D2AE7C1A63344928229A2100111250477C41100112388D0092A9109B006A80003FF8430C3063310050007828022A9800C221B47000060482506D40004446928B606E12410D22043820A20AA2A8210010451401000545105F5C990000022202;
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h22665601248C5630358A8008404E108A61308453099922440645045262011911C21B18338C3870A142840044412B0C1009C2E2937049C4AEC3314040C196641686502304E1624990444AD6910C89C18C23A66040D830632008C88E992064C2C0C8D818C80232644C6892BA50A474308C800464C96171699C017264643C2321F121099921808005088D2283C20A099263315820BA0448308640232665120081720513110F0C989C7644E1904124DA43A4CCCECC444444E6469155C77150108C60C81900008A04D89248614F0C5312443189000880820090410182C0922005912D99233021990A000A1080402089256040021045610822B1124C1A444522882244;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h208928236246908162D20440811844A1004026412C54691A34300A5C90A0C344118320449C645994CC118240190862380C93124B104A550111119140C35D4AC20031A22340A74A6A3404680DA3406D890100A2097A344900629220004218010811020511223A6020C001A0631850B6D0123190B232018011201A6020C020128191850B4940489A58F44E40300E01B4448456490220949004625940011248318430CAC1481844828809C084630C00048902011823461233A2343212014B9214102476645088994D34A33333240909A548C64000240985D001946A4A0054D84AE2208864E510CDD3284000A359129A2222040981A39992643188001808004AE430;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0040C492124630080026505451292441202285AD2D428669280902450882080482D9920A44324C989A4C920095A09048E25250041040480008440045290000A009140107B1480082050882001220000833400480020120064666EEE140008C2A10A2064C1E40210C00002A1014AC48295100A8124A8C1C600C0D02028A2266E22C80322C99A69A405B6806000A00889602009A0016001421840273377200226800940431384128C058C0C82000A4226824884080001289DDDC740481105C0086202008021040015010854A9220B208C42426A23405088EB2021400040CA08446824102189005124C88022409362415122012010A06306302118C863618D02121;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0810210902082943320060C2E40404404200000000013FFB8000667F8200003600002242058A000011800BF63CABF800441088003A7FF80030000780007FE0F00AA44800001FE455E0CDC56C02020AAA82A78160011640301001B64B2596D054F02020080028B20A9E07F7A8A008000200820131855F40284222A8210FE0C3FF8FC044427C2D36DBFE0016DADB6DB96022C92010134D360124020269A6D0112382D2AE7C1A63344928229A2100111250477C41100112388D0092A9109B006A80003FF8430C3063310050007828022A9800C221B47000060482506D40004446928B606E12410D22043820A20AA2A8210010451401000545105F5C990000022202;
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N26
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\PRGROM|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8 .lut_mask = 16'hE5E0;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y26_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hD6500001AA980AA625540CB4785E7FFFF5174A241FFBBFE0F303D3F3000050352803FCF7FFFFD6AD64CFC17FFF8012843109433238D34C553B4C06191CEA2810430A88F5AE4B0C34CEE947ED73404917BDEE3BD186D2A00F034D50B0584334C2C93AC0281600C0B9B36C984CDC86410C600255480144C46C8D5E86C445BB366CCDAB13A00295912A454010645546AD22A15B3880E0C742A820AA0282AA22288204400002182A100C810094B460153208A550026432A8C8E001204B5C42AC20D2BC182A300A8C02A300A8C0444444444000000000044444444444440000000000000586E0C2CC1631515111555515551155555115555980C03198C63195111020;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h000210023BA22D68151155115515510404040408888818C0001119B01001FFFD47DFF195BFE33FFFBFF9FBC447F7F73FFEFBF9E5155FFDF7F22FFEF7C8EC7EFFFFF3DFFD2B7FC8FFB515111E3C788022038B09A28BE73F236606006111021555561044C8F1919189B7A18F952080888FE59E2188621AE400A20020044C000846324044218B162165555602C0580F4C0580B01AA03084000183130622000CC6A302323100821C61842831A0450C68609890818519465019421085A0003C12024248410600006C0000050204C0C00C880124868080C08880280040C8501841800000026D364990C4000180000008010430C200142800610430C224421084C42109;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h8202200080C08C2CC6172C6E123066011E40DC060E64808E00462000084404A0E08E0221248000A110992428A838284E2424940320248020AC84808248C005002432C04210849244924A496810108100D0203090042DA040820591B020A12104142A12050098848212492905C540003AEC9324920292428002240001820249422581000023060005210202002002010112201202B3A002040810322402200202290210011004011881921334A84A4A14C80880032690104562600164C9DD080008024910108008C0070418252380A4002448244040989650920294C49284844C263084204C495890004B082F0C314883125E240012D9419011A08C40C889950A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hC44004500843084A0C6188E008C54628502820524028A63842060B4888329110812122205A689810409248840863016301620B180B180B18088119004842008A123310882084043014024881412908042220430481031244448842294C910490E010CC31300209804C83100E00F00720C8220902280440C69480C690269084529922040201438822602200253012200060220220993310041099220018C8804404448A4268910404C712502421092D1143092CCC4CC45550D905824805622C441897140A24CA62030081100611C969226724CC085A25310002D6000446400C12D6C0041A4104104CC4C6004201180121083184CC60064E00028C803186023143;
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~9 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  & (\PRGROM|altsyncram_component|auto_generated|ram_block1a12~portadataout  & 
// ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~9 .lut_mask = 16'hE2CC;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~125 (
// Equation(s):
// \BUS|BUS_OUT[4]~125_combout  = (\BUS|BUS_OUT[5]~24_combout  & \RICOH|OAM|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[5]~24_combout ),
	.datac(\RICOH|OAM|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~125_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~125 .lut_mask = 16'hC0C0;
defparam \BUS|BUS_OUT[4]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~126 (
// Equation(s):
// \BUS|BUS_OUT[4]~126_combout  = (\BUS|BUS_OUT[5]~25_combout  & (((\BUS|BUS_OUT[5]~26_combout )))) # (!\BUS|BUS_OUT[5]~25_combout  & ((\BUS|BUS_OUT[5]~26_combout  & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout )) # 
// (!\BUS|BUS_OUT[5]~26_combout  & ((\BUS|BUS_OUT[4]~125_combout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.datab(\BUS|BUS_OUT[5]~25_combout ),
	.datac(\BUS|BUS_OUT[5]~26_combout ),
	.datad(\BUS|BUS_OUT[4]~125_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~126_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~126 .lut_mask = 16'hE3E0;
defparam \BUS|BUS_OUT[4]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~127 (
// Equation(s):
// \BUS|BUS_OUT[4]~127_combout  = (\BUS|BUS_OUT[4]~126_combout  & (((\RICOH|pattern|altsyncram_component|auto_generated|q_a [4]) # (!\BUS|BUS_OUT[5]~188_combout )))) # (!\BUS|BUS_OUT[4]~126_combout  & (\BUS|BUS_OUT[4]~124_combout  & 
// ((\BUS|BUS_OUT[5]~188_combout ))))

	.dataa(\BUS|BUS_OUT[4]~124_combout ),
	.datab(\RICOH|pattern|altsyncram_component|auto_generated|q_a [4]),
	.datac(\BUS|BUS_OUT[4]~126_combout ),
	.datad(\BUS|BUS_OUT[5]~188_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~127_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~127 .lut_mask = 16'hCAF0;
defparam \BUS|BUS_OUT[4]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[4]~128 (
// Equation(s):
// \BUS|BUS_OUT[4]~128_combout  = (\SYSRAM|altsyncram_component|auto_generated|q_a [4] & (((\BUS|BUS_OUT[6]~30_combout  & \BUS|BUS_OUT[4]~127_combout )) # (!\BUS|LessThan0~0_combout ))) # (!\SYSRAM|altsyncram_component|auto_generated|q_a [4] & 
// (\BUS|BUS_OUT[6]~30_combout  & (\BUS|BUS_OUT[4]~127_combout )))

	.dataa(\SYSRAM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\BUS|BUS_OUT[6]~30_combout ),
	.datac(\BUS|BUS_OUT[4]~127_combout ),
	.datad(\BUS|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[4]~128_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[4]~128 .lut_mask = 16'hC0EA;
defparam \BUS|BUS_OUT[4]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
fiftyfivenm_lcell_comb \CPU|DL[4]~4 (
// Equation(s):
// \CPU|DL[4]~4_combout  = (\BUS|BUS_OUT[7]~32_combout  & ((\CPU|Selector35~7_combout ))) # (!\BUS|BUS_OUT[7]~32_combout  & (\BUS|BUS_OUT[4]~128_combout ))

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[4]~128_combout ),
	.datac(\BUS|BUS_OUT[7]~32_combout ),
	.datad(\CPU|Selector35~7_combout ),
	.cin(gnd),
	.combout(\CPU|DL[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[4]~4 .lut_mask = 16'hFC0C;
defparam \CPU|DL[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
fiftyfivenm_lcell_comb \CPU|IR~0 (
// Equation(s):
// \CPU|IR~0_combout  = (\CPU|DL[4]~4_combout  & !\CPU|NMICycle~q )

	.dataa(gnd),
	.datab(\CPU|DL[4]~4_combout ),
	.datac(\CPU|NMICycle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR~0 .lut_mask = 16'h0C0C;
defparam \CPU|IR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N31
dffeas \CPU|IR[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[4] .is_wysiwyg = "true";
defparam \CPU|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux134~0 (
// Equation(s):
// \CPU|mcode|Mux134~0_combout  = (\CPU|IR [3] & (!\CPU|IR [0] & (\CPU|IR [1] $ (\CPU|IR [4]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux134~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux134~0 .lut_mask = 16'h0060;
defparam \CPU|mcode|Mux134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
fiftyfivenm_lcell_comb \CPU|mcode|LDA~7 (
// Equation(s):
// \CPU|mcode|LDA~7_combout  = (!\CPU|mcode|LDA~6_combout  & (\CPU|mcode|Equal10~1_combout  & ((\CPU|IR [0]) # (\CPU|mcode|Mux134~0_combout ))))

	.dataa(\CPU|mcode|LDA~6_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Equal10~1_combout ),
	.datad(\CPU|mcode|Mux134~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~7 .lut_mask = 16'h5040;
defparam \CPU|mcode|LDA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N14
fiftyfivenm_lcell_comb \CPU|mcode|LDA~10 (
// Equation(s):
// \CPU|mcode|LDA~10_combout  = (\CPU|IR [0] & (\CPU|mcode|Mux127~1_combout )) # (!\CPU|IR [0] & (((!\CPU|IR [2] & \CPU|mcode|Mux278~0_combout ))))

	.dataa(\CPU|mcode|Mux127~1_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux278~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~10 .lut_mask = 16'h8B88;
defparam \CPU|mcode|LDA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|LDA~8 (
// Equation(s):
// \CPU|mcode|LDA~8_combout  = (\CPU|mcode|LDA~7_combout  & (\CPU|IR [3] & ((!\CPU|IR [0]) # (!\CPU|mcode|LDA~10_combout )))) # (!\CPU|mcode|LDA~7_combout  & (\CPU|IR [0] $ (((\CPU|mcode|LDA~10_combout  & \CPU|IR [3])))))

	.dataa(\CPU|mcode|LDA~7_combout ),
	.datab(\CPU|mcode|LDA~10_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~8 .lut_mask = 16'h35E0;
defparam \CPU|mcode|LDA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N12
fiftyfivenm_lcell_comb \CPU|mcode|LDA~9 (
// Equation(s):
// \CPU|mcode|LDA~9_combout  = (\CPU|mcode|Mux278~0_combout  & (\CPU|IR [3] & (!\CPU|IR [2] & !\CPU|IR [0])))

	.dataa(\CPU|mcode|Mux278~0_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~9 .lut_mask = 16'h0008;
defparam \CPU|mcode|LDA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|LDA~4 (
// Equation(s):
// \CPU|mcode|LDA~4_combout  = (!\CPU|IR [5] & (\CPU|mcode|Equal10~1_combout  & ((\CPU|IR [0]) # (!\CPU|IR [2]))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Equal10~1_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~4 .lut_mask = 16'h5010;
defparam \CPU|mcode|LDA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N16
fiftyfivenm_lcell_comb \CPU|mcode|LDA~5 (
// Equation(s):
// \CPU|mcode|LDA~5_combout  = (\CPU|IR [0] & (((!\CPU|mcode|LDA~4_combout )))) # (!\CPU|IR [0] & ((\CPU|mcode|LDA~9_combout ) # ((\CPU|mcode|Mux134~0_combout  & \CPU|mcode|LDA~4_combout ))))

	.dataa(\CPU|mcode|LDA~9_combout ),
	.datab(\CPU|mcode|Mux134~0_combout ),
	.datac(\CPU|mcode|LDA~4_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|LDA~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|LDA~5 .lut_mask = 16'h0FEA;
defparam \CPU|mcode|LDA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux278~1 (
// Equation(s):
// \CPU|mcode|Mux278~1_combout  = (\CPU|mcode|Equal10~1_combout  & (((!\CPU|IR [0]) # (!\CPU|mcode|Equal10~0_combout )))) # (!\CPU|mcode|Equal10~1_combout  & (\CPU|mcode|process_0~1_combout  & ((!\CPU|IR [0]))))

	.dataa(\CPU|mcode|Equal10~1_combout ),
	.datab(\CPU|mcode|process_0~1_combout ),
	.datac(\CPU|mcode|Equal10~0_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux278~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux278~1 .lut_mask = 16'h0AEE;
defparam \CPU|mcode|Mux278~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux278~2 (
// Equation(s):
// \CPU|mcode|Mux278~2_combout  = (\CPU|IR [2] & (!\CPU|mcode|Mux278~1_combout  & ((\CPU|IR [1]) # (\CPU|IR [0])))) # (!\CPU|IR [2] & (\CPU|IR [1]))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux278~1_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux278~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux278~2 .lut_mask = 16'h3A2A;
defparam \CPU|mcode|Mux278~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux278~3 (
// Equation(s):
// \CPU|mcode|Mux278~3_combout  = (\CPU|IR [2] & (((\CPU|mcode|Mux278~2_combout )))) # (!\CPU|IR [2] & ((\CPU|mcode|Mux278~2_combout  & (\CPU|mcode|LDA~8_combout )) # (!\CPU|mcode|Mux278~2_combout  & ((\CPU|mcode|LDA~5_combout )))))

	.dataa(\CPU|mcode|LDA~8_combout ),
	.datab(\CPU|mcode|LDA~5_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux278~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux278~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux278~3 .lut_mask = 16'hFA0C;
defparam \CPU|mcode|Mux278~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
fiftyfivenm_lcell_comb \CPU|ABC[0]~0 (
// Equation(s):
// \CPU|ABC[0]~0_combout  = (\CPU|Y[0]~0_combout  & ((\CPU|tmpP~6_combout ) # ((\CPU|mcode|Mux278~3_combout  & !\CPU|IR [4]))))

	.dataa(\CPU|mcode|Mux278~3_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|tmpP~6_combout ),
	.datad(\CPU|Y[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|ABC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ABC[0]~0 .lut_mask = 16'hF200;
defparam \CPU|ABC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \CPU|ABC[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[6] .is_wysiwyg = "true";
defparam \CPU|ABC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
fiftyfivenm_lcell_comb \CPU|Selector1~2 (
// Equation(s):
// \CPU|Selector1~2_combout  = (\CPU|ABC [6] & (!\CPU|IR [7] & (\CPU|mcode|Mux259~0_combout  & \CPU|mcode|Equal19~2_combout )))

	.dataa(\CPU|ABC [6]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|mcode|Equal19~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~2 .lut_mask = 16'h2000;
defparam \CPU|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
fiftyfivenm_lcell_comb \CPU|Selector1~3 (
// Equation(s):
// \CPU|Selector1~3_combout  = (\CPU|BusA~0_combout ) # ((\CPU|Selector1~2_combout ) # ((\CPU|mcode|Equal22~0_combout  & \CPU|X [6])))

	.dataa(\CPU|BusA~0_combout ),
	.datab(\CPU|mcode|Equal22~0_combout ),
	.datac(\CPU|X [6]),
	.datad(\CPU|Selector1~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~3 .lut_mask = 16'hFFEA;
defparam \CPU|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
fiftyfivenm_lcell_comb \CPU|Selector1~0 (
// Equation(s):
// \CPU|Selector1~0_combout  = (\CPU|X [6] & ((\CPU|mcode|Mux270~6_combout ) # ((\CPU|mcode|Mux276~1_combout  & \CPU|ABC [6]))))

	.dataa(\CPU|X [6]),
	.datab(\CPU|mcode|Mux276~1_combout ),
	.datac(\CPU|mcode|Mux270~6_combout ),
	.datad(\CPU|ABC [6]),
	.cin(gnd),
	.combout(\CPU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~0 .lut_mask = 16'hA8A0;
defparam \CPU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
fiftyfivenm_lcell_comb \CPU|Selector1~1 (
// Equation(s):
// \CPU|Selector1~1_combout  = (\CPU|mcode|Mux271~3_combout  & ((\CPU|Y [6]) # ((\CPU|S [6] & \CPU|mcode|Mux272~3_combout )))) # (!\CPU|mcode|Mux271~3_combout  & (\CPU|S [6] & (\CPU|mcode|Mux272~3_combout )))

	.dataa(\CPU|mcode|Mux271~3_combout ),
	.datab(\CPU|S [6]),
	.datac(\CPU|mcode|Mux272~3_combout ),
	.datad(\CPU|Y [6]),
	.cin(gnd),
	.combout(\CPU|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
fiftyfivenm_lcell_comb \CPU|Selector1~4 (
// Equation(s):
// \CPU|Selector1~4_combout  = (\CPU|Selector1~0_combout ) # ((\CPU|Selector1~1_combout ) # ((\CPU|Selector1~3_combout  & \CPU|DL[6]~6_combout )))

	.dataa(\CPU|Selector1~3_combout ),
	.datab(\CPU|Selector1~0_combout ),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(\CPU|Selector1~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~4 .lut_mask = 16'hFFEC;
defparam \CPU|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
fiftyfivenm_lcell_comb \CPU|Selector1~5 (
// Equation(s):
// \CPU|Selector1~5_combout  = (\CPU|Selector1~4_combout ) # ((\CPU|ABC [6] & \CPU|mcode|Mux269~9_combout ))

	.dataa(\CPU|ABC [6]),
	.datab(gnd),
	.datac(\CPU|mcode|Mux269~9_combout ),
	.datad(\CPU|Selector1~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~5 .lut_mask = 16'hFFA0;
defparam \CPU|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N29
dffeas \CPU|BusA_r[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector1~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[6] .is_wysiwyg = "true";
defparam \CPU|BusA_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector1~1 (
// Equation(s):
// \CPU|alu|Selector1~1_combout  = \CPU|alu|Add6~6_combout  $ (((\CPU|alu|Add6~10_combout  & (\CPU|alu|Add6~4_combout  & \CPU|alu|process_1~0_combout ))))

	.dataa(\CPU|alu|Add6~6_combout ),
	.datab(\CPU|alu|Add6~10_combout ),
	.datac(\CPU|alu|Add6~4_combout ),
	.datad(\CPU|alu|process_1~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~1 .lut_mask = 16'h6AAA;
defparam \CPU|alu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector1~2 (
// Equation(s):
// \CPU|alu|Selector1~2_combout  = (\CPU|alu|Selector1~1_combout  & ((\CPU|ALU_Op_r.ALU_OP_SBC~q ) # ((\CPU|alu|Selector6~0_combout  & \CPU|BusA_r [6])))) # (!\CPU|alu|Selector1~1_combout  & (\CPU|alu|Selector6~0_combout  & ((\CPU|BusA_r [6]))))

	.dataa(\CPU|alu|Selector1~1_combout ),
	.datab(\CPU|alu|Selector6~0_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datad(\CPU|BusA_r [6]),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~2 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector1~3 (
// Equation(s):
// \CPU|alu|Selector1~3_combout  = (\CPU|BusA_r [6] & ((\CPU|BusB [6] & ((\CPU|ALU_Op_r.ALU_OP_AND~q ))) # (!\CPU|BusB [6] & (\CPU|ALU_Op_r.ALU_OP_EOR~q )))) # (!\CPU|BusA_r [6] & (\CPU|ALU_Op_r.ALU_OP_EOR~q  & ((\CPU|BusB [6]))))

	.dataa(\CPU|BusA_r [6]),
	.datab(\CPU|ALU_Op_r.ALU_OP_EOR~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_AND~q ),
	.datad(\CPU|BusB [6]),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~3 .lut_mask = 16'hE488;
defparam \CPU|alu|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
fiftyfivenm_lcell_comb \CPU|alu|Selector1~5 (
// Equation(s):
// \CPU|alu|Selector1~5_combout  = (\CPU|BusA_r [7] & ((\CPU|alu|Q_t~0_combout ) # ((\CPU|BusB [7] & \CPU|ALU_Op_r.ALU_OP_ARR~q ))))

	.dataa(\CPU|BusB [7]),
	.datab(\CPU|alu|Q_t~0_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|BusA_r [7]),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~5 .lut_mask = 16'hEC00;
defparam \CPU|alu|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector1~4 (
// Equation(s):
// \CPU|alu|Selector1~4_combout  = (\CPU|ALU_Op_r.ALU_OP_INC~q  & ((\CPU|alu|Add12~12_combout ) # ((\CPU|ALU_Op_r.ALU_OP_DEC~q  & \CPU|alu|Add11~12_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_INC~q  & (\CPU|ALU_Op_r.ALU_OP_DEC~q  & ((\CPU|alu|Add11~12_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_INC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_DEC~q ),
	.datac(\CPU|alu|Add12~12_combout ),
	.datad(\CPU|alu|Add11~12_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~4 .lut_mask = 16'hECA0;
defparam \CPU|alu|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector1~6 (
// Equation(s):
// \CPU|alu|Selector1~6_combout  = (\CPU|alu|Selector1~3_combout ) # ((\CPU|alu|Selector1~5_combout ) # (\CPU|alu|Selector1~4_combout ))

	.dataa(gnd),
	.datab(\CPU|alu|Selector1~3_combout ),
	.datac(\CPU|alu|Selector1~5_combout ),
	.datad(\CPU|alu|Selector1~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~6 .lut_mask = 16'hFFFC;
defparam \CPU|alu|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
fiftyfivenm_lcell_comb \CPU|alu|Selector1~7 (
// Equation(s):
// \CPU|alu|Selector1~7_combout  = (\CPU|ALU_Op_r.ALU_OP_OR~q  & ((\CPU|BusB [6]) # ((\CPU|ALU_Op_r.ALU_OP_SAX~q  & \CPU|alu|Add6~6_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_OR~q  & (((\CPU|ALU_Op_r.ALU_OP_SAX~q  & \CPU|alu|Add6~6_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_OR~q ),
	.datab(\CPU|BusB [6]),
	.datac(\CPU|ALU_Op_r.ALU_OP_SAX~q ),
	.datad(\CPU|alu|Add6~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~7 .lut_mask = 16'hF888;
defparam \CPU|alu|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
fiftyfivenm_lcell_comb \CPU|alu|Selector1~8 (
// Equation(s):
// \CPU|alu|Selector1~8_combout  = (\CPU|alu|Selector1~6_combout ) # ((\CPU|alu|Selector1~7_combout ) # ((\CPU|BusA_r [5] & \CPU|alu|Q_t~1_combout )))

	.dataa(\CPU|BusA_r [5]),
	.datab(\CPU|alu|Selector1~6_combout ),
	.datac(\CPU|alu|Selector1~7_combout ),
	.datad(\CPU|alu|Q_t~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~8 .lut_mask = 16'hFEFC;
defparam \CPU|alu|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
fiftyfivenm_lcell_comb \CPU|alu|Selector1~0 (
// Equation(s):
// \CPU|alu|Selector1~0_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|alu|Add3~4_combout  $ (((!\CPU|alu|process_0~5_combout  & !\CPU|alu|Add3~2_combout )))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datab(\CPU|alu|process_0~5_combout ),
	.datac(\CPU|alu|Add3~4_combout ),
	.datad(\CPU|alu|Add3~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~0 .lut_mask = 16'hA082;
defparam \CPU|alu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
fiftyfivenm_lcell_comb \CPU|alu|Selector1~9 (
// Equation(s):
// \CPU|alu|Selector1~9_combout  = (\CPU|alu|Selector1~2_combout ) # ((\CPU|alu|Selector1~8_combout ) # (\CPU|alu|Selector1~0_combout ))

	.dataa(\CPU|alu|Selector1~2_combout ),
	.datab(\CPU|alu|Selector1~8_combout ),
	.datac(gnd),
	.datad(\CPU|alu|Selector1~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector1~9 .lut_mask = 16'hFFEE;
defparam \CPU|alu|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
fiftyfivenm_lcell_comb \CPU|alu|Q[6]~9 (
// Equation(s):
// \CPU|alu|Q[6]~9_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Q_t~3_combout  $ (((!\CPU|alu|Q_t~2_combout  & \CPU|alu|Q2_t~6_combout )))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datab(\CPU|alu|Q_t~2_combout ),
	.datac(\CPU|alu|Q2_t~6_combout ),
	.datad(\CPU|alu|Q_t~3_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[6]~9 .lut_mask = 16'h8A20;
defparam \CPU|alu|Q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
fiftyfivenm_lcell_comb \CPU|alu|Q[6]~10 (
// Equation(s):
// \CPU|alu|Q[6]~10_combout  = (\CPU|alu|Q[6]~9_combout ) # ((\CPU|alu|Selector1~9_combout  & !\CPU|ALU_Op_r.ALU_OP_ARR~q ))

	.dataa(\CPU|alu|Selector1~9_combout ),
	.datab(gnd),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|alu|Q[6]~9_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[6]~10 .lut_mask = 16'hFF0A;
defparam \CPU|alu|Q[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N1
dffeas \CPU|X[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|alu|Q[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|X[6] .is_wysiwyg = "true";
defparam \CPU|X[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N17
dffeas \CPU|BusB_r[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[6]~18_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[6] .is_wysiwyg = "true";
defparam \CPU|BusB_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
fiftyfivenm_lcell_comb \CPU|Selector33~0 (
// Equation(s):
// \CPU|Selector33~0_combout  = (\CPU|Y [6] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|BusB_r [6] & \CPU|Write_Data_r.Write_Data_YB~q ))))

	.dataa(\CPU|BusB_r [6]),
	.datab(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datac(\CPU|Y [6]),
	.datad(\CPU|Write_Data_r.Write_Data_YB~q ),
	.cin(gnd),
	.combout(\CPU|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~0 .lut_mask = 16'hE0C0;
defparam \CPU|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
fiftyfivenm_lcell_comb \CPU|alu|Selector8~10 (
// Equation(s):
// \CPU|alu|Selector8~10_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Q_t~3_combout  $ (((\CPU|BusB [6] & \CPU|BusA_r [6])))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datab(\CPU|alu|Q_t~3_combout ),
	.datac(\CPU|BusB [6]),
	.datad(\CPU|BusA_r [6]),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~10 .lut_mask = 16'h2888;
defparam \CPU|alu|Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector8~8 (
// Equation(s):
// \CPU|alu|Selector8~8_combout  = (\CPU|ALU_Op_r.ALU_OP_ADC~q  & ((\CPU|BusB [7] & (\CPU|BusA_r [7] & !\CPU|alu|Add3~6_combout )) # (!\CPU|BusB [7] & (!\CPU|BusA_r [7] & \CPU|alu|Add3~6_combout ))))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datab(\CPU|BusB [7]),
	.datac(\CPU|BusA_r [7]),
	.datad(\CPU|alu|Add3~6_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~8 .lut_mask = 16'h0280;
defparam \CPU|alu|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
fiftyfivenm_lcell_comb \CPU|alu|Selector8~9 (
// Equation(s):
// \CPU|alu|Selector8~9_combout  = (\CPU|alu|Selector8~10_combout ) # ((\CPU|alu|Selector8~8_combout ) # ((\CPU|BusB [6] & !\CPU|ALU_Op_r.ALU_OP_BIT~q )))

	.dataa(\CPU|alu|Selector8~10_combout ),
	.datab(\CPU|BusB [6]),
	.datac(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datad(\CPU|alu|Selector8~8_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~9 .lut_mask = 16'hFFAE;
defparam \CPU|alu|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector8~4 (
// Equation(s):
// \CPU|alu|Selector8~4_combout  = (\CPU|ALU_Op_r.ALU_OP_SBC~q  & ((\CPU|BusB [7] & (!\CPU|BusA_r [7] & \CPU|alu|Add6~8_combout )) # (!\CPU|BusB [7] & (\CPU|BusA_r [7] & !\CPU|alu|Add6~8_combout ))))

	.dataa(\CPU|BusB [7]),
	.datab(\CPU|BusA_r [7]),
	.datac(\CPU|alu|Add6~8_combout ),
	.datad(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~4 .lut_mask = 16'h2400;
defparam \CPU|alu|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
fiftyfivenm_lcell_comb \CPU|alu|Selector8~6 (
// Equation(s):
// \CPU|alu|Selector8~6_combout  = (\CPU|ALU_Op_r.ALU_OP_ANC~q ) # ((\CPU|ALU_Op_r.ALU_OP_XAA~q ) # ((\CPU|ALU_Op_r.ALU_OP_EQ1~q ) # (\CPU|ALU_Op_r.ALU_OP_EQ2~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ANC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_XAA~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_EQ1~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_EQ2~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~6 .lut_mask = 16'hFFFE;
defparam \CPU|alu|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
fiftyfivenm_lcell_comb \CPU|alu|Selector8~5 (
// Equation(s):
// \CPU|alu|Selector8~5_combout  = (!\CPU|ALU_Op_r.ALU_OP_SBC~q  & (!\CPU|ALU_Op_r.ALU_OP_ADC~q  & (\CPU|ALU_Op_r.ALU_OP_BIT~q  & !\CPU|ALU_Op_r.ALU_OP_ARR~q )))

	.dataa(\CPU|ALU_Op_r.ALU_OP_SBC~q ),
	.datab(\CPU|ALU_Op_r.ALU_OP_ADC~q ),
	.datac(\CPU|ALU_Op_r.ALU_OP_BIT~q ),
	.datad(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~5 .lut_mask = 16'h0010;
defparam \CPU|alu|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
fiftyfivenm_lcell_comb \CPU|alu|Selector8~7 (
// Equation(s):
// \CPU|alu|Selector8~7_combout  = (\CPU|alu|Selector8~4_combout ) # ((\CPU|P [6] & ((\CPU|alu|Selector8~6_combout ) # (\CPU|alu|Selector8~5_combout ))))

	.dataa(\CPU|alu|Selector8~4_combout ),
	.datab(\CPU|alu|Selector8~6_combout ),
	.datac(\CPU|P [6]),
	.datad(\CPU|alu|Selector8~5_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Selector8~7 .lut_mask = 16'hFAEA;
defparam \CPU|alu|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
fiftyfivenm_lcell_comb \CPU|tmpP~28 (
// Equation(s):
// \CPU|tmpP~28_combout  = (\CPU|tmpP~12_combout  & ((\CPU|alu|Selector8~9_combout ) # ((\CPU|alu|Selector8~7_combout )))) # (!\CPU|tmpP~12_combout  & (((\CPU|P [6]))))

	.dataa(\CPU|alu|Selector8~9_combout ),
	.datab(\CPU|P [6]),
	.datac(\CPU|tmpP~12_combout ),
	.datad(\CPU|alu|Selector8~7_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~28 .lut_mask = 16'hFCAC;
defparam \CPU|tmpP~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
fiftyfivenm_lcell_comb \CPU|tmpP~30 (
// Equation(s):
// \CPU|tmpP~30_combout  = (\CPU|Equal11~6_combout  & (\CPU|IR [4] & (!\CPU|IR [1] & \CPU|mcode|Equal10~0_combout )))

	.dataa(\CPU|Equal11~6_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~30 .lut_mask = 16'h0800;
defparam \CPU|tmpP~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
fiftyfivenm_lcell_comb \CPU|tmpP~29 (
// Equation(s):
// \CPU|tmpP~29_combout  = (!\CPU|tmpP~30_combout  & ((\CPU|mcode|Mux277~5_combout  & (\CPU|alu|Q[6]~10_combout )) # (!\CPU|mcode|Mux277~5_combout  & ((\CPU|tmpP~28_combout )))))

	.dataa(\CPU|alu|Q[6]~10_combout ),
	.datab(\CPU|mcode|Mux277~5_combout ),
	.datac(\CPU|tmpP~28_combout ),
	.datad(\CPU|tmpP~30_combout ),
	.cin(gnd),
	.combout(\CPU|tmpP~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|tmpP~29 .lut_mask = 16'h00B8;
defparam \CPU|tmpP~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N5
dffeas \CPU|P[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|tmpP~29_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|P [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|P[6] .is_wysiwyg = "true";
defparam \CPU|P[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
fiftyfivenm_lcell_comb \CPU|Selector33~2 (
// Equation(s):
// \CPU|Selector33~2_combout  = (\CPU|Write_Data_r.Write_Data_P~q  & ((\CPU|P [6]) # ((\CPU|Write_Data_r.Write_Data_ABC~q  & \CPU|ABC [6])))) # (!\CPU|Write_Data_r.Write_Data_P~q  & (\CPU|Write_Data_r.Write_Data_ABC~q  & (\CPU|ABC [6])))

	.dataa(\CPU|Write_Data_r.Write_Data_P~q ),
	.datab(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datac(\CPU|ABC [6]),
	.datad(\CPU|P [6]),
	.cin(gnd),
	.combout(\CPU|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
fiftyfivenm_lcell_comb \CPU|Selector33~1 (
// Equation(s):
// \CPU|Selector33~1_combout  = (\CPU|Write_Data_r.Write_Data_PCL~q  & ((\CPU|PC [6]) # ((\CPU|PC [14] & \CPU|Write_Data_r.Write_Data_PCH~q )))) # (!\CPU|Write_Data_r.Write_Data_PCL~q  & (\CPU|PC [14] & (\CPU|Write_Data_r.Write_Data_PCH~q )))

	.dataa(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.datab(\CPU|PC [14]),
	.datac(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datad(\CPU|PC [6]),
	.cin(gnd),
	.combout(\CPU|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
fiftyfivenm_lcell_comb \CPU|Selector33~3 (
// Equation(s):
// \CPU|Selector33~3_combout  = (\CPU|Selector33~2_combout ) # ((\CPU|Selector33~1_combout ) # ((!\CPU|Write_Data_r.Write_Data_DL~q  & \CPU|DL [6])))

	.dataa(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datab(\CPU|DL [6]),
	.datac(\CPU|Selector33~2_combout ),
	.datad(\CPU|Selector33~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~3 .lut_mask = 16'hFFF4;
defparam \CPU|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
fiftyfivenm_lcell_comb \CPU|Selector33~4 (
// Equation(s):
// \CPU|Selector33~4_combout  = (\CPU|BusB_r [6] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [6]))))

	.dataa(\CPU|BusB_r [6]),
	.datab(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datac(\CPU|ABC [6]),
	.datad(\CPU|Write_Data_r.Write_Data_XB~q ),
	.cin(gnd),
	.combout(\CPU|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~4 .lut_mask = 16'hAA80;
defparam \CPU|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
fiftyfivenm_lcell_comb \CPU|Selector33~5 (
// Equation(s):
// \CPU|Selector33~5_combout  = (\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|Selector33~4_combout ) # ((\CPU|Write_Data_r.Write_Data_AX~q  & \CPU|ABC [6])))

	.dataa(\CPU|Write_Data_r.Write_Data_X~q ),
	.datab(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datac(\CPU|ABC [6]),
	.datad(\CPU|Selector33~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector33~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~5 .lut_mask = 16'hFFEA;
defparam \CPU|Selector33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
fiftyfivenm_lcell_comb \CPU|Selector33~6 (
// Equation(s):
// \CPU|Selector33~6_combout  = (\CPU|Selector33~0_combout ) # ((\CPU|Selector33~3_combout ) # ((\CPU|X [6] & \CPU|Selector33~5_combout )))

	.dataa(\CPU|X [6]),
	.datab(\CPU|Selector33~0_combout ),
	.datac(\CPU|Selector33~3_combout ),
	.datad(\CPU|Selector33~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector33~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~6 .lut_mask = 16'hFEFC;
defparam \CPU|Selector33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\RICOH|VRAM_ADDR [12],\RICOH|VRAM_ADDR [11],\RICOH|VRAM_ADDR [10],\RICOH|VRAM_ADDR [9],\RICOH|VRAM_ADDR [8],\RICOH|VRAM_ADDR [7],\RICOH|VRAM_ADDR [6],\RICOH|VRAM_ADDR [5],\RICOH|VRAM_ADDR [4],\RICOH|VRAM_ADDR [3],\RICOH|VRAM_ADDR [2],\RICOH|VRAM_ADDR [1],\RICOH|VRAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\RICOH|WideOr1~0_combout ,\RICOH|Selector2~2_combout ,\RICOH|Selector3~2_combout ,\RICOH|Selector4~2_combout ,\RICOH|Selector5~2_combout ,\RICOH|Selector6~2_combout ,\RICOH|Selector7~2_combout ,\RICOH|Selector8~2_combout ,\RICOH|Selector9~2_combout ,\~GND~combout ,
\RICOH|Selector11~3_combout ,\RICOH|Selector12~3_combout ,\RICOH|Selector13~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./MIF_FILES/dk-chr.mif";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ppu:RICOH|chr_rom:pattern|altsyncram:altsyncram_component|altsyncram_4uf2:auto_generated|ALTSYNCRAM";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h007F00003F3FFF823F0CC000FF7FFFF0FEFC0000F3E9FF72F8286F607FE4FC38FFFB0301FFF880401F1EF00000000000FFFCF810FF7FFFF0F3E9FF426F60FF087F7FDC0000003C00FFFFF8C0F8280000FF3FF800FCF8000000420011003E00003F0CC101F8F00707FFFFFF7FE0800303FF5FC080FFFFBF8C0707F0F03F3FFF48FF5FFFEDFFFFE080E5DE0707FDE63F1FF7E7FEFC0000000000000000E0407F7FFCF8FF47FF0F3F3FE0800303FF91FFC2CF971F1FFFE2FFF8F070FF5FFFFFFFFF80000000000000003F0FF0F07F08CE12FF1FFF9FFFFFFE1E0700FF7FFFFFF0E01F1FFFFF80000000FF7E000000007F001F1FFCFC0700FFFFFFFFC080FF1FFF01;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFF8F0E3C3FFFFFF83FF87730000001F048000000000002020787E0000F0F0F4FC4040FFFFC787FF910101FFCE000000FF000000300030FE0165E7FF31D808FF8C1B10FF24A5007FBFFEFD7FBFFEFD7FBFFEFD7FBFFEFD0000000000000000FFFAFF2FFF7BFFEE20032006200D201B0036006D00B6026C02D802B002602280220000B6006C00D800B0006000C00080000100030006000D001B0036006D00DB00300040000C00300000000C004C007E0042007E00000000007100070077007F001F007F0001006F007F007F007F007F007F007F007F007F00700041007F007E007F007F007F003E007F007E004F004F0003007E0067001C006100730040003E;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h1CEF081A90B9206000FF080000FF0000000308F41EFF639F080000000B1FFFFF0FFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA77FDCDF13070500133FECEF001005403CC0200000410000000000000000FFFFFFFFFFFFFFFF1F1FF0F00000000011C000600A04000018C030060000000000000040102000000000F0F000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EF160F0000F00003EF960F0005F0000FFFFFFFFFFFFFFFFFFFF002ADBDBDBDB7FE180F8000100003FE384F40000082A130CC8300502A0400C1330C8020540A0130F08F000000000120F48F000000000120F48F000000000100FC8F000000000;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h7C801100FF1FC0C0070F70F80707F0F0F7C9FEDE0601009EC70BC7A00C7C407C3E3F4BF70100E0007EFF26DE04030000031FFEFE0000B83803CFFCFE0101E8E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001F0F808007020101FFFEFFFFFFFAF3CC877BFF89C0401F1E0FF6FF77F8F80000FF7FE3E1FFFA000000000000000000000000200108000000000000000000040820100000000010200804000300C01EFF56AAA60100C03E3FFE06013080000FDF26DE000000C03C3F56AA006000003F3FD6AA006000003CFF56AA000000003FFFD6AA0000000039FFFE06003800003EFB07F8003800003E3F56AA076000003EFF56AA0000000039FFFE0600380000;
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h08710608000232D648B42600009D76B2C463B596231D6A96C4516C1450E35D71468BBD82854A952A54A838DDD4A505320157A0E2D009E4A2417953C083D50510A5540387A3504BD480D8A51547AF468872B77171E8A8A5431AEB8AD129455B41EB782950C6BAC51AAE8322618C566A94838D758963507154E33AC51155288A920441B1628080114CB5BB0F405040A0D526CC23AB0B587A8A86EBAC454E000B3ADB0381454CDC153740A330006CBFD16DB75557775555AECAC6C14238D1A090A9021C4424E385EAB2C19971325D56C52DE74510E24901492402B4E0B4424D556AAB2334395C8E0411080050C801613B1B02105571082A915B6C2A885168AA2AD4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hC8030003424790A072B28401021485A900804271CD207452283812CEA0B1A7850503A05599705524EC2142CB9D4064379123A413884A900340408000C38E3292C1B9C023C05362142400502942814AAB0300A38B32995D4064162111082B1B0821442501441B4038E601A0C5141535D06A39C532B381C41D639BC028E0601A8351C1535D41A8FC153756703A0639AF55A5875B123835D700718B462116486318D490E25B5C55368010C210C6158835AB60C01C03871015023824170259D41634AD677056AAAB7BFD355555482208294EC058113C488CB621A542526C44D651351808694A50C9E7889118E2F456D002226C6BABC5F796CC094802B09D21026ACB;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFF814A2424875033FF4A608144A0614103488084049486C3888846646D659649648AB6DA6937CCAB5CA95492508A80886A4242443001C0080A04525A5100290029047109D558880A206B6A401600814260285B6F4CA67FF31155555B9125876010AF240DC70084154909083141855A0240002002408D887C080B820CC080226FA31537A209A59BC016583C082080D8240400968434A04DE1B9F6BBBBBDF22A6BA326045DCE5969DE11DE816811E6065A05C000BFDF208AEEEF34B462110C00862020080200101000000516065E380290102540915B0C0410C00400010881004204460430946F378DEA43655F2336090020040008C844844C6211C84721148458;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000007C048A205A70006040E48CCC888444666676633FFBBFF9FFFF90664400CC8844606000080840099800C01003DF81E76744C480000040000020007FF0F000F1000000000C9860C5FFA004020BAC82AAA10100C10000104134534800805554280010082CB00AAA85DFFDF5D75755DDDF50798F1020E020055375BFFCC3800FE7FD413DE89A69B4410410DA69A6D1230B4D348820900169A691041201112CA4026492DB03C0084CB4DA100000109969B410100002E86DA4D3009048492380000000679E79D9C40AA000000000003F9AE42D3271F9FE043691048000000434882DB4485A208005882B8A9829882A9ABBBFEAFFDFBAAFFFEE428F0000000222;
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h08710608000232D648B42600009D76B2C463B596231D6A96C4516C1450E35D71468BBD82854A952A54A838DDD4A505320157A0E2D009E4A2417953C083D50510A5540387A3504BD480D8A51547AF468872B77171E8A8A5431AEB8AD129455B41EB782950C6BAC51AAE8322618C566A94838D758963507154E33AC51155288A920441B1628080114CB5BB0F405040A0D526CC23AB0B587A8A86EBAC454E000B3ADB0381454CDC153740A330006CBFD16DB75557775555AECAC6C14238D1A090A9021C4424E385EAB2C19971325D56C52DE74510E24901492402B4E0B4424D556AAB2334395C8E0411080050C801613B1B02105571082A915B6C2A885168AA2AD4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hC8030003424790A072B28401021485A900804271CD207452283812CEA0B1A7850503A05599705524EC2142CB9D4064379123A413884A900340408000C38E3292C1B9C023C05362142400502942814AAB0300A38B32995D4064162111082B1B0821442501441B4038E601A0C5141535D06A39C532B381C41D639BC028E0601A8351C1535D41A8FC153756703A0639AF55A5875B123835D700718B462116486318D490E25B5C55368010C210C6158835AB60C01C03871015023824170259D41634AD677056AAAB7BFD355555482208294EC058113C488CB621A542526C44D651351808694A50C9E7889118E2F456D002226C6BABC5F796CC094802B09D21026ACB;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFF814A2424875033FF4A608144A0614103488084049486C3888846646D659649648AB6DA6937CCAB5CA95492508A80886A4242443001C0080A04525A5100290029047109D558880A206B6A401600814260285B6F4CA67FF31155555B9125876010AF240DC70084154909083141855A0240002002408D887C080B820CC080226FA31537A209A59BC016583C082080D8240400968434A04DE1B9F6BBBBBDF22A6BA326045DCE5969DE11DE816811E6065A05C000BFDF208AEEEF34B462110C00862020080200101000000516065E380290102540915B0C0410C00400010881004204460430946F378DEA43655F2336090020040008C844844C6211C84721148458;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000007C048A205A70006040E48CCC888444666676633FFBBFF9FFFF90664400CC8844606000080840099800C01003DF81E76744C480000040000020007FF0F000F1000000000C9860C5FFA004020BAC82AAA10100C10000104134534800805554280010082CB00AAA85DFFDF5D75755DDDF50798F1020E020055375BFFCC3800FE7FD413DE89A69B4410410DA69A6D1230B4D348820900169A691041201112CA4026492DB03C0084CB4DA100000109969B410100002E86DA4D3009048492380000000679E79D9C40AA000000000003F9AE42D3271F9FE043691048000000434882DB4485A208005882B8A9829882A9ABBBFEAFFDFBAAFFFEE428F0000000222;
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\PRGROM|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\PRGROM|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12 .lut_mask = 16'hBA98;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hEEFCFE41E00000020AAA1200000000000000008016403FFC7F7F7F7F07543F200550007E10FF800002243000002510862108621001930261AD2D010408C80D84430A8CDD9E020C308CB861B4B3400016B5AC33528680C02E212D50D049C376D2C97A612813007F8D92324C5DD5866004C80767821145C6F8A35A8784454E9933C66B866880E5952A155242345E4EF502B943FF828501008882A00AAA0A200AA204400030A1DC202C132612304C9570292943F3340AA8D2E00000035D50000A20001000010000000010000119DDDD9DDD55D5155DD9D99D991511999D99911991198DC00000EEC630088CCCCC8888CCC88CC8CCC88CDDDAD6B4D8C6308C8C8920;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h8202930B80000C630888CCCCCCC888955551111DDD99DAD01015C0000630000130200040400000004004041200080800010404144080020801100108221001000000200288800000408CC89E3C78462B80000000042401010006649332042AAAA480100810101003540049849E800000848200802002600390102861140820CCD8C09164810200304442004008032600C018022038140001B800B0681044D0600202001E0042050D88002F416008124011001304C10032E8980080104E08E08202208E04207C0000040E88FE40191E9CC2090101D11E1C4001FE06803F0C8352492679BC5F10E81E00A0492494410410B2D8A3462870E38E38D1AB5AD6F6B5AC;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h850226811D50840402020101AA8A2051420294041229631AA8FEE30010888527261ABAC3298C0042221D45515199D8DCAD0008626C2D7063458531AE5AE0097227167108420AA2D8B292D5F85DB60214A08A50B00457E176360BB29D8DA16C08087416A20109C72A6A8B4B77CDC60004412A24A7B116D88F32ADAD2208264A8228A110002284008925A01C294B5A2D16458B4022154C62D5AB56AB0809200A20B1400801740E11217204288300525AB2E80AC00A4DB10092C0494B4C66270AA9AA9CFB2420020810BBCE420A4BF04C91020100C6D7DC62D0B636AEE33685BE05F310A33FCE091C6249595BFBC438CF7382471892565345D0636890A903144B21;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h8303F5142105040C1082A0C48B865C30A01881705E5D2AE088172F78AB5EF16205E5E2C0A7890E2D5EB411102004028402BA94A014A015DCEB1B5424AB5C49F2D41560A03BD3101C451AD86353628018C400E18A000556B550B8A0D282B080150140501614680A41EA1600AE0D706AAC5AE21E3AB18D618D38B98CB3853141A5056110381C51203023AAF6BDE56AA8354C6B0287142431C5E715610D564A18D6050E371011E02008862D422DC29EF15400B16555554085508B778EC05B358546AAB38C10085E710270901102D3CA6B7ACA28883B247A380938EA814B570205DB9F8D4DD6DDCDF755555A245C512893AD71D6B855A2465A8168AE00420A2242A4;
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hEEFCFE41E00000020AAA1200000000000000008016403FFC7F7F7F7F07543F200550007E10FF800002243000002510862108621001930261AD2D010408C80D84430A8CDD9E020C308CB861B4B3400016B5AC33528680C02E212D50D049C376D2C97A612813007F8D92324C5DD5866004C80767821145C6F8A35A8784454E9933C66B866880E5952A155242345E4EF502B943FF828501008882A00AAA0A200AA204400030A1DC202C132612304C9570292943F3340AA8D2E00000035D50000A20001000010000000010000119DDDD9DDD55D5155DD9D99D991511999D99911991198DC00000EEC630088CCCCC8888CCC88CC8CCC88CDDDAD6B4D8C6308C8C8920;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h8202930B80000C630888CCCCCCC888955551111DDD99DAD01015C0000630000130200040400000004004041200080800010404144080020801100108221001000000200288800000408CC89E3C78462B80000000042401010006649332042AAAA480100810101003540049849E800000848200802002600390102861140820CCD8C09164810200304442004008032600C018022038140001B800B0681044D0600202001E0042050D88002F416008124011001304C10032E8980080104E08E08202208E04207C0000040E88FE40191E9CC2090101D11E1C4001FE06803F0C8352492679BC5F10E81E00A0492494410410B2D8A3462870E38E38D1AB5AD6F6B5AC;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h850226811D50840402020101AA8A2051420294041229631AA8FEE30010888527261ABAC3298C0042221D45515199D8DCAD0008626C2D7063458531AE5AE0097227167108420AA2D8B292D5F85DB60214A08A50B00457E176360BB29D8DA16C08087416A20109C72A6A8B4B77CDC60004412A24A7B116D88F32ADAD2208264A8228A110002284008925A01C294B5A2D16458B4022154C62D5AB56AB0809200A20B1400801740E11217204288300525AB2E80AC00A4DB10092C0494B4C66270AA9AA9CFB2420020810BBCE420A4BF04C91020100C6D7DC62D0B636AEE33685BE05F310A33FCE091C6249595BFBC438CF7382471892565345D0636890A903144B21;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h8303F5142105040C1082A0C48B865C30A01881705E5D2AE088172F78AB5EF16205E5E2C0A7890E2D5EB411102004028402BA94A014A015DCEB1B5424AB5C49F2D41560A03BD3101C451AD86353628018C400E18A000556B550B8A0D282B080150140501614680A41EA1600AE0D706AAC5AE21E3AB18D618D38B98CB3853141A5056110381C51203023AAF6BDE56AA8354C6B0287142431C5E715610D564A18D6050E371011E02008862D422DC29EF15400B16555554085508B778EC05B358546AAB38C10085E710270901102D3CA6B7ACA28883B247A380938EA814B570205DB9F8D4DD6DDCDF755555A245C512893AD71D6B855A2465A8168AE00420A2242A4;
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~13 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  & (\PRGROM|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~13 .lut_mask = 16'hE4AA;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~173 (
// Equation(s):
// \BUS|BUS_OUT[6]~173_combout  = (\BUS|BUS_OUT[5]~24_combout  & \RICOH|OAM|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|BUS_OUT[5]~24_combout ),
	.datad(\RICOH|OAM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~173_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~173 .lut_mask = 16'hF000;
defparam \BUS|BUS_OUT[6]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~174 (
// Equation(s):
// \BUS|BUS_OUT[6]~174_combout  = (\BUS|BUS_OUT[5]~25_combout  & (((\BUS|BUS_OUT[5]~26_combout )))) # (!\BUS|BUS_OUT[5]~25_combout  & ((\BUS|BUS_OUT[5]~26_combout  & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout )) # 
// (!\BUS|BUS_OUT[5]~26_combout  & ((\BUS|BUS_OUT[6]~173_combout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.datab(\BUS|BUS_OUT[5]~25_combout ),
	.datac(\BUS|BUS_OUT[5]~26_combout ),
	.datad(\BUS|BUS_OUT[6]~173_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~174 .lut_mask = 16'hE3E0;
defparam \BUS|BUS_OUT[6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
fiftyfivenm_lcell_comb \RICOH|palette[30][6]~feeder (
// Equation(s):
// \RICOH|palette[30][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[30][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[30][6]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[30][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N5
dffeas \RICOH|palette[30][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[30][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[30][6] .is_wysiwyg = "true";
defparam \RICOH|palette[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N21
dffeas \RICOH|palette[22][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[22][6] .is_wysiwyg = "true";
defparam \RICOH|palette[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
fiftyfivenm_lcell_comb \RICOH|palette[26][6]~feeder (
// Equation(s):
// \RICOH|palette[26][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[26][6]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \RICOH|palette[26][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[26][6] .is_wysiwyg = "true";
defparam \RICOH|palette[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \RICOH|palette[18][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[18][6] .is_wysiwyg = "true";
defparam \RICOH|palette[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~169 (
// Equation(s):
// \BUS|BUS_OUT[6]~169_combout  = (\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[26][6]~q ) # ((\RICOH|VRAM_ADDR [2])))) # (!\RICOH|VRAM_ADDR [3] & (((\RICOH|palette[18][6]~q  & !\RICOH|VRAM_ADDR [2]))))

	.dataa(\RICOH|palette[26][6]~q ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[18][6]~q ),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~169_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~169 .lut_mask = 16'hCCB8;
defparam \BUS|BUS_OUT[6]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~170 (
// Equation(s):
// \BUS|BUS_OUT[6]~170_combout  = (\RICOH|VRAM_ADDR [2] & ((\BUS|BUS_OUT[6]~169_combout  & (\RICOH|palette[30][6]~q )) # (!\BUS|BUS_OUT[6]~169_combout  & ((\RICOH|palette[22][6]~q ))))) # (!\RICOH|VRAM_ADDR [2] & (((\BUS|BUS_OUT[6]~169_combout ))))

	.dataa(\RICOH|palette[30][6]~q ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|palette[22][6]~q ),
	.datad(\BUS|BUS_OUT[6]~169_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~170_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~170 .lut_mask = 16'hBBC0;
defparam \BUS|BUS_OUT[6]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N9
dffeas \RICOH|palette[19][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[19][6] .is_wysiwyg = "true";
defparam \RICOH|palette[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
fiftyfivenm_lcell_comb \RICOH|palette[23][6]~feeder (
// Equation(s):
// \RICOH|palette[23][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[6]~6_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[23][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[23][6]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[23][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N23
dffeas \RICOH|palette[23][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[23][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[23][6] .is_wysiwyg = "true";
defparam \RICOH|palette[23][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~164 (
// Equation(s):
// \BUS|BUS_OUT[6]~164_combout  = (\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3]) # ((\RICOH|palette[23][6]~q )))) # (!\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[19][6]~q )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[19][6]~q ),
	.datad(\RICOH|palette[23][6]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~164_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~164 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[6]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N23
dffeas \RICOH|palette[31][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[31][6] .is_wysiwyg = "true";
defparam \RICOH|palette[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
fiftyfivenm_lcell_comb \RICOH|palette[27][6]~feeder (
// Equation(s):
// \RICOH|palette[27][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[6]~6_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[27][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[27][6]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[27][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N25
dffeas \RICOH|palette[27][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[27][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[27][6] .is_wysiwyg = "true";
defparam \RICOH|palette[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~165 (
// Equation(s):
// \BUS|BUS_OUT[6]~165_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[6]~164_combout  & (\RICOH|palette[31][6]~q )) # (!\BUS|BUS_OUT[6]~164_combout  & ((\RICOH|palette[27][6]~q ))))) # (!\RICOH|VRAM_ADDR [3] & (\BUS|BUS_OUT[6]~164_combout ))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\BUS|BUS_OUT[6]~164_combout ),
	.datac(\RICOH|palette[31][6]~q ),
	.datad(\RICOH|palette[27][6]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~165_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~165 .lut_mask = 16'hE6C4;
defparam \BUS|BUS_OUT[6]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
fiftyfivenm_lcell_comb \RICOH|palette[25][6]~feeder (
// Equation(s):
// \RICOH|palette[25][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[25][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[25][6]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[25][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N9
dffeas \RICOH|palette[25][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[25][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[25][6] .is_wysiwyg = "true";
defparam \RICOH|palette[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N7
dffeas \RICOH|palette[29][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[29][6] .is_wysiwyg = "true";
defparam \RICOH|palette[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N15
dffeas \RICOH|palette[17][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[17][6] .is_wysiwyg = "true";
defparam \RICOH|palette[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
fiftyfivenm_lcell_comb \RICOH|palette[21][6]~feeder (
// Equation(s):
// \RICOH|palette[21][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[21][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[21][6]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[21][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N25
dffeas \RICOH|palette[21][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[21][6] .is_wysiwyg = "true";
defparam \RICOH|palette[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~166 (
// Equation(s):
// \BUS|BUS_OUT[6]~166_combout  = (\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3]) # ((\RICOH|palette[21][6]~q )))) # (!\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[17][6]~q )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[17][6]~q ),
	.datad(\RICOH|palette[21][6]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~166_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~166 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[6]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~167 (
// Equation(s):
// \BUS|BUS_OUT[6]~167_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[6]~166_combout  & ((\RICOH|palette[29][6]~q ))) # (!\BUS|BUS_OUT[6]~166_combout  & (\RICOH|palette[25][6]~q )))) # (!\RICOH|VRAM_ADDR [3] & (((\BUS|BUS_OUT[6]~166_combout ))))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|palette[25][6]~q ),
	.datac(\RICOH|palette[29][6]~q ),
	.datad(\BUS|BUS_OUT[6]~166_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~167_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~167 .lut_mask = 16'hF588;
defparam \BUS|BUS_OUT[6]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~168 (
// Equation(s):
// \BUS|BUS_OUT[6]~168_combout  = (\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & (\BUS|BUS_OUT[6]~165_combout )) # (!\RICOH|VRAM_ADDR [1] & ((\BUS|BUS_OUT[6]~167_combout )))))

	.dataa(\BUS|BUS_OUT[6]~165_combout ),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|VRAM_ADDR [1]),
	.datad(\BUS|BUS_OUT[6]~167_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~168_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~168 .lut_mask = 16'h8C80;
defparam \BUS|BUS_OUT[6]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~171 (
// Equation(s):
// \BUS|BUS_OUT[6]~171_combout  = (\BUS|BUS_OUT[6]~168_combout ) # ((\BUS|BUS_OUT[6]~170_combout  & (\RICOH|VRAM_ADDR [1] & !\RICOH|VRAM_ADDR [0])))

	.dataa(\BUS|BUS_OUT[6]~170_combout ),
	.datab(\BUS|BUS_OUT[6]~168_combout ),
	.datac(\RICOH|VRAM_ADDR [1]),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~171_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~171 .lut_mask = 16'hCCEC;
defparam \BUS|BUS_OUT[6]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~163 (
// Equation(s):
// \BUS|BUS_OUT[6]~163_combout  = (\RICOH|gfxbus|LessThan1~1_combout  & (((\BUS|BUS_OUT[5]~3_combout )))) # (!\RICOH|gfxbus|LessThan1~1_combout  & ((\BUS|BUS_OUT[5]~3_combout  & ((\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [6]))) # 
// (!\BUS|BUS_OUT[5]~3_combout  & (\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [6]),
	.datab(\RICOH|gfxbus|LessThan1~1_combout ),
	.datac(\BUS|BUS_OUT[5]~3_combout ),
	.datad(\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~163_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~163 .lut_mask = 16'hF2C2;
defparam \BUS|BUS_OUT[6]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
fiftyfivenm_lcell_comb \RICOH|palette[5][6]~feeder (
// Equation(s):
// \RICOH|palette[5][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[6]~6_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[5][6]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N15
dffeas \RICOH|palette[5][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[5][6] .is_wysiwyg = "true";
defparam \RICOH|palette[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N19
dffeas \RICOH|palette[13][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[13][6] .is_wysiwyg = "true";
defparam \RICOH|palette[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N1
dffeas \RICOH|palette[1][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[1][6] .is_wysiwyg = "true";
defparam \RICOH|palette[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
fiftyfivenm_lcell_comb \RICOH|palette[9][6]~feeder (
// Equation(s):
// \RICOH|palette[9][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[6]~6_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[9][6]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N13
dffeas \RICOH|palette[9][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[9][6] .is_wysiwyg = "true";
defparam \RICOH|palette[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~155 (
// Equation(s):
// \BUS|BUS_OUT[6]~155_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[9][6]~q ))) # (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[1][6]~q ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[1][6]~q ),
	.datad(\RICOH|palette[9][6]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~155_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~155 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[6]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~156 (
// Equation(s):
// \BUS|BUS_OUT[6]~156_combout  = (\RICOH|VRAM_ADDR [2] & ((\BUS|BUS_OUT[6]~155_combout  & ((\RICOH|palette[13][6]~q ))) # (!\BUS|BUS_OUT[6]~155_combout  & (\RICOH|palette[5][6]~q )))) # (!\RICOH|VRAM_ADDR [2] & (((\BUS|BUS_OUT[6]~155_combout ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|palette[5][6]~q ),
	.datac(\RICOH|palette[13][6]~q ),
	.datad(\BUS|BUS_OUT[6]~155_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~156_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~156 .lut_mask = 16'hF588;
defparam \BUS|BUS_OUT[6]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
fiftyfivenm_lcell_comb \RICOH|palette[8][6]~feeder (
// Equation(s):
// \RICOH|palette[8][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[8][6]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N13
dffeas \RICOH|palette[8][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[8][6] .is_wysiwyg = "true";
defparam \RICOH|palette[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N31
dffeas \RICOH|palette[12][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[12][6] .is_wysiwyg = "true";
defparam \RICOH|palette[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N9
dffeas \RICOH|palette[4][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[4][6] .is_wysiwyg = "true";
defparam \RICOH|palette[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N23
dffeas \RICOH|palette[0][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[0][6] .is_wysiwyg = "true";
defparam \RICOH|palette[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~157 (
// Equation(s):
// \BUS|BUS_OUT[6]~157_combout  = (\RICOH|VRAM_ADDR [3] & (((\RICOH|VRAM_ADDR [2])))) # (!\RICOH|VRAM_ADDR [3] & ((\RICOH|VRAM_ADDR [2] & (\RICOH|palette[4][6]~q )) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|palette[0][6]~q )))))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|palette[4][6]~q ),
	.datac(\RICOH|palette[0][6]~q ),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~157_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~157 .lut_mask = 16'hEE50;
defparam \BUS|BUS_OUT[6]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~158 (
// Equation(s):
// \BUS|BUS_OUT[6]~158_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[6]~157_combout  & ((\RICOH|palette[12][6]~q ))) # (!\BUS|BUS_OUT[6]~157_combout  & (\RICOH|palette[8][6]~q )))) # (!\RICOH|VRAM_ADDR [3] & (((\BUS|BUS_OUT[6]~157_combout ))))

	.dataa(\RICOH|palette[8][6]~q ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[12][6]~q ),
	.datad(\BUS|BUS_OUT[6]~157_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~158_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~158 .lut_mask = 16'hF388;
defparam \BUS|BUS_OUT[6]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~159 (
// Equation(s):
// \BUS|BUS_OUT[6]~159_combout  = (\RICOH|VRAM_ADDR [1] & (((\RICOH|VRAM_ADDR [0])))) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & (\BUS|BUS_OUT[6]~156_combout )) # (!\RICOH|VRAM_ADDR [0] & ((\BUS|BUS_OUT[6]~158_combout )))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\BUS|BUS_OUT[6]~156_combout ),
	.datac(\BUS|BUS_OUT[6]~158_combout ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~159_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~159 .lut_mask = 16'hEE50;
defparam \BUS|BUS_OUT[6]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
fiftyfivenm_lcell_comb \RICOH|palette[15][6]~feeder (
// Equation(s):
// \RICOH|palette[15][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[15][6]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N9
dffeas \RICOH|palette[15][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[15][6] .is_wysiwyg = "true";
defparam \RICOH|palette[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N19
dffeas \RICOH|palette[7][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[7][6] .is_wysiwyg = "true";
defparam \RICOH|palette[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N11
dffeas \RICOH|palette[3][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[3][6] .is_wysiwyg = "true";
defparam \RICOH|palette[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
fiftyfivenm_lcell_comb \RICOH|palette[11][6]~feeder (
// Equation(s):
// \RICOH|palette[11][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[6]~6_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[11][6]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N31
dffeas \RICOH|palette[11][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[11][6] .is_wysiwyg = "true";
defparam \RICOH|palette[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~160 (
// Equation(s):
// \BUS|BUS_OUT[6]~160_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[11][6]~q ))) # (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[3][6]~q ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[3][6]~q ),
	.datad(\RICOH|palette[11][6]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~160_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~160 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[6]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~161 (
// Equation(s):
// \BUS|BUS_OUT[6]~161_combout  = (\RICOH|VRAM_ADDR [2] & ((\BUS|BUS_OUT[6]~160_combout  & (\RICOH|palette[15][6]~q )) # (!\BUS|BUS_OUT[6]~160_combout  & ((\RICOH|palette[7][6]~q ))))) # (!\RICOH|VRAM_ADDR [2] & (((\BUS|BUS_OUT[6]~160_combout ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|palette[15][6]~q ),
	.datac(\RICOH|palette[7][6]~q ),
	.datad(\BUS|BUS_OUT[6]~160_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~161_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~161 .lut_mask = 16'hDDA0;
defparam \BUS|BUS_OUT[6]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N5
dffeas \RICOH|palette[2][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[2][6] .is_wysiwyg = "true";
defparam \RICOH|palette[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
fiftyfivenm_lcell_comb \RICOH|palette[6][6]~feeder (
// Equation(s):
// \RICOH|palette[6][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[6][6]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N19
dffeas \RICOH|palette[6][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[6][6] .is_wysiwyg = "true";
defparam \RICOH|palette[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~153 (
// Equation(s):
// \BUS|BUS_OUT[6]~153_combout  = (\RICOH|VRAM_ADDR [3] & (\RICOH|VRAM_ADDR [2])) # (!\RICOH|VRAM_ADDR [3] & ((\RICOH|VRAM_ADDR [2] & ((\RICOH|palette[6][6]~q ))) # (!\RICOH|VRAM_ADDR [2] & (\RICOH|palette[2][6]~q ))))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|palette[2][6]~q ),
	.datad(\RICOH|palette[6][6]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~153_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~153 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[6]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N17
dffeas \RICOH|palette[10][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[10][6] .is_wysiwyg = "true";
defparam \RICOH|palette[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
fiftyfivenm_lcell_comb \RICOH|palette[14][6]~feeder (
// Equation(s):
// \RICOH|palette[14][6]~feeder_combout  = \CPU|DL[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[14][6]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N5
dffeas \RICOH|palette[14][6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[14][6] .is_wysiwyg = "true";
defparam \RICOH|palette[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~154 (
// Equation(s):
// \BUS|BUS_OUT[6]~154_combout  = (\BUS|BUS_OUT[6]~153_combout  & (((\RICOH|palette[14][6]~q )) # (!\RICOH|VRAM_ADDR [3]))) # (!\BUS|BUS_OUT[6]~153_combout  & (\RICOH|VRAM_ADDR [3] & (\RICOH|palette[10][6]~q )))

	.dataa(\BUS|BUS_OUT[6]~153_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[10][6]~q ),
	.datad(\RICOH|palette[14][6]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~154 .lut_mask = 16'hEA62;
defparam \BUS|BUS_OUT[6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~162 (
// Equation(s):
// \BUS|BUS_OUT[6]~162_combout  = (\BUS|BUS_OUT[6]~159_combout  & ((\BUS|BUS_OUT[6]~161_combout ) # ((!\RICOH|VRAM_ADDR [1])))) # (!\BUS|BUS_OUT[6]~159_combout  & (((\RICOH|VRAM_ADDR [1] & \BUS|BUS_OUT[6]~154_combout ))))

	.dataa(\BUS|BUS_OUT[6]~159_combout ),
	.datab(\BUS|BUS_OUT[6]~161_combout ),
	.datac(\RICOH|VRAM_ADDR [1]),
	.datad(\BUS|BUS_OUT[6]~154_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~162_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~162 .lut_mask = 16'hDA8A;
defparam \BUS|BUS_OUT[6]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~172 (
// Equation(s):
// \BUS|BUS_OUT[6]~172_combout  = (\BUS|BUS_OUT[6]~163_combout  & ((\BUS|BUS_OUT[6]~171_combout ) # ((!\RICOH|gfxbus|LessThan1~1_combout )))) # (!\BUS|BUS_OUT[6]~163_combout  & (((\BUS|BUS_OUT[6]~162_combout  & \RICOH|gfxbus|LessThan1~1_combout ))))

	.dataa(\BUS|BUS_OUT[6]~171_combout ),
	.datab(\BUS|BUS_OUT[6]~163_combout ),
	.datac(\BUS|BUS_OUT[6]~162_combout ),
	.datad(\RICOH|gfxbus|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~172_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~172 .lut_mask = 16'hB8CC;
defparam \BUS|BUS_OUT[6]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~175 (
// Equation(s):
// \BUS|BUS_OUT[6]~175_combout  = (\BUS|BUS_OUT[5]~188_combout  & ((\BUS|BUS_OUT[6]~174_combout  & (\RICOH|pattern|altsyncram_component|auto_generated|q_a [6])) # (!\BUS|BUS_OUT[6]~174_combout  & ((\BUS|BUS_OUT[6]~172_combout ))))) # 
// (!\BUS|BUS_OUT[5]~188_combout  & (((\BUS|BUS_OUT[6]~174_combout ))))

	.dataa(\RICOH|pattern|altsyncram_component|auto_generated|q_a [6]),
	.datab(\BUS|BUS_OUT[5]~188_combout ),
	.datac(\BUS|BUS_OUT[6]~174_combout ),
	.datad(\BUS|BUS_OUT[6]~172_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~175 .lut_mask = 16'hBCB0;
defparam \BUS|BUS_OUT[6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~176 (
// Equation(s):
// \BUS|BUS_OUT[6]~176_combout  = (\BUS|LessThan0~0_combout  & (\BUS|BUS_OUT[6]~175_combout  & ((\BUS|BUS_OUT[6]~30_combout )))) # (!\BUS|LessThan0~0_combout  & ((\SYSRAM|altsyncram_component|auto_generated|q_a [6]) # ((\BUS|BUS_OUT[6]~175_combout  & 
// \BUS|BUS_OUT[6]~30_combout ))))

	.dataa(\BUS|LessThan0~0_combout ),
	.datab(\BUS|BUS_OUT[6]~175_combout ),
	.datac(\SYSRAM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\BUS|BUS_OUT[6]~30_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~176 .lut_mask = 16'hDC50;
defparam \BUS|BUS_OUT[6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
fiftyfivenm_lcell_comb \CPU|DL[6]~6 (
// Equation(s):
// \CPU|DL[6]~6_combout  = (\BUS|BUS_OUT[7]~32_combout  & (\CPU|Selector33~6_combout )) # (!\BUS|BUS_OUT[7]~32_combout  & ((\BUS|BUS_OUT[6]~176_combout )))

	.dataa(gnd),
	.datab(\CPU|Selector33~6_combout ),
	.datac(\BUS|BUS_OUT[7]~32_combout ),
	.datad(\BUS|BUS_OUT[6]~176_combout ),
	.cin(gnd),
	.combout(\CPU|DL[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[6]~6 .lut_mask = 16'hCFC0;
defparam \CPU|DL[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
fiftyfivenm_lcell_comb \CPU|IR~5 (
// Equation(s):
// \CPU|IR~5_combout  = (\CPU|DL[6]~6_combout  & !\CPU|NMICycle~q )

	.dataa(\CPU|DL[6]~6_combout ),
	.datab(gnd),
	.datac(\CPU|NMICycle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR~5 .lut_mask = 16'h0A0A;
defparam \CPU|IR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N21
dffeas \CPU|IR[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR~5_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[6] .is_wysiwyg = "true";
defparam \CPU|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~11 (
// Equation(s):
// \CPU|mcode|Mux245~11_combout  = (\CPU|IR [2] & (((!\CPU|IR [6] & \CPU|IR [7])) # (!\CPU|IR [1])))

	.dataa(\CPU|IR [6]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~11 .lut_mask = 16'h7300;
defparam \CPU|mcode|Mux245~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux292~1 (
// Equation(s):
// \CPU|mcode|Mux292~1_combout  = (\CPU|mcode|Mux292~0_combout ) # ((\CPU|mcode|Mux259~0_combout  & (\CPU|Equal0~6_combout  & \CPU|mcode|Mux245~11_combout )))

	.dataa(\CPU|mcode|Mux259~0_combout ),
	.datab(\CPU|mcode|Mux292~0_combout ),
	.datac(\CPU|Equal0~6_combout ),
	.datad(\CPU|mcode|Mux245~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux292~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux292~1 .lut_mask = 16'hECCC;
defparam \CPU|mcode|Mux292~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
fiftyfivenm_lcell_comb \CPU|BAH[0]~1 (
// Equation(s):
// \CPU|BAH[0]~1_combout  = (\CPU|IR [2] $ (\CPU|IR [3])) # (!\CPU|IR [0])

	.dataa(\CPU|IR [2]),
	.datab(\CPU|IR [3]),
	.datac(gnd),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|BAH[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[0]~1 .lut_mask = 16'h66FF;
defparam \CPU|BAH[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
fiftyfivenm_lcell_comb \CPU|BAH[0]~2 (
// Equation(s):
// \CPU|BAH[0]~2_combout  = (\CPU|BAH[0]~0_combout  & (((\CPU|BAH[0]~1_combout ) # (!\CPU|mcode|Mux261~1_combout )) # (!\CPU|mcode|Mux292~1_combout )))

	.dataa(\CPU|mcode|Mux292~1_combout ),
	.datab(\CPU|mcode|Mux261~1_combout ),
	.datac(\CPU|BAH[0]~0_combout ),
	.datad(\CPU|BAH[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|BAH[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH[0]~2 .lut_mask = 16'hF070;
defparam \CPU|BAH[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N11
dffeas \CPU|BusB_r[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BusB_r[3]~12_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusB_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusB_r[3] .is_wysiwyg = "true";
defparam \CPU|BusB_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
fiftyfivenm_lcell_comb \CPU|Selector36~0 (
// Equation(s):
// \CPU|Selector36~0_combout  = (\CPU|Y [3] & ((\CPU|Write_Data_r.Write_Data_Y~q ) # ((\CPU|BusB_r [3] & \CPU|Write_Data_r.Write_Data_YB~q ))))

	.dataa(\CPU|BusB_r [3]),
	.datab(\CPU|Write_Data_r.Write_Data_Y~q ),
	.datac(\CPU|Y [3]),
	.datad(\CPU|Write_Data_r.Write_Data_YB~q ),
	.cin(gnd),
	.combout(\CPU|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~0 .lut_mask = 16'hE0C0;
defparam \CPU|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
fiftyfivenm_lcell_comb \CPU|Selector36~4 (
// Equation(s):
// \CPU|Selector36~4_combout  = (\CPU|BusB_r [3] & ((\CPU|Write_Data_r.Write_Data_XB~q ) # ((\CPU|Write_Data_r.Write_Data_AXB~q  & \CPU|ABC [3]))))

	.dataa(\CPU|BusB_r [3]),
	.datab(\CPU|Write_Data_r.Write_Data_AXB~q ),
	.datac(\CPU|ABC [3]),
	.datad(\CPU|Write_Data_r.Write_Data_XB~q ),
	.cin(gnd),
	.combout(\CPU|Selector36~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~4 .lut_mask = 16'hAA80;
defparam \CPU|Selector36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
fiftyfivenm_lcell_comb \CPU|Selector36~5 (
// Equation(s):
// \CPU|Selector36~5_combout  = (\CPU|Selector36~4_combout ) # ((\CPU|Write_Data_r.Write_Data_X~q ) # ((\CPU|ABC [3] & \CPU|Write_Data_r.Write_Data_AX~q )))

	.dataa(\CPU|ABC [3]),
	.datab(\CPU|Selector36~4_combout ),
	.datac(\CPU|Write_Data_r.Write_Data_AX~q ),
	.datad(\CPU|Write_Data_r.Write_Data_X~q ),
	.cin(gnd),
	.combout(\CPU|Selector36~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~5 .lut_mask = 16'hFFEC;
defparam \CPU|Selector36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
fiftyfivenm_lcell_comb \CPU|Selector36~2 (
// Equation(s):
// \CPU|Selector36~2_combout  = (\CPU|ABC [3] & ((\CPU|Write_Data_r.Write_Data_ABC~q ) # ((\CPU|Write_Data_r.Write_Data_P~q  & \CPU|P [3])))) # (!\CPU|ABC [3] & (((\CPU|Write_Data_r.Write_Data_P~q  & \CPU|P [3]))))

	.dataa(\CPU|ABC [3]),
	.datab(\CPU|Write_Data_r.Write_Data_ABC~q ),
	.datac(\CPU|Write_Data_r.Write_Data_P~q ),
	.datad(\CPU|P [3]),
	.cin(gnd),
	.combout(\CPU|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~2 .lut_mask = 16'hF888;
defparam \CPU|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
fiftyfivenm_lcell_comb \CPU|Selector36~1 (
// Equation(s):
// \CPU|Selector36~1_combout  = (\CPU|PC [11] & ((\CPU|Write_Data_r.Write_Data_PCH~q ) # ((\CPU|PC [3] & \CPU|Write_Data_r.Write_Data_PCL~q )))) # (!\CPU|PC [11] & (\CPU|PC [3] & ((\CPU|Write_Data_r.Write_Data_PCL~q ))))

	.dataa(\CPU|PC [11]),
	.datab(\CPU|PC [3]),
	.datac(\CPU|Write_Data_r.Write_Data_PCH~q ),
	.datad(\CPU|Write_Data_r.Write_Data_PCL~q ),
	.cin(gnd),
	.combout(\CPU|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
fiftyfivenm_lcell_comb \CPU|Selector36~3 (
// Equation(s):
// \CPU|Selector36~3_combout  = (\CPU|Selector36~2_combout ) # ((\CPU|Selector36~1_combout ) # ((!\CPU|Write_Data_r.Write_Data_DL~q  & \CPU|DL [3])))

	.dataa(\CPU|Write_Data_r.Write_Data_DL~q ),
	.datab(\CPU|DL [3]),
	.datac(\CPU|Selector36~2_combout ),
	.datad(\CPU|Selector36~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector36~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~3 .lut_mask = 16'hFFF4;
defparam \CPU|Selector36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
fiftyfivenm_lcell_comb \CPU|Selector36~6 (
// Equation(s):
// \CPU|Selector36~6_combout  = (\CPU|Selector36~0_combout ) # ((\CPU|Selector36~3_combout ) # ((\CPU|X [3] & \CPU|Selector36~5_combout )))

	.dataa(\CPU|Selector36~0_combout ),
	.datab(\CPU|X [3]),
	.datac(\CPU|Selector36~5_combout ),
	.datad(\CPU|Selector36~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector36~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~6 .lut_mask = 16'hFFEA;
defparam \CPU|Selector36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
fiftyfivenm_lcell_comb \CPU|BAH~13 (
// Equation(s):
// \CPU|BAH~13_combout  = (\CPU|BAH[0]~3_combout  & ((\CPU|BAH[0]~5_combout  & (\CPU|DL[3]~3_combout )) # (!\CPU|BAH[0]~5_combout  & ((\CPU|Selector36~6_combout ))))) # (!\CPU|BAH[0]~3_combout  & (((!\CPU|BAH[0]~5_combout ))))

	.dataa(\CPU|DL[3]~3_combout ),
	.datab(\CPU|Selector36~6_combout ),
	.datac(\CPU|BAH[0]~3_combout ),
	.datad(\CPU|BAH[0]~5_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~13 .lut_mask = 16'hA0CF;
defparam \CPU|BAH~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
fiftyfivenm_lcell_comb \CPU|BAH~14 (
// Equation(s):
// \CPU|BAH~14_combout  = (\CPU|BAH[0]~2_combout  & (\CPU|Add10~6_combout  & ((\CPU|BAH~13_combout ) # (\CPU|Selector36~6_combout )))) # (!\CPU|BAH[0]~2_combout  & (\CPU|BAH~13_combout ))

	.dataa(\CPU|BAH[0]~2_combout ),
	.datab(\CPU|BAH~13_combout ),
	.datac(\CPU|Add10~6_combout ),
	.datad(\CPU|Selector36~6_combout ),
	.cin(gnd),
	.combout(\CPU|BAH~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAH~14 .lut_mask = 16'hE4C4;
defparam \CPU|BAH~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N23
dffeas \CPU|BAH[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAH~14_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|BAH[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAH[3] .is_wysiwyg = "true";
defparam \CPU|BAH[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
fiftyfivenm_lcell_comb \CPU|Selector20~0 (
// Equation(s):
// \CPU|Selector20~0_combout  = (\CPU|BAH [3] & ((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ) # ((!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & \CPU|PC [11])))) # (!\CPU|BAH [3] & (((!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q  & \CPU|PC [11]))))

	.dataa(\CPU|BAH [3]),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|PC [11]),
	.cin(gnd),
	.combout(\CPU|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector20~0 .lut_mask = 16'h8F88;
defparam \CPU|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal0~3 (
// Equation(s):
// \RICOH|gfxbus|Equal0~3_combout  = (!\CPU|Selector20~0_combout  & !\CPU|Selector21~0_combout )

	.dataa(gnd),
	.datab(\CPU|Selector20~0_combout ),
	.datac(gnd),
	.datad(\CPU|Selector21~0_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal0~3 .lut_mask = 16'h0033;
defparam \RICOH|gfxbus|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal0~4 (
// Equation(s):
// \RICOH|gfxbus|Equal0~4_combout  = (!\CPU|Selector25~1_combout  & (!\CPU|Selector28~1_combout  & (!\CPU|Selector26~3_combout  & !\CPU|Selector24~1_combout )))

	.dataa(\CPU|Selector25~1_combout ),
	.datab(\CPU|Selector28~1_combout ),
	.datac(\CPU|Selector26~3_combout ),
	.datad(\CPU|Selector24~1_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal0~4 .lut_mask = 16'h0001;
defparam \RICOH|gfxbus|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal0~2 (
// Equation(s):
// \RICOH|gfxbus|Equal0~2_combout  = (!\CPU|Selector19~0_combout  & (!\CPU|Selector23~0_combout  & (!\CPU|Selector16~0_combout  & !\CPU|Set_Addr_To_r.Set_Addr_To_SP~q )))

	.dataa(\CPU|Selector19~0_combout ),
	.datab(\CPU|Selector23~0_combout ),
	.datac(\CPU|Selector16~0_combout ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_SP~q ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal0~2 .lut_mask = 16'h0001;
defparam \RICOH|gfxbus|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N30
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal0~5 (
// Equation(s):
// \RICOH|gfxbus|Equal0~5_combout  = (\RICOH|gfxbus|Equal0~3_combout  & (\RICOH|gfxbus|Equal0~4_combout  & (!\CPU|Selector22~0_combout  & \RICOH|gfxbus|Equal0~2_combout )))

	.dataa(\RICOH|gfxbus|Equal0~3_combout ),
	.datab(\RICOH|gfxbus|Equal0~4_combout ),
	.datac(\CPU|Selector22~0_combout ),
	.datad(\RICOH|gfxbus|Equal0~2_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal0~5 .lut_mask = 16'h0800;
defparam \RICOH|gfxbus|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal6~0 (
// Equation(s):
// \RICOH|gfxbus|Equal6~0_combout  = (\RICOH|gfxbus|Equal0~8_combout  & (\RICOH|gfxbus|Equal0~5_combout  & (!\CPU|Selector31~1_combout  & \BUS|Equal0~1_combout )))

	.dataa(\RICOH|gfxbus|Equal0~8_combout ),
	.datab(\RICOH|gfxbus|Equal0~5_combout ),
	.datac(\CPU|Selector31~1_combout ),
	.datad(\BUS|Equal0~1_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal6~0 .lut_mask = 16'h0800;
defparam \RICOH|gfxbus|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N8
fiftyfivenm_lcell_comb \RICOH|Add0~8 (
// Equation(s):
// \RICOH|Add0~8_combout  = (\RICOH|VRAM_ADDR [4] & (\RICOH|Add0~7  $ (GND))) # (!\RICOH|VRAM_ADDR [4] & (!\RICOH|Add0~7  & VCC))
// \RICOH|Add0~9  = CARRY((\RICOH|VRAM_ADDR [4] & !\RICOH|Add0~7 ))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~7 ),
	.combout(\RICOH|Add0~8_combout ),
	.cout(\RICOH|Add0~9 ));
// synopsys translate_off
defparam \RICOH|Add0~8 .lut_mask = 16'hC30C;
defparam \RICOH|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~1 (
// Equation(s):
// \RICOH|VRAM_ADDR~1_combout  = (\RICOH|VRAM_ADDR[11]~0_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & (\CPU|DL[4]~4_combout )) # (!\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|Add0~8_combout )))))

	.dataa(\RICOH|gfxbus|Equal6~0_combout ),
	.datab(\RICOH|VRAM_ADDR[11]~0_combout ),
	.datac(\CPU|DL[4]~4_combout ),
	.datad(\RICOH|Add0~8_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~1 .lut_mask = 16'hC480;
defparam \RICOH|VRAM_ADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N1
dffeas \RICOH|VRAM_ADDR[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[4] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N10
fiftyfivenm_lcell_comb \RICOH|Add0~10 (
// Equation(s):
// \RICOH|Add0~10_combout  = (\RICOH|VRAM_ADDR [5] & ((\RICOH|control [2] & (\RICOH|Add0~9  & VCC)) # (!\RICOH|control [2] & (!\RICOH|Add0~9 )))) # (!\RICOH|VRAM_ADDR [5] & ((\RICOH|control [2] & (!\RICOH|Add0~9 )) # (!\RICOH|control [2] & ((\RICOH|Add0~9 ) 
// # (GND)))))
// \RICOH|Add0~11  = CARRY((\RICOH|VRAM_ADDR [5] & (!\RICOH|control [2] & !\RICOH|Add0~9 )) # (!\RICOH|VRAM_ADDR [5] & ((!\RICOH|Add0~9 ) # (!\RICOH|control [2]))))

	.dataa(\RICOH|VRAM_ADDR [5]),
	.datab(\RICOH|control [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~9 ),
	.combout(\RICOH|Add0~10_combout ),
	.cout(\RICOH|Add0~11 ));
// synopsys translate_off
defparam \RICOH|Add0~10 .lut_mask = 16'h9617;
defparam \RICOH|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~17 (
// Equation(s):
// \RICOH|VRAM_ADDR~17_combout  = (\RICOH|VRAM_ADDR[11]~0_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & ((\CPU|DL[5]~5_combout ))) # (!\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|Add0~10_combout ))))

	.dataa(\RICOH|Add0~10_combout ),
	.datab(\CPU|DL[5]~5_combout ),
	.datac(\RICOH|gfxbus|Equal6~0_combout ),
	.datad(\RICOH|VRAM_ADDR[11]~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~17 .lut_mask = 16'hCA00;
defparam \RICOH|VRAM_ADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N13
dffeas \RICOH|VRAM_ADDR[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[5] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N12
fiftyfivenm_lcell_comb \RICOH|Add0~12 (
// Equation(s):
// \RICOH|Add0~12_combout  = (\RICOH|VRAM_ADDR [6] & (\RICOH|Add0~11  $ (GND))) # (!\RICOH|VRAM_ADDR [6] & (!\RICOH|Add0~11  & VCC))
// \RICOH|Add0~13  = CARRY((\RICOH|VRAM_ADDR [6] & !\RICOH|Add0~11 ))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RICOH|Add0~11 ),
	.combout(\RICOH|Add0~12_combout ),
	.cout(\RICOH|Add0~13 ));
// synopsys translate_off
defparam \RICOH|Add0~12 .lut_mask = 16'hC30C;
defparam \RICOH|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~18 (
// Equation(s):
// \RICOH|VRAM_ADDR~18_combout  = (\RICOH|VRAM_ADDR[11]~0_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & ((\CPU|DL[6]~6_combout ))) # (!\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|Add0~12_combout ))))

	.dataa(\RICOH|VRAM_ADDR[11]~0_combout ),
	.datab(\RICOH|Add0~12_combout ),
	.datac(\CPU|DL[6]~6_combout ),
	.datad(\RICOH|gfxbus|Equal6~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~18 .lut_mask = 16'hA088;
defparam \RICOH|VRAM_ADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N13
dffeas \RICOH|VRAM_ADDR[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[6] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~19 (
// Equation(s):
// \RICOH|VRAM_ADDR~19_combout  = (\RICOH|VRAM_ADDR[11]~0_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & (\CPU|DL[7]~7_combout )) # (!\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|Add0~14_combout )))))

	.dataa(\RICOH|VRAM_ADDR[11]~0_combout ),
	.datab(\CPU|DL[7]~7_combout ),
	.datac(\RICOH|Add0~14_combout ),
	.datad(\RICOH|gfxbus|Equal6~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~19 .lut_mask = 16'h88A0;
defparam \RICOH|VRAM_ADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N31
dffeas \RICOH|VRAM_ADDR[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[7] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
fiftyfivenm_lcell_comb \RICOH|Add0~30 (
// Equation(s):
// \RICOH|Add0~30_combout  = \RICOH|Add0~29  $ (\RICOH|VRAM_ADDR [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|VRAM_ADDR [15]),
	.cin(\RICOH|Add0~29 ),
	.combout(\RICOH|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Add0~30 .lut_mask = 16'h0FF0;
defparam \RICOH|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~14 (
// Equation(s):
// \RICOH|VRAM_ADDR~14_combout  = (!\RICOH|VRAM_ADDR[11]~6_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|VRAM_ADDR [7])) # (!\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|Add0~30_combout )))))

	.dataa(\RICOH|VRAM_ADDR [7]),
	.datab(\RICOH|VRAM_ADDR[11]~6_combout ),
	.datac(\RICOH|Add0~30_combout ),
	.datad(\RICOH|gfxbus|Equal6~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~14 .lut_mask = 16'h2230;
defparam \RICOH|VRAM_ADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N15
dffeas \RICOH|VRAM_ADDR[15] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[15] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
fiftyfivenm_lcell_comb \RICOH|gfxbus|LessThan0~0 (
// Equation(s):
// \RICOH|gfxbus|LessThan0~0_combout  = (!\RICOH|VRAM_ADDR [15] & (!\RICOH|VRAM_ADDR [13] & !\RICOH|VRAM_ADDR [14]))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [15]),
	.datac(\RICOH|VRAM_ADDR [13]),
	.datad(\RICOH|VRAM_ADDR [14]),
	.cin(gnd),
	.combout(\RICOH|gfxbus|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|LessThan0~0 .lut_mask = 16'h0003;
defparam \RICOH|gfxbus|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~26 (
// Equation(s):
// \BUS|BUS_OUT[5]~26_combout  = (\CPU|Selector16~0_combout ) # ((!\RICOH|gfxbus|Equal4~1_combout  & (\RICOH|gfxbus|LessThan0~0_combout  & \BUS|BUS_OUT[5]~24_combout )))

	.dataa(\RICOH|gfxbus|Equal4~1_combout ),
	.datab(\RICOH|gfxbus|LessThan0~0_combout ),
	.datac(\BUS|BUS_OUT[5]~24_combout ),
	.datad(\CPU|Selector16~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~26 .lut_mask = 16'hFF40;
defparam \BUS|BUS_OUT[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~188 (
// Equation(s):
// \BUS|BUS_OUT[5]~188_combout  = (\BUS|BUS_OUT[5]~25_combout  & ((\BUS|BUS_OUT[5]~26_combout ) # ((!\RICOH|VRAM_ADDR [15] & !\RICOH|VRAM_ADDR [14]))))

	.dataa(\BUS|BUS_OUT[5]~26_combout ),
	.datab(\BUS|BUS_OUT[5]~25_combout ),
	.datac(\RICOH|VRAM_ADDR [15]),
	.datad(\RICOH|VRAM_ADDR [14]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~188_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~188 .lut_mask = 16'h888C;
defparam \BUS|BUS_OUT[5]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\RICOH|VRAM_ADDR [12],\RICOH|VRAM_ADDR [11],\RICOH|VRAM_ADDR [10],\RICOH|VRAM_ADDR [9],\RICOH|VRAM_ADDR [8],\RICOH|VRAM_ADDR [7],\RICOH|VRAM_ADDR [6],\RICOH|VRAM_ADDR [5],\RICOH|VRAM_ADDR [4],\RICOH|VRAM_ADDR [3],\RICOH|VRAM_ADDR [2],\RICOH|VRAM_ADDR [1],\RICOH|VRAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\RICOH|WideOr1~0_combout ,\RICOH|Selector2~2_combout ,\RICOH|Selector3~2_combout ,\RICOH|Selector4~2_combout ,\RICOH|Selector5~2_combout ,\RICOH|Selector6~2_combout ,\RICOH|Selector7~2_combout ,\RICOH|Selector8~2_combout ,\RICOH|Selector9~2_combout ,\~GND~combout ,
\RICOH|Selector11~3_combout ,\RICOH|Selector12~3_combout ,\RICOH|Selector13~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./MIF_FILES/dk-chr.mif";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ppu:RICOH|chr_rom:pattern|altsyncram:altsyncram_component|altsyncram_4uf2:auto_generated|ALTSYNCRAM";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000004100000000000000007F7FB701FFFFE0006F609F64FC38F3E98F72F828FF7FFF10FEFC0000FFFEE000FF38008000000000FFF6B0006F60FF08F3E9FF42FF7FFFF03F3FF8C078600000FF3FF0C8F8280000FFFFF0C8003C0000007F00010000000000003F2FE7C7FCF800000707FF3FFFD3FFF8F0807F7FBF9003030000FF1F80007F7FBF8AFDF60301E5DE0707FF7FFF7CF0803F0FE3C3FCF8000000000000FF1FFFFFFFFE00007F1FFFFFFFF8F0000301FF0FFFC2CF97FF3FFF93FFFCF080E720FFFFFEFC4300000006000000C707FFFF7F01FF03FF3FFF03FFFFF8F00700FFFFFFFFE0C01F1FFEFCFF330000FF1F00001F1FFFFE000000000700FF7F;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFE0C0FF3FFF2FFFFFFC3C1F1FFCFC7F10CF330000FFFF0101E0E0383F7EFFFBFB80808707FFDFFFEF0000FF0F0303008100000000000061E37DFFF808CF491F10F3927E00F7241F1FF8F81F1FF8F8303F0EFC703F0EFCFFBFFFFDFFBFFFFD80800101EFFBFFEFFC03F807F00EE01CC038807101C6038C07180F301F607F80FF0000C6008C00180030006000C00080000100030007000E001C0038007100E30000000000000000000000000000003E0010003C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000E03A0000E81E000000FF080000FF00000000000000003AFF7F83002100C000006D7DFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000133FDFDF0C0C0000173FEFEF0000F800003E003E003E003E003EFFFFFFFFFFFFFFFF000000001F1FF0F0040000003FDF8060000000003FD5F8567F0055771B24C0001F60FE7E6F570202FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003800007FF8C0E0000000003FFEC0E0FFFFFFFFFFFFFFFFFFFF0000E3E3E3E30000000073ECC0E20000000033FD80E80502A040130CC830020540A00C1330C800000000100FC8F000000000110F88F000000000110F88F000000000130F08F0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h7A7A040084FE0460001C000CC23F21FE03000000FAC73CFC0707C0C0047F42FC0038C0003E3F4BF7060000005CDF26DE0000804000083CBE000000000DFDF2FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003F1FE1E0FFF80F00FF0EFFF7FEF8FFF1870BFFF1C0400F01FF1EFFFFFFFC00003F1FC0C0E70400000000C0300618000000000102008000000000040820100000000010200804030000007FFD6B97013880007E7FC63E000000001EFF26DE030000001C1FEB97000000001F1F07F8030000001C1FEB97000000001E1F07F80300000018DFC63E0000000018DF07F8000000001F1DEB97000000001F176B970000000018DFC63E;
// synopsys translate_on

// Location: FF_X54_Y31_N23
dffeas \RICOH|palette[18][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[18][0] .is_wysiwyg = "true";
defparam \RICOH|palette[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
fiftyfivenm_lcell_comb \RICOH|palette[26][0]~feeder (
// Equation(s):
// \RICOH|palette[26][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[0]~0_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[26][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[26][0]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[26][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N7
dffeas \RICOH|palette[26][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[26][0] .is_wysiwyg = "true";
defparam \RICOH|palette[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~20 (
// Equation(s):
// \BUS|BUS_OUT[0]~20_combout  = (\RICOH|VRAM_ADDR [3] & ((\RICOH|VRAM_ADDR [2]) # ((\RICOH|palette[26][0]~q )))) # (!\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [2] & (\RICOH|palette[18][0]~q )))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|palette[18][0]~q ),
	.datad(\RICOH|palette[26][0]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~20 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N17
dffeas \RICOH|palette[22][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[22][0] .is_wysiwyg = "true";
defparam \RICOH|palette[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
fiftyfivenm_lcell_comb \RICOH|palette[30][0]~feeder (
// Equation(s):
// \RICOH|palette[30][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[0]~0_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[30][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[30][0]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[30][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N3
dffeas \RICOH|palette[30][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[30][0] .is_wysiwyg = "true";
defparam \RICOH|palette[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~21 (
// Equation(s):
// \BUS|BUS_OUT[0]~21_combout  = (\BUS|BUS_OUT[0]~20_combout  & (((\RICOH|palette[30][0]~q )) # (!\RICOH|VRAM_ADDR [2]))) # (!\BUS|BUS_OUT[0]~20_combout  & (\RICOH|VRAM_ADDR [2] & (\RICOH|palette[22][0]~q )))

	.dataa(\BUS|BUS_OUT[0]~20_combout ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|palette[22][0]~q ),
	.datad(\RICOH|palette[30][0]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~21 .lut_mask = 16'hEA62;
defparam \BUS|BUS_OUT[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N1
dffeas \RICOH|palette[19][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[19][0] .is_wysiwyg = "true";
defparam \RICOH|palette[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
fiftyfivenm_lcell_comb \RICOH|palette[23][0]~feeder (
// Equation(s):
// \RICOH|palette[23][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[0]~0_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[23][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[23][0]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[23][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N11
dffeas \RICOH|palette[23][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[23][0] .is_wysiwyg = "true";
defparam \RICOH|palette[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~15 (
// Equation(s):
// \BUS|BUS_OUT[0]~15_combout  = (\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3]) # ((\RICOH|palette[23][0]~q )))) # (!\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[19][0]~q )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[19][0]~q ),
	.datad(\RICOH|palette[23][0]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~15 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N15
dffeas \RICOH|palette[31][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[31][0] .is_wysiwyg = "true";
defparam \RICOH|palette[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
fiftyfivenm_lcell_comb \RICOH|palette[27][0]~feeder (
// Equation(s):
// \RICOH|palette[27][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[27][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[27][0]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[27][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N29
dffeas \RICOH|palette[27][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[27][0] .is_wysiwyg = "true";
defparam \RICOH|palette[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~16 (
// Equation(s):
// \BUS|BUS_OUT[0]~16_combout  = (\BUS|BUS_OUT[0]~15_combout  & (((\RICOH|palette[31][0]~q )) # (!\RICOH|VRAM_ADDR [3]))) # (!\BUS|BUS_OUT[0]~15_combout  & (\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[27][0]~q ))))

	.dataa(\BUS|BUS_OUT[0]~15_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[31][0]~q ),
	.datad(\RICOH|palette[27][0]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~16 .lut_mask = 16'hE6A2;
defparam \BUS|BUS_OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N31
dffeas \RICOH|palette[17][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[17][0] .is_wysiwyg = "true";
defparam \RICOH|palette[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
fiftyfivenm_lcell_comb \RICOH|palette[21][0]~feeder (
// Equation(s):
// \RICOH|palette[21][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[21][0]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \RICOH|palette[21][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[21][0] .is_wysiwyg = "true";
defparam \RICOH|palette[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~17 (
// Equation(s):
// \BUS|BUS_OUT[0]~17_combout  = (\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3]) # ((\RICOH|palette[21][0]~q )))) # (!\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[17][0]~q )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[17][0]~q ),
	.datad(\RICOH|palette[21][0]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~17 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N15
dffeas \RICOH|palette[29][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[29][0] .is_wysiwyg = "true";
defparam \RICOH|palette[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
fiftyfivenm_lcell_comb \RICOH|palette[25][0]~feeder (
// Equation(s):
// \RICOH|palette[25][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[0]~0_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[25][0]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N1
dffeas \RICOH|palette[25][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[25][0] .is_wysiwyg = "true";
defparam \RICOH|palette[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~18 (
// Equation(s):
// \BUS|BUS_OUT[0]~18_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[0]~17_combout  & (\RICOH|palette[29][0]~q )) # (!\BUS|BUS_OUT[0]~17_combout  & ((\RICOH|palette[25][0]~q ))))) # (!\RICOH|VRAM_ADDR [3] & (\BUS|BUS_OUT[0]~17_combout ))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\BUS|BUS_OUT[0]~17_combout ),
	.datac(\RICOH|palette[29][0]~q ),
	.datad(\RICOH|palette[25][0]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~18 .lut_mask = 16'hE6C4;
defparam \BUS|BUS_OUT[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~19 (
// Equation(s):
// \BUS|BUS_OUT[0]~19_combout  = (\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & (\BUS|BUS_OUT[0]~16_combout )) # (!\RICOH|VRAM_ADDR [1] & ((\BUS|BUS_OUT[0]~18_combout )))))

	.dataa(\BUS|BUS_OUT[0]~16_combout ),
	.datab(\BUS|BUS_OUT[0]~18_combout ),
	.datac(\RICOH|VRAM_ADDR [0]),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~19 .lut_mask = 16'hA0C0;
defparam \BUS|BUS_OUT[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~22 (
// Equation(s):
// \BUS|BUS_OUT[0]~22_combout  = (\BUS|BUS_OUT[0]~19_combout ) # ((!\RICOH|VRAM_ADDR [0] & (\BUS|BUS_OUT[0]~21_combout  & \RICOH|VRAM_ADDR [1])))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\BUS|BUS_OUT[0]~21_combout ),
	.datac(\BUS|BUS_OUT[0]~19_combout ),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~22 .lut_mask = 16'hF4F0;
defparam \BUS|BUS_OUT[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
fiftyfivenm_lcell_comb \RICOH|palette[11][0]~feeder (
// Equation(s):
// \RICOH|palette[11][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[11][0]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N11
dffeas \RICOH|palette[11][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[11][0] .is_wysiwyg = "true";
defparam \RICOH|palette[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N21
dffeas \RICOH|palette[8][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[8][0] .is_wysiwyg = "true";
defparam \RICOH|palette[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
fiftyfivenm_lcell_comb \RICOH|palette[9][0]~feeder (
// Equation(s):
// \RICOH|palette[9][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[0]~0_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[9][0]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N9
dffeas \RICOH|palette[9][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[9][0] .is_wysiwyg = "true";
defparam \RICOH|palette[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~4 (
// Equation(s):
// \BUS|BUS_OUT[0]~4_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[9][0]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[8][0]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[8][0]~q ),
	.datad(\RICOH|palette[9][0]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~4 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N21
dffeas \RICOH|palette[10][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[10][0] .is_wysiwyg = "true";
defparam \RICOH|palette[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~5 (
// Equation(s):
// \BUS|BUS_OUT[0]~5_combout  = (\BUS|BUS_OUT[0]~4_combout  & ((\RICOH|palette[11][0]~q ) # ((!\RICOH|VRAM_ADDR [1])))) # (!\BUS|BUS_OUT[0]~4_combout  & (((\RICOH|palette[10][0]~q  & \RICOH|VRAM_ADDR [1]))))

	.dataa(\RICOH|palette[11][0]~q ),
	.datab(\BUS|BUS_OUT[0]~4_combout ),
	.datac(\RICOH|palette[10][0]~q ),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~5 .lut_mask = 16'hB8CC;
defparam \BUS|BUS_OUT[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N7
dffeas \RICOH|palette[12][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[12][0] .is_wysiwyg = "true";
defparam \RICOH|palette[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
fiftyfivenm_lcell_comb \RICOH|palette[14][0]~feeder (
// Equation(s):
// \RICOH|palette[14][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[14][0]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N23
dffeas \RICOH|palette[14][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[14][0] .is_wysiwyg = "true";
defparam \RICOH|palette[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~11 (
// Equation(s):
// \BUS|BUS_OUT[0]~11_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0]) # ((\RICOH|palette[14][0]~q )))) # (!\RICOH|VRAM_ADDR [1] & (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[12][0]~q )))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[12][0]~q ),
	.datad(\RICOH|palette[14][0]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~11 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
fiftyfivenm_lcell_comb \RICOH|palette[13][0]~feeder (
// Equation(s):
// \RICOH|palette[13][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[13][0]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N1
dffeas \RICOH|palette[13][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[13][0] .is_wysiwyg = "true";
defparam \RICOH|palette[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N11
dffeas \RICOH|palette[15][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[15][0] .is_wysiwyg = "true";
defparam \RICOH|palette[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~12 (
// Equation(s):
// \BUS|BUS_OUT[0]~12_combout  = (\BUS|BUS_OUT[0]~11_combout  & (((\RICOH|palette[15][0]~q ) # (!\RICOH|VRAM_ADDR [0])))) # (!\BUS|BUS_OUT[0]~11_combout  & (\RICOH|palette[13][0]~q  & ((\RICOH|VRAM_ADDR [0]))))

	.dataa(\BUS|BUS_OUT[0]~11_combout ),
	.datab(\RICOH|palette[13][0]~q ),
	.datac(\RICOH|palette[15][0]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~12 .lut_mask = 16'hE4AA;
defparam \BUS|BUS_OUT[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
fiftyfivenm_lcell_comb \RICOH|palette[5][0]~feeder (
// Equation(s):
// \RICOH|palette[5][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[5][0]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N7
dffeas \RICOH|palette[5][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[5][0] .is_wysiwyg = "true";
defparam \RICOH|palette[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
fiftyfivenm_lcell_comb \RICOH|palette[6][0]~feeder (
// Equation(s):
// \RICOH|palette[6][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[6][0]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N17
dffeas \RICOH|palette[6][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[6][0] .is_wysiwyg = "true";
defparam \RICOH|palette[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \RICOH|palette[4][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[4][0] .is_wysiwyg = "true";
defparam \RICOH|palette[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~6 (
// Equation(s):
// \BUS|BUS_OUT[0]~6_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[6][0]~q ) # ((\RICOH|VRAM_ADDR [0])))) # (!\RICOH|VRAM_ADDR [1] & (((\RICOH|palette[4][0]~q  & !\RICOH|VRAM_ADDR [0]))))

	.dataa(\RICOH|palette[6][0]~q ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[4][0]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~6 .lut_mask = 16'hCCB8;
defparam \BUS|BUS_OUT[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N3
dffeas \RICOH|palette[7][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[7][0] .is_wysiwyg = "true";
defparam \RICOH|palette[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~7 (
// Equation(s):
// \BUS|BUS_OUT[0]~7_combout  = (\BUS|BUS_OUT[0]~6_combout  & (((\RICOH|palette[7][0]~q ) # (!\RICOH|VRAM_ADDR [0])))) # (!\BUS|BUS_OUT[0]~6_combout  & (\RICOH|palette[5][0]~q  & ((\RICOH|VRAM_ADDR [0]))))

	.dataa(\RICOH|palette[5][0]~q ),
	.datab(\BUS|BUS_OUT[0]~6_combout ),
	.datac(\RICOH|palette[7][0]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~7 .lut_mask = 16'hE2CC;
defparam \BUS|BUS_OUT[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N11
dffeas \RICOH|palette[0][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[0][0] .is_wysiwyg = "true";
defparam \RICOH|palette[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
fiftyfivenm_lcell_comb \RICOH|palette[1][0]~feeder (
// Equation(s):
// \RICOH|palette[1][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N5
dffeas \RICOH|palette[1][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[1][0] .is_wysiwyg = "true";
defparam \RICOH|palette[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~8 (
// Equation(s):
// \BUS|BUS_OUT[0]~8_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[1][0]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[0][0]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[0][0]~q ),
	.datad(\RICOH|palette[1][0]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~8 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N3
dffeas \RICOH|palette[3][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[3][0] .is_wysiwyg = "true";
defparam \RICOH|palette[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N8
fiftyfivenm_lcell_comb \RICOH|palette[2][0]~feeder (
// Equation(s):
// \RICOH|palette[2][0]~feeder_combout  = \CPU|DL[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[2][0]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N9
dffeas \RICOH|palette[2][0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[2][0] .is_wysiwyg = "true";
defparam \RICOH|palette[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~9 (
// Equation(s):
// \BUS|BUS_OUT[0]~9_combout  = (\BUS|BUS_OUT[0]~8_combout  & (((\RICOH|palette[3][0]~q )) # (!\RICOH|VRAM_ADDR [1]))) # (!\BUS|BUS_OUT[0]~8_combout  & (\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[2][0]~q ))))

	.dataa(\BUS|BUS_OUT[0]~8_combout ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[3][0]~q ),
	.datad(\RICOH|palette[2][0]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~9 .lut_mask = 16'hE6A2;
defparam \BUS|BUS_OUT[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~10 (
// Equation(s):
// \BUS|BUS_OUT[0]~10_combout  = (\RICOH|VRAM_ADDR [2] & ((\BUS|BUS_OUT[0]~7_combout ) # ((\RICOH|VRAM_ADDR [3])))) # (!\RICOH|VRAM_ADDR [2] & (((!\RICOH|VRAM_ADDR [3] & \BUS|BUS_OUT[0]~9_combout ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\BUS|BUS_OUT[0]~7_combout ),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\BUS|BUS_OUT[0]~9_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~10 .lut_mask = 16'hADA8;
defparam \BUS|BUS_OUT[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~13 (
// Equation(s):
// \BUS|BUS_OUT[0]~13_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[0]~10_combout  & ((\BUS|BUS_OUT[0]~12_combout ))) # (!\BUS|BUS_OUT[0]~10_combout  & (\BUS|BUS_OUT[0]~5_combout )))) # (!\RICOH|VRAM_ADDR [3] & (((\BUS|BUS_OUT[0]~10_combout ))))

	.dataa(\BUS|BUS_OUT[0]~5_combout ),
	.datab(\BUS|BUS_OUT[0]~12_combout ),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\BUS|BUS_OUT[0]~10_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~13 .lut_mask = 16'hCFA0;
defparam \BUS|BUS_OUT[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~14 (
// Equation(s):
// \BUS|BUS_OUT[0]~14_combout  = (\RICOH|gfxbus|LessThan1~1_combout  & ((\BUS|BUS_OUT[0]~13_combout ) # ((\BUS|BUS_OUT[5]~3_combout )))) # (!\RICOH|gfxbus|LessThan1~1_combout  & (((\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [0] & 
// !\BUS|BUS_OUT[5]~3_combout ))))

	.dataa(\BUS|BUS_OUT[0]~13_combout ),
	.datab(\RICOH|gfxbus|LessThan1~1_combout ),
	.datac(\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [0]),
	.datad(\BUS|BUS_OUT[5]~3_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~14 .lut_mask = 16'hCCB8;
defparam \BUS|BUS_OUT[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~23 (
// Equation(s):
// \BUS|BUS_OUT[0]~23_combout  = (\BUS|BUS_OUT[5]~3_combout  & ((\BUS|BUS_OUT[0]~14_combout  & (\BUS|BUS_OUT[0]~22_combout )) # (!\BUS|BUS_OUT[0]~14_combout  & ((\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [0]))))) # (!\BUS|BUS_OUT[5]~3_combout  & 
// (((\BUS|BUS_OUT[0]~14_combout ))))

	.dataa(\BUS|BUS_OUT[0]~22_combout ),
	.datab(\BUS|BUS_OUT[5]~3_combout ),
	.datac(\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [0]),
	.datad(\BUS|BUS_OUT[0]~14_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~23 .lut_mask = 16'hBBC0;
defparam \BUS|BUS_OUT[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hA600001C000200000001604200A000000028A05162000924808080804020400280000282108008108004C400000819A425AC202AAA19222238140105D0293029955F50742B2D061C02C182C045C525EBCAF2D9C05309AC0B0013E9E1A31CC46544A91028485B2060E6810186203B80B926692395A069282443887049682814A0141828762042ACF1020520039C3BB0A331A0005118081F6BD1D00AE275CA20A1FFEFF4C5220A6C084611B4DC221184854A44029449888DE8046A220B72A89DE1B5770233008CD0237008DCE2AAEE26AAEEAAEAE2E8C86448AC8C0CC0488EC88EC8C33F1F1AB19CE395DBBBF3AEA60C880404E6AA2636318C62718C62B0499831;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hC70F1F8E775329421FFB15157333377D9D9FBFA604261A142F1F238A94E3C71EB8C381BE78E278E031C03CE46714780E0618718D9D038C30E2C71D785DF09D71C0E73C71FCF1CFE3C2308594A852CF365654446CCBD3DD81A004092110A1D11108BAA9DDDBFBBBF123142019402FAFA80E107B0E47B0C46854AF579993BBA78098BAB1C31A1C7A74313C7E8771FA5EFDCEFBF4C8E6A9E20087618ED4F5768EB757777E20FA3E507017F440241D164CBB191FE5B96E66020423DB20F548D40C271445106853C0D0294E912980FE01600174881924A520A34FE000E9985051C805965A0D86350D9921FE3EB2CB21BC53450F49644882AE596FBFDA9D234A5A4695;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h20298A033368676DB3B6652D8C3CD6E60C484E06B08A97F5DD44365B518F598E869245174AD86D463DCC5961C1A3B801542496C021DE8226AB83C1963D4D53EF5BEFB657959945E57CA7DAA92C3255BBD15DB37BEECAA4B246587EEC91B4F8E8A9A4EFDA2B3698F494B79F0BE76C1F679B54DA29812FC9DD059F149CD313342C8B7CAB5F9C2CD7F3CADDE26318C562BB2C5CAF71E453A4C9D72F58CB523FF5C016B2B6561350ACE906A544C8FD1C231D6F552D559692EA52EF1295843232435696D0CA66A4A3D51D61A8B3CA28C04CDA244E276C8E2C80AE796461642D5B504E893F2648C2400C800014D28A4B89D220900320000D06AA9BB4A6749352AA641E;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hCCC609C24EC5BBD02762D96333E19B58917B68A39C510458468B45AB25AA56518AAAA9A7A8A68464B17A436C59FB456BC44CABDE2BDA226556832F19441A332D2526D11A0DA94C6FA145E18307063A7DA4F084B9A6A86FC91C018CC632111CCF63313C6520A66786179373967433A1DEBE1DE155880C87DA6B57DB3860C2994A64222C763896D8CAF24CCB54B6B4CE98B064376E67030399CE642236A5F380C86EA16097EA9E6C197910B01F3C2A0C4FCF00FB1B993C6EEA67EAA218A54A713143799CA538B9937CCD0EAEA9AC4285413904045022E41902F5660BB8394CF42F2F1194264264109B9B96599F22D965106829349B64BBB67E9026F9959B59D24D;
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h4AE992D124E2F1B1D8C5275E4182A469A2D90B4D16D2F4A92BCAD4B997032992CDB94A35B9C3A54E1D3980C20A23C3C8D8CA650CB240004E3CC01C0CB2987A677ACB211B633BC2A084C98C4E7B12D990A5A6961CC30E5B0C194C968F06DCA04444A896C306532C94657D16A694B4016D7C0CA678ED32A64D03532A994A54CA6D6A5A8B159F1AEA5C6D3410CC70482CA35950401A78612166186532BDB2175F136D3D3CDB2669EC9AB56ED0BAE6816624019199B91B3961FB0B5ACC99DB0E749352BAD34BD4BA8170F3A1E0747A6D3E604872526C92F5164956C4497844B786DC36D9894685063752D28BE527DE7ED92A2BCB89A5E5446C2AAE6F088A4034C549;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h27DCFD5E056C4A6E858DABB92A799BF2FE8ACDE63157EA6F72D09552C152CB7E64D7491348A2FACE24A698F4A9B5124010B414DD90653E94ABFE2FA50DE2850F4A83BDF639D8AF35C85BE5439F2A1C369E39DE36D14A9995124F57BE566E29A3E3BC5EAF84650D432A5EB5ECEBA70A4EF3C60F1891649EAAE4A50D432AA6E3578BBA70A0ABCF51075A9A2C935A4842915A4EBCAD676E2F2F3202AA4B2F9595E57989463E299951D5D32CAF2B37BD5012A75FAB756A6F64F757D96612AA582A410AA2A2E9322685A4706466D6FCA39BA03E2D7EB0D11A3BDED0973424AE39B4948B5F1110AA336D153BED3D48E7A55D7420A00860EA62128A9FFC03285A751004;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00F9AC92B4FB22100027306EAB1EBEAEDDBF7A72D2F3599D555EB802C104516114027ACA29308333ADD72D818F5D3D651129292843AB075755268FB4A66B869F70EAC5EAE4875755D24735FAE1D7489207520DB4984C6B4191B1B1BD3A0403B54E1000C219C1FD3624EDB54BAA53BDFD0AAADDF965F23CC5D1F1355688E004961C8FCE1C91C1C45AF20D505F5C150170FA75674A149A95346CA20DC9CE401870BC34D186C71CF0A058A0C8887EB92D1D39ABF36949355C7637C89F15FFF2D9F0D6559567EFBB2BEEDF9BBB65C1E2946ECE73476AACF351E72D6A569E995AFAED6B2895C1CFA41206BF6981680D886F3D47B95A9D369369369DA53692DA432B69;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hB5BB52E495DDF7FAA28549453CE402260000200219986AA92A9155550022220E446600600500000411844E66A9DD514AEF44AD55905555442955550115554AA7CAA109E00C17E011FEEDF040040084102082081040820020041020000800041041000010021050820822DBC104069E9C0C080439886C00000002AA06154BFFCADFEFFC3C2AAAB6DB6DB6DB6DB6DB6DB6D8A000000000000000000000001111200000DB6DB6300A600000000000000000000000000002000000000000000000287C00080081E8601010004B0200EEA281806800240000004000100844440440009048000400000004040041041009028143BFEA094D2EED394CA0C95FCC142000;
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h4AE992D124E2F1B1D8C5275E4182A469A2D90B4D16D2F4A92BCAD4B997032992CDB94A35B9C3A54E1D3980C20A23C3C8D8CA650CB240004E3CC01C0CB2987A677ACB211B633BC2A084C98C4E7B12D990A5A6961CC30E5B0C194C968F06DCA04444A896C306532C94657D16A694B4016D7C0CA678ED32A64D03532A994A54CA6D6A5A8B159F1AEA5C6D3410CC70482CA35950401A78612166186532BDB2175F136D3D3CDB2669EC9AB56ED0BAE6816624019199B91B3961FB0B5ACC99DB0E749352BAD34BD4BA8170F3A1E0747A6D3E604872526C92F5164956C4497844B786DC36D9894685063752D28BE527DE7ED92A2BCB89A5E5446C2AAE6F088A4034C549;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h27DCFD5E056C4A6E858DABB92A799BF2FE8ACDE63157EA6F72D09552C152CB7E64D7491348A2FACE24A698F4A9B5124010B414DD90653E94ABFE2FA50DE2850F4A83BDF639D8AF35C85BE5439F2A1C369E39DE36D14A9995124F57BE566E29A3E3BC5EAF84650D432A5EB5ECEBA70A4EF3C60F1891649EAAE4A50D432AA6E3578BBA70A0ABCF51075A9A2C935A4842915A4EBCAD676E2F2F3202AA4B2F9595E57989463E299951D5D32CAF2B37BD5012A75FAB756A6F64F757D96612AA582A410AA2A2E9322685A4706466D6FCA39BA03E2D7EB0D11A3BDED0973424AE39B4948B5F1110AA336D153BED3D48E7A55D7420A00860EA62128A9FFC03285A751004;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00F9AC92B4FB22100027306EAB1EBEAEDDBF7A72D2F3599D555EB802C104516114027ACA29308333ADD72D818F5D3D651129292843AB075755268FB4A66B869F70EAC5EAE4875755D24735FAE1D7489207520DB4984C6B4191B1B1BD3A0403B54E1000C219C1FD3624EDB54BAA53BDFD0AAADDF965F23CC5D1F1355688E004961C8FCE1C91C1C45AF20D505F5C150170FA75674A149A95346CA20DC9CE401870BC34D186C71CF0A058A0C8887EB92D1D39ABF36949355C7637C89F15FFF2D9F0D6559567EFBB2BEEDF9BBB65C1E2946ECE73476AACF351E72D6A569E995AFAED6B2895C1CFA41206BF6981680D886F3D47B95A9D369369369DA53692DA432B69;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hB5BB52E495DDF7FAA28549453CE402260000200219986AA92A9155550022220E446600600500000411844E66A9DD514AEF44AD55905555442955550115554AA7CAA109E00C17E011FEEDF040040084102082081040820020041020000800041041000010021050820822DBC104069E9C0C080439886C00000002AA06154BFFCADFEFFC3C2AAAB6DB6DB6DB6DB6DB6DB6D8A000000000000000000000001111200000DB6DB6300A600000000000000000000000000002000000000000000000287C00080081E8601010004B0200EEA281806800240000004000100844440440009048000400000004040041041009028143BFEA094D2EED394CA0C95FCC142000;
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\PRGROM|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hCEC2;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hA600001C000200000001604200A000000028A05162000924808080804020400280000282108008108004C400000819A425AC202AAA19222238140105D0293029955F50742B2D061C02C182C045C525EBCAF2D9C05309AC0B0013E9E1A31CC46544A91028485B2060E6810186203B80B926692395A069282443887049682814A0141828762042ACF1020520039C3BB0A331A0005118081F6BD1D00AE275CA20A1FFEFF4C5220A6C084611B4DC221184854A44029449888DE8046A220B72A89DE1B5770233008CD0237008DCE2AAEE26AAEEAAEAE2E8C86448AC8C0CC0488EC88EC8C33F1F1AB19CE395DBBBF3AEA60C880404E6AA2636318C62718C62B0499831;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hC70F1F8E775329421FFB15157333377D9D9FBFA604261A142F1F238A94E3C71EB8C381BE78E278E031C03CE46714780E0618718D9D038C30E2C71D785DF09D71C0E73C71FCF1CFE3C2308594A852CF365654446CCBD3DD81A004092110A1D11108BAA9DDDBFBBBF123142019402FAFA80E107B0E47B0C46854AF579993BBA78098BAB1C31A1C7A74313C7E8771FA5EFDCEFBF4C8E6A9E20087618ED4F5768EB757777E20FA3E507017F440241D164CBB191FE5B96E66020423DB20F548D40C271445106853C0D0294E912980FE01600174881924A520A34FE000E9985051C805965A0D86350D9921FE3EB2CB21BC53450F49644882AE596FBFDA9D234A5A4695;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h20298A033368676DB3B6652D8C3CD6E60C484E06B08A97F5DD44365B518F598E869245174AD86D463DCC5961C1A3B801542496C021DE8226AB83C1963D4D53EF5BEFB657959945E57CA7DAA92C3255BBD15DB37BEECAA4B246587EEC91B4F8E8A9A4EFDA2B3698F494B79F0BE76C1F679B54DA29812FC9DD059F149CD313342C8B7CAB5F9C2CD7F3CADDE26318C562BB2C5CAF71E453A4C9D72F58CB523FF5C016B2B6561350ACE906A544C8FD1C231D6F552D559692EA52EF1295843232435696D0CA66A4A3D51D61A8B3CA28C04CDA244E276C8E2C80AE796461642D5B504E893F2648C2400C800014D28A4B89D220900320000D06AA9BB4A6749352AA641E;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hCCC609C24EC5BBD02762D96333E19B58917B68A39C510458468B45AB25AA56518AAAA9A7A8A68464B17A436C59FB456BC44CABDE2BDA226556832F19441A332D2526D11A0DA94C6FA145E18307063A7DA4F084B9A6A86FC91C018CC632111CCF63313C6520A66786179373967433A1DEBE1DE155880C87DA6B57DB3860C2994A64222C763896D8CAF24CCB54B6B4CE98B064376E67030399CE642236A5F380C86EA16097EA9E6C197910B01F3C2A0C4FCF00FB1B993C6EEA67EAA218A54A713143799CA538B9937CCD0EAEA9AC4285413904045022E41902F5660BB8394CF42F2F1194264264109B9B96599F22D965106829349B64BBB67E9026F9959B59D24D;
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// ((!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// \PRGROM|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hB8CC;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~27 (
// Equation(s):
// \BUS|BUS_OUT[0]~27_combout  = (\BUS|BUS_OUT[5]~24_combout  & \RICOH|OAM|altsyncram_component|auto_generated|q_a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|BUS_OUT[5]~24_combout ),
	.datad(\RICOH|OAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~27 .lut_mask = 16'hF000;
defparam \BUS|BUS_OUT[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~28 (
// Equation(s):
// \BUS|BUS_OUT[0]~28_combout  = (\BUS|BUS_OUT[5]~25_combout  & (((\BUS|BUS_OUT[5]~26_combout )))) # (!\BUS|BUS_OUT[5]~25_combout  & ((\BUS|BUS_OUT[5]~26_combout  & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout )) # 
// (!\BUS|BUS_OUT[5]~26_combout  & ((\BUS|BUS_OUT[0]~27_combout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datab(\BUS|BUS_OUT[5]~25_combout ),
	.datac(\BUS|BUS_OUT[5]~26_combout ),
	.datad(\BUS|BUS_OUT[0]~27_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~28 .lut_mask = 16'hE3E0;
defparam \BUS|BUS_OUT[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~29 (
// Equation(s):
// \BUS|BUS_OUT[0]~29_combout  = (\BUS|BUS_OUT[5]~188_combout  & ((\BUS|BUS_OUT[0]~28_combout  & (\RICOH|pattern|altsyncram_component|auto_generated|q_a [0])) # (!\BUS|BUS_OUT[0]~28_combout  & ((\BUS|BUS_OUT[0]~23_combout ))))) # 
// (!\BUS|BUS_OUT[5]~188_combout  & (((\BUS|BUS_OUT[0]~28_combout ))))

	.dataa(\BUS|BUS_OUT[5]~188_combout ),
	.datab(\RICOH|pattern|altsyncram_component|auto_generated|q_a [0]),
	.datac(\BUS|BUS_OUT[0]~23_combout ),
	.datad(\BUS|BUS_OUT[0]~28_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~29 .lut_mask = 16'hDDA0;
defparam \BUS|BUS_OUT[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\BUS|SYSRAM_EN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU|DL[3]~3_combout ,\CPU|DL[2]~2_combout ,\CPU|DL[1]~1_combout ,\CPU|DL[0]~0_combout }),
	.portaaddr({\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,
\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SYSRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "system_ram:SYSRAM|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ALTSYNCRAM";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \SYSRAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[0]~31 (
// Equation(s):
// \BUS|BUS_OUT[0]~31_combout  = (\BUS|BUS_OUT[0]~29_combout  & ((\BUS|BUS_OUT[6]~30_combout ) # ((!\BUS|LessThan0~0_combout  & \SYSRAM|altsyncram_component|auto_generated|q_a [0])))) # (!\BUS|BUS_OUT[0]~29_combout  & (!\BUS|LessThan0~0_combout  & 
// (\SYSRAM|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\BUS|BUS_OUT[0]~29_combout ),
	.datab(\BUS|LessThan0~0_combout ),
	.datac(\SYSRAM|altsyncram_component|auto_generated|q_a [0]),
	.datad(\BUS|BUS_OUT[6]~30_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[0]~31 .lut_mask = 16'hBA30;
defparam \BUS|BUS_OUT[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
fiftyfivenm_lcell_comb \CPU|DL[0]~0 (
// Equation(s):
// \CPU|DL[0]~0_combout  = (\BUS|BUS_OUT[7]~32_combout  & ((\CPU|Selector39~6_combout ))) # (!\BUS|BUS_OUT[7]~32_combout  & (\BUS|BUS_OUT[0]~31_combout ))

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[7]~32_combout ),
	.datac(\BUS|BUS_OUT[0]~31_combout ),
	.datad(\CPU|Selector39~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[0]~0 .lut_mask = 16'hFC30;
defparam \CPU|DL[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
fiftyfivenm_lcell_comb \CPU|IR~3 (
// Equation(s):
// \CPU|IR~3_combout  = (!\CPU|NMICycle~q  & \CPU|DL[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|NMICycle~q ),
	.datad(\CPU|DL[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|IR~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR~3 .lut_mask = 16'h0F00;
defparam \CPU|IR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N11
dffeas \CPU|IR[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR~3_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[0] .is_wysiwyg = "true";
defparam \CPU|IR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
fiftyfivenm_lcell_comb \CPU|mcode|Equal21~1 (
// Equation(s):
// \CPU|mcode|Equal21~1_combout  = (\CPU|IR [5] & (!\CPU|IR [7] & \CPU|IR [6]))

	.dataa(\CPU|IR [5]),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal21~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal21~1 .lut_mask = 16'h0A00;
defparam \CPU|mcode|Equal21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux357~2 (
// Equation(s):
// \CPU|mcode|Mux357~2_combout  = (\CPU|IR [0] & (\CPU|IR [1] & (\CPU|mcode|Equal19~2_combout  & \CPU|mcode|Equal21~1_combout )))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Equal19~2_combout ),
	.datad(\CPU|mcode|Equal21~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux357~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux357~2 .lut_mask = 16'h8000;
defparam \CPU|mcode|Mux357~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N1
dffeas \CPU|ALU_Op_r.ALU_OP_ARR (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux357~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ALU_Op_r.ALU_OP_ARR .is_wysiwyg = "true";
defparam \CPU|ALU_Op_r.ALU_OP_ARR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
fiftyfivenm_lcell_comb \CPU|alu|Q[1]~2 (
// Equation(s):
// \CPU|alu|Q[1]~2_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & ((\CPU|alu|Add9~0_combout  $ (\CPU|alu|Q2_t~4_combout )))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|alu|Selector6~10_combout ))

	.dataa(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datab(\CPU|alu|Selector6~10_combout ),
	.datac(\CPU|alu|Add9~0_combout ),
	.datad(\CPU|alu|Q2_t~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu|Q[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[1]~2 .lut_mask = 16'h4EE4;
defparam \CPU|alu|Q[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
fiftyfivenm_lcell_comb \CPU|ABC[1]~feeder (
// Equation(s):
// \CPU|ABC[1]~feeder_combout  = \CPU|alu|Q[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|alu|Q[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|ABC[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ABC[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|ABC[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N31
dffeas \CPU|ABC[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|ABC[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|ABC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ABC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ABC[1] .is_wysiwyg = "true";
defparam \CPU|ABC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
fiftyfivenm_lcell_comb \CPU|Selector6~0 (
// Equation(s):
// \CPU|Selector6~0_combout  = (\CPU|ABC [1] & ((\CPU|mcode|Mux269~5_combout ) # ((!\CPU|IR [4] & \CPU|mcode|Mux269~8_combout ))))

	.dataa(\CPU|ABC [1]),
	.datab(\CPU|mcode|Mux269~5_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux269~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~0 .lut_mask = 16'h8A88;
defparam \CPU|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
fiftyfivenm_lcell_comb \CPU|Selector6~1 (
// Equation(s):
// \CPU|Selector6~1_combout  = (\CPU|S [1] & ((\CPU|mcode|Mux272~3_combout ) # ((\CPU|mcode|Mux271~3_combout  & \CPU|Y [1])))) # (!\CPU|S [1] & (((\CPU|mcode|Mux271~3_combout  & \CPU|Y [1]))))

	.dataa(\CPU|S [1]),
	.datab(\CPU|mcode|Mux272~3_combout ),
	.datac(\CPU|mcode|Mux271~3_combout ),
	.datad(\CPU|Y [1]),
	.cin(gnd),
	.combout(\CPU|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~1 .lut_mask = 16'hF888;
defparam \CPU|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
fiftyfivenm_lcell_comb \CPU|Selector6~2 (
// Equation(s):
// \CPU|Selector6~2_combout  = (\CPU|mcode|Mux276~2_combout  & (\CPU|mcode|Mux276~0_combout  & (\CPU|mcode|Mux259~0_combout  & \CPU|ABC [1])))

	.dataa(\CPU|mcode|Mux276~2_combout ),
	.datab(\CPU|mcode|Mux276~0_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|ABC [1]),
	.cin(gnd),
	.combout(\CPU|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~2 .lut_mask = 16'h8000;
defparam \CPU|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
fiftyfivenm_lcell_comb \CPU|Selector6~3 (
// Equation(s):
// \CPU|Selector6~3_combout  = (\CPU|Selector6~1_combout ) # ((\CPU|X [1] & ((\CPU|mcode|Mux270~6_combout ) # (\CPU|Selector6~2_combout ))))

	.dataa(\CPU|Selector6~1_combout ),
	.datab(\CPU|mcode|Mux270~6_combout ),
	.datac(\CPU|X [1]),
	.datad(\CPU|Selector6~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~3 .lut_mask = 16'hFAEA;
defparam \CPU|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
fiftyfivenm_lcell_comb \CPU|Selector6~4 (
// Equation(s):
// \CPU|Selector6~4_combout  = (\CPU|ABC [1] & (\CPU|mcode|Equal19~2_combout  & (\CPU|mcode|Mux259~0_combout  & !\CPU|IR [7])))

	.dataa(\CPU|ABC [1]),
	.datab(\CPU|mcode|Equal19~2_combout ),
	.datac(\CPU|mcode|Mux259~0_combout ),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~4 .lut_mask = 16'h0080;
defparam \CPU|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
fiftyfivenm_lcell_comb \CPU|Selector6~5 (
// Equation(s):
// \CPU|Selector6~5_combout  = (\CPU|BusA~0_combout ) # ((\CPU|Selector6~4_combout ) # ((\CPU|X [1] & \CPU|mcode|Equal22~0_combout )))

	.dataa(\CPU|BusA~0_combout ),
	.datab(\CPU|Selector6~4_combout ),
	.datac(\CPU|X [1]),
	.datad(\CPU|mcode|Equal22~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~5 .lut_mask = 16'hFEEE;
defparam \CPU|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
fiftyfivenm_lcell_comb \CPU|Selector6~6 (
// Equation(s):
// \CPU|Selector6~6_combout  = (\CPU|Selector6~0_combout ) # ((\CPU|Selector6~3_combout ) # ((\CPU|DL[1]~1_combout  & \CPU|Selector6~5_combout )))

	.dataa(\CPU|Selector6~0_combout ),
	.datab(\CPU|Selector6~3_combout ),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(\CPU|Selector6~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~6 .lut_mask = 16'hFEEE;
defparam \CPU|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N15
dffeas \CPU|BusA_r[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector6~6_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BusA_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BusA_r[1] .is_wysiwyg = "true";
defparam \CPU|BusA_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
fiftyfivenm_lcell_comb \CPU|alu|Q[0]~13 (
// Equation(s):
// \CPU|alu|Q[0]~13_combout  = (\CPU|ALU_Op_r.ALU_OP_ARR~q  & (\CPU|BusA_r [1] & ((\CPU|BusB [1])))) # (!\CPU|ALU_Op_r.ALU_OP_ARR~q  & (((\CPU|alu|Selector7~8_combout ))))

	.dataa(\CPU|BusA_r [1]),
	.datab(\CPU|alu|Selector7~8_combout ),
	.datac(\CPU|ALU_Op_r.ALU_OP_ARR~q ),
	.datad(\CPU|BusB [1]),
	.cin(gnd),
	.combout(\CPU|alu|Q[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu|Q[0]~13 .lut_mask = 16'hAC0C;
defparam \CPU|alu|Q[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N13
dffeas \CPU|Y[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|alu|Q[0]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Y[0] .is_wysiwyg = "true";
defparam \CPU|Y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
fiftyfivenm_lcell_comb \CPU|AD~18 (
// Equation(s):
// \CPU|AD~18_combout  = (\CPU|AD[6]~2_combout  & ((\CPU|Add12~0_combout ) # ((\CPU|AD[6]~1_combout )))) # (!\CPU|AD[6]~2_combout  & (((\CPU|Add7~0_combout  & !\CPU|AD[6]~1_combout ))))

	.dataa(\CPU|AD[6]~2_combout ),
	.datab(\CPU|Add12~0_combout ),
	.datac(\CPU|Add7~0_combout ),
	.datad(\CPU|AD[6]~1_combout ),
	.cin(gnd),
	.combout(\CPU|AD~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~18 .lut_mask = 16'hAAD8;
defparam \CPU|AD~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
fiftyfivenm_lcell_comb \CPU|AD~19 (
// Equation(s):
// \CPU|AD~19_combout  = (\CPU|AD~18_combout  & ((\CPU|Add11~0_combout ) # ((!\CPU|AD[6]~1_combout )))) # (!\CPU|AD~18_combout  & (((\CPU|DL[0]~0_combout  & \CPU|AD[6]~1_combout ))))

	.dataa(\CPU|Add11~0_combout ),
	.datab(\CPU|AD~18_combout ),
	.datac(\CPU|DL[0]~0_combout ),
	.datad(\CPU|AD[6]~1_combout ),
	.cin(gnd),
	.combout(\CPU|AD~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|AD~19 .lut_mask = 16'hB8CC;
defparam \CPU|AD~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \CPU|AD[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|AD~19_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|AD[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|AD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|AD[0] .is_wysiwyg = "true";
defparam \CPU|AD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
fiftyfivenm_lcell_comb \CPU|Selector31~0 (
// Equation(s):
// \CPU|Selector31~0_combout  = (\CPU|Selector26~0_combout  & (((\CPU|Selector26~1_combout ) # (\CPU|BAL [0])))) # (!\CPU|Selector26~0_combout  & (\CPU|S [0] & (!\CPU|Selector26~1_combout )))

	.dataa(\CPU|S [0]),
	.datab(\CPU|Selector26~0_combout ),
	.datac(\CPU|Selector26~1_combout ),
	.datad(\CPU|BAL [0]),
	.cin(gnd),
	.combout(\CPU|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~0 .lut_mask = 16'hCEC2;
defparam \CPU|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
fiftyfivenm_lcell_comb \CPU|Selector31~1 (
// Equation(s):
// \CPU|Selector31~1_combout  = (\CPU|Selector31~0_combout  & (((\CPU|PCAdder[0]~0_combout ) # (!\CPU|Selector26~1_combout )))) # (!\CPU|Selector31~0_combout  & (\CPU|AD [0] & (\CPU|Selector26~1_combout )))

	.dataa(\CPU|AD [0]),
	.datab(\CPU|Selector31~0_combout ),
	.datac(\CPU|Selector26~1_combout ),
	.datad(\CPU|PCAdder[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~1 .lut_mask = 16'hEC2C;
defparam \CPU|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal0~7 (
// Equation(s):
// \RICOH|gfxbus|Equal0~7_combout  = (!\CPU|Selector31~1_combout  & !\CPU|Selector30~1_combout )

	.dataa(\CPU|Selector31~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector30~1_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal0~7 .lut_mask = 16'h0055;
defparam \RICOH|gfxbus|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
fiftyfivenm_lcell_comb \RICOH|control[1]~1 (
// Equation(s):
// \RICOH|control[1]~1_combout  = ((\RICOH|gfxbus|Equal0~7_combout  & (\CPU|WRn_i~q  & \RICOH|gfxbus|Equal0~6_combout ))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\RICOH|gfxbus|Equal0~7_combout ),
	.datac(\CPU|WRn_i~q ),
	.datad(\RICOH|gfxbus|Equal0~6_combout ),
	.cin(gnd),
	.combout(\RICOH|control[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|control[1]~1 .lut_mask = 16'hD555;
defparam \RICOH|control[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N27
dffeas \RICOH|control[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|control[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|control [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|control[7] .is_wysiwyg = "true";
defparam \RICOH|control[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
fiftyfivenm_lcell_comb \RICOH|STAT_EN_P~0 (
// Equation(s):
// \RICOH|STAT_EN_P~0_combout  = (\KEY[0]~input_o  & (\RICOH|gfxbus|Equal2~1_combout  & !\CPU|WRn_i~q ))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\RICOH|gfxbus|Equal2~1_combout ),
	.datad(\CPU|WRn_i~q ),
	.cin(gnd),
	.combout(\RICOH|STAT_EN_P~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|STAT_EN_P~0 .lut_mask = 16'h00C0;
defparam \RICOH|STAT_EN_P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N27
dffeas \RICOH|STAT_EN_P (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|STAT_EN_P~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|STAT_EN_P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|STAT_EN_P .is_wysiwyg = "true";
defparam \RICOH|STAT_EN_P .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N22
fiftyfivenm_lcell_comb \RICOH|status~1 (
// Equation(s):
// \RICOH|status~1_combout  = (!\RICOH|ITERATOR|vc [9] & (!\RICOH|ITERATOR|vc [3] & (!\RICOH|ITERATOR|hc [4] & !\RICOH|ITERATOR|vc [4])))

	.dataa(\RICOH|ITERATOR|vc [9]),
	.datab(\RICOH|ITERATOR|vc [3]),
	.datac(\RICOH|ITERATOR|hc [4]),
	.datad(\RICOH|ITERATOR|vc [4]),
	.cin(gnd),
	.combout(\RICOH|status~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|status~1 .lut_mask = 16'h0001;
defparam \RICOH|status~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N12
fiftyfivenm_lcell_comb \RICOH|status~2 (
// Equation(s):
// \RICOH|status~2_combout  = (\RICOH|ITERATOR|vc [5] & (!\RICOH|ITERATOR|hc [9] & (\RICOH|status~1_combout  & \RICOH|Decoder2~0_combout )))

	.dataa(\RICOH|ITERATOR|vc [5]),
	.datab(\RICOH|ITERATOR|hc [9]),
	.datac(\RICOH|status~1_combout ),
	.datad(\RICOH|Decoder2~0_combout ),
	.cin(gnd),
	.combout(\RICOH|status~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|status~2 .lut_mask = 16'h2000;
defparam \RICOH|status~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
fiftyfivenm_lcell_comb \RICOH|status~0 (
// Equation(s):
// \RICOH|status~0_combout  = (!\RICOH|ITERATOR|hc [5] & (!\RICOH|ITERATOR|hc [7] & (!\RICOH|ITERATOR|hc [8] & !\RICOH|ITERATOR|hc [6])))

	.dataa(\RICOH|ITERATOR|hc [5]),
	.datab(\RICOH|ITERATOR|hc [7]),
	.datac(\RICOH|ITERATOR|hc [8]),
	.datad(\RICOH|ITERATOR|hc [6]),
	.cin(gnd),
	.combout(\RICOH|status~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|status~0 .lut_mask = 16'h0001;
defparam \RICOH|status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N28
fiftyfivenm_lcell_comb \RICOH|status~3 (
// Equation(s):
// \RICOH|status~3_combout  = (!\RICOH|ITERATOR|vc [2] & (\RICOH|always5~1_combout  & (\RICOH|ITERATOR|vc [1] & \RICOH|status~0_combout )))

	.dataa(\RICOH|ITERATOR|vc [2]),
	.datab(\RICOH|always5~1_combout ),
	.datac(\RICOH|ITERATOR|vc [1]),
	.datad(\RICOH|status~0_combout ),
	.cin(gnd),
	.combout(\RICOH|status~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|status~3 .lut_mask = 16'h4000;
defparam \RICOH|status~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N26
fiftyfivenm_lcell_comb \RICOH|status~4 (
// Equation(s):
// \RICOH|status~4_combout  = (\RICOH|status~2_combout  & ((\RICOH|status~3_combout ) # ((\RICOH|status [7] & !\RICOH|ITERATOR|Equal1~2_combout )))) # (!\RICOH|status~2_combout  & (\RICOH|status [7] & (!\RICOH|ITERATOR|Equal1~2_combout )))

	.dataa(\RICOH|status~2_combout ),
	.datab(\RICOH|status [7]),
	.datac(\RICOH|ITERATOR|Equal1~2_combout ),
	.datad(\RICOH|status~3_combout ),
	.cin(gnd),
	.combout(\RICOH|status~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|status~4 .lut_mask = 16'hAE0C;
defparam \RICOH|status~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
fiftyfivenm_lcell_comb \RICOH|status~5 (
// Equation(s):
// \RICOH|status~5_combout  = (\RICOH|status~4_combout  & ((\RICOH|gfxbus|STAT_EN~0_combout ) # (!\RICOH|STAT_EN_P~q )))

	.dataa(\RICOH|gfxbus|STAT_EN~0_combout ),
	.datab(gnd),
	.datac(\RICOH|STAT_EN_P~q ),
	.datad(\RICOH|status~4_combout ),
	.cin(gnd),
	.combout(\RICOH|status~5_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|status~5 .lut_mask = 16'hAF00;
defparam \RICOH|status~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \RICOH|status[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|status~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|status [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|status[7] .is_wysiwyg = "true";
defparam \RICOH|status[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
fiftyfivenm_lcell_comb \CPU|NMIAct~3 (
// Equation(s):
// \CPU|NMIAct~3_combout  = (\RICOH|control [7] & \RICOH|status [7])

	.dataa(gnd),
	.datab(\RICOH|control [7]),
	.datac(\RICOH|status [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|NMIAct~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NMIAct~3 .lut_mask = 16'hC0C0;
defparam \CPU|NMIAct~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux291~5 (
// Equation(s):
// \CPU|mcode|Mux291~5_combout  = (\CPU|IR [4] & (!\CPU|IR [3] & (!\CPU|IR [1] & \CPU|Equal11~5_combout )))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux291~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux291~5 .lut_mask = 16'h0200;
defparam \CPU|mcode|Mux291~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
fiftyfivenm_lcell_comb \CPU|process_4~4 (
// Equation(s):
// \CPU|process_4~4_combout  = (((\CPU|mcode|Mux265~3_combout  & !\CPU|IR [0])) # (!\CPU|mcode|Mux291~5_combout )) # (!\CPU|mcode|Mux266~10_combout )

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|mcode|Mux291~5_combout ),
	.datac(\CPU|mcode|Mux265~3_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|process_4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|process_4~4 .lut_mask = 16'h77F7;
defparam \CPU|process_4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
fiftyfivenm_lcell_comb \CPU|NMI_n_o~0 (
// Equation(s):
// \CPU|NMI_n_o~0_combout  = (\CPU|Res_n_i~q  & ((\CPU|process_4~4_combout  & (!\CPU|NMIAct~3_combout )) # (!\CPU|process_4~4_combout  & ((\CPU|NMI_n_o~q ))))) # (!\CPU|Res_n_i~q  & (((\CPU|NMI_n_o~q ))))

	.dataa(\CPU|Res_n_i~q ),
	.datab(\CPU|NMIAct~3_combout ),
	.datac(\CPU|NMI_n_o~q ),
	.datad(\CPU|process_4~4_combout ),
	.cin(gnd),
	.combout(\CPU|NMI_n_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NMI_n_o~0 .lut_mask = 16'h72F0;
defparam \CPU|NMI_n_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N27
dffeas \CPU|NMI_n_o (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|NMI_n_o~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|NMI_n_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|NMI_n_o .is_wysiwyg = "true";
defparam \CPU|NMI_n_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
fiftyfivenm_lcell_comb \CPU|NMIAct~1 (
// Equation(s):
// \CPU|NMIAct~1_combout  = (\CPU|NMI_n_o~q  & (\RICOH|control [7] & \RICOH|status [7]))

	.dataa(\CPU|NMI_n_o~q ),
	.datab(\RICOH|control [7]),
	.datac(\RICOH|status [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|NMIAct~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NMIAct~1 .lut_mask = 16'h8080;
defparam \CPU|NMIAct~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
fiftyfivenm_lcell_comb \CPU|NMIAct~0 (
// Equation(s):
// \CPU|NMIAct~0_combout  = (\CPU|NMIAct~q  & ((!\CPU|mcode|Mux109~0_combout ) # (!\CPU|process_4~2_combout )))

	.dataa(\CPU|process_4~2_combout ),
	.datab(gnd),
	.datac(\CPU|NMIAct~q ),
	.datad(\CPU|mcode|Mux109~0_combout ),
	.cin(gnd),
	.combout(\CPU|NMIAct~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NMIAct~0 .lut_mask = 16'h50F0;
defparam \CPU|NMIAct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
fiftyfivenm_lcell_comb \CPU|NMIAct~2 (
// Equation(s):
// \CPU|NMIAct~2_combout  = (!\CPU|NMI_entered~q  & ((\CPU|NMIAct~0_combout ) # ((\CPU|NMIAct~1_combout  & \CPU|process_4~4_combout ))))

	.dataa(\CPU|NMI_entered~q ),
	.datab(\CPU|NMIAct~1_combout ),
	.datac(\CPU|NMIAct~0_combout ),
	.datad(\CPU|process_4~4_combout ),
	.cin(gnd),
	.combout(\CPU|NMIAct~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NMIAct~2 .lut_mask = 16'h5450;
defparam \CPU|NMIAct~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N31
dffeas \CPU|NMIAct (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|NMIAct~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|NMIAct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|NMIAct .is_wysiwyg = "true";
defparam \CPU|NMIAct .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
fiftyfivenm_lcell_comb \CPU|BAL~19 (
// Equation(s):
// \CPU|BAL~19_combout  = (!\CPU|NMICycle~q  & !\CPU|NMI_entered~q )

	.dataa(\CPU|NMICycle~q ),
	.datab(gnd),
	.datac(\CPU|NMI_entered~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|BAL~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~19 .lut_mask = 16'h0505;
defparam \CPU|BAL~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
fiftyfivenm_lcell_comb \CPU|BAL~20 (
// Equation(s):
// \CPU|BAL~20_combout  = ((\CPU|BAL~19_combout  & ((!\CPU|NMIAct~q ) # (!\CPU|Equal0~4_combout )))) # (!\CPU|RstCycle~q )

	.dataa(\CPU|RstCycle~q ),
	.datab(\CPU|Equal0~4_combout ),
	.datac(\CPU|NMIAct~q ),
	.datad(\CPU|BAL~19_combout ),
	.cin(gnd),
	.combout(\CPU|BAL~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL~20 .lut_mask = 16'h7F55;
defparam \CPU|BAL~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N26
fiftyfivenm_lcell_comb \CPU|Mux42~1 (
// Equation(s):
// \CPU|Mux42~1_combout  = (\CPU|Add8~4_combout  & (\CPU|mcode|Mux286~2_combout  & ((!\CPU|mcode|Mux285~9_combout ) # (!\CPU|IR [4]))))

	.dataa(\CPU|Add8~4_combout ),
	.datab(\CPU|mcode|Mux286~2_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux285~9_combout ),
	.cin(gnd),
	.combout(\CPU|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux42~1 .lut_mask = 16'h0888;
defparam \CPU|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N12
fiftyfivenm_lcell_comb \CPU|Mux42~0 (
// Equation(s):
// \CPU|Mux42~0_combout  = (\CPU|BAL [2] & (\CPU|mcode|Mux286~2_combout  $ (((!\CPU|mcode|Mux285~9_combout ) # (!\CPU|IR [4])))))

	.dataa(\CPU|BAL [2]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux286~2_combout ),
	.datad(\CPU|mcode|Mux285~9_combout ),
	.cin(gnd),
	.combout(\CPU|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux42~0 .lut_mask = 16'h820A;
defparam \CPU|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
fiftyfivenm_lcell_comb \CPU|Mux42~3 (
// Equation(s):
// \CPU|Mux42~3_combout  = (\CPU|Mux42~1_combout ) # ((\CPU|Mux42~0_combout ) # ((\CPU|Mux42~2_combout  & \CPU|Add9~4_combout )))

	.dataa(\CPU|Mux42~1_combout ),
	.datab(\CPU|Mux42~2_combout ),
	.datac(\CPU|Add9~4_combout ),
	.datad(\CPU|Mux42~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux42~3 .lut_mask = 16'hFFEA;
defparam \CPU|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
fiftyfivenm_lcell_comb \CPU|BAL[2]~0 (
// Equation(s):
// \CPU|BAL[2]~0_combout  = (\CPU|mcode|Mux109~0_combout  & ((\CPU|Mux42~3_combout ))) # (!\CPU|mcode|Mux109~0_combout  & (\CPU|BAL~20_combout ))

	.dataa(\CPU|BAL~20_combout ),
	.datab(\CPU|mcode|Mux109~0_combout ),
	.datac(gnd),
	.datad(\CPU|Mux42~3_combout ),
	.cin(gnd),
	.combout(\CPU|BAL[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BAL[2]~0 .lut_mask = 16'hEE22;
defparam \CPU|BAL[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N17
dffeas \CPU|BAL[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|BAL[2]~0_combout ),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux287~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BAL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BAL[2] .is_wysiwyg = "true";
defparam \CPU|BAL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
fiftyfivenm_lcell_comb \CPU|Selector29~0 (
// Equation(s):
// \CPU|Selector29~0_combout  = (\CPU|Selector26~1_combout  & (((\CPU|Selector26~0_combout )))) # (!\CPU|Selector26~1_combout  & ((\CPU|Selector26~0_combout  & (\CPU|BAL [2])) # (!\CPU|Selector26~0_combout  & ((\CPU|S [2])))))

	.dataa(\CPU|BAL [2]),
	.datab(\CPU|Selector26~1_combout ),
	.datac(\CPU|Selector26~0_combout ),
	.datad(\CPU|S [2]),
	.cin(gnd),
	.combout(\CPU|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector29~0 .lut_mask = 16'hE3E0;
defparam \CPU|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
fiftyfivenm_lcell_comb \CPU|Selector29~1 (
// Equation(s):
// \CPU|Selector29~1_combout  = (\CPU|Selector29~0_combout  & (((\CPU|PCAdder[2]~2_combout ) # (!\CPU|Selector26~1_combout )))) # (!\CPU|Selector29~0_combout  & (\CPU|AD [2] & (\CPU|Selector26~1_combout )))

	.dataa(\CPU|Selector29~0_combout ),
	.datab(\CPU|AD [2]),
	.datac(\CPU|Selector26~1_combout ),
	.datad(\CPU|PCAdder[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector29~1 .lut_mask = 16'hEA4A;
defparam \CPU|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal4~0 (
// Equation(s):
// \RICOH|gfxbus|Equal4~0_combout  = (\CPU|Selector29~1_combout  & (!\CPU|Selector31~1_combout  & !\CPU|Selector30~1_combout ))

	.dataa(\CPU|Selector29~1_combout ),
	.datab(\CPU|Selector31~1_combout ),
	.datac(\CPU|Selector30~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal4~0 .lut_mask = 16'h0202;
defparam \RICOH|gfxbus|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal4~1 (
// Equation(s):
// \RICOH|gfxbus|Equal4~1_combout  = (\RICOH|gfxbus|Equal4~0_combout  & (!\CPU|Selector27~1_combout  & (\RICOH|gfxbus|Equal0~5_combout  & \PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout )))

	.dataa(\RICOH|gfxbus|Equal4~0_combout ),
	.datab(\CPU|Selector27~1_combout ),
	.datac(\RICOH|gfxbus|Equal0~5_combout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal4~1 .lut_mask = 16'h2000;
defparam \RICOH|gfxbus|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[5]~25 (
// Equation(s):
// \BUS|BUS_OUT[5]~25_combout  = (!\RICOH|gfxbus|Equal4~1_combout  & (\BUS|BUS_OUT[5]~24_combout  & !\CPU|Selector16~0_combout ))

	.dataa(\RICOH|gfxbus|Equal4~1_combout ),
	.datab(gnd),
	.datac(\BUS|BUS_OUT[5]~24_combout ),
	.datad(\CPU|Selector16~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[5]~25 .lut_mask = 16'h0050;
defparam \BUS|BUS_OUT[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[6]~30 (
// Equation(s):
// \BUS|BUS_OUT[6]~30_combout  = (\BUS|LessThan0~0_combout  & ((\RICOH|gfxbus|Equal7~0_combout ) # (!\BUS|BUS_OUT[5]~25_combout )))

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[5]~25_combout ),
	.datac(\RICOH|gfxbus|Equal7~0_combout ),
	.datad(\BUS|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[6]~30 .lut_mask = 16'hF300;
defparam \BUS|BUS_OUT[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\RICOH|VRAM_ADDR [12],\RICOH|VRAM_ADDR [11],\RICOH|VRAM_ADDR [10],\RICOH|VRAM_ADDR [9],\RICOH|VRAM_ADDR [8],\RICOH|VRAM_ADDR [7],\RICOH|VRAM_ADDR [6],\RICOH|VRAM_ADDR [5],\RICOH|VRAM_ADDR [4],\RICOH|VRAM_ADDR [3],\RICOH|VRAM_ADDR [2],\RICOH|VRAM_ADDR [1],\RICOH|VRAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\RICOH|WideOr1~0_combout ,\RICOH|Selector2~2_combout ,\RICOH|Selector3~2_combout ,\RICOH|Selector4~2_combout ,\RICOH|Selector5~2_combout ,\RICOH|Selector6~2_combout ,\RICOH|Selector7~2_combout ,\RICOH|Selector8~2_combout ,\RICOH|Selector9~2_combout ,\~GND~combout ,
\RICOH|Selector11~3_combout ,\RICOH|Selector12~3_combout ,\RICOH|Selector13~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./MIF_FILES/dk-chr.mif";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ppu:RICOH|chr_rom:pattern|altsyncram:altsyncram_component|altsyncram_4uf2:auto_generated|ALTSYNCRAM";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h0018007F0707FEE0070200007F39F7C7FFFFC0203F367FF2FC1CE1DE77FAF808FF7FFFFFFEFC0000FFFCF8000E0000003F3FF0007F3EE7673F36FF74E1DEFF62FF7FFFFF1F1FFF80FFFE0000FF1AE010F9080000FFFFA09000810018003E007F3000000000003F1FF7E7FFFE00000301FF1FFFFFFFFFC0C03F3EFEC40F0FFCE0FF3FE1C1FFFF9E88F4EF0301E5DE0F0FFFFFFF7F80803C140000F0E0000000000000FF38FFFFFFFFC0800F0DFF61FFE6FC6C0301FFA0FFC2FF03FF00FE3E7F7FC040C0801F01F8C0FF4000001F04C000E121FFFFFFC7FFC7FF1EFF1CFFFFF8F00701FFFFFFFF80009F1FF8F81E1E0000FFBE80001F1FFFFFE00000000704FF3F;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFC0F060FF3FFFBFFFFCFE1E7F0FE0E03F04F80000000000000018780000E2FEEEFE2020E7C7FFFFFF440000FFA0000000FF004100300000FE0141C3F808FE021F107F40FF00E724C0BF03FDC0BF03FD0000000000000000C0BF03FDC0BF03FDEFFAFFEFEFFAFFAF20032006200D201B0036006D00B6026C02D802B002602280220000B6006C00D800B0006000C00080000100030006000D001B0036006D00DB00000007000000300030000C00320040007E0034000C00000047000F0077007F001F007F0001007A006F003F001F007F007F007F00400063007F0041007F007900090049003E0063007F007E003F007600070079007D007F007B004F0040003E;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h006F40C0082008A80000007E08007A85000308F418060020187F4E32173FB0B0020A383C0E0EE0E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800100B0091FC3C03C1E20E0F33FDBD80C70800000410036003900360040FFFFFFFFFFFFFFFF0101F8F80707F8F80E80002011C00060018000020CC06006030088083B4480000000FEE27F770202FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF197F80E03F7F00C0013F80E03BFF00C0FFFFFFFFFFFFFFFFFFFF002ADBDBDBDB003F40403FFF80F8003C00001E7F00C20B04D020130CC830040B20D00C1330C80300C000080710E00300C0000A0710E00300C000080750E00300C000080710E0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h18E011001FFD4070033FF0FF461932CC0201009EF7C9FEDE050A40A00F0BE0A000F100B01EFF3AC6040300807FFFE2DE0303F0F800007EFE0000F8C00FFFFAFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FF7FE7E3FFFC1F1E0FF6FF26F0B0F3CC877BFF04C0800101FFFEFFFFFFF800000F07000003012001080000000000000000000000000000000000020440200304C02010200804036010807C7F7B8730333040F8FF344C060600381FFFE2DE07381000383F7B87003C10003C3F1BE70700100038FF7B87000010003CFF3BC7070030403C3F344C000030403C3F344C033C90003C3F7B870000100038E77B87000030403C3F344C;
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
fiftyfivenm_lcell_comb \RICOH|palette[30][2]~feeder (
// Equation(s):
// \RICOH|palette[30][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[30][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[30][2]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[30][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N1
dffeas \RICOH|palette[30][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[30][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[30][2] .is_wysiwyg = "true";
defparam \RICOH|palette[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N11
dffeas \RICOH|palette[22][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[22][2] .is_wysiwyg = "true";
defparam \RICOH|palette[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N21
dffeas \RICOH|palette[18][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[18][2] .is_wysiwyg = "true";
defparam \RICOH|palette[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
fiftyfivenm_lcell_comb \RICOH|palette[26][2]~feeder (
// Equation(s):
// \RICOH|palette[26][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[26][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[26][2]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[26][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \RICOH|palette[26][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[26][2] .is_wysiwyg = "true";
defparam \RICOH|palette[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~73 (
// Equation(s):
// \BUS|BUS_OUT[2]~73_combout  = (\RICOH|VRAM_ADDR [3] & ((\RICOH|VRAM_ADDR [2]) # ((\RICOH|palette[26][2]~q )))) # (!\RICOH|VRAM_ADDR [3] & (!\RICOH|VRAM_ADDR [2] & (\RICOH|palette[18][2]~q )))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|palette[18][2]~q ),
	.datad(\RICOH|palette[26][2]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~73_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~73 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[2]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~74 (
// Equation(s):
// \BUS|BUS_OUT[2]~74_combout  = (\RICOH|VRAM_ADDR [2] & ((\BUS|BUS_OUT[2]~73_combout  & (\RICOH|palette[30][2]~q )) # (!\BUS|BUS_OUT[2]~73_combout  & ((\RICOH|palette[22][2]~q ))))) # (!\RICOH|VRAM_ADDR [2] & (((\BUS|BUS_OUT[2]~73_combout ))))

	.dataa(\RICOH|palette[30][2]~q ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|palette[22][2]~q ),
	.datad(\BUS|BUS_OUT[2]~73_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~74_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~74 .lut_mask = 16'hBBC0;
defparam \BUS|BUS_OUT[2]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
fiftyfivenm_lcell_comb \RICOH|palette[27][2]~feeder (
// Equation(s):
// \RICOH|palette[27][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[27][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[27][2]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[27][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N21
dffeas \RICOH|palette[27][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[27][2] .is_wysiwyg = "true";
defparam \RICOH|palette[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N17
dffeas \RICOH|palette[31][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[31][2] .is_wysiwyg = "true";
defparam \RICOH|palette[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N29
dffeas \RICOH|palette[19][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[19][2] .is_wysiwyg = "true";
defparam \RICOH|palette[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
fiftyfivenm_lcell_comb \RICOH|palette[23][2]~feeder (
// Equation(s):
// \RICOH|palette[23][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[23][2]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N19
dffeas \RICOH|palette[23][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[23][2] .is_wysiwyg = "true";
defparam \RICOH|palette[23][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~68 (
// Equation(s):
// \BUS|BUS_OUT[2]~68_combout  = (\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3]) # ((\RICOH|palette[23][2]~q )))) # (!\RICOH|VRAM_ADDR [2] & (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[19][2]~q )))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[19][2]~q ),
	.datad(\RICOH|palette[23][2]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~68 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~69 (
// Equation(s):
// \BUS|BUS_OUT[2]~69_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[2]~68_combout  & ((\RICOH|palette[31][2]~q ))) # (!\BUS|BUS_OUT[2]~68_combout  & (\RICOH|palette[27][2]~q )))) # (!\RICOH|VRAM_ADDR [3] & (((\BUS|BUS_OUT[2]~68_combout ))))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|palette[27][2]~q ),
	.datac(\RICOH|palette[31][2]~q ),
	.datad(\BUS|BUS_OUT[2]~68_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~69 .lut_mask = 16'hF588;
defparam \BUS|BUS_OUT[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
fiftyfivenm_lcell_comb \RICOH|palette[25][2]~feeder (
// Equation(s):
// \RICOH|palette[25][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[25][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[25][2]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[25][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N21
dffeas \RICOH|palette[25][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[25][2] .is_wysiwyg = "true";
defparam \RICOH|palette[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N11
dffeas \RICOH|palette[29][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[29][2] .is_wysiwyg = "true";
defparam \RICOH|palette[29][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
fiftyfivenm_lcell_comb \RICOH|palette[21][2]~feeder (
// Equation(s):
// \RICOH|palette[21][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[21][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[21][2]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[21][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N9
dffeas \RICOH|palette[21][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[21][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[21][2] .is_wysiwyg = "true";
defparam \RICOH|palette[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N11
dffeas \RICOH|palette[17][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[17][2] .is_wysiwyg = "true";
defparam \RICOH|palette[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~70 (
// Equation(s):
// \BUS|BUS_OUT[2]~70_combout  = (\RICOH|VRAM_ADDR [2] & ((\RICOH|palette[21][2]~q ) # ((\RICOH|VRAM_ADDR [3])))) # (!\RICOH|VRAM_ADDR [2] & (((\RICOH|palette[17][2]~q  & !\RICOH|VRAM_ADDR [3]))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|palette[21][2]~q ),
	.datac(\RICOH|palette[17][2]~q ),
	.datad(\RICOH|VRAM_ADDR [3]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~70 .lut_mask = 16'hAAD8;
defparam \BUS|BUS_OUT[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~71 (
// Equation(s):
// \BUS|BUS_OUT[2]~71_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[2]~70_combout  & ((\RICOH|palette[29][2]~q ))) # (!\BUS|BUS_OUT[2]~70_combout  & (\RICOH|palette[25][2]~q )))) # (!\RICOH|VRAM_ADDR [3] & (((\BUS|BUS_OUT[2]~70_combout ))))

	.dataa(\RICOH|VRAM_ADDR [3]),
	.datab(\RICOH|palette[25][2]~q ),
	.datac(\RICOH|palette[29][2]~q ),
	.datad(\BUS|BUS_OUT[2]~70_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~71 .lut_mask = 16'hF588;
defparam \BUS|BUS_OUT[2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~72 (
// Equation(s):
// \BUS|BUS_OUT[2]~72_combout  = (\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & (\BUS|BUS_OUT[2]~69_combout )) # (!\RICOH|VRAM_ADDR [1] & ((\BUS|BUS_OUT[2]~71_combout )))))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\BUS|BUS_OUT[2]~69_combout ),
	.datac(\BUS|BUS_OUT[2]~71_combout ),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~72_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~72 .lut_mask = 16'h88A0;
defparam \BUS|BUS_OUT[2]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~75 (
// Equation(s):
// \BUS|BUS_OUT[2]~75_combout  = (\BUS|BUS_OUT[2]~72_combout ) # ((\BUS|BUS_OUT[2]~74_combout  & (\RICOH|VRAM_ADDR [1] & !\RICOH|VRAM_ADDR [0])))

	.dataa(\BUS|BUS_OUT[2]~74_combout ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|VRAM_ADDR [0]),
	.datad(\BUS|BUS_OUT[2]~72_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~75_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~75 .lut_mask = 16'hFF08;
defparam \BUS|BUS_OUT[2]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
fiftyfivenm_lcell_comb \RICOH|palette[11][2]~feeder (
// Equation(s):
// \RICOH|palette[11][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[11][2]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N23
dffeas \RICOH|palette[11][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[11][2] .is_wysiwyg = "true";
defparam \RICOH|palette[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N25
dffeas \RICOH|palette[8][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[8][2] .is_wysiwyg = "true";
defparam \RICOH|palette[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
fiftyfivenm_lcell_comb \RICOH|palette[9][2]~feeder (
// Equation(s):
// \RICOH|palette[9][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[9][2]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N5
dffeas \RICOH|palette[9][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[9][2] .is_wysiwyg = "true";
defparam \RICOH|palette[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~57 (
// Equation(s):
// \BUS|BUS_OUT[2]~57_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[9][2]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[8][2]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[8][2]~q ),
	.datad(\RICOH|palette[9][2]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~57 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N13
dffeas \RICOH|palette[10][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[10][2] .is_wysiwyg = "true";
defparam \RICOH|palette[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~58 (
// Equation(s):
// \BUS|BUS_OUT[2]~58_combout  = (\BUS|BUS_OUT[2]~57_combout  & ((\RICOH|palette[11][2]~q ) # ((!\RICOH|VRAM_ADDR [1])))) # (!\BUS|BUS_OUT[2]~57_combout  & (((\RICOH|palette[10][2]~q  & \RICOH|VRAM_ADDR [1]))))

	.dataa(\RICOH|palette[11][2]~q ),
	.datab(\BUS|BUS_OUT[2]~57_combout ),
	.datac(\RICOH|palette[10][2]~q ),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~58 .lut_mask = 16'hB8CC;
defparam \BUS|BUS_OUT[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N11
dffeas \RICOH|palette[12][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[12][2] .is_wysiwyg = "true";
defparam \RICOH|palette[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
fiftyfivenm_lcell_comb \RICOH|palette[14][2]~feeder (
// Equation(s):
// \RICOH|palette[14][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[14][2]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N21
dffeas \RICOH|palette[14][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[14][2] .is_wysiwyg = "true";
defparam \RICOH|palette[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~64 (
// Equation(s):
// \BUS|BUS_OUT[2]~64_combout  = (\RICOH|VRAM_ADDR [0] & (\RICOH|VRAM_ADDR [1])) # (!\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[14][2]~q ))) # (!\RICOH|VRAM_ADDR [1] & (\RICOH|palette[12][2]~q ))))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[12][2]~q ),
	.datad(\RICOH|palette[14][2]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~64 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
fiftyfivenm_lcell_comb \RICOH|palette[15][2]~feeder (
// Equation(s):
// \RICOH|palette[15][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[15][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[15][2]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[15][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N25
dffeas \RICOH|palette[15][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[15][2] .is_wysiwyg = "true";
defparam \RICOH|palette[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N15
dffeas \RICOH|palette[13][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[13][2] .is_wysiwyg = "true";
defparam \RICOH|palette[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~65 (
// Equation(s):
// \BUS|BUS_OUT[2]~65_combout  = (\BUS|BUS_OUT[2]~64_combout  & ((\RICOH|palette[15][2]~q ) # ((!\RICOH|VRAM_ADDR [0])))) # (!\BUS|BUS_OUT[2]~64_combout  & (((\RICOH|palette[13][2]~q  & \RICOH|VRAM_ADDR [0]))))

	.dataa(\BUS|BUS_OUT[2]~64_combout ),
	.datab(\RICOH|palette[15][2]~q ),
	.datac(\RICOH|palette[13][2]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~65 .lut_mask = 16'hD8AA;
defparam \BUS|BUS_OUT[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N3
dffeas \RICOH|palette[0][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[0][2] .is_wysiwyg = "true";
defparam \RICOH|palette[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
fiftyfivenm_lcell_comb \RICOH|palette[1][2]~feeder (
// Equation(s):
// \RICOH|palette[1][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[1][2]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N13
dffeas \RICOH|palette[1][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[1][2] .is_wysiwyg = "true";
defparam \RICOH|palette[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~61 (
// Equation(s):
// \BUS|BUS_OUT[2]~61_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[1][2]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[0][2]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[0][2]~q ),
	.datad(\RICOH|palette[1][2]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~61 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N25
dffeas \RICOH|palette[3][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[3][2] .is_wysiwyg = "true";
defparam \RICOH|palette[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N28
fiftyfivenm_lcell_comb \RICOH|palette[2][2]~feeder (
// Equation(s):
// \RICOH|palette[2][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[2][2]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N29
dffeas \RICOH|palette[2][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[2][2] .is_wysiwyg = "true";
defparam \RICOH|palette[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~62 (
// Equation(s):
// \BUS|BUS_OUT[2]~62_combout  = (\BUS|BUS_OUT[2]~61_combout  & (((\RICOH|palette[3][2]~q )) # (!\RICOH|VRAM_ADDR [1]))) # (!\BUS|BUS_OUT[2]~61_combout  & (\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[2][2]~q ))))

	.dataa(\BUS|BUS_OUT[2]~61_combout ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[3][2]~q ),
	.datad(\RICOH|palette[2][2]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~62 .lut_mask = 16'hE6A2;
defparam \BUS|BUS_OUT[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
fiftyfivenm_lcell_comb \RICOH|palette[6][2]~feeder (
// Equation(s):
// \RICOH|palette[6][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[6][2]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N7
dffeas \RICOH|palette[6][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[6][2] .is_wysiwyg = "true";
defparam \RICOH|palette[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \RICOH|palette[4][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[4][2] .is_wysiwyg = "true";
defparam \RICOH|palette[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~59 (
// Equation(s):
// \BUS|BUS_OUT[2]~59_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[6][2]~q ) # ((\RICOH|VRAM_ADDR [0])))) # (!\RICOH|VRAM_ADDR [1] & (((\RICOH|palette[4][2]~q  & !\RICOH|VRAM_ADDR [0]))))

	.dataa(\RICOH|palette[6][2]~q ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[4][2]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~59 .lut_mask = 16'hCCB8;
defparam \BUS|BUS_OUT[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
fiftyfivenm_lcell_comb \RICOH|palette[5][2]~feeder (
// Equation(s):
// \RICOH|palette[5][2]~feeder_combout  = \CPU|DL[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[5][2]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \RICOH|palette[5][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[5][2] .is_wysiwyg = "true";
defparam \RICOH|palette[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N27
dffeas \RICOH|palette[7][2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[7][2] .is_wysiwyg = "true";
defparam \RICOH|palette[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~60 (
// Equation(s):
// \BUS|BUS_OUT[2]~60_combout  = (\BUS|BUS_OUT[2]~59_combout  & (((\RICOH|palette[7][2]~q ) # (!\RICOH|VRAM_ADDR [0])))) # (!\BUS|BUS_OUT[2]~59_combout  & (\RICOH|palette[5][2]~q  & ((\RICOH|VRAM_ADDR [0]))))

	.dataa(\BUS|BUS_OUT[2]~59_combout ),
	.datab(\RICOH|palette[5][2]~q ),
	.datac(\RICOH|palette[7][2]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~60 .lut_mask = 16'hE4AA;
defparam \BUS|BUS_OUT[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~63 (
// Equation(s):
// \BUS|BUS_OUT[2]~63_combout  = (\RICOH|VRAM_ADDR [2] & (((\RICOH|VRAM_ADDR [3]) # (\BUS|BUS_OUT[2]~60_combout )))) # (!\RICOH|VRAM_ADDR [2] & (\BUS|BUS_OUT[2]~62_combout  & (!\RICOH|VRAM_ADDR [3])))

	.dataa(\BUS|BUS_OUT[2]~62_combout ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\BUS|BUS_OUT[2]~60_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~63 .lut_mask = 16'hCEC2;
defparam \BUS|BUS_OUT[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~66 (
// Equation(s):
// \BUS|BUS_OUT[2]~66_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[2]~63_combout  & ((\BUS|BUS_OUT[2]~65_combout ))) # (!\BUS|BUS_OUT[2]~63_combout  & (\BUS|BUS_OUT[2]~58_combout )))) # (!\RICOH|VRAM_ADDR [3] & (((\BUS|BUS_OUT[2]~63_combout ))))

	.dataa(\BUS|BUS_OUT[2]~58_combout ),
	.datab(\BUS|BUS_OUT[2]~65_combout ),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\BUS|BUS_OUT[2]~63_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~66 .lut_mask = 16'hCFA0;
defparam \BUS|BUS_OUT[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~67 (
// Equation(s):
// \BUS|BUS_OUT[2]~67_combout  = (\BUS|BUS_OUT[5]~3_combout  & ((\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [2]) # ((\RICOH|gfxbus|LessThan1~1_combout )))) # (!\BUS|BUS_OUT[5]~3_combout  & (((!\RICOH|gfxbus|LessThan1~1_combout  & 
// \RICOH|nmt_b|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BUS|BUS_OUT[5]~3_combout ),
	.datac(\RICOH|gfxbus|LessThan1~1_combout ),
	.datad(\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~67 .lut_mask = 16'hCBC8;
defparam \BUS|BUS_OUT[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~76 (
// Equation(s):
// \BUS|BUS_OUT[2]~76_combout  = (\RICOH|gfxbus|LessThan1~1_combout  & ((\BUS|BUS_OUT[2]~67_combout  & (\BUS|BUS_OUT[2]~75_combout )) # (!\BUS|BUS_OUT[2]~67_combout  & ((\BUS|BUS_OUT[2]~66_combout ))))) # (!\RICOH|gfxbus|LessThan1~1_combout  & 
// (((\BUS|BUS_OUT[2]~67_combout ))))

	.dataa(\BUS|BUS_OUT[2]~75_combout ),
	.datab(\RICOH|gfxbus|LessThan1~1_combout ),
	.datac(\BUS|BUS_OUT[2]~66_combout ),
	.datad(\BUS|BUS_OUT[2]~67_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~76 .lut_mask = 16'hBBC0;
defparam \BUS|BUS_OUT[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h025097532C90703950E12142000E214C60B9006305941061266050DC82AF0D02F05EB573C90224081122ABC8768640D94FE174B43A49E49B86398C648CD5E72F1E7D3988FF62614907C0B58030A1F9C015D72525F29283A578681759C3CF8145A018A0E95E1A662C7A08338200BA6B0F0ABC34CE743A5A06AF1A37088F384461E0BFD9B1CC4C80190F1813E0604E1963CD52409D28614B034A61A36678D91B1A3D51D02F872E9E1B34F2C68A66B6DB59688888088800F0635D59E5D1D8982C1AC0849540241A750921609A2C2623231A98DD5265967732CBC068310A0404E23611C48B084A74D37463188429929B9902494A12B4A50940420A0540920D004821;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h2991DD322CA5280A1CA428894C34A0FB230A5052305E5E8F3E4094205141A6F72AD28908C0049CDD0483CC6A250C902002D2D02D00B677F1999939FC1565EC434C09773BA10C8EB0984E5C2772E13A119609F3918386051490A15667FA06419483505B98A06421B94A4B11219C885D98B12D400853A448DC2227A1B94E02B944984885FDA2C4E4200F02748062206F20C3110481090B6321A0C4A21EA135FEFFA70060060E82C34C622FF7FD03118121A719CF39E32FA0D31A4B2012840A2824C60304841501FFD9D002A03265D187F0762CAC0A074249B0C2162420CD2EA5A9114C9A1299334C8C38C4D1ACA145133025071D204A691647D39C0360DB511046;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h004D43A1A03A0310004210223BDFBE67F1D9FE7BFBE7418CD4CEE32BC1F79E05E0440C49049713414BA7C199EF7A19719361232214888111101771A73A233884442654A08091919300244828CC44146900097BEA463377A0200AAAA4A9B5D0B329571A321A01EF02F696F31898C007903889CEBDBF48745941C21172E060551342074B42155266E8CC1B0A4ED10C8D90E291A9420868D2B254400455013B4155B19742A281261C014000285CAC7BE1A7E2EBD052B4954C51548E6D45D8C37FC13B52DCB52DBFF88CD78285A181461C6A5A62072B829748E36522421A8152EB614B8891E943878316D3E4E0EF499823890223089916B16B37BDEDD6B35AC5AF34;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hB589925C91CF12DA402301442559D9D90888A88A222030F47C3F807FF0EEEE679998AA8CCB799811E97302993C41E7F039F93C1AF987879BCF8787EFF8787F046AA142000000021800EDEFB00D44038F400251A280C3806A20802000000028004A304035140C35000940790288A8A8A2A220A831C63000000007710653C4C3E3EFD557D7EAAA9B6DB6DB6DB6DB6DB6DB6E480000000000019249249200111120D3496DB6DB200098000000000000182002411011111209249A6DA49B693690421EBAA14DF59C80004100821FC0D4803FDF9821047E0667C42010410400044408961B45105009000539369249A6D80D5BAD414115217FAAFAFC00180A04026464;
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h025097532C90703950E12142000E214C60B9006305941061266050DC82AF0D02F05EB573C90224081122ABC8768640D94FE174B43A49E49B86398C648CD5E72F1E7D3988FF62614907C0B58030A1F9C015D72525F29283A578681759C3CF8145A018A0E95E1A662C7A08338200BA6B0F0ABC34CE743A5A06AF1A37088F384461E0BFD9B1CC4C80190F1813E0604E1963CD52409D28614B034A61A36678D91B1A3D51D02F872E9E1B34F2C68A66B6DB59688888088800F0635D59E5D1D8982C1AC0849540241A750921609A2C2623231A98DD5265967732CBC068310A0404E23611C48B084A74D37463188429929B9902494A12B4A50940420A0540920D004821;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h2991DD322CA5280A1CA428894C34A0FB230A5052305E5E8F3E4094205141A6F72AD28908C0049CDD0483CC6A250C902002D2D02D00B677F1999939FC1565EC434C09773BA10C8EB0984E5C2772E13A119609F3918386051490A15667FA06419483505B98A06421B94A4B11219C885D98B12D400853A448DC2227A1B94E02B944984885FDA2C4E4200F02748062206F20C3110481090B6321A0C4A21EA135FEFFA70060060E82C34C622FF7FD03118121A719CF39E32FA0D31A4B2012840A2824C60304841501FFD9D002A03265D187F0762CAC0A074249B0C2162420CD2EA5A9114C9A1299334C8C38C4D1ACA145133025071D204A691647D39C0360DB511046;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h004D43A1A03A0310004210223BDFBE67F1D9FE7BFBE7418CD4CEE32BC1F79E05E0440C49049713414BA7C199EF7A19719361232214888111101771A73A233884442654A08091919300244828CC44146900097BEA463377A0200AAAA4A9B5D0B329571A321A01EF02F696F31898C007903889CEBDBF48745941C21172E060551342074B42155266E8CC1B0A4ED10C8D90E291A9420868D2B254400455013B4155B19742A281261C014000285CAC7BE1A7E2EBD052B4954C51548E6D45D8C37FC13B52DCB52DBFF88CD78285A181461C6A5A62072B829748E36522421A8152EB614B8891E943878316D3E4E0EF499823890223089916B16B37BDEDD6B35AC5AF34;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hB589925C91CF12DA402301442559D9D90888A88A222030F47C3F807FF0EEEE679998AA8CCB799811E97302993C41E7F039F93C1AF987879BCF8787EFF8787F046AA142000000021800EDEFB00D44038F400251A280C3806A20802000000028004A304035140C35000940790288A8A8A2A220A831C63000000007710653C4C3E3EFD557D7EAAA9B6DB6DB6DB6DB6DB6DB6E480000000000019249249200111120D3496DB6DB200098000000000000182002411011111209249A6DA49B693690421EBAA14DF59C80004100821FC0D4803FDF9821047E0667C42010410400044408961B45105009000539369249A6D80D5BAD414115217FAAFAFC00180A04026464;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N16
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\PRGROM|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4 .lut_mask = 16'hE5E0;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y23_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hB6AFA8198A140553A5551491BA5ED57BBAD2202E7FEB3F1CE3805063AA0A502E0528C0B68987942886EF99AAAAB192A6318C6A19A410804AA6A2E083810A74612C95404A79F4430D12968A9B88A1BF8E7339E2281B050802B6B775CAE52D8E674E8E086EB06960EEE0392EF2777198738AF4348486A32094148D6942234C1CB8261C20122042801544D080988C215AA078A3F2135A36523DFEA0288AA22A2A01FFFFCBC42204E80886988080213280950AA4050A45FC0CEFF9636B41421BB3EDF60CE52A394A8E52A394A84044C8008C44C00000C400444C404008C44C8008444C81131F3AAAD001591D9D1D4004000040408800405542D0B49AD6B490C19C80;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h0016450233DF20031551D9D999D9D9C404040408804C0210671905CB96B5F80227000F51BFFE87FC4030000557F788803FE00409110001F7EA0002FE4AEF7E8007EBC000A37FFE1FF8900D813E04EA221EF7776DCBCB9F0D6EA8096111831FEAA08A22444888A8A53332C00B010BBBB91C0368DA368580480589430810B282E0148AA073DFBF68ECBB3F6FEDFDB8D8DF1BE375D89BA07F3081090219514232113D1514E0700C0A1100980000460404084918C088220A0024C35A015148C00024240C3060C640E2630895A1814B8B202229286B2834312112B881502140928405B648100A82AD1860ED5E12DB21A6B0C363412041861253CF97CF9C6108284631;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h60604200746FBDFF9EFEFCFCA47FCE5239CCCC0A0486C6BDFEE03319C180C0068795E53256CC6706030A380101E1BC2B026596610C42F185B8C8D7AE846447544861B3DAF6801C2C086E9467ECB2319C5C4E380EEE519FB216CF18CC85B01930A0F043E8294148F8B860BA51E3E63743B0FDC75D9021C8CF304320FDF3DF0EF4465EEFCA55A244C758DCFA086313098563C3E705E037113060C985C11A1F715130929252411780581581084A4C2C0A2705100440BE8323F861B21921111194AA61FA220E87876C25890284C8FE960DF8408040200368352909000B4181485A84D809000110592836598404DA0240004416420D966110A098D7A02C1AC1842FDC;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h78F289A56700B193BB805F38029994881D3966211E1440147660409351E5061DE008483AB790F47D0E0BA82F1E310FB18F953D087D8C7CA9E0EB03C0B03701580C0A1F39C3585F29625028AF1F2399AD6C1CA41B9A20A1E02F28B552D5483F2627FC94C1C37F928DE1FD3CE3AF1D784487A435384EBC1252186AD7487B516AA5AA906F1F8EA45E59EC95158C2B4954AD95E0966323D1D06A21AA906B61D1EBC12CC65B2738F2200341E93F425186B423F12A1800822F37A92091F91F3D0B483975091D8460CEA2609C0232240DB1F49463000A0002151000092738469A058E02C670C0C80E80C3222807C036121F00C0DC606C287C038F2CC93420F68140B02B;
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hB6AFA8198A140553A5551491BA5ED57BBAD2202E7FEB3F1CE3805063AA0A502E0528C0B68987942886EF99AAAAB192A6318C6A19A410804AA6A2E083810A74612C95404A79F4430D12968A9B88A1BF8E7339E2281B050802B6B775CAE52D8E674E8E086EB06960EEE0392EF2777198738AF4348486A32094148D6942234C1CB8261C20122042801544D080988C215AA078A3F2135A36523DFEA0288AA22A2A01FFFFCBC42204E80886988080213280950AA4050A45FC0CEFF9636B41421BB3EDF60CE52A394A8E52A394A84044C8008C44C00000C400444C404008C44C8008444C81131F3AAAD001591D9D1D4004000040408800405542D0B49AD6B490C19C80;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h0016450233DF20031551D9D999D9D9C404040408804C0210671905CB96B5F80227000F51BFFE87FC4030000557F788803FE00409110001F7EA0002FE4AEF7E8007EBC000A37FFE1FF8900D813E04EA221EF7776DCBCB9F0D6EA8096111831FEAA08A22444888A8A53332C00B010BBBB91C0368DA368580480589430810B282E0148AA073DFBF68ECBB3F6FEDFDB8D8DF1BE375D89BA07F3081090219514232113D1514E0700C0A1100980000460404084918C088220A0024C35A015148C00024240C3060C640E2630895A1814B8B202229286B2834312112B881502140928405B648100A82AD1860ED5E12DB21A6B0C363412041861253CF97CF9C6108284631;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h60604200746FBDFF9EFEFCFCA47FCE5239CCCC0A0486C6BDFEE03319C180C0068795E53256CC6706030A380101E1BC2B026596610C42F185B8C8D7AE846447544861B3DAF6801C2C086E9467ECB2319C5C4E380EEE519FB216CF18CC85B01930A0F043E8294148F8B860BA51E3E63743B0FDC75D9021C8CF304320FDF3DF0EF4465EEFCA55A244C758DCFA086313098563C3E705E037113060C985C11A1F715130929252411780581581084A4C2C0A2705100440BE8323F861B21921111194AA61FA220E87876C25890284C8FE960DF8408040200368352909000B4181485A84D809000110592836598404DA0240004416420D966110A098D7A02C1AC1842FDC;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h78F289A56700B193BB805F38029994881D3966211E1440147660409351E5061DE008483AB790F47D0E0BA82F1E310FB18F953D087D8C7CA9E0EB03C0B03701580C0A1F39C3585F29625028AF1F2399AD6C1CA41B9A20A1E02F28B552D5483F2627FC94C1C37F928DE1FD3CE3AF1D784487A435384EBC1252186AD7487B516AA5AA906F1F8EA45E59EC95158C2B4954AD95E0966323D1D06A21AA906B61D1EBC12CC65B2738F2200341E93F425186B423F12A1800822F37A92091F91F3D0B483975091D8460CEA2609C0232240DB1F49463000A0002151000092738469A058E02C670C0C80E80C3222807C036121F00C0DC606C287C038F2CC93420F68140B02B;
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & 
// (\PRGROM|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hE6C4;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~77 (
// Equation(s):
// \BUS|BUS_OUT[2]~77_combout  = (\BUS|BUS_OUT[5]~24_combout  & \RICOH|OAM|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|BUS_OUT[5]~24_combout ),
	.datad(\RICOH|OAM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~77 .lut_mask = 16'hF000;
defparam \BUS|BUS_OUT[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~78 (
// Equation(s):
// \BUS|BUS_OUT[2]~78_combout  = (\BUS|BUS_OUT[5]~25_combout  & (((\BUS|BUS_OUT[5]~26_combout )))) # (!\BUS|BUS_OUT[5]~25_combout  & ((\BUS|BUS_OUT[5]~26_combout  & (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout )) # 
// (!\BUS|BUS_OUT[5]~26_combout  & ((\BUS|BUS_OUT[2]~77_combout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.datab(\BUS|BUS_OUT[5]~25_combout ),
	.datac(\BUS|BUS_OUT[5]~26_combout ),
	.datad(\BUS|BUS_OUT[2]~77_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~78 .lut_mask = 16'hE3E0;
defparam \BUS|BUS_OUT[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~79 (
// Equation(s):
// \BUS|BUS_OUT[2]~79_combout  = (\BUS|BUS_OUT[2]~78_combout  & ((\RICOH|pattern|altsyncram_component|auto_generated|q_a [2]) # ((!\BUS|BUS_OUT[5]~188_combout )))) # (!\BUS|BUS_OUT[2]~78_combout  & (((\BUS|BUS_OUT[2]~76_combout  & \BUS|BUS_OUT[5]~188_combout 
// ))))

	.dataa(\RICOH|pattern|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BUS|BUS_OUT[2]~76_combout ),
	.datac(\BUS|BUS_OUT[2]~78_combout ),
	.datad(\BUS|BUS_OUT[5]~188_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~79 .lut_mask = 16'hACF0;
defparam \BUS|BUS_OUT[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[2]~80 (
// Equation(s):
// \BUS|BUS_OUT[2]~80_combout  = (\BUS|LessThan0~0_combout  & (\BUS|BUS_OUT[6]~30_combout  & (\BUS|BUS_OUT[2]~79_combout ))) # (!\BUS|LessThan0~0_combout  & ((\SYSRAM|altsyncram_component|auto_generated|q_a [2]) # ((\BUS|BUS_OUT[6]~30_combout  & 
// \BUS|BUS_OUT[2]~79_combout ))))

	.dataa(\BUS|LessThan0~0_combout ),
	.datab(\BUS|BUS_OUT[6]~30_combout ),
	.datac(\BUS|BUS_OUT[2]~79_combout ),
	.datad(\SYSRAM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[2]~80 .lut_mask = 16'hD5C0;
defparam \BUS|BUS_OUT[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
fiftyfivenm_lcell_comb \CPU|DL[2]~2 (
// Equation(s):
// \CPU|DL[2]~2_combout  = (\BUS|BUS_OUT[7]~32_combout  & ((\CPU|Selector37~6_combout ))) # (!\BUS|BUS_OUT[7]~32_combout  & (\BUS|BUS_OUT[2]~80_combout ))

	.dataa(\BUS|BUS_OUT[2]~80_combout ),
	.datab(gnd),
	.datac(\CPU|Selector37~6_combout ),
	.datad(\BUS|BUS_OUT[7]~32_combout ),
	.cin(gnd),
	.combout(\CPU|DL[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[2]~2 .lut_mask = 16'hF0AA;
defparam \CPU|DL[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
fiftyfivenm_lcell_comb \RICOH|control~0 (
// Equation(s):
// \RICOH|control~0_combout  = (\KEY[0]~input_o  & \CPU|DL[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\RICOH|control~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|control~0 .lut_mask = 16'hF000;
defparam \RICOH|control~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N1
dffeas \RICOH|control[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|control~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|control[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|control [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|control[2] .is_wysiwyg = "true";
defparam \RICOH|control[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N0
fiftyfivenm_lcell_comb \RICOH|Add0~0 (
// Equation(s):
// \RICOH|Add0~0_combout  = (\RICOH|VRAM_ADDR [0] & (\RICOH|control [2] $ (GND))) # (!\RICOH|VRAM_ADDR [0] & (!\RICOH|control [2] & VCC))
// \RICOH|Add0~1  = CARRY((\RICOH|VRAM_ADDR [0] & !\RICOH|control [2]))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\RICOH|control [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RICOH|Add0~0_combout ),
	.cout(\RICOH|Add0~1 ));
// synopsys translate_off
defparam \RICOH|Add0~0 .lut_mask = 16'h9922;
defparam \RICOH|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~5 (
// Equation(s):
// \RICOH|VRAM_ADDR~5_combout  = (\RICOH|VRAM_ADDR[11]~0_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & ((\CPU|DL[1]~1_combout ))) # (!\RICOH|gfxbus|Equal6~0_combout  & (\RICOH|Add0~2_combout ))))

	.dataa(\RICOH|Add0~2_combout ),
	.datab(\CPU|DL[1]~1_combout ),
	.datac(\RICOH|VRAM_ADDR[11]~0_combout ),
	.datad(\RICOH|gfxbus|Equal6~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~5 .lut_mask = 16'hC0A0;
defparam \RICOH|VRAM_ADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N27
dffeas \RICOH|VRAM_ADDR[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[1] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\RICOH|VRAM_ADDR [12],\RICOH|VRAM_ADDR [11],\RICOH|VRAM_ADDR [10],\RICOH|VRAM_ADDR [9],\RICOH|VRAM_ADDR [8],\RICOH|VRAM_ADDR [7],\RICOH|VRAM_ADDR [6],\RICOH|VRAM_ADDR [5],\RICOH|VRAM_ADDR [4],\RICOH|VRAM_ADDR [3],\RICOH|VRAM_ADDR [2],\RICOH|VRAM_ADDR [1],\RICOH|VRAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\RICOH|WideOr1~0_combout ,\RICOH|Selector2~2_combout ,\RICOH|Selector3~2_combout ,\RICOH|Selector4~2_combout ,\RICOH|Selector5~2_combout ,\RICOH|Selector6~2_combout ,\RICOH|Selector7~2_combout ,\RICOH|Selector8~2_combout ,\RICOH|Selector9~2_combout ,\~GND~combout ,
\RICOH|Selector11~3_combout ,\RICOH|Selector12~3_combout ,\RICOH|Selector13~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./MIF_FILES/dk-chr.mif";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ppu:RICOH|chr_rom:pattern|altsyncram:altsyncram_component|altsyncram_4uf2:auto_generated|ALTSYNCRAM";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h000000410F0FFEC207000000FF3FFFFFFFFF80E0736C27FAF818625D27FAF838FF3FFFFFFFFE00007F7CF0001E0400007F7EF800FF3FFFFF736CFF72635CFF72FF3FFFFF0F0FFC80FFFF8000FB19C000FB388000FFFF000000A50000004100013800000000003F1FFFFFFFDE00000303FF3FFFFFFFFF80801F1FFEE00F0FFCF0FF3FFFEFFFFF8480FFCE0302FFCE3F1FFFFFFFBF8000380000000000000000000000FF31FF77FFFFC0C00707FF28FFC2FE060302FFA1FFC2FE06FF32FE78FFFFC0C080000300C000FF2000003F04E020EC4CFFFFFFF3FFEFFF3EFF1EFF7FF8E00707FFFFFFFC0000DF9FF0F000000000FF3F80800F0FFFFFFCC00000E764FF3F;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFF1FF060FF3FFF7FFFF9FF3F7F0580803F04E0200000000000000CFC000104FCD6EE2020FFEFFFFFFF4A0000FF8000000081007F00700000FC0341C3D808FC041B103F20FF3CE7247FBFFEFD7FBFFEFD1F1FF8F81F1FF8F8703F0EFC703F0EFCFFFAFF2FEFFAFF2F20032006200C201900330067009E023C027802F002E022802200009E003C007800F000E000C00080000100030006000C00190033006700CF0000000F0000001F001F00F80072007E0000004A00F80000004F0078003E003800380040007F004B00790071001100410038000E004000760041007F0008004900090049006300410049001300690049000D00490045007F004F005D007F0043;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hE0FCC233F9DF84D0080008000800007E000300FC383F0038006E5A221B3FDEDE031F303179F9F0F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF7F30B05D1F8380791FB0F0FB3F33300CD08000003E004900490049007FFFFFFFFFFFFFFFFF0303F8F80303F8F80AC000601BC0006002C1800607C0C0060100941C3B4400000100FC047F7B0404FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFEC070107F00800F7FC0F010FB0080FFFFFFFFFFFFFFFFFFFF001CCFCFCFCF1E7F08881E7F00CC007F2020007F00A0130CC830130CC8300C1330C80C1330C8040320C0080710E0040320C0080710E0040320C0080710E0040320C0080710E0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h5EA011001FFFC0F0073FF8FF041B906C000D009F5C637EFE0F10E0101FDFE0EC18FB00B800F300B83EBF00C07FFF00D80707F8F800007EFE0101E0F81F7FFEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FF7BFFF7FFFC3F360FD6FF50E060FFC0875BFF01C0400000FFFDFFFFFFFC0000000000000100001100100000000000000000000000000001008001028040040820100810100831F018A03C3F5AA63032B444607300700F1F03FC3F7F00F8043B18203CBF1A26003818203CBF1AA60403182038FF1AA6000018203CFF1AA60600B4443C3F00700000B4443C3F0070013A18203CBF1AA60000182030FF1AA60200B4443C3F0070;
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
fiftyfivenm_lcell_comb \RICOH|palette[2][3]~feeder (
// Equation(s):
// \RICOH|palette[2][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[2][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N21
dffeas \RICOH|palette[2][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[2][3] .is_wysiwyg = "true";
defparam \RICOH|palette[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N7
dffeas \RICOH|palette[0][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[0][3] .is_wysiwyg = "true";
defparam \RICOH|palette[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
fiftyfivenm_lcell_comb \RICOH|palette[1][3]~feeder (
// Equation(s):
// \RICOH|palette[1][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \RICOH|palette[1][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[1][3] .is_wysiwyg = "true";
defparam \RICOH|palette[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~85 (
// Equation(s):
// \BUS|BUS_OUT[3]~85_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[1][3]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[0][3]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[0][3]~q ),
	.datad(\RICOH|palette[1][3]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~85 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N31
dffeas \RICOH|palette[3][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[3][3] .is_wysiwyg = "true";
defparam \RICOH|palette[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~86 (
// Equation(s):
// \BUS|BUS_OUT[3]~86_combout  = (\BUS|BUS_OUT[3]~85_combout  & (((\RICOH|palette[3][3]~q ) # (!\RICOH|VRAM_ADDR [1])))) # (!\BUS|BUS_OUT[3]~85_combout  & (\RICOH|palette[2][3]~q  & ((\RICOH|VRAM_ADDR [1]))))

	.dataa(\RICOH|palette[2][3]~q ),
	.datab(\BUS|BUS_OUT[3]~85_combout ),
	.datac(\RICOH|palette[3][3]~q ),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~86 .lut_mask = 16'hE2CC;
defparam \BUS|BUS_OUT[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N15
dffeas \RICOH|palette[8][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[8][3] .is_wysiwyg = "true";
defparam \RICOH|palette[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
fiftyfivenm_lcell_comb \RICOH|palette[9][3]~feeder (
// Equation(s):
// \RICOH|palette[9][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[9][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N21
dffeas \RICOH|palette[9][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[9][3] .is_wysiwyg = "true";
defparam \RICOH|palette[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~83 (
// Equation(s):
// \BUS|BUS_OUT[3]~83_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[9][3]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[8][3]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[8][3]~q ),
	.datad(\RICOH|palette[9][3]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~83 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
fiftyfivenm_lcell_comb \RICOH|palette[10][3]~feeder (
// Equation(s):
// \RICOH|palette[10][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[10][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N5
dffeas \RICOH|palette[10][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[10][3] .is_wysiwyg = "true";
defparam \RICOH|palette[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N19
dffeas \RICOH|palette[11][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[11][3] .is_wysiwyg = "true";
defparam \RICOH|palette[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~84 (
// Equation(s):
// \BUS|BUS_OUT[3]~84_combout  = (\BUS|BUS_OUT[3]~83_combout  & (((\RICOH|palette[11][3]~q ) # (!\RICOH|VRAM_ADDR [1])))) # (!\BUS|BUS_OUT[3]~83_combout  & (\RICOH|palette[10][3]~q  & ((\RICOH|VRAM_ADDR [1]))))

	.dataa(\BUS|BUS_OUT[3]~83_combout ),
	.datab(\RICOH|palette[10][3]~q ),
	.datac(\RICOH|palette[11][3]~q ),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~84 .lut_mask = 16'hE4AA;
defparam \BUS|BUS_OUT[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~87 (
// Equation(s):
// \BUS|BUS_OUT[3]~87_combout  = (\RICOH|VRAM_ADDR [3] & (((\RICOH|VRAM_ADDR [2]) # (\BUS|BUS_OUT[3]~84_combout )))) # (!\RICOH|VRAM_ADDR [3] & (\BUS|BUS_OUT[3]~86_combout  & (!\RICOH|VRAM_ADDR [2])))

	.dataa(\BUS|BUS_OUT[3]~86_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [2]),
	.datad(\BUS|BUS_OUT[3]~84_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~87 .lut_mask = 16'hCEC2;
defparam \BUS|BUS_OUT[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
fiftyfivenm_lcell_comb \RICOH|palette[6][3]~feeder (
// Equation(s):
// \RICOH|palette[6][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[6][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N21
dffeas \RICOH|palette[6][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[6][3] .is_wysiwyg = "true";
defparam \RICOH|palette[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \RICOH|palette[4][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[4][3] .is_wysiwyg = "true";
defparam \RICOH|palette[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~81 (
// Equation(s):
// \BUS|BUS_OUT[3]~81_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[6][3]~q ) # ((\RICOH|VRAM_ADDR [0])))) # (!\RICOH|VRAM_ADDR [1] & (((\RICOH|palette[4][3]~q  & !\RICOH|VRAM_ADDR [0]))))

	.dataa(\RICOH|palette[6][3]~q ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[4][3]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~81 .lut_mask = 16'hCCB8;
defparam \BUS|BUS_OUT[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
fiftyfivenm_lcell_comb \RICOH|palette[5][3]~feeder (
// Equation(s):
// \RICOH|palette[5][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[3]~3_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[5][3]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N9
dffeas \RICOH|palette[5][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[5][3] .is_wysiwyg = "true";
defparam \RICOH|palette[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N15
dffeas \RICOH|palette[7][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[7][3] .is_wysiwyg = "true";
defparam \RICOH|palette[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~82 (
// Equation(s):
// \BUS|BUS_OUT[3]~82_combout  = (\BUS|BUS_OUT[3]~81_combout  & (((\RICOH|palette[7][3]~q ) # (!\RICOH|VRAM_ADDR [0])))) # (!\BUS|BUS_OUT[3]~81_combout  & (\RICOH|palette[5][3]~q  & ((\RICOH|VRAM_ADDR [0]))))

	.dataa(\BUS|BUS_OUT[3]~81_combout ),
	.datab(\RICOH|palette[5][3]~q ),
	.datac(\RICOH|palette[7][3]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~82 .lut_mask = 16'hE4AA;
defparam \BUS|BUS_OUT[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
fiftyfivenm_lcell_comb \RICOH|palette[13][3]~feeder (
// Equation(s):
// \RICOH|palette[13][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[13][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N7
dffeas \RICOH|palette[13][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[13][3] .is_wysiwyg = "true";
defparam \RICOH|palette[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N3
dffeas \RICOH|palette[12][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[12][3] .is_wysiwyg = "true";
defparam \RICOH|palette[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
fiftyfivenm_lcell_comb \RICOH|palette[14][3]~feeder (
// Equation(s):
// \RICOH|palette[14][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[14][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N25
dffeas \RICOH|palette[14][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[14][3] .is_wysiwyg = "true";
defparam \RICOH|palette[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~88 (
// Equation(s):
// \BUS|BUS_OUT[3]~88_combout  = (\RICOH|VRAM_ADDR [0] & (\RICOH|VRAM_ADDR [1])) # (!\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[14][3]~q ))) # (!\RICOH|VRAM_ADDR [1] & (\RICOH|palette[12][3]~q ))))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[12][3]~q ),
	.datad(\RICOH|palette[14][3]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~88 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N17
dffeas \RICOH|palette[15][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[15][3] .is_wysiwyg = "true";
defparam \RICOH|palette[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~89 (
// Equation(s):
// \BUS|BUS_OUT[3]~89_combout  = (\BUS|BUS_OUT[3]~88_combout  & (((\RICOH|palette[15][3]~q ) # (!\RICOH|VRAM_ADDR [0])))) # (!\BUS|BUS_OUT[3]~88_combout  & (\RICOH|palette[13][3]~q  & ((\RICOH|VRAM_ADDR [0]))))

	.dataa(\RICOH|palette[13][3]~q ),
	.datab(\BUS|BUS_OUT[3]~88_combout ),
	.datac(\RICOH|palette[15][3]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~89 .lut_mask = 16'hE2CC;
defparam \BUS|BUS_OUT[3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~90 (
// Equation(s):
// \BUS|BUS_OUT[3]~90_combout  = (\BUS|BUS_OUT[3]~87_combout  & (((\BUS|BUS_OUT[3]~89_combout )) # (!\RICOH|VRAM_ADDR [2]))) # (!\BUS|BUS_OUT[3]~87_combout  & (\RICOH|VRAM_ADDR [2] & (\BUS|BUS_OUT[3]~82_combout )))

	.dataa(\BUS|BUS_OUT[3]~87_combout ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\BUS|BUS_OUT[3]~82_combout ),
	.datad(\BUS|BUS_OUT[3]~89_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~90 .lut_mask = 16'hEA62;
defparam \BUS|BUS_OUT[3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~91 (
// Equation(s):
// \BUS|BUS_OUT[3]~91_combout  = (\BUS|BUS_OUT[5]~3_combout  & (\RICOH|gfxbus|LessThan1~1_combout )) # (!\BUS|BUS_OUT[5]~3_combout  & ((\RICOH|gfxbus|LessThan1~1_combout  & (\BUS|BUS_OUT[3]~90_combout )) # (!\RICOH|gfxbus|LessThan1~1_combout  & 
// ((\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\BUS|BUS_OUT[5]~3_combout ),
	.datab(\RICOH|gfxbus|LessThan1~1_combout ),
	.datac(\BUS|BUS_OUT[3]~90_combout ),
	.datad(\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~91_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~91 .lut_mask = 16'hD9C8;
defparam \BUS|BUS_OUT[3]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N15
dffeas \RICOH|palette[30][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[30][3] .is_wysiwyg = "true";
defparam \RICOH|palette[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N11
dffeas \RICOH|palette[26][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[26][3] .is_wysiwyg = "true";
defparam \RICOH|palette[26][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
fiftyfivenm_lcell_comb \RICOH|palette[22][3]~feeder (
// Equation(s):
// \RICOH|palette[22][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[22][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[22][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[22][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N5
dffeas \RICOH|palette[22][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[22][3] .is_wysiwyg = "true";
defparam \RICOH|palette[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N27
dffeas \RICOH|palette[18][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[18][3] .is_wysiwyg = "true";
defparam \RICOH|palette[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~97 (
// Equation(s):
// \BUS|BUS_OUT[3]~97_combout  = (\RICOH|VRAM_ADDR [3] & (((\RICOH|VRAM_ADDR [2])))) # (!\RICOH|VRAM_ADDR [3] & ((\RICOH|VRAM_ADDR [2] & (\RICOH|palette[22][3]~q )) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|palette[18][3]~q )))))

	.dataa(\RICOH|palette[22][3]~q ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[18][3]~q ),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~97_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~97 .lut_mask = 16'hEE30;
defparam \BUS|BUS_OUT[3]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~98 (
// Equation(s):
// \BUS|BUS_OUT[3]~98_combout  = (\RICOH|VRAM_ADDR [3] & ((\BUS|BUS_OUT[3]~97_combout  & (\RICOH|palette[30][3]~q )) # (!\BUS|BUS_OUT[3]~97_combout  & ((\RICOH|palette[26][3]~q ))))) # (!\RICOH|VRAM_ADDR [3] & (((\BUS|BUS_OUT[3]~97_combout ))))

	.dataa(\RICOH|palette[30][3]~q ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[26][3]~q ),
	.datad(\BUS|BUS_OUT[3]~97_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~98_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~98 .lut_mask = 16'hBBC0;
defparam \BUS|BUS_OUT[3]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
fiftyfivenm_lcell_comb \RICOH|palette[25][3]~feeder (
// Equation(s):
// \RICOH|palette[25][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[25][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[25][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[25][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \RICOH|palette[25][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[25][3] .is_wysiwyg = "true";
defparam \RICOH|palette[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N23
dffeas \RICOH|palette[17][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[17][3] .is_wysiwyg = "true";
defparam \RICOH|palette[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~94 (
// Equation(s):
// \BUS|BUS_OUT[3]~94_combout  = (\RICOH|VRAM_ADDR [2] & (((\RICOH|VRAM_ADDR [3])))) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & (\RICOH|palette[25][3]~q )) # (!\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[17][3]~q )))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|palette[25][3]~q ),
	.datac(\RICOH|palette[17][3]~q ),
	.datad(\RICOH|VRAM_ADDR [3]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~94_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~94 .lut_mask = 16'hEE50;
defparam \BUS|BUS_OUT[3]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N23
dffeas \RICOH|palette[29][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[29][3] .is_wysiwyg = "true";
defparam \RICOH|palette[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
fiftyfivenm_lcell_comb \RICOH|palette[21][3]~feeder (
// Equation(s):
// \RICOH|palette[21][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[21][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N1
dffeas \RICOH|palette[21][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[21][3] .is_wysiwyg = "true";
defparam \RICOH|palette[21][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~95 (
// Equation(s):
// \BUS|BUS_OUT[3]~95_combout  = (\RICOH|VRAM_ADDR [2] & ((\BUS|BUS_OUT[3]~94_combout  & (\RICOH|palette[29][3]~q )) # (!\BUS|BUS_OUT[3]~94_combout  & ((\RICOH|palette[21][3]~q ))))) # (!\RICOH|VRAM_ADDR [2] & (\BUS|BUS_OUT[3]~94_combout ))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\BUS|BUS_OUT[3]~94_combout ),
	.datac(\RICOH|palette[29][3]~q ),
	.datad(\RICOH|palette[21][3]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~95_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~95 .lut_mask = 16'hE6C4;
defparam \BUS|BUS_OUT[3]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
fiftyfivenm_lcell_comb \RICOH|palette[23][3]~feeder (
// Equation(s):
// \RICOH|palette[23][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[23][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[23][3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[23][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N3
dffeas \RICOH|palette[23][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[23][3] .is_wysiwyg = "true";
defparam \RICOH|palette[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N31
dffeas \RICOH|palette[31][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[31][3] .is_wysiwyg = "true";
defparam \RICOH|palette[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N5
dffeas \RICOH|palette[19][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[19][3] .is_wysiwyg = "true";
defparam \RICOH|palette[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
fiftyfivenm_lcell_comb \RICOH|palette[27][3]~feeder (
// Equation(s):
// \RICOH|palette[27][3]~feeder_combout  = \CPU|DL[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[3]~3_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[27][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[27][3]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[27][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N23
dffeas \RICOH|palette[27][3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[27][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[27][3] .is_wysiwyg = "true";
defparam \RICOH|palette[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~92 (
// Equation(s):
// \BUS|BUS_OUT[3]~92_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[27][3]~q ))) # (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[19][3]~q ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[19][3]~q ),
	.datad(\RICOH|palette[27][3]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~92_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~92 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[3]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~93 (
// Equation(s):
// \BUS|BUS_OUT[3]~93_combout  = (\RICOH|VRAM_ADDR [2] & ((\BUS|BUS_OUT[3]~92_combout  & ((\RICOH|palette[31][3]~q ))) # (!\BUS|BUS_OUT[3]~92_combout  & (\RICOH|palette[23][3]~q )))) # (!\RICOH|VRAM_ADDR [2] & (((\BUS|BUS_OUT[3]~92_combout ))))

	.dataa(\RICOH|palette[23][3]~q ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|palette[31][3]~q ),
	.datad(\BUS|BUS_OUT[3]~92_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~93_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~93 .lut_mask = 16'hF388;
defparam \BUS|BUS_OUT[3]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~96 (
// Equation(s):
// \BUS|BUS_OUT[3]~96_combout  = (\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & ((\BUS|BUS_OUT[3]~93_combout ))) # (!\RICOH|VRAM_ADDR [1] & (\BUS|BUS_OUT[3]~95_combout ))))

	.dataa(\BUS|BUS_OUT[3]~95_combout ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\BUS|BUS_OUT[3]~93_combout ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~96_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~96 .lut_mask = 16'hE200;
defparam \BUS|BUS_OUT[3]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~99 (
// Equation(s):
// \BUS|BUS_OUT[3]~99_combout  = (\BUS|BUS_OUT[3]~96_combout ) # ((\BUS|BUS_OUT[3]~98_combout  & (\RICOH|VRAM_ADDR [1] & !\RICOH|VRAM_ADDR [0])))

	.dataa(\BUS|BUS_OUT[3]~98_combout ),
	.datab(\BUS|BUS_OUT[3]~96_combout ),
	.datac(\RICOH|VRAM_ADDR [1]),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~99_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~99 .lut_mask = 16'hCCEC;
defparam \BUS|BUS_OUT[3]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~100 (
// Equation(s):
// \BUS|BUS_OUT[3]~100_combout  = (\BUS|BUS_OUT[5]~3_combout  & ((\BUS|BUS_OUT[3]~91_combout  & ((\BUS|BUS_OUT[3]~99_combout ))) # (!\BUS|BUS_OUT[3]~91_combout  & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [3])))) # (!\BUS|BUS_OUT[5]~3_combout  & 
// (\BUS|BUS_OUT[3]~91_combout ))

	.dataa(\BUS|BUS_OUT[5]~3_combout ),
	.datab(\BUS|BUS_OUT[3]~91_combout ),
	.datac(\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [3]),
	.datad(\BUS|BUS_OUT[3]~99_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~100_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~100 .lut_mask = 16'hEC64;
defparam \BUS|BUS_OUT[3]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hDCF12AA364B264D02FFE03087EF4AE30C0615186031461800CC00C35126208B0489B9C169870E3C3870D9888D0330910C94F21E89049A4C6126913C0D29F2F4324D42519A24CD3420493AD6649A34290F0B71030E0080D03104582D310652C40B5980340C4114C1BAE3426011C162835218826982310D44C62111F1167788B06685B9726994220493528054C7C4820DD5382070B0548282E06C130CDCE044E510E16964D2414B4D529A63020C4B7F37DE999B9111199A1CEC183481992124FFCF73CEA89A198A030813E502794444F7CDE202869E700B8E31BF75930E497444A2249527BEC94040908032144CE475A336108F0F18C7867C79DB21CF0FD707800;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h4CCD3844012BCB20B1788621A72CF91889C86CB4E074986AD9889816819124C94484849128336C862032488109933443FC959E4D902718352773020D09920114C70E4064C9752306040C993464C9A322122105A2118819A934E4B088C7B37162324645230E49045A2608A4772D25D1521E5EE5D4C986972C5129845A20C20A91F2D25D35487965A5931130DB91128B1B0F9B11264A230704B2E20CD404AC108C66D37B936F39229118608463D9846322608224449B406E26CC90C51302D0322C8821336C6322125B10CC4440502248071989639971296066302B9868764F1A3799992B253255751952610486442A666568C24E009CA0248C4CA5E091204CAF05;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFE18A4921E432A01FF2780080884A2CD154CA210909C9A129910C920C1F7DF49F29226180905C527CCA5C6D0421E2121233B2B786222044C4E64F41AD489FB11349CF08CC49444CE620778826D319D73292F5BF972A9738999B3BBB2C3254624CB152080C38231D824A4B4522691906F0722F1312C92BA98D0520C261C9F8CA58482878581030882251C4213885910F02C446C9CE2A2382C88344CC89F120C412530D984E490440E480E49C8634234B229584D0E71A190733212E2C4F224C91266C491244B31333630E874C47E68C403927364622B205904093C5293341276C8C90A142824EAA5814E684B771556388950894A1CA7386382118F463918EC61DC;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h10A1429414924CE0288049C5E4404004422202203330BF003FC066198C222206CCCC44406794CCE01A9988083FBA01DFC4106FE44C7807E40BF80790007F8A0885564C00000AA00866EDD020020008840089210081472000100100100920881124201000002011022487AEAA08AA20A8A020AA0E39BFFFE2044282A23020C3FC7C245EB28C4C490136DA44100969A008056804B48105B58900969020B6800035CE122C361B52A0CA0036002898989520FC01400101032A05170E45124309F004203C0E7D76D3C5408D0C00571731D54DE7B725A001F80065121149E266626710A258B2784009020638A9E39EBBA0205044444045015150101C00810000A20200;
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h9EAFFFC42A860001E55400150200AEC44A80158A24D8801CF3C7D3F0B400523552833CF7F67FD6AC04C83C00000432A431AB6AB936D967F70A64412CC04B982B09189800122604550628EA20D50164B7BDCEFFD112CBB7F8266189F0D109500C90231CE238CB1F082C2B68C544188E98C43C5E78E4980C89625410C90968D5AB44482EC33F3926435254C8C9379029A12D16A46EB46EAA80A8AA0A0AA2AAA020FC47CFC519EF77FAEC08F4D6413029048433F93209A885EA165C930141C1D99B60C1535354D4D535354D4C040000000444444444044400000000004444444400001803117A22D001515551150000444044004400044002D0309AD6301045550A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hA8B0852B0315A10B5551515151151500404040488880400007C58189D630000227DFF1544002BFFC0009FBE5400800003EFBF9E55500020812AFFEF60810010007F3DFFCA8800EFFB890455E0000AA4B044454454810E1818001E43820A155555230C25468A88884400C22185E60000166100100401807A7522C19C50A187004B82053000000033000800000000600000000080758130000994DE281041A02514111109E180A6648E2149FA4252670CA68C4A689A249C3A8310901043249E98713249528529A50294E101C3E7000C7DC724794D083961EE500BE66C2070CC1F249B51408168AA59E0630ED249F70490434D012257CB4A8822A34694250728080;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h47C88C7DD5C98465C6376525A81ED2FC0CF84FF2D8597184A9BC260139CD91C4858CF80E08980467164CC92171612C82006C94C04C88B261E381B1BC104991F31B04304231EC008C25839632ADB4E535891AD32004F0CAB4F69A738D3D244D8C8CF664A321A353A839920E79D94C000E29AD0921B5C4939BA089B86CB6CC1288982C66D6CD8A31319005247BFEF67B3E1F1E196466C0A0F3A7CE884C47C390404A021042604A249FF9EE6894B19031F8644449B10330884B7600858972230200A24CBA3231B939307DCE224324F1784A244A254EDD0CBC8232767865E411B84FC132671F8249ECB6C99863CACC89877092732DB2662208D319C24FFCF63C4091;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hA2A4F82A887646314C7B145124E8A746CA3A4C0683EF801B24C3119920E63249486224905B6242191221438A54CEF8CEF9998677C673CC4C625B068925A212CD6B264A3308C30A64030090E3134CF30C7B6A2193718844639A73399CE701CA43DCE98B84A21D2178234E69650328188811C88E58D58C24E7251C6327D1A67339CE038A5D2E329482B898918633198E042C6129494684A6F37BCE0381056358C25282311CD2E427EE10992848E5AD9046A6204111B1BA58034230D4148603392022219D292CE732491908988C894651194ECCAC45BCB85902485A52D32B892582E26ED0C40E60C319191A8926106A259688CB4411A8921A52F5574918EC893F33;
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'hDC98;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h9EAFFFC42A860001E55400150200AEC44A80158A24D8801CF3C7D3F0B400523552833CF7F67FD6AC04C83C00000432A431AB6AB936D967F70A64412CC04B982B09189800122604550628EA20D50164B7BDCEFFD112CBB7F8266189F0D109500C90231CE238CB1F082C2B68C544188E98C43C5E78E4980C89625410C90968D5AB44482EC33F3926435254C8C9379029A12D16A46EB46EAA80A8AA0A0AA2AAA020FC47CFC519EF77FAEC08F4D6413029048433F93209A885EA165C930141C1D99B60C1535354D4D535354D4C040000000444444444044400000000004444444400001803117A22D001515551150000444044004400044002D0309AD6301045550A;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hA8B0852B0315A10B5551515151151500404040488880400007C58189D630000227DFF1544002BFFC0009FBE5400800003EFBF9E55500020812AFFEF60810010007F3DFFCA8800EFFB890455E0000AA4B044454454810E1818001E43820A155555230C25468A88884400C22185E60000166100100401807A7522C19C50A187004B82053000000033000800000000600000000080758130000994DE281041A02514111109E180A6648E2149FA4252670CA68C4A689A249C3A8310901043249E98713249528529A50294E101C3E7000C7DC724794D083961EE500BE66C2070CC1F249B51408168AA59E0630ED249F70490434D012257CB4A8822A34694250728080;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h47C88C7DD5C98465C6376525A81ED2FC0CF84FF2D8597184A9BC260139CD91C4858CF80E08980467164CC92171612C82006C94C04C88B261E381B1BC104991F31B04304231EC008C25839632ADB4E535891AD32004F0CAB4F69A738D3D244D8C8CF664A321A353A839920E79D94C000E29AD0921B5C4939BA089B86CB6CC1288982C66D6CD8A31319005247BFEF67B3E1F1E196466C0A0F3A7CE884C47C390404A021042604A249FF9EE6894B19031F8644449B10330884B7600858972230200A24CBA3231B939307DCE224324F1784A244A254EDD0CBC8232767865E411B84FC132671F8249ECB6C99863CACC89877092732DB2662208D319C24FFCF63C4091;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hA2A4F82A887646314C7B145124E8A746CA3A4C0683EF801B24C3119920E63249486224905B6242191221438A54CEF8CEF9998677C673CC4C625B068925A212CD6B264A3308C30A64030090E3134CF30C7B6A2193718844639A73399CE701CA43DCE98B84A21D2178234E69650328188811C88E58D58C24E7251C6327D1A67339CE038A5D2E329482B898918633198E042C6129494684A6F37BCE0381056358C25282311CD2E427EE10992848E5AD9046A6204111B1BA58034230D4148603392022219D292CE732491908988C894651194ECCAC45BCB85902485A52D32B892582E26ED0C40E60C319191A8926106A259688CB4411A8921A52F5574918EC893F33;
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hDCF12AA364B264D02FFE03087EF4AE30C0615186031461800CC00C35126208B0489B9C169870E3C3870D9888D0330910C94F21E89049A4C6126913C0D29F2F4324D42519A24CD3420493AD6649A34290F0B71030E0080D03104582D310652C40B5980340C4114C1BAE3426011C162835218826982310D44C62111F1167788B06685B9726994220493528054C7C4820DD5382070B0548282E06C130CDCE044E510E16964D2414B4D529A63020C4B7F37DE999B9111199A1CEC183481992124FFCF73CEA89A198A030813E502794444F7CDE202869E700B8E31BF75930E497444A2249527BEC94040908032144CE475A336108F0F18C7867C79DB21CF0FD707800;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h4CCD3844012BCB20B1788621A72CF91889C86CB4E074986AD9889816819124C94484849128336C862032488109933443FC959E4D902718352773020D09920114C70E4064C9752306040C993464C9A322122105A2118819A934E4B088C7B37162324645230E49045A2608A4772D25D1521E5EE5D4C986972C5129845A20C20A91F2D25D35487965A5931130DB91128B1B0F9B11264A230704B2E20CD404AC108C66D37B936F39229118608463D9846322608224449B406E26CC90C51302D0322C8821336C6322125B10CC4440502248071989639971296066302B9868764F1A3799992B253255751952610486442A666568C24E009CA0248C4CA5E091204CAF05;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFE18A4921E432A01FF2780080884A2CD154CA210909C9A129910C920C1F7DF49F29226180905C527CCA5C6D0421E2121233B2B786222044C4E64F41AD489FB11349CF08CC49444CE620778826D319D73292F5BF972A9738999B3BBB2C3254624CB152080C38231D824A4B4522691906F0722F1312C92BA98D0520C261C9F8CA58482878581030882251C4213885910F02C446C9CE2A2382C88344CC89F120C412530D984E490440E480E49C8634234B229584D0E71A190733212E2C4F224C91266C491244B31333630E874C47E68C403927364622B205904093C5293341276C8C90A142824EAA5814E684B771556388950894A1CA7386382118F463918EC61DC;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h10A1429414924CE0288049C5E4404004422202203330BF003FC066198C222206CCCC44406794CCE01A9988083FBA01DFC4106FE44C7807E40BF80790007F8A0885564C00000AA00866EDD020020008840089210081472000100100100920881124201000002011022487AEAA08AA20A8A020AA0E39BFFFE2044282A23020C3FC7C245EB28C4C490136DA44100969A008056804B48105B58900969020B6800035CE122C361B52A0CA0036002898989520FC01400101032A05170E45124309F004203C0E7D76D3C5408D0C00571731D54DE7B725A001F80065121149E266626710A258B2784009020638A9E39EBBA0205044444045015150101C00810000A20200;
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # 
// ((!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & (((\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & 
// \PRGROM|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hDA8A;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~101 (
// Equation(s):
// \BUS|BUS_OUT[3]~101_combout  = (\BUS|BUS_OUT[5]~24_combout  & \RICOH|OAM|altsyncram_component|auto_generated|q_a [3])

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[5]~24_combout ),
	.datac(gnd),
	.datad(\RICOH|OAM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~101_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~101 .lut_mask = 16'hCC00;
defparam \BUS|BUS_OUT[3]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~102 (
// Equation(s):
// \BUS|BUS_OUT[3]~102_combout  = (\BUS|BUS_OUT[5]~26_combout  & ((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ) # ((\BUS|BUS_OUT[5]~25_combout )))) # (!\BUS|BUS_OUT[5]~26_combout  & (((!\BUS|BUS_OUT[5]~25_combout  & 
// \BUS|BUS_OUT[3]~101_combout ))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.datab(\BUS|BUS_OUT[5]~26_combout ),
	.datac(\BUS|BUS_OUT[5]~25_combout ),
	.datad(\BUS|BUS_OUT[3]~101_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~102_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~102 .lut_mask = 16'hCBC8;
defparam \BUS|BUS_OUT[3]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~103 (
// Equation(s):
// \BUS|BUS_OUT[3]~103_combout  = (\BUS|BUS_OUT[3]~102_combout  & ((\RICOH|pattern|altsyncram_component|auto_generated|q_a [3]) # ((!\BUS|BUS_OUT[5]~188_combout )))) # (!\BUS|BUS_OUT[3]~102_combout  & (((\BUS|BUS_OUT[3]~100_combout  & 
// \BUS|BUS_OUT[5]~188_combout ))))

	.dataa(\RICOH|pattern|altsyncram_component|auto_generated|q_a [3]),
	.datab(\BUS|BUS_OUT[3]~100_combout ),
	.datac(\BUS|BUS_OUT[3]~102_combout ),
	.datad(\BUS|BUS_OUT[5]~188_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~103_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~103 .lut_mask = 16'hACF0;
defparam \BUS|BUS_OUT[3]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[3]~104 (
// Equation(s):
// \BUS|BUS_OUT[3]~104_combout  = (\BUS|LessThan0~0_combout  & (\BUS|BUS_OUT[3]~103_combout  & ((\BUS|BUS_OUT[6]~30_combout )))) # (!\BUS|LessThan0~0_combout  & ((\SYSRAM|altsyncram_component|auto_generated|q_a [3]) # ((\BUS|BUS_OUT[3]~103_combout  & 
// \BUS|BUS_OUT[6]~30_combout ))))

	.dataa(\BUS|LessThan0~0_combout ),
	.datab(\BUS|BUS_OUT[3]~103_combout ),
	.datac(\SYSRAM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\BUS|BUS_OUT[6]~30_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[3]~104_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[3]~104 .lut_mask = 16'hDC50;
defparam \BUS|BUS_OUT[3]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
fiftyfivenm_lcell_comb \CPU|DL[3]~3 (
// Equation(s):
// \CPU|DL[3]~3_combout  = (\BUS|BUS_OUT[7]~32_combout  & ((\CPU|Selector36~6_combout ))) # (!\BUS|BUS_OUT[7]~32_combout  & (\BUS|BUS_OUT[3]~104_combout ))

	.dataa(gnd),
	.datab(\BUS|BUS_OUT[7]~32_combout ),
	.datac(\BUS|BUS_OUT[3]~104_combout ),
	.datad(\CPU|Selector36~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[3]~3 .lut_mask = 16'hFC30;
defparam \CPU|DL[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N20
fiftyfivenm_lcell_comb \CPU|IR~4 (
// Equation(s):
// \CPU|IR~4_combout  = (\CPU|DL[3]~3_combout  & !\CPU|NMICycle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[3]~3_combout ),
	.datad(\CPU|NMICycle~q ),
	.cin(gnd),
	.combout(\CPU|IR~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR~4 .lut_mask = 16'h00F0;
defparam \CPU|IR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N21
dffeas \CPU|IR[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR~4_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[3] .is_wysiwyg = "true";
defparam \CPU|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~8 (
// Equation(s):
// \CPU|mcode|Mux262~8_combout  = (\CPU|mcode|process_0~1_combout  & (\CPU|mcode|Mux172~0_combout )) # (!\CPU|mcode|process_0~1_combout  & (((\CPU|mcode|Equal17~0_combout  & \CPU|Equal0~1_combout ))))

	.dataa(\CPU|mcode|Mux172~0_combout ),
	.datab(\CPU|mcode|process_0~1_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~8 .lut_mask = 16'hB888;
defparam \CPU|mcode|Mux262~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N12
fiftyfivenm_lcell_comb \CPU|mcode|Write~0 (
// Equation(s):
// \CPU|mcode|Write~0_combout  = (\CPU|mcode|process_0~1_combout  & (((!\CPU|mcode|Mux182~0_combout )))) # (!\CPU|mcode|process_0~1_combout  & (\CPU|mcode|Equal17~0_combout  & (\CPU|Equal0~0_combout )))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|Equal0~0_combout ),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux182~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Write~0 .lut_mask = 16'h08F8;
defparam \CPU|mcode|Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~7 (
// Equation(s):
// \CPU|mcode|Mux262~7_combout  = (\CPU|tmpP~3_combout  & (((\CPU|mcode|Equal17~0_combout  & \CPU|Equal0~0_combout )))) # (!\CPU|tmpP~3_combout  & (\CPU|mcode|Write~0_combout ))

	.dataa(\CPU|mcode|Write~0_combout ),
	.datab(\CPU|tmpP~3_combout ),
	.datac(\CPU|mcode|Equal17~0_combout ),
	.datad(\CPU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~7 .lut_mask = 16'hE222;
defparam \CPU|mcode|Mux262~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~9 (
// Equation(s):
// \CPU|mcode|Mux262~9_combout  = (\CPU|IR [3] & (((\CPU|IR [4]) # (\CPU|mcode|Mux262~7_combout )))) # (!\CPU|IR [3] & (\CPU|mcode|Mux262~8_combout  & (!\CPU|IR [4])))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|mcode|Mux262~8_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux262~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~9 .lut_mask = 16'hAEA4;
defparam \CPU|mcode|Mux262~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N20
fiftyfivenm_lcell_comb \CPU|Equal0~7 (
// Equation(s):
// \CPU|Equal0~7_combout  = (\CPU|MCycle [2] & !\CPU|MCycle [1])

	.dataa(gnd),
	.datab(\CPU|MCycle [2]),
	.datac(gnd),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~7 .lut_mask = 16'h00CC;
defparam \CPU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N28
fiftyfivenm_lcell_comb \CPU|mcode|Write~1 (
// Equation(s):
// \CPU|mcode|Write~1_combout  = (\CPU|mcode|process_0~1_combout  & (((\CPU|Equal0~7_combout )))) # (!\CPU|mcode|process_0~1_combout  & (\CPU|mcode|Equal17~0_combout  & (\CPU|Equal0~6_combout )))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|Equal0~6_combout ),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|Equal0~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Write~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Write~1 .lut_mask = 16'hF808;
defparam \CPU|mcode|Write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~10 (
// Equation(s):
// \CPU|mcode|Mux262~10_combout  = (\CPU|mcode|Mux262~9_combout  & ((\CPU|mcode|Write~1_combout ) # ((!\CPU|IR [4])))) # (!\CPU|mcode|Mux262~9_combout  & (((\CPU|IR [4] & \CPU|mcode|Write~0_combout ))))

	.dataa(\CPU|mcode|Mux262~9_combout ),
	.datab(\CPU|mcode|Write~1_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Write~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~10 .lut_mask = 16'hDA8A;
defparam \CPU|mcode|Mux262~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~2 (
// Equation(s):
// \CPU|mcode|Mux262~2_combout  = (\CPU|MCycle [0] & ((\CPU|mcode|Equal17~0_combout ) # ((\CPU|MCycle [1])))) # (!\CPU|MCycle [0] & (((\CPU|mcode|process_0~1_combout  & !\CPU|MCycle [1]))))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~2 .lut_mask = 16'hCCB8;
defparam \CPU|mcode|Mux262~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~3 (
// Equation(s):
// \CPU|mcode|Mux262~3_combout  = (\CPU|IR [3]) # ((\CPU|mcode|Mux262~2_combout  & (\CPU|IR [0] & \CPU|MCycle [2])))

	.dataa(\CPU|mcode|Mux262~2_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~3 .lut_mask = 16'hF8F0;
defparam \CPU|mcode|Mux262~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux121~0 (
// Equation(s):
// \CPU|mcode|Mux121~0_combout  = (!\CPU|IR [6] & ((\CPU|MCycle [1]) # ((!\CPU|IR [5] & !\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux121~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux121~0 .lut_mask = 16'h00AB;
defparam \CPU|mcode|Mux121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux121~1 (
// Equation(s):
// \CPU|mcode|Mux121~1_combout  = (\CPU|mcode|Mux254~1_combout  & ((\CPU|IR [3] & (\CPU|mcode|Mux251~1_combout )) # (!\CPU|IR [3] & ((\CPU|mcode|Mux121~0_combout )))))

	.dataa(\CPU|mcode|Mux251~1_combout ),
	.datab(\CPU|mcode|Mux254~1_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux121~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux121~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux121~1 .lut_mask = 16'h8C80;
defparam \CPU|mcode|Mux121~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~4 (
// Equation(s):
// \CPU|mcode|Mux262~4_combout  = (\CPU|mcode|Mux262~3_combout  & (((\CPU|IR [0])))) # (!\CPU|mcode|Mux262~3_combout  & (\CPU|mcode|Mux121~1_combout  & (!\CPU|IR [0] & \CPU|mcode|Mux255~0_combout )))

	.dataa(\CPU|mcode|Mux262~3_combout ),
	.datab(\CPU|mcode|Mux121~1_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~4 .lut_mask = 16'hA4A0;
defparam \CPU|mcode|Mux262~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~11 (
// Equation(s):
// \CPU|mcode|Mux262~11_combout  = (\CPU|MCycle [2] & (!\CPU|MCycle [1] & ((\CPU|mcode|process_0~1_combout ) # (!\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|mcode|process_0~1_combout ),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~11 .lut_mask = 16'h008A;
defparam \CPU|mcode|Mux262~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~5 (
// Equation(s):
// \CPU|mcode|Mux262~5_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux262~11_combout ) # ((\CPU|mcode|Equal17~0_combout  & \CPU|Equal0~6_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|mcode|Equal17~0_combout ),
	.datac(\CPU|Equal0~6_combout ),
	.datad(\CPU|mcode|Mux262~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~5 .lut_mask = 16'hAA80;
defparam \CPU|mcode|Mux262~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux262~6 (
// Equation(s):
// \CPU|mcode|Mux262~6_combout  = (\CPU|IR [3] & ((\CPU|mcode|Mux262~4_combout  & (\CPU|mcode|Mux262~5_combout )) # (!\CPU|mcode|Mux262~4_combout  & ((\CPU|mcode|Mux121~1_combout ))))) # (!\CPU|IR [3] & (\CPU|mcode|Mux262~4_combout ))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|mcode|Mux262~4_combout ),
	.datac(\CPU|mcode|Mux262~5_combout ),
	.datad(\CPU|mcode|Mux121~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux262~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux262~6 .lut_mask = 16'hE6C4;
defparam \CPU|mcode|Mux262~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N0
fiftyfivenm_lcell_comb \CPU|WRn_i~0 (
// Equation(s):
// \CPU|WRn_i~0_combout  = (\CPU|RstCycle~q  & ((\CPU|IR [2] & (\CPU|mcode|Mux262~10_combout )) # (!\CPU|IR [2] & ((\CPU|mcode|Mux262~6_combout )))))

	.dataa(\CPU|RstCycle~q ),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Mux262~10_combout ),
	.datad(\CPU|mcode|Mux262~6_combout ),
	.cin(gnd),
	.combout(\CPU|WRn_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WRn_i~0 .lut_mask = 16'hA280;
defparam \CPU|WRn_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N1
dffeas \CPU|WRn_i (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|WRn_i~0_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|WRn_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|WRn_i .is_wysiwyg = "true";
defparam \CPU|WRn_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N0
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~32 (
// Equation(s):
// \BUS|BUS_OUT[7]~32_combout  = (\CPU|WRn_i~q  & !\CPU|Selector16~0_combout )

	.dataa(\CPU|WRn_i~q ),
	.datab(gnd),
	.datac(\CPU|Selector16~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~32 .lut_mask = 16'h0A0A;
defparam \BUS|BUS_OUT[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
fiftyfivenm_lcell_comb \CPU|IR~7 (
// Equation(s):
// \CPU|IR~7_combout  = (!\CPU|NMICycle~q  & ((\BUS|BUS_OUT[7]~32_combout  & ((\CPU|Selector34~6_combout ))) # (!\BUS|BUS_OUT[7]~32_combout  & (\BUS|BUS_OUT[5]~152_combout ))))

	.dataa(\CPU|NMICycle~q ),
	.datab(\BUS|BUS_OUT[7]~32_combout ),
	.datac(\BUS|BUS_OUT[5]~152_combout ),
	.datad(\CPU|Selector34~6_combout ),
	.cin(gnd),
	.combout(\CPU|IR~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR~7 .lut_mask = 16'h5410;
defparam \CPU|IR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N17
dffeas \CPU|IR[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR~7_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[5] .is_wysiwyg = "true";
defparam \CPU|IR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N16
fiftyfivenm_lcell_comb \CPU|mcode|Equal17~0 (
// Equation(s):
// \CPU|mcode|Equal17~0_combout  = (!\CPU|IR [5] & (\CPU|IR [7] & !\CPU|IR [6]))

	.dataa(gnd),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Equal17~0 .lut_mask = 16'h0030;
defparam \CPU|mcode|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N2
fiftyfivenm_lcell_comb \CPU|Break~0 (
// Equation(s):
// \CPU|Break~0_combout  = (!\CPU|mcode|Equal17~0_combout  & (\CPU|IR [4] & !\CPU|BAL [8]))

	.dataa(\CPU|mcode|Equal17~0_combout ),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(\CPU|BAL [8]),
	.cin(gnd),
	.combout(\CPU|Break~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Break~0 .lut_mask = 16'h0050;
defparam \CPU|Break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux294~0 (
// Equation(s):
// \CPU|mcode|Mux294~0_combout  = (!\CPU|IR [3] & (\CPU|Equal0~4_combout  & ((\CPU|mcode|Equal10~0_combout ) # (!\CPU|IR [1]))))

	.dataa(\CPU|mcode|Equal10~0_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [1]),
	.datad(\CPU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux294~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux294~0 .lut_mask = 16'h2300;
defparam \CPU|mcode|Mux294~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux294~1 (
// Equation(s):
// \CPU|mcode|Mux294~1_combout  = (\CPU|mcode|Mux294~0_combout ) # ((\CPU|mcode|Mux108~5_combout  & ((\CPU|mcode|Equal20~2_combout ) # (!\CPU|IR [1]))))

	.dataa(\CPU|mcode|Mux294~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Equal20~2_combout ),
	.datad(\CPU|mcode|Mux108~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux294~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux294~1 .lut_mask = 16'hFBAA;
defparam \CPU|mcode|Mux294~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux294~3 (
// Equation(s):
// \CPU|mcode|Mux294~3_combout  = (\CPU|mcode|Mux32~14_combout  & (((\CPU|mcode|Mux294~1_combout  & \CPU|mcode|Mux294~2_combout )) # (!\CPU|mcode|process_0~1_combout ))) # (!\CPU|mcode|Mux32~14_combout  & (\CPU|mcode|Mux294~1_combout  & 
// ((\CPU|mcode|Mux294~2_combout ))))

	.dataa(\CPU|mcode|Mux32~14_combout ),
	.datab(\CPU|mcode|Mux294~1_combout ),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux294~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux294~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux294~3 .lut_mask = 16'hCE0A;
defparam \CPU|mcode|Mux294~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
fiftyfivenm_lcell_comb \CPU|Add5~16 (
// Equation(s):
// \CPU|Add5~16_combout  = \CPU|Add5~15  $ (!\CPU|DL [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL [7]),
	.cin(\CPU|Add5~15 ),
	.combout(\CPU|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add5~16 .lut_mask = 16'hF00F;
defparam \CPU|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
fiftyfivenm_lcell_comb \CPU|Break~1 (
// Equation(s):
// \CPU|Break~1_combout  = (\CPU|Break~0_combout  & ((\CPU|mcode|Mux294~3_combout ) # ((\CPU|mcode|Mux291~4_combout  & !\CPU|Add5~16_combout )))) # (!\CPU|Break~0_combout  & (((\CPU|mcode|Mux291~4_combout  & !\CPU|Add5~16_combout ))))

	.dataa(\CPU|Break~0_combout ),
	.datab(\CPU|mcode|Mux294~3_combout ),
	.datac(\CPU|mcode|Mux291~4_combout ),
	.datad(\CPU|Add5~16_combout ),
	.cin(gnd),
	.combout(\CPU|Break~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Break~1 .lut_mask = 16'h88F8;
defparam \CPU|Break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~8 (
// Equation(s):
// \CPU|mcode|Mux250~8_combout  = (!\CPU|MCycle [1] & (!\CPU|IR [0] & (!\CPU|mcode|Mux109~0_combout  & \CPU|mcode|Mux255~0_combout )))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux109~0_combout ),
	.datad(\CPU|mcode|Mux255~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~8 .lut_mask = 16'h0100;
defparam \CPU|mcode|Mux250~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~7 (
// Equation(s):
// \CPU|mcode|Mux250~7_combout  = (\CPU|IR [0] & ((\CPU|MCycle [0]) # ((!\CPU|MCycle [1] & \CPU|mcode|process_0~1_combout ))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|MCycle [0]),
	.datad(\CPU|mcode|process_0~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~7 .lut_mask = 16'hC4C0;
defparam \CPU|mcode|Mux250~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~9 (
// Equation(s):
// \CPU|mcode|Mux250~9_combout  = (!\CPU|IR [3] & (\CPU|MCycle [2] & ((\CPU|mcode|Mux250~8_combout ) # (\CPU|mcode|Mux250~7_combout ))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|mcode|Mux250~8_combout ),
	.datac(\CPU|mcode|Mux250~7_combout ),
	.datad(\CPU|MCycle [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~9 .lut_mask = 16'h5400;
defparam \CPU|mcode|Mux250~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~10 (
// Equation(s):
// \CPU|mcode|Mux250~10_combout  = (\CPU|IR [3] & ((!\CPU|mcode|Mux214~0_combout ))) # (!\CPU|IR [3] & (\CPU|Equal0~6_combout ))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|Equal0~6_combout ),
	.datac(\CPU|mcode|Mux214~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~10 .lut_mask = 16'h4E4E;
defparam \CPU|mcode|Mux250~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~11 (
// Equation(s):
// \CPU|mcode|Mux250~11_combout  = (\CPU|mcode|Mux250~9_combout ) # ((\CPU|IR [0] & (\CPU|mcode|Mux250~10_combout  & \CPU|IR [4])))

	.dataa(\CPU|mcode|Mux250~9_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux250~10_combout ),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~11 .lut_mask = 16'hEAAA;
defparam \CPU|mcode|Mux250~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~5 (
// Equation(s):
// \CPU|mcode|Mux250~5_combout  = (!\CPU|IR [4] & ((\CPU|IR [1]) # (\CPU|IR [0])))

	.dataa(gnd),
	.datab(\CPU|IR [1]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~5 .lut_mask = 16'h00FC;
defparam \CPU|mcode|Mux250~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~3 (
// Equation(s):
// \CPU|mcode|Mux250~3_combout  = (!\CPU|MCycle [2] & (!\CPU|IR [4] & (\CPU|MCycle [1] & \CPU|MCycle [0])))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~3 .lut_mask = 16'h1000;
defparam \CPU|mcode|Mux250~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~4 (
// Equation(s):
// \CPU|mcode|Mux250~4_combout  = (\CPU|mcode|process_0~0_combout  & (\CPU|mcode|Mux172~0_combout  & (\CPU|IR [5]))) # (!\CPU|mcode|process_0~0_combout  & (((\CPU|mcode|Mux250~3_combout ))))

	.dataa(\CPU|mcode|process_0~0_combout ),
	.datab(\CPU|mcode|Mux172~0_combout ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|mcode|Mux250~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~4 .lut_mask = 16'hD580;
defparam \CPU|mcode|Mux250~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~2 (
// Equation(s):
// \CPU|mcode|Mux250~2_combout  = (\CPU|IR [4] & ((\CPU|mcode|Mux172~0_combout ) # ((\CPU|Equal0~7_combout  & \CPU|mcode|process_0~1_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|Equal0~7_combout ),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux172~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~2 .lut_mask = 16'hAA80;
defparam \CPU|mcode|Mux250~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~13 (
// Equation(s):
// \CPU|mcode|Mux250~13_combout  = (\CPU|mcode|Mux250~2_combout ) # ((!\CPU|IR [1] & (\CPU|mcode|Mux250~4_combout  & !\CPU|IR [0])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux250~4_combout ),
	.datac(\CPU|mcode|Mux250~2_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~13 .lut_mask = 16'hF0F4;
defparam \CPU|mcode|Mux250~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~6 (
// Equation(s):
// \CPU|mcode|Mux250~6_combout  = (\CPU|mcode|Mux32~4_combout  & ((\CPU|mcode|Mux250~13_combout ) # ((\CPU|mcode|Set_Addr_To~0_combout  & \CPU|mcode|Mux250~5_combout ))))

	.dataa(\CPU|mcode|Set_Addr_To~0_combout ),
	.datab(\CPU|mcode|Mux250~5_combout ),
	.datac(\CPU|mcode|Mux32~4_combout ),
	.datad(\CPU|mcode|Mux250~13_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~6 .lut_mask = 16'hF080;
defparam \CPU|mcode|Mux250~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux250~12 (
// Equation(s):
// \CPU|mcode|Mux250~12_combout  = (!\CPU|Break~1_combout  & ((\CPU|mcode|Mux250~6_combout ) # ((\CPU|mcode|Mux250~11_combout  & !\CPU|IR [2]))))

	.dataa(\CPU|Break~1_combout ),
	.datab(\CPU|mcode|Mux250~11_combout ),
	.datac(\CPU|mcode|Mux250~6_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux250~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux250~12 .lut_mask = 16'h5054;
defparam \CPU|mcode|Mux250~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N3
dffeas \CPU|Set_Addr_To_r.Set_Addr_To_BA (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|mcode|Mux250~12_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Set_Addr_To_r.Set_Addr_To_BA .is_wysiwyg = "true";
defparam \CPU|Set_Addr_To_r.Set_Addr_To_BA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
fiftyfivenm_lcell_comb \CPU|Selector26~1 (
// Equation(s):
// \CPU|Selector26~1_combout  = ((!\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & \CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q )) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q )

	.dataa(gnd),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|Set_Addr_To_r.Set_Addr_To_ZPG~q ),
	.cin(gnd),
	.combout(\CPU|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector26~1 .lut_mask = 16'h3F0F;
defparam \CPU|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
fiftyfivenm_lcell_comb \CPU|Selector27~0 (
// Equation(s):
// \CPU|Selector27~0_combout  = (\CPU|Selector26~0_combout  & (((\CPU|BAL [4]) # (\CPU|Selector26~1_combout )))) # (!\CPU|Selector26~0_combout  & (\CPU|S [4] & ((!\CPU|Selector26~1_combout ))))

	.dataa(\CPU|Selector26~0_combout ),
	.datab(\CPU|S [4]),
	.datac(\CPU|BAL [4]),
	.datad(\CPU|Selector26~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector27~0 .lut_mask = 16'hAAE4;
defparam \CPU|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
fiftyfivenm_lcell_comb \CPU|Selector27~1 (
// Equation(s):
// \CPU|Selector27~1_combout  = (\CPU|Selector26~1_combout  & ((\CPU|Selector27~0_combout  & (\CPU|PCAdder[4]~4_combout )) # (!\CPU|Selector27~0_combout  & ((\CPU|AD [4]))))) # (!\CPU|Selector26~1_combout  & (((\CPU|Selector27~0_combout ))))

	.dataa(\CPU|Selector26~1_combout ),
	.datab(\CPU|PCAdder[4]~4_combout ),
	.datac(\CPU|AD [4]),
	.datad(\CPU|Selector27~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector27~1 .lut_mask = 16'hDDA0;
defparam \CPU|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal0~8 (
// Equation(s):
// \RICOH|gfxbus|Equal0~8_combout  = (!\CPU|Selector17~0_combout  & (!\CPU|Selector27~1_combout  & \CPU|Selector18~0_combout ))

	.dataa(\CPU|Selector17~0_combout ),
	.datab(\CPU|Selector27~1_combout ),
	.datac(gnd),
	.datad(\CPU|Selector18~0_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal0~8 .lut_mask = 16'h1100;
defparam \RICOH|gfxbus|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal2~0 (
// Equation(s):
// \RICOH|gfxbus|Equal2~0_combout  = (\CPU|Selector30~1_combout  & !\CPU|Selector31~1_combout )

	.dataa(gnd),
	.datab(\CPU|Selector30~1_combout ),
	.datac(\CPU|Selector31~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal2~0 .lut_mask = 16'h0C0C;
defparam \RICOH|gfxbus|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
fiftyfivenm_lcell_comb \RICOH|gfxbus|Equal2~1 (
// Equation(s):
// \RICOH|gfxbus|Equal2~1_combout  = (\RICOH|gfxbus|Equal0~8_combout  & (\RICOH|gfxbus|Equal0~5_combout  & (!\CPU|Selector29~1_combout  & \RICOH|gfxbus|Equal2~0_combout )))

	.dataa(\RICOH|gfxbus|Equal0~8_combout ),
	.datab(\RICOH|gfxbus|Equal0~5_combout ),
	.datac(\CPU|Selector29~1_combout ),
	.datad(\RICOH|gfxbus|Equal2~0_combout ),
	.cin(gnd),
	.combout(\RICOH|gfxbus|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|gfxbus|Equal2~1 .lut_mask = 16'h0800;
defparam \RICOH|gfxbus|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR[11]~0 (
// Equation(s):
// \RICOH|VRAM_ADDR[11]~0_combout  = (\KEY[0]~input_o  & ((\CPU|WRn_i~q ) # (!\RICOH|gfxbus|Equal2~1_combout )))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\RICOH|gfxbus|Equal2~1_combout ),
	.datad(\CPU|WRn_i~q ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[11]~0 .lut_mask = 16'hCC0C;
defparam \RICOH|VRAM_ADDR[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
fiftyfivenm_lcell_comb \RICOH|VRAM_ADDR~4 (
// Equation(s):
// \RICOH|VRAM_ADDR~4_combout  = (\RICOH|VRAM_ADDR[11]~0_combout  & ((\RICOH|gfxbus|Equal6~0_combout  & (\CPU|DL[0]~0_combout )) # (!\RICOH|gfxbus|Equal6~0_combout  & ((\RICOH|Add0~0_combout )))))

	.dataa(\RICOH|VRAM_ADDR[11]~0_combout ),
	.datab(\CPU|DL[0]~0_combout ),
	.datac(\RICOH|Add0~0_combout ),
	.datad(\RICOH|gfxbus|Equal6~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VRAM_ADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VRAM_ADDR~4 .lut_mask = 16'h88A0;
defparam \RICOH|VRAM_ADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N25
dffeas \RICOH|VRAM_ADDR[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|VRAM_ADDR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|VRAM_ADDR[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|VRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|VRAM_ADDR[0] .is_wysiwyg = "true";
defparam \RICOH|VRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\RICOH|VRAM_ADDR [12],\RICOH|VRAM_ADDR [11],\RICOH|VRAM_ADDR [10],\RICOH|VRAM_ADDR [9],\RICOH|VRAM_ADDR [8],\RICOH|VRAM_ADDR [7],\RICOH|VRAM_ADDR [6],\RICOH|VRAM_ADDR [5],\RICOH|VRAM_ADDR [4],\RICOH|VRAM_ADDR [3],\RICOH|VRAM_ADDR [2],\RICOH|VRAM_ADDR [1],\RICOH|VRAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\RICOH|WideOr1~0_combout ,\RICOH|Selector2~2_combout ,\RICOH|Selector3~2_combout ,\RICOH|Selector4~2_combout ,\RICOH|Selector5~2_combout ,\RICOH|Selector6~2_combout ,\RICOH|Selector7~2_combout ,\RICOH|Selector8~2_combout ,\RICOH|Selector9~2_combout ,\~GND~combout ,
\RICOH|Selector11~3_combout ,\RICOH|Selector12~3_combout ,\RICOH|Selector13~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./MIF_FILES/dk-chr.mif";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ppu:RICOH|chr_rom:pattern|altsyncram:altsyncram_component|altsyncram_4uf2:auto_generated|ALTSYNCRAM";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h0018007F0101C0C0020000007F7CF3C3FFFFC0205F5E2FF5FC38E1DEA77AF830FF7FFFFFFEFC0000FFFEC8003E1100001F1F00007F7ED1415F5EFF25E1DEFF62FF7FFFFF3F3FFF80FEF80000FF37F018F8300000FFFFF098004200180000007F0000000000003F1FF7E7FEFC00000707FF5FFFEDFFFFE0803F3FFF480707F0F0FF5FC080FFFFBF8CF0EF0302E1DE0707FFFFFF7FE0803F0CC101F8F0000000000000FF5FFFFFFFFF80001F1FFFE2FFECF8780302FF91FFC2CF33FF47FF0F3F3FE080E0407F7FFCF8730000000F048000E3C3FFFFFF83FF87FF1FFF01FFFFF8F00700FFFFFFFFC0801F1FFCFC7F000000FF7E00001F1FFFFF800000000700FF7F;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFF0E0FF1FFF9FFFFFFE1E3F0FF0F07F08CE12000000000000F0F00000787EF4FC4040C787FFFFFFCE0000FF91010100FF000000000000FE0165E7D808FF311B10FF8CA500EF24703F0EFC703F0EFC1F1FF8F81F1FF8F87FBFFEFD7FBFFEFDFFFBFFEFFFFAFF2F20032007200F201E003C007900E602CC0298023002602280220000E600CC00980030006000C00080000100030007000F001E003C007900F300000002000000300030000C00000040007C0000000C0000004300070063007F000F003F00010030004E005E000E003E007F007F00400041003F0041007F007900010041001C00220036007C001E00300003003000380010003100460040001C;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h000100E0101070DC000000FF080000FF000100F8100000001FFFD6A2173FA0E00000141CF3F3ECECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000101B3FCFCF141C0000B73FEFEF0820B00000410000000000000000FFFFFFFFFFFFFFFF0000F0F00F0FF8F80A04000011C000600000000018C030060F0022221B64C00000607E787F6F0202FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007D00C03FFF80E0003D00C03FFF80E0FFFFFFFFFFFFFFFFFFFF0049F3F3F3F3001C00007FF1C4F4000000003FFF00E00F0FF0F0130CC8300F0FF0F00C1330C800000000120F48F000000000130F08F000000000100FC8F000000000120F48F0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFCFC0A000EFE0030023E303EE305E1D007008000D2EF7CFC0F0FE0E00E1FE0F0007960807F7BEF93040300007EFF26DE0000807000007CFE000030000FFFF2FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007F3FE3E1FFFA0F0E9F46FF77F8F8F3E9875BFF89C0C00701FFFEFFFFFFFA00001F0F80800702010000000000000000000000000100000000000004082010000300C010200804033000007E7FE39F0132A000F8FFF60E000000001FFF26DE07000000181F639F000000001C1F07F8070000003CBF639F000000003CBF07F807002000181FF60E00002000181F768E030080001F1FE39F000000003AA7639F00002000181FF60E;
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
fiftyfivenm_lcell_comb \RICOH|palette[22][1]~feeder (
// Equation(s):
// \RICOH|palette[22][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[22][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[22][1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[22][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N27
dffeas \RICOH|palette[22][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[22][1] .is_wysiwyg = "true";
defparam \RICOH|palette[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N19
dffeas \RICOH|palette[18][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[18][1] .is_wysiwyg = "true";
defparam \RICOH|palette[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~49 (
// Equation(s):
// \BUS|BUS_OUT[1]~49_combout  = (\RICOH|VRAM_ADDR [3] & (((\RICOH|VRAM_ADDR [2])))) # (!\RICOH|VRAM_ADDR [3] & ((\RICOH|VRAM_ADDR [2] & (\RICOH|palette[22][1]~q )) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|palette[18][1]~q )))))

	.dataa(\RICOH|palette[22][1]~q ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[18][1]~q ),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~49 .lut_mask = 16'hEE30;
defparam \BUS|BUS_OUT[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N3
dffeas \RICOH|palette[26][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[26][1] .is_wysiwyg = "true";
defparam \RICOH|palette[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
fiftyfivenm_lcell_comb \RICOH|palette[30][1]~feeder (
// Equation(s):
// \RICOH|palette[30][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[30][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[30][1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[30][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N19
dffeas \RICOH|palette[30][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[30][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[30][1] .is_wysiwyg = "true";
defparam \RICOH|palette[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~50 (
// Equation(s):
// \BUS|BUS_OUT[1]~50_combout  = (\BUS|BUS_OUT[1]~49_combout  & (((\RICOH|palette[30][1]~q )) # (!\RICOH|VRAM_ADDR [3]))) # (!\BUS|BUS_OUT[1]~49_combout  & (\RICOH|VRAM_ADDR [3] & (\RICOH|palette[26][1]~q )))

	.dataa(\BUS|BUS_OUT[1]~49_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[26][1]~q ),
	.datad(\RICOH|palette[30][1]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~50 .lut_mask = 16'hEA62;
defparam \BUS|BUS_OUT[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
fiftyfivenm_lcell_comb \RICOH|palette[23][1]~feeder (
// Equation(s):
// \RICOH|palette[23][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[1]~1_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[23][1]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N31
dffeas \RICOH|palette[23][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[23][1] .is_wysiwyg = "true";
defparam \RICOH|palette[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N13
dffeas \RICOH|palette[19][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[19][1] .is_wysiwyg = "true";
defparam \RICOH|palette[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
fiftyfivenm_lcell_comb \RICOH|palette[27][1]~feeder (
// Equation(s):
// \RICOH|palette[27][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[1]~1_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[27][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[27][1]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[27][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N21
dffeas \RICOH|palette[27][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[27][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[27][1] .is_wysiwyg = "true";
defparam \RICOH|palette[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~44 (
// Equation(s):
// \BUS|BUS_OUT[1]~44_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[27][1]~q ))) # (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[19][1]~q ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[19][1]~q ),
	.datad(\RICOH|palette[27][1]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~44 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N25
dffeas \RICOH|palette[31][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[31][1] .is_wysiwyg = "true";
defparam \RICOH|palette[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~45 (
// Equation(s):
// \BUS|BUS_OUT[1]~45_combout  = (\BUS|BUS_OUT[1]~44_combout  & (((\RICOH|palette[31][1]~q ) # (!\RICOH|VRAM_ADDR [2])))) # (!\BUS|BUS_OUT[1]~44_combout  & (\RICOH|palette[23][1]~q  & ((\RICOH|VRAM_ADDR [2]))))

	.dataa(\RICOH|palette[23][1]~q ),
	.datab(\BUS|BUS_OUT[1]~44_combout ),
	.datac(\RICOH|palette[31][1]~q ),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~45 .lut_mask = 16'hE2CC;
defparam \BUS|BUS_OUT[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N7
dffeas \RICOH|palette[17][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[17][1] .is_wysiwyg = "true";
defparam \RICOH|palette[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
fiftyfivenm_lcell_comb \RICOH|palette[25][1]~feeder (
// Equation(s):
// \RICOH|palette[25][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[25][1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N13
dffeas \RICOH|palette[25][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[25][1] .is_wysiwyg = "true";
defparam \RICOH|palette[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~46 (
// Equation(s):
// \BUS|BUS_OUT[1]~46_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[25][1]~q ))) # (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[17][1]~q ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[17][1]~q ),
	.datad(\RICOH|palette[25][1]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~46 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N31
dffeas \RICOH|palette[29][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[29][1] .is_wysiwyg = "true";
defparam \RICOH|palette[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
fiftyfivenm_lcell_comb \RICOH|palette[21][1]~feeder (
// Equation(s):
// \RICOH|palette[21][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[21][1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N21
dffeas \RICOH|palette[21][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[21][1] .is_wysiwyg = "true";
defparam \RICOH|palette[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~47 (
// Equation(s):
// \BUS|BUS_OUT[1]~47_combout  = (\RICOH|VRAM_ADDR [2] & ((\BUS|BUS_OUT[1]~46_combout  & (\RICOH|palette[29][1]~q )) # (!\BUS|BUS_OUT[1]~46_combout  & ((\RICOH|palette[21][1]~q ))))) # (!\RICOH|VRAM_ADDR [2] & (\BUS|BUS_OUT[1]~46_combout ))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\BUS|BUS_OUT[1]~46_combout ),
	.datac(\RICOH|palette[29][1]~q ),
	.datad(\RICOH|palette[21][1]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~47 .lut_mask = 16'hE6C4;
defparam \BUS|BUS_OUT[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~48 (
// Equation(s):
// \BUS|BUS_OUT[1]~48_combout  = (\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & (\BUS|BUS_OUT[1]~45_combout )) # (!\RICOH|VRAM_ADDR [1] & ((\BUS|BUS_OUT[1]~47_combout )))))

	.dataa(\BUS|BUS_OUT[1]~45_combout ),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|VRAM_ADDR [1]),
	.datad(\BUS|BUS_OUT[1]~47_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~48 .lut_mask = 16'h8C80;
defparam \BUS|BUS_OUT[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~51 (
// Equation(s):
// \BUS|BUS_OUT[1]~51_combout  = (\BUS|BUS_OUT[1]~48_combout ) # ((\BUS|BUS_OUT[1]~50_combout  & (\RICOH|VRAM_ADDR [1] & !\RICOH|VRAM_ADDR [0])))

	.dataa(\BUS|BUS_OUT[1]~50_combout ),
	.datab(\BUS|BUS_OUT[1]~48_combout ),
	.datac(\RICOH|VRAM_ADDR [1]),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~51 .lut_mask = 16'hCCEC;
defparam \BUS|BUS_OUT[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
fiftyfivenm_lcell_comb \RICOH|palette[13][1]~feeder (
// Equation(s):
// \RICOH|palette[13][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[13][1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N13
dffeas \RICOH|palette[13][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[13][1] .is_wysiwyg = "true";
defparam \RICOH|palette[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y31_N27
dffeas \RICOH|palette[15][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[15][1] .is_wysiwyg = "true";
defparam \RICOH|palette[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N23
dffeas \RICOH|palette[12][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[12][1] .is_wysiwyg = "true";
defparam \RICOH|palette[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
fiftyfivenm_lcell_comb \RICOH|palette[14][1]~feeder (
// Equation(s):
// \RICOH|palette[14][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[14][1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N17
dffeas \RICOH|palette[14][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[14][1] .is_wysiwyg = "true";
defparam \RICOH|palette[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~40 (
// Equation(s):
// \BUS|BUS_OUT[1]~40_combout  = (\RICOH|VRAM_ADDR [0] & (\RICOH|VRAM_ADDR [1])) # (!\RICOH|VRAM_ADDR [0] & ((\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[14][1]~q ))) # (!\RICOH|VRAM_ADDR [1] & (\RICOH|palette[12][1]~q ))))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[12][1]~q ),
	.datad(\RICOH|palette[14][1]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~40 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~41 (
// Equation(s):
// \BUS|BUS_OUT[1]~41_combout  = (\RICOH|VRAM_ADDR [0] & ((\BUS|BUS_OUT[1]~40_combout  & ((\RICOH|palette[15][1]~q ))) # (!\BUS|BUS_OUT[1]~40_combout  & (\RICOH|palette[13][1]~q )))) # (!\RICOH|VRAM_ADDR [0] & (((\BUS|BUS_OUT[1]~40_combout ))))

	.dataa(\RICOH|palette[13][1]~q ),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[15][1]~q ),
	.datad(\BUS|BUS_OUT[1]~40_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~41 .lut_mask = 16'hF388;
defparam \BUS|BUS_OUT[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N27
dffeas \RICOH|palette[0][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[0][1] .is_wysiwyg = "true";
defparam \RICOH|palette[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
fiftyfivenm_lcell_comb \RICOH|palette[1][1]~feeder (
// Equation(s):
// \RICOH|palette[1][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N19
dffeas \RICOH|palette[1][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[1][1] .is_wysiwyg = "true";
defparam \RICOH|palette[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~37 (
// Equation(s):
// \BUS|BUS_OUT[1]~37_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[1][1]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[0][1]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[0][1]~q ),
	.datad(\RICOH|palette[1][1]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~37 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N13
dffeas \RICOH|palette[3][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[3][1] .is_wysiwyg = "true";
defparam \RICOH|palette[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N12
fiftyfivenm_lcell_comb \RICOH|palette[2][1]~feeder (
// Equation(s):
// \RICOH|palette[2][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[2][1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N13
dffeas \RICOH|palette[2][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[2][1] .is_wysiwyg = "true";
defparam \RICOH|palette[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~38 (
// Equation(s):
// \BUS|BUS_OUT[1]~38_combout  = (\BUS|BUS_OUT[1]~37_combout  & (((\RICOH|palette[3][1]~q )) # (!\RICOH|VRAM_ADDR [1]))) # (!\BUS|BUS_OUT[1]~37_combout  & (\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[2][1]~q ))))

	.dataa(\BUS|BUS_OUT[1]~37_combout ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[3][1]~q ),
	.datad(\RICOH|palette[2][1]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~38 .lut_mask = 16'hE6A2;
defparam \BUS|BUS_OUT[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N3
dffeas \RICOH|palette[8][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[8][1] .is_wysiwyg = "true";
defparam \RICOH|palette[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
fiftyfivenm_lcell_comb \RICOH|palette[9][1]~feeder (
// Equation(s):
// \RICOH|palette[9][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[1]~1_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[9][1]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N17
dffeas \RICOH|palette[9][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[9][1] .is_wysiwyg = "true";
defparam \RICOH|palette[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~35 (
// Equation(s):
// \BUS|BUS_OUT[1]~35_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[9][1]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[8][1]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[8][1]~q ),
	.datad(\RICOH|palette[9][1]~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~35 .lut_mask = 16'hDC98;
defparam \BUS|BUS_OUT[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
fiftyfivenm_lcell_comb \RICOH|palette[10][1]~feeder (
// Equation(s):
// \RICOH|palette[10][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[10][1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N1
dffeas \RICOH|palette[10][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[10][1] .is_wysiwyg = "true";
defparam \RICOH|palette[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N7
dffeas \RICOH|palette[11][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[11][1] .is_wysiwyg = "true";
defparam \RICOH|palette[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~36 (
// Equation(s):
// \BUS|BUS_OUT[1]~36_combout  = (\BUS|BUS_OUT[1]~35_combout  & (((\RICOH|palette[11][1]~q ) # (!\RICOH|VRAM_ADDR [1])))) # (!\BUS|BUS_OUT[1]~35_combout  & (\RICOH|palette[10][1]~q  & ((\RICOH|VRAM_ADDR [1]))))

	.dataa(\BUS|BUS_OUT[1]~35_combout ),
	.datab(\RICOH|palette[10][1]~q ),
	.datac(\RICOH|palette[11][1]~q ),
	.datad(\RICOH|VRAM_ADDR [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~36 .lut_mask = 16'hE4AA;
defparam \BUS|BUS_OUT[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~39 (
// Equation(s):
// \BUS|BUS_OUT[1]~39_combout  = (\RICOH|VRAM_ADDR [3] & (((\RICOH|VRAM_ADDR [2]) # (\BUS|BUS_OUT[1]~36_combout )))) # (!\RICOH|VRAM_ADDR [3] & (\BUS|BUS_OUT[1]~38_combout  & (!\RICOH|VRAM_ADDR [2])))

	.dataa(\BUS|BUS_OUT[1]~38_combout ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|VRAM_ADDR [2]),
	.datad(\BUS|BUS_OUT[1]~36_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~39 .lut_mask = 16'hCEC2;
defparam \BUS|BUS_OUT[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
fiftyfivenm_lcell_comb \RICOH|palette[6][1]~feeder (
// Equation(s):
// \RICOH|palette[6][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[1]~1_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[6][1]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N25
dffeas \RICOH|palette[6][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[6][1] .is_wysiwyg = "true";
defparam \RICOH|palette[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N29
dffeas \RICOH|palette[4][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[4][1] .is_wysiwyg = "true";
defparam \RICOH|palette[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~33 (
// Equation(s):
// \BUS|BUS_OUT[1]~33_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|palette[6][1]~q ) # ((\RICOH|VRAM_ADDR [0])))) # (!\RICOH|VRAM_ADDR [1] & (((\RICOH|palette[4][1]~q  & !\RICOH|VRAM_ADDR [0]))))

	.dataa(\RICOH|palette[6][1]~q ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[4][1]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~33 .lut_mask = 16'hCCB8;
defparam \BUS|BUS_OUT[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
fiftyfivenm_lcell_comb \RICOH|palette[5][1]~feeder (
// Equation(s):
// \RICOH|palette[5][1]~feeder_combout  = \CPU|DL[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[5][1]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N25
dffeas \RICOH|palette[5][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[5][1] .is_wysiwyg = "true";
defparam \RICOH|palette[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N31
dffeas \RICOH|palette[7][1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[7][1] .is_wysiwyg = "true";
defparam \RICOH|palette[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~34 (
// Equation(s):
// \BUS|BUS_OUT[1]~34_combout  = (\BUS|BUS_OUT[1]~33_combout  & (((\RICOH|palette[7][1]~q ) # (!\RICOH|VRAM_ADDR [0])))) # (!\BUS|BUS_OUT[1]~33_combout  & (\RICOH|palette[5][1]~q  & ((\RICOH|VRAM_ADDR [0]))))

	.dataa(\BUS|BUS_OUT[1]~33_combout ),
	.datab(\RICOH|palette[5][1]~q ),
	.datac(\RICOH|palette[7][1]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~34 .lut_mask = 16'hE4AA;
defparam \BUS|BUS_OUT[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~42 (
// Equation(s):
// \BUS|BUS_OUT[1]~42_combout  = (\BUS|BUS_OUT[1]~39_combout  & ((\BUS|BUS_OUT[1]~41_combout ) # ((!\RICOH|VRAM_ADDR [2])))) # (!\BUS|BUS_OUT[1]~39_combout  & (((\RICOH|VRAM_ADDR [2] & \BUS|BUS_OUT[1]~34_combout ))))

	.dataa(\BUS|BUS_OUT[1]~41_combout ),
	.datab(\BUS|BUS_OUT[1]~39_combout ),
	.datac(\RICOH|VRAM_ADDR [2]),
	.datad(\BUS|BUS_OUT[1]~34_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~42 .lut_mask = 16'hBC8C;
defparam \BUS|BUS_OUT[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~43 (
// Equation(s):
// \BUS|BUS_OUT[1]~43_combout  = (\BUS|BUS_OUT[5]~3_combout  & (\RICOH|gfxbus|LessThan1~1_combout )) # (!\BUS|BUS_OUT[5]~3_combout  & ((\RICOH|gfxbus|LessThan1~1_combout  & (\BUS|BUS_OUT[1]~42_combout )) # (!\RICOH|gfxbus|LessThan1~1_combout  & 
// ((\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\BUS|BUS_OUT[5]~3_combout ),
	.datab(\RICOH|gfxbus|LessThan1~1_combout ),
	.datac(\BUS|BUS_OUT[1]~42_combout ),
	.datad(\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~43 .lut_mask = 16'hD9C8;
defparam \BUS|BUS_OUT[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~52 (
// Equation(s):
// \BUS|BUS_OUT[1]~52_combout  = (\BUS|BUS_OUT[5]~3_combout  & ((\BUS|BUS_OUT[1]~43_combout  & ((\BUS|BUS_OUT[1]~51_combout ))) # (!\BUS|BUS_OUT[1]~43_combout  & (\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [1])))) # (!\BUS|BUS_OUT[5]~3_combout  & 
// (((\BUS|BUS_OUT[1]~43_combout ))))

	.dataa(\BUS|BUS_OUT[5]~3_combout ),
	.datab(\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BUS|BUS_OUT[1]~51_combout ),
	.datad(\BUS|BUS_OUT[1]~43_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~52 .lut_mask = 16'hF588;
defparam \BUS|BUS_OUT[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~53 (
// Equation(s):
// \BUS|BUS_OUT[1]~53_combout  = (\BUS|BUS_OUT[5]~24_combout  & \RICOH|OAM|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|BUS_OUT[5]~24_combout ),
	.datad(\RICOH|OAM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~53 .lut_mask = 16'hF000;
defparam \BUS|BUS_OUT[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h8468ADA6DB51A008028102311F2C290448254A22417A814004220D1808C6083520073922480020400101318244100090B33698C0492DD68880B5A8620696440554388D08964431A251885228A8D530456A72818150C080A23041A9D0D082209144A230288C12420B11002190AD4E420303182486934C0010C610408810044080008150A04051420C033403312123505880D2052700086200444124438E60825043030804915812048890B3004640202480088200A800940092D12154809142342002868050681548561F22C3C8A24000828D016000AA0000880907021004AA24510010000846A2A0001140088020191246200803108482200188420801018540;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h088008230006110500C0154444DB20A541218440E0BC6C8A345A446214B7DF4480A35628A0055A946149A54B2508802000030185414A5000155110000510205A9100002144156200403428F4A147A4514304A0410240050200A20450058A110408010410212B220014302210088840052E0000510910510A13292200104C0A886588840444B8588012A922008132928880068902A056C318A92542818A8109005842980A5800A08A00084802C5A2A0554A811022440220A2245203488C4296F3D404855800416CB292A008202100454651C8550722E402A026220149100801804488022310114080510860602ACA200848440D0A1483A0040001084C81028146;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h002E12496182821400920100118804042188242908080083000140096124100102C054180D86D0012AD52280C42D001204848482200182A00100628008103022204423108202A0821075A440008A508B041440068C562D6028208A2B50021100810252280A0642C408482205100A088A641008520A08026084058224411C83861309161310B0210001281C20B400402200008052FAC04F803CF611441660442CA02289082A8A20A010A081385182520247048C3DEDB000550140D040414080098021200212125045016000289E286005312A10240010882000C18940850020000090003020441290A241004A515400A421009008000A10A10002800E843002ED;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h080080400082005A600102E024E62040A57746646EEA0CCA333878781E44446AAA884462371C67CC5E089EF432E59B8CF3974AD9AAE666604A666621866670C2CAA22E1EC1D7E00000EDC5621400030C21841120428A10A00C30A2082082043082260850000C3086104650F575454D4FCFCD4000047C00020002AA0414D8C3F31FCAA8282AAAB6DB6DB6DB6DB6DB6DB6D8C800000000000100000000000000209249DB6DB60004C80000000000001000000001000002092492492492492490305540016B1FF5601020004D0003019100303C20240000000400804804400404040248000442080004A8308A08A0C80D4EA94451A5413AAEAAFC0005A021402444;
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hB6FFFFC9EBFC0AA17FFF76DD9B76D12EF05A001AAB25BF1E5A6FDC3BC91F1771057CCCD64D99F2E404CF5055553F92A435296238CCD511C926B058C2226AC800A122885C52D3719706BA62B391429A1421AD225928C4CBF0B2A5049B06301B0ACAA2102790215F8C20B24E5115420042E894CC010A1004992073A3C5102CD9BB664A06055CA52A8B3041013A9A2077B011101627281A27402C8F7DC828A202810443F40001C88BF1A2411150C034259040A3F58A847DC8E80613D3D2536D6C00DC1B73C6DCF1B73C2DCF0B59DD15D9151115151959DDDDD51515D15D915111D11152231F9222E78D37B9D1D1CAEAAEEEAAEE00CCC8844739CEA6F1BC5C8DD871;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h450B2EF65DD92E97FBFF3737511551173735151B7F19D4A01FCB36AE974A07E2A8FC01B207E2781C4FCE03FFDFE87F70381F8A0373A07C0FE780FD066AFE607E07103F80200FCCE030DCC9D8B160CDD67ED7C77E4808814500A8A440890A1EBEA0410B0912121215584A58085F05500104001014852403C3000A8100A154502011150A1004285020A200110AA1500622D55AA447B1003D56C42D484D0004B9242242429F1424002B81420F02F08418217A6A41204828D060808503000281D5028108244085588142042180A0418A544020507210B00400001820400184208C802401201080A8B0DF55110090032808005A92081040008A08A091200A12001425;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h0094427C5A0C880004000840C0080040103D25F044540008A0C5036684802819110E8122440C9A12002A201414564C0204DB646C4904E4E872A0A32488488520080AB00509601545114A8A5EED22A1088C04091405017BB2A484000CA9022812030182408610839415452A081C866000AA105511A4428A008415086000C6A944140000844A162025100008A1284A211B140C10200220346895AA50100961008C4008610CA2AC028448403442280812D75000488025B4008858A421090101A4A8540C5B0041182AA21145040046A31C0091B4DA0040CA4955000206524A881724B0811042112DAA4B6D2AA4B2200410044B6292DB42A5408108614214200221D4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hB8B3008814195081824C965815822C070ED046240C104064346204300128628D6080C01826D07026AD118A0B1710BB003B441885D885DA2090720AC09000808020480C51C2901B206810524622401198D1804065180202402B104021011C0BA01C2E03A8E345903955622C15882C4156082508054718152840152817DA20804202380B2590021650AE444750CE74443908C0A84402D6E180C602380C4141718150AD46850502D9E282D6AF0502104A82B89AA2A08AAB405155095F970B06020091154900824808900205400001A564A042808A14002114100401408422081200048E8020020000200AA100808404014002A00120100889549C44400162850810;
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hB6FFFFC9EBFC0AA17FFF76DD9B76D12EF05A001AAB25BF1E5A6FDC3BC91F1771057CCCD64D99F2E404CF5055553F92A435296238CCD511C926B058C2226AC800A122885C52D3719706BA62B391429A1421AD225928C4CBF0B2A5049B06301B0ACAA2102790215F8C20B24E5115420042E894CC010A1004992073A3C5102CD9BB664A06055CA52A8B3041013A9A2077B011101627281A27402C8F7DC828A202810443F40001C88BF1A2411150C034259040A3F58A847DC8E80613D3D2536D6C00DC1B73C6DCF1B73C2DCF0B59DD15D9151115151959DDDDD51515D15D915111D11152231F9222E78D37B9D1D1CAEAAEEEAAEE00CCC8844739CEA6F1BC5C8DD871;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h450B2EF65DD92E97FBFF3737511551173735151B7F19D4A01FCB36AE974A07E2A8FC01B207E2781C4FCE03FFDFE87F70381F8A0373A07C0FE780FD066AFE607E07103F80200FCCE030DCC9D8B160CDD67ED7C77E4808814500A8A440890A1EBEA0410B0912121215584A58085F05500104001014852403C3000A8100A154502011150A1004285020A200110AA1500622D55AA447B1003D56C42D484D0004B9242242429F1424002B81420F02F08418217A6A41204828D060808503000281D5028108244085588142042180A0418A544020507210B00400001820400184208C802401201080A8B0DF55110090032808005A92081040008A08A091200A12001425;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h0094427C5A0C880004000840C0080040103D25F044540008A0C5036684802819110E8122440C9A12002A201414564C0204DB646C4904E4E872A0A32488488520080AB00509601545114A8A5EED22A1088C04091405017BB2A484000CA9022812030182408610839415452A081C866000AA105511A4428A008415086000C6A944140000844A162025100008A1284A211B140C10200220346895AA50100961008C4008610CA2AC028448403442280812D75000488025B4008858A421090101A4A8540C5B0041182AA21145040046A31C0091B4DA0040CA4955000206524A881724B0811042112DAA4B6D2AA4B2200410044B6292DB42A5408108614214200221D4;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hB8B3008814195081824C965815822C070ED046240C104064346204300128628D6080C01826D07026AD118A0B1710BB003B441885D885DA2090720AC09000808020480C51C2901B206810524622401198D1804065180202402B104021011C0BA01C2E03A8E345903955622C15882C4156082508054718152840152817DA20804202380B2590021650AE444750CE74443908C0A84402D6E180C602380C4141718150AD46850502D9E282D6AF0502104A82B89AA2A08AAB405155095F970B06020091154900824808900205400001A564A042808A14002114100401408422081200048E8020020000200AA100808404014002A00120100889549C44400162850810;
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h8468ADA6DB51A008028102311F2C290448254A22417A814004220D1808C6083520073922480020400101318244100090B33698C0492DD68880B5A8620696440554388D08964431A251885228A8D530456A72818150C080A23041A9D0D082209144A230288C12420B11002190AD4E420303182486934C0010C610408810044080008150A04051420C033403312123505880D2052700086200444124438E60825043030804915812048890B3004640202480088200A800940092D12154809142342002868050681548561F22C3C8A24000828D016000AA0000880907021004AA24510010000846A2A0001140088020191246200803108482200188420801018540;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h088008230006110500C0154444DB20A541218440E0BC6C8A345A446214B7DF4480A35628A0055A946149A54B2508802000030185414A5000155110000510205A9100002144156200403428F4A147A4514304A0410240050200A20450058A110408010410212B220014302210088840052E0000510910510A13292200104C0A886588840444B8588012A922008132928880068902A056C318A92542818A8109005842980A5800A08A00084802C5A2A0554A811022440220A2245203488C4296F3D404855800416CB292A008202100454651C8550722E402A026220149100801804488022310114080510860602ACA200848440D0A1483A0040001084C81028146;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h002E12496182821400920100118804042188242908080083000140096124100102C054180D86D0012AD52280C42D001204848482200182A00100628008103022204423108202A0821075A440008A508B041440068C562D6028208A2B50021100810252280A0642C408482205100A088A641008520A08026084058224411C83861309161310B0210001281C20B400402200008052FAC04F803CF611441660442CA02289082A8A20A010A081385182520247048C3DEDB000550140D040414080098021200212125045016000289E286005312A10240010882000C18940850020000090003020441290A241004A515400A421009008000A10A10002800E843002ED;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h080080400082005A600102E024E62040A57746646EEA0CCA333878781E44446AAA884462371C67CC5E089EF432E59B8CF3974AD9AAE666604A666621866670C2CAA22E1EC1D7E00000EDC5621400030C21841120428A10A00C30A2082082043082260850000C3086104650F575454D4FCFCD4000047C00020002AA0414D8C3F31FCAA8282AAAB6DB6DB6DB6DB6DB6DB6D8C800000000000100000000000000209249DB6DB60004C80000000000001000000001000002092492492492492490305540016B1FF5601020004D0003019100303C20240000000400804804400404040248000442080004A8308A08A0C80D4EA94451A5413AAEAAFC0005A021402444;
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\PRGROM|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'hEE50;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & 
// ((\PRGROM|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & (\PRGROM|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hCFA0;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~54 (
// Equation(s):
// \BUS|BUS_OUT[1]~54_combout  = (\BUS|BUS_OUT[5]~26_combout  & ((\BUS|BUS_OUT[5]~25_combout ) # ((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout )))) # (!\BUS|BUS_OUT[5]~26_combout  & (!\BUS|BUS_OUT[5]~25_combout  & 
// (\BUS|BUS_OUT[1]~53_combout )))

	.dataa(\BUS|BUS_OUT[5]~26_combout ),
	.datab(\BUS|BUS_OUT[5]~25_combout ),
	.datac(\BUS|BUS_OUT[1]~53_combout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~54 .lut_mask = 16'hBA98;
defparam \BUS|BUS_OUT[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~55 (
// Equation(s):
// \BUS|BUS_OUT[1]~55_combout  = (\BUS|BUS_OUT[1]~54_combout  & ((\RICOH|pattern|altsyncram_component|auto_generated|q_a [1]) # ((!\BUS|BUS_OUT[5]~188_combout )))) # (!\BUS|BUS_OUT[1]~54_combout  & (((\BUS|BUS_OUT[1]~52_combout  & \BUS|BUS_OUT[5]~188_combout 
// ))))

	.dataa(\RICOH|pattern|altsyncram_component|auto_generated|q_a [1]),
	.datab(\BUS|BUS_OUT[1]~52_combout ),
	.datac(\BUS|BUS_OUT[1]~54_combout ),
	.datad(\BUS|BUS_OUT[5]~188_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~55 .lut_mask = 16'hACF0;
defparam \BUS|BUS_OUT[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[1]~56 (
// Equation(s):
// \BUS|BUS_OUT[1]~56_combout  = (\BUS|BUS_OUT[1]~55_combout  & ((\BUS|BUS_OUT[6]~30_combout ) # ((\SYSRAM|altsyncram_component|auto_generated|q_a [1] & !\BUS|LessThan0~0_combout )))) # (!\BUS|BUS_OUT[1]~55_combout  & 
// (((\SYSRAM|altsyncram_component|auto_generated|q_a [1] & !\BUS|LessThan0~0_combout ))))

	.dataa(\BUS|BUS_OUT[1]~55_combout ),
	.datab(\BUS|BUS_OUT[6]~30_combout ),
	.datac(\SYSRAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\BUS|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[1]~56 .lut_mask = 16'h88F8;
defparam \BUS|BUS_OUT[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
fiftyfivenm_lcell_comb \CPU|DL[1]~1 (
// Equation(s):
// \CPU|DL[1]~1_combout  = (\BUS|BUS_OUT[7]~32_combout  & ((\CPU|Selector38~6_combout ))) # (!\BUS|BUS_OUT[7]~32_combout  & (\BUS|BUS_OUT[1]~56_combout ))

	.dataa(\BUS|BUS_OUT[1]~56_combout ),
	.datab(\BUS|BUS_OUT[7]~32_combout ),
	.datac(gnd),
	.datad(\CPU|Selector38~6_combout ),
	.cin(gnd),
	.combout(\CPU|DL[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[1]~1 .lut_mask = 16'hEE22;
defparam \CPU|DL[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
fiftyfivenm_lcell_comb \CPU|IR~1 (
// Equation(s):
// \CPU|IR~1_combout  = (!\CPU|NMICycle~q  & \CPU|DL[1]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|NMICycle~q ),
	.datad(\CPU|DL[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|IR~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR~1 .lut_mask = 16'h0F00;
defparam \CPU|IR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N5
dffeas \CPU|IR[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[1] .is_wysiwyg = "true";
defparam \CPU|IR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux244~0 (
// Equation(s):
// \CPU|mcode|Mux244~0_combout  = (\CPU|IR [1] & (\CPU|IR [2] & ((\CPU|IR [6]) # (!\CPU|IR [7]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|IR [2]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux244~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux244~0 .lut_mask = 16'hA020;
defparam \CPU|mcode|Mux244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux244~3 (
// Equation(s):
// \CPU|mcode|Mux244~3_combout  = (\CPU|mcode|Mux32~5_combout  & ((\CPU|IR [0]) # ((\CPU|mcode|Mux255~0_combout  & !\CPU|IR [7]))))

	.dataa(\CPU|mcode|Mux32~5_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux255~0_combout ),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux244~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux244~3 .lut_mask = 16'h88A8;
defparam \CPU|mcode|Mux244~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N4
fiftyfivenm_lcell_comb \CPU|mcode|Mux244~1 (
// Equation(s):
// \CPU|mcode|Mux244~1_combout  = (\CPU|mcode|process_0~0_combout  & (!\CPU|IR [0] & (\CPU|mcode|Mux255~0_combout  & \CPU|IR [5])))

	.dataa(\CPU|mcode|process_0~0_combout ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux255~0_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux244~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux244~1 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux244~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N6
fiftyfivenm_lcell_comb \CPU|mcode|Mux244~2 (
// Equation(s):
// \CPU|mcode|Mux244~2_combout  = (\CPU|IR [3] & ((\CPU|mcode|Mux244~1_combout ) # ((\CPU|IR [4] & !\CPU|Equal11~5_combout ))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|mcode|Mux244~1_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux244~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux244~2 .lut_mask = 16'h88A8;
defparam \CPU|mcode|Mux244~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux244~4 (
// Equation(s):
// \CPU|mcode|Mux244~4_combout  = (\CPU|mcode|Mux244~3_combout ) # ((\CPU|mcode|Mux244~2_combout ) # ((\CPU|mcode|Mux244~0_combout  & !\CPU|mcode|Mux264~11_combout )))

	.dataa(\CPU|mcode|Mux244~0_combout ),
	.datab(\CPU|mcode|Mux244~3_combout ),
	.datac(\CPU|mcode|Mux244~2_combout ),
	.datad(\CPU|mcode|Mux264~11_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux244~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux244~4 .lut_mask = 16'hFCFE;
defparam \CPU|mcode|Mux244~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N20
fiftyfivenm_lcell_comb \CPU|mcode|Mux106~0 (
// Equation(s):
// \CPU|mcode|Mux106~0_combout  = (\CPU|IR [1]) # ((\CPU|IR [0]) # ((!\CPU|IR [3] & \CPU|IR [6])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux106~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux106~0 .lut_mask = 16'hEFEE;
defparam \CPU|mcode|Mux106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux246~2 (
// Equation(s):
// \CPU|mcode|Mux246~2_combout  = (!\CPU|IR [0] & ((\CPU|IR [5]) # ((\CPU|mcode|Mux106~0_combout ) # (!\CPU|mcode|Mux265~5_combout ))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|mcode|Mux265~5_combout ),
	.datad(\CPU|mcode|Mux106~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux246~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux246~2 .lut_mask = 16'h3323;
defparam \CPU|mcode|Mux246~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux246~3 (
// Equation(s):
// \CPU|mcode|Mux246~3_combout  = (\CPU|IR [4] & (((!\CPU|IR [3])))) # (!\CPU|IR [4] & ((\CPU|IR [0]) # ((\CPU|IR [1] & !\CPU|IR [3]))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [3]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux246~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux246~3 .lut_mask = 16'h3F32;
defparam \CPU|mcode|Mux246~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux246~0 (
// Equation(s):
// \CPU|mcode|Mux246~0_combout  = (\CPU|IR [1]) # ((\CPU|IR [0]) # ((\CPU|IR [7]) # (!\CPU|IR [6])))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux246~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux246~0 .lut_mask = 16'hFEFF;
defparam \CPU|mcode|Mux246~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux246~1 (
// Equation(s):
// \CPU|mcode|Mux246~1_combout  = (\CPU|IR [2] & ((\CPU|IR [4] & (!\CPU|IR [3])) # (!\CPU|IR [4] & (\CPU|IR [3] & \CPU|mcode|Mux246~0_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux246~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux246~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux246~1 .lut_mask = 16'h4808;
defparam \CPU|mcode|Mux246~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux246~4 (
// Equation(s):
// \CPU|mcode|Mux246~4_combout  = (\CPU|mcode|Mux246~1_combout ) # ((!\CPU|IR [2] & ((\CPU|mcode|Mux246~2_combout ) # (\CPU|mcode|Mux246~3_combout ))))

	.dataa(\CPU|mcode|Mux246~2_combout ),
	.datab(\CPU|mcode|Mux246~3_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux246~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux246~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux246~4 .lut_mask = 16'hFF0E;
defparam \CPU|mcode|Mux246~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N10
fiftyfivenm_lcell_comb \CPU|Equal13~0 (
// Equation(s):
// \CPU|Equal13~0_combout  = (\CPU|mcode|Mux244~4_combout  & (\CPU|MCycle [2] & (\CPU|MCycle [0] $ (\CPU|mcode|Mux246~4_combout )))) # (!\CPU|mcode|Mux244~4_combout  & (!\CPU|MCycle [2] & (\CPU|MCycle [0] $ (\CPU|mcode|Mux246~4_combout ))))

	.dataa(\CPU|mcode|Mux244~4_combout ),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|mcode|Mux246~4_combout ),
	.cin(gnd),
	.combout(\CPU|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal13~0 .lut_mask = 16'h2184;
defparam \CPU|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux105~0 (
// Equation(s):
// \CPU|mcode|Mux105~0_combout  = (\CPU|IR [0]) # ((!\CPU|IR [3] & ((\CPU|IR [5]) # (\CPU|IR [6]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [0]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux105~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux105~0 .lut_mask = 16'hF5F4;
defparam \CPU|mcode|Mux105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N12
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~2 (
// Equation(s):
// \CPU|mcode|Mux245~2_combout  = (\CPU|mcode|Mux255~0_combout  & (!\CPU|IR [7] & (!\CPU|mcode|Mux105~0_combout  & \CPU|Equal11~5_combout )))

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux105~0_combout ),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~2 .lut_mask = 16'h0200;
defparam \CPU|mcode|Mux245~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~3 (
// Equation(s):
// \CPU|mcode|Mux245~3_combout  = (\CPU|IR [1] & (((!\CPU|mcode|process_0~1_combout )))) # (!\CPU|IR [1] & (((!\CPU|IR [5])) # (!\CPU|mcode|process_0~0_combout )))

	.dataa(\CPU|mcode|process_0~0_combout ),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~3 .lut_mask = 16'h1D3F;
defparam \CPU|mcode|Mux245~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~4 (
// Equation(s):
// \CPU|mcode|Mux245~4_combout  = (\CPU|IR [4] & (((\CPU|mcode|process_0~1_combout )))) # (!\CPU|IR [4] & (\CPU|IR [2] & ((\CPU|mcode|Mux245~3_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux245~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~4 .lut_mask = 16'hE4A0;
defparam \CPU|mcode|Mux245~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~5 (
// Equation(s):
// \CPU|mcode|Mux245~5_combout  = (\CPU|IR [2] & (((\CPU|mcode|Mux245~4_combout )))) # (!\CPU|IR [2] & ((\CPU|mcode|Mux245~2_combout ) # ((\CPU|IR [0] & \CPU|mcode|Mux245~4_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Mux245~2_combout ),
	.datad(\CPU|mcode|Mux245~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~5 .lut_mask = 16'hFE30;
defparam \CPU|mcode|Mux245~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~12 (
// Equation(s):
// \CPU|mcode|Mux245~12_combout  = (\CPU|IR [1] & ((\CPU|mcode|Equal10~1_combout  & ((\CPU|IR [2]))) # (!\CPU|mcode|Equal10~1_combout  & (\CPU|IR [0] & !\CPU|IR [2])))) # (!\CPU|IR [1] & (((\CPU|IR [2]))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Equal10~1_combout ),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~12 .lut_mask = 16'hF308;
defparam \CPU|mcode|Mux245~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux0~1 (
// Equation(s):
// \CPU|mcode|Mux0~1_combout  = \CPU|IR [5] $ (((\CPU|IR [6] & (!\CPU|P [6])) # (!\CPU|IR [6] & ((!\CPU|P [7])))))

	.dataa(\CPU|P [6]),
	.datab(\CPU|P [7]),
	.datac(\CPU|IR [6]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux0~1 .lut_mask = 16'hAC53;
defparam \CPU|mcode|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux0~0 (
// Equation(s):
// \CPU|mcode|Mux0~0_combout  = \CPU|IR [5] $ (((\CPU|IR [6] & ((!\CPU|P [1]))) # (!\CPU|IR [6] & (!\CPU|P [0]))))

	.dataa(\CPU|P [0]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|P [1]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux0~0 .lut_mask = 16'hC399;
defparam \CPU|mcode|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux0~2 (
// Equation(s):
// \CPU|mcode|Mux0~2_combout  = (\CPU|IR [7] & ((\CPU|mcode|Mux0~0_combout ))) # (!\CPU|IR [7] & (\CPU|mcode|Mux0~1_combout ))

	.dataa(\CPU|IR [7]),
	.datab(\CPU|mcode|Mux0~1_combout ),
	.datac(gnd),
	.datad(\CPU|mcode|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux0~2 .lut_mask = 16'hEE44;
defparam \CPU|mcode|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~6 (
// Equation(s):
// \CPU|mcode|Mux245~6_combout  = (\CPU|IR [2]) # ((\CPU|IR [4] & (\CPU|mcode|Mux0~2_combout  & !\CPU|IR [0])))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [2]),
	.datac(\CPU|mcode|Mux0~2_combout ),
	.datad(\CPU|IR [0]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~6 .lut_mask = 16'hCCEC;
defparam \CPU|mcode|Mux245~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~7 (
// Equation(s):
// \CPU|mcode|Mux245~7_combout  = ((\CPU|IR [7]) # ((\CPU|mcode|Mux105~0_combout ) # (!\CPU|Equal11~5_combout ))) # (!\CPU|mcode|Mux255~0_combout )

	.dataa(\CPU|mcode|Mux255~0_combout ),
	.datab(\CPU|IR [7]),
	.datac(\CPU|mcode|Mux105~0_combout ),
	.datad(\CPU|Equal11~5_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~7 .lut_mask = 16'hFDFF;
defparam \CPU|mcode|Mux245~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~8 (
// Equation(s):
// \CPU|mcode|Mux245~8_combout  = ((\CPU|IR [0] & \CPU|mcode|process_0~1_combout )) # (!\CPU|mcode|Mux245~7_combout )

	.dataa(\CPU|IR [0]),
	.datab(gnd),
	.datac(\CPU|mcode|process_0~1_combout ),
	.datad(\CPU|mcode|Mux245~7_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~8 .lut_mask = 16'hA0FF;
defparam \CPU|mcode|Mux245~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~9 (
// Equation(s):
// \CPU|mcode|Mux245~9_combout  = (!\CPU|IR [1] & ((\CPU|mcode|Mux245~6_combout ) # ((!\CPU|IR [4] & \CPU|mcode|Mux245~8_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux245~6_combout ),
	.datad(\CPU|mcode|Mux245~8_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~9 .lut_mask = 16'h3130;
defparam \CPU|mcode|Mux245~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N14
fiftyfivenm_lcell_comb \CPU|mcode|Mux245~10 (
// Equation(s):
// \CPU|mcode|Mux245~10_combout  = (\CPU|IR [3] & (\CPU|mcode|Mux245~5_combout )) # (!\CPU|IR [3] & (((\CPU|mcode|Mux245~12_combout ) # (\CPU|mcode|Mux245~9_combout ))))

	.dataa(\CPU|mcode|Mux245~5_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|mcode|Mux245~12_combout ),
	.datad(\CPU|mcode|Mux245~9_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux245~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux245~10 .lut_mask = 16'hBBB8;
defparam \CPU|mcode|Mux245~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N16
fiftyfivenm_lcell_comb \CPU|process_4~2 (
// Equation(s):
// \CPU|process_4~2_combout  = (\CPU|Break~1_combout ) # ((\CPU|Equal13~0_combout  & (\CPU|MCycle [1] $ (!\CPU|mcode|Mux245~10_combout ))))

	.dataa(\CPU|Equal13~0_combout ),
	.datab(\CPU|MCycle [1]),
	.datac(\CPU|Break~1_combout ),
	.datad(\CPU|mcode|Mux245~10_combout ),
	.cin(gnd),
	.combout(\CPU|process_4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|process_4~2 .lut_mask = 16'hF8F2;
defparam \CPU|process_4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y22_N0
fiftyfivenm_lcell_comb \CPU|MCycle~2 (
// Equation(s):
// \CPU|MCycle~2_combout  = (!\CPU|process_4~2_combout  & (\CPU|MCycle [2] $ (((!\CPU|MCycle [0] & \CPU|MCycle [1])))))

	.dataa(\CPU|process_4~2_combout ),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|MCycle [1]),
	.cin(gnd),
	.combout(\CPU|MCycle~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MCycle~2 .lut_mask = 16'h4150;
defparam \CPU|MCycle~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y22_N1
dffeas \CPU|MCycle[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|MCycle~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MCycle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MCycle[2] .is_wysiwyg = "true";
defparam \CPU|MCycle[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
fiftyfivenm_lcell_comb \CPU|Equal0~0 (
// Equation(s):
// \CPU|Equal0~0_combout  = (!\CPU|MCycle [2] & (\CPU|MCycle [1] & \CPU|MCycle [0]))

	.dataa(\CPU|MCycle [2]),
	.datab(gnd),
	.datac(\CPU|MCycle [1]),
	.datad(\CPU|MCycle [0]),
	.cin(gnd),
	.combout(\CPU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal0~0 .lut_mask = 16'h5000;
defparam \CPU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
fiftyfivenm_lcell_comb \CPU|mcode|Mux291~4 (
// Equation(s):
// \CPU|mcode|Mux291~4_combout  = (\CPU|Equal0~0_combout  & (\CPU|Equal11~5_combout  & (!\CPU|IR [3] & \CPU|Equal11~4_combout )))

	.dataa(\CPU|Equal0~0_combout ),
	.datab(\CPU|Equal11~5_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|Equal11~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux291~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux291~4 .lut_mask = 16'h0800;
defparam \CPU|mcode|Mux291~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
fiftyfivenm_lcell_comb \CPU|PC[12]~15 (
// Equation(s):
// \CPU|PC[12]~15_combout  = (\CPU|mcode|Mux291~4_combout  & \CPU|Add5~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|mcode|Mux291~4_combout ),
	.datad(\CPU|Add5~16_combout ),
	.cin(gnd),
	.combout(\CPU|PC[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[12]~15 .lut_mask = 16'hF000;
defparam \CPU|PC[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
fiftyfivenm_lcell_comb \CPU|PC[12]~16 (
// Equation(s):
// \CPU|PC[12]~16_combout  = (\CPU|mcode|Mux265~4_combout ) # ((\CPU|mcode|Mux266~10_combout  & ((!\CPU|DL [7]) # (!\CPU|PC[12]~15_combout ))))

	.dataa(\CPU|PC[12]~15_combout ),
	.datab(\CPU|mcode|Mux265~4_combout ),
	.datac(\CPU|mcode|Mux266~10_combout ),
	.datad(\CPU|DL [7]),
	.cin(gnd),
	.combout(\CPU|PC[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[12]~16 .lut_mask = 16'hDCFC;
defparam \CPU|PC[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
fiftyfivenm_lcell_comb \CPU|Mux1~0 (
// Equation(s):
// \CPU|Mux1~0_combout  = (\CPU|PC[12]~19_combout  & (((\CPU|Add4~12_combout ) # (\CPU|PC[12]~16_combout )))) # (!\CPU|PC[12]~19_combout  & (\CPU|DL[6]~6_combout  & ((!\CPU|PC[12]~16_combout ))))

	.dataa(\CPU|DL[6]~6_combout ),
	.datab(\CPU|PC[12]~19_combout ),
	.datac(\CPU|Add4~12_combout ),
	.datad(\CPU|PC[12]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux1~0 .lut_mask = 16'hCCE2;
defparam \CPU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
fiftyfivenm_lcell_comb \CPU|Mux1~1 (
// Equation(s):
// \CPU|Mux1~1_combout  = (\CPU|PC[12]~16_combout  & ((\CPU|Mux1~0_combout  & (\CPU|Add3~12_combout )) # (!\CPU|Mux1~0_combout  & ((\CPU|Add0~28_combout ))))) # (!\CPU|PC[12]~16_combout  & (\CPU|Mux1~0_combout ))

	.dataa(\CPU|PC[12]~16_combout ),
	.datab(\CPU|Mux1~0_combout ),
	.datac(\CPU|Add3~12_combout ),
	.datad(\CPU|Add0~28_combout ),
	.cin(gnd),
	.combout(\CPU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux1~1 .lut_mask = 16'hE6C4;
defparam \CPU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \CPU|PC[14] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[12]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[14] .is_wysiwyg = "true";
defparam \CPU|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
fiftyfivenm_lcell_comb \CPU|Selector17~0 (
// Equation(s):
// \CPU|Selector17~0_combout  = (\CPU|PC [14] & (((\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & \CPU|BAH [6])) # (!\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ))) # (!\CPU|PC [14] & (\CPU|Set_Addr_To_r.Set_Addr_To_BA~q  & ((\CPU|BAH [6]))))

	.dataa(\CPU|PC [14]),
	.datab(\CPU|Set_Addr_To_r.Set_Addr_To_BA~q ),
	.datac(\CPU|Set_Addr_To_r.Set_Addr_To_PBR~q ),
	.datad(\CPU|BAH [6]),
	.cin(gnd),
	.combout(\CPU|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector17~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
fiftyfivenm_lcell_comb \BUS|LessThan0~0 (
// Equation(s):
// \BUS|LessThan0~0_combout  = (\CPU|Selector17~0_combout ) # ((\CPU|Selector16~0_combout ) # (\CPU|Selector18~0_combout ))

	.dataa(\CPU|Selector17~0_combout ),
	.datab(\CPU|Selector16~0_combout ),
	.datac(\CPU|Selector18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|LessThan0~0 .lut_mask = 16'hFEFE;
defparam \BUS|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~179 (
// Equation(s):
// \BUS|BUS_OUT[7]~179_combout  = (!\CPU|Selector16~0_combout  & (\RICOH|gfxbus|Equal4~1_combout  & (!\RICOH|gfxbus|Equal2~1_combout  & !\CPU|WRn_i~q )))

	.dataa(\CPU|Selector16~0_combout ),
	.datab(\RICOH|gfxbus|Equal4~1_combout ),
	.datac(\RICOH|gfxbus|Equal2~1_combout ),
	.datad(\CPU|WRn_i~q ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~179_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~179 .lut_mask = 16'h0004;
defparam \BUS|BUS_OUT[7]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hAEE53D5124AA72AB01D0AF4A602AB6AAA955B5554AB152E76AA57CF372E71CB2BE973915554A952A54A8B9CDE5AD55584ABE579BAA4984A5456157E415DC2C52ABB12B97573EAB1585D1CE5557CEA95CE57475758AAAA2C738E595CAAB0C5B55CB7AA8B1CE392A575C8B15631CAE728A8B9C7655D72BCDCAE7393C774CE3B85129494ABD5DCAA55CAB3392AA424ABABAA5CE7597223162858E63B3AB0E5D57393717154AEAB8ABAE7D5D72EAE49A6324C5555777557756A18DCABAB9CB1A9EA1EBB97D49CA95CAAAA9FCE53F39552E65FFDD42E7DF547BEFDA90AAAC04971558AAA2A9739DEED1435ABAED455553BA3B2B5EE4C5AF72539F7B2580E572EA72A7;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h45559F77672ECABAC7DAEEA82A381573AA8A0AC539FECD5F76B082AE6171866C55F63B555C72F95EE8A38AAB9D9D747FC496144B95277F95BABAFBE58BEFEFC1CBA3B777294AEF74BC4EED2FB7697CAA9629562ABA3E5D95745573ABDF2739A883145ABAC0576572AE4F95B4B9542ECADD63152AB325CAB963976562AAE2F956EB9542CCAB75D9542E5664B9563966554E8C55A762BCD72573EBEC4B155CD6B5B191D2573955F15DD2E7BDAD939DF6CAE7DBB3766C5F55F766BB561055CC2E30AA7472F8AAAAED26F155557265ACAEA8A3252FA32962A9D5725F5F6CAAB15F50A95D5556BEAEFB9D6AE75739555577776CEDA6E97D55768B1C8551284B51554B;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFE55EEB6B0D77153FF6F552248A4B2EB9599D29494B955461554AB44CD249269268AACD34D26CAAB1F8F17D052988929536B6B6E72AEED5D562EC178C52BA3157CAFE4A1DCE5555762AFB22AF9558B172962CDB3158AC625777777766B24CAB54A967E7DD755EF9224A4955AAAD5555F2AFA5D39275F96EC585911564AB1A556A7A2AEA7A955572AFB6D4C5568F5D5F42C55558C6ECADAB55C742AAAAC322A551532549555755CDE4ADE4B952F1531552B8A585CE5B154AAAAAECA44BAEA49557254952549292AAA94C2B945407AA4A292570552ACAA5451292A53931C9252FA4948993154EDB68B952AE53A3AAC230962A94A911AD9AD9AD6B71ADE6B71EFEC;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h94A952EC995554BA7AAAF1E5A4888C880000222200003FFBBFD9FFFF8C22220040402200000000080008A802FFEFF9DF7FF6ABBBBA7FFFE43BFFFF919F800FF003312000001548901E002FE004000A28828A2140014600200000618410610051442800100828A00A2885DF5D755DD5D55D5F5806308C1F1800055016DFFCC3800C07314297C2890080480DA440240693480920121B49A4012402436934911123809225A440000009259200400000124B240090000002190492016DB49B6D2C0000000079E79E5E080AA0000000000022701C208400000004900B498000000480524882D848698024786982B8AB8C2FDEEBFFFFFBCBEAABEBAE03850000022000;
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFAFFFFC00000080410015C4A84A100000028A05149BFE4920484848440A1000A800402018C00295294403C80004A98863188631800DBAA47BD6E75D5EAE4BC295B9FDCFEB76F6EBEAEFDE1F5BBE96DBDEF7AEEF897CBB05F6D6FFBF9EA5BBEE7DD7F4A7D7A5AC0D9D56499EEF7B74F35E76EFD04E5EFEEFD0BBFD7CEEF9932ECFDBD3172239F953F6BC4D4B4714FEFB5E3FC000000000A802AA0AA2A008AA802FBBFFFC72A2B405D274894B6E12FBA4D21740B76BBFDC7E001000B1C4000000000100001000040000000004C4088C888408440088CCC044C0444CCCCCCC04CC04CD440000044218C4C8CCCC8800044444000444440088000000000000C4488EA;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hAAA2712A8000021088888888CCC88884400440004040421010C540000108000000000000000000000004001310000080000000000080000001800000220100000008000000000000000C44818306424A8000000001242A012A8F012530A94000040A225870B0B0A555545D9D5E8AAAAACE96298A6292A60C84A1620254A28AC7824A05218B162A6555562AC558AB4E55CAB952AC22B45555C14AE2E94514D2E1961614A0A2884D1DC8952045654856CA7050D70DC34B1242314BA9452E5B22264465972A72FE55294C96A1FEEAA93F3D06A4AD2AD43EBD0AAAFC8A155F5DD4A4924A69365D15E1A0A2AA92492A955555C1D9060CD2C55555574E96318C8C6318;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hAAAAAC407824A12092922424C29C73E54A64DF12D3AF17BFFDDEB729518DD5A7A7BDDAB62EDCA506375D756949E9FD572A2496E768AAE2E7F5D5F3A654E777E75755735AD6C8BAACAAEF99F7DDB475B9FD5CAAAAAEC7DF7476D8A85D1D955CA0A0E4558A282B94F3B2EABE47B2EE555775F3A2BBB455D15DA2AB9C269A45466AAEA52252A62C5557A9442C739CE7F3F32E58A9725552B2E5CB972A8D5BD2124AC0929253B15CA53D63D7729E7D5F7BDEED54E5529BB3AA48F1539DECEEEBAAAACA4CDA0284B15D55F3CCEAAC25F31C4A244A256C8CDCFAFABB64E6E7D7D5E64F373AE63E8A49DCF2495D6B354EA98FA292773C92576BE9CAD6E29EA1EBB14FDB;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hF6F775557BE4AD6FBDF25EF92BD75EBCBD396E6359502AFFF6E74F7AAB1EF57DE9E9EAFA3EE9EE645CAFF02F5EFFEF7FEF2ABBFF7BFF79D58BFB17C98B5E93BAD5557DDBAB955F5D5552B8E7676F7BBDF0158A9DBBA955C55FDB9BCE6EA9DF54773D5ED7D767ABEDCBF37D8FAC7D62AE566A3362BF9C63DFA063DEAC7EF7379CDD53AF77B955DEBBFF2AE73DFE72A8B97CE3156C57F3F7379CDD53AC55EBF9C62ADCBE5E3BB52603D7E67E2B373A4D57F1D95555554F3FFAAAE7FD9EB72C55758AAB9DA520FB73EAEDDABBAA9CABAACAA1A5A55B8AC6395260A52B195754BA1F5B5F1D9DD9FDB6555555495EE515262D7B16BD555495552B2AAEAAF7C94A7A87;
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BUS|LessThan0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hAEE53D5124AA72AB01D0AF4A602AB6AAA955B5554AB152E76AA57CF372E71CB2BE973915554A952A54A8B9CDE5AD55584ABE579BAA4984A5456157E415DC2C52ABB12B97573EAB1585D1CE5557CEA95CE57475758AAAA2C738E595CAAB0C5B55CB7AA8B1CE392A575C8B15631CAE728A8B9C7655D72BCDCAE7393C774CE3B85129494ABD5DCAA55CAB3392AA424ABABAA5CE7597223162858E63B3AB0E5D57393717154AEAB8ABAE7D5D72EAE49A6324C5555777557756A18DCABAB9CB1A9EA1EBB97D49CA95CAAAA9FCE53F39552E65FFDD42E7DF547BEFDA90AAAC04971558AAA2A9739DEED1435ABAED455553BA3B2B5EE4C5AF72539F7B2580E572EA72A7;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h45559F77672ECABAC7DAEEA82A381573AA8A0AC539FECD5F76B082AE6171866C55F63B555C72F95EE8A38AAB9D9D747FC496144B95277F95BABAFBE58BEFEFC1CBA3B777294AEF74BC4EED2FB7697CAA9629562ABA3E5D95745573ABDF2739A883145ABAC0576572AE4F95B4B9542ECADD63152AB325CAB963976562AAE2F956EB9542CCAB75D9542E5664B9563966554E8C55A762BCD72573EBEC4B155CD6B5B191D2573955F15DD2E7BDAD939DF6CAE7DBB3766C5F55F766BB561055CC2E30AA7472F8AAAAED26F155557265ACAEA8A3252FA32962A9D5725F5F6CAAB15F50A95D5556BEAEFB9D6AE75739555577776CEDA6E97D55768B1C8551284B51554B;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFE55EEB6B0D77153FF6F552248A4B2EB9599D29494B955461554AB44CD249269268AACD34D26CAAB1F8F17D052988929536B6B6E72AEED5D562EC178C52BA3157CAFE4A1DCE5555762AFB22AF9558B172962CDB3158AC625777777766B24CAB54A967E7DD755EF9224A4955AAAD5555F2AFA5D39275F96EC585911564AB1A556A7A2AEA7A955572AFB6D4C5568F5D5F42C55558C6ECADAB55C742AAAAC322A551532549555755CDE4ADE4B952F1531552B8A585CE5B154AAAAAECA44BAEA49557254952549292AAA94C2B945407AA4A292570552ACAA5451292A53931C9252FA4948993154EDB68B952AE53A3AAC230962A94A911AD9AD9AD6B71ADE6B71EFEC;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h94A952EC995554BA7AAAF1E5A4888C880000222200003FFBBFD9FFFF8C22220040402200000000080008A802FFEFF9DF7FF6ABBBBA7FFFE43BFFFF919F800FF003312000001548901E002FE004000A28828A2140014600200000618410610051442800100828A00A2885DF5D755DD5D55D5F5806308C1F1800055016DFFCC3800C07314297C2890080480DA440240693480920121B49A4012402436934911123809225A440000009259200400000124B240090000002190492016DB49B6D2C0000000079E79E5E080AA0000000000022701C208400000004900B498000000480524882D848698024786982B8AB8C2FDEEBFFFFFBCBEAABEBAE03850000022000;
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  = (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & (\PRGROM|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1] & ((\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & (\PRGROM|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [0] & ((\PRGROM|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\PRGROM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\PRGROM|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14 .lut_mask = 16'hD9C8;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y20_N0
fiftyfivenm_ram_block \PRGROM|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PRGROM|altsyncram_component|auto_generated|rden_decode|w_anode156w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector19~0_combout ,\CPU|Selector20~0_combout ,\CPU|Selector21~0_combout ,\CPU|Selector22~0_combout ,\CPU|Selector23~1_combout ,\CPU|Selector24~1_combout ,\CPU|Selector25~1_combout ,\CPU|Selector26~3_combout ,\CPU|Selector27~1_combout ,
\CPU|Selector28~1_combout ,\CPU|Selector29~1_combout ,\CPU|Selector30~1_combout ,\CPU|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRGROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../NES_clone/MIF_FILES/dk-prg.mif";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "prg_rom:PRGROM|altsyncram:altsyncram_component|altsyncram_oeb1:auto_generated|ALTSYNCRAM";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hFAFFFFC00000080410015C4A84A100000028A05149BFE4920484848440A1000A800402018C00295294403C80004A98863188631800DBAA47BD6E75D5EAE4BC295B9FDCFEB76F6EBEAEFDE1F5BBE96DBDEF7AEEF897CBB05F6D6FFBF9EA5BBEE7DD7F4A7D7A5AC0D9D56499EEF7B74F35E76EFD04E5EFEEFD0BBFD7CEEF9932ECFDBD3172239F953F6BC4D4B4714FEFB5E3FC000000000A802AA0AA2A008AA802FBBFFFC72A2B405D274894B6E12FBA4D21740B76BBFDC7E001000B1C4000000000100001000040000000004C4088C888408440088CCC044C0444CCCCCCC04CC04CD440000044218C4C8CCCC8800044444000444440088000000000000C4488EA;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hAAA2712A8000021088888888CCC88884400440004040421010C540000108000000000000000000000004001310000080000000000080000001800000220100000008000000000000000C44818306424A8000000001242A012A8F012530A94000040A225870B0B0A555545D9D5E8AAAAACE96298A6292A60C84A1620254A28AC7824A05218B162A6555562AC558AB4E55CAB952AC22B45555C14AE2E94514D2E1961614A0A2884D1DC8952045654856CA7050D70DC34B1242314BA9452E5B22264465972A72FE55294C96A1FEEAA93F3D06A4AD2AD43EBD0AAAFC8A155F5DD4A4924A69365D15E1A0A2AA92492A955555C1D9060CD2C55555574E96318C8C6318;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hAAAAAC407824A12092922424C29C73E54A64DF12D3AF17BFFDDEB729518DD5A7A7BDDAB62EDCA506375D756949E9FD572A2496E768AAE2E7F5D5F3A654E777E75755735AD6C8BAACAAEF99F7DDB475B9FD5CAAAAAEC7DF7476D8A85D1D955CA0A0E4558A282B94F3B2EABE47B2EE555775F3A2BBB455D15DA2AB9C269A45466AAEA52252A62C5557A9442C739CE7F3F32E58A9725552B2E5CB972A8D5BD2124AC0929253B15CA53D63D7729E7D5F7BDEED54E5529BB3AA48F1539DECEEEBAAAACA4CDA0284B15D55F3CCEAAC25F31C4A244A256C8CDCFAFABB64E6E7D7D5E64F373AE63E8A49DCF2495D6B354EA98FA292773C92576BE9CAD6E29EA1EBB14FDB;
defparam \PRGROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hF6F775557BE4AD6FBDF25EF92BD75EBCBD396E6359502AFFF6E74F7AAB1EF57DE9E9EAFA3EE9EE645CAFF02F5EFFEF7FEF2ABBFF7BFF79D58BFB17C98B5E93BAD5557DDBAB955F5D5552B8E7676F7BBDF0158A9DBBA955C55FDB9BCE6EA9DF54773D5ED7D767ABEDCBF37D8FAC7D62AE566A3362BF9C63DFA063DEAC7EF7379CDD53AF77B955DEBBFF2AE73DFE72A8B97CE3156C57F3F7379CDD53AC55EBF9C62ADCBE5E3BB52603D7E67E2B373A4D57F1D95555554F3FFAAAE7FD9EB72C55758AAB9DA520FB73EAEDDABBAA9CABAACAA1A5A55B8AC6395260A52B195754BA1F5B5F1D9DD9FDB6555555495EE515262D7B16BD555495552B2AAEAAF7C94A7A87;
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
fiftyfivenm_lcell_comb \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~15 (
// Equation(s):
// \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout  = (\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  & (((\PRGROM|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # 
// (!\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  & (\PRGROM|altsyncram_component|auto_generated|ram_block1a23~portadataout  & 
// (\PRGROM|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\PRGROM|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ),
	.datac(\PRGROM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\PRGROM|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~15 .lut_mask = 16'hEC2C;
defparam \PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~178 (
// Equation(s):
// \BUS|BUS_OUT[7]~178_combout  = (\CPU|Selector16~0_combout  & (((\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout )))) # (!\CPU|Selector16~0_combout  & (\CPU|WRn_i~q  & (\CPU|Selector32~6_combout )))

	.dataa(\CPU|WRn_i~q ),
	.datab(\CPU|Selector16~0_combout ),
	.datac(\CPU|Selector32~6_combout ),
	.datad(\PRGROM|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~178_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~178 .lut_mask = 16'hEC20;
defparam \BUS|BUS_OUT[7]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~180 (
// Equation(s):
// \BUS|BUS_OUT[7]~180_combout  = (\BUS|BUS_OUT[7]~178_combout ) # ((\BUS|BUS_OUT[7]~179_combout  & \RICOH|OAM|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\BUS|BUS_OUT[7]~179_combout ),
	.datab(gnd),
	.datac(\RICOH|OAM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\BUS|BUS_OUT[7]~178_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~180_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~180 .lut_mask = 16'hFFA0;
defparam \BUS|BUS_OUT[7]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~181 (
// Equation(s):
// \BUS|BUS_OUT[7]~181_combout  = (\RICOH|VRAM_ADDR [11] & (\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [7])) # (!\RICOH|VRAM_ADDR [11] & ((\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [7])))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [11]),
	.datac(\RICOH|nmt_b|altsyncram_component|auto_generated|q_a [7]),
	.datad(\RICOH|nmt_a|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~181_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~181 .lut_mask = 16'hF3C0;
defparam \BUS|BUS_OUT[7]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~182 (
// Equation(s):
// \BUS|BUS_OUT[7]~182_combout  = (\BUS|BUS_OUT[7]~181_combout  & (!\RICOH|gfxbus|LessThan1~1_combout  & ((\RICOH|VRAM_ADDR [13]) # (!\BUS|BUS_OUT[5]~2_combout ))))

	.dataa(\BUS|BUS_OUT[7]~181_combout ),
	.datab(\BUS|BUS_OUT[5]~2_combout ),
	.datac(\RICOH|VRAM_ADDR [13]),
	.datad(\RICOH|gfxbus|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~182_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~182 .lut_mask = 16'h00A2;
defparam \BUS|BUS_OUT[7]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N11
dffeas \RICOH|palette[8][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[8][7] .is_wysiwyg = "true";
defparam \RICOH|palette[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
fiftyfivenm_lcell_comb \RICOH|palette[10][7]~feeder (
// Equation(s):
// \RICOH|palette[10][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[10][7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N29
dffeas \RICOH|palette[10][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[10][7] .is_wysiwyg = "true";
defparam \RICOH|palette[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
fiftyfivenm_lcell_comb \RICOH|Mux0~0 (
// Equation(s):
// \RICOH|Mux0~0_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0]) # ((\RICOH|palette[10][7]~q )))) # (!\RICOH|VRAM_ADDR [1] & (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[8][7]~q )))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[8][7]~q ),
	.datad(\RICOH|palette[10][7]~q ),
	.cin(gnd),
	.combout(\RICOH|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~0 .lut_mask = 16'hBA98;
defparam \RICOH|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N25
dffeas \RICOH|palette[11][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[11][7] .is_wysiwyg = "true";
defparam \RICOH|palette[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
fiftyfivenm_lcell_comb \RICOH|palette[9][7]~feeder (
// Equation(s):
// \RICOH|palette[9][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[9][7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N29
dffeas \RICOH|palette[9][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[9][7] .is_wysiwyg = "true";
defparam \RICOH|palette[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
fiftyfivenm_lcell_comb \RICOH|Mux0~1 (
// Equation(s):
// \RICOH|Mux0~1_combout  = (\RICOH|VRAM_ADDR [0] & ((\RICOH|Mux0~0_combout  & (\RICOH|palette[11][7]~q )) # (!\RICOH|Mux0~0_combout  & ((\RICOH|palette[9][7]~q ))))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|Mux0~0_combout ))

	.dataa(\RICOH|VRAM_ADDR [0]),
	.datab(\RICOH|Mux0~0_combout ),
	.datac(\RICOH|palette[11][7]~q ),
	.datad(\RICOH|palette[9][7]~q ),
	.cin(gnd),
	.combout(\RICOH|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~1 .lut_mask = 16'hE6C4;
defparam \RICOH|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N29
dffeas \RICOH|palette[12][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[12][7] .is_wysiwyg = "true";
defparam \RICOH|palette[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
fiftyfivenm_lcell_comb \RICOH|palette[13][7]~feeder (
// Equation(s):
// \RICOH|palette[13][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[13][7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N5
dffeas \RICOH|palette[13][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[13][7] .is_wysiwyg = "true";
defparam \RICOH|palette[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
fiftyfivenm_lcell_comb \RICOH|Mux0~7 (
// Equation(s):
// \RICOH|Mux0~7_combout  = (\RICOH|VRAM_ADDR [1] & (\RICOH|VRAM_ADDR [0])) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[13][7]~q ))) # (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[12][7]~q ))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[12][7]~q ),
	.datad(\RICOH|palette[13][7]~q ),
	.cin(gnd),
	.combout(\RICOH|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~7 .lut_mask = 16'hDC98;
defparam \RICOH|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N3
dffeas \RICOH|palette[15][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[15][7] .is_wysiwyg = "true";
defparam \RICOH|palette[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
fiftyfivenm_lcell_comb \RICOH|palette[14][7]~feeder (
// Equation(s):
// \RICOH|palette[14][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[7]~7_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[14][7]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N31
dffeas \RICOH|palette[14][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[14][7] .is_wysiwyg = "true";
defparam \RICOH|palette[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N2
fiftyfivenm_lcell_comb \RICOH|Mux0~8 (
// Equation(s):
// \RICOH|Mux0~8_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|Mux0~7_combout  & (\RICOH|palette[15][7]~q )) # (!\RICOH|Mux0~7_combout  & ((\RICOH|palette[14][7]~q ))))) # (!\RICOH|VRAM_ADDR [1] & (\RICOH|Mux0~7_combout ))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|Mux0~7_combout ),
	.datac(\RICOH|palette[15][7]~q ),
	.datad(\RICOH|palette[14][7]~q ),
	.cin(gnd),
	.combout(\RICOH|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~8 .lut_mask = 16'hE6C4;
defparam \RICOH|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N31
dffeas \RICOH|palette[0][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[0][7] .is_wysiwyg = "true";
defparam \RICOH|palette[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
fiftyfivenm_lcell_comb \RICOH|palette[2][7]~feeder (
// Equation(s):
// \RICOH|palette[2][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[2][7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N25
dffeas \RICOH|palette[2][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[2][7] .is_wysiwyg = "true";
defparam \RICOH|palette[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N30
fiftyfivenm_lcell_comb \RICOH|Mux0~4 (
// Equation(s):
// \RICOH|Mux0~4_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0]) # ((\RICOH|palette[2][7]~q )))) # (!\RICOH|VRAM_ADDR [1] & (!\RICOH|VRAM_ADDR [0] & (\RICOH|palette[0][7]~q )))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|palette[0][7]~q ),
	.datad(\RICOH|palette[2][7]~q ),
	.cin(gnd),
	.combout(\RICOH|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~4 .lut_mask = 16'hBA98;
defparam \RICOH|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
fiftyfivenm_lcell_comb \RICOH|palette[1][7]~feeder (
// Equation(s):
// \RICOH|palette[1][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[1][7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N31
dffeas \RICOH|palette[1][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[1][7] .is_wysiwyg = "true";
defparam \RICOH|palette[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N11
dffeas \RICOH|palette[3][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[3][7] .is_wysiwyg = "true";
defparam \RICOH|palette[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
fiftyfivenm_lcell_comb \RICOH|Mux0~5 (
// Equation(s):
// \RICOH|Mux0~5_combout  = (\RICOH|Mux0~4_combout  & (((\RICOH|palette[3][7]~q ) # (!\RICOH|VRAM_ADDR [0])))) # (!\RICOH|Mux0~4_combout  & (\RICOH|palette[1][7]~q  & ((\RICOH|VRAM_ADDR [0]))))

	.dataa(\RICOH|Mux0~4_combout ),
	.datab(\RICOH|palette[1][7]~q ),
	.datac(\RICOH|palette[3][7]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\RICOH|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~5 .lut_mask = 16'hE4AA;
defparam \RICOH|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
fiftyfivenm_lcell_comb \RICOH|palette[6][7]~feeder (
// Equation(s):
// \RICOH|palette[6][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[7]~7_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[6][7]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N13
dffeas \RICOH|palette[6][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[6][7] .is_wysiwyg = "true";
defparam \RICOH|palette[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N23
dffeas \RICOH|palette[7][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[7][7] .is_wysiwyg = "true";
defparam \RICOH|palette[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
fiftyfivenm_lcell_comb \RICOH|palette[5][7]~feeder (
// Equation(s):
// \RICOH|palette[5][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[7]~7_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[5][7]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N5
dffeas \RICOH|palette[5][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[5][7] .is_wysiwyg = "true";
defparam \RICOH|palette[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N21
dffeas \RICOH|palette[4][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[4][7] .is_wysiwyg = "true";
defparam \RICOH|palette[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
fiftyfivenm_lcell_comb \RICOH|Mux0~2 (
// Equation(s):
// \RICOH|Mux0~2_combout  = (\RICOH|VRAM_ADDR [1] & (((\RICOH|VRAM_ADDR [0])))) # (!\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & (\RICOH|palette[5][7]~q )) # (!\RICOH|VRAM_ADDR [0] & ((\RICOH|palette[4][7]~q )))))

	.dataa(\RICOH|palette[5][7]~q ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[4][7]~q ),
	.datad(\RICOH|VRAM_ADDR [0]),
	.cin(gnd),
	.combout(\RICOH|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~2 .lut_mask = 16'hEE30;
defparam \RICOH|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
fiftyfivenm_lcell_comb \RICOH|Mux0~3 (
// Equation(s):
// \RICOH|Mux0~3_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|Mux0~2_combout  & ((\RICOH|palette[7][7]~q ))) # (!\RICOH|Mux0~2_combout  & (\RICOH|palette[6][7]~q )))) # (!\RICOH|VRAM_ADDR [1] & (((\RICOH|Mux0~2_combout ))))

	.dataa(\RICOH|palette[6][7]~q ),
	.datab(\RICOH|VRAM_ADDR [1]),
	.datac(\RICOH|palette[7][7]~q ),
	.datad(\RICOH|Mux0~2_combout ),
	.cin(gnd),
	.combout(\RICOH|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~3 .lut_mask = 16'hF388;
defparam \RICOH|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
fiftyfivenm_lcell_comb \RICOH|Mux0~6 (
// Equation(s):
// \RICOH|Mux0~6_combout  = (\RICOH|VRAM_ADDR [2] & (((\RICOH|VRAM_ADDR [3]) # (\RICOH|Mux0~3_combout )))) # (!\RICOH|VRAM_ADDR [2] & (\RICOH|Mux0~5_combout  & (!\RICOH|VRAM_ADDR [3])))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|Mux0~5_combout ),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\RICOH|Mux0~3_combout ),
	.cin(gnd),
	.combout(\RICOH|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~6 .lut_mask = 16'hAEA4;
defparam \RICOH|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
fiftyfivenm_lcell_comb \RICOH|Mux0~9 (
// Equation(s):
// \RICOH|Mux0~9_combout  = (\RICOH|VRAM_ADDR [3] & ((\RICOH|Mux0~6_combout  & ((\RICOH|Mux0~8_combout ))) # (!\RICOH|Mux0~6_combout  & (\RICOH|Mux0~1_combout )))) # (!\RICOH|VRAM_ADDR [3] & (((\RICOH|Mux0~6_combout ))))

	.dataa(\RICOH|Mux0~1_combout ),
	.datab(\RICOH|Mux0~8_combout ),
	.datac(\RICOH|VRAM_ADDR [3]),
	.datad(\RICOH|Mux0~6_combout ),
	.cin(gnd),
	.combout(\RICOH|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~9 .lut_mask = 16'hCFA0;
defparam \RICOH|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
fiftyfivenm_lcell_comb \RICOH|palette[21][7]~feeder (
// Equation(s):
// \RICOH|palette[21][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[21][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[21][7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[21][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N17
dffeas \RICOH|palette[21][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[21][7] .is_wysiwyg = "true";
defparam \RICOH|palette[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N3
dffeas \RICOH|palette[29][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[29][7] .is_wysiwyg = "true";
defparam \RICOH|palette[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N25
dffeas \RICOH|palette[17][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[17][7] .is_wysiwyg = "true";
defparam \RICOH|palette[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
fiftyfivenm_lcell_comb \RICOH|palette[25][7]~feeder (
// Equation(s):
// \RICOH|palette[25][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[25][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[25][7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[25][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \RICOH|palette[25][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[25][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[25][7] .is_wysiwyg = "true";
defparam \RICOH|palette[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N24
fiftyfivenm_lcell_comb \RICOH|Mux0~10 (
// Equation(s):
// \RICOH|Mux0~10_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[25][7]~q ))) # (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[17][7]~q ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[17][7]~q ),
	.datad(\RICOH|palette[25][7]~q ),
	.cin(gnd),
	.combout(\RICOH|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~10 .lut_mask = 16'hDC98;
defparam \RICOH|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
fiftyfivenm_lcell_comb \RICOH|Mux0~11 (
// Equation(s):
// \RICOH|Mux0~11_combout  = (\RICOH|VRAM_ADDR [2] & ((\RICOH|Mux0~10_combout  & ((\RICOH|palette[29][7]~q ))) # (!\RICOH|Mux0~10_combout  & (\RICOH|palette[21][7]~q )))) # (!\RICOH|VRAM_ADDR [2] & (((\RICOH|Mux0~10_combout ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|palette[21][7]~q ),
	.datac(\RICOH|palette[29][7]~q ),
	.datad(\RICOH|Mux0~10_combout ),
	.cin(gnd),
	.combout(\RICOH|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~11 .lut_mask = 16'hF588;
defparam \RICOH|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~183 (
// Equation(s):
// \BUS|BUS_OUT[7]~183_combout  = (\RICOH|VRAM_ADDR [0] & (!\RICOH|VRAM_ADDR [1] & \RICOH|Mux0~11_combout ))

	.dataa(gnd),
	.datab(\RICOH|VRAM_ADDR [0]),
	.datac(\RICOH|VRAM_ADDR [1]),
	.datad(\RICOH|Mux0~11_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~183_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~183 .lut_mask = 16'h0C00;
defparam \BUS|BUS_OUT[7]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
fiftyfivenm_lcell_comb \RICOH|palette[23][7]~feeder (
// Equation(s):
// \RICOH|palette[23][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[23][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[23][7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[23][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N7
dffeas \RICOH|palette[23][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[23][7] .is_wysiwyg = "true";
defparam \RICOH|palette[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N3
dffeas \RICOH|palette[31][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[31][7] .is_wysiwyg = "true";
defparam \RICOH|palette[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N27
dffeas \RICOH|palette[19][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[19][7] .is_wysiwyg = "true";
defparam \RICOH|palette[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
fiftyfivenm_lcell_comb \RICOH|palette[27][7]~feeder (
// Equation(s):
// \RICOH|palette[27][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[27][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[27][7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[27][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N13
dffeas \RICOH|palette[27][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[27][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[27][7] .is_wysiwyg = "true";
defparam \RICOH|palette[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
fiftyfivenm_lcell_comb \RICOH|Mux0~12 (
// Equation(s):
// \RICOH|Mux0~12_combout  = (\RICOH|VRAM_ADDR [2] & (\RICOH|VRAM_ADDR [3])) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|VRAM_ADDR [3] & ((\RICOH|palette[27][7]~q ))) # (!\RICOH|VRAM_ADDR [3] & (\RICOH|palette[19][7]~q ))))

	.dataa(\RICOH|VRAM_ADDR [2]),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[19][7]~q ),
	.datad(\RICOH|palette[27][7]~q ),
	.cin(gnd),
	.combout(\RICOH|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~12 .lut_mask = 16'hDC98;
defparam \RICOH|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
fiftyfivenm_lcell_comb \RICOH|Mux0~13 (
// Equation(s):
// \RICOH|Mux0~13_combout  = (\RICOH|VRAM_ADDR [2] & ((\RICOH|Mux0~12_combout  & ((\RICOH|palette[31][7]~q ))) # (!\RICOH|Mux0~12_combout  & (\RICOH|palette[23][7]~q )))) # (!\RICOH|VRAM_ADDR [2] & (((\RICOH|Mux0~12_combout ))))

	.dataa(\RICOH|palette[23][7]~q ),
	.datab(\RICOH|VRAM_ADDR [2]),
	.datac(\RICOH|palette[31][7]~q ),
	.datad(\RICOH|Mux0~12_combout ),
	.cin(gnd),
	.combout(\RICOH|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~13 .lut_mask = 16'hF388;
defparam \RICOH|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
fiftyfivenm_lcell_comb \RICOH|palette[30][7]~feeder (
// Equation(s):
// \RICOH|palette[30][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[7]~7_combout ),
	.cin(gnd),
	.combout(\RICOH|palette[30][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[30][7]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|palette[30][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N1
dffeas \RICOH|palette[30][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[30][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[30][7] .is_wysiwyg = "true";
defparam \RICOH|palette[30][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
fiftyfivenm_lcell_comb \RICOH|palette[22][7]~feeder (
// Equation(s):
// \RICOH|palette[22][7]~feeder_combout  = \CPU|DL[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|DL[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|palette[22][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|palette[22][7]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|palette[22][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N29
dffeas \RICOH|palette[22][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\RICOH|palette[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[22][7] .is_wysiwyg = "true";
defparam \RICOH|palette[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N5
dffeas \RICOH|palette[18][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[18][7] .is_wysiwyg = "true";
defparam \RICOH|palette[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
fiftyfivenm_lcell_comb \RICOH|Mux0~14 (
// Equation(s):
// \RICOH|Mux0~14_combout  = (\RICOH|VRAM_ADDR [3] & (((\RICOH|VRAM_ADDR [2])))) # (!\RICOH|VRAM_ADDR [3] & ((\RICOH|VRAM_ADDR [2] & (\RICOH|palette[22][7]~q )) # (!\RICOH|VRAM_ADDR [2] & ((\RICOH|palette[18][7]~q )))))

	.dataa(\RICOH|palette[22][7]~q ),
	.datab(\RICOH|VRAM_ADDR [3]),
	.datac(\RICOH|palette[18][7]~q ),
	.datad(\RICOH|VRAM_ADDR [2]),
	.cin(gnd),
	.combout(\RICOH|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~14 .lut_mask = 16'hEE30;
defparam \RICOH|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N23
dffeas \RICOH|palette[26][7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|DL[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|palette[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|palette[26][7] .is_wysiwyg = "true";
defparam \RICOH|palette[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
fiftyfivenm_lcell_comb \RICOH|Mux0~15 (
// Equation(s):
// \RICOH|Mux0~15_combout  = (\RICOH|Mux0~14_combout  & ((\RICOH|palette[30][7]~q ) # ((!\RICOH|VRAM_ADDR [3])))) # (!\RICOH|Mux0~14_combout  & (((\RICOH|palette[26][7]~q  & \RICOH|VRAM_ADDR [3]))))

	.dataa(\RICOH|palette[30][7]~q ),
	.datab(\RICOH|Mux0~14_combout ),
	.datac(\RICOH|palette[26][7]~q ),
	.datad(\RICOH|VRAM_ADDR [3]),
	.cin(gnd),
	.combout(\RICOH|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux0~15 .lut_mask = 16'hB8CC;
defparam \RICOH|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~184 (
// Equation(s):
// \BUS|BUS_OUT[7]~184_combout  = (\RICOH|VRAM_ADDR [1] & ((\RICOH|VRAM_ADDR [0] & (\RICOH|Mux0~13_combout )) # (!\RICOH|VRAM_ADDR [0] & ((\RICOH|Mux0~15_combout )))))

	.dataa(\RICOH|VRAM_ADDR [1]),
	.datab(\RICOH|Mux0~13_combout ),
	.datac(\RICOH|VRAM_ADDR [0]),
	.datad(\RICOH|Mux0~15_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~184_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~184 .lut_mask = 16'h8A80;
defparam \BUS|BUS_OUT[7]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~185 (
// Equation(s):
// \BUS|BUS_OUT[7]~185_combout  = (\RICOH|palette_addr[4]~0_combout  & (((\BUS|BUS_OUT[7]~183_combout ) # (\BUS|BUS_OUT[7]~184_combout )))) # (!\RICOH|palette_addr[4]~0_combout  & (\RICOH|Mux0~9_combout ))

	.dataa(\RICOH|Mux0~9_combout ),
	.datab(\BUS|BUS_OUT[7]~183_combout ),
	.datac(\BUS|BUS_OUT[7]~184_combout ),
	.datad(\RICOH|palette_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~185_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~185 .lut_mask = 16'hFCAA;
defparam \BUS|BUS_OUT[7]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\RICOH|VRAM_ADDR [12],\RICOH|VRAM_ADDR [11],\RICOH|VRAM_ADDR [10],\RICOH|VRAM_ADDR [9],\RICOH|VRAM_ADDR [8],\RICOH|VRAM_ADDR [7],\RICOH|VRAM_ADDR [6],\RICOH|VRAM_ADDR [5],\RICOH|VRAM_ADDR [4],\RICOH|VRAM_ADDR [3],\RICOH|VRAM_ADDR [2],\RICOH|VRAM_ADDR [1],\RICOH|VRAM_ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\RICOH|WideOr1~0_combout ,\RICOH|Selector2~2_combout ,\RICOH|Selector3~2_combout ,\RICOH|Selector4~2_combout ,\RICOH|Selector5~2_combout ,\RICOH|Selector6~2_combout ,\RICOH|Selector7~2_combout ,\RICOH|Selector8~2_combout ,\RICOH|Selector9~2_combout ,\~GND~combout ,
\RICOH|Selector11~3_combout ,\RICOH|Selector12~3_combout ,\RICOH|Selector13~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./MIF_FILES/dk-chr.mif";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ppu:RICOH|chr_rom:pattern|altsyncram:altsyncram_component|altsyncram_4uf2:auto_generated|ALTSYNCRAM";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h004100007F7FFE80FF3EC000FFF9FF08FE7C0000FFF1AF72F810FFF8FF08FC78FEFCE100FFFC80400100E00000000000FFF8F000FFF9FF10FFF1FF42FFF9FF107F7FFCC000000000FF7FF888F8100000FF7FF88878400000003C007F000000003F0FE3C3FCF80707FFFFFF78F0800302FF1F80007F7FBF8A030380807F7FFF90FF3FFFD3FFF8F080EFDE0707FFF03F3FE7C7FCF80000000000000000E720FFFFFEFCFF3FFF93FFF8F0800302FF8FFFC2FF8F7F1FFFFFFFF8F000FF1FFFFFFFFE00000000000000001F1FFCFC7F10CF33FF3FFF2FFFFFFC3C0700FF7FFFFFE0C01F1FFFFE00000000FF1F00000000FF331F1FFEFC0700FFFFFFFFE0C0FF3FFF03;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFF8F0C707FFFF7F01FF036300000006000000FFFF000040407E7F0101E0E0FBFB8080FFDF8707FF8F0303FFEF0000008100000000000061E37DFFCF49F808F3921F10EF247E00C0BF03FDC0BF03FDFFBFFFFDFFBFFFFD0000000000000000EFFAFF2F80800101FC03F807F00FE01EC03C807901E603CC07980F301F607F80FF0000E600CC00980030006000C00080000100030007000F001E003C007900F300000000000000300000000C00000020007E000000000000006100000063007F000F003F00000026007F003E007F003E007F007F0000007F00300000007F001C007F007F007F001C007F007C000600360003003C00270018002000620000001C;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFEDF00007A9F000000FF080000FF0000000100F81E1F4BB7000000002B3FFFFFB7FF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF377FDEDF01030000173FEEEF000000005CA0000000410000000000000000FFFFFFFFFFFFFFFF3F3FE0E0000000003FDF8060040000003FD5F8560000000000000000001000000101E0E000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF0E070000400003FFCE070000E0040FFFFFFFFFFFFFFFFFFFF0049F3F3F3F37FE0A0EC000010103FE100C000000000130CC830000000000C1330C800000000110F88F000000000100FC8F000000000130F08F000000000110F88F000000000;
defparam \RICOH|pattern|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h48BC0A60CE0E0000423F20FE0303E0E0D2EF7CFC0300001C847F43FC003000383C3F5FE30000C0005CDF26DE06000000061EFCFE0000303013FFFAFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003F1FC0C0E7040701FF3EFFFFFFFCF3E9875BFFF0C0800F0F9F4EFFF7FEF800007F3FE1E0FFF8000000000000000000000000010000000001000000000000040820100000000010200804000000003FFF7F83820100803F3BD62E012000002EEF26DE000000001C1FFF83000000001F1D07F8000000003CFFFF83000000003FFD07F80000000038FFD62E007800003CFF07F8007800001F1F7F83070000003FFD7F830000000038FFD62E00780000;
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~186 (
// Equation(s):
// \BUS|BUS_OUT[7]~186_combout  = (\RICOH|VRAM_ADDR [13] & (\BUS|BUS_OUT[7]~185_combout  & (\RICOH|gfxbus|LessThan1~1_combout ))) # (!\RICOH|VRAM_ADDR [13] & (((\RICOH|pattern|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\BUS|BUS_OUT[7]~185_combout ),
	.datab(\RICOH|gfxbus|LessThan1~1_combout ),
	.datac(\RICOH|VRAM_ADDR [13]),
	.datad(\RICOH|pattern|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~186_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~186 .lut_mask = 16'h8F80;
defparam \BUS|BUS_OUT[7]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~187 (
// Equation(s):
// \BUS|BUS_OUT[7]~187_combout  = (!\RICOH|gfxbus|Equal4~1_combout  & ((\BUS|BUS_OUT[7]~182_combout ) # ((\BUS|BUS_OUT[5]~2_combout  & \BUS|BUS_OUT[7]~186_combout ))))

	.dataa(\RICOH|gfxbus|Equal4~1_combout ),
	.datab(\BUS|BUS_OUT[5]~2_combout ),
	.datac(\BUS|BUS_OUT[7]~182_combout ),
	.datad(\BUS|BUS_OUT[7]~186_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~187_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~187 .lut_mask = 16'h5450;
defparam \BUS|BUS_OUT[7]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~189 (
// Equation(s):
// \BUS|BUS_OUT[7]~189_combout  = (\RICOH|gfxbus|Equal2~1_combout  & (((\RICOH|status [7])))) # (!\RICOH|gfxbus|Equal2~1_combout  & (\RICOH|gfxbus|Equal7~0_combout  & ((\BUS|BUS_OUT[7]~187_combout ))))

	.dataa(\RICOH|gfxbus|Equal7~0_combout ),
	.datab(\RICOH|status [7]),
	.datac(\RICOH|gfxbus|Equal2~1_combout ),
	.datad(\BUS|BUS_OUT[7]~187_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~189_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~189 .lut_mask = 16'hCAC0;
defparam \BUS|BUS_OUT[7]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
fiftyfivenm_lcell_comb \BUS|BUS_OUT[7]~190 (
// Equation(s):
// \BUS|BUS_OUT[7]~190_combout  = (\BUS|BUS_OUT[7]~180_combout ) # ((!\CPU|Selector16~0_combout  & (!\CPU|WRn_i~q  & \BUS|BUS_OUT[7]~189_combout )))

	.dataa(\CPU|Selector16~0_combout ),
	.datab(\CPU|WRn_i~q ),
	.datac(\BUS|BUS_OUT[7]~180_combout ),
	.datad(\BUS|BUS_OUT[7]~189_combout ),
	.cin(gnd),
	.combout(\BUS|BUS_OUT[7]~190_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT[7]~190 .lut_mask = 16'hF1F0;
defparam \BUS|BUS_OUT[7]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
fiftyfivenm_lcell_comb \BUS|BUS_OUT~177 (
// Equation(s):
// \BUS|BUS_OUT~177_combout  = (\CPU|WRn_i~q  & (\CPU|Selector32~6_combout )) # (!\CPU|WRn_i~q  & ((\SYSRAM|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\CPU|WRn_i~q ),
	.datab(gnd),
	.datac(\CPU|Selector32~6_combout ),
	.datad(\SYSRAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\BUS|BUS_OUT~177_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|BUS_OUT~177 .lut_mask = 16'hF5A0;
defparam \BUS|BUS_OUT~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
fiftyfivenm_lcell_comb \CPU|DL[7]~7 (
// Equation(s):
// \CPU|DL[7]~7_combout  = (\BUS|LessThan0~0_combout  & (\BUS|BUS_OUT[7]~190_combout )) # (!\BUS|LessThan0~0_combout  & ((\BUS|BUS_OUT~177_combout )))

	.dataa(gnd),
	.datab(\BUS|LessThan0~0_combout ),
	.datac(\BUS|BUS_OUT[7]~190_combout ),
	.datad(\BUS|BUS_OUT~177_combout ),
	.cin(gnd),
	.combout(\CPU|DL[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DL[7]~7 .lut_mask = 16'hF3C0;
defparam \CPU|DL[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
fiftyfivenm_lcell_comb \CPU|IR~6 (
// Equation(s):
// \CPU|IR~6_combout  = (\CPU|DL[7]~7_combout  & !\CPU|NMICycle~q )

	.dataa(\CPU|DL[7]~7_combout ),
	.datab(gnd),
	.datac(\CPU|NMICycle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR~6 .lut_mask = 16'h0A0A;
defparam \CPU|IR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N23
dffeas \CPU|IR[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR~6_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[7] .is_wysiwyg = "true";
defparam \CPU|IR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
fiftyfivenm_lcell_comb \CPU|mcode|Mux314~0 (
// Equation(s):
// \CPU|mcode|Mux314~0_combout  = (!\CPU|IR [7] & !\CPU|IR [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [7]),
	.datad(\CPU|IR [6]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux314~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux314~0 .lut_mask = 16'h000F;
defparam \CPU|mcode|Mux314~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux109~0 (
// Equation(s):
// \CPU|mcode|Mux109~0_combout  = ((\CPU|IR [5]) # ((\CPU|IR [3]) # (!\CPU|mcode|Mux251~0_combout ))) # (!\CPU|mcode|Mux314~0_combout )

	.dataa(\CPU|mcode|Mux314~0_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|mcode|Mux251~0_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux109~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux109~0 .lut_mask = 16'hFDFF;
defparam \CPU|mcode|Mux109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N10
fiftyfivenm_lcell_comb \CPU|process_4~3 (
// Equation(s):
// \CPU|process_4~3_combout  = (\CPU|mcode|Mux109~0_combout  & \CPU|NMIAct~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|mcode|Mux109~0_combout ),
	.datad(\CPU|NMIAct~q ),
	.cin(gnd),
	.combout(\CPU|process_4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|process_4~3 .lut_mask = 16'hF000;
defparam \CPU|process_4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y25_N11
dffeas \CPU|NMICycle (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|process_4~3_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|process_4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|NMICycle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|NMICycle .is_wysiwyg = "true";
defparam \CPU|NMICycle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
fiftyfivenm_lcell_comb \CPU|IR~2 (
// Equation(s):
// \CPU|IR~2_combout  = (!\CPU|NMICycle~q  & \CPU|DL[2]~2_combout )

	.dataa(\CPU|NMICycle~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|DL[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|IR~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR~2 .lut_mask = 16'h5500;
defparam \CPU|IR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N7
dffeas \CPU|IR[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR~2_combout ),
	.asdata(vcc),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[2] .is_wysiwyg = "true";
defparam \CPU|IR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~5 (
// Equation(s):
// \CPU|mcode|Mux266~5_combout  = (\CPU|Equal0~1_combout  & ((\CPU|IR [1] & (\CPU|mcode|Mux127~0_combout  & \CPU|IR [7])) # (!\CPU|IR [1] & ((\CPU|mcode|Mux127~0_combout ) # (\CPU|IR [7])))))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux127~0_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~5 .lut_mask = 16'hD400;
defparam \CPU|mcode|Mux266~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~6 (
// Equation(s):
// \CPU|mcode|Mux266~6_combout  = (\CPU|mcode|Mux266~5_combout ) # ((\CPU|Equal0~3_combout  & (!\CPU|IR [1] & \CPU|mcode|Equal21~1_combout )))

	.dataa(\CPU|Equal0~3_combout ),
	.datab(\CPU|mcode|Mux266~5_combout ),
	.datac(\CPU|IR [1]),
	.datad(\CPU|mcode|Equal21~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~6 .lut_mask = 16'hCECC;
defparam \CPU|mcode|Mux266~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~4 (
// Equation(s):
// \CPU|mcode|Mux266~4_combout  = (\CPU|IR [1] & (!\CPU|mcode|Mux127~0_combout  & (\CPU|IR [7] & \CPU|Equal0~1_combout )))

	.dataa(\CPU|IR [1]),
	.datab(\CPU|mcode|Mux127~0_combout ),
	.datac(\CPU|IR [7]),
	.datad(\CPU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~4 .lut_mask = 16'h2000;
defparam \CPU|mcode|Mux266~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~7 (
// Equation(s):
// \CPU|mcode|Mux266~7_combout  = (!\CPU|IR [4] & ((\CPU|mcode|Mux266~4_combout ) # ((\CPU|Equal11~5_combout  & \CPU|mcode|Mux266~6_combout ))))

	.dataa(\CPU|Equal11~5_combout ),
	.datab(\CPU|IR [4]),
	.datac(\CPU|mcode|Mux266~6_combout ),
	.datad(\CPU|mcode|Mux266~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~7 .lut_mask = 16'h3320;
defparam \CPU|mcode|Mux266~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~8 (
// Equation(s):
// \CPU|mcode|Mux266~8_combout  = (!\CPU|IR [3] & ((\CPU|mcode|Mux266~7_combout ) # ((\CPU|mcode|Mux204~0_combout  & \CPU|Equal11~4_combout ))))

	.dataa(\CPU|mcode|Mux204~0_combout ),
	.datab(\CPU|mcode|Mux266~7_combout ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|Equal11~4_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~8 .lut_mask = 16'h0E0C;
defparam \CPU|mcode|Mux266~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N28
fiftyfivenm_lcell_comb \CPU|mcode|Mux108~2 (
// Equation(s):
// \CPU|mcode|Mux108~2_combout  = (!\CPU|MCycle [2] & ((\CPU|MCycle [1] & (\CPU|MCycle [0] & \CPU|IR [3])) # (!\CPU|MCycle [1] & (!\CPU|MCycle [0]))))

	.dataa(\CPU|MCycle [1]),
	.datab(\CPU|MCycle [0]),
	.datac(\CPU|MCycle [2]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux108~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux108~2 .lut_mask = 16'h0901;
defparam \CPU|mcode|Mux108~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N0
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~3 (
// Equation(s):
// \CPU|mcode|Mux266~3_combout  = (\CPU|IR [4] & (((\CPU|mcode|Mux108~2_combout )))) # (!\CPU|IR [4] & (!\CPU|MCycle [2] & (\CPU|Equal0~2_combout )))

	.dataa(\CPU|MCycle [2]),
	.datab(\CPU|Equal0~2_combout ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|mcode|Mux108~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~3 .lut_mask = 16'hF404;
defparam \CPU|mcode|Mux266~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N30
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~9 (
// Equation(s):
// \CPU|mcode|Mux266~9_combout  = (\CPU|IR [2] & (((\CPU|IR [0])))) # (!\CPU|IR [2] & ((\CPU|IR [0] & ((\CPU|mcode|Mux266~3_combout ))) # (!\CPU|IR [0] & (\CPU|mcode|Mux266~8_combout ))))

	.dataa(\CPU|IR [2]),
	.datab(\CPU|mcode|Mux266~8_combout ),
	.datac(\CPU|IR [0]),
	.datad(\CPU|mcode|Mux266~3_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~9 .lut_mask = 16'hF4A4;
defparam \CPU|mcode|Mux266~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~2 (
// Equation(s):
// \CPU|mcode|Mux266~2_combout  = (\CPU|mcode|process_0~0_combout  & (((\CPU|Equal0~1_combout )))) # (!\CPU|mcode|process_0~0_combout  & ((\CPU|IR [3] & (\CPU|mcode|Mux204~0_combout )) # (!\CPU|IR [3] & ((\CPU|Equal0~1_combout )))))

	.dataa(\CPU|mcode|Mux204~0_combout ),
	.datab(\CPU|Equal0~1_combout ),
	.datac(\CPU|mcode|process_0~0_combout ),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~2 .lut_mask = 16'hCACC;
defparam \CPU|mcode|Mux266~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N8
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~11 (
// Equation(s):
// \CPU|mcode|Mux266~11_combout  = (\CPU|IR [4] & (((\CPU|mcode|Mux108~2_combout )))) # (!\CPU|IR [4] & ((\CPU|IR [1] & ((\CPU|mcode|Mux108~2_combout ))) # (!\CPU|IR [1] & (\CPU|mcode|Mux266~2_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [1]),
	.datac(\CPU|mcode|Mux266~2_combout ),
	.datad(\CPU|mcode|Mux108~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~11 .lut_mask = 16'hFE10;
defparam \CPU|mcode|Mux266~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N16
fiftyfivenm_lcell_comb \CPU|mcode|Mux266~10 (
// Equation(s):
// \CPU|mcode|Mux266~10_combout  = (\CPU|mcode|Mux266~9_combout  & (((\CPU|mcode|Mux108~2_combout ) # (!\CPU|IR [2])))) # (!\CPU|mcode|Mux266~9_combout  & (\CPU|mcode|Mux266~11_combout  & (\CPU|IR [2])))

	.dataa(\CPU|mcode|Mux266~9_combout ),
	.datab(\CPU|mcode|Mux266~11_combout ),
	.datac(\CPU|IR [2]),
	.datad(\CPU|mcode|Mux108~2_combout ),
	.cin(gnd),
	.combout(\CPU|mcode|Mux266~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mcode|Mux266~10 .lut_mask = 16'hEA4A;
defparam \CPU|mcode|Mux266~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
fiftyfivenm_lcell_comb \CPU|PC[3]~3 (
// Equation(s):
// \CPU|PC[3]~3_combout  = (\CPU|mcode|Mux266~10_combout  & (\CPU|PCAdder[3]~3_combout )) # (!\CPU|mcode|Mux266~10_combout  & ((\CPU|DL [3])))

	.dataa(\CPU|mcode|Mux266~10_combout ),
	.datab(\CPU|PCAdder[3]~3_combout ),
	.datac(gnd),
	.datad(\CPU|DL [3]),
	.cin(gnd),
	.combout(\CPU|PC[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[3]~3 .lut_mask = 16'hDD88;
defparam \CPU|PC[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N15
dffeas \CPU|PC[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|PC[3]~3_combout ),
	.asdata(\CPU|Add0~6_combout ),
	.clrn(\CPU|Res_n_i~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|mcode|Mux265~4_combout ),
	.ena(\CPU|PC[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[3] .is_wysiwyg = "true";
defparam \CPU|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
fiftyfivenm_lcell_comb \PCD|WideOr6~0 (
// Equation(s):
// \PCD|WideOr6~0_combout  = (\CPU|PC [3] & (\CPU|PC [0] & (\CPU|PC [1] $ (\CPU|PC [2])))) # (!\CPU|PC [3] & (!\CPU|PC [1] & (\CPU|PC [2] $ (\CPU|PC [0]))))

	.dataa(\CPU|PC [3]),
	.datab(\CPU|PC [1]),
	.datac(\CPU|PC [2]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr6~0 .lut_mask = 16'h2910;
defparam \PCD|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
fiftyfivenm_lcell_comb \PCD|WideOr5~0 (
// Equation(s):
// \PCD|WideOr5~0_combout  = (\CPU|PC [3] & ((\CPU|PC [0] & ((\CPU|PC [1]))) # (!\CPU|PC [0] & (\CPU|PC [2])))) # (!\CPU|PC [3] & (\CPU|PC [2] & (\CPU|PC [1] $ (\CPU|PC [0]))))

	.dataa(\CPU|PC [2]),
	.datab(\CPU|PC [3]),
	.datac(\CPU|PC [1]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \PCD|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
fiftyfivenm_lcell_comb \PCD|WideOr4~0 (
// Equation(s):
// \PCD|WideOr4~0_combout  = (\CPU|PC [2] & (\CPU|PC [3] & ((\CPU|PC [1]) # (!\CPU|PC [0])))) # (!\CPU|PC [2] & (!\CPU|PC [3] & (\CPU|PC [1] & !\CPU|PC [0])))

	.dataa(\CPU|PC [2]),
	.datab(\CPU|PC [3]),
	.datac(\CPU|PC [1]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr4~0 .lut_mask = 16'h8098;
defparam \PCD|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
fiftyfivenm_lcell_comb \PCD|WideOr3~0 (
// Equation(s):
// \PCD|WideOr3~0_combout  = (\CPU|PC [1] & ((\CPU|PC [2] & ((\CPU|PC [0]))) # (!\CPU|PC [2] & (\CPU|PC [3] & !\CPU|PC [0])))) # (!\CPU|PC [1] & (!\CPU|PC [3] & (\CPU|PC [2] $ (\CPU|PC [0]))))

	.dataa(\CPU|PC [2]),
	.datab(\CPU|PC [3]),
	.datac(\CPU|PC [1]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr3~0 .lut_mask = 16'hA142;
defparam \PCD|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
fiftyfivenm_lcell_comb \PCD|WideOr2~0 (
// Equation(s):
// \PCD|WideOr2~0_combout  = (\CPU|PC [1] & (((!\CPU|PC [3] & \CPU|PC [0])))) # (!\CPU|PC [1] & ((\CPU|PC [2] & (!\CPU|PC [3])) # (!\CPU|PC [2] & ((\CPU|PC [0])))))

	.dataa(\CPU|PC [2]),
	.datab(\CPU|PC [3]),
	.datac(\CPU|PC [1]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr2~0 .lut_mask = 16'h3702;
defparam \PCD|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
fiftyfivenm_lcell_comb \PCD|WideOr1~0 (
// Equation(s):
// \PCD|WideOr1~0_combout  = (\CPU|PC [2] & (\CPU|PC [0] & (\CPU|PC [3] $ (\CPU|PC [1])))) # (!\CPU|PC [2] & (!\CPU|PC [3] & ((\CPU|PC [1]) # (\CPU|PC [0]))))

	.dataa(\CPU|PC [2]),
	.datab(\CPU|PC [3]),
	.datac(\CPU|PC [1]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr1~0 .lut_mask = 16'h3910;
defparam \PCD|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
fiftyfivenm_lcell_comb \PCD|WideOr0~0 (
// Equation(s):
// \PCD|WideOr0~0_combout  = (\CPU|PC [0] & ((\CPU|PC [3]) # (\CPU|PC [2] $ (\CPU|PC [1])))) # (!\CPU|PC [0] & ((\CPU|PC [1]) # (\CPU|PC [2] $ (\CPU|PC [3]))))

	.dataa(\CPU|PC [2]),
	.datab(\CPU|PC [3]),
	.datac(\CPU|PC [1]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\PCD|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCD|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \PCD|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
fiftyfivenm_lcell_comb \PCC|WideOr6~0 (
// Equation(s):
// \PCC|WideOr6~0_combout  = (\CPU|PC [6] & (!\CPU|PC [5] & (\CPU|PC [7] $ (!\CPU|PC [4])))) # (!\CPU|PC [6] & (\CPU|PC [4] & (\CPU|PC [7] $ (!\CPU|PC [5]))))

	.dataa(\CPU|PC [6]),
	.datab(\CPU|PC [7]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [5]),
	.cin(gnd),
	.combout(\PCC|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr6~0 .lut_mask = 16'h4092;
defparam \PCC|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
fiftyfivenm_lcell_comb \PCC|WideOr5~0 (
// Equation(s):
// \PCC|WideOr5~0_combout  = (\CPU|PC [5] & ((\CPU|PC [4] & ((\CPU|PC [7]))) # (!\CPU|PC [4] & (\CPU|PC [6])))) # (!\CPU|PC [5] & (\CPU|PC [6] & (\CPU|PC [4] $ (\CPU|PC [7]))))

	.dataa(\CPU|PC [6]),
	.datab(\CPU|PC [5]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr5~0 .lut_mask = 16'hCA28;
defparam \PCC|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
fiftyfivenm_lcell_comb \PCC|WideOr4~0 (
// Equation(s):
// \PCC|WideOr4~0_combout  = (\CPU|PC [6] & (\CPU|PC [7] & ((\CPU|PC [5]) # (!\CPU|PC [4])))) # (!\CPU|PC [6] & (!\CPU|PC [7] & (!\CPU|PC [4] & \CPU|PC [5])))

	.dataa(\CPU|PC [6]),
	.datab(\CPU|PC [7]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [5]),
	.cin(gnd),
	.combout(\PCC|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr4~0 .lut_mask = 16'h8908;
defparam \PCC|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
fiftyfivenm_lcell_comb \PCC|WideOr3~0 (
// Equation(s):
// \PCC|WideOr3~0_combout  = (\CPU|PC [5] & ((\CPU|PC [6] & (\CPU|PC [4])) # (!\CPU|PC [6] & (!\CPU|PC [4] & \CPU|PC [7])))) # (!\CPU|PC [5] & (!\CPU|PC [7] & (\CPU|PC [6] $ (\CPU|PC [4]))))

	.dataa(\CPU|PC [6]),
	.datab(\CPU|PC [5]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr3~0 .lut_mask = 16'h8492;
defparam \PCC|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
fiftyfivenm_lcell_comb \PCC|WideOr2~0 (
// Equation(s):
// \PCC|WideOr2~0_combout  = (\CPU|PC [5] & (((\CPU|PC [4] & !\CPU|PC [7])))) # (!\CPU|PC [5] & ((\CPU|PC [6] & ((!\CPU|PC [7]))) # (!\CPU|PC [6] & (\CPU|PC [4]))))

	.dataa(\CPU|PC [6]),
	.datab(\CPU|PC [5]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr2~0 .lut_mask = 16'h10F2;
defparam \PCC|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
fiftyfivenm_lcell_comb \PCC|WideOr1~0 (
// Equation(s):
// \PCC|WideOr1~0_combout  = (\CPU|PC [6] & (\CPU|PC [4] & (\CPU|PC [7] $ (\CPU|PC [5])))) # (!\CPU|PC [6] & (!\CPU|PC [7] & ((\CPU|PC [4]) # (\CPU|PC [5]))))

	.dataa(\CPU|PC [6]),
	.datab(\CPU|PC [7]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [5]),
	.cin(gnd),
	.combout(\PCC|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr1~0 .lut_mask = 16'h3190;
defparam \PCC|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
fiftyfivenm_lcell_comb \PCC|WideOr0~0 (
// Equation(s):
// \PCC|WideOr0~0_combout  = (\CPU|PC [4] & ((\CPU|PC [7]) # (\CPU|PC [6] $ (\CPU|PC [5])))) # (!\CPU|PC [4] & ((\CPU|PC [5]) # (\CPU|PC [6] $ (\CPU|PC [7]))))

	.dataa(\CPU|PC [6]),
	.datab(\CPU|PC [5]),
	.datac(\CPU|PC [4]),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\PCC|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCC|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \PCC|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
fiftyfivenm_lcell_comb \PCB|WideOr6~0 (
// Equation(s):
// \PCB|WideOr6~0_combout  = (\CPU|PC [10] & (!\CPU|PC [9] & (\CPU|PC [11] $ (!\CPU|PC [8])))) # (!\CPU|PC [10] & (\CPU|PC [8] & (\CPU|PC [9] $ (!\CPU|PC [11]))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr6~0 .lut_mask = 16'h6102;
defparam \PCB|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
fiftyfivenm_lcell_comb \PCB|WideOr5~0 (
// Equation(s):
// \PCB|WideOr5~0_combout  = (\CPU|PC [9] & ((\CPU|PC [8] & ((\CPU|PC [11]))) # (!\CPU|PC [8] & (\CPU|PC [10])))) # (!\CPU|PC [9] & (\CPU|PC [10] & (\CPU|PC [11] $ (\CPU|PC [8]))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \PCB|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
fiftyfivenm_lcell_comb \PCB|WideOr4~0 (
// Equation(s):
// \PCB|WideOr4~0_combout  = (\CPU|PC [10] & (\CPU|PC [11] & ((\CPU|PC [9]) # (!\CPU|PC [8])))) # (!\CPU|PC [10] & (\CPU|PC [9] & (!\CPU|PC [11] & !\CPU|PC [8])))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr4~0 .lut_mask = 16'h80A4;
defparam \PCB|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
fiftyfivenm_lcell_comb \PCB|WideOr3~0 (
// Equation(s):
// \PCB|WideOr3~0_combout  = (\CPU|PC [9] & ((\CPU|PC [10] & ((\CPU|PC [8]))) # (!\CPU|PC [10] & (\CPU|PC [11] & !\CPU|PC [8])))) # (!\CPU|PC [9] & (!\CPU|PC [11] & (\CPU|PC [10] $ (\CPU|PC [8]))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr3~0 .lut_mask = 16'h8942;
defparam \PCB|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
fiftyfivenm_lcell_comb \PCB|WideOr2~0 (
// Equation(s):
// \PCB|WideOr2~0_combout  = (\CPU|PC [9] & (((!\CPU|PC [11] & \CPU|PC [8])))) # (!\CPU|PC [9] & ((\CPU|PC [10] & (!\CPU|PC [11])) # (!\CPU|PC [10] & ((\CPU|PC [8])))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr2~0 .lut_mask = 16'h1F02;
defparam \PCB|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
fiftyfivenm_lcell_comb \PCB|WideOr1~0 (
// Equation(s):
// \PCB|WideOr1~0_combout  = (\CPU|PC [10] & (\CPU|PC [8] & (\CPU|PC [9] $ (\CPU|PC [11])))) # (!\CPU|PC [10] & (!\CPU|PC [11] & ((\CPU|PC [9]) # (\CPU|PC [8]))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr1~0 .lut_mask = 16'h2D04;
defparam \PCB|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
fiftyfivenm_lcell_comb \PCB|WideOr0~0 (
// Equation(s):
// \PCB|WideOr0~0_combout  = (\CPU|PC [8] & ((\CPU|PC [11]) # (\CPU|PC [10] $ (\CPU|PC [9])))) # (!\CPU|PC [8] & ((\CPU|PC [9]) # (\CPU|PC [10] $ (\CPU|PC [11]))))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|PC [11]),
	.datad(\CPU|PC [8]),
	.cin(gnd),
	.combout(\PCB|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCB|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \PCB|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
fiftyfivenm_lcell_comb \PCA|WideOr6~0 (
// Equation(s):
// \PCA|WideOr6~0_combout  = (\CPU|PC [15] & (\CPU|PC [12] & (\CPU|PC [13] $ (\CPU|PC [14])))) # (!\CPU|PC [15] & (!\CPU|PC [13] & (\CPU|PC [14] $ (\CPU|PC [12]))))

	.dataa(\CPU|PC [13]),
	.datab(\CPU|PC [15]),
	.datac(\CPU|PC [14]),
	.datad(\CPU|PC [12]),
	.cin(gnd),
	.combout(\PCA|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr6~0 .lut_mask = 16'h4910;
defparam \PCA|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
fiftyfivenm_lcell_comb \PCA|WideOr5~0 (
// Equation(s):
// \PCA|WideOr5~0_combout  = (\CPU|PC [13] & ((\CPU|PC [12] & (\CPU|PC [15])) # (!\CPU|PC [12] & ((\CPU|PC [14]))))) # (!\CPU|PC [13] & (\CPU|PC [14] & (\CPU|PC [15] $ (\CPU|PC [12]))))

	.dataa(\CPU|PC [13]),
	.datab(\CPU|PC [15]),
	.datac(\CPU|PC [14]),
	.datad(\CPU|PC [12]),
	.cin(gnd),
	.combout(\PCA|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr5~0 .lut_mask = 16'h98E0;
defparam \PCA|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
fiftyfivenm_lcell_comb \PCA|WideOr4~0 (
// Equation(s):
// \PCA|WideOr4~0_combout  = (\CPU|PC [15] & (\CPU|PC [14] & ((\CPU|PC [13]) # (!\CPU|PC [12])))) # (!\CPU|PC [15] & (\CPU|PC [13] & (!\CPU|PC [14] & !\CPU|PC [12])))

	.dataa(\CPU|PC [13]),
	.datab(\CPU|PC [15]),
	.datac(\CPU|PC [14]),
	.datad(\CPU|PC [12]),
	.cin(gnd),
	.combout(\PCA|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr4~0 .lut_mask = 16'h80C2;
defparam \PCA|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
fiftyfivenm_lcell_comb \PCA|WideOr3~0 (
// Equation(s):
// \PCA|WideOr3~0_combout  = (\CPU|PC [13] & ((\CPU|PC [14] & ((\CPU|PC [12]))) # (!\CPU|PC [14] & (\CPU|PC [15] & !\CPU|PC [12])))) # (!\CPU|PC [13] & (!\CPU|PC [15] & (\CPU|PC [14] $ (\CPU|PC [12]))))

	.dataa(\CPU|PC [14]),
	.datab(\CPU|PC [13]),
	.datac(\CPU|PC [15]),
	.datad(\CPU|PC [12]),
	.cin(gnd),
	.combout(\PCA|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr3~0 .lut_mask = 16'h8942;
defparam \PCA|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
fiftyfivenm_lcell_comb \PCA|WideOr2~0 (
// Equation(s):
// \PCA|WideOr2~0_combout  = (\CPU|PC [13] & (!\CPU|PC [15] & ((\CPU|PC [12])))) # (!\CPU|PC [13] & ((\CPU|PC [14] & (!\CPU|PC [15])) # (!\CPU|PC [14] & ((\CPU|PC [12])))))

	.dataa(\CPU|PC [13]),
	.datab(\CPU|PC [15]),
	.datac(\CPU|PC [14]),
	.datad(\CPU|PC [12]),
	.cin(gnd),
	.combout(\PCA|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr2~0 .lut_mask = 16'h3710;
defparam \PCA|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
fiftyfivenm_lcell_comb \PCA|WideOr1~0 (
// Equation(s):
// \PCA|WideOr1~0_combout  = (\CPU|PC [13] & (!\CPU|PC [15] & ((\CPU|PC [12]) # (!\CPU|PC [14])))) # (!\CPU|PC [13] & (\CPU|PC [12] & (\CPU|PC [15] $ (!\CPU|PC [14]))))

	.dataa(\CPU|PC [13]),
	.datab(\CPU|PC [15]),
	.datac(\CPU|PC [14]),
	.datad(\CPU|PC [12]),
	.cin(gnd),
	.combout(\PCA|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr1~0 .lut_mask = 16'h6302;
defparam \PCA|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
fiftyfivenm_lcell_comb \PCA|WideOr0~0 (
// Equation(s):
// \PCA|WideOr0~0_combout  = (\CPU|PC [12] & ((\CPU|PC [15]) # (\CPU|PC [13] $ (\CPU|PC [14])))) # (!\CPU|PC [12] & ((\CPU|PC [13]) # (\CPU|PC [15] $ (\CPU|PC [14]))))

	.dataa(\CPU|PC [13]),
	.datab(\CPU|PC [15]),
	.datac(\CPU|PC [14]),
	.datad(\CPU|PC [12]),
	.cin(gnd),
	.combout(\PCA|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCA|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \PCA|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add0~20 (
// Equation(s):
// \RICOH|ITERATOR|Add0~20_combout  = !\RICOH|ITERATOR|Add0~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\RICOH|ITERATOR|Add0~19 ),
	.combout(\RICOH|ITERATOR|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Add0~20 .lut_mask = 16'h0F0F;
defparam \RICOH|ITERATOR|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
fiftyfivenm_lcell_comb \RICOH|ITERATOR|always1~0 (
// Equation(s):
// \RICOH|ITERATOR|always1~0_combout  = ((\RICOH|ITERATOR|Add0~8_combout  & (\RICOH|ITERATOR|Add0~12_combout  & \RICOH|ITERATOR|Add0~10_combout )) # (!\RICOH|ITERATOR|Add0~8_combout  & (!\RICOH|ITERATOR|Add0~12_combout  & !\RICOH|ITERATOR|Add0~10_combout ))) 
// # (!\RICOH|ITERATOR|Add0~14_combout )

	.dataa(\RICOH|ITERATOR|Add0~14_combout ),
	.datab(\RICOH|ITERATOR|Add0~8_combout ),
	.datac(\RICOH|ITERATOR|Add0~12_combout ),
	.datad(\RICOH|ITERATOR|Add0~10_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|always1~0 .lut_mask = 16'hD557;
defparam \RICOH|ITERATOR|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
fiftyfivenm_lcell_comb \RICOH|ITERATOR|always1~1 (
// Equation(s):
// \RICOH|ITERATOR|always1~1_combout  = (\RICOH|ITERATOR|Add0~20_combout ) # (((\RICOH|ITERATOR|always1~0_combout ) # (\RICOH|ITERATOR|Add0~16_combout )) # (!\RICOH|ITERATOR|Add0~18_combout ))

	.dataa(\RICOH|ITERATOR|Add0~20_combout ),
	.datab(\RICOH|ITERATOR|Add0~18_combout ),
	.datac(\RICOH|ITERATOR|always1~0_combout ),
	.datad(\RICOH|ITERATOR|Add0~16_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|always1~1 .lut_mask = 16'hFFFB;
defparam \RICOH|ITERATOR|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N5
dffeas \RICOH|ITERATOR|hs (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|ITERATOR|always1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|hs .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|hs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Equal2~0 (
// Equation(s):
// \RICOH|ITERATOR|Equal2~0_combout  = (\RICOH|ITERATOR|Add1~6_combout  & (!\RICOH|ITERATOR|Add1~8_combout  & (!\RICOH|ITERATOR|Add1~4_combout  & \RICOH|ITERATOR|Add1~2_combout )))

	.dataa(\RICOH|ITERATOR|Add1~6_combout ),
	.datab(\RICOH|ITERATOR|Add1~8_combout ),
	.datac(\RICOH|ITERATOR|Add1~4_combout ),
	.datad(\RICOH|ITERATOR|Add1~2_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Equal2~0 .lut_mask = 16'h0200;
defparam \RICOH|ITERATOR|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Equal2~1 (
// Equation(s):
// \RICOH|ITERATOR|Equal2~1_combout  = (\RICOH|ITERATOR|Add1~12_combout  & (\RICOH|ITERATOR|Add1~16_combout  & (\RICOH|ITERATOR|Add1~14_combout  & \RICOH|ITERATOR|Add1~10_combout )))

	.dataa(\RICOH|ITERATOR|Add1~12_combout ),
	.datab(\RICOH|ITERATOR|Add1~16_combout ),
	.datac(\RICOH|ITERATOR|Add1~14_combout ),
	.datad(\RICOH|ITERATOR|Add1~10_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Equal2~1 .lut_mask = 16'h8000;
defparam \RICOH|ITERATOR|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Add1~20 (
// Equation(s):
// \RICOH|ITERATOR|Add1~20_combout  = !\RICOH|ITERATOR|Add1~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\RICOH|ITERATOR|Add1~19 ),
	.combout(\RICOH|ITERATOR|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Add1~20 .lut_mask = 16'h0F0F;
defparam \RICOH|ITERATOR|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
fiftyfivenm_lcell_comb \RICOH|ITERATOR|Equal2~2 (
// Equation(s):
// \RICOH|ITERATOR|Equal2~2_combout  = (\RICOH|ITERATOR|Add1~18_combout ) # (((\RICOH|ITERATOR|Add1~20_combout ) # (!\RICOH|ITERATOR|Equal2~1_combout )) # (!\RICOH|ITERATOR|Equal2~0_combout ))

	.dataa(\RICOH|ITERATOR|Add1~18_combout ),
	.datab(\RICOH|ITERATOR|Equal2~0_combout ),
	.datac(\RICOH|ITERATOR|Equal2~1_combout ),
	.datad(\RICOH|ITERATOR|Add1~20_combout ),
	.cin(gnd),
	.combout(\RICOH|ITERATOR|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|ITERATOR|Equal2~2 .lut_mask = 16'hFFBF;
defparam \RICOH|ITERATOR|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N31
dffeas \RICOH|ITERATOR|vs (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|ITERATOR|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|ITERATOR|vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|ITERATOR|vs .is_wysiwyg = "true";
defparam \RICOH|ITERATOR|vs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N10
fiftyfivenm_lcell_comb \RICOH|mask[1]~1 (
// Equation(s):
// \RICOH|mask[1]~1_combout  = (((\CPU|Selector30~1_combout ) # (!\CPU|WRn_i~q )) # (!\CPU|Selector31~1_combout )) # (!\RICOH|gfxbus|Equal0~6_combout )

	.dataa(\RICOH|gfxbus|Equal0~6_combout ),
	.datab(\CPU|Selector31~1_combout ),
	.datac(\CPU|WRn_i~q ),
	.datad(\CPU|Selector30~1_combout ),
	.cin(gnd),
	.combout(\RICOH|mask[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|mask[1]~1 .lut_mask = 16'hFF7F;
defparam \RICOH|mask[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
fiftyfivenm_lcell_comb \RICOH|mask[1]~2 (
// Equation(s):
// \RICOH|mask[1]~2_combout  = (!\KEY[0]~input_o ) # (!\RICOH|mask[1]~1_combout )

	.dataa(gnd),
	.datab(\RICOH|mask[1]~1_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|mask[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|mask[1]~2 .lut_mask = 16'h3F3F;
defparam \RICOH|mask[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \RICOH|mask[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|mask~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|mask[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|mask[1] .is_wysiwyg = "true";
defparam \RICOH|mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
fiftyfivenm_lcell_comb \RICOH|always5~0 (
// Equation(s):
// \RICOH|always5~0_combout  = ((\RICOH|mask [1]) # ((!\RICOH|Decoder2~0_combout  & \RICOH|ITERATOR|hc [4]))) # (!\RICOH|status~0_combout )

	.dataa(\RICOH|status~0_combout ),
	.datab(\RICOH|Decoder2~0_combout ),
	.datac(\RICOH|mask [1]),
	.datad(\RICOH|ITERATOR|hc [4]),
	.cin(gnd),
	.combout(\RICOH|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|always5~0 .lut_mask = 16'hF7F5;
defparam \RICOH|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N15
dffeas \RICOH|mask[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|mask~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|mask[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|mask[3] .is_wysiwyg = "true";
defparam \RICOH|mask[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N30
fiftyfivenm_lcell_comb \RICOH|VGA_R[0]~0 (
// Equation(s):
// \RICOH|VGA_R[0]~0_combout  = (\RICOH|mask [3] & (!\RICOH|ITERATOR|vc [9] & !\RICOH|ITERATOR|hc [9]))

	.dataa(\RICOH|mask [3]),
	.datab(\RICOH|ITERATOR|vc [9]),
	.datac(gnd),
	.datad(\RICOH|ITERATOR|hc [9]),
	.cin(gnd),
	.combout(\RICOH|VGA_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VGA_R[0]~0 .lut_mask = 16'h0022;
defparam \RICOH|VGA_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N6
fiftyfivenm_lcell_comb \RICOH|VGA_R[0]~1 (
// Equation(s):
// \RICOH|VGA_R[0]~1_combout  = (\RICOH|always5~0_combout  & (\RICOH|VGA_R[0]~0_combout  & ((!\RICOH|ITERATOR|vc [5]) # (!\RICOH|always5~1_combout ))))

	.dataa(\RICOH|always5~0_combout ),
	.datab(\RICOH|always5~1_combout ),
	.datac(\RICOH|ITERATOR|vc [5]),
	.datad(\RICOH|VGA_R[0]~0_combout ),
	.cin(gnd),
	.combout(\RICOH|VGA_R[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VGA_R[0]~1 .lut_mask = 16'h2A00;
defparam \RICOH|VGA_R[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
fiftyfivenm_lcell_comb \RICOH|altpat2~7 (
// Equation(s):
// \RICOH|altpat2~7_combout  = (\KEY[0]~input_o  & \RICOH|pattern|altsyncram_component|auto_generated|q_b [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|pattern|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\RICOH|altpat2~7_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2~7 .lut_mask = 16'hF000;
defparam \RICOH|altpat2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
fiftyfivenm_lcell_comb \RICOH|altpat2[1]~1 (
// Equation(s):
// \RICOH|altpat2[1]~1_combout  = (\RICOH|ITERATOR|hc [1]) # ((\RICOH|ITERATOR|hc [3]) # (!\KEY[0]~input_o ))

	.dataa(gnd),
	.datab(\RICOH|ITERATOR|hc [1]),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|ITERATOR|hc [3]),
	.cin(gnd),
	.combout(\RICOH|altpat2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2[1]~1 .lut_mask = 16'hFFCF;
defparam \RICOH|altpat2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N17
dffeas \RICOH|altpat2[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|altpat2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|altpat2[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat2[0] .is_wysiwyg = "true";
defparam \RICOH|altpat2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
fiftyfivenm_lcell_comb \RICOH|pat2~7 (
// Equation(s):
// \RICOH|pat2~7_combout  = (\KEY[0]~input_o  & \RICOH|altpat2 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|altpat2 [0]),
	.cin(gnd),
	.combout(\RICOH|pat2~7_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat2~7 .lut_mask = 16'hF000;
defparam \RICOH|pat2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N2
fiftyfivenm_lcell_comb \RICOH|pat2[7]~1 (
// Equation(s):
// \RICOH|pat2[7]~1_combout  = (\RICOH|ITERATOR|Equal0~0_combout ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|ITERATOR|Equal0~0_combout ),
	.cin(gnd),
	.combout(\RICOH|pat2[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat2[7]~1 .lut_mask = 16'hFF0F;
defparam \RICOH|pat2[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N13
dffeas \RICOH|pat2[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat2[0] .is_wysiwyg = "true";
defparam \RICOH|pat2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
fiftyfivenm_lcell_comb \RICOH|altpat2~6 (
// Equation(s):
// \RICOH|altpat2~6_combout  = (\KEY[0]~input_o  & \RICOH|pattern|altsyncram_component|auto_generated|q_b [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|pattern|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\RICOH|altpat2~6_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2~6 .lut_mask = 16'hF000;
defparam \RICOH|altpat2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
fiftyfivenm_lcell_comb \RICOH|altpat2[1]~feeder (
// Equation(s):
// \RICOH|altpat2[1]~feeder_combout  = \RICOH|altpat2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|altpat2~6_combout ),
	.cin(gnd),
	.combout(\RICOH|altpat2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2[1]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|altpat2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N3
dffeas \RICOH|altpat2[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat2[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat2[1] .is_wysiwyg = "true";
defparam \RICOH|altpat2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N14
fiftyfivenm_lcell_comb \RICOH|pat2~6 (
// Equation(s):
// \RICOH|pat2~6_combout  = (\KEY[0]~input_o  & \RICOH|altpat2 [1])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|altpat2 [1]),
	.cin(gnd),
	.combout(\RICOH|pat2~6_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat2~6 .lut_mask = 16'hAA00;
defparam \RICOH|pat2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N15
dffeas \RICOH|pat2[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat2[1] .is_wysiwyg = "true";
defparam \RICOH|pat2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
fiftyfivenm_lcell_comb \RICOH|Mux9~2 (
// Equation(s):
// \RICOH|Mux9~2_combout  = (\RICOH|ITERATOR|hc [2] & (((\RICOH|ITERATOR|hc [1])))) # (!\RICOH|ITERATOR|hc [2] & ((\RICOH|ITERATOR|hc [1] & ((\RICOH|pat2 [1]))) # (!\RICOH|ITERATOR|hc [1] & (\RICOH|pat2 [0]))))

	.dataa(\RICOH|pat2 [0]),
	.datab(\RICOH|ITERATOR|hc [2]),
	.datac(\RICOH|pat2 [1]),
	.datad(\RICOH|ITERATOR|hc [1]),
	.cin(gnd),
	.combout(\RICOH|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux9~2 .lut_mask = 16'hFC22;
defparam \RICOH|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
fiftyfivenm_lcell_comb \RICOH|altpat2~5 (
// Equation(s):
// \RICOH|altpat2~5_combout  = (\KEY[0]~input_o  & \RICOH|pattern|altsyncram_component|auto_generated|q_b [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|pattern|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\RICOH|altpat2~5_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2~5 .lut_mask = 16'hF000;
defparam \RICOH|altpat2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
fiftyfivenm_lcell_comb \RICOH|altpat2[2]~feeder (
// Equation(s):
// \RICOH|altpat2[2]~feeder_combout  = \RICOH|altpat2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|altpat2~5_combout ),
	.cin(gnd),
	.combout(\RICOH|altpat2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2[2]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|altpat2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N21
dffeas \RICOH|altpat2[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat2[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat2[2] .is_wysiwyg = "true";
defparam \RICOH|altpat2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
fiftyfivenm_lcell_comb \RICOH|pat2~5 (
// Equation(s):
// \RICOH|pat2~5_combout  = (\KEY[0]~input_o  & \RICOH|altpat2 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|altpat2 [2]),
	.cin(gnd),
	.combout(\RICOH|pat2~5_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat2~5 .lut_mask = 16'hF000;
defparam \RICOH|pat2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N1
dffeas \RICOH|pat2[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat2[2] .is_wysiwyg = "true";
defparam \RICOH|pat2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
fiftyfivenm_lcell_comb \RICOH|altpat2~8 (
// Equation(s):
// \RICOH|altpat2~8_combout  = (\KEY[0]~input_o  & \RICOH|pattern|altsyncram_component|auto_generated|q_b [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|pattern|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\RICOH|altpat2~8_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2~8 .lut_mask = 16'hF000;
defparam \RICOH|altpat2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
fiftyfivenm_lcell_comb \RICOH|altpat2[3]~feeder (
// Equation(s):
// \RICOH|altpat2[3]~feeder_combout  = \RICOH|altpat2~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|altpat2~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|altpat2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2[3]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|altpat2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N31
dffeas \RICOH|altpat2[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat2[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat2[3] .is_wysiwyg = "true";
defparam \RICOH|altpat2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
fiftyfivenm_lcell_comb \RICOH|pat2~8 (
// Equation(s):
// \RICOH|pat2~8_combout  = (\KEY[0]~input_o  & \RICOH|altpat2 [3])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\RICOH|altpat2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|pat2~8_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat2~8 .lut_mask = 16'hA0A0;
defparam \RICOH|pat2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N25
dffeas \RICOH|pat2[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat2[3] .is_wysiwyg = "true";
defparam \RICOH|pat2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
fiftyfivenm_lcell_comb \RICOH|Mux9~3 (
// Equation(s):
// \RICOH|Mux9~3_combout  = (\RICOH|Mux9~2_combout  & (((\RICOH|pat2 [3]) # (!\RICOH|ITERATOR|hc [2])))) # (!\RICOH|Mux9~2_combout  & (\RICOH|pat2 [2] & (\RICOH|ITERATOR|hc [2])))

	.dataa(\RICOH|Mux9~2_combout ),
	.datab(\RICOH|pat2 [2]),
	.datac(\RICOH|ITERATOR|hc [2]),
	.datad(\RICOH|pat2 [3]),
	.cin(gnd),
	.combout(\RICOH|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux9~3 .lut_mask = 16'hEA4A;
defparam \RICOH|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
fiftyfivenm_lcell_comb \RICOH|altpat2~4 (
// Equation(s):
// \RICOH|altpat2~4_combout  = (\KEY[0]~input_o  & \RICOH|pattern|altsyncram_component|auto_generated|q_b [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|pattern|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\RICOH|altpat2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2~4 .lut_mask = 16'hF000;
defparam \RICOH|altpat2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N11
dffeas \RICOH|altpat2[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RICOH|altpat2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RICOH|altpat2[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat2[7] .is_wysiwyg = "true";
defparam \RICOH|altpat2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
fiftyfivenm_lcell_comb \RICOH|pat2~4 (
// Equation(s):
// \RICOH|pat2~4_combout  = (\KEY[0]~input_o  & \RICOH|altpat2 [7])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\RICOH|altpat2 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|pat2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat2~4 .lut_mask = 16'hA0A0;
defparam \RICOH|pat2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N17
dffeas \RICOH|pat2[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat2[7] .is_wysiwyg = "true";
defparam \RICOH|pat2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
fiftyfivenm_lcell_comb \RICOH|altpat2~0 (
// Equation(s):
// \RICOH|altpat2~0_combout  = (\KEY[0]~input_o  & \RICOH|pattern|altsyncram_component|auto_generated|q_b [2])

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\RICOH|pattern|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|altpat2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2~0 .lut_mask = 16'hC0C0;
defparam \RICOH|altpat2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
fiftyfivenm_lcell_comb \RICOH|altpat2[5]~feeder (
// Equation(s):
// \RICOH|altpat2[5]~feeder_combout  = \RICOH|altpat2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|altpat2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|altpat2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2[5]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|altpat2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N29
dffeas \RICOH|altpat2[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat2[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat2[5] .is_wysiwyg = "true";
defparam \RICOH|altpat2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
fiftyfivenm_lcell_comb \RICOH|pat2~0 (
// Equation(s):
// \RICOH|pat2~0_combout  = (\KEY[0]~input_o  & \RICOH|altpat2 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|altpat2 [5]),
	.cin(gnd),
	.combout(\RICOH|pat2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat2~0 .lut_mask = 16'hF000;
defparam \RICOH|pat2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N9
dffeas \RICOH|pat2[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat2[5] .is_wysiwyg = "true";
defparam \RICOH|pat2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
fiftyfivenm_lcell_comb \RICOH|altpat2~2 (
// Equation(s):
// \RICOH|altpat2~2_combout  = (\KEY[0]~input_o  & \RICOH|pattern|altsyncram_component|auto_generated|q_b [1])

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\RICOH|pattern|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|altpat2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2~2 .lut_mask = 16'hC0C0;
defparam \RICOH|altpat2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
fiftyfivenm_lcell_comb \RICOH|altpat2[6]~feeder (
// Equation(s):
// \RICOH|altpat2[6]~feeder_combout  = \RICOH|altpat2~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|altpat2~2_combout ),
	.cin(gnd),
	.combout(\RICOH|altpat2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2[6]~feeder .lut_mask = 16'hFF00;
defparam \RICOH|altpat2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N7
dffeas \RICOH|altpat2[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat2[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat2[6] .is_wysiwyg = "true";
defparam \RICOH|altpat2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
fiftyfivenm_lcell_comb \RICOH|pat2~2 (
// Equation(s):
// \RICOH|pat2~2_combout  = (\KEY[0]~input_o  & \RICOH|altpat2 [6])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RICOH|altpat2 [6]),
	.cin(gnd),
	.combout(\RICOH|pat2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat2~2 .lut_mask = 16'hAA00;
defparam \RICOH|pat2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N31
dffeas \RICOH|pat2[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat2[6] .is_wysiwyg = "true";
defparam \RICOH|pat2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
fiftyfivenm_lcell_comb \RICOH|altpat2~3 (
// Equation(s):
// \RICOH|altpat2~3_combout  = (\KEY[0]~input_o  & \RICOH|pattern|altsyncram_component|auto_generated|q_b [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|pattern|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\RICOH|altpat2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2~3 .lut_mask = 16'hF000;
defparam \RICOH|altpat2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
fiftyfivenm_lcell_comb \RICOH|altpat2[4]~feeder (
// Equation(s):
// \RICOH|altpat2[4]~feeder_combout  = \RICOH|altpat2~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RICOH|altpat2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|altpat2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat2[4]~feeder .lut_mask = 16'hF0F0;
defparam \RICOH|altpat2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N25
dffeas \RICOH|altpat2[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat2[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat2[4] .is_wysiwyg = "true";
defparam \RICOH|altpat2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
fiftyfivenm_lcell_comb \RICOH|pat2~3 (
// Equation(s):
// \RICOH|pat2~3_combout  = (\RICOH|altpat2 [4] & \KEY[0]~input_o )

	.dataa(\RICOH|altpat2 [4]),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|pat2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat2~3 .lut_mask = 16'hA0A0;
defparam \RICOH|pat2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N29
dffeas \RICOH|pat2[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat2[4] .is_wysiwyg = "true";
defparam \RICOH|pat2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
fiftyfivenm_lcell_comb \RICOH|Mux9~0 (
// Equation(s):
// \RICOH|Mux9~0_combout  = (\RICOH|ITERATOR|hc [2] & ((\RICOH|pat2 [6]) # ((\RICOH|ITERATOR|hc [1])))) # (!\RICOH|ITERATOR|hc [2] & (((\RICOH|pat2 [4] & !\RICOH|ITERATOR|hc [1]))))

	.dataa(\RICOH|pat2 [6]),
	.datab(\RICOH|pat2 [4]),
	.datac(\RICOH|ITERATOR|hc [2]),
	.datad(\RICOH|ITERATOR|hc [1]),
	.cin(gnd),
	.combout(\RICOH|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux9~0 .lut_mask = 16'hF0AC;
defparam \RICOH|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
fiftyfivenm_lcell_comb \RICOH|Mux9~1 (
// Equation(s):
// \RICOH|Mux9~1_combout  = (\RICOH|ITERATOR|hc [1] & ((\RICOH|Mux9~0_combout  & (\RICOH|pat2 [7])) # (!\RICOH|Mux9~0_combout  & ((\RICOH|pat2 [5]))))) # (!\RICOH|ITERATOR|hc [1] & (((\RICOH|Mux9~0_combout ))))

	.dataa(\RICOH|ITERATOR|hc [1]),
	.datab(\RICOH|pat2 [7]),
	.datac(\RICOH|pat2 [5]),
	.datad(\RICOH|Mux9~0_combout ),
	.cin(gnd),
	.combout(\RICOH|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux9~1 .lut_mask = 16'hDDA0;
defparam \RICOH|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
fiftyfivenm_lcell_comb \RICOH|Mux9~4 (
// Equation(s):
// \RICOH|Mux9~4_combout  = (\RICOH|ITERATOR|hc [3] & ((\RICOH|Mux9~1_combout ))) # (!\RICOH|ITERATOR|hc [3] & (\RICOH|Mux9~3_combout ))

	.dataa(\RICOH|ITERATOR|hc [3]),
	.datab(gnd),
	.datac(\RICOH|Mux9~3_combout ),
	.datad(\RICOH|Mux9~1_combout ),
	.cin(gnd),
	.combout(\RICOH|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux9~4 .lut_mask = 16'hFA50;
defparam \RICOH|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N6
fiftyfivenm_lcell_comb \RICOH|altpat1[1]~0 (
// Equation(s):
// \RICOH|altpat1[1]~0_combout  = ((!\RICOH|ITERATOR|hc [1] & (\RICOH|ITERATOR|hc [2] & !\RICOH|ITERATOR|hc [3]))) # (!\KEY[0]~input_o )

	.dataa(\RICOH|ITERATOR|hc [1]),
	.datab(\KEY[0]~input_o ),
	.datac(\RICOH|ITERATOR|hc [2]),
	.datad(\RICOH|ITERATOR|hc [3]),
	.cin(gnd),
	.combout(\RICOH|altpat1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|altpat1[1]~0 .lut_mask = 16'h3373;
defparam \RICOH|altpat1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N19
dffeas \RICOH|altpat1[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat1[2] .is_wysiwyg = "true";
defparam \RICOH|altpat1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N12
fiftyfivenm_lcell_comb \RICOH|pat1~4 (
// Equation(s):
// \RICOH|pat1~4_combout  = (\KEY[0]~input_o  & \RICOH|altpat1 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|altpat1 [2]),
	.cin(gnd),
	.combout(\RICOH|pat1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat1~4 .lut_mask = 16'hF000;
defparam \RICOH|pat1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N13
dffeas \RICOH|pat1[2] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat1[2] .is_wysiwyg = "true";
defparam \RICOH|pat1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N13
dffeas \RICOH|altpat1[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat1[1] .is_wysiwyg = "true";
defparam \RICOH|altpat1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N22
fiftyfivenm_lcell_comb \RICOH|pat1~5 (
// Equation(s):
// \RICOH|pat1~5_combout  = (\RICOH|altpat1 [1] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\RICOH|altpat1 [1]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|pat1~5_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat1~5 .lut_mask = 16'hC0C0;
defparam \RICOH|pat1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N23
dffeas \RICOH|pat1[1] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat1[1] .is_wysiwyg = "true";
defparam \RICOH|pat1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N23
dffeas \RICOH|altpat1[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat1[0] .is_wysiwyg = "true";
defparam \RICOH|altpat1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N28
fiftyfivenm_lcell_comb \RICOH|pat1~6 (
// Equation(s):
// \RICOH|pat1~6_combout  = (\KEY[0]~input_o  & \RICOH|altpat1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|altpat1 [0]),
	.cin(gnd),
	.combout(\RICOH|pat1~6_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat1~6 .lut_mask = 16'hF000;
defparam \RICOH|pat1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N29
dffeas \RICOH|pat1[0] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat1[0] .is_wysiwyg = "true";
defparam \RICOH|pat1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
fiftyfivenm_lcell_comb \RICOH|Mux8~2 (
// Equation(s):
// \RICOH|Mux8~2_combout  = (\RICOH|ITERATOR|hc [2] & (((\RICOH|ITERATOR|hc [1])))) # (!\RICOH|ITERATOR|hc [2] & ((\RICOH|ITERATOR|hc [1] & (\RICOH|pat1 [1])) # (!\RICOH|ITERATOR|hc [1] & ((\RICOH|pat1 [0])))))

	.dataa(\RICOH|pat1 [1]),
	.datab(\RICOH|ITERATOR|hc [2]),
	.datac(\RICOH|ITERATOR|hc [1]),
	.datad(\RICOH|pat1 [0]),
	.cin(gnd),
	.combout(\RICOH|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux8~2 .lut_mask = 16'hE3E0;
defparam \RICOH|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N1
dffeas \RICOH|altpat1[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat1[3] .is_wysiwyg = "true";
defparam \RICOH|altpat1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N4
fiftyfivenm_lcell_comb \RICOH|pat1~7 (
// Equation(s):
// \RICOH|pat1~7_combout  = (\RICOH|altpat1 [3] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\RICOH|altpat1 [3]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|pat1~7_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat1~7 .lut_mask = 16'hC0C0;
defparam \RICOH|pat1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N5
dffeas \RICOH|pat1[3] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat1[3] .is_wysiwyg = "true";
defparam \RICOH|pat1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
fiftyfivenm_lcell_comb \RICOH|Mux8~3 (
// Equation(s):
// \RICOH|Mux8~3_combout  = (\RICOH|ITERATOR|hc [2] & ((\RICOH|Mux8~2_combout  & ((\RICOH|pat1 [3]))) # (!\RICOH|Mux8~2_combout  & (\RICOH|pat1 [2])))) # (!\RICOH|ITERATOR|hc [2] & (((\RICOH|Mux8~2_combout ))))

	.dataa(\RICOH|pat1 [2]),
	.datab(\RICOH|ITERATOR|hc [2]),
	.datac(\RICOH|Mux8~2_combout ),
	.datad(\RICOH|pat1 [3]),
	.cin(gnd),
	.combout(\RICOH|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux8~3 .lut_mask = 16'hF838;
defparam \RICOH|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N9
dffeas \RICOH|altpat1[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat1[5] .is_wysiwyg = "true";
defparam \RICOH|altpat1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N8
fiftyfivenm_lcell_comb \RICOH|pat1~0 (
// Equation(s):
// \RICOH|pat1~0_combout  = (\RICOH|altpat1 [5] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\RICOH|altpat1 [5]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|pat1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat1~0 .lut_mask = 16'hC0C0;
defparam \RICOH|pat1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N9
dffeas \RICOH|pat1[5] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat1[5] .is_wysiwyg = "true";
defparam \RICOH|pat1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y34_N27
dffeas \RICOH|altpat1[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat1[4] .is_wysiwyg = "true";
defparam \RICOH|altpat1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
fiftyfivenm_lcell_comb \RICOH|pat1~2 (
// Equation(s):
// \RICOH|pat1~2_combout  = (\KEY[0]~input_o  & \RICOH|altpat1 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|altpat1 [4]),
	.cin(gnd),
	.combout(\RICOH|pat1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat1~2 .lut_mask = 16'hF000;
defparam \RICOH|pat1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N25
dffeas \RICOH|pat1[4] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat1[4] .is_wysiwyg = "true";
defparam \RICOH|pat1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y34_N3
dffeas \RICOH|altpat1[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat1[6] .is_wysiwyg = "true";
defparam \RICOH|altpat1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N10
fiftyfivenm_lcell_comb \RICOH|pat1~1 (
// Equation(s):
// \RICOH|pat1~1_combout  = (\RICOH|altpat1 [6] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\RICOH|altpat1 [6]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RICOH|pat1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat1~1 .lut_mask = 16'hC0C0;
defparam \RICOH|pat1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N11
dffeas \RICOH|pat1[6] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat1[6] .is_wysiwyg = "true";
defparam \RICOH|pat1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N26
fiftyfivenm_lcell_comb \RICOH|Mux8~0 (
// Equation(s):
// \RICOH|Mux8~0_combout  = (\RICOH|ITERATOR|hc [1] & (((\RICOH|ITERATOR|hc [2])))) # (!\RICOH|ITERATOR|hc [1] & ((\RICOH|ITERATOR|hc [2] & ((\RICOH|pat1 [6]))) # (!\RICOH|ITERATOR|hc [2] & (\RICOH|pat1 [4]))))

	.dataa(\RICOH|ITERATOR|hc [1]),
	.datab(\RICOH|pat1 [4]),
	.datac(\RICOH|ITERATOR|hc [2]),
	.datad(\RICOH|pat1 [6]),
	.cin(gnd),
	.combout(\RICOH|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux8~0 .lut_mask = 16'hF4A4;
defparam \RICOH|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N5
dffeas \RICOH|altpat1[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|altpat2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|altpat1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|altpat1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|altpat1[7] .is_wysiwyg = "true";
defparam \RICOH|altpat1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N16
fiftyfivenm_lcell_comb \RICOH|pat1~3 (
// Equation(s):
// \RICOH|pat1~3_combout  = (\KEY[0]~input_o  & \RICOH|altpat1 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\RICOH|altpat1 [7]),
	.cin(gnd),
	.combout(\RICOH|pat1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|pat1~3 .lut_mask = 16'hF000;
defparam \RICOH|pat1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y34_N17
dffeas \RICOH|pat1[7] (
	.clk(\PLL|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\RICOH|pat1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RICOH|pat2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RICOH|pat1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RICOH|pat1[7] .is_wysiwyg = "true";
defparam \RICOH|pat1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N18
fiftyfivenm_lcell_comb \RICOH|Mux8~1 (
// Equation(s):
// \RICOH|Mux8~1_combout  = (\RICOH|ITERATOR|hc [1] & ((\RICOH|Mux8~0_combout  & ((\RICOH|pat1 [7]))) # (!\RICOH|Mux8~0_combout  & (\RICOH|pat1 [5])))) # (!\RICOH|ITERATOR|hc [1] & (((\RICOH|Mux8~0_combout ))))

	.dataa(\RICOH|ITERATOR|hc [1]),
	.datab(\RICOH|pat1 [5]),
	.datac(\RICOH|Mux8~0_combout ),
	.datad(\RICOH|pat1 [7]),
	.cin(gnd),
	.combout(\RICOH|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux8~1 .lut_mask = 16'hF858;
defparam \RICOH|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
fiftyfivenm_lcell_comb \RICOH|Mux8~4 (
// Equation(s):
// \RICOH|Mux8~4_combout  = (\RICOH|ITERATOR|hc [3] & ((\RICOH|Mux8~1_combout ))) # (!\RICOH|ITERATOR|hc [3] & (\RICOH|Mux8~3_combout ))

	.dataa(\RICOH|ITERATOR|hc [3]),
	.datab(gnd),
	.datac(\RICOH|Mux8~3_combout ),
	.datad(\RICOH|Mux8~1_combout ),
	.cin(gnd),
	.combout(\RICOH|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|Mux8~4 .lut_mask = 16'hFA50;
defparam \RICOH|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
fiftyfivenm_lcell_comb \RICOH|VGA_R[2]~2 (
// Equation(s):
// \RICOH|VGA_R[2]~2_combout  = ((\RICOH|Mux9~4_combout  & !\RICOH|Mux8~4_combout )) # (!\RICOH|VGA_R[0]~1_combout )

	.dataa(gnd),
	.datab(\RICOH|VGA_R[0]~1_combout ),
	.datac(\RICOH|Mux9~4_combout ),
	.datad(\RICOH|Mux8~4_combout ),
	.cin(gnd),
	.combout(\RICOH|VGA_R[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VGA_R[2]~2 .lut_mask = 16'h33F3;
defparam \RICOH|VGA_R[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
fiftyfivenm_lcell_comb \RICOH|VGA_R[3]~3 (
// Equation(s):
// \RICOH|VGA_R[3]~3_combout  = ((!\RICOH|Mux9~4_combout  & !\RICOH|Mux8~4_combout )) # (!\RICOH|VGA_R[0]~1_combout )

	.dataa(gnd),
	.datab(\RICOH|VGA_R[0]~1_combout ),
	.datac(\RICOH|Mux9~4_combout ),
	.datad(\RICOH|Mux8~4_combout ),
	.cin(gnd),
	.combout(\RICOH|VGA_R[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RICOH|VGA_R[3]~3 .lut_mask = 16'h333F;
defparam \RICOH|VGA_R[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \ARDUINO_RESET_N~input (
	.i(ARDUINO_RESET_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_RESET_N~input_o ));
// synopsys translate_off
defparam \ARDUINO_RESET_N~input .bus_hold = "false";
defparam \ARDUINO_RESET_N~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
