

================================================================
== Vitis HLS Report for 'extract_ip_address_512_s'
================================================================
* Date:           Sat Mar 18 14:35:15 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.027 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1581|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      119|    -|
|Register             |        -|     -|     1117|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1117|     1764|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_209_p2                |         +|   0|  0|   23|          16|           1|
    |and_ln1064_fu_376_p2              |       and|   0|  0|   32|          32|          32|
    |and_ln414_1_fu_288_p2             |       and|   0|  0|  160|         160|         160|
    |and_ln414_2_fu_294_p2             |       and|   0|  0|  160|         160|         160|
    |and_ln414_fu_276_p2               |       and|   0|  0|  160|         160|         160|
    |ap_condition_224                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op65_write_state2    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op66_write_state2    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op73_write_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op74_write_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op75_write_state4    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op77_write_state4    |       and|   0|  0|    2|           1|           1|
    |tmp_i_nbreadreq_fu_92_p3          |       and|   0|  0|  160|           1|           0|
    |icmp_ln1064_fu_382_p2             |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln414_fu_216_p2              |      icmp|   0|  0|   16|          25|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_io                |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|    2|           1|           1|
    |or_ln67_1_fu_336_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln67_fu_316_p2                 |        or|   0|  0|    2|           1|           1|
    |p_Result_s_fu_300_p2              |        or|   0|  0|  160|         160|         160|
    |select_ln414_1_fu_252_p3          |    select|   0|  0|  148|           1|         160|
    |select_ln414_2_fu_260_p3          |    select|   0|  0|  148|           1|         161|
    |select_ln414_3_fu_268_p3          |    select|   0|  0|    2|           1|           1|
    |select_ln414_fu_234_p3            |    select|   0|  0|  148|           1|         160|
    |select_ln67_fu_328_p3             |    select|   0|  0|   16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln1064_fu_370_p2              |       xor|   0|  0|   32|          32|          32|
    |xor_ln414_fu_282_p2               |       xor|   0|  0|  160|           2|         160|
    |xor_ln67_fu_322_p2                |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1581|         803|        1377|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_header_idx_new_0_i_phi_fu_146_p4     |   9|          2|   16|         32|
    |ap_phi_mux_header_ready_flag_0_i_phi_fu_135_p4  |  14|          3|    1|          3|
    |ap_phi_mux_metaWritten_flag_0_i_phi_fu_156_p4   |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_p_Val2_7_reg_164           |  14|          3|  160|        480|
    |dataIn_internal_blk_n                           |   9|          2|    1|          2|
    |dataStreamBuffer0_blk_n                         |   9|          2|    1|          2|
    |m_axis_arp_lookup_request_TDATA_blk_n           |   9|          2|    1|          2|
    |m_axis_arp_lookup_request_TDATA_int_regslice    |  14|          3|   32|         96|
    |regDefaultGateway_blk_n                         |   9|          2|    1|          2|
    |regSubNetMask_blk_n                             |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 119|         26|  216|        626|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_7_reg_164  |  160|   0|  160|          0|
    |dstIpAddress_V_reg_426                 |   32|   0|   32|          0|
    |header_header_V                        |  160|   0|  160|          0|
    |header_idx                             |   16|   0|   16|          0|
    |header_ready                           |    1|   0|    1|          0|
    |header_ready_load_reg_392              |    1|   0|    1|          0|
    |icmp_ln1064_reg_431                    |    1|   0|    1|          0|
    |icmp_ln1064_reg_431_pp0_iter2_reg      |    1|   0|    1|          0|
    |lhs_V_1_reg_421                        |   32|   0|   32|          0|
    |metaWritten                            |    1|   0|    1|          0|
    |metaWritten_load_reg_411               |    1|   0|    1|          0|
    |tmp_i_reg_388                          |    1|   0|    1|          0|
    |trunc_ln173_reg_396                    |  577|   0|  577|          0|
    |metaWritten_load_reg_411               |   64|  32|    1|          0|
    |tmp_i_reg_388                          |   64|  32|    1|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1117|  64|  991|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+------+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits |  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+------+------------+---------------------------+--------------+
|ap_clk                            |   in|     1|  ap_ctrl_hs|    extract_ip_address<512>|  return value|
|ap_rst                            |   in|     1|  ap_ctrl_hs|    extract_ip_address<512>|  return value|
|ap_start                          |   in|     1|  ap_ctrl_hs|    extract_ip_address<512>|  return value|
|ap_done                           |  out|     1|  ap_ctrl_hs|    extract_ip_address<512>|  return value|
|ap_continue                       |   in|     1|  ap_ctrl_hs|    extract_ip_address<512>|  return value|
|ap_idle                           |  out|     1|  ap_ctrl_hs|    extract_ip_address<512>|  return value|
|ap_ready                          |  out|     1|  ap_ctrl_hs|    extract_ip_address<512>|  return value|
|dataIn_internal_dout              |   in|  1024|     ap_fifo|            dataIn_internal|       pointer|
|dataIn_internal_empty_n           |   in|     1|     ap_fifo|            dataIn_internal|       pointer|
|dataIn_internal_read              |  out|     1|     ap_fifo|            dataIn_internal|       pointer|
|regDefaultGateway_dout            |   in|    32|     ap_fifo|          regDefaultGateway|       pointer|
|regDefaultGateway_empty_n         |   in|     1|     ap_fifo|          regDefaultGateway|       pointer|
|regDefaultGateway_read            |  out|     1|     ap_fifo|          regDefaultGateway|       pointer|
|regSubNetMask_dout                |   in|    32|     ap_fifo|              regSubNetMask|       pointer|
|regSubNetMask_empty_n             |   in|     1|     ap_fifo|              regSubNetMask|       pointer|
|regSubNetMask_read                |  out|     1|     ap_fifo|              regSubNetMask|       pointer|
|dataStreamBuffer0_din             |  out|   577|     ap_fifo|          dataStreamBuffer0|       pointer|
|dataStreamBuffer0_full_n          |   in|     1|     ap_fifo|          dataStreamBuffer0|       pointer|
|dataStreamBuffer0_write           |  out|     1|     ap_fifo|          dataStreamBuffer0|       pointer|
|m_axis_arp_lookup_request_TREADY  |   in|     1|        axis|  m_axis_arp_lookup_request|       pointer|
|m_axis_arp_lookup_request_TDATA   |  out|    32|        axis|  m_axis_arp_lookup_request|       pointer|
|m_axis_arp_lookup_request_TVALID  |  out|     1|        axis|  m_axis_arp_lookup_request|       pointer|
+----------------------------------+-----+------+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %dataIn_internal, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 5 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %tmp_i, void %extract_ip_address<512>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:47]   --->   Operation 6 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.16ns)   --->   "%dataIn_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %dataIn_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 7 'read' 'dataIn_internal_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %dataIn_internal_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 8 'bitselect' 'tmp_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:55]   --->   Operation 9 'load' 'header_ready_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i1024 %dataIn_internal_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 10 'trunc' 'trunc_ln173' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:58]   --->   Operation 11 'load' 'header_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V"   --->   Operation 12 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %header_ready_load, void %.critedge8.i, void %.critedge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:55]   --->   Operation 13 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:58]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i1024 %dataIn_internal_read"   --->   Operation 15 'trunc' 'tmp_69' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:67]   --->   Operation 16 'add' 'add_ln67' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 159"   --->   Operation 17 'icmp' 'icmp_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%trunc_ln414 = trunc i1024 %dataIn_internal_read"   --->   Operation 18 'trunc' 'trunc_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%st = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i1.i159, i1 %trunc_ln414, i159 0"   --->   Operation 19 'bitconcatenate' 'st' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i160 %st, i160 %tmp_69"   --->   Operation 20 'select' 'select_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%tmp = partselect i160 @llvm.part.select.i160, i160 %select_ln414, i32 159, i32 0"   --->   Operation 21 'partselect' 'tmp' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i160 %tmp, i160 %tmp_69"   --->   Operation 22 'select' 'select_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i160 730750818665451459101842416358141509827966271488, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 23 'select' 'select_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i160 1, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 24 'select' 'select_ln414_3' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414 = and i160 %select_ln414_2, i160 %select_ln414_3"   --->   Operation 25 'and' 'and_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i160 %and_ln414, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 26 'xor' 'xor_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i160 %p_Val2_s, i160 %xor_ln414"   --->   Operation 27 'and' 'and_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414_2 = and i160 %select_ln414_1, i160 %and_ln414"   --->   Operation 28 'and' 'and_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.25ns) (out node of the LUT)   --->   "%p_Result_s = or i160 %and_ln414_1, i160 %and_ln414_2"   --->   Operation 29 'or' 'p_Result_s' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V"   --->   Operation 30 'store' 'store_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (tmp_i & header_ready_load)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%header_ready_flag_0_i = phi i1 0, void %.critedge.i, i1 1, void %.critedge8.i"   --->   Operation 33 'phi' 'header_ready_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%header_idx_new_0_i = phi i16 0, void %.critedge.i, i16 %add_ln67, void %.critedge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:67]   --->   Operation 34 'phi' 'header_idx_new_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%metaWritten_load = load i1 %metaWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:53]   --->   Operation 35 'load' 'metaWritten_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln53 = br i1 %metaWritten_load, void, void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:53]   --->   Operation 36 'br' 'br_ln53' <Predicate = (tmp_i)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln65 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:65]   --->   Operation 37 'br' 'br_ln65' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_1)   --->   "%metaWritten_flag_0_i = phi i1 0, void, i1 1, void"   --->   Operation 38 'phi' 'metaWritten_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.12ns)   --->   "%or_ln67 = or i1 %tmp_last_V, i1 %header_ready_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67]   --->   Operation 39 'or' 'or_ln67' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns)   --->   "%xor_ln67 = xor i1 %tmp_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67]   --->   Operation 40 'xor' 'xor_ln67' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.24ns)   --->   "%select_ln67 = select i1 %tmp_last_V, i16 0, i16 %header_idx_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67]   --->   Operation 41 'select' 'select_ln67' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln67_1 = or i1 %tmp_last_V, i1 %metaWritten_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67]   --->   Operation 42 'or' 'or_ln67_1' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %or_ln67_1, void %._crit_edge3.new4.i, void %mergeST3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67]   --->   Operation 43 'br' 'br_ln67' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln64 = store i1 %xor_ln67, i1 %metaWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:64]   --->   Operation 44 'store' 'store_ln64' <Predicate = (tmp_i & or_ln67_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3.new4.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = (tmp_i & or_ln67_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %or_ln67, void %._crit_edge3.new.i, void %mergeST1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:67]   --->   Operation 46 'br' 'br_ln67' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %select_ln67, i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:67]   --->   Operation 47 'store' 'store_ln67' <Predicate = (tmp_i & or_ln67)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %xor_ln67, i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:65]   --->   Operation 48 'store' 'store_ln65' <Predicate = (tmp_i & or_ln67)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3.new.i"   --->   Operation 49 'br' 'br_ln0' <Predicate = (tmp_i & or_ln67)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln72 = br void %extract_ip_address<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:72]   --->   Operation 50 'br' 'br_ln72' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regDefaultGateway, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.16ns)   --->   "%lhs_V_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regDefaultGateway"   --->   Operation 52 'read' 'lhs_V_1' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regSubNetMask, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.16ns)   --->   "%rhs_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regSubNetMask" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:34]   --->   Operation 54 'read' 'rhs_V' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_arp_lookup_request, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:34]   --->   Operation 64 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer0, i577 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 65 'write' 'write_ln173' <Predicate = (tmp_i & !header_ready_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 66 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer0, i577 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = (tmp_i & header_ready_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i160 %p_Val2_s, void %.critedge.i, i160 %p_Result_s, void %.critedge8.i"   --->   Operation 67 'phi' 'p_Val2_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%dstIpAddress_V = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %p_Val2_7, i32 128, i32 159"   --->   Operation 68 'partselect' 'dstIpAddress_V' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1064)   --->   "%xor_ln1064 = xor i32 %lhs_V_1, i32 %dstIpAddress_V"   --->   Operation 69 'xor' 'xor_ln1064' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1064)   --->   "%and_ln1064 = and i32 %rhs_V, i32 %xor_ln1064"   --->   Operation 70 'and' 'and_ln1064' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1064 = icmp_eq  i32 %and_ln1064, i32 0"   --->   Operation 71 'icmp' 'icmp_ln1064' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1064, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:56]   --->   Operation 72 'br' 'br_ln56' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_arp_lookup_request, i32 %lhs_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 73 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load & !icmp_ln1064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 74 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_arp_lookup_request, i32 %dstIpAddress_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 74 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load & icmp_ln1064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_arp_lookup_request, i32 %lhs_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 75 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load & !icmp_ln1064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = (tmp_i & !metaWritten_load & !icmp_ln1064)> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %m_axis_arp_lookup_request, i32 %dstIpAddress_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 77 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load & icmp_ln1064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:59]   --->   Operation 78 'br' 'br_ln59' <Predicate = (tmp_i & !metaWritten_load & icmp_ln1064)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_arp_lookup_request]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ regSubNetMask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regDefaultGateway]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataIn_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dataStreamBuffer0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ metaWritten]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                 (nbreadreq     ) [ 01111]
br_ln47               (br            ) [ 00000]
dataIn_internal_read  (read          ) [ 00000]
tmp_last_V            (bitselect     ) [ 00000]
header_ready_load     (load          ) [ 01100]
trunc_ln173           (trunc         ) [ 01100]
header_idx_load       (load          ) [ 00000]
p_Val2_s              (load          ) [ 01100]
br_ln55               (br            ) [ 00000]
shl_ln                (bitconcatenate) [ 00000]
tmp_69                (trunc         ) [ 00000]
add_ln67              (add           ) [ 00000]
icmp_ln414            (icmp          ) [ 00000]
trunc_ln414           (trunc         ) [ 00000]
st                    (bitconcatenate) [ 00000]
select_ln414          (select        ) [ 00000]
tmp                   (partselect    ) [ 00000]
select_ln414_1        (select        ) [ 00000]
select_ln414_2        (select        ) [ 00000]
select_ln414_3        (select        ) [ 00000]
and_ln414             (and           ) [ 00000]
xor_ln414             (xor           ) [ 00000]
and_ln414_1           (and           ) [ 00000]
and_ln414_2           (and           ) [ 00000]
p_Result_s            (or            ) [ 01100]
store_ln414           (store         ) [ 00000]
br_ln0                (br            ) [ 01100]
br_ln0                (br            ) [ 01100]
header_ready_flag_0_i (phi           ) [ 00000]
header_idx_new_0_i    (phi           ) [ 00000]
metaWritten_load      (load          ) [ 01111]
br_ln53               (br            ) [ 00000]
br_ln65               (br            ) [ 00000]
metaWritten_flag_0_i  (phi           ) [ 00000]
or_ln67               (or            ) [ 01000]
xor_ln67              (xor           ) [ 00000]
select_ln67           (select        ) [ 00000]
or_ln67_1             (or            ) [ 01000]
br_ln67               (br            ) [ 00000]
store_ln64            (store         ) [ 00000]
br_ln0                (br            ) [ 00000]
br_ln67               (br            ) [ 00000]
store_ln67            (store         ) [ 00000]
store_ln65            (store         ) [ 00000]
br_ln0                (br            ) [ 00000]
br_ln72               (br            ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
lhs_V_1               (read          ) [ 01011]
specinterface_ln0     (specinterface ) [ 00000]
rhs_V                 (read          ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specpipeline_ln34     (specpipeline  ) [ 00000]
write_ln173           (write         ) [ 00000]
write_ln173           (write         ) [ 00000]
p_Val2_7              (phi           ) [ 01100]
dstIpAddress_V        (partselect    ) [ 01011]
xor_ln1064            (xor           ) [ 00000]
and_ln1064            (and           ) [ 00000]
icmp_ln1064           (icmp          ) [ 01011]
br_ln56               (br            ) [ 00000]
write_ln173           (write         ) [ 00000]
br_ln0                (br            ) [ 00000]
write_ln173           (write         ) [ 00000]
br_ln59               (br            ) [ 00000]
ret_ln0               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_arp_lookup_request">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_arp_lookup_request"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regSubNetMask">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regSubNetMask"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regDefaultGateway">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regDefaultGateway"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataIn_internal">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_internal"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="header_ready">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="header_idx">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="header_header_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dataStreamBuffer0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreamBuffer0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="metaWritten">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i1.i159"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i160"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_i_nbreadreq_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1024" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="dataIn_internal_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1024" slack="0"/>
<pin id="102" dir="0" index="1" bw="1024" slack="0"/>
<pin id="103" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataIn_internal_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="lhs_V_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="rhs_V_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="577" slack="0"/>
<pin id="121" dir="0" index="2" bw="577" slack="1"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="1"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 write_ln173/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="header_ready_flag_0_i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="header_ready_flag_0_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_0_i/1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="header_idx_new_0_i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="header_idx_new_0_i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="16" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_0_i/1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="metaWritten_flag_0_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="metaWritten_flag_0_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_0_i/1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_Val2_7_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="160" slack="2147483647"/>
<pin id="166" dir="1" index="1" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_7 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Val2_7_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="160" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="160" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_7/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_last_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1024" slack="0"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="header_ready_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln173_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1024" slack="0"/>
<pin id="187" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="header_idx_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Val2_s_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="160" slack="0"/>
<pin id="195" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shl_ln_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="25" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_69_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1024" slack="0"/>
<pin id="207" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln67_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln414_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="25" slack="0"/>
<pin id="218" dir="0" index="1" bw="25" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln414_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1024" slack="0"/>
<pin id="224" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="st_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="160" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln414_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="160" slack="0"/>
<pin id="237" dir="0" index="2" bw="160" slack="0"/>
<pin id="238" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="160" slack="0"/>
<pin id="244" dir="0" index="1" bw="160" slack="0"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="0" index="3" bw="1" slack="0"/>
<pin id="247" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln414_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="160" slack="0"/>
<pin id="255" dir="0" index="2" bw="160" slack="0"/>
<pin id="256" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln414_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="160" slack="0"/>
<pin id="263" dir="0" index="2" bw="160" slack="0"/>
<pin id="264" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln414_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="160" slack="0"/>
<pin id="271" dir="0" index="2" bw="160" slack="0"/>
<pin id="272" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln414_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="160" slack="0"/>
<pin id="278" dir="0" index="1" bw="160" slack="0"/>
<pin id="279" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xor_ln414_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="160" slack="0"/>
<pin id="284" dir="0" index="1" bw="160" slack="0"/>
<pin id="285" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="and_ln414_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="160" slack="0"/>
<pin id="290" dir="0" index="1" bw="160" slack="0"/>
<pin id="291" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln414_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="160" slack="0"/>
<pin id="296" dir="0" index="1" bw="160" slack="0"/>
<pin id="297" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Result_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="160" slack="0"/>
<pin id="302" dir="0" index="1" bw="160" slack="0"/>
<pin id="303" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln414_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="160" slack="0"/>
<pin id="308" dir="0" index="1" bw="160" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="metaWritten_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_load/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln67_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln67_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln67_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="16" slack="0"/>
<pin id="332" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_ln67_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln64_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln67_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln65_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="dstIpAddress_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="160" slack="0"/>
<pin id="363" dir="0" index="2" bw="9" slack="0"/>
<pin id="364" dir="0" index="3" bw="9" slack="0"/>
<pin id="365" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dstIpAddress_V/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="xor_ln1064_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1064/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln1064_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1064/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln1064_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/2 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="392" class="1005" name="header_ready_load_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_load "/>
</bind>
</comp>

<comp id="396" class="1005" name="trunc_ln173_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="577" slack="1"/>
<pin id="398" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

<comp id="401" class="1005" name="p_Val2_s_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="160" slack="1"/>
<pin id="403" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="406" class="1005" name="p_Result_s_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="160" slack="1"/>
<pin id="408" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="411" class="1005" name="metaWritten_load_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_load "/>
</bind>
</comp>

<comp id="421" class="1005" name="lhs_V_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="dstIpAddress_V_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dstIpAddress_V "/>
</bind>
</comp>

<comp id="431" class="1005" name="icmp_ln1064_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="72" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="72" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="84" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="90" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="100" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="100" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="189" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="100" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="189" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="209" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="220"><net_src comp="197" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="100" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="216" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="226" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="205" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="234" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="257"><net_src comp="216" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="242" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="205" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="216" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="216" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="260" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="268" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="193" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="252" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="276" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="288" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="173" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="135" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="173" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="173" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="58" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="146" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="173" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="156" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="322" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="328" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="322" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="8" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="86" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="167" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="88" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="374"><net_src comp="106" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="360" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="112" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="92" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="181" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="185" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="404"><net_src comp="193" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="409"><net_src comp="300" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="414"><net_src comp="312" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="424"><net_src comp="106" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="429"><net_src comp="360" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="434"><net_src comp="382" pin="2"/><net_sink comp="431" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_arp_lookup_request | {4 }
	Port: regSubNetMask | {}
	Port: regDefaultGateway | {}
	Port: dataIn_internal | {}
	Port: header_ready | {1 }
	Port: header_idx | {1 }
	Port: header_header_V | {1 }
	Port: dataStreamBuffer0 | {2 }
	Port: metaWritten | {1 }
 - Input state : 
	Port: extract_ip_address<512> : m_axis_arp_lookup_request | {}
	Port: extract_ip_address<512> : regSubNetMask | {2 }
	Port: extract_ip_address<512> : regDefaultGateway | {2 }
	Port: extract_ip_address<512> : dataIn_internal | {1 }
	Port: extract_ip_address<512> : header_ready | {1 }
	Port: extract_ip_address<512> : header_idx | {1 }
	Port: extract_ip_address<512> : header_header_V | {1 }
	Port: extract_ip_address<512> : dataStreamBuffer0 | {}
	Port: extract_ip_address<512> : metaWritten | {1 }
  - Chain level:
	State 1
		br_ln55 : 1
		shl_ln : 1
		add_ln67 : 1
		icmp_ln414 : 2
		st : 1
		select_ln414 : 3
		tmp : 4
		select_ln414_1 : 5
		select_ln414_2 : 3
		select_ln414_3 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_1 : 4
		and_ln414_2 : 6
		p_Result_s : 4
		store_ln414 : 4
		header_ready_flag_0_i : 1
		header_idx_new_0_i : 2
		br_ln53 : 1
		metaWritten_flag_0_i : 2
		or_ln67 : 2
		xor_ln67 : 1
		select_ln67 : 3
		or_ln67_1 : 3
		br_ln67 : 3
		store_ln64 : 1
		br_ln67 : 2
		store_ln67 : 4
		store_ln65 : 1
	State 2
		dstIpAddress_V : 1
		xor_ln1064 : 2
		and_ln1064 : 2
		icmp_ln1064 : 2
		br_ln56 : 3
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |        select_ln414_fu_234       |    0    |   148   |
|          |       select_ln414_1_fu_252      |    0    |   148   |
|  select  |       select_ln414_2_fu_260      |    0    |   148   |
|          |       select_ln414_3_fu_268      |    0    |   148   |
|          |        select_ln67_fu_328        |    0    |    16   |
|----------|----------------------------------|---------|---------|
|          |         and_ln414_fu_276         |    0    |   160   |
|    and   |        and_ln414_1_fu_288        |    0    |   160   |
|          |        and_ln414_2_fu_294        |    0    |   160   |
|          |         and_ln1064_fu_376        |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |         xor_ln414_fu_282         |    0    |   160   |
|    xor   |          xor_ln67_fu_322         |    0    |    2    |
|          |         xor_ln1064_fu_370        |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |         p_Result_s_fu_300        |    0    |   160   |
|    or    |          or_ln67_fu_316          |    0    |    2    |
|          |         or_ln67_1_fu_336         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln414_fu_216        |    0    |    16   |
|          |        icmp_ln1064_fu_382        |    0    |    20   |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln67_fu_209         |    0    |    23   |
|----------|----------------------------------|---------|---------|
| nbreadreq|       tmp_i_nbreadreq_fu_92      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          | dataIn_internal_read_read_fu_100 |    0    |    0    |
|   read   |        lhs_V_1_read_fu_106       |    0    |    0    |
|          |         rhs_V_read_fu_112        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |         grp_write_fu_118         |    0    |    0    |
|          |         grp_write_fu_125         |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|         tmp_last_V_fu_173        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln173_fu_185        |    0    |    0    |
|   trunc  |           tmp_69_fu_205          |    0    |    0    |
|          |        trunc_ln414_fu_222        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           shl_ln_fu_197          |    0    |    0    |
|          |             st_fu_226            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|            tmp_fu_242            |    0    |    0    |
|          |       dstIpAddress_V_fu_360      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   1537  |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    dstIpAddress_V_reg_426   |   32   |
|  header_idx_new_0_i_reg_143 |   16   |
|header_ready_flag_0_i_reg_132|    1   |
|  header_ready_load_reg_392  |    1   |
|     icmp_ln1064_reg_431     |    1   |
|       lhs_V_1_reg_421       |   32   |
| metaWritten_flag_0_i_reg_153|    1   |
|   metaWritten_load_reg_411  |    1   |
|      p_Result_s_reg_406     |   160  |
|       p_Val2_7_reg_164      |   160  |
|       p_Val2_s_reg_401      |   160  |
|        tmp_i_reg_388        |    1   |
|     trunc_ln173_reg_396     |   577  |
+-----------------------------+--------+
|            Total            |  1143  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_125 |  p2  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1537  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1143  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1143  |  1546  |
+-----------+--------+--------+--------+
