/******************************************************************************
 Copyright © 1995-2003,2004,2005-2014 Freescale Semiconductor Inc.
 All Rights Reserved
 
 This is proprietary source code of Freescale Semiconductor Inc., and its use
 is subject to the CodeWarrior EULA.  The copyright notice above does not 
 evidence any actual or intended publication of such source code.
  
*******************************************************************************/

/******************************************************************************
 $Date: 2012/11/22 16:28:26 $
 $Id: os_verilog_.h,v 1.44 2012/11/22 16:28:26 sw Exp $
 $Source: /cvsdata/SmartDSP/include/common/os_verilog_.h,v $
 $Revision: 1.44 $
******************************************************************************/

/******************************************************************************
 
 @File          os_verilog_.h

 @Description   Verilog mode definitions.

 @Cautions      None.
 
*//***************************************************************************/

#ifndef __OS_VERILOG_H_
#define __OS_VERILOG_H_

#include "os_datatypes.h"



#endif // __OS_VERILOG_H_

