============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/bin/td
   Built by =   dk
   Built at =   2024, j√∫n 20
   Run by =     dk
   Run Date =   Wed Nov 19 15:23:03 2025

   Run on =     dk-HP-250-G8-Notebook-PC
============================================================
RUN-1002 : start command "open_project FPGA.al"
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near 'wire' in zaklad.v(129)
HDL-8007 ERROR: Verilog 2000 keyword wire used in incorrect context in zaklad.v(129)
HDL-8007 ERROR: syntax error near '=' in zaklad.v(392)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(392)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(847)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
GUI-8384 ERROR: Analyze file(s) failed ...
RUN-1002 : start command "import_device al3_10.db -package LQFP144"
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near 'wire' in zaklad.v(129)
HDL-8007 ERROR: Verilog 2000 keyword wire used in incorrect context in zaklad.v(129)
HDL-8007 ERROR: syntax error near '=' in zaklad.v(392)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(392)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(847)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '=' in zaklad.v(392)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(392)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(847)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '=' in zaklad.v(392)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(392)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(847)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '=' in zaklad.v(392)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(392)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(847)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
