$date
	Sun Jun  8 10:45:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! bus [15:0] $end
$var reg 1 " clock $end
$var reg 16 # iin [15:0] $end
$var reg 1 $ resetn $end
$scope module p $end
$var wire 1 " clock $end
$var wire 16 % iin [15:0] $end
$var wire 1 $ resetn $end
$var wire 2 & saida_contador [1:0] $end
$var wire 8 ' regs_enable [7:0] $end
$var wire 16 ( r7_out [15:0] $end
$var wire 16 ) r6_out [15:0] $end
$var wire 16 * r5_out [15:0] $end
$var wire 16 + r4_out [15:0] $end
$var wire 16 , r3_out [15:0] $end
$var wire 16 - r2_out [15:0] $end
$var wire 16 . r1_out [15:0] $end
$var wire 16 / r0_out [15:0] $end
$var wire 4 0 mux_select [3:0] $end
$var wire 16 1 imm [15:0] $end
$var wire 1 2 clear $end
$var wire 16 3 bus [15:0] $end
$var wire 16 4 alu_reg_out [15:0] $end
$var wire 1 5 alu_reg_enable $end
$var wire 16 6 alu_out [15:0] $end
$var wire 2 7 alu_op_select [1:0] $end
$var wire 16 8 a_reg_out [15:0] $end
$var wire 1 9 a_reg_enable $end
$scope module a $end
$var wire 1 " clock $end
$var wire 1 9 wr_enable $end
$var wire 16 : entrada_reg [15:0] $end
$var reg 16 ; saida_reg [15:0] $end
$upscope $end
$scope module alu $end
$var wire 16 < A [15:0] $end
$var wire 2 = op_select [1:0] $end
$var wire 16 > B [15:0] $end
$var reg 16 ? r [15:0] $end
$upscope $end
$scope module cont $end
$var wire 1 " clock $end
$var wire 1 2 clear $end
$var reg 2 @ saida_cont [1:0] $end
$upscope $end
$scope module ext $end
$var wire 10 A iin [9:0] $end
$var wire 16 B imediato [15:0] $end
$upscope $end
$scope module log_ctl $end
$var wire 1 9 a_reg_enable $end
$var wire 1 5 alu_reg_enable $end
$var wire 2 C counter [1:0] $end
$var wire 9 D iin [8:0] $end
$var wire 1 $ resetn $end
$var wire 8 E regs_select [7:0] $end
$var wire 8 F regs_enable [7:0] $end
$var wire 2 G alu_op_select [1:0] $end
$var reg 1 2 clear $end
$var reg 4 H mux_select [3:0] $end
$var reg 3 I opcode [2:0] $end
$var reg 3 J rx [2:0] $end
$var reg 3 K ry [2:0] $end
$scope module dec $end
$var wire 3 L chave [2:0] $end
$var reg 8 M saida [7:0] $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 16 N immediate [15:0] $end
$var wire 4 O select [3:0] $end
$var wire 16 P r7 [15:0] $end
$var wire 16 Q r6 [15:0] $end
$var wire 16 R r5 [15:0] $end
$var wire 16 S r4 [15:0] $end
$var wire 16 T r3 [15:0] $end
$var wire 16 U r2 [15:0] $end
$var wire 16 V r1 [15:0] $end
$var wire 16 W r0 [15:0] $end
$var wire 16 X r [15:0] $end
$var reg 16 Y saida [15:0] $end
$upscope $end
$scope module r $end
$var wire 1 " clock $end
$var wire 16 Z entrada_reg [15:0] $end
$var wire 1 5 wr_enable $end
$var reg 16 [ saida_reg [15:0] $end
$upscope $end
$scope module r0 $end
$var wire 1 " clock $end
$var wire 16 \ entrada_reg [15:0] $end
$var wire 1 ] wr_enable $end
$var reg 16 ^ saida_reg [15:0] $end
$upscope $end
$scope module r1 $end
$var wire 1 " clock $end
$var wire 16 _ entrada_reg [15:0] $end
$var wire 1 ` wr_enable $end
$var reg 16 a saida_reg [15:0] $end
$upscope $end
$scope module r2 $end
$var wire 1 " clock $end
$var wire 16 b entrada_reg [15:0] $end
$var wire 1 c wr_enable $end
$var reg 16 d saida_reg [15:0] $end
$upscope $end
$scope module r3 $end
$var wire 1 " clock $end
$var wire 16 e entrada_reg [15:0] $end
$var wire 1 f wr_enable $end
$var reg 16 g saida_reg [15:0] $end
$upscope $end
$scope module r4 $end
$var wire 1 " clock $end
$var wire 16 h entrada_reg [15:0] $end
$var wire 1 i wr_enable $end
$var reg 16 j saida_reg [15:0] $end
$upscope $end
$scope module r5 $end
$var wire 1 " clock $end
$var wire 16 k entrada_reg [15:0] $end
$var wire 1 l wr_enable $end
$var reg 16 m saida_reg [15:0] $end
$upscope $end
$scope module r6 $end
$var wire 1 " clock $end
$var wire 16 n entrada_reg [15:0] $end
$var wire 1 o wr_enable $end
$var reg 16 p saida_reg [15:0] $end
$upscope $end
$scope module r7 $end
$var wire 1 " clock $end
$var wire 16 q entrada_reg [15:0] $end
$var wire 1 r wr_enable $end
$var reg 16 s saida_reg [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx s
0r
bz q
bx p
0o
bz n
bx m
0l
bz k
bx j
0i
bz h
bx g
0f
bz e
bx d
0c
bz b
bx a
0`
bz _
bx ^
0]
bz \
bx [
bx Z
bz Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
b1111 O
b11100 N
bx M
bx L
bx K
bx J
bx I
b1111 H
bx G
b0 F
bx E
b101000000 D
b0 C
b11100 B
b11100 A
b0 @
bx ?
bz >
bx =
bx <
bx ;
bz :
09
bx 8
bx 7
bx 6
05
bx 4
bz 3
02
b11100 1
b1111 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
b0 '
b0 &
b1010000000011100 %
0$
b1010000000011100 #
0"
bz !
$end
#1
b11 7
b11 =
b11 G
b1 E
b1 M
b0 K
b0 J
b0 L
b101 I
09
b1 &
b1 @
b1 C
1"
#2
0"
#3
b10 &
b10 @
b10 C
1"
#4
0"
#5
b11100 !
b11100 3
b11100 :
b11100 >
b11100 Y
b11100 \
b11100 _
b11100 b
b11100 e
b11100 h
b11100 k
b11100 n
b11100 q
b1000 0
b1000 H
b1000 O
1]
b1 '
b1 F
b11 &
b11 @
b11 C
1"
#6
0"
#7
bz !
bz 3
bz :
bz >
bz Y
bz \
bz _
bz b
bz e
bz h
bz k
bz n
bz q
b1111 0
b1111 H
b1111 O
0]
b0 '
b0 F
b11100 /
b11100 W
b11100 ^
b0 &
b0 @
b0 C
1"
#8
b1010 1
b1010 B
b1010 N
b1010 A
b101001000 D
0"
b1010010000001010 #
b1010010000001010 %
#9
b10 E
b10 M
b1 J
b1 L
b1 &
b1 @
b1 C
1"
#10
0"
#11
b10 &
b10 @
b10 C
1"
#12
0"
#13
b1010 !
b1010 3
b1010 :
b1010 >
b1010 Y
b1010 \
b1010 _
b1010 b
b1010 e
b1010 h
b1010 k
b1010 n
b1010 q
b1000 0
b1000 H
b1000 O
1`
b10 '
b10 F
b11 &
b11 @
b11 C
1"
#14
0"
#15
bz !
bz 3
bz :
bz >
bz Y
bz \
bz _
bz b
bz e
bz h
bz k
bz n
bz q
b1111 0
b1111 H
b1111 O
0`
b0 '
b0 F
b1010 .
b1010 V
b1010 a
b0 &
b0 @
b0 C
1"
#16
b10000000 1
b10000000 B
b10000000 N
b10000000 A
b1000001 D
0"
b10000010000000 #
b10000010000000 %
#17
b11100 !
b11100 3
b11100 :
b11100 >
b11100 Y
b11100 \
b11100 _
b11100 b
b11100 e
b11100 h
b11100 k
b11100 n
b11100 q
b0 0
b0 H
b0 O
19
b1 7
b1 =
b1 G
b1 E
b1 M
b1 K
b0 J
b0 L
b1 I
b1 &
b1 @
b1 C
1"
#18
0"
#19
b1010 !
b1010 3
b1010 :
b1010 >
b1010 Y
b1010 \
b1010 _
b1010 b
b1010 e
b1010 h
b1010 k
b1010 n
b1010 q
b1 0
b1 H
b1 O
b10010 6
b10010 ?
b10010 Z
09
15
b11100 8
b11100 ;
b11100 <
b10 &
b10 @
b10 C
1"
#20
0"
#21
b1010 6
b1010 ?
b1010 Z
b10010 !
b10010 3
b10010 :
b10010 >
b10010 Y
b10010 \
b10010 _
b10010 b
b10010 e
b10010 h
b10010 k
b10010 n
b10010 q
b1001 0
b1001 H
b1001 O
1]
b1 '
b1 F
05
b11 &
b11 @
b11 C
b10010 4
b10010 X
b10010 [
1"
#22
0"
#23
bx 6
bx ?
bx Z
bz !
bz 3
bz :
bz >
bz Y
bz \
bz _
bz b
bz e
bz h
bz k
bz n
bz q
b1111 0
b1111 H
b1111 O
0]
b0 '
b0 F
b10010 /
b10010 W
b10010 ^
b0 &
b0 @
b0 C
1"
#24
b0 1
b0 B
b0 N
b0 A
b100000000 D
0"
b1000000000000000 #
b1000000000000000 %
#25
b11100 6
b11100 ?
b11100 Z
b11 7
b11 =
b11 G
b0 K
b100 I
09
b1 &
b1 @
b1 C
1"
#26
0"
#27
b10 &
b10 @
b10 C
1"
#28
0"
#29
b10010 !
b10010 3
b10010 :
b10010 >
b10010 Y
b10010 \
b10010 _
b10010 b
b10010 e
b10010 h
b10010 k
b10010 n
b10010 q
b0 0
b0 H
b0 O
b11 &
b11 @
b11 C
1"
#30
0"
#31
bz !
bz 3
bz :
bz >
bz Y
bz \
bz _
bz b
bz e
bz h
bz k
bz n
bz q
b1111 0
b1111 H
b1111 O
b0 &
b0 @
b0 C
1"
#32
0"
