git clone --depth 1 --no-tags https://github.com/Nipunikumudika/32bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/761078962
git clone --depth 1 --no-tags https://github.com/gabriel-nazario/Multiplexador-2x1.git f:/verilog_sva_gh_scraper/data/full_repos/761507782
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_rdmx.git f:/verilog_sva_gh_scraper/data/full_repos/761339907
git clone --depth 1 --no-tags https://github.com/SteveCoul/Tang-25k.git f:/verilog_sva_gh_scraper/data/full_repos/761875984
git clone --depth 1 --no-tags https://github.com/emirhanerguun/VerilogPractices.git f:/verilog_sva_gh_scraper/data/full_repos/761696107
git clone --depth 1 --no-tags https://github.com/KishorKumar0/FPGA-Task.git f:/verilog_sva_gh_scraper/data/full_repos/757897313
git clone --depth 1 --no-tags https://github.com/dheerajbaiju501/Microwind_VLSI_project.git f:/verilog_sva_gh_scraper/data/full_repos/761758365
git clone --depth 1 --no-tags https://github.com/RandOsama/Semicon-JoSDC-23.git f:/verilog_sva_gh_scraper/data/full_repos/758435766
git clone --depth 1 --no-tags https://github.com/Mekky7/design-of-spi-protocol-and-implementing-on-fpga-and-generate-bitstream-file.git f:/verilog_sva_gh_scraper/data/full_repos/764766428
git clone --depth 1 --no-tags https://github.com/ChrisJH95/dac_test.git f:/verilog_sva_gh_scraper/data/full_repos/764558215
git clone --depth 1 --no-tags https://github.com/tbioren/comp-arch-crusaders.git f:/verilog_sva_gh_scraper/data/full_repos/761557109
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/HDR_Restorement.git f:/verilog_sva_gh_scraper/data/full_repos/760993545
git clone --depth 1 --no-tags https://github.com/Sharmilas18/Command-Control-Robot-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/762035605
git clone --depth 1 --no-tags https://github.com/muthuraman0508/or_gate.git f:/verilog_sva_gh_scraper/data/full_repos/762259482
git clone --depth 1 --no-tags https://github.com/riy-1/risc-v-8bit.git f:/verilog_sva_gh_scraper/data/full_repos/763369791
git clone --depth 1 --no-tags https://github.com/ManikantaGunda/manikata_repo.git f:/verilog_sva_gh_scraper/data/full_repos/763441109
git clone --depth 1 --no-tags https://github.com/Pa1mantri/VSDMemSOC.git f:/verilog_sva_gh_scraper/data/full_repos/764471328
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2021_univ_cell.git f:/verilog_sva_gh_scraper/data/full_repos/766069869
git clone --depth 1 --no-tags https://github.com/SMRiadHossain/FPGA_ANN_BHDR.git f:/verilog_sva_gh_scraper/data/full_repos/766049100
git clone --depth 1 --no-tags https://github.com/talshva/DDLS-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/764086771
git clone --depth 1 --no-tags https://github.com/mahmoudhalim/mips.git f:/verilog_sva_gh_scraper/data/full_repos/766220603
git clone --depth 1 --no-tags https://github.com/KaushalKulkarni2003/Verilog-Counter-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/766244701
git clone --depth 1 --no-tags https://github.com/Satya1725/ImageProcessing.git f:/verilog_sva_gh_scraper/data/full_repos/766115618
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/64-Bit-Vedic-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/766227683
git clone --depth 1 --no-tags https://github.com/SreehariTRajesh/MIPSMultiCycleProcessorVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/766141145
git clone --depth 1 --no-tags https://github.com/rnat697/video-processing-embedded-system.git f:/verilog_sva_gh_scraper/data/full_repos/766806298
git clone --depth 1 --no-tags https://github.com/HajraKamran/OpenLane.git f:/verilog_sva_gh_scraper/data/full_repos/766425515
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/MAC.git f:/verilog_sva_gh_scraper/data/full_repos/766579102
git clone --depth 1 --no-tags https://github.com/zgn111/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/767322927
git clone --depth 1 --no-tags https://github.com/jai1712/FIR_filter_using_roba_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/767391525
git clone --depth 1 --no-tags https://github.com/duhongk27/dudu.git f:/verilog_sva_gh_scraper/data/full_repos/767010540
git clone --depth 1 --no-tags https://github.com/schandreas/jku-tt06-spi-led.git f:/verilog_sva_gh_scraper/data/full_repos/767148265
git clone --depth 1 --no-tags https://github.com/karthisrinivasan/avlsi-testrun.git f:/verilog_sva_gh_scraper/data/full_repos/767126308
git clone --depth 1 --no-tags https://github.com/Manvith-Prabhu/Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/767557247
git clone --depth 1 --no-tags https://github.com/Helazhary/Datapath_Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/767567242
git clone --depth 1 --no-tags https://github.com/RobinH08/JKU-TT06-FlappyBird.git f:/verilog_sva_gh_scraper/data/full_repos/758196476
git clone --depth 1 --no-tags https://github.com/Laplacelite/git.git f:/verilog_sva_gh_scraper/data/full_repos/759722088
git clone --depth 1 --no-tags https://github.com/mgalocy/simple-clock.git f:/verilog_sva_gh_scraper/data/full_repos/767688733
git clone --depth 1 --no-tags https://github.com/Andrea-MiramonSerr/design_audio_driver_nc.git f:/verilog_sva_gh_scraper/data/full_repos/758193869
git clone --depth 1 --no-tags https://github.com/jejepsen/tt06-verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/763746345
git clone --depth 1 --no-tags https://github.com/jejepsen/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763746143
git clone --depth 1 --no-tags https://github.com/Jvlegod/LITSoC.git f:/verilog_sva_gh_scraper/data/full_repos/761246339
git clone --depth 1 --no-tags https://github.com/hunter951/Verification-of-DE1-SoC-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/764319825
git clone --depth 1 --no-tags https://github.com/chuanqifenghhh/shift_fft.git f:/verilog_sva_gh_scraper/data/full_repos/765769831
git clone --depth 1 --no-tags https://github.com/leoloe0125/SOC.git f:/verilog_sva_gh_scraper/data/full_repos/766494358
git clone --depth 1 --no-tags https://github.com/RucheetaMetri/VSD1.git f:/verilog_sva_gh_scraper/data/full_repos/759808551
git clone --depth 1 --no-tags https://github.com/Karthik010902/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/761371546
git clone --depth 1 --no-tags https://github.com/yuejin-tan/fpga_learn.git f:/verilog_sva_gh_scraper/data/full_repos/762387518
git clone --depth 1 --no-tags https://github.com/ashwinnair10/LD-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/766790870
git clone --depth 1 --no-tags https://github.com/kiencantcode/Debouncing_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/764781632
git clone --depth 1 --no-tags https://github.com/Chasebarn35/ECEN403FSM.git f:/verilog_sva_gh_scraper/data/full_repos/758795605
git clone --depth 1 --no-tags https://github.com/CY0807/question-templet-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/766196072
git clone --depth 1 --no-tags https://github.com/poojitha-lagidi/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/763207046
git clone --depth 1 --no-tags https://github.com/shun6-6/GT_PHY_design.git f:/verilog_sva_gh_scraper/data/full_repos/766931414
git clone --depth 1 --no-tags https://github.com/semvlu/Digital_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/763398295
git clone --depth 1 --no-tags https://github.com/davis7aj/456G7_S24_Archive.git f:/verilog_sva_gh_scraper/data/full_repos/758669102
git clone --depth 1 --no-tags https://github.com/erfanasgari21/CAL-ARM.git f:/verilog_sva_gh_scraper/data/full_repos/767466366
git clone --depth 1 --no-tags https://github.com/aslak3/maxicore32.git f:/verilog_sva_gh_scraper/data/full_repos/760178201
git clone --depth 1 --no-tags https://github.com/quyenpro123/softmax.git f:/verilog_sva_gh_scraper/data/full_repos/761007653
git clone --depth 1 --no-tags https://github.com/JAGAN1971/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/761582352
git clone --depth 1 --no-tags https://github.com/NathanJones98/Simple-CPU-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/758294653
git clone --depth 1 --no-tags https://github.com/goodhumored/guap-schematech.git f:/verilog_sva_gh_scraper/data/full_repos/758280595
git clone --depth 1 --no-tags https://github.com/MelikaRajabi/Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/758418482
git clone --depth 1 --no-tags https://github.com/MrinmoyOpsAlpha/Processor-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/759015023
git clone --depth 1 --no-tags https://github.com/jjxsone/cpu_8bit.git f:/verilog_sva_gh_scraper/data/full_repos/758850488
git clone --depth 1 --no-tags https://github.com/Magic-number-of-hope/vivado.git f:/verilog_sva_gh_scraper/data/full_repos/759409059
git clone --depth 1 --no-tags https://github.com/markthumes/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/760051661
git clone --depth 1 --no-tags https://github.com/YqGe585/Digital-Differential-Analyzer-for-Lorenz-System.git f:/verilog_sva_gh_scraper/data/full_repos/758169055
git clone --depth 1 --no-tags https://github.com/chinnikrishna123/100_Days_of_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/761019077
git clone --depth 1 --no-tags https://github.com/countsp/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/759263626
git clone --depth 1 --no-tags https://github.com/L0Xie-RHIT/MISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/761364192
git clone --depth 1 --no-tags https://github.com/etemeskutCEO/8_bit_processor.git f:/verilog_sva_gh_scraper/data/full_repos/758881148
git clone --depth 1 --no-tags https://github.com/emirhanerguun/Pushbutton-Debouncer-and-Clock-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/761698155
git clone --depth 1 --no-tags https://github.com/Daniel7-28/Clock-Alarm-and-Chronometer.git f:/verilog_sva_gh_scraper/data/full_repos/762101603
git clone --depth 1 --no-tags https://github.com/kalluri-bhavana/verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/761745726
git clone --depth 1 --no-tags https://github.com/sujankumarsj/the-sujan.git f:/verilog_sva_gh_scraper/data/full_repos/759935346
git clone --depth 1 --no-tags https://github.com/MertEmirSeker/32-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/762843405
git clone --depth 1 --no-tags https://github.com/lucasmsilva-unifesp/verilog_matriz_led_8x8.git f:/verilog_sva_gh_scraper/data/full_repos/758298773
git clone --depth 1 --no-tags https://github.com/patha-saisrujana/RAM-ROM-Design.git f:/verilog_sva_gh_scraper/data/full_repos/763883248
git clone --depth 1 --no-tags https://github.com/imranur-rahman/copilot-cwe-scenarios-dataset.git f:/verilog_sva_gh_scraper/data/full_repos/763878691
git clone --depth 1 --no-tags https://github.com/Tariq0Odeh/Multicycle-RISC-Processor-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/764213980
git clone --depth 1 --no-tags https://github.com/Mohamed-ALhussieny/verilog-designs-.git f:/verilog_sva_gh_scraper/data/full_repos/764624026
git clone --depth 1 --no-tags https://github.com/XY-IC-Design/IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/765302314
git clone --depth 1 --no-tags https://github.com/mralavi20/Computer-Architecture-Project-1.git f:/verilog_sva_gh_scraper/data/full_repos/765366492
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt06_FIR_FILTER_ADAPTABLE.git f:/verilog_sva_gh_scraper/data/full_repos/765418822
git clone --depth 1 --no-tags https://github.com/leolin0501/IClab.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/765226177
git clone --depth 1 --no-tags https://github.com/R21Ranjith/VLSI-P1.git f:/verilog_sva_gh_scraper/data/full_repos/765255016
git clone --depth 1 --no-tags https://github.com/Monyreak/Slug-simulator-.git f:/verilog_sva_gh_scraper/data/full_repos/765782341
git clone --depth 1 --no-tags https://github.com/adarsh169/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/765789832
git clone --depth 1 --no-tags https://github.com/xuyh55/Flare.git f:/verilog_sva_gh_scraper/data/full_repos/766066315
git clone --depth 1 --no-tags https://github.com/AliKeramatipour/ComputerAidedDesignAss4.git f:/verilog_sva_gh_scraper/data/full_repos/766480011
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/Router-1X3.git f:/verilog_sva_gh_scraper/data/full_repos/766138369
git clone --depth 1 --no-tags https://github.com/dharshan028/verilog_prac.git f:/verilog_sva_gh_scraper/data/full_repos/766520637
git clone --depth 1 --no-tags https://github.com/yb-you/Launchpad_FPGA_VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/764611447
git clone --depth 1 --no-tags https://github.com/LanaBatnij/ENCS4370--Computer-Architecture--Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/766536863
git clone --depth 1 --no-tags https://github.com/KareemAtefEECE/ALSU-Arithmatic-Sequential-logic-unit-.git f:/verilog_sva_gh_scraper/data/full_repos/766280853
git clone --depth 1 --no-tags https://github.com/OlympiaSol/Microprocessors-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/765345227
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/32-Bit-Vedic-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/766227097
git clone --depth 1 --no-tags https://github.com/wangzilong1989/mpw_analog_test.git f:/verilog_sva_gh_scraper/data/full_repos/766752139
git clone --depth 1 --no-tags https://github.com/Sikandarh11/16-Bit-Processor-in-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/767642715
