$date
  Sun May  8 17:36:19 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module uart8n1_tx2_tb $end
$var reg 1 ! hwclk $end
$var reg 1 " ledgreen[0:0] $end
$var reg 1 # led0[0:0] $end
$var reg 1 $ ftdi_tx[0:0] $end
$var reg 1 % clk_9600 $end
$var reg 8 & uart_txbyte[7:0] $end
$var reg 1 ' uart_send[0:0] $end
$var reg 1 ( uart_txed[0:0] $end
$var reg 1 ) uart_tx[0:0] $end
$var reg 32 * cntr_9600[31:0] $end
$var reg 32 + period9600[31:0] $end
$var reg 32 , cntr_32[31:0] $end
$var reg 1 - txidlesignal[0:0] $end
$var reg 32 . a[31:0] $end
$var reg 32 / b[31:0] $end
$var reg 32 0 c[31:0] $end
$var reg 32 1 d[31:0] $end
$var reg 32 2 a2[31:0] $end
$var reg 32 3 b2[31:0] $end
$var reg 32 4 c2[31:0] $end
$var reg 32 5 d2[31:0] $end
$var reg 1 6 done[0:0] $end
$var reg 1 7 txdonesignal[0:0] $end
$scope module uartinstance $end
$var reg 1 8 clk $end
$var reg 1 9 en[0:0] $end
$var reg 8 : txbyte[7:0] $end
$var reg 1 ; senddata[0:0] $end
$var reg 1 < isidle[0:0] $end
$var reg 1 = txdone[0:0] $end
$var reg 1 > tx[0:0] $end
$var reg 1 ? txbit[0:0] $end
$var reg 1 @ isidlesignal[0:0] $end
$var reg 1 A isdonesignal[0:0] $end
$upscope $end
$scope module chacha_qrinstance $end
$var reg 1 B clk $end
$var reg 32 C a[31:0] $end
$var reg 32 D b[31:0] $end
$var reg 32 E c[31:0] $end
$var reg 32 F d[31:0] $end
$var reg 32 G a2[31:0] $end
$var reg 32 H b2[31:0] $end
$var reg 32 I c2[31:0] $end
$var reg 32 J d2[31:0] $end
$var reg 1 K done[0:0] $end
$var reg 32 L a0signal[31:0] $end
$var reg 32 M b0signal[31:0] $end
$var reg 32 N c0signal[31:0] $end
$var reg 32 O d0signal[31:0] $end
$var reg 32 P a1signal[31:0] $end
$var reg 32 Q b1signal[31:0] $end
$var reg 32 R c1signal[31:0] $end
$var reg 32 S d1signal[31:0] $end
$var reg 32 T a2signal[31:0] $end
$var reg 32 U b2signal[31:0] $end
$var reg 32 V c2signal[31:0] $end
$var reg 32 W d2signal[31:0] $end
$var reg 32 X a3signal[31:0] $end
$var reg 32 Y b3signal[31:0] $end
$var reg 32 Z c3signal[31:0] $end
$var reg 32 [ d3signal[31:0] $end
$var reg 32 \ a4signal[31:0] $end
$var reg 32 ] b4signal[31:0] $end
$var reg 32 ^ c4signal[31:0] $end
$var reg 32 _ d4signal[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
bU "
bU #
b1 $
0%
b00000000 &
b0 '
b0 (
b0 )
b00000000000000000000000000000000 *
b00000000000000000000001001110001 +
b00000000000000000000000000000000 ,
b1 -
b00000000000000000000000000000000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 2
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 3
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 4
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 5
b1 6
b1 7
08
b1 9
b00000000 :
b1 ;
b1 <
b1 =
b1 >
b1 ?
b1 @
b1 A
UB
b00000000000000000000000000000001 C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000000 F
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU G
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU H
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU I
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU J
b1 K
b00000000000000000000000000000001 L
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU M
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX N
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU O
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX P
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU Q
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX R
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU S
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU T
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU U
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU V
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU W
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU X
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU Y
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU Z
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU [
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU \
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ]
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ^
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU _
