begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2017 Chelsio Communications, Inc.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  *  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__CUDBG_ENTITY_H__
end_ifndef

begin_define
define|#
directive|define
name|__CUDBG_ENTITY_H__
end_define

begin_ifdef
ifdef|#
directive|ifdef
name|__GNUC__
end_ifdef

begin_define
define|#
directive|define
name|ATTRIBUTE_UNUSED
value|__attribute__ ((unused))
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|ATTRIBUTE_UNUSED
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_define
define|#
directive|define
name|MC0_FLAG
value|1
end_define

begin_define
define|#
directive|define
name|MC1_FLAG
value|2
end_define

begin_define
define|#
directive|define
name|EDC0_FLAG
value|3
end_define

begin_define
define|#
directive|define
name|EDC1_FLAG
value|4
end_define

begin_define
define|#
directive|define
name|NUM_PCIE_CONFIG_REGS
value|0x61
end_define

begin_define
define|#
directive|define
name|CUDBG_CTXT_SIZE_BYTES
value|24
end_define

begin_define
define|#
directive|define
name|CUDBG_MAX_INGRESS_QIDS
value|65536
end_define

begin_define
define|#
directive|define
name|CUDBG_MAX_FL_QIDS
value|2048
end_define

begin_define
define|#
directive|define
name|CUDBG_MAX_CNM_QIDS
value|1024
end_define

begin_define
define|#
directive|define
name|CUDBG_LOWMEM_MAX_CTXT_QIDS
value|256
end_define

begin_define
define|#
directive|define
name|ETH_ALEN
value|6
end_define

begin_define
define|#
directive|define
name|CUDBG_MAX_RPLC_SIZE
value|128
end_define

begin_define
define|#
directive|define
name|CUDBG_NUM_REQ_REGS
value|17
end_define

begin_define
define|#
directive|define
name|CUDBG_MAX_TCAM_TID
value|0x800
end_define

begin_define
define|#
directive|define
name|CUDBG_NUM_ULPTX
value|11
end_define

begin_define
define|#
directive|define
name|CUDBG_NUM_ULPTX_READ
value|512
end_define

begin_define
define|#
directive|define
name|SN_REG_ADDR
value|0x183f
end_define

begin_define
define|#
directive|define
name|BN_REG_ADDR
value|0x1819
end_define

begin_define
define|#
directive|define
name|NA_REG_ADDR
value|0x185a
end_define

begin_define
define|#
directive|define
name|MN_REG_ADDR
value|0x1803
end_define

begin_define
define|#
directive|define
name|A_MPS_VF_RPLCT_MAP0
value|0x1111c
end_define

begin_define
define|#
directive|define
name|A_MPS_VF_RPLCT_MAP1
value|0x11120
end_define

begin_define
define|#
directive|define
name|A_MPS_VF_RPLCT_MAP2
value|0x11124
end_define

begin_define
define|#
directive|define
name|A_MPS_VF_RPLCT_MAP3
value|0x11128
end_define

begin_define
define|#
directive|define
name|A_MPS_VF_RPLCT_MAP4
value|0x11300
end_define

begin_define
define|#
directive|define
name|A_MPS_VF_RPLCT_MAP5
value|0x11304
end_define

begin_define
define|#
directive|define
name|A_MPS_VF_RPLCT_MAP6
value|0x11308
end_define

begin_define
define|#
directive|define
name|A_MPS_VF_RPLCT_MAP7
value|0x1130c
end_define

begin_define
define|#
directive|define
name|PORT_TYPE_ADDR
value|0x1869
end_define

begin_define
define|#
directive|define
name|PORT_TYPE_LEN
value|8
end_define

begin_comment
comment|/* For T6 */
end_comment

begin_define
define|#
directive|define
name|SN_T6_ADDR
value|0x83f
end_define

begin_define
define|#
directive|define
name|BN_T6_ADDR
value|0x819
end_define

begin_define
define|#
directive|define
name|NA_T6_ADDR
value|0x85a
end_define

begin_define
define|#
directive|define
name|MN_T6_ADDR
value|0x803
end_define

begin_define
define|#
directive|define
name|SN_MAX_LEN
value|24
end_define

begin_define
define|#
directive|define
name|BN_MAX_LEN
value|16
end_define

begin_define
define|#
directive|define
name|NA_MAX_LEN
value|12
end_define

begin_define
define|#
directive|define
name|MN_MAX_LEN
value|16
end_define

begin_define
define|#
directive|define
name|MAX_VPD_DATA_LEN
value|32
end_define

begin_define
define|#
directive|define
name|VPD_VER_ADDR
value|0x18c7
end_define

begin_define
define|#
directive|define
name|VPD_VER_LEN
value|2
end_define

begin_define
define|#
directive|define
name|SCFG_VER_ADDR
value|0x06
end_define

begin_define
define|#
directive|define
name|SCFG_VER_LEN
value|4
end_define

begin_define
define|#
directive|define
name|CUDBG_CIM_BUSY_BIT
value|(1<< 17)
end_define

begin_define
define|#
directive|define
name|CUDBG_CHAC_PBT_ADDR
value|0x2800
end_define

begin_define
define|#
directive|define
name|CUDBG_CHAC_PBT_LRF
value|0x3000
end_define

begin_define
define|#
directive|define
name|CUDBG_CHAC_PBT_DATA
value|0x3800
end_define

begin_define
define|#
directive|define
name|CUDBG_PBT_DYNAMIC_ENTRIES
value|8
end_define

begin_define
define|#
directive|define
name|CUDBG_PBT_STATIC_ENTRIES
value|16
end_define

begin_define
define|#
directive|define
name|CUDBG_LRF_ENTRIES
value|8
end_define

begin_define
define|#
directive|define
name|CUDBG_PBT_DATA_ENTRIES
value|512
end_define

begin_define
define|#
directive|define
name|CUDBG_ENTITY_SIGNATURE
value|0xCCEDB001
end_define

begin_define
define|#
directive|define
name|CUDBG_TID_INFO_REV
value|1
end_define

begin_define
define|#
directive|define
name|CUDBG_MAC_STATS_REV
value|1
end_define

begin_ifndef
ifndef|#
directive|ifndef
name|ARRAY_SIZE
end_ifndef

begin_define
define|#
directive|define
name|ARRAY_SIZE
parameter_list|(
name|_a
parameter_list|)
value|(sizeof((_a)) / sizeof((_a)[0]))
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_struct
struct|struct
name|cudbg_pbt_tables
block|{
name|u32
name|pbt_dynamic
index|[
name|CUDBG_PBT_DYNAMIC_ENTRIES
index|]
decl_stmt|;
name|u32
name|pbt_static
index|[
name|CUDBG_PBT_STATIC_ENTRIES
index|]
decl_stmt|;
name|u32
name|lrf_table
index|[
name|CUDBG_LRF_ENTRIES
index|]
decl_stmt|;
name|u32
name|pbt_data
index|[
name|CUDBG_PBT_DATA_ENTRIES
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|card_mem
block|{
name|u16
name|size_mc0
decl_stmt|;
name|u16
name|size_mc1
decl_stmt|;
name|u16
name|size_edc0
decl_stmt|;
name|u16
name|size_edc1
decl_stmt|;
name|u16
name|mem_flag
decl_stmt|;
name|u16
name|res
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|rss_pf_conf
block|{
name|u32
name|rss_pf_map
decl_stmt|;
name|u32
name|rss_pf_mask
decl_stmt|;
name|u32
name|rss_pf_config
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|cudbg_ch_cntxt
block|{
name|uint32_t
name|cntxt_type
decl_stmt|;
name|uint32_t
name|cntxt_id
decl_stmt|;
name|uint32_t
name|data
index|[
name|SGE_CTXT_SIZE
operator|/
literal|4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|cudbg_tcam
block|{
name|u32
name|filter_start
decl_stmt|;
name|u32
name|server_start
decl_stmt|;
name|u32
name|clip_start
decl_stmt|;
name|u32
name|routing_start
decl_stmt|;
name|u32
name|tid_hash_base
decl_stmt|;
name|u32
name|max_tid
decl_stmt|;
block|}
struct|;
end_struct

begin_if
if|#
directive|if
literal|0
end_if

begin_endif
unit|struct cudbg_mbox_log { 	struct mbox_cmd entry; 	u32 hi[MBOX_LEN / 8]; 	u32 lo[MBOX_LEN / 8]; };
endif|#
directive|endif
end_endif

begin_struct
struct|struct
name|cudbg_tid_data
block|{
name|u32
name|tid
decl_stmt|;
name|u32
name|dbig_cmd
decl_stmt|;
name|u32
name|dbig_conf
decl_stmt|;
name|u32
name|dbig_rsp_stat
decl_stmt|;
name|u32
name|data
index|[
name|CUDBG_NUM_REQ_REGS
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|cudbg_cntxt_field
block|{
name|char
modifier|*
name|name
decl_stmt|;
name|u32
name|start_bit
decl_stmt|;
name|u32
name|end_bit
decl_stmt|;
name|u32
name|shift
decl_stmt|;
name|u32
name|islog2
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|cudbg_mps_tcam
block|{
name|u64
name|mask
decl_stmt|;
name|u32
name|rplc
index|[
literal|8
index|]
decl_stmt|;
name|u32
name|idx
decl_stmt|;
name|u32
name|cls_lo
decl_stmt|;
name|u32
name|cls_hi
decl_stmt|;
name|u32
name|rplc_size
decl_stmt|;
name|u32
name|vniy
decl_stmt|;
name|u32
name|vnix
decl_stmt|;
name|u32
name|dip_hit
decl_stmt|;
name|u32
name|vlan_vld
decl_stmt|;
name|u32
name|repli
decl_stmt|;
name|u16
name|ivlan
decl_stmt|;
name|u8
name|addr
index|[
name|ETH_ALEN
index|]
decl_stmt|;
name|u8
name|lookup_type
decl_stmt|;
name|u8
name|port_num
decl_stmt|;
name|u8
name|reserved
index|[
literal|2
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|rss_vf_conf
block|{
name|u32
name|rss_vf_vfl
decl_stmt|;
name|u32
name|rss_vf_vfh
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|rss_config
block|{
name|u32
name|tp_rssconf
decl_stmt|;
comment|/* A_TP_RSS_CONFIG	*/
name|u32
name|tp_rssconf_tnl
decl_stmt|;
comment|/* A_TP_RSS_CONFIG_TNL	*/
name|u32
name|tp_rssconf_ofd
decl_stmt|;
comment|/* A_TP_RSS_CONFIG_OFD	*/
name|u32
name|tp_rssconf_syn
decl_stmt|;
comment|/* A_TP_RSS_CONFIG_SYN	*/
name|u32
name|tp_rssconf_vrt
decl_stmt|;
comment|/* A_TP_RSS_CONFIG_VRT	*/
name|u32
name|tp_rssconf_cng
decl_stmt|;
comment|/* A_TP_RSS_CONFIG_CNG	*/
name|u32
name|chip
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_pm_stats
block|{
name|u32
name|tx_cnt
index|[
name|T6_PM_NSTATS
index|]
decl_stmt|;
name|u32
name|rx_cnt
index|[
name|T6_PM_NSTATS
index|]
decl_stmt|;
name|u64
name|tx_cyc
index|[
name|T6_PM_NSTATS
index|]
decl_stmt|;
name|u64
name|rx_cyc
index|[
name|T6_PM_NSTATS
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_hw_sched
block|{
name|u32
name|kbps
index|[
name|NTX_SCHED
index|]
decl_stmt|;
name|u32
name|ipg
index|[
name|NTX_SCHED
index|]
decl_stmt|;
name|u32
name|pace_tab
index|[
name|NTX_SCHED
index|]
decl_stmt|;
name|u32
name|mode
decl_stmt|;
name|u32
name|map
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_tcp_stats
block|{
name|struct
name|tp_tcp_stats
name|v4
decl_stmt|,
name|v6
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_tp_err_stats
block|{
name|struct
name|tp_err_stats
name|stats
decl_stmt|;
name|u32
name|nchan
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_tp_fcoe_stats
block|{
name|struct
name|tp_fcoe_stats
name|stats
index|[
literal|4
index|]
decl_stmt|;
name|u32
name|nchan
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_mac_stats
block|{
name|u32
name|port_count
decl_stmt|;
name|struct
name|port_stats
name|stats
index|[
literal|4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_mac_stats_rev1
block|{
name|struct
name|cudbg_ver_hdr
name|ver_hdr
decl_stmt|;
name|u32
name|port_count
decl_stmt|;
name|u32
name|reserved
decl_stmt|;
name|struct
name|port_stats
name|stats
index|[
literal|4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_tp_cpl_stats
block|{
name|struct
name|tp_cpl_stats
name|stats
decl_stmt|;
name|u32
name|nchan
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_wc_stats
block|{
name|u32
name|wr_cl_success
decl_stmt|;
name|u32
name|wr_cl_fail
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_ulptx_la
block|{
name|u32
name|rdptr
index|[
name|CUDBG_NUM_ULPTX
index|]
decl_stmt|;
name|u32
name|wrptr
index|[
name|CUDBG_NUM_ULPTX
index|]
decl_stmt|;
name|u32
name|rddata
index|[
name|CUDBG_NUM_ULPTX
index|]
decl_stmt|;
name|u32
name|rd_data
index|[
name|CUDBG_NUM_ULPTX
index|]
index|[
name|CUDBG_NUM_ULPTX_READ
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_ulprx_la
block|{
name|u32
name|data
index|[
name|ULPRX_LA_SIZE
operator|*
literal|8
index|]
decl_stmt|;
name|u32
name|size
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_cim_qcfg
block|{
name|u8
name|chip
decl_stmt|;
name|u16
name|base
index|[
name|CIM_NUM_IBQ
operator|+
name|CIM_NUM_OBQ_T5
index|]
decl_stmt|;
name|u16
name|size
index|[
name|CIM_NUM_IBQ
operator|+
name|CIM_NUM_OBQ_T5
index|]
decl_stmt|;
name|u16
name|thres
index|[
name|CIM_NUM_IBQ
index|]
decl_stmt|;
name|u32
name|obq_wr
index|[
literal|2
operator|*
name|CIM_NUM_OBQ_T5
index|]
decl_stmt|;
name|u32
name|stat
index|[
literal|4
operator|*
operator|(
name|CIM_NUM_IBQ
operator|+
name|CIM_NUM_OBQ_T5
operator|)
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
name|region_index
block|{
name|REGN_DBQ_CONTEXS_IDX
block|,
name|REGN_IMSG_CONTEXTS_IDX
block|,
name|REGN_FLM_CACHE_IDX
block|,
name|REGN_TCBS_IDX
block|,
name|REGN_PSTRUCT_IDX
block|,
name|REGN_TIMERS_IDX
block|,
name|REGN_RX_FL_IDX
block|,
name|REGN_TX_FL_IDX
block|,
name|REGN_PSTRUCT_FL_IDX
block|,
name|REGN_TX_PAYLOAD_IDX
block|,
name|REGN_RX_PAYLOAD_IDX
block|,
name|REGN_LE_HASH_IDX
block|,
name|REGN_ISCSI_IDX
block|,
name|REGN_TDDP_IDX
block|,
name|REGN_TPT_IDX
block|,
name|REGN_STAG_IDX
block|,
name|REGN_RQ_IDX
block|,
name|REGN_RQUDP_IDX
block|,
name|REGN_PBL_IDX
block|,
name|REGN_TXPBL_IDX
block|,
name|REGN_DBVFIFO_IDX
block|,
name|REGN_ULPRX_STATE_IDX
block|,
name|REGN_ULPTX_STATE_IDX
block|,
ifndef|#
directive|ifndef
name|__NO_DRIVER_OCQ_SUPPORT__
name|REGN_ON_CHIP_Q_IDX
block|,
endif|#
directive|endif
block|}
enum|;
end_enum

begin_decl_stmt
specifier|static
specifier|const
name|char
modifier|*
specifier|const
name|region
index|[]
init|=
block|{
literal|"DBQ contexts:"
block|,
literal|"IMSG contexts:"
block|,
literal|"FLM cache:"
block|,
literal|"TCBs:"
block|,
literal|"Pstructs:"
block|,
literal|"Timers:"
block|,
literal|"Rx FL:"
block|,
literal|"Tx FL:"
block|,
literal|"Pstruct FL:"
block|,
literal|"Tx payload:"
block|,
literal|"Rx payload:"
block|,
literal|"LE hash:"
block|,
literal|"iSCSI region:"
block|,
literal|"TDDP region:"
block|,
literal|"TPT region:"
block|,
literal|"STAG region:"
block|,
literal|"RQ region:"
block|,
literal|"RQUDP region:"
block|,
literal|"PBL region:"
block|,
literal|"TXPBL region:"
block|,
literal|"DBVFIFO region:"
block|,
literal|"ULPRX state:"
block|,
literal|"ULPTX state:"
block|,
ifndef|#
directive|ifndef
name|__NO_DRIVER_OCQ_SUPPORT__
literal|"On-chip queues:"
endif|#
directive|endif
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Info relative to memory region (i.e. wrt 0). */
end_comment

begin_struct
struct|struct
name|struct_region_info
block|{
name|bool
name|exist
decl_stmt|;
comment|/* Does region exists in current memory region? */
name|u32
name|start
decl_stmt|;
comment|/* Start wrt 0 */
name|u32
name|end
decl_stmt|;
comment|/* End wrt 0 */
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_port_usage
block|{
name|u32
name|id
decl_stmt|;
name|u32
name|used
decl_stmt|;
name|u32
name|alloc
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_lpbk_usage
block|{
name|u32
name|id
decl_stmt|;
name|u32
name|used
decl_stmt|;
name|u32
name|alloc
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_mem_desc
block|{
name|u32
name|base
decl_stmt|;
name|u32
name|limit
decl_stmt|;
name|u32
name|idx
decl_stmt|;
block|}
struct|;
end_struct

begin_enum
enum|enum
name|string_size_units
block|{
name|STRING_UNITS_10
block|,
comment|/* use powers of 10^3 (standard SI) */
name|STRING_UNITS_2
block|,
comment|/* use binary powers of 2^10 */
block|}
enum|;
end_enum

begin_struct
struct|struct
name|struct_meminfo
block|{
name|struct
name|struct_mem_desc
name|avail
index|[
literal|4
index|]
decl_stmt|;
name|struct
name|struct_mem_desc
name|mem
index|[
name|ARRAY_SIZE
argument_list|(
name|region
argument_list|)
operator|+
literal|3
index|]
decl_stmt|;
name|u32
name|avail_c
decl_stmt|;
name|u32
name|mem_c
decl_stmt|;
name|u32
name|up_ram_lo
decl_stmt|;
name|u32
name|up_ram_hi
decl_stmt|;
name|u32
name|up_extmem2_lo
decl_stmt|;
name|u32
name|up_extmem2_hi
decl_stmt|;
name|u32
name|rx_pages_data
index|[
literal|3
index|]
decl_stmt|;
name|u32
name|tx_pages_data
index|[
literal|4
index|]
decl_stmt|;
name|u32
name|p_structs
decl_stmt|;
name|struct
name|struct_port_usage
name|port_data
index|[
literal|4
index|]
decl_stmt|;
name|u32
name|port_used
index|[
literal|4
index|]
decl_stmt|;
name|u32
name|port_alloc
index|[
literal|4
index|]
decl_stmt|;
name|u32
name|loopback_used
index|[
name|NCHAN
index|]
decl_stmt|;
name|u32
name|loopback_alloc
index|[
name|NCHAN
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_ifndef
ifndef|#
directive|ifndef
name|__GNUC__
end_ifndef

begin_pragma
pragma|#
directive|pragma
name|warning
name|(
name|disable
name|:
name|4200
name|)
end_pragma

begin_endif
endif|#
directive|endif
end_endif

begin_struct
struct|struct
name|struct_lb_stats
block|{
name|int
name|nchan
decl_stmt|;
name|struct
name|lb_port_stats
name|s
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_clk_info
block|{
name|u64
name|retransmit_min
decl_stmt|;
name|u64
name|retransmit_max
decl_stmt|;
name|u64
name|persist_timer_min
decl_stmt|;
name|u64
name|persist_timer_max
decl_stmt|;
name|u64
name|keepalive_idle_timer
decl_stmt|;
name|u64
name|keepalive_interval
decl_stmt|;
name|u64
name|initial_srtt
decl_stmt|;
name|u64
name|finwait2_timer
decl_stmt|;
name|u32
name|dack_timer
decl_stmt|;
name|u32
name|res
decl_stmt|;
name|u32
name|cclk_ps
decl_stmt|;
name|u32
name|tre
decl_stmt|;
name|u32
name|dack_re
decl_stmt|;
name|char
name|core_clk_period
index|[
literal|32
index|]
decl_stmt|;
name|char
name|tp_timer_tick
index|[
literal|32
index|]
decl_stmt|;
name|char
name|tcp_tstamp_tick
index|[
literal|32
index|]
decl_stmt|;
name|char
name|dack_tick
index|[
literal|32
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|cim_pif_la
block|{
name|int
name|size
decl_stmt|;
name|u8
name|data
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_tp_la
block|{
name|u32
name|size
decl_stmt|;
name|u32
name|mode
decl_stmt|;
name|u8
name|data
index|[
literal|0
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|field_desc
block|{
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
name|u32
name|start
decl_stmt|;
name|u32
name|width
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|tp_mib_type
block|{
name|char
modifier|*
name|key
decl_stmt|;
name|u32
name|addr
decl_stmt|;
name|u32
name|value
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|wtp_type_0
block|{
name|u32
name|sop
decl_stmt|;
name|u32
name|eop
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|wtp_type_1
block|{
name|u32
name|sop
index|[
literal|2
index|]
decl_stmt|;
name|u32
name|eop
index|[
literal|2
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|wtp_type_2
block|{
name|u32
name|sop
index|[
literal|4
index|]
decl_stmt|;
name|u32
name|eop
index|[
literal|4
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|wtp_type_3
block|{
name|u32
name|sop
index|[
literal|4
index|]
decl_stmt|;
name|u32
name|eop
index|[
literal|4
index|]
decl_stmt|;
name|u32
name|drops
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|wtp_data
block|{
comment|/*TX path, Request Work request sub-path:*/
name|struct
name|wtp_type_1
name|sge_pcie_cmd_req
decl_stmt|;
comment|/*SGE_DEBUG	PC_Req_xOPn*/
name|struct
name|wtp_type_1
name|pcie_core_cmd_req
decl_stmt|;
comment|/*PCIE_CMDR_REQ_CNT*/
comment|/*TX path, Work request to uP sub-path*/
name|struct
name|wtp_type_1
name|core_pcie_cmd_rsp
decl_stmt|;
comment|/*PCIE_CMDR_RSP_CNT*/
name|struct
name|wtp_type_1
name|pcie_sge_cmd_rsp
decl_stmt|;
comment|/*SGE_DEBUG	PC_Rsp_xOPn*/
name|struct
name|wtp_type_1
name|sge_cim
decl_stmt|;
comment|/*SGE_DEBUG CIM_xOPn*/
comment|/*TX path, Data request path from ULP_TX to core*/
name|struct
name|wtp_type_2
name|utx_sge_dma_req
decl_stmt|;
comment|/*SGE UD_Rx_xOPn*/
name|struct
name|wtp_type_2
name|sge_pcie_dma_req
decl_stmt|;
comment|/*SGE PD_Req_Rdn (no eops)*/
name|struct
name|wtp_type_2
name|pcie_core_dma_req
decl_stmt|;
comment|/*PCIE_DMAR_REQ_CNT (no eops)*/
comment|/*Main TX path, from core to wire*/
name|struct
name|wtp_type_2
name|core_pcie_dma_rsp
decl_stmt|;
comment|/*PCIE_DMAR_RSP_SOP_CNT/ 						  PCIE_DMAR_EOP_CNT*/
name|struct
name|wtp_type_2
name|pcie_sge_dma_rsp
decl_stmt|;
comment|/*SGE_DEBUG PD_Rsp_xOPn*/
name|struct
name|wtp_type_2
name|sge_utx
decl_stmt|;
comment|/*SGE_DEBUG U_Tx_xOPn*/
name|struct
name|wtp_type_2
name|utx_tp
decl_stmt|;
comment|/*ULP_TX_SE_CNT_CHn[xOP_CNT_ULP2TP]*/
name|struct
name|wtp_type_2
name|utx_tpcside
decl_stmt|;
comment|/*TP_DBG_CSIDE_RXn[RxXoPCnt]*/
name|struct
name|wtp_type_2
name|tpcside_rxpld
decl_stmt|;
name|struct
name|wtp_type_2
name|tpcside_rxarb
decl_stmt|;
comment|/*TP_DBG_CSIDE_RXn[RxArbXopCnt]*/
name|struct
name|wtp_type_2
name|tpcside_rxcpl
decl_stmt|;
name|struct
name|wtp_type_2
name|tpeside_mps
decl_stmt|;
comment|/*TP_DBG_ESDIE_PKT0[TxXoPCnt]*/
name|struct
name|wtp_type_2
name|tpeside_pm
decl_stmt|;
name|struct
name|wtp_type_2
name|tpeside_pld
decl_stmt|;
comment|/*Tx path, PCIE t5 DMA stat*/
name|struct
name|wtp_type_2
name|pcie_t5_dma_stat3
decl_stmt|;
comment|/*Tx path, SGE debug data high index 6*/
name|struct
name|wtp_type_2
name|sge_debug_data_high_index_6
decl_stmt|;
comment|/*Tx path, SGE debug data high index 3*/
name|struct
name|wtp_type_2
name|sge_debug_data_high_index_3
decl_stmt|;
comment|/*Tx path, ULP SE CNT CHx*/
name|struct
name|wtp_type_2
name|ulp_se_cnt_chx
decl_stmt|;
comment|/*pcie cmd stat 2*/
name|struct
name|wtp_type_2
name|pcie_cmd_stat2
decl_stmt|;
comment|/*pcie cmd stat 3*/
name|struct
name|wtp_type_2
name|pcie_cmd_stat3
decl_stmt|;
name|struct
name|wtp_type_2
name|pcie_dma1_stat2_core
decl_stmt|;
name|struct
name|wtp_type_1
name|sge_work_req_pkt
decl_stmt|;
name|struct
name|wtp_type_2
name|sge_debug_data_high_indx5
decl_stmt|;
comment|/*Tx path, mac portx pkt count*/
name|struct
name|wtp_type_2
name|mac_portx_pkt_count
decl_stmt|;
comment|/*Rx path, mac porrx pkt count*/
name|struct
name|wtp_type_2
name|mac_porrx_pkt_count
decl_stmt|;
comment|/*Rx path, PCIE T5 dma1 stat 2*/
name|struct
name|wtp_type_2
name|pcie_dma1_stat2
decl_stmt|;
comment|/*Rx path, sge debug data high index 7*/
name|struct
name|wtp_type_2
name|sge_debug_data_high_indx7
decl_stmt|;
comment|/*Rx path, sge debug data high index 1*/
name|struct
name|wtp_type_1
name|sge_debug_data_high_indx1
decl_stmt|;
comment|/*Rx path, TP debug CSIDE Tx register*/
name|struct
name|wtp_type_1
name|utx_tpcside_tx
decl_stmt|;
comment|/*Rx path, LE DB response count*/
name|struct
name|wtp_type_0
name|le_db_rsp_cnt
decl_stmt|;
comment|/*Rx path, TP debug Eside PKTx*/
name|struct
name|wtp_type_2
name|tp_dbg_eside_pktx
decl_stmt|;
comment|/*Rx path, sge debug data high index 9*/
name|struct
name|wtp_type_1
name|sge_debug_data_high_indx9
decl_stmt|;
comment|/*Tx path, mac portx aFramesTransmittesok*/
name|struct
name|wtp_type_2
name|mac_portx_aframestra_ok
decl_stmt|;
comment|/*Rx path, mac portx aFramesTransmittesok*/
name|struct
name|wtp_type_2
name|mac_porrx_aframestra_ok
decl_stmt|;
comment|/*Tx path, MAC_PORT_MTIP_1G10G_RX_etherStatsPkts*/
name|struct
name|wtp_type_1
name|mac_portx_etherstatspkts
decl_stmt|;
comment|/*Rx path, MAC_PORT_MTIP_1G10G_RX_etherStatsPkts*/
name|struct
name|wtp_type_1
name|mac_porrx_etherstatspkts
decl_stmt|;
name|struct
name|wtp_type_3
name|tp_mps
decl_stmt|;
comment|/*MPS_TX_SE_CNT_TP01 and 					      MPS_TX_SE_CNT_TP34*/
name|struct
name|wtp_type_3
name|mps_xgm
decl_stmt|;
comment|/*MPS_TX_SE_CNT_MAC01 and 					      MPS_TX_SE_CNT_MAC34*/
name|struct
name|wtp_type_2
name|tx_xgm_xgm
decl_stmt|;
comment|/*XGMAC_PORT_PKT_CNT_PORT_n*/
name|struct
name|wtp_type_2
name|xgm_wire
decl_stmt|;
comment|/*XGMAC_PORT_XGM_STAT_TX_FRAME_LOW_PORT_N 				      (clear on read)*/
comment|/*RX path, from wire to core.*/
name|struct
name|wtp_type_2
name|wire_xgm
decl_stmt|;
comment|/*XGMAC_PORT_XGM_STAT_RX_FRAMES_LOW_PORT_N 					(clear on read)*/
name|struct
name|wtp_type_2
name|rx_xgm_xgm
decl_stmt|;
comment|/*XGMAC_PORT_PKT_CNT_PORT_n*/
struct|struct
name|_xgm_mps
block|{
comment|/*MPS_RX_SE_CNT_INn*/
name|u32
name|sop
index|[
literal|8
index|]
decl_stmt|;
comment|/*	=> undef,*/
name|u32
name|eop
index|[
literal|8
index|]
decl_stmt|;
comment|/*	=> undef,*/
name|u32
name|drop
decl_stmt|;
comment|/* => undef,*/
name|u32
name|cls_drop
decl_stmt|;
comment|/* => undef,*/
name|u32
name|err
decl_stmt|;
comment|/* => undef,*/
name|u32
name|bp
decl_stmt|;
comment|/*	 => undef,*/
block|}
name|xgm_mps
struct|;
name|struct
name|wtp_type_3
name|mps_tp
decl_stmt|;
comment|/*MPS_RX_SE_CNT_OUT01 and 					      MPS_RX_SE_CNT_OUT23*/
name|struct
name|wtp_type_2
name|mps_tpeside
decl_stmt|;
comment|/*TP_DBG_ESIDE_PKTn*/
name|struct
name|wtp_type_1
name|tpeside_pmrx
decl_stmt|;
comment|/*???*/
name|struct
name|wtp_type_2
name|pmrx_ulprx
decl_stmt|;
comment|/*ULP_RX_SE_CNT_CHn[xOP_CNT_INn]*/
name|struct
name|wtp_type_2
name|ulprx_tpcside
decl_stmt|;
comment|/*ULP_RX_SE_CNT_CHn[xOP_CNT_OUTn]*/
name|struct
name|wtp_type_2
name|tpcside_csw
decl_stmt|;
comment|/*TP_DBG_CSIDE_TXn[TxSopCnt]*/
name|struct
name|wtp_type_2
name|tpcside_pm
decl_stmt|;
name|struct
name|wtp_type_2
name|tpcside_uturn
decl_stmt|;
name|struct
name|wtp_type_2
name|tpcside_txcpl
decl_stmt|;
name|struct
name|wtp_type_1
name|tp_csw
decl_stmt|;
comment|/*SGE_DEBUG CPLSW_TP_Rx_xOPn*/
name|struct
name|wtp_type_1
name|csw_sge
decl_stmt|;
comment|/*SGE_DEBUG T_Rx_xOPn*/
name|struct
name|wtp_type_2
name|sge_pcie
decl_stmt|;
comment|/*SGE_DEBUG PD_Req_SopN - 					       PD_Req_RdN - PD_ReqIntN*/
name|struct
name|wtp_type_2
name|sge_pcie_ints
decl_stmt|;
comment|/*SGE_DEBUG PD_Req_IntN*/
name|struct
name|wtp_type_2
name|pcie_core_dmaw
decl_stmt|;
comment|/*PCIE_DMAW_SOP_CNT and 					       PCIE_DMAW_EOP_CNT*/
name|struct
name|wtp_type_2
name|pcie_core_dmai
decl_stmt|;
comment|/*PCIE_DMAI_CNT*/
block|}
struct|;
end_struct

begin_struct
struct|struct
name|tp_mib_data
block|{
name|struct
name|tp_mib_type
name|TP_MIB_MAC_IN_ERR_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_MAC_IN_ERR_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_MAC_IN_ERR_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_MAC_IN_ERR_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_HDR_IN_ERR_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_HDR_IN_ERR_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_HDR_IN_ERR_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_HDR_IN_ERR_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_IN_ERR_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_IN_ERR_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_IN_ERR_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_IN_ERR_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_OUT_RST
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_IN_SEG_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_IN_SEG_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_OUT_SEG_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_OUT_SEG_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_RXT_SEG_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_RXT_SEG_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_CNG_DROP_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_CNG_DROP_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_CNG_DROP_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_CNG_DROP_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_OFD_CHN_DROP_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_OFD_CHN_DROP_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_OFD_CHN_DROP_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_OFD_CHN_DROP_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_OUT_PKT_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_OUT_PKT_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_OUT_PKT_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_OUT_PKT_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_IN_PKT_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_IN_PKT_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_IN_PKT_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_IN_PKT_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6IN_ERR_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6IN_ERR_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6IN_ERR_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6IN_ERR_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6OUT_RST
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6IN_SEG_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6IN_SEG_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6OUT_SEG_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6OUT_SEG_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6RXT_SEG_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TCP_V6RXT_SEG_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_OFD_ARP_DROP
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_OFD_DFR_DROP
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_CPL_IN_REQ_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_CPL_IN_REQ_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_CPL_IN_REQ_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_CPL_IN_REQ_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_CPL_OUT_RSP_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_CPL_OUT_RSP_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_CPL_OUT_RSP_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_CPL_OUT_RSP_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_LPBK_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_LPBK_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_LPBK_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_LPBK_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_DROP_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_DROP_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_DROP_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TNL_DROP_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_DDP_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_DDP_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_DDP_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_DDP_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_DROP_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_DROP_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_DROP_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_DROP_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_BYTE_0_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_BYTE_0_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_BYTE_1_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_BYTE_1_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_BYTE_2_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_BYTE_2_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_BYTE_3_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_FCOE_BYTE_3_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_OFD_VLN_DROP_0
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_OFD_VLN_DROP_1
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_OFD_VLN_DROP_2
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_OFD_VLN_DROP_3
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_USM_PKTS
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_USM_DROP
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_USM_BYTES_HI
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_USM_BYTES_LO
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TID_DEL
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TID_INV
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TID_ACT
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_TID_PAS
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_RQE_DFR_MOD
decl_stmt|;
name|struct
name|tp_mib_type
name|TP_MIB_RQE_DFR_PKT
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|cudbg_reg_info
block|{
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
name|unsigned
name|int
name|addr
decl_stmt|;
name|unsigned
name|int
name|len
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|tp1_reg_info
block|{
name|char
name|addr
index|[
literal|10
index|]
decl_stmt|;
name|char
name|name
index|[
literal|40
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|ireg_field
block|{
name|u32
name|ireg_addr
decl_stmt|;
name|u32
name|ireg_data
decl_stmt|;
name|u32
name|ireg_local_offset
decl_stmt|;
name|u32
name|ireg_offset_range
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|ireg_buf
block|{
name|struct
name|ireg_field
name|tp_pio
decl_stmt|;
name|u32
name|outbuf
index|[
literal|32
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|tx_rate
block|{
name|u64
name|nrate
index|[
name|NCHAN
index|]
decl_stmt|;
name|u64
name|orate
index|[
name|NCHAN
index|]
decl_stmt|;
name|u32
name|nchan
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|tid_info_region
block|{
name|u32
name|ntids
decl_stmt|;
name|u32
name|nstids
decl_stmt|;
name|u32
name|stid_base
decl_stmt|;
name|u32
name|hash_base
decl_stmt|;
name|u32
name|natids
decl_stmt|;
name|u32
name|nftids
decl_stmt|;
name|u32
name|ftid_base
decl_stmt|;
name|u32
name|aftid_base
decl_stmt|;
name|u32
name|aftid_end
decl_stmt|;
comment|/* Server filter region */
name|u32
name|sftid_base
decl_stmt|;
name|u32
name|nsftids
decl_stmt|;
comment|/* UO context range */
name|u32
name|uotid_base
decl_stmt|;
name|u32
name|nuotids
decl_stmt|;
name|u32
name|sb
decl_stmt|;
name|u32
name|flags
decl_stmt|;
name|u32
name|le_db_conf
decl_stmt|;
name|u32
name|IP_users
decl_stmt|;
name|u32
name|IPv6_users
decl_stmt|;
name|u32
name|hpftid_base
decl_stmt|;
name|u32
name|nhpftids
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|tid_info_region_rev1
block|{
name|struct
name|cudbg_ver_hdr
name|ver_hdr
decl_stmt|;
name|struct
name|tid_info_region
name|tid
decl_stmt|;
name|u32
name|tid_start
decl_stmt|;
name|u32
name|reserved
index|[
literal|16
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|struct_vpd_data
block|{
name|u8
name|sn
index|[
name|SN_MAX_LEN
operator|+
literal|1
index|]
decl_stmt|;
name|u8
name|bn
index|[
name|BN_MAX_LEN
operator|+
literal|1
index|]
decl_stmt|;
name|u8
name|na
index|[
name|NA_MAX_LEN
operator|+
literal|1
index|]
decl_stmt|;
name|u8
name|mn
index|[
name|MN_MAX_LEN
operator|+
literal|1
index|]
decl_stmt|;
name|u16
name|fw_major
decl_stmt|;
name|u16
name|fw_minor
decl_stmt|;
name|u16
name|fw_micro
decl_stmt|;
name|u16
name|fw_build
decl_stmt|;
name|u32
name|scfg_vers
decl_stmt|;
name|u32
name|vpd_vers
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|sw_state
block|{
name|u32
name|fw_state
decl_stmt|;
name|u8
name|caller_string
index|[
literal|100
index|]
decl_stmt|;
name|u8
name|os_type
decl_stmt|;
name|u8
name|reserved
index|[
literal|3
index|]
decl_stmt|;
name|u32
name|reserved1
index|[
literal|16
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t6_tp_pio_array
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x020
block|,
literal|28
block|}
block|,
comment|/* t6_tp_pio_regs_20_to_3b */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x040
block|,
literal|10
block|}
block|,
comment|/* t6_tp_pio_regs_40_to_49 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x050
block|,
literal|10
block|}
block|,
comment|/* t6_tp_pio_regs_50_to_59 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x060
block|,
literal|14
block|}
block|,
comment|/* t6_tp_pio_regs_60_to_6d */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x06F
block|,
literal|1
block|}
block|,
comment|/* t6_tp_pio_regs_6f */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x070
block|,
literal|6
block|}
block|,
comment|/* t6_tp_pio_regs_70_to_75 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x130
block|,
literal|18
block|}
block|,
comment|/* t6_tp_pio_regs_130_to_141 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x145
block|,
literal|19
block|}
block|,
comment|/* t6_tp_pio_regs_145_to_157 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x160
block|,
literal|1
block|}
block|,
comment|/* t6_tp_pio_regs_160 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x230
block|,
literal|25
block|}
block|,
comment|/* t6_tp_pio_regs_230_to_248 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x24a
block|,
literal|3
block|}
block|,
comment|/* t6_tp_pio_regs_24c */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x8C0
block|,
literal|1
block|}
comment|/* t6_tp_pio_regs_8c0 */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t5_tp_pio_array
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x020
block|,
literal|28
block|}
block|,
comment|/* t5_tp_pio_regs_20_to_3b */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x040
block|,
literal|19
block|}
block|,
comment|/* t5_tp_pio_regs_40_to_52 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x054
block|,
literal|2
block|}
block|,
comment|/* t5_tp_pio_regs_54_to_55 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x060
block|,
literal|13
block|}
block|,
comment|/* t5_tp_pio_regs_60_to_6c */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x06F
block|,
literal|1
block|}
block|,
comment|/* t5_tp_pio_regs_6f */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x120
block|,
literal|4
block|}
block|,
comment|/* t5_tp_pio_regs_120_to_123 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x12b
block|,
literal|2
block|}
block|,
comment|/* t5_tp_pio_regs_12b_to_12c */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x12f
block|,
literal|21
block|}
block|,
comment|/* t5_tp_pio_regs_12f_to_143 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x145
block|,
literal|19
block|}
block|,
comment|/* t5_tp_pio_regs_145_to_157 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x230
block|,
literal|25
block|}
block|,
comment|/* t5_tp_pio_regs_230_to_248 */
block|{
literal|0x7e40
block|,
literal|0x7e44
block|,
literal|0x8C0
block|,
literal|1
block|}
comment|/* t5_tp_pio_regs_8c0 */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t6_ma_ireg_array
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x78f8
block|,
literal|0x78fc
block|,
literal|0xa000
block|,
literal|23
block|}
block|,
comment|/* t6_ma_regs_a000_to_a016 */
block|{
literal|0x78f8
block|,
literal|0x78fc
block|,
literal|0xa400
block|,
literal|30
block|}
block|,
comment|/* t6_ma_regs_a400_to_a41e */
block|{
literal|0x78f8
block|,
literal|0x78fc
block|,
literal|0xa800
block|,
literal|20
block|}
comment|/* t6_ma_regs_a800_to_a813 */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t6_ma_ireg_array2
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x78f8
block|,
literal|0x78fc
block|,
literal|0xe400
block|,
literal|17
block|}
block|,
comment|/* t6_ma_regs_e400_to_e600 */
block|{
literal|0x78f8
block|,
literal|0x78fc
block|,
literal|0xe640
block|,
literal|13
block|}
comment|/* t6_ma_regs_e640_to_e7c0 */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t6_hma_ireg_array
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x51320
block|,
literal|0x51324
block|,
literal|0xa000
block|,
literal|32
block|}
comment|/* t6_hma_regs_a000_to_a01f */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t5_pcie_pdbg_array
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x5a04
block|,
literal|0x5a0c
block|,
literal|0x00
block|,
literal|0x20
block|}
block|,
comment|/* t5_pcie_pdbg_regs_00_to_20 */
block|{
literal|0x5a04
block|,
literal|0x5a0c
block|,
literal|0x21
block|,
literal|0x20
block|}
block|,
comment|/* t5_pcie_pdbg_regs_21_to_40 */
block|{
literal|0x5a04
block|,
literal|0x5a0c
block|,
literal|0x41
block|,
literal|0x10
block|}
block|,
comment|/* t5_pcie_pdbg_regs_41_to_50 */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t5_pcie_config_array
index|[]
index|[
literal|2
index|]
init|=
block|{
block|{
literal|0x0
block|,
literal|0x34
block|}
block|,
block|{
literal|0x3c
block|,
literal|0x40
block|}
block|,
block|{
literal|0x50
block|,
literal|0x64
block|}
block|,
block|{
literal|0x70
block|,
literal|0x80
block|}
block|,
block|{
literal|0x94
block|,
literal|0xa0
block|}
block|,
block|{
literal|0xb0
block|,
literal|0xb8
block|}
block|,
block|{
literal|0xd0
block|,
literal|0xd4
block|}
block|,
block|{
literal|0x100
block|,
literal|0x128
block|}
block|,
block|{
literal|0x140
block|,
literal|0x148
block|}
block|,
block|{
literal|0x150
block|,
literal|0x164
block|}
block|,
block|{
literal|0x170
block|,
literal|0x178
block|}
block|,
block|{
literal|0x180
block|,
literal|0x194
block|}
block|,
block|{
literal|0x1a0
block|,
literal|0x1b8
block|}
block|,
block|{
literal|0x1c0
block|,
literal|0x208
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t5_pcie_cdbg_array
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x5a10
block|,
literal|0x5a18
block|,
literal|0x00
block|,
literal|0x20
block|}
block|,
comment|/* t5_pcie_cdbg_regs_00_to_20 */
block|{
literal|0x5a10
block|,
literal|0x5a18
block|,
literal|0x21
block|,
literal|0x18
block|}
block|,
comment|/* t5_pcie_cdbg_regs_21_to_37 */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t6_tp_tm_pio_array
index|[
literal|1
index|]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x7e18
block|,
literal|0x7e1c
block|,
literal|0x0
block|,
literal|12
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t5_tp_tm_pio_array
index|[
literal|1
index|]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x7e18
block|,
literal|0x7e1c
block|,
literal|0x0
block|,
literal|12
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t5_pm_rx_array
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x8FD0
block|,
literal|0x8FD4
block|,
literal|0x10000
block|,
literal|0x20
block|}
block|,
comment|/* t5_pm_rx_regs_10000_to_10020 */
block|{
literal|0x8FD0
block|,
literal|0x8FD4
block|,
literal|0x10021
block|,
literal|0x0D
block|}
block|,
comment|/* t5_pm_rx_regs_10021_to_1002c */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t5_pm_tx_array
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x8FF0
block|,
literal|0x8FF4
block|,
literal|0x10000
block|,
literal|0x20
block|}
block|,
comment|/* t5_pm_tx_regs_10000_to_10020 */
block|{
literal|0x8FF0
block|,
literal|0x8FF4
block|,
literal|0x10021
block|,
literal|0x1D
block|}
block|,
comment|/* t5_pm_tx_regs_10021_to_1003c */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t6_tp_mib_index_array
index|[
literal|6
index|]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x0
block|,
literal|13
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x10
block|,
literal|6
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x18
block|,
literal|21
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x30
block|,
literal|32
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x50
block|,
literal|22
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x68
block|,
literal|12
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t5_tp_mib_index_array
index|[
literal|9
index|]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x0
block|,
literal|13
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x10
block|,
literal|6
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x18
block|,
literal|8
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x20
block|,
literal|13
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x30
block|,
literal|16
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x40
block|,
literal|16
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x50
block|,
literal|16
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x60
block|,
literal|6
block|}
block|,
block|{
literal|0x7e50
block|,
literal|0x7e54
block|,
literal|0x68
block|,
literal|4
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t5_sge_dbg_index_array
index|[
literal|9
index|]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x10cc
block|,
literal|0x10d0
block|,
literal|0x0
block|,
literal|16
block|}
block|,
block|{
literal|0x10cc
block|,
literal|0x10d4
block|,
literal|0x0
block|,
literal|16
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t6_up_cim_reg_array
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x2000
block|,
literal|0x20
block|}
block|,
comment|/* up_cim_2000_to_207c */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x2080
block|,
literal|0x1d
block|}
block|,
comment|/* up_cim_2080_to_20fc */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x00
block|,
literal|0x20
block|}
block|,
comment|/* up_cim_00_to_7c */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x80
block|,
literal|0x20
block|}
block|,
comment|/* up_cim_80_to_fc */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x100
block|,
literal|0x11
block|}
block|,
comment|/* up_cim_100_to_14c */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x200
block|,
literal|0x10
block|}
block|,
comment|/* up_cim_200_to_23c */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x240
block|,
literal|0x2
block|}
block|,
comment|/* up_cim_240_to_244 */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x250
block|,
literal|0x2
block|}
block|,
comment|/* up_cim_250_to_254 */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x260
block|,
literal|0x2
block|}
block|,
comment|/* up_cim_260_to_264 */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x270
block|,
literal|0x2
block|}
block|,
comment|/* up_cim_270_to_274 */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x280
block|,
literal|0x20
block|}
block|,
comment|/* up_cim_280_to_2fc */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x300
block|,
literal|0x20
block|}
block|,
comment|/* up_cim_300_to_37c */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x380
block|,
literal|0x14
block|}
block|,
comment|/* up_cim_380_to_3cc */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|ATTRIBUTE_UNUSED
name|t5_up_cim_reg_array
index|[]
index|[
literal|4
index|]
init|=
block|{
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x2000
block|,
literal|0x20
block|}
block|,
comment|/* up_cim_2000_to_207c */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x2080
block|,
literal|0x19
block|}
block|,
comment|/* up_cim_2080_to_20ec */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x00
block|,
literal|0x20
block|}
block|,
comment|/* up_cim_00_to_7c */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x80
block|,
literal|0x20
block|}
block|,
comment|/* up_cim_80_to_fc */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x100
block|,
literal|0x11
block|}
block|,
comment|/* up_cim_100_to_14c */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x200
block|,
literal|0x10
block|}
block|,
comment|/* up_cim_200_to_23c */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x240
block|,
literal|0x2
block|}
block|,
comment|/* up_cim_240_to_244 */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x250
block|,
literal|0x2
block|}
block|,
comment|/* up_cim_250_to_254 */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x260
block|,
literal|0x2
block|}
block|,
comment|/* up_cim_260_to_264 */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x270
block|,
literal|0x2
block|}
block|,
comment|/* up_cim_270_to_274 */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x280
block|,
literal|0x20
block|}
block|,
comment|/* up_cim_280_to_2fc */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x300
block|,
literal|0x20
block|}
block|,
comment|/* up_cim_300_to_37c */
block|{
literal|0x7b50
block|,
literal|0x7b54
block|,
literal|0x380
block|,
literal|0x14
block|}
block|,
comment|/* up_cim_380_to_3cc */
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

end_unit

