// Seed: 2416840431
`default_nettype wire
module module_0 (
    input id_0,
    output logic id_1
);
  type_3(
      id_1, 1
  );
  always @(1 or negedge id_0) id_1 = id_0;
endmodule
