library verilog;
use verilog.vl_types.all;
entity execute_sys_reg is
    port(
        iCMD            : in     vl_logic_vector(4 downto 0);
        iSOURCE0        : in     vl_logic_vector(31 downto 0);
        iSOURCE1        : in     vl_logic_vector(31 downto 0);
        oOUT            : out    vl_logic_vector(31 downto 0)
    );
end execute_sys_reg;
