<stg><name>compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2</name>


<trans_list>

<trans id="214" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %edge_list, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %num_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_edges

]]></Node>
<StgValue><ssdm name="num_edges_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc28:0 %i_1 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="31">
<![CDATA[
for.inc28:1 %trunc_ln25 = trunc i31 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="31">
<![CDATA[
for.inc28:2 %zext_ln25 = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:3 %icmp_ln25 = icmp_slt  i32 %zext_ln25, i32 %num_edges_read

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc28:4 %add_ln25 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc28:5 %br_ln25 = br i1 %icmp_ln25, void %for.end30.loopexit.exitStub, void %for.inc28.split

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc28.split:0 %tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln25, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc28.split:3 %or_ln28 = or i11 %tmp_1, i11 1

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="11">
<![CDATA[
for.inc28.split:4 %zext_ln28 = zext i11 %or_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:5 %edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="edge_list_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="11">
<![CDATA[
for.inc28.split:9 %dest = load i11 %edge_list_addr_1

]]></Node>
<StgValue><ssdm name="dest"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx22.exit:0 %store_ln25 = store i31 %add_ln25, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.exit:1 %br_ln25 = br void %for.inc28

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="11">
<![CDATA[
for.inc28.split:9 %dest = load i11 %edge_list_addr_1

]]></Node>
<StgValue><ssdm name="dest"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="39" op_0_bw="32">
<![CDATA[
for.inc28.split:10 %zext_ln30_1 = zext i32 %dest

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc28.split:11 %mul_ln30 = mul i39 %zext_ln30_1, i39 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc28.split:18 %trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i39.i32.i32, i39 %mul_ln30, i32 37, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc28.split:28 %switch_ln32 = switch i2 %trunc_ln1, void %arrayidx22.case.3, i2 0, void %arrayidx22.case.0, i2 1, void %arrayidx22.case.1, i2 2, void %arrayidx22.case.2

]]></Node>
<StgValue><ssdm name="switch_ln32"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="67" st_id="4" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="68" st_id="5" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="69" st_id="6" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="70" st_id="7" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="71" st_id="8" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="72" st_id="9" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="73" st_id="10" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="74" st_id="11" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="75" st_id="12" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="76" st_id="13" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="77" st_id="14" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="78" st_id="15" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="79" st_id="16" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="80" st_id="17" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="81" st_id="18" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="82" st_id="19" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="83" st_id="20" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="84" st_id="21" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="85" st_id="22" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="86" st_id="23" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="87" st_id="24" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="88" st_id="25" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="89" st_id="26" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="90" st_id="27" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="91" st_id="28" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="92" st_id="29" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="93" st_id="30" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="94" st_id="31" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="95" st_id="32" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="96" st_id="33" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="97" st_id="34" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="98" st_id="35" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="99" st_id="36" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="133" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
for.end30.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="100" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="11">
<![CDATA[
for.inc28.split:1 %zext_ln27 = zext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="101" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:2 %edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="edge_list_addr"/></StgValue>
</operation>

<operation id="102" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="11">
<![CDATA[
for.inc28.split:8 %source = load i11 %edge_list_addr

]]></Node>
<StgValue><ssdm name="source"/></StgValue>
</operation>

<operation id="103" st_id="37" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:12 %urem_ln30 = urem i32 %dest, i32 25

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="104" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
for.inc28.split:13 %zext_ln30 = zext i32 %urem_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="105" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:14 %neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_addr"/></StgValue>
</operation>

<operation id="106" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:15 %neightbor_table_offsets_temp_1_addr = getelementptr i32 %neightbor_table_offsets_temp_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_1_addr"/></StgValue>
</operation>

<operation id="107" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:16 %neightbor_table_offsets_temp_2_addr = getelementptr i32 %neightbor_table_offsets_temp_2, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_2_addr"/></StgValue>
</operation>

<operation id="108" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:17 %neightbor_table_offsets_temp_3_addr = getelementptr i32 %neightbor_table_offsets_temp_3, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_3_addr"/></StgValue>
</operation>

<operation id="109" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
for.inc28.split:19 %neightbor_table_offsets_temp_load = load i5 %neightbor_table_offsets_temp_addr

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_load"/></StgValue>
</operation>

<operation id="110" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
for.inc28.split:20 %neightbor_table_offsets_temp_1_load = load i5 %neightbor_table_offsets_temp_1_addr

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_1_load"/></StgValue>
</operation>

<operation id="111" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
for.inc28.split:21 %neightbor_table_offsets_temp_2_load = load i5 %neightbor_table_offsets_temp_2_addr

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_2_load"/></StgValue>
</operation>

<operation id="112" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
for.inc28.split:22 %neightbor_table_offsets_temp_3_load = load i5 %neightbor_table_offsets_temp_3_addr

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_3_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="113" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc28.split:6 %specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="114" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc28.split:7 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="115" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="11">
<![CDATA[
for.inc28.split:8 %source = load i11 %edge_list_addr

]]></Node>
<StgValue><ssdm name="source"/></StgValue>
</operation>

<operation id="116" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
for.inc28.split:19 %neightbor_table_offsets_temp_load = load i5 %neightbor_table_offsets_temp_addr

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_load"/></StgValue>
</operation>

<operation id="117" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
for.inc28.split:20 %neightbor_table_offsets_temp_1_load = load i5 %neightbor_table_offsets_temp_1_addr

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_1_load"/></StgValue>
</operation>

<operation id="118" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
for.inc28.split:21 %neightbor_table_offsets_temp_2_load = load i5 %neightbor_table_offsets_temp_2_addr

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_2_load"/></StgValue>
</operation>

<operation id="119" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
for.inc28.split:22 %neightbor_table_offsets_temp_3_load = load i5 %neightbor_table_offsets_temp_3_addr

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_3_load"/></StgValue>
</operation>

<operation id="120" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc28.split:23 %offset = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %neightbor_table_offsets_temp_load, i32 %neightbor_table_offsets_temp_1_load, i32 %neightbor_table_offsets_temp_2_load, i32 %neightbor_table_offsets_temp_3_load, i2 %trunc_ln1

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="121" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
for.inc28.split:24 %zext_ln31 = zext i32 %offset

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="122" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.split:25 %neighbor_table_addr = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="neighbor_table_addr"/></StgValue>
</operation>

<operation id="123" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc28.split:26 %store_ln31 = store i32 %source, i10 %neighbor_table_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="124" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28.split:27 %add_ln32 = add i32 %offset, i32 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="125" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx22.case.2:0 %store_ln32 = store i32 %add_ln32, i5 %neightbor_table_offsets_temp_2_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="126" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.2:1 %br_ln32 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="127" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx22.case.1:0 %store_ln32 = store i32 %add_ln32, i5 %neightbor_table_offsets_temp_1_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="128" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.1:1 %br_ln32 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="129" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx22.case.0:0 %store_ln32 = store i32 %add_ln32, i5 %neightbor_table_offsets_temp_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="130" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.0:1 %br_ln32 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="131" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx22.case.3:0 %store_ln32 = store i32 %add_ln32, i5 %neightbor_table_offsets_temp_3_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="132" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.case.3:1 %br_ln32 = br void %arrayidx22.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
