INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y143;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y142;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y143;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y142;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y143;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y142;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y143;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y141;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y140;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y141;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y140;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y141;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y140;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y141;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y139;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y138;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y139;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y138;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y139;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y138;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y139;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y137;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y136;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y137;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y136;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y137;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y136;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y137;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y135;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y134;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y135;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y134;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y135;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y134;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y135;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y133;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y132;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y133;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y132;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y133;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y132;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y133;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y131;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y130;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y131;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y130;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y131;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y130;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y131;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y129;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y128;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y129;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y128;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y129;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y128;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y129;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y127;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y126;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y127;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y126;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y127;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y126;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y127;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y125;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y124;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y125;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y124;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y125;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y124;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y125;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y123;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y122;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y123;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y122;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y123;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y122;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y123;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y121;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y120;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y121;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y120;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y121;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y120;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y121;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y119;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y118;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y119;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y118;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y119;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y118;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y119;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y117;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y116;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y117;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y116;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y117;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y116;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y117;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y115;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y114;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y115;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y114;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y115;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y114;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y115;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_coeffs_??????????/rom1/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y113;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_first_tap_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X2Y112;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_coeffs_??????????/rom2/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y113;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_tap2_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X3Y112;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_coeffs_??????????/rom3/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y113;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_tap3_??????????/delay_bram_??????????/ram/*SP.WIDE_PRIM18.ram LOC=RAMB18_X4Y112;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_coeffs_??????????/rom4/*SP.WIDE_PRIM18.ram LOC=RAMB18_X5Y113;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y143;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y142;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y143;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y142;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y143;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y142;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y143;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in1_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y142;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y141;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y140;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y141;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y140;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y141;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y140;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y141;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in2_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y140;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y139;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y138;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y139;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y138;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y139;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y138;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y139;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in3_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y138;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y137;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y136;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y137;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y136;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y137;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y136;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y137;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in4_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y136;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y135;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y134;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y135;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y134;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y135;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y134;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y135;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in5_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y134;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y133;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y132;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y133;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y132;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y133;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y132;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y133;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in6_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y132;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y131;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y130;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y131;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y130;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y131;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y130;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y131;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in7_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y130;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y129;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y128;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y129;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y128;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y129;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y128;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y129;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in8_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y128;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y127;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y126;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y127;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y126;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y127;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y126;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y127;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in9_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y126;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y125;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y124;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y125;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y124;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y125;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y124;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y125;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in10_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y124;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y123;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y122;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y123;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y122;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y123;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y122;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y123;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in11_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y122;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y121;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y120;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y121;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y120;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y121;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y120;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y121;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in12_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y120;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y119;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y118;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y119;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y118;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y119;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y118;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y119;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in13_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y118;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y117;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y116;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y117;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y116;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y117;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y116;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y117;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in14_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y116;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y115;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y114;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y115;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y114;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y115;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y114;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y115;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in15_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y114;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_first_tap_??????????/mult/*blk00000004 LOC=DSP48_X2Y113;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_first_tap_??????????/mult1/*blk00000004 LOC=DSP48_X2Y112;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_tap2_??????????/mult/*blk00000004 LOC=DSP48_X3Y113;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_tap2_??????????/mult1/*blk00000004 LOC=DSP48_X3Y112;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_tap3_??????????/mult/*blk00000004 LOC=DSP48_X4Y113;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_tap3_??????????/mult1/*blk00000004 LOC=DSP48_X4Y112;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_last_tap_??????????/mult/*blk00000004 LOC=DSP48_X5Y113;
INST *_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/pol1_in16_last_tap_??????????/mult1/*blk00000004 LOC=DSP48_X5Y112;
#ROOTPATH            *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????
#NPOLS               1
#NBITS               18
#NINPUTS             4
#NFFT                12
#MIN_DELAY           16
#COEFFWIDTH          18
#MIN_COEFFS          8
#CAST_IN_DSP_DIRECT  False
#CAST_IN_DSP_SERIAL  False
#ADD_IN_DSP_DIRECT   True
#ADD_IN_DSP_SERIAL   True
# STAGE 1 FFT constraints
# No twiddle ram constraints -- trivial coefficients
# stage 1, 8 rams, 8 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y67;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y66;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y65;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y64;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y63;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y62;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y61;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y60;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_1" RANGE=RAMB18_X0Y60:RAMB18_X0Y67;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_1";
# STAGE 2 FFT constraints
# No twiddle ram constraints -- trivial coefficients
# stage 2, 8 rams, 8 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y59;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y58;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y57;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y56;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y55;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y54;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y53;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y52;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_2" RANGE=RAMB18_X0Y52:RAMB18_X0Y59;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_2";
# STAGE 3 FFT constraints
# No twiddle ram constraints -- too few coeffs
# stage 3, 8 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X0Y51;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X0Y49;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y47;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y46;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X0Y45;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X0Y43;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y41;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y40;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X0Y39;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X0Y37;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y35;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y34;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X0Y33;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X0Y31;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y29;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y28;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_3" RANGE=RAMB18_X0Y28:RAMB18_X0Y51;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_3";
# STAGE 4 FFT constraints
# stage 4, 9 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X0Y27;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X0Y25;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y23;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y22;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X0Y21;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X0Y19;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y17;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X0Y16;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X1Y11;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X1Y13;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y14;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y15;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X1Y17;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X1Y19;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y20;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y21;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_4" RANGE=RAMB18_X0Y10:RAMB18_X1Y27;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_4";
# STAGE 5 FFT constraints
# stage 5, 9 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X1Y23;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X1Y25;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y26;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y27;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X1Y29;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X1Y31;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y32;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y33;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X1Y35;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X1Y37;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y38;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y39;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X1Y41;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X1Y43;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y44;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y45;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_5" RANGE=RAMB18_X1Y22:RAMB18_X1Y45;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_5";
# STAGE 6 FFT constraints
# stage 6, 1 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X1Y47;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X1Y49;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y50;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y51;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X1Y53;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X1Y55;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y56;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y57;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X1Y59;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X1Y61;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y62;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X1Y63;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X2Y63;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X2Y61;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y59;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y58;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_6" RANGE=RAMB18_X1Y46:RAMB18_X2Y63;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_6";
# STAGE 7 FFT constraints
# stage 7, 1 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X2Y57;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X2Y55;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y53;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y52;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X2Y51;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X2Y49;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y47;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y46;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X2Y45;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X2Y43;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y41;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y40;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X2Y39;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X2Y37;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y35;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y34;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_7" RANGE=RAMB18_X2Y34:RAMB18_X2Y57;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_7";
# STAGE 8 FFT constraints
# stage 8, 1 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X2Y33;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X2Y31;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y29;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y28;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X2Y27;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X2Y25;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y23;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y22;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X2Y21;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X2Y19;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y17;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y16;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X2Y15;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X2Y13;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y11;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y10;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_8" RANGE=RAMB18_X2Y10:RAMB18_X2Y33;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_8";
# STAGE 9 FFT constraints
# stage 9, 1 rams, 48 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X2Y9;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X2Y7;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y5;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X2Y4;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X3Y11;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X3Y13;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y14;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y15;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X3Y17;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X3Y19;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y20;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y21;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X3Y23;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X3Y25;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y26;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y27;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult5_??????????/rere/*/blk00000004 LOC=DSP48_X3Y29;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult5_??????????/reim/*/blk00000004 LOC=DSP48_X3Y31;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub5_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y32;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub5_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y33;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult6_??????????/rere/*/blk00000004 LOC=DSP48_X3Y35;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult6_??????????/reim/*/blk00000004 LOC=DSP48_X3Y37;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub6_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y38;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub6_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y39;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult7_??????????/rere/*/blk00000004 LOC=DSP48_X3Y41;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult7_??????????/reim/*/blk00000004 LOC=DSP48_X3Y43;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub7_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y44;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub7_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y45;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult8_??????????/rere/*/blk00000004 LOC=DSP48_X3Y47;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult8_??????????/reim/*/blk00000004 LOC=DSP48_X3Y49;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub8_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y50;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub8_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y51;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_9" RANGE=RAMB18_X2Y4:RAMB18_X3Y51;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_9";
# Descramble uses 24 rams
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_even_??????????/buf0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_even_??????????/buf0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_even_??????????/buf0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_even_??????????/buf0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_odd_??????????/buf0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_odd_??????????/buf0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_odd_??????????/buf0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_odd_??????????/buf0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf2_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf2_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf2_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf2_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf3_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf3_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf3_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf3_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
# STAGE 10 FFT constraints
# stage 10, 2 rams, 48 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X3Y53;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X3Y55;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y56;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y57;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X3Y59;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X3Y61;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y62;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X3Y63;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X4Y63;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X4Y61;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y59;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y58;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X4Y57;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X4Y55;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y53;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y52;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X4Y51;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X4Y49;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y47;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y46;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X4Y45;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X4Y43;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y41;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y40;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X4Y39;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X4Y37;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y35;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y34;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X4Y33;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X4Y31;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y29;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y28;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_10" RANGE=RAMB18_X3Y28:RAMB18_X4Y63;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_10";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_10";
# STAGE 11 FFT constraints
# stage 11, 4 rams, 48 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X4Y27;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X4Y25;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y23;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y22;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X4Y21;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X4Y19;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y17;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X4Y16;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X5Y11;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X5Y13;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y14;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y15;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X5Y17;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X5Y19;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y20;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y21;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X5Y23;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X5Y25;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y26;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y27;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X5Y29;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X5Y31;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y32;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y33;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X5Y35;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X5Y37;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y38;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y39;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X5Y41;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X5Y43;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y44;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y45;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_11" RANGE=RAMB18_X4Y10:RAMB18_X5Y45;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_11";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_11";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_11";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_11";
# STAGE 12 FFT constraints
# stage 12, 8 rams, 48 dsps
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X5Y47;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X5Y49;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_0_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y50;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_0_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y51;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X5Y53;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X5Y55;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_1_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y56;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_1_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y57;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_2_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X5Y59;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_2_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X5Y61;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_2_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y62;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_2_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X5Y63;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_3_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X6Y63;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_3_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X6Y61;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_3_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X6Y59;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_3_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X6Y58;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_4_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X6Y57;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_4_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X6Y55;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_4_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X6Y53;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_4_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X6Y52;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_5_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X6Y51;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_5_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X6Y49;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_5_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X6Y47;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_5_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X6Y46;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_6_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X6Y45;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_6_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X6Y43;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_6_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X6Y41;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_6_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X6Y40;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_7_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X6Y39;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_7_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X6Y37;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_7_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X6Y35;
INST *_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_7_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X6Y34;
AREA_GROUP "chan0__fft_core_fft_ram_pblock_12" RANGE=RAMB18_X5Y34:RAMB18_X6Y63;
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_0_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_1_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_2_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_3_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_4_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_5_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_6_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan0_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_7_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan0__fft_core_fft_ram_pblock_12";
# 240 DSP48 allocations
#ROOTPATH            *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????
#NPOLS               1
#NBITS               18
#NINPUTS             4
#NFFT                12
#MIN_DELAY           16
#COEFFWIDTH          18
#MIN_COEFFS          8
#CAST_IN_DSP_DIRECT  False
#CAST_IN_DSP_SERIAL  False
#ADD_IN_DSP_DIRECT   True
#ADD_IN_DSP_SERIAL   True
# STAGE 1 FFT constraints
# No twiddle ram constraints -- trivial coefficients
# stage 1, 8 rams, 8 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y143;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y142;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y141;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y140;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y139;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y138;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y137;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y136;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_1" RANGE=RAMB18_X7Y136:RAMB18_X7Y143;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_1";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_1_??????????/delay1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_1";
# STAGE 2 FFT constraints
# No twiddle ram constraints -- trivial coefficients
# stage 2, 8 rams, 8 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y135;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y134;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y133;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y132;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y131;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y130;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y129;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y128;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_2" RANGE=RAMB18_X7Y128:RAMB18_X7Y135;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_2";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_2_??????????/delay1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_2";
# STAGE 3 FFT constraints
# No twiddle ram constraints -- too few coeffs
# stage 3, 8 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X7Y127;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X7Y125;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y123;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y122;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X7Y121;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X7Y119;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y117;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y116;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X7Y115;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X7Y113;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y111;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y110;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X7Y109;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X7Y107;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y105;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y104;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_3" RANGE=RAMB18_X7Y104:RAMB18_X7Y127;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_3";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_3_??????????/delay1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_3";
# STAGE 4 FFT constraints
# stage 4, 9 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X7Y103;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X7Y101;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y99;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y98;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X7Y97;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X7Y95;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y93;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X7Y92;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X8Y91;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X8Y93;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y94;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y95;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X8Y97;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X8Y99;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y100;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y101;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_4" RANGE=RAMB18_X7Y90:RAMB18_X8Y103;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/delay1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_4";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_4_??????????/butterfly_direct_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_4";
# STAGE 5 FFT constraints
# stage 5, 9 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X8Y103;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X8Y105;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y106;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y107;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X8Y109;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X8Y111;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y112;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y113;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X8Y115;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X8Y117;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y118;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y119;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X8Y121;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X8Y123;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y124;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y125;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_5" RANGE=RAMB18_X8Y102:RAMB18_X8Y125;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/delay1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_5";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_5_??????????/butterfly_direct_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_5";
# STAGE 6 FFT constraints
# stage 6, 1 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X8Y127;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X8Y129;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y130;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y131;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X8Y133;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X8Y135;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y136;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X8Y137;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X9Y143;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X9Y141;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y139;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y138;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X9Y137;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X9Y135;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y133;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y132;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_6" RANGE=RAMB18_X8Y126:RAMB18_X9Y143;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_6_??????????/butterfly_direct_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_6";
# STAGE 7 FFT constraints
# stage 7, 1 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X9Y131;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X9Y129;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y127;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y126;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X9Y125;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X9Y123;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y121;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y120;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X9Y119;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X9Y117;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y115;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y114;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X9Y113;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X9Y111;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y109;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y108;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_7" RANGE=RAMB18_X9Y108:RAMB18_X9Y131;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_7_??????????/butterfly_direct_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_7";
# STAGE 8 FFT constraints
# stage 8, 1 rams, 24 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X9Y107;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X9Y105;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y103;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y102;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X9Y101;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X9Y99;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y97;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y96;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X9Y95;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X9Y93;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y91;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X9Y90;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X10Y91;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X10Y93;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y94;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y95;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_8" RANGE=RAMB18_X9Y90:RAMB18_X10Y107;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/biplex_core_??????????/fft_stage_8_??????????/butterfly_direct_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_8";
# STAGE 9 FFT constraints
# stage 9, 1 rams, 48 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X10Y97;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X10Y99;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y100;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y101;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X10Y103;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X10Y105;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y106;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y107;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X10Y109;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X10Y111;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y112;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y113;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X10Y115;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X10Y117;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y118;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y119;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult5_??????????/rere/*/blk00000004 LOC=DSP48_X10Y121;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult5_??????????/reim/*/blk00000004 LOC=DSP48_X10Y123;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub5_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y124;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub5_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y125;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult6_??????????/rere/*/blk00000004 LOC=DSP48_X10Y127;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult6_??????????/reim/*/blk00000004 LOC=DSP48_X10Y129;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub6_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y130;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub6_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y131;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult7_??????????/rere/*/blk00000004 LOC=DSP48_X10Y133;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult7_??????????/reim/*/blk00000004 LOC=DSP48_X10Y135;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub7_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y136;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub7_??????????/dsp48e/dsp48e_inst LOC=DSP48_X10Y137;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult8_??????????/rere/*/blk00000004 LOC=DSP48_X11Y143;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????/bus_mult_??????????/mult8_??????????/reim/*/blk00000004 LOC=DSP48_X11Y141;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_add_??????????/addsub8_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y139;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/bus_sub_??????????/addsub8_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y138;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_9" RANGE=RAMB18_X10Y96:RAMB18_X11Y143;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly0_0_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_9";
# Descramble uses 24 rams
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_even_??????????/buf0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_even_??????????/buf0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_even_??????????/buf0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_even_??????????/buf0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_odd_??????????/buf0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_odd_??????????/buf0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_odd_??????????/buf0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_odd_??????????/buf0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf0_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf0_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf0_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf0_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf1_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf1_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf1_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf1_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf2_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf2_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf2_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf2_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf3_??????????/bram0/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf3_??????????/bram1/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf3_??????????/bram2/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_biplex_real_4x_??????????/bi_real_unscr_4x_??????????/reorder_out_??????????/buf3_??????????/bram3/*WIDE_PRIM18.ram" AREA_GROUP="fft_ram_pblock_9";
# STAGE 10 FFT constraints
# stage 10, 2 rams, 48 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X11Y137;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X11Y135;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y133;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y132;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X11Y131;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X11Y129;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y127;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y126;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X11Y125;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X11Y123;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y121;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y120;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X11Y119;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X11Y117;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y115;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y114;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X11Y113;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X11Y111;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y109;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y108;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X11Y107;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X11Y105;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y103;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y102;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/rere/*/blk00000004 LOC=DSP48_X11Y101;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult3_??????????/reim/*/blk00000004 LOC=DSP48_X11Y99;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_add_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y97;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_sub_??????????/addsub3_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y96;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/rere/*/blk00000004 LOC=DSP48_X11Y95;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????/bus_mult_??????????/mult4_??????????/reim/*/blk00000004 LOC=DSP48_X11Y93;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_add_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y91;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/bus_sub_??????????/addsub4_??????????/dsp48e/dsp48e_inst LOC=DSP48_X11Y90;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_10" RANGE=RAMB18_X11Y90:RAMB18_X11Y137;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_0_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_10";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly1_1_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_10";
# STAGE 11 FFT constraints
# stage 11, 4 rams, 48 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X12Y91;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X12Y93;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y94;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y95;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X12Y97;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X12Y99;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y100;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y101;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X12Y103;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X12Y105;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y106;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y107;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X12Y109;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X12Y111;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y112;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y113;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X12Y115;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X12Y117;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y118;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y119;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X12Y121;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X12Y123;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y124;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y125;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X12Y127;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X12Y129;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y130;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y131;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/rere/*/blk00000004 LOC=DSP48_X12Y133;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/twiddle_??????????/bus_mult_??????????/mult2_??????????/reim/*/blk00000004 LOC=DSP48_X12Y135;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/bus_add_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y136;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/bus_sub_??????????/addsub2_??????????/dsp48e/dsp48e_inst LOC=DSP48_X12Y137;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_11" RANGE=RAMB18_X12Y90:RAMB18_X12Y137;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_0_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_11";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_1_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_11";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_2_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_11";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly2_3_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_11";
# STAGE 12 FFT constraints
# stage 12, 8 rams, 48 dsps
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X13Y143;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_0_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X13Y141;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_0_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y139;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_0_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y138;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X13Y137;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_1_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X13Y135;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_1_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y133;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_1_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y132;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_2_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X13Y131;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_2_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X13Y129;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_2_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y127;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_2_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y126;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_3_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X13Y125;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_3_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X13Y123;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_3_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y121;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_3_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y120;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_4_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X13Y119;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_4_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X13Y117;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_4_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y115;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_4_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y114;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_5_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X13Y113;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_5_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X13Y111;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_5_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y109;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_5_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y108;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_6_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X13Y107;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_6_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X13Y105;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_6_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y103;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_6_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y102;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_7_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/rere/*/blk00000004 LOC=DSP48_X13Y101;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_7_??????????/twiddle_??????????/bus_mult_??????????/mult1_??????????/reim/*/blk00000004 LOC=DSP48_X13Y99;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_7_??????????/bus_add_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y97;
INST *_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_7_??????????/bus_sub_??????????/addsub1_??????????/dsp48e/dsp48e_inst LOC=DSP48_X13Y96;
AREA_GROUP "chan1__fft_core_fft_ram_pblock_12" RANGE=RAMB18_X13Y96:RAMB18_X13Y143;
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_0_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_1_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_2_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_3_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_4_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_5_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_6_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_12";
INST "*_XSG_core_config/*_x0/chan1_??????????/fft_core/fft_wideband_real_??????????/fft_direct_??????????/butterfly3_7_??????????/twiddle_??????????*/rom/*WIDE_PRIM18.ram" AREA_GROUP="chan1__fft_core_fft_ram_pblock_12";
# 240 DSP48 allocations
#DELAY CONSTRAINTS
AREA_GROUP "pblock_am_fx_tmng_x0_dly_0" RANGE=RAMB18_X0Y112:RAMB18_X0Y143;
AREA_GROUP "pblock_am_fx_tmng_x0_dly_0" RANGE=RAMB36_X0Y56:RAMB36_X0Y71;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/delay_0_??????????/delay_core_x0" AREA_GROUP = "pblock_am_fx_tmng_x0_dly_0";

AREA_GROUP "pblock_am_fx_tmng_x0_dly_1" RANGE=RAMB18_X1Y112:RAMB18_X1Y143;
AREA_GROUP "pblock_am_fx_tmng_x0_dly_1" RANGE=RAMB36_X1Y56:RAMB36_X1Y71;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/delay_1_??????????/delay_core_x0" AREA_GROUP = "pblock_am_fx_tmng_x0_dly_1";

AREA_GROUP "quantizer1" RANGE=DSP48_X7Y56:DSP48_X10Y71;
AREA_GROUP "quantizer1" RANGE=RAMB18_X7Y56:RAMB18_X11Y71;
AREA_GROUP "quantizer1" RANGE=RAMB36_X7Y28:RAMB36_X11Y35;

AREA_GROUP "quantizer0" RANGE=DSP48_X7Y40:DSP48_X10Y55;
AREA_GROUP "quantizer0" RANGE=RAMB18_X7Y40:RAMB18_X11Y55;
AREA_GROUP "quantizer0" RANGE=RAMB36_X7Y20:RAMB36_X11Y27;

#AREA_GROUP "adc_snap0" RANGE=RAMB18_X3Y96:RAMB18_X4Y111;
#AREA_GROUP "adc_snap0" RANGE=RAMB36_X3Y48:RAMB36_X4Y55;
#AREA_GROUP "adc_snap0" RANGE=DSP48_X3Y96:DSP48_X5Y111;
#AREA_GROUP "adc_snap1" RANGE=RAMB18_X1Y96:RAMB18_X2Y111;
#AREA_GROUP "adc_snap1" RANGE=RAMB36_X1Y48:RAMB36_X2Y55;
#AREA_GROUP "adc_snap1" RANGE=DSP48_X0Y96:DSP48_X2Y111;
#INST "*adc_preproc0*" AREA_GROUP="adc_snap0";
#INST "*adc_preproc1*" AREA_GROUP="adc_snap1";


INST "*_XSG_core_config/*_XSG_core_config/*_x0/quantizer0" AREA_GROUP="quantizer0";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/quantizer1" AREA_GROUP="quantizer1";
INST "*feng0_eq_ramblk*" AREA_GROUP="quantizer0";
INST "*feng1_eq_ramblk*" AREA_GROUP="quantizer1";
INST "*feng0_quant_snap_bram_ramblk*" AREA_GROUP="quantizer0";
INST "*feng1_quant_snap_bram_ramblk*" AREA_GROUP="quantizer1";
INST "*_x0/ct_reorder_core0/*" AREA_GROUP = "quantizer0";
INST "*_x0/ct_reorder_core1/*" AREA_GROUP = "quantizer1";



AREA_GROUP "auto_tap" RANGE=RAMB36_X7Y0:RAMB36_X7Y7;
AREA_GROUP "baseline_tap1" RANGE=RAMB36_X8Y0:RAMB36_X8Y7;
AREA_GROUP "baseline_tap2" RANGE=RAMB36_X9Y0:RAMB36_X9Y7;
AREA_GROUP "baseline_tap3" RANGE=RAMB36_X10Y0:RAMB36_X10Y7;
AREA_GROUP "baseline_tap4" RANGE=RAMB36_X11Y0:RAMB36_X11Y7;
AREA_GROUP "baseline_tap5" RANGE=RAMB36_X12Y0:RAMB36_X12Y7;
AREA_GROUP "xeng_descramble" RANGE=RAMB36_X13Y0:RAMB36_X13Y7;
AREA_GROUP "auto_tap" RANGE=DSP48_X7Y0:DSP48_X7Y15;
AREA_GROUP "baseline_tap1" RANGE=DSP48_X8Y0:DSP48_X8Y15;
AREA_GROUP "baseline_tap2" RANGE=DSP48_X9Y0:DSP48_X9Y15;
AREA_GROUP "baseline_tap3" RANGE=DSP48_X10Y0:DSP48_X10Y15;
AREA_GROUP "baseline_tap4" RANGE=DSP48_X11Y0:DSP48_X11Y15;
AREA_GROUP "baseline_tap5" RANGE=DSP48_X12Y0:DSP48_X12Y15;

AREA_GROUP "fft0_biplex_descramble" RANGE=DSP48_X1Y0:DSP48_X5Y9;
AREA_GROUP "fft0_biplex_descramble" RANGE=RAMB18_X1Y0:RAMB18_X5Y9;
AREA_GROUP "fft0_biplex_descramble" RANGE=RAMB36_X1Y0:RAMB36_X5Y4;
INST "*chan0_??????????/*bi_real_unscr_4x*" AREA_GROUP="fft0_biplex_descramble";

AREA_GROUP "fft1_biplex_descramble" RANGE=DSP48_X8Y80:DSP48_X12Y89;
AREA_GROUP "fft1_biplex_descramble" RANGE=RAMB18_X8Y80:RAMB18_X12Y89;
AREA_GROUP "fft1_biplex_descramble" RANGE=RAMB36_X8Y40:RAMB36_X12Y44;
INST "*chan1_??????????/*bi_real_unscr_4x*" AREA_GROUP="fft1_biplex_descramble";

#AREA_GROUP "xeng_logic" RANGE=SLICE_X116Y0:SLICE_X209Y79;
#INST "*xeng_sp_hdl_uint*" AREA_GROUP="xeng_logic";

INST "*_XSG_core_config/*_XSG_core_config/*_x0/*xeng_core/auto_tap_inst*" AREA_GROUP="auto_tap";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/*xeng_core/baseline_tap_gen[1]*" AREA_GROUP="baseline_tap1";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/*xeng_core/baseline_tap_gen[2]*" AREA_GROUP="baseline_tap2";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/*xeng_core/baseline_tap_gen[3]*" AREA_GROUP="baseline_tap3";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/*xeng_core/baseline_tap_gen[4]*" AREA_GROUP="baseline_tap4";
INST "*_XSG_core_config/*_XSG_core_config/*_x0/*xeng_descramble*" AREA_GROUP="xeng_descramble";

## desperate tge constraints
#AREA_GROUP "tge0fifohigh" RANGE=SLICE_X154Y55:SLICE_X157Y59;
#AREA_GROUP "tge0fifohigh" RANGE=RAMB36_X10Y11:RAMB36_X10Y11;
#AREA_GROUP "tge0fifolow" RANGE=SLICE_X154Y50:SLICE_X157Y54;
#AREA_GROUP "tge0fifolow" RANGE=RAMB36_X10Y10:RAMB36_X10Y10;
#
#AREA_GROUP "tge1fifohigh" RANGE=SLICE_X154Y65:SLICE_X157Y69;
#AREA_GROUP "tge1fifohigh" RANGE=RAMB36_X10Y13:RAMB36_X10Y13;
#AREA_GROUP "tge1fifolow" RANGE=SLICE_X154Y60:SLICE_X157Y64;
#AREA_GROUP "tge1fifolow" RANGE=RAMB36_X10Y12:RAMB36_X10Y12;
#
#AREA_GROUP "tge2fifohigh" RANGE=SLICE_X194Y65:SLICE_X197Y69;
#AREA_GROUP "tge2fifohigh" RANGE=RAMB36_X13Y13:RAMB36_X13Y13;
#AREA_GROUP "tge2fifolow" RANGE=SLICE_X194Y60:SLICE_X197Y64;
#AREA_GROUP "tge2fifolow" RANGE=RAMB36_X13Y12:RAMB36_X13Y12;
#
#AREA_GROUP "tge3fifohigh" RANGE=SLICE_X194Y55:SLICE_X197Y59;
#AREA_GROUP "tge3fifohigh" RANGE=RAMB36_X13Y11:RAMB36_X13Y11;
#AREA_GROUP "tge3fifolow" RANGE=SLICE_X194Y50:SLICE_X197Y54;
#AREA_GROUP "tge3fifolow" RANGE=RAMB36_X13Y10:RAMB36_X13Y10;
#
#INST "*link1_core*use_bram.rx_packet_fifo*ramloop[0]*SDP.SINGLE_PRIM36.TDP" AREA_GROUP="tge0fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*ramloop[0]*SDP.SINGLE_PRIM36.TDP" AREA_GROUP="tge1fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*ramloop[0]*SDP.SINGLE_PRIM36.TDP" AREA_GROUP="tge2fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*ramloop[0]*SDP.SINGLE_PRIM36.TDP" AREA_GROUP="tge3fifohigh";
#
#INST "*link1_core*use_bram.rx_packet_fifo*ramloop[1]*SDP.SINGLE_PRIM36.TDP" AREA_GROUP="tge0fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*ramloop[1]*SDP.SINGLE_PRIM36.TDP" AREA_GROUP="tge1fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*ramloop[1]*SDP.SINGLE_PRIM36.TDP" AREA_GROUP="tge2fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*ramloop[1]*SDP.SINGLE_PRIM36.TDP" AREA_GROUP="tge3fifolow";
#
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_0" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_1" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_2" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_3" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_4" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_5" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_6" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_7" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_8" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_9" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_10" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_11" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_12" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_13" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_14" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_15" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_16" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_17" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_18" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_19" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_20" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_21" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_22" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_23" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_24" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_25" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_26" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_27" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_28" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_29" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_30" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_31" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_32" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_33" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_34" AREA_GROUP="tge0fifohigh";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_35" AREA_GROUP="tge0fifohigh";
#
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_36" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_37" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_38" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_39" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_40" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_41" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_42" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_43" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_44" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_45" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_46" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_47" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_48" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_49" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_50" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_51" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_52" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_53" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_54" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_55" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_56" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_57" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_58" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_59" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_60" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_61" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_62" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_63" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_64" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_64*" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_65" AREA_GROUP="tge0fifolow";
#INST "*link1_core*use_bram.rx_packet_fifo*dout_i_66" AREA_GROUP="tge0fifolow";
#
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_0" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_1" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_2" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_3" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_4" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_5" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_6" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_7" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_8" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_9" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_10" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_11" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_12" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_13" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_14" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_15" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_16" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_17" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_18" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_19" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_20" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_21" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_22" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_23" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_24" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_25" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_26" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_27" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_28" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_29" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_30" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_31" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_32" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_33" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_34" AREA_GROUP="tge1fifohigh";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_35" AREA_GROUP="tge1fifohigh";
#
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_36" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_37" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_38" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_39" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_40" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_41" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_42" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_43" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_44" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_45" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_46" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_47" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_48" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_49" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_50" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_51" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_52" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_53" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_54" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_55" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_56" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_57" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_58" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_59" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_60" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_61" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_62" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_63" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_64" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_64*" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_65" AREA_GROUP="tge1fifolow";
#INST "*link2_core*use_bram.rx_packet_fifo*dout_i_66" AREA_GROUP="tge1fifolow";
#
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_0" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_1" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_2" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_3" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_4" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_5" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_6" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_7" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_8" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_9" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_10" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_11" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_12" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_13" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_14" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_15" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_16" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_17" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_18" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_19" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_20" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_21" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_22" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_23" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_24" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_25" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_26" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_27" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_28" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_29" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_30" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_31" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_32" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_33" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_34" AREA_GROUP="tge2fifohigh";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_35" AREA_GROUP="tge2fifohigh";
#
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_36" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_37" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_38" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_39" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_40" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_41" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_42" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_43" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_44" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_45" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_46" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_47" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_48" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_49" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_50" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_51" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_52" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_53" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_54" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_55" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_56" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_57" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_58" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_59" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_60" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_61" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_62" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_63" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_64" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_64*" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_65" AREA_GROUP="tge2fifolow";
#INST "*link3_core*use_bram.rx_packet_fifo*dout_i_66" AREA_GROUP="tge2fifolow";
#
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_0" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_1" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_2" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_3" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_4" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_5" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_6" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_7" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_8" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_9" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_10" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_11" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_12" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_13" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_14" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_15" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_16" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_17" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_18" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_19" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_20" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_21" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_22" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_23" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_24" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_25" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_26" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_27" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_28" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_29" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_30" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_31" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_32" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_33" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_34" AREA_GROUP="tge3fifohigh";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_35" AREA_GROUP="tge3fifohigh";
#
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_36" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_37" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_38" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_39" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_40" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_41" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_42" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_43" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_44" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_45" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_46" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_47" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_48" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_49" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_50" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_51" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_52" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_53" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_54" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_55" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_56" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_57" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_58" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_59" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_60" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_61" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_62" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_63" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_64" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_64*" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_65" AREA_GROUP="tge3fifolow";
#INST "*link4_core*use_bram.rx_packet_fifo*dout_i_66" AREA_GROUP="tge3fifolow";

#INST "*_network_link1_core/*_network_link1_core/tge_rx_inst/rx_state_FSM_FFd3-In2_SW2" AREA_GROUP = "tge0fifolow";
#INST "*_network_link2_core/*_network_link2_core/tge_rx_inst/rx_state_FSM_FFd3-In2_SW2" AREA_GROUP = "tge1fifolow";
#INST "*_network_link3_core/*_network_link3_core/tge_rx_inst/rx_state_FSM_FFd3-In2_SW2" AREA_GROUP = "tge2fifolow";
#INST "*_network_link4_core/*_network_link4_core/tge_rx_inst/rx_state_FSM_FFd3-In2_SW2" AREA_GROUP = "tge3fifolow";


#TGE RX packet buffers
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
INST "*_x0/network_??????????/tge_rx_core0/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf0";
AREA_GROUP "rx_buf0" RANGE=RAMB36_X7Y0:RAMB36_X10Y11;
AREA_GROUP "rx_buf0" RANGE=DSP48_X7Y0:DSP48_X10Y23;
INST "*_x0/network*/stats0*/counter*" AREA_GROUP = "rx_buf0";

INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
INST "*_x0/network_??????????/tge_rx_core1/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf1";
AREA_GROUP "rx_buf1" RANGE=RAMB36_X7Y12:RAMB36_X10Y23;
AREA_GROUP "rx_buf1" RANGE=DSP48_X7Y24:DSP48_X10Y47;
INST "*_x0/network*/stats1*/counter*" AREA_GROUP = "rx_buf1";

INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
INST "*_x0/network_??????????/tge_rx_core2/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf2";
AREA_GROUP "rx_buf2" RANGE=RAMB36_X11Y12:RAMB36_X13Y23;
AREA_GROUP "rx_buf2" RANGE=DSP48_X11Y24:DSP48_X13Y47;
INST "*_x0/network*/stats2*/counter*" AREA_GROUP = "rx_buf2";

INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
INST "*_x0/network_??????????/tge_rx_core3/pkt_reord0_??????????/dual_port_ram*SIMPLE_PRIM36.ram" AREA_GROUP = "rx_buf3";
AREA_GROUP "rx_buf3" RANGE=RAMB36_X11Y0:RAMB36_X13Y11;
AREA_GROUP "rx_buf3" RANGE=DSP48_X11Y0:DSP48_X13Y23;
INST "*_x0/network*/stats3*/counter*" AREA_GROUP = "rx_buf3";

##FIR sync constraint -- check if this is necessary (it seems excessive)
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_15/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din0_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_9/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din0_2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din0_3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din0_1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#INST "*_XSG_core_config/*_XSG_core_config/*_x0/fir_??????????/complex_fir_core_x0/pfb_fir_??????????/sync_fanouter_??????????/rst_fanouter_??????????/bus_replicate_??????????/din1_11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2" AREA_GROUP = "firfront";
#AREA_GROUP "firfront" RANGE=SLICE_X0Y273:SLICE_X39Y359;

#FFT autocorr accumulation blocks
INST "*_XSG_core_config/*_XSG_core_config/*_x0/auto_core0" AREA_GROUP = "auto0";
AREA_GROUP "auto0" RANGE=DSP48_X6Y0:DSP48_X6Y31;
AREA_GROUP "auto0" RANGE=RAMB18_X5Y0:RAMB18_X6Y31;
AREA_GROUP "auto0" RANGE=RAMB36_X5Y0:RAMB36_X6Y15;
INST "*_XSG_core_config/*_XSG_core_config/*_x0/auto_core1" AREA_GROUP = "auto1";
AREA_GROUP "auto1" RANGE=DSP48_X12Y80:DSP48_X13Y95;
AREA_GROUP "auto1" RANGE=RAMB18_X13Y80:RAMB18_X13Y95;
AREA_GROUP "auto1" RANGE=RAMB36_X13Y40:RAMB36_X13Y47;

#one gbe logic
AREA_GROUP "onegbe_cpu_buf_tx" RANGE=RAMB18_X11Y64:RAMB18_X12Y79;
AREA_GROUP "onegbe_cpu_buf_tx" RANGE=RAMB36_X11Y32:RAMB36_X12Y39;
INST "temac_inst/temac_inst/emac_wrapper_inst/v6_emac" AREA_GROUP = "onegbe_cpu_buf_tx";
INST "*_one_GbE/*_one_GbE/enable_cpu_tx.cpu_buffer_tx/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram" AREA_GROUP = "onegbe_cpu_buf_tx";
INST "*_one_GbE/*_one_GbE/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v6_init.ram/TRUE_DP.SIMPLE_PRIM36.ram" AREA_GROUP = "onegbe_cpu_buf_tx";

INST "*_one_GbE/gbe_tx_inst*" AREA_GROUP = "one_gbe_tx_inst";
AREA_GROUP "one_gbe_tx_inst" RANGE=SLICE_X158Y126:SLICE_X209Y197;

