$date
	Mon Nov 20 12:42:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module $end
$var reg 2 ! in [1:0] $end
$scope module inst1 $end
$var wire 2 " in [1:0] $end
$var wire 2 # out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 #
b0 "
b0 !
$end
#20
b10 #
b1 !
b1 "
#40
b1 #
b10 !
b10 "
#60
b0 #
b11 !
b11 "
#110
