###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 17:18:25 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.003
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.054
= Required Time                -0.015
  Arrival Time                  0.086
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.238 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.237 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.200 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.195 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.195 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.153 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.153 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.013 | 0.098 |   0.046 |   -0.055 | 
     | test_pe/test_opt_reg_d/U3                 |              | CKND1BWP40                      | 0.013 | 0.000 |   0.046 |   -0.055 | 
     | test_pe/test_opt_reg_d/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.019 | 0.015 |   0.061 |   -0.039 | 
     | test_pe/test_opt_reg_d/U7                 |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.061 |   -0.039 | 
     | test_pe/test_opt_reg_d/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.030 | 0.025 |   0.086 |   -0.015 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.030 | 0.000 |   0.086 |   -0.015 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.059 |       |  -0.129 |   -0.028 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |   -0.027 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.032 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.064 |    0.037 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.049 | 0.005 |  -0.064 |    0.037 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.072 | 0.066 |   0.002 |    0.103 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.072 | 0.000 |   0.003 |    0.103 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.003
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.054
= Required Time                -0.013
  Arrival Time                  0.089
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.239 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.238 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.201 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.196 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.196 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.154 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.154 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.049 |   -0.052 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40                      | 0.018 | 0.000 |   0.049 |   -0.052 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.021 | 0.017 |   0.067 |   -0.035 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40                    | 0.021 | 0.000 |   0.067 |   -0.035 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.023 | 0.022 |   0.089 |   -0.013 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.023 | 0.000 |   0.089 |   -0.013 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.059 |       |  -0.129 |   -0.027 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |   -0.026 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.033 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.064 |    0.038 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.049 | 0.005 |  -0.064 |    0.038 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.072 | 0.066 |   0.002 |    0.104 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.072 | 0.000 |   0.003 |    0.104 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.003
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.054
= Required Time                -0.014
  Arrival Time                  0.091
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.243 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.241 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.205 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.200 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.200 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.157 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.157 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.101 |   0.049 |   -0.056 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40                      | 0.017 | 0.000 |   0.049 |   -0.056 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.021 | 0.018 |   0.067 |   -0.039 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40                    | 0.021 | 0.000 |   0.067 |   -0.039 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.029 | 0.025 |   0.091 |   -0.014 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.029 | 0.000 |   0.091 |   -0.014 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.059 |       |  -0.129 |   -0.023 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |   -0.022 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.037 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.064 |    0.042 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.049 | 0.005 |  -0.064 |    0.042 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.072 | 0.066 |   0.002 |    0.108 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.072 | 0.000 |   0.003 |    0.108 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_13_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.296
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.372 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.370 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.333 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.328 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.328 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.274 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.273 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.107 |   0.068 |   -0.166 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40                     | 0.028 | 0.000 |   0.068 |   -0.166 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.092 |   0.160 |   -0.074 | 
     | test_pe/U11                                        |              | IAO22D4BWP40                    | 0.084 | 0.000 |   0.160 |   -0.074 | 
     | test_pe/U11                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.042 | 0.073 |   0.233 |   -0.001 | 
     | test_pe                                            | res[13] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.238 |    0.004 | 
     | sb_wide/U1582                                      |              | AOI22D0BWP40                    | 0.043 | 0.005 |   0.238 |    0.004 | 
     | sb_wide/U1582                                      | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.039 | 0.034 |   0.272 |    0.038 | 
     | sb_wide/U1584                                      |              | ND2D1BWP40                      | 0.039 | 0.000 |   0.272 |    0.038 | 
     | sb_wide/U1584                                      | A1 ^ -> ZN v | ND2D1BWP40                      | 0.026 | 0.024 |   0.296 |    0.062 | 
     | sb_wide/out_2_0_id1_reg_13_                        |              | DFQD0BWP40                      | 0.026 | 0.000 |   0.296 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.105 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.107 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.173 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD2BWP40 | 0.066 | 0.003 |  -0.059 |    0.175 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.094 | 0.088 |   0.029 |    0.263 | 
     | sb_wide/out_2_0_id1_reg_13_            |             | DFQD0BWP40   | 0.094 | 0.000 |   0.030 |    0.264 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_13_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.057
  Arrival Time                  0.297
  Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.377 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.376 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.339 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.334 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.334 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.280 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.279 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.107 |   0.068 |   -0.172 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40                     | 0.028 | 0.000 |   0.068 |   -0.172 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.092 |   0.160 |   -0.080 | 
     | test_pe/U11                                        |              | IAO22D4BWP40                    | 0.084 | 0.000 |   0.160 |   -0.080 | 
     | test_pe/U11                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.042 | 0.073 |   0.233 |   -0.007 | 
     | test_pe                                            | res[13] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.238 |   -0.002 | 
     | sb_wide/U699                                       |              | AOI22D0BWP40                    | 0.043 | 0.005 |   0.238 |   -0.002 | 
     | sb_wide/U699                                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.028 |   0.266 |    0.026 | 
     | sb_wide/U700                                       |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.266 |    0.026 | 
     | sb_wide/U700                                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.035 | 0.031 |   0.297 |    0.057 | 
     | sb_wide/out_3_1_id1_reg_13_                        |              | DFQD0BWP40                      | 0.035 | 0.000 |   0.297 |    0.057 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.111 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.113 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.178 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.054 |    0.186 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.085 |   0.031 |    0.271 | 
     | sb_wide/out_3_1_id1_reg_13_            |             | DFQD0BWP40   | 0.077 | 0.000 |   0.031 |    0.271 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__13_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.032
  Arrival Time                  0.273
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.378 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.377 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.340 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.098 |   -0.339 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.001 |  -0.098 |   -0.339 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.052 | 0.052 |  -0.046 |   -0.287 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |              | DFCNQD1BWP40                    | 0.052 | 0.000 |  -0.046 |   -0.287 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.102 |   0.056 |   -0.185 | 
     | test_pe/test_opt_reg_a/U23                         |              | AO22D1BWP40                     | 0.017 | 0.000 |   0.056 |   -0.185 | 
     | test_pe/test_opt_reg_a/U23                         | B2 v -> Z v  | AO22D1BWP40                     | 0.058 | 0.069 |   0.125 |   -0.115 | 
     | test_pe/test_pe_comp/FE_OFC163_op_a_13             |              | INVD1BWP40                      | 0.058 | 0.001 |   0.126 |   -0.114 | 
     | test_pe/test_pe_comp/FE_OFC163_op_a_13             | I v -> ZN ^  | INVD1BWP40                      | 0.042 | 0.038 |   0.164 |   -0.076 | 
     | test_pe/test_pe_comp/U123                          |              | OAI22D1BWP40                    | 0.042 | 0.000 |   0.164 |   -0.076 | 
     | test_pe/test_pe_comp/U123                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.027 | 0.025 |   0.190 |   -0.051 | 
     | test_pe/FE_OFC83_comp_res_13                       |              | INVD2BWP40                      | 0.027 | 0.000 |   0.190 |   -0.051 | 
     | test_pe/FE_OFC83_comp_res_13                       | I v -> ZN ^  | INVD2BWP40                      | 0.027 | 0.024 |   0.213 |   -0.027 | 
     | test_pe/U204                                       |              | OAI22D0BWP40                    | 0.027 | 0.000 |   0.213 |   -0.027 | 
     | test_pe/U204                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.023 | 0.021 |   0.235 |   -0.006 | 
     | test_pe/test_opt_reg_file/U22                      |              | AO22D0BWP40                     | 0.023 | 0.000 |   0.235 |   -0.006 | 
     | test_pe/test_opt_reg_file/U22                      | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.038 |   0.273 |    0.032 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.273 |    0.032 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.112 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.113 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.172 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.178 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.178 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.260 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.261 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_13_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.305
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.381 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.379 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.342 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.337 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.337 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.283 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.282 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.107 |   0.068 |   -0.175 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40                     | 0.028 | 0.000 |   0.068 |   -0.175 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.092 |   0.160 |   -0.083 | 
     | test_pe/U11                                        |              | IAO22D4BWP40                    | 0.084 | 0.000 |   0.160 |   -0.083 | 
     | test_pe/U11                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.042 | 0.073 |   0.233 |   -0.010 | 
     | test_pe                                            | res[13] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.238 |   -0.005 | 
     | sb_wide/U1594                                      |              | AOI22D0BWP40                    | 0.043 | 0.004 |   0.238 |   -0.005 | 
     | sb_wide/U1594                                      | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.029 |   0.267 |    0.024 | 
     | sb_wide/U1596                                      |              | ND2D0BWP40                      | 0.032 | 0.000 |   0.267 |    0.024 | 
     | sb_wide/U1596                                      | A1 ^ -> ZN v | ND2D0BWP40                      | 0.047 | 0.038 |   0.305 |    0.062 | 
     | sb_wide/out_2_1_id1_reg_13_                        |              | DFQD0BWP40                      | 0.047 | 0.000 |   0.305 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.114 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.116 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.182 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.066 | 0.002 |  -0.059 |    0.184 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.033 |    0.276 | 
     | sb_wide/out_2_1_id1_reg_13_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.277 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sb_wide/out_0_0_id1_reg_13_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.051
  Arrival Time                  0.299
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.386 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.384 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.348 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.342 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.342 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.288 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.288 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.107 |   0.068 |   -0.180 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40                     | 0.028 | 0.000 |   0.068 |   -0.180 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.092 |   0.160 |   -0.089 | 
     | test_pe/U11                                        |              | IAO22D4BWP40                    | 0.084 | 0.000 |   0.160 |   -0.088 | 
     | test_pe/U11                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.042 | 0.073 |   0.233 |   -0.015 | 
     | test_pe                                            | res[13] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.238 |   -0.010 | 
     | sb_wide/U274                                       |              | AOI22D0BWP40                    | 0.043 | 0.005 |   0.238 |   -0.010 | 
     | sb_wide/U274                                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.030 | 0.029 |   0.267 |    0.019 | 
     | sb_wide/U275                                       |              | ND2D1BWP40                      | 0.030 | 0.000 |   0.267 |    0.019 | 
     | sb_wide/U275                                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.040 | 0.032 |   0.299 |    0.051 | 
     | sb_wide/out_0_0_id1_reg_13_                        |              | DFQD0BWP40                      | 0.040 | 0.000 |   0.299 |    0.051 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.120 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.121 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.187 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.054 |    0.194 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.082 |   0.028 |    0.276 | 
     | sb_wide/out_0_0_id1_reg_13_            |             | DFQD0BWP40   | 0.071 | 0.000 |   0.028 |    0.276 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.067
  Arrival Time                  0.322
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.393 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.391 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.355 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.349 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.349 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.295 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.294 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.186 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.186 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.092 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.091 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.026 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.025 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    |              | CKBD3BWP40                      | 0.026 | 0.001 |   0.230 |   -0.025 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    | I v -> Z v   | CKBD3BWP40                      | 0.028 | 0.044 |   0.275 |    0.019 | 
     | sb_wide/U485                                       |              | AOI22D1BWP40                    | 0.028 | 0.001 |   0.275 |    0.020 | 
     | sb_wide/U485                                       | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.024 | 0.022 |   0.297 |    0.042 | 
     | sb_wide/U1037                                      |              | ND2D1BWP40                      | 0.024 | 0.000 |   0.297 |    0.042 | 
     | sb_wide/U1037                                      | A1 ^ -> ZN v | ND2D1BWP40                      | 0.029 | 0.025 |   0.322 |    0.067 | 
     | sb_wide/out_2_1_id1_reg_14_                        |              | DFQD0BWP40                      | 0.029 | 0.000 |   0.322 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.127 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.128 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.194 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.066 | 0.002 |  -0.059 |    0.196 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.033 |    0.289 | 
     | sb_wide/out_2_1_id1_reg_14_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.289 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_13_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.049
  Arrival Time                  0.305
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.393 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.392 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.355 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.350 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.350 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.296 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.295 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.107 |   0.068 |   -0.188 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40                     | 0.028 | 0.000 |   0.068 |   -0.188 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.092 |   0.160 |   -0.096 | 
     | test_pe/U11                                        |              | IAO22D4BWP40                    | 0.084 | 0.000 |   0.160 |   -0.096 | 
     | test_pe/U11                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.042 | 0.073 |   0.233 |   -0.022 | 
     | test_pe                                            | res[13] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.238 |   -0.018 | 
     | sb_wide/U593                                       |              | AOI22D0BWP40                    | 0.043 | 0.005 |   0.238 |   -0.018 | 
     | sb_wide/U593                                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.025 |   0.263 |    0.008 | 
     | sb_wide/U594                                       |              | ND2D0BWP40                      | 0.026 | 0.000 |   0.263 |    0.008 | 
     | sb_wide/U594                                       | A2 ^ -> ZN v | ND2D0BWP40                      | 0.054 | 0.041 |   0.305 |    0.049 | 
     | sb_wide/out_3_0_id1_reg_13_                        |              | DFQD0BWP40                      | 0.054 | 0.000 |   0.305 |    0.049 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.127 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.128 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.194 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD2BWP40 | 0.066 | 0.003 |  -0.059 |    0.197 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.087 | 0.084 |   0.026 |    0.281 | 
     | sb_wide/out_3_0_id1_reg_13_            |             | DFQD0BWP40   | 0.087 | 0.000 |   0.026 |    0.282 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sb_wide/out_1_0_id1_reg_13_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.057
  Arrival Time                  0.312
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.393 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.392 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.355 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.350 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.350 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.296 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.295 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.107 |   0.068 |   -0.188 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40                     | 0.028 | 0.000 |   0.068 |   -0.188 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.092 |   0.160 |   -0.096 | 
     | test_pe/U11                                        |              | IAO22D4BWP40                    | 0.084 | 0.000 |   0.160 |   -0.096 | 
     | test_pe/U11                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.042 | 0.073 |   0.233 |   -0.023 | 
     | test_pe                                            | res[13] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.238 |   -0.018 | 
     | sb_wide/U806                                       |              | AOI22D0BWP40                    | 0.043 | 0.005 |   0.238 |   -0.018 | 
     | sb_wide/U806                                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.030 |   0.268 |    0.012 | 
     | sb_wide/U911                                       |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.268 |    0.012 | 
     | sb_wide/U911                                       | A1 ^ -> ZN v | ND2D1BWP40                      | 0.064 | 0.044 |   0.312 |    0.056 | 
     | sb_wide/out_1_0_id1_reg_13_                        |              | DFQD0BWP40                      | 0.064 | 0.000 |   0.312 |    0.057 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.127 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.128 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.194 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.005 |  -0.056 |    0.200 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.089 |   0.033 |    0.289 | 
     | sb_wide/out_1_0_id1_reg_13_            |             | DFQD0BWP40   | 0.096 | 0.000 |   0.033 |    0.289 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_14_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.061
  Arrival Time                  0.318
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.394 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.392 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.356 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.350 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.350 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.296 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.296 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.187 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.187 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.093 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.092 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.027 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.026 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     |              | CKBD6BWP40                      | 0.026 | 0.001 |   0.230 |   -0.026 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     | I v -> Z v   | CKBD6BWP40                      | 0.030 | 0.039 |   0.269 |    0.013 | 
     | sb_wide/U1399                                      |              | AOI22D1BWP40                    | 0.032 | 0.002 |   0.272 |    0.015 | 
     | sb_wide/U1399                                      | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.025 | 0.023 |   0.294 |    0.038 | 
     | sb_wide/U1401                                      |              | ND2D1BWP40                      | 0.025 | 0.000 |   0.294 |    0.038 | 
     | sb_wide/U1401                                      | A1 ^ -> ZN v | ND2D1BWP40                      | 0.028 | 0.023 |   0.318 |    0.061 | 
     | sb_wide/out_1_2_id1_reg_14_                        |              | DFQD0BWP40                      | 0.028 | 0.000 |   0.318 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.128 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.129 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.195 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |    0.202 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.087 |   0.032 |    0.288 | 
     | sb_wide/out_1_2_id1_reg_14_            |             | DFQD0BWP40   | 0.079 | 0.001 |   0.033 |    0.289 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_wide/out_0_1_id1_reg_13_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.053
  Arrival Time                  0.311
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.395 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.394 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.357 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.352 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.352 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.298 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.297 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.107 |   0.068 |   -0.190 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40                     | 0.028 | 0.000 |   0.068 |   -0.190 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.092 |   0.160 |   -0.098 | 
     | test_pe/U11                                        |              | IAO22D4BWP40                    | 0.084 | 0.000 |   0.160 |   -0.098 | 
     | test_pe/U11                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.042 | 0.073 |   0.233 |   -0.024 | 
     | test_pe                                            | res[13] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.238 |   -0.020 | 
     | sb_wide/U541                                       |              | AOI22D0BWP40                    | 0.043 | 0.005 |   0.238 |   -0.020 | 
     | sb_wide/U541                                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.042 | 0.037 |   0.275 |    0.017 | 
     | sb_wide/U542                                       |              | ND2D1BWP40                      | 0.042 | 0.000 |   0.275 |    0.017 | 
     | sb_wide/U542                                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.040 | 0.036 |   0.311 |    0.053 | 
     | sb_wide/out_0_1_id1_reg_13_                        |              | DFQD0BWP40                      | 0.040 | 0.000 |   0.311 |    0.053 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.129 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.130 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.196 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.054 |    0.203 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.084 |   0.029 |    0.287 | 
     | sb_wide/out_0_1_id1_reg_13_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.029 |    0.287 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.058
  Arrival Time                  0.322
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.401 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.399 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.363 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.357 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.357 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.303 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.303 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.194 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.194 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.100 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.099 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.034 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.033 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    |              | CKBD3BWP40                      | 0.026 | 0.001 |   0.230 |   -0.033 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    | I v -> Z v   | CKBD3BWP40                      | 0.028 | 0.044 |   0.275 |    0.011 | 
     | sb_wide/U693                                       |              | AOI22D2BWP40                    | 0.028 | 0.001 |   0.276 |    0.012 | 
     | sb_wide/U693                                       | A1 v -> ZN ^ | AOI22D2BWP40                    | 0.024 | 0.022 |   0.297 |    0.034 | 
     | sb_wide/U694                                       |              | ND2D1BWP40                      | 0.024 | 0.000 |   0.297 |    0.034 | 
     | sb_wide/U694                                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.031 | 0.024 |   0.322 |    0.058 | 
     | sb_wide/out_3_1_id1_reg_14_                        |              | DFQD0BWP40                      | 0.031 | 0.000 |   0.322 |    0.058 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.135 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.136 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.202 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.054 |    0.209 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.085 |   0.031 |    0.294 | 
     | sb_wide/out_3_1_id1_reg_14_            |             | DFQD0BWP40   | 0.077 | 0.000 |   0.031 |    0.294 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/out_1_0_id1_reg_14_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.064
  Arrival Time                  0.327
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.401 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.400 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.363 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.357 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.357 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.304 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.303 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.195 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.194 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.101 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.100 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.035 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.033 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    |              | CKBD3BWP40                      | 0.026 | 0.001 |   0.230 |   -0.033 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    | I v -> Z v   | CKBD3BWP40                      | 0.028 | 0.044 |   0.275 |    0.011 | 
     | sb_wide/U1393                                      |              | AOI22D1BWP40                    | 0.028 | 0.001 |   0.276 |    0.012 | 
     | sb_wide/U1393                                      | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.029 | 0.025 |   0.300 |    0.037 | 
     | sb_wide/U1395                                      |              | CKND2D2BWP40                    | 0.029 | 0.000 |   0.300 |    0.037 | 
     | sb_wide/U1395                                      | A1 ^ -> ZN v | CKND2D2BWP40                    | 0.035 | 0.027 |   0.327 |    0.064 | 
     | sb_wide/out_1_0_id1_reg_14_                        |              | DFQD0BWP40                      | 0.035 | 0.000 |   0.327 |    0.064 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.135 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.136 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.202 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.005 |  -0.056 |    0.207 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.089 |   0.033 |    0.297 | 
     | sb_wide/out_1_0_id1_reg_14_            |             | DFQD0BWP40   | 0.096 | 0.000 |   0.033 |    0.297 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_wide/out_0_2_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.055
  Arrival Time                  0.321
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.404 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.402 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.366 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.360 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.360 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.306 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.305 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.197 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.197 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.103 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.102 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.037 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.036 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     |              | CKBD6BWP40                      | 0.026 | 0.001 |   0.230 |   -0.036 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     | I v -> Z v   | CKBD6BWP40                      | 0.030 | 0.039 |   0.269 |    0.003 | 
     | sb_wide/U381                                       |              | AOI22D2BWP40                    | 0.032 | 0.004 |   0.273 |    0.007 | 
     | sb_wide/U381                                       | A1 v -> ZN ^ | AOI22D2BWP40                    | 0.031 | 0.026 |   0.299 |    0.033 | 
     | sb_wide/U382                                       |              | CKND2D2BWP40                    | 0.031 | 0.000 |   0.299 |    0.033 | 
     | sb_wide/U382                                       | A2 ^ -> ZN v | CKND2D2BWP40                    | 0.020 | 0.022 |   0.321 |    0.055 | 
     | sb_wide/out_0_2_id1_reg_14_                        |              | DFQD0BWP40                      | 0.020 | 0.000 |   0.321 |    0.055 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.138 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.205 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.009 |  -0.053 |    0.214 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.067 | 0.080 |   0.028 |    0.294 | 
     | sb_wide/out_0_2_id1_reg_14_            |             | DFQD0BWP40   | 0.067 | 0.000 |   0.028 |    0.294 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_2_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.329
  Slack Time                    0.267
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.404 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.403 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.366 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.361 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.361 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.307 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.306 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.198 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.198 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.104 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.103 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.038 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.037 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     |              | CKBD6BWP40                      | 0.026 | 0.001 |   0.230 |   -0.037 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     | I v -> Z v   | CKBD6BWP40                      | 0.030 | 0.039 |   0.269 |    0.002 | 
     | sb_wide/U323                                       |              | AOI22D2BWP40                    | 0.033 | 0.007 |   0.276 |    0.009 | 
     | sb_wide/U323                                       | A1 v -> ZN ^ | AOI22D2BWP40                    | 0.026 | 0.024 |   0.301 |    0.034 | 
     | sb_wide/U1065                                      |              | ND2D3BWP40                      | 0.026 | 0.000 |   0.301 |    0.034 | 
     | sb_wide/U1065                                      | A1 ^ -> ZN v | ND2D3BWP40                      | 0.039 | 0.027 |   0.328 |    0.061 | 
     | sb_wide/out_2_4_id1_reg_14_                        |              | DFQD2BWP40                      | 0.039 | 0.002 |   0.329 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.138 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.140 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.205 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |    0.212 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.085 |   0.030 |    0.297 | 
     | sb_wide/out_2_4_id1_reg_14_            |             | DFQD2BWP40   | 0.076 | 0.001 |   0.031 |    0.298 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.031
  Arrival Time                  0.300
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.406 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.404 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.368 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.362 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.362 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.320 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.320 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.021 | 0.088 |   0.036 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.021 | 0.000 |   0.036 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.018 | 0.017 |   0.054 |   -0.215 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0                |              | OR2D1BWP40                      | 0.018 | 0.000 |   0.054 |   -0.215 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.022 | 0.046 |   0.100 |   -0.169 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0                |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.100 |   -0.168 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.037 |   0.137 |   -0.132 | 
     | test_pe/U176                                     |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.138 |   -0.130 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.105 | 0.090 |   0.228 |   -0.040 | 
     | test_pe/U208                                     |              | OAI22D0BWP40                    | 0.105 | 0.000 |   0.228 |   -0.040 | 
     | test_pe/U208                                     | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.031 |   0.259 |   -0.009 | 
     | test_pe/test_opt_reg_file/U24                    |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.259 |   -0.009 | 
     | test_pe/test_opt_reg_file/U24                    | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.040 |   0.300 |    0.031 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.300 |    0.031 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.140 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.141 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.200 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.205 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.205 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.287 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_wide/out_3_3_id1_reg_14_/CP 
Endpoint:   sb_wide/out_3_3_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.059
  Arrival Time                  0.329
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.407 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.406 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.369 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.363 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.363 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.309 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.309 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.200 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.200 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.106 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.106 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.040 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.039 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     |              | CKBD6BWP40                      | 0.026 | 0.001 |   0.230 |   -0.039 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     | I v -> Z v   | CKBD6BWP40                      | 0.030 | 0.039 |   0.269 |   -0.000 | 
     | sb_wide/U136                                       |              | AOI22D2BWP40                    | 0.033 | 0.007 |   0.276 |    0.006 | 
     | sb_wide/U136                                       | A1 v -> ZN ^ | AOI22D2BWP40                    | 0.026 | 0.023 |   0.299 |    0.030 | 
     | sb_wide/U137                                       |              | CKND2D2BWP40                    | 0.026 | 0.000 |   0.299 |    0.030 | 
     | sb_wide/U137                                       | A2 ^ -> ZN v | CKND2D2BWP40                    | 0.034 | 0.029 |   0.329 |    0.059 | 
     | sb_wide/out_3_3_id1_reg_14_                        |              | DFQD2BWP40                      | 0.034 | 0.000 |   0.329 |    0.059 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.208 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.011 |  -0.051 |    0.219 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.067 | 0.080 |   0.029 |    0.299 | 
     | sb_wide/out_3_3_id1_reg_14_            |             | DFQD2BWP40   | 0.067 | 0.000 |   0.030 |    0.299 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_3_2_id1_reg_14_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.060
  Arrival Time                  0.329
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.407 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.406 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.369 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.364 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.364 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.310 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.309 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.201 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.201 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.107 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.106 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.041 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.039 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     |              | CKBD6BWP40                      | 0.026 | 0.001 |   0.230 |   -0.039 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     | I v -> Z v   | CKBD6BWP40                      | 0.030 | 0.039 |   0.269 |   -0.000 | 
     | sb_wide/U679                                       |              | AOI22D2BWP40                    | 0.033 | 0.005 |   0.274 |    0.005 | 
     | sb_wide/U679                                       | A1 v -> ZN ^ | AOI22D2BWP40                    | 0.028 | 0.025 |   0.299 |    0.030 | 
     | sb_wide/U681                                       |              | CKND2D2BWP40                    | 0.028 | 0.000 |   0.299 |    0.030 | 
     | sb_wide/U681                                       | A2 ^ -> ZN v | CKND2D2BWP40                    | 0.033 | 0.030 |   0.329 |    0.059 | 
     | sb_wide/out_3_2_id1_reg_14_                        |              | DFQD0BWP40                      | 0.033 | 0.000 |   0.329 |    0.060 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.142 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.208 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.010 |  -0.051 |    0.219 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.084 |   0.033 |    0.303 | 
     | sb_wide/out_3_2_id1_reg_14_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.034 |    0.303 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_3_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.032
  Arrival Time                  0.302
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.408 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.406 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.370 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.098 |   -0.369 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.001 |  -0.098 |   -0.369 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.052 | 0.052 |  -0.046 |   -0.317 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          |              | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.046 |   -0.316 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.022 | 0.106 |   0.060 |   -0.211 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D1BWP40                     | 0.022 | 0.000 |   0.060 |   -0.211 | 
     | test_pe/test_opt_reg_a/U30                         | B2 v -> Z v  | AO22D1BWP40                     | 0.061 | 0.076 |   0.135 |   -0.135 | 
     | test_pe/test_pe_comp/U146                          |              | CKND1BWP40                      | 0.061 | 0.001 |   0.137 |   -0.133 | 
     | test_pe/test_pe_comp/U146                          | I v -> ZN ^  | CKND1BWP40                      | 0.038 | 0.034 |   0.171 |   -0.099 | 
     | test_pe/test_pe_comp/U216                          |              | OAI22D1BWP40                    | 0.038 | 0.000 |   0.171 |   -0.099 | 
     | test_pe/test_pe_comp/U216                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.039 | 0.030 |   0.201 |   -0.069 | 
     | test_pe/FE_OFC88_comp_res_3                        |              | INVD1BWP40                      | 0.039 | 0.000 |   0.201 |   -0.069 | 
     | test_pe/FE_OFC88_comp_res_3                        | I v -> ZN ^  | INVD1BWP40                      | 0.041 | 0.033 |   0.234 |   -0.036 | 
     | test_pe/U178                                       |              | OAI22D0BWP40                    | 0.041 | 0.000 |   0.234 |   -0.036 | 
     | test_pe/U178                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.032 | 0.026 |   0.260 |   -0.010 | 
     | test_pe/test_opt_reg_file/U9                       |              | AO22D0BWP40                     | 0.032 | 0.000 |   0.260 |   -0.010 | 
     | test_pe/test_opt_reg_file/U9                       | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.042 |   0.302 |    0.032 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.302 |    0.032 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.142 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.143 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.202 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.207 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.207 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.289 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.290 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_14_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.055
  Arrival Time                  0.327
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.410 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.408 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.371 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.366 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.366 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.312 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.311 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.203 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.203 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.109 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.108 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.043 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.042 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    |              | CKBD3BWP40                      | 0.026 | 0.001 |   0.230 |   -0.042 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    | I v -> Z v   | CKBD3BWP40                      | 0.028 | 0.044 |   0.275 |    0.002 | 
     | sb_wide/U588                                       |              | AOI22D1BWP40                    | 0.028 | 0.001 |   0.276 |    0.004 | 
     | sb_wide/U588                                       | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.028 | 0.024 |   0.300 |    0.028 | 
     | sb_wide/U589                                       |              | ND2D1BWP40                      | 0.028 | 0.000 |   0.300 |    0.028 | 
     | sb_wide/U589                                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.031 | 0.027 |   0.327 |    0.055 | 
     | sb_wide/out_3_0_id1_reg_14_                        |              | DFQD0BWP40                      | 0.031 | 0.000 |   0.327 |    0.055 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.211 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD2BWP40 | 0.066 | 0.003 |  -0.059 |    0.213 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.087 | 0.084 |   0.026 |    0.298 | 
     | sb_wide/out_3_0_id1_reg_14_            |             | DFQD0BWP40   | 0.087 | 0.000 |   0.026 |    0.298 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.032
  Arrival Time                  0.304
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.410 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.408 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.372 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.366 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.366 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.021 | 0.088 |   0.036 |   -0.236 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.021 | 0.000 |   0.036 |   -0.236 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.018 | 0.017 |   0.054 |   -0.219 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0                |              | OR2D1BWP40                      | 0.018 | 0.000 |   0.054 |   -0.219 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.022 | 0.046 |   0.100 |   -0.173 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0                |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.100 |   -0.172 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.037 |   0.137 |   -0.136 | 
     | test_pe/U176                                     |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.138 |   -0.134 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.105 | 0.090 |   0.228 |   -0.044 | 
     | test_pe/U192                                     |              | OAI22D0BWP40                    | 0.105 | 0.000 |   0.228 |   -0.044 | 
     | test_pe/U192                                     | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.025 | 0.036 |   0.265 |   -0.007 | 
     | test_pe/test_opt_reg_file/U16                    |              | AO22D0BWP40                     | 0.025 | 0.000 |   0.265 |   -0.007 | 
     | test_pe/test_opt_reg_file/U16                    | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.039 |   0.304 |    0.032 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.304 |    0.032 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.144 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.145 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.204 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.209 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.209 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.291 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.292 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.060
  Arrival Time                  0.332
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.410 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.409 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.372 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.366 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.366 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.312 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.312 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.203 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.203 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.109 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.109 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.043 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.042 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    |              | CKBD3BWP40                      | 0.026 | 0.001 |   0.230 |   -0.042 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    | I v -> Z v   | CKBD3BWP40                      | 0.028 | 0.044 |   0.275 |    0.002 | 
     | sb_wide/U539                                       |              | AOI22D0BWP40                    | 0.028 | 0.001 |   0.276 |    0.003 | 
     | sb_wide/U539                                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.026 |   0.302 |    0.030 | 
     | sb_wide/U1005                                      |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.302 |    0.030 | 
     | sb_wide/U1005                                      | A1 ^ -> ZN v | ND2D1BWP40                      | 0.034 | 0.030 |   0.332 |    0.060 | 
     | sb_wide/out_2_0_id1_reg_14_                        |              | DFQD0BWP40                      | 0.034 | 0.000 |   0.332 |    0.060 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.211 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD2BWP40 | 0.066 | 0.003 |  -0.059 |    0.214 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.094 | 0.088 |   0.029 |    0.302 | 
     | sb_wide/out_2_0_id1_reg_14_            |             | DFQD0BWP40   | 0.094 | 0.000 |   0.030 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.335
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.411 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.409 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.373 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.367 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.367 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.313 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.312 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.204 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.204 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.110 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.109 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.044 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.043 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     |              | CKBD6BWP40                      | 0.026 | 0.001 |   0.230 |   -0.043 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     | I v -> Z v   | CKBD6BWP40                      | 0.030 | 0.039 |   0.269 |   -0.004 | 
     | sb_wide/U203                                       |              | AOI22D2BWP40                    | 0.033 | 0.007 |   0.276 |    0.003 | 
     | sb_wide/U203                                       | B2 v -> ZN ^ | AOI22D2BWP40                    | 0.033 | 0.037 |   0.313 |    0.040 | 
     | sb_wide/U204                                       |              | CKND2D2BWP40                    | 0.033 | 0.000 |   0.313 |    0.040 | 
     | sb_wide/U204                                       | A2 ^ -> ZN v | CKND2D2BWP40                    | 0.022 | 0.022 |   0.335 |    0.062 | 
     | sb_wide/out_3_4_id1_reg_14_                        |              | DFQD0BWP40                      | 0.022 | 0.000 |   0.335 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.212 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.011 |  -0.051 |    0.222 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.033 |    0.306 | 
     | sb_wide/out_3_4_id1_reg_14_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.034 |    0.307 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_0_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.056
  Arrival Time                  0.329
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.411 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.409 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.373 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.367 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.367 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.313 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.313 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.204 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.204 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.110 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.109 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.044 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.043 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    |              | CKBD3BWP40                      | 0.026 | 0.001 |   0.230 |   -0.043 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    | I v -> Z v   | CKBD3BWP40                      | 0.028 | 0.044 |   0.275 |    0.001 | 
     | sb_wide/U545                                       |              | AOI22D1BWP40                    | 0.028 | 0.001 |   0.275 |    0.002 | 
     | sb_wide/U545                                       | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.030 | 0.026 |   0.301 |    0.028 | 
     | sb_wide/U546                                       |              | CKND2D2BWP40                    | 0.030 | 0.000 |   0.301 |    0.028 | 
     | sb_wide/U546                                       | A2 ^ -> ZN v | CKND2D2BWP40                    | 0.029 | 0.028 |   0.329 |    0.056 | 
     | sb_wide/out_0_1_id1_reg_14_                        |              | DFQD0BWP40                      | 0.029 | 0.000 |   0.329 |    0.056 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.212 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.054 |    0.219 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.084 |   0.029 |    0.302 | 
     | sb_wide/out_0_1_id1_reg_14_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.030 |    0.303 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.056
  Arrival Time                  0.329
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.411 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.409 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.373 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.367 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.367 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.313 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.313 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.204 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.204 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.110 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.109 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.044 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.043 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     |              | CKBD6BWP40                      | 0.026 | 0.001 |   0.230 |   -0.043 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     | I v -> Z v   | CKBD6BWP40                      | 0.030 | 0.039 |   0.269 |   -0.004 | 
     | sb_wide/U1390                                      |              | AOI22D1BWP40                    | 0.033 | 0.007 |   0.276 |    0.003 | 
     | sb_wide/U1390                                      | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.026 | 0.023 |   0.299 |    0.026 | 
     | sb_wide/U1392                                      |              | ND2D1BWP40                      | 0.026 | 0.000 |   0.299 |    0.026 | 
     | sb_wide/U1392                                      | A1 ^ -> ZN v | ND2D1BWP40                      | 0.037 | 0.030 |   0.329 |    0.056 | 
     | sb_wide/out_1_4_id1_reg_14_                        |              | DFQD0BWP40                      | 0.037 | 0.000 |   0.329 |    0.056 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.212 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.009 |  -0.052 |    0.221 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.083 |   0.031 |    0.304 | 
     | sb_wide/out_1_4_id1_reg_14_            |             | DFQD0BWP40   | 0.073 | 0.001 |   0.032 |    0.305 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_10_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.060
  Arrival Time                  0.334
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.411 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.410 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.373 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.368 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.368 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.314 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.313 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.031 | 0.111 |   0.072 |   -0.202 | 
     | test_pe/test_opt_reg_file/U31                      |              | AO22D1BWP40                     | 0.031 | 0.000 |   0.072 |   -0.202 | 
     | test_pe/test_opt_reg_file/U31                      | B2 v -> Z v  | AO22D1BWP40                     | 0.099 | 0.097 |   0.169 |   -0.105 | 
     | test_pe/U27                                        |              | IAO22D2BWP40                    | 0.099 | 0.001 |   0.170 |   -0.104 | 
     | test_pe/U27                                        | A2 v -> ZN v | IAO22D2BWP40                    | 0.059 | 0.087 |   0.257 |   -0.017 | 
     | test_pe                                            | res[10] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.260 |   -0.013 | 
     | sb_wide/U1549                                      |              | AOI22D0BWP40                    | 0.059 | 0.003 |   0.260 |   -0.013 | 
     | sb_wide/U1549                                      | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.030 | 0.031 |   0.291 |    0.017 | 
     | sb_wide/U1551                                      |              | ND2D0BWP40                      | 0.030 | 0.000 |   0.291 |    0.017 | 
     | sb_wide/U1551                                      | A1 ^ -> ZN v | ND2D0BWP40                      | 0.055 | 0.042 |   0.334 |    0.060 | 
     | sb_wide/out_2_1_id1_reg_10_                        |              | DFQD0BWP40                      | 0.055 | 0.000 |   0.334 |    0.060 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.212 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.066 | 0.002 |  -0.059 |    0.215 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.033 |    0.307 | 
     | sb_wide/out_2_1_id1_reg_10_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.308 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
12_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_12_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.032
  Arrival Time                  0.306
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.411 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.410 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.373 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.098 |   -0.372 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.001 |  -0.098 |   -0.372 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.052 | 0.052 |  -0.046 |   -0.320 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         |              | DFCNQD1BWP40                    | 0.052 | 0.000 |  -0.046 |   -0.320 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.103 |   0.057 |   -0.217 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D1BWP40                     | 0.018 | 0.000 |   0.057 |   -0.217 | 
     | test_pe/test_opt_reg_a/U24                         | B2 v -> Z v  | AO22D1BWP40                     | 0.062 | 0.072 |   0.128 |   -0.146 | 
     | test_pe/test_pe_comp/FE_OFC169_op_a_12             |              | INVD0BWP40                      | 0.062 | 0.001 |   0.130 |   -0.144 | 
     | test_pe/test_pe_comp/FE_OFC169_op_a_12             | I v -> ZN ^  | INVD0BWP40                      | 0.095 | 0.072 |   0.202 |   -0.072 | 
     | test_pe/test_pe_comp/U133                          |              | OAI22D3BWP40                    | 0.095 | 0.000 |   0.202 |   -0.072 | 
     | test_pe/test_pe_comp/U133                          | A2 ^ -> ZN v | OAI22D3BWP40                    | 0.026 | 0.028 |   0.229 |   -0.045 | 
     | test_pe/FE_OFC5_comp_res_12                        |              | CKND2BWP40                      | 0.026 | 0.000 |   0.229 |   -0.045 | 
     | test_pe/FE_OFC5_comp_res_12                        | I v -> ZN ^  | CKND2BWP40                      | 0.017 | 0.016 |   0.245 |   -0.029 | 
     | test_pe/U202                                       |              | OAI22D0BWP40                    | 0.017 | 0.000 |   0.245 |   -0.029 | 
     | test_pe/U202                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.028 | 0.020 |   0.266 |   -0.008 | 
     | test_pe/test_opt_reg_file/U21                      |              | AO22D0BWP40                     | 0.028 | 0.000 |   0.266 |   -0.008 | 
     | test_pe/test_opt_reg_file/U21                      | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.040 |   0.306 |    0.032 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.306 |    0.032 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.145 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.147 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.206 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.211 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.211 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.293 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.294 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_9_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.031
  Arrival Time                  0.306
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.412 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.411 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.374 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.098 |   -0.373 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.001 |  -0.098 |   -0.373 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.052 | 0.052 |  -0.046 |   -0.321 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_9_          |              | DFCNQD1BWP40                    | 0.052 | 0.000 |  -0.046 |   -0.321 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_9_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.030 | 0.110 |   0.064 |   -0.210 | 
     | test_pe/test_opt_reg_a/U21                         |              | AO22D1BWP40                     | 0.030 | 0.000 |   0.064 |   -0.210 | 
     | test_pe/test_opt_reg_a/U21                         | B2 v -> Z v  | AO22D1BWP40                     | 0.068 | 0.082 |   0.147 |   -0.128 | 
     | test_pe/test_pe_comp/U120                          |              | CKND1BWP40                      | 0.068 | 0.001 |   0.148 |   -0.127 | 
     | test_pe/test_pe_comp/U120                          | I v -> ZN ^  | CKND1BWP40                      | 0.041 | 0.037 |   0.185 |   -0.090 | 
     | test_pe/test_pe_comp/U163                          |              | OAI22D1BWP40                    | 0.041 | 0.000 |   0.185 |   -0.090 | 
     | test_pe/test_pe_comp/U163                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.029 | 0.025 |   0.210 |   -0.065 | 
     | test_pe/FE_OFC73_comp_res_9                        |              | INVD1BWP40                      | 0.029 | 0.000 |   0.210 |   -0.065 | 
     | test_pe/FE_OFC73_comp_res_9                        | I v -> ZN ^  | INVD1BWP40                      | 0.032 | 0.027 |   0.237 |   -0.038 | 
     | test_pe/U196                                       |              | OAI22D0BWP40                    | 0.032 | 0.000 |   0.237 |   -0.038 | 
     | test_pe/U196                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.037 | 0.026 |   0.262 |   -0.012 | 
     | test_pe/test_opt_reg_file/U18                      |              | AO22D0BWP40                     | 0.037 | 0.000 |   0.262 |   -0.012 | 
     | test_pe/test_opt_reg_file/U18                      | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.044 |   0.306 |    0.031 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.306 |    0.031 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.146 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.147 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.206 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.212 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.212 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.294 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.295 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_0_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.054
  Arrival Time                  0.329
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.412 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.411 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.374 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.369 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.369 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.315 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.314 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.206 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.206 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.112 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.111 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.046 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.045 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     |              | CKBD6BWP40                      | 0.026 | 0.001 |   0.230 |   -0.045 | 
     | sb_wide/FE_OFC24_pe_out_res_14                     | I v -> Z v   | CKBD6BWP40                      | 0.030 | 0.039 |   0.269 |   -0.006 | 
     | sb_wide/U117                                       |              | AOI22D1BWP40                    | 0.033 | 0.007 |   0.276 |    0.002 | 
     | sb_wide/U117                                       | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.024 | 0.023 |   0.299 |    0.024 | 
     | sb_wide/U118                                       |              | ND2D1BWP40                      | 0.024 | 0.000 |   0.299 |    0.024 | 
     | sb_wide/U118                                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.029 |   0.329 |    0.054 | 
     | sb_wide/out_0_4_id1_reg_14_                        |              | DFQD0BWP40                      | 0.038 | 0.000 |   0.329 |    0.054 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.146 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.147 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.213 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.009 |  -0.052 |    0.223 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.082 |   0.030 |    0.305 | 
     | sb_wide/out_0_4_id1_reg_14_            |             | DFQD0BWP40   | 0.071 | 0.001 |   0.030 |    0.305 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_13_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.038
  Arrival Time                  0.313
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.413 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.412 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.375 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.370 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.370 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.316 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.315 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.107 |   0.068 |   -0.208 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40                     | 0.028 | 0.000 |   0.068 |   -0.208 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.092 |   0.160 |   -0.116 | 
     | test_pe/U11                                        |              | IAO22D4BWP40                    | 0.084 | 0.000 |   0.160 |   -0.116 | 
     | test_pe/U11                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.042 | 0.073 |   0.233 |   -0.042 | 
     | test_pe                                            | res[13] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.238 |   -0.038 | 
     | sb_wide/U752                                       |              | AOI22D0BWP40                    | 0.043 | 0.004 |   0.238 |   -0.038 | 
     | sb_wide/U752                                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.027 |   0.265 |   -0.011 | 
     | sb_wide/U951                                       |              | ND2D0BWP40                      | 0.026 | 0.000 |   0.265 |   -0.011 | 
     | sb_wide/U951                                       | A1 ^ -> ZN v | ND2D0BWP40                      | 0.071 | 0.049 |   0.313 |    0.038 | 
     | sb_wide/out_1_1_id1_reg_13_                        |              | DFQD0BWP40                      | 0.071 | 0.000 |   0.313 |    0.038 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.147 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.214 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.004 |  -0.058 |    0.218 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.067 | 0.080 |   0.022 |    0.298 | 
     | sb_wide/out_1_1_id1_reg_13_            |             | DFQD0BWP40   | 0.067 | 0.000 |   0.022 |    0.298 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_15_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.066
  Arrival Time                  0.343
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.414 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.412 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.376 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.370 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.370 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.316 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.316 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.026 | 0.108 |   0.068 |   -0.208 | 
     | test_pe/test_opt_reg_file/U36                      |              | AO22D1BWP40                     | 0.026 | 0.000 |   0.068 |   -0.208 | 
     | test_pe/test_opt_reg_file/U36                      | B2 v -> Z v  | AO22D1BWP40                     | 0.103 | 0.101 |   0.169 |   -0.107 | 
     | test_pe/U9                                         |              | MAOI22D4BWP40                   | 0.103 | 0.001 |   0.170 |   -0.106 | 
     | test_pe/U9                                         | B2 v -> ZN v | MAOI22D4BWP40                   | 0.029 | 0.070 |   0.240 |   -0.036 | 
     | test_pe                                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.242 |   -0.035 | 
     | sb_wide/FE_OFC174_pe_out_res_15                    |              | BUFFD2BWP40                     | 0.029 | 0.001 |   0.242 |   -0.035 | 
     | sb_wide/FE_OFC174_pe_out_res_15                    | I v -> Z v   | BUFFD2BWP40                     | 0.036 | 0.043 |   0.285 |    0.009 | 
     | sb_wide/U1615                                      |              | AOI22D0BWP40                    | 0.036 | 0.001 |   0.286 |    0.010 | 
     | sb_wide/U1615                                      | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.029 |   0.315 |    0.039 | 
     | sb_wide/U1617                                      |              | ND2D1BWP40                      | 0.035 | 0.000 |   0.315 |    0.039 | 
     | sb_wide/U1617                                      | A1 ^ -> ZN v | ND2D1BWP40                      | 0.031 | 0.028 |   0.343 |    0.066 | 
     | sb_wide/out_2_1_id1_reg_15_                        |              | DFQD0BWP40                      | 0.031 | 0.000 |   0.343 |    0.066 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.149 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.215 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.066 | 0.002 |  -0.059 |    0.217 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.033 |    0.310 | 
     | sb_wide/out_2_1_id1_reg_15_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.310 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.032
  Arrival Time                  0.310
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.415 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.414 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.377 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.372 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.372 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.330 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.330 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.021 | 0.088 |   0.036 |   -0.241 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.021 | 0.000 |   0.036 |   -0.241 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.018 | 0.017 |   0.054 |   -0.224 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0               |              | OR2D1BWP40                      | 0.018 | 0.000 |   0.054 |   -0.224 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0               | A2 v -> Z v  | OR2D1BWP40                      | 0.022 | 0.046 |   0.100 |   -0.178 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0               |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.100 |   -0.178 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0               | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.037 |   0.137 |   -0.141 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.138 |   -0.140 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.105 | 0.090 |   0.228 |   -0.050 | 
     | test_pe/U188                                    |              | OAI22D0BWP40                    | 0.105 | 0.000 |   0.228 |   -0.049 | 
     | test_pe/U188                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.034 | 0.041 |   0.269 |   -0.009 | 
     | test_pe/test_opt_reg_file/U15                   |              | AO22D0BWP40                     | 0.034 | 0.000 |   0.269 |   -0.009 | 
     | test_pe/test_opt_reg_file/U15                   | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.041 |   0.310 |    0.032 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.310 |    0.032 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.149 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.150 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.209 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.215 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.215 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.297 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.298 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.032
  Arrival Time                  0.310
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.416 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.414 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.378 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.373 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.373 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.330 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.330 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.021 | 0.088 |   0.036 |   -0.242 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.021 | 0.000 |   0.036 |   -0.242 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.018 | 0.017 |   0.054 |   -0.225 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0                |              | OR2D1BWP40                      | 0.018 | 0.000 |   0.054 |   -0.225 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.022 | 0.046 |   0.100 |   -0.179 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0                |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.100 |   -0.179 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.037 |   0.137 |   -0.142 | 
     | test_pe/U176                                     |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.138 |   -0.141 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.105 | 0.090 |   0.228 |   -0.050 | 
     | test_pe/U198                                     |              | OAI22D0BWP40                    | 0.105 | 0.000 |   0.228 |   -0.050 | 
     | test_pe/U198                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.031 | 0.042 |   0.271 |   -0.008 | 
     | test_pe/test_opt_reg_file/U19                    |              | AO22D0BWP40                     | 0.031 | 0.000 |   0.271 |   -0.008 | 
     | test_pe/test_opt_reg_file/U19                    | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.040 |   0.310 |    0.032 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.310 |    0.032 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.150 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.151 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.210 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.215 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.215 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.298 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.298 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.047
  Arrival Time                  0.326
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.417 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.416 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.379 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.374 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.374 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.320 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.319 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.211 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.211 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.117 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.116 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.051 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.049 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    |              | CKBD3BWP40                      | 0.026 | 0.001 |   0.230 |   -0.049 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    | I v -> Z v   | CKBD3BWP40                      | 0.028 | 0.044 |   0.275 |   -0.005 | 
     | sb_wide/U1396                                      |              | AOI22D1BWP40                    | 0.028 | 0.001 |   0.275 |   -0.004 | 
     | sb_wide/U1396                                      | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.028 | 0.024 |   0.299 |    0.020 | 
     | sb_wide/U1398                                      |              | ND2D1BWP40                      | 0.028 | 0.000 |   0.299 |    0.020 | 
     | sb_wide/U1398                                      | A1 ^ -> ZN v | ND2D1BWP40                      | 0.031 | 0.027 |   0.326 |    0.047 | 
     | sb_wide/out_1_1_id1_reg_14_                        |              | DFQD0BWP40                      | 0.031 | 0.000 |   0.326 |    0.047 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.151 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.152 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.218 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.004 |  -0.058 |    0.222 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.067 | 0.080 |   0.022 |    0.302 | 
     | sb_wide/out_1_1_id1_reg_14_            |             | DFQD0BWP40   | 0.067 | 0.000 |   0.022 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_15_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.341
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.417 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.416 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.379 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.374 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.374 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.320 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.319 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.026 | 0.108 |   0.068 |   -0.211 | 
     | test_pe/test_opt_reg_file/U36                      |              | AO22D1BWP40                     | 0.026 | 0.000 |   0.068 |   -0.211 | 
     | test_pe/test_opt_reg_file/U36                      | B2 v -> Z v  | AO22D1BWP40                     | 0.103 | 0.101 |   0.169 |   -0.111 | 
     | test_pe/U9                                         |              | MAOI22D4BWP40                   | 0.103 | 0.001 |   0.170 |   -0.110 | 
     | test_pe/U9                                         | B2 v -> ZN v | MAOI22D4BWP40                   | 0.029 | 0.070 |   0.240 |   -0.040 | 
     | test_pe                                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.241 |   -0.038 | 
     | sb_wide/FE_OFC23_pe_out_res_15                     |              | BUFFD3BWP40                     | 0.029 | 0.001 |   0.241 |   -0.038 | 
     | sb_wide/FE_OFC23_pe_out_res_15                     | I v -> Z v   | BUFFD3BWP40                     | 0.043 | 0.051 |   0.292 |    0.012 | 
     | sb_wide/U704                                       |              | AOI22D1BWP40                    | 0.043 | 0.001 |   0.293 |    0.014 | 
     | sb_wide/U704                                       | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.023 | 0.025 |   0.318 |    0.038 | 
     | sb_wide/U957                                       |              | ND2D1BWP40                      | 0.023 | 0.000 |   0.318 |    0.038 | 
     | sb_wide/U957                                       | A1 ^ -> ZN v | ND2D1BWP40                      | 0.027 | 0.023 |   0.341 |    0.062 | 
     | sb_wide/out_1_2_id1_reg_15_                        |              | DFQD0BWP40                      | 0.027 | 0.000 |   0.341 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.151 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.152 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.218 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |    0.225 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.087 |   0.032 |    0.312 | 
     | sb_wide/out_1_2_id1_reg_15_            |             | DFQD0BWP40   | 0.079 | 0.001 |   0.033 |    0.313 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.032
  Arrival Time                  0.312
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.417 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.416 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.379 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.374 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.374 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.332 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.332 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.021 | 0.088 |   0.036 |   -0.244 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.021 | 0.000 |   0.036 |   -0.244 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.018 | 0.017 |   0.054 |   -0.226 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0               |              | OR2D1BWP40                      | 0.018 | 0.000 |   0.054 |   -0.226 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0               | A2 v -> Z v  | OR2D1BWP40                      | 0.022 | 0.046 |   0.100 |   -0.180 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0               |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.100 |   -0.180 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0               | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.037 |   0.137 |   -0.143 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.138 |   -0.142 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.105 | 0.090 |   0.228 |   -0.052 | 
     | test_pe/U182                                    |              | OAI22D0BWP40                    | 0.105 | 0.000 |   0.228 |   -0.051 | 
     | test_pe/U182                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.031 | 0.042 |   0.271 |   -0.009 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40                     | 0.031 | 0.000 |   0.271 |   -0.009 | 
     | test_pe/test_opt_reg_file/U11                   | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.041 |   0.312 |    0.032 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.312 |    0.032 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.151 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.153 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.211 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.217 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.217 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.299 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_2_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.032
  Arrival Time                  0.311
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.417 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.416 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.379 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.098 |   -0.378 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.001 |  -0.098 |   -0.378 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.052 | 0.052 |  -0.046 |   -0.326 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          |              | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.046 |   -0.326 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.022 | 0.105 |   0.059 |   -0.221 | 
     | test_pe/test_opt_reg_a/U35                         |              | AO22D2BWP40                     | 0.022 | 0.000 |   0.059 |   -0.221 | 
     | test_pe/test_opt_reg_a/U35                         | B2 v -> Z v  | AO22D2BWP40                     | 0.043 | 0.065 |   0.124 |   -0.156 | 
     | test_pe/test_pe_comp/FE_OFC61_op_a_2               |              | CKND3BWP40                      | 0.043 | 0.002 |   0.126 |   -0.154 | 
     | test_pe/test_pe_comp/FE_OFC61_op_a_2               | I v -> ZN ^  | CKND3BWP40                      | 0.055 | 0.044 |   0.170 |   -0.110 | 
     | test_pe/test_pe_comp/FE_RC_8_0                     |              | OAI22D1BWP40                    | 0.055 | 0.000 |   0.171 |   -0.109 | 
     | test_pe/test_pe_comp/FE_RC_8_0                     | B2 ^ -> ZN v | OAI22D1BWP40                    | 0.038 | 0.038 |   0.209 |   -0.071 | 
     | test_pe/FE_OFC133_comp_res_2                       |              | INVD1BWP40                      | 0.038 | 0.000 |   0.209 |   -0.071 | 
     | test_pe/FE_OFC133_comp_res_2                       | I v -> ZN ^  | INVD1BWP40                      | 0.034 | 0.030 |   0.239 |   -0.041 | 
     | test_pe/U190                                       |              | OAI22D0BWP40                    | 0.034 | 0.000 |   0.239 |   -0.041 | 
     | test_pe/U190                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.038 | 0.029 |   0.268 |   -0.012 | 
     | test_pe/test_opt_reg_file/U12                      |              | AO22D0BWP40                     | 0.038 | 0.000 |   0.268 |   -0.012 | 
     | test_pe/test_opt_reg_file/U12                      | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.044 |   0.311 |    0.032 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.311 |    0.032 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.151 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.153 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.211 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.217 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.217 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.299 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_0_0_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_14_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.054
  Arrival Time                  0.335
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.419 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.417 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.381 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.375 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.375 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.321 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.321 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.108 |   0.069 |   -0.212 | 
     | test_pe/test_opt_reg_file/U35                      |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.069 |   -0.212 | 
     | test_pe/test_opt_reg_file/U35                      | B2 v -> Z v  | AO22D1BWP40                     | 0.085 | 0.094 |   0.163 |   -0.118 | 
     | test_pe/U94                                        |              | IAO22D4BWP40                    | 0.085 | 0.001 |   0.164 |   -0.117 | 
     | test_pe/U94                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.026 | 0.065 |   0.229 |   -0.052 | 
     | test_pe                                            | res[14] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.230 |   -0.051 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    |              | CKBD3BWP40                      | 0.026 | 0.001 |   0.230 |   -0.051 | 
     | sb_wide/FE_OFC173_pe_out_res_14                    | I v -> Z v   | CKBD3BWP40                      | 0.028 | 0.044 |   0.275 |   -0.007 | 
     | sb_wide/U278                                       |              | AOI22D1BWP40                    | 0.028 | 0.001 |   0.276 |   -0.005 | 
     | sb_wide/U278                                       | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.035 | 0.029 |   0.305 |    0.023 | 
     | sb_wide/U279                                       |              | CKND2D2BWP40                    | 0.035 | 0.000 |   0.305 |    0.023 | 
     | sb_wide/U279                                       | A2 ^ -> ZN v | CKND2D2BWP40                    | 0.031 | 0.030 |   0.335 |    0.053 | 
     | sb_wide/out_0_0_id1_reg_14_                        |              | DFQD0BWP40                      | 0.031 | 0.000 |   0.335 |    0.054 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.153 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.154 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.220 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.054 |    0.227 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.071 | 0.082 |   0.028 |    0.309 | 
     | sb_wide/out_0_0_id1_reg_14_            |             | DFQD0BWP40   | 0.071 | 0.000 |   0.028 |    0.309 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.031
  Arrival Time                  0.314
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.420 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.418 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.381 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.376 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.376 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.334 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.334 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.021 | 0.088 |   0.036 |   -0.246 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.021 | 0.000 |   0.036 |   -0.246 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.018 | 0.017 |   0.054 |   -0.229 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0               |              | OR2D1BWP40                      | 0.018 | 0.000 |   0.054 |   -0.229 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0               | A2 v -> Z v  | OR2D1BWP40                      | 0.022 | 0.046 |   0.100 |   -0.182 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0               |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.100 |   -0.182 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0               | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.037 |   0.137 |   -0.146 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.138 |   -0.144 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.105 | 0.090 |   0.228 |   -0.054 | 
     | test_pe/U194                                    |              | OAI22D0BWP40                    | 0.105 | 0.000 |   0.229 |   -0.054 | 
     | test_pe/U194                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.030 | 0.043 |   0.271 |   -0.011 | 
     | test_pe/test_opt_reg_file/U17                   |              | AO22D0BWP40                     | 0.030 | 0.000 |   0.271 |   -0.011 | 
     | test_pe/test_opt_reg_file/U17                   | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.042 |   0.314 |    0.031 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.314 |    0.031 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.153 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.155 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.214 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.219 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.219 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.301 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.302 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_2_0_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_15_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.344
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.420 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.418 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.381 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.376 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.376 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.322 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.321 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.026 | 0.108 |   0.068 |   -0.214 | 
     | test_pe/test_opt_reg_file/U36                      |              | AO22D1BWP40                     | 0.026 | 0.000 |   0.068 |   -0.214 | 
     | test_pe/test_opt_reg_file/U36                      | B2 v -> Z v  | AO22D1BWP40                     | 0.103 | 0.101 |   0.169 |   -0.113 | 
     | test_pe/U9                                         |              | MAOI22D4BWP40                   | 0.103 | 0.001 |   0.170 |   -0.112 | 
     | test_pe/U9                                         | B2 v -> ZN v | MAOI22D4BWP40                   | 0.029 | 0.070 |   0.240 |   -0.042 | 
     | test_pe                                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.242 |   -0.040 | 
     | sb_wide/FE_OFC174_pe_out_res_15                    |              | BUFFD2BWP40                     | 0.029 | 0.001 |   0.242 |   -0.040 | 
     | sb_wide/FE_OFC174_pe_out_res_15                    | I v -> Z v   | BUFFD2BWP40                     | 0.036 | 0.043 |   0.285 |    0.003 | 
     | sb_wide/U1624                                      |              | AOI22D0BWP40                    | 0.036 | 0.001 |   0.286 |    0.004 | 
     | sb_wide/U1624                                      | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.036 | 0.031 |   0.317 |    0.035 | 
     | sb_wide/U1626                                      |              | ND2D1BWP40                      | 0.036 | 0.000 |   0.317 |    0.035 | 
     | sb_wide/U1626                                      | A1 ^ -> ZN v | ND2D1BWP40                      | 0.027 | 0.026 |   0.344 |    0.062 | 
     | sb_wide/out_2_0_id1_reg_15_                        |              | DFQD0BWP40                      | 0.027 | 0.000 |   0.344 |    0.062 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.153 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.155 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.221 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD2BWP40 | 0.066 | 0.003 |  -0.059 |    0.223 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.094 | 0.088 |   0.029 |    0.311 | 
     | sb_wide/out_2_0_id1_reg_15_            |             | DFQD0BWP40   | 0.094 | 0.000 |   0.029 |    0.312 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.031
  Arrival Time                  0.315
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.421 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.420 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.383 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.098 |   -0.382 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.001 |  -0.098 |   -0.382 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.052 | 0.052 |  -0.046 |   -0.330 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          |              | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.046 |   -0.330 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.105 |   0.059 |   -0.224 | 
     | test_pe/test_opt_reg_a/U26                         |              | AO22D1BWP40                     | 0.023 | 0.000 |   0.059 |   -0.224 | 
     | test_pe/test_opt_reg_a/U26                         | B2 v -> Z v  | AO22D1BWP40                     | 0.067 | 0.079 |   0.138 |   -0.146 | 
     | test_pe/test_pe_comp/U114                          |              | CKND1BWP40                      | 0.067 | 0.001 |   0.139 |   -0.144 | 
     | test_pe/test_pe_comp/U114                          | I v -> ZN ^  | CKND1BWP40                      | 0.037 | 0.033 |   0.173 |   -0.111 | 
     | test_pe/test_pe_comp/U208                          |              | OAI22D0BWP40                    | 0.037 | 0.000 |   0.173 |   -0.111 | 
     | test_pe/test_pe_comp/U208                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.055 | 0.038 |   0.210 |   -0.073 | 
     | test_pe/FE_OFC89_comp_res_4                        |              | INVD1BWP40                      | 0.055 | 0.000 |   0.210 |   -0.073 | 
     | test_pe/FE_OFC89_comp_res_4                        | I v -> ZN ^  | INVD1BWP40                      | 0.036 | 0.033 |   0.243 |   -0.040 | 
     | test_pe/U186                                       |              | OAI22D0BWP40                    | 0.036 | 0.000 |   0.243 |   -0.040 | 
     | test_pe/U186                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.035 | 0.028 |   0.271 |   -0.013 | 
     | test_pe/test_opt_reg_file/U14                      |              | AO22D0BWP40                     | 0.035 | 0.000 |   0.271 |   -0.013 | 
     | test_pe/test_opt_reg_file/U14                      | A2 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.044 |   0.315 |    0.031 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.315 |    0.031 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.155 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.156 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.215 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.220 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.220 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.303 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.303 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.032
  Arrival Time                  0.316
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.422 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.420 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.384 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.379 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.379 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.336 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.336 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.021 | 0.088 |   0.036 |   -0.248 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.021 | 0.000 |   0.036 |   -0.248 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.018 | 0.017 |   0.054 |   -0.231 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0               |              | OR2D1BWP40                      | 0.018 | 0.000 |   0.054 |   -0.231 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0               | A2 v -> Z v  | OR2D1BWP40                      | 0.022 | 0.046 |   0.100 |   -0.185 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0               |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.100 |   -0.185 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0               | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.037 |   0.137 |   -0.148 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.138 |   -0.147 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.105 | 0.090 |   0.228 |   -0.056 | 
     | test_pe/U184                                    |              | OAI22D0BWP40                    | 0.105 | 0.000 |   0.228 |   -0.056 | 
     | test_pe/U184                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.034 | 0.046 |   0.275 |   -0.010 | 
     | test_pe/test_opt_reg_file/U13                   |              | AO22D0BWP40                     | 0.034 | 0.000 |   0.275 |   -0.010 | 
     | test_pe/test_opt_reg_file/U13                   | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.042 |   0.316 |    0.032 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.316 |    0.032 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.156 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.157 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.216 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.221 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.221 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.304 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.304 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_1_2_id1_reg_13_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_13_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.063
  Arrival Time                  0.347
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.422 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.420 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.384 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.378 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.378 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.324 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.324 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.107 |   0.068 |   -0.217 | 
     | test_pe/test_opt_reg_file/U34                      |              | AO22D1BWP40                     | 0.028 | 0.000 |   0.068 |   -0.216 | 
     | test_pe/test_opt_reg_file/U34                      | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.092 |   0.160 |   -0.125 | 
     | test_pe/U11                                        |              | IAO22D4BWP40                    | 0.084 | 0.000 |   0.160 |   -0.124 | 
     | test_pe/U11                                        | A2 v -> ZN v | IAO22D4BWP40                    | 0.042 | 0.073 |   0.233 |   -0.051 | 
     | test_pe                                            | res[13] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.237 |   -0.047 | 
     | sb_wide/FE_OFC25_pe_out_res_13                     |              | BUFFD3BWP40                     | 0.043 | 0.004 |   0.237 |   -0.047 | 
     | sb_wide/FE_OFC25_pe_out_res_13                     | I v -> Z v   | BUFFD3BWP40                     | 0.042 | 0.055 |   0.292 |    0.008 | 
     | sb_wide/U698                                       |              | AOI22D0BWP40                    | 0.043 | 0.001 |   0.293 |    0.009 | 
     | sb_wide/U698                                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.033 | 0.031 |   0.324 |    0.040 | 
     | sb_wide/U987                                       |              | ND2D1BWP40                      | 0.033 | 0.000 |   0.324 |    0.040 | 
     | sb_wide/U987                                       | A1 ^ -> ZN v | ND2D1BWP40                      | 0.024 | 0.023 |   0.347 |    0.063 | 
     | sb_wide/out_1_2_id1_reg_13_                        |              | DFQD0BWP40                      | 0.024 | 0.000 |   0.347 |    0.063 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.156 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.157 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.223 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.055 |    0.230 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.087 |   0.032 |    0.317 | 
     | sb_wide/out_1_2_id1_reg_13_            |             | DFQD0BWP40   | 0.079 | 0.001 |   0.033 |    0.317 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_1_0_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_15_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.058
  Arrival Time                  0.344
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.423 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.422 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.385 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.380 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.380 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.326 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.325 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.026 | 0.108 |   0.068 |   -0.217 | 
     | test_pe/test_opt_reg_file/U36                      |              | AO22D1BWP40                     | 0.026 | 0.000 |   0.068 |   -0.217 | 
     | test_pe/test_opt_reg_file/U36                      | B2 v -> Z v  | AO22D1BWP40                     | 0.103 | 0.101 |   0.169 |   -0.117 | 
     | test_pe/U9                                         |              | MAOI22D4BWP40                   | 0.103 | 0.001 |   0.170 |   -0.116 | 
     | test_pe/U9                                         | B2 v -> ZN v | MAOI22D4BWP40                   | 0.029 | 0.070 |   0.240 |   -0.046 | 
     | test_pe                                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.242 |   -0.044 | 
     | sb_wide/FE_OFC174_pe_out_res_15                    |              | BUFFD2BWP40                     | 0.029 | 0.001 |   0.242 |   -0.044 | 
     | sb_wide/FE_OFC174_pe_out_res_15                    | I v -> Z v   | BUFFD2BWP40                     | 0.036 | 0.043 |   0.285 |   -0.001 | 
     | sb_wide/U812                                       |              | AOI22D1BWP40                    | 0.036 | 0.001 |   0.287 |    0.001 | 
     | sb_wide/U812                                       | A1 v -> ZN ^ | AOI22D1BWP40                    | 0.024 | 0.024 |   0.310 |    0.024 | 
     | sb_wide/U919                                       |              | ND2D1BWP40                      | 0.024 | 0.000 |   0.310 |    0.024 | 
     | sb_wide/U919                                       | A1 ^ -> ZN v | ND2D1BWP40                      | 0.056 | 0.033 |   0.344 |    0.058 | 
     | sb_wide/out_1_0_id1_reg_15_                        |              | DFQD0BWP40                      | 0.056 | 0.000 |   0.344 |    0.058 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.157 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.158 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.224 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.005 |  -0.056 |    0.229 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.089 |   0.033 |    0.319 | 
     | sb_wide/out_1_0_id1_reg_15_            |             | DFQD0BWP40   | 0.096 | 0.000 |   0.033 |    0.319 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_2_1_id1_reg_12_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_12_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.061
  Arrival Time                  0.347
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.424 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.422 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.386 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.380 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.380 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.326 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.326 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.033 | 0.110 |   0.071 |   -0.215 | 
     | test_pe/test_opt_reg_file/U33                      |              | AO22D1BWP40                     | 0.033 | 0.000 |   0.071 |   -0.215 | 
     | test_pe/test_opt_reg_file/U33                      | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.092 |   0.163 |   -0.123 | 
     | test_pe/U13                                        |              | IAO22D2BWP40                    | 0.084 | 0.001 |   0.164 |   -0.123 | 
     | test_pe/U13                                        | A2 v -> ZN v | IAO22D2BWP40                    | 0.027 | 0.061 |   0.225 |   -0.061 | 
     | test_pe/FE_OFC26_pe_out_res_12                     |              | BUFFD2BWP40                     | 0.027 | 0.000 |   0.225 |   -0.061 | 
     | test_pe/FE_OFC26_pe_out_res_12                     | I v -> Z v   | BUFFD2BWP40                     | 0.052 | 0.053 |   0.278 |   -0.008 | 
     | test_pe                                            | res[12] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.280 |   -0.006 | 
     | sb_wide/U1579                                      |              | AOI22D0BWP40                    | 0.052 | 0.002 |   0.280 |   -0.006 | 
     | sb_wide/U1579                                      | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.029 |   0.310 |    0.023 | 
     | sb_wide/U1581                                      |              | ND2D0BWP40                      | 0.029 | 0.000 |   0.310 |    0.023 | 
     | sb_wide/U1581                                      | A1 ^ -> ZN v | ND2D0BWP40                      | 0.050 | 0.038 |   0.347 |    0.061 | 
     | sb_wide/out_2_1_id1_reg_12_                        |              | DFQD0BWP40                      | 0.050 | 0.000 |   0.347 |    0.061 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.158 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.159 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.225 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD2BWP40 | 0.066 | 0.002 |  -0.059 |    0.227 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.033 |    0.320 | 
     | sb_wide/out_2_1_id1_reg_12_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.320 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.031
  Arrival Time                  0.318
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.425 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.423 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.387 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.382 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.382 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.339 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.339 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.021 | 0.088 |   0.036 |   -0.251 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.021 | 0.000 |   0.036 |   -0.251 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.018 | 0.017 |   0.054 |   -0.234 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0                |              | OR2D1BWP40                      | 0.018 | 0.000 |   0.054 |   -0.234 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.022 | 0.046 |   0.100 |   -0.188 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0                |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.100 |   -0.188 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.037 |   0.137 |   -0.151 | 
     | test_pe/U176                                     |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.138 |   -0.150 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.105 | 0.090 |   0.228 |   -0.059 | 
     | test_pe/U200                                     |              | OAI22D0BWP40                    | 0.105 | 0.000 |   0.229 |   -0.059 | 
     | test_pe/U200                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.033 | 0.046 |   0.275 |   -0.012 | 
     | test_pe/test_opt_reg_file/U20                    |              | AO22D0BWP40                     | 0.033 | 0.000 |   0.275 |   -0.012 | 
     | test_pe/test_opt_reg_file/U20                    | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.043 |   0.318 |    0.031 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.318 |    0.031 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.159 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.160 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.219 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.224 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.224 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.307 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.080 | 0.000 |   0.020 |    0.307 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.031
  Arrival Time                  0.321
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.427 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.425 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.389 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.383 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.035 | 0.005 |  -0.094 |   -0.383 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.048 | 0.042 |  -0.052 |   -0.341 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.048 | 0.000 |  -0.052 |   -0.341 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.021 | 0.088 |   0.036 |   -0.253 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.021 | 0.000 |   0.036 |   -0.253 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.018 | 0.017 |   0.054 |   -0.236 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0               |              | OR2D1BWP40                      | 0.018 | 0.000 |   0.054 |   -0.236 | 
     | test_pe/test_opt_reg_d/FE_RC_29_0               | A2 v -> Z v  | OR2D1BWP40                      | 0.022 | 0.046 |   0.100 |   -0.190 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0               |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.100 |   -0.189 | 
     | test_pe/test_opt_reg_d/FE_RC_28_0               | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.037 |   0.137 |   -0.153 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.138 |   -0.151 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.105 | 0.090 |   0.228 |   -0.061 | 
     | test_pe/U180                                    |              | OAI22D0BWP40                    | 0.105 | 0.000 |   0.228 |   -0.061 | 
     | test_pe/U180                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.037 | 0.048 |   0.276 |   -0.013 | 
     | test_pe/test_opt_reg_file/U10                   |              | AO22D0BWP40                     | 0.037 | 0.000 |   0.277 |   -0.013 | 
     | test_pe/test_opt_reg_file/U10                   | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.044 |   0.321 |    0.031 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.321 |    0.031 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.129 |    0.161 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.059 | 0.001 |  -0.127 |    0.162 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.059 |  -0.068 |    0.221 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.063 |    0.226 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.049 | 0.005 |  -0.063 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.080 | 0.082 |   0.019 |    0.308 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.080 | 0.001 |   0.020 |    0.309 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_3_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_10_/D                      (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/Q (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.047
  Arrival Time                  0.338
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.137
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.137 |   -0.428 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.136 |   -0.427 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.033 | 0.037 |  -0.099 |   -0.390 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.094 |   -0.385 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |              | CKLNQD3BWP40                    | 0.035 | 0.005 |  -0.094 |   -0.385 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.054 | 0.054 |  -0.040 |   -0.331 | 
     | _0_/latch                                          |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |              | DFCNQD1BWP40                    | 0.054 | 0.001 |  -0.039 |   -0.330 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.031 | 0.111 |   0.072 |   -0.219 | 
     | test_pe/test_opt_reg_file/U31                      |              | AO22D1BWP40                     | 0.031 | 0.000 |   0.072 |   -0.219 | 
     | test_pe/test_opt_reg_file/U31                      | B2 v -> Z v  | AO22D1BWP40                     | 0.099 | 0.097 |   0.169 |   -0.122 | 
     | test_pe/U27                                        |              | IAO22D2BWP40                    | 0.099 | 0.001 |   0.170 |   -0.121 | 
     | test_pe/U27                                        | A2 v -> ZN v | IAO22D2BWP40                    | 0.059 | 0.087 |   0.257 |   -0.034 | 
     | test_pe                                            | res[10] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.260 |   -0.031 | 
     | sb_wide/U712                                       |              | AOI22D0BWP40                    | 0.059 | 0.003 |   0.260 |   -0.031 | 
     | sb_wide/U712                                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.027 | 0.029 |   0.289 |   -0.002 | 
     | sb_wide/U713                                       |              | ND2D0BWP40                      | 0.027 | 0.000 |   0.289 |   -0.002 | 
     | sb_wide/U713                                       | A2 ^ -> ZN v | ND2D0BWP40                      | 0.087 | 0.049 |   0.338 |    0.047 | 
     | sb_wide/out_3_1_id1_reg_10_                        |              | DFQD0BWP40                      | 0.087 | 0.000 |   0.338 |    0.047 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.059 |       |  -0.129 |    0.162 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.127 |    0.163 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.066 |  -0.062 |    0.229 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.067 | 0.007 |  -0.054 |    0.236 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.085 |   0.031 |    0.322 | 
     | sb_wide/out_3_1_id1_reg_10_            |             | DFQD0BWP40   | 0.077 | 0.001 |   0.031 |    0.322 | 
     +----------------------------------------------------------------------------------------------------------+ 

