strict digraph "" {
	node [label="\N"];
	"347:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf600d0>",
		fillcolor=firebrick,
		label="347:NS
s_cnt <= s_cnt + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf600d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_344:AL"	 [def_var="['s_cnt']",
		label="Leaf_344:AL"];
	"347:NS" -> "Leaf_344:AL"	 [cond="[]",
		lineno=None];
	"346:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df516550>",
		fillcolor=firebrick,
		label="346:NS
s_cnt <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df516550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"346:NS" -> "Leaf_344:AL"	 [cond="[]",
		lineno=None];
	"344:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79df5166d0>",
		clk_sens=True,
		fillcolor=gold,
		label="344:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rising_edge', 'clk_en_i', 'rst_i', 's_cnt', 'pwm_signal_i']"];
	"345:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79df5167d0>",
		fillcolor=turquoise,
		label="345:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"344:AL" -> "345:BL"	 [cond="[]",
		lineno=None];
	"346:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79df516810>",
		fillcolor=springgreen,
		label="346:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"346:IF" -> "346:NS"	 [cond="['rst_i', 'rising_edge']",
		label="(rst_i || rising_edge)",
		lineno=346];
	"347:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79df516890>",
		fillcolor=springgreen,
		label="347:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"346:IF" -> "347:IF"	 [cond="['rst_i', 'rising_edge']",
		label="!((rst_i || rising_edge))",
		lineno=346];
	"345:BL" -> "346:IF"	 [cond="[]",
		lineno=None];
	"347:IF" -> "347:NS"	 [cond="['clk_en_i', 'pwm_signal_i']",
		label="(clk_en_i && pwm_signal_i)",
		lineno=347];
}
