// Seed: 156168264
module module_0 (
    input logic id_0,
    output id_1,
    output id_2
);
  assign id_2[1'b0] = 1;
endmodule
