Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 10 22:15:38 2024
| Host         : LAPTOP-T7B654NQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1805)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (802)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1805)
---------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: gs1/clk_25/num_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: gs1/fs/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (802)
--------------------------------------------------
 There are 802 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.455   -23258.453                   8090                11637        0.097        0.000                      0                11637        4.500        0.000                       0                  3967  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -18.455   -23258.453                   8090                11535        0.097        0.000                      0                11535        4.500        0.000                       0                  3967  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.781        0.000                      0                  102        0.352        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         8090  Failing Endpoints,  Worst Slack      -18.455ns,  Total Violation   -23258.453ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.455ns  (required time - arrival time)
  Source:                 gs1/as4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/move_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.368ns  (logic 19.351ns (68.214%)  route 9.017ns (31.786%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=6 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  gs1/as4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  gs1/as4_reg[4]/Q
                         net (fo=3, routed)           0.545     6.151    gs1/as4_reg_n_0_[4]
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.275 r  gs1/nin5/O
                         net (fo=112, routed)         0.900     7.174    gs1/num[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.298 r  gs1/sum20_i_67/O
                         net (fo=1, routed)           0.000     7.298    gs1/sum20_i_67_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.696 r  gs1/sum20_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.696    gs1/sum20_i_48_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.030 r  gs1/sum20_i_39/O[1]
                         net (fo=2, routed)           0.367     8.397    gs1/hn7/C[5]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.700 r  gs1/sum20_i_46/O
                         net (fo=1, routed)           0.000     8.700    gs1/sum20_i_46_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.250 r  gs1/sum20_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.250    gs1/sum20_i_25_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.563 f  gs1/sum20_i_24/O[3]
                         net (fo=3, routed)           0.875    10.438    nn/hn7/p_0_in[11]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.306    10.744 r  sum20_i_20/O
                         net (fo=1, routed)           0.000    10.744    gs1/sum20_0[0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.235 r  gs1/sum20_i_13/CO[1]
                         net (fo=101, routed)         0.700    11.935    gs1/nn/on1/sum20_0[0]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.329    12.264 r  gs1/nn/on1/sum20_i_8/O
                         net (fo=3, routed)           1.030    13.294    gs1/nn/on3/g[4]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    17.330 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    17.332    gs1/nn/on3/sum10_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.045 r  gs1/nn/on3/sum1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.047    gs1/nn/on3/sum1_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.760 r  gs1/nn/on3/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.056    20.816    gs1/nn/on3/sum1__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.529 r  gs1/nn/on3/sum1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.531    gs1/nn/on3/sum1__1_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.244 r  gs1/nn/on3/sum1__2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.246    gs1/nn/on3/sum1__2_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.764 r  gs1/nn/on3/sum1__3/P[1]
                         net (fo=4, routed)           1.570    27.334    gs1/nn/on3/sum1__3_n_104
    SLICE_X13Y63         LUT4 (Prop_lut4_I2_O)        0.124    27.458 r  gs1/nn/on3/cur_level[3]_i_310/O
                         net (fo=1, routed)           0.000    27.458    gs1/nn/on3/cur_level[3]_i_310_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.990 r  gs1/nn/on3/cur_level_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    27.990    gs1/nn/on3/cur_level_reg[3]_i_217_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.104 r  gs1/nn/on3/cur_level_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.104    gs1/nn/on3/cur_level_reg[3]_i_101_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.218 r  gs1/nn/on3/cur_level_reg[3]_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    28.218    gs1/nn/on3/cur_level_reg[3]_i_49__1_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.489 f  gs1/nn/on3/cur_level_reg[3]_i_15__1/CO[0]
                         net (fo=355, routed)         0.808    29.297    gs1/nn/on3/sum1__3_0[0]
    SLICE_X13Y56         LUT6 (Prop_lut6_I1_O)        0.373    29.670 r  gs1/nn/on3/mkey_reg[3]_i_72/O
                         net (fo=1, routed)           0.463    30.133    gs1/nn/on3/mkey_reg[3]_i_72_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.640 r  gs1/nn/on3/mkey_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.640    gs1/nn/on3/mkey_reg[3]_i_41_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.754 r  gs1/nn/on3/mkey_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.754    gs1/nn/on3/mkey_reg[3]_i_14_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.868 r  gs1/nn/on3/mkey_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.868    gs1/nn/on3/mkey_reg[3]_i_5_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.139 r  gs1/nn/on3/mkey_reg[3]_i_2/CO[0]
                         net (fo=4, routed)           0.725    31.865    gs1/nn_n_74
    SLICE_X13Y62         LUT5 (Prop_lut5_I0_O)        0.373    32.238 r  gs1/mkey_reg[1]_i_1/O
                         net (fo=4, routed)           0.809    33.047    gs1/mkey_reg[1]_i_1_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.124    33.171 r  gs1/move[1]_i_5_replica/O
                         net (fo=1, routed)           0.161    33.332    gs1/move[1]_i_5_n_0_repN
    SLICE_X14Y62         LUT5 (Prop_lut5_I1_O)        0.124    33.456 r  gs1/move[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    33.456    gs1/move[0]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  gs1/move_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  gs1/move_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)        0.079    15.000    gs1/move_reg[0]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -33.456    
  -------------------------------------------------------------------
                         slack                                -18.455    

Slack (VIOLATED) :        -18.446ns  (required time - arrival time)
  Source:                 gs1/as4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/move_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.310ns  (logic 19.351ns (68.355%)  route 8.959ns (31.645%))
  Logic Levels:           29  (CARRY4=13 DSP48E1=6 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  gs1/as4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  gs1/as4_reg[4]/Q
                         net (fo=3, routed)           0.545     6.151    gs1/as4_reg_n_0_[4]
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.275 r  gs1/nin5/O
                         net (fo=112, routed)         0.900     7.174    gs1/num[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.298 r  gs1/sum20_i_67/O
                         net (fo=1, routed)           0.000     7.298    gs1/sum20_i_67_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.696 r  gs1/sum20_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.696    gs1/sum20_i_48_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.030 r  gs1/sum20_i_39/O[1]
                         net (fo=2, routed)           0.367     8.397    gs1/hn7/C[5]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.700 r  gs1/sum20_i_46/O
                         net (fo=1, routed)           0.000     8.700    gs1/sum20_i_46_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.250 r  gs1/sum20_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.250    gs1/sum20_i_25_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.563 f  gs1/sum20_i_24/O[3]
                         net (fo=3, routed)           0.875    10.438    nn/hn7/p_0_in[11]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.306    10.744 r  sum20_i_20/O
                         net (fo=1, routed)           0.000    10.744    gs1/sum20_0[0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.235 r  gs1/sum20_i_13/CO[1]
                         net (fo=101, routed)         0.700    11.935    gs1/nn/on1/sum20_0[0]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.329    12.264 r  gs1/nn/on1/sum20_i_8/O
                         net (fo=3, routed)           1.030    13.294    gs1/nn/on3/g[4]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    17.330 r  gs1/nn/on3/sum10/PCOUT[47]
                         net (fo=1, routed)           0.002    17.332    gs1/nn/on3/sum10_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.045 r  gs1/nn/on3/sum1/PCOUT[47]
                         net (fo=1, routed)           0.002    19.047    gs1/nn/on3/sum1_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.760 r  gs1/nn/on3/sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.056    20.816    gs1/nn/on3/sum1__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.529 r  gs1/nn/on3/sum1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.531    gs1/nn/on3/sum1__1_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.244 r  gs1/nn/on3/sum1__2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.246    gs1/nn/on3/sum1__2_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.764 r  gs1/nn/on3/sum1__3/P[1]
                         net (fo=4, routed)           1.570    27.334    gs1/nn/on3/sum1__3_n_104
    SLICE_X13Y63         LUT4 (Prop_lut4_I2_O)        0.124    27.458 r  gs1/nn/on3/cur_level[3]_i_310/O
                         net (fo=1, routed)           0.000    27.458    gs1/nn/on3/cur_level[3]_i_310_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.990 r  gs1/nn/on3/cur_level_reg[3]_i_217/CO[3]
                         net (fo=1, routed)           0.000    27.990    gs1/nn/on3/cur_level_reg[3]_i_217_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.104 r  gs1/nn/on3/cur_level_reg[3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    28.104    gs1/nn/on3/cur_level_reg[3]_i_101_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.218 r  gs1/nn/on3/cur_level_reg[3]_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    28.218    gs1/nn/on3/cur_level_reg[3]_i_49__1_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.489 f  gs1/nn/on3/cur_level_reg[3]_i_15__1/CO[0]
                         net (fo=355, routed)         0.808    29.297    gs1/nn/on3/sum1__3_0[0]
    SLICE_X13Y56         LUT6 (Prop_lut6_I1_O)        0.373    29.670 r  gs1/nn/on3/mkey_reg[3]_i_72/O
                         net (fo=1, routed)           0.463    30.133    gs1/nn/on3/mkey_reg[3]_i_72_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.640 r  gs1/nn/on3/mkey_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.640    gs1/nn/on3/mkey_reg[3]_i_41_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.754 r  gs1/nn/on3/mkey_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.754    gs1/nn/on3/mkey_reg[3]_i_14_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.868 r  gs1/nn/on3/mkey_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.868    gs1/nn/on3/mkey_reg[3]_i_5_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.139 r  gs1/nn/on3/mkey_reg[3]_i_2/CO[0]
                         net (fo=4, routed)           0.725    31.865    gs1/nn_n_74
    SLICE_X13Y62         LUT5 (Prop_lut5_I0_O)        0.373    32.238 r  gs1/mkey_reg[1]_i_1/O
                         net (fo=4, routed)           0.647    32.885    gs1/mkey_reg[1]_i_1_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.124    33.009 r  gs1/move[1]_i_5/O
                         net (fo=1, routed)           0.264    33.273    gs1/move[1]_i_5_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I3_O)        0.124    33.397 r  gs1/move[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    33.397    gs1/move[1]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  gs1/move_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.435    14.776    gs1/clk_IBUF_BUFG
    SLICE_X15Y63         FDRE                                         r  gs1/move_reg[1]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X15Y63         FDRE (Setup_fdre_C_D)        0.031    14.951    gs1/move_reg[1]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -33.397    
  -------------------------------------------------------------------
                         slack                                -18.446    

Slack (VIOLATED) :        -8.356ns  (required time - arrival time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[298].board_reg[298][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.777ns  (logic 0.456ns (2.565%)  route 17.321ns (97.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.629     5.150    OP_R2/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=3796, routed)       17.321    22.927    gs1/rst2
    SLICE_X52Y139        FDRE                                         r  gs1/genblk1[298].board_reg[298][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.610    14.951    gs1/clk_IBUF_BUFG
    SLICE_X52Y139        FDRE                                         r  gs1/genblk1[298].board_reg[298][6]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X52Y139        FDRE (Setup_fdre_C_R)       -0.524    14.572    gs1/genblk1[298].board_reg[298][6]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -22.927    
  -------------------------------------------------------------------
                         slack                                 -8.356    

Slack (VIOLATED) :        -8.356ns  (required time - arrival time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[298].board_reg[298][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.777ns  (logic 0.456ns (2.565%)  route 17.321ns (97.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.629     5.150    OP_R2/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=3796, routed)       17.321    22.927    gs1/rst2
    SLICE_X52Y139        FDRE                                         r  gs1/genblk1[298].board_reg[298][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.610    14.951    gs1/clk_IBUF_BUFG
    SLICE_X52Y139        FDRE                                         r  gs1/genblk1[298].board_reg[298][7]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X52Y139        FDRE (Setup_fdre_C_R)       -0.524    14.572    gs1/genblk1[298].board_reg[298][7]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -22.927    
  -------------------------------------------------------------------
                         slack                                 -8.356    

Slack (VIOLATED) :        -8.356ns  (required time - arrival time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[298].board_reg[298][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.777ns  (logic 0.456ns (2.565%)  route 17.321ns (97.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.629     5.150    OP_R2/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=3796, routed)       17.321    22.927    gs1/rst2
    SLICE_X52Y139        FDRE                                         r  gs1/genblk1[298].board_reg[298][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.610    14.951    gs1/clk_IBUF_BUFG
    SLICE_X52Y139        FDRE                                         r  gs1/genblk1[298].board_reg[298][8]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X52Y139        FDRE (Setup_fdre_C_R)       -0.524    14.572    gs1/genblk1[298].board_reg[298][8]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -22.927    
  -------------------------------------------------------------------
                         slack                                 -8.356    

Slack (VIOLATED) :        -8.244ns  (required time - arrival time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[309].board_reg[309][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.667ns  (logic 0.456ns (2.581%)  route 17.211ns (97.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.629     5.150    OP_R2/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=3796, routed)       17.211    22.818    gs1/rst2
    SLICE_X50Y144        FDRE                                         r  gs1/genblk1[309].board_reg[309][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.612    14.953    gs1/clk_IBUF_BUFG
    SLICE_X50Y144        FDRE                                         r  gs1/genblk1[309].board_reg[309][7]/C
                         clock pessimism              0.180    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X50Y144        FDRE (Setup_fdre_C_R)       -0.524    14.574    gs1/genblk1[309].board_reg[309][7]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -22.818    
  -------------------------------------------------------------------
                         slack                                 -8.244    

Slack (VIOLATED) :        -8.240ns  (required time - arrival time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[301].board_reg[301][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.662ns  (logic 0.456ns (2.582%)  route 17.206ns (97.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.629     5.150    OP_R2/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=3796, routed)       17.206    22.812    gs1/rst2
    SLICE_X50Y139        FDRE                                         r  gs1/genblk1[301].board_reg[301][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.610    14.951    gs1/clk_IBUF_BUFG
    SLICE_X50Y139        FDRE                                         r  gs1/genblk1[301].board_reg[301][6]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X50Y139        FDRE (Setup_fdre_C_R)       -0.524    14.572    gs1/genblk1[301].board_reg[301][6]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -22.812    
  -------------------------------------------------------------------
                         slack                                 -8.240    

Slack (VIOLATED) :        -8.215ns  (required time - arrival time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[303].board_reg[303][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.636ns  (logic 0.456ns (2.586%)  route 17.180ns (97.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.629     5.150    OP_R2/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=3796, routed)       17.180    22.787    gs1/rst2
    SLICE_X52Y140        FDRE                                         r  gs1/genblk1[303].board_reg[303][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.610    14.951    gs1/clk_IBUF_BUFG
    SLICE_X52Y140        FDRE                                         r  gs1/genblk1[303].board_reg[303][8]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X52Y140        FDRE (Setup_fdre_C_R)       -0.524    14.572    gs1/genblk1[303].board_reg[303][8]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -22.787    
  -------------------------------------------------------------------
                         slack                                 -8.215    

Slack (VIOLATED) :        -8.145ns  (required time - arrival time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[300].board_reg[300][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.662ns  (logic 0.456ns (2.582%)  route 17.206ns (97.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.629     5.150    OP_R2/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=3796, routed)       17.206    22.812    gs1/rst2
    SLICE_X51Y139        FDRE                                         r  gs1/genblk1[300].board_reg[300][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.610    14.951    gs1/clk_IBUF_BUFG
    SLICE_X51Y139        FDRE                                         r  gs1/genblk1[300].board_reg[300][6]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X51Y139        FDRE (Setup_fdre_C_R)       -0.429    14.667    gs1/genblk1[300].board_reg[300][6]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -22.812    
  -------------------------------------------------------------------
                         slack                                 -8.145    

Slack (VIOLATED) :        -8.145ns  (required time - arrival time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[300].board_reg[300][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.662ns  (logic 0.456ns (2.582%)  route 17.206ns (97.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.629     5.150    OP_R2/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=3796, routed)       17.206    22.812    gs1/rst2
    SLICE_X51Y139        FDRE                                         r  gs1/genblk1[300].board_reg[300][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.610    14.951    gs1/clk_IBUF_BUFG
    SLICE_X51Y139        FDRE                                         r  gs1/genblk1[300].board_reg[300][7]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X51Y139        FDRE (Setup_fdre_C_R)       -0.429    14.667    gs1/genblk1[300].board_reg[300][7]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -22.812    
  -------------------------------------------------------------------
                         slack                                 -8.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gs1/genblk1[281].board_reg[281][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[281].board_reg[281][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.430%)  route 0.263ns (58.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.634     1.518    gs1/clk_IBUF_BUFG
    SLICE_X35Y130        FDRE                                         r  gs1/genblk1[281].board_reg[281][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  gs1/genblk1[281].board_reg[281][6]/Q
                         net (fo=10, routed)          0.263     1.922    gs1/genblk1[281].board_reg[281]_261[6]
    SLICE_X37Y128        LUT5 (Prop_lut5_I3_O)        0.045     1.967 r  gs1/genblk1[281].board[281][7]_i_1/O
                         net (fo=1, routed)           0.000     1.967    gs1/p_0_in__101__0__0[7]
    SLICE_X37Y128        FDRE                                         r  gs1/genblk1[281].board_reg[281][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.904     2.032    gs1/clk_IBUF_BUFG
    SLICE_X37Y128        FDRE                                         r  gs1/genblk1[281].board_reg[281][7]/C
                         clock pessimism             -0.253     1.778    
    SLICE_X37Y128        FDRE (Hold_fdre_C_D)         0.091     1.869    gs1/genblk1[281].board_reg[281][7]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gs1/genblk1[281].board_reg[281][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[281].board_reg[281][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.338%)  route 0.264ns (58.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.634     1.518    gs1/clk_IBUF_BUFG
    SLICE_X35Y130        FDRE                                         r  gs1/genblk1[281].board_reg[281][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  gs1/genblk1[281].board_reg[281][6]/Q
                         net (fo=10, routed)          0.264     1.923    gs1/genblk1[281].board_reg[281]_261[6]
    SLICE_X37Y128        LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  gs1/genblk1[281].board[281][8]_i_2/O
                         net (fo=1, routed)           0.000     1.968    gs1/p_0_in__101__0__0[8]
    SLICE_X37Y128        FDRE                                         r  gs1/genblk1[281].board_reg[281][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.904     2.032    gs1/clk_IBUF_BUFG
    SLICE_X37Y128        FDRE                                         r  gs1/genblk1[281].board_reg[281][8]/C
                         clock pessimism             -0.253     1.778    
    SLICE_X37Y128        FDRE (Hold_fdre_C_D)         0.092     1.870    gs1/genblk1[281].board_reg[281][8]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gs1/size_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[103].board_reg[103][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.680%)  route 0.366ns (66.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.593     1.476    gs1/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  gs1/size_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  gs1/size_reg[8]_rep/Q
                         net (fo=100, routed)         0.366     1.983    gs1/size_reg[8]_rep_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.045     2.028 r  gs1/genblk1[103].board[103][8]_i_2/O
                         net (fo=1, routed)           0.000     2.028    gs1/p_0_in__29__0__0[8]
    SLICE_X1Y106         FDRE                                         r  gs1/genblk1[103].board_reg[103][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.950     2.078    gs1/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  gs1/genblk1[103].board_reg[103][8]/C
                         clock pessimism             -0.249     1.829    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.091     1.920    gs1/genblk1[103].board_reg[103][8]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gs1/genblk1[137].board_reg[137][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[137].board_reg[137][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.563     1.446    gs1/clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  gs1/genblk1[137].board_reg[137][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  gs1/genblk1[137].board_reg[137][0]/Q
                         net (fo=8, routed)           0.077     1.664    gs1/genblk1[137].board_reg[137]_165[0]
    SLICE_X8Y90          LUT5 (Prop_lut5_I3_O)        0.045     1.709 r  gs1/genblk1[137].board[137][2]_i_1/O
                         net (fo=1, routed)           0.000     1.709    gs1/p_0_in__5__0__0[2]
    SLICE_X8Y90          FDRE                                         r  gs1/genblk1[137].board_reg[137][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.832     1.960    gs1/clk_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  gs1/genblk1[137].board_reg[137][2]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X8Y90          FDRE (Hold_fdre_C_D)         0.121     1.580    gs1/genblk1[137].board_reg[137][2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gs1/genblk1[238].board_reg[238][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[238].board_reg[238][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.561     1.444    gs1/clk_IBUF_BUFG
    SLICE_X43Y96         FDRE                                         r  gs1/genblk1[238].board_reg[238][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gs1/genblk1[238].board_reg[238][0]/Q
                         net (fo=8, routed)           0.088     1.674    gs1/genblk1[238].board_reg[238]_24[0]
    SLICE_X42Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.719 r  gs1/genblk1[238].board[238][3]_i_1/O
                         net (fo=1, routed)           0.000     1.719    gs1/p_0_in__24__0[3]
    SLICE_X42Y96         FDRE                                         r  gs1/genblk1[238].board_reg[238][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.831     1.958    gs1/clk_IBUF_BUFG
    SLICE_X42Y96         FDRE                                         r  gs1/genblk1[238].board_reg[238][3]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121     1.578    gs1/genblk1[238].board_reg[238][3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gs1/genblk1[217].board_reg[217][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[217].board_reg[217][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.482%)  route 0.310ns (62.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.559     1.442    gs1/clk_IBUF_BUFG
    SLICE_X36Y89         FDRE                                         r  gs1/genblk1[217].board_reg[217][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gs1/genblk1[217].board_reg[217][6]/Q
                         net (fo=11, routed)          0.310     1.893    gs1/genblk1[217].board_reg[217]_225[6]
    SLICE_X35Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.938 r  gs1/genblk1[217].board[217][7]_i_1/O
                         net (fo=1, routed)           0.000     1.938    gs1/p_0_in__65__0__0[7]
    SLICE_X35Y90         FDRE                                         r  gs1/genblk1[217].board_reg[217][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.827     1.955    gs1/clk_IBUF_BUFG
    SLICE_X35Y90         FDRE                                         r  gs1/genblk1[217].board_reg[217][7]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.091     1.797    gs1/genblk1[217].board_reg[217][7]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gs1/genblk1[94].board_reg[94][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[94].board_reg[94][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.646     1.530    gs1/clk_IBUF_BUFG
    SLICE_X15Y103        FDRE                                         r  gs1/genblk1[94].board_reg[94][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  gs1/genblk1[94].board_reg[94][2]/Q
                         net (fo=12, routed)          0.090     1.760    gs1/genblk1[94].board_reg[94]_106[2]
    SLICE_X14Y103        LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  gs1/genblk1[94].board[94][3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    gs1/p_0_in__106__0[3]
    SLICE_X14Y103        FDRE                                         r  gs1/genblk1[94].board_reg[94][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.920     2.048    gs1/clk_IBUF_BUFG
    SLICE_X14Y103        FDRE                                         r  gs1/genblk1[94].board_reg[94][3]/C
                         clock pessimism             -0.505     1.543    
    SLICE_X14Y103        FDRE (Hold_fdre_C_D)         0.121     1.664    gs1/genblk1[94].board_reg[94][3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gs1/genblk1[217].board_reg[217][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[217].board_reg[217][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.332%)  route 0.312ns (62.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.559     1.442    gs1/clk_IBUF_BUFG
    SLICE_X36Y89         FDRE                                         r  gs1/genblk1[217].board_reg[217][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gs1/genblk1[217].board_reg[217][6]/Q
                         net (fo=11, routed)          0.312     1.895    gs1/genblk1[217].board_reg[217]_225[6]
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.940 r  gs1/genblk1[217].board[217][8]_i_2/O
                         net (fo=1, routed)           0.000     1.940    gs1/p_0_in__65__0__0[8]
    SLICE_X35Y90         FDRE                                         r  gs1/genblk1[217].board_reg[217][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.827     1.955    gs1/clk_IBUF_BUFG
    SLICE_X35Y90         FDRE                                         r  gs1/genblk1[217].board_reg[217][8]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.092     1.798    gs1/genblk1[217].board_reg[217][8]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gs1/genblk1[273].board_reg[273][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[273].board_reg[273][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.177%)  route 0.091ns (32.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.635     1.519    gs1/clk_IBUF_BUFG
    SLICE_X43Y130        FDRE                                         r  gs1/genblk1[273].board_reg[273][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  gs1/genblk1[273].board_reg[273][2]/Q
                         net (fo=11, routed)          0.091     1.751    gs1/genblk1[273].board_reg[273]_258[2]
    SLICE_X42Y130        LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  gs1/genblk1[273].board[273][3]_i_1/O
                         net (fo=1, routed)           0.000     1.796    gs1/p_0_in__98__0__0[3]
    SLICE_X42Y130        FDRE                                         r  gs1/genblk1[273].board_reg[273][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.906     2.034    gs1/clk_IBUF_BUFG
    SLICE_X42Y130        FDRE                                         r  gs1/genblk1[273].board_reg[273][3]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X42Y130        FDRE (Hold_fdre_C_D)         0.121     1.653    gs1/genblk1[273].board_reg[273][3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gs1/genblk1[238].board_reg[238][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/genblk1[238].board_reg[238][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.561     1.444    gs1/clk_IBUF_BUFG
    SLICE_X43Y96         FDRE                                         r  gs1/genblk1[238].board_reg[238][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gs1/genblk1[238].board_reg[238][0]/Q
                         net (fo=8, routed)           0.090     1.676    gs1/genblk1[238].board_reg[238]_24[0]
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.721 r  gs1/genblk1[238].board[238][2]_i_1/O
                         net (fo=1, routed)           0.000     1.721    gs1/p_0_in__24__0[2]
    SLICE_X42Y96         FDRE                                         r  gs1/genblk1[238].board_reg[238][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.831     1.958    gs1/clk_IBUF_BUFG
    SLICE_X42Y96         FDRE                                         r  gs1/genblk1[238].board_reg[238][2]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120     1.577    gs1/genblk1[238].board_reg[238][2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48    DB_R/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49    DB_R/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49    DB_R/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y49    DB_R/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    DB_R2/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    DB_R2/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    DB_R2/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    DB_R2/DFF_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y65    KeyEv/key_de/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   gs1/genblk1[102].board_reg[102][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   gs1/genblk1[102].board_reg[102][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   gs1/genblk1[102].board_reg[102][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   gs1/genblk1[102].board_reg[102][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   gs1/genblk1[102].board_reg[102][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   gs1/genblk1[102].board_reg[102][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y115  gs1/genblk1[20].board_reg[20][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y115  gs1/genblk1[20].board_reg[20][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y115  gs1/genblk1[21].board_reg[21][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y115  gs1/genblk1[21].board_reg[21][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    DB_R/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    DB_R/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    DB_R/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    DB_R/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    DB_R2/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    DB_R2/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    DB_R2/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    DB_R2/DFF_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65    KeyEv/key_de/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65    gs1/os/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.301%)  route 2.180ns (82.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.639     5.160    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.180     7.796    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y68          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.497    14.838    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y68          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X4Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.577    KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.301%)  route 2.180ns (82.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.639     5.160    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.180     7.796    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y68          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.497    14.838    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y68          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X4Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.577    KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.301%)  route 2.180ns (82.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.639     5.160    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.180     7.796    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y68          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.497    14.838    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y68          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X4Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.577    KeyEv/key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.456ns (17.386%)  route 2.167ns (82.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.639     5.160    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.167     7.783    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y73          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.494    14.835    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y73          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism              0.180    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X0Y73          FDCE (Recov_fdce_C_CLR)     -0.405    14.574    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.456ns (17.386%)  route 2.167ns (82.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.639     5.160    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.167     7.783    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y73          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.494    14.835    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y73          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism              0.180    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X0Y73          FDCE (Recov_fdce_C_CLR)     -0.405    14.574    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.456ns (17.386%)  route 2.167ns (82.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.639     5.160    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.167     7.783    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y73          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.494    14.835    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y73          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism              0.180    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X0Y73          FDCE (Recov_fdce_C_CLR)     -0.405    14.574    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.456ns (17.386%)  route 2.167ns (82.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.639     5.160    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.167     7.783    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y73          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.494    14.835    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y73          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism              0.180    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X0Y73          FDCE (Recov_fdce_C_CLR)     -0.405    14.574    KeyEv/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.487%)  route 2.152ns (82.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.639     5.160    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.152     7.768    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X1Y68          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.499    14.840    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y68          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.180    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X1Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.579    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.487%)  route 2.152ns (82.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.639     5.160    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.152     7.768    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X1Y68          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.499    14.840    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y68          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.180    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X1Y68          FDCE (Recov_fdce_C_CLR)     -0.405    14.579    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.841ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.456ns (17.415%)  route 2.162ns (82.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.639     5.160    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.162     7.779    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X1Y73          FDPE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        1.494    14.835    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y73          FDPE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
                         clock pessimism              0.180    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X1Y73          FDPE (Recov_fdpe_C_PRE)     -0.359    14.620    KeyEv/key_de/inst/inst/Ps2Interface_i/data_inter_reg
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  6.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.951%)  route 0.382ns (73.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.596     1.479    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.382     2.002    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X1Y64          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y64          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.092     1.650    KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.951%)  route 0.382ns (73.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.596     1.479    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.382     2.002    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X1Y64          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y64          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.092     1.650    KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.729%)  route 0.387ns (73.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.596     1.479    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.387     2.007    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y64          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y64          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.092     1.650    KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.729%)  route 0.387ns (73.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.596     1.479    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.387     2.007    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y64          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y64          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.092     1.650    KeyEv/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.729%)  route 0.387ns (73.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.596     1.479    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.387     2.007    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y64          FDPE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y64          FDPE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
                         clock pessimism             -0.244     1.742    
    SLICE_X0Y64          FDPE (Remov_fdpe_C_PRE)     -0.095     1.647    KeyEv/key_de/inst/inst/Ps2Interface_i/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.729%)  route 0.387ns (73.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.596     1.479    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.387     2.007    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y64          FDPE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.858     1.986    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y64          FDPE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.244     1.742    
    SLICE_X0Y64          FDPE (Remov_fdpe_C_PRE)     -0.095     1.647    KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.003%)  route 0.446ns (75.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.596     1.479    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.446     2.067    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y65          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.857     1.985    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y65          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X2Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.674    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.003%)  route 0.446ns (75.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.596     1.479    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.446     2.067    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y65          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.857     1.985    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y65          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[5]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X2Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.674    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.003%)  route 0.446ns (75.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.596     1.479    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.446     2.067    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y65          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.857     1.985    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y65          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X2Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.674    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.003%)  route 0.446ns (75.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.596     1.479    OP_R/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.446     2.067    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X2Y65          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3966, routed)        0.857     1.985    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y65          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X2Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.674    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.393    





