#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Feb 16 14:57:51 2026
# Process ID: 11183
# Current directory: /home/fchacon/RVfpgaSoC/LabProjects
# Command line: vivado
# Log file: /home/fchacon/RVfpgaSoC/LabProjects/vivado.log
# Journal file: /home/fchacon/RVfpgaSoC/LabProjects/vivado.jou
# Running On: FabianCh, OS: Linux, CPU Frequency: 1996.208 MHz, CPU Physical cores: 16, Host memory: 7858 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/fchacon/Downloads/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/fchacon/Downloads/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.xpr
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::nexys-a7-100t:1.3' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/BD.bd}
Reading block design file </home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/BD.bd>...
Adding component instance block -- xilinx.com:module_ref:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:module_ref:intcon_wrapper_bd:1.0 - intcon_wrapper_bd_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:gpio_wrapper:1.0 - gpio_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_0
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_1
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_2
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_3
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_4
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_5
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_6
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_7
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_8
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_9
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_10
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_11
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_12
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_13
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_14
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_15
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_16
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_17
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_18
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_19
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_20
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_21
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_22
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_23
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_24
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_25
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_26
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_27
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_28
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_29
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_30
Adding component instance block -- xilinx.com:module_ref:bidirec:1.0 - bidirec_31
Successfully read diagram <BD> from block design file </home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/BD.bd>
delete_bd_objs [get_bd_intf_nets swerv_wrapper_verilog_0_lsu_axi]
delete_bd_objs [get_bd_intf_nets swerv_wrapper_verilog_0_sb_axi]
save_bd_design
Wrote  : </home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/BD.bd> 
Wrote  : </home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/ui/bd_206cfb42.ui> 
delete_bd_objs [get_bd_intf_nets swerv_wrapper_verilog_0_ifu_axi]
save_bd_design
Wrote  : </home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/BD.bd> 
Wrote  : </home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/ui/bd_206cfb42.ui> 
make_wrapper -files [get_files /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_syscon_wrapper_0_0/BD_syscon_wrapper_0_0.xci] -top -fileset [get_filesets sources_1] -import
make_wrapper -files [get_files /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/BD.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/swerv_wrapper_verilog_0/ifu_axi' to master interface '/swerv_wrapper_verilog_0/ifu_axi'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/swerv_wrapper_verilog_0/lsu_axi' to master interface '/swerv_wrapper_verilog_0/lsu_axi'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/swerv_wrapper_verilog_0/sb_axi' to master interface '/swerv_wrapper_verilog_0/sb_axi'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-968] AXI interface port /ifu_axi_0 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port. If this is a user packaged IP please update the IP in the IP Packager.
CRITICAL WARNING: [BD 41-968] AXI interface port /lsu_axi_0 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port. If this is a user packaged IP please update the IP in the IP Packager.
CRITICAL WARNING: [BD 41-968] AXI interface port /sb_axi_0 is not associated to any clock port. It may not work correctly. Please update ASSOCIATED_BUSIF parameter of a clock port to include this interface port. If this is a user packaged IP please update the IP in the IP Packager.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/intcon_wrapper_bd_0/wb_spi_flash_dat_i
/intcon_wrapper_bd_0/wb_spi_flash_ack_i
/intcon_wrapper_bd_0/wb_spi_flash_err_i
/intcon_wrapper_bd_0/wb_spi_flash_rty_i
/intcon_wrapper_bd_0/wb_sys_err_i
/intcon_wrapper_bd_0/wb_sys_rty_i
/intcon_wrapper_bd_0/wb_uart_dat_i
/intcon_wrapper_bd_0/wb_uart_ack_i
/intcon_wrapper_bd_0/wb_uart_err_i
/intcon_wrapper_bd_0/wb_uart_rty_i
/intcon_wrapper_bd_0/wb_ptc_dat_i
/intcon_wrapper_bd_0/wb_ptc_ack_i
/intcon_wrapper_bd_0/wb_ptc_err_i
/intcon_wrapper_bd_0/wb_ptc_rty_i
/intcon_wrapper_bd_0/wb_spi_accel_dat_i
/intcon_wrapper_bd_0/wb_spi_accel_ack_i
/intcon_wrapper_bd_0/wb_spi_accel_err_i
/intcon_wrapper_bd_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Wrote  : </home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/BD.bd> 
Wrote  : </home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/bd/BD/ui/bd_206cfb42.ui> 
Verilog Output written to : /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/synth/BD.v
Verilog Output written to : /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/sim/BD.v
Verilog Output written to : /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/hdl/BD_wrapper.v
add_files -norecurse /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/hdl/BD_wrapper.v
update_compile_order -fileset sources_1
add_files -fileset utils_1 -norecurse /home/fchacon/RVfpgaSoC/Labs/LabResources/Lab1/script.tcl
set_property include_dirs {/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include} [current_fileset]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files /home/fchacon/RVfpgaSoC/Labs/LabResources/Lab1/script.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/synth/BD.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [BD 41-1662] The design 'BD.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/intcon_wrapper_bd_0/wb_spi_flash_dat_i
/intcon_wrapper_bd_0/wb_spi_flash_ack_i
/intcon_wrapper_bd_0/wb_spi_flash_err_i
/intcon_wrapper_bd_0/wb_spi_flash_rty_i
/intcon_wrapper_bd_0/wb_sys_err_i
/intcon_wrapper_bd_0/wb_sys_rty_i
/intcon_wrapper_bd_0/wb_uart_dat_i
/intcon_wrapper_bd_0/wb_uart_ack_i
/intcon_wrapper_bd_0/wb_uart_err_i
/intcon_wrapper_bd_0/wb_uart_rty_i
/intcon_wrapper_bd_0/wb_ptc_dat_i
/intcon_wrapper_bd_0/wb_ptc_ack_i
/intcon_wrapper_bd_0/wb_ptc_err_i
/intcon_wrapper_bd_0/wb_ptc_rty_i
/intcon_wrapper_bd_0/wb_spi_accel_dat_i
/intcon_wrapper_bd_0/wb_spi_accel_ack_i
/intcon_wrapper_bd_0/wb_spi_accel_err_i
/intcon_wrapper_bd_0/wb_spi_accel_rty_i
/syscon_wrapper_0/ptc_irq

Verilog Output written to : /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/synth/BD.v
Verilog Output written to : /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/sim/BD.v
Verilog Output written to : /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/hdl/BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block intcon_wrapper_bd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bidirec_31 .
Exporting to file /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/hw_handoff/BD.hwh
Generated Hardware Definition File /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/synth/BD.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_10
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_11
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_12
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_13
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_14
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_15
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_20
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_7
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_0_9
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_11_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_12_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_13_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_14_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_15_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_5_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_6_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_7_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_8_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bidirec_9_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_bootrom_wrapper_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_gpio_wrapper_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_intcon_wrapper_bd_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_swerv_wrapper_verilog_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP BD_syscon_wrapper_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_14_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_9_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_intcon_wrapper_bd_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_15_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_11
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_12_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_13
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_7
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bootrom_wrapper_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_syscon_wrapper_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_14
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_11_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_8_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_15
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_gpio_wrapper_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_13_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_7_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_swerv_wrapper_verilog_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_9
[Mon Feb 16 22:00:55 2026] Launched BD_swerv_wrapper_verilog_0_0_synth_1, BD_intcon_wrapper_bd_0_0_synth_1, BD_bootrom_wrapper_0_0_synth_1, BD_gpio_wrapper_0_0_synth_1, BD_syscon_wrapper_0_0_synth_1, BD_bidirec_0_0_synth_1, BD_bidirec_0_1_synth_1, BD_bidirec_0_2_synth_1, BD_bidirec_0_3_synth_1, BD_bidirec_0_4_synth_1, BD_bidirec_0_5_synth_1, BD_bidirec_0_6_synth_1, BD_bidirec_0_7_synth_1, BD_bidirec_0_8_synth_1, BD_bidirec_0_9_synth_1, BD_bidirec_0_10_synth_1, BD_bidirec_0_11_synth_1, BD_bidirec_0_12_synth_1, BD_bidirec_0_13_synth_1, BD_bidirec_0_14_synth_1, BD_bidirec_0_15_synth_1, BD_bidirec_0_20_synth_1, BD_bidirec_1_0_synth_1, BD_bidirec_10_0_synth_1, BD_bidirec_11_0_synth_1, BD_bidirec_12_0_synth_1, BD_bidirec_13_0_synth_1, BD_bidirec_14_0_synth_1, BD_bidirec_15_0_synth_1, BD_bidirec_2_0_synth_1, BD_bidirec_3_0_synth_1, BD_bidirec_4_0_synth_1, BD_bidirec_5_0_synth_1, BD_bidirec_6_0_synth_1, BD_bidirec_7_0_synth_1, BD_bidirec_8_0_synth_1, BD_bidirec_9_0_synth_1, synth_1...
Run output will be captured here:
BD_swerv_wrapper_verilog_0_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_swerv_wrapper_verilog_0_0_synth_1/runme.log
BD_intcon_wrapper_bd_0_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_intcon_wrapper_bd_0_0_synth_1/runme.log
BD_bootrom_wrapper_0_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bootrom_wrapper_0_0_synth_1/runme.log
BD_gpio_wrapper_0_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_gpio_wrapper_0_0_synth_1/runme.log
BD_syscon_wrapper_0_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_syscon_wrapper_0_0_synth_1/runme.log
BD_bidirec_0_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_0_synth_1/runme.log
BD_bidirec_0_1_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_1_synth_1/runme.log
BD_bidirec_0_2_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_2_synth_1/runme.log
BD_bidirec_0_3_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_3_synth_1/runme.log
BD_bidirec_0_4_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_4_synth_1/runme.log
BD_bidirec_0_5_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_5_synth_1/runme.log
BD_bidirec_0_6_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_6_synth_1/runme.log
BD_bidirec_0_7_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_7_synth_1/runme.log
BD_bidirec_0_8_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_8_synth_1/runme.log
BD_bidirec_0_9_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_9_synth_1/runme.log
BD_bidirec_0_10_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_10_synth_1/runme.log
BD_bidirec_0_11_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_11_synth_1/runme.log
BD_bidirec_0_12_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_12_synth_1/runme.log
BD_bidirec_0_13_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_13_synth_1/runme.log
BD_bidirec_0_14_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_14_synth_1/runme.log
BD_bidirec_0_15_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_15_synth_1/runme.log
BD_bidirec_0_20_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_20_synth_1/runme.log
BD_bidirec_1_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_1_0_synth_1/runme.log
BD_bidirec_10_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_10_0_synth_1/runme.log
BD_bidirec_11_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_11_0_synth_1/runme.log
BD_bidirec_12_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_12_0_synth_1/runme.log
BD_bidirec_13_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_13_0_synth_1/runme.log
BD_bidirec_14_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_14_0_synth_1/runme.log
BD_bidirec_15_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_15_0_synth_1/runme.log
BD_bidirec_2_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_2_0_synth_1/runme.log
BD_bidirec_3_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_3_0_synth_1/runme.log
BD_bidirec_4_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_4_0_synth_1/runme.log
BD_bidirec_5_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_5_0_synth_1/runme.log
BD_bidirec_6_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_6_0_synth_1/runme.log
BD_bidirec_7_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_7_0_synth_1/runme.log
BD_bidirec_8_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_8_0_synth_1/runme.log
BD_bidirec_9_0_synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_9_0_synth_1/runme.log
synth_1: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/synth_1/runme.log
[Mon Feb 16 22:00:58 2026] Launched impl_1...
Run output will be captured here: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:22 ; elapsed = 00:01:18 . Memory (MB): peak = 9124.426 ; gain = 437.629 ; free physical = 1053 ; free virtual = 5014
