var messages = { "messageData" :[
{"recid":0,"messageId":"86f8f598","severityName":"Info","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 13, Specified limit 5, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 46.","moduleName":"alsu","uniqueModuleName":"alsu_330887092","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":46}],"argList":{"1":"13","2":"5","3":"alsu"},"argFileList":{"4":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"46"},"rtlId":""},
{"recid":1,"messageId":"d5e5ad17","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal leds, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Total Assigns Count 2, First Assign at Line 63, Second Assign at Line 144.","moduleName":"alsu","uniqueModuleName":"alsu_330887092","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":63},{"0":144}],"argList":{"3":"alsu","1":"2"},"argFileList":{"4":"0"},"argSignalList":{"6":"0"},"argInstanceList":{},"argLineList":{"7":"63","8":"144"},"rtlId":""},
{"recid":2,"messageId":"25de7a81","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal out, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Total Assigns Count 2, First Assign at Line 69, Second Assign at Line 71.","moduleName":"alsu","uniqueModuleName":"alsu_330887092","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[1],"fileLineList":[{"0":69},{"0":71}],"argList":{"3":"alsu","1":"2"},"argFileList":{"4":"0"},"argSignalList":{"6":"1"},"argInstanceList":{},"argLineList":{"7":"69","8":"71"},"rtlId":""},
{"recid":3,"messageId":"808eb32b","severityName":"Info","categoryName":"Clock","checksName":"async_reset_active_high","messagesString":"Asynchronous reset is active high. Reset rst, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 59.","moduleName":"alsu","uniqueModuleName":"alsu_330887092","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.2","alias":"","instanceList":[],"signalList":[2],"fileLineList":[{"0":59}],"argList":{"3":"alsu"},"argFileList":{"4":"0"},"argSignalList":{"9":"2"},"argInstanceList":{},"argLineList":{"5":"59"},"rtlId":""},
{"recid":4,"messageId":"f6fc719e","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"var_read_before_set","messagesString":"Variable is read before set. Signal Invalid_Case, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Read at line 61, Set at line 92.","moduleName":"alsu","uniqueModuleName":"alsu_330887092","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[3],"fileLineList":[{"0":61},{"0":92}],"argList":{"3":"alsu"},"argFileList":{"4":"0"},"argSignalList":{"6":"3"},"argInstanceList":{},"argLineList":{"7":"61","8":"92"},"rtlId":""},
{"recid":5,"messageId":"74589857","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"inferred_blackbox","messagesString":"Module is inferred as blackbox. Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 1.","moduleName":"alsu","uniqueModuleName":"alsu","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":1}],"argList":{"3":"alsu"},"argFileList":{"4":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"1"},"rtlId":""}]};
