<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_Revision_History"><title>NVL-H 1.0 - Revision History</title><body><table id="TABLE_NVL-H_1_0_-_Revision_History"><title>NVL-H 1.0 - Revision History</title><tgroup cols="4"><thead><row><entry>Revision</entry><entry>Document</entry><entry>Description</entry><entry>Date</entry></row></thead><tbody><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Updated series resistor value recommendation for this topology</p></entry><entry><p>07/04/25 08:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Added resistor placeholder at CLK signal</p></entry><entry><p>06/26/25 08:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Removed min length notes as covered in segment length section.</p></entry><entry><p>06/04/25 06:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Updated series resistor R1 recommendation</p></entry><entry><p>06/04/25 02:08 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 06:05 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:36 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:29 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated with reduced max channel length</p></entry><entry><p>04/21/25 10:37 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</p></entry><entry><p>add max length per PIF request. </p></entry><entry><p>09/25/25 02:33 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</p></entry><entry><p>same max length for all PCB type</p></entry><entry><p>04/23/25 05:08 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</p></entry><entry><p>update max length</p></entry><entry><p>04/23/25 11:23 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</p></entry><entry><p>remove length</p></entry><entry><p>03/21/25 03:34 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</p></entry><entry><p>update solution space</p></entry><entry><p>03/19/25 02:15 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology - Rx,Tx</p></entry><entry><p>update length </p></entry><entry><p>01/17/25 10:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock (Gen 5 support)</p></entry><entry><p>Changed to Differential Clock (Gen5 support).</p></entry><entry><p>01/23/25 01:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5</p></entry><entry><p>add general guideline </p></entry><entry><p>06/04/25 11:32 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5</p></entry><entry><p>add voiding guide diagram</p></entry><entry><p>04/23/25 11:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>Updated THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table on dutycycle and removed timing spec which already cover in THC IG</p></entry><entry><p>06/04/25 04:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>update min len</p></entry><entry><p>01/16/25 10:28 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Device Down Topology</p></entry><entry><p>Added Post-channel Device Down topology</p></entry><entry><p>09/23/25 08:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 2</p></entry><entry><p>Renamed from USB3.2 to USB3.2 Gen2.</p></entry><entry><p>03/18/25 02:33 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector</p></entry><entry><p>new section</p></entry><entry><p>04/22/25 06:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Added guideline for microstrip routing near connector</p></entry><entry><p>08/04/25 04:06 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology - Rx</p></entry><entry><p>Changed Tline type from Mainstream to None as guidelines apply to both mainstream and thin</p></entry><entry><p>04/24/25 09:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Move min length to this section</p></entry><entry><p>09/19/25 04:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Update segment length for M10, M12 and M14</p></entry><entry><p>07/07/25 01:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Move min length requirement to this section.</p></entry><entry><p>09/19/25 04:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Corrected max length total</p></entry><entry><p>06/05/25 01:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Updated max length total</p></entry><entry><p>06/04/25 09:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</p></entry><entry><p>Updated max length total notes</p></entry><entry><p>06/04/25 04:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</p></entry><entry><p>update M2 become 11.5inch instead of 8.5inch</p></entry><entry><p>06/03/25 08:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</p></entry><entry><p>update all contents</p></entry><entry><p>01/22/25 04:38 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</p></entry><entry><p>new segment topology</p></entry><entry><p>11/08/24 07:02 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</p></entry><entry><p>Added DDR5 SODIMM/CSODIMM into the variant.</p></entry><entry><p>09/10/25 09:51 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</p></entry><entry><p>Memory routing layers changed from 4RL to 3RL (layer 3, 5, 7) and re-assigned layer 9 to GND, Power per Qinghua inputs. Updated the Non-Memory DSL layer assignment from L3 and L4 (asymmetrical layers) to L5 and L6 central layers (symmetrical layers) to reduce PCB warpage risk due to copper imbalance from asymmetrical DSL layers.</p></entry><entry><p>12/13/24 09:12 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</p></entry><entry><p>Updated the variant for LPDDR5/x Memory Down &amp; LPDDR5/x LPCAMM2</p></entry><entry><p>10/09/24 09:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Rx,Tx</p></entry><entry><p>Update min length</p></entry><entry><p>09/23/25 07:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SDA</p></entry><entry><p>Updated the SI unit from kohm to ohm only on external pull up for 55pF to 100pF bus capacitance</p></entry><entry><p>06/17/25 08:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SDA</p></entry><entry><p>Updated ext PU and int PU</p></entry><entry><p>03/20/25 02:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Move min length to this section</p></entry><entry><p>09/19/25 04:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Updated max length total</p></entry><entry><p>06/04/25 09:28 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology - Rx,Tx</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:06 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:25 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</p></entry><entry><p>Updates topology name and diagram</p></entry><entry><p>01/22/25 04:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Mechanical Considerations</p></entry><entry><p>Bullet points and figures added in this section</p></entry><entry><p>12/19/24 09:08 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock (Gen 3 and below support)</p></entry><entry><p>Separating from Differential Clock to Differential Clock (Gen3 and below support).</p></entry><entry><p>11/22/24 10:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - NPU RFI Mitigation</p></entry><entry><p>Added NPU RFI Mitigation section</p></entry><entry><p>08/21/25 03:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Mechanical Considerations - Minimize ESD Chassis Entry Points</p></entry><entry><p>Added this new section under EMC Mechanical Considerations</p></entry><entry><p>12/19/24 09:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</p></entry><entry><p>Splited NPU &amp; GFX RF Decoupling Capacitors on GFX Power Planes section</p></entry><entry><p>08/21/25 03:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</p></entry><entry><p>Updated CMC guideline for HDMI 2.0</p></entry><entry><p>09/03/25 02:32 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</p></entry><entry><p>Added recommendation for eUSB2</p></entry><entry><p>04/17/25 01:39 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</p></entry><entry><p>Updated entire CMC Selection Table</p></entry><entry><p>01/02/25 05:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology</p></entry><entry><p>Update topology diagram and max via count</p></entry><entry><p>12/16/24 04:14 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>update M1&amp;M2 length equally</p></entry><entry><p>06/04/25 03:09 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>R placement change, M1&amp;M2 value changed</p></entry><entry><p>03/27/25 11:37 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>update min len</p></entry><entry><p>03/18/25 03:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>change R closer to dev</p></entry><entry><p>01/22/25 03:40 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>update max len</p></entry><entry><p>01/22/25 03:38 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>update all item</p></entry><entry><p>01/16/25 11:18 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC/ RF Reference Documents</p></entry><entry><p>Added Hayden Bridge document into the list</p></entry><entry><p>09/19/25 02:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC/ RF Reference Documents</p></entry><entry><p>Replaced Rood Bridge reference document with June Bridge's</p></entry><entry><p>09/10/25 03:01 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC/ RF Reference Documents</p></entry><entry><p>Removed Gothic Bridge Collateral and replace with Rood Bridge Collateral </p></entry><entry><p>01/09/25 07:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC/ RF Reference Documents</p></entry><entry><p>Added column "PDG-Subsection(s)"</p></entry><entry><p>12/23/24 03:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (1.7 MHz) - SDA</p></entry><entry><p>Updated ext PU and int PU</p></entry><entry><p>03/20/25 02:38 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - FORCEPR# - FORCEPR# Topology</p></entry><entry><p>Update power rail name in topology diagram</p></entry><entry><p>04/22/25 04:44 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology - Tx, Pre-Channel</p></entry><entry><p>HDMI Re-driver Pre-channel length is changed to 163mm</p></entry><entry><p>01/16/25 07:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</p></entry><entry><p>update Title to say this topology applicable for June bridge. as now Hayden bridge is also POR and need changes in Topology. need separate Topology to ensure MRTS can be maintained. Also added June Bridge RDC number.</p></entry><entry><p>09/17/25 05:39 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology</p></entry><entry><p>update Title to say this topology applicable for June bridge. as now Hayden bridge is also POR and need changes in Topology. need separate Topology to ensure MRTS can be maintained. Also added June Bridge RDC number.</p></entry><entry><p>09/17/25 05:39 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:14 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3</p></entry><entry><p>Remove note for WCK Tee segment</p></entry><entry><p>01/22/25 03:07 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:34 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Rx,Tx</p></entry><entry><p>Update Category from Mainstream to None</p></entry><entry><p>06/03/25 12:50 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Rx,Tx</p></entry><entry><p>Total Length increase from 6inch to 7inch</p></entry><entry><p>04/25/25 04:32 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Rx,Tx</p></entry><entry><p>Updated the category from Mainstream to None</p></entry><entry><p>04/23/25 07:20 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Rx,Tx</p></entry><entry><p>M1, BO AND MAX LENGTH UPDATE</p></entry><entry><p>01/20/25 05:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Rx,Tx</p></entry><entry><p>add max length note</p></entry><entry><p>09/25/25 02:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Rx,Tx</p></entry><entry><p>update max length to align with Hx</p></entry><entry><p>09/24/25 11:32 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Rx,Tx</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Rx,Tx</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:24 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology</p></entry><entry><p>Updated MRTS</p></entry><entry><p>04/18/25 01:14 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Redriver Topology</p></entry><entry><p>Update topology diagram</p></entry><entry><p>01/22/25 11:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</p></entry><entry><p>Update topology diagram. Correct MRTS.</p></entry><entry><p>09/23/25 07:22 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</p></entry><entry><p>Confirmed from RF/EMC team that do not require CMC in native camera topology</p></entry><entry><p>04/23/25 08:32 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</p></entry><entry><p>Update CMC requirement. </p></entry><entry><p>03/20/25 01:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/04/25 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</p></entry><entry><p>Updated TS for DATA</p></entry><entry><p>03/19/25 02:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</p></entry><entry><p>Added DPHY to topology name</p></entry><entry><p>10/23/24 03:19 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Post-Channel</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Post-Channel</p></entry><entry><p>Remover material </p></entry><entry><p>01/22/25 08:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Update Min length requirement. Move from notes to this section. </p></entry><entry><p>09/19/25 04:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated tline type and max length segment notes for M6</p></entry><entry><p>06/05/25 02:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Update lengths based on H sims</p></entry><entry><p>06/04/25 12:20 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5</p></entry><entry><p>Document moved</p></entry><entry><p>09/10/25 04:08 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5</p></entry><entry><p>Document moved</p></entry><entry><p>01/22/25 11:32 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Update R1 from 20ohm to 9.1ohm. Update R4 and R5 to 0ohm. </p></entry><entry><p>07/07/25 01:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Renamed "Flash device electrical characteristics recommendation for 100MHz support: Option 1" and updated its guideline</p></entry><entry><p>06/05/25 02:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Updated R1 notes</p></entry><entry><p>06/05/25 02:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>MRTS </p></entry><entry><p>05/16/25 12:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</p></entry><entry><p>Update topology diagram and corrected MRTS</p></entry><entry><p>09/23/25 08:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</p></entry><entry><p>Added new content for RFI-Friendly LPCAMM2 Connector Option</p></entry><entry><p>07/21/25 03:35 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices - LPCAMM2 PCB Design Guidelines</p></entry><entry><p>Updated content for memory power plane and a few figures</p></entry><entry><p>04/18/25 03:24 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Standard Mode (100 kHz)</p></entry><entry><p>Remove SMBus.</p></entry><entry><p>05/29/25 08:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology</p></entry><entry><p>Removed PMC_I2C_SDA, PMC_I2C_SCL,  in the signal netname</p></entry><entry><p>06/04/25 02:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>05/29/25 11:26 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:14 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</p></entry><entry><p>Corrected speed</p></entry><entry><p>10/23/24 03:05 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</p></entry><entry><p>Update topology diagram and correct MRTS</p></entry><entry><p>09/23/25 07:52 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Rx</p></entry><entry><p>Added Note for PML</p></entry><entry><p>09/02/25 07:32 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Rx</p></entry><entry><p>Corrected lengths</p></entry><entry><p>08/07/25 03:15 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Rx</p></entry><entry><p>Updated lengths for mainstream mid loss</p></entry><entry><p>08/07/25 03:13 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock (Gen 4 support)</p></entry><entry><p>Changed to Differential Clock (Gen4 support).</p></entry><entry><p>01/23/25 01:15 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock (Gen 4 support)</p></entry><entry><p>Separating from Differential Clock to Differential Clock (Gen4 and Gen5 support).</p></entry><entry><p>11/22/24 10:11 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock (Gen 4 support)</p></entry><entry><p>Separating from Differential Clock to Differential Clock (Gen4 and Gen5 support).</p></entry><entry><p>11/22/24 10:11 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Tx, Pre-Channel</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:14 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Topology - Rx,Tx</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology - Rx,Tx</p></entry><entry><p>corrected typo</p></entry><entry><p>01/22/25 08:53 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology - Rx,Tx</p></entry><entry><p>Updates segment length and total max length</p></entry><entry><p>01/22/25 07:49 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated M1, M2 and max length total</p></entry><entry><p>03/19/25 04:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 1</p></entry><entry><p>Renamed from USB3.2 to USB3.2 Gen1.</p></entry><entry><p>03/18/25 02:33 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Rx,Tx</p></entry><entry><p>Update Category from Mainstream to None</p></entry><entry><p>06/03/25 12:50 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Rx,Tx</p></entry><entry><p>Total Length increase from 6inch to 7inch</p></entry><entry><p>04/25/25 04:32 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Rx,Tx</p></entry><entry><p>Updated the category from Mainstream to None</p></entry><entry><p>04/23/25 07:19 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Rx,Tx</p></entry><entry><p>M1, BO AND MAX LENGTH UPDATE</p></entry><entry><p>01/20/25 05:38 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</p></entry><entry><p>Updated configuration diagrams</p></entry><entry><p>04/23/25 04:50 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated with reduced max channel length</p></entry><entry><p>04/21/25 10:35 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>Removed min length notes as covered in segment length section.</p></entry><entry><p>06/04/25 04:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>MRTS update for this topology</p></entry><entry><p>05/23/25 08:06 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>update ts=250</p></entry><entry><p>04/22/25 06:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>update note</p></entry><entry><p>03/19/25 12:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>rename topology</p></entry><entry><p>03/19/25 12:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>UPDATE NOTES</p></entry><entry><p>03/18/25 04:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>edit all contents</p></entry><entry><p>03/18/25 03:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>2 load topology daisy chain</p></entry><entry><p>03/18/25 03:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology</p></entry><entry><p>Update topology diagram. Remove BC1.2 charger and power switch support</p></entry><entry><p>09/23/25 07:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology</p></entry><entry><p>Updates topology name and diagram</p></entry><entry><p>01/22/25 04:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology</p></entry><entry><p>Updates topology name and diagram</p></entry><entry><p>01/22/25 04:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock</p></entry><entry><p>UFS is a POR IO in NVL-UH.</p></entry><entry><p>10/11/24 06:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>removed M.2 connector topology MRTS entry</p></entry><entry><p>07/08/25 08:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>updated topology name to 1-load device down and removed diagram for M.2 connector</p></entry><entry><p>07/08/25 08:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>updated platform resistor tolerance and removed via count and min length from notes section</p></entry><entry><p>06/04/25 12:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>updated platform resistor tolerance and removed via count and min length from notes section</p></entry><entry><p>06/04/25 12:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>updated MRTS for M.2 topology</p></entry><entry><p>05/23/25 06:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>updated MRTS for M.2 topology</p></entry><entry><p>05/23/25 06:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>updated MRTS</p></entry><entry><p>05/20/25 03:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>updated MRTS</p></entry><entry><p>05/20/25 03:00 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>added C placeholder requirement and MS routing limitation as part of RFI requirement</p></entry><entry><p>04/18/25 08:17 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>added C placeholder requirement and MS routing limitation as part of RFI requirement</p></entry><entry><p>04/18/25 08:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>updated R1 value to 47ohm</p></entry><entry><p>02/24/25 03:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>updated R1 value to 47ohm</p></entry><entry><p>02/24/25 03:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>added UFS CLK M.2 conn topology diagram</p></entry><entry><p>01/13/25 01:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>added UFS CLK M.2 conn topology diagram</p></entry><entry><p>01/13/25 01:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>UFS is a POR IO in NVL-UH.</p></entry><entry><p>10/11/24 06:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology</p></entry><entry><p>UFS is a POR IO in NVL-UH.</p></entry><entry><p>10/11/24 06:54 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - THERMTRIP# - THERMTRIP# Topology</p></entry><entry><p>Update power rail name in topology diagram </p></entry><entry><p>04/22/25 04:41 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4</p></entry><entry><p>TX-TX/RX-RX skew relax to 50mm</p></entry><entry><p>09/23/25 10:19 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4</p></entry><entry><p>Updated as per Jack input</p></entry><entry><p>06/03/25 03:03 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML), For LPDDR5/x Memory Down</p></entry><entry><p>New T3 10L 0.8mm Thin PCB Stackup to support and enable LP5x 9.6 GT/s memory.</p></entry><entry><p>03/02/25 10:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</p></entry><entry><p>Added DPHY to topology name</p></entry><entry><p>10/23/24 03:19 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Rx,Tx</p></entry><entry><p>Update min length and tline type</p></entry><entry><p>09/23/25 08:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Rx,Tx</p></entry><entry><p>Remove PML material. Update max length</p></entry><entry><p>01/22/25 09:12 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</p></entry><entry><p>Updated Topology name to reflect Barlow Ridge</p></entry><entry><p>04/24/25 09:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction, latest simulation method show length reduction on surface routing, 90% inner layer routing remain unchange</p></entry><entry><p>09/25/25 02:51 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:24 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction, latest simulation method show length reduction on surface routing, 90% inner layer routing remain unchange</p></entry><entry><p>09/25/25 02:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction, latest simulation method show length reduction</p></entry><entry><p>09/25/25 10:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl on bo</p></entry><entry><p>07/15/25 09:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl on bo</p></entry><entry><p>07/15/25 09:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note</p></entry><entry><p>06/05/25 01:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note</p></entry><entry><p>06/05/25 01:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update tline type</p></entry><entry><p>06/03/25 07:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update tline type</p></entry><entry><p>06/03/25 07:16 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:07 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:07 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>04/23/25 10:50 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>04/23/25 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length</p></entry><entry><p>01/22/25 10:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length</p></entry><entry><p>01/22/25 10:48 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:03 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update length</p></entry><entry><p>04/23/25 10:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length</p></entry><entry><p>01/22/25 08:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction, latest simulation method show length reduction on surface routing, 90% inner layer routing remain unchange</p></entry><entry><p>09/25/25 02:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</p></entry><entry><p>Update Tx MRTS to matched with diagram</p></entry><entry><p>06/11/25 07:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</p></entry><entry><p>Update R1 notes and topology diagram.</p></entry><entry><p>06/04/25 01:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Redriver Topology</p></entry><entry><p>CCB has moved the HSD 13012284930 to por-1, hence making this topology a POR to PDG.</p></entry><entry><p>10/11/24 04:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>Corrected signal assignment for MRTS</p></entry><entry><p>05/19/25 07:55 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>update TS=250</p></entry><entry><p>04/22/25 06:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>R update</p></entry><entry><p>03/19/25 09:20 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>final change back R to 47 because using PTL-Tline model</p></entry><entry><p>03/19/25 03:39 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>TS update</p></entry><entry><p>03/19/25 12:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>update R value to 30ohm</p></entry><entry><p>03/18/25 03:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>change R value based on latest sim</p></entry><entry><p>01/22/25 03:41 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>update R value and notes</p></entry><entry><p>01/16/25 11:13 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x</p></entry><entry><p>Adding LPDDR5/x Section</p></entry><entry><p>04/16/25 05:53 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Rx,Tx</p></entry><entry><p>Update max length</p></entry><entry><p>01/22/25 08:36 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Barlow Ridge Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Barlow Ridge Topology - Rx,Tx</p></entry><entry><p>0.5 inch reduction due to NVL-P PKG length increment</p></entry><entry><p>10/08/24 03:27 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</p></entry><entry><p>update ts=250</p></entry><entry><p>04/22/25 06:42 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:29 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology - Tx, Pre-Channel</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:15 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:01 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Updated reference plane notes</p></entry><entry><p>06/03/25 03:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Updated R1, R2 and R3 recommendation</p></entry><entry><p>03/17/25 02:15 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</p></entry><entry><p>replace RBR to JBR</p></entry><entry><p>07/01/25 07:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</p></entry><entry><p>add MRTS</p></entry><entry><p>06/04/25 02:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</p></entry><entry><p>update via count</p></entry><entry><p>03/19/25 09:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</p></entry><entry><p>update notes</p></entry><entry><p>03/19/25 09:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology - Rx</p></entry><entry><p>Unified material and category. Updated PCB length. Added note for PML</p></entry><entry><p>09/03/25 03:18 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology - Rx</p></entry><entry><p>Updated lengths for mainstream mid loss</p></entry><entry><p>08/07/25 03:12 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated with reduced max channel length</p></entry><entry><p>04/21/25 10:36 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Move min length from notes to min length section.</p></entry><entry><p>09/19/25 03:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Update min length requirement. Move from notes to this section.</p></entry><entry><p>09/19/25 04:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated tline type</p></entry><entry><p>06/05/25 01:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Update lenghts</p></entry><entry><p>06/03/25 11:02 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Lenghts updated</p></entry><entry><p>06/03/25 10:54 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - (Internal Only) PCIe Gen 3x1 SD Express Gen 3 Bridge Chip Topology - Rx,Tx</p></entry><entry><p>length table for SD express topology</p></entry><entry><p>09/16/25 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>Add max length segment note BO+M1+M2 = 190mm</p></entry><entry><p>09/23/25 03:45 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>The new simulation setup shows a reduction in MS length, while SL remains unaffected as the Tx FFE compensates and restores the margin.</p></entry><entry><p>09/23/25 03:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl for bo</p></entry><entry><p>07/15/25 09:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note</p></entry><entry><p>06/05/25 01:27 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>amend max length note</p></entry><entry><p>04/24/25 06:11 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>mainstream ML</p></entry><entry><p>04/24/25 04:06 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>mainstream ML</p></entry><entry><p>04/24/25 04:06 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update Tline type, max length note</p></entry><entry><p>04/23/25 09:41 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update Tline type, max length note</p></entry><entry><p>04/23/25 09:41 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update Tline type, max length note</p></entry><entry><p>04/23/25 09:41 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>Update the PML max length note to indicate it is only applicable to the T3 stackup</p></entry><entry><p>04/23/25 02:33 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>Update the PML max length note to indicate it is only applicable to the T3 stackup</p></entry><entry><p>04/23/25 02:33 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>Update the PML max length note to indicate it is only applicable to the T3 stackup</p></entry><entry><p>04/23/25 02:33 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length </p></entry><entry><p>03/19/25 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length </p></entry><entry><p>03/19/25 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length </p></entry><entry><p>03/19/25 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>Update material and length</p></entry><entry><p>01/22/25 08:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>Update material and length</p></entry><entry><p>01/22/25 08:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>Update material and length</p></entry><entry><p>01/22/25 08:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - NPU RFI Mitigation - NPU RFI Mitigation Considerations</p></entry><entry><p>Added NPU RFI Mitigation Considerations subsection</p></entry><entry><p>08/21/25 03:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash</p></entry><entry><p>Updates segment length and total max length</p></entry><entry><p>01/22/25 04:01 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology - Rx,Tx</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:10 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX June Bridge Retimer Topology - Rx,Tx</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:10 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:28 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI (Post-Channel)</p></entry><entry><p>Created for PDS Cloud purposes.</p></entry><entry><p>09/18/25 01:24 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP AUX - (Internal Only) TCP DP AUX Barlow Ridge Topology - Rx,Tx</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</p></entry><entry><p>update max length segment note</p></entry><entry><p>08/20/25 07:53 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</p></entry><entry><p>update segment</p></entry><entry><p>08/20/25 07:52 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</p></entry><entry><p>Update UFS G4 max length to 6inch</p></entry><entry><p>04/23/25 05:07 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</p></entry><entry><p>update segment tline type</p></entry><entry><p>03/19/25 08:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology - Rx,Tx</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:39 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</p></entry><entry><p>update diagram</p></entry><entry><p>04/23/25 10:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</p></entry><entry><p>update diagram</p></entry><entry><p>01/22/25 08:33 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology</p></entry><entry><p>update topology diagram and remove min length for PDG0.2</p></entry><entry><p>12/16/24 04:27 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:24 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - CNVio3</p></entry><entry><p>Updated the Cnvio3 Spacing recommendation snapshot</p></entry><entry><p>04/21/25 05:00 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - CNVio3</p></entry><entry><p>Updated the snapshots for the pth voiding in T4 guideline</p></entry><entry><p>04/21/25 05:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3</p></entry><entry><p>CNVIO3 spacing requirement </p></entry><entry><p>03/18/25 11:31 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3</p></entry><entry><p>Updated images , notes and description as per CNVIO3 </p></entry><entry><p>01/20/25 06:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</p></entry><entry><p>Update to Rx only</p></entry><entry><p>09/24/25 03:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Rx</p></entry><entry><p>Update max length to remove cable and camera module length</p></entry><entry><p>09/23/25 07:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</p></entry><entry><p>Renamed topology diagram naming and topology naming </p></entry><entry><p>06/03/25 05:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</p></entry><entry><p>Added Signal name/ list</p></entry><entry><p>05/21/25 08:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</p></entry><entry><p>Updated the Decap solution from 0603 47uf to 0603 PH. Updated the images</p></entry><entry><p>07/10/25 06:37 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</p></entry><entry><p>nc</p></entry><entry><p>04/23/25 09:49 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</p></entry><entry><p>new content</p></entry><entry><p>04/23/25 09:37 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</p></entry><entry><p>new addition</p></entry><entry><p>04/22/25 06:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology - Rx</p></entry><entry><p>(1) Changed Category to None (2) Changed material to None (3) Updated cable length to 80% of total length (4) Added note for PML</p></entry><entry><p>09/03/25 03:21 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology - Rx</p></entry><entry><p>Updated lengths for mainstream mid loss</p></entry><entry><p>08/07/25 03:14 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB)</p></entry><entry><p>Change title name</p></entry><entry><p>01/16/25 02:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/13/25 07:24 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink</p></entry><entry><p>Remove SMBus.</p></entry><entry><p>05/29/25 08:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink</p></entry><entry><p>Remove SMBus.</p></entry><entry><p>05/29/25 08:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Removed min length notes as it is covered in Segment Length section</p></entry><entry><p>09/24/25 07:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Update topology diagram: change R1 near flash to R2</p></entry><entry><p>07/10/25 09:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Add Option2 Flash device recommendation and update EC max frequency to 50MHz.</p></entry><entry><p>07/10/25 09:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Updated R1 notes</p></entry><entry><p>06/04/25 09:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Update based on H sims</p></entry><entry><p>06/03/25 11:48 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - (Internal Only) eUSB2 Pre-Channel Cable Topology</p></entry><entry><p>new prechannel cable topology added </p></entry><entry><p>09/23/25 03:15 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Fast Mode Plus (1 MHz)</p></entry><entry><p>Remove SMBus.</p></entry><entry><p>05/29/25 08:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</p></entry><entry><p>Re-driver part number updated</p></entry><entry><p>01/22/25 06:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</p></entry><entry><p>Topology name and diagram is updaed</p></entry><entry><p>01/22/25 04:59 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology - Rx,Tx</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:11 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology - Rx,Tx</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:11 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology - Tx, Pre-Channel</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:15 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:26 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4</p></entry><entry><p>Clean up the notes</p></entry><entry><p>03/10/25 11:13 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4</p></entry><entry><p>Add note of BO neck down routing for ROV mitigation</p></entry><entry><p>01/22/25 04:29 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX Cascaded June Bridge Retimer Topology - Rx,Tx</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:11 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology - Tx, Post-Channel</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:15 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction. latest simulation method show length reduction on surface routing. 90% inner layer routing remain unchange </p></entry><entry><p>09/25/25 02:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl on bo</p></entry><entry><p>07/15/25 09:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl on bo</p></entry><entry><p>07/15/25 09:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note</p></entry><entry><p>06/05/25 01:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note</p></entry><entry><p>06/05/25 01:57 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>amend max length note</p></entry><entry><p>04/24/25 06:41 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>amend max length note</p></entry><entry><p>04/24/25 06:41 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>create new for category for mainstream PML</p></entry><entry><p>04/24/25 03:35 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>create new for category for mainstream PML</p></entry><entry><p>04/24/25 03:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C for DDR5 SPD Topology</p></entry><entry><p>Updated signal netname and extended length notes</p></entry><entry><p>06/04/25 03:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction, latest simulation method show length reduction on surface routing, 90% inner layer routing remain unchange</p></entry><entry><p>09/26/25 01:31 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl for bo</p></entry><entry><p>07/15/25 09:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update segment length</p></entry><entry><p>06/05/25 01:28 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>amend max length note</p></entry><entry><p>04/24/25 06:19 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>thin pcb PML pre channel</p></entry><entry><p>04/24/25 04:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - (Internal Only) eUSB2 Pre-Channel Cable Topology - Rx,Tx</p></entry><entry><p>Update M3 length </p></entry><entry><p>09/25/25 03:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - (Internal Only) eUSB2 Pre-Channel Cable Topology - Rx,Tx</p></entry><entry><p>New Prechannel Cable topology added</p></entry><entry><p>09/23/25 03:19 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Power Plane Routing Guidelines (Internal)</p></entry><entry><p>Added new subsection for internal use</p></entry><entry><p>08/13/25 08:13 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/04/25 08:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</p></entry><entry><p>Updated Rse value and signal netname</p></entry><entry><p>03/19/25 03:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - [For Internal Validation] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</p></entry><entry><p>Updated TS for DATA</p></entry><entry><p>03/19/25 02:06 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Tx, Pre-Channel 2</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:14 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Device Down Topology - Rx,Tx</p></entry><entry><p>Update segment length table for device down topology</p></entry><entry><p>09/23/25 08:18 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated with reduced max channel length</p></entry><entry><p>04/21/25 10:36 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Removed as covered in main section.</p></entry><entry><p>06/06/25 08:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Updated minimum length</p></entry><entry><p>06/04/25 07:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Updated resistor values based on most recent simulation results</p></entry><entry><p>03/19/25 06:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Updated R1 and R2 value</p></entry><entry><p>03/19/25 04:01 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>Removed as covered in main section.</p></entry><entry><p>06/06/25 08:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>Updated R2 values</p></entry><entry><p>03/19/25 08:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>Updated resistor values</p></entry><entry><p>03/19/25 06:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</p></entry><entry><p>update diagram</p></entry><entry><p>05/26/25 05:50 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>Renamed topology naming and diagram naming, Added description details and updated R1 and R2 notes. Removed min length notes as covered in segment length section.</p></entry><entry><p>06/04/25 04:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>MRTS update on CPU to Dev and Dev to CPU</p></entry><entry><p>05/27/25 11:27 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>MRTS update for this topology</p></entry><entry><p>05/23/25 09:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>update diagram</p></entry><entry><p>01/22/25 04:53 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>update contents</p></entry><entry><p>01/22/25 04:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>update contents</p></entry><entry><p>01/22/25 04:44 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>update contents</p></entry><entry><p>01/22/25 04:43 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</p></entry><entry><p>new topology</p></entry><entry><p>11/08/24 06:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</p></entry><entry><p>Updated min length total note and max length total.</p></entry><entry><p>06/04/25 04:42 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</p></entry><entry><p>ADD BACK 2 LOAD BRANCH DEVICE DOWN AFTER THIS CANT MERGE WITH 2 LOAD DAISY CHAIN IN hX</p></entry><entry><p>04/23/25 02:12 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Rx,Tx</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:06 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Rx,Tx</p></entry><entry><p>edit tline type</p></entry><entry><p>03/19/25 08:21 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</p></entry><entry><p>CMC in M.2 topology is optional. </p></entry><entry><p>04/23/25 08:33 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</p></entry><entry><p>CMC in M.2 topology is optional. </p></entry><entry><p>04/23/25 08:33 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated with reduced max channel length</p></entry><entry><p>04/21/25 10:38 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</p></entry><entry><p>replace RBR to JBR</p></entry><entry><p>07/01/25 07:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</p></entry><entry><p>add MRTS</p></entry><entry><p>06/04/25 02:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</p></entry><entry><p>add FPC connector requirement</p></entry><entry><p>06/03/25 06:56 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</p></entry><entry><p>update via count</p></entry><entry><p>03/19/25 09:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</p></entry><entry><p>update notes</p></entry><entry><p>03/19/25 09:38 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Electromagnetic Compatibility</p></entry><entry><p>Document moved</p></entry><entry><p>04/17/25 08:11 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Electromagnetic Compatibility</p></entry><entry><p>Added eUSB2V2 section for internal validation</p></entry><entry><p>04/11/25 02:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</p></entry><entry><p>Renamed the topology from "TCP TBT4 Retimer with Internal Cable Topology" to "TCP TBT4 June Bridge Retimer with Internal Cable Topology".</p></entry><entry><p>09/17/25 11:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</p></entry><entry><p>Renamed the topology from "TCP TBT4 Retimer with Internal Cable Topology" to "TCP TBT4 June Bridge Retimer with Internal Cable Topology".</p></entry><entry><p>09/17/25 11:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</p></entry><entry><p>replace RBR to JBR</p></entry><entry><p>07/01/25 08:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</p></entry><entry><p>replace RBR to JBR</p></entry><entry><p>07/01/25 08:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</p></entry><entry><p>add MRTS</p></entry><entry><p>06/04/25 03:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</p></entry><entry><p>add MRTS</p></entry><entry><p>06/04/25 03:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</p></entry><entry><p>update notes and via count</p></entry><entry><p>03/19/25 09:52 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology</p></entry><entry><p>update notes and via count</p></entry><entry><p>03/19/25 09:52 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:29 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Device Down Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology</p></entry><entry><p>Added TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology.</p></entry><entry><p>09/17/25 11:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</p></entry><entry><p>Removed CNV_MFUART2_RXD, CNV_MFUART2_TXD in signal netname</p></entry><entry><p>06/04/25 03:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</p></entry><entry><p>Updated signal naming</p></entry><entry><p>06/03/25 05:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Move min length to this section</p></entry><entry><p>09/19/25 04:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology</p></entry><entry><p>Update Rx-RX/TX-TX skew to 50mm</p></entry><entry><p>09/24/25 09:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/13/25 07:23 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</p></entry><entry><p>replace RBR to JBR</p></entry><entry><p>07/01/25 06:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</p></entry><entry><p>add MRTS</p></entry><entry><p>06/04/25 01:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</p></entry><entry><p>update via count</p></entry><entry><p>03/19/25 09:41 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</p></entry><entry><p>update notes</p></entry><entry><p>03/19/25 09:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated M1 segment length</p></entry><entry><p>03/19/25 05:20 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated min length total note and max length total.</p></entry><entry><p>06/04/25 04:44 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update new segmentation</p></entry><entry><p>04/23/25 02:24 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update segmentation according to Hx POR</p></entry><entry><p>04/22/25 06:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update segmentation</p></entry><entry><p>03/19/25 04:42 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update notes</p></entry><entry><p>03/19/25 12:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update contents</p></entry><entry><p>03/18/25 04:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added guideline for microstrip routing near connector</p></entry><entry><p>08/04/25 04:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer Topology</p></entry><entry><p>Added TCP TBT4 Hayden Bridge Retimer Topology.</p></entry><entry><p>09/17/25 11:18 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB)</p></entry><entry><p>NVL CCB approved DDR5 POR for NVL-H404 and NVL-H484 products. Remove the prefix [Internal Only] from the interface naming.</p></entry><entry><p>09/10/25 04:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (1.7 MHz) - SCL</p></entry><entry><p>Updated ext PU and int PU</p></entry><entry><p>03/20/25 02:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</p></entry><entry><p>update Title to say this topology applicable for June bridge. as now Hayden bridge is also POR and need changes in Topology. need separate Topology to ensure MRTS can be maintained. Also added June Bridge RDC number. - Major</p></entry><entry><p>09/17/25 05:46 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX June Bridge with Retimer Internal Cable Topology</p></entry><entry><p>update Title to say this topology applicable for June bridge. as now Hayden bridge is also POR and need changes in Topology. need separate Topology to ensure MRTS can be maintained. Also added June Bridge RDC number. - Major</p></entry><entry><p>09/17/25 05:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Added min length total</p></entry><entry><p>06/04/25 06:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updated M2 segment length and max total length with notes</p></entry><entry><p>03/18/25 07:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</p></entry><entry><p>Update topology diagram and correct MRTS</p></entry><entry><p>09/23/25 07:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - Processor Sideband</p></entry><entry><p>Created for PDS Cloud purposes.</p></entry><entry><p>09/18/25 01:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>update contents</p></entry><entry><p>01/22/25 04:27 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Rx,Tx, Post-Channel</p></entry><entry><p>MML post channel</p></entry><entry><p>04/24/25 04:07 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated with reduced max channel length</p></entry><entry><p>04/21/25 10:37 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</p></entry><entry><p>Added recommendation for eUSB2, UFS Reference Clock and UFS 4.0 Gear 5</p></entry><entry><p>04/17/25 03:23 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen 4 M.2 Topology - Rx,Tx</p></entry><entry><p>0.5 inch reduction due to NVL-P PKG length increment</p></entry><entry><p>10/08/24 03:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:15 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</p></entry><entry><p>Changed speed</p></entry><entry><p>10/23/24 03:05 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Updated R1 notes and signal name notes.</p></entry><entry><p>06/04/25 03:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>update R value and other notes</p></entry><entry><p>01/16/25 10:26 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Mechanical Considerations - Type A Connector Selection</p></entry><entry><p>Added this section under EMC Mechanical Considerations</p></entry><entry><p>12/19/24 09:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - NPU RFI Mitigation - RF Decoupling Capacitors on NPU Power Plane</p></entry><entry><p>Added RF Decoupling Capacitors on NPU Power Plane subsection</p></entry><entry><p>08/21/25 03:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>Corrected typo on M2 segment length from 239.6 to 329.6</p></entry><entry><p>06/04/25 03:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>Update segment length table according to updated topology diagram. </p></entry><entry><p>06/04/25 01:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - RTC - RTC (Real Time Clock) Topology</p></entry><entry><p>Update diagram with C1/C2 value</p></entry><entry><p>06/03/25 02:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - RTC - RTC (Real Time Clock) Topology</p></entry><entry><p>Remove Rs EMI resistor as recommended by EMC team</p></entry><entry><p>01/16/25 01:06 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</p></entry><entry><p>Added RFI Suppression Guidelines on Memory Signal and power plane exposure figure</p></entry><entry><p>08/13/25 07:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction, latest simulation method show length reduction</p></entry><entry><p>09/25/25 10:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction, latest simulation method show length reduction</p></entry><entry><p>09/25/25 09:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl on bo</p></entry><entry><p>07/15/25 09:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note</p></entry><entry><p>06/05/25 01:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update Tline type and segment note</p></entry><entry><p>06/03/25 07:02 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:02 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update segment length can cable note</p></entry><entry><p>04/23/25 03:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 09:14 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length </p></entry><entry><p>01/22/25 08:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - XTAL - Crystal Oscillator Topology</p></entry><entry><p>Update C1/C2 value</p></entry><entry><p>06/05/25 11:41 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - XTAL - Crystal Oscillator Topology</p></entry><entry><p>update figure, remove Rs based on EMC team feedback</p></entry><entry><p>01/16/25 12:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</p></entry><entry><p>Updated topology diagram and signal netname</p></entry><entry><p>03/17/25 03:33 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Internal Cable Topology - Rx,Tx</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</p></entry><entry><p>remove M3 from segment</p></entry><entry><p>05/28/25 06:57 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</p></entry><entry><p>same max length for all PCB type</p></entry><entry><p>04/23/25 05:08 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</p></entry><entry><p>add solution space</p></entry><entry><p>03/19/25 02:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - (Internal Validation) UFS 4.0 Gear 5 M.2 Topology - Rx,Tx</p></entry><entry><p>remove all the length for PDG0.2</p></entry><entry><p>12/16/24 04:29 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 4 Device Down Topology</p></entry><entry><p>update diagram</p></entry><entry><p>08/20/25 07:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>revert to original length, wrong calculation </p></entry><entry><p>09/26/25 01:41 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>Update max length to align with cascaded topology</p></entry><entry><p>09/26/25 01:34 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>Reducing max length, latest simulation method show length reduction on surface routing. 90% inner layer routing remain the same.</p></entry><entry><p>09/25/25 02:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl for bo</p></entry><entry><p>07/15/25 09:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note</p></entry><entry><p>06/05/25 01:27 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>amend max length note</p></entry><entry><p>04/24/25 06:17 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>Mainstream PML</p></entry><entry><p>04/24/25 04:04 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - [For Internal Validation] UFS Reference Clock 1-Load (M.2 Connector) Topology</p></entry><entry><p>renamed title to indicate for internal validation</p></entry><entry><p>07/08/25 08:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - [For Internal Validation] UFS Reference Clock 1-Load (M.2 Connector) Topology</p></entry><entry><p>added a separate M.2 connector topology for internal use only</p></entry><entry><p>07/08/25 08:12 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology</p></entry><entry><p>separate support for Hayden Bridge</p></entry><entry><p>09/17/25 09:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP AUX - TCP AUX Hayden Bridge Retimer Topology</p></entry><entry><p>added separate guideline for Hayden bridge as MRTS will be different. only change from June bridge  in series cap  </p></entry><entry><p>09/17/25 06:00 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology - Rx</p></entry><entry><p>Changed Tline type from Mainstream to None as guidelines apply to both mainstream and thin</p></entry><entry><p>04/24/25 09:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</p></entry><entry><p>Update topology diagram and corrected MRTS. </p></entry><entry><p>09/23/25 07:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</p></entry><entry><p>Update topology diagram and corrected MRTS. </p></entry><entry><p>09/23/25 07:24 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology - Rx</p></entry><entry><p>Changed Tline type from Mainstream to None as guidelines apply to both mainstream and thin</p></entry><entry><p>04/24/25 09:41 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Electromagnetic Compatibility - HSIO RFI Mitigation - eUSB2V2 (Internal Validation)</p></entry><entry><p>New section added</p></entry><entry><p>04/17/25 08:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Mechanical Considerations - Type C Connector Selection</p></entry><entry><p>More description added for Type C Connector Selection</p></entry><entry><p>12/19/24 09:18 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology - Rx,Tx</p></entry><entry><p>Remove PML material. updates length information</p></entry><entry><p>01/22/25 07:34 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology - Rx,Tx</p></entry><entry><p>Remove PML material. updates length information</p></entry><entry><p>01/22/25 07:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Mechanical Considerations - Cable Routing and Shielding, Ground Cables to Chassis</p></entry><entry><p>Update entire contents in this section</p></entry><entry><p>12/19/24 09:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - (Internal Validation) eDP HBR3 Main Link M.2 Modular Topology - Mainstream, Mid Loss (ML), Tx</p></entry><entry><p>eDP M.2 topology is added</p></entry><entry><p>06/25/25 05:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Removed min length notes as it is covered in Segment Length section</p></entry><entry><p>09/24/25 07:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Update R2 value and add option 2 for flash device recommendation.</p></entry><entry><p>07/10/25 09:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Update all parameters based on H sims</p></entry><entry><p>06/03/25 09:55 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Rx,Tx, Post-Channel</p></entry><entry><p>add material</p></entry><entry><p>04/24/25 03:39 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Rx,Tx, Post-Channel</p></entry><entry><p>add material</p></entry><entry><p>04/24/25 03:39 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Rx,Tx, Post-Channel</p></entry><entry><p>remove material </p></entry><entry><p>01/22/25 10:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Rx,Tx, Post-Channel</p></entry><entry><p>remove material </p></entry><entry><p>01/22/25 10:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - (Internal Only) PCIe Gen 3x1 SD Express Gen 3 Bridge Chip Topology</p></entry><entry><p>PCIe Gen 3 SD Express Gen 3 Bridge Chip Topology </p></entry><entry><p>09/16/25 05:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</p></entry><entry><p>Added DPHY to topology name</p></entry><entry><p>10/23/24 03:18 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Added min length and its notes</p></entry><entry><p>06/06/25 12:33 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84 Gbps - Rx,Tx</p></entry><entry><p>Update Material to None. 3.84Gbps have same solution for PML and MML</p></entry><entry><p>04/25/25 01:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - EIO Flexi-PDG for I2C and SMLink</p></entry><entry><p>Remove SMBus from EIO Flexi-PDG as SMBus is not POR for NVL-H.</p></entry><entry><p>06/05/25 04:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - EIO Flexi-PDG for I2C and SMLink</p></entry><entry><p>Removed SMBUS in the description</p></entry><entry><p>06/05/25 04:19 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology</p></entry><entry><p>Updated name to be consistent with mainlink</p></entry><entry><p>04/24/25 09:44 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 06:04 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</p></entry><entry><p>replace RBR to JBR</p></entry><entry><p>07/01/25 07:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</p></entry><entry><p>update notes and via count</p></entry><entry><p>03/19/25 09:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</p></entry><entry><p>Added Signal name/ list</p></entry><entry><p>05/21/25 08:56 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Move min length requirement to this section.</p></entry><entry><p>09/19/25 04:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Updated max length total</p></entry><entry><p>06/04/25 09:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Removed as covered in main section.</p></entry><entry><p>06/06/25 08:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated R1 and R2 value</p></entry><entry><p>03/19/25 05:20 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>updated min length</p></entry><entry><p>06/04/25 12:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>updated min length</p></entry><entry><p>06/04/25 12:42 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>excluded MS tline type from M1 as part of RFI requirement</p></entry><entry><p>04/18/25 08:18 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>excluded MS tline type from M1 as part of RFI requirement</p></entry><entry><p>04/18/25 08:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>corrected M2 tline type, and updated max length from 150mm to 203.2</p></entry><entry><p>01/13/25 01:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-Load (Device Down) Topology - Segment Lengths</p></entry><entry><p>corrected M2 tline type, and updated max length from 150mm to 203.2</p></entry><entry><p>01/13/25 01:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/04/25 08:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</p></entry><entry><p>Updated TS for DATA</p></entry><entry><p>03/19/25 01:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Added Port2 and Port1A on R1 and R2 recommendation.</p></entry><entry><p>09/24/25 04:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated signal name to add GSPI2 port and GSPI1A port</p></entry><entry><p>09/23/25 07:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated R1 and R2 notes and signal netname. Removed min length notes as covered in segment length section. </p></entry><entry><p>06/04/25 06:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated MRTS for this topology to match the latest updated circuit diagram</p></entry><entry><p>05/19/25 06:34 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated diagram, R2 guide and signal netname</p></entry><entry><p>04/23/25 02:58 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated resistor values, signal netname, and device characteristics</p></entry><entry><p>04/18/25 09:04 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Changed topology diagram to the latest one</p></entry><entry><p>04/09/25 08:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated resistor R1 recommendation</p></entry><entry><p>03/13/25 04:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</p></entry><entry><p>Removed min length notes as it has been covered in segment length section.</p></entry><entry><p>06/06/25 12:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</p></entry><entry><p>Added min length total</p></entry><entry><p>06/04/25 08:25 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI - HDMI Retimer 12G Topology - Tx, Pre-Channel</p></entry><entry><p>max length segment note updated</p></entry><entry><p>09/24/25 10:19 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - HDMI - HDMI Retimer 12G Topology - Tx, Pre-Channel</p></entry><entry><p>category changed</p></entry><entry><p>04/24/25 09:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI - HDMI Retimer 12G Topology - Tx, Pre-Channel</p></entry><entry><p>Re-timer pre-channel length updated</p></entry><entry><p>03/06/25 06:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4</p></entry><entry><p>update general guideline </p></entry><entry><p>06/05/25 01:54 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4</p></entry><entry><p>update general guideline</p></entry><entry><p>06/05/25 01:33 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4</p></entry><entry><p>Rename (Placeholder) TCP TBT4 to TCP TBT4.</p></entry><entry><p>11/12/24 09:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash</p></entry><entry><p>Updates segment length and total max length</p></entry><entry><p>01/22/25 04:03 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction, latest simulation method show length reduction on surface routing, 90% inner layer routing remain unchange</p></entry><entry><p>09/25/25 02:46 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl on bo</p></entry><entry><p>07/15/25 09:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl on bo</p></entry><entry><p>07/15/25 09:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note</p></entry><entry><p>06/05/25 01:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note</p></entry><entry><p>06/05/25 01:58 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>amend max length note</p></entry><entry><p>04/24/25 06:43 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>amend max length note</p></entry><entry><p>04/24/25 06:43 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>Thin PCB</p></entry><entry><p>04/24/25 03:45 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Thin PCB, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</p></entry><entry><p>Thin PCB</p></entry><entry><p>04/24/25 03:45 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>Length reduction, new simulation method show length reduction on surface routing. 90% inner routing remain unchange</p></entry><entry><p>09/25/25 02:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl on bo</p></entry><entry><p>07/15/25 09:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl on bo</p></entry><entry><p>07/15/25 09:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note </p></entry><entry><p>06/05/25 01:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length segment note </p></entry><entry><p>06/05/25 01:57 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>amend max length note</p></entry><entry><p>04/24/25 06:22 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>amend max length note</p></entry><entry><p>04/24/25 06:22 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>remove PML length</p></entry><entry><p>04/24/25 03:38 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>remove PML length</p></entry><entry><p>04/24/25 03:38 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>remove PML length</p></entry><entry><p>04/24/25 03:38 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>remove PML length</p></entry><entry><p>04/24/25 03:38 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>04/23/25 10:48 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>04/23/25 10:48 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>04/23/25 10:48 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>04/23/25 10:48 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>04/23/25 10:48 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>04/23/25 10:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>03/19/25 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>03/19/25 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>03/19/25 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>03/19/25 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>03/19/25 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>03/19/25 09:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length</p></entry><entry><p>01/22/25 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length</p></entry><entry><p>01/22/25 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length</p></entry><entry><p>01/22/25 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length</p></entry><entry><p>01/22/25 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length</p></entry><entry><p>01/22/25 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology - Mainstream, Mid Loss (ML), Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length</p></entry><entry><p>01/22/25 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Removed as covered in main section.</p></entry><entry><p>06/06/25 08:23 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated resistor values</p></entry><entry><p>04/18/25 08:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated R1 and R2 value</p></entry><entry><p>03/19/25 08:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated resistor values based on most recent simulation results</p></entry><entry><p>03/19/25 06:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology</p></entry><entry><p>Update topology diagram and corrected MRTS</p></entry><entry><p>09/23/25 07:56 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology - Rx</p></entry><entry><p>Changed Tline type from Mainstream to None as guidelines apply to both mainstream and thin</p></entry><entry><p>04/24/25 09:41 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated with reduced max channel length</p></entry><entry><p>04/21/25 10:36 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Fixed a few naming convention issues</p></entry><entry><p>03/19/25 12:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0</p></entry><entry><p>update PN length matching </p></entry><entry><p>03/19/25 07:08 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0</p></entry><entry><p>UFS is a POR IO in NVL-UH.</p></entry><entry><p>10/11/24 06:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Power Plane Routing Guidelines</p></entry><entry><p>Updated design guidelines for section Memory Power Plane Routing Guidelines</p></entry><entry><p>08/13/25 08:09 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Memory Power Plane Routing Guidelines</p></entry><entry><p>Added recommendation to embed memory power planes </p></entry><entry><p>04/17/25 02:24 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External With Retimer Topology - Rx,Tx</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction, latest simulation method show length reduction</p></entry><entry><p>09/25/25 02:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>add dsl on bo</p></entry><entry><p>07/15/25 09:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update max length note</p></entry><entry><p>06/05/25 01:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>BO length amendment </p></entry><entry><p>06/03/25 07:06 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>update material and length</p></entry><entry><p>01/22/25 08:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT5 (Post-Channel)</p></entry><entry><p>Created for PDS Cloud purposes.</p></entry><entry><p>09/18/25 01:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP AUX</p></entry><entry><p>Rename Type-C AUX to TCP AUX.</p></entry><entry><p>11/12/24 09:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP AUX</p></entry><entry><p>Rename Type-C AUX to TCP AUX.</p></entry><entry><p>11/12/24 09:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology - Rx,Tx</p></entry><entry><p>add max length note</p></entry><entry><p>09/25/25 03:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology - Rx,Tx</p></entry><entry><p>update MR length to max length, align with Ekit direction</p></entry><entry><p>09/24/25 11:42 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology - Rx,Tx</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology - Rx,Tx</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:11 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Electromagnetic Compatibility - EMC ESD Considerations - ESD Sensitive Net Mitigation</p></entry><entry><p>Added FORCEPR# and RTC as ESD sensitive net</p></entry><entry><p>04/11/25 03:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Move Min Length requirement to min length section. </p></entry><entry><p>09/19/25 03:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated max total length notes</p></entry><entry><p>01/16/25 08:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Removed min length notes as it is covered in Segment Length section</p></entry><entry><p>09/24/25 07:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Update 4-Load Branch topology diagram to change R to FET/MUX branch to R1</p></entry><entry><p>09/19/25 02:49 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>update SPI0_CS0 to SPI0_CS[0:1].</p></entry><entry><p>07/17/25 07:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Update Option 2 for Flash device recommendation</p></entry><entry><p>07/10/25 09:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>MRTS for all the topologies</p></entry><entry><p>05/15/25 09:58 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Added MRTS feature</p></entry><entry><p>05/13/25 01:42 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Updated R1 notes</p></entry><entry><p>04/24/25 03:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Fast Mode (400 kHz)</p></entry><entry><p>Remove SMBus.</p></entry><entry><p>05/29/25 08:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UART - UART2 1-Load (Device Down) Topology</p></entry><entry><p>Updated CPU drive strength per BRI/RGI setting</p></entry><entry><p>06/03/25 05:24 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 2 Device Down Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:29 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:13 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:13 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP DP AUX - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>Changed Category to none - applies to both thin and mainstream</p></entry><entry><p>04/24/25 08:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</p></entry><entry><p>Update min lenght</p></entry><entry><p>09/23/25 07:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</p></entry><entry><p>Update component restriction table.</p></entry><entry><p>01/22/25 08:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</p></entry><entry><p>Updates max length for BP with MUX topology</p></entry><entry><p>01/22/25 07:14 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</p></entry><entry><p>Remove PML material. split segment length detail. </p></entry><entry><p>01/22/25 04:28 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with MUX Topology - Rx,Tx</p></entry><entry><p>Remove PML material. split segment length detail. </p></entry><entry><p>01/22/25 04:28 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology - Rx,Tx</p></entry><entry><p>0.5 inch reduction due to NVL-P PKG length increment</p></entry><entry><p>10/08/24 03:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink - SMLink Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/04/25 02:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink - SMLink Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>05/29/25 11:28 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SMLink - SMLink Topology</p></entry><entry><p>Remove SMBus.</p></entry><entry><p>05/29/25 08:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Removed min length notes as it is covered in Segment Length section</p></entry><entry><p>09/24/25 07:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</p></entry><entry><p>Added CPHY to topology name</p></entry><entry><p>10/23/24 03:15 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</p></entry><entry><p>Changed speed</p></entry><entry><p>10/23/24 03:06 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</p></entry><entry><p>Removed as covered in main section.</p></entry><entry><p>06/06/25 08:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</p></entry><entry><p>Added min length notes</p></entry><entry><p>06/04/25 08:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Removed min length notes as it is covered in Segment Length section</p></entry><entry><p>09/24/25 07:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>update SPI0_CS0 to SPI0_CS[0:1].</p></entry><entry><p>07/17/25 07:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Update Option2 Flash device recommendation and corrected R2 value.</p></entry><entry><p>07/10/25 09:18 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated with reduced max channel length</p></entry><entry><p>04/21/25 10:37 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</p></entry><entry><p>Added signal name</p></entry><entry><p>05/21/25 08:50 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Rx,Tx</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:06 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Rx,Tx</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:35 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:29 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</p></entry><entry><p>Updated with reduced max channel length</p></entry><entry><p>04/21/25 10:38 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:39 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</p></entry><entry><p>update solution space</p></entry><entry><p>03/19/25 02:20 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS 4.0 - UFS 4.0 Gear 5 Device Down Topology - Rx,Tx</p></entry><entry><p>remove length on 0.2 PDG</p></entry><entry><p>12/16/24 04:17 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash</p></entry><entry><p>Updates R1 value. 100MHz and 76.8MHz can have the same R1</p></entry><entry><p>01/22/25 03:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash</p></entry><entry><p>Updated 100MHz device drive strength</p></entry><entry><p>01/15/25 03:14 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</p></entry><entry><p>Update topology diagram. Remove BC1.2 charger and power switch support</p></entry><entry><p>09/23/25 08:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</p></entry><entry><p>Added type-c with MUX topology</p></entry><entry><p>01/22/25 07:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with MUX Topology</p></entry><entry><p>Added type-c with MUX topology</p></entry><entry><p>01/22/25 07:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SCL</p></entry><entry><p>Updated ext PU and int PU</p></entry><entry><p>03/20/25 02:40 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Device Down Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:23 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Device Down Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen 4 Device Down Topology - Rx,Tx</p></entry><entry><p>0.5 inch reduction due to NVL-P PKG length increment</p></entry><entry><p>10/08/24 03:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 5</p></entry><entry><p>Add TX-TX &amp; RX-RX length match to meet SNPS spec compliance</p></entry><entry><p>06/17/25 01:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash</p></entry><entry><p>Updates segment length and total max length</p></entry><entry><p>01/22/25 03:54 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:08 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:08 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</p></entry><entry><p>remove material</p></entry><entry><p>01/22/25 10:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer with Internal Cable Topology - Rx,Tx, Post-Channel</p></entry><entry><p>remove material</p></entry><entry><p>01/22/25 10:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</p></entry><entry><p>Correction made for USB3.2 part recommendation</p></entry><entry><p>05/16/25 03:11 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</p></entry><entry><p>Updated entire table - changed reference part for HDMI and removed interfaces that are not applicable to NVL-H</p></entry><entry><p>01/02/25 05:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology - Rx,Tx</p></entry><entry><p>add max length note</p></entry><entry><p>09/25/25 02:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology - Rx,Tx</p></entry><entry><p>update max length to align with Hx</p></entry><entry><p>09/24/25 11:35 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology - Rx,Tx</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology - Rx,Tx</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</p></entry><entry><p>Updated tline type and M1 length and max length</p></entry><entry><p>03/19/25 01:35 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</p></entry><entry><p>Updated with reduced max channel length</p></entry><entry><p>04/21/25 10:36 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Removed min length notes as it is covered in segment length section</p></entry><entry><p>06/04/25 04:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated typo on signal netname for R1 and R2 notes</p></entry><entry><p>06/04/25 04:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</p></entry><entry><p>MRTS Update with Device to CPU topology</p></entry><entry><p>05/27/25 11:21 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</p></entry><entry><p>MRTS update for this topology</p></entry><entry><p>05/23/25 08:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</p></entry><entry><p>update diagram to latest format</p></entry><entry><p>01/22/25 04:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</p></entry><entry><p>update contents</p></entry><entry><p>01/22/25 04:20 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash</p></entry><entry><p>Updates segment length and total length</p></entry><entry><p>01/22/25 03:49 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Mainstream, Mid Loss (ML), ALERT, MISC, All</p></entry><entry><p>ALERT signal updated</p></entry><entry><p>09/22/25 01:30 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology - Rx,Tx</p></entry><entry><p>add max length note</p></entry><entry><p>09/25/25 02:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology - Rx,Tx</p></entry><entry><p>update MR length to max length number to align with EKit direction</p></entry><entry><p>09/24/25 11:41 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology - Rx,Tx</p></entry><entry><p>remove pcb stackup category</p></entry><entry><p>04/24/25 03:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology - Rx,Tx</p></entry><entry><p>update max length</p></entry><entry><p>03/19/25 08:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</p></entry><entry><p>Added guideline for microstrip routing near connector</p></entry><entry><p>08/04/25 04:08 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Thin PCB, Premium Mid Loss (PML), RESET, MISC, All</p></entry><entry><p>Updated for thin PCB</p></entry><entry><p>04/24/25 01:28 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</p></entry><entry><p>Added DDR5 SODIMM/CSODIMM into the variant. </p></entry><entry><p>09/10/25 05:35 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML), For DDR5 SODIMM/CSODIMM &amp; LPDDR5/x LPCAMM2</p></entry><entry><p>Updated the variant for LPDDR5/x LPCAMM2</p></entry><entry><p>10/09/24 09:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>Added min length total</p></entry><entry><p>06/04/25 06:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines</p></entry><entry><p>Splited Graphic &amp; NPU power Planes RFI Design Guidelines section</p></entry><entry><p>08/21/25 03:20 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 06:04 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:34 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP USB 3.2 Type-A</p></entry><entry><p>Rename Type-C USB to TCP USB.</p></entry><entry><p>11/12/24 09:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Removed as covered in main section.</p></entry><entry><p>06/06/25 08:20 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Updated resistor values to match 1-load AIC solution</p></entry><entry><p>04/18/25 06:15 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</p></entry><entry><p>Added DPHY to topology name</p></entry><entry><p>10/23/24 03:20 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</p></entry><entry><p>Updated tline type, M1 and M2 segment length, max length total and its note</p></entry><entry><p>03/19/25 02:00 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - CATERR# - CATERR# Topology</p></entry><entry><p>Update power rail name in topology diagram</p></entry><entry><p>04/22/25 04:42 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Device Down Topology - Rx,Tx</p></entry><entry><p>Update max length</p></entry><entry><p>09/04/25 02:50 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen 3 Device Down Topology - Rx,Tx</p></entry><entry><p>same total length for all PCB type</p></entry><entry><p>04/23/25 08:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</p></entry><entry><p>Updated signal netname</p></entry><entry><p>06/04/25 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</p></entry><entry><p>Updated Island note and TS for DATA</p></entry><entry><p>03/19/25 01:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Removed min length notes as it is covered in Segment Length section</p></entry><entry><p>09/24/25 07:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</p></entry><entry><p>MRTS for all loads</p></entry><entry><p>05/15/25 08:48 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</p></entry><entry><p>MRTS for 3 load</p></entry><entry><p>05/15/25 08:21 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</p></entry><entry><p>Removed min length notes as covered in segment length section.</p></entry><entry><p>06/04/25 04:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</p></entry><entry><p>Update MRTS for this topology</p></entry><entry><p>05/23/25 07:55 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</p></entry><entry><p>consider add back 2 load branch after cannot merged with 2 load daisy chain</p></entry><entry><p>04/23/25 02:08 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - (Internal Only) TCP TBT4 Hayden Bridge Retimer with Internal Cable Topology - Rx,Tx, Pre-Channel</p></entry><entry><p>length reduction, latest simulation method show length reduction</p></entry><entry><p>09/25/25 10:46 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</p></entry><entry><p>Renamed the topology from "TCP TBT4 Retimer Topology" to "TCP TBT4 June Bridge Retimer Topology".</p></entry><entry><p>09/17/25 07:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</p></entry><entry><p>Renamed the topology from "TCP TBT4 Retimer Topology" to "TCP TBT4 June Bridge Retimer Topology".</p></entry><entry><p>09/17/25 07:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</p></entry><entry><p>replace RBR to JBR</p></entry><entry><p>07/01/25 08:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</p></entry><entry><p>replace RBR to JBR</p></entry><entry><p>07/01/25 08:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</p></entry><entry><p>add MRTS</p></entry><entry><p>06/04/25 03:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</p></entry><entry><p>add MRTS</p></entry><entry><p>06/04/25 03:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</p></entry><entry><p>note amendment : Retimer change to RBR</p></entry><entry><p>03/21/25 03:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</p></entry><entry><p>note amendment : Retimer change to RBR</p></entry><entry><p>03/21/25 03:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</p></entry><entry><p>update notes and via count</p></entry><entry><p>03/19/25 09:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - TCP TBT4 - TCP TBT4 June Bridge Retimer Topology</p></entry><entry><p>update notes and via count</p></entry><entry><p>03/19/25 09:51 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated TCP TBT4 and TCP TBT5 MR DSL L5/L6 spacing (S - ES) from 375um to 450um and (S - Non-ES) from 375m to 500um.</p></entry><entry><p>08/20/25 02:12 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated CNVio3 signal spacing guideline in notes section..</p></entry><entry><p>08/11/25 11:11 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated CNVio3 BO MS L1/L10 &amp; SL L3/L6/L8 spacing (S - ES and S - Non-ES) from 200um to 375um and 300um to 375um. Updated CNVio3 MR MS L1/L10 spacing (S - ES and S - Non-ES) from 375um to 800um and 600um to 800um. Updated CNVio3 MR SL L3/L6 spacing (S - Non-ES) from 640um to 375um.</p></entry><entry><p>08/11/25 10:49 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added HDMI (Post-Channel) geometry and spec. </p></entry><entry><p>01/20/25 11:21 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated the routing layers to match the T3 10L stackup with DSL L5 and L6, and SL L3.</p></entry><entry><p>12/13/24 09:43 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Add CNVio3 to MS L1 and L8 as the BO and BI length are meeting the EMI/RFI guidance. Add Type-C TBT+USB+DP to DSL L3 and L4 as we are keeping the DSL topology length to allow IPDS having DSL option to support customer out of PDG guidelines.</p></entry><entry><p>10/17/24 10:43 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added UFS into the Tline Spec. Remove CNVio2 as it is not POR in NVL-UH. Remove CNVio3 from MS L1 and L10, due to EMI concern so not preferred to be routed on the surface layer. Remove Type-C TBT+USB+DP from DSL L3 and L4 due as it doesn’t meet the max via stub length requirement. Updated Type-C TBT+USB+DP spacing from 500um to 750um for MS L1 and L10. Merge the IO with same trace geometry and electrical spec into same grouping.</p></entry><entry><p>10/10/24 07:02 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Add eUSB2V2 internal tline spec</p></entry><entry><p>03/19/25 05:29 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Clean up Tline Spec with LPCAMM tables removal for T3 10L stackup</p></entry><entry><p>01/22/25 12:07 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Clean up the Tline Spec with LPCAMM tables removal for T3 10L stackup</p></entry><entry><p>01/21/25 11:04 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</p></entry><entry><p>Document moved</p></entry><entry><p>09/10/25 04:23 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</p></entry><entry><p>Document moved</p></entry><entry><p>09/10/25 04:10 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</p></entry><entry><p>Document moved</p></entry><entry><p>01/22/25 11:33 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</p></entry><entry><p>Document moved</p></entry><entry><p>09/10/25 04:23 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</p></entry><entry><p>Document moved</p></entry><entry><p>09/10/25 04:10 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</p></entry><entry><p>Document moved</p></entry><entry><p>01/22/25 11:33 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</p></entry><entry><p>Document moved</p></entry><entry><p>09/10/25 04:23 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</p></entry><entry><p>Document moved</p></entry><entry><p>09/10/25 04:10 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory, Internal)</p></entry><entry><p>Document moved</p></entry><entry><p>01/22/25 11:33 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated the MR DATA spacing for eSPI from 250um to 125um for MS and SL.</p></entry><entry><p>06/30/25 10:13 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated the routing layers to match the T3 10L stackup with DSL L5 and L6, and SL L3.</p></entry><entry><p>12/13/24 09:26 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Added UFS Reference Clock into the Tline Spec.</p></entry><entry><p>10/10/24 01:51 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated TCP TBT4 and TCP TBT5 MR DSL L5/L6 spacing (S - ES) from 375um to 450um and (S - Non-ES) from 375m to 500um.</p></entry><entry><p>08/20/25 02:15 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated CNVio3 signal spacing guideline in notes section.</p></entry><entry><p>08/11/25 11:11 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated CNVio3 BO MS L1/L10 &amp; SL L3/L6/L8 spacing (S - ES and S - Non-ES) from 200um to 375um and 300um to 375um. Updated CNVio3 MR MS L1/L10 spacing (S - ES and S - Non-ES) from 375um to 800um and 600um to 800um. Updated CNVio3 MR SL L3/L6 spacing (S - Non-ES) from 500um to 375um.</p></entry><entry><p>08/11/25 10:55 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>First revision.</p></entry><entry><p>03/02/25 10:44 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Add eUSB2V2 internal tline spec</p></entry><entry><p>03/19/25 05:31 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>Updated Notes section</p></entry><entry><p>04/16/25 05:54 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated Byte to Byte Numbers</p></entry><entry><p>04/23/25 06:49 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated TS and K values</p></entry><entry><p>04/20/25 06:38 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Added ND x32 Type-3 Trace Spacing setting</p></entry><entry><p>04/16/25 07:51 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Updated Outer and Inner TW/TS </p></entry><entry><p>04/20/25 06:34 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Added Tline Spec for MD x32 Type-3 Thin PCB</p></entry><entry><p>04/16/25 08:01 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated the MR DATA spacing for eSPI from 250um to 125um for MS and SL.</p></entry><entry><p>06/30/25 10:13 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 10L, Thin PCB, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>First revision.</p></entry><entry><p>03/02/25 10:47 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated CNVio3 signal spacing guideline in notes section.</p></entry><entry><p>08/11/25 11:12 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated CNVio3 BO MS L1/L10 &amp; SL L3/L6/L8 spacing (S - ES and S - Non-ES) from 200um to 375um and 300um to 375um. Updated CNVio3 MR MS L1/L10 spacing (S - ES and S - Non-ES) from 375um to 800um and 550um to 800um. Updated CNVio3 MR SL L3/L8 spacing (S - Non-ES) from 550um to 375um. Updated CNVio3 MR SL L6 spacing (S - Non-ES) from 640um to 375um.</p></entry><entry><p>08/11/25 11:04 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added HDMI (Post-Channel) geometry and spec. </p></entry><entry><p>01/20/25 11:21 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Updated the PCIe4 and PCIe5 MR SL L6  S -ES from 230um to 250um. Add CNVio3 to MS L1 and L10 as the BO and BI length are meeting the EMI/RFI guidance.</p></entry><entry><p>10/17/24 12:00 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</p></entry><entry><p>Added UFS into the Tline Spec. Remove CNVio2 as it is not POR in NVL-UH. Remove CNVio3 from MS L1 and L10, due to EMI concern so not preferred to be routed on the surface layer. Updated Type-C TBT+USB+DP spacing from 500um to 750um for MS L1 and L10. Merge the IO with same trace geometry and electrical spec into same grouping.</p></entry><entry><p>10/10/24 10:25 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Add BO MS tline spec for all signal groups as internal guideline.</p></entry><entry><p>03/28/25 09:28 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Add eUSB2V2 tline spec as internal guideline</p></entry><entry><p>03/19/25 05:33 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Updated TW/TS for T4 </p></entry><entry><p>04/23/25 08:44 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Updated Tline spec for DQ neckdown BO segment</p></entry><entry><p>03/10/25 11:04 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated the MR DATA spacing for eSPI from 250um to 125um for MS and SL.</p></entry><entry><p>06/30/25 10:13 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</p></entry><entry><p>Added UFS Reference Clock into the Tline Spec.</p></entry><entry><p>10/10/24 03:43 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Added CSI CPHY BO and MR geometry and spec.</p></entry><entry><p>09/04/25 12:48 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>•	Updated TCP TBT4 and TCP TBT5 MR DSL L3 spacing (S - ES) from 375um to 450um and (S - Non-ES) from 375m to 500um.</p></entry><entry><p>08/22/25 02:39 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Updated CNVio3 signal spacing guideline in notes section..</p></entry><entry><p>08/11/25 11:11 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Updated CNVio3 MR MS L1/L8 spacing (S - ES and S - Non-ES) from 375um to 800um and 600um to 800um. Updated CNVio3 MR SL L3/L6 spacing (S - Non-ES) from 640um to 375um.</p></entry><entry><p>08/11/25 10:48 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Updated CNVio3 BO MS L1/L8 &amp; SL L3/L6 spacing (S - ES and S - Non-ES) from 200um to 375um and 300um to 375um. Updated CNVio3 MR MS L1/L8 spacing (S - ES and S - Non-ES) from 375um to 800um and 600um to 800um. Updated CNVio3 MR SL L3/L6 spacing (S - Non-ES) from 640um to 375um.</p></entry><entry><p>08/11/25 10:37 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Updated DSL L4 trace geometry and specs for all signal groups.</p></entry><entry><p>01/26/25 08:34 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Added HDMI (Post-Channel) geometry and spec. </p></entry><entry><p>01/20/25 11:21 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Added TBT5 into the Tline Spec</p></entry><entry><p>01/06/25 03:34 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Updated the PCIe5 MR DSL L3 S - ES from 375um to 450um and S - Non-ES from 500um to 600um. Add CNVio3 to MS L1 and L8 as the BO and BI length are meeting the EMI/RFI guidance. Add Type-C TBT+USB+DP from DSL L3 and L4 as we are keeping the DSL topology length to allow IPDS having DSL option to support customer out of PDG guidelines.</p></entry><entry><p>10/17/24 10:29 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Added UFS into the Tline Spec. Remove CNVio2 as it is not POR in NVL-UH. Remove CNVio3 from MS L1 and L8, due to EMI concern so not preferred to be routed on the surface layer. Remove Type-C TBT+USB+DP from DSL L3 and L4 due as it doesn’t meet the max via stub length requirement. Updated Type-C TBT+USB+DP spacing from 500um to 750um for MS L1 and L8. Merge the IO with same trace geometry and electrical spec into same grouping.</p></entry><entry><p>10/10/24 07:15 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Added UFS into the Tline Spec. Remove CNVio3 from MS L1 and L8, due to EMI concern so not preferred to be routed on the surface layer. Remove Type-C TBT+USB+DP from DSL L3 and L4 due as it doesn’t meet the max via stub length requirement. Updated Type-C TBT+USB+DP spacing from 500um to 750um for MS L1 and L10. Merge the IO with same trace geometry and electrical spec into same grouping.</p></entry><entry><p>10/10/24 03:38 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential)</p></entry><entry><p>Added UFS into the Tline Spec. Remove CNVio3 from MS L1 and L8, due to EMI concern so not preferred to be routed on the surface layer. Remove Type-C TBT+USB+DP from DSL L3 and L4 due as it doesn’t meet the max via stub length requirement. Updated Type-C TBT+USB+DP spacing from 500um to 750um for MS L1 and L8. Merge the IO with same trace geometry and electrical spec into same grouping.</p></entry><entry><p>10/09/24 11:32 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Differential, Internal)</p></entry><entry><p>Update eUSB2V2 tline spec</p></entry><entry><p>03/18/25 09:23 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>Addeed WCK on Layer 5</p></entry><entry><p>09/23/25 01:21 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</p></entry><entry><p>Added ALERT notes</p></entry><entry><p>09/22/25 01:11 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</p></entry><entry><p>Document moved</p></entry><entry><p>09/10/25 04:08 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Notes</p></entry><entry><p>Document moved</p></entry><entry><p>01/22/25 11:32 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Updated K values</p></entry><entry><p>09/22/25 01:02 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Document moved</p></entry><entry><p>09/10/25 04:08 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Document moved</p></entry><entry><p>01/22/25 11:32 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Added TW for RESET and ALERT signals</p></entry><entry><p>09/22/25 11:48 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Document moved</p></entry><entry><p>09/10/25 04:08 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Document moved</p></entry><entry><p>01/22/25 11:32 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Added a note that CPU Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</p></entry><entry><p>07/15/25 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Updated the MR DATA spacing for eSPI from 250um to 125um for MS and SL.</p></entry><entry><p>06/30/25 10:13 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) - Tline Spec (Single Ended)</p></entry><entry><p>Added UFS Reference Clock into the Tline Spec.</p></entry><entry><p>10/09/24 10:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents</p></entry><entry><p>Changed diagrams and PIBOM</p></entry><entry><p>01/16/25 02:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings</p></entry><entry><p>Changed cap value in LC filter connecting to VCCPRIM_IO_FLTR</p></entry><entry><p>07/31/25 10:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings</p></entry><entry><p>Updated the snapshots</p></entry><entry><p>06/03/25 02:50 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings</p></entry><entry><p>rev0p5 layout and decap placement</p></entry><entry><p>03/19/25 12:05 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings</p></entry><entry><p>Update the decap table as per PIBOM </p></entry><entry><p>01/22/25 10:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings (Internal)</p></entry><entry><p>Changed cap value in LC filter connecting to VCCPRIM_IO_FLTR</p></entry><entry><p>07/31/25 10:17 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings (Internal)</p></entry><entry><p>Updated the snapshots</p></entry><entry><p>06/03/25 02:52 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings (Internal)</p></entry><entry><p>rev0p5 update for layout and decap recommendation</p></entry><entry><p>03/19/25 12:02 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T4 PCB) - Settings (Internal)</p></entry><entry><p>Update the decap table as per PIBOM</p></entry><entry><p>01/22/25 10:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</p></entry><entry><p>Changed all diagrams and PIBOM</p></entry><entry><p>09/24/25 09:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H484/T3/0.8mm &amp; 0.9mm PCB) - Settings</p></entry><entry><p>Changed diagrams and PIBOM</p></entry><entry><p>01/16/25 01:58 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T3 PCB) - Settings</p></entry><entry><p>Decoupling solution and Reference Layout Design Diagrams updated</p></entry><entry><p>04/22/25 10:24 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T3 PCB) - Settings (Internal)</p></entry><entry><p>Reference design updated</p></entry><entry><p>04/22/25 10:28 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T3 PCB) - Settings (Internal)</p></entry><entry><p>Decoupling solution and reference design diagrams updated</p></entry><entry><p>04/22/25 10:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</p></entry><entry><p>Updated design note and design diagrams</p></entry><entry><p>09/24/25 03:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</p></entry><entry><p>Updated BOM solution &amp; layout diagrams to enable RVP 04 validation on T4 boards across P &amp; HX SKUs</p></entry><entry><p>06/03/25 11:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</p></entry><entry><p>Updated layout design diagrams</p></entry><entry><p>03/20/25 12:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings</p></entry><entry><p>Updated design notes</p></entry><entry><p>03/20/25 12:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</p></entry><entry><p>Updated design notes &amp; diagrams with latest details</p></entry><entry><p>09/18/25 09:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</p></entry><entry><p>Uploaded P-T4 details</p></entry><entry><p>09/18/25 07:17 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</p></entry><entry><p>Removed notes &amp; diagrams which is a duplicate of external PDG requirements &amp; Put up note to refer to external PDG</p></entry><entry><p>04/24/25 08:31 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</p></entry><entry><p>Removed notes &amp; diagrams which is a duplicate of external PDG requirements &amp; Put up note to refer to external PDG</p></entry><entry><p>04/24/25 08:25 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</p></entry><entry><p>Updated layout design diagrams</p></entry><entry><p>03/20/25 12:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T4 PCB) - Settings (Internal)</p></entry><entry><p>Updated design notes</p></entry><entry><p>03/20/25 12:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T4 PCB) - Settings</p></entry><entry><p>Reference Layout design diagram updated</p></entry><entry><p>05/23/25 08:10 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T4 PCB) - Settings</p></entry><entry><p>reference design diagrams updated</p></entry><entry><p>04/23/25 07:49 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T4 PCB) - Settings (Internal)</p></entry><entry><p>Reference design diagrams updated</p></entry><entry><p>04/23/25 07:48 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T3 PCB) - Settings</p></entry><entry><p>Reference Layout Design Diagrams updated</p></entry><entry><p>04/22/25 10:30 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (T3 PCB) - Settings (Internal)</p></entry><entry><p>Reference design diagrams updated</p></entry><entry><p>04/22/25 10:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</p></entry><entry><p>Changed all diagrams and PIBOM</p></entry><entry><p>09/24/25 09:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T3/0.8mm &amp; 0.9mm PCB) - Settings</p></entry><entry><p>Changed diagrams and PIBOM</p></entry><entry><p>01/16/25 02:36 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2 - Settings</p></entry><entry><p>Decoupling solution diagrams updated</p></entry><entry><p>04/23/25 06:48 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2 - Settings (Internal)</p></entry><entry><p>Reference design notes and snapshots updated</p></entry><entry><p>04/23/25 06:49 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</p></entry><entry><p>updated snapshots and rail name</p></entry><entry><p>04/23/25 06:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</p></entry><entry><p>updated images </p></entry><entry><p>03/19/25 01:28 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</p></entry><entry><p>updated notes</p></entry><entry><p>03/19/25 09:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</p></entry><entry><p>updated snapshots</p></entry><entry><p>03/19/25 09:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</p></entry><entry><p>updated notes and images</p></entry><entry><p>03/18/25 09:18 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</p></entry><entry><p>updated snapshots and rail name</p></entry><entry><p>04/23/25 07:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</p></entry><entry><p>updated images</p></entry><entry><p>03/19/25 01:28 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</p></entry><entry><p>updated notes </p></entry><entry><p>03/19/25 09:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</p></entry><entry><p>updated snapshots</p></entry><entry><p>03/19/25 09:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</p></entry><entry><p>updated notes and images</p></entry><entry><p>03/18/25 09:19 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB) - Settings</p></entry><entry><p>Reference diagrams updated</p></entry><entry><p>06/03/25 07:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB) - Settings (Internal)</p></entry><entry><p>Reference Diagrams added</p></entry><entry><p>06/03/25 07:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 (T3 PCB) - Settings (Internal)</p></entry><entry><p>Reference design updated</p></entry><entry><p>06/03/25 07:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</p></entry><entry><p>Changed diagram 2/3 and PIBOM</p></entry><entry><p>09/24/25 11:06 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings</p></entry><entry><p>Change all diagrams and PIBOM</p></entry><entry><p>09/24/25 09:29 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Changed everything</p></entry><entry><p>04/22/25 06:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Updated erb from hx</p></entry><entry><p>03/18/25 03:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-HX 0.6</p></entry><entry><p>03/18/25 03:41 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</p></entry><entry><p>Updated layout design diagrams to reflect optimized cap placement on platform</p></entry><entry><p>04/24/25 08:03 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</p></entry><entry><p>Updated Layout Design Diagrams</p></entry><entry><p>03/20/25 12:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</p></entry><entry><p>Updated Layout Design Diagrams</p></entry><entry><p>03/20/25 12:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</p></entry><entry><p>Updated design notes to match power rail electrical expectations</p></entry><entry><p>03/16/25 09:45 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</p></entry><entry><p>Updated design notes to match power rail electrical expectations</p></entry><entry><p>03/16/25 09:45 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</p></entry><entry><p>Updated decoupling notes</p></entry><entry><p>03/16/25 08:47 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings</p></entry><entry><p>Updated decoupling notes</p></entry><entry><p>03/16/25 08:47 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</p></entry><entry><p>Removed notes &amp; diagrams which is a duplicate of external PDG requirements &amp;Put up note to refer to external PDG</p></entry><entry><p>04/24/25 08:17 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</p></entry><entry><p>Updated Layout Design Diagrams</p></entry><entry><p>03/20/25 12:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</p></entry><entry><p>Updated Layout Design Diagrams</p></entry><entry><p>03/20/25 12:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</p></entry><entry><p>Updated design notes to match power rail electrical expectations</p></entry><entry><p>03/16/25 10:16 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (T3 PCB) - Settings (Internal)</p></entry><entry><p>Updated design notes to match power rail electrical expectations</p></entry><entry><p>03/16/25 10:16 PM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</p></entry><entry><p>updated snapshots</p></entry><entry><p>04/24/25 09:08 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</p></entry><entry><p>updated snapshots and rail name</p></entry><entry><p>04/23/25 06:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</p></entry><entry><p>updated notes and images</p></entry><entry><p>03/19/25 01:27 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</p></entry><entry><p>Updated images</p></entry><entry><p>03/19/25 09:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</p></entry><entry><p>updated images</p></entry><entry><p>03/19/25 05:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</p></entry><entry><p>updated design notes and cap info</p></entry><entry><p>03/18/25 08:44 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</p></entry><entry><p>updated snapshots</p></entry><entry><p>04/24/25 09:09 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</p></entry><entry><p>updated snapshots and rail name</p></entry><entry><p>04/23/25 06:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</p></entry><entry><p>updated notes and images</p></entry><entry><p>03/19/25 01:26 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</p></entry><entry><p>updated snapshots</p></entry><entry><p>03/19/25 09:11 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</p></entry><entry><p>updated design notes and cap info</p></entry><entry><p>03/18/25 08:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE(H404/T3/0.8mm PCB) - Settings (Internal)</p></entry><entry><p>Replacing original document from NVL-HX 0.6</p></entry><entry><p>03/14/25 07:29 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T4 PCB) - Settings</p></entry><entry><p>Decoupling solution and reference design diagrams updated</p></entry><entry><p>04/23/25 07:44 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (T4 PCB) - Settings (Internal)</p></entry><entry><p>Decoupling solution and reference design diagrams updated</p></entry><entry><p>04/23/25 07:47 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2 - Settings</p></entry><entry><p>Reference layout diagrams and decoupling solution updated</p></entry><entry><p>04/23/25 06:43 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2 - Settings (Internal)</p></entry><entry><p>reference design snapshot updated</p></entry><entry><p>04/23/25 06:46 AM</p></entry></row><row><entry><p>0.4</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2 - Settings (Internal)</p></entry><entry><p>Decoupling solution and reference design updated </p></entry><entry><p>04/23/25 06:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</p></entry><entry><p>Changed all diagrams and PIBOM</p></entry><entry><p>09/24/25 09:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</p></entry><entry><p>Changed all diagrams</p></entry><entry><p>06/05/25 10:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA(H12Xe/T4/0.8mm PCB) - Settings</p></entry><entry><p>Changed diagrams and PIBOM</p></entry><entry><p>01/16/25 02:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings</p></entry><entry><p>Changed cap value of LC filter connecting to VCCPRIM_IO_FLTR</p></entry><entry><p>07/31/25 10:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings</p></entry><entry><p>Updated all the snapshots</p></entry><entry><p>06/03/25 02:47 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings</p></entry><entry><p>Rev 0p5 layout and snapshots update</p></entry><entry><p>03/19/25 11:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings</p></entry><entry><p>Updating the decap table as per latest PIBOM</p></entry><entry><p>01/22/25 09:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</p></entry><entry><p>Changed cap value in LC filter connecting to VCCPRIM_IO_FLTR</p></entry><entry><p>07/31/25 10:15 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</p></entry><entry><p>Updated all the snapshots</p></entry><entry><p>06/03/25 02:48 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</p></entry><entry><p>Layout and decap images</p></entry><entry><p>03/19/25 11:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (T3 PCB) - Settings (Internal)</p></entry><entry><p>Update the decap table as per PIBOM</p></entry><entry><p>01/22/25 09:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Added VDD2 DDR5 (T3 PCB) to Type-3 8L 0.8mm and Type-3 10L 0.9mm.</p></entry><entry><p>09/10/25 10:19 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 03:26 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 03:12 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>RCOMP updated</p></entry><entry><p>05/22/25 01:09 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>RCOMP updated</p></entry><entry><p>05/22/25 12:53 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/21/25 03:44 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Update RCOMP</p></entry><entry><p>05/21/25 03:42 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Update RCOMP</p></entry><entry><p>05/16/25 01:55 PM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Add RCOMP</p></entry><entry><p>05/16/25 12:20 PM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Add RCOMP</p></entry><entry><p>05/16/25 12:18 PM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 04:35 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 04:00 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 03:49 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 03:41 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>RCOMP updated</p></entry><entry><p>05/22/25 01:10 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>RCOMP updated</p></entry><entry><p>05/22/25 12:52 AM</p></entry></row><row><entry><p /></entry><entry><p>RCOMP - RCOMP (Internal)</p></entry><entry><p>Update for RCOMP for internal validation</p></entry><entry><p>05/21/25 04:19 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Length Matching</p></entry><entry><p>CLK matching across channel</p></entry><entry><p>09/22/25 01:15 PM</p></entry></row></tbody></tgroup></table></body></topic>