<root><simulation><result_generated_time />2023-05-13 01:24:16<layer><layer_spec />{'B': 1, 'K': 960, 'C': 160, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7526400<total_data_size_element />{'W': 153600, 'I': 7840, 'O': 47040}<total_data_reuse />{'W': 49, 'I': 960.0, 'O': 160}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [196, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 7)]], [[('C', 4)], []], [], []]<I />[[], [[('C', 4), ('OY', 7)], [('OY', 7)]], [], []]<O />[[[('C', 4)], []], [[('OY', 7)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 5), ('C', 2), ('OX', 7), ('C', 2), ('C', 2)], [('K', 192), ('C', 5)], []]<I />[[('K', 5), ('C', 2), ('OX', 7), ('C', 2), ('C', 2), ('K', 192)], [('C', 5)], []]<O />[[('K', 5), ('C', 2), ('OX', 7), ('C', 2), ('C', 2)], [('K', 192), ('C', 5)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [49.0, 7, 1, 1], 'I': [1.0, 960.0, 1.0, 1.0], 'O': [4.0, 8, 5, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [320, 1228800, 1228800], 'I': [448, 439040, 439040], 'O': [280, 2634240, 2634240], 'O_partial': [280, 2634240, 0], 'O_final': [0, 0, 2634240]}<actual_mem_utilization_individual />{'W': [0.62, 0.04, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [0.55, 0.08, 0.0]}<actual_mem_utilization_shared />{'W': [0.62, 0.13, 0.0], 'I': [0.88, 0.13, 0.0], 'O': [0.55, 0.13, 0.0]}<effective_mem_size_bit />{'W': [160, 6400, 1228800], 'I': [448, 87808, 439040], 'O': [280, 2634240, 2634240], 'O_partial': [280, 2634240, 0], 'O_final': [0, 0, 2634240]}<total_unit_count />{'W': [196, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 49, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1075200, 153600], [153600, 153600], [153600, 0]]<I />[[1505280, 7840], [7840, 7840], [7840, 0]]<O />[[(1834560, 1881600), (235200, 188160)], [(188160, 235200), (47040, 0)], [(0, 47040), (0, 0)]]<O_partial />[[(1834560, 1881600), (235200, 188160)], [(188160, 235200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (47040, 0)], [(0, 47040), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[134400, 19200], [2400, 2400], [600, 0]]<I />[[188160, 980], [122, 122], [31, 0]]<O />[[(229320, 235200), (29400, 23520)], [(2940, 3675), (735, 0)], [(0, 184), (0, 0)]]<O_partial />[([229320, 235200], [29400, 23520]), ([2940, 3675], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [735, 0]), ([0, 184], [0, 0])]</mem_access_count_word><mac_count><active />7526400<idle />31795200</mac_count></basic_info><energy><total_energy />18045080.3<mem_energy_breakdown><W />[52.2, 475.6, 799.1]<I />[63.6, 24.3, 40.8]<O />[181.3, 728.3, 244.7]</mem_energy_breakdown><MAC_energy><active_MAC />16452710.4<idle_MAC />1589760.0<total />18042470.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1891<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.988<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />272063<latency_cycle_without_data_loading />268800<ideal_computing_cycle />268800<data_loading><load_cycle_total />3263<load_cycle_individual />{'W': [5, 2400, 0], 'I': [172, 858, 0]}<load_cycle_combined />{'W': 2400, 'I': 858}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-268799], [-263725, -266602], [-268800, -268800]], 'I': [[-268799], [-1092, -432], [-268800, -268800]], 'O': [[-268800], [-63360, -41280], [-263655, -267514]]}<mem_stall_cycle_shared />{'W': [[-268799], [-263725, 0], [0, 0]], 'I': [[-268799], [-1092, 0], [0, 0]], 'O': [[-268800], [-63360, -41280], [-263655, -267514]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [320, 1228800, 1228800], 'I': [448, 439040, 439040], 'O': [280, 2634240, 2634240], 'O_partial': [280, 2634240, 0], 'O_final': [0, 0, 2634240]}<data_size_each_level_total />{'W': [1280, 1228800, 1228800], 'I': [87808, 439040, 439040], 'O': [13720, 2634240, 2634240]}<loop_cycles_each_level />{'W': [280, 268800, 268800], 'I': [53760, 268800, 268800], 'O': [280, 268800, 268800]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [192, 1, 1], 'O': [4, 5, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 0.0], [1.6, 1.6], [1.6, 1.6]], 'O': [[8.0, 1.0], [49.0, 9.8], [9.8, 9.8]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 1.6], [313.6, 1.6], [1.6, 1.6]], 'O': [[8.0, 4.0], [196.0, 49.0], [49.0, 9.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 0]], 'I': [[8.0, 1.6], [313.6, 1.6], [1.6, 0]], 'O': [[8.0, 4.0], [196.0, 9.8], [9.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [524.0, 202.2], [6.2, 9.8]], 'I': [[8.0, 1.6], [524.0, 202.2], [6.2, 9.8]], 'O': [[8.0, 4.0], [524.0, 202.2], [6.2, 9.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 268800], [280, 280, 960], [268800, 268800, 1]], 'I': [[1, 1, 268800], [280, 53760, 5], [268800, 268800, 1]], 'O': [[1, 1, 268800], [70, 280, 960], [268800, 268800, 1]]}<trans_time_real />{'W': [[0, 1, 268800], [[5, 280, 960], [2, 280, 960]], [[2400, 268800, 1], [600, 268800, 1]]], 'I': [[0, 1, 268800], [[7, 53760, 5], [172, 53760, 5]], [[858, 268800, 1], [214, 268800, 1]]], 'O': [[0, 1, 268800], [[4, 280, 960], [27, 280, 960]], [[5145, 268800, 1], [1286, 268800, 1]]]}<single_stall_cycle />{'W': [[-1], [-275, -278], [-266400, -268200]], 'I': [[-1], [-273, -108], [-267942, -268586]], 'O': [[-1], [-66, -43], [-263655, -267514]]}<single_stall_count />{'W': [268799, 959, 0], 'I': [268799, 4, 0], 'O': [268800, 960, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4795, 0], 'I': [688, 0], 'O': [25920, 5145]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [5145, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-237397, -268800], [-242880, -263655]], 1: [[-268800, -268800], [-263655, -268800]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.5<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>