# CORDIC
## Design in RTL file
1. [Yolo Top works on FPGA](##Yolo-Top)

2. Test work on cellbase

3. matlab for TESBED and caculate delta

## Yolo Top

- 系統架構圖

![image](https://user-images.githubusercontent.com/97605863/202997122-d862c743-5413-4490-8203-e70f6ae453db.png)

- Top module輸入輸出介面

- Block Design

![image](https://user-images.githubusercontent.com/97605863/202997602-5382c8e9-5f31-44d7-be32-c88013301338.png)



