INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 02/Computer Organization and Degital Design/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 02/Computer Organization and Degital Design/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new/RCA_3_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3_sim
ERROR: [VRFC 10-719] formal port/generic <a0> is not declared in <rca_3> [D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new/RCA_3_sim.vhd:24]
ERROR: [VRFC 10-2666] formal port a has no actual or default value [D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new/RCA_3_sim.vhd:23]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new/RCA_3_sim.vhd:8]
INFO: [VRFC 10-240] VHDL file D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new/RCA_3_sim.vhd ignored due to errors
