============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 15 2024  11:18:48 pm
  Module:                 Reg
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (79 ps) Setup Check with Pin Qout_reg[24]/CK->D
          Group: clk
     Startpoint: (R) WEN
          Clock: (R) clk
       Endpoint: (F) Qout_reg[24]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      41                  
       Uncertainty:-      30                  
     Required Time:=     429                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     150                  
             Slack:=      79                  

Exceptions/Constraints:
  input_delay             200             alu_conv.sdc_4_line_7_416_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  WEN             -       -     R     (arrival)      1  1.1     0     0     200    (-,-) 
  drc_buf_sp343/Z -       A->Z  R     CLKBUF_X1      1  2.0     9    26     226    (-,-) 
  drc_bufs180/ZN  -       A->ZN F     INV_X1         1  6.0     8    13     240    (-,-) 
  drc_bufs178/ZN  -       A->ZN R     INV_X4        32 66.3    40    49     288    (-,-) 
  g84__2900/Z     -       S->Z  F     MUX2_X1        1  1.4    10    62     350    (-,-) 
  Qout_reg[24]/D  -       -     F     DFFR_X1        1    -     -     0     350    (-,-) 
#----------------------------------------------------------------------------------------

