# impl_icc2.tcl -- flujo de diseño fisico con IC Compiler II para
# alu_plus_sync (WIDTH=16), a partir de la netlist que deja synth_dc.tcl.
#
# Reescrito siguiendo el patron REAL del curso (setupv2.tcl +
# floorplanv2.tcl + physical_implementation_common.tcl del material de
# apoyo en Drive, proyecto anterior "ProyectoCPU_F") en vez de los
# placeholders genericos GF150nm/M31 de la primera version -- ver
# parte2/docs/00-estado.md. Libreria real: sky130_fd_sc_hd (SkyWater),
# capas li1/met1..met5 (NO metal5/metal6).
#
# COMO CORRERLO (en el servidor del curso, despues de synth_dc.tcl):
#   icc2_shell -f parte2/scripts/impl_icc2.tcl | tee parte2/reportes/impl_icc2.log

# ==================================================================
# 0. Rutas del PDK -- mismo AJUSTAR que synth_dc.tcl (confirmar $HOME
#    real de cuax en el servidor; la parte new_google_skywater/... es la
#    instalacion compartida del curso).
# ==================================================================
set DESIGN_REF_PATH "/home/cuax/bootcamp_data/ExamenFinal_ALU"  ;# AJUSTAR
set PDK_ROOT "${DESIGN_REF_PATH}/new_google_skywater/latest/pdk/synopsys/results"

set NDM_REFERENCE_LIB_DIRS "${PDK_ROOT}/lib/sky130_fd_sc_hd/ndm/sky130_fd_sc_hd.ndm"
set TECH_FILE               "${PDK_ROOT}/lib/sky130_fd_sc_hd/tech/milkyway/sky130_fd_sc_hd.tf"
set MAP_FILE                "${PDK_ROOT}/tech/star_rcxt/skywater130.mw2itf.map"
set TLUPLUS_MAX_FILE        "${PDK_ROOT}/tech/star_rcxt/skywater130.nominal.tluplus"
set TLUPLUS_MIN_FILE        "${PDK_ROOT}/tech/star_rcxt/skywater130.nominal.tluplus"

set MIN_ROUTING_LAYER "met1"
set MAX_ROUTING_LAYER "met5"

set_host_options -max_cores 8

foreach f [list $NDM_REFERENCE_LIB_DIRS $TECH_FILE $MAP_FILE $TLUPLUS_MAX_FILE $TLUPLUS_MIN_FILE] {
    if {![file exists $f]} {
        error "No existe: $f -- revisar DESIGN_REF_PATH/PDK_ROOT arriba"
    }
    puts "FOUND: $f"
}

# ==================================================================
# 1. Crear el bloque a partir de la netlist + sdc de Design Compiler
# ==================================================================
set ndm_design_library lib_icc2_alu_plus_sync
sh rm -rf $ndm_design_library

create_lib -technology $TECH_FILE -ref_libs $NDM_REFERENCE_LIB_DIRS $ndm_design_library

read_verilog ../netlist/alu_plus_sync_synth.v -top alu_plus_sync
read_sdc ../netlist/alu_plus_sync_synth.sdc

report_clocks
save_block -as constrained

# ==================================================================
# 2. Floorplan (version simplificada de floorplanv2.tcl: sin UPF/multi
#    dominio de alimentacion -- este bloque es un unico dominio VDD/VSS,
#    a diferencia del ProyectoCPU original)
# ==================================================================
set_attribute -name routing_direction [get_layer li1]  -value vertical
set_attribute -name routing_direction [get_layer met1] -value horizontal
set_attribute -name routing_direction [get_layer met2] -value vertical
set_attribute -name routing_direction [get_layer met3] -value horizontal
set_attribute -name routing_direction [get_layer met4] -value vertical
set_attribute -name routing_direction [get_layer met5] -value horizontal

# bloque chico (ALU de 16 bits + registros): utilizacion objetivo 0.55,
# igual punto de partida que floorplanv2.tcl -- AJUSTAR si DC/ICC2 se
# quejan de que no entra o queda muy suelto
initialize_floorplan \
    -core_utilization 0.55 \
    -shape R \
    -orientation N \
    -side_ratio {1 1} \
    -core_offset {6} \
    -flip_first_row true \
    -coincident_boundary true

set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER -max_routing_layer $MAX_ROUTING_LAYER
set_block_pin_constraints -self -allowed_layers {met2 met3 met4}

create_tap_cells \
    -lib_cell sky130_fd_sc_hd/sky130_fd_sc_hd__tap_1 \
    -pattern stagger \
    -distance 10

# malla de alimentacion basica VDD/VSS (met4/met5, igual que floorplanv2.tcl)
create_pg_mesh_pattern pg_mesh1 \
    -layers {{{horizontal_layer: met5} {width: 3} {spacing: minimum} {pitch: 50} {trim: true}}}
create_pg_mesh_pattern pg_mesh2 \
    -layers {{{vertical_layer: met4} {width: 3} {spacing: minimum} {pitch: 50} {trim: true}}}
create_pg_std_cell_conn_pattern std_pattern_1 -layers {met1}

set_pg_strategy pg_strategy1 -core -pattern {{pattern: pg_mesh1} {nets: {VSS VDD}}}
set_pg_strategy pg_strategy2 -core -pattern {{pattern: pg_mesh2} {nets: {VSS VDD}}}
set_pg_strategy pg_std_cell  -core -pattern {{pattern: std_pattern_1} {nets: {VSS VDD}}}
set_pg_strategy_via_rule pg_via_rule -via_rule {{intersection: all}{via_master: default}}

set_app_options -name plan.pgroute.ignore_signal_route -value true
compile_pg -via_rule {pg_via_rule}

file mkdir ../reportes
redirect -file ../reportes/check_pg_connectivity_floorplan.txt { check_pg_connectivity }
redirect -file ../reportes/check_pg_drc_floorplan.txt          { check_pg_drc }

create_placement -effort medium -floorplan

set SIGNAL_PORTS [remove_from_collection [get_ports *] [get_ports {VDD VSS}]]
place_pins -self -ports $SIGNAL_PORTS

redirect -file ../reportes/check_legality_floorplan.txt { check_legality }
save_block -as floorplan_alu_plus_sync

# ==================================================================
# 3. Implementacion fisica (mismo flujo por etapas que
#    physical_implementation_common.tcl: place_opt -> clock_opt ->
#    route_auto -> route_opt, con reportes QoR/timing/power por etapa)
# ==================================================================
set FLOW_TAG "alu_plus_sync"
set REPORT_ROOT "../reportes/icc2"
file mkdir $REPORT_ROOT

proc write_stage_reports {stage report_root} {
    set stage_dir "${report_root}/${stage}"
    file mkdir $stage_dir
    redirect -file "${stage_dir}/report_qor.rpt"          { report_qor }
    redirect -file "${stage_dir}/report_timing_setup.rpt" { report_timing -delay_type max -max_paths 10 }
    redirect -file "${stage_dir}/report_timing_hold.rpt"  { report_timing -delay_type min -max_paths 10 }
    if {[catch { redirect -file "${stage_dir}/report_power.rpt" { report_power } } err]} {
        puts "WARNING: report_power fallo en $stage: $err"
    }
    if {[catch { redirect -file "${stage_dir}/check_pg_connectivity.rpt" { check_pg_connectivity } } err]} {
        puts "WARNING: check_pg_connectivity fallo en $stage: $err"
    }
}

# 0. referencia pre-place
write_stage_reports "00_pre_place" $REPORT_ROOT
redirect -file "${REPORT_ROOT}/00_pre_place/check_legality.rpt" { check_legality }
save_block -as "${FLOW_TAG}_pre_place"

# 1. placement + optimizacion pre-CTS
place_opt
save_block -as "${FLOW_TAG}_place_opt"
write_stage_reports "10_place_opt" $REPORT_ROOT
redirect -file "${REPORT_ROOT}/10_place_opt/check_legality.rpt" { check_legality }

# 2. CTS / clock_opt -- reloj confinado a met2-met4 (igual que
#    physical_implementation_common.tcl: deja met1 libre y evita met5,
#    que aqui carga la malla de alimentacion)
set_clock_routing_rules \
    -clocks [get_clocks clk] \
    -net_type all \
    -min_routing_layer met2 \
    -max_routing_layer met4 \
    -default_rule

clock_opt
save_block -as "${FLOW_TAG}_clock_opt"
write_stage_reports "20_clock_opt" $REPORT_ROOT
redirect -file "${REPORT_ROOT}/20_clock_opt/check_legality.rpt" { check_legality }

# 3. chequeo de ruteabilidad antes de rutear
file mkdir "${REPORT_ROOT}/30_route"
redirect -file "${REPORT_ROOT}/30_route/check_routability_pre_route.rpt" { check_routability }

# 4. ruteo
route_auto
save_block -as "${FLOW_TAG}_route_auto"
write_stage_reports "30_route_auto" $REPORT_ROOT
redirect -file "${REPORT_ROOT}/30_route_auto/check_routes.rpt" { check_routes }

# 5. optimizacion post-ruteo
route_opt
save_block -as "${FLOW_TAG}_route_opt"
write_stage_reports "40_post_route" $REPORT_ROOT
redirect -file "${REPORT_ROOT}/40_post_route/check_routes.rpt"    { check_routes }
redirect -file "${REPORT_ROOT}/40_post_route/check_legality.rpt"  { check_legality }

# ==================================================================
# 6. Entregables finales
# ==================================================================
file mkdir ../gds
write_gds ../gds/alu_plus_sync.gds
save_block
save_lib

puts "================================================================"
puts "ICC2 FLOW COMPLETE: $FLOW_TAG"
puts "Reportes en: $REPORT_ROOT/{00_pre_place,10_place_opt,20_clock_opt,30_route_auto,40_post_route}"
puts "================================================================"

exit
