{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_ilas_mem.v@73:91@HdlStmProcess", "  .out_resetn(1'b1),\n  .out_clk(up_clk),\n  .out_bits(up_ilas_ready)\n);\n\nalways @(posedge core_clk) begin\n  if (core_reset == 1'b1) begin\n    core_ilas_captured <= 1'b0;\n  end else begin\n    if (core_ilas_config_valid == 1'b1 && core_ilas_config_addr == ILAS_DATA_LENGTH-1) begin\n      core_ilas_captured <= 1'b1;\n    end\n  end\nend\n\ngenerate\nif(DATA_PATH_WIDTH == 4)  begin : dp_4_gen\nalways @(posedge up_clk) begin\n  if (up_rreq == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[78, "always @(posedge core_clk) begin\n"], [79, "  if (core_reset == 1'b1) begin\n"], [80, "    core_ilas_captured <= 1'b0;\n"], [81, "  end else begin\n"], [82, "    if (core_ilas_config_valid == 1'b1 && core_ilas_config_addr == ILAS_DATA_LENGTH-1) begin\n"], [83, "      core_ilas_captured <= 1'b1;\n"], [86, "end\n"]], "Add": [[83, "  always @(posedge core_clk) begin\n"], [83, "    if (core_reset == 1'b1) begin\n"], [83, "      core_ilas_captured <= 1'b0;\n"], [83, "    end else begin\n"], [83, "      if (core_ilas_config_valid == 1'b1 && core_ilas_config_addr == ILAS_DATA_LENGTH-1) begin\n"], [83, "        core_ilas_captured <= 1'b1;\n"], [83, "      end\n"]]}}