#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr  9 14:42:44 2024
# Process ID: 9440
# Current directory: e:/encode_ex
# Command line: vivado.exe -notrace -source e:/project_1/project_1.srcs/sources_1/ip/encode/encode_ex.tcl
# Log file: e:/encode_ex/vivado.log
# Journal file: e:/encode_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/project_1/project_1.srcs/sources_1/ip/encode/encode_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/xsim/encode.sh'
INFO: [SIM-utils-43] Exported 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/xsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/modelsim/encode.sh'
INFO: [SIM-utils-43] Exported 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/modelsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/questa/encode.sh'
INFO: [SIM-utils-43] Exported 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/questa/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/ies/encode.sh'
INFO: [SIM-utils-43] Exported 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/ies/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/vcs/encode.sh'
INFO: [SIM-utils-43] Exported 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/vcs/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/riviera/encode.sh'
INFO: [SIM-utils-43] Exported 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/riviera/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/activehdl/encode.sh'
INFO: [SIM-utils-43] Exported 'E:/encode_ex/encode_ex.ip_user_files/sim_scripts/encode/activehdl/v7ht.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/encode_ex/encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_check.v] -no_script -reset -force -quiet
remove_files  e:/encode_ex/encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_check.v
set_property target_simulator ModelSim [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:/encode_ex/encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_check.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:/encode_ex/encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:/encode_ex/encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:/encode_ex/encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:/encode_ex/encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_check.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:/encode_ex/encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:/encode_ex/encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:/encode_ex/encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v:]
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:53:57 on Apr 09,2024
# vlog -64 -incr -work xil_defaultlib ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Compiling module encode_TX_STARTUP_FSM
# -- Compiling module encode_RX_STARTUP_FSM
# -- Compiling module encode_init
# -- Compiling module encode_cpll_railing
# -- Compiling module encode_GT
# -- Compiling module encode_multi_gt
# -- Compiling module encode_sync_block
# -- Compiling module encode
# -- Compiling module encode_common
# -- Compiling module encode_common_reset
# -- Compiling module encode_exdes
# -- Compiling module encode_GT_FRAME_GEN
# -- Compiling module encode_GT_USRCLK_SOURCE
# -- Compiling module encode_support
# -- Compiling module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 14:53:57 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:53:57 on Apr 09,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:53:57 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=25212)
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {Standard_FIFO} CONFIG.Input_Data_Width {16} CONFIG.Output_Data_Width {16} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files e:/encode_ex/encode_ex.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
generate_target all [get_files  e:/encode_ex/encode_ex.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files e:/encode_ex/encode_ex.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/encode_ex/encode_ex.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 12 fifo_generator_0_synth_1
[Tue Apr  9 15:01:41 2024] Launched fifo_generator_0_synth_1...
Run output will be captured here: e:/encode_ex/encode_ex.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/encode_ex/encode_ex.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory e:/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir e:/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=e:/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=e:/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=e:/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir e:/encode_ex/encode_ex.srcs/sources_1/new
close [ open e:/encode_ex/encode_ex.srcs/sources_1/new/fifo_control.v w ]
add_files e:/encode_ex/encode_ex.srcs/sources_1/new/fifo_control.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {213.504} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  e:/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 12 clk_wiz_0_synth_1
[Tue Apr  9 15:04:32 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: e:/encode_ex/encode_ex.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory e:/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir e:/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=e:/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=e:/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=e:/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {18} CONFIG.MMCM_CLKOUT0_DIVIDE_F {18} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {210.144} CONFIG.CLKOUT1_PHASE_ERROR {161.614} CONFIG.CLKOUT2_JITTER {175.200} CONFIG.CLKOUT2_PHASE_ERROR {161.614}] [get_ips clk_wiz_0]
generate_target all [get_files  e:/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 12 clk_wiz_0_synth_1
[Tue Apr  9 15:05:16 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: e:/encode_ex/encode_ex.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory e:/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir e:/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=e:/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=e:/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=e:/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:32:27 on Apr 09,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Compiling module fifo_generator_0
# -- Compiling module clk_wiz_0_clk_wiz
# -- Compiling module clk_wiz_0
# -- Compiling module encode_TX_STARTUP_FSM
# -- Compiling module encode_RX_STARTUP_FSM
# -- Compiling module encode_init
# -- Compiling module encode_cpll_railing
# -- Compiling module encode_GT
# -- Compiling module encode_multi_gt
# -- Compiling module encode_sync_block
# -- Compiling module encode
# -- Compiling module encode_common
# -- Compiling module encode_common_reset
# -- Compiling module encode_exdes
# -- Compiling module encode_GT_FRAME_GEN
# -- Compiling module encode_GT_USRCLK_SOURCE
# -- Compiling module encode_support
# -- Compiling module fifi_control
# -- Compiling module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 15:32:27 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:32:27 on Apr 09,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:32:27 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=20808)
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:32:46 on Apr 09,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Compiling module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Skipping module encode_support
# -- Skipping module fifi_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 15:32:46 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:32:46 on Apr 09,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:32:46 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=24868)
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:36:19 on Apr 09,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Compiling module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Skipping module encode_support
# -- Compiling module fifi_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 15:36:19 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:36:19 on Apr 09,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:36:19 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=19320)
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:41:38 on Apr 09,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Skipping module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Skipping module encode_support
# -- Compiling module fifi_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 15:41:38 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:41:38 on Apr 09,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:41:38 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=22824)
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:44:35 on Apr 09,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Skipping module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Skipping module encode_support
# -- Compiling module fifi_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 15:44:36 on Apr 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:44:36 on Apr 09,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:44:36 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=2712)
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:47:40 on Apr 09,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Skipping module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Skipping module encode_support
# -- Compiling module fifi_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 15:47:40 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:47:40 on Apr 09,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:47:40 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=24920)
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:52:47 on Apr 09,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Skipping module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Skipping module encode_support
# -- Compiling module fifi_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 15:52:47 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:52:47 on Apr 09,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:52:47 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=6028)
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:03:26 on Apr 09,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Skipping module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Skipping module encode_support
# -- Skipping module fifi_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 16:03:26 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:03:26 on Apr 09,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:03:26 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'e:/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=23888)
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 16:06:38 2024...
