command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4266216	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_rot_rm_im_1.c								
ANR	4266217	Function	gen_rot_rm_im	1:0:0:2498							
ANR	4266218	FunctionDef	"gen_rot_rm_im (DisasContext * s , int ot , int op1 , int op2 , int is_right)"		4266217	0					
ANR	4266219	CompoundStatement		5:0:111:2498	4266217	0					
ANR	4266220	IdentifierDeclStatement	int mask = ( ot == OT_QUAD ? 0x3f : 0x1f ) ;	7:4:118:158	4266217	0	True				
ANR	4266221	IdentifierDecl	mask = ( ot == OT_QUAD ? 0x3f : 0x1f )		4266217	0					
ANR	4266222	IdentifierDeclType	int		4266217	0					
ANR	4266223	Identifier	mask		4266217	1					
ANR	4266224	AssignmentExpression	mask = ( ot == OT_QUAD ? 0x3f : 0x1f )		4266217	2		=			
ANR	4266225	Identifier	mask		4266217	0					
ANR	4266226	ConditionalExpression	ot == OT_QUAD ? 0x3f : 0x1f		4266217	1					
ANR	4266227	Condition	ot == OT_QUAD		4266217	0					
ANR	4266228	EqualityExpression	ot == OT_QUAD		4266217	0		==			
ANR	4266229	Identifier	ot		4266217	0					
ANR	4266230	Identifier	OT_QUAD		4266217	1					
ANR	4266231	PrimaryExpression	0x3f		4266217	1					
ANR	4266232	PrimaryExpression	0x1f		4266217	2					
ANR	4266233	IdentifierDeclStatement	int shift ;	9:4:165:174	4266217	1	True				
ANR	4266234	IdentifierDecl	shift		4266217	0					
ANR	4266235	IdentifierDeclType	int		4266217	0					
ANR	4266236	Identifier	shift		4266217	1					
ANR	4266237	IfStatement	if ( op1 == OR_TMP0 )		4266217	2					
ANR	4266238	Condition	op1 == OR_TMP0	15:8:203:216	4266217	0	True				
ANR	4266239	EqualityExpression	op1 == OR_TMP0		4266217	0		==			
ANR	4266240	Identifier	op1		4266217	0					
ANR	4266241	Identifier	OR_TMP0		4266217	1					
ANR	4266242	CompoundStatement		11:24:107:107	4266217	1					
ANR	4266243	ExpressionStatement	gen_op_ld_T0_A0 ( ot + s -> mem_index )	17:8:230:264	4266217	0	True				
ANR	4266244	CallExpression	gen_op_ld_T0_A0 ( ot + s -> mem_index )		4266217	0					
ANR	4266245	Callee	gen_op_ld_T0_A0		4266217	0					
ANR	4266246	Identifier	gen_op_ld_T0_A0		4266217	0					
ANR	4266247	ArgumentList	ot + s -> mem_index		4266217	1					
ANR	4266248	Argument	ot + s -> mem_index		4266217	0					
ANR	4266249	AdditiveExpression	ot + s -> mem_index		4266217	0		+			
ANR	4266250	Identifier	ot		4266217	0					
ANR	4266251	PtrMemberAccess	s -> mem_index		4266217	1					
ANR	4266252	Identifier	s		4266217	0					
ANR	4266253	Identifier	mem_index		4266217	1					
ANR	4266254	ElseStatement	else		4266217	0					
ANR	4266255	CompoundStatement		15:11:166:166	4266217	0					
ANR	4266256	ExpressionStatement	"gen_op_mov_TN_reg ( ot , 0 , op1 )"	21:8:289:318	4266217	0	True				
ANR	4266257	CallExpression	"gen_op_mov_TN_reg ( ot , 0 , op1 )"		4266217	0					
ANR	4266258	Callee	gen_op_mov_TN_reg		4266217	0					
ANR	4266259	Identifier	gen_op_mov_TN_reg		4266217	0					
ANR	4266260	ArgumentList	ot		4266217	1					
ANR	4266261	Argument	ot		4266217	0					
ANR	4266262	Identifier	ot		4266217	0					
ANR	4266263	Argument	0		4266217	1					
ANR	4266264	PrimaryExpression	0		4266217	0					
ANR	4266265	Argument	op1		4266217	2					
ANR	4266266	Identifier	op1		4266217	0					
ANR	4266267	ExpressionStatement	op2 &= mask	27:4:334:345	4266217	3	True				
ANR	4266268	AssignmentExpression	op2 &= mask		4266217	0		&=			
ANR	4266269	Identifier	op2		4266217	0					
ANR	4266270	Identifier	mask		4266217	1					
ANR	4266271	IfStatement	if ( op2 != 0 )		4266217	4					
ANR	4266272	Condition	op2 != 0	29:8:356:363	4266217	0	True				
ANR	4266273	EqualityExpression	op2 != 0		4266217	0		!=			
ANR	4266274	Identifier	op2		4266217	0					
ANR	4266275	PrimaryExpression	0		4266217	1					
ANR	4266276	CompoundStatement		25:18:254:254	4266217	1					
ANR	4266277	SwitchStatement	switch ( ot )		4266217	0					
ANR	4266278	Condition	ot	31:16:385:386	4266217	0	True				
ANR	4266279	Identifier	ot		4266217	0					
ANR	4266280	CompoundStatement		27:20:277:277	4266217	1					
ANR	4266281	Label	case OT_LONG :	35:8:422:434	4266217	0	True				
ANR	4266282	Identifier	OT_LONG		4266217	0					
ANR	4266283	ExpressionStatement	"tcg_gen_trunc_tl_i32 ( cpu_tmp2_i32 , cpu_T [ 0 ] )"	37:12:449:493	4266217	1	True				
ANR	4266284	CallExpression	"tcg_gen_trunc_tl_i32 ( cpu_tmp2_i32 , cpu_T [ 0 ] )"		4266217	0					
ANR	4266285	Callee	tcg_gen_trunc_tl_i32		4266217	0					
ANR	4266286	Identifier	tcg_gen_trunc_tl_i32		4266217	0					
ANR	4266287	ArgumentList	cpu_tmp2_i32		4266217	1					
ANR	4266288	Argument	cpu_tmp2_i32		4266217	0					
ANR	4266289	Identifier	cpu_tmp2_i32		4266217	0					
ANR	4266290	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266291	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266292	Identifier	cpu_T		4266217	0					
ANR	4266293	PrimaryExpression	0		4266217	1					
ANR	4266294	IfStatement	if ( is_right )		4266217	2					
ANR	4266295	Condition	is_right	39:16:512:519	4266217	0	True				
ANR	4266296	Identifier	is_right		4266217	0					
ANR	4266297	CompoundStatement		35:26:410:410	4266217	1					
ANR	4266298	ExpressionStatement	"tcg_gen_rotri_i32 ( cpu_tmp2_i32 , cpu_tmp2_i32 , op2 )"	41:16:541:591	4266217	0	True				
ANR	4266299	CallExpression	"tcg_gen_rotri_i32 ( cpu_tmp2_i32 , cpu_tmp2_i32 , op2 )"		4266217	0					
ANR	4266300	Callee	tcg_gen_rotri_i32		4266217	0					
ANR	4266301	Identifier	tcg_gen_rotri_i32		4266217	0					
ANR	4266302	ArgumentList	cpu_tmp2_i32		4266217	1					
ANR	4266303	Argument	cpu_tmp2_i32		4266217	0					
ANR	4266304	Identifier	cpu_tmp2_i32		4266217	0					
ANR	4266305	Argument	cpu_tmp2_i32		4266217	1					
ANR	4266306	Identifier	cpu_tmp2_i32		4266217	0					
ANR	4266307	Argument	op2		4266217	2					
ANR	4266308	Identifier	op2		4266217	0					
ANR	4266309	ElseStatement	else		4266217	0					
ANR	4266310	CompoundStatement		39:19:501:501	4266217	0					
ANR	4266311	ExpressionStatement	"tcg_gen_rotli_i32 ( cpu_tmp2_i32 , cpu_tmp2_i32 , op2 )"	45:16:632:682	4266217	0	True				
ANR	4266312	CallExpression	"tcg_gen_rotli_i32 ( cpu_tmp2_i32 , cpu_tmp2_i32 , op2 )"		4266217	0					
ANR	4266313	Callee	tcg_gen_rotli_i32		4266217	0					
ANR	4266314	Identifier	tcg_gen_rotli_i32		4266217	0					
ANR	4266315	ArgumentList	cpu_tmp2_i32		4266217	1					
ANR	4266316	Argument	cpu_tmp2_i32		4266217	0					
ANR	4266317	Identifier	cpu_tmp2_i32		4266217	0					
ANR	4266318	Argument	cpu_tmp2_i32		4266217	1					
ANR	4266319	Identifier	cpu_tmp2_i32		4266217	0					
ANR	4266320	Argument	op2		4266217	2					
ANR	4266321	Identifier	op2		4266217	0					
ANR	4266322	ExpressionStatement	"tcg_gen_extu_i32_tl ( cpu_T [ 0 ] , cpu_tmp2_i32 )"	49:12:712:755	4266217	3	True				
ANR	4266323	CallExpression	"tcg_gen_extu_i32_tl ( cpu_T [ 0 ] , cpu_tmp2_i32 )"		4266217	0					
ANR	4266324	Callee	tcg_gen_extu_i32_tl		4266217	0					
ANR	4266325	Identifier	tcg_gen_extu_i32_tl		4266217	0					
ANR	4266326	ArgumentList	cpu_T [ 0 ]		4266217	1					
ANR	4266327	Argument	cpu_T [ 0 ]		4266217	0					
ANR	4266328	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266329	Identifier	cpu_T		4266217	0					
ANR	4266330	PrimaryExpression	0		4266217	1					
ANR	4266331	Argument	cpu_tmp2_i32		4266217	1					
ANR	4266332	Identifier	cpu_tmp2_i32		4266217	0					
ANR	4266333	BreakStatement	break ;	51:12:770:775	4266217	4	True				
ANR	4266334	Label	default :	55:8:794:801	4266217	5	True				
ANR	4266335	Identifier	default		4266217	0					
ANR	4266336	IfStatement	if ( is_right )		4266217	6					
ANR	4266337	Condition	is_right	57:16:820:827	4266217	0	True				
ANR	4266338	Identifier	is_right		4266217	0					
ANR	4266339	CompoundStatement		53:26:718:718	4266217	1					
ANR	4266340	ExpressionStatement	"tcg_gen_rotri_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , op2 )"	59:16:849:890	4266217	0	True				
ANR	4266341	CallExpression	"tcg_gen_rotri_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , op2 )"		4266217	0					
ANR	4266342	Callee	tcg_gen_rotri_tl		4266217	0					
ANR	4266343	Identifier	tcg_gen_rotri_tl		4266217	0					
ANR	4266344	ArgumentList	cpu_T [ 0 ]		4266217	1					
ANR	4266345	Argument	cpu_T [ 0 ]		4266217	0					
ANR	4266346	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266347	Identifier	cpu_T		4266217	0					
ANR	4266348	PrimaryExpression	0		4266217	1					
ANR	4266349	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266350	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266351	Identifier	cpu_T		4266217	0					
ANR	4266352	PrimaryExpression	0		4266217	1					
ANR	4266353	Argument	op2		4266217	2					
ANR	4266354	Identifier	op2		4266217	0					
ANR	4266355	ElseStatement	else		4266217	0					
ANR	4266356	CompoundStatement		57:19:800:800	4266217	0					
ANR	4266357	ExpressionStatement	"tcg_gen_rotli_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , op2 )"	63:16:931:972	4266217	0	True				
ANR	4266358	CallExpression	"tcg_gen_rotli_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , op2 )"		4266217	0					
ANR	4266359	Callee	tcg_gen_rotli_tl		4266217	0					
ANR	4266360	Identifier	tcg_gen_rotli_tl		4266217	0					
ANR	4266361	ArgumentList	cpu_T [ 0 ]		4266217	1					
ANR	4266362	Argument	cpu_T [ 0 ]		4266217	0					
ANR	4266363	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266364	Identifier	cpu_T		4266217	0					
ANR	4266365	PrimaryExpression	0		4266217	1					
ANR	4266366	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266367	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266368	Identifier	cpu_T		4266217	0					
ANR	4266369	PrimaryExpression	0		4266217	1					
ANR	4266370	Argument	op2		4266217	2					
ANR	4266371	Identifier	op2		4266217	0					
ANR	4266372	BreakStatement	break ;	67:12:1002:1007	4266217	7	True				
ANR	4266373	Label	case OT_BYTE :	69:8:1018:1030	4266217	8	True				
ANR	4266374	Identifier	OT_BYTE		4266217	0					
ANR	4266375	ExpressionStatement	mask = 7	71:12:1045:1053	4266217	9	True				
ANR	4266376	AssignmentExpression	mask = 7		4266217	0		=			
ANR	4266377	Identifier	mask		4266217	0					
ANR	4266378	PrimaryExpression	7		4266217	1					
ANR	4266379	GotoStatement	goto do_shifts ;	73:12:1068:1082	4266217	10	True				
ANR	4266380	Identifier	do_shifts		4266217	0					
ANR	4266381	Label	case OT_WORD :	75:8:1093:1105	4266217	11	True				
ANR	4266382	Identifier	OT_WORD		4266217	0					
ANR	4266383	ExpressionStatement	mask = 15	77:12:1120:1129	4266217	12	True				
ANR	4266384	AssignmentExpression	mask = 15		4266217	0		=			
ANR	4266385	Identifier	mask		4266217	0					
ANR	4266386	PrimaryExpression	15		4266217	1					
ANR	4266387	Label	do_shifts :	79:8:1140:1149	4266217	13	True				
ANR	4266388	Identifier	do_shifts		4266217	0					
ANR	4266389	ExpressionStatement	shift = op2 & mask	81:12:1164:1182	4266217	14	True				
ANR	4266390	AssignmentExpression	shift = op2 & mask		4266217	0		=			
ANR	4266391	Identifier	shift		4266217	0					
ANR	4266392	BitAndExpression	op2 & mask		4266217	1		&			
ANR	4266393	Identifier	op2		4266217	0					
ANR	4266394	Identifier	mask		4266217	1					
ANR	4266395	IfStatement	if ( is_right )		4266217	15					
ANR	4266396	Condition	is_right	83:16:1201:1208	4266217	0	True				
ANR	4266397	Identifier	is_right		4266217	0					
ANR	4266398	CompoundStatement		79:26:1099:1099	4266217	1					
ANR	4266399	ExpressionStatement	shift = mask + 1 - shift	85:16:1230:1254	4266217	0	True				
ANR	4266400	AssignmentExpression	shift = mask + 1 - shift		4266217	0		=			
ANR	4266401	Identifier	shift		4266217	0					
ANR	4266402	AdditiveExpression	mask + 1 - shift		4266217	1		+			
ANR	4266403	Identifier	mask		4266217	0					
ANR	4266404	AdditiveExpression	1 - shift		4266217	1		-			
ANR	4266405	PrimaryExpression	1		4266217	0					
ANR	4266406	Identifier	shift		4266217	1					
ANR	4266407	ExpressionStatement	"gen_extu ( ot , cpu_T [ 0 ] )"	89:12:1284:1306	4266217	16	True				
ANR	4266408	CallExpression	"gen_extu ( ot , cpu_T [ 0 ] )"		4266217	0					
ANR	4266409	Callee	gen_extu		4266217	0					
ANR	4266410	Identifier	gen_extu		4266217	0					
ANR	4266411	ArgumentList	ot		4266217	1					
ANR	4266412	Argument	ot		4266217	0					
ANR	4266413	Identifier	ot		4266217	0					
ANR	4266414	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266415	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266416	Identifier	cpu_T		4266217	0					
ANR	4266417	PrimaryExpression	0		4266217	1					
ANR	4266418	ExpressionStatement	"tcg_gen_shli_tl ( cpu_tmp0 , cpu_T [ 0 ] , shift )"	91:12:1321:1363	4266217	17	True				
ANR	4266419	CallExpression	"tcg_gen_shli_tl ( cpu_tmp0 , cpu_T [ 0 ] , shift )"		4266217	0					
ANR	4266420	Callee	tcg_gen_shli_tl		4266217	0					
ANR	4266421	Identifier	tcg_gen_shli_tl		4266217	0					
ANR	4266422	ArgumentList	cpu_tmp0		4266217	1					
ANR	4266423	Argument	cpu_tmp0		4266217	0					
ANR	4266424	Identifier	cpu_tmp0		4266217	0					
ANR	4266425	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266426	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266427	Identifier	cpu_T		4266217	0					
ANR	4266428	PrimaryExpression	0		4266217	1					
ANR	4266429	Argument	shift		4266217	2					
ANR	4266430	Identifier	shift		4266217	0					
ANR	4266431	ExpressionStatement	"tcg_gen_shri_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , mask + 1 - shift )"	93:12:1378:1431	4266217	18	True				
ANR	4266432	CallExpression	"tcg_gen_shri_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , mask + 1 - shift )"		4266217	0					
ANR	4266433	Callee	tcg_gen_shri_tl		4266217	0					
ANR	4266434	Identifier	tcg_gen_shri_tl		4266217	0					
ANR	4266435	ArgumentList	cpu_T [ 0 ]		4266217	1					
ANR	4266436	Argument	cpu_T [ 0 ]		4266217	0					
ANR	4266437	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266438	Identifier	cpu_T		4266217	0					
ANR	4266439	PrimaryExpression	0		4266217	1					
ANR	4266440	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266441	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266442	Identifier	cpu_T		4266217	0					
ANR	4266443	PrimaryExpression	0		4266217	1					
ANR	4266444	Argument	mask + 1 - shift		4266217	2					
ANR	4266445	AdditiveExpression	mask + 1 - shift		4266217	0		+			
ANR	4266446	Identifier	mask		4266217	0					
ANR	4266447	AdditiveExpression	1 - shift		4266217	1		-			
ANR	4266448	PrimaryExpression	1		4266217	0					
ANR	4266449	Identifier	shift		4266217	1					
ANR	4266450	ExpressionStatement	"tcg_gen_or_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , cpu_tmp0 )"	95:12:1446:1489	4266217	19	True				
ANR	4266451	CallExpression	"tcg_gen_or_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , cpu_tmp0 )"		4266217	0					
ANR	4266452	Callee	tcg_gen_or_tl		4266217	0					
ANR	4266453	Identifier	tcg_gen_or_tl		4266217	0					
ANR	4266454	ArgumentList	cpu_T [ 0 ]		4266217	1					
ANR	4266455	Argument	cpu_T [ 0 ]		4266217	0					
ANR	4266456	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266457	Identifier	cpu_T		4266217	0					
ANR	4266458	PrimaryExpression	0		4266217	1					
ANR	4266459	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266460	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266461	Identifier	cpu_T		4266217	0					
ANR	4266462	PrimaryExpression	0		4266217	1					
ANR	4266463	Argument	cpu_tmp0		4266217	2					
ANR	4266464	Identifier	cpu_tmp0		4266217	0					
ANR	4266465	BreakStatement	break ;	97:12:1504:1509	4266217	20	True				
ANR	4266466	IfStatement	if ( op1 == OR_TMP0 )		4266217	5					
ANR	4266467	Condition	op1 == OR_TMP0	107:8:1557:1570	4266217	0	True				
ANR	4266468	EqualityExpression	op1 == OR_TMP0		4266217	0		==			
ANR	4266469	Identifier	op1		4266217	0					
ANR	4266470	Identifier	OR_TMP0		4266217	1					
ANR	4266471	CompoundStatement		103:24:1461:1461	4266217	1					
ANR	4266472	ExpressionStatement	gen_op_st_T0_A0 ( ot + s -> mem_index )	109:8:1584:1618	4266217	0	True				
ANR	4266473	CallExpression	gen_op_st_T0_A0 ( ot + s -> mem_index )		4266217	0					
ANR	4266474	Callee	gen_op_st_T0_A0		4266217	0					
ANR	4266475	Identifier	gen_op_st_T0_A0		4266217	0					
ANR	4266476	ArgumentList	ot + s -> mem_index		4266217	1					
ANR	4266477	Argument	ot + s -> mem_index		4266217	0					
ANR	4266478	AdditiveExpression	ot + s -> mem_index		4266217	0		+			
ANR	4266479	Identifier	ot		4266217	0					
ANR	4266480	PtrMemberAccess	s -> mem_index		4266217	1					
ANR	4266481	Identifier	s		4266217	0					
ANR	4266482	Identifier	mem_index		4266217	1					
ANR	4266483	ElseStatement	else		4266217	0					
ANR	4266484	CompoundStatement		107:11:1520:1520	4266217	0					
ANR	4266485	ExpressionStatement	"gen_op_mov_reg_T0 ( ot , op1 )"	113:8:1643:1669	4266217	0	True				
ANR	4266486	CallExpression	"gen_op_mov_reg_T0 ( ot , op1 )"		4266217	0					
ANR	4266487	Callee	gen_op_mov_reg_T0		4266217	0					
ANR	4266488	Identifier	gen_op_mov_reg_T0		4266217	0					
ANR	4266489	ArgumentList	ot		4266217	1					
ANR	4266490	Argument	ot		4266217	0					
ANR	4266491	Identifier	ot		4266217	0					
ANR	4266492	Argument	op1		4266217	1					
ANR	4266493	Identifier	op1		4266217	0					
ANR	4266494	IfStatement	if ( op2 != 0 )		4266217	6					
ANR	4266495	Condition	op2 != 0	119:8:1689:1696	4266217	0	True				
ANR	4266496	EqualityExpression	op2 != 0		4266217	0		!=			
ANR	4266497	Identifier	op2		4266217	0					
ANR	4266498	PrimaryExpression	0		4266217	1					
ANR	4266499	CompoundStatement		115:18:1587:1587	4266217	1					
ANR	4266500	ExpressionStatement	gen_compute_eflags ( s )	123:8:1757:1778	4266217	0	True				
ANR	4266501	CallExpression	gen_compute_eflags ( s )		4266217	0					
ANR	4266502	Callee	gen_compute_eflags		4266217	0					
ANR	4266503	Identifier	gen_compute_eflags		4266217	0					
ANR	4266504	ArgumentList	s		4266217	1					
ANR	4266505	Argument	s		4266217	0					
ANR	4266506	Identifier	s		4266217	0					
ANR	4266507	IfStatement	if ( is_right )		4266217	1					
ANR	4266508	Condition	is_right	135:12:2059:2066	4266217	0	True				
ANR	4266509	Identifier	is_right		4266217	0					
ANR	4266510	CompoundStatement		131:22:1957:1957	4266217	1					
ANR	4266511	ExpressionStatement	"tcg_gen_shri_tl ( cpu_cc_src2 , cpu_T [ 0 ] , mask - 1 )"	137:12:2084:2132	4266217	0	True				
ANR	4266512	CallExpression	"tcg_gen_shri_tl ( cpu_cc_src2 , cpu_T [ 0 ] , mask - 1 )"		4266217	0					
ANR	4266513	Callee	tcg_gen_shri_tl		4266217	0					
ANR	4266514	Identifier	tcg_gen_shri_tl		4266217	0					
ANR	4266515	ArgumentList	cpu_cc_src2		4266217	1					
ANR	4266516	Argument	cpu_cc_src2		4266217	0					
ANR	4266517	Identifier	cpu_cc_src2		4266217	0					
ANR	4266518	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266519	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266520	Identifier	cpu_T		4266217	0					
ANR	4266521	PrimaryExpression	0		4266217	1					
ANR	4266522	Argument	mask - 1		4266217	2					
ANR	4266523	AdditiveExpression	mask - 1		4266217	0		-			
ANR	4266524	Identifier	mask		4266217	0					
ANR	4266525	PrimaryExpression	1		4266217	1					
ANR	4266526	ExpressionStatement	"tcg_gen_shri_tl ( cpu_cc_dst , cpu_T [ 0 ] , mask )"	139:12:2147:2190	4266217	1	True				
ANR	4266527	CallExpression	"tcg_gen_shri_tl ( cpu_cc_dst , cpu_T [ 0 ] , mask )"		4266217	0					
ANR	4266528	Callee	tcg_gen_shri_tl		4266217	0					
ANR	4266529	Identifier	tcg_gen_shri_tl		4266217	0					
ANR	4266530	ArgumentList	cpu_cc_dst		4266217	1					
ANR	4266531	Argument	cpu_cc_dst		4266217	0					
ANR	4266532	Identifier	cpu_cc_dst		4266217	0					
ANR	4266533	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266534	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266535	Identifier	cpu_T		4266217	0					
ANR	4266536	PrimaryExpression	0		4266217	1					
ANR	4266537	Argument	mask		4266217	2					
ANR	4266538	Identifier	mask		4266217	0					
ANR	4266539	ElseStatement	else		4266217	0					
ANR	4266540	CompoundStatement		138:15:2097:2097	4266217	0					
ANR	4266541	ExpressionStatement	"tcg_gen_shri_tl ( cpu_cc_src2 , cpu_T [ 0 ] , mask )"	144:12:2224:2268	4266217	0	True				
ANR	4266542	CallExpression	"tcg_gen_shri_tl ( cpu_cc_src2 , cpu_T [ 0 ] , mask )"		4266217	0					
ANR	4266543	Callee	tcg_gen_shri_tl		4266217	0					
ANR	4266544	Identifier	tcg_gen_shri_tl		4266217	0					
ANR	4266545	ArgumentList	cpu_cc_src2		4266217	1					
ANR	4266546	Argument	cpu_cc_src2		4266217	0					
ANR	4266547	Identifier	cpu_cc_src2		4266217	0					
ANR	4266548	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266549	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266550	Identifier	cpu_T		4266217	0					
ANR	4266551	PrimaryExpression	0		4266217	1					
ANR	4266552	Argument	mask		4266217	2					
ANR	4266553	Identifier	mask		4266217	0					
ANR	4266554	ExpressionStatement	"tcg_gen_andi_tl ( cpu_cc_dst , cpu_T [ 0 ] , 1 )"	146:12:2283:2323	4266217	1	True				
ANR	4266555	CallExpression	"tcg_gen_andi_tl ( cpu_cc_dst , cpu_T [ 0 ] , 1 )"		4266217	0					
ANR	4266556	Callee	tcg_gen_andi_tl		4266217	0					
ANR	4266557	Identifier	tcg_gen_andi_tl		4266217	0					
ANR	4266558	ArgumentList	cpu_cc_dst		4266217	1					
ANR	4266559	Argument	cpu_cc_dst		4266217	0					
ANR	4266560	Identifier	cpu_cc_dst		4266217	0					
ANR	4266561	Argument	cpu_T [ 0 ]		4266217	1					
ANR	4266562	ArrayIndexing	cpu_T [ 0 ]		4266217	0					
ANR	4266563	Identifier	cpu_T		4266217	0					
ANR	4266564	PrimaryExpression	0		4266217	1					
ANR	4266565	Argument	1		4266217	2					
ANR	4266566	PrimaryExpression	1		4266217	0					
ANR	4266567	ExpressionStatement	"tcg_gen_andi_tl ( cpu_cc_src2 , cpu_cc_src2 , 1 )"	150:8:2345:2389	4266217	2	True				
ANR	4266568	CallExpression	"tcg_gen_andi_tl ( cpu_cc_src2 , cpu_cc_src2 , 1 )"		4266217	0					
ANR	4266569	Callee	tcg_gen_andi_tl		4266217	0					
ANR	4266570	Identifier	tcg_gen_andi_tl		4266217	0					
ANR	4266571	ArgumentList	cpu_cc_src2		4266217	1					
ANR	4266572	Argument	cpu_cc_src2		4266217	0					
ANR	4266573	Identifier	cpu_cc_src2		4266217	0					
ANR	4266574	Argument	cpu_cc_src2		4266217	1					
ANR	4266575	Identifier	cpu_cc_src2		4266217	0					
ANR	4266576	Argument	1		4266217	2					
ANR	4266577	PrimaryExpression	1		4266217	0					
ANR	4266578	ExpressionStatement	"tcg_gen_xor_tl ( cpu_cc_src2 , cpu_cc_src2 , cpu_cc_dst )"	152:8:2400:2452	4266217	3	True				
ANR	4266579	CallExpression	"tcg_gen_xor_tl ( cpu_cc_src2 , cpu_cc_src2 , cpu_cc_dst )"		4266217	0					
ANR	4266580	Callee	tcg_gen_xor_tl		4266217	0					
ANR	4266581	Identifier	tcg_gen_xor_tl		4266217	0					
ANR	4266582	ArgumentList	cpu_cc_src2		4266217	1					
ANR	4266583	Argument	cpu_cc_src2		4266217	0					
ANR	4266584	Identifier	cpu_cc_src2		4266217	0					
ANR	4266585	Argument	cpu_cc_src2		4266217	1					
ANR	4266586	Identifier	cpu_cc_src2		4266217	0					
ANR	4266587	Argument	cpu_cc_dst		4266217	2					
ANR	4266588	Identifier	cpu_cc_dst		4266217	0					
ANR	4266589	ExpressionStatement	"set_cc_op ( s , CC_OP_ADCOX )"	154:8:2463:2488	4266217	4	True				
ANR	4266590	CallExpression	"set_cc_op ( s , CC_OP_ADCOX )"		4266217	0					
ANR	4266591	Callee	set_cc_op		4266217	0					
ANR	4266592	Identifier	set_cc_op		4266217	0					
ANR	4266593	ArgumentList	s		4266217	1					
ANR	4266594	Argument	s		4266217	0					
ANR	4266595	Identifier	s		4266217	0					
ANR	4266596	Argument	CC_OP_ADCOX		4266217	1					
ANR	4266597	Identifier	CC_OP_ADCOX		4266217	0					
ANR	4266598	ReturnType	static void		4266217	1					
ANR	4266599	Identifier	gen_rot_rm_im		4266217	2					
ANR	4266600	ParameterList	"DisasContext * s , int ot , int op1 , int op2 , int is_right"		4266217	3					
ANR	4266601	Parameter	DisasContext * s	1:26:26:40	4266217	0	True				
ANR	4266602	ParameterType	DisasContext *		4266217	0					
ANR	4266603	Identifier	s		4266217	1					
ANR	4266604	Parameter	int ot	1:43:43:48	4266217	1	True				
ANR	4266605	ParameterType	int		4266217	0					
ANR	4266606	Identifier	ot		4266217	1					
ANR	4266607	Parameter	int op1	1:51:51:57	4266217	2	True				
ANR	4266608	ParameterType	int		4266217	0					
ANR	4266609	Identifier	op1		4266217	1					
ANR	4266610	Parameter	int op2	1:60:60:66	4266217	3	True				
ANR	4266611	ParameterType	int		4266217	0					
ANR	4266612	Identifier	op2		4266217	1					
ANR	4266613	Parameter	int is_right	3:26:96:107	4266217	4	True				
ANR	4266614	ParameterType	int		4266217	0					
ANR	4266615	Identifier	is_right		4266217	1					
ANR	4266616	CFGEntryNode	ENTRY		4266217		True				
ANR	4266617	CFGExitNode	EXIT		4266217		True				
ANR	4266618	Symbol	s -> mem_index		4266217						
ANR	4266619	Symbol	cpu_cc_src2		4266217						
ANR	4266620	Symbol	ot		4266217						
ANR	4266621	Symbol	OT_QUAD		4266217						
ANR	4266622	Symbol	shift		4266217						
ANR	4266623	Symbol	cpu_tmp2_i32		4266217						
ANR	4266624	Symbol	OR_TMP0		4266217						
ANR	4266625	Symbol	* cpu_T		4266217						
ANR	4266626	Symbol	op2		4266217						
ANR	4266627	Symbol	op1		4266217						
ANR	4266628	Symbol	CC_OP_ADCOX		4266217						
ANR	4266629	Symbol	s		4266217						
ANR	4266630	Symbol	cpu_tmp0		4266217						
ANR	4266631	Symbol	cpu_T		4266217						
ANR	4266632	Symbol	is_right		4266217						
ANR	4266633	Symbol	* s		4266217						
ANR	4266634	Symbol	cpu_cc_dst		4266217						
ANR	4266635	Symbol	mask		4266217						
