# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Multiplication Practice.srcs/sources_1/new/Adder.v" \
"../../../../Multiplication Practice.srcs/sources_1/new/Comp.v" \
"../../../../Multiplication Practice.srcs/sources_1/new/ControlPath.v" \
"../../../../Multiplication Practice.srcs/sources_1/new/DataPath.v" \
"../../../../Multiplication Practice.srcs/sources_1/new/Master.v" \
"../../../../Multiplication Practice.srcs/sources_1/new/RegA.v" \
"../../../../Multiplication Practice.srcs/sources_1/new/RegB.v" \
"../../../../Multiplication Practice.srcs/sources_1/new/RegP.v" \
"../../../../Multiplication Practice.srcs/sim_1/new/master_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
