// ==============================================================
// RTL generated by AutoPilot - High-Level Synthesis System (C, C++, SystemC)
// Version: 2010.a.3
// Copyright (C) :2006-2010 AutoESL Design Technologies, Inc.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module computeDiffSqr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        sm_p0_address0,
        sm_p0_ce0,
        sm_p0_we0,
        sm_p0_d0,
        sm_p1_address0,
        sm_p1_ce0,
        sm_p1_we0,
        sm_p1_d0,
        sm_p2_address0,
        sm_p2_ce0,
        sm_p2_we0,
        sm_p2_d0,
        sm_p3_address0,
        sm_p3_ce0,
        sm_p3_we0,
        sm_p3_d0,
        sn_p0_address0,
        sn_p0_ce0,
        sn_p0_we0,
        sn_p0_d0,
        sn_p1_address0,
        sn_p1_ce0,
        sn_p1_we0,
        sn_p1_d0,
        sn_p2_address0,
        sn_p2_ce0,
        sn_p2_we0,
        sn_p2_d0,
        sn_p3_address0,
        sn_p3_ce0,
        sn_p3_we0,
        sn_p3_d0,
        sp_p0_address0,
        sp_p0_ce0,
        sp_p0_we0,
        sp_p0_d0,
        sp_p1_address0,
        sp_p1_ce0,
        sp_p1_we0,
        sp_p1_d0,
        sp_p2_address0,
        sp_p2_ce0,
        sp_p2_we0,
        sp_p2_d0,
        sp_p3_address0,
        sp_p3_ce0,
        sp_p3_we0,
        sp_p3_d0,
        u0_p0_address0,
        u0_p0_ce0,
        u0_p0_q0,
        u0_p1_address0,
        u0_p1_ce0,
        u0_p1_q0,
        u0_p2_address0,
        u0_p2_ce0,
        u0_p2_q0,
        u0_p3_address0,
        u0_p3_ce0,
        u0_p3_q0,
        u0_p3_address1,
        u0_p3_ce1,
        u0_p3_q1,
        u1_p0_address0,
        u1_p0_ce0,
        u1_p0_q0,
        u1_p1_address0,
        u1_p1_ce0,
        u1_p1_q0,
        u1_p2_address0,
        u1_p2_ce0,
        u1_p2_q0,
        u1_p3_address0,
        u1_p3_ce0,
        u1_p3_q0
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output  [7:0] sm_p0_address0;
output   sm_p0_ce0;
output   sm_p0_we0;
output  [31:0] sm_p0_d0;
output  [7:0] sm_p1_address0;
output   sm_p1_ce0;
output   sm_p1_we0;
output  [31:0] sm_p1_d0;
output  [7:0] sm_p2_address0;
output   sm_p2_ce0;
output   sm_p2_we0;
output  [31:0] sm_p2_d0;
output  [7:0] sm_p3_address0;
output   sm_p3_ce0;
output   sm_p3_we0;
output  [31:0] sm_p3_d0;
output  [7:0] sn_p0_address0;
output   sn_p0_ce0;
output   sn_p0_we0;
output  [31:0] sn_p0_d0;
output  [7:0] sn_p1_address0;
output   sn_p1_ce0;
output   sn_p1_we0;
output  [31:0] sn_p1_d0;
output  [7:0] sn_p2_address0;
output   sn_p2_ce0;
output   sn_p2_we0;
output  [31:0] sn_p2_d0;
output  [7:0] sn_p3_address0;
output   sn_p3_ce0;
output   sn_p3_we0;
output  [31:0] sn_p3_d0;
output  [7:0] sp_p0_address0;
output   sp_p0_ce0;
output   sp_p0_we0;
output  [31:0] sp_p0_d0;
output  [7:0] sp_p1_address0;
output   sp_p1_ce0;
output   sp_p1_we0;
output  [31:0] sp_p1_d0;
output  [7:0] sp_p2_address0;
output   sp_p2_ce0;
output   sp_p2_we0;
output  [31:0] sp_p2_d0;
output  [7:0] sp_p3_address0;
output   sp_p3_ce0;
output   sp_p3_we0;
output  [31:0] sp_p3_d0;
output  [7:0] u0_p0_address0;
output   u0_p0_ce0;
input  [31:0] u0_p0_q0;
output  [7:0] u0_p1_address0;
output   u0_p1_ce0;
input  [31:0] u0_p1_q0;
output  [7:0] u0_p2_address0;
output   u0_p2_ce0;
input  [31:0] u0_p2_q0;
output  [7:0] u0_p3_address0;
output   u0_p3_ce0;
input  [31:0] u0_p3_q0;
output  [7:0] u0_p3_address1;
output   u0_p3_ce1;
input  [31:0] u0_p3_q1;
output  [7:0] u1_p0_address0;
output   u1_p0_ce0;
input  [31:0] u1_p0_q0;
output  [7:0] u1_p1_address0;
output   u1_p1_ce0;
input  [31:0] u1_p1_q0;
output  [7:0] u1_p2_address0;
output   u1_p2_ce0;
input  [31:0] u1_p2_q0;
output  [7:0] u1_p3_address0;
output   u1_p3_ce0;
input  [31:0] u1_p3_q0;

reg ap_done;
reg ap_idle;
reg sm_p0_ce0;
reg sm_p0_we0;
reg sm_p1_ce0;
reg sm_p1_we0;
reg sm_p2_ce0;
reg sm_p2_we0;
reg sm_p3_ce0;
reg sm_p3_we0;
reg sn_p0_ce0;
reg sn_p0_we0;
reg sn_p1_ce0;
reg sn_p1_we0;
reg sn_p2_ce0;
reg sn_p2_we0;
reg sn_p3_ce0;
reg sn_p3_we0;
reg sp_p0_ce0;
reg sp_p0_we0;
reg sp_p1_ce0;
reg sp_p1_we0;
reg sp_p2_ce0;
reg sp_p2_we0;
reg sp_p3_ce0;
reg sp_p3_we0;
reg u0_p0_ce0;
reg u0_p1_ce0;
reg u0_p2_ce0;
reg u0_p3_ce0;
reg u0_p3_ce1;
reg u1_p0_ce0;
reg u1_p1_ce0;
reg u1_p2_ce0;
reg u1_p3_ce0;
reg   [1:0] ap_CS_fsm;
reg   [9:0] k_reg_327;
reg   [31:0] j_reg_338;
reg   [31:0] i_1_reg_349;
wire   [0:0] exitcond_fu_433_p2;
reg   [0:0] exitcond_reg_540;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_540_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_540_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_540_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_540_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_540_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_540_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_540_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_540_pp0_it8;
reg   [9:0] indvar_next_reg_544;
wire   [31:0] u1_p0_addr52_cast_fu_471_p1;
reg   [31:0] u1_p0_addr52_cast_reg_549;
reg   [31:0] ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1;
reg   [31:0] ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2;
reg   [31:0] ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3;
reg   [31:0] ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4;
reg   [31:0] ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5;
reg   [31:0] ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6;
reg   [31:0] ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7;
reg   [31:0] ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
reg   [0:0] tmp13_reg_610;
reg   [0:0] ap_reg_ppstg_tmp13_reg_610_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp13_reg_610_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp13_reg_610_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp13_reg_610_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp13_reg_610_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp13_reg_610_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp13_reg_610_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp13_reg_610_pp0_it8;
reg   [31:0] j_1_reg_614;
reg   [31:0] i_reg_619;
reg   [31:0] u1_p0_load_reg_624;
reg   [31:0] u1_p1_load_reg_629;
reg   [31:0] u1_p2_load_reg_634;
reg   [31:0] u1_p3_load_reg_639;
reg   [31:0] u0_p3_load_reg_644;
reg   [31:0] u0_p0_load_reg_649;
reg   [31:0] u0_p1_load_reg_656;
reg   [31:0] u0_p2_load_reg_663;
reg   [31:0] u0_p3_load_1_reg_670;
wire   [31:0] grp_fu_361_p2;
reg   [31:0] tmp1_reg_676;
wire   [31:0] grp_fu_365_p2;
reg   [31:0] tmp3_reg_682;
wire   [31:0] grp_fu_369_p2;
reg   [31:0] tmp5_reg_688;
wire   [31:0] grp_fu_373_p2;
reg   [31:0] tmp7_reg_694;
wire   [31:0] grp_fu_377_p2;
reg   [31:0] tmp9_reg_700;
wire   [31:0] grp_fu_381_p2;
reg   [31:0] tmp11_reg_706;
wire   [31:0] grp_fu_385_p2;
reg   [31:0] tmp14_reg_712;
wire   [31:0] grp_fu_389_p2;
reg   [31:0] tmp16_reg_718;
reg   [9:0] k_phi_fu_331_p4;
reg   [31:0] j_phi_fu_342_p4;
reg   [31:0] i_1_phi_fu_353_p4;
wire   [31:0] u0_p3_addr49_cast_fu_495_p1;
wire   [31:0] grp_fu_393_p2;
wire   [31:0] grp_fu_398_p2;
wire   [31:0] grp_fu_403_p2;
wire   [31:0] grp_fu_408_p2;
wire   [31:0] grp_fu_413_p2;
wire   [31:0] grp_fu_418_p2;
wire   [31:0] grp_fu_423_p2;
wire   [31:0] grp_fu_428_p2;
wire   [31:0] grp_fu_361_p0;
wire   [31:0] grp_fu_361_p1;
wire   [31:0] grp_fu_365_p0;
wire   [31:0] grp_fu_365_p1;
wire   [31:0] grp_fu_369_p0;
wire   [31:0] grp_fu_369_p1;
wire   [31:0] grp_fu_373_p0;
wire   [31:0] grp_fu_373_p1;
wire   [31:0] grp_fu_377_p0;
wire   [31:0] grp_fu_377_p1;
wire   [31:0] grp_fu_381_p0;
wire   [31:0] grp_fu_381_p1;
wire   [31:0] grp_fu_385_p0;
wire   [31:0] grp_fu_385_p1;
wire   [31:0] grp_fu_389_p0;
wire   [31:0] grp_fu_389_p1;
wire   [31:0] grp_fu_393_p0;
wire   [31:0] grp_fu_393_p1;
wire   [31:0] grp_fu_398_p0;
wire   [31:0] grp_fu_398_p1;
wire   [31:0] grp_fu_403_p0;
wire   [31:0] grp_fu_403_p1;
wire   [31:0] grp_fu_408_p0;
wire   [31:0] grp_fu_408_p1;
wire   [31:0] grp_fu_413_p0;
wire   [31:0] grp_fu_413_p1;
wire   [31:0] grp_fu_418_p0;
wire   [31:0] grp_fu_418_p1;
wire   [31:0] grp_fu_423_p0;
wire   [31:0] grp_fu_423_p1;
wire   [31:0] grp_fu_428_p0;
wire   [31:0] grp_fu_428_p1;
wire   [9:0] exitcond_fu_433_p1;
wire   [7:0] i_1_cast_fu_449_p1;
wire   [7:0] p_shl_fu_453_p2;
wire   [7:0] u1_p0_addr_cast_fu_459_p2;
wire   [7:0] j_cast_fu_445_p1;
wire   [7:0] u1_p0_addr_fu_465_p2;
wire   [7:0] tmp_fu_483_p2;
wire   [7:0] u0_p3_addr_fu_489_p2;
wire   [31:0] tmp13_fu_500_p1;
wire   [31:0] tmp18_fu_506_p2;
wire   [31:0] tmp19_fu_512_p1;
wire   [0:0] tmp19_fu_512_p2;
wire   [31:0] tmp20_fu_518_p2;
wire    grp_fu_361_ce;
wire    grp_fu_365_ce;
wire    grp_fu_369_ce;
wire    grp_fu_373_ce;
wire    grp_fu_377_ce;
wire    grp_fu_381_ce;
wire    grp_fu_385_ce;
wire    grp_fu_389_ce;
wire    grp_fu_393_ce;
wire    grp_fu_398_ce;
wire    grp_fu_403_ce;
wire    grp_fu_408_ce;
wire    grp_fu_413_ce;
wire    grp_fu_418_ce;
wire    grp_fu_423_ce;
wire    grp_fu_428_ce;
reg   [1:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st0_fsm_0 = 2'b00;
parameter    ap_ST_st1_fsm_1 = 2'b01;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_ST_st12_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_1 = 32'b00000000000000000000000000000001;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv10_375 = 10'b1101110101;
parameter    ap_const_lv10_1 = 10'b0000000001;
parameter    ap_const_lv8_4 = 8'b00000100;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_38 = 32'b00000000000000000000000000111000;
parameter    ap_const_lv32_4 = 32'b00000000000000000000000000000100;
parameter    ap_const_lv32_3D = 32'b00000000000000000000000000111101;
parameter    ap_true = 1'b1;


computeDiffSqr_grp_fu_361_ACMP_fsub_6 #(
    .ID( 6 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_361_ACMP_fsub_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_361_p0 ),
    .din1( grp_fu_361_p1 ),
    .ce( grp_fu_361_ce ),
    .dout( grp_fu_361_p2 )
);

computeDiffSqr_grp_fu_365_ACMP_fsub_7 #(
    .ID( 7 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_365_ACMP_fsub_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_365_p0 ),
    .din1( grp_fu_365_p1 ),
    .ce( grp_fu_365_ce ),
    .dout( grp_fu_365_p2 )
);

computeDiffSqr_grp_fu_369_ACMP_fsub_8 #(
    .ID( 8 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_369_ACMP_fsub_8_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_369_p0 ),
    .din1( grp_fu_369_p1 ),
    .ce( grp_fu_369_ce ),
    .dout( grp_fu_369_p2 )
);

computeDiffSqr_grp_fu_373_ACMP_fsub_9 #(
    .ID( 9 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_373_ACMP_fsub_9_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_373_p0 ),
    .din1( grp_fu_373_p1 ),
    .ce( grp_fu_373_ce ),
    .dout( grp_fu_373_p2 )
);

computeDiffSqr_grp_fu_377_ACMP_fsub_10 #(
    .ID( 10 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_377_ACMP_fsub_10_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_377_p0 ),
    .din1( grp_fu_377_p1 ),
    .ce( grp_fu_377_ce ),
    .dout( grp_fu_377_p2 )
);

computeDiffSqr_grp_fu_381_ACMP_fsub_11 #(
    .ID( 11 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_381_ACMP_fsub_11_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_381_p0 ),
    .din1( grp_fu_381_p1 ),
    .ce( grp_fu_381_ce ),
    .dout( grp_fu_381_p2 )
);

computeDiffSqr_grp_fu_385_ACMP_fsub_12 #(
    .ID( 12 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_385_ACMP_fsub_12_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_385_p0 ),
    .din1( grp_fu_385_p1 ),
    .ce( grp_fu_385_ce ),
    .dout( grp_fu_385_p2 )
);

computeDiffSqr_grp_fu_389_ACMP_fsub_13 #(
    .ID( 13 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_389_ACMP_fsub_13_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_389_p0 ),
    .din1( grp_fu_389_p1 ),
    .ce( grp_fu_389_ce ),
    .dout( grp_fu_389_p2 )
);

computeDiffSqr_grp_fu_393_ACMP_fmul_14 #(
    .ID( 14 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_393_ACMP_fmul_14_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_393_p0 ),
    .din1( grp_fu_393_p1 ),
    .ce( grp_fu_393_ce ),
    .dout( grp_fu_393_p2 )
);

computeDiffSqr_grp_fu_398_ACMP_fmul_15 #(
    .ID( 15 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_398_ACMP_fmul_15_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_398_p0 ),
    .din1( grp_fu_398_p1 ),
    .ce( grp_fu_398_ce ),
    .dout( grp_fu_398_p2 )
);

computeDiffSqr_grp_fu_403_ACMP_fmul_16 #(
    .ID( 16 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_403_ACMP_fmul_16_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_403_p0 ),
    .din1( grp_fu_403_p1 ),
    .ce( grp_fu_403_ce ),
    .dout( grp_fu_403_p2 )
);

computeDiffSqr_grp_fu_408_ACMP_fmul_17 #(
    .ID( 17 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_408_ACMP_fmul_17_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_408_p0 ),
    .din1( grp_fu_408_p1 ),
    .ce( grp_fu_408_ce ),
    .dout( grp_fu_408_p2 )
);

computeDiffSqr_grp_fu_413_ACMP_fmul_18 #(
    .ID( 18 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_413_ACMP_fmul_18_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_413_p0 ),
    .din1( grp_fu_413_p1 ),
    .ce( grp_fu_413_ce ),
    .dout( grp_fu_413_p2 )
);

computeDiffSqr_grp_fu_418_ACMP_fmul_19 #(
    .ID( 19 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_418_ACMP_fmul_19_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_418_p0 ),
    .din1( grp_fu_418_p1 ),
    .ce( grp_fu_418_ce ),
    .dout( grp_fu_418_p2 )
);

computeDiffSqr_grp_fu_423_ACMP_fmul_20 #(
    .ID( 20 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_423_ACMP_fmul_20_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_423_p0 ),
    .din1( grp_fu_423_p1 ),
    .ce( grp_fu_423_ce ),
    .dout( grp_fu_423_p2 )
);

computeDiffSqr_grp_fu_428_ACMP_fmul_21 #(
    .ID( 21 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
computeDiffSqr_grp_fu_428_ACMP_fmul_21_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_428_p0 ),
    .din1( grp_fu_428_p1 ),
    .ce( grp_fu_428_ce ),
    .dout( grp_fu_428_p2 )
);



/// ap_CS_fsm assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(exitcond_fu_433_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st1_fsm_1 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(exitcond_fu_433_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_540_pp0_it1 <= exitcond_reg_540;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_540_pp0_it2 <= ap_reg_ppstg_exitcond_reg_540_pp0_it1;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_540_pp0_it3 <= ap_reg_ppstg_exitcond_reg_540_pp0_it2;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_540_pp0_it4 <= ap_reg_ppstg_exitcond_reg_540_pp0_it3;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_540_pp0_it5 <= ap_reg_ppstg_exitcond_reg_540_pp0_it4;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_540_pp0_it6 <= ap_reg_ppstg_exitcond_reg_540_pp0_it5;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_540_pp0_it7 <= ap_reg_ppstg_exitcond_reg_540_pp0_it6;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_540_pp0_it8 <= ap_reg_ppstg_exitcond_reg_540_pp0_it7;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp13_reg_610_pp0_it1 <= tmp13_reg_610;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp13_reg_610_pp0_it2 <= ap_reg_ppstg_tmp13_reg_610_pp0_it1;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp13_reg_610_pp0_it3 <= ap_reg_ppstg_tmp13_reg_610_pp0_it2;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp13_reg_610_pp0_it4 <= ap_reg_ppstg_tmp13_reg_610_pp0_it3;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp13_reg_610_pp0_it5 <= ap_reg_ppstg_tmp13_reg_610_pp0_it4;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp13_reg_610_pp0_it6 <= ap_reg_ppstg_tmp13_reg_610_pp0_it5;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp13_reg_610_pp0_it7 <= ap_reg_ppstg_tmp13_reg_610_pp0_it6;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp13_reg_610_pp0_it8 <= ap_reg_ppstg_tmp13_reg_610_pp0_it7;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[0] <= u1_p0_addr52_cast_reg_549[0];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[1] <= u1_p0_addr52_cast_reg_549[1];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[2] <= u1_p0_addr52_cast_reg_549[2];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[3] <= u1_p0_addr52_cast_reg_549[3];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[4] <= u1_p0_addr52_cast_reg_549[4];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[5] <= u1_p0_addr52_cast_reg_549[5];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[6] <= u1_p0_addr52_cast_reg_549[6];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[7] <= u1_p0_addr52_cast_reg_549[7];
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[0] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[0];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[1] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[1];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[2] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[2];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[3] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[3];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[4] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[4];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[5] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[5];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[6] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[6];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[7] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[7];
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[0] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[0];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[1] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[1];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[2] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[2];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[3] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[3];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[4] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[4];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[5] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[5];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[6] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[6];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[7] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[7];
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[0] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[0];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[1] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[1];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[2] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[2];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[3] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[3];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[4] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[4];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[5] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[5];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[6] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[6];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[7] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[7];
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[0] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[0];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[1] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[1];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[2] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[2];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[3] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[3];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[4] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[4];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[5] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[5];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[6] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[6];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[7] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[7];
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[0] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[0];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[1] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[1];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[2] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[2];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[3] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[3];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[4] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[4];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[5] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[5];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[6] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[6];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[7] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[7];
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[0] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[0];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[1] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[1];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[2] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[2];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[3] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[3];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[4] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[4];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[5] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[5];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[6] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[6];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[7] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[7];
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[0] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[0];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[1] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[1];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[2] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[2];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[3] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[3];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[4] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[4];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[5] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[5];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[6] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[6];
        ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[7] <= ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[7];
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        exitcond_reg_540 <= (k_phi_fu_331_p4 == exitcond_fu_433_p1? 1'b1: 1'b0);
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        i_1_reg_349 <= i_reg_619;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        i_1_reg_349 <= ap_const_lv32_1;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        if (tmp19_fu_512_p2) begin
            i_reg_619 <= tmp20_fu_518_p2;
        end else begin
            i_reg_619 <= i_1_phi_fu_353_p4;
        end

    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        indvar_next_reg_544 <= (k_phi_fu_331_p4 + ap_const_lv10_1);
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        if (tmp19_fu_512_p2) begin
            j_1_reg_614 <= ap_const_lv32_1;
        end else begin
            j_1_reg_614 <= tmp18_fu_506_p2;
        end

    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        j_reg_338 <= j_1_reg_614;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        j_reg_338 <= ap_const_lv32_1;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        k_reg_327 <= indvar_next_reg_544;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        k_reg_327 <= ap_const_lv10_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_540_pp0_it4 == ap_const_lv1_0))) begin
        tmp11_reg_706 <= grp_fu_381_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        tmp13_reg_610 <= ($signed(j_phi_fu_342_p4) > $signed(tmp13_fu_500_p1)? 1'b1: 1'b0);
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_540_pp0_it4 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp13_reg_610_pp0_it4))) begin
        tmp14_reg_712 <= grp_fu_385_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_540_pp0_it4 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp13_reg_610_pp0_it4))) begin
        tmp16_reg_718 <= grp_fu_389_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_540_pp0_it4 == ap_const_lv1_0))) begin
        tmp1_reg_676 <= grp_fu_361_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_540_pp0_it4 == ap_const_lv1_0))) begin
        tmp3_reg_682 <= grp_fu_365_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_540_pp0_it4 == ap_const_lv1_0))) begin
        tmp5_reg_688 <= grp_fu_369_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_540_pp0_it4 == ap_const_lv1_0))) begin
        tmp7_reg_694 <= grp_fu_373_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_540_pp0_it4 == ap_const_lv1_0))) begin
        tmp9_reg_700 <= grp_fu_377_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        u0_p0_load_reg_649 <= u0_p0_q0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        u0_p1_load_reg_656 <= u0_p1_q0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        u0_p2_load_reg_663 <= u0_p2_q0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        u0_p3_load_1_reg_670 <= u0_p3_q1;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        u0_p3_load_reg_644 <= u0_p3_q0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        u1_p0_addr52_cast_reg_549[0] <= u1_p0_addr52_cast_fu_471_p1[0];
        u1_p0_addr52_cast_reg_549[1] <= u1_p0_addr52_cast_fu_471_p1[1];
        u1_p0_addr52_cast_reg_549[2] <= u1_p0_addr52_cast_fu_471_p1[2];
        u1_p0_addr52_cast_reg_549[3] <= u1_p0_addr52_cast_fu_471_p1[3];
        u1_p0_addr52_cast_reg_549[4] <= u1_p0_addr52_cast_fu_471_p1[4];
        u1_p0_addr52_cast_reg_549[5] <= u1_p0_addr52_cast_fu_471_p1[5];
        u1_p0_addr52_cast_reg_549[6] <= u1_p0_addr52_cast_fu_471_p1[6];
        u1_p0_addr52_cast_reg_549[7] <= u1_p0_addr52_cast_fu_471_p1[7];
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        u1_p0_load_reg_624 <= u1_p0_q0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        u1_p1_load_reg_629 <= u1_p1_q0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        u1_p2_load_reg_634 <= u1_p2_q0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        u1_p3_load_reg_639 <= u1_p3_q0;
    end
end

/// ap_NS_fsm assign process. ///
always @ (ap_start or ap_CS_fsm or exitcond_fu_433_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_fu_433_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        ap_NS_fsm = ap_ST_st12_fsm_3;
    end else if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st12_fsm_3 == ap_CS_fsm))) begin
        ap_NS_fsm = ap_ST_st0_fsm_0;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
    end else if ((((ap_ST_st0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_start)) | ((ap_const_logic_1 == ap_start) & (ap_ST_st12_fsm_3 == ap_CS_fsm)))) begin
        ap_NS_fsm = ap_ST_st1_fsm_1;
    end else begin
        ap_NS_fsm = ap_CS_fsm;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st0_fsm_0 == ap_CS_fsm) | (ap_ST_st12_fsm_3 == ap_CS_fsm))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st0_fsm_0 == ap_CS_fsm)) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// i_1_phi_fu_353_p4 assign process. ///
always @ (ap_CS_fsm or i_1_reg_349 or exitcond_reg_540 or ap_reg_ppiten_pp0_it1 or i_reg_619)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        i_1_phi_fu_353_p4 = i_reg_619;
    end else begin
        i_1_phi_fu_353_p4 = i_1_reg_349;
    end
end

/// j_phi_fu_342_p4 assign process. ///
always @ (ap_CS_fsm or j_reg_338 or exitcond_reg_540 or ap_reg_ppiten_pp0_it1 or j_1_reg_614)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        j_phi_fu_342_p4 = j_1_reg_614;
    end else begin
        j_phi_fu_342_p4 = j_reg_338;
    end
end

/// k_phi_fu_331_p4 assign process. ///
always @ (ap_CS_fsm or k_reg_327 or exitcond_reg_540 or ap_reg_ppiten_pp0_it1 or indvar_next_reg_544)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_540 == ap_const_lv1_0))) begin
        k_phi_fu_331_p4 = indvar_next_reg_544;
    end else begin
        k_phi_fu_331_p4 = k_reg_327;
    end
end

/// sm_p0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sm_p0_ce0 = ap_const_logic_1;
    end else begin
        sm_p0_ce0 = ap_const_logic_0;
    end
end

/// sm_p0_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sm_p0_we0 = ap_const_logic_1;
    end else begin
        sm_p0_we0 = ap_const_logic_0;
    end
end

/// sm_p1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sm_p1_ce0 = ap_const_logic_1;
    end else begin
        sm_p1_ce0 = ap_const_logic_0;
    end
end

/// sm_p1_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sm_p1_we0 = ap_const_logic_1;
    end else begin
        sm_p1_we0 = ap_const_logic_0;
    end
end

/// sm_p2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sm_p2_ce0 = ap_const_logic_1;
    end else begin
        sm_p2_ce0 = ap_const_logic_0;
    end
end

/// sm_p2_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sm_p2_we0 = ap_const_logic_1;
    end else begin
        sm_p2_we0 = ap_const_logic_0;
    end
end

/// sm_p3_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8 or ap_reg_ppstg_tmp13_reg_610_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp13_reg_610_pp0_it8))) begin
        sm_p3_ce0 = ap_const_logic_1;
    end else begin
        sm_p3_ce0 = ap_const_logic_0;
    end
end

/// sm_p3_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8 or ap_reg_ppstg_tmp13_reg_610_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp13_reg_610_pp0_it8))) begin
        sm_p3_we0 = ap_const_logic_1;
    end else begin
        sm_p3_we0 = ap_const_logic_0;
    end
end

/// sn_p0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sn_p0_ce0 = ap_const_logic_1;
    end else begin
        sn_p0_ce0 = ap_const_logic_0;
    end
end

/// sn_p0_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sn_p0_we0 = ap_const_logic_1;
    end else begin
        sn_p0_we0 = ap_const_logic_0;
    end
end

/// sn_p1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sn_p1_ce0 = ap_const_logic_1;
    end else begin
        sn_p1_ce0 = ap_const_logic_0;
    end
end

/// sn_p1_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sn_p1_we0 = ap_const_logic_1;
    end else begin
        sn_p1_we0 = ap_const_logic_0;
    end
end

/// sn_p2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sn_p2_ce0 = ap_const_logic_1;
    end else begin
        sn_p2_ce0 = ap_const_logic_0;
    end
end

/// sn_p2_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sn_p2_we0 = ap_const_logic_1;
    end else begin
        sn_p2_we0 = ap_const_logic_0;
    end
end

/// sn_p3_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8 or ap_reg_ppstg_tmp13_reg_610_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp13_reg_610_pp0_it8))) begin
        sn_p3_ce0 = ap_const_logic_1;
    end else begin
        sn_p3_ce0 = ap_const_logic_0;
    end
end

/// sn_p3_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8 or ap_reg_ppstg_tmp13_reg_610_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp13_reg_610_pp0_it8))) begin
        sn_p3_we0 = ap_const_logic_1;
    end else begin
        sn_p3_we0 = ap_const_logic_0;
    end
end

/// sp_p0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sp_p0_ce0 = ap_const_logic_1;
    end else begin
        sp_p0_ce0 = ap_const_logic_0;
    end
end

/// sp_p0_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sp_p0_we0 = ap_const_logic_1;
    end else begin
        sp_p0_we0 = ap_const_logic_0;
    end
end

/// sp_p1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sp_p1_ce0 = ap_const_logic_1;
    end else begin
        sp_p1_ce0 = ap_const_logic_0;
    end
end

/// sp_p1_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sp_p1_we0 = ap_const_logic_1;
    end else begin
        sp_p1_we0 = ap_const_logic_0;
    end
end

/// sp_p2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sp_p2_ce0 = ap_const_logic_1;
    end else begin
        sp_p2_ce0 = ap_const_logic_0;
    end
end

/// sp_p2_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0))) begin
        sp_p2_we0 = ap_const_logic_1;
    end else begin
        sp_p2_we0 = ap_const_logic_0;
    end
end

/// sp_p3_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8 or ap_reg_ppstg_tmp13_reg_610_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp13_reg_610_pp0_it8))) begin
        sp_p3_ce0 = ap_const_logic_1;
    end else begin
        sp_p3_ce0 = ap_const_logic_0;
    end
end

/// sp_p3_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_exitcond_reg_540_pp0_it8 or ap_reg_ppstg_tmp13_reg_610_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_reg_ppstg_exitcond_reg_540_pp0_it8 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp13_reg_610_pp0_it8))) begin
        sp_p3_we0 = ap_const_logic_1;
    end else begin
        sp_p3_we0 = ap_const_logic_0;
    end
end

/// u0_p0_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_433_p2 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        u0_p0_ce0 = ap_const_logic_1;
    end else begin
        u0_p0_ce0 = ap_const_logic_0;
    end
end

/// u0_p1_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_433_p2 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        u0_p1_ce0 = ap_const_logic_1;
    end else begin
        u0_p1_ce0 = ap_const_logic_0;
    end
end

/// u0_p2_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_433_p2 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        u0_p2_ce0 = ap_const_logic_1;
    end else begin
        u0_p2_ce0 = ap_const_logic_0;
    end
end

/// u0_p3_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_433_p2 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        u0_p3_ce0 = ap_const_logic_1;
    end else begin
        u0_p3_ce0 = ap_const_logic_0;
    end
end

/// u0_p3_ce1 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_433_p2 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        u0_p3_ce1 = ap_const_logic_1;
    end else begin
        u0_p3_ce1 = ap_const_logic_0;
    end
end

/// u1_p0_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_433_p2 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        u1_p0_ce0 = ap_const_logic_1;
    end else begin
        u1_p0_ce0 = ap_const_logic_0;
    end
end

/// u1_p1_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_433_p2 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        u1_p1_ce0 = ap_const_logic_1;
    end else begin
        u1_p1_ce0 = ap_const_logic_0;
    end
end

/// u1_p2_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_433_p2 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        u1_p2_ce0 = ap_const_logic_1;
    end else begin
        u1_p2_ce0 = ap_const_logic_0;
    end
end

/// u1_p3_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_fu_433_p2 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_433_p2 == ap_const_lv1_0))) begin
        u1_p3_ce0 = ap_const_logic_1;
    end else begin
        u1_p3_ce0 = ap_const_logic_0;
    end
end
assign exitcond_fu_433_p1 = ap_const_lv10_375;
assign exitcond_fu_433_p2 = (k_phi_fu_331_p4 == exitcond_fu_433_p1? 1'b1: 1'b0);
assign grp_fu_361_ce = ap_const_logic_1;
assign grp_fu_361_p0 = u0_p0_load_reg_649;
assign grp_fu_361_p1 = u0_p3_load_reg_644;
assign grp_fu_365_ce = ap_const_logic_1;
assign grp_fu_365_p0 = u0_p0_load_reg_649;
assign grp_fu_365_p1 = u1_p0_load_reg_624;
assign grp_fu_369_ce = ap_const_logic_1;
assign grp_fu_369_p0 = u0_p1_load_reg_656;
assign grp_fu_369_p1 = u0_p0_load_reg_649;
assign grp_fu_373_ce = ap_const_logic_1;
assign grp_fu_373_p0 = u0_p1_load_reg_656;
assign grp_fu_373_p1 = u1_p1_load_reg_629;
assign grp_fu_377_ce = ap_const_logic_1;
assign grp_fu_377_p0 = u0_p2_load_reg_663;
assign grp_fu_377_p1 = u0_p1_load_reg_656;
assign grp_fu_381_ce = ap_const_logic_1;
assign grp_fu_381_p0 = u0_p2_load_reg_663;
assign grp_fu_381_p1 = u1_p2_load_reg_634;
assign grp_fu_385_ce = ap_const_logic_1;
assign grp_fu_385_p0 = u0_p3_load_1_reg_670;
assign grp_fu_385_p1 = u0_p2_load_reg_663;
assign grp_fu_389_ce = ap_const_logic_1;
assign grp_fu_389_p0 = u0_p3_load_1_reg_670;
assign grp_fu_389_p1 = u1_p3_load_reg_639;
assign grp_fu_393_ce = ap_const_logic_1;
assign grp_fu_393_p0 = tmp1_reg_676;
assign grp_fu_393_p1 = tmp1_reg_676;
assign grp_fu_398_ce = ap_const_logic_1;
assign grp_fu_398_p0 = tmp3_reg_682;
assign grp_fu_398_p1 = tmp3_reg_682;
assign grp_fu_403_ce = ap_const_logic_1;
assign grp_fu_403_p0 = tmp5_reg_688;
assign grp_fu_403_p1 = tmp5_reg_688;
assign grp_fu_408_ce = ap_const_logic_1;
assign grp_fu_408_p0 = tmp7_reg_694;
assign grp_fu_408_p1 = tmp7_reg_694;
assign grp_fu_413_ce = ap_const_logic_1;
assign grp_fu_413_p0 = tmp9_reg_700;
assign grp_fu_413_p1 = tmp9_reg_700;
assign grp_fu_418_ce = ap_const_logic_1;
assign grp_fu_418_p0 = tmp11_reg_706;
assign grp_fu_418_p1 = tmp11_reg_706;
assign grp_fu_423_ce = ap_const_logic_1;
assign grp_fu_423_p0 = tmp14_reg_712;
assign grp_fu_423_p1 = tmp14_reg_712;
assign grp_fu_428_ce = ap_const_logic_1;
assign grp_fu_428_p0 = tmp16_reg_718;
assign grp_fu_428_p1 = tmp16_reg_718;
assign i_1_cast_fu_449_p1 = i_1_phi_fu_353_p4[7:0];
assign j_cast_fu_445_p1 = j_phi_fu_342_p4[7:0];
assign p_shl_fu_453_p2 = i_1_cast_fu_449_p1 << ap_const_lv8_4;
assign sm_p0_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sm_p0_d0 = ap_const_lv32_0;
assign sm_p1_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sm_p1_d0 = ap_const_lv32_0;
assign sm_p2_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sm_p2_d0 = ap_const_lv32_0;
assign sm_p3_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sm_p3_d0 = ap_const_lv32_0;
assign sn_p0_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sn_p0_d0 = grp_fu_393_p2;
assign sn_p1_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sn_p1_d0 = grp_fu_403_p2;
assign sn_p2_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sn_p2_d0 = grp_fu_413_p2;
assign sn_p3_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sn_p3_d0 = grp_fu_423_p2;
assign sp_p0_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sp_p0_d0 = grp_fu_398_p2;
assign sp_p1_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sp_p1_d0 = grp_fu_408_p2;
assign sp_p2_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sp_p2_d0 = grp_fu_418_p2;
assign sp_p3_address0 = ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8;
assign sp_p3_d0 = grp_fu_428_p2;
assign tmp13_fu_500_p1 = ap_const_lv32_38;
assign tmp18_fu_506_p2 = (j_phi_fu_342_p4 + ap_const_lv32_4);
assign tmp19_fu_512_p1 = ap_const_lv32_3D;
assign tmp19_fu_512_p2 = (tmp18_fu_506_p2 == tmp19_fu_512_p1? 1'b1: 1'b0);
assign tmp20_fu_518_p2 = (i_1_phi_fu_353_p4 + ap_const_lv32_1);
assign tmp_fu_483_p2 = (j_cast_fu_445_p1 + ap_const_lv8_FF);
assign u0_p0_address0 = u1_p0_addr52_cast_fu_471_p1;
assign u0_p1_address0 = u1_p0_addr52_cast_fu_471_p1;
assign u0_p2_address0 = u1_p0_addr52_cast_fu_471_p1;
assign u0_p3_addr49_cast_fu_495_p1 = {{24{1'b0}}, {u0_p3_addr_fu_489_p2}};
assign u0_p3_addr_fu_489_p2 = (u1_p0_addr_cast_fu_459_p2 + tmp_fu_483_p2);
assign u0_p3_address0 = u0_p3_addr49_cast_fu_495_p1;
assign u0_p3_address1 = u1_p0_addr52_cast_fu_471_p1;
assign u1_p0_addr52_cast_fu_471_p1 = {{24{1'b0}}, {u1_p0_addr_fu_465_p2}};
assign u1_p0_addr_cast_fu_459_p2 = (p_shl_fu_453_p2 - i_1_cast_fu_449_p1);
assign u1_p0_addr_fu_465_p2 = (u1_p0_addr_cast_fu_459_p2 + j_cast_fu_445_p1);
assign u1_p0_address0 = u1_p0_addr52_cast_fu_471_p1;
assign u1_p1_address0 = u1_p0_addr52_cast_fu_471_p1;
assign u1_p2_address0 = u1_p0_addr52_cast_fu_471_p1;
assign u1_p3_address0 = u1_p0_addr52_cast_fu_471_p1;
always @ (ap_clk)
begin
    u1_p0_addr52_cast_reg_549[8] <= 1'b0;
    u1_p0_addr52_cast_reg_549[9] <= 1'b0;
    u1_p0_addr52_cast_reg_549[10] <= 1'b0;
    u1_p0_addr52_cast_reg_549[11] <= 1'b0;
    u1_p0_addr52_cast_reg_549[12] <= 1'b0;
    u1_p0_addr52_cast_reg_549[13] <= 1'b0;
    u1_p0_addr52_cast_reg_549[14] <= 1'b0;
    u1_p0_addr52_cast_reg_549[15] <= 1'b0;
    u1_p0_addr52_cast_reg_549[16] <= 1'b0;
    u1_p0_addr52_cast_reg_549[17] <= 1'b0;
    u1_p0_addr52_cast_reg_549[18] <= 1'b0;
    u1_p0_addr52_cast_reg_549[19] <= 1'b0;
    u1_p0_addr52_cast_reg_549[20] <= 1'b0;
    u1_p0_addr52_cast_reg_549[21] <= 1'b0;
    u1_p0_addr52_cast_reg_549[22] <= 1'b0;
    u1_p0_addr52_cast_reg_549[23] <= 1'b0;
    u1_p0_addr52_cast_reg_549[24] <= 1'b0;
    u1_p0_addr52_cast_reg_549[25] <= 1'b0;
    u1_p0_addr52_cast_reg_549[26] <= 1'b0;
    u1_p0_addr52_cast_reg_549[27] <= 1'b0;
    u1_p0_addr52_cast_reg_549[28] <= 1'b0;
    u1_p0_addr52_cast_reg_549[29] <= 1'b0;
    u1_p0_addr52_cast_reg_549[30] <= 1'b0;
    u1_p0_addr52_cast_reg_549[31] <= 1'b0;
end

always @ (ap_clk)
begin
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[8] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[9] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[10] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[11] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[12] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[13] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[14] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[15] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[16] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[17] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[18] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[19] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[20] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[21] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[22] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[23] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[24] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[25] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[26] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[27] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[28] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[29] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[30] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it1[31] <= 1'b0;
end

always @ (ap_clk)
begin
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[8] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[9] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[10] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[11] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[12] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[13] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[14] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[15] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[16] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[17] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[18] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[19] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[20] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[21] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[22] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[23] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[24] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[25] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[26] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[27] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[28] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[29] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[30] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it2[31] <= 1'b0;
end

always @ (ap_clk)
begin
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[8] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[9] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[10] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[11] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[12] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[13] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[14] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[15] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[16] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[17] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[18] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[19] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[20] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[21] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[22] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[23] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[24] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[25] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[26] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[27] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[28] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[29] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[30] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it3[31] <= 1'b0;
end

always @ (ap_clk)
begin
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[8] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[9] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[10] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[11] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[12] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[13] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[14] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[15] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[16] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[17] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[18] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[19] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[20] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[21] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[22] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[23] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[24] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[25] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[26] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[27] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[28] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[29] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[30] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it4[31] <= 1'b0;
end

always @ (ap_clk)
begin
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[8] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[9] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[10] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[11] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[12] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[13] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[14] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[15] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[16] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[17] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[18] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[19] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[20] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[21] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[22] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[23] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[24] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[25] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[26] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[27] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[28] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[29] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[30] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it5[31] <= 1'b0;
end

always @ (ap_clk)
begin
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[8] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[9] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[10] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[11] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[12] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[13] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[14] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[15] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[16] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[17] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[18] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[19] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[20] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[21] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[22] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[23] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[24] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[25] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[26] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[27] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[28] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[29] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[30] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it6[31] <= 1'b0;
end

always @ (ap_clk)
begin
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[8] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[9] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[10] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[11] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[12] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[13] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[14] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[15] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[16] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[17] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[18] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[19] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[20] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[21] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[22] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[23] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[24] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[25] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[26] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[27] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[28] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[29] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[30] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it7[31] <= 1'b0;
end

always @ (ap_clk)
begin
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[8] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[9] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[10] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[11] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[12] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[13] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[14] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[15] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[16] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[17] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[18] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[19] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[20] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[21] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[22] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[23] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[24] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[25] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[26] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[27] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[28] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[29] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[30] <= 1'b0;
    ap_reg_ppstg_u1_p0_addr52_cast_reg_549_pp0_it8[31] <= 1'b0;
end



endmodule //computeDiffSqr

