

================================================================
== Vivado HLS Report for 'dummy_proc_be'
================================================================
* Date:           Fri Feb  2 16:43:26 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.30|      2.83|        0.41|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18433|  18433|  18433|  18433|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  18432|  18432|         9|          -|          -|  2048|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     205|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|     860|       4|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      90|
|Register         |        -|      -|     556|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     16|    1416|     299|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |filter_top_mul_32dEe_U10  |filter_top_mul_32dEe  |        0|      4|  215|   1|
    |filter_top_mul_32dEe_U11  |filter_top_mul_32dEe  |        0|      4|  215|   1|
    |filter_top_mul_32dEe_U12  |filter_top_mul_32dEe  |        0|      4|  215|   1|
    |filter_top_mul_32dEe_U13  |filter_top_mul_32dEe  |        0|      4|  215|   1|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|     16|  860|   4|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_156_p2       |     +    |      0|  0|  19|          12|           1|
    |p_Val2_1_fu_261_p2  |     +    |      0|  0|  70|          63|          63|
    |p_Val2_s_fu_247_p2  |     -    |      0|  0|  70|          63|          63|
    |ap_block_state10    |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_150_p2  |   icmp   |      0|  0|  13|          12|          13|
    |icmp_fu_177_p2      |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_state1     |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3     |    or    |      0|  0|   8|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 205|         156|         144|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  45|         11|    1|         11|
    |ap_done          |   9|          2|    1|          2|
    |i_reg_139        |   9|          2|   12|         24|
    |input_xk1_blk_n  |   9|          2|    1|          2|
    |input_xk2_blk_n  |   9|          2|    1|          2|
    |out_r_blk_n      |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  90|         21|   17|         43|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |complex_M_imag_V_wr_reg_378  |  32|   0|   32|          0|
    |complex_M_real_V_wr_reg_373  |  32|   0|   32|          0|
    |i_2_reg_285                  |  12|   0|   12|          0|
    |i_reg_139                    |  12|   0|   12|          0|
    |icmp_reg_300                 |   1|   0|    1|          0|
    |input_xk2_read_reg_324       |  64|   0|   64|          0|
    |p_r_M_imag_V_reg_319         |  32|   0|   32|          0|
    |p_r_M_real_V_reg_314         |  32|   0|   32|          0|
    |p_y_M_imag_V_read_a_reg_309  |  32|   0|   32|          0|
    |tmp1_i_i_cast_reg_353        |  63|   0|   63|          0|
    |tmp_1_i_i_cast_reg_358       |  63|   0|   63|          0|
    |tmp_2_i_i_cast_reg_363       |  63|   0|   63|          0|
    |tmp_3_i_i_cast_reg_368       |  63|   0|   63|          0|
    |tmp_5_reg_304                |  32|   0|   32|          0|
    |tmp_reg_290                  |  12|   0|   64|         52|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 556|   0|  608|         52|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_done              | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|coefs_address0       | out |   11|  ap_memory |     coefs     |     array    |
|coefs_ce0            | out |    1|  ap_memory |     coefs     |     array    |
|coefs_q0             |  in |   64|  ap_memory |     coefs     |     array    |
|input_xk1_dout       |  in |   64|   ap_fifo  |   input_xk1   |    pointer   |
|input_xk1_empty_n    |  in |    1|   ap_fifo  |   input_xk1   |    pointer   |
|input_xk1_read       | out |    1|   ap_fifo  |   input_xk1   |    pointer   |
|input_xk2_dout       |  in |   64|   ap_fifo  |   input_xk2   |    pointer   |
|input_xk2_empty_n    |  in |    1|   ap_fifo  |   input_xk2   |    pointer   |
|input_xk2_read       | out |    1|   ap_fifo  |   input_xk2   |    pointer   |
|output_xk1_address0  | out |   11|  ap_memory |   output_xk1  |     array    |
|output_xk1_ce0       | out |    1|  ap_memory |   output_xk1  |     array    |
|output_xk1_we0       | out |    1|  ap_memory |   output_xk1  |     array    |
|output_xk1_d0        | out |   64|  ap_memory |   output_xk1  |     array    |
|out_r_din            | out |   64|   ap_fifo  |     out_r     |    pointer   |
|out_r_full_n         |  in |    1|   ap_fifo  |     out_r     |    pointer   |
|out_r_write          | out |    1|   ap_fifo  |     out_r     |    pointer   |
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.87ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %output_xk1, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [1 x i8]* @p_str172)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %coefs, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %output_xk1, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "br label %1" [fft_filter_hlsprj/src/filter_fft.cpp:25]

 <State 2> : 2.27ns
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i12 [ 0, %0 ], [ %i_2, %4 ]"
ST_2 : Operation 20 [1/1] (1.11ns)   --->   "%exitcond = icmp eq i12 %i, -2048" [fft_filter_hlsprj/src/filter_fft.cpp:25]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "%i_2 = add i12 %i, 1" [fft_filter_hlsprj/src/filter_fft.cpp:25]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %2" [fft_filter_hlsprj/src/filter_fft.cpp:25]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = zext i12 %i to i64" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%coefs_addr = getelementptr [2048 x i64]* %coefs, i64 0, i64 %tmp" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_2 : Operation 26 [2/2] (2.26ns)   --->   "%coefs_load = load i64* %coefs_addr, align 8" [fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 57 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 64> <Depth = 2048> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)" [fft_filter_hlsprj/src/filter_fft.cpp:27]
ST_2 : Operation 28 [1/1] (0.68ns)   --->   "%icmp = icmp eq i3 %tmp_7, 0" [fft_filter_hlsprj/src/filter_fft.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [fft_filter_hlsprj/src/filter_fft.cpp:34]

 <State 3> : 2.27ns
ST_3 : Operation 30 [1/2] (2.26ns)   --->   "%coefs_load = load i64* %coefs_addr, align 8" [fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 57 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i64 %coefs_load to i32" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_y_M_imag_V_read_a = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %coefs_load, i32 32, i32 63)" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_3 : Operation 33 [1/1] (1.44ns)   --->   "%input_xk1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk1)" [fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_r_M_real_V = trunc i64 %input_xk1_read to i32" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_r_M_imag_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %input_xk1_read, i32 32, i32 63)" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_3 : Operation 36 [1/1] (1.44ns)   --->   "%input_xk2_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk2)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:28]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

 <State 4> : 2.83ns
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = sext i32 %p_r_M_real_V to i63" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = sext i32 %tmp_5 to i63" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = sext i32 %p_r_M_imag_V to i63" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = sext i32 %p_y_M_imag_V_read_a to i63" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_4 : Operation 41 [5/5] (2.82ns)   --->   "%tmp1_i_i_cast = mul i63 %tmp_1, %tmp_2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [5/5] (2.82ns)   --->   "%tmp_1_i_i_cast = mul i63 %tmp_3, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [5/5] (2.82ns)   --->   "%tmp_2_i_i_cast = mul i63 %tmp_1, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [5/5] (2.82ns)   --->   "%tmp_3_i_i_cast = mul i63 %tmp_2, %tmp_3" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.83ns
ST_5 : Operation 45 [4/5] (2.82ns)   --->   "%tmp1_i_i_cast = mul i63 %tmp_1, %tmp_2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [4/5] (2.82ns)   --->   "%tmp_1_i_i_cast = mul i63 %tmp_3, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [4/5] (2.82ns)   --->   "%tmp_2_i_i_cast = mul i63 %tmp_1, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [4/5] (2.82ns)   --->   "%tmp_3_i_i_cast = mul i63 %tmp_2, %tmp_3" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 2.83ns
ST_6 : Operation 49 [3/5] (2.82ns)   --->   "%tmp1_i_i_cast = mul i63 %tmp_1, %tmp_2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [3/5] (2.82ns)   --->   "%tmp_1_i_i_cast = mul i63 %tmp_3, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [3/5] (2.82ns)   --->   "%tmp_2_i_i_cast = mul i63 %tmp_1, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [3/5] (2.82ns)   --->   "%tmp_3_i_i_cast = mul i63 %tmp_2, %tmp_3" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 2.83ns
ST_7 : Operation 53 [2/5] (2.82ns)   --->   "%tmp1_i_i_cast = mul i63 %tmp_1, %tmp_2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [2/5] (2.82ns)   --->   "%tmp_1_i_i_cast = mul i63 %tmp_3, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [2/5] (2.82ns)   --->   "%tmp_2_i_i_cast = mul i63 %tmp_1, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [2/5] (2.82ns)   --->   "%tmp_3_i_i_cast = mul i63 %tmp_2, %tmp_3" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 2.83ns
ST_8 : Operation 57 [1/5] (2.82ns)   --->   "%tmp1_i_i_cast = mul i63 %tmp_1, %tmp_2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/5] (2.82ns)   --->   "%tmp_1_i_i_cast = mul i63 %tmp_3, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/5] (2.82ns)   --->   "%tmp_2_i_i_cast = mul i63 %tmp_1, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/5] (2.82ns)   --->   "%tmp_3_i_i_cast = mul i63 %tmp_2, %tmp_3" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 1.72ns
ST_9 : Operation 61 [1/1] (1.72ns)   --->   "%p_Val2_s = sub i63 %tmp1_i_i_cast, %tmp_1_i_i_cast" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%complex_M_real_V_wr = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_s, i32 31, i32 62)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_9 : Operation 63 [1/1] (1.72ns)   --->   "%p_Val2_1 = add i63 %tmp_3_i_i_cast, %tmp_2_i_i_cast" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%complex_M_imag_V_wr = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_1, i32 31, i32 62)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]

 <State 10> : 2.27ns
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%output_xk1_addr = getelementptr [2048 x i64]* %output_xk1, i64 0, i64 %tmp" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%output_xk1_M_imag_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %complex_M_imag_V_wr, i32 %complex_M_real_V_wr)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_10 : Operation 67 [1/1] (2.26ns)   --->   "store i64 %output_xk1_M_imag_V, i64* %output_xk1_addr, align 8" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2048> <RAM>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %3" [fft_filter_hlsprj/src/filter_fft.cpp:27]
ST_10 : Operation 69 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_r, i64 %input_xk2_read)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:30]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "br label %4"
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [fft_filter_hlsprj/src/filter_fft.cpp:25]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coefs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_xk2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11         (specmemcore      ) [ 00000000000]
StgValue_12         (specmemcore      ) [ 00000000000]
StgValue_13         (specinterface    ) [ 00000000000]
StgValue_14         (specinterface    ) [ 00000000000]
StgValue_15         (specinterface    ) [ 00000000000]
StgValue_16         (specinterface    ) [ 00000000000]
StgValue_17         (specinterface    ) [ 00000000000]
StgValue_18         (br               ) [ 01111111111]
i                   (phi              ) [ 00100000000]
exitcond            (icmp             ) [ 00111111111]
empty               (speclooptripcount) [ 00000000000]
i_2                 (add              ) [ 01111111111]
StgValue_23         (br               ) [ 00000000000]
tmp                 (zext             ) [ 00011111111]
coefs_addr          (getelementptr    ) [ 00010000000]
tmp_7               (partselect       ) [ 00000000000]
icmp                (icmp             ) [ 00011111111]
StgValue_29         (ret              ) [ 00000000000]
coefs_load          (load             ) [ 00000000000]
tmp_5               (trunc            ) [ 00001000000]
p_y_M_imag_V_read_a (partselect       ) [ 00001000000]
input_xk1_read      (read             ) [ 00000000000]
p_r_M_real_V        (trunc            ) [ 00001000000]
p_r_M_imag_V        (partselect       ) [ 00001000000]
input_xk2_read      (read             ) [ 00001111111]
tmp_1               (sext             ) [ 00000111100]
tmp_2               (sext             ) [ 00000111100]
tmp_3               (sext             ) [ 00000111100]
tmp_4               (sext             ) [ 00000111100]
tmp1_i_i_cast       (mul              ) [ 00000000010]
tmp_1_i_i_cast      (mul              ) [ 00000000010]
tmp_2_i_i_cast      (mul              ) [ 00000000010]
tmp_3_i_i_cast      (mul              ) [ 00000000010]
p_Val2_s            (sub              ) [ 00000000000]
complex_M_real_V_wr (partselect       ) [ 00000000001]
p_Val2_1            (add              ) [ 00000000000]
complex_M_imag_V_wr (partselect       ) [ 00000000001]
output_xk1_addr     (getelementptr    ) [ 00000000000]
output_xk1_M_imag_V (bitconcatenate   ) [ 00000000000]
StgValue_67         (store            ) [ 00000000000]
StgValue_68         (br               ) [ 00000000000]
StgValue_69         (write            ) [ 00000000000]
StgValue_70         (br               ) [ 00000000000]
StgValue_71         (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coefs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_xk1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xk1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_xk2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xk2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_xk1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xk1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="input_xk1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_xk1_read/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_xk2_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_xk2_read/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_69_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="7"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_69/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="coefs_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="12" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefs_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coefs_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="output_xk1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="8"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_xk1_addr/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_67_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/10 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="1"/>
<pin id="141" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="12" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="exitcond_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="12" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_7_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="12" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="0" index="3" bw="5" slack="0"/>
<pin id="172" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_5_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_y_M_imag_V_read_a_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="0" index="3" bw="7" slack="0"/>
<pin id="192" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_y_M_imag_V_read_a/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_r_M_real_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_r_M_real_V/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_r_M_imag_V_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="0" index="3" bw="7" slack="0"/>
<pin id="206" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_imag_V/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1_i_i_cast/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_i_i_cast/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_i_i_cast/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_i_i_cast/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Val2_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="63" slack="1"/>
<pin id="249" dir="0" index="1" bw="63" slack="1"/>
<pin id="250" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/9 "/>
</bind>
</comp>

<comp id="251" class="1004" name="complex_M_real_V_wr_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="63" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="complex_M_real_V_wr/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Val2_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="63" slack="1"/>
<pin id="263" dir="0" index="1" bw="63" slack="1"/>
<pin id="264" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="complex_M_imag_V_wr_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="63" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="0" index="3" bw="7" slack="0"/>
<pin id="270" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="complex_M_imag_V_wr/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="output_xk1_M_imag_V_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_xk1_M_imag_V/10 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="8"/>
<pin id="292" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="295" class="1005" name="coefs_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="1"/>
<pin id="297" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="coefs_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="8"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_5_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="309" class="1005" name="p_y_M_imag_V_read_a_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_imag_V_read_a "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_r_M_real_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_V "/>
</bind>
</comp>

<comp id="319" class="1005" name="p_r_M_imag_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="input_xk2_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="7"/>
<pin id="326" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="input_xk2_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="63" slack="1"/>
<pin id="331" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="63" slack="1"/>
<pin id="337" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_3_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="63" slack="1"/>
<pin id="343" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_4_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="63" slack="1"/>
<pin id="349" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp1_i_i_cast_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="63" slack="1"/>
<pin id="355" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_i_i_cast "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_1_i_i_cast_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="63" slack="1"/>
<pin id="360" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_cast "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_2_i_i_cast_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="63" slack="1"/>
<pin id="365" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i_cast "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_3_i_i_cast_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="63" slack="1"/>
<pin id="370" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i_cast "/>
</bind>
</comp>

<comp id="373" class="1005" name="complex_M_real_V_wr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_V_wr "/>
</bind>
</comp>

<comp id="378" class="1005" name="complex_M_imag_V_wr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_V_wr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="84" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="84" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="94" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="143" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="143" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="66" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="143" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="173"><net_src comp="70" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="143" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="74" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="181"><net_src comp="167" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="76" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="122" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="78" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="122" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="80" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="82" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="200"><net_src comp="96" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="78" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="96" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="80" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="82" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="227"><net_src comp="211" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="214" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="217" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="220" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="211" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="220" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="214" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="217" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="257"><net_src comp="86" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="88" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="90" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="271"><net_src comp="86" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="88" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="90" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="280"><net_src comp="92" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="288"><net_src comp="156" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="293"><net_src comp="162" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="298"><net_src comp="115" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="303"><net_src comp="177" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="183" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="312"><net_src comp="187" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="317"><net_src comp="197" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="322"><net_src comp="201" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="327"><net_src comp="102" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="332"><net_src comp="211" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="338"><net_src comp="214" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="344"><net_src comp="217" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="350"><net_src comp="220" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="356"><net_src comp="223" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="361"><net_src comp="229" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="366"><net_src comp="235" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="371"><net_src comp="241" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="376"><net_src comp="251" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="381"><net_src comp="265" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="275" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coefs | {}
	Port: output_xk1 | {10 }
	Port: out_r | {10 }
 - Input state : 
	Port: dummy_proc_be : coefs | {2 3 }
	Port: dummy_proc_be : input_xk1 | {3 }
	Port: dummy_proc_be : input_xk2 | {3 }
	Port: dummy_proc_be : output_xk1 | {}
	Port: dummy_proc_be : out_r | {}
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_2 : 1
		StgValue_23 : 2
		tmp : 1
		coefs_addr : 2
		coefs_load : 3
		tmp_7 : 1
		icmp : 2
	State 3
		tmp_5 : 1
		p_y_M_imag_V_read_a : 1
	State 4
		tmp1_i_i_cast : 1
		tmp_1_i_i_cast : 1
		tmp_2_i_i_cast : 1
		tmp_3_i_i_cast : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		complex_M_real_V_wr : 1
		complex_M_imag_V_wr : 1
	State 10
		StgValue_67 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_223         |    4    |   215   |    1    |
|    mul   |         grp_fu_229         |    4    |   215   |    1    |
|          |         grp_fu_235         |    4    |   215   |    1    |
|          |         grp_fu_241         |    4    |   215   |    1    |
|----------|----------------------------|---------|---------|---------|
|    add   |         i_2_fu_156         |    0    |    0    |    19   |
|          |       p_Val2_1_fu_261      |    0    |    0    |    70   |
|----------|----------------------------|---------|---------|---------|
|    sub   |       p_Val2_s_fu_247      |    0    |    0    |    70   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |       exitcond_fu_150      |    0    |    0    |    13   |
|          |         icmp_fu_177        |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|   read   |  input_xk1_read_read_fu_96 |    0    |    0    |    0    |
|          | input_xk2_read_read_fu_102 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  StgValue_69_write_fu_108  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |         tmp_fu_162         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_7_fu_167        |    0    |    0    |    0    |
|          | p_y_M_imag_V_read_a_fu_187 |    0    |    0    |    0    |
|partselect|     p_r_M_imag_V_fu_201    |    0    |    0    |    0    |
|          | complex_M_real_V_wr_fu_251 |    0    |    0    |    0    |
|          | complex_M_imag_V_wr_fu_265 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        tmp_5_fu_183        |    0    |    0    |    0    |
|          |     p_r_M_real_V_fu_197    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_211        |    0    |    0    |    0    |
|   sext   |        tmp_2_fu_214        |    0    |    0    |    0    |
|          |        tmp_3_fu_217        |    0    |    0    |    0    |
|          |        tmp_4_fu_220        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate| output_xk1_M_imag_V_fu_275 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   860   |   185   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     coefs_addr_reg_295    |   11   |
|complex_M_imag_V_wr_reg_378|   32   |
|complex_M_real_V_wr_reg_373|   32   |
|        i_2_reg_285        |   12   |
|         i_reg_139         |   12   |
|        icmp_reg_300       |    1   |
|   input_xk2_read_reg_324  |   64   |
|    p_r_M_imag_V_reg_319   |   32   |
|    p_r_M_real_V_reg_314   |   32   |
|p_y_M_imag_V_read_a_reg_309|   32   |
|   tmp1_i_i_cast_reg_353   |   63   |
|   tmp_1_i_i_cast_reg_358  |   63   |
|       tmp_1_reg_329       |   63   |
|   tmp_2_i_i_cast_reg_363  |   63   |
|       tmp_2_reg_335       |   63   |
|   tmp_3_i_i_cast_reg_368  |   63   |
|       tmp_3_reg_341       |   63   |
|       tmp_4_reg_347       |   63   |
|       tmp_5_reg_304       |   32   |
|        tmp_reg_290        |   64   |
+---------------------------+--------+
|           Total           |   860  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_223    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_223    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_229    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_229    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_235    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_235    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_241    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_241    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   534  ||  7.848  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   860  |   185  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   81   |
|  Register |    -   |    -   |   860  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    7   |  1720  |   266  |
+-----------+--------+--------+--------+--------+
