09:24:05 INFO  : Registering command handlers for SDK TCF services
09:24:06 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
09:24:08 INFO  : XSCT server has started successfully.
09:24:10 INFO  : Successfully done setting XSCT server connection channel  
09:24:10 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
09:24:10 INFO  : Successfully done setting SDK workspace  
11:19:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:19:36 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:19:41 INFO  : 'fpga -state' command is executed.
11:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:19:41 INFO  : 'jtag frequency' command is executed.
11:19:41 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:41 INFO  : Context for 'APU' is selected.
11:19:42 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:19:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:42 INFO  : Context for 'APU' is selected.
11:19:42 INFO  : 'stop' command is executed.
11:19:42 INFO  : 'ps7_init' command is executed.
11:19:42 INFO  : 'ps7_post_config' command is executed.
11:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:42 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:43 INFO  : Memory regions updated for context APU
11:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:43 INFO  : 'con' command is executed.
11:19:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:19:43 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:21:51 INFO  : Disconnected from the channel tcfchan#1.
11:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:21:52 INFO  : 'jtag frequency' command is executed.
11:21:52 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:52 INFO  : Context for 'APU' is selected.
11:21:53 INFO  : System reset is completed.
11:21:56 INFO  : 'after 3000' command is executed.
11:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:21:58 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:21:58 INFO  : Context for 'APU' is selected.
11:22:01 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:01 INFO  : Context for 'APU' is selected.
11:22:01 INFO  : 'ps7_init' command is executed.
11:22:01 INFO  : 'ps7_post_config' command is executed.
11:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:01 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:01 INFO  : Memory regions updated for context APU
11:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:02 INFO  : 'con' command is executed.
11:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:22:02 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:22:35 INFO  : Disconnected from the channel tcfchan#2.
11:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:22:36 INFO  : 'jtag frequency' command is executed.
11:22:36 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:36 INFO  : Context for 'APU' is selected.
11:22:36 INFO  : System reset is completed.
11:22:40 INFO  : 'after 3000' command is executed.
11:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:22:42 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:22:42 INFO  : Context for 'APU' is selected.
11:22:44 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:44 INFO  : Context for 'APU' is selected.
11:22:45 INFO  : 'ps7_init' command is executed.
11:22:45 INFO  : 'ps7_post_config' command is executed.
11:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:45 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:45 INFO  : Memory regions updated for context APU
11:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:45 INFO  : 'con' command is executed.
11:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:22:45 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:31:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521257477587,  Project:1521179203932
11:31:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:31:42 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:31:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:31:50 INFO  : 
11:31:50 INFO  : Updating hardware inferred compiler options for demo.
11:31:50 INFO  : Clearing existing target manager status.
11:31:50 WARN  : Given IPC port value is invalid. Using default port 2350
11:31:50 WARN  : Given XMD timeout value is invalid. Using default value of 50000
11:31:52 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
11:31:52 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
11:31:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:31:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:33:25 INFO  : Disconnected from the channel tcfchan#3.
11:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:33:34 INFO  : 'jtag frequency' command is executed.
11:33:34 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:34 INFO  : Context for 'APU' is selected.
11:33:34 INFO  : System reset is completed.
11:33:37 INFO  : 'after 3000' command is executed.
11:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:33:40 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:33:40 INFO  : Context for 'APU' is selected.
11:33:40 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:33:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:40 INFO  : Context for 'APU' is selected.
11:33:40 INFO  : 'ps7_init' command is executed.
11:33:40 INFO  : 'ps7_post_config' command is executed.
11:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:41 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:41 INFO  : Memory regions updated for context APU
11:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:41 INFO  : 'con' command is executed.
11:33:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:33:41 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:33:55 INFO  : Disconnected from the channel tcfchan#4.
11:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:33:57 INFO  : 'jtag frequency' command is executed.
11:33:57 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:57 INFO  : Context for 'APU' is selected.
11:33:57 INFO  : System reset is completed.
11:34:00 INFO  : 'after 3000' command is executed.
11:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:34:02 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:02 INFO  : Context for 'APU' is selected.
11:34:05 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:05 INFO  : Context for 'APU' is selected.
11:34:05 INFO  : 'ps7_init' command is executed.
11:34:05 INFO  : 'ps7_post_config' command is executed.
11:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:05 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:05 INFO  : Memory regions updated for context APU
11:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:05 INFO  : 'con' command is executed.
11:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:34:05 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:38:46 INFO  : Disconnected from the channel tcfchan#5.
11:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:47 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:38:47 INFO  : 'jtag frequency' command is executed.
11:38:47 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:47 INFO  : Context for 'APU' is selected.
11:38:47 INFO  : System reset is completed.
11:38:50 INFO  : 'after 3000' command is executed.
11:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:38:53 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:38:53 INFO  : Context for 'APU' is selected.
11:38:53 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:53 INFO  : Context for 'APU' is selected.
11:38:53 INFO  : 'ps7_init' command is executed.
11:38:53 INFO  : 'ps7_post_config' command is executed.
11:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:53 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:53 INFO  : Memory regions updated for context APU
11:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:54 INFO  : 'con' command is executed.
11:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:38:54 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:29:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521258743259,  Project:1521257477587
09:29:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:29:52 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:29:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:30:01 INFO  : 
09:30:02 INFO  : Updating hardware inferred compiler options for demo.
09:30:02 INFO  : Clearing existing target manager status.
09:30:02 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
09:30:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:30:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:33:14 INFO  : Disconnected from the channel tcfchan#6.
09:33:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:33:17 INFO  : 'jtag frequency' command is executed.
09:33:17 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:33:18 INFO  : Context for 'APU' is selected.
09:33:18 INFO  : System reset is completed.
09:33:21 INFO  : 'after 3000' command is executed.
09:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:33:24 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:33:24 INFO  : Context for 'APU' is selected.
09:33:24 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:33:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:24 INFO  : Context for 'APU' is selected.
09:33:25 INFO  : 'ps7_init' command is executed.
09:33:25 INFO  : 'ps7_post_config' command is executed.
09:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:25 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:25 INFO  : Memory regions updated for context APU
09:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:25 INFO  : 'con' command is executed.
09:33:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:33:25 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:35:42 INFO  : Disconnected from the channel tcfchan#7.
09:35:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:35:43 INFO  : 'jtag frequency' command is executed.
09:35:43 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:35:43 INFO  : Context for 'APU' is selected.
09:35:43 INFO  : System reset is completed.
09:35:46 INFO  : 'after 3000' command is executed.
09:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:35:48 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:35:48 INFO  : Context for 'APU' is selected.
09:35:48 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:49 INFO  : Context for 'APU' is selected.
09:35:49 INFO  : 'ps7_init' command is executed.
09:35:49 INFO  : 'ps7_post_config' command is executed.
09:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:49 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:49 INFO  : Memory regions updated for context APU
09:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:49 INFO  : 'con' command is executed.
09:35:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:35:49 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:39:46 INFO  : Disconnected from the channel tcfchan#8.
09:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:39:49 INFO  : 'jtag frequency' command is executed.
09:39:49 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:39:50 INFO  : Context for 'APU' is selected.
09:39:50 INFO  : System reset is completed.
09:39:53 INFO  : 'after 3000' command is executed.
09:39:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:39:56 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:39:57 INFO  : Context for 'APU' is selected.
09:39:57 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:39:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:57 INFO  : Context for 'APU' is selected.
09:39:57 INFO  : 'ps7_init' command is executed.
09:39:57 INFO  : 'ps7_post_config' command is executed.
09:39:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:57 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:39:57 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:57 INFO  : Memory regions updated for context APU
09:39:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:57 INFO  : 'con' command is executed.
09:39:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:39:57 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:40:30 INFO  : Disconnected from the channel tcfchan#9.
09:40:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:40:31 INFO  : 'jtag frequency' command is executed.
09:40:31 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:40:32 INFO  : Context for 'APU' is selected.
09:40:32 INFO  : System reset is completed.
09:40:35 INFO  : 'after 3000' command is executed.
09:40:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:40:37 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:40:37 INFO  : Context for 'APU' is selected.
09:40:37 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:37 INFO  : Context for 'APU' is selected.
09:40:37 INFO  : 'ps7_init' command is executed.
09:40:38 INFO  : 'ps7_post_config' command is executed.
09:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:38 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:38 INFO  : Memory regions updated for context APU
09:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:38 INFO  : 'con' command is executed.
09:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:40:38 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:41:03 INFO  : Disconnected from the channel tcfchan#10.
09:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:41:05 INFO  : 'jtag frequency' command is executed.
09:41:05 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:41:05 INFO  : Context for 'APU' is selected.
09:41:05 INFO  : System reset is completed.
09:41:08 INFO  : 'after 3000' command is executed.
09:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:41:10 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:41:10 INFO  : Context for 'APU' is selected.
09:41:10 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:10 INFO  : Context for 'APU' is selected.
09:41:11 INFO  : 'ps7_init' command is executed.
09:41:11 INFO  : 'ps7_post_config' command is executed.
09:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:11 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:11 INFO  : Memory regions updated for context APU
09:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:11 INFO  : 'con' command is executed.
09:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:41:11 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:41:49 INFO  : Disconnected from the channel tcfchan#11.
09:41:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:41:51 INFO  : 'jtag frequency' command is executed.
09:41:51 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:41:51 INFO  : Context for 'APU' is selected.
09:41:51 INFO  : System reset is completed.
09:41:54 INFO  : 'after 3000' command is executed.
09:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:41:56 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:41:56 INFO  : Context for 'APU' is selected.
09:41:56 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:41:56 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:56 INFO  : Context for 'APU' is selected.
09:41:57 INFO  : 'ps7_init' command is executed.
09:41:57 INFO  : 'ps7_post_config' command is executed.
09:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:57 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:57 INFO  : Memory regions updated for context APU
09:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:57 INFO  : 'con' command is executed.
09:41:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:41:57 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:42:15 INFO  : Disconnected from the channel tcfchan#12.
09:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:16 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:42:16 INFO  : 'jtag frequency' command is executed.
09:42:16 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:16 INFO  : Context for 'APU' is selected.
09:42:17 INFO  : System reset is completed.
09:42:20 INFO  : 'after 3000' command is executed.
09:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:42:22 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:42:22 INFO  : Context for 'APU' is selected.
09:42:22 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:22 INFO  : Context for 'APU' is selected.
09:42:22 INFO  : 'ps7_init' command is executed.
09:42:22 INFO  : 'ps7_post_config' command is executed.
09:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:23 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:23 INFO  : Memory regions updated for context APU
09:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:23 INFO  : 'con' command is executed.
09:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:42:23 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:42:41 INFO  : Disconnected from the channel tcfchan#13.
09:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:42:42 INFO  : 'jtag frequency' command is executed.
09:42:42 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:42 INFO  : Context for 'APU' is selected.
09:42:42 INFO  : System reset is completed.
09:42:45 INFO  : 'after 3000' command is executed.
09:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:42:48 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:42:48 INFO  : Context for 'APU' is selected.
09:42:48 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:42:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:48 INFO  : Context for 'APU' is selected.
09:42:48 INFO  : 'ps7_init' command is executed.
09:42:48 INFO  : 'ps7_post_config' command is executed.
09:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:48 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:49 INFO  : Memory regions updated for context APU
09:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:49 INFO  : 'con' command is executed.
09:42:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:42:49 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:45:56 INFO  : Disconnected from the channel tcfchan#14.
09:45:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:46:00 INFO  : 'jtag frequency' command is executed.
09:46:00 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:46:00 INFO  : Context for 'APU' is selected.
09:46:00 INFO  : System reset is completed.
09:46:03 INFO  : 'after 3000' command is executed.
09:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:46:06 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:46:07 INFO  : Context for 'APU' is selected.
09:46:07 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:07 INFO  : Context for 'APU' is selected.
09:46:08 INFO  : 'ps7_init' command is executed.
09:46:08 INFO  : 'ps7_post_config' command is executed.
09:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:08 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:08 INFO  : Memory regions updated for context APU
09:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:08 INFO  : 'con' command is executed.
09:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:46:08 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:48:51 INFO  : Disconnected from the channel tcfchan#15.
09:48:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:49:00 INFO  : 'jtag frequency' command is executed.
09:49:00 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:49:01 INFO  : Context for 'APU' is selected.
09:49:01 INFO  : System reset is completed.
09:49:04 INFO  : 'after 3000' command is executed.
09:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:49:07 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:49:08 INFO  : Context for 'APU' is selected.
09:49:08 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:08 INFO  : Context for 'APU' is selected.
09:49:08 INFO  : 'ps7_init' command is executed.
09:49:08 INFO  : 'ps7_post_config' command is executed.
09:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:08 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:08 INFO  : Memory regions updated for context APU
09:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:09 INFO  : 'con' command is executed.
09:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:49:09 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:49:38 INFO  : Disconnected from the channel tcfchan#16.
09:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:49:39 INFO  : 'jtag frequency' command is executed.
09:49:39 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:49:39 INFO  : Context for 'APU' is selected.
09:49:39 INFO  : System reset is completed.
09:49:42 INFO  : 'after 3000' command is executed.
09:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:49:45 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:49:45 INFO  : Context for 'APU' is selected.
09:49:45 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:49:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:45 INFO  : Context for 'APU' is selected.
09:49:45 INFO  : 'ps7_init' command is executed.
09:49:45 INFO  : 'ps7_post_config' command is executed.
09:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:45 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:45 INFO  : Memory regions updated for context APU
09:49:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:46 INFO  : 'con' command is executed.
09:49:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:49:46 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:50:13 INFO  : Disconnected from the channel tcfchan#17.
09:50:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:50:14 INFO  : 'jtag frequency' command is executed.
09:50:14 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:14 INFO  : Context for 'APU' is selected.
09:50:14 INFO  : System reset is completed.
09:50:17 INFO  : 'after 3000' command is executed.
09:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:50:19 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:50:19 INFO  : Context for 'APU' is selected.
09:50:20 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:50:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:20 INFO  : Context for 'APU' is selected.
09:50:20 INFO  : 'ps7_init' command is executed.
09:50:20 INFO  : 'ps7_post_config' command is executed.
09:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:20 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:20 INFO  : Memory regions updated for context APU
09:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:20 INFO  : 'con' command is executed.
09:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:50:20 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:50:41 INFO  : Disconnected from the channel tcfchan#18.
09:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:50:43 INFO  : 'jtag frequency' command is executed.
09:50:43 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:43 INFO  : Context for 'APU' is selected.
09:50:43 INFO  : System reset is completed.
09:50:46 INFO  : 'after 3000' command is executed.
09:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:50:48 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:50:48 INFO  : Context for 'APU' is selected.
09:50:48 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:48 INFO  : Context for 'APU' is selected.
09:50:49 INFO  : 'ps7_init' command is executed.
09:50:49 INFO  : 'ps7_post_config' command is executed.
09:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:49 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:49 INFO  : Memory regions updated for context APU
09:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:49 INFO  : 'con' command is executed.
09:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:50:49 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:51:07 INFO  : Disconnected from the channel tcfchan#19.
09:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:51:08 INFO  : 'jtag frequency' command is executed.
09:51:08 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:51:08 INFO  : Context for 'APU' is selected.
09:51:08 INFO  : System reset is completed.
09:51:11 INFO  : 'after 3000' command is executed.
09:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:51:14 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:51:14 INFO  : Context for 'APU' is selected.
09:51:14 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:14 INFO  : Context for 'APU' is selected.
09:51:14 INFO  : 'ps7_init' command is executed.
09:51:14 INFO  : 'ps7_post_config' command is executed.
09:51:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:14 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:15 INFO  : Memory regions updated for context APU
09:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:15 INFO  : 'con' command is executed.
09:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:51:15 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:51:31 INFO  : Disconnected from the channel tcfchan#20.
09:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:51:33 INFO  : 'jtag frequency' command is executed.
09:51:33 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:51:33 INFO  : Context for 'APU' is selected.
09:51:33 INFO  : System reset is completed.
09:51:36 INFO  : 'after 3000' command is executed.
09:51:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:51:38 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:51:38 INFO  : Context for 'APU' is selected.
09:51:38 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:51:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:38 INFO  : Context for 'APU' is selected.
09:51:39 INFO  : 'ps7_init' command is executed.
09:51:39 INFO  : 'ps7_post_config' command is executed.
09:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:39 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:39 INFO  : Memory regions updated for context APU
09:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:39 INFO  : 'con' command is executed.
09:51:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:51:39 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:52:43 INFO  : Disconnected from the channel tcfchan#21.
09:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:52:46 INFO  : 'jtag frequency' command is executed.
09:52:46 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:52:46 INFO  : Context for 'APU' is selected.
09:52:46 INFO  : System reset is completed.
09:52:49 INFO  : 'after 3000' command is executed.
09:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:52:52 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:52:53 INFO  : Context for 'APU' is selected.
09:52:53 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:53 INFO  : Context for 'APU' is selected.
09:52:54 INFO  : 'ps7_init' command is executed.
09:52:54 INFO  : 'ps7_post_config' command is executed.
09:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:54 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:54 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:54 INFO  : Memory regions updated for context APU
09:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:54 INFO  : 'con' command is executed.
09:52:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:52:54 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:53:32 INFO  : Disconnected from the channel tcfchan#22.
09:53:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:53:36 INFO  : 'jtag frequency' command is executed.
09:53:36 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:53:37 INFO  : Context for 'APU' is selected.
09:53:37 INFO  : System reset is completed.
09:53:40 INFO  : 'after 3000' command is executed.
09:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:53:42 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:53:42 INFO  : Context for 'APU' is selected.
09:53:42 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:53:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:42 INFO  : Context for 'APU' is selected.
09:53:43 INFO  : 'ps7_init' command is executed.
09:53:43 INFO  : 'ps7_post_config' command is executed.
09:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:43 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:43 INFO  : Memory regions updated for context APU
09:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:43 INFO  : 'con' command is executed.
09:53:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:53:43 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:54:40 INFO  : Disconnected from the channel tcfchan#23.
09:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:54:41 INFO  : 'jtag frequency' command is executed.
09:54:41 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:54:41 INFO  : Context for 'APU' is selected.
09:54:41 INFO  : System reset is completed.
09:54:44 INFO  : 'after 3000' command is executed.
09:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:54:47 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:54:47 INFO  : Context for 'APU' is selected.
09:54:47 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:47 INFO  : Context for 'APU' is selected.
09:54:47 INFO  : 'ps7_init' command is executed.
09:54:47 INFO  : 'ps7_post_config' command is executed.
09:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:48 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:48 INFO  : Memory regions updated for context APU
09:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:48 INFO  : 'con' command is executed.
09:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:54:48 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:55:41 INFO  : Disconnected from the channel tcfchan#24.
09:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:55:42 INFO  : 'jtag frequency' command is executed.
09:55:42 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:42 INFO  : Context for 'APU' is selected.
09:55:42 INFO  : System reset is completed.
09:55:45 INFO  : 'after 3000' command is executed.
09:55:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:55:48 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:55:48 INFO  : Context for 'APU' is selected.
09:55:48 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:55:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:48 INFO  : Context for 'APU' is selected.
09:55:48 INFO  : 'ps7_init' command is executed.
09:55:48 INFO  : 'ps7_post_config' command is executed.
09:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:49 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:49 INFO  : Memory regions updated for context APU
09:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:49 INFO  : 'con' command is executed.
09:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:55:49 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:56:05 INFO  : Disconnected from the channel tcfchan#25.
09:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:56:06 INFO  : 'jtag frequency' command is executed.
09:56:06 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:56:06 INFO  : Context for 'APU' is selected.
09:56:06 INFO  : System reset is completed.
09:56:09 INFO  : 'after 3000' command is executed.
09:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:56:11 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:56:11 INFO  : Context for 'APU' is selected.
09:56:11 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:12 INFO  : Context for 'APU' is selected.
09:56:12 INFO  : 'ps7_init' command is executed.
09:56:12 INFO  : 'ps7_post_config' command is executed.
09:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:12 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:12 INFO  : Memory regions updated for context APU
09:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:12 INFO  : 'con' command is executed.
09:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:56:12 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:56:54 INFO  : Disconnected from the channel tcfchan#26.
09:56:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:56:55 INFO  : 'jtag frequency' command is executed.
09:56:55 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:56:55 INFO  : Context for 'APU' is selected.
09:56:55 INFO  : System reset is completed.
09:56:58 INFO  : 'after 3000' command is executed.
09:56:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:57:01 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:57:01 INFO  : Context for 'APU' is selected.
09:57:01 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:01 INFO  : Context for 'APU' is selected.
09:57:01 INFO  : 'ps7_init' command is executed.
09:57:01 INFO  : 'ps7_post_config' command is executed.
09:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:02 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:02 INFO  : Memory regions updated for context APU
09:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:02 INFO  : 'con' command is executed.
09:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:57:02 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:57:21 INFO  : Disconnected from the channel tcfchan#27.
09:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:57:31 INFO  : 'jtag frequency' command is executed.
09:57:31 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:32 INFO  : Context for 'APU' is selected.
09:57:32 INFO  : System reset is completed.
09:57:35 INFO  : 'after 3000' command is executed.
09:57:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:57:38 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:57:39 INFO  : Context for 'APU' is selected.
09:57:39 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:57:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:39 INFO  : Context for 'APU' is selected.
09:57:39 INFO  : 'ps7_init' command is executed.
09:57:39 INFO  : 'ps7_post_config' command is executed.
09:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:39 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:39 INFO  : Memory regions updated for context APU
09:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:39 INFO  : 'con' command is executed.
09:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:57:39 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
09:58:16 INFO  : Disconnected from the channel tcfchan#28.
09:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:19 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:58:19 INFO  : 'jtag frequency' command is executed.
09:58:19 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:58:20 INFO  : Context for 'APU' is selected.
09:58:20 INFO  : System reset is completed.
09:58:23 INFO  : 'after 3000' command is executed.
09:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:58:26 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:58:27 INFO  : Context for 'APU' is selected.
09:58:27 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:27 INFO  : Context for 'APU' is selected.
09:58:27 INFO  : 'ps7_init' command is executed.
09:58:27 INFO  : 'ps7_post_config' command is executed.
09:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:27 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:27 INFO  : Memory regions updated for context APU
09:58:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:28 INFO  : 'con' command is executed.
09:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:58:28 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:01:27 INFO  : Disconnected from the channel tcfchan#29.
10:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:01:30 INFO  : 'jtag frequency' command is executed.
10:01:30 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:01:30 INFO  : Context for 'APU' is selected.
10:01:31 INFO  : System reset is completed.
10:01:34 INFO  : 'after 3000' command is executed.
10:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:01:36 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:01:36 INFO  : Context for 'APU' is selected.
10:01:36 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:36 INFO  : Context for 'APU' is selected.
10:01:36 INFO  : 'ps7_init' command is executed.
10:01:37 INFO  : 'ps7_post_config' command is executed.
10:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:37 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:37 INFO  : Memory regions updated for context APU
10:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:37 INFO  : 'con' command is executed.
10:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:01:37 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:01:58 INFO  : Disconnected from the channel tcfchan#30.
10:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:02:00 INFO  : 'jtag frequency' command is executed.
10:02:00 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:02:00 INFO  : Context for 'APU' is selected.
10:02:00 INFO  : System reset is completed.
10:02:03 INFO  : 'after 3000' command is executed.
10:02:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:02:05 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:02:05 INFO  : Context for 'APU' is selected.
10:02:05 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:05 INFO  : Context for 'APU' is selected.
10:02:06 INFO  : 'ps7_init' command is executed.
10:02:06 INFO  : 'ps7_post_config' command is executed.
10:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:06 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:06 INFO  : Memory regions updated for context APU
10:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:06 INFO  : 'con' command is executed.
10:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:02:06 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:02:30 INFO  : Disconnected from the channel tcfchan#31.
10:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:02:31 INFO  : 'jtag frequency' command is executed.
10:02:31 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:02:31 INFO  : Context for 'APU' is selected.
10:02:31 INFO  : System reset is completed.
10:02:34 INFO  : 'after 3000' command is executed.
10:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:02:37 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:02:37 INFO  : Context for 'APU' is selected.
10:02:37 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:02:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:37 INFO  : Context for 'APU' is selected.
10:02:37 INFO  : 'ps7_init' command is executed.
10:02:37 INFO  : 'ps7_post_config' command is executed.
10:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:38 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:38 INFO  : Memory regions updated for context APU
10:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:38 INFO  : 'con' command is executed.
10:02:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:02:38 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:02:59 INFO  : Disconnected from the channel tcfchan#32.
10:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:03:00 INFO  : 'jtag frequency' command is executed.
10:03:00 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:03:00 INFO  : Context for 'APU' is selected.
10:03:00 INFO  : System reset is completed.
10:03:03 INFO  : 'after 3000' command is executed.
10:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:03:06 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:03:06 INFO  : Context for 'APU' is selected.
10:03:06 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:06 INFO  : Context for 'APU' is selected.
10:03:06 INFO  : 'ps7_init' command is executed.
10:03:06 INFO  : 'ps7_post_config' command is executed.
10:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:06 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:06 INFO  : Memory regions updated for context APU
10:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:07 INFO  : 'con' command is executed.
10:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:03:07 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:03:30 INFO  : Disconnected from the channel tcfchan#33.
10:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:03:31 INFO  : 'jtag frequency' command is executed.
10:03:31 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:03:31 INFO  : Context for 'APU' is selected.
10:03:31 INFO  : System reset is completed.
10:03:34 INFO  : 'after 3000' command is executed.
10:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:03:37 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:03:37 INFO  : Context for 'APU' is selected.
10:03:37 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:03:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:37 INFO  : Context for 'APU' is selected.
10:03:37 INFO  : 'ps7_init' command is executed.
10:03:37 INFO  : 'ps7_post_config' command is executed.
10:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:38 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:38 INFO  : Memory regions updated for context APU
10:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:38 INFO  : 'con' command is executed.
10:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:03:38 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:03:59 INFO  : Disconnected from the channel tcfchan#34.
10:04:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:04:00 INFO  : 'jtag frequency' command is executed.
10:04:00 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:04:00 INFO  : Context for 'APU' is selected.
10:04:00 INFO  : System reset is completed.
10:04:03 INFO  : 'after 3000' command is executed.
10:04:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:04:06 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:04:06 INFO  : Context for 'APU' is selected.
10:04:06 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:04:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:04:06 INFO  : Context for 'APU' is selected.
10:04:06 INFO  : 'ps7_init' command is executed.
10:04:06 INFO  : 'ps7_post_config' command is executed.
10:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:06 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:04:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:04:06 INFO  : Memory regions updated for context APU
10:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:07 INFO  : 'con' command is executed.
10:04:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:04:07 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:16:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521339379032,  Project:1521258743259
10:16:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:17:30 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:17:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:17:37 INFO  : 
10:17:37 INFO  : Updating hardware inferred compiler options for demo.
10:17:37 INFO  : Clearing existing target manager status.
10:17:37 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
10:17:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:17:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:22:52 INFO  : Disconnected from the channel tcfchan#35.
10:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:22:56 INFO  : 'jtag frequency' command is executed.
10:22:56 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:22:56 INFO  : Context for 'APU' is selected.
10:22:57 INFO  : System reset is completed.
10:23:00 INFO  : 'after 3000' command is executed.
10:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:23:02 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:23:02 INFO  : Context for 'APU' is selected.
10:23:02 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:23:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:23:02 INFO  : Context for 'APU' is selected.
10:23:02 INFO  : 'ps7_init' command is executed.
10:23:02 INFO  : 'ps7_post_config' command is executed.
10:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:03 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:23:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:23:03 INFO  : Memory regions updated for context APU
10:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:03 INFO  : 'con' command is executed.
10:23:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:23:03 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:26:33 INFO  : Disconnected from the channel tcfchan#36.
10:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:26:34 INFO  : 'jtag frequency' command is executed.
10:26:34 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:26:34 INFO  : Context for 'APU' is selected.
10:26:34 INFO  : System reset is completed.
10:26:37 INFO  : 'after 3000' command is executed.
10:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:26:40 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:26:40 INFO  : Context for 'APU' is selected.
10:26:40 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:26:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:40 INFO  : Context for 'APU' is selected.
10:26:40 INFO  : 'ps7_init' command is executed.
10:26:40 INFO  : 'ps7_post_config' command is executed.
10:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:40 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:40 INFO  : Memory regions updated for context APU
10:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:41 INFO  : 'con' command is executed.
10:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:26:41 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:27:56 INFO  : Disconnected from the channel tcfchan#37.
10:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:27:57 INFO  : 'jtag frequency' command is executed.
10:27:57 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:27:57 INFO  : Context for 'APU' is selected.
10:27:57 INFO  : System reset is completed.
10:28:00 INFO  : 'after 3000' command is executed.
10:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:28:03 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:28:03 INFO  : Context for 'APU' is selected.
10:28:03 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:03 INFO  : Context for 'APU' is selected.
10:28:03 INFO  : 'ps7_init' command is executed.
10:28:03 INFO  : 'ps7_post_config' command is executed.
10:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:04 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:04 INFO  : Memory regions updated for context APU
10:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:04 INFO  : 'con' command is executed.
10:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:28:04 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:29:33 INFO  : Disconnected from the channel tcfchan#38.
10:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:29:35 INFO  : 'jtag frequency' command is executed.
10:29:35 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:35 INFO  : Context for 'APU' is selected.
10:29:35 INFO  : System reset is completed.
10:29:38 INFO  : 'after 3000' command is executed.
10:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:29:40 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:29:40 INFO  : Context for 'APU' is selected.
10:29:40 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:40 INFO  : Context for 'APU' is selected.
10:29:41 INFO  : 'ps7_init' command is executed.
10:29:41 INFO  : 'ps7_post_config' command is executed.
10:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:41 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:41 INFO  : Memory regions updated for context APU
10:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:41 INFO  : 'con' command is executed.
10:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:29:41 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:31:02 INFO  : Disconnected from the channel tcfchan#39.
10:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:31:04 INFO  : 'jtag frequency' command is executed.
10:31:04 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:04 INFO  : Context for 'APU' is selected.
10:31:04 INFO  : System reset is completed.
10:31:07 INFO  : 'after 3000' command is executed.
10:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:31:09 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:09 INFO  : Context for 'APU' is selected.
10:31:09 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:31:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:09 INFO  : Context for 'APU' is selected.
10:31:10 INFO  : 'ps7_init' command is executed.
10:31:10 INFO  : 'ps7_post_config' command is executed.
10:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:10 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:10 INFO  : Memory regions updated for context APU
10:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:10 INFO  : 'con' command is executed.
10:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:31:10 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:31:29 INFO  : Disconnected from the channel tcfchan#40.
10:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:31:30 INFO  : 'jtag frequency' command is executed.
10:31:30 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:30 INFO  : Context for 'APU' is selected.
10:31:30 INFO  : System reset is completed.
10:31:33 INFO  : 'after 3000' command is executed.
10:31:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:31:36 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:36 INFO  : Context for 'APU' is selected.
10:31:36 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:31:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:36 INFO  : Context for 'APU' is selected.
10:31:36 INFO  : 'ps7_init' command is executed.
10:31:36 INFO  : 'ps7_post_config' command is executed.
10:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:36 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:36 INFO  : Memory regions updated for context APU
10:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:37 INFO  : 'con' command is executed.
10:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:31:37 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:32:07 INFO  : Disconnected from the channel tcfchan#41.
10:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:32:08 INFO  : 'jtag frequency' command is executed.
10:32:08 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:08 INFO  : Context for 'APU' is selected.
10:32:08 INFO  : System reset is completed.
10:32:11 INFO  : 'after 3000' command is executed.
10:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:32:14 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:32:14 INFO  : Context for 'APU' is selected.
10:32:14 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:14 INFO  : Context for 'APU' is selected.
10:32:14 INFO  : 'ps7_init' command is executed.
10:32:14 INFO  : 'ps7_post_config' command is executed.
10:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:14 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:14 INFO  : Memory regions updated for context APU
10:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:15 INFO  : 'con' command is executed.
10:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:32:15 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:32:45 INFO  : Disconnected from the channel tcfchan#42.
10:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:32:46 INFO  : 'jtag frequency' command is executed.
10:32:46 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:46 INFO  : Context for 'APU' is selected.
10:32:46 INFO  : System reset is completed.
10:32:49 INFO  : 'after 3000' command is executed.
10:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:32:52 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:32:52 INFO  : Context for 'APU' is selected.
10:32:52 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:32:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:52 INFO  : Context for 'APU' is selected.
10:32:52 INFO  : 'ps7_init' command is executed.
10:32:52 INFO  : 'ps7_post_config' command is executed.
10:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:52 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:52 INFO  : Memory regions updated for context APU
10:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:52 INFO  : 'con' command is executed.
10:32:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:32:52 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:33:54 INFO  : Disconnected from the channel tcfchan#43.
10:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:33:55 INFO  : 'jtag frequency' command is executed.
10:33:55 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:33:55 INFO  : Context for 'APU' is selected.
10:33:55 INFO  : System reset is completed.
10:33:58 INFO  : 'after 3000' command is executed.
10:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:34:01 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:34:01 INFO  : Context for 'APU' is selected.
10:34:01 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:01 INFO  : Context for 'APU' is selected.
10:34:01 INFO  : 'ps7_init' command is executed.
10:34:01 INFO  : 'ps7_post_config' command is executed.
10:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:01 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:01 INFO  : Memory regions updated for context APU
10:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:02 INFO  : 'con' command is executed.
10:34:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:34:02 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:34:34 INFO  : Disconnected from the channel tcfchan#44.
10:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:34:35 INFO  : 'jtag frequency' command is executed.
10:34:35 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:35 INFO  : Context for 'APU' is selected.
10:34:35 INFO  : System reset is completed.
10:34:38 INFO  : 'after 3000' command is executed.
10:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:34:41 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:34:41 INFO  : Context for 'APU' is selected.
10:34:41 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:34:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:41 INFO  : Context for 'APU' is selected.
10:34:41 INFO  : 'ps7_init' command is executed.
10:34:41 INFO  : 'ps7_post_config' command is executed.
10:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:41 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:42 INFO  : Memory regions updated for context APU
10:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:42 INFO  : 'con' command is executed.
10:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:34:42 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:49:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521341339002,  Project:1521339379032
10:49:22 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:49:49 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:49:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:49:56 INFO  : 
10:49:57 INFO  : Updating hardware inferred compiler options for demo.
10:49:57 INFO  : Clearing existing target manager status.
10:49:57 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
10:49:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:50:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:52:49 INFO  : Disconnected from the channel tcfchan#45.
10:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:52:53 INFO  : 'jtag frequency' command is executed.
10:52:53 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:53 INFO  : Context for 'APU' is selected.
10:52:54 INFO  : System reset is completed.
10:52:57 INFO  : 'after 3000' command is executed.
10:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:52:59 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:52:59 INFO  : Context for 'APU' is selected.
10:52:59 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:59 INFO  : Context for 'APU' is selected.
10:53:00 INFO  : 'ps7_init' command is executed.
10:53:00 INFO  : 'ps7_post_config' command is executed.
10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:00 INFO  : Memory regions updated for context APU
10:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:00 INFO  : 'con' command is executed.
10:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:53:00 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:55:20 INFO  : Disconnected from the channel tcfchan#46.
10:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:55:21 INFO  : 'jtag frequency' command is executed.
10:55:21 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:21 INFO  : Context for 'APU' is selected.
10:55:22 INFO  : System reset is completed.
10:55:25 INFO  : 'after 3000' command is executed.
10:55:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:55:27 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:27 INFO  : Context for 'APU' is selected.
10:55:27 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:55:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:27 INFO  : Context for 'APU' is selected.
10:55:27 INFO  : 'ps7_init' command is executed.
10:55:28 INFO  : 'ps7_post_config' command is executed.
10:55:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:28 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:28 INFO  : Memory regions updated for context APU
10:55:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:28 INFO  : 'con' command is executed.
10:55:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:55:28 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:55:44 INFO  : Disconnected from the channel tcfchan#47.
10:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:55:46 INFO  : 'jtag frequency' command is executed.
10:55:46 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:46 INFO  : Context for 'APU' is selected.
10:55:46 INFO  : System reset is completed.
10:55:49 INFO  : 'after 3000' command is executed.
10:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:55:51 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:51 INFO  : Context for 'APU' is selected.
10:55:51 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:55:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:51 INFO  : Context for 'APU' is selected.
10:55:52 INFO  : 'ps7_init' command is executed.
10:55:52 INFO  : 'ps7_post_config' command is executed.
10:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:52 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:52 INFO  : Memory regions updated for context APU
10:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:52 INFO  : 'con' command is executed.
10:55:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:55:52 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:56:38 INFO  : Disconnected from the channel tcfchan#48.
10:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:56:39 INFO  : 'jtag frequency' command is executed.
10:56:39 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:39 INFO  : Context for 'APU' is selected.
10:56:39 INFO  : System reset is completed.
10:56:42 INFO  : 'after 3000' command is executed.
10:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:56:45 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:45 INFO  : Context for 'APU' is selected.
10:56:45 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:45 INFO  : Context for 'APU' is selected.
10:56:45 INFO  : 'ps7_init' command is executed.
10:56:45 INFO  : 'ps7_post_config' command is executed.
10:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:46 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:46 INFO  : Memory regions updated for context APU
10:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:46 INFO  : 'con' command is executed.
10:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:56:46 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:59:26 INFO  : Disconnected from the channel tcfchan#49.
10:59:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:59:27 INFO  : 'jtag frequency' command is executed.
10:59:27 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:59:27 INFO  : Context for 'APU' is selected.
10:59:28 INFO  : System reset is completed.
10:59:31 INFO  : 'after 3000' command is executed.
10:59:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:59:33 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:59:33 INFO  : Context for 'APU' is selected.
10:59:33 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:59:33 INFO  : Context for 'APU' is selected.
10:59:33 INFO  : 'ps7_init' command is executed.
10:59:34 INFO  : 'ps7_post_config' command is executed.
10:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:34 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:34 INFO  : Memory regions updated for context APU
10:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:34 INFO  : 'con' command is executed.
10:59:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:59:34 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:59:55 INFO  : Disconnected from the channel tcfchan#50.
10:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:59:56 INFO  : 'jtag frequency' command is executed.
10:59:56 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:59:56 INFO  : Context for 'APU' is selected.
10:59:56 INFO  : System reset is completed.
10:59:59 INFO  : 'after 3000' command is executed.
10:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:00:02 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:00:02 INFO  : Context for 'APU' is selected.
11:00:02 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:02 INFO  : Context for 'APU' is selected.
11:00:02 INFO  : 'ps7_init' command is executed.
11:00:02 INFO  : 'ps7_post_config' command is executed.
11:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:03 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:03 INFO  : Memory regions updated for context APU
11:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:03 INFO  : 'con' command is executed.
11:00:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:00:03 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:17:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521342992028,  Project:1521341339002
11:17:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:17:30 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:17:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:17:37 INFO  : 
11:17:38 INFO  : Updating hardware inferred compiler options for demo.
11:17:38 INFO  : Clearing existing target manager status.
11:17:38 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
11:17:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:17:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:22:00 INFO  : Disconnected from the channel tcfchan#51.
11:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:22:03 INFO  : 'jtag frequency' command is executed.
11:22:03 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:03 INFO  : Context for 'APU' is selected.
11:22:04 INFO  : System reset is completed.
11:22:07 INFO  : 'after 3000' command is executed.
11:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:22:10 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:22:10 INFO  : Context for 'APU' is selected.
11:22:10 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:22:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:10 INFO  : Context for 'APU' is selected.
11:22:11 INFO  : 'ps7_init' command is executed.
11:22:11 INFO  : 'ps7_post_config' command is executed.
11:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:12 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:12 INFO  : Memory regions updated for context APU
11:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:13 INFO  : 'con' command is executed.
11:22:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:22:13 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
12:38:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521347881499,  Project:1521342992028
12:38:13 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:38:30 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:38:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:38:38 INFO  : 
12:38:39 INFO  : Updating hardware inferred compiler options for demo.
12:38:39 INFO  : Clearing existing target manager status.
12:38:39 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
12:38:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:38:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:40:14 INFO  : Disconnected from the channel tcfchan#52.
12:40:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:16 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
12:40:16 INFO  : 'jtag frequency' command is executed.
12:40:16 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:16 INFO  : Context for 'APU' is selected.
12:40:16 INFO  : System reset is completed.
12:40:19 INFO  : 'after 3000' command is executed.
12:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
12:40:22 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:22 INFO  : Context for 'APU' is selected.
12:40:22 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:40:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:22 INFO  : Context for 'APU' is selected.
12:40:22 INFO  : 'ps7_init' command is executed.
12:40:22 INFO  : 'ps7_post_config' command is executed.
12:40:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:23 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:23 INFO  : Memory regions updated for context APU
12:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:23 INFO  : 'con' command is executed.
12:40:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

12:40:23 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
12:59:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521349171164,  Project:1521347881499
12:59:49 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:59:59 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:00:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:00:06 INFO  : 
13:00:07 INFO  : Updating hardware inferred compiler options for demo.
13:00:07 INFO  : Clearing existing target manager status.
13:00:07 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
13:00:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:00:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:02:47 INFO  : Disconnected from the channel tcfchan#53.
13:02:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:02:48 INFO  : 'jtag frequency' command is executed.
13:02:48 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:48 INFO  : Context for 'APU' is selected.
13:02:48 INFO  : System reset is completed.
13:02:52 INFO  : 'after 3000' command is executed.
13:02:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:02:54 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:02:54 INFO  : Context for 'APU' is selected.
13:02:54 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:02:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:54 INFO  : Context for 'APU' is selected.
13:02:54 INFO  : 'ps7_init' command is executed.
13:02:54 INFO  : 'ps7_post_config' command is executed.
13:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:55 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:55 INFO  : Memory regions updated for context APU
13:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:55 INFO  : 'con' command is executed.
13:02:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:02:55 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:14:35 INFO  : Disconnected from the channel tcfchan#54.
13:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:14:36 INFO  : 'jtag frequency' command is executed.
13:14:36 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:14:36 INFO  : Context for 'APU' is selected.
13:14:37 INFO  : System reset is completed.
13:14:40 INFO  : 'after 3000' command is executed.
13:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:14:42 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:14:42 INFO  : Context for 'APU' is selected.
13:14:42 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:42 INFO  : Context for 'APU' is selected.
13:14:42 INFO  : 'ps7_init' command is executed.
13:14:42 INFO  : 'ps7_post_config' command is executed.
13:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:43 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:43 INFO  : Memory regions updated for context APU
13:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:43 INFO  : 'con' command is executed.
13:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:14:43 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:17:11 INFO  : Disconnected from the channel tcfchan#55.
13:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:17:13 INFO  : 'jtag frequency' command is executed.
13:17:13 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:13 INFO  : Context for 'APU' is selected.
13:17:13 INFO  : System reset is completed.
13:17:16 INFO  : 'after 3000' command is executed.
13:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:17:18 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:17:18 INFO  : Context for 'APU' is selected.
13:17:18 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:19 INFO  : Context for 'APU' is selected.
13:17:19 INFO  : 'ps7_init' command is executed.
13:17:19 INFO  : 'ps7_post_config' command is executed.
13:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:19 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:19 INFO  : Memory regions updated for context APU
13:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:19 INFO  : 'con' command is executed.
13:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:17:19 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:18:34 INFO  : Disconnected from the channel tcfchan#56.
13:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:18:35 INFO  : 'jtag frequency' command is executed.
13:18:35 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:35 INFO  : Context for 'APU' is selected.
13:18:35 INFO  : System reset is completed.
13:18:38 INFO  : 'after 3000' command is executed.
13:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:18:41 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:18:41 INFO  : Context for 'APU' is selected.
13:18:41 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:18:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:41 INFO  : Context for 'APU' is selected.
13:18:41 INFO  : 'ps7_init' command is executed.
13:18:41 INFO  : 'ps7_post_config' command is executed.
13:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:42 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:42 INFO  : Memory regions updated for context APU
13:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:42 INFO  : 'con' command is executed.
13:18:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:18:42 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:20:42 INFO  : Disconnected from the channel tcfchan#57.
13:20:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:20:44 INFO  : 'jtag frequency' command is executed.
13:20:44 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:44 INFO  : Context for 'APU' is selected.
13:20:44 INFO  : System reset is completed.
13:20:47 INFO  : 'after 3000' command is executed.
13:20:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:20:49 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:20:49 INFO  : Context for 'APU' is selected.
13:20:49 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:49 INFO  : Context for 'APU' is selected.
13:20:50 INFO  : 'ps7_init' command is executed.
13:20:50 INFO  : 'ps7_post_config' command is executed.
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:50 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:50 INFO  : Memory regions updated for context APU
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:50 INFO  : 'con' command is executed.
13:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:20:50 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:23:02 INFO  : Disconnected from the channel tcfchan#58.
13:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:23:03 INFO  : 'jtag frequency' command is executed.
13:23:03 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:03 INFO  : Context for 'APU' is selected.
13:23:03 INFO  : System reset is completed.
13:23:06 INFO  : 'after 3000' command is executed.
13:23:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:23:09 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:23:09 INFO  : Context for 'APU' is selected.
13:23:09 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:23:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:09 INFO  : Context for 'APU' is selected.
13:23:09 INFO  : 'ps7_init' command is executed.
13:23:09 INFO  : 'ps7_post_config' command is executed.
13:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:09 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:09 INFO  : Memory regions updated for context APU
13:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:10 INFO  : 'con' command is executed.
13:23:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:23:10 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:23:19 INFO  : Disconnected from the channel tcfchan#59.
13:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:23:21 INFO  : 'jtag frequency' command is executed.
13:23:21 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:21 INFO  : Context for 'APU' is selected.
13:23:21 INFO  : System reset is completed.
13:23:24 INFO  : 'after 3000' command is executed.
13:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:23:26 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:23:26 INFO  : Context for 'APU' is selected.
13:23:26 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:23:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:26 INFO  : Context for 'APU' is selected.
13:23:27 INFO  : 'ps7_init' command is executed.
13:23:27 INFO  : 'ps7_post_config' command is executed.
13:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:27 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:27 INFO  : Memory regions updated for context APU
13:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:27 INFO  : 'con' command is executed.
13:23:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:23:27 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:24:44 INFO  : Disconnected from the channel tcfchan#60.
13:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:24:45 INFO  : 'jtag frequency' command is executed.
13:24:45 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:45 INFO  : Context for 'APU' is selected.
13:24:46 INFO  : System reset is completed.
13:24:49 INFO  : 'after 3000' command is executed.
13:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:24:51 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:24:51 INFO  : Context for 'APU' is selected.
13:24:51 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:24:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:51 INFO  : Context for 'APU' is selected.
13:24:51 INFO  : 'ps7_init' command is executed.
13:24:51 INFO  : 'ps7_post_config' command is executed.
13:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:52 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:52 INFO  : Memory regions updated for context APU
13:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:52 INFO  : 'con' command is executed.
13:24:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:24:52 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:25:32 INFO  : Disconnected from the channel tcfchan#61.
13:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:25:33 INFO  : 'jtag frequency' command is executed.
13:25:33 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:33 INFO  : Context for 'APU' is selected.
13:25:34 INFO  : System reset is completed.
13:25:37 INFO  : 'after 3000' command is executed.
13:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:25:39 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:25:39 INFO  : Context for 'APU' is selected.
13:25:39 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:25:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:39 INFO  : Context for 'APU' is selected.
13:25:39 INFO  : 'ps7_init' command is executed.
13:25:40 INFO  : 'ps7_post_config' command is executed.
13:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:40 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:40 INFO  : Memory regions updated for context APU
13:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:40 INFO  : 'con' command is executed.
13:25:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:25:40 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:26:59 INFO  : Disconnected from the channel tcfchan#62.
13:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:27:00 INFO  : 'jtag frequency' command is executed.
13:27:00 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:00 INFO  : Context for 'APU' is selected.
13:27:00 INFO  : System reset is completed.
13:27:03 INFO  : 'after 3000' command is executed.
13:27:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:27:05 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:27:06 INFO  : Context for 'APU' is selected.
13:27:06 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:06 INFO  : Context for 'APU' is selected.
13:27:06 INFO  : 'ps7_init' command is executed.
13:27:06 INFO  : 'ps7_post_config' command is executed.
13:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:06 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:06 INFO  : Memory regions updated for context APU
13:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:06 INFO  : 'con' command is executed.
13:27:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:27:06 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:29:08 INFO  : Disconnected from the channel tcfchan#63.
13:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:29:09 INFO  : 'jtag frequency' command is executed.
13:29:09 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:09 INFO  : Context for 'APU' is selected.
13:29:09 INFO  : System reset is completed.
13:29:12 INFO  : 'after 3000' command is executed.
13:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:29:15 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:29:15 INFO  : Context for 'APU' is selected.
13:29:15 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:15 INFO  : Context for 'APU' is selected.
13:29:15 INFO  : 'ps7_init' command is executed.
13:29:15 INFO  : 'ps7_post_config' command is executed.
13:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:16 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:16 INFO  : Memory regions updated for context APU
13:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:16 INFO  : 'con' command is executed.
13:29:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:29:16 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:32:39 INFO  : Disconnected from the channel tcfchan#64.
13:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:40 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:32:40 INFO  : 'jtag frequency' command is executed.
13:32:40 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:40 INFO  : Context for 'APU' is selected.
13:32:40 INFO  : System reset is completed.
13:32:43 INFO  : 'after 3000' command is executed.
13:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:32:45 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:32:46 INFO  : Context for 'APU' is selected.
13:32:46 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:32:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:46 INFO  : Context for 'APU' is selected.
13:32:46 INFO  : 'ps7_init' command is executed.
13:32:46 INFO  : 'ps7_post_config' command is executed.
13:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:46 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:46 INFO  : Memory regions updated for context APU
13:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:46 INFO  : 'con' command is executed.
13:32:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:32:46 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:33:13 INFO  : Disconnected from the channel tcfchan#65.
13:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:33:15 INFO  : 'jtag frequency' command is executed.
13:33:15 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:15 INFO  : Context for 'APU' is selected.
13:33:15 INFO  : System reset is completed.
13:33:18 INFO  : 'after 3000' command is executed.
13:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:33:20 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:33:20 INFO  : Context for 'APU' is selected.
13:33:20 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:20 INFO  : Context for 'APU' is selected.
13:33:21 INFO  : 'ps7_init' command is executed.
13:33:21 INFO  : 'ps7_post_config' command is executed.
13:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:21 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:21 INFO  : Memory regions updated for context APU
13:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:21 INFO  : 'con' command is executed.
13:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:33:21 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:46:12 INFO  : Disconnected from the channel tcfchan#66.
13:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:46:14 INFO  : 'jtag frequency' command is executed.
13:46:14 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:46:14 INFO  : Context for 'APU' is selected.
13:46:14 INFO  : System reset is completed.
13:46:17 INFO  : 'after 3000' command is executed.
13:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:46:19 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:46:19 INFO  : Context for 'APU' is selected.
13:46:19 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:46:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:19 INFO  : Context for 'APU' is selected.
13:46:20 INFO  : 'ps7_init' command is executed.
13:46:20 INFO  : 'ps7_post_config' command is executed.
13:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:20 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:20 INFO  : Memory regions updated for context APU
13:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:20 INFO  : 'con' command is executed.
13:46:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:46:20 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:56:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521352568813,  Project:1521349171164
13:56:57 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:56:58 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:57:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:57:06 INFO  : 
13:57:07 INFO  : Updating hardware inferred compiler options for demo.
13:57:07 INFO  : Clearing existing target manager status.
13:57:07 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
13:57:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:57:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:59:56 INFO  : Disconnected from the channel tcfchan#67.
13:59:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:59:58 INFO  : 'jtag frequency' command is executed.
13:59:58 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:59 INFO  : Context for 'APU' is selected.
13:59:59 INFO  : System reset is completed.
14:00:02 INFO  : 'after 3000' command is executed.
14:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:00:05 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:00:05 INFO  : Context for 'APU' is selected.
14:00:05 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:05 INFO  : Context for 'APU' is selected.
14:00:05 INFO  : 'ps7_init' command is executed.
14:00:05 INFO  : 'ps7_post_config' command is executed.
14:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:06 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:06 INFO  : Memory regions updated for context APU
14:00:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:06 INFO  : 'con' command is executed.
14:00:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:00:06 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
14:01:08 INFO  : Disconnected from the channel tcfchan#68.
14:01:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:01:09 INFO  : 'jtag frequency' command is executed.
14:01:09 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:09 INFO  : Context for 'APU' is selected.
14:01:10 INFO  : System reset is completed.
14:01:13 INFO  : 'after 3000' command is executed.
14:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:01:15 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:15 INFO  : Context for 'APU' is selected.
14:01:15 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:01:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:15 INFO  : Context for 'APU' is selected.
14:01:15 INFO  : 'ps7_init' command is executed.
14:01:15 INFO  : 'ps7_post_config' command is executed.
14:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:16 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:16 INFO  : Memory regions updated for context APU
14:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:16 INFO  : 'con' command is executed.
14:01:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:01:16 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
14:02:13 INFO  : Disconnected from the channel tcfchan#69.
14:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:02:15 INFO  : 'jtag frequency' command is executed.
14:02:15 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:15 INFO  : Context for 'APU' is selected.
14:02:15 INFO  : System reset is completed.
14:02:18 INFO  : 'after 3000' command is executed.
14:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:02:20 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:20 INFO  : Context for 'APU' is selected.
14:02:20 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:02:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:20 INFO  : Context for 'APU' is selected.
14:02:21 INFO  : 'ps7_init' command is executed.
14:02:21 INFO  : 'ps7_post_config' command is executed.
14:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:21 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:21 INFO  : Memory regions updated for context APU
14:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:21 INFO  : 'con' command is executed.
14:02:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:02:21 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
15:04:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521356661176,  Project:1521352568813
15:04:39 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:04:40 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:04:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:04:47 INFO  : 
15:04:48 INFO  : Updating hardware inferred compiler options for demo.
15:04:48 INFO  : Clearing existing target manager status.
15:04:48 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
15:04:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:04:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:10:44 INFO  : Disconnected from the channel tcfchan#70.
15:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
15:10:46 INFO  : 'jtag frequency' command is executed.
15:10:46 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:47 INFO  : Context for 'APU' is selected.
15:10:47 INFO  : System reset is completed.
15:10:50 INFO  : 'after 3000' command is executed.
15:10:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
15:10:53 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:54 INFO  : Context for 'APU' is selected.
15:10:54 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:54 INFO  : Context for 'APU' is selected.
15:10:55 INFO  : 'ps7_init' command is executed.
15:10:55 INFO  : 'ps7_post_config' command is executed.
15:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:55 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:55 INFO  : Memory regions updated for context APU
15:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:55 INFO  : 'con' command is executed.
15:10:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

15:10:55 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
15:16:40 INFO  : Disconnected from the channel tcfchan#71.
15:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
15:16:41 INFO  : 'jtag frequency' command is executed.
15:16:41 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:41 INFO  : Context for 'APU' is selected.
15:16:41 INFO  : System reset is completed.
15:16:44 INFO  : 'after 3000' command is executed.
15:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
15:16:47 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:47 INFO  : Context for 'APU' is selected.
15:16:47 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:16:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:47 INFO  : Context for 'APU' is selected.
15:16:47 INFO  : 'ps7_init' command is executed.
15:16:47 INFO  : 'ps7_post_config' command is executed.
15:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:48 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:48 INFO  : Memory regions updated for context APU
15:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:48 INFO  : 'con' command is executed.
15:16:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

15:16:48 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
15:17:05 INFO  : Disconnected from the channel tcfchan#72.
15:17:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
15:17:06 INFO  : 'jtag frequency' command is executed.
15:17:06 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:06 INFO  : Context for 'APU' is selected.
15:17:06 INFO  : System reset is completed.
15:17:09 INFO  : 'after 3000' command is executed.
15:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
15:17:11 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:12 INFO  : Context for 'APU' is selected.
15:17:12 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:17:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:12 INFO  : Context for 'APU' is selected.
15:17:12 INFO  : 'ps7_init' command is executed.
15:17:12 INFO  : 'ps7_post_config' command is executed.
15:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:12 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:12 INFO  : Memory regions updated for context APU
15:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:13 INFO  : 'con' command is executed.
15:17:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

15:17:13 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
15:17:32 INFO  : Disconnected from the channel tcfchan#73.
15:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
15:17:34 INFO  : 'jtag frequency' command is executed.
15:17:34 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:34 INFO  : Context for 'APU' is selected.
15:17:34 INFO  : System reset is completed.
15:17:37 INFO  : 'after 3000' command is executed.
15:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
15:17:39 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:39 INFO  : Context for 'APU' is selected.
15:17:39 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:39 INFO  : Context for 'APU' is selected.
15:17:40 INFO  : 'ps7_init' command is executed.
15:17:40 INFO  : 'ps7_post_config' command is executed.
15:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:40 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:40 INFO  : Memory regions updated for context APU
15:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:40 INFO  : 'con' command is executed.
15:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

15:17:40 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
15:23:14 INFO  : Disconnected from the channel tcfchan#74.
15:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
15:23:15 INFO  : 'jtag frequency' command is executed.
15:23:15 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:15 INFO  : Context for 'APU' is selected.
15:23:15 INFO  : System reset is completed.
15:23:18 INFO  : 'after 3000' command is executed.
15:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
15:23:21 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:23:21 INFO  : Context for 'APU' is selected.
15:23:21 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:23:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:21 INFO  : Context for 'APU' is selected.
15:23:21 INFO  : 'ps7_init' command is executed.
15:23:21 INFO  : 'ps7_post_config' command is executed.
15:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:21 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:21 INFO  : Memory regions updated for context APU
15:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:21 INFO  : 'con' command is executed.
15:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

15:23:21 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
15:25:42 INFO  : Disconnected from the channel tcfchan#75.
15:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
15:25:43 INFO  : 'jtag frequency' command is executed.
15:25:43 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:43 INFO  : Context for 'APU' is selected.
15:25:43 INFO  : System reset is completed.
15:25:46 INFO  : 'after 3000' command is executed.
15:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
15:25:49 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:25:49 INFO  : Context for 'APU' is selected.
15:25:49 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:25:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:49 INFO  : Context for 'APU' is selected.
15:25:49 INFO  : 'ps7_init' command is executed.
15:25:49 INFO  : 'ps7_post_config' command is executed.
15:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:49 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:49 INFO  : Memory regions updated for context APU
15:25:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:50 INFO  : 'con' command is executed.
15:25:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

15:25:50 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
15:26:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521357773544,  Project:1521356661176
15:26:10 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:26:25 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:26:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:26:33 INFO  : 
15:26:34 INFO  : Updating hardware inferred compiler options for demo.
15:26:34 INFO  : Clearing existing target manager status.
15:26:34 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
15:26:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:26:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:29:45 INFO  : Disconnected from the channel tcfchan#76.
15:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
15:29:46 INFO  : 'jtag frequency' command is executed.
15:29:46 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:46 INFO  : Context for 'APU' is selected.
15:29:47 INFO  : System reset is completed.
15:29:50 INFO  : 'after 3000' command is executed.
15:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
15:29:52 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:52 INFO  : Context for 'APU' is selected.
15:29:52 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:52 INFO  : Context for 'APU' is selected.
15:29:53 INFO  : 'ps7_init' command is executed.
15:29:53 INFO  : 'ps7_post_config' command is executed.
15:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:53 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:53 INFO  : Memory regions updated for context APU
15:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:53 INFO  : 'con' command is executed.
15:29:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

15:29:53 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
15:31:04 INFO  : Disconnected from the channel tcfchan#77.
15:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
15:31:06 INFO  : 'jtag frequency' command is executed.
15:31:06 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:06 INFO  : Context for 'APU' is selected.
15:31:06 INFO  : System reset is completed.
15:31:09 INFO  : 'after 3000' command is executed.
15:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
15:31:11 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:31:11 INFO  : Context for 'APU' is selected.
15:31:11 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:11 INFO  : Context for 'APU' is selected.
15:31:12 INFO  : 'ps7_init' command is executed.
15:31:12 INFO  : 'ps7_post_config' command is executed.
15:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:12 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:12 INFO  : Memory regions updated for context APU
15:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:12 INFO  : 'con' command is executed.
15:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

15:31:12 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
15:32:29 INFO  : Disconnected from the channel tcfchan#78.
15:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
15:32:30 INFO  : 'jtag frequency' command is executed.
15:32:30 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:30 INFO  : Context for 'APU' is selected.
15:32:30 INFO  : System reset is completed.
15:32:33 INFO  : 'after 3000' command is executed.
15:32:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
15:32:35 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:32:35 INFO  : Context for 'APU' is selected.
15:32:36 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:36 INFO  : Context for 'APU' is selected.
15:32:36 INFO  : 'ps7_init' command is executed.
15:32:36 INFO  : 'ps7_post_config' command is executed.
15:32:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:36 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:36 INFO  : Memory regions updated for context APU
15:32:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:36 INFO  : 'con' command is executed.
15:32:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

15:32:36 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
15:36:41 INFO  : Disconnected from the channel tcfchan#79.
15:36:45 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:20:56 INFO  : Registering command handlers for SDK TCF services
16:20:57 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
16:20:59 INFO  : XSCT server has started successfully.
16:20:59 INFO  : Successfully done setting XSCT server connection channel  
16:21:01 INFO  : Successfully done setting SDK workspace  
16:21:01 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
16:21:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:21:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521360630093,  Project:1521357773544
16:21:05 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
16:21:05 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:21:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:21:13 INFO  : 
16:21:14 INFO  : Updating hardware inferred compiler options for demo.
16:21:14 INFO  : Clearing existing target manager status.
16:21:14 WARN  : Given IPC port value is invalid. Using default port 2350
16:21:14 WARN  : Given XMD timeout value is invalid. Using default value of 50000
16:21:15 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
16:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:33:28 INFO  : 'jtag frequency' command is executed.
16:33:28 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:28 INFO  : Context for 'APU' is selected.
16:33:28 INFO  : System reset is completed.
16:33:31 INFO  : 'after 3000' command is executed.
16:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:33:34 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:33:34 INFO  : Context for 'APU' is selected.
16:33:34 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:33:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:34 INFO  : Context for 'APU' is selected.
16:33:34 INFO  : 'ps7_init' command is executed.
16:33:34 INFO  : 'ps7_post_config' command is executed.
16:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:35 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:35 INFO  : Memory regions updated for context APU
16:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:35 INFO  : 'con' command is executed.
16:33:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:33:35 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
16:34:30 INFO  : Disconnected from the channel tcfchan#1.
16:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:34:31 INFO  : 'jtag frequency' command is executed.
16:34:31 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:31 INFO  : Context for 'APU' is selected.
16:34:31 INFO  : System reset is completed.
16:34:34 INFO  : 'after 3000' command is executed.
16:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:34:37 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:34:37 INFO  : Context for 'APU' is selected.
16:34:40 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:40 INFO  : Context for 'APU' is selected.
16:34:40 INFO  : 'ps7_init' command is executed.
16:34:40 INFO  : 'ps7_post_config' command is executed.
16:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:41 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:41 INFO  : Memory regions updated for context APU
16:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:41 INFO  : 'con' command is executed.
16:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:34:41 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
16:35:21 INFO  : Disconnected from the channel tcfchan#2.
16:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:35:22 INFO  : 'jtag frequency' command is executed.
16:35:22 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:22 INFO  : Context for 'APU' is selected.
16:35:22 INFO  : System reset is completed.
16:35:25 INFO  : 'after 3000' command is executed.
16:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:35:28 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:35:28 INFO  : Context for 'APU' is selected.
16:35:28 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:35:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:28 INFO  : Context for 'APU' is selected.
16:35:28 INFO  : 'ps7_init' command is executed.
16:35:28 INFO  : 'ps7_post_config' command is executed.
16:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:29 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:29 INFO  : Memory regions updated for context APU
16:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:29 INFO  : 'con' command is executed.
16:35:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:35:29 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
16:38:59 INFO  : Disconnected from the channel tcfchan#3.
16:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:39:00 INFO  : 'jtag frequency' command is executed.
16:39:00 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:00 INFO  : Context for 'APU' is selected.
16:39:00 INFO  : System reset is completed.
16:39:03 INFO  : 'after 3000' command is executed.
16:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:39:06 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:06 INFO  : Context for 'APU' is selected.
16:39:06 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:06 INFO  : Context for 'APU' is selected.
16:39:06 INFO  : 'ps7_init' command is executed.
16:39:06 INFO  : 'ps7_post_config' command is executed.
16:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:06 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:06 INFO  : Memory regions updated for context APU
16:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:07 INFO  : 'con' command is executed.
16:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:39:07 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
16:41:10 INFO  : Disconnected from the channel tcfchan#4.
16:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:12 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:41:12 INFO  : 'jtag frequency' command is executed.
16:41:12 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:12 INFO  : Context for 'APU' is selected.
16:41:12 INFO  : System reset is completed.
16:41:15 INFO  : 'after 3000' command is executed.
16:41:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:41:17 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:17 INFO  : Context for 'APU' is selected.
16:41:17 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:17 INFO  : Context for 'APU' is selected.
16:41:18 INFO  : 'ps7_init' command is executed.
16:41:18 INFO  : 'ps7_post_config' command is executed.
16:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:18 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:18 INFO  : Memory regions updated for context APU
16:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:18 INFO  : 'con' command is executed.
16:41:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:41:18 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
16:47:46 INFO  : Disconnected from the channel tcfchan#5.
16:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:47:48 INFO  : 'jtag frequency' command is executed.
16:47:48 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:48 INFO  : Context for 'APU' is selected.
16:47:48 INFO  : System reset is completed.
16:47:51 INFO  : 'after 3000' command is executed.
16:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:47:53 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:47:53 INFO  : Context for 'APU' is selected.
16:47:53 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:53 INFO  : Context for 'APU' is selected.
16:47:54 INFO  : 'ps7_init' command is executed.
16:47:54 INFO  : 'ps7_post_config' command is executed.
16:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:54 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:54 INFO  : Memory regions updated for context APU
16:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:54 INFO  : 'con' command is executed.
16:47:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:47:54 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
16:48:42 INFO  : Disconnected from the channel tcfchan#6.
16:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:48:43 INFO  : 'jtag frequency' command is executed.
16:48:43 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:44 INFO  : Context for 'APU' is selected.
16:48:44 INFO  : System reset is completed.
16:48:47 INFO  : 'after 3000' command is executed.
16:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:48:49 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:48:49 INFO  : Context for 'APU' is selected.
16:48:49 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:48:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:49 INFO  : Context for 'APU' is selected.
16:48:50 INFO  : 'ps7_init' command is executed.
16:48:50 INFO  : 'ps7_post_config' command is executed.
16:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:50 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:50 INFO  : Memory regions updated for context APU
16:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:50 INFO  : 'con' command is executed.
16:48:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:48:50 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
16:49:23 INFO  : Disconnected from the channel tcfchan#7.
16:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:49:24 INFO  : 'jtag frequency' command is executed.
16:49:24 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:24 INFO  : Context for 'APU' is selected.
16:49:24 INFO  : System reset is completed.
16:49:27 INFO  : 'after 3000' command is executed.
16:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:49:29 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:49:30 INFO  : Context for 'APU' is selected.
16:49:30 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:30 INFO  : Context for 'APU' is selected.
16:49:30 INFO  : 'ps7_init' command is executed.
16:49:30 INFO  : 'ps7_post_config' command is executed.
16:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:30 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:30 INFO  : Memory regions updated for context APU
16:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:30 INFO  : 'con' command is executed.
16:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:49:30 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
16:49:55 INFO  : Disconnected from the channel tcfchan#8.
16:49:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:49:57 INFO  : 'jtag frequency' command is executed.
16:49:57 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:57 INFO  : Context for 'APU' is selected.
16:49:57 INFO  : System reset is completed.
16:50:00 INFO  : 'after 3000' command is executed.
16:50:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:50:02 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:50:02 INFO  : Context for 'APU' is selected.
16:50:02 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:50:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:02 INFO  : Context for 'APU' is selected.
16:50:03 INFO  : 'ps7_init' command is executed.
16:50:03 INFO  : 'ps7_post_config' command is executed.
16:50:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:03 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:03 INFO  : Memory regions updated for context APU
16:50:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:03 INFO  : 'con' command is executed.
16:50:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:50:03 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
16:51:34 INFO  : Disconnected from the channel tcfchan#9.
16:51:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:51:35 INFO  : 'jtag frequency' command is executed.
16:51:35 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:35 INFO  : Context for 'APU' is selected.
16:51:35 INFO  : System reset is completed.
16:51:38 INFO  : 'after 3000' command is executed.
16:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:51:41 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:51:41 INFO  : Context for 'APU' is selected.
16:51:41 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:51:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:41 INFO  : Context for 'APU' is selected.
16:51:41 INFO  : 'ps7_init' command is executed.
16:51:41 INFO  : 'ps7_post_config' command is executed.
16:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:41 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:42 INFO  : Memory regions updated for context APU
16:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:42 INFO  : 'con' command is executed.
16:51:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:51:42 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:21:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521364638855,  Project:1521360630093
21:21:32 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:22:29 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:22:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:22:39 INFO  : 
21:22:40 INFO  : Updating hardware inferred compiler options for demo.
21:22:40 INFO  : Clearing existing target manager status.
21:22:40 INFO  : Closing and re-opening the MSS file of ther project demo_bsp
21:22:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:22:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:36:19 INFO  : Disconnected from the channel tcfchan#10.
21:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:36:21 INFO  : 'jtag frequency' command is executed.
21:36:21 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:22 INFO  : Context for 'APU' is selected.
21:36:22 INFO  : System reset is completed.
21:36:25 INFO  : 'after 3000' command is executed.
21:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:36:28 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:36:28 INFO  : Context for 'APU' is selected.
21:36:28 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:28 INFO  : Context for 'APU' is selected.
21:36:28 INFO  : 'ps7_init' command is executed.
21:36:28 INFO  : 'ps7_post_config' command is executed.
21:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:28 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:28 INFO  : Memory regions updated for context APU
21:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:29 INFO  : 'con' command is executed.
21:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:36:29 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:38:00 INFO  : Disconnected from the channel tcfchan#11.
21:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:38:01 INFO  : 'jtag frequency' command is executed.
21:38:01 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:01 INFO  : Context for 'APU' is selected.
21:38:01 INFO  : System reset is completed.
21:38:04 INFO  : 'after 3000' command is executed.
21:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:38:07 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:38:07 INFO  : Context for 'APU' is selected.
21:38:07 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:07 INFO  : Context for 'APU' is selected.
21:38:07 INFO  : 'ps7_init' command is executed.
21:38:07 INFO  : 'ps7_post_config' command is executed.
21:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:07 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:07 INFO  : Memory regions updated for context APU
21:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:08 INFO  : 'con' command is executed.
21:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:38:08 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:41:47 INFO  : Disconnected from the channel tcfchan#12.
21:41:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:41:48 INFO  : 'jtag frequency' command is executed.
21:41:48 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:48 INFO  : Context for 'APU' is selected.
21:41:48 INFO  : System reset is completed.
21:41:51 INFO  : 'after 3000' command is executed.
21:41:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:41:54 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:54 INFO  : Context for 'APU' is selected.
21:41:54 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:54 INFO  : Context for 'APU' is selected.
21:41:54 INFO  : 'ps7_init' command is executed.
21:41:54 INFO  : 'ps7_post_config' command is executed.
21:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:55 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:55 INFO  : Memory regions updated for context APU
21:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:55 INFO  : 'con' command is executed.
21:41:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:41:55 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:42:21 INFO  : Disconnected from the channel tcfchan#13.
21:42:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:42:22 INFO  : 'jtag frequency' command is executed.
21:42:22 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:23 INFO  : Context for 'APU' is selected.
21:42:23 INFO  : System reset is completed.
21:42:26 INFO  : 'after 3000' command is executed.
21:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:42:29 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:29 INFO  : Context for 'APU' is selected.
21:42:29 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:29 INFO  : Context for 'APU' is selected.
21:42:29 INFO  : 'ps7_init' command is executed.
21:42:29 INFO  : 'ps7_post_config' command is executed.
21:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:30 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:30 INFO  : Memory regions updated for context APU
21:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:30 INFO  : 'con' command is executed.
21:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:42:30 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:42:55 INFO  : Disconnected from the channel tcfchan#14.
21:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:42:57 INFO  : 'jtag frequency' command is executed.
21:42:57 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:57 INFO  : Context for 'APU' is selected.
21:42:57 INFO  : System reset is completed.
21:43:00 INFO  : 'after 3000' command is executed.
21:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:43:02 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:43:02 INFO  : Context for 'APU' is selected.
21:43:02 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:02 INFO  : Context for 'APU' is selected.
21:43:03 INFO  : 'ps7_init' command is executed.
21:43:03 INFO  : 'ps7_post_config' command is executed.
21:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:03 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:03 INFO  : Memory regions updated for context APU
21:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:03 INFO  : 'con' command is executed.
21:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:43:03 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:43:20 INFO  : Disconnected from the channel tcfchan#15.
21:43:23 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:43:44 INFO  : Registering command handlers for SDK TCF services
21:43:45 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
21:43:47 INFO  : XSCT server has started successfully.
21:43:49 INFO  : Successfully done setting XSCT server connection channel  
21:43:49 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
21:43:49 INFO  : Successfully done setting SDK workspace  
21:43:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:44:07 INFO  : 'jtag frequency' command is executed.
21:44:07 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:07 INFO  : Context for 'APU' is selected.
21:44:07 INFO  : System reset is completed.
21:44:10 INFO  : 'after 3000' command is executed.
21:44:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:44:12 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:44:12 INFO  : Context for 'APU' is selected.
21:44:12 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:12 INFO  : Context for 'APU' is selected.
21:44:13 INFO  : 'ps7_init' command is executed.
21:44:13 INFO  : 'ps7_post_config' command is executed.
21:44:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:13 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:13 INFO  : Memory regions updated for context APU
21:44:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:13 INFO  : 'con' command is executed.
21:44:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:44:13 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:45:24 INFO  : Disconnected from the channel tcfchan#1.
21:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:45:25 INFO  : 'jtag frequency' command is executed.
21:45:25 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:25 INFO  : Context for 'APU' is selected.
21:45:25 INFO  : System reset is completed.
21:45:28 INFO  : 'after 3000' command is executed.
21:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:45:30 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:45:31 INFO  : Context for 'APU' is selected.
21:45:34 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:45:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:34 INFO  : Context for 'APU' is selected.
21:45:34 INFO  : 'ps7_init' command is executed.
21:45:34 INFO  : 'ps7_post_config' command is executed.
21:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:34 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:34 INFO  : Memory regions updated for context APU
21:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:35 INFO  : 'con' command is executed.
21:45:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:45:35 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:45:57 INFO  : Disconnected from the channel tcfchan#2.
21:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:45:58 INFO  : 'jtag frequency' command is executed.
21:45:58 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:59 INFO  : Context for 'APU' is selected.
21:45:59 INFO  : System reset is completed.
21:46:02 INFO  : 'after 3000' command is executed.
21:46:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:46:04 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:46:04 INFO  : Context for 'APU' is selected.
21:46:07 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:07 INFO  : Context for 'APU' is selected.
21:46:07 INFO  : 'ps7_init' command is executed.
21:46:07 INFO  : 'ps7_post_config' command is executed.
21:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:08 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:08 INFO  : Memory regions updated for context APU
21:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:08 INFO  : 'con' command is executed.
21:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:46:08 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:47:15 INFO  : Disconnected from the channel tcfchan#3.
21:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:16 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:47:16 INFO  : 'jtag frequency' command is executed.
21:47:16 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:16 INFO  : Context for 'APU' is selected.
21:47:16 INFO  : System reset is completed.
21:47:19 INFO  : 'after 3000' command is executed.
21:47:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:47:22 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:47:22 INFO  : Context for 'APU' is selected.
21:47:25 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:47:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:25 INFO  : Context for 'APU' is selected.
21:47:26 INFO  : 'ps7_init' command is executed.
21:47:26 INFO  : 'ps7_post_config' command is executed.
21:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:26 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:26 INFO  : Memory regions updated for context APU
21:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:26 INFO  : 'con' command is executed.
21:47:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:47:26 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:48:04 INFO  : Disconnected from the channel tcfchan#4.
21:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:48:06 INFO  : 'jtag frequency' command is executed.
21:48:06 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:06 INFO  : Context for 'APU' is selected.
21:48:06 INFO  : System reset is completed.
21:48:09 INFO  : 'after 3000' command is executed.
21:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:48:11 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:48:11 INFO  : Context for 'APU' is selected.
21:48:15 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:15 INFO  : Context for 'APU' is selected.
21:48:15 INFO  : 'ps7_init' command is executed.
21:48:15 INFO  : 'ps7_post_config' command is executed.
21:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:15 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:15 INFO  : Memory regions updated for context APU
21:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:16 INFO  : 'con' command is executed.
21:48:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:48:16 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:49:15 INFO  : Disconnected from the channel tcfchan#5.
21:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
21:49:17 INFO  : 'jtag frequency' command is executed.
21:49:17 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:17 INFO  : Context for 'APU' is selected.
21:49:17 INFO  : System reset is completed.
21:49:20 INFO  : 'after 3000' command is executed.
21:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
21:49:22 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:49:22 INFO  : Context for 'APU' is selected.
21:49:26 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:49:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:26 INFO  : Context for 'APU' is selected.
21:49:26 INFO  : 'ps7_init' command is executed.
21:49:26 INFO  : 'ps7_post_config' command is executed.
21:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:27 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:27 INFO  : Memory regions updated for context APU
21:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:27 INFO  : 'con' command is executed.
21:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

21:49:27 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
21:49:43 INFO  : Disconnected from the channel tcfchan#6.
10:30:15 INFO  : Registering command handlers for SDK TCF services
10:30:15 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
10:30:18 INFO  : XSCT server has started successfully.
10:30:21 INFO  : Successfully done setting XSCT server connection channel  
10:30:21 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
10:30:21 INFO  : Successfully done setting SDK workspace  
10:30:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:30:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521426542424,  Project:1521364638855
10:30:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
10:30:26 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:30:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:30:37 INFO  : 
10:30:38 INFO  : Updating hardware inferred compiler options for demo.
10:30:38 INFO  : Clearing existing target manager status.
10:30:38 WARN  : Given IPC port value is invalid. Using default port 2350
10:30:38 WARN  : Given XMD timeout value is invalid. Using default value of 50000
10:30:40 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
10:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:32:56 INFO  : 'jtag frequency' command is executed.
10:32:56 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:57 INFO  : Context for 'APU' is selected.
10:32:57 INFO  : System reset is completed.
10:33:00 INFO  : 'after 3000' command is executed.
10:33:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:33:03 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:04 INFO  : Context for 'APU' is selected.
10:33:04 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:33:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:04 INFO  : Context for 'APU' is selected.
10:33:05 INFO  : 'ps7_init' command is executed.
10:33:05 INFO  : 'ps7_post_config' command is executed.
10:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:05 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:05 INFO  : Memory regions updated for context APU
10:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:05 INFO  : 'con' command is executed.
10:33:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:33:05 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:34:21 INFO  : Disconnected from the channel tcfchan#1.
10:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:23 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:34:23 INFO  : 'jtag frequency' command is executed.
10:34:23 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:23 INFO  : Context for 'APU' is selected.
10:34:23 INFO  : System reset is completed.
10:34:26 INFO  : 'after 3000' command is executed.
10:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:34:28 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:34:28 INFO  : Context for 'APU' is selected.
10:34:32 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:32 INFO  : Context for 'APU' is selected.
10:34:32 INFO  : 'ps7_init' command is executed.
10:34:32 INFO  : 'ps7_post_config' command is executed.
10:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:33 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:33 INFO  : Memory regions updated for context APU
10:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:33 INFO  : 'con' command is executed.
10:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:34:33 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:35:17 INFO  : Disconnected from the channel tcfchan#2.
10:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:19 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:35:19 INFO  : 'jtag frequency' command is executed.
10:35:19 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:19 INFO  : Context for 'APU' is selected.
10:35:19 INFO  : System reset is completed.
10:35:22 INFO  : 'after 3000' command is executed.
10:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:35:24 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:24 INFO  : Context for 'APU' is selected.
10:35:24 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:24 INFO  : Context for 'APU' is selected.
10:35:25 INFO  : 'ps7_init' command is executed.
10:35:25 INFO  : 'ps7_post_config' command is executed.
10:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:25 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:25 INFO  : Memory regions updated for context APU
10:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:25 INFO  : 'con' command is executed.
10:35:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:35:25 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:41:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521427251796,  Project:1521426542424
10:41:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:42:01 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:42:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:42:10 INFO  : 
10:42:11 INFO  : Updating hardware inferred compiler options for demo.
10:42:11 INFO  : Clearing existing target manager status.
10:43:58 INFO  : Disconnected from the channel tcfchan#3.
10:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
10:44:32 INFO  : 'jtag frequency' command is executed.
10:44:32 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:32 INFO  : Context for 'APU' is selected.
10:44:32 INFO  : System reset is completed.
10:44:35 INFO  : 'after 3000' command is executed.
10:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
10:44:38 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:44:38 INFO  : Context for 'APU' is selected.
10:44:38 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:44:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:38 INFO  : Context for 'APU' is selected.
10:44:39 INFO  : 'ps7_init' command is executed.
10:44:39 INFO  : 'ps7_post_config' command is executed.
10:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:39 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:39 INFO  : Memory regions updated for context APU
10:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:39 INFO  : 'con' command is executed.
10:44:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

10:44:39 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
10:46:22 INFO  : Disconnected from the channel tcfchan#4.
10:46:23 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:58:35 INFO  : Registering command handlers for SDK TCF services
10:58:35 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
10:58:37 INFO  : XSCT server has started successfully.
10:58:37 INFO  : Successfully done setting XSCT server connection channel  
10:58:38 INFO  : Successfully done setting SDK workspace  
10:58:38 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
10:58:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:58:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521428144223,  Project:1521427251796
10:58:42 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
10:58:42 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:58:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:58:50 INFO  : 
10:58:51 INFO  : Updating hardware inferred compiler options for demo.
10:58:51 INFO  : Clearing existing target manager status.
10:58:51 WARN  : Given IPC port value is invalid. Using default port 2350
10:58:51 WARN  : Given XMD timeout value is invalid. Using default value of 50000
10:58:52 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
11:01:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:01:46 INFO  : 'jtag frequency' command is executed.
11:01:46 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:46 INFO  : Context for 'APU' is selected.
11:01:47 INFO  : System reset is completed.
11:01:50 INFO  : 'after 3000' command is executed.
11:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:01:53 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:01:53 INFO  : Context for 'APU' is selected.
11:01:53 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:01:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:53 INFO  : Context for 'APU' is selected.
11:01:54 INFO  : 'ps7_init' command is executed.
11:01:54 INFO  : 'ps7_post_config' command is executed.
11:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:54 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:54 INFO  : Memory regions updated for context APU
11:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:54 INFO  : 'con' command is executed.
11:01:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:01:54 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:05:54 INFO  : Disconnected from the channel tcfchan#1.
11:05:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:05:55 INFO  : 'jtag frequency' command is executed.
11:05:55 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:55 INFO  : Context for 'APU' is selected.
11:05:55 INFO  : System reset is completed.
11:05:58 INFO  : 'after 3000' command is executed.
11:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:06:01 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:01 INFO  : Context for 'APU' is selected.
11:06:04 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:04 INFO  : Context for 'APU' is selected.
11:06:05 INFO  : 'ps7_init' command is executed.
11:06:05 INFO  : 'ps7_post_config' command is executed.
11:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:05 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:05 INFO  : Memory regions updated for context APU
11:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:05 INFO  : 'con' command is executed.
11:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:06:05 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:11:49 INFO  : Disconnected from the channel tcfchan#2.
11:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:11:50 INFO  : 'jtag frequency' command is executed.
11:11:50 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:50 INFO  : Context for 'APU' is selected.
11:11:50 INFO  : System reset is completed.
11:11:53 INFO  : 'after 3000' command is executed.
11:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:11:56 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:11:56 INFO  : Context for 'APU' is selected.
11:11:56 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:56 INFO  : Context for 'APU' is selected.
11:11:56 INFO  : 'ps7_init' command is executed.
11:11:56 INFO  : 'ps7_post_config' command is executed.
11:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:57 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:57 INFO  : Memory regions updated for context APU
11:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:57 INFO  : 'con' command is executed.
11:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:11:57 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:13:03 INFO  : Disconnected from the channel tcfchan#3.
11:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:13:05 INFO  : 'jtag frequency' command is executed.
11:13:05 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:13:05 INFO  : Context for 'APU' is selected.
11:13:05 INFO  : System reset is completed.
11:13:08 INFO  : 'after 3000' command is executed.
11:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:13:10 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:13:10 INFO  : Context for 'APU' is selected.
11:13:10 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:13:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:10 INFO  : Context for 'APU' is selected.
11:13:11 INFO  : 'ps7_init' command is executed.
11:13:11 INFO  : 'ps7_post_config' command is executed.
11:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:11 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:11 INFO  : Memory regions updated for context APU
11:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:11 INFO  : 'con' command is executed.
11:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:13:11 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:25:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521429700123,  Project:1521428144223
11:25:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:25:51 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:25:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:25:59 INFO  : 
11:26:00 INFO  : Updating hardware inferred compiler options for demo.
11:26:00 INFO  : Clearing existing target manager status.
11:28:59 INFO  : Disconnected from the channel tcfchan#4.
11:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
11:29:01 INFO  : 'jtag frequency' command is executed.
11:29:01 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:29:01 INFO  : Context for 'APU' is selected.
11:29:01 INFO  : System reset is completed.
11:29:04 INFO  : 'after 3000' command is executed.
11:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
11:29:06 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:29:06 INFO  : Context for 'APU' is selected.
11:29:06 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:29:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:06 INFO  : Context for 'APU' is selected.
11:29:07 INFO  : 'ps7_init' command is executed.
11:29:07 INFO  : 'ps7_post_config' command is executed.
11:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:07 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:07 INFO  : Memory regions updated for context APU
11:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:07 INFO  : 'con' command is executed.
11:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

11:29:07 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
11:31:50 INFO  : Disconnected from the channel tcfchan#5.
11:31:51 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:36:41 INFO  : Registering command handlers for SDK TCF services
12:36:41 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
12:36:43 INFO  : XSCT server has started successfully.
12:36:44 INFO  : Successfully done setting XSCT server connection channel  
12:36:44 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
12:36:44 INFO  : Successfully done setting SDK workspace  
12:36:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:49:53 INFO  : Registering command handlers for SDK TCF services
14:49:53 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
14:49:55 INFO  : XSCT server has started successfully.
14:49:55 INFO  : Successfully done setting XSCT server connection channel  
14:49:56 INFO  : Successfully done setting SDK workspace  
14:49:56 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
14:49:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:49:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521442075023,  Project:1521429700123
14:49:59 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
14:50:00 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:51:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:51:30 INFO  : 
14:51:30 INFO  : Updating hardware inferred compiler options for demo.
14:51:30 INFO  : Clearing existing target manager status.
14:51:30 WARN  : Given IPC port value is invalid. Using default port 2350
14:51:30 WARN  : Given XMD timeout value is invalid. Using default value of 50000
14:51:31 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
12:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
12:36:22 INFO  : 'jtag frequency' command is executed.
12:36:22 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:36:23 INFO  : Context for 'APU' is selected.
12:36:23 INFO  : System reset is completed.
12:36:26 INFO  : 'after 3000' command is executed.
12:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
12:36:30 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:36:31 INFO  : Context for 'APU' is selected.
12:36:31 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:36:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:31 INFO  : Context for 'APU' is selected.
12:36:32 INFO  : 'ps7_init' command is executed.
12:36:32 INFO  : 'ps7_post_config' command is executed.
12:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:34 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:36:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:34 INFO  : Memory regions updated for context APU
12:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:34 INFO  : 'con' command is executed.
12:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

12:36:34 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
12:43:07 INFO  : Disconnected from the channel tcfchan#1.
12:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
12:43:08 INFO  : 'jtag frequency' command is executed.
12:43:08 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:08 INFO  : Context for 'APU' is selected.
12:43:08 INFO  : System reset is completed.
12:43:11 INFO  : 'after 3000' command is executed.
12:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
12:43:14 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:43:14 INFO  : Context for 'APU' is selected.
12:43:18 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:43:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:18 INFO  : Context for 'APU' is selected.
12:43:18 INFO  : 'ps7_init' command is executed.
12:43:18 INFO  : 'ps7_post_config' command is executed.
12:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:19 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:19 INFO  : Memory regions updated for context APU
12:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:19 INFO  : 'con' command is executed.
12:43:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

12:43:19 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
12:48:49 INFO  : Disconnected from the channel tcfchan#2.
12:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
12:48:50 INFO  : 'jtag frequency' command is executed.
12:48:50 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:50 INFO  : Context for 'APU' is selected.
12:48:50 INFO  : System reset is completed.
12:48:53 INFO  : 'after 3000' command is executed.
12:48:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
12:48:56 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:48:56 INFO  : Context for 'APU' is selected.
12:48:56 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:48:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:56 INFO  : Context for 'APU' is selected.
12:48:57 INFO  : 'ps7_init' command is executed.
12:48:57 INFO  : 'ps7_post_config' command is executed.
12:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:57 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo/Debug/demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:57 INFO  : Memory regions updated for context APU
12:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:57 INFO  : 'con' command is executed.
12:48:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

12:48:57 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo.elf_on_local.tcl'
13:23:54 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 325 xsdb eval "disconnect tcfchan#3"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:838)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:185)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:327)
13:23:56 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at sun.nio.cs.StreamDecoder.readBytes(StreamDecoder.java:284)
	at sun.nio.cs.StreamDecoder.implRead(StreamDecoder.java:326)
	at sun.nio.cs.StreamDecoder.read(StreamDecoder.java:178)
	at java.io.InputStreamReader.read(InputStreamReader.java:184)
	at java.io.BufferedReader.fill(BufferedReader.java:161)
	at java.io.BufferedReader.read(BufferedReader.java:182)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Thread.java:745)
13:23:56 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
13:31:26 INFO  : Registering command handlers for SDK TCF services
13:31:27 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
13:31:30 INFO  : XSCT server has started successfully.
13:31:30 INFO  : Successfully done setting XSCT server connection channel  
13:31:32 INFO  : Successfully done setting SDK workspace  
13:31:32 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
13:32:22 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
13:32:24 INFO  : XSCT server has started successfully.
13:32:24 INFO  : Successfully done setting XSCT server connection channel  
13:32:27 INFO  : Successfully done setting SDK workspace  
13:32:29 INFO  : Registering command handlers for SDK TCF services
13:32:30 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
13:32:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:35:03 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:35:09 WARN  : Given IPC port value is invalid. Using default port 2350
13:35:09 WARN  : Given XMD timeout value is invalid. Using default value of 50000
13:35:10 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:10 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:14 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:14 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:14 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:14 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:14 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:14 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:14 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:15 INFO  : ps7_init is completed.
13:35:15 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:15 INFO  : ps7_post_config is completed.
13:35:15 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:15 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:15 INFO  : Processor reset is completed for ps7_cortexa9_0
13:35:15 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:15 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:15 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:16 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:16 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:16 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:29 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:35:31 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:31 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:31 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:31 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:31 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:31 INFO  : Processor reset is completed for ps7_cortexa9_0
13:35:32 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:32 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:32 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:32 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:32 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:32 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:35:46 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:46 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:46 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:46 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:46 INFO  : System reset is completed.
13:35:46 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:46 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:47 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:47 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:49 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:35:49 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:49 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:49 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:49 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:49 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:50 INFO  : ps7_init is completed.
13:35:50 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:50 INFO  : ps7_post_config is completed.
13:35:50 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:50 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:50 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:50 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:50 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:51 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:35:51 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:45:43 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:45:43 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:45:43 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:45:43 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:45:43 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:13 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:13 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:13 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:13 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:13 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:13 INFO  : System reset is completed.
13:47:13 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:13 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:13 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:14 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:16 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:47:16 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:17 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:17 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:17 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:17 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:17 INFO  : ps7_init is completed.
13:47:17 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:17 INFO  : ps7_post_config is completed.
13:47:17 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:17 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:47:19 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:56:14 INFO  : 'fpga -state' command is executed.
13:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:56:14 INFO  : 'jtag frequency' command is executed.
13:56:14 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:14 INFO  : Context for 'APU' is selected.
13:56:14 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:14 INFO  : Context for 'APU' is selected.
13:56:14 INFO  : 'stop' command is executed.
13:56:14 ERROR : Debug context is claimed by another client
13:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:56:19 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
13:56:19 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
13:56:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:56:26 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:56:26 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:56:26 INFO  : System reset is completed.
13:56:26 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:56:26 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:56:26 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:56:27 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:56:27 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:56:27 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:56:27 ERROR : FPGA Configuration failed.Lost communication with jtag cable. Run "xdisconnect -cable"
                           and start over again


13:56:27 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Lost communication with jtag cable. Run "xdisconnect -cable"
                           and start over again


13:56:27 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Lost communication with jtag cable. Run "xdisconnect -cable"
                           and start over again


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
13:56:30 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
13:57:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:57:11 INFO  : 'fpga -state' command is executed.
13:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:57:13 INFO  : 'jtag frequency' command is executed.
13:57:13 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:13 INFO  : Context for 'APU' is selected.
13:57:13 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:57:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:13 INFO  : Context for 'APU' is selected.
13:57:13 INFO  : 'stop' command is executed.
13:57:14 INFO  : 'ps7_init' command is executed.
13:57:14 INFO  : 'ps7_post_config' command is executed.
13:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:14 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:14 INFO  : Memory regions updated for context APU
13:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:14 INFO  : 'con' command is executed.
13:57:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:57:14 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
13:57:37 INFO  : Disconnected from the channel tcfchan#1.
13:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
13:57:39 INFO  : 'jtag frequency' command is executed.
13:57:39 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:39 INFO  : Context for 'APU' is selected.
13:57:39 INFO  : System reset is completed.
13:57:42 INFO  : 'after 3000' command is executed.
13:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
13:57:44 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:57:44 INFO  : Context for 'APU' is selected.
13:57:48 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:48 INFO  : Context for 'APU' is selected.
13:57:48 INFO  : 'ps7_init' command is executed.
13:57:48 INFO  : 'ps7_post_config' command is executed.
13:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:48 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:48 INFO  : Memory regions updated for context APU
13:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:48 INFO  : 'con' command is executed.
13:57:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

13:57:48 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
14:00:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521525494492,  Project:1521442075023
14:00:09 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:00:10 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:00:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:00:19 INFO  : 
14:00:19 INFO  : Updating hardware inferred compiler options for demo1.
14:00:19 INFO  : Clearing existing target manager status.
14:00:19 INFO  : Closing and re-opening the MSS file of ther project demo1_bsp
14:00:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:00:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:01:38 ERROR : Failed to regenerate sources for BSP project demo1_bsp
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:795)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Could not delete '/demo1_bsp/ps7_cortexa9_0'.
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:370)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:358)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:810)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1832)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:782)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Problems encountered while deleting files.
Contains: Could not delete: D:\Project\Vivado\PYNQ\MIX\MIX.sdk\demo1_bsp\ps7_cortexa9_0\include\xscugic.h.
java.nio.file.FileSystemException: D:\Project\Vivado\PYNQ\MIX\MIX.sdk\demo1_bsp\ps7_cortexa9_0\include\xscugic.h: 

	at sun.nio.fs.WindowsException.translateToIOException(WindowsException.java:86)
	at sun.nio.fs.WindowsException.rethrowAsIOException(WindowsException.java:97)
	at sun.nio.fs.WindowsException.rethrowAsIOException(WindowsException.java:102)
	at sun.nio.fs.WindowsFileSystemProvider.implDelete(WindowsFileSystemProvider.java:269)
	at sun.nio.fs.AbstractFileSystemProvider.deleteIfExists(AbstractFileSystemProvider.java:108)
	at java.nio.file.Files.deleteIfExists(Files.java:1165)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:218)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.delete(LocalFile.java:136)
	at org.eclipse.core.internal.localstore.DeleteVisitor.delete(DeleteVisitor.java:63)
	at org.eclipse.core.internal.localstore.DeleteVisitor.visit(DeleteVisitor.java:151)
	at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:111)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:367)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:358)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:810)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1832)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:782)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Could not delete: D:\Project\Vivado\PYNQ\MIX\MIX.sdk\demo1_bsp\ps7_cortexa9_0\include.
Contains: Could not delete: D:\Project\Vivado\PYNQ\MIX\MIX.sdk\demo1_bsp\ps7_cortexa9_0.
14:03:39 INFO  : Disconnected from the channel tcfchan#2.
14:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:03:41 INFO  : 'jtag frequency' command is executed.
14:03:41 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:41 INFO  : Context for 'APU' is selected.
14:03:41 INFO  : System reset is completed.
14:03:44 INFO  : 'after 3000' command is executed.
14:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:03:46 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:46 INFO  : Context for 'APU' is selected.
14:03:47 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:03:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:47 INFO  : Context for 'APU' is selected.
14:03:47 INFO  : 'ps7_init' command is executed.
14:03:47 INFO  : 'ps7_post_config' command is executed.
14:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:47 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:47 INFO  : Memory regions updated for context APU
14:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:47 INFO  : 'con' command is executed.
14:03:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:03:47 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
14:15:07 INFO  : Disconnected from the channel tcfchan#3.
14:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:15:08 INFO  : 'jtag frequency' command is executed.
14:15:08 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:09 INFO  : Context for 'APU' is selected.
14:15:09 INFO  : System reset is completed.
14:15:12 INFO  : 'after 3000' command is executed.
14:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:15:14 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:15:14 INFO  : Context for 'APU' is selected.
14:15:17 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:15:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:17 INFO  : Context for 'APU' is selected.
14:15:18 INFO  : 'ps7_init' command is executed.
14:15:18 INFO  : 'ps7_post_config' command is executed.
14:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:18 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:18 INFO  : Memory regions updated for context APU
14:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:18 INFO  : 'con' command is executed.
14:15:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:15:18 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
14:23:59 INFO  : Disconnected from the channel tcfchan#4.
14:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:24:01 INFO  : 'jtag frequency' command is executed.
14:24:01 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:01 INFO  : Context for 'APU' is selected.
14:24:01 INFO  : System reset is completed.
14:24:04 INFO  : 'after 3000' command is executed.
14:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:24:06 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:24:06 INFO  : Context for 'APU' is selected.
14:24:06 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:06 INFO  : Context for 'APU' is selected.
14:24:07 INFO  : 'ps7_init' command is executed.
14:24:07 INFO  : 'ps7_post_config' command is executed.
14:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:07 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:07 INFO  : Memory regions updated for context APU
14:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:07 INFO  : 'con' command is executed.
14:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:24:07 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
14:25:41 INFO  : Disconnected from the channel tcfchan#5.
14:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:25:43 INFO  : 'jtag frequency' command is executed.
14:25:43 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:43 INFO  : Context for 'APU' is selected.
14:25:43 INFO  : System reset is completed.
14:25:46 INFO  : 'after 3000' command is executed.
14:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:25:48 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:48 INFO  : Context for 'APU' is selected.
14:25:48 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:25:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:48 INFO  : Context for 'APU' is selected.
14:25:49 INFO  : 'ps7_init' command is executed.
14:25:49 INFO  : 'ps7_post_config' command is executed.
14:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:49 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:49 INFO  : Memory regions updated for context APU
14:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:49 INFO  : 'con' command is executed.
14:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:25:49 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
14:26:12 INFO  : Disconnected from the channel tcfchan#6.
14:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:26:13 INFO  : 'jtag frequency' command is executed.
14:26:13 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:13 INFO  : Context for 'APU' is selected.
14:26:13 INFO  : System reset is completed.
14:26:16 INFO  : 'after 3000' command is executed.
14:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:26:19 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:26:19 INFO  : Context for 'APU' is selected.
14:26:19 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:19 INFO  : Context for 'APU' is selected.
14:26:19 INFO  : 'ps7_init' command is executed.
14:26:19 INFO  : 'ps7_post_config' command is executed.
14:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:19 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:19 INFO  : Memory regions updated for context APU
14:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:20 INFO  : 'con' command is executed.
14:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:26:20 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
14:51:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521528049392,  Project:1521525494492
14:51:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:51:50 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:51:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:51:58 INFO  : 
14:51:59 INFO  : Updating hardware inferred compiler options for demo1.
14:51:59 INFO  : Clearing existing target manager status.
14:51:59 INFO  : Closing and re-opening the MSS file of ther project demo1_bsp
14:51:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:52:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:54:33 INFO  : Disconnected from the channel tcfchan#7.
14:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:54:35 INFO  : 'jtag frequency' command is executed.
14:54:35 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:36 INFO  : Context for 'APU' is selected.
14:54:36 INFO  : System reset is completed.
14:54:39 INFO  : 'after 3000' command is executed.
14:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:54:41 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:41 INFO  : Context for 'APU' is selected.
14:54:41 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:41 INFO  : Context for 'APU' is selected.
14:54:42 INFO  : 'ps7_init' command is executed.
14:54:42 INFO  : 'ps7_post_config' command is executed.
14:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:42 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:42 INFO  : Memory regions updated for context APU
14:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:42 INFO  : 'con' command is executed.
14:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:54:42 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
14:56:20 INFO  : Disconnected from the channel tcfchan#8.
14:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:56:21 INFO  : 'jtag frequency' command is executed.
14:56:21 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:21 INFO  : Context for 'APU' is selected.
14:56:21 INFO  : System reset is completed.
14:56:24 INFO  : 'after 3000' command is executed.
14:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:56:27 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:27 INFO  : Context for 'APU' is selected.
14:56:27 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:27 INFO  : Context for 'APU' is selected.
14:56:27 INFO  : 'ps7_init' command is executed.
14:56:27 INFO  : 'ps7_post_config' command is executed.
14:56:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:27 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:28 INFO  : Memory regions updated for context APU
14:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:28 INFO  : 'con' command is executed.
14:56:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:56:28 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
14:57:03 INFO  : Disconnected from the channel tcfchan#9.
14:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:57:05 INFO  : 'jtag frequency' command is executed.
14:57:05 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:05 INFO  : Context for 'APU' is selected.
14:57:05 INFO  : System reset is completed.
14:57:08 INFO  : 'after 3000' command is executed.
14:57:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:57:10 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:10 INFO  : Context for 'APU' is selected.
14:57:10 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:10 INFO  : Context for 'APU' is selected.
14:57:11 INFO  : 'ps7_init' command is executed.
14:57:11 INFO  : 'ps7_post_config' command is executed.
14:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:11 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:11 INFO  : Memory regions updated for context APU
14:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:11 INFO  : 'con' command is executed.
14:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:57:11 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
14:59:09 INFO  : Disconnected from the channel tcfchan#10.
14:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
14:59:11 INFO  : 'jtag frequency' command is executed.
14:59:11 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:11 INFO  : Context for 'APU' is selected.
14:59:11 INFO  : System reset is completed.
14:59:14 INFO  : 'after 3000' command is executed.
14:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
14:59:16 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:59:16 INFO  : Context for 'APU' is selected.
14:59:16 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:16 INFO  : Context for 'APU' is selected.
14:59:17 INFO  : 'ps7_init' command is executed.
14:59:17 INFO  : 'ps7_post_config' command is executed.
14:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:17 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:17 INFO  : Memory regions updated for context APU
14:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:17 INFO  : 'con' command is executed.
14:59:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

14:59:17 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
15:01:42 INFO  : Disconnected from the channel tcfchan#11.
15:01:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
15:01:44 INFO  : 'jtag frequency' command is executed.
15:01:44 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:44 INFO  : Context for 'APU' is selected.
15:01:44 INFO  : System reset is completed.
15:01:47 INFO  : 'after 3000' command is executed.
15:01:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
15:01:49 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:01:49 INFO  : Context for 'APU' is selected.
15:01:49 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:01:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:49 INFO  : Context for 'APU' is selected.
15:01:50 INFO  : 'ps7_init' command is executed.
15:01:50 INFO  : 'ps7_post_config' command is executed.
15:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:50 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:50 INFO  : Memory regions updated for context APU
15:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:50 INFO  : 'con' command is executed.
15:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

15:01:50 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:13:27 INFO  : Disconnected from the channel tcfchan#12.
16:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:13:29 INFO  : 'jtag frequency' command is executed.
16:13:29 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:29 INFO  : Context for 'APU' is selected.
16:13:30 INFO  : System reset is completed.
16:13:33 INFO  : 'after 3000' command is executed.
16:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:13:36 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:36 INFO  : Context for 'APU' is selected.
16:13:36 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:13:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:36 INFO  : Context for 'APU' is selected.
16:13:37 INFO  : 'ps7_init' command is executed.
16:13:37 INFO  : 'ps7_post_config' command is executed.
16:13:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:38 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:38 INFO  : Memory regions updated for context APU
16:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:39 INFO  : 'con' command is executed.
16:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:13:39 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:26:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1521534390415,  Project:1521528049392
16:26:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:26:52 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:26:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:27:00 INFO  : 
16:27:01 INFO  : Updating hardware inferred compiler options for demo1.
16:27:01 INFO  : Clearing existing target manager status.
16:27:01 INFO  : Closing and re-opening the MSS file of ther project demo1_bsp
16:27:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:27:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:28:22 ERROR : Failed to regenerate sources for BSP project demo1_bsp
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:795)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Could not delete '/demo1_bsp/ps7_cortexa9_0'.
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:370)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:358)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:810)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1832)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:782)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Problems encountered while deleting files.
Contains: Could not delete: D:\Project\Vivado\PYNQ\MIX\MIX.sdk\demo1_bsp\ps7_cortexa9_0\include\xscutimer.h.
java.nio.file.FileSystemException: D:\Project\Vivado\PYNQ\MIX\MIX.sdk\demo1_bsp\ps7_cortexa9_0\include\xscutimer.h: 

	at sun.nio.fs.WindowsException.translateToIOException(WindowsException.java:86)
	at sun.nio.fs.WindowsException.rethrowAsIOException(WindowsException.java:97)
	at sun.nio.fs.WindowsException.rethrowAsIOException(WindowsException.java:102)
	at sun.nio.fs.WindowsFileSystemProvider.implDelete(WindowsFileSystemProvider.java:269)
	at sun.nio.fs.AbstractFileSystemProvider.deleteIfExists(AbstractFileSystemProvider.java:108)
	at java.nio.file.Files.deleteIfExists(Files.java:1165)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:218)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.internalDelete(LocalFile.java:238)
	at org.eclipse.core.internal.filesystem.local.LocalFile.delete(LocalFile.java:136)
	at org.eclipse.core.internal.localstore.DeleteVisitor.delete(DeleteVisitor.java:63)
	at org.eclipse.core.internal.localstore.DeleteVisitor.visit(DeleteVisitor.java:151)
	at org.eclipse.core.internal.localstore.UnifiedTree.accept(UnifiedTree.java:111)
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:367)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:358)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:810)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1832)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:782)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:750)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Could not delete: D:\Project\Vivado\PYNQ\MIX\MIX.sdk\demo1_bsp\ps7_cortexa9_0\include.
Contains: Could not delete: D:\Project\Vivado\PYNQ\MIX\MIX.sdk\demo1_bsp\ps7_cortexa9_0.
16:30:34 INFO  : Disconnected from the channel tcfchan#13.
16:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:30:37 INFO  : 'jtag frequency' command is executed.
16:30:37 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:38 INFO  : Context for 'APU' is selected.
16:30:38 INFO  : System reset is completed.
16:30:41 INFO  : 'after 3000' command is executed.
16:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:30:44 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:45 INFO  : Context for 'APU' is selected.
16:30:45 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:45 INFO  : Context for 'APU' is selected.
16:30:46 INFO  : 'ps7_init' command is executed.
16:30:46 INFO  : 'ps7_post_config' command is executed.
16:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:47 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:47 INFO  : Memory regions updated for context APU
16:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:47 INFO  : 'con' command is executed.
16:30:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:30:47 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:31:03 INFO  : Disconnected from the channel tcfchan#14.
16:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:31:05 INFO  : 'jtag frequency' command is executed.
16:31:05 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:05 INFO  : Context for 'APU' is selected.
16:31:05 INFO  : System reset is completed.
16:31:08 INFO  : 'after 3000' command is executed.
16:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:31:10 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:31:10 INFO  : Context for 'APU' is selected.
16:31:10 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:31:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:10 INFO  : Context for 'APU' is selected.
16:31:11 INFO  : 'ps7_init' command is executed.
16:31:11 INFO  : 'ps7_post_config' command is executed.
16:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:11 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:11 INFO  : Memory regions updated for context APU
16:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:11 INFO  : 'con' command is executed.
16:31:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:31:11 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:31:53 INFO  : Disconnected from the channel tcfchan#15.
16:31:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:31:55 INFO  : 'jtag frequency' command is executed.
16:31:55 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:55 INFO  : Context for 'APU' is selected.
16:31:55 INFO  : System reset is completed.
16:31:58 INFO  : 'after 3000' command is executed.
16:31:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:32:00 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:00 INFO  : Context for 'APU' is selected.
16:32:00 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:01 INFO  : Context for 'APU' is selected.
16:32:01 INFO  : 'ps7_init' command is executed.
16:32:01 INFO  : 'ps7_post_config' command is executed.
16:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:01 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:01 INFO  : Memory regions updated for context APU
16:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:01 INFO  : 'con' command is executed.
16:32:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:32:01 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:32:37 INFO  : Disconnected from the channel tcfchan#16.
16:32:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:32:39 INFO  : 'jtag frequency' command is executed.
16:32:39 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:39 INFO  : Context for 'APU' is selected.
16:32:39 INFO  : System reset is completed.
16:32:42 INFO  : 'after 3000' command is executed.
16:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:32:44 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:44 INFO  : Context for 'APU' is selected.
16:32:44 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:44 INFO  : Context for 'APU' is selected.
16:32:45 INFO  : 'ps7_init' command is executed.
16:32:45 INFO  : 'ps7_post_config' command is executed.
16:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:45 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:45 INFO  : Memory regions updated for context APU
16:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:45 INFO  : 'con' command is executed.
16:32:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:32:45 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:33:13 INFO  : Disconnected from the channel tcfchan#17.
16:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:33:15 INFO  : 'jtag frequency' command is executed.
16:33:15 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:15 INFO  : Context for 'APU' is selected.
16:33:15 INFO  : System reset is completed.
16:33:18 INFO  : 'after 3000' command is executed.
16:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:33:20 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:33:20 INFO  : Context for 'APU' is selected.
16:33:20 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:20 INFO  : Context for 'APU' is selected.
16:33:21 INFO  : 'ps7_init' command is executed.
16:33:21 INFO  : 'ps7_post_config' command is executed.
16:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:21 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:21 INFO  : Memory regions updated for context APU
16:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:21 INFO  : 'con' command is executed.
16:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:33:21 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:33:53 INFO  : Disconnected from the channel tcfchan#18.
16:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:33:54 INFO  : 'jtag frequency' command is executed.
16:33:54 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:54 INFO  : Context for 'APU' is selected.
16:33:54 INFO  : System reset is completed.
16:33:57 INFO  : 'after 3000' command is executed.
16:33:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:33:59 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:34:00 INFO  : Context for 'APU' is selected.
16:34:00 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:00 INFO  : Context for 'APU' is selected.
16:34:00 INFO  : 'ps7_init' command is executed.
16:34:00 INFO  : 'ps7_post_config' command is executed.
16:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:00 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:00 INFO  : Memory regions updated for context APU
16:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:00 INFO  : 'con' command is executed.
16:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:34:00 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:34:50 INFO  : Disconnected from the channel tcfchan#19.
16:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:34:52 INFO  : 'jtag frequency' command is executed.
16:34:52 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:52 INFO  : Context for 'APU' is selected.
16:34:52 INFO  : System reset is completed.
16:34:55 INFO  : 'after 3000' command is executed.
16:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:34:57 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:34:57 INFO  : Context for 'APU' is selected.
16:34:57 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:57 INFO  : Context for 'APU' is selected.
16:34:58 INFO  : 'ps7_init' command is executed.
16:34:58 INFO  : 'ps7_post_config' command is executed.
16:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:58 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:58 INFO  : Memory regions updated for context APU
16:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:58 INFO  : 'con' command is executed.
16:34:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:34:58 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:39:51 INFO  : Disconnected from the channel tcfchan#20.
16:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:53 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:39:53 INFO  : 'jtag frequency' command is executed.
16:39:53 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:53 INFO  : Context for 'APU' is selected.
16:39:53 INFO  : System reset is completed.
16:39:56 INFO  : 'after 3000' command is executed.
16:39:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:39:58 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:58 INFO  : Context for 'APU' is selected.
16:39:58 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:58 INFO  : Context for 'APU' is selected.
16:39:59 INFO  : 'ps7_init' command is executed.
16:39:59 INFO  : 'ps7_post_config' command is executed.
16:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:59 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:59 INFO  : Memory regions updated for context APU
16:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:59 INFO  : 'con' command is executed.
16:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:39:59 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:45:02 INFO  : Disconnected from the channel tcfchan#21.
16:45:05 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
07:55:40 INFO  : Registering command handlers for SDK TCF services
07:55:40 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
07:55:42 INFO  : XSCT server has started successfully.
07:55:44 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
07:55:44 INFO  : Successfully done setting XSCT server connection channel  
07:55:44 INFO  : Successfully done setting SDK workspace  
07:55:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:06:31 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:06:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:06:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:06:41 INFO  : 'jtag frequency' command is executed.
08:06:41 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:06:41 INFO  : Context for 'APU' is selected.
08:06:41 INFO  : System reset is completed.
08:06:44 INFO  : 'after 3000' command is executed.
08:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:06:47 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:06:47 INFO  : Context for 'APU' is selected.
08:06:47 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:06:47 INFO  : 'configparams force-mem-access 1' command is executed.
08:06:47 INFO  : Context for 'APU' is selected.
08:06:47 INFO  : 'ps7_init' command is executed.
08:06:47 INFO  : 'ps7_post_config' command is executed.
08:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:48 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:06:48 INFO  : 'configparams force-mem-access 0' command is executed.
08:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:06:48 INFO  : Memory regions updated for context APU
08:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:48 INFO  : 'con' command is executed.
08:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

08:06:48 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
08:07:51 INFO  : Disconnected from the channel tcfchan#1.
08:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:07:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:07:52 INFO  : 'jtag frequency' command is executed.
08:07:52 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:07:52 INFO  : Context for 'APU' is selected.
08:07:52 INFO  : System reset is completed.
08:07:55 INFO  : 'after 3000' command is executed.
08:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:07:58 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:07:58 INFO  : Context for 'APU' is selected.
08:08:02 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:08:02 INFO  : 'configparams force-mem-access 1' command is executed.
08:08:02 INFO  : Context for 'APU' is selected.
08:08:02 INFO  : 'ps7_init' command is executed.
08:08:02 INFO  : 'ps7_post_config' command is executed.
08:08:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:08:03 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:08:03 INFO  : 'configparams force-mem-access 0' command is executed.
08:08:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:08:03 INFO  : Memory regions updated for context APU
08:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:08:03 INFO  : 'con' command is executed.
08:08:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

08:08:03 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
08:08:43 INFO  : Disconnected from the channel tcfchan#2.
08:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:08:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:08:44 INFO  : 'jtag frequency' command is executed.
08:08:44 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:08:45 INFO  : Context for 'APU' is selected.
08:08:45 INFO  : System reset is completed.
08:08:48 INFO  : 'after 3000' command is executed.
08:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:08:51 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:08:51 INFO  : Context for 'APU' is selected.
08:08:54 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:08:54 INFO  : 'configparams force-mem-access 1' command is executed.
08:08:54 INFO  : Context for 'APU' is selected.
08:08:55 INFO  : 'ps7_init' command is executed.
08:08:55 INFO  : 'ps7_post_config' command is executed.
08:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:08:55 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
08:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:08:55 INFO  : Memory regions updated for context APU
08:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:08:55 INFO  : 'con' command is executed.
08:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

08:08:55 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
08:10:21 INFO  : Disconnected from the channel tcfchan#3.
08:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:10:23 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:10:23 INFO  : 'jtag frequency' command is executed.
08:10:23 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:10:23 INFO  : Context for 'APU' is selected.
08:10:23 INFO  : System reset is completed.
08:10:26 INFO  : 'after 3000' command is executed.
08:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:10:28 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:10:28 INFO  : Context for 'APU' is selected.
08:10:32 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:10:32 INFO  : 'configparams force-mem-access 1' command is executed.
08:10:32 INFO  : Context for 'APU' is selected.
08:10:32 INFO  : 'ps7_init' command is executed.
08:10:32 INFO  : 'ps7_post_config' command is executed.
08:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:10:32 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:10:32 INFO  : 'configparams force-mem-access 0' command is executed.
08:10:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:10:32 INFO  : Memory regions updated for context APU
08:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:10:32 INFO  : 'con' command is executed.
08:10:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

08:10:32 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
08:10:50 INFO  : Disconnected from the channel tcfchan#4.
08:10:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:10:51 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:10:51 INFO  : 'jtag frequency' command is executed.
08:10:51 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:10:51 INFO  : Context for 'APU' is selected.
08:10:51 INFO  : System reset is completed.
08:10:54 INFO  : 'after 3000' command is executed.
08:10:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:10:56 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:10:57 INFO  : Context for 'APU' is selected.
08:11:00 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
08:11:00 INFO  : Context for 'APU' is selected.
08:11:00 INFO  : 'ps7_init' command is executed.
08:11:00 INFO  : 'ps7_post_config' command is executed.
08:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:01 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:11:01 INFO  : 'configparams force-mem-access 0' command is executed.
08:11:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:11:01 INFO  : Memory regions updated for context APU
08:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:01 INFO  : 'con' command is executed.
08:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

08:11:01 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
08:11:40 INFO  : Disconnected from the channel tcfchan#5.
08:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:11:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:11:42 INFO  : 'jtag frequency' command is executed.
08:11:42 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:11:42 INFO  : Context for 'APU' is selected.
08:11:42 INFO  : System reset is completed.
08:11:45 INFO  : 'after 3000' command is executed.
08:11:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:11:47 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:11:47 INFO  : Context for 'APU' is selected.
08:11:51 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:11:51 INFO  : 'configparams force-mem-access 1' command is executed.
08:11:51 INFO  : Context for 'APU' is selected.
08:11:51 INFO  : 'ps7_init' command is executed.
08:11:51 INFO  : 'ps7_post_config' command is executed.
08:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:52 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:11:52 INFO  : 'configparams force-mem-access 0' command is executed.
08:11:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:11:52 INFO  : Memory regions updated for context APU
08:11:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:52 INFO  : 'con' command is executed.
08:11:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

08:11:52 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
08:12:10 INFO  : Disconnected from the channel tcfchan#6.
08:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:12:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:12:11 INFO  : 'jtag frequency' command is executed.
08:12:11 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:12:11 INFO  : Context for 'APU' is selected.
08:12:11 INFO  : System reset is completed.
08:12:14 INFO  : 'after 3000' command is executed.
08:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:12:17 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:12:17 INFO  : Context for 'APU' is selected.
08:12:20 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
08:12:20 INFO  : Context for 'APU' is selected.
08:12:21 INFO  : 'ps7_init' command is executed.
08:12:21 INFO  : 'ps7_post_config' command is executed.
08:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:21 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
08:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:12:21 INFO  : Memory regions updated for context APU
08:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:21 INFO  : 'con' command is executed.
08:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

08:12:21 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
08:12:42 INFO  : Disconnected from the channel tcfchan#7.
08:12:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:12:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:12:44 INFO  : 'jtag frequency' command is executed.
08:12:44 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:12:44 INFO  : Context for 'APU' is selected.
08:12:44 INFO  : System reset is completed.
08:12:47 INFO  : 'after 3000' command is executed.
08:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:12:49 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:12:49 INFO  : Context for 'APU' is selected.
08:12:52 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:12:52 INFO  : 'configparams force-mem-access 1' command is executed.
08:12:52 INFO  : Context for 'APU' is selected.
08:12:53 INFO  : 'ps7_init' command is executed.
08:12:53 INFO  : 'ps7_post_config' command is executed.
08:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:53 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:12:53 INFO  : 'configparams force-mem-access 0' command is executed.
08:12:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:12:53 INFO  : Memory regions updated for context APU
08:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:53 INFO  : 'con' command is executed.
08:12:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

08:12:53 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
08:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:14:26 INFO  : 'fpga -state' command is executed.
08:14:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:14:26 INFO  : 'jtag frequency' command is executed.
08:14:26 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:14:26 INFO  : Context for 'APU' is selected.
08:14:26 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:14:26 INFO  : 'configparams force-mem-access 1' command is executed.
08:14:26 INFO  : Context for 'APU' is selected.
08:14:26 INFO  : 'stop' command is executed.
08:14:26 ERROR : 'ps7_init' is cancelled.
08:14:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
stop
ps7_init
----------------End of Script----------------

08:14:26 INFO  : Issued abort command to xsdb.
08:14:33 INFO  : Disconnected from the channel tcfchan#8.
08:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:14:34 INFO  : 'jtag frequency' command is executed.
08:14:34 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:14:34 INFO  : Context for 'APU' is selected.
08:14:34 INFO  : System reset is completed.
08:14:37 INFO  : 'after 3000' command is executed.
08:14:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
08:14:39 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:14:40 INFO  : Context for 'APU' is selected.
08:14:43 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:14:43 INFO  : 'configparams force-mem-access 1' command is executed.
08:14:43 INFO  : Context for 'APU' is selected.
08:14:44 INFO  : 'ps7_init' command is executed.
08:14:44 INFO  : 'ps7_post_config' command is executed.
08:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:44 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:14:44 INFO  : 'configparams force-mem-access 0' command is executed.
08:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

08:14:44 INFO  : Memory regions updated for context APU
08:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:44 INFO  : 'con' command is executed.
08:14:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

08:14:44 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
08:52:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1522630185984,  Project:1521534390415
08:52:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:53:20 INFO  : Copied contents of D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:53:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:53:31 INFO  : 
08:53:32 INFO  : Updating hardware inferred compiler options for demo1.
08:53:32 INFO  : Clearing existing target manager status.
08:53:32 WARN  : Given IPC port value is invalid. Using default port 2350
08:53:32 WARN  : Given XMD timeout value is invalid. Using default value of 50000
08:53:34 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
08:59:56 INFO  : Disconnected from the channel tcfchan#9.
08:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:59:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
08:59:58 INFO  : 'jtag frequency' command is executed.
08:59:58 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:59:59 INFO  : Context for 'APU' is selected.
08:59:59 INFO  : System reset is completed.
09:00:02 INFO  : 'after 3000' command is executed.
09:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:00:05 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:00:06 INFO  : Context for 'APU' is selected.
09:00:06 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:00:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:00:07 INFO  : Context for 'APU' is selected.
09:00:08 INFO  : 'ps7_init' command is executed.
09:00:08 INFO  : 'ps7_post_config' command is executed.
09:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:00:09 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:00:09 INFO  : Memory regions updated for context APU
09:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:00:09 INFO  : 'con' command is executed.
09:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:00:09 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
09:01:43 INFO  : Disconnected from the channel tcfchan#10.
09:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:01:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
09:01:44 INFO  : 'jtag frequency' command is executed.
09:01:44 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:01:44 INFO  : Context for 'APU' is selected.
09:01:44 INFO  : System reset is completed.
09:01:47 INFO  : 'after 3000' command is executed.
09:01:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
09:01:50 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:01:50 INFO  : Context for 'APU' is selected.
09:01:52 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:01:52 INFO  : Context for 'APU' is selected.
09:01:53 INFO  : 'ps7_init' command is executed.
09:01:53 INFO  : 'ps7_post_config' command is executed.
09:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:53 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:01:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:01:53 INFO  : Memory regions updated for context APU
09:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:53 INFO  : 'con' command is executed.
09:01:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

09:01:53 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
09:03:21 INFO  : Disconnected from the channel tcfchan#11.
09:03:22 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:28:16 INFO  : Registering command handlers for SDK TCF services
10:28:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\Project\Vivado\PYNQ\MIX\MIX.sdk\temp_xsdb_launch_script.tcl
10:28:18 INFO  : XSCT server has started successfully.
10:28:20 INFO  : Successfully done setting XSCT server connection channel  
10:28:20 INFO  : Processing command line option -hwspec D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper.hdf.
10:28:20 INFO  : Successfully done setting SDK workspace  
10:28:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:31:19 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o D:\Project\Vivado\PYNQ\MIX\BOOT.bin
10:31:19 INFO  : Creating new bif file D:\Project\Vivado\PYNQ\MIX\output.bif
10:31:20 INFO  : Bootgen command execution is done.
10:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:27:36 INFO  : 'jtag frequency' command is executed.
16:27:37 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:37 INFO  : Context for 'APU' is selected.
16:27:37 INFO  : System reset is completed.
16:27:40 INFO  : 'after 3000' command is executed.
16:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:27:42 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:42 INFO  : Context for 'APU' is selected.
16:27:42 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:42 INFO  : Context for 'APU' is selected.
16:27:43 INFO  : 'ps7_init' command is executed.
16:27:43 INFO  : 'ps7_post_config' command is executed.
16:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:43 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:43 INFO  : Memory regions updated for context APU
16:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:43 INFO  : 'con' command is executed.
16:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:27:43 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:31:00 INFO  : Disconnected from the channel tcfchan#1.
16:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:31:02 INFO  : 'jtag frequency' command is executed.
16:31:02 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:02 INFO  : Context for 'APU' is selected.
16:31:03 INFO  : System reset is completed.
16:31:06 INFO  : 'after 3000' command is executed.
16:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:31:08 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:31:08 INFO  : Context for 'APU' is selected.
16:31:11 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:11 INFO  : Context for 'APU' is selected.
16:31:13 INFO  : 'ps7_init' command is executed.
16:31:13 INFO  : 'ps7_post_config' command is executed.
16:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:13 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:13 INFO  : Memory regions updated for context APU
16:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:13 INFO  : 'con' command is executed.
16:31:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:31:13 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
16:37:12 INFO  : Disconnected from the channel tcfchan#2.
16:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DCA5A' is selected.
16:37:14 INFO  : 'jtag frequency' command is executed.
16:37:14 INFO  : Sourcing of 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:14 INFO  : Context for 'APU' is selected.
16:37:14 INFO  : System reset is completed.
16:37:17 INFO  : 'after 3000' command is executed.
16:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1' command is executed.
16:37:20 INFO  : FPGA configured successfully with bitstream "D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:20 INFO  : Context for 'APU' is selected.
16:37:23 INFO  : Hardware design information is loaded from 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:23 INFO  : Context for 'APU' is selected.
16:37:24 INFO  : 'ps7_init' command is executed.
16:37:25 INFO  : 'ps7_post_config' command is executed.
16:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:25 INFO  : The application 'D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A" && level==0} -index 1
fpga -file D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
loadhw -hw D:/Project/Vivado/PYNQ/MIX/MIX.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
dow D:/Project/Vivado/PYNQ/MIX/MIX.sdk/demo1/Debug/demo1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:25 INFO  : Memory regions updated for context APU
16:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:25 INFO  : 'con' command is executed.
16:37:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DCA5A"} -index 0
con
----------------End of Script----------------

16:37:25 INFO  : Launch script is exported to file 'D:\Project\Vivado\PYNQ\MIX\MIX.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_demo1.elf_on_local.tcl'
08:11:20 INFO  : Disconnected from the channel tcfchan#3.
