# üéÆ Map 7 (Week-6) : : Path to silicon RISC-V SoC Tapeout gameplay progress
---
<div align="center">:man_technologist:<b>Developer:</b><mark> VlSI SYSTEM DESIGN(VSD) Team</mark></div>
<div align="center">:joystick:<b>Player-ID:</b><mark>Ranajoy Ghoshal</mark></div>

---

<br>

:rocket: Welcome to the <b>`Map-7 (Week-6): Physical Design Flow of Picorv32 using OpenLANE ` </b> gameplay report of the <b> RISC-V SoC Tapeout EdTech Game </b> :video_game:. This map is divided into five levels based on day by day learnings.

<div align="center">:star::star::star::star::star::star:</div>

## üó∫Ô∏è Explore Map-7 (Week-6): Physical Design Flow of Picorv32 using OpenLANE 
  <details>
  <summary>:checkered_flag: <b>Level-1:</b> Inception of open source EDA,OpenLANE and SKY130 PDK </summary>
    
  ##  :checkered_flag: Level-1: Inception of open source EDA,OpenLANE and SKY130 PDK
  :rocket:In this level, I have learned how softwares interface with hardware and OpenLANE flow overviw.
  
  :walking: <b>[Explore Level-1 Gameplay](Level_1/readme.md)</b>
  
  :chart_with_upwards_trend: <b>Level-1 Status:</b> :white_check_mark: Completed
  </details>
  
  ---
  <details>
  <summary>:checkered_flag: <b>Level-2:</b>  Good Floorplan vs Bad Floorplan and introduction to library cells </summary>
  
  ##  :checkered_flag: Level-2: Good Floorplan vs Bad Floorplan and introduction to library cells
  :rocket:At this stage, I studied chip floorplanning , custom cell design and characterization flow.
  
  :walking: <b>[Explore Level-2 Gameplay](Level_2/readme.md)</b>
  
  :chart_with_upwards_trend: <b>Level-2 Status:</b> :white_check_mark: Completed
  </details>

  ---
  <details>
  <summary>:checkered_flag: <b>Level-3:</b>  Design Library cell using Magic Layout and ngspice characterization </summary>
  
  ##  :checkered_flag: Level-3: Design Library cell using Magic Layout and ngspice characterization.
   :rocket:At this stage, I haver performed custom cell design and characterization and learned about 16 mask CMOS fabrication process.
  
  :walking: <b>[Explore Level-3 Gameplay](Level_3/readme.md)</b>
  
  :chart_with_upwards_trend: <b>Level-3 Status:</b> :white_check_mark: Completed
  </details>

  ---
  <details>
  <summary>:checkered_flag: <b>Level-4:</b>  Pre-layout timing analysis and importance of good clock tree </summary>
  
  ##  :checkered_flag: Level-4:  Pre-layout timing analysis and importance of good clock tree
   :rocket:At this stage, I learned timing analysis using OpenSTA and basic clock tree synthesis (CTS) using TritonCTS.
  
  :walking: <b>[Explore Level-4 Gameplay](Level_4/readme.md)</b>
  
  :chart_with_upwards_trend: <b>Level-4 Status:</b> :white_check_mark: Completed
  </details>

  ---
  <details>
  <summary>:checkered_flag: <b>Level-5:</b>  Final steps for RTL2GDS using TritonRoute and OpenSTA </summary>
  
  ##  :checkered_flag: Level-5: Final steps for RTL2GDS using TritonRoute and OpenSTA
   :rocket:At this stage, I learned about routing algorithms and power distribution network and performed routing using TritonRoute.
   
  :walking: <b>[Explore Level-5 Gameplay](Level_5/readme.md)</b>
  
  :chart_with_upwards_trend: <b>Level-5 Status:</b> :white_check_mark: Completed
  </details>

  ---
  
  <div align="center">:star::star::star::star::star::star:</div>
