

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Sat Apr 15 18:49:55 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        curved_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  513|    1|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  385|  385|         5|          3|          1|   128|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     114|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     763|
|Register         |        -|      -|     751|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     751|     877|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_607_p2        |     +    |      0|  0|   8|           8|           1|
    |sum_fu_585_p2        |     +    |      0|  0|  59|          59|          59|
    |ap_block_state129    |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_601_p2      |   icmp   |      0|  0|   3|           8|           9|
    |ap_enable_pp0        |    or    |      0|  0|   1|           1|           1|
    |newIndex1_fu_963_p2  |    or    |      0|  0|  14|           9|           1|
    |newIndex2_fu_974_p2  |    or    |      0|  0|  14|           9|           2|
    |newIndex3_fu_991_p2  |    or    |      0|  0|  14|           9|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 114|         104|          76|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  344|        132|    1|        132|
    |ap_sig_ioackin_m_axi_from_V_ARREADY  |    1|          2|    1|          2|
    |from_V_blk_n_AR                      |    1|          2|    1|          2|
    |from_V_blk_n_R                       |    1|          2|    1|          2|
    |i_phi_fu_562_p4                      |    8|          2|    8|         16|
    |i_reg_558                            |    8|          2|    8|         16|
    |to_0_address0                        |    9|          3|    9|         27|
    |to_0_address1                        |    9|          3|    9|         27|
    |to_0_d0                              |   16|          3|   16|         48|
    |to_0_d1                              |   16|          3|   16|         48|
    |to_1_address0                        |    9|          3|    9|         27|
    |to_1_address1                        |    9|          3|    9|         27|
    |to_1_d0                              |   16|          3|   16|         48|
    |to_1_d1                              |   16|          3|   16|         48|
    |to_2_address0                        |    9|          3|    9|         27|
    |to_2_address1                        |    9|          3|    9|         27|
    |to_2_d0                              |   16|          3|   16|         48|
    |to_2_d1                              |   16|          3|   16|         48|
    |to_3_address0                        |    9|          3|    9|         27|
    |to_3_address1                        |    9|          3|    9|         27|
    |to_3_d0                              |   16|          3|   16|         48|
    |to_3_d1                              |   16|          3|   16|         48|
    |to_4_address0                        |    9|          3|    9|         27|
    |to_4_address1                        |    9|          3|    9|         27|
    |to_4_d0                              |   16|          3|   16|         48|
    |to_4_d1                              |   16|          3|   16|         48|
    |to_5_address0                        |    9|          3|    9|         27|
    |to_5_address1                        |    9|          3|    9|         27|
    |to_5_d0                              |   16|          3|   16|         48|
    |to_5_d1                              |   16|          3|   16|         48|
    |to_6_address0                        |    9|          3|    9|         27|
    |to_6_address1                        |    9|          3|    9|         27|
    |to_6_d0                              |   16|          3|   16|         48|
    |to_6_d1                              |   16|          3|   16|         48|
    |to_7_address0                        |    9|          3|    9|         27|
    |to_7_address1                        |    9|          3|    9|         27|
    |to_7_d0                              |   16|          3|   16|         48|
    |to_7_d1                              |   16|          3|   16|         48|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  763|        238|  420|       1370|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |  131|   0|  131|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_reg_1016  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_from_V_ARREADY       |    1|   0|    1|          0|
    |i_2_reg_1020                              |    8|   0|    8|          0|
    |i_reg_558                                 |    8|   0|    8|          0|
    |newIndex1_cast_reg_1197                   |    7|   0|   64|         57|
    |newIndex3_cast_reg_1208                   |    7|   0|   64|         57|
    |p_Result_10_reg_1086                      |   16|   0|   16|          0|
    |p_Result_11_reg_1091                      |   16|   0|   16|          0|
    |p_Result_12_reg_1096                      |   16|   0|   16|          0|
    |p_Result_13_reg_1101                      |   16|   0|   16|          0|
    |p_Result_14_reg_1106                      |   16|   0|   16|          0|
    |p_Result_15_reg_1111                      |   16|   0|   16|          0|
    |p_Result_16_reg_1116                      |   16|   0|   16|          0|
    |p_Result_17_reg_1121                      |   16|   0|   16|          0|
    |p_Result_18_reg_1126                      |   16|   0|   16|          0|
    |p_Result_19_reg_1131                      |   16|   0|   16|          0|
    |p_Result_1_reg_1036                       |   16|   0|   16|          0|
    |p_Result_20_reg_1136                      |   16|   0|   16|          0|
    |p_Result_21_reg_1141                      |   16|   0|   16|          0|
    |p_Result_22_reg_1146                      |   16|   0|   16|          0|
    |p_Result_23_reg_1151                      |   16|   0|   16|          0|
    |p_Result_24_reg_1156                      |   16|   0|   16|          0|
    |p_Result_25_reg_1161                      |   16|   0|   16|          0|
    |p_Result_26_reg_1166                      |   16|   0|   16|          0|
    |p_Result_27_reg_1171                      |   16|   0|   16|          0|
    |p_Result_28_reg_1176                      |   16|   0|   16|          0|
    |p_Result_29_reg_1181                      |   16|   0|   16|          0|
    |p_Result_2_reg_1041                       |   16|   0|   16|          0|
    |p_Result_30_reg_1186                      |   16|   0|   16|          0|
    |p_Result_3_reg_1046                       |   16|   0|   16|          0|
    |p_Result_4_reg_1051                       |   16|   0|   16|          0|
    |p_Result_5_reg_1056                       |   16|   0|   16|          0|
    |p_Result_6_reg_1061                       |   16|   0|   16|          0|
    |p_Result_7_reg_1066                       |   16|   0|   16|          0|
    |p_Result_8_reg_1071                       |   16|   0|   16|          0|
    |p_Result_9_reg_1076                       |   16|   0|   16|          0|
    |p_Result_s_reg_1081                       |   16|   0|   16|          0|
    |sum_reg_1005                              |   59|   0|   59|          0|
    |tmp_1_reg_1016                            |    1|   0|    1|          0|
    |tmp_25_reg_1191                           |    7|   0|    9|          2|
    |tmp_2_reg_1025                            |    7|   0|    7|          0|
    |tmp_reg_1031                              |   16|   0|   16|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  751|   0|  867|        116|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     load     | return value |
|load_flag              |  in |    1|   ap_none  |   load_flag  |    scalar    |
|to_0_address0          | out |    9|  ap_memory |     to_0     |     array    |
|to_0_ce0               | out |    1|  ap_memory |     to_0     |     array    |
|to_0_we0               | out |    1|  ap_memory |     to_0     |     array    |
|to_0_d0                | out |   16|  ap_memory |     to_0     |     array    |
|to_0_address1          | out |    9|  ap_memory |     to_0     |     array    |
|to_0_ce1               | out |    1|  ap_memory |     to_0     |     array    |
|to_0_we1               | out |    1|  ap_memory |     to_0     |     array    |
|to_0_d1                | out |   16|  ap_memory |     to_0     |     array    |
|to_1_address0          | out |    9|  ap_memory |     to_1     |     array    |
|to_1_ce0               | out |    1|  ap_memory |     to_1     |     array    |
|to_1_we0               | out |    1|  ap_memory |     to_1     |     array    |
|to_1_d0                | out |   16|  ap_memory |     to_1     |     array    |
|to_1_address1          | out |    9|  ap_memory |     to_1     |     array    |
|to_1_ce1               | out |    1|  ap_memory |     to_1     |     array    |
|to_1_we1               | out |    1|  ap_memory |     to_1     |     array    |
|to_1_d1                | out |   16|  ap_memory |     to_1     |     array    |
|to_2_address0          | out |    9|  ap_memory |     to_2     |     array    |
|to_2_ce0               | out |    1|  ap_memory |     to_2     |     array    |
|to_2_we0               | out |    1|  ap_memory |     to_2     |     array    |
|to_2_d0                | out |   16|  ap_memory |     to_2     |     array    |
|to_2_address1          | out |    9|  ap_memory |     to_2     |     array    |
|to_2_ce1               | out |    1|  ap_memory |     to_2     |     array    |
|to_2_we1               | out |    1|  ap_memory |     to_2     |     array    |
|to_2_d1                | out |   16|  ap_memory |     to_2     |     array    |
|to_3_address0          | out |    9|  ap_memory |     to_3     |     array    |
|to_3_ce0               | out |    1|  ap_memory |     to_3     |     array    |
|to_3_we0               | out |    1|  ap_memory |     to_3     |     array    |
|to_3_d0                | out |   16|  ap_memory |     to_3     |     array    |
|to_3_address1          | out |    9|  ap_memory |     to_3     |     array    |
|to_3_ce1               | out |    1|  ap_memory |     to_3     |     array    |
|to_3_we1               | out |    1|  ap_memory |     to_3     |     array    |
|to_3_d1                | out |   16|  ap_memory |     to_3     |     array    |
|to_4_address0          | out |    9|  ap_memory |     to_4     |     array    |
|to_4_ce0               | out |    1|  ap_memory |     to_4     |     array    |
|to_4_we0               | out |    1|  ap_memory |     to_4     |     array    |
|to_4_d0                | out |   16|  ap_memory |     to_4     |     array    |
|to_4_address1          | out |    9|  ap_memory |     to_4     |     array    |
|to_4_ce1               | out |    1|  ap_memory |     to_4     |     array    |
|to_4_we1               | out |    1|  ap_memory |     to_4     |     array    |
|to_4_d1                | out |   16|  ap_memory |     to_4     |     array    |
|to_5_address0          | out |    9|  ap_memory |     to_5     |     array    |
|to_5_ce0               | out |    1|  ap_memory |     to_5     |     array    |
|to_5_we0               | out |    1|  ap_memory |     to_5     |     array    |
|to_5_d0                | out |   16|  ap_memory |     to_5     |     array    |
|to_5_address1          | out |    9|  ap_memory |     to_5     |     array    |
|to_5_ce1               | out |    1|  ap_memory |     to_5     |     array    |
|to_5_we1               | out |    1|  ap_memory |     to_5     |     array    |
|to_5_d1                | out |   16|  ap_memory |     to_5     |     array    |
|to_6_address0          | out |    9|  ap_memory |     to_6     |     array    |
|to_6_ce0               | out |    1|  ap_memory |     to_6     |     array    |
|to_6_we0               | out |    1|  ap_memory |     to_6     |     array    |
|to_6_d0                | out |   16|  ap_memory |     to_6     |     array    |
|to_6_address1          | out |    9|  ap_memory |     to_6     |     array    |
|to_6_ce1               | out |    1|  ap_memory |     to_6     |     array    |
|to_6_we1               | out |    1|  ap_memory |     to_6     |     array    |
|to_6_d1                | out |   16|  ap_memory |     to_6     |     array    |
|to_7_address0          | out |    9|  ap_memory |     to_7     |     array    |
|to_7_ce0               | out |    1|  ap_memory |     to_7     |     array    |
|to_7_we0               | out |    1|  ap_memory |     to_7     |     array    |
|to_7_d0                | out |   16|  ap_memory |     to_7     |     array    |
|to_7_address1          | out |    9|  ap_memory |     to_7     |     array    |
|to_7_ce1               | out |    1|  ap_memory |     to_7     |     array    |
|to_7_we1               | out |    1|  ap_memory |     to_7     |     array    |
|to_7_d1                | out |   16|  ap_memory |     to_7     |     array    |
|m_axi_from_V_AWVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WVALID    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WREADY    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WDATA     | out |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WSTRB     | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WLAST     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WID       | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WUSER     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RDATA     |  in |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RLAST     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|var_input_V7           |  in |   58|   ap_none  | var_input_V7 |    scalar    |
|tile_index             |  in |   31|   ap_none  |  tile_index  |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

