|sc_computer
clk => clk.IN2
reset => reset.IN1
SW0 => SW0.IN1
SW1 => SW1.IN1
SW2 => SW2.IN1
SW3 => SW3.IN1
SW4 => SW4.IN1
SW5 => SW5.IN1
SW6 => SW6.IN1
SW7 => SW7.IN1
SW8 => SW8.IN1
SW9 => SW9.IN1
HEX0[0] <= out_port_seg:inst5.port2
HEX0[1] <= out_port_seg:inst5.port2
HEX0[2] <= out_port_seg:inst5.port2
HEX0[3] <= out_port_seg:inst5.port2
HEX0[4] <= out_port_seg:inst5.port2
HEX0[5] <= out_port_seg:inst5.port2
HEX0[6] <= out_port_seg:inst5.port2
HEX1[0] <= out_port_seg:inst5.port1
HEX1[1] <= out_port_seg:inst5.port1
HEX1[2] <= out_port_seg:inst5.port1
HEX1[3] <= out_port_seg:inst5.port1
HEX1[4] <= out_port_seg:inst5.port1
HEX1[5] <= out_port_seg:inst5.port1
HEX1[6] <= out_port_seg:inst5.port1
HEX2[0] <= out_port_seg:inst6.port2
HEX2[1] <= out_port_seg:inst6.port2
HEX2[2] <= out_port_seg:inst6.port2
HEX2[3] <= out_port_seg:inst6.port2
HEX2[4] <= out_port_seg:inst6.port2
HEX2[5] <= out_port_seg:inst6.port2
HEX2[6] <= out_port_seg:inst6.port2
HEX3[0] <= out_port_seg:inst6.port1
HEX3[1] <= out_port_seg:inst6.port1
HEX3[2] <= out_port_seg:inst6.port1
HEX3[3] <= out_port_seg:inst6.port1
HEX3[4] <= out_port_seg:inst6.port1
HEX3[5] <= out_port_seg:inst6.port1
HEX3[6] <= out_port_seg:inst6.port1
HEX4[0] <= out_port_seg:inst7.port2
HEX4[1] <= out_port_seg:inst7.port2
HEX4[2] <= out_port_seg:inst7.port2
HEX4[3] <= out_port_seg:inst7.port2
HEX4[4] <= out_port_seg:inst7.port2
HEX4[5] <= out_port_seg:inst7.port2
HEX4[6] <= out_port_seg:inst7.port2
HEX5[0] <= out_port_seg:inst7.port1
HEX5[1] <= out_port_seg:inst7.port1
HEX5[2] <= out_port_seg:inst7.port1
HEX5[3] <= out_port_seg:inst7.port1
HEX5[4] <= out_port_seg:inst7.port1
HEX5[5] <= out_port_seg:inst7.port1
HEX5[6] <= out_port_seg:inst7.port1
pc[0] <= sc_computer_main:inst4.port3
pc[1] <= sc_computer_main:inst4.port3
pc[2] <= sc_computer_main:inst4.port3
pc[3] <= sc_computer_main:inst4.port3
pc[4] <= sc_computer_main:inst4.port3
pc[5] <= sc_computer_main:inst4.port3
pc[6] <= sc_computer_main:inst4.port3
pc[7] <= sc_computer_main:inst4.port3
pc[8] <= sc_computer_main:inst4.port3
pc[9] <= sc_computer_main:inst4.port3
pc[10] <= sc_computer_main:inst4.port3
pc[11] <= sc_computer_main:inst4.port3
pc[12] <= sc_computer_main:inst4.port3
pc[13] <= sc_computer_main:inst4.port3
pc[14] <= sc_computer_main:inst4.port3
pc[15] <= sc_computer_main:inst4.port3
pc[16] <= sc_computer_main:inst4.port3
pc[17] <= sc_computer_main:inst4.port3
pc[18] <= sc_computer_main:inst4.port3
pc[19] <= sc_computer_main:inst4.port3
pc[20] <= sc_computer_main:inst4.port3
pc[21] <= sc_computer_main:inst4.port3
pc[22] <= sc_computer_main:inst4.port3
pc[23] <= sc_computer_main:inst4.port3
pc[24] <= sc_computer_main:inst4.port3
pc[25] <= sc_computer_main:inst4.port3
pc[26] <= sc_computer_main:inst4.port3
pc[27] <= sc_computer_main:inst4.port3
pc[28] <= sc_computer_main:inst4.port3
pc[29] <= sc_computer_main:inst4.port3
pc[30] <= sc_computer_main:inst4.port3
pc[31] <= sc_computer_main:inst4.port3
instruction[0] <= sc_computer_main:inst4.port4
instruction[1] <= sc_computer_main:inst4.port4
instruction[2] <= sc_computer_main:inst4.port4
instruction[3] <= sc_computer_main:inst4.port4
instruction[4] <= sc_computer_main:inst4.port4
instruction[5] <= sc_computer_main:inst4.port4
instruction[6] <= sc_computer_main:inst4.port4
instruction[7] <= sc_computer_main:inst4.port4
instruction[8] <= sc_computer_main:inst4.port4
instruction[9] <= sc_computer_main:inst4.port4
instruction[10] <= sc_computer_main:inst4.port4
instruction[11] <= sc_computer_main:inst4.port4
instruction[12] <= sc_computer_main:inst4.port4
instruction[13] <= sc_computer_main:inst4.port4
instruction[14] <= sc_computer_main:inst4.port4
instruction[15] <= sc_computer_main:inst4.port4
instruction[16] <= sc_computer_main:inst4.port4
instruction[17] <= sc_computer_main:inst4.port4
instruction[18] <= sc_computer_main:inst4.port4
instruction[19] <= sc_computer_main:inst4.port4
instruction[20] <= sc_computer_main:inst4.port4
instruction[21] <= sc_computer_main:inst4.port4
instruction[22] <= sc_computer_main:inst4.port4
instruction[23] <= sc_computer_main:inst4.port4
instruction[24] <= sc_computer_main:inst4.port4
instruction[25] <= sc_computer_main:inst4.port4
instruction[26] <= sc_computer_main:inst4.port4
instruction[27] <= sc_computer_main:inst4.port4
instruction[28] <= sc_computer_main:inst4.port4
instruction[29] <= sc_computer_main:inst4.port4
instruction[30] <= sc_computer_main:inst4.port4
instruction[31] <= sc_computer_main:inst4.port4
aluout[0] <= sc_computer_main:inst4.port5
aluout[1] <= sc_computer_main:inst4.port5
aluout[2] <= sc_computer_main:inst4.port5
aluout[3] <= sc_computer_main:inst4.port5
aluout[4] <= sc_computer_main:inst4.port5
aluout[5] <= sc_computer_main:inst4.port5
aluout[6] <= sc_computer_main:inst4.port5
aluout[7] <= sc_computer_main:inst4.port5
aluout[8] <= sc_computer_main:inst4.port5
aluout[9] <= sc_computer_main:inst4.port5
aluout[10] <= sc_computer_main:inst4.port5
aluout[11] <= sc_computer_main:inst4.port5
aluout[12] <= sc_computer_main:inst4.port5
aluout[13] <= sc_computer_main:inst4.port5
aluout[14] <= sc_computer_main:inst4.port5
aluout[15] <= sc_computer_main:inst4.port5
aluout[16] <= sc_computer_main:inst4.port5
aluout[17] <= sc_computer_main:inst4.port5
aluout[18] <= sc_computer_main:inst4.port5
aluout[19] <= sc_computer_main:inst4.port5
aluout[20] <= sc_computer_main:inst4.port5
aluout[21] <= sc_computer_main:inst4.port5
aluout[22] <= sc_computer_main:inst4.port5
aluout[23] <= sc_computer_main:inst4.port5
aluout[24] <= sc_computer_main:inst4.port5
aluout[25] <= sc_computer_main:inst4.port5
aluout[26] <= sc_computer_main:inst4.port5
aluout[27] <= sc_computer_main:inst4.port5
aluout[28] <= sc_computer_main:inst4.port5
aluout[29] <= sc_computer_main:inst4.port5
aluout[30] <= sc_computer_main:inst4.port5
aluout[31] <= sc_computer_main:inst4.port5
memout[0] <= sc_computer_main:inst4.port6
memout[1] <= sc_computer_main:inst4.port6
memout[2] <= sc_computer_main:inst4.port6
memout[3] <= sc_computer_main:inst4.port6
memout[4] <= sc_computer_main:inst4.port6
memout[5] <= sc_computer_main:inst4.port6
memout[6] <= sc_computer_main:inst4.port6
memout[7] <= sc_computer_main:inst4.port6
memout[8] <= sc_computer_main:inst4.port6
memout[9] <= sc_computer_main:inst4.port6
memout[10] <= sc_computer_main:inst4.port6
memout[11] <= sc_computer_main:inst4.port6
memout[12] <= sc_computer_main:inst4.port6
memout[13] <= sc_computer_main:inst4.port6
memout[14] <= sc_computer_main:inst4.port6
memout[15] <= sc_computer_main:inst4.port6
memout[16] <= sc_computer_main:inst4.port6
memout[17] <= sc_computer_main:inst4.port6
memout[18] <= sc_computer_main:inst4.port6
memout[19] <= sc_computer_main:inst4.port6
memout[20] <= sc_computer_main:inst4.port6
memout[21] <= sc_computer_main:inst4.port6
memout[22] <= sc_computer_main:inst4.port6
memout[23] <= sc_computer_main:inst4.port6
memout[24] <= sc_computer_main:inst4.port6
memout[25] <= sc_computer_main:inst4.port6
memout[26] <= sc_computer_main:inst4.port6
memout[27] <= sc_computer_main:inst4.port6
memout[28] <= sc_computer_main:inst4.port6
memout[29] <= sc_computer_main:inst4.port6
memout[30] <= sc_computer_main:inst4.port6
memout[31] <= sc_computer_main:inst4.port6
imem_clk <= sc_computer_main:inst4.port7
dmem_clk <= sc_computer_main:inst4.port8


|sc_computer|clock_and_mem_clock:inst
clk => clock_out~reg0.CLK
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|in_port:inst1
a0 => out[0].DATAIN
a1 => out[1].DATAIN
a2 => out[2].DATAIN
a3 => out[3].DATAIN
a4 => out[4].DATAIN
out[0] <= a0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>
out[9] <= <GND>
out[10] <= <GND>
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>
out[16] <= <GND>
out[17] <= <GND>
out[18] <= <GND>
out[19] <= <GND>
out[20] <= <GND>
out[21] <= <GND>
out[22] <= <GND>
out[23] <= <GND>
out[24] <= <GND>
out[25] <= <GND>
out[26] <= <GND>
out[27] <= <GND>
out[28] <= <GND>
out[29] <= <GND>
out[30] <= <GND>
out[31] <= <GND>


|sc_computer|in_port:inst2
a0 => out[0].DATAIN
a1 => out[1].DATAIN
a2 => out[2].DATAIN
a3 => out[3].DATAIN
a4 => out[4].DATAIN
out[0] <= a0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>
out[9] <= <GND>
out[10] <= <GND>
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>
out[16] <= <GND>
out[17] <= <GND>
out[18] <= <GND>
out[19] <= <GND>
out[20] <= <GND>
out[21] <= <GND>
out[22] <= <GND>
out[23] <= <GND>
out[24] <= <GND>
out[25] <= <GND>
out[26] <= <GND>
out[27] <= <GND>
out[28] <= <GND>
out[29] <= <GND>
out[30] <= <GND>
out[31] <= <GND>


|sc_computer|sc_computer_main:inst4
resetn => resetn.IN1
clock => clock.IN3
mem_clk => mem_clk.IN2
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
Instruction[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Instruction[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Instruction[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Instruction[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Instruction[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Instruction[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Instruction[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Instruction[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Instruction[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Instruction[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Instruction[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Instruction[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Instruction[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Instruction[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Instruction[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Instruction[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Instruction[16] <= Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
Instruction[17] <= Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
Instruction[18] <= Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
Instruction[19] <= Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
Instruction[20] <= Instruction[20].DB_MAX_OUTPUT_PORT_TYPE
Instruction[21] <= Instruction[21].DB_MAX_OUTPUT_PORT_TYPE
Instruction[22] <= Instruction[22].DB_MAX_OUTPUT_PORT_TYPE
Instruction[23] <= Instruction[23].DB_MAX_OUTPUT_PORT_TYPE
Instruction[24] <= Instruction[24].DB_MAX_OUTPUT_PORT_TYPE
Instruction[25] <= Instruction[25].DB_MAX_OUTPUT_PORT_TYPE
Instruction[26] <= Instruction[26].DB_MAX_OUTPUT_PORT_TYPE
Instruction[27] <= Instruction[27].DB_MAX_OUTPUT_PORT_TYPE
Instruction[28] <= Instruction[28].DB_MAX_OUTPUT_PORT_TYPE
Instruction[29] <= Instruction[29].DB_MAX_OUTPUT_PORT_TYPE
Instruction[30] <= Instruction[30].DB_MAX_OUTPUT_PORT_TYPE
Instruction[31] <= Instruction[31].DB_MAX_OUTPUT_PORT_TYPE
aluout[0] <= aluout[0].DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= aluout[1].DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= aluout[2].DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= aluout[3].DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= aluout[4].DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= aluout[5].DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= aluout[6].DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= aluout[7].DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= aluout[8].DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= aluout[9].DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= aluout[10].DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= aluout[11].DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= aluout[12].DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= aluout[13].DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= aluout[14].DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= aluout[15].DB_MAX_OUTPUT_PORT_TYPE
aluout[16] <= aluout[16].DB_MAX_OUTPUT_PORT_TYPE
aluout[17] <= aluout[17].DB_MAX_OUTPUT_PORT_TYPE
aluout[18] <= aluout[18].DB_MAX_OUTPUT_PORT_TYPE
aluout[19] <= aluout[19].DB_MAX_OUTPUT_PORT_TYPE
aluout[20] <= aluout[20].DB_MAX_OUTPUT_PORT_TYPE
aluout[21] <= aluout[21].DB_MAX_OUTPUT_PORT_TYPE
aluout[22] <= aluout[22].DB_MAX_OUTPUT_PORT_TYPE
aluout[23] <= aluout[23].DB_MAX_OUTPUT_PORT_TYPE
aluout[24] <= aluout[24].DB_MAX_OUTPUT_PORT_TYPE
aluout[25] <= aluout[25].DB_MAX_OUTPUT_PORT_TYPE
aluout[26] <= aluout[26].DB_MAX_OUTPUT_PORT_TYPE
aluout[27] <= aluout[27].DB_MAX_OUTPUT_PORT_TYPE
aluout[28] <= aluout[28].DB_MAX_OUTPUT_PORT_TYPE
aluout[29] <= aluout[29].DB_MAX_OUTPUT_PORT_TYPE
aluout[30] <= aluout[30].DB_MAX_OUTPUT_PORT_TYPE
aluout[31] <= aluout[31].DB_MAX_OUTPUT_PORT_TYPE
memout[0] <= memout[0].DB_MAX_OUTPUT_PORT_TYPE
memout[1] <= memout[1].DB_MAX_OUTPUT_PORT_TYPE
memout[2] <= memout[2].DB_MAX_OUTPUT_PORT_TYPE
memout[3] <= memout[3].DB_MAX_OUTPUT_PORT_TYPE
memout[4] <= memout[4].DB_MAX_OUTPUT_PORT_TYPE
memout[5] <= memout[5].DB_MAX_OUTPUT_PORT_TYPE
memout[6] <= memout[6].DB_MAX_OUTPUT_PORT_TYPE
memout[7] <= memout[7].DB_MAX_OUTPUT_PORT_TYPE
memout[8] <= memout[8].DB_MAX_OUTPUT_PORT_TYPE
memout[9] <= memout[9].DB_MAX_OUTPUT_PORT_TYPE
memout[10] <= memout[10].DB_MAX_OUTPUT_PORT_TYPE
memout[11] <= memout[11].DB_MAX_OUTPUT_PORT_TYPE
memout[12] <= memout[12].DB_MAX_OUTPUT_PORT_TYPE
memout[13] <= memout[13].DB_MAX_OUTPUT_PORT_TYPE
memout[14] <= memout[14].DB_MAX_OUTPUT_PORT_TYPE
memout[15] <= memout[15].DB_MAX_OUTPUT_PORT_TYPE
memout[16] <= memout[16].DB_MAX_OUTPUT_PORT_TYPE
memout[17] <= memout[17].DB_MAX_OUTPUT_PORT_TYPE
memout[18] <= memout[18].DB_MAX_OUTPUT_PORT_TYPE
memout[19] <= memout[19].DB_MAX_OUTPUT_PORT_TYPE
memout[20] <= memout[20].DB_MAX_OUTPUT_PORT_TYPE
memout[21] <= memout[21].DB_MAX_OUTPUT_PORT_TYPE
memout[22] <= memout[22].DB_MAX_OUTPUT_PORT_TYPE
memout[23] <= memout[23].DB_MAX_OUTPUT_PORT_TYPE
memout[24] <= memout[24].DB_MAX_OUTPUT_PORT_TYPE
memout[25] <= memout[25].DB_MAX_OUTPUT_PORT_TYPE
memout[26] <= memout[26].DB_MAX_OUTPUT_PORT_TYPE
memout[27] <= memout[27].DB_MAX_OUTPUT_PORT_TYPE
memout[28] <= memout[28].DB_MAX_OUTPUT_PORT_TYPE
memout[29] <= memout[29].DB_MAX_OUTPUT_PORT_TYPE
memout[30] <= memout[30].DB_MAX_OUTPUT_PORT_TYPE
memout[31] <= memout[31].DB_MAX_OUTPUT_PORT_TYPE
imem_clk <= sc_instmem:imem.port4
dmem_clk <= sc_datamem:dmem.port6
in_port0[0] => in_port0[0].IN1
in_port0[1] => in_port0[1].IN1
in_port0[2] => in_port0[2].IN1
in_port0[3] => in_port0[3].IN1
in_port0[4] => in_port0[4].IN1
in_port0[5] => in_port0[5].IN1
in_port0[6] => in_port0[6].IN1
in_port0[7] => in_port0[7].IN1
in_port0[8] => in_port0[8].IN1
in_port0[9] => in_port0[9].IN1
in_port0[10] => in_port0[10].IN1
in_port0[11] => in_port0[11].IN1
in_port0[12] => in_port0[12].IN1
in_port0[13] => in_port0[13].IN1
in_port0[14] => in_port0[14].IN1
in_port0[15] => in_port0[15].IN1
in_port0[16] => in_port0[16].IN1
in_port0[17] => in_port0[17].IN1
in_port0[18] => in_port0[18].IN1
in_port0[19] => in_port0[19].IN1
in_port0[20] => in_port0[20].IN1
in_port0[21] => in_port0[21].IN1
in_port0[22] => in_port0[22].IN1
in_port0[23] => in_port0[23].IN1
in_port0[24] => in_port0[24].IN1
in_port0[25] => in_port0[25].IN1
in_port0[26] => in_port0[26].IN1
in_port0[27] => in_port0[27].IN1
in_port0[28] => in_port0[28].IN1
in_port0[29] => in_port0[29].IN1
in_port0[30] => in_port0[30].IN1
in_port0[31] => in_port0[31].IN1
in_port1[0] => in_port1[0].IN1
in_port1[1] => in_port1[1].IN1
in_port1[2] => in_port1[2].IN1
in_port1[3] => in_port1[3].IN1
in_port1[4] => in_port1[4].IN1
in_port1[5] => in_port1[5].IN1
in_port1[6] => in_port1[6].IN1
in_port1[7] => in_port1[7].IN1
in_port1[8] => in_port1[8].IN1
in_port1[9] => in_port1[9].IN1
in_port1[10] => in_port1[10].IN1
in_port1[11] => in_port1[11].IN1
in_port1[12] => in_port1[12].IN1
in_port1[13] => in_port1[13].IN1
in_port1[14] => in_port1[14].IN1
in_port1[15] => in_port1[15].IN1
in_port1[16] => in_port1[16].IN1
in_port1[17] => in_port1[17].IN1
in_port1[18] => in_port1[18].IN1
in_port1[19] => in_port1[19].IN1
in_port1[20] => in_port1[20].IN1
in_port1[21] => in_port1[21].IN1
in_port1[22] => in_port1[22].IN1
in_port1[23] => in_port1[23].IN1
in_port1[24] => in_port1[24].IN1
in_port1[25] => in_port1[25].IN1
in_port1[26] => in_port1[26].IN1
in_port1[27] => in_port1[27].IN1
in_port1[28] => in_port1[28].IN1
in_port1[29] => in_port1[29].IN1
in_port1[30] => in_port1[30].IN1
in_port1[31] => in_port1[31].IN1
out_port0[0] <= sc_datamem:dmem.port7
out_port0[1] <= sc_datamem:dmem.port7
out_port0[2] <= sc_datamem:dmem.port7
out_port0[3] <= sc_datamem:dmem.port7
out_port0[4] <= sc_datamem:dmem.port7
out_port0[5] <= sc_datamem:dmem.port7
out_port0[6] <= sc_datamem:dmem.port7
out_port0[7] <= sc_datamem:dmem.port7
out_port0[8] <= sc_datamem:dmem.port7
out_port0[9] <= sc_datamem:dmem.port7
out_port0[10] <= sc_datamem:dmem.port7
out_port0[11] <= sc_datamem:dmem.port7
out_port0[12] <= sc_datamem:dmem.port7
out_port0[13] <= sc_datamem:dmem.port7
out_port0[14] <= sc_datamem:dmem.port7
out_port0[15] <= sc_datamem:dmem.port7
out_port0[16] <= sc_datamem:dmem.port7
out_port0[17] <= sc_datamem:dmem.port7
out_port0[18] <= sc_datamem:dmem.port7
out_port0[19] <= sc_datamem:dmem.port7
out_port0[20] <= sc_datamem:dmem.port7
out_port0[21] <= sc_datamem:dmem.port7
out_port0[22] <= sc_datamem:dmem.port7
out_port0[23] <= sc_datamem:dmem.port7
out_port0[24] <= sc_datamem:dmem.port7
out_port0[25] <= sc_datamem:dmem.port7
out_port0[26] <= sc_datamem:dmem.port7
out_port0[27] <= sc_datamem:dmem.port7
out_port0[28] <= sc_datamem:dmem.port7
out_port0[29] <= sc_datamem:dmem.port7
out_port0[30] <= sc_datamem:dmem.port7
out_port0[31] <= sc_datamem:dmem.port7
out_port1[0] <= sc_datamem:dmem.port8
out_port1[1] <= sc_datamem:dmem.port8
out_port1[2] <= sc_datamem:dmem.port8
out_port1[3] <= sc_datamem:dmem.port8
out_port1[4] <= sc_datamem:dmem.port8
out_port1[5] <= sc_datamem:dmem.port8
out_port1[6] <= sc_datamem:dmem.port8
out_port1[7] <= sc_datamem:dmem.port8
out_port1[8] <= sc_datamem:dmem.port8
out_port1[9] <= sc_datamem:dmem.port8
out_port1[10] <= sc_datamem:dmem.port8
out_port1[11] <= sc_datamem:dmem.port8
out_port1[12] <= sc_datamem:dmem.port8
out_port1[13] <= sc_datamem:dmem.port8
out_port1[14] <= sc_datamem:dmem.port8
out_port1[15] <= sc_datamem:dmem.port8
out_port1[16] <= sc_datamem:dmem.port8
out_port1[17] <= sc_datamem:dmem.port8
out_port1[18] <= sc_datamem:dmem.port8
out_port1[19] <= sc_datamem:dmem.port8
out_port1[20] <= sc_datamem:dmem.port8
out_port1[21] <= sc_datamem:dmem.port8
out_port1[22] <= sc_datamem:dmem.port8
out_port1[23] <= sc_datamem:dmem.port8
out_port1[24] <= sc_datamem:dmem.port8
out_port1[25] <= sc_datamem:dmem.port8
out_port1[26] <= sc_datamem:dmem.port8
out_port1[27] <= sc_datamem:dmem.port8
out_port1[28] <= sc_datamem:dmem.port8
out_port1[29] <= sc_datamem:dmem.port8
out_port1[30] <= sc_datamem:dmem.port8
out_port1[31] <= sc_datamem:dmem.port8
out_port2[0] <= sc_datamem:dmem.port9
out_port2[1] <= sc_datamem:dmem.port9
out_port2[2] <= sc_datamem:dmem.port9
out_port2[3] <= sc_datamem:dmem.port9
out_port2[4] <= sc_datamem:dmem.port9
out_port2[5] <= sc_datamem:dmem.port9
out_port2[6] <= sc_datamem:dmem.port9
out_port2[7] <= sc_datamem:dmem.port9
out_port2[8] <= sc_datamem:dmem.port9
out_port2[9] <= sc_datamem:dmem.port9
out_port2[10] <= sc_datamem:dmem.port9
out_port2[11] <= sc_datamem:dmem.port9
out_port2[12] <= sc_datamem:dmem.port9
out_port2[13] <= sc_datamem:dmem.port9
out_port2[14] <= sc_datamem:dmem.port9
out_port2[15] <= sc_datamem:dmem.port9
out_port2[16] <= sc_datamem:dmem.port9
out_port2[17] <= sc_datamem:dmem.port9
out_port2[18] <= sc_datamem:dmem.port9
out_port2[19] <= sc_datamem:dmem.port9
out_port2[20] <= sc_datamem:dmem.port9
out_port2[21] <= sc_datamem:dmem.port9
out_port2[22] <= sc_datamem:dmem.port9
out_port2[23] <= sc_datamem:dmem.port9
out_port2[24] <= sc_datamem:dmem.port9
out_port2[25] <= sc_datamem:dmem.port9
out_port2[26] <= sc_datamem:dmem.port9
out_port2[27] <= sc_datamem:dmem.port9
out_port2[28] <= sc_datamem:dmem.port9
out_port2[29] <= sc_datamem:dmem.port9
out_port2[30] <= sc_datamem:dmem.port9
out_port2[31] <= sc_datamem:dmem.port9


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu
clock => clock.IN2
resetn => resetn.IN2
inst[0] => inst[0].IN4
inst[1] => inst[1].IN4
inst[2] => inst[2].IN4
inst[3] => inst[3].IN4
inst[4] => inst[4].IN4
inst[5] => inst[5].IN4
inst[6] => jpc[8].IN4
inst[7] => jpc[9].IN4
inst[8] => jpc[10].IN4
inst[9] => jpc[11].IN4
inst[10] => jpc[12].IN4
inst[11] => inst[11].IN4
inst[12] => inst[12].IN4
inst[13] => inst[13].IN4
inst[14] => inst[14].IN4
inst[15] => inst[15].IN4
inst[16] => inst[16].IN3
inst[17] => inst[17].IN3
inst[18] => inst[18].IN3
inst[19] => inst[19].IN3
inst[20] => inst[20].IN3
inst[21] => jpc[23].IN2
inst[22] => jpc[24].IN2
inst[23] => jpc[25].IN2
inst[24] => jpc[26].IN2
inst[25] => jpc[27].IN2
inst[26] => inst[26].IN1
inst[27] => inst[27].IN1
inst[28] => inst[28].IN1
inst[29] => inst[29].IN1
inst[30] => inst[30].IN1
inst[31] => inst[31].IN1
mem[0] => mem[0].IN1
mem[1] => mem[1].IN1
mem[2] => mem[2].IN1
mem[3] => mem[3].IN1
mem[4] => mem[4].IN1
mem[5] => mem[5].IN1
mem[6] => mem[6].IN1
mem[7] => mem[7].IN1
mem[8] => mem[8].IN1
mem[9] => mem[9].IN1
mem[10] => mem[10].IN1
mem[11] => mem[11].IN1
mem[12] => mem[12].IN1
mem[13] => mem[13].IN1
mem[14] => mem[14].IN1
mem[15] => mem[15].IN1
mem[16] => mem[16].IN1
mem[17] => mem[17].IN1
mem[18] => mem[18].IN1
mem[19] => mem[19].IN1
mem[20] => mem[20].IN1
mem[21] => mem[21].IN1
mem[22] => mem[22].IN1
mem[23] => mem[23].IN1
mem[24] => mem[24].IN1
mem[25] => mem[25].IN1
mem[26] => mem[26].IN1
mem[27] => mem[27].IN1
mem[28] => mem[28].IN1
mem[29] => mem[29].IN1
mem[30] => mem[30].IN1
mem[31] => mem[31].IN1
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
wmem <= sc_cu:cu.port3
alu[0] <= alu[0].DB_MAX_OUTPUT_PORT_TYPE
alu[1] <= alu[1].DB_MAX_OUTPUT_PORT_TYPE
alu[2] <= alu[2].DB_MAX_OUTPUT_PORT_TYPE
alu[3] <= alu[3].DB_MAX_OUTPUT_PORT_TYPE
alu[4] <= alu[4].DB_MAX_OUTPUT_PORT_TYPE
alu[5] <= alu[5].DB_MAX_OUTPUT_PORT_TYPE
alu[6] <= alu[6].DB_MAX_OUTPUT_PORT_TYPE
alu[7] <= alu[7].DB_MAX_OUTPUT_PORT_TYPE
alu[8] <= alu[8].DB_MAX_OUTPUT_PORT_TYPE
alu[9] <= alu[9].DB_MAX_OUTPUT_PORT_TYPE
alu[10] <= alu[10].DB_MAX_OUTPUT_PORT_TYPE
alu[11] <= alu[11].DB_MAX_OUTPUT_PORT_TYPE
alu[12] <= alu[12].DB_MAX_OUTPUT_PORT_TYPE
alu[13] <= alu[13].DB_MAX_OUTPUT_PORT_TYPE
alu[14] <= alu[14].DB_MAX_OUTPUT_PORT_TYPE
alu[15] <= alu[15].DB_MAX_OUTPUT_PORT_TYPE
alu[16] <= alu[16].DB_MAX_OUTPUT_PORT_TYPE
alu[17] <= alu[17].DB_MAX_OUTPUT_PORT_TYPE
alu[18] <= alu[18].DB_MAX_OUTPUT_PORT_TYPE
alu[19] <= alu[19].DB_MAX_OUTPUT_PORT_TYPE
alu[20] <= alu[20].DB_MAX_OUTPUT_PORT_TYPE
alu[21] <= alu[21].DB_MAX_OUTPUT_PORT_TYPE
alu[22] <= alu[22].DB_MAX_OUTPUT_PORT_TYPE
alu[23] <= alu[23].DB_MAX_OUTPUT_PORT_TYPE
alu[24] <= alu[24].DB_MAX_OUTPUT_PORT_TYPE
alu[25] <= alu[25].DB_MAX_OUTPUT_PORT_TYPE
alu[26] <= alu[26].DB_MAX_OUTPUT_PORT_TYPE
alu[27] <= alu[27].DB_MAX_OUTPUT_PORT_TYPE
alu[28] <= alu[28].DB_MAX_OUTPUT_PORT_TYPE
alu[29] <= alu[29].DB_MAX_OUTPUT_PORT_TYPE
alu[30] <= alu[30].DB_MAX_OUTPUT_PORT_TYPE
alu[31] <= alu[31].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31].DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|dff32:ip
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.PRESET
clrn => q[3]~reg0.PRESET
clrn => q[4]~reg0.PRESET
clrn => q[5]~reg0.PRESET
clrn => q[6]~reg0.PRESET
clrn => q[7]~reg0.PRESET
clrn => q[8]~reg0.PRESET
clrn => q[9]~reg0.PRESET
clrn => q[10]~reg0.PRESET
clrn => q[11]~reg0.PRESET
clrn => q[12]~reg0.PRESET
clrn => q[13]~reg0.PRESET
clrn => q[14]~reg0.PRESET
clrn => q[15]~reg0.PRESET
clrn => q[16]~reg0.PRESET
clrn => q[17]~reg0.PRESET
clrn => q[18]~reg0.PRESET
clrn => q[19]~reg0.PRESET
clrn => q[20]~reg0.PRESET
clrn => q[21]~reg0.PRESET
clrn => q[22]~reg0.PRESET
clrn => q[23]~reg0.PRESET
clrn => q[24]~reg0.PRESET
clrn => q[25]~reg0.PRESET
clrn => q[26]~reg0.PRESET
clrn => q[27]~reg0.PRESET
clrn => q[28]~reg0.PRESET
clrn => q[29]~reg0.PRESET
clrn => q[30]~reg0.PRESET
clrn => q[31]~reg0.PRESET
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|cla32:pcplus4
pc[0] => Add0.IN32
pc[1] => Add0.IN31
pc[2] => Add0.IN30
pc[3] => Add0.IN29
pc[4] => Add0.IN28
pc[5] => Add0.IN27
pc[6] => Add0.IN26
pc[7] => Add0.IN25
pc[8] => Add0.IN24
pc[9] => Add0.IN23
pc[10] => Add0.IN22
pc[11] => Add0.IN21
pc[12] => Add0.IN20
pc[13] => Add0.IN19
pc[14] => Add0.IN18
pc[15] => Add0.IN17
pc[16] => Add0.IN16
pc[17] => Add0.IN15
pc[18] => Add0.IN14
pc[19] => Add0.IN13
pc[20] => Add0.IN12
pc[21] => Add0.IN11
pc[22] => Add0.IN10
pc[23] => Add0.IN9
pc[24] => Add0.IN8
pc[25] => Add0.IN7
pc[26] => Add0.IN6
pc[27] => Add0.IN5
pc[28] => Add0.IN4
pc[29] => Add0.IN3
pc[30] => Add0.IN2
pc[31] => Add0.IN1
x1[0] => Add0.IN64
x1[1] => Add0.IN63
x1[2] => Add0.IN62
x1[3] => Add0.IN61
x1[4] => Add0.IN60
x1[5] => Add0.IN59
x1[6] => Add0.IN58
x1[7] => Add0.IN57
x1[8] => Add0.IN56
x1[9] => Add0.IN55
x1[10] => Add0.IN54
x1[11] => Add0.IN53
x1[12] => Add0.IN52
x1[13] => Add0.IN51
x1[14] => Add0.IN50
x1[15] => Add0.IN49
x1[16] => Add0.IN48
x1[17] => Add0.IN47
x1[18] => Add0.IN46
x1[19] => Add0.IN45
x1[20] => Add0.IN44
x1[21] => Add0.IN43
x1[22] => Add0.IN42
x1[23] => Add0.IN41
x1[24] => Add0.IN40
x1[25] => Add0.IN39
x1[26] => Add0.IN38
x1[27] => Add0.IN37
x1[28] => Add0.IN36
x1[29] => Add0.IN35
x1[30] => Add0.IN34
x1[31] => Add0.IN33
x2[0] => ~NO_FANOUT~
x2[1] => ~NO_FANOUT~
x2[2] => ~NO_FANOUT~
x2[3] => ~NO_FANOUT~
x2[4] => ~NO_FANOUT~
x2[5] => ~NO_FANOUT~
x2[6] => ~NO_FANOUT~
x2[7] => ~NO_FANOUT~
x2[8] => ~NO_FANOUT~
x2[9] => ~NO_FANOUT~
x2[10] => ~NO_FANOUT~
x2[11] => ~NO_FANOUT~
x2[12] => ~NO_FANOUT~
x2[13] => ~NO_FANOUT~
x2[14] => ~NO_FANOUT~
x2[15] => ~NO_FANOUT~
x2[16] => ~NO_FANOUT~
x2[17] => ~NO_FANOUT~
x2[18] => ~NO_FANOUT~
x2[19] => ~NO_FANOUT~
x2[20] => ~NO_FANOUT~
x2[21] => ~NO_FANOUT~
x2[22] => ~NO_FANOUT~
x2[23] => ~NO_FANOUT~
x2[24] => ~NO_FANOUT~
x2[25] => ~NO_FANOUT~
x2[26] => ~NO_FANOUT~
x2[27] => ~NO_FANOUT~
x2[28] => ~NO_FANOUT~
x2[29] => ~NO_FANOUT~
x2[30] => ~NO_FANOUT~
x2[31] => ~NO_FANOUT~
p4[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|cla32:br_adr
pc[0] => Add0.IN32
pc[1] => Add0.IN31
pc[2] => Add0.IN30
pc[3] => Add0.IN29
pc[4] => Add0.IN28
pc[5] => Add0.IN27
pc[6] => Add0.IN26
pc[7] => Add0.IN25
pc[8] => Add0.IN24
pc[9] => Add0.IN23
pc[10] => Add0.IN22
pc[11] => Add0.IN21
pc[12] => Add0.IN20
pc[13] => Add0.IN19
pc[14] => Add0.IN18
pc[15] => Add0.IN17
pc[16] => Add0.IN16
pc[17] => Add0.IN15
pc[18] => Add0.IN14
pc[19] => Add0.IN13
pc[20] => Add0.IN12
pc[21] => Add0.IN11
pc[22] => Add0.IN10
pc[23] => Add0.IN9
pc[24] => Add0.IN8
pc[25] => Add0.IN7
pc[26] => Add0.IN6
pc[27] => Add0.IN5
pc[28] => Add0.IN4
pc[29] => Add0.IN3
pc[30] => Add0.IN2
pc[31] => Add0.IN1
x1[0] => Add0.IN64
x1[1] => Add0.IN63
x1[2] => Add0.IN62
x1[3] => Add0.IN61
x1[4] => Add0.IN60
x1[5] => Add0.IN59
x1[6] => Add0.IN58
x1[7] => Add0.IN57
x1[8] => Add0.IN56
x1[9] => Add0.IN55
x1[10] => Add0.IN54
x1[11] => Add0.IN53
x1[12] => Add0.IN52
x1[13] => Add0.IN51
x1[14] => Add0.IN50
x1[15] => Add0.IN49
x1[16] => Add0.IN48
x1[17] => Add0.IN47
x1[18] => Add0.IN46
x1[19] => Add0.IN45
x1[20] => Add0.IN44
x1[21] => Add0.IN43
x1[22] => Add0.IN42
x1[23] => Add0.IN41
x1[24] => Add0.IN40
x1[25] => Add0.IN39
x1[26] => Add0.IN38
x1[27] => Add0.IN37
x1[28] => Add0.IN36
x1[29] => Add0.IN35
x1[30] => Add0.IN34
x1[31] => Add0.IN33
x2[0] => ~NO_FANOUT~
x2[1] => ~NO_FANOUT~
x2[2] => ~NO_FANOUT~
x2[3] => ~NO_FANOUT~
x2[4] => ~NO_FANOUT~
x2[5] => ~NO_FANOUT~
x2[6] => ~NO_FANOUT~
x2[7] => ~NO_FANOUT~
x2[8] => ~NO_FANOUT~
x2[9] => ~NO_FANOUT~
x2[10] => ~NO_FANOUT~
x2[11] => ~NO_FANOUT~
x2[12] => ~NO_FANOUT~
x2[13] => ~NO_FANOUT~
x2[14] => ~NO_FANOUT~
x2[15] => ~NO_FANOUT~
x2[16] => ~NO_FANOUT~
x2[17] => ~NO_FANOUT~
x2[18] => ~NO_FANOUT~
x2[19] => ~NO_FANOUT~
x2[20] => ~NO_FANOUT~
x2[21] => ~NO_FANOUT~
x2[22] => ~NO_FANOUT~
x2[23] => ~NO_FANOUT~
x2[24] => ~NO_FANOUT~
x2[25] => ~NO_FANOUT~
x2[26] => ~NO_FANOUT~
x2[27] => ~NO_FANOUT~
x2[28] => ~NO_FANOUT~
x2[29] => ~NO_FANOUT~
x2[30] => ~NO_FANOUT~
x2[31] => ~NO_FANOUT~
p4[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
p4[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|sc_cu:cu
op[0] => WideNor0.IN0
op[0] => i_ori.IN1
op[0] => comb.IN1
op[0] => comb.IN1
op[0] => i_bne.IN1
op[0] => i_lui.IN1
op[0] => comb.IN1
op[0] => i_xori.IN1
op[0] => i_andi.IN1
op[0] => i_addi.IN1
op[0] => i_beq.IN1
op[0] => i_j.IN1
op[1] => WideNor0.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[2] => WideNor0.IN2
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[3] => WideNor0.IN3
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[4] => WideNor0.IN4
op[4] => comb.IN0
op[4] => comb.IN0
op[5] => WideNor0.IN5
op[5] => comb.IN1
op[5] => comb.IN1
func[0] => i_or.IN1
func[0] => comb.IN1
func[0] => i_srl.IN1
func[0] => i_sll.IN1
func[0] => i_xor.IN1
func[0] => i_and.IN1
func[0] => i_sub.IN1
func[0] => i_add.IN1
func[0] => i_jr.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[4] => comb.IN1
func[4] => comb.IN1
func[5] => comb.IN1
func[5] => comb.IN1
z => pcsource.IN1
z => pcsource.IN1
wmem <= comb.DB_MAX_OUTPUT_PORT_TYPE
wreg <= wreg.DB_MAX_OUTPUT_PORT_TYPE
regrt <= regrt.DB_MAX_OUTPUT_PORT_TYPE
m2reg <= comb.DB_MAX_OUTPUT_PORT_TYPE
aluc[0] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[1] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[2] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shift <= shift.DB_MAX_OUTPUT_PORT_TYPE
aluimm <= aluimm.DB_MAX_OUTPUT_PORT_TYPE
pcsource[0] <= pcsource.DB_MAX_OUTPUT_PORT_TYPE
pcsource[1] <= pcsource.DB_MAX_OUTPUT_PORT_TYPE
jal <= comb.DB_MAX_OUTPUT_PORT_TYPE
sext <= sext.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|mux2x32:alu_b
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|mux2x32:alu_a
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|mux2x32:result
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|mux2x32:link
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|mux2x5:reg_wn
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|mux4x32:nextpc
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|regfile:rf
rna[0] => Mux0.IN5
rna[0] => Mux1.IN5
rna[0] => Mux2.IN5
rna[0] => Mux3.IN5
rna[0] => Mux4.IN5
rna[0] => Mux5.IN5
rna[0] => Mux6.IN5
rna[0] => Mux7.IN5
rna[0] => Mux8.IN5
rna[0] => Mux9.IN5
rna[0] => Mux10.IN5
rna[0] => Mux11.IN5
rna[0] => Mux12.IN5
rna[0] => Mux13.IN5
rna[0] => Mux14.IN5
rna[0] => Mux15.IN5
rna[0] => Mux16.IN5
rna[0] => Mux17.IN5
rna[0] => Mux18.IN5
rna[0] => Mux19.IN5
rna[0] => Mux20.IN5
rna[0] => Mux21.IN5
rna[0] => Mux22.IN5
rna[0] => Mux23.IN5
rna[0] => Mux24.IN5
rna[0] => Mux25.IN5
rna[0] => Mux26.IN5
rna[0] => Mux27.IN5
rna[0] => Mux28.IN5
rna[0] => Mux29.IN5
rna[0] => Mux30.IN5
rna[0] => Mux31.IN5
rna[0] => Equal0.IN31
rna[1] => Mux0.IN4
rna[1] => Mux1.IN4
rna[1] => Mux2.IN4
rna[1] => Mux3.IN4
rna[1] => Mux4.IN4
rna[1] => Mux5.IN4
rna[1] => Mux6.IN4
rna[1] => Mux7.IN4
rna[1] => Mux8.IN4
rna[1] => Mux9.IN4
rna[1] => Mux10.IN4
rna[1] => Mux11.IN4
rna[1] => Mux12.IN4
rna[1] => Mux13.IN4
rna[1] => Mux14.IN4
rna[1] => Mux15.IN4
rna[1] => Mux16.IN4
rna[1] => Mux17.IN4
rna[1] => Mux18.IN4
rna[1] => Mux19.IN4
rna[1] => Mux20.IN4
rna[1] => Mux21.IN4
rna[1] => Mux22.IN4
rna[1] => Mux23.IN4
rna[1] => Mux24.IN4
rna[1] => Mux25.IN4
rna[1] => Mux26.IN4
rna[1] => Mux27.IN4
rna[1] => Mux28.IN4
rna[1] => Mux29.IN4
rna[1] => Mux30.IN4
rna[1] => Mux31.IN4
rna[1] => Equal0.IN30
rna[2] => Mux0.IN3
rna[2] => Mux1.IN3
rna[2] => Mux2.IN3
rna[2] => Mux3.IN3
rna[2] => Mux4.IN3
rna[2] => Mux5.IN3
rna[2] => Mux6.IN3
rna[2] => Mux7.IN3
rna[2] => Mux8.IN3
rna[2] => Mux9.IN3
rna[2] => Mux10.IN3
rna[2] => Mux11.IN3
rna[2] => Mux12.IN3
rna[2] => Mux13.IN3
rna[2] => Mux14.IN3
rna[2] => Mux15.IN3
rna[2] => Mux16.IN3
rna[2] => Mux17.IN3
rna[2] => Mux18.IN3
rna[2] => Mux19.IN3
rna[2] => Mux20.IN3
rna[2] => Mux21.IN3
rna[2] => Mux22.IN3
rna[2] => Mux23.IN3
rna[2] => Mux24.IN3
rna[2] => Mux25.IN3
rna[2] => Mux26.IN3
rna[2] => Mux27.IN3
rna[2] => Mux28.IN3
rna[2] => Mux29.IN3
rna[2] => Mux30.IN3
rna[2] => Mux31.IN3
rna[2] => Equal0.IN29
rna[3] => Mux0.IN2
rna[3] => Mux1.IN2
rna[3] => Mux2.IN2
rna[3] => Mux3.IN2
rna[3] => Mux4.IN2
rna[3] => Mux5.IN2
rna[3] => Mux6.IN2
rna[3] => Mux7.IN2
rna[3] => Mux8.IN2
rna[3] => Mux9.IN2
rna[3] => Mux10.IN2
rna[3] => Mux11.IN2
rna[3] => Mux12.IN2
rna[3] => Mux13.IN2
rna[3] => Mux14.IN2
rna[3] => Mux15.IN2
rna[3] => Mux16.IN2
rna[3] => Mux17.IN2
rna[3] => Mux18.IN2
rna[3] => Mux19.IN2
rna[3] => Mux20.IN2
rna[3] => Mux21.IN2
rna[3] => Mux22.IN2
rna[3] => Mux23.IN2
rna[3] => Mux24.IN2
rna[3] => Mux25.IN2
rna[3] => Mux26.IN2
rna[3] => Mux27.IN2
rna[3] => Mux28.IN2
rna[3] => Mux29.IN2
rna[3] => Mux30.IN2
rna[3] => Mux31.IN2
rna[3] => Equal0.IN28
rna[4] => Mux0.IN1
rna[4] => Mux1.IN1
rna[4] => Mux2.IN1
rna[4] => Mux3.IN1
rna[4] => Mux4.IN1
rna[4] => Mux5.IN1
rna[4] => Mux6.IN1
rna[4] => Mux7.IN1
rna[4] => Mux8.IN1
rna[4] => Mux9.IN1
rna[4] => Mux10.IN1
rna[4] => Mux11.IN1
rna[4] => Mux12.IN1
rna[4] => Mux13.IN1
rna[4] => Mux14.IN1
rna[4] => Mux15.IN1
rna[4] => Mux16.IN1
rna[4] => Mux17.IN1
rna[4] => Mux18.IN1
rna[4] => Mux19.IN1
rna[4] => Mux20.IN1
rna[4] => Mux21.IN1
rna[4] => Mux22.IN1
rna[4] => Mux23.IN1
rna[4] => Mux24.IN1
rna[4] => Mux25.IN1
rna[4] => Mux26.IN1
rna[4] => Mux27.IN1
rna[4] => Mux28.IN1
rna[4] => Mux29.IN1
rna[4] => Mux30.IN1
rna[4] => Mux31.IN1
rna[4] => Equal0.IN27
rnb[0] => Mux32.IN5
rnb[0] => Mux33.IN5
rnb[0] => Mux34.IN5
rnb[0] => Mux35.IN5
rnb[0] => Mux36.IN5
rnb[0] => Mux37.IN5
rnb[0] => Mux38.IN5
rnb[0] => Mux39.IN5
rnb[0] => Mux40.IN5
rnb[0] => Mux41.IN5
rnb[0] => Mux42.IN5
rnb[0] => Mux43.IN5
rnb[0] => Mux44.IN5
rnb[0] => Mux45.IN5
rnb[0] => Mux46.IN5
rnb[0] => Mux47.IN5
rnb[0] => Mux48.IN5
rnb[0] => Mux49.IN5
rnb[0] => Mux50.IN5
rnb[0] => Mux51.IN5
rnb[0] => Mux52.IN5
rnb[0] => Mux53.IN5
rnb[0] => Mux54.IN5
rnb[0] => Mux55.IN5
rnb[0] => Mux56.IN5
rnb[0] => Mux57.IN5
rnb[0] => Mux58.IN5
rnb[0] => Mux59.IN5
rnb[0] => Mux60.IN5
rnb[0] => Mux61.IN5
rnb[0] => Mux62.IN5
rnb[0] => Mux63.IN5
rnb[0] => Equal1.IN31
rnb[1] => Mux32.IN4
rnb[1] => Mux33.IN4
rnb[1] => Mux34.IN4
rnb[1] => Mux35.IN4
rnb[1] => Mux36.IN4
rnb[1] => Mux37.IN4
rnb[1] => Mux38.IN4
rnb[1] => Mux39.IN4
rnb[1] => Mux40.IN4
rnb[1] => Mux41.IN4
rnb[1] => Mux42.IN4
rnb[1] => Mux43.IN4
rnb[1] => Mux44.IN4
rnb[1] => Mux45.IN4
rnb[1] => Mux46.IN4
rnb[1] => Mux47.IN4
rnb[1] => Mux48.IN4
rnb[1] => Mux49.IN4
rnb[1] => Mux50.IN4
rnb[1] => Mux51.IN4
rnb[1] => Mux52.IN4
rnb[1] => Mux53.IN4
rnb[1] => Mux54.IN4
rnb[1] => Mux55.IN4
rnb[1] => Mux56.IN4
rnb[1] => Mux57.IN4
rnb[1] => Mux58.IN4
rnb[1] => Mux59.IN4
rnb[1] => Mux60.IN4
rnb[1] => Mux61.IN4
rnb[1] => Mux62.IN4
rnb[1] => Mux63.IN4
rnb[1] => Equal1.IN30
rnb[2] => Mux32.IN3
rnb[2] => Mux33.IN3
rnb[2] => Mux34.IN3
rnb[2] => Mux35.IN3
rnb[2] => Mux36.IN3
rnb[2] => Mux37.IN3
rnb[2] => Mux38.IN3
rnb[2] => Mux39.IN3
rnb[2] => Mux40.IN3
rnb[2] => Mux41.IN3
rnb[2] => Mux42.IN3
rnb[2] => Mux43.IN3
rnb[2] => Mux44.IN3
rnb[2] => Mux45.IN3
rnb[2] => Mux46.IN3
rnb[2] => Mux47.IN3
rnb[2] => Mux48.IN3
rnb[2] => Mux49.IN3
rnb[2] => Mux50.IN3
rnb[2] => Mux51.IN3
rnb[2] => Mux52.IN3
rnb[2] => Mux53.IN3
rnb[2] => Mux54.IN3
rnb[2] => Mux55.IN3
rnb[2] => Mux56.IN3
rnb[2] => Mux57.IN3
rnb[2] => Mux58.IN3
rnb[2] => Mux59.IN3
rnb[2] => Mux60.IN3
rnb[2] => Mux61.IN3
rnb[2] => Mux62.IN3
rnb[2] => Mux63.IN3
rnb[2] => Equal1.IN29
rnb[3] => Mux32.IN2
rnb[3] => Mux33.IN2
rnb[3] => Mux34.IN2
rnb[3] => Mux35.IN2
rnb[3] => Mux36.IN2
rnb[3] => Mux37.IN2
rnb[3] => Mux38.IN2
rnb[3] => Mux39.IN2
rnb[3] => Mux40.IN2
rnb[3] => Mux41.IN2
rnb[3] => Mux42.IN2
rnb[3] => Mux43.IN2
rnb[3] => Mux44.IN2
rnb[3] => Mux45.IN2
rnb[3] => Mux46.IN2
rnb[3] => Mux47.IN2
rnb[3] => Mux48.IN2
rnb[3] => Mux49.IN2
rnb[3] => Mux50.IN2
rnb[3] => Mux51.IN2
rnb[3] => Mux52.IN2
rnb[3] => Mux53.IN2
rnb[3] => Mux54.IN2
rnb[3] => Mux55.IN2
rnb[3] => Mux56.IN2
rnb[3] => Mux57.IN2
rnb[3] => Mux58.IN2
rnb[3] => Mux59.IN2
rnb[3] => Mux60.IN2
rnb[3] => Mux61.IN2
rnb[3] => Mux62.IN2
rnb[3] => Mux63.IN2
rnb[3] => Equal1.IN28
rnb[4] => Mux32.IN1
rnb[4] => Mux33.IN1
rnb[4] => Mux34.IN1
rnb[4] => Mux35.IN1
rnb[4] => Mux36.IN1
rnb[4] => Mux37.IN1
rnb[4] => Mux38.IN1
rnb[4] => Mux39.IN1
rnb[4] => Mux40.IN1
rnb[4] => Mux41.IN1
rnb[4] => Mux42.IN1
rnb[4] => Mux43.IN1
rnb[4] => Mux44.IN1
rnb[4] => Mux45.IN1
rnb[4] => Mux46.IN1
rnb[4] => Mux47.IN1
rnb[4] => Mux48.IN1
rnb[4] => Mux49.IN1
rnb[4] => Mux50.IN1
rnb[4] => Mux51.IN1
rnb[4] => Mux52.IN1
rnb[4] => Mux53.IN1
rnb[4] => Mux54.IN1
rnb[4] => Mux55.IN1
rnb[4] => Mux56.IN1
rnb[4] => Mux57.IN1
rnb[4] => Mux58.IN1
rnb[4] => Mux59.IN1
rnb[4] => Mux60.IN1
rnb[4] => Mux61.IN1
rnb[4] => Mux62.IN1
rnb[4] => Mux63.IN1
rnb[4] => Equal1.IN27
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
wn[0] => Decoder0.IN4
wn[0] => Equal2.IN31
wn[1] => Decoder0.IN3
wn[1] => Equal2.IN30
wn[2] => Decoder0.IN2
wn[2] => Equal2.IN29
wn[3] => Decoder0.IN1
wn[3] => Equal2.IN28
wn[4] => Decoder0.IN0
wn[4] => Equal2.IN27
we => always0.IN1
clk => register[31][0].CLK
clk => register[31][1].CLK
clk => register[31][2].CLK
clk => register[31][3].CLK
clk => register[31][4].CLK
clk => register[31][5].CLK
clk => register[31][6].CLK
clk => register[31][7].CLK
clk => register[31][8].CLK
clk => register[31][9].CLK
clk => register[31][10].CLK
clk => register[31][11].CLK
clk => register[31][12].CLK
clk => register[31][13].CLK
clk => register[31][14].CLK
clk => register[31][15].CLK
clk => register[31][16].CLK
clk => register[31][17].CLK
clk => register[31][18].CLK
clk => register[31][19].CLK
clk => register[31][20].CLK
clk => register[31][21].CLK
clk => register[31][22].CLK
clk => register[31][23].CLK
clk => register[31][24].CLK
clk => register[31][25].CLK
clk => register[31][26].CLK
clk => register[31][27].CLK
clk => register[31][28].CLK
clk => register[31][29].CLK
clk => register[31][30].CLK
clk => register[31][31].CLK
clk => register[30][0].CLK
clk => register[30][1].CLK
clk => register[30][2].CLK
clk => register[30][3].CLK
clk => register[30][4].CLK
clk => register[30][5].CLK
clk => register[30][6].CLK
clk => register[30][7].CLK
clk => register[30][8].CLK
clk => register[30][9].CLK
clk => register[30][10].CLK
clk => register[30][11].CLK
clk => register[30][12].CLK
clk => register[30][13].CLK
clk => register[30][14].CLK
clk => register[30][15].CLK
clk => register[30][16].CLK
clk => register[30][17].CLK
clk => register[30][18].CLK
clk => register[30][19].CLK
clk => register[30][20].CLK
clk => register[30][21].CLK
clk => register[30][22].CLK
clk => register[30][23].CLK
clk => register[30][24].CLK
clk => register[30][25].CLK
clk => register[30][26].CLK
clk => register[30][27].CLK
clk => register[30][28].CLK
clk => register[30][29].CLK
clk => register[30][30].CLK
clk => register[30][31].CLK
clk => register[29][0].CLK
clk => register[29][1].CLK
clk => register[29][2].CLK
clk => register[29][3].CLK
clk => register[29][4].CLK
clk => register[29][5].CLK
clk => register[29][6].CLK
clk => register[29][7].CLK
clk => register[29][8].CLK
clk => register[29][9].CLK
clk => register[29][10].CLK
clk => register[29][11].CLK
clk => register[29][12].CLK
clk => register[29][13].CLK
clk => register[29][14].CLK
clk => register[29][15].CLK
clk => register[29][16].CLK
clk => register[29][17].CLK
clk => register[29][18].CLK
clk => register[29][19].CLK
clk => register[29][20].CLK
clk => register[29][21].CLK
clk => register[29][22].CLK
clk => register[29][23].CLK
clk => register[29][24].CLK
clk => register[29][25].CLK
clk => register[29][26].CLK
clk => register[29][27].CLK
clk => register[29][28].CLK
clk => register[29][29].CLK
clk => register[29][30].CLK
clk => register[29][31].CLK
clk => register[28][0].CLK
clk => register[28][1].CLK
clk => register[28][2].CLK
clk => register[28][3].CLK
clk => register[28][4].CLK
clk => register[28][5].CLK
clk => register[28][6].CLK
clk => register[28][7].CLK
clk => register[28][8].CLK
clk => register[28][9].CLK
clk => register[28][10].CLK
clk => register[28][11].CLK
clk => register[28][12].CLK
clk => register[28][13].CLK
clk => register[28][14].CLK
clk => register[28][15].CLK
clk => register[28][16].CLK
clk => register[28][17].CLK
clk => register[28][18].CLK
clk => register[28][19].CLK
clk => register[28][20].CLK
clk => register[28][21].CLK
clk => register[28][22].CLK
clk => register[28][23].CLK
clk => register[28][24].CLK
clk => register[28][25].CLK
clk => register[28][26].CLK
clk => register[28][27].CLK
clk => register[28][28].CLK
clk => register[28][29].CLK
clk => register[28][30].CLK
clk => register[28][31].CLK
clk => register[27][0].CLK
clk => register[27][1].CLK
clk => register[27][2].CLK
clk => register[27][3].CLK
clk => register[27][4].CLK
clk => register[27][5].CLK
clk => register[27][6].CLK
clk => register[27][7].CLK
clk => register[27][8].CLK
clk => register[27][9].CLK
clk => register[27][10].CLK
clk => register[27][11].CLK
clk => register[27][12].CLK
clk => register[27][13].CLK
clk => register[27][14].CLK
clk => register[27][15].CLK
clk => register[27][16].CLK
clk => register[27][17].CLK
clk => register[27][18].CLK
clk => register[27][19].CLK
clk => register[27][20].CLK
clk => register[27][21].CLK
clk => register[27][22].CLK
clk => register[27][23].CLK
clk => register[27][24].CLK
clk => register[27][25].CLK
clk => register[27][26].CLK
clk => register[27][27].CLK
clk => register[27][28].CLK
clk => register[27][29].CLK
clk => register[27][30].CLK
clk => register[27][31].CLK
clk => register[26][0].CLK
clk => register[26][1].CLK
clk => register[26][2].CLK
clk => register[26][3].CLK
clk => register[26][4].CLK
clk => register[26][5].CLK
clk => register[26][6].CLK
clk => register[26][7].CLK
clk => register[26][8].CLK
clk => register[26][9].CLK
clk => register[26][10].CLK
clk => register[26][11].CLK
clk => register[26][12].CLK
clk => register[26][13].CLK
clk => register[26][14].CLK
clk => register[26][15].CLK
clk => register[26][16].CLK
clk => register[26][17].CLK
clk => register[26][18].CLK
clk => register[26][19].CLK
clk => register[26][20].CLK
clk => register[26][21].CLK
clk => register[26][22].CLK
clk => register[26][23].CLK
clk => register[26][24].CLK
clk => register[26][25].CLK
clk => register[26][26].CLK
clk => register[26][27].CLK
clk => register[26][28].CLK
clk => register[26][29].CLK
clk => register[26][30].CLK
clk => register[26][31].CLK
clk => register[25][0].CLK
clk => register[25][1].CLK
clk => register[25][2].CLK
clk => register[25][3].CLK
clk => register[25][4].CLK
clk => register[25][5].CLK
clk => register[25][6].CLK
clk => register[25][7].CLK
clk => register[25][8].CLK
clk => register[25][9].CLK
clk => register[25][10].CLK
clk => register[25][11].CLK
clk => register[25][12].CLK
clk => register[25][13].CLK
clk => register[25][14].CLK
clk => register[25][15].CLK
clk => register[25][16].CLK
clk => register[25][17].CLK
clk => register[25][18].CLK
clk => register[25][19].CLK
clk => register[25][20].CLK
clk => register[25][21].CLK
clk => register[25][22].CLK
clk => register[25][23].CLK
clk => register[25][24].CLK
clk => register[25][25].CLK
clk => register[25][26].CLK
clk => register[25][27].CLK
clk => register[25][28].CLK
clk => register[25][29].CLK
clk => register[25][30].CLK
clk => register[25][31].CLK
clk => register[24][0].CLK
clk => register[24][1].CLK
clk => register[24][2].CLK
clk => register[24][3].CLK
clk => register[24][4].CLK
clk => register[24][5].CLK
clk => register[24][6].CLK
clk => register[24][7].CLK
clk => register[24][8].CLK
clk => register[24][9].CLK
clk => register[24][10].CLK
clk => register[24][11].CLK
clk => register[24][12].CLK
clk => register[24][13].CLK
clk => register[24][14].CLK
clk => register[24][15].CLK
clk => register[24][16].CLK
clk => register[24][17].CLK
clk => register[24][18].CLK
clk => register[24][19].CLK
clk => register[24][20].CLK
clk => register[24][21].CLK
clk => register[24][22].CLK
clk => register[24][23].CLK
clk => register[24][24].CLK
clk => register[24][25].CLK
clk => register[24][26].CLK
clk => register[24][27].CLK
clk => register[24][28].CLK
clk => register[24][29].CLK
clk => register[24][30].CLK
clk => register[24][31].CLK
clk => register[23][0].CLK
clk => register[23][1].CLK
clk => register[23][2].CLK
clk => register[23][3].CLK
clk => register[23][4].CLK
clk => register[23][5].CLK
clk => register[23][6].CLK
clk => register[23][7].CLK
clk => register[23][8].CLK
clk => register[23][9].CLK
clk => register[23][10].CLK
clk => register[23][11].CLK
clk => register[23][12].CLK
clk => register[23][13].CLK
clk => register[23][14].CLK
clk => register[23][15].CLK
clk => register[23][16].CLK
clk => register[23][17].CLK
clk => register[23][18].CLK
clk => register[23][19].CLK
clk => register[23][20].CLK
clk => register[23][21].CLK
clk => register[23][22].CLK
clk => register[23][23].CLK
clk => register[23][24].CLK
clk => register[23][25].CLK
clk => register[23][26].CLK
clk => register[23][27].CLK
clk => register[23][28].CLK
clk => register[23][29].CLK
clk => register[23][30].CLK
clk => register[23][31].CLK
clk => register[22][0].CLK
clk => register[22][1].CLK
clk => register[22][2].CLK
clk => register[22][3].CLK
clk => register[22][4].CLK
clk => register[22][5].CLK
clk => register[22][6].CLK
clk => register[22][7].CLK
clk => register[22][8].CLK
clk => register[22][9].CLK
clk => register[22][10].CLK
clk => register[22][11].CLK
clk => register[22][12].CLK
clk => register[22][13].CLK
clk => register[22][14].CLK
clk => register[22][15].CLK
clk => register[22][16].CLK
clk => register[22][17].CLK
clk => register[22][18].CLK
clk => register[22][19].CLK
clk => register[22][20].CLK
clk => register[22][21].CLK
clk => register[22][22].CLK
clk => register[22][23].CLK
clk => register[22][24].CLK
clk => register[22][25].CLK
clk => register[22][26].CLK
clk => register[22][27].CLK
clk => register[22][28].CLK
clk => register[22][29].CLK
clk => register[22][30].CLK
clk => register[22][31].CLK
clk => register[21][0].CLK
clk => register[21][1].CLK
clk => register[21][2].CLK
clk => register[21][3].CLK
clk => register[21][4].CLK
clk => register[21][5].CLK
clk => register[21][6].CLK
clk => register[21][7].CLK
clk => register[21][8].CLK
clk => register[21][9].CLK
clk => register[21][10].CLK
clk => register[21][11].CLK
clk => register[21][12].CLK
clk => register[21][13].CLK
clk => register[21][14].CLK
clk => register[21][15].CLK
clk => register[21][16].CLK
clk => register[21][17].CLK
clk => register[21][18].CLK
clk => register[21][19].CLK
clk => register[21][20].CLK
clk => register[21][21].CLK
clk => register[21][22].CLK
clk => register[21][23].CLK
clk => register[21][24].CLK
clk => register[21][25].CLK
clk => register[21][26].CLK
clk => register[21][27].CLK
clk => register[21][28].CLK
clk => register[21][29].CLK
clk => register[21][30].CLK
clk => register[21][31].CLK
clk => register[20][0].CLK
clk => register[20][1].CLK
clk => register[20][2].CLK
clk => register[20][3].CLK
clk => register[20][4].CLK
clk => register[20][5].CLK
clk => register[20][6].CLK
clk => register[20][7].CLK
clk => register[20][8].CLK
clk => register[20][9].CLK
clk => register[20][10].CLK
clk => register[20][11].CLK
clk => register[20][12].CLK
clk => register[20][13].CLK
clk => register[20][14].CLK
clk => register[20][15].CLK
clk => register[20][16].CLK
clk => register[20][17].CLK
clk => register[20][18].CLK
clk => register[20][19].CLK
clk => register[20][20].CLK
clk => register[20][21].CLK
clk => register[20][22].CLK
clk => register[20][23].CLK
clk => register[20][24].CLK
clk => register[20][25].CLK
clk => register[20][26].CLK
clk => register[20][27].CLK
clk => register[20][28].CLK
clk => register[20][29].CLK
clk => register[20][30].CLK
clk => register[20][31].CLK
clk => register[19][0].CLK
clk => register[19][1].CLK
clk => register[19][2].CLK
clk => register[19][3].CLK
clk => register[19][4].CLK
clk => register[19][5].CLK
clk => register[19][6].CLK
clk => register[19][7].CLK
clk => register[19][8].CLK
clk => register[19][9].CLK
clk => register[19][10].CLK
clk => register[19][11].CLK
clk => register[19][12].CLK
clk => register[19][13].CLK
clk => register[19][14].CLK
clk => register[19][15].CLK
clk => register[19][16].CLK
clk => register[19][17].CLK
clk => register[19][18].CLK
clk => register[19][19].CLK
clk => register[19][20].CLK
clk => register[19][21].CLK
clk => register[19][22].CLK
clk => register[19][23].CLK
clk => register[19][24].CLK
clk => register[19][25].CLK
clk => register[19][26].CLK
clk => register[19][27].CLK
clk => register[19][28].CLK
clk => register[19][29].CLK
clk => register[19][30].CLK
clk => register[19][31].CLK
clk => register[18][0].CLK
clk => register[18][1].CLK
clk => register[18][2].CLK
clk => register[18][3].CLK
clk => register[18][4].CLK
clk => register[18][5].CLK
clk => register[18][6].CLK
clk => register[18][7].CLK
clk => register[18][8].CLK
clk => register[18][9].CLK
clk => register[18][10].CLK
clk => register[18][11].CLK
clk => register[18][12].CLK
clk => register[18][13].CLK
clk => register[18][14].CLK
clk => register[18][15].CLK
clk => register[18][16].CLK
clk => register[18][17].CLK
clk => register[18][18].CLK
clk => register[18][19].CLK
clk => register[18][20].CLK
clk => register[18][21].CLK
clk => register[18][22].CLK
clk => register[18][23].CLK
clk => register[18][24].CLK
clk => register[18][25].CLK
clk => register[18][26].CLK
clk => register[18][27].CLK
clk => register[18][28].CLK
clk => register[18][29].CLK
clk => register[18][30].CLK
clk => register[18][31].CLK
clk => register[17][0].CLK
clk => register[17][1].CLK
clk => register[17][2].CLK
clk => register[17][3].CLK
clk => register[17][4].CLK
clk => register[17][5].CLK
clk => register[17][6].CLK
clk => register[17][7].CLK
clk => register[17][8].CLK
clk => register[17][9].CLK
clk => register[17][10].CLK
clk => register[17][11].CLK
clk => register[17][12].CLK
clk => register[17][13].CLK
clk => register[17][14].CLK
clk => register[17][15].CLK
clk => register[17][16].CLK
clk => register[17][17].CLK
clk => register[17][18].CLK
clk => register[17][19].CLK
clk => register[17][20].CLK
clk => register[17][21].CLK
clk => register[17][22].CLK
clk => register[17][23].CLK
clk => register[17][24].CLK
clk => register[17][25].CLK
clk => register[17][26].CLK
clk => register[17][27].CLK
clk => register[17][28].CLK
clk => register[17][29].CLK
clk => register[17][30].CLK
clk => register[17][31].CLK
clk => register[16][0].CLK
clk => register[16][1].CLK
clk => register[16][2].CLK
clk => register[16][3].CLK
clk => register[16][4].CLK
clk => register[16][5].CLK
clk => register[16][6].CLK
clk => register[16][7].CLK
clk => register[16][8].CLK
clk => register[16][9].CLK
clk => register[16][10].CLK
clk => register[16][11].CLK
clk => register[16][12].CLK
clk => register[16][13].CLK
clk => register[16][14].CLK
clk => register[16][15].CLK
clk => register[16][16].CLK
clk => register[16][17].CLK
clk => register[16][18].CLK
clk => register[16][19].CLK
clk => register[16][20].CLK
clk => register[16][21].CLK
clk => register[16][22].CLK
clk => register[16][23].CLK
clk => register[16][24].CLK
clk => register[16][25].CLK
clk => register[16][26].CLK
clk => register[16][27].CLK
clk => register[16][28].CLK
clk => register[16][29].CLK
clk => register[16][30].CLK
clk => register[16][31].CLK
clk => register[15][0].CLK
clk => register[15][1].CLK
clk => register[15][2].CLK
clk => register[15][3].CLK
clk => register[15][4].CLK
clk => register[15][5].CLK
clk => register[15][6].CLK
clk => register[15][7].CLK
clk => register[15][8].CLK
clk => register[15][9].CLK
clk => register[15][10].CLK
clk => register[15][11].CLK
clk => register[15][12].CLK
clk => register[15][13].CLK
clk => register[15][14].CLK
clk => register[15][15].CLK
clk => register[15][16].CLK
clk => register[15][17].CLK
clk => register[15][18].CLK
clk => register[15][19].CLK
clk => register[15][20].CLK
clk => register[15][21].CLK
clk => register[15][22].CLK
clk => register[15][23].CLK
clk => register[15][24].CLK
clk => register[15][25].CLK
clk => register[15][26].CLK
clk => register[15][27].CLK
clk => register[15][28].CLK
clk => register[15][29].CLK
clk => register[15][30].CLK
clk => register[15][31].CLK
clk => register[14][0].CLK
clk => register[14][1].CLK
clk => register[14][2].CLK
clk => register[14][3].CLK
clk => register[14][4].CLK
clk => register[14][5].CLK
clk => register[14][6].CLK
clk => register[14][7].CLK
clk => register[14][8].CLK
clk => register[14][9].CLK
clk => register[14][10].CLK
clk => register[14][11].CLK
clk => register[14][12].CLK
clk => register[14][13].CLK
clk => register[14][14].CLK
clk => register[14][15].CLK
clk => register[14][16].CLK
clk => register[14][17].CLK
clk => register[14][18].CLK
clk => register[14][19].CLK
clk => register[14][20].CLK
clk => register[14][21].CLK
clk => register[14][22].CLK
clk => register[14][23].CLK
clk => register[14][24].CLK
clk => register[14][25].CLK
clk => register[14][26].CLK
clk => register[14][27].CLK
clk => register[14][28].CLK
clk => register[14][29].CLK
clk => register[14][30].CLK
clk => register[14][31].CLK
clk => register[13][0].CLK
clk => register[13][1].CLK
clk => register[13][2].CLK
clk => register[13][3].CLK
clk => register[13][4].CLK
clk => register[13][5].CLK
clk => register[13][6].CLK
clk => register[13][7].CLK
clk => register[13][8].CLK
clk => register[13][9].CLK
clk => register[13][10].CLK
clk => register[13][11].CLK
clk => register[13][12].CLK
clk => register[13][13].CLK
clk => register[13][14].CLK
clk => register[13][15].CLK
clk => register[13][16].CLK
clk => register[13][17].CLK
clk => register[13][18].CLK
clk => register[13][19].CLK
clk => register[13][20].CLK
clk => register[13][21].CLK
clk => register[13][22].CLK
clk => register[13][23].CLK
clk => register[13][24].CLK
clk => register[13][25].CLK
clk => register[13][26].CLK
clk => register[13][27].CLK
clk => register[13][28].CLK
clk => register[13][29].CLK
clk => register[13][30].CLK
clk => register[13][31].CLK
clk => register[12][0].CLK
clk => register[12][1].CLK
clk => register[12][2].CLK
clk => register[12][3].CLK
clk => register[12][4].CLK
clk => register[12][5].CLK
clk => register[12][6].CLK
clk => register[12][7].CLK
clk => register[12][8].CLK
clk => register[12][9].CLK
clk => register[12][10].CLK
clk => register[12][11].CLK
clk => register[12][12].CLK
clk => register[12][13].CLK
clk => register[12][14].CLK
clk => register[12][15].CLK
clk => register[12][16].CLK
clk => register[12][17].CLK
clk => register[12][18].CLK
clk => register[12][19].CLK
clk => register[12][20].CLK
clk => register[12][21].CLK
clk => register[12][22].CLK
clk => register[12][23].CLK
clk => register[12][24].CLK
clk => register[12][25].CLK
clk => register[12][26].CLK
clk => register[12][27].CLK
clk => register[12][28].CLK
clk => register[12][29].CLK
clk => register[12][30].CLK
clk => register[12][31].CLK
clk => register[11][0].CLK
clk => register[11][1].CLK
clk => register[11][2].CLK
clk => register[11][3].CLK
clk => register[11][4].CLK
clk => register[11][5].CLK
clk => register[11][6].CLK
clk => register[11][7].CLK
clk => register[11][8].CLK
clk => register[11][9].CLK
clk => register[11][10].CLK
clk => register[11][11].CLK
clk => register[11][12].CLK
clk => register[11][13].CLK
clk => register[11][14].CLK
clk => register[11][15].CLK
clk => register[11][16].CLK
clk => register[11][17].CLK
clk => register[11][18].CLK
clk => register[11][19].CLK
clk => register[11][20].CLK
clk => register[11][21].CLK
clk => register[11][22].CLK
clk => register[11][23].CLK
clk => register[11][24].CLK
clk => register[11][25].CLK
clk => register[11][26].CLK
clk => register[11][27].CLK
clk => register[11][28].CLK
clk => register[11][29].CLK
clk => register[11][30].CLK
clk => register[11][31].CLK
clk => register[10][0].CLK
clk => register[10][1].CLK
clk => register[10][2].CLK
clk => register[10][3].CLK
clk => register[10][4].CLK
clk => register[10][5].CLK
clk => register[10][6].CLK
clk => register[10][7].CLK
clk => register[10][8].CLK
clk => register[10][9].CLK
clk => register[10][10].CLK
clk => register[10][11].CLK
clk => register[10][12].CLK
clk => register[10][13].CLK
clk => register[10][14].CLK
clk => register[10][15].CLK
clk => register[10][16].CLK
clk => register[10][17].CLK
clk => register[10][18].CLK
clk => register[10][19].CLK
clk => register[10][20].CLK
clk => register[10][21].CLK
clk => register[10][22].CLK
clk => register[10][23].CLK
clk => register[10][24].CLK
clk => register[10][25].CLK
clk => register[10][26].CLK
clk => register[10][27].CLK
clk => register[10][28].CLK
clk => register[10][29].CLK
clk => register[10][30].CLK
clk => register[10][31].CLK
clk => register[9][0].CLK
clk => register[9][1].CLK
clk => register[9][2].CLK
clk => register[9][3].CLK
clk => register[9][4].CLK
clk => register[9][5].CLK
clk => register[9][6].CLK
clk => register[9][7].CLK
clk => register[9][8].CLK
clk => register[9][9].CLK
clk => register[9][10].CLK
clk => register[9][11].CLK
clk => register[9][12].CLK
clk => register[9][13].CLK
clk => register[9][14].CLK
clk => register[9][15].CLK
clk => register[9][16].CLK
clk => register[9][17].CLK
clk => register[9][18].CLK
clk => register[9][19].CLK
clk => register[9][20].CLK
clk => register[9][21].CLK
clk => register[9][22].CLK
clk => register[9][23].CLK
clk => register[9][24].CLK
clk => register[9][25].CLK
clk => register[9][26].CLK
clk => register[9][27].CLK
clk => register[9][28].CLK
clk => register[9][29].CLK
clk => register[9][30].CLK
clk => register[9][31].CLK
clk => register[8][0].CLK
clk => register[8][1].CLK
clk => register[8][2].CLK
clk => register[8][3].CLK
clk => register[8][4].CLK
clk => register[8][5].CLK
clk => register[8][6].CLK
clk => register[8][7].CLK
clk => register[8][8].CLK
clk => register[8][9].CLK
clk => register[8][10].CLK
clk => register[8][11].CLK
clk => register[8][12].CLK
clk => register[8][13].CLK
clk => register[8][14].CLK
clk => register[8][15].CLK
clk => register[8][16].CLK
clk => register[8][17].CLK
clk => register[8][18].CLK
clk => register[8][19].CLK
clk => register[8][20].CLK
clk => register[8][21].CLK
clk => register[8][22].CLK
clk => register[8][23].CLK
clk => register[8][24].CLK
clk => register[8][25].CLK
clk => register[8][26].CLK
clk => register[8][27].CLK
clk => register[8][28].CLK
clk => register[8][29].CLK
clk => register[8][30].CLK
clk => register[8][31].CLK
clk => register[7][0].CLK
clk => register[7][1].CLK
clk => register[7][2].CLK
clk => register[7][3].CLK
clk => register[7][4].CLK
clk => register[7][5].CLK
clk => register[7][6].CLK
clk => register[7][7].CLK
clk => register[7][8].CLK
clk => register[7][9].CLK
clk => register[7][10].CLK
clk => register[7][11].CLK
clk => register[7][12].CLK
clk => register[7][13].CLK
clk => register[7][14].CLK
clk => register[7][15].CLK
clk => register[7][16].CLK
clk => register[7][17].CLK
clk => register[7][18].CLK
clk => register[7][19].CLK
clk => register[7][20].CLK
clk => register[7][21].CLK
clk => register[7][22].CLK
clk => register[7][23].CLK
clk => register[7][24].CLK
clk => register[7][25].CLK
clk => register[7][26].CLK
clk => register[7][27].CLK
clk => register[7][28].CLK
clk => register[7][29].CLK
clk => register[7][30].CLK
clk => register[7][31].CLK
clk => register[6][0].CLK
clk => register[6][1].CLK
clk => register[6][2].CLK
clk => register[6][3].CLK
clk => register[6][4].CLK
clk => register[6][5].CLK
clk => register[6][6].CLK
clk => register[6][7].CLK
clk => register[6][8].CLK
clk => register[6][9].CLK
clk => register[6][10].CLK
clk => register[6][11].CLK
clk => register[6][12].CLK
clk => register[6][13].CLK
clk => register[6][14].CLK
clk => register[6][15].CLK
clk => register[6][16].CLK
clk => register[6][17].CLK
clk => register[6][18].CLK
clk => register[6][19].CLK
clk => register[6][20].CLK
clk => register[6][21].CLK
clk => register[6][22].CLK
clk => register[6][23].CLK
clk => register[6][24].CLK
clk => register[6][25].CLK
clk => register[6][26].CLK
clk => register[6][27].CLK
clk => register[6][28].CLK
clk => register[6][29].CLK
clk => register[6][30].CLK
clk => register[6][31].CLK
clk => register[5][0].CLK
clk => register[5][1].CLK
clk => register[5][2].CLK
clk => register[5][3].CLK
clk => register[5][4].CLK
clk => register[5][5].CLK
clk => register[5][6].CLK
clk => register[5][7].CLK
clk => register[5][8].CLK
clk => register[5][9].CLK
clk => register[5][10].CLK
clk => register[5][11].CLK
clk => register[5][12].CLK
clk => register[5][13].CLK
clk => register[5][14].CLK
clk => register[5][15].CLK
clk => register[5][16].CLK
clk => register[5][17].CLK
clk => register[5][18].CLK
clk => register[5][19].CLK
clk => register[5][20].CLK
clk => register[5][21].CLK
clk => register[5][22].CLK
clk => register[5][23].CLK
clk => register[5][24].CLK
clk => register[5][25].CLK
clk => register[5][26].CLK
clk => register[5][27].CLK
clk => register[5][28].CLK
clk => register[5][29].CLK
clk => register[5][30].CLK
clk => register[5][31].CLK
clk => register[4][0].CLK
clk => register[4][1].CLK
clk => register[4][2].CLK
clk => register[4][3].CLK
clk => register[4][4].CLK
clk => register[4][5].CLK
clk => register[4][6].CLK
clk => register[4][7].CLK
clk => register[4][8].CLK
clk => register[4][9].CLK
clk => register[4][10].CLK
clk => register[4][11].CLK
clk => register[4][12].CLK
clk => register[4][13].CLK
clk => register[4][14].CLK
clk => register[4][15].CLK
clk => register[4][16].CLK
clk => register[4][17].CLK
clk => register[4][18].CLK
clk => register[4][19].CLK
clk => register[4][20].CLK
clk => register[4][21].CLK
clk => register[4][22].CLK
clk => register[4][23].CLK
clk => register[4][24].CLK
clk => register[4][25].CLK
clk => register[4][26].CLK
clk => register[4][27].CLK
clk => register[4][28].CLK
clk => register[4][29].CLK
clk => register[4][30].CLK
clk => register[4][31].CLK
clk => register[3][0].CLK
clk => register[3][1].CLK
clk => register[3][2].CLK
clk => register[3][3].CLK
clk => register[3][4].CLK
clk => register[3][5].CLK
clk => register[3][6].CLK
clk => register[3][7].CLK
clk => register[3][8].CLK
clk => register[3][9].CLK
clk => register[3][10].CLK
clk => register[3][11].CLK
clk => register[3][12].CLK
clk => register[3][13].CLK
clk => register[3][14].CLK
clk => register[3][15].CLK
clk => register[3][16].CLK
clk => register[3][17].CLK
clk => register[3][18].CLK
clk => register[3][19].CLK
clk => register[3][20].CLK
clk => register[3][21].CLK
clk => register[3][22].CLK
clk => register[3][23].CLK
clk => register[3][24].CLK
clk => register[3][25].CLK
clk => register[3][26].CLK
clk => register[3][27].CLK
clk => register[3][28].CLK
clk => register[3][29].CLK
clk => register[3][30].CLK
clk => register[3][31].CLK
clk => register[2][0].CLK
clk => register[2][1].CLK
clk => register[2][2].CLK
clk => register[2][3].CLK
clk => register[2][4].CLK
clk => register[2][5].CLK
clk => register[2][6].CLK
clk => register[2][7].CLK
clk => register[2][8].CLK
clk => register[2][9].CLK
clk => register[2][10].CLK
clk => register[2][11].CLK
clk => register[2][12].CLK
clk => register[2][13].CLK
clk => register[2][14].CLK
clk => register[2][15].CLK
clk => register[2][16].CLK
clk => register[2][17].CLK
clk => register[2][18].CLK
clk => register[2][19].CLK
clk => register[2][20].CLK
clk => register[2][21].CLK
clk => register[2][22].CLK
clk => register[2][23].CLK
clk => register[2][24].CLK
clk => register[2][25].CLK
clk => register[2][26].CLK
clk => register[2][27].CLK
clk => register[2][28].CLK
clk => register[2][29].CLK
clk => register[2][30].CLK
clk => register[2][31].CLK
clk => register[1][0].CLK
clk => register[1][1].CLK
clk => register[1][2].CLK
clk => register[1][3].CLK
clk => register[1][4].CLK
clk => register[1][5].CLK
clk => register[1][6].CLK
clk => register[1][7].CLK
clk => register[1][8].CLK
clk => register[1][9].CLK
clk => register[1][10].CLK
clk => register[1][11].CLK
clk => register[1][12].CLK
clk => register[1][13].CLK
clk => register[1][14].CLK
clk => register[1][15].CLK
clk => register[1][16].CLK
clk => register[1][17].CLK
clk => register[1][18].CLK
clk => register[1][19].CLK
clk => register[1][20].CLK
clk => register[1][21].CLK
clk => register[1][22].CLK
clk => register[1][23].CLK
clk => register[1][24].CLK
clk => register[1][25].CLK
clk => register[1][26].CLK
clk => register[1][27].CLK
clk => register[1][28].CLK
clk => register[1][29].CLK
clk => register[1][30].CLK
clk => register[1][31].CLK
clrn => register[31][0].ACLR
clrn => register[31][1].ACLR
clrn => register[31][2].ACLR
clrn => register[31][3].ACLR
clrn => register[31][4].ACLR
clrn => register[31][5].ACLR
clrn => register[31][6].ACLR
clrn => register[31][7].ACLR
clrn => register[31][8].ACLR
clrn => register[31][9].ACLR
clrn => register[31][10].ACLR
clrn => register[31][11].ACLR
clrn => register[31][12].ACLR
clrn => register[31][13].ACLR
clrn => register[31][14].ACLR
clrn => register[31][15].ACLR
clrn => register[31][16].ACLR
clrn => register[31][17].ACLR
clrn => register[31][18].ACLR
clrn => register[31][19].ACLR
clrn => register[31][20].ACLR
clrn => register[31][21].ACLR
clrn => register[31][22].ACLR
clrn => register[31][23].ACLR
clrn => register[31][24].ACLR
clrn => register[31][25].ACLR
clrn => register[31][26].ACLR
clrn => register[31][27].ACLR
clrn => register[31][28].ACLR
clrn => register[31][29].ACLR
clrn => register[31][30].ACLR
clrn => register[31][31].ACLR
clrn => register[30][0].ACLR
clrn => register[30][1].ACLR
clrn => register[30][2].ACLR
clrn => register[30][3].ACLR
clrn => register[30][4].ACLR
clrn => register[30][5].ACLR
clrn => register[30][6].ACLR
clrn => register[30][7].ACLR
clrn => register[30][8].ACLR
clrn => register[30][9].ACLR
clrn => register[30][10].ACLR
clrn => register[30][11].ACLR
clrn => register[30][12].ACLR
clrn => register[30][13].ACLR
clrn => register[30][14].ACLR
clrn => register[30][15].ACLR
clrn => register[30][16].ACLR
clrn => register[30][17].ACLR
clrn => register[30][18].ACLR
clrn => register[30][19].ACLR
clrn => register[30][20].ACLR
clrn => register[30][21].ACLR
clrn => register[30][22].ACLR
clrn => register[30][23].ACLR
clrn => register[30][24].ACLR
clrn => register[30][25].ACLR
clrn => register[30][26].ACLR
clrn => register[30][27].ACLR
clrn => register[30][28].ACLR
clrn => register[30][29].ACLR
clrn => register[30][30].ACLR
clrn => register[30][31].ACLR
clrn => register[29][0].ACLR
clrn => register[29][1].ACLR
clrn => register[29][2].ACLR
clrn => register[29][3].ACLR
clrn => register[29][4].ACLR
clrn => register[29][5].ACLR
clrn => register[29][6].ACLR
clrn => register[29][7].ACLR
clrn => register[29][8].ACLR
clrn => register[29][9].ACLR
clrn => register[29][10].ACLR
clrn => register[29][11].ACLR
clrn => register[29][12].ACLR
clrn => register[29][13].ACLR
clrn => register[29][14].ACLR
clrn => register[29][15].ACLR
clrn => register[29][16].ACLR
clrn => register[29][17].ACLR
clrn => register[29][18].ACLR
clrn => register[29][19].ACLR
clrn => register[29][20].ACLR
clrn => register[29][21].ACLR
clrn => register[29][22].ACLR
clrn => register[29][23].ACLR
clrn => register[29][24].ACLR
clrn => register[29][25].ACLR
clrn => register[29][26].ACLR
clrn => register[29][27].ACLR
clrn => register[29][28].ACLR
clrn => register[29][29].ACLR
clrn => register[29][30].ACLR
clrn => register[29][31].ACLR
clrn => register[28][0].ACLR
clrn => register[28][1].ACLR
clrn => register[28][2].ACLR
clrn => register[28][3].ACLR
clrn => register[28][4].ACLR
clrn => register[28][5].ACLR
clrn => register[28][6].ACLR
clrn => register[28][7].ACLR
clrn => register[28][8].ACLR
clrn => register[28][9].ACLR
clrn => register[28][10].ACLR
clrn => register[28][11].ACLR
clrn => register[28][12].ACLR
clrn => register[28][13].ACLR
clrn => register[28][14].ACLR
clrn => register[28][15].ACLR
clrn => register[28][16].ACLR
clrn => register[28][17].ACLR
clrn => register[28][18].ACLR
clrn => register[28][19].ACLR
clrn => register[28][20].ACLR
clrn => register[28][21].ACLR
clrn => register[28][22].ACLR
clrn => register[28][23].ACLR
clrn => register[28][24].ACLR
clrn => register[28][25].ACLR
clrn => register[28][26].ACLR
clrn => register[28][27].ACLR
clrn => register[28][28].ACLR
clrn => register[28][29].ACLR
clrn => register[28][30].ACLR
clrn => register[28][31].ACLR
clrn => register[27][0].ACLR
clrn => register[27][1].ACLR
clrn => register[27][2].ACLR
clrn => register[27][3].ACLR
clrn => register[27][4].ACLR
clrn => register[27][5].ACLR
clrn => register[27][6].ACLR
clrn => register[27][7].ACLR
clrn => register[27][8].ACLR
clrn => register[27][9].ACLR
clrn => register[27][10].ACLR
clrn => register[27][11].ACLR
clrn => register[27][12].ACLR
clrn => register[27][13].ACLR
clrn => register[27][14].ACLR
clrn => register[27][15].ACLR
clrn => register[27][16].ACLR
clrn => register[27][17].ACLR
clrn => register[27][18].ACLR
clrn => register[27][19].ACLR
clrn => register[27][20].ACLR
clrn => register[27][21].ACLR
clrn => register[27][22].ACLR
clrn => register[27][23].ACLR
clrn => register[27][24].ACLR
clrn => register[27][25].ACLR
clrn => register[27][26].ACLR
clrn => register[27][27].ACLR
clrn => register[27][28].ACLR
clrn => register[27][29].ACLR
clrn => register[27][30].ACLR
clrn => register[27][31].ACLR
clrn => register[26][0].ACLR
clrn => register[26][1].ACLR
clrn => register[26][2].ACLR
clrn => register[26][3].ACLR
clrn => register[26][4].ACLR
clrn => register[26][5].ACLR
clrn => register[26][6].ACLR
clrn => register[26][7].ACLR
clrn => register[26][8].ACLR
clrn => register[26][9].ACLR
clrn => register[26][10].ACLR
clrn => register[26][11].ACLR
clrn => register[26][12].ACLR
clrn => register[26][13].ACLR
clrn => register[26][14].ACLR
clrn => register[26][15].ACLR
clrn => register[26][16].ACLR
clrn => register[26][17].ACLR
clrn => register[26][18].ACLR
clrn => register[26][19].ACLR
clrn => register[26][20].ACLR
clrn => register[26][21].ACLR
clrn => register[26][22].ACLR
clrn => register[26][23].ACLR
clrn => register[26][24].ACLR
clrn => register[26][25].ACLR
clrn => register[26][26].ACLR
clrn => register[26][27].ACLR
clrn => register[26][28].ACLR
clrn => register[26][29].ACLR
clrn => register[26][30].ACLR
clrn => register[26][31].ACLR
clrn => register[25][0].ACLR
clrn => register[25][1].ACLR
clrn => register[25][2].ACLR
clrn => register[25][3].ACLR
clrn => register[25][4].ACLR
clrn => register[25][5].ACLR
clrn => register[25][6].ACLR
clrn => register[25][7].ACLR
clrn => register[25][8].ACLR
clrn => register[25][9].ACLR
clrn => register[25][10].ACLR
clrn => register[25][11].ACLR
clrn => register[25][12].ACLR
clrn => register[25][13].ACLR
clrn => register[25][14].ACLR
clrn => register[25][15].ACLR
clrn => register[25][16].ACLR
clrn => register[25][17].ACLR
clrn => register[25][18].ACLR
clrn => register[25][19].ACLR
clrn => register[25][20].ACLR
clrn => register[25][21].ACLR
clrn => register[25][22].ACLR
clrn => register[25][23].ACLR
clrn => register[25][24].ACLR
clrn => register[25][25].ACLR
clrn => register[25][26].ACLR
clrn => register[25][27].ACLR
clrn => register[25][28].ACLR
clrn => register[25][29].ACLR
clrn => register[25][30].ACLR
clrn => register[25][31].ACLR
clrn => register[24][0].ACLR
clrn => register[24][1].ACLR
clrn => register[24][2].ACLR
clrn => register[24][3].ACLR
clrn => register[24][4].ACLR
clrn => register[24][5].ACLR
clrn => register[24][6].ACLR
clrn => register[24][7].ACLR
clrn => register[24][8].ACLR
clrn => register[24][9].ACLR
clrn => register[24][10].ACLR
clrn => register[24][11].ACLR
clrn => register[24][12].ACLR
clrn => register[24][13].ACLR
clrn => register[24][14].ACLR
clrn => register[24][15].ACLR
clrn => register[24][16].ACLR
clrn => register[24][17].ACLR
clrn => register[24][18].ACLR
clrn => register[24][19].ACLR
clrn => register[24][20].ACLR
clrn => register[24][21].ACLR
clrn => register[24][22].ACLR
clrn => register[24][23].ACLR
clrn => register[24][24].ACLR
clrn => register[24][25].ACLR
clrn => register[24][26].ACLR
clrn => register[24][27].ACLR
clrn => register[24][28].ACLR
clrn => register[24][29].ACLR
clrn => register[24][30].ACLR
clrn => register[24][31].ACLR
clrn => register[23][0].ACLR
clrn => register[23][1].ACLR
clrn => register[23][2].ACLR
clrn => register[23][3].ACLR
clrn => register[23][4].ACLR
clrn => register[23][5].ACLR
clrn => register[23][6].ACLR
clrn => register[23][7].ACLR
clrn => register[23][8].ACLR
clrn => register[23][9].ACLR
clrn => register[23][10].ACLR
clrn => register[23][11].ACLR
clrn => register[23][12].ACLR
clrn => register[23][13].ACLR
clrn => register[23][14].ACLR
clrn => register[23][15].ACLR
clrn => register[23][16].ACLR
clrn => register[23][17].ACLR
clrn => register[23][18].ACLR
clrn => register[23][19].ACLR
clrn => register[23][20].ACLR
clrn => register[23][21].ACLR
clrn => register[23][22].ACLR
clrn => register[23][23].ACLR
clrn => register[23][24].ACLR
clrn => register[23][25].ACLR
clrn => register[23][26].ACLR
clrn => register[23][27].ACLR
clrn => register[23][28].ACLR
clrn => register[23][29].ACLR
clrn => register[23][30].ACLR
clrn => register[23][31].ACLR
clrn => register[22][0].ACLR
clrn => register[22][1].ACLR
clrn => register[22][2].ACLR
clrn => register[22][3].ACLR
clrn => register[22][4].ACLR
clrn => register[22][5].ACLR
clrn => register[22][6].ACLR
clrn => register[22][7].ACLR
clrn => register[22][8].ACLR
clrn => register[22][9].ACLR
clrn => register[22][10].ACLR
clrn => register[22][11].ACLR
clrn => register[22][12].ACLR
clrn => register[22][13].ACLR
clrn => register[22][14].ACLR
clrn => register[22][15].ACLR
clrn => register[22][16].ACLR
clrn => register[22][17].ACLR
clrn => register[22][18].ACLR
clrn => register[22][19].ACLR
clrn => register[22][20].ACLR
clrn => register[22][21].ACLR
clrn => register[22][22].ACLR
clrn => register[22][23].ACLR
clrn => register[22][24].ACLR
clrn => register[22][25].ACLR
clrn => register[22][26].ACLR
clrn => register[22][27].ACLR
clrn => register[22][28].ACLR
clrn => register[22][29].ACLR
clrn => register[22][30].ACLR
clrn => register[22][31].ACLR
clrn => register[21][0].ACLR
clrn => register[21][1].ACLR
clrn => register[21][2].ACLR
clrn => register[21][3].ACLR
clrn => register[21][4].ACLR
clrn => register[21][5].ACLR
clrn => register[21][6].ACLR
clrn => register[21][7].ACLR
clrn => register[21][8].ACLR
clrn => register[21][9].ACLR
clrn => register[21][10].ACLR
clrn => register[21][11].ACLR
clrn => register[21][12].ACLR
clrn => register[21][13].ACLR
clrn => register[21][14].ACLR
clrn => register[21][15].ACLR
clrn => register[21][16].ACLR
clrn => register[21][17].ACLR
clrn => register[21][18].ACLR
clrn => register[21][19].ACLR
clrn => register[21][20].ACLR
clrn => register[21][21].ACLR
clrn => register[21][22].ACLR
clrn => register[21][23].ACLR
clrn => register[21][24].ACLR
clrn => register[21][25].ACLR
clrn => register[21][26].ACLR
clrn => register[21][27].ACLR
clrn => register[21][28].ACLR
clrn => register[21][29].ACLR
clrn => register[21][30].ACLR
clrn => register[21][31].ACLR
clrn => register[20][0].ACLR
clrn => register[20][1].ACLR
clrn => register[20][2].ACLR
clrn => register[20][3].ACLR
clrn => register[20][4].ACLR
clrn => register[20][5].ACLR
clrn => register[20][6].ACLR
clrn => register[20][7].ACLR
clrn => register[20][8].ACLR
clrn => register[20][9].ACLR
clrn => register[20][10].ACLR
clrn => register[20][11].ACLR
clrn => register[20][12].ACLR
clrn => register[20][13].ACLR
clrn => register[20][14].ACLR
clrn => register[20][15].ACLR
clrn => register[20][16].ACLR
clrn => register[20][17].ACLR
clrn => register[20][18].ACLR
clrn => register[20][19].ACLR
clrn => register[20][20].ACLR
clrn => register[20][21].ACLR
clrn => register[20][22].ACLR
clrn => register[20][23].ACLR
clrn => register[20][24].ACLR
clrn => register[20][25].ACLR
clrn => register[20][26].ACLR
clrn => register[20][27].ACLR
clrn => register[20][28].ACLR
clrn => register[20][29].ACLR
clrn => register[20][30].ACLR
clrn => register[20][31].ACLR
clrn => register[19][0].ACLR
clrn => register[19][1].ACLR
clrn => register[19][2].ACLR
clrn => register[19][3].ACLR
clrn => register[19][4].ACLR
clrn => register[19][5].ACLR
clrn => register[19][6].ACLR
clrn => register[19][7].ACLR
clrn => register[19][8].ACLR
clrn => register[19][9].ACLR
clrn => register[19][10].ACLR
clrn => register[19][11].ACLR
clrn => register[19][12].ACLR
clrn => register[19][13].ACLR
clrn => register[19][14].ACLR
clrn => register[19][15].ACLR
clrn => register[19][16].ACLR
clrn => register[19][17].ACLR
clrn => register[19][18].ACLR
clrn => register[19][19].ACLR
clrn => register[19][20].ACLR
clrn => register[19][21].ACLR
clrn => register[19][22].ACLR
clrn => register[19][23].ACLR
clrn => register[19][24].ACLR
clrn => register[19][25].ACLR
clrn => register[19][26].ACLR
clrn => register[19][27].ACLR
clrn => register[19][28].ACLR
clrn => register[19][29].ACLR
clrn => register[19][30].ACLR
clrn => register[19][31].ACLR
clrn => register[18][0].ACLR
clrn => register[18][1].ACLR
clrn => register[18][2].ACLR
clrn => register[18][3].ACLR
clrn => register[18][4].ACLR
clrn => register[18][5].ACLR
clrn => register[18][6].ACLR
clrn => register[18][7].ACLR
clrn => register[18][8].ACLR
clrn => register[18][9].ACLR
clrn => register[18][10].ACLR
clrn => register[18][11].ACLR
clrn => register[18][12].ACLR
clrn => register[18][13].ACLR
clrn => register[18][14].ACLR
clrn => register[18][15].ACLR
clrn => register[18][16].ACLR
clrn => register[18][17].ACLR
clrn => register[18][18].ACLR
clrn => register[18][19].ACLR
clrn => register[18][20].ACLR
clrn => register[18][21].ACLR
clrn => register[18][22].ACLR
clrn => register[18][23].ACLR
clrn => register[18][24].ACLR
clrn => register[18][25].ACLR
clrn => register[18][26].ACLR
clrn => register[18][27].ACLR
clrn => register[18][28].ACLR
clrn => register[18][29].ACLR
clrn => register[18][30].ACLR
clrn => register[18][31].ACLR
clrn => register[17][0].ACLR
clrn => register[17][1].ACLR
clrn => register[17][2].ACLR
clrn => register[17][3].ACLR
clrn => register[17][4].ACLR
clrn => register[17][5].ACLR
clrn => register[17][6].ACLR
clrn => register[17][7].ACLR
clrn => register[17][8].ACLR
clrn => register[17][9].ACLR
clrn => register[17][10].ACLR
clrn => register[17][11].ACLR
clrn => register[17][12].ACLR
clrn => register[17][13].ACLR
clrn => register[17][14].ACLR
clrn => register[17][15].ACLR
clrn => register[17][16].ACLR
clrn => register[17][17].ACLR
clrn => register[17][18].ACLR
clrn => register[17][19].ACLR
clrn => register[17][20].ACLR
clrn => register[17][21].ACLR
clrn => register[17][22].ACLR
clrn => register[17][23].ACLR
clrn => register[17][24].ACLR
clrn => register[17][25].ACLR
clrn => register[17][26].ACLR
clrn => register[17][27].ACLR
clrn => register[17][28].ACLR
clrn => register[17][29].ACLR
clrn => register[17][30].ACLR
clrn => register[17][31].ACLR
clrn => register[16][0].ACLR
clrn => register[16][1].ACLR
clrn => register[16][2].ACLR
clrn => register[16][3].ACLR
clrn => register[16][4].ACLR
clrn => register[16][5].ACLR
clrn => register[16][6].ACLR
clrn => register[16][7].ACLR
clrn => register[16][8].ACLR
clrn => register[16][9].ACLR
clrn => register[16][10].ACLR
clrn => register[16][11].ACLR
clrn => register[16][12].ACLR
clrn => register[16][13].ACLR
clrn => register[16][14].ACLR
clrn => register[16][15].ACLR
clrn => register[16][16].ACLR
clrn => register[16][17].ACLR
clrn => register[16][18].ACLR
clrn => register[16][19].ACLR
clrn => register[16][20].ACLR
clrn => register[16][21].ACLR
clrn => register[16][22].ACLR
clrn => register[16][23].ACLR
clrn => register[16][24].ACLR
clrn => register[16][25].ACLR
clrn => register[16][26].ACLR
clrn => register[16][27].ACLR
clrn => register[16][28].ACLR
clrn => register[16][29].ACLR
clrn => register[16][30].ACLR
clrn => register[16][31].ACLR
clrn => register[15][0].ACLR
clrn => register[15][1].ACLR
clrn => register[15][2].ACLR
clrn => register[15][3].ACLR
clrn => register[15][4].ACLR
clrn => register[15][5].ACLR
clrn => register[15][6].ACLR
clrn => register[15][7].ACLR
clrn => register[15][8].ACLR
clrn => register[15][9].ACLR
clrn => register[15][10].ACLR
clrn => register[15][11].ACLR
clrn => register[15][12].ACLR
clrn => register[15][13].ACLR
clrn => register[15][14].ACLR
clrn => register[15][15].ACLR
clrn => register[15][16].ACLR
clrn => register[15][17].ACLR
clrn => register[15][18].ACLR
clrn => register[15][19].ACLR
clrn => register[15][20].ACLR
clrn => register[15][21].ACLR
clrn => register[15][22].ACLR
clrn => register[15][23].ACLR
clrn => register[15][24].ACLR
clrn => register[15][25].ACLR
clrn => register[15][26].ACLR
clrn => register[15][27].ACLR
clrn => register[15][28].ACLR
clrn => register[15][29].ACLR
clrn => register[15][30].ACLR
clrn => register[15][31].ACLR
clrn => register[14][0].ACLR
clrn => register[14][1].ACLR
clrn => register[14][2].ACLR
clrn => register[14][3].ACLR
clrn => register[14][4].ACLR
clrn => register[14][5].ACLR
clrn => register[14][6].ACLR
clrn => register[14][7].ACLR
clrn => register[14][8].ACLR
clrn => register[14][9].ACLR
clrn => register[14][10].ACLR
clrn => register[14][11].ACLR
clrn => register[14][12].ACLR
clrn => register[14][13].ACLR
clrn => register[14][14].ACLR
clrn => register[14][15].ACLR
clrn => register[14][16].ACLR
clrn => register[14][17].ACLR
clrn => register[14][18].ACLR
clrn => register[14][19].ACLR
clrn => register[14][20].ACLR
clrn => register[14][21].ACLR
clrn => register[14][22].ACLR
clrn => register[14][23].ACLR
clrn => register[14][24].ACLR
clrn => register[14][25].ACLR
clrn => register[14][26].ACLR
clrn => register[14][27].ACLR
clrn => register[14][28].ACLR
clrn => register[14][29].ACLR
clrn => register[14][30].ACLR
clrn => register[14][31].ACLR
clrn => register[13][0].ACLR
clrn => register[13][1].ACLR
clrn => register[13][2].ACLR
clrn => register[13][3].ACLR
clrn => register[13][4].ACLR
clrn => register[13][5].ACLR
clrn => register[13][6].ACLR
clrn => register[13][7].ACLR
clrn => register[13][8].ACLR
clrn => register[13][9].ACLR
clrn => register[13][10].ACLR
clrn => register[13][11].ACLR
clrn => register[13][12].ACLR
clrn => register[13][13].ACLR
clrn => register[13][14].ACLR
clrn => register[13][15].ACLR
clrn => register[13][16].ACLR
clrn => register[13][17].ACLR
clrn => register[13][18].ACLR
clrn => register[13][19].ACLR
clrn => register[13][20].ACLR
clrn => register[13][21].ACLR
clrn => register[13][22].ACLR
clrn => register[13][23].ACLR
clrn => register[13][24].ACLR
clrn => register[13][25].ACLR
clrn => register[13][26].ACLR
clrn => register[13][27].ACLR
clrn => register[13][28].ACLR
clrn => register[13][29].ACLR
clrn => register[13][30].ACLR
clrn => register[13][31].ACLR
clrn => register[12][0].ACLR
clrn => register[12][1].ACLR
clrn => register[12][2].ACLR
clrn => register[12][3].ACLR
clrn => register[12][4].ACLR
clrn => register[12][5].ACLR
clrn => register[12][6].ACLR
clrn => register[12][7].ACLR
clrn => register[12][8].ACLR
clrn => register[12][9].ACLR
clrn => register[12][10].ACLR
clrn => register[12][11].ACLR
clrn => register[12][12].ACLR
clrn => register[12][13].ACLR
clrn => register[12][14].ACLR
clrn => register[12][15].ACLR
clrn => register[12][16].ACLR
clrn => register[12][17].ACLR
clrn => register[12][18].ACLR
clrn => register[12][19].ACLR
clrn => register[12][20].ACLR
clrn => register[12][21].ACLR
clrn => register[12][22].ACLR
clrn => register[12][23].ACLR
clrn => register[12][24].ACLR
clrn => register[12][25].ACLR
clrn => register[12][26].ACLR
clrn => register[12][27].ACLR
clrn => register[12][28].ACLR
clrn => register[12][29].ACLR
clrn => register[12][30].ACLR
clrn => register[12][31].ACLR
clrn => register[11][0].ACLR
clrn => register[11][1].ACLR
clrn => register[11][2].ACLR
clrn => register[11][3].ACLR
clrn => register[11][4].ACLR
clrn => register[11][5].ACLR
clrn => register[11][6].ACLR
clrn => register[11][7].ACLR
clrn => register[11][8].ACLR
clrn => register[11][9].ACLR
clrn => register[11][10].ACLR
clrn => register[11][11].ACLR
clrn => register[11][12].ACLR
clrn => register[11][13].ACLR
clrn => register[11][14].ACLR
clrn => register[11][15].ACLR
clrn => register[11][16].ACLR
clrn => register[11][17].ACLR
clrn => register[11][18].ACLR
clrn => register[11][19].ACLR
clrn => register[11][20].ACLR
clrn => register[11][21].ACLR
clrn => register[11][22].ACLR
clrn => register[11][23].ACLR
clrn => register[11][24].ACLR
clrn => register[11][25].ACLR
clrn => register[11][26].ACLR
clrn => register[11][27].ACLR
clrn => register[11][28].ACLR
clrn => register[11][29].ACLR
clrn => register[11][30].ACLR
clrn => register[11][31].ACLR
clrn => register[10][0].ACLR
clrn => register[10][1].ACLR
clrn => register[10][2].ACLR
clrn => register[10][3].ACLR
clrn => register[10][4].ACLR
clrn => register[10][5].ACLR
clrn => register[10][6].ACLR
clrn => register[10][7].ACLR
clrn => register[10][8].ACLR
clrn => register[10][9].ACLR
clrn => register[10][10].ACLR
clrn => register[10][11].ACLR
clrn => register[10][12].ACLR
clrn => register[10][13].ACLR
clrn => register[10][14].ACLR
clrn => register[10][15].ACLR
clrn => register[10][16].ACLR
clrn => register[10][17].ACLR
clrn => register[10][18].ACLR
clrn => register[10][19].ACLR
clrn => register[10][20].ACLR
clrn => register[10][21].ACLR
clrn => register[10][22].ACLR
clrn => register[10][23].ACLR
clrn => register[10][24].ACLR
clrn => register[10][25].ACLR
clrn => register[10][26].ACLR
clrn => register[10][27].ACLR
clrn => register[10][28].ACLR
clrn => register[10][29].ACLR
clrn => register[10][30].ACLR
clrn => register[10][31].ACLR
clrn => register[9][0].ACLR
clrn => register[9][1].ACLR
clrn => register[9][2].ACLR
clrn => register[9][3].ACLR
clrn => register[9][4].ACLR
clrn => register[9][5].ACLR
clrn => register[9][6].ACLR
clrn => register[9][7].ACLR
clrn => register[9][8].ACLR
clrn => register[9][9].ACLR
clrn => register[9][10].ACLR
clrn => register[9][11].ACLR
clrn => register[9][12].ACLR
clrn => register[9][13].ACLR
clrn => register[9][14].ACLR
clrn => register[9][15].ACLR
clrn => register[9][16].ACLR
clrn => register[9][17].ACLR
clrn => register[9][18].ACLR
clrn => register[9][19].ACLR
clrn => register[9][20].ACLR
clrn => register[9][21].ACLR
clrn => register[9][22].ACLR
clrn => register[9][23].ACLR
clrn => register[9][24].ACLR
clrn => register[9][25].ACLR
clrn => register[9][26].ACLR
clrn => register[9][27].ACLR
clrn => register[9][28].ACLR
clrn => register[9][29].ACLR
clrn => register[9][30].ACLR
clrn => register[9][31].ACLR
clrn => register[8][0].ACLR
clrn => register[8][1].ACLR
clrn => register[8][2].ACLR
clrn => register[8][3].ACLR
clrn => register[8][4].ACLR
clrn => register[8][5].ACLR
clrn => register[8][6].ACLR
clrn => register[8][7].ACLR
clrn => register[8][8].ACLR
clrn => register[8][9].ACLR
clrn => register[8][10].ACLR
clrn => register[8][11].ACLR
clrn => register[8][12].ACLR
clrn => register[8][13].ACLR
clrn => register[8][14].ACLR
clrn => register[8][15].ACLR
clrn => register[8][16].ACLR
clrn => register[8][17].ACLR
clrn => register[8][18].ACLR
clrn => register[8][19].ACLR
clrn => register[8][20].ACLR
clrn => register[8][21].ACLR
clrn => register[8][22].ACLR
clrn => register[8][23].ACLR
clrn => register[8][24].ACLR
clrn => register[8][25].ACLR
clrn => register[8][26].ACLR
clrn => register[8][27].ACLR
clrn => register[8][28].ACLR
clrn => register[8][29].ACLR
clrn => register[8][30].ACLR
clrn => register[8][31].ACLR
clrn => register[7][0].ACLR
clrn => register[7][1].ACLR
clrn => register[7][2].ACLR
clrn => register[7][3].ACLR
clrn => register[7][4].ACLR
clrn => register[7][5].ACLR
clrn => register[7][6].ACLR
clrn => register[7][7].ACLR
clrn => register[7][8].ACLR
clrn => register[7][9].ACLR
clrn => register[7][10].ACLR
clrn => register[7][11].ACLR
clrn => register[7][12].ACLR
clrn => register[7][13].ACLR
clrn => register[7][14].ACLR
clrn => register[7][15].ACLR
clrn => register[7][16].ACLR
clrn => register[7][17].ACLR
clrn => register[7][18].ACLR
clrn => register[7][19].ACLR
clrn => register[7][20].ACLR
clrn => register[7][21].ACLR
clrn => register[7][22].ACLR
clrn => register[7][23].ACLR
clrn => register[7][24].ACLR
clrn => register[7][25].ACLR
clrn => register[7][26].ACLR
clrn => register[7][27].ACLR
clrn => register[7][28].ACLR
clrn => register[7][29].ACLR
clrn => register[7][30].ACLR
clrn => register[7][31].ACLR
clrn => register[6][0].ACLR
clrn => register[6][1].ACLR
clrn => register[6][2].ACLR
clrn => register[6][3].ACLR
clrn => register[6][4].ACLR
clrn => register[6][5].ACLR
clrn => register[6][6].ACLR
clrn => register[6][7].ACLR
clrn => register[6][8].ACLR
clrn => register[6][9].ACLR
clrn => register[6][10].ACLR
clrn => register[6][11].ACLR
clrn => register[6][12].ACLR
clrn => register[6][13].ACLR
clrn => register[6][14].ACLR
clrn => register[6][15].ACLR
clrn => register[6][16].ACLR
clrn => register[6][17].ACLR
clrn => register[6][18].ACLR
clrn => register[6][19].ACLR
clrn => register[6][20].ACLR
clrn => register[6][21].ACLR
clrn => register[6][22].ACLR
clrn => register[6][23].ACLR
clrn => register[6][24].ACLR
clrn => register[6][25].ACLR
clrn => register[6][26].ACLR
clrn => register[6][27].ACLR
clrn => register[6][28].ACLR
clrn => register[6][29].ACLR
clrn => register[6][30].ACLR
clrn => register[6][31].ACLR
clrn => register[5][0].ACLR
clrn => register[5][1].ACLR
clrn => register[5][2].ACLR
clrn => register[5][3].ACLR
clrn => register[5][4].ACLR
clrn => register[5][5].ACLR
clrn => register[5][6].ACLR
clrn => register[5][7].ACLR
clrn => register[5][8].ACLR
clrn => register[5][9].ACLR
clrn => register[5][10].ACLR
clrn => register[5][11].ACLR
clrn => register[5][12].ACLR
clrn => register[5][13].ACLR
clrn => register[5][14].ACLR
clrn => register[5][15].ACLR
clrn => register[5][16].ACLR
clrn => register[5][17].ACLR
clrn => register[5][18].ACLR
clrn => register[5][19].ACLR
clrn => register[5][20].ACLR
clrn => register[5][21].ACLR
clrn => register[5][22].ACLR
clrn => register[5][23].ACLR
clrn => register[5][24].ACLR
clrn => register[5][25].ACLR
clrn => register[5][26].ACLR
clrn => register[5][27].ACLR
clrn => register[5][28].ACLR
clrn => register[5][29].ACLR
clrn => register[5][30].ACLR
clrn => register[5][31].ACLR
clrn => register[4][0].ACLR
clrn => register[4][1].ACLR
clrn => register[4][2].ACLR
clrn => register[4][3].ACLR
clrn => register[4][4].ACLR
clrn => register[4][5].ACLR
clrn => register[4][6].ACLR
clrn => register[4][7].ACLR
clrn => register[4][8].ACLR
clrn => register[4][9].ACLR
clrn => register[4][10].ACLR
clrn => register[4][11].ACLR
clrn => register[4][12].ACLR
clrn => register[4][13].ACLR
clrn => register[4][14].ACLR
clrn => register[4][15].ACLR
clrn => register[4][16].ACLR
clrn => register[4][17].ACLR
clrn => register[4][18].ACLR
clrn => register[4][19].ACLR
clrn => register[4][20].ACLR
clrn => register[4][21].ACLR
clrn => register[4][22].ACLR
clrn => register[4][23].ACLR
clrn => register[4][24].ACLR
clrn => register[4][25].ACLR
clrn => register[4][26].ACLR
clrn => register[4][27].ACLR
clrn => register[4][28].ACLR
clrn => register[4][29].ACLR
clrn => register[4][30].ACLR
clrn => register[4][31].ACLR
clrn => register[3][0].ACLR
clrn => register[3][1].ACLR
clrn => register[3][2].ACLR
clrn => register[3][3].ACLR
clrn => register[3][4].ACLR
clrn => register[3][5].ACLR
clrn => register[3][6].ACLR
clrn => register[3][7].ACLR
clrn => register[3][8].ACLR
clrn => register[3][9].ACLR
clrn => register[3][10].ACLR
clrn => register[3][11].ACLR
clrn => register[3][12].ACLR
clrn => register[3][13].ACLR
clrn => register[3][14].ACLR
clrn => register[3][15].ACLR
clrn => register[3][16].ACLR
clrn => register[3][17].ACLR
clrn => register[3][18].ACLR
clrn => register[3][19].ACLR
clrn => register[3][20].ACLR
clrn => register[3][21].ACLR
clrn => register[3][22].ACLR
clrn => register[3][23].ACLR
clrn => register[3][24].ACLR
clrn => register[3][25].ACLR
clrn => register[3][26].ACLR
clrn => register[3][27].ACLR
clrn => register[3][28].ACLR
clrn => register[3][29].ACLR
clrn => register[3][30].ACLR
clrn => register[3][31].ACLR
clrn => register[2][0].ACLR
clrn => register[2][1].ACLR
clrn => register[2][2].ACLR
clrn => register[2][3].ACLR
clrn => register[2][4].ACLR
clrn => register[2][5].ACLR
clrn => register[2][6].ACLR
clrn => register[2][7].ACLR
clrn => register[2][8].ACLR
clrn => register[2][9].ACLR
clrn => register[2][10].ACLR
clrn => register[2][11].ACLR
clrn => register[2][12].ACLR
clrn => register[2][13].ACLR
clrn => register[2][14].ACLR
clrn => register[2][15].ACLR
clrn => register[2][16].ACLR
clrn => register[2][17].ACLR
clrn => register[2][18].ACLR
clrn => register[2][19].ACLR
clrn => register[2][20].ACLR
clrn => register[2][21].ACLR
clrn => register[2][22].ACLR
clrn => register[2][23].ACLR
clrn => register[2][24].ACLR
clrn => register[2][25].ACLR
clrn => register[2][26].ACLR
clrn => register[2][27].ACLR
clrn => register[2][28].ACLR
clrn => register[2][29].ACLR
clrn => register[2][30].ACLR
clrn => register[2][31].ACLR
clrn => register[1][0].ACLR
clrn => register[1][1].ACLR
clrn => register[1][2].ACLR
clrn => register[1][3].ACLR
clrn => register[1][4].ACLR
clrn => register[1][5].ACLR
clrn => register[1][6].ACLR
clrn => register[1][7].ACLR
clrn => register[1][8].ACLR
clrn => register[1][9].ACLR
clrn => register[1][10].ACLR
clrn => register[1][11].ACLR
clrn => register[1][12].ACLR
clrn => register[1][13].ACLR
clrn => register[1][14].ACLR
clrn => register[1][15].ACLR
clrn => register[1][16].ACLR
clrn => register[1][17].ACLR
clrn => register[1][18].ACLR
clrn => register[1][19].ACLR
clrn => register[1][20].ACLR
clrn => register[1][21].ACLR
clrn => register[1][22].ACLR
clrn => register[1][23].ACLR
clrn => register[1][24].ACLR
clrn => register[1][25].ACLR
clrn => register[1][26].ACLR
clrn => register[1][27].ACLR
clrn => register[1][28].ACLR
clrn => register[1][29].ACLR
clrn => register[1][30].ACLR
clrn => register[1][31].ACLR
qa[0] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[1] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[2] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[3] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[4] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[5] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[6] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[7] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[8] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[9] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[10] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[11] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[12] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[13] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[14] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[15] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[16] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[17] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[18] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[19] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[20] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[21] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[22] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[23] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[24] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[25] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[26] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[27] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[28] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[29] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[30] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[31] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qb[0] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[1] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[2] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[3] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[4] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[5] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[6] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[7] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[8] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[9] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[10] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[11] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[12] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[13] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[14] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[15] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[16] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[17] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[18] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[19] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[20] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[21] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[22] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[23] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[24] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[25] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[26] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[27] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[28] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[29] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[30] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[31] <= qb.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_cpu:cpu|alu:al_unit
a[0] => Add0.IN32
a[0] => Add1.IN64
a[0] => s.IN0
a[0] => s.IN0
a[0] => s.IN0
a[0] => ShiftLeft0.IN32
a[0] => ShiftRight0.IN32
a[0] => ShiftRight1.IN31
a[0] => Mux15.IN14
a[0] => Mux15.IN15
a[1] => Add0.IN31
a[1] => Add1.IN63
a[1] => s.IN0
a[1] => s.IN0
a[1] => s.IN0
a[1] => ShiftLeft0.IN31
a[1] => ShiftRight0.IN31
a[1] => ShiftRight1.IN30
a[1] => Mux14.IN14
a[1] => Mux14.IN15
a[2] => Add0.IN30
a[2] => Add1.IN62
a[2] => s.IN0
a[2] => s.IN0
a[2] => s.IN0
a[2] => ShiftLeft0.IN30
a[2] => ShiftRight0.IN30
a[2] => ShiftRight1.IN29
a[2] => Mux13.IN14
a[2] => Mux13.IN15
a[3] => Add0.IN29
a[3] => Add1.IN61
a[3] => s.IN0
a[3] => s.IN0
a[3] => s.IN0
a[3] => ShiftLeft0.IN29
a[3] => ShiftRight0.IN29
a[3] => ShiftRight1.IN28
a[3] => Mux12.IN14
a[3] => Mux12.IN15
a[4] => Add0.IN28
a[4] => Add1.IN60
a[4] => s.IN0
a[4] => s.IN0
a[4] => s.IN0
a[4] => ShiftLeft0.IN28
a[4] => ShiftRight0.IN28
a[4] => ShiftRight1.IN27
a[4] => Mux11.IN14
a[4] => Mux11.IN15
a[5] => Add0.IN27
a[5] => Add1.IN59
a[5] => s.IN0
a[5] => s.IN0
a[5] => s.IN0
a[5] => ShiftLeft0.IN27
a[5] => ShiftRight0.IN27
a[5] => ShiftRight1.IN26
a[5] => Mux10.IN14
a[5] => Mux10.IN15
a[6] => Add0.IN26
a[6] => Add1.IN58
a[6] => s.IN0
a[6] => s.IN0
a[6] => s.IN0
a[6] => ShiftLeft0.IN26
a[6] => ShiftRight0.IN26
a[6] => ShiftRight1.IN25
a[6] => Mux9.IN14
a[6] => Mux9.IN15
a[7] => Add0.IN25
a[7] => Add1.IN57
a[7] => s.IN0
a[7] => s.IN0
a[7] => s.IN0
a[7] => ShiftLeft0.IN25
a[7] => ShiftRight0.IN25
a[7] => ShiftRight1.IN24
a[7] => Mux8.IN14
a[7] => Mux8.IN15
a[8] => Add0.IN24
a[8] => Add1.IN56
a[8] => s.IN0
a[8] => s.IN0
a[8] => s.IN0
a[8] => ShiftLeft0.IN24
a[8] => ShiftRight0.IN24
a[8] => ShiftRight1.IN23
a[8] => Mux7.IN14
a[8] => Mux7.IN15
a[9] => Add0.IN23
a[9] => Add1.IN55
a[9] => s.IN0
a[9] => s.IN0
a[9] => s.IN0
a[9] => ShiftLeft0.IN23
a[9] => ShiftRight0.IN23
a[9] => ShiftRight1.IN22
a[9] => Mux6.IN14
a[9] => Mux6.IN15
a[10] => Add0.IN22
a[10] => Add1.IN54
a[10] => s.IN0
a[10] => s.IN0
a[10] => s.IN0
a[10] => ShiftLeft0.IN22
a[10] => ShiftRight0.IN22
a[10] => ShiftRight1.IN21
a[10] => Mux5.IN14
a[10] => Mux5.IN15
a[11] => Add0.IN21
a[11] => Add1.IN53
a[11] => s.IN0
a[11] => s.IN0
a[11] => s.IN0
a[11] => ShiftLeft0.IN21
a[11] => ShiftRight0.IN21
a[11] => ShiftRight1.IN20
a[11] => Mux4.IN14
a[11] => Mux4.IN15
a[12] => Add0.IN20
a[12] => Add1.IN52
a[12] => s.IN0
a[12] => s.IN0
a[12] => s.IN0
a[12] => ShiftLeft0.IN20
a[12] => ShiftRight0.IN20
a[12] => ShiftRight1.IN19
a[12] => Mux3.IN14
a[12] => Mux3.IN15
a[13] => Add0.IN19
a[13] => Add1.IN51
a[13] => s.IN0
a[13] => s.IN0
a[13] => s.IN0
a[13] => ShiftLeft0.IN19
a[13] => ShiftRight0.IN19
a[13] => ShiftRight1.IN18
a[13] => Mux2.IN14
a[13] => Mux2.IN15
a[14] => Add0.IN18
a[14] => Add1.IN50
a[14] => s.IN0
a[14] => s.IN0
a[14] => s.IN0
a[14] => ShiftLeft0.IN18
a[14] => ShiftRight0.IN18
a[14] => ShiftRight1.IN17
a[14] => Mux1.IN14
a[14] => Mux1.IN15
a[15] => Add0.IN17
a[15] => Add1.IN49
a[15] => s.IN0
a[15] => s.IN0
a[15] => s.IN0
a[15] => ShiftLeft0.IN17
a[15] => ShiftRight0.IN17
a[15] => ShiftRight1.IN16
a[15] => Mux0.IN14
a[15] => Mux0.IN15
a[16] => Add0.IN16
a[16] => Add1.IN48
a[16] => s.IN0
a[16] => s.IN0
a[16] => s.IN0
a[16] => ShiftLeft0.IN16
a[16] => ShiftRight0.IN16
a[16] => ShiftRight1.IN15
a[17] => Add0.IN15
a[17] => Add1.IN47
a[17] => s.IN0
a[17] => s.IN0
a[17] => s.IN0
a[17] => ShiftLeft0.IN15
a[17] => ShiftRight0.IN15
a[17] => ShiftRight1.IN14
a[18] => Add0.IN14
a[18] => Add1.IN46
a[18] => s.IN0
a[18] => s.IN0
a[18] => s.IN0
a[18] => ShiftLeft0.IN14
a[18] => ShiftRight0.IN14
a[18] => ShiftRight1.IN13
a[19] => Add0.IN13
a[19] => Add1.IN45
a[19] => s.IN0
a[19] => s.IN0
a[19] => s.IN0
a[19] => ShiftLeft0.IN13
a[19] => ShiftRight0.IN13
a[19] => ShiftRight1.IN12
a[20] => Add0.IN12
a[20] => Add1.IN44
a[20] => s.IN0
a[20] => s.IN0
a[20] => s.IN0
a[20] => ShiftLeft0.IN12
a[20] => ShiftRight0.IN12
a[20] => ShiftRight1.IN11
a[21] => Add0.IN11
a[21] => Add1.IN43
a[21] => s.IN0
a[21] => s.IN0
a[21] => s.IN0
a[21] => ShiftLeft0.IN11
a[21] => ShiftRight0.IN11
a[21] => ShiftRight1.IN10
a[22] => Add0.IN10
a[22] => Add1.IN42
a[22] => s.IN0
a[22] => s.IN0
a[22] => s.IN0
a[22] => ShiftLeft0.IN10
a[22] => ShiftRight0.IN10
a[22] => ShiftRight1.IN9
a[23] => Add0.IN9
a[23] => Add1.IN41
a[23] => s.IN0
a[23] => s.IN0
a[23] => s.IN0
a[23] => ShiftLeft0.IN9
a[23] => ShiftRight0.IN9
a[23] => ShiftRight1.IN8
a[24] => Add0.IN8
a[24] => Add1.IN40
a[24] => s.IN0
a[24] => s.IN0
a[24] => s.IN0
a[24] => ShiftLeft0.IN8
a[24] => ShiftRight0.IN8
a[24] => ShiftRight1.IN7
a[25] => Add0.IN7
a[25] => Add1.IN39
a[25] => s.IN0
a[25] => s.IN0
a[25] => s.IN0
a[25] => ShiftLeft0.IN7
a[25] => ShiftRight0.IN7
a[25] => ShiftRight1.IN6
a[26] => Add0.IN6
a[26] => Add1.IN38
a[26] => s.IN0
a[26] => s.IN0
a[26] => s.IN0
a[26] => ShiftLeft0.IN6
a[26] => ShiftRight0.IN6
a[26] => ShiftRight1.IN5
a[27] => Add0.IN5
a[27] => Add1.IN37
a[27] => s.IN0
a[27] => s.IN0
a[27] => s.IN0
a[27] => ShiftLeft0.IN5
a[27] => ShiftRight0.IN5
a[27] => ShiftRight1.IN4
a[28] => Add0.IN4
a[28] => Add1.IN36
a[28] => s.IN0
a[28] => s.IN0
a[28] => s.IN0
a[28] => ShiftLeft0.IN4
a[28] => ShiftRight0.IN4
a[28] => ShiftRight1.IN3
a[29] => Add0.IN3
a[29] => Add1.IN35
a[29] => s.IN0
a[29] => s.IN0
a[29] => s.IN0
a[29] => ShiftLeft0.IN3
a[29] => ShiftRight0.IN3
a[29] => ShiftRight1.IN2
a[30] => Add0.IN2
a[30] => Add1.IN34
a[30] => s.IN0
a[30] => s.IN0
a[30] => s.IN0
a[30] => ShiftLeft0.IN2
a[30] => ShiftRight0.IN2
a[30] => ShiftRight1.IN1
a[31] => Add0.IN1
a[31] => Add1.IN33
a[31] => s.IN0
a[31] => s.IN0
a[31] => s.IN0
a[31] => ShiftLeft0.IN1
a[31] => ShiftRight0.IN1
a[31] => ShiftRight1.IN0
b[0] => Add0.IN64
b[0] => s.IN1
b[0] => s.IN1
b[0] => s.IN1
b[0] => ShiftLeft0.IN64
b[0] => ShiftRight0.IN64
b[0] => ShiftRight1.IN64
b[0] => Add1.IN32
b[1] => Add0.IN63
b[1] => s.IN1
b[1] => s.IN1
b[1] => s.IN1
b[1] => ShiftLeft0.IN63
b[1] => ShiftRight0.IN63
b[1] => ShiftRight1.IN63
b[1] => Add1.IN31
b[2] => Add0.IN62
b[2] => s.IN1
b[2] => s.IN1
b[2] => s.IN1
b[2] => ShiftLeft0.IN62
b[2] => ShiftRight0.IN62
b[2] => ShiftRight1.IN62
b[2] => Add1.IN30
b[3] => Add0.IN61
b[3] => s.IN1
b[3] => s.IN1
b[3] => s.IN1
b[3] => ShiftLeft0.IN61
b[3] => ShiftRight0.IN61
b[3] => ShiftRight1.IN61
b[3] => Add1.IN29
b[4] => Add0.IN60
b[4] => s.IN1
b[4] => s.IN1
b[4] => s.IN1
b[4] => ShiftLeft0.IN60
b[4] => ShiftRight0.IN60
b[4] => ShiftRight1.IN60
b[4] => Add1.IN28
b[5] => Add0.IN59
b[5] => s.IN1
b[5] => s.IN1
b[5] => s.IN1
b[5] => ShiftLeft0.IN59
b[5] => ShiftRight0.IN59
b[5] => ShiftRight1.IN59
b[5] => Add1.IN27
b[6] => Add0.IN58
b[6] => s.IN1
b[6] => s.IN1
b[6] => s.IN1
b[6] => ShiftLeft0.IN58
b[6] => ShiftRight0.IN58
b[6] => ShiftRight1.IN58
b[6] => Add1.IN26
b[7] => Add0.IN57
b[7] => s.IN1
b[7] => s.IN1
b[7] => s.IN1
b[7] => ShiftLeft0.IN57
b[7] => ShiftRight0.IN57
b[7] => ShiftRight1.IN57
b[7] => Add1.IN25
b[8] => Add0.IN56
b[8] => s.IN1
b[8] => s.IN1
b[8] => s.IN1
b[8] => ShiftLeft0.IN56
b[8] => ShiftRight0.IN56
b[8] => ShiftRight1.IN56
b[8] => Add1.IN24
b[9] => Add0.IN55
b[9] => s.IN1
b[9] => s.IN1
b[9] => s.IN1
b[9] => ShiftLeft0.IN55
b[9] => ShiftRight0.IN55
b[9] => ShiftRight1.IN55
b[9] => Add1.IN23
b[10] => Add0.IN54
b[10] => s.IN1
b[10] => s.IN1
b[10] => s.IN1
b[10] => ShiftLeft0.IN54
b[10] => ShiftRight0.IN54
b[10] => ShiftRight1.IN54
b[10] => Add1.IN22
b[11] => Add0.IN53
b[11] => s.IN1
b[11] => s.IN1
b[11] => s.IN1
b[11] => ShiftLeft0.IN53
b[11] => ShiftRight0.IN53
b[11] => ShiftRight1.IN53
b[11] => Add1.IN21
b[12] => Add0.IN52
b[12] => s.IN1
b[12] => s.IN1
b[12] => s.IN1
b[12] => ShiftLeft0.IN52
b[12] => ShiftRight0.IN52
b[12] => ShiftRight1.IN52
b[12] => Add1.IN20
b[13] => Add0.IN51
b[13] => s.IN1
b[13] => s.IN1
b[13] => s.IN1
b[13] => ShiftLeft0.IN51
b[13] => ShiftRight0.IN51
b[13] => ShiftRight1.IN51
b[13] => Add1.IN19
b[14] => Add0.IN50
b[14] => s.IN1
b[14] => s.IN1
b[14] => s.IN1
b[14] => ShiftLeft0.IN50
b[14] => ShiftRight0.IN50
b[14] => ShiftRight1.IN50
b[14] => Add1.IN18
b[15] => Add0.IN49
b[15] => s.IN1
b[15] => s.IN1
b[15] => s.IN1
b[15] => ShiftLeft0.IN49
b[15] => ShiftRight0.IN49
b[15] => ShiftRight1.IN49
b[15] => Add1.IN17
b[16] => Add0.IN48
b[16] => s.IN1
b[16] => s.IN1
b[16] => s.IN1
b[16] => ShiftLeft0.IN48
b[16] => ShiftRight0.IN48
b[16] => ShiftRight1.IN48
b[16] => Add1.IN16
b[17] => Add0.IN47
b[17] => s.IN1
b[17] => s.IN1
b[17] => s.IN1
b[17] => ShiftLeft0.IN47
b[17] => ShiftRight0.IN47
b[17] => ShiftRight1.IN47
b[17] => Add1.IN15
b[18] => Add0.IN46
b[18] => s.IN1
b[18] => s.IN1
b[18] => s.IN1
b[18] => ShiftLeft0.IN46
b[18] => ShiftRight0.IN46
b[18] => ShiftRight1.IN46
b[18] => Add1.IN14
b[19] => Add0.IN45
b[19] => s.IN1
b[19] => s.IN1
b[19] => s.IN1
b[19] => ShiftLeft0.IN45
b[19] => ShiftRight0.IN45
b[19] => ShiftRight1.IN45
b[19] => Add1.IN13
b[20] => Add0.IN44
b[20] => s.IN1
b[20] => s.IN1
b[20] => s.IN1
b[20] => ShiftLeft0.IN44
b[20] => ShiftRight0.IN44
b[20] => ShiftRight1.IN44
b[20] => Add1.IN12
b[21] => Add0.IN43
b[21] => s.IN1
b[21] => s.IN1
b[21] => s.IN1
b[21] => ShiftLeft0.IN43
b[21] => ShiftRight0.IN43
b[21] => ShiftRight1.IN43
b[21] => Add1.IN11
b[22] => Add0.IN42
b[22] => s.IN1
b[22] => s.IN1
b[22] => s.IN1
b[22] => ShiftLeft0.IN42
b[22] => ShiftRight0.IN42
b[22] => ShiftRight1.IN42
b[22] => Add1.IN10
b[23] => Add0.IN41
b[23] => s.IN1
b[23] => s.IN1
b[23] => s.IN1
b[23] => ShiftLeft0.IN41
b[23] => ShiftRight0.IN41
b[23] => ShiftRight1.IN41
b[23] => Add1.IN9
b[24] => Add0.IN40
b[24] => s.IN1
b[24] => s.IN1
b[24] => s.IN1
b[24] => ShiftLeft0.IN40
b[24] => ShiftRight0.IN40
b[24] => ShiftRight1.IN40
b[24] => Add1.IN8
b[25] => Add0.IN39
b[25] => s.IN1
b[25] => s.IN1
b[25] => s.IN1
b[25] => ShiftLeft0.IN39
b[25] => ShiftRight0.IN39
b[25] => ShiftRight1.IN39
b[25] => Add1.IN7
b[26] => Add0.IN38
b[26] => s.IN1
b[26] => s.IN1
b[26] => s.IN1
b[26] => ShiftLeft0.IN38
b[26] => ShiftRight0.IN38
b[26] => ShiftRight1.IN38
b[26] => Add1.IN6
b[27] => Add0.IN37
b[27] => s.IN1
b[27] => s.IN1
b[27] => s.IN1
b[27] => ShiftLeft0.IN37
b[27] => ShiftRight0.IN37
b[27] => ShiftRight1.IN37
b[27] => Add1.IN5
b[28] => Add0.IN36
b[28] => s.IN1
b[28] => s.IN1
b[28] => s.IN1
b[28] => ShiftLeft0.IN36
b[28] => ShiftRight0.IN36
b[28] => ShiftRight1.IN36
b[28] => Add1.IN4
b[29] => Add0.IN35
b[29] => s.IN1
b[29] => s.IN1
b[29] => s.IN1
b[29] => ShiftLeft0.IN35
b[29] => ShiftRight0.IN35
b[29] => ShiftRight1.IN35
b[29] => Add1.IN3
b[30] => Add0.IN34
b[30] => s.IN1
b[30] => s.IN1
b[30] => s.IN1
b[30] => ShiftLeft0.IN34
b[30] => ShiftRight0.IN34
b[30] => ShiftRight1.IN34
b[30] => Add1.IN2
b[31] => Add0.IN33
b[31] => s.IN1
b[31] => s.IN1
b[31] => s.IN1
b[31] => ShiftLeft0.IN33
b[31] => ShiftRight0.IN33
b[31] => ShiftRight1.IN32
b[31] => ShiftRight1.IN33
b[31] => Add1.IN1
aluc[0] => Mux0.IN19
aluc[0] => Mux1.IN19
aluc[0] => Mux2.IN19
aluc[0] => Mux3.IN19
aluc[0] => Mux4.IN19
aluc[0] => Mux5.IN19
aluc[0] => Mux6.IN19
aluc[0] => Mux7.IN19
aluc[0] => Mux8.IN19
aluc[0] => Mux9.IN19
aluc[0] => Mux10.IN19
aluc[0] => Mux11.IN19
aluc[0] => Mux12.IN19
aluc[0] => Mux13.IN19
aluc[0] => Mux14.IN19
aluc[0] => Mux15.IN19
aluc[0] => Mux16.IN19
aluc[0] => Mux17.IN19
aluc[0] => Mux18.IN19
aluc[0] => Mux19.IN19
aluc[0] => Mux20.IN19
aluc[0] => Mux21.IN19
aluc[0] => Mux22.IN19
aluc[0] => Mux23.IN19
aluc[0] => Mux24.IN19
aluc[0] => Mux25.IN19
aluc[0] => Mux26.IN19
aluc[0] => Mux27.IN19
aluc[0] => Mux28.IN19
aluc[0] => Mux29.IN19
aluc[0] => Mux30.IN19
aluc[0] => Mux31.IN19
aluc[1] => Mux0.IN18
aluc[1] => Mux1.IN18
aluc[1] => Mux2.IN18
aluc[1] => Mux3.IN18
aluc[1] => Mux4.IN18
aluc[1] => Mux5.IN18
aluc[1] => Mux6.IN18
aluc[1] => Mux7.IN18
aluc[1] => Mux8.IN18
aluc[1] => Mux9.IN18
aluc[1] => Mux10.IN18
aluc[1] => Mux11.IN18
aluc[1] => Mux12.IN18
aluc[1] => Mux13.IN18
aluc[1] => Mux14.IN18
aluc[1] => Mux15.IN18
aluc[1] => Mux16.IN18
aluc[1] => Mux17.IN18
aluc[1] => Mux18.IN18
aluc[1] => Mux19.IN18
aluc[1] => Mux20.IN18
aluc[1] => Mux21.IN18
aluc[1] => Mux22.IN18
aluc[1] => Mux23.IN18
aluc[1] => Mux24.IN18
aluc[1] => Mux25.IN18
aluc[1] => Mux26.IN18
aluc[1] => Mux27.IN18
aluc[1] => Mux28.IN18
aluc[1] => Mux29.IN18
aluc[1] => Mux30.IN18
aluc[1] => Mux31.IN18
aluc[2] => Mux0.IN17
aluc[2] => Mux1.IN17
aluc[2] => Mux2.IN17
aluc[2] => Mux3.IN17
aluc[2] => Mux4.IN17
aluc[2] => Mux5.IN17
aluc[2] => Mux6.IN17
aluc[2] => Mux7.IN17
aluc[2] => Mux8.IN17
aluc[2] => Mux9.IN17
aluc[2] => Mux10.IN17
aluc[2] => Mux11.IN17
aluc[2] => Mux12.IN17
aluc[2] => Mux13.IN17
aluc[2] => Mux14.IN17
aluc[2] => Mux15.IN17
aluc[2] => Mux16.IN17
aluc[2] => Mux17.IN17
aluc[2] => Mux18.IN17
aluc[2] => Mux19.IN17
aluc[2] => Mux20.IN17
aluc[2] => Mux21.IN17
aluc[2] => Mux22.IN17
aluc[2] => Mux23.IN17
aluc[2] => Mux24.IN17
aluc[2] => Mux25.IN17
aluc[2] => Mux26.IN17
aluc[2] => Mux27.IN17
aluc[2] => Mux28.IN17
aluc[2] => Mux29.IN17
aluc[2] => Mux30.IN17
aluc[2] => Mux31.IN17
aluc[3] => Mux0.IN16
aluc[3] => Mux1.IN16
aluc[3] => Mux2.IN16
aluc[3] => Mux3.IN16
aluc[3] => Mux4.IN16
aluc[3] => Mux5.IN16
aluc[3] => Mux6.IN16
aluc[3] => Mux7.IN16
aluc[3] => Mux8.IN16
aluc[3] => Mux9.IN16
aluc[3] => Mux10.IN16
aluc[3] => Mux11.IN16
aluc[3] => Mux12.IN16
aluc[3] => Mux13.IN16
aluc[3] => Mux14.IN16
aluc[3] => Mux15.IN16
aluc[3] => Mux16.IN16
aluc[3] => Mux17.IN16
aluc[3] => Mux18.IN16
aluc[3] => Mux19.IN16
aluc[3] => Mux20.IN16
aluc[3] => Mux21.IN16
aluc[3] => Mux22.IN16
aluc[3] => Mux23.IN16
aluc[3] => Mux24.IN16
aluc[3] => Mux25.IN16
aluc[3] => Mux26.IN16
aluc[3] => Mux27.IN16
aluc[3] => Mux28.IN16
aluc[3] => Mux29.IN16
aluc[3] => Mux30.IN16
aluc[3] => Mux31.IN16
s[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_instmem:imem
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
inst[0] <= lpm_rom_irom:irom.port2
inst[1] <= lpm_rom_irom:irom.port2
inst[2] <= lpm_rom_irom:irom.port2
inst[3] <= lpm_rom_irom:irom.port2
inst[4] <= lpm_rom_irom:irom.port2
inst[5] <= lpm_rom_irom:irom.port2
inst[6] <= lpm_rom_irom:irom.port2
inst[7] <= lpm_rom_irom:irom.port2
inst[8] <= lpm_rom_irom:irom.port2
inst[9] <= lpm_rom_irom:irom.port2
inst[10] <= lpm_rom_irom:irom.port2
inst[11] <= lpm_rom_irom:irom.port2
inst[12] <= lpm_rom_irom:irom.port2
inst[13] <= lpm_rom_irom:irom.port2
inst[14] <= lpm_rom_irom:irom.port2
inst[15] <= lpm_rom_irom:irom.port2
inst[16] <= lpm_rom_irom:irom.port2
inst[17] <= lpm_rom_irom:irom.port2
inst[18] <= lpm_rom_irom:irom.port2
inst[19] <= lpm_rom_irom:irom.port2
inst[20] <= lpm_rom_irom:irom.port2
inst[21] <= lpm_rom_irom:irom.port2
inst[22] <= lpm_rom_irom:irom.port2
inst[23] <= lpm_rom_irom:irom.port2
inst[24] <= lpm_rom_irom:irom.port2
inst[25] <= lpm_rom_irom:irom.port2
inst[26] <= lpm_rom_irom:irom.port2
inst[27] <= lpm_rom_irom:irom.port2
inst[28] <= lpm_rom_irom:irom.port2
inst[29] <= lpm_rom_irom:irom.port2
inst[30] <= lpm_rom_irom:irom.port2
inst[31] <= lpm_rom_irom:irom.port2
clock => imem_clk.IN0
mem_clk => imem_clk.IN1
imem_clk <= imem_clk.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|sc_computer|sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mpb1:auto_generated.address_a[0]
address_a[1] => altsyncram_mpb1:auto_generated.address_a[1]
address_a[2] => altsyncram_mpb1:auto_generated.address_a[2]
address_a[3] => altsyncram_mpb1:auto_generated.address_a[3]
address_a[4] => altsyncram_mpb1:auto_generated.address_a[4]
address_a[5] => altsyncram_mpb1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mpb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mpb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mpb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mpb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mpb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mpb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mpb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_mpb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_mpb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_mpb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_mpb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_mpb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_mpb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_mpb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_mpb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_mpb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_mpb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_mpb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_mpb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_mpb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_mpb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_mpb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_mpb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_mpb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_mpb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_mpb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_mpb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_mpb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_mpb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_mpb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_mpb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_mpb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_mpb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sc_computer|sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|sc_computer|sc_computer_main:inst4|sc_datamem:dmem
addr[0] => addr[0].IN2
addr[1] => addr[1].IN2
addr[2] => addr[2].IN3
addr[3] => addr[3].IN3
addr[4] => addr[4].IN3
addr[5] => addr[5].IN3
addr[6] => addr[6].IN3
addr[7] => addr[7].IN3
addr[8] => addr[8].IN2
addr[9] => addr[9].IN2
addr[10] => addr[10].IN2
addr[11] => addr[11].IN2
addr[12] => addr[12].IN2
addr[13] => addr[13].IN2
addr[14] => addr[14].IN2
addr[15] => addr[15].IN2
addr[16] => addr[16].IN2
addr[17] => addr[17].IN2
addr[18] => addr[18].IN2
addr[19] => addr[19].IN2
addr[20] => addr[20].IN2
addr[21] => addr[21].IN2
addr[22] => addr[22].IN2
addr[23] => addr[23].IN2
addr[24] => addr[24].IN2
addr[25] => addr[25].IN2
addr[26] => addr[26].IN2
addr[27] => addr[27].IN2
addr[28] => addr[28].IN2
addr[29] => addr[29].IN2
addr[30] => addr[30].IN2
addr[31] => addr[31].IN2
datain[0] => datain[0].IN2
datain[1] => datain[1].IN2
datain[2] => datain[2].IN2
datain[3] => datain[3].IN2
datain[4] => datain[4].IN2
datain[5] => datain[5].IN2
datain[6] => datain[6].IN2
datain[7] => datain[7].IN2
datain[8] => datain[8].IN2
datain[9] => datain[9].IN2
datain[10] => datain[10].IN2
datain[11] => datain[11].IN2
datain[12] => datain[12].IN2
datain[13] => datain[13].IN2
datain[14] => datain[14].IN2
datain[15] => datain[15].IN2
datain[16] => datain[16].IN2
datain[17] => datain[17].IN2
datain[18] => datain[18].IN2
datain[19] => datain[19].IN2
datain[20] => datain[20].IN2
datain[21] => datain[21].IN2
datain[22] => datain[22].IN2
datain[23] => datain[23].IN2
datain[24] => datain[24].IN2
datain[25] => datain[25].IN2
datain[26] => datain[26].IN2
datain[27] => datain[27].IN2
datain[28] => datain[28].IN2
datain[29] => datain[29].IN2
datain[30] => datain[30].IN2
datain[31] => datain[31].IN2
dataout[0] <= mux2x32:io_data_mux.port3
dataout[1] <= mux2x32:io_data_mux.port3
dataout[2] <= mux2x32:io_data_mux.port3
dataout[3] <= mux2x32:io_data_mux.port3
dataout[4] <= mux2x32:io_data_mux.port3
dataout[5] <= mux2x32:io_data_mux.port3
dataout[6] <= mux2x32:io_data_mux.port3
dataout[7] <= mux2x32:io_data_mux.port3
dataout[8] <= mux2x32:io_data_mux.port3
dataout[9] <= mux2x32:io_data_mux.port3
dataout[10] <= mux2x32:io_data_mux.port3
dataout[11] <= mux2x32:io_data_mux.port3
dataout[12] <= mux2x32:io_data_mux.port3
dataout[13] <= mux2x32:io_data_mux.port3
dataout[14] <= mux2x32:io_data_mux.port3
dataout[15] <= mux2x32:io_data_mux.port3
dataout[16] <= mux2x32:io_data_mux.port3
dataout[17] <= mux2x32:io_data_mux.port3
dataout[18] <= mux2x32:io_data_mux.port3
dataout[19] <= mux2x32:io_data_mux.port3
dataout[20] <= mux2x32:io_data_mux.port3
dataout[21] <= mux2x32:io_data_mux.port3
dataout[22] <= mux2x32:io_data_mux.port3
dataout[23] <= mux2x32:io_data_mux.port3
dataout[24] <= mux2x32:io_data_mux.port3
dataout[25] <= mux2x32:io_data_mux.port3
dataout[26] <= mux2x32:io_data_mux.port3
dataout[27] <= mux2x32:io_data_mux.port3
dataout[28] <= mux2x32:io_data_mux.port3
dataout[29] <= mux2x32:io_data_mux.port3
dataout[30] <= mux2x32:io_data_mux.port3
dataout[31] <= mux2x32:io_data_mux.port3
we => write_enable.IN0
clock => write_enable.IN1
clock => dmem_clk.IN0
mem_clk => dmem_clk.IN1
dmem_clk <= dmem_clk.DB_MAX_OUTPUT_PORT_TYPE
out_port0[0] <= io_output:io_output_reg.port4
out_port0[1] <= io_output:io_output_reg.port4
out_port0[2] <= io_output:io_output_reg.port4
out_port0[3] <= io_output:io_output_reg.port4
out_port0[4] <= io_output:io_output_reg.port4
out_port0[5] <= io_output:io_output_reg.port4
out_port0[6] <= io_output:io_output_reg.port4
out_port0[7] <= io_output:io_output_reg.port4
out_port0[8] <= io_output:io_output_reg.port4
out_port0[9] <= io_output:io_output_reg.port4
out_port0[10] <= io_output:io_output_reg.port4
out_port0[11] <= io_output:io_output_reg.port4
out_port0[12] <= io_output:io_output_reg.port4
out_port0[13] <= io_output:io_output_reg.port4
out_port0[14] <= io_output:io_output_reg.port4
out_port0[15] <= io_output:io_output_reg.port4
out_port0[16] <= io_output:io_output_reg.port4
out_port0[17] <= io_output:io_output_reg.port4
out_port0[18] <= io_output:io_output_reg.port4
out_port0[19] <= io_output:io_output_reg.port4
out_port0[20] <= io_output:io_output_reg.port4
out_port0[21] <= io_output:io_output_reg.port4
out_port0[22] <= io_output:io_output_reg.port4
out_port0[23] <= io_output:io_output_reg.port4
out_port0[24] <= io_output:io_output_reg.port4
out_port0[25] <= io_output:io_output_reg.port4
out_port0[26] <= io_output:io_output_reg.port4
out_port0[27] <= io_output:io_output_reg.port4
out_port0[28] <= io_output:io_output_reg.port4
out_port0[29] <= io_output:io_output_reg.port4
out_port0[30] <= io_output:io_output_reg.port4
out_port0[31] <= io_output:io_output_reg.port4
out_port1[0] <= io_output:io_output_reg.port5
out_port1[1] <= io_output:io_output_reg.port5
out_port1[2] <= io_output:io_output_reg.port5
out_port1[3] <= io_output:io_output_reg.port5
out_port1[4] <= io_output:io_output_reg.port5
out_port1[5] <= io_output:io_output_reg.port5
out_port1[6] <= io_output:io_output_reg.port5
out_port1[7] <= io_output:io_output_reg.port5
out_port1[8] <= io_output:io_output_reg.port5
out_port1[9] <= io_output:io_output_reg.port5
out_port1[10] <= io_output:io_output_reg.port5
out_port1[11] <= io_output:io_output_reg.port5
out_port1[12] <= io_output:io_output_reg.port5
out_port1[13] <= io_output:io_output_reg.port5
out_port1[14] <= io_output:io_output_reg.port5
out_port1[15] <= io_output:io_output_reg.port5
out_port1[16] <= io_output:io_output_reg.port5
out_port1[17] <= io_output:io_output_reg.port5
out_port1[18] <= io_output:io_output_reg.port5
out_port1[19] <= io_output:io_output_reg.port5
out_port1[20] <= io_output:io_output_reg.port5
out_port1[21] <= io_output:io_output_reg.port5
out_port1[22] <= io_output:io_output_reg.port5
out_port1[23] <= io_output:io_output_reg.port5
out_port1[24] <= io_output:io_output_reg.port5
out_port1[25] <= io_output:io_output_reg.port5
out_port1[26] <= io_output:io_output_reg.port5
out_port1[27] <= io_output:io_output_reg.port5
out_port1[28] <= io_output:io_output_reg.port5
out_port1[29] <= io_output:io_output_reg.port5
out_port1[30] <= io_output:io_output_reg.port5
out_port1[31] <= io_output:io_output_reg.port5
out_port2[0] <= io_output:io_output_reg.port6
out_port2[1] <= io_output:io_output_reg.port6
out_port2[2] <= io_output:io_output_reg.port6
out_port2[3] <= io_output:io_output_reg.port6
out_port2[4] <= io_output:io_output_reg.port6
out_port2[5] <= io_output:io_output_reg.port6
out_port2[6] <= io_output:io_output_reg.port6
out_port2[7] <= io_output:io_output_reg.port6
out_port2[8] <= io_output:io_output_reg.port6
out_port2[9] <= io_output:io_output_reg.port6
out_port2[10] <= io_output:io_output_reg.port6
out_port2[11] <= io_output:io_output_reg.port6
out_port2[12] <= io_output:io_output_reg.port6
out_port2[13] <= io_output:io_output_reg.port6
out_port2[14] <= io_output:io_output_reg.port6
out_port2[15] <= io_output:io_output_reg.port6
out_port2[16] <= io_output:io_output_reg.port6
out_port2[17] <= io_output:io_output_reg.port6
out_port2[18] <= io_output:io_output_reg.port6
out_port2[19] <= io_output:io_output_reg.port6
out_port2[20] <= io_output:io_output_reg.port6
out_port2[21] <= io_output:io_output_reg.port6
out_port2[22] <= io_output:io_output_reg.port6
out_port2[23] <= io_output:io_output_reg.port6
out_port2[24] <= io_output:io_output_reg.port6
out_port2[25] <= io_output:io_output_reg.port6
out_port2[26] <= io_output:io_output_reg.port6
out_port2[27] <= io_output:io_output_reg.port6
out_port2[28] <= io_output:io_output_reg.port6
out_port2[29] <= io_output:io_output_reg.port6
out_port2[30] <= io_output:io_output_reg.port6
out_port2[31] <= io_output:io_output_reg.port6
in_port0[0] => in_port0[0].IN1
in_port0[1] => in_port0[1].IN1
in_port0[2] => in_port0[2].IN1
in_port0[3] => in_port0[3].IN1
in_port0[4] => in_port0[4].IN1
in_port0[5] => in_port0[5].IN1
in_port0[6] => in_port0[6].IN1
in_port0[7] => in_port0[7].IN1
in_port0[8] => in_port0[8].IN1
in_port0[9] => in_port0[9].IN1
in_port0[10] => in_port0[10].IN1
in_port0[11] => in_port0[11].IN1
in_port0[12] => in_port0[12].IN1
in_port0[13] => in_port0[13].IN1
in_port0[14] => in_port0[14].IN1
in_port0[15] => in_port0[15].IN1
in_port0[16] => in_port0[16].IN1
in_port0[17] => in_port0[17].IN1
in_port0[18] => in_port0[18].IN1
in_port0[19] => in_port0[19].IN1
in_port0[20] => in_port0[20].IN1
in_port0[21] => in_port0[21].IN1
in_port0[22] => in_port0[22].IN1
in_port0[23] => in_port0[23].IN1
in_port0[24] => in_port0[24].IN1
in_port0[25] => in_port0[25].IN1
in_port0[26] => in_port0[26].IN1
in_port0[27] => in_port0[27].IN1
in_port0[28] => in_port0[28].IN1
in_port0[29] => in_port0[29].IN1
in_port0[30] => in_port0[30].IN1
in_port0[31] => in_port0[31].IN1
in_port1[0] => in_port1[0].IN1
in_port1[1] => in_port1[1].IN1
in_port1[2] => in_port1[2].IN1
in_port1[3] => in_port1[3].IN1
in_port1[4] => in_port1[4].IN1
in_port1[5] => in_port1[5].IN1
in_port1[6] => in_port1[6].IN1
in_port1[7] => in_port1[7].IN1
in_port1[8] => in_port1[8].IN1
in_port1[9] => in_port1[9].IN1
in_port1[10] => in_port1[10].IN1
in_port1[11] => in_port1[11].IN1
in_port1[12] => in_port1[12].IN1
in_port1[13] => in_port1[13].IN1
in_port1[14] => in_port1[14].IN1
in_port1[15] => in_port1[15].IN1
in_port1[16] => in_port1[16].IN1
in_port1[17] => in_port1[17].IN1
in_port1[18] => in_port1[18].IN1
in_port1[19] => in_port1[19].IN1
in_port1[20] => in_port1[20].IN1
in_port1[21] => in_port1[21].IN1
in_port1[22] => in_port1[22].IN1
in_port1[23] => in_port1[23].IN1
in_port1[24] => in_port1[24].IN1
in_port1[25] => in_port1[25].IN1
in_port1[26] => in_port1[26].IN1
in_port1[27] => in_port1[27].IN1
in_port1[28] => in_port1[28].IN1
in_port1[29] => in_port1[29].IN1
in_port1[30] => in_port1[30].IN1
in_port1[31] => in_port1[31].IN1
mem_dataout[0] <= mem_dataout[0].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[1] <= mem_dataout[1].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[2] <= mem_dataout[2].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[3] <= mem_dataout[3].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[4] <= mem_dataout[4].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[5] <= mem_dataout[5].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[6] <= mem_dataout[6].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[7] <= mem_dataout[7].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[8] <= mem_dataout[8].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[9] <= mem_dataout[9].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[10] <= mem_dataout[10].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[11] <= mem_dataout[11].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[12] <= mem_dataout[12].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[13] <= mem_dataout[13].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[14] <= mem_dataout[14].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[15] <= mem_dataout[15].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[16] <= mem_dataout[16].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[17] <= mem_dataout[17].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[18] <= mem_dataout[18].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[19] <= mem_dataout[19].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[20] <= mem_dataout[20].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[21] <= mem_dataout[21].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[22] <= mem_dataout[22].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[23] <= mem_dataout[23].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[24] <= mem_dataout[24].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[25] <= mem_dataout[25].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[26] <= mem_dataout[26].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[27] <= mem_dataout[27].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[28] <= mem_dataout[28].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[29] <= mem_dataout[29].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[30] <= mem_dataout[30].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[31] <= mem_dataout[31].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[0] <= io_read_data[0].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[1] <= io_read_data[1].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[2] <= io_read_data[2].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[3] <= io_read_data[3].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[4] <= io_read_data[4].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[5] <= io_read_data[5].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[6] <= io_read_data[6].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[7] <= io_read_data[7].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[8] <= io_read_data[8].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[9] <= io_read_data[9].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[10] <= io_read_data[10].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[11] <= io_read_data[11].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[12] <= io_read_data[12].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[13] <= io_read_data[13].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[14] <= io_read_data[14].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[15] <= io_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[16] <= io_read_data[16].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[17] <= io_read_data[17].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[18] <= io_read_data[18].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[19] <= io_read_data[19].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[20] <= io_read_data[20].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[21] <= io_read_data[21].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[22] <= io_read_data[22].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[23] <= io_read_data[23].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[24] <= io_read_data[24].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[25] <= io_read_data[25].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[26] <= io_read_data[26].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[27] <= io_read_data[27].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[28] <= io_read_data[28].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[29] <= io_read_data[29].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[30] <= io_read_data[30].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[31] <= io_read_data[31].DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_datamem:dmem|mux2x32:io_data_mux
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|sc_computer|sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component
wren_a => altsyncram_38f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_38f1:auto_generated.data_a[0]
data_a[1] => altsyncram_38f1:auto_generated.data_a[1]
data_a[2] => altsyncram_38f1:auto_generated.data_a[2]
data_a[3] => altsyncram_38f1:auto_generated.data_a[3]
data_a[4] => altsyncram_38f1:auto_generated.data_a[4]
data_a[5] => altsyncram_38f1:auto_generated.data_a[5]
data_a[6] => altsyncram_38f1:auto_generated.data_a[6]
data_a[7] => altsyncram_38f1:auto_generated.data_a[7]
data_a[8] => altsyncram_38f1:auto_generated.data_a[8]
data_a[9] => altsyncram_38f1:auto_generated.data_a[9]
data_a[10] => altsyncram_38f1:auto_generated.data_a[10]
data_a[11] => altsyncram_38f1:auto_generated.data_a[11]
data_a[12] => altsyncram_38f1:auto_generated.data_a[12]
data_a[13] => altsyncram_38f1:auto_generated.data_a[13]
data_a[14] => altsyncram_38f1:auto_generated.data_a[14]
data_a[15] => altsyncram_38f1:auto_generated.data_a[15]
data_a[16] => altsyncram_38f1:auto_generated.data_a[16]
data_a[17] => altsyncram_38f1:auto_generated.data_a[17]
data_a[18] => altsyncram_38f1:auto_generated.data_a[18]
data_a[19] => altsyncram_38f1:auto_generated.data_a[19]
data_a[20] => altsyncram_38f1:auto_generated.data_a[20]
data_a[21] => altsyncram_38f1:auto_generated.data_a[21]
data_a[22] => altsyncram_38f1:auto_generated.data_a[22]
data_a[23] => altsyncram_38f1:auto_generated.data_a[23]
data_a[24] => altsyncram_38f1:auto_generated.data_a[24]
data_a[25] => altsyncram_38f1:auto_generated.data_a[25]
data_a[26] => altsyncram_38f1:auto_generated.data_a[26]
data_a[27] => altsyncram_38f1:auto_generated.data_a[27]
data_a[28] => altsyncram_38f1:auto_generated.data_a[28]
data_a[29] => altsyncram_38f1:auto_generated.data_a[29]
data_a[30] => altsyncram_38f1:auto_generated.data_a[30]
data_a[31] => altsyncram_38f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_38f1:auto_generated.address_a[0]
address_a[1] => altsyncram_38f1:auto_generated.address_a[1]
address_a[2] => altsyncram_38f1:auto_generated.address_a[2]
address_a[3] => altsyncram_38f1:auto_generated.address_a[3]
address_a[4] => altsyncram_38f1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_38f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_38f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_38f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_38f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_38f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_38f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_38f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_38f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_38f1:auto_generated.q_a[7]
q_a[8] <= altsyncram_38f1:auto_generated.q_a[8]
q_a[9] <= altsyncram_38f1:auto_generated.q_a[9]
q_a[10] <= altsyncram_38f1:auto_generated.q_a[10]
q_a[11] <= altsyncram_38f1:auto_generated.q_a[11]
q_a[12] <= altsyncram_38f1:auto_generated.q_a[12]
q_a[13] <= altsyncram_38f1:auto_generated.q_a[13]
q_a[14] <= altsyncram_38f1:auto_generated.q_a[14]
q_a[15] <= altsyncram_38f1:auto_generated.q_a[15]
q_a[16] <= altsyncram_38f1:auto_generated.q_a[16]
q_a[17] <= altsyncram_38f1:auto_generated.q_a[17]
q_a[18] <= altsyncram_38f1:auto_generated.q_a[18]
q_a[19] <= altsyncram_38f1:auto_generated.q_a[19]
q_a[20] <= altsyncram_38f1:auto_generated.q_a[20]
q_a[21] <= altsyncram_38f1:auto_generated.q_a[21]
q_a[22] <= altsyncram_38f1:auto_generated.q_a[22]
q_a[23] <= altsyncram_38f1:auto_generated.q_a[23]
q_a[24] <= altsyncram_38f1:auto_generated.q_a[24]
q_a[25] <= altsyncram_38f1:auto_generated.q_a[25]
q_a[26] <= altsyncram_38f1:auto_generated.q_a[26]
q_a[27] <= altsyncram_38f1:auto_generated.q_a[27]
q_a[28] <= altsyncram_38f1:auto_generated.q_a[28]
q_a[29] <= altsyncram_38f1:auto_generated.q_a[29]
q_a[30] <= altsyncram_38f1:auto_generated.q_a[30]
q_a[31] <= altsyncram_38f1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sc_computer|sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|sc_computer|sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => Decoder0.IN5
addr[3] => Decoder0.IN4
addr[4] => Decoder0.IN3
addr[5] => Decoder0.IN2
addr[6] => Decoder0.IN1
addr[7] => Decoder0.IN0
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
datain[0] => out_port2.DATAB
datain[0] => out_port1.DATAB
datain[0] => out_port0.DATAB
datain[1] => out_port2.DATAB
datain[1] => out_port1.DATAB
datain[1] => out_port0.DATAB
datain[2] => out_port2.DATAB
datain[2] => out_port1.DATAB
datain[2] => out_port0.DATAB
datain[3] => out_port2.DATAB
datain[3] => out_port1.DATAB
datain[3] => out_port0.DATAB
datain[4] => out_port2.DATAB
datain[4] => out_port1.DATAB
datain[4] => out_port0.DATAB
datain[5] => out_port2.DATAB
datain[5] => out_port1.DATAB
datain[5] => out_port0.DATAB
datain[6] => out_port2.DATAB
datain[6] => out_port1.DATAB
datain[6] => out_port0.DATAB
datain[7] => out_port2.DATAB
datain[7] => out_port1.DATAB
datain[7] => out_port0.DATAB
datain[8] => out_port2.DATAB
datain[8] => out_port1.DATAB
datain[8] => out_port0.DATAB
datain[9] => out_port2.DATAB
datain[9] => out_port1.DATAB
datain[9] => out_port0.DATAB
datain[10] => out_port2.DATAB
datain[10] => out_port1.DATAB
datain[10] => out_port0.DATAB
datain[11] => out_port2.DATAB
datain[11] => out_port1.DATAB
datain[11] => out_port0.DATAB
datain[12] => out_port2.DATAB
datain[12] => out_port1.DATAB
datain[12] => out_port0.DATAB
datain[13] => out_port2.DATAB
datain[13] => out_port1.DATAB
datain[13] => out_port0.DATAB
datain[14] => out_port2.DATAB
datain[14] => out_port1.DATAB
datain[14] => out_port0.DATAB
datain[15] => out_port2.DATAB
datain[15] => out_port1.DATAB
datain[15] => out_port0.DATAB
datain[16] => out_port2.DATAB
datain[16] => out_port1.DATAB
datain[16] => out_port0.DATAB
datain[17] => out_port2.DATAB
datain[17] => out_port1.DATAB
datain[17] => out_port0.DATAB
datain[18] => out_port2.DATAB
datain[18] => out_port1.DATAB
datain[18] => out_port0.DATAB
datain[19] => out_port2.DATAB
datain[19] => out_port1.DATAB
datain[19] => out_port0.DATAB
datain[20] => out_port2.DATAB
datain[20] => out_port1.DATAB
datain[20] => out_port0.DATAB
datain[21] => out_port2.DATAB
datain[21] => out_port1.DATAB
datain[21] => out_port0.DATAB
datain[22] => out_port2.DATAB
datain[22] => out_port1.DATAB
datain[22] => out_port0.DATAB
datain[23] => out_port2.DATAB
datain[23] => out_port1.DATAB
datain[23] => out_port0.DATAB
datain[24] => out_port2.DATAB
datain[24] => out_port1.DATAB
datain[24] => out_port0.DATAB
datain[25] => out_port2.DATAB
datain[25] => out_port1.DATAB
datain[25] => out_port0.DATAB
datain[26] => out_port2.DATAB
datain[26] => out_port1.DATAB
datain[26] => out_port0.DATAB
datain[27] => out_port2.DATAB
datain[27] => out_port1.DATAB
datain[27] => out_port0.DATAB
datain[28] => out_port2.DATAB
datain[28] => out_port1.DATAB
datain[28] => out_port0.DATAB
datain[29] => out_port2.DATAB
datain[29] => out_port1.DATAB
datain[29] => out_port0.DATAB
datain[30] => out_port2.DATAB
datain[30] => out_port1.DATAB
datain[30] => out_port0.DATAB
datain[31] => out_port2.DATAB
datain[31] => out_port1.DATAB
datain[31] => out_port0.DATAB
write_io_enable => out_port1[0]~reg0.ENA
write_io_enable => out_port0[31]~reg0.ENA
write_io_enable => out_port0[30]~reg0.ENA
write_io_enable => out_port0[29]~reg0.ENA
write_io_enable => out_port0[28]~reg0.ENA
write_io_enable => out_port0[27]~reg0.ENA
write_io_enable => out_port0[26]~reg0.ENA
write_io_enable => out_port0[25]~reg0.ENA
write_io_enable => out_port0[24]~reg0.ENA
write_io_enable => out_port0[23]~reg0.ENA
write_io_enable => out_port0[22]~reg0.ENA
write_io_enable => out_port0[21]~reg0.ENA
write_io_enable => out_port0[20]~reg0.ENA
write_io_enable => out_port0[19]~reg0.ENA
write_io_enable => out_port0[18]~reg0.ENA
write_io_enable => out_port0[17]~reg0.ENA
write_io_enable => out_port0[16]~reg0.ENA
write_io_enable => out_port0[15]~reg0.ENA
write_io_enable => out_port0[14]~reg0.ENA
write_io_enable => out_port0[13]~reg0.ENA
write_io_enable => out_port0[12]~reg0.ENA
write_io_enable => out_port0[11]~reg0.ENA
write_io_enable => out_port0[10]~reg0.ENA
write_io_enable => out_port0[9]~reg0.ENA
write_io_enable => out_port0[8]~reg0.ENA
write_io_enable => out_port0[7]~reg0.ENA
write_io_enable => out_port0[6]~reg0.ENA
write_io_enable => out_port0[5]~reg0.ENA
write_io_enable => out_port0[4]~reg0.ENA
write_io_enable => out_port0[3]~reg0.ENA
write_io_enable => out_port0[2]~reg0.ENA
write_io_enable => out_port0[1]~reg0.ENA
write_io_enable => out_port0[0]~reg0.ENA
write_io_enable => out_port1[1]~reg0.ENA
write_io_enable => out_port1[2]~reg0.ENA
write_io_enable => out_port1[3]~reg0.ENA
write_io_enable => out_port1[4]~reg0.ENA
write_io_enable => out_port1[5]~reg0.ENA
write_io_enable => out_port1[6]~reg0.ENA
write_io_enable => out_port1[7]~reg0.ENA
write_io_enable => out_port1[8]~reg0.ENA
write_io_enable => out_port1[9]~reg0.ENA
write_io_enable => out_port1[10]~reg0.ENA
write_io_enable => out_port1[11]~reg0.ENA
write_io_enable => out_port1[12]~reg0.ENA
write_io_enable => out_port1[13]~reg0.ENA
write_io_enable => out_port1[14]~reg0.ENA
write_io_enable => out_port1[15]~reg0.ENA
write_io_enable => out_port1[16]~reg0.ENA
write_io_enable => out_port1[17]~reg0.ENA
write_io_enable => out_port1[18]~reg0.ENA
write_io_enable => out_port1[19]~reg0.ENA
write_io_enable => out_port1[20]~reg0.ENA
write_io_enable => out_port1[21]~reg0.ENA
write_io_enable => out_port1[22]~reg0.ENA
write_io_enable => out_port1[23]~reg0.ENA
write_io_enable => out_port1[24]~reg0.ENA
write_io_enable => out_port1[25]~reg0.ENA
write_io_enable => out_port1[26]~reg0.ENA
write_io_enable => out_port1[27]~reg0.ENA
write_io_enable => out_port1[28]~reg0.ENA
write_io_enable => out_port1[29]~reg0.ENA
write_io_enable => out_port1[30]~reg0.ENA
write_io_enable => out_port1[31]~reg0.ENA
write_io_enable => out_port2[0]~reg0.ENA
write_io_enable => out_port2[1]~reg0.ENA
write_io_enable => out_port2[2]~reg0.ENA
write_io_enable => out_port2[3]~reg0.ENA
write_io_enable => out_port2[4]~reg0.ENA
write_io_enable => out_port2[5]~reg0.ENA
write_io_enable => out_port2[6]~reg0.ENA
write_io_enable => out_port2[7]~reg0.ENA
write_io_enable => out_port2[8]~reg0.ENA
write_io_enable => out_port2[9]~reg0.ENA
write_io_enable => out_port2[10]~reg0.ENA
write_io_enable => out_port2[11]~reg0.ENA
write_io_enable => out_port2[12]~reg0.ENA
write_io_enable => out_port2[13]~reg0.ENA
write_io_enable => out_port2[14]~reg0.ENA
write_io_enable => out_port2[15]~reg0.ENA
write_io_enable => out_port2[16]~reg0.ENA
write_io_enable => out_port2[17]~reg0.ENA
write_io_enable => out_port2[18]~reg0.ENA
write_io_enable => out_port2[19]~reg0.ENA
write_io_enable => out_port2[20]~reg0.ENA
write_io_enable => out_port2[21]~reg0.ENA
write_io_enable => out_port2[22]~reg0.ENA
write_io_enable => out_port2[23]~reg0.ENA
write_io_enable => out_port2[24]~reg0.ENA
write_io_enable => out_port2[25]~reg0.ENA
write_io_enable => out_port2[26]~reg0.ENA
write_io_enable => out_port2[27]~reg0.ENA
write_io_enable => out_port2[28]~reg0.ENA
write_io_enable => out_port2[29]~reg0.ENA
write_io_enable => out_port2[30]~reg0.ENA
write_io_enable => out_port2[31]~reg0.ENA
io_clk => out_port0[0]~reg0.CLK
io_clk => out_port0[1]~reg0.CLK
io_clk => out_port0[2]~reg0.CLK
io_clk => out_port0[3]~reg0.CLK
io_clk => out_port0[4]~reg0.CLK
io_clk => out_port0[5]~reg0.CLK
io_clk => out_port0[6]~reg0.CLK
io_clk => out_port0[7]~reg0.CLK
io_clk => out_port0[8]~reg0.CLK
io_clk => out_port0[9]~reg0.CLK
io_clk => out_port0[10]~reg0.CLK
io_clk => out_port0[11]~reg0.CLK
io_clk => out_port0[12]~reg0.CLK
io_clk => out_port0[13]~reg0.CLK
io_clk => out_port0[14]~reg0.CLK
io_clk => out_port0[15]~reg0.CLK
io_clk => out_port0[16]~reg0.CLK
io_clk => out_port0[17]~reg0.CLK
io_clk => out_port0[18]~reg0.CLK
io_clk => out_port0[19]~reg0.CLK
io_clk => out_port0[20]~reg0.CLK
io_clk => out_port0[21]~reg0.CLK
io_clk => out_port0[22]~reg0.CLK
io_clk => out_port0[23]~reg0.CLK
io_clk => out_port0[24]~reg0.CLK
io_clk => out_port0[25]~reg0.CLK
io_clk => out_port0[26]~reg0.CLK
io_clk => out_port0[27]~reg0.CLK
io_clk => out_port0[28]~reg0.CLK
io_clk => out_port0[29]~reg0.CLK
io_clk => out_port0[30]~reg0.CLK
io_clk => out_port0[31]~reg0.CLK
io_clk => out_port1[0]~reg0.CLK
io_clk => out_port1[1]~reg0.CLK
io_clk => out_port1[2]~reg0.CLK
io_clk => out_port1[3]~reg0.CLK
io_clk => out_port1[4]~reg0.CLK
io_clk => out_port1[5]~reg0.CLK
io_clk => out_port1[6]~reg0.CLK
io_clk => out_port1[7]~reg0.CLK
io_clk => out_port1[8]~reg0.CLK
io_clk => out_port1[9]~reg0.CLK
io_clk => out_port1[10]~reg0.CLK
io_clk => out_port1[11]~reg0.CLK
io_clk => out_port1[12]~reg0.CLK
io_clk => out_port1[13]~reg0.CLK
io_clk => out_port1[14]~reg0.CLK
io_clk => out_port1[15]~reg0.CLK
io_clk => out_port1[16]~reg0.CLK
io_clk => out_port1[17]~reg0.CLK
io_clk => out_port1[18]~reg0.CLK
io_clk => out_port1[19]~reg0.CLK
io_clk => out_port1[20]~reg0.CLK
io_clk => out_port1[21]~reg0.CLK
io_clk => out_port1[22]~reg0.CLK
io_clk => out_port1[23]~reg0.CLK
io_clk => out_port1[24]~reg0.CLK
io_clk => out_port1[25]~reg0.CLK
io_clk => out_port1[26]~reg0.CLK
io_clk => out_port1[27]~reg0.CLK
io_clk => out_port1[28]~reg0.CLK
io_clk => out_port1[29]~reg0.CLK
io_clk => out_port1[30]~reg0.CLK
io_clk => out_port1[31]~reg0.CLK
io_clk => out_port2[0]~reg0.CLK
io_clk => out_port2[1]~reg0.CLK
io_clk => out_port2[2]~reg0.CLK
io_clk => out_port2[3]~reg0.CLK
io_clk => out_port2[4]~reg0.CLK
io_clk => out_port2[5]~reg0.CLK
io_clk => out_port2[6]~reg0.CLK
io_clk => out_port2[7]~reg0.CLK
io_clk => out_port2[8]~reg0.CLK
io_clk => out_port2[9]~reg0.CLK
io_clk => out_port2[10]~reg0.CLK
io_clk => out_port2[11]~reg0.CLK
io_clk => out_port2[12]~reg0.CLK
io_clk => out_port2[13]~reg0.CLK
io_clk => out_port2[14]~reg0.CLK
io_clk => out_port2[15]~reg0.CLK
io_clk => out_port2[16]~reg0.CLK
io_clk => out_port2[17]~reg0.CLK
io_clk => out_port2[18]~reg0.CLK
io_clk => out_port2[19]~reg0.CLK
io_clk => out_port2[20]~reg0.CLK
io_clk => out_port2[21]~reg0.CLK
io_clk => out_port2[22]~reg0.CLK
io_clk => out_port2[23]~reg0.CLK
io_clk => out_port2[24]~reg0.CLK
io_clk => out_port2[25]~reg0.CLK
io_clk => out_port2[26]~reg0.CLK
io_clk => out_port2[27]~reg0.CLK
io_clk => out_port2[28]~reg0.CLK
io_clk => out_port2[29]~reg0.CLK
io_clk => out_port2[30]~reg0.CLK
io_clk => out_port2[31]~reg0.CLK
out_port0[0] <= out_port0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[1] <= out_port0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[2] <= out_port0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[3] <= out_port0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[4] <= out_port0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[5] <= out_port0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[6] <= out_port0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[7] <= out_port0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[8] <= out_port0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[9] <= out_port0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[10] <= out_port0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[11] <= out_port0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[12] <= out_port0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[13] <= out_port0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[14] <= out_port0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[15] <= out_port0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[16] <= out_port0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[17] <= out_port0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[18] <= out_port0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[19] <= out_port0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[20] <= out_port0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[21] <= out_port0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[22] <= out_port0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[23] <= out_port0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[24] <= out_port0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[25] <= out_port0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[26] <= out_port0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[27] <= out_port0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[28] <= out_port0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[29] <= out_port0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[30] <= out_port0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[31] <= out_port0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[0] <= out_port1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[1] <= out_port1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[2] <= out_port1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[3] <= out_port1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[4] <= out_port1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[5] <= out_port1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[6] <= out_port1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[7] <= out_port1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[8] <= out_port1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[9] <= out_port1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[10] <= out_port1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[11] <= out_port1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[12] <= out_port1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[13] <= out_port1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[14] <= out_port1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[15] <= out_port1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[16] <= out_port1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[17] <= out_port1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[18] <= out_port1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[19] <= out_port1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[20] <= out_port1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[21] <= out_port1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[22] <= out_port1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[23] <= out_port1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[24] <= out_port1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[25] <= out_port1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[26] <= out_port1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[27] <= out_port1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[28] <= out_port1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[29] <= out_port1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[30] <= out_port1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[31] <= out_port1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[0] <= out_port2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[1] <= out_port2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[2] <= out_port2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[3] <= out_port2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[4] <= out_port2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[5] <= out_port2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[6] <= out_port2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[7] <= out_port2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[8] <= out_port2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[9] <= out_port2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[10] <= out_port2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[11] <= out_port2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[12] <= out_port2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[13] <= out_port2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[14] <= out_port2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[15] <= out_port2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[16] <= out_port2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[17] <= out_port2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[18] <= out_port2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[19] <= out_port2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[20] <= out_port2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[21] <= out_port2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[22] <= out_port2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[23] <= out_port2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[24] <= out_port2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[25] <= out_port2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[26] <= out_port2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[27] <= out_port2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[28] <= out_port2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[29] <= out_port2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[30] <= out_port2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[31] <= out_port2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
io_clk => in_reg1[0].CLK
io_clk => in_reg1[1].CLK
io_clk => in_reg1[2].CLK
io_clk => in_reg1[3].CLK
io_clk => in_reg1[4].CLK
io_clk => in_reg1[5].CLK
io_clk => in_reg1[6].CLK
io_clk => in_reg1[7].CLK
io_clk => in_reg1[8].CLK
io_clk => in_reg1[9].CLK
io_clk => in_reg1[10].CLK
io_clk => in_reg1[11].CLK
io_clk => in_reg1[12].CLK
io_clk => in_reg1[13].CLK
io_clk => in_reg1[14].CLK
io_clk => in_reg1[15].CLK
io_clk => in_reg1[16].CLK
io_clk => in_reg1[17].CLK
io_clk => in_reg1[18].CLK
io_clk => in_reg1[19].CLK
io_clk => in_reg1[20].CLK
io_clk => in_reg1[21].CLK
io_clk => in_reg1[22].CLK
io_clk => in_reg1[23].CLK
io_clk => in_reg1[24].CLK
io_clk => in_reg1[25].CLK
io_clk => in_reg1[26].CLK
io_clk => in_reg1[27].CLK
io_clk => in_reg1[28].CLK
io_clk => in_reg1[29].CLK
io_clk => in_reg1[30].CLK
io_clk => in_reg1[31].CLK
io_clk => in_reg0[0].CLK
io_clk => in_reg0[1].CLK
io_clk => in_reg0[2].CLK
io_clk => in_reg0[3].CLK
io_clk => in_reg0[4].CLK
io_clk => in_reg0[5].CLK
io_clk => in_reg0[6].CLK
io_clk => in_reg0[7].CLK
io_clk => in_reg0[8].CLK
io_clk => in_reg0[9].CLK
io_clk => in_reg0[10].CLK
io_clk => in_reg0[11].CLK
io_clk => in_reg0[12].CLK
io_clk => in_reg0[13].CLK
io_clk => in_reg0[14].CLK
io_clk => in_reg0[15].CLK
io_clk => in_reg0[16].CLK
io_clk => in_reg0[17].CLK
io_clk => in_reg0[18].CLK
io_clk => in_reg0[19].CLK
io_clk => in_reg0[20].CLK
io_clk => in_reg0[21].CLK
io_clk => in_reg0[22].CLK
io_clk => in_reg0[23].CLK
io_clk => in_reg0[24].CLK
io_clk => in_reg0[25].CLK
io_clk => in_reg0[26].CLK
io_clk => in_reg0[27].CLK
io_clk => in_reg0[28].CLK
io_clk => in_reg0[29].CLK
io_clk => in_reg0[30].CLK
io_clk => in_reg0[31].CLK
io_read_data[0] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[1] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[2] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[3] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[4] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[5] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[6] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[7] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[8] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[9] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[10] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[11] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[12] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[13] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[14] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[15] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[16] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[17] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[18] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[19] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[20] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[21] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[22] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[23] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[24] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[25] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[26] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[27] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[28] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[29] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[30] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[31] <= io_input_mux:io_imput_mux2x32.port3
in_port0[0] => in_reg0[0].DATAIN
in_port0[1] => in_reg0[1].DATAIN
in_port0[2] => in_reg0[2].DATAIN
in_port0[3] => in_reg0[3].DATAIN
in_port0[4] => in_reg0[4].DATAIN
in_port0[5] => in_reg0[5].DATAIN
in_port0[6] => in_reg0[6].DATAIN
in_port0[7] => in_reg0[7].DATAIN
in_port0[8] => in_reg0[8].DATAIN
in_port0[9] => in_reg0[9].DATAIN
in_port0[10] => in_reg0[10].DATAIN
in_port0[11] => in_reg0[11].DATAIN
in_port0[12] => in_reg0[12].DATAIN
in_port0[13] => in_reg0[13].DATAIN
in_port0[14] => in_reg0[14].DATAIN
in_port0[15] => in_reg0[15].DATAIN
in_port0[16] => in_reg0[16].DATAIN
in_port0[17] => in_reg0[17].DATAIN
in_port0[18] => in_reg0[18].DATAIN
in_port0[19] => in_reg0[19].DATAIN
in_port0[20] => in_reg0[20].DATAIN
in_port0[21] => in_reg0[21].DATAIN
in_port0[22] => in_reg0[22].DATAIN
in_port0[23] => in_reg0[23].DATAIN
in_port0[24] => in_reg0[24].DATAIN
in_port0[25] => in_reg0[25].DATAIN
in_port0[26] => in_reg0[26].DATAIN
in_port0[27] => in_reg0[27].DATAIN
in_port0[28] => in_reg0[28].DATAIN
in_port0[29] => in_reg0[29].DATAIN
in_port0[30] => in_reg0[30].DATAIN
in_port0[31] => in_reg0[31].DATAIN
in_port1[0] => in_reg1[0].DATAIN
in_port1[1] => in_reg1[1].DATAIN
in_port1[2] => in_reg1[2].DATAIN
in_port1[3] => in_reg1[3].DATAIN
in_port1[4] => in_reg1[4].DATAIN
in_port1[5] => in_reg1[5].DATAIN
in_port1[6] => in_reg1[6].DATAIN
in_port1[7] => in_reg1[7].DATAIN
in_port1[8] => in_reg1[8].DATAIN
in_port1[9] => in_reg1[9].DATAIN
in_port1[10] => in_reg1[10].DATAIN
in_port1[11] => in_reg1[11].DATAIN
in_port1[12] => in_reg1[12].DATAIN
in_port1[13] => in_reg1[13].DATAIN
in_port1[14] => in_reg1[14].DATAIN
in_port1[15] => in_reg1[15].DATAIN
in_port1[16] => in_reg1[16].DATAIN
in_port1[17] => in_reg1[17].DATAIN
in_port1[18] => in_reg1[18].DATAIN
in_port1[19] => in_reg1[19].DATAIN
in_port1[20] => in_reg1[20].DATAIN
in_port1[21] => in_reg1[21].DATAIN
in_port1[22] => in_reg1[22].DATAIN
in_port1[23] => in_reg1[23].DATAIN
in_port1[24] => in_reg1[24].DATAIN
in_port1[25] => in_reg1[25].DATAIN
in_port1[26] => in_reg1[26].DATAIN
in_port1[27] => in_reg1[27].DATAIN
in_port1[28] => in_reg1[28].DATAIN
in_port1[29] => in_reg1[29].DATAIN
in_port1[30] => in_reg1[30].DATAIN
in_port1[31] => in_reg1[31].DATAIN


|sc_computer|sc_computer_main:inst4|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32
a0[0] => Selector31.IN4
a0[1] => Selector30.IN4
a0[2] => Selector29.IN4
a0[3] => Selector28.IN4
a0[4] => Selector27.IN4
a0[5] => Selector26.IN4
a0[6] => Selector25.IN4
a0[7] => Selector24.IN4
a0[8] => Selector23.IN4
a0[9] => Selector22.IN4
a0[10] => Selector21.IN4
a0[11] => Selector20.IN4
a0[12] => Selector19.IN4
a0[13] => Selector18.IN4
a0[14] => Selector17.IN4
a0[15] => Selector16.IN4
a0[16] => Selector15.IN4
a0[17] => Selector14.IN4
a0[18] => Selector13.IN4
a0[19] => Selector12.IN4
a0[20] => Selector11.IN4
a0[21] => Selector10.IN4
a0[22] => Selector9.IN4
a0[23] => Selector8.IN4
a0[24] => Selector7.IN4
a0[25] => Selector6.IN4
a0[26] => Selector5.IN4
a0[27] => Selector4.IN4
a0[28] => Selector3.IN4
a0[29] => Selector2.IN4
a0[30] => Selector1.IN4
a0[31] => Selector0.IN4
a1[0] => Selector31.IN5
a1[1] => Selector30.IN5
a1[2] => Selector29.IN5
a1[3] => Selector28.IN5
a1[4] => Selector27.IN5
a1[5] => Selector26.IN5
a1[6] => Selector25.IN5
a1[7] => Selector24.IN5
a1[8] => Selector23.IN5
a1[9] => Selector22.IN5
a1[10] => Selector21.IN5
a1[11] => Selector20.IN5
a1[12] => Selector19.IN5
a1[13] => Selector18.IN5
a1[14] => Selector17.IN5
a1[15] => Selector16.IN5
a1[16] => Selector15.IN5
a1[17] => Selector14.IN5
a1[18] => Selector13.IN5
a1[19] => Selector12.IN5
a1[20] => Selector11.IN5
a1[21] => Selector10.IN5
a1[22] => Selector9.IN5
a1[23] => Selector8.IN5
a1[24] => Selector7.IN5
a1[25] => Selector6.IN5
a1[26] => Selector5.IN5
a1[27] => Selector4.IN5
a1[28] => Selector3.IN5
a1[29] => Selector2.IN5
a1[30] => Selector1.IN5
a1[31] => Selector0.IN5
sel_addr[0] => Equal0.IN11
sel_addr[0] => Equal1.IN11
sel_addr[1] => Equal0.IN10
sel_addr[1] => Equal1.IN10
sel_addr[2] => Equal0.IN9
sel_addr[2] => Equal1.IN9
sel_addr[3] => Equal0.IN8
sel_addr[3] => Equal1.IN8
sel_addr[4] => Equal0.IN7
sel_addr[4] => Equal1.IN7
sel_addr[5] => Equal0.IN6
sel_addr[5] => Equal1.IN6
y[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|sc_computer|out_port_seg:inst5
portnum[0] => Div0.IN35
portnum[0] => Mod0.IN35
portnum[1] => Div0.IN34
portnum[1] => Mod0.IN34
portnum[2] => Div0.IN33
portnum[2] => Mod0.IN33
portnum[3] => Div0.IN32
portnum[3] => Mod0.IN32
portnum[4] => Div0.IN31
portnum[4] => Mod0.IN31
portnum[5] => Div0.IN30
portnum[5] => Mod0.IN30
portnum[6] => Div0.IN29
portnum[6] => Mod0.IN29
portnum[7] => Div0.IN28
portnum[7] => Mod0.IN28
portnum[8] => Div0.IN27
portnum[8] => Mod0.IN27
portnum[9] => Div0.IN26
portnum[9] => Mod0.IN26
portnum[10] => Div0.IN25
portnum[10] => Mod0.IN25
portnum[11] => Div0.IN24
portnum[11] => Mod0.IN24
portnum[12] => Div0.IN23
portnum[12] => Mod0.IN23
portnum[13] => Div0.IN22
portnum[13] => Mod0.IN22
portnum[14] => Div0.IN21
portnum[14] => Mod0.IN21
portnum[15] => Div0.IN20
portnum[15] => Mod0.IN20
portnum[16] => Div0.IN19
portnum[16] => Mod0.IN19
portnum[17] => Div0.IN18
portnum[17] => Mod0.IN18
portnum[18] => Div0.IN17
portnum[18] => Mod0.IN17
portnum[19] => Div0.IN16
portnum[19] => Mod0.IN16
portnum[20] => Div0.IN15
portnum[20] => Mod0.IN15
portnum[21] => Div0.IN14
portnum[21] => Mod0.IN14
portnum[22] => Div0.IN13
portnum[22] => Mod0.IN13
portnum[23] => Div0.IN12
portnum[23] => Mod0.IN12
portnum[24] => Div0.IN11
portnum[24] => Mod0.IN11
portnum[25] => Div0.IN10
portnum[25] => Mod0.IN10
portnum[26] => Div0.IN9
portnum[26] => Mod0.IN9
portnum[27] => Div0.IN8
portnum[27] => Mod0.IN8
portnum[28] => Div0.IN7
portnum[28] => Mod0.IN7
portnum[29] => Div0.IN6
portnum[29] => Mod0.IN6
portnum[30] => Div0.IN5
portnum[30] => Mod0.IN5
portnum[31] => Div0.IN4
portnum[31] => Mod0.IN4
ten[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
one[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[4] <= <GND>
one[5] <= <GND>
one[6] <= <GND>


|sc_computer|out_port_seg:inst6
portnum[0] => Div0.IN35
portnum[0] => Mod0.IN35
portnum[1] => Div0.IN34
portnum[1] => Mod0.IN34
portnum[2] => Div0.IN33
portnum[2] => Mod0.IN33
portnum[3] => Div0.IN32
portnum[3] => Mod0.IN32
portnum[4] => Div0.IN31
portnum[4] => Mod0.IN31
portnum[5] => Div0.IN30
portnum[5] => Mod0.IN30
portnum[6] => Div0.IN29
portnum[6] => Mod0.IN29
portnum[7] => Div0.IN28
portnum[7] => Mod0.IN28
portnum[8] => Div0.IN27
portnum[8] => Mod0.IN27
portnum[9] => Div0.IN26
portnum[9] => Mod0.IN26
portnum[10] => Div0.IN25
portnum[10] => Mod0.IN25
portnum[11] => Div0.IN24
portnum[11] => Mod0.IN24
portnum[12] => Div0.IN23
portnum[12] => Mod0.IN23
portnum[13] => Div0.IN22
portnum[13] => Mod0.IN22
portnum[14] => Div0.IN21
portnum[14] => Mod0.IN21
portnum[15] => Div0.IN20
portnum[15] => Mod0.IN20
portnum[16] => Div0.IN19
portnum[16] => Mod0.IN19
portnum[17] => Div0.IN18
portnum[17] => Mod0.IN18
portnum[18] => Div0.IN17
portnum[18] => Mod0.IN17
portnum[19] => Div0.IN16
portnum[19] => Mod0.IN16
portnum[20] => Div0.IN15
portnum[20] => Mod0.IN15
portnum[21] => Div0.IN14
portnum[21] => Mod0.IN14
portnum[22] => Div0.IN13
portnum[22] => Mod0.IN13
portnum[23] => Div0.IN12
portnum[23] => Mod0.IN12
portnum[24] => Div0.IN11
portnum[24] => Mod0.IN11
portnum[25] => Div0.IN10
portnum[25] => Mod0.IN10
portnum[26] => Div0.IN9
portnum[26] => Mod0.IN9
portnum[27] => Div0.IN8
portnum[27] => Mod0.IN8
portnum[28] => Div0.IN7
portnum[28] => Mod0.IN7
portnum[29] => Div0.IN6
portnum[29] => Mod0.IN6
portnum[30] => Div0.IN5
portnum[30] => Mod0.IN5
portnum[31] => Div0.IN4
portnum[31] => Mod0.IN4
ten[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
one[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[4] <= <GND>
one[5] <= <GND>
one[6] <= <GND>


|sc_computer|out_port_seg:inst7
portnum[0] => Div0.IN35
portnum[0] => Mod0.IN35
portnum[1] => Div0.IN34
portnum[1] => Mod0.IN34
portnum[2] => Div0.IN33
portnum[2] => Mod0.IN33
portnum[3] => Div0.IN32
portnum[3] => Mod0.IN32
portnum[4] => Div0.IN31
portnum[4] => Mod0.IN31
portnum[5] => Div0.IN30
portnum[5] => Mod0.IN30
portnum[6] => Div0.IN29
portnum[6] => Mod0.IN29
portnum[7] => Div0.IN28
portnum[7] => Mod0.IN28
portnum[8] => Div0.IN27
portnum[8] => Mod0.IN27
portnum[9] => Div0.IN26
portnum[9] => Mod0.IN26
portnum[10] => Div0.IN25
portnum[10] => Mod0.IN25
portnum[11] => Div0.IN24
portnum[11] => Mod0.IN24
portnum[12] => Div0.IN23
portnum[12] => Mod0.IN23
portnum[13] => Div0.IN22
portnum[13] => Mod0.IN22
portnum[14] => Div0.IN21
portnum[14] => Mod0.IN21
portnum[15] => Div0.IN20
portnum[15] => Mod0.IN20
portnum[16] => Div0.IN19
portnum[16] => Mod0.IN19
portnum[17] => Div0.IN18
portnum[17] => Mod0.IN18
portnum[18] => Div0.IN17
portnum[18] => Mod0.IN17
portnum[19] => Div0.IN16
portnum[19] => Mod0.IN16
portnum[20] => Div0.IN15
portnum[20] => Mod0.IN15
portnum[21] => Div0.IN14
portnum[21] => Mod0.IN14
portnum[22] => Div0.IN13
portnum[22] => Mod0.IN13
portnum[23] => Div0.IN12
portnum[23] => Mod0.IN12
portnum[24] => Div0.IN11
portnum[24] => Mod0.IN11
portnum[25] => Div0.IN10
portnum[25] => Mod0.IN10
portnum[26] => Div0.IN9
portnum[26] => Mod0.IN9
portnum[27] => Div0.IN8
portnum[27] => Mod0.IN8
portnum[28] => Div0.IN7
portnum[28] => Mod0.IN7
portnum[29] => Div0.IN6
portnum[29] => Mod0.IN6
portnum[30] => Div0.IN5
portnum[30] => Mod0.IN5
portnum[31] => Div0.IN4
portnum[31] => Mod0.IN4
ten[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ten[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
one[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
one[4] <= <GND>
one[5] <= <GND>
one[6] <= <GND>


