Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.04 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.04 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: playcontrol.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "playcontrol.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "playcontrol"
Output Format                      : NGC
Target Device                      : xc2vp7-7-ff896

---- Source Options
Top Module Name                    : playcontrol
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : NO
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/aak/work/vlsi_prj/playcontrol/rtl/system_constants_pkg.vhd" in Library work.
Package <system_constants_pkg> compiled.
Compiling vhdl file "/home/aak/work/vlsi_prj/playcontrol/rtl/kbc_intf.vhd" in Library work.
Entity <kbc_intf> compiled.
Entity <kbc_intf> (Architecture <arch>) compiled.
Compiling vhdl file "/home/aak/work/vlsi_prj/playcontrol/rtl/arbiter_mux.vhd" in Library work.
Entity <arbiter_mux> compiled.
Entity <arbiter_mux> (Architecture <arch>) compiled.
Compiling vhdl file "/home/aak/work/vlsi_prj/playcontrol/rtl/list_ctrl.vhd" in Library work.
Entity <list_ctrl> compiled.
Entity <list_ctrl> (Architecture <arch>) compiled.
Compiling vhdl file "/home/aak/work/vlsi_prj/playcontrol/rtl/play_fsm.vhd" in Library work.
Entity <play_fsm> compiled.
Entity <play_fsm> (Architecture <arch>) compiled.
Compiling vhdl file "/home/aak/work/vlsi_prj/playcontrol/rtl/monitor_fsm.vhd" in Library work.
Entity <monitor_fsm> compiled.
Entity <monitor_fsm> (Architecture <arch>) compiled.
Compiling vhdl file "/home/aak/work/vlsi_prj/playcontrol/rtl/file_info_processor.vhd" in Library work.
Entity <file_info_processor> compiled.
Entity <file_info_processor> (Architecture <arch>) compiled.
Compiling vhdl file "/home/aak/work/vlsi_prj/playcontrol/rtl/playcontrol.vhd" in Library work.
Entity <playcontrol> compiled.
Entity <playcontrol> (Architecture <playcontrol_arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <playcontrol> in library <work> (architecture <playcontrol_arch>).

Analyzing hierarchy for entity <kbc_intf> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <arbiter_mux> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <list_ctrl> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <play_fsm> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <monitor_fsm> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <file_info_processor> in library <work> (architecture <arch>).

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <playcontrol> in library <work> (Architecture <playcontrol_arch>).
Entity <playcontrol> analyzed. Unit <playcontrol> generated.

Analyzing Entity <kbc_intf> in library <work> (Architecture <arch>).
Entity <kbc_intf> analyzed. Unit <kbc_intf> generated.

Analyzing Entity <arbiter_mux> in library <work> (Architecture <arch>).
Entity <arbiter_mux> analyzed. Unit <arbiter_mux> generated.

Analyzing Entity <list_ctrl> in library <work> (Architecture <arch>).
Entity <list_ctrl> analyzed. Unit <list_ctrl> generated.

Analyzing Entity <play_fsm> in library <work> (Architecture <arch>).
INFO:Xst:1304 - Contents of register <play_start> in unit <play_fsm> never changes during circuit operation. The register is replaced by logic.
Entity <play_fsm> analyzed. Unit <play_fsm> generated.

Analyzing Entity <monitor_fsm> in library <work> (Architecture <arch>).
WARNING:Xst:819 - "/home/aak/work/vlsi_prj/playcontrol/rtl/monitor_fsm.vhd" line 89: The following signals are missing in the process sensitivity list:
   dbuf_afull.
Entity <monitor_fsm> analyzed. Unit <monitor_fsm> generated.

Analyzing Entity <file_info_processor> in library <work> (Architecture <arch>).
Entity <file_info_processor> analyzed. Unit <file_info_processor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <kbc_intf>.
    Related source file is "/home/aak/work/vlsi_prj/playcontrol/rtl/kbc_intf.vhd".
Unit <kbc_intf> synthesized.


Synthesizing Unit <arbiter_mux>.
    Related source file is "/home/aak/work/vlsi_prj/playcontrol/rtl/arbiter_mux.vhd".
    Found 3-bit register for signal <gnt_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <arbiter_mux> synthesized.


Synthesizing Unit <list_ctrl>.
    Related source file is "/home/aak/work/vlsi_prj/playcontrol/rtl/list_ctrl.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <fio_busi>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <list_ctrl> synthesized.


Synthesizing Unit <play_fsm>.
    Related source file is "/home/aak/work/vlsi_prj/playcontrol/rtl/play_fsm.vhd".
WARNING:Xst:1780 - Signal <play_done> is never used or assigned.
WARNING:Xst:646 - Signal <stop_start> is assigned but never used.
WARNING:Xst:1780 - Signal <pause_done> is never used or assigned.
WARNING:Xst:646 - Signal <open_start> is assigned but never used.
WARNING:Xst:646 - Signal <pause_start> is assigned but never used.
WARNING:Xst:1780 - Signal <stop_done> is never used or assigned.
WARNING:Xst:646 - Signal <open_done> is assigned but never used.
WARNING:Xst:646 - Signal <play_start> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | stops                                          |
    | Power Up State     | stops                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <fio_req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <play_fsm> synthesized.


Synthesizing Unit <monitor_fsm>.
    Related source file is "/home/aak/work/vlsi_prj/playcontrol/rtl/monitor_fsm.vhd".
WARNING:Xst:647 - Input <fio_busov> is never used.
WARNING:Xst:1305 - Output <dbuf_wr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <sbuf_full> is never used.
WARNING:Xst:647 - Input <sbuf_empty> is never used.
WARNING:Xst:647 - Input <fio_buso> is never used.
WARNING:Xst:1305 - Output <file_finished> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <dbuf_wdata> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <dec_status> is never used.
WARNING:Xst:647 - Input <file_size<1:0>> is never used.
WARNING:Xst:646 - Signal <fetch_num_dword_32bit<31:8>> is assigned but never used.
    Found 4x1-bit ROM for signal <next_state<0>>.
    Found 32-bit subtractor for signal <$addsub0000> created at line 111.
    Found 32-bit adder for signal <$addsub0001> created at line 124.
    Found 33-bit comparator less for signal <$cmp_lt0000> created at line 111.
    Found 33-bit comparator less for signal <$cmp_lt0001> created at line 121.
    Found 32-bit subtractor for signal <$sub0001> created at line 111.
    Found 32-bit register for signal <dword_cnt>.
    Found 1-bit register for signal <fetch_en_r>.
    Found 3-bit register for signal <fetch_ring>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   1 ROM(s).
	inferred  37 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <monitor_fsm> synthesized.


Synthesizing Unit <file_info_processor>.
    Related source file is "/home/aak/work/vlsi_prj/playcontrol/rtl/file_info_processor.vhd".
    Found 8-bit 16-to-1 multiplexer for signal <lcdc_chrm_wdata>.
    Found 32-bit register for signal <file_size>.
    Found 4-bit comparator less for signal <$cmp_lt0000> created at line 126.
    Found 4-bit up counter for signal <fio_data_counter>.
    Found 1-bit register for signal <fio_data_counter3_reg>.
    Found 96-bit register for signal <fname>.
    Found 4-bit up counter for signal <fname_lcd_counter>.
    Found 4-bit register for signal <fname_lcd_counter_reg>.
    Found 1-bit register for signal <fname_wr_done>.
    Found 1-bit register for signal <info_ready_bit>.
    Found 2-bit register for signal <lcdc_command>.
    Summary:
	inferred   2 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <file_info_processor> synthesized.


Synthesizing Unit <playcontrol>.
    Related source file is "/home/aak/work/vlsi_prj/playcontrol/rtl/playcontrol.vhd".
WARNING:Xst:647 - Input <hw_full> is never used.
WARNING:Xst:646 - Signal <volinc> is assigned but never used.
WARNING:Xst:646 - Signal <mute> is assigned but never used.
WARNING:Xst:646 - Signal <voldec> is assigned but never used.
Unit <playcontrol> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 25
 1-bit register                                        : 6
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 13
# Comparators                                          : 3
 33-bit comparator less                                : 2
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <play_fsm_inst/state> on signal <state[1:2]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 stops  | 00
 plays  | 01
 pauses | 10
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <list_ctrl_inst/state> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 wrdy  | 01
 winfo | 10
-------------------
Loading device for application Rf_Device from file '2vp7.nph' in environment /tools/Xilinx.
WARNING:Xst:2404 -  FFs/Latches <fio_busi<7:1>> (without init value) have a constant value of 0 in block <list_ctrl>.
WARNING:Xst:2404 -  FFs/Latches <fname_8<7:6>> (without init value) have a constant value of 0 in block <file_info_processor>.
WARNING:Xst:1710 - FF/Latch  <lcdc_command_0> (without init value) has a constant value of 0 in block <file_info_processor>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fname_8_5> (without init value) has a constant value of 0 in block <file_info_processor>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fname_8_1> (without init value) has a constant value of 0 in block <file_info_processor>.
INFO:Xst:2261 - The FF/Latch <fname_8_4> in Unit <file_info_processor> is equivalent to the following 3 FFs/Latches, which will be removed : <fname_8_3> <fname_8_2> <fname_8_0> 
WARNING:Xst:1291 - FF/Latch <file_size_0> is unconnected in block <file_info_processor_inst>.
WARNING:Xst:1291 - FF/Latch <file_size_1> is unconnected in block <file_info_processor_inst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 182
 Flip-Flops                                            : 182
# Comparators                                          : 3
 33-bit comparator less                                : 2
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <monitor_fsm>: instances <Mcompar__cmp_lt0000>, <Mcompar__cmp_lt0001> of unit <LPM_COMPARE_1> are equivalent, second instance is removed

Optimizing unit <playcontrol> ...

Optimizing unit <arbiter_mux> ...

Optimizing unit <kbc_intf> ...

Optimizing unit <monitor_fsm> ...

Optimizing unit <file_info_processor> ...

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <file_info_processor_inst/file_size_0> is unconnected in block <playcontrol>.
WARNING:Xst:1291 - FF/Latch <file_info_processor_inst/file_size_1> is unconnected in block <playcontrol>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block playcontrol, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 180
 Flip-Flops                                            : 180

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : playcontrol.ngr
Top Level Output File Name         : playcontrol
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 193

Cell Usage :
# BELS                             : 401
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 25
#      LUT2                        : 39
#      LUT3                        : 93
#      LUT4                        : 62
#      LUT4_L                      : 1
#      MUXCY                       : 68
#      MUXF5                       : 29
#      MUXF6                       : 8
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 180
#      FDC                         : 9
#      FDCE                        : 165
#      FDP                         : 3
#      FDPE                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp7ff896-7 

 Number of Slices:                     176  out of   4928     3%  
 Number of Slice Flip Flops:           180  out of   9856     1%  
 Number of 4 input LUTs:               231  out of   9856     2%  
 Number of IOs:                        193
 Number of bonded IOBs:                  0  out of    396     0%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                            | Load  |
-----------------------------------+--------------------------------------------------+-------+
clk                                | NONE(file_info_processor_inst/fio_data_counter_2)| 180   |
-----------------------------------+--------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | NONE                   | 180   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 5.942ns (Maximum Frequency: 168.283MHz)
   Minimum input arrival time before clock: 4.085ns
   Maximum output required time after clock: 6.379ns
   Maximum combinational path delay: 0.596ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.942ns (frequency: 168.283MHz)
  Total number of paths / destination ports: 47389 / 228
-------------------------------------------------------------------------
Delay:               5.942ns (Levels of Logic = 34)
  Source:            file_info_processor_inst/file_size_2 (FF)
  Destination:       monitor_fsm_inst/dword_cnt_30 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: file_info_processor_inst/file_size_2 to monitor_fsm_inst/dword_cnt_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.370   0.514  file_info_processor_inst/file_size_2 (file_info_processor_inst/file_size_2)
     LUT2:I0->O            1   0.275   0.000  monitor_fsm_inst/Msub__sub0001_lut<0> (monitor_fsm_inst/N6)
     MUXCY:S->O            1   0.334   0.000  monitor_fsm_inst/Msub__sub0001_cy<0> (monitor_fsm_inst/Msub__sub0001_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<1> (monitor_fsm_inst/Msub__sub0001_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<2> (monitor_fsm_inst/Msub__sub0001_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<3> (monitor_fsm_inst/Msub__sub0001_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<4> (monitor_fsm_inst/Msub__sub0001_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<5> (monitor_fsm_inst/Msub__sub0001_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<6> (monitor_fsm_inst/Msub__sub0001_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<7> (monitor_fsm_inst/Msub__sub0001_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<8> (monitor_fsm_inst/Msub__sub0001_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<9> (monitor_fsm_inst/Msub__sub0001_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<10> (monitor_fsm_inst/Msub__sub0001_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<11> (monitor_fsm_inst/Msub__sub0001_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<12> (monitor_fsm_inst/Msub__sub0001_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<13> (monitor_fsm_inst/Msub__sub0001_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<14> (monitor_fsm_inst/Msub__sub0001_cy<14>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<15> (monitor_fsm_inst/Msub__sub0001_cy<15>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<16> (monitor_fsm_inst/Msub__sub0001_cy<16>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<17> (monitor_fsm_inst/Msub__sub0001_cy<17>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<18> (monitor_fsm_inst/Msub__sub0001_cy<18>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<19> (monitor_fsm_inst/Msub__sub0001_cy<19>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<20> (monitor_fsm_inst/Msub__sub0001_cy<20>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<21> (monitor_fsm_inst/Msub__sub0001_cy<21>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<22> (monitor_fsm_inst/Msub__sub0001_cy<22>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<23> (monitor_fsm_inst/Msub__sub0001_cy<23>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<24> (monitor_fsm_inst/Msub__sub0001_cy<24>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<25> (monitor_fsm_inst/Msub__sub0001_cy<25>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<26> (monitor_fsm_inst/Msub__sub0001_cy<26>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<27> (monitor_fsm_inst/Msub__sub0001_cy<27>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<28> (monitor_fsm_inst/Msub__sub0001_cy<28>)
     XORCY:CI->O           1   0.708   0.467  monitor_fsm_inst/Msub__sub0001_xor<29> (monitor_fsm_inst/_sub0001<29>)
     LUT3:I0->O            1   0.275   0.000  monitor_fsm_inst/Mcompar__cmp_lt0000_lut<6> (monitor_fsm_inst/N75)
     MUXCY:S->O           40   0.713   0.781  monitor_fsm_inst/Mcompar__cmp_lt0000_cy<6> (monitor_fsm_inst/Mcompar__cmp_lt0000_cy<6>)
     LUT2:I1->O            1   0.275   0.000  monitor_fsm_inst/_mux0005<31>1 (monitor_fsm_inst/_mux0005<31>)
     FDCE:D                    0.208          monitor_fsm_inst/dword_cnt_31
    ----------------------------------------
    Total                      5.942ns (4.180ns logic, 1.762ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 438 / 296
-------------------------------------------------------------------------
Offset:              4.085ns (Levels of Logic = 5)
  Source:            key_data<5> (PAD)
  Destination:       play_fsm_inst/fio_req (FF)
  Destination Clock: clk rising

  Data Path: key_data<5> to play_fsm_inst/fio_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.275   0.369  kbc_intf_inst/listnext3_SW0 (N31)
     LUT4:I3->O            6   0.275   0.581  kbc_intf_inst/listnext3 (kbc_intf_inst/N11)
     LUT4:I0->O            2   0.275   0.514  kbc_intf_inst/play11 (play)
     LUT3:I0->O            2   0.275   0.514  play_fsm_inst/_and00001 (play_fsm_inst/_and0000)
     LUT4:I0->O            1   0.275   0.331  play_fsm_inst/_not00011 (play_fsm_inst/_not0001)
     FDCE:CE                   0.263          play_fsm_inst/fio_req
    ----------------------------------------
    Total                      4.085ns (1.774ns logic, 2.311ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12165 / 24
-------------------------------------------------------------------------
Offset:              6.379ns (Levels of Logic = 35)
  Source:            file_info_processor_inst/file_size_2 (FF)
  Destination:       busi<1> (PAD)
  Source Clock:      clk rising

  Data Path: file_info_processor_inst/file_size_2 to busi<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.370   0.514  file_info_processor_inst/file_size_2 (file_info_processor_inst/file_size_2)
     LUT2:I0->O            1   0.275   0.000  monitor_fsm_inst/Msub__sub0001_lut<0> (monitor_fsm_inst/N6)
     MUXCY:S->O            1   0.334   0.000  monitor_fsm_inst/Msub__sub0001_cy<0> (monitor_fsm_inst/Msub__sub0001_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<1> (monitor_fsm_inst/Msub__sub0001_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<2> (monitor_fsm_inst/Msub__sub0001_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<3> (monitor_fsm_inst/Msub__sub0001_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<4> (monitor_fsm_inst/Msub__sub0001_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<5> (monitor_fsm_inst/Msub__sub0001_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<6> (monitor_fsm_inst/Msub__sub0001_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<7> (monitor_fsm_inst/Msub__sub0001_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<8> (monitor_fsm_inst/Msub__sub0001_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<9> (monitor_fsm_inst/Msub__sub0001_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<10> (monitor_fsm_inst/Msub__sub0001_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<11> (monitor_fsm_inst/Msub__sub0001_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<12> (monitor_fsm_inst/Msub__sub0001_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<13> (monitor_fsm_inst/Msub__sub0001_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<14> (monitor_fsm_inst/Msub__sub0001_cy<14>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<15> (monitor_fsm_inst/Msub__sub0001_cy<15>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<16> (monitor_fsm_inst/Msub__sub0001_cy<16>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<17> (monitor_fsm_inst/Msub__sub0001_cy<17>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<18> (monitor_fsm_inst/Msub__sub0001_cy<18>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<19> (monitor_fsm_inst/Msub__sub0001_cy<19>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<20> (monitor_fsm_inst/Msub__sub0001_cy<20>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<21> (monitor_fsm_inst/Msub__sub0001_cy<21>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<22> (monitor_fsm_inst/Msub__sub0001_cy<22>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<23> (monitor_fsm_inst/Msub__sub0001_cy<23>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<24> (monitor_fsm_inst/Msub__sub0001_cy<24>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<25> (monitor_fsm_inst/Msub__sub0001_cy<25>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<26> (monitor_fsm_inst/Msub__sub0001_cy<26>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<27> (monitor_fsm_inst/Msub__sub0001_cy<27>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub__sub0001_cy<28> (monitor_fsm_inst/Msub__sub0001_cy<28>)
     XORCY:CI->O           1   0.708   0.467  monitor_fsm_inst/Msub__sub0001_xor<29> (monitor_fsm_inst/_sub0001<29>)
     LUT3:I0->O            1   0.275   0.000  monitor_fsm_inst/Mcompar__cmp_lt0000_lut<6> (monitor_fsm_inst/N75)
     MUXCY:S->O           40   0.713   0.781  monitor_fsm_inst/Mcompar__cmp_lt0000_cy<6> (monitor_fsm_inst/Mcompar__cmp_lt0000_cy<6>)
     LUT3:I1->O            1   0.275   0.370  arbiter_mux_inst/bus_out<1>_SW2 (N241)
     LUT4:I3->O            0   0.275   0.000  arbiter_mux_inst/bus_out<1> (busi<1>)
    ----------------------------------------
    Total                      6.379ns (4.247ns logic, 2.132ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.596ns (Levels of Logic = 2)
  Source:            busy (PAD)
  Destination:       ctrl (PAD)

  Data Path: busy to ctrl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O            1   0.275   0.000  arbiter_mux_inst/bus_out<9>_F (N267)
     MUXF5:I0->O           0   0.303   0.000  arbiter_mux_inst/bus_out<9> (ctrl)
    ----------------------------------------
    Total                      0.596ns (0.596ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 16.43 / 16.48 s | Elapsed : 28.00 / 28.00 s
 
--> 


Total memory usage is 140320 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    3 (   0 filtered)

