\doxysection{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___bank4___type_def}{}\label{struct_f_s_m_c___bank4___type_def}\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}


Flexible Static Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a0470b5bbb53e9f1bbde09829371eb72f}{PCR4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a1e0f09be7fa48bb7b14233866da1dd9f}{SR4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a4ed4ce751e7a8b3207bd20675b1d9085}{PMEM4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a4cccc7802b573135311cc38e7f247ff5}{PATT4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a531ebc38c47bebfb198eafb4de24cb2a}{PIO4}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank4. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_f_s_m_c___bank4___type_def_a4cccc7802b573135311cc38e7f247ff5}\label{struct_f_s_m_c___bank4___type_def_a4cccc7802b573135311cc38e7f247ff5} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PATT4@{PATT4}}
\index{PATT4@{PATT4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT4}{PATT4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PATT4}

PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC \Hypertarget{struct_f_s_m_c___bank4___type_def_a0470b5bbb53e9f1bbde09829371eb72f}\label{struct_f_s_m_c___bank4___type_def_a0470b5bbb53e9f1bbde09829371eb72f} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PCR4@{PCR4}}
\index{PCR4@{PCR4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR4}{PCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PCR4}

PC Card control register 4, Address offset\+: 0x\+A0 \Hypertarget{struct_f_s_m_c___bank4___type_def_a531ebc38c47bebfb198eafb4de24cb2a}\label{struct_f_s_m_c___bank4___type_def_a531ebc38c47bebfb198eafb4de24cb2a} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PIO4@{PIO4}}
\index{PIO4@{PIO4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIO4}{PIO4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PIO4}

PC Card I/O space timing register 4, Address offset\+: 0x\+B0 \Hypertarget{struct_f_s_m_c___bank4___type_def_a4ed4ce751e7a8b3207bd20675b1d9085}\label{struct_f_s_m_c___bank4___type_def_a4ed4ce751e7a8b3207bd20675b1d9085} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PMEM4@{PMEM4}}
\index{PMEM4@{PMEM4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM4}{PMEM4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PMEM4}

PC Card Common memory space timing register 4, Address offset\+: 0x\+A8 \Hypertarget{struct_f_s_m_c___bank4___type_def_a1e0f09be7fa48bb7b14233866da1dd9f}\label{struct_f_s_m_c___bank4___type_def_a1e0f09be7fa48bb7b14233866da1dd9f} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!SR4@{SR4}}
\index{SR4@{SR4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR4}{SR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+SR4}

PC Card FIFO status and interrupt register 4, Address offset\+: 0x\+A4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/miche/\+Documents/\+Repositories/23.\+24-\/\+D-\/\+Softwareontwikkeling/\+VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
