# Generated by Yosys 0.9 (git sha1 1979e0b)

.model booth
.inputs clk mul1[0] mul1[1] mul1[2] mul1[3] mul2[0] mul2[1] mul2[2] mul2[3]
.outputs res_out[0] res_out[1] res_out[2] res_out[3] res_out[4] res_out[5] res_out[6] res_out[7] ready comp[0] comp[1] comp[2] comp[3] comp[4] comp[5] comp[6] comp[7]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$abc$1707$q0 Y=$abc$1707$new_n59_
.subckt NOT A=$abc$1707$Q[2] Y=$abc$1707$new_n60_
.subckt NOT A=$abc$1707$Q[3] Y=$abc$1707$new_n61_
.subckt NOT A=$abc$1707$A[3] Y=$abc$1707$new_n62_
.subckt NOT A=$abc$1707$A[0] Y=$abc$1707$new_n63_
.subckt NOT A=$abc$1707$A[1] Y=$abc$1707$new_n64_
.subckt NOT A=$abc$1707$A[2] Y=$abc$1707$new_n65_
.subckt NOT A=$abc$1707$n[0] Y=$abc$1707$new_n66_
.subckt NOT A=$abc$1707$mul1[0] Y=$abc$1707$new_n67_
.subckt NOT A=$abc$1707$M[0] Y=$abc$1707$new_n68_
.subckt NOT A=$abc$1707$mul1[1] Y=$abc$1707$new_n69_
.subckt NOT A=$abc$1707$M[1] Y=$abc$1707$new_n70_
.subckt NOT A=$abc$1707$mul1[2] Y=$abc$1707$new_n71_
.subckt NOT A=$abc$1707$M[2] Y=$abc$1707$new_n72_
.subckt NOT A=$abc$1707$mul1[3] Y=$abc$1707$new_n73_
.subckt NOT A=$abc$1707$M[3] Y=$abc$1707$new_n74_
.subckt NOT A=$abc$1707$mul2_mem[1] Y=$abc$1707$new_n75_
.subckt NOT A=$abc$1707$mul2[2] Y=$abc$1707$new_n76_
.subckt NOT A=$abc$1707$mul2_mem[2] Y=$abc$1707$new_n77_
.subckt NOT A=$abc$1707$mul2_mem[3] Y=$abc$1707$new_n78_
.subckt NOR A=$abc$1707$new_n69_ B=$abc$1707$M[1] Y=$abc$1707$new_n79_
.subckt NOR A=$abc$1707$mul1[1] B=$abc$1707$new_n70_ Y=$abc$1707$new_n80_
.subckt NOR A=$abc$1707$new_n79_ B=$abc$1707$new_n80_ Y=$abc$1707$new_n81_
.subckt NAND A=$abc$1707$mul2[0] B=$abc$1707$mul2_mem[0] Y=$abc$1707$new_n82_
.subckt NOT A=$abc$1707$new_n82_ Y=$abc$1707$new_n83_
.subckt NOR A=$abc$1707$mul2[0] B=$abc$1707$mul2_mem[0] Y=$abc$1707$new_n84_
.subckt NOR A=$abc$1707$new_n83_ B=$abc$1707$new_n84_ Y=$abc$1707$new_n85_
.subckt NAND A=$abc$1707$mul2[2] B=$abc$1707$new_n77_ Y=$abc$1707$new_n86_
.subckt NAND A=$abc$1707$new_n76_ B=$abc$1707$mul2_mem[2] Y=$abc$1707$new_n87_
.subckt NAND A=$abc$1707$mul2[3] B=$abc$1707$new_n78_ Y=$abc$1707$new_n88_
.subckt NAND A=$abc$1707$mul2[1] B=$abc$1707$new_n75_ Y=$abc$1707$new_n89_
.subckt NOR A=$abc$1707$mul1[0] B=$abc$1707$new_n68_ Y=$abc$1707$new_n90_
.subckt NOR A=$abc$1707$new_n67_ B=$abc$1707$M[0] Y=$abc$1707$new_n91_
.subckt NOR A=$abc$1707$new_n90_ B=$abc$1707$new_n91_ Y=$abc$1707$new_n92_
.subckt NAND A=$abc$1707$mul1[3] B=$abc$1707$new_n74_ Y=$abc$1707$new_n93_
.subckt NAND A=$abc$1707$new_n73_ B=$abc$1707$M[3] Y=$abc$1707$new_n94_
.subckt NAND A=$abc$1707$new_n93_ B=$abc$1707$new_n94_ Y=$abc$1707$new_n95_
.subckt NOR A=$abc$1707$new_n71_ B=$abc$1707$M[2] Y=$abc$1707$new_n96_
.subckt NOR A=$abc$1707$mul2[1] B=$abc$1707$new_n75_ Y=$abc$1707$new_n97_
.subckt NOR A=$abc$1707$new_n96_ B=$abc$1707$new_n97_ Y=$abc$1707$new_n98_
.subckt NAND A=$abc$1707$new_n71_ B=$abc$1707$M[2] Y=$abc$1707$new_n99_
.subckt NOR A=$abc$1707$mul2[3] B=$abc$1707$new_n78_ Y=$abc$1707$new_n100_
.subckt NAND A=$abc$1707$new_n86_ B=$abc$1707$new_n88_ Y=$abc$1707$new_n101_
.subckt NAND A=$abc$1707$new_n81_ B=$abc$1707$new_n92_ Y=$abc$1707$new_n102_
.subckt NOR A=$abc$1707$new_n101_ B=$abc$1707$new_n102_ Y=$abc$1707$new_n103_
.subckt NOR A=$abc$1707$new_n85_ B=$abc$1707$new_n95_ Y=$abc$1707$new_n104_
.subckt NAND A=$abc$1707$new_n98_ B=$abc$1707$new_n104_ Y=$abc$1707$new_n105_
.subckt NAND A=$abc$1707$new_n87_ B=$abc$1707$new_n89_ Y=$abc$1707$new_n106_
.subckt NOR A=$abc$1707$new_n100_ B=$abc$1707$new_n106_ Y=$abc$1707$new_n107_
.subckt NAND A=$abc$1707$new_n99_ B=$abc$1707$new_n107_ Y=$abc$1707$new_n108_
.subckt NOR A=$abc$1707$new_n105_ B=$abc$1707$new_n108_ Y=$abc$1707$new_n109_
.subckt NAND A=$abc$1707$new_n103_ B=$abc$1707$new_n109_ Y=$abc$1707$new_n110_
.subckt NAND A=$abc$1707$ready B=$abc$1707$new_n110_ Y=$abc$1707$new_n111_
.subckt NOT A=$abc$1707$new_n111_ Y=$abc$1707$new_n112_
.subckt NOR A=$abc$1707$n[1] B=$abc$1707$n[2] Y=$abc$1707$new_n113_
.subckt NAND A=$abc$1707$new_n111_ B=$abc$1707$new_n113_ Y=$abc$1707$new_n114_
.subckt NOT A=$abc$1707$new_n114_ Y=$abc$1707$0\ready[0:0]
.subckt NOR A=$abc$1707$n[1] B=$abc$1707$n[0] Y=$abc$1707$new_n116_
.subckt NOT A=$abc$1707$new_n116_ Y=$abc$1707$new_n117_
.subckt NAND A=$abc$1707$n[2] B=$abc$1707$new_n117_ Y=$abc$1707$new_n118_
.subckt NAND A=$abc$1707$new_n111_ B=$abc$1707$new_n118_ Y=$abc$1707$0\n[2:0][2]
.subckt NOT A=$abc$1707$0\n[2:0][2] Y=$abc$1707$new_n120_
.subckt NOR A=$abc$1707$n[2] B=$abc$1707$new_n117_ Y=$abc$1707$new_n121_
.subckt NAND A=$abc$1707$new_n66_ B=$abc$1707$0\ready[0:0] Y=$abc$1707$new_n122_
.subckt NOR A=$abc$1707$0\n[2:0][2] B=$abc$1707$new_n121_ Y=$abc$1707$new_n123_
.subckt NAND A=$abc$1707$new_n120_ B=$abc$1707$new_n122_ Y=$abc$1707$new_n124_
.subckt NAND A=$abc$1707$Q[1] B=$abc$1707$new_n123_ Y=$abc$1707$new_n125_
.subckt NAND A=$abc$1707$Q[0] B=$abc$1707$new_n124_ Y=$abc$1707$new_n126_
.subckt NAND A=$abc$1707$new_n125_ B=$abc$1707$new_n126_ Y=$abc$1707$0\Q[3:0][0]
.subckt NAND A=$abc$1707$Q[2] B=$abc$1707$new_n123_ Y=$abc$1707$new_n128_
.subckt NAND A=$abc$1707$Q[1] B=$abc$1707$new_n124_ Y=$abc$1707$new_n129_
.subckt NAND A=$abc$1707$new_n128_ B=$abc$1707$new_n129_ Y=$abc$1707$0\Q[3:0][1]
.subckt NAND A=$abc$1707$Q[3] B=$abc$1707$new_n123_ Y=$abc$1707$new_n131_
.subckt NAND A=$abc$1707$Q[2] B=$abc$1707$new_n124_ Y=$abc$1707$new_n132_
.subckt NAND A=$abc$1707$new_n131_ B=$abc$1707$new_n132_ Y=$abc$1707$0\Q[3:0][2]
.subckt NOR A=$abc$1707$Q[3] B=$abc$1707$new_n123_ Y=$abc$1707$new_n134_
.subckt NAND A=$abc$1707$new_n59_ B=$abc$1707$Q[0] Y=$abc$1707$new_n135_
.subckt NOT A=$abc$1707$new_n135_ Y=$abc$1707$new_n136_
.subckt NOR A=$abc$1707$new_n59_ B=$abc$1707$Q[0] Y=$abc$1707$new_n137_
.subckt NOT A=$abc$1707$new_n137_ Y=$abc$1707$new_n138_
.subckt NAND A=$abc$1707$new_n135_ B=$abc$1707$new_n138_ Y=$abc$1707$new_n139_
.subckt NAND A=$abc$1707$M[0] B=$abc$1707$new_n139_ Y=$abc$1707$new_n140_
.subckt NOR A=$abc$1707$A[0] B=$abc$1707$new_n140_ Y=$abc$1707$new_n141_
.subckt NOT A=$abc$1707$new_n141_ Y=$abc$1707$new_n142_
.subckt NAND A=$abc$1707$A[0] B=$abc$1707$new_n140_ Y=$abc$1707$new_n143_
.subckt NAND A=$abc$1707$new_n142_ B=$abc$1707$new_n143_ Y=$abc$1707$new_n144_
.subckt NOR A=$abc$1707$new_n124_ B=$abc$1707$new_n144_ Y=$abc$1707$new_n145_
.subckt NOR A=$abc$1707$new_n134_ B=$abc$1707$new_n145_ Y=$abc$1707$0\Q[3:0][3]
.subckt NAND A=$abc$1707$new_n111_ B=$abc$1707$new_n114_ Y=$abc$1707$new_n147_
.subckt NOR A=$abc$1707$n[0] B=$abc$1707$new_n147_ Y=$abc$1707$0\n[2:0][0]
.subckt NAND A=$abc$1707$n[1] B=$abc$1707$n[0] Y=$abc$1707$new_n149_
.subckt NOT A=$abc$1707$new_n149_ Y=$abc$1707$new_n150_
.subckt NOR A=$abc$1707$new_n116_ B=$abc$1707$new_n150_ Y=$abc$1707$new_n151_
.subckt NOR A=$abc$1707$n[1] B=$abc$1707$new_n66_ Y=$abc$1707$new_n152_
.subckt NOR A=$abc$1707$new_n147_ B=$abc$1707$new_n151_ Y=$abc$1707$0\n[2:0][1]
.subckt NAND A=$abc$1707$Q[0] B=$abc$1707$new_n123_ Y=$abc$1707$new_n154_
.subckt NAND A=$abc$1707$q0 B=$abc$1707$new_n124_ Y=$abc$1707$new_n155_
.subckt NAND A=$abc$1707$new_n154_ B=$abc$1707$new_n155_ Y=$abc$1707$0\q0[0:0]
.subckt NAND A=$abc$1707$A[3] B=$abc$1707$new_n124_ Y=$abc$1707$new_n157_
.subckt NAND A=$abc$1707$A[3] B=$abc$1707$new_n74_ Y=$abc$1707$new_n158_
.subckt NAND A=$abc$1707$new_n62_ B=$abc$1707$M[3] Y=$abc$1707$new_n159_
.subckt NAND A=$abc$1707$new_n158_ B=$abc$1707$new_n159_ Y=$abc$1707$new_n160_
.subckt NOR A=$abc$1707$new_n65_ B=$abc$1707$M[2] Y=$abc$1707$new_n161_
.subckt NAND A=$abc$1707$A[2] B=$abc$1707$new_n72_ Y=$abc$1707$new_n162_
.subckt NAND A=$abc$1707$new_n65_ B=$abc$1707$M[2] Y=$abc$1707$new_n163_
.subckt NAND A=$abc$1707$new_n162_ B=$abc$1707$new_n163_ Y=$abc$1707$new_n164_
.subckt NOR A=$abc$1707$new_n64_ B=$abc$1707$M[1] Y=$abc$1707$new_n165_
.subckt NAND A=$abc$1707$A[1] B=$abc$1707$new_n70_ Y=$abc$1707$new_n166_
.subckt NOR A=$abc$1707$A[1] B=$abc$1707$new_n70_ Y=$abc$1707$new_n167_
.subckt NAND A=$abc$1707$new_n64_ B=$abc$1707$M[1] Y=$abc$1707$new_n168_
.subckt NOR A=$abc$1707$new_n165_ B=$abc$1707$new_n167_ Y=$abc$1707$new_n169_
.subckt NAND A=$abc$1707$new_n166_ B=$abc$1707$new_n168_ Y=$abc$1707$new_n170_
.subckt NAND A=$abc$1707$new_n63_ B=$abc$1707$M[0] Y=$abc$1707$new_n171_
.subckt NOT A=$abc$1707$new_n171_ Y=$abc$1707$new_n172_
.subckt NOR A=$abc$1707$new_n170_ B=$abc$1707$new_n172_ Y=$abc$1707$new_n173_
.subckt NOR A=$abc$1707$new_n165_ B=$abc$1707$new_n173_ Y=$abc$1707$new_n174_
.subckt NOR A=$abc$1707$new_n164_ B=$abc$1707$new_n174_ Y=$abc$1707$new_n175_
.subckt NOR A=$abc$1707$new_n161_ B=$abc$1707$new_n175_ Y=$abc$1707$new_n176_
.subckt NOR A=$abc$1707$new_n160_ B=$abc$1707$new_n176_ Y=$abc$1707$new_n177_
.subckt NAND A=$abc$1707$new_n160_ B=$abc$1707$new_n176_ Y=$abc$1707$new_n178_
.subckt NOT A=$abc$1707$new_n178_ Y=$abc$1707$new_n179_
.subckt NOR A=$abc$1707$new_n177_ B=$abc$1707$new_n179_ Y=$abc$1707$new_n180_
.subckt NAND A=$abc$1707$new_n137_ B=$abc$1707$new_n180_ Y=$abc$1707$new_n181_
.subckt NAND A=$abc$1707$A[2] B=$abc$1707$M[2] Y=$abc$1707$new_n182_
.subckt NAND A=$abc$1707$A[1] B=$abc$1707$M[1] Y=$abc$1707$new_n183_
.subckt NAND A=$abc$1707$A[0] B=$abc$1707$M[0] Y=$abc$1707$new_n184_
.subckt NOT A=$abc$1707$new_n184_ Y=$abc$1707$new_n185_
.subckt NAND A=$abc$1707$new_n170_ B=$abc$1707$new_n185_ Y=$abc$1707$new_n186_
.subckt NAND A=$abc$1707$new_n183_ B=$abc$1707$new_n186_ Y=$abc$1707$new_n187_
.subckt NAND A=$abc$1707$new_n164_ B=$abc$1707$new_n187_ Y=$abc$1707$new_n188_
.subckt NAND A=$abc$1707$new_n182_ B=$abc$1707$new_n188_ Y=$abc$1707$new_n189_
.subckt NOR A=$abc$1707$new_n160_ B=$abc$1707$new_n189_ Y=$abc$1707$new_n190_
.subckt NAND A=$abc$1707$new_n160_ B=$abc$1707$new_n189_ Y=$abc$1707$new_n191_
.subckt NAND A=$abc$1707$new_n136_ B=$abc$1707$new_n191_ Y=$abc$1707$new_n192_
.subckt NOR A=$abc$1707$new_n190_ B=$abc$1707$new_n192_ Y=$abc$1707$new_n193_
.subckt NOR A=$abc$1707$new_n62_ B=$abc$1707$new_n139_ Y=$abc$1707$new_n194_
.subckt NOR A=$abc$1707$new_n193_ B=$abc$1707$new_n194_ Y=$abc$1707$new_n195_
.subckt NAND A=$abc$1707$new_n181_ B=$abc$1707$new_n195_ Y=$abc$1707$new_n196_
.subckt NAND A=$abc$1707$new_n123_ B=$abc$1707$new_n196_ Y=$abc$1707$new_n197_
.subckt NAND A=$abc$1707$new_n157_ B=$abc$1707$new_n197_ Y=$abc$1707$0\A[3:0][3]
.subckt NAND A=$abc$1707$new_n169_ B=$abc$1707$new_n184_ Y=$abc$1707$new_n199_
.subckt NAND A=$abc$1707$new_n186_ B=$abc$1707$new_n199_ Y=$abc$1707$new_n200_
.subckt NOR A=$abc$1707$new_n135_ B=$abc$1707$new_n200_ Y=$abc$1707$new_n201_
.subckt NOR A=$abc$1707$new_n169_ B=$abc$1707$new_n171_ Y=$abc$1707$new_n202_
.subckt NOR A=$abc$1707$new_n173_ B=$abc$1707$new_n202_ Y=$abc$1707$new_n203_
.subckt NAND A=$abc$1707$new_n137_ B=$abc$1707$new_n203_ Y=$abc$1707$new_n204_
.subckt NOR A=$abc$1707$new_n64_ B=$abc$1707$new_n139_ Y=$abc$1707$new_n205_
.subckt NOR A=$abc$1707$new_n201_ B=$abc$1707$new_n205_ Y=$abc$1707$new_n206_
.subckt NAND A=$abc$1707$new_n204_ B=$abc$1707$new_n206_ Y=$abc$1707$new_n207_
.subckt NAND A=$abc$1707$new_n123_ B=$abc$1707$new_n207_ Y=$abc$1707$new_n208_
.subckt NAND A=$abc$1707$A[0] B=$abc$1707$new_n124_ Y=$abc$1707$new_n209_
.subckt NAND A=$abc$1707$new_n208_ B=$abc$1707$new_n209_ Y=$abc$1707$0\A[3:0][0]
.subckt NOR A=$abc$1707$new_n164_ B=$abc$1707$new_n187_ Y=$abc$1707$new_n211_
.subckt NAND A=$abc$1707$new_n136_ B=$abc$1707$new_n188_ Y=$abc$1707$new_n212_
.subckt NOR A=$abc$1707$new_n211_ B=$abc$1707$new_n212_ Y=$abc$1707$new_n213_
.subckt NAND A=$abc$1707$new_n164_ B=$abc$1707$new_n174_ Y=$abc$1707$new_n214_
.subckt NOR A=$abc$1707$new_n138_ B=$abc$1707$new_n175_ Y=$abc$1707$new_n215_
.subckt NAND A=$abc$1707$new_n214_ B=$abc$1707$new_n215_ Y=$abc$1707$new_n216_
.subckt NOR A=$abc$1707$new_n65_ B=$abc$1707$new_n139_ Y=$abc$1707$new_n217_
.subckt NOR A=$abc$1707$new_n213_ B=$abc$1707$new_n217_ Y=$abc$1707$new_n218_
.subckt NAND A=$abc$1707$new_n216_ B=$abc$1707$new_n218_ Y=$abc$1707$new_n219_
.subckt NAND A=$abc$1707$new_n123_ B=$abc$1707$new_n219_ Y=$abc$1707$new_n220_
.subckt NAND A=$abc$1707$A[1] B=$abc$1707$new_n124_ Y=$abc$1707$new_n221_
.subckt NAND A=$abc$1707$new_n220_ B=$abc$1707$new_n221_ Y=$abc$1707$0\A[3:0][1]
.subckt NAND A=$abc$1707$A[2] B=$abc$1707$new_n124_ Y=$abc$1707$new_n223_
.subckt NAND A=$abc$1707$new_n197_ B=$abc$1707$new_n223_ Y=$abc$1707$0\A[3:0][2]
.subckt NAND A=$abc$1707$n[2] B=$abc$1707$new_n152_ Y=$abc$1707$new_n225_
.subckt NOT A=$abc$1707$new_n225_ Y=$abc$1707$new_n226_
.subckt NOR A=$abc$1707$new_n112_ B=$abc$1707$new_n226_ Y=$abc$1707$new_n227_
.subckt NAND A=$abc$1707$new_n111_ B=$abc$1707$new_n225_ Y=$abc$1707$new_n228_
.subckt NAND A=$abc$1707$mul2_mem[0] B=$abc$1707$new_n227_ Y=$abc$1707$new_n229_
.subckt NAND A=$abc$1707$mul2[0] B=$abc$1707$new_n228_ Y=$abc$1707$new_n230_
.subckt NAND A=$abc$1707$new_n229_ B=$abc$1707$new_n230_ Y=$abc$1707$0\mul2_mem[3:0][0]
.subckt NAND A=$abc$1707$mul2_mem[1] B=$abc$1707$new_n227_ Y=$abc$1707$new_n232_
.subckt NAND A=$abc$1707$mul2[1] B=$abc$1707$new_n228_ Y=$abc$1707$new_n233_
.subckt NAND A=$abc$1707$new_n232_ B=$abc$1707$new_n233_ Y=$abc$1707$0\mul2_mem[3:0][1]
.subckt NAND A=$abc$1707$mul2_mem[2] B=$abc$1707$new_n227_ Y=$abc$1707$new_n235_
.subckt NAND A=$abc$1707$mul2[2] B=$abc$1707$new_n228_ Y=$abc$1707$new_n236_
.subckt NAND A=$abc$1707$new_n235_ B=$abc$1707$new_n236_ Y=$abc$1707$0\mul2_mem[3:0][2]
.subckt NAND A=$abc$1707$mul2_mem[3] B=$abc$1707$new_n227_ Y=$abc$1707$new_n238_
.subckt NAND A=$abc$1707$mul2[3] B=$abc$1707$new_n228_ Y=$abc$1707$new_n239_
.subckt NAND A=$abc$1707$new_n238_ B=$abc$1707$new_n239_ Y=$abc$1707$0\mul2_mem[3:0][3]
.subckt NAND A=$abc$1707$M[0] B=$abc$1707$new_n227_ Y=$abc$1707$new_n241_
.subckt NAND A=$abc$1707$mul1[0] B=$abc$1707$new_n228_ Y=$abc$1707$new_n242_
.subckt NAND A=$abc$1707$new_n241_ B=$abc$1707$new_n242_ Y=$abc$1707$0\M[3:0][0]
.subckt NAND A=$abc$1707$M[1] B=$abc$1707$new_n227_ Y=$abc$1707$new_n244_
.subckt NAND A=$abc$1707$mul1[1] B=$abc$1707$new_n228_ Y=$abc$1707$new_n245_
.subckt NAND A=$abc$1707$new_n244_ B=$abc$1707$new_n245_ Y=$abc$1707$0\M[3:0][1]
.subckt NAND A=$abc$1707$M[2] B=$abc$1707$new_n227_ Y=$abc$1707$new_n247_
.subckt NAND A=$abc$1707$mul1[2] B=$abc$1707$new_n228_ Y=$abc$1707$new_n248_
.subckt NAND A=$abc$1707$new_n247_ B=$abc$1707$new_n248_ Y=$abc$1707$0\M[3:0][2]
.subckt NAND A=$abc$1707$M[3] B=$abc$1707$new_n227_ Y=$abc$1707$new_n250_
.subckt NAND A=$abc$1707$mul1[3] B=$abc$1707$new_n228_ Y=$abc$1707$new_n251_
.subckt NAND A=$abc$1707$new_n250_ B=$abc$1707$new_n251_ Y=$abc$1707$0\M[3:0][3]
.subckt NOR A=$abc$1707$Q[0] B=$abc$1707$Q[1] Y=$abc$1707$new_n253_
.subckt NOT A=$abc$1707$new_n253_ Y=$abc$1707$new_n254_
.subckt NAND A=$abc$1707$Q[0] B=$abc$1707$Q[1] Y=$abc$1707$new_n255_
.subckt NOT A=$abc$1707$new_n255_ Y=$abc$1707$new_n256_
.subckt NOR A=$abc$1707$new_n253_ B=$abc$1707$new_n256_ Y=$abc$1707$comp[1]
.subckt NOR A=$abc$1707$Q[2] B=$abc$1707$new_n254_ Y=$abc$1707$new_n258_
.subckt NOT A=$abc$1707$new_n258_ Y=$abc$1707$new_n259_
.subckt NOR A=$abc$1707$new_n60_ B=$abc$1707$new_n253_ Y=$abc$1707$new_n260_
.subckt NOR A=$abc$1707$new_n258_ B=$abc$1707$new_n260_ Y=$abc$1707$comp[2]
.subckt NOR A=$abc$1707$Q[3] B=$abc$1707$new_n259_ Y=$abc$1707$new_n262_
.subckt NOT A=$abc$1707$new_n262_ Y=$abc$1707$new_n263_
.subckt NOR A=$abc$1707$new_n61_ B=$abc$1707$new_n258_ Y=$abc$1707$new_n264_
.subckt NOR A=$abc$1707$new_n262_ B=$abc$1707$new_n264_ Y=$abc$1707$comp[3]
.subckt NOR A=$abc$1707$A[0] B=$abc$1707$new_n263_ Y=$abc$1707$new_n266_
.subckt NOT A=$abc$1707$new_n266_ Y=$abc$1707$new_n267_
.subckt NOR A=$abc$1707$new_n63_ B=$abc$1707$new_n262_ Y=$abc$1707$new_n268_
.subckt NOR A=$abc$1707$new_n266_ B=$abc$1707$new_n268_ Y=$abc$1707$comp[4]
.subckt NOR A=$abc$1707$A[1] B=$abc$1707$new_n267_ Y=$abc$1707$new_n270_
.subckt NOT A=$abc$1707$new_n270_ Y=$abc$1707$new_n271_
.subckt NOR A=$abc$1707$new_n64_ B=$abc$1707$new_n266_ Y=$abc$1707$new_n272_
.subckt NOR A=$abc$1707$new_n270_ B=$abc$1707$new_n272_ Y=$abc$1707$comp[5]
.subckt NOR A=$abc$1707$A[2] B=$abc$1707$new_n271_ Y=$abc$1707$new_n274_
.subckt NOR A=$abc$1707$new_n65_ B=$abc$1707$new_n270_ Y=$abc$1707$new_n275_
.subckt NOR A=$abc$1707$new_n274_ B=$abc$1707$new_n275_ Y=$abc$1707$comp[6]
.subckt NOR A=$abc$1707$A[3] B=$abc$1707$new_n274_ Y=$abc$1707$new_n277_
.subckt NOT A=$abc$1707$new_n277_ Y=$abc$1707$new_n278_
.subckt NAND A=$abc$1707$A[3] B=$abc$1707$new_n274_ Y=$abc$1707$new_n279_
.subckt NAND A=$abc$1707$new_n278_ B=$abc$1707$new_n279_ Y=$abc$1707$comp[7]
.subckt BUF A=$abc$1707$Q[0] Y=$abc$1707$comp[0]
.subckt DFF C=clk D=$0\A[3:0][0] Q=A[0]
.subckt DFF C=clk D=$0\A[3:0][1] Q=A[1]
.subckt DFF C=clk D=$0\A[3:0][2] Q=A[2]
.subckt DFF C=clk D=$0\A[3:0][3] Q=A[3]
.subckt DFF C=clk D=$0\Q[3:0][0] Q=Q[0]
.subckt DFF C=clk D=$0\Q[3:0][1] Q=Q[1]
.subckt DFF C=clk D=$0\Q[3:0][2] Q=Q[2]
.subckt DFF C=clk D=$0\Q[3:0][3] Q=Q[3]
.subckt DFF C=clk D=$0\M[3:0][0] Q=M[0]
.subckt DFF C=clk D=$0\M[3:0][1] Q=M[1]
.subckt DFF C=clk D=$0\M[3:0][2] Q=M[2]
.subckt DFF C=clk D=$0\M[3:0][3] Q=M[3]
.subckt DFF C=clk D=$0\q0[0:0] Q=q0
.subckt DFF C=clk D=$0\mul2_mem[3:0][0] Q=mul2_mem[0]
.subckt DFF C=clk D=$0\mul2_mem[3:0][1] Q=mul2_mem[1]
.subckt DFF C=clk D=$0\mul2_mem[3:0][2] Q=mul2_mem[2]
.subckt DFF C=clk D=$0\mul2_mem[3:0][3] Q=mul2_mem[3]
.subckt DFF C=clk D=$0\n[2:0][0] Q=n[0]
.subckt DFF C=clk D=$0\n[2:0][1] Q=n[1]
.subckt DFF C=clk D=$0\n[2:0][2] Q=n[2]
.subckt DFF C=clk D=$0\ready[0:0] Q=ready
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[2]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[3]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[4]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[5]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[6]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[7]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[8]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[9]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[10]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[11]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[12]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[13]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[14]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$287[15]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$304[1]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$304[2]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$304[3]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$304[4]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$304[5]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$304[6]
1 1
.names $true $auto$simplemap.cc:127:simplemap_reduce$304[7]
1 1
.names n[1] $auto$simplemap.cc:250:simplemap_eqne$134[1]
1 1
.names q0 $auto$simplemap.cc:250:simplemap_eqne$202[0]
1 1
.names Q[0] $auto$simplemap.cc:250:simplemap_eqne$220[1]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[3]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[4]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[5]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[6]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[7]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[8]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[9]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[10]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[11]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[12]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[13]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[14]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[15]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[16]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[17]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[18]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[19]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[20]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[21]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[22]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[23]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[24]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[25]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[26]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[27]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[28]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[29]
1 1
.names $sub$examples/booth.v:65$16_Y[31] $sub$examples/booth.v:65$16_Y[30]
1 1
.names $not$examples/booth.v:29$1_Y[0] $techmap$add$examples/booth.v:29$2.$auto$alumacc.cc:474:replace_alu$118.lcu.g[0]
1 1
.names $add$examples/booth.v:53$13_Y[0] $techmap$add$examples/booth.v:53$13.$auto$alumacc.cc:490:replace_alu$175[0]
1 1
.names $1\n[2:0][0] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[0]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[2]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[3]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[4]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[5]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[6]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[7]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[8]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[9]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[10]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[11]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[12]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[13]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[14]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[15]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[16]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[17]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[18]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[19]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[20]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[21]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[22]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[23]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[24]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[25]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[26]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[27]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[28]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[29]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[31] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[30]
1 1
.names $1\n[2:0][0] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[0]
1 1
.names $auto$simplemap.cc:127:simplemap_reduce$287[1] $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[2]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[3]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[4]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[5]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[6]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[7]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[8]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[9]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[10]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[11]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[12]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[13]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[14]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[15]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[16]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[17]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[18]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[19]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[20]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[21]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[22]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[23]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[24]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[25]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[26]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[27]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[28]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[29]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[30]
1 1
.names $true $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:490:replace_alu$179[31]
1 1
.names $1\n[2:0][0] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[0]
1 1
.names $techmap$le$examples/booth.v:59$15.$auto$alumacc.cc:474:replace_alu$178.lcu.g[1] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[1]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[2]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[3]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[4]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[5]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[6]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[7]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[8]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[9]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[10]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[11]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[12]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[13]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[14]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[15]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[16]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[17]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[18]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[19]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[20]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[21]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[22]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[23]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[24]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[25]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[26]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[27]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[28]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[29]
1 1
.names $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[31] $techmap$lt$examples/booth.v:50$9.$auto$alumacc.cc:474:replace_alu$161.lcu.g[30]
1 1
.names $techmap$sub$examples/booth.v:52$12.$auto$alumacc.cc:474:replace_alu$171.lcu.p[0] $techmap$sub$examples/booth.v:52$12.$auto$alumacc.cc:490:replace_alu$172[0]
1 1
.names $techmap$add$examples/booth.v:53$13.$auto$alumacc.cc:474:replace_alu$174.lcu.g[0] $techmap$techmap$add$examples/booth.v:53$13.$auto$alumacc.cc:474:replace_alu$174.$and$?techmap.v?:260$284_Y[0]
1 1
.names q0 op[0]
1 1
.names Q[0] op[1]
1 1
.names Q[0] res_out[0]
1 1
.names Q[1] res_out[1]
1 1
.names Q[2] res_out[2]
1 1
.names Q[3] res_out[3]
1 1
.names A[0] res_out[4]
1 1
.names A[1] res_out[5]
1 1
.names A[2] res_out[6]
1 1
.names A[3] res_out[7]
1 1
.names q0 test[0]
1 1
.names Q[0] test[1]
1 1
.names Q[1] test[2]
1 1
.names Q[2] test[3]
1 1
.names Q[3] test[4]
1 1
.names A[0] test[5]
1 1
.names A[1] test[6]
1 1
.names A[2] test[7]
1 1
.names A[3] test[8]
1 1
.names n[1] $abc$1707$n[1]
1 1
.names q0 $abc$1707$q0
1 1
.names Q[0] $abc$1707$Q[0]
1 1
.names $abc$1707$0\ready[0:0] $0\ready[0:0]
1 1
.names ready $abc$1707$ready
1 1
.names Q[1] $abc$1707$Q[1]
1 1
.names $abc$1707$0\Q[3:0][0] $0\Q[3:0][0]
1 1
.names Q[2] $abc$1707$Q[2]
1 1
.names $abc$1707$0\Q[3:0][1] $0\Q[3:0][1]
1 1
.names Q[3] $abc$1707$Q[3]
1 1
.names $abc$1707$0\Q[3:0][2] $0\Q[3:0][2]
1 1
.names $abc$1707$0\Q[3:0][3] $0\Q[3:0][3]
1 1
.names $abc$1707$0\n[2:0][0] $0\n[2:0][0]
1 1
.names $abc$1707$0\n[2:0][1] $0\n[2:0][1]
1 1
.names $abc$1707$0\n[2:0][2] $0\n[2:0][2]
1 1
.names $abc$1707$0\q0[0:0] $0\q0[0:0]
1 1
.names A[3] $abc$1707$A[3]
1 1
.names $abc$1707$0\A[3:0][3] $0\A[3:0][3]
1 1
.names A[0] $abc$1707$A[0]
1 1
.names $abc$1707$0\A[3:0][0] $0\A[3:0][0]
1 1
.names A[1] $abc$1707$A[1]
1 1
.names $abc$1707$0\A[3:0][1] $0\A[3:0][1]
1 1
.names A[2] $abc$1707$A[2]
1 1
.names $abc$1707$0\A[3:0][2] $0\A[3:0][2]
1 1
.names n[0] $abc$1707$n[0]
1 1
.names n[2] $abc$1707$n[2]
1 1
.names mul1[0] $abc$1707$mul1[0]
1 1
.names M[0] $abc$1707$M[0]
1 1
.names mul1[1] $abc$1707$mul1[1]
1 1
.names M[1] $abc$1707$M[1]
1 1
.names mul1[2] $abc$1707$mul1[2]
1 1
.names M[2] $abc$1707$M[2]
1 1
.names mul1[3] $abc$1707$mul1[3]
1 1
.names M[3] $abc$1707$M[3]
1 1
.names mul2[0] $abc$1707$mul2[0]
1 1
.names mul2_mem[0] $abc$1707$mul2_mem[0]
1 1
.names mul2[1] $abc$1707$mul2[1]
1 1
.names mul2_mem[1] $abc$1707$mul2_mem[1]
1 1
.names mul2[2] $abc$1707$mul2[2]
1 1
.names mul2_mem[2] $abc$1707$mul2_mem[2]
1 1
.names mul2[3] $abc$1707$mul2[3]
1 1
.names mul2_mem[3] $abc$1707$mul2_mem[3]
1 1
.names $abc$1707$0\mul2_mem[3:0][0] $0\mul2_mem[3:0][0]
1 1
.names $abc$1707$0\mul2_mem[3:0][1] $0\mul2_mem[3:0][1]
1 1
.names $abc$1707$0\mul2_mem[3:0][2] $0\mul2_mem[3:0][2]
1 1
.names $abc$1707$0\mul2_mem[3:0][3] $0\mul2_mem[3:0][3]
1 1
.names $abc$1707$0\M[3:0][0] $0\M[3:0][0]
1 1
.names $abc$1707$0\M[3:0][1] $0\M[3:0][1]
1 1
.names $abc$1707$0\M[3:0][2] $0\M[3:0][2]
1 1
.names $abc$1707$0\M[3:0][3] $0\M[3:0][3]
1 1
.names $abc$1707$comp[1] comp[1]
1 1
.names $abc$1707$comp[2] comp[2]
1 1
.names $abc$1707$comp[3] comp[3]
1 1
.names $abc$1707$comp[4] comp[4]
1 1
.names $abc$1707$comp[5] comp[5]
1 1
.names $abc$1707$comp[6] comp[6]
1 1
.names $abc$1707$comp[7] comp[7]
1 1
.names $abc$1707$comp[0] comp[0]
1 1
.end
