Welcome to Bonfire project, a Network on Chip based System on Chip developed in Tallinn University of Technology by the following authors: 

  * Siavoosh Payandeh Azad
  * Karl Janson
  * Behrad Niazmand
  * Tsotne Putkaradze
  * Nevin George 
  * Stephen Adeboye Oyeniran 
  * Konstantin Shibin
  * Hardi Selg
  
Please note that all the designs and tools related to handshaking version of the router are moved to the following repository:

https://github.com/Project-Bonfire/Bonfire_handshake
 
If you use Bonfire in your research work, we would appreciate the following paper to be cited in any publications to which Bonfire has contributed to:

* From Online Fault Detection to Fault Management in Network-on-Chips: A Ground-Up Approach. Siavoosh Payandeh Azad, Behrad Niazmand, Karl Janson, Nevin George, Adeboye Stephen Oyeniran, Tsotne Putkaradze,Apneet Kaur, Jaan Raik, Gert Jervan, Raimund Ubar, Thomas Hollstein, DDECS 2017

----------

License:  	GNU GENERAL PUBLIC LICENSE Version 3

----------------------------------------------------------------------------------------------------------------------------
	Copyright (C) 2016 as collective work done by Siavoosh Payandeh Azad, Karl Janson, Behrad Niazmand and Tsotne Putkaradze
	Parts of this work are re-use or modification of work under different licenses. Please refer to disclaimers in the related folders.
----------------------------------------------------------------------------------------------------------------------------

Folder structure

The general folder structure of the project is as follows:

Bonfire  
&nbsp; &nbsp; &nbsp; |  
&nbsp; &nbsp; &nbsp; +- RTL - VHDL RTL files for the components  
&nbsp; &nbsp; &nbsp; |  
&nbsp; &nbsp; &nbsp; +- Scripts - Includes scripts for simulation and synthesis 
&nbsp; &nbsp; &nbsp; |  
&nbsp; &nbsp; &nbsp; +- Test - Testing-related files (VHDL testbenches etc.)  
&nbsp; &nbsp; &nbsp; |  
&nbsp; &nbsp; &nbsp; +- Tools - Supporting tools that are not directly part of the design 
&nbsp; &nbsp; &nbsp; |  
&nbsp; &nbsp; &nbsp; +- Software
&nbsp; &nbsp; &nbsp; |  
&nbsp; &nbsp; &nbsp; +- FPGA-integration 
