Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdaea6a68dfa4e92a65984aee07fc91c --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/top.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sources_1/new/top.v:303]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dff(WIDTH=5)
Compiling module xil_defaultlib.dff(WIDTH=1)
Compiling module xil_defaultlib.dff(WIDTH=2)
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.EXMEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
