var searchIndex = new Map(JSON.parse('[\
["atomic_polyfill",{"doc":"⚠️ THIS CRATE IS DEPRECATED ⚠️","t":"PPFFFFFFFFFFFFGPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHNNNNNNNNNNNNNHNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["AcqRel","Acquire","AtomicBool","AtomicI16","AtomicI32","AtomicI64","AtomicI8","AtomicIsize","AtomicPtr","AtomicU16","AtomicU32","AtomicU64","AtomicU8","AtomicUsize","Ordering","Relaxed","Release","SeqCst","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compiler_fence","default","default","default","default","default","default","default","default","default","default","default","default","eq","fence","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","hash","into","into","into","into","into","into","into","into","into","into","into","into","into","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","load","load","load","load","load","load","load","load","load","load","load","load","new","new","new","new","new","new","new","new","new","new","new","new","store","store","store","store","store","store","store","store","store","store","store","store","swap","swap","swap","swap","swap","swap","swap","swap","swap","swap","swap","swap","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id"],"q":[[0,"atomic_polyfill"],[346,"core::result"],[347,"core::option"],[348,"core::ops::function"],[349,"core::fmt"],[350,"core::fmt"],[351,"core::any"]],"d":["Has the effects of both <code>Acquire</code> and <code>Release</code> together: For …","When coupled with a load, if the loaded value was written …","","","","","","","","","","","","","Atomic memory orderings","No ordering constraints, only atomic operations.","When coupled with a store, all previous operations become …","Like <code>Acquire</code>/<code>Release</code>/<code>AcqRel</code> (for load, store, and …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","A compiler memory fence.","Creates an <code>AtomicBool</code> initialized to <code>false</code>.","Creates a null <code>AtomicPtr&lt;T&gt;</code>.","","","","","","","","","","","","An atomic fence.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","Returns the argument unchanged.","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"i":[1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,2,5,6,8,10,12,14,16,18,20,22,24,1,2,5,6,8,10,12,14,16,18,20,22,24,1,1,2,5,6,8,10,12,14,16,18,20,22,24,2,5,6,8,10,12,14,16,18,20,22,24,0,2,5,6,8,10,12,14,16,18,20,22,24,1,0,6,8,10,12,14,16,18,20,22,24,2,6,8,10,12,14,16,18,20,22,24,2,6,8,10,12,14,16,18,20,22,24,2,6,8,10,12,14,16,18,20,22,24,2,6,8,10,12,14,16,18,20,22,24,2,6,8,10,12,14,16,18,20,22,24,6,8,10,12,14,16,18,20,22,24,2,5,6,8,10,12,14,16,18,20,22,24,2,6,8,10,12,14,16,18,20,22,24,2,5,5,6,8,10,12,14,16,18,20,22,24,1,2,2,5,5,6,6,8,8,10,10,12,12,14,14,16,16,18,18,20,20,22,22,24,24,1,2,5,6,8,10,12,14,16,18,20,22,24,1,2,5,6,8,10,12,14,16,18,20,22,24,1,2,5,6,8,10,12,14,16,18,20,22,24,2,5,6,8,10,12,14,16,18,20,22,24,2,5,6,8,10,12,14,16,18,20,22,24,2,5,6,8,10,12,14,16,18,20,22,24,2,5,6,8,10,12,14,16,18,20,22,24,2,5,6,8,10,12,14,16,18,20,22,24,1,2,5,6,8,10,12,14,16,18,20,22,24,1,2,5,6,8,10,12,14,16,18,20,22,24,1],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[1,1],[[2,3,3,1,1],[[4,[3,3]]]],[[[5,[-1]],1,1],4,[]],[[6,7,7,1,1],[[4,[7,7]]]],[[8,9,9,1,1],[[4,[9,9]]]],[[10,11,11,1,1],[[4,[11,11]]]],[[12,13,13,1,1],[[4,[13,13]]]],[[14,15,15,1,1],[[4,[15,15]]]],[[16,17,17,1,1],[[4,[17,17]]]],[[18,19,19,1,1],[[4,[19,19]]]],[[20,21,21,1,1],[[4,[21,21]]]],[[22,23,23,1,1],[[4,[23,23]]]],[[24,25,25,1,1],[[4,[25,25]]]],[[2,3,3,1,1],[[4,[3,3]]]],[[[5,[-1]],1,1],4,[]],[[6,7,7,1,1],[[4,[7,7]]]],[[8,9,9,1,1],[[4,[9,9]]]],[[10,11,11,1,1],[[4,[11,11]]]],[[12,13,13,1,1],[[4,[13,13]]]],[[14,15,15,1,1],[[4,[15,15]]]],[[16,17,17,1,1],[[4,[17,17]]]],[[18,19,19,1,1],[[4,[19,19]]]],[[20,21,21,1,1],[[4,[21,21]]]],[[22,23,23,1,1],[[4,[23,23]]]],[[24,25,25,1,1],[[4,[25,25]]]],[1,26],[[],2],[[],[[5,[-1]]],[]],[[],6],[[],8],[[],10],[[],12],[[],14],[[],16],[[],18],[[],20],[[],22],[[],24],[[1,1],3],[1,26],[[6,7,1],7],[[8,9,1],9],[[10,11,1],11],[[12,13,1],13],[[14,15,1],15],[[16,17,1],17],[[18,19,1],19],[[20,21,1],21],[[22,23,1],23],[[24,25,1],25],[[2,3,1],3],[[6,7,1],7],[[8,9,1],9],[[10,11,1],11],[[12,13,1],13],[[14,15,1],15],[[16,17,1],17],[[18,19,1],19],[[20,21,1],21],[[22,23,1],23],[[24,25,1],25],[[2,3,1],3],[[6,7,1],7],[[8,9,1],9],[[10,11,1],11],[[12,13,1],13],[[14,15,1],15],[[16,17,1],17],[[18,19,1],19],[[20,21,1],21],[[22,23,1],23],[[24,25,1],25],[[2,3,1],3],[[6,7,1],7],[[8,9,1],9],[[10,11,1],11],[[12,13,1],13],[[14,15,1],15],[[16,17,1],17],[[18,19,1],19],[[20,21,1],21],[[22,23,1],23],[[24,25,1],25],[[2,3,1],3],[[6,7,1],7],[[8,9,1],9],[[10,11,1],11],[[12,13,1],13],[[14,15,1],15],[[16,17,1],17],[[18,19,1],19],[[20,21,1],21],[[22,23,1],23],[[24,25,1],25],[[2,3,1],3],[[6,7,1],7],[[8,9,1],9],[[10,11,1],11],[[12,13,1],13],[[14,15,1],15],[[16,17,1],17],[[18,19,1],19],[[20,21,1],21],[[22,23,1],23],[[24,25,1],25],[[6,7,1],7],[[8,9,1],9],[[10,11,1],11],[[12,13,1],13],[[14,15,1],15],[[16,17,1],17],[[18,19,1],19],[[20,21,1],21],[[22,23,1],23],[[24,25,1],25],[[2,1,1,-1],[[4,[3,3]]],[[29,[3],[[27,[[28,[3]]]]]]]],[[[5,[-1]],1,1,-2],4,[],[[29,[],[[27,[28]]]]]],[[6,1,1,-1],[[4,[7,7]]],[[29,[7],[[27,[[28,[7]]]]]]]],[[8,1,1,-1],[[4,[9,9]]],[[29,[9],[[27,[[28,[9]]]]]]]],[[10,1,1,-1],[[4,[11,11]]],[[29,[11],[[27,[[28,[11]]]]]]]],[[12,1,1,-1],[[4,[13,13]]],[[29,[13],[[27,[[28,[13]]]]]]]],[[14,1,1,-1],[[4,[15,15]]],[[29,[15],[[27,[[28,[15]]]]]]]],[[16,1,1,-1],[[4,[17,17]]],[[29,[17],[[27,[[28,[17]]]]]]]],[[18,1,1,-1],[[4,[19,19]]],[[29,[19],[[27,[[28,[19]]]]]]]],[[20,1,1,-1],[[4,[21,21]]],[[29,[21],[[27,[[28,[21]]]]]]]],[[22,1,1,-1],[[4,[23,23]]],[[29,[23],[[27,[[28,[23]]]]]]]],[[24,1,1,-1],[[4,[25,25]]],[[29,[25],[[27,[[28,[25]]]]]]]],[[2,3,1],3],[[6,7,1],7],[[8,9,1],9],[[10,11,1],11],[[12,13,1],13],[[14,15,1],15],[[16,17,1],17],[[18,19,1],19],[[20,21,1],21],[[22,23,1],23],[[24,25,1],25],[[2,30],31],[[[5,[-1]],30],31,[]],[[[5,[-1]],30],31,[]],[[6,30],31],[[8,30],31],[[10,30],31],[[12,30],31],[[14,30],31],[[16,30],31],[[18,30],31],[[20,30],31],[[22,30],31],[[24,30],31],[[1,30],[[4,[26,32]]]],[3,2],[-1,-1,[]],[[],[[5,[-1]]],[]],[-1,-1,[]],[-1,-1,[]],[7,6],[9,8],[-1,-1,[]],[-1,-1,[]],[11,10],[-1,-1,[]],[13,12],[15,14],[-1,-1,[]],[-1,-1,[]],[17,16],[19,18],[-1,-1,[]],[21,20],[-1,-1,[]],[-1,-1,[]],[23,22],[25,24],[-1,-1,[]],[-1,-1,[]],[2,3],[[[5,[-1]]],[],[]],[6,7],[8,9],[10,11],[12,13],[14,15],[16,17],[18,19],[20,21],[22,23],[24,25],[[1,-1],26,33],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[2,3],[[[5,[-1]]],[],[]],[6,7],[8,9],[10,11],[12,13],[14,15],[16,17],[18,19],[20,21],[22,23],[24,25],[[2,1],3],[[[5,[-1]],1],[],[]],[[6,1],7],[[8,1],9],[[10,1],11],[[12,1],13],[[14,1],15],[[16,1],17],[[18,1],19],[[20,1],21],[[22,1],23],[[24,1],25],[3,2],[[],[[5,[-1]]],[]],[7,6],[9,8],[11,10],[13,12],[15,14],[17,16],[19,18],[21,20],[23,22],[25,24],[[2,3,1],26],[[[5,[-1]],1],26,[]],[[6,7,1],26],[[8,9,1],26],[[10,11,1],26],[[12,13,1],26],[[14,15,1],26],[[16,17,1],26],[[18,19,1],26],[[20,21,1],26],[[22,23,1],26],[[24,25,1],26],[[2,3,1],3],[[[5,[-1]],1],[],[]],[[6,7,1],7],[[8,9,1],9],[[10,11,1],11],[[12,13,1],13],[[14,15,1],15],[[16,17,1],17],[[18,19,1],19],[[20,21,1],21],[[22,23,1],23],[[24,25,1],25],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,34,[]],[-1,34,[]],[-1,34,[]],[-1,34,[]],[-1,34,[]],[-1,34,[]],[-1,34,[]],[-1,34,[]],[-1,34,[]],[-1,34,[]],[-1,34,[]],[-1,34,[]],[-1,34,[]]],"c":[],"p":[[6,"Ordering",0],[5,"AtomicBool",0],[1,"bool"],[6,"Result",346],[5,"AtomicPtr",0],[5,"AtomicU8",0],[1,"u8"],[5,"AtomicU16",0],[1,"u16"],[5,"AtomicU32",0],[1,"u32"],[5,"AtomicU64",0],[1,"u64"],[5,"AtomicUsize",0],[1,"usize"],[5,"AtomicI8",0],[1,"i8"],[5,"AtomicI16",0],[1,"i16"],[5,"AtomicI32",0],[1,"i32"],[5,"AtomicI64",0],[1,"i64"],[5,"AtomicIsize",0],[1,"isize"],[1,"tuple"],[17,"Output"],[6,"Option",347],[10,"FnMut",348],[5,"Formatter",349],[8,"Result",349],[5,"Error",349],[10,"Hasher",350],[5,"TypeId",351]],"b":[[183,"impl-Debug-for-AtomicPtr%3CT%3E"],[184,"impl-Pointer-for-AtomicPtr%3CT%3E"]]}],\
["bare_metal",{"doc":"Abstractions common to bare metal systems.","t":"FFNNNNNNNNNNNNNNNNNNNNNN","n":["CriticalSection","Mutex","borrow","borrow","borrow","borrow_mut","borrow_mut","clone","fmt","fmt","from","from","get_mut","into","into","into_inner","new","new","try_from","try_from","try_into","try_into","type_id","type_id"],"q":[[0,"bare_metal"],[24,"core::fmt"],[25,"core::fmt"],[26,"core::any"]],"d":["Critical section token.","A “mutex” based on critical sections.","","","Borrows the data for the duration of the critical section.","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Gets a mutable reference to the contained value when the …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Unwraps the contained value, consuming the mutex.","Creates a critical section token.","Creates a new mutex.","","","","","",""],"i":[0,0,2,1,1,2,1,2,2,1,2,1,1,2,1,1,2,1,2,1,2,1,2,1],"f":[0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]],2],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[2,2],[[2,3],4],[[[1,[-1]],3],4,5],[-1,-1,[]],[-1,-1,[]],[[[1,[-1]]],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],-1,[]],[[],2],[-1,[[1,[-1]]],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,7,[]],[-1,7,[]]],"c":[],"p":[[5,"Mutex",0],[5,"CriticalSection",0],[5,"Formatter",24],[8,"Result",24],[10,"Debug",24],[6,"Result",25],[5,"TypeId",26]],"b":[]}],\
["bitfield",{"doc":"This crate provides macros to generate bitfield-like …","t":"KKKKMMQQQQMM","n":["Bit","BitMut","BitRange","BitRangeMut","bit","bit_range","bitfield","bitfield_bitrange","bitfield_debug","bitfield_fields","set_bit","set_bit_range"],"q":[[0,"bitfield"]],"d":["A trait to get a single bit.","A trait to set a single bit.","A trait to get ranges of bits.","A trait to set ranges of bits.","Get a single bit.","Get a range of bits.","Combines <code>bitfield_bitrange</code> and <code>bitfield_fields</code>.","Implements <code>BitRange</code> and <code>BitRangeMut</code> for a tuple struct (or …","Generates a <code>fmt::Debug</code> implementation.","Declares the fields of struct.","Set a single bit.","Set a range of bits."],"i":[0,0,0,0,1,4,0,0,0,0,5,7],"f":[0,0,0,0,[[1,2],3],[[4,2,2],-1,[]],0,0,0,0,[[5,2,3],6],[[7,2,2,-1],6,[]]],"c":[],"p":[[10,"Bit",0],[1,"usize"],[1,"bool"],[10,"BitRange",0],[10,"BitMut",0],[1,"tuple"],[10,"BitRangeMut",0]],"b":[]}],\
["bitflags",{"doc":"Generate types for C-style flags with ergonomic APIs.","t":"TEKRTTFKNNQMNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNCNNNNNNCNNNNNNNNNNNNNNFFNNNNNNNNNNNNNNNNNNNFKKNNNNNNHNNNMHNNNM","n":["ALL","BitFlags","Bits","Bits","EMPTY","FLAGS","Flag","Flags","all","all","bitflags","bits","borrow","borrow_mut","complement","complement","contains","contains","difference","difference","empty","empty","from","from_bits","from_bits","from_bits_retain","from_bits_truncate","from_bits_truncate","from_name","from_name","insert","insert","intersection","intersection","intersects","intersects","into","is_all","is_all","is_empty","is_empty","is_named","is_unnamed","iter","iter","iter","iter_names","iter_names","name","new","parser","remove","remove","set","set","symmetric_difference","symmetric_difference","toggle","toggle","try_from","try_into","type_id","union","union","value","Iter","IterNames","borrow","borrow","borrow_mut","borrow_mut","from","from","into","into","into_iter","into_iter","next","next","remaining","try_from","try_from","try_into","try_into","type_id","type_id","ParseError","ParseHex","WriteHex","borrow","borrow_mut","empty_flag","fmt","fmt","from","from_str","into","invalid_hex_flag","invalid_named_flag","parse_hex","to_writer","try_from","try_into","type_id","write_hex"],"q":[[0,"bitflags"],[65,"bitflags::iter"],[86,"bitflags::parser"],[105,"core::option"],[106,"core::result"],[107,"core::any"],[108,"core::fmt"],[109,"core::fmt"]],"d":["A value with all bits set.","","A bits type that can be used as storage for a flags type.","The underlying bits type.","A value with all bits unset.","The set of defined flags.","A defined flags value that may be named or unnamed.","A set of defined flags using a bits type as storage.","Get a flags value with all known bits set.","Get a flags value with all known bits set.","Generate a flags type.","Get the underlying bits value.","","","The bitwise negation (<code>!</code>) of the bits in a flags value, …","The bitwise negation (<code>!</code>) of the bits in a flags value, …","Whether all set bits in a source flags value are also set …","Whether all set bits in a source flags value are also set …","The intersection of a source flags value with the …","The intersection of a source flags value with the …","Get a flags value with all bits unset.","Get a flags value with all bits unset.","Returns the argument unchanged.","Convert from a bits value.","Convert from a bits value.","Convert from a bits value exactly.","Convert from a bits value, unsetting any unknown bits.","Convert from a bits value, unsetting any unknown bits.","Get a flags value with the bits of a flag with the given …","Get a flags value with the bits of a flag with the given …","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise and (<code>&amp;</code>) of the bits in two flags values.","The bitwise and (<code>&amp;</code>) of the bits in two flags values.","Whether any set bits in a source flags value are also set …","Whether any set bits in a source flags value are also set …","Calls <code>U::from(self)</code>.","Whether all known bits in this flags value are set.","Whether all known bits in this flags value are set.","Whether all bits in this flags value are unset.","Whether all bits in this flags value are unset.","Whether the flag is named.","Whether the flag is unnamed.","Yield the bits of a source flags value in a set of …","Yield a set of contained flags values.","Yield a set of contained flags values.","Yield a set of contained named flags values.","Yield a set of contained named flags values.","Get the name of this flag.","Define a flag.","Parsing flags from text.","The intersection of a source flags value with the …","The intersection of a source flags value with the …","Call <code>Flags::insert</code> when <code>value</code> is <code>true</code> or <code>Flags::remove</code> …","Call <code>Flags::insert</code> when <code>value</code> is <code>true</code> or <code>Flags::remove</code> …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","","","","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise or (<code>|</code>) of the bits in two flags values.","Get the flags value of this flag.","An iterator over flags values.","An iterator over flags values.","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","Get a flags value of any remaining bits that haven’t …","","","","","","","An error encountered while parsing flags from text.","Parse a value from a hex string.","Encode a value as a hex string.","","","A hex or named flag wasn’t found between separators.","","","Returns the argument unchanged.","Parse a flags value from text.","Calls <code>U::from(self)</code>.","An invalid hex flag was encountered.","A named flag that doesn’t correspond to any on the flags …","Parse the value from hex.","Write a flags value as text.","","","","Write the value as hex."],"i":[3,0,0,2,3,2,0,0,2,2,0,2,8,8,2,2,2,2,2,2,2,2,8,2,2,2,2,2,2,2,2,2,2,2,2,2,8,2,2,2,2,8,8,0,2,2,2,2,8,8,0,2,2,2,2,2,2,2,2,8,8,8,2,2,8,0,0,9,10,9,10,9,10,9,10,9,10,9,10,10,9,10,9,10,9,10,0,0,0,13,13,13,13,13,13,0,13,13,13,17,0,13,13,13,20],"f":[0,0,0,0,0,0,0,0,[[],[[2,[],[[1,[-1]]]]],3],[[],[[2,[],[[1,[-1]]]]],3],0,[[[2,[],[[1,[-1]]]]],-1,3],[-1,-2,[],[]],[-1,-2,[],[]],[[[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[],[[2,[],[[1,[-1]]]]],3],[[],[[2,[],[[1,[-1]]]]],3],[-1,-1,[]],[-1,[[5,[[2,[],[[1,[-1]]]]]]],3],[-1,[[5,[[2,[],[[1,[-1]]]]]]],3],[-1,[[2,[],[[1,[-1]]]]],3],[-1,[[2,[],[[1,[-1]]]]],3],[-1,[[2,[],[[1,[-1]]]]],3],[6,[[5,[[2,[],[[1,[-1]]]]]]],3],[6,[[5,[[2,[],[[1,[-1]]]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],4,3],[-1,-2,[],[]],[[[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]]],4,3],[[[8,[-1]]],4,[]],[[[8,[-1]]],4,[]],0,[[[2,[],[[1,[-1]]]]],[[9,[[2,[],[[1,[-1]]]]]]],3],[[[2,[],[[1,[-1]]]]],[[9,[[2,[],[[1,[-1]]]]]]],3],[[[2,[],[[1,[-1]]]]],[[10,[[2,[],[[1,[-1]]]]]]],3],[[[2,[],[[1,[-1]]]]],[[10,[[2,[],[[1,[-1]]]]]]],3],[[[8,[-1]]],6,[]],[[6,-1],[[8,[-1]]],[]],0,[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]],4],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]],4],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[-1,[[11,[-2]]],[],[]],[-1,[[11,[-2]]],[],[]],[-1,12,[]],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[8,[-1]]],-1,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[9,[-1]]],[[5,[-2]]],2,[]],[[[10,[-1]]],[[5,[-2]]],2,[]],[[[10,[-1]]],-1,[]],[-1,[[11,[-2]]],[],[]],[-1,[[11,[-2]]],[],[]],[-1,[[11,[-2]]],[],[]],[-1,[[11,[-2]]],[],[]],[-1,12,[]],[-1,12,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[],13],[[13,14],15],[[13,14],15],[-1,-1,[]],[6,[[11,[-1,13]]],2],[-1,-2,[],[]],[-1,13,16],[-1,13,16],[6,[[11,[17,13]]]],[[-1,-2],[[11,[7,18]]],2,19],[-1,[[11,[-2]]],[],[]],[-1,[[11,[-2]]],[],[]],[-1,12,[]],[[20,-1],15,19]],"c":[],"p":[[17,"Bits"],[10,"Flags",0],[10,"Bits",0],[1,"bool"],[6,"Option",105],[1,"str"],[1,"tuple"],[5,"Flag",0],[5,"Iter",65],[5,"IterNames",65],[6,"Result",106],[5,"TypeId",107],[5,"ParseError",86],[5,"Formatter",108],[8,"Result",108],[10,"Display",108],[10,"ParseHex",86],[5,"Error",108],[10,"Write",108],[10,"WriteHex",86]],"b":[[92,"impl-Debug-for-ParseError"],[93,"impl-Display-for-ParseError"]]}],\
["byteorder",{"doc":"This crate provides convenience methods for encoding and …","t":"IGKIGIINNNNNNNNNNNNNNNNMNNMNNNNNNMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNNMNNMNNNMNNMNNNMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNNMNNMNNNMNNMNNNMNNMNNMNNMNN","n":["BE","BigEndian","ByteOrder","LE","LittleEndian","NativeEndian","NetworkEndian","borrow","borrow","borrow_mut","borrow_mut","clone","clone","cmp","cmp","default","default","eq","eq","fmt","fmt","from","from","from_slice_f32","from_slice_f32","from_slice_f32","from_slice_f64","from_slice_f64","from_slice_f64","from_slice_i128","from_slice_i16","from_slice_i32","from_slice_i64","from_slice_u128","from_slice_u128","from_slice_u128","from_slice_u16","from_slice_u16","from_slice_u16","from_slice_u32","from_slice_u32","from_slice_u32","from_slice_u64","from_slice_u64","from_slice_u64","hash","hash","into","into","partial_cmp","partial_cmp","read_f32","read_f32_into","read_f32_into_unchecked","read_f64","read_f64_into","read_f64_into_unchecked","read_i128","read_i128_into","read_i16","read_i16_into","read_i24","read_i32","read_i32_into","read_i48","read_i64","read_i64_into","read_int","read_int128","read_u128","read_u128","read_u128","read_u128_into","read_u128_into","read_u128_into","read_u16","read_u16","read_u16","read_u16_into","read_u16_into","read_u16_into","read_u24","read_u32","read_u32","read_u32","read_u32_into","read_u32_into","read_u32_into","read_u48","read_u64","read_u64","read_u64","read_u64_into","read_u64_into","read_u64_into","read_uint","read_uint","read_uint","read_uint128","read_uint128","read_uint128","try_from","try_from","try_into","try_into","type_id","type_id","write_f32","write_f32_into","write_f64","write_f64_into","write_i128","write_i128_into","write_i16","write_i16_into","write_i24","write_i32","write_i32_into","write_i48","write_i64","write_i64_into","write_i8_into","write_int","write_int128","write_u128","write_u128","write_u128","write_u128_into","write_u128_into","write_u128_into","write_u16","write_u16","write_u16","write_u16_into","write_u16_into","write_u16_into","write_u24","write_u32","write_u32","write_u32","write_u32_into","write_u32_into","write_u32_into","write_u48","write_u64","write_u64","write_u64","write_u64_into","write_u64_into","write_u64_into","write_uint","write_uint","write_uint","write_uint128","write_uint128","write_uint128"],"q":[[0,"byteorder"],[156,"core::cmp"],[157,"core::fmt"],[158,"core::fmt"],[159,"core::option"],[160,"core::result"],[161,"core::any"]],"d":["A type alias for <code>BigEndian</code>.","Defines big-endian serialization.","<code>ByteOrder</code> describes types that can serialize integers as …","A type alias for <code>LittleEndian</code>.","Defines little-endian serialization.","Defines system native-endian serialization.","Defines network byte order serialization.","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Converts the given slice of IEEE754 single-precision (4 …","","","Converts the given slice of IEEE754 double-precision (8 …","","","Converts the given slice of signed 128 bit integers to a …","Converts the given slice of signed 16 bit integers to a …","Converts the given slice of signed 32 bit integers to a …","Converts the given slice of signed 64 bit integers to a …","Converts the given slice of unsigned 128 bit integers to a …","","","Converts the given slice of unsigned 16 bit integers to a …","","","Converts the given slice of unsigned 32 bit integers to a …","","","Converts the given slice of unsigned 64 bit integers to a …","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Reads a IEEE754 single-precision (4 bytes) floating point …","Reads IEEE754 single-precision (4 bytes) floating point …","<strong>DEPRECATED</strong>.","Reads a IEEE754 double-precision (8 bytes) floating point …","Reads IEEE754 single-precision (4 bytes) floating point …","<strong>DEPRECATED</strong>.","Reads a signed 128 bit integer from <code>buf</code>.","Reads signed 128 bit integers from <code>src</code> into <code>dst</code>.","Reads a signed 16 bit integer from <code>buf</code>.","Reads signed 16 bit integers from <code>src</code> to <code>dst</code>.","Reads a signed 24 bit integer from <code>buf</code>, stored in i32.","Reads a signed 32 bit integer from <code>buf</code>.","Reads signed 32 bit integers from <code>src</code> into <code>dst</code>.","Reads a signed 48 bit integer from <code>buf</code>, stored in i64.","Reads a signed 64 bit integer from <code>buf</code>.","Reads signed 64 bit integers from <code>src</code> into <code>dst</code>.","Reads a signed n-bytes integer from <code>buf</code>.","Reads a signed n-bytes integer from <code>buf</code>.","Reads an unsigned 128 bit integer from <code>buf</code>.","","","Reads unsigned 128 bit integers from <code>src</code> into <code>dst</code>.","","","Reads an unsigned 16 bit integer from <code>buf</code>.","","","Reads unsigned 16 bit integers from <code>src</code> into <code>dst</code>.","","","Reads an unsigned 24 bit integer from <code>buf</code>, stored in u32.","Reads an unsigned 32 bit integer from <code>buf</code>.","","","Reads unsigned 32 bit integers from <code>src</code> into <code>dst</code>.","","","Reads an unsigned 48 bit integer from <code>buf</code>, stored in u64.","Reads an unsigned 64 bit integer from <code>buf</code>.","","","Reads unsigned 64 bit integers from <code>src</code> into <code>dst</code>.","","","Reads an unsigned n-bytes integer from <code>buf</code>.","","","Reads an unsigned n-bytes integer from <code>buf</code>.","","","","","","","","","Writes a IEEE754 single-precision (4 bytes) floating point …","Writes IEEE754 single-precision (4 bytes) floating point …","Writes a IEEE754 double-precision (8 bytes) floating point …","Writes IEEE754 double-precision (8 bytes) floating point …","Writes a signed 128 bit integer <code>n</code> to <code>buf</code>.","Writes signed 128 bit integers from <code>src</code> into <code>dst</code>.","Writes a signed 16 bit integer <code>n</code> to <code>buf</code>.","Writes signed 16 bit integers from <code>src</code> into <code>dst</code>.","Writes a signed 24 bit integer <code>n</code> to <code>buf</code>, stored in i32.","Writes a signed 32 bit integer <code>n</code> to <code>buf</code>.","Writes signed 32 bit integers from <code>src</code> into <code>dst</code>.","Writes a signed 48 bit integer <code>n</code> to <code>buf</code>, stored in i64.","Writes a signed 64 bit integer <code>n</code> to <code>buf</code>.","Writes signed 64 bit integers from <code>src</code> into <code>dst</code>.","Writes signed 8 bit integers from <code>src</code> into <code>dst</code>.","Writes a signed integer <code>n</code> to <code>buf</code> using only <code>nbytes</code>.","Writes a signed integer <code>n</code> to <code>buf</code> using only <code>nbytes</code>.","Writes an unsigned 128 bit integer <code>n</code> to <code>buf</code>.","","","Writes unsigned 128 bit integers from <code>src</code> into <code>dst</code>.","","","Writes an unsigned 16 bit integer <code>n</code> to <code>buf</code>.","","","Writes unsigned 16 bit integers from <code>src</code> into <code>dst</code>.","","","Writes an unsigned 24 bit integer <code>n</code> to <code>buf</code>, stored in u32.","Writes an unsigned 32 bit integer <code>n</code> to <code>buf</code>.","","","Writes unsigned 32 bit integers from <code>src</code> into <code>dst</code>.","","","Writes an unsigned 48 bit integer <code>n</code> to <code>buf</code>, stored in u64.","Writes an unsigned 64 bit integer <code>n</code> to <code>buf</code>.","","","Writes unsigned 64 bit integers from <code>src</code> into <code>dst</code>.","","","Writes an unsigned integer <code>n</code> to <code>buf</code> using only <code>nbytes</code>.","","","Writes an unsigned integer <code>n</code> to <code>buf</code> using only <code>nbytes</code>.","",""],"i":[0,0,0,0,0,0,0,1,2,1,2,1,2,1,2,1,2,1,2,1,2,1,2,26,1,2,26,1,2,26,26,26,26,26,1,2,26,1,2,26,1,2,26,1,2,1,2,1,2,1,2,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,1,2,26,1,2,26,1,2,26,1,2,26,26,1,2,26,1,2,26,26,1,2,26,1,2,26,1,2,26,1,2,1,2,1,2,1,2,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,26,1,2,26,1,2,26,1,2,26,1,2,26,26,1,2,26,1,2,26,26,1,2,26,1,2,26,1,2,26,1,2],"f":[0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[1,1],[2,2],[[1,1],3],[[2,2],3],[[],1],[[],2],[[1,1],4],[[2,2],4],[[1,5],6],[[2,5],6],[-1,-1,[]],[-1,-1,[]],[[[8,[7]]],9],[[[8,[7]]],9],[[[8,[7]]],9],[[[8,[10]]],9],[[[8,[10]]],9],[[[8,[10]]],9],[[[8,[11]]],9],[[[8,[12]]],9],[[[8,[13]]],9],[[[8,[14]]],9],[[[8,[15]]],9],[[[8,[15]]],9],[[[8,[15]]],9],[[[8,[16]]],9],[[[8,[16]]],9],[[[8,[16]]],9],[[[8,[17]]],9],[[[8,[17]]],9],[[[8,[17]]],9],[[[8,[18]]],9],[[[8,[18]]],9],[[[8,[18]]],9],[[1,-1],9,19],[[2,-1],9,19],[-1,-2,[],[]],[-1,-2,[],[]],[[1,1],[[20,[3]]]],[[2,2],[[20,[3]]]],[[[8,[21]]],7],[[[8,[21]],[8,[7]]],9],[[[8,[21]],[8,[7]]],9],[[[8,[21]]],10],[[[8,[21]],[8,[10]]],9],[[[8,[21]],[8,[10]]],9],[[[8,[21]]],11],[[[8,[21]],[8,[11]]],9],[[[8,[21]]],12],[[[8,[21]],[8,[12]]],9],[[[8,[21]]],13],[[[8,[21]]],13],[[[8,[21]],[8,[13]]],9],[[[8,[21]]],14],[[[8,[21]]],14],[[[8,[21]],[8,[14]]],9],[[[8,[21]],22],14],[[[8,[21]],22],11],[[[8,[21]]],15],[[[8,[21]]],15],[[[8,[21]]],15],[[[8,[21]],[8,[15]]],9],[[[8,[21]],[8,[15]]],9],[[[8,[21]],[8,[15]]],9],[[[8,[21]]],16],[[[8,[21]]],16],[[[8,[21]]],16],[[[8,[21]],[8,[16]]],9],[[[8,[21]],[8,[16]]],9],[[[8,[21]],[8,[16]]],9],[[[8,[21]]],17],[[[8,[21]]],17],[[[8,[21]]],17],[[[8,[21]]],17],[[[8,[21]],[8,[17]]],9],[[[8,[21]],[8,[17]]],9],[[[8,[21]],[8,[17]]],9],[[[8,[21]]],18],[[[8,[21]]],18],[[[8,[21]]],18],[[[8,[21]]],18],[[[8,[21]],[8,[18]]],9],[[[8,[21]],[8,[18]]],9],[[[8,[21]],[8,[18]]],9],[[[8,[21]],22],18],[[[8,[21]],22],18],[[[8,[21]],22],18],[[[8,[21]],22],15],[[[8,[21]],22],15],[[[8,[21]],22],15],[-1,[[23,[-2]]],[],[]],[-1,[[23,[-2]]],[],[]],[-1,[[23,[-2]]],[],[]],[-1,[[23,[-2]]],[],[]],[-1,24,[]],[-1,24,[]],[[[8,[21]],7],9],[[[8,[7]],[8,[21]]],9],[[[8,[21]],10],9],[[[8,[10]],[8,[21]]],9],[[[8,[21]],11],9],[[[8,[11]],[8,[21]]],9],[[[8,[21]],12],9],[[[8,[12]],[8,[21]]],9],[[[8,[21]],13],9],[[[8,[21]],13],9],[[[8,[13]],[8,[21]]],9],[[[8,[21]],14],9],[[[8,[21]],14],9],[[[8,[14]],[8,[21]]],9],[[[8,[25]],[8,[21]]],9],[[[8,[21]],14,22],9],[[[8,[21]],11,22],9],[[[8,[21]],15],9],[[[8,[21]],15],9],[[[8,[21]],15],9],[[[8,[15]],[8,[21]]],9],[[[8,[15]],[8,[21]]],9],[[[8,[15]],[8,[21]]],9],[[[8,[21]],16],9],[[[8,[21]],16],9],[[[8,[21]],16],9],[[[8,[16]],[8,[21]]],9],[[[8,[16]],[8,[21]]],9],[[[8,[16]],[8,[21]]],9],[[[8,[21]],17],9],[[[8,[21]],17],9],[[[8,[21]],17],9],[[[8,[21]],17],9],[[[8,[17]],[8,[21]]],9],[[[8,[17]],[8,[21]]],9],[[[8,[17]],[8,[21]]],9],[[[8,[21]],18],9],[[[8,[21]],18],9],[[[8,[21]],18],9],[[[8,[21]],18],9],[[[8,[18]],[8,[21]]],9],[[[8,[18]],[8,[21]]],9],[[[8,[18]],[8,[21]]],9],[[[8,[21]],18,22],9],[[[8,[21]],18,22],9],[[[8,[21]],18,22],9],[[[8,[21]],15,22],9],[[[8,[21]],15,22],9],[[[8,[21]],15,22],9]],"c":[53,56],"p":[[6,"BigEndian",0],[6,"LittleEndian",0],[6,"Ordering",156],[1,"bool"],[5,"Formatter",157],[8,"Result",157],[1,"f32"],[1,"slice"],[1,"tuple"],[1,"f64"],[1,"i128"],[1,"i16"],[1,"i32"],[1,"i64"],[1,"u128"],[1,"u16"],[1,"u32"],[1,"u64"],[10,"Hasher",158],[6,"Option",159],[1,"u8"],[1,"usize"],[6,"Result",160],[5,"TypeId",161],[1,"i8"],[10,"ByteOrder",0]],"b":[]}],\
["cfg_if",{"doc":"A macro for defining <code>#[cfg]</code> if-else statements.","t":"Q","n":["cfg_if"],"q":[[0,"cfg_if"]],"d":["The main macro provided by this crate. See crate …"],"i":[0],"f":[0],"c":[],"p":[],"b":[]}],\
["critical_section",{"doc":"critical-section","t":"FKFIFHMNNNNNNNNNNNNNNNNNNNNNNNNNHMNNQNNNNNNNNNNH","n":["CriticalSection","Impl","Mutex","RawRestoreState","RestoreState","acquire","acquire","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_ref","borrow_ref_mut","clone","clone","fmt","fmt","fmt","from","from","from","get_mut","into","into","into","into_inner","invalid","new","new","release","release","replace","replace_with","set_impl","take","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","with"],"q":[[0,"critical_section"],[48,"core::cell"],[49,"core::cell"],[50,"core::fmt"],[51,"core::default"],[52,"core::result"],[53,"core::any"]],"d":["Critical section token.","Methods required for a critical section implementation.","A mutex based on critical sections.","Raw, transparent “restore state”.","Opaque “restore state”.","Acquire a critical section in the current thread.","Acquire the critical section.","Borrows the data for the duration of the critical section.","","","","","","","Borrow the data and call <code>RefCell::borrow</code>","Borrow the data and call <code>RefCell::borrow_mut</code>","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Gets a mutable reference to the contained value when the …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Unwraps the contained value, consuming the mutex.","Create an invalid, dummy  <code>RestoreState</code>.","Creates a new mutex.","Creates a critical section token.","Release the critical section.","Release the critical section.","Borrow the data and call <code>RefCell::replace</code>","Borrow the data and call <code>RefCell::replace_with</code>","Set the critical section implementation.","Borrow the data and call <code>RefCell::take</code>","","","","","","","","","","Execute closure <code>f</code> in a critical section."],"i":[0,0,0,0,0,0,17,3,3,4,1,3,4,1,3,3,4,1,3,4,1,3,4,1,3,3,4,1,3,1,3,4,0,17,3,3,0,3,3,4,1,3,4,1,3,4,1,0],"f":[0,0,0,0,0,[[],1],[[],2],[[[3,[-1]],4],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[3,[[5,[-1]]]],4],[[6,[-1]]],[]],[[[3,[[5,[-1]]]],4],[[7,[-1]]],[]],[4,4],[1,1],[[[3,[-1]],8],9,10],[[4,8],9],[[1,8],9],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[3,[-1]]],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[3,[-1]]],-1,[]],[[],1],[-1,[[3,[-1]]],[]],[[],4],[1,11],[2,11],[[[3,[[5,[-1]]]],4,-1],-1,[]],[[[3,[[5,[-1]]]],4,-2],-1,[],[[13,[-1],[[12,[-1]]]]]],0,[[[3,[[5,[-1]]]],4],-1,14],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,16,[]],[-1,16,[]],[-1,16,[]],[-2,-1,[],[[13,[4],[[12,[-1]]]]]]],"c":[],"p":[[5,"RestoreState",0],[8,"RawRestoreState",0],[5,"Mutex",0],[5,"CriticalSection",0],[5,"RefCell",48],[5,"Ref",48],[5,"RefMut",48],[5,"Formatter",49],[8,"Result",49],[10,"Debug",49],[1,"tuple"],[17,"Output"],[10,"FnOnce",50],[10,"Default",51],[6,"Result",52],[5,"TypeId",53],[10,"Impl",0]],"b":[]}],\
["embedded_dma",{"doc":"Traits to aid the correct use of buffers in DMA …","t":"KKKRRRRKKNNMM","n":["ReadBuffer","ReadTarget","Word","Word","Word","Word","Word","WriteBuffer","WriteTarget","as_read_buffer","as_write_buffer","read_buffer","write_buffer"],"q":[[0,"embedded_dma"]],"d":["Trait for buffers that can be given to DMA for reading.","Trait for <code>Deref</code> targets used by the blanket <code>DmaReadBuffer</code> …","Trait for DMA word types used by the blanket DMA buffer …","","","","","Trait for buffers that can be given to DMA for writing.","Trait for <code>DerefMut</code> targets used by the blanket …","","","Provide a buffer usable for DMA reads.","Provide a buffer usable for DMA writes."],"i":[0,0,0,7,8,2,6,0,0,2,6,7,8],"f":[0,0,0,0,0,0,0,0,0,[[[2,[],[[1,[-1]]]]],[[4,[-1,3]]],5],[[[6,[],[[1,[-1]]]]],[[4,[-1,3]]],5],[[[7,[],[[1,[-1]]]]],[[4,[-1,3]]],[]],[[[8,[],[[1,[-1]]]]],[[4,[-1,3]]],[]]],"c":[],"p":[[17,"Word"],[10,"ReadTarget",0],[1,"usize"],[1,"tuple"],[10,"Word",0],[10,"WriteTarget",0],[10,"ReadBuffer",0],[10,"WriteBuffer",0]],"b":[]}],\
["embedded_hal",{"doc":"A Hardware Abstraction Layer (HAL) for embedded systems","t":"KRRRRGPRRRKKKRRPCCNNCMNMCMMMMMMMNCNNMMMMMMNCCMMMMCCNNNCKRRKMMCCCCCCKRRMMKKMMKRRRRRRRGKPIIKKKPKKKNNNMMNNNMNNNMMMMRKMRKMMCKRRRRGKKPKPKNNNMNNNCMNNNCMCMKKKPPPKGPFPKGTTPPPFPTTNNNNNNNNNNNNNNNMMNNNNNNNNNNNNNNNNMNNNNNMMNMNCMNNMNNNNNNNNNNNNNNNNKRRMMCCCCKKKKMMMMMMMCKFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNRRRRPKKPKGKKNNNNNNNNMMMMMMNMMNMCNNNKEEEEEEEEEEEEEEEEEEEEEEEERRKKMMMNPPRKPPSSSSFGGNNNNNNNNNNNNNNNNNNOOMMNNNNNNNNNKKRKRMMMRKKKMMM","n":["Capture","Capture","Channel","Channel","Count","Direction","Downcounting","Duty","Duty","Error","Pwm","PwmPin","Qei","Time","Time","Upcounting","adc","blocking","borrow","borrow_mut","can","capture","clone","count","digital","direction","disable","disable","disable","enable","enable","enable","eq","fmt","fmt","from","get_duty","get_duty","get_max_duty","get_max_duty","get_period","get_resolution","into","prelude","serial","set_duty","set_duty","set_period","set_resolution","spi","timer","try_from","try_into","type_id","watchdog","Channel","Error","ID","OneShot","channel","read","can","delay","i2c","rng","serial","spi","Can","Error","Frame","receive","transmit","DelayMs","DelayUs","delay_ms","delay_us","AddressMode","Error","Error","Error","Error","Error","Error","Error","Operation","Read","Read","SevenBitAddress","TenBitAddress","Transactional","TransactionalIter","Write","Write","WriteIter","WriteIterRead","WriteRead","borrow","borrow_mut","eq","exec","exec_iter","fmt","from","into","read","try_from","try_into","type_id","write","write","write_iter_read","write_read","Error","Read","read","Error","Write","bflush","bwrite_all","write","Default","Error","Error","Error","Error","Operation","Transactional","Transfer","Transfer","Write","Write","WriteIter","borrow","borrow_mut","eq","exec","fmt","from","into","transfer","transfer","try_from","try_into","type_id","write","write","write_iter","write_iter","Default","Default","Default","Acknowledge","Bit","Crc","Error","ErrorKind","Extended","ExtendedId","Form","Frame","Id","MAX","MAX","Other","Overrun","Standard","StandardId","Stuff","ZERO","ZERO","as_raw","as_raw","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","cmp","data","dlc","eq","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","hash","id","into","into","into","into","is_data_frame","is_extended","is_remote_frame","is_standard","kind","kind","nb","new","new","new","new_remote","new_unchecked","new_unchecked","partial_cmp","standard_id","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Can","Error","Frame","receive","transmit","v1","v1_compat","v2","v2_compat","InputPin","OutputPin","StatefulOutputPin","ToggleableOutputPin","is_high","is_low","is_set_high","is_set_low","set_high","set_low","toggle","toggleable","Default","OldInputPin","OldOutputPin","borrow","borrow","borrow_mut","borrow_mut","from","from","from","from","into","into","is_high","is_high","is_low","is_low","is_set_high","is_set_high","is_set_low","is_set_low","new","new","set_high","set_high","set_low","set_low","try_from","try_from","try_into","try_into","type_id","type_id","Error","Error","Error","Error","High","InputPin","IoPin","Low","OutputPin","PinState","StatefulOutputPin","ToggleableOutputPin","borrow","borrow_mut","clone","eq","fmt","from","from","into","into_input_pin","into_output_pin","is_high","is_low","is_set_high","is_set_low","not","set_high","set_low","set_state","toggle","toggleable","try_from","try_into","type_id","Default","_embedded_hal_Capture","_embedded_hal_Pwm","_embedded_hal_PwmPin","_embedded_hal_Qei","_embedded_hal_adc_OneShot","_embedded_hal_blocking_delay_DelayMs","_embedded_hal_blocking_delay_DelayUs","_embedded_hal_blocking_i2c_Read","_embedded_hal_blocking_i2c_Write","_embedded_hal_blocking_i2c_WriteRead","_embedded_hal_blocking_rng_Read","_embedded_hal_blocking_serial_Write","_embedded_hal_blocking_spi_Transfer","_embedded_hal_blocking_spi_Write","_embedded_hal_digital_InputPin","_embedded_hal_digital_OutputPin","_embedded_hal_digital_ToggleableOutputPin","_embedded_hal_serial_Read","_embedded_hal_serial_Write","_embedded_hal_spi_FullDuplex","_embedded_hal_timer_CountDown","_embedded_hal_watchdog_Watchdog","_embedded_hal_watchdog_WatchdogDisable","_embedded_hal_watchdog_WatchdogEnable","Error","Error","Read","Write","flush","read","write","write_str","CaptureOnFirstTransition","CaptureOnSecondTransition","Error","FullDuplex","IdleHigh","IdleLow","MODE_0","MODE_1","MODE_2","MODE_3","Mode","Phase","Polarity","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","eq","eq","eq","from","from","from","into","into","into","phase","polarity","read","send","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","Cancel","CountDown","Error","Periodic","Time","cancel","start","wait","Time","Watchdog","WatchdogDisable","WatchdogEnable","disable","feed","start"],"q":[[0,"embedded_hal"],[55,"embedded_hal::adc"],[61,"embedded_hal::blocking"],[67,"embedded_hal::blocking::can"],[72,"embedded_hal::blocking::delay"],[76,"embedded_hal::blocking::i2c"],[112,"embedded_hal::blocking::rng"],[115,"embedded_hal::blocking::serial"],[120,"embedded_hal::blocking::serial::write"],[121,"embedded_hal::blocking::spi"],[148,"embedded_hal::blocking::spi::transfer"],[149,"embedded_hal::blocking::spi::write"],[150,"embedded_hal::blocking::spi::write_iter"],[151,"embedded_hal::can"],[235,"embedded_hal::can::nb"],[240,"embedded_hal::digital"],[244,"embedded_hal::digital::v1"],[256,"embedded_hal::digital::v1::toggleable"],[257,"embedded_hal::digital::v1_compat"],[289,"embedded_hal::digital::v2"],[324,"embedded_hal::digital::v2::toggleable"],[325,"embedded_hal::prelude"],[349,"embedded_hal::serial"],[357,"embedded_hal::spi"],[401,"embedded_hal::timer"],[409,"embedded_hal::watchdog"],[416,"nb"],[417,"core::fmt"],[418,"core::fmt"],[419,"core::result"],[420,"core::any"],[421,"core::iter::traits::collect"],[422,"core::cmp"],[423,"core::fmt"],[424,"core::option"],[425,"void"]],"d":["Input capture","The type of the value returned by <code>capture</code>","Enumeration of channels that can be used with this <code>Capture</code> …","Enumeration of channels that can be used with this <code>Pwm</code> …","The type of the value returned by <code>count</code>","Count direction","3, 2, 1","Type for the <code>duty</code> methods","Type for the <code>duty</code> methods","Enumeration of <code>Capture</code> errors","Pulse Width Modulation","A single PWM channel / pin","Quadrature encoder interface","A time unit that can be converted into a human time unit …","A time unit that can be converted into a human time unit …","1, 2, 3","Analog-digital conversion traits","Blocking API","","","Controller Area Network","“Waits” for a transition in the capture <code>channel</code> and …","","Returns the current pulse count of the encoder","Digital I/O","Returns the count direction","Disables a capture <code>channel</code>","Disables a PWM <code>channel</code>","Disables a PWM <code>channel</code>","Enables a capture <code>channel</code>","Enables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","","Implementation of <code>core::fmt::Write</code> for the HAL’s …","","Returns the argument unchanged.","Returns the current duty cycle","Returns the current duty cycle","Returns the maximum duty cycle value","Returns the maximum duty cycle value","Returns the current PWM period","Returns the current resolution","Calls <code>U::from(self)</code>.","The prelude is a collection of all the traits in this crate","Serial interface","Sets a new duty cycle","Sets a new duty cycle","Sets a new PWM period","Sets the resolution of the capture timer","Serial Peripheral Interface","Timers","","","","Traits for interactions with a processors watchdog timer.","A marker trait to identify MCU pins that can be used as …","Error type returned by ADC methods","Channel ID type","ADCs that sample on single channels per request, and do so …","Get the specific ID that identifies this channel, for …","Request that the ADC begin a conversion on the specified …","Blocking CAN API","Delays","Blocking I2C API","Blocking hardware random number generator","Blocking serial API","Blocking SPI API","A blocking CAN interface that is able to transmit and …","Associated error type.","Associated frame type.","Blocks until a frame was received or an error occured.","Puts a frame in the transmit buffer. Blocks until space is …","Millisecond delay","Microsecond delay","Pauses execution for <code>ms</code> milliseconds","Pauses execution for <code>us</code> microseconds","Address mode (7-bit / 10-bit)","Error type","Error type","Error type","Error type","Error type","Error type","Error type","Transactional I2C operation.","Blocking read","Read data into the provided buffer","7-bit address mode type","10-bit address mode type","Transactional I2C interface.","Transactional I2C interface (iterator version).","Blocking write","Write data from the provided buffer","Blocking write (iterator version)","Blocking write (iterator version) + read","Blocking write + read","","","","Execute the provided operations on the I2C bus.","Execute the provided operations on the I2C bus (iterator …","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","","","","Writes bytes to slave with address <code>address</code>","Writes bytes to slave with address <code>address</code>","Writes bytes to slave with address <code>address</code> and then reads …","Writes bytes to slave with address <code>address</code> and then reads …","Error type","Blocking read","Reads enough bytes from hardware random number generator …","The type of error that can occur when writing","Write half of a serial interface (blocking variant)","Block until the serial interface has sent all buffered …","Writes a slice, blocking until everything has been written","Blocking serial write","Marker trait to opt into default blocking write …","Error type","Error type","Error type","Associated error type","Operation for transactional SPI trait","Transactional trait allows multiple actions to be executed …","Blocking transfer","Write data out while reading data into the provided buffer","Blocking write","Write data from the provided buffer, discarding read data","Blocking write (iterator version)","","","","Execute the provided transactions","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Blocking transfer","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","","","","Blocking write","Sends <code>words</code> to the slave, ignoring all the incoming words","Blocking write (iterator version)","Sends <code>words</code> to the slave, ignoring all the incoming words","Default implementation of <code>blocking::spi::Transfer&lt;W&gt;</code> for …","Default implementation of <code>blocking::spi::Write&lt;W&gt;</code> for …","Default implementation of <code>blocking::spi::WriteIter&lt;W&gt;</code> for …","An ACK  error shall be detected by a transmitter whenever …","A bit error is detected at that bit time when the bit …","Calculated CRC sequence does not equal the received one.","CAN error","CAN error kind","Extended 29-bit Identifier (<code>0..=0x1FFF_FFFF</code>).","Extended 29-bit CAN Identifier (<code>0..=1FFF_FFFF</code>).","A form error shall be detected when a fixed-form bit field …","A CAN2.0 Frame","A CAN Identifier (standard or extended).","CAN ID <code>0x7FF</code>, the lowest priority.","CAN ID <code>0x1FFFFFFF</code>, the lowest priority.","A different error occurred. The original error may contain …","The peripheral receive buffer was overrun.","Standard 11-bit Identifier (<code>0..=0x7FF</code>).","Standard 11-bit CAN Identifier (<code>0..=0x7FF</code>).","A stuff error is detected at the bit time of the sixth …","CAN ID <code>0</code>, the highest priority.","CAN ID <code>0</code>, the highest priority.","Returns this CAN Identifier as a raw 16-bit integer.","Returns this CAN Identifier as a raw 32-bit integer.","","","","","","","","","","","","","","Returns the frame data (0..8 bytes in length).","Returns the data length code (DLC) which is in the range …","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the frame identifier.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Returns true if this frame is a data frame.","Returns true if this frame is a extended frame.","Returns true if this frame is a remote frame.","Returns true if this frame is a standard frame.","Convert error to a generic CAN error kind","","Non-blocking CAN API","Creates a new frame.","Tries to create a <code>StandardId</code> from a raw 16-bit integer.","Tries to create a <code>ExtendedId</code> from a raw 32-bit integer.","Creates a new remote frame (RTR bit set).","Creates a new <code>StandardId</code> without checking if it is inside …","Creates a new <code>ExtendedId</code> without checking if it is inside …","","Returns the Base ID part of this extended identifier.","","","","","","","","","","","","","A CAN interface that is able to transmit and receive …","Associated error type.","Associated frame type.","Returns a received frame if available.","Puts a frame in the transmit buffer to be sent on the bus.","Digital I/O","v1 compatibility wrappers","Digital I/O","v2 compatibility shims","Single digital input pin","Single digital push-pull output pin","Push-pull output pin that can read its output state","Output pin that can be toggled","Is the input pin high?","Is the input pin low?","Is the pin in drive high mode?","Is the pin in drive low mode?","Drives the pin high","Drives the pin low","Toggle pin output.","If you can read <strong>and</strong> write the output state, a pin is …","Software-driven <code>toggle()</code> implementation.","Wrapper to allow fallible <code>v2::InputPin</code> traits to be …","Wrapper to allow fallible <code>v2::OutputPin</code> traits to be …","","","","","","Returns the argument unchanged.","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","Create a new OldOutputPin wrapper around a <code>v2::OutputPin</code>","Create an <code>OldInputPin</code> wrapper around a <code>v2::InputPin</code>.","","","","","","","","","","","Error type","Error type","Error type","Error type.","High pin state","Single digital input pin","Single pin that can switch from input to output mode, and …","Low pin state","Single digital push-pull output pin","Digital output pin state","Push-pull output pin that can read its output state","Output pin that can be toggled","","","","","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Tries to convert this pin to input mode.","Tries to convert this pin to output mode with the given …","Is the input pin high?","Is the input pin low?","Is the pin in drive high mode?","Is the pin in drive low mode?","","Drives the pin high","Drives the pin low","Drives the pin high or low depending on the provided value","Toggle pin output.","If you can read <strong>and</strong> write the output state, a pin is …","","","","Software-driven <code>toggle()</code> implementation.","","","","","","","","","","","","","","","","","","","","","","","","","Read error","Write error","Read half of a serial interface","Write half of a serial interface","Ensures that none of the previously written words are …","Reads a single word from the serial interface","Writes a single word to the serial interface","","Data in “captured” on the first clock transition","Data in “captured” on the second clock transition","An enumeration of SPI errors","Full duplex (master mode)","Clock signal high when idle","Clock signal low when idle","Helper for CPOL = 0, CPHA = 0","Helper for CPOL = 0, CPHA = 1","Helper for CPOL = 1, CPHA = 0","Helper for CPOL = 1, CPHA = 1","SPI mode","Clock phase","Clock polarity","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Clock phase","Clock polarity","Reads the word stored in the shift register","Sends a word to the slave","","","","","","","","","","Trait for cancelable countdowns.","A count down timer","Error returned when a countdown can’t be canceled.","Marker trait that indicates that a timer is periodic","The unit of time used by this timer","Tries to cancel this countdown.","Starts a new count down","Non-blockingly “waits” until the count down finishes","Unit of time used by the watchdog","Feeds an existing watchdog to ensure the processor isn’t …","Disables a running watchdog timer so the processor won’t …","Enables A watchdog timer to reset the processor if …","Disables the watchdog","Triggers the watchdog. This must be done once the watchdog …","Starts the watchdog with a given period, typically once …"],"i":[0,5,5,12,9,0,7,12,13,5,0,0,0,5,12,7,0,0,7,7,0,5,7,9,0,9,5,12,13,5,12,13,7,0,7,7,12,13,12,13,12,5,7,0,0,12,13,12,5,0,0,7,7,7,0,0,20,21,0,21,20,0,0,0,0,0,0,0,23,23,23,23,0,0,26,27,0,35,37,38,40,39,29,32,0,0,28,0,0,0,0,0,28,0,0,0,28,28,28,29,32,28,28,28,35,28,28,28,37,38,39,40,41,0,41,42,0,42,42,0,0,47,48,49,45,0,0,0,43,0,43,0,43,43,43,45,43,43,43,0,47,43,43,43,0,48,0,49,0,0,0,55,55,55,0,0,54,0,55,0,0,50,52,55,55,54,0,55,50,52,50,52,50,52,54,55,50,52,54,55,50,52,54,55,55,24,24,50,52,54,55,50,52,54,55,55,50,52,54,54,54,55,55,24,50,52,54,55,24,24,24,24,25,55,0,24,50,52,24,50,52,55,52,50,52,54,55,50,52,54,55,50,52,54,55,0,60,60,60,60,0,0,0,0,0,0,0,0,61,61,62,62,63,63,64,0,0,0,0,65,67,65,67,65,65,67,67,65,67,67,67,67,67,65,65,65,65,65,67,65,65,65,65,65,67,65,67,65,67,66,72,68,71,70,0,0,70,0,0,0,0,70,70,70,70,70,70,70,70,71,71,68,68,69,69,70,66,66,66,72,0,70,70,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,73,0,0,73,74,73,73,77,77,79,0,76,76,0,0,0,0,0,0,0,76,77,78,76,77,78,76,77,78,76,77,78,76,77,78,76,77,78,78,78,79,79,76,77,78,76,77,78,76,77,78,0,0,80,0,81,80,81,81,85,0,0,0,83,84,85],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[[[5,[],[[1,[-1]],[2,[-2]],[3,[-3]],[4,[-4]]]],-2],[[6,[-4,-1]]],[],[],[],[]],[7,7],[[[9,[],[[8,[-1]]]]],-1,[]],0,[[[9,[],[[8,[-1]]]]],7,[]],[[[5,[],[[1,[-1]],[2,[-2]],[3,[-3]],[4,[-4]]]],-2],10,[],[],[],[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]],-1],10,[],[],[]],[[[13,[],[[11,[-1]]]]],10,[]],[[[5,[],[[1,[-1]],[2,[-2]],[3,[-3]],[4,[-4]]]],-2],10,[],[],[],[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]],-1],10,[],[],[]],[[[13,[],[[11,[-1]]]]],10,[]],[[7,7],14],0,[[7,15],16],[-1,-1,[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]],-1],-3,[],[],[]],[[[13,[],[[11,[-1]]]]],-1,[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]]],-3,[],[],[]],[[[13,[],[[11,[-1]]]]],-1,[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]]],-2,[],[],[]],[[[5,[],[[1,[-1]],[2,[-2]],[3,[-3]],[4,[-4]]]]],-3,[],[],[],[]],[-1,-2,[],[]],0,0,[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]],-1,-3],10,[],[],[]],[[[13,[],[[11,[-1]]]],-1],10,[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]],-4],10,[],[],[],[[17,[-2]]]],[[[5,[],[[1,[-1]],[2,[-2]],[3,[-3]],[4,[-4]]]],-5],10,[],[],[],[],[[17,[-3]]]],0,0,[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],0,0,0,0,0,[[],-1,[]],[[[20,[],[[1,[-1]]]],-3],[[6,[-4,-1]]],[],[],[[21,[-2]]],[]],0,0,0,0,0,0,0,0,0,[[[23,[],[[22,[-1]],[1,[-2]]]]],[[18,[-1,-2]]],24,25],[[[23,[],[[22,[-1]],[1,[-2]]]],-1],[[18,[10,-2]]],24,25],0,0,[[26,-1],10,[]],[[27,-1],10,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[28,28],14],[[[29,[],[[1,[-1]]]],-2,[30,[28]]],[[18,[10,-1]]],[],31],[[[32,[],[[1,[-1]]]],-2,-3],[[18,[10,-1]]],[],31,[[34,[],[[33,[28]]]]]],[[28,15],16],[-1,-1,[]],[-1,-2,[],[]],[[[35,[],[[1,[-1]]]],-2,[30,[36]]],[[18,[10,-1]]],[],31],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],[[[37,[],[[1,[-1]]]],-2,[30,[36]]],[[18,[10,-1]]],[],31],[[[38,[],[[1,[-1]]]],-2,-3],[[18,[10,-1]]],[],31,[[34,[],[[33,[36]]]]]],[[[39,[],[[1,[-1]]]],-2,-3,[30,[36]]],[[18,[10,-1]]],[],31,[[34,[],[[33,[36]]]]]],[[[40,[],[[1,[-1]]]],-2,[30,[36]],[30,[36]]],[[18,[10,-1]]],[],31],0,0,[[[41,[],[[1,[-1]]]],[30,[36]]],[[18,[10,-1]]],[]],0,0,[[[42,[],[[1,[-1]]]]],[[18,[10,-1]]],[]],[[[42,[],[[1,[-1]]]],[30,[-2]]],[[18,[10,-1]]],[],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[43,[-1]],[43,[-1]]],14,44],[[[45,[],[[1,[-1]]]],[30,[[43,[-2]]]]],[[18,[10,-1]]],[],[]],[[[43,[-1]],15],16,46],[-1,-1,[]],[-1,-2,[],[]],0,[[[47,[],[[1,[-1]]]],[30,[-2]]],[[18,[[30,[-2]],-1]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],0,[[[48,[],[[1,[-1]]]],[30,[-2]]],[[18,[10,-1]]],[],[]],0,[[[49,[],[[1,[-1]]]],-3],[[18,[10,-1]]],[],[],[[34,[],[[33,[-2]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[50,51],[52,53],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[50,50],[52,52],[54,54],[55,55],[[55,55],56],[24,[[30,[36]]]],[24,57],[[50,50],14],[[52,52],14],[[54,54],14],[[55,55],14],[[50,15],16],[[52,15],16],[[54,15],16],[[55,15],16],[[55,15],16],[-1,-1,[]],[-1,-1,[]],[52,54],[-1,-1,[]],[50,54],[-1,-1,[]],[[55,-1],10,58],[24,54],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[24,14],[24,14],[24,14],[24,14],[25,55],[55,55],0,[[-1,[30,[36]]],[[59,[24]]],[[17,[54]]]],[51,[[59,[50]]]],[53,[[59,[52]]]],[[-1,57],[[59,[24]]],[[17,[54]]]],[51,50],[53,52],[[55,55],[[59,[56]]]],[52,50],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],[-1,19,[]],[-1,19,[]],[-1,19,[]],0,0,0,[[[60,[],[[22,[-1]],[1,[-2]]]]],[[6,[-1,-2]]],24,25],[[[60,[],[[22,[-1]],[1,[-2]]]],-1],[[6,[[59,[-1]],-2]]],24,25],0,0,0,0,0,0,0,0,[61,14],[61,14],[62,14],[62,14],[63,10],[63,10],[64,10],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-2,[[65,[-2]]],46,[[66,[],[[1,[-1]]]]]],[-1,-1,[]],[-2,[[67,[-2]]],46,[[68,[],[[1,[-1]]]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[67,[-2]]],14,46,[[68,[],[[1,[-1]]]]]],[-1,[[18,[14]]],[]],[[[67,[-2]]],14,46,[[68,[],[[1,[-1]]]]]],[-1,[[18,[14]]],[]],[-1,[[18,[14]]],[]],[[[65,[-2]]],14,46,[[69,[],[[1,[-1]]]]]],[[[65,[-2]]],14,46,[[69,[],[[1,[-1]]]]]],[-1,[[18,[14]]],[]],[-2,[[65,[-2]]],46,[[66,[],[[1,[-1]]]]]],[-2,[[67,[-2]]],46,[[68,[],[[1,[-1]]]]]],[-1,[[18,[10]]],[]],[[[65,[-2]]],10,46,[[66,[],[[1,[-1]]]]]],[[[65,[-2]]],10,46,[[66,[],[[1,[-1]]]]]],[-1,[[18,[10]]],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],[-1,19,[]],0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[70,70],[[70,70],14],[[70,15],16],[-1,-1,[]],[14,70],[-1,-2,[],[]],[[[71,[],[[1,[-1]]]]],[[18,[-2,-1]]],[],[],[]],[[[71,[],[[1,[-1]]]],70],[[18,[-3,-1]]],[],[],[]],[[[68,[],[[1,[-1]]]]],[[18,[14,-1]]],[]],[[[68,[],[[1,[-1]]]]],[[18,[14,-1]]],[]],[69,[[18,[14,-1]]],[]],[69,[[18,[14,-1]]],[]],[70,-1,[]],[[[66,[],[[1,[-1]]]]],[[18,[10,-1]]],[]],[[[66,[],[[1,[-1]]]]],[[18,[10,-1]]],[]],[[[66,[],[[1,[-1]]]],70],[[18,[10,-1]]],[]],[[[72,[],[[1,[-1]]]]],[[18,[10,-1]]],[]],0,[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[73,[],[[1,[-1]]]]],[[6,[10,-1]]],[]],[[[74,[],[[1,[-1]]]]],[[6,[-2,-1]]],[],[]],[[[73,[],[[1,[-1]]]],-2],[[6,[10,-1]]],[],[]],[[73,75],16],0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[76,76],[77,77],[78,78],[[76,76],14],[[77,77],14],[[78,78],14],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,[[[79,[],[[1,[-1]]]]],[[6,[-2,-1]]],[],[]],[[[79,[],[[1,[-1]]]],-2],[[6,[10,-1]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],[-1,19,[]],[-1,19,[]],0,0,0,0,0,[[[80,[],[[1,[-1]]]]],[[18,[10,-1]]],[]],[[[81,[],[[3,[-1]]]],-2],10,[],[[17,[-1]]]],[[[81,[],[[3,[-1]]]]],[[6,[10,82]]],[]],0,0,0,0,[83,10],[84,10],[[[85,[],[[3,[-1]]]],-2],10,[],[[17,[-1]]]]],"c":[240,244,245,246,247,248,249,250,251,252,253,254,255,256],"p":[[17,"Error"],[17,"Channel"],[17,"Time"],[17,"Capture"],[10,"Capture",0],[8,"Result",416],[6,"Direction",0],[17,"Count"],[10,"Qei",0],[1,"tuple"],[17,"Duty"],[10,"Pwm",0],[10,"PwmPin",0],[1,"bool"],[5,"Formatter",417],[8,"Result",417],[10,"Into",418],[6,"Result",419],[5,"TypeId",420],[10,"OneShot",55],[10,"Channel",55],[17,"Frame"],[10,"Can",67],[10,"Frame",151],[10,"Error",151],[10,"DelayMs",72],[10,"DelayUs",72],[6,"Operation",76],[10,"Transactional",76],[1,"slice"],[10,"AddressMode",76],[10,"TransactionalIter",76],[17,"Item"],[10,"IntoIterator",421],[10,"Read",76],[1,"u8"],[10,"Write",76],[10,"WriteIter",76],[10,"WriteIterRead",76],[10,"WriteRead",76],[10,"Read",112],[10,"Write",115],[6,"Operation",121],[10,"PartialEq",422],[10,"Transactional",121],[10,"Debug",417],[10,"Transfer",121],[10,"Write",121],[10,"WriteIter",121],[5,"StandardId",151],[1,"u16"],[5,"ExtendedId",151],[1,"u32"],[6,"Id",151],[6,"ErrorKind",151],[6,"Ordering",422],[1,"usize"],[10,"Hasher",423],[6,"Option",424],[10,"Can",235],[10,"InputPin",244],[10,"StatefulOutputPin",244],[10,"OutputPin",244],[10,"ToggleableOutputPin",244],[5,"OldOutputPin",257],[10,"OutputPin",289],[5,"OldInputPin",257],[10,"InputPin",289],[10,"StatefulOutputPin",289],[6,"PinState",289],[10,"IoPin",289],[10,"ToggleableOutputPin",289],[10,"Write",349],[10,"Read",349],[1,"str"],[6,"Polarity",357],[6,"Phase",357],[5,"Mode",357],[10,"FullDuplex",357],[10,"Cancel",401],[10,"CountDown",401],[6,"Void",425],[10,"WatchdogDisable",409],[10,"Watchdog",409],[10,"WatchdogEnable",409]],"b":[[194,"impl-Debug-for-ErrorKind"],[195,"impl-Display-for-ErrorKind"],[198,"impl-From%3CExtendedId%3E-for-Id"],[200,"impl-From%3CStandardId%3E-for-Id"]]}],\
["enumset",{"doc":"A library for defining enums that can be used in compact …","t":"TTFFKYKRNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNQNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["ALL","EMPTY","EnumSet","EnumSetIter","EnumSetType","EnumSetType","EnumSetTypeWithRepr","Repr","all","as_array","as_array_truncated","as_repr","as_u128","as_u128_truncated","as_u16","as_u16_truncated","as_u32","as_u32_truncated","as_u64","as_u64_truncated","as_u8","as_u8_truncated","as_usize","as_usize_truncated","bit_width","bitand","bitand_assign","bitor","bitor_assign","bitxor","bitxor_assign","borrow","borrow","borrow_mut","borrow_mut","clear","clone","clone","cmp","complement","contains","copy_into_slice","copy_into_slice_truncated","default","difference","empty","enum_set","eq","eq","extend","extend","fmt","fmt","fmt","from","from","from","from_array","from_array_truncated","from_array_unchecked","from_iter","from_iter","from_repr","from_repr_truncated","from_repr_unchecked","from_slice","from_slice_truncated","from_slice_unchecked","from_u128","from_u128_truncated","from_u128_unchecked","from_u16","from_u16_truncated","from_u16_unchecked","from_u32","from_u32_truncated","from_u32_unchecked","from_u64","from_u64_truncated","from_u64_unchecked","from_u8","from_u8_truncated","from_u8_unchecked","from_usize","from_usize_truncated","from_usize_unchecked","hash","insert","insert_all","intersection","into","into","into_iter","into_iter","is_disjoint","is_empty","is_subset","is_superset","iter","len","new","next","next_back","not","only","partial_cmp","remove","remove_all","size_hint","sub","sub_assign","sum","sum","sum","sum","symmetrical_difference","try_as_array","try_as_u128","try_as_u16","try_as_u32","try_as_u64","try_as_u8","try_as_usize","try_copy_into_slice","try_from","try_from","try_from_array","try_from_repr","try_from_slice","try_from_u128","try_from_u16","try_from_u32","try_from_u64","try_from_u8","try_from_usize","try_into","try_into","type_id","type_id","union","variant_count"],"q":[[0,"enumset"],[141,"core::convert"],[142,"core::clone"],[143,"core::cmp"],[144,"core::cmp"],[145,"core::fmt"],[146,"core::fmt"],[147,"core::option"],[148,"core::iter::traits::iterator"],[149,"core::result"],[150,"core::any"]],"d":["An <code>EnumSet</code> containing all valid variants of the enum.","An empty <code>EnumSet</code>.","An efficient set type for enums.","The iterator used by <code>EnumSet</code>s.","The trait used to define enum types that may be used with …","The procedural macro used to derive <code>EnumSetType</code>, and allow …","An <code>EnumSetType</code> for which <code>EnumSet</code>s have a guaranteed …","The guaranteed representation.","Returns an <code>EnumSet</code> containing all valid variants of the …","Returns an <code>[u64; O]</code> representing the elements of this set.","Returns an <code>[u64; O]</code> representing the elements of this set.","Returns a <code>T::Repr</code> representing the elements of this set.","Returns a <code>u128</code> representing the elements of this set.","Returns a truncated <code>u128</code> representing the elements of this …","Returns a <code>u16</code> representing the elements of this set.","Returns a truncated <code>u16</code> representing the elements of this …","Returns a <code>u32</code> representing the elements of this set.","Returns a truncated <code>u32</code> representing the elements of this …","Returns a <code>u64</code> representing the elements of this set.","Returns a truncated <code>u64</code> representing the elements of this …","Returns a <code>u8</code> representing the elements of this set.","Returns a truncated <code>u8</code> representing the elements of this …","Returns a <code>usize</code> representing the elements of this set.","Returns a truncated <code>usize</code> representing the elements of …","Total number of bits used by this type. Note that the …","","","","","","","","","","","Removes all elements from the set.","","","","Returns a set containing all enum variants not in this set.","Checks whether this set contains a value.","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","Returns an empty set.","Returns a set containing element present in <code>self</code> but not …","Creates an empty <code>EnumSet</code>.","Creates a EnumSet literal, which can be used in const …","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Attempts to constructs a bitset from a <code>[u64; O]</code>.","Constructs a bitset from a <code>[u64; O]</code>, ignoring bits that do …","Constructs a bitset from a <code>[u64; O]</code>, without checking for …","","","Constructs a bitset from a <code>T::Repr</code>.","Constructs a bitset from a <code>T::Repr</code>, ignoring invalid …","Constructs a bitset from a <code>T::Repr</code> without checking for …","Attempts to constructs a bitset from a <code>&amp;[u64]</code>.","Constructs a bitset from a <code>&amp;[u64]</code>, ignoring bits that do …","Constructs a bitset from a <code>&amp;[u64]</code>, without checking for …","Constructs a bitset from a <code>u128</code>.","Constructs a bitset from a <code>u128</code>, ignoring bits that do not …","Constructs a bitset from a <code>u128</code>, without checking for …","Constructs a bitset from a <code>u16</code>.","Constructs a bitset from a <code>u16</code>, ignoring bits that do not …","Constructs a bitset from a <code>u16</code>, without checking for …","Constructs a bitset from a <code>u32</code>.","Constructs a bitset from a <code>u32</code>, ignoring bits that do not …","Constructs a bitset from a <code>u32</code>, without checking for …","Constructs a bitset from a <code>u64</code>.","Constructs a bitset from a <code>u64</code>, ignoring bits that do not …","Constructs a bitset from a <code>u64</code>, without checking for …","Constructs a bitset from a <code>u8</code>.","Constructs a bitset from a <code>u8</code>, ignoring bits that do not …","Constructs a bitset from a <code>u8</code>, without checking for …","Constructs a bitset from a <code>usize</code>.","Constructs a bitset from a <code>usize</code>, ignoring bits that do …","Constructs a bitset from a <code>usize</code>, without checking for …","","Adds a value to this set.","Adds all elements in another set to this one.","Returns a set containing every element present in both …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Returns <code>true</code> if <code>self</code> has no elements in common with <code>other</code>. …","Returns <code>true</code> if the set contains no elements.","Returns <code>true</code> if the set is a subset of another, i.e., <code>other</code>…","Returns <code>true</code> if the set is a superset of another, i.e., …","Iterates the contents of the set in order from the least …","Returns the number of elements in this set.","Creates an empty <code>EnumSet</code>.","","","","Returns an <code>EnumSet</code> containing a single element.","","Removes a value from this set. Returns whether the value …","Removes all values in another set from this one.","","","","","","","","Returns a set containing every element present in either …","Returns an <code>[u64; O]</code> representing the elements of this set.","Tries to return a <code>u128</code> representing the elements of this …","Tries to return a <code>u16</code> representing the elements of this …","Tries to return a <code>u32</code> representing the elements of this …","Tries to return a <code>u64</code> representing the elements of this …","Tries to return a <code>u8</code> representing the elements of this set.","Tries to return a <code>usize</code> representing the elements of this …","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","","","Attempts to constructs a bitset from a <code>[u64; O]</code>.","Attempts to constructs a bitset from a <code>T::Repr</code>.","Attempts to constructs a bitset from a <code>&amp;[u64]</code>.","Attempts to constructs a bitset from a <code>u128</code>.","Attempts to constructs a bitset from a <code>u16</code>.","Attempts to constructs a bitset from a <code>u32</code>.","Attempts to constructs a bitset from a <code>u64</code>.","Attempts to constructs a bitset from a <code>u8</code>.","Attempts to constructs a bitset from a <code>usize</code>.","","","","","Returns a set containing any elements present in either …","The number of valid variants that this type can contain."],"i":[1,1,0,0,0,0,0,5,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1,14,1,1,1,1,1,1,1,1,0,1,1,1,1,1,1,14,1,1,14,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1,1,1,1,1,1,14,14,1,1,1,1,1,14,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1],"f":[0,0,0,0,0,0,0,0,[[],[[1,[-1]]],2],[[[1,[-1]]],[[4,[3]]],2],[[[1,[-1]]],[[4,[3]]],2],[[[1,[-1]]],[],[2,5]],[[[1,[-1]]],6,2],[[[1,[-1]]],6,2],[[[1,[-1]]],7,2],[[[1,[-1]]],7,2],[[[1,[-1]]],8,2],[[[1,[-1]]],8,2],[[[1,[-1]]],3,2],[[[1,[-1]]],3,2],[[[1,[-1]]],9,2],[[[1,[-1]]],9,2],[[[1,[-1]]],10,2],[[[1,[-1]]],10,2],[[],8],[[[1,[-1]],-2],-3,2,[[11,[[1,[-1]]]]],[]],[[[1,[-1]],-2],12,2,[[11,[[1,[-1]]]]]],[[[1,[-1]],-2],-3,2,[[11,[[1,[-1]]]]],[]],[[[1,[-1]],-2],12,2,[[11,[[1,[-1]]]]]],[[[1,[-1]],-2],-3,2,[[11,[[1,[-1]]]]],[]],[[[1,[-1]],-2],12,2,[[11,[[1,[-1]]]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],12,2],[[[1,[-1]]],[[1,[-1]]],[13,2]],[[[14,[-1]]],[[14,[-1]]],[13,2]],[[[1,[-1]],[1,[-1]]],15,2],[[[1,[-1]]],[[1,[-1]]],2],[[[1,[-1]],-1],16,2],[[[1,[-1]],[17,[3]]],12,2],[[[1,[-1]],[17,[3]]],12,2],[[],[[1,[-1]]],2],[[[1,[-1]],[1,[-1]]],[[1,[-1]]],2],[[],[[1,[-1]]],2],0,[[[1,[-1]],[1,[-1]]],16,[18,2]],[[[1,[-1]],-1],16,2],[[[1,[-1]],-2],12,2,[[20,[],[[19,[[1,[-1]]]]]]]],[[[1,[-1]],-2],12,2,[[20,[],[[19,[-1]]]]]],[[[1,[-1]],21],22,[2,23]],[[[1,[-1]],21],22,[2,24]],[[[14,[-1]],21],22,[24,2]],[-1,[[1,[-1]]],2],[-1,-1,[]],[-1,-1,[]],[[[4,[3]]],[[1,[-1]]],2],[[[4,[3]]],[[1,[-1]]],2],[[[4,[3]]],[[1,[-1]]],2],[-2,[[1,[-1]]],2,[[20,[],[[19,[-1]]]]]],[-2,[[1,[-1]]],2,[[20,[],[[19,[[1,[-1]]]]]]]],[[],[[1,[-1]]],[2,5]],[[],[[1,[-1]]],[2,5]],[[],[[1,[-1]]],[2,5]],[[[17,[3]]],[[1,[-1]]],2],[[[17,[3]]],[[1,[-1]]],2],[[[17,[3]]],[[1,[-1]]],2],[6,[[1,[-1]]],2],[6,[[1,[-1]]],2],[6,[[1,[-1]]],2],[7,[[1,[-1]]],2],[7,[[1,[-1]]],2],[7,[[1,[-1]]],2],[8,[[1,[-1]]],2],[8,[[1,[-1]]],2],[8,[[1,[-1]]],2],[3,[[1,[-1]]],2],[3,[[1,[-1]]],2],[3,[[1,[-1]]],2],[9,[[1,[-1]]],2],[9,[[1,[-1]]],2],[9,[[1,[-1]]],2],[10,[[1,[-1]]],2],[10,[[1,[-1]]],2],[10,[[1,[-1]]],2],[[[1,[-1]],-2],12,2,25],[[[1,[-1]],-1],16,2],[[[1,[-1]],[1,[-1]]],12,2],[[[1,[-1]],[1,[-1]]],[[1,[-1]]],2],[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],-2,2,[]],[-1,-2,[],[]],[[[1,[-1]],[1,[-1]]],16,2],[[[1,[-1]]],16,2],[[[1,[-1]],[1,[-1]]],16,2],[[[1,[-1]],[1,[-1]]],16,2],[[[1,[-1]]],[[14,[-1]]],2],[[[1,[-1]]],10,2],[[],[[1,[-1]]],2],[[[14,[-1]]],[[26,[-2]]],2,[]],[[[14,[-1]]],[[26,[-2]]],2,[]],[[[1,[-1]]],-2,2,[]],[-1,[[1,[-1]]],2],[[[1,[-1]],[1,[-1]]],[[26,[15]]],2],[[[1,[-1]],-1],16,2],[[[1,[-1]],[1,[-1]]],12,2],[[[14,[-1]]],[[12,[10,[26,[10]]]]],2],[[[1,[-1]],-2],-3,2,[[11,[[1,[-1]]]]],[]],[[[1,[-1]],-2],12,2,[[11,[[1,[-1]]]]]],[-2,[[1,[-1]]],2,[[27,[],[[19,[-1]]]]]],[-2,[[1,[-1]]],2,[[27,[],[[19,[[1,[-1]]]]]]]],[-2,[[1,[-1]]],2,[[27,[],[[19,[[1,[-1]]]]]]]],[-2,[[1,[-1]]],2,[[27,[],[[19,[-1]]]]]],[[[1,[-1]],[1,[-1]]],[[1,[-1]]],2],[[[1,[-1]]],[[26,[[4,[3]]]]],2],[[[1,[-1]]],[[26,[6]]],2],[[[1,[-1]]],[[26,[7]]],2],[[[1,[-1]]],[[26,[8]]],2],[[[1,[-1]]],[[26,[3]]],2],[[[1,[-1]]],[[26,[9]]],2],[[[1,[-1]]],[[26,[10]]],2],[[[1,[-1]],[17,[3]]],[[26,[12]]],2],[-1,[[28,[-2]]],[],[]],[-1,[[28,[-2]]],[],[]],[[[4,[3]]],[[26,[[1,[-1]]]]],2],[[],[[26,[[1,[-1]]]]],[2,5]],[[[17,[3]]],[[26,[[1,[-1]]]]],2],[6,[[26,[[1,[-1]]]]],2],[7,[[26,[[1,[-1]]]]],2],[8,[[26,[[1,[-1]]]]],2],[3,[[26,[[1,[-1]]]]],2],[9,[[26,[[1,[-1]]]]],2],[10,[[26,[[1,[-1]]]]],2],[-1,[[28,[-2]]],[],[]],[-1,[[28,[-2]]],[],[]],[-1,29,[]],[-1,29,[]],[[[1,[-1]],[1,[-1]]],[[1,[-1]]],2],[[],8]],"c":[],"p":[[5,"EnumSet",0],[10,"EnumSetType",0],[1,"u64"],[1,"array"],[10,"EnumSetTypeWithRepr",0],[1,"u128"],[1,"u16"],[1,"u32"],[1,"u8"],[1,"usize"],[10,"Into",141],[1,"tuple"],[10,"Clone",142],[5,"EnumSetIter",0],[6,"Ordering",143],[1,"bool"],[1,"slice"],[10,"PartialEq",143],[17,"Item"],[10,"IntoIterator",144],[5,"Formatter",145],[8,"Result",145],[10,"Display",145],[10,"Debug",145],[10,"Hasher",146],[6,"Option",147],[10,"Iterator",148],[6,"Result",149],[5,"TypeId",150]],"b":[[47,"impl-PartialEq-for-EnumSet%3CT%3E"],[48,"impl-PartialEq%3CT%3E-for-EnumSet%3CT%3E"],[49,"impl-Extend%3CEnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[50,"impl-Extend%3CT%3E-for-EnumSet%3CT%3E"],[51,"impl-Display-for-EnumSet%3CT%3E"],[52,"impl-Debug-for-EnumSet%3CT%3E"],[60,"impl-FromIterator%3CT%3E-for-EnumSet%3CT%3E"],[61,"impl-FromIterator%3CEnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[111,"impl-Sum%3C%26T%3E-for-EnumSet%3CT%3E"],[112,"impl-Sum%3C%26EnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[113,"impl-Sum-for-EnumSet%3CT%3E"],[114,"impl-Sum%3CT%3E-for-EnumSet%3CT%3E"]]}],\
["esp32s2",{"doc":"Peripheral access API for ESP32-S2 microcontrollers …","t":"FOPPPFOFOPPPPPPPFOPFOFOPFOPPPPFOPPPPFOFOFOFOPPFOPPPPFOFOGFOPSFOPFOPPPPPPPPTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTFFOPFOFOPFOPFOFOPPPPPFOFOPPPFOPFOPFOPPFOPPFOPPFOFOFOPPPPPPPPPPPPPPPPPPPPPFOFOFOPFFOPFOPPFOPPPFOFOPPPPPFOCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCCCECCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCNCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCCCCCCCEEEENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCNCENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCECCCCIIIIIIIIIIIIIIIIIFIIIIICNCNCNNNCNCNCNCNCNNCNNCNCNCNNCNNCNNCNNCNCNCNCNNCNNCNNCNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNIIIIIIIIIIIIIIIFIIIIIIIIIIICNCNCNNNCNCNCNCNCNCNNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNIIFINNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIIIFINNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIFINNNNNNNNNNNIIIIFINNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNIFCNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIFNNNCNCNNCNCNCNCNCNCNCNCNCNCNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNIIIIIIIIFINNNNNNNNNNNNNNNNIIIIIIIIFINNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFINNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNNIIIIIIIIFINNNNNNNNNNNNNNNNFIIINNNNNNNNNNFIINNNNNNNNIIIIIIFIIIIINNCNNCNNNCNNCNCNCNCNCNCNNNNCNNCNNFIINNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNNIFINNNNNNNNIIFINNNNNNNNNIFINNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIINNCNCNCNCNCNNCNCNCNCNNCNNCNNCNNCNNCNNCNNCNNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNNCNCNNCNCNNNNCNCNCNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIIFIIIIIINNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIINNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFINNNNNNNNNIFINNNNNNNNIFIINNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNNNIIIFIINNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIFNNNNNNNNNNNNNNNIIIIIIIIFNNNNNNNNNNNNNNIIIIIIFNNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNIIFIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIIINNNNNNNNNNIIFINNNNNNNNNIFINNNNNNNNIIIIIIFIINNNNNNNNNNNNNNFIIINNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIIIFIIINNNNNNNNNNNNIFIINNNNNNNNNIFINNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIIIFIIINNNNNNNNNNNNIFIINNNNNNNNNIFINNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIIIIKIITITKKFKKRRITTTTTTTTTKTNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIINNCNCNCNCNCNCNCNCNCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNCNNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNFIIIINNNNCNCNNCNCNNNNIIIIIFINNNNNNNNNNNNIIIFINNNNNNNNNNIIIFIIINNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIFIIIIIIIIIIIINNCNNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNNNNCNNIFIIINNNNNNNNNNFIINNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIFNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIIIIINNCNNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNFIIIIIINNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIINNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIFIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIINNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIINNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNIFIIIINNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNFIIIIIIINNNNNNNNNNNNNIIIIIIFINNNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNIIFIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNNNNFIIIINNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNCNCNNCNCNCNCNNNNNNNNNNCNNCNNNNNFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIIIIIFIIIIINNCNCNNCNCNCNCNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNIIIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIFINNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIFINNNNNNNNNNNIIIIFINNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIFIINNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIICNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIIIIIFICNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNCNNCNNCNNCNNCNCNCNCNNCNNNCNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIIIIIIINNNNNNNNNNNNNNNIIFINNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIFIIIIIIINNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIFINNNNNNNNNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIFNNCNNNNNNFINNNNNNNIIIIIIIIIIIIFIIIIINNCNCNCNCNNCNCNNCNNCNCNCNCNCNCNCNNNNCNNCNNCNNIFINNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFNNNNNNNNIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIICNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIINNNNNNNNNNNIFINNNNNNNNIIIIFIIIINNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFIIINNNNNNNNNNNNNNIIFNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFIIINNNNNNNNNNIIFIIINNNNNNNNNNNIFINNNNNNNNIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIFIINNNNNNNNNNNNNNNIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNIIIFIIINNNNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIFIINNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIFIIINNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNIIIIIIIIFINNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNIIIFINNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIINNCNNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNNNNFIIIIINNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIFINNNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIIIIIIIIFNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIINNCNCNNNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNNCNCNCNFIINNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIFINNNNNNNNNIIFNNNNNNNNIIIFINNNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIIIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNIFIIIIINNNNNNNNNNNNIIIIIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIFIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIFNNNNNNNNNNNNIIIIIIIIIFINNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFNNNNNNNNNNNNNNNNIIIIIIIIIIFNNNNNNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIIIIIFINNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIFIIIINNNNNNNNNNNIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIIIINNNNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIFIIINNCNCNCNCNCNCNNCNNCNCNNCNNCNCNCNCNNNNFIINNNNNNNNIFINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIICNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNFIIIINNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIFIINNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNIIIIIFIINNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIINNNNNNNNNNNIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIFIIINNNNNNNNNNNNNNIIIFIIINNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIINNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNIIIIIIIIIIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIFIINNNNNNNNNNNIIIFIINNNNNNNNNNNIFIIINNNNNNNNNNIFIIIINNNNNNNNNNNIIFNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIINNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNIFIIIINNNNNNNNNNNIFIIINNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFIIIIIIIINNNNNNNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIINNCNCNNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIIFINNNNNNNNNNFIINNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIINNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNCNNCNNCNNCNNNNCNNNCNCNCNCNCNCNCNCNFIIIIINNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIINNNNNNNNNNNFIIIIINNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNNIIIFINNNNNNNNNNIFIIIIIIIIIINNNNNNNNNNNNNNNNNIFIINNNNNNNNNIFIIIIIINNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIFIINNNNNNNNNNIIFNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIFIICNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNNCNCNCNCNNNCNNIFINNNNNNNNIIFIIIINNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIFIIIINNNNNNNNNNNNIIFIIIINNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIICNCNCNCNCNNNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNNNNIFIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIINNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIFIIIIIIINNNNNNNNNNNNNNNNNNNNNNIFINNNNNNNNIIIFINNNNNNNNNNIIIIIIIFIINNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIICNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNIIIIFIINNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNFIIIIINNNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIIIIIIIIIIINNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIFIIIIIINNNNNNNNNNNNNNNNIIFNNNNNNNNIIIIIIFNNNNNNNNNNNNIIIIIIFNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNNNNFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIINNNNNNNNNNNNIFINNNNNNNNIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIINNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNIIFINNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFINNCNNNCNCNNNNFIIIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNIIIIIIIFIINNCNCNCNNNCNCNCNNCNCNCNNNNIFINNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNFIINNNNNNNNN","n":["AES","AES","AES","APB_ADC","APB_PERI_ERR","APB_SARADC","APB_SARADC","BB","BB","BT_BB","BT_BB_NMI","BT_MAC","CACHE_IA","CPU_PERI_ERR","DCACHE_PRELOAD","DCACHE_SYNC","DEDICATED_GPIO","DEDICATED_GPIO","DEDICATED_GPIO","DS","DS","EFUSE","EFUSE","EFUSE","EXTMEM","EXTMEM","FROM_CPU_INTR0","FROM_CPU_INTR1","FROM_CPU_INTR2","FROM_CPU_INTR3","GPIO","GPIO","GPIO","GPIO_INTR_2","GPIO_NMI","GPIO_NMI_2","GPIO_SD","GPIO_SD","HMAC","HMAC","I2C0","I2C0","I2C1","I2C1","I2C_EXT0","I2C_EXT1","I2S0","I2S0","I2S0","I2S1","ICACHE_PRELOAD","ICACHE_SYNC","INTERRUPT_CORE0","INTERRUPT_CORE0","IO_MUX","IO_MUX","Interrupt","LEDC","LEDC","LEDC","NVIC_PRIO_BITS","PCNT","PCNT","PCNT","PMS","PMS","PMS_DMA_APB_I_ILG","PMS_DMA_RX_I_ILG","PMS_DMA_TX_I_ILG","PMS_PRO_AHB_ILG","PMS_PRO_CACHE_ILG","PMS_PRO_DPORT_ILG","PMS_PRO_DRAM0_ILG","PMS_PRO_IRAM0_ILG","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","Peripherals","RMT","RMT","RMT","RNG","RNG","RSA","RSA","RSA","RTC_CNTL","RTC_CNTL","RTC_CORE","RTC_I2C","RTC_I2C","RTC_IO","RTC_IO","RWBLE","RWBLE_NMI","RWBT","RWBT_NMI","SDIO_HOST","SENS","SENS","SHA","SHA","SHA","SLC0","SLC1","SPI0","SPI0","SPI0_REJECT_CACHE","SPI1","SPI1","SPI1","SPI2","SPI2","SPI2","SPI2_DMA","SPI3","SPI3","SPI3","SPI3_DMA","SPI4","SPI4","SPI4","SPI4_DMA","SYSCON","SYSCON","SYSTEM","SYSTEM","SYSTIMER","SYSTIMER","SYSTIMER_TARGET0","SYSTIMER_TARGET1","SYSTIMER_TARGET2","TG0_LACT_EDGE","TG0_LACT_LEVEL","TG0_T0_EDGE","TG0_T0_LEVEL","TG0_T1_EDGE","TG0_T1_LEVEL","TG0_WDT_EDGE","TG0_WDT_LEVEL","TG1_LACT_EDGE","TG1_LACT_LEVEL","TG1_T0_EDGE","TG1_T0_LEVEL","TG1_T1_EDGE","TG1_T1_LEVEL","TG1_WDT_EDGE","TG1_WDT_LEVEL","TIMER1","TIMER2","TIMG0","TIMG0","TIMG1","TIMG1","TWAI0","TWAI0","TWAI0","TryFromInterruptError","UART0","UART0","UART0","UART1","UART1","UART1","UART2","UHCI0","UHCI0","UHCI0","UHCI1","USB","USB0","USB0","USB_WRAP","USB_WRAP","WDT","WIFI_BB","WIFI_MAC","WIFI_NMI","WIFI_PWR","XTS_AES","XTS_AES","aes","apb_saradc","bb","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","dedicated_gpio","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","ds","efuse","eq","extmem","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","generic","gpio","gpio_sd","hmac","i2c0","i2c1","i2s0","interrupt_core0","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","io_mux","ledc","number","pcnt","pms","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","rmt","rng","rsa","rtc_cntl","rtc_i2c","rtc_io","sens","sha","spi0","spi1","spi2","spi3","spi4","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","syscon","system","systimer","take","timg0","timg1","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","twai0","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart0","uart1","uhci0","usb0","usb_wrap","xts_aes","AAD_BLOCK_NUM","BLOCK_MODE","BLOCK_NUM","CONTINUE_OP","DATE","DMA_ENABLE","DMA_EXIT","ENDIAN","H_","INC_SEL","INT_CLR","INT_ENA","IV_","J0_","KEY","MODE","REMAINDER_BIT_NUM","RegisterBlock","STATE","T0_","TEXT_IN","TEXT_OUT","TRIGGER","aad_block_num","aad_block_num","block_mode","block_mode","block_num","block_num","borrow","borrow_mut","continue_op","continue_op","date","date","dma_enable","dma_enable","dma_exit","dma_exit","endian","endian","from","h_","h_","h__iter","inc_sel","inc_sel","int_clr","int_clr","int_ena","int_ena","into","iv_","iv_","iv__iter","j0_","j0_","j0__iter","key","key","key_iter","mode","mode","remainder_bit_num","remainder_bit_num","state","state","t0_","t0_","t0__iter","text_in","text_in","text_in_iter","text_out","text_out","text_out_iter","trigger","trigger","try_from","try_into","type_id","AAD_BLOCK_NUM_R","AAD_BLOCK_NUM_SPEC","AAD_BLOCK_NUM_W","R","W","aad_block_num","aad_block_num","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLOCK_MODE_R","BLOCK_MODE_SPEC","BLOCK_MODE_W","R","W","bits","block_mode","block_mode","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLOCK_NUM_R","BLOCK_NUM_SPEC","BLOCK_NUM_W","R","W","bits","block_num","block_num","borrow","borrow_mut","from","into","try_from","try_into","type_id","CONTINUE_OP_SPEC","CONTINUE_OP_W","W","bits","borrow","borrow_mut","continue_op","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMA_ENABLE_R","DMA_ENABLE_SPEC","DMA_ENABLE_W","R","W","bits","borrow","borrow_mut","dma_enable","dma_enable","from","into","try_from","try_into","type_id","DMA_EXIT_SPEC","DMA_EXIT_W","W","bits","borrow","borrow_mut","dma_exit","from","into","try_from","try_into","type_id","ENDIAN_R","ENDIAN_SPEC","ENDIAN_W","R","W","bits","borrow","borrow_mut","endian","endian","from","into","try_from","try_into","type_id","H_R","H__SPEC","R","borrow","borrow_mut","from","h","into","try_from","try_into","type_id","INC_SEL_R","INC_SEL_SPEC","INC_SEL_W","R","W","bits","borrow","borrow_mut","from","inc_sel","inc_sel","into","try_from","try_into","type_id","INT_CLR_SPEC","INT_CLR_W","W","bits","borrow","borrow_mut","from","int_clr","into","try_from","try_into","type_id","INT_ENA_R","INT_ENA_SPEC","INT_ENA_W","R","W","bits","borrow","borrow_mut","from","int_ena","int_ena","into","try_from","try_into","type_id","IV_R","IV_W","IV__SPEC","R","W","bits","borrow","borrow_mut","from","into","iv","iv","try_from","try_into","type_id","J0_R","J0_W","J0__SPEC","R","W","bits","borrow","borrow_mut","from","into","j0","j0","try_from","try_into","type_id","KEY_R","KEY_SPEC","KEY_W","R","W","bits","borrow","borrow_mut","from","into","key","key","try_from","try_into","type_id","MODE_R","MODE_SPEC","MODE_W","R","W","bits","borrow","borrow_mut","from","into","mode","mode","try_from","try_into","type_id","R","REMAINDER_BIT_NUM_R","REMAINDER_BIT_NUM_SPEC","REMAINDER_BIT_NUM_W","W","bits","borrow","borrow_mut","from","into","remainder_bit_num","remainder_bit_num","try_from","try_into","type_id","R","STATE_R","STATE_SPEC","borrow","borrow_mut","from","into","state","try_from","try_into","type_id","R","T0_R","T0__SPEC","borrow","borrow_mut","from","into","t0","try_from","try_into","type_id","R","TEXT_IN_R","TEXT_IN_SPEC","TEXT_IN_W","W","bits","borrow","borrow_mut","from","into","text_in","text_in","try_from","try_into","type_id","R","TEXT_OUT_R","TEXT_OUT_SPEC","TEXT_OUT_W","W","bits","borrow","borrow_mut","from","into","text_out","text_out","try_from","try_into","type_id","TRIGGER_SPEC","TRIGGER_W","W","bits","borrow","borrow_mut","from","into","trigger","try_from","try_into","type_id","APB_CTRL_DATE","APB_DAC_CTRL","ARB_CTRL","CLKM_CONF","CTRL","CTRL2","DMA_CONF","FILTER_CTRL","FILTER_STATUS","FSM","FSM_WAIT","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","SAR1_PATT_TAB1","SAR1_PATT_TAB2","SAR1_PATT_TAB3","SAR1_PATT_TAB4","SAR1_STATUS","SAR2_PATT_TAB1","SAR2_PATT_TAB2","SAR2_PATT_TAB3","SAR2_PATT_TAB4","SAR2_STATUS","THRES_CTRL","apb_ctrl_date","apb_ctrl_date","apb_dac_ctrl","apb_dac_ctrl","arb_ctrl","arb_ctrl","borrow","borrow_mut","clkm_conf","clkm_conf","ctrl","ctrl","ctrl2","ctrl2","dma_conf","dma_conf","filter_ctrl","filter_ctrl","filter_status","filter_status","from","fsm","fsm","fsm_wait","fsm_wait","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","sar1_patt_tab1","sar1_patt_tab1","sar1_patt_tab2","sar1_patt_tab2","sar1_patt_tab3","sar1_patt_tab3","sar1_patt_tab4","sar1_patt_tab4","sar1_status","sar1_status","sar2_patt_tab1","sar2_patt_tab1","sar2_patt_tab2","sar2_patt_tab2","sar2_patt_tab3","sar2_patt_tab3","sar2_patt_tab4","sar2_patt_tab4","sar2_status","sar2_status","thres_ctrl","thres_ctrl","try_from","try_into","type_id","APB_CTRL_DATE_R","APB_CTRL_DATE_SPEC","APB_CTRL_DATE_W","R","W","apb_ctrl_date","apb_ctrl_date","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_DAC_ALTER_MODE_R","APB_DAC_ALTER_MODE_W","APB_DAC_CTRL_SPEC","APB_DAC_RST_R","APB_DAC_RST_W","APB_DAC_TRANS_R","APB_DAC_TRANS_W","DAC_RESET_FIFO_R","DAC_RESET_FIFO_W","DAC_TIMER_EN_R","DAC_TIMER_EN_W","DAC_TIMER_TARGET_R","DAC_TIMER_TARGET_W","R","W","apb_dac_alter_mode","apb_dac_alter_mode","apb_dac_rst","apb_dac_rst","apb_dac_trans","apb_dac_trans","bits","borrow","borrow_mut","dac_reset_fifo","dac_reset_fifo","dac_timer_en","dac_timer_en","dac_timer_target","dac_timer_target","from","into","try_from","try_into","type_id","ADC_ARB_APB_FORCE_R","ADC_ARB_APB_FORCE_W","ADC_ARB_APB_PRIORITY_R","ADC_ARB_APB_PRIORITY_W","ADC_ARB_FIX_PRIORITY_R","ADC_ARB_FIX_PRIORITY_W","ADC_ARB_GRANT_FORCE_R","ADC_ARB_GRANT_FORCE_W","ADC_ARB_RTC_FORCE_R","ADC_ARB_RTC_FORCE_W","ADC_ARB_RTC_PRIORITY_R","ADC_ARB_RTC_PRIORITY_W","ADC_ARB_WIFI_FORCE_R","ADC_ARB_WIFI_FORCE_W","ADC_ARB_WIFI_PRIORITY_R","ADC_ARB_WIFI_PRIORITY_W","ARB_CTRL_SPEC","R","W","adc_arb_apb_force","adc_arb_apb_force","adc_arb_apb_priority","adc_arb_apb_priority","adc_arb_fix_priority","adc_arb_fix_priority","adc_arb_grant_force","adc_arb_grant_force","adc_arb_rtc_force","adc_arb_rtc_force","adc_arb_rtc_priority","adc_arb_rtc_priority","adc_arb_wifi_force","adc_arb_wifi_force","adc_arb_wifi_priority","adc_arb_wifi_priority","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLKM_CONF_SPEC","CLKM_DIV_A_R","CLKM_DIV_A_W","CLKM_DIV_B_R","CLKM_DIV_B_W","CLKM_DIV_NUM_R","CLKM_DIV_NUM_W","CLK_SEL_R","CLK_SEL_W","R","W","bits","borrow","borrow_mut","clk_sel","clk_sel","clkm_div_a","clkm_div_a","clkm_div_b","clkm_div_b","clkm_div_num","clkm_div_num","from","into","try_from","try_into","type_id","CTRL_SPEC","DATA_SAR_SEL_R","DATA_SAR_SEL_W","DATA_TO_I2S_R","DATA_TO_I2S_W","R","SAR1_PATT_LEN_R","SAR1_PATT_LEN_W","SAR1_PATT_P_CLEAR_R","SAR1_PATT_P_CLEAR_W","SAR2_PATT_LEN_R","SAR2_PATT_LEN_W","SAR2_PATT_P_CLEAR_R","SAR2_PATT_P_CLEAR_W","SAR_CLK_DIV_R","SAR_CLK_DIV_W","SAR_CLK_GATED_R","SAR_CLK_GATED_W","SAR_SEL_R","SAR_SEL_W","START_FORCE_R","START_FORCE_W","START_R","START_W","W","WAIT_ARB_CYCLE_R","WAIT_ARB_CYCLE_W","WORK_MODE_R","WORK_MODE_W","XPD_SAR_FORCE_R","XPD_SAR_FORCE_W","bits","borrow","borrow_mut","data_sar_sel","data_sar_sel","data_to_i2s","data_to_i2s","from","into","sar1_patt_len","sar1_patt_len","sar1_patt_p_clear","sar1_patt_p_clear","sar2_patt_len","sar2_patt_len","sar2_patt_p_clear","sar2_patt_p_clear","sar_clk_div","sar_clk_div","sar_clk_gated","sar_clk_gated","sar_sel","sar_sel","start","start","start_force","start_force","try_from","try_into","type_id","wait_arb_cycle","wait_arb_cycle","work_mode","work_mode","xpd_sar_force","xpd_sar_force","CTRL2_SPEC","MAX_MEAS_NUM_R","MAX_MEAS_NUM_W","MEAS_NUM_LIMIT_R","MEAS_NUM_LIMIT_W","R","SAR1_INV_R","SAR1_INV_W","SAR2_INV_R","SAR2_INV_W","TIMER_EN_R","TIMER_EN_W","TIMER_SEL_R","TIMER_SEL_W","TIMER_TARGET_R","TIMER_TARGET_W","W","bits","borrow","borrow_mut","from","into","max_meas_num","max_meas_num","meas_num_limit","meas_num_limit","sar1_inv","sar1_inv","sar2_inv","sar2_inv","timer_en","timer_en","timer_sel","timer_sel","timer_target","timer_target","try_from","try_into","type_id","APB_ADC_EOF_NUM_R","APB_ADC_EOF_NUM_W","APB_ADC_RESET_FSM_R","APB_ADC_RESET_FSM_W","APB_ADC_TRANS_R","APB_ADC_TRANS_W","DMA_CONF_SPEC","R","W","apb_adc_eof_num","apb_adc_eof_num","apb_adc_reset_fsm","apb_adc_reset_fsm","apb_adc_trans","apb_adc_trans","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADC1_FILTER_EN_R","ADC1_FILTER_EN_W","ADC1_FILTER_FACTOR_R","ADC1_FILTER_FACTOR_W","ADC1_FILTER_RESET_R","ADC1_FILTER_RESET_W","ADC2_FILTER_EN_R","ADC2_FILTER_EN_W","ADC2_FILTER_FACTOR_R","ADC2_FILTER_FACTOR_W","ADC2_FILTER_RESET_R","ADC2_FILTER_RESET_W","FILTER_CTRL_SPEC","R","W","adc1_filter_en","adc1_filter_en","adc1_filter_factor","adc1_filter_factor","adc1_filter_reset","adc1_filter_reset","adc2_filter_en","adc2_filter_en","adc2_filter_factor","adc2_filter_factor","adc2_filter_reset","adc2_filter_reset","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADC1_FILTER_DATA_R","ADC2_FILTER_DATA_R","FILTER_STATUS_SPEC","R","adc1_filter_data","adc2_filter_data","borrow","borrow_mut","from","into","try_from","try_into","type_id","FSM_SPEC","R","SAMPLE_CYCLE_R","SAMPLE_CYCLE_W","SAMPLE_NUM_R","SAMPLE_NUM_W","W","bits","borrow","borrow_mut","from","into","sample_cycle","sample_cycle","sample_num","sample_num","try_from","try_into","type_id","FSM_WAIT_SPEC","R","RSTB_WAIT_R","RSTB_WAIT_W","STANDBY_WAIT_R","STANDBY_WAIT_W","W","XPD_WAIT_R","XPD_WAIT_W","bits","borrow","borrow_mut","from","into","rstb_wait","rstb_wait","standby_wait","standby_wait","try_from","try_into","type_id","xpd_wait","xpd_wait","ADC1_DONE_INT_CLR_W","ADC1_THRES_INT_CLR_W","ADC2_DONE_INT_CLR_W","ADC2_THRES_INT_CLR_W","INT_CLR_SPEC","W","adc1_done_int_clr","adc1_thres_int_clr","adc2_done_int_clr","adc2_thres_int_clr","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADC1_DONE_INT_ENA_R","ADC1_DONE_INT_ENA_W","ADC1_THRES_INT_ENA_R","ADC1_THRES_INT_ENA_W","ADC2_DONE_INT_ENA_R","ADC2_DONE_INT_ENA_W","ADC2_THRES_INT_ENA_R","ADC2_THRES_INT_ENA_W","INT_ENA_SPEC","R","W","adc1_done_int_ena","adc1_done_int_ena","adc1_thres_int_ena","adc1_thres_int_ena","adc2_done_int_ena","adc2_done_int_ena","adc2_thres_int_ena","adc2_thres_int_ena","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADC1_DONE_INT_RAW_R","ADC1_THRES_INT_RAW_R","ADC2_DONE_INT_RAW_R","ADC2_THRES_INT_RAW_R","INT_RAW_SPEC","R","adc1_done_int_raw","adc1_thres_int_raw","adc2_done_int_raw","adc2_thres_int_raw","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADC1_DONE_INT_ST_R","ADC1_THRES_INT_ST_R","ADC2_DONE_INT_ST_R","ADC2_THRES_INT_ST_R","INT_ST_SPEC","R","adc1_done_int_st","adc1_thres_int_st","adc2_done_int_st","adc2_thres_int_st","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","SAR1_PATT_TAB1_R","SAR1_PATT_TAB1_SPEC","SAR1_PATT_TAB1_W","W","bits","borrow","borrow_mut","from","into","sar1_patt_tab1","sar1_patt_tab1","try_from","try_into","type_id","R","SAR1_PATT_TAB2_R","SAR1_PATT_TAB2_SPEC","SAR1_PATT_TAB2_W","W","bits","borrow","borrow_mut","from","into","sar1_patt_tab2","sar1_patt_tab2","try_from","try_into","type_id","R","SAR1_PATT_TAB3_R","SAR1_PATT_TAB3_SPEC","SAR1_PATT_TAB3_W","W","bits","borrow","borrow_mut","from","into","sar1_patt_tab3","sar1_patt_tab3","try_from","try_into","type_id","R","SAR1_PATT_TAB4_R","SAR1_PATT_TAB4_SPEC","SAR1_PATT_TAB4_W","W","bits","borrow","borrow_mut","from","into","sar1_patt_tab4","sar1_patt_tab4","try_from","try_into","type_id","R","SAR1_STATUS_R","SAR1_STATUS_SPEC","borrow","borrow_mut","from","into","sar1_status","try_from","try_into","type_id","R","SAR2_PATT_TAB1_R","SAR2_PATT_TAB1_SPEC","SAR2_PATT_TAB1_W","W","bits","borrow","borrow_mut","from","into","sar2_patt_tab1","sar2_patt_tab1","try_from","try_into","type_id","R","SAR2_PATT_TAB2_R","SAR2_PATT_TAB2_SPEC","SAR2_PATT_TAB2_W","W","bits","borrow","borrow_mut","from","into","sar2_patt_tab2","sar2_patt_tab2","try_from","try_into","type_id","R","SAR2_PATT_TAB3_R","SAR2_PATT_TAB3_SPEC","SAR2_PATT_TAB3_W","W","bits","borrow","borrow_mut","from","into","sar2_patt_tab3","sar2_patt_tab3","try_from","try_into","type_id","R","SAR2_PATT_TAB4_R","SAR2_PATT_TAB4_SPEC","SAR2_PATT_TAB4_W","W","bits","borrow","borrow_mut","from","into","sar2_patt_tab4","sar2_patt_tab4","try_from","try_into","type_id","R","SAR2_STATUS_R","SAR2_STATUS_SPEC","borrow","borrow_mut","from","into","sar2_status","try_from","try_into","type_id","ADC1_THRES_EN_R","ADC1_THRES_EN_W","ADC1_THRES_MODE_R","ADC1_THRES_MODE_W","ADC1_THRES_R","ADC1_THRES_W","ADC2_THRES_EN_R","ADC2_THRES_EN_W","ADC2_THRES_MODE_R","ADC2_THRES_MODE_W","ADC2_THRES_R","ADC2_THRES_W","CLK_EN_R","CLK_EN_W","R","THRES_CTRL_SPEC","W","adc1_thres","adc1_thres","adc1_thres_en","adc1_thres_en","adc1_thres_mode","adc1_thres_mode","adc2_thres","adc2_thres","adc2_thres_en","adc2_thres_en","adc2_thres_mode","adc2_thres_mode","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","BBPD_CTRL","RegisterBlock","bbpd_ctrl","bbpd_ctrl","borrow","borrow_mut","from","into","try_from","try_into","type_id","BBPD_CTRL_SPEC","DC_EST_FORCE_PD_R","DC_EST_FORCE_PD_W","DC_EST_FORCE_PU_R","DC_EST_FORCE_PU_W","FFT_FORCE_PD_R","FFT_FORCE_PD_W","FFT_FORCE_PU_R","FFT_FORCE_PU_W","R","W","bits","borrow","borrow_mut","dc_est_force_pd","dc_est_force_pd","dc_est_force_pu","dc_est_force_pu","fft_force_pd","fft_force_pd","fft_force_pu","fft_force_pu","from","into","try_from","try_into","type_id","INTR_CLR","INTR_RAW","INTR_RCGN","INTR_RLS","INTR_ST","IN_DLY","IN_SCAN","OUT_CPU","OUT_DRT","OUT_IDV","OUT_MSK","OUT_SCAN","RegisterBlock","borrow","borrow_mut","from","in_dly","in_dly","in_scan","in_scan","into","intr_clr","intr_clr","intr_raw","intr_raw","intr_rcgn","intr_rcgn","intr_rls","intr_rls","intr_st","intr_st","out_cpu","out_cpu","out_drt","out_drt","out_idv","out_idv","out_msk","out_msk","out_scan","out_scan","try_from","try_into","type_id","CH0_R","CH0_W","CH1_R","CH1_W","CH2_R","CH2_W","CH3_R","CH3_W","CH4_R","CH4_W","CH5_R","CH5_W","CH6_R","CH6_W","CH7_R","CH7_W","IN_DLY_SPEC","R","W","bits","borrow","borrow_mut","ch0","ch0","ch1","ch1","ch2","ch2","ch3","ch3","ch4","ch4","ch5","ch5","ch6","ch6","ch7","ch7","from","into","try_from","try_into","type_id","IN_SCAN_SPEC","IN_STATUS_R","R","borrow","borrow_mut","from","in_status","into","try_from","try_into","type_id","GPIO0_INT_CLR_W","GPIO1_INT_CLR_W","GPIO2_INT_CLR_W","GPIO3_INT_CLR_W","GPIO4_INT_CLR_W","GPIO5_INT_CLR_W","GPIO6_INT_CLR_W","GPIO7_INT_CLR_W","INTR_CLR_SPEC","W","bits","borrow","borrow_mut","from","gpio0_int_clr","gpio1_int_clr","gpio2_int_clr","gpio3_int_clr","gpio4_int_clr","gpio5_int_clr","gpio6_int_clr","gpio7_int_clr","into","try_from","try_into","type_id","GPIO0_R","GPIO1_R","GPIO2_R","GPIO3_R","GPIO4_R","GPIO5_R","GPIO6_R","GPIO7_R","INTR_RAW_SPEC","R","borrow","borrow_mut","from","gpio0","gpio1","gpio2","gpio3","gpio4","gpio5","gpio6","gpio7","into","try_from","try_into","type_id","INTR_MODE_CH0_R","INTR_MODE_CH0_W","INTR_MODE_CH1_R","INTR_MODE_CH1_W","INTR_MODE_CH2_R","INTR_MODE_CH2_W","INTR_MODE_CH3_R","INTR_MODE_CH3_W","INTR_MODE_CH4_R","INTR_MODE_CH4_W","INTR_MODE_CH5_R","INTR_MODE_CH5_W","INTR_MODE_CH6_R","INTR_MODE_CH6_W","INTR_MODE_CH7_R","INTR_MODE_CH7_W","INTR_RCGN_SPEC","R","W","bits","borrow","borrow_mut","from","into","intr_mode_ch0","intr_mode_ch0","intr_mode_ch1","intr_mode_ch1","intr_mode_ch2","intr_mode_ch2","intr_mode_ch3","intr_mode_ch3","intr_mode_ch4","intr_mode_ch4","intr_mode_ch5","intr_mode_ch5","intr_mode_ch6","intr_mode_ch6","intr_mode_ch7","intr_mode_ch7","try_from","try_into","type_id","GPIO0_INT_ENA_R","GPIO0_INT_ENA_W","GPIO1_INT_ENA_R","GPIO1_INT_ENA_W","GPIO2_INT_ENA_R","GPIO2_INT_ENA_W","GPIO3_INT_ENA_R","GPIO3_INT_ENA_W","GPIO4_INT_ENA_R","GPIO4_INT_ENA_W","GPIO5_INT_ENA_R","GPIO5_INT_ENA_W","GPIO6_INT_ENA_R","GPIO6_INT_ENA_W","GPIO7_INT_ENA_R","GPIO7_INT_ENA_W","INTR_RLS_SPEC","R","W","bits","borrow","borrow_mut","from","gpio0_int_ena","gpio0_int_ena","gpio1_int_ena","gpio1_int_ena","gpio2_int_ena","gpio2_int_ena","gpio3_int_ena","gpio3_int_ena","gpio4_int_ena","gpio4_int_ena","gpio5_int_ena","gpio5_int_ena","gpio6_int_ena","gpio6_int_ena","gpio7_int_ena","gpio7_int_ena","into","try_from","try_into","type_id","GPIO0_INT_ST_R","GPIO1_INT_ST_R","GPIO2_INT_ST_R","GPIO3_INT_ST_R","GPIO4_INT_ST_R","GPIO5_INT_ST_R","GPIO6_INT_ST_R","GPIO7_INT_ST_R","INTR_ST_SPEC","R","borrow","borrow_mut","from","gpio0_int_st","gpio1_int_st","gpio2_int_st","gpio3_int_st","gpio4_int_st","gpio5_int_st","gpio6_int_st","gpio7_int_st","into","try_from","try_into","type_id","OUT_CPU_SPEC","R","SEL0_R","SEL0_W","SEL1_R","SEL1_W","SEL2_R","SEL2_W","SEL3_R","SEL3_W","SEL4_R","SEL4_W","SEL5_R","SEL5_W","SEL6_R","SEL6_W","SEL7_R","SEL7_W","W","bits","borrow","borrow_mut","from","into","sel0","sel0","sel1","sel1","sel2","sel2","sel3","sel3","sel4","sel4","sel5","sel5","sel6","sel6","sel7","sel7","try_from","try_into","type_id","OUT_DRT_SPEC","VLAUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","vlaue","CH0_W","CH1_W","CH2_W","CH3_W","CH4_W","CH5_W","CH6_W","CH7_W","OUT_IDV_SPEC","W","bits","borrow","borrow_mut","ch0","ch1","ch2","ch3","ch4","ch5","ch6","ch7","from","into","try_from","try_into","type_id","OUT_MSK_SPEC","OUT_MSK_W","OUT_VALUE_W","W","bits","borrow","borrow_mut","from","into","out_msk","out_value","try_from","try_into","type_id","OUT_SCAN_SPEC","OUT_STATUS_R","R","borrow","borrow_mut","from","into","out_status","try_from","try_into","type_id","C_MEM","DATE","IV_","QUERY_BUSY","QUERY_CHECK","QUERY_KEY_WRONG","RegisterBlock","SET_FINISH","SET_ME","SET_START","X_MEM","Z_MEM","borrow","borrow_mut","c_mem","c_mem","c_mem_iter","date","date","from","into","iv_","iv_","iv__iter","query_busy","query_busy","query_check","query_check","query_key_wrong","query_key_wrong","set_finish","set_finish","set_me","set_me","set_start","set_start","try_from","try_into","type_id","x_mem","x_mem","x_mem_iter","z_mem","z_mem","z_mem_iter","C_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","IV_W","IV__SPEC","W","bits","borrow","borrow_mut","from","into","iv","try_from","try_into","type_id","QUERY_BUSY_R","QUERY_BUSY_SPEC","R","borrow","borrow_mut","from","into","query_busy","try_from","try_into","type_id","MD_ERROR_R","PADDING_BAD_R","QUERY_CHECK_SPEC","R","borrow","borrow_mut","from","into","md_error","padding_bad","try_from","try_into","type_id","QUERY_KEY_WRONG_R","QUERY_KEY_WRONG_SPEC","R","borrow","borrow_mut","from","into","query_key_wrong","try_from","try_into","type_id","SET_FINISH_SPEC","SET_FINISH_W","W","bits","borrow","borrow_mut","from","into","set_finish","try_from","try_into","type_id","SET_ME_SPEC","SET_ME_W","W","bits","borrow","borrow_mut","from","into","set_me","try_from","try_into","type_id","SET_START_SPEC","SET_START_W","W","bits","borrow","borrow_mut","from","into","set_start","try_from","try_into","type_id","R","W","X_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","W","Z_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK","CMD","CONF","DAC_CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","PGM_CHECK_VALUE","PGM_DATA","RD_KEY0_DATA","RD_KEY1_DATA","RD_KEY2_DATA","RD_KEY3_DATA","RD_KEY4_DATA","RD_KEY5_DATA","RD_MAC_SPI_SYS_0","RD_MAC_SPI_SYS_1","RD_MAC_SPI_SYS_2","RD_MAC_SPI_SYS_3","RD_MAC_SPI_SYS_4","RD_MAC_SPI_SYS_5","RD_REPEAT_DATA0","RD_REPEAT_DATA1","RD_REPEAT_DATA2","RD_REPEAT_DATA3","RD_REPEAT_DATA4","RD_REPEAT_ERR0","RD_REPEAT_ERR1","RD_REPEAT_ERR2","RD_REPEAT_ERR3","RD_REPEAT_ERR4","RD_RS_ERR0","RD_RS_ERR1","RD_SYS_DATA_PART1_","RD_SYS_DATA_PART2_","RD_TIM_CONF","RD_USR_DATA","RD_WR_DIS","RegisterBlock","STATUS","WR_TIM_CONF0","WR_TIM_CONF1","WR_TIM_CONF2","borrow","borrow_mut","clk","clk","cmd","cmd","conf","conf","dac_conf","dac_conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","pgm_check_value","pgm_check_value","pgm_check_value_iter","pgm_data","pgm_data","pgm_data_iter","rd_key0_data","rd_key0_data","rd_key0_data_iter","rd_key1_data","rd_key1_data","rd_key1_data_iter","rd_key2_data","rd_key2_data","rd_key2_data_iter","rd_key3_data","rd_key3_data","rd_key3_data_iter","rd_key4_data","rd_key4_data","rd_key4_data_iter","rd_key5_data","rd_key5_data","rd_key5_data_iter","rd_mac_spi_sys_0","rd_mac_spi_sys_0","rd_mac_spi_sys_1","rd_mac_spi_sys_1","rd_mac_spi_sys_2","rd_mac_spi_sys_2","rd_mac_spi_sys_3","rd_mac_spi_sys_3","rd_mac_spi_sys_4","rd_mac_spi_sys_4","rd_mac_spi_sys_5","rd_mac_spi_sys_5","rd_repeat_data0","rd_repeat_data0","rd_repeat_data1","rd_repeat_data1","rd_repeat_data2","rd_repeat_data2","rd_repeat_data3","rd_repeat_data3","rd_repeat_data4","rd_repeat_data4","rd_repeat_err0","rd_repeat_err0","rd_repeat_err1","rd_repeat_err1","rd_repeat_err2","rd_repeat_err2","rd_repeat_err3","rd_repeat_err3","rd_repeat_err4","rd_repeat_err4","rd_rs_err0","rd_rs_err0","rd_rs_err1","rd_rs_err1","rd_sys_data_part1_","rd_sys_data_part1_","rd_sys_data_part1__iter","rd_sys_data_part2_","rd_sys_data_part2_","rd_sys_data_part2__iter","rd_tim_conf","rd_tim_conf","rd_usr_data","rd_usr_data","rd_usr_data_iter","rd_wr_dis","rd_wr_dis","status","status","try_from","try_into","type_id","wr_tim_conf0","wr_tim_conf0","wr_tim_conf1","wr_tim_conf1","wr_tim_conf2","wr_tim_conf2","CLK_SPEC","EFUSE_MEM_FORCE_PD_R","EFUSE_MEM_FORCE_PD_W","EFUSE_MEM_FORCE_PU_R","EFUSE_MEM_FORCE_PU_W","EN_R","EN_W","MEM_CLK_FORCE_ON_R","MEM_CLK_FORCE_ON_W","R","W","bits","borrow","borrow_mut","efuse_mem_force_pd","efuse_mem_force_pd","efuse_mem_force_pu","efuse_mem_force_pu","en","en","from","into","mem_clk_force_on","mem_clk_force_on","try_from","try_into","type_id","BLK_NUM_R","BLK_NUM_W","CMD_SPEC","PGM_CMD_R","PGM_CMD_W","R","READ_CMD_R","READ_CMD_W","W","bits","blk_num","blk_num","borrow","borrow_mut","from","into","pgm_cmd","pgm_cmd","read_cmd","read_cmd","try_from","try_into","type_id","CONF_SPEC","OP_CODE_R","OP_CODE_W","R","W","bits","borrow","borrow_mut","from","into","op_code","op_code","try_from","try_into","type_id","DAC_CLK_DIV_R","DAC_CLK_DIV_W","DAC_CLK_PAD_SEL_R","DAC_CLK_PAD_SEL_W","DAC_CONF_SPEC","DAC_NUM_R","DAC_NUM_W","OE_CLR_R","OE_CLR_W","R","W","bits","borrow","borrow_mut","dac_clk_div","dac_clk_div","dac_clk_pad_sel","dac_clk_pad_sel","dac_num","dac_num","from","into","oe_clr","oe_clr","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INT_CLR_SPEC","PGM_DONE_INT_CLR_W","READ_DONE_INT_CLR_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_clr","read_done_int_clr","try_from","try_into","type_id","INT_ENA_SPEC","PGM_DONE_INT_ENA_R","PGM_DONE_INT_ENA_W","R","READ_DONE_INT_ENA_R","READ_DONE_INT_ENA_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_ena","pgm_done_int_ena","read_done_int_ena","read_done_int_ena","try_from","try_into","type_id","INT_RAW_SPEC","PGM_DONE_INT_RAW_R","R","READ_DONE_INT_RAW_R","borrow","borrow_mut","from","into","pgm_done_int_raw","read_done_int_raw","try_from","try_into","type_id","INT_ST_SPEC","PGM_DONE_INT_ST_R","R","READ_DONE_INT_ST_R","borrow","borrow_mut","from","into","pgm_done_int_st","read_done_int_st","try_from","try_into","type_id","PGM_CHECK_VALUE_SPEC","PGM_RS_DATA_R","PGM_RS_DATA_W","R","W","bits","borrow","borrow_mut","from","into","pgm_rs_data","pgm_rs_data","try_from","try_into","type_id","PGM_DATA_R","PGM_DATA_SPEC","PGM_DATA_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data","pgm_data","try_from","try_into","type_id","KEY0_DATA_R","R","RD_KEY0_DATA_SPEC","borrow","borrow_mut","from","into","key0_data","try_from","try_into","type_id","KEY1_DATA_R","R","RD_KEY1_DATA_SPEC","borrow","borrow_mut","from","into","key1_data","try_from","try_into","type_id","KEY2_DATA_R","R","RD_KEY2_DATA_SPEC","borrow","borrow_mut","from","into","key2_data","try_from","try_into","type_id","KEY3_DATA_R","R","RD_KEY3_DATA_SPEC","borrow","borrow_mut","from","into","key3_data","try_from","try_into","type_id","KEY4_DATA_R","R","RD_KEY4_DATA_SPEC","borrow","borrow_mut","from","into","key4_data","try_from","try_into","type_id","KEY5_DATA_R","R","RD_KEY5_DATA_SPEC","borrow","borrow_mut","from","into","key5_data","try_from","try_into","type_id","MAC_0_R","R","RD_MAC_SPI_SYS_0_SPEC","borrow","borrow_mut","from","into","mac_0","try_from","try_into","type_id","MAC_1_R","R","RD_MAC_SPI_SYS_1_SPEC","SPI_PAD_CONF_0_R","borrow","borrow_mut","from","into","mac_1","spi_pad_conf_0","try_from","try_into","type_id","R","RD_MAC_SPI_SYS_2_SPEC","SPI_PAD_CONF_1_R","borrow","borrow_mut","from","into","spi_pad_conf_1","try_from","try_into","type_id","R","RD_MAC_SPI_SYS_3_SPEC","SPI_PAD_CONF_2_R","SYS_DATA_PART0_0_R","borrow","borrow_mut","from","into","spi_pad_conf_2","sys_data_part0_0","try_from","try_into","type_id","R","RD_MAC_SPI_SYS_4_SPEC","SYS_DATA_PART0_1_R","borrow","borrow_mut","from","into","sys_data_part0_1","try_from","try_into","type_id","R","RD_MAC_SPI_SYS_5_SPEC","SYS_DATA_PART0_2_R","borrow","borrow_mut","from","into","sys_data_part0_2","try_from","try_into","type_id","DIS_BOOT_REMAP_R","DIS_CAN_R","DIS_DCACHE_R","DIS_DOWNLOAD_DCACHE_R","DIS_DOWNLOAD_ICACHE_R","DIS_DOWNLOAD_MANUAL_ENCRYPT_R","DIS_FORCE_DOWNLOAD_R","DIS_ICACHE_R","DIS_RTC_RAM_BOOT_R","DIS_USB_R","EXT_PHY_ENABLE_R","HARD_DIS_JTAG_R","R","RD_DIS_R","RD_REPEAT_DATA0_SPEC","RPT4_RESERVED0_R","RPT4_RESERVED5_R","SOFT_DIS_JTAG_R","USB_DREFH_R","USB_DREFL_R","USB_EXCHG_PINS_R","USB_FORCE_NOPERSIST_R","VDD_SPI_DREFH_R","VDD_SPI_MODECURLIM_R","borrow","borrow_mut","dis_boot_remap","dis_can","dis_dcache","dis_download_dcache","dis_download_icache","dis_download_manual_encrypt","dis_force_download","dis_icache","dis_rtc_ram_boot","dis_usb","ext_phy_enable","from","hard_dis_jtag","into","rd_dis","rpt4_reserved0","rpt4_reserved5","soft_dis_jtag","try_from","try_into","type_id","usb_drefh","usb_drefl","usb_exchg_pins","usb_force_nopersist","vdd_spi_drefh","vdd_spi_modecurlim","KEY_PURPOSE_0_R","KEY_PURPOSE_1_R","R","RD_REPEAT_DATA1_SPEC","SECURE_BOOT_KEY_REVOKE0_R","SECURE_BOOT_KEY_REVOKE1_R","SECURE_BOOT_KEY_REVOKE2_R","SPI_BOOT_CRYPT_CNT_R","VDD_SPI_DCAP_R","VDD_SPI_DCURLIM_R","VDD_SPI_DREFL_R","VDD_SPI_DREFM_R","VDD_SPI_ENCURLIM_R","VDD_SPI_EN_INIT_R","VDD_SPI_FORCE_R","VDD_SPI_INIT_R","VDD_SPI_TIEH_R","VDD_SPI_XPD_R","WDT_DELAY_SEL_R","borrow","borrow_mut","from","into","key_purpose_0","key_purpose_1","secure_boot_key_revoke0","secure_boot_key_revoke1","secure_boot_key_revoke2","spi_boot_crypt_cnt","try_from","try_into","type_id","vdd_spi_dcap","vdd_spi_dcurlim","vdd_spi_drefl","vdd_spi_drefm","vdd_spi_en_init","vdd_spi_encurlim","vdd_spi_force","vdd_spi_init","vdd_spi_tieh","vdd_spi_xpd","wdt_delay_sel","FLASH_TPUW_R","KEY_PURPOSE_2_R","KEY_PURPOSE_3_R","KEY_PURPOSE_4_R","KEY_PURPOSE_5_R","KEY_PURPOSE_6_R","R","RD_REPEAT_DATA2_SPEC","RPT4_RESERVED1_R","SECURE_BOOT_AGGRESSIVE_REVOKE_R","SECURE_BOOT_EN_R","borrow","borrow_mut","flash_tpuw","from","into","key_purpose_2","key_purpose_3","key_purpose_4","key_purpose_5","key_purpose_6","rpt4_reserved1","secure_boot_aggressive_revoke","secure_boot_en","try_from","try_into","type_id","DIS_DOWNLOAD_MODE_R","DIS_LEGACY_SPI_BOOT_R","DIS_USB_DOWNLOAD_MODE_R","ENABLE_SECURITY_DOWNLOAD_R","FLASH_TYPE_R","FORCE_SEND_RESUME_R","PIN_POWER_SELECTION_R","R","RD_REPEAT_DATA3_SPEC","RPT4_RESERVED2_R","RPT4_RESERVED3_R","SECURE_VERSION_R","UART_PRINT_CHANNEL_R","UART_PRINT_CONTROL_R","borrow","borrow_mut","dis_download_mode","dis_legacy_spi_boot","dis_usb_download_mode","enable_security_download","flash_type","force_send_resume","from","into","pin_power_selection","rpt4_reserved2","rpt4_reserved3","secure_version","try_from","try_into","type_id","uart_print_channel","uart_print_control","R","RD_REPEAT_DATA4_SPEC","RPT4_RESERVED4_R","borrow","borrow_mut","from","into","rpt4_reserved4","try_from","try_into","type_id","DIS_BOOT_REMAP_ERR_R","DIS_CAN_ERR_R","DIS_DCACHE_ERR_R","DIS_DOWNLOAD_DCACHE_ERR_R","DIS_DOWNLOAD_ICACHE_ERR_R","DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R","DIS_FORCE_DOWNLOAD_ERR_R","DIS_ICACHE_ERR_R","DIS_RTC_RAM_BOOT_ERR_R","DIS_USB_ERR_R","EXT_PHY_ENABLE_ERR_R","HARD_DIS_JTAG_ERR_R","R","RD_DIS_ERR_R","RD_REPEAT_ERR0_SPEC","RPT4_RESERVED0_ERR_R","RPT4_RESERVED5_ERR_R","SOFT_DIS_JTAG_ERR_R","USB_DREFH_ERR_R","USB_DREFL_ERR_R","USB_EXCHG_PINS_ERR_R","USB_FORCE_NOPERSIST_ERR_R","VDD_SPI_DREFH_ERR_R","VDD_SPI_MODECURLIM_ERR_R","borrow","borrow_mut","dis_boot_remap_err","dis_can_err","dis_dcache_err","dis_download_dcache_err","dis_download_icache_err","dis_download_manual_encrypt_err","dis_force_download_err","dis_icache_err","dis_rtc_ram_boot_err","dis_usb_err","ext_phy_enable_err","from","hard_dis_jtag_err","into","rd_dis_err","rpt4_reserved0_err","rpt4_reserved5_err","soft_dis_jtag_err","try_from","try_into","type_id","usb_drefh_err","usb_drefl_err","usb_exchg_pins_err","usb_force_nopersist_err","vdd_spi_drefh_err","vdd_spi_modecurlim_err","KEY_PURPOSE_0_ERR_R","KEY_PURPOSE_1_ERR_R","R","RD_REPEAT_ERR1_SPEC","SECURE_BOOT_KEY_REVOKE0_ERR_R","SECURE_BOOT_KEY_REVOKE1_ERR_R","SECURE_BOOT_KEY_REVOKE2_ERR_R","SPI_BOOT_CRYPT_CNT_ERR_R","VDD_SPI_DCAP_ERR_R","VDD_SPI_DCURLIM_ERR_R","VDD_SPI_DREFL_ERR_R","VDD_SPI_DREFM_ERR_R","VDD_SPI_ENCURLIM_ERR_R","VDD_SPI_EN_INIT_ERR_R","VDD_SPI_FORCE_ERR_R","VDD_SPI_INIT_ERR_R","VDD_SPI_TIEH_ERR_R","VDD_SPI_XPD_ERR_R","WDT_DELAY_SEL_ERR_R","borrow","borrow_mut","from","into","key_purpose_0_err","key_purpose_1_err","secure_boot_key_revoke0_err","secure_boot_key_revoke1_err","secure_boot_key_revoke2_err","spi_boot_crypt_cnt_err","try_from","try_into","type_id","vdd_spi_dcap_err","vdd_spi_dcurlim_err","vdd_spi_drefl_err","vdd_spi_drefm_err","vdd_spi_en_init_err","vdd_spi_encurlim_err","vdd_spi_force_err","vdd_spi_init_err","vdd_spi_tieh_err","vdd_spi_xpd_err","wdt_delay_sel_err","FLASH_TPUW_ERR_R","KEY_PURPOSE_2_ERR_R","KEY_PURPOSE_3_ERR_R","KEY_PURPOSE_4_ERR_R","KEY_PURPOSE_5_ERR_R","KEY_PURPOSE_6_ERR_R","R","RD_REPEAT_ERR2_SPEC","RPT4_RESERVED1_ERR_R","SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_R","SECURE_BOOT_EN_ERR_R","borrow","borrow_mut","flash_tpuw_err","from","into","key_purpose_2_err","key_purpose_3_err","key_purpose_4_err","key_purpose_5_err","key_purpose_6_err","rpt4_reserved1_err","secure_boot_aggressive_revoke_err","secure_boot_en_err","try_from","try_into","type_id","DIS_DOWNLOAD_MODE_ERR_R","DIS_LEGACY_SPI_BOOT_ERR_R","DIS_USB_DOWNLOAD_MODE_ERR_R","ENABLE_SECURITY_DOWNLOAD_ERR_R","FLASH_TYPE_ERR_R","FORCE_SEND_RESUME_ERR_R","PIN_POWER_SELECTION_ERR_R","R","RD_REPEAT_ERR3_SPEC","RPT4_RESERVED2_ERR_R","RPT4_RESERVED3_ERR_R","SECURE_VERSION_ERR_R","UART_PRINT_CHANNEL_ERR_R","UART_PRINT_CONTROL_ERR_R","borrow","borrow_mut","dis_download_mode_err","dis_legacy_spi_boot_err","dis_usb_download_mode_err","enable_security_download_err","flash_type_err","force_send_resume_err","from","into","pin_power_selection_err","rpt4_reserved2_err","rpt4_reserved3_err","secure_version_err","try_from","try_into","type_id","uart_print_channel_err","uart_print_control_err","R","RD_REPEAT_ERR4_SPEC","RPT4_RESERVED4_ERR_R","borrow","borrow_mut","from","into","rpt4_reserved4_err","try_from","try_into","type_id","KEY0_ERR_NUM_R","KEY0_FAIL_R","KEY1_ERR_NUM_R","KEY1_FAIL_R","KEY2_ERR_NUM_R","KEY2_FAIL_R","KEY3_ERR_NUM_R","KEY3_FAIL_R","KEY4_ERR_NUM_R","KEY4_FAIL_R","MAC_SPI_8M_ERR_NUM_R","MAC_SPI_8M_FAIL_R","R","RD_RS_ERR0_SPEC","SYS_PART1_FAIL_R","SYS_PART1_NUM_R","USR_DATA_ERR_NUM_R","USR_DATA_FAIL_R","borrow","borrow_mut","from","into","key0_err_num","key0_fail","key1_err_num","key1_fail","key2_err_num","key2_fail","key3_err_num","key3_fail","key4_err_num","key4_fail","mac_spi_8m_err_num","mac_spi_8m_fail","sys_part1_fail","sys_part1_num","try_from","try_into","type_id","usr_data_err_num","usr_data_fail","KEY5_ERR_NUM_R","KEY5_FAIL_R","R","RD_RS_ERR1_SPEC","SYS_PART2_ERR_NUM_R","SYS_PART2_FAIL_R","borrow","borrow_mut","from","into","key5_err_num","key5_fail","sys_part2_err_num","sys_part2_fail","try_from","try_into","type_id","R","RD_SYS_DATA_PART1__SPEC","SYS_DATA_PART1_R","borrow","borrow_mut","from","into","sys_data_part1","try_from","try_into","type_id","R","RD_SYS_DATA_PART2__SPEC","SYS_DATA_PART2_R","borrow","borrow_mut","from","into","sys_data_part2","try_from","try_into","type_id","R","RD_TIM_CONF_SPEC","READ_INIT_NUM_R","READ_INIT_NUM_W","THR_A_R","THR_A_W","TRD_R","TRD_W","TSUR_A_R","TSUR_A_W","W","bits","borrow","borrow_mut","from","into","read_init_num","read_init_num","thr_a","thr_a","trd","trd","try_from","try_into","tsur_a","tsur_a","type_id","R","RD_USR_DATA_SPEC","USR_DATA_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_data","R","RD_WR_DIS_SPEC","WR_DIS_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","wr_dis","OTP_CSB_SW_R","OTP_LOAD_SW_R","OTP_PGENB_SW_R","OTP_STROBE_SW_R","OTP_VDDQ_C_SYNC2_R","OTP_VDDQ_IS_SW_R","R","REPEAT_ERR_CNT_R","STATE_R","STATUS_SPEC","borrow","borrow_mut","from","into","otp_csb_sw","otp_load_sw","otp_pgenb_sw","otp_strobe_sw","otp_vddq_c_sync2","otp_vddq_is_sw","repeat_err_cnt","state","try_from","try_into","type_id","R","THP_A_R","THP_A_W","TPGM_INACTIVE_R","TPGM_INACTIVE_W","TPGM_R","TPGM_W","W","WR_TIM_CONF0_SPEC","bits","borrow","borrow_mut","from","into","thp_a","thp_a","tpgm","tpgm","tpgm_inactive","tpgm_inactive","try_from","try_into","type_id","PWR_ON_NUM_R","PWR_ON_NUM_W","R","TSUP_A_R","TSUP_A_W","W","WR_TIM_CONF1_SPEC","bits","borrow","borrow_mut","from","into","pwr_on_num","pwr_on_num","try_from","try_into","tsup_a","tsup_a","type_id","PWR_OFF_NUM_R","PWR_OFF_NUM_W","R","W","WR_TIM_CONF2_SPEC","bits","borrow","borrow_mut","from","into","pwr_off_num","pwr_off_num","try_from","try_into","type_id","CACHE_BRIDGE_ARBITER_CTRL","CACHE_CONF_MISC","CACHE_DBG_INT_CLR","CACHE_DBG_INT_ENA","CACHE_DBG_STATUS0","CACHE_DBG_STATUS1","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","CACHE_PRELOAD_INT_CTRL","CACHE_SYNC_INT_CTRL","CLOCK_GATE","DBUS0_ABANDON_CNT","DBUS0_ACS_CNT","DBUS0_ACS_MISS_CNT","DBUS0_ACS_WB_CNT","DBUS1_ABANDON_CNT","DBUS1_ACS_CNT","DBUS1_ACS_MISS_CNT","DBUS1_ACS_WB_CNT","DBUS2_ABANDON_CNT","DBUS2_ACS_CNT","DBUS2_ACS_MISS_CNT","DBUS2_ACS_WB_CNT","DC_PRELOAD_CNT","DC_PRELOAD_EVICT_CNT","DC_PRELOAD_MISS_CNT","IBUS0_ABANDON_CNT","IBUS0_ACS_CNT","IBUS0_ACS_MISS_CNT","IBUS1_ABANDON_CNT","IBUS1_ACS_CNT","IBUS1_ACS_MISS_CNT","IBUS2_ABANDON_CNT","IBUS2_ACS_CNT","IBUS2_ACS_MISS_CNT","IC_PRELOAD_CNT","IC_PRELOAD_MISS_CNT","PRO_CACHE_ACS_CNT_CLR","PRO_CACHE_MMU_FAULT_CONTENT","PRO_CACHE_MMU_FAULT_VADDR","PRO_CACHE_MMU_POWER_CTRL","PRO_CACHE_STATE","PRO_CACHE_WRAP_AROUND_CTRL","PRO_DCACHE_AUTOLOAD_CFG","PRO_DCACHE_AUTOLOAD_SECTION0_ADDR","PRO_DCACHE_AUTOLOAD_SECTION0_SIZE","PRO_DCACHE_AUTOLOAD_SECTION1_ADDR","PRO_DCACHE_AUTOLOAD_SECTION1_SIZE","PRO_DCACHE_CTRL","PRO_DCACHE_CTRL1","PRO_DCACHE_LOCK0_ADDR","PRO_DCACHE_LOCK0_SIZE","PRO_DCACHE_LOCK1_ADDR","PRO_DCACHE_LOCK1_SIZE","PRO_DCACHE_MEM_SYNC0","PRO_DCACHE_MEM_SYNC1","PRO_DCACHE_PRELOAD_ADDR","PRO_DCACHE_PRELOAD_SIZE","PRO_DCACHE_REJECT_ST","PRO_DCACHE_REJECT_VADDR","PRO_DCACHE_TAG_POWER_CTRL","PRO_EXTMEM_REG_DATE","PRO_ICACHE_AUTOLOAD_CFG","PRO_ICACHE_AUTOLOAD_SECTION0_ADDR","PRO_ICACHE_AUTOLOAD_SECTION0_SIZE","PRO_ICACHE_AUTOLOAD_SECTION1_ADDR","PRO_ICACHE_AUTOLOAD_SECTION1_SIZE","PRO_ICACHE_CTRL","PRO_ICACHE_CTRL1","PRO_ICACHE_LOCK0_ADDR","PRO_ICACHE_LOCK0_SIZE","PRO_ICACHE_LOCK1_ADDR","PRO_ICACHE_LOCK1_SIZE","PRO_ICACHE_MEM_SYNC0","PRO_ICACHE_MEM_SYNC1","PRO_ICACHE_PRELOAD_ADDR","PRO_ICACHE_PRELOAD_SIZE","PRO_ICACHE_REJECT_ST","PRO_ICACHE_REJECT_VADDR","PRO_ICACHE_TAG_POWER_CTRL","RegisterBlock","borrow","borrow_mut","cache_bridge_arbiter_ctrl","cache_bridge_arbiter_ctrl","cache_conf_misc","cache_conf_misc","cache_dbg_int_clr","cache_dbg_int_clr","cache_dbg_int_ena","cache_dbg_int_ena","cache_dbg_status0","cache_dbg_status0","cache_dbg_status1","cache_dbg_status1","cache_encrypt_decrypt_clk_force_on","cache_encrypt_decrypt_clk_force_on","cache_encrypt_decrypt_record_disable","cache_encrypt_decrypt_record_disable","cache_preload_int_ctrl","cache_preload_int_ctrl","cache_sync_int_ctrl","cache_sync_int_ctrl","clock_gate","clock_gate","dbus0_abandon_cnt","dbus0_abandon_cnt","dbus0_acs_cnt","dbus0_acs_cnt","dbus0_acs_miss_cnt","dbus0_acs_miss_cnt","dbus0_acs_wb_cnt","dbus0_acs_wb_cnt","dbus1_abandon_cnt","dbus1_abandon_cnt","dbus1_acs_cnt","dbus1_acs_cnt","dbus1_acs_miss_cnt","dbus1_acs_miss_cnt","dbus1_acs_wb_cnt","dbus1_acs_wb_cnt","dbus2_abandon_cnt","dbus2_abandon_cnt","dbus2_acs_cnt","dbus2_acs_cnt","dbus2_acs_miss_cnt","dbus2_acs_miss_cnt","dbus2_acs_wb_cnt","dbus2_acs_wb_cnt","dc_preload_cnt","dc_preload_cnt","dc_preload_evict_cnt","dc_preload_evict_cnt","dc_preload_miss_cnt","dc_preload_miss_cnt","from","ibus0_abandon_cnt","ibus0_abandon_cnt","ibus0_acs_cnt","ibus0_acs_cnt","ibus0_acs_miss_cnt","ibus0_acs_miss_cnt","ibus1_abandon_cnt","ibus1_abandon_cnt","ibus1_acs_cnt","ibus1_acs_cnt","ibus1_acs_miss_cnt","ibus1_acs_miss_cnt","ibus2_abandon_cnt","ibus2_abandon_cnt","ibus2_acs_cnt","ibus2_acs_cnt","ibus2_acs_miss_cnt","ibus2_acs_miss_cnt","ic_preload_cnt","ic_preload_cnt","ic_preload_miss_cnt","ic_preload_miss_cnt","into","pro_cache_acs_cnt_clr","pro_cache_acs_cnt_clr","pro_cache_mmu_fault_content","pro_cache_mmu_fault_content","pro_cache_mmu_fault_vaddr","pro_cache_mmu_fault_vaddr","pro_cache_mmu_power_ctrl","pro_cache_mmu_power_ctrl","pro_cache_state","pro_cache_state","pro_cache_wrap_around_ctrl","pro_cache_wrap_around_ctrl","pro_dcache_autoload_cfg","pro_dcache_autoload_cfg","pro_dcache_autoload_section0_addr","pro_dcache_autoload_section0_addr","pro_dcache_autoload_section0_size","pro_dcache_autoload_section0_size","pro_dcache_autoload_section1_addr","pro_dcache_autoload_section1_addr","pro_dcache_autoload_section1_size","pro_dcache_autoload_section1_size","pro_dcache_ctrl","pro_dcache_ctrl","pro_dcache_ctrl1","pro_dcache_ctrl1","pro_dcache_lock0_addr","pro_dcache_lock0_addr","pro_dcache_lock0_size","pro_dcache_lock0_size","pro_dcache_lock1_addr","pro_dcache_lock1_addr","pro_dcache_lock1_size","pro_dcache_lock1_size","pro_dcache_mem_sync0","pro_dcache_mem_sync0","pro_dcache_mem_sync1","pro_dcache_mem_sync1","pro_dcache_preload_addr","pro_dcache_preload_addr","pro_dcache_preload_size","pro_dcache_preload_size","pro_dcache_reject_st","pro_dcache_reject_st","pro_dcache_reject_vaddr","pro_dcache_reject_vaddr","pro_dcache_tag_power_ctrl","pro_dcache_tag_power_ctrl","pro_extmem_reg_date","pro_extmem_reg_date","pro_icache_autoload_cfg","pro_icache_autoload_cfg","pro_icache_autoload_section0_addr","pro_icache_autoload_section0_addr","pro_icache_autoload_section0_size","pro_icache_autoload_section0_size","pro_icache_autoload_section1_addr","pro_icache_autoload_section1_addr","pro_icache_autoload_section1_size","pro_icache_autoload_section1_size","pro_icache_ctrl","pro_icache_ctrl","pro_icache_ctrl1","pro_icache_ctrl1","pro_icache_lock0_addr","pro_icache_lock0_addr","pro_icache_lock0_size","pro_icache_lock0_size","pro_icache_lock1_addr","pro_icache_lock1_addr","pro_icache_lock1_size","pro_icache_lock1_size","pro_icache_mem_sync0","pro_icache_mem_sync0","pro_icache_mem_sync1","pro_icache_mem_sync1","pro_icache_preload_addr","pro_icache_preload_addr","pro_icache_preload_size","pro_icache_preload_size","pro_icache_reject_st","pro_icache_reject_st","pro_icache_reject_vaddr","pro_icache_reject_vaddr","pro_icache_tag_power_ctrl","pro_icache_tag_power_ctrl","try_from","try_into","type_id","ALLOC_WB_HOLD_ARBITER_R","ALLOC_WB_HOLD_ARBITER_W","CACHE_BRIDGE_ARBITER_CTRL_SPEC","R","W","alloc_wb_hold_arbiter","alloc_wb_hold_arbiter","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CACHE_CONF_MISC_SPEC","PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_R","PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_W","PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_R","PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_W","R","W","bits","borrow","borrow_mut","from","into","pro_cache_ignore_preload_mmu_entry_fault","pro_cache_ignore_preload_mmu_entry_fault","pro_cache_ignore_sync_mmu_entry_fault","pro_cache_ignore_sync_mmu_entry_fault","try_from","try_into","type_id","CACHE_DBG_INT_CLR_SPEC","DBUS_ACS_MSK_DC_INT_CLR_W","DBUS_CNT_OVF_INT_CLR_W","DCACHE_REJECT_INT_CLR_W","DCACHE_SET_ILG_INT_CLR_W","DCACHE_WRITE_FLASH_INT_CLR_W","DC_PRELOAD_SIZE_FAULT_INT_CLR_W","DC_SYNC_SIZE_FAULT_INT_CLR_W","IBUS_ACS_MSK_IC_INT_CLR_W","IBUS_CNT_OVF_INT_CLR_W","ICACHE_REJECT_INT_CLR_W","ICACHE_SET_ILG_INT_CLR_W","IC_PRELOAD_SIZE_FAULT_INT_CLR_W","IC_SYNC_SIZE_FAULT_INT_CLR_W","MMU_ENTRY_FAULT_INT_CLR_W","W","bits","borrow","borrow_mut","dbus_acs_msk_dc_int_clr","dbus_cnt_ovf_int_clr","dc_preload_size_fault_int_clr","dc_sync_size_fault_int_clr","dcache_reject_int_clr","dcache_set_ilg_int_clr","dcache_write_flash_int_clr","from","ibus_acs_msk_ic_int_clr","ibus_cnt_ovf_int_clr","ic_preload_size_fault_int_clr","ic_sync_size_fault_int_clr","icache_reject_int_clr","icache_set_ilg_int_clr","into","mmu_entry_fault_int_clr","try_from","try_into","type_id","CACHE_DBG_EN_R","CACHE_DBG_EN_W","CACHE_DBG_INT_ENA_SPEC","DBUS_ACS_MSK_DC_INT_ENA_R","DBUS_ACS_MSK_DC_INT_ENA_W","DBUS_CNT_OVF_INT_ENA_R","DBUS_CNT_OVF_INT_ENA_W","DCACHE_REJECT_INT_ENA_R","DCACHE_REJECT_INT_ENA_W","DCACHE_SET_LOCK_ILG_INT_ENA_R","DCACHE_SET_LOCK_ILG_INT_ENA_W","DCACHE_SET_PRELOAD_ILG_INT_ENA_R","DCACHE_SET_PRELOAD_ILG_INT_ENA_W","DCACHE_SET_SYNC_ILG_INT_ENA_R","DCACHE_SET_SYNC_ILG_INT_ENA_W","DCACHE_WRITE_FLASH_INT_ENA_R","DCACHE_WRITE_FLASH_INT_ENA_W","DC_PRELOAD_SIZE_FAULT_INT_ENA_R","DC_PRELOAD_SIZE_FAULT_INT_ENA_W","DC_SYNC_SIZE_FAULT_INT_ENA_R","DC_SYNC_SIZE_FAULT_INT_ENA_W","IBUS_ACS_MSK_IC_INT_ENA_R","IBUS_ACS_MSK_IC_INT_ENA_W","IBUS_CNT_OVF_INT_ENA_R","IBUS_CNT_OVF_INT_ENA_W","ICACHE_REJECT_INT_ENA_R","ICACHE_REJECT_INT_ENA_W","ICACHE_SET_LOCK_ILG_INT_ENA_R","ICACHE_SET_LOCK_ILG_INT_ENA_W","ICACHE_SET_PRELOAD_ILG_INT_ENA_R","ICACHE_SET_PRELOAD_ILG_INT_ENA_W","ICACHE_SET_SYNC_ILG_INT_ENA_R","ICACHE_SET_SYNC_ILG_INT_ENA_W","IC_PRELOAD_SIZE_FAULT_INT_ENA_R","IC_PRELOAD_SIZE_FAULT_INT_ENA_W","IC_SYNC_SIZE_FAULT_INT_ENA_R","IC_SYNC_SIZE_FAULT_INT_ENA_W","MMU_ENTRY_FAULT_INT_ENA_R","MMU_ENTRY_FAULT_INT_ENA_W","R","W","bits","borrow","borrow_mut","cache_dbg_en","cache_dbg_en","dbus_acs_msk_dc_int_ena","dbus_acs_msk_dc_int_ena","dbus_cnt_ovf_int_ena","dbus_cnt_ovf_int_ena","dc_preload_size_fault_int_ena","dc_preload_size_fault_int_ena","dc_sync_size_fault_int_ena","dc_sync_size_fault_int_ena","dcache_reject_int_ena","dcache_reject_int_ena","dcache_set_lock_ilg_int_ena","dcache_set_lock_ilg_int_ena","dcache_set_preload_ilg_int_ena","dcache_set_preload_ilg_int_ena","dcache_set_sync_ilg_int_ena","dcache_set_sync_ilg_int_ena","dcache_write_flash_int_ena","dcache_write_flash_int_ena","from","ibus_acs_msk_ic_int_ena","ibus_acs_msk_ic_int_ena","ibus_cnt_ovf_int_ena","ibus_cnt_ovf_int_ena","ic_preload_size_fault_int_ena","ic_preload_size_fault_int_ena","ic_sync_size_fault_int_ena","ic_sync_size_fault_int_ena","icache_reject_int_ena","icache_reject_int_ena","icache_set_lock_ilg_int_ena","icache_set_lock_ilg_int_ena","icache_set_preload_ilg_int_ena","icache_set_preload_ilg_int_ena","icache_set_sync_ilg_int_ena","icache_set_sync_ilg_int_ena","into","mmu_entry_fault_int_ena","mmu_entry_fault_int_ena","try_from","try_into","type_id","CACHE_DBG_STATUS0_SPEC","IBUS0_ABANDON_CNT_OVF_ST_R","IBUS0_ACS_CNT_OVF_ST_R","IBUS0_ACS_MISS_CNT_OVF_ST_R","IBUS0_ACS_MSK_ICACHE_ST_R","IBUS1_ABANDON_CNT_OVF_ST_R","IBUS1_ACS_CNT_OVF_ST_R","IBUS1_ACS_MISS_CNT_OVF_ST_R","IBUS1_ACS_MSK_ICACHE_ST_R","IBUS2_ABANDON_CNT_OVF_ST_R","IBUS2_ACS_CNT_OVF_ST_R","IBUS2_ACS_MISS_CNT_OVF_ST_R","IBUS2_ACS_MSK_ICACHE_ST_R","ICACHE_REJECT_ST_R","ICACHE_SET_LOCK_ILG_ST_R","ICACHE_SET_PRELOAD_ILG_ST_R","ICACHE_SET_SYNC_ILG_ST_R","IC_PRELOAD_CNT_OVF_ST_R","IC_PRELOAD_MISS_CNT_OVF_ST_R","IC_PRELOAD_SIZE_FAULT_ST_R","IC_SYNC_SIZE_FAULT_ST_R","R","borrow","borrow_mut","from","ibus0_abandon_cnt_ovf_st","ibus0_acs_cnt_ovf_st","ibus0_acs_miss_cnt_ovf_st","ibus0_acs_msk_icache_st","ibus1_abandon_cnt_ovf_st","ibus1_acs_cnt_ovf_st","ibus1_acs_miss_cnt_ovf_st","ibus1_acs_msk_icache_st","ibus2_abandon_cnt_ovf_st","ibus2_acs_cnt_ovf_st","ibus2_acs_miss_cnt_ovf_st","ibus2_acs_msk_icache_st","ic_preload_cnt_ovf_st","ic_preload_miss_cnt_ovf_st","ic_preload_size_fault_st","ic_sync_size_fault_st","icache_reject_st","icache_set_lock_ilg_st","icache_set_preload_ilg_st","icache_set_sync_ilg_st","into","try_from","try_into","type_id","CACHE_DBG_STATUS1_SPEC","DBUS0_ABANDON_CNT_OVF_ST_R","DBUS0_ACS_CNT_OVF_ST_R","DBUS0_ACS_MISS_CNT_OVF_ST_R","DBUS0_ACS_MSK_DCACHE_ST_R","DBUS0_ACS_WB_CNT_OVF_ST_R","DBUS1_ABANDON_CNT_OVF_ST_R","DBUS1_ACS_CNT_OVF_ST_R","DBUS1_ACS_MISS_CNT_OVF_ST_R","DBUS1_ACS_MSK_DCACHE_ST_R","DBUS1_ACS_WB_CNT_OVF_ST_R","DBUS2_ABANDON_CNT_OVF_ST_R","DBUS2_ACS_CNT_OVF_ST_R","DBUS2_ACS_MISS_CNT_OVF_ST_R","DBUS2_ACS_MSK_DCACHE_ST_R","DBUS2_ACS_WB_CNT_OVF_ST_R","DCACHE_REJECT_ST_R","DCACHE_SET_LOCK_ILG_ST_R","DCACHE_SET_PRELOAD_ILG_ST_R","DCACHE_SET_SYNC_ILG_ST_R","DCACHE_WRITE_FLASH_ST_R","DC_PRELOAD_CNT_OVF_ST_R","DC_PRELOAD_EVICT_CNT_OVF_ST_R","DC_PRELOAD_MISS_CNT_OVF_ST_R","DC_PRELOAD_SIZE_FAULT_ST_R","DC_SYNC_SIZE_FAULT_ST_R","MMU_ENTRY_FAULT_ST_R","R","borrow","borrow_mut","dbus0_abandon_cnt_ovf_st","dbus0_acs_cnt_ovf_st","dbus0_acs_miss_cnt_ovf_st","dbus0_acs_msk_dcache_st","dbus0_acs_wb_cnt_ovf_st","dbus1_abandon_cnt_ovf_st","dbus1_acs_cnt_ovf_st","dbus1_acs_miss_cnt_ovf_st","dbus1_acs_msk_dcache_st","dbus1_acs_wb_cnt_ovf_st","dbus2_abandon_cnt_ovf_st","dbus2_acs_cnt_ovf_st","dbus2_acs_miss_cnt_ovf_st","dbus2_acs_msk_dcache_st","dbus2_acs_wb_cnt_ovf_st","dc_preload_cnt_ovf_st","dc_preload_evict_cnt_ovf_st","dc_preload_miss_cnt_ovf_st","dc_preload_size_fault_st","dc_sync_size_fault_st","dcache_reject_st","dcache_set_lock_ilg_st","dcache_set_preload_ilg_st","dcache_set_sync_ilg_st","dcache_write_flash_st","from","into","mmu_entry_fault_st","try_from","try_into","type_id","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON_SPEC","CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT_R","CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT_W","CLK_FORCE_ON_DB_ENCRYPT_R","CLK_FORCE_ON_DB_ENCRYPT_W","CLK_FORCE_ON_G0CB_DECRYPT_R","CLK_FORCE_ON_G0CB_DECRYPT_W","R","W","bits","borrow","borrow_mut","clk_force_on_automatic_encrypt_decrypt","clk_force_on_automatic_encrypt_decrypt","clk_force_on_db_encrypt","clk_force_on_db_encrypt","clk_force_on_g0cb_decrypt","clk_force_on_g0cb_decrypt","from","into","try_from","try_into","type_id","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE_SPEC","R","RECORD_DISABLE_DB_ENCRYPT_R","RECORD_DISABLE_DB_ENCRYPT_W","RECORD_DISABLE_G0CB_DECRYPT_R","RECORD_DISABLE_G0CB_DECRYPT_W","W","bits","borrow","borrow_mut","from","into","record_disable_db_encrypt","record_disable_db_encrypt","record_disable_g0cb_decrypt","record_disable_g0cb_decrypt","try_from","try_into","type_id","CACHE_PRELOAD_INT_CTRL_SPEC","PRO_DCACHE_PRELOAD_INT_CLR_W","PRO_DCACHE_PRELOAD_INT_ENA_R","PRO_DCACHE_PRELOAD_INT_ENA_W","PRO_DCACHE_PRELOAD_INT_ST_R","PRO_ICACHE_PRELOAD_INT_CLR_W","PRO_ICACHE_PRELOAD_INT_ENA_R","PRO_ICACHE_PRELOAD_INT_ENA_W","PRO_ICACHE_PRELOAD_INT_ST_R","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_preload_int_clr","pro_dcache_preload_int_ena","pro_dcache_preload_int_ena","pro_dcache_preload_int_st","pro_icache_preload_int_clr","pro_icache_preload_int_ena","pro_icache_preload_int_ena","pro_icache_preload_int_st","try_from","try_into","type_id","CACHE_SYNC_INT_CTRL_SPEC","PRO_DCACHE_SYNC_INT_CLR_W","PRO_DCACHE_SYNC_INT_ENA_R","PRO_DCACHE_SYNC_INT_ENA_W","PRO_DCACHE_SYNC_INT_ST_R","PRO_ICACHE_SYNC_INT_CLR_W","PRO_ICACHE_SYNC_INT_ENA_R","PRO_ICACHE_SYNC_INT_ENA_W","PRO_ICACHE_SYNC_INT_ST_R","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_sync_int_clr","pro_dcache_sync_int_ena","pro_dcache_sync_int_ena","pro_dcache_sync_int_st","pro_icache_sync_int_clr","pro_icache_sync_int_ena","pro_icache_sync_int_ena","pro_icache_sync_int_st","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","DBUS0_ABANDON_CNT_R","DBUS0_ABANDON_CNT_SPEC","R","borrow","borrow_mut","dbus0_abandon_cnt","from","into","try_from","try_into","type_id","DBUS0_ACS_CNT_R","DBUS0_ACS_CNT_SPEC","R","borrow","borrow_mut","dbus0_acs_cnt","from","into","try_from","try_into","type_id","DBUS0_ACS_MISS_CNT_R","DBUS0_ACS_MISS_CNT_SPEC","R","borrow","borrow_mut","dbus0_acs_miss_cnt","from","into","try_from","try_into","type_id","DBUS0_ACS_WB_CNT_R","DBUS0_ACS_WB_CNT_SPEC","R","borrow","borrow_mut","dbus0_acs_wb_cnt","from","into","try_from","try_into","type_id","DBUS1_ABANDON_CNT_R","DBUS1_ABANDON_CNT_SPEC","R","borrow","borrow_mut","dbus1_abandon_cnt","from","into","try_from","try_into","type_id","DBUS1_ACS_CNT_R","DBUS1_ACS_CNT_SPEC","R","borrow","borrow_mut","dbus1_acs_cnt","from","into","try_from","try_into","type_id","DBUS1_ACS_MISS_CNT_R","DBUS1_ACS_MISS_CNT_SPEC","R","borrow","borrow_mut","dbus1_acs_miss_cnt","from","into","try_from","try_into","type_id","DBUS1_ACS_WB_CNT_R","DBUS1_ACS_WB_CNT_SPEC","R","borrow","borrow_mut","dbus1_acs_wb_cnt","from","into","try_from","try_into","type_id","DBUS2_ABANDON_CNT_R","DBUS2_ABANDON_CNT_SPEC","R","borrow","borrow_mut","dbus2_abandon_cnt","from","into","try_from","try_into","type_id","DBUS2_ACS_CNT_R","DBUS2_ACS_CNT_SPEC","R","borrow","borrow_mut","dbus2_acs_cnt","from","into","try_from","try_into","type_id","DBUS2_ACS_MISS_CNT_R","DBUS2_ACS_MISS_CNT_SPEC","R","borrow","borrow_mut","dbus2_acs_miss_cnt","from","into","try_from","try_into","type_id","DBUS2_ACS_WB_CNT_R","DBUS2_ACS_WB_CNT_SPEC","R","borrow","borrow_mut","dbus2_acs_wb_cnt","from","into","try_from","try_into","type_id","DC_PRELOAD_CNT_R","DC_PRELOAD_CNT_SPEC","R","borrow","borrow_mut","dc_preload_cnt","from","into","try_from","try_into","type_id","DC_PRELOAD_EVICT_CNT_R","DC_PRELOAD_EVICT_CNT_SPEC","R","borrow","borrow_mut","dc_preload_evict_cnt","from","into","try_from","try_into","type_id","DC_PRELOAD_MISS_CNT_R","DC_PRELOAD_MISS_CNT_SPEC","R","borrow","borrow_mut","dc_preload_miss_cnt","from","into","try_from","try_into","type_id","IBUS0_ABANDON_CNT_R","IBUS0_ABANDON_CNT_SPEC","R","borrow","borrow_mut","from","ibus0_abandon_cnt","into","try_from","try_into","type_id","IBUS0_ACS_CNT_R","IBUS0_ACS_CNT_SPEC","R","borrow","borrow_mut","from","ibus0_acs_cnt","into","try_from","try_into","type_id","IBUS0_ACS_MISS_CNT_R","IBUS0_ACS_MISS_CNT_SPEC","R","borrow","borrow_mut","from","ibus0_acs_miss_cnt","into","try_from","try_into","type_id","IBUS1_ABANDON_CNT_R","IBUS1_ABANDON_CNT_SPEC","R","borrow","borrow_mut","from","ibus1_abandon_cnt","into","try_from","try_into","type_id","IBUS1_ACS_CNT_R","IBUS1_ACS_CNT_SPEC","R","borrow","borrow_mut","from","ibus1_acs_cnt","into","try_from","try_into","type_id","IBUS1_ACS_MISS_CNT_R","IBUS1_ACS_MISS_CNT_SPEC","R","borrow","borrow_mut","from","ibus1_acs_miss_cnt","into","try_from","try_into","type_id","IBUS2_ABANDON_CNT_R","IBUS2_ABANDON_CNT_SPEC","R","borrow","borrow_mut","from","ibus2_abandon_cnt","into","try_from","try_into","type_id","IBUS2_ACS_CNT_R","IBUS2_ACS_CNT_SPEC","R","borrow","borrow_mut","from","ibus2_acs_cnt","into","try_from","try_into","type_id","IBUS2_ACS_MISS_CNT_R","IBUS2_ACS_MISS_CNT_SPEC","R","borrow","borrow_mut","from","ibus2_acs_miss_cnt","into","try_from","try_into","type_id","IC_PRELOAD_CNT_R","IC_PRELOAD_CNT_SPEC","R","borrow","borrow_mut","from","ic_preload_cnt","into","try_from","try_into","type_id","IC_PRELOAD_MISS_CNT_R","IC_PRELOAD_MISS_CNT_SPEC","R","borrow","borrow_mut","from","ic_preload_miss_cnt","into","try_from","try_into","type_id","PRO_CACHE_ACS_CNT_CLR_SPEC","PRO_DCACHE_ACS_CNT_CLR_W","PRO_ICACHE_ACS_CNT_CLR_W","W","bits","borrow","borrow_mut","from","into","pro_dcache_acs_cnt_clr","pro_icache_acs_cnt_clr","try_from","try_into","type_id","PRO_CACHE_MMU_FAULT_CODE_R","PRO_CACHE_MMU_FAULT_CONTENT_R","PRO_CACHE_MMU_FAULT_CONTENT_SPEC","R","borrow","borrow_mut","from","into","pro_cache_mmu_fault_code","pro_cache_mmu_fault_content","try_from","try_into","type_id","PRO_CACHE_MMU_FAULT_VADDR_R","PRO_CACHE_MMU_FAULT_VADDR_SPEC","R","borrow","borrow_mut","from","into","pro_cache_mmu_fault_vaddr","try_from","try_into","type_id","PRO_CACHE_MMU_MEM_FORCE_ON_R","PRO_CACHE_MMU_MEM_FORCE_ON_W","PRO_CACHE_MMU_MEM_FORCE_PD_R","PRO_CACHE_MMU_MEM_FORCE_PD_W","PRO_CACHE_MMU_MEM_FORCE_PU_R","PRO_CACHE_MMU_MEM_FORCE_PU_W","PRO_CACHE_MMU_POWER_CTRL_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_cache_mmu_mem_force_on","pro_cache_mmu_mem_force_on","pro_cache_mmu_mem_force_pd","pro_cache_mmu_mem_force_pd","pro_cache_mmu_mem_force_pu","pro_cache_mmu_mem_force_pu","try_from","try_into","type_id","PRO_CACHE_STATE_SPEC","PRO_DCACHE_STATE_R","PRO_ICACHE_STATE_R","R","borrow","borrow_mut","from","into","pro_dcache_state","pro_icache_state","try_from","try_into","type_id","PRO_CACHE_FLASH_WRAP_AROUND_R","PRO_CACHE_FLASH_WRAP_AROUND_W","PRO_CACHE_SRAM_RD_WRAP_AROUND_R","PRO_CACHE_SRAM_RD_WRAP_AROUND_W","PRO_CACHE_WRAP_AROUND_CTRL_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_cache_flash_wrap_around","pro_cache_flash_wrap_around","pro_cache_sram_rd_wrap_around","pro_cache_sram_rd_wrap_around","try_from","try_into","type_id","PRO_DCACHE_AUTOLOAD_CFG_SPEC","PRO_DCACHE_AUTOLOAD_MODE_R","PRO_DCACHE_AUTOLOAD_MODE_W","PRO_DCACHE_AUTOLOAD_ORDER_R","PRO_DCACHE_AUTOLOAD_ORDER_W","PRO_DCACHE_AUTOLOAD_RQST_R","PRO_DCACHE_AUTOLOAD_RQST_W","PRO_DCACHE_AUTOLOAD_SCT0_ENA_R","PRO_DCACHE_AUTOLOAD_SCT0_ENA_W","PRO_DCACHE_AUTOLOAD_SCT1_ENA_R","PRO_DCACHE_AUTOLOAD_SCT1_ENA_W","PRO_DCACHE_AUTOLOAD_SIZE_R","PRO_DCACHE_AUTOLOAD_SIZE_W","PRO_DCACHE_AUTOLOAD_STEP_R","PRO_DCACHE_AUTOLOAD_STEP_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_autoload_mode","pro_dcache_autoload_mode","pro_dcache_autoload_order","pro_dcache_autoload_order","pro_dcache_autoload_rqst","pro_dcache_autoload_rqst","pro_dcache_autoload_sct0_ena","pro_dcache_autoload_sct0_ena","pro_dcache_autoload_sct1_ena","pro_dcache_autoload_sct1_ena","pro_dcache_autoload_size","pro_dcache_autoload_size","pro_dcache_autoload_step","pro_dcache_autoload_step","try_from","try_into","type_id","PRO_DCACHE_AUTOLOAD_SCT0_ADDR_R","PRO_DCACHE_AUTOLOAD_SCT0_ADDR_W","PRO_DCACHE_AUTOLOAD_SECTION0_ADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_autoload_sct0_addr","pro_dcache_autoload_sct0_addr","try_from","try_into","type_id","PRO_DCACHE_AUTOLOAD_SCT0_SIZE_R","PRO_DCACHE_AUTOLOAD_SCT0_SIZE_W","PRO_DCACHE_AUTOLOAD_SECTION0_SIZE_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_autoload_sct0_size","pro_dcache_autoload_sct0_size","try_from","try_into","type_id","PRO_DCACHE_AUTOLOAD_SCT1_ADDR_R","PRO_DCACHE_AUTOLOAD_SCT1_ADDR_W","PRO_DCACHE_AUTOLOAD_SECTION1_ADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_autoload_sct1_addr","pro_dcache_autoload_sct1_addr","try_from","try_into","type_id","PRO_DCACHE_AUTOLOAD_SCT1_SIZE_R","PRO_DCACHE_AUTOLOAD_SCT1_SIZE_W","PRO_DCACHE_AUTOLOAD_SECTION1_SIZE_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_autoload_sct1_size","pro_dcache_autoload_sct1_size","try_from","try_into","type_id","PRO_DCACHE_AUTOLOAD_DONE_R","PRO_DCACHE_AUTOLOAD_ENA_R","PRO_DCACHE_AUTOLOAD_ENA_W","PRO_DCACHE_BLOCKSIZE_MODE_R","PRO_DCACHE_BLOCKSIZE_MODE_W","PRO_DCACHE_CLEAN_DONE_R","PRO_DCACHE_CLEAN_ENA_R","PRO_DCACHE_CLEAN_ENA_W","PRO_DCACHE_CTRL_SPEC","PRO_DCACHE_ENABLE_R","PRO_DCACHE_ENABLE_W","PRO_DCACHE_FLUSH_DONE_R","PRO_DCACHE_FLUSH_ENA_R","PRO_DCACHE_FLUSH_ENA_W","PRO_DCACHE_INVALIDATE_DONE_R","PRO_DCACHE_INVALIDATE_ENA_R","PRO_DCACHE_INVALIDATE_ENA_W","PRO_DCACHE_LOCK0_EN_R","PRO_DCACHE_LOCK0_EN_W","PRO_DCACHE_LOCK1_EN_R","PRO_DCACHE_LOCK1_EN_W","PRO_DCACHE_LOCK_DONE_R","PRO_DCACHE_LOCK_ENA_R","PRO_DCACHE_LOCK_ENA_W","PRO_DCACHE_PRELOAD_DONE_R","PRO_DCACHE_PRELOAD_ENA_R","PRO_DCACHE_PRELOAD_ENA_W","PRO_DCACHE_SETSIZE_MODE_R","PRO_DCACHE_SETSIZE_MODE_W","PRO_DCACHE_UNLOCK_DONE_R","PRO_DCACHE_UNLOCK_ENA_R","PRO_DCACHE_UNLOCK_ENA_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_autoload_done","pro_dcache_autoload_ena","pro_dcache_autoload_ena","pro_dcache_blocksize_mode","pro_dcache_blocksize_mode","pro_dcache_clean_done","pro_dcache_clean_ena","pro_dcache_clean_ena","pro_dcache_enable","pro_dcache_enable","pro_dcache_flush_done","pro_dcache_flush_ena","pro_dcache_flush_ena","pro_dcache_invalidate_done","pro_dcache_invalidate_ena","pro_dcache_invalidate_ena","pro_dcache_lock0_en","pro_dcache_lock0_en","pro_dcache_lock1_en","pro_dcache_lock1_en","pro_dcache_lock_done","pro_dcache_lock_ena","pro_dcache_lock_ena","pro_dcache_preload_done","pro_dcache_preload_ena","pro_dcache_preload_ena","pro_dcache_setsize_mode","pro_dcache_setsize_mode","pro_dcache_unlock_done","pro_dcache_unlock_ena","pro_dcache_unlock_ena","try_from","try_into","type_id","PRO_DCACHE_CTRL1_SPEC","PRO_DCACHE_MASK_BUS0_R","PRO_DCACHE_MASK_BUS0_W","PRO_DCACHE_MASK_BUS1_R","PRO_DCACHE_MASK_BUS1_W","PRO_DCACHE_MASK_BUS2_R","PRO_DCACHE_MASK_BUS2_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_mask_bus0","pro_dcache_mask_bus0","pro_dcache_mask_bus1","pro_dcache_mask_bus1","pro_dcache_mask_bus2","pro_dcache_mask_bus2","try_from","try_into","type_id","PRO_DCACHE_LOCK0_ADDR_R","PRO_DCACHE_LOCK0_ADDR_SPEC","PRO_DCACHE_LOCK0_ADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_lock0_addr","pro_dcache_lock0_addr","try_from","try_into","type_id","PRO_DCACHE_LOCK0_SIZE_R","PRO_DCACHE_LOCK0_SIZE_SPEC","PRO_DCACHE_LOCK0_SIZE_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_lock0_size","pro_dcache_lock0_size","try_from","try_into","type_id","PRO_DCACHE_LOCK1_ADDR_R","PRO_DCACHE_LOCK1_ADDR_SPEC","PRO_DCACHE_LOCK1_ADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_lock1_addr","pro_dcache_lock1_addr","try_from","try_into","type_id","PRO_DCACHE_LOCK1_SIZE_R","PRO_DCACHE_LOCK1_SIZE_SPEC","PRO_DCACHE_LOCK1_SIZE_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_lock1_size","pro_dcache_lock1_size","try_from","try_into","type_id","PRO_DCACHE_MEMSYNC_ADDR_R","PRO_DCACHE_MEMSYNC_ADDR_W","PRO_DCACHE_MEM_SYNC0_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_memsync_addr","pro_dcache_memsync_addr","try_from","try_into","type_id","PRO_DCACHE_MEMSYNC_SIZE_R","PRO_DCACHE_MEMSYNC_SIZE_W","PRO_DCACHE_MEM_SYNC1_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_memsync_size","pro_dcache_memsync_size","try_from","try_into","type_id","PRO_DCACHE_PRELOAD_ADDR_R","PRO_DCACHE_PRELOAD_ADDR_SPEC","PRO_DCACHE_PRELOAD_ADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_preload_addr","pro_dcache_preload_addr","try_from","try_into","type_id","PRO_DCACHE_PRELOAD_ORDER_R","PRO_DCACHE_PRELOAD_ORDER_W","PRO_DCACHE_PRELOAD_SIZE_R","PRO_DCACHE_PRELOAD_SIZE_SPEC","PRO_DCACHE_PRELOAD_SIZE_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_preload_order","pro_dcache_preload_order","pro_dcache_preload_size","pro_dcache_preload_size","try_from","try_into","type_id","PRO_DCACHE_CPU_ATTR_R","PRO_DCACHE_REJECT_ST_SPEC","PRO_DCACHE_TAG_ATTR_R","R","borrow","borrow_mut","from","into","pro_dcache_cpu_attr","pro_dcache_tag_attr","try_from","try_into","type_id","PRO_DCACHE_CPU_VADDR_R","PRO_DCACHE_REJECT_VADDR_SPEC","R","borrow","borrow_mut","from","into","pro_dcache_cpu_vaddr","try_from","try_into","type_id","PRO_DCACHE_TAG_MEM_FORCE_ON_R","PRO_DCACHE_TAG_MEM_FORCE_ON_W","PRO_DCACHE_TAG_MEM_FORCE_PD_R","PRO_DCACHE_TAG_MEM_FORCE_PD_W","PRO_DCACHE_TAG_MEM_FORCE_PU_R","PRO_DCACHE_TAG_MEM_FORCE_PU_W","PRO_DCACHE_TAG_POWER_CTRL_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_tag_mem_force_on","pro_dcache_tag_mem_force_on","pro_dcache_tag_mem_force_pd","pro_dcache_tag_mem_force_pd","pro_dcache_tag_mem_force_pu","pro_dcache_tag_mem_force_pu","try_from","try_into","type_id","PRO_EXTMEM_REG_DATE_R","PRO_EXTMEM_REG_DATE_SPEC","PRO_EXTMEM_REG_DATE_W","R","W","bits","borrow","borrow_mut","from","into","pro_extmem_reg_date","pro_extmem_reg_date","try_from","try_into","type_id","PRO_ICACHE_AUTOLOAD_CFG_SPEC","PRO_ICACHE_AUTOLOAD_MODE_R","PRO_ICACHE_AUTOLOAD_MODE_W","PRO_ICACHE_AUTOLOAD_ORDER_R","PRO_ICACHE_AUTOLOAD_ORDER_W","PRO_ICACHE_AUTOLOAD_RQST_R","PRO_ICACHE_AUTOLOAD_RQST_W","PRO_ICACHE_AUTOLOAD_SCT0_ENA_R","PRO_ICACHE_AUTOLOAD_SCT0_ENA_W","PRO_ICACHE_AUTOLOAD_SCT1_ENA_R","PRO_ICACHE_AUTOLOAD_SCT1_ENA_W","PRO_ICACHE_AUTOLOAD_SIZE_R","PRO_ICACHE_AUTOLOAD_SIZE_W","PRO_ICACHE_AUTOLOAD_STEP_R","PRO_ICACHE_AUTOLOAD_STEP_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_autoload_mode","pro_icache_autoload_mode","pro_icache_autoload_order","pro_icache_autoload_order","pro_icache_autoload_rqst","pro_icache_autoload_rqst","pro_icache_autoload_sct0_ena","pro_icache_autoload_sct0_ena","pro_icache_autoload_sct1_ena","pro_icache_autoload_sct1_ena","pro_icache_autoload_size","pro_icache_autoload_size","pro_icache_autoload_step","pro_icache_autoload_step","try_from","try_into","type_id","PRO_ICACHE_AUTOLOAD_SCT0_ADDR_R","PRO_ICACHE_AUTOLOAD_SCT0_ADDR_W","PRO_ICACHE_AUTOLOAD_SECTION0_ADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_icache_autoload_sct0_addr","pro_icache_autoload_sct0_addr","try_from","try_into","type_id","PRO_ICACHE_AUTOLOAD_SCT0_SIZE_R","PRO_ICACHE_AUTOLOAD_SCT0_SIZE_W","PRO_ICACHE_AUTOLOAD_SECTION0_SIZE_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_icache_autoload_sct0_size","pro_icache_autoload_sct0_size","try_from","try_into","type_id","PRO_ICACHE_AUTOLOAD_SCT1_ADDR_R","PRO_ICACHE_AUTOLOAD_SCT1_ADDR_W","PRO_ICACHE_AUTOLOAD_SECTION1_ADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_icache_autoload_sct1_addr","pro_icache_autoload_sct1_addr","try_from","try_into","type_id","PRO_ICACHE_AUTOLOAD_SCT1_SIZE_R","PRO_ICACHE_AUTOLOAD_SCT1_SIZE_W","PRO_ICACHE_AUTOLOAD_SECTION1_SIZE_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_icache_autoload_sct1_size","pro_icache_autoload_sct1_size","try_from","try_into","type_id","PRO_ICACHE_AUTOLOAD_DONE_R","PRO_ICACHE_AUTOLOAD_ENA_R","PRO_ICACHE_AUTOLOAD_ENA_W","PRO_ICACHE_BLOCKSIZE_MODE_R","PRO_ICACHE_BLOCKSIZE_MODE_W","PRO_ICACHE_CTRL_SPEC","PRO_ICACHE_ENABLE_R","PRO_ICACHE_ENABLE_W","PRO_ICACHE_INVALIDATE_DONE_R","PRO_ICACHE_INVALIDATE_ENA_R","PRO_ICACHE_INVALIDATE_ENA_W","PRO_ICACHE_LOCK0_EN_R","PRO_ICACHE_LOCK0_EN_W","PRO_ICACHE_LOCK1_EN_R","PRO_ICACHE_LOCK1_EN_W","PRO_ICACHE_LOCK_DONE_R","PRO_ICACHE_LOCK_ENA_R","PRO_ICACHE_LOCK_ENA_W","PRO_ICACHE_PRELOAD_DONE_R","PRO_ICACHE_PRELOAD_ENA_R","PRO_ICACHE_PRELOAD_ENA_W","PRO_ICACHE_SETSIZE_MODE_R","PRO_ICACHE_SETSIZE_MODE_W","PRO_ICACHE_UNLOCK_DONE_R","PRO_ICACHE_UNLOCK_ENA_R","PRO_ICACHE_UNLOCK_ENA_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_autoload_done","pro_icache_autoload_ena","pro_icache_autoload_ena","pro_icache_blocksize_mode","pro_icache_blocksize_mode","pro_icache_enable","pro_icache_enable","pro_icache_invalidate_done","pro_icache_invalidate_ena","pro_icache_invalidate_ena","pro_icache_lock0_en","pro_icache_lock0_en","pro_icache_lock1_en","pro_icache_lock1_en","pro_icache_lock_done","pro_icache_lock_ena","pro_icache_lock_ena","pro_icache_preload_done","pro_icache_preload_ena","pro_icache_preload_ena","pro_icache_setsize_mode","pro_icache_setsize_mode","pro_icache_unlock_done","pro_icache_unlock_ena","pro_icache_unlock_ena","try_from","try_into","type_id","PRO_ICACHE_CTRL1_SPEC","PRO_ICACHE_MASK_BUS0_R","PRO_ICACHE_MASK_BUS0_W","PRO_ICACHE_MASK_BUS1_R","PRO_ICACHE_MASK_BUS1_W","PRO_ICACHE_MASK_BUS2_R","PRO_ICACHE_MASK_BUS2_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_mask_bus0","pro_icache_mask_bus0","pro_icache_mask_bus1","pro_icache_mask_bus1","pro_icache_mask_bus2","pro_icache_mask_bus2","try_from","try_into","type_id","PRO_ICACHE_LOCK0_ADDR_R","PRO_ICACHE_LOCK0_ADDR_SPEC","PRO_ICACHE_LOCK0_ADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_lock0_addr","pro_icache_lock0_addr","try_from","try_into","type_id","PRO_ICACHE_LOCK0_SIZE_R","PRO_ICACHE_LOCK0_SIZE_SPEC","PRO_ICACHE_LOCK0_SIZE_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_lock0_size","pro_icache_lock0_size","try_from","try_into","type_id","PRO_ICACHE_LOCK1_ADDR_R","PRO_ICACHE_LOCK1_ADDR_SPEC","PRO_ICACHE_LOCK1_ADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_lock1_addr","pro_icache_lock1_addr","try_from","try_into","type_id","PRO_ICACHE_LOCK1_SIZE_R","PRO_ICACHE_LOCK1_SIZE_SPEC","PRO_ICACHE_LOCK1_SIZE_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_lock1_size","pro_icache_lock1_size","try_from","try_into","type_id","PRO_ICACHE_MEMSYNC_ADDR_R","PRO_ICACHE_MEMSYNC_ADDR_W","PRO_ICACHE_MEM_SYNC0_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_icache_memsync_addr","pro_icache_memsync_addr","try_from","try_into","type_id","PRO_ICACHE_MEMSYNC_SIZE_R","PRO_ICACHE_MEMSYNC_SIZE_W","PRO_ICACHE_MEM_SYNC1_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_icache_memsync_size","pro_icache_memsync_size","try_from","try_into","type_id","PRO_ICACHE_PRELOAD_ADDR_R","PRO_ICACHE_PRELOAD_ADDR_SPEC","PRO_ICACHE_PRELOAD_ADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_preload_addr","pro_icache_preload_addr","try_from","try_into","type_id","PRO_ICACHE_PRELOAD_ORDER_R","PRO_ICACHE_PRELOAD_ORDER_W","PRO_ICACHE_PRELOAD_SIZE_R","PRO_ICACHE_PRELOAD_SIZE_SPEC","PRO_ICACHE_PRELOAD_SIZE_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_preload_order","pro_icache_preload_order","pro_icache_preload_size","pro_icache_preload_size","try_from","try_into","type_id","PRO_ICACHE_CPU_ATTR_R","PRO_ICACHE_REJECT_ST_SPEC","PRO_ICACHE_TAG_ATTR_R","R","borrow","borrow_mut","from","into","pro_icache_cpu_attr","pro_icache_tag_attr","try_from","try_into","type_id","PRO_ICACHE_CPU_VADDR_R","PRO_ICACHE_REJECT_VADDR_SPEC","R","borrow","borrow_mut","from","into","pro_icache_cpu_vaddr","try_from","try_into","type_id","PRO_ICACHE_TAG_MEM_FORCE_ON_R","PRO_ICACHE_TAG_MEM_FORCE_ON_W","PRO_ICACHE_TAG_MEM_FORCE_PD_R","PRO_ICACHE_TAG_MEM_FORCE_PD_W","PRO_ICACHE_TAG_MEM_FORCE_PU_R","PRO_ICACHE_TAG_MEM_FORCE_PU_W","PRO_ICACHE_TAG_POWER_CTRL_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_icache_tag_mem_force_on","pro_icache_tag_mem_force_on","pro_icache_tag_mem_force_pd","pro_icache_tag_mem_force_pd","pro_icache_tag_mem_force_pu","pro_icache_tag_mem_force_pu","try_from","try_into","type_id","BitReader","BitWriter","BitWriter0C","BitWriter0S","BitWriter0T","BitWriter1C","BitWriter1S","BitWriter1T","FieldReader","FieldSpec","FieldWriter","FieldWriterSafe","ONE_TO_MODIFY_FIELDS_BITMAP","R","RESET_VALUE","RawReg","Readable","Reg","RegisterSpec","Resettable","Ux","Ux","W","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","Writable","ZERO_TO_MODIFY_FIELDS_BITMAP","as_ptr","bit","bit","bit","bit","bit","bit","bit","bit","bit_is_clear","bit_is_set","bits","bits","bits","bits","borrow","borrow_mut","clear_bit","clear_bit","clear_bit_by_one","eq","eq","eq","from","into","mask","modify","offset","offset","offset","offset","offset","offset","offset","offset","offset","one","read","reset","reset_value","set_bit","set_bit","set_bit_by_zero","toggle_bit","toggle_bit","try_from","try_into","type_id","variant","variant","variant","variant","variant","variant","variant","variant","variant","width","width","width","width","width","width","width","width","width","write","write_with_zero","BT_SELECT","CLOCK_GATE","CPUSDIO_INT","CPUSDIO_INT1","ENABLE","ENABLE1","ENABLE1_W1TC","ENABLE1_W1TS","ENABLE_W1TC","ENABLE_W1TS","FUNC_IN_SEL_CFG","FUNC_OUT_SEL_CFG","IN","IN1","OUT","OUT1","OUT1_W1TC","OUT1_W1TS","OUT_W1TC","OUT_W1TS","PCPU_INT","PCPU_INT1","PCPU_NMI_INT","PCPU_NMI_INT1","PIN","REG_DATE","RegisterBlock","SDIO_SELECT","STATUS","STATUS1","STATUS1_W1TC","STATUS1_W1TS","STATUS_NEXT","STATUS_NEXT1","STATUS_W1TC","STATUS_W1TS","STRAP","borrow","borrow_mut","bt_select","bt_select","clock_gate","clock_gate","cpusdio_int","cpusdio_int","cpusdio_int1","cpusdio_int1","enable","enable","enable1","enable1","enable1_w1tc","enable1_w1tc","enable1_w1ts","enable1_w1ts","enable_w1tc","enable_w1tc","enable_w1ts","enable_w1ts","from","func0_in_sel_cfg","func0_out_sel_cfg","func100_in_sel_cfg","func101_in_sel_cfg","func102_in_sel_cfg","func103_in_sel_cfg","func104_in_sel_cfg","func105_in_sel_cfg","func106_in_sel_cfg","func107_in_sel_cfg","func108_in_sel_cfg","func109_in_sel_cfg","func10_in_sel_cfg","func10_out_sel_cfg","func110_in_sel_cfg","func111_in_sel_cfg","func112_in_sel_cfg","func113_in_sel_cfg","func114_in_sel_cfg","func115_in_sel_cfg","func116_in_sel_cfg","func117_in_sel_cfg","func118_in_sel_cfg","func119_in_sel_cfg","func11_in_sel_cfg","func11_out_sel_cfg","func120_in_sel_cfg","func121_in_sel_cfg","func122_in_sel_cfg","func123_in_sel_cfg","func124_in_sel_cfg","func125_in_sel_cfg","func126_in_sel_cfg","func127_in_sel_cfg","func128_in_sel_cfg","func129_in_sel_cfg","func12_in_sel_cfg","func12_out_sel_cfg","func130_in_sel_cfg","func131_in_sel_cfg","func132_in_sel_cfg","func133_in_sel_cfg","func134_in_sel_cfg","func135_in_sel_cfg","func136_in_sel_cfg","func137_in_sel_cfg","func138_in_sel_cfg","func139_in_sel_cfg","func13_in_sel_cfg","func13_out_sel_cfg","func140_in_sel_cfg","func141_in_sel_cfg","func142_in_sel_cfg","func143_in_sel_cfg","func144_in_sel_cfg","func145_in_sel_cfg","func146_in_sel_cfg","func147_in_sel_cfg","func148_in_sel_cfg","func149_in_sel_cfg","func14_in_sel_cfg","func14_out_sel_cfg","func150_in_sel_cfg","func151_in_sel_cfg","func152_in_sel_cfg","func153_in_sel_cfg","func154_in_sel_cfg","func155_in_sel_cfg","func156_in_sel_cfg","func157_in_sel_cfg","func158_in_sel_cfg","func159_in_sel_cfg","func15_in_sel_cfg","func15_out_sel_cfg","func160_in_sel_cfg","func161_in_sel_cfg","func162_in_sel_cfg","func163_in_sel_cfg","func164_in_sel_cfg","func165_in_sel_cfg","func166_in_sel_cfg","func167_in_sel_cfg","func168_in_sel_cfg","func169_in_sel_cfg","func16_in_sel_cfg","func16_out_sel_cfg","func170_in_sel_cfg","func171_in_sel_cfg","func172_in_sel_cfg","func173_in_sel_cfg","func174_in_sel_cfg","func175_in_sel_cfg","func176_in_sel_cfg","func177_in_sel_cfg","func178_in_sel_cfg","func179_in_sel_cfg","func17_in_sel_cfg","func17_out_sel_cfg","func180_in_sel_cfg","func181_in_sel_cfg","func182_in_sel_cfg","func183_in_sel_cfg","func184_in_sel_cfg","func185_in_sel_cfg","func186_in_sel_cfg","func187_in_sel_cfg","func188_in_sel_cfg","func189_in_sel_cfg","func18_in_sel_cfg","func18_out_sel_cfg","func190_in_sel_cfg","func191_in_sel_cfg","func192_in_sel_cfg","func193_in_sel_cfg","func194_in_sel_cfg","func195_in_sel_cfg","func196_in_sel_cfg","func197_in_sel_cfg","func198_in_sel_cfg","func199_in_sel_cfg","func19_in_sel_cfg","func19_out_sel_cfg","func1_in_sel_cfg","func1_out_sel_cfg","func200_in_sel_cfg","func201_in_sel_cfg","func202_in_sel_cfg","func203_in_sel_cfg","func204_in_sel_cfg","func205_in_sel_cfg","func206_in_sel_cfg","func207_in_sel_cfg","func208_in_sel_cfg","func209_in_sel_cfg","func20_in_sel_cfg","func20_out_sel_cfg","func210_in_sel_cfg","func211_in_sel_cfg","func212_in_sel_cfg","func213_in_sel_cfg","func214_in_sel_cfg","func215_in_sel_cfg","func216_in_sel_cfg","func217_in_sel_cfg","func218_in_sel_cfg","func219_in_sel_cfg","func21_in_sel_cfg","func21_out_sel_cfg","func220_in_sel_cfg","func221_in_sel_cfg","func222_in_sel_cfg","func223_in_sel_cfg","func224_in_sel_cfg","func225_in_sel_cfg","func226_in_sel_cfg","func227_in_sel_cfg","func228_in_sel_cfg","func229_in_sel_cfg","func22_in_sel_cfg","func22_out_sel_cfg","func230_in_sel_cfg","func231_in_sel_cfg","func232_in_sel_cfg","func233_in_sel_cfg","func234_in_sel_cfg","func235_in_sel_cfg","func236_in_sel_cfg","func237_in_sel_cfg","func238_in_sel_cfg","func239_in_sel_cfg","func23_in_sel_cfg","func23_out_sel_cfg","func240_in_sel_cfg","func241_in_sel_cfg","func242_in_sel_cfg","func243_in_sel_cfg","func244_in_sel_cfg","func245_in_sel_cfg","func246_in_sel_cfg","func247_in_sel_cfg","func248_in_sel_cfg","func249_in_sel_cfg","func24_in_sel_cfg","func24_out_sel_cfg","func250_in_sel_cfg","func251_in_sel_cfg","func252_in_sel_cfg","func253_in_sel_cfg","func254_in_sel_cfg","func255_in_sel_cfg","func25_in_sel_cfg","func25_out_sel_cfg","func26_in_sel_cfg","func26_out_sel_cfg","func27_in_sel_cfg","func27_out_sel_cfg","func28_in_sel_cfg","func28_out_sel_cfg","func29_in_sel_cfg","func29_out_sel_cfg","func2_in_sel_cfg","func2_out_sel_cfg","func30_in_sel_cfg","func30_out_sel_cfg","func31_in_sel_cfg","func31_out_sel_cfg","func32_in_sel_cfg","func32_out_sel_cfg","func33_in_sel_cfg","func33_out_sel_cfg","func34_in_sel_cfg","func34_out_sel_cfg","func35_in_sel_cfg","func35_out_sel_cfg","func36_in_sel_cfg","func36_out_sel_cfg","func37_in_sel_cfg","func37_out_sel_cfg","func38_in_sel_cfg","func38_out_sel_cfg","func39_in_sel_cfg","func39_out_sel_cfg","func3_in_sel_cfg","func3_out_sel_cfg","func40_in_sel_cfg","func40_out_sel_cfg","func41_in_sel_cfg","func41_out_sel_cfg","func42_in_sel_cfg","func42_out_sel_cfg","func43_in_sel_cfg","func43_out_sel_cfg","func44_in_sel_cfg","func44_out_sel_cfg","func45_in_sel_cfg","func45_out_sel_cfg","func46_in_sel_cfg","func46_out_sel_cfg","func47_in_sel_cfg","func47_out_sel_cfg","func48_in_sel_cfg","func48_out_sel_cfg","func49_in_sel_cfg","func49_out_sel_cfg","func4_in_sel_cfg","func4_out_sel_cfg","func50_in_sel_cfg","func50_out_sel_cfg","func51_in_sel_cfg","func51_out_sel_cfg","func52_in_sel_cfg","func52_out_sel_cfg","func53_in_sel_cfg","func53_out_sel_cfg","func54_in_sel_cfg","func55_in_sel_cfg","func56_in_sel_cfg","func57_in_sel_cfg","func58_in_sel_cfg","func59_in_sel_cfg","func5_in_sel_cfg","func5_out_sel_cfg","func60_in_sel_cfg","func61_in_sel_cfg","func62_in_sel_cfg","func63_in_sel_cfg","func64_in_sel_cfg","func65_in_sel_cfg","func66_in_sel_cfg","func67_in_sel_cfg","func68_in_sel_cfg","func69_in_sel_cfg","func6_in_sel_cfg","func6_out_sel_cfg","func70_in_sel_cfg","func71_in_sel_cfg","func72_in_sel_cfg","func73_in_sel_cfg","func74_in_sel_cfg","func75_in_sel_cfg","func76_in_sel_cfg","func77_in_sel_cfg","func78_in_sel_cfg","func79_in_sel_cfg","func7_in_sel_cfg","func7_out_sel_cfg","func80_in_sel_cfg","func81_in_sel_cfg","func82_in_sel_cfg","func83_in_sel_cfg","func84_in_sel_cfg","func85_in_sel_cfg","func86_in_sel_cfg","func87_in_sel_cfg","func88_in_sel_cfg","func89_in_sel_cfg","func8_in_sel_cfg","func8_out_sel_cfg","func90_in_sel_cfg","func91_in_sel_cfg","func92_in_sel_cfg","func93_in_sel_cfg","func94_in_sel_cfg","func95_in_sel_cfg","func96_in_sel_cfg","func97_in_sel_cfg","func98_in_sel_cfg","func99_in_sel_cfg","func9_in_sel_cfg","func9_out_sel_cfg","func_in_sel_cfg","func_in_sel_cfg","func_in_sel_cfg_iter","func_out_sel_cfg","func_out_sel_cfg","func_out_sel_cfg_iter","in1","in1","in_","in_","into","out","out","out1","out1","out1_w1tc","out1_w1tc","out1_w1ts","out1_w1ts","out_w1tc","out_w1tc","out_w1ts","out_w1ts","pcpu_int","pcpu_int","pcpu_int1","pcpu_int1","pcpu_nmi_int","pcpu_nmi_int","pcpu_nmi_int1","pcpu_nmi_int1","pin","pin","pin_iter","reg_date","reg_date","sdio_select","sdio_select","status","status","status1","status1","status1_w1tc","status1_w1tc","status1_w1ts","status1_w1ts","status_next","status_next","status_next1","status_next1","status_w1tc","status_w1tc","status_w1ts","status_w1ts","strap","strap","try_from","try_into","type_id","BT_SELECT_SPEC","BT_SEL_R","BT_SEL_W","R","W","bits","borrow","borrow_mut","bt_sel","bt_sel","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CPUSDIO_INT_SPEC","R","SDIO_INT_R","borrow","borrow_mut","from","into","sdio_int","try_from","try_into","type_id","CPUSDIO_INT1_SPEC","R","SDIO1_INT_R","borrow","borrow_mut","from","into","sdio1_int","try_from","try_into","type_id","DATA_R","DATA_W","ENABLE_SPEC","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","DATA_R","DATA_W","ENABLE1_SPEC","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","ENABLE1_W1TC_SPEC","ENABLE1_W1TC_W","W","bits","borrow","borrow_mut","enable1_w1tc","from","into","try_from","try_into","type_id","ENABLE1_W1TS_SPEC","ENABLE1_W1TS_W","W","bits","borrow","borrow_mut","enable1_w1ts","from","into","try_from","try_into","type_id","ENABLE_W1TC_SPEC","ENABLE_W1TC_W","W","bits","borrow","borrow_mut","enable_w1tc","from","into","try_from","try_into","type_id","ENABLE_W1TS_SPEC","ENABLE_W1TS_W","W","bits","borrow","borrow_mut","enable_w1ts","from","into","try_from","try_into","type_id","FUNC_IN_SEL_CFG_SPEC","IN_INV_SEL_R","IN_INV_SEL_W","IN_SEL_R","IN_SEL_W","R","SEL_R","SEL_W","W","bits","borrow","borrow_mut","from","in_inv_sel","in_inv_sel","in_sel","in_sel","into","sel","sel","try_from","try_into","type_id","FUNC_OUT_SEL_CFG_SPEC","INV_SEL_R","INV_SEL_W","OEN_INV_SEL_R","OEN_INV_SEL_W","OEN_SEL_R","OEN_SEL_W","OUT_SEL_R","OUT_SEL_W","R","W","bits","borrow","borrow_mut","from","into","inv_sel","inv_sel","oen_inv_sel","oen_inv_sel","oen_sel","oen_sel","out_sel","out_sel","try_from","try_into","type_id","IN1_SPEC","IN_DATA1_NEXT_R","R","borrow","borrow_mut","from","in_data1_next","into","try_from","try_into","type_id","DATA_NEXT_R","DATA_NEXT_W","IN_SPEC","R","W","bits","borrow","borrow_mut","data_next","data_next","from","into","try_from","try_into","type_id","DATA_ORIG_R","DATA_ORIG_W","OUT_SPEC","R","W","bits","borrow","borrow_mut","data_orig","data_orig","from","into","try_from","try_into","type_id","DATA_ORIG_R","DATA_ORIG_W","OUT1_SPEC","R","W","bits","borrow","borrow_mut","data_orig","data_orig","from","into","try_from","try_into","type_id","OUT1_W1TC_SPEC","OUT1_W1TC_W","W","bits","borrow","borrow_mut","from","into","out1_w1tc","try_from","try_into","type_id","OUT1_W1TS_SPEC","OUT1_W1TS_W","W","bits","borrow","borrow_mut","from","into","out1_w1ts","try_from","try_into","type_id","OUT_W1TC_SPEC","OUT_W1TC_W","W","bits","borrow","borrow_mut","from","into","out_w1tc","try_from","try_into","type_id","OUT_W1TS_SPEC","OUT_W1TS_W","W","bits","borrow","borrow_mut","from","into","out_w1ts","try_from","try_into","type_id","PCPU_INT_SPEC","PROCPU_INT_R","R","borrow","borrow_mut","from","into","procpu_int","try_from","try_into","type_id","PCPU_INT1_SPEC","PROCPU1_INT_R","R","borrow","borrow_mut","from","into","procpu1_int","try_from","try_into","type_id","PCPU_NMI_INT_SPEC","PROCPU_NMI_INT_R","R","borrow","borrow_mut","from","into","procpu_nmi_int","try_from","try_into","type_id","PCPU_NMI_INT1_SPEC","PROCPU_NMI1_INT_R","R","borrow","borrow_mut","from","into","procpu_nmi1_int","try_from","try_into","type_id","CONFIG_R","CONFIG_W","INT_ENA_R","INT_ENA_W","INT_TYPE_R","INT_TYPE_W","PAD_DRIVER_R","PAD_DRIVER_W","PIN_SPEC","R","SYNC1_BYPASS_R","SYNC1_BYPASS_W","SYNC2_BYPASS_R","SYNC2_BYPASS_W","W","WAKEUP_ENABLE_R","WAKEUP_ENABLE_W","bits","borrow","borrow_mut","config","config","from","int_ena","int_ena","int_type","int_type","into","pad_driver","pad_driver","sync1_bypass","sync1_bypass","sync2_bypass","sync2_bypass","try_from","try_into","type_id","wakeup_enable","wakeup_enable","DATE_R","DATE_W","R","REG_DATE_SPEC","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","R","SDIO_SELECT_SPEC","SDIO_SEL_R","SDIO_SEL_W","W","bits","borrow","borrow_mut","from","into","sdio_sel","sdio_sel","try_from","try_into","type_id","INTERRUPT_R","INTERRUPT_W","R","STATUS_SPEC","W","bits","borrow","borrow_mut","from","interrupt","interrupt","into","try_from","try_into","type_id","INTERRUPT_R","INTERRUPT_W","R","STATUS1_SPEC","W","bits","borrow","borrow_mut","from","interrupt","interrupt","into","try_from","try_into","type_id","STATUS1_W1TC_SPEC","STATUS1_W1TC_W","W","bits","borrow","borrow_mut","from","into","status1_w1tc","try_from","try_into","type_id","STATUS1_W1TS_SPEC","STATUS1_W1TS_W","W","bits","borrow","borrow_mut","from","into","status1_w1ts","try_from","try_into","type_id","R","STATUS_INTERRUPT_NEXT_R","STATUS_NEXT_SPEC","borrow","borrow_mut","from","into","status_interrupt_next","try_from","try_into","type_id","R","STATUS1_INTERRUPT_NEXT_R","STATUS_NEXT1_SPEC","borrow","borrow_mut","from","into","status1_interrupt_next","try_from","try_into","type_id","STATUS_W1TC_SPEC","STATUS_W1TC_W","W","bits","borrow","borrow_mut","from","into","status_w1tc","try_from","try_into","type_id","STATUS_W1TS_SPEC","STATUS_W1TS_W","W","bits","borrow","borrow_mut","from","into","status_w1ts","try_from","try_into","type_id","R","STRAPPING_R","STRAP_SPEC","borrow","borrow_mut","from","into","strapping","try_from","try_into","type_id","RegisterBlock","SIGMADELTA","SIGMADELTA_CG","SIGMADELTA_MISC","SIGMADELTA_VERSION","borrow","borrow_mut","from","into","sigmadelta","sigmadelta","sigmadelta_cg","sigmadelta_cg","sigmadelta_iter","sigmadelta_misc","sigmadelta_misc","sigmadelta_version","sigmadelta_version","try_from","try_into","type_id","R","SD_IN_R","SD_IN_W","SD_PRESCALE_R","SD_PRESCALE_W","SIGMADELTA_SPEC","W","bits","borrow","borrow_mut","from","into","sd_in","sd_in","sd_prescale","sd_prescale","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","R","SIGMADELTA_CG_SPEC","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","FUNCTION_CLK_EN_R","FUNCTION_CLK_EN_W","R","SIGMADELTA_MISC_SPEC","SPI_SWAP_R","SPI_SWAP_W","W","bits","borrow","borrow_mut","from","function_clk_en","function_clk_en","into","spi_swap","spi_swap","try_from","try_into","type_id","GPIO_SD_DATE_R","GPIO_SD_DATE_W","R","SIGMADELTA_VERSION_SPEC","W","bits","borrow","borrow_mut","from","gpio_sd_date","gpio_sd_date","into","try_from","try_into","type_id","DATE","ONE_BLOCK","QUERY_BUSY","QUERY_ERROR","RD_RESULT_","RegisterBlock","SET_INVALIDATE_DS","SET_INVALIDATE_JTAG","SET_MESSAGE_END","SET_MESSAGE_ING","SET_MESSAGE_ONE","SET_MESSAGE_PAD","SET_PARA_FINISH","SET_PARA_KEY","SET_PARA_PURPOSE","SET_RESULT_FINISH","SET_START","WR_MESSAGE_","borrow","borrow_mut","date","date","from","into","one_block","one_block","query_busy","query_busy","query_error","query_error","rd_result_","rd_result_","rd_result__iter","set_invalidate_ds","set_invalidate_ds","set_invalidate_jtag","set_invalidate_jtag","set_message_end","set_message_end","set_message_ing","set_message_ing","set_message_one","set_message_one","set_message_pad","set_message_pad","set_para_finish","set_para_finish","set_para_key","set_para_key","set_para_purpose","set_para_purpose","set_result_finish","set_result_finish","set_start","set_start","try_from","try_into","type_id","wr_message_","wr_message_","wr_message__iter","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","ONE_BLOCK_SPEC","SET_ONE_BLOCK_W","W","bits","borrow","borrow_mut","from","into","set_one_block","try_from","try_into","type_id","BUSY_STATE_R","QUERY_BUSY_SPEC","R","borrow","borrow_mut","busy_state","from","into","try_from","try_into","type_id","QUERY_CHECK_R","QUERY_ERROR_SPEC","R","borrow","borrow_mut","from","into","query_check","try_from","try_into","type_id","R","RDATA_R","RD_RESULT__SPEC","borrow","borrow_mut","from","into","rdata","try_from","try_into","type_id","SET_INVALIDATE_DS_SPEC","SET_INVALIDATE_DS_W","W","bits","borrow","borrow_mut","from","into","set_invalidate_ds","try_from","try_into","type_id","SET_INVALIDATE_JTAG_SPEC","SET_INVALIDATE_JTAG_W","W","bits","borrow","borrow_mut","from","into","set_invalidate_jtag","try_from","try_into","type_id","SET_MESSAGE_END_SPEC","SET_TEXT_END_W","W","bits","borrow","borrow_mut","from","into","set_text_end","try_from","try_into","type_id","SET_MESSAGE_ING_SPEC","SET_TEXT_ING_W","W","bits","borrow","borrow_mut","from","into","set_text_ing","try_from","try_into","type_id","SET_MESSAGE_ONE_SPEC","SET_TEXT_ONE_W","W","bits","borrow","borrow_mut","from","into","set_text_one","try_from","try_into","type_id","SET_MESSAGE_PAD_SPEC","SET_TEXT_PAD_W","W","bits","borrow","borrow_mut","from","into","set_text_pad","try_from","try_into","type_id","SET_PARA_END_W","SET_PARA_FINISH_SPEC","W","bits","borrow","borrow_mut","from","into","set_para_end","try_from","try_into","type_id","KEY_SET_W","SET_PARA_KEY_SPEC","W","bits","borrow","borrow_mut","from","into","key_set","try_from","try_into","type_id","PURPOSE_SET_W","SET_PARA_PURPOSE_SPEC","W","bits","borrow","borrow_mut","from","into","purpose_set","try_from","try_into","type_id","SET_RESULT_END_W","SET_RESULT_FINISH_SPEC","W","bits","borrow","borrow_mut","from","into","set_result_end","try_from","try_into","type_id","SET_START_SPEC","SET_START_W","W","bits","borrow","borrow_mut","from","into","set_start","try_from","try_into","type_id","W","WDATA_W","WR_MESSAGE__SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdata","COMD","CTR","DATA","DATE","FIFO_CONF","FIFO_ST","INT_CLR","INT_ENA","INT_RAW","INT_STATUS","RegisterBlock","SCL_FILTER_CFG","SCL_HIGH_PERIOD","SCL_LOW_PERIOD","SCL_MAIN_ST_TIME_OUT","SCL_RSTART_SETUP","SCL_SP_CONF","SCL_START_HOLD","SCL_STOP_HOLD","SCL_STOP_SETUP","SCL_STRETCH_CONF","SCL_ST_TIME_OUT","SDA_FILTER_CFG","SDA_HOLD","SDA_SAMPLE","SLAVE_ADDR","SR","TO","borrow","borrow_mut","comd","comd","comd_iter","ctr","ctr","data","data","date","date","fifo_conf","fifo_conf","fifo_st","fifo_st","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_status","int_status","into","scl_filter_cfg","scl_filter_cfg","scl_high_period","scl_high_period","scl_low_period","scl_low_period","scl_main_st_time_out","scl_main_st_time_out","scl_rstart_setup","scl_rstart_setup","scl_sp_conf","scl_sp_conf","scl_st_time_out","scl_st_time_out","scl_start_hold","scl_start_hold","scl_stop_hold","scl_stop_hold","scl_stop_setup","scl_stop_setup","scl_stretch_conf","scl_stretch_conf","sda_filter_cfg","sda_filter_cfg","sda_hold","sda_hold","sda_sample","sda_sample","slave_addr","slave_addr","sr","sr","to","to","try_from","try_into","type_id","COMD_SPEC","COMMAND_DONE_R","COMMAND_DONE_W","COMMAND_R","COMMAND_W","R","W","bits","borrow","borrow_mut","command","command","command_done","command_done","from","into","try_from","try_into","type_id","ARBITRATION_EN_R","ARBITRATION_EN_W","CLK_EN_R","CLK_EN_W","CTR_SPEC","FSM_RST_R","FSM_RST_W","MS_MODE_R","MS_MODE_W","R","REF_ALWAYS_ON_R","REF_ALWAYS_ON_W","RX_FULL_ACK_LEVEL_R","RX_FULL_ACK_LEVEL_W","RX_LSB_FIRST_R","RX_LSB_FIRST_W","SAMPLE_SCL_LEVEL_R","SAMPLE_SCL_LEVEL_W","SCL_FORCE_OUT_R","SCL_FORCE_OUT_W","SDA_FORCE_OUT_R","SDA_FORCE_OUT_W","TRANS_START_R","TRANS_START_W","TX_LSB_FIRST_R","TX_LSB_FIRST_W","W","arbitration_en","arbitration_en","bits","borrow","borrow_mut","clk_en","clk_en","from","fsm_rst","fsm_rst","into","ms_mode","ms_mode","ref_always_on","ref_always_on","rx_full_ack_level","rx_full_ack_level","rx_lsb_first","rx_lsb_first","sample_scl_level","sample_scl_level","scl_force_out","scl_force_out","sda_force_out","sda_force_out","trans_start","trans_start","try_from","try_into","tx_lsb_first","tx_lsb_first","type_id","DATA_SPEC","FIFO_RDATA_R","FIFO_RDATA_W","R","W","bits","borrow","borrow_mut","fifo_rdata","fifo_rdata","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FIFO_ADDR_CFG_EN_R","FIFO_ADDR_CFG_EN_W","FIFO_CONF_SPEC","FIFO_PRT_EN_R","FIFO_PRT_EN_W","NONFIFO_EN_R","NONFIFO_EN_W","NONFIFO_RX_THRES_R","NONFIFO_RX_THRES_W","NONFIFO_TX_THRES_R","NONFIFO_TX_THRES_W","R","RXFIFO_WM_THRHD_R","RXFIFO_WM_THRHD_W","RX_FIFO_RST_R","RX_FIFO_RST_W","TXFIFO_WM_THRHD_R","TXFIFO_WM_THRHD_W","TX_FIFO_RST_R","TX_FIFO_RST_W","W","bits","borrow","borrow_mut","fifo_addr_cfg_en","fifo_addr_cfg_en","fifo_prt_en","fifo_prt_en","from","into","nonfifo_en","nonfifo_en","nonfifo_rx_thres","nonfifo_rx_thres","nonfifo_tx_thres","nonfifo_tx_thres","rx_fifo_rst","rx_fifo_rst","rxfifo_wm_thrhd","rxfifo_wm_thrhd","try_from","try_into","tx_fifo_rst","tx_fifo_rst","txfifo_wm_thrhd","txfifo_wm_thrhd","type_id","FIFO_ST_SPEC","R","RXFIFO_END_ADDR_R","RXFIFO_START_ADDR_R","RX_UPDATE_W","SLAVE_RW_POINT_R","TXFIFO_END_ADDR_R","TXFIFO_START_ADDR_R","TX_UPDATE_W","W","bits","borrow","borrow_mut","from","into","rx_update","rxfifo_end_addr","rxfifo_start_addr","slave_rw_point","try_from","try_into","tx_update","txfifo_end_addr","txfifo_start_addr","type_id","ARBITRATION_LOST_INT_CLR_W","BYTE_TRANS_DONE_INT_CLR_W","DET_START_INT_CLR_W","END_DETECT_INT_CLR_W","INT_CLR_SPEC","MST_TXFIFO_UDF_INT_CLR_W","NACK_INT_CLR_W","RXFIFO_OVF_INT_CLR_W","RXFIFO_UDF_INT_CLR_W","RXFIFO_WM_INT_CLR_W","SCL_MAIN_ST_TO_INT_CLR_W","SCL_ST_TO_INT_CLR_W","SLAVE_STRETCH_INT_CLR_W","TIME_OUT_INT_CLR_W","TRANS_COMPLETE_INT_CLR_W","TRANS_START_INT_CLR_W","TXFIFO_OVF_INT_CLR_W","TXFIFO_WM_INT_CLR_W","W","arbitration_lost_int_clr","bits","borrow","borrow_mut","byte_trans_done_int_clr","det_start_int_clr","end_detect_int_clr","from","into","mst_txfifo_udf_int_clr","nack_int_clr","rxfifo_ovf_int_clr","rxfifo_udf_int_clr","rxfifo_wm_int_clr","scl_main_st_to_int_clr","scl_st_to_int_clr","slave_stretch_int_clr","time_out_int_clr","trans_complete_int_clr","trans_start_int_clr","try_from","try_into","txfifo_ovf_int_clr","txfifo_wm_int_clr","type_id","ARBITRATION_LOST_INT_ENA_R","ARBITRATION_LOST_INT_ENA_W","BYTE_TRANS_DONE_INT_ENA_R","BYTE_TRANS_DONE_INT_ENA_W","DET_START_INT_ENA_R","DET_START_INT_ENA_W","END_DETECT_INT_ENA_R","END_DETECT_INT_ENA_W","INT_ENA_SPEC","MST_TXFIFO_UDF_INT_ENA_R","MST_TXFIFO_UDF_INT_ENA_W","NACK_INT_ENA_R","NACK_INT_ENA_W","R","RXFIFO_OVF_INT_ENA_R","RXFIFO_OVF_INT_ENA_W","RXFIFO_UDF_INT_ENA_R","RXFIFO_UDF_INT_ENA_W","RXFIFO_WM_INT_ENA_R","RXFIFO_WM_INT_ENA_W","SCL_MAIN_ST_TO_INT_ENA_R","SCL_MAIN_ST_TO_INT_ENA_W","SCL_ST_TO_INT_ENA_R","SCL_ST_TO_INT_ENA_W","SLAVE_STRETCH_INT_ENA_R","SLAVE_STRETCH_INT_ENA_W","TIME_OUT_INT_ENA_R","TIME_OUT_INT_ENA_W","TRANS_COMPLETE_INT_ENA_R","TRANS_COMPLETE_INT_ENA_W","TRANS_START_INT_ENA_R","TRANS_START_INT_ENA_W","TXFIFO_OVF_INT_ENA_R","TXFIFO_OVF_INT_ENA_W","TXFIFO_WM_INT_ENA_R","TXFIFO_WM_INT_ENA_W","W","arbitration_lost_int_ena","arbitration_lost_int_ena","bits","borrow","borrow_mut","byte_trans_done_int_ena","byte_trans_done_int_ena","det_start_int_ena","det_start_int_ena","end_detect_int_ena","end_detect_int_ena","from","into","mst_txfifo_udf_int_ena","mst_txfifo_udf_int_ena","nack_int_ena","nack_int_ena","rxfifo_ovf_int_ena","rxfifo_ovf_int_ena","rxfifo_udf_int_ena","rxfifo_udf_int_ena","rxfifo_wm_int_ena","rxfifo_wm_int_ena","scl_main_st_to_int_ena","scl_main_st_to_int_ena","scl_st_to_int_ena","scl_st_to_int_ena","slave_stretch_int_ena","slave_stretch_int_ena","time_out_int_ena","time_out_int_ena","trans_complete_int_ena","trans_complete_int_ena","trans_start_int_ena","trans_start_int_ena","try_from","try_into","txfifo_ovf_int_ena","txfifo_ovf_int_ena","txfifo_wm_int_ena","txfifo_wm_int_ena","type_id","ARBITRATION_LOST_INT_RAW_R","BYTE_TRANS_DONE_INT_RAW_R","DET_START_INT_RAW_R","END_DETECT_INT_RAW_R","INT_RAW_SPEC","MST_TXFIFO_UDF_INT_RAW_R","NACK_INT_RAW_R","R","RXFIFO_OVF_INT_RAW_R","RXFIFO_UDF_INT_RAW_R","RXFIFO_WM_INT_RAW_R","SCL_MAIN_ST_TO_INT_RAW_R","SCL_ST_TO_INT_RAW_R","SLAVE_STRETCH_INT_RAW_R","TIME_OUT_INT_RAW_R","TRANS_COMPLETE_INT_RAW_R","TRANS_START_INT_RAW_R","TXFIFO_OVF_INT_RAW_R","TXFIFO_WM_INT_RAW_R","arbitration_lost_int_raw","borrow","borrow_mut","byte_trans_done_int_raw","det_start_int_raw","end_detect_int_raw","from","into","mst_txfifo_udf_int_raw","nack_int_raw","rxfifo_ovf_int_raw","rxfifo_udf_int_raw","rxfifo_wm_int_raw","scl_main_st_to_int_raw","scl_st_to_int_raw","slave_stretch_int_raw","time_out_int_raw","trans_complete_int_raw","trans_start_int_raw","try_from","try_into","txfifo_ovf_int_raw","txfifo_wm_int_raw","type_id","ARBITRATION_LOST_INT_ST_R","BYTE_TRANS_DONE_INT_ST_R","DET_START_INT_ST_R","END_DETECT_INT_ST_R","INT_STATUS_SPEC","MST_TXFIFO_UDF_INT_ST_R","NACK_INT_ST_R","R","RXFIFO_OVF_INT_ST_R","RXFIFO_UDF_INT_ST_R","RXFIFO_WM_INT_ST_R","SCL_MAIN_ST_TO_INT_ST_R","SCL_ST_TO_INT_ST_R","SLAVE_STRETCH_INT_ST_R","TIME_OUT_INT_ST_R","TRANS_COMPLETE_INT_ST_R","TRANS_START_INT_ST_R","TXFIFO_OVF_INT_ST_R","TXFIFO_WM_INT_ST_R","arbitration_lost_int_st","borrow","borrow_mut","byte_trans_done_int_st","det_start_int_st","end_detect_int_st","from","into","mst_txfifo_udf_int_st","nack_int_st","rxfifo_ovf_int_st","rxfifo_udf_int_st","rxfifo_wm_int_st","scl_main_st_to_int_st","scl_st_to_int_st","slave_stretch_int_st","time_out_int_st","trans_complete_int_st","trans_start_int_st","try_from","try_into","txfifo_ovf_int_st","txfifo_wm_int_st","type_id","R","SCL_FILTER_CFG_SPEC","SCL_FILTER_EN_R","SCL_FILTER_EN_W","SCL_FILTER_THRES_R","SCL_FILTER_THRES_W","W","bits","borrow","borrow_mut","from","into","scl_filter_en","scl_filter_en","scl_filter_thres","scl_filter_thres","try_from","try_into","type_id","R","SCL_HIGH_PERIOD_R","SCL_HIGH_PERIOD_SPEC","SCL_HIGH_PERIOD_W","SCL_WAIT_HIGH_PERIOD_R","SCL_WAIT_HIGH_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_high_period","scl_high_period","scl_wait_high_period","scl_wait_high_period","try_from","try_into","type_id","R","SCL_LOW_PERIOD_R","SCL_LOW_PERIOD_SPEC","SCL_LOW_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_low_period","scl_low_period","try_from","try_into","type_id","R","SCL_MAIN_ST_TIME_OUT_SPEC","SCL_MAIN_ST_TO_R","SCL_MAIN_ST_TO_W","W","bits","borrow","borrow_mut","from","into","scl_main_st_to","scl_main_st_to","try_from","try_into","type_id","R","SCL_RSTART_SETUP_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_PD_EN_R","SCL_PD_EN_W","SCL_RST_SLV_EN_R","SCL_RST_SLV_EN_W","SCL_RST_SLV_NUM_R","SCL_RST_SLV_NUM_W","SCL_SP_CONF_SPEC","SDA_PD_EN_R","SDA_PD_EN_W","W","bits","borrow","borrow_mut","from","into","scl_pd_en","scl_pd_en","scl_rst_slv_en","scl_rst_slv_en","scl_rst_slv_num","scl_rst_slv_num","sda_pd_en","sda_pd_en","try_from","try_into","type_id","R","SCL_ST_TIME_OUT_SPEC","SCL_ST_TO_R","SCL_ST_TO_W","W","bits","borrow","borrow_mut","from","into","scl_st_to","scl_st_to","try_from","try_into","type_id","R","SCL_START_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STOP_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STOP_SETUP_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STRETCH_CONF_SPEC","SLAVE_SCL_STRETCH_CLR_W","SLAVE_SCL_STRETCH_EN_R","SLAVE_SCL_STRETCH_EN_W","STRETCH_PROTECT_NUM_R","STRETCH_PROTECT_NUM_W","W","bits","borrow","borrow_mut","from","into","slave_scl_stretch_clr","slave_scl_stretch_en","slave_scl_stretch_en","stretch_protect_num","stretch_protect_num","try_from","try_into","type_id","R","SDA_FILTER_CFG_SPEC","SDA_FILTER_EN_R","SDA_FILTER_EN_W","SDA_FILTER_THRES_R","SDA_FILTER_THRES_W","W","bits","borrow","borrow_mut","from","into","sda_filter_en","sda_filter_en","sda_filter_thres","sda_filter_thres","try_from","try_into","type_id","R","SDA_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SDA_SAMPLE_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","ADDR_10BIT_EN_R","ADDR_10BIT_EN_W","R","SLAVE_ADDR_R","SLAVE_ADDR_SPEC","SLAVE_ADDR_W","W","addr_10bit_en","addr_10bit_en","bits","borrow","borrow_mut","from","into","slave_addr","slave_addr","try_from","try_into","type_id","ARB_LOST_R","BUS_BUSY_R","BYTE_TRANS_R","R","RESP_REC_R","RXFIFO_CNT_R","SCL_MAIN_STATE_LAST_R","SCL_STATE_LAST_R","SLAVE_ADDRESSED_R","SLAVE_RW_R","SR_SPEC","STRETCH_CAUSE_R","TIME_OUT_R","TXFIFO_CNT_R","arb_lost","borrow","borrow_mut","bus_busy","byte_trans","from","into","resp_rec","rxfifo_cnt","scl_main_state_last","scl_state_last","slave_addressed","slave_rw","stretch_cause","time_out","try_from","try_into","txfifo_cnt","type_id","R","TIME_OUT_EN_R","TIME_OUT_EN_W","TIME_OUT_VALUE_R","TIME_OUT_VALUE_W","TO_SPEC","W","bits","borrow","borrow_mut","from","into","time_out_en","time_out_en","time_out_value","time_out_value","try_from","try_into","type_id","CLKM_CONF","CONF","CONF1","CONF2","CONF_CHAN","CONF_SIGLE_DATA","DATE","FIFO_CONF","INFIFO_POP","INLINK_DSCR","INLINK_DSCR_BF0","INLINK_DSCR_BF1","INT_CLR","INT_ENA","INT_RAW","INT_ST","IN_EOF_DES_ADDR","IN_LINK","LC_CONF","LC_HUNG_CONF","LC_STATE0","LC_STATE1","OUTFIFO_PUSH","OUTLINK_DSCR","OUTLINK_DSCR_BF0","OUTLINK_DSCR_BF1","OUT_EOF_BFR_DES_ADDR","OUT_EOF_DES_ADDR","OUT_LINK","PD_CONF","RXEOF_NUM","RegisterBlock","SAMPLE_RATE_CONF","STATE","TIMING","borrow","borrow_mut","clkm_conf","clkm_conf","conf","conf","conf1","conf1","conf2","conf2","conf_chan","conf_chan","conf_sigle_data","conf_sigle_data","date","date","fifo_conf","fifo_conf","from","in_eof_des_addr","in_eof_des_addr","in_link","in_link","infifo_pop","infifo_pop","inlink_dscr","inlink_dscr","inlink_dscr_bf0","inlink_dscr_bf0","inlink_dscr_bf1","inlink_dscr_bf1","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","lc_conf","lc_conf","lc_hung_conf","lc_hung_conf","lc_state0","lc_state0","lc_state1","lc_state1","out_eof_bfr_des_addr","out_eof_bfr_des_addr","out_eof_des_addr","out_eof_des_addr","out_link","out_link","outfifo_push","outfifo_push","outlink_dscr","outlink_dscr","outlink_dscr_bf0","outlink_dscr_bf0","outlink_dscr_bf1","outlink_dscr_bf1","pd_conf","pd_conf","rxeof_num","rxeof_num","sample_rate_conf","sample_rate_conf","state","state","timing","timing","try_from","try_into","type_id","CLKM_CONF_SPEC","CLKM_DIV_A_R","CLKM_DIV_A_W","CLKM_DIV_B_R","CLKM_DIV_B_W","CLKM_DIV_NUM_R","CLKM_DIV_NUM_W","CLK_EN_R","CLK_EN_W","CLK_SEL_R","CLK_SEL_W","R","W","bits","borrow","borrow_mut","clk_en","clk_en","clk_sel","clk_sel","clkm_div_a","clkm_div_a","clkm_div_b","clkm_div_b","clkm_div_num","clkm_div_num","from","into","try_from","try_into","type_id","CONF_SPEC","PRE_REQ_EN_R","PRE_REQ_EN_W","R","RX_BIG_ENDIAN_R","RX_BIG_ENDIAN_W","RX_DMA_EQUAL_R","RX_DMA_EQUAL_W","RX_FIFO_RESET_ST_R","RX_FIFO_RESET_W","RX_LSB_FIRST_DMA_R","RX_LSB_FIRST_DMA_W","RX_MONO_R","RX_MONO_W","RX_MSB_RIGHT_R","RX_MSB_RIGHT_W","RX_MSB_SHIFT_R","RX_MSB_SHIFT_W","RX_RESET_ST_R","RX_RESET_W","RX_RIGHT_FIRST_R","RX_RIGHT_FIRST_W","RX_SHORT_SYNC_R","RX_SHORT_SYNC_W","RX_SLAVE_MOD_R","RX_SLAVE_MOD_W","RX_START_R","RX_START_W","SIG_LOOPBACK_R","SIG_LOOPBACK_W","TX_BIG_ENDIAN_R","TX_BIG_ENDIAN_W","TX_DMA_EQUAL_R","TX_DMA_EQUAL_W","TX_FIFO_RESET_ST_R","TX_FIFO_RESET_W","TX_LSB_FIRST_DMA_R","TX_LSB_FIRST_DMA_W","TX_MONO_R","TX_MONO_W","TX_MSB_RIGHT_R","TX_MSB_RIGHT_W","TX_MSB_SHIFT_R","TX_MSB_SHIFT_W","TX_RESET_ST_R","TX_RESET_W","TX_RIGHT_FIRST_R","TX_RIGHT_FIRST_W","TX_SHORT_SYNC_R","TX_SHORT_SYNC_W","TX_SLAVE_MOD_R","TX_SLAVE_MOD_W","TX_START_R","TX_START_W","W","bits","borrow","borrow_mut","from","into","pre_req_en","pre_req_en","rx_big_endian","rx_big_endian","rx_dma_equal","rx_dma_equal","rx_fifo_reset","rx_fifo_reset_st","rx_lsb_first_dma","rx_lsb_first_dma","rx_mono","rx_mono","rx_msb_right","rx_msb_right","rx_msb_shift","rx_msb_shift","rx_reset","rx_reset_st","rx_right_first","rx_right_first","rx_short_sync","rx_short_sync","rx_slave_mod","rx_slave_mod","rx_start","rx_start","sig_loopback","sig_loopback","try_from","try_into","tx_big_endian","tx_big_endian","tx_dma_equal","tx_dma_equal","tx_fifo_reset","tx_fifo_reset_st","tx_lsb_first_dma","tx_lsb_first_dma","tx_mono","tx_mono","tx_msb_right","tx_msb_right","tx_msb_shift","tx_msb_shift","tx_reset","tx_reset_st","tx_right_first","tx_right_first","tx_short_sync","tx_short_sync","tx_slave_mod","tx_slave_mod","tx_start","tx_start","type_id","CONF1_SPEC","R","RX_PCM_BYPASS_R","RX_PCM_BYPASS_W","RX_PCM_CONF_R","RX_PCM_CONF_W","TX_PCM_BYPASS_R","TX_PCM_BYPASS_W","TX_PCM_CONF_R","TX_PCM_CONF_W","TX_STOP_EN_R","TX_STOP_EN_W","TX_ZEROS_RM_EN_R","TX_ZEROS_RM_EN_W","W","bits","borrow","borrow_mut","from","into","rx_pcm_bypass","rx_pcm_bypass","rx_pcm_conf","rx_pcm_conf","try_from","try_into","tx_pcm_bypass","tx_pcm_bypass","tx_pcm_conf","tx_pcm_conf","tx_stop_en","tx_stop_en","tx_zeros_rm_en","tx_zeros_rm_en","type_id","CAMERA_EN_R","CAMERA_EN_W","CAM_CLK_LOOPBACK_R","CAM_CLK_LOOPBACK_W","CAM_SYNC_FIFO_RESET_R","CAM_SYNC_FIFO_RESET_W","CONF2_SPEC","DATA_ENABLE_R","DATA_ENABLE_TEST_EN_R","DATA_ENABLE_TEST_EN_W","DATA_ENABLE_W","EXT_ADC_START_EN_R","EXT_ADC_START_EN_W","INTER_VALID_EN_R","INTER_VALID_EN_W","LCD_EN_R","LCD_EN_W","LCD_TX_SDX2_EN_R","LCD_TX_SDX2_EN_W","LCD_TX_WRX2_EN_R","LCD_TX_WRX2_EN_W","R","VSYNC_FILTER_EN_R","VSYNC_FILTER_EN_W","VSYNC_FILTER_THRES_R","VSYNC_FILTER_THRES_W","W","bits","borrow","borrow_mut","cam_clk_loopback","cam_clk_loopback","cam_sync_fifo_reset","cam_sync_fifo_reset","camera_en","camera_en","data_enable","data_enable","data_enable_test_en","data_enable_test_en","ext_adc_start_en","ext_adc_start_en","from","inter_valid_en","inter_valid_en","into","lcd_en","lcd_en","lcd_tx_sdx2_en","lcd_tx_sdx2_en","lcd_tx_wrx2_en","lcd_tx_wrx2_en","try_from","try_into","type_id","vsync_filter_en","vsync_filter_en","vsync_filter_thres","vsync_filter_thres","CONF_CHAN_SPEC","R","RX_CHAN_MOD_R","RX_CHAN_MOD_W","TX_CHAN_MOD_R","TX_CHAN_MOD_W","W","bits","borrow","borrow_mut","from","into","rx_chan_mod","rx_chan_mod","try_from","try_into","tx_chan_mod","tx_chan_mod","type_id","CONF_SIGLE_DATA_SPEC","R","SIGLE_DATA_R","SIGLE_DATA_W","W","bits","borrow","borrow_mut","from","into","sigle_data","sigle_data","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DSCR_EN_R","DSCR_EN_W","FIFO_CONF_SPEC","R","RX_24MSB_EN_R","RX_24MSB_EN_W","RX_DATA_NUM_R","RX_DATA_NUM_W","RX_FIFO_MOD_FORCE_EN_R","RX_FIFO_MOD_FORCE_EN_W","RX_FIFO_MOD_R","RX_FIFO_MOD_W","RX_FIFO_SYNC_R","RX_FIFO_SYNC_W","TX_24MSB_EN_R","TX_24MSB_EN_W","TX_DATA_NUM_R","TX_DATA_NUM_W","TX_FIFO_MOD_FORCE_EN_R","TX_FIFO_MOD_FORCE_EN_W","TX_FIFO_MOD_R","TX_FIFO_MOD_W","W","bits","borrow","borrow_mut","dscr_en","dscr_en","from","into","rx_24msb_en","rx_24msb_en","rx_data_num","rx_data_num","rx_fifo_mod","rx_fifo_mod","rx_fifo_mod_force_en","rx_fifo_mod_force_en","rx_fifo_sync","rx_fifo_sync","try_from","try_into","tx_24msb_en","tx_24msb_en","tx_data_num","tx_data_num","tx_fifo_mod","tx_fifo_mod","tx_fifo_mod_force_en","tx_fifo_mod_force_en","type_id","IN_EOF_DES_ADDR_SPEC","IN_SUC_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_suc_eof_des_addr","into","try_from","try_into","type_id","INLINK_ADDR_R","INLINK_ADDR_W","INLINK_PARK_R","INLINK_RESTART_R","INLINK_RESTART_W","INLINK_START_R","INLINK_START_W","INLINK_STOP_R","INLINK_STOP_W","IN_LINK_SPEC","R","W","bits","borrow","borrow_mut","from","inlink_addr","inlink_addr","inlink_park","inlink_restart","inlink_restart","inlink_start","inlink_start","inlink_stop","inlink_stop","into","try_from","try_into","type_id","INFIFO_POP_R","INFIFO_POP_SPEC","INFIFO_POP_W","INFIFO_RDATA_R","R","W","bits","borrow","borrow_mut","from","infifo_pop","infifo_pop","infifo_rdata","into","try_from","try_into","type_id","INLINK_DSCR_R","INLINK_DSCR_SPEC","R","borrow","borrow_mut","from","inlink_dscr","into","try_from","try_into","type_id","INLINK_DSCR_BF0_R","INLINK_DSCR_BF0_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf0","into","try_from","try_into","type_id","INLINK_DSCR_BF1_R","INLINK_DSCR_BF1_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf1","into","try_from","try_into","type_id","INT_CLR_SPEC","IN_DONE_INT_CLR_W","IN_DSCR_EMPTY_INT_CLR_W","IN_DSCR_ERR_INT_CLR_W","IN_ERR_EOF_INT_CLR_W","IN_SUC_EOF_INT_CLR_W","OUT_DONE_INT_CLR_W","OUT_DSCR_ERR_INT_CLR_W","OUT_EOF_INT_CLR_W","OUT_TOTAL_EOF_INT_CLR_W","PUT_DATA_INT_CLR_W","RX_HUNG_INT_CLR_W","RX_REMPTY_INT_CLR_W","RX_WFULL_INT_CLR_W","TAKE_DATA_INT_CLR_W","TX_HUNG_INT_CLR_W","TX_REMPTY_INT_CLR_W","TX_WFULL_INT_CLR_W","V_SYNC_INT_CLR_W","W","bits","borrow","borrow_mut","from","in_done_int_clr","in_dscr_empty_int_clr","in_dscr_err_int_clr","in_err_eof_int_clr","in_suc_eof_int_clr","into","out_done_int_clr","out_dscr_err_int_clr","out_eof_int_clr","out_total_eof_int_clr","put_data_int_clr","rx_hung_int_clr","rx_rempty_int_clr","rx_wfull_int_clr","take_data_int_clr","try_from","try_into","tx_hung_int_clr","tx_rempty_int_clr","tx_wfull_int_clr","type_id","v_sync_int_clr","INT_ENA_SPEC","IN_DONE_INT_ENA_R","IN_DONE_INT_ENA_W","IN_DSCR_EMPTY_INT_ENA_R","IN_DSCR_EMPTY_INT_ENA_W","IN_DSCR_ERR_INT_ENA_R","IN_DSCR_ERR_INT_ENA_W","IN_ERR_EOF_INT_ENA_R","IN_ERR_EOF_INT_ENA_W","IN_SUC_EOF_INT_ENA_R","IN_SUC_EOF_INT_ENA_W","OUT_DONE_INT_ENA_R","OUT_DONE_INT_ENA_W","OUT_DSCR_ERR_INT_ENA_R","OUT_DSCR_ERR_INT_ENA_W","OUT_EOF_INT_ENA_R","OUT_EOF_INT_ENA_W","OUT_TOTAL_EOF_INT_ENA_R","OUT_TOTAL_EOF_INT_ENA_W","R","RX_HUNG_INT_ENA_R","RX_HUNG_INT_ENA_W","RX_REMPTY_INT_ENA_R","RX_REMPTY_INT_ENA_W","RX_TAKE_DATA_INT_ENA_R","RX_TAKE_DATA_INT_ENA_W","RX_WFULL_INT_ENA_R","RX_WFULL_INT_ENA_W","TX_HUNG_INT_ENA_R","TX_HUNG_INT_ENA_W","TX_PUT_DATA_INT_ENA_R","TX_PUT_DATA_INT_ENA_W","TX_REMPTY_INT_ENA_R","TX_REMPTY_INT_ENA_W","TX_WFULL_INT_ENA_R","TX_WFULL_INT_ENA_W","V_SYNC_INT_ENA_R","V_SYNC_INT_ENA_W","W","bits","borrow","borrow_mut","from","in_done_int_ena","in_done_int_ena","in_dscr_empty_int_ena","in_dscr_empty_int_ena","in_dscr_err_int_ena","in_dscr_err_int_ena","in_err_eof_int_ena","in_err_eof_int_ena","in_suc_eof_int_ena","in_suc_eof_int_ena","into","out_done_int_ena","out_done_int_ena","out_dscr_err_int_ena","out_dscr_err_int_ena","out_eof_int_ena","out_eof_int_ena","out_total_eof_int_ena","out_total_eof_int_ena","rx_hung_int_ena","rx_hung_int_ena","rx_rempty_int_ena","rx_rempty_int_ena","rx_take_data_int_ena","rx_take_data_int_ena","rx_wfull_int_ena","rx_wfull_int_ena","try_from","try_into","tx_hung_int_ena","tx_hung_int_ena","tx_put_data_int_ena","tx_put_data_int_ena","tx_rempty_int_ena","tx_rempty_int_ena","tx_wfull_int_ena","tx_wfull_int_ena","type_id","v_sync_int_ena","v_sync_int_ena","INT_RAW_SPEC","IN_DONE_INT_RAW_R","IN_DSCR_EMPTY_INT_RAW_R","IN_DSCR_ERR_INT_RAW_R","IN_ERR_EOF_INT_RAW_R","IN_SUC_EOF_INT_RAW_R","OUT_DONE_INT_RAW_R","OUT_DSCR_ERR_INT_RAW_R","OUT_EOF_INT_RAW_R","OUT_TOTAL_EOF_INT_RAW_R","R","RX_HUNG_INT_RAW_R","RX_REMPTY_INT_RAW_R","RX_TAKE_DATA_INT_RAW_R","RX_WFULL_INT_RAW_R","TX_HUNG_INT_RAW_R","TX_PUT_DATA_INT_RAW_R","TX_REMPTY_INT_RAW_R","TX_WFULL_INT_RAW_R","V_SYNC_INT_RAW_R","borrow","borrow_mut","from","in_done_int_raw","in_dscr_empty_int_raw","in_dscr_err_int_raw","in_err_eof_int_raw","in_suc_eof_int_raw","into","out_done_int_raw","out_dscr_err_int_raw","out_eof_int_raw","out_total_eof_int_raw","rx_hung_int_raw","rx_rempty_int_raw","rx_take_data_int_raw","rx_wfull_int_raw","try_from","try_into","tx_hung_int_raw","tx_put_data_int_raw","tx_rempty_int_raw","tx_wfull_int_raw","type_id","v_sync_int_raw","INT_ST_SPEC","IN_DONE_INT_ST_R","IN_DSCR_EMPTY_INT_ST_R","IN_DSCR_ERR_INT_ST_R","IN_ERR_EOF_INT_ST_R","IN_SUC_EOF_INT_ST_R","OUT_DONE_INT_ST_R","OUT_DSCR_ERR_INT_ST_R","OUT_EOF_INT_ST_R","OUT_TOTAL_EOF_INT_ST_R","R","RX_HUNG_INT_ST_R","RX_REMPTY_INT_ST_R","RX_TAKE_DATA_INT_ST_R","RX_WFULL_INT_ST_R","TX_HUNG_INT_ST_R","TX_PUT_DATA_INT_ST_R","TX_REMPTY_INT_ST_R","TX_WFULL_INT_ST_R","V_SYNC_INT_ST_R","borrow","borrow_mut","from","in_done_int_st","in_dscr_empty_int_st","in_dscr_err_int_st","in_err_eof_int_st","in_suc_eof_int_st","into","out_done_int_st","out_dscr_err_int_st","out_eof_int_st","out_total_eof_int_st","rx_hung_int_st","rx_rempty_int_st","rx_take_data_int_st","rx_wfull_int_st","try_from","try_into","tx_hung_int_st","tx_put_data_int_st","tx_rempty_int_st","tx_wfull_int_st","type_id","v_sync_int_st","AHBM_FIFO_RST_R","AHBM_FIFO_RST_W","AHBM_RST_R","AHBM_RST_W","CHECK_OWNER_R","CHECK_OWNER_W","EXT_MEM_BK_SIZE_R","EXT_MEM_BK_SIZE_W","INDSCR_BURST_EN_R","INDSCR_BURST_EN_W","IN_LOOP_TEST_R","IN_LOOP_TEST_W","IN_RST_R","IN_RST_W","LC_CONF_SPEC","MEM_TRANS_EN_R","MEM_TRANS_EN_W","OUTDSCR_BURST_EN_R","OUTDSCR_BURST_EN_W","OUT_AUTO_WRBACK_R","OUT_AUTO_WRBACK_W","OUT_DATA_BURST_EN_R","OUT_DATA_BURST_EN_W","OUT_EOF_MODE_R","OUT_EOF_MODE_W","OUT_LOOP_TEST_R","OUT_LOOP_TEST_W","OUT_NO_RESTART_CLR_R","OUT_NO_RESTART_CLR_W","OUT_RST_R","OUT_RST_W","R","W","ahbm_fifo_rst","ahbm_fifo_rst","ahbm_rst","ahbm_rst","bits","borrow","borrow_mut","check_owner","check_owner","ext_mem_bk_size","ext_mem_bk_size","from","in_loop_test","in_loop_test","in_rst","in_rst","indscr_burst_en","indscr_burst_en","into","mem_trans_en","mem_trans_en","out_auto_wrback","out_auto_wrback","out_data_burst_en","out_data_burst_en","out_eof_mode","out_eof_mode","out_loop_test","out_loop_test","out_no_restart_clr","out_no_restart_clr","out_rst","out_rst","outdscr_burst_en","outdscr_burst_en","try_from","try_into","type_id","LC_FIFO_TIMEOUT_ENA_R","LC_FIFO_TIMEOUT_ENA_W","LC_FIFO_TIMEOUT_R","LC_FIFO_TIMEOUT_SHIFT_R","LC_FIFO_TIMEOUT_SHIFT_W","LC_FIFO_TIMEOUT_W","LC_HUNG_CONF_SPEC","R","W","bits","borrow","borrow_mut","from","into","lc_fifo_timeout","lc_fifo_timeout","lc_fifo_timeout_ena","lc_fifo_timeout_ena","lc_fifo_timeout_shift","lc_fifo_timeout_shift","try_from","try_into","type_id","LC_STATE0_SPEC","OUTFIFO_CNT_R","OUTLINK_DSCR_ADDR_R","OUT_DSCR_STATE_R","OUT_EMPTY_R","OUT_FULL_R","OUT_STATE_R","R","borrow","borrow_mut","from","into","out_dscr_state","out_empty","out_full","out_state","outfifo_cnt","outlink_dscr_addr","try_from","try_into","type_id","INFIFO_CNT_DEBUG_R","INLINK_DSCR_ADDR_R","IN_DSCR_STATE_R","IN_EMPTY_R","IN_FULL_R","IN_STATE_R","LC_STATE1_SPEC","R","borrow","borrow_mut","from","in_dscr_state","in_empty","in_full","in_state","infifo_cnt_debug","inlink_dscr_addr","into","try_from","try_into","type_id","OUT_EOF_BFR_DES_ADDR_R","OUT_EOF_BFR_DES_ADDR_SPEC","R","borrow","borrow_mut","from","into","out_eof_bfr_des_addr","try_from","try_into","type_id","OUT_EOF_DES_ADDR_R","OUT_EOF_DES_ADDR_SPEC","R","borrow","borrow_mut","from","into","out_eof_des_addr","try_from","try_into","type_id","OUTLINK_ADDR_R","OUTLINK_ADDR_W","OUTLINK_PARK_R","OUTLINK_RESTART_R","OUTLINK_RESTART_W","OUTLINK_START_R","OUTLINK_START_W","OUTLINK_STOP_R","OUTLINK_STOP_W","OUT_LINK_SPEC","R","W","bits","borrow","borrow_mut","from","into","outlink_addr","outlink_addr","outlink_park","outlink_restart","outlink_restart","outlink_start","outlink_start","outlink_stop","outlink_stop","try_from","try_into","type_id","OUTFIFO_PUSH_R","OUTFIFO_PUSH_SPEC","OUTFIFO_PUSH_W","OUTFIFO_WDATA_R","OUTFIFO_WDATA_W","R","W","bits","borrow","borrow_mut","from","into","outfifo_push","outfifo_push","outfifo_wdata","outfifo_wdata","try_from","try_into","type_id","OUTLINK_DSCR_R","OUTLINK_DSCR_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr","try_from","try_into","type_id","OUTLINK_DSCR_BF0_R","OUTLINK_DSCR_BF0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf0","try_from","try_into","type_id","OUTLINK_DSCR_BF1_R","OUTLINK_DSCR_BF1_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf1","try_from","try_into","type_id","DMA_RAM_CLK_FO_R","DMA_RAM_CLK_FO_W","DMA_RAM_FORCE_PD_R","DMA_RAM_FORCE_PD_W","DMA_RAM_FORCE_PU_R","DMA_RAM_FORCE_PU_W","FIFO_FORCE_PD_R","FIFO_FORCE_PD_W","FIFO_FORCE_PU_R","FIFO_FORCE_PU_W","PD_CONF_SPEC","PLC_MEM_FORCE_PD_R","PLC_MEM_FORCE_PD_W","PLC_MEM_FORCE_PU_R","PLC_MEM_FORCE_PU_W","R","W","bits","borrow","borrow_mut","dma_ram_clk_fo","dma_ram_clk_fo","dma_ram_force_pd","dma_ram_force_pd","dma_ram_force_pu","dma_ram_force_pu","fifo_force_pd","fifo_force_pd","fifo_force_pu","fifo_force_pu","from","into","plc_mem_force_pd","plc_mem_force_pd","plc_mem_force_pu","plc_mem_force_pu","try_from","try_into","type_id","R","RXEOF_NUM_SPEC","RX_EOF_NUM_R","RX_EOF_NUM_W","W","bits","borrow","borrow_mut","from","into","rx_eof_num","rx_eof_num","try_from","try_into","type_id","R","RX_BCK_DIV_NUM_R","RX_BCK_DIV_NUM_W","RX_BITS_MOD_R","RX_BITS_MOD_W","SAMPLE_RATE_CONF_SPEC","TX_BCK_DIV_NUM_R","TX_BCK_DIV_NUM_W","TX_BITS_MOD_R","TX_BITS_MOD_W","W","bits","borrow","borrow_mut","from","into","rx_bck_div_num","rx_bck_div_num","rx_bits_mod","rx_bits_mod","try_from","try_into","tx_bck_div_num","tx_bck_div_num","tx_bits_mod","tx_bits_mod","type_id","R","STATE_SPEC","TX_IDLE_R","borrow","borrow_mut","from","into","try_from","try_into","tx_idle","type_id","DATA_ENABLE_DELAY_R","DATA_ENABLE_DELAY_W","R","RX_BCK_IN_DELAY_R","RX_BCK_IN_DELAY_W","RX_BCK_OUT_DELAY_R","RX_BCK_OUT_DELAY_W","RX_DSYNC_SW_R","RX_DSYNC_SW_W","RX_SD_IN_DELAY_R","RX_SD_IN_DELAY_W","RX_WS_IN_DELAY_R","RX_WS_IN_DELAY_W","RX_WS_OUT_DELAY_R","RX_WS_OUT_DELAY_W","TIMING_SPEC","TX_BCK_IN_DELAY_R","TX_BCK_IN_DELAY_W","TX_BCK_IN_INV_R","TX_BCK_IN_INV_W","TX_BCK_OUT_DELAY_R","TX_BCK_OUT_DELAY_W","TX_DSYNC_SW_R","TX_DSYNC_SW_W","TX_SD_OUT_DELAY_R","TX_SD_OUT_DELAY_W","TX_WS_IN_DELAY_R","TX_WS_IN_DELAY_W","TX_WS_OUT_DELAY_R","TX_WS_OUT_DELAY_W","W","bits","borrow","borrow_mut","data_enable_delay","data_enable_delay","from","into","rx_bck_in_delay","rx_bck_in_delay","rx_bck_out_delay","rx_bck_out_delay","rx_dsync_sw","rx_dsync_sw","rx_sd_in_delay","rx_sd_in_delay","rx_ws_in_delay","rx_ws_in_delay","rx_ws_out_delay","rx_ws_out_delay","try_from","try_into","tx_bck_in_delay","tx_bck_in_delay","tx_bck_in_inv","tx_bck_in_inv","tx_bck_out_delay","tx_bck_out_delay","tx_dsync_sw","tx_dsync_sw","tx_sd_out_delay","tx_sd_out_delay","tx_ws_in_delay","tx_ws_in_delay","tx_ws_out_delay","tx_ws_out_delay","type_id","CLOCK_GATE","PRO_AES_INTR_MAP","PRO_APB_ADC_INT_MAP","PRO_APB_PERI_ERROR_INT_MAP","PRO_ASSIST_DEBUG_INTR_MAP","PRO_BB_INT_MAP","PRO_BT_BB_INT_MAP","PRO_BT_BB_NMI_MAP","PRO_BT_MAC_INT_MAP","PRO_CACHE_IA_INT_MAP","PRO_CAN_INT_MAP","PRO_CPU_INTR_FROM_CPU_0_MAP","PRO_CPU_INTR_FROM_CPU_1_MAP","PRO_CPU_INTR_FROM_CPU_2_MAP","PRO_CPU_INTR_FROM_CPU_3_MAP","PRO_CPU_PERI_ERROR_INT_MAP","PRO_CRYPTO_DMA_INT_MAP","PRO_DCACHE_PRELOAD_INT_MAP","PRO_DCACHE_SYNC_INT_MAP","PRO_DEDICATED_GPIO_IN_INTR_MAP","PRO_DMA_COPY_INTR_MAP","PRO_EFUSE_INT_MAP","PRO_GPIO_INTERRUPT_APP_MAP","PRO_GPIO_INTERRUPT_APP_NMI_MAP","PRO_GPIO_INTERRUPT_PRO_MAP","PRO_GPIO_INTERRUPT_PRO_NMI_MAP","PRO_I2C_EXT0_INTR_MAP","PRO_I2C_EXT1_INTR_MAP","PRO_I2S0_INT_MAP","PRO_I2S1_INT_MAP","PRO_ICACHE_PRELOAD_INT_MAP","PRO_ICACHE_SYNC_INT_MAP","PRO_INTR_STATUS_0","PRO_INTR_STATUS_1","PRO_INTR_STATUS_2","PRO_LEDC_INT_MAP","PRO_MAC_INTR_MAP","PRO_MAC_NMI_MAP","PRO_PCNT_INTR_MAP","PRO_PMS_DMA_APB_I_ILG_INTR_MAP","PRO_PMS_DMA_RX_I_ILG_INTR_MAP","PRO_PMS_DMA_TX_I_ILG_INTR_MAP","PRO_PMS_PRO_AHB_ILG_INTR_MAP","PRO_PMS_PRO_CACHE_ILG_INTR_MAP","PRO_PMS_PRO_DPORT_ILG_INTR_MAP","PRO_PMS_PRO_DRAM0_ILG_INTR_MAP","PRO_PMS_PRO_IRAM0_ILG_INTR_MAP","PRO_PWM0_INTR_MAP","PRO_PWM1_INTR_MAP","PRO_PWM2_INTR_MAP","PRO_PWM3_INTR_MAP","PRO_PWR_INTR_MAP","PRO_RMT_INTR_MAP","PRO_RSA_INTR_MAP","PRO_RTC_CORE_INTR_MAP","PRO_RWBLE_IRQ_MAP","PRO_RWBLE_NMI_MAP","PRO_RWBT_IRQ_MAP","PRO_RWBT_NMI_MAP","PRO_SDIO_HOST_INTERRUPT_MAP","PRO_SHA_INTR_MAP","PRO_SLC0_INTR_MAP","PRO_SLC1_INTR_MAP","PRO_SPI2_DMA_INT_MAP","PRO_SPI3_DMA_INT_MAP","PRO_SPI4_DMA_INT_MAP","PRO_SPI_INTR_1_MAP","PRO_SPI_INTR_2_MAP","PRO_SPI_INTR_3_MAP","PRO_SPI_INTR_4_MAP","PRO_SPI_MEM_REJECT_INTR_MAP","PRO_SYSTIMER_TARGET0_INT_MAP","PRO_SYSTIMER_TARGET1_INT_MAP","PRO_SYSTIMER_TARGET2_INT_MAP","PRO_TG1_LACT_EDGE_INT_MAP","PRO_TG1_LACT_LEVEL_INT_MAP","PRO_TG1_T0_EDGE_INT_MAP","PRO_TG1_T0_LEVEL_INT_MAP","PRO_TG1_T1_EDGE_INT_MAP","PRO_TG1_T1_LEVEL_INT_MAP","PRO_TG1_WDT_EDGE_INT_MAP","PRO_TG1_WDT_LEVEL_INT_MAP","PRO_TG_LACT_EDGE_INT_MAP","PRO_TG_LACT_LEVEL_INT_MAP","PRO_TG_T0_EDGE_INT_MAP","PRO_TG_T0_LEVEL_INT_MAP","PRO_TG_T1_EDGE_INT_MAP","PRO_TG_T1_LEVEL_INT_MAP","PRO_TG_WDT_EDGE_INT_MAP","PRO_TG_WDT_LEVEL_INT_MAP","PRO_TIMER_INT1_MAP","PRO_TIMER_INT2_MAP","PRO_UART1_INTR_MAP","PRO_UART2_INTR_MAP","PRO_UART_INTR_MAP","PRO_UHCI0_INTR_MAP","PRO_UHCI1_INTR_MAP","PRO_USB_INTR_MAP","PRO_WDG_INT_MAP","REG_DATE","RegisterBlock","borrow","borrow_mut","clock_gate","clock_gate","from","into","pro_aes_intr_map","pro_aes_intr_map","pro_apb_adc_int_map","pro_apb_adc_int_map","pro_apb_peri_error_int_map","pro_apb_peri_error_int_map","pro_assist_debug_intr_map","pro_assist_debug_intr_map","pro_bb_int_map","pro_bb_int_map","pro_bt_bb_int_map","pro_bt_bb_int_map","pro_bt_bb_nmi_map","pro_bt_bb_nmi_map","pro_bt_mac_int_map","pro_bt_mac_int_map","pro_cache_ia_int_map","pro_cache_ia_int_map","pro_can_int_map","pro_can_int_map","pro_cpu_intr_from_cpu_0_map","pro_cpu_intr_from_cpu_0_map","pro_cpu_intr_from_cpu_1_map","pro_cpu_intr_from_cpu_1_map","pro_cpu_intr_from_cpu_2_map","pro_cpu_intr_from_cpu_2_map","pro_cpu_intr_from_cpu_3_map","pro_cpu_intr_from_cpu_3_map","pro_cpu_peri_error_int_map","pro_cpu_peri_error_int_map","pro_crypto_dma_int_map","pro_crypto_dma_int_map","pro_dcache_preload_int_map","pro_dcache_preload_int_map","pro_dcache_sync_int_map","pro_dcache_sync_int_map","pro_dedicated_gpio_in_intr_map","pro_dedicated_gpio_in_intr_map","pro_dma_copy_intr_map","pro_dma_copy_intr_map","pro_efuse_int_map","pro_efuse_int_map","pro_gpio_interrupt_app_map","pro_gpio_interrupt_app_map","pro_gpio_interrupt_app_nmi_map","pro_gpio_interrupt_app_nmi_map","pro_gpio_interrupt_pro_map","pro_gpio_interrupt_pro_map","pro_gpio_interrupt_pro_nmi_map","pro_gpio_interrupt_pro_nmi_map","pro_i2c_ext0_intr_map","pro_i2c_ext0_intr_map","pro_i2c_ext1_intr_map","pro_i2c_ext1_intr_map","pro_i2s0_int_map","pro_i2s0_int_map","pro_i2s1_int_map","pro_i2s1_int_map","pro_icache_preload_int_map","pro_icache_preload_int_map","pro_icache_sync_int_map","pro_icache_sync_int_map","pro_intr_status_0","pro_intr_status_0","pro_intr_status_1","pro_intr_status_1","pro_intr_status_2","pro_intr_status_2","pro_ledc_int_map","pro_ledc_int_map","pro_mac_intr_map","pro_mac_intr_map","pro_mac_nmi_map","pro_mac_nmi_map","pro_pcnt_intr_map","pro_pcnt_intr_map","pro_pms_dma_apb_i_ilg_intr_map","pro_pms_dma_apb_i_ilg_intr_map","pro_pms_dma_rx_i_ilg_intr_map","pro_pms_dma_rx_i_ilg_intr_map","pro_pms_dma_tx_i_ilg_intr_map","pro_pms_dma_tx_i_ilg_intr_map","pro_pms_pro_ahb_ilg_intr_map","pro_pms_pro_ahb_ilg_intr_map","pro_pms_pro_cache_ilg_intr_map","pro_pms_pro_cache_ilg_intr_map","pro_pms_pro_dport_ilg_intr_map","pro_pms_pro_dport_ilg_intr_map","pro_pms_pro_dram0_ilg_intr_map","pro_pms_pro_dram0_ilg_intr_map","pro_pms_pro_iram0_ilg_intr_map","pro_pms_pro_iram0_ilg_intr_map","pro_pwm0_intr_map","pro_pwm0_intr_map","pro_pwm1_intr_map","pro_pwm1_intr_map","pro_pwm2_intr_map","pro_pwm2_intr_map","pro_pwm3_intr_map","pro_pwm3_intr_map","pro_pwr_intr_map","pro_pwr_intr_map","pro_rmt_intr_map","pro_rmt_intr_map","pro_rsa_intr_map","pro_rsa_intr_map","pro_rtc_core_intr_map","pro_rtc_core_intr_map","pro_rwble_irq_map","pro_rwble_irq_map","pro_rwble_nmi_map","pro_rwble_nmi_map","pro_rwbt_irq_map","pro_rwbt_irq_map","pro_rwbt_nmi_map","pro_rwbt_nmi_map","pro_sdio_host_interrupt_map","pro_sdio_host_interrupt_map","pro_sha_intr_map","pro_sha_intr_map","pro_slc0_intr_map","pro_slc0_intr_map","pro_slc1_intr_map","pro_slc1_intr_map","pro_spi2_dma_int_map","pro_spi2_dma_int_map","pro_spi3_dma_int_map","pro_spi3_dma_int_map","pro_spi4_dma_int_map","pro_spi4_dma_int_map","pro_spi_intr_1_map","pro_spi_intr_1_map","pro_spi_intr_2_map","pro_spi_intr_2_map","pro_spi_intr_3_map","pro_spi_intr_3_map","pro_spi_intr_4_map","pro_spi_intr_4_map","pro_spi_mem_reject_intr_map","pro_spi_mem_reject_intr_map","pro_systimer_target0_int_map","pro_systimer_target0_int_map","pro_systimer_target1_int_map","pro_systimer_target1_int_map","pro_systimer_target2_int_map","pro_systimer_target2_int_map","pro_tg1_lact_edge_int_map","pro_tg1_lact_edge_int_map","pro_tg1_lact_level_int_map","pro_tg1_lact_level_int_map","pro_tg1_t0_edge_int_map","pro_tg1_t0_edge_int_map","pro_tg1_t0_level_int_map","pro_tg1_t0_level_int_map","pro_tg1_t1_edge_int_map","pro_tg1_t1_edge_int_map","pro_tg1_t1_level_int_map","pro_tg1_t1_level_int_map","pro_tg1_wdt_edge_int_map","pro_tg1_wdt_edge_int_map","pro_tg1_wdt_level_int_map","pro_tg1_wdt_level_int_map","pro_tg_lact_edge_int_map","pro_tg_lact_edge_int_map","pro_tg_lact_level_int_map","pro_tg_lact_level_int_map","pro_tg_t0_edge_int_map","pro_tg_t0_edge_int_map","pro_tg_t0_level_int_map","pro_tg_t0_level_int_map","pro_tg_t1_edge_int_map","pro_tg_t1_edge_int_map","pro_tg_t1_level_int_map","pro_tg_t1_level_int_map","pro_tg_wdt_edge_int_map","pro_tg_wdt_edge_int_map","pro_tg_wdt_level_int_map","pro_tg_wdt_level_int_map","pro_timer_int1_map","pro_timer_int1_map","pro_timer_int2_map","pro_timer_int2_map","pro_uart1_intr_map","pro_uart1_intr_map","pro_uart2_intr_map","pro_uart2_intr_map","pro_uart_intr_map","pro_uart_intr_map","pro_uhci0_intr_map","pro_uhci0_intr_map","pro_uhci1_intr_map","pro_uhci1_intr_map","pro_usb_intr_map","pro_usb_intr_map","pro_wdg_int_map","pro_wdg_int_map","reg_date","reg_date","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","PRO_NMI_MASK_HW_R","PRO_NMI_MASK_HW_W","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","pro_nmi_mask_hw","pro_nmi_mask_hw","try_from","try_into","type_id","PRO_AES_INTR_MAP_R","PRO_AES_INTR_MAP_SPEC","PRO_AES_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_aes_intr_map","pro_aes_intr_map","try_from","try_into","type_id","PRO_APB_ADC_INT_MAP_R","PRO_APB_ADC_INT_MAP_SPEC","PRO_APB_ADC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_apb_adc_int_map","pro_apb_adc_int_map","try_from","try_into","type_id","PRO_APB_PERI_ERROR_INT_MAP_R","PRO_APB_PERI_ERROR_INT_MAP_SPEC","PRO_APB_PERI_ERROR_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_apb_peri_error_int_map","pro_apb_peri_error_int_map","try_from","try_into","type_id","PRO_ASSIST_DEBUG_INTR_MAP_R","PRO_ASSIST_DEBUG_INTR_MAP_SPEC","PRO_ASSIST_DEBUG_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_assist_debug_intr_map","pro_assist_debug_intr_map","try_from","try_into","type_id","PRO_BB_INT_MAP_R","PRO_BB_INT_MAP_SPEC","PRO_BB_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_bb_int_map","pro_bb_int_map","try_from","try_into","type_id","PRO_BT_BB_INT_MAP_R","PRO_BT_BB_INT_MAP_SPEC","PRO_BT_BB_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_bt_bb_int_map","pro_bt_bb_int_map","try_from","try_into","type_id","PRO_BT_BB_NMI_MAP_R","PRO_BT_BB_NMI_MAP_SPEC","PRO_BT_BB_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_bt_bb_nmi_map","pro_bt_bb_nmi_map","try_from","try_into","type_id","PRO_BT_MAC_INT_MAP_R","PRO_BT_MAC_INT_MAP_SPEC","PRO_BT_MAC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_bt_mac_int_map","pro_bt_mac_int_map","try_from","try_into","type_id","PRO_CACHE_IA_INT_MAP_R","PRO_CACHE_IA_INT_MAP_SPEC","PRO_CACHE_IA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cache_ia_int_map","pro_cache_ia_int_map","try_from","try_into","type_id","PRO_CAN_INT_MAP_R","PRO_CAN_INT_MAP_SPEC","PRO_CAN_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_can_int_map","pro_can_int_map","try_from","try_into","type_id","PRO_CPU_INTR_FROM_CPU_0_MAP_R","PRO_CPU_INTR_FROM_CPU_0_MAP_SPEC","PRO_CPU_INTR_FROM_CPU_0_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cpu_intr_from_cpu_0_map","pro_cpu_intr_from_cpu_0_map","try_from","try_into","type_id","PRO_CPU_INTR_FROM_CPU_1_MAP_R","PRO_CPU_INTR_FROM_CPU_1_MAP_SPEC","PRO_CPU_INTR_FROM_CPU_1_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cpu_intr_from_cpu_1_map","pro_cpu_intr_from_cpu_1_map","try_from","try_into","type_id","PRO_CPU_INTR_FROM_CPU_2_MAP_R","PRO_CPU_INTR_FROM_CPU_2_MAP_SPEC","PRO_CPU_INTR_FROM_CPU_2_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cpu_intr_from_cpu_2_map","pro_cpu_intr_from_cpu_2_map","try_from","try_into","type_id","PRO_CPU_INTR_FROM_CPU_3_MAP_R","PRO_CPU_INTR_FROM_CPU_3_MAP_SPEC","PRO_CPU_INTR_FROM_CPU_3_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cpu_intr_from_cpu_3_map","pro_cpu_intr_from_cpu_3_map","try_from","try_into","type_id","PRO_CPU_PERI_ERROR_INT_MAP_R","PRO_CPU_PERI_ERROR_INT_MAP_SPEC","PRO_CPU_PERI_ERROR_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cpu_peri_error_int_map","pro_cpu_peri_error_int_map","try_from","try_into","type_id","PRO_CRYPTO_DMA_INT_MAP_R","PRO_CRYPTO_DMA_INT_MAP_SPEC","PRO_CRYPTO_DMA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_crypto_dma_int_map","pro_crypto_dma_int_map","try_from","try_into","type_id","PRO_DCACHE_PRELOAD_INT_MAP_R","PRO_DCACHE_PRELOAD_INT_MAP_SPEC","PRO_DCACHE_PRELOAD_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_preload_int_map","pro_dcache_preload_int_map","try_from","try_into","type_id","PRO_DCACHE_SYNC_INT_MAP_R","PRO_DCACHE_SYNC_INT_MAP_SPEC","PRO_DCACHE_SYNC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_dcache_sync_int_map","pro_dcache_sync_int_map","try_from","try_into","type_id","PRO_DEDICATED_GPIO_IN_INTR_MAP_R","PRO_DEDICATED_GPIO_IN_INTR_MAP_SPEC","PRO_DEDICATED_GPIO_IN_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_dedicated_gpio_in_intr_map","pro_dedicated_gpio_in_intr_map","try_from","try_into","type_id","PRO_DMA_COPY_INTR_MAP_R","PRO_DMA_COPY_INTR_MAP_SPEC","PRO_DMA_COPY_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_dma_copy_intr_map","pro_dma_copy_intr_map","try_from","try_into","type_id","PRO_EFUSE_INT_MAP_R","PRO_EFUSE_INT_MAP_SPEC","PRO_EFUSE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_efuse_int_map","pro_efuse_int_map","try_from","try_into","type_id","PRO_GPIO_INTERRUPT_APP_MAP_R","PRO_GPIO_INTERRUPT_APP_MAP_SPEC","PRO_GPIO_INTERRUPT_APP_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_gpio_interrupt_app_map","pro_gpio_interrupt_app_map","try_from","try_into","type_id","PRO_GPIO_INTERRUPT_APP_NMI_MAP_R","PRO_GPIO_INTERRUPT_APP_NMI_MAP_SPEC","PRO_GPIO_INTERRUPT_APP_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_gpio_interrupt_app_nmi_map","pro_gpio_interrupt_app_nmi_map","try_from","try_into","type_id","PRO_GPIO_INTERRUPT_PRO_MAP_R","PRO_GPIO_INTERRUPT_PRO_MAP_SPEC","PRO_GPIO_INTERRUPT_PRO_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_gpio_interrupt_pro_map","pro_gpio_interrupt_pro_map","try_from","try_into","type_id","PRO_GPIO_INTERRUPT_PRO_NMI_MAP_R","PRO_GPIO_INTERRUPT_PRO_NMI_MAP_SPEC","PRO_GPIO_INTERRUPT_PRO_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_gpio_interrupt_pro_nmi_map","pro_gpio_interrupt_pro_nmi_map","try_from","try_into","type_id","PRO_I2C_EXT0_INTR_MAP_R","PRO_I2C_EXT0_INTR_MAP_SPEC","PRO_I2C_EXT0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_i2c_ext0_intr_map","pro_i2c_ext0_intr_map","try_from","try_into","type_id","PRO_I2C_EXT1_INTR_MAP_R","PRO_I2C_EXT1_INTR_MAP_SPEC","PRO_I2C_EXT1_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_i2c_ext1_intr_map","pro_i2c_ext1_intr_map","try_from","try_into","type_id","PRO_I2S0_INT_MAP_R","PRO_I2S0_INT_MAP_SPEC","PRO_I2S0_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_i2s0_int_map","pro_i2s0_int_map","try_from","try_into","type_id","PRO_I2S1_INT_MAP_R","PRO_I2S1_INT_MAP_SPEC","PRO_I2S1_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_i2s1_int_map","pro_i2s1_int_map","try_from","try_into","type_id","PRO_ICACHE_PRELOAD_INT_MAP_R","PRO_ICACHE_PRELOAD_INT_MAP_SPEC","PRO_ICACHE_PRELOAD_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_preload_int_map","pro_icache_preload_int_map","try_from","try_into","type_id","PRO_ICACHE_SYNC_INT_MAP_R","PRO_ICACHE_SYNC_INT_MAP_SPEC","PRO_ICACHE_SYNC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_icache_sync_int_map","pro_icache_sync_int_map","try_from","try_into","type_id","PRO_INTR_STATUS_0_R","PRO_INTR_STATUS_0_SPEC","R","borrow","borrow_mut","from","into","pro_intr_status_0","try_from","try_into","type_id","PRO_INTR_STATUS_1_R","PRO_INTR_STATUS_1_SPEC","R","borrow","borrow_mut","from","into","pro_intr_status_1","try_from","try_into","type_id","PRO_INTR_STATUS_2_R","PRO_INTR_STATUS_2_SPEC","R","borrow","borrow_mut","from","into","pro_intr_status_2","try_from","try_into","type_id","PRO_LEDC_INT_MAP_R","PRO_LEDC_INT_MAP_SPEC","PRO_LEDC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_ledc_int_map","pro_ledc_int_map","try_from","try_into","type_id","PRO_MAC_INTR_MAP_R","PRO_MAC_INTR_MAP_SPEC","PRO_MAC_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_mac_intr_map","pro_mac_intr_map","try_from","try_into","type_id","PRO_MAC_NMI_MAP_R","PRO_MAC_NMI_MAP_SPEC","PRO_MAC_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_mac_nmi_map","pro_mac_nmi_map","try_from","try_into","type_id","PRO_PCNT_INTR_MAP_R","PRO_PCNT_INTR_MAP_SPEC","PRO_PCNT_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pcnt_intr_map","pro_pcnt_intr_map","try_from","try_into","type_id","PRO_PMS_DMA_APB_I_ILG_INTR_MAP_R","PRO_PMS_DMA_APB_I_ILG_INTR_MAP_SPEC","PRO_PMS_DMA_APB_I_ILG_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pms_dma_apb_i_ilg_intr_map","pro_pms_dma_apb_i_ilg_intr_map","try_from","try_into","type_id","PRO_PMS_DMA_RX_I_ILG_INTR_MAP_R","PRO_PMS_DMA_RX_I_ILG_INTR_MAP_SPEC","PRO_PMS_DMA_RX_I_ILG_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pms_dma_rx_i_ilg_intr_map","pro_pms_dma_rx_i_ilg_intr_map","try_from","try_into","type_id","PRO_PMS_DMA_TX_I_ILG_INTR_MAP_R","PRO_PMS_DMA_TX_I_ILG_INTR_MAP_SPEC","PRO_PMS_DMA_TX_I_ILG_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pms_dma_tx_i_ilg_intr_map","pro_pms_dma_tx_i_ilg_intr_map","try_from","try_into","type_id","PRO_PMS_PRO_AHB_ILG_INTR_MAP_R","PRO_PMS_PRO_AHB_ILG_INTR_MAP_SPEC","PRO_PMS_PRO_AHB_ILG_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pms_pro_ahb_ilg_intr_map","pro_pms_pro_ahb_ilg_intr_map","try_from","try_into","type_id","PRO_PMS_PRO_CACHE_ILG_INTR_MAP_R","PRO_PMS_PRO_CACHE_ILG_INTR_MAP_SPEC","PRO_PMS_PRO_CACHE_ILG_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pms_pro_cache_ilg_intr_map","pro_pms_pro_cache_ilg_intr_map","try_from","try_into","type_id","PRO_PMS_PRO_DPORT_ILG_INTR_MAP_R","PRO_PMS_PRO_DPORT_ILG_INTR_MAP_SPEC","PRO_PMS_PRO_DPORT_ILG_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pms_pro_dport_ilg_intr_map","pro_pms_pro_dport_ilg_intr_map","try_from","try_into","type_id","PRO_PMS_PRO_DRAM0_ILG_INTR_MAP_R","PRO_PMS_PRO_DRAM0_ILG_INTR_MAP_SPEC","PRO_PMS_PRO_DRAM0_ILG_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pms_pro_dram0_ilg_intr_map","pro_pms_pro_dram0_ilg_intr_map","try_from","try_into","type_id","PRO_PMS_PRO_IRAM0_ILG_INTR_MAP_R","PRO_PMS_PRO_IRAM0_ILG_INTR_MAP_SPEC","PRO_PMS_PRO_IRAM0_ILG_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pms_pro_iram0_ilg_intr_map","pro_pms_pro_iram0_ilg_intr_map","try_from","try_into","type_id","PRO_PWM0_INTR_MAP_R","PRO_PWM0_INTR_MAP_SPEC","PRO_PWM0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pwm0_intr_map","pro_pwm0_intr_map","try_from","try_into","type_id","PRO_PWM1_INTR_MAP_R","PRO_PWM1_INTR_MAP_SPEC","PRO_PWM1_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pwm1_intr_map","pro_pwm1_intr_map","try_from","try_into","type_id","PRO_PWM2_INTR_MAP_R","PRO_PWM2_INTR_MAP_SPEC","PRO_PWM2_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pwm2_intr_map","pro_pwm2_intr_map","try_from","try_into","type_id","PRO_PWM3_INTR_MAP_R","PRO_PWM3_INTR_MAP_SPEC","PRO_PWM3_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pwm3_intr_map","pro_pwm3_intr_map","try_from","try_into","type_id","PRO_PWR_INTR_MAP_R","PRO_PWR_INTR_MAP_SPEC","PRO_PWR_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pwr_intr_map","pro_pwr_intr_map","try_from","try_into","type_id","PRO_RMT_INTR_MAP_R","PRO_RMT_INTR_MAP_SPEC","PRO_RMT_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rmt_intr_map","pro_rmt_intr_map","try_from","try_into","type_id","PRO_RSA_INTR_MAP_R","PRO_RSA_INTR_MAP_SPEC","PRO_RSA_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rsa_intr_map","pro_rsa_intr_map","try_from","try_into","type_id","PRO_RTC_CORE_INTR_MAP_R","PRO_RTC_CORE_INTR_MAP_SPEC","PRO_RTC_CORE_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rtc_core_intr_map","pro_rtc_core_intr_map","try_from","try_into","type_id","PRO_RWBLE_IRQ_MAP_R","PRO_RWBLE_IRQ_MAP_SPEC","PRO_RWBLE_IRQ_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rwble_irq_map","pro_rwble_irq_map","try_from","try_into","type_id","PRO_RWBLE_NMI_MAP_R","PRO_RWBLE_NMI_MAP_SPEC","PRO_RWBLE_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rwble_nmi_map","pro_rwble_nmi_map","try_from","try_into","type_id","PRO_RWBT_IRQ_MAP_R","PRO_RWBT_IRQ_MAP_SPEC","PRO_RWBT_IRQ_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rwbt_irq_map","pro_rwbt_irq_map","try_from","try_into","type_id","PRO_RWBT_NMI_MAP_R","PRO_RWBT_NMI_MAP_SPEC","PRO_RWBT_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rwbt_nmi_map","pro_rwbt_nmi_map","try_from","try_into","type_id","PRO_SDIO_HOST_INTERRUPT_MAP_R","PRO_SDIO_HOST_INTERRUPT_MAP_SPEC","PRO_SDIO_HOST_INTERRUPT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_sdio_host_interrupt_map","pro_sdio_host_interrupt_map","try_from","try_into","type_id","PRO_SHA_INTR_MAP_R","PRO_SHA_INTR_MAP_SPEC","PRO_SHA_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_sha_intr_map","pro_sha_intr_map","try_from","try_into","type_id","PRO_SLC0_INTR_MAP_R","PRO_SLC0_INTR_MAP_SPEC","PRO_SLC0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_slc0_intr_map","pro_slc0_intr_map","try_from","try_into","type_id","PRO_SLC1_INTR_MAP_R","PRO_SLC1_INTR_MAP_SPEC","PRO_SLC1_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_slc1_intr_map","pro_slc1_intr_map","try_from","try_into","type_id","PRO_SPI2_DMA_INT_MAP_R","PRO_SPI2_DMA_INT_MAP_SPEC","PRO_SPI2_DMA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi2_dma_int_map","pro_spi2_dma_int_map","try_from","try_into","type_id","PRO_SPI3_DMA_INT_MAP_R","PRO_SPI3_DMA_INT_MAP_SPEC","PRO_SPI3_DMA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi3_dma_int_map","pro_spi3_dma_int_map","try_from","try_into","type_id","PRO_SPI4_DMA_INT_MAP_R","PRO_SPI4_DMA_INT_MAP_SPEC","PRO_SPI4_DMA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi4_dma_int_map","pro_spi4_dma_int_map","try_from","try_into","type_id","PRO_SPI_INTR_1_MAP_R","PRO_SPI_INTR_1_MAP_SPEC","PRO_SPI_INTR_1_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi_intr_1_map","pro_spi_intr_1_map","try_from","try_into","type_id","PRO_SPI_INTR_2_MAP_R","PRO_SPI_INTR_2_MAP_SPEC","PRO_SPI_INTR_2_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi_intr_2_map","pro_spi_intr_2_map","try_from","try_into","type_id","PRO_SPI_INTR_3_MAP_R","PRO_SPI_INTR_3_MAP_SPEC","PRO_SPI_INTR_3_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi_intr_3_map","pro_spi_intr_3_map","try_from","try_into","type_id","PRO_SPI_INTR_4_MAP_R","PRO_SPI_INTR_4_MAP_SPEC","PRO_SPI_INTR_4_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi_intr_4_map","pro_spi_intr_4_map","try_from","try_into","type_id","PRO_SPI_MEM_REJECT_INTR_MAP_R","PRO_SPI_MEM_REJECT_INTR_MAP_SPEC","PRO_SPI_MEM_REJECT_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi_mem_reject_intr_map","pro_spi_mem_reject_intr_map","try_from","try_into","type_id","PRO_SYSTIMER_TARGET0_INT_MAP_R","PRO_SYSTIMER_TARGET0_INT_MAP_SPEC","PRO_SYSTIMER_TARGET0_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_systimer_target0_int_map","pro_systimer_target0_int_map","try_from","try_into","type_id","PRO_SYSTIMER_TARGET1_INT_MAP_R","PRO_SYSTIMER_TARGET1_INT_MAP_SPEC","PRO_SYSTIMER_TARGET1_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_systimer_target1_int_map","pro_systimer_target1_int_map","try_from","try_into","type_id","PRO_SYSTIMER_TARGET2_INT_MAP_R","PRO_SYSTIMER_TARGET2_INT_MAP_SPEC","PRO_SYSTIMER_TARGET2_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_systimer_target2_int_map","pro_systimer_target2_int_map","try_from","try_into","type_id","PRO_TG1_LACT_EDGE_INT_MAP_R","PRO_TG1_LACT_EDGE_INT_MAP_SPEC","PRO_TG1_LACT_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_lact_edge_int_map","pro_tg1_lact_edge_int_map","try_from","try_into","type_id","PRO_TG1_LACT_LEVEL_INT_MAP_R","PRO_TG1_LACT_LEVEL_INT_MAP_SPEC","PRO_TG1_LACT_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_lact_level_int_map","pro_tg1_lact_level_int_map","try_from","try_into","type_id","PRO_TG1_T0_EDGE_INT_MAP_R","PRO_TG1_T0_EDGE_INT_MAP_SPEC","PRO_TG1_T0_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_t0_edge_int_map","pro_tg1_t0_edge_int_map","try_from","try_into","type_id","PRO_TG1_T0_LEVEL_INT_MAP_R","PRO_TG1_T0_LEVEL_INT_MAP_SPEC","PRO_TG1_T0_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_t0_level_int_map","pro_tg1_t0_level_int_map","try_from","try_into","type_id","PRO_TG1_T1_EDGE_INT_MAP_R","PRO_TG1_T1_EDGE_INT_MAP_SPEC","PRO_TG1_T1_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_t1_edge_int_map","pro_tg1_t1_edge_int_map","try_from","try_into","type_id","PRO_TG1_T1_LEVEL_INT_MAP_R","PRO_TG1_T1_LEVEL_INT_MAP_SPEC","PRO_TG1_T1_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_t1_level_int_map","pro_tg1_t1_level_int_map","try_from","try_into","type_id","PRO_TG1_WDT_EDGE_INT_MAP_R","PRO_TG1_WDT_EDGE_INT_MAP_SPEC","PRO_TG1_WDT_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_wdt_edge_int_map","pro_tg1_wdt_edge_int_map","try_from","try_into","type_id","PRO_TG1_WDT_LEVEL_INT_MAP_R","PRO_TG1_WDT_LEVEL_INT_MAP_SPEC","PRO_TG1_WDT_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_wdt_level_int_map","pro_tg1_wdt_level_int_map","try_from","try_into","type_id","PRO_TG_LACT_EDGE_INT_MAP_R","PRO_TG_LACT_EDGE_INT_MAP_SPEC","PRO_TG_LACT_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_lact_edge_int_map","pro_tg_lact_edge_int_map","try_from","try_into","type_id","PRO_TG_LACT_LEVEL_INT_MAP_R","PRO_TG_LACT_LEVEL_INT_MAP_SPEC","PRO_TG_LACT_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_lact_level_int_map","pro_tg_lact_level_int_map","try_from","try_into","type_id","PRO_TG_T0_EDGE_INT_MAP_R","PRO_TG_T0_EDGE_INT_MAP_SPEC","PRO_TG_T0_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_t0_edge_int_map","pro_tg_t0_edge_int_map","try_from","try_into","type_id","PRO_TG_T0_LEVEL_INT_MAP_R","PRO_TG_T0_LEVEL_INT_MAP_SPEC","PRO_TG_T0_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_t0_level_int_map","pro_tg_t0_level_int_map","try_from","try_into","type_id","PRO_TG_T1_EDGE_INT_MAP_R","PRO_TG_T1_EDGE_INT_MAP_SPEC","PRO_TG_T1_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_t1_edge_int_map","pro_tg_t1_edge_int_map","try_from","try_into","type_id","PRO_TG_T1_LEVEL_INT_MAP_R","PRO_TG_T1_LEVEL_INT_MAP_SPEC","PRO_TG_T1_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_t1_level_int_map","pro_tg_t1_level_int_map","try_from","try_into","type_id","PRO_TG_WDT_EDGE_INT_MAP_R","PRO_TG_WDT_EDGE_INT_MAP_SPEC","PRO_TG_WDT_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_wdt_edge_int_map","pro_tg_wdt_edge_int_map","try_from","try_into","type_id","PRO_TG_WDT_LEVEL_INT_MAP_R","PRO_TG_WDT_LEVEL_INT_MAP_SPEC","PRO_TG_WDT_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_wdt_level_int_map","pro_tg_wdt_level_int_map","try_from","try_into","type_id","PRO_TIMER_INT1_MAP_R","PRO_TIMER_INT1_MAP_SPEC","PRO_TIMER_INT1_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_timer_int1_map","pro_timer_int1_map","try_from","try_into","type_id","PRO_TIMER_INT2_MAP_R","PRO_TIMER_INT2_MAP_SPEC","PRO_TIMER_INT2_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_timer_int2_map","pro_timer_int2_map","try_from","try_into","type_id","PRO_UART1_INTR_MAP_R","PRO_UART1_INTR_MAP_SPEC","PRO_UART1_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_uart1_intr_map","pro_uart1_intr_map","try_from","try_into","type_id","PRO_UART2_INTR_MAP_R","PRO_UART2_INTR_MAP_SPEC","PRO_UART2_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_uart2_intr_map","pro_uart2_intr_map","try_from","try_into","type_id","PRO_UART_INTR_MAP_R","PRO_UART_INTR_MAP_SPEC","PRO_UART_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_uart_intr_map","pro_uart_intr_map","try_from","try_into","type_id","PRO_UHCI0_INTR_MAP_R","PRO_UHCI0_INTR_MAP_SPEC","PRO_UHCI0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_uhci0_intr_map","pro_uhci0_intr_map","try_from","try_into","type_id","PRO_UHCI1_INTR_MAP_R","PRO_UHCI1_INTR_MAP_SPEC","PRO_UHCI1_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_uhci1_intr_map","pro_uhci1_intr_map","try_from","try_into","type_id","PRO_USB_INTR_MAP_R","PRO_USB_INTR_MAP_SPEC","PRO_USB_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_usb_intr_map","pro_usb_intr_map","try_from","try_into","type_id","PRO_WDG_INT_MAP_R","PRO_WDG_INT_MAP_SPEC","PRO_WDG_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_wdg_int_map","pro_wdg_int_map","try_from","try_into","type_id","INTERRUPT_REG_DATE_R","INTERRUPT_REG_DATE_W","R","REG_DATE_SPEC","W","bits","borrow","borrow_mut","from","interrupt_reg_date","interrupt_reg_date","into","try_from","try_into","type_id","DATE","GPIO0","GPIO1","GPIO10","GPIO11","GPIO12","GPIO13","GPIO14","GPIO15","GPIO16","GPIO17","GPIO18","GPIO19","GPIO2","GPIO20","GPIO21","GPIO26","GPIO27","GPIO28","GPIO29","GPIO3","GPIO30","GPIO31","GPIO32","GPIO33","GPIO34","GPIO35","GPIO36","GPIO37","GPIO38","GPIO39","GPIO4","GPIO40","GPIO41","GPIO42","GPIO43","GPIO44","GPIO45","GPIO46","GPIO5","GPIO6","GPIO7","GPIO8","GPIO9","PIN_CTRL","RegisterBlock","borrow","borrow_mut","date","date","from","gpio0","gpio0","gpio1","gpio1","gpio10","gpio10","gpio11","gpio11","gpio12","gpio12","gpio13","gpio13","gpio14","gpio14","gpio15","gpio15","gpio16","gpio16","gpio17","gpio17","gpio18","gpio18","gpio19","gpio19","gpio2","gpio2","gpio20","gpio20","gpio21","gpio21","gpio26","gpio26","gpio27","gpio27","gpio28","gpio28","gpio29","gpio29","gpio3","gpio3","gpio30","gpio30","gpio31","gpio31","gpio32","gpio32","gpio33","gpio33","gpio34","gpio34","gpio35","gpio35","gpio36","gpio36","gpio37","gpio37","gpio38","gpio38","gpio39","gpio39","gpio4","gpio4","gpio40","gpio40","gpio41","gpio41","gpio42","gpio42","gpio43","gpio43","gpio44","gpio44","gpio45","gpio45","gpio46","gpio46","gpio5","gpio5","gpio6","gpio6","gpio7","gpio7","gpio8","gpio8","gpio9","gpio9","into","pin_ctrl","pin_ctrl","try_from","try_into","type_id","DATE_SPEC","R","VERSION_R","VERSION_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","version","version","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO0_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO1_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO10_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO11_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO12_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO13_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO14_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO15_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO16_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO17_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO18_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO19_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO2_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO20_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO21_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO26_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO27_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO28_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO29_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO3_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO30_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO31_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO32_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO33_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO34_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO35_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO36_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO37_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO38_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO39_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO4_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO40_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO41_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO42_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO43_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO44_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO45_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO46_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO5_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO6_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO7_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO8_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO9_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","PAD_POWER_CTRL_R","PAD_POWER_CTRL_W","PIN_CLK_OUT1_R","PIN_CLK_OUT1_W","PIN_CLK_OUT2_R","PIN_CLK_OUT2_W","PIN_CLK_OUT3_R","PIN_CLK_OUT3_W","PIN_CTRL_SPEC","R","SWITCH_PRT_NUM_R","SWITCH_PRT_NUM_W","W","bits","borrow","borrow_mut","from","into","pad_power_ctrl","pad_power_ctrl","pin_clk_out1","pin_clk_out1","pin_clk_out2","pin_clk_out2","pin_clk_out3","pin_clk_out3","switch_prt_num","switch_prt_num","try_from","try_into","type_id","CH_CONF0","CH_CONF1","CH_DUTY","CH_DUTY_R","CH_HPOINT","CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","TIMER_CONF","TIMER_VALUE","borrow","borrow_mut","ch0_conf0","ch0_conf1","ch0_duty","ch0_duty_r","ch0_hpoint","ch1_conf0","ch1_conf1","ch1_duty","ch1_duty_r","ch1_hpoint","ch2_conf0","ch2_conf1","ch2_duty","ch2_duty_r","ch2_hpoint","ch3_conf0","ch3_conf1","ch3_duty","ch3_duty_r","ch3_hpoint","ch4_conf0","ch4_conf1","ch4_duty","ch4_duty_r","ch4_hpoint","ch5_conf0","ch5_conf1","ch5_duty","ch5_duty_r","ch5_hpoint","ch6_conf0","ch6_conf1","ch6_duty","ch6_duty_r","ch6_hpoint","ch7_conf0","ch7_conf1","ch7_duty","ch7_duty_r","ch7_hpoint","ch_conf0","ch_conf0","ch_conf0_iter","ch_conf1","ch_conf1","ch_conf1_iter","ch_duty","ch_duty","ch_duty_iter","ch_duty_r","ch_duty_r","ch_duty_r_iter","ch_hpoint","ch_hpoint","ch_hpoint_iter","conf","conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","timer0_conf","timer0_value","timer1_conf","timer1_value","timer2_conf","timer2_value","timer3_conf","timer3_value","timer_conf","timer_conf","timer_conf_iter","timer_value","timer_value","timer_value_iter","try_from","try_into","type_id","CH_CONF0_SPEC","IDLE_LV_R","IDLE_LV_W","OVF_CNT_EN_R","OVF_CNT_EN_W","OVF_CNT_RESET_ST_R","OVF_CNT_RESET_W","OVF_NUM_R","OVF_NUM_W","PARA_UP_W","R","SIG_OUT_EN_R","SIG_OUT_EN_W","TIMER_SEL_R","TIMER_SEL_W","W","bits","borrow","borrow_mut","from","idle_lv","idle_lv","into","ovf_cnt_en","ovf_cnt_en","ovf_cnt_reset","ovf_cnt_reset_st","ovf_num","ovf_num","para_up","sig_out_en","sig_out_en","timer_sel","timer_sel","try_from","try_into","type_id","CH_CONF1_SPEC","DUTY_CYCLE_R","DUTY_CYCLE_W","DUTY_INC_R","DUTY_INC_W","DUTY_NUM_R","DUTY_NUM_W","DUTY_SCALE_R","DUTY_SCALE_W","DUTY_START_R","DUTY_START_W","R","W","bits","borrow","borrow_mut","duty_cycle","duty_cycle","duty_inc","duty_inc","duty_num","duty_num","duty_scale","duty_scale","duty_start","duty_start","from","into","try_from","try_into","type_id","CH_DUTY_SPEC","DUTY_R","DUTY_W","R","W","bits","borrow","borrow_mut","duty","duty","from","into","try_from","try_into","type_id","CH_DUTY_R_SPEC","DUTY_R_R","R","borrow","borrow_mut","duty_r","from","into","try_from","try_into","type_id","CH_HPOINT_SPEC","HPOINT_R","HPOINT_W","R","W","bits","borrow","borrow_mut","from","hpoint","hpoint","into","try_from","try_into","type_id","APB_CLK_SEL_R","APB_CLK_SEL_W","CLK_EN_R","CLK_EN_W","CONF_SPEC","R","W","apb_clk_sel","apb_clk_sel","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_CLR_W","DUTY_CHNG_END_CH1_INT_CLR_W","DUTY_CHNG_END_CH2_INT_CLR_W","DUTY_CHNG_END_CH3_INT_CLR_W","DUTY_CHNG_END_CH4_INT_CLR_W","DUTY_CHNG_END_CH5_INT_CLR_W","DUTY_CHNG_END_CH6_INT_CLR_W","DUTY_CHNG_END_CH7_INT_CLR_W","INT_CLR_SPEC","OVF_CNT_CH0_INT_CLR_W","OVF_CNT_CH1_INT_CLR_W","OVF_CNT_CH2_INT_CLR_W","OVF_CNT_CH3_INT_CLR_W","OVF_CNT_CH4_INT_CLR_W","OVF_CNT_CH5_INT_CLR_W","OVF_CNT_CH6_INT_CLR_W","OVF_CNT_CH7_INT_CLR_W","TIMER0_OVF_INT_CLR_W","TIMER1_OVF_INT_CLR_W","TIMER2_OVF_INT_CLR_W","TIMER3_OVF_INT_CLR_W","W","bits","borrow","borrow_mut","duty_chng_end_ch0_int_clr","duty_chng_end_ch1_int_clr","duty_chng_end_ch2_int_clr","duty_chng_end_ch3_int_clr","duty_chng_end_ch4_int_clr","duty_chng_end_ch5_int_clr","duty_chng_end_ch6_int_clr","duty_chng_end_ch7_int_clr","from","into","ovf_cnt_ch0_int_clr","ovf_cnt_ch1_int_clr","ovf_cnt_ch2_int_clr","ovf_cnt_ch3_int_clr","ovf_cnt_ch4_int_clr","ovf_cnt_ch5_int_clr","ovf_cnt_ch6_int_clr","ovf_cnt_ch7_int_clr","timer0_ovf_int_clr","timer1_ovf_int_clr","timer2_ovf_int_clr","timer3_ovf_int_clr","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_ENA_R","DUTY_CHNG_END_CH0_INT_ENA_W","DUTY_CHNG_END_CH1_INT_ENA_R","DUTY_CHNG_END_CH1_INT_ENA_W","DUTY_CHNG_END_CH2_INT_ENA_R","DUTY_CHNG_END_CH2_INT_ENA_W","DUTY_CHNG_END_CH3_INT_ENA_R","DUTY_CHNG_END_CH3_INT_ENA_W","DUTY_CHNG_END_CH4_INT_ENA_R","DUTY_CHNG_END_CH4_INT_ENA_W","DUTY_CHNG_END_CH5_INT_ENA_R","DUTY_CHNG_END_CH5_INT_ENA_W","DUTY_CHNG_END_CH6_INT_ENA_R","DUTY_CHNG_END_CH6_INT_ENA_W","DUTY_CHNG_END_CH7_INT_ENA_R","DUTY_CHNG_END_CH7_INT_ENA_W","INT_ENA_SPEC","OVF_CNT_CH0_INT_ENA_R","OVF_CNT_CH0_INT_ENA_W","OVF_CNT_CH1_INT_ENA_R","OVF_CNT_CH1_INT_ENA_W","OVF_CNT_CH2_INT_ENA_R","OVF_CNT_CH2_INT_ENA_W","OVF_CNT_CH3_INT_ENA_R","OVF_CNT_CH3_INT_ENA_W","OVF_CNT_CH4_INT_ENA_R","OVF_CNT_CH4_INT_ENA_W","OVF_CNT_CH5_INT_ENA_R","OVF_CNT_CH5_INT_ENA_W","OVF_CNT_CH6_INT_ENA_R","OVF_CNT_CH6_INT_ENA_W","OVF_CNT_CH7_INT_ENA_R","OVF_CNT_CH7_INT_ENA_W","R","TIMER0_OVF_INT_ENA_R","TIMER0_OVF_INT_ENA_W","TIMER1_OVF_INT_ENA_R","TIMER1_OVF_INT_ENA_W","TIMER2_OVF_INT_ENA_R","TIMER2_OVF_INT_ENA_W","TIMER3_OVF_INT_ENA_R","TIMER3_OVF_INT_ENA_W","W","bits","borrow","borrow_mut","duty_chng_end_ch0_int_ena","duty_chng_end_ch0_int_ena","duty_chng_end_ch1_int_ena","duty_chng_end_ch1_int_ena","duty_chng_end_ch2_int_ena","duty_chng_end_ch2_int_ena","duty_chng_end_ch3_int_ena","duty_chng_end_ch3_int_ena","duty_chng_end_ch4_int_ena","duty_chng_end_ch4_int_ena","duty_chng_end_ch5_int_ena","duty_chng_end_ch5_int_ena","duty_chng_end_ch6_int_ena","duty_chng_end_ch6_int_ena","duty_chng_end_ch7_int_ena","duty_chng_end_ch7_int_ena","from","into","ovf_cnt_ch0_int_ena","ovf_cnt_ch0_int_ena","ovf_cnt_ch1_int_ena","ovf_cnt_ch1_int_ena","ovf_cnt_ch2_int_ena","ovf_cnt_ch2_int_ena","ovf_cnt_ch3_int_ena","ovf_cnt_ch3_int_ena","ovf_cnt_ch4_int_ena","ovf_cnt_ch4_int_ena","ovf_cnt_ch5_int_ena","ovf_cnt_ch5_int_ena","ovf_cnt_ch6_int_ena","ovf_cnt_ch6_int_ena","ovf_cnt_ch7_int_ena","ovf_cnt_ch7_int_ena","timer0_ovf_int_ena","timer0_ovf_int_ena","timer1_ovf_int_ena","timer1_ovf_int_ena","timer2_ovf_int_ena","timer2_ovf_int_ena","timer3_ovf_int_ena","timer3_ovf_int_ena","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_RAW_R","DUTY_CHNG_END_CH1_INT_RAW_R","DUTY_CHNG_END_CH2_INT_RAW_R","DUTY_CHNG_END_CH3_INT_RAW_R","DUTY_CHNG_END_CH4_INT_RAW_R","DUTY_CHNG_END_CH5_INT_RAW_R","DUTY_CHNG_END_CH6_INT_RAW_R","DUTY_CHNG_END_CH7_INT_RAW_R","INT_RAW_SPEC","OVF_CNT_CH0_INT_RAW_R","OVF_CNT_CH1_INT_RAW_R","OVF_CNT_CH2_INT_RAW_R","OVF_CNT_CH3_INT_RAW_R","OVF_CNT_CH4_INT_RAW_R","OVF_CNT_CH5_INT_RAW_R","OVF_CNT_CH6_INT_RAW_R","OVF_CNT_CH7_INT_RAW_R","R","TIMER0_OVF_INT_RAW_R","TIMER1_OVF_INT_RAW_R","TIMER2_OVF_INT_RAW_R","TIMER3_OVF_INT_RAW_R","borrow","borrow_mut","duty_chng_end_ch0_int_raw","duty_chng_end_ch1_int_raw","duty_chng_end_ch2_int_raw","duty_chng_end_ch3_int_raw","duty_chng_end_ch4_int_raw","duty_chng_end_ch5_int_raw","duty_chng_end_ch6_int_raw","duty_chng_end_ch7_int_raw","from","into","ovf_cnt_ch0_int_raw","ovf_cnt_ch1_int_raw","ovf_cnt_ch2_int_raw","ovf_cnt_ch3_int_raw","ovf_cnt_ch4_int_raw","ovf_cnt_ch5_int_raw","ovf_cnt_ch6_int_raw","ovf_cnt_ch7_int_raw","timer0_ovf_int_raw","timer1_ovf_int_raw","timer2_ovf_int_raw","timer3_ovf_int_raw","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_ST_R","DUTY_CHNG_END_CH1_INT_ST_R","DUTY_CHNG_END_CH2_INT_ST_R","DUTY_CHNG_END_CH3_INT_ST_R","DUTY_CHNG_END_CH4_INT_ST_R","DUTY_CHNG_END_CH5_INT_ST_R","DUTY_CHNG_END_CH6_INT_ST_R","DUTY_CHNG_END_CH7_INT_ST_R","INT_ST_SPEC","OVF_CNT_CH0_INT_ST_R","OVF_CNT_CH1_INT_ST_R","OVF_CNT_CH2_INT_ST_R","OVF_CNT_CH3_INT_ST_R","OVF_CNT_CH4_INT_ST_R","OVF_CNT_CH5_INT_ST_R","OVF_CNT_CH6_INT_ST_R","OVF_CNT_CH7_INT_ST_R","R","TIMER0_OVF_INT_ST_R","TIMER1_OVF_INT_ST_R","TIMER2_OVF_INT_ST_R","TIMER3_OVF_INT_ST_R","borrow","borrow_mut","duty_chng_end_ch0_int_st","duty_chng_end_ch1_int_st","duty_chng_end_ch2_int_st","duty_chng_end_ch3_int_st","duty_chng_end_ch4_int_st","duty_chng_end_ch5_int_st","duty_chng_end_ch6_int_st","duty_chng_end_ch7_int_st","from","into","ovf_cnt_ch0_int_st","ovf_cnt_ch1_int_st","ovf_cnt_ch2_int_st","ovf_cnt_ch3_int_st","ovf_cnt_ch4_int_st","ovf_cnt_ch5_int_st","ovf_cnt_ch6_int_st","ovf_cnt_ch7_int_st","timer0_ovf_int_st","timer1_ovf_int_st","timer2_ovf_int_st","timer3_ovf_int_st","try_from","try_into","type_id","CLK_DIV_R","CLK_DIV_W","DUTY_RES_R","DUTY_RES_W","PARA_UP_W","PAUSE_R","PAUSE_W","R","RST_R","RST_W","TICK_SEL_R","TICK_SEL_W","TIMER_CONF_SPEC","W","bits","borrow","borrow_mut","clk_div","clk_div","duty_res","duty_res","from","into","para_up","pause","pause","rst","rst","tick_sel","tick_sel","try_from","try_into","type_id","CNT_R","R","TIMER_VALUE_SPEC","borrow","borrow_mut","cnt","from","into","try_from","try_into","type_id","CTRL","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","U_CNT","U_CONF0","U_CONF1","U_CONF2","U_STATUS","borrow","borrow_mut","ctrl","ctrl","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","try_from","try_into","type_id","u0_cnt","u0_conf0","u0_conf1","u0_conf2","u0_status","u1_cnt","u1_conf0","u1_conf1","u1_conf2","u1_status","u2_cnt","u2_conf0","u2_conf1","u2_conf2","u2_status","u3_cnt","u3_conf0","u3_conf1","u3_conf2","u3_status","u_cnt","u_cnt","u_cnt_iter","u_conf0","u_conf0","u_conf0_iter","u_conf1","u_conf1","u_conf1_iter","u_conf2","u_conf2","u_conf2_iter","u_status","u_status","u_status_iter","CLK_EN_R","CLK_EN_W","CNT_PAUSE_U0_R","CNT_PAUSE_U0_W","CNT_PAUSE_U1_R","CNT_PAUSE_U1_W","CNT_PAUSE_U2_R","CNT_PAUSE_U2_W","CNT_PAUSE_U3_R","CNT_PAUSE_U3_W","CNT_RST_U0_R","CNT_RST_U0_W","CNT_RST_U1_R","CNT_RST_U1_W","CNT_RST_U2_R","CNT_RST_U2_W","CNT_RST_U3_R","CNT_RST_U3_W","CTRL_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","cnt_pause_u0","cnt_pause_u0","cnt_pause_u1","cnt_pause_u1","cnt_pause_u2","cnt_pause_u2","cnt_pause_u3","cnt_pause_u3","cnt_rst_u0","cnt_rst_u0","cnt_rst_u1","cnt_rst_u1","cnt_rst_u2","cnt_rst_u2","cnt_rst_u3","cnt_rst_u3","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","CNT_THR_EVENT_U0_W","CNT_THR_EVENT_U1_W","CNT_THR_EVENT_U2_W","CNT_THR_EVENT_U3_W","INT_CLR_SPEC","W","bits","borrow","borrow_mut","cnt_thr_event_u0","cnt_thr_event_u1","cnt_thr_event_u2","cnt_thr_event_u3","from","into","try_from","try_into","type_id","CNT_THR_EVENT_U0_R","CNT_THR_EVENT_U0_W","CNT_THR_EVENT_U1_R","CNT_THR_EVENT_U1_W","CNT_THR_EVENT_U2_R","CNT_THR_EVENT_U2_W","CNT_THR_EVENT_U3_R","CNT_THR_EVENT_U3_W","INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","cnt_thr_event_u0","cnt_thr_event_u0","cnt_thr_event_u1","cnt_thr_event_u1","cnt_thr_event_u2","cnt_thr_event_u2","cnt_thr_event_u3","cnt_thr_event_u3","from","into","try_from","try_into","type_id","CNT_THR_EVENT_U0_R","CNT_THR_EVENT_U1_R","CNT_THR_EVENT_U2_R","CNT_THR_EVENT_U3_R","INT_RAW_SPEC","R","borrow","borrow_mut","cnt_thr_event_u0","cnt_thr_event_u1","cnt_thr_event_u2","cnt_thr_event_u3","from","into","try_from","try_into","type_id","CNT_THR_EVENT_U0_R","CNT_THR_EVENT_U1_R","CNT_THR_EVENT_U2_R","CNT_THR_EVENT_U3_R","INT_ST_SPEC","R","borrow","borrow_mut","cnt_thr_event_u0","cnt_thr_event_u1","cnt_thr_event_u2","cnt_thr_event_u3","from","into","try_from","try_into","type_id","CNT_R","R","U_CNT_SPEC","borrow","borrow_mut","cnt","from","into","try_from","try_into","type_id","CH0_HCTRL_MODE_R","CH0_HCTRL_MODE_W","CH0_LCTRL_MODE_R","CH0_LCTRL_MODE_W","CH0_NEG_MODE_R","CH0_NEG_MODE_W","CH0_POS_MODE_R","CH0_POS_MODE_W","CH1_HCTRL_MODE_R","CH1_HCTRL_MODE_W","CH1_LCTRL_MODE_R","CH1_LCTRL_MODE_W","CH1_NEG_MODE_R","CH1_NEG_MODE_W","CH1_POS_MODE_R","CH1_POS_MODE_W","FILTER_EN_R","FILTER_EN_W","FILTER_THRES_R","FILTER_THRES_W","R","THR_H_LIM_EN_R","THR_H_LIM_EN_W","THR_L_LIM_EN_R","THR_L_LIM_EN_W","THR_THRES0_EN_R","THR_THRES0_EN_W","THR_THRES1_EN_R","THR_THRES1_EN_W","THR_ZERO_EN_R","THR_ZERO_EN_W","U_CONF0_SPEC","W","bits","borrow","borrow_mut","ch0_hctrl_mode","ch0_hctrl_mode","ch0_lctrl_mode","ch0_lctrl_mode","ch0_neg_mode","ch0_neg_mode","ch0_pos_mode","ch0_pos_mode","ch1_hctrl_mode","ch1_hctrl_mode","ch1_lctrl_mode","ch1_lctrl_mode","ch1_neg_mode","ch1_neg_mode","ch1_pos_mode","ch1_pos_mode","filter_en","filter_en","filter_thres","filter_thres","from","into","thr_h_lim_en","thr_h_lim_en","thr_l_lim_en","thr_l_lim_en","thr_thres0_en","thr_thres0_en","thr_thres1_en","thr_thres1_en","thr_zero_en","thr_zero_en","try_from","try_into","type_id","CNT_THRES0_R","CNT_THRES0_W","CNT_THRES1_R","CNT_THRES1_W","R","U_CONF1_SPEC","W","bits","borrow","borrow_mut","cnt_thres0","cnt_thres0","cnt_thres1","cnt_thres1","from","into","try_from","try_into","type_id","CNT_H_LIM_R","CNT_H_LIM_W","CNT_L_LIM_R","CNT_L_LIM_W","R","U_CONF2_SPEC","W","bits","borrow","borrow_mut","cnt_h_lim","cnt_h_lim","cnt_l_lim","cnt_l_lim","from","into","try_from","try_into","type_id","H_LIM_R","L_LIM_R","R","THRES0_R","THRES1_R","U_STATUS_SPEC","ZERO_MODE_R","ZERO_R","borrow","borrow_mut","from","h_lim","into","l_lim","thres0","thres1","try_from","try_into","type_id","zero","zero_mode","APB_PERIPHERAL_0","APB_PERIPHERAL_1","APB_PERIPHERAL_INTR","APB_PERIPHERAL_STATUS","CACHE_MMU_ACCESS_0","CACHE_MMU_ACCESS_1","CACHE_SOURCE_0","CACHE_SOURCE_1","CACHE_TAG_ACCESS_0","CACHE_TAG_ACCESS_1","CLOCK_GATE","CPU_PERIPHERAL_INTR","CPU_PERIPHERAL_STATUS","DATE","DMA_APB_I_0","DMA_APB_I_1","DMA_APB_I_2","DMA_APB_I_3","DMA_RX_I_0","DMA_RX_I_1","DMA_RX_I_2","DMA_RX_I_3","DMA_TX_I_0","DMA_TX_I_1","DMA_TX_I_2","DMA_TX_I_3","MAC_DUMP_0","MAC_DUMP_1","OCCUPY_0","OCCUPY_1","OCCUPY_2","OCCUPY_3","PRO_AHB_0","PRO_AHB_1","PRO_AHB_2","PRO_AHB_3","PRO_AHB_4","PRO_BOOT_LOCATION_0","PRO_BOOT_LOCATION_1","PRO_CACHE_0","PRO_CACHE_1","PRO_CACHE_2","PRO_CACHE_3","PRO_CACHE_4","PRO_DPORT_0","PRO_DPORT_1","PRO_DPORT_2","PRO_DPORT_3","PRO_DPORT_4","PRO_DPORT_5","PRO_DPORT_6","PRO_DPORT_7","PRO_DRAM0_0","PRO_DRAM0_1","PRO_DRAM0_2","PRO_DRAM0_3","PRO_DRAM0_4","PRO_IRAM0_0","PRO_IRAM0_1","PRO_IRAM0_2","PRO_IRAM0_3","PRO_IRAM0_4","PRO_IRAM0_5","PRO_TRACE_0","PRO_TRACE_1","RegisterBlock","SDIO_0","SDIO_1","apb_peripheral_0","apb_peripheral_0","apb_peripheral_1","apb_peripheral_1","apb_peripheral_intr","apb_peripheral_intr","apb_peripheral_status","apb_peripheral_status","borrow","borrow_mut","cache_mmu_access_0","cache_mmu_access_0","cache_mmu_access_1","cache_mmu_access_1","cache_source_0","cache_source_0","cache_source_1","cache_source_1","cache_tag_access_0","cache_tag_access_0","cache_tag_access_1","cache_tag_access_1","clock_gate","clock_gate","cpu_peripheral_intr","cpu_peripheral_intr","cpu_peripheral_status","cpu_peripheral_status","date","date","dma_apb_i_0","dma_apb_i_0","dma_apb_i_1","dma_apb_i_1","dma_apb_i_2","dma_apb_i_2","dma_apb_i_3","dma_apb_i_3","dma_rx_i_0","dma_rx_i_0","dma_rx_i_1","dma_rx_i_1","dma_rx_i_2","dma_rx_i_2","dma_rx_i_3","dma_rx_i_3","dma_tx_i_0","dma_tx_i_0","dma_tx_i_1","dma_tx_i_1","dma_tx_i_2","dma_tx_i_2","dma_tx_i_3","dma_tx_i_3","from","into","mac_dump_0","mac_dump_0","mac_dump_1","mac_dump_1","occupy_0","occupy_0","occupy_1","occupy_1","occupy_2","occupy_2","occupy_3","occupy_3","pro_ahb_0","pro_ahb_0","pro_ahb_1","pro_ahb_1","pro_ahb_2","pro_ahb_2","pro_ahb_3","pro_ahb_3","pro_ahb_4","pro_ahb_4","pro_boot_location_0","pro_boot_location_0","pro_boot_location_1","pro_boot_location_1","pro_cache_0","pro_cache_0","pro_cache_1","pro_cache_1","pro_cache_2","pro_cache_2","pro_cache_3","pro_cache_3","pro_cache_4","pro_cache_4","pro_dport_0","pro_dport_0","pro_dport_1","pro_dport_1","pro_dport_2","pro_dport_2","pro_dport_3","pro_dport_3","pro_dport_4","pro_dport_4","pro_dport_5","pro_dport_5","pro_dport_6","pro_dport_6","pro_dport_7","pro_dport_7","pro_dram0_0","pro_dram0_0","pro_dram0_1","pro_dram0_1","pro_dram0_2","pro_dram0_2","pro_dram0_3","pro_dram0_3","pro_dram0_4","pro_dram0_4","pro_iram0_0","pro_iram0_0","pro_iram0_1","pro_iram0_1","pro_iram0_2","pro_iram0_2","pro_iram0_3","pro_iram0_3","pro_iram0_4","pro_iram0_4","pro_iram0_5","pro_iram0_5","pro_trace_0","pro_trace_0","pro_trace_1","pro_trace_1","sdio_0","sdio_0","sdio_1","sdio_1","try_from","try_into","type_id","APB_PERIPHERAL_0_SPEC","APB_PERIPHERAL_LOCK_R","APB_PERIPHERAL_LOCK_W","R","W","apb_peripheral_lock","apb_peripheral_lock","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_PERIPHERAL_1_SPEC","APB_PERIPHERAL_SPLIT_BURST_R","APB_PERIPHERAL_SPLIT_BURST_W","R","W","apb_peripheral_split_burst","apb_peripheral_split_burst","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_PERIPHERAL_INTR_SPEC","APB_PERI_BYTE_ERROR_CLR_R","APB_PERI_BYTE_ERROR_CLR_W","APB_PERI_BYTE_ERROR_EN_R","APB_PERI_BYTE_ERROR_EN_W","APB_PERI_BYTE_ERROR_INTR_R","R","W","apb_peri_byte_error_clr","apb_peri_byte_error_clr","apb_peri_byte_error_en","apb_peri_byte_error_en","apb_peri_byte_error_intr","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_PERIPHERAL_STATUS_SPEC","APB_PERI_BYTE_ERROR_ADDR_R","R","apb_peri_byte_error_addr","borrow","borrow_mut","from","into","try_from","try_into","type_id","CACHE_MMU_ACCESS_0_SPEC","CACHE_MMU_ACCESS_LOCK_R","CACHE_MMU_ACCESS_LOCK_W","R","W","bits","borrow","borrow_mut","cache_mmu_access_lock","cache_mmu_access_lock","from","into","try_from","try_into","type_id","CACHE_MMU_ACCESS_1_SPEC","PRO_MMU_RD_ACS_R","PRO_MMU_RD_ACS_W","PRO_MMU_WR_ACS_R","PRO_MMU_WR_ACS_W","R","W","bits","borrow","borrow_mut","from","into","pro_mmu_rd_acs","pro_mmu_rd_acs","pro_mmu_wr_acs","pro_mmu_wr_acs","try_from","try_into","type_id","CACHE_SOURCE_0_SPEC","CACHE_SOURCE_LOCK_R","CACHE_SOURCE_LOCK_W","R","W","bits","borrow","borrow_mut","cache_source_lock","cache_source_lock","from","into","try_from","try_into","type_id","CACHE_SOURCE_1_SPEC","PRO_CACHE_D_SOURCE_PRO_DPORT_R","PRO_CACHE_D_SOURCE_PRO_DPORT_W","PRO_CACHE_D_SOURCE_PRO_DRAM0_R","PRO_CACHE_D_SOURCE_PRO_DRAM0_W","PRO_CACHE_D_SOURCE_PRO_DROM0_R","PRO_CACHE_D_SOURCE_PRO_DROM0_W","PRO_CACHE_I_SOURCE_PRO_DROM0_R","PRO_CACHE_I_SOURCE_PRO_DROM0_W","PRO_CACHE_I_SOURCE_PRO_IRAM1_R","PRO_CACHE_I_SOURCE_PRO_IRAM1_W","PRO_CACHE_I_SOURCE_PRO_IROM0_R","PRO_CACHE_I_SOURCE_PRO_IROM0_W","R","W","bits","borrow","borrow_mut","from","into","pro_cache_d_source_pro_dport","pro_cache_d_source_pro_dport","pro_cache_d_source_pro_dram0","pro_cache_d_source_pro_dram0","pro_cache_d_source_pro_drom0","pro_cache_d_source_pro_drom0","pro_cache_i_source_pro_drom0","pro_cache_i_source_pro_drom0","pro_cache_i_source_pro_iram1","pro_cache_i_source_pro_iram1","pro_cache_i_source_pro_irom0","pro_cache_i_source_pro_irom0","try_from","try_into","type_id","CACHE_TAG_ACCESS_0_SPEC","CACHE_TAG_ACCESS_LOCK_R","CACHE_TAG_ACCESS_LOCK_W","R","W","bits","borrow","borrow_mut","cache_tag_access_lock","cache_tag_access_lock","from","into","try_from","try_into","type_id","CACHE_TAG_ACCESS_1_SPEC","PRO_D_TAG_RD_ACS_R","PRO_D_TAG_RD_ACS_W","PRO_D_TAG_WR_ACS_R","PRO_D_TAG_WR_ACS_W","PRO_I_TAG_RD_ACS_R","PRO_I_TAG_RD_ACS_W","PRO_I_TAG_WR_ACS_R","PRO_I_TAG_WR_ACS_W","R","W","bits","borrow","borrow_mut","from","into","pro_d_tag_rd_acs","pro_d_tag_rd_acs","pro_d_tag_wr_acs","pro_d_tag_wr_acs","pro_i_tag_rd_acs","pro_i_tag_rd_acs","pro_i_tag_wr_acs","pro_i_tag_wr_acs","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CPU_PERIPHERAL_INTR_SPEC","CPU_PERI_BYTE_ERROR_CLR_R","CPU_PERI_BYTE_ERROR_CLR_W","CPU_PERI_BYTE_ERROR_EN_R","CPU_PERI_BYTE_ERROR_EN_W","CPU_PERI_BYTE_ERROR_INTR_R","R","W","bits","borrow","borrow_mut","cpu_peri_byte_error_clr","cpu_peri_byte_error_clr","cpu_peri_byte_error_en","cpu_peri_byte_error_en","cpu_peri_byte_error_intr","from","into","try_from","try_into","type_id","CPU_PERIPHERAL_STATUS_SPEC","CPU_PERI_BYTE_ERROR_ADDR_R","R","borrow","borrow_mut","cpu_peri_byte_error_addr","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMA_APB_I_0_SPEC","DMA_APB_I_LOCK_R","DMA_APB_I_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apb_i_lock","dma_apb_i_lock","from","into","try_from","try_into","type_id","DMA_APB_I_1_SPEC","DMA_APB_I_SRAM_0_R_R","DMA_APB_I_SRAM_0_R_W","DMA_APB_I_SRAM_0_W_R","DMA_APB_I_SRAM_0_W_W","DMA_APB_I_SRAM_1_R_R","DMA_APB_I_SRAM_1_R_W","DMA_APB_I_SRAM_1_W_R","DMA_APB_I_SRAM_1_W_W","DMA_APB_I_SRAM_2_R_R","DMA_APB_I_SRAM_2_R_W","DMA_APB_I_SRAM_2_W_R","DMA_APB_I_SRAM_2_W_W","DMA_APB_I_SRAM_3_R_R","DMA_APB_I_SRAM_3_R_W","DMA_APB_I_SRAM_3_W_R","DMA_APB_I_SRAM_3_W_W","DMA_APB_I_SRAM_4_H_R_R","DMA_APB_I_SRAM_4_H_R_W","DMA_APB_I_SRAM_4_H_W_R","DMA_APB_I_SRAM_4_H_W_W","DMA_APB_I_SRAM_4_L_R_R","DMA_APB_I_SRAM_4_L_R_W","DMA_APB_I_SRAM_4_L_W_R","DMA_APB_I_SRAM_4_L_W_W","DMA_APB_I_SRAM_4_SPLTADDR_R","DMA_APB_I_SRAM_4_SPLTADDR_W","R","W","bits","borrow","borrow_mut","dma_apb_i_sram_0_r","dma_apb_i_sram_0_r","dma_apb_i_sram_0_w","dma_apb_i_sram_0_w","dma_apb_i_sram_1_r","dma_apb_i_sram_1_r","dma_apb_i_sram_1_w","dma_apb_i_sram_1_w","dma_apb_i_sram_2_r","dma_apb_i_sram_2_r","dma_apb_i_sram_2_w","dma_apb_i_sram_2_w","dma_apb_i_sram_3_r","dma_apb_i_sram_3_r","dma_apb_i_sram_3_w","dma_apb_i_sram_3_w","dma_apb_i_sram_4_h_r","dma_apb_i_sram_4_h_r","dma_apb_i_sram_4_h_w","dma_apb_i_sram_4_h_w","dma_apb_i_sram_4_l_r","dma_apb_i_sram_4_l_r","dma_apb_i_sram_4_l_w","dma_apb_i_sram_4_l_w","dma_apb_i_sram_4_spltaddr","dma_apb_i_sram_4_spltaddr","from","into","try_from","try_into","type_id","DMA_APB_I_2_SPEC","DMA_APB_I_ILG_CLR_R","DMA_APB_I_ILG_CLR_W","DMA_APB_I_ILG_EN_R","DMA_APB_I_ILG_EN_W","DMA_APB_I_ILG_INTR_R","R","W","bits","borrow","borrow_mut","dma_apb_i_ilg_clr","dma_apb_i_ilg_clr","dma_apb_i_ilg_en","dma_apb_i_ilg_en","dma_apb_i_ilg_intr","from","into","try_from","try_into","type_id","DMA_APB_I_3_SPEC","DMA_APB_I_ILG_ST_R","R","borrow","borrow_mut","dma_apb_i_ilg_st","from","into","try_from","try_into","type_id","DMA_RX_I_0_SPEC","DMA_RX_I_LOCK_R","DMA_RX_I_LOCK_W","R","W","bits","borrow","borrow_mut","dma_rx_i_lock","dma_rx_i_lock","from","into","try_from","try_into","type_id","DMA_RX_I_1_SPEC","DMA_RX_I_SRAM_0_R_R","DMA_RX_I_SRAM_0_R_W","DMA_RX_I_SRAM_0_W_R","DMA_RX_I_SRAM_0_W_W","DMA_RX_I_SRAM_1_R_R","DMA_RX_I_SRAM_1_R_W","DMA_RX_I_SRAM_1_W_R","DMA_RX_I_SRAM_1_W_W","DMA_RX_I_SRAM_2_R_R","DMA_RX_I_SRAM_2_R_W","DMA_RX_I_SRAM_2_W_R","DMA_RX_I_SRAM_2_W_W","DMA_RX_I_SRAM_3_R_R","DMA_RX_I_SRAM_3_R_W","DMA_RX_I_SRAM_3_W_R","DMA_RX_I_SRAM_3_W_W","DMA_RX_I_SRAM_4_H_R_R","DMA_RX_I_SRAM_4_H_R_W","DMA_RX_I_SRAM_4_H_W_R","DMA_RX_I_SRAM_4_H_W_W","DMA_RX_I_SRAM_4_L_R_R","DMA_RX_I_SRAM_4_L_R_W","DMA_RX_I_SRAM_4_L_W_R","DMA_RX_I_SRAM_4_L_W_W","DMA_RX_I_SRAM_4_SPLTADDR_R","DMA_RX_I_SRAM_4_SPLTADDR_W","R","W","bits","borrow","borrow_mut","dma_rx_i_sram_0_r","dma_rx_i_sram_0_r","dma_rx_i_sram_0_w","dma_rx_i_sram_0_w","dma_rx_i_sram_1_r","dma_rx_i_sram_1_r","dma_rx_i_sram_1_w","dma_rx_i_sram_1_w","dma_rx_i_sram_2_r","dma_rx_i_sram_2_r","dma_rx_i_sram_2_w","dma_rx_i_sram_2_w","dma_rx_i_sram_3_r","dma_rx_i_sram_3_r","dma_rx_i_sram_3_w","dma_rx_i_sram_3_w","dma_rx_i_sram_4_h_r","dma_rx_i_sram_4_h_r","dma_rx_i_sram_4_h_w","dma_rx_i_sram_4_h_w","dma_rx_i_sram_4_l_r","dma_rx_i_sram_4_l_r","dma_rx_i_sram_4_l_w","dma_rx_i_sram_4_l_w","dma_rx_i_sram_4_spltaddr","dma_rx_i_sram_4_spltaddr","from","into","try_from","try_into","type_id","DMA_RX_I_2_SPEC","DMA_RX_I_ILG_CLR_R","DMA_RX_I_ILG_CLR_W","DMA_RX_I_ILG_EN_R","DMA_RX_I_ILG_EN_W","DMA_RX_I_ILG_INTR_R","R","W","bits","borrow","borrow_mut","dma_rx_i_ilg_clr","dma_rx_i_ilg_clr","dma_rx_i_ilg_en","dma_rx_i_ilg_en","dma_rx_i_ilg_intr","from","into","try_from","try_into","type_id","DMA_RX_I_3_SPEC","DMA_RX_I_ILG_ST_R","R","borrow","borrow_mut","dma_rx_i_ilg_st","from","into","try_from","try_into","type_id","DMA_TX_I_0_SPEC","DMA_TX_I_LOCK_R","DMA_TX_I_LOCK_W","R","W","bits","borrow","borrow_mut","dma_tx_i_lock","dma_tx_i_lock","from","into","try_from","try_into","type_id","DMA_TX_I_1_SPEC","DMA_TX_I_SRAM_0_R_R","DMA_TX_I_SRAM_0_R_W","DMA_TX_I_SRAM_0_W_R","DMA_TX_I_SRAM_0_W_W","DMA_TX_I_SRAM_1_R_R","DMA_TX_I_SRAM_1_R_W","DMA_TX_I_SRAM_1_W_R","DMA_TX_I_SRAM_1_W_W","DMA_TX_I_SRAM_2_R_R","DMA_TX_I_SRAM_2_R_W","DMA_TX_I_SRAM_2_W_R","DMA_TX_I_SRAM_2_W_W","DMA_TX_I_SRAM_3_R_R","DMA_TX_I_SRAM_3_R_W","DMA_TX_I_SRAM_3_W_R","DMA_TX_I_SRAM_3_W_W","DMA_TX_I_SRAM_4_H_R_R","DMA_TX_I_SRAM_4_H_R_W","DMA_TX_I_SRAM_4_H_W_R","DMA_TX_I_SRAM_4_H_W_W","DMA_TX_I_SRAM_4_L_R_R","DMA_TX_I_SRAM_4_L_R_W","DMA_TX_I_SRAM_4_L_W_R","DMA_TX_I_SRAM_4_L_W_W","DMA_TX_I_SRAM_4_SPLTADDR_R","DMA_TX_I_SRAM_4_SPLTADDR_W","R","W","bits","borrow","borrow_mut","dma_tx_i_sram_0_r","dma_tx_i_sram_0_r","dma_tx_i_sram_0_w","dma_tx_i_sram_0_w","dma_tx_i_sram_1_r","dma_tx_i_sram_1_r","dma_tx_i_sram_1_w","dma_tx_i_sram_1_w","dma_tx_i_sram_2_r","dma_tx_i_sram_2_r","dma_tx_i_sram_2_w","dma_tx_i_sram_2_w","dma_tx_i_sram_3_r","dma_tx_i_sram_3_r","dma_tx_i_sram_3_w","dma_tx_i_sram_3_w","dma_tx_i_sram_4_h_r","dma_tx_i_sram_4_h_r","dma_tx_i_sram_4_h_w","dma_tx_i_sram_4_h_w","dma_tx_i_sram_4_l_r","dma_tx_i_sram_4_l_r","dma_tx_i_sram_4_l_w","dma_tx_i_sram_4_l_w","dma_tx_i_sram_4_spltaddr","dma_tx_i_sram_4_spltaddr","from","into","try_from","try_into","type_id","DMA_TX_I_2_SPEC","DMA_TX_I_ILG_CLR_R","DMA_TX_I_ILG_CLR_W","DMA_TX_I_ILG_EN_R","DMA_TX_I_ILG_EN_W","DMA_TX_I_ILG_INTR_R","R","W","bits","borrow","borrow_mut","dma_tx_i_ilg_clr","dma_tx_i_ilg_clr","dma_tx_i_ilg_en","dma_tx_i_ilg_en","dma_tx_i_ilg_intr","from","into","try_from","try_into","type_id","DMA_TX_I_3_SPEC","DMA_TX_I_ILG_ST_R","R","borrow","borrow_mut","dma_tx_i_ilg_st","from","into","try_from","try_into","type_id","MAC_DUMP_0_SPEC","MAC_DUMP_LOCK_R","MAC_DUMP_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","mac_dump_lock","mac_dump_lock","try_from","try_into","type_id","MAC_DUMP_1_SPEC","MAC_DUMP_CONNECT_R","MAC_DUMP_CONNECT_W","R","W","bits","borrow","borrow_mut","from","into","mac_dump_connect","mac_dump_connect","try_from","try_into","type_id","OCCUPY_0_SPEC","OCCUPY_LOCK_R","OCCUPY_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","occupy_lock","occupy_lock","try_from","try_into","type_id","OCCUPY_1_SPEC","OCCUPY_CACHE_R","OCCUPY_CACHE_W","R","W","bits","borrow","borrow_mut","from","into","occupy_cache","occupy_cache","try_from","try_into","type_id","OCCUPY_2_SPEC","OCCUPY_MAC_DUMP_R","OCCUPY_MAC_DUMP_W","R","W","bits","borrow","borrow_mut","from","into","occupy_mac_dump","occupy_mac_dump","try_from","try_into","type_id","OCCUPY_3_SPEC","OCCUPY_PRO_TRACE_R","OCCUPY_PRO_TRACE_W","R","W","bits","borrow","borrow_mut","from","into","occupy_pro_trace","occupy_pro_trace","try_from","try_into","type_id","PRO_AHB_0_SPEC","PRO_AHB_LOCK_R","PRO_AHB_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","pro_ahb_lock","pro_ahb_lock","try_from","try_into","type_id","PRO_AHB_1_SPEC","PRO_AHB_RTCSLOW_0_H_F_R","PRO_AHB_RTCSLOW_0_H_F_W","PRO_AHB_RTCSLOW_0_H_R_R","PRO_AHB_RTCSLOW_0_H_R_W","PRO_AHB_RTCSLOW_0_H_W_R","PRO_AHB_RTCSLOW_0_H_W_W","PRO_AHB_RTCSLOW_0_L_F_R","PRO_AHB_RTCSLOW_0_L_F_W","PRO_AHB_RTCSLOW_0_L_R_R","PRO_AHB_RTCSLOW_0_L_R_W","PRO_AHB_RTCSLOW_0_L_W_R","PRO_AHB_RTCSLOW_0_L_W_W","PRO_AHB_RTCSLOW_0_SPLTADDR_R","PRO_AHB_RTCSLOW_0_SPLTADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_ahb_rtcslow_0_h_f","pro_ahb_rtcslow_0_h_f","pro_ahb_rtcslow_0_h_r","pro_ahb_rtcslow_0_h_r","pro_ahb_rtcslow_0_h_w","pro_ahb_rtcslow_0_h_w","pro_ahb_rtcslow_0_l_f","pro_ahb_rtcslow_0_l_f","pro_ahb_rtcslow_0_l_r","pro_ahb_rtcslow_0_l_r","pro_ahb_rtcslow_0_l_w","pro_ahb_rtcslow_0_l_w","pro_ahb_rtcslow_0_spltaddr","pro_ahb_rtcslow_0_spltaddr","try_from","try_into","type_id","PRO_AHB_2_SPEC","PRO_AHB_RTCSLOW_1_H_F_R","PRO_AHB_RTCSLOW_1_H_F_W","PRO_AHB_RTCSLOW_1_H_R_R","PRO_AHB_RTCSLOW_1_H_R_W","PRO_AHB_RTCSLOW_1_H_W_R","PRO_AHB_RTCSLOW_1_H_W_W","PRO_AHB_RTCSLOW_1_L_F_R","PRO_AHB_RTCSLOW_1_L_F_W","PRO_AHB_RTCSLOW_1_L_R_R","PRO_AHB_RTCSLOW_1_L_R_W","PRO_AHB_RTCSLOW_1_L_W_R","PRO_AHB_RTCSLOW_1_L_W_W","PRO_AHB_RTCSLOW_1_SPLTADDR_R","PRO_AHB_RTCSLOW_1_SPLTADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_ahb_rtcslow_1_h_f","pro_ahb_rtcslow_1_h_f","pro_ahb_rtcslow_1_h_r","pro_ahb_rtcslow_1_h_r","pro_ahb_rtcslow_1_h_w","pro_ahb_rtcslow_1_h_w","pro_ahb_rtcslow_1_l_f","pro_ahb_rtcslow_1_l_f","pro_ahb_rtcslow_1_l_r","pro_ahb_rtcslow_1_l_r","pro_ahb_rtcslow_1_l_w","pro_ahb_rtcslow_1_l_w","pro_ahb_rtcslow_1_spltaddr","pro_ahb_rtcslow_1_spltaddr","try_from","try_into","type_id","PRO_AHB_3_SPEC","PRO_AHB_ILG_CLR_R","PRO_AHB_ILG_CLR_W","PRO_AHB_ILG_EN_R","PRO_AHB_ILG_EN_W","PRO_AHB_ILG_INTR_R","R","W","bits","borrow","borrow_mut","from","into","pro_ahb_ilg_clr","pro_ahb_ilg_clr","pro_ahb_ilg_en","pro_ahb_ilg_en","pro_ahb_ilg_intr","try_from","try_into","type_id","PRO_AHB_4_SPEC","PRO_AHB_ILG_ST_R","R","borrow","borrow_mut","from","into","pro_ahb_ilg_st","try_from","try_into","type_id","PRO_BOOT_LOCATION_0_SPEC","PRO_BOOT_LOCATION_LOCK_R","PRO_BOOT_LOCATION_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","pro_boot_location_lock","pro_boot_location_lock","try_from","try_into","type_id","PRO_BOOT_LOCATION_1_SPEC","PRO_BOOT_REMAP_R","PRO_BOOT_REMAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_boot_remap","pro_boot_remap","try_from","try_into","type_id","PRO_CACHE_0_SPEC","PRO_CACHE_LOCK_R","PRO_CACHE_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","pro_cache_lock","pro_cache_lock","try_from","try_into","type_id","PRO_CACHE_1_SPEC","PRO_CACHE_CONNECT_R","PRO_CACHE_CONNECT_W","R","W","bits","borrow","borrow_mut","from","into","pro_cache_connect","pro_cache_connect","try_from","try_into","type_id","PRO_CACHE_2_SPEC","PRO_CACHE_ILG_CLR_R","PRO_CACHE_ILG_CLR_W","PRO_CACHE_ILG_EN_R","PRO_CACHE_ILG_EN_W","PRO_CACHE_ILG_INTR_R","R","W","bits","borrow","borrow_mut","from","into","pro_cache_ilg_clr","pro_cache_ilg_clr","pro_cache_ilg_en","pro_cache_ilg_en","pro_cache_ilg_intr","try_from","try_into","type_id","PRO_CACHE_3_SPEC","PRO_CACHE_ILG_ST_I_R","R","borrow","borrow_mut","from","into","pro_cache_ilg_st_i","try_from","try_into","type_id","PRO_CACHE_4_SPEC","PRO_CACHE_ILG_ST_D_R","R","borrow","borrow_mut","from","into","pro_cache_ilg_st_d","try_from","try_into","type_id","PRO_DPORT_0_SPEC","PRO_DPORT_LOCK_R","PRO_DPORT_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","pro_dport_lock","pro_dport_lock","try_from","try_into","type_id","PRO_DPORT_1_SPEC","PRO_DPORT_APB_PERIPHERAL_FORBID_R","PRO_DPORT_APB_PERIPHERAL_FORBID_W","PRO_DPORT_RESERVE_FIFO_VALID_R","PRO_DPORT_RESERVE_FIFO_VALID_W","PRO_DPORT_RTCSLOW_H_R_R","PRO_DPORT_RTCSLOW_H_R_W","PRO_DPORT_RTCSLOW_H_W_R","PRO_DPORT_RTCSLOW_H_W_W","PRO_DPORT_RTCSLOW_L_R_R","PRO_DPORT_RTCSLOW_L_R_W","PRO_DPORT_RTCSLOW_L_W_R","PRO_DPORT_RTCSLOW_L_W_W","PRO_DPORT_RTCSLOW_SPLTADDR_R","PRO_DPORT_RTCSLOW_SPLTADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_dport_apb_peripheral_forbid","pro_dport_apb_peripheral_forbid","pro_dport_reserve_fifo_valid","pro_dport_reserve_fifo_valid","pro_dport_rtcslow_h_r","pro_dport_rtcslow_h_r","pro_dport_rtcslow_h_w","pro_dport_rtcslow_h_w","pro_dport_rtcslow_l_r","pro_dport_rtcslow_l_r","pro_dport_rtcslow_l_w","pro_dport_rtcslow_l_w","pro_dport_rtcslow_spltaddr","pro_dport_rtcslow_spltaddr","try_from","try_into","type_id","PRO_DPORT_2_SPEC","PRO_DPORT_RESERVE_FIFO_0_R","PRO_DPORT_RESERVE_FIFO_0_W","R","W","bits","borrow","borrow_mut","from","into","pro_dport_reserve_fifo_0","pro_dport_reserve_fifo_0","try_from","try_into","type_id","PRO_DPORT_3_SPEC","PRO_DPORT_RESERVE_FIFO_1_R","PRO_DPORT_RESERVE_FIFO_1_W","R","W","bits","borrow","borrow_mut","from","into","pro_dport_reserve_fifo_1","pro_dport_reserve_fifo_1","try_from","try_into","type_id","PRO_DPORT_4_SPEC","PRO_DPORT_RESERVE_FIFO_2_R","PRO_DPORT_RESERVE_FIFO_2_W","R","W","bits","borrow","borrow_mut","from","into","pro_dport_reserve_fifo_2","pro_dport_reserve_fifo_2","try_from","try_into","type_id","PRO_DPORT_5_SPEC","PRO_DPORT_RESERVE_FIFO_3_R","PRO_DPORT_RESERVE_FIFO_3_W","R","W","bits","borrow","borrow_mut","from","into","pro_dport_reserve_fifo_3","pro_dport_reserve_fifo_3","try_from","try_into","type_id","PRO_DPORT_6_SPEC","PRO_DPORT_ILG_CLR_R","PRO_DPORT_ILG_CLR_W","PRO_DPORT_ILG_EN_R","PRO_DPORT_ILG_EN_W","PRO_DPORT_ILG_INTR_R","R","W","bits","borrow","borrow_mut","from","into","pro_dport_ilg_clr","pro_dport_ilg_clr","pro_dport_ilg_en","pro_dport_ilg_en","pro_dport_ilg_intr","try_from","try_into","type_id","PRO_DPORT_7_SPEC","PRO_DPORT_ILG_ST_R","R","borrow","borrow_mut","from","into","pro_dport_ilg_st","try_from","try_into","type_id","PRO_DRAM0_0_SPEC","PRO_DRAM0_LOCK_R","PRO_DRAM0_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","pro_dram0_lock","pro_dram0_lock","try_from","try_into","type_id","PRO_DRAM0_1_SPEC","PRO_DRAM0_SRAM_0_R_R","PRO_DRAM0_SRAM_0_R_W","PRO_DRAM0_SRAM_0_W_R","PRO_DRAM0_SRAM_0_W_W","PRO_DRAM0_SRAM_1_R_R","PRO_DRAM0_SRAM_1_R_W","PRO_DRAM0_SRAM_1_W_R","PRO_DRAM0_SRAM_1_W_W","PRO_DRAM0_SRAM_2_R_R","PRO_DRAM0_SRAM_2_R_W","PRO_DRAM0_SRAM_2_W_R","PRO_DRAM0_SRAM_2_W_W","PRO_DRAM0_SRAM_3_R_R","PRO_DRAM0_SRAM_3_R_W","PRO_DRAM0_SRAM_3_W_R","PRO_DRAM0_SRAM_3_W_W","PRO_DRAM0_SRAM_4_H_R_R","PRO_DRAM0_SRAM_4_H_R_W","PRO_DRAM0_SRAM_4_H_W_R","PRO_DRAM0_SRAM_4_H_W_W","PRO_DRAM0_SRAM_4_L_R_R","PRO_DRAM0_SRAM_4_L_R_W","PRO_DRAM0_SRAM_4_L_W_R","PRO_DRAM0_SRAM_4_L_W_W","PRO_DRAM0_SRAM_4_SPLTADDR_R","PRO_DRAM0_SRAM_4_SPLTADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_dram0_sram_0_r","pro_dram0_sram_0_r","pro_dram0_sram_0_w","pro_dram0_sram_0_w","pro_dram0_sram_1_r","pro_dram0_sram_1_r","pro_dram0_sram_1_w","pro_dram0_sram_1_w","pro_dram0_sram_2_r","pro_dram0_sram_2_r","pro_dram0_sram_2_w","pro_dram0_sram_2_w","pro_dram0_sram_3_r","pro_dram0_sram_3_r","pro_dram0_sram_3_w","pro_dram0_sram_3_w","pro_dram0_sram_4_h_r","pro_dram0_sram_4_h_r","pro_dram0_sram_4_h_w","pro_dram0_sram_4_h_w","pro_dram0_sram_4_l_r","pro_dram0_sram_4_l_r","pro_dram0_sram_4_l_w","pro_dram0_sram_4_l_w","pro_dram0_sram_4_spltaddr","pro_dram0_sram_4_spltaddr","try_from","try_into","type_id","PRO_DRAM0_2_SPEC","PRO_DRAM0_RTCFAST_H_R_R","PRO_DRAM0_RTCFAST_H_R_W","PRO_DRAM0_RTCFAST_H_W_R","PRO_DRAM0_RTCFAST_H_W_W","PRO_DRAM0_RTCFAST_L_R_R","PRO_DRAM0_RTCFAST_L_R_W","PRO_DRAM0_RTCFAST_L_W_R","PRO_DRAM0_RTCFAST_L_W_W","PRO_DRAM0_RTCFAST_SPLTADDR_R","PRO_DRAM0_RTCFAST_SPLTADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_dram0_rtcfast_h_r","pro_dram0_rtcfast_h_r","pro_dram0_rtcfast_h_w","pro_dram0_rtcfast_h_w","pro_dram0_rtcfast_l_r","pro_dram0_rtcfast_l_r","pro_dram0_rtcfast_l_w","pro_dram0_rtcfast_l_w","pro_dram0_rtcfast_spltaddr","pro_dram0_rtcfast_spltaddr","try_from","try_into","type_id","PRO_DRAM0_3_SPEC","PRO_DRAM0_ILG_CLR_R","PRO_DRAM0_ILG_CLR_W","PRO_DRAM0_ILG_EN_R","PRO_DRAM0_ILG_EN_W","PRO_DRAM0_ILG_INTR_R","R","W","bits","borrow","borrow_mut","from","into","pro_dram0_ilg_clr","pro_dram0_ilg_clr","pro_dram0_ilg_en","pro_dram0_ilg_en","pro_dram0_ilg_intr","try_from","try_into","type_id","PRO_DRAM0_4_SPEC","PRO_DRAM0_ILG_ST_R","R","borrow","borrow_mut","from","into","pro_dram0_ilg_st","try_from","try_into","type_id","PRO_IRAM0_0_SPEC","PRO_IRAM0_LOCK_R","PRO_IRAM0_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","pro_iram0_lock","pro_iram0_lock","try_from","try_into","type_id","PRO_IRAM0_1_SPEC","PRO_IRAM0_SRAM_0_F_R","PRO_IRAM0_SRAM_0_F_W","PRO_IRAM0_SRAM_0_R_R","PRO_IRAM0_SRAM_0_R_W","PRO_IRAM0_SRAM_0_W_R","PRO_IRAM0_SRAM_0_W_W","PRO_IRAM0_SRAM_1_F_R","PRO_IRAM0_SRAM_1_F_W","PRO_IRAM0_SRAM_1_R_R","PRO_IRAM0_SRAM_1_R_W","PRO_IRAM0_SRAM_1_W_R","PRO_IRAM0_SRAM_1_W_W","PRO_IRAM0_SRAM_2_F_R","PRO_IRAM0_SRAM_2_F_W","PRO_IRAM0_SRAM_2_R_R","PRO_IRAM0_SRAM_2_R_W","PRO_IRAM0_SRAM_2_W_R","PRO_IRAM0_SRAM_2_W_W","PRO_IRAM0_SRAM_3_F_R","PRO_IRAM0_SRAM_3_F_W","PRO_IRAM0_SRAM_3_R_R","PRO_IRAM0_SRAM_3_R_W","PRO_IRAM0_SRAM_3_W_R","PRO_IRAM0_SRAM_3_W_W","R","W","bits","borrow","borrow_mut","from","into","pro_iram0_sram_0_f","pro_iram0_sram_0_f","pro_iram0_sram_0_r","pro_iram0_sram_0_r","pro_iram0_sram_0_w","pro_iram0_sram_0_w","pro_iram0_sram_1_f","pro_iram0_sram_1_f","pro_iram0_sram_1_r","pro_iram0_sram_1_r","pro_iram0_sram_1_w","pro_iram0_sram_1_w","pro_iram0_sram_2_f","pro_iram0_sram_2_f","pro_iram0_sram_2_r","pro_iram0_sram_2_r","pro_iram0_sram_2_w","pro_iram0_sram_2_w","pro_iram0_sram_3_f","pro_iram0_sram_3_f","pro_iram0_sram_3_r","pro_iram0_sram_3_r","pro_iram0_sram_3_w","pro_iram0_sram_3_w","try_from","try_into","type_id","PRO_IRAM0_2_SPEC","PRO_IRAM0_SRAM_4_H_F_R","PRO_IRAM0_SRAM_4_H_F_W","PRO_IRAM0_SRAM_4_H_R_R","PRO_IRAM0_SRAM_4_H_R_W","PRO_IRAM0_SRAM_4_H_W_R","PRO_IRAM0_SRAM_4_H_W_W","PRO_IRAM0_SRAM_4_L_F_R","PRO_IRAM0_SRAM_4_L_F_W","PRO_IRAM0_SRAM_4_L_R_R","PRO_IRAM0_SRAM_4_L_R_W","PRO_IRAM0_SRAM_4_L_W_R","PRO_IRAM0_SRAM_4_L_W_W","PRO_IRAM0_SRAM_4_SPLTADDR_R","PRO_IRAM0_SRAM_4_SPLTADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_iram0_sram_4_h_f","pro_iram0_sram_4_h_f","pro_iram0_sram_4_h_r","pro_iram0_sram_4_h_r","pro_iram0_sram_4_h_w","pro_iram0_sram_4_h_w","pro_iram0_sram_4_l_f","pro_iram0_sram_4_l_f","pro_iram0_sram_4_l_r","pro_iram0_sram_4_l_r","pro_iram0_sram_4_l_w","pro_iram0_sram_4_l_w","pro_iram0_sram_4_spltaddr","pro_iram0_sram_4_spltaddr","try_from","try_into","type_id","PRO_IRAM0_3_SPEC","PRO_IRAM0_RTCFAST_H_F_R","PRO_IRAM0_RTCFAST_H_F_W","PRO_IRAM0_RTCFAST_H_R_R","PRO_IRAM0_RTCFAST_H_R_W","PRO_IRAM0_RTCFAST_H_W_R","PRO_IRAM0_RTCFAST_H_W_W","PRO_IRAM0_RTCFAST_L_F_R","PRO_IRAM0_RTCFAST_L_F_W","PRO_IRAM0_RTCFAST_L_R_R","PRO_IRAM0_RTCFAST_L_R_W","PRO_IRAM0_RTCFAST_L_W_R","PRO_IRAM0_RTCFAST_L_W_W","PRO_IRAM0_RTCFAST_SPLTADDR_R","PRO_IRAM0_RTCFAST_SPLTADDR_W","R","W","bits","borrow","borrow_mut","from","into","pro_iram0_rtcfast_h_f","pro_iram0_rtcfast_h_f","pro_iram0_rtcfast_h_r","pro_iram0_rtcfast_h_r","pro_iram0_rtcfast_h_w","pro_iram0_rtcfast_h_w","pro_iram0_rtcfast_l_f","pro_iram0_rtcfast_l_f","pro_iram0_rtcfast_l_r","pro_iram0_rtcfast_l_r","pro_iram0_rtcfast_l_w","pro_iram0_rtcfast_l_w","pro_iram0_rtcfast_spltaddr","pro_iram0_rtcfast_spltaddr","try_from","try_into","type_id","PRO_IRAM0_4_SPEC","PRO_IRAM0_ILG_CLR_R","PRO_IRAM0_ILG_CLR_W","PRO_IRAM0_ILG_EN_R","PRO_IRAM0_ILG_EN_W","PRO_IRAM0_ILG_INTR_R","R","W","bits","borrow","borrow_mut","from","into","pro_iram0_ilg_clr","pro_iram0_ilg_clr","pro_iram0_ilg_en","pro_iram0_ilg_en","pro_iram0_ilg_intr","try_from","try_into","type_id","PRO_IRAM0_5_SPEC","PRO_IRAM0_ILG_ST_R","R","borrow","borrow_mut","from","into","pro_iram0_ilg_st","try_from","try_into","type_id","PRO_TRACE_0_SPEC","PRO_TRACE_LOCK_R","PRO_TRACE_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","pro_trace_lock","pro_trace_lock","try_from","try_into","type_id","PRO_TRACE_1_SPEC","PRO_TRACE_DISABLE_R","PRO_TRACE_DISABLE_W","R","W","bits","borrow","borrow_mut","from","into","pro_trace_disable","pro_trace_disable","try_from","try_into","type_id","R","SDIO_0_SPEC","SDIO_LOCK_R","SDIO_LOCK_W","W","bits","borrow","borrow_mut","from","into","sdio_lock","sdio_lock","try_from","try_into","type_id","R","SDIO_1_SPEC","SDIO_DISABLE_R","SDIO_DISABLE_W","W","bits","borrow","borrow_mut","from","into","sdio_disable","sdio_disable","try_from","try_into","type_id","APB_CONF","CHADDR","CHCARRIER_DUTY","CHCONF0","CHCONF1","CHDATA","CHSTATUS","CH_RX_CARRIER_RM","CH_TX_LIM","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","REF_CNT_RST","RegisterBlock","TX_SIM","apb_conf","apb_conf","borrow","borrow_mut","ch0_rx_carrier_rm","ch0_tx_lim","ch0addr","ch0carrier_duty","ch0conf0","ch0conf1","ch0data","ch0status","ch1_rx_carrier_rm","ch1_tx_lim","ch1addr","ch1carrier_duty","ch1conf0","ch1conf1","ch1data","ch1status","ch2_rx_carrier_rm","ch2_tx_lim","ch2addr","ch2carrier_duty","ch2conf0","ch2conf1","ch2data","ch2status","ch3_rx_carrier_rm","ch3_tx_lim","ch3addr","ch3carrier_duty","ch3conf0","ch3conf1","ch3data","ch3status","ch_rx_carrier_rm","ch_rx_carrier_rm","ch_rx_carrier_rm_iter","ch_tx_lim","ch_tx_lim","ch_tx_lim_iter","chaddr","chaddr","chaddr_iter","chcarrier_duty","chcarrier_duty","chcarrier_duty_iter","chconf0","chconf0","chconf0_iter","chconf1","chconf1","chconf1_iter","chdata","chdata","chdata_iter","chstatus","chstatus","chstatus_iter","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","ref_cnt_rst","ref_cnt_rst","try_from","try_into","tx_sim","tx_sim","type_id","APB_CONF_SPEC","APB_FIFO_MASK_R","APB_FIFO_MASK_W","CLK_EN_R","CLK_EN_W","MEM_CLK_FORCE_ON_R","MEM_CLK_FORCE_ON_W","MEM_FORCE_PD_R","MEM_FORCE_PD_W","MEM_FORCE_PU_R","MEM_FORCE_PU_W","MEM_TX_WRAP_EN_R","MEM_TX_WRAP_EN_W","R","W","apb_fifo_mask","apb_fifo_mask","bits","borrow","borrow_mut","clk_en","clk_en","from","into","mem_clk_force_on","mem_clk_force_on","mem_force_pd","mem_force_pd","mem_force_pu","mem_force_pu","mem_tx_wrap_en","mem_tx_wrap_en","try_from","try_into","type_id","CARRIER_HIGH_THRES_R","CARRIER_HIGH_THRES_W","CARRIER_LOW_THRES_R","CARRIER_LOW_THRES_W","CH_RX_CARRIER_RM_SPEC","R","W","bits","borrow","borrow_mut","carrier_high_thres","carrier_high_thres","carrier_low_thres","carrier_low_thres","from","into","try_from","try_into","type_id","CH_TX_LIM_SPEC","LOOP_COUNT_RESET_W","R","TX_LIM_R","TX_LIM_W","TX_LOOP_CNT_EN_R","TX_LOOP_CNT_EN_W","TX_LOOP_NUM_R","TX_LOOP_NUM_W","W","bits","borrow","borrow_mut","from","into","loop_count_reset","try_from","try_into","tx_lim","tx_lim","tx_loop_cnt_en","tx_loop_cnt_en","tx_loop_num","tx_loop_num","type_id","APB_MEM_RADDR_R","APB_MEM_WADDR_R","CHADDR_SPEC","R","apb_mem_raddr","apb_mem_waddr","borrow","borrow_mut","from","into","try_from","try_into","type_id","CARRIER_HIGH_R","CARRIER_HIGH_W","CARRIER_LOW_R","CARRIER_LOW_W","CHCARRIER_DUTY_SPEC","R","W","bits","borrow","borrow_mut","carrier_high","carrier_high","carrier_low","carrier_low","from","into","try_from","try_into","type_id","CARRIER_EFF_EN_R","CARRIER_EFF_EN_W","CARRIER_EN_R","CARRIER_EN_W","CARRIER_OUT_LV_R","CARRIER_OUT_LV_W","CHCONF0_SPEC","DIV_CNT_R","DIV_CNT_W","IDLE_THRES_R","IDLE_THRES_W","MEM_SIZE_R","MEM_SIZE_W","R","W","bits","borrow","borrow_mut","carrier_eff_en","carrier_eff_en","carrier_en","carrier_en","carrier_out_lv","carrier_out_lv","div_cnt","div_cnt","from","idle_thres","idle_thres","into","mem_size","mem_size","try_from","try_into","type_id","APB_MEM_RST_W","CHCONF1_SPEC","CHK_RX_CARRIER_EN_R","CHK_RX_CARRIER_EN_W","IDLE_OUT_EN_R","IDLE_OUT_EN_W","IDLE_OUT_LV_R","IDLE_OUT_LV_W","MEM_OWNER_R","MEM_OWNER_W","MEM_RD_RST_W","MEM_WR_RST_W","R","REF_ALWAYS_ON_R","REF_ALWAYS_ON_W","RX_EN_R","RX_EN_W","RX_FILTER_EN_R","RX_FILTER_EN_W","RX_FILTER_THRES_R","RX_FILTER_THRES_W","TX_CONTI_MODE_R","TX_CONTI_MODE_W","TX_START_R","TX_START_W","TX_STOP_R","TX_STOP_W","W","apb_mem_rst","bits","borrow","borrow_mut","chk_rx_carrier_en","chk_rx_carrier_en","from","idle_out_en","idle_out_en","idle_out_lv","idle_out_lv","into","mem_owner","mem_owner","mem_rd_rst","mem_wr_rst","ref_always_on","ref_always_on","rx_en","rx_en","rx_filter_en","rx_filter_en","rx_filter_thres","rx_filter_thres","try_from","try_into","tx_conti_mode","tx_conti_mode","tx_start","tx_start","tx_stop","tx_stop","type_id","CHDATA_SPEC","DATA_R","DATA_W","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","APB_MEM_RD_ERR_R","APB_MEM_WR_ERR_R","CHSTATUS_SPEC","MEM_EMPTY_R","MEM_FULL_R","MEM_OWNER_ERR_R","MEM_RADDR_EX_R","MEM_WADDR_EX_R","R","STATE_R","apb_mem_rd_err","apb_mem_wr_err","borrow","borrow_mut","from","into","mem_empty","mem_full","mem_owner_err","mem_raddr_ex","mem_waddr_ex","state","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","CH_ERR_W","CH_RX_END_W","CH_TX_END_W","CH_TX_LOOP_W","CH_TX_THR_EVENT_W","INT_CLR_SPEC","W","bits","borrow","borrow_mut","ch0_err","ch0_rx_end","ch0_tx_end","ch0_tx_loop","ch0_tx_thr_event","ch1_err","ch1_rx_end","ch1_tx_end","ch1_tx_loop","ch1_tx_thr_event","ch2_err","ch2_rx_end","ch2_tx_end","ch2_tx_loop","ch2_tx_thr_event","ch3_err","ch3_rx_end","ch3_tx_end","ch3_tx_loop","ch3_tx_thr_event","ch_err","ch_rx_end","ch_tx_end","ch_tx_loop","ch_tx_thr_event","from","into","try_from","try_into","type_id","CH_ERR_R","CH_ERR_W","CH_RX_END_R","CH_RX_END_W","CH_TX_END_R","CH_TX_END_W","CH_TX_LOOP_R","CH_TX_LOOP_W","CH_TX_THR_EVENT_R","CH_TX_THR_EVENT_W","INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","ch0_err","ch0_err","ch0_rx_end","ch0_rx_end","ch0_tx_end","ch0_tx_end","ch0_tx_loop","ch0_tx_loop","ch0_tx_thr_event","ch0_tx_thr_event","ch1_err","ch1_err","ch1_rx_end","ch1_rx_end","ch1_tx_end","ch1_tx_end","ch1_tx_loop","ch1_tx_loop","ch1_tx_thr_event","ch1_tx_thr_event","ch2_err","ch2_err","ch2_rx_end","ch2_rx_end","ch2_tx_end","ch2_tx_end","ch2_tx_loop","ch2_tx_loop","ch2_tx_thr_event","ch2_tx_thr_event","ch3_err","ch3_err","ch3_rx_end","ch3_rx_end","ch3_tx_end","ch3_tx_end","ch3_tx_loop","ch3_tx_loop","ch3_tx_thr_event","ch3_tx_thr_event","ch_err","ch_err","ch_err_iter","ch_rx_end","ch_rx_end","ch_rx_end_iter","ch_tx_end","ch_tx_end","ch_tx_end_iter","ch_tx_loop","ch_tx_loop","ch_tx_loop_iter","ch_tx_thr_event","ch_tx_thr_event","ch_tx_thr_event_iter","from","into","try_from","try_into","type_id","CH_ERR_R","CH_RX_END_R","CH_TX_END_R","CH_TX_LOOP_R","CH_TX_THR_EVENT_R","INT_RAW_SPEC","R","borrow","borrow_mut","ch0_err","ch0_rx_end","ch0_tx_end","ch0_tx_loop","ch0_tx_thr_event","ch1_err","ch1_rx_end","ch1_tx_end","ch1_tx_loop","ch1_tx_thr_event","ch2_err","ch2_rx_end","ch2_tx_end","ch2_tx_loop","ch2_tx_thr_event","ch3_err","ch3_rx_end","ch3_tx_end","ch3_tx_loop","ch3_tx_thr_event","ch_err","ch_err_iter","ch_rx_end","ch_rx_end_iter","ch_tx_end","ch_tx_end_iter","ch_tx_loop","ch_tx_loop_iter","ch_tx_thr_event","ch_tx_thr_event_iter","from","into","try_from","try_into","type_id","CH_ERR_R","CH_RX_END_R","CH_TX_END_R","CH_TX_LOOP_R","CH_TX_THR_EVENT_R","INT_ST_SPEC","R","borrow","borrow_mut","ch0_err","ch0_rx_end","ch0_tx_end","ch0_tx_loop","ch0_tx_thr_event","ch1_err","ch1_rx_end","ch1_tx_end","ch1_tx_loop","ch1_tx_thr_event","ch2_err","ch2_rx_end","ch2_tx_end","ch2_tx_loop","ch2_tx_thr_event","ch3_err","ch3_rx_end","ch3_tx_end","ch3_tx_loop","ch3_tx_thr_event","ch_err","ch_err_iter","ch_rx_end","ch_rx_end_iter","ch_tx_end","ch_tx_end_iter","ch_tx_loop","ch_tx_loop_iter","ch_tx_thr_event","ch_tx_thr_event_iter","from","into","try_from","try_into","type_id","CH0_R","CH0_W","CH1_R","CH1_W","CH2_R","CH2_W","CH3_R","CH3_W","R","REF_CNT_RST_SPEC","W","bits","borrow","borrow_mut","ch0","ch0","ch1","ch1","ch2","ch2","ch3","ch3","from","into","try_from","try_into","type_id","CH0_R","CH0_W","CH1_R","CH1_W","CH2_R","CH2_W","CH3_R","CH3_W","EN_R","EN_W","R","TX_SIM_SPEC","W","bits","borrow","borrow_mut","ch0","ch0","ch1","ch1","ch2","ch2","ch3","ch3","en","en","from","into","try_from","try_into","type_id","DATA","RegisterBlock","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","DATA_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLEAN","CLEAR_INTERRUPT","CONSTANT_TIME","DATE","IDLE","INTERRUPT_ENA","MODE","MODEXP_START","MODMULT_START","MULT_START","M_MEM","M_PRIME","RegisterBlock","SEARCH_ENABLE","SEARCH_POS","X_MEM","Y_MEM","Z_MEM","borrow","borrow_mut","clean","clean","clear_interrupt","clear_interrupt","constant_time","constant_time","date","date","from","idle","idle","interrupt_ena","interrupt_ena","into","m_mem","m_mem","m_mem_iter","m_prime","m_prime","mode","mode","modexp_start","modexp_start","modmult_start","modmult_start","mult_start","mult_start","search_enable","search_enable","search_pos","search_pos","try_from","try_into","type_id","x_mem","x_mem","x_mem_iter","y_mem","y_mem","y_mem_iter","z_mem","z_mem","z_mem_iter","CLEAN_R","CLEAN_SPEC","R","borrow","borrow_mut","clean","from","into","try_from","try_into","type_id","CLEAR_INTERRUPT_SPEC","CLEAR_INTERRUPT_W","W","bits","borrow","borrow_mut","clear_interrupt","from","into","try_from","try_into","type_id","CONSTANT_TIME_R","CONSTANT_TIME_SPEC","CONSTANT_TIME_W","R","W","bits","borrow","borrow_mut","constant_time","constant_time","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","IDLE_R","IDLE_SPEC","R","borrow","borrow_mut","from","idle","into","try_from","try_into","type_id","INTERRUPT_ENA_R","INTERRUPT_ENA_SPEC","INTERRUPT_ENA_W","R","W","bits","borrow","borrow_mut","from","interrupt_ena","interrupt_ena","into","try_from","try_into","type_id","M_MEM_SPEC","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","M_PRIME_R","M_PRIME_SPEC","M_PRIME_W","R","W","bits","borrow","borrow_mut","from","into","m_prime","m_prime","try_from","try_into","type_id","MODE_R","MODE_SPEC","MODE_W","R","W","bits","borrow","borrow_mut","from","into","mode","mode","try_from","try_into","type_id","MODEXP_START_SPEC","MODEXP_START_W","W","bits","borrow","borrow_mut","from","into","modexp_start","try_from","try_into","type_id","MODMULT_START_SPEC","MODMULT_START_W","W","bits","borrow","borrow_mut","from","into","modmult_start","try_from","try_into","type_id","MULT_START_SPEC","MULT_START_W","W","bits","borrow","borrow_mut","from","into","mult_start","try_from","try_into","type_id","R","SEARCH_ENABLE_R","SEARCH_ENABLE_SPEC","SEARCH_ENABLE_W","W","bits","borrow","borrow_mut","from","into","search_enable","search_enable","try_from","try_into","type_id","R","SEARCH_POS_R","SEARCH_POS_SPEC","SEARCH_POS_W","W","bits","borrow","borrow_mut","from","into","search_pos","search_pos","try_from","try_into","type_id","W","X_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","W","Y_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","W","Z_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ANA_CONF","BIAS_CONF","BROWN_OUT","CLK_CONF","COCPU_CTRL","CPU_PERIOD_CONF","DATE","DIAG0","DIG_ISO","DIG_PAD_HOLD","DIG_PWC","EXT_WAKEUP1","EXT_WAKEUP1_STATUS","EXT_WAKEUP_CONF","EXT_XTL_CONF","INT_CLR_RTC","INT_ENA_RTC","INT_RAW_RTC","INT_ST_RTC","LOW_POWER_ST","OPTIONS0","OPTIONS1","PAD_HOLD","PWC","REG","RESET_STATE","RegisterBlock","SDIO_ACT_CONF","SDIO_CONF","SLOW_CLK_CONF","SLP_REJECT_CAUSE","SLP_REJECT_CONF","SLP_TIMER0","SLP_TIMER1","SLP_WAKEUP_CAUSE","STATE0","STORE0","STORE1","STORE2","STORE3","STORE4","STORE5","STORE6","STORE7","SWD_CONF","SWD_WPROTECT","SW_CPU_STALL","TIMER1","TIMER2","TIMER3","TIMER4","TIMER5","TIMER6","TIME_HIGH0","TIME_HIGH1","TIME_LOW0","TIME_LOW1","TIME_UPDATE","TOUCH_APPROACH","TOUCH_CTRL1","TOUCH_CTRL2","TOUCH_FILTER_CTRL","TOUCH_SCAN_CTRL","TOUCH_SLP_THRES","TOUCH_TIMEOUT_CTRL","ULP_CP_CTRL","ULP_CP_TIMER","ULP_CP_TIMER_1","USB_CONF","WAKEUP_STATE","WDTCONFIG0","WDTCONFIG1","WDTCONFIG2","WDTCONFIG3","WDTCONFIG4","WDTFEED","WDTWPROTECT","XTAL32K_CLK_FACTOR","XTAL32K_CONF","ana_conf","ana_conf","bias_conf","bias_conf","borrow","borrow_mut","brown_out","brown_out","clk_conf","clk_conf","cocpu_ctrl","cocpu_ctrl","cpu_period_conf","cpu_period_conf","date","date","diag0","diag0","dig_iso","dig_iso","dig_pad_hold","dig_pad_hold","dig_pwc","dig_pwc","ext_wakeup1","ext_wakeup1","ext_wakeup1_status","ext_wakeup1_status","ext_wakeup_conf","ext_wakeup_conf","ext_xtl_conf","ext_xtl_conf","from","int_clr_rtc","int_clr_rtc","int_ena_rtc","int_ena_rtc","int_raw_rtc","int_raw_rtc","int_st_rtc","int_st_rtc","into","low_power_st","low_power_st","options0","options0","options1","options1","pad_hold","pad_hold","pwc","pwc","reg","reg","reset_state","reset_state","sdio_act_conf","sdio_act_conf","sdio_conf","sdio_conf","slow_clk_conf","slow_clk_conf","slp_reject_cause","slp_reject_cause","slp_reject_conf","slp_reject_conf","slp_timer0","slp_timer0","slp_timer1","slp_timer1","slp_wakeup_cause","slp_wakeup_cause","state0","state0","store0","store0","store1","store1","store2","store2","store3","store3","store4","store4","store5","store5","store6","store6","store7","store7","sw_cpu_stall","sw_cpu_stall","swd_conf","swd_conf","swd_wprotect","swd_wprotect","time_high0","time_high0","time_high1","time_high1","time_low0","time_low0","time_low1","time_low1","time_update","time_update","timer1","timer1","timer2","timer2","timer3","timer3","timer4","timer4","timer5","timer5","timer6","timer6","touch_approach","touch_approach","touch_ctrl1","touch_ctrl1","touch_ctrl2","touch_ctrl2","touch_filter_ctrl","touch_filter_ctrl","touch_scan_ctrl","touch_scan_ctrl","touch_slp_thres","touch_slp_thres","touch_timeout_ctrl","touch_timeout_ctrl","try_from","try_into","type_id","ulp_cp_ctrl","ulp_cp_ctrl","ulp_cp_timer","ulp_cp_timer","ulp_cp_timer_1","ulp_cp_timer_1","usb_conf","usb_conf","wakeup_state","wakeup_state","wdtconfig0","wdtconfig0","wdtconfig1","wdtconfig1","wdtconfig2","wdtconfig2","wdtconfig3","wdtconfig3","wdtconfig4","wdtconfig4","wdtfeed","wdtfeed","wdtwprotect","wdtwprotect","xtal32k_clk_factor","xtal32k_clk_factor","xtal32k_conf","xtal32k_conf","ANA_CONF_SPEC","BBPLL_CAL_SLP_START_R","BBPLL_CAL_SLP_START_W","CKGEN_I2C_PU_R","CKGEN_I2C_PU_W","GLITCH_RST_EN_R","GLITCH_RST_EN_W","I2C_RESET_POR_FORCE_PD_R","I2C_RESET_POR_FORCE_PD_W","I2C_RESET_POR_FORCE_PU_R","I2C_RESET_POR_FORCE_PU_W","PLLA_FORCE_PD_R","PLLA_FORCE_PD_W","PLLA_FORCE_PU_R","PLLA_FORCE_PU_W","PLL_I2C_PU_R","PLL_I2C_PU_W","PVTMON_PU_R","PVTMON_PU_W","R","RFRX_PBUS_PU_R","RFRX_PBUS_PU_W","SAR_I2C_FORCE_PD_R","SAR_I2C_FORCE_PD_W","SAR_I2C_FORCE_PU_R","SAR_I2C_FORCE_PU_W","TXRF_I2C_PU_R","TXRF_I2C_PU_W","W","bbpll_cal_slp_start","bbpll_cal_slp_start","bits","borrow","borrow_mut","ckgen_i2c_pu","ckgen_i2c_pu","from","glitch_rst_en","glitch_rst_en","i2c_reset_por_force_pd","i2c_reset_por_force_pd","i2c_reset_por_force_pu","i2c_reset_por_force_pu","into","pll_i2c_pu","pll_i2c_pu","plla_force_pd","plla_force_pd","plla_force_pu","plla_force_pu","pvtmon_pu","pvtmon_pu","rfrx_pbus_pu","rfrx_pbus_pu","sar_i2c_force_pd","sar_i2c_force_pd","sar_i2c_force_pu","sar_i2c_force_pu","try_from","try_into","txrf_i2c_pu","txrf_i2c_pu","type_id","BIAS_BUF_DEEP_SLP_R","BIAS_BUF_DEEP_SLP_W","BIAS_BUF_IDLE_R","BIAS_BUF_IDLE_W","BIAS_BUF_MONITOR_R","BIAS_BUF_MONITOR_W","BIAS_BUF_WAKE_R","BIAS_BUF_WAKE_W","BIAS_CONF_SPEC","BIAS_SLEEP_DEEP_SLP_R","BIAS_SLEEP_DEEP_SLP_W","BIAS_SLEEP_MONITOR_R","BIAS_SLEEP_MONITOR_W","DBG_ATTEN_DEEP_SLP_R","DBG_ATTEN_DEEP_SLP_W","DBG_ATTEN_MONITOR_R","DBG_ATTEN_MONITOR_W","DEC_HEARTBEAT_PERIOD_R","DEC_HEARTBEAT_PERIOD_W","DEC_HEARTBEAT_WIDTH_R","DEC_HEARTBEAT_WIDTH_W","ENB_SCK_XTAL_R","ENB_SCK_XTAL_W","INC_HEARTBEAT_PERIOD_R","INC_HEARTBEAT_PERIOD_W","INC_HEARTBEAT_REFRESH_R","INC_HEARTBEAT_REFRESH_W","PD_CUR_DEEP_SLP_R","PD_CUR_DEEP_SLP_W","PD_CUR_MONITOR_R","PD_CUR_MONITOR_W","R","RST_BIAS_I2C_R","RST_BIAS_I2C_W","W","bias_buf_deep_slp","bias_buf_deep_slp","bias_buf_idle","bias_buf_idle","bias_buf_monitor","bias_buf_monitor","bias_buf_wake","bias_buf_wake","bias_sleep_deep_slp","bias_sleep_deep_slp","bias_sleep_monitor","bias_sleep_monitor","bits","borrow","borrow_mut","dbg_atten_deep_slp","dbg_atten_deep_slp","dbg_atten_monitor","dbg_atten_monitor","dec_heartbeat_period","dec_heartbeat_period","dec_heartbeat_width","dec_heartbeat_width","enb_sck_xtal","enb_sck_xtal","from","inc_heartbeat_period","inc_heartbeat_period","inc_heartbeat_refresh","inc_heartbeat_refresh","into","pd_cur_deep_slp","pd_cur_deep_slp","pd_cur_monitor","pd_cur_monitor","rst_bias_i2c","rst_bias_i2c","try_from","try_into","type_id","BROWN_OUT2_ENA_R","BROWN_OUT2_ENA_W","BROWN_OUT_SPEC","CLOSE_FLASH_ENA_R","CLOSE_FLASH_ENA_W","CNT_CLR_W","DET_R","ENA_R","ENA_W","INT_WAIT_R","INT_WAIT_W","PD_RF_ENA_R","PD_RF_ENA_W","R","RST_ENA_R","RST_ENA_W","RST_SEL_R","RST_SEL_W","RST_WAIT_R","RST_WAIT_W","W","bits","borrow","borrow_mut","brown_out2_ena","brown_out2_ena","close_flash_ena","close_flash_ena","cnt_clr","det","ena","ena","from","int_wait","int_wait","into","pd_rf_ena","pd_rf_ena","rst_ena","rst_ena","rst_sel","rst_sel","rst_wait","rst_wait","try_from","try_into","type_id","ANA_CLK_RTC_SEL_R","ANA_CLK_RTC_SEL_W","CK8M_DFREQ_R","CK8M_DFREQ_W","CK8M_DIV_R","CK8M_DIV_SEL_R","CK8M_DIV_SEL_VLD_R","CK8M_DIV_SEL_VLD_W","CK8M_DIV_SEL_W","CK8M_DIV_W","CK8M_FORCE_NOGATING_R","CK8M_FORCE_NOGATING_W","CK8M_FORCE_PD_R","CK8M_FORCE_PD_W","CK8M_FORCE_PU_R","CK8M_FORCE_PU_W","CLK_CONF_SPEC","DIG_CLK8M_D256_EN_R","DIG_CLK8M_D256_EN_W","DIG_CLK8M_EN_R","DIG_CLK8M_EN_W","DIG_XTAL32K_EN_R","DIG_XTAL32K_EN_W","ENB_CK8M_DIV_R","ENB_CK8M_DIV_W","ENB_CK8M_R","ENB_CK8M_W","FAST_CLK_RTC_SEL_R","FAST_CLK_RTC_SEL_W","R","W","XTAL_FORCE_NOGATING_R","XTAL_FORCE_NOGATING_W","ana_clk_rtc_sel","ana_clk_rtc_sel","bits","borrow","borrow_mut","ck8m_dfreq","ck8m_dfreq","ck8m_div","ck8m_div","ck8m_div_sel","ck8m_div_sel","ck8m_div_sel_vld","ck8m_div_sel_vld","ck8m_force_nogating","ck8m_force_nogating","ck8m_force_pd","ck8m_force_pd","ck8m_force_pu","ck8m_force_pu","dig_clk8m_d256_en","dig_clk8m_d256_en","dig_clk8m_en","dig_clk8m_en","dig_xtal32k_en","dig_xtal32k_en","enb_ck8m","enb_ck8m","enb_ck8m_div","enb_ck8m_div","fast_clk_rtc_sel","fast_clk_rtc_sel","from","into","try_from","try_into","type_id","xtal_force_nogating","xtal_force_nogating","COCPU_CLK_FO_R","COCPU_CLK_FO_W","COCPU_CTRL_SPEC","COCPU_DONE_FORCE_R","COCPU_DONE_FORCE_W","COCPU_DONE_R","COCPU_DONE_W","COCPU_SEL_R","COCPU_SEL_W","COCPU_SHUT_2_CLK_DIS_R","COCPU_SHUT_2_CLK_DIS_W","COCPU_SHUT_R","COCPU_SHUT_RESET_EN_R","COCPU_SHUT_RESET_EN_W","COCPU_SHUT_W","COCPU_START_2_INTR_EN_R","COCPU_START_2_INTR_EN_W","COCPU_START_2_RESET_DIS_R","COCPU_START_2_RESET_DIS_W","COCPU_SW_INT_TRIGGER_W","R","W","bits","borrow","borrow_mut","cocpu_clk_fo","cocpu_clk_fo","cocpu_done","cocpu_done","cocpu_done_force","cocpu_done_force","cocpu_sel","cocpu_sel","cocpu_shut","cocpu_shut","cocpu_shut_2_clk_dis","cocpu_shut_2_clk_dis","cocpu_shut_reset_en","cocpu_shut_reset_en","cocpu_start_2_intr_en","cocpu_start_2_intr_en","cocpu_start_2_reset_dis","cocpu_start_2_reset_dis","cocpu_sw_int_trigger","from","into","try_from","try_into","type_id","CPUPERIOD_SEL_R","CPUPERIOD_SEL_W","CPUSEL_CONF_R","CPUSEL_CONF_W","CPU_PERIOD_CONF_SPEC","R","W","bits","borrow","borrow_mut","cpuperiod_sel","cpuperiod_sel","cpusel_conf","cpusel_conf","from","into","try_from","try_into","type_id","CNTL_DATE_R","CNTL_DATE_W","DATE_SPEC","R","W","bits","borrow","borrow_mut","cntl_date","cntl_date","from","into","try_from","try_into","type_id","DIAG0_SPEC","LOW_POWER_DIAG1_R","R","borrow","borrow_mut","from","into","low_power_diag1","try_from","try_into","type_id","CLR_DG_PAD_AUTOHOLD_W","DG_PAD_AUTOHOLD_EN_R","DG_PAD_AUTOHOLD_EN_W","DG_PAD_AUTOHOLD_R","DG_PAD_FORCE_HOLD_R","DG_PAD_FORCE_HOLD_W","DG_PAD_FORCE_ISO_R","DG_PAD_FORCE_ISO_W","DG_PAD_FORCE_NOISO_R","DG_PAD_FORCE_NOISO_W","DG_PAD_FORCE_UNHOLD_R","DG_PAD_FORCE_UNHOLD_W","DG_WRAP_FORCE_ISO_R","DG_WRAP_FORCE_ISO_W","DG_WRAP_FORCE_NOISO_R","DG_WRAP_FORCE_NOISO_W","DIG_ISO_SPEC","FORCE_OFF_R","FORCE_OFF_W","FORCE_ON_R","FORCE_ON_W","INTER_RAM0_FORCE_ISO_R","INTER_RAM0_FORCE_ISO_W","INTER_RAM0_FORCE_NOISO_R","INTER_RAM0_FORCE_NOISO_W","INTER_RAM1_FORCE_ISO_R","INTER_RAM1_FORCE_ISO_W","INTER_RAM1_FORCE_NOISO_R","INTER_RAM1_FORCE_NOISO_W","INTER_RAM2_FORCE_ISO_R","INTER_RAM2_FORCE_ISO_W","INTER_RAM2_FORCE_NOISO_R","INTER_RAM2_FORCE_NOISO_W","INTER_RAM3_FORCE_ISO_R","INTER_RAM3_FORCE_ISO_W","INTER_RAM3_FORCE_NOISO_R","INTER_RAM3_FORCE_NOISO_W","INTER_RAM4_FORCE_ISO_R","INTER_RAM4_FORCE_ISO_W","INTER_RAM4_FORCE_NOISO_R","INTER_RAM4_FORCE_NOISO_W","R","ROM0_FORCE_ISO_R","ROM0_FORCE_ISO_W","ROM0_FORCE_NOISO_R","ROM0_FORCE_NOISO_W","W","WIFI_FORCE_ISO_R","WIFI_FORCE_ISO_W","WIFI_FORCE_NOISO_R","WIFI_FORCE_NOISO_W","bits","borrow","borrow_mut","clr_dg_pad_autohold","dg_pad_autohold","dg_pad_autohold_en","dg_pad_autohold_en","dg_pad_force_hold","dg_pad_force_hold","dg_pad_force_iso","dg_pad_force_iso","dg_pad_force_noiso","dg_pad_force_noiso","dg_pad_force_unhold","dg_pad_force_unhold","dg_wrap_force_iso","dg_wrap_force_iso","dg_wrap_force_noiso","dg_wrap_force_noiso","force_off","force_off","force_on","force_on","from","inter_ram0_force_iso","inter_ram0_force_iso","inter_ram0_force_noiso","inter_ram0_force_noiso","inter_ram1_force_iso","inter_ram1_force_iso","inter_ram1_force_noiso","inter_ram1_force_noiso","inter_ram2_force_iso","inter_ram2_force_iso","inter_ram2_force_noiso","inter_ram2_force_noiso","inter_ram3_force_iso","inter_ram3_force_iso","inter_ram3_force_noiso","inter_ram3_force_noiso","inter_ram4_force_iso","inter_ram4_force_iso","inter_ram4_force_noiso","inter_ram4_force_noiso","into","rom0_force_iso","rom0_force_iso","rom0_force_noiso","rom0_force_noiso","try_from","try_into","type_id","wifi_force_iso","wifi_force_iso","wifi_force_noiso","wifi_force_noiso","DIG_PAD_HOLD_R","DIG_PAD_HOLD_SPEC","DIG_PAD_HOLD_W","R","W","bits","borrow","borrow_mut","dig_pad_hold","dig_pad_hold","from","into","try_from","try_into","type_id","DG_DCDC_FORCE_PD_R","DG_DCDC_FORCE_PD_W","DG_DCDC_FORCE_PU_R","DG_DCDC_FORCE_PU_W","DG_DCDC_PD_EN_R","DG_DCDC_PD_EN_W","DG_WRAP_FORCE_PD_R","DG_WRAP_FORCE_PD_W","DG_WRAP_FORCE_PU_R","DG_WRAP_FORCE_PU_W","DG_WRAP_PD_EN_R","DG_WRAP_PD_EN_W","DIG_PWC_SPEC","INTER_RAM0_FORCE_PD_R","INTER_RAM0_FORCE_PD_W","INTER_RAM0_FORCE_PU_R","INTER_RAM0_FORCE_PU_W","INTER_RAM0_PD_EN_R","INTER_RAM0_PD_EN_W","INTER_RAM1_FORCE_PD_R","INTER_RAM1_FORCE_PD_W","INTER_RAM1_FORCE_PU_R","INTER_RAM1_FORCE_PU_W","INTER_RAM1_PD_EN_R","INTER_RAM1_PD_EN_W","INTER_RAM2_FORCE_PD_R","INTER_RAM2_FORCE_PD_W","INTER_RAM2_FORCE_PU_R","INTER_RAM2_FORCE_PU_W","INTER_RAM2_PD_EN_R","INTER_RAM2_PD_EN_W","INTER_RAM3_FORCE_PD_R","INTER_RAM3_FORCE_PD_W","INTER_RAM3_FORCE_PU_R","INTER_RAM3_FORCE_PU_W","INTER_RAM3_PD_EN_R","INTER_RAM3_PD_EN_W","INTER_RAM4_FORCE_PD_R","INTER_RAM4_FORCE_PD_W","INTER_RAM4_FORCE_PU_R","INTER_RAM4_FORCE_PU_W","INTER_RAM4_PD_EN_R","INTER_RAM4_PD_EN_W","LSLP_MEM_FORCE_PD_R","LSLP_MEM_FORCE_PD_W","LSLP_MEM_FORCE_PU_R","LSLP_MEM_FORCE_PU_W","R","ROM0_FORCE_PD_R","ROM0_FORCE_PD_W","ROM0_FORCE_PU_R","ROM0_FORCE_PU_W","ROM0_PD_EN_R","ROM0_PD_EN_W","W","WIFI_FORCE_PD_R","WIFI_FORCE_PD_W","WIFI_FORCE_PU_R","WIFI_FORCE_PU_W","WIFI_PD_EN_R","WIFI_PD_EN_W","bits","borrow","borrow_mut","dg_dcdc_force_pd","dg_dcdc_force_pd","dg_dcdc_force_pu","dg_dcdc_force_pu","dg_dcdc_pd_en","dg_dcdc_pd_en","dg_wrap_force_pd","dg_wrap_force_pd","dg_wrap_force_pu","dg_wrap_force_pu","dg_wrap_pd_en","dg_wrap_pd_en","from","inter_ram0_force_pd","inter_ram0_force_pd","inter_ram0_force_pu","inter_ram0_force_pu","inter_ram0_pd_en","inter_ram0_pd_en","inter_ram1_force_pd","inter_ram1_force_pd","inter_ram1_force_pu","inter_ram1_force_pu","inter_ram1_pd_en","inter_ram1_pd_en","inter_ram2_force_pd","inter_ram2_force_pd","inter_ram2_force_pu","inter_ram2_force_pu","inter_ram2_pd_en","inter_ram2_pd_en","inter_ram3_force_pd","inter_ram3_force_pd","inter_ram3_force_pu","inter_ram3_force_pu","inter_ram3_pd_en","inter_ram3_pd_en","inter_ram4_force_pd","inter_ram4_force_pd","inter_ram4_force_pu","inter_ram4_force_pu","inter_ram4_pd_en","inter_ram4_pd_en","into","lslp_mem_force_pd","lslp_mem_force_pd","lslp_mem_force_pu","lslp_mem_force_pu","rom0_force_pd","rom0_force_pd","rom0_force_pu","rom0_force_pu","rom0_pd_en","rom0_pd_en","try_from","try_into","type_id","wifi_force_pd","wifi_force_pd","wifi_force_pu","wifi_force_pu","wifi_pd_en","wifi_pd_en","EXT_WAKEUP1_SPEC","R","SEL_R","SEL_W","STATUS_CLR_W","W","bits","borrow","borrow_mut","from","into","sel","sel","status_clr","try_from","try_into","type_id","EXT_WAKEUP1_STATUS_R","EXT_WAKEUP1_STATUS_SPEC","R","borrow","borrow_mut","ext_wakeup1_status","from","into","try_from","try_into","type_id","EXT_WAKEUP0_LV_R","EXT_WAKEUP0_LV_W","EXT_WAKEUP1_LV_R","EXT_WAKEUP1_LV_W","EXT_WAKEUP_CONF_SPEC","GPIO_WAKEUP_FILTER_R","GPIO_WAKEUP_FILTER_W","R","W","bits","borrow","borrow_mut","ext_wakeup0_lv","ext_wakeup0_lv","ext_wakeup1_lv","ext_wakeup1_lv","from","gpio_wakeup_filter","gpio_wakeup_filter","into","try_from","try_into","type_id","DAC_XTAL_32K_R","DAC_XTAL_32K_W","DBUF_XTAL_32K_R","DBUF_XTAL_32K_W","DGM_XTAL_32K_R","DGM_XTAL_32K_W","DRES_XTAL_32K_R","DRES_XTAL_32K_W","ENCKINIT_XTAL_32K_R","ENCKINIT_XTAL_32K_W","EXT_XTL_CONF_SPEC","R","W","WDT_STATE_R","XPD_XTAL_32K_R","XPD_XTAL_32K_W","XTAL32K_AUTO_BACKUP_R","XTAL32K_AUTO_BACKUP_W","XTAL32K_AUTO_RESTART_R","XTAL32K_AUTO_RESTART_W","XTAL32K_AUTO_RETURN_R","XTAL32K_AUTO_RETURN_W","XTAL32K_EXT_CLK_FO_R","XTAL32K_EXT_CLK_FO_W","XTAL32K_GPIO_SEL_R","XTAL32K_GPIO_SEL_W","XTAL32K_WDT_CLK_FO_R","XTAL32K_WDT_CLK_FO_W","XTAL32K_WDT_EN_R","XTAL32K_WDT_EN_W","XTAL32K_WDT_RESET_R","XTAL32K_WDT_RESET_W","XTAL32K_XPD_FORCE_R","XTAL32K_XPD_FORCE_W","XTL_EXT_CTR_EN_R","XTL_EXT_CTR_EN_W","XTL_EXT_CTR_LV_R","XTL_EXT_CTR_LV_W","bits","borrow","borrow_mut","dac_xtal_32k","dac_xtal_32k","dbuf_xtal_32k","dbuf_xtal_32k","dgm_xtal_32k","dgm_xtal_32k","dres_xtal_32k","dres_xtal_32k","enckinit_xtal_32k","enckinit_xtal_32k","from","into","try_from","try_into","type_id","wdt_state","xpd_xtal_32k","xpd_xtal_32k","xtal32k_auto_backup","xtal32k_auto_backup","xtal32k_auto_restart","xtal32k_auto_restart","xtal32k_auto_return","xtal32k_auto_return","xtal32k_ext_clk_fo","xtal32k_ext_clk_fo","xtal32k_gpio_sel","xtal32k_gpio_sel","xtal32k_wdt_clk_fo","xtal32k_wdt_clk_fo","xtal32k_wdt_en","xtal32k_wdt_en","xtal32k_wdt_reset","xtal32k_wdt_reset","xtal32k_xpd_force","xtal32k_xpd_force","xtl_ext_ctr_en","xtl_ext_ctr_en","xtl_ext_ctr_lv","xtl_ext_ctr_lv","BROWN_OUT_INT_CLR_W","COCPU_INT_CLR_W","COCPU_TRAP_INT_CLR_W","GLITCH_DET_INT_CLR_W","INT_CLR_RTC_SPEC","MAIN_TIMER_INT_CLR_W","SARADC1_INT_CLR_W","SARADC2_INT_CLR_W","SDIO_IDLE_INT_CLR_W","SLP_REJECT_INT_CLR_W","SLP_WAKEUP_INT_CLR_W","SWD_INT_CLR_W","TOUCH_ACTIVE_INT_CLR_W","TOUCH_DONE_INT_CLR_W","TOUCH_INACTIVE_INT_CLR_W","TOUCH_SCAN_DONE_INT_CLR_W","TOUCH_TIMEOUT_INT_CLR_W","TSENS_INT_CLR_W","ULP_CP_INT_CLR_W","W","WDT_INT_CLR_W","XTAL32K_DEAD_INT_CLR_W","bits","borrow","borrow_mut","brown_out_int_clr","cocpu_int_clr","cocpu_trap_int_clr","from","glitch_det_int_clr","into","main_timer_int_clr","saradc1_int_clr","saradc2_int_clr","sdio_idle_int_clr","slp_reject_int_clr","slp_wakeup_int_clr","swd_int_clr","touch_active_int_clr","touch_done_int_clr","touch_inactive_int_clr","touch_scan_done_int_clr","touch_timeout_int_clr","try_from","try_into","tsens_int_clr","type_id","ulp_cp_int_clr","wdt_int_clr","xtal32k_dead_int_clr","BROWN_OUT_INT_ENA_R","BROWN_OUT_INT_ENA_W","COCPU_INT_ENA_R","COCPU_INT_ENA_W","COCPU_TRAP_INT_ENA_R","COCPU_TRAP_INT_ENA_W","GLITCH_DET_INT_ENA_R","GLITCH_DET_INT_ENA_W","INT_ENA_RTC_SPEC","MAIN_TIMER_INT_ENA_R","MAIN_TIMER_INT_ENA_W","R","SARADC1_INT_ENA_R","SARADC1_INT_ENA_W","SARADC2_INT_ENA_R","SARADC2_INT_ENA_W","SDIO_IDLE_INT_ENA_R","SDIO_IDLE_INT_ENA_W","SLP_REJECT_INT_ENA_R","SLP_REJECT_INT_ENA_W","SLP_WAKEUP_INT_ENA_R","SLP_WAKEUP_INT_ENA_W","SWD_INT_ENA_R","SWD_INT_ENA_W","TOUCH_ACTIVE_INT_ENA_R","TOUCH_ACTIVE_INT_ENA_W","TOUCH_DONE_INT_ENA_R","TOUCH_DONE_INT_ENA_W","TOUCH_INACTIVE_INT_ENA_R","TOUCH_INACTIVE_INT_ENA_W","TOUCH_SCAN_DONE_INT_ENA_R","TOUCH_SCAN_DONE_INT_ENA_W","TOUCH_TIMEOUT_INT_ENA_R","TOUCH_TIMEOUT_INT_ENA_W","TSENS_INT_ENA_R","TSENS_INT_ENA_W","ULP_CP_INT_ENA_R","ULP_CP_INT_ENA_W","W","WDT_INT_ENA_R","WDT_INT_ENA_W","XTAL32K_DEAD_INT_ENA_R","XTAL32K_DEAD_INT_ENA_W","bits","borrow","borrow_mut","brown_out_int_ena","brown_out_int_ena","cocpu_int_ena","cocpu_int_ena","cocpu_trap_int_ena","cocpu_trap_int_ena","from","glitch_det_int_ena","glitch_det_int_ena","into","main_timer_int_ena","main_timer_int_ena","saradc1_int_ena","saradc1_int_ena","saradc2_int_ena","saradc2_int_ena","sdio_idle_int_ena","sdio_idle_int_ena","slp_reject_int_ena","slp_reject_int_ena","slp_wakeup_int_ena","slp_wakeup_int_ena","swd_int_ena","swd_int_ena","touch_active_int_ena","touch_active_int_ena","touch_done_int_ena","touch_done_int_ena","touch_inactive_int_ena","touch_inactive_int_ena","touch_scan_done_int_ena","touch_scan_done_int_ena","touch_timeout_int_ena","touch_timeout_int_ena","try_from","try_into","tsens_int_ena","tsens_int_ena","type_id","ulp_cp_int_ena","ulp_cp_int_ena","wdt_int_ena","wdt_int_ena","xtal32k_dead_int_ena","xtal32k_dead_int_ena","BROWN_OUT_INT_RAW_R","COCPU_INT_RAW_R","COCPU_TRAP_INT_RAW_R","GLITCH_DET_INT_RAW_R","INT_RAW_RTC_SPEC","MAIN_TIMER_INT_RAW_R","R","SARADC1_INT_RAW_R","SARADC2_INT_RAW_R","SDIO_IDLE_INT_RAW_R","SLP_REJECT_INT_RAW_R","SLP_WAKEUP_INT_RAW_R","SWD_INT_RAW_R","TOUCH_ACTIVE_INT_RAW_R","TOUCH_DONE_INT_RAW_R","TOUCH_INACTIVE_INT_RAW_R","TOUCH_SCAN_DONE_INT_RAW_R","TOUCH_TIMEOUT_INT_RAW_R","TSENS_INT_RAW_R","ULP_CP_INT_RAW_R","WDT_INT_RAW_R","XTAL32K_DEAD_INT_RAW_R","borrow","borrow_mut","brown_out_int_raw","cocpu_int_raw","cocpu_trap_int_raw","from","glitch_det_int_raw","into","main_timer_int_raw","saradc1_int_raw","saradc2_int_raw","sdio_idle_int_raw","slp_reject_int_raw","slp_wakeup_int_raw","swd_int_raw","touch_active_int_raw","touch_done_int_raw","touch_inactive_int_raw","touch_scan_done_int_raw","touch_timeout_int_raw","try_from","try_into","tsens_int_raw","type_id","ulp_cp_int_raw","wdt_int_raw","xtal32k_dead_int_raw","BROWN_OUT_INT_ST_R","COCPU_INT_ST_R","COCPU_TRAP_INT_ST_R","GLITCH_DET_INT_ST_R","INT_ST_RTC_SPEC","MAIN_TIMER_INT_ST_R","R","SARADC1_INT_ST_R","SARADC2_INT_ST_R","SDIO_IDLE_INT_ST_R","SLP_REJECT_INT_ST_R","SLP_WAKEUP_INT_ST_R","SWD_INT_ST_R","TOUCH_ACTIVE_INT_ST_R","TOUCH_DONE_INT_ST_R","TOUCH_INACTIVE_INT_ST_R","TOUCH_SCAN_DONE_INT_ST_R","TOUCH_TIMEOUT_INT_ST_R","TSENS_INT_ST_R","ULP_CP_INT_ST_R","WDT_INT_ST_R","XTAL32K_DEAD_INT_ST_R","borrow","borrow_mut","brown_out_int_st","cocpu_int_st","cocpu_trap_int_st","from","glitch_det_int_st","into","main_timer_int_st","saradc1_int_st","saradc2_int_st","sdio_idle_int_st","slp_reject_int_st","slp_wakeup_int_st","swd_int_st","touch_active_int_st","touch_done_int_st","touch_inactive_int_st","touch_scan_done_int_st","touch_timeout_int_st","try_from","try_into","tsens_int_st","type_id","ulp_cp_int_st","wdt_int_st","xtal32k_dead_int_st","COCPU_STATE_DONE_R","COCPU_STATE_SLP_R","COCPU_STATE_START_R","COCPU_STATE_SWITCH_R","DIG_ISO_R","IN_LOW_POWER_STATE_R","IN_WAKEUP_STATE_R","LOW_POWER_ST_SPEC","MAIN_STATE_IN_IDLE_R","MAIN_STATE_IN_SLP_R","MAIN_STATE_IN_WAIT_8M_R","MAIN_STATE_IN_WAIT_PLL_R","MAIN_STATE_IN_WAIT_XTL_R","MAIN_STATE_PLL_ON_R","MAIN_STATE_R","MAIN_STATE_WAIT_END_R","MAIN_STATE_XTAL_ISO_R","PERI_ISO_R","R","RDY_FOR_WAKEUP_R","TOUCH_STATE_DONE_R","TOUCH_STATE_SLP_R","TOUCH_STATE_START_R","TOUCH_STATE_SWITCH_R","WIFI_ISO_R","XPD_DIG_DCDC_R","XPD_DIG_R","XPD_ROM0_R","XPD_RTC_PERI_R","XPD_WIFI_R","borrow","borrow_mut","cocpu_state_done","cocpu_state_slp","cocpu_state_start","cocpu_state_switch","dig_iso","from","in_low_power_state","in_wakeup_state","into","main_state","main_state_in_idle","main_state_in_slp","main_state_in_wait_8m","main_state_in_wait_pll","main_state_in_wait_xtl","main_state_pll_on","main_state_wait_end","main_state_xtal_iso","peri_iso","rdy_for_wakeup","touch_state_done","touch_state_slp","touch_state_start","touch_state_switch","try_from","try_into","type_id","wifi_iso","xpd_dig","xpd_dig_dcdc","xpd_rom0","xpd_rtc_peri","xpd_wifi","ANALOG_FORCE_ISO_R","ANALOG_FORCE_ISO_W","ANALOG_FORCE_NOISO_R","ANALOG_FORCE_NOISO_W","BBPLL_FORCE_PD_R","BBPLL_FORCE_PD_W","BBPLL_FORCE_PU_R","BBPLL_FORCE_PU_W","BBPLL_I2C_FORCE_PD_R","BBPLL_I2C_FORCE_PD_W","BBPLL_I2C_FORCE_PU_R","BBPLL_I2C_FORCE_PU_W","BB_I2C_FORCE_PD_R","BB_I2C_FORCE_PD_W","BB_I2C_FORCE_PU_R","BB_I2C_FORCE_PU_W","DG_WRAP_FORCE_NORST_R","DG_WRAP_FORCE_NORST_W","DG_WRAP_FORCE_RST_R","DG_WRAP_FORCE_RST_W","OPTIONS0_SPEC","PLL_FORCE_ISO_R","PLL_FORCE_ISO_W","PLL_FORCE_NOISO_R","PLL_FORCE_NOISO_W","R","SW_APPCPU_RST_W","SW_PROCPU_RST_W","SW_STALL_APPCPU_C0_R","SW_STALL_APPCPU_C0_W","SW_STALL_PROCPU_C0_R","SW_STALL_PROCPU_C0_W","SW_SYS_RST_W","W","XTL_FORCE_ISO_R","XTL_FORCE_ISO_W","XTL_FORCE_NOISO_R","XTL_FORCE_NOISO_W","XTL_FORCE_PD_R","XTL_FORCE_PD_W","XTL_FORCE_PU_R","XTL_FORCE_PU_W","analog_force_iso","analog_force_iso","analog_force_noiso","analog_force_noiso","bb_i2c_force_pd","bb_i2c_force_pd","bb_i2c_force_pu","bb_i2c_force_pu","bbpll_force_pd","bbpll_force_pd","bbpll_force_pu","bbpll_force_pu","bbpll_i2c_force_pd","bbpll_i2c_force_pd","bbpll_i2c_force_pu","bbpll_i2c_force_pu","bits","borrow","borrow_mut","dg_wrap_force_norst","dg_wrap_force_norst","dg_wrap_force_rst","dg_wrap_force_rst","from","into","pll_force_iso","pll_force_iso","pll_force_noiso","pll_force_noiso","sw_appcpu_rst","sw_procpu_rst","sw_stall_appcpu_c0","sw_stall_appcpu_c0","sw_stall_procpu_c0","sw_stall_procpu_c0","sw_sys_rst","try_from","try_into","type_id","xtl_force_iso","xtl_force_iso","xtl_force_noiso","xtl_force_noiso","xtl_force_pd","xtl_force_pd","xtl_force_pu","xtl_force_pu","FORCE_DOWNLOAD_BOOT_R","FORCE_DOWNLOAD_BOOT_W","OPTIONS1_SPEC","R","W","bits","borrow","borrow_mut","force_download_boot","force_download_boot","from","into","try_from","try_into","type_id","PAD19_HOLD_R","PAD19_HOLD_W","PAD20_HOLD_R","PAD20_HOLD_W","PAD21_HOLD_R","PAD21_HOLD_W","PAD_HOLD_SPEC","PDAC1_HOLD_R","PDAC1_HOLD_W","PDAC2_HOLD_R","PDAC2_HOLD_W","R","TOUCH_PAD0_HOLD_R","TOUCH_PAD0_HOLD_W","TOUCH_PAD10_HOLD_R","TOUCH_PAD10_HOLD_W","TOUCH_PAD11_HOLD_R","TOUCH_PAD11_HOLD_W","TOUCH_PAD12_HOLD_R","TOUCH_PAD12_HOLD_W","TOUCH_PAD13_HOLD_R","TOUCH_PAD13_HOLD_W","TOUCH_PAD14_HOLD_R","TOUCH_PAD14_HOLD_W","TOUCH_PAD1_HOLD_R","TOUCH_PAD1_HOLD_W","TOUCH_PAD2_HOLD_R","TOUCH_PAD2_HOLD_W","TOUCH_PAD3_HOLD_R","TOUCH_PAD3_HOLD_W","TOUCH_PAD4_HOLD_R","TOUCH_PAD4_HOLD_W","TOUCH_PAD5_HOLD_R","TOUCH_PAD5_HOLD_W","TOUCH_PAD6_HOLD_R","TOUCH_PAD6_HOLD_W","TOUCH_PAD7_HOLD_R","TOUCH_PAD7_HOLD_W","TOUCH_PAD8_HOLD_R","TOUCH_PAD8_HOLD_W","TOUCH_PAD9_HOLD_R","TOUCH_PAD9_HOLD_W","W","X32N_HOLD_R","X32N_HOLD_W","X32P_HOLD_R","X32P_HOLD_W","bits","borrow","borrow_mut","from","into","pad19_hold","pad19_hold","pad20_hold","pad20_hold","pad21_hold","pad21_hold","pdac1_hold","pdac1_hold","pdac2_hold","pdac2_hold","touch_pad0_hold","touch_pad0_hold","touch_pad10_hold","touch_pad10_hold","touch_pad11_hold","touch_pad11_hold","touch_pad12_hold","touch_pad12_hold","touch_pad13_hold","touch_pad13_hold","touch_pad14_hold","touch_pad14_hold","touch_pad1_hold","touch_pad1_hold","touch_pad2_hold","touch_pad2_hold","touch_pad3_hold","touch_pad3_hold","touch_pad4_hold","touch_pad4_hold","touch_pad5_hold","touch_pad5_hold","touch_pad6_hold","touch_pad6_hold","touch_pad7_hold","touch_pad7_hold","touch_pad8_hold","touch_pad8_hold","touch_pad9_hold","touch_pad9_hold","try_from","try_into","type_id","x32n_hold","x32n_hold","x32p_hold","x32p_hold","FASTMEM_FOLW_CPU_R","FASTMEM_FOLW_CPU_W","FASTMEM_FORCE_ISO_R","FASTMEM_FORCE_ISO_W","FASTMEM_FORCE_LPD_R","FASTMEM_FORCE_LPD_W","FASTMEM_FORCE_LPU_R","FASTMEM_FORCE_LPU_W","FASTMEM_FORCE_NOISO_R","FASTMEM_FORCE_NOISO_W","FASTMEM_FORCE_PD_R","FASTMEM_FORCE_PD_W","FASTMEM_FORCE_PU_R","FASTMEM_FORCE_PU_W","FASTMEM_PD_EN_R","FASTMEM_PD_EN_W","FORCE_ISO_R","FORCE_ISO_W","FORCE_NOISO_R","FORCE_NOISO_W","FORCE_PD_R","FORCE_PD_W","FORCE_PU_R","FORCE_PU_W","PAD_FORCE_HOLD_R","PAD_FORCE_HOLD_W","PD_EN_R","PD_EN_W","PWC_SPEC","R","SLOWMEM_FOLW_CPU_R","SLOWMEM_FOLW_CPU_W","SLOWMEM_FORCE_ISO_R","SLOWMEM_FORCE_ISO_W","SLOWMEM_FORCE_LPD_R","SLOWMEM_FORCE_LPD_W","SLOWMEM_FORCE_LPU_R","SLOWMEM_FORCE_LPU_W","SLOWMEM_FORCE_NOISO_R","SLOWMEM_FORCE_NOISO_W","SLOWMEM_FORCE_PD_R","SLOWMEM_FORCE_PD_W","SLOWMEM_FORCE_PU_R","SLOWMEM_FORCE_PU_W","SLOWMEM_PD_EN_R","SLOWMEM_PD_EN_W","W","bits","borrow","borrow_mut","fastmem_folw_cpu","fastmem_folw_cpu","fastmem_force_iso","fastmem_force_iso","fastmem_force_lpd","fastmem_force_lpd","fastmem_force_lpu","fastmem_force_lpu","fastmem_force_noiso","fastmem_force_noiso","fastmem_force_pd","fastmem_force_pd","fastmem_force_pu","fastmem_force_pu","fastmem_pd_en","fastmem_pd_en","force_iso","force_iso","force_noiso","force_noiso","force_pd","force_pd","force_pu","force_pu","from","into","pad_force_hold","pad_force_hold","pd_en","pd_en","slowmem_folw_cpu","slowmem_folw_cpu","slowmem_force_iso","slowmem_force_iso","slowmem_force_lpd","slowmem_force_lpd","slowmem_force_lpu","slowmem_force_lpu","slowmem_force_noiso","slowmem_force_noiso","slowmem_force_pd","slowmem_force_pd","slowmem_force_pu","slowmem_force_pu","slowmem_pd_en","slowmem_pd_en","try_from","try_into","type_id","DBIAS_SLP_R","DBIAS_SLP_W","DBIAS_WAK_R","DBIAS_WAK_W","DBOOST_FORCE_PD_R","DBOOST_FORCE_PD_W","DBOOST_FORCE_PU_R","DBOOST_FORCE_PU_W","DIG_REG_DBIAS_SLP_R","DIG_REG_DBIAS_SLP_W","DIG_REG_DBIAS_WAK_R","DIG_REG_DBIAS_WAK_W","R","REGULATOR_FORCE_PD_R","REGULATOR_FORCE_PD_W","REGULATOR_FORCE_PU_R","REGULATOR_FORCE_PU_W","REG_SPEC","SCK_DCAP_R","SCK_DCAP_W","W","bits","borrow","borrow_mut","dbias_slp","dbias_slp","dbias_wak","dbias_wak","dboost_force_pd","dboost_force_pd","dboost_force_pu","dboost_force_pu","dig_reg_dbias_slp","dig_reg_dbias_slp","dig_reg_dbias_wak","dig_reg_dbias_wak","from","into","regulator_force_pd","regulator_force_pd","regulator_force_pu","regulator_force_pu","sck_dcap","sck_dcap","try_from","try_into","type_id","APPCPU_STAT_VECTOR_SEL_R","APPCPU_STAT_VECTOR_SEL_W","PROCPU_STAT_VECTOR_SEL_R","PROCPU_STAT_VECTOR_SEL_W","R","RESET_CAUSE_APPCPU_R","RESET_CAUSE_PROCPU_R","RESET_STATE_SPEC","W","appcpu_stat_vector_sel","appcpu_stat_vector_sel","bits","borrow","borrow_mut","from","into","procpu_stat_vector_sel","procpu_stat_vector_sel","reset_cause_appcpu","reset_cause_procpu","try_from","try_into","type_id","R","SDIO_ACT_CONF_SPEC","SDIO_ACT_DNUM_R","SDIO_ACT_DNUM_W","W","bits","borrow","borrow_mut","from","into","sdio_act_dnum","sdio_act_dnum","try_from","try_into","type_id","DREFH_SDIO_R","DREFH_SDIO_W","DREFL_SDIO_R","DREFL_SDIO_W","DREFM_SDIO_R","DREFM_SDIO_W","R","REG1P8_READY_R","SDIO_CONF_SPEC","SDIO_DCAP_R","SDIO_DCAP_W","SDIO_DCURLIM_R","SDIO_DCURLIM_W","SDIO_DTHDRV_R","SDIO_DTHDRV_W","SDIO_ENCURLIM_R","SDIO_ENCURLIM_W","SDIO_EN_INITI_R","SDIO_EN_INITI_W","SDIO_FORCE_R","SDIO_FORCE_W","SDIO_INITI_R","SDIO_INITI_W","SDIO_MODECURLIM_R","SDIO_MODECURLIM_W","SDIO_REG_PD_EN_R","SDIO_REG_PD_EN_W","SDIO_TIEH_R","SDIO_TIEH_W","SDIO_TIMER_TARGET_R","SDIO_TIMER_TARGET_W","W","XPD_SDIO_R","XPD_SDIO_W","bits","borrow","borrow_mut","drefh_sdio","drefh_sdio","drefl_sdio","drefl_sdio","drefm_sdio","drefm_sdio","from","into","reg1p8_ready","sdio_dcap","sdio_dcap","sdio_dcurlim","sdio_dcurlim","sdio_dthdrv","sdio_dthdrv","sdio_en_initi","sdio_en_initi","sdio_encurlim","sdio_encurlim","sdio_force","sdio_force","sdio_initi","sdio_initi","sdio_modecurlim","sdio_modecurlim","sdio_reg_pd_en","sdio_reg_pd_en","sdio_tieh","sdio_tieh","sdio_timer_target","sdio_timer_target","try_from","try_into","type_id","xpd_sdio","xpd_sdio","ANA_CLK_DIV_R","ANA_CLK_DIV_VLD_R","ANA_CLK_DIV_VLD_W","ANA_CLK_DIV_W","R","SLOW_CLK_CONF_SPEC","SLOW_CLK_NEXT_EDGE_R","SLOW_CLK_NEXT_EDGE_W","W","ana_clk_div","ana_clk_div","ana_clk_div_vld","ana_clk_div_vld","bits","borrow","borrow_mut","from","into","slow_clk_next_edge","slow_clk_next_edge","try_from","try_into","type_id","R","REJECT_CAUSE_R","SLP_REJECT_CAUSE_SPEC","borrow","borrow_mut","from","into","reject_cause","try_from","try_into","type_id","DEEP_SLP_REJECT_EN_R","DEEP_SLP_REJECT_EN_W","LIGHT_SLP_REJECT_EN_R","LIGHT_SLP_REJECT_EN_W","R","SLEEP_REJECT_ENA_R","SLEEP_REJECT_ENA_W","SLP_REJECT_CONF_SPEC","W","bits","borrow","borrow_mut","deep_slp_reject_en","deep_slp_reject_en","from","into","light_slp_reject_en","light_slp_reject_en","sleep_reject_ena","sleep_reject_ena","try_from","try_into","type_id","R","SLP_TIMER0_SPEC","SLP_VAL_LO_R","SLP_VAL_LO_W","W","bits","borrow","borrow_mut","from","into","slp_val_lo","slp_val_lo","try_from","try_into","type_id","MAIN_TIMER_ALARM_EN_W","R","SLP_TIMER1_SPEC","SLP_VAL_HI_R","SLP_VAL_HI_W","W","bits","borrow","borrow_mut","from","into","main_timer_alarm_en","slp_val_hi","slp_val_hi","try_from","try_into","type_id","R","SLP_WAKEUP_CAUSE_SPEC","WAKEUP_CAUSE_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","wakeup_cause","APB2RTC_BRIDGE_SEL_R","APB2RTC_BRIDGE_SEL_W","R","SDIO_ACTIVE_IND_R","SLEEP_EN_R","SLEEP_EN_W","SLP_REJECT_CAUSE_CLR_W","SLP_REJECT_R","SLP_REJECT_W","SLP_WAKEUP_R","SLP_WAKEUP_W","STATE0_SPEC","SW_CPU_INT_W","W","apb2rtc_bridge_sel","apb2rtc_bridge_sel","bits","borrow","borrow_mut","from","into","sdio_active_ind","sleep_en","sleep_en","slp_reject","slp_reject","slp_reject_cause_clr","slp_wakeup","slp_wakeup","sw_cpu_int","try_from","try_into","type_id","R","SCRATCH0_R","SCRATCH0_W","STORE0_SPEC","W","bits","borrow","borrow_mut","from","into","scratch0","scratch0","try_from","try_into","type_id","R","SCRATCH1_R","SCRATCH1_W","STORE1_SPEC","W","bits","borrow","borrow_mut","from","into","scratch1","scratch1","try_from","try_into","type_id","R","SCRATCH2_R","SCRATCH2_W","STORE2_SPEC","W","bits","borrow","borrow_mut","from","into","scratch2","scratch2","try_from","try_into","type_id","R","SCRATCH3_R","SCRATCH3_W","STORE3_SPEC","W","bits","borrow","borrow_mut","from","into","scratch3","scratch3","try_from","try_into","type_id","R","SCRATCH4_R","SCRATCH4_W","STORE4_SPEC","W","bits","borrow","borrow_mut","from","into","scratch4","scratch4","try_from","try_into","type_id","R","SCRATCH5_R","SCRATCH5_W","STORE5_SPEC","W","bits","borrow","borrow_mut","from","into","scratch5","scratch5","try_from","try_into","type_id","R","SCRATCH6_R","SCRATCH6_W","STORE6_SPEC","W","bits","borrow","borrow_mut","from","into","scratch6","scratch6","try_from","try_into","type_id","R","SCRATCH7_R","SCRATCH7_W","STORE7_SPEC","W","bits","borrow","borrow_mut","from","into","scratch7","scratch7","try_from","try_into","type_id","R","SW_CPU_STALL_SPEC","SW_STALL_APPCPU_C1_R","SW_STALL_APPCPU_C1_W","SW_STALL_PROCPU_C1_R","SW_STALL_PROCPU_C1_W","W","bits","borrow","borrow_mut","from","into","sw_stall_appcpu_c1","sw_stall_appcpu_c1","sw_stall_procpu_c1","sw_stall_procpu_c1","try_from","try_into","type_id","R","SWD_AUTO_FEED_EN_R","SWD_AUTO_FEED_EN_W","SWD_CONF_SPEC","SWD_DISABLE_R","SWD_DISABLE_W","SWD_FEED_INT_R","SWD_FEED_W","SWD_RESET_FLAG_R","SWD_RST_FLAG_CLR_W","SWD_SIGNAL_WIDTH_R","SWD_SIGNAL_WIDTH_W","W","bits","borrow","borrow_mut","from","into","swd_auto_feed_en","swd_auto_feed_en","swd_disable","swd_disable","swd_feed","swd_feed_int","swd_reset_flag","swd_rst_flag_clr","swd_signal_width","swd_signal_width","try_from","try_into","type_id","R","SWD_WKEY_R","SWD_WKEY_W","SWD_WPROTECT_SPEC","W","bits","borrow","borrow_mut","from","into","swd_wkey","swd_wkey","try_from","try_into","type_id","R","TIMER_VALUE0_HIGH_R","TIME_HIGH0_SPEC","borrow","borrow_mut","from","into","timer_value0_high","try_from","try_into","type_id","R","TIMER_VALUE1_HIGH_R","TIME_HIGH1_SPEC","borrow","borrow_mut","from","into","timer_value1_high","try_from","try_into","type_id","R","TIMER_VALUE0_LOW_R","TIME_LOW0_SPEC","borrow","borrow_mut","from","into","timer_value0_low","try_from","try_into","type_id","R","TIMER_VALUE1_LOW_R","TIME_LOW1_SPEC","borrow","borrow_mut","from","into","timer_value1_low","try_from","try_into","type_id","R","TIMER_SYS_RST_R","TIMER_SYS_RST_W","TIMER_SYS_STALL_R","TIMER_SYS_STALL_W","TIMER_XTL_OFF_R","TIMER_XTL_OFF_W","TIME_UPDATE_SPEC","TIME_UPDATE_W","W","bits","borrow","borrow_mut","from","into","time_update","timer_sys_rst","timer_sys_rst","timer_sys_stall","timer_sys_stall","timer_xtl_off","timer_xtl_off","try_from","try_into","type_id","CK8M_WAIT_R","CK8M_WAIT_W","CPU_STALL_EN_R","CPU_STALL_EN_W","CPU_STALL_WAIT_R","CPU_STALL_WAIT_W","PLL_BUF_WAIT_R","PLL_BUF_WAIT_W","R","TIMER1_SPEC","W","XTL_BUF_WAIT_R","XTL_BUF_WAIT_W","bits","borrow","borrow_mut","ck8m_wait","ck8m_wait","cpu_stall_en","cpu_stall_en","cpu_stall_wait","cpu_stall_wait","from","into","pll_buf_wait","pll_buf_wait","try_from","try_into","type_id","xtl_buf_wait","xtl_buf_wait","MIN_TIME_CK8M_OFF_R","MIN_TIME_CK8M_OFF_W","R","TIMER2_SPEC","ULPCP_TOUCH_START_WAIT_R","ULPCP_TOUCH_START_WAIT_W","W","bits","borrow","borrow_mut","from","into","min_time_ck8m_off","min_time_ck8m_off","try_from","try_into","type_id","ulpcp_touch_start_wait","ulpcp_touch_start_wait","R","ROM_RAM_POWERUP_TIMER_R","ROM_RAM_POWERUP_TIMER_W","ROM_RAM_WAIT_TIMER_R","ROM_RAM_WAIT_TIMER_W","TIMER3_SPEC","W","WIFI_POWERUP_TIMER_R","WIFI_POWERUP_TIMER_W","WIFI_WAIT_TIMER_R","WIFI_WAIT_TIMER_W","bits","borrow","borrow_mut","from","into","rom_ram_powerup_timer","rom_ram_powerup_timer","rom_ram_wait_timer","rom_ram_wait_timer","try_from","try_into","type_id","wifi_powerup_timer","wifi_powerup_timer","wifi_wait_timer","wifi_wait_timer","DG_WRAP_POWERUP_TIMER_R","DG_WRAP_POWERUP_TIMER_W","DG_WRAP_WAIT_TIMER_R","DG_WRAP_WAIT_TIMER_W","POWERUP_TIMER_R","POWERUP_TIMER_W","R","TIMER4_SPEC","W","WAIT_TIMER_R","WAIT_TIMER_W","bits","borrow","borrow_mut","dg_wrap_powerup_timer","dg_wrap_powerup_timer","dg_wrap_wait_timer","dg_wrap_wait_timer","from","into","powerup_timer","powerup_timer","try_from","try_into","type_id","wait_timer","wait_timer","MIN_SLP_VAL_R","MIN_SLP_VAL_W","R","RTCMEM_POWERUP_TIMER_R","RTCMEM_POWERUP_TIMER_W","RTCMEM_WAIT_TIMER_R","RTCMEM_WAIT_TIMER_W","TIMER5_SPEC","W","bits","borrow","borrow_mut","from","into","min_slp_val","min_slp_val","rtcmem_powerup_timer","rtcmem_powerup_timer","rtcmem_wait_timer","rtcmem_wait_timer","try_from","try_into","type_id","DG_DCDC_POWERUP_TIMER_R","DG_DCDC_POWERUP_TIMER_W","DG_DCDC_WAIT_TIMER_R","DG_DCDC_WAIT_TIMER_W","R","TIMER6_SPEC","W","bits","borrow","borrow_mut","dg_dcdc_powerup_timer","dg_dcdc_powerup_timer","dg_dcdc_wait_timer","dg_dcdc_wait_timer","from","into","try_from","try_into","type_id","MEAS_TIME_R","MEAS_TIME_W","R","TOUCH_APPROACH_SPEC","TOUCH_SLP_CHANNEL_CLR_W","W","bits","borrow","borrow_mut","from","into","meas_time","meas_time","touch_slp_channel_clr","try_from","try_into","type_id","R","TOUCH_CTRL1_SPEC","TOUCH_MEAS_NUM_R","TOUCH_MEAS_NUM_W","TOUCH_SLEEP_CYCLES_R","TOUCH_SLEEP_CYCLES_W","W","bits","borrow","borrow_mut","from","into","touch_meas_num","touch_meas_num","touch_sleep_cycles","touch_sleep_cycles","try_from","try_into","type_id","R","TOUCH_CLKGATE_EN_R","TOUCH_CLKGATE_EN_W","TOUCH_CLK_FO_R","TOUCH_CLK_FO_W","TOUCH_CTRL2_SPEC","TOUCH_DBIAS_R","TOUCH_DBIAS_W","TOUCH_DRANGE_R","TOUCH_DRANGE_W","TOUCH_DREFH_R","TOUCH_DREFH_W","TOUCH_DREFL_R","TOUCH_DREFL_W","TOUCH_REFC_R","TOUCH_REFC_W","TOUCH_RESET_R","TOUCH_RESET_W","TOUCH_SLP_CYC_DIV_R","TOUCH_SLP_CYC_DIV_W","TOUCH_SLP_TIMER_EN_R","TOUCH_SLP_TIMER_EN_W","TOUCH_START_EN_R","TOUCH_START_EN_W","TOUCH_START_FORCE_R","TOUCH_START_FORCE_W","TOUCH_START_FSM_EN_R","TOUCH_START_FSM_EN_W","TOUCH_TIMER_FORCE_DONE_R","TOUCH_TIMER_FORCE_DONE_W","TOUCH_XPD_BIAS_R","TOUCH_XPD_BIAS_W","TOUCH_XPD_WAIT_R","TOUCH_XPD_WAIT_W","W","bits","borrow","borrow_mut","from","into","touch_clk_fo","touch_clk_fo","touch_clkgate_en","touch_clkgate_en","touch_dbias","touch_dbias","touch_drange","touch_drange","touch_drefh","touch_drefh","touch_drefl","touch_drefl","touch_refc","touch_refc","touch_reset","touch_reset","touch_slp_cyc_div","touch_slp_cyc_div","touch_slp_timer_en","touch_slp_timer_en","touch_start_en","touch_start_en","touch_start_force","touch_start_force","touch_start_fsm_en","touch_start_fsm_en","touch_timer_force_done","touch_timer_force_done","touch_xpd_bias","touch_xpd_bias","touch_xpd_wait","touch_xpd_wait","try_from","try_into","type_id","R","TOUCH_DEBOUNCE_R","TOUCH_DEBOUNCE_W","TOUCH_FILTER_CTRL_SPEC","TOUCH_FILTER_EN_R","TOUCH_FILTER_EN_W","TOUCH_FILTER_MODE_R","TOUCH_FILTER_MODE_W","TOUCH_HYSTERESIS_R","TOUCH_HYSTERESIS_W","TOUCH_JITTER_STEP_R","TOUCH_JITTER_STEP_W","TOUCH_NEG_NOISE_LIMIT_R","TOUCH_NEG_NOISE_LIMIT_W","TOUCH_NEG_NOISE_THRES_R","TOUCH_NEG_NOISE_THRES_W","TOUCH_NOISE_THRES_R","TOUCH_NOISE_THRES_W","TOUCH_SMOOTH_LVL_R","TOUCH_SMOOTH_LVL_W","W","bits","borrow","borrow_mut","from","into","touch_debounce","touch_debounce","touch_filter_en","touch_filter_en","touch_filter_mode","touch_filter_mode","touch_hysteresis","touch_hysteresis","touch_jitter_step","touch_jitter_step","touch_neg_noise_limit","touch_neg_noise_limit","touch_neg_noise_thres","touch_neg_noise_thres","touch_noise_thres","touch_noise_thres","touch_smooth_lvl","touch_smooth_lvl","try_from","try_into","type_id","R","TOUCH_BUFDRV_R","TOUCH_BUFDRV_W","TOUCH_DENOISE_EN_R","TOUCH_DENOISE_EN_W","TOUCH_DENOISE_RES_R","TOUCH_DENOISE_RES_W","TOUCH_INACTIVE_CONNECTION_R","TOUCH_INACTIVE_CONNECTION_W","TOUCH_OUT_RING_R","TOUCH_OUT_RING_W","TOUCH_SCAN_CTRL_SPEC","TOUCH_SCAN_PAD_MAP_R","TOUCH_SCAN_PAD_MAP_W","TOUCH_SHIELD_PAD_EN_R","TOUCH_SHIELD_PAD_EN_W","W","bits","borrow","borrow_mut","from","into","touch_bufdrv","touch_bufdrv","touch_denoise_en","touch_denoise_en","touch_denoise_res","touch_denoise_res","touch_inactive_connection","touch_inactive_connection","touch_out_ring","touch_out_ring","touch_scan_pad_map","touch_scan_pad_map","touch_shield_pad_en","touch_shield_pad_en","try_from","try_into","type_id","R","TOUCH_SLP_APPROACH_EN_R","TOUCH_SLP_APPROACH_EN_W","TOUCH_SLP_PAD_R","TOUCH_SLP_PAD_W","TOUCH_SLP_THRES_SPEC","TOUCH_SLP_TH_R","TOUCH_SLP_TH_W","W","bits","borrow","borrow_mut","from","into","touch_slp_approach_en","touch_slp_approach_en","touch_slp_pad","touch_slp_pad","touch_slp_th","touch_slp_th","try_from","try_into","type_id","R","TOUCH_TIMEOUT_CTRL_SPEC","TOUCH_TIMEOUT_EN_R","TOUCH_TIMEOUT_EN_W","TOUCH_TIMEOUT_NUM_R","TOUCH_TIMEOUT_NUM_W","W","bits","borrow","borrow_mut","from","into","touch_timeout_en","touch_timeout_en","touch_timeout_num","touch_timeout_num","try_from","try_into","type_id","R","ULP_CP_CLK_FO_R","ULP_CP_CLK_FO_W","ULP_CP_CTRL_SPEC","ULP_CP_FORCE_START_TOP_R","ULP_CP_FORCE_START_TOP_W","ULP_CP_MEM_ADDR_INIT_R","ULP_CP_MEM_ADDR_INIT_W","ULP_CP_MEM_ADDR_SIZE_R","ULP_CP_MEM_ADDR_SIZE_W","ULP_CP_MEM_OFFSET_CLR_W","ULP_CP_RESET_R","ULP_CP_RESET_W","ULP_CP_START_TOP_R","ULP_CP_START_TOP_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ulp_cp_clk_fo","ulp_cp_clk_fo","ulp_cp_force_start_top","ulp_cp_force_start_top","ulp_cp_mem_addr_init","ulp_cp_mem_addr_init","ulp_cp_mem_addr_size","ulp_cp_mem_addr_size","ulp_cp_mem_offset_clr","ulp_cp_reset","ulp_cp_reset","ulp_cp_start_top","ulp_cp_start_top","R","ULP_CP_GPIO_WAKEUP_CLR_W","ULP_CP_GPIO_WAKEUP_ENA_R","ULP_CP_GPIO_WAKEUP_ENA_W","ULP_CP_PC_INIT_R","ULP_CP_PC_INIT_W","ULP_CP_SLP_TIMER_EN_R","ULP_CP_SLP_TIMER_EN_W","ULP_CP_TIMER_SPEC","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ulp_cp_gpio_wakeup_clr","ulp_cp_gpio_wakeup_ena","ulp_cp_gpio_wakeup_ena","ulp_cp_pc_init","ulp_cp_pc_init","ulp_cp_slp_timer_en","ulp_cp_slp_timer_en","R","ULP_CP_TIMER_1_SPEC","ULP_CP_TIMER_SLP_CYCLE_R","ULP_CP_TIMER_SLP_CYCLE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ulp_cp_timer_slp_cycle","ulp_cp_timer_slp_cycle","IO_MUX_RESET_DISABLE_R","IO_MUX_RESET_DISABLE_W","R","USB_CONF_SPEC","USB_DM_PULLDOWN_R","USB_DM_PULLDOWN_W","USB_DM_PULLUP_R","USB_DM_PULLUP_W","USB_DP_PULLDOWN_R","USB_DP_PULLDOWN_W","USB_DP_PULLUP_R","USB_DP_PULLUP_W","USB_PAD_ENABLE_OVERRIDE_R","USB_PAD_ENABLE_OVERRIDE_W","USB_PAD_ENABLE_R","USB_PAD_ENABLE_W","USB_PAD_PULL_OVERRIDE_R","USB_PAD_PULL_OVERRIDE_W","USB_PULLUP_VALUE_R","USB_PULLUP_VALUE_W","USB_RESET_DISABLE_R","USB_RESET_DISABLE_W","USB_TXM_R","USB_TXM_W","USB_TXP_R","USB_TXP_W","USB_TX_EN_OVERRIDE_R","USB_TX_EN_OVERRIDE_W","USB_TX_EN_R","USB_TX_EN_W","USB_VREFH_R","USB_VREFH_W","USB_VREFL_R","USB_VREFL_W","USB_VREF_OVERRIDE_R","USB_VREF_OVERRIDE_W","W","bits","borrow","borrow_mut","from","into","io_mux_reset_disable","io_mux_reset_disable","try_from","try_into","type_id","usb_dm_pulldown","usb_dm_pulldown","usb_dm_pullup","usb_dm_pullup","usb_dp_pulldown","usb_dp_pulldown","usb_dp_pullup","usb_dp_pullup","usb_pad_enable","usb_pad_enable","usb_pad_enable_override","usb_pad_enable_override","usb_pad_pull_override","usb_pad_pull_override","usb_pullup_value","usb_pullup_value","usb_reset_disable","usb_reset_disable","usb_tx_en","usb_tx_en","usb_tx_en_override","usb_tx_en_override","usb_txm","usb_txm","usb_txp","usb_txp","usb_vref_override","usb_vref_override","usb_vrefh","usb_vrefh","usb_vrefl","usb_vrefl","R","W","WAKEUP_ENA_R","WAKEUP_ENA_W","WAKEUP_STATE_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wakeup_ena","wakeup_ena","R","W","WDTCONFIG0_SPEC","WDT_APPCPU_RESET_EN_R","WDT_APPCPU_RESET_EN_W","WDT_CHIP_RESET_EN_R","WDT_CHIP_RESET_EN_W","WDT_CHIP_RESET_WIDTH_R","WDT_CHIP_RESET_WIDTH_W","WDT_CPU_RESET_LENGTH_R","WDT_CPU_RESET_LENGTH_W","WDT_EN_R","WDT_EN_W","WDT_FLASHBOOT_MOD_EN_R","WDT_FLASHBOOT_MOD_EN_W","WDT_PAUSE_IN_SLP_R","WDT_PAUSE_IN_SLP_W","WDT_PROCPU_RESET_EN_R","WDT_PROCPU_RESET_EN_W","WDT_STG0_R","WDT_STG0_W","WDT_STG1_R","WDT_STG1_W","WDT_STG2_R","WDT_STG2_W","WDT_STG3_R","WDT_STG3_W","WDT_SYS_RESET_LENGTH_R","WDT_SYS_RESET_LENGTH_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_appcpu_reset_en","wdt_appcpu_reset_en","wdt_chip_reset_en","wdt_chip_reset_en","wdt_chip_reset_width","wdt_chip_reset_width","wdt_cpu_reset_length","wdt_cpu_reset_length","wdt_en","wdt_en","wdt_flashboot_mod_en","wdt_flashboot_mod_en","wdt_pause_in_slp","wdt_pause_in_slp","wdt_procpu_reset_en","wdt_procpu_reset_en","wdt_stg0","wdt_stg0","wdt_stg1","wdt_stg1","wdt_stg2","wdt_stg2","wdt_stg3","wdt_stg3","wdt_sys_reset_length","wdt_sys_reset_length","R","W","WDTCONFIG1_SPEC","WDT_STG0_HOLD_R","WDT_STG0_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg0_hold","wdt_stg0_hold","R","W","WDTCONFIG2_SPEC","WDT_STG1_HOLD_R","WDT_STG1_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg1_hold","wdt_stg1_hold","R","W","WDTCONFIG3_SPEC","WDT_STG2_HOLD_R","WDT_STG2_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg2_hold","wdt_stg2_hold","R","W","WDTCONFIG4_SPEC","WDT_STG3_HOLD_R","WDT_STG3_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg3_hold","wdt_stg3_hold","W","WDTFEED_SPEC","WDT_FEED_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_feed","R","W","WDTWPROTECT_SPEC","WDT_WKEY_R","WDT_WKEY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_wkey","wdt_wkey","R","W","XTAL32K_CLK_FACTOR_R","XTAL32K_CLK_FACTOR_SPEC","XTAL32K_CLK_FACTOR_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xtal32k_clk_factor","xtal32k_clk_factor","R","W","XTAL32K_CONF_SPEC","XTAL32K_RESTART_WAIT_R","XTAL32K_RESTART_WAIT_W","XTAL32K_RETURN_WAIT_R","XTAL32K_RETURN_WAIT_W","XTAL32K_STABLE_THRES_R","XTAL32K_STABLE_THRES_W","XTAL32K_WDT_TIMEOUT_R","XTAL32K_WDT_TIMEOUT_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xtal32k_restart_wait","xtal32k_restart_wait","xtal32k_return_wait","xtal32k_return_wait","xtal32k_stable_thres","xtal32k_stable_thres","xtal32k_wdt_timeout","xtal32k_wdt_timeout","CMD","CTRL","DATA","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","SCL_HIGH","SCL_LOW","SCL_START_PERIOD","SCL_STOP_PERIOD","SDA_DUTY","SLAVE_ADDR","STATUS","TO","borrow","borrow_mut","cmd","cmd","cmd_iter","ctrl","ctrl","data","data","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","scl_high","scl_high","scl_low","scl_low","scl_start_period","scl_start_period","scl_stop_period","scl_stop_period","sda_duty","sda_duty","slave_addr","slave_addr","status","status","to","to","try_from","try_into","type_id","CMD_SPEC","COMMAND_DONE_R","COMMAND_R","COMMAND_W","R","W","bits","borrow","borrow_mut","command","command","command_done","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLK_GATE_EN_R","CLK_GATE_EN_W","CTRL_SPEC","MS_MODE_R","MS_MODE_W","R","RESET_R","RESET_W","RX_LSB_FIRST_R","RX_LSB_FIRST_W","SCL_FORCE_OUT_R","SCL_FORCE_OUT_W","SDA_FORCE_OUT_R","SDA_FORCE_OUT_W","TRANS_START_R","TRANS_START_W","TX_LSB_FIRST_R","TX_LSB_FIRST_W","W","bits","borrow","borrow_mut","clk_en","clk_en","clk_gate_en","clk_gate_en","from","into","ms_mode","ms_mode","reset","reset","rx_lsb_first","rx_lsb_first","scl_force_out","scl_force_out","sda_force_out","sda_force_out","trans_start","trans_start","try_from","try_into","tx_lsb_first","tx_lsb_first","type_id","DATA_SPEC","DONE_R","R","RDATA_R","SLAVE_TX_DATA_R","SLAVE_TX_DATA_W","W","bits","borrow","borrow_mut","done","from","into","rdata","slave_tx_data","slave_tx_data","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","ACK_ERR_INT_CLR_W","ARBITRATION_LOST_INT_CLR_W","DETECT_START_INT_CLR_W","INT_CLR_SPEC","MASTER_TRAN_COMP_INT_CLR_W","RX_DATA_INT_CLR_W","SLAVE_TRAN_COMP_INT_CLR_W","TIME_OUT_INT_CLR_W","TRANS_COMPLETE_INT_CLR_W","TX_DATA_INT_CLR_W","W","ack_err_int_clr","arbitration_lost_int_clr","bits","borrow","borrow_mut","detect_start_int_clr","from","into","master_tran_comp_int_clr","rx_data_int_clr","slave_tran_comp_int_clr","time_out_int_clr","trans_complete_int_clr","try_from","try_into","tx_data_int_clr","type_id","ACK_ERR_INT_ENA_R","ACK_ERR_INT_ENA_W","ARBITRATION_LOST_INT_ENA_R","ARBITRATION_LOST_INT_ENA_W","DETECT_START_INT_ENA_R","DETECT_START_INT_ENA_W","INT_ENA_SPEC","MASTER_TRAN_COMP_INT_ENA_R","MASTER_TRAN_COMP_INT_ENA_W","R","RX_DATA_INT_ENA_R","RX_DATA_INT_ENA_W","SLAVE_TRAN_COMP_INT_ENA_R","SLAVE_TRAN_COMP_INT_ENA_W","TIME_OUT_INT_ENA_R","TIME_OUT_INT_ENA_W","TRANS_COMPLETE_INT_ENA_R","TRANS_COMPLETE_INT_ENA_W","TX_DATA_INT_ENA_R","TX_DATA_INT_ENA_W","W","ack_err_int_ena","ack_err_int_ena","arbitration_lost_int_ena","arbitration_lost_int_ena","bits","borrow","borrow_mut","detect_start_int_ena","detect_start_int_ena","from","into","master_tran_comp_int_ena","master_tran_comp_int_ena","rx_data_int_ena","rx_data_int_ena","slave_tran_comp_int_ena","slave_tran_comp_int_ena","time_out_int_ena","time_out_int_ena","trans_complete_int_ena","trans_complete_int_ena","try_from","try_into","tx_data_int_ena","tx_data_int_ena","type_id","ACK_ERR_INT_RAW_R","ARBITRATION_LOST_INT_RAW_R","DETECT_START_INT_RAW_R","INT_RAW_SPEC","MASTER_TRAN_COMP_INT_RAW_R","R","RX_DATA_INT_RAW_R","SLAVE_TRAN_COMP_INT_RAW_R","TIME_OUT_INT_RAW_R","TRANS_COMPLETE_INT_RAW_R","TX_DATA_INT_RAW_R","ack_err_int_raw","arbitration_lost_int_raw","borrow","borrow_mut","detect_start_int_raw","from","into","master_tran_comp_int_raw","rx_data_int_raw","slave_tran_comp_int_raw","time_out_int_raw","trans_complete_int_raw","try_from","try_into","tx_data_int_raw","type_id","ACK_ERR_INT_ST_R","ARBITRATION_LOST_INT_ST_R","DETECT_START_INT_ST_R","INT_ST_SPEC","MASTER_TRAN_COMP_INT_ST_R","R","RX_DATA_INT_ST_R","SLAVE_TRAN_COMP_INT_ST_R","TIME_OUT_INT_ST_R","TRANS_COMPLETE_INT_ST_R","TX_DATA_INT_ST_R","ack_err_int_st","arbitration_lost_int_st","borrow","borrow_mut","detect_start_int_st","from","into","master_tran_comp_int_st","rx_data_int_st","slave_tran_comp_int_st","time_out_int_st","trans_complete_int_st","try_from","try_into","tx_data_int_st","type_id","PERIOD_R","PERIOD_W","R","SCL_HIGH_SPEC","W","bits","borrow","borrow_mut","from","into","period","period","try_from","try_into","type_id","PERIOD_R","PERIOD_W","R","SCL_LOW_SPEC","W","bits","borrow","borrow_mut","from","into","period","period","try_from","try_into","type_id","R","SCL_START_PERIOD_R","SCL_START_PERIOD_SPEC","SCL_START_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_start_period","scl_start_period","try_from","try_into","type_id","R","SCL_STOP_PERIOD_R","SCL_STOP_PERIOD_SPEC","SCL_STOP_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_stop_period","scl_stop_period","try_from","try_into","type_id","NUM_R","NUM_W","R","SDA_DUTY_SPEC","W","bits","borrow","borrow_mut","from","into","num","num","try_from","try_into","type_id","ADDR_10BIT_EN_R","ADDR_10BIT_EN_W","R","SLAVE_ADDR_R","SLAVE_ADDR_SPEC","SLAVE_ADDR_W","W","addr_10bit_en","addr_10bit_en","bits","borrow","borrow_mut","from","into","slave_addr","slave_addr","try_from","try_into","type_id","ACK_REC_R","ARB_LOST_R","BUS_BUSY_R","BYTE_TRANS_R","OP_CNT_R","R","SCL_MAIN_STATE_LAST_R","SCL_STATE_LAST_R","SHIFT_R","SLAVE_ADDRESSED_R","SLAVE_RW_R","STATUS_SPEC","ack_rec","arb_lost","borrow","borrow_mut","bus_busy","byte_trans","from","into","op_cnt","scl_main_state_last","scl_state_last","shift","slave_addressed","slave_rw","try_from","try_into","type_id","R","TIME_OUT_R","TIME_OUT_W","TO_SPEC","W","bits","borrow","borrow_mut","from","into","time_out","time_out","try_from","try_into","type_id","ENABLE_W1TC","EXT_WAKEUP0","PAD_DAC1","PAD_DAC2","PIN","RTC_DEBUG_SEL","RTC_GPIO_ENABLE","RTC_GPIO_ENABLE_W1TS","RTC_GPIO_IN","RTC_GPIO_OUT","RTC_GPIO_OUT_W1TC","RTC_GPIO_OUT_W1TS","RTC_GPIO_STATUS","RTC_GPIO_STATUS_W1TC","RTC_GPIO_STATUS_W1TS","RTC_IO_DATE","RTC_IO_TOUCH_CTRL","RTC_PAD19","RTC_PAD20","RTC_PAD21","RegisterBlock","SAR_I2C_IO","TOUCH_PAD","XTAL_32N_PAD","XTAL_32P_PAD","XTL_EXT_CTR","borrow","borrow_mut","enable_w1tc","enable_w1tc","ext_wakeup0","ext_wakeup0","from","into","pad_dac1","pad_dac1","pad_dac2","pad_dac2","pin","pin","pin_iter","rtc_debug_sel","rtc_debug_sel","rtc_gpio_enable","rtc_gpio_enable","rtc_gpio_enable_w1ts","rtc_gpio_enable_w1ts","rtc_gpio_in","rtc_gpio_in","rtc_gpio_out","rtc_gpio_out","rtc_gpio_out_w1tc","rtc_gpio_out_w1tc","rtc_gpio_out_w1ts","rtc_gpio_out_w1ts","rtc_gpio_status","rtc_gpio_status","rtc_gpio_status_w1tc","rtc_gpio_status_w1tc","rtc_gpio_status_w1ts","rtc_gpio_status_w1ts","rtc_io_date","rtc_io_date","rtc_io_touch_ctrl","rtc_io_touch_ctrl","rtc_pad19","rtc_pad19","rtc_pad20","rtc_pad20","rtc_pad21","rtc_pad21","sar_i2c_io","sar_i2c_io","touch_pad","touch_pad","touch_pad_iter","try_from","try_into","type_id","xtal_32n_pad","xtal_32n_pad","xtal_32p_pad","xtal_32p_pad","xtl_ext_ctr","xtl_ext_ctr","ENABLE_W1TC_SPEC","ENABLE_W1TC_W","W","bits","borrow","borrow_mut","enable_w1tc","from","into","try_from","try_into","type_id","EXT_WAKEUP0_SPEC","R","SEL_R","SEL_W","W","bits","borrow","borrow_mut","from","into","sel","sel","try_from","try_into","type_id","PAD_DAC1_SPEC","PDAC1_DAC_R","PDAC1_DAC_W","PDAC1_DAC_XPD_FORCE_R","PDAC1_DAC_XPD_FORCE_W","PDAC1_DRV_R","PDAC1_DRV_W","PDAC1_FUN_IE_R","PDAC1_FUN_IE_W","PDAC1_FUN_SEL_R","PDAC1_FUN_SEL_W","PDAC1_MUX_SEL_R","PDAC1_MUX_SEL_W","PDAC1_RDE_R","PDAC1_RDE_W","PDAC1_RUE_R","PDAC1_RUE_W","PDAC1_SLP_IE_R","PDAC1_SLP_IE_W","PDAC1_SLP_OE_R","PDAC1_SLP_OE_W","PDAC1_SLP_SEL_R","PDAC1_SLP_SEL_W","PDAC1_XPD_DAC_R","PDAC1_XPD_DAC_W","R","W","bits","borrow","borrow_mut","from","into","pdac1_dac","pdac1_dac","pdac1_dac_xpd_force","pdac1_dac_xpd_force","pdac1_drv","pdac1_drv","pdac1_fun_ie","pdac1_fun_ie","pdac1_fun_sel","pdac1_fun_sel","pdac1_mux_sel","pdac1_mux_sel","pdac1_rde","pdac1_rde","pdac1_rue","pdac1_rue","pdac1_slp_ie","pdac1_slp_ie","pdac1_slp_oe","pdac1_slp_oe","pdac1_slp_sel","pdac1_slp_sel","pdac1_xpd_dac","pdac1_xpd_dac","try_from","try_into","type_id","PAD_DAC2_SPEC","PDAC2_DAC_R","PDAC2_DAC_W","PDAC2_DAC_XPD_FORCE_R","PDAC2_DAC_XPD_FORCE_W","PDAC2_DRV_R","PDAC2_DRV_W","PDAC2_FUN_IE_R","PDAC2_FUN_IE_W","PDAC2_FUN_SEL_R","PDAC2_FUN_SEL_W","PDAC2_MUX_SEL_R","PDAC2_MUX_SEL_W","PDAC2_RDE_R","PDAC2_RDE_W","PDAC2_RUE_R","PDAC2_RUE_W","PDAC2_SLP_IE_R","PDAC2_SLP_IE_W","PDAC2_SLP_OE_R","PDAC2_SLP_OE_W","PDAC2_SLP_SEL_R","PDAC2_SLP_SEL_W","PDAC2_XPD_DAC_R","PDAC2_XPD_DAC_W","R","W","bits","borrow","borrow_mut","from","into","pdac2_dac","pdac2_dac","pdac2_dac_xpd_force","pdac2_dac_xpd_force","pdac2_drv","pdac2_drv","pdac2_fun_ie","pdac2_fun_ie","pdac2_fun_sel","pdac2_fun_sel","pdac2_mux_sel","pdac2_mux_sel","pdac2_rde","pdac2_rde","pdac2_rue","pdac2_rue","pdac2_slp_ie","pdac2_slp_ie","pdac2_slp_oe","pdac2_slp_oe","pdac2_slp_sel","pdac2_slp_sel","pdac2_xpd_dac","pdac2_xpd_dac","try_from","try_into","type_id","GPIO_PIN_INT_TYPE_R","GPIO_PIN_INT_TYPE_W","GPIO_PIN_WAKEUP_ENABLE_R","GPIO_PIN_WAKEUP_ENABLE_W","PAD_DRIVER_R","PAD_DRIVER_W","PIN_SPEC","R","W","bits","borrow","borrow_mut","from","gpio_pin_int_type","gpio_pin_int_type","gpio_pin_wakeup_enable","gpio_pin_wakeup_enable","into","pad_driver","pad_driver","try_from","try_into","type_id","R","RTC_DEBUG_12M_NO_GATING_R","RTC_DEBUG_12M_NO_GATING_W","RTC_DEBUG_SEL0_R","RTC_DEBUG_SEL0_W","RTC_DEBUG_SEL1_R","RTC_DEBUG_SEL1_W","RTC_DEBUG_SEL2_R","RTC_DEBUG_SEL2_W","RTC_DEBUG_SEL3_R","RTC_DEBUG_SEL3_W","RTC_DEBUG_SEL4_R","RTC_DEBUG_SEL4_W","RTC_DEBUG_SEL_SPEC","W","bits","borrow","borrow_mut","from","into","rtc_debug_12m_no_gating","rtc_debug_12m_no_gating","rtc_debug_sel0","rtc_debug_sel0","rtc_debug_sel1","rtc_debug_sel1","rtc_debug_sel2","rtc_debug_sel2","rtc_debug_sel3","rtc_debug_sel3","rtc_debug_sel4","rtc_debug_sel4","try_from","try_into","type_id","R","REG_RTCIO_REG_GPIO_ENABLE_R","REG_RTCIO_REG_GPIO_ENABLE_W","RTC_GPIO_ENABLE_SPEC","W","bits","borrow","borrow_mut","from","into","reg_rtcio_reg_gpio_enable","reg_rtcio_reg_gpio_enable","try_from","try_into","type_id","REG_RTCIO_REG_GPIO_ENABLE_W1TS_W","RTC_GPIO_ENABLE_W1TS_SPEC","W","bits","borrow","borrow_mut","from","into","reg_rtcio_reg_gpio_enable_w1ts","try_from","try_into","type_id","GPIO_IN_NEXT_R","R","RTC_GPIO_IN_SPEC","borrow","borrow_mut","from","gpio_in_next","into","try_from","try_into","type_id","GPIO_OUT_DATA_R","GPIO_OUT_DATA_W","R","RTC_GPIO_OUT_SPEC","W","bits","borrow","borrow_mut","from","gpio_out_data","gpio_out_data","into","try_from","try_into","type_id","GPIO_OUT_DATA_W1TC_W","RTC_GPIO_OUT_W1TC_SPEC","W","bits","borrow","borrow_mut","from","gpio_out_data_w1tc","into","try_from","try_into","type_id","GPIO_OUT_DATA_W1TS_W","RTC_GPIO_OUT_W1TS_SPEC","W","bits","borrow","borrow_mut","from","gpio_out_data_w1ts","into","try_from","try_into","type_id","GPIO_STATUS_INT_R","GPIO_STATUS_INT_W","R","RTC_GPIO_STATUS_SPEC","W","bits","borrow","borrow_mut","from","gpio_status_int","gpio_status_int","into","try_from","try_into","type_id","GPIO_STATUS_INT_W1TC_W","RTC_GPIO_STATUS_W1TC_SPEC","W","bits","borrow","borrow_mut","from","gpio_status_int_w1tc","into","try_from","try_into","type_id","GPIO_STATUS_INT_W1TS_W","RTC_GPIO_STATUS_W1TS_SPEC","W","bits","borrow","borrow_mut","from","gpio_status_int_w1ts","into","try_from","try_into","type_id","IO_DATE_R","IO_DATE_W","R","RTC_IO_DATE_SPEC","W","bits","borrow","borrow_mut","from","into","io_date","io_date","try_from","try_into","type_id","IO_TOUCH_BUFMODE_R","IO_TOUCH_BUFMODE_W","IO_TOUCH_BUFSEL_R","IO_TOUCH_BUFSEL_W","R","RTC_IO_TOUCH_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","io_touch_bufmode","io_touch_bufmode","io_touch_bufsel","io_touch_bufsel","try_from","try_into","type_id","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RTC_PAD19_SPEC","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","try_from","try_into","type_id","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RTC_PAD20_SPEC","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","try_from","try_into","type_id","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RTC_PAD21_SPEC","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","try_from","try_into","type_id","R","SAR_DEBUG_BIT_SEL_R","SAR_DEBUG_BIT_SEL_W","SAR_I2C_IO_SPEC","SAR_I2C_SCL_SEL_R","SAR_I2C_SCL_SEL_W","SAR_I2C_SDA_SEL_R","SAR_I2C_SDA_SEL_W","W","bits","borrow","borrow_mut","from","into","sar_debug_bit_sel","sar_debug_bit_sel","sar_i2c_scl_sel","sar_i2c_scl_sel","sar_i2c_sda_sel","sar_i2c_sda_sel","try_from","try_into","type_id","DAC_R","DAC_W","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD_SPEC","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","start","start","tie_opt","tie_opt","try_from","try_into","type_id","xpd","xpd","R","W","X32N_DRV_R","X32N_DRV_W","X32N_FUN_IE_R","X32N_FUN_IE_W","X32N_FUN_SEL_R","X32N_FUN_SEL_W","X32N_MUX_SEL_R","X32N_MUX_SEL_W","X32N_RDE_R","X32N_RDE_W","X32N_RUE_R","X32N_RUE_W","X32N_SLP_IE_R","X32N_SLP_IE_W","X32N_SLP_OE_R","X32N_SLP_OE_W","X32N_SLP_SEL_R","X32N_SLP_SEL_W","XTAL_32N_PAD_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","x32n_drv","x32n_drv","x32n_fun_ie","x32n_fun_ie","x32n_fun_sel","x32n_fun_sel","x32n_mux_sel","x32n_mux_sel","x32n_rde","x32n_rde","x32n_rue","x32n_rue","x32n_slp_ie","x32n_slp_ie","x32n_slp_oe","x32n_slp_oe","x32n_slp_sel","x32n_slp_sel","R","W","X32P_DRV_R","X32P_DRV_W","X32P_FUN_IE_R","X32P_FUN_IE_W","X32P_FUN_SEL_R","X32P_FUN_SEL_W","X32P_MUX_SEL_R","X32P_MUX_SEL_W","X32P_RDE_R","X32P_RDE_W","X32P_RUE_R","X32P_RUE_W","X32P_SLP_IE_R","X32P_SLP_IE_W","X32P_SLP_OE_R","X32P_SLP_OE_W","X32P_SLP_SEL_R","X32P_SLP_SEL_W","XTAL_32P_PAD_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","x32p_drv","x32p_drv","x32p_fun_ie","x32p_fun_ie","x32p_fun_sel","x32p_fun_sel","x32p_mux_sel","x32p_mux_sel","x32p_rde","x32p_rde","x32p_rue","x32p_rue","x32p_slp_ie","x32p_slp_ie","x32p_slp_oe","x32p_slp_oe","x32p_slp_sel","x32p_slp_sel","R","SEL_R","SEL_W","W","XTL_EXT_CTR_SPEC","bits","borrow","borrow_mut","from","into","sel","sel","try_from","try_into","type_id","RegisterBlock","SARDATE","SAR_AMP_CTRL1","SAR_AMP_CTRL2","SAR_AMP_CTRL3","SAR_ATTEN1","SAR_ATTEN2","SAR_COCPU_DEBUG","SAR_COCPU_INT_CLR","SAR_COCPU_INT_ENA","SAR_COCPU_INT_RAW","SAR_COCPU_INT_ST","SAR_COCPU_STATE","SAR_DAC_CTRL1","SAR_DAC_CTRL2","SAR_HALL_CTRL","SAR_I2C_CTRL","SAR_IO_MUX_CONF","SAR_MEAS1_CTRL1","SAR_MEAS1_CTRL2","SAR_MEAS1_MUX","SAR_MEAS2_CTRL1","SAR_MEAS2_CTRL2","SAR_MEAS2_MUX","SAR_NOUSE","SAR_POWER_XPD_SAR","SAR_READER1_CTRL","SAR_READER1_STATUS","SAR_READER2_CTRL","SAR_READER2_STATUS","SAR_SLAVE_ADDR1","SAR_SLAVE_ADDR2","SAR_SLAVE_ADDR3","SAR_SLAVE_ADDR4","SAR_TOUCH_CHN_ST","SAR_TOUCH_CONF","SAR_TOUCH_STATUS0","SAR_TOUCH_STATUS1","SAR_TOUCH_STATUS10","SAR_TOUCH_STATUS11","SAR_TOUCH_STATUS12","SAR_TOUCH_STATUS13","SAR_TOUCH_STATUS14","SAR_TOUCH_STATUS15","SAR_TOUCH_STATUS16","SAR_TOUCH_STATUS2","SAR_TOUCH_STATUS3","SAR_TOUCH_STATUS4","SAR_TOUCH_STATUS5","SAR_TOUCH_STATUS6","SAR_TOUCH_STATUS7","SAR_TOUCH_STATUS8","SAR_TOUCH_STATUS9","SAR_TOUCH_THRES1","SAR_TOUCH_THRES10","SAR_TOUCH_THRES11","SAR_TOUCH_THRES12","SAR_TOUCH_THRES13","SAR_TOUCH_THRES14","SAR_TOUCH_THRES2","SAR_TOUCH_THRES3","SAR_TOUCH_THRES4","SAR_TOUCH_THRES5","SAR_TOUCH_THRES6","SAR_TOUCH_THRES7","SAR_TOUCH_THRES8","SAR_TOUCH_THRES9","SAR_TSENS_CTRL","SAR_TSENS_CTRL2","borrow","borrow_mut","from","into","sar_amp_ctrl1","sar_amp_ctrl1","sar_amp_ctrl2","sar_amp_ctrl2","sar_amp_ctrl3","sar_amp_ctrl3","sar_atten1","sar_atten1","sar_atten2","sar_atten2","sar_cocpu_debug","sar_cocpu_debug","sar_cocpu_int_clr","sar_cocpu_int_clr","sar_cocpu_int_ena","sar_cocpu_int_ena","sar_cocpu_int_raw","sar_cocpu_int_raw","sar_cocpu_int_st","sar_cocpu_int_st","sar_cocpu_state","sar_cocpu_state","sar_dac_ctrl1","sar_dac_ctrl1","sar_dac_ctrl2","sar_dac_ctrl2","sar_hall_ctrl","sar_hall_ctrl","sar_i2c_ctrl","sar_i2c_ctrl","sar_io_mux_conf","sar_io_mux_conf","sar_meas1_ctrl1","sar_meas1_ctrl1","sar_meas1_ctrl2","sar_meas1_ctrl2","sar_meas1_mux","sar_meas1_mux","sar_meas2_ctrl1","sar_meas2_ctrl1","sar_meas2_ctrl2","sar_meas2_ctrl2","sar_meas2_mux","sar_meas2_mux","sar_nouse","sar_nouse","sar_power_xpd_sar","sar_power_xpd_sar","sar_reader1_ctrl","sar_reader1_ctrl","sar_reader1_status","sar_reader1_status","sar_reader2_ctrl","sar_reader2_ctrl","sar_reader2_status","sar_reader2_status","sar_slave_addr1","sar_slave_addr1","sar_slave_addr2","sar_slave_addr2","sar_slave_addr3","sar_slave_addr3","sar_slave_addr4","sar_slave_addr4","sar_touch_chn_st","sar_touch_chn_st","sar_touch_conf","sar_touch_conf","sar_touch_status0","sar_touch_status0","sar_touch_status1","sar_touch_status1","sar_touch_status10","sar_touch_status10","sar_touch_status11","sar_touch_status11","sar_touch_status12","sar_touch_status12","sar_touch_status13","sar_touch_status13","sar_touch_status14","sar_touch_status14","sar_touch_status15","sar_touch_status15","sar_touch_status16","sar_touch_status16","sar_touch_status2","sar_touch_status2","sar_touch_status3","sar_touch_status3","sar_touch_status4","sar_touch_status4","sar_touch_status5","sar_touch_status5","sar_touch_status6","sar_touch_status6","sar_touch_status7","sar_touch_status7","sar_touch_status8","sar_touch_status8","sar_touch_status9","sar_touch_status9","sar_touch_thres1","sar_touch_thres1","sar_touch_thres10","sar_touch_thres10","sar_touch_thres11","sar_touch_thres11","sar_touch_thres12","sar_touch_thres12","sar_touch_thres13","sar_touch_thres13","sar_touch_thres14","sar_touch_thres14","sar_touch_thres2","sar_touch_thres2","sar_touch_thres3","sar_touch_thres3","sar_touch_thres4","sar_touch_thres4","sar_touch_thres5","sar_touch_thres5","sar_touch_thres6","sar_touch_thres6","sar_touch_thres7","sar_touch_thres7","sar_touch_thres8","sar_touch_thres8","sar_touch_thres9","sar_touch_thres9","sar_tsens_ctrl","sar_tsens_ctrl","sar_tsens_ctrl2","sar_tsens_ctrl2","sardate","sardate","try_from","try_into","type_id","R","SAR_AMP_CTRL1_SPEC","SAR_AMP_WAIT1_R","SAR_AMP_WAIT1_W","SAR_AMP_WAIT2_R","SAR_AMP_WAIT2_W","W","bits","borrow","borrow_mut","from","into","sar_amp_wait1","sar_amp_wait1","sar_amp_wait2","sar_amp_wait2","try_from","try_into","type_id","AMP_RST_FB_FSM_IDLE_R","AMP_RST_FB_FSM_IDLE_W","AMP_SHORT_REF_FSM_IDLE_R","AMP_SHORT_REF_FSM_IDLE_W","AMP_SHORT_REF_GND_FSM_IDLE_R","AMP_SHORT_REF_GND_FSM_IDLE_W","R","SAR1_DAC_XPD_FSM_IDLE_R","SAR1_DAC_XPD_FSM_IDLE_W","SAR_AMP_CTRL2_SPEC","SAR_AMP_WAIT3_R","SAR_AMP_WAIT3_W","SAR_RSTB_FSM_IDLE_R","SAR_RSTB_FSM_IDLE_W","W","XPD_SAR_AMP_FSM_IDLE_R","XPD_SAR_AMP_FSM_IDLE_W","XPD_SAR_FSM_IDLE_R","XPD_SAR_FSM_IDLE_W","amp_rst_fb_fsm_idle","amp_rst_fb_fsm_idle","amp_short_ref_fsm_idle","amp_short_ref_fsm_idle","amp_short_ref_gnd_fsm_idle","amp_short_ref_gnd_fsm_idle","bits","borrow","borrow_mut","from","into","sar1_dac_xpd_fsm_idle","sar1_dac_xpd_fsm_idle","sar_amp_wait3","sar_amp_wait3","sar_rstb_fsm_idle","sar_rstb_fsm_idle","try_from","try_into","type_id","xpd_sar_amp_fsm_idle","xpd_sar_amp_fsm_idle","xpd_sar_fsm_idle","xpd_sar_fsm_idle","AMP_RST_FB_FSM_R","AMP_RST_FB_FSM_W","AMP_SHORT_REF_FSM_R","AMP_SHORT_REF_FSM_W","AMP_SHORT_REF_GND_FSM_R","AMP_SHORT_REF_GND_FSM_W","R","SAR1_DAC_XPD_FSM_R","SAR1_DAC_XPD_FSM_W","SAR_AMP_CTRL3_SPEC","SAR_RSTB_FSM_R","SAR_RSTB_FSM_W","W","XPD_SAR_AMP_FSM_R","XPD_SAR_AMP_FSM_W","XPD_SAR_FSM_R","XPD_SAR_FSM_W","amp_rst_fb_fsm","amp_rst_fb_fsm","amp_short_ref_fsm","amp_short_ref_fsm","amp_short_ref_gnd_fsm","amp_short_ref_gnd_fsm","bits","borrow","borrow_mut","from","into","sar1_dac_xpd_fsm","sar1_dac_xpd_fsm","sar_rstb_fsm","sar_rstb_fsm","try_from","try_into","type_id","xpd_sar_amp_fsm","xpd_sar_amp_fsm","xpd_sar_fsm","xpd_sar_fsm","R","SAR1_ATTEN_R","SAR1_ATTEN_W","SAR_ATTEN1_SPEC","W","bits","borrow","borrow_mut","from","into","sar1_atten","sar1_atten","try_from","try_into","type_id","R","SAR2_ATTEN_R","SAR2_ATTEN_W","SAR_ATTEN2_SPEC","W","bits","borrow","borrow_mut","from","into","sar2_atten","sar2_atten","try_from","try_into","type_id","COCPU_MEM_ADDR_R","COCPU_MEM_RDY_R","COCPU_MEM_VLD_R","COCPU_MEM_WEN_R","COCPU_PC_R","R","SAR_COCPU_DEBUG_SPEC","borrow","borrow_mut","cocpu_mem_addr","cocpu_mem_rdy","cocpu_mem_vld","cocpu_mem_wen","cocpu_pc","from","into","try_from","try_into","type_id","COCPU_SARADC1_INT_CLR_W","COCPU_SARADC2_INT_CLR_W","COCPU_START_INT_CLR_W","COCPU_SWD_INT_CLR_W","COCPU_SW_INT_CLR_W","COCPU_TOUCH_ACTIVE_INT_CLR_W","COCPU_TOUCH_DONE_INT_CLR_W","COCPU_TOUCH_INACTIVE_INT_CLR_W","COCPU_TSENS_INT_CLR_W","SAR_COCPU_INT_CLR_SPEC","W","bits","borrow","borrow_mut","cocpu_saradc1_int_clr","cocpu_saradc2_int_clr","cocpu_start_int_clr","cocpu_sw_int_clr","cocpu_swd_int_clr","cocpu_touch_active_int_clr","cocpu_touch_done_int_clr","cocpu_touch_inactive_int_clr","cocpu_tsens_int_clr","from","into","try_from","try_into","type_id","COCPU_SARADC1_INT_ENA_R","COCPU_SARADC1_INT_ENA_W","COCPU_SARADC2_INT_ENA_R","COCPU_SARADC2_INT_ENA_W","COCPU_START_INT_ENA_R","COCPU_START_INT_ENA_W","COCPU_SWD_INT_ENA_R","COCPU_SWD_INT_ENA_W","COCPU_SW_INT_ENA_R","COCPU_SW_INT_ENA_W","COCPU_TOUCH_ACTIVE_INT_ENA_R","COCPU_TOUCH_ACTIVE_INT_ENA_W","COCPU_TOUCH_DONE_INT_ENA_R","COCPU_TOUCH_DONE_INT_ENA_W","COCPU_TOUCH_INACTIVE_INT_ENA_R","COCPU_TOUCH_INACTIVE_INT_ENA_W","COCPU_TSENS_INT_ENA_R","COCPU_TSENS_INT_ENA_W","R","SAR_COCPU_INT_ENA_SPEC","W","bits","borrow","borrow_mut","cocpu_saradc1_int_ena","cocpu_saradc1_int_ena","cocpu_saradc2_int_ena","cocpu_saradc2_int_ena","cocpu_start_int_ena","cocpu_start_int_ena","cocpu_sw_int_ena","cocpu_sw_int_ena","cocpu_swd_int_ena","cocpu_swd_int_ena","cocpu_touch_active_int_ena","cocpu_touch_active_int_ena","cocpu_touch_done_int_ena","cocpu_touch_done_int_ena","cocpu_touch_inactive_int_ena","cocpu_touch_inactive_int_ena","cocpu_tsens_int_ena","cocpu_tsens_int_ena","from","into","try_from","try_into","type_id","COCPU_SARADC1_INT_RAW_R","COCPU_SARADC2_INT_RAW_R","COCPU_START_INT_RAW_R","COCPU_SWD_INT_RAW_R","COCPU_SW_INT_RAW_R","COCPU_TOUCH_ACTIVE_INT_RAW_R","COCPU_TOUCH_DONE_INT_RAW_R","COCPU_TOUCH_INACTIVE_INT_RAW_R","COCPU_TSENS_INT_RAW_R","R","SAR_COCPU_INT_RAW_SPEC","borrow","borrow_mut","cocpu_saradc1_int_raw","cocpu_saradc2_int_raw","cocpu_start_int_raw","cocpu_sw_int_raw","cocpu_swd_int_raw","cocpu_touch_active_int_raw","cocpu_touch_done_int_raw","cocpu_touch_inactive_int_raw","cocpu_tsens_int_raw","from","into","try_from","try_into","type_id","COCPU_SARADC1_INT_ST_R","COCPU_SARADC2_INT_ST_R","COCPU_START_INT_ST_R","COCPU_SWD_INT_ST_R","COCPU_SW_INT_ST_R","COCPU_TOUCH_ACTIVE_INT_ST_R","COCPU_TOUCH_DONE_INT_ST_R","COCPU_TOUCH_INACTIVE_INT_ST_R","COCPU_TSENS_INT_ST_R","R","SAR_COCPU_INT_ST_SPEC","borrow","borrow_mut","cocpu_saradc1_int_st","cocpu_saradc2_int_st","cocpu_start_int_st","cocpu_sw_int_st","cocpu_swd_int_st","cocpu_touch_active_int_st","cocpu_touch_done_int_st","cocpu_touch_inactive_int_st","cocpu_tsens_int_st","from","into","try_from","try_into","type_id","COCPU_CLK_EN_R","COCPU_DBG_TRIGGER_W","COCPU_EBREAK_R","COCPU_EOI_R","COCPU_RESET_N_R","COCPU_TRAP_R","R","SAR_COCPU_STATE_SPEC","W","bits","borrow","borrow_mut","cocpu_clk_en","cocpu_dbg_trigger","cocpu_ebreak","cocpu_eoi","cocpu_reset_n","cocpu_trap","from","into","try_from","try_into","type_id","DAC_CLKGATE_EN_R","DAC_CLKGATE_EN_W","DAC_CLK_FORCE_HIGH_R","DAC_CLK_FORCE_HIGH_W","DAC_CLK_FORCE_LOW_R","DAC_CLK_FORCE_LOW_W","DAC_CLK_INV_R","DAC_CLK_INV_W","DAC_DIG_FORCE_R","DAC_DIG_FORCE_W","DAC_RESET_R","DAC_RESET_W","DEBUG_BIT_SEL_R","DEBUG_BIT_SEL_W","R","SAR_DAC_CTRL1_SPEC","SW_FSTEP_R","SW_FSTEP_W","SW_TONE_EN_R","SW_TONE_EN_W","W","bits","borrow","borrow_mut","dac_clk_force_high","dac_clk_force_high","dac_clk_force_low","dac_clk_force_low","dac_clk_inv","dac_clk_inv","dac_clkgate_en","dac_clkgate_en","dac_dig_force","dac_dig_force","dac_reset","dac_reset","debug_bit_sel","debug_bit_sel","from","into","sw_fstep","sw_fstep","sw_tone_en","sw_tone_en","try_from","try_into","type_id","DAC_CW_EN1_R","DAC_CW_EN1_W","DAC_CW_EN2_R","DAC_CW_EN2_W","DAC_DC1_R","DAC_DC1_W","DAC_DC2_R","DAC_DC2_W","DAC_INV1_R","DAC_INV1_W","DAC_INV2_R","DAC_INV2_W","DAC_SCALE1_R","DAC_SCALE1_W","DAC_SCALE2_R","DAC_SCALE2_W","R","SAR_DAC_CTRL2_SPEC","W","bits","borrow","borrow_mut","dac_cw_en1","dac_cw_en1","dac_cw_en2","dac_cw_en2","dac_dc1","dac_dc1","dac_dc2","dac_dc2","dac_inv1","dac_inv1","dac_inv2","dac_inv2","dac_scale1","dac_scale1","dac_scale2","dac_scale2","from","into","try_from","try_into","type_id","HALL_PHASE_FORCE_R","HALL_PHASE_FORCE_W","HALL_PHASE_R","HALL_PHASE_W","R","SAR_HALL_CTRL_SPEC","W","XPD_HALL_FORCE_R","XPD_HALL_FORCE_W","XPD_HALL_R","XPD_HALL_W","bits","borrow","borrow_mut","from","hall_phase","hall_phase","hall_phase_force","hall_phase_force","into","try_from","try_into","type_id","xpd_hall","xpd_hall","xpd_hall_force","xpd_hall_force","R","SAR_I2C_CTRL_R","SAR_I2C_CTRL_SPEC","SAR_I2C_CTRL_W","SAR_I2C_START_FORCE_R","SAR_I2C_START_FORCE_W","SAR_I2C_START_R","SAR_I2C_START_W","W","bits","borrow","borrow_mut","from","into","sar_i2c_ctrl","sar_i2c_ctrl","sar_i2c_start","sar_i2c_start","sar_i2c_start_force","sar_i2c_start_force","try_from","try_into","type_id","IOMUX_CLK_GATE_EN_R","IOMUX_CLK_GATE_EN_W","IOMUX_RESET_R","IOMUX_RESET_W","R","SAR_IO_MUX_CONF_SPEC","W","bits","borrow","borrow_mut","from","into","iomux_clk_gate_en","iomux_clk_gate_en","iomux_reset","iomux_reset","try_from","try_into","type_id","AMP_RST_FB_FORCE_R","AMP_RST_FB_FORCE_W","AMP_SHORT_REF_FORCE_R","AMP_SHORT_REF_FORCE_W","AMP_SHORT_REF_GND_FORCE_R","AMP_SHORT_REF_GND_FORCE_W","FORCE_XPD_AMP_R","FORCE_XPD_AMP_W","R","RTC_SARADC_CLKGATE_EN_R","RTC_SARADC_CLKGATE_EN_W","RTC_SARADC_RESET_R","RTC_SARADC_RESET_W","SAR_MEAS1_CTRL1_SPEC","W","amp_rst_fb_force","amp_rst_fb_force","amp_short_ref_force","amp_short_ref_force","amp_short_ref_gnd_force","amp_short_ref_gnd_force","bits","borrow","borrow_mut","force_xpd_amp","force_xpd_amp","from","into","rtc_saradc_clkgate_en","rtc_saradc_clkgate_en","rtc_saradc_reset","rtc_saradc_reset","try_from","try_into","type_id","MEAS1_DATA_SAR_R","MEAS1_DONE_SAR_R","MEAS1_START_FORCE_R","MEAS1_START_FORCE_W","MEAS1_START_SAR_R","MEAS1_START_SAR_W","R","SAR1_EN_PAD_FORCE_R","SAR1_EN_PAD_FORCE_W","SAR1_EN_PAD_R","SAR1_EN_PAD_W","SAR_MEAS1_CTRL2_SPEC","W","bits","borrow","borrow_mut","from","into","meas1_data_sar","meas1_done_sar","meas1_start_force","meas1_start_force","meas1_start_sar","meas1_start_sar","sar1_en_pad","sar1_en_pad","sar1_en_pad_force","sar1_en_pad_force","try_from","try_into","type_id","R","SAR1_DIG_FORCE_R","SAR1_DIG_FORCE_W","SAR_MEAS1_MUX_SPEC","W","bits","borrow","borrow_mut","from","into","sar1_dig_force","sar1_dig_force","try_from","try_into","type_id","R","SAR2_CNTL_STATE_R","SAR2_EN_TEST_R","SAR2_EN_TEST_W","SAR2_PKDET_CAL_EN_R","SAR2_PKDET_CAL_EN_W","SAR2_PWDET_CAL_EN_R","SAR2_PWDET_CAL_EN_W","SAR2_RSTB_FORCE_R","SAR2_RSTB_FORCE_W","SAR2_RSTB_WAIT_R","SAR2_RSTB_WAIT_W","SAR2_STANDBY_WAIT_R","SAR2_STANDBY_WAIT_W","SAR2_XPD_WAIT_R","SAR2_XPD_WAIT_W","SAR_MEAS2_CTRL1_SPEC","W","bits","borrow","borrow_mut","from","into","sar2_cntl_state","sar2_en_test","sar2_en_test","sar2_pkdet_cal_en","sar2_pkdet_cal_en","sar2_pwdet_cal_en","sar2_pwdet_cal_en","sar2_rstb_force","sar2_rstb_force","sar2_rstb_wait","sar2_rstb_wait","sar2_standby_wait","sar2_standby_wait","sar2_xpd_wait","sar2_xpd_wait","try_from","try_into","type_id","MEAS2_DATA_SAR_R","MEAS2_DONE_SAR_R","MEAS2_START_FORCE_R","MEAS2_START_FORCE_W","MEAS2_START_SAR_R","MEAS2_START_SAR_W","R","SAR2_EN_PAD_FORCE_R","SAR2_EN_PAD_FORCE_W","SAR2_EN_PAD_R","SAR2_EN_PAD_W","SAR_MEAS2_CTRL2_SPEC","W","bits","borrow","borrow_mut","from","into","meas2_data_sar","meas2_done_sar","meas2_start_force","meas2_start_force","meas2_start_sar","meas2_start_sar","sar2_en_pad","sar2_en_pad","sar2_en_pad_force","sar2_en_pad_force","try_from","try_into","type_id","R","SAR2_PWDET_CCT_R","SAR2_PWDET_CCT_W","SAR2_RTC_FORCE_R","SAR2_RTC_FORCE_W","SAR_MEAS2_MUX_SPEC","W","bits","borrow","borrow_mut","from","into","sar2_pwdet_cct","sar2_pwdet_cct","sar2_rtc_force","sar2_rtc_force","try_from","try_into","type_id","R","SAR_NOUSE_R","SAR_NOUSE_SPEC","SAR_NOUSE_W","W","bits","borrow","borrow_mut","from","into","sar_nouse","sar_nouse","try_from","try_into","type_id","FORCE_XPD_SAR_R","FORCE_XPD_SAR_W","R","SARCLK_EN_R","SARCLK_EN_W","SAR_POWER_XPD_SAR_SPEC","W","bits","borrow","borrow_mut","force_xpd_sar","force_xpd_sar","from","into","sarclk_en","sarclk_en","try_from","try_into","type_id","R","SAR1_CLK_DIV_R","SAR1_CLK_DIV_W","SAR1_CLK_GATED_R","SAR1_CLK_GATED_W","SAR1_DATA_INV_R","SAR1_DATA_INV_W","SAR1_INT_EN_R","SAR1_INT_EN_W","SAR1_SAMPLE_NUM_R","SAR1_SAMPLE_NUM_W","SAR_READER1_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","sar1_clk_div","sar1_clk_div","sar1_clk_gated","sar1_clk_gated","sar1_data_inv","sar1_data_inv","sar1_int_en","sar1_int_en","sar1_sample_num","sar1_sample_num","try_from","try_into","type_id","R","SAR1_READER_STATUS_R","SAR_READER1_STATUS_SPEC","borrow","borrow_mut","from","into","sar1_reader_status","try_from","try_into","type_id","R","SAR2_CLK_DIV_R","SAR2_CLK_DIV_W","SAR2_CLK_GATED_R","SAR2_CLK_GATED_W","SAR2_DATA_INV_R","SAR2_DATA_INV_W","SAR2_INT_EN_R","SAR2_INT_EN_W","SAR2_SAMPLE_NUM_R","SAR2_SAMPLE_NUM_W","SAR2_WAIT_ARB_CYCLE_R","SAR2_WAIT_ARB_CYCLE_W","SAR_READER2_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","sar2_clk_div","sar2_clk_div","sar2_clk_gated","sar2_clk_gated","sar2_data_inv","sar2_data_inv","sar2_int_en","sar2_int_en","sar2_sample_num","sar2_sample_num","sar2_wait_arb_cycle","sar2_wait_arb_cycle","try_from","try_into","type_id","R","SAR2_READER_STATUS_R","SAR_READER2_STATUS_SPEC","borrow","borrow_mut","from","into","sar2_reader_status","try_from","try_into","type_id","I2C_SLAVE_ADDR0_R","I2C_SLAVE_ADDR0_W","I2C_SLAVE_ADDR1_R","I2C_SLAVE_ADDR1_W","MEAS_STATUS_R","R","SAR_SLAVE_ADDR1_SPEC","W","bits","borrow","borrow_mut","from","i2c_slave_addr0","i2c_slave_addr0","i2c_slave_addr1","i2c_slave_addr1","into","meas_status","try_from","try_into","type_id","I2C_SLAVE_ADDR2_R","I2C_SLAVE_ADDR2_W","I2C_SLAVE_ADDR3_R","I2C_SLAVE_ADDR3_W","R","SAR_SLAVE_ADDR2_SPEC","W","bits","borrow","borrow_mut","from","i2c_slave_addr2","i2c_slave_addr2","i2c_slave_addr3","i2c_slave_addr3","into","try_from","try_into","type_id","I2C_SLAVE_ADDR4_R","I2C_SLAVE_ADDR4_W","I2C_SLAVE_ADDR5_R","I2C_SLAVE_ADDR5_W","R","SAR_SLAVE_ADDR3_SPEC","W","bits","borrow","borrow_mut","from","i2c_slave_addr4","i2c_slave_addr4","i2c_slave_addr5","i2c_slave_addr5","into","try_from","try_into","type_id","I2C_SLAVE_ADDR6_R","I2C_SLAVE_ADDR6_W","I2C_SLAVE_ADDR7_R","I2C_SLAVE_ADDR7_W","R","SAR_SLAVE_ADDR4_SPEC","W","bits","borrow","borrow_mut","from","i2c_slave_addr6","i2c_slave_addr6","i2c_slave_addr7","i2c_slave_addr7","into","try_from","try_into","type_id","R","SAR_TOUCH_CHN_ST_SPEC","TOUCH_CHANNEL_CLR_W","TOUCH_MEAS_DONE_R","TOUCH_PAD_ACTIVE_R","W","bits","borrow","borrow_mut","from","into","touch_channel_clr","touch_meas_done","touch_pad_active","try_from","try_into","type_id","R","SAR_TOUCH_CONF_SPEC","TOUCH_APPROACH_PAD0_R","TOUCH_APPROACH_PAD0_W","TOUCH_APPROACH_PAD1_R","TOUCH_APPROACH_PAD1_W","TOUCH_APPROACH_PAD2_R","TOUCH_APPROACH_PAD2_W","TOUCH_DATA_SEL_R","TOUCH_DATA_SEL_W","TOUCH_DENOISE_END_R","TOUCH_OUTEN_R","TOUCH_OUTEN_W","TOUCH_STATUS_CLR_W","TOUCH_UNIT_END_R","W","bits","borrow","borrow_mut","from","into","touch_approach_pad0","touch_approach_pad0","touch_approach_pad1","touch_approach_pad1","touch_approach_pad2","touch_approach_pad2","touch_data_sel","touch_data_sel","touch_denoise_end","touch_outen","touch_outen","touch_status_clr","touch_unit_end","try_from","try_into","type_id","R","SAR_TOUCH_STATUS0_SPEC","TOUCH_DENOISE_DATA_R","TOUCH_SCAN_CURR_R","borrow","borrow_mut","from","into","touch_denoise_data","touch_scan_curr","try_from","try_into","type_id","R","SAR_TOUCH_STATUS1_SPEC","TOUCH_PAD1_DATA_R","TOUCH_PAD1_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad1_data","touch_pad1_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS10_SPEC","TOUCH_PAD10_DATA_R","TOUCH_PAD10_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad10_data","touch_pad10_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS11_SPEC","TOUCH_PAD11_DATA_R","TOUCH_PAD11_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad11_data","touch_pad11_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS12_SPEC","TOUCH_PAD12_DATA_R","TOUCH_PAD12_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad12_data","touch_pad12_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS13_SPEC","TOUCH_PAD13_DATA_R","TOUCH_PAD13_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad13_data","touch_pad13_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS14_SPEC","TOUCH_PAD14_DATA_R","TOUCH_PAD14_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad14_data","touch_pad14_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS15_SPEC","TOUCH_SLP_DATA_R","TOUCH_SLP_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_slp_data","touch_slp_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS16_SPEC","TOUCH_APPROACH_PAD0_CNT_R","TOUCH_APPROACH_PAD1_CNT_R","TOUCH_APPROACH_PAD2_CNT_R","TOUCH_SLP_APPROACH_CNT_R","borrow","borrow_mut","from","into","touch_approach_pad0_cnt","touch_approach_pad1_cnt","touch_approach_pad2_cnt","touch_slp_approach_cnt","try_from","try_into","type_id","R","SAR_TOUCH_STATUS2_SPEC","TOUCH_PAD2_DATA_R","TOUCH_PAD2_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad2_data","touch_pad2_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS3_SPEC","TOUCH_PAD3_DATA_R","TOUCH_PAD3_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad3_data","touch_pad3_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS4_SPEC","TOUCH_PAD4_DATA_R","TOUCH_PAD4_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad4_data","touch_pad4_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS5_SPEC","TOUCH_PAD5_DATA_R","TOUCH_PAD5_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad5_data","touch_pad5_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS6_SPEC","TOUCH_PAD6_DATA_R","TOUCH_PAD6_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad6_data","touch_pad6_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS7_SPEC","TOUCH_PAD7_DATA_R","TOUCH_PAD7_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad7_data","touch_pad7_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS8_SPEC","TOUCH_PAD8_DATA_R","TOUCH_PAD8_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad8_data","touch_pad8_debounce","try_from","try_into","type_id","R","SAR_TOUCH_STATUS9_SPEC","TOUCH_PAD9_DATA_R","TOUCH_PAD9_DEBOUNCE_R","borrow","borrow_mut","from","into","touch_pad9_data","touch_pad9_debounce","try_from","try_into","type_id","R","SAR_TOUCH_THRES1_SPEC","TOUCH_OUT_TH1_R","TOUCH_OUT_TH1_W","W","bits","borrow","borrow_mut","from","into","touch_out_th1","touch_out_th1","try_from","try_into","type_id","R","SAR_TOUCH_THRES10_SPEC","TOUCH_OUT_TH10_R","TOUCH_OUT_TH10_W","W","bits","borrow","borrow_mut","from","into","touch_out_th10","touch_out_th10","try_from","try_into","type_id","R","SAR_TOUCH_THRES11_SPEC","TOUCH_OUT_TH11_R","TOUCH_OUT_TH11_W","W","bits","borrow","borrow_mut","from","into","touch_out_th11","touch_out_th11","try_from","try_into","type_id","R","SAR_TOUCH_THRES12_SPEC","TOUCH_OUT_TH12_R","TOUCH_OUT_TH12_W","W","bits","borrow","borrow_mut","from","into","touch_out_th12","touch_out_th12","try_from","try_into","type_id","R","SAR_TOUCH_THRES13_SPEC","TOUCH_OUT_TH13_R","TOUCH_OUT_TH13_W","W","bits","borrow","borrow_mut","from","into","touch_out_th13","touch_out_th13","try_from","try_into","type_id","R","SAR_TOUCH_THRES14_SPEC","TOUCH_OUT_TH14_R","TOUCH_OUT_TH14_W","W","bits","borrow","borrow_mut","from","into","touch_out_th14","touch_out_th14","try_from","try_into","type_id","R","SAR_TOUCH_THRES2_SPEC","TOUCH_OUT_TH2_R","TOUCH_OUT_TH2_W","W","bits","borrow","borrow_mut","from","into","touch_out_th2","touch_out_th2","try_from","try_into","type_id","R","SAR_TOUCH_THRES3_SPEC","TOUCH_OUT_TH3_R","TOUCH_OUT_TH3_W","W","bits","borrow","borrow_mut","from","into","touch_out_th3","touch_out_th3","try_from","try_into","type_id","R","SAR_TOUCH_THRES4_SPEC","TOUCH_OUT_TH4_R","TOUCH_OUT_TH4_W","W","bits","borrow","borrow_mut","from","into","touch_out_th4","touch_out_th4","try_from","try_into","type_id","R","SAR_TOUCH_THRES5_SPEC","TOUCH_OUT_TH5_R","TOUCH_OUT_TH5_W","W","bits","borrow","borrow_mut","from","into","touch_out_th5","touch_out_th5","try_from","try_into","type_id","R","SAR_TOUCH_THRES6_SPEC","TOUCH_OUT_TH6_R","TOUCH_OUT_TH6_W","W","bits","borrow","borrow_mut","from","into","touch_out_th6","touch_out_th6","try_from","try_into","type_id","R","SAR_TOUCH_THRES7_SPEC","TOUCH_OUT_TH7_R","TOUCH_OUT_TH7_W","W","bits","borrow","borrow_mut","from","into","touch_out_th7","touch_out_th7","try_from","try_into","type_id","R","SAR_TOUCH_THRES8_SPEC","TOUCH_OUT_TH8_R","TOUCH_OUT_TH8_W","W","bits","borrow","borrow_mut","from","into","touch_out_th8","touch_out_th8","try_from","try_into","type_id","R","SAR_TOUCH_THRES9_SPEC","TOUCH_OUT_TH9_R","TOUCH_OUT_TH9_W","W","bits","borrow","borrow_mut","from","into","touch_out_th9","touch_out_th9","try_from","try_into","type_id","R","SAR_TSENS_CTRL_SPEC","TSENS_CLK_DIV_R","TSENS_CLK_DIV_W","TSENS_DUMP_OUT_R","TSENS_DUMP_OUT_W","TSENS_INT_EN_R","TSENS_INT_EN_W","TSENS_IN_INV_R","TSENS_IN_INV_W","TSENS_OUT_R","TSENS_POWER_UP_FORCE_R","TSENS_POWER_UP_FORCE_W","TSENS_POWER_UP_R","TSENS_POWER_UP_W","TSENS_READY_R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tsens_clk_div","tsens_clk_div","tsens_dump_out","tsens_dump_out","tsens_in_inv","tsens_in_inv","tsens_int_en","tsens_int_en","tsens_out","tsens_power_up","tsens_power_up","tsens_power_up_force","tsens_power_up_force","tsens_ready","type_id","R","SAR_TSENS_CTRL2_SPEC","TSENS_CLKGATE_EN_R","TSENS_CLKGATE_EN_W","TSENS_CLK_INV_R","TSENS_CLK_INV_W","TSENS_RESET_R","TSENS_RESET_W","TSENS_XPD_FORCE_R","TSENS_XPD_FORCE_W","TSENS_XPD_WAIT_R","TSENS_XPD_WAIT_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tsens_clk_inv","tsens_clk_inv","tsens_clkgate_en","tsens_clkgate_en","tsens_reset","tsens_reset","tsens_xpd_force","tsens_xpd_force","tsens_xpd_wait","tsens_xpd_wait","type_id","R","SARDATE_SPEC","SAR_DATE_R","SAR_DATE_W","W","bits","borrow","borrow_mut","from","into","sar_date","sar_date","try_from","try_into","type_id","BUSY","CONTINUE","DATE","DMA_BLOCK_NUM","DMA_CONTINUE","DMA_START","H_MEM","INT_CLEAR","INT_ENA","MODE","M_MEM","RegisterBlock","START","T_LENGTH","T_STRING","borrow","borrow_mut","busy","busy","continue_","continue_","date","date","dma_block_num","dma_block_num","dma_continue","dma_continue","dma_start","dma_start","from","h_mem","h_mem","h_mem_iter","int_clear","int_clear","int_ena","int_ena","into","m_mem","m_mem","m_mem_iter","mode","mode","start","start","t_length","t_length","t_string","t_string","try_from","try_into","type_id","BUSY_SPEC","R","STATE_R","borrow","borrow_mut","from","into","state","try_from","try_into","type_id","CONTINUE_OP_W","CONTINUE_SPEC","W","bits","borrow","borrow_mut","continue_op","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMA_BLOCK_NUM_R","DMA_BLOCK_NUM_SPEC","DMA_BLOCK_NUM_W","R","W","bits","borrow","borrow_mut","dma_block_num","dma_block_num","from","into","try_from","try_into","type_id","DMA_CONTINUE_SPEC","DMA_CONTINUE_W","W","bits","borrow","borrow_mut","dma_continue","from","into","try_from","try_into","type_id","DMA_START_SPEC","DMA_START_W","W","bits","borrow","borrow_mut","dma_start","from","into","try_from","try_into","type_id","H_MEM_SPEC","H_R","H_W","R","W","bits","borrow","borrow_mut","from","h","h","into","try_from","try_into","type_id","CLEAR_INTERRUPT_W","INT_CLEAR_SPEC","W","bits","borrow","borrow_mut","clear_interrupt","from","into","try_from","try_into","type_id","INTERRUPT_ENA_R","INTERRUPT_ENA_W","INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","interrupt_ena","interrupt_ena","into","try_from","try_into","type_id","M_MEM_SPEC","M_R","M_W","R","W","bits","borrow","borrow_mut","from","into","m","m","try_from","try_into","type_id","MODE_R","MODE_SPEC","MODE_W","R","W","bits","borrow","borrow_mut","from","into","mode","mode","try_from","try_into","type_id","START_SPEC","START_W","W","bits","borrow","borrow_mut","from","into","start","try_from","try_into","type_id","R","T_LENGTH_R","T_LENGTH_SPEC","T_LENGTH_W","W","bits","borrow","borrow_mut","from","into","t_length","t_length","try_from","try_into","type_id","R","T_STRING_R","T_STRING_SPEC","T_STRING_W","W","bits","borrow","borrow_mut","from","into","t_string","t_string","try_from","try_into","type_id","ADDR","CLOCK","CMD","CTRL","CTRL1","CTRL2","DIN_MODE","DIN_NUM","DMA_CONF","DMA_INSTATUS","DMA_INT_CLR","DMA_INT_ENA","DMA_INT_RAW","DMA_INT_ST","DMA_IN_LINK","DMA_OUTSTATUS","DMA_OUT_LINK","DOUT_MODE","DOUT_NUM","FSM","HOLD","INLINK_DSCR","INLINK_DSCR_BF0","INLINK_DSCR_BF1","IN_ERR_EOF_DES_ADDR","IN_SUC_EOF_DES_ADDR","LCD_CTRL","LCD_CTRL1","LCD_CTRL2","LCD_D_MODE","LCD_D_NUM","MISC","MISO_DLEN","MOSI_DLEN","OUTLINK_DSCR","OUTLINK_DSCR_BF0","OUTLINK_DSCR_BF1","OUT_EOF_BFR_DES_ADDR","OUT_EOF_DES_ADDR","REG_DATE","RegisterBlock","SLAVE","SLAVE1","SLV_RDBUF_DLEN","SLV_RD_BYTE","SLV_WRBUF_DLEN","USER","USER1","USER2","W0","W1","W10","W11","W12","W13","W14","W15","W16","W17","W2","W3","W4","W5","W6","W7","W8","W9","addr","addr","borrow","borrow_mut","clock","clock","cmd","cmd","ctrl","ctrl","ctrl1","ctrl1","ctrl2","ctrl2","din_mode","din_mode","din_num","din_num","dma_conf","dma_conf","dma_in_link","dma_in_link","dma_instatus","dma_instatus","dma_int_clr","dma_int_clr","dma_int_ena","dma_int_ena","dma_int_raw","dma_int_raw","dma_int_st","dma_int_st","dma_out_link","dma_out_link","dma_outstatus","dma_outstatus","dout_mode","dout_mode","dout_num","dout_num","from","fsm","fsm","hold","hold","in_err_eof_des_addr","in_err_eof_des_addr","in_suc_eof_des_addr","in_suc_eof_des_addr","inlink_dscr","inlink_dscr","inlink_dscr_bf0","inlink_dscr_bf0","inlink_dscr_bf1","inlink_dscr_bf1","into","lcd_ctrl","lcd_ctrl","lcd_ctrl1","lcd_ctrl1","lcd_ctrl2","lcd_ctrl2","lcd_d_mode","lcd_d_mode","lcd_d_num","lcd_d_num","misc","misc","miso_dlen","miso_dlen","mosi_dlen","mosi_dlen","out_eof_bfr_des_addr","out_eof_bfr_des_addr","out_eof_des_addr","out_eof_des_addr","outlink_dscr","outlink_dscr","outlink_dscr_bf0","outlink_dscr_bf0","outlink_dscr_bf1","outlink_dscr_bf1","reg_date","reg_date","slave","slave","slave1","slave1","slv_rd_byte","slv_rd_byte","slv_rdbuf_dlen","slv_rdbuf_dlen","slv_wrbuf_dlen","slv_wrbuf_dlen","try_from","try_into","type_id","user","user","user1","user1","user2","user2","w0","w0","w1","w1","w10","w10","w11","w11","w12","w12","w13","w13","w14","w14","w15","w15","w16","w16","w17","w17","w2","w2","w3","w3","w4","w4","w5","w5","w6","w6","w7","w7","w8","w8","w9","w9","ADDR_SPEC","R","USR_ADDR_VALUE_R","USR_ADDR_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_value","usr_addr_value","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLKDIV_PRE_R","CLKDIV_PRE_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","clkdiv_pre","clkdiv_pre","from","into","try_from","try_into","type_id","CMD_SPEC","CONF_BITLEN_R","CONF_BITLEN_W","R","USR_R","USR_W","W","bits","borrow","borrow_mut","conf_bitlen","conf_bitlen","from","into","try_from","try_into","type_id","usr","usr","CTRL_SPEC","DUMMY_OUT_R","DUMMY_OUT_W","D_POL_R","D_POL_W","EXT_HOLD_EN_R","EXT_HOLD_EN_W","FADDR_DUAL_R","FADDR_DUAL_W","FADDR_OCT_R","FADDR_OCT_W","FADDR_QUAD_R","FADDR_QUAD_W","FCMD_DUAL_R","FCMD_DUAL_W","FCMD_OCT_R","FCMD_OCT_W","FCMD_QUAD_R","FCMD_QUAD_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_OCT_R","FREAD_OCT_W","FREAD_QUAD_R","FREAD_QUAD_W","Q_POL_R","Q_POL_W","R","RD_BIT_ORDER_R","RD_BIT_ORDER_W","W","WP_R","WP_W","WR_BIT_ORDER_R","WR_BIT_ORDER_W","bits","borrow","borrow_mut","d_pol","d_pol","dummy_out","dummy_out","ext_hold_en","ext_hold_en","faddr_dual","faddr_dual","faddr_oct","faddr_oct","faddr_quad","faddr_quad","fcmd_dual","fcmd_dual","fcmd_oct","fcmd_oct","fcmd_quad","fcmd_quad","fread_dual","fread_dual","fread_oct","fread_oct","fread_quad","fread_quad","from","into","q_pol","q_pol","rd_bit_order","rd_bit_order","try_from","try_into","type_id","wp","wp","wr_bit_order","wr_bit_order","CLK_MODE_13_R","CLK_MODE_13_W","CLK_MODE_R","CLK_MODE_W","CS_HOLD_DELAY_R","CS_HOLD_DELAY_W","CTRL1_SPEC","R","RSCK_DATA_OUT_R","RSCK_DATA_OUT_W","W","W16_17_WR_ENA_R","W16_17_WR_ENA_W","bits","borrow","borrow_mut","clk_mode","clk_mode","clk_mode_13","clk_mode_13","cs_hold_delay","cs_hold_delay","from","into","rsck_data_out","rsck_data_out","try_from","try_into","type_id","w16_17_wr_ena","w16_17_wr_ena","CS_DELAY_MODE_R","CS_DELAY_MODE_W","CS_DELAY_NUM_R","CS_DELAY_NUM_W","CS_HOLD_TIME_R","CS_HOLD_TIME_W","CS_SETUP_TIME_R","CS_SETUP_TIME_W","CTRL2_SPEC","R","W","bits","borrow","borrow_mut","cs_delay_mode","cs_delay_mode","cs_delay_num","cs_delay_num","cs_hold_time","cs_hold_time","cs_setup_time","cs_setup_time","from","into","try_from","try_into","type_id","DIN0_MODE_R","DIN0_MODE_W","DIN1_MODE_R","DIN1_MODE_W","DIN2_MODE_R","DIN2_MODE_W","DIN3_MODE_R","DIN3_MODE_W","DIN4_MODE_R","DIN4_MODE_W","DIN5_MODE_R","DIN5_MODE_W","DIN6_MODE_R","DIN6_MODE_W","DIN7_MODE_R","DIN7_MODE_W","DIN_MODE_SPEC","R","TIMING_CLK_ENA_R","TIMING_CLK_ENA_W","W","bits","borrow","borrow_mut","din0_mode","din0_mode","din1_mode","din1_mode","din2_mode","din2_mode","din3_mode","din3_mode","din4_mode","din4_mode","din5_mode","din5_mode","din6_mode","din6_mode","din7_mode","din7_mode","from","into","timing_clk_ena","timing_clk_ena","try_from","try_into","type_id","DIN0_NUM_R","DIN0_NUM_W","DIN1_NUM_R","DIN1_NUM_W","DIN2_NUM_R","DIN2_NUM_W","DIN3_NUM_R","DIN3_NUM_W","DIN4_NUM_R","DIN4_NUM_W","DIN5_NUM_R","DIN5_NUM_W","DIN6_NUM_R","DIN6_NUM_W","DIN7_NUM_R","DIN7_NUM_W","DIN_NUM_SPEC","R","W","bits","borrow","borrow_mut","din0_num","din0_num","din1_num","din1_num","din2_num","din2_num","din3_num","din3_num","din4_num","din4_num","din5_num","din5_num","din6_num","din6_num","din7_num","din7_num","from","into","try_from","try_into","type_id","AHBM_FIFO_RST_R","AHBM_FIFO_RST_W","AHBM_RST_R","AHBM_RST_W","DMA_CONF_SPEC","DMA_CONTINUE_R","DMA_CONTINUE_W","DMA_INFIFO_FULL_CLR_R","DMA_INFIFO_FULL_CLR_W","DMA_OUTFIFO_EMPTY_CLR_R","DMA_OUTFIFO_EMPTY_CLR_W","DMA_RX_STOP_R","DMA_RX_STOP_W","DMA_SEG_TRANS_CLR_R","DMA_SEG_TRANS_CLR_W","DMA_SLV_SEG_TRANS_EN_R","DMA_SLV_SEG_TRANS_EN_W","DMA_TX_STOP_R","DMA_TX_STOP_W","EXT_MEM_BK_SIZE_R","EXT_MEM_BK_SIZE_W","INDSCR_BURST_EN_R","INDSCR_BURST_EN_W","IN_LOOP_TEST_R","IN_LOOP_TEST_W","IN_RST_R","IN_RST_W","MEM_TRANS_EN_R","MEM_TRANS_EN_W","OUTDSCR_BURST_EN_R","OUTDSCR_BURST_EN_W","OUT_AUTO_WRBACK_R","OUT_AUTO_WRBACK_W","OUT_DATA_BURST_EN_R","OUT_DATA_BURST_EN_W","OUT_EOF_MODE_R","OUT_EOF_MODE_W","OUT_LOOP_TEST_R","OUT_LOOP_TEST_W","OUT_RST_R","OUT_RST_W","R","RX_EOF_EN_R","RX_EOF_EN_W","SLV_LAST_SEG_POP_CLR_R","SLV_LAST_SEG_POP_CLR_W","SLV_RX_SEG_TRANS_CLR_EN_R","SLV_RX_SEG_TRANS_CLR_EN_W","SLV_TX_SEG_TRANS_CLR_EN_R","SLV_TX_SEG_TRANS_CLR_EN_W","W","ahbm_fifo_rst","ahbm_fifo_rst","ahbm_rst","ahbm_rst","bits","borrow","borrow_mut","dma_continue","dma_continue","dma_infifo_full_clr","dma_infifo_full_clr","dma_outfifo_empty_clr","dma_outfifo_empty_clr","dma_rx_stop","dma_rx_stop","dma_seg_trans_clr","dma_seg_trans_clr","dma_slv_seg_trans_en","dma_slv_seg_trans_en","dma_tx_stop","dma_tx_stop","ext_mem_bk_size","ext_mem_bk_size","from","in_loop_test","in_loop_test","in_rst","in_rst","indscr_burst_en","indscr_burst_en","into","mem_trans_en","mem_trans_en","out_auto_wrback","out_auto_wrback","out_data_burst_en","out_data_burst_en","out_eof_mode","out_eof_mode","out_loop_test","out_loop_test","out_rst","out_rst","outdscr_burst_en","outdscr_burst_en","rx_eof_en","rx_eof_en","slv_last_seg_pop_clr","slv_last_seg_pop_clr","slv_rx_seg_trans_clr_en","slv_rx_seg_trans_clr_en","slv_tx_seg_trans_clr_en","slv_tx_seg_trans_clr_en","try_from","try_into","type_id","DMA_IN_LINK_SPEC","DMA_RX_ENA_R","DMA_RX_ENA_W","INLINK_ADDR_R","INLINK_ADDR_W","INLINK_AUTO_RET_R","INLINK_AUTO_RET_W","INLINK_RESTART_R","INLINK_RESTART_W","INLINK_START_R","INLINK_START_W","INLINK_STOP_R","INLINK_STOP_W","R","W","bits","borrow","borrow_mut","dma_rx_ena","dma_rx_ena","from","inlink_addr","inlink_addr","inlink_auto_ret","inlink_auto_ret","inlink_restart","inlink_restart","inlink_start","inlink_start","inlink_stop","inlink_stop","into","try_from","try_into","type_id","DMA_INDSCR_ADDR_R","DMA_INDSCR_STATE_R","DMA_INFIFO_CNT_R","DMA_INFIFO_EMPTY_R","DMA_INFIFO_FULL_R","DMA_INSTATUS_SPEC","DMA_IN_STATE_R","R","borrow","borrow_mut","dma_in_state","dma_indscr_addr","dma_indscr_state","dma_infifo_cnt","dma_infifo_empty","dma_infifo_full","from","into","try_from","try_into","type_id","DMA_INT_CLR_SPEC","INFIFO_FULL_ERR_INT_CLR_R","INFIFO_FULL_ERR_INT_CLR_W","INLINK_DSCR_EMPTY_INT_CLR_R","INLINK_DSCR_EMPTY_INT_CLR_W","INLINK_DSCR_ERROR_INT_CLR_R","INLINK_DSCR_ERROR_INT_CLR_W","IN_DONE_INT_CLR_R","IN_DONE_INT_CLR_W","IN_ERR_EOF_INT_CLR_R","IN_ERR_EOF_INT_CLR_W","IN_SUC_EOF_INT_CLR_R","IN_SUC_EOF_INT_CLR_W","OUTFIFO_EMPTY_ERR_INT_CLR_R","OUTFIFO_EMPTY_ERR_INT_CLR_W","OUTLINK_DSCR_ERROR_INT_CLR_R","OUTLINK_DSCR_ERROR_INT_CLR_W","OUT_DONE_INT_CLR_R","OUT_DONE_INT_CLR_W","OUT_EOF_INT_CLR_R","OUT_EOF_INT_CLR_W","OUT_TOTAL_EOF_INT_CLR_R","OUT_TOTAL_EOF_INT_CLR_W","R","SLV_CMD6_INT_CLR_R","SLV_CMD6_INT_CLR_W","SLV_CMD7_INT_CLR_R","SLV_CMD7_INT_CLR_W","SLV_CMD8_INT_CLR_R","SLV_CMD8_INT_CLR_W","SLV_CMD9_INT_CLR_R","SLV_CMD9_INT_CLR_W","SLV_CMDA_INT_CLR_R","SLV_CMDA_INT_CLR_W","W","bits","borrow","borrow_mut","from","in_done_int_clr","in_done_int_clr","in_err_eof_int_clr","in_err_eof_int_clr","in_suc_eof_int_clr","in_suc_eof_int_clr","infifo_full_err_int_clr","infifo_full_err_int_clr","inlink_dscr_empty_int_clr","inlink_dscr_empty_int_clr","inlink_dscr_error_int_clr","inlink_dscr_error_int_clr","into","out_done_int_clr","out_done_int_clr","out_eof_int_clr","out_eof_int_clr","out_total_eof_int_clr","out_total_eof_int_clr","outfifo_empty_err_int_clr","outfifo_empty_err_int_clr","outlink_dscr_error_int_clr","outlink_dscr_error_int_clr","slv_cmd6_int_clr","slv_cmd6_int_clr","slv_cmd7_int_clr","slv_cmd7_int_clr","slv_cmd8_int_clr","slv_cmd8_int_clr","slv_cmd9_int_clr","slv_cmd9_int_clr","slv_cmda_int_clr","slv_cmda_int_clr","try_from","try_into","type_id","DMA_INT_ENA_SPEC","INFIFO_FULL_ERR_INT_ENA_R","INFIFO_FULL_ERR_INT_ENA_W","INLINK_DSCR_EMPTY_INT_ENA_R","INLINK_DSCR_EMPTY_INT_ENA_W","INLINK_DSCR_ERROR_INT_ENA_R","INLINK_DSCR_ERROR_INT_ENA_W","IN_DONE_INT_ENA_R","IN_DONE_INT_ENA_W","IN_ERR_EOF_INT_ENA_R","IN_ERR_EOF_INT_ENA_W","IN_SUC_EOF_INT_ENA_R","IN_SUC_EOF_INT_ENA_W","OUTFIFO_EMPTY_ERR_INT_ENA_R","OUTFIFO_EMPTY_ERR_INT_ENA_W","OUTLINK_DSCR_ERROR_INT_ENA_R","OUTLINK_DSCR_ERROR_INT_ENA_W","OUT_DONE_INT_ENA_R","OUT_DONE_INT_ENA_W","OUT_EOF_INT_ENA_R","OUT_EOF_INT_ENA_W","OUT_TOTAL_EOF_INT_ENA_R","OUT_TOTAL_EOF_INT_ENA_W","R","SLV_CMD6_INT_ENA_R","SLV_CMD6_INT_ENA_W","SLV_CMD7_INT_ENA_R","SLV_CMD7_INT_ENA_W","SLV_CMD8_INT_ENA_R","SLV_CMD8_INT_ENA_W","SLV_CMD9_INT_ENA_R","SLV_CMD9_INT_ENA_W","SLV_CMDA_INT_ENA_R","SLV_CMDA_INT_ENA_W","W","bits","borrow","borrow_mut","from","in_done_int_ena","in_done_int_ena","in_err_eof_int_ena","in_err_eof_int_ena","in_suc_eof_int_ena","in_suc_eof_int_ena","infifo_full_err_int_ena","infifo_full_err_int_ena","inlink_dscr_empty_int_ena","inlink_dscr_empty_int_ena","inlink_dscr_error_int_ena","inlink_dscr_error_int_ena","into","out_done_int_ena","out_done_int_ena","out_eof_int_ena","out_eof_int_ena","out_total_eof_int_ena","out_total_eof_int_ena","outfifo_empty_err_int_ena","outfifo_empty_err_int_ena","outlink_dscr_error_int_ena","outlink_dscr_error_int_ena","slv_cmd6_int_ena","slv_cmd6_int_ena","slv_cmd7_int_ena","slv_cmd7_int_ena","slv_cmd8_int_ena","slv_cmd8_int_ena","slv_cmd9_int_ena","slv_cmd9_int_ena","slv_cmda_int_ena","slv_cmda_int_ena","try_from","try_into","type_id","DMA_INT_RAW_SPEC","INFIFO_FULL_ERR_INT_RAW_R","INLINK_DSCR_EMPTY_INT_RAW_R","INLINK_DSCR_ERROR_INT_RAW_R","IN_DONE_INT_RAW_R","IN_ERR_EOF_INT_RAW_R","IN_SUC_EOF_INT_RAW_R","OUTFIFO_EMPTY_ERR_INT_RAW_R","OUTLINK_DSCR_ERROR_INT_RAW_R","OUT_DONE_INT_RAW_R","OUT_EOF_INT_RAW_R","OUT_TOTAL_EOF_INT_RAW_R","R","SLV_CMD6_INT_RAW_R","SLV_CMD6_INT_RAW_W","SLV_CMD7_INT_RAW_R","SLV_CMD7_INT_RAW_W","SLV_CMD8_INT_RAW_R","SLV_CMD8_INT_RAW_W","SLV_CMD9_INT_RAW_R","SLV_CMD9_INT_RAW_W","SLV_CMDA_INT_RAW_R","SLV_CMDA_INT_RAW_W","W","bits","borrow","borrow_mut","from","in_done_int_raw","in_err_eof_int_raw","in_suc_eof_int_raw","infifo_full_err_int_raw","inlink_dscr_empty_int_raw","inlink_dscr_error_int_raw","into","out_done_int_raw","out_eof_int_raw","out_total_eof_int_raw","outfifo_empty_err_int_raw","outlink_dscr_error_int_raw","slv_cmd6_int_raw","slv_cmd6_int_raw","slv_cmd7_int_raw","slv_cmd7_int_raw","slv_cmd8_int_raw","slv_cmd8_int_raw","slv_cmd9_int_raw","slv_cmd9_int_raw","slv_cmda_int_raw","slv_cmda_int_raw","try_from","try_into","type_id","DMA_INT_ST_SPEC","INFIFO_FULL_ERR_INT_ST_R","INLINK_DSCR_EMPTY_INT_ST_R","INLINK_DSCR_ERROR_INT_ST_R","IN_DONE_INT_ST_R","IN_ERR_EOF_INT_ST_R","IN_SUC_EOF_INT_ST_R","OUTFIFO_EMPTY_ERR_INT_ST_R","OUTLINK_DSCR_ERROR_INT_ST_R","OUT_DONE_INT_ST_R","OUT_EOF_INT_ST_R","OUT_TOTAL_EOF_INT_ST_R","R","SLV_CMD6_INT_ST_R","SLV_CMD6_INT_ST_W","SLV_CMD7_INT_ST_R","SLV_CMD7_INT_ST_W","SLV_CMD8_INT_ST_R","SLV_CMD8_INT_ST_W","SLV_CMD9_INT_ST_R","SLV_CMD9_INT_ST_W","SLV_CMDA_INT_ST_R","SLV_CMDA_INT_ST_W","W","bits","borrow","borrow_mut","from","in_done_int_st","in_err_eof_int_st","in_suc_eof_int_st","infifo_full_err_int_st","inlink_dscr_empty_int_st","inlink_dscr_error_int_st","into","out_done_int_st","out_eof_int_st","out_total_eof_int_st","outfifo_empty_err_int_st","outlink_dscr_error_int_st","slv_cmd6_int_st","slv_cmd6_int_st","slv_cmd7_int_st","slv_cmd7_int_st","slv_cmd8_int_st","slv_cmd8_int_st","slv_cmd9_int_st","slv_cmd9_int_st","slv_cmda_int_st","slv_cmda_int_st","try_from","try_into","type_id","DMA_OUT_LINK_SPEC","DMA_TX_ENA_R","DMA_TX_ENA_W","OUTLINK_ADDR_R","OUTLINK_ADDR_W","OUTLINK_RESTART_R","OUTLINK_RESTART_W","OUTLINK_START_R","OUTLINK_START_W","OUTLINK_STOP_R","OUTLINK_STOP_W","R","W","bits","borrow","borrow_mut","dma_tx_ena","dma_tx_ena","from","into","outlink_addr","outlink_addr","outlink_restart","outlink_restart","outlink_start","outlink_start","outlink_stop","outlink_stop","try_from","try_into","type_id","DMA_OUTDSCR_ADDR_R","DMA_OUTDSCR_STATE_R","DMA_OUTFIFO_CNT_R","DMA_OUTFIFO_EMPTY_R","DMA_OUTFIFO_FULL_R","DMA_OUTSTATUS_SPEC","DMA_OUT_STATE_R","R","borrow","borrow_mut","dma_out_state","dma_outdscr_addr","dma_outdscr_state","dma_outfifo_cnt","dma_outfifo_empty","dma_outfifo_full","from","into","try_from","try_into","type_id","DOUT0_MODE_R","DOUT0_MODE_W","DOUT1_MODE_R","DOUT1_MODE_W","DOUT2_MODE_R","DOUT2_MODE_W","DOUT3_MODE_R","DOUT3_MODE_W","DOUT4_MODE_R","DOUT4_MODE_W","DOUT5_MODE_R","DOUT5_MODE_W","DOUT6_MODE_R","DOUT6_MODE_W","DOUT7_MODE_R","DOUT7_MODE_W","DOUT_MODE_SPEC","R","W","bits","borrow","borrow_mut","dout0_mode","dout0_mode","dout1_mode","dout1_mode","dout2_mode","dout2_mode","dout3_mode","dout3_mode","dout4_mode","dout4_mode","dout5_mode","dout5_mode","dout6_mode","dout6_mode","dout7_mode","dout7_mode","from","into","try_from","try_into","type_id","DOUT0_NUM_R","DOUT0_NUM_W","DOUT1_NUM_R","DOUT1_NUM_W","DOUT2_NUM_R","DOUT2_NUM_W","DOUT3_NUM_R","DOUT3_NUM_W","DOUT4_NUM_R","DOUT4_NUM_W","DOUT5_NUM_R","DOUT5_NUM_W","DOUT6_NUM_R","DOUT6_NUM_W","DOUT7_NUM_R","DOUT7_NUM_W","DOUT_NUM_SPEC","R","W","bits","borrow","borrow_mut","dout0_num","dout0_num","dout1_num","dout1_num","dout2_num","dout2_num","dout3_num","dout3_num","dout4_num","dout4_num","dout5_num","dout5_num","dout6_num","dout6_num","dout7_num","dout7_num","from","into","try_from","try_into","type_id","FSM_SPEC","MST_DMA_RD_BYTELEN_R","MST_DMA_RD_BYTELEN_W","R","ST_R","W","bits","borrow","borrow_mut","from","into","mst_dma_rd_bytelen","mst_dma_rd_bytelen","st","try_from","try_into","type_id","DMA_SEG_TRANS_DONE_R","DMA_SEG_TRANS_DONE_W","HOLD_SPEC","INT_HOLD_ENA_R","INT_HOLD_ENA_W","OUT_EN_R","OUT_EN_W","OUT_TIME_R","OUT_TIME_W","R","VAL_R","VAL_W","W","bits","borrow","borrow_mut","dma_seg_trans_done","dma_seg_trans_done","from","int_hold_ena","int_hold_ena","into","out_en","out_en","out_time","out_time","try_from","try_into","type_id","val","val","DMA_IN_ERR_EOF_DES_ADDR_R","IN_ERR_EOF_DES_ADDR_SPEC","R","borrow","borrow_mut","dma_in_err_eof_des_addr","from","into","try_from","try_into","type_id","DMA_IN_SUC_EOF_DES_ADDR_R","IN_SUC_EOF_DES_ADDR_SPEC","R","borrow","borrow_mut","dma_in_suc_eof_des_addr","from","into","try_from","try_into","type_id","DMA_INLINK_DSCR_R","INLINK_DSCR_SPEC","R","borrow","borrow_mut","dma_inlink_dscr","from","into","try_from","try_into","type_id","DMA_INLINK_DSCR_BF0_R","INLINK_DSCR_BF0_SPEC","R","borrow","borrow_mut","dma_inlink_dscr_bf0","from","into","try_from","try_into","type_id","DMA_INLINK_DSCR_BF1_R","INLINK_DSCR_BF1_SPEC","R","borrow","borrow_mut","dma_inlink_dscr_bf1","from","into","try_from","try_into","type_id","LCD_CTRL_SPEC","LCD_HB_FRONT_R","LCD_HB_FRONT_W","LCD_MODE_EN_R","LCD_MODE_EN_W","LCD_VA_HEIGHT_R","LCD_VA_HEIGHT_W","LCD_VT_HEIGHT_R","LCD_VT_HEIGHT_W","R","W","bits","borrow","borrow_mut","from","into","lcd_hb_front","lcd_hb_front","lcd_mode_en","lcd_mode_en","lcd_va_height","lcd_va_height","lcd_vt_height","lcd_vt_height","try_from","try_into","type_id","LCD_CTRL1_SPEC","LCD_HA_WIDTH_R","LCD_HA_WIDTH_W","LCD_HT_WIDTH_R","LCD_HT_WIDTH_W","LCD_VB_FRONT_R","LCD_VB_FRONT_W","R","W","bits","borrow","borrow_mut","from","into","lcd_ha_width","lcd_ha_width","lcd_ht_width","lcd_ht_width","lcd_vb_front","lcd_vb_front","try_from","try_into","type_id","HSYNC_IDLE_POL_R","HSYNC_IDLE_POL_W","LCD_CTRL2_SPEC","LCD_HSYNC_POSITION_R","LCD_HSYNC_POSITION_W","LCD_HSYNC_WIDTH_R","LCD_HSYNC_WIDTH_W","LCD_VSYNC_WIDTH_R","LCD_VSYNC_WIDTH_W","R","VSYNC_IDLE_POL_R","VSYNC_IDLE_POL_W","W","bits","borrow","borrow_mut","from","hsync_idle_pol","hsync_idle_pol","into","lcd_hsync_position","lcd_hsync_position","lcd_hsync_width","lcd_hsync_width","lcd_vsync_width","lcd_vsync_width","try_from","try_into","type_id","vsync_idle_pol","vsync_idle_pol","DE_IDLE_POL_R","DE_IDLE_POL_W","D_CD_MODE_R","D_CD_MODE_W","D_DE_MODE_R","D_DE_MODE_W","D_DQS_MODE_R","D_DQS_MODE_W","D_HSYNC_MODE_R","D_HSYNC_MODE_W","D_VSYNC_MODE_R","D_VSYNC_MODE_W","HS_BLANK_EN_R","HS_BLANK_EN_W","LCD_D_MODE_SPEC","R","W","bits","borrow","borrow_mut","d_cd_mode","d_cd_mode","d_de_mode","d_de_mode","d_dqs_mode","d_dqs_mode","d_hsync_mode","d_hsync_mode","d_vsync_mode","d_vsync_mode","de_idle_pol","de_idle_pol","from","hs_blank_en","hs_blank_en","into","try_from","try_into","type_id","D_CD_NUM_R","D_CD_NUM_W","D_DE_NUM_R","D_DE_NUM_W","D_DQS_NUM_R","D_DQS_NUM_W","D_HSYNC_NUM_R","D_HSYNC_NUM_W","D_VSYNC_NUM_R","D_VSYNC_NUM_W","LCD_D_NUM_SPEC","R","W","bits","borrow","borrow_mut","d_cd_num","d_cd_num","d_de_num","d_de_num","d_dqs_num","d_dqs_num","d_hsync_num","d_hsync_num","d_vsync_num","d_vsync_num","from","into","try_from","try_into","type_id","ADDR_DTR_EN_R","ADDR_DTR_EN_W","CD_ADDR_SET_R","CD_ADDR_SET_W","CD_CMD_SET_R","CD_CMD_SET_W","CD_DATA_SET_R","CD_DATA_SET_W","CD_DUMMY_SET_R","CD_DUMMY_SET_W","CD_IDLE_EDGE_R","CD_IDLE_EDGE_W","CK_DIS_R","CK_DIS_W","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CLK_DATA_DTR_EN_R","CLK_DATA_DTR_EN_W","CMD_DTR_EN_R","CMD_DTR_EN_W","CS0_DIS_R","CS0_DIS_W","CS1_DIS_R","CS1_DIS_W","CS2_DIS_R","CS2_DIS_W","CS3_DIS_R","CS3_DIS_W","CS4_DIS_R","CS4_DIS_W","CS5_DIS_R","CS5_DIS_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","DATA_DTR_EN_R","DATA_DTR_EN_W","DQS_IDLE_EDGE_R","DQS_IDLE_EDGE_W","MASTER_CS_POL_R","MASTER_CS_POL_W","MISC_SPEC","QUAD_DIN_PIN_SWAP_R","QUAD_DIN_PIN_SWAP_W","R","SLAVE_CS_POL_R","SLAVE_CS_POL_W","W","addr_dtr_en","addr_dtr_en","bits","borrow","borrow_mut","cd_addr_set","cd_addr_set","cd_cmd_set","cd_cmd_set","cd_data_set","cd_data_set","cd_dummy_set","cd_dummy_set","cd_idle_edge","cd_idle_edge","ck_dis","ck_dis","ck_idle_edge","ck_idle_edge","clk_data_dtr_en","clk_data_dtr_en","cmd_dtr_en","cmd_dtr_en","cs0_dis","cs0_dis","cs1_dis","cs1_dis","cs2_dis","cs2_dis","cs3_dis","cs3_dis","cs4_dis","cs4_dis","cs5_dis","cs5_dis","cs_keep_active","cs_keep_active","data_dtr_en","data_dtr_en","dqs_idle_edge","dqs_idle_edge","from","into","master_cs_pol","master_cs_pol","quad_din_pin_swap","quad_din_pin_swap","slave_cs_pol","slave_cs_pol","try_from","try_into","type_id","MISO_DLEN_SPEC","R","USR_MISO_DBITLEN_R","USR_MISO_DBITLEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_miso_dbitlen","usr_miso_dbitlen","MOSI_DLEN_SPEC","R","USR_MOSI_DBITLEN_R","USR_MOSI_DBITLEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_mosi_dbitlen","usr_mosi_dbitlen","DMA_OUT_EOF_BFR_DES_ADDR_R","OUT_EOF_BFR_DES_ADDR_SPEC","R","borrow","borrow_mut","dma_out_eof_bfr_des_addr","from","into","try_from","try_into","type_id","DMA_OUT_EOF_DES_ADDR_R","OUT_EOF_DES_ADDR_SPEC","R","borrow","borrow_mut","dma_out_eof_des_addr","from","into","try_from","try_into","type_id","DMA_OUTLINK_DSCR_R","OUTLINK_DSCR_SPEC","R","borrow","borrow_mut","dma_outlink_dscr","from","into","try_from","try_into","type_id","DMA_OUTLINK_DSCR_BF0_R","OUTLINK_DSCR_BF0_SPEC","R","borrow","borrow_mut","dma_outlink_dscr_bf0","from","into","try_from","try_into","type_id","DMA_OUTLINK_DSCR_BF1_R","OUTLINK_DSCR_BF1_SPEC","R","borrow","borrow_mut","dma_outlink_dscr_bf1","from","into","try_from","try_into","type_id","DATE_R","DATE_W","R","REG_DATE_SPEC","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INT_DMA_SEG_TRANS_EN_R","INT_DMA_SEG_TRANS_EN_W","INT_RD_BUF_DONE_EN_R","INT_RD_BUF_DONE_EN_W","INT_RD_DMA_DONE_EN_R","INT_RD_DMA_DONE_EN_W","INT_TRANS_DONE_EN_R","INT_TRANS_DONE_EN_W","INT_WR_BUF_DONE_EN_R","INT_WR_BUF_DONE_EN_W","INT_WR_DMA_DONE_EN_R","INT_WR_DMA_DONE_EN_W","MODE_R","MODE_W","R","SEG_MAGIC_ERR_INT_EN_R","SEG_MAGIC_ERR_INT_EN_W","SLAVE_SPEC","SOFT_RESET_R","SOFT_RESET_W","TRANS_CNT_R","TRANS_DONE_AUTO_CLR_EN_R","TRANS_DONE_AUTO_CLR_EN_W","TRANS_DONE_R","TRANS_DONE_W","W","bits","borrow","borrow_mut","from","int_dma_seg_trans_en","int_dma_seg_trans_en","int_rd_buf_done_en","int_rd_buf_done_en","int_rd_dma_done_en","int_rd_dma_done_en","int_trans_done_en","int_trans_done_en","int_wr_buf_done_en","int_wr_buf_done_en","int_wr_dma_done_en","int_wr_dma_done_en","into","mode","mode","seg_magic_err_int_en","seg_magic_err_int_en","soft_reset","soft_reset","trans_cnt","trans_done","trans_done","trans_done_auto_clr_en","trans_done_auto_clr_en","try_from","try_into","type_id","R","SLAVE1_SPEC","SLV_ADDR_ERR_CLR_R","SLV_ADDR_ERR_CLR_W","SLV_ADDR_ERR_R","SLV_CMD_ERR_CLR_R","SLV_CMD_ERR_CLR_W","SLV_CMD_ERR_R","SLV_LAST_ADDR_R","SLV_LAST_ADDR_W","SLV_LAST_COMMAND_R","SLV_LAST_COMMAND_W","SLV_NO_QPI_EN_R","SLV_NO_QPI_EN_W","SLV_WR_DMA_DONE_R","SLV_WR_DMA_DONE_W","W","bits","borrow","borrow_mut","from","into","slv_addr_err","slv_addr_err_clr","slv_addr_err_clr","slv_cmd_err","slv_cmd_err_clr","slv_cmd_err_clr","slv_last_addr","slv_last_addr","slv_last_command","slv_last_command","slv_no_qpi_en","slv_no_qpi_en","slv_wr_dma_done","slv_wr_dma_done","try_from","try_into","type_id","DMA_SEG_MAGIC_VALUE_R","DMA_SEG_MAGIC_VALUE_W","R","SLV_DATA_BYTELEN_R","SLV_DATA_BYTELEN_W","SLV_RDBUF_BYTELEN_EN_R","SLV_RDBUF_BYTELEN_EN_W","SLV_RDDMA_BYTELEN_EN_R","SLV_RDDMA_BYTELEN_EN_W","SLV_RD_BYTE_SPEC","SLV_RD_DMA_DONE_R","SLV_RD_DMA_DONE_W","SLV_WRBUF_BYTELEN_EN_R","SLV_WRBUF_BYTELEN_EN_W","SLV_WRDMA_BYTELEN_EN_R","SLV_WRDMA_BYTELEN_EN_W","USR_CONF_R","USR_CONF_W","W","bits","borrow","borrow_mut","dma_seg_magic_value","dma_seg_magic_value","from","into","slv_data_bytelen","slv_data_bytelen","slv_rd_dma_done","slv_rd_dma_done","slv_rdbuf_bytelen_en","slv_rdbuf_bytelen_en","slv_rddma_bytelen_en","slv_rddma_bytelen_en","slv_wrbuf_bytelen_en","slv_wrbuf_bytelen_en","slv_wrdma_bytelen_en","slv_wrdma_bytelen_en","try_from","try_into","type_id","usr_conf","usr_conf","R","SEG_MAGIC_ERR_R","SEG_MAGIC_ERR_W","SLV_DMA_RD_BYTELEN_R","SLV_DMA_RD_BYTELEN_W","SLV_RDBUF_DLEN_SPEC","SLV_RD_BUF_DONE_R","SLV_RD_BUF_DONE_W","W","bits","borrow","borrow_mut","from","into","seg_magic_err","seg_magic_err","slv_dma_rd_bytelen","slv_dma_rd_bytelen","slv_rd_buf_done","slv_rd_buf_done","try_from","try_into","type_id","CONF_BASE_BITLEN_R","CONF_BASE_BITLEN_W","R","SLV_WRBUF_DLEN_SPEC","SLV_WR_BUF_DONE_R","SLV_WR_BUF_DONE_W","W","bits","borrow","borrow_mut","conf_base_bitlen","conf_base_bitlen","from","into","slv_wr_buf_done","slv_wr_buf_done","try_from","try_into","type_id","CK_OUT_EDGE_R","CK_OUT_EDGE_W","CS_HOLD_R","CS_HOLD_W","CS_SETUP_R","CS_SETUP_W","DOUTDIN_R","DOUTDIN_W","FWRITE_DUAL_R","FWRITE_DUAL_W","FWRITE_OCT_R","FWRITE_OCT_W","FWRITE_QUAD_R","FWRITE_QUAD_W","OPI_MODE_R","OPI_MODE_W","QPI_MODE_R","QPI_MODE_W","R","RD_BYTE_ORDER_R","RD_BYTE_ORDER_W","RSCK_I_EDGE_R","RSCK_I_EDGE_W","SIO_R","SIO_W","TSCK_I_EDGE_R","TSCK_I_EDGE_W","USER_SPEC","USR_ADDR_HOLD_R","USR_ADDR_HOLD_W","USR_ADDR_R","USR_ADDR_W","USR_CMD_HOLD_R","USR_CMD_HOLD_W","USR_COMMAND_R","USR_COMMAND_W","USR_CONF_NXT_R","USR_CONF_NXT_W","USR_DIN_HOLD_R","USR_DIN_HOLD_W","USR_DOUT_HOLD_R","USR_DOUT_HOLD_W","USR_DUMMY_HOLD_R","USR_DUMMY_HOLD_W","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","USR_HOLD_POL_R","USR_HOLD_POL_W","USR_MISO_HIGHPART_R","USR_MISO_HIGHPART_W","USR_MISO_R","USR_MISO_W","USR_MOSI_HIGHPART_R","USR_MOSI_HIGHPART_W","USR_MOSI_R","USR_MOSI_W","USR_PREP_HOLD_R","USR_PREP_HOLD_W","W","WR_BYTE_ORDER_R","WR_BYTE_ORDER_W","bits","borrow","borrow_mut","ck_out_edge","ck_out_edge","cs_hold","cs_hold","cs_setup","cs_setup","doutdin","doutdin","from","fwrite_dual","fwrite_dual","fwrite_oct","fwrite_oct","fwrite_quad","fwrite_quad","into","opi_mode","opi_mode","qpi_mode","qpi_mode","rd_byte_order","rd_byte_order","rsck_i_edge","rsck_i_edge","sio","sio","try_from","try_into","tsck_i_edge","tsck_i_edge","type_id","usr_addr","usr_addr","usr_addr_hold","usr_addr_hold","usr_cmd_hold","usr_cmd_hold","usr_command","usr_command","usr_conf_nxt","usr_conf_nxt","usr_din_hold","usr_din_hold","usr_dout_hold","usr_dout_hold","usr_dummy","usr_dummy","usr_dummy_hold","usr_dummy_hold","usr_dummy_idle","usr_dummy_idle","usr_hold_pol","usr_hold_pol","usr_miso","usr_miso","usr_miso_highpart","usr_miso_highpart","usr_mosi","usr_mosi","usr_mosi_highpart","usr_mosi_highpart","usr_prep_hold","usr_prep_hold","wr_byte_order","wr_byte_order","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_ADDR_BITLEN_W","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_bitlen","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","BUF0_R","BUF0_W","R","W","W0_SPEC","bits","borrow","borrow_mut","buf0","buf0","from","into","try_from","try_into","type_id","BUF1_R","BUF1_W","R","W","W1_SPEC","bits","borrow","borrow_mut","buf1","buf1","from","into","try_from","try_into","type_id","BUF10_R","BUF10_W","R","W","W10_SPEC","bits","borrow","borrow_mut","buf10","buf10","from","into","try_from","try_into","type_id","BUF11_R","BUF11_W","R","W","W11_SPEC","bits","borrow","borrow_mut","buf11","buf11","from","into","try_from","try_into","type_id","BUF12_R","BUF12_W","R","W","W12_SPEC","bits","borrow","borrow_mut","buf12","buf12","from","into","try_from","try_into","type_id","BUF13_R","BUF13_W","R","W","W13_SPEC","bits","borrow","borrow_mut","buf13","buf13","from","into","try_from","try_into","type_id","BUF14_R","BUF14_W","R","W","W14_SPEC","bits","borrow","borrow_mut","buf14","buf14","from","into","try_from","try_into","type_id","BUF15_R","BUF15_W","R","W","W15_SPEC","bits","borrow","borrow_mut","buf15","buf15","from","into","try_from","try_into","type_id","BUF16_R","BUF16_W","R","W","W16_SPEC","bits","borrow","borrow_mut","buf16","buf16","from","into","try_from","try_into","type_id","BUF17_R","BUF17_W","R","W","W17_SPEC","bits","borrow","borrow_mut","buf17","buf17","from","into","try_from","try_into","type_id","BUF2_R","BUF2_W","R","W","W2_SPEC","bits","borrow","borrow_mut","buf2","buf2","from","into","try_from","try_into","type_id","BUF3_R","BUF3_W","R","W","W3_SPEC","bits","borrow","borrow_mut","buf3","buf3","from","into","try_from","try_into","type_id","BUF4_R","BUF4_W","R","W","W4_SPEC","bits","borrow","borrow_mut","buf4","buf4","from","into","try_from","try_into","type_id","BUF5_R","BUF5_W","R","W","W5_SPEC","bits","borrow","borrow_mut","buf5","buf5","from","into","try_from","try_into","type_id","BUF6_R","BUF6_W","R","W","W6_SPEC","bits","borrow","borrow_mut","buf6","buf6","from","into","try_from","try_into","type_id","BUF7_R","BUF7_W","R","W","W7_SPEC","bits","borrow","borrow_mut","buf7","buf7","from","into","try_from","try_into","type_id","BUF8_R","BUF8_W","R","W","W8_SPEC","bits","borrow","borrow_mut","buf8","buf8","from","into","try_from","try_into","type_id","BUF9_R","BUF9_W","R","W","W9_SPEC","bits","borrow","borrow_mut","buf9","buf9","from","into","try_from","try_into","type_id","CLK_OUT_EN","DATE","EXT_MEM_PMS_LOCK","FLASH_ACE0_ADDR","FLASH_ACE0_ATTR","FLASH_ACE0_SIZE","FLASH_ACE1_ADDR","FLASH_ACE1_ATTR","FLASH_ACE1_SIZE","FLASH_ACE2_ADDR","FLASH_ACE2_ATTR","FLASH_ACE2_SIZE","FLASH_ACE3_ADDR","FLASH_ACE3_ATTR","FLASH_ACE3_SIZE","FRONT_END_MEM_PD","HOST_INF_SEL","REDCY_SIG0","REDCY_SIG1","RegisterBlock","SDIO_CTRL","SPI_MEM_PMS_CTRL","SPI_MEM_REJECT_ADDR","SRAM_ACE0_ADDR","SRAM_ACE0_ATTR","SRAM_ACE0_SIZE","SRAM_ACE1_ADDR","SRAM_ACE1_ATTR","SRAM_ACE1_SIZE","SRAM_ACE2_ADDR","SRAM_ACE2_ATTR","SRAM_ACE2_SIZE","SRAM_ACE3_ADDR","SRAM_ACE3_ATTR","SRAM_ACE3_SIZE","SYSCLK_CONF","TICK_CONF","WIFI_BB_CFG","WIFI_BB_CFG_2","WIFI_CLK_EN","WIFI_RST_EN","borrow","borrow_mut","clk_out_en","clk_out_en","date","date","ext_mem_pms_lock","ext_mem_pms_lock","flash_ace0_addr","flash_ace0_addr","flash_ace0_attr","flash_ace0_attr","flash_ace0_size","flash_ace0_size","flash_ace1_addr","flash_ace1_addr","flash_ace1_attr","flash_ace1_attr","flash_ace1_size","flash_ace1_size","flash_ace2_addr","flash_ace2_addr","flash_ace2_attr","flash_ace2_attr","flash_ace2_size","flash_ace2_size","flash_ace3_addr","flash_ace3_addr","flash_ace3_attr","flash_ace3_attr","flash_ace3_size","flash_ace3_size","from","front_end_mem_pd","front_end_mem_pd","host_inf_sel","host_inf_sel","into","redcy_sig0","redcy_sig0","redcy_sig1","redcy_sig1","sdio_ctrl","sdio_ctrl","spi_mem_pms_ctrl","spi_mem_pms_ctrl","spi_mem_reject_addr","spi_mem_reject_addr","sram_ace0_addr","sram_ace0_addr","sram_ace0_attr","sram_ace0_attr","sram_ace0_size","sram_ace0_size","sram_ace1_addr","sram_ace1_addr","sram_ace1_attr","sram_ace1_attr","sram_ace1_size","sram_ace1_size","sram_ace2_addr","sram_ace2_addr","sram_ace2_attr","sram_ace2_attr","sram_ace2_size","sram_ace2_size","sram_ace3_addr","sram_ace3_addr","sram_ace3_attr","sram_ace3_attr","sram_ace3_size","sram_ace3_size","sysclk_conf","sysclk_conf","tick_conf","tick_conf","try_from","try_into","type_id","wifi_bb_cfg","wifi_bb_cfg","wifi_bb_cfg_2","wifi_bb_cfg_2","wifi_clk_en","wifi_clk_en","wifi_rst_en","wifi_rst_en","CLK160_OEN_R","CLK160_OEN_W","CLK20_OEN_R","CLK20_OEN_W","CLK22_OEN_R","CLK22_OEN_W","CLK40X_BB_OEN_R","CLK40X_BB_OEN_W","CLK44_OEN_R","CLK44_OEN_W","CLK80_OEN_R","CLK80_OEN_W","CLK_320M_OEN_R","CLK_320M_OEN_W","CLK_ADC_INF_OEN_R","CLK_ADC_INF_OEN_W","CLK_BB_OEN_R","CLK_BB_OEN_W","CLK_DAC_CPU_OEN_R","CLK_DAC_CPU_OEN_W","CLK_OUT_EN_SPEC","CLK_XTAL_OEN_R","CLK_XTAL_OEN_W","R","W","bits","borrow","borrow_mut","clk160_oen","clk160_oen","clk20_oen","clk20_oen","clk22_oen","clk22_oen","clk40x_bb_oen","clk40x_bb_oen","clk44_oen","clk44_oen","clk80_oen","clk80_oen","clk_320m_oen","clk_320m_oen","clk_adc_inf_oen","clk_adc_inf_oen","clk_bb_oen","clk_bb_oen","clk_dac_cpu_oen","clk_dac_cpu_oen","clk_xtal_oen","clk_xtal_oen","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","EXT_MEM_PMS_LOCK_R","EXT_MEM_PMS_LOCK_SPEC","EXT_MEM_PMS_LOCK_W","R","W","bits","borrow","borrow_mut","ext_mem_pms_lock","ext_mem_pms_lock","from","into","try_from","try_into","type_id","FLASH_ACE0_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE0_ATTR_R","FLASH_ACE0_ATTR_SPEC","FLASH_ACE0_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace0_attr","flash_ace0_attr","from","into","try_from","try_into","type_id","FLASH_ACE0_SIZE_R","FLASH_ACE0_SIZE_SPEC","FLASH_ACE0_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace0_size","flash_ace0_size","from","into","try_from","try_into","type_id","FLASH_ACE1_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE1_ATTR_R","FLASH_ACE1_ATTR_SPEC","FLASH_ACE1_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace1_attr","flash_ace1_attr","from","into","try_from","try_into","type_id","FLASH_ACE1_SIZE_R","FLASH_ACE1_SIZE_SPEC","FLASH_ACE1_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace1_size","flash_ace1_size","from","into","try_from","try_into","type_id","FLASH_ACE2_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE2_ATTR_R","FLASH_ACE2_ATTR_SPEC","FLASH_ACE2_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace2_attr","flash_ace2_attr","from","into","try_from","try_into","type_id","FLASH_ACE2_SIZE_R","FLASH_ACE2_SIZE_SPEC","FLASH_ACE2_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace2_size","flash_ace2_size","from","into","try_from","try_into","type_id","FLASH_ACE3_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE3_ATTR_R","FLASH_ACE3_ATTR_SPEC","FLASH_ACE3_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace3_attr","flash_ace3_attr","from","into","try_from","try_into","type_id","FLASH_ACE3_SIZE_R","FLASH_ACE3_SIZE_SPEC","FLASH_ACE3_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace3_size","flash_ace3_size","from","into","try_from","try_into","type_id","AGC_MEM_FORCE_PD_R","AGC_MEM_FORCE_PD_W","AGC_MEM_FORCE_PU_R","AGC_MEM_FORCE_PU_W","DC_MEM_FORCE_PD_R","DC_MEM_FORCE_PD_W","DC_MEM_FORCE_PU_R","DC_MEM_FORCE_PU_W","FRONT_END_MEM_PD_SPEC","PBUS_MEM_FORCE_PD_R","PBUS_MEM_FORCE_PD_W","PBUS_MEM_FORCE_PU_R","PBUS_MEM_FORCE_PU_W","R","W","agc_mem_force_pd","agc_mem_force_pd","agc_mem_force_pu","agc_mem_force_pu","bits","borrow","borrow_mut","dc_mem_force_pd","dc_mem_force_pd","dc_mem_force_pu","dc_mem_force_pu","from","into","pbus_mem_force_pd","pbus_mem_force_pd","pbus_mem_force_pu","pbus_mem_force_pu","try_from","try_into","type_id","HOST_INF_SEL_SPEC","PERI_IO_SWAP_R","PERI_IO_SWAP_W","R","W","bits","borrow","borrow_mut","from","into","peri_io_swap","peri_io_swap","try_from","try_into","type_id","R","REDCY_ANDOR_R","REDCY_SIG0_R","REDCY_SIG0_SPEC","REDCY_SIG0_W","W","bits","borrow","borrow_mut","from","into","redcy_andor","redcy_sig0","redcy_sig0","try_from","try_into","type_id","R","REDCY_NANDOR_R","REDCY_SIG1_R","REDCY_SIG1_SPEC","REDCY_SIG1_W","W","bits","borrow","borrow_mut","from","into","redcy_nandor","redcy_sig1","redcy_sig1","try_from","try_into","type_id","R","SDIO_CTRL_SPEC","SDIO_WIN_ACCESS_EN_R","SDIO_WIN_ACCESS_EN_W","W","bits","borrow","borrow_mut","from","into","sdio_win_access_en","sdio_win_access_en","try_from","try_into","type_id","R","SPI_MEM_PMS_CTRL_SPEC","SPI_MEM_REJECT_CDE_R","SPI_MEM_REJECT_CLR_W","SPI_MEM_REJECT_INT_R","W","bits","borrow","borrow_mut","from","into","spi_mem_reject_cde","spi_mem_reject_clr","spi_mem_reject_int","try_from","try_into","type_id","R","SPI_MEM_REJECT_ADDR_R","SPI_MEM_REJECT_ADDR_SPEC","borrow","borrow_mut","from","into","spi_mem_reject_addr","try_from","try_into","type_id","R","SRAM_ACE0_ADDR_SPEC","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","R","SRAM_ACE0_ATTR_R","SRAM_ACE0_ATTR_SPEC","SRAM_ACE0_ATTR_W","W","bits","borrow","borrow_mut","from","into","sram_ace0_attr","sram_ace0_attr","try_from","try_into","type_id","R","SRAM_ACE0_SIZE_R","SRAM_ACE0_SIZE_SPEC","SRAM_ACE0_SIZE_W","W","bits","borrow","borrow_mut","from","into","sram_ace0_size","sram_ace0_size","try_from","try_into","type_id","R","SRAM_ACE1_ADDR_SPEC","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","R","SRAM_ACE1_ATTR_R","SRAM_ACE1_ATTR_SPEC","SRAM_ACE1_ATTR_W","W","bits","borrow","borrow_mut","from","into","sram_ace1_attr","sram_ace1_attr","try_from","try_into","type_id","R","SRAM_ACE1_SIZE_R","SRAM_ACE1_SIZE_SPEC","SRAM_ACE1_SIZE_W","W","bits","borrow","borrow_mut","from","into","sram_ace1_size","sram_ace1_size","try_from","try_into","type_id","R","SRAM_ACE2_ADDR_SPEC","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","R","SRAM_ACE2_ATTR_R","SRAM_ACE2_ATTR_SPEC","SRAM_ACE2_ATTR_W","W","bits","borrow","borrow_mut","from","into","sram_ace2_attr","sram_ace2_attr","try_from","try_into","type_id","R","SRAM_ACE2_SIZE_R","SRAM_ACE2_SIZE_SPEC","SRAM_ACE2_SIZE_W","W","bits","borrow","borrow_mut","from","into","sram_ace2_size","sram_ace2_size","try_from","try_into","type_id","R","SRAM_ACE3_ADDR_SPEC","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","R","SRAM_ACE3_ATTR_R","SRAM_ACE3_ATTR_SPEC","SRAM_ACE3_ATTR_W","W","bits","borrow","borrow_mut","from","into","sram_ace3_attr","sram_ace3_attr","try_from","try_into","type_id","R","SRAM_ACE3_SIZE_R","SRAM_ACE3_SIZE_SPEC","SRAM_ACE3_SIZE_W","W","bits","borrow","borrow_mut","from","into","sram_ace3_size","sram_ace3_size","try_from","try_into","type_id","CLK_320M_EN_R","CLK_320M_EN_W","CLK_EN_R","CLK_EN_W","R","RST_TICK_CNT_R","RST_TICK_CNT_W","SYSCLK_CONF_SPEC","W","bits","borrow","borrow_mut","clk_320m_en","clk_320m_en","clk_en","clk_en","from","into","rst_tick_cnt","rst_tick_cnt","try_from","try_into","type_id","CK8M_TICK_NUM_R","CK8M_TICK_NUM_W","R","TICK_CONF_SPEC","TICK_ENABLE_R","TICK_ENABLE_W","W","XTAL_TICK_NUM_R","XTAL_TICK_NUM_W","bits","borrow","borrow_mut","ck8m_tick_num","ck8m_tick_num","from","into","tick_enable","tick_enable","try_from","try_into","type_id","xtal_tick_num","xtal_tick_num","R","W","WIFI_BB_CFG_R","WIFI_BB_CFG_SPEC","WIFI_BB_CFG_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_cfg","wifi_bb_cfg","R","W","WIFI_BB_CFG_2_R","WIFI_BB_CFG_2_SPEC","WIFI_BB_CFG_2_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_cfg_2","wifi_bb_cfg_2","R","W","WIFI_CLK_EN_R","WIFI_CLK_EN_SPEC","WIFI_CLK_EN_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_clk_en","wifi_clk_en","R","W","WIFI_RST_EN_SPEC","WIFI_RST_R","WIFI_RST_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_rst","wifi_rst","BT_LPCK_DIV_FRAC","BUSTOEXTMEM_ENA","CACHE_CONTROL","CLOCK_GATE","CPU_INTR_FROM_CPU_0","CPU_INTR_FROM_CPU_1","CPU_INTR_FROM_CPU_2","CPU_INTR_FROM_CPU_3","CPU_PERI_CLK_EN","CPU_PERI_RST_EN","CPU_PER_CONF","DATE","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL","JTAG_CTRL_0","JTAG_CTRL_1","JTAG_CTRL_2","JTAG_CTRL_3","JTAG_CTRL_4","JTAG_CTRL_5","JTAG_CTRL_6","JTAG_CTRL_7","LPCK_DIV_INT","MEM_PD_MASK","PERIP_CLK_EN0","PERIP_CLK_EN1","PERIP_RST_EN0","PERIP_RST_EN1","REDUNDANT_ECO_CTRL","ROM_CTRL_0","ROM_CTRL_1","RSA_PD_CTRL","RTC_FASTMEM_CONFIG","RTC_FASTMEM_CRC","RegisterBlock","SRAM_CTRL_0","SRAM_CTRL_1","SRAM_CTRL_2","SYSCLK_CONF","borrow","borrow_mut","bt_lpck_div_frac","bt_lpck_div_frac","bustoextmem_ena","bustoextmem_ena","cache_control","cache_control","clock_gate","clock_gate","cpu_intr_from_cpu_0","cpu_intr_from_cpu_0","cpu_intr_from_cpu_1","cpu_intr_from_cpu_1","cpu_intr_from_cpu_2","cpu_intr_from_cpu_2","cpu_intr_from_cpu_3","cpu_intr_from_cpu_3","cpu_per_conf","cpu_per_conf","cpu_peri_clk_en","cpu_peri_clk_en","cpu_peri_rst_en","cpu_peri_rst_en","date","date","external_device_encrypt_decrypt_control","external_device_encrypt_decrypt_control","from","into","jtag_ctrl_0","jtag_ctrl_0","jtag_ctrl_1","jtag_ctrl_1","jtag_ctrl_2","jtag_ctrl_2","jtag_ctrl_3","jtag_ctrl_3","jtag_ctrl_4","jtag_ctrl_4","jtag_ctrl_5","jtag_ctrl_5","jtag_ctrl_6","jtag_ctrl_6","jtag_ctrl_7","jtag_ctrl_7","lpck_div_int","lpck_div_int","mem_pd_mask","mem_pd_mask","perip_clk_en0","perip_clk_en0","perip_clk_en1","perip_clk_en1","perip_rst_en0","perip_rst_en0","perip_rst_en1","perip_rst_en1","redundant_eco_ctrl","redundant_eco_ctrl","rom_ctrl_0","rom_ctrl_0","rom_ctrl_1","rom_ctrl_1","rsa_pd_ctrl","rsa_pd_ctrl","rtc_fastmem_config","rtc_fastmem_config","rtc_fastmem_crc","rtc_fastmem_crc","sram_ctrl_0","sram_ctrl_0","sram_ctrl_1","sram_ctrl_1","sram_ctrl_2","sram_ctrl_2","sysclk_conf","sysclk_conf","try_from","try_into","type_id","BT_LPCK_DIV_FRAC_SPEC","LPCLK_RTC_EN_R","LPCLK_RTC_EN_W","LPCLK_SEL_8M_R","LPCLK_SEL_8M_W","LPCLK_SEL_RTC_SLOW_R","LPCLK_SEL_RTC_SLOW_W","LPCLK_SEL_XTAL32K_R","LPCLK_SEL_XTAL32K_W","LPCLK_SEL_XTAL_R","LPCLK_SEL_XTAL_W","R","W","bits","borrow","borrow_mut","from","into","lpclk_rtc_en","lpclk_rtc_en","lpclk_sel_8m","lpclk_sel_8m","lpclk_sel_rtc_slow","lpclk_sel_rtc_slow","lpclk_sel_xtal","lpclk_sel_xtal","lpclk_sel_xtal32k","lpclk_sel_xtal32k","try_from","try_into","type_id","BUSTOEXTMEM_ENA_R","BUSTOEXTMEM_ENA_SPEC","BUSTOEXTMEM_ENA_W","R","W","bits","borrow","borrow_mut","bustoextmem_ena","bustoextmem_ena","from","into","try_from","try_into","type_id","CACHE_CONTROL_SPEC","PRO_CACHE_RESET_R","PRO_CACHE_RESET_W","PRO_DCACHE_CLK_ON_R","PRO_DCACHE_CLK_ON_W","PRO_ICACHE_CLK_ON_R","PRO_ICACHE_CLK_ON_W","R","W","bits","borrow","borrow_mut","from","into","pro_cache_reset","pro_cache_reset","pro_dcache_clk_on","pro_dcache_clk_on","pro_icache_clk_on","pro_icache_clk_on","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_0_R","CPU_INTR_FROM_CPU_0_SPEC","CPU_INTR_FROM_CPU_0_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_0","cpu_intr_from_cpu_0","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_1_R","CPU_INTR_FROM_CPU_1_SPEC","CPU_INTR_FROM_CPU_1_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_1","cpu_intr_from_cpu_1","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_2_R","CPU_INTR_FROM_CPU_2_SPEC","CPU_INTR_FROM_CPU_2_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_2","cpu_intr_from_cpu_2","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_3_R","CPU_INTR_FROM_CPU_3_SPEC","CPU_INTR_FROM_CPU_3_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_3","cpu_intr_from_cpu_3","from","into","try_from","try_into","type_id","CPUPERIOD_SEL_R","CPUPERIOD_SEL_W","CPU_PER_CONF_SPEC","CPU_WAITI_DELAY_NUM_R","CPU_WAITI_DELAY_NUM_W","CPU_WAIT_MODE_FORCE_ON_R","CPU_WAIT_MODE_FORCE_ON_W","PLL_FREQ_SEL_R","PLL_FREQ_SEL_W","R","W","bits","borrow","borrow_mut","cpu_wait_mode_force_on","cpu_wait_mode_force_on","cpu_waiti_delay_num","cpu_waiti_delay_num","cpuperiod_sel","cpuperiod_sel","from","into","pll_freq_sel","pll_freq_sel","try_from","try_into","type_id","CLK_EN_DEDICATED_GPIO_R","CLK_EN_DEDICATED_GPIO_W","CPU_PERI_CLK_EN_SPEC","R","W","bits","borrow","borrow_mut","clk_en_dedicated_gpio","clk_en_dedicated_gpio","from","into","try_from","try_into","type_id","CPU_PERI_RST_EN_SPEC","R","RST_EN_DEDICATED_GPIO_R","RST_EN_DEDICATED_GPIO_W","W","bits","borrow","borrow_mut","from","into","rst_en_dedicated_gpio","rst_en_dedicated_gpio","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","ENABLE_DOWNLOAD_DB_ENCRYPT_R","ENABLE_DOWNLOAD_DB_ENCRYPT_W","ENABLE_DOWNLOAD_G0CB_DECRYPT_R","ENABLE_DOWNLOAD_G0CB_DECRYPT_W","ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R","ENABLE_DOWNLOAD_MANUAL_ENCRYPT_W","ENABLE_SPI_MANUAL_ENCRYPT_R","ENABLE_SPI_MANUAL_ENCRYPT_W","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_SPEC","R","W","bits","borrow","borrow_mut","enable_download_db_encrypt","enable_download_db_encrypt","enable_download_g0cb_decrypt","enable_download_g0cb_decrypt","enable_download_manual_encrypt","enable_download_manual_encrypt","enable_spi_manual_encrypt","enable_spi_manual_encrypt","from","into","try_from","try_into","type_id","CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0_W","JTAG_CTRL_0_SPEC","W","bits","borrow","borrow_mut","cancel_efuse_disable_jtag_temporary_0","from","into","try_from","try_into","type_id","CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1_W","JTAG_CTRL_1_SPEC","W","bits","borrow","borrow_mut","cancel_efuse_disable_jtag_temporary_1","from","into","try_from","try_into","type_id","CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2_W","JTAG_CTRL_2_SPEC","W","bits","borrow","borrow_mut","cancel_efuse_disable_jtag_temporary_2","from","into","try_from","try_into","type_id","CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3_W","JTAG_CTRL_3_SPEC","W","bits","borrow","borrow_mut","cancel_efuse_disable_jtag_temporary_3","from","into","try_from","try_into","type_id","CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4_W","JTAG_CTRL_4_SPEC","W","bits","borrow","borrow_mut","cancel_efuse_disable_jtag_temporary_4","from","into","try_from","try_into","type_id","CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5_W","JTAG_CTRL_5_SPEC","W","bits","borrow","borrow_mut","cancel_efuse_disable_jtag_temporary_5","from","into","try_from","try_into","type_id","CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6_W","JTAG_CTRL_6_SPEC","W","bits","borrow","borrow_mut","cancel_efuse_disable_jtag_temporary_6","from","into","try_from","try_into","type_id","CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7_W","JTAG_CTRL_7_SPEC","W","bits","borrow","borrow_mut","cancel_efuse_disable_jtag_temporary_7","from","into","try_from","try_into","type_id","LPCK_DIV_INT_SPEC","LPCK_DIV_NUM_R","LPCK_DIV_NUM_W","R","W","bits","borrow","borrow_mut","from","into","lpck_div_num","lpck_div_num","try_from","try_into","type_id","LSLP_MEM_PD_MASK_R","LSLP_MEM_PD_MASK_W","MEM_PD_MASK_SPEC","R","W","bits","borrow","borrow_mut","from","into","lslp_mem_pd_mask","lslp_mem_pd_mask","try_from","try_into","type_id","ADC2_ARB_CLK_EN_R","ADC2_ARB_CLK_EN_W","APB_SARADC_CLK_EN_R","APB_SARADC_CLK_EN_W","EFUSE_CLK_EN_R","EFUSE_CLK_EN_W","I2C_EXT0_CLK_EN_R","I2C_EXT0_CLK_EN_W","I2C_EXT1_CLK_EN_R","I2C_EXT1_CLK_EN_W","I2S0_CLK_EN_R","I2S0_CLK_EN_W","I2S1_CLK_EN_R","I2S1_CLK_EN_W","LEDC_CLK_EN_R","LEDC_CLK_EN_W","PCNT_CLK_EN_R","PCNT_CLK_EN_W","PERIP_CLK_EN0_SPEC","PWM0_CLK_EN_R","PWM0_CLK_EN_W","PWM1_CLK_EN_R","PWM1_CLK_EN_W","PWM2_CLK_EN_R","PWM2_CLK_EN_W","PWM3_CLK_EN_R","PWM3_CLK_EN_W","R","RMT_CLK_EN_R","RMT_CLK_EN_W","SPI01_CLK_EN_R","SPI01_CLK_EN_W","SPI2_CLK_EN_R","SPI2_CLK_EN_W","SPI2_DMA_CLK_EN_R","SPI2_DMA_CLK_EN_W","SPI3_CLK_EN_R","SPI3_CLK_EN_W","SPI3_DMA_CLK_EN_R","SPI3_DMA_CLK_EN_W","SPI4_CLK_EN_R","SPI4_CLK_EN_W","SYSTIMER_CLK_EN_R","SYSTIMER_CLK_EN_W","TIMERGROUP1_CLK_EN_R","TIMERGROUP1_CLK_EN_W","TIMERGROUP_CLK_EN_R","TIMERGROUP_CLK_EN_W","TIMERS_CLK_EN_R","TIMERS_CLK_EN_W","TWAI_CLK_EN_R","TWAI_CLK_EN_W","UART1_CLK_EN_R","UART1_CLK_EN_W","UART_CLK_EN_R","UART_CLK_EN_W","UART_MEM_CLK_EN_R","UART_MEM_CLK_EN_W","UHCI0_CLK_EN_R","UHCI0_CLK_EN_W","UHCI1_CLK_EN_R","UHCI1_CLK_EN_W","USB_CLK_EN_R","USB_CLK_EN_W","W","WDG_CLK_EN_R","WDG_CLK_EN_W","adc2_arb_clk_en","adc2_arb_clk_en","apb_saradc_clk_en","apb_saradc_clk_en","bits","borrow","borrow_mut","efuse_clk_en","efuse_clk_en","from","i2c_ext0_clk_en","i2c_ext0_clk_en","i2c_ext1_clk_en","i2c_ext1_clk_en","i2s0_clk_en","i2s0_clk_en","i2s1_clk_en","i2s1_clk_en","into","ledc_clk_en","ledc_clk_en","pcnt_clk_en","pcnt_clk_en","pwm0_clk_en","pwm0_clk_en","pwm1_clk_en","pwm1_clk_en","pwm2_clk_en","pwm2_clk_en","pwm3_clk_en","pwm3_clk_en","rmt_clk_en","rmt_clk_en","spi01_clk_en","spi01_clk_en","spi2_clk_en","spi2_clk_en","spi2_dma_clk_en","spi2_dma_clk_en","spi3_clk_en","spi3_clk_en","spi3_dma_clk_en","spi3_dma_clk_en","spi4_clk_en","spi4_clk_en","systimer_clk_en","systimer_clk_en","timergroup1_clk_en","timergroup1_clk_en","timergroup_clk_en","timergroup_clk_en","timers_clk_en","timers_clk_en","try_from","try_into","twai_clk_en","twai_clk_en","type_id","uart1_clk_en","uart1_clk_en","uart_clk_en","uart_clk_en","uart_mem_clk_en","uart_mem_clk_en","uhci0_clk_en","uhci0_clk_en","uhci1_clk_en","uhci1_clk_en","usb_clk_en","usb_clk_en","wdg_clk_en","wdg_clk_en","CRYPTO_AES_CLK_EN_R","CRYPTO_AES_CLK_EN_W","CRYPTO_DMA_CLK_EN_R","CRYPTO_DMA_CLK_EN_W","CRYPTO_DS_CLK_EN_R","CRYPTO_DS_CLK_EN_W","CRYPTO_HMAC_CLK_EN_R","CRYPTO_HMAC_CLK_EN_W","CRYPTO_RSA_CLK_EN_R","CRYPTO_RSA_CLK_EN_W","CRYPTO_SHA_CLK_EN_R","CRYPTO_SHA_CLK_EN_W","PERIP_CLK_EN1_SPEC","R","W","bits","borrow","borrow_mut","crypto_aes_clk_en","crypto_aes_clk_en","crypto_dma_clk_en","crypto_dma_clk_en","crypto_ds_clk_en","crypto_ds_clk_en","crypto_hmac_clk_en","crypto_hmac_clk_en","crypto_rsa_clk_en","crypto_rsa_clk_en","crypto_sha_clk_en","crypto_sha_clk_en","from","into","try_from","try_into","type_id","ADC2_ARB_RST_R","ADC2_ARB_RST_W","APB_SARADC_RST_R","APB_SARADC_RST_W","EFUSE_RST_R","EFUSE_RST_W","I2C_EXT0_RST_R","I2C_EXT0_RST_W","I2C_EXT1_RST_R","I2C_EXT1_RST_W","I2S0_RST_R","I2S0_RST_W","I2S1_RST_R","I2S1_RST_W","LEDC_RST_R","LEDC_RST_W","PCNT_RST_R","PCNT_RST_W","PERIP_RST_EN0_SPEC","PWM0_RST_R","PWM0_RST_W","PWM1_RST_R","PWM1_RST_W","PWM2_RST_R","PWM2_RST_W","PWM3_RST_R","PWM3_RST_W","R","RMT_RST_R","RMT_RST_W","SPI01_RST_R","SPI01_RST_W","SPI2_DMA_RST_R","SPI2_DMA_RST_W","SPI2_RST_R","SPI2_RST_W","SPI3_DMA_RST_R","SPI3_DMA_RST_W","SPI3_RST_R","SPI3_RST_W","SPI4_RST_R","SPI4_RST_W","SYSTIMER_RST_R","SYSTIMER_RST_W","TIMERGROUP1_RST_R","TIMERGROUP1_RST_W","TIMERGROUP_RST_R","TIMERGROUP_RST_W","TIMERS_RST_R","TIMERS_RST_W","TWAI_RST_R","TWAI_RST_W","UART1_RST_R","UART1_RST_W","UART_MEM_RST_R","UART_MEM_RST_W","UART_RST_R","UART_RST_W","UHCI0_RST_R","UHCI0_RST_W","UHCI1_RST_R","UHCI1_RST_W","USB_RST_R","USB_RST_W","W","WDG_RST_R","WDG_RST_W","adc2_arb_rst","adc2_arb_rst","apb_saradc_rst","apb_saradc_rst","bits","borrow","borrow_mut","efuse_rst","efuse_rst","from","i2c_ext0_rst","i2c_ext0_rst","i2c_ext1_rst","i2c_ext1_rst","i2s0_rst","i2s0_rst","i2s1_rst","i2s1_rst","into","ledc_rst","ledc_rst","pcnt_rst","pcnt_rst","pwm0_rst","pwm0_rst","pwm1_rst","pwm1_rst","pwm2_rst","pwm2_rst","pwm3_rst","pwm3_rst","rmt_rst","rmt_rst","spi01_rst","spi01_rst","spi2_dma_rst","spi2_dma_rst","spi2_rst","spi2_rst","spi3_dma_rst","spi3_dma_rst","spi3_rst","spi3_rst","spi4_rst","spi4_rst","systimer_rst","systimer_rst","timergroup1_rst","timergroup1_rst","timergroup_rst","timergroup_rst","timers_rst","timers_rst","try_from","try_into","twai_rst","twai_rst","type_id","uart1_rst","uart1_rst","uart_mem_rst","uart_mem_rst","uart_rst","uart_rst","uhci0_rst","uhci0_rst","uhci1_rst","uhci1_rst","usb_rst","usb_rst","wdg_rst","wdg_rst","CRYPTO_AES_RST_R","CRYPTO_AES_RST_W","CRYPTO_DMA_RST_R","CRYPTO_DMA_RST_W","CRYPTO_DS_RST_R","CRYPTO_DS_RST_W","CRYPTO_HMAC_RST_R","CRYPTO_HMAC_RST_W","CRYPTO_RSA_RST_R","CRYPTO_RSA_RST_W","CRYPTO_SHA_RST_R","CRYPTO_SHA_RST_W","PERIP_RST_EN1_SPEC","R","W","bits","borrow","borrow_mut","crypto_aes_rst","crypto_aes_rst","crypto_dma_rst","crypto_dma_rst","crypto_ds_rst","crypto_ds_rst","crypto_hmac_rst","crypto_hmac_rst","crypto_rsa_rst","crypto_rsa_rst","crypto_sha_rst","crypto_sha_rst","from","into","try_from","try_into","type_id","R","REDUNDANT_ECO_CTRL_SPEC","REDUNDANT_ECO_DRIVE_R","REDUNDANT_ECO_DRIVE_W","REDUNDANT_ECO_RESULT_R","W","bits","borrow","borrow_mut","from","into","redundant_eco_drive","redundant_eco_drive","redundant_eco_result","try_from","try_into","type_id","R","ROM_CTRL_0_SPEC","ROM_FO_R","ROM_FO_W","W","bits","borrow","borrow_mut","from","into","rom_fo","rom_fo","try_from","try_into","type_id","R","ROM_CTRL_1_SPEC","ROM_FORCE_PD_R","ROM_FORCE_PD_W","ROM_FORCE_PU_R","ROM_FORCE_PU_W","W","bits","borrow","borrow_mut","from","into","rom_force_pd","rom_force_pd","rom_force_pu","rom_force_pu","try_from","try_into","type_id","R","RSA_MEM_FORCE_PD_R","RSA_MEM_FORCE_PD_W","RSA_MEM_FORCE_PU_R","RSA_MEM_FORCE_PU_W","RSA_MEM_PD_R","RSA_MEM_PD_W","RSA_PD_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","rsa_mem_force_pd","rsa_mem_force_pd","rsa_mem_force_pu","rsa_mem_force_pu","rsa_mem_pd","rsa_mem_pd","try_from","try_into","type_id","R","RTC_FASTMEM_CONFIG_SPEC","RTC_MEM_CRC_ADDR_R","RTC_MEM_CRC_ADDR_W","RTC_MEM_CRC_FINISH_R","RTC_MEM_CRC_LEN_R","RTC_MEM_CRC_LEN_W","RTC_MEM_CRC_START_R","RTC_MEM_CRC_START_W","W","bits","borrow","borrow_mut","from","into","rtc_mem_crc_addr","rtc_mem_crc_addr","rtc_mem_crc_finish","rtc_mem_crc_len","rtc_mem_crc_len","rtc_mem_crc_start","rtc_mem_crc_start","try_from","try_into","type_id","R","RTC_FASTMEM_CRC_SPEC","RTC_MEM_CRC_RES_R","borrow","borrow_mut","from","into","rtc_mem_crc_res","try_from","try_into","type_id","R","SRAM_CTRL_0_SPEC","SRAM_FO_R","SRAM_FO_W","W","bits","borrow","borrow_mut","from","into","sram_fo","sram_fo","try_from","try_into","type_id","R","SRAM_CTRL_1_SPEC","SRAM_FORCE_PD_R","SRAM_FORCE_PD_W","W","bits","borrow","borrow_mut","from","into","sram_force_pd","sram_force_pd","try_from","try_into","type_id","R","SRAM_CTRL_2_SPEC","SRAM_FORCE_PU_R","SRAM_FORCE_PU_W","W","bits","borrow","borrow_mut","from","into","sram_force_pu","sram_force_pu","try_from","try_into","type_id","CLK_DIV_EN_R","CLK_XTAL_FREQ_R","PRE_DIV_CNT_R","PRE_DIV_CNT_W","R","SOC_CLK_SEL_R","SOC_CLK_SEL_W","SYSCLK_CONF_SPEC","W","bits","borrow","borrow_mut","clk_div_en","clk_xtal_freq","from","into","pre_div_cnt","pre_div_cnt","soc_clk_sel","soc_clk_sel","try_from","try_into","type_id","CONF","DATE","INT_CLR","INT_ENA","INT_RAW","LOAD","LOAD_HI","LOAD_LO","RegisterBlock","STEP","TARGET0_CONF","TARGET0_HI","TARGET0_LO","TARGET1_CONF","TARGET1_HI","TARGET1_LO","TARGET2_CONF","TARGET2_HI","TARGET2_LO","UNIT0_OP","UNIT0_VALUE_HI","UNIT0_VALUE_LO","borrow","borrow_mut","conf","conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","into","load","load","load_hi","load_hi","load_lo","load_lo","step","step","target0_conf","target0_conf","target0_hi","target0_hi","target0_lo","target0_lo","target1_conf","target1_conf","target1_hi","target1_hi","target1_lo","target1_lo","target2_conf","target2_conf","target2_hi","target2_hi","target2_lo","target2_lo","try_from","try_into","type_id","unit0_op","unit0_op","unit0_value_hi","unit0_value_hi","unit0_value_lo","unit0_value_lo","CLK_EN_R","CLK_EN_W","CLK_FO_R","CLK_FO_W","CONF_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","clk_fo","clk_fo","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INT_CLR_SPEC","TARGET0_INT_CLR_W","TARGET1_INT_CLR_W","TARGET2_INT_CLR_W","W","bits","borrow","borrow_mut","from","into","target0_int_clr","target1_int_clr","target2_int_clr","try_from","try_into","type_id","INT_ENA_SPEC","R","TARGET0_INT_ENA_R","TARGET0_INT_ENA_W","TARGET1_INT_ENA_R","TARGET1_INT_ENA_W","TARGET2_INT_ENA_R","TARGET2_INT_ENA_W","W","bits","borrow","borrow_mut","from","into","target0_int_ena","target0_int_ena","target1_int_ena","target1_int_ena","target2_int_ena","target2_int_ena","try_from","try_into","type_id","INT0_RAW_R","INT1_RAW_R","INT2_RAW_R","INT_RAW_SPEC","R","borrow","borrow_mut","from","int0_raw","int1_raw","int2_raw","into","try_from","try_into","type_id","LOAD_SPEC","TIMER_LOAD_W","W","bits","borrow","borrow_mut","from","into","timer_load","try_from","try_into","type_id","LOAD_HI_SPEC","R","TIMER_LOAD_HI_R","TIMER_LOAD_HI_W","W","bits","borrow","borrow_mut","from","into","timer_load_hi","timer_load_hi","try_from","try_into","type_id","LOAD_LO_SPEC","R","TIMER_LOAD_LO_R","TIMER_LOAD_LO_W","W","bits","borrow","borrow_mut","from","into","timer_load_lo","timer_load_lo","try_from","try_into","type_id","R","STEP_SPEC","TIMER_PLL_STEP_R","TIMER_PLL_STEP_W","TIMER_XTAL_STEP_R","TIMER_XTAL_STEP_W","W","bits","borrow","borrow_mut","from","into","timer_pll_step","timer_pll_step","timer_xtal_step","timer_xtal_step","try_from","try_into","type_id","R","TARGET0_CONF_SPEC","TARGET0_PERIOD_MODE_R","TARGET0_PERIOD_MODE_W","TARGET0_PERIOD_R","TARGET0_PERIOD_W","TARGET0_WORK_EN_R","TARGET0_WORK_EN_W","W","bits","borrow","borrow_mut","from","into","target0_period","target0_period","target0_period_mode","target0_period_mode","target0_work_en","target0_work_en","try_from","try_into","type_id","R","TARGET0_HI_SPEC","TIMER_TARGET0_HI_R","TIMER_TARGET0_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target0_hi","timer_target0_hi","try_from","try_into","type_id","R","TARGET0_LO_SPEC","TIMER_TARGET0_LO_R","TIMER_TARGET0_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target0_lo","timer_target0_lo","try_from","try_into","type_id","R","TARGET1_CONF_SPEC","TARGET1_PERIOD_MODE_R","TARGET1_PERIOD_MODE_W","TARGET1_PERIOD_R","TARGET1_PERIOD_W","TARGET1_WORK_EN_R","TARGET1_WORK_EN_W","W","bits","borrow","borrow_mut","from","into","target1_period","target1_period","target1_period_mode","target1_period_mode","target1_work_en","target1_work_en","try_from","try_into","type_id","R","TARGET1_HI_SPEC","TIMER_TARGET1_HI_R","TIMER_TARGET1_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target1_hi","timer_target1_hi","try_from","try_into","type_id","R","TARGET1_LO_SPEC","TIMER_TARGET1_LO_R","TIMER_TARGET1_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target1_lo","timer_target1_lo","try_from","try_into","type_id","R","TARGET2_CONF_SPEC","TARGET2_PERIOD_MODE_R","TARGET2_PERIOD_MODE_W","TARGET2_PERIOD_R","TARGET2_PERIOD_W","TARGET2_WORK_EN_R","TARGET2_WORK_EN_W","W","bits","borrow","borrow_mut","from","into","target2_period","target2_period","target2_period_mode","target2_period_mode","target2_work_en","target2_work_en","try_from","try_into","type_id","R","TARGET2_HI_SPEC","TIMER_TARGET2_HI_R","TIMER_TARGET2_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target2_hi","timer_target2_hi","try_from","try_into","type_id","R","TARGET2_LO_SPEC","TIMER_TARGET2_LO_R","TIMER_TARGET2_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target2_lo","timer_target2_lo","try_from","try_into","type_id","R","TIMER_UNIT0_UPDATE_W","TIMER_UNIT0_VALUE_VALID_R","UNIT0_OP_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_update","timer_unit0_value_valid","try_from","try_into","type_id","R","TIMER_VALUE_HI_R","UNIT0_VALUE_HI_SPEC","borrow","borrow_mut","from","into","timer_value_hi","try_from","try_into","type_id","R","TIMER_VALUE_LO_R","UNIT0_VALUE_LO_SPEC","borrow","borrow_mut","from","into","timer_value_lo","try_from","try_into","type_id","INT_CLR_TIMERS","INT_ENA_TIMERS","INT_RAW_TIMERS","INT_ST_TIMERS","LACTALARMHI","LACTALARMLO","LACTCONFIG","LACTHI","LACTLO","LACTLOAD","LACTLOADHI","LACTLOADLO","LACTRTC","LACTUPDATE","REGCLK","RTCCALICFG","RTCCALICFG1","RTCCALICFG2","RegisterBlock","TALARMHI","TALARMLO","TCONFIG","THI","TIMERS_DATE","TLO","TLOAD","TLOADHI","TLOADLO","TUPDATE","WDTCONFIG0","WDTCONFIG1","WDTCONFIG2","WDTCONFIG3","WDTCONFIG4","WDTCONFIG5","WDTFEED","WDTWPROTECT","borrow","borrow_mut","from","int_clr_timers","int_clr_timers","int_ena_timers","int_ena_timers","int_raw_timers","int_raw_timers","int_st_timers","int_st_timers","into","lactalarmhi","lactalarmhi","lactalarmlo","lactalarmlo","lactconfig","lactconfig","lacthi","lacthi","lactlo","lactlo","lactload","lactload","lactloadhi","lactloadhi","lactloadlo","lactloadlo","lactrtc","lactrtc","lactupdate","lactupdate","regclk","regclk","rtccalicfg","rtccalicfg","rtccalicfg1","rtccalicfg1","rtccalicfg2","rtccalicfg2","t0alarmhi","t0alarmlo","t0config","t0hi","t0lo","t0load","t0loadhi","t0loadlo","t0update","t1alarmhi","t1alarmlo","t1config","t1hi","t1lo","t1load","t1loadhi","t1loadlo","t1update","talarmhi","talarmhi","talarmhi_iter","talarmlo","talarmlo","talarmlo_iter","tconfig","tconfig","tconfig_iter","thi","thi","thi_iter","timers_date","timers_date","tlo","tlo","tlo_iter","tload","tload","tload_iter","tloadhi","tloadhi","tloadhi_iter","tloadlo","tloadlo","tloadlo_iter","try_from","try_into","tupdate","tupdate","tupdate_iter","type_id","wdtconfig0","wdtconfig0","wdtconfig1","wdtconfig1","wdtconfig2","wdtconfig2","wdtconfig3","wdtconfig3","wdtconfig4","wdtconfig4","wdtconfig5","wdtconfig5","wdtfeed","wdtfeed","wdtwprotect","wdtwprotect","INT_CLR_TIMERS_SPEC","LACT_INT_CLR_W","T0_INT_CLR_W","T1_INT_CLR_W","W","WDT_INT_CLR_W","bits","borrow","borrow_mut","from","into","lact_int_clr","t0_int_clr","t1_int_clr","try_from","try_into","type_id","wdt_int_clr","INT_ENA_TIMERS_SPEC","LACT_INT_ENA_R","LACT_INT_ENA_W","R","T0_INT_ENA_R","T0_INT_ENA_W","T1_INT_ENA_R","T1_INT_ENA_W","W","WDT_INT_ENA_R","WDT_INT_ENA_W","bits","borrow","borrow_mut","from","into","lact_int_ena","lact_int_ena","t0_int_ena","t0_int_ena","t1_int_ena","t1_int_ena","try_from","try_into","type_id","wdt_int_ena","wdt_int_ena","INT_RAW_TIMERS_SPEC","LACT_INT_RAW_R","R","T0_INT_RAW_R","T1_INT_RAW_R","WDT_INT_RAW_R","borrow","borrow_mut","from","into","lact_int_raw","t0_int_raw","t1_int_raw","try_from","try_into","type_id","wdt_int_raw","INT_ST_TIMERS_SPEC","LACT_INT_ST_R","R","T0_INT_ST_R","T1_INT_ST_R","WDT_INT_ST_R","borrow","borrow_mut","from","into","lact_int_st","t0_int_st","t1_int_st","try_from","try_into","type_id","wdt_int_st","LACTALARMHI_SPEC","LACT_ALARM_HI_R","LACT_ALARM_HI_W","R","W","bits","borrow","borrow_mut","from","into","lact_alarm_hi","lact_alarm_hi","try_from","try_into","type_id","LACTALARMLO_SPEC","LACT_ALARM_LO_R","LACT_ALARM_LO_W","R","W","bits","borrow","borrow_mut","from","into","lact_alarm_lo","lact_alarm_lo","try_from","try_into","type_id","LACTCONFIG_SPEC","LACT_ALARM_EN_R","LACT_ALARM_EN_W","LACT_AUTORELOAD_R","LACT_AUTORELOAD_W","LACT_CPST_EN_R","LACT_CPST_EN_W","LACT_DIVIDER_R","LACT_DIVIDER_W","LACT_EDGE_INT_EN_R","LACT_EDGE_INT_EN_W","LACT_EN_R","LACT_EN_W","LACT_INCREASE_R","LACT_INCREASE_W","LACT_LAC_EN_R","LACT_LAC_EN_W","LACT_LEVEL_INT_EN_R","LACT_LEVEL_INT_EN_W","LACT_RTC_ONLY_R","LACT_RTC_ONLY_W","LACT_USE_REFTICK_R","LACT_USE_REFTICK_W","R","W","bits","borrow","borrow_mut","from","into","lact_alarm_en","lact_alarm_en","lact_autoreload","lact_autoreload","lact_cpst_en","lact_cpst_en","lact_divider","lact_divider","lact_edge_int_en","lact_edge_int_en","lact_en","lact_en","lact_increase","lact_increase","lact_lac_en","lact_lac_en","lact_level_int_en","lact_level_int_en","lact_rtc_only","lact_rtc_only","lact_use_reftick","lact_use_reftick","try_from","try_into","type_id","LACTHI_SPEC","LACT_HI_R","R","borrow","borrow_mut","from","into","lact_hi","try_from","try_into","type_id","LACTLO_SPEC","LACT_LO_R","R","borrow","borrow_mut","from","into","lact_lo","try_from","try_into","type_id","LACTLOAD_SPEC","LACT_LOAD_W","W","bits","borrow","borrow_mut","from","into","lact_load","try_from","try_into","type_id","LACTLOADHI_SPEC","LACT_LOAD_HI_R","LACT_LOAD_HI_W","R","W","bits","borrow","borrow_mut","from","into","lact_load_hi","lact_load_hi","try_from","try_into","type_id","LACTLOADLO_SPEC","LACT_LOAD_LO_R","LACT_LOAD_LO_W","R","W","bits","borrow","borrow_mut","from","into","lact_load_lo","lact_load_lo","try_from","try_into","type_id","LACTRTC_SPEC","LACT_RTC_STEP_LEN_R","LACT_RTC_STEP_LEN_W","R","W","bits","borrow","borrow_mut","from","into","lact_rtc_step_len","lact_rtc_step_len","try_from","try_into","type_id","LACTUPDATE_SPEC","LACT_UPDATE_W","W","bits","borrow","borrow_mut","from","into","lact_update","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","R","REGCLK_SPEC","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","R","RTCCALICFG_SPEC","RTC_CALI_CLK_SEL_R","RTC_CALI_CLK_SEL_W","RTC_CALI_MAX_R","RTC_CALI_MAX_W","RTC_CALI_RDY_R","RTC_CALI_START_CYCLING_R","RTC_CALI_START_CYCLING_W","RTC_CALI_START_R","RTC_CALI_START_W","W","bits","borrow","borrow_mut","from","into","rtc_cali_clk_sel","rtc_cali_clk_sel","rtc_cali_max","rtc_cali_max","rtc_cali_rdy","rtc_cali_start","rtc_cali_start","rtc_cali_start_cycling","rtc_cali_start_cycling","try_from","try_into","type_id","R","RTCCALICFG1_SPEC","RTC_CALI_CYCLING_DATA_VLD_R","RTC_CALI_VALUE_R","borrow","borrow_mut","from","into","rtc_cali_cycling_data_vld","rtc_cali_value","try_from","try_into","type_id","R","RTCCALICFG2_SPEC","RTC_CALI_TIMEOUT_R","RTC_CALI_TIMEOUT_RST_CNT_R","RTC_CALI_TIMEOUT_RST_CNT_W","RTC_CALI_TIMEOUT_THRES_R","RTC_CALI_TIMEOUT_THRES_W","W","bits","borrow","borrow_mut","from","into","rtc_cali_timeout","rtc_cali_timeout_rst_cnt","rtc_cali_timeout_rst_cnt","rtc_cali_timeout_thres","rtc_cali_timeout_thres","try_from","try_into","type_id","ALARM_HI_R","ALARM_HI_W","R","TALARMHI_SPEC","W","alarm_hi","alarm_hi","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_LO_R","ALARM_LO_W","R","TALARMLO_SPEC","W","alarm_lo","alarm_lo","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_EN_R","ALARM_EN_W","AUTORELOAD_R","AUTORELOAD_W","DIVIDER_R","DIVIDER_W","EDGE_INT_EN_R","EDGE_INT_EN_W","EN_R","EN_W","INCREASE_R","INCREASE_W","LEVEL_INT_EN_R","LEVEL_INT_EN_W","R","TCONFIG_SPEC","USE_XTAL_R","USE_XTAL_W","W","alarm_en","alarm_en","autoreload","autoreload","bits","borrow","borrow_mut","divider","divider","edge_int_en","edge_int_en","en","en","from","increase","increase","into","level_int_en","level_int_en","try_from","try_into","type_id","use_xtal","use_xtal","HI_R","R","THI_SPEC","borrow","borrow_mut","from","hi","into","try_from","try_into","type_id","R","TIMERS_DATE_R","TIMERS_DATE_SPEC","TIMERS_DATE_W","W","bits","borrow","borrow_mut","from","into","timers_date","timers_date","try_from","try_into","type_id","LO_R","R","TLO_SPEC","borrow","borrow_mut","from","into","lo","try_from","try_into","type_id","LOAD_W","TLOAD_SPEC","W","bits","borrow","borrow_mut","from","into","load","try_from","try_into","type_id","LOAD_HI_R","LOAD_HI_W","R","TLOADHI_SPEC","W","bits","borrow","borrow_mut","from","into","load_hi","load_hi","try_from","try_into","type_id","LOAD_LO_R","LOAD_LO_W","R","TLOADLO_SPEC","W","bits","borrow","borrow_mut","from","into","load_lo","load_lo","try_from","try_into","type_id","R","TUPDATE_SPEC","UPDATE_R","UPDATE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","update","update","R","W","WDTCONFIG0_SPEC","WDT_APPCPU_RESET_EN_R","WDT_APPCPU_RESET_EN_W","WDT_CPU_RESET_LENGTH_R","WDT_CPU_RESET_LENGTH_W","WDT_EDGE_INT_EN_R","WDT_EDGE_INT_EN_W","WDT_EN_R","WDT_EN_W","WDT_FLASHBOOT_MOD_EN_R","WDT_FLASHBOOT_MOD_EN_W","WDT_LEVEL_INT_EN_R","WDT_LEVEL_INT_EN_W","WDT_PROCPU_RESET_EN_R","WDT_PROCPU_RESET_EN_W","WDT_STG0_R","WDT_STG0_W","WDT_STG1_R","WDT_STG1_W","WDT_STG2_R","WDT_STG2_W","WDT_STG3_R","WDT_STG3_W","WDT_SYS_RESET_LENGTH_R","WDT_SYS_RESET_LENGTH_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_appcpu_reset_en","wdt_appcpu_reset_en","wdt_cpu_reset_length","wdt_cpu_reset_length","wdt_edge_int_en","wdt_edge_int_en","wdt_en","wdt_en","wdt_flashboot_mod_en","wdt_flashboot_mod_en","wdt_level_int_en","wdt_level_int_en","wdt_procpu_reset_en","wdt_procpu_reset_en","wdt_stg0","wdt_stg0","wdt_stg1","wdt_stg1","wdt_stg2","wdt_stg2","wdt_stg3","wdt_stg3","wdt_sys_reset_length","wdt_sys_reset_length","R","W","WDTCONFIG1_SPEC","WDT_CLK_PRESCALE_R","WDT_CLK_PRESCALE_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_clk_prescale","wdt_clk_prescale","R","W","WDTCONFIG2_SPEC","WDT_STG0_HOLD_R","WDT_STG0_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg0_hold","wdt_stg0_hold","R","W","WDTCONFIG3_SPEC","WDT_STG1_HOLD_R","WDT_STG1_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg1_hold","wdt_stg1_hold","R","W","WDTCONFIG4_SPEC","WDT_STG2_HOLD_R","WDT_STG2_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg2_hold","wdt_stg2_hold","R","W","WDTCONFIG5_SPEC","WDT_STG3_HOLD_R","WDT_STG3_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg3_hold","wdt_stg3_hold","W","WDTFEED_SPEC","WDT_FEED_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_feed","R","W","WDTWPROTECT_SPEC","WDT_WKEY_R","WDT_WKEY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_wkey","wdt_wkey","ARB_LOST_CAP","BUS_TIMING_0","BUS_TIMING_1","CLOCK_DIVIDER","CMD","DATA_0","DATA_1","DATA_10","DATA_11","DATA_12","DATA_2","DATA_3","DATA_4","DATA_5","DATA_6","DATA_7","DATA_8","DATA_9","ERR_CODE_CAP","ERR_WARNING_LIMIT","INT_ENA","INT_RAW","MODE","RX_ERR_CNT","RX_MESSAGE_CNT","RegisterBlock","STATUS","TX_ERR_CNT","arb_lost_cap","arb_lost_cap","borrow","borrow_mut","bus_timing_0","bus_timing_0","bus_timing_1","bus_timing_1","clock_divider","clock_divider","cmd","cmd","data_0","data_0","data_1","data_1","data_10","data_10","data_11","data_11","data_12","data_12","data_2","data_2","data_3","data_3","data_4","data_4","data_5","data_5","data_6","data_6","data_7","data_7","data_8","data_8","data_9","data_9","err_code_cap","err_code_cap","err_warning_limit","err_warning_limit","from","int_ena","int_ena","int_raw","int_raw","into","mode","mode","rx_err_cnt","rx_err_cnt","rx_message_cnt","rx_message_cnt","status","status","try_from","try_into","tx_err_cnt","tx_err_cnt","type_id","ARB_LOST_CAP_R","ARB_LOST_CAP_SPEC","R","arb_lost_cap","borrow","borrow_mut","from","into","try_from","try_into","type_id","BAUD_PRESC_R","BAUD_PRESC_W","BUS_TIMING_0_SPEC","R","SYNC_JUMP_WIDTH_R","SYNC_JUMP_WIDTH_W","W","baud_presc","baud_presc","bits","borrow","borrow_mut","from","into","sync_jump_width","sync_jump_width","try_from","try_into","type_id","BUS_TIMING_1_SPEC","R","TIME_SAMP_R","TIME_SAMP_W","TIME_SEG1_R","TIME_SEG1_W","TIME_SEG2_R","TIME_SEG2_W","W","bits","borrow","borrow_mut","from","into","time_samp","time_samp","time_seg1","time_seg1","time_seg2","time_seg2","try_from","try_into","type_id","CD_R","CD_W","CLOCK_DIVIDER_SPEC","CLOCK_OFF_R","CLOCK_OFF_W","R","W","bits","borrow","borrow_mut","cd","cd","clock_off","clock_off","from","into","try_from","try_into","type_id","ABORT_TX_W","CLR_OVERRUN_W","CMD_SPEC","RELEASE_BUF_W","SELF_RX_REQ_W","TX_REQ_W","W","abort_tx","bits","borrow","borrow_mut","clr_overrun","from","into","release_buf","self_rx_req","try_from","try_into","tx_req","type_id","DATA_0_SPEC","R","TX_BYTE_0_R","TX_BYTE_0_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_0","tx_byte_0","type_id","DATA_1_SPEC","R","TX_BYTE_1_R","TX_BYTE_1_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_1","tx_byte_1","type_id","DATA_10_SPEC","R","TX_BYTE_10_R","TX_BYTE_10_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_10","tx_byte_10","type_id","DATA_11_SPEC","R","TX_BYTE_11_R","TX_BYTE_11_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_11","tx_byte_11","type_id","DATA_12_SPEC","R","TX_BYTE_12_R","TX_BYTE_12_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_12","tx_byte_12","type_id","DATA_2_SPEC","R","TX_BYTE_2_R","TX_BYTE_2_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_2","tx_byte_2","type_id","DATA_3_SPEC","R","TX_BYTE_3_R","TX_BYTE_3_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_3","tx_byte_3","type_id","DATA_4_SPEC","R","TX_BYTE_4_R","TX_BYTE_4_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_4","tx_byte_4","type_id","DATA_5_SPEC","R","TX_BYTE_5_R","TX_BYTE_5_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_5","tx_byte_5","type_id","DATA_6_SPEC","R","TX_BYTE_6_R","TX_BYTE_6_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_6","tx_byte_6","type_id","DATA_7_SPEC","R","TX_BYTE_7_R","TX_BYTE_7_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_7","tx_byte_7","type_id","DATA_8_SPEC","R","TX_BYTE_8_R","TX_BYTE_8_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_8","tx_byte_8","type_id","DATA_9_SPEC","R","TX_BYTE_9_R","TX_BYTE_9_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_9","tx_byte_9","type_id","ECC_DIRECTION_R","ECC_SEGMENT_R","ECC_TYPE_R","ERR_CODE_CAP_SPEC","R","borrow","borrow_mut","ecc_direction","ecc_segment","ecc_type","from","into","try_from","try_into","type_id","ERR_WARNING_LIMIT_R","ERR_WARNING_LIMIT_SPEC","ERR_WARNING_LIMIT_W","R","W","bits","borrow","borrow_mut","err_warning_limit","err_warning_limit","from","into","try_from","try_into","type_id","ARB_LOST_INT_ENA_R","ARB_LOST_INT_ENA_W","BUS_ERR_INT_ENA_R","BUS_ERR_INT_ENA_W","ERR_PASSIVE_INT_ENA_R","ERR_PASSIVE_INT_ENA_W","ERR_WARN_INT_ENA_R","ERR_WARN_INT_ENA_W","INT_ENA_SPEC","OVERRUN_INT_ENA_R","OVERRUN_INT_ENA_W","R","RX_INT_ENA_R","RX_INT_ENA_W","TX_INT_ENA_R","TX_INT_ENA_W","W","arb_lost_int_ena","arb_lost_int_ena","bits","borrow","borrow_mut","bus_err_int_ena","bus_err_int_ena","err_passive_int_ena","err_passive_int_ena","err_warn_int_ena","err_warn_int_ena","from","into","overrun_int_ena","overrun_int_ena","rx_int_ena","rx_int_ena","try_from","try_into","tx_int_ena","tx_int_ena","type_id","ARB_LOST_INT_ST_R","BUS_ERR_INT_ST_R","ERR_PASSIVE_INT_ST_R","ERR_WARN_INT_ST_R","INT_RAW_SPEC","OVERRUN_INT_ST_R","R","RX_INT_ST_R","TX_INT_ST_R","arb_lost_int_st","borrow","borrow_mut","bus_err_int_st","err_passive_int_st","err_warn_int_st","from","into","overrun_int_st","rx_int_st","try_from","try_into","tx_int_st","type_id","LISTEN_ONLY_MODE_R","LISTEN_ONLY_MODE_W","MODE_SPEC","R","RESET_MODE_R","RESET_MODE_W","RX_FILTER_MODE_R","RX_FILTER_MODE_W","SELF_TEST_MODE_R","SELF_TEST_MODE_W","W","bits","borrow","borrow_mut","from","into","listen_only_mode","listen_only_mode","reset_mode","reset_mode","rx_filter_mode","rx_filter_mode","self_test_mode","self_test_mode","try_from","try_into","type_id","R","RX_ERR_CNT_R","RX_ERR_CNT_SPEC","RX_ERR_CNT_W","W","bits","borrow","borrow_mut","from","into","rx_err_cnt","rx_err_cnt","try_from","try_into","type_id","R","RX_MESSAGE_CNT_SPEC","RX_MESSAGE_COUNTER_R","borrow","borrow_mut","from","into","rx_message_counter","try_from","try_into","type_id","BUS_OFF_ST_R","ERR_ST_R","MISS_ST_R","OVERRUN_ST_R","R","RX_BUF_ST_R","RX_ST_R","STATUS_SPEC","TX_BUF_ST_R","TX_COMPLETE_R","TX_ST_R","borrow","borrow_mut","bus_off_st","err_st","from","into","miss_st","overrun_st","rx_buf_st","rx_st","try_from","try_into","tx_buf_st","tx_complete","tx_st","type_id","R","TX_ERR_CNT_R","TX_ERR_CNT_SPEC","TX_ERR_CNT_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_err_cnt","tx_err_cnt","type_id","AT_CMD_CHAR","AT_CMD_GAPTOUT","AT_CMD_POSTCNT","AT_CMD_PRECNT","AUTOBAUD","CLKDIV","CONF0","CONF1","DATE","FIFO","FLOW_CONF","FSM_STATUS","HIGHPULSE","ID","IDLE_CONF","INT_CLR","INT_ENA","INT_RAW","INT_ST","LOWPULSE","MEM_CONF","MEM_RX_STATUS","MEM_TX_STATUS","NEGPULSE","POSPULSE","RS485_CONF","RXD_CNT","RegisterBlock","SLEEP_CONF","STATUS","SWFC_CONF0","SWFC_CONF1","at_cmd_char","at_cmd_char","at_cmd_gaptout","at_cmd_gaptout","at_cmd_postcnt","at_cmd_postcnt","at_cmd_precnt","at_cmd_precnt","autobaud","autobaud","borrow","borrow_mut","clkdiv","clkdiv","conf0","conf0","conf1","conf1","date","date","fifo","fifo","flow_conf","flow_conf","from","fsm_status","fsm_status","highpulse","highpulse","id","id","idle_conf","idle_conf","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","lowpulse","lowpulse","mem_conf","mem_conf","mem_rx_status","mem_rx_status","mem_tx_status","mem_tx_status","negpulse","negpulse","pospulse","pospulse","rs485_conf","rs485_conf","rxd_cnt","rxd_cnt","sleep_conf","sleep_conf","status","status","swfc_conf0","swfc_conf0","swfc_conf1","swfc_conf1","try_from","try_into","type_id","AT_CMD_CHAR_R","AT_CMD_CHAR_SPEC","AT_CMD_CHAR_W","CHAR_NUM_R","CHAR_NUM_W","R","W","at_cmd_char","at_cmd_char","bits","borrow","borrow_mut","char_num","char_num","from","into","try_from","try_into","type_id","AT_CMD_GAPTOUT_SPEC","R","RX_GAP_TOUT_R","RX_GAP_TOUT_W","W","bits","borrow","borrow_mut","from","into","rx_gap_tout","rx_gap_tout","try_from","try_into","type_id","AT_CMD_POSTCNT_SPEC","POST_IDLE_NUM_R","POST_IDLE_NUM_W","R","W","bits","borrow","borrow_mut","from","into","post_idle_num","post_idle_num","try_from","try_into","type_id","AT_CMD_PRECNT_SPEC","PRE_IDLE_NUM_R","PRE_IDLE_NUM_W","R","W","bits","borrow","borrow_mut","from","into","pre_idle_num","pre_idle_num","try_from","try_into","type_id","AUTOBAUD_SPEC","EN_R","EN_W","GLITCH_FILT_R","GLITCH_FILT_W","R","W","bits","borrow","borrow_mut","en","en","from","glitch_filt","glitch_filt","into","try_from","try_into","type_id","CLKDIV_R","CLKDIV_SPEC","CLKDIV_W","FRAG_R","FRAG_W","R","W","bits","borrow","borrow_mut","clkdiv","clkdiv","frag","frag","from","into","try_from","try_into","type_id","BIT_NUM_R","BIT_NUM_W","CLK_EN_R","CLK_EN_W","CONF0_SPEC","CTS_INV_R","CTS_INV_W","DSR_INV_R","DSR_INV_W","DTR_INV_R","DTR_INV_W","ERR_WR_MASK_R","ERR_WR_MASK_W","IRDA_DPLX_R","IRDA_DPLX_W","IRDA_EN_R","IRDA_EN_W","IRDA_RX_INV_R","IRDA_RX_INV_W","IRDA_TX_EN_R","IRDA_TX_EN_W","IRDA_TX_INV_R","IRDA_TX_INV_W","IRDA_WCTL_R","IRDA_WCTL_W","LOOPBACK_R","LOOPBACK_W","MEM_CLK_EN_R","MEM_CLK_EN_W","PARITY_EN_R","PARITY_EN_W","PARITY_R","PARITY_W","R","RTS_INV_R","RTS_INV_W","RXD_INV_R","RXD_INV_W","RXFIFO_RST_R","RXFIFO_RST_W","STOP_BIT_NUM_R","STOP_BIT_NUM_W","SW_DTR_R","SW_DTR_W","SW_RTS_R","SW_RTS_W","TICK_REF_ALWAYS_ON_R","TICK_REF_ALWAYS_ON_W","TXD_BRK_R","TXD_BRK_W","TXD_INV_R","TXD_INV_W","TXFIFO_RST_R","TXFIFO_RST_W","TX_FLOW_EN_R","TX_FLOW_EN_W","W","bit_num","bit_num","bits","borrow","borrow_mut","clk_en","clk_en","cts_inv","cts_inv","dsr_inv","dsr_inv","dtr_inv","dtr_inv","err_wr_mask","err_wr_mask","from","into","irda_dplx","irda_dplx","irda_en","irda_en","irda_rx_inv","irda_rx_inv","irda_tx_en","irda_tx_en","irda_tx_inv","irda_tx_inv","irda_wctl","irda_wctl","loopback","loopback","mem_clk_en","mem_clk_en","parity","parity","parity_en","parity_en","rts_inv","rts_inv","rxd_inv","rxd_inv","rxfifo_rst","rxfifo_rst","stop_bit_num","stop_bit_num","sw_dtr","sw_dtr","sw_rts","sw_rts","tick_ref_always_on","tick_ref_always_on","try_from","try_into","tx_flow_en","tx_flow_en","txd_brk","txd_brk","txd_inv","txd_inv","txfifo_rst","txfifo_rst","type_id","CONF1_SPEC","R","RXFIFO_FULL_THRHD_R","RXFIFO_FULL_THRHD_W","RX_FLOW_EN_R","RX_FLOW_EN_W","RX_TOUT_EN_R","RX_TOUT_EN_W","RX_TOUT_FLOW_DIS_R","RX_TOUT_FLOW_DIS_W","TXFIFO_EMPTY_THRHD_R","TXFIFO_EMPTY_THRHD_W","W","bits","borrow","borrow_mut","from","into","rx_flow_en","rx_flow_en","rx_tout_en","rx_tout_en","rx_tout_flow_dis","rx_tout_flow_dis","rxfifo_full_thrhd","rxfifo_full_thrhd","try_from","try_into","txfifo_empty_thrhd","txfifo_empty_thrhd","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FIFO_SPEC","R","RXFIFO_RD_BYTE_R","RXFIFO_RD_BYTE_W","W","bits","borrow","borrow_mut","from","into","rxfifo_rd_byte","rxfifo_rd_byte","try_from","try_into","type_id","FLOW_CONF_SPEC","FORCE_XOFF_R","FORCE_XOFF_W","FORCE_XON_R","FORCE_XON_W","R","SEND_XOFF_R","SEND_XOFF_W","SEND_XON_R","SEND_XON_W","SW_FLOW_CON_EN_R","SW_FLOW_CON_EN_W","W","XONOFF_DEL_R","XONOFF_DEL_W","bits","borrow","borrow_mut","force_xoff","force_xoff","force_xon","force_xon","from","into","send_xoff","send_xoff","send_xon","send_xon","sw_flow_con_en","sw_flow_con_en","try_from","try_into","type_id","xonoff_del","xonoff_del","FSM_STATUS_SPEC","R","ST_URX_OUT_R","ST_UTX_OUT_R","borrow","borrow_mut","from","into","st_urx_out","st_utx_out","try_from","try_into","type_id","HIGHPULSE_SPEC","MIN_CNT_R","R","borrow","borrow_mut","from","into","min_cnt","try_from","try_into","type_id","ID_R","ID_SPEC","ID_W","R","W","bits","borrow","borrow_mut","from","id","id","into","try_from","try_into","type_id","IDLE_CONF_SPEC","R","RX_IDLE_THRHD_R","RX_IDLE_THRHD_W","TX_BRK_NUM_R","TX_BRK_NUM_W","TX_IDLE_NUM_R","TX_IDLE_NUM_W","W","bits","borrow","borrow_mut","from","into","rx_idle_thrhd","rx_idle_thrhd","try_from","try_into","tx_brk_num","tx_brk_num","tx_idle_num","tx_idle_num","type_id","AT_CMD_CHAR_DET_INT_CLR_W","BRK_DET_INT_CLR_W","CTS_CHG_INT_CLR_W","DSR_CHG_INT_CLR_W","FRM_ERR_INT_CLR_W","GLITCH_DET_INT_CLR_W","INT_CLR_SPEC","PARITY_ERR_INT_CLR_W","RS485_CLASH_INT_CLR_W","RS485_FRM_ERR_INT_CLR_W","RS485_PARITY_ERR_INT_CLR_W","RXFIFO_FULL_INT_CLR_W","RXFIFO_OVF_INT_CLR_W","RXFIFO_TOUT_INT_CLR_W","SW_XOFF_INT_CLR_W","SW_XON_INT_CLR_W","TXFIFO_EMPTY_INT_CLR_W","TX_BRK_DONE_INT_CLR_W","TX_BRK_IDLE_DONE_INT_CLR_W","TX_DONE_INT_CLR_W","W","WAKEUP_INT_CLR_W","at_cmd_char_det_int_clr","bits","borrow","borrow_mut","brk_det_int_clr","cts_chg_int_clr","dsr_chg_int_clr","frm_err_int_clr","from","glitch_det_int_clr","into","parity_err_int_clr","rs485_clash_int_clr","rs485_frm_err_int_clr","rs485_parity_err_int_clr","rxfifo_full_int_clr","rxfifo_ovf_int_clr","rxfifo_tout_int_clr","sw_xoff_int_clr","sw_xon_int_clr","try_from","try_into","tx_brk_done_int_clr","tx_brk_idle_done_int_clr","tx_done_int_clr","txfifo_empty_int_clr","type_id","wakeup_int_clr","AT_CMD_CHAR_DET_INT_ENA_R","AT_CMD_CHAR_DET_INT_ENA_W","BRK_DET_INT_ENA_R","BRK_DET_INT_ENA_W","CTS_CHG_INT_ENA_R","CTS_CHG_INT_ENA_W","DSR_CHG_INT_ENA_R","DSR_CHG_INT_ENA_W","FRM_ERR_INT_ENA_R","FRM_ERR_INT_ENA_W","GLITCH_DET_INT_ENA_R","GLITCH_DET_INT_ENA_W","INT_ENA_SPEC","PARITY_ERR_INT_ENA_R","PARITY_ERR_INT_ENA_W","R","RS485_CLASH_INT_ENA_R","RS485_CLASH_INT_ENA_W","RS485_FRM_ERR_INT_ENA_R","RS485_FRM_ERR_INT_ENA_W","RS485_PARITY_ERR_INT_ENA_R","RS485_PARITY_ERR_INT_ENA_W","RXFIFO_FULL_INT_ENA_R","RXFIFO_FULL_INT_ENA_W","RXFIFO_OVF_INT_ENA_R","RXFIFO_OVF_INT_ENA_W","RXFIFO_TOUT_INT_ENA_R","RXFIFO_TOUT_INT_ENA_W","SW_XOFF_INT_ENA_R","SW_XOFF_INT_ENA_W","SW_XON_INT_ENA_R","SW_XON_INT_ENA_W","TXFIFO_EMPTY_INT_ENA_R","TXFIFO_EMPTY_INT_ENA_W","TX_BRK_DONE_INT_ENA_R","TX_BRK_DONE_INT_ENA_W","TX_BRK_IDLE_DONE_INT_ENA_R","TX_BRK_IDLE_DONE_INT_ENA_W","TX_DONE_INT_ENA_R","TX_DONE_INT_ENA_W","W","WAKEUP_INT_ENA_R","WAKEUP_INT_ENA_W","at_cmd_char_det_int_ena","at_cmd_char_det_int_ena","bits","borrow","borrow_mut","brk_det_int_ena","brk_det_int_ena","cts_chg_int_ena","cts_chg_int_ena","dsr_chg_int_ena","dsr_chg_int_ena","frm_err_int_ena","frm_err_int_ena","from","glitch_det_int_ena","glitch_det_int_ena","into","parity_err_int_ena","parity_err_int_ena","rs485_clash_int_ena","rs485_clash_int_ena","rs485_frm_err_int_ena","rs485_frm_err_int_ena","rs485_parity_err_int_ena","rs485_parity_err_int_ena","rxfifo_full_int_ena","rxfifo_full_int_ena","rxfifo_ovf_int_ena","rxfifo_ovf_int_ena","rxfifo_tout_int_ena","rxfifo_tout_int_ena","sw_xoff_int_ena","sw_xoff_int_ena","sw_xon_int_ena","sw_xon_int_ena","try_from","try_into","tx_brk_done_int_ena","tx_brk_done_int_ena","tx_brk_idle_done_int_ena","tx_brk_idle_done_int_ena","tx_done_int_ena","tx_done_int_ena","txfifo_empty_int_ena","txfifo_empty_int_ena","type_id","wakeup_int_ena","wakeup_int_ena","AT_CMD_CHAR_DET_INT_RAW_R","BRK_DET_INT_RAW_R","CTS_CHG_INT_RAW_R","DSR_CHG_INT_RAW_R","FRM_ERR_INT_RAW_R","GLITCH_DET_INT_RAW_R","INT_RAW_SPEC","PARITY_ERR_INT_RAW_R","R","RS485_CLASH_INT_RAW_R","RS485_FRM_ERR_INT_RAW_R","RS485_PARITY_ERR_INT_RAW_R","RXFIFO_FULL_INT_RAW_R","RXFIFO_OVF_INT_RAW_R","RXFIFO_TOUT_INT_RAW_R","SW_XOFF_INT_RAW_R","SW_XON_INT_RAW_R","TXFIFO_EMPTY_INT_RAW_R","TX_BRK_DONE_INT_RAW_R","TX_BRK_IDLE_DONE_INT_RAW_R","TX_DONE_INT_RAW_R","WAKEUP_INT_RAW_R","at_cmd_char_det_int_raw","borrow","borrow_mut","brk_det_int_raw","cts_chg_int_raw","dsr_chg_int_raw","frm_err_int_raw","from","glitch_det_int_raw","into","parity_err_int_raw","rs485_clash_int_raw","rs485_frm_err_int_raw","rs485_parity_err_int_raw","rxfifo_full_int_raw","rxfifo_ovf_int_raw","rxfifo_tout_int_raw","sw_xoff_int_raw","sw_xon_int_raw","try_from","try_into","tx_brk_done_int_raw","tx_brk_idle_done_int_raw","tx_done_int_raw","txfifo_empty_int_raw","type_id","wakeup_int_raw","AT_CMD_CHAR_DET_INT_ST_R","BRK_DET_INT_ST_R","CTS_CHG_INT_ST_R","DSR_CHG_INT_ST_R","FRM_ERR_INT_ST_R","GLITCH_DET_INT_ST_R","INT_ST_SPEC","PARITY_ERR_INT_ST_R","R","RS485_CLASH_INT_ST_R","RS485_FRM_ERR_INT_ST_R","RS485_PARITY_ERR_INT_ST_R","RXFIFO_FULL_INT_ST_R","RXFIFO_OVF_INT_ST_R","RXFIFO_TOUT_INT_ST_R","SW_XOFF_INT_ST_R","SW_XON_INT_ST_R","TXFIFO_EMPTY_INT_ST_R","TX_BRK_DONE_INT_ST_R","TX_BRK_IDLE_DONE_INT_ST_R","TX_DONE_INT_ST_R","WAKEUP_INT_ST_R","at_cmd_char_det_int_st","borrow","borrow_mut","brk_det_int_st","cts_chg_int_st","dsr_chg_int_st","frm_err_int_st","from","glitch_det_int_st","into","parity_err_int_st","rs485_clash_int_st","rs485_frm_err_int_st","rs485_parity_err_int_st","rxfifo_full_int_st","rxfifo_ovf_int_st","rxfifo_tout_int_st","sw_xoff_int_st","sw_xon_int_st","try_from","try_into","tx_brk_done_int_st","tx_brk_idle_done_int_st","tx_done_int_st","txfifo_empty_int_st","type_id","wakeup_int_st","LOWPULSE_SPEC","MIN_CNT_R","R","borrow","borrow_mut","from","into","min_cnt","try_from","try_into","type_id","MEM_CONF_SPEC","MEM_FORCE_PD_R","MEM_FORCE_PD_W","MEM_FORCE_PU_R","MEM_FORCE_PU_W","R","RX_FLOW_THRHD_R","RX_FLOW_THRHD_W","RX_SIZE_R","RX_SIZE_W","RX_TOUT_THRHD_R","RX_TOUT_THRHD_W","TX_SIZE_R","TX_SIZE_W","W","bits","borrow","borrow_mut","from","into","mem_force_pd","mem_force_pd","mem_force_pu","mem_force_pu","rx_flow_thrhd","rx_flow_thrhd","rx_size","rx_size","rx_tout_thrhd","rx_tout_thrhd","try_from","try_into","tx_size","tx_size","type_id","APB_RX_RADDR_R","MEM_RX_STATUS_SPEC","R","RX_WADDR_R","apb_rx_raddr","borrow","borrow_mut","from","into","rx_waddr","try_from","try_into","type_id","APB_TX_WADDR_R","MEM_TX_STATUS_SPEC","R","TX_RADDR_R","apb_tx_waddr","borrow","borrow_mut","from","into","try_from","try_into","tx_raddr","type_id","NEGEDGE_MIN_CNT_R","NEGPULSE_SPEC","R","borrow","borrow_mut","from","into","negedge_min_cnt","try_from","try_into","type_id","POSEDGE_MIN_CNT_R","POSPULSE_SPEC","R","borrow","borrow_mut","from","into","posedge_min_cnt","try_from","try_into","type_id","DL0_EN_R","DL0_EN_W","DL1_EN_R","DL1_EN_W","R","RS485RXBY_TX_EN_R","RS485RXBY_TX_EN_W","RS485TX_RX_EN_R","RS485TX_RX_EN_W","RS485_CONF_SPEC","RS485_EN_R","RS485_EN_W","RS485_RX_DLY_NUM_R","RS485_RX_DLY_NUM_W","RS485_TX_DLY_NUM_R","RS485_TX_DLY_NUM_W","W","bits","borrow","borrow_mut","dl0_en","dl0_en","dl1_en","dl1_en","from","into","rs485_en","rs485_en","rs485_rx_dly_num","rs485_rx_dly_num","rs485_tx_dly_num","rs485_tx_dly_num","rs485rxby_tx_en","rs485rxby_tx_en","rs485tx_rx_en","rs485tx_rx_en","try_from","try_into","type_id","R","RXD_CNT_SPEC","RXD_EDGE_CNT_R","borrow","borrow_mut","from","into","rxd_edge_cnt","try_from","try_into","type_id","ACTIVE_THRESHOLD_R","ACTIVE_THRESHOLD_W","R","SLEEP_CONF_SPEC","W","active_threshold","active_threshold","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CTSN_R","DSRN_R","DTRN_R","R","RTSN_R","RXD_R","RXFIFO_CNT_R","STATUS_SPEC","TXD_R","TXFIFO_CNT_R","borrow","borrow_mut","ctsn","dsrn","dtrn","from","into","rtsn","rxd","rxfifo_cnt","try_from","try_into","txd","txfifo_cnt","type_id","R","SWFC_CONF0_SPEC","W","XOFF_CHAR_R","XOFF_CHAR_W","XOFF_THRESHOLD_R","XOFF_THRESHOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xoff_char","xoff_char","xoff_threshold","xoff_threshold","R","SWFC_CONF1_SPEC","W","XON_CHAR_R","XON_CHAR_W","XON_THRESHOLD_R","XON_THRESHOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xon_char","xon_char","xon_threshold","xon_threshold","AHB_TEST","CONF0","CONF1","DATE","DMA_IN_DSCR","DMA_IN_DSCR_BF0","DMA_IN_ERR_EOF_DES_ADDR","DMA_IN_LINK","DMA_IN_POP","DMA_IN_STATUS","DMA_IN_SUC_EOF_DES_ADDR","DMA_OUT_DSCR","DMA_OUT_DSCR_BF0","DMA_OUT_EOF_BFR_DES_ADDR","DMA_OUT_EOF_DES_ADDR","DMA_OUT_LINK","DMA_OUT_PUSH","DMA_OUT_STATUS","ESCAPE_CONF","ESC_CONF0","ESC_CONF1","ESC_CONF2","ESC_CONF3","HUNG_CONF","INT_CLR","INT_ENA","INT_RAW","INT_ST","PKT_THRES","Q0_WORD0","Q0_WORD1","Q1_WORD0","Q1_WORD1","Q2_WORD0","Q2_WORD1","Q3_WORD0","Q3_WORD1","Q4_WORD0","Q4_WORD1","Q5_WORD0","Q5_WORD1","Q6_WORD0","Q6_WORD1","QUICK_SENT","RX_HEAD","RegisterBlock","STATE0","STATE1","ahb_test","ahb_test","borrow","borrow_mut","conf0","conf0","conf1","conf1","date","date","dma_in_dscr","dma_in_dscr","dma_in_dscr_bf0","dma_in_dscr_bf0","dma_in_err_eof_des_addr","dma_in_err_eof_des_addr","dma_in_link","dma_in_link","dma_in_pop","dma_in_pop","dma_in_status","dma_in_status","dma_in_suc_eof_des_addr","dma_in_suc_eof_des_addr","dma_out_dscr","dma_out_dscr","dma_out_dscr_bf0","dma_out_dscr_bf0","dma_out_eof_bfr_des_addr","dma_out_eof_bfr_des_addr","dma_out_eof_des_addr","dma_out_eof_des_addr","dma_out_link","dma_out_link","dma_out_push","dma_out_push","dma_out_status","dma_out_status","esc_conf0","esc_conf0","esc_conf1","esc_conf1","esc_conf2","esc_conf2","esc_conf3","esc_conf3","escape_conf","escape_conf","from","hung_conf","hung_conf","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","pkt_thres","pkt_thres","q0_word0","q0_word0","q0_word1","q0_word1","q1_word0","q1_word0","q1_word1","q1_word1","q2_word0","q2_word0","q2_word1","q2_word1","q3_word0","q3_word0","q3_word1","q3_word1","q4_word0","q4_word0","q4_word1","q4_word1","q5_word0","q5_word0","q5_word1","q5_word1","q6_word0","q6_word0","q6_word1","q6_word1","quick_sent","quick_sent","rx_head","rx_head","state0","state0","state1","state1","try_from","try_into","type_id","AHB_TESTADDR_R","AHB_TESTADDR_W","AHB_TESTMODE_R","AHB_TESTMODE_W","AHB_TEST_SPEC","R","W","ahb_testaddr","ahb_testaddr","ahb_testmode","ahb_testmode","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","AHBM_FIFO_RST_R","AHBM_FIFO_RST_W","AHBM_RST_R","AHBM_RST_W","CLK_EN_R","CLK_EN_W","CONF0_SPEC","CRC_REC_EN_R","CRC_REC_EN_W","ENCODE_CRC_EN_R","ENCODE_CRC_EN_W","HEAD_EN_R","HEAD_EN_W","INDSCR_BURST_EN_R","INDSCR_BURST_EN_W","IN_LOOP_TEST_R","IN_LOOP_TEST_W","IN_RST_R","IN_RST_W","LEN_EOF_EN_R","LEN_EOF_EN_W","MEM_TRANS_EN_R","MEM_TRANS_EN_W","OUTDSCR_BURST_EN_R","OUTDSCR_BURST_EN_W","OUT_AUTO_WRBACK_R","OUT_AUTO_WRBACK_W","OUT_EOF_MODE_R","OUT_EOF_MODE_W","OUT_LOOP_TEST_R","OUT_LOOP_TEST_W","OUT_NO_RESTART_CLR_R","OUT_NO_RESTART_CLR_W","OUT_RST_R","OUT_RST_W","R","SEPER_EN_R","SEPER_EN_W","UART0_CE_R","UART0_CE_W","UART1_CE_R","UART1_CE_W","UART_IDLE_EOF_EN_R","UART_IDLE_EOF_EN_W","UART_RX_BRK_EOF_EN_R","UART_RX_BRK_EOF_EN_W","W","ahbm_fifo_rst","ahbm_fifo_rst","ahbm_rst","ahbm_rst","bits","borrow","borrow_mut","clk_en","clk_en","crc_rec_en","crc_rec_en","encode_crc_en","encode_crc_en","from","head_en","head_en","in_loop_test","in_loop_test","in_rst","in_rst","indscr_burst_en","indscr_burst_en","into","len_eof_en","len_eof_en","mem_trans_en","mem_trans_en","out_auto_wrback","out_auto_wrback","out_eof_mode","out_eof_mode","out_loop_test","out_loop_test","out_no_restart_clr","out_no_restart_clr","out_rst","out_rst","outdscr_burst_en","outdscr_burst_en","seper_en","seper_en","try_from","try_into","type_id","uart0_ce","uart0_ce","uart1_ce","uart1_ce","uart_idle_eof_en","uart_idle_eof_en","uart_rx_brk_eof_en","uart_rx_brk_eof_en","CHECK_OWNER_R","CHECK_OWNER_W","CHECK_SEQ_EN_R","CHECK_SEQ_EN_W","CHECK_SUM_EN_R","CHECK_SUM_EN_W","CONF1_SPEC","CRC_DISABLE_R","CRC_DISABLE_W","DMA_INFIFO_FULL_THRS_R","DMA_INFIFO_FULL_THRS_W","R","SAVE_HEAD_R","SAVE_HEAD_W","SW_START_R","SW_START_W","TX_ACK_NUM_RE_R","TX_ACK_NUM_RE_W","TX_CHECK_SUM_RE_R","TX_CHECK_SUM_RE_W","W","WAIT_SW_START_R","WAIT_SW_START_W","bits","borrow","borrow_mut","check_owner","check_owner","check_seq_en","check_seq_en","check_sum_en","check_sum_en","crc_disable","crc_disable","dma_infifo_full_thrs","dma_infifo_full_thrs","from","into","save_head","save_head","sw_start","sw_start","try_from","try_into","tx_ack_num_re","tx_ack_num_re","tx_check_sum_re","tx_check_sum_re","type_id","wait_sw_start","wait_sw_start","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMA_IN_DSCR_SPEC","INLINK_DSCR_R","R","borrow","borrow_mut","from","inlink_dscr","into","try_from","try_into","type_id","DMA_IN_DSCR_BF0_SPEC","INLINK_DSCR_BF0_R","R","borrow","borrow_mut","from","inlink_dscr_bf0","into","try_from","try_into","type_id","DMA_IN_ERR_EOF_DES_ADDR_SPEC","IN_ERR_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_err_eof_des_addr","into","try_from","try_into","type_id","DMA_IN_LINK_SPEC","INLINK_ADDR_R","INLINK_ADDR_W","INLINK_AUTO_RET_R","INLINK_AUTO_RET_W","INLINK_PARK_R","INLINK_RESTART_R","INLINK_RESTART_W","INLINK_START_R","INLINK_START_W","INLINK_STOP_R","INLINK_STOP_W","R","W","bits","borrow","borrow_mut","from","inlink_addr","inlink_addr","inlink_auto_ret","inlink_auto_ret","inlink_park","inlink_restart","inlink_restart","inlink_start","inlink_start","inlink_stop","inlink_stop","into","try_from","try_into","type_id","DMA_IN_POP_SPEC","INFIFO_POP_R","INFIFO_POP_W","INFIFO_RDATA_R","R","W","bits","borrow","borrow_mut","from","infifo_pop","infifo_pop","infifo_rdata","into","try_from","try_into","type_id","DMA_IN_STATUS_SPEC","IN_EMPTY_R","IN_FULL_R","R","RX_ERR_CAUSE_R","borrow","borrow_mut","from","in_empty","in_full","into","rx_err_cause","try_from","try_into","type_id","DMA_IN_SUC_EOF_DES_ADDR_SPEC","IN_SUC_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_suc_eof_des_addr","into","try_from","try_into","type_id","DMA_OUT_DSCR_SPEC","OUTLINK_DSCR_R","R","borrow","borrow_mut","from","into","outlink_dscr","try_from","try_into","type_id","DMA_OUT_DSCR_BF0_SPEC","OUTLINK_DSCR_BF0_R","R","borrow","borrow_mut","from","into","outlink_dscr_bf0","try_from","try_into","type_id","DMA_OUT_EOF_BFR_DES_ADDR_SPEC","OUT_EOF_BFR_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_bfr_des_addr","try_from","try_into","type_id","DMA_OUT_EOF_DES_ADDR_SPEC","OUT_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_des_addr","try_from","try_into","type_id","DMA_OUT_LINK_SPEC","OUTLINK_ADDR_R","OUTLINK_ADDR_W","OUTLINK_PARK_R","OUTLINK_RESTART_R","OUTLINK_RESTART_W","OUTLINK_START_R","OUTLINK_START_W","OUTLINK_STOP_R","OUTLINK_STOP_W","R","W","bits","borrow","borrow_mut","from","into","outlink_addr","outlink_addr","outlink_park","outlink_restart","outlink_restart","outlink_start","outlink_start","outlink_stop","outlink_stop","try_from","try_into","type_id","DMA_OUT_PUSH_SPEC","OUTFIFO_PUSH_R","OUTFIFO_PUSH_W","OUTFIFO_WDATA_R","OUTFIFO_WDATA_W","R","W","bits","borrow","borrow_mut","from","into","outfifo_push","outfifo_push","outfifo_wdata","outfifo_wdata","try_from","try_into","type_id","DMA_OUT_STATUS_SPEC","OUT_EMPTY_R","OUT_FULL_R","R","borrow","borrow_mut","from","into","out_empty","out_full","try_from","try_into","type_id","ESC_CONF0_SPEC","R","SEPER_CHAR_R","SEPER_CHAR_W","SEPER_ESC_CHAR0_R","SEPER_ESC_CHAR0_W","SEPER_ESC_CHAR1_R","SEPER_ESC_CHAR1_W","W","bits","borrow","borrow_mut","from","into","seper_char","seper_char","seper_esc_char0","seper_esc_char0","seper_esc_char1","seper_esc_char1","try_from","try_into","type_id","ESC_CONF1_SPEC","ESC_SEQ0_CHAR0_R","ESC_SEQ0_CHAR0_W","ESC_SEQ0_CHAR1_R","ESC_SEQ0_CHAR1_W","ESC_SEQ0_R","ESC_SEQ0_W","R","W","bits","borrow","borrow_mut","esc_seq0","esc_seq0","esc_seq0_char0","esc_seq0_char0","esc_seq0_char1","esc_seq0_char1","from","into","try_from","try_into","type_id","ESC_CONF2_SPEC","ESC_SEQ1_CHAR0_R","ESC_SEQ1_CHAR0_W","ESC_SEQ1_CHAR1_R","ESC_SEQ1_CHAR1_W","ESC_SEQ1_R","ESC_SEQ1_W","R","W","bits","borrow","borrow_mut","esc_seq1","esc_seq1","esc_seq1_char0","esc_seq1_char0","esc_seq1_char1","esc_seq1_char1","from","into","try_from","try_into","type_id","ESC_CONF3_SPEC","ESC_SEQ2_CHAR0_R","ESC_SEQ2_CHAR0_W","ESC_SEQ2_CHAR1_R","ESC_SEQ2_CHAR1_W","ESC_SEQ2_R","ESC_SEQ2_W","R","W","bits","borrow","borrow_mut","esc_seq2","esc_seq2","esc_seq2_char0","esc_seq2_char0","esc_seq2_char1","esc_seq2_char1","from","into","try_from","try_into","type_id","ESCAPE_CONF_SPEC","R","RX_11_ESC_EN_R","RX_11_ESC_EN_W","RX_13_ESC_EN_R","RX_13_ESC_EN_W","RX_C0_ESC_EN_R","RX_C0_ESC_EN_W","RX_DB_ESC_EN_R","RX_DB_ESC_EN_W","TX_11_ESC_EN_R","TX_11_ESC_EN_W","TX_13_ESC_EN_R","TX_13_ESC_EN_W","TX_C0_ESC_EN_R","TX_C0_ESC_EN_W","TX_DB_ESC_EN_R","TX_DB_ESC_EN_W","W","bits","borrow","borrow_mut","from","into","rx_11_esc_en","rx_11_esc_en","rx_13_esc_en","rx_13_esc_en","rx_c0_esc_en","rx_c0_esc_en","rx_db_esc_en","rx_db_esc_en","try_from","try_into","tx_11_esc_en","tx_11_esc_en","tx_13_esc_en","tx_13_esc_en","tx_c0_esc_en","tx_c0_esc_en","tx_db_esc_en","tx_db_esc_en","type_id","HUNG_CONF_SPEC","R","RXFIFO_TIMEOUT_ENA_R","RXFIFO_TIMEOUT_ENA_W","RXFIFO_TIMEOUT_R","RXFIFO_TIMEOUT_SHIFT_R","RXFIFO_TIMEOUT_SHIFT_W","RXFIFO_TIMEOUT_W","TXFIFO_TIMEOUT_ENA_R","TXFIFO_TIMEOUT_ENA_W","TXFIFO_TIMEOUT_R","TXFIFO_TIMEOUT_SHIFT_R","TXFIFO_TIMEOUT_SHIFT_W","TXFIFO_TIMEOUT_W","W","bits","borrow","borrow_mut","from","into","rxfifo_timeout","rxfifo_timeout","rxfifo_timeout_ena","rxfifo_timeout_ena","rxfifo_timeout_shift","rxfifo_timeout_shift","try_from","try_into","txfifo_timeout","txfifo_timeout","txfifo_timeout_ena","txfifo_timeout_ena","txfifo_timeout_shift","txfifo_timeout_shift","type_id","DMA_INFIFO_FULL_WM_INT_CLR_W","INT_CLR_SPEC","IN_DONE_INT_CLR_W","IN_DSCR_EMPTY_INT_CLR_W","IN_DSCR_ERR_INT_CLR_W","IN_ERR_EOF_INT_CLR_W","IN_SUC_EOF_INT_CLR_W","OUTLINK_EOF_ERR_INT_CLR_W","OUT_DONE_INT_CLR_W","OUT_DSCR_ERR_INT_CLR_W","OUT_EOF_INT_CLR_W","OUT_TOTAL_EOF_INT_CLR_W","RX_HUNG_INT_CLR_W","RX_START_INT_CLR_W","SEND_A_REG_Q_INT_CLR_W","SEND_S_REG_Q_INT_CLR_W","TX_HUNG_INT_CLR_W","TX_START_INT_CLR_W","W","bits","borrow","borrow_mut","dma_infifo_full_wm_int_clr","from","in_done_int_clr","in_dscr_empty_int_clr","in_dscr_err_int_clr","in_err_eof_int_clr","in_suc_eof_int_clr","into","out_done_int_clr","out_dscr_err_int_clr","out_eof_int_clr","out_total_eof_int_clr","outlink_eof_err_int_clr","rx_hung_int_clr","rx_start_int_clr","send_a_reg_q_int_clr","send_s_reg_q_int_clr","try_from","try_into","tx_hung_int_clr","tx_start_int_clr","type_id","DMA_INFIFO_FULL_WM_INT_ENA_R","DMA_INFIFO_FULL_WM_INT_ENA_W","INT_ENA_SPEC","IN_DONE_INT_ENA_R","IN_DONE_INT_ENA_W","IN_DSCR_EMPTY_INT_ENA_R","IN_DSCR_EMPTY_INT_ENA_W","IN_DSCR_ERR_INT_ENA_R","IN_DSCR_ERR_INT_ENA_W","IN_ERR_EOF_INT_ENA_R","IN_ERR_EOF_INT_ENA_W","IN_SUC_EOF_INT_ENA_R","IN_SUC_EOF_INT_ENA_W","OUTLINK_EOF_ERR_INT_ENA_R","OUTLINK_EOF_ERR_INT_ENA_W","OUT_DONE_INT_ENA_R","OUT_DONE_INT_ENA_W","OUT_DSCR_ERR_INT_ENA_R","OUT_DSCR_ERR_INT_ENA_W","OUT_EOF_INT_ENA_R","OUT_EOF_INT_ENA_W","OUT_TOTAL_EOF_INT_ENA_R","OUT_TOTAL_EOF_INT_ENA_W","R","RX_HUNG_INT_ENA_R","RX_HUNG_INT_ENA_W","RX_START_INT_ENA_R","RX_START_INT_ENA_W","SEND_A_REG_Q_INT_ENA_R","SEND_A_REG_Q_INT_ENA_W","SEND_S_REG_Q_INT_ENA_R","SEND_S_REG_Q_INT_ENA_W","TX_HUNG_INT_ENA_R","TX_HUNG_INT_ENA_W","TX_START_INT_ENA_R","TX_START_INT_ENA_W","W","bits","borrow","borrow_mut","dma_infifo_full_wm_int_ena","dma_infifo_full_wm_int_ena","from","in_done_int_ena","in_done_int_ena","in_dscr_empty_int_ena","in_dscr_empty_int_ena","in_dscr_err_int_ena","in_dscr_err_int_ena","in_err_eof_int_ena","in_err_eof_int_ena","in_suc_eof_int_ena","in_suc_eof_int_ena","into","out_done_int_ena","out_done_int_ena","out_dscr_err_int_ena","out_dscr_err_int_ena","out_eof_int_ena","out_eof_int_ena","out_total_eof_int_ena","out_total_eof_int_ena","outlink_eof_err_int_ena","outlink_eof_err_int_ena","rx_hung_int_ena","rx_hung_int_ena","rx_start_int_ena","rx_start_int_ena","send_a_reg_q_int_ena","send_a_reg_q_int_ena","send_s_reg_q_int_ena","send_s_reg_q_int_ena","try_from","try_into","tx_hung_int_ena","tx_hung_int_ena","tx_start_int_ena","tx_start_int_ena","type_id","DMA_INFIFO_FULL_WM_INT_RAW_R","INT_RAW_SPEC","IN_DONE_INT_RAW_R","IN_DSCR_EMPTY_INT_RAW_R","IN_DSCR_ERR_INT_RAW_R","IN_ERR_EOF_INT_RAW_R","IN_SUC_EOF_INT_RAW_R","OUTLINK_EOF_ERR_INT_RAW_R","OUT_DONE_INT_RAW_R","OUT_DSCR_ERR_INT_RAW_R","OUT_EOF_INT_RAW_R","OUT_TOTAL_EOF_INT_RAW_R","R","RX_HUNG_INT_RAW_R","RX_START_INT_RAW_R","SEND_A_REG_Q_INT_RAW_R","SEND_S_REG_Q_INT_RAW_R","TX_HUNG_INT_RAW_R","TX_START_INT_RAW_R","borrow","borrow_mut","dma_infifo_full_wm_int_raw","from","in_done_int_raw","in_dscr_empty_int_raw","in_dscr_err_int_raw","in_err_eof_int_raw","in_suc_eof_int_raw","into","out_done_int_raw","out_dscr_err_int_raw","out_eof_int_raw","out_total_eof_int_raw","outlink_eof_err_int_raw","rx_hung_int_raw","rx_start_int_raw","send_a_reg_q_int_raw","send_s_reg_q_int_raw","try_from","try_into","tx_hung_int_raw","tx_start_int_raw","type_id","DMA_INFIFO_FULL_WM_INT_ST_R","INT_ST_SPEC","IN_DONE_INT_ST_R","IN_DSCR_EMPTY_INT_ST_R","IN_DSCR_ERR_INT_ST_R","IN_ERR_EOF_INT_ST_R","IN_SUC_EOF_INT_ST_R","OUTLINK_EOF_ERR_INT_ST_R","OUT_DONE_INT_ST_R","OUT_DSCR_ERR_INT_ST_R","OUT_EOF_INT_ST_R","OUT_TOTAL_EOF_INT_ST_R","R","RX_HUNG_INT_ST_R","RX_START_INT_ST_R","SEND_A_REG_Q_INT_ST_R","SEND_S_REG_Q_INT_ST_R","TX_HUNG_INT_ST_R","TX_START_INT_ST_R","borrow","borrow_mut","dma_infifo_full_wm_int_st","from","in_done_int_st","in_dscr_empty_int_st","in_dscr_err_int_st","in_err_eof_int_st","in_suc_eof_int_st","into","out_done_int_st","out_dscr_err_int_st","out_eof_int_st","out_total_eof_int_st","outlink_eof_err_int_st","rx_hung_int_st","rx_start_int_st","send_a_reg_q_int_st","send_s_reg_q_int_st","try_from","try_into","tx_hung_int_st","tx_start_int_st","type_id","PKT_THRES_SPEC","PKT_THRS_R","PKT_THRS_W","R","W","bits","borrow","borrow_mut","from","into","pkt_thrs","pkt_thrs","try_from","try_into","type_id","Q0_WORD0_SPEC","R","SEND_Q0_WORD0_R","SEND_Q0_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q0_word0","send_q0_word0","try_from","try_into","type_id","Q0_WORD1_SPEC","R","SEND_Q0_WORD1_R","SEND_Q0_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q0_word1","send_q0_word1","try_from","try_into","type_id","Q1_WORD0_SPEC","R","SEND_Q1_WORD0_R","SEND_Q1_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q1_word0","send_q1_word0","try_from","try_into","type_id","Q1_WORD1_SPEC","R","SEND_Q1_WORD1_R","SEND_Q1_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q1_word1","send_q1_word1","try_from","try_into","type_id","Q2_WORD0_SPEC","R","SEND_Q2_WORD0_R","SEND_Q2_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q2_word0","send_q2_word0","try_from","try_into","type_id","Q2_WORD1_SPEC","R","SEND_Q2_WORD1_R","SEND_Q2_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q2_word1","send_q2_word1","try_from","try_into","type_id","Q3_WORD0_SPEC","R","SEND_Q3_WORD0_R","SEND_Q3_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q3_word0","send_q3_word0","try_from","try_into","type_id","Q3_WORD1_SPEC","R","SEND_Q3_WORD1_R","SEND_Q3_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q3_word1","send_q3_word1","try_from","try_into","type_id","Q4_WORD0_SPEC","R","SEND_Q4_WORD0_R","SEND_Q4_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q4_word0","send_q4_word0","try_from","try_into","type_id","Q4_WORD1_SPEC","R","SEND_Q4_WORD1_R","SEND_Q4_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q4_word1","send_q4_word1","try_from","try_into","type_id","Q5_WORD0_SPEC","R","SEND_Q5_WORD0_R","SEND_Q5_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q5_word0","send_q5_word0","try_from","try_into","type_id","Q5_WORD1_SPEC","R","SEND_Q5_WORD1_R","SEND_Q5_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q5_word1","send_q5_word1","try_from","try_into","type_id","Q6_WORD0_SPEC","R","SEND_Q6_WORD0_R","SEND_Q6_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q6_word0","send_q6_word0","try_from","try_into","type_id","Q6_WORD1_SPEC","R","SEND_Q6_WORD1_R","SEND_Q6_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q6_word1","send_q6_word1","try_from","try_into","type_id","ALWAYS_SEND_EN_R","ALWAYS_SEND_EN_W","ALWAYS_SEND_NUM_R","ALWAYS_SEND_NUM_W","QUICK_SENT_SPEC","R","SINGLE_SEND_EN_R","SINGLE_SEND_EN_W","SINGLE_SEND_NUM_R","SINGLE_SEND_NUM_W","W","always_send_en","always_send_en","always_send_num","always_send_num","bits","borrow","borrow_mut","from","into","single_send_en","single_send_en","single_send_num","single_send_num","try_from","try_into","type_id","R","RX_HEAD_R","RX_HEAD_SPEC","borrow","borrow_mut","from","into","rx_head","try_from","try_into","type_id","DECODE_STATE_R","INFIFO_CNT_DEBUG_R","INLINK_DSCR_ADDR_R","IN_DSCR_STATE_R","IN_STATE_R","R","STATE0_SPEC","borrow","borrow_mut","decode_state","from","in_dscr_state","in_state","infifo_cnt_debug","inlink_dscr_addr","into","try_from","try_into","type_id","ENCODE_STATE_R","OUTFIFO_CNT_R","OUTLINK_DSCR_ADDR_R","OUT_DSCR_STATE_R","OUT_STATE_R","R","STATE1_SPEC","borrow","borrow_mut","encode_state","from","into","out_dscr_state","out_state","outfifo_cnt","outlink_dscr_addr","try_from","try_into","type_id","DAINT","DAINTMSK","DCFG","DCTL","DIEPCTL0","DIEPCTL1","DIEPCTL2","DIEPCTL3","DIEPCTL4","DIEPCTL5","DIEPCTL6","DIEPDMA0","DIEPDMA1","DIEPDMA2","DIEPDMA3","DIEPDMA4","DIEPDMA5","DIEPDMA6","DIEPDMAB0","DIEPDMAB1","DIEPDMAB2","DIEPDMAB3","DIEPDMAB4","DIEPDMAB5","DIEPDMAB6","DIEPEMPMSK","DIEPINT0","DIEPINT1","DIEPINT2","DIEPINT3","DIEPINT4","DIEPINT5","DIEPINT6","DIEPMSK","DIEPTSIZ0","DIEPTSIZ1","DIEPTSIZ2","DIEPTSIZ3","DIEPTSIZ4","DIEPTSIZ5","DIEPTSIZ6","DIEPTXF1","DIEPTXF2","DIEPTXF3","DIEPTXF4","DOEPCTL0","DOEPCTL1","DOEPCTL2","DOEPCTL3","DOEPCTL4","DOEPCTL5","DOEPCTL6","DOEPDMA0","DOEPDMA1","DOEPDMA2","DOEPDMA3","DOEPDMA4","DOEPDMA5","DOEPDMA6","DOEPDMAB0","DOEPDMAB1","DOEPDMAB2","DOEPDMAB3","DOEPDMAB4","DOEPDMAB5","DOEPDMAB6","DOEPINT0","DOEPINT1","DOEPINT2","DOEPINT3","DOEPINT4","DOEPINT5","DOEPINT6","DOEPMSK","DOEPTSIZ0","DOEPTSIZ1","DOEPTSIZ2","DOEPTSIZ3","DOEPTSIZ4","DOEPTSIZ5","DOEPTSIZ6","DSTS","DTHRCTL","DTXFSTS0","DTXFSTS1","DTXFSTS2","DTXFSTS3","DTXFSTS4","DTXFSTS5","DTXFSTS6","DVBUSDIS","DVBUSPULSE","GAHBCFG","GDFIFOCFG","GHWCFG1","GHWCFG2","GHWCFG3","GHWCFG4","GINTMSK","GINTSTS","GNPTXFSIZ","GNPTXSTS","GOTGCTL","GOTGINT","GRSTCTL","GRXFSIZ","GRXSTSP","GRXSTSR","GSNPSID","GUSBCFG","HAINT","HAINTMSK","HCCHAR0","HCCHAR1","HCCHAR2","HCCHAR3","HCCHAR4","HCCHAR5","HCCHAR6","HCCHAR7","HCDMA0","HCDMA1","HCDMA2","HCDMA3","HCDMA4","HCDMA5","HCDMA6","HCDMA7","HCDMAB0","HCDMAB1","HCDMAB2","HCDMAB3","HCDMAB4","HCDMAB5","HCDMAB6","HCDMAB7","HCFG","HCINT0","HCINT1","HCINT2","HCINT3","HCINT4","HCINT5","HCINT6","HCINT7","HCINTMSK0","HCINTMSK1","HCINTMSK2","HCINTMSK3","HCINTMSK4","HCINTMSK5","HCINTMSK6","HCINTMSK7","HCTSIZ0","HCTSIZ1","HCTSIZ2","HCTSIZ3","HCTSIZ4","HCTSIZ5","HCTSIZ6","HCTSIZ7","HFIR","HFLBADDR","HFNUM","HPRT","HPTXFSIZ","HPTXSTS","PCGCCTL","RegisterBlock","borrow","borrow_mut","daint","daint","daintmsk","daintmsk","dcfg","dcfg","dctl","dctl","diepctl0","diepctl0","diepctl1","diepctl1","diepctl2","diepctl2","diepctl3","diepctl3","diepctl4","diepctl4","diepctl5","diepctl5","diepctl6","diepctl6","diepdma0","diepdma0","diepdma1","diepdma1","diepdma2","diepdma2","diepdma3","diepdma3","diepdma4","diepdma4","diepdma5","diepdma5","diepdma6","diepdma6","diepdmab0","diepdmab0","diepdmab1","diepdmab1","diepdmab2","diepdmab2","diepdmab3","diepdmab3","diepdmab4","diepdmab4","diepdmab5","diepdmab5","diepdmab6","diepdmab6","diepempmsk","diepempmsk","diepint0","diepint0","diepint1","diepint1","diepint2","diepint2","diepint3","diepint3","diepint4","diepint4","diepint5","diepint5","diepint6","diepint6","diepmsk","diepmsk","dieptsiz0","dieptsiz0","dieptsiz1","dieptsiz1","dieptsiz2","dieptsiz2","dieptsiz3","dieptsiz3","dieptsiz4","dieptsiz4","dieptsiz5","dieptsiz5","dieptsiz6","dieptsiz6","dieptxf1","dieptxf1","dieptxf2","dieptxf2","dieptxf3","dieptxf3","dieptxf4","dieptxf4","doepctl0","doepctl0","doepctl1","doepctl1","doepctl2","doepctl2","doepctl3","doepctl3","doepctl4","doepctl4","doepctl5","doepctl5","doepctl6","doepctl6","doepdma0","doepdma0","doepdma1","doepdma1","doepdma2","doepdma2","doepdma3","doepdma3","doepdma4","doepdma4","doepdma5","doepdma5","doepdma6","doepdma6","doepdmab0","doepdmab0","doepdmab1","doepdmab1","doepdmab2","doepdmab2","doepdmab3","doepdmab3","doepdmab4","doepdmab4","doepdmab5","doepdmab5","doepdmab6","doepdmab6","doepint0","doepint0","doepint1","doepint1","doepint2","doepint2","doepint3","doepint3","doepint4","doepint4","doepint5","doepint5","doepint6","doepint6","doepmsk","doepmsk","doeptsiz0","doeptsiz0","doeptsiz1","doeptsiz1","doeptsiz2","doeptsiz2","doeptsiz3","doeptsiz3","doeptsiz4","doeptsiz4","doeptsiz5","doeptsiz5","doeptsiz6","doeptsiz6","dsts","dsts","dthrctl","dthrctl","dtxfsts0","dtxfsts0","dtxfsts1","dtxfsts1","dtxfsts2","dtxfsts2","dtxfsts3","dtxfsts3","dtxfsts4","dtxfsts4","dtxfsts5","dtxfsts5","dtxfsts6","dtxfsts6","dvbusdis","dvbusdis","dvbuspulse","dvbuspulse","from","gahbcfg","gahbcfg","gdfifocfg","gdfifocfg","ghwcfg1","ghwcfg1","ghwcfg2","ghwcfg2","ghwcfg3","ghwcfg3","ghwcfg4","ghwcfg4","gintmsk","gintmsk","gintsts","gintsts","gnptxfsiz","gnptxfsiz","gnptxsts","gnptxsts","gotgctl","gotgctl","gotgint","gotgint","grstctl","grstctl","grxfsiz","grxfsiz","grxstsp","grxstsp","grxstsr","grxstsr","gsnpsid","gsnpsid","gusbcfg","gusbcfg","haint","haint","haintmsk","haintmsk","hcchar0","hcchar0","hcchar1","hcchar1","hcchar2","hcchar2","hcchar3","hcchar3","hcchar4","hcchar4","hcchar5","hcchar5","hcchar6","hcchar6","hcchar7","hcchar7","hcdma0","hcdma0","hcdma1","hcdma1","hcdma2","hcdma2","hcdma3","hcdma3","hcdma4","hcdma4","hcdma5","hcdma5","hcdma6","hcdma6","hcdma7","hcdma7","hcdmab0","hcdmab0","hcdmab1","hcdmab1","hcdmab2","hcdmab2","hcdmab3","hcdmab3","hcdmab4","hcdmab4","hcdmab5","hcdmab5","hcdmab6","hcdmab6","hcdmab7","hcdmab7","hcfg","hcfg","hcint0","hcint0","hcint1","hcint1","hcint2","hcint2","hcint3","hcint3","hcint4","hcint4","hcint5","hcint5","hcint6","hcint6","hcint7","hcint7","hcintmsk0","hcintmsk0","hcintmsk1","hcintmsk1","hcintmsk2","hcintmsk2","hcintmsk3","hcintmsk3","hcintmsk4","hcintmsk4","hcintmsk5","hcintmsk5","hcintmsk6","hcintmsk6","hcintmsk7","hcintmsk7","hctsiz0","hctsiz0","hctsiz1","hctsiz1","hctsiz2","hctsiz2","hctsiz3","hctsiz3","hctsiz4","hctsiz4","hctsiz5","hctsiz5","hctsiz6","hctsiz6","hctsiz7","hctsiz7","hfir","hfir","hflbaddr","hflbaddr","hfnum","hfnum","hprt","hprt","hptxfsiz","hptxfsiz","hptxsts","hptxsts","into","pcgcctl","pcgcctl","try_from","try_into","type_id","DAINT_SPEC","INEPINT0_R","INEPINT1_R","INEPINT2_R","INEPINT3_R","INEPINT4_R","INEPINT5_R","INEPINT6_R","OUTEPINT0_R","OUTEPINT1_R","OUTEPINT2_R","OUTEPINT3_R","OUTEPINT4_R","OUTEPINT5_R","OUTEPINT6_R","R","borrow","borrow_mut","from","inepint0","inepint1","inepint2","inepint3","inepint4","inepint5","inepint6","into","outepint0","outepint1","outepint2","outepint3","outepint4","outepint5","outepint6","try_from","try_into","type_id","DAINTMSK_SPEC","INEPMSK0_R","INEPMSK0_W","INEPMSK1_R","INEPMSK1_W","INEPMSK2_R","INEPMSK2_W","INEPMSK3_R","INEPMSK3_W","INEPMSK4_R","INEPMSK4_W","INEPMSK5_R","INEPMSK5_W","INEPMSK6_R","INEPMSK6_W","OUTEPMSK0_R","OUTEPMSK0_W","OUTEPMSK1_R","OUTEPMSK1_W","OUTEPMSK2_R","OUTEPMSK2_W","OUTEPMSK3_R","OUTEPMSK3_W","OUTEPMSK4_R","OUTEPMSK4_W","OUTEPMSK5_R","OUTEPMSK5_W","OUTEPMSK6_R","OUTEPMSK6_W","R","W","bits","borrow","borrow_mut","from","inepmsk0","inepmsk0","inepmsk1","inepmsk1","inepmsk2","inepmsk2","inepmsk3","inepmsk3","inepmsk4","inepmsk4","inepmsk5","inepmsk5","inepmsk6","inepmsk6","into","outepmsk0","outepmsk0","outepmsk1","outepmsk1","outepmsk2","outepmsk2","outepmsk3","outepmsk3","outepmsk4","outepmsk4","outepmsk5","outepmsk5","outepmsk6","outepmsk6","try_from","try_into","type_id","DCFG_SPEC","DESCDMA_R","DESCDMA_W","DEVADDR_R","DEVADDR_W","ENA32KHZSUSP_R","ENA32KHZSUSP_W","ENDEVOUTNAK_R","ENDEVOUTNAK_W","EPMISCNT_R","EPMISCNT_W","ERRATICINTMSK_R","ERRATICINTMSK_W","NZSTSOUTHSHK_R","NZSTSOUTHSHK_W","PERFRLINT_R","PERFRLINT_W","PERSCHINTVL_R","PERSCHINTVL_W","R","RESVALID_R","RESVALID_W","W","XCVRDLY_R","XCVRDLY_W","bits","borrow","borrow_mut","descdma","descdma","devaddr","devaddr","ena32khzsusp","ena32khzsusp","endevoutnak","endevoutnak","epmiscnt","epmiscnt","erraticintmsk","erraticintmsk","from","into","nzstsouthshk","nzstsouthshk","perfrlint","perfrlint","perschintvl","perschintvl","resvalid","resvalid","try_from","try_into","type_id","xcvrdly","xcvrdly","CGNPINNAK_W","CGOUTNAK_W","DCTL_SPEC","DEEPSLEEPBESLREJECT_R","DEEPSLEEPBESLREJECT_W","ENCOUNTONBNA_R","ENCOUNTONBNA_W","GMC_R","GMC_W","GNPINNAKSTS_R","GOUTNAKSTS_R","IGNRFRMNUM_R","IGNRFRMNUM_W","NAKONBBLE_R","NAKONBBLE_W","PWRONPRGDONE_R","PWRONPRGDONE_W","R","RMTWKUPSIG_R","RMTWKUPSIG_W","SFTDISCON_R","SFTDISCON_W","SGNPINNAK_W","SGOUTNAK_W","TSTCTL_R","TSTCTL_W","W","bits","borrow","borrow_mut","cgnpinnak","cgoutnak","deepsleepbeslreject","deepsleepbeslreject","encountonbna","encountonbna","from","gmc","gmc","gnpinnaksts","goutnaksts","ignrfrmnum","ignrfrmnum","into","nakonbble","nakonbble","pwronprgdone","pwronprgdone","rmtwkupsig","rmtwkupsig","sftdiscon","sftdiscon","sgnpinnak","sgoutnak","try_from","try_into","tstctl","tstctl","type_id","DIEPCTL0_SPEC","DI_SNAK0_W","D_CNAK0_W","D_EPDIS0_R","D_EPDIS0_W","D_EPENA0_R","D_EPENA0_W","D_EPTYPE0_R","D_MPS0_R","D_MPS0_W","D_NAKSTS0_R","D_STALL0_R","D_STALL0_W","D_TXFNUM0_R","D_TXFNUM0_W","D_USBACTEP0_R","R","W","bits","borrow","borrow_mut","d_cnak0","d_epdis0","d_epdis0","d_epena0","d_epena0","d_eptype0","d_mps0","d_mps0","d_naksts0","d_stall0","d_stall0","d_txfnum0","d_txfnum0","d_usbactep0","di_snak0","from","into","try_from","try_into","type_id","DIEPCTL1_SPEC","DI_SETD0PID1_W","DI_SETD1PID1_W","DI_SNAK1_W","D_CNAK1_W","D_EPDIS1_R","D_EPDIS1_W","D_EPENA1_R","D_EPENA1_W","D_EPTYPE1_R","D_MPS1_R","D_MPS1_W","D_NAKSTS1_R","D_STALL1_R","D_STALL1_W","D_TXFNUM1_R","D_TXFNUM1_W","D_USBACTEP1_R","R","W","bits","borrow","borrow_mut","d_cnak1","d_epdis1","d_epdis1","d_epena1","d_epena1","d_eptype1","d_mps1","d_mps1","d_naksts1","d_stall1","d_stall1","d_txfnum1","d_txfnum1","d_usbactep1","di_setd0pid1","di_setd1pid1","di_snak1","from","into","try_from","try_into","type_id","DIEPCTL2_SPEC","DI_SETD0PID2_W","DI_SETD1PID2_W","DI_SNAK2_W","D_CNAK2_W","D_EPDIS2_R","D_EPDIS2_W","D_EPENA2_R","D_EPENA2_W","D_EPTYPE2_R","D_MPS2_R","D_MPS2_W","D_NAKSTS2_R","D_STALL2_R","D_STALL2_W","D_TXFNUM2_R","D_TXFNUM2_W","D_USBACTEP2_R","R","W","bits","borrow","borrow_mut","d_cnak2","d_epdis2","d_epdis2","d_epena2","d_epena2","d_eptype2","d_mps2","d_mps2","d_naksts2","d_stall2","d_stall2","d_txfnum2","d_txfnum2","d_usbactep2","di_setd0pid2","di_setd1pid2","di_snak2","from","into","try_from","try_into","type_id","DIEPCTL3_SPEC","DI_CNAK3_W","DI_EPDIS3_R","DI_EPDIS3_W","DI_EPENA3_R","DI_EPENA3_W","DI_EPTYPE3_R","DI_MPS3_R","DI_MPS3_W","DI_NAKSTS3_R","DI_SETD0PID3_W","DI_SETD1PID3_W","DI_SNAK3_W","DI_STALL3_R","DI_STALL3_W","DI_TXFNUM3_R","DI_TXFNUM3_W","DI_USBACTEP3_R","R","W","bits","borrow","borrow_mut","di_cnak3","di_epdis3","di_epdis3","di_epena3","di_epena3","di_eptype3","di_mps3","di_mps3","di_naksts3","di_setd0pid3","di_setd1pid3","di_snak3","di_stall3","di_stall3","di_txfnum3","di_txfnum3","di_usbactep3","from","into","try_from","try_into","type_id","DIEPCTL4_SPEC","DI_SETD0PID4_W","DI_SETD1PID4_W","DI_SNAK4_W","D_CNAK4_W","D_EPDIS4_R","D_EPDIS4_W","D_EPENA4_R","D_EPENA4_W","D_EPTYPE4_R","D_MPS4_R","D_MPS4_W","D_NAKSTS4_R","D_STALL4_R","D_STALL4_W","D_TXFNUM4_R","D_TXFNUM4_W","D_USBACTEP4_R","R","W","bits","borrow","borrow_mut","d_cnak4","d_epdis4","d_epdis4","d_epena4","d_epena4","d_eptype4","d_mps4","d_mps4","d_naksts4","d_stall4","d_stall4","d_txfnum4","d_txfnum4","d_usbactep4","di_setd0pid4","di_setd1pid4","di_snak4","from","into","try_from","try_into","type_id","DIEPCTL5_SPEC","DI_CNAK5_W","DI_EPDIS5_R","DI_EPDIS5_W","DI_EPENA5_R","DI_EPENA5_W","DI_EPTYPE5_R","DI_MPS5_R","DI_MPS5_W","DI_NAKSTS5_R","DI_SETD0PID5_W","DI_SETD1PID5_W","DI_SNAK5_W","DI_STALL5_R","DI_STALL5_W","DI_TXFNUM5_R","DI_TXFNUM5_W","DI_USBACTEP5_R","R","W","bits","borrow","borrow_mut","di_cnak5","di_epdis5","di_epdis5","di_epena5","di_epena5","di_eptype5","di_mps5","di_mps5","di_naksts5","di_setd0pid5","di_setd1pid5","di_snak5","di_stall5","di_stall5","di_txfnum5","di_txfnum5","di_usbactep5","from","into","try_from","try_into","type_id","DIEPCTL6_SPEC","DI_SETD0PID6_W","DI_SETD1PID6_W","DI_SNAK6_W","D_CNAK6_W","D_EPDIS6_R","D_EPDIS6_W","D_EPENA6_R","D_EPENA6_W","D_EPTYPE6_R","D_MPS6_R","D_MPS6_W","D_NAKSTS6_R","D_STALL6_R","D_STALL6_W","D_TXFNUM6_R","D_TXFNUM6_W","D_USBACTEP6_R","R","W","bits","borrow","borrow_mut","d_cnak6","d_epdis6","d_epdis6","d_epena6","d_epena6","d_eptype6","d_mps6","d_mps6","d_naksts6","d_stall6","d_stall6","d_txfnum6","d_txfnum6","d_usbactep6","di_setd0pid6","di_setd1pid6","di_snak6","from","into","try_from","try_into","type_id","DIEPDMA0_SPEC","D_DMAADDR0_R","D_DMAADDR0_W","R","W","bits","borrow","borrow_mut","d_dmaaddr0","d_dmaaddr0","from","into","try_from","try_into","type_id","DIEPDMA1_SPEC","D_DMAADDR1_R","D_DMAADDR1_W","R","W","bits","borrow","borrow_mut","d_dmaaddr1","d_dmaaddr1","from","into","try_from","try_into","type_id","DIEPDMA2_SPEC","D_DMAADDR2_R","D_DMAADDR2_W","R","W","bits","borrow","borrow_mut","d_dmaaddr2","d_dmaaddr2","from","into","try_from","try_into","type_id","DIEPDMA3_SPEC","D_DMAADDR3_R","D_DMAADDR3_W","R","W","bits","borrow","borrow_mut","d_dmaaddr3","d_dmaaddr3","from","into","try_from","try_into","type_id","DIEPDMA4_SPEC","D_DMAADDR4_R","D_DMAADDR4_W","R","W","bits","borrow","borrow_mut","d_dmaaddr4","d_dmaaddr4","from","into","try_from","try_into","type_id","DIEPDMA5_SPEC","D_DMAADDR5_R","D_DMAADDR5_W","R","W","bits","borrow","borrow_mut","d_dmaaddr5","d_dmaaddr5","from","into","try_from","try_into","type_id","DIEPDMA6_SPEC","D_DMAADDR6_R","D_DMAADDR6_W","R","W","bits","borrow","borrow_mut","d_dmaaddr6","d_dmaaddr6","from","into","try_from","try_into","type_id","DIEPDMAB0_SPEC","D_DMABUFFERADDR0_R","R","borrow","borrow_mut","d_dmabufferaddr0","from","into","try_from","try_into","type_id","DIEPDMAB1_SPEC","D_DMABUFFERADDR1_R","R","borrow","borrow_mut","d_dmabufferaddr1","from","into","try_from","try_into","type_id","DIEPDMAB2_SPEC","D_DMABUFFERADDR2_R","R","borrow","borrow_mut","d_dmabufferaddr2","from","into","try_from","try_into","type_id","DIEPDMAB3_SPEC","D_DMABUFFERADDR3_R","R","borrow","borrow_mut","d_dmabufferaddr3","from","into","try_from","try_into","type_id","DIEPDMAB4_SPEC","D_DMABUFFERADDR4_R","R","borrow","borrow_mut","d_dmabufferaddr4","from","into","try_from","try_into","type_id","DIEPDMAB5_SPEC","D_DMABUFFERADDR5_R","R","borrow","borrow_mut","d_dmabufferaddr5","from","into","try_from","try_into","type_id","DIEPDMAB6_SPEC","D_DMABUFFERADDR6_R","R","borrow","borrow_mut","d_dmabufferaddr6","from","into","try_from","try_into","type_id","DIEPEMPMSK_SPEC","D_INEPTXFEMPMSK_R","D_INEPTXFEMPMSK_W","R","W","bits","borrow","borrow_mut","d_ineptxfempmsk","d_ineptxfempmsk","from","into","try_from","try_into","type_id","DIEPINT0_SPEC","D_AHBERR0_R","D_AHBERR0_W","D_BBLEERR0_R","D_BBLEERR0_W","D_BNAINTR0_R","D_BNAINTR0_W","D_EPDISBLD0_R","D_EPDISBLD0_W","D_INEPNAKEFF0_R","D_INEPNAKEFF0_W","D_INTKNEPMIS0_R","D_INTKNEPMIS0_W","D_INTKNTXFEMP0_R","D_INTKNTXFEMP0_W","D_NAKINTRPT0_R","D_NAKINTRPT0_W","D_NYETINTRPT0_R","D_NYETINTRPT0_W","D_PKTDRPSTS0_R","D_PKTDRPSTS0_W","D_TIMEOUT0_R","D_TIMEOUT0_W","D_TXFEMP0_R","D_TXFIFOUNDRN0_R","D_TXFIFOUNDRN0_W","D_XFERCOMPL0_R","D_XFERCOMPL0_W","R","W","bits","borrow","borrow_mut","d_ahberr0","d_ahberr0","d_bbleerr0","d_bbleerr0","d_bnaintr0","d_bnaintr0","d_epdisbld0","d_epdisbld0","d_inepnakeff0","d_inepnakeff0","d_intknepmis0","d_intknepmis0","d_intkntxfemp0","d_intkntxfemp0","d_nakintrpt0","d_nakintrpt0","d_nyetintrpt0","d_nyetintrpt0","d_pktdrpsts0","d_pktdrpsts0","d_timeout0","d_timeout0","d_txfemp0","d_txfifoundrn0","d_txfifoundrn0","d_xfercompl0","d_xfercompl0","from","into","try_from","try_into","type_id","DIEPINT1_SPEC","D_AHBERR1_R","D_AHBERR1_W","D_BBLEERR1_R","D_BBLEERR1_W","D_BNAINTR1_R","D_BNAINTR1_W","D_EPDISBLD1_R","D_EPDISBLD1_W","D_INEPNAKEFF1_R","D_INEPNAKEFF1_W","D_INTKNEPMIS1_R","D_INTKNEPMIS1_W","D_INTKNTXFEMP1_R","D_INTKNTXFEMP1_W","D_NAKINTRPT1_R","D_NAKINTRPT1_W","D_NYETINTRPT1_R","D_NYETINTRPT1_W","D_PKTDRPSTS1_R","D_PKTDRPSTS1_W","D_TIMEOUT1_R","D_TIMEOUT1_W","D_TXFEMP1_R","D_TXFIFOUNDRN1_R","D_TXFIFOUNDRN1_W","D_XFERCOMPL1_R","D_XFERCOMPL1_W","R","W","bits","borrow","borrow_mut","d_ahberr1","d_ahberr1","d_bbleerr1","d_bbleerr1","d_bnaintr1","d_bnaintr1","d_epdisbld1","d_epdisbld1","d_inepnakeff1","d_inepnakeff1","d_intknepmis1","d_intknepmis1","d_intkntxfemp1","d_intkntxfemp1","d_nakintrpt1","d_nakintrpt1","d_nyetintrpt1","d_nyetintrpt1","d_pktdrpsts1","d_pktdrpsts1","d_timeout1","d_timeout1","d_txfemp1","d_txfifoundrn1","d_txfifoundrn1","d_xfercompl1","d_xfercompl1","from","into","try_from","try_into","type_id","DIEPINT2_SPEC","D_AHBERR2_R","D_AHBERR2_W","D_BBLEERR2_R","D_BBLEERR2_W","D_BNAINTR2_R","D_BNAINTR2_W","D_EPDISBLD2_R","D_EPDISBLD2_W","D_INEPNAKEFF2_R","D_INEPNAKEFF2_W","D_INTKNEPMIS2_R","D_INTKNEPMIS2_W","D_INTKNTXFEMP2_R","D_INTKNTXFEMP2_W","D_NAKINTRPT2_R","D_NAKINTRPT2_W","D_NYETINTRPT2_R","D_NYETINTRPT2_W","D_PKTDRPSTS2_R","D_PKTDRPSTS2_W","D_TIMEOUT2_R","D_TIMEOUT2_W","D_TXFEMP2_R","D_TXFIFOUNDRN2_R","D_TXFIFOUNDRN2_W","D_XFERCOMPL2_R","D_XFERCOMPL2_W","R","W","bits","borrow","borrow_mut","d_ahberr2","d_ahberr2","d_bbleerr2","d_bbleerr2","d_bnaintr2","d_bnaintr2","d_epdisbld2","d_epdisbld2","d_inepnakeff2","d_inepnakeff2","d_intknepmis2","d_intknepmis2","d_intkntxfemp2","d_intkntxfemp2","d_nakintrpt2","d_nakintrpt2","d_nyetintrpt2","d_nyetintrpt2","d_pktdrpsts2","d_pktdrpsts2","d_timeout2","d_timeout2","d_txfemp2","d_txfifoundrn2","d_txfifoundrn2","d_xfercompl2","d_xfercompl2","from","into","try_from","try_into","type_id","DIEPINT3_SPEC","D_AHBERR3_R","D_AHBERR3_W","D_BBLEERR3_R","D_BBLEERR3_W","D_BNAINTR3_R","D_BNAINTR3_W","D_EPDISBLD3_R","D_EPDISBLD3_W","D_INEPNAKEFF3_R","D_INEPNAKEFF3_W","D_INTKNEPMIS3_R","D_INTKNEPMIS3_W","D_INTKNTXFEMP3_R","D_INTKNTXFEMP3_W","D_NAKINTRPT3_R","D_NAKINTRPT3_W","D_NYETINTRPT3_R","D_NYETINTRPT3_W","D_PKTDRPSTS3_R","D_PKTDRPSTS3_W","D_TIMEOUT3_R","D_TIMEOUT3_W","D_TXFEMP3_R","D_TXFIFOUNDRN3_R","D_TXFIFOUNDRN3_W","D_XFERCOMPL3_R","D_XFERCOMPL3_W","R","W","bits","borrow","borrow_mut","d_ahberr3","d_ahberr3","d_bbleerr3","d_bbleerr3","d_bnaintr3","d_bnaintr3","d_epdisbld3","d_epdisbld3","d_inepnakeff3","d_inepnakeff3","d_intknepmis3","d_intknepmis3","d_intkntxfemp3","d_intkntxfemp3","d_nakintrpt3","d_nakintrpt3","d_nyetintrpt3","d_nyetintrpt3","d_pktdrpsts3","d_pktdrpsts3","d_timeout3","d_timeout3","d_txfemp3","d_txfifoundrn3","d_txfifoundrn3","d_xfercompl3","d_xfercompl3","from","into","try_from","try_into","type_id","DIEPINT4_SPEC","D_AHBERR4_R","D_AHBERR4_W","D_BBLEERR4_R","D_BBLEERR4_W","D_BNAINTR4_R","D_BNAINTR4_W","D_EPDISBLD4_R","D_EPDISBLD4_W","D_INEPNAKEFF4_R","D_INEPNAKEFF4_W","D_INTKNEPMIS4_R","D_INTKNEPMIS4_W","D_INTKNTXFEMP4_R","D_INTKNTXFEMP4_W","D_NAKINTRPT4_R","D_NAKINTRPT4_W","D_NYETINTRPT4_R","D_NYETINTRPT4_W","D_PKTDRPSTS4_R","D_PKTDRPSTS4_W","D_TIMEOUT4_R","D_TIMEOUT4_W","D_TXFEMP4_R","D_TXFIFOUNDRN4_R","D_TXFIFOUNDRN4_W","D_XFERCOMPL4_R","D_XFERCOMPL4_W","R","W","bits","borrow","borrow_mut","d_ahberr4","d_ahberr4","d_bbleerr4","d_bbleerr4","d_bnaintr4","d_bnaintr4","d_epdisbld4","d_epdisbld4","d_inepnakeff4","d_inepnakeff4","d_intknepmis4","d_intknepmis4","d_intkntxfemp4","d_intkntxfemp4","d_nakintrpt4","d_nakintrpt4","d_nyetintrpt4","d_nyetintrpt4","d_pktdrpsts4","d_pktdrpsts4","d_timeout4","d_timeout4","d_txfemp4","d_txfifoundrn4","d_txfifoundrn4","d_xfercompl4","d_xfercompl4","from","into","try_from","try_into","type_id","DIEPINT5_SPEC","D_AHBERR5_R","D_AHBERR5_W","D_BBLEERR5_R","D_BBLEERR5_W","D_BNAINTR5_R","D_BNAINTR5_W","D_EPDISBLD5_R","D_EPDISBLD5_W","D_INEPNAKEFF5_R","D_INEPNAKEFF5_W","D_INTKNEPMIS5_R","D_INTKNEPMIS5_W","D_INTKNTXFEMP5_R","D_INTKNTXFEMP5_W","D_NAKINTRPT5_R","D_NAKINTRPT5_W","D_NYETINTRPT5_R","D_NYETINTRPT5_W","D_PKTDRPSTS5_R","D_PKTDRPSTS5_W","D_TIMEOUT5_R","D_TIMEOUT5_W","D_TXFEMP5_R","D_TXFIFOUNDRN5_R","D_TXFIFOUNDRN5_W","D_XFERCOMPL5_R","D_XFERCOMPL5_W","R","W","bits","borrow","borrow_mut","d_ahberr5","d_ahberr5","d_bbleerr5","d_bbleerr5","d_bnaintr5","d_bnaintr5","d_epdisbld5","d_epdisbld5","d_inepnakeff5","d_inepnakeff5","d_intknepmis5","d_intknepmis5","d_intkntxfemp5","d_intkntxfemp5","d_nakintrpt5","d_nakintrpt5","d_nyetintrpt5","d_nyetintrpt5","d_pktdrpsts5","d_pktdrpsts5","d_timeout5","d_timeout5","d_txfemp5","d_txfifoundrn5","d_txfifoundrn5","d_xfercompl5","d_xfercompl5","from","into","try_from","try_into","type_id","DIEPINT6_SPEC","D_AHBERR6_R","D_AHBERR6_W","D_BBLEERR6_R","D_BBLEERR6_W","D_BNAINTR6_R","D_BNAINTR6_W","D_EPDISBLD6_R","D_EPDISBLD6_W","D_INEPNAKEFF6_R","D_INEPNAKEFF6_W","D_INTKNEPMIS6_R","D_INTKNEPMIS6_W","D_INTKNTXFEMP6_R","D_INTKNTXFEMP6_W","D_NAKINTRPT6_R","D_NAKINTRPT6_W","D_NYETINTRPT6_R","D_NYETINTRPT6_W","D_PKTDRPSTS6_R","D_PKTDRPSTS6_W","D_TIMEOUT6_R","D_TIMEOUT6_W","D_TXFEMP6_R","D_TXFIFOUNDRN6_R","D_TXFIFOUNDRN6_W","D_XFERCOMPL6_R","D_XFERCOMPL6_W","R","W","bits","borrow","borrow_mut","d_ahberr6","d_ahberr6","d_bbleerr6","d_bbleerr6","d_bnaintr6","d_bnaintr6","d_epdisbld6","d_epdisbld6","d_inepnakeff6","d_inepnakeff6","d_intknepmis6","d_intknepmis6","d_intkntxfemp6","d_intkntxfemp6","d_nakintrpt6","d_nakintrpt6","d_nyetintrpt6","d_nyetintrpt6","d_pktdrpsts6","d_pktdrpsts6","d_timeout6","d_timeout6","d_txfemp6","d_txfifoundrn6","d_txfifoundrn6","d_xfercompl6","d_xfercompl6","from","into","try_from","try_into","type_id","BNAININTRMSK_R","BNAININTRMSK_W","DIEPMSK_SPEC","DI_AHBERMSK_R","DI_AHBERMSK_W","DI_EPDISBLDMSK_R","DI_EPDISBLDMSK_W","DI_NAKMSK_R","DI_NAKMSK_W","DI_XFERCOMPLMSK_R","DI_XFERCOMPLMSK_W","INEPNAKEFFMSK_R","INEPNAKEFFMSK_W","INTKNEPMISMSK_R","INTKNEPMISMSK_W","INTKNTXFEMPMSK_R","INTKNTXFEMPMSK_W","R","TIMEOUTMSK_R","TIMEOUTMSK_W","TXFIFOUNDRNMSK_R","TXFIFOUNDRNMSK_W","W","bits","bnainintrmsk","bnainintrmsk","borrow","borrow_mut","di_ahbermsk","di_ahbermsk","di_epdisbldmsk","di_epdisbldmsk","di_nakmsk","di_nakmsk","di_xfercomplmsk","di_xfercomplmsk","from","inepnakeffmsk","inepnakeffmsk","intknepmismsk","intknepmismsk","intkntxfempmsk","intkntxfempmsk","into","timeoutmsk","timeoutmsk","try_from","try_into","txfifoundrnmsk","txfifoundrnmsk","type_id","DIEPTSIZ0_SPEC","D_PKTCNT0_R","D_PKTCNT0_W","D_XFERSIZE0_R","D_XFERSIZE0_W","R","W","bits","borrow","borrow_mut","d_pktcnt0","d_pktcnt0","d_xfersize0","d_xfersize0","from","into","try_from","try_into","type_id","DIEPTSIZ1_SPEC","D_PKTCNT1_R","D_PKTCNT1_W","D_XFERSIZE1_R","D_XFERSIZE1_W","R","W","bits","borrow","borrow_mut","d_pktcnt1","d_pktcnt1","d_xfersize1","d_xfersize1","from","into","try_from","try_into","type_id","DIEPTSIZ2_SPEC","D_PKTCNT2_R","D_PKTCNT2_W","D_XFERSIZE2_R","D_XFERSIZE2_W","R","W","bits","borrow","borrow_mut","d_pktcnt2","d_pktcnt2","d_xfersize2","d_xfersize2","from","into","try_from","try_into","type_id","DIEPTSIZ3_SPEC","D_PKTCNT3_R","D_PKTCNT3_W","D_XFERSIZE3_R","D_XFERSIZE3_W","R","W","bits","borrow","borrow_mut","d_pktcnt3","d_pktcnt3","d_xfersize3","d_xfersize3","from","into","try_from","try_into","type_id","DIEPTSIZ4_SPEC","D_PKTCNT4_R","D_PKTCNT4_W","D_XFERSIZE4_R","D_XFERSIZE4_W","R","W","bits","borrow","borrow_mut","d_pktcnt4","d_pktcnt4","d_xfersize4","d_xfersize4","from","into","try_from","try_into","type_id","DIEPTSIZ5_SPEC","D_PKTCNT5_R","D_PKTCNT5_W","D_XFERSIZE5_R","D_XFERSIZE5_W","R","W","bits","borrow","borrow_mut","d_pktcnt5","d_pktcnt5","d_xfersize5","d_xfersize5","from","into","try_from","try_into","type_id","DIEPTSIZ6_SPEC","D_PKTCNT6_R","D_PKTCNT6_W","D_XFERSIZE6_R","D_XFERSIZE6_W","R","W","bits","borrow","borrow_mut","d_pktcnt6","d_pktcnt6","d_xfersize6","d_xfersize6","from","into","try_from","try_into","type_id","DIEPTXF1_SPEC","INEP1TXFDEP_R","INEP1TXFDEP_W","INEP1TXFSTADDR_R","INEP1TXFSTADDR_W","R","W","bits","borrow","borrow_mut","from","inep1txfdep","inep1txfdep","inep1txfstaddr","inep1txfstaddr","into","try_from","try_into","type_id","DIEPTXF2_SPEC","INEP2TXFDEP_R","INEP2TXFDEP_W","INEP2TXFSTADDR_R","INEP2TXFSTADDR_W","R","W","bits","borrow","borrow_mut","from","inep2txfdep","inep2txfdep","inep2txfstaddr","inep2txfstaddr","into","try_from","try_into","type_id","DIEPTXF3_SPEC","INEP3TXFDEP_R","INEP3TXFDEP_W","INEP3TXFSTADDR_R","INEP3TXFSTADDR_W","R","W","bits","borrow","borrow_mut","from","inep3txfdep","inep3txfdep","inep3txfstaddr","inep3txfstaddr","into","try_from","try_into","type_id","DIEPTXF4_SPEC","INEP4TXFDEP_R","INEP4TXFDEP_W","INEP4TXFSTADDR_R","INEP4TXFSTADDR_W","R","W","bits","borrow","borrow_mut","from","inep4txfdep","inep4txfdep","inep4txfstaddr","inep4txfstaddr","into","try_from","try_into","type_id","CNAK0_W","DOEPCTL0_SPEC","DO_SNAK0_W","EPDIS0_R","EPENA0_R","EPENA0_W","EPTYPE0_R","MPS0_R","NAKSTS0_R","R","SNP0_R","SNP0_W","STALL0_R","STALL0_W","USBACTEP0_R","W","bits","borrow","borrow_mut","cnak0","do_snak0","epdis0","epena0","epena0","eptype0","from","into","mps0","naksts0","snp0","snp0","stall0","stall0","try_from","try_into","type_id","usbactep0","CNAK1_W","DOEPCTL1_SPEC","DO_SETD0PID1_W","DO_SETD1PID1_W","DO_SNAK1_W","EPDIS1_R","EPENA1_R","EPENA1_W","EPTYPE1_R","MPS1_R","NAKSTS1_R","R","SNP1_R","SNP1_W","STALL1_R","STALL1_W","USBACTEP1_R","W","bits","borrow","borrow_mut","cnak1","do_setd0pid1","do_setd1pid1","do_snak1","epdis1","epena1","epena1","eptype1","from","into","mps1","naksts1","snp1","snp1","stall1","stall1","try_from","try_into","type_id","usbactep1","CNAK2_W","DOEPCTL2_SPEC","DO_SETD0PID2_W","DO_SETD1PID2_W","DO_SNAK2_W","EPDIS2_R","EPENA2_R","EPENA2_W","EPTYPE2_R","MPS2_R","NAKSTS2_R","R","SNP2_R","SNP2_W","STALL2_R","STALL2_W","USBACTEP2_R","W","bits","borrow","borrow_mut","cnak2","do_setd0pid2","do_setd1pid2","do_snak2","epdis2","epena2","epena2","eptype2","from","into","mps2","naksts2","snp2","snp2","stall2","stall2","try_from","try_into","type_id","usbactep2","CNAK3_W","DOEPCTL3_SPEC","DO_SETD0PID3_W","DO_SETD1PID3_W","DO_SNAK3_W","EPDIS3_R","EPENA3_R","EPENA3_W","EPTYPE3_R","MPS3_R","NAKSTS3_R","R","SNP3_R","SNP3_W","STALL3_R","STALL3_W","USBACTEP3_R","W","bits","borrow","borrow_mut","cnak3","do_setd0pid3","do_setd1pid3","do_snak3","epdis3","epena3","epena3","eptype3","from","into","mps3","naksts3","snp3","snp3","stall3","stall3","try_from","try_into","type_id","usbactep3","CNAK4_W","DOEPCTL4_SPEC","DO_SETD0PID4_W","DO_SETD1PID4_W","DO_SNAK4_W","EPDIS4_R","EPENA4_R","EPENA4_W","EPTYPE4_R","MPS4_R","NAKSTS4_R","R","SNP4_R","SNP4_W","STALL4_R","STALL4_W","USBACTEP4_R","W","bits","borrow","borrow_mut","cnak4","do_setd0pid4","do_setd1pid4","do_snak4","epdis4","epena4","epena4","eptype4","from","into","mps4","naksts4","snp4","snp4","stall4","stall4","try_from","try_into","type_id","usbactep4","CNAK5_W","DOEPCTL5_SPEC","DO_SETD0PID5_W","DO_SETD1PID5_W","DO_SNAK5_W","EPDIS5_R","EPENA5_R","EPENA5_W","EPTYPE5_R","MPS5_R","NAKSTS5_R","R","SNP5_R","SNP5_W","STALL5_R","STALL5_W","USBACTEP5_R","W","bits","borrow","borrow_mut","cnak5","do_setd0pid5","do_setd1pid5","do_snak5","epdis5","epena5","epena5","eptype5","from","into","mps5","naksts5","snp5","snp5","stall5","stall5","try_from","try_into","type_id","usbactep5","CNAK6_W","DOEPCTL6_SPEC","DO_SETD0PID6_W","DO_SETD1PID6_W","DO_SNAK6_W","EPDIS6_R","EPENA6_R","EPENA6_W","EPTYPE6_R","MPS6_R","NAKSTS6_R","R","SNP6_R","SNP6_W","STALL6_R","STALL6_W","USBACTEP6_R","W","bits","borrow","borrow_mut","cnak6","do_setd0pid6","do_setd1pid6","do_snak6","epdis6","epena6","epena6","eptype6","from","into","mps6","naksts6","snp6","snp6","stall6","stall6","try_from","try_into","type_id","usbactep6","DMAADDR0_R","DMAADDR0_W","DOEPDMA0_SPEC","R","W","bits","borrow","borrow_mut","dmaaddr0","dmaaddr0","from","into","try_from","try_into","type_id","DMAADDR1_R","DMAADDR1_W","DOEPDMA1_SPEC","R","W","bits","borrow","borrow_mut","dmaaddr1","dmaaddr1","from","into","try_from","try_into","type_id","DMAADDR2_R","DMAADDR2_W","DOEPDMA2_SPEC","R","W","bits","borrow","borrow_mut","dmaaddr2","dmaaddr2","from","into","try_from","try_into","type_id","DMAADDR3_R","DMAADDR3_W","DOEPDMA3_SPEC","R","W","bits","borrow","borrow_mut","dmaaddr3","dmaaddr3","from","into","try_from","try_into","type_id","DMAADDR4_R","DMAADDR4_W","DOEPDMA4_SPEC","R","W","bits","borrow","borrow_mut","dmaaddr4","dmaaddr4","from","into","try_from","try_into","type_id","DMAADDR5_R","DMAADDR5_W","DOEPDMA5_SPEC","R","W","bits","borrow","borrow_mut","dmaaddr5","dmaaddr5","from","into","try_from","try_into","type_id","DMAADDR6_R","DMAADDR6_W","DOEPDMA6_SPEC","R","W","bits","borrow","borrow_mut","dmaaddr6","dmaaddr6","from","into","try_from","try_into","type_id","DMABUFFERADDR0_R","DMABUFFERADDR0_W","DOEPDMAB0_SPEC","R","W","bits","borrow","borrow_mut","dmabufferaddr0","dmabufferaddr0","from","into","try_from","try_into","type_id","DMABUFFERADDR1_R","DMABUFFERADDR1_W","DOEPDMAB1_SPEC","R","W","bits","borrow","borrow_mut","dmabufferaddr1","dmabufferaddr1","from","into","try_from","try_into","type_id","DMABUFFERADDR2_R","DMABUFFERADDR2_W","DOEPDMAB2_SPEC","R","W","bits","borrow","borrow_mut","dmabufferaddr2","dmabufferaddr2","from","into","try_from","try_into","type_id","DMABUFFERADDR3_R","DMABUFFERADDR3_W","DOEPDMAB3_SPEC","R","W","bits","borrow","borrow_mut","dmabufferaddr3","dmabufferaddr3","from","into","try_from","try_into","type_id","DMABUFFERADDR4_R","DMABUFFERADDR4_W","DOEPDMAB4_SPEC","R","W","bits","borrow","borrow_mut","dmabufferaddr4","dmabufferaddr4","from","into","try_from","try_into","type_id","DMABUFFERADDR5_R","DMABUFFERADDR5_W","DOEPDMAB5_SPEC","R","W","bits","borrow","borrow_mut","dmabufferaddr5","dmabufferaddr5","from","into","try_from","try_into","type_id","DMABUFFERADDR6_R","DMABUFFERADDR6_W","DOEPDMAB6_SPEC","R","W","bits","borrow","borrow_mut","dmabufferaddr6","dmabufferaddr6","from","into","try_from","try_into","type_id","AHBERR0_R","AHBERR0_W","BACK2BACKSETUP0_R","BACK2BACKSETUP0_W","BBLEERR0_R","BBLEERR0_W","BNAINTR0_R","BNAINTR0_W","DOEPINT0_SPEC","EPDISBLD0_R","EPDISBLD0_W","NAKINTRPT0_R","NAKINTRPT0_W","NYEPINTRPT0_R","NYEPINTRPT0_W","OUTPKTERR0_R","OUTPKTERR0_W","OUTTKNEPDIS0_R","OUTTKNEPDIS0_W","PKTDRPSTS0_R","PKTDRPSTS0_W","R","SETUP0_R","SETUP0_W","STSPHSERCVD0_R","STSPHSERCVD0_W","STUPPKTRCVD0_R","STUPPKTRCVD0_W","W","XFERCOMPL0_R","XFERCOMPL0_W","ahberr0","ahberr0","back2backsetup0","back2backsetup0","bbleerr0","bbleerr0","bits","bnaintr0","bnaintr0","borrow","borrow_mut","epdisbld0","epdisbld0","from","into","nakintrpt0","nakintrpt0","nyepintrpt0","nyepintrpt0","outpkterr0","outpkterr0","outtknepdis0","outtknepdis0","pktdrpsts0","pktdrpsts0","setup0","setup0","stsphsercvd0","stsphsercvd0","stuppktrcvd0","stuppktrcvd0","try_from","try_into","type_id","xfercompl0","xfercompl0","AHBERR1_R","AHBERR1_W","BACK2BACKSETUP1_R","BACK2BACKSETUP1_W","BBLEERR1_R","BBLEERR1_W","BNAINTR1_R","BNAINTR1_W","DOEPINT1_SPEC","EPDISBLD1_R","EPDISBLD1_W","NAKINTRPT1_R","NAKINTRPT1_W","NYEPINTRPT1_R","NYEPINTRPT1_W","OUTPKTERR1_R","OUTPKTERR1_W","OUTTKNEPDIS1_R","OUTTKNEPDIS1_W","PKTDRPSTS1_R","PKTDRPSTS1_W","R","SETUP1_R","SETUP1_W","STSPHSERCVD1_R","STSPHSERCVD1_W","STUPPKTRCVD1_R","STUPPKTRCVD1_W","W","XFERCOMPL1_R","XFERCOMPL1_W","ahberr1","ahberr1","back2backsetup1","back2backsetup1","bbleerr1","bbleerr1","bits","bnaintr1","bnaintr1","borrow","borrow_mut","epdisbld1","epdisbld1","from","into","nakintrpt1","nakintrpt1","nyepintrpt1","nyepintrpt1","outpkterr1","outpkterr1","outtknepdis1","outtknepdis1","pktdrpsts1","pktdrpsts1","setup1","setup1","stsphsercvd1","stsphsercvd1","stuppktrcvd1","stuppktrcvd1","try_from","try_into","type_id","xfercompl1","xfercompl1","AHBERR2_R","AHBERR2_W","BACK2BACKSETUP2_R","BACK2BACKSETUP2_W","BBLEERR2_R","BBLEERR2_W","BNAINTR2_R","BNAINTR2_W","DOEPINT2_SPEC","EPDISBLD2_R","EPDISBLD2_W","NAKINTRPT2_R","NAKINTRPT2_W","NYEPINTRPT2_R","NYEPINTRPT2_W","OUTPKTERR2_R","OUTPKTERR2_W","OUTTKNEPDIS2_R","OUTTKNEPDIS2_W","PKTDRPSTS2_R","PKTDRPSTS2_W","R","SETUP2_R","SETUP2_W","STSPHSERCVD2_R","STSPHSERCVD2_W","STUPPKTRCVD2_R","STUPPKTRCVD2_W","W","XFERCOMPL2_R","XFERCOMPL2_W","ahberr2","ahberr2","back2backsetup2","back2backsetup2","bbleerr2","bbleerr2","bits","bnaintr2","bnaintr2","borrow","borrow_mut","epdisbld2","epdisbld2","from","into","nakintrpt2","nakintrpt2","nyepintrpt2","nyepintrpt2","outpkterr2","outpkterr2","outtknepdis2","outtknepdis2","pktdrpsts2","pktdrpsts2","setup2","setup2","stsphsercvd2","stsphsercvd2","stuppktrcvd2","stuppktrcvd2","try_from","try_into","type_id","xfercompl2","xfercompl2","AHBERR3_R","AHBERR3_W","BACK2BACKSETUP3_R","BACK2BACKSETUP3_W","BBLEERR3_R","BBLEERR3_W","BNAINTR3_R","BNAINTR3_W","DOEPINT3_SPEC","EPDISBLD3_R","EPDISBLD3_W","NAKINTRPT3_R","NAKINTRPT3_W","NYEPINTRPT3_R","NYEPINTRPT3_W","OUTPKTERR3_R","OUTPKTERR3_W","OUTTKNEPDIS3_R","OUTTKNEPDIS3_W","PKTDRPSTS3_R","PKTDRPSTS3_W","R","SETUP3_R","SETUP3_W","STSPHSERCVD3_R","STSPHSERCVD3_W","STUPPKTRCVD3_R","STUPPKTRCVD3_W","W","XFERCOMPL3_R","XFERCOMPL3_W","ahberr3","ahberr3","back2backsetup3","back2backsetup3","bbleerr3","bbleerr3","bits","bnaintr3","bnaintr3","borrow","borrow_mut","epdisbld3","epdisbld3","from","into","nakintrpt3","nakintrpt3","nyepintrpt3","nyepintrpt3","outpkterr3","outpkterr3","outtknepdis3","outtknepdis3","pktdrpsts3","pktdrpsts3","setup3","setup3","stsphsercvd3","stsphsercvd3","stuppktrcvd3","stuppktrcvd3","try_from","try_into","type_id","xfercompl3","xfercompl3","AHBERR4_R","AHBERR4_W","BACK2BACKSETUP4_R","BACK2BACKSETUP4_W","BBLEERR4_R","BBLEERR4_W","BNAINTR4_R","BNAINTR4_W","DOEPINT4_SPEC","EPDISBLD4_R","EPDISBLD4_W","NAKINTRPT4_R","NAKINTRPT4_W","NYEPINTRPT4_R","NYEPINTRPT4_W","OUTPKTERR4_R","OUTPKTERR4_W","OUTTKNEPDIS4_R","OUTTKNEPDIS4_W","PKTDRPSTS4_R","PKTDRPSTS4_W","R","SETUP4_R","SETUP4_W","STSPHSERCVD4_R","STSPHSERCVD4_W","STUPPKTRCVD4_R","STUPPKTRCVD4_W","W","XFERCOMPL4_R","XFERCOMPL4_W","ahberr4","ahberr4","back2backsetup4","back2backsetup4","bbleerr4","bbleerr4","bits","bnaintr4","bnaintr4","borrow","borrow_mut","epdisbld4","epdisbld4","from","into","nakintrpt4","nakintrpt4","nyepintrpt4","nyepintrpt4","outpkterr4","outpkterr4","outtknepdis4","outtknepdis4","pktdrpsts4","pktdrpsts4","setup4","setup4","stsphsercvd4","stsphsercvd4","stuppktrcvd4","stuppktrcvd4","try_from","try_into","type_id","xfercompl4","xfercompl4","AHBERR5_R","AHBERR5_W","BACK2BACKSETUP5_R","BACK2BACKSETUP5_W","BBLEERR5_R","BBLEERR5_W","BNAINTR5_R","BNAINTR5_W","DOEPINT5_SPEC","EPDISBLD5_R","EPDISBLD5_W","NAKINTRPT5_R","NAKINTRPT5_W","NYEPINTRPT5_R","NYEPINTRPT5_W","OUTPKTERR5_R","OUTPKTERR5_W","OUTTKNEPDIS5_R","OUTTKNEPDIS5_W","PKTDRPSTS5_R","PKTDRPSTS5_W","R","SETUP5_R","SETUP5_W","STSPHSERCVD5_R","STSPHSERCVD5_W","STUPPKTRCVD5_R","STUPPKTRCVD5_W","W","XFERCOMPL5_R","XFERCOMPL5_W","ahberr5","ahberr5","back2backsetup5","back2backsetup5","bbleerr5","bbleerr5","bits","bnaintr5","bnaintr5","borrow","borrow_mut","epdisbld5","epdisbld5","from","into","nakintrpt5","nakintrpt5","nyepintrpt5","nyepintrpt5","outpkterr5","outpkterr5","outtknepdis5","outtknepdis5","pktdrpsts5","pktdrpsts5","setup5","setup5","stsphsercvd5","stsphsercvd5","stuppktrcvd5","stuppktrcvd5","try_from","try_into","type_id","xfercompl5","xfercompl5","AHBERR6_R","AHBERR6_W","BACK2BACKSETUP6_R","BACK2BACKSETUP6_W","BBLEERR6_R","BBLEERR6_W","BNAINTR6_R","BNAINTR6_W","DOEPINT6_SPEC","EPDISBLD6_R","EPDISBLD6_W","NAKINTRPT6_R","NAKINTRPT6_W","NYEPINTRPT6_R","NYEPINTRPT6_W","OUTPKTERR6_R","OUTPKTERR6_W","OUTTKNEPDIS6_R","OUTTKNEPDIS6_W","PKTDRPSTS6_R","PKTDRPSTS6_W","R","SETUP6_R","SETUP6_W","STSPHSERCVD6_R","STSPHSERCVD6_W","STUPPKTRCVD6_R","STUPPKTRCVD6_W","W","XFERCOMPL6_R","XFERCOMPL6_W","ahberr6","ahberr6","back2backsetup6","back2backsetup6","bbleerr6","bbleerr6","bits","bnaintr6","bnaintr6","borrow","borrow_mut","epdisbld6","epdisbld6","from","into","nakintrpt6","nakintrpt6","nyepintrpt6","nyepintrpt6","outpkterr6","outpkterr6","outtknepdis6","outtknepdis6","pktdrpsts6","pktdrpsts6","setup6","setup6","stsphsercvd6","stsphsercvd6","stuppktrcvd6","stuppktrcvd6","try_from","try_into","type_id","xfercompl6","xfercompl6","AHBERMSK_R","AHBERMSK_W","BACK2BACKSETUP_R","BACK2BACKSETUP_W","BBLEERRMSK_R","BBLEERRMSK_W","BNAOUTINTRMSK_R","BNAOUTINTRMSK_W","DOEPMSK_SPEC","EPDISBLDMSK_R","EPDISBLDMSK_W","NAKMSK_R","NAKMSK_W","NYETMSK_R","NYETMSK_W","OUTPKTERRMSK_R","OUTPKTERRMSK_W","OUTTKNEPDISMSK_R","OUTTKNEPDISMSK_W","R","SETUPMSK_R","SETUPMSK_W","STSPHSERCVDMSK_R","STSPHSERCVDMSK_W","W","XFERCOMPLMSK_R","XFERCOMPLMSK_W","ahbermsk","ahbermsk","back2backsetup","back2backsetup","bbleerrmsk","bbleerrmsk","bits","bnaoutintrmsk","bnaoutintrmsk","borrow","borrow_mut","epdisbldmsk","epdisbldmsk","from","into","nakmsk","nakmsk","nyetmsk","nyetmsk","outpkterrmsk","outpkterrmsk","outtknepdismsk","outtknepdismsk","setupmsk","setupmsk","stsphsercvdmsk","stsphsercvdmsk","try_from","try_into","type_id","xfercomplmsk","xfercomplmsk","DOEPTSIZ0_SPEC","PKTCNT0_R","PKTCNT0_W","R","SUPCNT0_R","SUPCNT0_W","W","XFERSIZE0_R","XFERSIZE0_W","bits","borrow","borrow_mut","from","into","pktcnt0","pktcnt0","supcnt0","supcnt0","try_from","try_into","type_id","xfersize0","xfersize0","DOEPTSIZ1_SPEC","PKTCNT1_R","PKTCNT1_W","R","SUPCNT1_R","SUPCNT1_W","W","XFERSIZE1_R","XFERSIZE1_W","bits","borrow","borrow_mut","from","into","pktcnt1","pktcnt1","supcnt1","supcnt1","try_from","try_into","type_id","xfersize1","xfersize1","DOEPTSIZ2_SPEC","PKTCNT2_R","PKTCNT2_W","R","SUPCNT2_R","SUPCNT2_W","W","XFERSIZE2_R","XFERSIZE2_W","bits","borrow","borrow_mut","from","into","pktcnt2","pktcnt2","supcnt2","supcnt2","try_from","try_into","type_id","xfersize2","xfersize2","DOEPTSIZ3_SPEC","PKTCNT3_R","PKTCNT3_W","R","SUPCNT3_R","SUPCNT3_W","W","XFERSIZE3_R","XFERSIZE3_W","bits","borrow","borrow_mut","from","into","pktcnt3","pktcnt3","supcnt3","supcnt3","try_from","try_into","type_id","xfersize3","xfersize3","DOEPTSIZ4_SPEC","PKTCNT4_R","PKTCNT4_W","R","SUPCNT4_R","SUPCNT4_W","W","XFERSIZE4_R","XFERSIZE4_W","bits","borrow","borrow_mut","from","into","pktcnt4","pktcnt4","supcnt4","supcnt4","try_from","try_into","type_id","xfersize4","xfersize4","DOEPTSIZ5_SPEC","PKTCNT5_R","PKTCNT5_W","R","SUPCNT5_R","SUPCNT5_W","W","XFERSIZE5_R","XFERSIZE5_W","bits","borrow","borrow_mut","from","into","pktcnt5","pktcnt5","supcnt5","supcnt5","try_from","try_into","type_id","xfersize5","xfersize5","DOEPTSIZ6_SPEC","PKTCNT6_R","PKTCNT6_W","R","SUPCNT6_R","SUPCNT6_W","W","XFERSIZE6_R","XFERSIZE6_W","bits","borrow","borrow_mut","from","into","pktcnt6","pktcnt6","supcnt6","supcnt6","try_from","try_into","type_id","xfersize6","xfersize6","DEVLNSTS_R","DSTS_SPEC","ENUMSPD_R","ERRTICERR_R","R","SOFFN_R","SUSPSTS_R","borrow","borrow_mut","devlnsts","enumspd","errticerr","from","into","soffn","suspsts","try_from","try_into","type_id","AHBTHRRATIO_R","AHBTHRRATIO_W","ARBPRKEN_R","ARBPRKEN_W","DTHRCTL_SPEC","ISOTHREN_R","ISOTHREN_W","NONISOTHREN_R","NONISOTHREN_W","R","RXTHREN_R","RXTHREN_W","RXTHRLEN_R","RXTHRLEN_W","TXTHRLEN_R","TXTHRLEN_W","W","ahbthrratio","ahbthrratio","arbprken","arbprken","bits","borrow","borrow_mut","from","into","isothren","isothren","nonisothren","nonisothren","rxthren","rxthren","rxthrlen","rxthrlen","try_from","try_into","txthrlen","txthrlen","type_id","DTXFSTS0_SPEC","D_INEPTXFSPCAVAIL0_R","R","borrow","borrow_mut","d_ineptxfspcavail0","from","into","try_from","try_into","type_id","DTXFSTS1_SPEC","D_INEPTXFSPCAVAIL1_R","R","borrow","borrow_mut","d_ineptxfspcavail1","from","into","try_from","try_into","type_id","DTXFSTS2_SPEC","D_INEPTXFSPCAVAIL2_R","R","borrow","borrow_mut","d_ineptxfspcavail2","from","into","try_from","try_into","type_id","DTXFSTS3_SPEC","D_INEPTXFSPCAVAIL3_R","R","borrow","borrow_mut","d_ineptxfspcavail3","from","into","try_from","try_into","type_id","DTXFSTS4_SPEC","D_INEPTXFSPCAVAIL4_R","R","borrow","borrow_mut","d_ineptxfspcavail4","from","into","try_from","try_into","type_id","DTXFSTS5_SPEC","D_INEPTXFSPCAVAIL5_R","R","borrow","borrow_mut","d_ineptxfspcavail5","from","into","try_from","try_into","type_id","DTXFSTS6_SPEC","D_INEPTXFSPCAVAIL6_R","R","borrow","borrow_mut","d_ineptxfspcavail6","from","into","try_from","try_into","type_id","DVBUSDIS_R","DVBUSDIS_SPEC","DVBUSDIS_W","R","W","bits","borrow","borrow_mut","dvbusdis","dvbusdis","from","into","try_from","try_into","type_id","DVBUSPULSE_R","DVBUSPULSE_SPEC","DVBUSPULSE_W","R","W","bits","borrow","borrow_mut","dvbuspulse","dvbuspulse","from","into","try_from","try_into","type_id","AHBSINGLE_R","AHBSINGLE_W","DMAEN_R","DMAEN_W","GAHBCFG_SPEC","GLBLLNTRMSK_R","GLBLLNTRMSK_W","HBSTLEN_R","HBSTLEN_W","INVDESCENDIANESS_R","INVDESCENDIANESS_W","NOTIALLDMAWRIT_R","NOTIALLDMAWRIT_W","NPTXFEMPLVL_R","NPTXFEMPLVL_W","PTXFEMPLVL_R","PTXFEMPLVL_W","R","REMMEMSUPP_R","REMMEMSUPP_W","W","ahbsingle","ahbsingle","bits","borrow","borrow_mut","dmaen","dmaen","from","glbllntrmsk","glbllntrmsk","hbstlen","hbstlen","into","invdescendianess","invdescendianess","notialldmawrit","notialldmawrit","nptxfemplvl","nptxfemplvl","ptxfemplvl","ptxfemplvl","remmemsupp","remmemsupp","try_from","try_into","type_id","EPINFOBASEADDR_R","EPINFOBASEADDR_W","GDFIFOCFG_R","GDFIFOCFG_SPEC","GDFIFOCFG_W","R","W","bits","borrow","borrow_mut","epinfobaseaddr","epinfobaseaddr","from","gdfifocfg","gdfifocfg","into","try_from","try_into","type_id","EPDIR_R","GHWCFG1_SPEC","R","borrow","borrow_mut","epdir","from","into","try_from","try_into","type_id","DYNFIFOSIZING_R","FSPHYTYPE_R","GHWCFG2_SPEC","HSPHYTYPE_R","MULTIPROCINTRPT_R","NPTXQDEPTH_R","NUMDEVEPS_R","NUMHSTCHNL_R","OTGARCH_R","OTGMODE_R","OTG_ENABLE_IC_USB_R","PERIOSUPPORT_R","PTXQDEPTH_R","R","SINGPNT_R","TKNQDEPTH_R","borrow","borrow_mut","dynfifosizing","from","fsphytype","hsphytype","into","multiprocintrpt","nptxqdepth","numdeveps","numhstchnl","otg_enable_ic_usb","otgarch","otgmode","periosupport","ptxqdepth","singpnt","tknqdepth","try_from","try_into","type_id","ADPSUPPORT_R","BCSUPPORT_R","DFIFODEPTH_R","GHWCFG3_SPEC","HSICMODE_R","I2CINTSEL_R","LPMMODE_R","OPTFEATURE_R","OTGEN_R","PKTSIZEWIDTH_R","R","RSTTYPE_R","VNDCTLSUPT_R","XFERSIZEWIDTH_R","adpsupport","bcsupport","borrow","borrow_mut","dfifodepth","from","hsicmode","i2cintsel","into","lpmmode","optfeature","otgen","pktsizewidth","rsttype","try_from","try_into","type_id","vndctlsupt","xfersizewidth","GHWCFG4_SPEC","G_ACGSUPT_R","G_AHBFREQ_R","G_AVALIDFLTR_R","G_BVALIDFLTR_R","G_DEDFIFOMODE_R","G_DESCDMAENABLED_R","G_DESCDMA_R","G_ENHANCEDLPMSUPT_R","G_EXTENDEDHIBERNATION_R","G_HIBERNATION_R","G_IDDQFLTR_R","G_INEPS_R","G_NUMCTLEPS_R","G_NUMDEVPERIOEPS_R","G_PARTIALPWRDN_R","G_PHYDATAWIDTH_R","G_SESSENDFLTR_R","G_VBUSVALIDFLTR_R","R","borrow","borrow_mut","from","g_acgsupt","g_ahbfreq","g_avalidfltr","g_bvalidfltr","g_dedfifomode","g_descdma","g_descdmaenabled","g_enhancedlpmsupt","g_extendedhibernation","g_hibernation","g_iddqfltr","g_ineps","g_numctleps","g_numdevperioeps","g_partialpwrdn","g_phydatawidth","g_sessendfltr","g_vbusvalidfltr","into","try_from","try_into","type_id","CONIDSTSCHNGMSK_R","CONIDSTSCHNGMSK_W","DISCONNINTMSK_R","DISCONNINTMSK_W","ENUMDONEMSK_R","ENUMDONEMSK_W","EOPFMSK_R","EOPFMSK_W","EPMISMSK_R","EPMISMSK_W","ERLYSUSPMSK_R","ERLYSUSPMSK_W","FETSUSPMSK_R","FETSUSPMSK_W","GINNAKEFFMSK_R","GINNAKEFFMSK_W","GINTMSK_SPEC","GOUTNACKEFFMSK_R","GOUTNACKEFFMSK_W","HCHINTMSK_R","HCHINTMSK_W","IEPINTMSK_R","IEPINTMSK_W","INCOMPIPMSK_R","INCOMPIPMSK_W","INCOMPISOINMSK_R","INCOMPISOINMSK_W","ISOOUTDROPMSK_R","ISOOUTDROPMSK_W","MODEMISMSK_R","MODEMISMSK_W","NPTXFEMPMSK_R","NPTXFEMPMSK_W","OEPINTMSK_R","OEPINTMSK_W","OTGINTMSK_R","OTGINTMSK_W","PRTLNTMSK_R","PRTLNTMSK_W","PTXFEMPMSK_R","PTXFEMPMSK_W","R","RESETDETMSK_R","RESETDETMSK_W","RXFLVIMSK_R","RXFLVIMSK_W","SESSREQINTMSK_R","SESSREQINTMSK_W","SOFMSK_R","SOFMSK_W","USBRSTMSK_R","USBRSTMSK_W","USBSUSPMSK_R","USBSUSPMSK_W","W","WKUPINTMSK_R","WKUPINTMSK_W","bits","borrow","borrow_mut","conidstschngmsk","conidstschngmsk","disconnintmsk","disconnintmsk","enumdonemsk","enumdonemsk","eopfmsk","eopfmsk","epmismsk","epmismsk","erlysuspmsk","erlysuspmsk","fetsuspmsk","fetsuspmsk","from","ginnakeffmsk","ginnakeffmsk","goutnackeffmsk","goutnackeffmsk","hchintmsk","hchintmsk","iepintmsk","iepintmsk","incompipmsk","incompipmsk","incompisoinmsk","incompisoinmsk","into","isooutdropmsk","isooutdropmsk","modemismsk","modemismsk","nptxfempmsk","nptxfempmsk","oepintmsk","oepintmsk","otgintmsk","otgintmsk","prtlntmsk","prtlntmsk","ptxfempmsk","ptxfempmsk","resetdetmsk","resetdetmsk","rxflvimsk","rxflvimsk","sessreqintmsk","sessreqintmsk","sofmsk","sofmsk","try_from","try_into","type_id","usbrstmsk","usbrstmsk","usbsuspmsk","usbsuspmsk","wkupintmsk","wkupintmsk","CONIDSTSCHNG_R","CONIDSTSCHNG_W","CURMOD_INT_R","DISCONNINT_R","DISCONNINT_W","ENUMDONE_R","ENUMDONE_W","EOPF_R","EOPF_W","EPMIS_R","EPMIS_W","ERLYSUSP_R","ERLYSUSP_W","FETSUSP_R","FETSUSP_W","GINNAKEFF_R","GINTSTS_SPEC","GOUTNAKEFF_R","HCHLNT_R","IEPINT_R","INCOMPIP_R","INCOMPIP_W","INCOMPISOIN_R","INCOMPISOIN_W","ISOOUTDROP_R","ISOOUTDROP_W","MODEMIS_R","MODEMIS_W","NPTXFEMP_R","OEPINT_R","OTGINT_R","PRTLNT_R","PTXFEMP_R","R","RESETDET_R","RESETDET_W","RXFLVI_R","SESSREQINT_R","SESSREQINT_W","SOF_R","SOF_W","USBRST_R","USBRST_W","USBSUSP_R","USBSUSP_W","W","WKUPINT_R","WKUPINT_W","bits","borrow","borrow_mut","conidstschng","conidstschng","curmod_int","disconnint","disconnint","enumdone","enumdone","eopf","eopf","epmis","epmis","erlysusp","erlysusp","fetsusp","fetsusp","from","ginnakeff","goutnakeff","hchlnt","iepint","incompip","incompip","incompisoin","incompisoin","into","isooutdrop","isooutdrop","modemis","modemis","nptxfemp","oepint","otgint","prtlnt","ptxfemp","resetdet","resetdet","rxflvi","sessreqint","sessreqint","sof","sof","try_from","try_into","type_id","usbrst","usbrst","usbsusp","usbsusp","wkupint","wkupint","GNPTXFSIZ_SPEC","NPTXFDEP_R","NPTXFDEP_W","NPTXFSTADDR_R","NPTXFSTADDR_W","R","W","bits","borrow","borrow_mut","from","into","nptxfdep","nptxfdep","nptxfstaddr","nptxfstaddr","try_from","try_into","type_id","GNPTXSTS_SPEC","NPTXFSPCAVAIL_R","NPTXQSPCAVAIL_R","NPTXQTOP_R","R","borrow","borrow_mut","from","into","nptxfspcavail","nptxqspcavail","nptxqtop","try_from","try_into","type_id","ASESVLD_R","AVALIDOVEN_R","AVALIDOVEN_W","AVALIDOVVAL_R","AVALIDOVVAL_W","BSESVLD_R","BVALIDOVEN_R","BVALIDOVEN_W","BVALIDOVVAL_R","BVALIDOVVAL_W","CONIDSTS_R","CURMOD_R","DBNCEFLTRBYPASS_R","DBNCEFLTRBYPASS_W","DBNCTIME_R","DEVHNPEN_R","DEVHNPEN_W","EHEN_R","EHEN_W","GOTGCTL_SPEC","HNPREQ_R","HNPREQ_W","HSTNEGSCS_R","HSTSETHNPEN_R","HSTSETHNPEN_W","OTGVER_R","OTGVER_W","R","SESREQSCS_R","SESREQ_R","SESREQ_W","VBVALIDOVEN_R","VBVALIDOVEN_W","VBVALIDOVVAL_R","VBVALIDOVVAL_W","W","asesvld","avalidoven","avalidoven","avalidovval","avalidovval","bits","borrow","borrow_mut","bsesvld","bvalidoven","bvalidoven","bvalidovval","bvalidovval","conidsts","curmod","dbncefltrbypass","dbncefltrbypass","dbnctime","devhnpen","devhnpen","ehen","ehen","from","hnpreq","hnpreq","hstnegscs","hstsethnpen","hstsethnpen","into","otgver","otgver","sesreq","sesreq","sesreqscs","try_from","try_into","type_id","vbvalidoven","vbvalidoven","vbvalidovval","vbvalidovval","ADEVTOUTCHG_R","ADEVTOUTCHG_W","DBNCEDONE_R","DBNCEDONE_W","GOTGINT_SPEC","HSTNEGDET_R","HSTNEGDET_W","HSTNEGSUCSTSCHNG_R","HSTNEGSUCSTSCHNG_W","R","SESENDDET_R","SESENDDET_W","SESREQSUCSTSCHNG_R","SESREQSUCSTSCHNG_W","W","adevtoutchg","adevtoutchg","bits","borrow","borrow_mut","dbncedone","dbncedone","from","hstnegdet","hstnegdet","hstnegsucstschng","hstnegsucstschng","into","sesenddet","sesenddet","sesreqsucstschng","sesreqsucstschng","try_from","try_into","type_id","AHBIDLE_R","CSFTRST_R","CSFTRST_W","DMAREQ_R","FRMCNTRRST_R","FRMCNTRRST_W","GRSTCTL_SPEC","PIUFSSFTRST_R","PIUFSSFTRST_W","R","RXFFLSH_R","RXFFLSH_W","TXFFLSH_R","TXFFLSH_W","TXFNUM_R","TXFNUM_W","W","ahbidle","bits","borrow","borrow_mut","csftrst","csftrst","dmareq","frmcntrrst","frmcntrrst","from","into","piufssftrst","piufssftrst","rxfflsh","rxfflsh","try_from","try_into","txfflsh","txfflsh","txfnum","txfnum","type_id","GRXFSIZ_SPEC","R","RXFDEP_R","RXFDEP_W","W","bits","borrow","borrow_mut","from","into","rxfdep","rxfdep","try_from","try_into","type_id","BCNT_R","CHNUM_R","DPID_R","FN_R","GRXSTSP_SPEC","PKTSTS_R","R","bcnt","borrow","borrow_mut","chnum","dpid","fn_","from","into","pktsts","try_from","try_into","type_id","GRXSTSR_SPEC","G_BCNT_R","G_CHNUM_R","G_DPID_R","G_FN_R","G_PKTSTS_R","R","borrow","borrow_mut","from","g_bcnt","g_chnum","g_dpid","g_fn","g_pktsts","into","try_from","try_into","type_id","GSNPSID_SPEC","R","SYNOPSYSID_R","borrow","borrow_mut","from","into","synopsysid","try_from","try_into","type_id","CORRUPTTXPKT_R","CORRUPTTXPKT_W","FORCEDEVMODE_R","FORCEDEVMODE_W","FORCEHSTMODE_R","FORCEHSTMODE_W","FSINTF_R","FSINTF_W","GUSBCFG_SPEC","HNPCAP_R","HNPCAP_W","PHYIF_R","PHYIF_W","PHYSEL_R","R","SRPCAP_R","SRPCAP_W","TERMSELDLPULSE_R","TERMSELDLPULSE_W","TOUTCAL_R","TOUTCAL_W","TXENDDELAY_R","TXENDDELAY_W","ULPI_UTMI_SEL_R","USBTRDTIM_R","USBTRDTIM_W","W","bits","borrow","borrow_mut","corrupttxpkt","corrupttxpkt","forcedevmode","forcedevmode","forcehstmode","forcehstmode","from","fsintf","fsintf","hnpcap","hnpcap","into","phyif","phyif","physel","srpcap","srpcap","termseldlpulse","termseldlpulse","toutcal","toutcal","try_from","try_into","txenddelay","txenddelay","type_id","ulpi_utmi_sel","usbtrdtim","usbtrdtim","HAINT_R","HAINT_SPEC","R","borrow","borrow_mut","from","haint","into","try_from","try_into","type_id","HAINTMSK_R","HAINTMSK_SPEC","HAINTMSK_W","R","W","bits","borrow","borrow_mut","from","haintmsk","haintmsk","into","try_from","try_into","type_id","HCCHAR0_SPEC","H_CHDIS0_R","H_CHDIS0_W","H_CHENA0_R","H_CHENA0_W","H_DEVADDR0_R","H_DEVADDR0_W","H_EC0_R","H_EC0_W","H_EPDIR0_R","H_EPDIR0_W","H_EPNUM0_R","H_EPNUM0_W","H_EPTYPE0_R","H_EPTYPE0_W","H_LSPDDEV0_R","H_LSPDDEV0_W","H_MPS0_R","H_MPS0_W","H_ODDFRM0_R","H_ODDFRM0_W","R","W","bits","borrow","borrow_mut","from","h_chdis0","h_chdis0","h_chena0","h_chena0","h_devaddr0","h_devaddr0","h_ec0","h_ec0","h_epdir0","h_epdir0","h_epnum0","h_epnum0","h_eptype0","h_eptype0","h_lspddev0","h_lspddev0","h_mps0","h_mps0","h_oddfrm0","h_oddfrm0","into","try_from","try_into","type_id","HCCHAR1_SPEC","H_CHDIS1_R","H_CHDIS1_W","H_CHENA1_R","H_CHENA1_W","H_DEVADDR1_R","H_DEVADDR1_W","H_EC1_R","H_EC1_W","H_EPDIR1_R","H_EPDIR1_W","H_EPNUM1_R","H_EPNUM1_W","H_EPTYPE1_R","H_EPTYPE1_W","H_LSPDDEV1_R","H_LSPDDEV1_W","H_MPS1_R","H_MPS1_W","H_ODDFRM1_R","H_ODDFRM1_W","R","W","bits","borrow","borrow_mut","from","h_chdis1","h_chdis1","h_chena1","h_chena1","h_devaddr1","h_devaddr1","h_ec1","h_ec1","h_epdir1","h_epdir1","h_epnum1","h_epnum1","h_eptype1","h_eptype1","h_lspddev1","h_lspddev1","h_mps1","h_mps1","h_oddfrm1","h_oddfrm1","into","try_from","try_into","type_id","HCCHAR2_SPEC","H_CHDIS2_R","H_CHDIS2_W","H_CHENA2_R","H_CHENA2_W","H_DEVADDR2_R","H_DEVADDR2_W","H_EC2_R","H_EC2_W","H_EPDIR2_R","H_EPDIR2_W","H_EPNUM2_R","H_EPNUM2_W","H_EPTYPE2_R","H_EPTYPE2_W","H_LSPDDEV2_R","H_LSPDDEV2_W","H_MPS2_R","H_MPS2_W","H_ODDFRM2_R","H_ODDFRM2_W","R","W","bits","borrow","borrow_mut","from","h_chdis2","h_chdis2","h_chena2","h_chena2","h_devaddr2","h_devaddr2","h_ec2","h_ec2","h_epdir2","h_epdir2","h_epnum2","h_epnum2","h_eptype2","h_eptype2","h_lspddev2","h_lspddev2","h_mps2","h_mps2","h_oddfrm2","h_oddfrm2","into","try_from","try_into","type_id","HCCHAR3_SPEC","H_CHDIS3_R","H_CHDIS3_W","H_CHENA3_R","H_CHENA3_W","H_DEVADDR3_R","H_DEVADDR3_W","H_EC3_R","H_EC3_W","H_EPDIR3_R","H_EPDIR3_W","H_EPNUM3_R","H_EPNUM3_W","H_EPTYPE3_R","H_EPTYPE3_W","H_LSPDDEV3_R","H_LSPDDEV3_W","H_MPS3_R","H_MPS3_W","H_ODDFRM3_R","H_ODDFRM3_W","R","W","bits","borrow","borrow_mut","from","h_chdis3","h_chdis3","h_chena3","h_chena3","h_devaddr3","h_devaddr3","h_ec3","h_ec3","h_epdir3","h_epdir3","h_epnum3","h_epnum3","h_eptype3","h_eptype3","h_lspddev3","h_lspddev3","h_mps3","h_mps3","h_oddfrm3","h_oddfrm3","into","try_from","try_into","type_id","HCCHAR4_SPEC","H_CHDIS4_R","H_CHDIS4_W","H_CHENA4_R","H_CHENA4_W","H_DEVADDR4_R","H_DEVADDR4_W","H_EC4_R","H_EC4_W","H_EPDIR4_R","H_EPDIR4_W","H_EPNUM4_R","H_EPNUM4_W","H_EPTYPE4_R","H_EPTYPE4_W","H_LSPDDEV4_R","H_LSPDDEV4_W","H_MPS4_R","H_MPS4_W","H_ODDFRM4_R","H_ODDFRM4_W","R","W","bits","borrow","borrow_mut","from","h_chdis4","h_chdis4","h_chena4","h_chena4","h_devaddr4","h_devaddr4","h_ec4","h_ec4","h_epdir4","h_epdir4","h_epnum4","h_epnum4","h_eptype4","h_eptype4","h_lspddev4","h_lspddev4","h_mps4","h_mps4","h_oddfrm4","h_oddfrm4","into","try_from","try_into","type_id","HCCHAR5_SPEC","H_CHDIS5_R","H_CHDIS5_W","H_CHENA5_R","H_CHENA5_W","H_DEVADDR5_R","H_DEVADDR5_W","H_EC5_R","H_EC5_W","H_EPDIR5_R","H_EPDIR5_W","H_EPNUM5_R","H_EPNUM5_W","H_EPTYPE5_R","H_EPTYPE5_W","H_LSPDDEV5_R","H_LSPDDEV5_W","H_MPS5_R","H_MPS5_W","H_ODDFRM5_R","H_ODDFRM5_W","R","W","bits","borrow","borrow_mut","from","h_chdis5","h_chdis5","h_chena5","h_chena5","h_devaddr5","h_devaddr5","h_ec5","h_ec5","h_epdir5","h_epdir5","h_epnum5","h_epnum5","h_eptype5","h_eptype5","h_lspddev5","h_lspddev5","h_mps5","h_mps5","h_oddfrm5","h_oddfrm5","into","try_from","try_into","type_id","HCCHAR6_SPEC","H_CHDIS6_R","H_CHDIS6_W","H_CHENA6_R","H_CHENA6_W","H_DEVADDR6_R","H_DEVADDR6_W","H_EC6_R","H_EC6_W","H_EPDIR6_R","H_EPDIR6_W","H_EPNUM6_R","H_EPNUM6_W","H_EPTYPE6_R","H_EPTYPE6_W","H_LSPDDEV6_R","H_LSPDDEV6_W","H_MPS6_R","H_MPS6_W","H_ODDFRM6_R","H_ODDFRM6_W","R","W","bits","borrow","borrow_mut","from","h_chdis6","h_chdis6","h_chena6","h_chena6","h_devaddr6","h_devaddr6","h_ec6","h_ec6","h_epdir6","h_epdir6","h_epnum6","h_epnum6","h_eptype6","h_eptype6","h_lspddev6","h_lspddev6","h_mps6","h_mps6","h_oddfrm6","h_oddfrm6","into","try_from","try_into","type_id","HCCHAR7_SPEC","H_CHDIS7_R","H_CHDIS7_W","H_CHENA7_R","H_CHENA7_W","H_DEVADDR7_R","H_DEVADDR7_W","H_EC7_R","H_EC7_W","H_EPDIR7_R","H_EPDIR7_W","H_EPNUM7_R","H_EPNUM7_W","H_EPTYPE7_R","H_EPTYPE7_W","H_LSPDDEV7_R","H_LSPDDEV7_W","H_MPS7_R","H_MPS7_W","H_ODDFRM7_R","H_ODDFRM7_W","R","W","bits","borrow","borrow_mut","from","h_chdis7","h_chdis7","h_chena7","h_chena7","h_devaddr7","h_devaddr7","h_ec7","h_ec7","h_epdir7","h_epdir7","h_epnum7","h_epnum7","h_eptype7","h_eptype7","h_lspddev7","h_lspddev7","h_mps7","h_mps7","h_oddfrm7","h_oddfrm7","into","try_from","try_into","type_id","HCDMA0_SPEC","H_DMAADDR0_R","H_DMAADDR0_W","R","W","bits","borrow","borrow_mut","from","h_dmaaddr0","h_dmaaddr0","into","try_from","try_into","type_id","HCDMA1_SPEC","H_DMAADDR1_R","H_DMAADDR1_W","R","W","bits","borrow","borrow_mut","from","h_dmaaddr1","h_dmaaddr1","into","try_from","try_into","type_id","HCDMA2_SPEC","H_DMAADDR2_R","H_DMAADDR2_W","R","W","bits","borrow","borrow_mut","from","h_dmaaddr2","h_dmaaddr2","into","try_from","try_into","type_id","HCDMA3_SPEC","H_DMAADDR3_R","H_DMAADDR3_W","R","W","bits","borrow","borrow_mut","from","h_dmaaddr3","h_dmaaddr3","into","try_from","try_into","type_id","HCDMA4_SPEC","H_DMAADDR4_R","H_DMAADDR4_W","R","W","bits","borrow","borrow_mut","from","h_dmaaddr4","h_dmaaddr4","into","try_from","try_into","type_id","HCDMA5_SPEC","H_DMAADDR5_R","H_DMAADDR5_W","R","W","bits","borrow","borrow_mut","from","h_dmaaddr5","h_dmaaddr5","into","try_from","try_into","type_id","HCDMA6_SPEC","H_DMAADDR6_R","H_DMAADDR6_W","R","W","bits","borrow","borrow_mut","from","h_dmaaddr6","h_dmaaddr6","into","try_from","try_into","type_id","HCDMA7_SPEC","H_DMAADDR7_R","H_DMAADDR7_W","R","W","bits","borrow","borrow_mut","from","h_dmaaddr7","h_dmaaddr7","into","try_from","try_into","type_id","HCDMAB0_SPEC","H_HCDMAB0_R","R","borrow","borrow_mut","from","h_hcdmab0","into","try_from","try_into","type_id","HCDMAB1_SPEC","H_HCDMAB1_R","R","borrow","borrow_mut","from","h_hcdmab1","into","try_from","try_into","type_id","HCDMAB2_SPEC","H_HCDMAB2_R","R","borrow","borrow_mut","from","h_hcdmab2","into","try_from","try_into","type_id","HCDMAB3_SPEC","H_HCDMAB3_R","R","borrow","borrow_mut","from","h_hcdmab3","into","try_from","try_into","type_id","HCDMAB4_SPEC","H_HCDMAB4_R","R","borrow","borrow_mut","from","h_hcdmab4","into","try_from","try_into","type_id","HCDMAB5_SPEC","H_HCDMAB5_R","R","borrow","borrow_mut","from","h_hcdmab5","into","try_from","try_into","type_id","HCDMAB6_SPEC","H_HCDMAB6_R","R","borrow","borrow_mut","from","h_hcdmab6","into","try_from","try_into","type_id","HCDMAB7_SPEC","H_HCDMAB7_R","R","borrow","borrow_mut","from","h_hcdmab7","into","try_from","try_into","type_id","HCFG_SPEC","H_DESCDMA_R","H_DESCDMA_W","H_ENA32KHZS_R","H_ENA32KHZS_W","H_FRLISTEN_R","H_FRLISTEN_W","H_FSLSPCLKSEL_R","H_FSLSPCLKSEL_W","H_FSLSSUPP_R","H_FSLSSUPP_W","H_MODECHTIMEN_R","H_MODECHTIMEN_W","H_PERSCHEDENA_R","H_PERSCHEDENA_W","R","W","bits","borrow","borrow_mut","from","h_descdma","h_descdma","h_ena32khzs","h_ena32khzs","h_frlisten","h_frlisten","h_fslspclksel","h_fslspclksel","h_fslssupp","h_fslssupp","h_modechtimen","h_modechtimen","h_perschedena","h_perschedena","into","try_from","try_into","type_id","HCINT0_SPEC","H_ACK0_R","H_ACK0_W","H_AHBERR0_R","H_AHBERR0_W","H_BBLERR0_R","H_BBLERR0_W","H_BNAINTR0_R","H_BNAINTR0_W","H_CHHLTD0_R","H_CHHLTD0_W","H_DATATGLERR0_R","H_DATATGLERR0_W","H_DESC_LST_ROLLINTR0_R","H_DESC_LST_ROLLINTR0_W","H_FRMOVRUN0_R","H_FRMOVRUN0_W","H_NACK0_R","H_NACK0_W","H_NYET0_R","H_NYET0_W","H_STALL0_R","H_STALL0_W","H_XACTERR0_R","H_XACTERR0_W","H_XCS_XACT_ERR0_R","H_XCS_XACT_ERR0_W","H_XFERCOMPL0_R","H_XFERCOMPL0_W","R","W","bits","borrow","borrow_mut","from","h_ack0","h_ack0","h_ahberr0","h_ahberr0","h_bblerr0","h_bblerr0","h_bnaintr0","h_bnaintr0","h_chhltd0","h_chhltd0","h_datatglerr0","h_datatglerr0","h_desc_lst_rollintr0","h_desc_lst_rollintr0","h_frmovrun0","h_frmovrun0","h_nack0","h_nack0","h_nyet0","h_nyet0","h_stall0","h_stall0","h_xacterr0","h_xacterr0","h_xcs_xact_err0","h_xcs_xact_err0","h_xfercompl0","h_xfercompl0","into","try_from","try_into","type_id","HCINT1_SPEC","H_ACK1_R","H_ACK1_W","H_AHBERR1_R","H_AHBERR1_W","H_BBLERR1_R","H_BBLERR1_W","H_BNAINTR1_R","H_BNAINTR1_W","H_CHHLTD1_R","H_CHHLTD1_W","H_DATATGLERR1_R","H_DATATGLERR1_W","H_DESC_LST_ROLLINTR1_R","H_DESC_LST_ROLLINTR1_W","H_FRMOVRUN1_R","H_FRMOVRUN1_W","H_NACK1_R","H_NACK1_W","H_NYET1_R","H_NYET1_W","H_STALL1_R","H_STALL1_W","H_XACTERR1_R","H_XACTERR1_W","H_XCS_XACT_ERR1_R","H_XCS_XACT_ERR1_W","H_XFERCOMPL1_R","H_XFERCOMPL1_W","R","W","bits","borrow","borrow_mut","from","h_ack1","h_ack1","h_ahberr1","h_ahberr1","h_bblerr1","h_bblerr1","h_bnaintr1","h_bnaintr1","h_chhltd1","h_chhltd1","h_datatglerr1","h_datatglerr1","h_desc_lst_rollintr1","h_desc_lst_rollintr1","h_frmovrun1","h_frmovrun1","h_nack1","h_nack1","h_nyet1","h_nyet1","h_stall1","h_stall1","h_xacterr1","h_xacterr1","h_xcs_xact_err1","h_xcs_xact_err1","h_xfercompl1","h_xfercompl1","into","try_from","try_into","type_id","HCINT2_SPEC","H_ACK2_R","H_ACK2_W","H_AHBERR2_R","H_AHBERR2_W","H_BBLERR2_R","H_BBLERR2_W","H_BNAINTR2_R","H_BNAINTR2_W","H_CHHLTD2_R","H_CHHLTD2_W","H_DATATGLERR2_R","H_DATATGLERR2_W","H_DESC_LST_ROLLINTR2_R","H_DESC_LST_ROLLINTR2_W","H_FRMOVRUN2_R","H_FRMOVRUN2_W","H_NACK2_R","H_NACK2_W","H_NYET2_R","H_NYET2_W","H_STALL2_R","H_STALL2_W","H_XACTERR2_R","H_XACTERR2_W","H_XCS_XACT_ERR2_R","H_XCS_XACT_ERR2_W","H_XFERCOMPL2_R","H_XFERCOMPL2_W","R","W","bits","borrow","borrow_mut","from","h_ack2","h_ack2","h_ahberr2","h_ahberr2","h_bblerr2","h_bblerr2","h_bnaintr2","h_bnaintr2","h_chhltd2","h_chhltd2","h_datatglerr2","h_datatglerr2","h_desc_lst_rollintr2","h_desc_lst_rollintr2","h_frmovrun2","h_frmovrun2","h_nack2","h_nack2","h_nyet2","h_nyet2","h_stall2","h_stall2","h_xacterr2","h_xacterr2","h_xcs_xact_err2","h_xcs_xact_err2","h_xfercompl2","h_xfercompl2","into","try_from","try_into","type_id","HCINT3_SPEC","H_ACK3_R","H_ACK3_W","H_AHBERR3_R","H_AHBERR3_W","H_BBLERR3_R","H_BBLERR3_W","H_BNAINTR3_R","H_BNAINTR3_W","H_CHHLTD3_R","H_CHHLTD3_W","H_DATATGLERR3_R","H_DATATGLERR3_W","H_DESC_LST_ROLLINTR3_R","H_DESC_LST_ROLLINTR3_W","H_FRMOVRUN3_R","H_FRMOVRUN3_W","H_NACK3_R","H_NACK3_W","H_NYET3_R","H_NYET3_W","H_STALL3_R","H_STALL3_W","H_XACTERR3_R","H_XACTERR3_W","H_XCS_XACT_ERR3_R","H_XCS_XACT_ERR3_W","H_XFERCOMPL3_R","H_XFERCOMPL3_W","R","W","bits","borrow","borrow_mut","from","h_ack3","h_ack3","h_ahberr3","h_ahberr3","h_bblerr3","h_bblerr3","h_bnaintr3","h_bnaintr3","h_chhltd3","h_chhltd3","h_datatglerr3","h_datatglerr3","h_desc_lst_rollintr3","h_desc_lst_rollintr3","h_frmovrun3","h_frmovrun3","h_nack3","h_nack3","h_nyet3","h_nyet3","h_stall3","h_stall3","h_xacterr3","h_xacterr3","h_xcs_xact_err3","h_xcs_xact_err3","h_xfercompl3","h_xfercompl3","into","try_from","try_into","type_id","HCINT4_SPEC","H_ACK4_R","H_ACK4_W","H_AHBERR4_R","H_AHBERR4_W","H_BBLERR4_R","H_BBLERR4_W","H_BNAINTR4_R","H_BNAINTR4_W","H_CHHLTD4_R","H_CHHLTD4_W","H_DATATGLERR4_R","H_DATATGLERR4_W","H_DESC_LST_ROLLINTR4_R","H_DESC_LST_ROLLINTR4_W","H_FRMOVRUN4_R","H_FRMOVRUN4_W","H_NACK4_R","H_NACK4_W","H_NYET4_R","H_NYET4_W","H_STALL4_R","H_STALL4_W","H_XACTERR4_R","H_XACTERR4_W","H_XCS_XACT_ERR4_R","H_XCS_XACT_ERR4_W","H_XFERCOMPL4_R","H_XFERCOMPL4_W","R","W","bits","borrow","borrow_mut","from","h_ack4","h_ack4","h_ahberr4","h_ahberr4","h_bblerr4","h_bblerr4","h_bnaintr4","h_bnaintr4","h_chhltd4","h_chhltd4","h_datatglerr4","h_datatglerr4","h_desc_lst_rollintr4","h_desc_lst_rollintr4","h_frmovrun4","h_frmovrun4","h_nack4","h_nack4","h_nyet4","h_nyet4","h_stall4","h_stall4","h_xacterr4","h_xacterr4","h_xcs_xact_err4","h_xcs_xact_err4","h_xfercompl4","h_xfercompl4","into","try_from","try_into","type_id","HCINT5_SPEC","H_ACK5_R","H_ACK5_W","H_AHBERR5_R","H_AHBERR5_W","H_BBLERR5_R","H_BBLERR5_W","H_BNAINTR5_R","H_BNAINTR5_W","H_CHHLTD5_R","H_CHHLTD5_W","H_DATATGLERR5_R","H_DATATGLERR5_W","H_DESC_LST_ROLLINTR5_R","H_DESC_LST_ROLLINTR5_W","H_FRMOVRUN5_R","H_FRMOVRUN5_W","H_NACK5_R","H_NACK5_W","H_NYET5_R","H_NYET5_W","H_STALL5_R","H_STALL5_W","H_XACTERR5_R","H_XACTERR5_W","H_XCS_XACT_ERR5_R","H_XCS_XACT_ERR5_W","H_XFERCOMPL5_R","H_XFERCOMPL5_W","R","W","bits","borrow","borrow_mut","from","h_ack5","h_ack5","h_ahberr5","h_ahberr5","h_bblerr5","h_bblerr5","h_bnaintr5","h_bnaintr5","h_chhltd5","h_chhltd5","h_datatglerr5","h_datatglerr5","h_desc_lst_rollintr5","h_desc_lst_rollintr5","h_frmovrun5","h_frmovrun5","h_nack5","h_nack5","h_nyet5","h_nyet5","h_stall5","h_stall5","h_xacterr5","h_xacterr5","h_xcs_xact_err5","h_xcs_xact_err5","h_xfercompl5","h_xfercompl5","into","try_from","try_into","type_id","HCINT6_SPEC","H_ACK6_R","H_ACK6_W","H_AHBERR6_R","H_AHBERR6_W","H_BBLERR6_R","H_BBLERR6_W","H_BNAINTR6_R","H_BNAINTR6_W","H_CHHLTD6_R","H_CHHLTD6_W","H_DATATGLERR6_R","H_DATATGLERR6_W","H_DESC_LST_ROLLINTR6_R","H_DESC_LST_ROLLINTR6_W","H_FRMOVRUN6_R","H_FRMOVRUN6_W","H_NACK6_R","H_NACK6_W","H_NYET6_R","H_NYET6_W","H_STALL6_R","H_STALL6_W","H_XACTERR6_R","H_XACTERR6_W","H_XCS_XACT_ERR6_R","H_XCS_XACT_ERR6_W","H_XFERCOMPL6_R","H_XFERCOMPL6_W","R","W","bits","borrow","borrow_mut","from","h_ack6","h_ack6","h_ahberr6","h_ahberr6","h_bblerr6","h_bblerr6","h_bnaintr6","h_bnaintr6","h_chhltd6","h_chhltd6","h_datatglerr6","h_datatglerr6","h_desc_lst_rollintr6","h_desc_lst_rollintr6","h_frmovrun6","h_frmovrun6","h_nack6","h_nack6","h_nyet6","h_nyet6","h_stall6","h_stall6","h_xacterr6","h_xacterr6","h_xcs_xact_err6","h_xcs_xact_err6","h_xfercompl6","h_xfercompl6","into","try_from","try_into","type_id","HCINT7_SPEC","H_ACK7_R","H_ACK7_W","H_AHBERR7_R","H_AHBERR7_W","H_BBLERR7_R","H_BBLERR7_W","H_BNAINTR7_R","H_BNAINTR7_W","H_CHHLTD7_R","H_CHHLTD7_W","H_DATATGLERR7_R","H_DATATGLERR7_W","H_DESC_LST_ROLLINTR7_R","H_DESC_LST_ROLLINTR7_W","H_FRMOVRUN7_R","H_FRMOVRUN7_W","H_NACK7_R","H_NACK7_W","H_NYET7_R","H_NYET7_W","H_STALL7_R","H_STALL7_W","H_XACTERR7_R","H_XACTERR7_W","H_XCS_XACT_ERR7_R","H_XCS_XACT_ERR7_W","H_XFERCOMPL7_R","H_XFERCOMPL7_W","R","W","bits","borrow","borrow_mut","from","h_ack7","h_ack7","h_ahberr7","h_ahberr7","h_bblerr7","h_bblerr7","h_bnaintr7","h_bnaintr7","h_chhltd7","h_chhltd7","h_datatglerr7","h_datatglerr7","h_desc_lst_rollintr7","h_desc_lst_rollintr7","h_frmovrun7","h_frmovrun7","h_nack7","h_nack7","h_nyet7","h_nyet7","h_stall7","h_stall7","h_xacterr7","h_xacterr7","h_xcs_xact_err7","h_xcs_xact_err7","h_xfercompl7","h_xfercompl7","into","try_from","try_into","type_id","HCINTMSK0_SPEC","H_ACKMSK0_R","H_ACKMSK0_W","H_AHBERRMSK0_R","H_AHBERRMSK0_W","H_BBLERRMSK0_R","H_BBLERRMSK0_W","H_BNAINTRMSK0_R","H_BNAINTRMSK0_W","H_CHHLTDMSK0_R","H_CHHLTDMSK0_W","H_DATATGLERRMSK0_R","H_DATATGLERRMSK0_W","H_DESC_LST_ROLLINTRMSK0_R","H_DESC_LST_ROLLINTRMSK0_W","H_FRMOVRUNMSK0_R","H_FRMOVRUNMSK0_W","H_NAKMSK0_R","H_NAKMSK0_W","H_NYETMSK0_R","H_NYETMSK0_W","H_STALLMSK0_R","H_STALLMSK0_W","H_XACTERRMSK0_R","H_XACTERRMSK0_W","H_XFERCOMPLMSK0_R","H_XFERCOMPLMSK0_W","R","W","bits","borrow","borrow_mut","from","h_ackmsk0","h_ackmsk0","h_ahberrmsk0","h_ahberrmsk0","h_bblerrmsk0","h_bblerrmsk0","h_bnaintrmsk0","h_bnaintrmsk0","h_chhltdmsk0","h_chhltdmsk0","h_datatglerrmsk0","h_datatglerrmsk0","h_desc_lst_rollintrmsk0","h_desc_lst_rollintrmsk0","h_frmovrunmsk0","h_frmovrunmsk0","h_nakmsk0","h_nakmsk0","h_nyetmsk0","h_nyetmsk0","h_stallmsk0","h_stallmsk0","h_xacterrmsk0","h_xacterrmsk0","h_xfercomplmsk0","h_xfercomplmsk0","into","try_from","try_into","type_id","HCINTMSK1_SPEC","H_ACKMSK1_R","H_ACKMSK1_W","H_AHBERRMSK1_R","H_AHBERRMSK1_W","H_BBLERRMSK1_R","H_BBLERRMSK1_W","H_BNAINTRMSK1_R","H_BNAINTRMSK1_W","H_CHHLTDMSK1_R","H_CHHLTDMSK1_W","H_DATATGLERRMSK1_R","H_DATATGLERRMSK1_W","H_DESC_LST_ROLLINTRMSK1_R","H_DESC_LST_ROLLINTRMSK1_W","H_FRMOVRUNMSK1_R","H_FRMOVRUNMSK1_W","H_NAKMSK1_R","H_NAKMSK1_W","H_NYETMSK1_R","H_NYETMSK1_W","H_STALLMSK1_R","H_STALLMSK1_W","H_XACTERRMSK1_R","H_XACTERRMSK1_W","H_XFERCOMPLMSK1_R","H_XFERCOMPLMSK1_W","R","W","bits","borrow","borrow_mut","from","h_ackmsk1","h_ackmsk1","h_ahberrmsk1","h_ahberrmsk1","h_bblerrmsk1","h_bblerrmsk1","h_bnaintrmsk1","h_bnaintrmsk1","h_chhltdmsk1","h_chhltdmsk1","h_datatglerrmsk1","h_datatglerrmsk1","h_desc_lst_rollintrmsk1","h_desc_lst_rollintrmsk1","h_frmovrunmsk1","h_frmovrunmsk1","h_nakmsk1","h_nakmsk1","h_nyetmsk1","h_nyetmsk1","h_stallmsk1","h_stallmsk1","h_xacterrmsk1","h_xacterrmsk1","h_xfercomplmsk1","h_xfercomplmsk1","into","try_from","try_into","type_id","HCINTMSK2_SPEC","H_ACKMSK2_R","H_ACKMSK2_W","H_AHBERRMSK2_R","H_AHBERRMSK2_W","H_BBLERRMSK2_R","H_BBLERRMSK2_W","H_BNAINTRMSK2_R","H_BNAINTRMSK2_W","H_CHHLTDMSK2_R","H_CHHLTDMSK2_W","H_DATATGLERRMSK2_R","H_DATATGLERRMSK2_W","H_DESC_LST_ROLLINTRMSK2_R","H_DESC_LST_ROLLINTRMSK2_W","H_FRMOVRUNMSK2_R","H_FRMOVRUNMSK2_W","H_NAKMSK2_R","H_NAKMSK2_W","H_NYETMSK2_R","H_NYETMSK2_W","H_STALLMSK2_R","H_STALLMSK2_W","H_XACTERRMSK2_R","H_XACTERRMSK2_W","H_XFERCOMPLMSK2_R","H_XFERCOMPLMSK2_W","R","W","bits","borrow","borrow_mut","from","h_ackmsk2","h_ackmsk2","h_ahberrmsk2","h_ahberrmsk2","h_bblerrmsk2","h_bblerrmsk2","h_bnaintrmsk2","h_bnaintrmsk2","h_chhltdmsk2","h_chhltdmsk2","h_datatglerrmsk2","h_datatglerrmsk2","h_desc_lst_rollintrmsk2","h_desc_lst_rollintrmsk2","h_frmovrunmsk2","h_frmovrunmsk2","h_nakmsk2","h_nakmsk2","h_nyetmsk2","h_nyetmsk2","h_stallmsk2","h_stallmsk2","h_xacterrmsk2","h_xacterrmsk2","h_xfercomplmsk2","h_xfercomplmsk2","into","try_from","try_into","type_id","HCINTMSK3_SPEC","H_ACKMSK3_R","H_ACKMSK3_W","H_AHBERRMSK3_R","H_AHBERRMSK3_W","H_BBLERRMSK3_R","H_BBLERRMSK3_W","H_BNAINTRMSK3_R","H_BNAINTRMSK3_W","H_CHHLTDMSK3_R","H_CHHLTDMSK3_W","H_DATATGLERRMSK3_R","H_DATATGLERRMSK3_W","H_DESC_LST_ROLLINTRMSK3_R","H_DESC_LST_ROLLINTRMSK3_W","H_FRMOVRUNMSK3_R","H_FRMOVRUNMSK3_W","H_NAKMSK3_R","H_NAKMSK3_W","H_NYETMSK3_R","H_NYETMSK3_W","H_STALLMSK3_R","H_STALLMSK3_W","H_XACTERRMSK3_R","H_XACTERRMSK3_W","H_XFERCOMPLMSK3_R","H_XFERCOMPLMSK3_W","R","W","bits","borrow","borrow_mut","from","h_ackmsk3","h_ackmsk3","h_ahberrmsk3","h_ahberrmsk3","h_bblerrmsk3","h_bblerrmsk3","h_bnaintrmsk3","h_bnaintrmsk3","h_chhltdmsk3","h_chhltdmsk3","h_datatglerrmsk3","h_datatglerrmsk3","h_desc_lst_rollintrmsk3","h_desc_lst_rollintrmsk3","h_frmovrunmsk3","h_frmovrunmsk3","h_nakmsk3","h_nakmsk3","h_nyetmsk3","h_nyetmsk3","h_stallmsk3","h_stallmsk3","h_xacterrmsk3","h_xacterrmsk3","h_xfercomplmsk3","h_xfercomplmsk3","into","try_from","try_into","type_id","HCINTMSK4_SPEC","H_ACKMSK4_R","H_ACKMSK4_W","H_AHBERRMSK4_R","H_AHBERRMSK4_W","H_BBLERRMSK4_R","H_BBLERRMSK4_W","H_BNAINTRMSK4_R","H_BNAINTRMSK4_W","H_CHHLTDMSK4_R","H_CHHLTDMSK4_W","H_DATATGLERRMSK4_R","H_DATATGLERRMSK4_W","H_DESC_LST_ROLLINTRMSK4_R","H_DESC_LST_ROLLINTRMSK4_W","H_FRMOVRUNMSK4_R","H_FRMOVRUNMSK4_W","H_NAKMSK4_R","H_NAKMSK4_W","H_NYETMSK4_R","H_NYETMSK4_W","H_STALLMSK4_R","H_STALLMSK4_W","H_XACTERRMSK4_R","H_XACTERRMSK4_W","H_XFERCOMPLMSK4_R","H_XFERCOMPLMSK4_W","R","W","bits","borrow","borrow_mut","from","h_ackmsk4","h_ackmsk4","h_ahberrmsk4","h_ahberrmsk4","h_bblerrmsk4","h_bblerrmsk4","h_bnaintrmsk4","h_bnaintrmsk4","h_chhltdmsk4","h_chhltdmsk4","h_datatglerrmsk4","h_datatglerrmsk4","h_desc_lst_rollintrmsk4","h_desc_lst_rollintrmsk4","h_frmovrunmsk4","h_frmovrunmsk4","h_nakmsk4","h_nakmsk4","h_nyetmsk4","h_nyetmsk4","h_stallmsk4","h_stallmsk4","h_xacterrmsk4","h_xacterrmsk4","h_xfercomplmsk4","h_xfercomplmsk4","into","try_from","try_into","type_id","HCINTMSK5_SPEC","H_ACKMSK5_R","H_ACKMSK5_W","H_AHBERRMSK5_R","H_AHBERRMSK5_W","H_BBLERRMSK5_R","H_BBLERRMSK5_W","H_BNAINTRMSK5_R","H_BNAINTRMSK5_W","H_CHHLTDMSK5_R","H_CHHLTDMSK5_W","H_DATATGLERRMSK5_R","H_DATATGLERRMSK5_W","H_DESC_LST_ROLLINTRMSK5_R","H_DESC_LST_ROLLINTRMSK5_W","H_FRMOVRUNMSK5_R","H_FRMOVRUNMSK5_W","H_NAKMSK5_R","H_NAKMSK5_W","H_NYETMSK5_R","H_NYETMSK5_W","H_STALLMSK5_R","H_STALLMSK5_W","H_XACTERRMSK5_R","H_XACTERRMSK5_W","H_XFERCOMPLMSK5_R","H_XFERCOMPLMSK5_W","R","W","bits","borrow","borrow_mut","from","h_ackmsk5","h_ackmsk5","h_ahberrmsk5","h_ahberrmsk5","h_bblerrmsk5","h_bblerrmsk5","h_bnaintrmsk5","h_bnaintrmsk5","h_chhltdmsk5","h_chhltdmsk5","h_datatglerrmsk5","h_datatglerrmsk5","h_desc_lst_rollintrmsk5","h_desc_lst_rollintrmsk5","h_frmovrunmsk5","h_frmovrunmsk5","h_nakmsk5","h_nakmsk5","h_nyetmsk5","h_nyetmsk5","h_stallmsk5","h_stallmsk5","h_xacterrmsk5","h_xacterrmsk5","h_xfercomplmsk5","h_xfercomplmsk5","into","try_from","try_into","type_id","HCINTMSK6_SPEC","H_ACKMSK6_R","H_ACKMSK6_W","H_AHBERRMSK6_R","H_AHBERRMSK6_W","H_BBLERRMSK6_R","H_BBLERRMSK6_W","H_BNAINTRMSK6_R","H_BNAINTRMSK6_W","H_CHHLTDMSK6_R","H_CHHLTDMSK6_W","H_DATATGLERRMSK6_R","H_DATATGLERRMSK6_W","H_DESC_LST_ROLLINTRMSK6_R","H_DESC_LST_ROLLINTRMSK6_W","H_FRMOVRUNMSK6_R","H_FRMOVRUNMSK6_W","H_NAKMSK6_R","H_NAKMSK6_W","H_NYETMSK6_R","H_NYETMSK6_W","H_STALLMSK6_R","H_STALLMSK6_W","H_XACTERRMSK6_R","H_XACTERRMSK6_W","H_XFERCOMPLMSK6_R","H_XFERCOMPLMSK6_W","R","W","bits","borrow","borrow_mut","from","h_ackmsk6","h_ackmsk6","h_ahberrmsk6","h_ahberrmsk6","h_bblerrmsk6","h_bblerrmsk6","h_bnaintrmsk6","h_bnaintrmsk6","h_chhltdmsk6","h_chhltdmsk6","h_datatglerrmsk6","h_datatglerrmsk6","h_desc_lst_rollintrmsk6","h_desc_lst_rollintrmsk6","h_frmovrunmsk6","h_frmovrunmsk6","h_nakmsk6","h_nakmsk6","h_nyetmsk6","h_nyetmsk6","h_stallmsk6","h_stallmsk6","h_xacterrmsk6","h_xacterrmsk6","h_xfercomplmsk6","h_xfercomplmsk6","into","try_from","try_into","type_id","HCINTMSK7_SPEC","H_ACKMSK7_R","H_ACKMSK7_W","H_AHBERRMSK7_R","H_AHBERRMSK7_W","H_BBLERRMSK7_R","H_BBLERRMSK7_W","H_BNAINTRMSK7_R","H_BNAINTRMSK7_W","H_CHHLTDMSK7_R","H_CHHLTDMSK7_W","H_DATATGLERRMSK7_R","H_DATATGLERRMSK7_W","H_DESC_LST_ROLLINTRMSK7_R","H_DESC_LST_ROLLINTRMSK7_W","H_FRMOVRUNMSK7_R","H_FRMOVRUNMSK7_W","H_NAKMSK7_R","H_NAKMSK7_W","H_NYETMSK7_R","H_NYETMSK7_W","H_STALLMSK7_R","H_STALLMSK7_W","H_XACTERRMSK7_R","H_XACTERRMSK7_W","H_XFERCOMPLMSK7_R","H_XFERCOMPLMSK7_W","R","W","bits","borrow","borrow_mut","from","h_ackmsk7","h_ackmsk7","h_ahberrmsk7","h_ahberrmsk7","h_bblerrmsk7","h_bblerrmsk7","h_bnaintrmsk7","h_bnaintrmsk7","h_chhltdmsk7","h_chhltdmsk7","h_datatglerrmsk7","h_datatglerrmsk7","h_desc_lst_rollintrmsk7","h_desc_lst_rollintrmsk7","h_frmovrunmsk7","h_frmovrunmsk7","h_nakmsk7","h_nakmsk7","h_nyetmsk7","h_nyetmsk7","h_stallmsk7","h_stallmsk7","h_xacterrmsk7","h_xacterrmsk7","h_xfercomplmsk7","h_xfercomplmsk7","into","try_from","try_into","type_id","HCTSIZ0_SPEC","H_DOPNG0_R","H_DOPNG0_W","H_PID0_R","H_PID0_W","H_PKTCNT0_R","H_PKTCNT0_W","H_XFERSIZE0_R","H_XFERSIZE0_W","R","W","bits","borrow","borrow_mut","from","h_dopng0","h_dopng0","h_pid0","h_pid0","h_pktcnt0","h_pktcnt0","h_xfersize0","h_xfersize0","into","try_from","try_into","type_id","HCTSIZ1_SPEC","H_DOPNG1_R","H_DOPNG1_W","H_PID1_R","H_PID1_W","H_PKTCNT1_R","H_PKTCNT1_W","H_XFERSIZE1_R","H_XFERSIZE1_W","R","W","bits","borrow","borrow_mut","from","h_dopng1","h_dopng1","h_pid1","h_pid1","h_pktcnt1","h_pktcnt1","h_xfersize1","h_xfersize1","into","try_from","try_into","type_id","HCTSIZ2_SPEC","H_DOPNG2_R","H_DOPNG2_W","H_PID2_R","H_PID2_W","H_PKTCNT2_R","H_PKTCNT2_W","H_XFERSIZE2_R","H_XFERSIZE2_W","R","W","bits","borrow","borrow_mut","from","h_dopng2","h_dopng2","h_pid2","h_pid2","h_pktcnt2","h_pktcnt2","h_xfersize2","h_xfersize2","into","try_from","try_into","type_id","HCTSIZ3_SPEC","H_DOPNG3_R","H_DOPNG3_W","H_PID3_R","H_PID3_W","H_PKTCNT3_R","H_PKTCNT3_W","H_XFERSIZE3_R","H_XFERSIZE3_W","R","W","bits","borrow","borrow_mut","from","h_dopng3","h_dopng3","h_pid3","h_pid3","h_pktcnt3","h_pktcnt3","h_xfersize3","h_xfersize3","into","try_from","try_into","type_id","HCTSIZ4_SPEC","H_DOPNG4_R","H_DOPNG4_W","H_PID4_R","H_PID4_W","H_PKTCNT4_R","H_PKTCNT4_W","H_XFERSIZE4_R","H_XFERSIZE4_W","R","W","bits","borrow","borrow_mut","from","h_dopng4","h_dopng4","h_pid4","h_pid4","h_pktcnt4","h_pktcnt4","h_xfersize4","h_xfersize4","into","try_from","try_into","type_id","HCTSIZ5_SPEC","H_DOPNG5_R","H_DOPNG5_W","H_PID5_R","H_PID5_W","H_PKTCNT5_R","H_PKTCNT5_W","H_XFERSIZE5_R","H_XFERSIZE5_W","R","W","bits","borrow","borrow_mut","from","h_dopng5","h_dopng5","h_pid5","h_pid5","h_pktcnt5","h_pktcnt5","h_xfersize5","h_xfersize5","into","try_from","try_into","type_id","HCTSIZ6_SPEC","H_DOPNG6_R","H_DOPNG6_W","H_PID6_R","H_PID6_W","H_PKTCNT6_R","H_PKTCNT6_W","H_XFERSIZE6_R","H_XFERSIZE6_W","R","W","bits","borrow","borrow_mut","from","h_dopng6","h_dopng6","h_pid6","h_pid6","h_pktcnt6","h_pktcnt6","h_xfersize6","h_xfersize6","into","try_from","try_into","type_id","HCTSIZ7_SPEC","H_DOPNG7_R","H_DOPNG7_W","H_PID7_R","H_PID7_W","H_PKTCNT7_R","H_PKTCNT7_W","H_XFERSIZE7_R","H_XFERSIZE7_W","R","W","bits","borrow","borrow_mut","from","h_dopng7","h_dopng7","h_pid7","h_pid7","h_pktcnt7","h_pktcnt7","h_xfersize7","h_xfersize7","into","try_from","try_into","type_id","FRINT_R","FRINT_W","HFIRRLDCTRL_R","HFIRRLDCTRL_W","HFIR_SPEC","R","W","bits","borrow","borrow_mut","frint","frint","from","hfirrldctrl","hfirrldctrl","into","try_from","try_into","type_id","HFLBADDR_R","HFLBADDR_SPEC","HFLBADDR_W","R","W","bits","borrow","borrow_mut","from","hflbaddr","hflbaddr","into","try_from","try_into","type_id","FRNUM_R","FRREM_R","HFNUM_SPEC","R","borrow","borrow_mut","frnum","from","frrem","into","try_from","try_into","type_id","HPRT_SPEC","PRTCONNDET_R","PRTCONNDET_W","PRTCONNSTS_R","PRTENA_R","PRTENA_W","PRTENCHNG_R","PRTENCHNG_W","PRTLNSTS_R","PRTOVRCURRACT_R","PRTOVRCURRCHNG_R","PRTOVRCURRCHNG_W","PRTPWR_R","PRTPWR_W","PRTRES_R","PRTRES_W","PRTRST_R","PRTRST_W","PRTSPD_R","PRTSUSP_R","PRTSUSP_W","PRTTSTCTL_R","PRTTSTCTL_W","R","W","bits","borrow","borrow_mut","from","into","prtconndet","prtconndet","prtconnsts","prtena","prtena","prtenchng","prtenchng","prtlnsts","prtovrcurract","prtovrcurrchng","prtovrcurrchng","prtpwr","prtpwr","prtres","prtres","prtrst","prtrst","prtspd","prtsusp","prtsusp","prttstctl","prttstctl","try_from","try_into","type_id","HPTXFSIZ_SPEC","PTXFSIZE_R","PTXFSIZE_W","PTXFSTADDR_R","PTXFSTADDR_W","R","W","bits","borrow","borrow_mut","from","into","ptxfsize","ptxfsize","ptxfstaddr","ptxfstaddr","try_from","try_into","type_id","HPTXSTS_SPEC","PTXFSPCAVAIL_R","PTXQSPCAVAIL_R","PTXQTOP_R","R","borrow","borrow_mut","from","into","ptxfspcavail","ptxqspcavail","ptxqtop","try_from","try_into","type_id","GATEHCLK_R","GATEHCLK_W","L1SUSPENDED_R","PCGCCTL_SPEC","PHYSLEEP_R","PWRCLMP_R","PWRCLMP_W","R","RESETAFTERSUSP_R","RESETAFTERSUSP_W","RSTPDWNMODULE_R","RSTPDWNMODULE_W","STOPPCLK_R","STOPPCLK_W","W","bits","borrow","borrow_mut","from","gatehclk","gatehclk","into","l1suspended","physleep","pwrclmp","pwrclmp","resetaftersusp","resetaftersusp","rstpdwnmodule","rstpdwnmodule","stoppclk","stoppclk","try_from","try_into","type_id","DATE","OTG_CONF","RegisterBlock","TEST_CONF","borrow","borrow_mut","date","date","from","into","otg_conf","otg_conf","test_conf","test_conf","try_from","try_into","type_id","DATE_SPEC","R","USB_WRAP_DATE_R","USB_WRAP_DATE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usb_wrap_date","usb_wrap_date","AHB_CLK_FORCE_ON_R","AHB_CLK_FORCE_ON_W","CLK_EN_R","CLK_EN_W","DBNCE_FLTR_BYPASS_R","DBNCE_FLTR_BYPASS_W","DFIFO_FORCE_PD_R","DFIFO_FORCE_PD_W","DFIFO_FORCE_PU_R","DFIFO_FORCE_PU_W","DM_PULLDOWN_R","DM_PULLDOWN_W","DM_PULLUP_R","DM_PULLUP_W","DP_PULLDOWN_R","DP_PULLDOWN_W","DP_PULLUP_R","DP_PULLUP_W","EXCHG_PINS_OVERRIDE_R","EXCHG_PINS_OVERRIDE_W","EXCHG_PINS_R","EXCHG_PINS_W","OTG_CONF_SPEC","PAD_PULL_OVERRIDE_R","PAD_PULL_OVERRIDE_W","PHY_CLK_FORCE_ON_R","PHY_CLK_FORCE_ON_W","PHY_SEL_R","PHY_SEL_W","PHY_TX_EDGE_SEL_R","PHY_TX_EDGE_SEL_W","PULLUP_VALUE_R","PULLUP_VALUE_W","R","SRP_SESSEND_OVERRIDE_R","SRP_SESSEND_OVERRIDE_W","SRP_SESSEND_VALUE_R","SRP_SESSEND_VALUE_W","USB_PAD_ENABLE_R","USB_PAD_ENABLE_W","VREFH_R","VREFH_W","VREFL_R","VREFL_W","VREF_OVERRIDE_R","VREF_OVERRIDE_W","W","ahb_clk_force_on","ahb_clk_force_on","bits","borrow","borrow_mut","clk_en","clk_en","dbnce_fltr_bypass","dbnce_fltr_bypass","dfifo_force_pd","dfifo_force_pd","dfifo_force_pu","dfifo_force_pu","dm_pulldown","dm_pulldown","dm_pullup","dm_pullup","dp_pulldown","dp_pulldown","dp_pullup","dp_pullup","exchg_pins","exchg_pins","exchg_pins_override","exchg_pins_override","from","into","pad_pull_override","pad_pull_override","phy_clk_force_on","phy_clk_force_on","phy_sel","phy_sel","phy_tx_edge_sel","phy_tx_edge_sel","pullup_value","pullup_value","srp_sessend_override","srp_sessend_override","srp_sessend_value","srp_sessend_value","try_from","try_into","type_id","usb_pad_enable","usb_pad_enable","vref_override","vref_override","vrefh","vrefh","vrefl","vrefl","R","TEST_CONF_SPEC","TEST_ENABLE_R","TEST_ENABLE_W","TEST_RX_DM_R","TEST_RX_DP_R","TEST_RX_RCV_R","TEST_TX_DM_R","TEST_TX_DM_W","TEST_TX_DP_R","TEST_TX_DP_W","TEST_USB_OE_R","TEST_USB_OE_W","W","bits","borrow","borrow_mut","from","into","test_enable","test_enable","test_rx_dm","test_rx_dp","test_rx_rcv","test_tx_dm","test_tx_dm","test_tx_dp","test_tx_dp","test_usb_oe","test_usb_oe","try_from","try_into","type_id","DATE","DESTINATION","DESTROY","LINESIZE","PHYSICAL_ADDRESS","PLAIN_","RELEASE","RegisterBlock","STATE","TRIGGER","borrow","borrow_mut","date","date","destination","destination","destroy","destroy","from","into","linesize","linesize","physical_address","physical_address","plain_","plain_","plain__iter","release","release","state","state","trigger","trigger","try_from","try_into","type_id","DATE_R","DATE_SPEC","R","borrow","borrow_mut","date","from","into","try_from","try_into","type_id","DESTINATION_R","DESTINATION_SPEC","DESTINATION_W","R","W","bits","borrow","borrow_mut","destination","destination","from","into","try_from","try_into","type_id","DESTROY_SPEC","DESTROY_W","W","bits","borrow","borrow_mut","destroy","from","into","try_from","try_into","type_id","LINESIZE_R","LINESIZE_SPEC","LINESIZE_W","R","W","bits","borrow","borrow_mut","from","into","linesize","linesize","try_from","try_into","type_id","PHYSICAL_ADDRESS_R","PHYSICAL_ADDRESS_SPEC","PHYSICAL_ADDRESS_W","R","W","bits","borrow","borrow_mut","from","into","physical_address","physical_address","try_from","try_into","type_id","PLAIN_R","PLAIN_W","PLAIN__SPEC","R","W","bits","borrow","borrow_mut","from","into","plain","plain","try_from","try_into","type_id","RELEASE_SPEC","RELEASE_W","W","bits","borrow","borrow_mut","from","into","release","try_from","try_into","type_id","R","STATE_R","STATE_SPEC","borrow","borrow_mut","from","into","state","try_from","try_into","type_id","TRIGGER_SPEC","TRIGGER_W","W","bits","borrow","borrow_mut","from","into","trigger","try_from","try_into","type_id"],"q":[[0,"esp32s2"],[768,"esp32s2::aes"],[849,"esp32s2::aes::aad_block_num"],[864,"esp32s2::aes::block_mode"],[879,"esp32s2::aes::block_num"],[894,"esp32s2::aes::continue_op"],[906,"esp32s2::aes::date"],[921,"esp32s2::aes::dma_enable"],[936,"esp32s2::aes::dma_exit"],[948,"esp32s2::aes::endian"],[963,"esp32s2::aes::h_"],[974,"esp32s2::aes::inc_sel"],[989,"esp32s2::aes::int_clr"],[1001,"esp32s2::aes::int_ena"],[1016,"esp32s2::aes::iv_"],[1031,"esp32s2::aes::j0_"],[1046,"esp32s2::aes::key"],[1061,"esp32s2::aes::mode"],[1076,"esp32s2::aes::remainder_bit_num"],[1091,"esp32s2::aes::state"],[1102,"esp32s2::aes::t0_"],[1113,"esp32s2::aes::text_in"],[1128,"esp32s2::aes::text_out"],[1143,"esp32s2::aes::trigger"],[1155,"esp32s2::apb_saradc"],[1241,"esp32s2::apb_saradc::apb_ctrl_date"],[1256,"esp32s2::apb_saradc::apb_dac_ctrl"],[1291,"esp32s2::apb_saradc::arb_ctrl"],[1334,"esp32s2::apb_saradc::clkm_conf"],[1361,"esp32s2::apb_saradc::ctrl"],[1428,"esp32s2::apb_saradc::ctrl2"],[1467,"esp32s2::apb_saradc::dma_conf"],[1490,"esp32s2::apb_saradc::filter_ctrl"],[1525,"esp32s2::apb_saradc::filter_status"],[1538,"esp32s2::apb_saradc::fsm"],[1557,"esp32s2::apb_saradc::fsm_wait"],[1580,"esp32s2::apb_saradc::int_clr"],[1598,"esp32s2::apb_saradc::int_ena"],[1625,"esp32s2::apb_saradc::int_raw"],[1642,"esp32s2::apb_saradc::int_st"],[1659,"esp32s2::apb_saradc::sar1_patt_tab1"],[1674,"esp32s2::apb_saradc::sar1_patt_tab2"],[1689,"esp32s2::apb_saradc::sar1_patt_tab3"],[1704,"esp32s2::apb_saradc::sar1_patt_tab4"],[1719,"esp32s2::apb_saradc::sar1_status"],[1730,"esp32s2::apb_saradc::sar2_patt_tab1"],[1745,"esp32s2::apb_saradc::sar2_patt_tab2"],[1760,"esp32s2::apb_saradc::sar2_patt_tab3"],[1775,"esp32s2::apb_saradc::sar2_patt_tab4"],[1790,"esp32s2::apb_saradc::sar2_status"],[1801,"esp32s2::apb_saradc::thres_ctrl"],[1840,"esp32s2::bb"],[1851,"esp32s2::bb::bbpd_ctrl"],[1878,"esp32s2::dedicated_gpio"],[1922,"esp32s2::dedicated_gpio::in_dly"],[1965,"esp32s2::dedicated_gpio::in_scan"],[1976,"esp32s2::dedicated_gpio::intr_clr"],[2002,"esp32s2::dedicated_gpio::intr_raw"],[2027,"esp32s2::dedicated_gpio::intr_rcgn"],[2070,"esp32s2::dedicated_gpio::intr_rls"],[2113,"esp32s2::dedicated_gpio::intr_st"],[2138,"esp32s2::dedicated_gpio::out_cpu"],[2181,"esp32s2::dedicated_gpio::out_drt"],[2193,"esp32s2::dedicated_gpio::out_idv"],[2219,"esp32s2::dedicated_gpio::out_msk"],[2233,"esp32s2::dedicated_gpio::out_scan"],[2244,"esp32s2::ds"],[2289,"esp32s2::ds::c_mem"],[2300,"esp32s2::ds::date"],[2315,"esp32s2::ds::iv_"],[2327,"esp32s2::ds::query_busy"],[2338,"esp32s2::ds::query_check"],[2351,"esp32s2::ds::query_key_wrong"],[2362,"esp32s2::ds::set_finish"],[2374,"esp32s2::ds::set_me"],[2386,"esp32s2::ds::set_start"],[2398,"esp32s2::ds::x_mem"],[2409,"esp32s2::ds::z_mem"],[2420,"esp32s2::efuse"],[2571,"esp32s2::efuse::clk"],[2598,"esp32s2::efuse::cmd"],[2621,"esp32s2::efuse::conf"],[2636,"esp32s2::efuse::dac_conf"],[2663,"esp32s2::efuse::date"],[2678,"esp32s2::efuse::int_clr"],[2692,"esp32s2::efuse::int_ena"],[2711,"esp32s2::efuse::int_raw"],[2724,"esp32s2::efuse::int_st"],[2737,"esp32s2::efuse::pgm_check_value"],[2752,"esp32s2::efuse::pgm_data"],[2767,"esp32s2::efuse::rd_key0_data"],[2778,"esp32s2::efuse::rd_key1_data"],[2789,"esp32s2::efuse::rd_key2_data"],[2800,"esp32s2::efuse::rd_key3_data"],[2811,"esp32s2::efuse::rd_key4_data"],[2822,"esp32s2::efuse::rd_key5_data"],[2833,"esp32s2::efuse::rd_mac_spi_sys_0"],[2844,"esp32s2::efuse::rd_mac_spi_sys_1"],[2857,"esp32s2::efuse::rd_mac_spi_sys_2"],[2868,"esp32s2::efuse::rd_mac_spi_sys_3"],[2881,"esp32s2::efuse::rd_mac_spi_sys_4"],[2892,"esp32s2::efuse::rd_mac_spi_sys_5"],[2903,"esp32s2::efuse::rd_repeat_data0"],[2956,"esp32s2::efuse::rd_repeat_data1"],[2999,"esp32s2::efuse::rd_repeat_data2"],[3026,"esp32s2::efuse::rd_repeat_data3"],[3059,"esp32s2::efuse::rd_repeat_data4"],[3070,"esp32s2::efuse::rd_repeat_err0"],[3123,"esp32s2::efuse::rd_repeat_err1"],[3166,"esp32s2::efuse::rd_repeat_err2"],[3193,"esp32s2::efuse::rd_repeat_err3"],[3226,"esp32s2::efuse::rd_repeat_err4"],[3237,"esp32s2::efuse::rd_rs_err0"],[3278,"esp32s2::efuse::rd_rs_err1"],[3295,"esp32s2::efuse::rd_sys_data_part1_"],[3306,"esp32s2::efuse::rd_sys_data_part2_"],[3317,"esp32s2::efuse::rd_tim_conf"],[3344,"esp32s2::efuse::rd_usr_data"],[3355,"esp32s2::efuse::rd_wr_dis"],[3366,"esp32s2::efuse::status"],[3391,"esp32s2::efuse::wr_tim_conf0"],[3414,"esp32s2::efuse::wr_tim_conf1"],[3433,"esp32s2::efuse::wr_tim_conf2"],[3448,"esp32s2::extmem"],[3696,"esp32s2::extmem::cache_bridge_arbiter_ctrl"],[3711,"esp32s2::extmem::cache_conf_misc"],[3730,"esp32s2::extmem::cache_dbg_int_clr"],[3768,"esp32s2::extmem::cache_dbg_int_ena"],[3855,"esp32s2::extmem::cache_dbg_status0"],[3904,"esp32s2::extmem::cache_dbg_status1"],[3965,"esp32s2::extmem::cache_encrypt_decrypt_clk_force_on"],[3988,"esp32s2::extmem::cache_encrypt_decrypt_record_disable"],[4007,"esp32s2::extmem::cache_preload_int_ctrl"],[4034,"esp32s2::extmem::cache_sync_int_ctrl"],[4061,"esp32s2::extmem::clock_gate"],[4076,"esp32s2::extmem::dbus0_abandon_cnt"],[4087,"esp32s2::extmem::dbus0_acs_cnt"],[4098,"esp32s2::extmem::dbus0_acs_miss_cnt"],[4109,"esp32s2::extmem::dbus0_acs_wb_cnt"],[4120,"esp32s2::extmem::dbus1_abandon_cnt"],[4131,"esp32s2::extmem::dbus1_acs_cnt"],[4142,"esp32s2::extmem::dbus1_acs_miss_cnt"],[4153,"esp32s2::extmem::dbus1_acs_wb_cnt"],[4164,"esp32s2::extmem::dbus2_abandon_cnt"],[4175,"esp32s2::extmem::dbus2_acs_cnt"],[4186,"esp32s2::extmem::dbus2_acs_miss_cnt"],[4197,"esp32s2::extmem::dbus2_acs_wb_cnt"],[4208,"esp32s2::extmem::dc_preload_cnt"],[4219,"esp32s2::extmem::dc_preload_evict_cnt"],[4230,"esp32s2::extmem::dc_preload_miss_cnt"],[4241,"esp32s2::extmem::ibus0_abandon_cnt"],[4252,"esp32s2::extmem::ibus0_acs_cnt"],[4263,"esp32s2::extmem::ibus0_acs_miss_cnt"],[4274,"esp32s2::extmem::ibus1_abandon_cnt"],[4285,"esp32s2::extmem::ibus1_acs_cnt"],[4296,"esp32s2::extmem::ibus1_acs_miss_cnt"],[4307,"esp32s2::extmem::ibus2_abandon_cnt"],[4318,"esp32s2::extmem::ibus2_acs_cnt"],[4329,"esp32s2::extmem::ibus2_acs_miss_cnt"],[4340,"esp32s2::extmem::ic_preload_cnt"],[4351,"esp32s2::extmem::ic_preload_miss_cnt"],[4362,"esp32s2::extmem::pro_cache_acs_cnt_clr"],[4376,"esp32s2::extmem::pro_cache_mmu_fault_content"],[4389,"esp32s2::extmem::pro_cache_mmu_fault_vaddr"],[4400,"esp32s2::extmem::pro_cache_mmu_power_ctrl"],[4423,"esp32s2::extmem::pro_cache_state"],[4436,"esp32s2::extmem::pro_cache_wrap_around_ctrl"],[4455,"esp32s2::extmem::pro_dcache_autoload_cfg"],[4494,"esp32s2::extmem::pro_dcache_autoload_section0_addr"],[4509,"esp32s2::extmem::pro_dcache_autoload_section0_size"],[4524,"esp32s2::extmem::pro_dcache_autoload_section1_addr"],[4539,"esp32s2::extmem::pro_dcache_autoload_section1_size"],[4554,"esp32s2::extmem::pro_dcache_ctrl"],[4627,"esp32s2::extmem::pro_dcache_ctrl1"],[4650,"esp32s2::extmem::pro_dcache_lock0_addr"],[4665,"esp32s2::extmem::pro_dcache_lock0_size"],[4680,"esp32s2::extmem::pro_dcache_lock1_addr"],[4695,"esp32s2::extmem::pro_dcache_lock1_size"],[4710,"esp32s2::extmem::pro_dcache_mem_sync0"],[4725,"esp32s2::extmem::pro_dcache_mem_sync1"],[4740,"esp32s2::extmem::pro_dcache_preload_addr"],[4755,"esp32s2::extmem::pro_dcache_preload_size"],[4774,"esp32s2::extmem::pro_dcache_reject_st"],[4787,"esp32s2::extmem::pro_dcache_reject_vaddr"],[4798,"esp32s2::extmem::pro_dcache_tag_power_ctrl"],[4821,"esp32s2::extmem::pro_extmem_reg_date"],[4836,"esp32s2::extmem::pro_icache_autoload_cfg"],[4875,"esp32s2::extmem::pro_icache_autoload_section0_addr"],[4890,"esp32s2::extmem::pro_icache_autoload_section0_size"],[4905,"esp32s2::extmem::pro_icache_autoload_section1_addr"],[4920,"esp32s2::extmem::pro_icache_autoload_section1_size"],[4935,"esp32s2::extmem::pro_icache_ctrl"],[4996,"esp32s2::extmem::pro_icache_ctrl1"],[5019,"esp32s2::extmem::pro_icache_lock0_addr"],[5034,"esp32s2::extmem::pro_icache_lock0_size"],[5049,"esp32s2::extmem::pro_icache_lock1_addr"],[5064,"esp32s2::extmem::pro_icache_lock1_size"],[5079,"esp32s2::extmem::pro_icache_mem_sync0"],[5094,"esp32s2::extmem::pro_icache_mem_sync1"],[5109,"esp32s2::extmem::pro_icache_preload_addr"],[5124,"esp32s2::extmem::pro_icache_preload_size"],[5143,"esp32s2::extmem::pro_icache_reject_st"],[5156,"esp32s2::extmem::pro_icache_reject_vaddr"],[5167,"esp32s2::extmem::pro_icache_tag_power_ctrl"],[5190,"esp32s2::generic"],[5292,"esp32s2::gpio"],[5721,"esp32s2::gpio::bt_select"],[5736,"esp32s2::gpio::clock_gate"],[5751,"esp32s2::gpio::cpusdio_int"],[5762,"esp32s2::gpio::cpusdio_int1"],[5773,"esp32s2::gpio::enable"],[5788,"esp32s2::gpio::enable1"],[5803,"esp32s2::gpio::enable1_w1tc"],[5815,"esp32s2::gpio::enable1_w1ts"],[5827,"esp32s2::gpio::enable_w1tc"],[5839,"esp32s2::gpio::enable_w1ts"],[5851,"esp32s2::gpio::func_in_sel_cfg"],[5874,"esp32s2::gpio::func_out_sel_cfg"],[5901,"esp32s2::gpio::in1"],[5912,"esp32s2::gpio::in_"],[5927,"esp32s2::gpio::out"],[5942,"esp32s2::gpio::out1"],[5957,"esp32s2::gpio::out1_w1tc"],[5969,"esp32s2::gpio::out1_w1ts"],[5981,"esp32s2::gpio::out_w1tc"],[5993,"esp32s2::gpio::out_w1ts"],[6005,"esp32s2::gpio::pcpu_int"],[6016,"esp32s2::gpio::pcpu_int1"],[6027,"esp32s2::gpio::pcpu_nmi_int"],[6038,"esp32s2::gpio::pcpu_nmi_int1"],[6049,"esp32s2::gpio::pin"],[6088,"esp32s2::gpio::reg_date"],[6103,"esp32s2::gpio::sdio_select"],[6118,"esp32s2::gpio::status"],[6133,"esp32s2::gpio::status1"],[6148,"esp32s2::gpio::status1_w1tc"],[6160,"esp32s2::gpio::status1_w1ts"],[6172,"esp32s2::gpio::status_next"],[6183,"esp32s2::gpio::status_next1"],[6194,"esp32s2::gpio::status_w1tc"],[6206,"esp32s2::gpio::status_w1ts"],[6218,"esp32s2::gpio::strap"],[6229,"esp32s2::gpio_sd"],[6250,"esp32s2::gpio_sd::sigmadelta"],[6269,"esp32s2::gpio_sd::sigmadelta_cg"],[6284,"esp32s2::gpio_sd::sigmadelta_misc"],[6303,"esp32s2::gpio_sd::sigmadelta_version"],[6318,"esp32s2::hmac"],[6379,"esp32s2::hmac::date"],[6394,"esp32s2::hmac::one_block"],[6406,"esp32s2::hmac::query_busy"],[6417,"esp32s2::hmac::query_error"],[6428,"esp32s2::hmac::rd_result_"],[6439,"esp32s2::hmac::set_invalidate_ds"],[6451,"esp32s2::hmac::set_invalidate_jtag"],[6463,"esp32s2::hmac::set_message_end"],[6475,"esp32s2::hmac::set_message_ing"],[6487,"esp32s2::hmac::set_message_one"],[6499,"esp32s2::hmac::set_message_pad"],[6511,"esp32s2::hmac::set_para_finish"],[6523,"esp32s2::hmac::set_para_key"],[6535,"esp32s2::hmac::set_para_purpose"],[6547,"esp32s2::hmac::set_result_finish"],[6559,"esp32s2::hmac::set_start"],[6571,"esp32s2::hmac::wr_message_"],[6583,"esp32s2::i2c0"],[6673,"esp32s2::i2c0::comd"],[6692,"esp32s2::i2c0::ctr"],[6751,"esp32s2::i2c0::data"],[6766,"esp32s2::i2c0::date"],[6781,"esp32s2::i2c0::fifo_conf"],[6828,"esp32s2::i2c0::fifo_st"],[6853,"esp32s2::i2c0::int_clr"],[6897,"esp32s2::i2c0::int_ena"],[6976,"esp32s2::i2c0::int_raw"],[7019,"esp32s2::i2c0::int_status"],[7062,"esp32s2::i2c0::scl_filter_cfg"],[7081,"esp32s2::i2c0::scl_high_period"],[7100,"esp32s2::i2c0::scl_low_period"],[7115,"esp32s2::i2c0::scl_main_st_time_out"],[7130,"esp32s2::i2c0::scl_rstart_setup"],[7145,"esp32s2::i2c0::scl_sp_conf"],[7172,"esp32s2::i2c0::scl_st_time_out"],[7187,"esp32s2::i2c0::scl_start_hold"],[7202,"esp32s2::i2c0::scl_stop_hold"],[7217,"esp32s2::i2c0::scl_stop_setup"],[7232,"esp32s2::i2c0::scl_stretch_conf"],[7253,"esp32s2::i2c0::sda_filter_cfg"],[7272,"esp32s2::i2c0::sda_hold"],[7287,"esp32s2::i2c0::sda_sample"],[7302,"esp32s2::i2c0::slave_addr"],[7321,"esp32s2::i2c0::sr"],[7354,"esp32s2::i2c0::to"],[7373,"esp32s2::i2s0"],[7483,"esp32s2::i2s0::clkm_conf"],[7514,"esp32s2::i2s0::conf"],[7629,"esp32s2::i2s0::conf1"],[7664,"esp32s2::i2s0::conf2"],[7723,"esp32s2::i2s0::conf_chan"],[7742,"esp32s2::i2s0::conf_sigle_data"],[7757,"esp32s2::i2s0::date"],[7772,"esp32s2::i2s0::fifo_conf"],[7823,"esp32s2::i2s0::in_eof_des_addr"],[7834,"esp32s2::i2s0::in_link"],[7863,"esp32s2::i2s0::infifo_pop"],[7880,"esp32s2::i2s0::inlink_dscr"],[7891,"esp32s2::i2s0::inlink_dscr_bf0"],[7902,"esp32s2::i2s0::inlink_dscr_bf1"],[7913,"esp32s2::i2s0::int_clr"],[7959,"esp32s2::i2s0::int_ena"],[8042,"esp32s2::i2s0::int_raw"],[8087,"esp32s2::i2s0::int_st"],[8132,"esp32s2::i2s0::lc_conf"],[8203,"esp32s2::i2s0::lc_hung_conf"],[8226,"esp32s2::i2s0::lc_state0"],[8247,"esp32s2::i2s0::lc_state1"],[8268,"esp32s2::i2s0::out_eof_bfr_des_addr"],[8279,"esp32s2::i2s0::out_eof_des_addr"],[8290,"esp32s2::i2s0::out_link"],[8319,"esp32s2::i2s0::outfifo_push"],[8338,"esp32s2::i2s0::outlink_dscr"],[8349,"esp32s2::i2s0::outlink_dscr_bf0"],[8360,"esp32s2::i2s0::outlink_dscr_bf1"],[8371,"esp32s2::i2s0::pd_conf"],[8410,"esp32s2::i2s0::rxeof_num"],[8425,"esp32s2::i2s0::sample_rate_conf"],[8452,"esp32s2::i2s0::state"],[8463,"esp32s2::i2s0::timing"],[8530,"esp32s2::interrupt_core0"],[8838,"esp32s2::interrupt_core0::clock_gate"],[8857,"esp32s2::interrupt_core0::pro_aes_intr_map"],[8872,"esp32s2::interrupt_core0::pro_apb_adc_int_map"],[8887,"esp32s2::interrupt_core0::pro_apb_peri_error_int_map"],[8902,"esp32s2::interrupt_core0::pro_assist_debug_intr_map"],[8917,"esp32s2::interrupt_core0::pro_bb_int_map"],[8932,"esp32s2::interrupt_core0::pro_bt_bb_int_map"],[8947,"esp32s2::interrupt_core0::pro_bt_bb_nmi_map"],[8962,"esp32s2::interrupt_core0::pro_bt_mac_int_map"],[8977,"esp32s2::interrupt_core0::pro_cache_ia_int_map"],[8992,"esp32s2::interrupt_core0::pro_can_int_map"],[9007,"esp32s2::interrupt_core0::pro_cpu_intr_from_cpu_0_map"],[9022,"esp32s2::interrupt_core0::pro_cpu_intr_from_cpu_1_map"],[9037,"esp32s2::interrupt_core0::pro_cpu_intr_from_cpu_2_map"],[9052,"esp32s2::interrupt_core0::pro_cpu_intr_from_cpu_3_map"],[9067,"esp32s2::interrupt_core0::pro_cpu_peri_error_int_map"],[9082,"esp32s2::interrupt_core0::pro_crypto_dma_int_map"],[9097,"esp32s2::interrupt_core0::pro_dcache_preload_int_map"],[9112,"esp32s2::interrupt_core0::pro_dcache_sync_int_map"],[9127,"esp32s2::interrupt_core0::pro_dedicated_gpio_in_intr_map"],[9142,"esp32s2::interrupt_core0::pro_dma_copy_intr_map"],[9157,"esp32s2::interrupt_core0::pro_efuse_int_map"],[9172,"esp32s2::interrupt_core0::pro_gpio_interrupt_app_map"],[9187,"esp32s2::interrupt_core0::pro_gpio_interrupt_app_nmi_map"],[9202,"esp32s2::interrupt_core0::pro_gpio_interrupt_pro_map"],[9217,"esp32s2::interrupt_core0::pro_gpio_interrupt_pro_nmi_map"],[9232,"esp32s2::interrupt_core0::pro_i2c_ext0_intr_map"],[9247,"esp32s2::interrupt_core0::pro_i2c_ext1_intr_map"],[9262,"esp32s2::interrupt_core0::pro_i2s0_int_map"],[9277,"esp32s2::interrupt_core0::pro_i2s1_int_map"],[9292,"esp32s2::interrupt_core0::pro_icache_preload_int_map"],[9307,"esp32s2::interrupt_core0::pro_icache_sync_int_map"],[9322,"esp32s2::interrupt_core0::pro_intr_status_0"],[9333,"esp32s2::interrupt_core0::pro_intr_status_1"],[9344,"esp32s2::interrupt_core0::pro_intr_status_2"],[9355,"esp32s2::interrupt_core0::pro_ledc_int_map"],[9370,"esp32s2::interrupt_core0::pro_mac_intr_map"],[9385,"esp32s2::interrupt_core0::pro_mac_nmi_map"],[9400,"esp32s2::interrupt_core0::pro_pcnt_intr_map"],[9415,"esp32s2::interrupt_core0::pro_pms_dma_apb_i_ilg_intr_map"],[9430,"esp32s2::interrupt_core0::pro_pms_dma_rx_i_ilg_intr_map"],[9445,"esp32s2::interrupt_core0::pro_pms_dma_tx_i_ilg_intr_map"],[9460,"esp32s2::interrupt_core0::pro_pms_pro_ahb_ilg_intr_map"],[9475,"esp32s2::interrupt_core0::pro_pms_pro_cache_ilg_intr_map"],[9490,"esp32s2::interrupt_core0::pro_pms_pro_dport_ilg_intr_map"],[9505,"esp32s2::interrupt_core0::pro_pms_pro_dram0_ilg_intr_map"],[9520,"esp32s2::interrupt_core0::pro_pms_pro_iram0_ilg_intr_map"],[9535,"esp32s2::interrupt_core0::pro_pwm0_intr_map"],[9550,"esp32s2::interrupt_core0::pro_pwm1_intr_map"],[9565,"esp32s2::interrupt_core0::pro_pwm2_intr_map"],[9580,"esp32s2::interrupt_core0::pro_pwm3_intr_map"],[9595,"esp32s2::interrupt_core0::pro_pwr_intr_map"],[9610,"esp32s2::interrupt_core0::pro_rmt_intr_map"],[9625,"esp32s2::interrupt_core0::pro_rsa_intr_map"],[9640,"esp32s2::interrupt_core0::pro_rtc_core_intr_map"],[9655,"esp32s2::interrupt_core0::pro_rwble_irq_map"],[9670,"esp32s2::interrupt_core0::pro_rwble_nmi_map"],[9685,"esp32s2::interrupt_core0::pro_rwbt_irq_map"],[9700,"esp32s2::interrupt_core0::pro_rwbt_nmi_map"],[9715,"esp32s2::interrupt_core0::pro_sdio_host_interrupt_map"],[9730,"esp32s2::interrupt_core0::pro_sha_intr_map"],[9745,"esp32s2::interrupt_core0::pro_slc0_intr_map"],[9760,"esp32s2::interrupt_core0::pro_slc1_intr_map"],[9775,"esp32s2::interrupt_core0::pro_spi2_dma_int_map"],[9790,"esp32s2::interrupt_core0::pro_spi3_dma_int_map"],[9805,"esp32s2::interrupt_core0::pro_spi4_dma_int_map"],[9820,"esp32s2::interrupt_core0::pro_spi_intr_1_map"],[9835,"esp32s2::interrupt_core0::pro_spi_intr_2_map"],[9850,"esp32s2::interrupt_core0::pro_spi_intr_3_map"],[9865,"esp32s2::interrupt_core0::pro_spi_intr_4_map"],[9880,"esp32s2::interrupt_core0::pro_spi_mem_reject_intr_map"],[9895,"esp32s2::interrupt_core0::pro_systimer_target0_int_map"],[9910,"esp32s2::interrupt_core0::pro_systimer_target1_int_map"],[9925,"esp32s2::interrupt_core0::pro_systimer_target2_int_map"],[9940,"esp32s2::interrupt_core0::pro_tg1_lact_edge_int_map"],[9955,"esp32s2::interrupt_core0::pro_tg1_lact_level_int_map"],[9970,"esp32s2::interrupt_core0::pro_tg1_t0_edge_int_map"],[9985,"esp32s2::interrupt_core0::pro_tg1_t0_level_int_map"],[10000,"esp32s2::interrupt_core0::pro_tg1_t1_edge_int_map"],[10015,"esp32s2::interrupt_core0::pro_tg1_t1_level_int_map"],[10030,"esp32s2::interrupt_core0::pro_tg1_wdt_edge_int_map"],[10045,"esp32s2::interrupt_core0::pro_tg1_wdt_level_int_map"],[10060,"esp32s2::interrupt_core0::pro_tg_lact_edge_int_map"],[10075,"esp32s2::interrupt_core0::pro_tg_lact_level_int_map"],[10090,"esp32s2::interrupt_core0::pro_tg_t0_edge_int_map"],[10105,"esp32s2::interrupt_core0::pro_tg_t0_level_int_map"],[10120,"esp32s2::interrupt_core0::pro_tg_t1_edge_int_map"],[10135,"esp32s2::interrupt_core0::pro_tg_t1_level_int_map"],[10150,"esp32s2::interrupt_core0::pro_tg_wdt_edge_int_map"],[10165,"esp32s2::interrupt_core0::pro_tg_wdt_level_int_map"],[10180,"esp32s2::interrupt_core0::pro_timer_int1_map"],[10195,"esp32s2::interrupt_core0::pro_timer_int2_map"],[10210,"esp32s2::interrupt_core0::pro_uart1_intr_map"],[10225,"esp32s2::interrupt_core0::pro_uart2_intr_map"],[10240,"esp32s2::interrupt_core0::pro_uart_intr_map"],[10255,"esp32s2::interrupt_core0::pro_uhci0_intr_map"],[10270,"esp32s2::interrupt_core0::pro_uhci1_intr_map"],[10285,"esp32s2::interrupt_core0::pro_usb_intr_map"],[10300,"esp32s2::interrupt_core0::pro_wdg_int_map"],[10315,"esp32s2::interrupt_core0::reg_date"],[10330,"esp32s2::io_mux"],[10473,"esp32s2::io_mux::date"],[10488,"esp32s2::io_mux::gpio0"],[10543,"esp32s2::io_mux::gpio1"],[10598,"esp32s2::io_mux::gpio10"],[10653,"esp32s2::io_mux::gpio11"],[10708,"esp32s2::io_mux::gpio12"],[10763,"esp32s2::io_mux::gpio13"],[10818,"esp32s2::io_mux::gpio14"],[10873,"esp32s2::io_mux::gpio15"],[10928,"esp32s2::io_mux::gpio16"],[10983,"esp32s2::io_mux::gpio17"],[11038,"esp32s2::io_mux::gpio18"],[11093,"esp32s2::io_mux::gpio19"],[11148,"esp32s2::io_mux::gpio2"],[11203,"esp32s2::io_mux::gpio20"],[11258,"esp32s2::io_mux::gpio21"],[11313,"esp32s2::io_mux::gpio26"],[11368,"esp32s2::io_mux::gpio27"],[11423,"esp32s2::io_mux::gpio28"],[11478,"esp32s2::io_mux::gpio29"],[11533,"esp32s2::io_mux::gpio3"],[11588,"esp32s2::io_mux::gpio30"],[11643,"esp32s2::io_mux::gpio31"],[11698,"esp32s2::io_mux::gpio32"],[11753,"esp32s2::io_mux::gpio33"],[11808,"esp32s2::io_mux::gpio34"],[11863,"esp32s2::io_mux::gpio35"],[11918,"esp32s2::io_mux::gpio36"],[11973,"esp32s2::io_mux::gpio37"],[12028,"esp32s2::io_mux::gpio38"],[12083,"esp32s2::io_mux::gpio39"],[12138,"esp32s2::io_mux::gpio4"],[12193,"esp32s2::io_mux::gpio40"],[12248,"esp32s2::io_mux::gpio41"],[12303,"esp32s2::io_mux::gpio42"],[12358,"esp32s2::io_mux::gpio43"],[12413,"esp32s2::io_mux::gpio44"],[12468,"esp32s2::io_mux::gpio45"],[12523,"esp32s2::io_mux::gpio46"],[12578,"esp32s2::io_mux::gpio5"],[12633,"esp32s2::io_mux::gpio6"],[12688,"esp32s2::io_mux::gpio7"],[12743,"esp32s2::io_mux::gpio8"],[12798,"esp32s2::io_mux::gpio9"],[12853,"esp32s2::io_mux::pin_ctrl"],[12884,"esp32s2::ledc"],[12986,"esp32s2::ledc::ch_conf0"],[13023,"esp32s2::ledc::ch_conf1"],[13054,"esp32s2::ledc::ch_duty"],[13069,"esp32s2::ledc::ch_duty_r"],[13080,"esp32s2::ledc::ch_hpoint"],[13095,"esp32s2::ledc::conf"],[13114,"esp32s2::ledc::date"],[13129,"esp32s2::ledc::int_clr"],[13179,"esp32s2::ledc::int_ena"],[13270,"esp32s2::ledc::int_raw"],[13319,"esp32s2::ledc::int_st"],[13368,"esp32s2::ledc::timer_conf"],[13401,"esp32s2::ledc::timer_value"],[13412,"esp32s2::pcnt"],[13478,"esp32s2::pcnt::ctrl"],[13525,"esp32s2::pcnt::date"],[13540,"esp32s2::pcnt::int_clr"],[13558,"esp32s2::pcnt::int_ena"],[13585,"esp32s2::pcnt::int_raw"],[13602,"esp32s2::pcnt::int_st"],[13619,"esp32s2::pcnt::u_cnt"],[13630,"esp32s2::pcnt::u_conf0"],[13701,"esp32s2::pcnt::u_conf1"],[13720,"esp32s2::pcnt::u_conf2"],[13739,"esp32s2::pcnt::u_status"],[13760,"esp32s2::pms"],[13969,"esp32s2::pms::apb_peripheral_0"],[13984,"esp32s2::pms::apb_peripheral_1"],[13999,"esp32s2::pms::apb_peripheral_intr"],[14020,"esp32s2::pms::apb_peripheral_status"],[14031,"esp32s2::pms::cache_mmu_access_0"],[14046,"esp32s2::pms::cache_mmu_access_1"],[14065,"esp32s2::pms::cache_source_0"],[14080,"esp32s2::pms::cache_source_1"],[14115,"esp32s2::pms::cache_tag_access_0"],[14130,"esp32s2::pms::cache_tag_access_1"],[14157,"esp32s2::pms::clock_gate"],[14172,"esp32s2::pms::cpu_peripheral_intr"],[14193,"esp32s2::pms::cpu_peripheral_status"],[14204,"esp32s2::pms::date"],[14219,"esp32s2::pms::dma_apb_i_0"],[14234,"esp32s2::pms::dma_apb_i_1"],[14297,"esp32s2::pms::dma_apb_i_2"],[14318,"esp32s2::pms::dma_apb_i_3"],[14329,"esp32s2::pms::dma_rx_i_0"],[14344,"esp32s2::pms::dma_rx_i_1"],[14407,"esp32s2::pms::dma_rx_i_2"],[14428,"esp32s2::pms::dma_rx_i_3"],[14439,"esp32s2::pms::dma_tx_i_0"],[14454,"esp32s2::pms::dma_tx_i_1"],[14517,"esp32s2::pms::dma_tx_i_2"],[14538,"esp32s2::pms::dma_tx_i_3"],[14549,"esp32s2::pms::mac_dump_0"],[14564,"esp32s2::pms::mac_dump_1"],[14579,"esp32s2::pms::occupy_0"],[14594,"esp32s2::pms::occupy_1"],[14609,"esp32s2::pms::occupy_2"],[14624,"esp32s2::pms::occupy_3"],[14639,"esp32s2::pms::pro_ahb_0"],[14654,"esp32s2::pms::pro_ahb_1"],[14693,"esp32s2::pms::pro_ahb_2"],[14732,"esp32s2::pms::pro_ahb_3"],[14753,"esp32s2::pms::pro_ahb_4"],[14764,"esp32s2::pms::pro_boot_location_0"],[14779,"esp32s2::pms::pro_boot_location_1"],[14794,"esp32s2::pms::pro_cache_0"],[14809,"esp32s2::pms::pro_cache_1"],[14824,"esp32s2::pms::pro_cache_2"],[14845,"esp32s2::pms::pro_cache_3"],[14856,"esp32s2::pms::pro_cache_4"],[14867,"esp32s2::pms::pro_dport_0"],[14882,"esp32s2::pms::pro_dport_1"],[14921,"esp32s2::pms::pro_dport_2"],[14936,"esp32s2::pms::pro_dport_3"],[14951,"esp32s2::pms::pro_dport_4"],[14966,"esp32s2::pms::pro_dport_5"],[14981,"esp32s2::pms::pro_dport_6"],[15002,"esp32s2::pms::pro_dport_7"],[15013,"esp32s2::pms::pro_dram0_0"],[15028,"esp32s2::pms::pro_dram0_1"],[15091,"esp32s2::pms::pro_dram0_2"],[15122,"esp32s2::pms::pro_dram0_3"],[15143,"esp32s2::pms::pro_dram0_4"],[15154,"esp32s2::pms::pro_iram0_0"],[15169,"esp32s2::pms::pro_iram0_1"],[15228,"esp32s2::pms::pro_iram0_2"],[15267,"esp32s2::pms::pro_iram0_3"],[15306,"esp32s2::pms::pro_iram0_4"],[15327,"esp32s2::pms::pro_iram0_5"],[15338,"esp32s2::pms::pro_trace_0"],[15353,"esp32s2::pms::pro_trace_1"],[15368,"esp32s2::pms::sdio_0"],[15383,"esp32s2::pms::sdio_1"],[15398,"esp32s2::rmt"],[15494,"esp32s2::rmt::apb_conf"],[15529,"esp32s2::rmt::ch_rx_carrier_rm"],[15548,"esp32s2::rmt::ch_tx_lim"],[15573,"esp32s2::rmt::chaddr"],[15586,"esp32s2::rmt::chcarrier_duty"],[15605,"esp32s2::rmt::chconf0"],[15640,"esp32s2::rmt::chconf1"],[15701,"esp32s2::rmt::chdata"],[15716,"esp32s2::rmt::chstatus"],[15741,"esp32s2::rmt::date"],[15756,"esp32s2::rmt::int_clr"],[15796,"esp32s2::rmt::int_ena"],[15872,"esp32s2::rmt::int_raw"],[15916,"esp32s2::rmt::int_st"],[15960,"esp32s2::rmt::ref_cnt_rst"],[15987,"esp32s2::rmt::tx_sim"],[16018,"esp32s2::rng"],[16029,"esp32s2::rng::data"],[16038,"esp32s2::rsa"],[16101,"esp32s2::rsa::clean"],[16112,"esp32s2::rsa::clear_interrupt"],[16124,"esp32s2::rsa::constant_time"],[16139,"esp32s2::rsa::date"],[16154,"esp32s2::rsa::idle"],[16165,"esp32s2::rsa::interrupt_ena"],[16180,"esp32s2::rsa::m_mem"],[16190,"esp32s2::rsa::m_prime"],[16205,"esp32s2::rsa::mode"],[16220,"esp32s2::rsa::modexp_start"],[16232,"esp32s2::rsa::modmult_start"],[16244,"esp32s2::rsa::mult_start"],[16256,"esp32s2::rsa::search_enable"],[16271,"esp32s2::rsa::search_pos"],[16286,"esp32s2::rsa::x_mem"],[16296,"esp32s2::rsa::y_mem"],[16306,"esp32s2::rsa::z_mem"],[16317,"esp32s2::rtc_cntl"],[16559,"esp32s2::rtc_cntl::ana_conf"],[16622,"esp32s2::rtc_cntl::bias_conf"],[16697,"esp32s2::rtc_cntl::brown_out"],[16744,"esp32s2::rtc_cntl::clk_conf"],[16815,"esp32s2::rtc_cntl::cocpu_ctrl"],[16864,"esp32s2::rtc_cntl::cpu_period_conf"],[16883,"esp32s2::rtc_cntl::date"],[16898,"esp32s2::rtc_cntl::diag0"],[16909,"esp32s2::rtc_cntl::dig_iso"],[17016,"esp32s2::rtc_cntl::dig_pad_hold"],[17031,"esp32s2::rtc_cntl::dig_pwc"],[17158,"esp32s2::rtc_cntl::ext_wakeup1"],[17175,"esp32s2::rtc_cntl::ext_wakeup1_status"],[17186,"esp32s2::rtc_cntl::ext_wakeup_conf"],[17209,"esp32s2::rtc_cntl::ext_xtl_conf"],[17290,"esp32s2::rtc_cntl::int_clr_rtc"],[17340,"esp32s2::rtc_cntl::int_ena_rtc"],[17431,"esp32s2::rtc_cntl::int_raw_rtc"],[17480,"esp32s2::rtc_cntl::int_st_rtc"],[17529,"esp32s2::rtc_cntl::low_power_st"],[17594,"esp32s2::rtc_cntl::options0"],[17683,"esp32s2::rtc_cntl::options1"],[17698,"esp32s2::rtc_cntl::pad_hold"],[17797,"esp32s2::rtc_cntl::pwc"],[17896,"esp32s2::rtc_cntl::reg"],[17943,"esp32s2::rtc_cntl::reset_state"],[17966,"esp32s2::rtc_cntl::sdio_act_conf"],[17981,"esp32s2::rtc_cntl::sdio_conf"],[18054,"esp32s2::rtc_cntl::slow_clk_conf"],[18077,"esp32s2::rtc_cntl::slp_reject_cause"],[18088,"esp32s2::rtc_cntl::slp_reject_conf"],[18111,"esp32s2::rtc_cntl::slp_timer0"],[18126,"esp32s2::rtc_cntl::slp_timer1"],[18143,"esp32s2::rtc_cntl::slp_wakeup_cause"],[18154,"esp32s2::rtc_cntl::state0"],[18187,"esp32s2::rtc_cntl::store0"],[18202,"esp32s2::rtc_cntl::store1"],[18217,"esp32s2::rtc_cntl::store2"],[18232,"esp32s2::rtc_cntl::store3"],[18247,"esp32s2::rtc_cntl::store4"],[18262,"esp32s2::rtc_cntl::store5"],[18277,"esp32s2::rtc_cntl::store6"],[18292,"esp32s2::rtc_cntl::store7"],[18307,"esp32s2::rtc_cntl::sw_cpu_stall"],[18326,"esp32s2::rtc_cntl::swd_conf"],[18357,"esp32s2::rtc_cntl::swd_wprotect"],[18372,"esp32s2::rtc_cntl::time_high0"],[18383,"esp32s2::rtc_cntl::time_high1"],[18394,"esp32s2::rtc_cntl::time_low0"],[18405,"esp32s2::rtc_cntl::time_low1"],[18416,"esp32s2::rtc_cntl::time_update"],[18441,"esp32s2::rtc_cntl::timer1"],[18472,"esp32s2::rtc_cntl::timer2"],[18491,"esp32s2::rtc_cntl::timer3"],[18518,"esp32s2::rtc_cntl::timer4"],[18545,"esp32s2::rtc_cntl::timer5"],[18568,"esp32s2::rtc_cntl::timer6"],[18587,"esp32s2::rtc_cntl::touch_approach"],[18604,"esp32s2::rtc_cntl::touch_ctrl1"],[18623,"esp32s2::rtc_cntl::touch_ctrl2"],[18698,"esp32s2::rtc_cntl::touch_filter_ctrl"],[18745,"esp32s2::rtc_cntl::touch_scan_ctrl"],[18784,"esp32s2::rtc_cntl::touch_slp_thres"],[18807,"esp32s2::rtc_cntl::touch_timeout_ctrl"],[18826,"esp32s2::rtc_cntl::ulp_cp_ctrl"],[18863,"esp32s2::rtc_cntl::ulp_cp_timer"],[18888,"esp32s2::rtc_cntl::ulp_cp_timer_1"],[18903,"esp32s2::rtc_cntl::usb_conf"],[18982,"esp32s2::rtc_cntl::wakeup_state"],[18997,"esp32s2::rtc_cntl::wdtconfig0"],[19060,"esp32s2::rtc_cntl::wdtconfig1"],[19075,"esp32s2::rtc_cntl::wdtconfig2"],[19090,"esp32s2::rtc_cntl::wdtconfig3"],[19105,"esp32s2::rtc_cntl::wdtconfig4"],[19120,"esp32s2::rtc_cntl::wdtfeed"],[19132,"esp32s2::rtc_cntl::wdtwprotect"],[19147,"esp32s2::rtc_cntl::xtal32k_clk_factor"],[19162,"esp32s2::rtc_cntl::xtal32k_conf"],[19189,"esp32s2::rtc_i2c"],[19246,"esp32s2::rtc_i2c::cmd"],[19263,"esp32s2::rtc_i2c::ctrl"],[19310,"esp32s2::rtc_i2c::data"],[19329,"esp32s2::rtc_i2c::date"],[19344,"esp32s2::rtc_i2c::int_clr"],[19372,"esp32s2::rtc_i2c::int_ena"],[19419,"esp32s2::rtc_i2c::int_raw"],[19446,"esp32s2::rtc_i2c::int_st"],[19473,"esp32s2::rtc_i2c::scl_high"],[19488,"esp32s2::rtc_i2c::scl_low"],[19503,"esp32s2::rtc_i2c::scl_start_period"],[19518,"esp32s2::rtc_i2c::scl_stop_period"],[19533,"esp32s2::rtc_i2c::sda_duty"],[19548,"esp32s2::rtc_i2c::slave_addr"],[19567,"esp32s2::rtc_i2c::status"],[19596,"esp32s2::rtc_i2c::to"],[19611,"esp32s2::rtc_io"],[19696,"esp32s2::rtc_io::enable_w1tc"],[19708,"esp32s2::rtc_io::ext_wakeup0"],[19723,"esp32s2::rtc_io::pad_dac1"],[19782,"esp32s2::rtc_io::pad_dac2"],[19841,"esp32s2::rtc_io::pin"],[19864,"esp32s2::rtc_io::rtc_debug_sel"],[19899,"esp32s2::rtc_io::rtc_gpio_enable"],[19914,"esp32s2::rtc_io::rtc_gpio_enable_w1ts"],[19926,"esp32s2::rtc_io::rtc_gpio_in"],[19937,"esp32s2::rtc_io::rtc_gpio_out"],[19952,"esp32s2::rtc_io::rtc_gpio_out_w1tc"],[19964,"esp32s2::rtc_io::rtc_gpio_out_w1ts"],[19976,"esp32s2::rtc_io::rtc_gpio_status"],[19991,"esp32s2::rtc_io::rtc_gpio_status_w1tc"],[20003,"esp32s2::rtc_io::rtc_gpio_status_w1ts"],[20015,"esp32s2::rtc_io::rtc_io_date"],[20030,"esp32s2::rtc_io::rtc_io_touch_ctrl"],[20049,"esp32s2::rtc_io::rtc_pad19"],[20096,"esp32s2::rtc_io::rtc_pad20"],[20143,"esp32s2::rtc_io::rtc_pad21"],[20190,"esp32s2::rtc_io::sar_i2c_io"],[20213,"esp32s2::rtc_io::touch_pad"],[20276,"esp32s2::rtc_io::xtal_32n_pad"],[20323,"esp32s2::rtc_io::xtal_32p_pad"],[20370,"esp32s2::rtc_io::xtl_ext_ctr"],[20385,"esp32s2::sens"],[20597,"esp32s2::sens::sar_amp_ctrl1"],[20616,"esp32s2::sens::sar_amp_ctrl2"],[20659,"esp32s2::sens::sar_amp_ctrl3"],[20698,"esp32s2::sens::sar_atten1"],[20713,"esp32s2::sens::sar_atten2"],[20728,"esp32s2::sens::sar_cocpu_debug"],[20747,"esp32s2::sens::sar_cocpu_int_clr"],[20775,"esp32s2::sens::sar_cocpu_int_ena"],[20822,"esp32s2::sens::sar_cocpu_int_raw"],[20849,"esp32s2::sens::sar_cocpu_int_st"],[20876,"esp32s2::sens::sar_cocpu_state"],[20899,"esp32s2::sens::sar_dac_ctrl1"],[20946,"esp32s2::sens::sar_dac_ctrl2"],[20989,"esp32s2::sens::sar_hall_ctrl"],[21016,"esp32s2::sens::sar_i2c_ctrl"],[21039,"esp32s2::sens::sar_io_mux_conf"],[21058,"esp32s2::sens::sar_meas1_ctrl1"],[21093,"esp32s2::sens::sar_meas1_ctrl2"],[21124,"esp32s2::sens::sar_meas1_mux"],[21139,"esp32s2::sens::sar_meas2_ctrl1"],[21180,"esp32s2::sens::sar_meas2_ctrl2"],[21211,"esp32s2::sens::sar_meas2_mux"],[21230,"esp32s2::sens::sar_nouse"],[21245,"esp32s2::sens::sar_power_xpd_sar"],[21264,"esp32s2::sens::sar_reader1_ctrl"],[21295,"esp32s2::sens::sar_reader1_status"],[21306,"esp32s2::sens::sar_reader2_ctrl"],[21341,"esp32s2::sens::sar_reader2_status"],[21352,"esp32s2::sens::sar_slave_addr1"],[21373,"esp32s2::sens::sar_slave_addr2"],[21392,"esp32s2::sens::sar_slave_addr3"],[21411,"esp32s2::sens::sar_slave_addr4"],[21430,"esp32s2::sens::sar_touch_chn_st"],[21447,"esp32s2::sens::sar_touch_conf"],[21484,"esp32s2::sens::sar_touch_status0"],[21497,"esp32s2::sens::sar_touch_status1"],[21510,"esp32s2::sens::sar_touch_status10"],[21523,"esp32s2::sens::sar_touch_status11"],[21536,"esp32s2::sens::sar_touch_status12"],[21549,"esp32s2::sens::sar_touch_status13"],[21562,"esp32s2::sens::sar_touch_status14"],[21575,"esp32s2::sens::sar_touch_status15"],[21588,"esp32s2::sens::sar_touch_status16"],[21605,"esp32s2::sens::sar_touch_status2"],[21618,"esp32s2::sens::sar_touch_status3"],[21631,"esp32s2::sens::sar_touch_status4"],[21644,"esp32s2::sens::sar_touch_status5"],[21657,"esp32s2::sens::sar_touch_status6"],[21670,"esp32s2::sens::sar_touch_status7"],[21683,"esp32s2::sens::sar_touch_status8"],[21696,"esp32s2::sens::sar_touch_status9"],[21709,"esp32s2::sens::sar_touch_thres1"],[21724,"esp32s2::sens::sar_touch_thres10"],[21739,"esp32s2::sens::sar_touch_thres11"],[21754,"esp32s2::sens::sar_touch_thres12"],[21769,"esp32s2::sens::sar_touch_thres13"],[21784,"esp32s2::sens::sar_touch_thres14"],[21799,"esp32s2::sens::sar_touch_thres2"],[21814,"esp32s2::sens::sar_touch_thres3"],[21829,"esp32s2::sens::sar_touch_thres4"],[21844,"esp32s2::sens::sar_touch_thres5"],[21859,"esp32s2::sens::sar_touch_thres6"],[21874,"esp32s2::sens::sar_touch_thres7"],[21889,"esp32s2::sens::sar_touch_thres8"],[21904,"esp32s2::sens::sar_touch_thres9"],[21919,"esp32s2::sens::sar_tsens_ctrl"],[21958,"esp32s2::sens::sar_tsens_ctrl2"],[21989,"esp32s2::sens::sardate"],[22004,"esp32s2::sha"],[22056,"esp32s2::sha::busy"],[22067,"esp32s2::sha::continue_"],[22079,"esp32s2::sha::date"],[22094,"esp32s2::sha::dma_block_num"],[22109,"esp32s2::sha::dma_continue"],[22121,"esp32s2::sha::dma_start"],[22133,"esp32s2::sha::h_mem"],[22148,"esp32s2::sha::int_clear"],[22160,"esp32s2::sha::int_ena"],[22175,"esp32s2::sha::m_mem"],[22190,"esp32s2::sha::mode"],[22205,"esp32s2::sha::start"],[22217,"esp32s2::sha::t_length"],[22232,"esp32s2::sha::t_string"],[22247,"esp32s2::spi0"],[22453,"esp32s2::spi0::addr"],[22468,"esp32s2::spi0::clock"],[22499,"esp32s2::spi0::cmd"],[22518,"esp32s2::spi0::ctrl"],[22593,"esp32s2::spi0::ctrl1"],[22624,"esp32s2::spi0::ctrl2"],[22651,"esp32s2::spi0::din_mode"],[22698,"esp32s2::spi0::din_num"],[22741,"esp32s2::spi0::dma_conf"],[22848,"esp32s2::spi0::dma_in_link"],[22883,"esp32s2::spi0::dma_instatus"],[22904,"esp32s2::spi0::dma_int_clr"],[22979,"esp32s2::spi0::dma_int_ena"],[23054,"esp32s2::spi0::dma_int_raw"],[23107,"esp32s2::spi0::dma_int_st"],[23160,"esp32s2::spi0::dma_out_link"],[23191,"esp32s2::spi0::dma_outstatus"],[23212,"esp32s2::spi0::dout_mode"],[23255,"esp32s2::spi0::dout_num"],[23298,"esp32s2::spi0::fsm"],[23315,"esp32s2::spi0::hold"],[23346,"esp32s2::spi0::in_err_eof_des_addr"],[23357,"esp32s2::spi0::in_suc_eof_des_addr"],[23368,"esp32s2::spi0::inlink_dscr"],[23379,"esp32s2::spi0::inlink_dscr_bf0"],[23390,"esp32s2::spi0::inlink_dscr_bf1"],[23401,"esp32s2::spi0::lcd_ctrl"],[23428,"esp32s2::spi0::lcd_ctrl1"],[23451,"esp32s2::spi0::lcd_ctrl2"],[23482,"esp32s2::spi0::lcd_d_mode"],[23521,"esp32s2::spi0::lcd_d_num"],[23552,"esp32s2::spi0::misc"],[23651,"esp32s2::spi0::miso_dlen"],[23666,"esp32s2::spi0::mosi_dlen"],[23681,"esp32s2::spi0::out_eof_bfr_des_addr"],[23692,"esp32s2::spi0::out_eof_des_addr"],[23703,"esp32s2::spi0::outlink_dscr"],[23714,"esp32s2::spi0::outlink_dscr_bf0"],[23725,"esp32s2::spi0::outlink_dscr_bf1"],[23736,"esp32s2::spi0::reg_date"],[23751,"esp32s2::spi0::slave"],[23808,"esp32s2::spi0::slave1"],[23847,"esp32s2::spi0::slv_rd_byte"],[23890,"esp32s2::spi0::slv_rdbuf_dlen"],[23913,"esp32s2::spi0::slv_wrbuf_dlen"],[23932,"esp32s2::spi0::user"],[24063,"esp32s2::spi0::user1"],[24082,"esp32s2::spi0::user2"],[24101,"esp32s2::spi0::w0"],[24116,"esp32s2::spi0::w1"],[24131,"esp32s2::spi0::w10"],[24146,"esp32s2::spi0::w11"],[24161,"esp32s2::spi0::w12"],[24176,"esp32s2::spi0::w13"],[24191,"esp32s2::spi0::w14"],[24206,"esp32s2::spi0::w15"],[24221,"esp32s2::spi0::w16"],[24236,"esp32s2::spi0::w17"],[24251,"esp32s2::spi0::w2"],[24266,"esp32s2::spi0::w3"],[24281,"esp32s2::spi0::w4"],[24296,"esp32s2::spi0::w5"],[24311,"esp32s2::spi0::w6"],[24326,"esp32s2::spi0::w7"],[24341,"esp32s2::spi0::w8"],[24356,"esp32s2::spi0::w9"],[24371,"esp32s2::syscon"],[24499,"esp32s2::syscon::clk_out_en"],[24554,"esp32s2::syscon::date"],[24569,"esp32s2::syscon::ext_mem_pms_lock"],[24584,"esp32s2::syscon::flash_ace0_addr"],[24599,"esp32s2::syscon::flash_ace0_attr"],[24614,"esp32s2::syscon::flash_ace0_size"],[24629,"esp32s2::syscon::flash_ace1_addr"],[24644,"esp32s2::syscon::flash_ace1_attr"],[24659,"esp32s2::syscon::flash_ace1_size"],[24674,"esp32s2::syscon::flash_ace2_addr"],[24689,"esp32s2::syscon::flash_ace2_attr"],[24704,"esp32s2::syscon::flash_ace2_size"],[24719,"esp32s2::syscon::flash_ace3_addr"],[24734,"esp32s2::syscon::flash_ace3_attr"],[24749,"esp32s2::syscon::flash_ace3_size"],[24764,"esp32s2::syscon::front_end_mem_pd"],[24799,"esp32s2::syscon::host_inf_sel"],[24814,"esp32s2::syscon::redcy_sig0"],[24831,"esp32s2::syscon::redcy_sig1"],[24848,"esp32s2::syscon::sdio_ctrl"],[24863,"esp32s2::syscon::spi_mem_pms_ctrl"],[24880,"esp32s2::syscon::spi_mem_reject_addr"],[24891,"esp32s2::syscon::sram_ace0_addr"],[24906,"esp32s2::syscon::sram_ace0_attr"],[24921,"esp32s2::syscon::sram_ace0_size"],[24936,"esp32s2::syscon::sram_ace1_addr"],[24951,"esp32s2::syscon::sram_ace1_attr"],[24966,"esp32s2::syscon::sram_ace1_size"],[24981,"esp32s2::syscon::sram_ace2_addr"],[24996,"esp32s2::syscon::sram_ace2_attr"],[25011,"esp32s2::syscon::sram_ace2_size"],[25026,"esp32s2::syscon::sram_ace3_addr"],[25041,"esp32s2::syscon::sram_ace3_attr"],[25056,"esp32s2::syscon::sram_ace3_size"],[25071,"esp32s2::syscon::sysclk_conf"],[25094,"esp32s2::syscon::tick_conf"],[25117,"esp32s2::syscon::wifi_bb_cfg"],[25132,"esp32s2::syscon::wifi_bb_cfg_2"],[25147,"esp32s2::syscon::wifi_clk_en"],[25162,"esp32s2::syscon::wifi_rst_en"],[25177,"esp32s2::system"],[25296,"esp32s2::system::bt_lpck_div_frac"],[25327,"esp32s2::system::bustoextmem_ena"],[25342,"esp32s2::system::cache_control"],[25365,"esp32s2::system::clock_gate"],[25380,"esp32s2::system::cpu_intr_from_cpu_0"],[25395,"esp32s2::system::cpu_intr_from_cpu_1"],[25410,"esp32s2::system::cpu_intr_from_cpu_2"],[25425,"esp32s2::system::cpu_intr_from_cpu_3"],[25440,"esp32s2::system::cpu_per_conf"],[25467,"esp32s2::system::cpu_peri_clk_en"],[25482,"esp32s2::system::cpu_peri_rst_en"],[25497,"esp32s2::system::date"],[25512,"esp32s2::system::external_device_encrypt_decrypt_control"],[25539,"esp32s2::system::jtag_ctrl_0"],[25551,"esp32s2::system::jtag_ctrl_1"],[25563,"esp32s2::system::jtag_ctrl_2"],[25575,"esp32s2::system::jtag_ctrl_3"],[25587,"esp32s2::system::jtag_ctrl_4"],[25599,"esp32s2::system::jtag_ctrl_5"],[25611,"esp32s2::system::jtag_ctrl_6"],[25623,"esp32s2::system::jtag_ctrl_7"],[25635,"esp32s2::system::lpck_div_int"],[25650,"esp32s2::system::mem_pd_mask"],[25665,"esp32s2::system::perip_clk_en0"],[25804,"esp32s2::system::perip_clk_en1"],[25839,"esp32s2::system::perip_rst_en0"],[25978,"esp32s2::system::perip_rst_en1"],[26013,"esp32s2::system::redundant_eco_ctrl"],[26030,"esp32s2::system::rom_ctrl_0"],[26045,"esp32s2::system::rom_ctrl_1"],[26064,"esp32s2::system::rsa_pd_ctrl"],[26087,"esp32s2::system::rtc_fastmem_config"],[26112,"esp32s2::system::rtc_fastmem_crc"],[26123,"esp32s2::system::sram_ctrl_0"],[26138,"esp32s2::system::sram_ctrl_1"],[26153,"esp32s2::system::sram_ctrl_2"],[26168,"esp32s2::system::sysclk_conf"],[26191,"esp32s2::systimer"],[26262,"esp32s2::systimer::conf"],[26281,"esp32s2::systimer::date"],[26296,"esp32s2::systimer::int_clr"],[26312,"esp32s2::systimer::int_ena"],[26335,"esp32s2::systimer::int_raw"],[26350,"esp32s2::systimer::load"],[26362,"esp32s2::systimer::load_hi"],[26377,"esp32s2::systimer::load_lo"],[26392,"esp32s2::systimer::step"],[26411,"esp32s2::systimer::target0_conf"],[26434,"esp32s2::systimer::target0_hi"],[26449,"esp32s2::systimer::target0_lo"],[26464,"esp32s2::systimer::target1_conf"],[26487,"esp32s2::systimer::target1_hi"],[26502,"esp32s2::systimer::target1_lo"],[26517,"esp32s2::systimer::target2_conf"],[26540,"esp32s2::systimer::target2_hi"],[26555,"esp32s2::systimer::target2_lo"],[26570,"esp32s2::systimer::unit0_op"],[26585,"esp32s2::systimer::unit0_value_hi"],[26596,"esp32s2::systimer::unit0_value_lo"],[26607,"esp32s2::timg0"],[26750,"esp32s2::timg0::int_clr_timers"],[26768,"esp32s2::timg0::int_ena_timers"],[26795,"esp32s2::timg0::int_raw_timers"],[26812,"esp32s2::timg0::int_st_timers"],[26829,"esp32s2::timg0::lactalarmhi"],[26844,"esp32s2::timg0::lactalarmlo"],[26859,"esp32s2::timg0::lactconfig"],[26914,"esp32s2::timg0::lacthi"],[26925,"esp32s2::timg0::lactlo"],[26936,"esp32s2::timg0::lactload"],[26948,"esp32s2::timg0::lactloadhi"],[26963,"esp32s2::timg0::lactloadlo"],[26978,"esp32s2::timg0::lactrtc"],[26993,"esp32s2::timg0::lactupdate"],[27005,"esp32s2::timg0::regclk"],[27020,"esp32s2::timg0::rtccalicfg"],[27049,"esp32s2::timg0::rtccalicfg1"],[27062,"esp32s2::timg0::rtccalicfg2"],[27083,"esp32s2::timg0::talarmhi"],[27098,"esp32s2::timg0::talarmlo"],[27113,"esp32s2::timg0::tconfig"],[27156,"esp32s2::timg0::thi"],[27167,"esp32s2::timg0::timers_date"],[27182,"esp32s2::timg0::tlo"],[27193,"esp32s2::timg0::tload"],[27205,"esp32s2::timg0::tloadhi"],[27220,"esp32s2::timg0::tloadlo"],[27235,"esp32s2::timg0::tupdate"],[27250,"esp32s2::timg0::wdtconfig0"],[27309,"esp32s2::timg0::wdtconfig1"],[27324,"esp32s2::timg0::wdtconfig2"],[27339,"esp32s2::timg0::wdtconfig3"],[27354,"esp32s2::timg0::wdtconfig4"],[27369,"esp32s2::timg0::wdtconfig5"],[27384,"esp32s2::timg0::wdtfeed"],[27396,"esp32s2::timg0::wdtwprotect"],[27411,"esp32s2::twai0"],[27500,"esp32s2::twai0::arb_lost_cap"],[27511,"esp32s2::twai0::bus_timing_0"],[27530,"esp32s2::twai0::bus_timing_1"],[27553,"esp32s2::twai0::clock_divider"],[27572,"esp32s2::twai0::cmd"],[27592,"esp32s2::twai0::data_0"],[27607,"esp32s2::twai0::data_1"],[27622,"esp32s2::twai0::data_10"],[27637,"esp32s2::twai0::data_11"],[27652,"esp32s2::twai0::data_12"],[27667,"esp32s2::twai0::data_2"],[27682,"esp32s2::twai0::data_3"],[27697,"esp32s2::twai0::data_4"],[27712,"esp32s2::twai0::data_5"],[27727,"esp32s2::twai0::data_6"],[27742,"esp32s2::twai0::data_7"],[27757,"esp32s2::twai0::data_8"],[27772,"esp32s2::twai0::data_9"],[27787,"esp32s2::twai0::err_code_cap"],[27802,"esp32s2::twai0::err_warning_limit"],[27817,"esp32s2::twai0::int_ena"],[27856,"esp32s2::twai0::int_raw"],[27879,"esp32s2::twai0::mode"],[27906,"esp32s2::twai0::rx_err_cnt"],[27921,"esp32s2::twai0::rx_message_cnt"],[27932,"esp32s2::twai0::status"],[27959,"esp32s2::twai0::tx_err_cnt"],[27974,"esp32s2::uart0"],[28075,"esp32s2::uart0::at_cmd_char"],[28094,"esp32s2::uart0::at_cmd_gaptout"],[28109,"esp32s2::uart0::at_cmd_postcnt"],[28124,"esp32s2::uart0::at_cmd_precnt"],[28139,"esp32s2::uart0::autobaud"],[28158,"esp32s2::uart0::clkdiv"],[28177,"esp32s2::uart0::conf0"],[28296,"esp32s2::uart0::conf1"],[28327,"esp32s2::uart0::date"],[28342,"esp32s2::uart0::fifo"],[28357,"esp32s2::uart0::flow_conf"],[28392,"esp32s2::uart0::fsm_status"],[28405,"esp32s2::uart0::highpulse"],[28416,"esp32s2::uart0::id"],[28431,"esp32s2::uart0::idle_conf"],[28454,"esp32s2::uart0::int_clr"],[28504,"esp32s2::uart0::int_ena"],[28595,"esp32s2::uart0::int_raw"],[28644,"esp32s2::uart0::int_st"],[28693,"esp32s2::uart0::lowpulse"],[28704,"esp32s2::uart0::mem_conf"],[28739,"esp32s2::uart0::mem_rx_status"],[28752,"esp32s2::uart0::mem_tx_status"],[28765,"esp32s2::uart0::negpulse"],[28776,"esp32s2::uart0::pospulse"],[28787,"esp32s2::uart0::rs485_conf"],[28826,"esp32s2::uart0::rxd_cnt"],[28837,"esp32s2::uart0::sleep_conf"],[28852,"esp32s2::uart0::status"],[28877,"esp32s2::uart0::swfc_conf0"],[28896,"esp32s2::uart0::swfc_conf1"],[28915,"esp32s2::uhci0"],[29064,"esp32s2::uhci0::ahb_test"],[29083,"esp32s2::uhci0::conf0"],[29182,"esp32s2::uhci0::conf1"],[29233,"esp32s2::uhci0::date"],[29248,"esp32s2::uhci0::dma_in_dscr"],[29259,"esp32s2::uhci0::dma_in_dscr_bf0"],[29270,"esp32s2::uhci0::dma_in_err_eof_des_addr"],[29281,"esp32s2::uhci0::dma_in_link"],[29314,"esp32s2::uhci0::dma_in_pop"],[29331,"esp32s2::uhci0::dma_in_status"],[29346,"esp32s2::uhci0::dma_in_suc_eof_des_addr"],[29357,"esp32s2::uhci0::dma_out_dscr"],[29368,"esp32s2::uhci0::dma_out_dscr_bf0"],[29379,"esp32s2::uhci0::dma_out_eof_bfr_des_addr"],[29390,"esp32s2::uhci0::dma_out_eof_des_addr"],[29401,"esp32s2::uhci0::dma_out_link"],[29430,"esp32s2::uhci0::dma_out_push"],[29449,"esp32s2::uhci0::dma_out_status"],[29462,"esp32s2::uhci0::esc_conf0"],[29485,"esp32s2::uhci0::esc_conf1"],[29508,"esp32s2::uhci0::esc_conf2"],[29531,"esp32s2::uhci0::esc_conf3"],[29554,"esp32s2::uhci0::escape_conf"],[29597,"esp32s2::uhci0::hung_conf"],[29632,"esp32s2::uhci0::int_clr"],[29676,"esp32s2::uhci0::int_ena"],[29755,"esp32s2::uhci0::int_raw"],[29798,"esp32s2::uhci0::int_st"],[29841,"esp32s2::uhci0::pkt_thres"],[29856,"esp32s2::uhci0::q0_word0"],[29871,"esp32s2::uhci0::q0_word1"],[29886,"esp32s2::uhci0::q1_word0"],[29901,"esp32s2::uhci0::q1_word1"],[29916,"esp32s2::uhci0::q2_word0"],[29931,"esp32s2::uhci0::q2_word1"],[29946,"esp32s2::uhci0::q3_word0"],[29961,"esp32s2::uhci0::q3_word1"],[29976,"esp32s2::uhci0::q4_word0"],[29991,"esp32s2::uhci0::q4_word1"],[30006,"esp32s2::uhci0::q5_word0"],[30021,"esp32s2::uhci0::q5_word1"],[30036,"esp32s2::uhci0::q6_word0"],[30051,"esp32s2::uhci0::q6_word1"],[30066,"esp32s2::uhci0::quick_sent"],[30093,"esp32s2::uhci0::rx_head"],[30104,"esp32s2::uhci0::state0"],[30123,"esp32s2::uhci0::state1"],[30142,"esp32s2::usb0"],[30654,"esp32s2::usb0::daint"],[30691,"esp32s2::usb0::daintmsk"],[30758,"esp32s2::usb0::dcfg"],[30813,"esp32s2::usb0::dctl"],[30872,"esp32s2::usb0::diepctl0"],[30913,"esp32s2::usb0::diepctl1"],[30958,"esp32s2::usb0::diepctl2"],[31003,"esp32s2::usb0::diepctl3"],[31048,"esp32s2::usb0::diepctl4"],[31093,"esp32s2::usb0::diepctl5"],[31138,"esp32s2::usb0::diepctl6"],[31183,"esp32s2::usb0::diepdma0"],[31198,"esp32s2::usb0::diepdma1"],[31213,"esp32s2::usb0::diepdma2"],[31228,"esp32s2::usb0::diepdma3"],[31243,"esp32s2::usb0::diepdma4"],[31258,"esp32s2::usb0::diepdma5"],[31273,"esp32s2::usb0::diepdma6"],[31288,"esp32s2::usb0::diepdmab0"],[31299,"esp32s2::usb0::diepdmab1"],[31310,"esp32s2::usb0::diepdmab2"],[31321,"esp32s2::usb0::diepdmab3"],[31332,"esp32s2::usb0::diepdmab4"],[31343,"esp32s2::usb0::diepdmab5"],[31354,"esp32s2::usb0::diepdmab6"],[31365,"esp32s2::usb0::diepempmsk"],[31380,"esp32s2::usb0::diepint0"],[31445,"esp32s2::usb0::diepint1"],[31510,"esp32s2::usb0::diepint2"],[31575,"esp32s2::usb0::diepint3"],[31640,"esp32s2::usb0::diepint4"],[31705,"esp32s2::usb0::diepint5"],[31770,"esp32s2::usb0::diepint6"],[31835,"esp32s2::usb0::diepmsk"],[31886,"esp32s2::usb0::dieptsiz0"],[31905,"esp32s2::usb0::dieptsiz1"],[31924,"esp32s2::usb0::dieptsiz2"],[31943,"esp32s2::usb0::dieptsiz3"],[31962,"esp32s2::usb0::dieptsiz4"],[31981,"esp32s2::usb0::dieptsiz5"],[32000,"esp32s2::usb0::dieptsiz6"],[32019,"esp32s2::usb0::dieptxf1"],[32038,"esp32s2::usb0::dieptxf2"],[32057,"esp32s2::usb0::dieptxf3"],[32076,"esp32s2::usb0::dieptxf4"],[32095,"esp32s2::usb0::doepctl0"],[32132,"esp32s2::usb0::doepctl1"],[32173,"esp32s2::usb0::doepctl2"],[32214,"esp32s2::usb0::doepctl3"],[32255,"esp32s2::usb0::doepctl4"],[32296,"esp32s2::usb0::doepctl5"],[32337,"esp32s2::usb0::doepctl6"],[32378,"esp32s2::usb0::doepdma0"],[32393,"esp32s2::usb0::doepdma1"],[32408,"esp32s2::usb0::doepdma2"],[32423,"esp32s2::usb0::doepdma3"],[32438,"esp32s2::usb0::doepdma4"],[32453,"esp32s2::usb0::doepdma5"],[32468,"esp32s2::usb0::doepdma6"],[32483,"esp32s2::usb0::doepdmab0"],[32498,"esp32s2::usb0::doepdmab1"],[32513,"esp32s2::usb0::doepdmab2"],[32528,"esp32s2::usb0::doepdmab3"],[32543,"esp32s2::usb0::doepdmab4"],[32558,"esp32s2::usb0::doepdmab5"],[32573,"esp32s2::usb0::doepdmab6"],[32588,"esp32s2::usb0::doepint0"],[32655,"esp32s2::usb0::doepint1"],[32722,"esp32s2::usb0::doepint2"],[32789,"esp32s2::usb0::doepint3"],[32856,"esp32s2::usb0::doepint4"],[32923,"esp32s2::usb0::doepint5"],[32990,"esp32s2::usb0::doepint6"],[33057,"esp32s2::usb0::doepmsk"],[33116,"esp32s2::usb0::doeptsiz0"],[33139,"esp32s2::usb0::doeptsiz1"],[33162,"esp32s2::usb0::doeptsiz2"],[33185,"esp32s2::usb0::doeptsiz3"],[33208,"esp32s2::usb0::doeptsiz4"],[33231,"esp32s2::usb0::doeptsiz5"],[33254,"esp32s2::usb0::doeptsiz6"],[33277,"esp32s2::usb0::dsts"],[33296,"esp32s2::usb0::dthrctl"],[33335,"esp32s2::usb0::dtxfsts0"],[33346,"esp32s2::usb0::dtxfsts1"],[33357,"esp32s2::usb0::dtxfsts2"],[33368,"esp32s2::usb0::dtxfsts3"],[33379,"esp32s2::usb0::dtxfsts4"],[33390,"esp32s2::usb0::dtxfsts5"],[33401,"esp32s2::usb0::dtxfsts6"],[33412,"esp32s2::usb0::dvbusdis"],[33427,"esp32s2::usb0::dvbuspulse"],[33442,"esp32s2::usb0::gahbcfg"],[33489,"esp32s2::usb0::gdfifocfg"],[33508,"esp32s2::usb0::ghwcfg1"],[33519,"esp32s2::usb0::ghwcfg2"],[33556,"esp32s2::usb0::ghwcfg3"],[33589,"esp32s2::usb0::ghwcfg4"],[33634,"esp32s2::usb0::gintmsk"],[33753,"esp32s2::usb0::gintsts"],[33854,"esp32s2::usb0::gnptxfsiz"],[33873,"esp32s2::usb0::gnptxsts"],[33888,"esp32s2::usb0::gotgctl"],[33965,"esp32s2::usb0::gotgint"],[34000,"esp32s2::usb0::grstctl"],[34039,"esp32s2::usb0::grxfsiz"],[34054,"esp32s2::usb0::grxstsp"],[34073,"esp32s2::usb0::grxstsr"],[34092,"esp32s2::usb0::gsnpsid"],[34103,"esp32s2::usb0::gusbcfg"],[34162,"esp32s2::usb0::haint"],[34173,"esp32s2::usb0::haintmsk"],[34188,"esp32s2::usb0::hcchar0"],[34239,"esp32s2::usb0::hcchar1"],[34290,"esp32s2::usb0::hcchar2"],[34341,"esp32s2::usb0::hcchar3"],[34392,"esp32s2::usb0::hcchar4"],[34443,"esp32s2::usb0::hcchar5"],[34494,"esp32s2::usb0::hcchar6"],[34545,"esp32s2::usb0::hcchar7"],[34596,"esp32s2::usb0::hcdma0"],[34611,"esp32s2::usb0::hcdma1"],[34626,"esp32s2::usb0::hcdma2"],[34641,"esp32s2::usb0::hcdma3"],[34656,"esp32s2::usb0::hcdma4"],[34671,"esp32s2::usb0::hcdma5"],[34686,"esp32s2::usb0::hcdma6"],[34701,"esp32s2::usb0::hcdma7"],[34716,"esp32s2::usb0::hcdmab0"],[34727,"esp32s2::usb0::hcdmab1"],[34738,"esp32s2::usb0::hcdmab2"],[34749,"esp32s2::usb0::hcdmab3"],[34760,"esp32s2::usb0::hcdmab4"],[34771,"esp32s2::usb0::hcdmab5"],[34782,"esp32s2::usb0::hcdmab6"],[34793,"esp32s2::usb0::hcdmab7"],[34804,"esp32s2::usb0::hcfg"],[34843,"esp32s2::usb0::hcint0"],[34910,"esp32s2::usb0::hcint1"],[34977,"esp32s2::usb0::hcint2"],[35044,"esp32s2::usb0::hcint3"],[35111,"esp32s2::usb0::hcint4"],[35178,"esp32s2::usb0::hcint5"],[35245,"esp32s2::usb0::hcint6"],[35312,"esp32s2::usb0::hcint7"],[35379,"esp32s2::usb0::hcintmsk0"],[35442,"esp32s2::usb0::hcintmsk1"],[35505,"esp32s2::usb0::hcintmsk2"],[35568,"esp32s2::usb0::hcintmsk3"],[35631,"esp32s2::usb0::hcintmsk4"],[35694,"esp32s2::usb0::hcintmsk5"],[35757,"esp32s2::usb0::hcintmsk6"],[35820,"esp32s2::usb0::hcintmsk7"],[35883,"esp32s2::usb0::hctsiz0"],[35910,"esp32s2::usb0::hctsiz1"],[35937,"esp32s2::usb0::hctsiz2"],[35964,"esp32s2::usb0::hctsiz3"],[35991,"esp32s2::usb0::hctsiz4"],[36018,"esp32s2::usb0::hctsiz5"],[36045,"esp32s2::usb0::hctsiz6"],[36072,"esp32s2::usb0::hctsiz7"],[36099,"esp32s2::usb0::hfir"],[36118,"esp32s2::usb0::hflbaddr"],[36133,"esp32s2::usb0::hfnum"],[36146,"esp32s2::usb0::hprt"],[36201,"esp32s2::usb0::hptxfsiz"],[36220,"esp32s2::usb0::hptxsts"],[36235,"esp32s2::usb0::pcgcctl"],[36270,"esp32s2::usb_wrap"],[36287,"esp32s2::usb_wrap::date"],[36302,"esp32s2::usb_wrap::otg_conf"],[36401,"esp32s2::usb_wrap::test_conf"],[36434,"esp32s2::xts_aes"],[36470,"esp32s2::xts_aes::date"],[36481,"esp32s2::xts_aes::destination"],[36496,"esp32s2::xts_aes::destroy"],[36508,"esp32s2::xts_aes::linesize"],[36523,"esp32s2::xts_aes::physical_address"],[36538,"esp32s2::xts_aes::plain_"],[36553,"esp32s2::xts_aes::release"],[36565,"esp32s2::xts_aes::state"],[36576,"esp32s2::xts_aes::trigger"],[36588,"core::fmt"],[36589,"core::fmt"],[36590,"core::result"],[36591,"core::any"],[36592,"core::iter::traits::iterator"],[36593,"core::marker"],[36594,"core::ops::function"]],"d":["AES (Advanced Encryption Standard) Accelerator","AES","56 - AES","89 - APB_ADC","92 - APB_PERI_ERR","SAR (Successive Approximation Register) Analog-to-Digital …","APB_SARADC","BB Peripheral","BB","5 - BT_BB","6 - BT_BB_NMI","4 - BT_MAC","70 - CACHE_IA","91 - CPU_PERI_ERR","88 - DCACHE_PRELOAD","93 - DCACHE_SYNC","DEDICATED_GPIO Peripheral","DEDICATED_GPIO","27 - DEDICATED_GPIO","Digital Signature","DS","eFuse Controller","EFUSE","46 - EFUSE","External Memory","EXTMEM","28 - FROM_CPU_INTR0","29 - FROM_CPU_INTR1","30 - FROM_CPU_INTR2","31 - FROM_CPU_INTR3","General Purpose Input/Output","GPIO","23 - GPIO","25 - GPIO_INTR_2","24 - GPIO_NMI","26 - GPIO_NMI_2","Sigma-Delta Modulation","GPIO_SD","HMAC (Hash-based Message Authentication Code) Accelerator","HMAC","I2C (Inter-Integrated Circuit) Controller 0","I2C0","I2C (Inter-Integrated Circuit) Controller 1","I2C1","52 - I2C_EXT0","53 - I2C_EXT1","I2S (Inter-IC Sound) Controller 0","I2S0","35 - I2S0","36 - I2S1","87 - ICACHE_PRELOAD","94 - ICACHE_SYNC","Interrupt Controller (Core 0)","INTERRUPT_CORE0","Input/Output Multiplexer","IO_MUX","Enumeration of all the interrupts.","LED Control PWM (Pulse Width Modulation)","LEDC","45 - LEDC","Number available in the NVIC for configuring priority","Pulse Count Controller","PCNT","51 - PCNT","Permissions Controller","PMS","80 - PMS_DMA_APB_I_ILG","81 - PMS_DMA_RX_I_ILG","82 - PMS_DMA_TX_I_ILG","78 - PMS_PRO_AHB_ILG","79 - PMS_PRO_CACHE_ILG","77 - PMS_PRO_DPORT_ILG","76 - PMS_PRO_DRAM0_ILG","75 - PMS_PRO_IRAM0_ILG","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","All the peripherals.","Remote Control","RMT","50 - RMT","Hardware Random Number Generator","RNG","RSA (Rivest Shamir Adleman) Accelerator","RSA","54 - RSA","Real-Time Clock Control","RTC_CNTL","49 - RTC_CORE","Low-power I2C (Inter-Integrated Circuit) Controller","RTC_I2C","Low-power Input/Output","RTC_IO","8 - RWBLE","10 - RWBLE_NMI","7 - RWBT","9 - RWBT_NMI","40 - SDIO_HOST","SENS Peripheral","SENS","SHA (Secure Hash Algorithm) Accelerator","SHA","55 - SHA","11 - SLC0","12 - SLC1","SPI (Serial Peripheral Interface) Controller 0","SPI0","83 - SPI0_REJECT_CACHE","SPI (Serial Peripheral Interface) Controller 1","SPI1","32 - SPI1","SPI (Serial Peripheral Interface) Controller 2","SPI2","33 - SPI2","57 - SPI2_DMA","SPI (Serial Peripheral Interface) Controller 3","SPI3","34 - SPI3","58 - SPI3_DMA","SPI (Serial Peripheral Interface) Controller 4","SPI4","86 - SPI4","85 - SPI4_DMA","SYSCON Peripheral","SYSCON","System Configuration Registers","SYSTEM","System Timer","SYSTIMER","71 - SYSTIMER_TARGET0","72 - SYSTIMER_TARGET1","73 - SYSTIMER_TARGET2","65 - TG0_LACT_EDGE","18 - TG0_LACT_LEVEL","62 - TG0_T0_EDGE","15 - TG0_T0_LEVEL","63 - TG0_T1_EDGE","16 - TG0_T1_LEVEL","64 - TG0_WDT_EDGE","17 - TG0_WDT_LEVEL","69 - TG1_LACT_EDGE","22 - TG1_LACT_LEVEL","66 - TG1_T0_EDGE","19 - TG1_T0_LEVEL","67 - TG1_T1_EDGE","20 - TG1_T1_LEVEL","68 - TG1_WDT_EDGE","21 - TG1_WDT_LEVEL","60 - TIMER1","61 - TIMER2","Timer Group 0","TIMG0","Timer Group 1","TIMG1","Two-Wire Automotive Interface","TWAI0","47 - TWAI0","TryFromInterruptError","UART (Universal Asynchronous Receiver-Transmitter) …","UART0","37 - UART0","UART (Universal Asynchronous Receiver-Transmitter) …","UART1","38 - UART1","39 - UART2","Universal Host Controller Interface 0","UHCI0","13 - UHCI0","14 - UHCI1","48 - USB","USB OTG (On-The-Go)","USB0","USB_WRAP Peripheral","USB_WRAP","59 - WDT","3 - WIFI_BB","0 - WIFI_MAC","1 - WIFI_NMI","2 - WIFI_PWR","XTS-AES-128 Flash Encryption","XTS_AES","AES (Advanced Encryption Standard) Accelerator","SAR (Successive Approximation Register) Analog-to-Digital …","BB Peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","DEDICATED_GPIO Peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Digital Signature","eFuse Controller","","External Memory","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Common register and bit access and modify traits","General Purpose Input/Output","Sigma-Delta Modulation","HMAC (Hash-based Message Authentication Code) Accelerator","I2C (Inter-Integrated Circuit) Controller 0","I2C (Inter-Integrated Circuit) Controller 1","I2S (Inter-IC Sound) Controller 0","Interrupt Controller (Core 0)","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Input/Output Multiplexer","LED Control PWM (Pulse Width Modulation)","","Pulse Count Controller","Permissions Controller","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Remote Control","Hardware Random Number Generator","RSA (Rivest Shamir Adleman) Accelerator","Real-Time Clock Control","Low-power I2C (Inter-Integrated Circuit) Controller","Low-power Input/Output","SENS Peripheral","SHA (Secure Hash Algorithm) Accelerator","SPI (Serial Peripheral Interface) Controller 0","SPI (Serial Peripheral Interface) Controller 1","SPI (Serial Peripheral Interface) Controller 2","SPI (Serial Peripheral Interface) Controller 3","SPI (Serial Peripheral Interface) Controller 4","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Unchecked version of <code>Peripherals::take</code>.","SYSCON Peripheral","System Configuration Registers","System Timer","Returns all the peripherals <em>once</em>.","Timer Group 0","Timer Group 1","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attempt to convert a given value into an <code>Interrupt</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Two-Wire Automotive Interface","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","UART (Universal Asynchronous Receiver-Transmitter) …","UART (Universal Asynchronous Receiver-Transmitter) …","Universal Host Controller Interface 0","USB OTG (On-The-Go)","USB_WRAP Peripheral","XTS-AES-128 Flash Encryption","AAD_BLOCK_NUM (rw) register accessor: AAD block number …","BLOCK_MODE (rw) register accessor: Block operation type …","BLOCK_NUM (rw) register accessor: Block number …","CONTINUE_OP (w) register accessor: Operation continue …","DATE (rw) register accessor: Version control register","DMA_ENABLE (rw) register accessor: DMA enable register","DMA_EXIT (w) register accessor: Operation exit controlling …","ENDIAN (rw) register accessor: Endian configuration …","H_ (r) register accessor: GCM hash subkey","INC_SEL (rw) register accessor: Standard incrementing …","INT_CLR (w) register accessor: DMA-AES interrupt clear …","INT_ENA (rw) register accessor: DMA-AES interrupt enable …","IV_ (rw) register accessor: initialization vector","J0_ (rw) register accessor: J0","KEY (rw) register accessor: AES key register %s","MODE (rw) register accessor: AES working mode …","REMAINDER_BIT_NUM (rw) register accessor: Remainder bit …","Register block","STATE (r) register accessor: Operation status register","T0_ (r) register accessor: T0","TEXT_IN (rw) register accessor: Source data register %s","TEXT_OUT (rw) register accessor: Result data register %s","TRIGGER (w) register accessor: Operation start controlling …","AAD block number configuration register","0xa0 - AAD block number configuration register","Block operation type register","0x94 - Block operation type register","Block number configuration register","0x98 - Block number configuration register","","","Operation continue controlling register","0xa8 - Operation continue controlling register","Version control register","0xb4 - Version control register","DMA enable register","0x90 - DMA enable register","Operation exit controlling register","0xb8 - Operation exit controlling register","Endian configuration register","0x44 - Endian configuration register","Returns the argument unchanged.","GCM hash subkey","0x60..0x70 - GCM hash subkey","Iterator for array of: 0x60..0x70 - GCM hash subkey","Standard incrementing function register","0x9c - Standard incrementing function register","DMA-AES interrupt clear register","0xac - DMA-AES interrupt clear register","DMA-AES interrupt enable register","0xb0 - DMA-AES interrupt enable register","Calls <code>U::from(self)</code>.","initialization vector","0x50..0x60 - initialization vector","Iterator for array of: 0x50..0x60 - initialization vector","J0","0x70..0x80 - J0","Iterator for array of: 0x70..0x80 - J0","AES key register %s","0x00..0x20 - AES key register %s","Iterator for array of: 0x00..0x20 - AES key register %s","AES working mode configuration register","0x40 - AES working mode configuration register","Remainder bit number of plaintext/ciphertext","0xa4 - Remainder bit number of plaintext/ciphertext","Operation status register","0x4c - Operation status register","T0","0x80..0x90 - T0","Iterator for array of: 0x80..0x90 - T0","Source data register %s","0x20..0x30 - Source data register %s","Iterator for array of: 0x20..0x30 - Source data register %s","Result data register %s","0x30..0x40 - Result data register %s","Iterator for array of: 0x30..0x40 - Result data register %s","Operation start controlling register","0x48 - Operation start controlling register","","","","Field <code>AAD_BLOCK_NUM</code> reader - Stores the ADD Block Number …","AAD block number configuration register","Field <code>AAD_BLOCK_NUM</code> writer - Stores the ADD Block Number …","Register <code>AAD_BLOCK_NUM</code> reader","Register <code>AAD_BLOCK_NUM</code> writer","Bits 0:31 - Stores the ADD Block Number for the GCM …","Bits 0:31 - Stores the ADD Block Number for the GCM …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLOCK_MODE</code> reader - Defines the operation type of …","Block operation type register","Field <code>BLOCK_MODE</code> writer - Defines the operation type of …","Register <code>BLOCK_MODE</code> reader","Register <code>BLOCK_MODE</code> writer","Writes raw bits to the register.","Bits 0:2 - Defines the operation type of the AES …","Bits 0:2 - Defines the operation type of the AES …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLOCK_NUM</code> reader - Stores the Block Number of …","Block number configuration register","Field <code>BLOCK_NUM</code> writer - Stores the Block Number of …","Register <code>BLOCK_NUM</code> reader","Register <code>BLOCK_NUM</code> writer","Writes raw bits to the register.","Bits 0:31 - Stores the Block Number of plaintext or …","Bits 0:31 - Stores the Block Number of plaintext or …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Operation continue controlling register","Field <code>CONTINUE_OP</code> writer - Set this bit to 1 to continue …","Register <code>CONTINUE_OP</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to 1 to continue AES operation.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - Version control register","Version control register","Field <code>DATE</code> writer - Version control register","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Version control register","Bits 0:29 - Version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_ENABLE</code> reader - Defines the working mode of the …","DMA enable register","Field <code>DMA_ENABLE</code> writer - Defines the working mode of the …","Register <code>DMA_ENABLE</code> reader","Register <code>DMA_ENABLE</code> writer","Writes raw bits to the register.","","","Bit 0 - Defines the working mode of the AES Accelerator. …","Bit 0 - Defines the working mode of the AES Accelerator. …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Operation exit controlling register","Field <code>DMA_EXIT</code> writer - Set this bit to 1 to exit AES …","Register <code>DMA_EXIT</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to 1 to exit AES operation. This …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENDIAN</code> reader - Defines the endianness of input and …","Endian configuration register","Field <code>ENDIAN</code> writer - Defines the endianness of input and …","Register <code>ENDIAN</code> reader","Register <code>ENDIAN</code> writer","Writes raw bits to the register.","","","Bits 0:5 - Defines the endianness of input and output …","Bits 0:5 - Defines the endianness of input and output …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>H</code> reader - GCM hash subkey","GCM hash subkey","Register <code>H_%s</code> reader","","","Returns the argument unchanged.","Bits 0:31 - GCM hash subkey","Calls <code>U::from(self)</code>.","","","","Field <code>INC_SEL</code> reader - Defines the Standard Incrementing …","Standard incrementing function register","Field <code>INC_SEL</code> writer - Defines the Standard Incrementing …","Register <code>INC_SEL</code> reader","Register <code>INC_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Defines the Standard Incrementing Function for CTR …","Bit 0 - Defines the Standard Incrementing Function for CTR …","Calls <code>U::from(self)</code>.","","","","DMA-AES interrupt clear register","Field <code>INT_CLR</code> writer - Set this bit to 1 to clear AES …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Set this bit to 1 to clear AES interrupt.","Calls <code>U::from(self)</code>.","","","","Field <code>INT_ENA</code> reader - Set this bit to 1 to enable AES …","DMA-AES interrupt enable register","Field <code>INT_ENA</code> writer - Set this bit to 1 to enable AES …","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Set this bit to 1 to enable AES interrupt and 0 to …","Bit 0 - Set this bit to 1 to enable AES interrupt and 0 to …","Calls <code>U::from(self)</code>.","","","","Field <code>IV</code> reader - This register stores the %sth 32-bit …","Field <code>IV</code> writer - This register stores the %sth 32-bit …","initialization vector","Register <code>IV_%s</code> reader","Register <code>IV_%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the %sth 32-bit piece of …","Bits 0:31 - This register stores the %sth 32-bit piece of …","","","","Field <code>J0</code> reader - This register stores the %sth 32-bit …","Field <code>J0</code> writer - This register stores the %sth 32-bit …","J0","Register <code>J0_%s</code> reader","Register <code>J0_%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the %sth 32-bit piece of …","Bits 0:31 - This register stores the %sth 32-bit piece of …","","","","Field <code>KEY</code> reader - Stores AES keys.","AES key register %s","Field <code>KEY</code> writer - Stores AES keys.","Register <code>KEY[%s]</code> reader","Register <code>KEY[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores AES keys.","Bits 0:31 - Stores AES keys.","","","","Field <code>MODE</code> reader - Defines the operation type of the AES …","AES working mode configuration register","Field <code>MODE</code> writer - Defines the operation type of the AES …","Register <code>MODE</code> reader","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Defines the operation type of the AES …","Bits 0:2 - Defines the operation type of the AES …","","","","Register <code>REMAINDER_BIT_NUM</code> reader","Field <code>REMAINDER_BIT_NUM</code> reader - Stores the Remainder Bit …","Remainder bit number of plaintext/ciphertext","Field <code>REMAINDER_BIT_NUM</code> writer - Stores the Remainder Bit …","Register <code>REMAINDER_BIT_NUM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:6 - Stores the Remainder Bit Number for the GCM …","Bits 0:6 - Stores the Remainder Bit Number for the GCM …","","","","Register <code>STATE</code> reader","Field <code>STATE</code> reader - Stores the working status of the AES …","Operation status register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - Stores the working status of the AES …","","","","Register <code>T0_%s</code> reader","Field <code>T0</code> reader - This register stores the %sth 32-bit …","T0","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the %sth 32-bit piece of …","","","","Register <code>TEXT_IN[%s]</code> reader","Field <code>TEXT_IN</code> reader - Stores the source data when the AES …","Source data register %s","Field <code>TEXT_IN</code> writer - Stores the source data when the AES …","Register <code>TEXT_IN[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the source data when the AES …","Bits 0:31 - Stores the source data when the AES …","","","","Register <code>TEXT_OUT[%s]</code> reader","Field <code>TEXT_OUT</code> reader - Stores the result data when the …","Result data register %s","Field <code>TEXT_OUT</code> writer - Stores the result data when the …","Register <code>TEXT_OUT[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the result data when the AES …","Bits 0:31 - Stores the result data when the AES …","","","","Operation start controlling register","Field <code>TRIGGER</code> writer - Set this bit to 1 to start AES …","Register <code>TRIGGER</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to 1 to start AES operation.","","","","APB_CTRL_DATE (rw) register accessor: Version control …","APB_DAC_CTRL (rw) register accessor: Configure DAC settings","ARB_CTRL (rw) register accessor: Configure the settings of …","CLKM_CONF (rw) register accessor: Configure DIG ADC clock","CTRL (rw) register accessor: DIG ADC common configuration","CTRL2 (rw) register accessor: DIG ADC common configuration","DMA_CONF (rw) register accessor: Configure digital ADC DMA …","FILTER_CTRL (rw) register accessor: Configure the settings …","FILTER_STATUS (r) register accessor: Data status of DIG …","FSM (rw) register accessor: digital adc control register","FSM_WAIT (rw) register accessor: configure saradc fsm …","INT_CLR (w) register accessor: Clear DIG ADC interrupts","INT_ENA (rw) register accessor: Enable DIG ADC interrupts","INT_RAW (r) register accessor: DIG ADC interrupt raw bits","INT_ST (r) register accessor: DIG ADC interrupt status","Register block","SAR1_PATT_TAB1 (rw) register accessor: item 0 ~ 3 for …","SAR1_PATT_TAB2 (rw) register accessor: Item 4 ~ 7 for …","SAR1_PATT_TAB3 (rw) register accessor: Item 8 ~ 11 for …","SAR1_PATT_TAB4 (rw) register accessor: Item 12 ~ 15 for …","SAR1_STATUS (r) register accessor: digital adc1 status","SAR2_PATT_TAB1 (rw) register accessor: item 0 ~ 3 for …","SAR2_PATT_TAB2 (rw) register accessor: Item 4 ~ 7 for …","SAR2_PATT_TAB3 (rw) register accessor: Item 8 ~ 11 for …","SAR2_PATT_TAB4 (rw) register accessor: Item 12 ~ 15 for …","SAR2_STATUS (r) register accessor: digital adc2 status","THRES_CTRL (rw) register accessor: Configure monitor …","Version control register","0x3fc - Version control register","Configure DAC settings","0x60 - Configure DAC settings","Configure the settings of DIG ADC2 arbiter","0x38 - Configure the settings of DIG ADC2 arbiter","","","Configure DIG ADC clock","0x5c - Configure DIG ADC clock","DIG ADC common configuration","0x00 - DIG ADC common configuration","DIG ADC common configuration","0x04 - DIG ADC common configuration","Configure digital ADC DMA path","0x58 - Configure digital ADC DMA path","Configure the settings of DIG ADC2 filter","0x3c - Configure the settings of DIG ADC2 filter","Data status of DIG ADC2 filter","0x40 - Data status of DIG ADC2 filter","Returns the argument unchanged.","digital adc control register","0x08 - digital adc control register","configure saradc fsm internal parameter base on test","0x0c - configure saradc fsm internal parameter base on test","Clear DIG ADC interrupts","0x54 - Clear DIG ADC interrupts","Enable DIG ADC interrupts","0x48 - Enable DIG ADC interrupts","DIG ADC interrupt raw bits","0x4c - DIG ADC interrupt raw bits","DIG ADC interrupt status","0x50 - DIG ADC interrupt status","Calls <code>U::from(self)</code>.","item 0 ~ 3 for pattern table 1 (each item one byte)","0x18 - item 0 ~ 3 for pattern table 1 (each item one byte)","Item 4 ~ 7 for pattern table 1 (each item one byte)","0x1c - Item 4 ~ 7 for pattern table 1 (each item one byte)","Item 8 ~ 11 for pattern table 1 (each item one byte)","0x20 - Item 8 ~ 11 for pattern table 1 (each item one byte)","Item 12 ~ 15 for pattern table 1 (each item one byte)","0x24 - Item 12 ~ 15 for pattern table 1 (each item one …","digital adc1 status","0x10 - digital adc1 status","item 0 ~ 3 for pattern table 2 (each item one byte)","0x28 - item 0 ~ 3 for pattern table 2 (each item one byte)","Item 4 ~ 7 for pattern table 2 (each item one byte)","0x2c - Item 4 ~ 7 for pattern table 2 (each item one byte)","Item 8 ~ 11 for pattern table 2 (each item one byte)","0x30 - Item 8 ~ 11 for pattern table 2 (each item one byte)","Item 12 ~ 15 for pattern table 2 (each item one byte)","0x34 - Item 12 ~ 15 for pattern table 2 (each item one …","digital adc2 status","0x14 - digital adc2 status","Configure monitor threshold for DIG ADC2","0x44 - Configure monitor threshold for DIG ADC2","","","","Field <code>APB_CTRL_DATE</code> reader - Version control register","Version control register","Field <code>APB_CTRL_DATE</code> writer - Version control register","Register <code>APB_CTRL_DATE</code> reader","Register <code>APB_CTRL_DATE</code> writer","Bits 0:31 - Version control register","Bits 0:31 - Version control register","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_DAC_ALTER_MODE</code> reader - Enable DAC alter mode.","Field <code>APB_DAC_ALTER_MODE</code> writer - Enable DAC alter mode.","Configure DAC settings","Field <code>APB_DAC_RST</code> reader - Reset DIG DAC by software.","Field <code>APB_DAC_RST</code> writer - Reset DIG DAC by software.","Field <code>APB_DAC_TRANS</code> reader - Enable DMA_DAC.","Field <code>APB_DAC_TRANS</code> writer - Enable DMA_DAC.","Field <code>DAC_RESET_FIFO</code> reader - Reset DIG DAC FIFO.","Field <code>DAC_RESET_FIFO</code> writer - Reset DIG DAC FIFO.","Field <code>DAC_TIMER_EN</code> reader - Enable read dac data.","Field <code>DAC_TIMER_EN</code> writer - Enable read dac data.","Field <code>DAC_TIMER_TARGET</code> reader - Set DAC timer target.","Field <code>DAC_TIMER_TARGET</code> writer - Set DAC timer target.","Register <code>APB_DAC_CTRL</code> reader","Register <code>APB_DAC_CTRL</code> writer","Bit 13 - Enable DAC alter mode.","Bit 13 - Enable DAC alter mode.","Bit 16 - Reset DIG DAC by software.","Bit 16 - Reset DIG DAC by software.","Bit 14 - Enable DMA_DAC.","Bit 14 - Enable DMA_DAC.","Writes raw bits to the register.","","","Bit 15 - Reset DIG DAC FIFO.","Bit 15 - Reset DIG DAC FIFO.","Bit 12 - Enable read dac data.","Bit 12 - Enable read dac data.","Bits 0:11 - Set DAC timer target.","Bits 0:11 - Set DAC timer target.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC_ARB_APB_FORCE</code> reader - ADC2 arbiter forces to …","Field <code>ADC_ARB_APB_FORCE</code> writer - ADC2 arbiter forces to …","Field <code>ADC_ARB_APB_PRIORITY</code> reader - Set DIG ADC2 CTRL …","Field <code>ADC_ARB_APB_PRIORITY</code> writer - Set DIG ADC2 CTRL …","Field <code>ADC_ARB_FIX_PRIORITY</code> reader - ADC2 arbiter uses …","Field <code>ADC_ARB_FIX_PRIORITY</code> writer - ADC2 arbiter uses …","Field <code>ADC_ARB_GRANT_FORCE</code> reader - ADC2 arbiter force …","Field <code>ADC_ARB_GRANT_FORCE</code> writer - ADC2 arbiter force …","Field <code>ADC_ARB_RTC_FORCE</code> reader - ADC2 arbiter forces to …","Field <code>ADC_ARB_RTC_FORCE</code> writer - ADC2 arbiter forces to …","Field <code>ADC_ARB_RTC_PRIORITY</code> reader - Set RTC ADC2 CTRL …","Field <code>ADC_ARB_RTC_PRIORITY</code> writer - Set RTC ADC2 CTRL …","Field <code>ADC_ARB_WIFI_FORCE</code> reader - ADC2 arbiter forces to …","Field <code>ADC_ARB_WIFI_FORCE</code> writer - ADC2 arbiter forces to …","Field <code>ADC_ARB_WIFI_PRIORITY</code> reader - Set PWDET/PKDET CTRL …","Field <code>ADC_ARB_WIFI_PRIORITY</code> writer - Set PWDET/PKDET CTRL …","Configure the settings of DIG ADC2 arbiter","Register <code>ARB_CTRL</code> reader","Register <code>ARB_CTRL</code> writer","Bit 2 - ADC2 arbiter forces to enable DIG ADC2 CTRL.","Bit 2 - ADC2 arbiter forces to enable DIG ADC2 CTRL.","Bits 6:7 - Set DIG ADC2 CTRL priority.","Bits 6:7 - Set DIG ADC2 CTRL priority.","Bit 12 - ADC2 arbiter uses fixed priority.","Bit 12 - ADC2 arbiter uses fixed priority.","Bit 5 - ADC2 arbiter force grant.","Bit 5 - ADC2 arbiter force grant.","Bit 3 - ADC2 arbiter forces to enable RTC ADC2 CTRL.","Bit 3 - ADC2 arbiter forces to enable RTC ADC2 CTRL.","Bits 8:9 - Set RTC ADC2 CTRL priority.","Bits 8:9 - Set RTC ADC2 CTRL priority.","Bit 4 - ADC2 arbiter forces to enable PWDET/PKDET CTRL.","Bit 4 - ADC2 arbiter forces to enable PWDET/PKDET CTRL.","Bits 10:11 - Set PWDET/PKDET CTRL priority.","Bits 10:11 - Set PWDET/PKDET CTRL priority.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Configure DIG ADC clock","Field <code>CLKM_DIV_A</code> reader - Fractional clock divider …","Field <code>CLKM_DIV_A</code> writer - Fractional clock divider …","Field <code>CLKM_DIV_B</code> reader - Fractional clock divider …","Field <code>CLKM_DIV_B</code> writer - Fractional clock divider …","Field <code>CLKM_DIV_NUM</code> reader - Integral DIG_ADC clock divider …","Field <code>CLKM_DIV_NUM</code> writer - Integral DIG_ADC clock divider …","Field <code>CLK_SEL</code> reader - 1: select APLL. 2: select APB_CLK. …","Field <code>CLK_SEL</code> writer - 1: select APLL. 2: select APB_CLK. …","Register <code>CLKM_CONF</code> reader","Register <code>CLKM_CONF</code> writer","Writes raw bits to the register.","","","Bits 21:22 - 1: select APLL. 2: select APB_CLK. Other …","Bits 21:22 - 1: select APLL. 2: select APB_CLK. Other …","Bits 14:19 - Fractional clock divider denominator value","Bits 14:19 - Fractional clock divider denominator value","Bits 8:13 - Fractional clock divider numerator value","Bits 8:13 - Fractional clock divider numerator value","Bits 0:7 - Integral DIG_ADC clock divider value","Bits 0:7 - Integral DIG_ADC clock divider value","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DIG ADC common configuration","Field <code>DATA_SAR_SEL</code> reader - 1: sar_sel will be coded to …","Field <code>DATA_SAR_SEL</code> writer - 1: sar_sel will be coded to …","Field <code>DATA_TO_I2S</code> reader - 1: I2S input data is from SAR …","Field <code>DATA_TO_I2S</code> writer - 1: I2S input data is from SAR …","Register <code>CTRL</code> reader","Field <code>SAR1_PATT_LEN</code> reader - 0 ~ 15 means length 1 ~ 16","Field <code>SAR1_PATT_LEN</code> writer - 0 ~ 15 means length 1 ~ 16","Field <code>SAR1_PATT_P_CLEAR</code> reader - Clear the pointer of …","Field <code>SAR1_PATT_P_CLEAR</code> writer - Clear the pointer of …","Field <code>SAR2_PATT_LEN</code> reader - 0 ~ 15 means length 1 ~ 16","Field <code>SAR2_PATT_LEN</code> writer - 0 ~ 15 means length 1 ~ 16","Field <code>SAR2_PATT_P_CLEAR</code> reader - Clear the pointer of …","Field <code>SAR2_PATT_P_CLEAR</code> writer - Clear the pointer of …","Field <code>SAR_CLK_DIV</code> reader - SAR clock divider","Field <code>SAR_CLK_DIV</code> writer - SAR clock divider","Field <code>SAR_CLK_GATED</code> reader - SAR clock gate enable bit.","Field <code>SAR_CLK_GATED</code> writer - SAR clock gate enable bit.","Field <code>SAR_SEL</code> reader - 0: select SAR ADC1. 1: select SAR …","Field <code>SAR_SEL</code> writer - 0: select SAR ADC1. 1: select SAR …","Field <code>START_FORCE</code> reader - 0: select FSM to start SAR ADC. …","Field <code>START_FORCE</code> writer - 0: select FSM to start SAR ADC. …","Field <code>START</code> reader - Start SAR ADC by software.","Field <code>START</code> writer - Start SAR ADC by software.","Register <code>CTRL</code> writer","Field <code>WAIT_ARB_CYCLE</code> reader - Wait arbit signal stable …","Field <code>WAIT_ARB_CYCLE</code> writer - Wait arbit signal stable …","Field <code>WORK_MODE</code> reader - 0: single-channel scan mode. 1: …","Field <code>WORK_MODE</code> writer - 0: single-channel scan mode. 1: …","Field <code>XPD_SAR_FORCE</code> reader - Force option to xpd sar …","Field <code>XPD_SAR_FORCE</code> writer - Force option to xpd sar …","Writes raw bits to the register.","","","Bit 25 - 1: sar_sel will be coded to the MSB of the 16-bit …","Bit 25 - 1: sar_sel will be coded to the MSB of the 16-bit …","Bit 26 - 1: I2S input data is from SAR ADC (for DMA), 0: …","Bit 26 - 1: I2S input data is from SAR ADC (for DMA), 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 15:18 - 0 ~ 15 means length 1 ~ 16","Bits 15:18 - 0 ~ 15 means length 1 ~ 16","Bit 23 - Clear the pointer of pattern table for DIG ADC1 …","Bit 23 - Clear the pointer of pattern table for DIG ADC1 …","Bits 19:22 - 0 ~ 15 means length 1 ~ 16","Bits 19:22 - 0 ~ 15 means length 1 ~ 16","Bit 24 - Clear the pointer of pattern table for DIG ADC2 …","Bit 24 - Clear the pointer of pattern table for DIG ADC2 …","Bits 7:14 - SAR clock divider","Bits 7:14 - SAR clock divider","Bit 6 - SAR clock gate enable bit.","Bit 6 - SAR clock gate enable bit.","Bit 5 - 0: select SAR ADC1. 1: select SAR ADC2, only work …","Bit 5 - 0: select SAR ADC1. 1: select SAR ADC2, only work …","Bit 1 - Start SAR ADC by software.","Bit 1 - Start SAR ADC by software.","Bit 0 - 0: select FSM to start SAR ADC. 1: select software …","Bit 0 - 0: select FSM to start SAR ADC. 1: select software …","","","","Bits 30:31 - Wait arbit signal stable after sar_done.","Bits 30:31 - Wait arbit signal stable after sar_done.","Bits 3:4 - 0: single-channel scan mode. 1: double-channel …","Bits 3:4 - 0: single-channel scan mode. 1: double-channel …","Bits 27:28 - Force option to xpd sar blocks.","Bits 27:28 - Force option to xpd sar blocks.","DIG ADC common configuration","Field <code>MAX_MEAS_NUM</code> reader - Set maximum conversion number.","Field <code>MAX_MEAS_NUM</code> writer - Set maximum conversion number.","Field <code>MEAS_NUM_LIMIT</code> reader - Enable limit times of SAR …","Field <code>MEAS_NUM_LIMIT</code> writer - Enable limit times of SAR …","Register <code>CTRL2</code> reader","Field <code>SAR1_INV</code> reader - 1: data to DIG ADC1 CTRL is …","Field <code>SAR1_INV</code> writer - 1: data to DIG ADC1 CTRL is …","Field <code>SAR2_INV</code> reader - 1: data to DIG ADC2 CTRL is …","Field <code>SAR2_INV</code> writer - 1: data to DIG ADC2 CTRL is …","Field <code>TIMER_EN</code> reader - Enable SAR ADC timer trigger.","Field <code>TIMER_EN</code> writer - Enable SAR ADC timer trigger.","Field <code>TIMER_SEL</code> reader - 1: select saradc timer 0: i2s_ws …","Field <code>TIMER_SEL</code> writer - 1: select saradc timer 0: i2s_ws …","Field <code>TIMER_TARGET</code> reader - Set SAR ADC timer target.","Field <code>TIMER_TARGET</code> writer - Set SAR ADC timer target.","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:8 - Set maximum conversion number.","Bits 1:8 - Set maximum conversion number.","Bit 0 - Enable limit times of SAR ADC sample.","Bit 0 - Enable limit times of SAR ADC sample.","Bit 9 - 1: data to DIG ADC1 CTRL is inverted, otherwise …","Bit 9 - 1: data to DIG ADC1 CTRL is inverted, otherwise …","Bit 10 - 1: data to DIG ADC2 CTRL is inverted, otherwise …","Bit 10 - 1: data to DIG ADC2 CTRL is inverted, otherwise …","Bit 24 - Enable SAR ADC timer trigger.","Bit 24 - Enable SAR ADC timer trigger.","Bit 11 - 1: select saradc timer 0: i2s_ws trigger","Bit 11 - 1: select saradc timer 0: i2s_ws trigger","Bits 12:23 - Set SAR ADC timer target.","Bits 12:23 - Set SAR ADC timer target.","","","","Field <code>APB_ADC_EOF_NUM</code> reader - Generate dma_in_suc_eof …","Field <code>APB_ADC_EOF_NUM</code> writer - Generate dma_in_suc_eof …","Field <code>APB_ADC_RESET_FSM</code> reader - Reset DIG ADC CTRL status.","Field <code>APB_ADC_RESET_FSM</code> writer - Reset DIG ADC CTRL status.","Field <code>APB_ADC_TRANS</code> reader - Set this bit, DIG ADC CTRL …","Field <code>APB_ADC_TRANS</code> writer - Set this bit, DIG ADC CTRL …","Configure digital ADC DMA path","Register <code>DMA_CONF</code> reader","Register <code>DMA_CONF</code> writer","Bits 0:15 - Generate dma_in_suc_eof when sample cnt = …","Bits 0:15 - Generate dma_in_suc_eof when sample cnt = …","Bit 30 - Reset DIG ADC CTRL status.","Bit 30 - Reset DIG ADC CTRL status.","Bit 31 - Set this bit, DIG ADC CTRL uses SPI DMA.","Bit 31 - Set this bit, DIG ADC CTRL uses SPI DMA.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC1_FILTER_EN</code> reader - Enable DIG ADC1 CRTL filter.","Field <code>ADC1_FILTER_EN</code> writer - Enable DIG ADC1 CRTL filter.","Field <code>ADC1_FILTER_FACTOR</code> reader - Set filter factor for …","Field <code>ADC1_FILTER_FACTOR</code> writer - Set filter factor for …","Field <code>ADC1_FILTER_RESET</code> reader - Reset ADC1 filter.","Field <code>ADC1_FILTER_RESET</code> writer - Reset ADC1 filter.","Field <code>ADC2_FILTER_EN</code> reader - Enable DIG ADC2 CRTL filter.","Field <code>ADC2_FILTER_EN</code> writer - Enable DIG ADC2 CRTL filter.","Field <code>ADC2_FILTER_FACTOR</code> reader - Set filter factor for …","Field <code>ADC2_FILTER_FACTOR</code> writer - Set filter factor for …","Field <code>ADC2_FILTER_RESET</code> reader - Reset ADC2 filter.","Field <code>ADC2_FILTER_RESET</code> writer - Reset ADC2 filter.","Configure the settings of DIG ADC2 filter","Register <code>FILTER_CTRL</code> reader","Register <code>FILTER_CTRL</code> writer","Bit 31 - Enable DIG ADC1 CRTL filter.","Bit 31 - Enable DIG ADC1 CRTL filter.","Bits 23:29 - Set filter factor for DIG ADC1 CRTL.","Bits 23:29 - Set filter factor for DIG ADC1 CRTL.","Bit 1 - Reset ADC1 filter.","Bit 1 - Reset ADC1 filter.","Bit 30 - Enable DIG ADC2 CRTL filter.","Bit 30 - Enable DIG ADC2 CRTL filter.","Bits 16:22 - Set filter factor for DIG ADC2 CRTL.","Bits 16:22 - Set filter factor for DIG ADC2 CRTL.","Bit 0 - Reset ADC2 filter.","Bit 0 - Reset ADC2 filter.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC1_FILTER_DATA</code> reader - ADC1 filter data.","Field <code>ADC2_FILTER_DATA</code> reader - ADC2 filter data.","Data status of DIG ADC2 filter","Register <code>FILTER_STATUS</code> reader","Bits 16:31 - ADC1 filter data.","Bits 0:15 - ADC2 filter data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","digital adc control register","Register <code>FSM</code> reader","Field <code>SAMPLE_CYCLE</code> reader - sample cycles","Field <code>SAMPLE_CYCLE</code> writer - sample cycles","Field <code>SAMPLE_NUM</code> reader - sample number","Field <code>SAMPLE_NUM</code> writer - sample number","Register <code>FSM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - sample cycles","Bits 24:31 - sample cycles","Bits 16:23 - sample number","Bits 16:23 - sample number","","","","configure saradc fsm internal parameter base on test","Register <code>FSM_WAIT</code> reader","Field <code>RSTB_WAIT</code> reader - reset time","Field <code>RSTB_WAIT</code> writer - reset time","Field <code>STANDBY_WAIT</code> reader - standby wait","Field <code>STANDBY_WAIT</code> writer - standby wait","Register <code>FSM_WAIT</code> writer","Field <code>XPD_WAIT</code> reader - xpd wait","Field <code>XPD_WAIT</code> writer - xpd wait","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15 - reset time","Bits 8:15 - reset time","Bits 16:23 - standby wait","Bits 16:23 - standby wait","","","","Bits 0:7 - xpd wait","Bits 0:7 - xpd wait","Field <code>ADC1_DONE_INT_CLR</code> writer - Clear bit of …","Field <code>ADC1_THRES_INT_CLR</code> writer - Clear bit of …","Field <code>ADC2_DONE_INT_CLR</code> writer - Clear bit of …","Field <code>ADC2_THRES_INT_CLR</code> writer - Clear bit of …","Clear DIG ADC interrupts","Register <code>INT_CLR</code> writer","Bit 31 - Clear bit of APB_SARADC_ADC1_DONE_INT interrupt.","Bit 29 - Clear bit of APB_SARADC_ADC1_THRES_INT interrupt.","Bit 30 - Clear bit of APB_SARADC_ADC2_DONE_INT interrupt.","Bit 28 - Clear bit of APB_SARADC_ADC2_THRES_INT interrupt.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC1_DONE_INT_ENA</code> reader - Enable bit of …","Field <code>ADC1_DONE_INT_ENA</code> writer - Enable bit of …","Field <code>ADC1_THRES_INT_ENA</code> reader - Enable bit of …","Field <code>ADC1_THRES_INT_ENA</code> writer - Enable bit of …","Field <code>ADC2_DONE_INT_ENA</code> reader - Enable bit of …","Field <code>ADC2_DONE_INT_ENA</code> writer - Enable bit of …","Field <code>ADC2_THRES_INT_ENA</code> reader - Enable bit of …","Field <code>ADC2_THRES_INT_ENA</code> writer - Enable bit of …","Enable DIG ADC interrupts","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Bit 31 - Enable bit of APB_SARADC_ADC1_DONE_INT interrupt.","Bit 31 - Enable bit of APB_SARADC_ADC1_DONE_INT interrupt.","Bit 29 - Enable bit of APB_SARADC_ADC1_THRES_INT interrupt.","Bit 29 - Enable bit of APB_SARADC_ADC1_THRES_INT interrupt.","Bit 30 - Enable bit of APB_SARADC_ADC2_DONE_INT interrupt.","Bit 30 - Enable bit of APB_SARADC_ADC2_DONE_INT interrupt.","Bit 28 - Enable bit of APB_SARADC_ADC2_THRES_INT interrupt.","Bit 28 - Enable bit of APB_SARADC_ADC2_THRES_INT interrupt.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC1_DONE_INT_RAW</code> reader - Raw bit of …","Field <code>ADC1_THRES_INT_RAW</code> reader - Raw bit of …","Field <code>ADC2_DONE_INT_RAW</code> reader - Raw bit of …","Field <code>ADC2_THRES_INT_RAW</code> reader - Raw bit of …","DIG ADC interrupt raw bits","Register <code>INT_RAW</code> reader","Bit 31 - Raw bit of APB_SARADC_ADC1_DONE_INT interrupt.","Bit 29 - Raw bit of APB_SARADC_ADC1_THRES_INT interrupt.","Bit 30 - Raw bit of APB_SARADC_ADC2_DONE_INT interrupt.","Bit 28 - Raw bit of APB_SARADC_ADC2_THRES_INT interrupt.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC1_DONE_INT_ST</code> reader - Status of …","Field <code>ADC1_THRES_INT_ST</code> reader - Status of …","Field <code>ADC2_DONE_INT_ST</code> reader - Status of …","Field <code>ADC2_THRES_INT_ST</code> reader - Status of …","DIG ADC interrupt status","Register <code>INT_ST</code> reader","Bit 31 - Status of APB_SARADC_ADC1_DONE_INT interrupt.","Bit 29 - Status of APB_SARADC_ADC1_THRES_INT interrupt.","Bit 30 - Status of APB_SARADC_ADC2_DONE_INT interrupt.","Bit 28 - Status of APB_SARADC_ADC2_THRES_INT interrupt.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SAR1_PATT_TAB1</code> reader","Field <code>SAR1_PATT_TAB1</code> reader - item 0 ~ 3 for pattern table …","item 0 ~ 3 for pattern table 1 (each item one byte)","Field <code>SAR1_PATT_TAB1</code> writer - item 0 ~ 3 for pattern table …","Register <code>SAR1_PATT_TAB1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - item 0 ~ 3 for pattern table 1 (each item one …","Bits 0:31 - item 0 ~ 3 for pattern table 1 (each item one …","","","","Register <code>SAR1_PATT_TAB2</code> reader","Field <code>SAR1_PATT_TAB2</code> reader - Item 4 ~ 7 for pattern table …","Item 4 ~ 7 for pattern table 1 (each item one byte)","Field <code>SAR1_PATT_TAB2</code> writer - Item 4 ~ 7 for pattern table …","Register <code>SAR1_PATT_TAB2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Item 4 ~ 7 for pattern table 1 (each item one …","Bits 0:31 - Item 4 ~ 7 for pattern table 1 (each item one …","","","","Register <code>SAR1_PATT_TAB3</code> reader","Field <code>SAR1_PATT_TAB3</code> reader - Item 8 ~ 11 for pattern …","Item 8 ~ 11 for pattern table 1 (each item one byte)","Field <code>SAR1_PATT_TAB3</code> writer - Item 8 ~ 11 for pattern …","Register <code>SAR1_PATT_TAB3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Item 8 ~ 11 for pattern table 1 (each item one …","Bits 0:31 - Item 8 ~ 11 for pattern table 1 (each item one …","","","","Register <code>SAR1_PATT_TAB4</code> reader","Field <code>SAR1_PATT_TAB4</code> reader - Item 12 ~ 15 for pattern …","Item 12 ~ 15 for pattern table 1 (each item one byte)","Field <code>SAR1_PATT_TAB4</code> writer - Item 12 ~ 15 for pattern …","Register <code>SAR1_PATT_TAB4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Item 12 ~ 15 for pattern table 1 (each item …","Bits 0:31 - Item 12 ~ 15 for pattern table 1 (each item …","","","","Register <code>SAR1_STATUS</code> reader","Field <code>SAR1_STATUS</code> reader - digital adc1 status","digital adc1 status","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - digital adc1 status","","","","Register <code>SAR2_PATT_TAB1</code> reader","Field <code>SAR2_PATT_TAB1</code> reader - item 0 ~ 3 for pattern table …","item 0 ~ 3 for pattern table 2 (each item one byte)","Field <code>SAR2_PATT_TAB1</code> writer - item 0 ~ 3 for pattern table …","Register <code>SAR2_PATT_TAB1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - item 0 ~ 3 for pattern table 2 (each item one …","Bits 0:31 - item 0 ~ 3 for pattern table 2 (each item one …","","","","Register <code>SAR2_PATT_TAB2</code> reader","Field <code>SAR2_PATT_TAB2</code> reader - Item 4 ~ 7 for pattern table …","Item 4 ~ 7 for pattern table 2 (each item one byte)","Field <code>SAR2_PATT_TAB2</code> writer - Item 4 ~ 7 for pattern table …","Register <code>SAR2_PATT_TAB2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Item 4 ~ 7 for pattern table 2 (each item one …","Bits 0:31 - Item 4 ~ 7 for pattern table 2 (each item one …","","","","Register <code>SAR2_PATT_TAB3</code> reader","Field <code>SAR2_PATT_TAB3</code> reader - Item 8 ~ 11 for pattern …","Item 8 ~ 11 for pattern table 2 (each item one byte)","Field <code>SAR2_PATT_TAB3</code> writer - Item 8 ~ 11 for pattern …","Register <code>SAR2_PATT_TAB3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Item 8 ~ 11 for pattern table 2 (each item one …","Bits 0:31 - Item 8 ~ 11 for pattern table 2 (each item one …","","","","Register <code>SAR2_PATT_TAB4</code> reader","Field <code>SAR2_PATT_TAB4</code> reader - Item 12 ~ 15 for pattern …","Item 12 ~ 15 for pattern table 2 (each item one byte)","Field <code>SAR2_PATT_TAB4</code> writer - Item 12 ~ 15 for pattern …","Register <code>SAR2_PATT_TAB4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Item 12 ~ 15 for pattern table 2 (each item …","Bits 0:31 - Item 12 ~ 15 for pattern table 2 (each item …","","","","Register <code>SAR2_STATUS</code> reader","Field <code>SAR2_STATUS</code> reader - digital adc2 status","digital adc2 status","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - digital adc2 status","","","","Field <code>ADC1_THRES_EN</code> reader - Enable ADC1 threshold monitor.","Field <code>ADC1_THRES_EN</code> writer - Enable ADC1 threshold monitor.","Field <code>ADC1_THRES_MODE</code> reader - 1: ADC_DATA &gt; = threshold, …","Field <code>ADC1_THRES_MODE</code> writer - 1: ADC_DATA &gt; = threshold, …","Field <code>ADC1_THRES</code> reader - ADC1 threshold.","Field <code>ADC1_THRES</code> writer - ADC1 threshold.","Field <code>ADC2_THRES_EN</code> reader - Enable ADC2 threshold monitor.","Field <code>ADC2_THRES_EN</code> writer - Enable ADC2 threshold monitor.","Field <code>ADC2_THRES_MODE</code> reader - 1: ADC_DATA &gt; = threshold, …","Field <code>ADC2_THRES_MODE</code> writer - 1: ADC_DATA &gt; = threshold, …","Field <code>ADC2_THRES</code> reader - ADC2 threshold.","Field <code>ADC2_THRES</code> writer - ADC2 threshold.","Field <code>CLK_EN</code> reader - Clock gate enable.","Field <code>CLK_EN</code> writer - Clock gate enable.","Register <code>THRES_CTRL</code> reader","Configure monitor threshold for DIG ADC2","Register <code>THRES_CTRL</code> writer","Bits 17:29 - ADC1 threshold.","Bits 17:29 - ADC1 threshold.","Bit 31 - Enable ADC1 threshold monitor.","Bit 31 - Enable ADC1 threshold monitor.","Bit 3 - 1: ADC_DATA &gt; = threshold, generate interrupt. 0: …","Bit 3 - 1: ADC_DATA &gt; = threshold, generate interrupt. 0: …","Bits 4:16 - ADC2 threshold.","Bits 4:16 - ADC2 threshold.","Bit 30 - Enable ADC2 threshold monitor.","Bit 30 - Enable ADC2 threshold monitor.","Bit 2 - 1: ADC_DATA &gt; = threshold, generate interrupt. 0: …","Bit 2 - 1: ADC_DATA &gt; = threshold, generate interrupt. 0: …","Writes raw bits to the register.","","","Bit 0 - Clock gate enable.","Bit 0 - Clock gate enable.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","BBPD_CTRL (rw) register accessor: Baseband control register","Register block","Baseband control register","0x54 - Baseband control register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Baseband control register","Field <code>DC_EST_FORCE_PD</code> reader - ","Field <code>DC_EST_FORCE_PD</code> writer - ","Field <code>DC_EST_FORCE_PU</code> reader - ","Field <code>DC_EST_FORCE_PU</code> writer - ","Field <code>FFT_FORCE_PD</code> reader - ","Field <code>FFT_FORCE_PD</code> writer - ","Field <code>FFT_FORCE_PU</code> reader - ","Field <code>FFT_FORCE_PU</code> writer - ","Register <code>BBPD_CTRL</code> reader","Register <code>BBPD_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","INTR_CLR (w) register accessor: Interrupt clear bits","INTR_RAW (r) register accessor: Raw interrupt status","INTR_RCGN (rw) register accessor: Dedicated GPIO …","INTR_RLS (rw) register accessor: Interrupt enable bits","INTR_ST (r) register accessor: Masked interrupt status","IN_DLY (rw) register accessor: Dedicated GPIO input delay …","IN_SCAN (r) register accessor: Dedicated GPIO input status …","OUT_CPU (rw) register accessor: Dedicated GPIO output mode …","OUT_DRT (w) register accessor: Dedicated GPIO directive …","OUT_IDV (w) register accessor: Dedicated GPIO individual …","OUT_MSK (w) register accessor: Dedicated GPIO mask output …","OUT_SCAN (r) register accessor: Dedicated GPIO output …","Register block","","","Returns the argument unchanged.","Dedicated GPIO input delay configuration register","0x14 - Dedicated GPIO input delay configuration register","Dedicated GPIO input status register","0x18 - Dedicated GPIO input status register","Calls <code>U::from(self)</code>.","Interrupt clear bits","0x2c - Interrupt clear bits","Raw interrupt status","0x20 - Raw interrupt status","Dedicated GPIO interrupts generation mode register","0x1c - Dedicated GPIO interrupts generation mode register","Interrupt enable bits","0x24 - Interrupt enable bits","Masked interrupt status","0x28 - Masked interrupt status","Dedicated GPIO output mode selection register","0x10 - Dedicated GPIO output mode selection register","Dedicated GPIO directive output register","0x00 - Dedicated GPIO directive output register","Dedicated GPIO individual output register","0x08 - Dedicated GPIO individual output register","Dedicated GPIO mask output register","0x04 - Dedicated GPIO mask output register","Dedicated GPIO output status register","0x0c - Dedicated GPIO output status register","","","","Field <code>CH0</code> reader - Configure GPIO0 input delay. 0: no …","Field <code>CH0</code> writer - Configure GPIO0 input delay. 0: no …","Field <code>CH1</code> reader - Configure GPIO1 input delay. 0: no …","Field <code>CH1</code> writer - Configure GPIO1 input delay. 0: no …","Field <code>CH2</code> reader - Configure GPIO2 input delay. 0: no …","Field <code>CH2</code> writer - Configure GPIO2 input delay. 0: no …","Field <code>CH3</code> reader - Configure GPIO3 input delay. 0: no …","Field <code>CH3</code> writer - Configure GPIO3 input delay. 0: no …","Field <code>CH4</code> reader - Configure GPIO4 input delay. 0: no …","Field <code>CH4</code> writer - Configure GPIO4 input delay. 0: no …","Field <code>CH5</code> reader - Configure GPIO5 input delay. 0: no …","Field <code>CH5</code> writer - Configure GPIO5 input delay. 0: no …","Field <code>CH6</code> reader - Configure GPIO6 input delay. 0: no …","Field <code>CH6</code> writer - Configure GPIO6 input delay. 0: no …","Field <code>CH7</code> reader - Configure GPIO7 input delay. 0: no …","Field <code>CH7</code> writer - Configure GPIO7 input delay. 0: no …","Dedicated GPIO input delay configuration register","Register <code>IN_DLY</code> reader","Register <code>IN_DLY</code> writer","Writes raw bits to the register.","","","Bits 0:1 - Configure GPIO0 input delay. 0: no delay. 1: …","Bits 0:1 - Configure GPIO0 input delay. 0: no delay. 1: …","Bits 2:3 - Configure GPIO1 input delay. 0: no delay. 1: …","Bits 2:3 - Configure GPIO1 input delay. 0: no delay. 1: …","Bits 4:5 - Configure GPIO2 input delay. 0: no delay. 1: …","Bits 4:5 - Configure GPIO2 input delay. 0: no delay. 1: …","Bits 6:7 - Configure GPIO3 input delay. 0: no delay. 1: …","Bits 6:7 - Configure GPIO3 input delay. 0: no delay. 1: …","Bits 8:9 - Configure GPIO4 input delay. 0: no delay. 1: …","Bits 8:9 - Configure GPIO4 input delay. 0: no delay. 1: …","Bits 10:11 - Configure GPIO5 input delay. 0: no delay. 1: …","Bits 10:11 - Configure GPIO5 input delay. 0: no delay. 1: …","Bits 12:13 - Configure GPIO6 input delay. 0: no delay. 1: …","Bits 12:13 - Configure GPIO6 input delay. 0: no delay. 1: …","Bits 14:15 - Configure GPIO7 input delay. 0: no delay. 1: …","Bits 14:15 - Configure GPIO7 input delay. 0: no delay. 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Dedicated GPIO input status register","Field <code>IN_STATUS</code> reader - GPIO input value after configured …","Register <code>IN_SCAN</code> reader","","","Returns the argument unchanged.","Bits 0:7 - GPIO input value after configured by …","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO0_INT_CLR</code> writer - Set this bit to clear the …","Field <code>GPIO1_INT_CLR</code> writer - Set this bit to clear the …","Field <code>GPIO2_INT_CLR</code> writer - Set this bit to clear the …","Field <code>GPIO3_INT_CLR</code> writer - Set this bit to clear the …","Field <code>GPIO4_INT_CLR</code> writer - Set this bit to clear the …","Field <code>GPIO5_INT_CLR</code> writer - Set this bit to clear the …","Field <code>GPIO6_INT_CLR</code> writer - Set this bit to clear the …","Field <code>GPIO7_INT_CLR</code> writer - Set this bit to clear the …","Interrupt clear bits","Register <code>INTR_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Set this bit to clear the DEDIC_GPIO0_INT_RAW …","Bit 1 - Set this bit to clear the DEDIC_GPIO1_INT_RAW …","Bit 2 - Set this bit to clear the DEDIC_GPIO2_INT_RAW …","Bit 3 - Set this bit to clear the DEDIC_GPIO3_INT_RAW …","Bit 4 - Set this bit to clear the DEDIC_GPIO4_INT_RAW …","Bit 5 - Set this bit to clear the DEDIC_GPIO5_INT_RAW …","Bit 6 - Set this bit to clear the DEDIC_GPIO6_INT_RAW …","Bit 7 - Set this bit to clear the DEDIC_GPIO7_INT_RAW …","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO0</code> reader - This interrupt raw bit turns to high …","Field <code>GPIO1</code> reader - This interrupt raw bit turns to high …","Field <code>GPIO2</code> reader - This interrupt raw bit turns to high …","Field <code>GPIO3</code> reader - This interrupt raw bit turns to high …","Field <code>GPIO4</code> reader - This interrupt raw bit turns to high …","Field <code>GPIO5</code> reader - This interrupt raw bit turns to high …","Field <code>GPIO6</code> reader - This interrupt raw bit turns to high …","Field <code>GPIO7</code> reader - This interrupt raw bit turns to high …","Raw interrupt status","Register <code>INTR_RAW</code> reader","","","Returns the argument unchanged.","Bit 0 - This interrupt raw bit turns to high level when …","Bit 1 - This interrupt raw bit turns to high level when …","Bit 2 - This interrupt raw bit turns to high level when …","Bit 3 - This interrupt raw bit turns to high level when …","Bit 4 - This interrupt raw bit turns to high level when …","Bit 5 - This interrupt raw bit turns to high level when …","Bit 6 - This interrupt raw bit turns to high level when …","Bit 7 - This interrupt raw bit turns to high level when …","Calls <code>U::from(self)</code>.","","","","Field <code>INTR_MODE_CH0</code> reader - Configure channel 0 interrupt …","Field <code>INTR_MODE_CH0</code> writer - Configure channel 0 interrupt …","Field <code>INTR_MODE_CH1</code> reader - Configure channel 1 interrupt …","Field <code>INTR_MODE_CH1</code> writer - Configure channel 1 interrupt …","Field <code>INTR_MODE_CH2</code> reader - Configure channel 2 interrupt …","Field <code>INTR_MODE_CH2</code> writer - Configure channel 2 interrupt …","Field <code>INTR_MODE_CH3</code> reader - Configure channel 3 interrupt …","Field <code>INTR_MODE_CH3</code> writer - Configure channel 3 interrupt …","Field <code>INTR_MODE_CH4</code> reader - Configure channel 4 interrupt …","Field <code>INTR_MODE_CH4</code> writer - Configure channel 4 interrupt …","Field <code>INTR_MODE_CH5</code> reader - Configure channel 5 interrupt …","Field <code>INTR_MODE_CH5</code> writer - Configure channel 5 interrupt …","Field <code>INTR_MODE_CH6</code> reader - Configure channel 6 interrupt …","Field <code>INTR_MODE_CH6</code> writer - Configure channel 6 interrupt …","Field <code>INTR_MODE_CH7</code> reader - Configure channel 7 interrupt …","Field <code>INTR_MODE_CH7</code> writer - Configure channel 7 interrupt …","Dedicated GPIO interrupts generation mode register","Register <code>INTR_RCGN</code> reader","Register <code>INTR_RCGN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Configure channel 0 interrupt generate mode. …","Bits 0:2 - Configure channel 0 interrupt generate mode. …","Bits 3:5 - Configure channel 1 interrupt generate mode. …","Bits 3:5 - Configure channel 1 interrupt generate mode. …","Bits 6:8 - Configure channel 2 interrupt generate mode. …","Bits 6:8 - Configure channel 2 interrupt generate mode. …","Bits 9:11 - Configure channel 3 interrupt generate mode. …","Bits 9:11 - Configure channel 3 interrupt generate mode. …","Bits 12:14 - Configure channel 4 interrupt generate mode. …","Bits 12:14 - Configure channel 4 interrupt generate mode. …","Bits 15:17 - Configure channel 5 interrupt generate mode. …","Bits 15:17 - Configure channel 5 interrupt generate mode. …","Bits 18:20 - Configure channel 6 interrupt generate mode. …","Bits 18:20 - Configure channel 6 interrupt generate mode. …","Bits 21:23 - Configure channel 7 interrupt generate mode. …","Bits 21:23 - Configure channel 7 interrupt generate mode. …","","","","Field <code>GPIO0_INT_ENA</code> reader - The enable bit for …","Field <code>GPIO0_INT_ENA</code> writer - The enable bit for …","Field <code>GPIO1_INT_ENA</code> reader - The enable bit for …","Field <code>GPIO1_INT_ENA</code> writer - The enable bit for …","Field <code>GPIO2_INT_ENA</code> reader - The enable bit for …","Field <code>GPIO2_INT_ENA</code> writer - The enable bit for …","Field <code>GPIO3_INT_ENA</code> reader - The enable bit for …","Field <code>GPIO3_INT_ENA</code> writer - The enable bit for …","Field <code>GPIO4_INT_ENA</code> reader - The enable bit for …","Field <code>GPIO4_INT_ENA</code> writer - The enable bit for …","Field <code>GPIO5_INT_ENA</code> reader - The enable bit for …","Field <code>GPIO5_INT_ENA</code> writer - The enable bit for …","Field <code>GPIO6_INT_ENA</code> reader - The enable bit for …","Field <code>GPIO6_INT_ENA</code> writer - The enable bit for …","Field <code>GPIO7_INT_ENA</code> reader - The enable bit for …","Field <code>GPIO7_INT_ENA</code> writer - The enable bit for …","Interrupt enable bits","Register <code>INTR_RLS</code> reader","Register <code>INTR_RLS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The enable bit for DEDIC_GPIO0_INT_ST register.","Bit 0 - The enable bit for DEDIC_GPIO0_INT_ST register.","Bit 1 - The enable bit for DEDIC_GPIO1_INT_ST register.","Bit 1 - The enable bit for DEDIC_GPIO1_INT_ST register.","Bit 2 - The enable bit for DEDIC_GPIO2_INT_ST register.","Bit 2 - The enable bit for DEDIC_GPIO2_INT_ST register.","Bit 3 - The enable bit for DEDIC_GPIO3_INT_ST register.","Bit 3 - The enable bit for DEDIC_GPIO3_INT_ST register.","Bit 4 - The enable bit for DEDIC_GPIO4_INT_ST register.","Bit 4 - The enable bit for DEDIC_GPIO4_INT_ST register.","Bit 5 - The enable bit for DEDIC_GPIO5_INT_ST register.","Bit 5 - The enable bit for DEDIC_GPIO5_INT_ST register.","Bit 6 - The enable bit for DEDIC_GPIO6_INT_ST register.","Bit 6 - The enable bit for DEDIC_GPIO6_INT_ST register.","Bit 7 - The enable bit for DEDIC_GPIO7_INT_ST register.","Bit 7 - The enable bit for DEDIC_GPIO7_INT_ST register.","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO0_INT_ST</code> reader - This is the status bit for …","Field <code>GPIO1_INT_ST</code> reader - This is the status bit for …","Field <code>GPIO2_INT_ST</code> reader - This is the status bit for …","Field <code>GPIO3_INT_ST</code> reader - This is the status bit for …","Field <code>GPIO4_INT_ST</code> reader - This is the status bit for …","Field <code>GPIO5_INT_ST</code> reader - This is the status bit for …","Field <code>GPIO6_INT_ST</code> reader - This is the status bit for …","Field <code>GPIO7_INT_ST</code> reader - This is the status bit for …","Masked interrupt status","Register <code>INTR_ST</code> reader","","","Returns the argument unchanged.","Bit 0 - This is the status bit for DEDIC_GPIO0_INT_RAW …","Bit 1 - This is the status bit for DEDIC_GPIO1_INT_RAW …","Bit 2 - This is the status bit for DEDIC_GPIO2_INT_RAW …","Bit 3 - This is the status bit for DEDIC_GPIO3_INT_RAW …","Bit 4 - This is the status bit for DEDIC_GPIO4_INT_RAW …","Bit 5 - This is the status bit for DEDIC_GPIO5_INT_RAW …","Bit 6 - This is the status bit for DEDIC_GPIO6_INT_RAW …","Bit 7 - This is the status bit for DEDIC_GPIO7_INT_RAW …","Calls <code>U::from(self)</code>.","","","","Dedicated GPIO output mode selection register","Register <code>OUT_CPU</code> reader","Field <code>SEL0</code> reader - Select GPIO out value configured by …","Field <code>SEL0</code> writer - Select GPIO out value configured by …","Field <code>SEL1</code> reader - Select GPIO out value configured by …","Field <code>SEL1</code> writer - Select GPIO out value configured by …","Field <code>SEL2</code> reader - Select GPIO out value configured by …","Field <code>SEL2</code> writer - Select GPIO out value configured by …","Field <code>SEL3</code> reader - Select GPIO out value configured by …","Field <code>SEL3</code> writer - Select GPIO out value configured by …","Field <code>SEL4</code> reader - Select GPIO out value configured by …","Field <code>SEL4</code> writer - Select GPIO out value configured by …","Field <code>SEL5</code> reader - Select GPIO out value configured by …","Field <code>SEL5</code> writer - Select GPIO out value configured by …","Field <code>SEL6</code> reader - Select GPIO out value configured by …","Field <code>SEL6</code> writer - Select GPIO out value configured by …","Field <code>SEL7</code> reader - Select GPIO out value configured by …","Field <code>SEL7</code> writer - Select GPIO out value configured by …","Register <code>OUT_CPU</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Select GPIO out value configured by registers or …","Bit 0 - Select GPIO out value configured by registers or …","Bit 1 - Select GPIO out value configured by registers or …","Bit 1 - Select GPIO out value configured by registers or …","Bit 2 - Select GPIO out value configured by registers or …","Bit 2 - Select GPIO out value configured by registers or …","Bit 3 - Select GPIO out value configured by registers or …","Bit 3 - Select GPIO out value configured by registers or …","Bit 4 - Select GPIO out value configured by registers or …","Bit 4 - Select GPIO out value configured by registers or …","Bit 5 - Select GPIO out value configured by registers or …","Bit 5 - Select GPIO out value configured by registers or …","Bit 6 - Select GPIO out value configured by registers or …","Bit 6 - Select GPIO out value configured by registers or …","Bit 7 - Select GPIO out value configured by registers or …","Bit 7 - Select GPIO out value configured by registers or …","","","","Dedicated GPIO directive output register","Field <code>VLAUE</code> writer - This register is used to configure …","Register <code>OUT_DRT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:7 - This register is used to configure directive …","Field <code>CH0</code> writer - Configure channel 0 output value. 0: …","Field <code>CH1</code> writer - Configure channel 1 output value. 0: …","Field <code>CH2</code> writer - Configure channel 2 output value. 0: …","Field <code>CH3</code> writer - Configure channel 3 output value. 0: …","Field <code>CH4</code> writer - Configure channel 4 output value. 0: …","Field <code>CH5</code> writer - Configure channel 5 output value. 0: …","Field <code>CH6</code> writer - Configure channel 6 output value. 0: …","Field <code>CH7</code> writer - Configure channel 7 output value. 0: …","Dedicated GPIO individual output register","Register <code>OUT_IDV</code> writer","Writes raw bits to the register.","","","Bits 0:1 - Configure channel 0 output value. 0: hold …","Bits 2:3 - Configure channel 1 output value. 0: hold …","Bits 4:5 - Configure channel 2 output value. 0: hold …","Bits 6:7 - Configure channel 3 output value. 0: hold …","Bits 8:9 - Configure channel 4 output value. 0: hold …","Bits 10:11 - Configure channel 5 output value. 0: hold …","Bits 12:13 - Configure channel 6 output value. 0: hold …","Bits 14:15 - Configure channel 7 output value. 0: hold …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Dedicated GPIO mask output register","Field <code>OUT_MSK</code> writer - This register is used to configure …","Field <code>OUT_VALUE</code> writer - This register is used to …","Register <code>OUT_MSK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15 - This register is used to configure channels …","Bits 0:7 - This register is used to configure updated …","","","","Dedicated GPIO output status register","Field <code>OUT_STATUS</code> reader - GPIO out value configured by …","Register <code>OUT_SCAN</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - GPIO out value configured by …","","","","C_MEM (rw) register accessor: memory C","DATE (rw) register accessor: Version control register","IV_ (w) register accessor: IV block data.","QUERY_BUSY (r) register accessor: Status of the DS","QUERY_CHECK (r) register accessor: Queries DS check result","QUERY_KEY_WRONG (r) register accessor: Checks the reason …","Register block","SET_FINISH (w) register accessor: Ends DS operation","SET_ME (w) register accessor: Starts DS operation","SET_START (w) register accessor: Activates the DS …","X_MEM (rw) register accessor: memory X","Z_MEM (rw) register accessor: memory Z","","","memory C","0x00..0x630 - memory C","Iterator for array of: 0x00..0x630 - memory C","Version control register","0xe20 - Version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","IV block data.","0x630..0x640 - IV block data.","Iterator for array of: 0x630..0x640 - IV block data.","Status of the DS","0xe0c - Status of the DS","Queries DS check result","0xe14 - Queries DS check result","Checks the reason why DS_KEY is not ready.","0xe10 - Checks the reason why DS_KEY is not ready.","Ends DS operation","0xe08 - Ends DS operation","Starts DS operation","0xe04 - Starts DS operation","Activates the DS peripheral","0xe00 - Activates the DS peripheral","","","","memory X","0x800..0xa00 - memory X","Iterator for array of: 0x800..0xa00 - memory X","memory Z","0xa00..0xc00 - memory Z","Iterator for array of: 0xa00..0xc00 - memory Z","memory C","Register <code>C_MEM[%s]</code> reader","Register <code>C_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - Version control register.","Version control register","Field <code>DATE</code> writer - Version control register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Version control register.","Bits 0:29 - Version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>IV</code> writer - IV block data.","IV block data.","Register <code>IV_%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - IV block data.","","","","Field <code>QUERY_BUSY</code> reader - 1: The DS peripheral is busy. 0: …","Status of the DS","Register <code>QUERY_BUSY</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - 1: The DS peripheral is busy. 0: The DS peripheral …","","","","Field <code>MD_ERROR</code> reader - 1: MD check fails. 0: MD check …","Field <code>PADDING_BAD</code> reader - 1: The padding check fails. 0: …","Queries DS check result","Register <code>QUERY_CHECK</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - 1: MD check fails. 0: MD check passes.","Bit 1 - 1: The padding check fails. 0: The padding check …","","","","Field <code>QUERY_KEY_WRONG</code> reader - 1-15: HMAC was activated, …","Checks the reason why DS_KEY is not ready.","Register <code>QUERY_KEY_WRONG</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - 1-15: HMAC was activated, but the DS peripheral …","","","","Ends DS operation","Field <code>SET_FINISH</code> writer - Write 1 to this register to end …","Register <code>SET_FINISH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to this register to end DS operation.","","","","Starts DS operation","Field <code>SET_ME</code> writer - Write 1 to this register to start DS …","Register <code>SET_ME</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to this register to start DS operation.","","","","Activates the DS peripheral","Field <code>SET_START</code> writer - Write 1 to this register to …","Register <code>SET_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to this register to activate the DS …","","","","Register <code>X_MEM[%s]</code> reader","Register <code>X_MEM[%s]</code> writer","memory X","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>Z_MEM[%s]</code> reader","Register <code>Z_MEM[%s]</code> writer","memory Z","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CLK (rw) register accessor: eFuse clock configuration …","CMD (rw) register accessor: eFuse command register.","CONF (rw) register accessor: eFuse operation mode …","DAC_CONF (rw) register accessor: Controls the eFuse …","DATE (rw) register accessor: Version control register.","INT_CLR (w) register accessor: eFuse interrupt clear …","INT_ENA (rw) register accessor: eFuse interrupt enable …","INT_RAW (r) register accessor: eFuse raw interrupt …","INT_ST (r) register accessor: eFuse interrupt status …","PGM_CHECK_VALUE (rw) register accessor: Register %s that …","PGM_DATA (rw) register accessor: Register %s that stores …","RD_KEY0_DATA (r) register accessor: Register %s of BLOCK4 …","RD_KEY1_DATA (r) register accessor: Register %s of BLOCK5 …","RD_KEY2_DATA (r) register accessor: Register %s of BLOCK6 …","RD_KEY3_DATA (r) register accessor: Register %s of BLOCK7 …","RD_KEY4_DATA (r) register accessor: Register %s of BLOCK8 …","RD_KEY5_DATA (r) register accessor: Register %s of BLOCK9 …","RD_MAC_SPI_SYS_0 (r) register accessor: Register 0 of …","RD_MAC_SPI_SYS_1 (r) register accessor: Register 1 of …","RD_MAC_SPI_SYS_2 (r) register accessor: Register 2 of …","RD_MAC_SPI_SYS_3 (r) register accessor: Register 3 of …","RD_MAC_SPI_SYS_4 (r) register accessor: Register 4 of …","RD_MAC_SPI_SYS_5 (r) register accessor: Register 5 of …","RD_REPEAT_DATA0 (r) register accessor: Register 1 of …","RD_REPEAT_DATA1 (r) register accessor: Register 2 of …","RD_REPEAT_DATA2 (r) register accessor: Register 3 of …","RD_REPEAT_DATA3 (r) register accessor: Register 4 of …","RD_REPEAT_DATA4 (r) register accessor: Register 5 of …","RD_REPEAT_ERR0 (r) register accessor: Programming error …","RD_REPEAT_ERR1 (r) register accessor: Programming error …","RD_REPEAT_ERR2 (r) register accessor: Programming error …","RD_REPEAT_ERR3 (r) register accessor: Programming error …","RD_REPEAT_ERR4 (r) register accessor: Programming error …","RD_RS_ERR0 (r) register accessor: Programming error record …","RD_RS_ERR1 (r) register accessor: Programming error record …","RD_SYS_DATA_PART1_ (r) register accessor: Register %s of …","RD_SYS_DATA_PART2_ (r) register accessor: Register %s of …","RD_TIM_CONF (rw) register accessor: Configures read timing …","RD_USR_DATA (r) register accessor: Register %s of BLOCK3 …","RD_WR_DIS (r) register accessor: Register 0 of BLOCK0.","Register block","STATUS (r) register accessor: eFuse status register.","WR_TIM_CONF0 (rw) register accessor: Configuration …","WR_TIM_CONF1 (rw) register accessor: Configuration …","WR_TIM_CONF2 (rw) register accessor: Configuration …","","","eFuse clock configuration register.","0x1c8 - eFuse clock configuration register.","eFuse command register.","0x1d4 - eFuse command register.","eFuse operation mode configuration register.","0x1cc - eFuse operation mode configuration register.","Controls the eFuse programming voltage.","0x1e8 - Controls the eFuse programming voltage.","Version control register.","0x1fc - Version control register.","Returns the argument unchanged.","eFuse interrupt clear register.","0x1e4 - eFuse interrupt clear register.","eFuse interrupt enable register.","0x1e0 - eFuse interrupt enable register.","eFuse raw interrupt register.","0x1d8 - eFuse raw interrupt register.","eFuse interrupt status register.","0x1dc - eFuse interrupt status register.","Calls <code>U::from(self)</code>.","Register %s that stores the RS code to be programmed.","0x20..0x2c - Register %s that stores the RS code to be …","Iterator for array of: 0x20..0x2c - Register %s that …","Register %s that stores data to be programmed.","0x00..0x20 - Register %s that stores data to be programmed.","Iterator for array of: 0x00..0x20 - Register %s that …","Register %s of BLOCK4 (KEY0).","0x9c..0xbc - Register %s of BLOCK4 (KEY0).","Iterator for array of: 0x9c..0xbc - Register %s of BLOCK4 …","Register %s of BLOCK5 (KEY1).","0xbc..0xdc - Register %s of BLOCK5 (KEY1).","Iterator for array of: 0xbc..0xdc - Register %s of BLOCK5 …","Register %s of BLOCK6 (KEY2).","0xdc..0xfc - Register %s of BLOCK6 (KEY2).","Iterator for array of: 0xdc..0xfc - Register %s of BLOCK6 …","Register %s of BLOCK7 (KEY3).","0xfc..0x11c - Register %s of BLOCK7 (KEY3).","Iterator for array of: 0xfc..0x11c - Register %s of BLOCK7 …","Register %s of BLOCK8 (KEY4).","0x11c..0x13c - Register %s of BLOCK8 (KEY4).","Iterator for array of: 0x11c..0x13c - Register %s of …","Register %s of BLOCK9 (KEY5).","0x13c..0x15c - Register %s of BLOCK9 (KEY5).","Iterator for array of: 0x13c..0x15c - Register %s of …","Register 0 of BLOCK1.","0x44 - Register 0 of BLOCK1.","Register 1 of BLOCK1.","0x48 - Register 1 of BLOCK1.","Register 2 of BLOCK1.","0x4c - Register 2 of BLOCK1.","Register 3 of BLOCK1.","0x50 - Register 3 of BLOCK1.","Register 4 of BLOCK1.","0x54 - Register 4 of BLOCK1.","Register 5 of BLOCK1.","0x58 - Register 5 of BLOCK1.","Register 1 of BLOCK0.","0x30 - Register 1 of BLOCK0.","Register 2 of BLOCK0.","0x34 - Register 2 of BLOCK0.","Register 3 of BLOCK0.","0x38 - Register 3 of BLOCK0.","Register 4 of BLOCK0.","0x3c - Register 4 of BLOCK0.","Register 5 of BLOCK0.","0x40 - Register 5 of BLOCK0.","Programming error record register 0 of BLOCK0.","0x17c - Programming error record register 0 of BLOCK0.","Programming error record register 1 of BLOCK0.","0x180 - Programming error record register 1 of BLOCK0.","Programming error record register 2 of BLOCK0.","0x184 - Programming error record register 2 of BLOCK0.","Programming error record register 3 of BLOCK0.","0x188 - Programming error record register 3 of BLOCK0.","Programming error record register 4 of BLOCK0.","0x190 - Programming error record register 4 of BLOCK0.","Programming error record register 0 of BLOCK1-10.","0x1c0 - Programming error record register 0 of BLOCK1-10.","Programming error record register 1 of BLOCK1-10.","0x1c4 - Programming error record register 1 of BLOCK1-10.","Register %s of BLOCK2 (system).","0x5c..0x7c - Register %s of BLOCK2 (system).","Iterator for array of: 0x5c..0x7c - Register %s of BLOCK2 …","Register %s of BLOCK10 (system).","0x15c..0x17c - Register %s of BLOCK10 (system).","Iterator for array of: 0x15c..0x17c - Register %s of …","Configures read timing parameters.","0x1ec - Configures read timing parameters.","Register %s of BLOCK3 (user).","0x7c..0x9c - Register %s of BLOCK3 (user).","Iterator for array of: 0x7c..0x9c - Register %s of BLOCK3 …","Register 0 of BLOCK0.","0x2c - Register 0 of BLOCK0.","eFuse status register.","0x1d0 - eFuse status register.","","","","Configuration register 0 of eFuse programming timing …","0x1f0 - Configuration register 0 of eFuse programming …","Configuration register 1 of eFuse programming timing …","0x1f4 - Configuration register 1 of eFuse programming …","Configuration register 2 of eFuse programming timing …","0x1f8 - Configuration register 2 of eFuse programming …","eFuse clock configuration register.","Field <code>EFUSE_MEM_FORCE_PD</code> reader - If set, forces eFuse …","Field <code>EFUSE_MEM_FORCE_PD</code> writer - If set, forces eFuse …","Field <code>EFUSE_MEM_FORCE_PU</code> reader - If set, forces eFuse …","Field <code>EFUSE_MEM_FORCE_PU</code> writer - If set, forces eFuse …","Field <code>EN</code> reader - If set, forces to enable clock signal of …","Field <code>EN</code> writer - If set, forces to enable clock signal of …","Field <code>MEM_CLK_FORCE_ON</code> reader - If set, forces to activate …","Field <code>MEM_CLK_FORCE_ON</code> writer - If set, forces to activate …","Register <code>CLK</code> reader","Register <code>CLK</code> writer","Writes raw bits to the register.","","","Bit 0 - If set, forces eFuse SRAM into power-saving mode.","Bit 0 - If set, forces eFuse SRAM into power-saving mode.","Bit 2 - If set, forces eFuse SRAM into working mode.","Bit 2 - If set, forces eFuse SRAM into working mode.","Bit 16 - If set, forces to enable clock signal of eFuse …","Bit 16 - If set, forces to enable clock signal of eFuse …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - If set, forces to activate clock signal of eFuse …","Bit 1 - If set, forces to activate clock signal of eFuse …","","","","Field <code>BLK_NUM</code> reader - The serial number of the block to …","Field <code>BLK_NUM</code> writer - The serial number of the block to …","eFuse command register.","Field <code>PGM_CMD</code> reader - Set this bit to send programming …","Field <code>PGM_CMD</code> writer - Set this bit to send programming …","Register <code>CMD</code> reader","Field <code>READ_CMD</code> reader - Set this bit to send read command.","Field <code>READ_CMD</code> writer - Set this bit to send read command.","Register <code>CMD</code> writer","Writes raw bits to the register.","Bits 2:5 - The serial number of the block to be …","Bits 2:5 - The serial number of the block to be …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - Set this bit to send programming command.","Bit 1 - Set this bit to send programming command.","Bit 0 - Set this bit to send read command.","Bit 0 - Set this bit to send read command.","","","","eFuse operation mode configuration register.","Field <code>OP_CODE</code> reader - 0x5A5A: Operate programming …","Field <code>OP_CODE</code> writer - 0x5A5A: Operate programming …","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - 0x5A5A: Operate programming command. 0x5AA5: …","Bits 0:15 - 0x5A5A: Operate programming command. 0x5AA5: …","","","","Field <code>DAC_CLK_DIV</code> reader - Controls the division factor of …","Field <code>DAC_CLK_DIV</code> writer - Controls the division factor of …","Field <code>DAC_CLK_PAD_SEL</code> reader - Don’t care.","Field <code>DAC_CLK_PAD_SEL</code> writer - Don’t care.","Controls the eFuse programming voltage.","Field <code>DAC_NUM</code> reader - Controls the rising period of the …","Field <code>DAC_NUM</code> writer - Controls the rising period of the …","Field <code>OE_CLR</code> reader - Reduces the power supply of the …","Field <code>OE_CLR</code> writer - Reduces the power supply of the …","Register <code>DAC_CONF</code> reader","Register <code>DAC_CONF</code> writer","Writes raw bits to the register.","","","Bits 0:7 - Controls the division factor of the rising …","Bits 0:7 - Controls the division factor of the rising …","Bit 8 - Don’t care.","Bit 8 - Don’t care.","Bits 9:16 - Controls the rising period of the programming …","Bits 9:16 - Controls the rising period of the programming …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - Reduces the power supply of the programming …","Bit 17 - Reduces the power supply of the programming …","","","","Field <code>DATE</code> reader - Version control register.","Version control register.","Field <code>DATE</code> writer - Version control register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Version control register.","Bits 0:31 - Version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","eFuse interrupt clear register.","Field <code>PGM_DONE_INT_CLR</code> writer - The clear signal for …","Field <code>READ_DONE_INT_CLR</code> writer - The clear signal for …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The clear signal for pgm_done interrupt.","Bit 0 - The clear signal for read_done interrupt.","","","","eFuse interrupt enable register.","Field <code>PGM_DONE_INT_ENA</code> reader - The enable signal for …","Field <code>PGM_DONE_INT_ENA</code> writer - The enable signal for …","Register <code>INT_ENA</code> reader","Field <code>READ_DONE_INT_ENA</code> reader - The enable signal for …","Field <code>READ_DONE_INT_ENA</code> writer - The enable signal for …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The enable signal for pgm_done interrupt.","Bit 1 - The enable signal for pgm_done interrupt.","Bit 0 - The enable signal for read_done interrupt.","Bit 0 - The enable signal for read_done interrupt.","","","","eFuse raw interrupt register.","Field <code>PGM_DONE_INT_RAW</code> reader - The raw bit signal for …","Register <code>INT_RAW</code> reader","Field <code>READ_DONE_INT_RAW</code> reader - The raw bit signal for …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The raw bit signal for pgm_done interrupt.","Bit 0 - The raw bit signal for read_done interrupt.","","","","eFuse interrupt status register.","Field <code>PGM_DONE_INT_ST</code> reader - The status signal for …","Register <code>INT_ST</code> reader","Field <code>READ_DONE_INT_ST</code> reader - The status signal for …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The status signal for pgm_done interrupt.","Bit 0 - The status signal for read_done interrupt.","","","","Register %s that stores the RS code to be programmed.","Field <code>PGM_RS_DATA</code> reader - The content of the %sth 32-bit …","Field <code>PGM_RS_DATA</code> writer - The content of the %sth 32-bit …","Register <code>PGM_CHECK_VALUE%s</code> reader","Register <code>PGM_CHECK_VALUE%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the %sth 32-bit RS code to be …","Bits 0:31 - The content of the %sth 32-bit RS code to be …","","","","Field <code>PGM_DATA</code> reader - The content of the %sth 32-bit …","Register %s that stores data to be programmed.","Field <code>PGM_DATA</code> writer - The content of the %sth 32-bit …","Register <code>PGM_DATA%s</code> reader","Register <code>PGM_DATA%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the %sth 32-bit data to be …","Bits 0:31 - The content of the %sth 32-bit data to be …","","","","Field <code>KEY0_DATA</code> reader - Stores the %sth 32 bits of KEY0.","Register <code>RD_KEY0_DATA%s</code> reader","Register %s of BLOCK4 (KEY0).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the %sth 32 bits of KEY0.","","","","Field <code>KEY1_DATA</code> reader - Stores the %sth 32 bits of KEY1.","Register <code>RD_KEY1_DATA%s</code> reader","Register %s of BLOCK5 (KEY1).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the %sth 32 bits of KEY1.","","","","Field <code>KEY2_DATA</code> reader - Stores the %sth 32 bits of KEY2.","Register <code>RD_KEY2_DATA%s</code> reader","Register %s of BLOCK6 (KEY2).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the %sth 32 bits of KEY2.","","","","Field <code>KEY3_DATA</code> reader - Stores the %sth 32 bits of KEY3.","Register <code>RD_KEY3_DATA%s</code> reader","Register %s of BLOCK7 (KEY3).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the %sth 32 bits of KEY3.","","","","Field <code>KEY4_DATA</code> reader - Stores the %sth 32 bits of KEY4.","Register <code>RD_KEY4_DATA%s</code> reader","Register %s of BLOCK8 (KEY4).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the %sth 32 bits of KEY4.","","","","Field <code>KEY5_DATA</code> reader - Stores the %sth 32 bits of KEY5.","Register <code>RD_KEY5_DATA%s</code> reader","Register %s of BLOCK9 (KEY5).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the %sth 32 bits of KEY5.","","","","Field <code>MAC_0</code> reader - Stores the low 32 bits of MAC address.","Register <code>RD_MAC_SPI_SYS_0</code> reader","Register 0 of BLOCK1.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the low 32 bits of MAC address.","","","","Field <code>MAC_1</code> reader - Stores the high 16 bits of MAC …","Register <code>RD_MAC_SPI_SYS_1</code> reader","Register 1 of BLOCK1.","Field <code>SPI_PAD_CONF_0</code> reader - Stores the zeroth part of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - Stores the high 16 bits of MAC address.","Bits 16:31 - Stores the zeroth part of SPI_PAD_CONF.","","","","Register <code>RD_MAC_SPI_SYS_2</code> reader","Register 2 of BLOCK1.","Field <code>SPI_PAD_CONF_1</code> reader - Stores the first part of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the first part of SPI_PAD_CONF.","","","","Register <code>RD_MAC_SPI_SYS_3</code> reader","Register 3 of BLOCK1.","Field <code>SPI_PAD_CONF_2</code> reader - Stores the second part of …","Field <code>SYS_DATA_PART0_0</code> reader - Stores the zeroth part of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - Stores the second part of SPI_PAD_CONF.","Bits 18:31 - Stores the zeroth part of the zeroth part of …","","","","Register <code>RD_MAC_SPI_SYS_4</code> reader","Register 4 of BLOCK1.","Field <code>SYS_DATA_PART0_1</code> reader - Stores the fist part of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fist part of the zeroth part of …","","","","Register <code>RD_MAC_SPI_SYS_5</code> reader","Register 5 of BLOCK1.","Field <code>SYS_DATA_PART0_2</code> reader - Stores the second part of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the second part of the zeroth part of …","","","","Field <code>DIS_BOOT_REMAP</code> reader - Disables capability to Remap …","Field <code>DIS_CAN</code> reader - Set this bit to disable the TWAI …","Field <code>DIS_DCACHE</code> reader - Set this bit to disable Dcache.","Field <code>DIS_DOWNLOAD_DCACHE</code> reader - Disables Dcache when …","Field <code>DIS_DOWNLOAD_ICACHE</code> reader - Disables Icache when …","Field <code>DIS_DOWNLOAD_MANUAL_ENCRYPT</code> reader - Disables flash …","Field <code>DIS_FORCE_DOWNLOAD</code> reader - Set this bit to disable …","Field <code>DIS_ICACHE</code> reader - Set this bit to disable Icache.","Field <code>DIS_RTC_RAM_BOOT</code> reader - Reserved.","Field <code>DIS_USB</code> reader - Set this bit to disable USB OTG …","Field <code>EXT_PHY_ENABLE</code> reader - Set this bit to enable …","Field <code>HARD_DIS_JTAG</code> reader - Hardware disables JTAG …","Register <code>RD_REPEAT_DATA0</code> reader","Field <code>RD_DIS</code> reader - Disables software reading from …","Register 1 of BLOCK0.","Field <code>RPT4_RESERVED0</code> reader - Reserved (used for four …","Field <code>RPT4_RESERVED5</code> reader - Reserved (used for four …","Field <code>SOFT_DIS_JTAG</code> reader - Software disables JTAG. When …","Field <code>USB_DREFH</code> reader - Controls single-end input …","Field <code>USB_DREFL</code> reader - Controls single-end input …","Field <code>USB_EXCHG_PINS</code> reader - Set this bit to exchange USB …","Field <code>USB_FORCE_NOPERSIST</code> reader - If set, forces USB …","Field <code>VDD_SPI_DREFH</code> reader - SPI regulator high voltage …","Field <code>VDD_SPI_MODECURLIM</code> reader - SPI regulator switches …","","","Bit 15 - Disables capability to Remap RAM to ROM address …","Bit 14 - Set this bit to disable the TWAI Controller …","Bit 9 - Set this bit to disable Dcache.","Bit 11 - Disables Dcache when SoC is in Download mode.","Bit 10 - Disables Icache when SoC is in Download mode.","Bit 19 - Disables flash encryption when in download boot …","Bit 12 - Set this bit to disable the function that forces …","Bit 8 - Set this bit to disable Icache.","Bit 7 - Reserved.","Bit 13 - Set this bit to disable USB OTG function.","Bit 25 - Set this bit to enable external USB PHY.","Returns the argument unchanged.","Bit 18 - Hardware disables JTAG permanently.","Calls <code>U::from(self)</code>.","Bits 0:6 - Disables software reading from individual eFuse …","Bits 27:28 - Reserved (used for four backups method).","Bit 16 - Reserved (used for four backups method).","Bit 17 - Software disables JTAG. When software disabled, …","","","","Bits 20:21 - Controls single-end input threshold vrefh, …","Bits 22:23 - Controls single-end input threshold vrefl, …","Bit 24 - Set this bit to exchange USB D+ and D- pins.","Bit 26 - If set, forces USB BVALID to 1.","Bits 30:31 - SPI regulator high voltage reference.","Bit 29 - SPI regulator switches current limit mode.","Field <code>KEY_PURPOSE_0</code> reader - Purpose of KEY0. Refer to …","Field <code>KEY_PURPOSE_1</code> reader - Purpose of KEY1. Refer to …","Register <code>RD_REPEAT_DATA1</code> reader","Register 2 of BLOCK0.","Field <code>SECURE_BOOT_KEY_REVOKE0</code> reader - If set, revokes use …","Field <code>SECURE_BOOT_KEY_REVOKE1</code> reader - If set, revokes use …","Field <code>SECURE_BOOT_KEY_REVOKE2</code> reader - If set, revokes use …","Field <code>SPI_BOOT_CRYPT_CNT</code> reader - Enables encryption and …","Field <code>VDD_SPI_DCAP</code> reader - Prevents SPI regulator from …","Field <code>VDD_SPI_DCURLIM</code> reader - Tunes the current limit …","Field <code>VDD_SPI_DREFL</code> reader - SPI regulator low voltage …","Field <code>VDD_SPI_DREFM</code> reader - SPI regulator medium voltage …","Field <code>VDD_SPI_ENCURLIM</code> reader - Set SPI regulator to 1 to …","Field <code>VDD_SPI_EN_INIT</code> reader - Set SPI regulator to 0 to …","Field <code>VDD_SPI_FORCE</code> reader - Set this bit to use …","Field <code>VDD_SPI_INIT</code> reader - Adds resistor from LDO output …","Field <code>VDD_SPI_TIEH</code> reader - If VDD_SPI_FORCE is 1, …","Field <code>VDD_SPI_XPD</code> reader - If VDD_SPI_FORCE is 1, this …","Field <code>WDT_DELAY_SEL</code> reader - Selects RTC watchdog timeout …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:27 - Purpose of KEY0. Refer to Table Key Purpose …","Bits 28:31 - Purpose of KEY1. Refer to Table Key Purpose …","Bit 21 - If set, revokes use of secure boot key digest 0.","Bit 22 - If set, revokes use of secure boot key digest 1.","Bit 23 - If set, revokes use of secure boot key digest 2.","Bits 18:20 - Enables encryption and decryption, when an …","","","","Bits 14:15 - Prevents SPI regulator from overshoot.","Bits 9:11 - Tunes the current limit threshold of SPI …","Bits 2:3 - SPI regulator low voltage reference.","Bits 0:1 - SPI regulator medium voltage reference.","Bit 7 - Set SPI regulator to 0 to configure init[1:0]=0.","Bit 8 - Set SPI regulator to 1 to enable output current …","Bit 6 - Set this bit to use XPD_VDD_PSI_REG and …","Bits 12:13 - Adds resistor from LDO output to ground. 0: …","Bit 5 - If VDD_SPI_FORCE is 1, determines VDD_SPI voltage. …","Bit 4 - If VDD_SPI_FORCE is 1, this value determines if …","Bits 16:17 - Selects RTC watchdog timeout threshold at …","Field <code>FLASH_TPUW</code> reader - Configures flash startup delay …","Field <code>KEY_PURPOSE_2</code> reader - Purpose of KEY2. Refer to …","Field <code>KEY_PURPOSE_3</code> reader - Purpose of KEY3. Refer to …","Field <code>KEY_PURPOSE_4</code> reader - Purpose of KEY4. Refer to …","Field <code>KEY_PURPOSE_5</code> reader - Purpose of KEY5. Refer to …","Field <code>KEY_PURPOSE_6</code> reader - Purpose of KEY6. Refer to …","Register <code>RD_REPEAT_DATA2</code> reader","Register 3 of BLOCK0.","Field <code>RPT4_RESERVED1</code> reader - Reserved (used for four …","Field <code>SECURE_BOOT_AGGRESSIVE_REVOKE</code> reader - Set this bit …","Field <code>SECURE_BOOT_EN</code> reader - Set this bit to enable …","","","Bits 28:31 - Configures flash startup delay after SoC …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Purpose of KEY2. Refer to Table Key Purpose …","Bits 4:7 - Purpose of KEY3. Refer to Table Key Purpose …","Bits 8:11 - Purpose of KEY4. Refer to Table Key Purpose …","Bits 12:15 - Purpose of KEY5. Refer to Table Key Purpose …","Bits 16:19 - Purpose of KEY6. Refer to Table Key Purpose …","Bits 22:27 - Reserved (used for four backups method).","Bit 21 - Set this bit to enable aggressive secure boot key …","Bit 20 - Set this bit to enable secure boot.","","","","Field <code>DIS_DOWNLOAD_MODE</code> reader - Set this bit to disable …","Field <code>DIS_LEGACY_SPI_BOOT</code> reader - Set this bit to disable …","Field <code>DIS_USB_DOWNLOAD_MODE</code> reader - Set this bit to …","Field <code>ENABLE_SECURITY_DOWNLOAD</code> reader - Set this bit to …","Field <code>FLASH_TYPE</code> reader - SPI flash type. 0: maximum four …","Field <code>FORCE_SEND_RESUME</code> reader - If set, forces ROM code …","Field <code>PIN_POWER_SELECTION</code> reader - Set default power …","Register <code>RD_REPEAT_DATA3</code> reader","Register 4 of BLOCK0.","Field <code>RPT4_RESERVED2</code> reader - Reserved (used for four …","Field <code>RPT4_RESERVED3</code> reader - Reserved (used for four …","Field <code>SECURE_VERSION</code> reader - Secure version (used by …","Field <code>UART_PRINT_CHANNEL</code> reader - Selects the default UART …","Field <code>UART_PRINT_CONTROL</code> reader - Set the default UART …","","","Bit 0 - Set this bit to disable all download boot modes.","Bit 1 - Set this bit to disable Legacy SPI boot mode.","Bit 4 - Set this bit to disable use of USB OTG in UART …","Bit 5 - Set this bit to enable secure UART download mode …","Bit 9 - SPI flash type. 0: maximum four data lines, 1: …","Bit 10 - If set, forces ROM code to send an SPI flash …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - Set default power supply for GPIO33-GPIO37, set …","Bits 27:31 - Reserved (used for four backups method).","Bit 3 - Reserved (used for four backups method).","Bits 11:26 - Secure version (used by ESP-IDF anti-rollback …","","","","Bit 2 - Selects the default UART for printing boot …","Bits 6:7 - Set the default UART boot message output mode. …","Register <code>RD_REPEAT_DATA4</code> reader","Register 5 of BLOCK0.","Field <code>RPT4_RESERVED4</code> reader - Reserved (used for four …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - Reserved (used for four backups method).","","","","Field <code>DIS_BOOT_REMAP_ERR</code> reader - Any bit equal to 1 …","Field <code>DIS_CAN_ERR</code> reader - Any bit equal to 1 denotes a …","Field <code>DIS_DCACHE_ERR</code> reader - Any bit equal to 1 denotes a …","Field <code>DIS_DOWNLOAD_DCACHE_ERR</code> reader - Any bit equal to 1 …","Field <code>DIS_DOWNLOAD_ICACHE_ERR</code> reader - Any bit equal to 1 …","Field <code>DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR</code> reader - Any bit …","Field <code>DIS_FORCE_DOWNLOAD_ERR</code> reader - Any bit equal to 1 …","Field <code>DIS_ICACHE_ERR</code> reader - Any bit equal to 1 denotes a …","Field <code>DIS_RTC_RAM_BOOT_ERR</code> reader - Any bit equal to 1 …","Field <code>DIS_USB_ERR</code> reader - Any bit equal to 1 denotes a …","Field <code>EXT_PHY_ENABLE_ERR</code> reader - Any bit equal to 1 …","Field <code>HARD_DIS_JTAG_ERR</code> reader - Any bit equal to 1 …","Register <code>RD_REPEAT_ERR0</code> reader","Field <code>RD_DIS_ERR</code> reader - Any bit equal to 1 denotes a …","Programming error record register 0 of BLOCK0.","Field <code>RPT4_RESERVED0_ERR</code> reader - Any bit equal to 1 …","Field <code>RPT4_RESERVED5_ERR</code> reader - Any bit equal to 1 …","Field <code>SOFT_DIS_JTAG_ERR</code> reader - Any bit equal to 1 …","Field <code>USB_DREFH_ERR</code> reader - Any bit equal to 1 denotes a …","Field <code>USB_DREFL_ERR</code> reader - Any bit equal to 1 denotes a …","Field <code>USB_EXCHG_PINS_ERR</code> reader - Any bit equal to 1 …","Field <code>USB_FORCE_NOPERSIST_ERR</code> reader - Any bit equal to 1 …","Field <code>VDD_SPI_DREFH_ERR</code> reader - Any bit equal to 1 …","Field <code>VDD_SPI_MODECURLIM_ERR</code> reader - Any bit equal to 1 …","","","Bit 15 - Any bit equal to 1 denotes a programming error in …","Bit 14 - Any bit equal to 1 denotes a programming error in …","Bit 9 - Any bit equal to 1 denotes a programming error in …","Bit 11 - Any bit equal to 1 denotes a programming error in …","Bit 10 - Any bit equal to 1 denotes a programming error in …","Bit 19 - Any bit equal to 1 denotes a programming error in …","Bit 12 - Any bit equal to 1 denotes a programming error in …","Bit 8 - Any bit equal to 1 denotes a programming error in …","Bit 7 - Any bit equal to 1 denotes a programming error in …","Bit 13 - Any bit equal to 1 denotes a programming error in …","Bit 25 - Any bit equal to 1 denotes a programming error in …","Returns the argument unchanged.","Bit 18 - Any bit equal to 1 denotes a programming error in …","Calls <code>U::from(self)</code>.","Bits 0:6 - Any bit equal to 1 denotes a programming error …","Bits 27:28 - Any bit equal to 1 denotes a programming …","Bit 16 - Any bit equal to 1 denotes a programming error in …","Bit 17 - Any bit equal to 1 denotes a programming error in …","","","","Bits 20:21 - Any bit equal to 1 denotes a programming …","Bits 22:23 - Any bit equal to 1 denotes a programming …","Bit 24 - Any bit equal to 1 denotes a programming error in …","Bit 26 - Any bit equal to 1 denotes a programming error in …","Bits 30:31 - Any bit equal to 1 denotes a programming …","Bit 29 - Any bit equal to 1 denotes a programming error in …","Field <code>KEY_PURPOSE_0_ERR</code> reader - Any bit equal to 1 …","Field <code>KEY_PURPOSE_1_ERR</code> reader - Any bit equal to 1 …","Register <code>RD_REPEAT_ERR1</code> reader","Programming error record register 1 of BLOCK0.","Field <code>SECURE_BOOT_KEY_REVOKE0_ERR</code> reader - Any bit equal …","Field <code>SECURE_BOOT_KEY_REVOKE1_ERR</code> reader - Any bit equal …","Field <code>SECURE_BOOT_KEY_REVOKE2_ERR</code> reader - Any bit equal …","Field <code>SPI_BOOT_CRYPT_CNT_ERR</code> reader - Any bit equal to 1 …","Field <code>VDD_SPI_DCAP_ERR</code> reader - Any bit equal to 1 denotes …","Field <code>VDD_SPI_DCURLIM_ERR</code> reader - Any bit equal to 1 …","Field <code>VDD_SPI_DREFL_ERR</code> reader - Any bit equal to 1 …","Field <code>VDD_SPI_DREFM_ERR</code> reader - Any bit equal to 1 …","Field <code>VDD_SPI_ENCURLIM_ERR</code> reader - Any bit equal to 1 …","Field <code>VDD_SPI_EN_INIT_ERR</code> reader - Any bit equal to 1 …","Field <code>VDD_SPI_FORCE_ERR</code> reader - Any bit equal to 1 …","Field <code>VDD_SPI_INIT_ERR</code> reader - Any bit equal to 1 denotes …","Field <code>VDD_SPI_TIEH_ERR</code> reader - Any bit equal to 1 denotes …","Field <code>VDD_SPI_XPD_ERR</code> reader - Any bit equal to 1 denotes …","Field <code>WDT_DELAY_SEL_ERR</code> reader - Any bit equal to 1 …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:27 - Any bit equal to 1 denotes a programming …","Bits 28:31 - Any bit equal to 1 denotes a programming …","Bit 21 - Any bit equal to 1 denotes a programming error in …","Bit 22 - Any bit equal to 1 denotes a programming error in …","Bit 23 - Any bit equal to 1 denotes a programming error in …","Bits 18:20 - Any bit equal to 1 denotes a programming …","","","","Bits 14:15 - Any bit equal to 1 denotes a programming …","Bits 9:11 - Any bit equal to 1 denotes a programming error …","Bits 2:3 - Any bit equal to 1 denotes a programming error …","Bits 0:1 - Any bit equal to 1 denotes a programming error …","Bit 7 - Any bit equal to 1 denotes a programming error in …","Bit 8 - Any bit equal to 1 denotes a programming error in …","Bit 6 - Any bit equal to 1 denotes a programming error in …","Bits 12:13 - Any bit equal to 1 denotes a programming …","Bit 5 - Any bit equal to 1 denotes a programming error in …","Bit 4 - Any bit equal to 1 denotes a programming error in …","Bits 16:17 - Any bit equal to 1 denotes a programming …","Field <code>FLASH_TPUW_ERR</code> reader - Any bit equal to 1 denotes a …","Field <code>KEY_PURPOSE_2_ERR</code> reader - Any bit equal to 1 …","Field <code>KEY_PURPOSE_3_ERR</code> reader - Any bit equal to 1 …","Field <code>KEY_PURPOSE_4_ERR</code> reader - Any bit equal to 1 …","Field <code>KEY_PURPOSE_5_ERR</code> reader - Any bit equal to 1 …","Field <code>KEY_PURPOSE_6_ERR</code> reader - Any bit equal to 1 …","Register <code>RD_REPEAT_ERR2</code> reader","Programming error record register 2 of BLOCK0.","Field <code>RPT4_RESERVED1_ERR</code> reader - Any bit equal to 1 …","Field <code>SECURE_BOOT_AGGRESSIVE_REVOKE_ERR</code> reader - Any bit …","Field <code>SECURE_BOOT_EN_ERR</code> reader - Any bit equal to 1 …","","","Bits 28:31 - Any bit equal to 1 denotes a programming …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Any bit equal to 1 denotes a programming error …","Bits 4:7 - Any bit equal to 1 denotes a programming error …","Bits 8:11 - Any bit equal to 1 denotes a programming error …","Bits 12:15 - Any bit equal to 1 denotes a programming …","Bits 16:19 - Any bit equal to 1 denotes a programming …","Bits 22:27 - Any bit equal to 1 denotes a programming …","Bit 21 - Any bit equal to 1 denotes a programming error in …","Bit 20 - Any bit equal to 1 denotes a programming error in …","","","","Field <code>DIS_DOWNLOAD_MODE_ERR</code> reader - Any bit equal to 1 …","Field <code>DIS_LEGACY_SPI_BOOT_ERR</code> reader - Any bit equal to 1 …","Field <code>DIS_USB_DOWNLOAD_MODE_ERR</code> reader - Any bit equal to …","Field <code>ENABLE_SECURITY_DOWNLOAD_ERR</code> reader - Any bit equal …","Field <code>FLASH_TYPE_ERR</code> reader - Any bit equal to 1 denotes a …","Field <code>FORCE_SEND_RESUME_ERR</code> reader - Any bit equal to 1 …","Field <code>PIN_POWER_SELECTION_ERR</code> reader - Any bit equal to 1 …","Register <code>RD_REPEAT_ERR3</code> reader","Programming error record register 3 of BLOCK0.","Field <code>RPT4_RESERVED2_ERR</code> reader - Any bit equal to 1 …","Field <code>RPT4_RESERVED3_ERR</code> reader - Any bit equal to 1 …","Field <code>SECURE_VERSION_ERR</code> reader - Any bit equal to 1 …","Field <code>UART_PRINT_CHANNEL_ERR</code> reader - Any bit equal to 1 …","Field <code>UART_PRINT_CONTROL_ERR</code> reader - Any bit equal to 1 …","","","Bit 0 - Any bit equal to 1 denotes a programming error in …","Bit 1 - Any bit equal to 1 denotes a programming error in …","Bit 4 - Any bit equal to 1 denotes a programming error in …","Bit 5 - Any bit equal to 1 denotes a programming error in …","Bit 9 - Any bit equal to 1 denotes a programming error in …","Bit 10 - Any bit equal to 1 denotes a programming error in …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - Any bit equal to 1 denotes a programming error in …","Bits 27:31 - Any bit equal to 1 denotes a programming …","Bit 3 - Any bit equal to 1 denotes a programming error in …","Bits 11:26 - Any bit equal to 1 denotes a programming …","","","","Bit 2 - Any bit equal to 1 denotes a programming error in …","Bits 6:7 - Any bit equal to 1 denotes a programming error …","Register <code>RD_REPEAT_ERR4</code> reader","Programming error record register 4 of BLOCK0.","Field <code>RPT4_RESERVED4_ERR</code> reader - If any bit in …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - If any bit in RPT4_RESERVED4 is 1, there is a …","","","","Field <code>KEY0_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY0_FAIL</code> reader - 0: Means no failure and that the …","Field <code>KEY1_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY1_FAIL</code> reader - 0: Means no failure and that the …","Field <code>KEY2_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY2_FAIL</code> reader - 0: Means no failure and that the …","Field <code>KEY3_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY3_FAIL</code> reader - 0: Means no failure and that the …","Field <code>KEY4_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY4_FAIL</code> reader - 0: Means no failure and that the …","Field <code>MAC_SPI_8M_ERR_NUM</code> reader - The value of this signal …","Field <code>MAC_SPI_8M_FAIL</code> reader - 0: Means no failure and …","Register <code>RD_RS_ERR0</code> reader","Programming error record register 0 of BLOCK1-10.","Field <code>SYS_PART1_FAIL</code> reader - 0: Means no failure and that …","Field <code>SYS_PART1_NUM</code> reader - The value of this signal …","Field <code>USR_DATA_ERR_NUM</code> reader - The value of this signal …","Field <code>USR_DATA_FAIL</code> reader - 0: Means no failure and that …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 12:14 - The value of this signal means the number of …","Bit 15 - 0: Means no failure and that the data of KEY0 is …","Bits 16:18 - The value of this signal means the number of …","Bit 19 - 0: Means no failure and that the data of KEY1 is …","Bits 20:22 - The value of this signal means the number of …","Bit 23 - 0: Means no failure and that the data of KEY2 is …","Bits 24:26 - The value of this signal means the number of …","Bit 27 - 0: Means no failure and that the data of KEY3 is …","Bits 28:30 - The value of this signal means the number of …","Bit 31 - 0: Means no failure and that the data of KEY4 is …","Bits 0:2 - The value of this signal means the number of …","Bit 3 - 0: Means no failure and that the data of BLOCK1 is …","Bit 7 - 0: Means no failure and that the data of BLOCK2 is …","Bits 4:6 - The value of this signal means the number of …","","","","Bits 8:10 - The value of this signal means the number of …","Bit 11 - 0: Means no failure and that the data of BLOCK3 …","Field <code>KEY5_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY5_FAIL</code> reader - 0: Means no failure and that the …","Register <code>RD_RS_ERR1</code> reader","Programming error record register 1 of BLOCK1-10.","Field <code>SYS_PART2_ERR_NUM</code> reader - The value of this signal …","Field <code>SYS_PART2_FAIL</code> reader - 0: Means no failure and that …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - The value of this signal means the number of …","Bit 3 - 0: Means no failure and that the data of KEY5 is …","Bits 4:6 - The value of this signal means the number of …","Bit 7 - 0: Means no failure and that the data of BLOCK10 …","","","","Register <code>RD_SYS_DATA_PART1_%s</code> reader","Register %s of BLOCK2 (system).","Field <code>SYS_DATA_PART1</code> reader - Stores the %sth 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the %sth 32 bits of the first part of …","","","","Register <code>RD_SYS_DATA_PART2_%s</code> reader","Register %s of BLOCK10 (system).","Field <code>SYS_DATA_PART2</code> reader - Stores the %sth 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the %sth 32 bits of the 2nd part of …","","","","Register <code>RD_TIM_CONF</code> reader","Configures read timing parameters.","Field <code>READ_INIT_NUM</code> reader - Configures the initial read …","Field <code>READ_INIT_NUM</code> writer - Configures the initial read …","Field <code>THR_A</code> reader - Configures the hold time of read …","Field <code>THR_A</code> writer - Configures the hold time of read …","Field <code>TRD</code> reader - Configures the length of pulse of read …","Field <code>TRD</code> writer - Configures the length of pulse of read …","Field <code>TSUR_A</code> reader - Configures the setup time of read …","Field <code>TSUR_A</code> writer - Configures the setup time of read …","Register <code>RD_TIM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - Configures the initial read time of eFuse.","Bits 24:31 - Configures the initial read time of eFuse.","Bits 0:7 - Configures the hold time of read operation.","Bits 0:7 - Configures the hold time of read operation.","Bits 8:15 - Configures the length of pulse of read …","Bits 8:15 - Configures the length of pulse of read …","","","Bits 16:23 - Configures the setup time of read operation.","Bits 16:23 - Configures the setup time of read operation.","","Register <code>RD_USR_DATA%s</code> reader","Register %s of BLOCK3 (user).","Field <code>USR_DATA</code> reader - Stores the %sth 32 bits of BLOCK3 …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stores the %sth 32 bits of BLOCK3 (user).","Register <code>RD_WR_DIS</code> reader","Register 0 of BLOCK0.","Field <code>WR_DIS</code> reader - Disables programming of individual …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Disables programming of individual eFuses.","Field <code>OTP_CSB_SW</code> reader - The value of OTP_CSB_SW.","Field <code>OTP_LOAD_SW</code> reader - The value of OTP_LOAD_SW.","Field <code>OTP_PGENB_SW</code> reader - The value of OTP_PGENB_SW.","Field <code>OTP_STROBE_SW</code> reader - The value of OTP_STROBE_SW.","Field <code>OTP_VDDQ_C_SYNC2</code> reader - The value of …","Field <code>OTP_VDDQ_IS_SW</code> reader - The value of OTP_VDDQ_IS_SW.","Register <code>STATUS</code> reader","Field <code>REPEAT_ERR_CNT</code> reader - Indicates the number of …","Field <code>STATE</code> reader - Indicates the state of the eFuse …","eFuse status register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - The value of OTP_CSB_SW.","Bit 4 - The value of OTP_LOAD_SW.","Bit 8 - The value of OTP_PGENB_SW.","Bit 6 - The value of OTP_STROBE_SW.","Bit 5 - The value of OTP_VDDQ_C_SYNC2.","Bit 9 - The value of OTP_VDDQ_IS_SW.","Bits 10:17 - Indicates the number of error bits during …","Bits 0:3 - Indicates the state of the eFuse state machine.","","","","Register <code>WR_TIM_CONF0</code> reader","Field <code>THP_A</code> reader - Configures the hold time of …","Field <code>THP_A</code> writer - Configures the hold time of …","Field <code>TPGM_INACTIVE</code> reader - Configures the length of …","Field <code>TPGM_INACTIVE</code> writer - Configures the length of …","Field <code>TPGM</code> reader - Configures the length of pulse during …","Field <code>TPGM</code> writer - Configures the length of pulse during …","Register <code>WR_TIM_CONF0</code> writer","Configuration register 0 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - Configures the hold time of programming …","Bits 0:7 - Configures the hold time of programming …","Bits 16:31 - Configures the length of pulse during …","Bits 16:31 - Configures the length of pulse during …","Bits 8:15 - Configures the length of pulse during …","Bits 8:15 - Configures the length of pulse during …","","","","Field <code>PWR_ON_NUM</code> reader - Configures the power up time for …","Field <code>PWR_ON_NUM</code> writer - Configures the power up time for …","Register <code>WR_TIM_CONF1</code> reader","Field <code>TSUP_A</code> reader - Configures the setup time of …","Field <code>TSUP_A</code> writer - Configures the setup time of …","Register <code>WR_TIM_CONF1</code> writer","Configuration register 1 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:23 - Configures the power up time for VDDQ.","Bits 8:23 - Configures the power up time for VDDQ.","","","Bits 0:7 - Configures the setup time of programming …","Bits 0:7 - Configures the setup time of programming …","","Field <code>PWR_OFF_NUM</code> reader - Configures the power outage …","Field <code>PWR_OFF_NUM</code> writer - Configures the power outage …","Register <code>WR_TIM_CONF2</code> reader","Register <code>WR_TIM_CONF2</code> writer","Configuration register 2 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - Configures the power outage time for VDDQ.","Bits 0:15 - Configures the power outage time for VDDQ.","","","","CACHE_BRIDGE_ARBITER_CTRL (rw) register accessor: register …","CACHE_CONF_MISC (rw) register accessor: register …","CACHE_DBG_INT_CLR (w) register accessor: register …","CACHE_DBG_INT_ENA (rw) register accessor: register …","CACHE_DBG_STATUS0 (r) register accessor: register …","CACHE_DBG_STATUS1 (r) register accessor: register …","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON (rw) register accessor: …","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE (rw) register …","CACHE_PRELOAD_INT_CTRL (rw) register accessor: register …","CACHE_SYNC_INT_CTRL (rw) register accessor: register …","CLOCK_GATE (rw) register accessor: register description","DBUS0_ABANDON_CNT (r) register accessor: register …","DBUS0_ACS_CNT (r) register accessor: register description","DBUS0_ACS_MISS_CNT (r) register accessor: register …","DBUS0_ACS_WB_CNT (r) register accessor: register …","DBUS1_ABANDON_CNT (r) register accessor: register …","DBUS1_ACS_CNT (r) register accessor: register description","DBUS1_ACS_MISS_CNT (r) register accessor: register …","DBUS1_ACS_WB_CNT (r) register accessor: register …","DBUS2_ABANDON_CNT (r) register accessor: register …","DBUS2_ACS_CNT (r) register accessor: register description","DBUS2_ACS_MISS_CNT (r) register accessor: register …","DBUS2_ACS_WB_CNT (r) register accessor: register …","DC_PRELOAD_CNT (r) register accessor: register description","DC_PRELOAD_EVICT_CNT (r) register accessor: register …","DC_PRELOAD_MISS_CNT (r) register accessor: register …","IBUS0_ABANDON_CNT (r) register accessor: register …","IBUS0_ACS_CNT (r) register accessor: register description","IBUS0_ACS_MISS_CNT (r) register accessor: register …","IBUS1_ABANDON_CNT (r) register accessor: register …","IBUS1_ACS_CNT (r) register accessor: register description","IBUS1_ACS_MISS_CNT (r) register accessor: register …","IBUS2_ABANDON_CNT (r) register accessor: register …","IBUS2_ACS_CNT (r) register accessor: register description","IBUS2_ACS_MISS_CNT (r) register accessor: register …","IC_PRELOAD_CNT (r) register accessor: register description","IC_PRELOAD_MISS_CNT (r) register accessor: register …","PRO_CACHE_ACS_CNT_CLR (w) register accessor: register …","PRO_CACHE_MMU_FAULT_CONTENT (r) register accessor: …","PRO_CACHE_MMU_FAULT_VADDR (r) register accessor: register …","PRO_CACHE_MMU_POWER_CTRL (rw) register accessor: register …","PRO_CACHE_STATE (r) register accessor: register description","PRO_CACHE_WRAP_AROUND_CTRL (rw) register accessor: …","PRO_DCACHE_AUTOLOAD_CFG (rw) register accessor: register …","PRO_DCACHE_AUTOLOAD_SECTION0_ADDR (rw) register accessor: …","PRO_DCACHE_AUTOLOAD_SECTION0_SIZE (rw) register accessor: …","PRO_DCACHE_AUTOLOAD_SECTION1_ADDR (rw) register accessor: …","PRO_DCACHE_AUTOLOAD_SECTION1_SIZE (rw) register accessor: …","PRO_DCACHE_CTRL (rw) register accessor: register …","PRO_DCACHE_CTRL1 (rw) register accessor: register …","PRO_DCACHE_LOCK0_ADDR (rw) register accessor: register …","PRO_DCACHE_LOCK0_SIZE (rw) register accessor: register …","PRO_DCACHE_LOCK1_ADDR (rw) register accessor: register …","PRO_DCACHE_LOCK1_SIZE (rw) register accessor: register …","PRO_DCACHE_MEM_SYNC0 (rw) register accessor: register …","PRO_DCACHE_MEM_SYNC1 (rw) register accessor: register …","PRO_DCACHE_PRELOAD_ADDR (rw) register accessor: register …","PRO_DCACHE_PRELOAD_SIZE (rw) register accessor: register …","PRO_DCACHE_REJECT_ST (r) register accessor: register …","PRO_DCACHE_REJECT_VADDR (r) register accessor: register …","PRO_DCACHE_TAG_POWER_CTRL (rw) register accessor: register …","PRO_EXTMEM_REG_DATE (rw) register accessor: register …","PRO_ICACHE_AUTOLOAD_CFG (rw) register accessor: register …","PRO_ICACHE_AUTOLOAD_SECTION0_ADDR (rw) register accessor: …","PRO_ICACHE_AUTOLOAD_SECTION0_SIZE (rw) register accessor: …","PRO_ICACHE_AUTOLOAD_SECTION1_ADDR (rw) register accessor: …","PRO_ICACHE_AUTOLOAD_SECTION1_SIZE (rw) register accessor: …","PRO_ICACHE_CTRL (rw) register accessor: register …","PRO_ICACHE_CTRL1 (rw) register accessor: register …","PRO_ICACHE_LOCK0_ADDR (rw) register accessor: register …","PRO_ICACHE_LOCK0_SIZE (rw) register accessor: register …","PRO_ICACHE_LOCK1_ADDR (rw) register accessor: register …","PRO_ICACHE_LOCK1_SIZE (rw) register accessor: register …","PRO_ICACHE_MEM_SYNC0 (rw) register accessor: register …","PRO_ICACHE_MEM_SYNC1 (rw) register accessor: register …","PRO_ICACHE_PRELOAD_ADDR (rw) register accessor: register …","PRO_ICACHE_PRELOAD_SIZE (rw) register accessor: register …","PRO_ICACHE_REJECT_ST (r) register accessor: register …","PRO_ICACHE_REJECT_VADDR (r) register accessor: register …","PRO_ICACHE_TAG_POWER_CTRL (rw) register accessor: register …","Register block","","","register description","0x128 - register description","register description","0x134 - register description","register description","0xec - register description","register description","0xe8 - register description","register description","0xf0 - register description","register description","0xf4 - register description","register description","0x124 - register description","register description","0x120 - register description","register description","0x12c - register description","register description","0x130 - register description","register description","0x138 - register description","register description","0xc0 - register description","register description","0xe4 - register description","register description","0xd8 - register description","register description","0xcc - register description","register description","0xbc - register description","register description","0xe0 - register description","register description","0xd4 - register description","register description","0xc8 - register description","register description","0xb8 - register description","register description","0xdc - register description","register description","0xd0 - register description","register description","0xc4 - register description","register description","0xac - register description","register description","0xb0 - register description","register description","0xb4 - register description","Returns the argument unchanged.","register description","0x90 - register description","register description","0xa8 - register description","register description","0x9c - register description","register description","0x8c - register description","register description","0xa4 - register description","register description","0x98 - register description","register description","0x88 - register description","register description","0xa0 - register description","register description","0x94 - register description","register description","0x80 - register description","register description","0x84 - register description","Calls <code>U::from(self)</code>.","register description","0xf8 - register description","register description","0x10c - register description","register description","0x110 - register description","register description","0x118 - register description","register description","0x11c - register description","register description","0x114 - register description","register description","0x2c - register description","register description","0x30 - register description","register description","0x34 - register description","register description","0x38 - register description","register description","0x3c - register description","register description","0x00 - register description","register description","0x04 - register description","register description","0x0c - register description","register description","0x10 - register description","register description","0x14 - register description","register description","0x18 - register description","register description","0x1c - register description","register description","0x20 - register description","register description","0x24 - register description","register description","0x28 - register description","register description","0xfc - register description","register description","0x100 - register description","register description","0x08 - register description","register description","0x3fc - register description","register description","0x6c - register description","register description","0x70 - register description","register description","0x74 - register description","register description","0x78 - register description","register description","0x7c - register description","register description","0x40 - register description","register description","0x44 - register description","register description","0x4c - register description","register description","0x50 - register description","register description","0x54 - register description","register description","0x58 - register description","register description","0x5c - register description","register description","0x60 - register description","register description","0x64 - register description","register description","0x68 - register description","register description","0x104 - register description","register description","0x108 - register description","register description","0x48 - register description","","","","Field <code>ALLOC_WB_HOLD_ARBITER</code> reader - Reserved.","Field <code>ALLOC_WB_HOLD_ARBITER</code> writer - Reserved.","register description","Register <code>CACHE_BRIDGE_ARBITER_CTRL</code> reader","Register <code>CACHE_BRIDGE_ARBITER_CTRL</code> writer","Bit 0 - Reserved.","Bit 0 - Reserved.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT</code> reader - …","Field <code>PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT</code> writer - …","Field <code>PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT</code> reader - The …","Field <code>PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT</code> writer - The …","Register <code>CACHE_CONF_MISC</code> reader","Register <code>CACHE_CONF_MISC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The bit is used to disable checking mmu entry …","Bit 0 - The bit is used to disable checking mmu entry …","Bit 1 - The bit is used to disable checking mmu entry …","Bit 1 - The bit is used to disable checking mmu entry …","","","","register description","Field <code>DBUS_ACS_MSK_DC_INT_CLR</code> writer - The bit is used to …","Field <code>DBUS_CNT_OVF_INT_CLR</code> writer - The bit is used to …","Field <code>DCACHE_REJECT_INT_CLR</code> writer - The bit is used to …","Field <code>DCACHE_SET_ILG_INT_CLR</code> writer - The bit is used to …","Field <code>DCACHE_WRITE_FLASH_INT_CLR</code> writer - The bit is used …","Field <code>DC_PRELOAD_SIZE_FAULT_INT_CLR</code> writer - The bit is …","Field <code>DC_SYNC_SIZE_FAULT_INT_CLR</code> writer - The bit is used …","Field <code>IBUS_ACS_MSK_IC_INT_CLR</code> writer - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_REJECT_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_SET_ILG_INT_CLR</code> writer - The bit is used to …","Field <code>IC_PRELOAD_SIZE_FAULT_INT_CLR</code> writer - The bit is …","Field <code>IC_SYNC_SIZE_FAULT_INT_CLR</code> writer - The bit is used …","Field <code>MMU_ENTRY_FAULT_INT_CLR</code> writer - The bit is used to …","Register <code>CACHE_DBG_INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 6 - The bit is used to clear interrupt by cpu access …","Bit 7 - The bit is used to clear interrupt by dbus counter …","Bit 9 - The bit is used to clear interrupt by manual …","Bit 8 - The bit is used to clear interrupt by manual sync …","Bit 11 - The bit is used to clear interrupt by …","Bit 12 - The bit is used to clear interrupt by illegal …","Bit 10 - The bit is used to clear interrupt by dcache …","Returns the argument unchanged.","Bit 0 - The bit is used to clear interrupt by cpu access …","Bit 1 - The bit is used to clear interrupt by ibus counter …","Bit 3 - The bit is used to clear interrupt by manual …","Bit 2 - The bit is used to clear interrupt by manual sync …","Bit 4 - The bit is used to clear interrupt by …","Bit 5 - The bit is used to clear interrupt by illegal …","Calls <code>U::from(self)</code>.","Bit 13 - The bit is used to clear interrupt by mmu entry …","","","","Field <code>CACHE_DBG_EN</code> reader - The bit is used to activate …","Field <code>CACHE_DBG_EN</code> writer - The bit is used to activate …","register description","Field <code>DBUS_ACS_MSK_DC_INT_ENA</code> reader - The bit is used to …","Field <code>DBUS_ACS_MSK_DC_INT_ENA</code> writer - The bit is used to …","Field <code>DBUS_CNT_OVF_INT_ENA</code> reader - The bit is used to …","Field <code>DBUS_CNT_OVF_INT_ENA</code> writer - The bit is used to …","Field <code>DCACHE_REJECT_INT_ENA</code> reader - The bit is used to …","Field <code>DCACHE_REJECT_INT_ENA</code> writer - The bit is used to …","Field <code>DCACHE_SET_LOCK_ILG_INT_ENA</code> reader - The bit is used …","Field <code>DCACHE_SET_LOCK_ILG_INT_ENA</code> writer - The bit is used …","Field <code>DCACHE_SET_PRELOAD_ILG_INT_ENA</code> reader - The bit is …","Field <code>DCACHE_SET_PRELOAD_ILG_INT_ENA</code> writer - The bit is …","Field <code>DCACHE_SET_SYNC_ILG_INT_ENA</code> reader - The bit is used …","Field <code>DCACHE_SET_SYNC_ILG_INT_ENA</code> writer - The bit is used …","Field <code>DCACHE_WRITE_FLASH_INT_ENA</code> reader - The bit is used …","Field <code>DCACHE_WRITE_FLASH_INT_ENA</code> writer - The bit is used …","Field <code>DC_PRELOAD_SIZE_FAULT_INT_ENA</code> reader - The bit is …","Field <code>DC_PRELOAD_SIZE_FAULT_INT_ENA</code> writer - The bit is …","Field <code>DC_SYNC_SIZE_FAULT_INT_ENA</code> reader - The bit is used …","Field <code>DC_SYNC_SIZE_FAULT_INT_ENA</code> writer - The bit is used …","Field <code>IBUS_ACS_MSK_IC_INT_ENA</code> reader - The bit is used to …","Field <code>IBUS_ACS_MSK_IC_INT_ENA</code> writer - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_ENA</code> reader - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_REJECT_INT_ENA</code> reader - The bit is used to …","Field <code>ICACHE_REJECT_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_SET_LOCK_ILG_INT_ENA</code> reader - The bit is used …","Field <code>ICACHE_SET_LOCK_ILG_INT_ENA</code> writer - The bit is used …","Field <code>ICACHE_SET_PRELOAD_ILG_INT_ENA</code> reader - The bit is …","Field <code>ICACHE_SET_PRELOAD_ILG_INT_ENA</code> writer - The bit is …","Field <code>ICACHE_SET_SYNC_ILG_INT_ENA</code> reader - The bit is used …","Field <code>ICACHE_SET_SYNC_ILG_INT_ENA</code> writer - The bit is used …","Field <code>IC_PRELOAD_SIZE_FAULT_INT_ENA</code> reader - The bit is …","Field <code>IC_PRELOAD_SIZE_FAULT_INT_ENA</code> writer - The bit is …","Field <code>IC_SYNC_SIZE_FAULT_INT_ENA</code> reader - The bit is used …","Field <code>IC_SYNC_SIZE_FAULT_INT_ENA</code> writer - The bit is used …","Field <code>MMU_ENTRY_FAULT_INT_ENA</code> reader - The bit is used to …","Field <code>MMU_ENTRY_FAULT_INT_ENA</code> writer - The bit is used to …","Register <code>CACHE_DBG_INT_ENA</code> reader","Register <code>CACHE_DBG_INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to activate the cache track …","Bit 0 - The bit is used to activate the cache track …","Bit 10 - The bit is used to enable interrupt by cpu access …","Bit 10 - The bit is used to enable interrupt by cpu access …","Bit 11 - The bit is used to enable interrupt by dbus …","Bit 11 - The bit is used to enable interrupt by dbus …","Bit 13 - The bit is used to enable interrupt by manual …","Bit 13 - The bit is used to enable interrupt by manual …","Bit 12 - The bit is used to enable interrupt by manual …","Bit 12 - The bit is used to enable interrupt by manual …","Bit 15 - The bit is used to enable interrupt by …","Bit 15 - The bit is used to enable interrupt by …","Bit 18 - The bit is used to enable interrupt by illegal …","Bit 18 - The bit is used to enable interrupt by illegal …","Bit 16 - The bit is used to enable interrupt by illegal …","Bit 16 - The bit is used to enable interrupt by illegal …","Bit 17 - The bit is used to enable interrupt by illegal …","Bit 17 - The bit is used to enable interrupt by illegal …","Bit 14 - The bit is used to enable interrupt by dcache …","Bit 14 - The bit is used to enable interrupt by dcache …","Returns the argument unchanged.","Bit 2 - The bit is used to enable interrupt by cpu access …","Bit 2 - The bit is used to enable interrupt by cpu access …","Bit 3 - The bit is used to enable interrupt by ibus …","Bit 3 - The bit is used to enable interrupt by ibus …","Bit 5 - The bit is used to enable interrupt by manual …","Bit 5 - The bit is used to enable interrupt by manual …","Bit 4 - The bit is used to enable interrupt by manual sync …","Bit 4 - The bit is used to enable interrupt by manual sync …","Bit 6 - The bit is used to enable interrupt by …","Bit 6 - The bit is used to enable interrupt by …","Bit 9 - The bit is used to enable interrupt by illegal …","Bit 9 - The bit is used to enable interrupt by illegal …","Bit 7 - The bit is used to enable interrupt by illegal …","Bit 7 - The bit is used to enable interrupt by illegal …","Bit 8 - The bit is used to enable interrupt by illegal …","Bit 8 - The bit is used to enable interrupt by illegal …","Calls <code>U::from(self)</code>.","Bit 19 - The bit is used to enable interrupt by mmu entry …","Bit 19 - The bit is used to enable interrupt by mmu entry …","","","","register description","Field <code>IBUS0_ABANDON_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>IBUS0_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>IBUS0_ACS_MISS_CNT_OVF_ST</code> reader - The bit is used …","Field <code>IBUS0_ACS_MSK_ICACHE_ST</code> reader - The bit is used to …","Field <code>IBUS1_ABANDON_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>IBUS1_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>IBUS1_ACS_MISS_CNT_OVF_ST</code> reader - The bit is used …","Field <code>IBUS1_ACS_MSK_ICACHE_ST</code> reader - The bit is used to …","Field <code>IBUS2_ABANDON_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>IBUS2_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>IBUS2_ACS_MISS_CNT_OVF_ST</code> reader - The bit is used …","Field <code>IBUS2_ACS_MSK_ICACHE_ST</code> reader - The bit is used to …","Field <code>ICACHE_REJECT_ST</code> reader - The bit is used to …","Field <code>ICACHE_SET_LOCK_ILG_ST</code> reader - The bit is used to …","Field <code>ICACHE_SET_PRELOAD_ILG_ST</code> reader - The bit is used …","Field <code>ICACHE_SET_SYNC_ILG_ST</code> reader - The bit is used to …","Field <code>IC_PRELOAD_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>IC_PRELOAD_MISS_CNT_OVF_ST</code> reader - The bit is used …","Field <code>IC_PRELOAD_SIZE_FAULT_ST</code> reader - The bit is used to …","Field <code>IC_SYNC_SIZE_FAULT_ST</code> reader - The bit is used to …","Register <code>CACHE_DBG_STATUS0</code> reader","","","Returns the argument unchanged.","Bit 12 - The bit is used to indicate interrupt by ibus0 …","Bit 4 - The bit is used to indicate interrupt by ibus0 …","Bit 8 - The bit is used to indicate interrupt by ibus0 …","Bit 0 - The bit is used to indicate interrupt by cpu …","Bit 13 - The bit is used to indicate interrupt by ibus1 …","Bit 5 - The bit is used to indicate interrupt by ibus1 …","Bit 9 - The bit is used to indicate interrupt by ibus1 …","Bit 1 - The bit is used to indicate interrupt by cpu …","Bit 14 - The bit is used to indicate interrupt by ibus2 …","Bit 6 - The bit is used to indicate interrupt by ibus2 …","Bit 10 - The bit is used to indicate interrupt by ibus2 …","Bit 2 - The bit is used to indicate interrupt by cpu …","Bit 18 - The bit is used to indicate interrupt by pre-load …","Bit 16 - The bit is used to indicate interrupt by pre-load …","Bit 20 - The bit is used to indicate interrupt by manual …","Bit 19 - The bit is used to indicate interrupt by manual …","Bit 21 - The bit is used to indicate interrupt by …","Bit 24 - The bit is used to indicate interrupt by illegal …","Bit 22 - The bit is used to indicate interrupt by illegal …","Bit 23 - The bit is used to indicate interrupt by illegal …","Calls <code>U::from(self)</code>.","","","","register description","Field <code>DBUS0_ABANDON_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS0_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS0_ACS_MISS_CNT_OVF_ST</code> reader - The bit is used …","Field <code>DBUS0_ACS_MSK_DCACHE_ST</code> reader - The bit is used to …","Field <code>DBUS0_ACS_WB_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS1_ABANDON_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS1_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS1_ACS_MISS_CNT_OVF_ST</code> reader - The bit is used …","Field <code>DBUS1_ACS_MSK_DCACHE_ST</code> reader - The bit is used to …","Field <code>DBUS1_ACS_WB_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS2_ABANDON_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS2_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS2_ACS_MISS_CNT_OVF_ST</code> reader - The bit is used …","Field <code>DBUS2_ACS_MSK_DCACHE_ST</code> reader - The bit is used to …","Field <code>DBUS2_ACS_WB_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DCACHE_REJECT_ST</code> reader - The bit is used to …","Field <code>DCACHE_SET_LOCK_ILG_ST</code> reader - The bit is used to …","Field <code>DCACHE_SET_PRELOAD_ILG_ST</code> reader - The bit is used …","Field <code>DCACHE_SET_SYNC_ILG_ST</code> reader - The bit is used to …","Field <code>DCACHE_WRITE_FLASH_ST</code> reader - The bit is used to …","Field <code>DC_PRELOAD_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DC_PRELOAD_EVICT_CNT_OVF_ST</code> reader - The bit is used …","Field <code>DC_PRELOAD_MISS_CNT_OVF_ST</code> reader - The bit is used …","Field <code>DC_PRELOAD_SIZE_FAULT_ST</code> reader - The bit is used to …","Field <code>DC_SYNC_SIZE_FAULT_ST</code> reader - The bit is used to …","Field <code>MMU_ENTRY_FAULT_ST</code> reader - The bit is used to …","Register <code>CACHE_DBG_STATUS1</code> reader","","","Bit 16 - The bit is used to indicate interrupt by dbus0 …","Bit 4 - The bit is used to indicate interrupt by dbus0 …","Bit 8 - The bit is used to indicate interrupt by dbus0 …","Bit 0 - The bit is used to indicate interrupt by cpu …","Bit 12 - The bit is used to indicate interrupt by dbus0 …","Bit 17 - The bit is used to indicate interrupt by dbus1 …","Bit 5 - The bit is used to indicate interrupt by dbus1 …","Bit 9 - The bit is used to indicate interrupt by dbus1 …","Bit 1 - The bit is used to indicate interrupt by cpu …","Bit 13 - The bit is used to indicate interrupt by dbus1 …","Bit 18 - The bit is used to indicate interrupt by dbus2 …","Bit 6 - The bit is used to indicate interrupt by dbus2 …","Bit 10 - The bit is used to indicate interrupt by dbus2 …","Bit 2 - The bit is used to indicate interrupt by cpu …","Bit 14 - The bit is used to indicate interrupt by dbus2 …","Bit 22 - The bit is used to indicate interrupt by pre-load …","Bit 21 - The bit is used to indicate interrupt by pre-load …","Bit 20 - The bit is used to indicate interrupt by pre-load …","Bit 24 - The bit is used to indicate interrupt by manual …","Bit 23 - The bit is used to indicate interrupt by manual …","Bit 26 - The bit is used to indicate interrupt by …","Bit 29 - The bit is used to indicate interrupt by illegal …","Bit 27 - The bit is used to indicate interrupt by illegal …","Bit 28 - The bit is used to indicate interrupt by illegal …","Bit 25 - The bit is used to indicate interrupt by dcache …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - The bit is used to indicate interrupt by mmu …","","","","register description","Field <code>CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT</code> reader - The …","Field <code>CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT</code> writer - The …","Field <code>CLK_FORCE_ON_DB_ENCRYPT</code> reader - The bit is used to …","Field <code>CLK_FORCE_ON_DB_ENCRYPT</code> writer - The bit is used to …","Field <code>CLK_FORCE_ON_G0CB_DECRYPT</code> reader - The bit is used …","Field <code>CLK_FORCE_ON_G0CB_DECRYPT</code> writer - The bit is used …","Register <code>CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON</code> reader","Register <code>CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON</code> writer","Writes raw bits to the register.","","","Bit 2 - The bit is used to close clock gating of encrypt …","Bit 2 - The bit is used to close clock gating of encrypt …","Bit 0 - The bit is used to close clock gating of encrypt …","Bit 0 - The bit is used to close clock gating of encrypt …","Bit 1 - The bit is used to close clock gating of decrypt …","Bit 1 - The bit is used to close clock gating of decrypt …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Register <code>CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE</code> reader","Field <code>RECORD_DISABLE_DB_ENCRYPT</code> reader - Reserved.","Field <code>RECORD_DISABLE_DB_ENCRYPT</code> writer - Reserved.","Field <code>RECORD_DISABLE_G0CB_DECRYPT</code> reader - Reserved.","Field <code>RECORD_DISABLE_G0CB_DECRYPT</code> writer - Reserved.","Register <code>CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Reserved.","Bit 0 - Reserved.","Bit 1 - Reserved.","Bit 1 - Reserved.","","","","register description","Field <code>PRO_DCACHE_PRELOAD_INT_CLR</code> writer - The bit is used …","Field <code>PRO_DCACHE_PRELOAD_INT_ENA</code> reader - The bit is used …","Field <code>PRO_DCACHE_PRELOAD_INT_ENA</code> writer - The bit is used …","Field <code>PRO_DCACHE_PRELOAD_INT_ST</code> reader - The bit is used …","Field <code>PRO_ICACHE_PRELOAD_INT_CLR</code> writer - The bit is used …","Field <code>PRO_ICACHE_PRELOAD_INT_ENA</code> reader - The bit is used …","Field <code>PRO_ICACHE_PRELOAD_INT_ENA</code> writer - The bit is used …","Field <code>PRO_ICACHE_PRELOAD_INT_ST</code> reader - The bit is used …","Register <code>CACHE_PRELOAD_INT_CTRL</code> reader","Register <code>CACHE_PRELOAD_INT_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to clear the interrupt by dcache …","Bit 4 - The bit is used to enable the interrupt by dcache …","Bit 4 - The bit is used to enable the interrupt by dcache …","Bit 3 - The bit is used to indicate the interrupt by …","Bit 2 - The bit is used to clear the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 0 - The bit is used to indicate the interrupt by …","","","","register description","Field <code>PRO_DCACHE_SYNC_INT_CLR</code> writer - The bit is used to …","Field <code>PRO_DCACHE_SYNC_INT_ENA</code> reader - The bit is used to …","Field <code>PRO_DCACHE_SYNC_INT_ENA</code> writer - The bit is used to …","Field <code>PRO_DCACHE_SYNC_INT_ST</code> reader - The bit is used to …","Field <code>PRO_ICACHE_SYNC_INT_CLR</code> writer - The bit is used to …","Field <code>PRO_ICACHE_SYNC_INT_ENA</code> reader - The bit is used to …","Field <code>PRO_ICACHE_SYNC_INT_ENA</code> writer - The bit is used to …","Field <code>PRO_ICACHE_SYNC_INT_ST</code> reader - The bit is used to …","Register <code>CACHE_SYNC_INT_CTRL</code> reader","Register <code>CACHE_SYNC_INT_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to clear the interrupt by dcache …","Bit 4 - The bit is used to enable the interrupt by dcache …","Bit 4 - The bit is used to enable the interrupt by dcache …","Bit 3 - The bit is used to indicate the interrupt by …","Bit 2 - The bit is used to clear the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 0 - The bit is used to indicate the interrupt by …","","","","Field <code>CLK_EN</code> reader - Reserved.","Field <code>CLK_EN</code> writer - Reserved.","register description","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Reserved.","Bit 0 - Reserved.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS0_ABANDON_CNT</code> reader - The bits are used to …","register description","Register <code>DBUS0_ABANDON_CNT</code> reader","","","Bits 0:15 - The bits are used to count the number of the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS0_ACS_CNT</code> reader - The bits are used to count …","register description","Register <code>DBUS0_ACS_CNT</code> reader","","","Bits 0:31 - The bits are used to count the number of dbus0 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS0_ACS_MISS_CNT</code> reader - The bits are used to …","register description","Register <code>DBUS0_ACS_MISS_CNT</code> reader","","","Bits 0:31 - The bits are used to count the number of the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS0_ACS_WB_CNT</code> reader - The bits are used to count …","register description","Register <code>DBUS0_ACS_WB_CNT</code> reader","","","Bits 0:19 - The bits are used to count the number of cache …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS1_ABANDON_CNT</code> reader - The bits are used to …","register description","Register <code>DBUS1_ABANDON_CNT</code> reader","","","Bits 0:15 - The bits are used to count the number of the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS1_ACS_CNT</code> reader - The bits are used to count …","register description","Register <code>DBUS1_ACS_CNT</code> reader","","","Bits 0:31 - The bits are used to count the number of dbus1 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS1_ACS_MISS_CNT</code> reader - The bits are used to …","register description","Register <code>DBUS1_ACS_MISS_CNT</code> reader","","","Bits 0:31 - The bits are used to count the number of the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS1_ACS_WB_CNT</code> reader - The bits are used to count …","register description","Register <code>DBUS1_ACS_WB_CNT</code> reader","","","Bits 0:19 - The bits are used to count the number of cache …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS2_ABANDON_CNT</code> reader - The bits are used to …","register description","Register <code>DBUS2_ABANDON_CNT</code> reader","","","Bits 0:15 - The bits are used to count the number of the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS2_ACS_CNT</code> reader - The bits are used to count …","register description","Register <code>DBUS2_ACS_CNT</code> reader","","","Bits 0:31 - The bits are used to count the number of dbus2 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS2_ACS_MISS_CNT</code> reader - The bits are used to …","register description","Register <code>DBUS2_ACS_MISS_CNT</code> reader","","","Bits 0:31 - The bits are used to count the number of the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS2_ACS_WB_CNT</code> reader - The bits are used to count …","register description","Register <code>DBUS2_ACS_WB_CNT</code> reader","","","Bits 0:19 - The bits are used to count the number of cache …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DC_PRELOAD_CNT</code> reader - The bits are used to count …","register description","Register <code>DC_PRELOAD_CNT</code> reader","","","Bits 0:15 - The bits are used to count the number of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DC_PRELOAD_EVICT_CNT</code> reader - The bits are used to …","register description","Register <code>DC_PRELOAD_EVICT_CNT</code> reader","","","Bits 0:15 - The bits are used to count the number of cache …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DC_PRELOAD_MISS_CNT</code> reader - The bits are used to …","register description","Register <code>DC_PRELOAD_MISS_CNT</code> reader","","","Bits 0:15 - The bits are used to count the number of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS0_ABANDON_CNT</code> reader - The bits are used to …","register description","Register <code>IBUS0_ABANDON_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:15 - The bits are used to count the number of the …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS0_ACS_CNT</code> reader - The bits are used to count …","register description","Register <code>IBUS0_ACS_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to count the number of ibus0 …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS0_ACS_MISS_CNT</code> reader - The bits are used to …","register description","Register <code>IBUS0_ACS_MISS_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to count the number of the …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS1_ABANDON_CNT</code> reader - The bits are used to …","register description","Register <code>IBUS1_ABANDON_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:15 - The bits are used to count the number of the …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS1_ACS_CNT</code> reader - The bits are used to count …","register description","Register <code>IBUS1_ACS_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to count the number of ibus1 …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS1_ACS_MISS_CNT</code> reader - The bits are used to …","register description","Register <code>IBUS1_ACS_MISS_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to count the number of the …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS2_ABANDON_CNT</code> reader - The bits are used to …","register description","Register <code>IBUS2_ABANDON_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:15 - The bits are used to count the number of the …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS2_ACS_CNT</code> reader - The bits are used to count …","register description","Register <code>IBUS2_ACS_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to count the number of ibus2 …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS2_ACS_MISS_CNT</code> reader - The bits are used to …","register description","Register <code>IBUS2_ACS_MISS_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to count the number of the …","Calls <code>U::from(self)</code>.","","","","Field <code>IC_PRELOAD_CNT</code> reader - The bits are used to count …","register description","Register <code>IC_PRELOAD_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:15 - The bits are used to count the number of …","Calls <code>U::from(self)</code>.","","","","Field <code>IC_PRELOAD_MISS_CNT</code> reader - The bits are used to …","register description","Register <code>IC_PRELOAD_MISS_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:15 - The bits are used to count the number of …","Calls <code>U::from(self)</code>.","","","","register description","Field <code>PRO_DCACHE_ACS_CNT_CLR</code> writer - The bit is used to …","Field <code>PRO_ICACHE_ACS_CNT_CLR</code> writer - The bit is used to …","Register <code>PRO_CACHE_ACS_CNT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The bit is used to clear dcache counter which …","Bit 1 - The bit is used to clear icache counter which …","","","","Field <code>PRO_CACHE_MMU_FAULT_CODE</code> reader - The bits are used …","Field <code>PRO_CACHE_MMU_FAULT_CONTENT</code> reader - The bits are …","register description","Register <code>PRO_CACHE_MMU_FAULT_CONTENT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 17:19 - The bits are used to indicate the operations …","Bits 0:16 - The bits are used to indicate the content of …","","","","Field <code>PRO_CACHE_MMU_FAULT_VADDR</code> reader - The bits are used …","register description","Register <code>PRO_CACHE_MMU_FAULT_VADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to indicate the virtual …","","","","Field <code>PRO_CACHE_MMU_MEM_FORCE_ON</code> reader - The bit is used …","Field <code>PRO_CACHE_MMU_MEM_FORCE_ON</code> writer - The bit is used …","Field <code>PRO_CACHE_MMU_MEM_FORCE_PD</code> reader - The bit is used …","Field <code>PRO_CACHE_MMU_MEM_FORCE_PD</code> writer - The bit is used …","Field <code>PRO_CACHE_MMU_MEM_FORCE_PU</code> reader - The bit is used …","Field <code>PRO_CACHE_MMU_MEM_FORCE_PU</code> writer - The bit is used …","register description","Register <code>PRO_CACHE_MMU_POWER_CTRL</code> reader","Register <code>PRO_CACHE_MMU_POWER_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The bit is used to enable clock gating to save …","Bit 0 - The bit is used to enable clock gating to save …","Bit 1 - The bit is used to power mmu memory down, 0: …","Bit 1 - The bit is used to power mmu memory down, 0: …","Bit 2 - The bit is used to power mmu memory down, 0: …","Bit 2 - The bit is used to power mmu memory down, 0: …","","","","register description","Field <code>PRO_DCACHE_STATE</code> reader - The bit is used to …","Field <code>PRO_ICACHE_STATE</code> reader - The bit is used to …","Register <code>PRO_CACHE_STATE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 12:23 - The bit is used to indicate dcache main fsm …","Bits 0:11 - The bit is used to indicate icache main fsm is …","","","","Field <code>PRO_CACHE_FLASH_WRAP_AROUND</code> reader - The bit is used …","Field <code>PRO_CACHE_FLASH_WRAP_AROUND</code> writer - The bit is used …","Field <code>PRO_CACHE_SRAM_RD_WRAP_AROUND</code> reader - The bit is …","Field <code>PRO_CACHE_SRAM_RD_WRAP_AROUND</code> writer - The bit is …","register description","Register <code>PRO_CACHE_WRAP_AROUND_CTRL</code> reader","Register <code>PRO_CACHE_WRAP_AROUND_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The bit is used to enable wrap around mode when …","Bit 0 - The bit is used to enable wrap around mode when …","Bit 1 - The bit is used to enable wrap around mode when …","Bit 1 - The bit is used to enable wrap around mode when …","","","","register description","Field <code>PRO_DCACHE_AUTOLOAD_MODE</code> reader - Reserved.","Field <code>PRO_DCACHE_AUTOLOAD_MODE</code> writer - Reserved.","Field <code>PRO_DCACHE_AUTOLOAD_ORDER</code> reader - The bits are used …","Field <code>PRO_DCACHE_AUTOLOAD_ORDER</code> writer - The bits are used …","Field <code>PRO_DCACHE_AUTOLOAD_RQST</code> reader - The bits are used …","Field <code>PRO_DCACHE_AUTOLOAD_RQST</code> writer - The bits are used …","Field <code>PRO_DCACHE_AUTOLOAD_SCT0_ENA</code> reader - The bits are …","Field <code>PRO_DCACHE_AUTOLOAD_SCT0_ENA</code> writer - The bits are …","Field <code>PRO_DCACHE_AUTOLOAD_SCT1_ENA</code> reader - The bits are …","Field <code>PRO_DCACHE_AUTOLOAD_SCT1_ENA</code> writer - The bits are …","Field <code>PRO_DCACHE_AUTOLOAD_SIZE</code> reader - The bits are used …","Field <code>PRO_DCACHE_AUTOLOAD_SIZE</code> writer - The bits are used …","Field <code>PRO_DCACHE_AUTOLOAD_STEP</code> reader - Reserved.","Field <code>PRO_DCACHE_AUTOLOAD_STEP</code> writer - Reserved.","Register <code>PRO_DCACHE_AUTOLOAD_CFG</code> reader","Register <code>PRO_DCACHE_AUTOLOAD_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Reserved.","Bit 0 - Reserved.","Bit 3 - The bits are used to configure the direction of …","Bit 3 - The bits are used to configure the direction of …","Bits 4:5 - The bits are used to configure trigger …","Bits 4:5 - The bits are used to configure trigger …","Bit 8 - The bits are used to enable the second section for …","Bit 8 - The bits are used to enable the second section for …","Bit 9 - The bits are used to enable the first section for …","Bit 9 - The bits are used to enable the first section for …","Bits 6:7 - The bits are used to configure the numbers of …","Bits 6:7 - The bits are used to configure the numbers of …","Bits 1:2 - Reserved.","Bits 1:2 - Reserved.","","","","Field <code>PRO_DCACHE_AUTOLOAD_SCT0_ADDR</code> reader - The bits are …","Field <code>PRO_DCACHE_AUTOLOAD_SCT0_ADDR</code> writer - The bits are …","register description","Register <code>PRO_DCACHE_AUTOLOAD_SECTION0_ADDR</code> reader","Register <code>PRO_DCACHE_AUTOLOAD_SECTION0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","","","","Field <code>PRO_DCACHE_AUTOLOAD_SCT0_SIZE</code> reader - The bits are …","Field <code>PRO_DCACHE_AUTOLOAD_SCT0_SIZE</code> writer - The bits are …","register description","Register <code>PRO_DCACHE_AUTOLOAD_SECTION0_SIZE</code> reader","Register <code>PRO_DCACHE_AUTOLOAD_SECTION0_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - The bits are used to configure the length of …","Bits 0:23 - The bits are used to configure the length of …","","","","Field <code>PRO_DCACHE_AUTOLOAD_SCT1_ADDR</code> reader - The bits are …","Field <code>PRO_DCACHE_AUTOLOAD_SCT1_ADDR</code> writer - The bits are …","register description","Register <code>PRO_DCACHE_AUTOLOAD_SECTION1_ADDR</code> reader","Register <code>PRO_DCACHE_AUTOLOAD_SECTION1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","","","","Field <code>PRO_DCACHE_AUTOLOAD_SCT1_SIZE</code> reader - The bits are …","Field <code>PRO_DCACHE_AUTOLOAD_SCT1_SIZE</code> writer - The bits are …","register description","Register <code>PRO_DCACHE_AUTOLOAD_SECTION1_SIZE</code> reader","Register <code>PRO_DCACHE_AUTOLOAD_SECTION1_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - The bits are used to configure the length of …","Bits 0:23 - The bits are used to configure the length of …","","","","Field <code>PRO_DCACHE_AUTOLOAD_DONE</code> reader - The bit is used to …","Field <code>PRO_DCACHE_AUTOLOAD_ENA</code> reader - The bit is used to …","Field <code>PRO_DCACHE_AUTOLOAD_ENA</code> writer - The bit is used to …","Field <code>PRO_DCACHE_BLOCKSIZE_MODE</code> reader - The bit is used …","Field <code>PRO_DCACHE_BLOCKSIZE_MODE</code> writer - The bit is used …","Field <code>PRO_DCACHE_CLEAN_DONE</code> reader - The bit is used to …","Field <code>PRO_DCACHE_CLEAN_ENA</code> reader - The bit is used to …","Field <code>PRO_DCACHE_CLEAN_ENA</code> writer - The bit is used to …","register description","Field <code>PRO_DCACHE_ENABLE</code> reader - The bit is used to …","Field <code>PRO_DCACHE_ENABLE</code> writer - The bit is used to …","Field <code>PRO_DCACHE_FLUSH_DONE</code> reader - The bit is used to …","Field <code>PRO_DCACHE_FLUSH_ENA</code> reader - The bit is used to …","Field <code>PRO_DCACHE_FLUSH_ENA</code> writer - The bit is used to …","Field <code>PRO_DCACHE_INVALIDATE_DONE</code> reader - The bit is used …","Field <code>PRO_DCACHE_INVALIDATE_ENA</code> reader - The bit is used …","Field <code>PRO_DCACHE_INVALIDATE_ENA</code> writer - The bit is used …","Field <code>PRO_DCACHE_LOCK0_EN</code> reader - The bit is used to …","Field <code>PRO_DCACHE_LOCK0_EN</code> writer - The bit is used to …","Field <code>PRO_DCACHE_LOCK1_EN</code> reader - The bit is used to …","Field <code>PRO_DCACHE_LOCK1_EN</code> writer - The bit is used to …","Field <code>PRO_DCACHE_LOCK_DONE</code> reader - The bit is used to …","Field <code>PRO_DCACHE_LOCK_ENA</code> reader - The bit is used to …","Field <code>PRO_DCACHE_LOCK_ENA</code> writer - The bit is used to …","Field <code>PRO_DCACHE_PRELOAD_DONE</code> reader - The bit is used to …","Field <code>PRO_DCACHE_PRELOAD_ENA</code> reader - The bit is used to …","Field <code>PRO_DCACHE_PRELOAD_ENA</code> writer - The bit is used to …","Field <code>PRO_DCACHE_SETSIZE_MODE</code> reader - The bit is used to …","Field <code>PRO_DCACHE_SETSIZE_MODE</code> writer - The bit is used to …","Field <code>PRO_DCACHE_UNLOCK_DONE</code> reader - The bit is used to …","Field <code>PRO_DCACHE_UNLOCK_ENA</code> reader - The bit is used to …","Field <code>PRO_DCACHE_UNLOCK_ENA</code> writer - The bit is used to …","Register <code>PRO_DCACHE_CTRL</code> reader","Register <code>PRO_DCACHE_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19 - The bit is used to indicate conditional-preload …","Bit 18 - The bit is used to enable and disable …","Bit 18 - The bit is used to enable and disable …","Bit 3 - The bit is used to configure cache block size.0: …","Bit 3 - The bit is used to configure cache block size.0: …","Bit 13 - The bit is used to indicate clean operation is …","Bit 12 - The bit is used to enable clean operation. It …","Bit 12 - The bit is used to enable clean operation. It …","Bit 0 - The bit is used to activate the data cache. 0: …","Bit 0 - The bit is used to activate the data cache. 0: …","Bit 11 - The bit is used to indicate flush operation is …","Bit 10 - The bit is used to enable flush operation. It …","Bit 10 - The bit is used to enable flush operation. It …","Bit 9 - The bit is used to indicate invalidate operation …","Bit 8 - The bit is used to enable invalidate operation. It …","Bit 8 - The bit is used to enable invalidate operation. It …","Bit 14 - The bit is used to enable pre-lock operation …","Bit 14 - The bit is used to enable pre-lock operation …","Bit 15 - The bit is used to enable pre-lock operation …","Bit 15 - The bit is used to enable pre-lock operation …","Bit 25 - The bit is used to indicate lock operation is …","Bit 24 - The bit is used to enable lock operation. It will …","Bit 24 - The bit is used to enable lock operation. It will …","Bit 21 - The bit is used to indicate preload operation is …","Bit 20 - The bit is used to enable preload operation. It …","Bit 20 - The bit is used to enable preload operation. It …","Bit 2 - The bit is used to configure cache memory size.0: …","Bit 2 - The bit is used to configure cache memory size.0: …","Bit 23 - The bit is used to indicate unlock operation is …","Bit 22 - The bit is used to enable unlock operation. It …","Bit 22 - The bit is used to enable unlock operation. It …","","","","register description","Field <code>PRO_DCACHE_MASK_BUS0</code> reader - The bit is used to …","Field <code>PRO_DCACHE_MASK_BUS0</code> writer - The bit is used to …","Field <code>PRO_DCACHE_MASK_BUS1</code> reader - The bit is used to …","Field <code>PRO_DCACHE_MASK_BUS1</code> writer - The bit is used to …","Field <code>PRO_DCACHE_MASK_BUS2</code> reader - The bit is used to …","Field <code>PRO_DCACHE_MASK_BUS2</code> writer - The bit is used to …","Register <code>PRO_DCACHE_CTRL1</code> reader","Register <code>PRO_DCACHE_CTRL1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The bit is used to disable dbus0, 0: enable, 1: …","Bit 0 - The bit is used to disable dbus0, 0: enable, 1: …","Bit 1 - The bit is used to disable dbus1, 0: enable, 1: …","Bit 1 - The bit is used to disable dbus1, 0: enable, 1: …","Bit 2 - The bit is used to disable dbus2, 0: enable, 1: …","Bit 2 - The bit is used to disable dbus2, 0: enable, 1: …","","","","Field <code>PRO_DCACHE_LOCK0_ADDR</code> reader - The bits are used to …","register description","Field <code>PRO_DCACHE_LOCK0_ADDR</code> writer - The bits are used to …","Register <code>PRO_DCACHE_LOCK0_ADDR</code> reader","Register <code>PRO_DCACHE_LOCK0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the first start …","Bits 0:31 - The bits are used to configure the first start …","","","","Field <code>PRO_DCACHE_LOCK0_SIZE</code> reader - The bits are used to …","register description","Field <code>PRO_DCACHE_LOCK0_SIZE</code> writer - The bits are used to …","Register <code>PRO_DCACHE_LOCK0_SIZE</code> reader","Register <code>PRO_DCACHE_LOCK0_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - The bits are used to configure the first …","Bits 0:15 - The bits are used to configure the first …","","","","Field <code>PRO_DCACHE_LOCK1_ADDR</code> reader - The bits are used to …","register description","Field <code>PRO_DCACHE_LOCK1_ADDR</code> writer - The bits are used to …","Register <code>PRO_DCACHE_LOCK1_ADDR</code> reader","Register <code>PRO_DCACHE_LOCK1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the second …","Bits 0:31 - The bits are used to configure the second …","","","","Field <code>PRO_DCACHE_LOCK1_SIZE</code> reader - The bits are used to …","register description","Field <code>PRO_DCACHE_LOCK1_SIZE</code> writer - The bits are used to …","Register <code>PRO_DCACHE_LOCK1_SIZE</code> reader","Register <code>PRO_DCACHE_LOCK1_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - The bits are used to configure the second …","Bits 0:15 - The bits are used to configure the second …","","","","Field <code>PRO_DCACHE_MEMSYNC_ADDR</code> reader - The bits are used …","Field <code>PRO_DCACHE_MEMSYNC_ADDR</code> writer - The bits are used …","register description","Register <code>PRO_DCACHE_MEM_SYNC0</code> reader","Register <code>PRO_DCACHE_MEM_SYNC0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","","","","Field <code>PRO_DCACHE_MEMSYNC_SIZE</code> reader - The bits are used …","Field <code>PRO_DCACHE_MEMSYNC_SIZE</code> writer - The bits are used …","register description","Register <code>PRO_DCACHE_MEM_SYNC1</code> reader","Register <code>PRO_DCACHE_MEM_SYNC1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:18 - The bits are used to configure the length for …","Bits 0:18 - The bits are used to configure the length for …","","","","Field <code>PRO_DCACHE_PRELOAD_ADDR</code> reader - The bits are used …","register description","Field <code>PRO_DCACHE_PRELOAD_ADDR</code> writer - The bits are used …","Register <code>PRO_DCACHE_PRELOAD_ADDR</code> reader","Register <code>PRO_DCACHE_PRELOAD_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","","","","Field <code>PRO_DCACHE_PRELOAD_ORDER</code> reader - The bits are used …","Field <code>PRO_DCACHE_PRELOAD_ORDER</code> writer - The bits are used …","Field <code>PRO_DCACHE_PRELOAD_SIZE</code> reader - The bits are used …","register description","Field <code>PRO_DCACHE_PRELOAD_SIZE</code> writer - The bits are used …","Register <code>PRO_DCACHE_PRELOAD_SIZE</code> reader","Register <code>PRO_DCACHE_PRELOAD_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - The bits are used to configure the direction of …","Bit 10 - The bits are used to configure the direction of …","Bits 0:9 - The bits are used to configure the length for …","Bits 0:9 - The bits are used to configure the length for …","","","","Field <code>PRO_DCACHE_CPU_ATTR</code> reader - The bits are used to …","register description","Field <code>PRO_DCACHE_TAG_ATTR</code> reader - The bits are used to …","Register <code>PRO_DCACHE_REJECT_ST</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 3:5 - The bits are used to indicate the attribute of …","Bits 0:2 - The bits are used to indicate the attribute of …","","","","Field <code>PRO_DCACHE_CPU_VADDR</code> reader - The bits are used to …","register description","Register <code>PRO_DCACHE_REJECT_VADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to indicate the virtual …","","","","Field <code>PRO_DCACHE_TAG_MEM_FORCE_ON</code> reader - The bit is used …","Field <code>PRO_DCACHE_TAG_MEM_FORCE_ON</code> writer - The bit is used …","Field <code>PRO_DCACHE_TAG_MEM_FORCE_PD</code> reader - The bit is used …","Field <code>PRO_DCACHE_TAG_MEM_FORCE_PD</code> writer - The bit is used …","Field <code>PRO_DCACHE_TAG_MEM_FORCE_PU</code> reader - The bit is used …","Field <code>PRO_DCACHE_TAG_MEM_FORCE_PU</code> writer - The bit is used …","register description","Register <code>PRO_DCACHE_TAG_POWER_CTRL</code> reader","Register <code>PRO_DCACHE_TAG_POWER_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The bit is used to close clock gating of dcache …","Bit 0 - The bit is used to close clock gating of dcache …","Bit 1 - The bit is used to power dcache tag memory down, …","Bit 1 - The bit is used to power dcache tag memory down, …","Bit 2 - The bit is used to power dcache tag memory down, …","Bit 2 - The bit is used to power dcache tag memory down, …","","","","Field <code>PRO_EXTMEM_REG_DATE</code> reader - Reserved.","register description","Field <code>PRO_EXTMEM_REG_DATE</code> writer - Reserved.","Register <code>PRO_EXTMEM_REG_DATE</code> reader","Register <code>PRO_EXTMEM_REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Reserved.","Bits 0:27 - Reserved.","","","","register description","Field <code>PRO_ICACHE_AUTOLOAD_MODE</code> reader - Reserved.","Field <code>PRO_ICACHE_AUTOLOAD_MODE</code> writer - Reserved.","Field <code>PRO_ICACHE_AUTOLOAD_ORDER</code> reader - The bits are used …","Field <code>PRO_ICACHE_AUTOLOAD_ORDER</code> writer - The bits are used …","Field <code>PRO_ICACHE_AUTOLOAD_RQST</code> reader - The bits are used …","Field <code>PRO_ICACHE_AUTOLOAD_RQST</code> writer - The bits are used …","Field <code>PRO_ICACHE_AUTOLOAD_SCT0_ENA</code> reader - The bits are …","Field <code>PRO_ICACHE_AUTOLOAD_SCT0_ENA</code> writer - The bits are …","Field <code>PRO_ICACHE_AUTOLOAD_SCT1_ENA</code> reader - The bits are …","Field <code>PRO_ICACHE_AUTOLOAD_SCT1_ENA</code> writer - The bits are …","Field <code>PRO_ICACHE_AUTOLOAD_SIZE</code> reader - The bits are used …","Field <code>PRO_ICACHE_AUTOLOAD_SIZE</code> writer - The bits are used …","Field <code>PRO_ICACHE_AUTOLOAD_STEP</code> reader - Reserved.","Field <code>PRO_ICACHE_AUTOLOAD_STEP</code> writer - Reserved.","Register <code>PRO_ICACHE_AUTOLOAD_CFG</code> reader","Register <code>PRO_ICACHE_AUTOLOAD_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Reserved.","Bit 0 - Reserved.","Bit 3 - The bits are used to configure the direction of …","Bit 3 - The bits are used to configure the direction of …","Bits 4:5 - The bits are used to configure trigger …","Bits 4:5 - The bits are used to configure trigger …","Bit 8 - The bits are used to enable the second section for …","Bit 8 - The bits are used to enable the second section for …","Bit 9 - The bits are used to enable the first section for …","Bit 9 - The bits are used to enable the first section for …","Bits 6:7 - The bits are used to configure the numbers of …","Bits 6:7 - The bits are used to configure the numbers of …","Bits 1:2 - Reserved.","Bits 1:2 - Reserved.","","","","Field <code>PRO_ICACHE_AUTOLOAD_SCT0_ADDR</code> reader - The bits are …","Field <code>PRO_ICACHE_AUTOLOAD_SCT0_ADDR</code> writer - The bits are …","register description","Register <code>PRO_ICACHE_AUTOLOAD_SECTION0_ADDR</code> reader","Register <code>PRO_ICACHE_AUTOLOAD_SECTION0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","","","","Field <code>PRO_ICACHE_AUTOLOAD_SCT0_SIZE</code> reader - The bits are …","Field <code>PRO_ICACHE_AUTOLOAD_SCT0_SIZE</code> writer - The bits are …","register description","Register <code>PRO_ICACHE_AUTOLOAD_SECTION0_SIZE</code> reader","Register <code>PRO_ICACHE_AUTOLOAD_SECTION0_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - The bits are used to configure the length of …","Bits 0:23 - The bits are used to configure the length of …","","","","Field <code>PRO_ICACHE_AUTOLOAD_SCT1_ADDR</code> reader - The bits are …","Field <code>PRO_ICACHE_AUTOLOAD_SCT1_ADDR</code> writer - The bits are …","register description","Register <code>PRO_ICACHE_AUTOLOAD_SECTION1_ADDR</code> reader","Register <code>PRO_ICACHE_AUTOLOAD_SECTION1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","","","","Field <code>PRO_ICACHE_AUTOLOAD_SCT1_SIZE</code> reader - The bits are …","Field <code>PRO_ICACHE_AUTOLOAD_SCT1_SIZE</code> writer - The bits are …","register description","Register <code>PRO_ICACHE_AUTOLOAD_SECTION1_SIZE</code> reader","Register <code>PRO_ICACHE_AUTOLOAD_SECTION1_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - The bits are used to configure the length of …","Bits 0:23 - The bits are used to configure the length of …","","","","Field <code>PRO_ICACHE_AUTOLOAD_DONE</code> reader - The bit is used to …","Field <code>PRO_ICACHE_AUTOLOAD_ENA</code> reader - The bit is used to …","Field <code>PRO_ICACHE_AUTOLOAD_ENA</code> writer - The bit is used to …","Field <code>PRO_ICACHE_BLOCKSIZE_MODE</code> reader - The bit is used …","Field <code>PRO_ICACHE_BLOCKSIZE_MODE</code> writer - The bit is used …","register description","Field <code>PRO_ICACHE_ENABLE</code> reader - The bit is used to …","Field <code>PRO_ICACHE_ENABLE</code> writer - The bit is used to …","Field <code>PRO_ICACHE_INVALIDATE_DONE</code> reader - The bit is used …","Field <code>PRO_ICACHE_INVALIDATE_ENA</code> reader - The bit is used …","Field <code>PRO_ICACHE_INVALIDATE_ENA</code> writer - The bit is used …","Field <code>PRO_ICACHE_LOCK0_EN</code> reader - The bit is used to …","Field <code>PRO_ICACHE_LOCK0_EN</code> writer - The bit is used to …","Field <code>PRO_ICACHE_LOCK1_EN</code> reader - The bit is used to …","Field <code>PRO_ICACHE_LOCK1_EN</code> writer - The bit is used to …","Field <code>PRO_ICACHE_LOCK_DONE</code> reader - The bit is used to …","Field <code>PRO_ICACHE_LOCK_ENA</code> reader - The bit is used to …","Field <code>PRO_ICACHE_LOCK_ENA</code> writer - The bit is used to …","Field <code>PRO_ICACHE_PRELOAD_DONE</code> reader - The bit is used to …","Field <code>PRO_ICACHE_PRELOAD_ENA</code> reader - The bit is used to …","Field <code>PRO_ICACHE_PRELOAD_ENA</code> writer - The bit is used to …","Field <code>PRO_ICACHE_SETSIZE_MODE</code> reader - The bit is used to …","Field <code>PRO_ICACHE_SETSIZE_MODE</code> writer - The bit is used to …","Field <code>PRO_ICACHE_UNLOCK_DONE</code> reader - The bit is used to …","Field <code>PRO_ICACHE_UNLOCK_ENA</code> reader - The bit is used to …","Field <code>PRO_ICACHE_UNLOCK_ENA</code> writer - The bit is used to …","Register <code>PRO_ICACHE_CTRL</code> reader","Register <code>PRO_ICACHE_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19 - The bit is used to indicate conditional-preload …","Bit 18 - The bit is used to enable and disable …","Bit 18 - The bit is used to enable and disable …","Bit 3 - The bit is used to configure cache block size.0: …","Bit 3 - The bit is used to configure cache block size.0: …","Bit 0 - The bit is used to activate the data cache. 0: …","Bit 0 - The bit is used to activate the data cache. 0: …","Bit 9 - The bit is used to indicate invalidate operation …","Bit 8 - The bit is used to enable invalidate operation. It …","Bit 8 - The bit is used to enable invalidate operation. It …","Bit 14 - The bit is used to enable pre-lock operation …","Bit 14 - The bit is used to enable pre-lock operation …","Bit 15 - The bit is used to enable pre-lock operation …","Bit 15 - The bit is used to enable pre-lock operation …","Bit 25 - The bit is used to indicate lock operation is …","Bit 24 - The bit is used to enable lock operation. It will …","Bit 24 - The bit is used to enable lock operation. It will …","Bit 21 - The bit is used to indicate preload operation is …","Bit 20 - The bit is used to enable preload operation. It …","Bit 20 - The bit is used to enable preload operation. It …","Bit 2 - The bit is used to configure cache memory size.0: …","Bit 2 - The bit is used to configure cache memory size.0: …","Bit 23 - The bit is used to indicate unlock operation is …","Bit 22 - The bit is used to enable unlock operation. It …","Bit 22 - The bit is used to enable unlock operation. It …","","","","register description","Field <code>PRO_ICACHE_MASK_BUS0</code> reader - The bit is used to …","Field <code>PRO_ICACHE_MASK_BUS0</code> writer - The bit is used to …","Field <code>PRO_ICACHE_MASK_BUS1</code> reader - The bit is used to …","Field <code>PRO_ICACHE_MASK_BUS1</code> writer - The bit is used to …","Field <code>PRO_ICACHE_MASK_BUS2</code> reader - The bit is used to …","Field <code>PRO_ICACHE_MASK_BUS2</code> writer - The bit is used to …","Register <code>PRO_ICACHE_CTRL1</code> reader","Register <code>PRO_ICACHE_CTRL1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The bit is used to disable ibus0, 0: enable, 1: …","Bit 0 - The bit is used to disable ibus0, 0: enable, 1: …","Bit 1 - The bit is used to disable ibus1, 0: enable, 1: …","Bit 1 - The bit is used to disable ibus1, 0: enable, 1: …","Bit 2 - The bit is used to disable ibus2, 0: enable, 1: …","Bit 2 - The bit is used to disable ibus2, 0: enable, 1: …","","","","Field <code>PRO_ICACHE_LOCK0_ADDR</code> reader - The bits are used to …","register description","Field <code>PRO_ICACHE_LOCK0_ADDR</code> writer - The bits are used to …","Register <code>PRO_ICACHE_LOCK0_ADDR</code> reader","Register <code>PRO_ICACHE_LOCK0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the first start …","Bits 0:31 - The bits are used to configure the first start …","","","","Field <code>PRO_ICACHE_LOCK0_SIZE</code> reader - The bits are used to …","register description","Field <code>PRO_ICACHE_LOCK0_SIZE</code> writer - The bits are used to …","Register <code>PRO_ICACHE_LOCK0_SIZE</code> reader","Register <code>PRO_ICACHE_LOCK0_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - The bits are used to configure the first …","Bits 0:15 - The bits are used to configure the first …","","","","Field <code>PRO_ICACHE_LOCK1_ADDR</code> reader - The bits are used to …","register description","Field <code>PRO_ICACHE_LOCK1_ADDR</code> writer - The bits are used to …","Register <code>PRO_ICACHE_LOCK1_ADDR</code> reader","Register <code>PRO_ICACHE_LOCK1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the second …","Bits 0:31 - The bits are used to configure the second …","","","","Field <code>PRO_ICACHE_LOCK1_SIZE</code> reader - The bits are used to …","register description","Field <code>PRO_ICACHE_LOCK1_SIZE</code> writer - The bits are used to …","Register <code>PRO_ICACHE_LOCK1_SIZE</code> reader","Register <code>PRO_ICACHE_LOCK1_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - The bits are used to configure the second …","Bits 0:15 - The bits are used to configure the second …","","","","Field <code>PRO_ICACHE_MEMSYNC_ADDR</code> reader - The bits are used …","Field <code>PRO_ICACHE_MEMSYNC_ADDR</code> writer - The bits are used …","register description","Register <code>PRO_ICACHE_MEM_SYNC0</code> reader","Register <code>PRO_ICACHE_MEM_SYNC0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","","","","Field <code>PRO_ICACHE_MEMSYNC_SIZE</code> reader - The bits are used …","Field <code>PRO_ICACHE_MEMSYNC_SIZE</code> writer - The bits are used …","register description","Register <code>PRO_ICACHE_MEM_SYNC1</code> reader","Register <code>PRO_ICACHE_MEM_SYNC1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:18 - The bits are used to configure the length for …","Bits 0:18 - The bits are used to configure the length for …","","","","Field <code>PRO_ICACHE_PRELOAD_ADDR</code> reader - The bits are used …","register description","Field <code>PRO_ICACHE_PRELOAD_ADDR</code> writer - The bits are used …","Register <code>PRO_ICACHE_PRELOAD_ADDR</code> reader","Register <code>PRO_ICACHE_PRELOAD_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","","","","Field <code>PRO_ICACHE_PRELOAD_ORDER</code> reader - The bits are used …","Field <code>PRO_ICACHE_PRELOAD_ORDER</code> writer - The bits are used …","Field <code>PRO_ICACHE_PRELOAD_SIZE</code> reader - The bits are used …","register description","Field <code>PRO_ICACHE_PRELOAD_SIZE</code> writer - The bits are used …","Register <code>PRO_ICACHE_PRELOAD_SIZE</code> reader","Register <code>PRO_ICACHE_PRELOAD_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - The bits are used to configure the direction of …","Bit 10 - The bits are used to configure the direction of …","Bits 0:9 - The bits are used to configure the length for …","Bits 0:9 - The bits are used to configure the length for …","","","","Field <code>PRO_ICACHE_CPU_ATTR</code> reader - The bits are used to …","register description","Field <code>PRO_ICACHE_TAG_ATTR</code> reader - The bits are used to …","Register <code>PRO_ICACHE_REJECT_ST</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 3:5 - The bits are used to indicate the attribute of …","Bits 0:2 - The bits are used to indicate the attribute of …","","","","Field <code>PRO_ICACHE_CPU_VADDR</code> reader - The bits are used to …","register description","Register <code>PRO_ICACHE_REJECT_VADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The bits are used to indicate the virtual …","","","","Field <code>PRO_ICACHE_TAG_MEM_FORCE_ON</code> reader - The bit is used …","Field <code>PRO_ICACHE_TAG_MEM_FORCE_ON</code> writer - The bit is used …","Field <code>PRO_ICACHE_TAG_MEM_FORCE_PD</code> reader - The bit is used …","Field <code>PRO_ICACHE_TAG_MEM_FORCE_PD</code> writer - The bit is used …","Field <code>PRO_ICACHE_TAG_MEM_FORCE_PU</code> reader - The bit is used …","Field <code>PRO_ICACHE_TAG_MEM_FORCE_PU</code> writer - The bit is used …","register description","Register <code>PRO_ICACHE_TAG_POWER_CTRL</code> reader","Register <code>PRO_ICACHE_TAG_POWER_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The bit is used to close clock gating of icache …","Bit 0 - The bit is used to close clock gating of icache …","Bit 1 - The bit is used to power icache tag memory down, …","Bit 1 - The bit is used to power icache tag memory down, …","Bit 2 - The bit is used to power icache tag memory down, …","Bit 2 - The bit is used to power icache tag memory down, …","","","","Bit-wise field reader","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Field reader.","Raw field type","Write field Proxy with unsafe <code>bits</code>","Write field Proxy with safe <code>bits</code>","Specifies the register bits that are not changed if you …","Register reader.","Reset value of the register.","Raw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …)","Trait implemented by readable registers to enable the <code>read</code> …","This structure provides volatile access to registers.","Raw register type","Reset value of the register.","Raw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …).","Raw field type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …).","Register writer.","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Trait implemented by writeable registers.","Specifies the register bits that are not changed if you …","Returns the underlying memory address of register.","Value of the field as raw bits.","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Returns <code>true</code> if the bit is clear (0).","Returns <code>true</code> if the bit is set (1).","Reads raw bits from register.","Reads raw bits from field.","Writes raw bits to the field","Writes raw bits to the field","","","Clears the field bit","Clears the field bit","Clears the field bit by passing one","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Mask for bits of width <code>WI</code>","Modifies the contents of the register by reading and then …","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Mask for bits of width 1","Reads the contents of a <code>Readable</code> register.","Writes the reset value to <code>Writable</code> register.","Reset value of the register.","Sets the field bit","Sets the field bit","Sets the field bit by passing zero","Toggle the field bit by passing one","Toggle the field bit by passing zero","","","","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Writes bits to a <code>Writable</code> register.","Writes 0 to a <code>Writable</code> register.","BT_SELECT (rw) register accessor: GPIO bit select register","CLOCK_GATE (rw) register accessor: GPIO clock gating …","CPUSDIO_INT (r) register accessor: GPIO0 ~ 31 CPU SDIO …","CPUSDIO_INT1 (r) register accessor: GPIO32 ~ 53 CPU SDIO …","ENABLE (rw) register accessor: GPIO0 ~ 31 output enable …","ENABLE1 (rw) register accessor: GPIO32 ~ 53 output enable …","ENABLE1_W1TC (w) register accessor: GPIO32 ~ 53 output …","ENABLE1_W1TS (w) register accessor: GPIO32 ~ 53 output …","ENABLE_W1TC (w) register accessor: GPIO0 ~ 31 output …","ENABLE_W1TS (w) register accessor: GPIO0 ~ 31 output …","FUNC_IN_SEL_CFG (rw) register accessor: Peripheral …","FUNC_OUT_SEL_CFG (rw) register accessor: Peripheral output …","IN (rw) register accessor: GPIO0 ~ 31 input register","IN1 (r) register accessor: GPIO32 ~ 53 input register","OUT (rw) register accessor: GPIO0 ~ 31 output register","OUT1 (rw) register accessor: GPIO32 ~ 53 output register","OUT1_W1TC (w) register accessor: GPIO32 ~ 53 output bit …","OUT1_W1TS (w) register accessor: GPIO32 ~ 53 output bit …","OUT_W1TC (w) register accessor: GPIO0 ~ 31 output bit …","OUT_W1TS (w) register accessor: GPIO0 ~ 31 output bit set …","PCPU_INT (r) register accessor: GPIO0 ~ 31 PRO_CPU …","PCPU_INT1 (r) register accessor: GPIO32 ~ 53 PRO_CPU …","PCPU_NMI_INT (r) register accessor: GPIO0 ~ 31 PRO_CPU …","PCPU_NMI_INT1 (r) register accessor: GPIO32 ~ 53 PRO_CPU …","PIN (rw) register accessor: Configuration for GPIO pin %s","REG_DATE (rw) register accessor: Version control register","Register block","SDIO_SELECT (rw) register accessor: GPIO SDIO selection …","STATUS (rw) register accessor: GPIO0 ~ 31 interrupt status …","STATUS1 (rw) register accessor: GPIO32 ~ 53 interrupt …","STATUS1_W1TC (w) register accessor: GPIO32 ~ 53 interrupt …","STATUS1_W1TS (w) register accessor: GPIO32 ~ 53 interrupt …","STATUS_NEXT (r) register accessor: GPIO0 ~ 31 interrupt …","STATUS_NEXT1 (r) register accessor: GPIO32 ~ 53 interrupt …","STATUS_W1TC (w) register accessor: GPIO0 ~ 31 interrupt …","STATUS_W1TS (w) register accessor: GPIO0 ~ 31 interrupt …","STRAP (r) register accessor: Bootstrap pin value register","","","GPIO bit select register","0x00 - GPIO bit select register","GPIO clock gating register","0x62c - GPIO clock gating register","GPIO0 ~ 31 CPU SDIO interrupt status register","0x64 - GPIO0 ~ 31 CPU SDIO interrupt status register","GPIO32 ~ 53 CPU SDIO interrupt status register","0x70 - GPIO32 ~ 53 CPU SDIO interrupt status register","GPIO0 ~ 31 output enable register","0x20 - GPIO0 ~ 31 output enable register","GPIO32 ~ 53 output enable register","0x2c - GPIO32 ~ 53 output enable register","GPIO32 ~ 53 output enable bit clear register","0x34 - GPIO32 ~ 53 output enable bit clear register","GPIO32 ~ 53 output enable bit set register","0x30 - GPIO32 ~ 53 output enable bit set register","GPIO0 ~ 31 output enable bit clear register","0x28 - GPIO0 ~ 31 output enable bit clear register","GPIO0 ~ 31 output enable bit set register","0x24 - GPIO0 ~ 31 output enable bit set register","Returns the argument unchanged.","0x154 - Peripheral function 0 input selection register","0x554 - Peripheral output selection for GPIO 0","0x2e4 - Peripheral function 100 input selection register","0x2e8 - Peripheral function 101 input selection register","0x2ec - Peripheral function 102 input selection register","0x2f0 - Peripheral function 103 input selection register","0x2f4 - Peripheral function 104 input selection register","0x2f8 - Peripheral function 105 input selection register","0x2fc - Peripheral function 106 input selection register","0x300 - Peripheral function 107 input selection register","0x304 - Peripheral function 108 input selection register","0x308 - Peripheral function 109 input selection register","0x17c - Peripheral function 10 input selection register","0x57c - Peripheral output selection for GPIO 10","0x30c - Peripheral function 110 input selection register","0x310 - Peripheral function 111 input selection register","0x314 - Peripheral function 112 input selection register","0x318 - Peripheral function 113 input selection register","0x31c - Peripheral function 114 input selection register","0x320 - Peripheral function 115 input selection register","0x324 - Peripheral function 116 input selection register","0x328 - Peripheral function 117 input selection register","0x32c - Peripheral function 118 input selection register","0x330 - Peripheral function 119 input selection register","0x180 - Peripheral function 11 input selection register","0x580 - Peripheral output selection for GPIO 11","0x334 - Peripheral function 120 input selection register","0x338 - Peripheral function 121 input selection register","0x33c - Peripheral function 122 input selection register","0x340 - Peripheral function 123 input selection register","0x344 - Peripheral function 124 input selection register","0x348 - Peripheral function 125 input selection register","0x34c - Peripheral function 126 input selection register","0x350 - Peripheral function 127 input selection register","0x354 - Peripheral function 128 input selection register","0x358 - Peripheral function 129 input selection register","0x184 - Peripheral function 12 input selection register","0x584 - Peripheral output selection for GPIO 12","0x35c - Peripheral function 130 input selection register","0x360 - Peripheral function 131 input selection register","0x364 - Peripheral function 132 input selection register","0x368 - Peripheral function 133 input selection register","0x36c - Peripheral function 134 input selection register","0x370 - Peripheral function 135 input selection register","0x374 - Peripheral function 136 input selection register","0x378 - Peripheral function 137 input selection register","0x37c - Peripheral function 138 input selection register","0x380 - Peripheral function 139 input selection register","0x188 - Peripheral function 13 input selection register","0x588 - Peripheral output selection for GPIO 13","0x384 - Peripheral function 140 input selection register","0x388 - Peripheral function 141 input selection register","0x38c - Peripheral function 142 input selection register","0x390 - Peripheral function 143 input selection register","0x394 - Peripheral function 144 input selection register","0x398 - Peripheral function 145 input selection register","0x39c - Peripheral function 146 input selection register","0x3a0 - Peripheral function 147 input selection register","0x3a4 - Peripheral function 148 input selection register","0x3a8 - Peripheral function 149 input selection register","0x18c - Peripheral function 14 input selection register","0x58c - Peripheral output selection for GPIO 14","0x3ac - Peripheral function 150 input selection register","0x3b0 - Peripheral function 151 input selection register","0x3b4 - Peripheral function 152 input selection register","0x3b8 - Peripheral function 153 input selection register","0x3bc - Peripheral function 154 input selection register","0x3c0 - Peripheral function 155 input selection register","0x3c4 - Peripheral function 156 input selection register","0x3c8 - Peripheral function 157 input selection register","0x3cc - Peripheral function 158 input selection register","0x3d0 - Peripheral function 159 input selection register","0x190 - Peripheral function 15 input selection register","0x590 - Peripheral output selection for GPIO 15","0x3d4 - Peripheral function 160 input selection register","0x3d8 - Peripheral function 161 input selection register","0x3dc - Peripheral function 162 input selection register","0x3e0 - Peripheral function 163 input selection register","0x3e4 - Peripheral function 164 input selection register","0x3e8 - Peripheral function 165 input selection register","0x3ec - Peripheral function 166 input selection register","0x3f0 - Peripheral function 167 input selection register","0x3f4 - Peripheral function 168 input selection register","0x3f8 - Peripheral function 169 input selection register","0x194 - Peripheral function 16 input selection register","0x594 - Peripheral output selection for GPIO 16","0x3fc - Peripheral function 170 input selection register","0x400 - Peripheral function 171 input selection register","0x404 - Peripheral function 172 input selection register","0x408 - Peripheral function 173 input selection register","0x40c - Peripheral function 174 input selection register","0x410 - Peripheral function 175 input selection register","0x414 - Peripheral function 176 input selection register","0x418 - Peripheral function 177 input selection register","0x41c - Peripheral function 178 input selection register","0x420 - Peripheral function 179 input selection register","0x198 - Peripheral function 17 input selection register","0x598 - Peripheral output selection for GPIO 17","0x424 - Peripheral function 180 input selection register","0x428 - Peripheral function 181 input selection register","0x42c - Peripheral function 182 input selection register","0x430 - Peripheral function 183 input selection register","0x434 - Peripheral function 184 input selection register","0x438 - Peripheral function 185 input selection register","0x43c - Peripheral function 186 input selection register","0x440 - Peripheral function 187 input selection register","0x444 - Peripheral function 188 input selection register","0x448 - Peripheral function 189 input selection register","0x19c - Peripheral function 18 input selection register","0x59c - Peripheral output selection for GPIO 18","0x44c - Peripheral function 190 input selection register","0x450 - Peripheral function 191 input selection register","0x454 - Peripheral function 192 input selection register","0x458 - Peripheral function 193 input selection register","0x45c - Peripheral function 194 input selection register","0x460 - Peripheral function 195 input selection register","0x464 - Peripheral function 196 input selection register","0x468 - Peripheral function 197 input selection register","0x46c - Peripheral function 198 input selection register","0x470 - Peripheral function 199 input selection register","0x1a0 - Peripheral function 19 input selection register","0x5a0 - Peripheral output selection for GPIO 19","0x158 - Peripheral function 1 input selection register","0x558 - Peripheral output selection for GPIO 1","0x474 - Peripheral function 200 input selection register","0x478 - Peripheral function 201 input selection register","0x47c - Peripheral function 202 input selection register","0x480 - Peripheral function 203 input selection register","0x484 - Peripheral function 204 input selection register","0x488 - Peripheral function 205 input selection register","0x48c - Peripheral function 206 input selection register","0x490 - Peripheral function 207 input selection register","0x494 - Peripheral function 208 input selection register","0x498 - Peripheral function 209 input selection register","0x1a4 - Peripheral function 20 input selection register","0x5a4 - Peripheral output selection for GPIO 20","0x49c - Peripheral function 210 input selection register","0x4a0 - Peripheral function 211 input selection register","0x4a4 - Peripheral function 212 input selection register","0x4a8 - Peripheral function 213 input selection register","0x4ac - Peripheral function 214 input selection register","0x4b0 - Peripheral function 215 input selection register","0x4b4 - Peripheral function 216 input selection register","0x4b8 - Peripheral function 217 input selection register","0x4bc - Peripheral function 218 input selection register","0x4c0 - Peripheral function 219 input selection register","0x1a8 - Peripheral function 21 input selection register","0x5a8 - Peripheral output selection for GPIO 21","0x4c4 - Peripheral function 220 input selection register","0x4c8 - Peripheral function 221 input selection register","0x4cc - Peripheral function 222 input selection register","0x4d0 - Peripheral function 223 input selection register","0x4d4 - Peripheral function 224 input selection register","0x4d8 - Peripheral function 225 input selection register","0x4dc - Peripheral function 226 input selection register","0x4e0 - Peripheral function 227 input selection register","0x4e4 - Peripheral function 228 input selection register","0x4e8 - Peripheral function 229 input selection register","0x1ac - Peripheral function 22 input selection register","0x5ac - Peripheral output selection for GPIO 22","0x4ec - Peripheral function 230 input selection register","0x4f0 - Peripheral function 231 input selection register","0x4f4 - Peripheral function 232 input selection register","0x4f8 - Peripheral function 233 input selection register","0x4fc - Peripheral function 234 input selection register","0x500 - Peripheral function 235 input selection register","0x504 - Peripheral function 236 input selection register","0x508 - Peripheral function 237 input selection register","0x50c - Peripheral function 238 input selection register","0x510 - Peripheral function 239 input selection register","0x1b0 - Peripheral function 23 input selection register","0x5b0 - Peripheral output selection for GPIO 23","0x514 - Peripheral function 240 input selection register","0x518 - Peripheral function 241 input selection register","0x51c - Peripheral function 242 input selection register","0x520 - Peripheral function 243 input selection register","0x524 - Peripheral function 244 input selection register","0x528 - Peripheral function 245 input selection register","0x52c - Peripheral function 246 input selection register","0x530 - Peripheral function 247 input selection register","0x534 - Peripheral function 248 input selection register","0x538 - Peripheral function 249 input selection register","0x1b4 - Peripheral function 24 input selection register","0x5b4 - Peripheral output selection for GPIO 24","0x53c - Peripheral function 250 input selection register","0x540 - Peripheral function 251 input selection register","0x544 - Peripheral function 252 input selection register","0x548 - Peripheral function 253 input selection register","0x54c - Peripheral function 254 input selection register","0x550 - Peripheral function 255 input selection register","0x1b8 - Peripheral function 25 input selection register","0x5b8 - Peripheral output selection for GPIO 25","0x1bc - Peripheral function 26 input selection register","0x5bc - Peripheral output selection for GPIO 26","0x1c0 - Peripheral function 27 input selection register","0x5c0 - Peripheral output selection for GPIO 27","0x1c4 - Peripheral function 28 input selection register","0x5c4 - Peripheral output selection for GPIO 28","0x1c8 - Peripheral function 29 input selection register","0x5c8 - Peripheral output selection for GPIO 29","0x15c - Peripheral function 2 input selection register","0x55c - Peripheral output selection for GPIO 2","0x1cc - Peripheral function 30 input selection register","0x5cc - Peripheral output selection for GPIO 30","0x1d0 - Peripheral function 31 input selection register","0x5d0 - Peripheral output selection for GPIO 31","0x1d4 - Peripheral function 32 input selection register","0x5d4 - Peripheral output selection for GPIO 32","0x1d8 - Peripheral function 33 input selection register","0x5d8 - Peripheral output selection for GPIO 33","0x1dc - Peripheral function 34 input selection register","0x5dc - Peripheral output selection for GPIO 34","0x1e0 - Peripheral function 35 input selection register","0x5e0 - Peripheral output selection for GPIO 35","0x1e4 - Peripheral function 36 input selection register","0x5e4 - Peripheral output selection for GPIO 36","0x1e8 - Peripheral function 37 input selection register","0x5e8 - Peripheral output selection for GPIO 37","0x1ec - Peripheral function 38 input selection register","0x5ec - Peripheral output selection for GPIO 38","0x1f0 - Peripheral function 39 input selection register","0x5f0 - Peripheral output selection for GPIO 39","0x160 - Peripheral function 3 input selection register","0x560 - Peripheral output selection for GPIO 3","0x1f4 - Peripheral function 40 input selection register","0x5f4 - Peripheral output selection for GPIO 40","0x1f8 - Peripheral function 41 input selection register","0x5f8 - Peripheral output selection for GPIO 41","0x1fc - Peripheral function 42 input selection register","0x5fc - Peripheral output selection for GPIO 42","0x200 - Peripheral function 43 input selection register","0x600 - Peripheral output selection for GPIO 43","0x204 - Peripheral function 44 input selection register","0x604 - Peripheral output selection for GPIO 44","0x208 - Peripheral function 45 input selection register","0x608 - Peripheral output selection for GPIO 45","0x20c - Peripheral function 46 input selection register","0x60c - Peripheral output selection for GPIO 46","0x210 - Peripheral function 47 input selection register","0x610 - Peripheral output selection for GPIO 47","0x214 - Peripheral function 48 input selection register","0x614 - Peripheral output selection for GPIO 48","0x218 - Peripheral function 49 input selection register","0x618 - Peripheral output selection for GPIO 49","0x164 - Peripheral function 4 input selection register","0x564 - Peripheral output selection for GPIO 4","0x21c - Peripheral function 50 input selection register","0x61c - Peripheral output selection for GPIO 50","0x220 - Peripheral function 51 input selection register","0x620 - Peripheral output selection for GPIO 51","0x224 - Peripheral function 52 input selection register","0x624 - Peripheral output selection for GPIO 52","0x228 - Peripheral function 53 input selection register","0x628 - Peripheral output selection for GPIO 53","0x22c - Peripheral function 54 input selection register","0x230 - Peripheral function 55 input selection register","0x234 - Peripheral function 56 input selection register","0x238 - Peripheral function 57 input selection register","0x23c - Peripheral function 58 input selection register","0x240 - Peripheral function 59 input selection register","0x168 - Peripheral function 5 input selection register","0x568 - Peripheral output selection for GPIO 5","0x244 - Peripheral function 60 input selection register","0x248 - Peripheral function 61 input selection register","0x24c - Peripheral function 62 input selection register","0x250 - Peripheral function 63 input selection register","0x254 - Peripheral function 64 input selection register","0x258 - Peripheral function 65 input selection register","0x25c - Peripheral function 66 input selection register","0x260 - Peripheral function 67 input selection register","0x264 - Peripheral function 68 input selection register","0x268 - Peripheral function 69 input selection register","0x16c - Peripheral function 6 input selection register","0x56c - Peripheral output selection for GPIO 6","0x26c - Peripheral function 70 input selection register","0x270 - Peripheral function 71 input selection register","0x274 - Peripheral function 72 input selection register","0x278 - Peripheral function 73 input selection register","0x27c - Peripheral function 74 input selection register","0x280 - Peripheral function 75 input selection register","0x284 - Peripheral function 76 input selection register","0x288 - Peripheral function 77 input selection register","0x28c - Peripheral function 78 input selection register","0x290 - Peripheral function 79 input selection register","0x170 - Peripheral function 7 input selection register","0x570 - Peripheral output selection for GPIO 7","0x294 - Peripheral function 80 input selection register","0x298 - Peripheral function 81 input selection register","0x29c - Peripheral function 82 input selection register","0x2a0 - Peripheral function 83 input selection register","0x2a4 - Peripheral function 84 input selection register","0x2a8 - Peripheral function 85 input selection register","0x2ac - Peripheral function 86 input selection register","0x2b0 - Peripheral function 87 input selection register","0x2b4 - Peripheral function 88 input selection register","0x2b8 - Peripheral function 89 input selection register","0x174 - Peripheral function 8 input selection register","0x574 - Peripheral output selection for GPIO 8","0x2bc - Peripheral function 90 input selection register","0x2c0 - Peripheral function 91 input selection register","0x2c4 - Peripheral function 92 input selection register","0x2c8 - Peripheral function 93 input selection register","0x2cc - Peripheral function 94 input selection register","0x2d0 - Peripheral function 95 input selection register","0x2d4 - Peripheral function 96 input selection register","0x2d8 - Peripheral function 97 input selection register","0x2dc - Peripheral function 98 input selection register","0x2e0 - Peripheral function 99 input selection register","0x178 - Peripheral function 9 input selection register","0x578 - Peripheral output selection for GPIO 9","Peripheral function %s input selection register","0x154..0x554 - Peripheral function %s input selection …","Iterator for array of: 0x154..0x554 - Peripheral function …","Peripheral output selection for GPIO %s","0x554..0x62c - Peripheral output selection for GPIO %s","Iterator for array of: 0x554..0x62c - Peripheral output …","GPIO32 ~ 53 input register","0x40 - GPIO32 ~ 53 input register","GPIO0 ~ 31 input register","0x3c - GPIO0 ~ 31 input register","Calls <code>U::from(self)</code>.","GPIO0 ~ 31 output register","0x04 - GPIO0 ~ 31 output register","GPIO32 ~ 53 output register","0x10 - GPIO32 ~ 53 output register","GPIO32 ~ 53 output bit clear register","0x18 - GPIO32 ~ 53 output bit clear register","GPIO32 ~ 53 output bit set register","0x14 - GPIO32 ~ 53 output bit set register","GPIO0 ~ 31 output bit clear register","0x0c - GPIO0 ~ 31 output bit clear register","GPIO0 ~ 31 output bit set register","0x08 - GPIO0 ~ 31 output bit set register","GPIO0 ~ 31 PRO_CPU interrupt status register","0x5c - GPIO0 ~ 31 PRO_CPU interrupt status register","GPIO32 ~ 53 PRO_CPU interrupt status register","0x68 - GPIO32 ~ 53 PRO_CPU interrupt status register","GPIO0 ~ 31 PRO_CPU non-maskable interrupt status register","0x60 - GPIO0 ~ 31 PRO_CPU non-maskable interrupt status …","GPIO32 ~ 53 PRO_CPU non-maskable interrupt status register","0x6c - GPIO32 ~ 53 PRO_CPU non-maskable interrupt status …","Configuration for GPIO pin %s","0x74..0x14c - Configuration for GPIO pin %s","Iterator for array of: 0x74..0x14c - Configuration for …","Version control register","0x6fc - Version control register","GPIO SDIO selection register","0x1c - GPIO SDIO selection register","GPIO0 ~ 31 interrupt status register","0x44 - GPIO0 ~ 31 interrupt status register","GPIO32 ~ 53 interrupt status register","0x50 - GPIO32 ~ 53 interrupt status register","GPIO32 ~ 53 interrupt status bit clear register","0x58 - GPIO32 ~ 53 interrupt status bit clear register","GPIO32 ~ 53 interrupt status bit set register","0x54 - GPIO32 ~ 53 interrupt status bit set register","GPIO0 ~ 31 interrupt source register","0x14c - GPIO0 ~ 31 interrupt source register","GPIO32 ~ 53 interrupt source register","0x150 - GPIO32 ~ 53 interrupt source register","GPIO0 ~ 31 interrupt status bit clear register","0x4c - GPIO0 ~ 31 interrupt status bit clear register","GPIO0 ~ 31 interrupt status bit set register","0x48 - GPIO0 ~ 31 interrupt status bit set register","Bootstrap pin value register","0x38 - Bootstrap pin value register","","","","GPIO bit select register","Field <code>BT_SEL</code> reader - Reserved","Field <code>BT_SEL</code> writer - Reserved","Register <code>BT_SELECT</code> reader","Register <code>BT_SELECT</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Reserved","Bits 0:31 - Reserved","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - Clock gating enable bit. If set to …","Field <code>CLK_EN</code> writer - Clock gating enable bit. If set to …","GPIO clock gating register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Clock gating enable bit. If set to 1, the clock is …","Bit 0 - Clock gating enable bit. If set to 1, the clock is …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO0 ~ 31 CPU SDIO interrupt status register","Register <code>CPUSDIO_INT</code> reader","Field <code>SDIO_INT</code> reader - GPIO0~31 CPU SDIO interrupt status.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0~31 CPU SDIO interrupt status.","","","","GPIO32 ~ 53 CPU SDIO interrupt status register","Register <code>CPUSDIO_INT1</code> reader","Field <code>SDIO1_INT</code> reader - GPIO32~53 CPU SDIO interrupt …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - GPIO32~53 CPU SDIO interrupt status.","","","","Field <code>DATA</code> reader - GPIO0~31 output enable register.","Field <code>DATA</code> writer - GPIO0~31 output enable register.","GPIO0 ~ 31 output enable register","Register <code>ENABLE</code> reader","Register <code>ENABLE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO0~31 output enable register.","Bits 0:31 - GPIO0~31 output enable register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA</code> reader - GPIO32~53 output enable register.","Field <code>DATA</code> writer - GPIO32~53 output enable register.","GPIO32 ~ 53 output enable register","Register <code>ENABLE1</code> reader","Register <code>ENABLE1</code> writer","Writes raw bits to the register.","","","Bits 0:21 - GPIO32~53 output enable register.","Bits 0:21 - GPIO32~53 output enable register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO32 ~ 53 output enable bit clear register","Field <code>ENABLE1_W1TC</code> writer - GPIO32 ~ 53 output enable …","Register <code>ENABLE1_W1TC</code> writer","Writes raw bits to the register.","","","Bits 0:21 - GPIO32 ~ 53 output enable clear register. If …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO32 ~ 53 output enable bit set register","Field <code>ENABLE1_W1TS</code> writer - GPIO32 ~ 53 output enable set …","Register <code>ENABLE1_W1TS</code> writer","Writes raw bits to the register.","","","Bits 0:21 - GPIO32 ~ 53 output enable set register. If the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO0 ~ 31 output enable bit clear register","Field <code>ENABLE_W1TC</code> writer - GPIO0 ~ 31 output enable clear …","Register <code>ENABLE_W1TC</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO0 ~ 31 output enable clear register. If …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO0 ~ 31 output enable bit set register","Field <code>ENABLE_W1TS</code> writer - GPIO0 ~ 31 output enable set …","Register <code>ENABLE_W1TS</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO0 ~ 31 output enable set register. If the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Peripheral function %s input selection register","Field <code>IN_INV_SEL</code> reader - Invert the input value. 1: …","Field <code>IN_INV_SEL</code> writer - Invert the input value. 1: …","Field <code>IN_SEL</code> reader - Selection control for peripheral …","Field <code>IN_SEL</code> writer - Selection control for peripheral …","Register <code>FUNC%s_IN_SEL_CFG</code> reader","Field <code>SEL</code> reader - Bypass GPIO matrix. 1: route signals …","Field <code>SEL</code> writer - Bypass GPIO matrix. 1: route signals …","Register <code>FUNC%s_IN_SEL_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 6 - Invert the input value. 1: invert enabled; 0: …","Bit 6 - Invert the input value. 1: invert enabled; 0: …","Bits 0:5 - Selection control for peripheral input signal …","Bits 0:5 - Selection control for peripheral input signal …","Calls <code>U::from(self)</code>.","Bit 7 - Bypass GPIO matrix. 1: route signals via GPIO …","Bit 7 - Bypass GPIO matrix. 1: route signals via GPIO …","","","","Peripheral output selection for GPIO %s","Field <code>INV_SEL</code> reader - 0: Do not invert the output value; …","Field <code>INV_SEL</code> writer - 0: Do not invert the output value; …","Field <code>OEN_INV_SEL</code> reader - 0: Do not invert the output …","Field <code>OEN_INV_SEL</code> writer - 0: Do not invert the output …","Field <code>OEN_SEL</code> reader - 0: Use output enable signal from …","Field <code>OEN_SEL</code> writer - 0: Use output enable signal from …","Field <code>OUT_SEL</code> reader - Selection control for GPIO output …","Field <code>OUT_SEL</code> writer - Selection control for GPIO output …","Register <code>FUNC%s_OUT_SEL_CFG</code> reader","Register <code>FUNC%s_OUT_SEL_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - 0: Do not invert the output value; 1: Invert the …","Bit 9 - 0: Do not invert the output value; 1: Invert the …","Bit 11 - 0: Do not invert the output enable signal; 1: …","Bit 11 - 0: Do not invert the output enable signal; 1: …","Bit 10 - 0: Use output enable signal from peripheral; 1: …","Bit 10 - 0: Use output enable signal from peripheral; 1: …","Bits 0:8 - Selection control for GPIO output n. If a value …","Bits 0:8 - Selection control for GPIO output n. If a value …","","","","GPIO32 ~ 53 input register","Field <code>IN_DATA1_NEXT</code> reader - GPIO32 ~ 53 input value. Each …","Register <code>IN1</code> reader","","","Returns the argument unchanged.","Bits 0:21 - GPIO32 ~ 53 input value. Each bit represents a …","Calls <code>U::from(self)</code>.","","","","Field <code>DATA_NEXT</code> reader - GPIO0 ~ 31 input value. Each bit …","Field <code>DATA_NEXT</code> writer - GPIO0 ~ 31 input value. Each bit …","GPIO0 ~ 31 input register","Register <code>IN</code> reader","Register <code>IN</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO0 ~ 31 input value. Each bit represents a …","Bits 0:31 - GPIO0 ~ 31 input value. Each bit represents a …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA_ORIG</code> reader - GPIO0 ~ 31 output value in simple …","Field <code>DATA_ORIG</code> writer - GPIO0 ~ 31 output value in simple …","GPIO0 ~ 31 output register","Register <code>OUT</code> reader","Register <code>OUT</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO0 ~ 31 output value in simple GPIO output …","Bits 0:31 - GPIO0 ~ 31 output value in simple GPIO output …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA_ORIG</code> reader - GPIO32 ~ 53 output value in …","Field <code>DATA_ORIG</code> writer - GPIO32 ~ 53 output value in …","GPIO32 ~ 53 output register","Register <code>OUT1</code> reader","Register <code>OUT1</code> writer","Writes raw bits to the register.","","","Bits 0:21 - GPIO32 ~ 53 output value in simple GPIO output …","Bits 0:21 - GPIO32 ~ 53 output value in simple GPIO output …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO32 ~ 53 output bit clear register","Field <code>OUT1_W1TC</code> writer - GPIO32 ~ 53 output value clear …","Register <code>OUT1_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - GPIO32 ~ 53 output value clear register. If …","","","","GPIO32 ~ 53 output bit set register","Field <code>OUT1_W1TS</code> writer - GPIO32 ~ 53 output value set …","Register <code>OUT1_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - GPIO32 ~ 53 output value set register. If the …","","","","GPIO0 ~ 31 output bit clear register","Field <code>OUT_W1TC</code> writer - GPIO0 ~ 31 output clear register. …","Register <code>OUT_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0 ~ 31 output clear register. If the value …","","","","GPIO0 ~ 31 output bit set register","Field <code>OUT_W1TS</code> writer - GPIO0 ~ 31 output set register. If …","Register <code>OUT_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0 ~ 31 output set register. If the value 1 …","","","","GPIO0 ~ 31 PRO_CPU interrupt status register","Field <code>PROCPU_INT</code> reader - GPIO0 ~ 31 PRO_CPU interrupt …","Register <code>PCPU_INT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0 ~ 31 PRO_CPU interrupt status. This …","","","","GPIO32 ~ 53 PRO_CPU interrupt status register","Field <code>PROCPU1_INT</code> reader - GPIO32 ~ 53 PRO_CPU interrupt …","Register <code>PCPU_INT1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - GPIO32 ~ 53 PRO_CPU interrupt status. This …","","","","GPIO0 ~ 31 PRO_CPU non-maskable interrupt status register","Field <code>PROCPU_NMI_INT</code> reader - GPIO0 ~ 31 PRO_CPU …","Register <code>PCPU_NMI_INT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0 ~ 31 PRO_CPU non-maskable interrupt …","","","","GPIO32 ~ 53 PRO_CPU non-maskable interrupt status register","Field <code>PROCPU_NMI1_INT</code> reader - GPIO32 ~ 53 PRO_CPU …","Register <code>PCPU_NMI_INT1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - GPIO32 ~ 53 PRO_CPU non-maskable interrupt …","","","","Field <code>CONFIG</code> reader - Reserved","Field <code>CONFIG</code> writer - Reserved","Field <code>INT_ENA</code> reader - Interrupt enable bits. bit13: CPU …","Field <code>INT_ENA</code> writer - Interrupt enable bits. bit13: CPU …","Field <code>INT_TYPE</code> reader - Interrupt type selection. 0: GPIO …","Field <code>INT_TYPE</code> writer - Interrupt type selection. 0: GPIO …","Field <code>PAD_DRIVER</code> reader - Pad driver selection. 0: normal …","Field <code>PAD_DRIVER</code> writer - Pad driver selection. 0: normal …","Configuration for GPIO pin %s","Register <code>PIN%s</code> reader","Field <code>SYNC1_BYPASS</code> reader - For the first stage …","Field <code>SYNC1_BYPASS</code> writer - For the first stage …","Field <code>SYNC2_BYPASS</code> reader - For the second stage …","Field <code>SYNC2_BYPASS</code> writer - For the second stage …","Register <code>PIN%s</code> writer","Field <code>WAKEUP_ENABLE</code> reader - GPIO wake-up enable bit, only …","Field <code>WAKEUP_ENABLE</code> writer - GPIO wake-up enable bit, only …","Writes raw bits to the register.","","","Bits 11:12 - Reserved","Bits 11:12 - Reserved","Returns the argument unchanged.","Bits 13:17 - Interrupt enable bits. bit13: CPU interrupt …","Bits 13:17 - Interrupt enable bits. bit13: CPU interrupt …","Bits 7:9 - Interrupt type selection. 0: GPIO interrupt …","Bits 7:9 - Interrupt type selection. 0: GPIO interrupt …","Calls <code>U::from(self)</code>.","Bit 2 - Pad driver selection. 0: normal output; 1: open …","Bit 2 - Pad driver selection. 0: normal output; 1: open …","Bits 3:4 - For the first stage synchronization, GPIO input …","Bits 3:4 - For the first stage synchronization, GPIO input …","Bits 0:1 - For the second stage synchronization, GPIO …","Bits 0:1 - For the second stage synchronization, GPIO …","","","","Bit 10 - GPIO wake-up enable bit, only wakes up the CPU …","Bit 10 - GPIO wake-up enable bit, only wakes up the CPU …","Field <code>DATE</code> reader - Version control register","Field <code>DATE</code> writer - Version control register","Register <code>REG_DATE</code> reader","Version control register","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Version control register","Bits 0:27 - Version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SDIO_SELECT</code> reader","GPIO SDIO selection register","Field <code>SDIO_SEL</code> reader - Reserved","Field <code>SDIO_SEL</code> writer - Reserved","Register <code>SDIO_SELECT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - Reserved","Bits 0:7 - Reserved","","","","Field <code>INTERRUPT</code> reader - GPIO0 ~ 31 interrupt status …","Field <code>INTERRUPT</code> writer - GPIO0 ~ 31 interrupt status …","Register <code>STATUS</code> reader","GPIO0 ~ 31 interrupt status register","Register <code>STATUS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - GPIO0 ~ 31 interrupt status register.","Bits 0:31 - GPIO0 ~ 31 interrupt status register.","Calls <code>U::from(self)</code>.","","","","Field <code>INTERRUPT</code> reader - GPIO32 ~ 53 interrupt status …","Field <code>INTERRUPT</code> writer - GPIO32 ~ 53 interrupt status …","Register <code>STATUS1</code> reader","GPIO32 ~ 53 interrupt status register","Register <code>STATUS1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:21 - GPIO32 ~ 53 interrupt status register.","Bits 0:21 - GPIO32 ~ 53 interrupt status register.","Calls <code>U::from(self)</code>.","","","","GPIO32 ~ 53 interrupt status bit clear register","Field <code>STATUS1_W1TC</code> writer - GPIO32 ~ 53 interrupt status …","Register <code>STATUS1_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - GPIO32 ~ 53 interrupt status clear register. …","","","","GPIO32 ~ 53 interrupt status bit set register","Field <code>STATUS1_W1TS</code> writer - GPIO32 ~ 53 interrupt status …","Register <code>STATUS1_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - GPIO32 ~ 53 interrupt status set register. If …","","","","Register <code>STATUS_NEXT</code> reader","Field <code>STATUS_INTERRUPT_NEXT</code> reader - Interrupt source …","GPIO0 ~ 31 interrupt source register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Interrupt source signal of GPIO0 ~ 31, could …","","","","Register <code>STATUS_NEXT1</code> reader","Field <code>STATUS1_INTERRUPT_NEXT</code> reader - Interrupt source …","GPIO32 ~ 53 interrupt source register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Interrupt source signal of GPIO32 ~ 53.","","","","GPIO0 ~ 31 interrupt status bit clear register","Field <code>STATUS_W1TC</code> writer - GPIO0 ~ 31 interrupt status …","Register <code>STATUS_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0 ~ 31 interrupt status clear register. If …","","","","GPIO0 ~ 31 interrupt status bit set register","Field <code>STATUS_W1TS</code> writer - GPIO0 ~ 31 interrupt status set …","Register <code>STATUS_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0 ~ 31 interrupt status set register. If …","","","","Register <code>STRAP</code> reader","Field <code>STRAPPING</code> reader - GPIO strapping values: bit4 ~ …","Bootstrap pin value register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - GPIO strapping values: bit4 ~ bit2 correspond …","","","","Register block","SIGMADELTA (rw) register accessor: Duty-cycle …","SIGMADELTA_CG (rw) register accessor: Clock gating …","SIGMADELTA_MISC (rw) register accessor: MISC register","SIGMADELTA_VERSION (rw) register accessor: Version control …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Duty-cycle configuration register of SDM%s","0x00..0x20 - Duty-cycle configuration register of SDM%s","Clock gating configuration register","0x20 - Clock gating configuration register","Iterator for array of: 0x00..0x20 - Duty-cycle …","MISC register","0x24 - MISC register","Version control register","0x28 - Version control register","","","","Register <code>SIGMADELTA%s</code> reader","Field <code>SD_IN</code> reader - This field is used to configure the …","Field <code>SD_IN</code> writer - This field is used to configure the …","Field <code>SD_PRESCALE</code> reader - This field is used to set a …","Field <code>SD_PRESCALE</code> writer - This field is used to set a …","Duty-cycle configuration register of SDM%s","Register <code>SIGMADELTA%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - This field is used to configure the duty cycle …","Bits 0:7 - This field is used to configure the duty cycle …","Bits 8:15 - This field is used to set a divider value to …","Bits 8:15 - This field is used to set a divider value to …","","","","Field <code>CLK_EN</code> reader - Clock enable bit of configuration …","Field <code>CLK_EN</code> writer - Clock enable bit of configuration …","Register <code>SIGMADELTA_CG</code> reader","Clock gating configuration register","Register <code>SIGMADELTA_CG</code> writer","Writes raw bits to the register.","","","Bit 31 - Clock enable bit of configuration registers for …","Bit 31 - Clock enable bit of configuration registers for …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FUNCTION_CLK_EN</code> reader - Clock enable bit of sigma …","Field <code>FUNCTION_CLK_EN</code> writer - Clock enable bit of sigma …","Register <code>SIGMADELTA_MISC</code> reader","MISC register","Field <code>SPI_SWAP</code> reader - Reserved.","Field <code>SPI_SWAP</code> writer - Reserved.","Register <code>SIGMADELTA_MISC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30 - Clock enable bit of sigma delta modulation.","Bit 30 - Clock enable bit of sigma delta modulation.","Calls <code>U::from(self)</code>.","Bit 31 - Reserved.","Bit 31 - Reserved.","","","","Field <code>GPIO_SD_DATE</code> reader - Version control register.","Field <code>GPIO_SD_DATE</code> writer - Version control register.","Register <code>SIGMADELTA_VERSION</code> reader","Version control register","Register <code>SIGMADELTA_VERSION</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:27 - Version control register.","Bits 0:27 - Version control register.","Calls <code>U::from(self)</code>.","","","","DATE (rw) register accessor: Version control register","ONE_BLOCK (w) register accessor: One block message …","QUERY_BUSY (r) register accessor: The busy state of HMAC …","QUERY_ERROR (r) register accessor: The matching result …","RD_RESULT_ (r) register accessor: Hash result register %s","Register block","SET_INVALIDATE_DS (w) register accessor: Invalidate …","SET_INVALIDATE_JTAG (w) register accessor: Invalidate JTAG …","SET_MESSAGE_END (w) register accessor: HMAC message end …","SET_MESSAGE_ING (w) register accessor: HMAC message …","SET_MESSAGE_ONE (w) register accessor: HMAC one message …","SET_MESSAGE_PAD (w) register accessor: Software padding …","SET_PARA_FINISH (w) register accessor: HMAC configuration …","SET_PARA_KEY (w) register accessor: HMAC key configuration …","SET_PARA_PURPOSE (w) register accessor: HMAC parameter …","SET_RESULT_FINISH (w) register accessor: HMAC read result …","SET_START (w) register accessor: HMAC start control …","WR_MESSAGE_ (w) register accessor: Message register %s","","","Version control register","0xf8 - Version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","One block message register.","0xf4 - One block message register.","The busy state of HMAC module","0x6c - The busy state of HMAC module","The matching result between key and purpose user configured","0x68 - The matching result between key and purpose user …","Hash result register %s","0xc0..0xe0 - Hash result register %s","Iterator for array of: 0xc0..0xe0 - Hash result register %s","Invalidate digital signature result register","0x64 - Invalidate digital signature result register","Invalidate JTAG result register","0x60 - Invalidate JTAG result register","HMAC message end register","0x58 - HMAC message end register","HMAC message continue register","0x54 - HMAC message continue register","HMAC one message control register","0x50 - HMAC one message control register","Software padding register","0xf0 - Software padding register","HMAC configuration completion register","0x4c - HMAC configuration completion register","HMAC key configuration register","0x48 - HMAC key configuration register","HMAC parameter configuration register","0x44 - HMAC parameter configuration register","HMAC read result completion register","0x5c - HMAC read result completion register","HMAC start control register","0x40 - HMAC start control register","","","","Message register %s","0x80..0xc0 - Message register %s","Iterator for array of: 0x80..0xc0 - Message register %s","Field <code>DATE</code> reader - Version control register.","Version control register","Field <code>DATE</code> writer - Version control register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Version control register.","Bits 0:29 - Version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","One block message register.","Field <code>SET_ONE_BLOCK</code> writer - Set this bit to show no …","Register <code>ONE_BLOCK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to show no padding is required.","","","","Field <code>BUSY_STATE</code> reader - The state of Hmac. 1’b0: idle. …","The busy state of HMAC module","Register <code>QUERY_BUSY</code> reader","","","Bit 0 - The state of Hmac. 1’b0: idle. 1’b1: busy.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>QUERY_CHECK</code> reader - Hmac error status. 0: hmac key …","The matching result between key and purpose user configured","Register <code>QUERY_ERROR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Hmac error status. 0: hmac key and purpose match. …","","","","Register <code>RD_RESULT_%s</code> reader","Field <code>RDATA</code> reader - Read the %sth 32-bit of hash result.","Hash result register %s","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Read the %sth 32-bit of hash result.","","","","Invalidate digital signature result register","Field <code>SET_INVALIDATE_DS</code> writer - Set this bit to clear …","Register <code>SET_INVALIDATE_DS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to clear calculation results in DS …","","","","Invalidate JTAG result register","Field <code>SET_INVALIDATE_JTAG</code> writer - Set this bit to clear …","Register <code>SET_INVALIDATE_JTAG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to clear calculation results in JTAG …","","","","HMAC message end register","Field <code>SET_TEXT_END</code> writer - Set this bit to start hardware …","Register <code>SET_MESSAGE_END</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to start hardware padding.","","","","HMAC message continue register","Field <code>SET_TEXT_ING</code> writer - Set this bit to show there are …","Register <code>SET_MESSAGE_ING</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to show there are still some message …","","","","HMAC one message control register","Field <code>SET_TEXT_ONE</code> writer - Call SHA to calculate one …","Register <code>SET_MESSAGE_ONE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Call SHA to calculate one message block.","","","","Software padding register","Field <code>SET_TEXT_PAD</code> writer - Set this bit to let software …","Register <code>SET_MESSAGE_PAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to let software do padding job.","","","","Field <code>SET_PARA_END</code> writer - Set this bit to finish HMAC …","HMAC configuration completion register","Register <code>SET_PARA_FINISH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to finish HMAC configuration.","","","","Field <code>KEY_SET</code> writer - Select hmac key.","HMAC key configuration register","Register <code>SET_PARA_KEY</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Select hmac key.","","","","Field <code>PURPOSE_SET</code> writer - Set hmac purpose.","HMAC parameter configuration register","Register <code>SET_PARA_PURPOSE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Set hmac purpose.","","","","Field <code>SET_RESULT_END</code> writer - Set this bit to end upstream …","HMAC read result completion register","Register <code>SET_RESULT_FINISH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to end upstream and clear the …","","","","HMAC start control register","Field <code>SET_START</code> writer - Set this bit to enable HMAC.","Register <code>SET_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to enable HMAC.","","","","Register <code>WR_MESSAGE_%s</code> writer","Field <code>WDATA</code> writer - Store the %sth 32-bit of message.","Message register %s","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Store the %sth 32-bit of message.","COMD (rw) register accessor: I2C command register %s","CTR (rw) register accessor: Transmission setting","DATA (rw) register accessor: RX FIFO read data","DATE (rw) register accessor: Version control register","FIFO_CONF (rw) register accessor: FIFO configuration …","FIFO_ST (rw) register accessor: FIFO status register","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (r) register accessor: Raw interrupt status","INT_STATUS (r) register accessor: Status of captured I2C …","Register block","SCL_FILTER_CFG (rw) register accessor: SCL filter …","SCL_HIGH_PERIOD (rw) register accessor: Configures the …","SCL_LOW_PERIOD (rw) register accessor: Configures the low …","SCL_MAIN_ST_TIME_OUT (rw) register accessor: SCL main …","SCL_RSTART_SETUP (rw) register accessor: Configures the …","SCL_SP_CONF (rw) register accessor: Power configuration …","SCL_START_HOLD (rw) register accessor: Configures the …","SCL_STOP_HOLD (rw) register accessor: Configures the delay …","SCL_STOP_SETUP (rw) register accessor: Configures the …","SCL_STRETCH_CONF (rw) register accessor: Set SCL stretch …","SCL_ST_TIME_OUT (rw) register accessor: SCL status time …","SDA_FILTER_CFG (rw) register accessor: SDA filter …","SDA_HOLD (rw) register accessor: Configures the hold time …","SDA_SAMPLE (rw) register accessor: Configures the sample …","SLAVE_ADDR (rw) register accessor: Local slave address …","SR (r) register accessor: Describe I2C work status","TO (rw) register accessor: Setting time out control for …","","","I2C command register %s","0x58..0x98 - I2C command register %s","Iterator for array of: 0x58..0x98 - I2C command register %s","Transmission setting","0x04 - Transmission setting","RX FIFO read data","0x1c - RX FIFO read data","Version control register","0xf8 - Version control register","FIFO configuration register","0x18 - FIFO configuration register","FIFO status register","0x14 - FIFO status register","Returns the argument unchanged.","Interrupt clear bits","0x24 - Interrupt clear bits","Interrupt enable bits","0x28 - Interrupt enable bits","Raw interrupt status","0x20 - Raw interrupt status","Status of captured I2C communication events","0x2c - Status of captured I2C communication events","Calls <code>U::from(self)</code>.","SCL filter configuration register","0x50 - SCL filter configuration register","Configures the high level width of the SCL clock","0x38 - Configures the high level width of the SCL clock","Configures the low level width of the SCL clock","0x00 - Configures the low level width of the SCL clock","SCL main status time out register","0x9c - SCL main status time out register","Configures the interval between the positive edge of SCL …","0x44 - Configures the interval between the positive edge …","Power configuration register","0xa0 - Power configuration register","SCL status time out register","0x98 - SCL status time out register","Configures the interval between pulling SDA low and …","0x40 - Configures the interval between pulling SDA low and …","Configures the delay after the SCL clock edge for a stop …","0x48 - Configures the delay after the SCL clock edge for a …","Configures the delay between the SDA and SCL positive edge …","0x4c - Configures the delay between the SDA and SCL …","Set SCL stretch of I2C slave","0xa4 - Set SCL stretch of I2C slave","SDA filter configuration register","0x54 - SDA filter configuration register","Configures the hold time after a negative SCL edge","0x30 - Configures the hold time after a negative SCL edge","Configures the sample time after a positive SCL edge","0x34 - Configures the sample time after a positive SCL edge","Local slave address setting","0x10 - Local slave address setting","Describe I2C work status","0x08 - Describe I2C work status","Setting time out control for receiving data","0x0c - Setting time out control for receiving data","","","","I2C command register %s","Field <code>COMMAND_DONE</code> reader - When command 0 is done in I2C …","Field <code>COMMAND_DONE</code> writer - When command 0 is done in I2C …","Field <code>COMMAND</code> reader - This is the content of command 0. …","Field <code>COMMAND</code> writer - This is the content of command 0. …","Register <code>COMD%s</code> reader","Register <code>COMD%s</code> writer","Writes raw bits to the register.","","","Bits 0:13 - This is the content of command 0. It consists …","Bits 0:13 - This is the content of command 0. It consists …","Bit 31 - When command 0 is done in I2C Master mode, this …","Bit 31 - When command 0 is done in I2C Master mode, this …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ARBITRATION_EN</code> reader - This is the enable bit for …","Field <code>ARBITRATION_EN</code> writer - This is the enable bit for …","Field <code>CLK_EN</code> reader - Reserved.","Field <code>CLK_EN</code> writer - Reserved.","Transmission setting","Field <code>FSM_RST</code> reader - This register is used to reset the …","Field <code>FSM_RST</code> writer - This register is used to reset the …","Field <code>MS_MODE</code> reader - Set this bit to configure the …","Field <code>MS_MODE</code> writer - Set this bit to configure the …","Register <code>CTR</code> reader","Field <code>REF_ALWAYS_ON</code> reader - This register is used to …","Field <code>REF_ALWAYS_ON</code> writer - This register is used to …","Field <code>RX_FULL_ACK_LEVEL</code> reader - This register is used to …","Field <code>RX_FULL_ACK_LEVEL</code> writer - This register is used to …","Field <code>RX_LSB_FIRST</code> reader - This bit is used to control …","Field <code>RX_LSB_FIRST</code> writer - This bit is used to control …","Field <code>SAMPLE_SCL_LEVEL</code> reader - This register is used to …","Field <code>SAMPLE_SCL_LEVEL</code> writer - This register is used to …","Field <code>SCL_FORCE_OUT</code> reader - 0: direct output. 1: open …","Field <code>SCL_FORCE_OUT</code> writer - 0: direct output. 1: open …","Field <code>SDA_FORCE_OUT</code> reader - 0: direct output. 1: open …","Field <code>SDA_FORCE_OUT</code> writer - 0: direct output. 1: open …","Field <code>TRANS_START</code> reader - Set this bit to start sending …","Field <code>TRANS_START</code> writer - Set this bit to start sending …","Field <code>TX_LSB_FIRST</code> reader - This bit is used to control …","Field <code>TX_LSB_FIRST</code> writer - This bit is used to control …","Register <code>CTR</code> writer","Bit 9 - This is the enable bit for I2C bus arbitration …","Bit 9 - This is the enable bit for I2C bus arbitration …","Writes raw bits to the register.","","","Bit 8 - Reserved.","Bit 8 - Reserved.","Returns the argument unchanged.","Bit 10 - This register is used to reset the SCL_FSM.","Bit 10 - This register is used to reset the SCL_FSM.","Calls <code>U::from(self)</code>.","Bit 4 - Set this bit to configure the module as an I2C …","Bit 4 - Set this bit to configure the module as an I2C …","Bit 11 - This register is used to control the REF_TICK.","Bit 11 - This register is used to control the REF_TICK.","Bit 3 - This register is used to configure the ACK value …","Bit 3 - This register is used to configure the ACK value …","Bit 7 - This bit is used to control the storage mode for …","Bit 7 - This bit is used to control the storage mode for …","Bit 2 - This register is used to select the sample mode. …","Bit 2 - This register is used to select the sample mode. …","Bit 1 - 0: direct output. 1: open drain output.","Bit 1 - 0: direct output. 1: open drain output.","Bit 0 - 0: direct output. 1: open drain output.","Bit 0 - 0: direct output. 1: open drain output.","Bit 5 - Set this bit to start sending the data in TX FIFO.","Bit 5 - Set this bit to start sending the data in TX FIFO.","","","Bit 6 - This bit is used to control the sending mode for …","Bit 6 - This bit is used to control the sending mode for …","","RX FIFO read data","Field <code>FIFO_RDATA</code> reader - The value of RX FIFO read data.","Field <code>FIFO_RDATA</code> writer - The value of RX FIFO read data.","Register <code>DATA</code> reader","Register <code>DATA</code> writer","Writes raw bits to the register.","","","Bits 0:7 - The value of RX FIFO read data.","Bits 0:7 - The value of RX FIFO read data.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - This is the the version control …","Version control register","Field <code>DATE</code> writer - This is the the version control …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the the version control register.","Bits 0:31 - This is the the version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FIFO_ADDR_CFG_EN</code> reader - When this bit is set to 1, …","Field <code>FIFO_ADDR_CFG_EN</code> writer - When this bit is set to 1, …","FIFO configuration register","Field <code>FIFO_PRT_EN</code> reader - The control enable bit of FIFO …","Field <code>FIFO_PRT_EN</code> writer - The control enable bit of FIFO …","Field <code>NONFIFO_EN</code> reader - Set this bit to enable APB …","Field <code>NONFIFO_EN</code> writer - Set this bit to enable APB …","Field <code>NONFIFO_RX_THRES</code> reader - When I2C receives more …","Field <code>NONFIFO_RX_THRES</code> writer - When I2C receives more …","Field <code>NONFIFO_TX_THRES</code> reader - When I2C sends more than …","Field <code>NONFIFO_TX_THRES</code> writer - When I2C sends more than …","Register <code>FIFO_CONF</code> reader","Field <code>RXFIFO_WM_THRHD</code> reader - The water mark threshold of …","Field <code>RXFIFO_WM_THRHD</code> writer - The water mark threshold of …","Field <code>RX_FIFO_RST</code> reader - Set this bit to reset RX FIFO.","Field <code>RX_FIFO_RST</code> writer - Set this bit to reset RX FIFO.","Field <code>TXFIFO_WM_THRHD</code> reader - The water mark threshold of …","Field <code>TXFIFO_WM_THRHD</code> writer - The water mark threshold of …","Field <code>TX_FIFO_RST</code> reader - Set this bit to reset TX FIFO.","Field <code>TX_FIFO_RST</code> writer - Set this bit to reset TX FIFO.","Register <code>FIFO_CONF</code> writer","Writes raw bits to the register.","","","Bit 11 - When this bit is set to 1, the byte received …","Bit 11 - When this bit is set to 1, the byte received …","Bit 26 - The control enable bit of FIFO pointer in …","Bit 26 - The control enable bit of FIFO pointer in …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Set this bit to enable APB non-FIFO mode.","Bit 10 - Set this bit to enable APB non-FIFO mode.","Bits 14:19 - When I2C receives more than …","Bits 14:19 - When I2C receives more than …","Bits 20:25 - When I2C sends more than I2C_NONFIFO_TX_THRES …","Bits 20:25 - When I2C sends more than I2C_NONFIFO_TX_THRES …","Bit 12 - Set this bit to reset RX FIFO.","Bit 12 - Set this bit to reset RX FIFO.","Bits 0:4 - The water mark threshold of RX FIFO in non-FIFO …","Bits 0:4 - The water mark threshold of RX FIFO in non-FIFO …","","","Bit 13 - Set this bit to reset TX FIFO.","Bit 13 - Set this bit to reset TX FIFO.","Bits 5:9 - The water mark threshold of TX FIFO in non-FIFO …","Bits 5:9 - The water mark threshold of TX FIFO in non-FIFO …","","FIFO status register","Register <code>FIFO_ST</code> reader","Field <code>RXFIFO_END_ADDR</code> reader - This is the offset address …","Field <code>RXFIFO_START_ADDR</code> reader - This is the offset …","Field <code>RX_UPDATE</code> writer - Write 0 or 1 to I2C_RX_UPDATE to …","Field <code>SLAVE_RW_POINT</code> reader - The received data in I2C …","Field <code>TXFIFO_END_ADDR</code> reader - This is the offset address …","Field <code>TXFIFO_START_ADDR</code> reader - This is the offset …","Field <code>TX_UPDATE</code> writer - Write 0 or 1 to I2C_TX_UPDATE to …","Register <code>FIFO_ST</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 20 - Write 0 or 1 to I2C_RX_UPDATE to update the value …","Bits 5:9 - This is the offset address of the last received …","Bits 0:4 - This is the offset address of the last received …","Bits 22:29 - The received data in I2C slave mode.","","","Bit 21 - Write 0 or 1 to I2C_TX_UPDATE to update the value …","Bits 15:19 - This is the offset address of the last sent …","Bits 10:14 - This is the offset address of the first sent …","","Field <code>ARBITRATION_LOST_INT_CLR</code> writer - Set this bit to …","Field <code>BYTE_TRANS_DONE_INT_CLR</code> writer - Set this bit to …","Field <code>DET_START_INT_CLR</code> writer - Set this bit to clear …","Field <code>END_DETECT_INT_CLR</code> writer - Set this bit to clear …","Interrupt clear bits","Field <code>MST_TXFIFO_UDF_INT_CLR</code> writer - Set this bit to …","Field <code>NACK_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_UDF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_WM_INT_CLR</code> writer - Set this bit to clear …","Field <code>SCL_MAIN_ST_TO_INT_CLR</code> writer - Set this bit to …","Field <code>SCL_ST_TO_INT_CLR</code> writer - Set this bit to clear …","Field <code>SLAVE_STRETCH_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIME_OUT_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TRANS_COMPLETE_INT_CLR</code> writer - Set this bit to …","Field <code>TRANS_START_INT_CLR</code> writer - Set this bit to clear …","Field <code>TXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>TXFIFO_WM_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Bit 5 - Set this bit to clear the I2C_ARBITRATION_LOST_INT …","Writes raw bits to the register.","","","Bit 4 - Set this bit to clear the I2C_END_DETECT_INT …","Bit 15 - Set this bit to clear I2C_DET_START_INT interrupt.","Bit 3 - Set this bit to clear the I2C_END_DETECT_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - Set this bit to clear I2C_TRANS_COMPLETE_INT …","Bit 10 - Set this bit to clear I2C_SLAVE_STRETCH_INT …","Bit 2 - Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.","Bit 12 - Set this bit to clear I2C_RXFIFO_UDF_INT …","Bit 0 - Set this bit to clear I2C_RXFIFO_WM_INT interrupt.","Bit 14 - Set this bit to clear I2C_SCL_MAIN_ST_TO_INT …","Bit 13 - Set this bit to clear I2C_SCL_ST_TO_INT interrupt.","Bit 16 - Set this bit to clear I2C_SLAVE_STRETCH_INT …","Bit 8 - Set this bit to clear the I2C_TIME_OUT_INT …","Bit 7 - Set this bit to clear the I2C_TRANS_COMPLETE_INT …","Bit 9 - Set this bit to clear the I2C_TRANS_START_INT …","","","Bit 11 - Set this bit to clear I2C_TXFIFO_OVF_INT …","Bit 1 - Set this bit to clear I2C_TXFIFO_WM_INT interrupt.","","Field <code>ARBITRATION_LOST_INT_ENA</code> reader - The raw interrupt …","Field <code>ARBITRATION_LOST_INT_ENA</code> writer - The raw interrupt …","Field <code>BYTE_TRANS_DONE_INT_ENA</code> reader - The raw interrupt …","Field <code>BYTE_TRANS_DONE_INT_ENA</code> writer - The raw interrupt …","Field <code>DET_START_INT_ENA</code> reader - The raw interrupt bit for …","Field <code>DET_START_INT_ENA</code> writer - The raw interrupt bit for …","Field <code>END_DETECT_INT_ENA</code> reader - The raw interrupt bit …","Field <code>END_DETECT_INT_ENA</code> writer - The raw interrupt bit …","Interrupt enable bits","Field <code>MST_TXFIFO_UDF_INT_ENA</code> reader - The raw interrupt …","Field <code>MST_TXFIFO_UDF_INT_ENA</code> writer - The raw interrupt …","Field <code>NACK_INT_ENA</code> reader - The raw interrupt bit for …","Field <code>NACK_INT_ENA</code> writer - The raw interrupt bit for …","Register <code>INT_ENA</code> reader","Field <code>RXFIFO_OVF_INT_ENA</code> reader - The raw interrupt bit …","Field <code>RXFIFO_OVF_INT_ENA</code> writer - The raw interrupt bit …","Field <code>RXFIFO_UDF_INT_ENA</code> reader - The raw interrupt bit …","Field <code>RXFIFO_UDF_INT_ENA</code> writer - The raw interrupt bit …","Field <code>RXFIFO_WM_INT_ENA</code> reader - The raw interrupt bit for …","Field <code>RXFIFO_WM_INT_ENA</code> writer - The raw interrupt bit for …","Field <code>SCL_MAIN_ST_TO_INT_ENA</code> reader - The raw interrupt …","Field <code>SCL_MAIN_ST_TO_INT_ENA</code> writer - The raw interrupt …","Field <code>SCL_ST_TO_INT_ENA</code> reader - The raw interrupt bit for …","Field <code>SCL_ST_TO_INT_ENA</code> writer - The raw interrupt bit for …","Field <code>SLAVE_STRETCH_INT_ENA</code> reader - The raw interrupt bit …","Field <code>SLAVE_STRETCH_INT_ENA</code> writer - The raw interrupt bit …","Field <code>TIME_OUT_INT_ENA</code> reader - The raw interrupt bit for …","Field <code>TIME_OUT_INT_ENA</code> writer - The raw interrupt bit for …","Field <code>TRANS_COMPLETE_INT_ENA</code> reader - The raw interrupt …","Field <code>TRANS_COMPLETE_INT_ENA</code> writer - The raw interrupt …","Field <code>TRANS_START_INT_ENA</code> reader - The raw interrupt bit …","Field <code>TRANS_START_INT_ENA</code> writer - The raw interrupt bit …","Field <code>TXFIFO_OVF_INT_ENA</code> reader - The raw interrupt bit …","Field <code>TXFIFO_OVF_INT_ENA</code> writer - The raw interrupt bit …","Field <code>TXFIFO_WM_INT_ENA</code> reader - The raw interrupt bit for …","Field <code>TXFIFO_WM_INT_ENA</code> writer - The raw interrupt bit for …","Register <code>INT_ENA</code> writer","Bit 5 - The raw interrupt bit for the …","Bit 5 - The raw interrupt bit for the …","Writes raw bits to the register.","","","Bit 4 - The raw interrupt bit for the I2C_END_DETECT_INT …","Bit 4 - The raw interrupt bit for the I2C_END_DETECT_INT …","Bit 15 - The raw interrupt bit for I2C_DET_START_INT …","Bit 15 - The raw interrupt bit for I2C_DET_START_INT …","Bit 3 - The raw interrupt bit for the I2C_END_DETECT_INT …","Bit 3 - The raw interrupt bit for the I2C_END_DETECT_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The raw interrupt bit for I2C_TRANS_COMPLETE_INT …","Bit 6 - The raw interrupt bit for I2C_TRANS_COMPLETE_INT …","Bit 10 - The raw interrupt bit for I2C_SLAVE_STRETCH_INT …","Bit 10 - The raw interrupt bit for I2C_SLAVE_STRETCH_INT …","Bit 2 - The raw interrupt bit for I2C_RXFIFO_OVF_INT …","Bit 2 - The raw interrupt bit for I2C_RXFIFO_OVF_INT …","Bit 12 - The raw interrupt bit for I2C_RXFIFO_UDF_INT …","Bit 12 - The raw interrupt bit for I2C_RXFIFO_UDF_INT …","Bit 0 - The raw interrupt bit for I2C_RXFIFO_WM_INT …","Bit 0 - The raw interrupt bit for I2C_RXFIFO_WM_INT …","Bit 14 - The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT …","Bit 14 - The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT …","Bit 13 - The raw interrupt bit for I2C_SCL_ST_TO_INT …","Bit 13 - The raw interrupt bit for I2C_SCL_ST_TO_INT …","Bit 16 - The raw interrupt bit for I2C_SLAVE_STRETCH_INT …","Bit 16 - The raw interrupt bit for I2C_SLAVE_STRETCH_INT …","Bit 8 - The raw interrupt bit for the I2C_TIME_OUT_INT …","Bit 8 - The raw interrupt bit for the I2C_TIME_OUT_INT …","Bit 7 - The raw interrupt bit for the …","Bit 7 - The raw interrupt bit for the …","Bit 9 - The raw interrupt bit for the I2C_TRANS_START_INT …","Bit 9 - The raw interrupt bit for the I2C_TRANS_START_INT …","","","Bit 11 - The raw interrupt bit for I2C_TXFIFO_OVF_INT …","Bit 11 - The raw interrupt bit for I2C_TXFIFO_OVF_INT …","Bit 1 - The raw interrupt bit for I2C_TXFIFO_WM_INT …","Bit 1 - The raw interrupt bit for I2C_TXFIFO_WM_INT …","","Field <code>ARBITRATION_LOST_INT_RAW</code> reader - The raw interrupt …","Field <code>BYTE_TRANS_DONE_INT_RAW</code> reader - The raw interrupt …","Field <code>DET_START_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>END_DETECT_INT_RAW</code> reader - The raw interrupt bit …","Raw interrupt status","Field <code>MST_TXFIFO_UDF_INT_RAW</code> reader - The raw interrupt …","Field <code>NACK_INT_RAW</code> reader - The raw interrupt bit for …","Register <code>INT_RAW</code> reader","Field <code>RXFIFO_OVF_INT_RAW</code> reader - The raw interrupt bit …","Field <code>RXFIFO_UDF_INT_RAW</code> reader - The raw interrupt bit …","Field <code>RXFIFO_WM_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>SCL_MAIN_ST_TO_INT_RAW</code> reader - The raw interrupt …","Field <code>SCL_ST_TO_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>SLAVE_STRETCH_INT_RAW</code> reader - The raw interrupt bit …","Field <code>TIME_OUT_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>TRANS_COMPLETE_INT_RAW</code> reader - The raw interrupt …","Field <code>TRANS_START_INT_RAW</code> reader - The raw interrupt bit …","Field <code>TXFIFO_OVF_INT_RAW</code> reader - The raw interrupt bit …","Field <code>TXFIFO_WM_INT_RAW</code> reader - The raw interrupt bit for …","Bit 5 - The raw interrupt bit for the …","","","Bit 4 - The raw interrupt bit for the I2C_END_DETECT_INT …","Bit 15 - The raw interrupt bit for I2C_DET_START_INT …","Bit 3 - The raw interrupt bit for the I2C_END_DETECT_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The raw interrupt bit for I2C_TRANS_COMPLETE_INT …","Bit 10 - The raw interrupt bit for I2C_SLAVE_STRETCH_INT …","Bit 2 - The raw interrupt bit for I2C_RXFIFO_OVF_INT …","Bit 12 - The raw interrupt bit for I2C_RXFIFO_UDF_INT …","Bit 0 - The raw interrupt bit for I2C_RXFIFO_WM_INT …","Bit 14 - The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT …","Bit 13 - The raw interrupt bit for I2C_SCL_ST_TO_INT …","Bit 16 - The raw interrupt bit for I2C_SLAVE_STRETCH_INT …","Bit 8 - The raw interrupt bit for the I2C_TIME_OUT_INT …","Bit 7 - The raw interrupt bit for the …","Bit 9 - The raw interrupt bit for the I2C_TRANS_START_INT …","","","Bit 11 - The raw interrupt bit for I2C_TXFIFO_OVF_INT …","Bit 1 - The raw interrupt bit for I2C_TXFIFO_WM_INT …","","Field <code>ARBITRATION_LOST_INT_ST</code> reader - The masked …","Field <code>BYTE_TRANS_DONE_INT_ST</code> reader - The masked interrupt …","Field <code>DET_START_INT_ST</code> reader - The masked interrupt …","Field <code>END_DETECT_INT_ST</code> reader - The masked interrupt …","Status of captured I2C communication events","Field <code>MST_TXFIFO_UDF_INT_ST</code> reader - The masked interrupt …","Field <code>NACK_INT_ST</code> reader - The masked interrupt status bit …","Register <code>INT_STATUS</code> reader","Field <code>RXFIFO_OVF_INT_ST</code> reader - The masked interrupt …","Field <code>RXFIFO_UDF_INT_ST</code> reader - The masked interrupt …","Field <code>RXFIFO_WM_INT_ST</code> reader - The masked interrupt …","Field <code>SCL_MAIN_ST_TO_INT_ST</code> reader - The masked interrupt …","Field <code>SCL_ST_TO_INT_ST</code> reader - The masked interrupt …","Field <code>SLAVE_STRETCH_INT_ST</code> reader - The masked interrupt …","Field <code>TIME_OUT_INT_ST</code> reader - The masked interrupt status …","Field <code>TRANS_COMPLETE_INT_ST</code> reader - The masked interrupt …","Field <code>TRANS_START_INT_ST</code> reader - The masked interrupt …","Field <code>TXFIFO_OVF_INT_ST</code> reader - The masked interrupt …","Field <code>TXFIFO_WM_INT_ST</code> reader - The masked interrupt …","Bit 5 - The masked interrupt status bit for the …","","","Bit 4 - The masked interrupt status bit for the …","Bit 15 - The masked interrupt status bit for …","Bit 3 - The masked interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The masked interrupt status bit for …","Bit 10 - The masked interrupt status bit for …","Bit 2 - The masked interrupt status bit for …","Bit 12 - The masked interrupt status bit for …","Bit 0 - The masked interrupt status bit for …","Bit 14 - The masked interrupt status bit for …","Bit 13 - The masked interrupt status bit for …","Bit 16 - The masked interrupt status bit for …","Bit 8 - The masked interrupt status bit for the …","Bit 7 - The masked interrupt status bit for the …","Bit 9 - The masked interrupt status bit for the …","","","Bit 11 - The masked interrupt status bit for …","Bit 1 - The masked interrupt status bit for …","","Register <code>SCL_FILTER_CFG</code> reader","SCL filter configuration register","Field <code>SCL_FILTER_EN</code> reader - This is the filter enable bit …","Field <code>SCL_FILTER_EN</code> writer - This is the filter enable bit …","Field <code>SCL_FILTER_THRES</code> reader - When a pulse on the SCL …","Field <code>SCL_FILTER_THRES</code> writer - When a pulse on the SCL …","Register <code>SCL_FILTER_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - This is the filter enable bit for SCL.","Bit 4 - This is the filter enable bit for SCL.","Bits 0:3 - When a pulse on the SCL input has smaller width …","Bits 0:3 - When a pulse on the SCL input has smaller width …","","","","Register <code>SCL_HIGH_PERIOD</code> reader","Field <code>SCL_HIGH_PERIOD</code> reader - This register is used to …","Configures the high level width of the SCL clock","Field <code>SCL_HIGH_PERIOD</code> writer - This register is used to …","Field <code>SCL_WAIT_HIGH_PERIOD</code> reader - This register is used …","Field <code>SCL_WAIT_HIGH_PERIOD</code> writer - This register is used …","Register <code>SCL_HIGH_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:13 - This register is used to configure for how …","Bits 0:13 - This register is used to configure for how …","Bits 14:27 - This register is used to configure for the …","Bits 14:27 - This register is used to configure for the …","","","","Register <code>SCL_LOW_PERIOD</code> reader","Field <code>SCL_LOW_PERIOD</code> reader - This register is used to …","Configures the low level width of the SCL clock","Field <code>SCL_LOW_PERIOD</code> writer - This register is used to …","Register <code>SCL_LOW_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:13 - This register is used to configure for how …","Bits 0:13 - This register is used to configure for how …","","","","Register <code>SCL_MAIN_ST_TIME_OUT</code> reader","SCL main status time out register","Field <code>SCL_MAIN_ST_TO</code> reader - The threshold value of …","Field <code>SCL_MAIN_ST_TO</code> writer - The threshold value of …","Register <code>SCL_MAIN_ST_TIME_OUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - The threshold value of SCL_MAIN_FSM state …","Bits 0:23 - The threshold value of SCL_MAIN_FSM state …","","","","Register <code>SCL_RSTART_SETUP</code> reader","Configures the interval between the positive edge of SCL …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_RSTART_SETUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register is used to configure the interval …","Bits 0:9 - This register is used to configure the interval …","","","","Register <code>SCL_SP_CONF</code> reader","Field <code>SCL_PD_EN</code> reader - The power down enable bit for the …","Field <code>SCL_PD_EN</code> writer - The power down enable bit for the …","Field <code>SCL_RST_SLV_EN</code> reader - When I2C master is IDLE, set …","Field <code>SCL_RST_SLV_EN</code> writer - When I2C master is IDLE, set …","Field <code>SCL_RST_SLV_NUM</code> reader - Configure the pulses of SCL …","Field <code>SCL_RST_SLV_NUM</code> writer - Configure the pulses of SCL …","Power configuration register","Field <code>SDA_PD_EN</code> reader - The power down enable bit for the …","Field <code>SDA_PD_EN</code> writer - The power down enable bit for the …","Register <code>SCL_SP_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The power down enable bit for the I2C output SCL …","Bit 6 - The power down enable bit for the I2C output SCL …","Bit 0 - When I2C master is IDLE, set this bit to send out …","Bit 0 - When I2C master is IDLE, set this bit to send out …","Bits 1:5 - Configure the pulses of SCL generated in I2C …","Bits 1:5 - Configure the pulses of SCL generated in I2C …","Bit 7 - The power down enable bit for the I2C output SDA …","Bit 7 - The power down enable bit for the I2C output SDA …","","","","Register <code>SCL_ST_TIME_OUT</code> reader","SCL status time out register","Field <code>SCL_ST_TO</code> reader - The threshold value of SCL_FSM …","Field <code>SCL_ST_TO</code> writer - The threshold value of SCL_FSM …","Register <code>SCL_ST_TIME_OUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - The threshold value of SCL_FSM state unchanged …","Bits 0:23 - The threshold value of SCL_FSM state unchanged …","","","","Register <code>SCL_START_HOLD</code> reader","Configures the interval between pulling SDA low and …","Field <code>TIME</code> reader - This register is used to configure …","Field <code>TIME</code> writer - This register is used to configure …","Register <code>SCL_START_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register is used to configure interval …","Bits 0:9 - This register is used to configure interval …","","","","Register <code>SCL_STOP_HOLD</code> reader","Configures the delay after the SCL clock edge for a stop …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_STOP_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:13 - This register is used to configure the delay …","Bits 0:13 - This register is used to configure the delay …","","","","Register <code>SCL_STOP_SETUP</code> reader","Configures the delay between the SDA and SCL positive edge …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_STOP_SETUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register is used to configure the time …","Bits 0:9 - This register is used to configure the time …","","","","Register <code>SCL_STRETCH_CONF</code> reader","Set SCL stretch of I2C slave","Field <code>SLAVE_SCL_STRETCH_CLR</code> writer - Set this bit to clear …","Field <code>SLAVE_SCL_STRETCH_EN</code> reader - The enable bit for …","Field <code>SLAVE_SCL_STRETCH_EN</code> writer - The enable bit for …","Field <code>STRETCH_PROTECT_NUM</code> reader - Configure the period of …","Field <code>STRETCH_PROTECT_NUM</code> writer - Configure the period of …","Register <code>SCL_STRETCH_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 11 - Set this bit to clear the I2C slave SCL stretch …","Bit 10 - The enable bit for slave SCL stretch function. 1: …","Bit 10 - The enable bit for slave SCL stretch function. 1: …","Bits 0:9 - Configure the period of I2C slave stretching …","Bits 0:9 - Configure the period of I2C slave stretching …","","","","Register <code>SDA_FILTER_CFG</code> reader","SDA filter configuration register","Field <code>SDA_FILTER_EN</code> reader - This is the filter enable bit …","Field <code>SDA_FILTER_EN</code> writer - This is the filter enable bit …","Field <code>SDA_FILTER_THRES</code> reader - When a pulse on the SDA …","Field <code>SDA_FILTER_THRES</code> writer - When a pulse on the SDA …","Register <code>SDA_FILTER_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - This is the filter enable bit for SDA.","Bit 4 - This is the filter enable bit for SDA.","Bits 0:3 - When a pulse on the SDA input has smaller width …","Bits 0:3 - When a pulse on the SDA input has smaller width …","","","","Register <code>SDA_HOLD</code> reader","Configures the hold time after a negative SCL edge","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SDA_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register is used to configure the interval …","Bits 0:9 - This register is used to configure the interval …","","","","Register <code>SDA_SAMPLE</code> reader","Configures the sample time after a positive SCL edge","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SDA_SAMPLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register is used to configure the interval …","Bits 0:9 - This register is used to configure the interval …","","","","Field <code>ADDR_10BIT_EN</code> reader - This field is used to enable …","Field <code>ADDR_10BIT_EN</code> writer - This field is used to enable …","Register <code>SLAVE_ADDR</code> reader","Field <code>SLAVE_ADDR</code> reader - When configured as an I2C Slave, …","Local slave address setting","Field <code>SLAVE_ADDR</code> writer - When configured as an I2C Slave, …","Register <code>SLAVE_ADDR</code> writer","Bit 31 - This field is used to enable the slave 10-bit …","Bit 31 - This field is used to enable the slave 10-bit …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:14 - When configured as an I2C Slave, this field is …","Bits 0:14 - When configured as an I2C Slave, this field is …","","","","Field <code>ARB_LOST</code> reader - When the I2C controller loses …","Field <code>BUS_BUSY</code> reader - 1: the I2C bus is busy …","Field <code>BYTE_TRANS</code> reader - This field changes to 1 when one …","Register <code>SR</code> reader","Field <code>RESP_REC</code> reader - The received ACK value in master …","Field <code>RXFIFO_CNT</code> reader - This field represents the amount …","Field <code>SCL_MAIN_STATE_LAST</code> reader - This field indicates …","Field <code>SCL_STATE_LAST</code> reader - This field indicates the …","Field <code>SLAVE_ADDRESSED</code> reader - When configured as an I2C …","Field <code>SLAVE_RW</code> reader - When in slave mode, 1: master …","Describe I2C work status","Field <code>STRETCH_CAUSE</code> reader - The cause of stretching SCL …","Field <code>TIME_OUT</code> reader - When the I2C controller takes more …","Field <code>TXFIFO_CNT</code> reader - This field stores the amount of …","Bit 3 - When the I2C controller loses control of SCL line, …","","","Bit 4 - 1: the I2C bus is busy transferring data. 0: the …","Bit 6 - This field changes to 1 when one byte is …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The received ACK value in master mode or slave …","Bits 8:13 - This field represents the amount of data …","Bits 24:26 - This field indicates the states of the I2C …","Bits 28:30 - This field indicates the states of the state …","Bit 5 - When configured as an I2C Slave, and the address …","Bit 1 - When in slave mode, 1: master reads from slave. 0: …","Bits 14:15 - The cause of stretching SCL low in slave …","Bit 2 - When the I2C controller takes more than …","","","Bits 18:23 - This field stores the amount of received data …","","Register <code>TO</code> reader","Field <code>TIME_OUT_EN</code> reader - This is the enable bit for time …","Field <code>TIME_OUT_EN</code> writer - This is the enable bit for time …","Field <code>TIME_OUT_VALUE</code> reader - This register is used to …","Field <code>TIME_OUT_VALUE</code> writer - This register is used to …","Setting time out control for receiving data","Register <code>TO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 24 - This is the enable bit for time out control.","Bit 24 - This is the enable bit for time out control.","Bits 0:23 - This register is used to configure the timeout …","Bits 0:23 - This register is used to configure the timeout …","","","","CLKM_CONF (rw) register accessor: I2S module clock …","CONF (rw) register accessor: I2S configuration register","CONF1 (rw) register accessor: I2S configuration register 1","CONF2 (rw) register accessor: I2S configuration register 2","CONF_CHAN (rw) register accessor: I2S channel …","CONF_SIGLE_DATA (rw) register accessor: Constant single …","DATE (rw) register accessor: Version control register","FIFO_CONF (rw) register accessor: I2S FIFO configuration …","INFIFO_POP (rw) register accessor: APB in FIFO mode …","INLINK_DSCR (r) register accessor: Address of current …","INLINK_DSCR_BF0 (r) register accessor: Address of next …","INLINK_DSCR_BF1 (r) register accessor: Address of next …","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (r) register accessor: Raw interrupt status","INT_ST (r) register accessor: Masked interrupt status","IN_EOF_DES_ADDR (r) register accessor: Address of inlink …","IN_LINK (rw) register accessor: I2S DMA RX configuration …","LC_CONF (rw) register accessor: I2S DMA configuration …","LC_HUNG_CONF (rw) register accessor: I2S Hung …","LC_STATE0 (r) register accessor: I2S DMA TX status","LC_STATE1 (r) register accessor: I2S DMA RX status","OUTFIFO_PUSH (rw) register accessor: APB out FIFO mode …","OUTLINK_DSCR (r) register accessor: Address of current …","OUTLINK_DSCR_BF0 (r) register accessor: Address of next …","OUTLINK_DSCR_BF1 (r) register accessor: Address of next …","OUT_EOF_BFR_DES_ADDR (r) register accessor: Address of …","OUT_EOF_DES_ADDR (r) register accessor: Address of outlink …","OUT_LINK (rw) register accessor: I2S DMA TX configuration …","PD_CONF (rw) register accessor: I2S power-down …","RXEOF_NUM (rw) register accessor: I2S DMA RX EOF data …","Register block","SAMPLE_RATE_CONF (rw) register accessor: I2S sample rate …","STATE (r) register accessor: I2S TX status register","TIMING (rw) register accessor: I2S timing register","","","I2S module clock configuration register","0xac - I2S module clock configuration register","I2S configuration register","0x08 - I2S configuration register","I2S configuration register 1","0xa0 - I2S configuration register 1","I2S configuration register 2","0xa8 - I2S configuration register 2","I2S channel configuration register","0x2c - I2S channel configuration register","Constant single channel data","0x28 - Constant single channel data","Version control register","0xfc - Version control register","I2S FIFO configuration register","0x20 - I2S FIFO configuration register","Returns the argument unchanged.","Address of inlink descriptor that produces EOF","0x3c - Address of inlink descriptor that produces EOF","I2S DMA RX configuration register","0x34 - I2S DMA RX configuration register","APB in FIFO mode register","0x68 - APB in FIFO mode register","Address of current inlink descriptor","0x48 - Address of current inlink descriptor","Address of next inlink descriptor","0x4c - Address of next inlink descriptor","Address of next inlink data buffer","0x50 - Address of next inlink data buffer","Interrupt clear bits","0x18 - Interrupt clear bits","Interrupt enable bits","0x14 - Interrupt enable bits","Raw interrupt status","0x0c - Raw interrupt status","Masked interrupt status","0x10 - Masked interrupt status","Calls <code>U::from(self)</code>.","I2S DMA configuration register","0x60 - I2S DMA configuration register","I2S Hung configuration register","0x74 - I2S Hung configuration register","I2S DMA TX status","0x6c - I2S DMA TX status","I2S DMA RX status","0x70 - I2S DMA RX status","Address of buffer relative to the outlink descriptor that …","0x40 - Address of buffer relative to the outlink …","Address of outlink descriptor that produces EOF","0x38 - Address of outlink descriptor that produces EOF","I2S DMA TX configuration register","0x30 - I2S DMA TX configuration register","APB out FIFO mode register","0x64 - APB out FIFO mode register","Address of current outlink descriptor","0x54 - Address of current outlink descriptor","Address of next outlink descriptor","0x58 - Address of next outlink descriptor","Address of next outlink data buffer","0x5c - Address of next outlink data buffer","I2S power-down configuration register","0xa4 - I2S power-down configuration register","I2S DMA RX EOF data length","0x24 - I2S DMA RX EOF data length","I2S sample rate register","0xb0 - I2S sample rate register","I2S TX status register","0xbc - I2S TX status register","I2S timing register","0x1c - I2S timing register","","","","I2S module clock configuration register","Field <code>CLKM_DIV_A</code> reader - Fractional clock divider …","Field <code>CLKM_DIV_A</code> writer - Fractional clock divider …","Field <code>CLKM_DIV_B</code> reader - Fractional clock divider …","Field <code>CLKM_DIV_B</code> writer - Fractional clock divider …","Field <code>CLKM_DIV_NUM</code> reader - Integral I2S clock divider …","Field <code>CLKM_DIV_NUM</code> writer - Integral I2S clock divider …","Field <code>CLK_EN</code> reader - Set this bit to enable clock gate.","Field <code>CLK_EN</code> writer - Set this bit to enable clock gate.","Field <code>CLK_SEL</code> reader - Set this bit to select I2S module …","Field <code>CLK_SEL</code> writer - Set this bit to select I2S module …","Register <code>CLKM_CONF</code> reader","Register <code>CLKM_CONF</code> writer","Writes raw bits to the register.","","","Bit 20 - Set this bit to enable clock gate.","Bit 20 - Set this bit to enable clock gate.","Bits 21:22 - Set this bit to select I2S module clock …","Bits 21:22 - Set this bit to select I2S module clock …","Bits 14:19 - Fractional clock divider denominator value.","Bits 14:19 - Fractional clock divider denominator value.","Bits 8:13 - Fractional clock divider numerator value.","Bits 8:13 - Fractional clock divider numerator value.","Bits 0:7 - Integral I2S clock divider value.","Bits 0:7 - Integral I2S clock divider value.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","I2S configuration register","Field <code>PRE_REQ_EN</code> reader - Set this bit to enable I2S to …","Field <code>PRE_REQ_EN</code> writer - Set this bit to enable I2S to …","Register <code>CONF</code> reader","Field <code>RX_BIG_ENDIAN</code> reader - I2S RX byte endianness.","Field <code>RX_BIG_ENDIAN</code> writer - I2S RX byte endianness.","Field <code>RX_DMA_EQUAL</code> reader - 1: Data in left channel is …","Field <code>RX_DMA_EQUAL</code> writer - 1: Data in left channel is …","Field <code>RX_FIFO_RESET_ST</code> reader - I2S RX FIFO reset status. …","Field <code>RX_FIFO_RESET</code> writer - Set this bit to reset RX FIFO.","Field <code>RX_LSB_FIRST_DMA</code> reader - 1:the data in DMA/APB …","Field <code>RX_LSB_FIRST_DMA</code> writer - 1:the data in DMA/APB …","Field <code>RX_MONO</code> reader - Set this bit to enable receiver in …","Field <code>RX_MONO</code> writer - Set this bit to enable receiver in …","Field <code>RX_MSB_RIGHT</code> reader - Set this bit to place right …","Field <code>RX_MSB_RIGHT</code> writer - Set this bit to place right …","Field <code>RX_MSB_SHIFT</code> reader - Set this bit to enable …","Field <code>RX_MSB_SHIFT</code> writer - Set this bit to enable …","Field <code>RX_RESET_ST</code> reader - I2S RX reset status. 1: …","Field <code>RX_RESET</code> writer - Set this bit to reset receiver.","Field <code>RX_RIGHT_FIRST</code> reader - Set this bit to receive …","Field <code>RX_RIGHT_FIRST</code> writer - Set this bit to receive …","Field <code>RX_SHORT_SYNC</code> reader - Set this bit to enable …","Field <code>RX_SHORT_SYNC</code> writer - Set this bit to enable …","Field <code>RX_SLAVE_MOD</code> reader - Set this bit to enable slave …","Field <code>RX_SLAVE_MOD</code> writer - Set this bit to enable slave …","Field <code>RX_START</code> reader - Set this bit to start receiving …","Field <code>RX_START</code> writer - Set this bit to start receiving …","Field <code>SIG_LOOPBACK</code> reader - Enable signal loopback mode …","Field <code>SIG_LOOPBACK</code> writer - Enable signal loopback mode …","Field <code>TX_BIG_ENDIAN</code> reader - I2S TX byte endianness.","Field <code>TX_BIG_ENDIAN</code> writer - I2S TX byte endianness.","Field <code>TX_DMA_EQUAL</code> reader - 1: Data in left channel is …","Field <code>TX_DMA_EQUAL</code> writer - 1: Data in left channel is …","Field <code>TX_FIFO_RESET_ST</code> reader - I2S TX FIFO reset status. …","Field <code>TX_FIFO_RESET</code> writer - Set this bit to reset TX FIFO.","Field <code>TX_LSB_FIRST_DMA</code> reader - 1:the data in DMA/APB …","Field <code>TX_LSB_FIRST_DMA</code> writer - 1:the data in DMA/APB …","Field <code>TX_MONO</code> reader - Set this bit to enable transmitter …","Field <code>TX_MONO</code> writer - Set this bit to enable transmitter …","Field <code>TX_MSB_RIGHT</code> reader - Set this bit to place right …","Field <code>TX_MSB_RIGHT</code> writer - Set this bit to place right …","Field <code>TX_MSB_SHIFT</code> reader - Set this bit to enable …","Field <code>TX_MSB_SHIFT</code> writer - Set this bit to enable …","Field <code>TX_RESET_ST</code> reader - I2S TX reset status. 1: …","Field <code>TX_RESET</code> writer - Set this bit to reset transmitter.","Field <code>TX_RIGHT_FIRST</code> reader - Set this bit to transmit …","Field <code>TX_RIGHT_FIRST</code> writer - Set this bit to transmit …","Field <code>TX_SHORT_SYNC</code> reader - Set this bit to enable …","Field <code>TX_SHORT_SYNC</code> writer - Set this bit to enable …","Field <code>TX_SLAVE_MOD</code> reader - Set this bit to enable slave …","Field <code>TX_SLAVE_MOD</code> writer - Set this bit to enable slave …","Field <code>TX_START</code> reader - Set this bit to start transmitting …","Field <code>TX_START</code> writer - Set this bit to start transmitting …","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - Set this bit to enable I2S to prepare data …","Bit 26 - Set this bit to enable I2S to prepare data …","Bit 28 - I2S RX byte endianness.","Bit 28 - I2S RX byte endianness.","Bit 25 - 1: Data in left channel is equal to data in right …","Bit 25 - 1: Data in left channel is equal to data in right …","Bit 3 - Set this bit to reset RX FIFO.","Bit 22 - I2S RX FIFO reset status. 1: I2S_RX_FIFO_RESET is …","Bit 19 - 1:the data in DMA/APB transform from low bits. …","Bit 19 - 1:the data in DMA/APB transform from low bits. …","Bit 15 - Set this bit to enable receiver in mono mode.","Bit 15 - Set this bit to enable receiver in mono mode.","Bit 17 - Set this bit to place right channel data at the …","Bit 17 - Set this bit to place right channel data at the …","Bit 11 - Set this bit to enable receiver in Phillips …","Bit 11 - Set this bit to enable receiver in Phillips …","Bit 1 - Set this bit to reset receiver.","Bit 29 - I2S RX reset status. 1: I2S_RX_RESET is not …","Bit 9 - Set this bit to receive right channel data first.","Bit 9 - Set this bit to receive right channel data first.","Bit 13 - Set this bit to enable receiver in PCM standard …","Bit 13 - Set this bit to enable receiver in PCM standard …","Bit 7 - Set this bit to enable slave receiver mode.","Bit 7 - Set this bit to enable slave receiver mode.","Bit 5 - Set this bit to start receiving data.","Bit 5 - Set this bit to start receiving data.","Bit 20 - Enable signal loopback mode with transmitter …","Bit 20 - Enable signal loopback mode with transmitter …","","","Bit 27 - I2S TX byte endianness.","Bit 27 - I2S TX byte endianness.","Bit 24 - 1: Data in left channel is equal to data in right …","Bit 24 - 1: Data in left channel is equal to data in right …","Bit 2 - Set this bit to reset TX FIFO.","Bit 21 - I2S TX FIFO reset status. 1: I2S_TX_FIFO_RESET is …","Bit 18 - 1:the data in DMA/APB transform from low bits. …","Bit 18 - 1:the data in DMA/APB transform from low bits. …","Bit 14 - Set this bit to enable transmitter in mono mode.","Bit 14 - Set this bit to enable transmitter in mono mode.","Bit 16 - Set this bit to place right channel data at the …","Bit 16 - Set this bit to place right channel data at the …","Bit 10 - Set this bit to enable transmitter in Phillips …","Bit 10 - Set this bit to enable transmitter in Phillips …","Bit 0 - Set this bit to reset transmitter.","Bit 23 - I2S TX reset status. 1: I2S_TX_RESET is not …","Bit 8 - Set this bit to transmit right channel data first.","Bit 8 - Set this bit to transmit right channel data first.","Bit 12 - Set this bit to enable transmitter in PCM …","Bit 12 - Set this bit to enable transmitter in PCM …","Bit 6 - Set this bit to enable slave transmitter mode.","Bit 6 - Set this bit to enable slave transmitter mode.","Bit 4 - Set this bit to start transmitting data.","Bit 4 - Set this bit to start transmitting data.","","I2S configuration register 1","Register <code>CONF1</code> reader","Field <code>RX_PCM_BYPASS</code> reader - Set this bit to bypass …","Field <code>RX_PCM_BYPASS</code> writer - Set this bit to bypass …","Field <code>RX_PCM_CONF</code> reader - Compress/Decompress module …","Field <code>RX_PCM_CONF</code> writer - Compress/Decompress module …","Field <code>TX_PCM_BYPASS</code> reader - Set this bit to bypass …","Field <code>TX_PCM_BYPASS</code> writer - Set this bit to bypass …","Field <code>TX_PCM_CONF</code> reader - Compress/Decompress module …","Field <code>TX_PCM_CONF</code> writer - Compress/Decompress module …","Field <code>TX_STOP_EN</code> reader - Set this bit to stop the output …","Field <code>TX_STOP_EN</code> writer - Set this bit to stop the output …","Field <code>TX_ZEROS_RM_EN</code> reader - Reserved.","Field <code>TX_ZEROS_RM_EN</code> writer - Reserved.","Register <code>CONF1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - Set this bit to bypass Compress/Decompress module …","Bit 7 - Set this bit to bypass Compress/Decompress module …","Bits 4:6 - Compress/Decompress module configuration bits. …","Bits 4:6 - Compress/Decompress module configuration bits. …","","","Bit 3 - Set this bit to bypass Compress/Decompress module …","Bit 3 - Set this bit to bypass Compress/Decompress module …","Bits 0:2 - Compress/Decompress module configuration bits. …","Bits 0:2 - Compress/Decompress module configuration bits. …","Bit 8 - Set this bit to stop the output of BCK signal and …","Bit 8 - Set this bit to stop the output of BCK signal and …","Bit 9 - Reserved.","Bit 9 - Reserved.","","Field <code>CAMERA_EN</code> reader - Set this bit to enable camera …","Field <code>CAMERA_EN</code> writer - Set this bit to enable camera …","Field <code>CAM_CLK_LOOPBACK</code> reader - Set this bit to loopback …","Field <code>CAM_CLK_LOOPBACK</code> writer - Set this bit to loopback …","Field <code>CAM_SYNC_FIFO_RESET</code> reader - Set this bit to reset …","Field <code>CAM_SYNC_FIFO_RESET</code> writer - Set this bit to reset …","I2S configuration register 2","Field <code>DATA_ENABLE</code> reader - for debug camera mode enable","Field <code>DATA_ENABLE_TEST_EN</code> reader - for debug camera mode …","Field <code>DATA_ENABLE_TEST_EN</code> writer - for debug camera mode …","Field <code>DATA_ENABLE</code> writer - for debug camera mode enable","Field <code>EXT_ADC_START_EN</code> reader - Set this bit to enable the …","Field <code>EXT_ADC_START_EN</code> writer - Set this bit to enable the …","Field <code>INTER_VALID_EN</code> reader - Set this bit to enable …","Field <code>INTER_VALID_EN</code> writer - Set this bit to enable …","Field <code>LCD_EN</code> reader - Set this bit to enable LCD mode.","Field <code>LCD_EN</code> writer - Set this bit to enable LCD mode.","Field <code>LCD_TX_SDX2_EN</code> reader - Set this bit to duplicate …","Field <code>LCD_TX_SDX2_EN</code> writer - Set this bit to duplicate …","Field <code>LCD_TX_WRX2_EN</code> reader - LCD WR double for one datum.","Field <code>LCD_TX_WRX2_EN</code> writer - LCD WR double for one datum.","Register <code>CONF2</code> reader","Field <code>VSYNC_FILTER_EN</code> reader - Set this bit to enable I2S …","Field <code>VSYNC_FILTER_EN</code> writer - Set this bit to enable I2S …","Field <code>VSYNC_FILTER_THRES</code> reader - Configure the I2S VSYNC …","Field <code>VSYNC_FILTER_THRES</code> writer - Configure the I2S VSYNC …","Register <code>CONF2</code> writer","Writes raw bits to the register.","","","Bit 9 - Set this bit to loopback PCLK from I2S0I_WS_out.","Bit 9 - Set this bit to loopback PCLK from I2S0I_WS_out.","Bit 8 - Set this bit to reset FIFO in camera mode.","Bit 8 - Set this bit to reset FIFO in camera mode.","Bit 0 - Set this bit to enable camera mode.","Bit 0 - Set this bit to enable camera mode.","Bit 4 - for debug camera mode enable","Bit 4 - for debug camera mode enable","Bit 3 - for debug camera mode enable","Bit 3 - for debug camera mode enable","Bit 6 - Set this bit to enable the function that ADC mode …","Bit 6 - Set this bit to enable the function that ADC mode …","Returns the argument unchanged.","Bit 7 - Set this bit to enable camera VGA …","Bit 7 - Set this bit to enable camera VGA …","Calls <code>U::from(self)</code>.","Bit 5 - Set this bit to enable LCD mode.","Bit 5 - Set this bit to enable LCD mode.","Bit 2 - Set this bit to duplicate data pairs (Frame Form …","Bit 2 - Set this bit to duplicate data pairs (Frame Form …","Bit 1 - LCD WR double for one datum.","Bit 1 - LCD WR double for one datum.","","","","Bit 10 - Set this bit to enable I2S VSYNC filter function.","Bit 10 - Set this bit to enable I2S VSYNC filter function.","Bits 11:13 - Configure the I2S VSYNC filter threshold …","Bits 11:13 - Configure the I2S VSYNC filter threshold …","I2S channel configuration register","Register <code>CONF_CHAN</code> reader","Field <code>RX_CHAN_MOD</code> reader - I2S receiver channel mode …","Field <code>RX_CHAN_MOD</code> writer - I2S receiver channel mode …","Field <code>TX_CHAN_MOD</code> reader - I2S transmitter channel mode …","Field <code>TX_CHAN_MOD</code> writer - I2S transmitter channel mode …","Register <code>CONF_CHAN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 3:4 - I2S receiver channel mode configuration bits.","Bits 3:4 - I2S receiver channel mode configuration bits.","","","Bits 0:2 - I2S transmitter channel mode configuration bits.","Bits 0:2 - I2S transmitter channel mode configuration bits.","","Constant single channel data","Register <code>CONF_SIGLE_DATA</code> reader","Field <code>SIGLE_DATA</code> reader - The right channel or left …","Field <code>SIGLE_DATA</code> writer - The right channel or left …","Register <code>CONF_SIGLE_DATA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The right channel or left channel transmits …","Bits 0:31 - The right channel or left channel transmits …","","","","Field <code>DATE</code> reader - Version control register","Version control register","Field <code>DATE</code> writer - Version control register","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Version control register","Bits 0:31 - Version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DSCR_EN</code> reader - Set this bit to enable I2S DMA mode.","Field <code>DSCR_EN</code> writer - Set this bit to enable I2S DMA mode.","I2S FIFO configuration register","Register <code>FIFO_CONF</code> reader","Field <code>RX_24MSB_EN</code> reader - Only useful in rx 24bit mode. …","Field <code>RX_24MSB_EN</code> writer - Only useful in rx 24bit mode. …","Field <code>RX_DATA_NUM</code> reader - I2S_RX_TAKE_DATA_INT is …","Field <code>RX_DATA_NUM</code> writer - I2S_RX_TAKE_DATA_INT is …","Field <code>RX_FIFO_MOD_FORCE_EN</code> reader - The bit should always …","Field <code>RX_FIFO_MOD_FORCE_EN</code> writer - The bit should always …","Field <code>RX_FIFO_MOD</code> reader - Receiver FIFO mode …","Field <code>RX_FIFO_MOD</code> writer - Receiver FIFO mode …","Field <code>RX_FIFO_SYNC</code> reader - force write back rx data to …","Field <code>RX_FIFO_SYNC</code> writer - force write back rx data to …","Field <code>TX_24MSB_EN</code> reader - Only useful in tx 24bit mode. …","Field <code>TX_24MSB_EN</code> writer - Only useful in tx 24bit mode. …","Field <code>TX_DATA_NUM</code> reader - I2S_TX_PUT_DATA_INT is …","Field <code>TX_DATA_NUM</code> writer - I2S_TX_PUT_DATA_INT is …","Field <code>TX_FIFO_MOD_FORCE_EN</code> reader - The bit should always …","Field <code>TX_FIFO_MOD_FORCE_EN</code> writer - The bit should always …","Field <code>TX_FIFO_MOD</code> reader - Transmitter FIFO mode …","Field <code>TX_FIFO_MOD</code> writer - Transmitter FIFO mode …","Register <code>FIFO_CONF</code> writer","Writes raw bits to the register.","","","Bit 12 - Set this bit to enable I2S DMA mode.","Bit 12 - Set this bit to enable I2S DMA mode.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22 - Only useful in rx 24bit mode. 1: the high 24 bits …","Bit 22 - Only useful in rx 24bit mode. 1: the high 24 bits …","Bits 0:5 - I2S_RX_TAKE_DATA_INT is triggered when the left …","Bits 0:5 - I2S_RX_TAKE_DATA_INT is triggered when the left …","Bits 16:18 - Receiver FIFO mode configuration bits","Bits 16:18 - Receiver FIFO mode configuration bits","Bit 20 - The bit should always be set to 1","Bit 20 - The bit should always be set to 1","Bit 21 - force write back rx data to memory","Bit 21 - force write back rx data to memory","","","Bit 23 - Only useful in tx 24bit mode. 1: the high 24 bits …","Bit 23 - Only useful in tx 24bit mode. 1: the high 24 bits …","Bits 6:11 - I2S_TX_PUT_DATA_INT is triggered when the left …","Bits 6:11 - I2S_TX_PUT_DATA_INT is triggered when the left …","Bits 13:15 - Transmitter FIFO mode configuration bits","Bits 13:15 - Transmitter FIFO mode configuration bits","Bit 19 - The bit should always be set to 1","Bit 19 - The bit should always be set to 1","","Address of inlink descriptor that produces EOF","Field <code>IN_SUC_EOF_DES_ADDR</code> reader - The address of inlink …","Register <code>IN_EOF_DES_ADDR</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of inlink descriptor that produces …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_ADDR</code> reader - The address of first inlink …","Field <code>INLINK_ADDR</code> writer - The address of first inlink …","Field <code>INLINK_PARK</code> reader - ","Field <code>INLINK_RESTART</code> reader - Set this bit to restart …","Field <code>INLINK_RESTART</code> writer - Set this bit to restart …","Field <code>INLINK_START</code> reader - Set this bit to start inlink …","Field <code>INLINK_START</code> writer - Set this bit to start inlink …","Field <code>INLINK_STOP</code> reader - Set this bit to stop inlink …","Field <code>INLINK_STOP</code> writer - Set this bit to stop inlink …","I2S DMA RX configuration register","Register <code>IN_LINK</code> reader","Register <code>IN_LINK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19 - The address of first inlink descriptor.","Bits 0:19 - The address of first inlink descriptor.","Bit 31","Bit 30 - Set this bit to restart inlink descriptor.","Bit 30 - Set this bit to restart inlink descriptor.","Bit 29 - Set this bit to start inlink descriptor.","Bit 29 - Set this bit to start inlink descriptor.","Bit 28 - Set this bit to stop inlink descriptor.","Bit 28 - Set this bit to stop inlink descriptor.","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_POP</code> reader - APB in FIFO pop.","APB in FIFO mode register","Field <code>INFIFO_POP</code> writer - APB in FIFO pop.","Field <code>INFIFO_RDATA</code> reader - APB in FIFO read data.","Register <code>INFIFO_POP</code> reader","Register <code>INFIFO_POP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 16 - APB in FIFO pop.","Bit 16 - APB in FIFO pop.","Bits 0:11 - APB in FIFO read data.","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR</code> reader - The address of current inlink …","Address of current inlink descriptor","Register <code>INLINK_DSCR</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of current inlink descriptor.","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF0</code> reader - The address of next inlink …","Address of next inlink descriptor","Register <code>INLINK_DSCR_BF0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of next inlink descriptor.","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF1</code> reader - The address of next inlink …","Address of next inlink data buffer","Register <code>INLINK_DSCR_BF1</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of next inlink data buffer.","Calls <code>U::from(self)</code>.","","","","Interrupt clear bits","Field <code>IN_DONE_INT_CLR</code> writer - Set this bit to clear …","Field <code>IN_DSCR_EMPTY_INT_CLR</code> writer - Set this bit to clear …","Field <code>IN_DSCR_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>IN_ERR_EOF_INT_CLR</code> writer - Reserved.","Field <code>IN_SUC_EOF_INT_CLR</code> writer - Set this bit to clear …","Field <code>OUT_DONE_INT_CLR</code> writer - Set this bit to clear …","Field <code>OUT_DSCR_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>OUT_EOF_INT_CLR</code> writer - Set this bit to clear …","Field <code>OUT_TOTAL_EOF_INT_CLR</code> writer - Set this bit to clear …","Field <code>PUT_DATA_INT_CLR</code> writer - Set this bit to clear …","Field <code>RX_HUNG_INT_CLR</code> writer - Set this bit to clear …","Field <code>RX_REMPTY_INT_CLR</code> writer - Set this bit to clear …","Field <code>RX_WFULL_INT_CLR</code> writer - Set this bit to clear …","Field <code>TAKE_DATA_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_HUNG_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_REMPTY_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_WFULL_INT_CLR</code> writer - Set this bit to clear …","Field <code>V_SYNC_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 8 - Set this bit to clear I2S_IN_DONE_INT interrupt.","Bit 15 - Set this bit to clear I2S_IN_DSCR_EMPTY_INT …","Bit 13 - Set this bit to clear I2S_IN_DSCR_ERR_INT …","Bit 10 - Reserved.","Bit 9 - Set this bit to clear I2S_IN_SUC_EOF_INT interrupt.","Calls <code>U::from(self)</code>.","Bit 11 - Set this bit to clear I2S_OUT_DONE_INT interrupt.","Bit 14 - Set this bit to clear I2S_OUT_DSCR_ERR_INT …","Bit 12 - Set this bit to clear I2S_OUT_EOF_INT interrupt.","Bit 16 - Set this bit to clear I2S_OUT_TOTAL_EOF_INT …","Bit 1 - Set this bit to clear I2S_TX_PUT_DATA_INT …","Bit 6 - Set this bit to clear I2S_RX_HUNG_INT interrupt.","Bit 3 - Set this bit to clear I2S_RX_REMPTY_INT interrupt.","Bit 2 - Set this bit to clear I2S_RX_WFULL_INT interrupt.","Bit 0 - Set this bit to clear I2S_RX_TAKE_DATA_INT …","","","Bit 7 - Set this bit to clear I2S_TX_HUNG_INT interrupt.","Bit 5 - Set this bit to clear I2S_TX_REMPTY_INT interrupt.","Bit 4 - Set this bit to clear I2S_TX_WFULL_INT interrupt.","","Bit 17 - Set this bit to clear I2S_V_SYNC_INT interrupt.","Interrupt enable bits","Field <code>IN_DONE_INT_ENA</code> reader - The interrupt enable bit …","Field <code>IN_DONE_INT_ENA</code> writer - The interrupt enable bit …","Field <code>IN_DSCR_EMPTY_INT_ENA</code> reader - The interrupt enable …","Field <code>IN_DSCR_EMPTY_INT_ENA</code> writer - The interrupt enable …","Field <code>IN_DSCR_ERR_INT_ENA</code> reader - The interrupt enable …","Field <code>IN_DSCR_ERR_INT_ENA</code> writer - The interrupt enable …","Field <code>IN_ERR_EOF_INT_ENA</code> reader - Reserved.","Field <code>IN_ERR_EOF_INT_ENA</code> writer - Reserved.","Field <code>IN_SUC_EOF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>IN_SUC_EOF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>OUT_DONE_INT_ENA</code> reader - The interrupt enable bit …","Field <code>OUT_DONE_INT_ENA</code> writer - The interrupt enable bit …","Field <code>OUT_DSCR_ERR_INT_ENA</code> reader - The interrupt enable …","Field <code>OUT_DSCR_ERR_INT_ENA</code> writer - The interrupt enable …","Field <code>OUT_EOF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>OUT_EOF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>OUT_TOTAL_EOF_INT_ENA</code> reader - The interrupt enable …","Field <code>OUT_TOTAL_EOF_INT_ENA</code> writer - The interrupt enable …","Register <code>INT_ENA</code> reader","Field <code>RX_HUNG_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RX_HUNG_INT_ENA</code> writer - The interrupt enable bit …","Field <code>RX_REMPTY_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RX_REMPTY_INT_ENA</code> writer - The interrupt enable bit …","Field <code>RX_TAKE_DATA_INT_ENA</code> reader - The interrupt enable …","Field <code>RX_TAKE_DATA_INT_ENA</code> writer - The interrupt enable …","Field <code>RX_WFULL_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RX_WFULL_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TX_HUNG_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TX_HUNG_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TX_PUT_DATA_INT_ENA</code> reader - The interrupt enable …","Field <code>TX_PUT_DATA_INT_ENA</code> writer - The interrupt enable …","Field <code>TX_REMPTY_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TX_REMPTY_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TX_WFULL_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TX_WFULL_INT_ENA</code> writer - The interrupt enable bit …","Field <code>V_SYNC_INT_ENA</code> reader - The interrupt enable bit for …","Field <code>V_SYNC_INT_ENA</code> writer - The interrupt enable bit for …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 8 - The interrupt enable bit for I2S_IN_DONE_INT …","Bit 8 - The interrupt enable bit for I2S_IN_DONE_INT …","Bit 15 - The interrupt enable bit for …","Bit 15 - The interrupt enable bit for …","Bit 13 - The interrupt enable bit for I2S_IN_DSCR_ERR_INT …","Bit 13 - The interrupt enable bit for I2S_IN_DSCR_ERR_INT …","Bit 10 - Reserved.","Bit 10 - Reserved.","Bit 9 - The interrupt enable bit for I2S_IN_SUC_EOF_INT …","Bit 9 - The interrupt enable bit for I2S_IN_SUC_EOF_INT …","Calls <code>U::from(self)</code>.","Bit 11 - The interrupt enable bit for I2S_OUT_DONE_INT …","Bit 11 - The interrupt enable bit for I2S_OUT_DONE_INT …","Bit 14 - The interrupt enable bit for I2S_OUT_DSCR_ERR_INT …","Bit 14 - The interrupt enable bit for I2S_OUT_DSCR_ERR_INT …","Bit 12 - The interrupt enable bit for I2S_OUT_EOF_INT …","Bit 12 - The interrupt enable bit for I2S_OUT_EOF_INT …","Bit 16 - The interrupt enable bit for …","Bit 16 - The interrupt enable bit for …","Bit 6 - The interrupt enable bit for I2S_RX_HUNG_INT …","Bit 6 - The interrupt enable bit for I2S_RX_HUNG_INT …","Bit 3 - The interrupt enable bit for I2S_RX_REMPTY_INT …","Bit 3 - The interrupt enable bit for I2S_RX_REMPTY_INT …","Bit 0 - The interrupt enable bit for I2S_RX_TAKE_DATA_INT …","Bit 0 - The interrupt enable bit for I2S_RX_TAKE_DATA_INT …","Bit 2 - The interrupt enable bit for I2S_RX_WFULL_INT …","Bit 2 - The interrupt enable bit for I2S_RX_WFULL_INT …","","","Bit 7 - The interrupt enable bit for I2S_TX_HUNG_INT …","Bit 7 - The interrupt enable bit for I2S_TX_HUNG_INT …","Bit 1 - The interrupt enable bit for I2S_TX_PUT_DATA_INT …","Bit 1 - The interrupt enable bit for I2S_TX_PUT_DATA_INT …","Bit 5 - The interrupt enable bit for I2S_TX_REMPTY_INT …","Bit 5 - The interrupt enable bit for I2S_TX_REMPTY_INT …","Bit 4 - The interrupt enable bit for I2S_TX_WFULL_INT …","Bit 4 - The interrupt enable bit for I2S_TX_WFULL_INT …","","Bit 17 - The interrupt enable bit for I2S_V_SYNC_INT …","Bit 17 - The interrupt enable bit for I2S_V_SYNC_INT …","Raw interrupt status","Field <code>IN_DONE_INT_RAW</code> reader - The raw interrupt status …","Field <code>IN_DSCR_EMPTY_INT_RAW</code> reader - The raw interrupt …","Field <code>IN_DSCR_ERR_INT_RAW</code> reader - The raw interrupt …","Field <code>IN_ERR_EOF_INT_RAW</code> reader - Reserved.","Field <code>IN_SUC_EOF_INT_RAW</code> reader - The raw interrupt status …","Field <code>OUT_DONE_INT_RAW</code> reader - The raw interrupt status …","Field <code>OUT_DSCR_ERR_INT_RAW</code> reader - The raw interrupt …","Field <code>OUT_EOF_INT_RAW</code> reader - The raw interrupt status …","Field <code>OUT_TOTAL_EOF_INT_RAW</code> reader - The raw interrupt …","Register <code>INT_RAW</code> reader","Field <code>RX_HUNG_INT_RAW</code> reader - The raw interrupt status …","Field <code>RX_REMPTY_INT_RAW</code> reader - The raw interrupt status …","Field <code>RX_TAKE_DATA_INT_RAW</code> reader - The raw interrupt …","Field <code>RX_WFULL_INT_RAW</code> reader - The raw interrupt status …","Field <code>TX_HUNG_INT_RAW</code> reader - The raw interrupt status …","Field <code>TX_PUT_DATA_INT_RAW</code> reader - The raw interrupt …","Field <code>TX_REMPTY_INT_RAW</code> reader - The raw interrupt status …","Field <code>TX_WFULL_INT_RAW</code> reader - The raw interrupt status …","Field <code>V_SYNC_INT_RAW</code> reader - The raw interrupt status bit …","","","Returns the argument unchanged.","Bit 8 - The raw interrupt status bit for I2S_IN_DONE_INT …","Bit 15 - The raw interrupt status bit for …","Bit 13 - The raw interrupt status bit for …","Bit 10 - Reserved.","Bit 9 - The raw interrupt status bit for …","Calls <code>U::from(self)</code>.","Bit 11 - The raw interrupt status bit for I2S_OUT_DONE_INT …","Bit 14 - The raw interrupt status bit for …","Bit 12 - The raw interrupt status bit for I2S_OUT_EOF_INT …","Bit 16 - The raw interrupt status bit for …","Bit 6 - The raw interrupt status bit for I2S_RX_HUNG_INT …","Bit 3 - The raw interrupt status bit for I2S_RX_REMPTY_INT …","Bit 0 - The raw interrupt status bit for …","Bit 2 - The raw interrupt status bit for I2S_RX_WFULL_INT …","","","Bit 7 - The raw interrupt status bit for I2S_TX_HUNG_INT …","Bit 1 - The raw interrupt status bit for …","Bit 5 - The raw interrupt status bit for I2S_TX_REMPTY_INT …","Bit 4 - The raw interrupt status bit for I2S_TX_WFULL_INT …","","Bit 17 - The raw interrupt status bit for I2S_V_SYNC_INT …","Masked interrupt status","Field <code>IN_DONE_INT_ST</code> reader - The masked interrupt status …","Field <code>IN_DSCR_EMPTY_INT_ST</code> reader - The masked interrupt …","Field <code>IN_DSCR_ERR_INT_ST</code> reader - The masked interrupt …","Field <code>IN_ERR_EOF_INT_ST</code> reader - Reserved.","Field <code>IN_SUC_EOF_INT_ST</code> reader - The masked interrupt …","Field <code>OUT_DONE_INT_ST</code> reader - The masked interrupt status …","Field <code>OUT_DSCR_ERR_INT_ST</code> reader - The masked interrupt …","Field <code>OUT_EOF_INT_ST</code> reader - The masked interrupt status …","Field <code>OUT_TOTAL_EOF_INT_ST</code> reader - The masked interrupt …","Register <code>INT_ST</code> reader","Field <code>RX_HUNG_INT_ST</code> reader - The masked interrupt status …","Field <code>RX_REMPTY_INT_ST</code> reader - The masked interrupt …","Field <code>RX_TAKE_DATA_INT_ST</code> reader - The masked interrupt …","Field <code>RX_WFULL_INT_ST</code> reader - The masked interrupt status …","Field <code>TX_HUNG_INT_ST</code> reader - The masked interrupt status …","Field <code>TX_PUT_DATA_INT_ST</code> reader - The masked interrupt …","Field <code>TX_REMPTY_INT_ST</code> reader - The masked interrupt …","Field <code>TX_WFULL_INT_ST</code> reader - The masked interrupt status …","Field <code>V_SYNC_INT_ST</code> reader - The masked interrupt status …","","","Returns the argument unchanged.","Bit 8 - The masked interrupt status bit for …","Bit 15 - The masked interrupt status bit for …","Bit 13 - The masked interrupt status bit for …","Bit 10 - Reserved.","Bit 9 - The masked interrupt status bit for …","Calls <code>U::from(self)</code>.","Bit 11 - The masked interrupt status bit for …","Bit 14 - The masked interrupt status bit for …","Bit 12 - The masked interrupt status bit for …","Bit 16 - The masked interrupt status bit for …","Bit 6 - The masked interrupt status bit for …","Bit 3 - The masked interrupt status bit for …","Bit 0 - The masked interrupt status bit for …","Bit 2 - The masked interrupt status bit for …","","","Bit 7 - The masked interrupt status bit for …","Bit 1 - The masked interrupt status bit for …","Bit 5 - The masked interrupt status bit for …","Bit 4 - The masked interrupt status bit for …","","Bit 17 - The masked interrupt status bit for …","Field <code>AHBM_FIFO_RST</code> reader - Set this bit to reset AHB …","Field <code>AHBM_FIFO_RST</code> writer - Set this bit to reset AHB …","Field <code>AHBM_RST</code> reader - Set this bit to reset AHB …","Field <code>AHBM_RST</code> writer - Set this bit to reset AHB …","Field <code>CHECK_OWNER</code> reader - Set this bit to enable check …","Field <code>CHECK_OWNER</code> writer - Set this bit to enable check …","Field <code>EXT_MEM_BK_SIZE</code> reader - DMA access external memory …","Field <code>EXT_MEM_BK_SIZE</code> writer - DMA access external memory …","Field <code>INDSCR_BURST_EN</code> reader - DMA inlink descriptor …","Field <code>INDSCR_BURST_EN</code> writer - DMA inlink descriptor …","Field <code>IN_LOOP_TEST</code> reader - Set this bit to loop test …","Field <code>IN_LOOP_TEST</code> writer - Set this bit to loop test …","Field <code>IN_RST</code> reader - Set this bit to reset in-DMA FSM. …","Field <code>IN_RST</code> writer - Set this bit to reset in-DMA FSM. …","I2S DMA configuration register","Field <code>MEM_TRANS_EN</code> reader - Reserved.","Field <code>MEM_TRANS_EN</code> writer - Reserved.","Field <code>OUTDSCR_BURST_EN</code> reader - DMA outlink descriptor …","Field <code>OUTDSCR_BURST_EN</code> writer - DMA outlink descriptor …","Field <code>OUT_AUTO_WRBACK</code> reader - Set this bit to enable …","Field <code>OUT_AUTO_WRBACK</code> writer - Set this bit to enable …","Field <code>OUT_DATA_BURST_EN</code> reader - Transmitter data transfer …","Field <code>OUT_DATA_BURST_EN</code> writer - Transmitter data transfer …","Field <code>OUT_EOF_MODE</code> reader - DMA out EOF flag generation …","Field <code>OUT_EOF_MODE</code> writer - DMA out EOF flag generation …","Field <code>OUT_LOOP_TEST</code> reader - Set this bit to loop test …","Field <code>OUT_LOOP_TEST</code> writer - Set this bit to loop test …","Field <code>OUT_NO_RESTART_CLR</code> reader - Reserved.","Field <code>OUT_NO_RESTART_CLR</code> writer - Reserved.","Field <code>OUT_RST</code> reader - Set this bit to reset out-DMA FSM. …","Field <code>OUT_RST</code> writer - Set this bit to reset out-DMA FSM. …","Register <code>LC_CONF</code> reader","Register <code>LC_CONF</code> writer","Bit 2 - Set this bit to reset AHB interface cmdFIFO of …","Bit 2 - Set this bit to reset AHB interface cmdFIFO of …","Bit 3 - Set this bit to reset AHB interface of DMA. Set …","Bit 3 - Set this bit to reset AHB interface of DMA. Set …","Writes raw bits to the register.","","","Bit 12 - Set this bit to enable check owner bit by …","Bit 12 - Set this bit to enable check owner bit by …","Bits 14:15 - DMA access external memory block size. 0: 16 …","Bits 14:15 - DMA access external memory block size. 0: 16 …","Returns the argument unchanged.","Bit 5 - Set this bit to loop test outlink.","Bit 5 - Set this bit to loop test outlink.","Bit 0 - Set this bit to reset in-DMA FSM. Set this bit …","Bit 0 - Set this bit to reset in-DMA FSM. Set this bit …","Bit 10 - DMA inlink descriptor transfer mode configuration …","Bit 10 - DMA inlink descriptor transfer mode configuration …","Calls <code>U::from(self)</code>.","Bit 13 - Reserved.","Bit 13 - Reserved.","Bit 6 - Set this bit to enable outlink-written-back …","Bit 6 - Set this bit to enable outlink-written-back …","Bit 11 - Transmitter data transfer mode configuration bit. …","Bit 11 - Transmitter data transfer mode configuration bit. …","Bit 8 - DMA out EOF flag generation mode. 1: When DMA has …","Bit 8 - DMA out EOF flag generation mode. 1: When DMA has …","Bit 4 - Set this bit to loop test inlink.","Bit 4 - Set this bit to loop test inlink.","Bit 7 - Reserved.","Bit 7 - Reserved.","Bit 1 - Set this bit to reset out-DMA FSM. Set this bit …","Bit 1 - Set this bit to reset out-DMA FSM. Set this bit …","Bit 9 - DMA outlink descriptor transfer mode configuration …","Bit 9 - DMA outlink descriptor transfer mode configuration …","","","","Field <code>LC_FIFO_TIMEOUT_ENA</code> reader - The enable bit for FIFO …","Field <code>LC_FIFO_TIMEOUT_ENA</code> writer - The enable bit for FIFO …","Field <code>LC_FIFO_TIMEOUT</code> reader - I2S_TX_HUNG_INT interrupt …","Field <code>LC_FIFO_TIMEOUT_SHIFT</code> reader - The bits are used to …","Field <code>LC_FIFO_TIMEOUT_SHIFT</code> writer - The bits are used to …","Field <code>LC_FIFO_TIMEOUT</code> writer - I2S_TX_HUNG_INT interrupt …","I2S Hung configuration register","Register <code>LC_HUNG_CONF</code> reader","Register <code>LC_HUNG_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - I2S_TX_HUNG_INT interrupt or I2S_RX_HUNG_INT …","Bits 0:7 - I2S_TX_HUNG_INT interrupt or I2S_RX_HUNG_INT …","Bit 11 - The enable bit for FIFO timeout.","Bit 11 - The enable bit for FIFO timeout.","Bits 8:10 - The bits are used to set the tick counter …","Bits 8:10 - The bits are used to set the tick counter …","","","","I2S DMA TX status","Field <code>OUTFIFO_CNT</code> reader - The remains of I2S DMA outfifo …","Field <code>OUTLINK_DSCR_ADDR</code> reader - I2S DMA out descriptor …","Field <code>OUT_DSCR_STATE</code> reader - I2S DMA out descriptor state.","Field <code>OUT_EMPTY</code> reader - I2S DMA outfifo is empty.","Field <code>OUT_FULL</code> reader - I2S DMA outfifo is full.","Field <code>OUT_STATE</code> reader - I2S DMA out data state.","Register <code>LC_STATE0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:19 - I2S DMA out descriptor state.","Bit 31 - I2S DMA outfifo is empty.","Bit 30 - I2S DMA outfifo is full.","Bits 20:22 - I2S DMA out data state.","Bits 23:29 - The remains of I2S DMA outfifo data.","Bits 0:17 - I2S DMA out descriptor address.","","","","Field <code>INFIFO_CNT_DEBUG</code> reader - The remains of I2S DMA …","Field <code>INLINK_DSCR_ADDR</code> reader - I2S DMA in descriptor …","Field <code>IN_DSCR_STATE</code> reader - I2S DMA in descriptor state.","Field <code>IN_EMPTY</code> reader - I2S DMA infifo is empty.","Field <code>IN_FULL</code> reader - I2S DMA infifo is full.","Field <code>IN_STATE</code> reader - I2S DMA in data state.","I2S DMA RX status","Register <code>LC_STATE1</code> reader","","","Returns the argument unchanged.","Bits 18:19 - I2S DMA in descriptor state.","Bit 31 - I2S DMA infifo is empty.","Bit 30 - I2S DMA infifo is full.","Bits 20:22 - I2S DMA in data state.","Bits 23:29 - The remains of I2S DMA infifo data.","Bits 0:17 - I2S DMA in descriptor address.","Calls <code>U::from(self)</code>.","","","","Field <code>OUT_EOF_BFR_DES_ADDR</code> reader - The address of buffer …","Address of buffer relative to the outlink descriptor that …","Register <code>OUT_EOF_BFR_DES_ADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of buffer relative to the outlink …","","","","Field <code>OUT_EOF_DES_ADDR</code> reader - The address of outlink …","Address of outlink descriptor that produces EOF","Register <code>OUT_EOF_DES_ADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of outlink descriptor that …","","","","Field <code>OUTLINK_ADDR</code> reader - The address of first outlink …","Field <code>OUTLINK_ADDR</code> writer - The address of first outlink …","Field <code>OUTLINK_PARK</code> reader - ","Field <code>OUTLINK_RESTART</code> reader - Set this bit to restart …","Field <code>OUTLINK_RESTART</code> writer - Set this bit to restart …","Field <code>OUTLINK_START</code> reader - Set this bit to start outlink …","Field <code>OUTLINK_START</code> writer - Set this bit to start outlink …","Field <code>OUTLINK_STOP</code> reader - Set this bit to stop outlink …","Field <code>OUTLINK_STOP</code> writer - Set this bit to stop outlink …","I2S DMA TX configuration register","Register <code>OUT_LINK</code> reader","Register <code>OUT_LINK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - The address of first outlink descriptor.","Bits 0:19 - The address of first outlink descriptor.","Bit 31","Bit 30 - Set this bit to restart outlink descriptor.","Bit 30 - Set this bit to restart outlink descriptor.","Bit 29 - Set this bit to start outlink descriptor.","Bit 29 - Set this bit to start outlink descriptor.","Bit 28 - Set this bit to stop outlink descriptor.","Bit 28 - Set this bit to stop outlink descriptor.","","","","Field <code>OUTFIFO_PUSH</code> reader - APB out FIFO push.","APB out FIFO mode register","Field <code>OUTFIFO_PUSH</code> writer - APB out FIFO push.","Field <code>OUTFIFO_WDATA</code> reader - APB out FIFO write data.","Field <code>OUTFIFO_WDATA</code> writer - APB out FIFO write data.","Register <code>OUTFIFO_PUSH</code> reader","Register <code>OUTFIFO_PUSH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - APB out FIFO push.","Bit 16 - APB out FIFO push.","Bits 0:8 - APB out FIFO write data.","Bits 0:8 - APB out FIFO write data.","","","","Field <code>OUTLINK_DSCR</code> reader - The address of current outlink …","Address of current outlink descriptor","Register <code>OUTLINK_DSCR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of current outlink descriptor.","","","","Field <code>OUTLINK_DSCR_BF0</code> reader - The address of next …","Address of next outlink descriptor","Register <code>OUTLINK_DSCR_BF0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of next outlink descriptor.","","","","Field <code>OUTLINK_DSCR_BF1</code> reader - The address of next …","Address of next outlink data buffer","Register <code>OUTLINK_DSCR_BF1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of next outlink data buffer.","","","","Field <code>DMA_RAM_CLK_FO</code> reader - Set this bit to force on DMA …","Field <code>DMA_RAM_CLK_FO</code> writer - Set this bit to force on DMA …","Field <code>DMA_RAM_FORCE_PD</code> reader - Force DMA FIFO power-down.","Field <code>DMA_RAM_FORCE_PD</code> writer - Force DMA FIFO power-down.","Field <code>DMA_RAM_FORCE_PU</code> reader - Force DMA FIFO power-up.","Field <code>DMA_RAM_FORCE_PU</code> writer - Force DMA FIFO power-up.","Field <code>FIFO_FORCE_PD</code> reader - Force FIFO power-down.","Field <code>FIFO_FORCE_PD</code> writer - Force FIFO power-down.","Field <code>FIFO_FORCE_PU</code> reader - Force FIFO power-up.","Field <code>FIFO_FORCE_PU</code> writer - Force FIFO power-up.","I2S power-down configuration register","Field <code>PLC_MEM_FORCE_PD</code> reader - Force I2S memory …","Field <code>PLC_MEM_FORCE_PD</code> writer - Force I2S memory …","Field <code>PLC_MEM_FORCE_PU</code> reader - Force I2S memory power-up.","Field <code>PLC_MEM_FORCE_PU</code> writer - Force I2S memory power-up.","Register <code>PD_CONF</code> reader","Register <code>PD_CONF</code> writer","Writes raw bits to the register.","","","Bit 6 - Set this bit to force on DMA RAM clock.","Bit 6 - Set this bit to force on DMA RAM clock.","Bit 4 - Force DMA FIFO power-down.","Bit 4 - Force DMA FIFO power-down.","Bit 5 - Force DMA FIFO power-up.","Bit 5 - Force DMA FIFO power-up.","Bit 0 - Force FIFO power-down.","Bit 0 - Force FIFO power-down.","Bit 1 - Force FIFO power-up.","Bit 1 - Force FIFO power-up.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Force I2S memory power-down.","Bit 2 - Force I2S memory power-down.","Bit 3 - Force I2S memory power-up.","Bit 3 - Force I2S memory power-up.","","","","Register <code>RXEOF_NUM</code> reader","I2S DMA RX EOF data length","Field <code>RX_EOF_NUM</code> reader - The length of data to be …","Field <code>RX_EOF_NUM</code> writer - The length of data to be …","Register <code>RXEOF_NUM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The length of data to be received. It will …","Bits 0:31 - The length of data to be received. It will …","","","","Register <code>SAMPLE_RATE_CONF</code> reader","Field <code>RX_BCK_DIV_NUM</code> reader - Bit clock configuration bits …","Field <code>RX_BCK_DIV_NUM</code> writer - Bit clock configuration bits …","Field <code>RX_BITS_MOD</code> reader - Set the bits to configure bit …","Field <code>RX_BITS_MOD</code> writer - Set the bits to configure bit …","I2S sample rate register","Field <code>TX_BCK_DIV_NUM</code> reader - Bit clock configuration bits …","Field <code>TX_BCK_DIV_NUM</code> writer - Bit clock configuration bits …","Field <code>TX_BITS_MOD</code> reader - Set the bits to configure bit …","Field <code>TX_BITS_MOD</code> writer - Set the bits to configure bit …","Register <code>SAMPLE_RATE_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 6:11 - Bit clock configuration bits in receiver mode.","Bits 6:11 - Bit clock configuration bits in receiver mode.","Bits 18:23 - Set the bits to configure bit length of I2S …","Bits 18:23 - Set the bits to configure bit length of I2S …","","","Bits 0:5 - Bit clock configuration bits in transmitter …","Bits 0:5 - Bit clock configuration bits in transmitter …","Bits 12:17 - Set the bits to configure bit length of I2S …","Bits 12:17 - Set the bits to configure bit length of I2S …","","Register <code>STATE</code> reader","I2S TX status register","Field <code>TX_IDLE</code> reader - 1: I2S TX is in idle state. 0: I2S …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 0 - 1: I2S TX is in idle state. 0: I2S TX is at work.","","Field <code>DATA_ENABLE_DELAY</code> reader - Number of delay cycles …","Field <code>DATA_ENABLE_DELAY</code> writer - Number of delay cycles …","Register <code>TIMING</code> reader","Field <code>RX_BCK_IN_DELAY</code> reader - Number of delay cycles for …","Field <code>RX_BCK_IN_DELAY</code> writer - Number of delay cycles for …","Field <code>RX_BCK_OUT_DELAY</code> reader - Number of delay cycles for …","Field <code>RX_BCK_OUT_DELAY</code> writer - Number of delay cycles for …","Field <code>RX_DSYNC_SW</code> reader - Set this bit to synchronize …","Field <code>RX_DSYNC_SW</code> writer - Set this bit to synchronize …","Field <code>RX_SD_IN_DELAY</code> reader - Number of delay cycles for …","Field <code>RX_SD_IN_DELAY</code> writer - Number of delay cycles for …","Field <code>RX_WS_IN_DELAY</code> reader - Number of delay cycles for …","Field <code>RX_WS_IN_DELAY</code> writer - Number of delay cycles for …","Field <code>RX_WS_OUT_DELAY</code> reader - Number of delay cycles for …","Field <code>RX_WS_OUT_DELAY</code> writer - Number of delay cycles for …","I2S timing register","Field <code>TX_BCK_IN_DELAY</code> reader - Number of delay cycles for …","Field <code>TX_BCK_IN_DELAY</code> writer - Number of delay cycles for …","Field <code>TX_BCK_IN_INV</code> reader - Set this bit to invert BCK …","Field <code>TX_BCK_IN_INV</code> writer - Set this bit to invert BCK …","Field <code>TX_BCK_OUT_DELAY</code> reader - Number of delay cycles for …","Field <code>TX_BCK_OUT_DELAY</code> writer - Number of delay cycles for …","Field <code>TX_DSYNC_SW</code> reader - Set this bit to synchronize …","Field <code>TX_DSYNC_SW</code> writer - Set this bit to synchronize …","Field <code>TX_SD_OUT_DELAY</code> reader - Number of delay cycles for …","Field <code>TX_SD_OUT_DELAY</code> writer - Number of delay cycles for …","Field <code>TX_WS_IN_DELAY</code> reader - Number of delay cycles for …","Field <code>TX_WS_IN_DELAY</code> writer - Number of delay cycles for …","Field <code>TX_WS_OUT_DELAY</code> reader - Number of delay cycles for …","Field <code>TX_WS_OUT_DELAY</code> writer - Number of delay cycles for …","Register <code>TIMING</code> writer","Writes raw bits to the register.","","","Bits 22:23 - Number of delay cycles for data valid flag …","Bits 22:23 - Number of delay cycles for data valid flag …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 4:5 - Number of delay cycles for BCK signal into the …","Bits 4:5 - Number of delay cycles for BCK signal into the …","Bits 18:19 - Number of delay cycles for BCK signal out of …","Bits 18:19 - Number of delay cycles for BCK signal out of …","Bit 21 - Set this bit to synchronize signals into the …","Bit 21 - Set this bit to synchronize signals into the …","Bits 8:9 - Number of delay cycles for SD signal into the …","Bits 8:9 - Number of delay cycles for SD signal into the …","Bits 6:7 - Number of delay cycles for WS signal into the …","Bits 6:7 - Number of delay cycles for WS signal into the …","Bits 16:17 - Number of delay cycles for WS signal out of …","Bits 16:17 - Number of delay cycles for WS signal out of …","","","Bits 0:1 - Number of delay cycles for BCK signal into the …","Bits 0:1 - Number of delay cycles for BCK signal into the …","Bit 24 - Set this bit to invert BCK signal input to the …","Bit 24 - Set this bit to invert BCK signal input to the …","Bits 10:11 - Number of delay cycles for BCK signal out of …","Bits 10:11 - Number of delay cycles for BCK signal out of …","Bit 20 - Set this bit to synchronize signals into the …","Bit 20 - Set this bit to synchronize signals into the …","Bits 14:15 - Number of delay cycles for SD signal out of …","Bits 14:15 - Number of delay cycles for SD signal out of …","Bits 2:3 - Number of delay cycles for WS signal into the …","Bits 2:3 - Number of delay cycles for WS signal into the …","Bits 12:13 - Number of delay cycles for WS signal out of …","Bits 12:13 - Number of delay cycles for WS signal out of …","","CLOCK_GATE (rw) register accessor: NMI interrupt signals …","PRO_AES_INTR_MAP (rw) register accessor: AES_INTR …","PRO_APB_ADC_INT_MAP (rw) register accessor: APB_ADC_INT …","PRO_APB_PERI_ERROR_INT_MAP (rw) register accessor: …","PRO_ASSIST_DEBUG_INTR_MAP (rw) register accessor: …","PRO_BB_INT_MAP (rw) register accessor: BB_INT interrupt …","PRO_BT_BB_INT_MAP (rw) register accessor: BT_BB_INT …","PRO_BT_BB_NMI_MAP (rw) register accessor: BT_BB_NMI …","PRO_BT_MAC_INT_MAP (rw) register accessor: BT_MAC_INT …","PRO_CACHE_IA_INT_MAP (rw) register accessor: CACHE_IA_INT …","PRO_CAN_INT_MAP (rw) register accessor: CAN_INT interrupt …","PRO_CPU_INTR_FROM_CPU_0_MAP (rw) register accessor: …","PRO_CPU_INTR_FROM_CPU_1_MAP (rw) register accessor: …","PRO_CPU_INTR_FROM_CPU_2_MAP (rw) register accessor: …","PRO_CPU_INTR_FROM_CPU_3_MAP (rw) register accessor: …","PRO_CPU_PERI_ERROR_INT_MAP (rw) register accessor: …","PRO_CRYPTO_DMA_INT_MAP (rw) register accessor: …","PRO_DCACHE_PRELOAD_INT_MAP (rw) register accessor: …","PRO_DCACHE_SYNC_INT_MAP (rw) register accessor: …","PRO_DEDICATED_GPIO_IN_INTR_MAP (rw) register accessor: …","PRO_DMA_COPY_INTR_MAP (rw) register accessor: …","PRO_EFUSE_INT_MAP (rw) register accessor: EFUSE_INT …","PRO_GPIO_INTERRUPT_APP_MAP (rw) register accessor: …","PRO_GPIO_INTERRUPT_APP_NMI_MAP (rw) register accessor: …","PRO_GPIO_INTERRUPT_PRO_MAP (rw) register accessor: …","PRO_GPIO_INTERRUPT_PRO_NMI_MAP (rw) register accessor: …","PRO_I2C_EXT0_INTR_MAP (rw) register accessor: …","PRO_I2C_EXT1_INTR_MAP (rw) register accessor: …","PRO_I2S0_INT_MAP (rw) register accessor: I2S0_INT …","PRO_I2S1_INT_MAP (rw) register accessor: I2S1_INT …","PRO_ICACHE_PRELOAD_INT_MAP (rw) register accessor: …","PRO_ICACHE_SYNC_INT_MAP (rw) register accessor: …","PRO_INTR_STATUS_0 (r) register accessor: Interrupt status …","PRO_INTR_STATUS_1 (r) register accessor: Interrupt status …","PRO_INTR_STATUS_2 (r) register accessor: Interrupt status …","PRO_LEDC_INT_MAP (rw) register accessor: LEDC_INTR …","PRO_MAC_INTR_MAP (rw) register accessor: MAC_INTR …","PRO_MAC_NMI_MAP (rw) register accessor: MAC_NMI interrupt …","PRO_PCNT_INTR_MAP (rw) register accessor: PCNT_INTR …","PRO_PMS_DMA_APB_I_ILG_INTR_MAP (rw) register accessor: …","PRO_PMS_DMA_RX_I_ILG_INTR_MAP (rw) register accessor: …","PRO_PMS_DMA_TX_I_ILG_INTR_MAP (rw) register accessor: …","PRO_PMS_PRO_AHB_ILG_INTR_MAP (rw) register accessor: …","PRO_PMS_PRO_CACHE_ILG_INTR_MAP (rw) register accessor: …","PRO_PMS_PRO_DPORT_ILG_INTR_MAP (rw) register accessor: …","PRO_PMS_PRO_DRAM0_ILG_INTR_MAP (rw) register accessor: …","PRO_PMS_PRO_IRAM0_ILG_INTR_MAP (rw) register accessor: …","PRO_PWM0_INTR_MAP (rw) register accessor: PWM0_INTR …","PRO_PWM1_INTR_MAP (rw) register accessor: PWM1_INTR …","PRO_PWM2_INTR_MAP (rw) register accessor: PWM2_INTR …","PRO_PWM3_INTR_MAP (rw) register accessor: PWM3_INTR …","PRO_PWR_INTR_MAP (rw) register accessor: PWR_INTR …","PRO_RMT_INTR_MAP (rw) register accessor: RMT_INTR …","PRO_RSA_INTR_MAP (rw) register accessor: RSA_INTR …","PRO_RTC_CORE_INTR_MAP (rw) register accessor: …","PRO_RWBLE_IRQ_MAP (rw) register accessor: RWBLE_IRQ …","PRO_RWBLE_NMI_MAP (rw) register accessor: RWBLE_NMI …","PRO_RWBT_IRQ_MAP (rw) register accessor: RWBT_IRQ …","PRO_RWBT_NMI_MAP (rw) register accessor: RWBT_NMI …","PRO_SDIO_HOST_INTERRUPT_MAP (rw) register accessor: …","PRO_SHA_INTR_MAP (rw) register accessor: SHA_INTR …","PRO_SLC0_INTR_MAP (rw) register accessor: SLC0_INTR …","PRO_SLC1_INTR_MAP (rw) register accessor: SLC1_INTR …","PRO_SPI2_DMA_INT_MAP (rw) register accessor: SPI2_DMA_INT …","PRO_SPI3_DMA_INT_MAP (rw) register accessor: SPI3_DMA_INT …","PRO_SPI4_DMA_INT_MAP (rw) register accessor: SPI4_DMA_INT …","PRO_SPI_INTR_1_MAP (rw) register accessor: SPI_INTR_1 …","PRO_SPI_INTR_2_MAP (rw) register accessor: SPI_INTR_2 …","PRO_SPI_INTR_3_MAP (rw) register accessor: SPI_INTR_3 …","PRO_SPI_INTR_4_MAP (rw) register accessor: SPI_INTR_4 …","PRO_SPI_MEM_REJECT_INTR_MAP (rw) register accessor: …","PRO_SYSTIMER_TARGET0_INT_MAP (rw) register accessor: …","PRO_SYSTIMER_TARGET1_INT_MAP (rw) register accessor: …","PRO_SYSTIMER_TARGET2_INT_MAP (rw) register accessor: …","PRO_TG1_LACT_EDGE_INT_MAP (rw) register accessor: …","PRO_TG1_LACT_LEVEL_INT_MAP (rw) register accessor: …","PRO_TG1_T0_EDGE_INT_MAP (rw) register accessor: …","PRO_TG1_T0_LEVEL_INT_MAP (rw) register accessor: …","PRO_TG1_T1_EDGE_INT_MAP (rw) register accessor: …","PRO_TG1_T1_LEVEL_INT_MAP (rw) register accessor: …","PRO_TG1_WDT_EDGE_INT_MAP (rw) register accessor: …","PRO_TG1_WDT_LEVEL_INT_MAP (rw) register accessor: …","PRO_TG_LACT_EDGE_INT_MAP (rw) register accessor: …","PRO_TG_LACT_LEVEL_INT_MAP (rw) register accessor: …","PRO_TG_T0_EDGE_INT_MAP (rw) register accessor: …","PRO_TG_T0_LEVEL_INT_MAP (rw) register accessor: …","PRO_TG_T1_EDGE_INT_MAP (rw) register accessor: …","PRO_TG_T1_LEVEL_INT_MAP (rw) register accessor: …","PRO_TG_WDT_EDGE_INT_MAP (rw) register accessor: …","PRO_TG_WDT_LEVEL_INT_MAP (rw) register accessor: …","PRO_TIMER_INT1_MAP (rw) register accessor: TIMER_INT1 …","PRO_TIMER_INT2_MAP (rw) register accessor: TIMER_INT2 …","PRO_UART1_INTR_MAP (rw) register accessor: UART1_INT …","PRO_UART2_INTR_MAP (rw) register accessor: UART2_INT …","PRO_UART_INTR_MAP (rw) register accessor: UART_INT …","PRO_UHCI0_INTR_MAP (rw) register accessor: UHCI0_INTR …","PRO_UHCI1_INTR_MAP (rw) register accessor: UHCI1_INTR …","PRO_USB_INTR_MAP (rw) register accessor: USB_INT interrupt …","PRO_WDG_INT_MAP (rw) register accessor: WDG_INT interrupt …","REG_DATE (rw) register accessor: Version control register","Register block","","","NMI interrupt signals mask register","0x188 - NMI interrupt signals mask register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","AES_INTR interrupt configuration register","0xe0 - AES_INTR interrupt configuration register","APB_ADC_INT interrupt configuration register","0x164 - APB_ADC_INT interrupt configuration register","APB_PERI_ERROR_INT interrupt configuration register","0x170 - APB_PERI_ERROR_INT interrupt configuration register","ASSIST_DEBUG_INTR interrupt configuration register","0x128 - ASSIST_DEBUG_INTR interrupt configuration register","BB_INT interrupt configuration register","0x0c - BB_INT interrupt configuration register","BT_BB_INT interrupt configuration register","0x14 - BT_BB_INT interrupt configuration register","BT_BB_NMI interrupt configuration register","0x18 - BT_BB_NMI interrupt configuration register","BT_MAC_INT interrupt configuration register","0x10 - BT_MAC_INT interrupt configuration register","CACHE_IA_INT interrupt configuration register","0x118 - CACHE_IA_INT interrupt configuration register","CAN_INT interrupt configuration register","0xbc - CAN_INT interrupt configuration register","CPU_INTR_FROM_CPU_0 interrupt configuration register","0x70 - CPU_INTR_FROM_CPU_0 interrupt configuration register","CPU_INTR_FROM_CPU_1 interrupt configuration register","0x74 - CPU_INTR_FROM_CPU_1 interrupt configuration register","CPU_INTR_FROM_CPU_2 interrupt configuration register","0x78 - CPU_INTR_FROM_CPU_2 interrupt configuration register","CPU_INTR_FROM_CPU_3 interrupt configuration register","0x7c - CPU_INTR_FROM_CPU_3 interrupt configuration register","CPU_PERI_ERROR_INT interrupt configuration register","0x16c - CPU_PERI_ERROR_INT interrupt configuration register","CRYPTO_DMA_INT interrupt configuration register","0x168 - CRYPTO_DMA_INT interrupt configuration register","DCACHE_PRELOAD_INT interrupt configuration register","0x15c - DCACHE_PRELOAD_INT interrupt configuration register","DCACHE_SYNC_INT interrupt configuration register","0x174 - DCACHE_SYNC_INT interrupt configuration register","DEDICATED_GPIO_IN_INTR interrupt configuration register","0x6c - DEDICATED_GPIO_IN_INTR interrupt configuration …","DMA_COPY_INTR interrupt configuration register","0x150 - DMA_COPY_INTR interrupt configuration register","EFUSE_INT interrupt configuration register","0xb8 - EFUSE_INT interrupt configuration register","GPIO_INTERRUPT_APP interrupt configuration register","0x64 - GPIO_INTERRUPT_APP interrupt configuration register","GPIO_INTERRUPT_APP_NMI interrupt configuration register","0x68 - GPIO_INTERRUPT_APP_NMI interrupt configuration …","GPIO_INTERRUPT_PRO interrupt configuration register","0x5c - GPIO_INTERRUPT_PRO interrupt configuration register","GPIO_INTERRUPT_PRO_NMI interrupt configuration register","0x60 - GPIO_INTERRUPT_PRO_NMI interrupt configuration …","I2C_EXT0_INTR interrupt configuration register","0xd0 - I2C_EXT0_INTR interrupt configuration register","I2C_EXT1_INTR interrupt configuration register","0xd4 - I2C_EXT1_INTR interrupt configuration register","I2S0_INT interrupt configuration register","0x8c - I2S0_INT interrupt configuration register","I2S1_INT interrupt configuration register","0x90 - I2S1_INT interrupt configuration register","ICACHE_PRELOAD_INT interrupt configuration register","0x160 - ICACHE_PRELOAD_INT interrupt configuration register","ICACHE_SYNC_INT interrupt configuration register","0x178 - ICACHE_SYNC_INT interrupt configuration register","Interrupt status register 0","0x17c - Interrupt status register 0","Interrupt status register 1","0x180 - Interrupt status register 1","Interrupt status register 2","0x184 - Interrupt status register 2","LEDC_INTR interrupt configuration register","0xb4 - LEDC_INTR interrupt configuration register","MAC_INTR interrupt configuration register","0x00 - MAC_INTR interrupt configuration register","MAC_NMI interrupt configuration register","0x04 - MAC_NMI interrupt configuration register","PCNT_INTR interrupt configuration register","0xcc - PCNT_INTR interrupt configuration register","PMS_DMA_APB_I_ILG interrupt configuration register","0x140 - PMS_DMA_APB_I_ILG interrupt configuration register","PMS_DMA_RX_I_ILG interrupt configuration register","0x144 - PMS_DMA_RX_I_ILG interrupt configuration register","PMS_DMA_TX_I_ILG interrupt configuration register","0x148 - PMS_DMA_TX_I_ILG interrupt configuration register","PMS_PRO_AHB_ILG interrupt configuration register","0x138 - PMS_PRO_AHB_ILG interrupt configuration register","PMS_PRO_CACHE_ILG interrupt configuration register","0x13c - PMS_PRO_CACHE_ILG interrupt configuration register","PMS_PRO_DPORT_ILG interrupt configuration register","0x134 - PMS_PRO_DPORT_ILG interrupt configuration register","PMS_PRO_DRAM0_ILG interrupt configuration register","0x130 - PMS_PRO_DRAM0_ILG interrupt configuration register","PMS_PRO_IRAM0_ILG interrupt configuration register","0x12c - PMS_PRO_IRAM0_ILG interrupt configuration register","PWM0_INTR interrupt configuration register","0xa4 - PWM0_INTR interrupt configuration register","PWM1_INTR interrupt configuration register","0xa8 - PWM1_INTR interrupt configuration register","PWM2_INTR interrupt configuration register","0xac - PWM2_INTR interrupt configuration register","PWM3_INTR interrupt configuration register","0xb0 - PWM3_INTR interrupt configuration register","PWR_INTR interrupt configuration register","0x08 - PWR_INTR interrupt configuration register","RMT_INTR interrupt configuration register","0xc8 - RMT_INTR interrupt configuration register","RSA_INTR interrupt configuration register","0xd8 - RSA_INTR interrupt configuration register","RTC_CORE_INTR interrupt configuration register","0xc4 - RTC_CORE_INTR interrupt configuration register","RWBLE_IRQ interrupt configuration register","0x20 - RWBLE_IRQ interrupt configuration register","RWBLE_NMI interrupt configuration register","0x28 - RWBLE_NMI interrupt configuration register","RWBT_IRQ interrupt configuration register","0x1c - RWBT_IRQ interrupt configuration register","RWBT_NMI interrupt configuration register","0x24 - RWBT_NMI interrupt configuration register","SDIO_HOST_INTERRUPT configuration register","0xa0 - SDIO_HOST_INTERRUPT configuration register","SHA_INTR interrupt configuration register","0xdc - SHA_INTR interrupt configuration register","SLC0_INTR interrupt configuration register","0x2c - SLC0_INTR interrupt configuration register","SLC1_INTR interrupt configuration register","0x30 - SLC1_INTR interrupt configuration register","SPI2_DMA_INT interrupt configuration register","0xe4 - SPI2_DMA_INT interrupt configuration register","SPI3_DMA_INT interrupt configuration register","0xe8 - SPI3_DMA_INT interrupt configuration register","SPI4_DMA_INT interrupt configuration register","0x154 - SPI4_DMA_INT interrupt configuration register","SPI_INTR_1 interrupt configuration register","0x80 - SPI_INTR_1 interrupt configuration register","SPI_INTR_2 interrupt configuration register","0x84 - SPI_INTR_2 interrupt configuration register","SPI_INTR_3 interrupt configuration register","0x88 - SPI_INTR_3 interrupt configuration register","SPI_INTR_4 interrupt configuration register","0x158 - SPI_INTR_4 interrupt configuration register","SPI_MEM_REJECT_INTR interrupt configuration register","0x14c - SPI_MEM_REJECT_INTR interrupt configuration …","SYSTIMER_TARGET0_INT interrupt configuration register","0x11c - SYSTIMER_TARGET0_INT interrupt configuration …","SYSTIMER_TARGET1_INT interrupt configuration register","0x120 - SYSTIMER_TARGET1_INT interrupt configuration …","SYSTIMER_TARGET2_INT interrupt configuration register","0x124 - SYSTIMER_TARGET2_INT interrupt configuration …","TG1_LACT_EDGE_INT interrupt configuration register","0x114 - TG1_LACT_EDGE_INT interrupt configuration register","TG1_LACT_LEVEL_INT interrupt configuration register","0x58 - TG1_LACT_LEVEL_INT interrupt configuration register","TG1_T0_EDGE_INT interrupt configuration register","0x108 - TG1_T0_EDGE_INT interrupt configuration register","TG1_T0_LEVEL_INT interrupt configuration register","0x4c - TG1_T0_LEVEL_INT interrupt configuration register","TG1_T1_EDGE_INT interrupt configuration register","0x10c - TG1_T1_EDGE_INT interrupt configuration register","TG1_T1_LEVEL_INT interrupt configuration register","0x50 - TG1_T1_LEVEL_INT interrupt configuration register","TG1_WDT_EDGE_INT interrupt configuration register","0x110 - TG1_WDT_EDGE_INT interrupt configuration register","TG1_WDT_LEVEL_INT interrupt configuration register","0x54 - TG1_WDT_LEVEL_INT interrupt configuration register","TG_LACT_EDGE_INT interrupt configuration register","0x104 - TG_LACT_EDGE_INT interrupt configuration register","TG_LACT_LEVEL_INT interrupt configuration register","0x48 - TG_LACT_LEVEL_INT interrupt configuration register","TG_T0_EDGE_INT interrupt configuration register","0xf8 - TG_T0_EDGE_INT interrupt configuration register","TG_T0_LEVEL_INT interrupt configuration register","0x3c - TG_T0_LEVEL_INT interrupt configuration register","TG_T1_EDGE_INT interrupt configuration register","0xfc - TG_T1_EDGE_INT interrupt configuration register","TG_T1_LEVEL_INT interrupt configuration register","0x40 - TG_T1_LEVEL_INT interrupt configuration register","TG_WDT_EDGE_INT interrupt configuration register","0x100 - TG_WDT_EDGE_INT interrupt configuration register","TG_WDT_LEVEL_INT interrupt configuration register","0x44 - TG_WDT_LEVEL_INT interrupt configuration register","TIMER_INT1 interrupt configuration register","0xf0 - TIMER_INT1 interrupt configuration register","TIMER_INT2 interrupt configuration register","0xf4 - TIMER_INT2 interrupt configuration register","UART1_INT interrupt configuration register","0x98 - UART1_INT interrupt configuration register","UART2_INT interrupt configuration register","0x9c - UART2_INT interrupt configuration register","UART_INT interrupt configuration register","0x94 - UART_INT interrupt configuration register","UHCI0_INTR interrupt configuration register","0x34 - UHCI0_INTR interrupt configuration register","UHCI1_INTR interrupt configuration register","0x38 - UHCI1_INTR interrupt configuration register","USB_INT interrupt configuration register","0xc0 - USB_INT interrupt configuration register","WDG_INT interrupt configuration register","0xec - WDG_INT interrupt configuration register","Version control register","0xffc - Version control register","","","","Field <code>CLK_EN</code> reader - This bit is used to enable or …","Field <code>CLK_EN</code> writer - This bit is used to enable or …","NMI interrupt signals mask register","Field <code>PRO_NMI_MASK_HW</code> reader - This bit is used to disable …","Field <code>PRO_NMI_MASK_HW</code> writer - This bit is used to disable …","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - This bit is used to enable or disable the clock of …","Bit 0 - This bit is used to enable or disable the clock of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - This bit is used to disable all NMI interrupt …","Bit 1 - This bit is used to disable all NMI interrupt …","","","","Field <code>PRO_AES_INTR_MAP</code> reader - This register is used to …","AES_INTR interrupt configuration register","Field <code>PRO_AES_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_AES_INTR_MAP</code> reader","Register <code>PRO_AES_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map AES_INTR interrupt …","Bits 0:4 - This register is used to map AES_INTR interrupt …","","","","Field <code>PRO_APB_ADC_INT_MAP</code> reader - This register is used …","APB_ADC_INT interrupt configuration register","Field <code>PRO_APB_ADC_INT_MAP</code> writer - This register is used …","Register <code>PRO_APB_ADC_INT_MAP</code> reader","Register <code>PRO_APB_ADC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map APB_ADC_INT …","Bits 0:4 - This register is used to map APB_ADC_INT …","","","","Field <code>PRO_APB_PERI_ERROR_INT_MAP</code> reader - This register is …","APB_PERI_ERROR_INT interrupt configuration register","Field <code>PRO_APB_PERI_ERROR_INT_MAP</code> writer - This register is …","Register <code>PRO_APB_PERI_ERROR_INT_MAP</code> reader","Register <code>PRO_APB_PERI_ERROR_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map APB_PERI_ERROR_INT …","Bits 0:4 - This register is used to map APB_PERI_ERROR_INT …","","","","Field <code>PRO_ASSIST_DEBUG_INTR_MAP</code> reader - This register is …","ASSIST_DEBUG_INTR interrupt configuration register","Field <code>PRO_ASSIST_DEBUG_INTR_MAP</code> writer - This register is …","Register <code>PRO_ASSIST_DEBUG_INTR_MAP</code> reader","Register <code>PRO_ASSIST_DEBUG_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map ASSIST_DEBUG_INTR …","Bits 0:4 - This register is used to map ASSIST_DEBUG_INTR …","","","","Field <code>PRO_BB_INT_MAP</code> reader - This register is used to map …","BB_INT interrupt configuration register","Field <code>PRO_BB_INT_MAP</code> writer - This register is used to map …","Register <code>PRO_BB_INT_MAP</code> reader","Register <code>PRO_BB_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map BB_INT interrupt …","Bits 0:4 - This register is used to map BB_INT interrupt …","","","","Field <code>PRO_BT_BB_INT_MAP</code> reader - This register is used to …","BT_BB_INT interrupt configuration register","Field <code>PRO_BT_BB_INT_MAP</code> writer - This register is used to …","Register <code>PRO_BT_BB_INT_MAP</code> reader","Register <code>PRO_BT_BB_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map BT_BB_INT …","Bits 0:4 - This register is used to map BT_BB_INT …","","","","Field <code>PRO_BT_BB_NMI_MAP</code> reader - This register is used to …","BT_BB_NMI interrupt configuration register","Field <code>PRO_BT_BB_NMI_MAP</code> writer - This register is used to …","Register <code>PRO_BT_BB_NMI_MAP</code> reader","Register <code>PRO_BT_BB_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map BT_BB_NMI …","Bits 0:4 - This register is used to map BT_BB_NMI …","","","","Field <code>PRO_BT_MAC_INT_MAP</code> reader - This register is used to …","BT_MAC_INT interrupt configuration register","Field <code>PRO_BT_MAC_INT_MAP</code> writer - This register is used to …","Register <code>PRO_BT_MAC_INT_MAP</code> reader","Register <code>PRO_BT_MAC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map BT_MAC_INT …","Bits 0:4 - This register is used to map BT_MAC_INT …","","","","Field <code>PRO_CACHE_IA_INT_MAP</code> reader - This register is used …","CACHE_IA_INT interrupt configuration register","Field <code>PRO_CACHE_IA_INT_MAP</code> writer - This register is used …","Register <code>PRO_CACHE_IA_INT_MAP</code> reader","Register <code>PRO_CACHE_IA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map CACHE_IA_INT …","Bits 0:4 - This register is used to map CACHE_IA_INT …","","","","Field <code>PRO_CAN_INT_MAP</code> reader - This register is used to …","CAN_INT interrupt configuration register","Field <code>PRO_CAN_INT_MAP</code> writer - This register is used to …","Register <code>PRO_CAN_INT_MAP</code> reader","Register <code>PRO_CAN_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map CAN_INT interrupt …","Bits 0:4 - This register is used to map CAN_INT interrupt …","","","","Field <code>PRO_CPU_INTR_FROM_CPU_0_MAP</code> reader - This register …","CPU_INTR_FROM_CPU_0 interrupt configuration register","Field <code>PRO_CPU_INTR_FROM_CPU_0_MAP</code> writer - This register …","Register <code>PRO_CPU_INTR_FROM_CPU_0_MAP</code> reader","Register <code>PRO_CPU_INTR_FROM_CPU_0_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_CPU_INTR_FROM_CPU_1_MAP</code> reader - This register …","CPU_INTR_FROM_CPU_1 interrupt configuration register","Field <code>PRO_CPU_INTR_FROM_CPU_1_MAP</code> writer - This register …","Register <code>PRO_CPU_INTR_FROM_CPU_1_MAP</code> reader","Register <code>PRO_CPU_INTR_FROM_CPU_1_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_CPU_INTR_FROM_CPU_2_MAP</code> reader - This register …","CPU_INTR_FROM_CPU_2 interrupt configuration register","Field <code>PRO_CPU_INTR_FROM_CPU_2_MAP</code> writer - This register …","Register <code>PRO_CPU_INTR_FROM_CPU_2_MAP</code> reader","Register <code>PRO_CPU_INTR_FROM_CPU_2_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_CPU_INTR_FROM_CPU_3_MAP</code> reader - This register …","CPU_INTR_FROM_CPU_3 interrupt configuration register","Field <code>PRO_CPU_INTR_FROM_CPU_3_MAP</code> writer - This register …","Register <code>PRO_CPU_INTR_FROM_CPU_3_MAP</code> reader","Register <code>PRO_CPU_INTR_FROM_CPU_3_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_CPU_PERI_ERROR_INT_MAP</code> reader - This register is …","CPU_PERI_ERROR_INT interrupt configuration register","Field <code>PRO_CPU_PERI_ERROR_INT_MAP</code> writer - This register is …","Register <code>PRO_CPU_PERI_ERROR_INT_MAP</code> reader","Register <code>PRO_CPU_PERI_ERROR_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map CPU_PERI_ERROR_INT …","Bits 0:4 - This register is used to map CPU_PERI_ERROR_INT …","","","","Field <code>PRO_CRYPTO_DMA_INT_MAP</code> reader - This register is …","CRYPTO_DMA_INT interrupt configuration register","Field <code>PRO_CRYPTO_DMA_INT_MAP</code> writer - This register is …","Register <code>PRO_CRYPTO_DMA_INT_MAP</code> reader","Register <code>PRO_CRYPTO_DMA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map CRYPTO_DMA_INT …","Bits 0:4 - This register is used to map CRYPTO_DMA_INT …","","","","Field <code>PRO_DCACHE_PRELOAD_INT_MAP</code> reader - This register is …","DCACHE_PRELOAD_INT interrupt configuration register","Field <code>PRO_DCACHE_PRELOAD_INT_MAP</code> writer - This register is …","Register <code>PRO_DCACHE_PRELOAD_INT_MAP</code> reader","Register <code>PRO_DCACHE_PRELOAD_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map DCACHE_PRELOAD_INT …","Bits 0:4 - This register is used to map DCACHE_PRELOAD_INT …","","","","Field <code>PRO_DCACHE_SYNC_INT_MAP</code> reader - This register is …","DCACHE_SYNC_INT interrupt configuration register","Field <code>PRO_DCACHE_SYNC_INT_MAP</code> writer - This register is …","Register <code>PRO_DCACHE_SYNC_INT_MAP</code> reader","Register <code>PRO_DCACHE_SYNC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map DCACHE_SYNC_INT …","Bits 0:4 - This register is used to map DCACHE_SYNC_INT …","","","","Field <code>PRO_DEDICATED_GPIO_IN_INTR_MAP</code> reader - This …","DEDICATED_GPIO_IN_INTR interrupt configuration register","Field <code>PRO_DEDICATED_GPIO_IN_INTR_MAP</code> writer - This …","Register <code>PRO_DEDICATED_GPIO_IN_INTR_MAP</code> reader","Register <code>PRO_DEDICATED_GPIO_IN_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_DMA_COPY_INTR_MAP</code> reader - This register is used …","DMA_COPY_INTR interrupt configuration register","Field <code>PRO_DMA_COPY_INTR_MAP</code> writer - This register is used …","Register <code>PRO_DMA_COPY_INTR_MAP</code> reader","Register <code>PRO_DMA_COPY_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map DMA_COPY_INTR …","Bits 0:4 - This register is used to map DMA_COPY_INTR …","","","","Field <code>PRO_EFUSE_INT_MAP</code> reader - This register is used to …","EFUSE_INT interrupt configuration register","Field <code>PRO_EFUSE_INT_MAP</code> writer - This register is used to …","Register <code>PRO_EFUSE_INT_MAP</code> reader","Register <code>PRO_EFUSE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map EFUSE_INT …","Bits 0:4 - This register is used to map EFUSE_INT …","","","","Field <code>PRO_GPIO_INTERRUPT_APP_MAP</code> reader - This register is …","GPIO_INTERRUPT_APP interrupt configuration register","Field <code>PRO_GPIO_INTERRUPT_APP_MAP</code> writer - This register is …","Register <code>PRO_GPIO_INTERRUPT_APP_MAP</code> reader","Register <code>PRO_GPIO_INTERRUPT_APP_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map GPIO_INTERRUPT_APP …","Bits 0:4 - This register is used to map GPIO_INTERRUPT_APP …","","","","Field <code>PRO_GPIO_INTERRUPT_APP_NMI_MAP</code> reader - This …","GPIO_INTERRUPT_APP_NMI interrupt configuration register","Field <code>PRO_GPIO_INTERRUPT_APP_NMI_MAP</code> writer - This …","Register <code>PRO_GPIO_INTERRUPT_APP_NMI_MAP</code> reader","Register <code>PRO_GPIO_INTERRUPT_APP_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_GPIO_INTERRUPT_PRO_MAP</code> reader - This register is …","GPIO_INTERRUPT_PRO interrupt configuration register","Field <code>PRO_GPIO_INTERRUPT_PRO_MAP</code> writer - This register is …","Register <code>PRO_GPIO_INTERRUPT_PRO_MAP</code> reader","Register <code>PRO_GPIO_INTERRUPT_PRO_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map GPIO_INTERRUPT_PRO …","Bits 0:4 - This register is used to map GPIO_INTERRUPT_PRO …","","","","Field <code>PRO_GPIO_INTERRUPT_PRO_NMI_MAP</code> reader - This …","GPIO_INTERRUPT_PRO_NMI interrupt configuration register","Field <code>PRO_GPIO_INTERRUPT_PRO_NMI_MAP</code> writer - This …","Register <code>PRO_GPIO_INTERRUPT_PRO_NMI_MAP</code> reader","Register <code>PRO_GPIO_INTERRUPT_PRO_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_I2C_EXT0_INTR_MAP</code> reader - This register is used …","I2C_EXT0_INTR interrupt configuration register","Field <code>PRO_I2C_EXT0_INTR_MAP</code> writer - This register is used …","Register <code>PRO_I2C_EXT0_INTR_MAP</code> reader","Register <code>PRO_I2C_EXT0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map I2C_EXT0_INTR …","Bits 0:4 - This register is used to map I2C_EXT0_INTR …","","","","Field <code>PRO_I2C_EXT1_INTR_MAP</code> reader - This register is used …","I2C_EXT1_INTR interrupt configuration register","Field <code>PRO_I2C_EXT1_INTR_MAP</code> writer - This register is used …","Register <code>PRO_I2C_EXT1_INTR_MAP</code> reader","Register <code>PRO_I2C_EXT1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map I2C_EXT1_INTR …","Bits 0:4 - This register is used to map I2C_EXT1_INTR …","","","","Field <code>PRO_I2S0_INT_MAP</code> reader - This register is used to …","I2S0_INT interrupt configuration register","Field <code>PRO_I2S0_INT_MAP</code> writer - This register is used to …","Register <code>PRO_I2S0_INT_MAP</code> reader","Register <code>PRO_I2S0_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map I2S0_INT interrupt …","Bits 0:4 - This register is used to map I2S0_INT interrupt …","","","","Field <code>PRO_I2S1_INT_MAP</code> reader - This register is used to …","I2S1_INT interrupt configuration register","Field <code>PRO_I2S1_INT_MAP</code> writer - This register is used to …","Register <code>PRO_I2S1_INT_MAP</code> reader","Register <code>PRO_I2S1_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map I2S1_INT interrupt …","Bits 0:4 - This register is used to map I2S1_INT interrupt …","","","","Field <code>PRO_ICACHE_PRELOAD_INT_MAP</code> reader - This register is …","ICACHE_PRELOAD_INT interrupt configuration register","Field <code>PRO_ICACHE_PRELOAD_INT_MAP</code> writer - This register is …","Register <code>PRO_ICACHE_PRELOAD_INT_MAP</code> reader","Register <code>PRO_ICACHE_PRELOAD_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map ICACHE_PRELOAD_INT …","Bits 0:4 - This register is used to map ICACHE_PRELOAD_INT …","","","","Field <code>PRO_ICACHE_SYNC_INT_MAP</code> reader - This register is …","ICACHE_SYNC_INT interrupt configuration register","Field <code>PRO_ICACHE_SYNC_INT_MAP</code> writer - This register is …","Register <code>PRO_ICACHE_SYNC_INT_MAP</code> reader","Register <code>PRO_ICACHE_SYNC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map ICACHE_SYNC_INT …","Bits 0:4 - This register is used to map ICACHE_SYNC_INT …","","","","Field <code>PRO_INTR_STATUS_0</code> reader - This register stores the …","Interrupt status register 0","Register <code>PRO_INTR_STATUS_0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the status of the first …","","","","Field <code>PRO_INTR_STATUS_1</code> reader - This register stores the …","Interrupt status register 1","Register <code>PRO_INTR_STATUS_1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the status of the second …","","","","Field <code>PRO_INTR_STATUS_2</code> reader - This register stores the …","Interrupt status register 2","Register <code>PRO_INTR_STATUS_2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the status of the last 31 …","","","","Field <code>PRO_LEDC_INT_MAP</code> reader - This register is used to …","LEDC_INTR interrupt configuration register","Field <code>PRO_LEDC_INT_MAP</code> writer - This register is used to …","Register <code>PRO_LEDC_INT_MAP</code> reader","Register <code>PRO_LEDC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map LEDC_INTR …","Bits 0:4 - This register is used to map LEDC_INTR …","","","","Field <code>PRO_MAC_INTR_MAP</code> reader - This register is used to …","MAC_INTR interrupt configuration register","Field <code>PRO_MAC_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_MAC_INTR_MAP</code> reader","Register <code>PRO_MAC_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map MAC_INTR interrupt …","Bits 0:4 - This register is used to map MAC_INTR interrupt …","","","","Field <code>PRO_MAC_NMI_MAP</code> reader - This register is used to …","MAC_NMI interrupt configuration register","Field <code>PRO_MAC_NMI_MAP</code> writer - This register is used to …","Register <code>PRO_MAC_NMI_MAP</code> reader","Register <code>PRO_MAC_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map MAC_NMI interrupt …","Bits 0:4 - This register is used to map MAC_NMI interrupt …","","","","Field <code>PRO_PCNT_INTR_MAP</code> reader - This register is used to …","PCNT_INTR interrupt configuration register","Field <code>PRO_PCNT_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_PCNT_INTR_MAP</code> reader","Register <code>PRO_PCNT_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PCNT_INTR …","Bits 0:4 - This register is used to map PCNT_INTR …","","","","Field <code>PRO_PMS_DMA_APB_I_ILG_INTR_MAP</code> reader - This …","PMS_DMA_APB_I_ILG interrupt configuration register","Field <code>PRO_PMS_DMA_APB_I_ILG_INTR_MAP</code> writer - This …","Register <code>PRO_PMS_DMA_APB_I_ILG_INTR_MAP</code> reader","Register <code>PRO_PMS_DMA_APB_I_ILG_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PMS_DMA_APB_I_ILG …","Bits 0:4 - This register is used to map PMS_DMA_APB_I_ILG …","","","","Field <code>PRO_PMS_DMA_RX_I_ILG_INTR_MAP</code> reader - This register …","PMS_DMA_RX_I_ILG interrupt configuration register","Field <code>PRO_PMS_DMA_RX_I_ILG_INTR_MAP</code> writer - This register …","Register <code>PRO_PMS_DMA_RX_I_ILG_INTR_MAP</code> reader","Register <code>PRO_PMS_DMA_RX_I_ILG_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PMS_DMA_RX_I_ILG …","Bits 0:4 - This register is used to map PMS_DMA_RX_I_ILG …","","","","Field <code>PRO_PMS_DMA_TX_I_ILG_INTR_MAP</code> reader - This register …","PMS_DMA_TX_I_ILG interrupt configuration register","Field <code>PRO_PMS_DMA_TX_I_ILG_INTR_MAP</code> writer - This register …","Register <code>PRO_PMS_DMA_TX_I_ILG_INTR_MAP</code> reader","Register <code>PRO_PMS_DMA_TX_I_ILG_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PMS_DMA_TX_I_ILG …","Bits 0:4 - This register is used to map PMS_DMA_TX_I_ILG …","","","","Field <code>PRO_PMS_PRO_AHB_ILG_INTR_MAP</code> reader - This register …","PMS_PRO_AHB_ILG interrupt configuration register","Field <code>PRO_PMS_PRO_AHB_ILG_INTR_MAP</code> writer - This register …","Register <code>PRO_PMS_PRO_AHB_ILG_INTR_MAP</code> reader","Register <code>PRO_PMS_PRO_AHB_ILG_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PMS_PRO_AHB_ILG …","Bits 0:4 - This register is used to map PMS_PRO_AHB_ILG …","","","","Field <code>PRO_PMS_PRO_CACHE_ILG_INTR_MAP</code> reader - This …","PMS_PRO_CACHE_ILG interrupt configuration register","Field <code>PRO_PMS_PRO_CACHE_ILG_INTR_MAP</code> writer - This …","Register <code>PRO_PMS_PRO_CACHE_ILG_INTR_MAP</code> reader","Register <code>PRO_PMS_PRO_CACHE_ILG_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PMS_PRO_CACHE_ILG …","Bits 0:4 - This register is used to map PMS_PRO_CACHE_ILG …","","","","Field <code>PRO_PMS_PRO_DPORT_ILG_INTR_MAP</code> reader - This …","PMS_PRO_DPORT_ILG interrupt configuration register","Field <code>PRO_PMS_PRO_DPORT_ILG_INTR_MAP</code> writer - This …","Register <code>PRO_PMS_PRO_DPORT_ILG_INTR_MAP</code> reader","Register <code>PRO_PMS_PRO_DPORT_ILG_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PMS_PRO_DPORT_ILG …","Bits 0:4 - This register is used to map PMS_PRO_DPORT_ILG …","","","","Field <code>PRO_PMS_PRO_DRAM0_ILG_INTR_MAP</code> reader - This …","PMS_PRO_DRAM0_ILG interrupt configuration register","Field <code>PRO_PMS_PRO_DRAM0_ILG_INTR_MAP</code> writer - This …","Register <code>PRO_PMS_PRO_DRAM0_ILG_INTR_MAP</code> reader","Register <code>PRO_PMS_PRO_DRAM0_ILG_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PMS_PRO_DRAM0_ILG …","Bits 0:4 - This register is used to map PMS_PRO_DRAM0_ILG …","","","","Field <code>PRO_PMS_PRO_IRAM0_ILG_INTR_MAP</code> reader - This …","PMS_PRO_IRAM0_ILG interrupt configuration register","Field <code>PRO_PMS_PRO_IRAM0_ILG_INTR_MAP</code> writer - This …","Register <code>PRO_PMS_PRO_IRAM0_ILG_INTR_MAP</code> reader","Register <code>PRO_PMS_PRO_IRAM0_ILG_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PMS_PRO_IRAM0_ILG …","Bits 0:4 - This register is used to map PMS_PRO_IRAM0_ILG …","","","","Field <code>PRO_PWM0_INTR_MAP</code> reader - This register is used to …","PWM0_INTR interrupt configuration register","Field <code>PRO_PWM0_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_PWM0_INTR_MAP</code> reader","Register <code>PRO_PWM0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PWM0_INTR …","Bits 0:4 - This register is used to map PWM0_INTR …","","","","Field <code>PRO_PWM1_INTR_MAP</code> reader - This register is used to …","PWM1_INTR interrupt configuration register","Field <code>PRO_PWM1_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_PWM1_INTR_MAP</code> reader","Register <code>PRO_PWM1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PWM1_INTR …","Bits 0:4 - This register is used to map PWM1_INTR …","","","","Field <code>PRO_PWM2_INTR_MAP</code> reader - This register is used to …","PWM2_INTR interrupt configuration register","Field <code>PRO_PWM2_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_PWM2_INTR_MAP</code> reader","Register <code>PRO_PWM2_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PWM2_INTR …","Bits 0:4 - This register is used to map PWM2_INTR …","","","","Field <code>PRO_PWM3_INTR_MAP</code> reader - This register is used to …","PWM3_INTR interrupt configuration register","Field <code>PRO_PWM3_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_PWM3_INTR_MAP</code> reader","Register <code>PRO_PWM3_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PWM3_INTR …","Bits 0:4 - This register is used to map PWM3_INTR …","","","","Field <code>PRO_PWR_INTR_MAP</code> reader - This register is used to …","PWR_INTR interrupt configuration register","Field <code>PRO_PWR_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_PWR_INTR_MAP</code> reader","Register <code>PRO_PWR_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map PWR_INTR interrupt …","Bits 0:4 - This register is used to map PWR_INTR interrupt …","","","","Field <code>PRO_RMT_INTR_MAP</code> reader - This register is used to …","RMT_INTR interrupt configuration register","Field <code>PRO_RMT_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_RMT_INTR_MAP</code> reader","Register <code>PRO_RMT_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map RMT_INTR interrupt …","Bits 0:4 - This register is used to map RMT_INTR interrupt …","","","","Field <code>PRO_RSA_INTR_MAP</code> reader - This register is used to …","RSA_INTR interrupt configuration register","Field <code>PRO_RSA_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_RSA_INTR_MAP</code> reader","Register <code>PRO_RSA_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map RSA_INTR interrupt …","Bits 0:4 - This register is used to map RSA_INTR interrupt …","","","","Field <code>PRO_RTC_CORE_INTR_MAP</code> reader - This register is used …","RTC_CORE_INTR interrupt configuration register","Field <code>PRO_RTC_CORE_INTR_MAP</code> writer - This register is used …","Register <code>PRO_RTC_CORE_INTR_MAP</code> reader","Register <code>PRO_RTC_CORE_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map RTC_CORE_INTR …","Bits 0:4 - This register is used to map RTC_CORE_INTR …","","","","Field <code>PRO_RWBLE_IRQ_MAP</code> reader - This register is used to …","RWBLE_IRQ interrupt configuration register","Field <code>PRO_RWBLE_IRQ_MAP</code> writer - This register is used to …","Register <code>PRO_RWBLE_IRQ_MAP</code> reader","Register <code>PRO_RWBLE_IRQ_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map RWBLE_IRQ …","Bits 0:4 - This register is used to map RWBLE_IRQ …","","","","Field <code>PRO_RWBLE_NMI_MAP</code> reader - This register is used to …","RWBLE_NMI interrupt configuration register","Field <code>PRO_RWBLE_NMI_MAP</code> writer - This register is used to …","Register <code>PRO_RWBLE_NMI_MAP</code> reader","Register <code>PRO_RWBLE_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map RWBLE_NMI …","Bits 0:4 - This register is used to map RWBLE_NMI …","","","","Field <code>PRO_RWBT_IRQ_MAP</code> reader - This register is used to …","RWBT_IRQ interrupt configuration register","Field <code>PRO_RWBT_IRQ_MAP</code> writer - This register is used to …","Register <code>PRO_RWBT_IRQ_MAP</code> reader","Register <code>PRO_RWBT_IRQ_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map RWBT_IRQ interrupt …","Bits 0:4 - This register is used to map RWBT_IRQ interrupt …","","","","Field <code>PRO_RWBT_NMI_MAP</code> reader - This register is used to …","RWBT_NMI interrupt configuration register","Field <code>PRO_RWBT_NMI_MAP</code> writer - This register is used to …","Register <code>PRO_RWBT_NMI_MAP</code> reader","Register <code>PRO_RWBT_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map RWBT_NMI interrupt …","Bits 0:4 - This register is used to map RWBT_NMI interrupt …","","","","Field <code>PRO_SDIO_HOST_INTERRUPT_MAP</code> reader - This register …","SDIO_HOST_INTERRUPT configuration register","Field <code>PRO_SDIO_HOST_INTERRUPT_MAP</code> writer - This register …","Register <code>PRO_SDIO_HOST_INTERRUPT_MAP</code> reader","Register <code>PRO_SDIO_HOST_INTERRUPT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_SHA_INTR_MAP</code> reader - This register is used to …","SHA_INTR interrupt configuration register","Field <code>PRO_SHA_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_SHA_INTR_MAP</code> reader","Register <code>PRO_SHA_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map SHA_INTR interrupt …","Bits 0:4 - This register is used to map SHA_INTR interrupt …","","","","Field <code>PRO_SLC0_INTR_MAP</code> reader - This register is used to …","SLC0_INTR interrupt configuration register","Field <code>PRO_SLC0_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_SLC0_INTR_MAP</code> reader","Register <code>PRO_SLC0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map SLC0_INTR …","Bits 0:4 - This register is used to map SLC0_INTR …","","","","Field <code>PRO_SLC1_INTR_MAP</code> reader - This register is used to …","SLC1_INTR interrupt configuration register","Field <code>PRO_SLC1_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_SLC1_INTR_MAP</code> reader","Register <code>PRO_SLC1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map SLC1_INTR …","Bits 0:4 - This register is used to map SLC1_INTR …","","","","Field <code>PRO_SPI2_DMA_INT_MAP</code> reader - This register is used …","SPI2_DMA_INT interrupt configuration register","Field <code>PRO_SPI2_DMA_INT_MAP</code> writer - This register is used …","Register <code>PRO_SPI2_DMA_INT_MAP</code> reader","Register <code>PRO_SPI2_DMA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map AES_INTR interrupt …","Bits 0:4 - This register is used to map AES_INTR interrupt …","","","","Field <code>PRO_SPI3_DMA_INT_MAP</code> reader - This register is used …","SPI3_DMA_INT interrupt configuration register","Field <code>PRO_SPI3_DMA_INT_MAP</code> writer - This register is used …","Register <code>PRO_SPI3_DMA_INT_MAP</code> reader","Register <code>PRO_SPI3_DMA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map SPI3_DMA_INT dma …","Bits 0:4 - This register is used to map SPI3_DMA_INT dma …","","","","Field <code>PRO_SPI4_DMA_INT_MAP</code> reader - This register is used …","SPI4_DMA_INT interrupt configuration register","Field <code>PRO_SPI4_DMA_INT_MAP</code> writer - This register is used …","Register <code>PRO_SPI4_DMA_INT_MAP</code> reader","Register <code>PRO_SPI4_DMA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map SPI4_DMA_INT …","Bits 0:4 - This register is used to map SPI4_DMA_INT …","","","","Field <code>PRO_SPI_INTR_1_MAP</code> reader - This register is used to …","SPI_INTR_1 interrupt configuration register","Field <code>PRO_SPI_INTR_1_MAP</code> writer - This register is used to …","Register <code>PRO_SPI_INTR_1_MAP</code> reader","Register <code>PRO_SPI_INTR_1_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map SPI_INTR_1 …","Bits 0:4 - This register is used to map SPI_INTR_1 …","","","","Field <code>PRO_SPI_INTR_2_MAP</code> reader - This register is used to …","SPI_INTR_2 interrupt configuration register","Field <code>PRO_SPI_INTR_2_MAP</code> writer - This register is used to …","Register <code>PRO_SPI_INTR_2_MAP</code> reader","Register <code>PRO_SPI_INTR_2_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map SPI_INTR_2 …","Bits 0:4 - This register is used to map SPI_INTR_2 …","","","","Field <code>PRO_SPI_INTR_3_MAP</code> reader - This register is used to …","SPI_INTR_3 interrupt configuration register","Field <code>PRO_SPI_INTR_3_MAP</code> writer - This register is used to …","Register <code>PRO_SPI_INTR_3_MAP</code> reader","Register <code>PRO_SPI_INTR_3_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map SPI_INTR_3 …","Bits 0:4 - This register is used to map SPI_INTR_3 …","","","","Field <code>PRO_SPI_INTR_4_MAP</code> reader - This register is used to …","SPI_INTR_4 interrupt configuration register","Field <code>PRO_SPI_INTR_4_MAP</code> writer - This register is used to …","Register <code>PRO_SPI_INTR_4_MAP</code> reader","Register <code>PRO_SPI_INTR_4_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map SPI_INTR_4 …","Bits 0:4 - This register is used to map SPI_INTR_4 …","","","","Field <code>PRO_SPI_MEM_REJECT_INTR_MAP</code> reader - This register …","SPI_MEM_REJECT_INTR interrupt configuration register","Field <code>PRO_SPI_MEM_REJECT_INTR_MAP</code> writer - This register …","Register <code>PRO_SPI_MEM_REJECT_INTR_MAP</code> reader","Register <code>PRO_SPI_MEM_REJECT_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_SYSTIMER_TARGET0_INT_MAP</code> reader - This register …","SYSTIMER_TARGET0_INT interrupt configuration register","Field <code>PRO_SYSTIMER_TARGET0_INT_MAP</code> writer - This register …","Register <code>PRO_SYSTIMER_TARGET0_INT_MAP</code> reader","Register <code>PRO_SYSTIMER_TARGET0_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_SYSTIMER_TARGET1_INT_MAP</code> reader - This register …","SYSTIMER_TARGET1_INT interrupt configuration register","Field <code>PRO_SYSTIMER_TARGET1_INT_MAP</code> writer - This register …","Register <code>PRO_SYSTIMER_TARGET1_INT_MAP</code> reader","Register <code>PRO_SYSTIMER_TARGET1_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_SYSTIMER_TARGET2_INT_MAP</code> reader - This register …","SYSTIMER_TARGET2_INT interrupt configuration register","Field <code>PRO_SYSTIMER_TARGET2_INT_MAP</code> writer - This register …","Register <code>PRO_SYSTIMER_TARGET2_INT_MAP</code> reader","Register <code>PRO_SYSTIMER_TARGET2_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map …","Bits 0:4 - This register is used to map …","","","","Field <code>PRO_TG1_LACT_EDGE_INT_MAP</code> reader - This register is …","TG1_LACT_EDGE_INT interrupt configuration register","Field <code>PRO_TG1_LACT_EDGE_INT_MAP</code> writer - This register is …","Register <code>PRO_TG1_LACT_EDGE_INT_MAP</code> reader","Register <code>PRO_TG1_LACT_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG1_LACT_EDGE_INT …","Bits 0:4 - This register is used to map TG1_LACT_EDGE_INT …","","","","Field <code>PRO_TG1_LACT_LEVEL_INT_MAP</code> reader - This register is …","TG1_LACT_LEVEL_INT interrupt configuration register","Field <code>PRO_TG1_LACT_LEVEL_INT_MAP</code> writer - This register is …","Register <code>PRO_TG1_LACT_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG1_LACT_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG1_LACT_LEVEL_INT …","Bits 0:4 - This register is used to map TG1_LACT_LEVEL_INT …","","","","Field <code>PRO_TG1_T0_EDGE_INT_MAP</code> reader - This register is …","TG1_T0_EDGE_INT interrupt configuration register","Field <code>PRO_TG1_T0_EDGE_INT_MAP</code> writer - This register is …","Register <code>PRO_TG1_T0_EDGE_INT_MAP</code> reader","Register <code>PRO_TG1_T0_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG1_T0_EDGE_INT …","Bits 0:4 - This register is used to map TG1_T0_EDGE_INT …","","","","Field <code>PRO_TG1_T0_LEVEL_INT_MAP</code> reader - This register is …","TG1_T0_LEVEL_INT interrupt configuration register","Field <code>PRO_TG1_T0_LEVEL_INT_MAP</code> writer - This register is …","Register <code>PRO_TG1_T0_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG1_T0_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG1_T0_LEVEL_INT …","Bits 0:4 - This register is used to map TG1_T0_LEVEL_INT …","","","","Field <code>PRO_TG1_T1_EDGE_INT_MAP</code> reader - This register is …","TG1_T1_EDGE_INT interrupt configuration register","Field <code>PRO_TG1_T1_EDGE_INT_MAP</code> writer - This register is …","Register <code>PRO_TG1_T1_EDGE_INT_MAP</code> reader","Register <code>PRO_TG1_T1_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG1_T1_EDGE_INT …","Bits 0:4 - This register is used to map TG1_T1_EDGE_INT …","","","","Field <code>PRO_TG1_T1_LEVEL_INT_MAP</code> reader - This register is …","TG1_T1_LEVEL_INT interrupt configuration register","Field <code>PRO_TG1_T1_LEVEL_INT_MAP</code> writer - This register is …","Register <code>PRO_TG1_T1_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG1_T1_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG1_T1_LEVEL_INT …","Bits 0:4 - This register is used to map TG1_T1_LEVEL_INT …","","","","Field <code>PRO_TG1_WDT_EDGE_INT_MAP</code> reader - This register is …","TG1_WDT_EDGE_INT interrupt configuration register","Field <code>PRO_TG1_WDT_EDGE_INT_MAP</code> writer - This register is …","Register <code>PRO_TG1_WDT_EDGE_INT_MAP</code> reader","Register <code>PRO_TG1_WDT_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG1_WDT_EDGE_INT …","Bits 0:4 - This register is used to map TG1_WDT_EDGE_INT …","","","","Field <code>PRO_TG1_WDT_LEVEL_INT_MAP</code> reader - This register is …","TG1_WDT_LEVEL_INT interrupt configuration register","Field <code>PRO_TG1_WDT_LEVEL_INT_MAP</code> writer - This register is …","Register <code>PRO_TG1_WDT_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG1_WDT_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG1_WDT_LEVEL_INT …","Bits 0:4 - This register is used to map TG1_WDT_LEVEL_INT …","","","","Field <code>PRO_TG_LACT_EDGE_INT_MAP</code> reader - This register is …","TG_LACT_EDGE_INT interrupt configuration register","Field <code>PRO_TG_LACT_EDGE_INT_MAP</code> writer - This register is …","Register <code>PRO_TG_LACT_EDGE_INT_MAP</code> reader","Register <code>PRO_TG_LACT_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG_LACT_EDGE_INT …","Bits 0:4 - This register is used to map TG_LACT_EDGE_INT …","","","","Field <code>PRO_TG_LACT_LEVEL_INT_MAP</code> reader - This register is …","TG_LACT_LEVEL_INT interrupt configuration register","Field <code>PRO_TG_LACT_LEVEL_INT_MAP</code> writer - This register is …","Register <code>PRO_TG_LACT_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG_LACT_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG_LACT_LEVEL_INT …","Bits 0:4 - This register is used to map TG_LACT_LEVEL_INT …","","","","Field <code>PRO_TG_T0_EDGE_INT_MAP</code> reader - This register is …","TG_T0_EDGE_INT interrupt configuration register","Field <code>PRO_TG_T0_EDGE_INT_MAP</code> writer - This register is …","Register <code>PRO_TG_T0_EDGE_INT_MAP</code> reader","Register <code>PRO_TG_T0_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG_T0_EDGE_INT …","Bits 0:4 - This register is used to map TG_T0_EDGE_INT …","","","","Field <code>PRO_TG_T0_LEVEL_INT_MAP</code> reader - This register is …","TG_T0_LEVEL_INT interrupt configuration register","Field <code>PRO_TG_T0_LEVEL_INT_MAP</code> writer - This register is …","Register <code>PRO_TG_T0_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG_T0_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG_T0_LEVEL_INT …","Bits 0:4 - This register is used to map TG_T0_LEVEL_INT …","","","","Field <code>PRO_TG_T1_EDGE_INT_MAP</code> reader - This register is …","TG_T1_EDGE_INT interrupt configuration register","Field <code>PRO_TG_T1_EDGE_INT_MAP</code> writer - This register is …","Register <code>PRO_TG_T1_EDGE_INT_MAP</code> reader","Register <code>PRO_TG_T1_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG_T1_EDGE_INT …","Bits 0:4 - This register is used to map TG_T1_EDGE_INT …","","","","Field <code>PRO_TG_T1_LEVEL_INT_MAP</code> reader - This register is …","TG_T1_LEVEL_INT interrupt configuration register","Field <code>PRO_TG_T1_LEVEL_INT_MAP</code> writer - This register is …","Register <code>PRO_TG_T1_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG_T1_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG_T1_LEVEL_INT …","Bits 0:4 - This register is used to map TG_T1_LEVEL_INT …","","","","Field <code>PRO_TG_WDT_EDGE_INT_MAP</code> reader - This register is …","TG_WDT_EDGE_INT interrupt configuration register","Field <code>PRO_TG_WDT_EDGE_INT_MAP</code> writer - This register is …","Register <code>PRO_TG_WDT_EDGE_INT_MAP</code> reader","Register <code>PRO_TG_WDT_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG_WDT_EDGE_INT …","Bits 0:4 - This register is used to map TG_WDT_EDGE_INT …","","","","Field <code>PRO_TG_WDT_LEVEL_INT_MAP</code> reader - This register is …","TG_WDT_LEVEL_INT interrupt configuration register","Field <code>PRO_TG_WDT_LEVEL_INT_MAP</code> writer - This register is …","Register <code>PRO_TG_WDT_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG_WDT_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TG_WDT_LEVEL_INT …","Bits 0:4 - This register is used to map TG_WDT_LEVEL_INT …","","","","Field <code>PRO_TIMER_INT1_MAP</code> reader - This register is used to …","TIMER_INT1 interrupt configuration register","Field <code>PRO_TIMER_INT1_MAP</code> writer - This register is used to …","Register <code>PRO_TIMER_INT1_MAP</code> reader","Register <code>PRO_TIMER_INT1_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TIMER_INT1 …","Bits 0:4 - This register is used to map TIMER_INT1 …","","","","Field <code>PRO_TIMER_INT2_MAP</code> reader - This register is used to …","TIMER_INT2 interrupt configuration register","Field <code>PRO_TIMER_INT2_MAP</code> writer - This register is used to …","Register <code>PRO_TIMER_INT2_MAP</code> reader","Register <code>PRO_TIMER_INT2_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map TIMER_INT2 …","Bits 0:4 - This register is used to map TIMER_INT2 …","","","","Field <code>PRO_UART1_INTR_MAP</code> reader - This register is used to …","UART1_INT interrupt configuration register","Field <code>PRO_UART1_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_UART1_INTR_MAP</code> reader","Register <code>PRO_UART1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map UART1_INT …","Bits 0:4 - This register is used to map UART1_INT …","","","","Field <code>PRO_UART2_INTR_MAP</code> reader - This register is used to …","UART2_INT interrupt configuration register","Field <code>PRO_UART2_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_UART2_INTR_MAP</code> reader","Register <code>PRO_UART2_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map UART2_INT …","Bits 0:4 - This register is used to map UART2_INT …","","","","Field <code>PRO_UART_INTR_MAP</code> reader - This register is used to …","UART_INT interrupt configuration register","Field <code>PRO_UART_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_UART_INTR_MAP</code> reader","Register <code>PRO_UART_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map UART_INT interrupt …","Bits 0:4 - This register is used to map UART_INT interrupt …","","","","Field <code>PRO_UHCI0_INTR_MAP</code> reader - This register is used to …","UHCI0_INTR interrupt configuration register","Field <code>PRO_UHCI0_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_UHCI0_INTR_MAP</code> reader","Register <code>PRO_UHCI0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map UHCI0_INTR …","Bits 0:4 - This register is used to map UHCI0_INTR …","","","","Field <code>PRO_UHCI1_INTR_MAP</code> reader - This register is used to …","UHCI1_INTR interrupt configuration register","Field <code>PRO_UHCI1_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_UHCI1_INTR_MAP</code> reader","Register <code>PRO_UHCI1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map UHCI1_INTR …","Bits 0:4 - This register is used to map UHCI1_INTR …","","","","Field <code>PRO_USB_INTR_MAP</code> reader - This register is used to …","USB_INT interrupt configuration register","Field <code>PRO_USB_INTR_MAP</code> writer - This register is used to …","Register <code>PRO_USB_INTR_MAP</code> reader","Register <code>PRO_USB_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map USB_INT interrupt …","Bits 0:4 - This register is used to map USB_INT interrupt …","","","","Field <code>PRO_WDG_INT_MAP</code> reader - This register is used to …","WDG_INT interrupt configuration register","Field <code>PRO_WDG_INT_MAP</code> writer - This register is used to …","Register <code>PRO_WDG_INT_MAP</code> reader","Register <code>PRO_WDG_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - This register is used to map WDG_INT interrupt …","Bits 0:4 - This register is used to map WDG_INT interrupt …","","","","Field <code>INTERRUPT_REG_DATE</code> reader - This is the version …","Field <code>INTERRUPT_REG_DATE</code> writer - This is the version …","Register <code>REG_DATE</code> reader","Version control register","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:27 - This is the version register.","Bits 0:27 - This is the version register.","Calls <code>U::from(self)</code>.","","","","DATE (rw) register accessor: Version control register","GPIO0 (rw) register accessor: Configuration register for …","GPIO1 (rw) register accessor: Configuration register for …","GPIO10 (rw) register accessor: Configuration register for …","GPIO11 (rw) register accessor: Configuration register for …","GPIO12 (rw) register accessor: Configuration register for …","GPIO13 (rw) register accessor: Configuration register for …","GPIO14 (rw) register accessor: Configuration register for …","GPIO15 (rw) register accessor: Configuration register for …","GPIO16 (rw) register accessor: Configuration register for …","GPIO17 (rw) register accessor: Configuration register for …","GPIO18 (rw) register accessor: Configuration register for …","GPIO19 (rw) register accessor: Configuration register for …","GPIO2 (rw) register accessor: Configuration register for …","GPIO20 (rw) register accessor: Configuration register for …","GPIO21 (rw) register accessor: Configuration register for …","GPIO26 (rw) register accessor: Configuration register for …","GPIO27 (rw) register accessor: Configuration register for …","GPIO28 (rw) register accessor: Configuration register for …","GPIO29 (rw) register accessor: Configuration register for …","GPIO3 (rw) register accessor: Configuration register for …","GPIO30 (rw) register accessor: Configuration register for …","GPIO31 (rw) register accessor: Configuration register for …","GPIO32 (rw) register accessor: Configuration register for …","GPIO33 (rw) register accessor: Configuration register for …","GPIO34 (rw) register accessor: Configuration register for …","GPIO35 (rw) register accessor: Configuration register for …","GPIO36 (rw) register accessor: Configuration register for …","GPIO37 (rw) register accessor: Configuration register for …","GPIO38 (rw) register accessor: Configuration register for …","GPIO39 (rw) register accessor: Configuration register for …","GPIO4 (rw) register accessor: Configuration register for …","GPIO40 (rw) register accessor: Configuration register for …","GPIO41 (rw) register accessor: Configuration register for …","GPIO42 (rw) register accessor: Configuration register for …","GPIO43 (rw) register accessor: Configuration register for …","GPIO44 (rw) register accessor: Configuration register for …","GPIO45 (rw) register accessor: Configuration register for …","GPIO46 (rw) register accessor: Configuration register for …","GPIO5 (rw) register accessor: Configuration register for …","GPIO6 (rw) register accessor: Configuration register for …","GPIO7 (rw) register accessor: Configuration register for …","GPIO8 (rw) register accessor: Configuration register for …","GPIO9 (rw) register accessor: Configuration register for …","PIN_CTRL (rw) register accessor: Clock output …","Register block","","","Version control register","0xfc - Version control register","Returns the argument unchanged.","Configuration register for pin GPIO0","0x04 - Configuration register for pin GPIO0","Configuration register for pin GPIO1","0x08 - Configuration register for pin GPIO1","Configuration register for pin GPIO10","0x2c - Configuration register for pin GPIO10","Configuration register for pin GPIO11","0x30 - Configuration register for pin GPIO11","Configuration register for pin GPIO12","0x34 - Configuration register for pin GPIO12","Configuration register for pin GPIO13","0x38 - Configuration register for pin GPIO13","Configuration register for pin GPIO14","0x3c - Configuration register for pin GPIO14","Configuration register for pin GPIO15","0x40 - Configuration register for pin GPIO15","Configuration register for pin GPIO16","0x44 - Configuration register for pin GPIO16","Configuration register for pin GPIO17","0x48 - Configuration register for pin GPIO17","Configuration register for pin GPIO18","0x4c - Configuration register for pin GPIO18","Configuration register for pin GPIO19","0x50 - Configuration register for pin GPIO19","Configuration register for pin GPIO2","0x0c - Configuration register for pin GPIO2","Configuration register for pin GPIO20","0x54 - Configuration register for pin GPIO20","Configuration register for pin GPIO21","0x58 - Configuration register for pin GPIO21","Configuration register for pin GPIO26","0x6c - Configuration register for pin GPIO26","Configuration register for pin GPIO27","0x70 - Configuration register for pin GPIO27","Configuration register for pin GPIO28","0x74 - Configuration register for pin GPIO28","Configuration register for pin GPIO29","0x78 - Configuration register for pin GPIO29","Configuration register for pin GPIO3","0x10 - Configuration register for pin GPIO3","Configuration register for pin GPIO30","0x7c - Configuration register for pin GPIO30","Configuration register for pin GPIO31","0x80 - Configuration register for pin GPIO31","Configuration register for pin GPIO32","0x84 - Configuration register for pin GPIO32","Configuration register for pin GPIO33","0x88 - Configuration register for pin GPIO33","Configuration register for pin GPIO34","0x8c - Configuration register for pin GPIO34","Configuration register for pin GPIO35","0x90 - Configuration register for pin GPIO35","Configuration register for pin GPIO36","0x94 - Configuration register for pin GPIO36","Configuration register for pin GPIO37","0x98 - Configuration register for pin GPIO37","Configuration register for pin GPIO38","0x9c - Configuration register for pin GPIO38","Configuration register for pin GPIO39","0xa0 - Configuration register for pin GPIO39","Configuration register for pin GPIO4","0x14 - Configuration register for pin GPIO4","Configuration register for pin GPIO40","0xa4 - Configuration register for pin GPIO40","Configuration register for pin GPIO41","0xa8 - Configuration register for pin GPIO41","Configuration register for pin GPIO42","0xac - Configuration register for pin GPIO42","Configuration register for pin GPIO43","0xb0 - Configuration register for pin GPIO43","Configuration register for pin GPIO44","0xb4 - Configuration register for pin GPIO44","Configuration register for pin GPIO45","0xb8 - Configuration register for pin GPIO45","Configuration register for pin GPIO46","0xbc - Configuration register for pin GPIO46","Configuration register for pin GPIO5","0x18 - Configuration register for pin GPIO5","Configuration register for pin GPIO6","0x1c - Configuration register for pin GPIO6","Configuration register for pin GPIO7","0x20 - Configuration register for pin GPIO7","Configuration register for pin GPIO8","0x24 - Configuration register for pin GPIO8","Configuration register for pin GPIO9","0x28 - Configuration register for pin GPIO9","Calls <code>U::from(self)</code>.","Clock output configuration register","0x00 - Clock output configuration register","","","","Version control register","Register <code>DATE</code> reader","Field <code>VERSION</code> reader - Version control register","Field <code>VERSION</code> writer - Version control register","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:27 - Version control register","Bits 0:27 - Version control register","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO0","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO0</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO0</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO1","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO1</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO1</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO10","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO10</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO10</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO11","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO11</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO11</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO12","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO12</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO12</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO13","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO13</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO13</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO14","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO14</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO14</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO15","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO15</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO15</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO16","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO16</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO16</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO17","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO17</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO17</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO18","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO18</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO18</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO19","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO19</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO19</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO2","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO2</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO2</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO20","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO20</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO20</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO21","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO21</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO21</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO26","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO26</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO26</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO27","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO27</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO27</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO28","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO28</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO28</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO29","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO29</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO29</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO3","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO3</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO3</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO30","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO30</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO30</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO31","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO31</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO31</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO32","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO32</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO32</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO33","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO33</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO33</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO34","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO34</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO34</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO35","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO35</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO35</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO36","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO36</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO36</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO37","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO37</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO37</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO38","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO38</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO38</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO39","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO39</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO39</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO4","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO4</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO4</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO40","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO40</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO40</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO41","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO41</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO41</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO42","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO42</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO42</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO43","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO43</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO43</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO44","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO44</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO44</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO45","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO45</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO45</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO46","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO46</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO46</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO5","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO5</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO5</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO6","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO6</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO6</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO7","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO7</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO7</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO8","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO8</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO8</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pin. 1: Input …","Field <code>FUN_IE</code> writer - Input enable of the pin. 1: Input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pin. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pin. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pin. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pin. 1: …","Configuration register for pin GPIO9","Field <code>MCU_IE</code> reader - Input enable of the pin during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pin during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pin in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pin in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pin during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pin during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pin during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pin during …","Register <code>GPIO9</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pin. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pin. …","Register <code>GPIO9</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bits 10:11 - Select the drive strength of the pin. 0: ~5 …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 9 - Input enable of the pin. 1: Input enabled. 0: …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 7 - Pull-down enable of the pin. 1: Internal pull-down …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Bit 8 - Pull-up enable of the pin. 1: Internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 4 - Input enable of the pin during sleep mode. 1: …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bit 0 - Output enable of the pin in sleep mode. 1: Output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 2 - Pull-down enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 3 - Pull-up enable of the pin during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","Bit 1 - Sleep mode selection of this pin. Set to 1 to put …","","","","Field <code>PAD_POWER_CTRL</code> reader - Select power voltage for …","Field <code>PAD_POWER_CTRL</code> writer - Select power voltage for …","Field <code>PIN_CLK_OUT1</code> reader - Configure I2S0 clock output. …","Field <code>PIN_CLK_OUT1</code> writer - Configure I2S0 clock output. …","Field <code>PIN_CLK_OUT2</code> reader - Configure I2S0 clock output. …","Field <code>PIN_CLK_OUT2</code> writer - Configure I2S0 clock output. …","Field <code>PIN_CLK_OUT3</code> reader - Configure I2S0 clock output. …","Field <code>PIN_CLK_OUT3</code> writer - Configure I2S0 clock output. …","Clock output configuration register","Register <code>PIN_CTRL</code> reader","Field <code>SWITCH_PRT_NUM</code> reader - IO pin power switch delay, …","Field <code>SWITCH_PRT_NUM</code> writer - IO pin power switch delay, …","Register <code>PIN_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 15 - Select power voltage for GPIO33 ~ GPIO37. 1: …","Bit 15 - Select power voltage for GPIO33 ~ GPIO37. 1: …","Bits 0:3 - Configure I2S0 clock output. 0: output I2S0 …","Bits 0:3 - Configure I2S0 clock output. 0: output I2S0 …","Bits 4:7 - Configure I2S0 clock output. 0: output I2S0 …","Bits 4:7 - Configure I2S0 clock output. 0: output I2S0 …","Bits 8:11 - Configure I2S0 clock output. 0: output I2S0 …","Bits 8:11 - Configure I2S0 clock output. 0: output I2S0 …","Bits 12:14 - IO pin power switch delay, delay unit is one …","Bits 12:14 - IO pin power switch delay, delay unit is one …","","","","CH_CONF0 (rw) register accessor: Configuration register 0 …","CH_CONF1 (rw) register accessor: Configuration register 1 …","CH_DUTY (rw) register accessor: Initial duty cycle for …","CH_DUTY_R (r) register accessor: Current duty cycle for …","CH_HPOINT (rw) register accessor: High point register for …","CONF (rw) register accessor: Global ledc configuration …","DATE (rw) register accessor: Version control register","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (r) register accessor: Raw interrupt status","INT_ST (r) register accessor: Masked interrupt status","Register block","TIMER_CONF (rw) register accessor: Timer %s configuration","TIMER_VALUE (r) register accessor: Timer %s current …","","","0x00 - Configuration register 0 for channel 0","0x0c - Configuration register 1 for channel 0","0x08 - Initial duty cycle for channel 0","0x10 - Current duty cycle for channel 0","0x04 - High point register for channel 0","0x14 - Configuration register 0 for channel 1","0x20 - Configuration register 1 for channel 1","0x1c - Initial duty cycle for channel 1","0x24 - Current duty cycle for channel 1","0x18 - High point register for channel 1","0x28 - Configuration register 0 for channel 2","0x34 - Configuration register 1 for channel 2","0x30 - Initial duty cycle for channel 2","0x38 - Current duty cycle for channel 2","0x2c - High point register for channel 2","0x3c - Configuration register 0 for channel 3","0x48 - Configuration register 1 for channel 3","0x44 - Initial duty cycle for channel 3","0x4c - Current duty cycle for channel 3","0x40 - High point register for channel 3","0x50 - Configuration register 0 for channel 4","0x5c - Configuration register 1 for channel 4","0x58 - Initial duty cycle for channel 4","0x60 - Current duty cycle for channel 4","0x54 - High point register for channel 4","0x64 - Configuration register 0 for channel 5","0x70 - Configuration register 1 for channel 5","0x6c - Initial duty cycle for channel 5","0x74 - Current duty cycle for channel 5","0x68 - High point register for channel 5","0x78 - Configuration register 0 for channel 6","0x84 - Configuration register 1 for channel 6","0x80 - Initial duty cycle for channel 6","0x88 - Current duty cycle for channel 6","0x7c - High point register for channel 6","0x8c - Configuration register 0 for channel 7","0x98 - Configuration register 1 for channel 7","0x94 - Initial duty cycle for channel 7","0x9c - Current duty cycle for channel 7","0x90 - High point register for channel 7","Configuration register 0 for channel %s","0x00..0x20 - Configuration register 0 for channel %s","Iterator for array of: 0x00..0x20 - Configuration register …","Configuration register 1 for channel %s","0x0c..0x2c - Configuration register 1 for channel %s","Iterator for array of: 0x0c..0x2c - Configuration register …","Initial duty cycle for channel %s","0x08..0x28 - Initial duty cycle for channel %s","Iterator for array of: 0x08..0x28 - Initial duty cycle for …","Current duty cycle for channel %s","0x10..0x30 - Current duty cycle for channel %s","Iterator for array of: 0x10..0x30 - Current duty cycle for …","High point register for channel %s","0x04..0x24 - High point register for channel %s","Iterator for array of: 0x04..0x24 - High point register …","Global ledc configuration register","0xd0 - Global ledc configuration register","Version control register","0xfc - Version control register","Returns the argument unchanged.","Interrupt clear bits","0xcc - Interrupt clear bits","Interrupt enable bits","0xc8 - Interrupt enable bits","Raw interrupt status","0xc0 - Raw interrupt status","Masked interrupt status","0xc4 - Masked interrupt status","Calls <code>U::from(self)</code>.","0xa0 - Timer 0 configuration","0xa4 - Timer 0 current counter value","0xa8 - Timer 1 configuration","0xac - Timer 1 current counter value","0xb0 - Timer 2 configuration","0xb4 - Timer 2 current counter value","0xb8 - Timer 3 configuration","0xbc - Timer 3 current counter value","Timer %s configuration","0xa0..0xb0 - Timer %s configuration","Iterator for array of: 0xa0..0xb0 - Timer %s configuration","Timer %s current counter value","0xa4..0xb4 - Timer %s current counter value","Iterator for array of: 0xa4..0xb4 - Timer %s current …","","","","Configuration register 0 for channel %s","Field <code>IDLE_LV</code> reader - This bit is used to control the …","Field <code>IDLE_LV</code> writer - This bit is used to control the …","Field <code>OVF_CNT_EN</code> reader - This bit is used to enable the …","Field <code>OVF_CNT_EN</code> writer - This bit is used to enable the …","Field <code>OVF_CNT_RESET_ST</code> reader - This is the status bit of …","Field <code>OVF_CNT_RESET</code> writer - Set this bit to reset the …","Field <code>OVF_NUM</code> reader - This register is used to configure …","Field <code>OVF_NUM</code> writer - This register is used to configure …","Field <code>PARA_UP</code> writer - This bit is used to update register …","Register <code>CH%s_CONF0</code> reader","Field <code>SIG_OUT_EN</code> reader - Set this bit to enable signal …","Field <code>SIG_OUT_EN</code> writer - Set this bit to enable signal …","Field <code>TIMER_SEL</code> reader - This field is used to select one …","Field <code>TIMER_SEL</code> writer - This field is used to select one …","Register <code>CH%s_CONF0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - This bit is used to control the output value when …","Bit 3 - This bit is used to control the output value when …","Calls <code>U::from(self)</code>.","Bit 15 - This bit is used to enable the ovf_cnt of channel …","Bit 15 - This bit is used to enable the ovf_cnt of channel …","Bit 16 - Set this bit to reset the ovf_cnt of channel %s.","Bit 17 - This is the status bit of LEDC_OVF_CNT_RESET_CH%s.","Bits 5:14 - This register is used to configure the maximum …","Bits 5:14 - This register is used to configure the maximum …","Bit 4 - This bit is used to update register …","Bit 2 - Set this bit to enable signal output on channel %s.","Bit 2 - Set this bit to enable signal output on channel %s.","Bits 0:1 - This field is used to select one of timers for …","Bits 0:1 - This field is used to select one of timers for …","","","","Configuration register 1 for channel %s","Field <code>DUTY_CYCLE</code> reader - The duty will change every …","Field <code>DUTY_CYCLE</code> writer - The duty will change every …","Field <code>DUTY_INC</code> reader - This register is used to increase …","Field <code>DUTY_INC</code> writer - This register is used to increase …","Field <code>DUTY_NUM</code> reader - This register is used to control …","Field <code>DUTY_NUM</code> writer - This register is used to control …","Field <code>DUTY_SCALE</code> reader - This register is used to …","Field <code>DUTY_SCALE</code> writer - This register is used to …","Field <code>DUTY_START</code> reader - Other configured fields in …","Field <code>DUTY_START</code> writer - Other configured fields in …","Register <code>CH%s_CONF1</code> reader","Register <code>CH%s_CONF1</code> writer","Writes raw bits to the register.","","","Bits 10:19 - The duty will change every …","Bits 10:19 - The duty will change every …","Bit 30 - This register is used to increase or decrease the …","Bit 30 - This register is used to increase or decrease the …","Bits 20:29 - This register is used to control the number …","Bits 20:29 - This register is used to control the number …","Bits 0:9 - This register is used to configure the changing …","Bits 0:9 - This register is used to configure the changing …","Bit 31 - Other configured fields in LEDC_CH%s_CONF1_REG …","Bit 31 - Other configured fields in LEDC_CH%s_CONF1_REG …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Initial duty cycle for channel %s","Field <code>DUTY</code> reader - This register is used to change the …","Field <code>DUTY</code> writer - This register is used to change the …","Register <code>CH%s_DUTY</code> reader","Register <code>CH%s_DUTY</code> writer","Writes raw bits to the register.","","","Bits 0:18 - This register is used to change the output …","Bits 0:18 - This register is used to change the output …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Current duty cycle for channel %s","Field <code>DUTY_R</code> reader - This register stores the current …","Register <code>CH%s_DUTY_R</code> reader","","","Bits 0:18 - This register stores the current duty of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","High point register for channel %s","Field <code>HPOINT</code> reader - The output value changes to high …","Field <code>HPOINT</code> writer - The output value changes to high …","Register <code>CH%s_HPOINT</code> reader","Register <code>CH%s_HPOINT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:13 - The output value changes to high when the …","Bits 0:13 - The output value changes to high when the …","Calls <code>U::from(self)</code>.","","","","Field <code>APB_CLK_SEL</code> reader - This bit is used to select …","Field <code>APB_CLK_SEL</code> writer - This bit is used to select …","Field <code>CLK_EN</code> reader - This bit is used to control clock. …","Field <code>CLK_EN</code> writer - This bit is used to control clock. …","Global ledc configuration register","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Bits 0:1 - This bit is used to select clock source for the …","Bits 0:1 - This bit is used to select clock source for the …","Writes raw bits to the register.","","","Bit 31 - This bit is used to control clock. 1: Force clock …","Bit 31 - This bit is used to control clock. 1: Force clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - This is the version control register.","Version control register","Field <code>DATE</code> writer - This is the version control register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the version control register.","Bits 0:31 - This is the version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DUTY_CHNG_END_CH0_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH1_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH2_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH3_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH4_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH5_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH6_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH7_INT_CLR</code> writer - Set this bit to …","Interrupt clear bits","Field <code>OVF_CNT_CH0_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH1_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH2_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH3_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH4_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH5_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH6_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH7_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIMER0_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIMER1_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIMER2_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIMER3_OVF_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 4 - Set this bit to clear the …","Bit 5 - Set this bit to clear the …","Bit 6 - Set this bit to clear the …","Bit 7 - Set this bit to clear the …","Bit 8 - Set this bit to clear the …","Bit 9 - Set this bit to clear the …","Bit 10 - Set this bit to clear the …","Bit 11 - Set this bit to clear the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - Set this bit to clear the LEDC_OVF_CNT_CH0_INT …","Bit 13 - Set this bit to clear the LEDC_OVF_CNT_CH1_INT …","Bit 14 - Set this bit to clear the LEDC_OVF_CNT_CH2_INT …","Bit 15 - Set this bit to clear the LEDC_OVF_CNT_CH3_INT …","Bit 16 - Set this bit to clear the LEDC_OVF_CNT_CH4_INT …","Bit 17 - Set this bit to clear the LEDC_OVF_CNT_CH5_INT …","Bit 18 - Set this bit to clear the LEDC_OVF_CNT_CH6_INT …","Bit 19 - Set this bit to clear the LEDC_OVF_CNT_CH7_INT …","Bit 0 - Set this bit to clear the LEDC_TIMER0_OVF_INT …","Bit 1 - Set this bit to clear the LEDC_TIMER1_OVF_INT …","Bit 2 - Set this bit to clear the LEDC_TIMER2_OVF_INT …","Bit 3 - Set this bit to clear the LEDC_TIMER3_OVF_INT …","","","","Field <code>DUTY_CHNG_END_CH0_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH0_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH1_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH1_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH2_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH2_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH3_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH3_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH4_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH4_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH5_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH5_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH6_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH6_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH7_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH7_INT_ENA</code> writer - The interrupt …","Interrupt enable bits","Field <code>OVF_CNT_CH0_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH0_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH1_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH1_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH2_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH2_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH3_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH3_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH4_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH4_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH5_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH5_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH6_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH6_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH7_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH7_INT_ENA</code> writer - The interrupt enable …","Register <code>INT_ENA</code> reader","Field <code>TIMER0_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIMER0_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TIMER1_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIMER1_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TIMER2_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIMER2_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TIMER3_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIMER3_OVF_INT_ENA</code> writer - The interrupt enable bit …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 4 - The interrupt enable bit for the …","Bit 4 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 6 - The interrupt enable bit for the …","Bit 6 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 8 - The interrupt enable bit for the …","Bit 8 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","Bit 13 - The interrupt enable bit for the …","Bit 13 - The interrupt enable bit for the …","Bit 14 - The interrupt enable bit for the …","Bit 14 - The interrupt enable bit for the …","Bit 15 - The interrupt enable bit for the …","Bit 15 - The interrupt enable bit for the …","Bit 16 - The interrupt enable bit for the …","Bit 16 - The interrupt enable bit for the …","Bit 17 - The interrupt enable bit for the …","Bit 17 - The interrupt enable bit for the …","Bit 18 - The interrupt enable bit for the …","Bit 18 - The interrupt enable bit for the …","Bit 19 - The interrupt enable bit for the …","Bit 19 - The interrupt enable bit for the …","Bit 0 - The interrupt enable bit for the …","Bit 0 - The interrupt enable bit for the …","Bit 1 - The interrupt enable bit for the …","Bit 1 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","","","","Field <code>DUTY_CHNG_END_CH0_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH1_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH2_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH3_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH4_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH5_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH6_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH7_INT_RAW</code> reader - Interrupt raw bit …","Raw interrupt status","Field <code>OVF_CNT_CH0_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH1_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH2_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH3_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH4_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH5_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH6_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH7_INT_RAW</code> reader - Interrupt raw bit for …","Register <code>INT_RAW</code> reader","Field <code>TIMER0_OVF_INT_RAW</code> reader - Triggered when the …","Field <code>TIMER1_OVF_INT_RAW</code> reader - Triggered when the …","Field <code>TIMER2_OVF_INT_RAW</code> reader - Triggered when the …","Field <code>TIMER3_OVF_INT_RAW</code> reader - Triggered when the …","","","Bit 4 - Interrupt raw bit for channel 0. Triggered when …","Bit 5 - Interrupt raw bit for channel 1. Triggered when …","Bit 6 - Interrupt raw bit for channel 2. Triggered when …","Bit 7 - Interrupt raw bit for channel 3. Triggered when …","Bit 8 - Interrupt raw bit for channel 4. Triggered when …","Bit 9 - Interrupt raw bit for channel 5. Triggered when …","Bit 10 - Interrupt raw bit for channel 6. Triggered when …","Bit 11 - Interrupt raw bit for channel 7. Triggered when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - Interrupt raw bit for channel 0. Triggered when …","Bit 13 - Interrupt raw bit for channel 1. Triggered when …","Bit 14 - Interrupt raw bit for channel 2. Triggered when …","Bit 15 - Interrupt raw bit for channel 3. Triggered when …","Bit 16 - Interrupt raw bit for channel 4. Triggered when …","Bit 17 - Interrupt raw bit for channel 5. Triggered when …","Bit 18 - Interrupt raw bit for channel 6. Triggered when …","Bit 19 - Interrupt raw bit for channel 7. Triggered when …","Bit 0 - Triggered when the timer0 has reached its maximum …","Bit 1 - Triggered when the timer1 has reached its maximum …","Bit 2 - Triggered when the timer2 has reached its maximum …","Bit 3 - Triggered when the timer3 has reached its maximum …","","","","Field <code>DUTY_CHNG_END_CH0_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH1_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH2_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH3_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH4_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH5_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH6_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH7_INT_ST</code> reader - This is the masked …","Masked interrupt status","Field <code>OVF_CNT_CH0_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH1_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH2_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH3_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH4_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH5_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH6_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH7_INT_ST</code> reader - This is the masked …","Register <code>INT_ST</code> reader","Field <code>TIMER0_OVF_INT_ST</code> reader - This is the masked …","Field <code>TIMER1_OVF_INT_ST</code> reader - This is the masked …","Field <code>TIMER2_OVF_INT_ST</code> reader - This is the masked …","Field <code>TIMER3_OVF_INT_ST</code> reader - This is the masked …","","","Bit 4 - This is the masked interrupt status bit for the …","Bit 5 - This is the masked interrupt status bit for the …","Bit 6 - This is the masked interrupt status bit for the …","Bit 7 - This is the masked interrupt status bit for the …","Bit 8 - This is the masked interrupt status bit for the …","Bit 9 - This is the masked interrupt status bit for the …","Bit 10 - This is the masked interrupt status bit for the …","Bit 11 - This is the masked interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - This is the masked interrupt status bit for the …","Bit 13 - This is the masked interrupt status bit for the …","Bit 14 - This is the masked interrupt status bit for the …","Bit 15 - This is the masked interrupt status bit for the …","Bit 16 - This is the masked interrupt status bit for the …","Bit 17 - This is the masked interrupt status bit for the …","Bit 18 - This is the masked interrupt status bit for the …","Bit 19 - This is the masked interrupt status bit for the …","Bit 0 - This is the masked interrupt status bit for the …","Bit 1 - This is the masked interrupt status bit for the …","Bit 2 - This is the masked interrupt status bit for the …","Bit 3 - This is the masked interrupt status bit for the …","","","","Field <code>CLK_DIV</code> reader - This register is used to configure …","Field <code>CLK_DIV</code> writer - This register is used to configure …","Field <code>DUTY_RES</code> reader - This register is used to control …","Field <code>DUTY_RES</code> writer - This register is used to control …","Field <code>PARA_UP</code> writer - Set this bit to update …","Field <code>PAUSE</code> reader - This bit is used to suspend the …","Field <code>PAUSE</code> writer - This bit is used to suspend the …","Register <code>TIMER%s_CONF</code> reader","Field <code>RST</code> reader - This bit is used to reset timer %s. The …","Field <code>RST</code> writer - This bit is used to reset timer %s. The …","Field <code>TICK_SEL</code> reader - This bit is used to select clock …","Field <code>TICK_SEL</code> writer - This bit is used to select clock …","Timer %s configuration","Register <code>TIMER%s_CONF</code> writer","Writes raw bits to the register.","","","Bits 4:21 - This register is used to configure the divisor …","Bits 4:21 - This register is used to configure the divisor …","Bits 0:3 - This register is used to control the range of …","Bits 0:3 - This register is used to control the range of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25 - Set this bit to update LEDC_CLK_DIV_TIMER%s and …","Bit 22 - This bit is used to suspend the counter in timer …","Bit 22 - This bit is used to suspend the counter in timer …","Bit 23 - This bit is used to reset timer %s. The counter …","Bit 23 - This bit is used to reset timer %s. The counter …","Bit 24 - This bit is used to select clock for timer %s. …","Bit 24 - This bit is used to select clock for timer %s. …","","","","Field <code>CNT</code> reader - This register stores the current …","Register <code>TIMER%s_VALUE</code> reader","Timer %s current counter value","","","Bits 0:13 - This register stores the current counter value …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CTRL (rw) register accessor: Control register for all …","DATE (rw) register accessor: PCNT version control register","INT_CLR (w) register accessor: Interrupt clear register","INT_ENA (rw) register accessor: Interrupt enable register","INT_RAW (r) register accessor: Interrupt raw status …","INT_ST (r) register accessor: Interrupt status register","Register block","U_CNT (r) register accessor: Counter value for unit %s","U_CONF0 (rw) register accessor: Configuration register 0 …","U_CONF1 (rw) register accessor: Configuration register 1 …","U_CONF2 (rw) register accessor: Configuration register 2 …","U_STATUS (r) register accessor: PNCT UNIT%s status register","","","Control register for all counters","0x60 - Control register for all counters","PCNT version control register","0xfc - PCNT version control register","Returns the argument unchanged.","Interrupt clear register","0x4c - Interrupt clear register","Interrupt enable register","0x48 - Interrupt enable register","Interrupt raw status register","0x40 - Interrupt raw status register","Interrupt status register","0x44 - Interrupt status register","Calls <code>U::from(self)</code>.","","","","0x30 - Counter value for unit 0","0x00 - Configuration register 0 for unit 0","0x04 - Configuration register 1 for unit 0","0x08 - Configuration register 2 for unit 0","0x50 - PNCT UNIT0 status register","0x34 - Counter value for unit 1","0x0c - Configuration register 0 for unit 1","0x10 - Configuration register 1 for unit 1","0x14 - Configuration register 2 for unit 1","0x54 - PNCT UNIT1 status register","0x38 - Counter value for unit 2","0x18 - Configuration register 0 for unit 2","0x1c - Configuration register 1 for unit 2","0x20 - Configuration register 2 for unit 2","0x58 - PNCT UNIT2 status register","0x3c - Counter value for unit 3","0x24 - Configuration register 0 for unit 3","0x28 - Configuration register 1 for unit 3","0x2c - Configuration register 2 for unit 3","0x5c - PNCT UNIT3 status register","Counter value for unit %s","0x30..0x40 - Counter value for unit %s","Iterator for array of: 0x30..0x40 - Counter value for unit …","Configuration register 0 for unit %s","0x00..0x10 - Configuration register 0 for unit %s","Iterator for array of: 0x00..0x10 - Configuration register …","Configuration register 1 for unit %s","0x04..0x14 - Configuration register 1 for unit %s","Iterator for array of: 0x04..0x14 - Configuration register …","Configuration register 2 for unit %s","0x08..0x18 - Configuration register 2 for unit %s","Iterator for array of: 0x08..0x18 - Configuration register …","PNCT UNIT%s status register","0x50..0x60 - PNCT UNIT%s status register","Iterator for array of: 0x50..0x60 - PNCT UNIT%s status …","Field <code>CLK_EN</code> reader - The registers clock gate enable …","Field <code>CLK_EN</code> writer - The registers clock gate enable …","Field <code>CNT_PAUSE_U0</code> reader - Set this bit to freeze unit 1…","Field <code>CNT_PAUSE_U0</code> writer - Set this bit to freeze unit 1…","Field <code>CNT_PAUSE_U1</code> reader - Set this bit to freeze unit 3…","Field <code>CNT_PAUSE_U1</code> writer - Set this bit to freeze unit 3…","Field <code>CNT_PAUSE_U2</code> reader - Set this bit to freeze unit 5…","Field <code>CNT_PAUSE_U2</code> writer - Set this bit to freeze unit 5…","Field <code>CNT_PAUSE_U3</code> reader - Set this bit to freeze unit 7…","Field <code>CNT_PAUSE_U3</code> writer - Set this bit to freeze unit 7…","Field <code>CNT_RST_U0</code> reader - Set this bit to clear unit 0’s …","Field <code>CNT_RST_U0</code> writer - Set this bit to clear unit 0’s …","Field <code>CNT_RST_U1</code> reader - Set this bit to clear unit 2’s …","Field <code>CNT_RST_U1</code> writer - Set this bit to clear unit 2’s …","Field <code>CNT_RST_U2</code> reader - Set this bit to clear unit 4’s …","Field <code>CNT_RST_U2</code> writer - Set this bit to clear unit 4’s …","Field <code>CNT_RST_U3</code> reader - Set this bit to clear unit 6’s …","Field <code>CNT_RST_U3</code> writer - Set this bit to clear unit 6’s …","Control register for all counters","Register <code>CTRL</code> reader","Register <code>CTRL</code> writer","Writes raw bits to the register.","","","Bit 16 - The registers clock gate enable signal of PCNT …","Bit 16 - The registers clock gate enable signal of PCNT …","Bit 1 - Set this bit to freeze unit 1’s counter.","Bit 1 - Set this bit to freeze unit 1’s counter.","Bit 3 - Set this bit to freeze unit 3’s counter.","Bit 3 - Set this bit to freeze unit 3’s counter.","Bit 5 - Set this bit to freeze unit 5’s counter.","Bit 5 - Set this bit to freeze unit 5’s counter.","Bit 7 - Set this bit to freeze unit 7’s counter.","Bit 7 - Set this bit to freeze unit 7’s counter.","Bit 0 - Set this bit to clear unit 0’s counter.","Bit 0 - Set this bit to clear unit 0’s counter.","Bit 2 - Set this bit to clear unit 2’s counter.","Bit 2 - Set this bit to clear unit 2’s counter.","Bit 4 - Set this bit to clear unit 4’s counter.","Bit 4 - Set this bit to clear unit 4’s counter.","Bit 6 - Set this bit to clear unit 6’s counter.","Bit 6 - Set this bit to clear unit 6’s counter.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - This is the PCNT version control …","PCNT version control register","Field <code>DATE</code> writer - This is the PCNT version control …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the PCNT version control register.","Bits 0:31 - This is the PCNT version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT_THR_EVENT_U0</code> writer - Set this bit to clear the …","Field <code>CNT_THR_EVENT_U1</code> writer - Set this bit to clear the …","Field <code>CNT_THR_EVENT_U2</code> writer - Set this bit to clear the …","Field <code>CNT_THR_EVENT_U3</code> writer - Set this bit to clear the …","Interrupt clear register","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to clear the …","Bit 1 - Set this bit to clear the …","Bit 2 - Set this bit to clear the …","Bit 3 - Set this bit to clear the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT_THR_EVENT_U0</code> reader - The interrupt enable bit …","Field <code>CNT_THR_EVENT_U0</code> writer - The interrupt enable bit …","Field <code>CNT_THR_EVENT_U1</code> reader - The interrupt enable bit …","Field <code>CNT_THR_EVENT_U1</code> writer - The interrupt enable bit …","Field <code>CNT_THR_EVENT_U2</code> reader - The interrupt enable bit …","Field <code>CNT_THR_EVENT_U2</code> writer - The interrupt enable bit …","Field <code>CNT_THR_EVENT_U3</code> reader - The interrupt enable bit …","Field <code>CNT_THR_EVENT_U3</code> writer - The interrupt enable bit …","Interrupt enable register","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 0 - The interrupt enable bit for the …","Bit 0 - The interrupt enable bit for the …","Bit 1 - The interrupt enable bit for the …","Bit 1 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT_THR_EVENT_U0</code> reader - The raw interrupt status …","Field <code>CNT_THR_EVENT_U1</code> reader - The raw interrupt status …","Field <code>CNT_THR_EVENT_U2</code> reader - The raw interrupt status …","Field <code>CNT_THR_EVENT_U3</code> reader - The raw interrupt status …","Interrupt raw status register","Register <code>INT_RAW</code> reader","","","Bit 0 - The raw interrupt status bit for the …","Bit 1 - The raw interrupt status bit for the …","Bit 2 - The raw interrupt status bit for the …","Bit 3 - The raw interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT_THR_EVENT_U0</code> reader - The masked interrupt …","Field <code>CNT_THR_EVENT_U1</code> reader - The masked interrupt …","Field <code>CNT_THR_EVENT_U2</code> reader - The masked interrupt …","Field <code>CNT_THR_EVENT_U3</code> reader - The masked interrupt …","Interrupt status register","Register <code>INT_ST</code> reader","","","Bit 0 - The masked interrupt status bit for the …","Bit 1 - The masked interrupt status bit for the …","Bit 2 - The masked interrupt status bit for the …","Bit 3 - The masked interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT</code> reader - This register stores the current pulse …","Register <code>U%s_CNT</code> reader","Counter value for unit %s","","","Bits 0:15 - This register stores the current pulse count …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH0_HCTRL_MODE</code> reader - This register configures how …","Field <code>CH0_HCTRL_MODE</code> writer - This register configures how …","Field <code>CH0_LCTRL_MODE</code> reader - This register configures how …","Field <code>CH0_LCTRL_MODE</code> writer - This register configures how …","Field <code>CH0_NEG_MODE</code> reader - This register sets the …","Field <code>CH0_NEG_MODE</code> writer - This register sets the …","Field <code>CH0_POS_MODE</code> reader - This register sets the …","Field <code>CH0_POS_MODE</code> writer - This register sets the …","Field <code>CH1_HCTRL_MODE</code> reader - This register configures how …","Field <code>CH1_HCTRL_MODE</code> writer - This register configures how …","Field <code>CH1_LCTRL_MODE</code> reader - This register configures how …","Field <code>CH1_LCTRL_MODE</code> writer - This register configures how …","Field <code>CH1_NEG_MODE</code> reader - This register sets the …","Field <code>CH1_NEG_MODE</code> writer - This register sets the …","Field <code>CH1_POS_MODE</code> reader - This register sets the …","Field <code>CH1_POS_MODE</code> writer - This register sets the …","Field <code>FILTER_EN</code> reader - This is the enable bit for unit %s…","Field <code>FILTER_EN</code> writer - This is the enable bit for unit %s…","Field <code>FILTER_THRES</code> reader - This sets the maximum …","Field <code>FILTER_THRES</code> writer - This sets the maximum …","Register <code>U%s_CONF0</code> reader","Field <code>THR_H_LIM_EN</code> reader - This is the enable bit for …","Field <code>THR_H_LIM_EN</code> writer - This is the enable bit for …","Field <code>THR_L_LIM_EN</code> reader - This is the enable bit for …","Field <code>THR_L_LIM_EN</code> writer - This is the enable bit for …","Field <code>THR_THRES0_EN</code> reader - This is the enable bit for …","Field <code>THR_THRES0_EN</code> writer - This is the enable bit for …","Field <code>THR_THRES1_EN</code> reader - This is the enable bit for …","Field <code>THR_THRES1_EN</code> writer - This is the enable bit for …","Field <code>THR_ZERO_EN</code> reader - This is the enable bit for unit …","Field <code>THR_ZERO_EN</code> writer - This is the enable bit for unit …","Configuration register 0 for unit %s","Register <code>U%s_CONF0</code> writer","Writes raw bits to the register.","","","Bits 20:21 - This register configures how the …","Bits 20:21 - This register configures how the …","Bits 22:23 - This register configures how the …","Bits 22:23 - This register configures how the …","Bits 16:17 - This register sets the behavior when the …","Bits 16:17 - This register sets the behavior when the …","Bits 18:19 - This register sets the behavior when the …","Bits 18:19 - This register sets the behavior when the …","Bits 28:29 - This register configures how the …","Bits 28:29 - This register configures how the …","Bits 30:31 - This register configures how the …","Bits 30:31 - This register configures how the …","Bits 24:25 - This register sets the behavior when the …","Bits 24:25 - This register sets the behavior when the …","Bits 26:27 - This register sets the behavior when the …","Bits 26:27 - This register sets the behavior when the …","Bit 10 - This is the enable bit for unit %s’s input …","Bit 10 - This is the enable bit for unit %s’s input …","Bits 0:9 - This sets the maximum threshold, in APB_CLK …","Bits 0:9 - This sets the maximum threshold, in APB_CLK …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - This is the enable bit for unit %s’s thr_h_lim …","Bit 12 - This is the enable bit for unit %s’s thr_h_lim …","Bit 13 - This is the enable bit for unit %s’s thr_l_lim …","Bit 13 - This is the enable bit for unit %s’s thr_l_lim …","Bit 14 - This is the enable bit for unit %s’s thres0 …","Bit 14 - This is the enable bit for unit %s’s thres0 …","Bit 15 - This is the enable bit for unit %s’s thres1 …","Bit 15 - This is the enable bit for unit %s’s thres1 …","Bit 11 - This is the enable bit for unit %s’s zero …","Bit 11 - This is the enable bit for unit %s’s zero …","","","","Field <code>CNT_THRES0</code> reader - This register is used to …","Field <code>CNT_THRES0</code> writer - This register is used to …","Field <code>CNT_THRES1</code> reader - This register is used to …","Field <code>CNT_THRES1</code> writer - This register is used to …","Register <code>U%s_CONF1</code> reader","Configuration register 1 for unit %s","Register <code>U%s_CONF1</code> writer","Writes raw bits to the register.","","","Bits 0:15 - This register is used to configure the thres0 …","Bits 0:15 - This register is used to configure the thres0 …","Bits 16:31 - This register is used to configure the thres1 …","Bits 16:31 - This register is used to configure the thres1 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT_H_LIM</code> reader - This register is used to …","Field <code>CNT_H_LIM</code> writer - This register is used to …","Field <code>CNT_L_LIM</code> reader - This register is used to …","Field <code>CNT_L_LIM</code> writer - This register is used to …","Register <code>U%s_CONF2</code> reader","Configuration register 2 for unit %s","Register <code>U%s_CONF2</code> writer","Writes raw bits to the register.","","","Bits 0:15 - This register is used to configure the …","Bits 0:15 - This register is used to configure the …","Bits 16:31 - This register is used to configure the …","Bits 16:31 - This register is used to configure the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>H_LIM</code> reader - The latched value of high limit event …","Field <code>L_LIM</code> reader - The latched value of low limit event …","Register <code>U%s_STATUS</code> reader","Field <code>THRES0</code> reader - The latched value of thres0 event of …","Field <code>THRES1</code> reader - The latched value of thres1 event of …","PNCT UNIT%s status register","Field <code>ZERO_MODE</code> reader - The pulse counter status of …","Field <code>ZERO</code> reader - The latched value of zero threshold …","","","Returns the argument unchanged.","Bit 5 - The latched value of high limit event of PCNT_U%s …","Calls <code>U::from(self)</code>.","Bit 4 - The latched value of low limit event of PCNT_U%s …","Bit 3 - The latched value of thres0 event of PCNT_U%s when …","Bit 2 - The latched value of thres1 event of PCNT_U%s when …","","","","Bit 6 - The latched value of zero threshold event of …","Bits 0:1 - The pulse counter status of PCNT_U%s …","APB_PERIPHERAL_0 (rw) register accessor: Peripheral access …","APB_PERIPHERAL_1 (rw) register accessor: Peripheral access …","APB_PERIPHERAL_INTR (rw) register accessor: PeribBus2 …","APB_PERIPHERAL_STATUS (r) register accessor: PeribBus2 …","CACHE_MMU_ACCESS_0 (rw) register accessor: Cache MMU …","CACHE_MMU_ACCESS_1 (rw) register accessor: Cache MMU …","CACHE_SOURCE_0 (rw) register accessor: Cache access …","CACHE_SOURCE_1 (rw) register accessor: Cache access …","CACHE_TAG_ACCESS_0 (rw) register accessor: Cache tag …","CACHE_TAG_ACCESS_1 (rw) register accessor: Cache tag …","CLOCK_GATE (rw) register accessor: Clock gate register of …","CPU_PERIPHERAL_INTR (rw) register accessor: PeribBus1 …","CPU_PERIPHERAL_STATUS (r) register accessor: PeribBus1 …","DATE (rw) register accessor: Version control register.","DMA_APB_I_0 (rw) register accessor: Internal DMA …","DMA_APB_I_1 (rw) register accessor: Internal DMA …","DMA_APB_I_2 (rw) register accessor: Internal DMA …","DMA_APB_I_3 (r) register accessor: Internal DMA status …","DMA_RX_I_0 (rw) register accessor: RX Copy DMA permission …","DMA_RX_I_1 (rw) register accessor: RX Copy DMA permission …","DMA_RX_I_2 (rw) register accessor: RX Copy DMA permission …","DMA_RX_I_3 (r) register accessor: RX Copy DMA status …","DMA_TX_I_0 (rw) register accessor: TX Copy DMA permission …","DMA_TX_I_1 (rw) register accessor: TX Copy DMA permission …","DMA_TX_I_2 (rw) register accessor: TX Copy DMA permission …","DMA_TX_I_3 (r) register accessor: TX Copy DMA status …","MAC_DUMP_0 (rw) register accessor: MAC dump permission …","MAC_DUMP_1 (rw) register accessor: MAC dump permission …","OCCUPY_0 (rw) register accessor: Occupy permission control …","OCCUPY_1 (rw) register accessor: Occupy permission control …","OCCUPY_2 (rw) register accessor: Occupy permission control …","OCCUPY_3 (rw) register accessor: Occupy permission control …","PRO_AHB_0 (rw) register accessor: PeriBus2 permission …","PRO_AHB_1 (rw) register accessor: PeriBus2 permission …","PRO_AHB_2 (rw) register accessor: PeriBus2 permission …","PRO_AHB_3 (rw) register accessor: PeriBus2 permission …","PRO_AHB_4 (r) register accessor: PeriBus2 status register.","PRO_BOOT_LOCATION_0 (rw) register accessor: Boot …","PRO_BOOT_LOCATION_1 (rw) register accessor: Boot …","PRO_CACHE_0 (rw) register accessor: Cache permission …","PRO_CACHE_1 (rw) register accessor: Cache permission …","PRO_CACHE_2 (rw) register accessor: Cache permission …","PRO_CACHE_3 (r) register accessor: Icache status register.","PRO_CACHE_4 (r) register accessor: Dcache status register.","PRO_DPORT_0 (rw) register accessor: PeriBus1 permission …","PRO_DPORT_1 (rw) register accessor: PeriBus1 permission …","PRO_DPORT_2 (rw) register accessor: PeriBus1 permission …","PRO_DPORT_3 (rw) register accessor: PeriBus1 permission …","PRO_DPORT_4 (rw) register accessor: PeriBus1 permission …","PRO_DPORT_5 (rw) register accessor: PeriBus1 permission …","PRO_DPORT_6 (rw) register accessor: PeriBus1 permission …","PRO_DPORT_7 (r) register accessor: PeriBus1 status …","PRO_DRAM0_0 (rw) register accessor: DBUS permission …","PRO_DRAM0_1 (rw) register accessor: DBUS permission …","PRO_DRAM0_2 (rw) register accessor: DBUS permission …","PRO_DRAM0_3 (rw) register accessor: DBUS permission …","PRO_DRAM0_4 (r) register accessor: DBUS status register.","PRO_IRAM0_0 (rw) register accessor: IBUS permission …","PRO_IRAM0_1 (rw) register accessor: IBUS permission …","PRO_IRAM0_2 (rw) register accessor: IBUS permission …","PRO_IRAM0_3 (rw) register accessor: IBUS permission …","PRO_IRAM0_4 (rw) register accessor: IBUS permission …","PRO_IRAM0_5 (r) register accessor: IBUS status register.","PRO_TRACE_0 (rw) register accessor: Trace memory …","PRO_TRACE_1 (rw) register accessor: Trace memory …","Register block","SDIO_0 (rw) register accessor: SDIO permission control …","SDIO_1 (rw) register accessor: SDIO permission control …","Peripheral access permission control register 0.","0xcc - Peripheral access permission control register 0.","Peripheral access permission control register 1.","0xd0 - Peripheral access permission control register 1.","PeribBus2 permission control register.","0xf4 - PeribBus2 permission control register.","PeribBus2 peripheral access status register.","0xf8 - PeribBus2 peripheral access status register.","","","Cache MMU permission control register 0.","0xec - Cache MMU permission control register 0.","Cache MMU permission control register 1.","0xf0 - Cache MMU permission control register 1.","Cache access permission control register 0.","0xc4 - Cache access permission control register 0.","Cache access permission control register 1.","0xc8 - Cache access permission control register 1.","Cache tag permission control register 0.","0xe4 - Cache tag permission control register 0.","Cache tag permission control register 1.","0xe8 - Cache tag permission control register 1.","Clock gate register of permission control.","0x104 - Clock gate register of permission control.","PeribBus1 permission control register.","0xfc - PeribBus1 permission control register.","PeribBus1 peripheral access status register.","0x100 - PeribBus1 peripheral access status register.","Version control register.","0xffc - Version control register.","Internal DMA permission control register 0.","0x8c - Internal DMA permission control register 0.","Internal DMA permission control register 1.","0x90 - Internal DMA permission control register 1.","Internal DMA permission control register 2.","0x94 - Internal DMA permission control register 2.","Internal DMA status register.","0x98 - Internal DMA status register.","RX Copy DMA permission control register 0.","0x9c - RX Copy DMA permission control register 0.","RX Copy DMA permission control register 1.","0xa0 - RX Copy DMA permission control register 1.","RX Copy DMA permission control register 2.","0xa4 - RX Copy DMA permission control register 2.","RX Copy DMA status register.","0xa8 - RX Copy DMA status register.","TX Copy DMA permission control register 0.","0xac - TX Copy DMA permission control register 0.","TX Copy DMA permission control register 1.","0xb0 - TX Copy DMA permission control register 1.","TX Copy DMA permission control register 2.","0xb4 - TX Copy DMA permission control register 2.","TX Copy DMA status register.","0xb8 - TX Copy DMA status register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","MAC dump permission control register 0.","0x08 - MAC dump permission control register 0.","MAC dump permission control register 1.","0x0c - MAC dump permission control register 1.","Occupy permission control register 0.","0xd4 - Occupy permission control register 0.","Occupy permission control register 1.","0xd8 - Occupy permission control register 1.","Occupy permission control register 2.","0xdc - Occupy permission control register 2.","Occupy permission control register 3.","0xe0 - Occupy permission control register 3.","PeriBus2 permission control register 0.","0x5c - PeriBus2 permission control register 0.","PeriBus2 permission control register 1.","0x60 - PeriBus2 permission control register 1.","PeriBus2 permission control register 2.","0x64 - PeriBus2 permission control register 2.","PeriBus2 permission control register 3.","0x68 - PeriBus2 permission control register 3.","PeriBus2 status register.","0x6c - PeriBus2 status register.","Boot permission control register 0.","0xbc - Boot permission control register 0.","Boot permission control register 1.","0xc0 - Boot permission control register 1.","Cache permission control register 0.","0x78 - Cache permission control register 0.","Cache permission control register 1.","0x7c - Cache permission control register 1.","Cache permission control register 2.","0x80 - Cache permission control register 2.","Icache status register.","0x84 - Icache status register.","Dcache status register.","0x88 - Dcache status register.","PeriBus1 permission control register 0.","0x3c - PeriBus1 permission control register 0.","PeriBus1 permission control register 1.","0x40 - PeriBus1 permission control register 1.","PeriBus1 permission control register 2.","0x44 - PeriBus1 permission control register 2.","PeriBus1 permission control register 3.","0x48 - PeriBus1 permission control register 3.","PeriBus1 permission control register 4.","0x4c - PeriBus1 permission control register 4.","PeriBus1 permission control register 5.","0x50 - PeriBus1 permission control register 5.","PeriBus1 permission control register 6.","0x54 - PeriBus1 permission control register 6.","PeriBus1 status register.","0x58 - PeriBus1 status register.","DBUS permission control register 0.","0x28 - DBUS permission control register 0.","DBUS permission control register 1.","0x2c - DBUS permission control register 1.","DBUS permission control register 2.","0x30 - DBUS permission control register 2.","DBUS permission control register 3.","0x34 - DBUS permission control register 3.","DBUS status register.","0x38 - DBUS status register.","IBUS permission control register 0.","0x10 - IBUS permission control register 0.","IBUS permission control register 1.","0x14 - IBUS permission control register 1.","IBUS permission control register 2.","0x18 - IBUS permission control register 2.","IBUS permission control register 3.","0x1c - IBUS permission control register 3.","IBUS permission control register 4.","0x20 - IBUS permission control register 4.","IBUS status register.","0x24 - IBUS status register.","Trace memory permission control register 0.","0x70 - Trace memory permission control register 0.","Trace memory permission control register 1.","0x74 - Trace memory permission control register 1.","SDIO permission control register 0.","0x00 - SDIO permission control register 0.","SDIO permission control register 1.","0x04 - SDIO permission control register 1.","","","","Peripheral access permission control register 0.","Field <code>APB_PERIPHERAL_LOCK</code> reader - Lock register. Setting …","Field <code>APB_PERIPHERAL_LOCK</code> writer - Lock register. Setting …","Register <code>APB_PERIPHERAL_0</code> reader","Register <code>APB_PERIPHERAL_0</code> writer","Bit 0 - Lock register. Setting to 1 locks TX Copy DMA …","Bit 0 - Lock register. Setting to 1 locks TX Copy DMA …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Peripheral access permission control register 1.","Field <code>APB_PERIPHERAL_SPLIT_BURST</code> reader - Setting to 1 …","Field <code>APB_PERIPHERAL_SPLIT_BURST</code> writer - Setting to 1 …","Register <code>APB_PERIPHERAL_1</code> reader","Register <code>APB_PERIPHERAL_1</code> writer","Bit 0 - Setting to 1 splits the data phase of the last …","Bit 0 - Setting to 1 splits the data phase of the last …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","PeribBus2 permission control register.","Field <code>APB_PERI_BYTE_ERROR_CLR</code> reader - The clear signal …","Field <code>APB_PERI_BYTE_ERROR_CLR</code> writer - The clear signal …","Field <code>APB_PERI_BYTE_ERROR_EN</code> reader - The enable signal …","Field <code>APB_PERI_BYTE_ERROR_EN</code> writer - The enable signal …","Field <code>APB_PERI_BYTE_ERROR_INTR</code> reader - APB peripheral …","Register <code>APB_PERIPHERAL_INTR</code> reader","Register <code>APB_PERIPHERAL_INTR</code> writer","Bit 0 - The clear signal for APB peripheral interrupt.","Bit 0 - The clear signal for APB peripheral interrupt.","Bit 1 - The enable signal for APB peripheral access …","Bit 1 - The enable signal for APB peripheral access …","Bit 2 - APB peripheral access interrupt signal.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","PeribBus2 peripheral access status register.","Field <code>APB_PERI_BYTE_ERROR_ADDR</code> reader - Record the …","Register <code>APB_PERIPHERAL_STATUS</code> reader","Bits 0:31 - Record the illegitimate address of APB …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Cache MMU permission control register 0.","Field <code>CACHE_MMU_ACCESS_LOCK</code> reader - Lock register. …","Field <code>CACHE_MMU_ACCESS_LOCK</code> writer - Lock register. …","Register <code>CACHE_MMU_ACCESS_0</code> reader","Register <code>CACHE_MMU_ACCESS_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Lock register. Setting to 1 locks cache MMU …","Bit 0 - Lock register. Setting to 1 locks cache MMU …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Cache MMU permission control register 1.","Field <code>PRO_MMU_RD_ACS</code> reader - Setting to 1 permits read …","Field <code>PRO_MMU_RD_ACS</code> writer - Setting to 1 permits read …","Field <code>PRO_MMU_WR_ACS</code> reader - Setting to 1 permits write …","Field <code>PRO_MMU_WR_ACS</code> writer - Setting to 1 permits write …","Register <code>CACHE_MMU_ACCESS_1</code> reader","Register <code>CACHE_MMU_ACCESS_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Setting to 1 permits read access to MMU memory.","Bit 0 - Setting to 1 permits read access to MMU memory.","Bit 1 - Setting to 1 permits write access to MMU memory.","Bit 1 - Setting to 1 permits write access to MMU memory.","","","","Cache access permission control register 0.","Field <code>CACHE_SOURCE_LOCK</code> reader - Lock register. Setting to …","Field <code>CACHE_SOURCE_LOCK</code> writer - Lock register. Setting to …","Register <code>CACHE_SOURCE_0</code> reader","Register <code>CACHE_SOURCE_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Lock register. Setting to 1 locks cache access …","Bit 0 - Lock register. Setting to 1 locks cache access …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Cache access permission control register 1.","Field <code>PRO_CACHE_D_SOURCE_PRO_DPORT</code> reader - xx","Field <code>PRO_CACHE_D_SOURCE_PRO_DPORT</code> writer - xx","Field <code>PRO_CACHE_D_SOURCE_PRO_DRAM0</code> reader - xx","Field <code>PRO_CACHE_D_SOURCE_PRO_DRAM0</code> writer - xx","Field <code>PRO_CACHE_D_SOURCE_PRO_DROM0</code> reader - xx","Field <code>PRO_CACHE_D_SOURCE_PRO_DROM0</code> writer - xx","Field <code>PRO_CACHE_I_SOURCE_PRO_DROM0</code> reader - xx","Field <code>PRO_CACHE_I_SOURCE_PRO_DROM0</code> writer - xx","Field <code>PRO_CACHE_I_SOURCE_PRO_IRAM1</code> reader - xx","Field <code>PRO_CACHE_I_SOURCE_PRO_IRAM1</code> writer - xx","Field <code>PRO_CACHE_I_SOURCE_PRO_IROM0</code> reader - xx","Field <code>PRO_CACHE_I_SOURCE_PRO_IROM0</code> writer - xx","Register <code>CACHE_SOURCE_1</code> reader","Register <code>CACHE_SOURCE_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - xx","Bit 4 - xx","Bit 3 - xx","Bit 3 - xx","Bit 5 - xx","Bit 5 - xx","Bit 2 - xx","Bit 2 - xx","Bit 0 - xx","Bit 0 - xx","Bit 1 - xx","Bit 1 - xx","","","","Cache tag permission control register 0.","Field <code>CACHE_TAG_ACCESS_LOCK</code> reader - Lock register. …","Field <code>CACHE_TAG_ACCESS_LOCK</code> writer - Lock register. …","Register <code>CACHE_TAG_ACCESS_0</code> reader","Register <code>CACHE_TAG_ACCESS_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Lock register. Setting to 1 locks cache tag …","Bit 0 - Lock register. Setting to 1 locks cache tag …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Cache tag permission control register 1.","Field <code>PRO_D_TAG_RD_ACS</code> reader - Setting to 1 permits read …","Field <code>PRO_D_TAG_RD_ACS</code> writer - Setting to 1 permits read …","Field <code>PRO_D_TAG_WR_ACS</code> reader - Setting to 1 permits write …","Field <code>PRO_D_TAG_WR_ACS</code> writer - Setting to 1 permits write …","Field <code>PRO_I_TAG_RD_ACS</code> reader - Setting to 1 permits read …","Field <code>PRO_I_TAG_RD_ACS</code> writer - Setting to 1 permits read …","Field <code>PRO_I_TAG_WR_ACS</code> reader - Setting to 1 permits write …","Field <code>PRO_I_TAG_WR_ACS</code> writer - Setting to 1 permits write …","Register <code>CACHE_TAG_ACCESS_1</code> reader","Register <code>CACHE_TAG_ACCESS_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Setting to 1 permits read access to Dcache tag …","Bit 2 - Setting to 1 permits read access to Dcache tag …","Bit 3 - Setting to 1 permits write access to Dcache tag …","Bit 3 - Setting to 1 permits write access to Dcache tag …","Bit 0 - Setting to 1 permits read access to Icache tag …","Bit 0 - Setting to 1 permits read access to Icache tag …","Bit 1 - Setting to 1 permits write access to Icache tag …","Bit 1 - Setting to 1 permits write access to Icache tag …","","","","Field <code>CLK_EN</code> reader - Enable the clock of permission …","Field <code>CLK_EN</code> writer - Enable the clock of permission …","Clock gate register of permission control.","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Enable the clock of permission control module when …","Bit 0 - Enable the clock of permission control module when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","PeribBus1 permission control register.","Field <code>CPU_PERI_BYTE_ERROR_CLR</code> reader - The clear signal …","Field <code>CPU_PERI_BYTE_ERROR_CLR</code> writer - The clear signal …","Field <code>CPU_PERI_BYTE_ERROR_EN</code> reader - The enable signal …","Field <code>CPU_PERI_BYTE_ERROR_EN</code> writer - The enable signal …","Field <code>CPU_PERI_BYTE_ERROR_INTR</code> reader - CPU peripheral …","Register <code>CPU_PERIPHERAL_INTR</code> reader","Register <code>CPU_PERIPHERAL_INTR</code> writer","Writes raw bits to the register.","","","Bit 0 - The clear signal for CPU peripheral access …","Bit 0 - The clear signal for CPU peripheral access …","Bit 1 - The enable signal for CPU peripheral access …","Bit 1 - The enable signal for CPU peripheral access …","Bit 2 - CPU peripheral access interrupt signal.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","PeribBus1 peripheral access status register.","Field <code>CPU_PERI_BYTE_ERROR_ADDR</code> reader - Record the …","Register <code>CPU_PERIPHERAL_STATUS</code> reader","","","Bits 0:31 - Record the illegitimate address of CPU …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - Version control register.","Version control register.","Field <code>DATE</code> writer - Version control register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Version control register.","Bits 0:27 - Version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Internal DMA permission control register 0.","Field <code>DMA_APB_I_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>DMA_APB_I_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>DMA_APB_I_0</code> reader","Register <code>DMA_APB_I_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Lock register. Setting to 1 locks internal DMA …","Bit 0 - Lock register. Setting to 1 locks internal DMA …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Internal DMA permission control register 1.","Field <code>DMA_APB_I_SRAM_0_R</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_0_R</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_0_W</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_0_W</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_1_R</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_1_R</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_1_W</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_1_W</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_2_R</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_2_R</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_2_W</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_2_W</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_3_R</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_3_R</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_3_W</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_3_W</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_4_H_R</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_4_H_R</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_4_H_W</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_4_H_W</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_4_L_R</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_4_L_R</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_4_L_W</code> reader - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_4_L_W</code> writer - Setting to 1 grants …","Field <code>DMA_APB_I_SRAM_4_SPLTADDR</code> reader - Configure the …","Field <code>DMA_APB_I_SRAM_4_SPLTADDR</code> writer - Configure the …","Register <code>DMA_APB_I_1</code> reader","Register <code>DMA_APB_I_1</code> writer","Writes raw bits to the register.","","","Bit 0 - Setting to 1 grants internal DMA permission to …","Bit 0 - Setting to 1 grants internal DMA permission to …","Bit 1 - Setting to 1 grants internal DMA permission to …","Bit 1 - Setting to 1 grants internal DMA permission to …","Bit 2 - Setting to 1 grants internal DMA permission to …","Bit 2 - Setting to 1 grants internal DMA permission to …","Bit 3 - Setting to 1 grants internal DMA permission to …","Bit 3 - Setting to 1 grants internal DMA permission to …","Bit 4 - Setting to 1 grants internal DMA permission to …","Bit 4 - Setting to 1 grants internal DMA permission to …","Bit 5 - Setting to 1 grants internal DMA permission to …","Bit 5 - Setting to 1 grants internal DMA permission to …","Bit 6 - Setting to 1 grants internal DMA permission to …","Bit 6 - Setting to 1 grants internal DMA permission to …","Bit 7 - Setting to 1 grants internal DMA permission to …","Bit 7 - Setting to 1 grants internal DMA permission to …","Bit 27 - Setting to 1 grants internal DMA permission to …","Bit 27 - Setting to 1 grants internal DMA permission to …","Bit 28 - Setting to 1 grants internal DMA permission to …","Bit 28 - Setting to 1 grants internal DMA permission to …","Bit 25 - Setting to 1 grants internal DMA permission to …","Bit 25 - Setting to 1 grants internal DMA permission to …","Bit 26 - Setting to 1 grants internal DMA permission to …","Bit 26 - Setting to 1 grants internal DMA permission to …","Bits 8:24 - Configure the split address of SRAM Block 4-21 …","Bits 8:24 - Configure the split address of SRAM Block 4-21 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Internal DMA permission control register 2.","Field <code>DMA_APB_I_ILG_CLR</code> reader - The clear signal for …","Field <code>DMA_APB_I_ILG_CLR</code> writer - The clear signal for …","Field <code>DMA_APB_I_ILG_EN</code> reader - The enable signal for …","Field <code>DMA_APB_I_ILG_EN</code> writer - The enable signal for …","Field <code>DMA_APB_I_ILG_INTR</code> reader - Internal DMA access …","Register <code>DMA_APB_I_2</code> reader","Register <code>DMA_APB_I_2</code> writer","Writes raw bits to the register.","","","Bit 0 - The clear signal for internal DMA access interrupt.","Bit 0 - The clear signal for internal DMA access interrupt.","Bit 1 - The enable signal for internal DMA access …","Bit 1 - The enable signal for internal DMA access …","Bit 2 - Internal DMA access interrupt signal.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Internal DMA status register.","Field <code>DMA_APB_I_ILG_ST</code> reader - Record the illegitimate …","Register <code>DMA_APB_I_3</code> reader","","","Bits 0:22 - Record the illegitimate information of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","RX Copy DMA permission control register 0.","Field <code>DMA_RX_I_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>DMA_RX_I_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>DMA_RX_I_0</code> reader","Register <code>DMA_RX_I_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Lock register. Setting to 1 locks RX Copy DMA …","Bit 0 - Lock register. Setting to 1 locks RX Copy DMA …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","RX Copy DMA permission control register 1.","Field <code>DMA_RX_I_SRAM_0_R</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_0_R</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_0_W</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_0_W</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_1_R</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_1_R</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_1_W</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_1_W</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_2_R</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_2_R</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_2_W</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_2_W</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_3_R</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_3_R</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_3_W</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_3_W</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_4_H_R</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_4_H_R</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_4_H_W</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_4_H_W</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_4_L_R</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_4_L_R</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_4_L_W</code> reader - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_4_L_W</code> writer - Setting to 1 grants RX …","Field <code>DMA_RX_I_SRAM_4_SPLTADDR</code> reader - Configure the …","Field <code>DMA_RX_I_SRAM_4_SPLTADDR</code> writer - Configure the …","Register <code>DMA_RX_I_1</code> reader","Register <code>DMA_RX_I_1</code> writer","Writes raw bits to the register.","","","Bit 0 - Setting to 1 grants RX Copy DMA permission to read …","Bit 0 - Setting to 1 grants RX Copy DMA permission to read …","Bit 1 - Setting to 1 grants RX Copy DMA permission to …","Bit 1 - Setting to 1 grants RX Copy DMA permission to …","Bit 2 - Setting to 1 grants RX Copy DMA permission to read …","Bit 2 - Setting to 1 grants RX Copy DMA permission to read …","Bit 3 - Setting to 1 grants RX Copy DMA permission to …","Bit 3 - Setting to 1 grants RX Copy DMA permission to …","Bit 4 - Setting to 1 grants RX Copy DMA permission to read …","Bit 4 - Setting to 1 grants RX Copy DMA permission to read …","Bit 5 - Setting to 1 grants RX Copy DMA permission to …","Bit 5 - Setting to 1 grants RX Copy DMA permission to …","Bit 6 - Setting to 1 grants RX Copy DMA permission to read …","Bit 6 - Setting to 1 grants RX Copy DMA permission to read …","Bit 7 - Setting to 1 grants RX Copy DMA permission to …","Bit 7 - Setting to 1 grants RX Copy DMA permission to …","Bit 27 - Setting to 1 grants RX Copy DMA permission to …","Bit 27 - Setting to 1 grants RX Copy DMA permission to …","Bit 28 - Setting to 1 grants RX Copy DMA permission to …","Bit 28 - Setting to 1 grants RX Copy DMA permission to …","Bit 25 - Setting to 1 grants RX Copy DMA permission to …","Bit 25 - Setting to 1 grants RX Copy DMA permission to …","Bit 26 - Setting to 1 grants RX Copy DMA permission to …","Bit 26 - Setting to 1 grants RX Copy DMA permission to …","Bits 8:24 - Configure the split address of SRAM Block 4-21 …","Bits 8:24 - Configure the split address of SRAM Block 4-21 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","RX Copy DMA permission control register 2.","Field <code>DMA_RX_I_ILG_CLR</code> reader - The clear signal for RX …","Field <code>DMA_RX_I_ILG_CLR</code> writer - The clear signal for RX …","Field <code>DMA_RX_I_ILG_EN</code> reader - The enable signal for RX …","Field <code>DMA_RX_I_ILG_EN</code> writer - The enable signal for RX …","Field <code>DMA_RX_I_ILG_INTR</code> reader - RX Copy DMA access …","Register <code>DMA_RX_I_2</code> reader","Register <code>DMA_RX_I_2</code> writer","Writes raw bits to the register.","","","Bit 0 - The clear signal for RX Copy DMA access interrupt.","Bit 0 - The clear signal for RX Copy DMA access interrupt.","Bit 1 - The enable signal for RX Copy DMA access interrupt.","Bit 1 - The enable signal for RX Copy DMA access interrupt.","Bit 2 - RX Copy DMA access interrupt signal.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","RX Copy DMA status register.","Field <code>DMA_RX_I_ILG_ST</code> reader - Record the illegitimate …","Register <code>DMA_RX_I_3</code> reader","","","Bits 0:22 - Record the illegitimate information of RX Copy …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","TX Copy DMA permission control register 0.","Field <code>DMA_TX_I_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>DMA_TX_I_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>DMA_TX_I_0</code> reader","Register <code>DMA_TX_I_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Lock register. Setting to 1 locks TX Copy DMA …","Bit 0 - Lock register. Setting to 1 locks TX Copy DMA …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","TX Copy DMA permission control register 1.","Field <code>DMA_TX_I_SRAM_0_R</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_0_R</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_0_W</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_0_W</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_1_R</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_1_R</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_1_W</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_1_W</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_2_R</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_2_R</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_2_W</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_2_W</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_3_R</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_3_R</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_3_W</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_3_W</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_4_H_R</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_4_H_R</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_4_H_W</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_4_H_W</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_4_L_R</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_4_L_R</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_4_L_W</code> reader - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_4_L_W</code> writer - Setting to 1 grants TX …","Field <code>DMA_TX_I_SRAM_4_SPLTADDR</code> reader - Configure the …","Field <code>DMA_TX_I_SRAM_4_SPLTADDR</code> writer - Configure the …","Register <code>DMA_TX_I_1</code> reader","Register <code>DMA_TX_I_1</code> writer","Writes raw bits to the register.","","","Bit 0 - Setting to 1 grants TX Copy DMA permission to read …","Bit 0 - Setting to 1 grants TX Copy DMA permission to read …","Bit 1 - Setting to 1 grants TX Copy DMA permission to …","Bit 1 - Setting to 1 grants TX Copy DMA permission to …","Bit 2 - Setting to 1 grants TX Copy DMA permission to read …","Bit 2 - Setting to 1 grants TX Copy DMA permission to read …","Bit 3 - Setting to 1 grants TX Copy DMA permission to …","Bit 3 - Setting to 1 grants TX Copy DMA permission to …","Bit 4 - Setting to 1 grants TX Copy DMA permission to read …","Bit 4 - Setting to 1 grants TX Copy DMA permission to read …","Bit 5 - Setting to 1 grants TX Copy DMA permission to …","Bit 5 - Setting to 1 grants TX Copy DMA permission to …","Bit 6 - Setting to 1 grants TX Copy DMA permission to read …","Bit 6 - Setting to 1 grants TX Copy DMA permission to read …","Bit 7 - Setting to 1 grants TX Copy DMA permission to …","Bit 7 - Setting to 1 grants TX Copy DMA permission to …","Bit 27 - Setting to 1 grants TX Copy DMA permission to …","Bit 27 - Setting to 1 grants TX Copy DMA permission to …","Bit 28 - Setting to 1 grants TX Copy DMA permission to …","Bit 28 - Setting to 1 grants TX Copy DMA permission to …","Bit 25 - Setting to 1 grants TX Copy DMA permission to …","Bit 25 - Setting to 1 grants TX Copy DMA permission to …","Bit 26 - Setting to 1 grants TX Copy DMA permission to …","Bit 26 - Setting to 1 grants TX Copy DMA permission to …","Bits 8:24 - Configure the split address of SRAM Block 4-21 …","Bits 8:24 - Configure the split address of SRAM Block 4-21 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","TX Copy DMA permission control register 2.","Field <code>DMA_TX_I_ILG_CLR</code> reader - The clear signal for TX …","Field <code>DMA_TX_I_ILG_CLR</code> writer - The clear signal for TX …","Field <code>DMA_TX_I_ILG_EN</code> reader - The enable signal for TX …","Field <code>DMA_TX_I_ILG_EN</code> writer - The enable signal for TX …","Field <code>DMA_TX_I_ILG_INTR</code> reader - TX Copy DMA access …","Register <code>DMA_TX_I_2</code> reader","Register <code>DMA_TX_I_2</code> writer","Writes raw bits to the register.","","","Bit 0 - The clear signal for TX Copy DMA access interrupt.","Bit 0 - The clear signal for TX Copy DMA access interrupt.","Bit 1 - The enable signal for TX Copy DMA access interrupt.","Bit 1 - The enable signal for TX Copy DMA access interrupt.","Bit 2 - TX Copy DMA access interrupt signal.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","TX Copy DMA status register.","Field <code>DMA_TX_I_ILG_ST</code> reader - Record the illegitimate …","Register <code>DMA_TX_I_3</code> reader","","","Bits 0:22 - Record the illegitimate information of TX Copy …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","MAC dump permission control register 0.","Field <code>MAC_DUMP_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>MAC_DUMP_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>MAC_DUMP_0</code> reader","Register <code>MAC_DUMP_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Lock register. Setting to 1 locks MAC dump …","Bit 0 - Lock register. Setting to 1 locks MAC dump …","","","","MAC dump permission control register 1.","Field <code>MAC_DUMP_CONNECT</code> reader - Configure MAC dump …","Field <code>MAC_DUMP_CONNECT</code> writer - Configure MAC dump …","Register <code>MAC_DUMP_1</code> reader","Register <code>MAC_DUMP_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - Configure MAC dump connection.","Bits 0:11 - Configure MAC dump connection.","","","","Occupy permission control register 0.","Field <code>OCCUPY_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>OCCUPY_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>OCCUPY_0</code> reader","Register <code>OCCUPY_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Lock register. Setting to 1 locks occupy …","Bit 0 - Lock register. Setting to 1 locks occupy …","","","","Occupy permission control register 1.","Field <code>OCCUPY_CACHE</code> reader - Configure whether SRAM Block …","Field <code>OCCUPY_CACHE</code> writer - Configure whether SRAM Block …","Register <code>OCCUPY_1</code> reader","Register <code>OCCUPY_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Configure whether SRAM Block 0-3 is used as …","Bits 0:3 - Configure whether SRAM Block 0-3 is used as …","","","","Occupy permission control register 2.","Field <code>OCCUPY_MAC_DUMP</code> reader - Configure whether SRAM …","Field <code>OCCUPY_MAC_DUMP</code> writer - Configure whether SRAM …","Register <code>OCCUPY_2</code> reader","Register <code>OCCUPY_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Configure whether SRAM Block 18-21 is used as …","Bits 0:3 - Configure whether SRAM Block 18-21 is used as …","","","","Occupy permission control register 3.","Field <code>OCCUPY_PRO_TRACE</code> reader - Configure one block of …","Field <code>OCCUPY_PRO_TRACE</code> writer - Configure one block of …","Register <code>OCCUPY_3</code> reader","Register <code>OCCUPY_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - Configure one block of SRAM Block 4-21 is used …","Bits 0:17 - Configure one block of SRAM Block 4-21 is used …","","","","PeriBus2 permission control register 0.","Field <code>PRO_AHB_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>PRO_AHB_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>PRO_AHB_0</code> reader","Register <code>PRO_AHB_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Lock register. Setting to 1 locks PeriBus2 …","Bit 0 - Lock register. Setting to 1 locks PeriBus2 …","","","","PeriBus2 permission control register 1.","Field <code>PRO_AHB_RTCSLOW_0_H_F</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_H_F</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_H_R</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_H_R</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_H_W</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_H_W</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_L_F</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_L_F</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_L_R</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_L_R</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_L_W</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_L_W</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_0_SPLTADDR</code> reader - Configure the …","Field <code>PRO_AHB_RTCSLOW_0_SPLTADDR</code> writer - Configure the …","Register <code>PRO_AHB_1</code> reader","Register <code>PRO_AHB_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 14 - Setting to 1 grants PeriBus2 permission to fetch …","Bit 14 - Setting to 1 grants PeriBus2 permission to fetch …","Bit 15 - Setting to 1 grants PeriBus2 permission to read …","Bit 15 - Setting to 1 grants PeriBus2 permission to read …","Bit 16 - Setting to 1 grants PeriBus2 permission to write …","Bit 16 - Setting to 1 grants PeriBus2 permission to write …","Bit 11 - Setting to 1 grants PeriBus2 permission to fetch …","Bit 11 - Setting to 1 grants PeriBus2 permission to fetch …","Bit 12 - Setting to 1 grants PeriBus2 permission to read …","Bit 12 - Setting to 1 grants PeriBus2 permission to read …","Bit 13 - Setting to 1 grants PeriBus2 permission to write …","Bit 13 - Setting to 1 grants PeriBus2 permission to write …","Bits 0:10 - Configure the split address of RTCSlow_0 for …","Bits 0:10 - Configure the split address of RTCSlow_0 for …","","","","PeriBus2 permission control register 2.","Field <code>PRO_AHB_RTCSLOW_1_H_F</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_H_F</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_H_R</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_H_R</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_H_W</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_H_W</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_L_F</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_L_F</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_L_R</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_L_R</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_L_W</code> reader - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_L_W</code> writer - Setting to 1 grants …","Field <code>PRO_AHB_RTCSLOW_1_SPLTADDR</code> reader - Configure the …","Field <code>PRO_AHB_RTCSLOW_1_SPLTADDR</code> writer - Configure the …","Register <code>PRO_AHB_2</code> reader","Register <code>PRO_AHB_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 14 - Setting to 1 grants PeriBus2 permission to fetch …","Bit 14 - Setting to 1 grants PeriBus2 permission to fetch …","Bit 15 - Setting to 1 grants PeriBus2 permission to read …","Bit 15 - Setting to 1 grants PeriBus2 permission to read …","Bit 16 - Setting to 1 grants PeriBus2 permission to write …","Bit 16 - Setting to 1 grants PeriBus2 permission to write …","Bit 11 - Setting to 1 grants PeriBus2 permission to fetch …","Bit 11 - Setting to 1 grants PeriBus2 permission to fetch …","Bit 12 - Setting to 1 grants PeriBus2 permission to read …","Bit 12 - Setting to 1 grants PeriBus2 permission to read …","Bit 13 - Setting to 1 grants PeriBus2 permission to write …","Bit 13 - Setting to 1 grants PeriBus2 permission to write …","Bits 0:10 - Configure the split address of RTCSlow_1 for …","Bits 0:10 - Configure the split address of RTCSlow_1 for …","","","","PeriBus2 permission control register 3.","Field <code>PRO_AHB_ILG_CLR</code> reader - The clear signal for …","Field <code>PRO_AHB_ILG_CLR</code> writer - The clear signal for …","Field <code>PRO_AHB_ILG_EN</code> reader - The enable signal for …","Field <code>PRO_AHB_ILG_EN</code> writer - The enable signal for …","Field <code>PRO_AHB_ILG_INTR</code> reader - PeriBus2 access interrupt …","Register <code>PRO_AHB_3</code> reader","Register <code>PRO_AHB_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The clear signal for PeriBus2 access interrupt.","Bit 0 - The clear signal for PeriBus2 access interrupt.","Bit 1 - The enable signal for PeriBus2 access interrupt.","Bit 1 - The enable signal for PeriBus2 access interrupt.","Bit 2 - PeriBus2 access interrupt signal.","","","","PeriBus2 status register.","Field <code>PRO_AHB_ILG_ST</code> reader - Record the illegitimate …","Register <code>PRO_AHB_4</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Record the illegitimate information of …","","","","Boot permission control register 0.","Field <code>PRO_BOOT_LOCATION_LOCK</code> reader - Lock register. …","Field <code>PRO_BOOT_LOCATION_LOCK</code> writer - Lock register. …","Register <code>PRO_BOOT_LOCATION_0</code> reader","Register <code>PRO_BOOT_LOCATION_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Lock register. Setting to 1 locks boot remap …","Bit 0 - Lock register. Setting to 1 locks boot remap …","","","","Boot permission control register 1.","Field <code>PRO_BOOT_REMAP</code> reader - If set to 1, enable boot …","Field <code>PRO_BOOT_REMAP</code> writer - If set to 1, enable boot …","Register <code>PRO_BOOT_LOCATION_1</code> reader","Register <code>PRO_BOOT_LOCATION_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - If set to 1, enable boot remap function.","Bit 0 - If set to 1, enable boot remap function.","","","","Cache permission control register 0.","Field <code>PRO_CACHE_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>PRO_CACHE_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>PRO_CACHE_0</code> reader","Register <code>PRO_CACHE_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Lock register. Setting to 1 locks cache permission …","Bit 0 - Lock register. Setting to 1 locks cache permission …","","","","Cache permission control register 1.","Field <code>PRO_CACHE_CONNECT</code> reader - Configure which SRAM …","Field <code>PRO_CACHE_CONNECT</code> writer - Configure which SRAM …","Register <code>PRO_CACHE_1</code> reader","Register <code>PRO_CACHE_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - Configure which SRAM Block will be occupied by …","Bits 0:15 - Configure which SRAM Block will be occupied by …","","","","Cache permission control register 2.","Field <code>PRO_CACHE_ILG_CLR</code> reader - The clear signal for …","Field <code>PRO_CACHE_ILG_CLR</code> writer - The clear signal for …","Field <code>PRO_CACHE_ILG_EN</code> reader - The enable signal for …","Field <code>PRO_CACHE_ILG_EN</code> writer - The enable signal for …","Field <code>PRO_CACHE_ILG_INTR</code> reader - Cache access interrupt …","Register <code>PRO_CACHE_2</code> reader","Register <code>PRO_CACHE_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The clear signal for cache access interrupt.","Bit 0 - The clear signal for cache access interrupt.","Bit 1 - The enable signal for cache access interrupt.","Bit 1 - The enable signal for cache access interrupt.","Bit 2 - Cache access interrupt signal.","","","","Icache status register.","Field <code>PRO_CACHE_ILG_ST_I</code> reader - Record the illegitimate …","Register <code>PRO_CACHE_3</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:16 - Record the illegitimate information of ICache …","","","","Dcache status register.","Field <code>PRO_CACHE_ILG_ST_D</code> reader - Record the illegitimate …","Register <code>PRO_CACHE_4</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:16 - Record the illegitimate information of Dcache …","","","","PeriBus1 permission control register 0.","Field <code>PRO_DPORT_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>PRO_DPORT_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>PRO_DPORT_0</code> reader","Register <code>PRO_DPORT_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Lock register. Setting to 1 locks PeriBus1 …","Bit 0 - Lock register. Setting to 1 locks PeriBus1 …","","","","PeriBus1 permission control register 1.","Field <code>PRO_DPORT_APB_PERIPHERAL_FORBID</code> reader - Setting to …","Field <code>PRO_DPORT_APB_PERIPHERAL_FORBID</code> writer - Setting to …","Field <code>PRO_DPORT_RESERVE_FIFO_VALID</code> reader - Configure …","Field <code>PRO_DPORT_RESERVE_FIFO_VALID</code> writer - Configure …","Field <code>PRO_DPORT_RTCSLOW_H_R</code> reader - Setting to 1 grants …","Field <code>PRO_DPORT_RTCSLOW_H_R</code> writer - Setting to 1 grants …","Field <code>PRO_DPORT_RTCSLOW_H_W</code> reader - Setting to 1 grants …","Field <code>PRO_DPORT_RTCSLOW_H_W</code> writer - Setting to 1 grants …","Field <code>PRO_DPORT_RTCSLOW_L_R</code> reader - Setting to 1 grants …","Field <code>PRO_DPORT_RTCSLOW_L_R</code> writer - Setting to 1 grants …","Field <code>PRO_DPORT_RTCSLOW_L_W</code> reader - Setting to 1 grants …","Field <code>PRO_DPORT_RTCSLOW_L_W</code> writer - Setting to 1 grants …","Field <code>PRO_DPORT_RTCSLOW_SPLTADDR</code> reader - Configure the …","Field <code>PRO_DPORT_RTCSLOW_SPLTADDR</code> writer - Configure the …","Register <code>PRO_DPORT_1</code> reader","Register <code>PRO_DPORT_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Setting to 1 denies PeriBus1 bus???s access to APB …","Bit 0 - Setting to 1 denies PeriBus1 bus???s access to APB …","Bits 16:19 - Configure whether to enable read protection …","Bits 16:19 - Configure whether to enable read protection …","Bit 14 - Setting to 1 grants PeriBus1 permission to read …","Bit 14 - Setting to 1 grants PeriBus1 permission to read …","Bit 15 - Setting to 1 grants PeriBus1 permission to write …","Bit 15 - Setting to 1 grants PeriBus1 permission to write …","Bit 12 - Setting to 1 grants PeriBus1 permission to read …","Bit 12 - Setting to 1 grants PeriBus1 permission to read …","Bit 13 - Setting to 1 grants PeriBus1 permission to write …","Bit 13 - Setting to 1 grants PeriBus1 permission to write …","Bits 1:11 - Configure the split address of RTC FAST for …","Bits 1:11 - Configure the split address of RTC FAST for …","","","","PeriBus1 permission control register 2.","Field <code>PRO_DPORT_RESERVE_FIFO_0</code> reader - Configure …","Field <code>PRO_DPORT_RESERVE_FIFO_0</code> writer - Configure …","Register <code>PRO_DPORT_2</code> reader","Register <code>PRO_DPORT_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - Configure read-protection address 0.","Bits 0:17 - Configure read-protection address 0.","","","","PeriBus1 permission control register 3.","Field <code>PRO_DPORT_RESERVE_FIFO_1</code> reader - Configure …","Field <code>PRO_DPORT_RESERVE_FIFO_1</code> writer - Configure …","Register <code>PRO_DPORT_3</code> reader","Register <code>PRO_DPORT_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - Configure read-protection address 1.","Bits 0:17 - Configure read-protection address 1.","","","","PeriBus1 permission control register 4.","Field <code>PRO_DPORT_RESERVE_FIFO_2</code> reader - Configure …","Field <code>PRO_DPORT_RESERVE_FIFO_2</code> writer - Configure …","Register <code>PRO_DPORT_4</code> reader","Register <code>PRO_DPORT_4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - Configure read-protection address 2.","Bits 0:17 - Configure read-protection address 2.","","","","PeriBus1 permission control register 5.","Field <code>PRO_DPORT_RESERVE_FIFO_3</code> reader - Configure …","Field <code>PRO_DPORT_RESERVE_FIFO_3</code> writer - Configure …","Register <code>PRO_DPORT_5</code> reader","Register <code>PRO_DPORT_5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - Configure read-protection address 3.","Bits 0:17 - Configure read-protection address 3.","","","","PeriBus1 permission control register 6.","Field <code>PRO_DPORT_ILG_CLR</code> reader - The clear signal for …","Field <code>PRO_DPORT_ILG_CLR</code> writer - The clear signal for …","Field <code>PRO_DPORT_ILG_EN</code> reader - The enable signal for …","Field <code>PRO_DPORT_ILG_EN</code> writer - The enable signal for …","Field <code>PRO_DPORT_ILG_INTR</code> reader - PeriBus1 access …","Register <code>PRO_DPORT_6</code> reader","Register <code>PRO_DPORT_6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The clear signal for PeriBus1 access interrupt.","Bit 0 - The clear signal for PeriBus1 access interrupt.","Bit 1 - The enable signal for PeriBus1 access interrupt.","Bit 1 - The enable signal for PeriBus1 access interrupt.","Bit 2 - PeriBus1 access interrupt signal.","","","","PeriBus1 status register.","Field <code>PRO_DPORT_ILG_ST</code> reader - Record the illegitimate …","Register <code>PRO_DPORT_7</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - Record the illegitimate information of …","","","","DBUS permission control register 0.","Field <code>PRO_DRAM0_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>PRO_DRAM0_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>PRO_DRAM0_0</code> reader","Register <code>PRO_DRAM0_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Lock register. Setting to 1 locks DBUS0 permission …","Bit 0 - Lock register. Setting to 1 locks DBUS0 permission …","","","","DBUS permission control register 1.","Field <code>PRO_DRAM0_SRAM_0_R</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_0_R</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_0_W</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_0_W</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_1_R</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_1_R</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_1_W</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_1_W</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_2_R</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_2_R</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_2_W</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_2_W</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_3_R</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_3_R</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_3_W</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_3_W</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_4_H_R</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_4_H_R</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_4_H_W</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_4_H_W</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_4_L_R</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_4_L_R</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_4_L_W</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_4_L_W</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_SRAM_4_SPLTADDR</code> reader - Configure the …","Field <code>PRO_DRAM0_SRAM_4_SPLTADDR</code> writer - Configure the …","Register <code>PRO_DRAM0_1</code> reader","Register <code>PRO_DRAM0_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 0 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 1 - Setting to 1 grants DBUS0 permission to write SRAM …","Bit 1 - Setting to 1 grants DBUS0 permission to write SRAM …","Bit 2 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 2 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 3 - Setting to 1 grants DBUS0 permission to write SRAM …","Bit 3 - Setting to 1 grants DBUS0 permission to write SRAM …","Bit 4 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 4 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 5 - Setting to 1 grants DBUS0 permission to write SRAM …","Bit 5 - Setting to 1 grants DBUS0 permission to write SRAM …","Bit 6 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 6 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 7 - Setting to 1 grants DBUS0 permission to write SRAM …","Bit 7 - Setting to 1 grants DBUS0 permission to write SRAM …","Bit 27 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 27 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 28 - Setting to 1 grants DBUS0 permission to write …","Bit 28 - Setting to 1 grants DBUS0 permission to write …","Bit 25 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 25 - Setting to 1 grants DBUS0 permission to read SRAM …","Bit 26 - Setting to 1 grants DBUS0 permission to write …","Bit 26 - Setting to 1 grants DBUS0 permission to write …","Bits 8:24 - Configure the split address of SRAM Block 4-21 …","Bits 8:24 - Configure the split address of SRAM Block 4-21 …","","","","DBUS permission control register 2.","Field <code>PRO_DRAM0_RTCFAST_H_R</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_RTCFAST_H_R</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_RTCFAST_H_W</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_RTCFAST_H_W</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_RTCFAST_L_R</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_RTCFAST_L_R</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_RTCFAST_L_W</code> reader - Setting to 1 grants …","Field <code>PRO_DRAM0_RTCFAST_L_W</code> writer - Setting to 1 grants …","Field <code>PRO_DRAM0_RTCFAST_SPLTADDR</code> reader - Configure the …","Field <code>PRO_DRAM0_RTCFAST_SPLTADDR</code> writer - Configure the …","Register <code>PRO_DRAM0_2</code> reader","Register <code>PRO_DRAM0_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13 - Setting to 1 grants DBUS0 permission to read RTC …","Bit 13 - Setting to 1 grants DBUS0 permission to read RTC …","Bit 14 - Setting to 1 grants DBUS0 permission to write RTC …","Bit 14 - Setting to 1 grants DBUS0 permission to write RTC …","Bit 11 - Setting to 1 grants DBUS0 permission to read RTC …","Bit 11 - Setting to 1 grants DBUS0 permission to read RTC …","Bit 12 - Setting to 1 grants DBUS0 permission to write RTC …","Bit 12 - Setting to 1 grants DBUS0 permission to write RTC …","Bits 0:10 - Configure the split address of RTC FAST for …","Bits 0:10 - Configure the split address of RTC FAST for …","","","","DBUS permission control register 3.","Field <code>PRO_DRAM0_ILG_CLR</code> reader - The clear signal for …","Field <code>PRO_DRAM0_ILG_CLR</code> writer - The clear signal for …","Field <code>PRO_DRAM0_ILG_EN</code> reader - The enable signal for …","Field <code>PRO_DRAM0_ILG_EN</code> writer - The enable signal for …","Field <code>PRO_DRAM0_ILG_INTR</code> reader - DBUS0 access interrupt …","Register <code>PRO_DRAM0_3</code> reader","Register <code>PRO_DRAM0_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The clear signal for DBUS0 access interrupt.","Bit 0 - The clear signal for DBUS0 access interrupt.","Bit 1 - The enable signal for DBUS0 access interrupt.","Bit 1 - The enable signal for DBUS0 access interrupt.","Bit 2 - DBUS0 access interrupt signal.","","","","DBUS status register.","Field <code>PRO_DRAM0_ILG_ST</code> reader - Record the illegitimate …","Register <code>PRO_DRAM0_4</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - Record the illegitimate information of DBUS. …","","","","IBUS permission control register 0.","Field <code>PRO_IRAM0_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>PRO_IRAM0_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>PRO_IRAM0_0</code> reader","Register <code>PRO_IRAM0_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Lock register. Setting to 1 locks IBUS permission …","Bit 0 - Lock register. Setting to 1 locks IBUS permission …","","","","IBUS permission control register 1.","Field <code>PRO_IRAM0_SRAM_0_F</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_0_F</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_0_R</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_0_R</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_0_W</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_0_W</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_1_F</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_1_F</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_1_R</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_1_R</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_1_W</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_1_W</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_2_F</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_2_F</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_2_R</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_2_R</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_2_W</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_2_W</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_3_F</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_3_F</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_3_R</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_3_R</code> writer - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_3_W</code> reader - Setting to 1 grants IBUS …","Field <code>PRO_IRAM0_SRAM_3_W</code> writer - Setting to 1 grants IBUS …","Register <code>PRO_IRAM0_1</code> reader","Register <code>PRO_IRAM0_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 0 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 1 - Setting to 1 grants IBUS permission to read SRAM …","Bit 1 - Setting to 1 grants IBUS permission to read SRAM …","Bit 2 - Setting to 1 grants IBUS permission to write SRAM …","Bit 2 - Setting to 1 grants IBUS permission to write SRAM …","Bit 3 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 3 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 4 - Setting to 1 grants IBUS permission to read SRAM …","Bit 4 - Setting to 1 grants IBUS permission to read SRAM …","Bit 5 - Setting to 1 grants IBUS permission to write SRAM …","Bit 5 - Setting to 1 grants IBUS permission to write SRAM …","Bit 6 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 6 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 7 - Setting to 1 grants IBUS permission to read SRAM …","Bit 7 - Setting to 1 grants IBUS permission to read SRAM …","Bit 8 - Setting to 1 grants IBUS permission to write SRAM …","Bit 8 - Setting to 1 grants IBUS permission to write SRAM …","Bit 9 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 9 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 10 - Setting to 1 grants IBUS permission to read SRAM …","Bit 10 - Setting to 1 grants IBUS permission to read SRAM …","Bit 11 - Setting to 1 grants IBUS permission to write SRAM …","Bit 11 - Setting to 1 grants IBUS permission to write SRAM …","","","","IBUS permission control register 2.","Field <code>PRO_IRAM0_SRAM_4_H_F</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_H_F</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_H_R</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_H_R</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_H_W</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_H_W</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_L_F</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_L_F</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_L_R</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_L_R</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_L_W</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_L_W</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_SRAM_4_SPLTADDR</code> reader - Configure the …","Field <code>PRO_IRAM0_SRAM_4_SPLTADDR</code> writer - Configure the …","Register <code>PRO_IRAM0_2</code> reader","Register <code>PRO_IRAM0_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 20 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 20 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 21 - Setting to 1 grants IBUS permission to read SRAM …","Bit 21 - Setting to 1 grants IBUS permission to read SRAM …","Bit 22 - Setting to 1 grants IBUS permission to write SRAM …","Bit 22 - Setting to 1 grants IBUS permission to write SRAM …","Bit 17 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 17 - Setting to 1 grants IBUS permission to fetch SRAM …","Bit 18 - Setting to 1 grants IBUS permission to read SRAM …","Bit 18 - Setting to 1 grants IBUS permission to read SRAM …","Bit 19 - Setting to 1 grants IBUS permission to write SRAM …","Bit 19 - Setting to 1 grants IBUS permission to write SRAM …","Bits 0:16 - Configure the split address of SRAM Block 4-21 …","Bits 0:16 - Configure the split address of SRAM Block 4-21 …","","","","IBUS permission control register 3.","Field <code>PRO_IRAM0_RTCFAST_H_F</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_H_F</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_H_R</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_H_R</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_H_W</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_H_W</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_L_F</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_L_F</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_L_R</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_L_R</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_L_W</code> reader - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_L_W</code> writer - Setting to 1 grants …","Field <code>PRO_IRAM0_RTCFAST_SPLTADDR</code> reader - Configure the …","Field <code>PRO_IRAM0_RTCFAST_SPLTADDR</code> writer - Configure the …","Register <code>PRO_IRAM0_3</code> reader","Register <code>PRO_IRAM0_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 14 - Setting to 1 grants IBUS permission to fetch RTC …","Bit 14 - Setting to 1 grants IBUS permission to fetch RTC …","Bit 15 - Setting to 1 grants IBUS permission to read RTC …","Bit 15 - Setting to 1 grants IBUS permission to read RTC …","Bit 16 - Setting to 1 grants IBUS permission to write RTC …","Bit 16 - Setting to 1 grants IBUS permission to write RTC …","Bit 11 - Setting to 1 grants IBUS permission to fetch RTC …","Bit 11 - Setting to 1 grants IBUS permission to fetch RTC …","Bit 12 - Setting to 1 grants IBUS permission to read RTC …","Bit 12 - Setting to 1 grants IBUS permission to read RTC …","Bit 13 - Setting to 1 grants IBUS permission to write RTC …","Bit 13 - Setting to 1 grants IBUS permission to write RTC …","Bits 0:10 - Configure the split address of RTC FAST for …","Bits 0:10 - Configure the split address of RTC FAST for …","","","","IBUS permission control register 4.","Field <code>PRO_IRAM0_ILG_CLR</code> reader - The clear signal for IBUS …","Field <code>PRO_IRAM0_ILG_CLR</code> writer - The clear signal for IBUS …","Field <code>PRO_IRAM0_ILG_EN</code> reader - The enable signal for IBUS …","Field <code>PRO_IRAM0_ILG_EN</code> writer - The enable signal for IBUS …","Field <code>PRO_IRAM0_ILG_INTR</code> reader - IBUS access interrupt …","Register <code>PRO_IRAM0_4</code> reader","Register <code>PRO_IRAM0_4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The clear signal for IBUS access interrupt.","Bit 0 - The clear signal for IBUS access interrupt.","Bit 1 - The enable signal for IBUS access interrupt.","Bit 1 - The enable signal for IBUS access interrupt.","Bit 2 - IBUS access interrupt signal.","","","","IBUS status register.","Field <code>PRO_IRAM0_ILG_ST</code> reader - Record the illegitimate …","Register <code>PRO_IRAM0_5</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Record the illegitimate information of IBUS. …","","","","Trace memory permission control register 0.","Field <code>PRO_TRACE_LOCK</code> reader - Lock register. Setting to 1 …","Field <code>PRO_TRACE_LOCK</code> writer - Lock register. Setting to 1 …","Register <code>PRO_TRACE_0</code> reader","Register <code>PRO_TRACE_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Lock register. Setting to 1 locks trace function …","Bit 0 - Lock register. Setting to 1 locks trace function …","","","","Trace memory permission control register 1.","Field <code>PRO_TRACE_DISABLE</code> reader - Setting to 1 disables the …","Field <code>PRO_TRACE_DISABLE</code> writer - Setting to 1 disables the …","Register <code>PRO_TRACE_1</code> reader","Register <code>PRO_TRACE_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Setting to 1 disables the trace memory function.","Bit 0 - Setting to 1 disables the trace memory function.","","","","Register <code>SDIO_0</code> reader","SDIO permission control register 0.","Field <code>SDIO_LOCK</code> reader - Lock register. Setting to 1 locks …","Field <code>SDIO_LOCK</code> writer - Lock register. Setting to 1 locks …","Register <code>SDIO_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Lock register. Setting to 1 locks SDIO permission …","Bit 0 - Lock register. Setting to 1 locks SDIO permission …","","","","Register <code>SDIO_1</code> reader","SDIO permission control register 1.","Field <code>SDIO_DISABLE</code> reader - Setting to 1 disables the SDIO …","Field <code>SDIO_DISABLE</code> writer - Setting to 1 disables the SDIO …","Register <code>SDIO_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Setting to 1 disables the SDIO function.","Bit 0 - Setting to 1 disables the SDIO function.","","","","APB_CONF (rw) register accessor: RMT apb configuration …","CHADDR (r) register accessor: Channel %s address register","CHCARRIER_DUTY (rw) register accessor: Channel %s duty …","CHCONF0 (rw) register accessor: Channel %s configure …","CHCONF1 (rw) register accessor: Channel %s configure …","CHDATA (rw) register accessor: The read and write data …","CHSTATUS (r) register accessor: Channel %s status register","CH_RX_CARRIER_RM (rw) register accessor: Channel %s …","CH_TX_LIM (rw) register accessor: Channel %s Tx event …","DATE (rw) register accessor: RMT version register","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (r) register accessor: Raw interrupt status","INT_ST (r) register accessor: Masked interrupt status","REF_CNT_RST (rw) register accessor: RMT clock divider …","Register block","TX_SIM (rw) register accessor: RMT TX synchronous register","RMT apb configuration register","0x80 - RMT apb configuration register","","","0x8c - Channel 0 carrier remove register","0x70 - Channel 0 Tx event configuration register","0x40 - Channel 0 address register","0x60 - Channel 0 duty cycle configuration register","0x10 - Channel 0 configure register 0","0x14 - Channel 0 configure register 1","0x00 - The read and write data register for CHANNEL0 by …","0x30 - Channel 0 status register","0x90 - Channel 1 carrier remove register","0x74 - Channel 1 Tx event configuration register","0x44 - Channel 1 address register","0x64 - Channel 1 duty cycle configuration register","0x18 - Channel 1 configure register 0","0x1c - Channel 1 configure register 1","0x04 - The read and write data register for CHANNEL1 by …","0x34 - Channel 1 status register","0x94 - Channel 2 carrier remove register","0x78 - Channel 2 Tx event configuration register","0x48 - Channel 2 address register","0x68 - Channel 2 duty cycle configuration register","0x20 - Channel 2 configure register 0","0x24 - Channel 2 configure register 1","0x08 - The read and write data register for CHANNEL2 by …","0x38 - Channel 2 status register","0x98 - Channel 3 carrier remove register","0x7c - Channel 3 Tx event configuration register","0x4c - Channel 3 address register","0x6c - Channel 3 duty cycle configuration register","0x28 - Channel 3 configure register 0","0x2c - Channel 3 configure register 1","0x0c - The read and write data register for CHANNEL3 by …","0x3c - Channel 3 status register","Channel %s carrier remove register","0x8c..0x9c - Channel %s carrier remove register","Iterator for array of: 0x8c..0x9c - Channel %s carrier …","Channel %s Tx event configuration register","0x70..0x80 - Channel %s Tx event configuration register","Iterator for array of: 0x70..0x80 - Channel %s Tx event …","Channel %s address register","0x40..0x50 - Channel %s address register","Iterator for array of: 0x40..0x50 - Channel %s address …","Channel %s duty cycle configuration register","0x60..0x70 - Channel %s duty cycle configuration register","Iterator for array of: 0x60..0x70 - Channel %s duty cycle …","Channel %s configure register 0","0x10..0x20 - Channel %s configure register 0","Iterator for array of: 0x10..0x20 - Channel %s configure …","Channel %s configure register 1","0x14..0x24 - Channel %s configure register 1","Iterator for array of: 0x14..0x24 - Channel %s configure …","The read and write data register for CHANNEL%s by apb fifo …","0x00..0x10 - The read and write data register for …","Iterator for array of: 0x00..0x10 - The read and write …","Channel %s status register","0x30..0x40 - Channel %s status register","Iterator for array of: 0x30..0x40 - Channel %s status …","RMT version register","0xfc - RMT version register","Returns the argument unchanged.","Interrupt clear bits","0x5c - Interrupt clear bits","Interrupt enable bits","0x58 - Interrupt enable bits","Raw interrupt status","0x50 - Raw interrupt status","Masked interrupt status","0x54 - Masked interrupt status","Calls <code>U::from(self)</code>.","RMT clock divider reset register","0x88 - RMT clock divider reset register","","","RMT TX synchronous register","0x84 - RMT TX synchronous register","","RMT apb configuration register","Field <code>APB_FIFO_MASK</code> reader - 1’h1: access memory …","Field <code>APB_FIFO_MASK</code> writer - 1’h1: access memory …","Field <code>CLK_EN</code> reader - RMT register clock gate enable …","Field <code>CLK_EN</code> writer - RMT register clock gate enable …","Field <code>MEM_CLK_FORCE_ON</code> reader - Set this bit to enable the …","Field <code>MEM_CLK_FORCE_ON</code> writer - Set this bit to enable the …","Field <code>MEM_FORCE_PD</code> reader - Set this bit to power down RMT …","Field <code>MEM_FORCE_PD</code> writer - Set this bit to power down RMT …","Field <code>MEM_FORCE_PU</code> reader - 1: Disable RMT memory light …","Field <code>MEM_FORCE_PU</code> writer - 1: Disable RMT memory light …","Field <code>MEM_TX_WRAP_EN</code> reader - This is the enable bit for …","Field <code>MEM_TX_WRAP_EN</code> writer - This is the enable bit for …","Register <code>APB_CONF</code> reader","Register <code>APB_CONF</code> writer","Bit 0 - 1’h1: access memory directly. 1’h0: access …","Bit 0 - 1’h1: access memory directly. 1’h0: access …","Writes raw bits to the register.","","","Bit 31 - RMT register clock gate enable signal. 1: Power …","Bit 31 - RMT register clock gate enable signal. 1: Power …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to enable the clock for RMT memory.","Bit 2 - Set this bit to enable the clock for RMT memory.","Bit 3 - Set this bit to power down RMT memory.","Bit 3 - Set this bit to power down RMT memory.","Bit 4 - 1: Disable RMT memory light sleep power down …","Bit 4 - 1: Disable RMT memory light sleep power down …","Bit 1 - This is the enable bit for wraparound mode: it …","Bit 1 - This is the enable bit for wraparound mode: it …","","","","Field <code>CARRIER_HIGH_THRES</code> reader - The high level period in …","Field <code>CARRIER_HIGH_THRES</code> writer - The high level period in …","Field <code>CARRIER_LOW_THRES</code> reader - The low level period in a …","Field <code>CARRIER_LOW_THRES</code> writer - The low level period in a …","Channel %s carrier remove register","Register <code>CH%s_RX_CARRIER_RM</code> reader","Register <code>CH%s_RX_CARRIER_RM</code> writer","Writes raw bits to the register.","","","Bits 16:31 - The high level period in a carrier modulation …","Bits 16:31 - The high level period in a carrier modulation …","Bits 0:15 - The low level period in a carrier modulation …","Bits 0:15 - The low level period in a carrier modulation …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Channel %s Tx event configuration register","Field <code>LOOP_COUNT_RESET</code> writer - This register is used to …","Register <code>CH%s_TX_LIM</code> reader","Field <code>TX_LIM</code> reader - This register is used to configure …","Field <code>TX_LIM</code> writer - This register is used to configure …","Field <code>TX_LOOP_CNT_EN</code> reader - This register is the enabled …","Field <code>TX_LOOP_CNT_EN</code> writer - This register is the enabled …","Field <code>TX_LOOP_NUM</code> reader - This register is used to …","Field <code>TX_LOOP_NUM</code> writer - This register is used to …","Register <code>CH%s_TX_LIM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 20 - This register is used to reset the loop count …","","","Bits 0:8 - This register is used to configure the maximum …","Bits 0:8 - This register is used to configure the maximum …","Bit 19 - This register is the enabled bit for loop count.","Bit 19 - This register is the enabled bit for loop count.","Bits 9:18 - This register is used to configure the maximum …","Bits 9:18 - This register is used to configure the maximum …","","Field <code>APB_MEM_RADDR</code> reader - This register records the …","Field <code>APB_MEM_WADDR</code> reader - This register records the …","Channel %s address register","Register <code>CH%sADDR</code> reader","Bits 10:18 - This register records the memory address …","Bits 0:8 - This register records the memory address offset …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CARRIER_HIGH</code> reader - This register is used to …","Field <code>CARRIER_HIGH</code> writer - This register is used to …","Field <code>CARRIER_LOW</code> reader - This register is used to …","Field <code>CARRIER_LOW</code> writer - This register is used to …","Channel %s duty cycle configuration register","Register <code>CH%sCARRIER_DUTY</code> reader","Register <code>CH%sCARRIER_DUTY</code> writer","Writes raw bits to the register.","","","Bits 16:31 - This register is used to configure carrier …","Bits 16:31 - This register is used to configure carrier …","Bits 0:15 - This register is used to configure carrier …","Bits 0:15 - This register is used to configure carrier …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CARRIER_EFF_EN</code> reader - 1: Add carrier modulation on …","Field <code>CARRIER_EFF_EN</code> writer - 1: Add carrier modulation on …","Field <code>CARRIER_EN</code> reader - This is the carrier modulation …","Field <code>CARRIER_EN</code> writer - This is the carrier modulation …","Field <code>CARRIER_OUT_LV</code> reader - This bit is used to …","Field <code>CARRIER_OUT_LV</code> writer - This bit is used to …","Channel %s configure register 0","Field <code>DIV_CNT</code> reader - This register is used to configure …","Field <code>DIV_CNT</code> writer - This register is used to configure …","Field <code>IDLE_THRES</code> reader - When no edge is detected on the …","Field <code>IDLE_THRES</code> writer - When no edge is detected on the …","Field <code>MEM_SIZE</code> reader - This register is used to configure …","Field <code>MEM_SIZE</code> writer - This register is used to configure …","Register <code>CH%sCONF0</code> reader","Register <code>CH%sCONF0</code> writer","Writes raw bits to the register.","","","Bit 27 - 1: Add carrier modulation on the output signal …","Bit 27 - 1: Add carrier modulation on the output signal …","Bit 28 - This is the carrier modulation enable-control bit …","Bit 28 - This is the carrier modulation enable-control bit …","Bit 29 - This bit is used to configure the position of …","Bit 29 - This bit is used to configure the position of …","Bits 0:7 - This register is used to configure the divider …","Bits 0:7 - This register is used to configure the divider …","Returns the argument unchanged.","Bits 8:23 - When no edge is detected on the input signal …","Bits 8:23 - When no edge is detected on the input signal …","Calls <code>U::from(self)</code>.","Bits 24:26 - This register is used to configure the …","Bits 24:26 - This register is used to configure the …","","","","Field <code>APB_MEM_RST</code> writer - Set this bit to reset W/R ram …","Channel %s configure register 1","Field <code>CHK_RX_CARRIER_EN</code> reader - Set this bit to enable …","Field <code>CHK_RX_CARRIER_EN</code> writer - Set this bit to enable …","Field <code>IDLE_OUT_EN</code> reader - This is the output …","Field <code>IDLE_OUT_EN</code> writer - This is the output …","Field <code>IDLE_OUT_LV</code> reader - This bit configures the level …","Field <code>IDLE_OUT_LV</code> writer - This bit configures the level …","Field <code>MEM_OWNER</code> reader - This register marks the ownership …","Field <code>MEM_OWNER</code> writer - This register marks the ownership …","Field <code>MEM_RD_RST</code> writer - Set this bit to reset read ram …","Field <code>MEM_WR_RST</code> writer - Set this bit to reset write ram …","Register <code>CH%sCONF1</code> reader","Field <code>REF_ALWAYS_ON</code> reader - This bit is used to select …","Field <code>REF_ALWAYS_ON</code> writer - This bit is used to select …","Field <code>RX_EN</code> reader - Set this bit to enable receiver to …","Field <code>RX_EN</code> writer - Set this bit to enable receiver to …","Field <code>RX_FILTER_EN</code> reader - This is the receive filter’s …","Field <code>RX_FILTER_EN</code> writer - This is the receive filter’s …","Field <code>RX_FILTER_THRES</code> reader - Ignores the input pulse …","Field <code>RX_FILTER_THRES</code> writer - Ignores the input pulse …","Field <code>TX_CONTI_MODE</code> reader - Set this bit to restart …","Field <code>TX_CONTI_MODE</code> writer - Set this bit to restart …","Field <code>TX_START</code> reader - Set this bit to start sending data …","Field <code>TX_START</code> writer - Set this bit to start sending data …","Field <code>TX_STOP</code> reader - Set this bit to stop the …","Field <code>TX_STOP</code> writer - Set this bit to stop the …","Register <code>CH%sCONF1</code> writer","Bit 4 - Set this bit to reset W/R ram address for …","Writes raw bits to the register.","","","Bit 16 - Set this bit to enable memory loop read mode when …","Bit 16 - Set this bit to enable memory loop read mode when …","Returns the argument unchanged.","Bit 19 - This is the output enable-control bit for …","Bit 19 - This is the output enable-control bit for …","Bit 18 - This bit configures the level of output signal in …","Bit 18 - This bit configures the level of output signal in …","Calls <code>U::from(self)</code>.","Bit 5 - This register marks the ownership of CHANNEL%s’s …","Bit 5 - This register marks the ownership of CHANNEL%s’s …","Bit 3 - Set this bit to reset read ram address for …","Bit 2 - Set this bit to reset write ram address for …","Bit 17 - This bit is used to select the base clock for …","Bit 17 - This bit is used to select the base clock for …","Bit 1 - Set this bit to enable receiver to receive data on …","Bit 1 - Set this bit to enable receiver to receive data on …","Bit 7 - This is the receive filter’s enable bit for …","Bit 7 - This is the receive filter’s enable bit for …","Bits 8:15 - Ignores the input pulse when its width is …","Bits 8:15 - Ignores the input pulse when its width is …","","","Bit 6 - Set this bit to restart transmission from the …","Bit 6 - Set this bit to restart transmission from the …","Bit 0 - Set this bit to start sending data on CHANNEL%s.","Bit 0 - Set this bit to start sending data on CHANNEL%s.","Bit 20 - Set this bit to stop the transmitter of CHANNEL%s …","Bit 20 - Set this bit to stop the transmitter of CHANNEL%s …","","The read and write data register for CHANNEL%s by apb fifo …","Field <code>DATA</code> reader - The read and write data register for …","Field <code>DATA</code> writer - The read and write data register for …","Register <code>CH%sDATA</code> reader","Register <code>CH%sDATA</code> writer","Writes raw bits to the register.","","","Bits 0:31 - The read and write data register for CHANNEL%s …","Bits 0:31 - The read and write data register for CHANNEL%s …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_MEM_RD_ERR</code> reader - This status bit will be set …","Field <code>APB_MEM_WR_ERR</code> reader - This status bit will be set …","Channel %s status register","Field <code>MEM_EMPTY</code> reader - This status bit will be set when …","Field <code>MEM_FULL</code> reader - This status bit will be set if the …","Field <code>MEM_OWNER_ERR</code> reader - This status bit will be set …","Field <code>MEM_RADDR_EX</code> reader - This register records the …","Field <code>MEM_WADDR_EX</code> reader - This register records the …","Register <code>CH%sSTATUS</code> reader","Field <code>STATE</code> reader - This register records the FSM status …","Bit 27 - This status bit will be set if the offset address …","Bit 26 - This status bit will be set if the offset address …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25 - This status bit will be set when the data to be …","Bit 24 - This status bit will be set if the receiver …","Bit 23 - This status bit will be set when the ownership of …","Bits 10:18 - This register records the memory address …","Bits 0:8 - This register records the memory address offset …","Bits 20:22 - This register records the FSM status of …","","","","Field <code>DATE</code> reader - This is the version register.","RMT version register","Field <code>DATE</code> writer - This is the version register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the version register.","Bits 0:31 - This is the version register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_ERR(0-3)</code> writer - Set this bit to clear the …","Field <code>CH_RX_END(0-3)</code> writer - Set this bit to clear the …","Field <code>CH_TX_END(0-3)</code> writer - Set this bit to clear the …","Field <code>CH_TX_LOOP(0-3)</code> writer - Set this bit to clear the …","Field <code>CH_TX_THR_EVENT(0-3)</code> writer - Set this bit to clear …","Interrupt clear bits","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 2 - Set this bit to clear the CH0_ERR_INT interrupt.","Bit 1 - Set this bit to clear the CH0_RX_END_INT interrupt.","Bit 0 - Set this bit to clear the CH0_TX_END_INT interrupt.","Bit 16 - Set this bit to clear the CH0_TX_LOOP_INT …","Bit 12 - Set this bit to clear the CH0_TX_THR_EVENT_INT …","Bit 5 - Set this bit to clear the CH1_ERR_INT interrupt.","Bit 4 - Set this bit to clear the CH1_RX_END_INT interrupt.","Bit 3 - Set this bit to clear the CH1_TX_END_INT interrupt.","Bit 17 - Set this bit to clear the CH1_TX_LOOP_INT …","Bit 13 - Set this bit to clear the CH1_TX_THR_EVENT_INT …","Bit 8 - Set this bit to clear the CH2_ERR_INT interrupt.","Bit 7 - Set this bit to clear the CH2_RX_END_INT interrupt.","Bit 6 - Set this bit to clear the CH2_TX_END_INT interrupt.","Bit 18 - Set this bit to clear the CH2_TX_LOOP_INT …","Bit 14 - Set this bit to clear the CH2_TX_THR_EVENT_INT …","Bit 11 - Set this bit to clear the CH3_ERR_INT interrupt.","Bit 10 - Set this bit to clear the CH3_RX_END_INT …","Bit 9 - Set this bit to clear the CH3_TX_END_INT interrupt.","Bit 19 - Set this bit to clear the CH3_TX_LOOP_INT …","Bit 15 - Set this bit to clear the CH3_TX_THR_EVENT_INT …","Set this bit to clear the CH(0-3)_ERR_INT interrupt.","Set this bit to clear the CH(0-3)_RX_END_INT interrupt.","Set this bit to clear the CH(0-3)_TX_END_INT interrupt.","Set this bit to clear the CH(0-3)_TX_LOOP_INT interrupt.","Set this bit to clear the CH(0-3)_TX_THR_EVENT_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_ERR(0-3)</code> reader - The interrupt enabled bit for …","Field <code>CH_ERR(0-3)</code> writer - The interrupt enabled bit for …","Field <code>CH_RX_END(0-3)</code> reader - The interrupt enabled bit …","Field <code>CH_RX_END(0-3)</code> writer - The interrupt enabled bit …","Field <code>CH_TX_END(0-3)</code> reader - The interrupt enabled bit …","Field <code>CH_TX_END(0-3)</code> writer - The interrupt enabled bit …","Field <code>CH_TX_LOOP(0-3)</code> reader - The interrupt enabled bit …","Field <code>CH_TX_LOOP(0-3)</code> writer - The interrupt enabled bit …","Field <code>CH_TX_THR_EVENT(0-3)</code> reader - The interrupt enabled …","Field <code>CH_TX_THR_EVENT(0-3)</code> writer - The interrupt enabled …","Interrupt enable bits","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 2 - The interrupt enabled bit for CH0_ERR_INT.","Bit 2 - The interrupt enabled bit for CH0_ERR_INT.","Bit 1 - The interrupt enabled bit for CH0_RX_END_INT.","Bit 1 - The interrupt enabled bit for CH0_RX_END_INT.","Bit 0 - The interrupt enabled bit for CH0_TX_END_INT.","Bit 0 - The interrupt enabled bit for CH0_TX_END_INT.","Bit 16 - The interrupt enabled bit for CH0_TX_LOOP_INT.","Bit 16 - The interrupt enabled bit for CH0_TX_LOOP_INT.","Bit 12 - The interrupt enabled bit for …","Bit 12 - The interrupt enabled bit for …","Bit 5 - The interrupt enabled bit for CH1_ERR_INT.","Bit 5 - The interrupt enabled bit for CH1_ERR_INT.","Bit 4 - The interrupt enabled bit for CH1_RX_END_INT.","Bit 4 - The interrupt enabled bit for CH1_RX_END_INT.","Bit 3 - The interrupt enabled bit for CH1_TX_END_INT.","Bit 3 - The interrupt enabled bit for CH1_TX_END_INT.","Bit 17 - The interrupt enabled bit for CH1_TX_LOOP_INT.","Bit 17 - The interrupt enabled bit for CH1_TX_LOOP_INT.","Bit 13 - The interrupt enabled bit for …","Bit 13 - The interrupt enabled bit for …","Bit 8 - The interrupt enabled bit for CH2_ERR_INT.","Bit 8 - The interrupt enabled bit for CH2_ERR_INT.","Bit 7 - The interrupt enabled bit for CH2_RX_END_INT.","Bit 7 - The interrupt enabled bit for CH2_RX_END_INT.","Bit 6 - The interrupt enabled bit for CH2_TX_END_INT.","Bit 6 - The interrupt enabled bit for CH2_TX_END_INT.","Bit 18 - The interrupt enabled bit for CH2_TX_LOOP_INT.","Bit 18 - The interrupt enabled bit for CH2_TX_LOOP_INT.","Bit 14 - The interrupt enabled bit for …","Bit 14 - The interrupt enabled bit for …","Bit 11 - The interrupt enabled bit for CH3_ERR_INT.","Bit 11 - The interrupt enabled bit for CH3_ERR_INT.","Bit 10 - The interrupt enabled bit for CH3_RX_END_INT.","Bit 10 - The interrupt enabled bit for CH3_RX_END_INT.","Bit 9 - The interrupt enabled bit for CH3_TX_END_INT.","Bit 9 - The interrupt enabled bit for CH3_TX_END_INT.","Bit 19 - The interrupt enabled bit for CH3_TX_LOOP_INT.","Bit 19 - The interrupt enabled bit for CH3_TX_LOOP_INT.","Bit 15 - The interrupt enabled bit for …","Bit 15 - The interrupt enabled bit for …","The interrupt enabled bit for CH(0-3)_ERR_INT.","The interrupt enabled bit for CH(0-3)_ERR_INT.","Iterator for array of: The interrupt enabled bit for …","The interrupt enabled bit for CH(0-3)_RX_END_INT.","The interrupt enabled bit for CH(0-3)_RX_END_INT.","Iterator for array of: The interrupt enabled bit for …","The interrupt enabled bit for CH(0-3)_TX_END_INT.","The interrupt enabled bit for CH(0-3)_TX_END_INT.","Iterator for array of: The interrupt enabled bit for …","The interrupt enabled bit for CH(0-3)_TX_LOOP_INT.","The interrupt enabled bit for CH(0-3)_TX_LOOP_INT.","Iterator for array of: The interrupt enabled bit for …","The interrupt enabled bit for CH(0-3)_TX_THR_EVENT_INT.","The interrupt enabled bit for CH(0-3)_TX_THR_EVENT_INT.","Iterator for array of: The interrupt enabled bit for …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_ERR(0-3)</code> reader - The interrupt raw bit for …","Field <code>CH_RX_END(0-3)</code> reader - The interrupt raw bit for …","Field <code>CH_TX_END(0-3)</code> reader - The interrupt raw bit for …","Field <code>CH_TX_LOOP(0-3)</code> reader - The interrupt raw bit for …","Field <code>CH_TX_THR_EVENT(0-3)</code> reader - The interrupt raw bit …","Raw interrupt status","Register <code>INT_RAW</code> reader","","","Bit 2 - The interrupt raw bit for CHANNEL0. Triggered when …","Bit 1 - The interrupt raw bit for CHANNEL0. Triggered when …","Bit 0 - The interrupt raw bit for CHANNEL0. Triggered when …","Bit 16 - The interrupt raw bit for CHANNEL0. Triggered …","Bit 12 - The interrupt raw bit for CHANNEL0. Triggered …","Bit 5 - The interrupt raw bit for CHANNEL1. Triggered when …","Bit 4 - The interrupt raw bit for CHANNEL1. Triggered when …","Bit 3 - The interrupt raw bit for CHANNEL1. Triggered when …","Bit 17 - The interrupt raw bit for CHANNEL1. Triggered …","Bit 13 - The interrupt raw bit for CHANNEL1. Triggered …","Bit 8 - The interrupt raw bit for CHANNEL2. Triggered when …","Bit 7 - The interrupt raw bit for CHANNEL2. Triggered when …","Bit 6 - The interrupt raw bit for CHANNEL2. Triggered when …","Bit 18 - The interrupt raw bit for CHANNEL2. Triggered …","Bit 14 - The interrupt raw bit for CHANNEL2. Triggered …","Bit 11 - The interrupt raw bit for CHANNEL3. Triggered …","Bit 10 - The interrupt raw bit for CHANNEL3. Triggered …","Bit 9 - The interrupt raw bit for CHANNEL3. Triggered when …","Bit 19 - The interrupt raw bit for CHANNEL3. Triggered …","Bit 15 - The interrupt raw bit for CHANNEL3. Triggered …","The interrupt raw bit for CHANNEL(0-3). Triggered when …","Iterator for array of: The interrupt raw bit for …","The interrupt raw bit for CHANNEL(0-3). Triggered when …","Iterator for array of: The interrupt raw bit for …","The interrupt raw bit for CHANNEL(0-3). Triggered when …","Iterator for array of: The interrupt raw bit for …","The interrupt raw bit for CHANNEL(0-3). Triggered when the …","Iterator for array of: The interrupt raw bit for …","The interrupt raw bit for CHANNEL(0-3). Triggered when …","Iterator for array of: The interrupt raw bit for …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_ERR(0-3)</code> reader - The masked interrupt status bit …","Field <code>CH_RX_END(0-3)</code> reader - The masked interrupt status …","Field <code>CH_TX_END(0-3)</code> reader - The masked interrupt status …","Field <code>CH_TX_LOOP(0-3)</code> reader - The masked interrupt status …","Field <code>CH_TX_THR_EVENT(0-3)</code> reader - The masked interrupt …","Masked interrupt status","Register <code>INT_ST</code> reader","","","Bit 2 - The masked interrupt status bit for CH0_ERR_INT.","Bit 1 - The masked interrupt status bit for CH0_RX_END_INT.","Bit 0 - The masked interrupt status bit for CH0_TX_END_INT.","Bit 16 - The masked interrupt status bit for …","Bit 12 - The masked interrupt status bit for …","Bit 5 - The masked interrupt status bit for CH1_ERR_INT.","Bit 4 - The masked interrupt status bit for CH1_RX_END_INT.","Bit 3 - The masked interrupt status bit for CH1_TX_END_INT.","Bit 17 - The masked interrupt status bit for …","Bit 13 - The masked interrupt status bit for …","Bit 8 - The masked interrupt status bit for CH2_ERR_INT.","Bit 7 - The masked interrupt status bit for CH2_RX_END_INT.","Bit 6 - The masked interrupt status bit for CH2_TX_END_INT.","Bit 18 - The masked interrupt status bit for …","Bit 14 - The masked interrupt status bit for …","Bit 11 - The masked interrupt status bit for CH3_ERR_INT.","Bit 10 - The masked interrupt status bit for …","Bit 9 - The masked interrupt status bit for CH3_TX_END_INT.","Bit 19 - The masked interrupt status bit for …","Bit 15 - The masked interrupt status bit for …","The masked interrupt status bit for CH(0-3)_ERR_INT.","Iterator for array of: The masked interrupt status bit for …","The masked interrupt status bit for CH(0-3)_RX_END_INT.","Iterator for array of: The masked interrupt status bit for …","The masked interrupt status bit for CH(0-3)_TX_END_INT.","Iterator for array of: The masked interrupt status bit for …","The masked interrupt status bit for CH(0-3)_TX_LOOP_INT.","Iterator for array of: The masked interrupt status bit for …","The masked interrupt status bit for CH(0-3)_…","Iterator for array of: The masked interrupt status bit for …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH0</code> reader - This register is used to reset the …","Field <code>CH0</code> writer - This register is used to reset the …","Field <code>CH1</code> reader - This register is used to reset the …","Field <code>CH1</code> writer - This register is used to reset the …","Field <code>CH2</code> reader - This register is used to reset the …","Field <code>CH2</code> writer - This register is used to reset the …","Field <code>CH3</code> reader - This register is used to reset the …","Field <code>CH3</code> writer - This register is used to reset the …","Register <code>REF_CNT_RST</code> reader","RMT clock divider reset register","Register <code>REF_CNT_RST</code> writer","Writes raw bits to the register.","","","Bit 0 - This register is used to reset the clock divider …","Bit 0 - This register is used to reset the clock divider …","Bit 1 - This register is used to reset the clock divider …","Bit 1 - This register is used to reset the clock divider …","Bit 2 - This register is used to reset the clock divider …","Bit 2 - This register is used to reset the clock divider …","Bit 3 - This register is used to reset the clock divider …","Bit 3 - This register is used to reset the clock divider …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH0</code> reader - Set this bit to enable CHANNEL0 to …","Field <code>CH0</code> writer - Set this bit to enable CHANNEL0 to …","Field <code>CH1</code> reader - Set this bit to enable CHANNEL1 to …","Field <code>CH1</code> writer - Set this bit to enable CHANNEL1 to …","Field <code>CH2</code> reader - Set this bit to enable CHANNEL2 to …","Field <code>CH2</code> writer - Set this bit to enable CHANNEL2 to …","Field <code>CH3</code> reader - Set this bit to enable CHANNEL3 to …","Field <code>CH3</code> writer - Set this bit to enable CHANNEL3 to …","Field <code>EN</code> reader - This register is used to enable multiple …","Field <code>EN</code> writer - This register is used to enable multiple …","Register <code>TX_SIM</code> reader","RMT TX synchronous register","Register <code>TX_SIM</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to enable CHANNEL0 to start sending …","Bit 0 - Set this bit to enable CHANNEL0 to start sending …","Bit 1 - Set this bit to enable CHANNEL1 to start sending …","Bit 1 - Set this bit to enable CHANNEL1 to start sending …","Bit 2 - Set this bit to enable CHANNEL2 to start sending …","Bit 2 - Set this bit to enable CHANNEL2 to start sending …","Bit 3 - Set this bit to enable CHANNEL3 to start sending …","Bit 3 - Set this bit to enable CHANNEL3 to start sending …","Bit 4 - This register is used to enable multiple of …","Bit 4 - This register is used to enable multiple of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DATA (r) register accessor: Random number data","Register block","","","Random number data","0x110 - Random number data","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Random number data","Register <code>DATA</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CLEAN (r) register accessor: RSA clean register","CLEAR_INTERRUPT (w) register accessor: RSA clear interrupt …","CONSTANT_TIME (rw) register accessor: The constant_time …","DATE (rw) register accessor: Version control register","IDLE (r) register accessor: RSA idle register","INTERRUPT_ENA (rw) register accessor: RSA interrupt enable …","MODE (rw) register accessor: RSA length mode","MODEXP_START (w) register accessor: Modular exponentiation …","MODMULT_START (w) register accessor: Modular …","MULT_START (w) register accessor: Normal multiplication …","M_MEM (w) register accessor: Represents M","M_PRIME (rw) register accessor: Register to store M’","Register block","SEARCH_ENABLE (rw) register accessor: The search option","SEARCH_POS (rw) register accessor: The search position","X_MEM (w) register accessor: Represents X","Y_MEM (w) register accessor: Represents Y","Z_MEM (rw) register accessor: Represents Z","","","RSA clean register","0x808 - RSA clean register","RSA clear interrupt register","0x81c - RSA clear interrupt register","The constant_time option","0x820 - The constant_time option","Version control register","0x830 - Version control register","Returns the argument unchanged.","RSA idle register","0x818 - RSA idle register","RSA interrupt enable register","0x82c - RSA interrupt enable register","Calls <code>U::from(self)</code>.","Represents M","0x00..0x200 - Represents M","Iterator for array of: 0x00..0x200 - Represents M","Register to store M’","0x800 - Register to store M’","RSA length mode","0x804 - RSA length mode","Modular exponentiation starting bit","0x80c - Modular exponentiation starting bit","Modular multiplication starting bit","0x810 - Modular multiplication starting bit","Normal multiplication starting bit","0x814 - Normal multiplication starting bit","The search option","0x824 - The search option","The search position","0x828 - The search position","","","","Represents X","0x600..0x800 - Represents X","Iterator for array of: 0x600..0x800 - Represents X","Represents Y","0x400..0x600 - Represents Y","Iterator for array of: 0x400..0x600 - Represents Y","Represents Z","0x200..0x400 - Represents Z","Iterator for array of: 0x200..0x400 - Represents Z","Field <code>CLEAN</code> reader - The content of this bit is 1 when …","RSA clean register","Register <code>CLEAN</code> reader","","","Bit 0 - The content of this bit is 1 when memories …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","RSA clear interrupt register","Field <code>CLEAR_INTERRUPT</code> writer - Set this bit to 1 to clear …","Register <code>CLEAR_INTERRUPT</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to 1 to clear the RSA interrupts.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CONSTANT_TIME</code> reader - Set this bit to 0 to enable …","The constant_time option","Field <code>CONSTANT_TIME</code> writer - Set this bit to 0 to enable …","Register <code>CONSTANT_TIME</code> reader","Register <code>CONSTANT_TIME</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to 0 to enable the acceleration …","Bit 0 - Set this bit to 0 to enable the acceleration …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - Version control register.","Version control register","Field <code>DATE</code> writer - Version control register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Version control register.","Bits 0:29 - Version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>IDLE</code> reader - The content of this bit is 1 when the …","RSA idle register","Register <code>IDLE</code> reader","","","Returns the argument unchanged.","Bit 0 - The content of this bit is 1 when the RSA …","Calls <code>U::from(self)</code>.","","","","Field <code>INTERRUPT_ENA</code> reader - Set this bit to 1 to enable …","RSA interrupt enable register","Field <code>INTERRUPT_ENA</code> writer - Set this bit to 1 to enable …","Register <code>INTERRUPT_ENA</code> reader","Register <code>INTERRUPT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Set this bit to 1 to enable the RSA interrupt. …","Bit 0 - Set this bit to 1 to enable the RSA interrupt. …","Calls <code>U::from(self)</code>.","","","","Represents M","Register <code>M_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>M_PRIME</code> reader - Stores M’.","Register to store M’","Field <code>M_PRIME</code> writer - Stores M’.","Register <code>M_PRIME</code> reader","Register <code>M_PRIME</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores M’.","Bits 0:31 - Stores M’.","","","","Field <code>MODE</code> reader - Stores the mode of modular …","RSA length mode","Field <code>MODE</code> writer - Stores the mode of modular …","Register <code>MODE</code> reader","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:6 - Stores the mode of modular exponentiation.","Bits 0:6 - Stores the mode of modular exponentiation.","","","","Modular exponentiation starting bit","Field <code>MODEXP_START</code> writer - Set this bit to 1 to start the …","Register <code>MODEXP_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to 1 to start the modular …","","","","Modular multiplication starting bit","Field <code>MODMULT_START</code> writer - Set this bit to 1 to start …","Register <code>MODMULT_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to 1 to start the modular …","","","","Normal multiplication starting bit","Field <code>MULT_START</code> writer - Set this bit to 1 to start the …","Register <code>MULT_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to 1 to start the multiplication.","","","","Register <code>SEARCH_ENABLE</code> reader","Field <code>SEARCH_ENABLE</code> reader - Set this bit to 1 to enable …","The search option","Field <code>SEARCH_ENABLE</code> writer - Set this bit to 1 to enable …","Register <code>SEARCH_ENABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to 1 to enable the acceleration …","Bit 0 - Set this bit to 1 to enable the acceleration …","","","","Register <code>SEARCH_POS</code> reader","Field <code>SEARCH_POS</code> reader - Is used to configure the …","The search position","Field <code>SEARCH_POS</code> writer - Is used to configure the …","Register <code>SEARCH_POS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - Is used to configure the starting address when …","Bits 0:11 - Is used to configure the starting address when …","","","","Register <code>X_MEM[%s]</code> writer","Represents X","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>Y_MEM[%s]</code> writer","Represents Y","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>Z_MEM[%s]</code> reader","Register <code>Z_MEM[%s]</code> writer","Represents Z","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ANA_CONF (rw) register accessor: Configures the power …","BIAS_CONF (rw) register accessor: configure power register","BROWN_OUT (rw) register accessor: Brownout configuration …","CLK_CONF (rw) register accessor: RTC clock configuration …","COCPU_CTRL (rw) register accessor: ULP-RISCV configuration …","CPU_PERIOD_CONF (rw) register accessor: CPU sel option","DATE (rw) register accessor: ","DIAG0 (r) register accessor: debug register","DIG_ISO (rw) register accessor: Digital system ISO …","DIG_PAD_HOLD (rw) register accessor: Configures the hold …","DIG_PWC (rw) register accessor: Digital system power …","EXT_WAKEUP1 (rw) register accessor: EXT1 wakeup …","EXT_WAKEUP1_STATUS (r) register accessor: EXT1 wakeup …","EXT_WAKEUP_CONF (rw) register accessor: GPIO wakeup …","EXT_XTL_CONF (rw) register accessor: 32 kHz crystal …","INT_CLR_RTC (w) register accessor: RTC interrupt clear …","INT_ENA_RTC (rw) register accessor: RTC interrupt enabling …","INT_RAW_RTC (r) register accessor: RTC interrupt raw …","INT_ST_RTC (r) register accessor: RTC interrupt state …","LOW_POWER_ST (r) register accessor: RTC main state machine …","OPTIONS0 (rw) register accessor: Sets the power options of …","OPTIONS1 (rw) register accessor: RTC option register","PAD_HOLD (rw) register accessor: Configures the hold …","PWC (rw) register accessor: RTC power configuraiton …","REG (rw) register accessor: RTC/DIG regulator …","RESET_STATE (rw) register accessor: Indicates the CPU …","Register block","SDIO_ACT_CONF (rw) register accessor: configure sdio …","SDIO_CONF (rw) register accessor: configure vddsdio …","SLOW_CLK_CONF (rw) register accessor: RTC slow clock …","SLP_REJECT_CAUSE (r) register accessor: Stores the …","SLP_REJECT_CONF (rw) register accessor: Configures sleep / …","SLP_TIMER0 (rw) register accessor: RTC timer threshold …","SLP_TIMER1 (rw) register accessor: RTC timer threshold …","SLP_WAKEUP_CAUSE (r) register accessor: Stores the …","STATE0 (rw) register accessor: Configures the sleep / …","STORE0 (rw) register accessor: Reservation register 0","STORE1 (rw) register accessor: Reservation register 1","STORE2 (rw) register accessor: Reservation register 2","STORE3 (rw) register accessor: Reservation register 3","STORE4 (rw) register accessor: Reservation register 4","STORE5 (rw) register accessor: Reservation register 5","STORE6 (rw) register accessor: Reservation register 6","STORE7 (rw) register accessor: Reservation register 7","SWD_CONF (rw) register accessor: Super watchdog …","SWD_WPROTECT (rw) register accessor: Super watchdog write …","SW_CPU_STALL (rw) register accessor: CPU stall …","TIMER1 (rw) register accessor: Configures CPU stall options","TIMER2 (rw) register accessor: Configures RTC slow clock …","TIMER3 (rw) register accessor: configure some wait time …","TIMER4 (rw) register accessor: configure some wait time …","TIMER5 (rw) register accessor: Configures the minimal …","TIMER6 (rw) register accessor: Configure minimal sleep …","TIME_HIGH0 (r) register accessor: Stores the higher 16 …","TIME_HIGH1 (r) register accessor: Stores the higher 16 …","TIME_LOW0 (r) register accessor: Stores the lower 32 bits …","TIME_LOW1 (r) register accessor: Stores the lower 32 bits …","TIME_UPDATE (rw) register accessor: RTC timer update …","TOUCH_APPROACH (rw) register accessor: Configure touch …","TOUCH_CTRL1 (rw) register accessor: Touch control register","TOUCH_CTRL2 (rw) register accessor: Touch control register","TOUCH_FILTER_CTRL (rw) register accessor: Configure touch …","TOUCH_SCAN_CTRL (rw) register accessor: Configure touch …","TOUCH_SLP_THRES (rw) register accessor: Configure the …","TOUCH_TIMEOUT_CTRL (rw) register accessor: Configure touch …","ULP_CP_CTRL (rw) register accessor: ULP-FSM configuration …","ULP_CP_TIMER (rw) register accessor: Configure coprocessor …","ULP_CP_TIMER_1 (rw) register accessor: Configure sleep …","USB_CONF (rw) register accessor: configure usb control …","WAKEUP_STATE (rw) register accessor: Wakeup bitmap …","WDTCONFIG0 (rw) register accessor: RTC watchdog …","WDTCONFIG1 (rw) register accessor: Configures the hold …","WDTCONFIG2 (rw) register accessor: Configures the hold …","WDTCONFIG3 (rw) register accessor: Configures the hold …","WDTCONFIG4 (rw) register accessor: Configures the hold …","WDTFEED (w) register accessor: RTC watchdog SW feed …","WDTWPROTECT (rw) register accessor: RTC watchdog write …","XTAL32K_CLK_FACTOR (rw) register accessor: Configures the …","XTAL32K_CONF (rw) register accessor: 32 kHz crystal …","Configures the power options for I2C and PLLA","0x34 - Configures the power options for I2C and PLLA","configure power register","0x80 - configure power register","","","Brownout configuration register","0xe4 - Brownout configuration register","RTC clock configuration register","0x74 - RTC clock configuration register","ULP-RISCV configuration register","0x100 - ULP-RISCV configuration register","CPU sel option","0x6c - CPU sel option","","0x138 - ","debug register","0xd0 - debug register","Digital system ISO configuration register","0x90 - Digital system ISO configuration register","Configures the hold option for digital GPIOs","0xd8 - Configures the hold option for digital GPIOs","Digital system power configuraiton register","0x8c - Digital system power configuraiton register","EXT1 wakeup configuration register","0xdc - EXT1 wakeup configuration register","EXT1 wakeup source register","0xe0 - EXT1 wakeup source register","GPIO wakeup configuration register","0x64 - GPIO wakeup configuration register","32 kHz crystal oscillator configuration register","0x60 - 32 kHz crystal oscillator configuration register","Returns the argument unchanged.","RTC interrupt clear register","0x4c - RTC interrupt clear register","RTC interrupt enabling register","0x40 - RTC interrupt enabling register","RTC interrupt raw register","0x44 - RTC interrupt raw register","RTC interrupt state register","0x48 - RTC interrupt state register","Calls <code>U::from(self)</code>.","RTC main state machine status register","0xcc - RTC main state machine status register","Sets the power options of crystal and PLL clocks, and …","0x00 - Sets the power options of crystal and PLL clocks, …","RTC option register","0x128 - RTC option register","Configures the hold options for RTC GPIOs","0xd4 - Configures the hold options for RTC GPIOs","RTC power configuraiton register","0x88 - RTC power configuraiton register","RTC/DIG regulator configuration register","0x84 - RTC/DIG regulator configuration register","Indicates the CPU reset source. For more information about …","0x38 - Indicates the CPU reset source. For more …","configure sdio active register","0x70 - configure sdio active register","configure vddsdio register","0x7c - configure vddsdio register","RTC slow clock configuration register","0x78 - RTC slow clock configuration register","Stores the reject-to-sleep cause.","0x124 - Stores the reject-to-sleep cause.","Configures sleep / reject options","0x68 - Configures sleep / reject options","RTC timer threshold register 0","0x04 - RTC timer threshold register 0","RTC timer threshold register 1","0x08 - RTC timer threshold register 1","Stores the sleep-to-wakeup cause.","0x12c - Stores the sleep-to-wakeup cause.","Configures the sleep / reject / wakeup state","0x18 - Configures the sleep / reject / wakeup state","Reservation register 0","0x50 - Reservation register 0","Reservation register 1","0x54 - Reservation register 1","Reservation register 2","0x58 - Reservation register 2","Reservation register 3","0x5c - Reservation register 3","Reservation register 4","0xbc - Reservation register 4","Reservation register 5","0xc0 - Reservation register 5","Reservation register 6","0xc4 - Reservation register 6","Reservation register 7","0xc8 - Reservation register 7","CPU stall configuration register","0xb8 - CPU stall configuration register","Super watchdog configuration register","0xb0 - Super watchdog configuration register","Super watchdog write protection configuration register","0xb4 - Super watchdog write protection configuration …","Stores the higher 16 bits of RTC timer 0","0x14 - Stores the higher 16 bits of RTC timer 0","Stores the higher 16 bits of RTC timer 1","0xec - Stores the higher 16 bits of RTC timer 1","Stores the lower 32 bits of RTC timer 0.","0x10 - Stores the lower 32 bits of RTC timer 0.","Stores the lower 32 bits of RTC timer 1","0xe8 - Stores the lower 32 bits of RTC timer 1","RTC timer update control register","0x0c - RTC timer update control register","Configures CPU stall options","0x1c - Configures CPU stall options","Configures RTC slow clock and touch controller","0x20 - Configures RTC slow clock and touch controller","configure some wait time for power on","0x24 - configure some wait time for power on","configure some wait time for power on","0x28 - configure some wait time for power on","Configures the minimal sleep cycles","0x2c - Configures the minimal sleep cycles","Configure minimal sleep cycles register","0x30 - Configure minimal sleep cycles register","Configure touch approach settings","0x114 - Configure touch approach settings","Touch control register","0x104 - Touch control register","Touch control register","0x108 - Touch control register","Configure touch filter settings","0x118 - Configure touch filter settings","Configure touch scan settings","0x10c - Configure touch scan settings","Configure the settings of touch sleep pad","0x110 - Configure the settings of touch sleep pad","Configure touch timeout settings","0x120 - Configure touch timeout settings","","","","ULP-FSM configuration register","0xfc - ULP-FSM configuration register","Configure coprocessor timer","0xf8 - Configure coprocessor timer","Configure sleep cycle of the timer","0x130 - Configure sleep cycle of the timer","configure usb control register","0x11c - configure usb control register","Wakeup bitmap enabling register","0x3c - Wakeup bitmap enabling register","RTC watchdog configuration register","0x94 - RTC watchdog configuration register","Configures the hold time of RTC watchdog at level 1","0x98 - Configures the hold time of RTC watchdog at level 1","Configures the hold time of RTC watchdog at level 2","0x9c - Configures the hold time of RTC watchdog at level 2","Configures the hold time of RTC watchdog at level 3","0xa0 - Configures the hold time of RTC watchdog at level 3","Configures the hold time of RTC watchdog at level 4","0xa4 - Configures the hold time of RTC watchdog at level 4","RTC watchdog SW feed configuration register","0xa8 - RTC watchdog SW feed configuration register","RTC watchdog write protection configuration register","0xac - RTC watchdog write protection configuration register","Configures the divider factor for the backup clock of 32 …","0xf0 - Configures the divider factor for the backup clock …","32 kHz crystal oscillator configuration register","0xf4 - 32 kHz crystal oscillator configuration register","Configures the power options for I2C and PLLA","Field <code>BBPLL_CAL_SLP_START</code> reader - start BBPLL calibration …","Field <code>BBPLL_CAL_SLP_START</code> writer - start BBPLL calibration …","Field <code>CKGEN_I2C_PU</code> reader - 1: CKGEN_I2C power up , …","Field <code>CKGEN_I2C_PU</code> writer - 1: CKGEN_I2C power up , …","Field <code>GLITCH_RST_EN</code> reader - Set this bit to enable a …","Field <code>GLITCH_RST_EN</code> writer - Set this bit to enable a …","Field <code>I2C_RESET_POR_FORCE_PD</code> reader - SLEEP_I2CPOR force pd","Field <code>I2C_RESET_POR_FORCE_PD</code> writer - SLEEP_I2CPOR force pd","Field <code>I2C_RESET_POR_FORCE_PU</code> reader - SLEEP_I2CPOR force pu","Field <code>I2C_RESET_POR_FORCE_PU</code> writer - SLEEP_I2CPOR force pu","Field <code>PLLA_FORCE_PD</code> reader - Sets this bit to FPD the PLLA.","Field <code>PLLA_FORCE_PD</code> writer - Sets this bit to FPD the PLLA.","Field <code>PLLA_FORCE_PU</code> reader - Sets this bit to FPU the PLLA.","Field <code>PLLA_FORCE_PU</code> writer - Sets this bit to FPU the PLLA.","Field <code>PLL_I2C_PU</code> reader - 1. PLL_I2C power up ,otherwise …","Field <code>PLL_I2C_PU</code> writer - 1. PLL_I2C power up ,otherwise …","Field <code>PVTMON_PU</code> reader - 1: PVTMON power up , otherwise …","Field <code>PVTMON_PU</code> writer - 1: PVTMON power up , otherwise …","Register <code>ANA_CONF</code> reader","Field <code>RFRX_PBUS_PU</code> reader - 1: RFRX_PBUS power up , …","Field <code>RFRX_PBUS_PU</code> writer - 1: RFRX_PBUS power up , …","Field <code>SAR_I2C_FORCE_PD</code> reader - Sets this bit to FPD the …","Field <code>SAR_I2C_FORCE_PD</code> writer - Sets this bit to FPD the …","Field <code>SAR_I2C_FORCE_PU</code> reader - Sets this bit to FPU the …","Field <code>SAR_I2C_FORCE_PU</code> writer - Sets this bit to FPU the …","Field <code>TXRF_I2C_PU</code> reader - 1: TXRF_I2C power up , …","Field <code>TXRF_I2C_PU</code> writer - 1: TXRF_I2C power up , …","Register <code>ANA_CONF</code> writer","Bit 25 - start BBPLL calibration during sleep","Bit 25 - start BBPLL calibration during sleep","Writes raw bits to the register.","","","Bit 30 - 1: CKGEN_I2C power up , otherwise power down","Bit 30 - 1: CKGEN_I2C power up , otherwise power down","Returns the argument unchanged.","Bit 20 - Set this bit to enable a reset when the system …","Bit 20 - Set this bit to enable a reset when the system …","Bit 18 - SLEEP_I2CPOR force pd","Bit 18 - SLEEP_I2CPOR force pd","Bit 19 - SLEEP_I2CPOR force pu","Bit 19 - SLEEP_I2CPOR force pu","Calls <code>U::from(self)</code>.","Bit 31 - 1. PLL_I2C power up ,otherwise power down","Bit 31 - 1. PLL_I2C power up ,otherwise power down","Bit 23 - Sets this bit to FPD the PLLA.","Bit 23 - Sets this bit to FPD the PLLA.","Bit 24 - Sets this bit to FPU the PLLA.","Bit 24 - Sets this bit to FPU the PLLA.","Bit 26 - 1: PVTMON power up , otherwise power down","Bit 26 - 1: PVTMON power up , otherwise power down","Bit 28 - 1: RFRX_PBUS power up , otherwise power down","Bit 28 - 1: RFRX_PBUS power up , otherwise power down","Bit 21 - Sets this bit to FPD the SAR_I2C.","Bit 21 - Sets this bit to FPD the SAR_I2C.","Bit 22 - Sets this bit to FPU the SAR_I2C.","Bit 22 - Sets this bit to FPU the SAR_I2C.","","","Bit 27 - 1: TXRF_I2C power up , otherwise power down","Bit 27 - 1: TXRF_I2C power up , otherwise power down","","Field <code>BIAS_BUF_DEEP_SLP</code> reader - open bias buf when rtc in …","Field <code>BIAS_BUF_DEEP_SLP</code> writer - open bias buf when rtc in …","Field <code>BIAS_BUF_IDLE</code> reader - open bias buf when system in …","Field <code>BIAS_BUF_IDLE</code> writer - open bias buf when system in …","Field <code>BIAS_BUF_MONITOR</code> reader - open bias buf when rtc in …","Field <code>BIAS_BUF_MONITOR</code> writer - open bias buf when rtc in …","Field <code>BIAS_BUF_WAKE</code> reader - open bias buf when rtc in …","Field <code>BIAS_BUF_WAKE</code> writer - open bias buf when rtc in …","configure power register","Field <code>BIAS_SLEEP_DEEP_SLP</code> reader - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_DEEP_SLP</code> writer - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_MONITOR</code> reader - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_MONITOR</code> writer - bias_sleep when rtc in …","Field <code>DBG_ATTEN_DEEP_SLP</code> reader - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_DEEP_SLP</code> writer - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_MONITOR</code> reader - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_MONITOR</code> writer - DBG_ATTEN when rtc in …","Field <code>DEC_HEARTBEAT_PERIOD</code> reader - DEC_HEARTBEAT_PERIOD","Field <code>DEC_HEARTBEAT_PERIOD</code> writer - DEC_HEARTBEAT_PERIOD","Field <code>DEC_HEARTBEAT_WIDTH</code> reader - DEC_HEARTBEAT_WIDTH","Field <code>DEC_HEARTBEAT_WIDTH</code> writer - DEC_HEARTBEAT_WIDTH","Field <code>ENB_SCK_XTAL</code> reader - ENB_SCK_XTAL","Field <code>ENB_SCK_XTAL</code> writer - ENB_SCK_XTAL","Field <code>INC_HEARTBEAT_PERIOD</code> reader - INC_HEARTBEAT_PERIOD","Field <code>INC_HEARTBEAT_PERIOD</code> writer - INC_HEARTBEAT_PERIOD","Field <code>INC_HEARTBEAT_REFRESH</code> reader - INC_HEARTBEAT_REFRESH","Field <code>INC_HEARTBEAT_REFRESH</code> writer - INC_HEARTBEAT_REFRESH","Field <code>PD_CUR_DEEP_SLP</code> reader - xpd cur when rtc in …","Field <code>PD_CUR_DEEP_SLP</code> writer - xpd cur when rtc in …","Field <code>PD_CUR_MONITOR</code> reader - xpd cur when rtc in monitor …","Field <code>PD_CUR_MONITOR</code> writer - xpd cur when rtc in monitor …","Register <code>BIAS_CONF</code> reader","Field <code>RST_BIAS_I2C</code> reader - ","Field <code>RST_BIAS_I2C</code> writer - ","Register <code>BIAS_CONF</code> writer","Bit 12 - open bias buf when rtc in deep sleep","Bit 12 - open bias buf when rtc in deep sleep","Bit 10 - open bias buf when system in active","Bit 10 - open bias buf when system in active","Bit 13 - open bias buf when rtc in monitor state","Bit 13 - open bias buf when rtc in monitor state","Bit 11 - open bias buf when rtc in wakeup","Bit 11 - open bias buf when rtc in wakeup","Bit 16 - bias_sleep when rtc in sleep_state","Bit 16 - bias_sleep when rtc in sleep_state","Bit 17 - bias_sleep when rtc in monitor state","Bit 17 - bias_sleep when rtc in monitor state","Writes raw bits to the register.","","","Bits 18:21 - DBG_ATTEN when rtc in sleep state","Bits 18:21 - DBG_ATTEN when rtc in sleep state","Bits 22:25 - DBG_ATTEN when rtc in monitor state","Bits 22:25 - DBG_ATTEN when rtc in monitor state","Bit 28 - DEC_HEARTBEAT_PERIOD","Bit 28 - DEC_HEARTBEAT_PERIOD","Bit 30 - DEC_HEARTBEAT_WIDTH","Bit 30 - DEC_HEARTBEAT_WIDTH","Bit 26 - ENB_SCK_XTAL","Bit 26 - ENB_SCK_XTAL","Returns the argument unchanged.","Bit 29 - INC_HEARTBEAT_PERIOD","Bit 29 - INC_HEARTBEAT_PERIOD","Bit 27 - INC_HEARTBEAT_REFRESH","Bit 27 - INC_HEARTBEAT_REFRESH","Calls <code>U::from(self)</code>.","Bit 14 - xpd cur when rtc in sleep_state","Bit 14 - xpd cur when rtc in sleep_state","Bit 15 - xpd cur when rtc in monitor state","Bit 15 - xpd cur when rtc in monitor state","Bit 31","Bit 31","","","","Field <code>BROWN_OUT2_ENA</code> reader - Enables the brown_out2 to …","Field <code>BROWN_OUT2_ENA</code> writer - Enables the brown_out2 to …","Brownout configuration register","Field <code>CLOSE_FLASH_ENA</code> reader - Set this bit to enable PD …","Field <code>CLOSE_FLASH_ENA</code> writer - Set this bit to enable PD …","Field <code>CNT_CLR</code> writer - Clears the brown-out counter.","Field <code>DET</code> reader - Indicates the status of the brown-out …","Field <code>ENA</code> reader - Set this bit to enable brown-out …","Field <code>ENA</code> writer - Set this bit to enable brown-out …","Field <code>INT_WAIT</code> reader - Configures the waiting cycle …","Field <code>INT_WAIT</code> writer - Configures the waiting cycle …","Field <code>PD_RF_ENA</code> reader - Set this bit to enable PD the RF …","Field <code>PD_RF_ENA</code> writer - Set this bit to enable PD the RF …","Register <code>BROWN_OUT</code> reader","Field <code>RST_ENA</code> reader - Enables to reset brown-out.","Field <code>RST_ENA</code> writer - Enables to reset brown-out.","Field <code>RST_SEL</code> reader - Selects the reset type when a …","Field <code>RST_SEL</code> writer - Selects the reset type when a …","Field <code>RST_WAIT</code> reader - Configures the waiting cycle …","Field <code>RST_WAIT</code> writer - Configures the waiting cycle …","Register <code>BROWN_OUT</code> writer","Writes raw bits to the register.","","","Bit 0 - Enables the brown_out2 to initiate a chip reset.","Bit 0 - Enables the brown_out2 to initiate a chip reset.","Bit 14 - Set this bit to enable PD the flash when a …","Bit 14 - Set this bit to enable PD the flash when a …","Bit 29 - Clears the brown-out counter.","Bit 31 - Indicates the status of the brown-out signal.","Bit 30 - Set this bit to enable brown-out detection.","Bit 30 - Set this bit to enable brown-out detection.","Returns the argument unchanged.","Bits 4:13 - Configures the waiting cycle before sending an …","Bits 4:13 - Configures the waiting cycle before sending an …","Calls <code>U::from(self)</code>.","Bit 15 - Set this bit to enable PD the RF circuits when a …","Bit 15 - Set this bit to enable PD the RF circuits when a …","Bit 26 - Enables to reset brown-out.","Bit 26 - Enables to reset brown-out.","Bit 27 - Selects the reset type when a brown-out happens. …","Bit 27 - Selects the reset type when a brown-out happens. …","Bits 16:25 - Configures the waiting cycle before the reset …","Bits 16:25 - Configures the waiting cycle before the reset …","","","","Field <code>ANA_CLK_RTC_SEL</code> reader - Set this bit to select the …","Field <code>ANA_CLK_RTC_SEL</code> writer - Set this bit to select the …","Field <code>CK8M_DFREQ</code> reader - CK8M_DFREQ","Field <code>CK8M_DFREQ</code> writer - CK8M_DFREQ","Field <code>CK8M_DIV</code> reader - Set the CK8M_D256_OUT divider. 00: …","Field <code>CK8M_DIV_SEL</code> reader - Stores the 8 MHz divider, …","Field <code>CK8M_DIV_SEL_VLD</code> reader - Synchronizes the …","Field <code>CK8M_DIV_SEL_VLD</code> writer - Synchronizes the …","Field <code>CK8M_DIV_SEL</code> writer - Stores the 8 MHz divider, …","Field <code>CK8M_DIV</code> writer - Set the CK8M_D256_OUT divider. 00: …","Field <code>CK8M_FORCE_NOGATING</code> reader - Set this bit to disable …","Field <code>CK8M_FORCE_NOGATING</code> writer - Set this bit to disable …","Field <code>CK8M_FORCE_PD</code> reader - Set this bit to FPD the 8 MHz …","Field <code>CK8M_FORCE_PD</code> writer - Set this bit to FPD the 8 MHz …","Field <code>CK8M_FORCE_PU</code> reader - Set this bit to FPU the 8 MHz …","Field <code>CK8M_FORCE_PU</code> writer - Set this bit to FPU the 8 MHz …","RTC clock configuration register","Field <code>DIG_CLK8M_D256_EN</code> reader - Set this bit to enable …","Field <code>DIG_CLK8M_D256_EN</code> writer - Set this bit to enable …","Field <code>DIG_CLK8M_EN</code> reader - Set this bit to enable 8 MHz …","Field <code>DIG_CLK8M_EN</code> writer - Set this bit to enable 8 MHz …","Field <code>DIG_XTAL32K_EN</code> reader - Set this bit to enable …","Field <code>DIG_XTAL32K_EN</code> writer - Set this bit to enable …","Field <code>ENB_CK8M_DIV</code> reader - Selects the CK8M_D256_OUT. 1: …","Field <code>ENB_CK8M_DIV</code> writer - Selects the CK8M_D256_OUT. 1: …","Field <code>ENB_CK8M</code> reader - Set this bit to disable CK8M and …","Field <code>ENB_CK8M</code> writer - Set this bit to disable CK8M and …","Field <code>FAST_CLK_RTC_SEL</code> reader - Set this bit to select the …","Field <code>FAST_CLK_RTC_SEL</code> writer - Set this bit to select the …","Register <code>CLK_CONF</code> reader","Register <code>CLK_CONF</code> writer","Field <code>XTAL_FORCE_NOGATING</code> reader - Set this bit to force …","Field <code>XTAL_FORCE_NOGATING</code> writer - Set this bit to force …","Bits 30:31 - Set this bit to select the RTC slow clock. 0: …","Bits 30:31 - Set this bit to select the RTC slow clock. 0: …","Writes raw bits to the register.","","","Bits 17:24 - CK8M_DFREQ","Bits 17:24 - CK8M_DFREQ","Bits 4:5 - Set the CK8M_D256_OUT divider. 00: divided by …","Bits 4:5 - Set the CK8M_D256_OUT divider. 00: divided by …","Bits 12:14 - Stores the 8 MHz divider, which is …","Bits 12:14 - Stores the 8 MHz divider, which is …","Bit 3 - Synchronizes the reg_ck8m_div_sel. Not that you …","Bit 3 - Synchronizes the reg_ck8m_div_sel. Not that you …","Bit 16 - Set this bit to disable force gating to 8 MHz …","Bit 16 - Set this bit to disable force gating to 8 MHz …","Bit 25 - Set this bit to FPD the 8 MHz clock.","Bit 25 - Set this bit to FPD the 8 MHz clock.","Bit 26 - Set this bit to FPU the 8 MHz clock.","Bit 26 - Set this bit to FPU the 8 MHz clock.","Bit 9 - Set this bit to enable CK8M_D256_OUT clock for the …","Bit 9 - Set this bit to enable CK8M_D256_OUT clock for the …","Bit 10 - Set this bit to enable 8 MHz clock for the …","Bit 10 - Set this bit to enable 8 MHz clock for the …","Bit 8 - Set this bit to enable CK_XTAL_32K clock for the …","Bit 8 - Set this bit to enable CK_XTAL_32K clock for the …","Bit 6 - Set this bit to disable CK8M and CK8M_D256_OUT.","Bit 6 - Set this bit to disable CK8M and CK8M_D256_OUT.","Bit 7 - Selects the CK8M_D256_OUT. 1: CK8M 0: CK8M divided …","Bit 7 - Selects the CK8M_D256_OUT. 1: CK8M 0: CK8M divided …","Bit 29 - Set this bit to select the RTC fast clock. 0: …","Bit 29 - Set this bit to select the RTC fast clock. 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 15 - Set this bit to force no gating to crystal during …","Bit 15 - Set this bit to force no gating to crystal during …","Field <code>COCPU_CLK_FO</code> reader - ULP-RISCV clock force on","Field <code>COCPU_CLK_FO</code> writer - ULP-RISCV clock force on","ULP-RISCV configuration register","Field <code>COCPU_DONE_FORCE</code> reader - 0: select ULP-FSM DONE …","Field <code>COCPU_DONE_FORCE</code> writer - 0: select ULP-FSM DONE …","Field <code>COCPU_DONE</code> reader - DONE signal. Write 1 to this …","Field <code>COCPU_DONE</code> writer - DONE signal. Write 1 to this …","Field <code>COCPU_SEL</code> reader - 0: select ULP-RISCV. 1: select …","Field <code>COCPU_SEL</code> writer - 0: select ULP-RISCV. 1: select …","Field <code>COCPU_SHUT_2_CLK_DIS</code> reader - Time from shut down …","Field <code>COCPU_SHUT_2_CLK_DIS</code> writer - Time from shut down …","Field <code>COCPU_SHUT</code> reader - Shut down ULP-RISCV","Field <code>COCPU_SHUT_RESET_EN</code> reader - This bit is used to …","Field <code>COCPU_SHUT_RESET_EN</code> writer - This bit is used to …","Field <code>COCPU_SHUT</code> writer - Shut down ULP-RISCV","Field <code>COCPU_START_2_INTR_EN</code> reader - Time from ULP-RISCV …","Field <code>COCPU_START_2_INTR_EN</code> writer - Time from ULP-RISCV …","Field <code>COCPU_START_2_RESET_DIS</code> reader - Time from ULP-RISCV …","Field <code>COCPU_START_2_RESET_DIS</code> writer - Time from ULP-RISCV …","Field <code>COCPU_SW_INT_TRIGGER</code> writer - Trigger ULP-RISCV …","Register <code>COCPU_CTRL</code> reader","Register <code>COCPU_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - ULP-RISCV clock force on","Bit 0 - ULP-RISCV clock force on","Bit 25 - DONE signal. Write 1 to this bit, ULP-RISCV will …","Bit 25 - DONE signal. Write 1 to this bit, ULP-RISCV will …","Bit 24 - 0: select ULP-FSM DONE signal. 1: select …","Bit 24 - 0: select ULP-FSM DONE signal. 1: select …","Bit 23 - 0: select ULP-RISCV. 1: select ULP-FSM","Bit 23 - 0: select ULP-RISCV. 1: select ULP-FSM","Bit 13 - Shut down ULP-RISCV","Bit 13 - Shut down ULP-RISCV","Bits 14:21 - Time from shut down ULP-RISCV to disable clock","Bits 14:21 - Time from shut down ULP-RISCV to disable clock","Bit 22 - This bit is used to reset ULP-RISCV","Bit 22 - This bit is used to reset ULP-RISCV","Bits 7:12 - Time from ULP-RISCV startup to send out …","Bits 7:12 - Time from ULP-RISCV startup to send out …","Bits 1:6 - Time from ULP-RISCV startup to pull down reset","Bits 1:6 - Time from ULP-RISCV startup to pull down reset","Bit 26 - Trigger ULP-RISCV register interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPUPERIOD_SEL</code> reader - ","Field <code>CPUPERIOD_SEL</code> writer - ","Field <code>CPUSEL_CONF</code> reader - CPU sel option","Field <code>CPUSEL_CONF</code> writer - CPU sel option","CPU sel option","Register <code>CPU_PERIOD_CONF</code> reader","Register <code>CPU_PERIOD_CONF</code> writer","Writes raw bits to the register.","","","Bits 30:31","Bits 30:31","Bit 29 - CPU sel option","Bit 29 - CPU sel option","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNTL_DATE</code> reader - ","Field <code>CNTL_DATE</code> writer - ","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27","Bits 0:27","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","debug register","Field <code>LOW_POWER_DIAG1</code> reader - ","Register <code>DIAG0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>CLR_DG_PAD_AUTOHOLD</code> writer - Se this bit to clear …","Field <code>DG_PAD_AUTOHOLD_EN</code> reader - Se this bit to allow the …","Field <code>DG_PAD_AUTOHOLD_EN</code> writer - Se this bit to allow the …","Field <code>DG_PAD_AUTOHOLD</code> reader - Indicates the auto-hold …","Field <code>DG_PAD_FORCE_HOLD</code> reader - Set this bit the force …","Field <code>DG_PAD_FORCE_HOLD</code> writer - Set this bit the force …","Field <code>DG_PAD_FORCE_ISO</code> reader - Set this bit to force …","Field <code>DG_PAD_FORCE_ISO</code> writer - Set this bit to force …","Field <code>DG_PAD_FORCE_NOISO</code> reader - Set this bit to disable …","Field <code>DG_PAD_FORCE_NOISO</code> writer - Set this bit to disable …","Field <code>DG_PAD_FORCE_UNHOLD</code> reader - Set this bit the force …","Field <code>DG_PAD_FORCE_UNHOLD</code> writer - Set this bit the force …","Field <code>DG_WRAP_FORCE_ISO</code> reader - Set this bit to force …","Field <code>DG_WRAP_FORCE_ISO</code> writer - Set this bit to force …","Field <code>DG_WRAP_FORCE_NOISO</code> reader - Set this bit to disable …","Field <code>DG_WRAP_FORCE_NOISO</code> writer - Set this bit to disable …","Digital system ISO configuration register","Field <code>FORCE_OFF</code> reader - ","Field <code>FORCE_OFF</code> writer - ","Field <code>FORCE_ON</code> reader - ","Field <code>FORCE_ON</code> writer - ","Field <code>INTER_RAM0_FORCE_ISO</code> reader - internal SRAM 0 force …","Field <code>INTER_RAM0_FORCE_ISO</code> writer - internal SRAM 0 force …","Field <code>INTER_RAM0_FORCE_NOISO</code> reader - internal SRAM 0 …","Field <code>INTER_RAM0_FORCE_NOISO</code> writer - internal SRAM 0 …","Field <code>INTER_RAM1_FORCE_ISO</code> reader - internal SRAM 1 force …","Field <code>INTER_RAM1_FORCE_ISO</code> writer - internal SRAM 1 force …","Field <code>INTER_RAM1_FORCE_NOISO</code> reader - internal SRAM 1 …","Field <code>INTER_RAM1_FORCE_NOISO</code> writer - internal SRAM 1 …","Field <code>INTER_RAM2_FORCE_ISO</code> reader - internal SRAM 2 force …","Field <code>INTER_RAM2_FORCE_ISO</code> writer - internal SRAM 2 force …","Field <code>INTER_RAM2_FORCE_NOISO</code> reader - internal SRAM 2 …","Field <code>INTER_RAM2_FORCE_NOISO</code> writer - internal SRAM 2 …","Field <code>INTER_RAM3_FORCE_ISO</code> reader - internal SRAM 3 force …","Field <code>INTER_RAM3_FORCE_ISO</code> writer - internal SRAM 3 force …","Field <code>INTER_RAM3_FORCE_NOISO</code> reader - internal SRAM 3 …","Field <code>INTER_RAM3_FORCE_NOISO</code> writer - internal SRAM 3 …","Field <code>INTER_RAM4_FORCE_ISO</code> reader - internal SRAM 4 force …","Field <code>INTER_RAM4_FORCE_ISO</code> writer - internal SRAM 4 force …","Field <code>INTER_RAM4_FORCE_NOISO</code> reader - internal SRAM 4 …","Field <code>INTER_RAM4_FORCE_NOISO</code> writer - internal SRAM 4 …","Register <code>DIG_ISO</code> reader","Field <code>ROM0_FORCE_ISO</code> reader - ROM force ISO","Field <code>ROM0_FORCE_ISO</code> writer - ROM force ISO","Field <code>ROM0_FORCE_NOISO</code> reader - ROM force no ISO","Field <code>ROM0_FORCE_NOISO</code> writer - ROM force no ISO","Register <code>DIG_ISO</code> writer","Field <code>WIFI_FORCE_ISO</code> reader - Set this bit to force …","Field <code>WIFI_FORCE_ISO</code> writer - Set this bit to force …","Field <code>WIFI_FORCE_NOISO</code> reader - Set this bit to disable …","Field <code>WIFI_FORCE_NOISO</code> writer - Set this bit to disable …","Writes raw bits to the register.","","","Bit 10 - Se this bit to clear the auto-hold enabler for …","Bit 9 - Indicates the auto-hold status of the digital …","Bit 11 - Se this bit to allow the digital GPIOs to enter …","Bit 11 - Se this bit to allow the digital GPIOs to enter …","Bit 15 - Set this bit the force hold the digital GPIOs.","Bit 15 - Set this bit the force hold the digital GPIOs.","Bit 13 - Set this bit to force isolate the digital GPIOs.","Bit 13 - Set this bit to force isolate the digital GPIOs.","Bit 12 - Set this bit to disable the force isolation to …","Bit 12 - Set this bit to disable the force isolation to …","Bit 14 - Set this bit the force unhold the digital GPIOs.","Bit 14 - Set this bit the force unhold the digital GPIOs.","Bit 30 - Set this bit to force isolate the digital system.","Bit 30 - Set this bit to force isolate the digital system.","Bit 31 - Set this bit to disable the force isolation to …","Bit 31 - Set this bit to disable the force isolation to …","Bit 7","Bit 7","Bit 8","Bit 8","Returns the argument unchanged.","Bit 18 - internal SRAM 0 force ISO","Bit 18 - internal SRAM 0 force ISO","Bit 19 - internal SRAM 0 force no ISO","Bit 19 - internal SRAM 0 force no ISO","Bit 20 - internal SRAM 1 force ISO","Bit 20 - internal SRAM 1 force ISO","Bit 21 - internal SRAM 1 force no ISO","Bit 21 - internal SRAM 1 force no ISO","Bit 22 - internal SRAM 2 force ISO","Bit 22 - internal SRAM 2 force ISO","Bit 23 - internal SRAM 2 force no ISO","Bit 23 - internal SRAM 2 force no ISO","Bit 24 - internal SRAM 3 force ISO","Bit 24 - internal SRAM 3 force ISO","Bit 25 - internal SRAM 3 force no ISO","Bit 25 - internal SRAM 3 force no ISO","Bit 26 - internal SRAM 4 force ISO","Bit 26 - internal SRAM 4 force ISO","Bit 27 - internal SRAM 4 force no ISO","Bit 27 - internal SRAM 4 force no ISO","Calls <code>U::from(self)</code>.","Bit 16 - ROM force ISO","Bit 16 - ROM force ISO","Bit 17 - ROM force no ISO","Bit 17 - ROM force no ISO","","","","Bit 28 - Set this bit to force isolate the Wi-Fi circuits.","Bit 28 - Set this bit to force isolate the Wi-Fi circuits.","Bit 29 - Set this bit to disable the force isolation to …","Bit 29 - Set this bit to disable the force isolation to …","Field <code>DIG_PAD_HOLD</code> reader - Set GPIO 21 to GPIO 45 to …","Configures the hold option for digital GPIOs","Field <code>DIG_PAD_HOLD</code> writer - Set GPIO 21 to GPIO 45 to …","Register <code>DIG_PAD_HOLD</code> reader","Register <code>DIG_PAD_HOLD</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Set GPIO 21 to GPIO 45 to hold. (See bitmap to …","Bits 0:31 - Set GPIO 21 to GPIO 45 to hold. (See bitmap to …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DG_DCDC_FORCE_PD</code> reader - Set this bit to FPD the …","Field <code>DG_DCDC_FORCE_PD</code> writer - Set this bit to FPD the …","Field <code>DG_DCDC_FORCE_PU</code> reader - Set this bit to FPU the …","Field <code>DG_DCDC_FORCE_PU</code> writer - Set this bit to FPU the …","Field <code>DG_DCDC_PD_EN</code> reader - Set this bit to enable PD for …","Field <code>DG_DCDC_PD_EN</code> writer - Set this bit to enable PD for …","Field <code>DG_WRAP_FORCE_PD</code> reader - Set this bit to FPD the …","Field <code>DG_WRAP_FORCE_PD</code> writer - Set this bit to FPD the …","Field <code>DG_WRAP_FORCE_PU</code> reader - Set this bit to FPD the …","Field <code>DG_WRAP_FORCE_PU</code> writer - Set this bit to FPD the …","Field <code>DG_WRAP_PD_EN</code> reader - Set this bit to enable PD for …","Field <code>DG_WRAP_PD_EN</code> writer - Set this bit to enable PD for …","Digital system power configuraiton register","Field <code>INTER_RAM0_FORCE_PD</code> reader - internal SRAM 0 force …","Field <code>INTER_RAM0_FORCE_PD</code> writer - internal SRAM 0 force …","Field <code>INTER_RAM0_FORCE_PU</code> reader - internal SRAM 0 force …","Field <code>INTER_RAM0_FORCE_PU</code> writer - internal SRAM 0 force …","Field <code>INTER_RAM0_PD_EN</code> reader - enable power down internal …","Field <code>INTER_RAM0_PD_EN</code> writer - enable power down internal …","Field <code>INTER_RAM1_FORCE_PD</code> reader - internal SRAM 1 force …","Field <code>INTER_RAM1_FORCE_PD</code> writer - internal SRAM 1 force …","Field <code>INTER_RAM1_FORCE_PU</code> reader - internal SRAM 1 force …","Field <code>INTER_RAM1_FORCE_PU</code> writer - internal SRAM 1 force …","Field <code>INTER_RAM1_PD_EN</code> reader - enable power down internal …","Field <code>INTER_RAM1_PD_EN</code> writer - enable power down internal …","Field <code>INTER_RAM2_FORCE_PD</code> reader - internal SRAM 2 force …","Field <code>INTER_RAM2_FORCE_PD</code> writer - internal SRAM 2 force …","Field <code>INTER_RAM2_FORCE_PU</code> reader - internal SRAM 2 force …","Field <code>INTER_RAM2_FORCE_PU</code> writer - internal SRAM 2 force …","Field <code>INTER_RAM2_PD_EN</code> reader - enable power down internal …","Field <code>INTER_RAM2_PD_EN</code> writer - enable power down internal …","Field <code>INTER_RAM3_FORCE_PD</code> reader - internal SRAM 3 force …","Field <code>INTER_RAM3_FORCE_PD</code> writer - internal SRAM 3 force …","Field <code>INTER_RAM3_FORCE_PU</code> reader - internal SRAM 3 force …","Field <code>INTER_RAM3_FORCE_PU</code> writer - internal SRAM 3 force …","Field <code>INTER_RAM3_PD_EN</code> reader - enable power down internal …","Field <code>INTER_RAM3_PD_EN</code> writer - enable power down internal …","Field <code>INTER_RAM4_FORCE_PD</code> reader - internal SRAM 4 force …","Field <code>INTER_RAM4_FORCE_PD</code> writer - internal SRAM 4 force …","Field <code>INTER_RAM4_FORCE_PU</code> reader - internal SRAM 4 force …","Field <code>INTER_RAM4_FORCE_PU</code> writer - internal SRAM 4 force …","Field <code>INTER_RAM4_PD_EN</code> reader - enable power down internal …","Field <code>INTER_RAM4_PD_EN</code> writer - enable power down internal …","Field <code>LSLP_MEM_FORCE_PD</code> reader - Set this bit to FPD the …","Field <code>LSLP_MEM_FORCE_PD</code> writer - Set this bit to FPD the …","Field <code>LSLP_MEM_FORCE_PU</code> reader - Set this bit to FPU the …","Field <code>LSLP_MEM_FORCE_PU</code> writer - Set this bit to FPU the …","Register <code>DIG_PWC</code> reader","Field <code>ROM0_FORCE_PD</code> reader - ROM force power down","Field <code>ROM0_FORCE_PD</code> writer - ROM force power down","Field <code>ROM0_FORCE_PU</code> reader - ROM force power up","Field <code>ROM0_FORCE_PU</code> writer - ROM force power up","Field <code>ROM0_PD_EN</code> reader - enable power down ROM in sleep","Field <code>ROM0_PD_EN</code> writer - enable power down ROM in sleep","Register <code>DIG_PWC</code> writer","Field <code>WIFI_FORCE_PD</code> reader - Set this bit to FPD the Wi-Fi …","Field <code>WIFI_FORCE_PD</code> writer - Set this bit to FPD the Wi-Fi …","Field <code>WIFI_FORCE_PU</code> reader - Set this bit to FPU the Wi-Fi …","Field <code>WIFI_FORCE_PU</code> writer - Set this bit to FPU the Wi-Fi …","Field <code>WIFI_PD_EN</code> reader - Set this bit to enable PD for …","Field <code>WIFI_PD_EN</code> writer - Set this bit to enable PD for …","Writes raw bits to the register.","","","Bit 21 - Set this bit to FPD the DC-DC convertor in the …","Bit 21 - Set this bit to FPD the DC-DC convertor in the …","Bit 22 - Set this bit to FPU the DC-DC convertor in the …","Bit 22 - Set this bit to FPU the DC-DC convertor in the …","Bit 23 - Set this bit to enable PD for the DC-DC convertor …","Bit 23 - Set this bit to enable PD for the DC-DC convertor …","Bit 19 - Set this bit to FPD the digital system.","Bit 19 - Set this bit to FPD the digital system.","Bit 20 - Set this bit to FPD the DC-DC convertor in the …","Bit 20 - Set this bit to FPD the DC-DC convertor in the …","Bit 31 - Set this bit to enable PD for the digital system …","Bit 31 - Set this bit to enable PD for the digital system …","Returns the argument unchanged.","Bit 7 - internal SRAM 0 force power down","Bit 7 - internal SRAM 0 force power down","Bit 8 - internal SRAM 0 force power up","Bit 8 - internal SRAM 0 force power up","Bit 25 - enable power down internal SRAM 0 in sleep","Bit 25 - enable power down internal SRAM 0 in sleep","Bit 9 - internal SRAM 1 force power down","Bit 9 - internal SRAM 1 force power down","Bit 10 - internal SRAM 1 force power up","Bit 10 - internal SRAM 1 force power up","Bit 26 - enable power down internal SRAM 1 in sleep","Bit 26 - enable power down internal SRAM 1 in sleep","Bit 11 - internal SRAM 2 force power down","Bit 11 - internal SRAM 2 force power down","Bit 12 - internal SRAM 2 force power up","Bit 12 - internal SRAM 2 force power up","Bit 27 - enable power down internal SRAM 2 in sleep","Bit 27 - enable power down internal SRAM 2 in sleep","Bit 13 - internal SRAM 3 force power down","Bit 13 - internal SRAM 3 force power down","Bit 14 - internal SRAM 3 force power up","Bit 14 - internal SRAM 3 force power up","Bit 28 - enable power down internal SRAM 3 in sleep","Bit 28 - enable power down internal SRAM 3 in sleep","Bit 15 - internal SRAM 4 force power down","Bit 15 - internal SRAM 4 force power down","Bit 16 - internal SRAM 4 force power up","Bit 16 - internal SRAM 4 force power up","Bit 29 - enable power down internal SRAM 4 in sleep","Bit 29 - enable power down internal SRAM 4 in sleep","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to FPD the memories in the digital …","Bit 3 - Set this bit to FPD the memories in the digital …","Bit 4 - Set this bit to FPU the memories in the digital …","Bit 4 - Set this bit to FPU the memories in the digital …","Bit 5 - ROM force power down","Bit 5 - ROM force power down","Bit 6 - ROM force power up","Bit 6 - ROM force power up","Bit 24 - enable power down ROM in sleep","Bit 24 - enable power down ROM in sleep","","","","Bit 17 - Set this bit to FPD the Wi-Fi circuit.","Bit 17 - Set this bit to FPD the Wi-Fi circuit.","Bit 18 - Set this bit to FPU the Wi-Fi circuit.","Bit 18 - Set this bit to FPU the Wi-Fi circuit.","Bit 30 - Set this bit to enable PD for the Wi-Fi circuit …","Bit 30 - Set this bit to enable PD for the Wi-Fi circuit …","EXT1 wakeup configuration register","Register <code>EXT_WAKEUP1</code> reader","Field <code>SEL</code> reader - Selects a RTC GPIO to be the EXT1 …","Field <code>SEL</code> writer - Selects a RTC GPIO to be the EXT1 …","Field <code>STATUS_CLR</code> writer - Clears the EXT1 wakeup status.","Register <code>EXT_WAKEUP1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Selects a RTC GPIO to be the EXT1 wakeup …","Bits 0:21 - Selects a RTC GPIO to be the EXT1 wakeup …","Bit 22 - Clears the EXT1 wakeup status.","","","","Field <code>EXT_WAKEUP1_STATUS</code> reader - Indicates the EXT1 …","EXT1 wakeup source register","Register <code>EXT_WAKEUP1_STATUS</code> reader","","","Bits 0:21 - Indicates the EXT1 wakeup status.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>EXT_WAKEUP0_LV</code> reader - 0: external wakeup 0 at low …","Field <code>EXT_WAKEUP0_LV</code> writer - 0: external wakeup 0 at low …","Field <code>EXT_WAKEUP1_LV</code> reader - 0: external wakeup 1 at low …","Field <code>EXT_WAKEUP1_LV</code> writer - 0: external wakeup 1 at low …","GPIO wakeup configuration register","Field <code>GPIO_WAKEUP_FILTER</code> reader - Set this bit to enable …","Field <code>GPIO_WAKEUP_FILTER</code> writer - Set this bit to enable …","Register <code>EXT_WAKEUP_CONF</code> reader","Register <code>EXT_WAKEUP_CONF</code> writer","Writes raw bits to the register.","","","Bit 30 - 0: external wakeup 0 at low level 1: external …","Bit 30 - 0: external wakeup 0 at low level 1: external …","Bit 31 - 0: external wakeup 1 at low level 1: external …","Bit 31 - 0: external wakeup 1 at low level 1: external …","Returns the argument unchanged.","Bit 29 - Set this bit to enable the GPIO wakeup event …","Bit 29 - Set this bit to enable the GPIO wakeup event …","Calls <code>U::from(self)</code>.","","","","Field <code>DAC_XTAL_32K</code> reader - DAC_XTAL_32K","Field <code>DAC_XTAL_32K</code> writer - DAC_XTAL_32K","Field <code>DBUF_XTAL_32K</code> reader - 0: single-end buffer 1: …","Field <code>DBUF_XTAL_32K</code> writer - 0: single-end buffer 1: …","Field <code>DGM_XTAL_32K</code> reader - xtal_32k gm control","Field <code>DGM_XTAL_32K</code> writer - xtal_32k gm control","Field <code>DRES_XTAL_32K</code> reader - DRES_XTAL_32K","Field <code>DRES_XTAL_32K</code> writer - DRES_XTAL_32K","Field <code>ENCKINIT_XTAL_32K</code> reader - Applies an internal clock …","Field <code>ENCKINIT_XTAL_32K</code> writer - Applies an internal clock …","32 kHz crystal oscillator configuration register","Register <code>EXT_XTL_CONF</code> reader","Register <code>EXT_XTL_CONF</code> writer","Field <code>WDT_STATE</code> reader - Stores the status of the 32 kHz …","Field <code>XPD_XTAL_32K</code> reader - XPD_XTAL_32K","Field <code>XPD_XTAL_32K</code> writer - XPD_XTAL_32K","Field <code>XTAL32K_AUTO_BACKUP</code> reader - Set this bit to switch …","Field <code>XTAL32K_AUTO_BACKUP</code> writer - Set this bit to switch …","Field <code>XTAL32K_AUTO_RESTART</code> reader - Set this bit to …","Field <code>XTAL32K_AUTO_RESTART</code> writer - Set this bit to …","Field <code>XTAL32K_AUTO_RETURN</code> reader - Set this bit to switch …","Field <code>XTAL32K_AUTO_RETURN</code> writer - Set this bit to switch …","Field <code>XTAL32K_EXT_CLK_FO</code> reader - Set this bit to FPU the …","Field <code>XTAL32K_EXT_CLK_FO</code> writer - Set this bit to FPU the …","Field <code>XTAL32K_GPIO_SEL</code> reader - Selects the 32 kHz crystal …","Field <code>XTAL32K_GPIO_SEL</code> writer - Selects the 32 kHz crystal …","Field <code>XTAL32K_WDT_CLK_FO</code> reader - Set this bit to FPU the …","Field <code>XTAL32K_WDT_CLK_FO</code> writer - Set this bit to FPU the …","Field <code>XTAL32K_WDT_EN</code> reader - Set this bit to enable the …","Field <code>XTAL32K_WDT_EN</code> writer - Set this bit to enable the …","Field <code>XTAL32K_WDT_RESET</code> reader - Set this bit to reset the …","Field <code>XTAL32K_WDT_RESET</code> writer - Set this bit to reset the …","Field <code>XTAL32K_XPD_FORCE</code> reader - Set 1 to allow the …","Field <code>XTAL32K_XPD_FORCE</code> writer - Set 1 to allow the …","Field <code>XTL_EXT_CTR_EN</code> reader - Enables the GPIO to power …","Field <code>XTL_EXT_CTR_EN</code> writer - Enables the GPIO to power …","Field <code>XTL_EXT_CTR_LV</code> reader - 0: powers down XTAL at high …","Field <code>XTL_EXT_CTR_LV</code> writer - 0: powers down XTAL at high …","Writes raw bits to the register.","","","Bits 17:19 - DAC_XTAL_32K","Bits 17:19 - DAC_XTAL_32K","Bit 9 - 0: single-end buffer 1: differential buffer","Bit 9 - 0: single-end buffer 1: differential buffer","Bits 10:12 - xtal_32k gm control","Bits 10:12 - xtal_32k gm control","Bits 13:15 - DRES_XTAL_32K","Bits 13:15 - DRES_XTAL_32K","Bit 8 - Applies an internal clock to help the 32 kHz …","Bit 8 - Applies an internal clock to help the 32 kHz …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 20:22 - Stores the status of the 32 kHz watchdog.","Bit 16 - XPD_XTAL_32K","Bit 16 - XPD_XTAL_32K","Bit 4 - Set this bit to switch to the backup clock when …","Bit 4 - Set this bit to switch to the backup clock when …","Bit 5 - Set this bit to restart the 32 kHz crystal …","Bit 5 - Set this bit to restart the 32 kHz crystal …","Bit 6 - Set this bit to switch back to 32 kHz crystal when …","Bit 6 - Set this bit to switch back to 32 kHz crystal when …","Bit 3 - Set this bit to FPU the external clock of 32 kHz …","Bit 3 - Set this bit to FPU the external clock of 32 kHz …","Bit 23 - Selects the 32 kHz crystal clock. 0: selects the …","Bit 23 - Selects the 32 kHz crystal clock. 0: selects the …","Bit 1 - Set this bit to FPU the 32 kHz crystal watchdog …","Bit 1 - Set this bit to FPU the 32 kHz crystal watchdog …","Bit 0 - Set this bit to enable the 32 kHz crystal watchdog.","Bit 0 - Set this bit to enable the 32 kHz crystal watchdog.","Bit 2 - Set this bit to reset the 32 kHz crystal watchdog …","Bit 2 - Set this bit to reset the 32 kHz crystal watchdog …","Bit 7 - Set 1 to allow the software to FPD the 32 kHz …","Bit 7 - Set 1 to allow the software to FPD the 32 kHz …","Bit 31 - Enables the GPIO to power down the crystal …","Bit 31 - Enables the GPIO to power down the crystal …","Bit 30 - 0: powers down XTAL at high level 1: powers down …","Bit 30 - 0: powers down XTAL at high level 1: powers down …","Field <code>BROWN_OUT_INT_CLR</code> writer - Clears the brown out …","Field <code>COCPU_INT_CLR</code> writer - Clears the ULP-RISCV …","Field <code>COCPU_TRAP_INT_CLR</code> writer - Clears the interrupt …","Field <code>GLITCH_DET_INT_CLR</code> writer - Clears the interrupt …","RTC interrupt clear register","Field <code>MAIN_TIMER_INT_CLR</code> writer - Clears the RTC main …","Field <code>SARADC1_INT_CLR</code> writer - Clears the SAR ADC 1 …","Field <code>SARADC2_INT_CLR</code> writer - Clears the SAR ADC 2 …","Field <code>SDIO_IDLE_INT_CLR</code> writer - Clears the interrupt …","Field <code>SLP_REJECT_INT_CLR</code> writer - Clears the interrupt …","Field <code>SLP_WAKEUP_INT_CLR</code> writer - Clears the interrupt …","Field <code>SWD_INT_CLR</code> writer - Clears the super watchdog …","Field <code>TOUCH_ACTIVE_INT_CLR</code> writer - Clears the interrupt …","Field <code>TOUCH_DONE_INT_CLR</code> writer - Clears the interrupt …","Field <code>TOUCH_INACTIVE_INT_CLR</code> writer - Clears the interrupt …","Field <code>TOUCH_SCAN_DONE_INT_CLR</code> writer - Clears the …","Field <code>TOUCH_TIMEOUT_INT_CLR</code> writer - Clears the interrupt …","Field <code>TSENS_INT_CLR</code> writer - Clears the touch sensor …","Field <code>ULP_CP_INT_CLR</code> writer - Enables the ULP co-processor …","Register <code>INT_CLR_RTC</code> writer","Field <code>WDT_INT_CLR</code> writer - Enables the RTC watchdog …","Field <code>XTAL32K_DEAD_INT_CLR</code> writer - Clears the interrupt …","Writes raw bits to the register.","","","Bit 9 - Clears the brown out interrupt.","Bit 13 - Clears the ULP-RISCV interrupt.","Bit 17 - Clears the interrupt triggered when the ULP-RISCV …","Returns the argument unchanged.","Bit 19 - Clears the interrupt triggered when a glitch is …","Calls <code>U::from(self)</code>.","Bit 10 - Clears the RTC main timer interrupt.","Bit 11 - Clears the SAR ADC 1 interrupt.","Bit 14 - Clears the SAR ADC 2 interrupt.","Bit 2 - Clears the interrupt triggered when the SDIO idles.","Bit 1 - Clears the interrupt triggered when the chip …","Bit 0 - Clears the interrupt triggered when the chip wakes …","Bit 15 - Clears the super watchdog interrupt.","Bit 7 - Clears the interrupt triggered when a touch is …","Bit 6 - Clears the interrupt triggered upon the completion …","Bit 8 - Clears the interrupt triggered when a touch is …","Bit 4 - Clears the interrupt triggered upon the completion …","Bit 18 - Clears the interrupt triggered when touch sensor …","","","Bit 12 - Clears the touch sensor interrupt.","","Bit 5 - Enables the ULP co-processor interrupt.","Bit 3 - Enables the RTC watchdog interrupt.","Bit 16 - Clears the interrupt triggered when the 32 kHz …","Field <code>BROWN_OUT_INT_ENA</code> reader - Enables the brown out …","Field <code>BROWN_OUT_INT_ENA</code> writer - Enables the brown out …","Field <code>COCPU_INT_ENA</code> reader - Enables the ULP-RISCV …","Field <code>COCPU_INT_ENA</code> writer - Enables the ULP-RISCV …","Field <code>COCPU_TRAP_INT_ENA</code> reader - Enables interruption …","Field <code>COCPU_TRAP_INT_ENA</code> writer - Enables interruption …","Field <code>GLITCH_DET_INT_ENA</code> reader - Enables interruption …","Field <code>GLITCH_DET_INT_ENA</code> writer - Enables interruption …","RTC interrupt enabling register","Field <code>MAIN_TIMER_INT_ENA</code> reader - Enables the RTC main …","Field <code>MAIN_TIMER_INT_ENA</code> writer - Enables the RTC main …","Register <code>INT_ENA_RTC</code> reader","Field <code>SARADC1_INT_ENA</code> reader - Enables the SAR ADC 1 …","Field <code>SARADC1_INT_ENA</code> writer - Enables the SAR ADC 1 …","Field <code>SARADC2_INT_ENA</code> reader - Enables the SAR ADC 2 …","Field <code>SARADC2_INT_ENA</code> writer - Enables the SAR ADC 2 …","Field <code>SDIO_IDLE_INT_ENA</code> reader - Enables interruption when …","Field <code>SDIO_IDLE_INT_ENA</code> writer - Enables interruption when …","Field <code>SLP_REJECT_INT_ENA</code> reader - Enables interruption …","Field <code>SLP_REJECT_INT_ENA</code> writer - Enables interruption …","Field <code>SLP_WAKEUP_INT_ENA</code> reader - Enables interruption …","Field <code>SLP_WAKEUP_INT_ENA</code> writer - Enables interruption …","Field <code>SWD_INT_ENA</code> reader - Enables the super watchdog …","Field <code>SWD_INT_ENA</code> writer - Enables the super watchdog …","Field <code>TOUCH_ACTIVE_INT_ENA</code> reader - Enables interruption …","Field <code>TOUCH_ACTIVE_INT_ENA</code> writer - Enables interruption …","Field <code>TOUCH_DONE_INT_ENA</code> reader - Enables interruption …","Field <code>TOUCH_DONE_INT_ENA</code> writer - Enables interruption …","Field <code>TOUCH_INACTIVE_INT_ENA</code> reader - Enables interruption …","Field <code>TOUCH_INACTIVE_INT_ENA</code> writer - Enables interruption …","Field <code>TOUCH_SCAN_DONE_INT_ENA</code> reader - Enables …","Field <code>TOUCH_SCAN_DONE_INT_ENA</code> writer - Enables …","Field <code>TOUCH_TIMEOUT_INT_ENA</code> reader - Enables interruption …","Field <code>TOUCH_TIMEOUT_INT_ENA</code> writer - Enables interruption …","Field <code>TSENS_INT_ENA</code> reader - Enables the touch sensor …","Field <code>TSENS_INT_ENA</code> writer - Enables the touch sensor …","Field <code>ULP_CP_INT_ENA</code> reader - Enables the ULP co-processor …","Field <code>ULP_CP_INT_ENA</code> writer - Enables the ULP co-processor …","Register <code>INT_ENA_RTC</code> writer","Field <code>WDT_INT_ENA</code> reader - Enables the RTC watchdog …","Field <code>WDT_INT_ENA</code> writer - Enables the RTC watchdog …","Field <code>XTAL32K_DEAD_INT_ENA</code> reader - Enables interruption …","Field <code>XTAL32K_DEAD_INT_ENA</code> writer - Enables interruption …","Writes raw bits to the register.","","","Bit 9 - Enables the brown out interrupt.","Bit 9 - Enables the brown out interrupt.","Bit 13 - Enables the ULP-RISCV interrupt.","Bit 13 - Enables the ULP-RISCV interrupt.","Bit 17 - Enables interruption when the ULP-RISCV is …","Bit 17 - Enables interruption when the ULP-RISCV is …","Returns the argument unchanged.","Bit 19 - Enables interruption when a glitch is detected.","Bit 19 - Enables interruption when a glitch is detected.","Calls <code>U::from(self)</code>.","Bit 10 - Enables the RTC main timer interrupt.","Bit 10 - Enables the RTC main timer interrupt.","Bit 11 - Enables the SAR ADC 1 interrupt.","Bit 11 - Enables the SAR ADC 1 interrupt.","Bit 14 - Enables the SAR ADC 2 interrupt.","Bit 14 - Enables the SAR ADC 2 interrupt.","Bit 2 - Enables interruption when the SDIO idles.","Bit 2 - Enables interruption when the SDIO idles.","Bit 1 - Enables interruption when the chip rejects to go …","Bit 1 - Enables interruption when the chip rejects to go …","Bit 0 - Enables interruption when the chip wakes up from …","Bit 0 - Enables interruption when the chip wakes up from …","Bit 15 - Enables the super watchdog interrupt.","Bit 15 - Enables the super watchdog interrupt.","Bit 7 - Enables interruption when a touch is detected.","Bit 7 - Enables interruption when a touch is detected.","Bit 6 - Enables interruption upon the completion of a …","Bit 6 - Enables interruption upon the completion of a …","Bit 8 - Enables interruption when a touch is released.","Bit 8 - Enables interruption when a touch is released.","Bit 4 - Enables interruption upon the completion of a …","Bit 4 - Enables interruption upon the completion of a …","Bit 18 - Enables interruption when touch sensor times out.","Bit 18 - Enables interruption when touch sensor times out.","","","Bit 12 - Enables the touch sensor interrupt.","Bit 12 - Enables the touch sensor interrupt.","","Bit 5 - Enables the ULP co-processor interrupt.","Bit 5 - Enables the ULP co-processor interrupt.","Bit 3 - Enables the RTC watchdog interrupt.","Bit 3 - Enables the RTC watchdog interrupt.","Bit 16 - Enables interruption when the 32 kHz crystal is …","Bit 16 - Enables interruption when the 32 kHz crystal is …","Field <code>BROWN_OUT_INT_RAW</code> reader - Stores the raw brown out …","Field <code>COCPU_INT_RAW</code> reader - Stores the raw ULP-RISCV …","Field <code>COCPU_TRAP_INT_RAW</code> reader - Stores the raw interrupt …","Field <code>GLITCH_DET_INT_RAW</code> reader - Stores the raw interrupt …","RTC interrupt raw register","Field <code>MAIN_TIMER_INT_RAW</code> reader - Stores the raw RTC main …","Register <code>INT_RAW_RTC</code> reader","Field <code>SARADC1_INT_RAW</code> reader - Stores the raw SAR ADC 1 …","Field <code>SARADC2_INT_RAW</code> reader - Stores the raw SAR ADC 2 …","Field <code>SDIO_IDLE_INT_RAW</code> reader - Stores the raw interrupt …","Field <code>SLP_REJECT_INT_RAW</code> reader - Stores the raw interrupt …","Field <code>SLP_WAKEUP_INT_RAW</code> reader - Stores the raw interrupt …","Field <code>SWD_INT_RAW</code> reader - Stores the raw super watchdog …","Field <code>TOUCH_ACTIVE_INT_RAW</code> reader - Stores the raw …","Field <code>TOUCH_DONE_INT_RAW</code> reader - Stores the raw interrupt …","Field <code>TOUCH_INACTIVE_INT_RAW</code> reader - Stores the raw …","Field <code>TOUCH_SCAN_DONE_INT_RAW</code> reader - Stores the raw …","Field <code>TOUCH_TIMEOUT_INT_RAW</code> reader - Stores the raw …","Field <code>TSENS_INT_RAW</code> reader - Stores the raw touch sensor …","Field <code>ULP_CP_INT_RAW</code> reader - Stores the raw ULP …","Field <code>WDT_INT_RAW</code> reader - Stores the raw RTC watchdog …","Field <code>XTAL32K_DEAD_INT_RAW</code> reader - Stores the raw …","","","Bit 9 - Stores the raw brown out interrupt.","Bit 13 - Stores the raw ULP-RISCV interrupt.","Bit 17 - Stores the raw interrupt triggered when the …","Returns the argument unchanged.","Bit 19 - Stores the raw interrupt triggered when a glitch …","Calls <code>U::from(self)</code>.","Bit 10 - Stores the raw RTC main timer interrupt.","Bit 11 - Stores the raw SAR ADC 1 interrupt.","Bit 14 - Stores the raw SAR ADC 2 interrupt.","Bit 2 - Stores the raw interrupt triggered when the SDIO …","Bit 1 - Stores the raw interrupt triggered when the chip …","Bit 0 - Stores the raw interrupt triggered when the chip …","Bit 15 - Stores the raw super watchdog interrupt.","Bit 7 - Stores the raw interrupt triggered when a touch is …","Bit 6 - Stores the raw interrupt triggered upon the …","Bit 8 - Stores the raw interrupt triggered when a touch is …","Bit 4 - Stores the raw interrupt triggered upon the …","Bit 18 - Stores the raw interrupt triggered when touch …","","","Bit 12 - Stores the raw touch sensor interrupt.","","Bit 5 - Stores the raw ULP co-processor interrupt.","Bit 3 - Stores the raw RTC watchdog interrupt.","Bit 16 - Stores the raw interrupt triggered when the 32 …","Field <code>BROWN_OUT_INT_ST</code> reader - Stores the status of the …","Field <code>COCPU_INT_ST</code> reader - Stores the status of the …","Field <code>COCPU_TRAP_INT_ST</code> reader - Stores the status of the …","Field <code>GLITCH_DET_INT_ST</code> reader - Stores the status of the …","RTC interrupt state register","Field <code>MAIN_TIMER_INT_ST</code> reader - Stores the status of the …","Register <code>INT_ST_RTC</code> reader","Field <code>SARADC1_INT_ST</code> reader - Stores the status of the SAR …","Field <code>SARADC2_INT_ST</code> reader - Stores the status of the SAR …","Field <code>SDIO_IDLE_INT_ST</code> reader - Stores the status of the …","Field <code>SLP_REJECT_INT_ST</code> reader - Stores the status of the …","Field <code>SLP_WAKEUP_INT_ST</code> reader - Stores the status of the …","Field <code>SWD_INT_ST</code> reader - Stores the status of the super …","Field <code>TOUCH_ACTIVE_INT_ST</code> reader - Stores the status of …","Field <code>TOUCH_DONE_INT_ST</code> reader - Stores the status of the …","Field <code>TOUCH_INACTIVE_INT_ST</code> reader - Stores the status of …","Field <code>TOUCH_SCAN_DONE_INT_ST</code> reader - Stores the status of …","Field <code>TOUCH_TIMEOUT_INT_ST</code> reader - Stores the status of …","Field <code>TSENS_INT_ST</code> reader - Stores the status of the touch …","Field <code>ULP_CP_INT_ST</code> reader - Stores the status of the ULP …","Field <code>WDT_INT_ST</code> reader - Stores the status of the RTC …","Field <code>XTAL32K_DEAD_INT_ST</code> reader - Stores the status of …","","","Bit 9 - Stores the status of the brown out interrupt.","Bit 13 - Stores the status of the ULP-RISCV interrupt.","Bit 17 - Stores the status of the interrupt triggered when …","Returns the argument unchanged.","Bit 19 - Stores the status of the interrupt triggered when …","Calls <code>U::from(self)</code>.","Bit 10 - Stores the status of the RTC main timer interrupt.","Bit 11 - Stores the status of the SAR ADC 1 interrupt.","Bit 14 - Stores the status of the SAR ADC 2 interrupt.","Bit 2 - Stores the status of the interrupt triggered when …","Bit 1 - Stores the status of the interrupt triggered when …","Bit 0 - Stores the status of the interrupt triggered when …","Bit 15 - Stores the status of the super watchdog interrupt.","Bit 7 - Stores the status of the interrupt triggered when …","Bit 6 - Stores the status of the interrupt triggered upon …","Bit 8 - Stores the status of the interrupt triggered when …","Bit 4 - Stores the status of the interrupt triggered upon …","Bit 18 - Stores the status of the interrupt triggered when …","","","Bit 12 - Stores the status of the touch sensor interrupt.","","Bit 5 - Stores the status of the ULP co-processor …","Bit 3 - Stores the status of the RTC watchdog interrupt.","Bit 16 - Stores the status of the interrupt triggered when …","Field <code>COCPU_STATE_DONE</code> reader - ulp/cocpu is done","Field <code>COCPU_STATE_SLP</code> reader - ulp/cocpu is in sleep state","Field <code>COCPU_STATE_START</code> reader - ulp/cocpu should start to …","Field <code>COCPU_STATE_SWITCH</code> reader - ulp/cocpu is about to …","Field <code>DIG_ISO</code> reader - digital wrap iso","Field <code>IN_LOW_POWER_STATE</code> reader - rtc main state machine …","Field <code>IN_WAKEUP_STATE</code> reader - rtc main state machine is …","RTC main state machine status register","Field <code>MAIN_STATE_IN_IDLE</code> reader - rtc main state machine …","Field <code>MAIN_STATE_IN_SLP</code> reader - rtc main state machine is …","Field <code>MAIN_STATE_IN_WAIT_8M</code> reader - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_PLL</code> reader - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_XTL</code> reader - rtc main state …","Field <code>MAIN_STATE_PLL_ON</code> reader - rtc main state machine is …","Field <code>MAIN_STATE</code> reader - rtc main state machine status","Field <code>MAIN_STATE_WAIT_END</code> reader - rtc main state machine …","Field <code>MAIN_STATE_XTAL_ISO</code> reader - no use any more","Field <code>PERI_ISO</code> reader - rtc peripheral iso","Register <code>LOW_POWER_ST</code> reader","Field <code>RDY_FOR_WAKEUP</code> reader - Indicates the RTC is ready …","Field <code>TOUCH_STATE_DONE</code> reader - touch is done","Field <code>TOUCH_STATE_SLP</code> reader - touch is in sleep state","Field <code>TOUCH_STATE_START</code> reader - touch should start to work","Field <code>TOUCH_STATE_SWITCH</code> reader - touch is about to …","Field <code>WIFI_ISO</code> reader - wifi iso","Field <code>XPD_DIG_DCDC</code> reader - External DCDC power down","Field <code>XPD_DIG</code> reader - digital wrap power down","Field <code>XPD_ROM0</code> reader - rom0 power down","Field <code>XPD_RTC_PERI</code> reader - rtc peripheral power down","Field <code>XPD_WIFI</code> reader - wifi wrap power down","","","Bit 16 - ulp/cocpu is done","Bit 15 - ulp/cocpu is in sleep state","Bit 13 - ulp/cocpu should start to work","Bit 14 - ulp/cocpu is about to working. Switch rtc main …","Bit 7 - digital wrap iso","Returns the argument unchanged.","Bit 22 - rtc main state machine is in the states of low …","Bit 21 - rtc main state machine is in the states of wakeup …","Calls <code>U::from(self)</code>.","Bits 28:31 - rtc main state machine status","Bit 27 - rtc main state machine is in idle state","Bit 26 - rtc main state machine is in sleep state","Bit 23 - rtc main state machine is in wait 8m state","Bit 24 - rtc main state machine is in wait pll state","Bit 25 - rtc main state machine is in wait xtal state","Bit 18 - rtc main state machine is in states that pll …","Bit 20 - rtc main state machine has been waited for some …","Bit 17 - no use any more","Bit 3 - rtc peripheral iso","Bit 19 - Indicates the RTC is ready to be triggered by any …","Bit 12 - touch is done","Bit 11 - touch is in sleep state","Bit 9 - touch should start to work","Bit 10 - touch is about to working. Switch rtc main state","","","","Bit 5 - wifi iso","Bit 8 - digital wrap power down","Bit 2 - External DCDC power down","Bit 0 - rom0 power down","Bit 4 - rtc peripheral power down","Bit 6 - wifi wrap power down","Field <code>ANALOG_FORCE_ISO</code> reader - ","Field <code>ANALOG_FORCE_ISO</code> writer - ","Field <code>ANALOG_FORCE_NOISO</code> reader - ","Field <code>ANALOG_FORCE_NOISO</code> writer - ","Field <code>BBPLL_FORCE_PD</code> reader - Set this bit to FPD BB_PLL.","Field <code>BBPLL_FORCE_PD</code> writer - Set this bit to FPD BB_PLL.","Field <code>BBPLL_FORCE_PU</code> reader - Set this bit to FPU BB_PLL.","Field <code>BBPLL_FORCE_PU</code> writer - Set this bit to FPU BB_PLL.","Field <code>BBPLL_I2C_FORCE_PD</code> reader - Set this bit to FPD …","Field <code>BBPLL_I2C_FORCE_PD</code> writer - Set this bit to FPD …","Field <code>BBPLL_I2C_FORCE_PU</code> reader - Set this bit to FPU …","Field <code>BBPLL_I2C_FORCE_PU</code> writer - Set this bit to FPU …","Field <code>BB_I2C_FORCE_PD</code> reader - Set this bit to FPD BB_I2C.","Field <code>BB_I2C_FORCE_PD</code> writer - Set this bit to FPD BB_I2C.","Field <code>BB_I2C_FORCE_PU</code> reader - Set this bit to FPU BB_I2C.","Field <code>BB_I2C_FORCE_PU</code> writer - Set this bit to FPU BB_I2C.","Field <code>DG_WRAP_FORCE_NORST</code> reader - Set this bit to disable …","Field <code>DG_WRAP_FORCE_NORST</code> writer - Set this bit to disable …","Field <code>DG_WRAP_FORCE_RST</code> reader - Set this bit to force …","Field <code>DG_WRAP_FORCE_RST</code> writer - Set this bit to force …","Sets the power options of crystal and PLL clocks, and …","Field <code>PLL_FORCE_ISO</code> reader - ","Field <code>PLL_FORCE_ISO</code> writer - ","Field <code>PLL_FORCE_NOISO</code> reader - ","Field <code>PLL_FORCE_NOISO</code> writer - ","Register <code>OPTIONS0</code> reader","Field <code>SW_APPCPU_RST</code> writer - APP CPU SW reset. (Note, we …","Field <code>SW_PROCPU_RST</code> writer - Set this bit to reset the CPU …","Field <code>SW_STALL_APPCPU_C0</code> reader - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_APPCPU_C0</code> writer - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_PROCPU_C0</code> reader - When …","Field <code>SW_STALL_PROCPU_C0</code> writer - When …","Field <code>SW_SYS_RST</code> writer - Set this bit to reset the system …","Register <code>OPTIONS0</code> writer","Field <code>XTL_FORCE_ISO</code> reader - ","Field <code>XTL_FORCE_ISO</code> writer - ","Field <code>XTL_FORCE_NOISO</code> reader - ","Field <code>XTL_FORCE_NOISO</code> writer - ","Field <code>XTL_FORCE_PD</code> reader - Set this bit to FPD the …","Field <code>XTL_FORCE_PD</code> writer - Set this bit to FPD the …","Field <code>XTL_FORCE_PU</code> reader - Set this bit to FPU the …","Field <code>XTL_FORCE_PU</code> writer - Set this bit to FPU the …","Bit 25","Bit 25","Bit 28","Bit 28","Bit 6 - Set this bit to FPD BB_I2C.","Bit 6 - Set this bit to FPD BB_I2C.","Bit 7 - Set this bit to FPU BB_I2C.","Bit 7 - Set this bit to FPU BB_I2C.","Bit 10 - Set this bit to FPD BB_PLL.","Bit 10 - Set this bit to FPD BB_PLL.","Bit 11 - Set this bit to FPU BB_PLL.","Bit 11 - Set this bit to FPU BB_PLL.","Bit 8 - Set this bit to FPD BB_PLL _I2C.","Bit 8 - Set this bit to FPD BB_PLL _I2C.","Bit 9 - Set this bit to FPU BB_PLL _I2C.","Bit 9 - Set this bit to FPU BB_PLL _I2C.","Writes raw bits to the register.","","","Bit 30 - Set this bit to disable force reset to digital …","Bit 30 - Set this bit to disable force reset to digital …","Bit 29 - Set this bit to force reset the digital system in …","Bit 29 - Set this bit to force reset the digital system in …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 24","Bit 24","Bit 27","Bit 27","Bit 4 - APP CPU SW reset. (Note, we don’t have APP CPU …","Bit 5 - Set this bit to reset the CPU by SW.","Bits 0:1 - {reg_sw_stall_appcpu_c1[5:0] , …","Bits 0:1 - {reg_sw_stall_appcpu_c1[5:0] , …","Bits 2:3 - When RTC_CNTL_REG_SW_STALL_PROCPU_C1 is …","Bits 2:3 - When RTC_CNTL_REG_SW_STALL_PROCPU_C1 is …","Bit 31 - Set this bit to reset the system via SW.","","","","Bit 23","Bit 23","Bit 26","Bit 26","Bit 12 - Set this bit to FPD the crystal oscillator.","Bit 12 - Set this bit to FPD the crystal oscillator.","Bit 13 - Set this bit to FPU the crystal oscillator.","Bit 13 - Set this bit to FPU the crystal oscillator.","Field <code>FORCE_DOWNLOAD_BOOT</code> reader - Set this bit to force …","Field <code>FORCE_DOWNLOAD_BOOT</code> writer - Set this bit to force …","RTC option register","Register <code>OPTIONS1</code> reader","Register <code>OPTIONS1</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to force the chip to boot from the …","Bit 0 - Set this bit to force the chip to boot from the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>PAD19_HOLD</code> reader - Sets the RTG GPIO 19 to hold.","Field <code>PAD19_HOLD</code> writer - Sets the RTG GPIO 19 to hold.","Field <code>PAD20_HOLD</code> reader - Sets the RTG GPIO 20 to hold.","Field <code>PAD20_HOLD</code> writer - Sets the RTG GPIO 20 to hold.","Field <code>PAD21_HOLD</code> reader - Sets the RTG GPIO 21 to hold.","Field <code>PAD21_HOLD</code> writer - Sets the RTG GPIO 21 to hold.","Configures the hold options for RTC GPIOs","Field <code>PDAC1_HOLD</code> reader - Sets the pdac1 to hold.","Field <code>PDAC1_HOLD</code> writer - Sets the pdac1 to hold.","Field <code>PDAC2_HOLD</code> reader - Sets the pdac2 to hold.","Field <code>PDAC2_HOLD</code> writer - Sets the pdac2 to hold.","Register <code>PAD_HOLD</code> reader","Field <code>TOUCH_PAD0_HOLD</code> reader - Sets the touch GPIO 0 to …","Field <code>TOUCH_PAD0_HOLD</code> writer - Sets the touch GPIO 0 to …","Field <code>TOUCH_PAD10_HOLD</code> reader - Sets the touch GPIO 10 to …","Field <code>TOUCH_PAD10_HOLD</code> writer - Sets the touch GPIO 10 to …","Field <code>TOUCH_PAD11_HOLD</code> reader - Sets the touch GPIO 11 to …","Field <code>TOUCH_PAD11_HOLD</code> writer - Sets the touch GPIO 11 to …","Field <code>TOUCH_PAD12_HOLD</code> reader - Sets the touch GPIO 12 to …","Field <code>TOUCH_PAD12_HOLD</code> writer - Sets the touch GPIO 12 to …","Field <code>TOUCH_PAD13_HOLD</code> reader - Sets the touch GPIO 13 to …","Field <code>TOUCH_PAD13_HOLD</code> writer - Sets the touch GPIO 13 to …","Field <code>TOUCH_PAD14_HOLD</code> reader - Sets the touch GPIO 14 to …","Field <code>TOUCH_PAD14_HOLD</code> writer - Sets the touch GPIO 14 to …","Field <code>TOUCH_PAD1_HOLD</code> reader - Sets the touch GPIO 1 to …","Field <code>TOUCH_PAD1_HOLD</code> writer - Sets the touch GPIO 1 to …","Field <code>TOUCH_PAD2_HOLD</code> reader - Sets the touch GPIO 2 to …","Field <code>TOUCH_PAD2_HOLD</code> writer - Sets the touch GPIO 2 to …","Field <code>TOUCH_PAD3_HOLD</code> reader - Sets the touch GPIO 3 to …","Field <code>TOUCH_PAD3_HOLD</code> writer - Sets the touch GPIO 3 to …","Field <code>TOUCH_PAD4_HOLD</code> reader - Sets the touch GPIO 4 to …","Field <code>TOUCH_PAD4_HOLD</code> writer - Sets the touch GPIO 4 to …","Field <code>TOUCH_PAD5_HOLD</code> reader - Sets the touch GPIO 5 to …","Field <code>TOUCH_PAD5_HOLD</code> writer - Sets the touch GPIO 5 to …","Field <code>TOUCH_PAD6_HOLD</code> reader - Sets the touch GPIO 6 to …","Field <code>TOUCH_PAD6_HOLD</code> writer - Sets the touch GPIO 6 to …","Field <code>TOUCH_PAD7_HOLD</code> reader - Sets the touch GPIO 7 to …","Field <code>TOUCH_PAD7_HOLD</code> writer - Sets the touch GPIO 7 to …","Field <code>TOUCH_PAD8_HOLD</code> reader - Sets the touch GPIO 8 to …","Field <code>TOUCH_PAD8_HOLD</code> writer - Sets the touch GPIO 8 to …","Field <code>TOUCH_PAD9_HOLD</code> reader - Sets the touch GPIO 9 to …","Field <code>TOUCH_PAD9_HOLD</code> writer - Sets the touch GPIO 9 to …","Register <code>PAD_HOLD</code> writer","Field <code>X32N_HOLD</code> reader - Sets the x32n to hold.","Field <code>X32N_HOLD</code> writer - Sets the x32n to hold.","Field <code>X32P_HOLD</code> reader - Sets the x32p to hold.","Field <code>X32P_HOLD</code> writer - Sets the x32p to hold.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19 - Sets the RTG GPIO 19 to hold.","Bit 19 - Sets the RTG GPIO 19 to hold.","Bit 20 - Sets the RTG GPIO 20 to hold.","Bit 20 - Sets the RTG GPIO 20 to hold.","Bit 21 - Sets the RTG GPIO 21 to hold.","Bit 21 - Sets the RTG GPIO 21 to hold.","Bit 17 - Sets the pdac1 to hold.","Bit 17 - Sets the pdac1 to hold.","Bit 18 - Sets the pdac2 to hold.","Bit 18 - Sets the pdac2 to hold.","Bit 0 - Sets the touch GPIO 0 to hold.","Bit 0 - Sets the touch GPIO 0 to hold.","Bit 10 - Sets the touch GPIO 10 to hold.","Bit 10 - Sets the touch GPIO 10 to hold.","Bit 11 - Sets the touch GPIO 11 to hold.","Bit 11 - Sets the touch GPIO 11 to hold.","Bit 12 - Sets the touch GPIO 12 to hold.","Bit 12 - Sets the touch GPIO 12 to hold.","Bit 13 - Sets the touch GPIO 13 to hold.","Bit 13 - Sets the touch GPIO 13 to hold.","Bit 14 - Sets the touch GPIO 14 to hold.","Bit 14 - Sets the touch GPIO 14 to hold.","Bit 1 - Sets the touch GPIO 1 to hold.","Bit 1 - Sets the touch GPIO 1 to hold.","Bit 2 - Sets the touch GPIO 2 to hold.","Bit 2 - Sets the touch GPIO 2 to hold.","Bit 3 - Sets the touch GPIO 3 to hold.","Bit 3 - Sets the touch GPIO 3 to hold.","Bit 4 - Sets the touch GPIO 4 to hold.","Bit 4 - Sets the touch GPIO 4 to hold.","Bit 5 - Sets the touch GPIO 5 to hold.","Bit 5 - Sets the touch GPIO 5 to hold.","Bit 6 - Sets the touch GPIO 6 to hold.","Bit 6 - Sets the touch GPIO 6 to hold.","Bit 7 - Sets the touch GPIO 7 to hold.","Bit 7 - Sets the touch GPIO 7 to hold.","Bit 8 - Sets the touch GPIO 8 to hold.","Bit 8 - Sets the touch GPIO 8 to hold.","Bit 9 - Sets the touch GPIO 9 to hold.","Bit 9 - Sets the touch GPIO 9 to hold.","","","","Bit 16 - Sets the x32n to hold.","Bit 16 - Sets the x32n to hold.","Bit 15 - Sets the x32p to hold.","Bit 15 - Sets the x32p to hold.","Field <code>FASTMEM_FOLW_CPU</code> reader - Set 1 to FPD the RTC fast …","Field <code>FASTMEM_FOLW_CPU</code> writer - Set 1 to FPD the RTC fast …","Field <code>FASTMEM_FORCE_ISO</code> reader - Set this bit to force …","Field <code>FASTMEM_FORCE_ISO</code> writer - Set this bit to force …","Field <code>FASTMEM_FORCE_LPD</code> reader - Set this bit to force not …","Field <code>FASTMEM_FORCE_LPD</code> writer - Set this bit to force not …","Field <code>FASTMEM_FORCE_LPU</code> reader - Set this bit to force …","Field <code>FASTMEM_FORCE_LPU</code> writer - Set this bit to force …","Field <code>FASTMEM_FORCE_NOISO</code> reader - Set this bit to disable …","Field <code>FASTMEM_FORCE_NOISO</code> writer - Set this bit to disable …","Field <code>FASTMEM_FORCE_PD</code> reader - Set this bit to FPD the …","Field <code>FASTMEM_FORCE_PD</code> writer - Set this bit to FPD the …","Field <code>FASTMEM_FORCE_PU</code> reader - Set this bit to FPU the …","Field <code>FASTMEM_FORCE_PU</code> writer - Set this bit to FPU the …","Field <code>FASTMEM_PD_EN</code> reader - Set this bit to enable PD for …","Field <code>FASTMEM_PD_EN</code> writer - Set this bit to enable PD for …","Field <code>FORCE_ISO</code> reader - Set this bit to force isolate the …","Field <code>FORCE_ISO</code> writer - Set this bit to force isolate the …","Field <code>FORCE_NOISO</code> reader - Set this bit to disable the …","Field <code>FORCE_NOISO</code> writer - Set this bit to disable the …","Field <code>FORCE_PD</code> reader - Set this bit to FPD the RTC …","Field <code>FORCE_PD</code> writer - Set this bit to FPD the RTC …","Field <code>FORCE_PU</code> reader - Set this bit to FPU the RTC …","Field <code>FORCE_PU</code> writer - Set this bit to FPU the RTC …","Field <code>PAD_FORCE_HOLD</code> reader - Set this bit the force hold …","Field <code>PAD_FORCE_HOLD</code> writer - Set this bit the force hold …","Field <code>PD_EN</code> reader - Set this bit to enable PD for the RTC …","Field <code>PD_EN</code> writer - Set this bit to enable PD for the RTC …","RTC power configuraiton register","Register <code>PWC</code> reader","Field <code>SLOWMEM_FOLW_CPU</code> reader - Set 1 to FPD the RTC slow …","Field <code>SLOWMEM_FOLW_CPU</code> writer - Set 1 to FPD the RTC slow …","Field <code>SLOWMEM_FORCE_ISO</code> reader - Set this bit to force …","Field <code>SLOWMEM_FORCE_ISO</code> writer - Set this bit to force …","Field <code>SLOWMEM_FORCE_LPD</code> reader - Set this bit to force not …","Field <code>SLOWMEM_FORCE_LPD</code> writer - Set this bit to force not …","Field <code>SLOWMEM_FORCE_LPU</code> reader - Set this bit to force …","Field <code>SLOWMEM_FORCE_LPU</code> writer - Set this bit to force …","Field <code>SLOWMEM_FORCE_NOISO</code> reader - Set this bit to disable …","Field <code>SLOWMEM_FORCE_NOISO</code> writer - Set this bit to disable …","Field <code>SLOWMEM_FORCE_PD</code> reader - Set this bit to FPD the …","Field <code>SLOWMEM_FORCE_PD</code> writer - Set this bit to FPD the …","Field <code>SLOWMEM_FORCE_PU</code> reader - Set this bit to FPU the …","Field <code>SLOWMEM_FORCE_PU</code> writer - Set this bit to FPU the …","Field <code>SLOWMEM_PD_EN</code> reader - Set this bit to enable PD for …","Field <code>SLOWMEM_PD_EN</code> writer - Set this bit to enable PD for …","Register <code>PWC</code> writer","Writes raw bits to the register.","","","Bit 6 - Set 1 to FPD the RTC fast memory when the CPU is …","Bit 6 - Set 1 to FPD the RTC fast memory when the CPU is …","Bit 1 - Set this bit to force isolate the RTC fast memory.","Bit 1 - Set this bit to force isolate the RTC fast memory.","Bit 7 - Set this bit to force not retain the RTC fast …","Bit 7 - Set this bit to force not retain the RTC fast …","Bit 8 - Set this bit to force retain the RTC fast memory.","Bit 8 - Set this bit to force retain the RTC fast memory.","Bit 0 - Set this bit to disable the force isolation to the …","Bit 0 - Set this bit to disable the force isolation to the …","Bit 12 - Set this bit to FPD the RTC fast memory.","Bit 12 - Set this bit to FPD the RTC fast memory.","Bit 13 - Set this bit to FPU the RTC fast memory.","Bit 13 - Set this bit to FPU the RTC fast memory.","Bit 14 - Set this bit to enable PD for the RTC fast memory …","Bit 14 - Set this bit to enable PD for the RTC fast memory …","Bit 4 - Set this bit to force isolate the RTC peripherals.","Bit 4 - Set this bit to force isolate the RTC peripherals.","Bit 5 - Set this bit to disable the force isolation to the …","Bit 5 - Set this bit to disable the force isolation to the …","Bit 18 - Set this bit to FPD the RTC peripherals.","Bit 18 - Set this bit to FPD the RTC peripherals.","Bit 19 - Set this bit to FPU the RTC peripherals.","Bit 19 - Set this bit to FPU the RTC peripherals.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 21 - Set this bit the force hold the RTC GPIOs.","Bit 21 - Set this bit the force hold the RTC GPIOs.","Bit 20 - Set this bit to enable PD for the RTC peripherals …","Bit 20 - Set this bit to enable PD for the RTC peripherals …","Bit 9 - Set 1 to FPD the RTC slow memory when the CPU is …","Bit 9 - Set 1 to FPD the RTC slow memory when the CPU is …","Bit 3 - Set this bit to force isolate the RTC slow memory.","Bit 3 - Set this bit to force isolate the RTC slow memory.","Bit 10 - Set this bit to force not retain the RTC slow …","Bit 10 - Set this bit to force not retain the RTC slow …","Bit 11 - Set this bit to force retain the RTC slow memory.","Bit 11 - Set this bit to force retain the RTC slow memory.","Bit 2 - Set this bit to disable the force isolation to the …","Bit 2 - Set this bit to disable the force isolation to the …","Bit 15 - Set this bit to FPD the RTC slow memory.","Bit 15 - Set this bit to FPD the RTC slow memory.","Bit 16 - Set this bit to FPU the RTC slow memory.","Bit 16 - Set this bit to FPU the RTC slow memory.","Bit 17 - Set this bit to enable PD for the RTC slow memory …","Bit 17 - Set this bit to enable PD for the RTC slow memory …","","","","Field <code>DBIAS_SLP</code> reader - Configures the regulation factor …","Field <code>DBIAS_SLP</code> writer - Configures the regulation factor …","Field <code>DBIAS_WAK</code> reader - Configures the regulation factor …","Field <code>DBIAS_WAK</code> writer - Configures the regulation factor …","Field <code>DBOOST_FORCE_PD</code> reader - RTC_DBOOST force power down","Field <code>DBOOST_FORCE_PD</code> writer - RTC_DBOOST force power down","Field <code>DBOOST_FORCE_PU</code> reader - RTC_DBOOST force power up","Field <code>DBOOST_FORCE_PU</code> writer - RTC_DBOOST force power up","Field <code>DIG_REG_DBIAS_SLP</code> reader - Configures the regulation …","Field <code>DIG_REG_DBIAS_SLP</code> writer - Configures the regulation …","Field <code>DIG_REG_DBIAS_WAK</code> reader - Configures the regulation …","Field <code>DIG_REG_DBIAS_WAK</code> writer - Configures the regulation …","Register <code>REG</code> reader","Field <code>REGULATOR_FORCE_PD</code> reader - Set this bit to FPD the …","Field <code>REGULATOR_FORCE_PD</code> writer - Set this bit to FPD the …","Field <code>REGULATOR_FORCE_PU</code> reader - Set this bit to FPU the …","Field <code>REGULATOR_FORCE_PU</code> writer - Set this bit to FPU the …","RTC/DIG regulator configuration register","Field <code>SCK_DCAP</code> reader - Configures the frequency of the …","Field <code>SCK_DCAP</code> writer - Configures the frequency of the …","Register <code>REG</code> writer","Writes raw bits to the register.","","","Bits 22:24 - Configures the regulation factor for the …","Bits 22:24 - Configures the regulation factor for the …","Bits 25:27 - Configures the regulation factor for the …","Bits 25:27 - Configures the regulation factor for the …","Bit 28 - RTC_DBOOST force power down","Bit 28 - RTC_DBOOST force power down","Bit 29 - RTC_DBOOST force power up","Bit 29 - RTC_DBOOST force power up","Bits 8:10 - Configures the regulation factor for the …","Bits 8:10 - Configures the regulation factor for the …","Bits 11:13 - Configures the regulation factor for the …","Bits 11:13 - Configures the regulation factor for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - Set this bit to FPD the RTC_REG, which means …","Bit 30 - Set this bit to FPD the RTC_REG, which means …","Bit 31 - Set this bit to FPU the RTC_REG.","Bit 31 - Set this bit to FPU the RTC_REG.","Bits 14:21 - Configures the frequency of the RTC clocks.","Bits 14:21 - Configures the frequency of the RTC clocks.","","","","Field <code>APPCPU_STAT_VECTOR_SEL</code> reader - APP CPU state vector …","Field <code>APPCPU_STAT_VECTOR_SEL</code> writer - APP CPU state vector …","Field <code>PROCPU_STAT_VECTOR_SEL</code> reader - Selects the CPU …","Field <code>PROCPU_STAT_VECTOR_SEL</code> writer - Selects the CPU …","Register <code>RESET_STATE</code> reader","Field <code>RESET_CAUSE_APPCPU</code> reader - reset cause of APP CPU","Field <code>RESET_CAUSE_PROCPU</code> reader - Stores the CPU reset …","Indicates the CPU reset source. For more information about …","Register <code>RESET_STATE</code> writer","Bit 12 - APP CPU state vector sel","Bit 12 - APP CPU state vector sel","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13 - Selects the CPU state vector.","Bit 13 - Selects the CPU state vector.","Bits 6:11 - reset cause of APP CPU","Bits 0:5 - Stores the CPU reset cause.","","","","Register <code>SDIO_ACT_CONF</code> reader","configure sdio active register","Field <code>SDIO_ACT_DNUM</code> reader - configure sdio act dnum","Field <code>SDIO_ACT_DNUM</code> writer - configure sdio act dnum","Register <code>SDIO_ACT_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 22:31 - configure sdio act dnum","Bits 22:31 - configure sdio act dnum","","","","Field <code>DREFH_SDIO</code> reader - SW option for DREFH_SDIO. Only …","Field <code>DREFH_SDIO</code> writer - SW option for DREFH_SDIO. Only …","Field <code>DREFL_SDIO</code> reader - SW option for DREFL_SDIO. Only …","Field <code>DREFL_SDIO</code> writer - SW option for DREFL_SDIO. Only …","Field <code>DREFM_SDIO</code> reader - SW option for DREFM_SDIO. Only …","Field <code>DREFM_SDIO</code> writer - SW option for DREFM_SDIO. Only …","Register <code>SDIO_CONF</code> reader","Field <code>REG1P8_READY</code> reader - read only register for …","configure vddsdio register","Field <code>SDIO_DCAP</code> reader - ability to prevent LDO from …","Field <code>SDIO_DCAP</code> writer - ability to prevent LDO from …","Field <code>SDIO_DCURLIM</code> reader - tune current limit threshold …","Field <code>SDIO_DCURLIM</code> writer - tune current limit threshold …","Field <code>SDIO_DTHDRV</code> reader - Tieh = 1 mode drive ability. …","Field <code>SDIO_DTHDRV</code> writer - Tieh = 1 mode drive ability. …","Field <code>SDIO_ENCURLIM</code> reader - enable current limit","Field <code>SDIO_ENCURLIM</code> writer - enable current limit","Field <code>SDIO_EN_INITI</code> reader - 0 to set init[1:0]=0","Field <code>SDIO_EN_INITI</code> writer - 0 to set init[1:0]=0","Field <code>SDIO_FORCE</code> reader - 1: use SW option to control …","Field <code>SDIO_FORCE</code> writer - 1: use SW option to control …","Field <code>SDIO_INITI</code> reader - add resistor from ldo output to …","Field <code>SDIO_INITI</code> writer - add resistor from ldo output to …","Field <code>SDIO_MODECURLIM</code> reader - select current limit mode","Field <code>SDIO_MODECURLIM</code> writer - select current limit mode","Field <code>SDIO_REG_PD_EN</code> reader - power down SDIO_REG in …","Field <code>SDIO_REG_PD_EN</code> writer - power down SDIO_REG in …","Field <code>SDIO_TIEH</code> reader - SW option for SDIO_TIEH. Only …","Field <code>SDIO_TIEH</code> writer - SW option for SDIO_TIEH. Only …","Field <code>SDIO_TIMER_TARGET</code> reader - timer count to apply …","Field <code>SDIO_TIMER_TARGET</code> writer - timer count to apply …","Register <code>SDIO_CONF</code> writer","Field <code>XPD_SDIO</code> reader - SW option for XPD_VOOSDIO. Only …","Field <code>XPD_SDIO</code> writer - SW option for XPD_VOOSDIO. Only …","Writes raw bits to the register.","","","Bits 29:30 - SW option for DREFH_SDIO. Only active when …","Bits 29:30 - SW option for DREFH_SDIO. Only active when …","Bits 25:26 - SW option for DREFL_SDIO. Only active when …","Bits 25:26 - SW option for DREFL_SDIO. Only active when …","Bits 27:28 - SW option for DREFM_SDIO. Only active when …","Bits 27:28 - SW option for DREFM_SDIO. Only active when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 24 - read only register for REG1P8_READY","Bits 11:12 - ability to prevent LDO from overshoot","Bits 11:12 - ability to prevent LDO from overshoot","Bits 16:18 - tune current limit threshold when tieh = 0. …","Bits 16:18 - tune current limit threshold when tieh = 0. …","Bits 9:10 - Tieh = 1 mode drive ability. Initially set to …","Bits 9:10 - Tieh = 1 mode drive ability. Initially set to …","Bit 15 - 0 to set init[1:0]=0","Bit 15 - 0 to set init[1:0]=0","Bit 20 - enable current limit","Bit 20 - enable current limit","Bit 22 - 1: use SW option to control SDIO_REG 0: use state …","Bit 22 - 1: use SW option to control SDIO_REG 0: use state …","Bits 13:14 - add resistor from ldo output to ground. 0: no …","Bits 13:14 - add resistor from ldo output to ground. 0: no …","Bit 19 - select current limit mode","Bit 19 - select current limit mode","Bit 21 - power down SDIO_REG in sleep. Only active when …","Bit 21 - power down SDIO_REG in sleep. Only active when …","Bit 23 - SW option for SDIO_TIEH. Only active when …","Bit 23 - SW option for SDIO_TIEH. Only active when …","Bits 0:7 - timer count to apply reg_sdio_dcap after sdio …","Bits 0:7 - timer count to apply reg_sdio_dcap after sdio …","","","","Bit 31 - SW option for XPD_VOOSDIO. Only active when …","Bit 31 - SW option for XPD_VOOSDIO. Only active when …","Field <code>ANA_CLK_DIV</code> reader - Set the rtc_clk divider.","Field <code>ANA_CLK_DIV_VLD</code> reader - Synchronizes the …","Field <code>ANA_CLK_DIV_VLD</code> writer - Synchronizes the …","Field <code>ANA_CLK_DIV</code> writer - Set the rtc_clk divider.","Register <code>SLOW_CLK_CONF</code> reader","RTC slow clock configuration register","Field <code>SLOW_CLK_NEXT_EDGE</code> reader - ","Field <code>SLOW_CLK_NEXT_EDGE</code> writer - ","Register <code>SLOW_CLK_CONF</code> writer","Bits 23:30 - Set the rtc_clk divider.","Bits 23:30 - Set the rtc_clk divider.","Bit 22 - Synchronizes the reg_rtc_ana_clk_div bus. Note …","Bit 22 - Synchronizes the reg_rtc_ana_clk_div bus. Note …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31","Bit 31","","","","Register <code>SLP_REJECT_CAUSE</code> reader","Field <code>REJECT_CAUSE</code> reader - Stores the reject-to-sleep …","Stores the reject-to-sleep cause.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:16 - Stores the reject-to-sleep cause.","","","","Field <code>DEEP_SLP_REJECT_EN</code> reader - Set this bit to enable …","Field <code>DEEP_SLP_REJECT_EN</code> writer - Set this bit to enable …","Field <code>LIGHT_SLP_REJECT_EN</code> reader - Set this bit to enable …","Field <code>LIGHT_SLP_REJECT_EN</code> writer - Set this bit to enable …","Register <code>SLP_REJECT_CONF</code> reader","Field <code>SLEEP_REJECT_ENA</code> reader - Set this bit to enable …","Field <code>SLEEP_REJECT_ENA</code> writer - Set this bit to enable …","Configures sleep / reject options","Register <code>SLP_REJECT_CONF</code> writer","Writes raw bits to the register.","","","Bit 31 - Set this bit to enable reject-to-deep-sleep.","Bit 31 - Set this bit to enable reject-to-deep-sleep.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - Set this bit to enable reject-to-light-sleep.","Bit 30 - Set this bit to enable reject-to-light-sleep.","Bits 13:29 - Set this bit to enable reject-to-sleep.","Bits 13:29 - Set this bit to enable reject-to-sleep.","","","","Register <code>SLP_TIMER0</code> reader","RTC timer threshold register 0","Field <code>SLP_VAL_LO</code> reader - Sets the lower 32 bits of the …","Field <code>SLP_VAL_LO</code> writer - Sets the lower 32 bits of the …","Register <code>SLP_TIMER0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Sets the lower 32 bits of the trigger …","Bits 0:31 - Sets the lower 32 bits of the trigger …","","","","Field <code>MAIN_TIMER_ALARM_EN</code> writer - Sets this bit to enable …","Register <code>SLP_TIMER1</code> reader","RTC timer threshold register 1","Field <code>SLP_VAL_HI</code> reader - Sets the higher 16 bits of the …","Field <code>SLP_VAL_HI</code> writer - Sets the higher 16 bits of the …","Register <code>SLP_TIMER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - Sets this bit to enable the timer alarm.","Bits 0:15 - Sets the higher 16 bits of the trigger …","Bits 0:15 - Sets the higher 16 bits of the trigger …","","","","Register <code>SLP_WAKEUP_CAUSE</code> reader","Stores the sleep-to-wakeup cause.","Field <code>WAKEUP_CAUSE</code> reader - Stores the wakeup cause.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:16 - Stores the wakeup cause.","Field <code>APB2RTC_BRIDGE_SEL</code> reader - 1: APB to RTC using …","Field <code>APB2RTC_BRIDGE_SEL</code> writer - 1: APB to RTC using …","Register <code>STATE0</code> reader","Field <code>SDIO_ACTIVE_IND</code> reader - Indicates the SDIO is …","Field <code>SLEEP_EN</code> reader - Sends the chip to sleep.","Field <code>SLEEP_EN</code> writer - Sends the chip to sleep.","Field <code>SLP_REJECT_CAUSE_CLR</code> writer - Clears the RTC …","Field <code>SLP_REJECT</code> reader - Sleep reject bit.","Field <code>SLP_REJECT</code> writer - Sleep reject bit.","Field <code>SLP_WAKEUP</code> reader - Sleep wakeup bit.","Field <code>SLP_WAKEUP</code> writer - Sleep wakeup bit.","Configures the sleep / reject / wakeup state","Field <code>SW_CPU_INT</code> writer - Sends a SW RTC interrupt to CPU.","Register <code>STATE0</code> writer","Bit 22 - 1: APB to RTC using bridge 0: APB to RTC using …","Bit 22 - 1: APB to RTC using bridge 0: APB to RTC using …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 28 - Indicates the SDIO is active.","Bit 31 - Sends the chip to sleep.","Bit 31 - Sends the chip to sleep.","Bit 30 - Sleep reject bit.","Bit 30 - Sleep reject bit.","Bit 1 - Clears the RTC reject-to-sleep cause.","Bit 29 - Sleep wakeup bit.","Bit 29 - Sleep wakeup bit.","Bit 0 - Sends a SW RTC interrupt to CPU.","","","","Register <code>STORE0</code> reader","Field <code>SCRATCH0</code> reader - Reservation register 0","Field <code>SCRATCH0</code> writer - Reservation register 0","Reservation register 0","Register <code>STORE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reservation register 0","Bits 0:31 - Reservation register 0","","","","Register <code>STORE1</code> reader","Field <code>SCRATCH1</code> reader - Reservation register 1","Field <code>SCRATCH1</code> writer - Reservation register 1","Reservation register 1","Register <code>STORE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reservation register 1","Bits 0:31 - Reservation register 1","","","","Register <code>STORE2</code> reader","Field <code>SCRATCH2</code> reader - Reservation register 2","Field <code>SCRATCH2</code> writer - Reservation register 2","Reservation register 2","Register <code>STORE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reservation register 2","Bits 0:31 - Reservation register 2","","","","Register <code>STORE3</code> reader","Field <code>SCRATCH3</code> reader - Reservation register 3","Field <code>SCRATCH3</code> writer - Reservation register 3","Reservation register 3","Register <code>STORE3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reservation register 3","Bits 0:31 - Reservation register 3","","","","Register <code>STORE4</code> reader","Field <code>SCRATCH4</code> reader - Reservation register 4.","Field <code>SCRATCH4</code> writer - Reservation register 4.","Reservation register 4","Register <code>STORE4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reservation register 4.","Bits 0:31 - Reservation register 4.","","","","Register <code>STORE5</code> reader","Field <code>SCRATCH5</code> reader - Reservation register 5.","Field <code>SCRATCH5</code> writer - Reservation register 5.","Reservation register 5","Register <code>STORE5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reservation register 5.","Bits 0:31 - Reservation register 5.","","","","Register <code>STORE6</code> reader","Field <code>SCRATCH6</code> reader - Reservation register 6.","Field <code>SCRATCH6</code> writer - Reservation register 6.","Reservation register 6","Register <code>STORE6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reservation register 6.","Bits 0:31 - Reservation register 6.","","","","Register <code>STORE7</code> reader","Field <code>SCRATCH7</code> reader - Reservation register 7.","Field <code>SCRATCH7</code> writer - Reservation register 7.","Reservation register 7","Register <code>STORE7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reservation register 7.","Bits 0:31 - Reservation register 7.","","","","Register <code>SW_CPU_STALL</code> reader","CPU stall configuration register","Field <code>SW_STALL_APPCPU_C1</code> reader - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_APPCPU_C1</code> writer - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_PROCPU_C1</code> reader - Set this bit to allow …","Field <code>SW_STALL_PROCPU_C1</code> writer - Set this bit to allow …","Register <code>SW_CPU_STALL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 20:25 - {reg_sw_stall_appcpu_c1[5:0] …","Bits 20:25 - {reg_sw_stall_appcpu_c1[5:0] …","Bits 26:31 - Set this bit to allow the SW to be able to …","Bits 26:31 - Set this bit to allow the SW to be able to …","","","","Register <code>SWD_CONF</code> reader","Field <code>SWD_AUTO_FEED_EN</code> reader - Set this bit to enable …","Field <code>SWD_AUTO_FEED_EN</code> writer - Set this bit to enable …","Super watchdog configuration register","Field <code>SWD_DISABLE</code> reader - Set this bit to disable super …","Field <code>SWD_DISABLE</code> writer - Set this bit to disable super …","Field <code>SWD_FEED_INT</code> reader - Receiving this interrupt leads …","Field <code>SWD_FEED</code> writer - Set to feed the super watchdog via …","Field <code>SWD_RESET_FLAG</code> reader - Indicates the super watchdog …","Field <code>SWD_RST_FLAG_CLR</code> writer - Set to reset the super …","Field <code>SWD_SIGNAL_WIDTH</code> reader - Adjusts the signal width …","Field <code>SWD_SIGNAL_WIDTH</code> writer - Adjusts the signal width …","Register <code>SWD_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Set this bit to enable automatic watchdog feeding …","Bit 31 - Set this bit to enable automatic watchdog feeding …","Bit 30 - Set this bit to disable super watchdog.","Bit 30 - Set this bit to disable super watchdog.","Bit 29 - Set to feed the super watchdog via SW.","Bit 1 - Receiving this interrupt leads to feeding the …","Bit 0 - Indicates the super watchdog reset flag.","Bit 28 - Set to reset the super watchdog reset flag.","Bits 18:27 - Adjusts the signal width sent to the super …","Bits 18:27 - Adjusts the signal width sent to the super …","","","","Register <code>SWD_WPROTECT</code> reader","Field <code>SWD_WKEY</code> reader - Sets the write protection key of …","Field <code>SWD_WKEY</code> writer - Sets the write protection key of …","Super watchdog write protection configuration register","Register <code>SWD_WPROTECT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Sets the write protection key of the super …","Bits 0:31 - Sets the write protection key of the super …","","","","Register <code>TIME_HIGH0</code> reader","Field <code>TIMER_VALUE0_HIGH</code> reader - Stores the higher 16 bits …","Stores the higher 16 bits of RTC timer 0","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - Stores the higher 16 bits of RTC timer 0.","","","","Register <code>TIME_HIGH1</code> reader","Field <code>TIMER_VALUE1_HIGH</code> reader - Stores the higher 16 bits …","Stores the higher 16 bits of RTC timer 1","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - Stores the higher 16 bits of RTC timer.","","","","Register <code>TIME_LOW0</code> reader","Field <code>TIMER_VALUE0_LOW</code> reader - Stores the lower 32 bits …","Stores the lower 32 bits of RTC timer 0.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the lower 32 bits of RTC timer 0.","","","","Register <code>TIME_LOW1</code> reader","Field <code>TIMER_VALUE1_LOW</code> reader - Stores the lower 32 bits …","Stores the lower 32 bits of RTC timer 1","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the lower 32 bits of RTC timer 1.","","","","Register <code>TIME_UPDATE</code> reader","Field <code>TIMER_SYS_RST</code> reader - Selects the triggering …","Field <code>TIMER_SYS_RST</code> writer - Selects the triggering …","Field <code>TIMER_SYS_STALL</code> reader - Selects the triggering …","Field <code>TIMER_SYS_STALL</code> writer - Selects the triggering …","Field <code>TIMER_XTL_OFF</code> reader - Selects the triggering …","Field <code>TIMER_XTL_OFF</code> writer - Selects the triggering …","RTC timer update control register","Field <code>TIME_UPDATE</code> writer - Selects the triggering …","Register <code>TIME_UPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Selects the triggering condition for the RTC …","Bit 29 - Selects the triggering condition for the RTC …","Bit 29 - Selects the triggering condition for the RTC …","Bit 27 - Selects the triggering condition for the RTC …","Bit 27 - Selects the triggering condition for the RTC …","Bit 28 - Selects the triggering condition for the RTC …","Bit 28 - Selects the triggering condition for the RTC …","","","","Field <code>CK8M_WAIT</code> reader - Sets the 8 MHz clock waiting …","Field <code>CK8M_WAIT</code> writer - Sets the 8 MHz clock waiting …","Field <code>CPU_STALL_EN</code> reader - Enables CPU stalling.","Field <code>CPU_STALL_EN</code> writer - Enables CPU stalling.","Field <code>CPU_STALL_WAIT</code> reader - Sets the CPU stall waiting …","Field <code>CPU_STALL_WAIT</code> writer - Sets the CPU stall waiting …","Field <code>PLL_BUF_WAIT</code> reader - Sets the PLL waiting cycle …","Field <code>PLL_BUF_WAIT</code> writer - Sets the PLL waiting cycle …","Register <code>TIMER1</code> reader","Configures CPU stall options","Register <code>TIMER1</code> writer","Field <code>XTL_BUF_WAIT</code> reader - Sets the XTAL waiting cycle …","Field <code>XTL_BUF_WAIT</code> writer - Sets the XTAL waiting cycle …","Writes raw bits to the register.","","","Bits 6:13 - Sets the 8 MHz clock waiting (using the RTC …","Bits 6:13 - Sets the 8 MHz clock waiting (using the RTC …","Bit 0 - Enables CPU stalling.","Bit 0 - Enables CPU stalling.","Bits 1:5 - Sets the CPU stall waiting cycle (using the RTC …","Bits 1:5 - Sets the CPU stall waiting cycle (using the RTC …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - Sets the PLL waiting cycle (using the RTC …","Bits 24:31 - Sets the PLL waiting cycle (using the RTC …","","","","Bits 14:23 - Sets the XTAL waiting cycle (using the RTC …","Bits 14:23 - Sets the XTAL waiting cycle (using the RTC …","Field <code>MIN_TIME_CK8M_OFF</code> reader - Sets the minimal cycle …","Field <code>MIN_TIME_CK8M_OFF</code> writer - Sets the minimal cycle …","Register <code>TIMER2</code> reader","Configures RTC slow clock and touch controller","Field <code>ULPCP_TOUCH_START_WAIT</code> reader - Sets the waiting …","Field <code>ULPCP_TOUCH_START_WAIT</code> writer - Sets the waiting …","Register <code>TIMER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - Sets the minimal cycle for 8 MHz clock (using …","Bits 24:31 - Sets the minimal cycle for 8 MHz clock (using …","","","","Bits 15:23 - Sets the waiting cycle (using the RTC slow …","Bits 15:23 - Sets the waiting cycle (using the RTC slow …","Register <code>TIMER3</code> reader","Field <code>ROM_RAM_POWERUP_TIMER</code> reader - ","Field <code>ROM_RAM_POWERUP_TIMER</code> writer - ","Field <code>ROM_RAM_WAIT_TIMER</code> reader - ","Field <code>ROM_RAM_WAIT_TIMER</code> writer - ","configure some wait time for power on","Register <code>TIMER3</code> writer","Field <code>WIFI_POWERUP_TIMER</code> reader - ","Field <code>WIFI_POWERUP_TIMER</code> writer - ","Field <code>WIFI_WAIT_TIMER</code> reader - ","Field <code>WIFI_WAIT_TIMER</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 25:31","Bits 25:31","Bits 16:24","Bits 16:24","","","","Bits 9:15","Bits 9:15","Bits 0:8","Bits 0:8","Field <code>DG_WRAP_POWERUP_TIMER</code> reader - ","Field <code>DG_WRAP_POWERUP_TIMER</code> writer - ","Field <code>DG_WRAP_WAIT_TIMER</code> reader - ","Field <code>DG_WRAP_WAIT_TIMER</code> writer - ","Field <code>POWERUP_TIMER</code> reader - ","Field <code>POWERUP_TIMER</code> writer - ","Register <code>TIMER4</code> reader","configure some wait time for power on","Register <code>TIMER4</code> writer","Field <code>WAIT_TIMER</code> reader - ","Field <code>WAIT_TIMER</code> writer - ","Writes raw bits to the register.","","","Bits 25:31","Bits 25:31","Bits 16:24","Bits 16:24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 9:15","Bits 9:15","","","","Bits 0:8","Bits 0:8","Field <code>MIN_SLP_VAL</code> reader - Sets the minimal sleep cycles …","Field <code>MIN_SLP_VAL</code> writer - Sets the minimal sleep cycles …","Register <code>TIMER5</code> reader","Field <code>RTCMEM_POWERUP_TIMER</code> reader - ","Field <code>RTCMEM_POWERUP_TIMER</code> writer - ","Field <code>RTCMEM_WAIT_TIMER</code> reader - ","Field <code>RTCMEM_WAIT_TIMER</code> writer - ","Configures the minimal sleep cycles","Register <code>TIMER5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15 - Sets the minimal sleep cycles (using the RTC …","Bits 8:15 - Sets the minimal sleep cycles (using the RTC …","Bits 25:31","Bits 25:31","Bits 16:24","Bits 16:24","","","","Field <code>DG_DCDC_POWERUP_TIMER</code> reader - ","Field <code>DG_DCDC_POWERUP_TIMER</code> writer - ","Field <code>DG_DCDC_WAIT_TIMER</code> reader - ","Field <code>DG_DCDC_WAIT_TIMER</code> writer - ","Register <code>TIMER6</code> reader","Configure minimal sleep cycles register","Register <code>TIMER6</code> writer","Writes raw bits to the register.","","","Bits 25:31","Bits 25:31","Bits 16:24","Bits 16:24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>MEAS_TIME</code> reader - Set the total measurement times …","Field <code>MEAS_TIME</code> writer - Set the total measurement times …","Register <code>TOUCH_APPROACH</code> reader","Configure touch approach settings","Field <code>TOUCH_SLP_CHANNEL_CLR</code> writer - Clear touch sleep …","Register <code>TOUCH_APPROACH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - Set the total measurement times for the pads …","Bits 24:31 - Set the total measurement times for the pads …","Bit 23 - Clear touch sleep channel.","","","","Register <code>TOUCH_CTRL1</code> reader","Touch control register","Field <code>TOUCH_MEAS_NUM</code> reader - Configure measurement length …","Field <code>TOUCH_MEAS_NUM</code> writer - Configure measurement length …","Field <code>TOUCH_SLEEP_CYCLES</code> reader - Set sleep cycles for …","Field <code>TOUCH_SLEEP_CYCLES</code> writer - Set sleep cycles for …","Register <code>TOUCH_CTRL1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - Configure measurement length (in 8 MHz), …","Bits 16:31 - Configure measurement length (in 8 MHz), …","Bits 0:15 - Set sleep cycles for touch timer.","Bits 0:15 - Set sleep cycles for touch timer.","","","","Register <code>TOUCH_CTRL2</code> reader","Field <code>TOUCH_CLKGATE_EN</code> reader - Touch clock enable bit.","Field <code>TOUCH_CLKGATE_EN</code> writer - Touch clock enable bit.","Field <code>TOUCH_CLK_FO</code> reader - Touch clock force on.","Field <code>TOUCH_CLK_FO</code> writer - Touch clock force on.","Touch control register","Field <code>TOUCH_DBIAS</code> reader - 0: Use bandgap bias. 1: Use …","Field <code>TOUCH_DBIAS</code> writer - 0: Use bandgap bias. 1: Use …","Field <code>TOUCH_DRANGE</code> reader - TOUCH attenuation.","Field <code>TOUCH_DRANGE</code> writer - TOUCH attenuation.","Field <code>TOUCH_DREFH</code> reader - TOUCH reference voltage high. …","Field <code>TOUCH_DREFH</code> writer - TOUCH reference voltage high. …","Field <code>TOUCH_DREFL</code> reader - TOUCH reference voltage low. 0: …","Field <code>TOUCH_DREFL</code> writer - TOUCH reference voltage low. 0: …","Field <code>TOUCH_REFC</code> reader - Touch pad 0 reference …","Field <code>TOUCH_REFC</code> writer - Touch pad 0 reference …","Field <code>TOUCH_RESET</code> reader - Reset TOUCH FSM via software.","Field <code>TOUCH_RESET</code> writer - Reset TOUCH FSM via software.","Field <code>TOUCH_SLP_CYC_DIV</code> reader - When a touch pad is …","Field <code>TOUCH_SLP_CYC_DIV</code> writer - When a touch pad is …","Field <code>TOUCH_SLP_TIMER_EN</code> reader - Touch timer enable bit.","Field <code>TOUCH_SLP_TIMER_EN</code> writer - Touch timer enable bit.","Field <code>TOUCH_START_EN</code> reader - 1: Start the Touch FSM, only …","Field <code>TOUCH_START_EN</code> writer - 1: Start the Touch FSM, only …","Field <code>TOUCH_START_FORCE</code> reader - 0: Start the Touch FSM by …","Field <code>TOUCH_START_FORCE</code> writer - 0: Start the Touch FSM by …","Field <code>TOUCH_START_FSM_EN</code> reader - 0: TOUCH_START and …","Field <code>TOUCH_START_FSM_EN</code> writer - 0: TOUCH_START and …","Field <code>TOUCH_TIMER_FORCE_DONE</code> reader - Force touch timer …","Field <code>TOUCH_TIMER_FORCE_DONE</code> writer - Force touch timer …","Field <code>TOUCH_XPD_BIAS</code> reader - TOUCH BIAS power switch.","Field <code>TOUCH_XPD_BIAS</code> writer - TOUCH BIAS power switch.","Field <code>TOUCH_XPD_WAIT</code> reader - The waiting cycles (in 8MHz) …","Field <code>TOUCH_XPD_WAIT</code> writer - The waiting cycles (in 8MHz) …","Register <code>TOUCH_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - Touch clock force on.","Bit 30 - Touch clock force on.","Bit 31 - Touch clock enable bit.","Bit 31 - Touch clock enable bit.","Bit 12 - 0: Use bandgap bias. 1: Use self bias.","Bit 12 - 0: Use bandgap bias. 1: Use self bias.","Bits 2:3 - TOUCH attenuation.","Bits 2:3 - TOUCH attenuation.","Bits 6:7 - TOUCH reference voltage high. 0: 2.4 V 1: 2.5 V …","Bits 6:7 - TOUCH reference voltage high. 0: 2.4 V 1: 2.5 V …","Bits 4:5 - TOUCH reference voltage low. 0: 0.5 V 1: 0.6 V …","Bits 4:5 - TOUCH reference voltage low. 0: 0.5 V 1: 0.6 V …","Bits 9:11 - Touch pad 0 reference capacitance.","Bits 9:11 - Touch pad 0 reference capacitance.","Bit 29 - Reset TOUCH FSM via software.","Bit 29 - Reset TOUCH FSM via software.","Bits 25:26 - When a touch pad is active, sleep cycle could …","Bits 25:26 - When a touch pad is active, sleep cycle could …","Bit 13 - Touch timer enable bit.","Bit 13 - Touch timer enable bit.","Bit 15 - 1: Start the Touch FSM, only valid when …","Bit 15 - 1: Start the Touch FSM, only valid when …","Bit 16 - 0: Start the Touch FSM by timer. 1: Start Touch …","Bit 16 - 0: Start the Touch FSM by timer. 1: Start Touch …","Bit 14 - 0: TOUCH_START and TOUCH_XPD are controlled by …","Bit 14 - 0: TOUCH_START and TOUCH_XPD are controlled by …","Bits 27:28 - Force touch timer done.","Bits 27:28 - Force touch timer done.","Bit 8 - TOUCH BIAS power switch.","Bit 8 - TOUCH BIAS power switch.","Bits 17:24 - The waiting cycles (in 8MHz) between …","Bits 17:24 - The waiting cycles (in 8MHz) between …","","","","Register <code>TOUCH_FILTER_CTRL</code> reader","Field <code>TOUCH_DEBOUNCE</code> reader - Debounce counter.","Field <code>TOUCH_DEBOUNCE</code> writer - Debounce counter.","Configure touch filter settings","Field <code>TOUCH_FILTER_EN</code> reader - Enable touch filter.","Field <code>TOUCH_FILTER_EN</code> writer - Enable touch filter.","Field <code>TOUCH_FILTER_MODE</code> reader - Set filter mode. 0: IIR …","Field <code>TOUCH_FILTER_MODE</code> writer - Set filter mode. 0: IIR …","Field <code>TOUCH_HYSTERESIS</code> reader - Touch hysteresis.","Field <code>TOUCH_HYSTERESIS</code> writer - Touch hysteresis.","Field <code>TOUCH_JITTER_STEP</code> reader - Touch jitter step. Range: …","Field <code>TOUCH_JITTER_STEP</code> writer - Touch jitter step. Range: …","Field <code>TOUCH_NEG_NOISE_LIMIT</code> reader - Negative threshold …","Field <code>TOUCH_NEG_NOISE_LIMIT</code> writer - Negative threshold …","Field <code>TOUCH_NEG_NOISE_THRES</code> reader - Negative noise …","Field <code>TOUCH_NEG_NOISE_THRES</code> writer - Negative noise …","Field <code>TOUCH_NOISE_THRES</code> reader - Active noise threshold.","Field <code>TOUCH_NOISE_THRES</code> writer - Active noise threshold.","Field <code>TOUCH_SMOOTH_LVL</code> reader - 0: Raw data. 1: IIR1/2. 2: …","Field <code>TOUCH_SMOOTH_LVL</code> writer - 0: Raw data. 1: IIR1/2. 2: …","Register <code>TOUCH_FILTER_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 25:27 - Debounce counter.","Bits 25:27 - Debounce counter.","Bit 31 - Enable touch filter.","Bit 31 - Enable touch filter.","Bits 28:30 - Set filter mode. 0: IIR 1/2; 1: IIR 1/4; 2: …","Bits 28:30 - Set filter mode. 0: IIR 1/2; 1: IIR 1/4; 2: …","Bits 23:24 - Touch hysteresis.","Bits 23:24 - Touch hysteresis.","Bits 11:14 - Touch jitter step. Range: 0 – 15.","Bits 11:14 - Touch jitter step. Range: 0 – 15.","Bits 15:18 - Negative threshold counter limit.","Bits 15:18 - Negative threshold counter limit.","Bits 19:20 - Negative noise threshold.","Bits 19:20 - Negative noise threshold.","Bits 21:22 - Active noise threshold.","Bits 21:22 - Active noise threshold.","Bits 9:10 - 0: Raw data. 1: IIR1/2. 2: IIR1/4. 3: IIR1/8.","Bits 9:10 - 0: Raw data. 1: IIR1/2. 2: IIR1/4. 3: IIR1/8.","","","","Register <code>TOUCH_SCAN_CTRL</code> reader","Field <code>TOUCH_BUFDRV</code> reader - Touch 14 buffer driver …","Field <code>TOUCH_BUFDRV</code> writer - Touch 14 buffer driver …","Field <code>TOUCH_DENOISE_EN</code> reader - Touch pad 0 will be used …","Field <code>TOUCH_DENOISE_EN</code> writer - Touch pad 0 will be used …","Field <code>TOUCH_DENOISE_RES</code> reader - Denoise resolution. 0: …","Field <code>TOUCH_DENOISE_RES</code> writer - Denoise resolution. 0: …","Field <code>TOUCH_INACTIVE_CONNECTION</code> reader - Inactive touch …","Field <code>TOUCH_INACTIVE_CONNECTION</code> writer - Inactive touch …","Field <code>TOUCH_OUT_RING</code> reader - Select out one pad as …","Field <code>TOUCH_OUT_RING</code> writer - Select out one pad as …","Configure touch scan settings","Field <code>TOUCH_SCAN_PAD_MAP</code> reader - Pad enable map for touch …","Field <code>TOUCH_SCAN_PAD_MAP</code> writer - Pad enable map for touch …","Field <code>TOUCH_SHIELD_PAD_EN</code> reader - Touch pad 14 will be …","Field <code>TOUCH_SHIELD_PAD_EN</code> writer - Touch pad 14 will be …","Register <code>TOUCH_SCAN_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 25:27 - Touch 14 buffer driver strength.","Bits 25:27 - Touch 14 buffer driver strength.","Bit 2 - Touch pad 0 will be used to denoise.","Bit 2 - Touch pad 0 will be used to denoise.","Bits 0:1 - Denoise resolution. 0: 12-bit; 1: 10-bit; 2: …","Bits 0:1 - Denoise resolution. 0: 12-bit; 1: 10-bit; 2: …","Bit 8 - Inactive touch pads connect to 0: HighZ, 1: GND.","Bit 8 - Inactive touch pads connect to 0: HighZ, 1: GND.","Bits 28:31 - Select out one pad as guard_ring.","Bits 28:31 - Select out one pad as guard_ring.","Bits 10:24 - Pad enable map for touch scan mode.","Bits 10:24 - Pad enable map for touch scan mode.","Bit 9 - Touch pad 14 will be used as shield_pad.","Bit 9 - Touch pad 14 will be used as shield_pad.","","","","Register <code>TOUCH_SLP_THRES</code> reader","Field <code>TOUCH_SLP_APPROACH_EN</code> reader - Enable the proximity …","Field <code>TOUCH_SLP_APPROACH_EN</code> writer - Enable the proximity …","Field <code>TOUCH_SLP_PAD</code> reader - Select sleep pad.","Field <code>TOUCH_SLP_PAD</code> writer - Select sleep pad.","Configure the settings of touch sleep pad","Field <code>TOUCH_SLP_TH</code> reader - Set the threshold for touch …","Field <code>TOUCH_SLP_TH</code> writer - Set the threshold for touch …","Register <code>TOUCH_SLP_THRES</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - Enable the proximity mode of touch sleep pad.","Bit 26 - Enable the proximity mode of touch sleep pad.","Bits 27:31 - Select sleep pad.","Bits 27:31 - Select sleep pad.","Bits 0:21 - Set the threshold for touch sleep pad.","Bits 0:21 - Set the threshold for touch sleep pad.","","","","Register <code>TOUCH_TIMEOUT_CTRL</code> reader","Configure touch timeout settings","Field <code>TOUCH_TIMEOUT_EN</code> reader - Enable touch timeout.","Field <code>TOUCH_TIMEOUT_EN</code> writer - Enable touch timeout.","Field <code>TOUCH_TIMEOUT_NUM</code> reader - Set touch timeout …","Field <code>TOUCH_TIMEOUT_NUM</code> writer - Set touch timeout …","Register <code>TOUCH_TIMEOUT_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22 - Enable touch timeout.","Bit 22 - Enable touch timeout.","Bits 0:21 - Set touch timeout threshold.","Bits 0:21 - Set touch timeout threshold.","","","","Register <code>ULP_CP_CTRL</code> reader","Field <code>ULP_CP_CLK_FO</code> reader - ULP-FSM clock force on","Field <code>ULP_CP_CLK_FO</code> writer - ULP-FSM clock force on","ULP-FSM configuration register","Field <code>ULP_CP_FORCE_START_TOP</code> reader - Write 1 to start …","Field <code>ULP_CP_FORCE_START_TOP</code> writer - Write 1 to start …","Field <code>ULP_CP_MEM_ADDR_INIT</code> reader - ","Field <code>ULP_CP_MEM_ADDR_INIT</code> writer - ","Field <code>ULP_CP_MEM_ADDR_SIZE</code> reader - ","Field <code>ULP_CP_MEM_ADDR_SIZE</code> writer - ","Field <code>ULP_CP_MEM_OFFSET_CLR</code> writer - ","Field <code>ULP_CP_RESET</code> reader - ULP-FSM clock software reset","Field <code>ULP_CP_RESET</code> writer - ULP-FSM clock software reset","Field <code>ULP_CP_START_TOP</code> reader - Write 1 to start ULP-FSM","Field <code>ULP_CP_START_TOP</code> writer - Write 1 to start ULP-FSM","Register <code>ULP_CP_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 28 - ULP-FSM clock force on","Bit 28 - ULP-FSM clock force on","Bit 30 - Write 1 to start ULP-FSM by software","Bit 30 - Write 1 to start ULP-FSM by software","Bits 0:10","Bits 0:10","Bits 11:21","Bits 11:21","Bit 22","Bit 29 - ULP-FSM clock software reset","Bit 29 - ULP-FSM clock software reset","Bit 31 - Write 1 to start ULP-FSM","Bit 31 - Write 1 to start ULP-FSM","Register <code>ULP_CP_TIMER</code> reader","Field <code>ULP_CP_GPIO_WAKEUP_CLR</code> writer - Disable the option …","Field <code>ULP_CP_GPIO_WAKEUP_ENA</code> reader - Enable the option of …","Field <code>ULP_CP_GPIO_WAKEUP_ENA</code> writer - Enable the option of …","Field <code>ULP_CP_PC_INIT</code> reader - ULP coprocessor PC initial …","Field <code>ULP_CP_PC_INIT</code> writer - ULP coprocessor PC initial …","Field <code>ULP_CP_SLP_TIMER_EN</code> reader - ULP coprocessor timer …","Field <code>ULP_CP_SLP_TIMER_EN</code> writer - ULP coprocessor timer …","Configure coprocessor timer","Register <code>ULP_CP_TIMER</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 30 - Disable the option of ULP coprocessor woken up by …","Bit 29 - Enable the option of ULP coprocessor woken up by …","Bit 29 - Enable the option of ULP coprocessor woken up by …","Bits 0:10 - ULP coprocessor PC initial address","Bits 0:10 - ULP coprocessor PC initial address","Bit 31 - ULP coprocessor timer enable bit. 0: Disable …","Bit 31 - ULP coprocessor timer enable bit. 0: Disable …","Register <code>ULP_CP_TIMER_1</code> reader","Configure sleep cycle of the timer","Field <code>ULP_CP_TIMER_SLP_CYCLE</code> reader - Set sleep cycles for …","Field <code>ULP_CP_TIMER_SLP_CYCLE</code> writer - Set sleep cycles for …","Register <code>ULP_CP_TIMER_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 8:31 - Set sleep cycles for ULP coprocessor timer","Bits 8:31 - Set sleep cycles for ULP coprocessor timer","Field <code>IO_MUX_RESET_DISABLE</code> reader - ","Field <code>IO_MUX_RESET_DISABLE</code> writer - ","Register <code>USB_CONF</code> reader","configure usb control register","Field <code>USB_DM_PULLDOWN</code> reader - ","Field <code>USB_DM_PULLDOWN</code> writer - ","Field <code>USB_DM_PULLUP</code> reader - ","Field <code>USB_DM_PULLUP</code> writer - ","Field <code>USB_DP_PULLDOWN</code> reader - ","Field <code>USB_DP_PULLDOWN</code> writer - ","Field <code>USB_DP_PULLUP</code> reader - ","Field <code>USB_DP_PULLUP</code> writer - ","Field <code>USB_PAD_ENABLE_OVERRIDE</code> reader - ","Field <code>USB_PAD_ENABLE_OVERRIDE</code> writer - ","Field <code>USB_PAD_ENABLE</code> reader - ","Field <code>USB_PAD_ENABLE</code> writer - ","Field <code>USB_PAD_PULL_OVERRIDE</code> reader - ","Field <code>USB_PAD_PULL_OVERRIDE</code> writer - ","Field <code>USB_PULLUP_VALUE</code> reader - ","Field <code>USB_PULLUP_VALUE</code> writer - ","Field <code>USB_RESET_DISABLE</code> reader - ","Field <code>USB_RESET_DISABLE</code> writer - ","Field <code>USB_TXM</code> reader - ","Field <code>USB_TXM</code> writer - ","Field <code>USB_TXP</code> reader - ","Field <code>USB_TXP</code> writer - ","Field <code>USB_TX_EN_OVERRIDE</code> reader - ","Field <code>USB_TX_EN_OVERRIDE</code> writer - ","Field <code>USB_TX_EN</code> reader - ","Field <code>USB_TX_EN</code> writer - ","Field <code>USB_VREFH</code> reader - ","Field <code>USB_VREFH</code> writer - ","Field <code>USB_VREFL</code> reader - ","Field <code>USB_VREFL</code> writer - ","Field <code>USB_VREF_OVERRIDE</code> reader - ","Field <code>USB_VREF_OVERRIDE</code> writer - ","Register <code>USB_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18","Bit 18","","","","Bit 9","Bit 9","Bit 8","Bit 8","Bit 7","Bit 7","Bit 6","Bit 6","Bit 12","Bit 12","Bit 11","Bit 11","Bit 5","Bit 5","Bit 10","Bit 10","Bit 17","Bit 17","Bit 15","Bit 15","Bit 16","Bit 16","Bit 13","Bit 13","Bit 14","Bit 14","Bit 4","Bit 4","Bits 0:1","Bits 0:1","Bits 2:3","Bits 2:3","Register <code>WAKEUP_STATE</code> reader","Register <code>WAKEUP_STATE</code> writer","Field <code>WAKEUP_ENA</code> reader - Enables the wakeup bitmap.","Field <code>WAKEUP_ENA</code> writer - Enables the wakeup bitmap.","Wakeup bitmap enabling register","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 15:31 - Enables the wakeup bitmap.","Bits 15:31 - Enables the wakeup bitmap.","Register <code>WDTCONFIG0</code> reader","Register <code>WDTCONFIG0</code> writer","RTC watchdog configuration register","Field <code>WDT_APPCPU_RESET_EN</code> reader - enable WDT reset APP CPU","Field <code>WDT_APPCPU_RESET_EN</code> writer - enable WDT reset APP CPU","Field <code>WDT_CHIP_RESET_EN</code> reader - wdt reset whole chip …","Field <code>WDT_CHIP_RESET_EN</code> writer - wdt reset whole chip …","Field <code>WDT_CHIP_RESET_WIDTH</code> reader - chip reset siginal …","Field <code>WDT_CHIP_RESET_WIDTH</code> writer - chip reset siginal …","Field <code>WDT_CPU_RESET_LENGTH</code> reader - Sets the length of the …","Field <code>WDT_CPU_RESET_LENGTH</code> writer - Sets the length of the …","Field <code>WDT_EN</code> reader - Set this bit to enable the RTC …","Field <code>WDT_EN</code> writer - Set this bit to enable the RTC …","Field <code>WDT_FLASHBOOT_MOD_EN</code> reader - Set this bit to enable …","Field <code>WDT_FLASHBOOT_MOD_EN</code> writer - Set this bit to enable …","Field <code>WDT_PAUSE_IN_SLP</code> reader - Set this bit to pause the …","Field <code>WDT_PAUSE_IN_SLP</code> writer - Set this bit to pause the …","Field <code>WDT_PROCPU_RESET_EN</code> reader - Set this bit to allow …","Field <code>WDT_PROCPU_RESET_EN</code> writer - Set this bit to allow …","Field <code>WDT_STG0</code> reader - 1: enable at the interrupt stage …","Field <code>WDT_STG0</code> writer - 1: enable at the interrupt stage …","Field <code>WDT_STG1</code> reader - 1: enable at the interrupt stage …","Field <code>WDT_STG1</code> writer - 1: enable at the interrupt stage …","Field <code>WDT_STG2</code> reader - 1: enable at the interrupt stage …","Field <code>WDT_STG2</code> writer - 1: enable at the interrupt stage …","Field <code>WDT_STG3</code> reader - 1: enable at the interrupt stage …","Field <code>WDT_STG3</code> writer - 1: enable at the interrupt stage …","Field <code>WDT_SYS_RESET_LENGTH</code> reader - Sets the length of the …","Field <code>WDT_SYS_RESET_LENGTH</code> writer - Sets the length of the …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 10 - enable WDT reset APP CPU","Bit 10 - enable WDT reset APP CPU","Bit 8 - wdt reset whole chip enable","Bit 8 - wdt reset whole chip enable","Bits 0:7 - chip reset siginal pulse width","Bits 0:7 - chip reset siginal pulse width","Bits 16:18 - Sets the length of the CPU reset counter.","Bits 16:18 - Sets the length of the CPU reset counter.","Bit 31 - Set this bit to enable the RTC watchdog.","Bit 31 - Set this bit to enable the RTC watchdog.","Bit 12 - Set this bit to enable watchdog when the chip …","Bit 12 - Set this bit to enable watchdog when the chip …","Bit 9 - Set this bit to pause the watchdog in sleep.","Bit 9 - Set this bit to pause the watchdog in sleep.","Bit 11 - Set this bit to allow the watchdog to be able to …","Bit 11 - Set this bit to allow the watchdog to be able to …","Bits 28:30 - 1: enable at the interrupt stage 2: enable at …","Bits 28:30 - 1: enable at the interrupt stage 2: enable at …","Bits 25:27 - 1: enable at the interrupt stage 2: enable at …","Bits 25:27 - 1: enable at the interrupt stage 2: enable at …","Bits 22:24 - 1: enable at the interrupt stage 2: enable at …","Bits 22:24 - 1: enable at the interrupt stage 2: enable at …","Bits 19:21 - 1: enable at the interrupt stage 2: enable at …","Bits 19:21 - 1: enable at the interrupt stage 2: enable at …","Bits 13:15 - Sets the length of the system reset counter.","Bits 13:15 - Sets the length of the system reset counter.","Register <code>WDTCONFIG1</code> reader","Register <code>WDTCONFIG1</code> writer","Configures the hold time of RTC watchdog at level 1","Field <code>WDT_STG0_HOLD</code> reader - Configures the hold time of …","Field <code>WDT_STG0_HOLD</code> writer - Configures the hold time of …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Configures the hold time of RTC watchdog at …","Bits 0:31 - Configures the hold time of RTC watchdog at …","Register <code>WDTCONFIG2</code> reader","Register <code>WDTCONFIG2</code> writer","Configures the hold time of RTC watchdog at level 2","Field <code>WDT_STG1_HOLD</code> reader - Configures the hold time of …","Field <code>WDT_STG1_HOLD</code> writer - Configures the hold time of …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Configures the hold time of RTC watchdog at …","Bits 0:31 - Configures the hold time of RTC watchdog at …","Register <code>WDTCONFIG3</code> reader","Register <code>WDTCONFIG3</code> writer","Configures the hold time of RTC watchdog at level 3","Field <code>WDT_STG2_HOLD</code> reader - Configures the hold time of …","Field <code>WDT_STG2_HOLD</code> writer - Configures the hold time of …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Configures the hold time of RTC watchdog at …","Bits 0:31 - Configures the hold time of RTC watchdog at …","Register <code>WDTCONFIG4</code> reader","Register <code>WDTCONFIG4</code> writer","Configures the hold time of RTC watchdog at level 4","Field <code>WDT_STG3_HOLD</code> reader - Configures the hold time of …","Field <code>WDT_STG3_HOLD</code> writer - Configures the hold time of …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Configures the hold time of RTC watchdog at …","Bits 0:31 - Configures the hold time of RTC watchdog at …","Register <code>WDTFEED</code> writer","RTC watchdog SW feed configuration register","Field <code>WDT_FEED</code> writer - Set 1 to feed the RTC watchdog.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - Set 1 to feed the RTC watchdog.","Register <code>WDTWPROTECT</code> reader","Register <code>WDTWPROTECT</code> writer","RTC watchdog write protection configuration register","Field <code>WDT_WKEY</code> reader - Sets the write protection key of …","Field <code>WDT_WKEY</code> writer - Sets the write protection key of …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Sets the write protection key of the watchdog.","Bits 0:31 - Sets the write protection key of the watchdog.","Register <code>XTAL32K_CLK_FACTOR</code> reader","Register <code>XTAL32K_CLK_FACTOR</code> writer","Field <code>XTAL32K_CLK_FACTOR</code> reader - Configures the divider …","Configures the divider factor for the backup clock of 32 …","Field <code>XTAL32K_CLK_FACTOR</code> writer - Configures the divider …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Configures the divider factor for the 32 kHz …","Bits 0:31 - Configures the divider factor for the 32 kHz …","Register <code>XTAL32K_CONF</code> reader","Register <code>XTAL32K_CONF</code> writer","32 kHz crystal oscillator configuration register","Field <code>XTAL32K_RESTART_WAIT</code> reader - Defines the maximum …","Field <code>XTAL32K_RESTART_WAIT</code> writer - Defines the maximum …","Field <code>XTAL32K_RETURN_WAIT</code> reader - Defines the waiting …","Field <code>XTAL32K_RETURN_WAIT</code> writer - Defines the waiting …","Field <code>XTAL32K_STABLE_THRES</code> reader - Defines the maximum …","Field <code>XTAL32K_STABLE_THRES</code> writer - Defines the maximum …","Field <code>XTAL32K_WDT_TIMEOUT</code> reader - Defines the maximum …","Field <code>XTAL32K_WDT_TIMEOUT</code> writer - Defines the maximum …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 4:19 - Defines the maximum waiting cycle before …","Bits 4:19 - Defines the maximum waiting cycle before …","Bits 0:3 - Defines the waiting cycles before returning to …","Bits 0:3 - Defines the waiting cycles before returning to …","Bits 28:31 - Defines the maximum allowed restarting …","Bits 28:31 - Defines the maximum allowed restarting …","Bits 20:27 - Defines the maximum waiting period for clock …","Bits 20:27 - Defines the maximum waiting period for clock …","CMD (rw) register accessor: RTC I2C Command %s","CTRL (rw) register accessor: Transmission setting","DATA (rw) register accessor: RTC I2C read data","DATE (rw) register accessor: Version control register","INT_CLR (w) register accessor: Clear RTC I2C interrupt","INT_ENA (rw) register accessor: Enable RTC I2C interrupt","INT_RAW (r) register accessor: RTC I2C raw interrupt","INT_ST (r) register accessor: RTC I2C interrupt status","Register block","SCL_HIGH (rw) register accessor: Configure the high level …","SCL_LOW (rw) register accessor: Configure the low level …","SCL_START_PERIOD (rw) register accessor: Configure the …","SCL_STOP_PERIOD (rw) register accessor: Configure the …","SDA_DUTY (rw) register accessor: Configure the SDA hold …","SLAVE_ADDR (rw) register accessor: Configure slave address","STATUS (r) register accessor: RTC I2C status","TO (rw) register accessor: Configure RTC I2C timeout","","","RTC I2C Command %s","0x38..0x78 - RTC I2C Command %s","Iterator for array of: 0x38..0x78 - RTC I2C Command %s","Transmission setting","0x04 - Transmission setting","RTC I2C read data","0x34 - RTC I2C read data","Version control register","0xfc - Version control register","Returns the argument unchanged.","Clear RTC I2C interrupt","0x24 - Clear RTC I2C interrupt","Enable RTC I2C interrupt","0x30 - Enable RTC I2C interrupt","RTC I2C raw interrupt","0x28 - RTC I2C raw interrupt","RTC I2C interrupt status","0x2c - RTC I2C interrupt status","Calls <code>U::from(self)</code>.","Configure the high level width of SCL","0x14 - Configure the high level width of SCL","Configure the low level width of SCL","0x00 - Configure the low level width of SCL","Configure the delay between the SDA and SCL negative edge …","0x1c - Configure the delay between the SDA and SCL …","Configure the delay between SDA and SCL positive edge for …","0x20 - Configure the delay between SDA and SCL positive …","Configure the SDA hold time after a negative SCL edge","0x18 - Configure the SDA hold time after a negative SCL …","Configure slave address","0x10 - Configure slave address","RTC I2C status","0x08 - RTC I2C status","Configure RTC I2C timeout","0x0c - Configure RTC I2C timeout","","","","RTC I2C Command %s","Field <code>COMMAND_DONE</code> reader - When command 0 is done, this …","Field <code>COMMAND</code> reader - Content of command 0. For more …","Field <code>COMMAND</code> writer - Content of command 0. For more …","Register <code>CMD%s</code> reader","Register <code>CMD%s</code> writer","Writes raw bits to the register.","","","Bits 0:13 - Content of command 0. For more information, …","Bits 0:13 - Content of command 0. For more information, …","Bit 31 - When command 0 is done, this bit changes to 1.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - rtc i2c reg clk gating","Field <code>CLK_EN</code> writer - rtc i2c reg clk gating","Field <code>CLK_GATE_EN</code> reader - RTC I²C controller clock gate.","Field <code>CLK_GATE_EN</code> writer - RTC I²C controller clock gate.","Transmission setting","Field <code>MS_MODE</code> reader - Set this bit to configure RTC I²C …","Field <code>MS_MODE</code> writer - Set this bit to configure RTC I²C …","Register <code>CTRL</code> reader","Field <code>RESET</code> reader - RTC I²C software reset.","Field <code>RESET</code> writer - RTC I²C software reset.","Field <code>RX_LSB_FIRST</code> reader - This bit is used to control …","Field <code>RX_LSB_FIRST</code> writer - This bit is used to control …","Field <code>SCL_FORCE_OUT</code> reader - SCL output mode. 0: open …","Field <code>SCL_FORCE_OUT</code> writer - SCL output mode. 0: open …","Field <code>SDA_FORCE_OUT</code> reader - SDA output mode. 0: open …","Field <code>SDA_FORCE_OUT</code> writer - SDA output mode. 0: open …","Field <code>TRANS_START</code> reader - Set this bit to 1, RTC I2C …","Field <code>TRANS_START</code> writer - Set this bit to 1, RTC I2C …","Field <code>TX_LSB_FIRST</code> reader - This bit is used to control …","Field <code>TX_LSB_FIRST</code> writer - This bit is used to control …","Register <code>CTRL</code> writer","Writes raw bits to the register.","","","Bit 31 - rtc i2c reg clk gating","Bit 31 - rtc i2c reg clk gating","Bit 29 - RTC I²C controller clock gate.","Bit 29 - RTC I²C controller clock gate.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to configure RTC I²C as a master.","Bit 2 - Set this bit to configure RTC I²C as a master.","Bit 30 - RTC I²C software reset.","Bit 30 - RTC I²C software reset.","Bit 5 - This bit is used to control the storage mode for …","Bit 5 - This bit is used to control the storage mode for …","Bit 1 - SCL output mode. 0: open drain. 1: push pull.","Bit 1 - SCL output mode. 0: open drain. 1: push pull.","Bit 0 - SDA output mode. 0: open drain. 1: push pull.","Bit 0 - SDA output mode. 0: open drain. 1: push pull.","Bit 3 - Set this bit to 1, RTC I2C starts sending data.","Bit 3 - Set this bit to 1, RTC I2C starts sending data.","","","Bit 4 - This bit is used to control the sending mode. 0: …","Bit 4 - This bit is used to control the sending mode. 0: …","","RTC I2C read data","Field <code>DONE</code> reader - RTC I2C transmission is done.","Register <code>DATA</code> reader","Field <code>RDATA</code> reader - Data received","Field <code>SLAVE_TX_DATA</code> reader - The data sent by slave","Field <code>SLAVE_TX_DATA</code> writer - The data sent by slave","Register <code>DATA</code> writer","Writes raw bits to the register.","","","Bit 31 - RTC I2C transmission is done.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - Data received","Bits 8:15 - The data sent by slave","Bits 8:15 - The data sent by slave","","","","Field <code>DATE</code> reader - Version control register","Version control register","Field <code>DATE</code> writer - Version control register","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Version control register","Bits 0:27 - Version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ACK_ERR_INT_CLR</code> writer - RTC_I2C_ACK_ERR_INT …","Field <code>ARBITRATION_LOST_INT_CLR</code> writer - …","Field <code>DETECT_START_INT_CLR</code> writer - …","Clear RTC I2C interrupt","Field <code>MASTER_TRAN_COMP_INT_CLR</code> writer - …","Field <code>RX_DATA_INT_CLR</code> writer - RTC_I2C_RX_DATA_INT …","Field <code>SLAVE_TRAN_COMP_INT_CLR</code> writer - …","Field <code>TIME_OUT_INT_CLR</code> writer - RTC_I2C_TIME_OUT_INT …","Field <code>TRANS_COMPLETE_INT_CLR</code> writer - …","Field <code>TX_DATA_INT_CLR</code> writer - RTC_I2C_TX_DATA_INT …","Register <code>INT_CLR</code> writer","Bit 5 - RTC_I2C_ACK_ERR_INT interrupt clear bit","Bit 1 - RTC_I2C_ARBITRATION_LOST_INT interrupt clear bit","Writes raw bits to the register.","","","Bit 8 - RTC_I2C_DETECT_START_INT interrupt clear bit","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - RTC_I2C_MASTER_TRAN_COMP_INT interrupt clear bit","Bit 6 - RTC_I2C_RX_DATA_INT interrupt clear bit","Bit 0 - RTC_I2C_SLAVE_TRAN_COMP_INT interrupt clear bit","Bit 4 - RTC_I2C_TIME_OUT_INT interrupt clear bit","Bit 3 - RTC_I2C_TRANS_COMPLETE_INT interrupt clear bit","","","Bit 7 - RTC_I2C_TX_DATA_INT interrupt clear bit","","Field <code>ACK_ERR_INT_ENA</code> reader - RTC_I2C_ACK_ERR_INT …","Field <code>ACK_ERR_INT_ENA</code> writer - RTC_I2C_ACK_ERR_INT …","Field <code>ARBITRATION_LOST_INT_ENA</code> reader - …","Field <code>ARBITRATION_LOST_INT_ENA</code> writer - …","Field <code>DETECT_START_INT_ENA</code> reader - …","Field <code>DETECT_START_INT_ENA</code> writer - …","Enable RTC I2C interrupt","Field <code>MASTER_TRAN_COMP_INT_ENA</code> reader - …","Field <code>MASTER_TRAN_COMP_INT_ENA</code> writer - …","Register <code>INT_ENA</code> reader","Field <code>RX_DATA_INT_ENA</code> reader - RTC_I2C_RX_DATA_INT …","Field <code>RX_DATA_INT_ENA</code> writer - RTC_I2C_RX_DATA_INT …","Field <code>SLAVE_TRAN_COMP_INT_ENA</code> reader - …","Field <code>SLAVE_TRAN_COMP_INT_ENA</code> writer - …","Field <code>TIME_OUT_INT_ENA</code> reader - RTC_I2C_TIME_OUT_INT …","Field <code>TIME_OUT_INT_ENA</code> writer - RTC_I2C_TIME_OUT_INT …","Field <code>TRANS_COMPLETE_INT_ENA</code> reader - …","Field <code>TRANS_COMPLETE_INT_ENA</code> writer - …","Field <code>TX_DATA_INT_ENA</code> reader - RTC_I2C_TX_DATA_INT …","Field <code>TX_DATA_INT_ENA</code> writer - RTC_I2C_TX_DATA_INT …","Register <code>INT_ENA</code> writer","Bit 5 - RTC_I2C_ACK_ERR_INT interrupt enable bit","Bit 5 - RTC_I2C_ACK_ERR_INT interrupt enable bit","Bit 1 - RTC_I2C_ARBITRATION_LOST_INT interrupt enable bit","Bit 1 - RTC_I2C_ARBITRATION_LOST_INT interrupt enable bit","Writes raw bits to the register.","","","Bit 8 - RTC_I2C_DETECT_START_INT interrupt enable bit","Bit 8 - RTC_I2C_DETECT_START_INT interrupt enable bit","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - RTC_I2C_MASTER_TRAN_COMP_INT interrupt enable bit","Bit 2 - RTC_I2C_MASTER_TRAN_COMP_INT interrupt enable bit","Bit 6 - RTC_I2C_RX_DATA_INT interrupt enable bit","Bit 6 - RTC_I2C_RX_DATA_INT interrupt enable bit","Bit 0 - RTC_I2C_SLAVE_TRAN_COMP_INT interrupt enable bit","Bit 0 - RTC_I2C_SLAVE_TRAN_COMP_INT interrupt enable bit","Bit 4 - RTC_I2C_TIME_OUT_INT interrupt enable bit","Bit 4 - RTC_I2C_TIME_OUT_INT interrupt enable bit","Bit 3 - RTC_I2C_TRANS_COMPLETE_INT interrupt enable bit","Bit 3 - RTC_I2C_TRANS_COMPLETE_INT interrupt enable bit","","","Bit 7 - RTC_I2C_TX_DATA_INT interrupt enable bit","Bit 7 - RTC_I2C_TX_DATA_INT interrupt enable bit","","Field <code>ACK_ERR_INT_RAW</code> reader - RTC_I2C_ACK_ERR_INT …","Field <code>ARBITRATION_LOST_INT_RAW</code> reader - …","Field <code>DETECT_START_INT_RAW</code> reader - …","RTC I2C raw interrupt","Field <code>MASTER_TRAN_COMP_INT_RAW</code> reader - …","Register <code>INT_RAW</code> reader","Field <code>RX_DATA_INT_RAW</code> reader - RTC_I2C_RX_DATA_INT …","Field <code>SLAVE_TRAN_COMP_INT_RAW</code> reader - …","Field <code>TIME_OUT_INT_RAW</code> reader - RTC_I2C_TIME_OUT_INT …","Field <code>TRANS_COMPLETE_INT_RAW</code> reader - …","Field <code>TX_DATA_INT_RAW</code> reader - RTC_I2C_TX_DATA_INT …","Bit 5 - RTC_I2C_ACK_ERR_INT interrupt raw bit","Bit 1 - RTC_I2C_ARBITRATION_LOST_INT interrupt raw bit","","","Bit 8 - RTC_I2C_DETECT_START_INT interrupt raw bit","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - RTC_I2C_MASTER_TRAN_COMP_INT interrupt raw bit","Bit 6 - RTC_I2C_RX_DATA_INT interrupt raw bit","Bit 0 - RTC_I2C_SLAVE_TRAN_COMP_INT interrupt raw bit","Bit 4 - RTC_I2C_TIME_OUT_INT interrupt raw bit","Bit 3 - RTC_I2C_TRANS_COMPLETE_INT interrupt raw bit","","","Bit 7 - RTC_I2C_TX_DATA_INT interrupt raw bit","","Field <code>ACK_ERR_INT_ST</code> reader - RTC_I2C_ACK_ERR_INT …","Field <code>ARBITRATION_LOST_INT_ST</code> reader - …","Field <code>DETECT_START_INT_ST</code> reader - …","RTC I2C interrupt status","Field <code>MASTER_TRAN_COMP_INT_ST</code> reader - …","Register <code>INT_ST</code> reader","Field <code>RX_DATA_INT_ST</code> reader - RTC_I2C_RX_DATA_INT …","Field <code>SLAVE_TRAN_COMP_INT_ST</code> reader - …","Field <code>TIME_OUT_INT_ST</code> reader - RTC_I2C_TIME_OUT_INT …","Field <code>TRANS_COMPLETE_INT_ST</code> reader - …","Field <code>TX_DATA_INT_ST</code> reader - RTC_I2C_TX_DATA_INT …","Bit 5 - RTC_I2C_ACK_ERR_INT interrupt status bit","Bit 1 - RTC_I2C_ARBITRATION_LOST_INT interrupt status bit","","","Bit 8 - RTC_I2C_DETECT_START_INT interrupt status bit","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - RTC_I2C_MASTER_TRAN_COMP_INT interrupt status bit","Bit 6 - RTC_I2C_RX_DATA_INT interrupt status bit","Bit 0 - RTC_I2C_SLAVE_TRAN_COMP_INT interrupt status bit","Bit 4 - RTC_I2C_TIME_OUT_INT interrupt status bit","Bit 3 - RTC_I2C_TRANS_COMPLETE_INT interrupt status bit","","","Bit 7 - RTC_I2C_TX_DATA_INT interrupt status bit","","Field <code>PERIOD</code> reader - This register is used to configure …","Field <code>PERIOD</code> writer - This register is used to configure …","Register <code>SCL_HIGH</code> reader","Configure the high level width of SCL","Register <code>SCL_HIGH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register is used to configure how many …","Bits 0:19 - This register is used to configure how many …","","","","Field <code>PERIOD</code> reader - This register is used to configure …","Field <code>PERIOD</code> writer - This register is used to configure …","Register <code>SCL_LOW</code> reader","Configure the low level width of SCL","Register <code>SCL_LOW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register is used to configure how many …","Bits 0:19 - This register is used to configure how many …","","","","Register <code>SCL_START_PERIOD</code> reader","Field <code>SCL_START_PERIOD</code> reader - Number of clock cycles to …","Configure the delay between the SDA and SCL negative edge …","Field <code>SCL_START_PERIOD</code> writer - Number of clock cycles to …","Register <code>SCL_START_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - Number of clock cycles to wait after …","Bits 0:19 - Number of clock cycles to wait after …","","","","Register <code>SCL_STOP_PERIOD</code> reader","Field <code>SCL_STOP_PERIOD</code> reader - Number of clock cycles to …","Configure the delay between SDA and SCL positive edge for …","Field <code>SCL_STOP_PERIOD</code> writer - Number of clock cycles to …","Register <code>SCL_STOP_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - Number of clock cycles to wait before …","Bits 0:19 - Number of clock cycles to wait before …","","","","Field <code>NUM</code> reader - The number of clock cycles between the …","Field <code>NUM</code> writer - The number of clock cycles between the …","Register <code>SDA_DUTY</code> reader","Configure the SDA hold time after a negative SCL edge","Register <code>SDA_DUTY</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - The number of clock cycles between the SDA …","Bits 0:19 - The number of clock cycles between the SDA …","","","","Field <code>ADDR_10BIT_EN</code> reader - This field is used to enable …","Field <code>ADDR_10BIT_EN</code> writer - This field is used to enable …","Register <code>SLAVE_ADDR</code> reader","Field <code>SLAVE_ADDR</code> reader - slave address","Configure slave address","Field <code>SLAVE_ADDR</code> writer - slave address","Register <code>SLAVE_ADDR</code> writer","Bit 31 - This field is used to enable the slave 10-bit …","Bit 31 - This field is used to enable the slave 10-bit …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:14 - slave address","Bits 0:14 - slave address","","","","Field <code>ACK_REC</code> reader - The received ACK value. 0: ACK. 1: …","Field <code>ARB_LOST</code> reader - When the RTC I2C loses control of …","Field <code>BUS_BUSY</code> reader - 0: RTC I2C bus is in idle state. …","Field <code>BYTE_TRANS</code> reader - This field changes to 1 when one …","Field <code>OP_CNT</code> reader - Indicate which operation is working.","Register <code>STATUS</code> reader","Field <code>SCL_MAIN_STATE_LAST</code> reader - i2c last main status","Field <code>SCL_STATE_LAST</code> reader - scl last status","Field <code>SHIFT</code> reader - shifter content","Field <code>SLAVE_ADDRESSED</code> reader - When the address sent by …","Field <code>SLAVE_RW</code> reader - 0: master writes to slave. 1: …","RTC I2C status","Bit 0 - The received ACK value. 0: ACK. 1: NACK.","Bit 2 - When the RTC I2C loses control of SCL line, the …","","","Bit 3 - 0: RTC I2C bus is in idle state. 1: RTC I2C bus is …","Bit 5 - This field changes to 1 when one byte is …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 6:7 - Indicate which operation is working.","Bits 24:26 - i2c last main status","Bits 28:30 - scl last status","Bits 16:23 - shifter content","Bit 4 - When the address sent by the master matches the …","Bit 1 - 0: master writes to slave. 1: master reads from …","","","","Register <code>TO</code> reader","Field <code>TIME_OUT</code> reader - Timeout threshold","Field <code>TIME_OUT</code> writer - Timeout threshold","Configure RTC I2C timeout","Register <code>TO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - Timeout threshold","Bits 0:19 - Timeout threshold","","","","ENABLE_W1TC (w) register accessor: RTC GPIO output enable …","EXT_WAKEUP0 (rw) register accessor: External wake up …","PAD_DAC1 (rw) register accessor: DAC1 configuration …","PAD_DAC2 (rw) register accessor: DAC2 configuration …","PIN (rw) register accessor: RTC configuration for pin %s","RTC_DEBUG_SEL (rw) register accessor: RTC debug select …","RTC_GPIO_ENABLE (rw) register accessor: RTC GPIO output …","RTC_GPIO_ENABLE_W1TS (w) register accessor: RTC GPIO …","RTC_GPIO_IN (r) register accessor: RTC GPIO input register","RTC_GPIO_OUT (rw) register accessor: RTC GPIO output …","RTC_GPIO_OUT_W1TC (w) register accessor: RTC GPIO output …","RTC_GPIO_OUT_W1TS (w) register accessor: RTC GPIO output …","RTC_GPIO_STATUS (rw) register accessor: RTC GPIO interrupt …","RTC_GPIO_STATUS_W1TC (w) register accessor: RTC GPIO …","RTC_GPIO_STATUS_W1TS (w) register accessor: RTC GPIO …","RTC_IO_DATE (rw) register accessor: Version control …","RTC_IO_TOUCH_CTRL (rw) register accessor: Touch control …","RTC_PAD19 (rw) register accessor: Touch pad 19 …","RTC_PAD20 (rw) register accessor: Touch pad 20 …","RTC_PAD21 (rw) register accessor: Touch pad 21 …","Register block","SAR_I2C_IO (rw) register accessor: RTC I2C pad selection","TOUCH_PAD (rw) register accessor: Touch pad %s …","XTAL_32N_PAD (rw) register accessor: 32KHz crystal N-pad …","XTAL_32P_PAD (rw) register accessor: 32KHz crystal P-pad …","XTL_EXT_CTR (rw) register accessor: Crystal power down …","","","RTC GPIO output enable bit clear register","0x14 - RTC GPIO output enable bit clear register","External wake up configuration register","0xdc - External wake up configuration register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","DAC1 configuration register","0xc8 - DAC1 configuration register","DAC2 configuration register","0xcc - DAC2 configuration register","RTC configuration for pin %s","0x28..0x80 - RTC configuration for pin %s","Iterator for array of: 0x28..0x80 - RTC configuration for …","RTC debug select register","0x80 - RTC debug select register","RTC GPIO output enable register","0x0c - RTC GPIO output enable register","RTC GPIO output enable bit set register","0x10 - RTC GPIO output enable bit set register","RTC GPIO input register","0x24 - RTC GPIO input register","RTC GPIO output register","0x00 - RTC GPIO output register","RTC GPIO output bit clear register","0x08 - RTC GPIO output bit clear register","RTC GPIO output bit set register","0x04 - RTC GPIO output bit set register","RTC GPIO interrupt status register","0x18 - RTC GPIO interrupt status register","RTC GPIO interrupt status bit clear register","0x20 - RTC GPIO interrupt status bit clear register","RTC GPIO interrupt status bit set register","0x1c - RTC GPIO interrupt status bit set register","Version control register","0x1fc - Version control register","Touch control register","0xe8 - Touch control register","Touch pad 19 configuration register","0xd0 - Touch pad 19 configuration register","Touch pad 20 configuration register","0xd4 - Touch pad 20 configuration register","Touch pad 21 configuration register","0xd8 - Touch pad 21 configuration register","RTC I2C pad selection","0xe4 - RTC I2C pad selection","Touch pad %s configuration register","0x84..0xc0 - Touch pad %s configuration register","Iterator for array of: 0x84..0xc0 - Touch pad %s …","","","","32KHz crystal N-pad configuration register","0xc4 - 32KHz crystal N-pad configuration register","32KHz crystal P-pad configuration register","0xc0 - 32KHz crystal P-pad configuration register","Crystal power down enable GPIO source","0xe0 - Crystal power down enable GPIO source","RTC GPIO output enable bit clear register","Field <code>ENABLE_W1TC</code> writer - GPIO0 ~ 21 output enable clear …","Register <code>ENABLE_W1TC</code> writer","Writes raw bits to the register.","","","Bits 10:31 - GPIO0 ~ 21 output enable clear register. If …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","External wake up configuration register","Register <code>EXT_WAKEUP0</code> reader","Field <code>SEL</code> reader - GPIO[0-17] can be used to wake up the …","Field <code>SEL</code> writer - GPIO[0-17] can be used to wake up the …","Register <code>EXT_WAKEUP0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 27:31 - GPIO[0-17] can be used to wake up the chip …","Bits 27:31 - GPIO[0-17] can be used to wake up the chip …","","","","DAC1 configuration register","Field <code>PDAC1_DAC</code> reader - Configure DAC_1 output when …","Field <code>PDAC1_DAC</code> writer - Configure DAC_1 output when …","Field <code>PDAC1_DAC_XPD_FORCE</code> reader - 1: use …","Field <code>PDAC1_DAC_XPD_FORCE</code> writer - 1: use …","Field <code>PDAC1_DRV</code> reader - Select the drive strength of the …","Field <code>PDAC1_DRV</code> writer - Select the drive strength of the …","Field <code>PDAC1_FUN_IE</code> reader - Input enable in normal …","Field <code>PDAC1_FUN_IE</code> writer - Input enable in normal …","Field <code>PDAC1_FUN_SEL</code> reader - DAC_1 function selection.","Field <code>PDAC1_FUN_SEL</code> writer - DAC_1 function selection.","Field <code>PDAC1_MUX_SEL</code> reader - 1: use RTC GPIO. 0: use …","Field <code>PDAC1_MUX_SEL</code> writer - 1: use RTC GPIO. 0: use …","Field <code>PDAC1_RDE</code> reader - Pull-up enable of the pad. 1: …","Field <code>PDAC1_RDE</code> writer - Pull-up enable of the pad. 1: …","Field <code>PDAC1_RUE</code> reader - Pull-down enable of the pad. 1: …","Field <code>PDAC1_RUE</code> writer - Pull-down enable of the pad. 1: …","Field <code>PDAC1_SLP_IE</code> reader - Input enable in sleep mode","Field <code>PDAC1_SLP_IE</code> writer - Input enable in sleep mode","Field <code>PDAC1_SLP_OE</code> reader - Output enable in sleep mode","Field <code>PDAC1_SLP_OE</code> writer - Output enable in sleep mode","Field <code>PDAC1_SLP_SEL</code> reader - 1: enable sleep mode. 0: no …","Field <code>PDAC1_SLP_SEL</code> writer - 1: enable sleep mode. 0: no …","Field <code>PDAC1_XPD_DAC</code> reader - When …","Field <code>PDAC1_XPD_DAC</code> writer - When …","Register <code>PAD_DAC1</code> reader","Register <code>PAD_DAC1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 3:10 - Configure DAC_1 output when …","Bits 3:10 - Configure DAC_1 output when …","Bit 12 - 1: use RTCIO_PDAC1_XPD_DAC to control DAC_1 …","Bit 12 - 1: use RTCIO_PDAC1_XPD_DAC to control DAC_1 …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bit 13 - Input enable in normal execution.","Bit 13 - Input enable in normal execution.","Bits 17:18 - DAC_1 function selection.","Bits 17:18 - DAC_1 function selection.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 15 - Input enable in sleep mode","Bit 15 - Input enable in sleep mode","Bit 14 - Output enable in sleep mode","Bit 14 - Output enable in sleep mode","Bit 16 - 1: enable sleep mode. 0: no sleep mode","Bit 16 - 1: enable sleep mode. 0: no sleep mode","Bit 11 - When RTCIO_PDAC1_DAC_XPD_FORCE is set to 1, 1: …","Bit 11 - When RTCIO_PDAC1_DAC_XPD_FORCE is set to 1, 1: …","","","","DAC2 configuration register","Field <code>PDAC2_DAC</code> reader - Configure DAC_2 output when …","Field <code>PDAC2_DAC</code> writer - Configure DAC_2 output when …","Field <code>PDAC2_DAC_XPD_FORCE</code> reader - 1: use …","Field <code>PDAC2_DAC_XPD_FORCE</code> writer - 1: use …","Field <code>PDAC2_DRV</code> reader - Select the drive strength of the …","Field <code>PDAC2_DRV</code> writer - Select the drive strength of the …","Field <code>PDAC2_FUN_IE</code> reader - Input enable in normal …","Field <code>PDAC2_FUN_IE</code> writer - Input enable in normal …","Field <code>PDAC2_FUN_SEL</code> reader - DAC_2 function selection.","Field <code>PDAC2_FUN_SEL</code> writer - DAC_2 function selection.","Field <code>PDAC2_MUX_SEL</code> reader - 1: use RTC GPIO. 0: use …","Field <code>PDAC2_MUX_SEL</code> writer - 1: use RTC GPIO. 0: use …","Field <code>PDAC2_RDE</code> reader - Pull-up enable of the pad. 1: …","Field <code>PDAC2_RDE</code> writer - Pull-up enable of the pad. 1: …","Field <code>PDAC2_RUE</code> reader - Pull-down enable of the pad. 1: …","Field <code>PDAC2_RUE</code> writer - Pull-down enable of the pad. 1: …","Field <code>PDAC2_SLP_IE</code> reader - Input enable in sleep mode.","Field <code>PDAC2_SLP_IE</code> writer - Input enable in sleep mode.","Field <code>PDAC2_SLP_OE</code> reader - Output enable in sleep mode.","Field <code>PDAC2_SLP_OE</code> writer - Output enable in sleep mode.","Field <code>PDAC2_SLP_SEL</code> reader - 1: enable sleep mode. 0: no …","Field <code>PDAC2_SLP_SEL</code> writer - 1: enable sleep mode. 0: no …","Field <code>PDAC2_XPD_DAC</code> reader - When …","Field <code>PDAC2_XPD_DAC</code> writer - When …","Register <code>PAD_DAC2</code> reader","Register <code>PAD_DAC2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 3:10 - Configure DAC_2 output when …","Bits 3:10 - Configure DAC_2 output when …","Bit 12 - 1: use RTCIO_PDAC2_XPD_DAC to control DAC_2 …","Bit 12 - 1: use RTCIO_PDAC2_XPD_DAC to control DAC_2 …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bit 13 - Input enable in normal execution.","Bit 13 - Input enable in normal execution.","Bits 17:18 - DAC_2 function selection.","Bits 17:18 - DAC_2 function selection.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 15 - Input enable in sleep mode.","Bit 15 - Input enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode.","Bit 11 - When RTCIO_PDAC2_DAC_XPD_FORCE is set to 1, 1: …","Bit 11 - When RTCIO_PDAC2_DAC_XPD_FORCE is set to 1, 1: …","","","","Field <code>GPIO_PIN_INT_TYPE</code> reader - GPIO interrupt type …","Field <code>GPIO_PIN_INT_TYPE</code> writer - GPIO interrupt type …","Field <code>GPIO_PIN_WAKEUP_ENABLE</code> reader - GPIO wake-up enable. …","Field <code>GPIO_PIN_WAKEUP_ENABLE</code> writer - GPIO wake-up enable. …","Field <code>PAD_DRIVER</code> reader - Pad driver selection. 0: normal …","Field <code>PAD_DRIVER</code> writer - Pad driver selection. 0: normal …","RTC configuration for pin %s","Register <code>PIN%s</code> reader","Register <code>PIN%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 7:9 - GPIO interrupt type selection. 0: GPIO …","Bits 7:9 - GPIO interrupt type selection. 0: GPIO …","Bit 10 - GPIO wake-up enable. This will only wake up …","Bit 10 - GPIO wake-up enable. This will only wake up …","Calls <code>U::from(self)</code>.","Bit 2 - Pad driver selection. 0: normal output. 1: open …","Bit 2 - Pad driver selection. 0: normal output. 1: open …","","","","Register <code>RTC_DEBUG_SEL</code> reader","Field <code>RTC_DEBUG_12M_NO_GATING</code> reader - ","Field <code>RTC_DEBUG_12M_NO_GATING</code> writer - ","Field <code>RTC_DEBUG_SEL0</code> reader - ","Field <code>RTC_DEBUG_SEL0</code> writer - ","Field <code>RTC_DEBUG_SEL1</code> reader - ","Field <code>RTC_DEBUG_SEL1</code> writer - ","Field <code>RTC_DEBUG_SEL2</code> reader - ","Field <code>RTC_DEBUG_SEL2</code> writer - ","Field <code>RTC_DEBUG_SEL3</code> reader - ","Field <code>RTC_DEBUG_SEL3</code> writer - ","Field <code>RTC_DEBUG_SEL4</code> reader - ","Field <code>RTC_DEBUG_SEL4</code> writer - ","RTC debug select register","Register <code>RTC_DEBUG_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25","Bit 25","Bits 0:4","Bits 0:4","Bits 5:9","Bits 5:9","Bits 10:14","Bits 10:14","Bits 15:19","Bits 15:19","Bits 20:24","Bits 20:24","","","","Register <code>RTC_GPIO_ENABLE</code> reader","Field <code>REG_RTCIO_REG_GPIO_ENABLE</code> reader - GPIO0 ~ 21 output …","Field <code>REG_RTCIO_REG_GPIO_ENABLE</code> writer - GPIO0 ~ 21 output …","RTC GPIO output enable register","Register <code>RTC_GPIO_ENABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 10:31 - GPIO0 ~ 21 output enable. Bit10 corresponds …","Bits 10:31 - GPIO0 ~ 21 output enable. Bit10 corresponds …","","","","Field <code>REG_RTCIO_REG_GPIO_ENABLE_W1TS</code> writer - GPIO0 ~ 21 …","RTC GPIO output enable bit set register","Register <code>RTC_GPIO_ENABLE_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 10:31 - GPIO0 ~ 21 output enable set register. If the …","","","","Field <code>GPIO_IN_NEXT</code> reader - GPIO0 ~ 21 input value. Bit10 …","Register <code>RTC_GPIO_IN</code> reader","RTC GPIO input register","","","Returns the argument unchanged.","Bits 10:31 - GPIO0 ~ 21 input value. Bit10 corresponds to …","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_OUT_DATA</code> reader - GPIO0 ~ 21 output register. …","Field <code>GPIO_OUT_DATA</code> writer - GPIO0 ~ 21 output register. …","Register <code>RTC_GPIO_OUT</code> reader","RTC GPIO output register","Register <code>RTC_GPIO_OUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:31 - GPIO0 ~ 21 output register. Bit10 corresponds …","Bits 10:31 - GPIO0 ~ 21 output register. Bit10 corresponds …","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_OUT_DATA_W1TC</code> writer - GPIO0 ~ 21 output clear …","RTC GPIO output bit clear register","Register <code>RTC_GPIO_OUT_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:31 - GPIO0 ~ 21 output clear register. If the …","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_OUT_DATA_W1TS</code> writer - GPIO0 ~ 21 output set …","RTC GPIO output bit set register","Register <code>RTC_GPIO_OUT_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:31 - GPIO0 ~ 21 output set register. If the value …","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_STATUS_INT</code> reader - GPIO0 ~ 21 interrupt status …","Field <code>GPIO_STATUS_INT</code> writer - GPIO0 ~ 21 interrupt status …","Register <code>RTC_GPIO_STATUS</code> reader","RTC GPIO interrupt status register","Register <code>RTC_GPIO_STATUS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:31 - GPIO0 ~ 21 interrupt status register. Bit10 …","Bits 10:31 - GPIO0 ~ 21 interrupt status register. Bit10 …","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_STATUS_INT_W1TC</code> writer - GPIO0 ~ 21 interrupt …","RTC GPIO interrupt status bit clear register","Register <code>RTC_GPIO_STATUS_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:31 - GPIO0 ~ 21 interrupt clear register. If the …","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_STATUS_INT_W1TS</code> writer - GPIO0 ~ 21 interrupt …","RTC GPIO interrupt status bit set register","Register <code>RTC_GPIO_STATUS_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:31 - GPIO0 ~ 21 interrupt set register. If the …","Calls <code>U::from(self)</code>.","","","","Field <code>IO_DATE</code> reader - Version control register","Field <code>IO_DATE</code> writer - Version control register","Register <code>RTC_IO_DATE</code> reader","Version control register","Register <code>RTC_IO_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Version control register","Bits 0:27 - Version control register","","","","Field <code>IO_TOUCH_BUFMODE</code> reader - ","Field <code>IO_TOUCH_BUFMODE</code> writer - ","Field <code>IO_TOUCH_BUFSEL</code> reader - ","Field <code>IO_TOUCH_BUFSEL</code> writer - ","Register <code>RTC_IO_TOUCH_CTRL</code> reader","Touch control register","Register <code>RTC_IO_TOUCH_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4","Bit 4","Bits 0:3","Bits 0:3","","","","Field <code>DRV</code> reader - Select the drive strength of the pad. …","Field <code>DRV</code> writer - Select the drive strength of the pad. …","Field <code>FUN_IE</code> reader - Input enable in normal execution.","Field <code>FUN_IE</code> writer - Input enable in normal execution.","Field <code>FUN_SEL</code> reader - Function selection.","Field <code>FUN_SEL</code> writer - Function selection.","Field <code>MUX_SEL</code> reader - 1: use RTC GPIO. 0: use digital …","Field <code>MUX_SEL</code> writer - 1: use RTC GPIO. 0: use digital …","Register <code>RTC_PAD19</code> reader","Field <code>RDE</code> reader - Pull-up enable of the pad. 1: internal …","Field <code>RDE</code> writer - Pull-up enable of the pad. 1: internal …","Touch pad 19 configuration register","Field <code>RUE</code> reader - Pull-down enable of the pad. 1: …","Field <code>RUE</code> writer - Pull-down enable of the pad. 1: …","Field <code>SLP_IE</code> reader - Input enable in sleep mode.","Field <code>SLP_IE</code> writer - Input enable in sleep mode.","Field <code>SLP_OE</code> reader - Output enable in sleep mode.","Field <code>SLP_OE</code> writer - Output enable in sleep mode.","Field <code>SLP_SEL</code> reader - 1: enable sleep mode. 0: no sleep …","Field <code>SLP_SEL</code> writer - 1: enable sleep mode. 0: no sleep …","Register <code>RTC_PAD19</code> writer","Writes raw bits to the register.","","","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Returns the argument unchanged.","Bit 13 - Input enable in normal execution.","Bit 13 - Input enable in normal execution.","Bits 17:18 - Function selection.","Bits 17:18 - Function selection.","Calls <code>U::from(self)</code>.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 15 - Input enable in sleep mode.","Bit 15 - Input enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode","Bit 16 - 1: enable sleep mode. 0: no sleep mode","","","","Field <code>DRV</code> reader - Select the drive strength of the pad. …","Field <code>DRV</code> writer - Select the drive strength of the pad. …","Field <code>FUN_IE</code> reader - Input enable in normal execution.","Field <code>FUN_IE</code> writer - Input enable in normal execution.","Field <code>FUN_SEL</code> reader - Function selection.","Field <code>FUN_SEL</code> writer - Function selection.","Field <code>MUX_SEL</code> reader - 1: use RTC GPIO. 0: use digital …","Field <code>MUX_SEL</code> writer - 1: use RTC GPIO. 0: use digital …","Register <code>RTC_PAD20</code> reader","Field <code>RDE</code> reader - Pull-up enable of the pad. 1: internal …","Field <code>RDE</code> writer - Pull-up enable of the pad. 1: internal …","Touch pad 20 configuration register","Field <code>RUE</code> reader - Pull-down enable of the pad. 1: …","Field <code>RUE</code> writer - Pull-down enable of the pad. 1: …","Field <code>SLP_IE</code> reader - Input enable in sleep mode.","Field <code>SLP_IE</code> writer - Input enable in sleep mode.","Field <code>SLP_OE</code> reader - Output enable in sleep mode.","Field <code>SLP_OE</code> writer - Output enable in sleep mode.","Field <code>SLP_SEL</code> reader - 1: enable sleep mode. 0: no sleep …","Field <code>SLP_SEL</code> writer - 1: enable sleep mode. 0: no sleep …","Register <code>RTC_PAD20</code> writer","Writes raw bits to the register.","","","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Returns the argument unchanged.","Bit 13 - Input enable in normal execution.","Bit 13 - Input enable in normal execution.","Bits 17:18 - Function selection.","Bits 17:18 - Function selection.","Calls <code>U::from(self)</code>.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 15 - Input enable in sleep mode.","Bit 15 - Input enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode.","","","","Field <code>DRV</code> reader - Select the drive strength of the pad. …","Field <code>DRV</code> writer - Select the drive strength of the pad. …","Field <code>FUN_IE</code> reader - Input enable in normal execution.","Field <code>FUN_IE</code> writer - Input enable in normal execution.","Field <code>FUN_SEL</code> reader - Function selection.","Field <code>FUN_SEL</code> writer - Function selection.","Field <code>MUX_SEL</code> reader - 1: use RTC GPIO. 0: use digital …","Field <code>MUX_SEL</code> writer - 1: use RTC GPIO. 0: use digital …","Register <code>RTC_PAD21</code> reader","Field <code>RDE</code> reader - Pull-up enable of the pad. 1: internal …","Field <code>RDE</code> writer - Pull-up enable of the pad. 1: internal …","Touch pad 21 configuration register","Field <code>RUE</code> reader - Pull-down enable of the pad. 1: …","Field <code>RUE</code> writer - Pull-down enable of the pad. 1: …","Field <code>SLP_IE</code> reader - Input enable in sleep mode.","Field <code>SLP_IE</code> writer - Input enable in sleep mode.","Field <code>SLP_OE</code> reader - Output enable in sleep mode.","Field <code>SLP_OE</code> writer - Output enable in sleep mode.","Field <code>SLP_SEL</code> reader - 1: enable sleep mode. 0: no sleep …","Field <code>SLP_SEL</code> writer - 1: enable sleep mode. 0: no sleep …","Register <code>RTC_PAD21</code> writer","Writes raw bits to the register.","","","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Returns the argument unchanged.","Bit 13 - Input enable in normal execution.","Bit 13 - Input enable in normal execution.","Bits 17:18 - Function selection.","Bits 17:18 - Function selection.","Calls <code>U::from(self)</code>.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 15 - Input enable in sleep mode.","Bit 15 - Input enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode.","","","","Register <code>SAR_I2C_IO</code> reader","Field <code>SAR_DEBUG_BIT_SEL</code> reader - ","Field <code>SAR_DEBUG_BIT_SEL</code> writer - ","RTC I2C pad selection","Field <code>SAR_I2C_SCL_SEL</code> reader - Selects a pad the RTC I2C …","Field <code>SAR_I2C_SCL_SEL</code> writer - Selects a pad the RTC I2C …","Field <code>SAR_I2C_SDA_SEL</code> reader - Selects a pad the RTC I2C …","Field <code>SAR_I2C_SDA_SEL</code> writer - Selects a pad the RTC I2C …","Register <code>SAR_I2C_IO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 23:27","Bits 23:27","Bits 28:29 - Selects a pad the RTC I2C SCL signal connects …","Bits 28:29 - Selects a pad the RTC I2C SCL signal connects …","Bits 30:31 - Selects a pad the RTC I2C SDA signal connects …","Bits 30:31 - Selects a pad the RTC I2C SDA signal connects …","","","","Field <code>DAC</code> reader - Touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - Touch sensor slope control. 3-bit for …","Field <code>DRV</code> reader - Select the drive strength of the pad. …","Field <code>DRV</code> writer - Select the drive strength of the pad. …","Field <code>FUN_IE</code> reader - Input enable in normal execution.","Field <code>FUN_IE</code> writer - Input enable in normal execution.","Field <code>FUN_SEL</code> reader - Function selection.","Field <code>FUN_SEL</code> writer - Function selection.","Field <code>MUX_SEL</code> reader - Connect the RTC pad input to …","Field <code>MUX_SEL</code> writer - Connect the RTC pad input to …","Register <code>TOUCH_PAD%s</code> reader","Field <code>RDE</code> reader - Pull-up enable of the pad. 1: internal …","Field <code>RDE</code> writer - Pull-up enable of the pad. 1: internal …","Field <code>RUE</code> reader - Pull-down enable of the pad. 1: …","Field <code>RUE</code> writer - Pull-down enable of the pad. 1: …","Field <code>SLP_IE</code> reader - Input enable in sleep mode.","Field <code>SLP_IE</code> writer - Input enable in sleep mode.","Field <code>SLP_OE</code> reader - Output enable in sleep mode.","Field <code>SLP_OE</code> writer - Output enable in sleep mode.","Field <code>SLP_SEL</code> reader - 0: no sleep mode. 1: enable sleep …","Field <code>SLP_SEL</code> writer - 0: no sleep mode. 1: enable sleep …","Field <code>START</code> reader - Start touch sensor.","Field <code>START</code> writer - Start touch sensor.","Field <code>TIE_OPT</code> reader - The tie option of touch sensor. 0: …","Field <code>TIE_OPT</code> writer - The tie option of touch sensor. 0: …","Touch pad %s configuration register","Register <code>TOUCH_PAD%s</code> writer","Field <code>XPD</code> reader - Touch sensor power on.","Field <code>XPD</code> writer - Touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - Touch sensor slope control. 3-bit for each …","Bits 23:25 - Touch sensor slope control. 3-bit for each …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Returns the argument unchanged.","Bit 13 - Input enable in normal execution.","Bit 13 - Input enable in normal execution.","Bits 17:18 - Function selection.","Bits 17:18 - Function selection.","Calls <code>U::from(self)</code>.","Bit 19 - Connect the RTC pad input to digital pad input. 0 …","Bit 19 - Connect the RTC pad input to digital pad input. 0 …","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 15 - Input enable in sleep mode.","Bit 15 - Input enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 16 - 0: no sleep mode. 1: enable sleep mode.","Bit 16 - 0: no sleep mode. 1: enable sleep mode.","Bit 22 - Start touch sensor.","Bit 22 - Start touch sensor.","Bit 21 - The tie option of touch sensor. 0: tie low. 1: …","Bit 21 - The tie option of touch sensor. 0: tie low. 1: …","","","","Bit 20 - Touch sensor power on.","Bit 20 - Touch sensor power on.","Register <code>XTAL_32N_PAD</code> reader","Register <code>XTAL_32N_PAD</code> writer","Field <code>X32N_DRV</code> reader - Select the drive strength of the …","Field <code>X32N_DRV</code> writer - Select the drive strength of the …","Field <code>X32N_FUN_IE</code> reader - Input enable in normal …","Field <code>X32N_FUN_IE</code> writer - Input enable in normal …","Field <code>X32N_FUN_SEL</code> reader - Function selection.","Field <code>X32N_FUN_SEL</code> writer - Function selection.","Field <code>X32N_MUX_SEL</code> reader - 1: use RTC GPIO. 0: use …","Field <code>X32N_MUX_SEL</code> writer - 1: use RTC GPIO. 0: use …","Field <code>X32N_RDE</code> reader - Pull-up enable of the pad. 1: …","Field <code>X32N_RDE</code> writer - Pull-up enable of the pad. 1: …","Field <code>X32N_RUE</code> reader - Pull-down enable of the pad. 1: …","Field <code>X32N_RUE</code> writer - Pull-down enable of the pad. 1: …","Field <code>X32N_SLP_IE</code> reader - Input enable in sleep mode.","Field <code>X32N_SLP_IE</code> writer - Input enable in sleep mode.","Field <code>X32N_SLP_OE</code> reader - Output enable in sleep mode.","Field <code>X32N_SLP_OE</code> writer - Output enable in sleep mode.","Field <code>X32N_SLP_SEL</code> reader - 1: enable sleep mode. 0: no …","Field <code>X32N_SLP_SEL</code> writer - 1: enable sleep mode. 0: no …","32KHz crystal N-pad configuration register","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bit 13 - Input enable in normal execution.","Bit 13 - Input enable in normal execution.","Bits 17:18 - Function selection.","Bits 17:18 - Function selection.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 15 - Input enable in sleep mode.","Bit 15 - Input enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 14 - Output enable in sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode.","Register <code>XTAL_32P_PAD</code> reader","Register <code>XTAL_32P_PAD</code> writer","Field <code>X32P_DRV</code> reader - Select the drive strength of the …","Field <code>X32P_DRV</code> writer - Select the drive strength of the …","Field <code>X32P_FUN_IE</code> reader - Input enable in normal …","Field <code>X32P_FUN_IE</code> writer - Input enable in normal …","Field <code>X32P_FUN_SEL</code> reader - Function selection.","Field <code>X32P_FUN_SEL</code> writer - Function selection.","Field <code>X32P_MUX_SEL</code> reader - 1: use RTC GPIO. 0: use …","Field <code>X32P_MUX_SEL</code> writer - 1: use RTC GPIO. 0: use …","Field <code>X32P_RDE</code> reader - Pull-up enable of the pad. 1: …","Field <code>X32P_RDE</code> writer - Pull-up enable of the pad. 1: …","Field <code>X32P_RUE</code> reader - Pull-down enable of the pad. 1: …","Field <code>X32P_RUE</code> writer - Pull-down enable of the pad. 1: …","Field <code>X32P_SLP_IE</code> reader - input enable in sleep mode.","Field <code>X32P_SLP_IE</code> writer - input enable in sleep mode.","Field <code>X32P_SLP_OE</code> reader - output enable in sleep mode.","Field <code>X32P_SLP_OE</code> writer - output enable in sleep mode.","Field <code>X32P_SLP_SEL</code> reader - 1: enable sleep mode. 0: no …","Field <code>X32P_SLP_SEL</code> writer - 1: enable sleep mode. 0: no …","32KHz crystal P-pad configuration register","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bits 29:30 - Select the drive strength of the pad. 0: ~5 …","Bit 13 - Input enable in normal execution.","Bit 13 - Input enable in normal execution.","Bits 17:18 - Function selection.","Bits 17:18 - Function selection.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 19 - 1: use RTC GPIO. 0: use digital GPIO.","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 28 - Pull-up enable of the pad. 1: internal pull-up …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 27 - Pull-down enable of the pad. 1: internal …","Bit 15 - input enable in sleep mode.","Bit 15 - input enable in sleep mode.","Bit 14 - output enable in sleep mode.","Bit 14 - output enable in sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode.","Bit 16 - 1: enable sleep mode. 0: no sleep mode.","Register <code>XTL_EXT_CTR</code> reader","Field <code>SEL</code> reader - Select the external crystal power down …","Field <code>SEL</code> writer - Select the external crystal power down …","Register <code>XTL_EXT_CTR</code> writer","Crystal power down enable GPIO source","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 27:31 - Select the external crystal power down enable …","Bits 27:31 - Select the external crystal power down enable …","","","","Register block","SARDATE (rw) register accessor: Version Control Register","SAR_AMP_CTRL1 (rw) register accessor: AMP control","SAR_AMP_CTRL2 (rw) register accessor: AMP control","SAR_AMP_CTRL3 (rw) register accessor: AMP control register","SAR_ATTEN1 (rw) register accessor: Configure SAR ADC1 …","SAR_ATTEN2 (rw) register accessor: Configure SAR ADC2 …","SAR_COCPU_DEBUG (r) register accessor: ULP-RISCV debug …","SAR_COCPU_INT_CLR (w) register accessor: Interrupt clear …","SAR_COCPU_INT_ENA (rw) register accessor: Interrupt enable …","SAR_COCPU_INT_RAW (r) register accessor: Interrupt raw bit …","SAR_COCPU_INT_ST (r) register accessor: Interrupt status …","SAR_COCPU_STATE (rw) register accessor: ULP-RISCV status","SAR_DAC_CTRL1 (rw) register accessor: DAC control","SAR_DAC_CTRL2 (rw) register accessor: DAC output control","SAR_HALL_CTRL (rw) register accessor: hall control","SAR_I2C_CTRL (rw) register accessor: Configure RTC I2C …","SAR_IO_MUX_CONF (rw) register accessor: Configure and …","SAR_MEAS1_CTRL1 (rw) register accessor: Configure RTC ADC1 …","SAR_MEAS1_CTRL2 (rw) register accessor: Control RTC ADC1 …","SAR_MEAS1_MUX (rw) register accessor: Select the …","SAR_MEAS2_CTRL1 (rw) register accessor: configure rtc …","SAR_MEAS2_CTRL2 (rw) register accessor: Control RTC ADC2 …","SAR_MEAS2_MUX (rw) register accessor: Select the …","SAR_NOUSE (rw) register accessor: sar nouse","SAR_POWER_XPD_SAR (rw) register accessor: configure …","SAR_READER1_CTRL (rw) register accessor: RTC ADC1 data and …","SAR_READER1_STATUS (r) register accessor: saradc1 status …","SAR_READER2_CTRL (rw) register accessor: RTC ADC2 data and …","SAR_READER2_STATUS (r) register accessor: saradc2 status …","SAR_SLAVE_ADDR1 (rw) register accessor: Configure slave …","SAR_SLAVE_ADDR2 (rw) register accessor: Configure slave …","SAR_SLAVE_ADDR3 (rw) register accessor: Configure slave …","SAR_SLAVE_ADDR4 (rw) register accessor: Configure slave …","SAR_TOUCH_CHN_ST (rw) register accessor: Touch channel …","SAR_TOUCH_CONF (rw) register accessor: Touch sensor …","SAR_TOUCH_STATUS0 (r) register accessor: Status of touch …","SAR_TOUCH_STATUS1 (r) register accessor: Touch pad 1 status","SAR_TOUCH_STATUS10 (r) register accessor: Touch pad 10 …","SAR_TOUCH_STATUS11 (r) register accessor: Touch pad 11 …","SAR_TOUCH_STATUS12 (r) register accessor: Touch pad 12 …","SAR_TOUCH_STATUS13 (r) register accessor: Touch pad 13 …","SAR_TOUCH_STATUS14 (r) register accessor: Touch pad 14 …","SAR_TOUCH_STATUS15 (r) register accessor: Touch sleep pad …","SAR_TOUCH_STATUS16 (r) register accessor: Touch approach …","SAR_TOUCH_STATUS2 (r) register accessor: Touch pad 2 status","SAR_TOUCH_STATUS3 (r) register accessor: Touch pad 3 status","SAR_TOUCH_STATUS4 (r) register accessor: Touch pad 4 status","SAR_TOUCH_STATUS5 (r) register accessor: Touch pad 5 status","SAR_TOUCH_STATUS6 (r) register accessor: Touch pad 6 status","SAR_TOUCH_STATUS7 (r) register accessor: Touch pad 7 status","SAR_TOUCH_STATUS8 (r) register accessor: Touch pad 8 status","SAR_TOUCH_STATUS9 (r) register accessor: Touch pad 9 status","SAR_TOUCH_THRES1 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES10 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES11 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES12 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES13 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES14 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES2 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES3 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES4 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES5 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES6 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES7 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES8 (rw) register accessor: Finger threshold …","SAR_TOUCH_THRES9 (rw) register accessor: Finger threshold …","SAR_TSENS_CTRL (rw) register accessor: Temperature sensor …","SAR_TSENS_CTRL2 (rw) register accessor: Temperature sensor …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","AMP control","0x18 - AMP control","AMP control","0x1c - AMP control","AMP control register","0x20 - AMP control register","Configure SAR ADC1 attenuation","0x14 - Configure SAR ADC1 attenuation","Configure SAR ADC2 attenuation","0x38 - Configure SAR ADC2 attenuation","ULP-RISCV debug register","0x138 - ULP-RISCV debug register","Interrupt clear bit of ULP-RISCV","0x134 - Interrupt clear bit of ULP-RISCV","Interrupt enable bit of ULP-RISCV","0x12c - Interrupt enable bit of ULP-RISCV","Interrupt raw bit of ULP-RISCV","0x128 - Interrupt raw bit of ULP-RISCV","Interrupt status bit of ULP-RISCV","0x130 - Interrupt status bit of ULP-RISCV","ULP-RISCV status","0x124 - ULP-RISCV status","DAC control","0x11c - DAC control","DAC output control","0x120 - DAC output control","hall control","0x13c - hall control","Configure RTC I2C transmission","0x58 - Configure RTC I2C transmission","Configure and reset IO MUX","0x144 - Configure and reset IO MUX","Configure RTC ADC1 controller","0x08 - Configure RTC ADC1 controller","Control RTC ADC1 conversion and status","0x0c - Control RTC ADC1 conversion and status","Select the controller for SAR ADC1","0x10 - Select the controller for SAR ADC1","configure rtc saradc2","0x2c - configure rtc saradc2","Control RTC ADC2 conversion and status","0x30 - Control RTC ADC2 conversion and status","Select the controller for SAR ADC2","0x34 - Select the controller for SAR ADC2","sar nouse","0x140 - sar nouse","configure saradc’s power by sw","0x3c - configure saradc’s power by sw","RTC ADC1 data and sampling control","0x00 - RTC ADC1 data and sampling control","saradc1 status for debug","0x04 - saradc1 status for debug","RTC ADC2 data and sampling control","0x24 - RTC ADC2 data and sampling control","saradc2 status for debug","0x28 - saradc2 status for debug","Configure slave addresses 0-1 of RTC I2C","0x40 - Configure slave addresses 0-1 of RTC I2C","Configure slave addresses 2-3 of RTC I2C","0x44 - Configure slave addresses 2-3 of RTC I2C","Configure slave addresses 4-5 of RTC I2C","0x48 - Configure slave addresses 4-5 of RTC I2C","Configure slave addresses 6-7 of RTC I2C","0x4c - Configure slave addresses 6-7 of RTC I2C","Touch channel status register","0xd4 - Touch channel status register","Touch sensor configuration register","0x5c - Touch sensor configuration register","Status of touch controller","0xd8 - Status of touch controller","Touch pad 1 status","0xdc - Touch pad 1 status","Touch pad 10 status","0x100 - Touch pad 10 status","Touch pad 11 status","0x104 - Touch pad 11 status","Touch pad 12 status","0x108 - Touch pad 12 status","Touch pad 13 status","0x10c - Touch pad 13 status","Touch pad 14 status","0x110 - Touch pad 14 status","Touch sleep pad status","0x114 - Touch sleep pad status","Touch approach count status","0x118 - Touch approach count status","Touch pad 2 status","0xe0 - Touch pad 2 status","Touch pad 3 status","0xe4 - Touch pad 3 status","Touch pad 4 status","0xe8 - Touch pad 4 status","Touch pad 5 status","0xec - Touch pad 5 status","Touch pad 6 status","0xf0 - Touch pad 6 status","Touch pad 7 status","0xf4 - Touch pad 7 status","Touch pad 8 status","0xf8 - Touch pad 8 status","Touch pad 9 status","0xfc - Touch pad 9 status","Finger threshold for touch pad 1","0x60 - Finger threshold for touch pad 1","Finger threshold for touch pad 10","0x84 - Finger threshold for touch pad 10","Finger threshold for touch pad 11","0x88 - Finger threshold for touch pad 11","Finger threshold for touch pad 12","0x8c - Finger threshold for touch pad 12","Finger threshold for touch pad 13","0x90 - Finger threshold for touch pad 13","Finger threshold for touch pad 14","0x94 - Finger threshold for touch pad 14","Finger threshold for touch pad 2","0x64 - Finger threshold for touch pad 2","Finger threshold for touch pad 3","0x68 - Finger threshold for touch pad 3","Finger threshold for touch pad 4","0x6c - Finger threshold for touch pad 4","Finger threshold for touch pad 5","0x70 - Finger threshold for touch pad 5","Finger threshold for touch pad 6","0x74 - Finger threshold for touch pad 6","Finger threshold for touch pad 7","0x78 - Finger threshold for touch pad 7","Finger threshold for touch pad 8","0x7c - Finger threshold for touch pad 8","Finger threshold for touch pad 9","0x80 - Finger threshold for touch pad 9","Temperature sensor data control","0x50 - Temperature sensor data control","Temperature sensor control","0x54 - Temperature sensor control","Version Control Register","0x148 - Version Control Register","","","","Register <code>SAR_AMP_CTRL1</code> reader","AMP control","Field <code>SAR_AMP_WAIT1</code> reader - ","Field <code>SAR_AMP_WAIT1</code> writer - ","Field <code>SAR_AMP_WAIT2</code> reader - ","Field <code>SAR_AMP_WAIT2</code> writer - ","Register <code>SAR_AMP_CTRL1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 0:15","Bits 16:31","Bits 16:31","","","","Field <code>AMP_RST_FB_FSM_IDLE</code> reader - ","Field <code>AMP_RST_FB_FSM_IDLE</code> writer - ","Field <code>AMP_SHORT_REF_FSM_IDLE</code> reader - ","Field <code>AMP_SHORT_REF_FSM_IDLE</code> writer - ","Field <code>AMP_SHORT_REF_GND_FSM_IDLE</code> reader - ","Field <code>AMP_SHORT_REF_GND_FSM_IDLE</code> writer - ","Register <code>SAR_AMP_CTRL2</code> reader","Field <code>SAR1_DAC_XPD_FSM_IDLE</code> reader - ","Field <code>SAR1_DAC_XPD_FSM_IDLE</code> writer - ","AMP control","Field <code>SAR_AMP_WAIT3</code> reader - ","Field <code>SAR_AMP_WAIT3</code> writer - ","Field <code>SAR_RSTB_FSM_IDLE</code> reader - ","Field <code>SAR_RSTB_FSM_IDLE</code> writer - ","Register <code>SAR_AMP_CTRL2</code> writer","Field <code>XPD_SAR_AMP_FSM_IDLE</code> reader - ","Field <code>XPD_SAR_AMP_FSM_IDLE</code> writer - ","Field <code>XPD_SAR_FSM_IDLE</code> reader - ","Field <code>XPD_SAR_FSM_IDLE</code> writer - ","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","Bits 16:31","Bits 16:31","Bit 6","Bit 6","","","","Bit 1","Bit 1","Bit 5","Bit 5","Field <code>AMP_RST_FB_FSM</code> reader - ","Field <code>AMP_RST_FB_FSM</code> writer - ","Field <code>AMP_SHORT_REF_FSM</code> reader - ","Field <code>AMP_SHORT_REF_FSM</code> writer - ","Field <code>AMP_SHORT_REF_GND_FSM</code> reader - ","Field <code>AMP_SHORT_REF_GND_FSM</code> writer - ","Register <code>SAR_AMP_CTRL3</code> reader","Field <code>SAR1_DAC_XPD_FSM</code> reader - Control of DAC. 4’b0010: …","Field <code>SAR1_DAC_XPD_FSM</code> writer - Control of DAC. 4’b0010: …","AMP control register","Field <code>SAR_RSTB_FSM</code> reader - ","Field <code>SAR_RSTB_FSM</code> writer - ","Register <code>SAR_AMP_CTRL3</code> writer","Field <code>XPD_SAR_AMP_FSM</code> reader - ","Field <code>XPD_SAR_AMP_FSM</code> writer - ","Field <code>XPD_SAR_FSM</code> reader - ","Field <code>XPD_SAR_FSM</code> writer - ","Bits 8:11","Bits 8:11","Bits 12:15","Bits 12:15","Bits 16:19","Bits 16:19","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Control of DAC. 4’b0010: disable DAC. …","Bits 0:3 - Control of DAC. 4’b0010: disable DAC. …","Bits 24:27","Bits 24:27","","","","Bits 4:7","Bits 4:7","Bits 20:23","Bits 20:23","Register <code>SAR_ATTEN1</code> reader","Field <code>SAR1_ATTEN</code> reader - 2-bit attenuation for each pad. …","Field <code>SAR1_ATTEN</code> writer - 2-bit attenuation for each pad. …","Configure SAR ADC1 attenuation","Register <code>SAR_ATTEN1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 2-bit attenuation for each pad. [1:0] is used …","Bits 0:31 - 2-bit attenuation for each pad. [1:0] is used …","","","","Register <code>SAR_ATTEN2</code> reader","Field <code>SAR2_ATTEN</code> reader - 2-bit attenuation for each pad. …","Field <code>SAR2_ATTEN</code> writer - 2-bit attenuation for each pad. …","Configure SAR ADC2 attenuation","Register <code>SAR_ATTEN2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 2-bit attenuation for each pad. [1:0] is used …","Bits 0:31 - 2-bit attenuation for each pad. [1:0] is used …","","","","Field <code>COCPU_MEM_ADDR</code> reader - ULP-RISCV memory address …","Field <code>COCPU_MEM_RDY</code> reader - ULP-RISCV memory ready input","Field <code>COCPU_MEM_VLD</code> reader - ULP-RISCV memory valid output","Field <code>COCPU_MEM_WEN</code> reader - ULP-RISCV memory write enable …","Field <code>COCPU_PC</code> reader - ULP-RISCV Program counter","Register <code>SAR_COCPU_DEBUG</code> reader","ULP-RISCV debug register","","","Bits 19:31 - ULP-RISCV memory address output","Bit 14 - ULP-RISCV memory ready input","Bit 13 - ULP-RISCV memory valid output","Bits 15:18 - ULP-RISCV memory write enable output","Bits 0:12 - ULP-RISCV Program counter","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COCPU_SARADC1_INT_CLR</code> writer - SARADC1_DONE_INT …","Field <code>COCPU_SARADC2_INT_CLR</code> writer - SARADC2_DONE_INT …","Field <code>COCPU_START_INT_CLR</code> writer - RISCV_START_INT …","Field <code>COCPU_SWD_INT_CLR</code> writer - SWD_INT interrupt clear …","Field <code>COCPU_SW_INT_CLR</code> writer - SW_INT interrupt clear bit","Field <code>COCPU_TOUCH_ACTIVE_INT_CLR</code> writer - TOUCH_ACTIVE_INT …","Field <code>COCPU_TOUCH_DONE_INT_CLR</code> writer - TOUCH_DONE_INT …","Field <code>COCPU_TOUCH_INACTIVE_INT_CLR</code> writer - …","Field <code>COCPU_TSENS_INT_CLR</code> writer - TSENS_DONE_INT …","Interrupt clear bit of ULP-RISCV","Register <code>SAR_COCPU_INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 3 - SARADC1_DONE_INT interrupt clear bit","Bit 4 - SARADC2_DONE_INT interrupt clear bit","Bit 6 - RISCV_START_INT interrupt clear bit","Bit 7 - SW_INT interrupt clear bit","Bit 8 - SWD_INT interrupt clear bit","Bit 2 - TOUCH_ACTIVE_INT interrupt clear bit","Bit 0 - TOUCH_DONE_INT interrupt clear bit","Bit 1 - TOUCH_INACTIVE_INT interrupt clear bit","Bit 5 - TSENS_DONE_INT interrupt clear bit","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COCPU_SARADC1_INT_ENA</code> reader - SARADC1_DONE_INT …","Field <code>COCPU_SARADC1_INT_ENA</code> writer - SARADC1_DONE_INT …","Field <code>COCPU_SARADC2_INT_ENA</code> reader - SARADC2_DONE_INT …","Field <code>COCPU_SARADC2_INT_ENA</code> writer - SARADC2_DONE_INT …","Field <code>COCPU_START_INT_ENA</code> reader - RISCV_START_INT …","Field <code>COCPU_START_INT_ENA</code> writer - RISCV_START_INT …","Field <code>COCPU_SWD_INT_ENA</code> reader - SWD_INT interrupt enable …","Field <code>COCPU_SWD_INT_ENA</code> writer - SWD_INT interrupt enable …","Field <code>COCPU_SW_INT_ENA</code> reader - SW_INT interrupt enable bit","Field <code>COCPU_SW_INT_ENA</code> writer - SW_INT interrupt enable bit","Field <code>COCPU_TOUCH_ACTIVE_INT_ENA</code> reader - TOUCH_ACTIVE_INT …","Field <code>COCPU_TOUCH_ACTIVE_INT_ENA</code> writer - TOUCH_ACTIVE_INT …","Field <code>COCPU_TOUCH_DONE_INT_ENA</code> reader - TOUCH_DONE_INT …","Field <code>COCPU_TOUCH_DONE_INT_ENA</code> writer - TOUCH_DONE_INT …","Field <code>COCPU_TOUCH_INACTIVE_INT_ENA</code> reader - …","Field <code>COCPU_TOUCH_INACTIVE_INT_ENA</code> writer - …","Field <code>COCPU_TSENS_INT_ENA</code> reader - TSENS_DONE_INT …","Field <code>COCPU_TSENS_INT_ENA</code> writer - TSENS_DONE_INT …","Register <code>SAR_COCPU_INT_ENA</code> reader","Interrupt enable bit of ULP-RISCV","Register <code>SAR_COCPU_INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 3 - SARADC1_DONE_INT interrupt enable bit","Bit 3 - SARADC1_DONE_INT interrupt enable bit","Bit 4 - SARADC2_DONE_INT interrupt enable bit","Bit 4 - SARADC2_DONE_INT interrupt enable bit","Bit 6 - RISCV_START_INT interrupt enable bit","Bit 6 - RISCV_START_INT interrupt enable bit","Bit 7 - SW_INT interrupt enable bit","Bit 7 - SW_INT interrupt enable bit","Bit 8 - SWD_INT interrupt enable bit","Bit 8 - SWD_INT interrupt enable bit","Bit 2 - TOUCH_ACTIVE_INT interrupt enable bit","Bit 2 - TOUCH_ACTIVE_INT interrupt enable bit","Bit 0 - TOUCH_DONE_INT interrupt enable bit","Bit 0 - TOUCH_DONE_INT interrupt enable bit","Bit 1 - TOUCH_INACTIVE_INT interrupt enable bit","Bit 1 - TOUCH_INACTIVE_INT interrupt enable bit","Bit 5 - TSENS_DONE_INT interrupt enable bit","Bit 5 - TSENS_DONE_INT interrupt enable bit","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COCPU_SARADC1_INT_RAW</code> reader - SARADC1_DONE_INT …","Field <code>COCPU_SARADC2_INT_RAW</code> reader - SARADC2_DONE_INT …","Field <code>COCPU_START_INT_RAW</code> reader - RISCV_START_INT …","Field <code>COCPU_SWD_INT_RAW</code> reader - SWD_INT interrupt raw bit","Field <code>COCPU_SW_INT_RAW</code> reader - SW_INT interrupt raw bit","Field <code>COCPU_TOUCH_ACTIVE_INT_RAW</code> reader - TOUCH_ACTIVE_INT …","Field <code>COCPU_TOUCH_DONE_INT_RAW</code> reader - TOUCH_DONE_INT …","Field <code>COCPU_TOUCH_INACTIVE_INT_RAW</code> reader - …","Field <code>COCPU_TSENS_INT_RAW</code> reader - TSENS_DONE_INT …","Register <code>SAR_COCPU_INT_RAW</code> reader","Interrupt raw bit of ULP-RISCV","","","Bit 3 - SARADC1_DONE_INT interrupt raw bit","Bit 4 - SARADC2_DONE_INT interrupt raw bit","Bit 6 - RISCV_START_INT interrupt raw bit","Bit 7 - SW_INT interrupt raw bit","Bit 8 - SWD_INT interrupt raw bit","Bit 2 - TOUCH_ACTIVE_INT interrupt raw bit","Bit 0 - TOUCH_DONE_INT interrupt raw bit","Bit 1 - TOUCH_INACTIVE_INT interrupt raw bit","Bit 5 - TSENS_DONE_INT interrupt raw bit","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COCPU_SARADC1_INT_ST</code> reader - SARADC1_DONE_INT …","Field <code>COCPU_SARADC2_INT_ST</code> reader - SARADC2_DONE_INT …","Field <code>COCPU_START_INT_ST</code> reader - RISCV_START_INT …","Field <code>COCPU_SWD_INT_ST</code> reader - SWD_INT interrupt status …","Field <code>COCPU_SW_INT_ST</code> reader - SW_INT interrupt status bit","Field <code>COCPU_TOUCH_ACTIVE_INT_ST</code> reader - TOUCH_ACTIVE_INT …","Field <code>COCPU_TOUCH_DONE_INT_ST</code> reader - TOUCH_DONE_INT …","Field <code>COCPU_TOUCH_INACTIVE_INT_ST</code> reader - …","Field <code>COCPU_TSENS_INT_ST</code> reader - TSENS_DONE_INT interrupt …","Register <code>SAR_COCPU_INT_ST</code> reader","Interrupt status bit of ULP-RISCV","","","Bit 3 - SARADC1_DONE_INT interrupt status bit","Bit 4 - SARADC2_DONE_INT interrupt status bit","Bit 6 - RISCV_START_INT interrupt status bit","Bit 7 - SW_INT interrupt status bit","Bit 8 - SWD_INT interrupt status bit","Bit 2 - TOUCH_ACTIVE_INT interrupt status bit","Bit 0 - TOUCH_DONE_INT interrupt status bit","Bit 1 - TOUCH_INACTIVE_INT interrupt status bit","Bit 5 - TSENS_DONE_INT interrupt status bit","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COCPU_CLK_EN</code> reader - Check ULP-RISCV whether clk on","Field <code>COCPU_DBG_TRIGGER</code> writer - Trigger ULP-RISCV debug …","Field <code>COCPU_EBREAK</code> reader - Check ULP-RISCV whether in …","Field <code>COCPU_EOI</code> reader - Check ULP-RISCV whether in …","Field <code>COCPU_RESET_N</code> reader - Check ULP-RISCV whether in …","Field <code>COCPU_TRAP</code> reader - Check ULP-RISCV whether in trap …","Register <code>SAR_COCPU_STATE</code> reader","ULP-RISCV status","Register <code>SAR_COCPU_STATE</code> writer","Writes raw bits to the register.","","","Bit 26 - Check ULP-RISCV whether clk on","Bit 25 - Trigger ULP-RISCV debug registers","Bit 30 - Check ULP-RISCV whether in ebreak","Bit 28 - Check ULP-RISCV whether in interrupt state","Bit 27 - Check ULP-RISCV whether in reset state","Bit 29 - Check ULP-RISCV whether in trap state","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DAC_CLKGATE_EN</code> reader - DAC clock gate enable bit.","Field <code>DAC_CLKGATE_EN</code> writer - DAC clock gate enable bit.","Field <code>DAC_CLK_FORCE_HIGH</code> reader - 1: force PDAC_CLK to high","Field <code>DAC_CLK_FORCE_HIGH</code> writer - 1: force PDAC_CLK to high","Field <code>DAC_CLK_FORCE_LOW</code> reader - 1: force PDAC_CLK to low","Field <code>DAC_CLK_FORCE_LOW</code> writer - 1: force PDAC_CLK to low","Field <code>DAC_CLK_INV</code> reader - 1: invert PDAC_CLK.","Field <code>DAC_CLK_INV</code> writer - 1: invert PDAC_CLK.","Field <code>DAC_DIG_FORCE</code> reader - 0: DAC1 and DAC2 do not use …","Field <code>DAC_DIG_FORCE</code> writer - 0: DAC1 and DAC2 do not use …","Field <code>DAC_RESET</code> reader - Reset DAC by software.","Field <code>DAC_RESET</code> writer - Reset DAC by software.","Field <code>DEBUG_BIT_SEL</code> reader - ","Field <code>DEBUG_BIT_SEL</code> writer - ","Register <code>SAR_DAC_CTRL1</code> reader","DAC control","Field <code>SW_FSTEP</code> reader - Frequency step for CW generator …","Field <code>SW_FSTEP</code> writer - Frequency step for CW generator …","Field <code>SW_TONE_EN</code> reader - 0: disable CW generator. 1: …","Field <code>SW_TONE_EN</code> writer - 0: disable CW generator. 1: …","Register <code>SAR_DAC_CTRL1</code> writer","Writes raw bits to the register.","","","Bit 24 - 1: force PDAC_CLK to high","Bit 24 - 1: force PDAC_CLK to high","Bit 23 - 1: force PDAC_CLK to low","Bit 23 - 1: force PDAC_CLK to low","Bit 25 - 1: invert PDAC_CLK.","Bit 25 - 1: invert PDAC_CLK.","Bit 27 - DAC clock gate enable bit.","Bit 27 - DAC clock gate enable bit.","Bit 22 - 0: DAC1 and DAC2 do not use DMA. 1: DAC1 and DAC2 …","Bit 22 - 0: DAC1 and DAC2 do not use DMA. 1: DAC1 and DAC2 …","Bit 26 - Reset DAC by software.","Bit 26 - Reset DAC by software.","Bits 17:21","Bits 17:21","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - Frequency step for CW generator can be used to …","Bits 0:15 - Frequency step for CW generator can be used to …","Bit 16 - 0: disable CW generator. 1: enable CW generator.","Bit 16 - 0: disable CW generator. 1: enable CW generator.","","","","Field <code>DAC_CW_EN1</code> reader - 1: select CW generator as source …","Field <code>DAC_CW_EN1</code> writer - 1: select CW generator as source …","Field <code>DAC_CW_EN2</code> reader - 1: select CW generator as source …","Field <code>DAC_CW_EN2</code> writer - 1: select CW generator as source …","Field <code>DAC_DC1</code> reader - DC offset for DAC1 CW generator.","Field <code>DAC_DC1</code> writer - DC offset for DAC1 CW generator.","Field <code>DAC_DC2</code> reader - DC offset for DAC2 CW generator.","Field <code>DAC_DC2</code> writer - DC offset for DAC2 CW generator.","Field <code>DAC_INV1</code> reader - Invert DAC1. 00: do not invert any …","Field <code>DAC_INV1</code> writer - Invert DAC1. 00: do not invert any …","Field <code>DAC_INV2</code> reader - Invert DAC2. 00: do not invert any …","Field <code>DAC_INV2</code> writer - Invert DAC2. 00: do not invert any …","Field <code>DAC_SCALE1</code> reader - DAC1 scaling. 00: no scale. 01: …","Field <code>DAC_SCALE1</code> writer - DAC1 scaling. 00: no scale. 01: …","Field <code>DAC_SCALE2</code> reader - DAC2 scaling. 00: no scale. 01: …","Field <code>DAC_SCALE2</code> writer - DAC2 scaling. 00: no scale. 01: …","Register <code>SAR_DAC_CTRL2</code> reader","DAC output control","Register <code>SAR_DAC_CTRL2</code> writer","Writes raw bits to the register.","","","Bit 24 - 1: select CW generator as source for PDAC1_DAC. …","Bit 24 - 1: select CW generator as source for PDAC1_DAC. …","Bit 25 - 1: select CW generator as source for PDAC2_DAC. …","Bit 25 - 1: select CW generator as source for PDAC2_DAC. …","Bits 0:7 - DC offset for DAC1 CW generator.","Bits 0:7 - DC offset for DAC1 CW generator.","Bits 8:15 - DC offset for DAC2 CW generator.","Bits 8:15 - DC offset for DAC2 CW generator.","Bits 20:21 - Invert DAC1. 00: do not invert any bits. 01: …","Bits 20:21 - Invert DAC1. 00: do not invert any bits. 01: …","Bits 22:23 - Invert DAC2. 00: do not invert any bits. 01: …","Bits 22:23 - Invert DAC2. 00: do not invert any bits. 01: …","Bits 16:17 - DAC1 scaling. 00: no scale. 01: scale to 1/2. …","Bits 16:17 - DAC1 scaling. 00: no scale. 01: scale to 1/2. …","Bits 18:19 - DAC2 scaling. 00: no scale. 01: scale to 1/2. …","Bits 18:19 - DAC2 scaling. 00: no scale. 01: scale to 1/2. …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>HALL_PHASE_FORCE</code> reader - 1: HALL PHASE is …","Field <code>HALL_PHASE_FORCE</code> writer - 1: HALL PHASE is …","Field <code>HALL_PHASE</code> reader - Reverse phase of hall sensor","Field <code>HALL_PHASE</code> writer - Reverse phase of hall sensor","Register <code>SAR_HALL_CTRL</code> reader","hall control","Register <code>SAR_HALL_CTRL</code> writer","Field <code>XPD_HALL_FORCE</code> reader - 1: XPD HALL is controlled by …","Field <code>XPD_HALL_FORCE</code> writer - 1: XPD HALL is controlled by …","Field <code>XPD_HALL</code> reader - Power on hall sensor and connect …","Field <code>XPD_HALL</code> writer - Power on hall sensor and connect …","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30 - Reverse phase of hall sensor","Bit 30 - Reverse phase of hall sensor","Bit 31 - 1: HALL PHASE is controlled by SW 0: HALL PHASE …","Bit 31 - 1: HALL PHASE is controlled by SW 0: HALL PHASE …","Calls <code>U::from(self)</code>.","","","","Bit 28 - Power on hall sensor and connect to VP and VN","Bit 28 - Power on hall sensor and connect to VP and VN","Bit 29 - 1: XPD HALL is controlled by SW. 0: XPD HALL is …","Bit 29 - 1: XPD HALL is controlled by SW. 0: XPD HALL is …","Register <code>SAR_I2C_CTRL</code> reader","Field <code>SAR_I2C_CTRL</code> reader - RTC I2C control data. Active …","Configure RTC I2C transmission","Field <code>SAR_I2C_CTRL</code> writer - RTC I2C control data. Active …","Field <code>SAR_I2C_START_FORCE</code> reader - 0: RTC I2C started by …","Field <code>SAR_I2C_START_FORCE</code> writer - 0: RTC I2C started by …","Field <code>SAR_I2C_START</code> reader - Start RTC I2C. Active only …","Field <code>SAR_I2C_START</code> writer - Start RTC I2C. Active only …","Register <code>SAR_I2C_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - RTC I2C control data. Active only when …","Bits 0:27 - RTC I2C control data. Active only when …","Bit 28 - Start RTC I2C. Active only when …","Bit 28 - Start RTC I2C. Active only when …","Bit 29 - 0: RTC I2C started by FSM. 1: RTC I2C started by …","Bit 29 - 0: RTC I2C started by FSM. 1: RTC I2C started by …","","","","Field <code>IOMUX_CLK_GATE_EN</code> reader - IO MUX clock gate enable …","Field <code>IOMUX_CLK_GATE_EN</code> writer - IO MUX clock gate enable …","Field <code>IOMUX_RESET</code> reader - Reset IO MUX by software","Field <code>IOMUX_RESET</code> writer - Reset IO MUX by software","Register <code>SAR_IO_MUX_CONF</code> reader","Configure and reset IO MUX","Register <code>SAR_IO_MUX_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - IO MUX clock gate enable bit","Bit 31 - IO MUX clock gate enable bit","Bit 30 - Reset IO MUX by software","Bit 30 - Reset IO MUX by software","","","","Field <code>AMP_RST_FB_FORCE</code> reader - ","Field <code>AMP_RST_FB_FORCE</code> writer - ","Field <code>AMP_SHORT_REF_FORCE</code> reader - ","Field <code>AMP_SHORT_REF_FORCE</code> writer - ","Field <code>AMP_SHORT_REF_GND_FORCE</code> reader - ","Field <code>AMP_SHORT_REF_GND_FORCE</code> writer - ","Field <code>FORCE_XPD_AMP</code> reader - ","Field <code>FORCE_XPD_AMP</code> writer - ","Register <code>SAR_MEAS1_CTRL1</code> reader","Field <code>RTC_SARADC_CLKGATE_EN</code> reader - Enable bit of SAR ADC …","Field <code>RTC_SARADC_CLKGATE_EN</code> writer - Enable bit of SAR ADC …","Field <code>RTC_SARADC_RESET</code> reader - SAR ADC software reset.","Field <code>RTC_SARADC_RESET</code> writer - SAR ADC software reset.","Configure RTC ADC1 controller","Register <code>SAR_MEAS1_CTRL1</code> writer","Bits 26:27","Bits 26:27","Bits 28:29","Bits 28:29","Bits 30:31","Bits 30:31","Writes raw bits to the register.","","","Bits 24:25","Bits 24:25","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - Enable bit of SAR ADC clock gate.","Bit 23 - Enable bit of SAR ADC clock gate.","Bit 22 - SAR ADC software reset.","Bit 22 - SAR ADC software reset.","","","","Field <code>MEAS1_DATA_SAR</code> reader - SAR ADC1 data","Field <code>MEAS1_DONE_SAR</code> reader - Indicate SAR ADC1 conversion …","Field <code>MEAS1_START_FORCE</code> reader - 1: SAR ADC1 controller …","Field <code>MEAS1_START_FORCE</code> writer - 1: SAR ADC1 controller …","Field <code>MEAS1_START_SAR</code> reader - SAR ADC1 controller (in …","Field <code>MEAS1_START_SAR</code> writer - SAR ADC1 controller (in …","Register <code>SAR_MEAS1_CTRL2</code> reader","Field <code>SAR1_EN_PAD_FORCE</code> reader - 1: SAR ADC1 pad enable …","Field <code>SAR1_EN_PAD_FORCE</code> writer - 1: SAR ADC1 pad enable …","Field <code>SAR1_EN_PAD</code> reader - SAR ADC1 pad enable bitmap, …","Field <code>SAR1_EN_PAD</code> writer - SAR ADC1 pad enable bitmap, …","Control RTC ADC1 conversion and status","Register <code>SAR_MEAS1_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - SAR ADC1 data","Bit 16 - Indicate SAR ADC1 conversion is done.","Bit 18 - 1: SAR ADC1 controller (in RTC) is started by …","Bit 18 - 1: SAR ADC1 controller (in RTC) is started by …","Bit 17 - SAR ADC1 controller (in RTC) starts conversion, …","Bit 17 - SAR ADC1 controller (in RTC) starts conversion, …","Bits 19:30 - SAR ADC1 pad enable bitmap, active only when …","Bits 19:30 - SAR ADC1 pad enable bitmap, active only when …","Bit 31 - 1: SAR ADC1 pad enable bitmap is controlled by …","Bit 31 - 1: SAR ADC1 pad enable bitmap is controlled by …","","","","Register <code>SAR_MEAS1_MUX</code> reader","Field <code>SAR1_DIG_FORCE</code> reader - 1: SAR ADC1 controlled by …","Field <code>SAR1_DIG_FORCE</code> writer - 1: SAR ADC1 controlled by …","Select the controller for SAR ADC1","Register <code>SAR_MEAS1_MUX</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - 1: SAR ADC1 controlled by DIG ADC1 CTRL","Bit 31 - 1: SAR ADC1 controlled by DIG ADC1 CTRL","","","","Register <code>SAR_MEAS2_CTRL1</code> reader","Field <code>SAR2_CNTL_STATE</code> reader - saradc2_cntl_fsm","Field <code>SAR2_EN_TEST</code> reader - SAR2_EN_TEST","Field <code>SAR2_EN_TEST</code> writer - SAR2_EN_TEST","Field <code>SAR2_PKDET_CAL_EN</code> reader - rtc control pkdet enable","Field <code>SAR2_PKDET_CAL_EN</code> writer - rtc control pkdet enable","Field <code>SAR2_PWDET_CAL_EN</code> reader - rtc control pwdet enable","Field <code>SAR2_PWDET_CAL_EN</code> writer - rtc control pwdet enable","Field <code>SAR2_RSTB_FORCE</code> reader - ","Field <code>SAR2_RSTB_FORCE</code> writer - ","Field <code>SAR2_RSTB_WAIT</code> reader - ","Field <code>SAR2_RSTB_WAIT</code> writer - ","Field <code>SAR2_STANDBY_WAIT</code> reader - ","Field <code>SAR2_STANDBY_WAIT</code> writer - ","Field <code>SAR2_XPD_WAIT</code> reader - ","Field <code>SAR2_XPD_WAIT</code> writer - ","configure rtc saradc2","Register <code>SAR_MEAS2_CTRL1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - saradc2_cntl_fsm","Bit 5 - SAR2_EN_TEST","Bit 5 - SAR2_EN_TEST","Bit 4 - rtc control pkdet enable","Bit 4 - rtc control pkdet enable","Bit 3 - rtc control pwdet enable","Bit 3 - rtc control pwdet enable","Bits 6:7","Bits 6:7","Bits 16:23","Bits 16:23","Bits 8:15","Bits 8:15","Bits 24:31","Bits 24:31","","","","Field <code>MEAS2_DATA_SAR</code> reader - SAR ADC2 data.","Field <code>MEAS2_DONE_SAR</code> reader - Indicate SAR ADC2 conversion …","Field <code>MEAS2_START_FORCE</code> reader - 1: SAR ADC2 controller …","Field <code>MEAS2_START_FORCE</code> writer - 1: SAR ADC2 controller …","Field <code>MEAS2_START_SAR</code> reader - SAR ADC2 controller (in …","Field <code>MEAS2_START_SAR</code> writer - SAR ADC2 controller (in …","Register <code>SAR_MEAS2_CTRL2</code> reader","Field <code>SAR2_EN_PAD_FORCE</code> reader - 1: SAR ADC2 pad enable …","Field <code>SAR2_EN_PAD_FORCE</code> writer - 1: SAR ADC2 pad enable …","Field <code>SAR2_EN_PAD</code> reader - SAR ADC2 pad enable bitmap, …","Field <code>SAR2_EN_PAD</code> writer - SAR ADC2 pad enable bitmap, …","Control RTC ADC2 conversion and status","Register <code>SAR_MEAS2_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - SAR ADC2 data.","Bit 16 - Indicate SAR ADC2 conversion is done.","Bit 18 - 1: SAR ADC2 controller (in RTC) is started by …","Bit 18 - 1: SAR ADC2 controller (in RTC) is started by …","Bit 17 - SAR ADC2 controller (in RTC) starts conversion, …","Bit 17 - SAR ADC2 controller (in RTC) starts conversion, …","Bits 19:30 - SAR ADC2 pad enable bitmap, active only …","Bits 19:30 - SAR ADC2 pad enable bitmap, active only …","Bit 31 - 1: SAR ADC2 pad enable bitmap is controlled by …","Bit 31 - 1: SAR ADC2 pad enable bitmap is controlled by …","","","","Register <code>SAR_MEAS2_MUX</code> reader","Field <code>SAR2_PWDET_CCT</code> reader - SAR2_PWDET_CCT, PA power …","Field <code>SAR2_PWDET_CCT</code> writer - SAR2_PWDET_CCT, PA power …","Field <code>SAR2_RTC_FORCE</code> reader - In sleep, force to use RTC …","Field <code>SAR2_RTC_FORCE</code> writer - In sleep, force to use RTC …","Select the controller for SAR ADC2","Register <code>SAR_MEAS2_MUX</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 28:30 - SAR2_PWDET_CCT, PA power detector capacitance …","Bits 28:30 - SAR2_PWDET_CCT, PA power detector capacitance …","Bit 31 - In sleep, force to use RTC to control ADC.","Bit 31 - In sleep, force to use RTC to control ADC.","","","","Register <code>SAR_NOUSE</code> reader","Field <code>SAR_NOUSE</code> reader - sar nouse","sar nouse","Field <code>SAR_NOUSE</code> writer - sar nouse","Register <code>SAR_NOUSE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - sar nouse","Bits 0:31 - sar nouse","","","","Field <code>FORCE_XPD_SAR</code> reader - ","Field <code>FORCE_XPD_SAR</code> writer - ","Register <code>SAR_POWER_XPD_SAR</code> reader","Field <code>SARCLK_EN</code> reader - ","Field <code>SARCLK_EN</code> writer - ","configure saradc’s power by sw","Register <code>SAR_POWER_XPD_SAR</code> writer","Writes raw bits to the register.","","","Bits 29:30","Bits 29:30","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31","Bit 31","","","","Register <code>SAR_READER1_CTRL</code> reader","Field <code>SAR1_CLK_DIV</code> reader - Clock divider.","Field <code>SAR1_CLK_DIV</code> writer - Clock divider.","Field <code>SAR1_CLK_GATED</code> reader - ","Field <code>SAR1_CLK_GATED</code> writer - ","Field <code>SAR1_DATA_INV</code> reader - Invert SAR ADC1 data.","Field <code>SAR1_DATA_INV</code> writer - Invert SAR ADC1 data.","Field <code>SAR1_INT_EN</code> reader - Enable SAR ADC1 to send out …","Field <code>SAR1_INT_EN</code> writer - Enable SAR ADC1 to send out …","Field <code>SAR1_SAMPLE_NUM</code> reader - ","Field <code>SAR1_SAMPLE_NUM</code> writer - ","RTC ADC1 data and sampling control","Register <code>SAR_READER1_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - Clock divider.","Bits 0:7 - Clock divider.","Bit 18","Bit 18","Bit 28 - Invert SAR ADC1 data.","Bit 28 - Invert SAR ADC1 data.","Bit 29 - Enable SAR ADC1 to send out interrupt.","Bit 29 - Enable SAR ADC1 to send out interrupt.","Bits 19:26","Bits 19:26","","","","Register <code>SAR_READER1_STATUS</code> reader","Field <code>SAR1_READER_STATUS</code> reader - ","saradc1 status for debug","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>SAR_READER2_CTRL</code> reader","Field <code>SAR2_CLK_DIV</code> reader - clock divider","Field <code>SAR2_CLK_DIV</code> writer - clock divider","Field <code>SAR2_CLK_GATED</code> reader - ","Field <code>SAR2_CLK_GATED</code> writer - ","Field <code>SAR2_DATA_INV</code> reader - Invert SAR ADC2 data","Field <code>SAR2_DATA_INV</code> writer - Invert SAR ADC2 data","Field <code>SAR2_INT_EN</code> reader - enable saradc2 to send out …","Field <code>SAR2_INT_EN</code> writer - enable saradc2 to send out …","Field <code>SAR2_SAMPLE_NUM</code> reader - ","Field <code>SAR2_SAMPLE_NUM</code> writer - ","Field <code>SAR2_WAIT_ARB_CYCLE</code> reader - wait arbit stable after …","Field <code>SAR2_WAIT_ARB_CYCLE</code> writer - wait arbit stable after …","RTC ADC2 data and sampling control","Register <code>SAR_READER2_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - clock divider","Bits 0:7 - clock divider","Bit 18","Bit 18","Bit 29 - Invert SAR ADC2 data","Bit 29 - Invert SAR ADC2 data","Bit 30 - enable saradc2 to send out interrupt","Bit 30 - enable saradc2 to send out interrupt","Bits 19:26","Bits 19:26","Bits 16:17 - wait arbit stable after sar_done","Bits 16:17 - wait arbit stable after sar_done","","","","Register <code>SAR_READER2_STATUS</code> reader","Field <code>SAR2_READER_STATUS</code> reader - ","saradc2 status for debug","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>I2C_SLAVE_ADDR0</code> reader - RTC I2C slave address 0","Field <code>I2C_SLAVE_ADDR0</code> writer - RTC I2C slave address 0","Field <code>I2C_SLAVE_ADDR1</code> reader - RTC I2C slave address 1","Field <code>I2C_SLAVE_ADDR1</code> writer - RTC I2C slave address 1","Field <code>MEAS_STATUS</code> reader - ","Register <code>SAR_SLAVE_ADDR1</code> reader","Configure slave addresses 0-1 of RTC I2C","Register <code>SAR_SLAVE_ADDR1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 11:21 - RTC I2C slave address 0","Bits 11:21 - RTC I2C slave address 0","Bits 0:10 - RTC I2C slave address 1","Bits 0:10 - RTC I2C slave address 1","Calls <code>U::from(self)</code>.","Bits 22:29","","","","Field <code>I2C_SLAVE_ADDR2</code> reader - RTC I2C slave address 2","Field <code>I2C_SLAVE_ADDR2</code> writer - RTC I2C slave address 2","Field <code>I2C_SLAVE_ADDR3</code> reader - RTC I2C slave address 3","Field <code>I2C_SLAVE_ADDR3</code> writer - RTC I2C slave address 3","Register <code>SAR_SLAVE_ADDR2</code> reader","Configure slave addresses 2-3 of RTC I2C","Register <code>SAR_SLAVE_ADDR2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 11:21 - RTC I2C slave address 2","Bits 11:21 - RTC I2C slave address 2","Bits 0:10 - RTC I2C slave address 3","Bits 0:10 - RTC I2C slave address 3","Calls <code>U::from(self)</code>.","","","","Field <code>I2C_SLAVE_ADDR4</code> reader - RTC I2C slave address 4","Field <code>I2C_SLAVE_ADDR4</code> writer - RTC I2C slave address 4","Field <code>I2C_SLAVE_ADDR5</code> reader - RTC I2C slave address 5","Field <code>I2C_SLAVE_ADDR5</code> writer - RTC I2C slave address 5","Register <code>SAR_SLAVE_ADDR3</code> reader","Configure slave addresses 4-5 of RTC I2C","Register <code>SAR_SLAVE_ADDR3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 11:21 - RTC I2C slave address 4","Bits 11:21 - RTC I2C slave address 4","Bits 0:10 - RTC I2C slave address 5","Bits 0:10 - RTC I2C slave address 5","Calls <code>U::from(self)</code>.","","","","Field <code>I2C_SLAVE_ADDR6</code> reader - RTC I2C slave address 6","Field <code>I2C_SLAVE_ADDR6</code> writer - RTC I2C slave address 6","Field <code>I2C_SLAVE_ADDR7</code> reader - RTC I2C slave address 7","Field <code>I2C_SLAVE_ADDR7</code> writer - RTC I2C slave address 7","Register <code>SAR_SLAVE_ADDR4</code> reader","Configure slave addresses 6-7 of RTC I2C","Register <code>SAR_SLAVE_ADDR4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 11:21 - RTC I2C slave address 6","Bits 11:21 - RTC I2C slave address 6","Bits 0:10 - RTC I2C slave address 7","Bits 0:10 - RTC I2C slave address 7","Calls <code>U::from(self)</code>.","","","","Register <code>SAR_TOUCH_CHN_ST</code> reader","Touch channel status register","Field <code>TOUCH_CHANNEL_CLR</code> writer - Clear touch channel","Field <code>TOUCH_MEAS_DONE</code> reader - Signal flag that indicates …","Field <code>TOUCH_PAD_ACTIVE</code> reader - Touch active status","Register <code>SAR_TOUCH_CHN_ST</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 15:29 - Clear touch channel","Bit 31 - Signal flag that indicates one touch pad is done.","Bits 0:14 - Touch active status","","","","Register <code>SAR_TOUCH_CONF</code> reader","Touch sensor configuration register","Field <code>TOUCH_APPROACH_PAD0</code> reader - Indicate which pad is …","Field <code>TOUCH_APPROACH_PAD0</code> writer - Indicate which pad is …","Field <code>TOUCH_APPROACH_PAD1</code> reader - Indicate which pad is …","Field <code>TOUCH_APPROACH_PAD1</code> writer - Indicate which pad is …","Field <code>TOUCH_APPROACH_PAD2</code> reader - Indicate which pad is …","Field <code>TOUCH_APPROACH_PAD2</code> writer - Indicate which pad is …","Field <code>TOUCH_DATA_SEL</code> reader - 0 and 1: touch_raw_data; 2: …","Field <code>TOUCH_DATA_SEL</code> writer - 0 and 1: touch_raw_data; 2: …","Field <code>TOUCH_DENOISE_END</code> reader - Touch denoise done.","Field <code>TOUCH_OUTEN</code> reader - Enable touch controller output.","Field <code>TOUCH_OUTEN</code> writer - Enable touch controller output.","Field <code>TOUCH_STATUS_CLR</code> writer - Clear all touch active …","Field <code>TOUCH_UNIT_END</code> reader - Indicate the completion of …","Register <code>SAR_TOUCH_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 28:31 - Indicate which pad is selected as proximity …","Bits 28:31 - Indicate which pad is selected as proximity …","Bits 24:27 - Indicate which pad is selected as proximity …","Bits 24:27 - Indicate which pad is selected as proximity …","Bits 20:23 - Indicate which pad is selected as proximity …","Bits 20:23 - Indicate which pad is selected as proximity …","Bits 16:17 - 0 and 1: touch_raw_data; 2: base_line; 3: …","Bits 16:17 - 0 and 1: touch_raw_data; 2: base_line; 3: …","Bit 18 - Touch denoise done.","Bits 0:14 - Enable touch controller output.","Bits 0:14 - Enable touch controller output.","Bit 15 - Clear all touch active status.","Bit 19 - Indicate the completion of sampling.","","","","Register <code>SAR_TOUCH_STATUS0</code> reader","Status of touch controller","Field <code>TOUCH_DENOISE_DATA</code> reader - Denoise measure value …","Field <code>TOUCH_SCAN_CURR</code> reader - Current pad in scan status","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Denoise measure value from touch sensor 0.","Bits 22:25 - Current pad in scan status","","","","Register <code>SAR_TOUCH_STATUS1</code> reader","Touch pad 1 status","Field <code>TOUCH_PAD1_DATA</code> reader - The data of touch pad 1, …","Field <code>TOUCH_PAD1_DEBOUNCE</code> reader - Touch pad 1 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 1, depending on the …","Bits 29:31 - Touch pad 1 debounce value.","","","","Register <code>SAR_TOUCH_STATUS10</code> reader","Touch pad 10 status","Field <code>TOUCH_PAD10_DATA</code> reader - The data of touch pad 10, …","Field <code>TOUCH_PAD10_DEBOUNCE</code> reader - Touch pad 10 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 10, depending on the …","Bits 29:31 - Touch pad 10 debounce value.","","","","Register <code>SAR_TOUCH_STATUS11</code> reader","Touch pad 11 status","Field <code>TOUCH_PAD11_DATA</code> reader - The data of touch pad 11, …","Field <code>TOUCH_PAD11_DEBOUNCE</code> reader - Touch pad 11 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 11, depending on the …","Bits 29:31 - Touch pad 11 debounce value.","","","","Register <code>SAR_TOUCH_STATUS12</code> reader","Touch pad 12 status","Field <code>TOUCH_PAD12_DATA</code> reader - The data of touch pad 12, …","Field <code>TOUCH_PAD12_DEBOUNCE</code> reader - Touch pad 12 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 12, depending on the …","Bits 29:31 - Touch pad 12 debounce value.","","","","Register <code>SAR_TOUCH_STATUS13</code> reader","Touch pad 13 status","Field <code>TOUCH_PAD13_DATA</code> reader - The data of touch pad 13, …","Field <code>TOUCH_PAD13_DEBOUNCE</code> reader - Touch pad 13 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 13, depending on the …","Bits 29:31 - Touch pad 13 debounce value.","","","","Register <code>SAR_TOUCH_STATUS14</code> reader","Touch pad 14 status","Field <code>TOUCH_PAD14_DATA</code> reader - The data of touch pad 14, …","Field <code>TOUCH_PAD14_DEBOUNCE</code> reader - Touch pad 14 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 14, depending on the …","Bits 29:31 - Touch pad 14 debounce value.","","","","Register <code>SAR_TOUCH_STATUS15</code> reader","Touch sleep pad status","Field <code>TOUCH_SLP_DATA</code> reader - The data of touch sleep pad, …","Field <code>TOUCH_SLP_DEBOUNCE</code> reader - Touch sleep pad debouce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch sleep pad, depending on the …","Bits 29:31 - Touch sleep pad debouce value.","","","","Register <code>SAR_TOUCH_STATUS16</code> reader","Touch approach count status","Field <code>TOUCH_APPROACH_PAD0_CNT</code> reader - Count status of …","Field <code>TOUCH_APPROACH_PAD1_CNT</code> reader - Count status of …","Field <code>TOUCH_APPROACH_PAD2_CNT</code> reader - Count status of …","Field <code>TOUCH_SLP_APPROACH_CNT</code> reader - Count status of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:23 - Count status of proximity pad 0.","Bits 8:15 - Count status of proximity pad 1.","Bits 0:7 - Count status of proximity pad 2.","Bits 24:31 - Count status of sleep pad in proximity mode.","","","","Register <code>SAR_TOUCH_STATUS2</code> reader","Touch pad 2 status","Field <code>TOUCH_PAD2_DATA</code> reader - The data of touch pad 2, …","Field <code>TOUCH_PAD2_DEBOUNCE</code> reader - Touch pad 2 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 2, depending on the …","Bits 29:31 - Touch pad 2 debounce value.","","","","Register <code>SAR_TOUCH_STATUS3</code> reader","Touch pad 3 status","Field <code>TOUCH_PAD3_DATA</code> reader - The data of touch pad 3, …","Field <code>TOUCH_PAD3_DEBOUNCE</code> reader - Touch pad 3 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 3, depending on the …","Bits 29:31 - Touch pad 3 debounce value.","","","","Register <code>SAR_TOUCH_STATUS4</code> reader","Touch pad 4 status","Field <code>TOUCH_PAD4_DATA</code> reader - The data of touch pad 4, …","Field <code>TOUCH_PAD4_DEBOUNCE</code> reader - Touch pad 4 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 4, depending on the …","Bits 29:31 - Touch pad 4 debounce value.","","","","Register <code>SAR_TOUCH_STATUS5</code> reader","Touch pad 5 status","Field <code>TOUCH_PAD5_DATA</code> reader - The data of touch pad 5, …","Field <code>TOUCH_PAD5_DEBOUNCE</code> reader - Touch pad 5 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 5, depending on the …","Bits 29:31 - Touch pad 5 debounce value.","","","","Register <code>SAR_TOUCH_STATUS6</code> reader","Touch pad 6 status","Field <code>TOUCH_PAD6_DATA</code> reader - The data of touch pad 6, …","Field <code>TOUCH_PAD6_DEBOUNCE</code> reader - Touch pad 6 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 6, depending on the …","Bits 29:31 - Touch pad 6 debounce value.","","","","Register <code>SAR_TOUCH_STATUS7</code> reader","Touch pad 7 status","Field <code>TOUCH_PAD7_DATA</code> reader - The data of touch pad 7, …","Field <code>TOUCH_PAD7_DEBOUNCE</code> reader - Touch pad 7 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 7, depending on the …","Bits 29:31 - Touch pad 7 debounce value.","","","","Register <code>SAR_TOUCH_STATUS8</code> reader","Touch pad 8 status","Field <code>TOUCH_PAD8_DATA</code> reader - The data of touch pad 8, …","Field <code>TOUCH_PAD8_DEBOUNCE</code> reader - Touch pad 8 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 8, depending on the …","Bits 29:31 - Touch pad 8 debounce value.","","","","Register <code>SAR_TOUCH_STATUS9</code> reader","Touch pad 9 status","Field <code>TOUCH_PAD9_DATA</code> reader - The data of touch pad 9, …","Field <code>TOUCH_PAD9_DEBOUNCE</code> reader - Touch pad 9 debounce …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - The data of touch pad 9, depending on the …","Bits 29:31 - Touch pad 9 debounce value.","","","","Register <code>SAR_TOUCH_THRES1</code> reader","Finger threshold for touch pad 1","Field <code>TOUCH_OUT_TH1</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH1</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 1","Bits 0:21 - Finger threshold for touch pad 1","","","","Register <code>SAR_TOUCH_THRES10</code> reader","Finger threshold for touch pad 10","Field <code>TOUCH_OUT_TH10</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH10</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES10</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 10","Bits 0:21 - Finger threshold for touch pad 10","","","","Register <code>SAR_TOUCH_THRES11</code> reader","Finger threshold for touch pad 11","Field <code>TOUCH_OUT_TH11</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH11</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES11</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 11","Bits 0:21 - Finger threshold for touch pad 11","","","","Register <code>SAR_TOUCH_THRES12</code> reader","Finger threshold for touch pad 12","Field <code>TOUCH_OUT_TH12</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH12</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES12</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 12","Bits 0:21 - Finger threshold for touch pad 12","","","","Register <code>SAR_TOUCH_THRES13</code> reader","Finger threshold for touch pad 13","Field <code>TOUCH_OUT_TH13</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH13</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES13</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 13","Bits 0:21 - Finger threshold for touch pad 13","","","","Register <code>SAR_TOUCH_THRES14</code> reader","Finger threshold for touch pad 14","Field <code>TOUCH_OUT_TH14</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH14</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES14</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 14","Bits 0:21 - Finger threshold for touch pad 14","","","","Register <code>SAR_TOUCH_THRES2</code> reader","Finger threshold for touch pad 2","Field <code>TOUCH_OUT_TH2</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH2</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 2","Bits 0:21 - Finger threshold for touch pad 2","","","","Register <code>SAR_TOUCH_THRES3</code> reader","Finger threshold for touch pad 3","Field <code>TOUCH_OUT_TH3</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH3</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 3","Bits 0:21 - Finger threshold for touch pad 3","","","","Register <code>SAR_TOUCH_THRES4</code> reader","Finger threshold for touch pad 4","Field <code>TOUCH_OUT_TH4</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH4</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 4","Bits 0:21 - Finger threshold for touch pad 4","","","","Register <code>SAR_TOUCH_THRES5</code> reader","Finger threshold for touch pad 5","Field <code>TOUCH_OUT_TH5</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH5</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 5","Bits 0:21 - Finger threshold for touch pad 5","","","","Register <code>SAR_TOUCH_THRES6</code> reader","Finger threshold for touch pad 6","Field <code>TOUCH_OUT_TH6</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH6</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 6","Bits 0:21 - Finger threshold for touch pad 6","","","","Register <code>SAR_TOUCH_THRES7</code> reader","Finger threshold for touch pad 7","Field <code>TOUCH_OUT_TH7</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH7</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 7","Bits 0:21 - Finger threshold for touch pad 7","","","","Register <code>SAR_TOUCH_THRES8</code> reader","Finger threshold for touch pad 8","Field <code>TOUCH_OUT_TH8</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH8</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES8</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 8","Bits 0:21 - Finger threshold for touch pad 8","","","","Register <code>SAR_TOUCH_THRES9</code> reader","Finger threshold for touch pad 9","Field <code>TOUCH_OUT_TH9</code> reader - Finger threshold for touch …","Field <code>TOUCH_OUT_TH9</code> writer - Finger threshold for touch …","Register <code>SAR_TOUCH_THRES9</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - Finger threshold for touch pad 9","Bits 0:21 - Finger threshold for touch pad 9","","","","Register <code>SAR_TSENS_CTRL</code> reader","Temperature sensor data control","Field <code>TSENS_CLK_DIV</code> reader - Temperature sensor clock …","Field <code>TSENS_CLK_DIV</code> writer - Temperature sensor clock …","Field <code>TSENS_DUMP_OUT</code> reader - Temperature sensor dump out …","Field <code>TSENS_DUMP_OUT</code> writer - Temperature sensor dump out …","Field <code>TSENS_INT_EN</code> reader - Enable temperature sensor to …","Field <code>TSENS_INT_EN</code> writer - Enable temperature sensor to …","Field <code>TSENS_IN_INV</code> reader - Invert temperature sensor data.","Field <code>TSENS_IN_INV</code> writer - Invert temperature sensor data.","Field <code>TSENS_OUT</code> reader - Temperature sensor data out.","Field <code>TSENS_POWER_UP_FORCE</code> reader - 1: dump out and power …","Field <code>TSENS_POWER_UP_FORCE</code> writer - 1: dump out and power …","Field <code>TSENS_POWER_UP</code> reader - Temperature sensor power up.","Field <code>TSENS_POWER_UP</code> writer - Temperature sensor power up.","Field <code>TSENS_READY</code> reader - Indicate temperature sensor out …","Register <code>SAR_TSENS_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 14:21 - Temperature sensor clock divider.","Bits 14:21 - Temperature sensor clock divider.","Bit 24 - Temperature sensor dump out only active when …","Bit 24 - Temperature sensor dump out only active when …","Bit 13 - Invert temperature sensor data.","Bit 13 - Invert temperature sensor data.","Bit 12 - Enable temperature sensor to send out interrupt.","Bit 12 - Enable temperature sensor to send out interrupt.","Bits 0:7 - Temperature sensor data out.","Bit 22 - Temperature sensor power up.","Bit 22 - Temperature sensor power up.","Bit 23 - 1: dump out and power up controlled by software. …","Bit 23 - 1: dump out and power up controlled by software. …","Bit 8 - Indicate temperature sensor out ready.","","Register <code>SAR_TSENS_CTRL2</code> reader","Temperature sensor control","Field <code>TSENS_CLKGATE_EN</code> reader - Enable temperature sensor …","Field <code>TSENS_CLKGATE_EN</code> writer - Enable temperature sensor …","Field <code>TSENS_CLK_INV</code> reader - ","Field <code>TSENS_CLK_INV</code> writer - ","Field <code>TSENS_RESET</code> reader - Reset temperature sensor.","Field <code>TSENS_RESET</code> writer - Reset temperature sensor.","Field <code>TSENS_XPD_FORCE</code> reader - ","Field <code>TSENS_XPD_FORCE</code> writer - ","Field <code>TSENS_XPD_WAIT</code> reader - ","Field <code>TSENS_XPD_WAIT</code> writer - ","Register <code>SAR_TSENS_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 14","Bit 14","Bit 15 - Enable temperature sensor clock.","Bit 15 - Enable temperature sensor clock.","Bit 16 - Reset temperature sensor.","Bit 16 - Reset temperature sensor.","Bits 12:13","Bits 12:13","Bits 0:11","Bits 0:11","","Register <code>SARDATE</code> reader","Version Control Register","Field <code>SAR_DATE</code> reader - Version Control Register","Field <code>SAR_DATE</code> writer - Version Control Register","Register <code>SARDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Version Control Register","Bits 0:27 - Version Control Register","","","","BUSY (r) register accessor: Indicates if SHA Accelerator …","CONTINUE (w) register accessor: Continues SHA operation …","DATE (rw) register accessor: Version control register","DMA_BLOCK_NUM (rw) register accessor: Block number …","DMA_CONTINUE (w) register accessor: Continues SHA …","DMA_START (w) register accessor: Starts the SHA …","H_MEM (rw) register accessor: Hash value","INT_CLEAR (w) register accessor: DMA-SHA interrupt clear …","INT_ENA (rw) register accessor: DMA-SHA interrupt enable …","MODE (rw) register accessor: Defines the algorithm of SHA …","M_MEM (rw) register accessor: Message","Register block","START (w) register accessor: Starts the SHA accelerator …","T_LENGTH (rw) register accessor: String length register …","T_STRING (rw) register accessor: String content register …","","","Indicates if SHA Accelerator is busy or not","0x18 - Indicates if SHA Accelerator is busy or not","Continues SHA operation (only effective in Typical SHA …","0x14 - Continues SHA operation (only effective in Typical …","Version control register","0x2c - Version control register","Block number register (only effective for DMA-SHA)","0x0c - Block number register (only effective for DMA-SHA)","Continues SHA operation (only effective in DMA-SHA mode)","0x20 - Continues SHA operation (only effective in DMA-SHA …","Starts the SHA accelerator for DMA-SHA operation","0x1c - Starts the SHA accelerator for DMA-SHA operation","Returns the argument unchanged.","Hash value","0x40..0x80 - Hash value","Iterator for array of: 0x40..0x80 - Hash value","DMA-SHA interrupt clear register","0x24 - DMA-SHA interrupt clear register","DMA-SHA interrupt enable register","0x28 - DMA-SHA interrupt enable register","Calls <code>U::from(self)</code>.","Message","0x80..0x100 - Message","Iterator for array of: 0x80..0x100 - Message","Defines the algorithm of SHA accelerator","0x00 - Defines the algorithm of SHA accelerator","Starts the SHA accelerator for Typical SHA operation","0x10 - Starts the SHA accelerator for Typical SHA operation","String length register for calculating initial Hash Value …","0x08 - String length register for calculating initial Hash …","String content register for calculating initial Hash Value …","0x04 - String content register for calculating initial …","","","","Indicates if SHA Accelerator is busy or not","Register <code>BUSY</code> reader","Field <code>STATE</code> reader - Indicates the states of SHA …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Indicates the states of SHA accelerator. 1’h0: …","","","","Field <code>CONTINUE_OP</code> writer - Write 1 to continue Typical SHA …","Continues SHA operation (only effective in Typical SHA …","Register <code>CONTINUE</code> writer","Writes raw bits to the register.","","","Bit 0 - Write 1 to continue Typical SHA calculation.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - Version control register.","Version control register","Field <code>DATE</code> writer - Version control register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Version control register.","Bits 0:29 - Version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_BLOCK_NUM</code> reader - Defines the DMA-SHA block …","Block number register (only effective for DMA-SHA)","Field <code>DMA_BLOCK_NUM</code> writer - Defines the DMA-SHA block …","Register <code>DMA_BLOCK_NUM</code> reader","Register <code>DMA_BLOCK_NUM</code> writer","Writes raw bits to the register.","","","Bits 0:5 - Defines the DMA-SHA block number.","Bits 0:5 - Defines the DMA-SHA block number.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Continues SHA operation (only effective in DMA-SHA mode)","Field <code>DMA_CONTINUE</code> writer - Write 1 to continue DMA-SHA …","Register <code>DMA_CONTINUE</code> writer","Writes raw bits to the register.","","","Bit 0 - Write 1 to continue DMA-SHA calculation.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Starts the SHA accelerator for DMA-SHA operation","Field <code>DMA_START</code> writer - Write 1 to start DMA-SHA …","Register <code>DMA_START</code> writer","Writes raw bits to the register.","","","Bit 0 - Write 1 to start DMA-SHA calculation.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Hash value","Field <code>H</code> reader - Stores the %sth 32-bit piece of the Hash …","Field <code>H</code> writer - Stores the %sth 32-bit piece of the Hash …","Register <code>H_MEM%s</code> reader","Register <code>H_MEM%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - Stores the %sth 32-bit piece of the Hash value.","Bits 0:31 - Stores the %sth 32-bit piece of the Hash value.","Calls <code>U::from(self)</code>.","","","","Field <code>CLEAR_INTERRUPT</code> writer - Clears DMA-SHA interrupt.","DMA-SHA interrupt clear register","Register <code>INT_CLEAR</code> writer","Writes raw bits to the register.","","","Bit 0 - Clears DMA-SHA interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INTERRUPT_ENA</code> reader - Enables DMA-SHA interrupt.","Field <code>INTERRUPT_ENA</code> writer - Enables DMA-SHA interrupt.","DMA-SHA interrupt enable register","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Enables DMA-SHA interrupt.","Bit 0 - Enables DMA-SHA interrupt.","Calls <code>U::from(self)</code>.","","","","Message","Field <code>M</code> reader - Stores the %sth 32-bit piece of the …","Field <code>M</code> writer - Stores the %sth 32-bit piece of the …","Register <code>M_MEM%s</code> reader","Register <code>M_MEM%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the %sth 32-bit piece of the message.","Bits 0:31 - Stores the %sth 32-bit piece of the message.","","","","Field <code>MODE</code> reader - Defines the SHA algorithm.","Defines the algorithm of SHA accelerator","Field <code>MODE</code> writer - Defines the SHA algorithm.","Register <code>MODE</code> reader","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Defines the SHA algorithm.","Bits 0:2 - Defines the SHA algorithm.","","","","Starts the SHA accelerator for Typical SHA operation","Field <code>START</code> writer - Write 1 to start Typical SHA …","Register <code>START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to start Typical SHA calculation.","","","","Register <code>T_LENGTH</code> reader","Field <code>T_LENGTH</code> reader - Defines t_length for calculating …","String length register for calculating initial Hash Value …","Field <code>T_LENGTH</code> writer - Defines t_length for calculating …","Register <code>T_LENGTH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5 - Defines t_length for calculating the initial …","Bits 0:5 - Defines t_length for calculating the initial …","","","","Register <code>T_STRING</code> reader","Field <code>T_STRING</code> reader - Defines t_string for calculating …","String content register for calculating initial Hash Value …","Field <code>T_STRING</code> writer - Defines t_string for calculating …","Register <code>T_STRING</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Defines t_string for calculating the initial …","Bits 0:31 - Defines t_string for calculating the initial …","","","","ADDR (rw) register accessor: Address value","CLOCK (rw) register accessor: SPI clock control register","CMD (rw) register accessor: Command control register","CTRL (rw) register accessor: SPI control register","CTRL1 (rw) register accessor: SPI control register 1","CTRL2 (rw) register accessor: SPI control register 2","DIN_MODE (rw) register accessor: SPI input delay mode …","DIN_NUM (rw) register accessor: SPI input delay number …","DMA_CONF (rw) register accessor: SPI DMA control register","DMA_INSTATUS (r) register accessor: SPI DMA RX status","DMA_INT_CLR (rw) register accessor: SPI DMA interrupt …","DMA_INT_ENA (rw) register accessor: SPI DMA interrupt …","DMA_INT_RAW (rw) register accessor: SPI DMA interrupt raw …","DMA_INT_ST (rw) register accessor: SPI DMA interrupt …","DMA_IN_LINK (rw) register accessor: SPI DMA RX link …","DMA_OUTSTATUS (r) register accessor: SPI DMA TX status","DMA_OUT_LINK (rw) register accessor: SPI DMA TX link …","DOUT_MODE (rw) register accessor: SPI output delay mode …","DOUT_NUM (rw) register accessor: SPI output delay number …","FSM (rw) register accessor: SPI master status and DMA read …","HOLD (rw) register accessor: SPI hold register","INLINK_DSCR (r) register accessor: Current SPI DMA RX …","INLINK_DSCR_BF0 (r) register accessor: Next SPI DMA RX …","INLINK_DSCR_BF1 (r) register accessor: Current SPI DMA RX …","IN_ERR_EOF_DES_ADDR (r) register accessor: The latest SPI …","IN_SUC_EOF_DES_ADDR (r) register accessor: The latest SPI …","LCD_CTRL (rw) register accessor: LCD frame control register","LCD_CTRL1 (rw) register accessor: LCD frame control1 …","LCD_CTRL2 (rw) register accessor: LCD frame control2 …","LCD_D_MODE (rw) register accessor: LCD delay number","LCD_D_NUM (rw) register accessor: LCD delay mode","MISC (rw) register accessor: SPI misc register","MISO_DLEN (rw) register accessor: MISO length","MOSI_DLEN (rw) register accessor: MOSI length","OUTLINK_DSCR (r) register accessor: Current SPI DMA TX …","OUTLINK_DSCR_BF0 (r) register accessor: Next SPI DMA TX …","OUTLINK_DSCR_BF1 (r) register accessor: Current SPI DMA TX …","OUT_EOF_BFR_DES_ADDR (r) register accessor: The latest SPI …","OUT_EOF_DES_ADDR (r) register accessor: The latest SPI DMA …","REG_DATE (rw) register accessor: SPI version control","Register block","SLAVE (rw) register accessor: SPI slave control register","SLAVE1 (rw) register accessor: SPI slave control register 1","SLV_RDBUF_DLEN (rw) register accessor: SPI magic error and …","SLV_RD_BYTE (rw) register accessor: SPI interrupt control …","SLV_WRBUF_DLEN (rw) register accessor: SPI slave Wr_BUF …","USER (rw) register accessor: SPI USER control register","USER1 (rw) register accessor: SPI USER control register 1","USER2 (rw) register accessor: SPI USER control register 2","W0 (rw) register accessor: Data buffer 0","W1 (rw) register accessor: Data buffer 1","W10 (rw) register accessor: Data buffer 10","W11 (rw) register accessor: Data buffer 11","W12 (rw) register accessor: Data buffer 12","W13 (rw) register accessor: Data buffer 13","W14 (rw) register accessor: Data buffer 14","W15 (rw) register accessor: Data buffer 15","W16 (rw) register accessor: Data buffer 16","W17 (rw) register accessor: Data buffer 17","W2 (rw) register accessor: Data buffer 2","W3 (rw) register accessor: Data buffer 3","W4 (rw) register accessor: Data buffer 4","W5 (rw) register accessor: Data buffer 5","W6 (rw) register accessor: Data buffer 6","W7 (rw) register accessor: Data buffer 7","W8 (rw) register accessor: Data buffer 8","W9 (rw) register accessor: Data buffer 9","Address value","0x04 - Address value","","","SPI clock control register","0x14 - SPI clock control register","Command control register","0x00 - Command control register","SPI control register","0x08 - SPI control register","SPI control register 1","0x0c - SPI control register 1","SPI control register 2","0x10 - SPI control register 2","SPI input delay mode configuration","0xe0 - SPI input delay mode configuration","SPI input delay number configuration","0xe4 - SPI input delay number configuration","SPI DMA control register","0x4c - SPI DMA control register","SPI DMA RX link configuration","0x54 - SPI DMA RX link configuration","SPI DMA RX status","0x94 - SPI DMA RX status","SPI DMA interrupt clear register","0x64 - SPI DMA interrupt clear register","SPI DMA interrupt enable register","0x58 - SPI DMA interrupt enable register","SPI DMA interrupt raw register","0x5c - SPI DMA interrupt raw register","SPI DMA interrupt status register","0x60 - SPI DMA interrupt status register","SPI DMA TX link configuration","0x50 - SPI DMA TX link configuration","SPI DMA TX status","0x90 - SPI DMA TX status","SPI output delay mode configuration","0xe8 - SPI output delay mode configuration","SPI output delay number configuration","0xec - SPI output delay number configuration","Returns the argument unchanged.","SPI master status and DMA read byte control register","0x44 - SPI master status and DMA read byte control register","SPI hold register","0x48 - SPI hold register","The latest SPI DMA RX descriptor address receiving error","0x68 - The latest SPI DMA RX descriptor address receiving …","The latest SPI DMA eof RX descriptor address","0x6c - The latest SPI DMA eof RX descriptor address","Current SPI DMA RX descriptor pointer","0x70 - Current SPI DMA RX descriptor pointer","Next SPI DMA RX descriptor pointer","0x74 - Next SPI DMA RX descriptor pointer","Current SPI DMA RX buffer pointer","0x78 - Current SPI DMA RX buffer pointer","Calls <code>U::from(self)</code>.","LCD frame control register","0xf0 - LCD frame control register","LCD frame control1 register","0xf4 - LCD frame control1 register","LCD frame control2 register","0xf8 - LCD frame control2 register","LCD delay number","0xfc - LCD delay number","LCD delay mode","0x100 - LCD delay mode","SPI misc register","0x2c - SPI misc register","MISO length","0x28 - MISO length","MOSI length","0x24 - MOSI length","The latest SPI DMA eof TX buffer address","0x7c - The latest SPI DMA eof TX buffer address","The latest SPI DMA eof TX descriptor address","0x80 - The latest SPI DMA eof TX descriptor address","Current SPI DMA TX descriptor pointer","0x84 - Current SPI DMA TX descriptor pointer","Next SPI DMA TX descriptor pointer","0x88 - Next SPI DMA TX descriptor pointer","Current SPI DMA TX buffer pointer","0x8c - Current SPI DMA TX buffer pointer","SPI version control","0x3fc - SPI version control","SPI slave control register","0x30 - SPI slave control register","SPI slave control register 1","0x34 - SPI slave control register 1","SPI interrupt control register","0x40 - SPI interrupt control register","SPI magic error and slave control register","0x3c - SPI magic error and slave control register","SPI slave Wr_BUF interrupt and CONF control register","0x38 - SPI slave Wr_BUF interrupt and CONF control register","","","","SPI USER control register","0x18 - SPI USER control register","SPI USER control register 1","0x1c - SPI USER control register 1","SPI USER control register 2","0x20 - SPI USER control register 2","Data buffer 0","0x98 - Data buffer 0","Data buffer 1","0x9c - Data buffer 1","Data buffer 10","0xc0 - Data buffer 10","Data buffer 11","0xc4 - Data buffer 11","Data buffer 12","0xc8 - Data buffer 12","Data buffer 13","0xcc - Data buffer 13","Data buffer 14","0xd0 - Data buffer 14","Data buffer 15","0xd4 - Data buffer 15","Data buffer 16","0xd8 - Data buffer 16","Data buffer 17","0xdc - Data buffer 17","Data buffer 2","0xa0 - Data buffer 2","Data buffer 3","0xa4 - Data buffer 3","Data buffer 4","0xa8 - Data buffer 4","Data buffer 5","0xac - Data buffer 5","Data buffer 6","0xb0 - Data buffer 6","Data buffer 7","0xb4 - Data buffer 7","Data buffer 8","0xb8 - Data buffer 8","Data buffer 9","0xbc - Data buffer 9","Address value","Register <code>ADDR</code> reader","Field <code>USR_ADDR_VALUE</code> reader - 31:8]:address to slave, [7:0…","Field <code>USR_ADDR_VALUE</code> writer - 31:8]:address to slave, [7:0…","Register <code>ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - 31:8]:address to slave, [7:0]:Reserved. Can be …","Bits 0:31 - 31:8]:address to slave, [7:0]:Reserved. Can be …","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLKDIV_PRE</code> reader - In the master mode it is …","Field <code>CLKDIV_PRE</code> writer - In the master mode it is …","Field <code>CLK_EQU_SYSCLK</code> reader - In the master mode 1: …","Field <code>CLK_EQU_SYSCLK</code> writer - In the master mode 1: …","SPI clock control register","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - In the master mode 1: spi_clk is eqaul to system …","Bit 31 - In the master mode 1: spi_clk is eqaul to system …","Bits 6:11 - In the master mode it must be …","Bits 6:11 - In the master mode it must be …","Bits 0:5 - In the master mode it must be equal to …","Bits 0:5 - In the master mode it must be equal to …","Bits 12:17 - In the master mode it is the divider of …","Bits 12:17 - In the master mode it is the divider of …","Bits 18:30 - In the master mode it is pre-divider of …","Bits 18:30 - In the master mode it is pre-divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Command control register","Field <code>CONF_BITLEN</code> reader - Define the spi_clk cycles of …","Field <code>CONF_BITLEN</code> writer - Define the spi_clk cycles of …","Register <code>CMD</code> reader","Field <code>USR</code> reader - User define command enable. An …","Field <code>USR</code> writer - User define command enable. An …","Register <code>CMD</code> writer","Writes raw bits to the register.","","","Bits 0:22 - Define the spi_clk cycles of SPI_CONF state. …","Bits 0:22 - Define the spi_clk cycles of SPI_CONF state. …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 24 - User define command enable. An operation will be …","Bit 24 - User define command enable. An operation will be …","SPI control register","Field <code>DUMMY_OUT</code> reader - In the dummy phase the signal …","Field <code>DUMMY_OUT</code> writer - In the dummy phase the signal …","Field <code>D_POL</code> reader - The bit is used to set MOSI line …","Field <code>D_POL</code> writer - The bit is used to set MOSI line …","Field <code>EXT_HOLD_EN</code> reader - Set the bit to hold spi. The …","Field <code>EXT_HOLD_EN</code> writer - Set the bit to hold spi. The …","Field <code>FADDR_DUAL</code> reader - Apply 2-bit mode during addr …","Field <code>FADDR_DUAL</code> writer - Apply 2-bit mode during addr …","Field <code>FADDR_OCT</code> reader - Apply 8-bit mode during addr …","Field <code>FADDR_OCT</code> writer - Apply 8-bit mode during addr …","Field <code>FADDR_QUAD</code> reader - Apply 4-bit mode during addr …","Field <code>FADDR_QUAD</code> writer - Apply 4-bit mode during addr …","Field <code>FCMD_DUAL</code> reader - Apply 2-bit mode during command …","Field <code>FCMD_DUAL</code> writer - Apply 2-bit mode during command …","Field <code>FCMD_OCT</code> reader - Apply 8-bit mode during command …","Field <code>FCMD_OCT</code> writer - Apply 8-bit mode during command …","Field <code>FCMD_QUAD</code> reader - Apply 4-bit mode during command …","Field <code>FCMD_QUAD</code> writer - Apply 4-bit mode during command …","Field <code>FREAD_DUAL</code> reader - In the read operations, …","Field <code>FREAD_DUAL</code> writer - In the read operations, …","Field <code>FREAD_OCT</code> reader - In the read operations read-data …","Field <code>FREAD_OCT</code> writer - In the read operations read-data …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Field <code>Q_POL</code> reader - The bit is used to set MISO line …","Field <code>Q_POL</code> writer - The bit is used to set MISO line …","Register <code>CTRL</code> reader","Field <code>RD_BIT_ORDER</code> reader - In read-data (MISO) phase 1: …","Field <code>RD_BIT_ORDER</code> writer - In read-data (MISO) phase 1: …","Register <code>CTRL</code> writer","Field <code>WP</code> reader - Write protect signal output when SPI is …","Field <code>WP</code> writer - Write protect signal output when SPI is …","Field <code>WR_BIT_ORDER</code> reader - In command address write-data …","Field <code>WR_BIT_ORDER</code> writer - In command address write-data …","Writes raw bits to the register.","","","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 2 - Set the bit to hold spi. The bit is combined with …","Bit 2 - Set the bit to hold spi. The bit is combined with …","Bit 5 - Apply 2-bit mode during addr phase 1:enable 0: …","Bit 5 - Apply 2-bit mode during addr phase 1:enable 0: …","Bit 7 - Apply 8-bit mode during addr phase 1:enable 0: …","Bit 7 - Apply 8-bit mode during addr phase 1:enable 0: …","Bit 6 - Apply 4-bit mode during addr phase 1:enable 0: …","Bit 6 - Apply 4-bit mode during addr phase 1:enable 0: …","Bit 8 - Apply 2-bit mode during command phase 1:enable 0: …","Bit 8 - Apply 2-bit mode during command phase 1:enable 0: …","Bit 10 - Apply 8-bit mode during command phase 1:enable 0: …","Bit 10 - Apply 8-bit mode during command phase 1:enable 0: …","Bit 9 - Apply 4-bit mode during command phase 1:enable 0: …","Bit 9 - Apply 4-bit mode during command phase 1:enable 0: …","Bit 14 - In the read operations, read-data phase is in …","Bit 14 - In the read operations, read-data phase is in …","Bit 16 - In the read operations read-data phase is in …","Bit 16 - In the read operations read-data phase is in …","Bit 15 - In the read operations read-data phase is in …","Bit 15 - In the read operations read-data phase is in …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 25 - In read-data (MISO) phase 1: LSB first 0: MSB …","Bit 25 - In read-data (MISO) phase 1: LSB first 0: MSB …","","","","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 26 - In command address write-data (MOSI) phases 1: …","Bit 26 - In command address write-data (MOSI) phases 1: …","Field <code>CLK_MODE_13</code> reader - {CPOL, CPHA},1: support spi clk …","Field <code>CLK_MODE_13</code> writer - {CPOL, CPHA},1: support spi clk …","Field <code>CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock …","Field <code>CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock …","Field <code>CS_HOLD_DELAY</code> reader - SPI cs signal is delayed by …","Field <code>CS_HOLD_DELAY</code> writer - SPI cs signal is delayed by …","SPI control register 1","Register <code>CTRL1</code> reader","Field <code>RSCK_DATA_OUT</code> reader - It saves half a cycle when …","Field <code>RSCK_DATA_OUT</code> writer - It saves half a cycle when …","Register <code>CTRL1</code> writer","Field <code>W16_17_WR_ENA</code> reader - 1:SPI_BUF16~SPI_BUF17 can be …","Field <code>W16_17_WR_ENA</code> writer - 1:SPI_BUF16~SPI_BUF17 can be …","Writes raw bits to the register.","","","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bit 2 - {CPOL, CPHA},1: support spi clk mode 1 and 3, …","Bit 2 - {CPOL, CPHA},1: support spi clk mode 1 and 3, …","Bits 14:19 - SPI cs signal is delayed by spi clock cycles. …","Bits 14:19 - SPI cs signal is delayed by spi clock cycles. …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - It saves half a cycle when tsck is the same as …","Bit 3 - It saves half a cycle when tsck is the same as …","","","","Bit 4 - 1:SPI_BUF16~SPI_BUF17 can be written …","Bit 4 - 1:SPI_BUF16~SPI_BUF17 can be written …","Field <code>CS_DELAY_MODE</code> reader - spi_cs signal is delayed by …","Field <code>CS_DELAY_MODE</code> writer - spi_cs signal is delayed by …","Field <code>CS_DELAY_NUM</code> reader - spi_cs signal is delayed by …","Field <code>CS_DELAY_NUM</code> writer - spi_cs signal is delayed by …","Field <code>CS_HOLD_TIME</code> reader - delay cycles of cs pin by spi …","Field <code>CS_HOLD_TIME</code> writer - delay cycles of cs pin by spi …","Field <code>CS_SETUP_TIME</code> reader - (cycles+1) of prepare phase …","Field <code>CS_SETUP_TIME</code> writer - (cycles+1) of prepare phase …","SPI control register 2","Register <code>CTRL2</code> reader","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Bits 26:28 - spi_cs signal is delayed by spi_clk . 0: zero …","Bits 26:28 - spi_cs signal is delayed by spi_clk . 0: zero …","Bits 29:30 - spi_cs signal is delayed by system clock …","Bits 29:30 - spi_cs signal is delayed by system clock …","Bits 13:25 - delay cycles of cs pin by spi clock this bits …","Bits 13:25 - delay cycles of cs pin by spi clock this bits …","Bits 0:12 - (cycles+1) of prepare phase by spi clock this …","Bits 0:12 - (cycles+1) of prepare phase by spi clock this …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIN0_MODE</code> reader - the input signals are delayed by …","Field <code>DIN0_MODE</code> writer - the input signals are delayed by …","Field <code>DIN1_MODE</code> reader - the input signals are delayed by …","Field <code>DIN1_MODE</code> writer - the input signals are delayed by …","Field <code>DIN2_MODE</code> reader - the input signals are delayed by …","Field <code>DIN2_MODE</code> writer - the input signals are delayed by …","Field <code>DIN3_MODE</code> reader - the input signals are delayed by …","Field <code>DIN3_MODE</code> writer - the input signals are delayed by …","Field <code>DIN4_MODE</code> reader - the input signals are delayed by …","Field <code>DIN4_MODE</code> writer - the input signals are delayed by …","Field <code>DIN5_MODE</code> reader - the input signals are delayed by …","Field <code>DIN5_MODE</code> writer - the input signals are delayed by …","Field <code>DIN6_MODE</code> reader - the input signals are delayed by …","Field <code>DIN6_MODE</code> writer - the input signals are delayed by …","Field <code>DIN7_MODE</code> reader - the input signals are delayed by …","Field <code>DIN7_MODE</code> writer - the input signals are delayed by …","SPI input delay mode configuration","Register <code>DIN_MODE</code> reader","Field <code>TIMING_CLK_ENA</code> reader - 1:enable hclk in …","Field <code>TIMING_CLK_ENA</code> writer - 1:enable hclk in …","Register <code>DIN_MODE</code> writer","Writes raw bits to the register.","","","Bits 0:2 - the input signals are delayed by system clock …","Bits 0:2 - the input signals are delayed by system clock …","Bits 3:5 - the input signals are delayed by system clock …","Bits 3:5 - the input signals are delayed by system clock …","Bits 6:8 - the input signals are delayed by system clock …","Bits 6:8 - the input signals are delayed by system clock …","Bits 9:11 - the input signals are delayed by system clock …","Bits 9:11 - the input signals are delayed by system clock …","Bits 12:14 - the input signals are delayed by system clock …","Bits 12:14 - the input signals are delayed by system clock …","Bits 15:17 - the input signals are delayed by system clock …","Bits 15:17 - the input signals are delayed by system clock …","Bits 18:20 - the input signals are delayed by system clock …","Bits 18:20 - the input signals are delayed by system clock …","Bits 21:23 - the input signals are delayed by system clock …","Bits 21:23 - the input signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 24 - 1:enable hclk in spi_timing.v. 0: disable it. Can …","Bit 24 - 1:enable hclk in spi_timing.v. 0: disable it. Can …","","","","Field <code>DIN0_NUM</code> reader - the input signals are delayed by …","Field <code>DIN0_NUM</code> writer - the input signals are delayed by …","Field <code>DIN1_NUM</code> reader - the input signals are delayed by …","Field <code>DIN1_NUM</code> writer - the input signals are delayed by …","Field <code>DIN2_NUM</code> reader - the input signals are delayed by …","Field <code>DIN2_NUM</code> writer - the input signals are delayed by …","Field <code>DIN3_NUM</code> reader - the input signals are delayed by …","Field <code>DIN3_NUM</code> writer - the input signals are delayed by …","Field <code>DIN4_NUM</code> reader - the input signals are delayed by …","Field <code>DIN4_NUM</code> writer - the input signals are delayed by …","Field <code>DIN5_NUM</code> reader - the input signals are delayed by …","Field <code>DIN5_NUM</code> writer - the input signals are delayed by …","Field <code>DIN6_NUM</code> reader - the input signals are delayed by …","Field <code>DIN6_NUM</code> writer - the input signals are delayed by …","Field <code>DIN7_NUM</code> reader - the input signals are delayed by …","Field <code>DIN7_NUM</code> writer - the input signals are delayed by …","SPI input delay number configuration","Register <code>DIN_NUM</code> reader","Register <code>DIN_NUM</code> writer","Writes raw bits to the register.","","","Bits 0:1 - the input signals are delayed by system clock …","Bits 0:1 - the input signals are delayed by system clock …","Bits 2:3 - the input signals are delayed by system clock …","Bits 2:3 - the input signals are delayed by system clock …","Bits 4:5 - the input signals are delayed by system clock …","Bits 4:5 - the input signals are delayed by system clock …","Bits 6:7 - the input signals are delayed by system clock …","Bits 6:7 - the input signals are delayed by system clock …","Bits 8:9 - the input signals are delayed by system clock …","Bits 8:9 - the input signals are delayed by system clock …","Bits 10:11 - the input signals are delayed by system clock …","Bits 10:11 - the input signals are delayed by system clock …","Bits 12:13 - the input signals are delayed by system clock …","Bits 12:13 - the input signals are delayed by system clock …","Bits 14:15 - the input signals are delayed by system clock …","Bits 14:15 - the input signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AHBM_FIFO_RST</code> reader - Reset spi dma ahb master fifo …","Field <code>AHBM_FIFO_RST</code> writer - Reset spi dma ahb master fifo …","Field <code>AHBM_RST</code> reader - Reset spi dma ahb master.","Field <code>AHBM_RST</code> writer - Reset spi dma ahb master.","SPI DMA control register","Field <code>DMA_CONTINUE</code> reader - spi dma continue tx/rx data.","Field <code>DMA_CONTINUE</code> writer - spi dma continue tx/rx data.","Field <code>DMA_INFIFO_FULL_CLR</code> reader - 1:Clear …","Field <code>DMA_INFIFO_FULL_CLR</code> writer - 1:Clear …","Field <code>DMA_OUTFIFO_EMPTY_CLR</code> reader - 1:Clear …","Field <code>DMA_OUTFIFO_EMPTY_CLR</code> writer - 1:Clear …","Field <code>DMA_RX_STOP</code> reader - spi dma read data stop when in …","Field <code>DMA_RX_STOP</code> writer - spi dma read data stop when in …","Field <code>DMA_SEG_TRANS_CLR</code> reader - 1: End slave seg-trans, …","Field <code>DMA_SEG_TRANS_CLR</code> writer - 1: End slave seg-trans, …","Field <code>DMA_SLV_SEG_TRANS_EN</code> reader - Enable dma segment …","Field <code>DMA_SLV_SEG_TRANS_EN</code> writer - Enable dma segment …","Field <code>DMA_TX_STOP</code> reader - spi dma write data stop when in …","Field <code>DMA_TX_STOP</code> writer - spi dma write data stop when in …","Field <code>EXT_MEM_BK_SIZE</code> reader - Select the external memory …","Field <code>EXT_MEM_BK_SIZE</code> writer - Select the external memory …","Field <code>INDSCR_BURST_EN</code> reader - read descriptor use burst …","Field <code>INDSCR_BURST_EN</code> writer - read descriptor use burst …","Field <code>IN_LOOP_TEST</code> reader - Set bit to test in link.","Field <code>IN_LOOP_TEST</code> writer - Set bit to test in link.","Field <code>IN_RST</code> reader - The bit is used to reset in dma fsm …","Field <code>IN_RST</code> writer - The bit is used to reset in dma fsm …","Field <code>MEM_TRANS_EN</code> reader - 1: Internal memory data …","Field <code>MEM_TRANS_EN</code> writer - 1: Internal memory data …","Field <code>OUTDSCR_BURST_EN</code> reader - read descriptor use burst …","Field <code>OUTDSCR_BURST_EN</code> writer - read descriptor use burst …","Field <code>OUT_AUTO_WRBACK</code> reader - when the bit is set, DMA …","Field <code>OUT_AUTO_WRBACK</code> writer - when the bit is set, DMA …","Field <code>OUT_DATA_BURST_EN</code> reader - spi dma read data from …","Field <code>OUT_DATA_BURST_EN</code> writer - spi dma read data from …","Field <code>OUT_EOF_MODE</code> reader - out eof flag generation mode . …","Field <code>OUT_EOF_MODE</code> writer - out eof flag generation mode . …","Field <code>OUT_LOOP_TEST</code> reader - Set bit to test out link.","Field <code>OUT_LOOP_TEST</code> writer - Set bit to test out link.","Field <code>OUT_RST</code> reader - The bit is used to reset out dma …","Field <code>OUT_RST</code> writer - The bit is used to reset out dma …","Register <code>DMA_CONF</code> reader","Field <code>RX_EOF_EN</code> reader - 1: SPI_IN_SUC_EOF_INT_RAW is set …","Field <code>RX_EOF_EN</code> writer - 1: SPI_IN_SUC_EOF_INT_RAW is set …","Field <code>SLV_LAST_SEG_POP_CLR</code> reader - 1: Clear …","Field <code>SLV_LAST_SEG_POP_CLR</code> writer - 1: Clear …","Field <code>SLV_RX_SEG_TRANS_CLR_EN</code> reader - 1: …","Field <code>SLV_RX_SEG_TRANS_CLR_EN</code> writer - 1: …","Field <code>SLV_TX_SEG_TRANS_CLR_EN</code> reader - 1: …","Field <code>SLV_TX_SEG_TRANS_CLR_EN</code> writer - 1: …","Register <code>DMA_CONF</code> writer","Bit 4 - Reset spi dma ahb master fifo pointer.","Bit 4 - Reset spi dma ahb master fifo pointer.","Bit 5 - Reset spi dma ahb master.","Bit 5 - Reset spi dma ahb master.","Writes raw bits to the register.","","","Bit 16 - spi dma continue tx/rx data.","Bit 16 - spi dma continue tx/rx data.","Bit 22 - 1:Clear spi_dma_infifo_full_vld. 0: Do not …","Bit 22 - 1:Clear spi_dma_infifo_full_vld. 0: Do not …","Bit 23 - 1:Clear spi_dma_outfifo_empty_vld. 0: Do not …","Bit 23 - 1:Clear spi_dma_outfifo_empty_vld. 0: Do not …","Bit 14 - spi dma read data stop when in continue tx/rx …","Bit 14 - spi dma read data stop when in continue tx/rx …","Bit 28 - 1: End slave seg-trans, which acts as 0x05 …","Bit 28 - 1: End slave seg-trans, which acts as 0x05 …","Bit 18 - Enable dma segment transfer in spi dma half slave …","Bit 18 - Enable dma segment transfer in spi dma half slave …","Bit 15 - spi dma write data stop when in continue tx/rx …","Bit 15 - spi dma write data stop when in continue tx/rx …","Bits 26:27 - Select the external memory block size.","Bits 26:27 - Select the external memory block size.","Returns the argument unchanged.","Bit 6 - Set bit to test in link.","Bit 6 - Set bit to test in link.","Bit 2 - The bit is used to reset in dma fsm and in data …","Bit 2 - The bit is used to reset in dma fsm and in data …","Bit 11 - read descriptor use burst mode when write data to …","Bit 11 - read descriptor use burst mode when write data to …","Calls <code>U::from(self)</code>.","Bit 13 - 1: Internal memory data transfer enable bit. Send …","Bit 13 - 1: Internal memory data transfer enable bit. Send …","Bit 8 - when the bit is set, DMA continue to use the next …","Bit 8 - when the bit is set, DMA continue to use the next …","Bit 12 - spi dma read data from memory in burst mode.","Bit 12 - spi dma read data from memory in burst mode.","Bit 9 - out eof flag generation mode . 1: when dma pop all …","Bit 9 - out eof flag generation mode . 1: when dma pop all …","Bit 7 - Set bit to test out link.","Bit 7 - Set bit to test out link.","Bit 3 - The bit is used to reset out dma fsm and out data …","Bit 3 - The bit is used to reset out dma fsm and out data …","Bit 10 - read descriptor use burst mode when read data for …","Bit 10 - read descriptor use burst mode when read data for …","Bit 21 - 1: SPI_IN_SUC_EOF_INT_RAW is set when the number …","Bit 21 - 1: SPI_IN_SUC_EOF_INT_RAW is set when the number …","Bit 17 - 1: Clear spi_slv_seg_frt_pop_mask. 0 : others","Bit 17 - 1: Clear spi_slv_seg_frt_pop_mask. 0 : others","Bit 19 - 1: spi_dma_infifo_full_vld is cleared by spi …","Bit 19 - 1: spi_dma_infifo_full_vld is cleared by spi …","Bit 20 - 1: spi_dma_outfifo_empty_vld is cleared by spi …","Bit 20 - 1: spi_dma_outfifo_empty_vld is cleared by spi …","","","","SPI DMA RX link configuration","Field <code>DMA_RX_ENA</code> reader - SPI DMA read data status bit.","Field <code>DMA_RX_ENA</code> writer - SPI DMA read data status bit.","Field <code>INLINK_ADDR</code> reader - The address of the first inlink …","Field <code>INLINK_ADDR</code> writer - The address of the first inlink …","Field <code>INLINK_AUTO_RET</code> reader - when the bit is set, the …","Field <code>INLINK_AUTO_RET</code> writer - when the bit is set, the …","Field <code>INLINK_RESTART</code> reader - Set the bit to mount on new …","Field <code>INLINK_RESTART</code> writer - Set the bit to mount on new …","Field <code>INLINK_START</code> reader - Set the bit to start to use …","Field <code>INLINK_START</code> writer - Set the bit to start to use …","Field <code>INLINK_STOP</code> reader - Set the bit to stop to use …","Field <code>INLINK_STOP</code> writer - Set the bit to stop to use …","Register <code>DMA_IN_LINK</code> reader","Register <code>DMA_IN_LINK</code> writer","Writes raw bits to the register.","","","Bit 31 - SPI DMA read data status bit.","Bit 31 - SPI DMA read data status bit.","Returns the argument unchanged.","Bits 0:19 - The address of the first inlink descriptor.","Bits 0:19 - The address of the first inlink descriptor.","Bit 20 - when the bit is set, the inlink descriptor …","Bit 20 - when the bit is set, the inlink descriptor …","Bit 30 - Set the bit to mount on new inlink descriptors.","Bit 30 - Set the bit to mount on new inlink descriptors.","Bit 29 - Set the bit to start to use inlink descriptor.","Bit 29 - Set the bit to start to use inlink descriptor.","Bit 28 - Set the bit to stop to use inlink descriptor.","Bit 28 - Set the bit to stop to use inlink descriptor.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_INDSCR_ADDR</code> reader - SPI dma in descriptor …","Field <code>DMA_INDSCR_STATE</code> reader - SPI dma in descriptor …","Field <code>DMA_INFIFO_CNT</code> reader - The remains of SPI dma …","Field <code>DMA_INFIFO_EMPTY</code> reader - SPI dma infifo is empty.","Field <code>DMA_INFIFO_FULL</code> reader - SPI dma infifo is full.","SPI DMA RX status","Field <code>DMA_IN_STATE</code> reader - SPI dma in data state.","Register <code>DMA_INSTATUS</code> reader","","","Bits 20:22 - SPI dma in data state.","Bits 0:17 - SPI dma in descriptor address.","Bits 18:19 - SPI dma in descriptor state.","Bits 23:29 - The remains of SPI dma infifo data.","Bit 31 - SPI dma infifo is empty.","Bit 30 - SPI dma infifo is full.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI DMA interrupt clear register","Field <code>INFIFO_FULL_ERR_INT_CLR</code> reader - 1: Clear …","Field <code>INFIFO_FULL_ERR_INT_CLR</code> writer - 1: Clear …","Field <code>INLINK_DSCR_EMPTY_INT_CLR</code> reader - The clear bit for …","Field <code>INLINK_DSCR_EMPTY_INT_CLR</code> writer - The clear bit for …","Field <code>INLINK_DSCR_ERROR_INT_CLR</code> reader - The clear bit for …","Field <code>INLINK_DSCR_ERROR_INT_CLR</code> writer - The clear bit for …","Field <code>IN_DONE_INT_CLR</code> reader - The clear bit for …","Field <code>IN_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>IN_ERR_EOF_INT_CLR</code> reader - The clear bit for …","Field <code>IN_ERR_EOF_INT_CLR</code> writer - The clear bit for …","Field <code>IN_SUC_EOF_INT_CLR</code> reader - The clear bit for …","Field <code>IN_SUC_EOF_INT_CLR</code> writer - The clear bit for …","Field <code>OUTFIFO_EMPTY_ERR_INT_CLR</code> reader - 1: Clear …","Field <code>OUTFIFO_EMPTY_ERR_INT_CLR</code> writer - 1: Clear …","Field <code>OUTLINK_DSCR_ERROR_INT_CLR</code> reader - The clear bit …","Field <code>OUTLINK_DSCR_ERROR_INT_CLR</code> writer - The clear bit …","Field <code>OUT_DONE_INT_CLR</code> reader - The clear bit for …","Field <code>OUT_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>OUT_EOF_INT_CLR</code> reader - The clear bit for sending a …","Field <code>OUT_EOF_INT_CLR</code> writer - The clear bit for sending a …","Field <code>OUT_TOTAL_EOF_INT_CLR</code> reader - The clear bit for …","Field <code>OUT_TOTAL_EOF_INT_CLR</code> writer - The clear bit for …","Register <code>DMA_INT_CLR</code> reader","Field <code>SLV_CMD6_INT_CLR</code> reader - The clear bit for SPI …","Field <code>SLV_CMD6_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD7_INT_CLR</code> reader - The clear bit for SPI …","Field <code>SLV_CMD7_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD8_INT_CLR</code> reader - The clear bit for SPI …","Field <code>SLV_CMD8_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD9_INT_CLR</code> reader - The clear bit for SPI …","Field <code>SLV_CMD9_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMDA_INT_CLR</code> reader - The clear bit for SPI …","Field <code>SLV_CMDA_INT_CLR</code> writer - The clear bit for SPI …","Register <code>DMA_INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - The clear bit for completing usage of a inlink …","Bit 3 - The clear bit for completing usage of a inlink …","Bit 4 - The clear bit for receiving error. Can be …","Bit 4 - The clear bit for receiving error. Can be …","Bit 5 - The clear bit for completing receiving all the …","Bit 5 - The clear bit for completing receiving all the …","Bit 9 - 1: Clear SPI_INFIFO_FULL_ERR_INT_RAW. 0: not …","Bit 9 - 1: Clear SPI_INFIFO_FULL_ERR_INT_RAW. 0: not …","Bit 0 - The clear bit for lack of enough inlink …","Bit 0 - The clear bit for lack of enough inlink …","Bit 2 - The clear bit for inlink descriptor error. Can be …","Bit 2 - The clear bit for inlink descriptor error. Can be …","Calls <code>U::from(self)</code>.","Bit 6 - The clear bit for completing usage of a outlink …","Bit 6 - The clear bit for completing usage of a outlink …","Bit 7 - The clear bit for sending a packet to host done. …","Bit 7 - The clear bit for sending a packet to host done. …","Bit 8 - The clear bit for sending all the packets to host …","Bit 8 - The clear bit for sending all the packets to host …","Bit 10 - 1: Clear SPI_OUTFIFO_EMPTY_ERR_INT_RAW signal. 0: …","Bit 10 - 1: Clear SPI_OUTFIFO_EMPTY_ERR_INT_RAW signal. 0: …","Bit 1 - The clear bit for outlink descriptor error. Can be …","Bit 1 - The clear bit for outlink descriptor error. Can be …","Bit 11 - The clear bit for SPI slave CMD6 interrupt.","Bit 11 - The clear bit for SPI slave CMD6 interrupt.","Bit 12 - The clear bit for SPI slave CMD7 interrupt.","Bit 12 - The clear bit for SPI slave CMD7 interrupt.","Bit 13 - The clear bit for SPI slave CMD8 interrupt.","Bit 13 - The clear bit for SPI slave CMD8 interrupt.","Bit 14 - The clear bit for SPI slave CMD9 interrupt.","Bit 14 - The clear bit for SPI slave CMD9 interrupt.","Bit 15 - The clear bit for SPI slave CMDA interrupt.","Bit 15 - The clear bit for SPI slave CMDA interrupt.","","","","SPI DMA interrupt enable register","Field <code>INFIFO_FULL_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>INFIFO_FULL_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>INLINK_DSCR_EMPTY_INT_ENA</code> reader - The enable bit …","Field <code>INLINK_DSCR_EMPTY_INT_ENA</code> writer - The enable bit …","Field <code>INLINK_DSCR_ERROR_INT_ENA</code> reader - The enable bit …","Field <code>INLINK_DSCR_ERROR_INT_ENA</code> writer - The enable bit …","Field <code>IN_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>IN_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>IN_ERR_EOF_INT_ENA</code> reader - The enable bit for …","Field <code>IN_ERR_EOF_INT_ENA</code> writer - The enable bit for …","Field <code>IN_SUC_EOF_INT_ENA</code> reader - The enable bit for …","Field <code>IN_SUC_EOF_INT_ENA</code> writer - The enable bit for …","Field <code>OUTFIFO_EMPTY_ERR_INT_ENA</code> reader - The enable bit …","Field <code>OUTFIFO_EMPTY_ERR_INT_ENA</code> writer - The enable bit …","Field <code>OUTLINK_DSCR_ERROR_INT_ENA</code> reader - The enable bit …","Field <code>OUTLINK_DSCR_ERROR_INT_ENA</code> writer - The enable bit …","Field <code>OUT_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>OUT_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>OUT_EOF_INT_ENA</code> reader - The enable bit for sending …","Field <code>OUT_EOF_INT_ENA</code> writer - The enable bit for sending …","Field <code>OUT_TOTAL_EOF_INT_ENA</code> reader - The enable bit for …","Field <code>OUT_TOTAL_EOF_INT_ENA</code> writer - The enable bit for …","Register <code>DMA_INT_ENA</code> reader","Field <code>SLV_CMD6_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD6_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD7_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD7_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD8_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD8_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD9_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD9_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMDA_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMDA_INT_ENA</code> writer - The enable bit for SPI …","Register <code>DMA_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - The enable bit for completing usage of a inlink …","Bit 3 - The enable bit for completing usage of a inlink …","Bit 4 - The enable bit for receiving error. Can be …","Bit 4 - The enable bit for receiving error. Can be …","Bit 5 - The enable bit for completing receiving all the …","Bit 5 - The enable bit for completing receiving all the …","Bit 9 - The enable bit for infifo full error interrupt.","Bit 9 - The enable bit for infifo full error interrupt.","Bit 0 - The enable bit for lack of enough inlink …","Bit 0 - The enable bit for lack of enough inlink …","Bit 2 - The enable bit for inlink descriptor error. Can be …","Bit 2 - The enable bit for inlink descriptor error. Can be …","Calls <code>U::from(self)</code>.","Bit 6 - The enable bit for completing usage of a outlink …","Bit 6 - The enable bit for completing usage of a outlink …","Bit 7 - The enable bit for sending a packet to host done. …","Bit 7 - The enable bit for sending a packet to host done. …","Bit 8 - The enable bit for sending all the packets to host …","Bit 8 - The enable bit for sending all the packets to host …","Bit 10 - The enable bit for outfifo empty error interrupt.","Bit 10 - The enable bit for outfifo empty error interrupt.","Bit 1 - The enable bit for outlink descriptor error. Can …","Bit 1 - The enable bit for outlink descriptor error. Can …","Bit 11 - The enable bit for SPI slave CMD6 interrupt.","Bit 11 - The enable bit for SPI slave CMD6 interrupt.","Bit 12 - The enable bit for SPI slave CMD7 interrupt.","Bit 12 - The enable bit for SPI slave CMD7 interrupt.","Bit 13 - The enable bit for SPI slave CMD8 interrupt.","Bit 13 - The enable bit for SPI slave CMD8 interrupt.","Bit 14 - The enable bit for SPI slave CMD9 interrupt.","Bit 14 - The enable bit for SPI slave CMD9 interrupt.","Bit 15 - The enable bit for SPI slave CMDA interrupt.","Bit 15 - The enable bit for SPI slave CMDA interrupt.","","","","SPI DMA interrupt raw register","Field <code>INFIFO_FULL_ERR_INT_RAW</code> reader - …","Field <code>INLINK_DSCR_EMPTY_INT_RAW</code> reader - The raw bit for …","Field <code>INLINK_DSCR_ERROR_INT_RAW</code> reader - The raw bit for …","Field <code>IN_DONE_INT_RAW</code> reader - The raw bit for completing …","Field <code>IN_ERR_EOF_INT_RAW</code> reader - The raw bit for …","Field <code>IN_SUC_EOF_INT_RAW</code> reader - The raw bit for …","Field <code>OUTFIFO_EMPTY_ERR_INT_RAW</code> reader - …","Field <code>OUTLINK_DSCR_ERROR_INT_RAW</code> reader - The raw bit for …","Field <code>OUT_DONE_INT_RAW</code> reader - The raw bit for completing …","Field <code>OUT_EOF_INT_RAW</code> reader - The raw bit for sending a …","Field <code>OUT_TOTAL_EOF_INT_RAW</code> reader - The raw bit for …","Register <code>DMA_INT_RAW</code> reader","Field <code>SLV_CMD6_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD6_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD7_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD7_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD8_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD8_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD9_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD9_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMDA_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMDA_INT_RAW</code> writer - The raw bit for SPI slave …","Register <code>DMA_INT_RAW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - The raw bit for completing usage of a inlink …","Bit 4 - The raw bit for receiving error. Can be configured …","Bit 5 - The raw bit for completing receiving all the …","Bit 9 - 1:SPI_DMA_INFIFO_FULL and spi_push_data_prep are …","Bit 0 - The raw bit for lack of enough inlink descriptors. …","Bit 2 - The raw bit for inlink descriptor error. Can be …","Calls <code>U::from(self)</code>.","Bit 6 - The raw bit for completing usage of a outlink …","Bit 7 - The raw bit for sending a packet to host done. Can …","Bit 8 - The raw bit for sending all the packets to host …","Bit 10 - 1:SPI_DMA_OUTFIFO_EMPTY and spi_pop_data_prep are …","Bit 1 - The raw bit for outlink descriptor error. Can be …","Bit 11 - The raw bit for SPI slave CMD6 interrupt.","Bit 11 - The raw bit for SPI slave CMD6 interrupt.","Bit 12 - The raw bit for SPI slave CMD7 interrupt.","Bit 12 - The raw bit for SPI slave CMD7 interrupt.","Bit 13 - The raw bit for SPI slave CMD8 interrupt.","Bit 13 - The raw bit for SPI slave CMD8 interrupt.","Bit 14 - The raw bit for SPI slave CMD9 interrupt.","Bit 14 - The raw bit for SPI slave CMD9 interrupt.","Bit 15 - The raw bit for SPI slave CMDA interrupt.","Bit 15 - The raw bit for SPI slave CMDA interrupt.","","","","SPI DMA interrupt status register","Field <code>INFIFO_FULL_ERR_INT_ST</code> reader - The status bit for …","Field <code>INLINK_DSCR_EMPTY_INT_ST</code> reader - The status bit for …","Field <code>INLINK_DSCR_ERROR_INT_ST</code> reader - The status bit for …","Field <code>IN_DONE_INT_ST</code> reader - The status bit for …","Field <code>IN_ERR_EOF_INT_ST</code> reader - The status bit for …","Field <code>IN_SUC_EOF_INT_ST</code> reader - The status bit for …","Field <code>OUTFIFO_EMPTY_ERR_INT_ST</code> reader - The status bit for …","Field <code>OUTLINK_DSCR_ERROR_INT_ST</code> reader - The status bit …","Field <code>OUT_DONE_INT_ST</code> reader - The status bit for …","Field <code>OUT_EOF_INT_ST</code> reader - The status bit for sending a …","Field <code>OUT_TOTAL_EOF_INT_ST</code> reader - The status bit for …","Register <code>DMA_INT_ST</code> reader","Field <code>SLV_CMD6_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD6_INT_ST</code> writer - The status bit for SPI …","Field <code>SLV_CMD7_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD7_INT_ST</code> writer - The status bit for SPI …","Field <code>SLV_CMD8_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD8_INT_ST</code> writer - The status bit for SPI …","Field <code>SLV_CMD9_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD9_INT_ST</code> writer - The status bit for SPI …","Field <code>SLV_CMDA_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMDA_INT_ST</code> writer - The status bit for SPI …","Register <code>DMA_INT_ST</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - The status bit for completing usage of a inlink …","Bit 4 - The status bit for receiving error.","Bit 5 - The status bit for completing receiving all the …","Bit 9 - The status bit for infifo full error.","Bit 0 - The status bit for lack of enough inlink …","Bit 2 - The status bit for inlink descriptor error.","Calls <code>U::from(self)</code>.","Bit 6 - The status bit for completing usage of a outlink …","Bit 7 - The status bit for sending a packet to host done.","Bit 8 - The status bit for sending all the packets to host …","Bit 10 - The status bit for outfifo empty error.","Bit 1 - The status bit for outlink descriptor error.","Bit 11 - The status bit for SPI slave CMD6 interrupt.","Bit 11 - The status bit for SPI slave CMD6 interrupt.","Bit 12 - The status bit for SPI slave CMD7 interrupt.","Bit 12 - The status bit for SPI slave CMD7 interrupt.","Bit 13 - The status bit for SPI slave CMD8 interrupt.","Bit 13 - The status bit for SPI slave CMD8 interrupt.","Bit 14 - The status bit for SPI slave CMD9 interrupt.","Bit 14 - The status bit for SPI slave CMD9 interrupt.","Bit 15 - The status bit for SPI slave CMDA interrupt.","Bit 15 - The status bit for SPI slave CMDA interrupt.","","","","SPI DMA TX link configuration","Field <code>DMA_TX_ENA</code> reader - spi dma write data status bit.","Field <code>DMA_TX_ENA</code> writer - spi dma write data status bit.","Field <code>OUTLINK_ADDR</code> reader - The address of the first …","Field <code>OUTLINK_ADDR</code> writer - The address of the first …","Field <code>OUTLINK_RESTART</code> reader - Set the bit to mount on new …","Field <code>OUTLINK_RESTART</code> writer - Set the bit to mount on new …","Field <code>OUTLINK_START</code> reader - Set the bit to start to use …","Field <code>OUTLINK_START</code> writer - Set the bit to start to use …","Field <code>OUTLINK_STOP</code> reader - Set the bit to stop to use …","Field <code>OUTLINK_STOP</code> writer - Set the bit to stop to use …","Register <code>DMA_OUT_LINK</code> reader","Register <code>DMA_OUT_LINK</code> writer","Writes raw bits to the register.","","","Bit 31 - spi dma write data status bit.","Bit 31 - spi dma write data status bit.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - The address of the first outlink descriptor.","Bits 0:19 - The address of the first outlink descriptor.","Bit 30 - Set the bit to mount on new outlink descriptors.","Bit 30 - Set the bit to mount on new outlink descriptors.","Bit 29 - Set the bit to start to use outlink descriptor.","Bit 29 - Set the bit to start to use outlink descriptor.","Bit 28 - Set the bit to stop to use outlink descriptor.","Bit 28 - Set the bit to stop to use outlink descriptor.","","","","Field <code>DMA_OUTDSCR_ADDR</code> reader - SPI dma out descriptor …","Field <code>DMA_OUTDSCR_STATE</code> reader - SPI dma out descriptor …","Field <code>DMA_OUTFIFO_CNT</code> reader - The remains of SPI dma …","Field <code>DMA_OUTFIFO_EMPTY</code> reader - SPI dma outfifo is empty.","Field <code>DMA_OUTFIFO_FULL</code> reader - SPI dma outfifo is full.","SPI DMA TX status","Field <code>DMA_OUT_STATE</code> reader - SPI dma out data state.","Register <code>DMA_OUTSTATUS</code> reader","","","Bits 20:22 - SPI dma out data state.","Bits 0:17 - SPI dma out descriptor address.","Bits 18:19 - SPI dma out descriptor state.","Bits 23:29 - The remains of SPI dma outfifo data.","Bit 31 - SPI dma outfifo is empty.","Bit 30 - SPI dma outfifo is full.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DOUT0_MODE</code> reader - the output signals are delayed …","Field <code>DOUT0_MODE</code> writer - the output signals are delayed …","Field <code>DOUT1_MODE</code> reader - the output signals are delayed …","Field <code>DOUT1_MODE</code> writer - the output signals are delayed …","Field <code>DOUT2_MODE</code> reader - the output signals are delayed …","Field <code>DOUT2_MODE</code> writer - the output signals are delayed …","Field <code>DOUT3_MODE</code> reader - the output signals are delayed …","Field <code>DOUT3_MODE</code> writer - the output signals are delayed …","Field <code>DOUT4_MODE</code> reader - the output signals are delayed …","Field <code>DOUT4_MODE</code> writer - the output signals are delayed …","Field <code>DOUT5_MODE</code> reader - the output signals are delayed …","Field <code>DOUT5_MODE</code> writer - the output signals are delayed …","Field <code>DOUT6_MODE</code> reader - the output signals are delayed …","Field <code>DOUT6_MODE</code> writer - the output signals are delayed …","Field <code>DOUT7_MODE</code> reader - the output signals are delayed …","Field <code>DOUT7_MODE</code> writer - the output signals are delayed …","SPI output delay mode configuration","Register <code>DOUT_MODE</code> reader","Register <code>DOUT_MODE</code> writer","Writes raw bits to the register.","","","Bits 0:2 - the output signals are delayed by system clock …","Bits 0:2 - the output signals are delayed by system clock …","Bits 3:5 - the output signals are delayed by system clock …","Bits 3:5 - the output signals are delayed by system clock …","Bits 6:8 - the output signals are delayed by system clock …","Bits 6:8 - the output signals are delayed by system clock …","Bits 9:11 - the output signals are delayed by system clock …","Bits 9:11 - the output signals are delayed by system clock …","Bits 12:14 - the output signals are delayed by system …","Bits 12:14 - the output signals are delayed by system …","Bits 15:17 - the output signals are delayed by system …","Bits 15:17 - the output signals are delayed by system …","Bits 18:20 - the output signals are delayed by system …","Bits 18:20 - the output signals are delayed by system …","Bits 21:23 - the output signals are delayed by system …","Bits 21:23 - the output signals are delayed by system …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DOUT0_NUM</code> reader - the output signals are delayed by …","Field <code>DOUT0_NUM</code> writer - the output signals are delayed by …","Field <code>DOUT1_NUM</code> reader - the output signals are delayed by …","Field <code>DOUT1_NUM</code> writer - the output signals are delayed by …","Field <code>DOUT2_NUM</code> reader - the output signals are delayed by …","Field <code>DOUT2_NUM</code> writer - the output signals are delayed by …","Field <code>DOUT3_NUM</code> reader - the output signals are delayed by …","Field <code>DOUT3_NUM</code> writer - the output signals are delayed by …","Field <code>DOUT4_NUM</code> reader - the output signals are delayed by …","Field <code>DOUT4_NUM</code> writer - the output signals are delayed by …","Field <code>DOUT5_NUM</code> reader - the output signals are delayed by …","Field <code>DOUT5_NUM</code> writer - the output signals are delayed by …","Field <code>DOUT6_NUM</code> reader - the output signals are delayed by …","Field <code>DOUT6_NUM</code> writer - the output signals are delayed by …","Field <code>DOUT7_NUM</code> reader - the output signals are delayed by …","Field <code>DOUT7_NUM</code> writer - the output signals are delayed by …","SPI output delay number configuration","Register <code>DOUT_NUM</code> reader","Register <code>DOUT_NUM</code> writer","Writes raw bits to the register.","","","Bits 0:1 - the output signals are delayed by system clock …","Bits 0:1 - the output signals are delayed by system clock …","Bits 2:3 - the output signals are delayed by system clock …","Bits 2:3 - the output signals are delayed by system clock …","Bits 4:5 - the output signals are delayed by system clock …","Bits 4:5 - the output signals are delayed by system clock …","Bits 6:7 - the output signals are delayed by system clock …","Bits 6:7 - the output signals are delayed by system clock …","Bits 8:9 - the output signals are delayed by system clock …","Bits 8:9 - the output signals are delayed by system clock …","Bits 10:11 - the output signals are delayed by system …","Bits 10:11 - the output signals are delayed by system …","Bits 12:13 - the output signals are delayed by system …","Bits 12:13 - the output signals are delayed by system …","Bits 14:15 - the output signals are delayed by system …","Bits 14:15 - the output signals are delayed by system …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI master status and DMA read byte control register","Field <code>MST_DMA_RD_BYTELEN</code> reader - Define the master DMA …","Field <code>MST_DMA_RD_BYTELEN</code> writer - Define the master DMA …","Register <code>FSM</code> reader","Field <code>ST</code> reader - The status of spi state machine. 0: idle …","Register <code>FSM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 12:31 - Define the master DMA read byte length in non …","Bits 12:31 - Define the master DMA read byte length in non …","Bits 0:3 - The status of spi state machine. 0: idle state, …","","","","Field <code>DMA_SEG_TRANS_DONE</code> reader - 1: spi master DMA …","Field <code>DMA_SEG_TRANS_DONE</code> writer - 1: spi master DMA …","SPI hold register","Field <code>INT_HOLD_ENA</code> reader - This register is for two SPI …","Field <code>INT_HOLD_ENA</code> writer - This register is for two SPI …","Field <code>OUT_EN</code> reader - Enable set spi output hold value to …","Field <code>OUT_EN</code> writer - Enable set spi output hold value to …","Field <code>OUT_TIME</code> reader - set the hold cycles of output …","Field <code>OUT_TIME</code> writer - set the hold cycles of output …","Register <code>HOLD</code> reader","Field <code>VAL</code> reader - spi hold output value, which should be …","Field <code>VAL</code> writer - spi hold output value, which should be …","Register <code>HOLD</code> writer","Writes raw bits to the register.","","","Bit 7 - 1: spi master DMA full-duplex/half-duplex …","Bit 7 - 1: spi master DMA full-duplex/half-duplex …","Returns the argument unchanged.","Bits 0:1 - This register is for two SPI masters to share …","Bits 0:1 - This register is for two SPI masters to share …","Calls <code>U::from(self)</code>.","Bit 3 - Enable set spi output hold value to spi_hold_reg. …","Bit 3 - Enable set spi output hold value to spi_hold_reg. …","Bits 4:6 - set the hold cycles of output spi_hold signal …","Bits 4:6 - set the hold cycles of output spi_hold signal …","","","","Bit 2 - spi hold output value, which should be used with …","Bit 2 - spi hold output value, which should be used with …","Field <code>DMA_IN_ERR_EOF_DES_ADDR</code> reader - The inlink …","The latest SPI DMA RX descriptor address receiving error","Register <code>IN_ERR_EOF_DES_ADDR</code> reader","","","Bits 0:31 - The inlink descriptor address when spi dma …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_IN_SUC_EOF_DES_ADDR</code> reader - The last inlink …","The latest SPI DMA eof RX descriptor address","Register <code>IN_SUC_EOF_DES_ADDR</code> reader","","","Bits 0:31 - The last inlink descriptor address when spi …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_INLINK_DSCR</code> reader - The content of current in …","Current SPI DMA RX descriptor pointer","Register <code>INLINK_DSCR</code> reader","","","Bits 0:31 - The content of current in descriptor pointer.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_INLINK_DSCR_BF0</code> reader - The content of next in …","Next SPI DMA RX descriptor pointer","Register <code>INLINK_DSCR_BF0</code> reader","","","Bits 0:31 - The content of next in descriptor pointer.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_INLINK_DSCR_BF1</code> reader - The content of current …","Current SPI DMA RX buffer pointer","Register <code>INLINK_DSCR_BF1</code> reader","","","Bits 0:31 - The content of current in descriptor data …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","LCD frame control register","Field <code>LCD_HB_FRONT</code> reader - It is the horizontal blank …","Field <code>LCD_HB_FRONT</code> writer - It is the horizontal blank …","Field <code>LCD_MODE_EN</code> reader - 1: Enable LCD mode output …","Field <code>LCD_MODE_EN</code> writer - 1: Enable LCD mode output …","Field <code>LCD_VA_HEIGHT</code> reader - It is the vertical active …","Field <code>LCD_VA_HEIGHT</code> writer - It is the vertical active …","Field <code>LCD_VT_HEIGHT</code> reader - It is the vertical total …","Field <code>LCD_VT_HEIGHT</code> writer - It is the vertical total …","Register <code>LCD_CTRL</code> reader","Register <code>LCD_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:10 - It is the horizontal blank front porch of a …","Bits 0:10 - It is the horizontal blank front porch of a …","Bit 31 - 1: Enable LCD mode output vsync, hsync, de. 0: …","Bit 31 - 1: Enable LCD mode output vsync, hsync, de. 0: …","Bits 11:20 - It is the vertical active height of a frame. …","Bits 11:20 - It is the vertical active height of a frame. …","Bits 21:30 - It is the vertical total height of a frame. …","Bits 21:30 - It is the vertical total height of a frame. …","","","","LCD frame control1 register","Field <code>LCD_HA_WIDTH</code> reader - It is the horizontal active …","Field <code>LCD_HA_WIDTH</code> writer - It is the horizontal active …","Field <code>LCD_HT_WIDTH</code> reader - It is the horizontal total …","Field <code>LCD_HT_WIDTH</code> writer - It is the horizontal total …","Field <code>LCD_VB_FRONT</code> reader - It is the vertical blank front …","Field <code>LCD_VB_FRONT</code> writer - It is the vertical blank front …","Register <code>LCD_CTRL1</code> reader","Register <code>LCD_CTRL1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:19 - It is the horizontal active width of a frame. …","Bits 8:19 - It is the horizontal active width of a frame. …","Bits 20:31 - It is the horizontal total width of a frame. …","Bits 20:31 - It is the horizontal total width of a frame. …","Bits 0:7 - It is the vertical blank front porch of a …","Bits 0:7 - It is the vertical blank front porch of a …","","","","Field <code>HSYNC_IDLE_POL</code> reader - It is the idle value of …","Field <code>HSYNC_IDLE_POL</code> writer - It is the idle value of …","LCD frame control2 register","Field <code>LCD_HSYNC_POSITION</code> reader - It is the position of …","Field <code>LCD_HSYNC_POSITION</code> writer - It is the position of …","Field <code>LCD_HSYNC_WIDTH</code> reader - It is the position of …","Field <code>LCD_HSYNC_WIDTH</code> writer - It is the position of …","Field <code>LCD_VSYNC_WIDTH</code> reader - It is the position of …","Field <code>LCD_VSYNC_WIDTH</code> writer - It is the position of …","Register <code>LCD_CTRL2</code> reader","Field <code>VSYNC_IDLE_POL</code> reader - It is the idle value of …","Field <code>VSYNC_IDLE_POL</code> writer - It is the idle value of …","Register <code>LCD_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 23 - It is the idle value of spi_hsync. Can be …","Bit 23 - It is the idle value of spi_hsync. Can be …","Calls <code>U::from(self)</code>.","Bits 24:31 - It is the position of spi_hsync active pulse …","Bits 24:31 - It is the position of spi_hsync active pulse …","Bits 16:22 - It is the position of spi_hsync active pulse …","Bits 16:22 - It is the position of spi_hsync active pulse …","Bits 0:6 - It is the position of spi_vsync active pulse in …","Bits 0:6 - It is the position of spi_vsync active pulse in …","","","","Bit 7 - It is the idle value of spi_vsync. Can be …","Bit 7 - It is the idle value of spi_vsync. Can be …","Field <code>DE_IDLE_POL</code> reader - It is the idle value of spi_de.","Field <code>DE_IDLE_POL</code> writer - It is the idle value of spi_de.","Field <code>D_CD_MODE</code> reader - the output spi_cd is delayed by …","Field <code>D_CD_MODE</code> writer - the output spi_cd is delayed by …","Field <code>D_DE_MODE</code> reader - the output spi_de is delayed by …","Field <code>D_DE_MODE</code> writer - the output spi_de is delayed by …","Field <code>D_DQS_MODE</code> reader - the output spi_dqs is delayed by …","Field <code>D_DQS_MODE</code> writer - the output spi_dqs is delayed by …","Field <code>D_HSYNC_MODE</code> reader - the output spi_hsync is …","Field <code>D_HSYNC_MODE</code> writer - the output spi_hsync is …","Field <code>D_VSYNC_MODE</code> reader - the output spi_vsync is …","Field <code>D_VSYNC_MODE</code> writer - the output spi_vsync is …","Field <code>HS_BLANK_EN</code> reader - 1: The pulse of spi_hsync is …","Field <code>HS_BLANK_EN</code> writer - 1: The pulse of spi_hsync is …","LCD delay number","Register <code>LCD_D_MODE</code> reader","Register <code>LCD_D_MODE</code> writer","Writes raw bits to the register.","","","Bits 3:5 - the output spi_cd is delayed by system clock …","Bits 3:5 - the output spi_cd is delayed by system clock …","Bits 6:8 - the output spi_de is delayed by system clock …","Bits 6:8 - the output spi_de is delayed by system clock …","Bits 0:2 - the output spi_dqs is delayed by system clock …","Bits 0:2 - the output spi_dqs is delayed by system clock …","Bits 9:11 - the output spi_hsync is delayed by system …","Bits 9:11 - the output spi_hsync is delayed by system …","Bits 12:14 - the output spi_vsync is delayed by system …","Bits 12:14 - the output spi_vsync is delayed by system …","Bit 15 - It is the idle value of spi_de.","Bit 15 - It is the idle value of spi_de.","Returns the argument unchanged.","Bit 16 - 1: The pulse of spi_hsync is out in vertical …","Bit 16 - 1: The pulse of spi_hsync is out in vertical …","Calls <code>U::from(self)</code>.","","","","Field <code>D_CD_NUM</code> reader - the output spi_cd is delayed by …","Field <code>D_CD_NUM</code> writer - the output spi_cd is delayed by …","Field <code>D_DE_NUM</code> reader - the output spi_de is delayed by …","Field <code>D_DE_NUM</code> writer - the output spi_de is delayed by …","Field <code>D_DQS_NUM</code> reader - the output spi_dqs is delayed by …","Field <code>D_DQS_NUM</code> writer - the output spi_dqs is delayed by …","Field <code>D_HSYNC_NUM</code> reader - the output spi_hsync is delayed …","Field <code>D_HSYNC_NUM</code> writer - the output spi_hsync is delayed …","Field <code>D_VSYNC_NUM</code> reader - the output spi_vsync is delayed …","Field <code>D_VSYNC_NUM</code> writer - the output spi_vsync is delayed …","LCD delay mode","Register <code>LCD_D_NUM</code> reader","Register <code>LCD_D_NUM</code> writer","Writes raw bits to the register.","","","Bits 2:3 - the output spi_cd is delayed by system clock …","Bits 2:3 - the output spi_cd is delayed by system clock …","Bits 4:5 - the output spi_de is delayed by system clock …","Bits 4:5 - the output spi_de is delayed by system clock …","Bits 0:1 - the output spi_dqs is delayed by system clock …","Bits 0:1 - the output spi_dqs is delayed by system clock …","Bits 6:7 - the output spi_hsync is delayed by system clock …","Bits 6:7 - the output spi_hsync is delayed by system clock …","Bits 8:9 - the output spi_vsync is delayed by system clock …","Bits 8:9 - the output spi_vsync is delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDR_DTR_EN</code> reader - 1: SPI clk and data of …","Field <code>ADDR_DTR_EN</code> writer - 1: SPI clk and data of …","Field <code>CD_ADDR_SET</code> reader - 1: spi_cd = !SPI_CD_IDLE_EDGE …","Field <code>CD_ADDR_SET</code> writer - 1: spi_cd = !SPI_CD_IDLE_EDGE …","Field <code>CD_CMD_SET</code> reader - 1: spi_cd = !SPI_CD_IDLE_EDGE …","Field <code>CD_CMD_SET</code> writer - 1: spi_cd = !SPI_CD_IDLE_EDGE …","Field <code>CD_DATA_SET</code> reader - 1: spi_cd = !SPI_CD_IDLE_EDGE …","Field <code>CD_DATA_SET</code> writer - 1: spi_cd = !SPI_CD_IDLE_EDGE …","Field <code>CD_DUMMY_SET</code> reader - 1: spi_cd = !SPI_CD_IDLE_EDGE …","Field <code>CD_DUMMY_SET</code> writer - 1: spi_cd = !SPI_CD_IDLE_EDGE …","Field <code>CD_IDLE_EDGE</code> reader - The default value of spi_cd. …","Field <code>CD_IDLE_EDGE</code> writer - The default value of spi_cd. …","Field <code>CK_DIS</code> reader - 1: spi clk out disable, 0: spi clk …","Field <code>CK_DIS</code> writer - 1: spi clk out disable, 0: spi clk …","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CLK_DATA_DTR_EN</code> reader - 1: SPI master DTR mode is …","Field <code>CLK_DATA_DTR_EN</code> writer - 1: SPI master DTR mode is …","Field <code>CMD_DTR_EN</code> reader - 1: SPI clk and data of …","Field <code>CMD_DTR_EN</code> writer - 1: SPI clk and data of …","Field <code>CS0_DIS</code> reader - SPI CS0 pin enable, 1: disable CS0, …","Field <code>CS0_DIS</code> writer - SPI CS0 pin enable, 1: disable CS0, …","Field <code>CS1_DIS</code> reader - SPI CS1 pin enable, 1: disable CS1, …","Field <code>CS1_DIS</code> writer - SPI CS1 pin enable, 1: disable CS1, …","Field <code>CS2_DIS</code> reader - SPI CS2 pin enable, 1: disable CS2, …","Field <code>CS2_DIS</code> writer - SPI CS2 pin enable, 1: disable CS2, …","Field <code>CS3_DIS</code> reader - SPI CS3 pin enable, 1: disable CS3, …","Field <code>CS3_DIS</code> writer - SPI CS3 pin enable, 1: disable CS3, …","Field <code>CS4_DIS</code> reader - SPI CS4 pin enable, 1: disable CS4, …","Field <code>CS4_DIS</code> writer - SPI CS4 pin enable, 1: disable CS4, …","Field <code>CS5_DIS</code> reader - SPI CS5 pin enable, 1: disable CS5, …","Field <code>CS5_DIS</code> writer - SPI CS5 pin enable, 1: disable CS5, …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","Field <code>DATA_DTR_EN</code> reader - 1: SPI clk and data of SPI_DOUT …","Field <code>DATA_DTR_EN</code> writer - 1: SPI clk and data of SPI_DOUT …","Field <code>DQS_IDLE_EDGE</code> reader - The default value of spi_dqs. …","Field <code>DQS_IDLE_EDGE</code> writer - The default value of spi_dqs. …","Field <code>MASTER_CS_POL</code> reader - In the master mode the bits …","Field <code>MASTER_CS_POL</code> writer - In the master mode the bits …","SPI misc register","Field <code>QUAD_DIN_PIN_SWAP</code> reader - 1: spi quad input swap …","Field <code>QUAD_DIN_PIN_SWAP</code> writer - 1: spi quad input swap …","Register <code>MISC</code> reader","Field <code>SLAVE_CS_POL</code> reader - spi slave input cs polarity …","Field <code>SLAVE_CS_POL</code> writer - spi slave input cs polarity …","Register <code>MISC</code> writer","Bit 18 - 1: SPI clk and data of SPI_SEND_ADDR state are in …","Bit 18 - 1: SPI clk and data of SPI_SEND_ADDR state are in …","Writes raw bits to the register.","","","Bit 22 - 1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is …","Bit 22 - 1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is …","Bit 25 - 1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is …","Bit 25 - 1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is …","Bit 20 - 1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is …","Bit 20 - 1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is …","Bit 21 - 1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is …","Bit 21 - 1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is …","Bit 26 - The default value of spi_cd. Can be configured in …","Bit 26 - The default value of spi_cd. Can be configured in …","Bit 6 - 1: spi clk out disable, 0: spi clk out enable. Can …","Bit 6 - 1: spi clk out disable, 0: spi clk out enable. Can …","Bit 29 - 1: spi clk line is high when idle 0: spi clk line …","Bit 29 - 1: spi clk line is high when idle 0: spi clk line …","Bit 16 - 1: SPI master DTR mode is applied to SPI clk, …","Bit 16 - 1: SPI master DTR mode is applied to SPI clk, …","Bit 19 - 1: SPI clk and data of SPI_SEND_CMD state are in …","Bit 19 - 1: SPI clk and data of SPI_SEND_CMD state are in …","Bit 0 - SPI CS0 pin enable, 1: disable CS0, 0: SPI_CS0 …","Bit 0 - SPI CS0 pin enable, 1: disable CS0, 0: SPI_CS0 …","Bit 1 - SPI CS1 pin enable, 1: disable CS1, 0: SPI_CS1 …","Bit 1 - SPI CS1 pin enable, 1: disable CS1, 0: SPI_CS1 …","Bit 2 - SPI CS2 pin enable, 1: disable CS2, 0: SPI_CS2 …","Bit 2 - SPI CS2 pin enable, 1: disable CS2, 0: SPI_CS2 …","Bit 3 - SPI CS3 pin enable, 1: disable CS3, 0: SPI_CS3 …","Bit 3 - SPI CS3 pin enable, 1: disable CS3, 0: SPI_CS3 …","Bit 4 - SPI CS4 pin enable, 1: disable CS4, 0: SPI_CS4 …","Bit 4 - SPI CS4 pin enable, 1: disable CS4, 0: SPI_CS4 …","Bit 5 - SPI CS5 pin enable, 1: disable CS5, 0: SPI_CS5 …","Bit 5 - SPI CS5 pin enable, 1: disable CS5, 0: SPI_CS5 …","Bit 30 - spi cs line keep low when the bit is set. Can be …","Bit 30 - spi cs line keep low when the bit is set. Can be …","Bit 17 - 1: SPI clk and data of SPI_DOUT and SPI_DIN state …","Bit 17 - 1: SPI clk and data of SPI_DOUT and SPI_DIN state …","Bit 24 - The default value of spi_dqs. Can be configured …","Bit 24 - The default value of spi_dqs. Can be configured …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 7:12 - In the master mode the bits are the polarity …","Bits 7:12 - In the master mode the bits are the polarity …","Bit 31 - 1: spi quad input swap enable 0: spi quad input …","Bit 31 - 1: spi quad input swap enable 0: spi quad input …","Bit 23 - spi slave input cs polarity select. 1: inv 0: not …","Bit 23 - spi slave input cs polarity select. 1: inv 0: not …","","","","MISO length","Register <code>MISO_DLEN</code> reader","Field <code>USR_MISO_DBITLEN</code> reader - The length in bits of …","Field <code>USR_MISO_DBITLEN</code> writer - The length in bits of …","Register <code>MISO_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:22 - The length in bits of read-data. The register …","Bits 0:22 - The length in bits of read-data. The register …","MOSI length","Register <code>MOSI_DLEN</code> reader","Field <code>USR_MOSI_DBITLEN</code> reader - The length in bits of …","Field <code>USR_MOSI_DBITLEN</code> writer - The length in bits of …","Register <code>MOSI_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:22 - The length in bits of write-data. The register …","Bits 0:22 - The length in bits of write-data. The register …","Field <code>DMA_OUT_EOF_BFR_DES_ADDR</code> reader - The address of …","The latest SPI DMA eof TX buffer address","Register <code>OUT_EOF_BFR_DES_ADDR</code> reader","","","Bits 0:31 - The address of buffer relative to the outlink …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_OUT_EOF_DES_ADDR</code> reader - The last outlink …","The latest SPI DMA eof TX descriptor address","Register <code>OUT_EOF_DES_ADDR</code> reader","","","Bits 0:31 - The last outlink descriptor address when spi …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_OUTLINK_DSCR</code> reader - The content of current out …","Current SPI DMA TX descriptor pointer","Register <code>OUTLINK_DSCR</code> reader","","","Bits 0:31 - The content of current out descriptor pointer.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_OUTLINK_DSCR_BF0</code> reader - The content of next …","Next SPI DMA TX descriptor pointer","Register <code>OUTLINK_DSCR_BF0</code> reader","","","Bits 0:31 - The content of next out descriptor pointer.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_OUTLINK_DSCR_BF1</code> reader - The content of current …","Current SPI DMA TX buffer pointer","Register <code>OUTLINK_DSCR_BF1</code> reader","","","Bits 0:31 - The content of current out descriptor data …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - SPI register version.","Field <code>DATE</code> writer - SPI register version.","Register <code>REG_DATE</code> reader","SPI version control","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - SPI register version.","Bits 0:27 - SPI register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INT_DMA_SEG_TRANS_EN</code> reader - SPI_DMA_SEG_TRANS_DONE …","Field <code>INT_DMA_SEG_TRANS_EN</code> writer - SPI_DMA_SEG_TRANS_DONE …","Field <code>INT_RD_BUF_DONE_EN</code> reader - SPI_SLV_RD_BUF_DONE …","Field <code>INT_RD_BUF_DONE_EN</code> writer - SPI_SLV_RD_BUF_DONE …","Field <code>INT_RD_DMA_DONE_EN</code> reader - SPI_SLV_RD_DMA_DONE …","Field <code>INT_RD_DMA_DONE_EN</code> writer - SPI_SLV_RD_DMA_DONE …","Field <code>INT_TRANS_DONE_EN</code> reader - SPI_TRANS_DONE Interrupt …","Field <code>INT_TRANS_DONE_EN</code> writer - SPI_TRANS_DONE Interrupt …","Field <code>INT_WR_BUF_DONE_EN</code> reader - SPI_SLV_WR_BUF_DONE …","Field <code>INT_WR_BUF_DONE_EN</code> writer - SPI_SLV_WR_BUF_DONE …","Field <code>INT_WR_DMA_DONE_EN</code> reader - SPI_SLV_WR_DMA_DONE …","Field <code>INT_WR_DMA_DONE_EN</code> writer - SPI_SLV_WR_DMA_DONE …","Field <code>MODE</code> reader - Set SPI work mode. 1: slave mode 0: …","Field <code>MODE</code> writer - Set SPI work mode. 1: slave mode 0: …","Register <code>SLAVE</code> reader","Field <code>SEG_MAGIC_ERR_INT_EN</code> reader - 1: Enable seg magic …","Field <code>SEG_MAGIC_ERR_INT_EN</code> writer - 1: Enable seg magic …","SPI slave control register","Field <code>SOFT_RESET</code> reader - Software reset enable, reset the …","Field <code>SOFT_RESET</code> writer - Software reset enable, reset the …","Field <code>TRANS_CNT</code> reader - The operations counter in both …","Field <code>TRANS_DONE_AUTO_CLR_EN</code> reader - SPI_TRANS_DONE auto …","Field <code>TRANS_DONE_AUTO_CLR_EN</code> writer - SPI_TRANS_DONE auto …","Field <code>TRANS_DONE</code> reader - The interrupt raw bit for the …","Field <code>TRANS_DONE</code> writer - The interrupt raw bit for the …","Register <code>SLAVE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 10 - SPI_DMA_SEG_TRANS_DONE Interrupt enable. 1: …","Bit 10 - SPI_DMA_SEG_TRANS_DONE Interrupt enable. 1: …","Bit 5 - SPI_SLV_RD_BUF_DONE Interrupt enable. 1: enable 0: …","Bit 5 - SPI_SLV_RD_BUF_DONE Interrupt enable. 1: enable 0: …","Bit 7 - SPI_SLV_RD_DMA_DONE Interrupt enable. 1: enable 0: …","Bit 7 - SPI_SLV_RD_DMA_DONE Interrupt enable. 1: enable 0: …","Bit 9 - SPI_TRANS_DONE Interrupt enable. 1: enable 0: …","Bit 9 - SPI_TRANS_DONE Interrupt enable. 1: enable 0: …","Bit 6 - SPI_SLV_WR_BUF_DONE Interrupt enable. 1: enable 0: …","Bit 6 - SPI_SLV_WR_BUF_DONE Interrupt enable. 1: enable 0: …","Bit 8 - SPI_SLV_WR_DMA_DONE Interrupt enable. 1: enable 0: …","Bit 8 - SPI_SLV_WR_DMA_DONE Interrupt enable. 1: enable 0: …","Calls <code>U::from(self)</code>.","Bit 30 - Set SPI work mode. 1: slave mode 0: master mode.","Bit 30 - Set SPI work mode. 1: slave mode 0: master mode.","Bit 11 - 1: Enable seg magic value error interrupt. 0: …","Bit 11 - 1: Enable seg magic value error interrupt. 0: …","Bit 31 - Software reset enable, reset the spi clock line …","Bit 31 - Software reset enable, reset the spi clock line …","Bits 23:26 - The operations counter in both the master …","Bit 4 - The interrupt raw bit for the completion of any …","Bit 4 - The interrupt raw bit for the completion of any …","Bit 29 - SPI_TRANS_DONE auto clear enable, clear it 3 apb …","Bit 29 - SPI_TRANS_DONE auto clear enable, clear it 3 apb …","","","","Register <code>SLAVE1</code> reader","SPI slave control register 1","Field <code>SLV_ADDR_ERR_CLR</code> reader - 1: Clear SPI_SLV_ADDR_ERR. …","Field <code>SLV_ADDR_ERR_CLR</code> writer - 1: Clear SPI_SLV_ADDR_ERR. …","Field <code>SLV_ADDR_ERR</code> reader - 1: The address value of the …","Field <code>SLV_CMD_ERR_CLR</code> reader - 1: Clear SPI_SLV_CMD_ERR. …","Field <code>SLV_CMD_ERR_CLR</code> writer - 1: Clear SPI_SLV_CMD_ERR. …","Field <code>SLV_CMD_ERR</code> reader - 1: The command value of the …","Field <code>SLV_LAST_ADDR</code> reader - In the slave mode it is the …","Field <code>SLV_LAST_ADDR</code> writer - In the slave mode it is the …","Field <code>SLV_LAST_COMMAND</code> reader - In the slave mode it is …","Field <code>SLV_LAST_COMMAND</code> writer - In the slave mode it is …","Field <code>SLV_NO_QPI_EN</code> reader - 1: spi slave QPI mode is not …","Field <code>SLV_NO_QPI_EN</code> writer - 1: spi slave QPI mode is not …","Field <code>SLV_WR_DMA_DONE</code> reader - The interrupt raw bit for …","Field <code>SLV_WR_DMA_DONE</code> writer - The interrupt raw bit for …","Register <code>SLAVE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13 - 1: The address value of the last SPI transfer is …","Bit 10 - 1: Clear SPI_SLV_ADDR_ERR. 0: not valid. Can be …","Bit 10 - 1: Clear SPI_SLV_ADDR_ERR. 0: not valid. Can be …","Bit 14 - 1: The command value of the last SPI transfer is …","Bit 11 - 1: Clear SPI_SLV_CMD_ERR. 0: not valid. Can be …","Bit 11 - 1: Clear SPI_SLV_CMD_ERR. 0: not valid. Can be …","Bits 24:31 - In the slave mode it is the value of address.","Bits 24:31 - In the slave mode it is the value of address.","Bits 16:23 - In the slave mode it is the value of command.","Bits 16:23 - In the slave mode it is the value of command.","Bit 12 - 1: spi slave QPI mode is not supported. 0: spi …","Bit 12 - 1: spi slave QPI mode is not supported. 0: spi …","Bit 15 - The interrupt raw bit for the completion of dma …","Bit 15 - The interrupt raw bit for the completion of dma …","","","","Field <code>DMA_SEG_MAGIC_VALUE</code> reader - The magic value of BM …","Field <code>DMA_SEG_MAGIC_VALUE</code> writer - The magic value of BM …","Register <code>SLV_RD_BYTE</code> reader","Field <code>SLV_DATA_BYTELEN</code> reader - The full-duplex or …","Field <code>SLV_DATA_BYTELEN</code> writer - The full-duplex or …","Field <code>SLV_RDBUF_BYTELEN_EN</code> reader - 1: …","Field <code>SLV_RDBUF_BYTELEN_EN</code> writer - 1: …","Field <code>SLV_RDDMA_BYTELEN_EN</code> reader - 1: …","Field <code>SLV_RDDMA_BYTELEN_EN</code> writer - 1: …","SPI interrupt control register","Field <code>SLV_RD_DMA_DONE</code> reader - The interrupt raw bit for …","Field <code>SLV_RD_DMA_DONE</code> writer - The interrupt raw bit for …","Field <code>SLV_WRBUF_BYTELEN_EN</code> reader - 1: …","Field <code>SLV_WRBUF_BYTELEN_EN</code> writer - 1: …","Field <code>SLV_WRDMA_BYTELEN_EN</code> reader - 1: …","Field <code>SLV_WRDMA_BYTELEN_EN</code> writer - 1: …","Field <code>USR_CONF</code> reader - 1: Enable the DMA CONF phase of …","Field <code>USR_CONF</code> writer - 1: Enable the DMA CONF phase of …","Register <code>SLV_RD_BYTE</code> writer","Writes raw bits to the register.","","","Bits 24:27 - The magic value of BM table in master DMA …","Bits 24:27 - The magic value of BM table in master DMA …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - The full-duplex or half-duplex data byte …","Bits 0:19 - The full-duplex or half-duplex data byte …","Bit 30 - The interrupt raw bit for the completion of …","Bit 30 - The interrupt raw bit for the completion of …","Bit 22 - 1: SPI_SLV_DATA_BYTELEN stores data byte length …","Bit 22 - 1: SPI_SLV_DATA_BYTELEN stores data byte length …","Bit 20 - 1: SPI_SLV_DATA_BYTELEN stores data byte length …","Bit 20 - 1: SPI_SLV_DATA_BYTELEN stores data byte length …","Bit 23 - 1: SPI_SLV_DATA_BYTELEN stores data byte length …","Bit 23 - 1: SPI_SLV_DATA_BYTELEN stores data byte length …","Bit 21 - 1: SPI_SLV_DATA_BYTELEN stores data byte length …","Bit 21 - 1: SPI_SLV_DATA_BYTELEN stores data byte length …","","","","Bit 31 - 1: Enable the DMA CONF phase of current seg-trans …","Bit 31 - 1: Enable the DMA CONF phase of current seg-trans …","Register <code>SLV_RDBUF_DLEN</code> reader","Field <code>SEG_MAGIC_ERR</code> reader - 1: The recent magic value in …","Field <code>SEG_MAGIC_ERR</code> writer - 1: The recent magic value in …","Field <code>SLV_DMA_RD_BYTELEN</code> reader - In the slave mode it is …","Field <code>SLV_DMA_RD_BYTELEN</code> writer - In the slave mode it is …","SPI magic error and slave control register","Field <code>SLV_RD_BUF_DONE</code> reader - The interrupt raw bit for …","Field <code>SLV_RD_BUF_DONE</code> writer - The interrupt raw bit for …","Register <code>SLV_RDBUF_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25 - 1: The recent magic value in CONF buffer is not …","Bit 25 - 1: The recent magic value in CONF buffer is not …","Bits 0:19 - In the slave mode it is the length in bytes …","Bits 0:19 - In the slave mode it is the length in bytes …","Bit 24 - The interrupt raw bit for the completion of …","Bit 24 - The interrupt raw bit for the completion of …","","","","Field <code>CONF_BASE_BITLEN</code> reader - The basic spi_clk cycles …","Field <code>CONF_BASE_BITLEN</code> writer - The basic spi_clk cycles …","Register <code>SLV_WRBUF_DLEN</code> reader","SPI slave Wr_BUF interrupt and CONF control register","Field <code>SLV_WR_BUF_DONE</code> reader - The interrupt raw bit for …","Field <code>SLV_WR_BUF_DONE</code> writer - The interrupt raw bit for …","Register <code>SLV_WRBUF_DLEN</code> writer","Writes raw bits to the register.","","","Bits 25:31 - The basic spi_clk cycles of CONF state. The …","Bits 25:31 - The basic spi_clk cycles of CONF state. The …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 24 - The interrupt raw bit for the completion of …","Bit 24 - The interrupt raw bit for the completion of …","","","","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>CS_HOLD</code> reader - spi cs keep low when spi is in done …","Field <code>CS_HOLD</code> writer - spi cs keep low when spi is in done …","Field <code>CS_SETUP</code> reader - spi cs is enable when spi is in …","Field <code>CS_SETUP</code> writer - spi cs is enable when spi is in …","Field <code>DOUTDIN</code> reader - Set the bit to enable full duplex …","Field <code>DOUTDIN</code> writer - Set the bit to enable full duplex …","Field <code>FWRITE_DUAL</code> reader - In the write operations …","Field <code>FWRITE_DUAL</code> writer - In the write operations …","Field <code>FWRITE_OCT</code> reader - In the write operations …","Field <code>FWRITE_OCT</code> writer - In the write operations …","Field <code>FWRITE_QUAD</code> reader - In the write operations …","Field <code>FWRITE_QUAD</code> writer - In the write operations …","Field <code>OPI_MODE</code> reader - Just for master mode. 1: spi …","Field <code>OPI_MODE</code> writer - Just for master mode. 1: spi …","Field <code>QPI_MODE</code> reader - Both for master mode and slave …","Field <code>QPI_MODE</code> writer - Both for master mode and slave …","Register <code>USER</code> reader","Field <code>RD_BYTE_ORDER</code> reader - In read-data (MISO) phase 1: …","Field <code>RD_BYTE_ORDER</code> writer - In read-data (MISO) phase 1: …","Field <code>RSCK_I_EDGE</code> reader - In the slave mode, this bit can …","Field <code>RSCK_I_EDGE</code> writer - In the slave mode, this bit can …","Field <code>SIO</code> reader - Set the bit to enable 3-line half …","Field <code>SIO</code> writer - Set the bit to enable 3-line half …","Field <code>TSCK_I_EDGE</code> reader - In the slave mode, this bit can …","Field <code>TSCK_I_EDGE</code> writer - In the slave mode, this bit can …","SPI USER control register","Field <code>USR_ADDR_HOLD</code> reader - spi is hold at address state …","Field <code>USR_ADDR_HOLD</code> writer - spi is hold at address state …","Field <code>USR_ADDR</code> reader - This bit enable the address phase …","Field <code>USR_ADDR</code> writer - This bit enable the address phase …","Field <code>USR_CMD_HOLD</code> reader - spi is hold at command state …","Field <code>USR_CMD_HOLD</code> writer - spi is hold at command state …","Field <code>USR_COMMAND</code> reader - This bit enable the command …","Field <code>USR_COMMAND</code> writer - This bit enable the command …","Field <code>USR_CONF_NXT</code> reader - 1: Enable the DMA CONF phase …","Field <code>USR_CONF_NXT</code> writer - 1: Enable the DMA CONF phase …","Field <code>USR_DIN_HOLD</code> reader - spi is hold at data in state …","Field <code>USR_DIN_HOLD</code> writer - spi is hold at data in state …","Field <code>USR_DOUT_HOLD</code> reader - spi is hold at data out state …","Field <code>USR_DOUT_HOLD</code> writer - spi is hold at data out state …","Field <code>USR_DUMMY_HOLD</code> reader - spi is hold at dummy state …","Field <code>USR_DUMMY_HOLD</code> writer - spi is hold at dummy state …","Field <code>USR_DUMMY_IDLE</code> reader - spi clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - spi clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Field <code>USR_HOLD_POL</code> reader - It is combined with hold bits …","Field <code>USR_HOLD_POL</code> writer - It is combined with hold bits …","Field <code>USR_MISO_HIGHPART</code> reader - read-data phase only …","Field <code>USR_MISO_HIGHPART</code> writer - read-data phase only …","Field <code>USR_MISO</code> reader - This bit enable the read-data …","Field <code>USR_MISO</code> writer - This bit enable the read-data …","Field <code>USR_MOSI_HIGHPART</code> reader - write-data phase only …","Field <code>USR_MOSI_HIGHPART</code> writer - write-data phase only …","Field <code>USR_MOSI</code> reader - This bit enable the write-data …","Field <code>USR_MOSI</code> writer - This bit enable the write-data …","Field <code>USR_PREP_HOLD</code> reader - spi is hold at prepare state …","Field <code>USR_PREP_HOLD</code> writer - spi is hold at prepare state …","Register <code>USER</code> writer","Field <code>WR_BYTE_ORDER</code> reader - In command address write-data …","Field <code>WR_BYTE_ORDER</code> writer - In command address write-data …","Writes raw bits to the register.","","","Bit 9 - the bit combined with SPI_DOUT_MODE register to …","Bit 9 - the bit combined with SPI_DOUT_MODE register to …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 0 - Set the bit to enable full duplex communication. …","Bit 0 - Set the bit to enable full duplex communication. …","Returns the argument unchanged.","Bit 12 - In the write operations read-data phase is in …","Bit 12 - In the write operations read-data phase is in …","Bit 14 - In the write operations read-data phase is in …","Bit 14 - In the write operations read-data phase is in …","Bit 13 - In the write operations read-data phase is in …","Bit 13 - In the write operations read-data phase is in …","Calls <code>U::from(self)</code>.","Bit 4 - Just for master mode. 1: spi controller is in OPI …","Bit 4 - Just for master mode. 1: spi controller is in OPI …","Bit 3 - Both for master mode and slave mode. 1: spi …","Bit 3 - Both for master mode and slave mode. 1: spi …","Bit 10 - In read-data (MISO) phase 1: big-endian 0: …","Bit 10 - In read-data (MISO) phase 1: big-endian 0: …","Bit 8 - In the slave mode, this bit can be used to change …","Bit 8 - In the slave mode, this bit can be used to change …","Bit 16 - Set the bit to enable 3-line half duplex …","Bit 16 - Set the bit to enable 3-line half duplex …","","","Bit 5 - In the slave mode, this bit can be used to change …","Bit 5 - In the slave mode, this bit can be used to change …","","Bit 30 - This bit enable the address phase of an …","Bit 30 - This bit enable the address phase of an …","Bit 21 - spi is hold at address state the bit are combined …","Bit 21 - spi is hold at address state the bit are combined …","Bit 22 - spi is hold at command state the bit are combined …","Bit 22 - spi is hold at command state the bit are combined …","Bit 31 - This bit enable the command phase of an …","Bit 31 - This bit enable the command phase of an …","Bit 15 - 1: Enable the DMA CONF phase of next seg-trans …","Bit 15 - 1: Enable the DMA CONF phase of next seg-trans …","Bit 19 - spi is hold at data in state the bit are combined …","Bit 19 - spi is hold at data in state the bit are combined …","Bit 18 - spi is hold at data out state the bit are …","Bit 18 - spi is hold at data out state the bit are …","Bit 29 - This bit enable the dummy phase of an operation. …","Bit 29 - This bit enable the dummy phase of an operation. …","Bit 20 - spi is hold at dummy state the bit are combined …","Bit 20 - spi is hold at dummy state the bit are combined …","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 17 - It is combined with hold bits to set the polarity …","Bit 17 - It is combined with hold bits to set the polarity …","Bit 28 - This bit enable the read-data phase of an …","Bit 28 - This bit enable the read-data phase of an …","Bit 24 - read-data phase only access to high-part of the …","Bit 24 - read-data phase only access to high-part of the …","Bit 27 - This bit enable the write-data phase of an …","Bit 27 - This bit enable the write-data phase of an …","Bit 25 - write-data phase only access to high-part of the …","Bit 25 - write-data phase only access to high-part of the …","Bit 23 - spi is hold at prepare state the bit are combined …","Bit 23 - spi is hold at prepare state the bit are combined …","Bit 11 - In command address write-data (MOSI) phases 1: …","Bit 11 - In command address write-data (MOSI) phases 1: …","Register <code>USER1</code> reader","SPI USER control register 1","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_ADDR_BITLEN</code> writer - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in spi_clk …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in spi_clk …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 27:31 - The length in bits of address phase. The …","Bits 27:31 - The length in bits of address phase. The …","Bits 0:7 - The length in spi_clk cycles of dummy phase. …","Bits 0:7 - The length in spi_clk cycles of dummy phase. …","Register <code>USER2</code> reader","SPI USER control register 2","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command. Can …","Field <code>USR_COMMAND_VALUE</code> writer - The value of command. Can …","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command. Can be configured in …","Bits 0:15 - The value of command. Can be configured in …","Field <code>BUF0</code> reader - 32 bits data buffer 0, transferred in …","Field <code>BUF0</code> writer - 32 bits data buffer 0, transferred in …","Register <code>W0</code> reader","Register <code>W0</code> writer","Data buffer 0","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 0, transferred in the unit …","Bits 0:31 - 32 bits data buffer 0, transferred in the unit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF1</code> reader - 32 bits data buffer 1, transferred in …","Field <code>BUF1</code> writer - 32 bits data buffer 1, transferred in …","Register <code>W1</code> reader","Register <code>W1</code> writer","Data buffer 1","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 1, transferred in the unit …","Bits 0:31 - 32 bits data buffer 1, transferred in the unit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF10</code> reader - 32 bits data buffer 10, transferred …","Field <code>BUF10</code> writer - 32 bits data buffer 10, transferred …","Register <code>W10</code> reader","Register <code>W10</code> writer","Data buffer 10","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 10, transferred in the …","Bits 0:31 - 32 bits data buffer 10, transferred in the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF11</code> reader - 32 bits data buffer 11, transferred …","Field <code>BUF11</code> writer - 32 bits data buffer 11, transferred …","Register <code>W11</code> reader","Register <code>W11</code> writer","Data buffer 11","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 11, transferred in the …","Bits 0:31 - 32 bits data buffer 11, transferred in the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF12</code> reader - 32 bits data buffer 12, transferred …","Field <code>BUF12</code> writer - 32 bits data buffer 12, transferred …","Register <code>W12</code> reader","Register <code>W12</code> writer","Data buffer 12","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 12, transferred in the …","Bits 0:31 - 32 bits data buffer 12, transferred in the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF13</code> reader - 32 bits data buffer 13, transferred …","Field <code>BUF13</code> writer - 32 bits data buffer 13, transferred …","Register <code>W13</code> reader","Register <code>W13</code> writer","Data buffer 13","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 13, transferred in the …","Bits 0:31 - 32 bits data buffer 13, transferred in the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF14</code> reader - 32 bits data buffer 14, transferred …","Field <code>BUF14</code> writer - 32 bits data buffer 14, transferred …","Register <code>W14</code> reader","Register <code>W14</code> writer","Data buffer 14","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 14, transferred in the …","Bits 0:31 - 32 bits data buffer 14, transferred in the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF15</code> reader - 32 bits data buffer 15, transferred …","Field <code>BUF15</code> writer - 32 bits data buffer 15, transferred …","Register <code>W15</code> reader","Register <code>W15</code> writer","Data buffer 15","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 15, transferred in the …","Bits 0:31 - 32 bits data buffer 15, transferred in the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF16</code> reader - 32 bits data buffer 16, transferred …","Field <code>BUF16</code> writer - 32 bits data buffer 16, transferred …","Register <code>W16</code> reader","Register <code>W16</code> writer","Data buffer 16","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 16, transferred in the …","Bits 0:31 - 32 bits data buffer 16, transferred in the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF17</code> reader - 32 bits data buffer 17, transferred …","Field <code>BUF17</code> writer - 32 bits data buffer 17, transferred …","Register <code>W17</code> reader","Register <code>W17</code> writer","Data buffer 17","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 17, transferred in the …","Bits 0:31 - 32 bits data buffer 17, transferred in the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF2</code> reader - 32 bits data buffer 2, transferred in …","Field <code>BUF2</code> writer - 32 bits data buffer 2, transferred in …","Register <code>W2</code> reader","Register <code>W2</code> writer","Data buffer 2","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 2, transferred in the unit …","Bits 0:31 - 32 bits data buffer 2, transferred in the unit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF3</code> reader - 32 bits data buffer 3, transferred in …","Field <code>BUF3</code> writer - 32 bits data buffer 3, transferred in …","Register <code>W3</code> reader","Register <code>W3</code> writer","Data buffer 3","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 3, transferred in the unit …","Bits 0:31 - 32 bits data buffer 3, transferred in the unit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF4</code> reader - 32 bits data buffer 4, transferred in …","Field <code>BUF4</code> writer - 32 bits data buffer 4, transferred in …","Register <code>W4</code> reader","Register <code>W4</code> writer","Data buffer 4","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 4, transferred in the unit …","Bits 0:31 - 32 bits data buffer 4, transferred in the unit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF5</code> reader - 32 bits data buffer 5, transferred in …","Field <code>BUF5</code> writer - 32 bits data buffer 5, transferred in …","Register <code>W5</code> reader","Register <code>W5</code> writer","Data buffer 5","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 5, transferred in the unit …","Bits 0:31 - 32 bits data buffer 5, transferred in the unit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF6</code> reader - 32 bits data buffer 6, transferred in …","Field <code>BUF6</code> writer - 32 bits data buffer 6, transferred in …","Register <code>W6</code> reader","Register <code>W6</code> writer","Data buffer 6","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 6, transferred in the unit …","Bits 0:31 - 32 bits data buffer 6, transferred in the unit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF7</code> reader - 32 bits data buffer 7, transferred in …","Field <code>BUF7</code> writer - 32 bits data buffer 7, transferred in …","Register <code>W7</code> reader","Register <code>W7</code> writer","Data buffer 7","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 7, transferred in the unit …","Bits 0:31 - 32 bits data buffer 7, transferred in the unit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF8</code> reader - 32 bits data buffer 8, transferred in …","Field <code>BUF8</code> writer - 32 bits data buffer 8, transferred in …","Register <code>W8</code> reader","Register <code>W8</code> writer","Data buffer 8","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 8, transferred in the unit …","Bits 0:31 - 32 bits data buffer 8, transferred in the unit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF9</code> reader - 32 bits data buffer 9, transferred in …","Field <code>BUF9</code> writer - 32 bits data buffer 9, transferred in …","Register <code>W9</code> reader","Register <code>W9</code> writer","Data buffer 9","Writes raw bits to the register.","","","Bits 0:31 - 32 bits data buffer 9, transferred in the unit …","Bits 0:31 - 32 bits data buffer 9, transferred in the unit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CLK_OUT_EN (rw) register accessor: ","DATE (rw) register accessor: ","EXT_MEM_PMS_LOCK (rw) register accessor: ","FLASH_ACE0_ADDR (rw) register accessor: ","FLASH_ACE0_ATTR (rw) register accessor: ","FLASH_ACE0_SIZE (rw) register accessor: ","FLASH_ACE1_ADDR (rw) register accessor: ","FLASH_ACE1_ATTR (rw) register accessor: ","FLASH_ACE1_SIZE (rw) register accessor: ","FLASH_ACE2_ADDR (rw) register accessor: ","FLASH_ACE2_ATTR (rw) register accessor: ","FLASH_ACE2_SIZE (rw) register accessor: ","FLASH_ACE3_ADDR (rw) register accessor: ","FLASH_ACE3_ATTR (rw) register accessor: ","FLASH_ACE3_SIZE (rw) register accessor: ","FRONT_END_MEM_PD (rw) register accessor: ","HOST_INF_SEL (rw) register accessor: ","REDCY_SIG0 (rw) register accessor: ","REDCY_SIG1 (rw) register accessor: ","Register block","SDIO_CTRL (rw) register accessor: ","SPI_MEM_PMS_CTRL (rw) register accessor: ","SPI_MEM_REJECT_ADDR (r) register accessor: ","SRAM_ACE0_ADDR (rw) register accessor: ","SRAM_ACE0_ATTR (rw) register accessor: ","SRAM_ACE0_SIZE (rw) register accessor: ","SRAM_ACE1_ADDR (rw) register accessor: ","SRAM_ACE1_ATTR (rw) register accessor: ","SRAM_ACE1_SIZE (rw) register accessor: ","SRAM_ACE2_ADDR (rw) register accessor: ","SRAM_ACE2_ATTR (rw) register accessor: ","SRAM_ACE2_SIZE (rw) register accessor: ","SRAM_ACE3_ADDR (rw) register accessor: ","SRAM_ACE3_ATTR (rw) register accessor: ","SRAM_ACE3_SIZE (rw) register accessor: ","SYSCLK_CONF (rw) register accessor: ","TICK_CONF (rw) register accessor: ","WIFI_BB_CFG (rw) register accessor: ","WIFI_BB_CFG_2 (rw) register accessor: ","WIFI_CLK_EN (rw) register accessor: ","WIFI_RST_EN (rw) register accessor: ","","","","0x08 - ","","0x3fc - ","","0x10 - ","","0x24 - ","","0x14 - ","","0x34 - ","","0x28 - ","","0x18 - ","","0x38 - ","","0x2c - ","","0x1c - ","","0x3c - ","","0x30 - ","","0x20 - ","","0x40 - ","Returns the argument unchanged.","","0x98 - ","","0x0c - ","Calls <code>U::from(self)</code>.","","0x80 - ","","0x84 - ","","0x7c - ","","0x74 - ","","0x78 - ","","0x54 - ","","0x44 - ","","0x64 - ","","0x58 - ","","0x48 - ","","0x68 - ","","0x5c - ","","0x4c - ","","0x6c - ","","0x60 - ","","0x50 - ","","0x70 - ","","0x00 - ","","0x04 - ","","","","","0x88 - ","","0x8c - ","","0x90 - ","","0x94 - ","Field <code>CLK160_OEN</code> reader - ","Field <code>CLK160_OEN</code> writer - ","Field <code>CLK20_OEN</code> reader - ","Field <code>CLK20_OEN</code> writer - ","Field <code>CLK22_OEN</code> reader - ","Field <code>CLK22_OEN</code> writer - ","Field <code>CLK40X_BB_OEN</code> reader - ","Field <code>CLK40X_BB_OEN</code> writer - ","Field <code>CLK44_OEN</code> reader - ","Field <code>CLK44_OEN</code> writer - ","Field <code>CLK80_OEN</code> reader - ","Field <code>CLK80_OEN</code> writer - ","Field <code>CLK_320M_OEN</code> reader - ","Field <code>CLK_320M_OEN</code> writer - ","Field <code>CLK_ADC_INF_OEN</code> reader - ","Field <code>CLK_ADC_INF_OEN</code> writer - ","Field <code>CLK_BB_OEN</code> reader - ","Field <code>CLK_BB_OEN</code> writer - ","Field <code>CLK_DAC_CPU_OEN</code> reader - ","Field <code>CLK_DAC_CPU_OEN</code> writer - ","You can <code>read</code> this register and get <code>clk_out_en::R</code>.  You can …","Field <code>CLK_XTAL_OEN</code> reader - ","Field <code>CLK_XTAL_OEN</code> writer - ","Register <code>CLK_OUT_EN</code> reader","Register <code>CLK_OUT_EN</code> writer","Writes raw bits to the register.","","","Bit 5","Bit 5","Bit 0","Bit 0","Bit 1","Bit 1","Bit 9","Bit 9","Bit 2","Bit 2","Bit 4","Bit 4","Bit 6","Bit 6","Bit 7","Bit 7","Bit 3","Bit 3","Bit 8","Bit 8","Bit 10","Bit 10","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - ","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - ","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>EXT_MEM_PMS_LOCK</code> reader - ","You can <code>read</code> this register and get <code>ext_mem_pms_lock::R</code>.  …","Field <code>EXT_MEM_PMS_LOCK</code> writer - ","Register <code>EXT_MEM_PMS_LOCK</code> reader","Register <code>EXT_MEM_PMS_LOCK</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>flash_ace0_addr::R</code>.  …","Register <code>FLASH_ACE0_ADDR</code> reader","Field <code>S</code> reader - ","Field <code>S</code> writer - ","Register <code>FLASH_ACE0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Field <code>FLASH_ACE0_ATTR</code> reader - ","You can <code>read</code> this register and get <code>flash_ace0_attr::R</code>.  …","Field <code>FLASH_ACE0_ATTR</code> writer - ","Register <code>FLASH_ACE0_ATTR</code> reader","Register <code>FLASH_ACE0_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:2","Bits 0:2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE0_SIZE</code> reader - ","You can <code>read</code> this register and get <code>flash_ace0_size::R</code>.  …","Field <code>FLASH_ACE0_SIZE</code> writer - ","Register <code>FLASH_ACE0_SIZE</code> reader","Register <code>FLASH_ACE0_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>flash_ace1_addr::R</code>.  …","Register <code>FLASH_ACE1_ADDR</code> reader","Field <code>S</code> reader - ","Field <code>S</code> writer - ","Register <code>FLASH_ACE1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Field <code>FLASH_ACE1_ATTR</code> reader - ","You can <code>read</code> this register and get <code>flash_ace1_attr::R</code>.  …","Field <code>FLASH_ACE1_ATTR</code> writer - ","Register <code>FLASH_ACE1_ATTR</code> reader","Register <code>FLASH_ACE1_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:2","Bits 0:2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE1_SIZE</code> reader - ","You can <code>read</code> this register and get <code>flash_ace1_size::R</code>.  …","Field <code>FLASH_ACE1_SIZE</code> writer - ","Register <code>FLASH_ACE1_SIZE</code> reader","Register <code>FLASH_ACE1_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>flash_ace2_addr::R</code>.  …","Register <code>FLASH_ACE2_ADDR</code> reader","Field <code>S</code> reader - ","Field <code>S</code> writer - ","Register <code>FLASH_ACE2_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Field <code>FLASH_ACE2_ATTR</code> reader - ","You can <code>read</code> this register and get <code>flash_ace2_attr::R</code>.  …","Field <code>FLASH_ACE2_ATTR</code> writer - ","Register <code>FLASH_ACE2_ATTR</code> reader","Register <code>FLASH_ACE2_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:2","Bits 0:2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE2_SIZE</code> reader - ","You can <code>read</code> this register and get <code>flash_ace2_size::R</code>.  …","Field <code>FLASH_ACE2_SIZE</code> writer - ","Register <code>FLASH_ACE2_SIZE</code> reader","Register <code>FLASH_ACE2_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>flash_ace3_addr::R</code>.  …","Register <code>FLASH_ACE3_ADDR</code> reader","Field <code>S</code> reader - ","Field <code>S</code> writer - ","Register <code>FLASH_ACE3_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Field <code>FLASH_ACE3_ATTR</code> reader - ","You can <code>read</code> this register and get <code>flash_ace3_attr::R</code>.  …","Field <code>FLASH_ACE3_ATTR</code> writer - ","Register <code>FLASH_ACE3_ATTR</code> reader","Register <code>FLASH_ACE3_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:2","Bits 0:2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE3_SIZE</code> reader - ","You can <code>read</code> this register and get <code>flash_ace3_size::R</code>.  …","Field <code>FLASH_ACE3_SIZE</code> writer - ","Register <code>FLASH_ACE3_SIZE</code> reader","Register <code>FLASH_ACE3_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AGC_MEM_FORCE_PD</code> reader - ","Field <code>AGC_MEM_FORCE_PD</code> writer - ","Field <code>AGC_MEM_FORCE_PU</code> reader - ","Field <code>AGC_MEM_FORCE_PU</code> writer - ","Field <code>DC_MEM_FORCE_PD</code> reader - ","Field <code>DC_MEM_FORCE_PD</code> writer - ","Field <code>DC_MEM_FORCE_PU</code> reader - ","Field <code>DC_MEM_FORCE_PU</code> writer - ","You can <code>read</code> this register and get <code>front_end_mem_pd::R</code>.  …","Field <code>PBUS_MEM_FORCE_PD</code> reader - ","Field <code>PBUS_MEM_FORCE_PD</code> writer - ","Field <code>PBUS_MEM_FORCE_PU</code> reader - ","Field <code>PBUS_MEM_FORCE_PU</code> writer - ","Register <code>FRONT_END_MEM_PD</code> reader","Register <code>FRONT_END_MEM_PD</code> writer","Bit 1","Bit 1","Bit 0","Bit 0","Writes raw bits to the register.","","","Bit 5","Bit 5","Bit 4","Bit 4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3","Bit 3","Bit 2","Bit 2","","","","You can <code>read</code> this register and get <code>host_inf_sel::R</code>.  You …","Field <code>PERI_IO_SWAP</code> reader - ","Field <code>PERI_IO_SWAP</code> writer - ","Register <code>HOST_INF_SEL</code> reader","Register <code>HOST_INF_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 0:7","","","","Register <code>REDCY_SIG0</code> reader","Field <code>REDCY_ANDOR</code> reader - ","Field <code>REDCY_SIG0</code> reader - ","You can <code>read</code> this register and get <code>redcy_sig0::R</code>.  You can …","Field <code>REDCY_SIG0</code> writer - ","Register <code>REDCY_SIG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31","Bits 0:30","Bits 0:30","","","","Register <code>REDCY_SIG1</code> reader","Field <code>REDCY_NANDOR</code> reader - ","Field <code>REDCY_SIG1</code> reader - ","You can <code>read</code> this register and get <code>redcy_sig1::R</code>.  You can …","Field <code>REDCY_SIG1</code> writer - ","Register <code>REDCY_SIG1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31","Bits 0:30","Bits 0:30","","","","Register <code>SDIO_CTRL</code> reader","You can <code>read</code> this register and get <code>sdio_ctrl::R</code>.  You can …","Field <code>SDIO_WIN_ACCESS_EN</code> reader - ","Field <code>SDIO_WIN_ACCESS_EN</code> writer - ","Register <code>SDIO_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","","","","Register <code>SPI_MEM_PMS_CTRL</code> reader","You can <code>read</code> this register and get <code>spi_mem_pms_ctrl::R</code>.  …","Field <code>SPI_MEM_REJECT_CDE</code> reader - ","Field <code>SPI_MEM_REJECT_CLR</code> writer - ","Field <code>SPI_MEM_REJECT_INT</code> reader - ","Register <code>SPI_MEM_PMS_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 2:6","Bit 1","Bit 0","","","","Register <code>SPI_MEM_REJECT_ADDR</code> reader","Field <code>SPI_MEM_REJECT_ADDR</code> reader - ","You can <code>read</code> this register and get <code>spi_mem_reject_addr::R</code>. …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>SRAM_ACE0_ADDR</code> reader","You can <code>read</code> this register and get <code>sram_ace0_addr::R</code>.  You …","Field <code>S</code> reader - ","Field <code>S</code> writer - ","Register <code>SRAM_ACE0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>SRAM_ACE0_ATTR</code> reader","Field <code>SRAM_ACE0_ATTR</code> reader - ","You can <code>read</code> this register and get <code>sram_ace0_attr::R</code>.  You …","Field <code>SRAM_ACE0_ATTR</code> writer - ","Register <code>SRAM_ACE0_ATTR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2","Bits 0:2","","","","Register <code>SRAM_ACE0_SIZE</code> reader","Field <code>SRAM_ACE0_SIZE</code> reader - ","You can <code>read</code> this register and get <code>sram_ace0_size::R</code>.  You …","Field <code>SRAM_ACE0_SIZE</code> writer - ","Register <code>SRAM_ACE0_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 0:15","","","","Register <code>SRAM_ACE1_ADDR</code> reader","You can <code>read</code> this register and get <code>sram_ace1_addr::R</code>.  You …","Field <code>S</code> reader - ","Field <code>S</code> writer - ","Register <code>SRAM_ACE1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>SRAM_ACE1_ATTR</code> reader","Field <code>SRAM_ACE1_ATTR</code> reader - ","You can <code>read</code> this register and get <code>sram_ace1_attr::R</code>.  You …","Field <code>SRAM_ACE1_ATTR</code> writer - ","Register <code>SRAM_ACE1_ATTR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2","Bits 0:2","","","","Register <code>SRAM_ACE1_SIZE</code> reader","Field <code>SRAM_ACE1_SIZE</code> reader - ","You can <code>read</code> this register and get <code>sram_ace1_size::R</code>.  You …","Field <code>SRAM_ACE1_SIZE</code> writer - ","Register <code>SRAM_ACE1_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 0:15","","","","Register <code>SRAM_ACE2_ADDR</code> reader","You can <code>read</code> this register and get <code>sram_ace2_addr::R</code>.  You …","Field <code>S</code> reader - ","Field <code>S</code> writer - ","Register <code>SRAM_ACE2_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>SRAM_ACE2_ATTR</code> reader","Field <code>SRAM_ACE2_ATTR</code> reader - ","You can <code>read</code> this register and get <code>sram_ace2_attr::R</code>.  You …","Field <code>SRAM_ACE2_ATTR</code> writer - ","Register <code>SRAM_ACE2_ATTR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2","Bits 0:2","","","","Register <code>SRAM_ACE2_SIZE</code> reader","Field <code>SRAM_ACE2_SIZE</code> reader - ","You can <code>read</code> this register and get <code>sram_ace2_size::R</code>.  You …","Field <code>SRAM_ACE2_SIZE</code> writer - ","Register <code>SRAM_ACE2_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 0:15","","","","Register <code>SRAM_ACE3_ADDR</code> reader","You can <code>read</code> this register and get <code>sram_ace3_addr::R</code>.  You …","Field <code>S</code> reader - ","Field <code>S</code> writer - ","Register <code>SRAM_ACE3_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>SRAM_ACE3_ATTR</code> reader","Field <code>SRAM_ACE3_ATTR</code> reader - ","You can <code>read</code> this register and get <code>sram_ace3_attr::R</code>.  You …","Field <code>SRAM_ACE3_ATTR</code> writer - ","Register <code>SRAM_ACE3_ATTR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2","Bits 0:2","","","","Register <code>SRAM_ACE3_SIZE</code> reader","Field <code>SRAM_ACE3_SIZE</code> reader - ","You can <code>read</code> this register and get <code>sram_ace3_size::R</code>.  You …","Field <code>SRAM_ACE3_SIZE</code> writer - ","Register <code>SRAM_ACE3_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 0:15","","","","Field <code>CLK_320M_EN</code> reader - ","Field <code>CLK_320M_EN</code> writer - ","Field <code>CLK_EN</code> reader - ","Field <code>CLK_EN</code> writer - ","Register <code>SYSCLK_CONF</code> reader","Field <code>RST_TICK_CNT</code> reader - ","Field <code>RST_TICK_CNT</code> writer - ","You can <code>read</code> this register and get <code>sysclk_conf::R</code>.  You …","Register <code>SYSCLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 10","Bit 10","Bit 11","Bit 11","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12","Bit 12","","","","Field <code>CK8M_TICK_NUM</code> reader - ","Field <code>CK8M_TICK_NUM</code> writer - ","Register <code>TICK_CONF</code> reader","You can <code>read</code> this register and get <code>tick_conf::R</code>.  You can …","Field <code>TICK_ENABLE</code> reader - ","Field <code>TICK_ENABLE</code> writer - ","Register <code>TICK_CONF</code> writer","Field <code>XTAL_TICK_NUM</code> reader - ","Field <code>XTAL_TICK_NUM</code> writer - ","Writes raw bits to the register.","","","Bits 8:15","Bits 8:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16","Bit 16","","","","Bits 0:7","Bits 0:7","Register <code>WIFI_BB_CFG</code> reader","Register <code>WIFI_BB_CFG</code> writer","Field <code>WIFI_BB_CFG</code> reader - ","You can <code>read</code> this register and get <code>wifi_bb_cfg::R</code>.  You …","Field <code>WIFI_BB_CFG</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","Register <code>WIFI_BB_CFG_2</code> reader","Register <code>WIFI_BB_CFG_2</code> writer","Field <code>WIFI_BB_CFG_2</code> reader - ","You can <code>read</code> this register and get <code>wifi_bb_cfg_2::R</code>.  You …","Field <code>WIFI_BB_CFG_2</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","Register <code>WIFI_CLK_EN</code> reader","Register <code>WIFI_CLK_EN</code> writer","Field <code>WIFI_CLK_EN</code> reader - ","You can <code>read</code> this register and get <code>wifi_clk_en::R</code>.  You …","Field <code>WIFI_CLK_EN</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","Register <code>WIFI_RST_EN</code> reader","Register <code>WIFI_RST_EN</code> writer","You can <code>read</code> this register and get <code>wifi_rst_en::R</code>.  You …","Field <code>WIFI_RST</code> reader - ","Field <code>WIFI_RST</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","BT_LPCK_DIV_FRAC (rw) register accessor: Divider fraction …","BUSTOEXTMEM_ENA (rw) register accessor: EDMA enable …","CACHE_CONTROL (rw) register accessor: Cache control …","CLOCK_GATE (rw) register accessor: Clock gate control …","CPU_INTR_FROM_CPU_0 (rw) register accessor: CPU interrupt …","CPU_INTR_FROM_CPU_1 (rw) register accessor: CPU interrupt …","CPU_INTR_FROM_CPU_2 (rw) register accessor: CPU interrupt …","CPU_INTR_FROM_CPU_3 (rw) register accessor: CPU interrupt …","CPU_PERI_CLK_EN (rw) register accessor: CPU peripheral …","CPU_PERI_RST_EN (rw) register accessor: CPU peripheral …","CPU_PER_CONF (rw) register accessor: CPU peripheral clock …","DATE (rw) register accessor: Version control register","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL (rw) register …","JTAG_CTRL_0 (w) register accessor: JTAG configuration …","JTAG_CTRL_1 (w) register accessor: JTAG configuration …","JTAG_CTRL_2 (w) register accessor: JTAG configuration …","JTAG_CTRL_3 (w) register accessor: JTAG configuration …","JTAG_CTRL_4 (w) register accessor: JTAG configuration …","JTAG_CTRL_5 (w) register accessor: JTAG configuration …","JTAG_CTRL_6 (w) register accessor: JTAG configuration …","JTAG_CTRL_7 (w) register accessor: JTAG configuration …","LPCK_DIV_INT (rw) register accessor: Low power clock …","MEM_PD_MASK (rw) register accessor: Memory power-related …","PERIP_CLK_EN0 (rw) register accessor: System peripheral …","PERIP_CLK_EN1 (rw) register accessor: System peripheral …","PERIP_RST_EN0 (rw) register accessor: System peripheral …","PERIP_RST_EN1 (rw) register accessor: System peripheral …","Redundant_ECO_Ctrl (rw) register accessor: Redundant ECO …","ROM_CTRL_0 (rw) register accessor: System ROM …","ROM_CTRL_1 (rw) register accessor: System ROM …","RSA_PD_CTRL (rw) register accessor: RSA memory remapping …","RTC_FASTMEM_CONFIG (rw) register accessor: RTC fast memory …","RTC_FASTMEM_CRC (r) register accessor: RTC fast memory CRC …","Register block","SRAM_CTRL_0 (rw) register accessor: System SRAM …","SRAM_CTRL_1 (rw) register accessor: System SRAM …","SRAM_CTRL_2 (rw) register accessor: System SRAM …","SYSCLK_CONF (rw) register accessor: SoC clock …","","","Divider fraction configuration register for low-power clock","0x54 - Divider fraction configuration register for …","EDMA enable register","0x6c - EDMA enable register","Cache control register","0x70 - Cache control register","Clock gate control register","0x84 - Clock gate control register","CPU interrupt controlling register 0","0x58 - CPU interrupt controlling register 0","CPU interrupt controlling register 1","0x5c - CPU interrupt controlling register 1","CPU interrupt controlling register 2","0x60 - CPU interrupt controlling register 2","CPU interrupt controlling register 3","0x64 - CPU interrupt controlling register 3","CPU peripheral clock configuration register","0x18 - CPU peripheral clock configuration register","CPU peripheral clock enable register","0x10 - CPU peripheral clock enable register","CPU peripheral reset register","0x14 - CPU peripheral reset register","Version control register","0xffc - Version control register","External memory encrypt and decrypt controlling register","0x74 - External memory encrypt and decrypt controlling …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","JTAG configuration register 0","0x1c - JTAG configuration register 0","JTAG configuration register 1","0x20 - JTAG configuration register 1","JTAG configuration register 2","0x24 - JTAG configuration register 2","JTAG configuration register 3","0x28 - JTAG configuration register 3","JTAG configuration register 4","0x2c - JTAG configuration register 4","JTAG configuration register 5","0x30 - JTAG configuration register 5","JTAG configuration register 6","0x34 - JTAG configuration register 6","JTAG configuration register 7","0x38 - JTAG configuration register 7","Low power clock divider integer register","0x50 - Low power clock divider integer register","Memory power-related controlling register (under low-sleep)","0x3c - Memory power-related controlling register (under …","System peripheral clock (for hardware accelerators) enable …","0x40 - System peripheral clock (for hardware accelerators) …","System peripheral clock (for hardware accelerators) enable …","0x44 - System peripheral clock (for hardware accelerators) …","System peripheral (hardware accelerators) reset register 0","0x48 - System peripheral (hardware accelerators) reset …","System peripheral (hardware accelerators) reset register 1","0x4c - System peripheral (hardware accelerators) reset …","Redundant ECO control register","0x80 - Redundant ECO control register","System ROM configuration register 0","0x00 - System ROM configuration register 0","System ROM configuration register 1","0x04 - System ROM configuration register 1","RSA memory remapping register","0x68 - RSA memory remapping register","RTC fast memory configuration register","0x78 - RTC fast memory configuration register","RTC fast memory CRC controlling register","0x7c - RTC fast memory CRC controlling register","System SRAM configuration register 0","0x08 - System SRAM configuration register 0","System SRAM configuration register 1","0x0c - System SRAM configuration register 1","System SRAM configuration register 2","0x88 - System SRAM configuration register 2","SoC clock configuration register","0x8c - SoC clock configuration register","","","","Divider fraction configuration register for low-power clock","Field <code>LPCLK_RTC_EN</code> reader - Set this bit to enable the RTC …","Field <code>LPCLK_RTC_EN</code> writer - Set this bit to enable the RTC …","Field <code>LPCLK_SEL_8M</code> reader - Set this bit to select 8m …","Field <code>LPCLK_SEL_8M</code> writer - Set this bit to select 8m …","Field <code>LPCLK_SEL_RTC_SLOW</code> reader - Set this bit to select …","Field <code>LPCLK_SEL_RTC_SLOW</code> writer - Set this bit to select …","Field <code>LPCLK_SEL_XTAL32K</code> reader - Set this bit to select …","Field <code>LPCLK_SEL_XTAL32K</code> writer - Set this bit to select …","Field <code>LPCLK_SEL_XTAL</code> reader - Set this bit to select xtal …","Field <code>LPCLK_SEL_XTAL</code> writer - Set this bit to select xtal …","Register <code>BT_LPCK_DIV_FRAC</code> reader","Register <code>BT_LPCK_DIV_FRAC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 28 - Set this bit to enable the RTC low power clock.","Bit 28 - Set this bit to enable the RTC low power clock.","Bit 25 - Set this bit to select 8m clock as the low power …","Bit 25 - Set this bit to select 8m clock as the low power …","Bit 24 - Set this bit to select RTC slow clock as the low …","Bit 24 - Set this bit to select RTC slow clock as the low …","Bit 26 - Set this bit to select xtal clock as the low …","Bit 26 - Set this bit to select xtal clock as the low …","Bit 27 - Set this bit to select xtal32k clock as the low …","Bit 27 - Set this bit to select xtal32k clock as the low …","","","","Field <code>BUSTOEXTMEM_ENA</code> reader - Set this bit to enable bus …","EDMA enable register","Field <code>BUSTOEXTMEM_ENA</code> writer - Set this bit to enable bus …","Register <code>BUSTOEXTMEM_ENA</code> reader","Register <code>BUSTOEXTMEM_ENA</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to enable bus to EDMA.","Bit 0 - Set this bit to enable bus to EDMA.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Cache control register","Field <code>PRO_CACHE_RESET</code> reader - Set this bit to reset cache.","Field <code>PRO_CACHE_RESET</code> writer - Set this bit to reset cache.","Field <code>PRO_DCACHE_CLK_ON</code> reader - Set this bit to enable …","Field <code>PRO_DCACHE_CLK_ON</code> writer - Set this bit to enable …","Field <code>PRO_ICACHE_CLK_ON</code> reader - Set this bit to enable …","Field <code>PRO_ICACHE_CLK_ON</code> writer - Set this bit to enable …","Register <code>CACHE_CONTROL</code> reader","Register <code>CACHE_CONTROL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to reset cache.","Bit 2 - Set this bit to reset cache.","Bit 1 - Set this bit to enable clock of d-cache.","Bit 1 - Set this bit to enable clock of d-cache.","Bit 0 - Set this bit to enable clock of i-cache.","Bit 0 - Set this bit to enable clock of i-cache.","","","","Field <code>CLK_EN</code> reader - Set this bit to enable clock of this …","Field <code>CLK_EN</code> writer - Set this bit to enable clock of this …","Clock gate control register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to enable clock of this module.","Bit 0 - Set this bit to enable clock of this module.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_0</code> reader - Set this bit to …","CPU interrupt controlling register 0","Field <code>CPU_INTR_FROM_CPU_0</code> writer - Set this bit to …","Register <code>CPU_INTR_FROM_CPU_0</code> reader","Register <code>CPU_INTR_FROM_CPU_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to generate CPU interrupt 0. This bit …","Bit 0 - Set this bit to generate CPU interrupt 0. This bit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_1</code> reader - Set this bit to …","CPU interrupt controlling register 1","Field <code>CPU_INTR_FROM_CPU_1</code> writer - Set this bit to …","Register <code>CPU_INTR_FROM_CPU_1</code> reader","Register <code>CPU_INTR_FROM_CPU_1</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to generate CPU interrupt 1. This bit …","Bit 0 - Set this bit to generate CPU interrupt 1. This bit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_2</code> reader - Set this bit to …","CPU interrupt controlling register 2","Field <code>CPU_INTR_FROM_CPU_2</code> writer - Set this bit to …","Register <code>CPU_INTR_FROM_CPU_2</code> reader","Register <code>CPU_INTR_FROM_CPU_2</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to generate CPU interrupt 2. This bit …","Bit 0 - Set this bit to generate CPU interrupt 2. This bit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_3</code> reader - Set this bit to …","CPU interrupt controlling register 3","Field <code>CPU_INTR_FROM_CPU_3</code> writer - Set this bit to …","Register <code>CPU_INTR_FROM_CPU_3</code> reader","Register <code>CPU_INTR_FROM_CPU_3</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to generate CPU interrupt 3. This bit …","Bit 0 - Set this bit to generate CPU interrupt 3. This bit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPUPERIOD_SEL</code> reader - This field is used to select …","Field <code>CPUPERIOD_SEL</code> writer - This field is used to select …","CPU peripheral clock configuration register","Field <code>CPU_WAITI_DELAY_NUM</code> reader - Sets the number of …","Field <code>CPU_WAITI_DELAY_NUM</code> writer - Sets the number of …","Field <code>CPU_WAIT_MODE_FORCE_ON</code> reader - Set this bit to …","Field <code>CPU_WAIT_MODE_FORCE_ON</code> writer - Set this bit to …","Field <code>PLL_FREQ_SEL</code> reader - This field is used to select …","Field <code>PLL_FREQ_SEL</code> writer - This field is used to select …","Register <code>CPU_PER_CONF</code> reader","Register <code>CPU_PER_CONF</code> writer","Writes raw bits to the register.","","","Bit 3 - Set this bit to force on CPU wait mode. In this …","Bit 3 - Set this bit to force on CPU wait mode. In this …","Bits 4:7 - Sets the number of delay cycles to enter CPU …","Bits 4:7 - Sets the number of delay cycles to enter CPU …","Bits 0:1 - This field is used to select the clock …","Bits 0:1 - This field is used to select the clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - This field is used to select the PLL clock …","Bit 2 - This field is used to select the PLL clock …","","","","Field <code>CLK_EN_DEDICATED_GPIO</code> reader - Set this bit to …","Field <code>CLK_EN_DEDICATED_GPIO</code> writer - Set this bit to …","CPU peripheral clock enable register","Register <code>CPU_PERI_CLK_EN</code> reader","Register <code>CPU_PERI_CLK_EN</code> writer","Writes raw bits to the register.","","","Bit 7 - Set this bit to enable clock of DEDICATED GPIO …","Bit 7 - Set this bit to enable clock of DEDICATED GPIO …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CPU peripheral reset register","Register <code>CPU_PERI_RST_EN</code> reader","Field <code>RST_EN_DEDICATED_GPIO</code> reader - Set this bit to reset …","Field <code>RST_EN_DEDICATED_GPIO</code> writer - Set this bit to reset …","Register <code>CPU_PERI_RST_EN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - Set this bit to reset DEDICATED GPIO module.","Bit 7 - Set this bit to reset DEDICATED GPIO module.","","","","Field <code>DATE</code> reader - Version control register.","Version control register","Field <code>DATE</code> writer - Version control register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Version control register.","Bits 0:27 - Version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENABLE_DOWNLOAD_DB_ENCRYPT</code> reader - Set this bit to …","Field <code>ENABLE_DOWNLOAD_DB_ENCRYPT</code> writer - Set this bit to …","Field <code>ENABLE_DOWNLOAD_G0CB_DECRYPT</code> reader - Set this bit …","Field <code>ENABLE_DOWNLOAD_G0CB_DECRYPT</code> writer - Set this bit …","Field <code>ENABLE_DOWNLOAD_MANUAL_ENCRYPT</code> reader - Set this bit …","Field <code>ENABLE_DOWNLOAD_MANUAL_ENCRYPT</code> writer - Set this bit …","Field <code>ENABLE_SPI_MANUAL_ENCRYPT</code> reader - Set this bit to …","Field <code>ENABLE_SPI_MANUAL_ENCRYPT</code> writer - Set this bit to …","External memory encrypt and decrypt controlling register","Register <code>EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL</code> reader","Register <code>EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL</code> writer","Writes raw bits to the register.","","","Bit 1 - Set this bit to enable Auto Encryption under …","Bit 1 - Set this bit to enable Auto Encryption under …","Bit 2 - Set this bit to enable Auto Decryption under …","Bit 2 - Set this bit to enable Auto Decryption under …","Bit 3 - Set this bit to enable Manual Encryption under …","Bit 3 - Set this bit to enable Manual Encryption under …","Bit 0 - Set this bit to enable Manual Encryption under SPI …","Bit 0 - Set this bit to enable Manual Encryption under SPI …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0</code> writer - …","JTAG configuration register 0","Register <code>JTAG_CTRL_0</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Stores the 0 to 31 bits of the 256 bits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1</code> writer - …","JTAG configuration register 1","Register <code>JTAG_CTRL_1</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Stores the 32 to 63 bits of the 256 bits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2</code> writer - …","JTAG configuration register 2","Register <code>JTAG_CTRL_2</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Stores the 64 to 95 bits of the 256 bits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3</code> writer - …","JTAG configuration register 3","Register <code>JTAG_CTRL_3</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Stores the 96 to 127 bits of the 256 bits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4</code> writer - …","JTAG configuration register 4","Register <code>JTAG_CTRL_4</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Stores the 128 to 159 bits of the 256 bits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5</code> writer - …","JTAG configuration register 5","Register <code>JTAG_CTRL_5</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Stores the 160 to 191 bits of the 256 bits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6</code> writer - …","JTAG configuration register 6","Register <code>JTAG_CTRL_6</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Stores the 192 to 223 bits of the 256 bits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7</code> writer - …","JTAG configuration register 7","Register <code>JTAG_CTRL_7</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Stores the 0 to 224 bits of the 255 bits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Low power clock divider integer register","Field <code>LPCK_DIV_NUM</code> reader - This field is used to set the …","Field <code>LPCK_DIV_NUM</code> writer - This field is used to set the …","Register <code>LPCK_DIV_INT</code> reader","Register <code>LPCK_DIV_INT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This field is used to set the integer number …","Bits 0:11 - This field is used to set the integer number …","","","","Field <code>LSLP_MEM_PD_MASK</code> reader - Set this bit to allow the …","Field <code>LSLP_MEM_PD_MASK</code> writer - Set this bit to allow the …","Memory power-related controlling register (under low-sleep)","Register <code>MEM_PD_MASK</code> reader","Register <code>MEM_PD_MASK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to allow the memory to work as usual …","Bit 0 - Set this bit to allow the memory to work as usual …","","","","Field <code>ADC2_ARB_CLK_EN</code> reader - Set this bit to enable …","Field <code>ADC2_ARB_CLK_EN</code> writer - Set this bit to enable …","Field <code>APB_SARADC_CLK_EN</code> reader - Set this bit to enable …","Field <code>APB_SARADC_CLK_EN</code> writer - Set this bit to enable …","Field <code>EFUSE_CLK_EN</code> reader - Set this bit to enable clock …","Field <code>EFUSE_CLK_EN</code> writer - Set this bit to enable clock …","Field <code>I2C_EXT0_CLK_EN</code> reader - Set this bit to enable …","Field <code>I2C_EXT0_CLK_EN</code> writer - Set this bit to enable …","Field <code>I2C_EXT1_CLK_EN</code> reader - Set this bit to enable …","Field <code>I2C_EXT1_CLK_EN</code> writer - Set this bit to enable …","Field <code>I2S0_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>I2S0_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>I2S1_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>I2S1_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>LEDC_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>LEDC_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>PCNT_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>PCNT_CLK_EN</code> writer - Set this bit to enable clock of …","System peripheral clock (for hardware accelerators) enable …","Field <code>PWM0_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>PWM0_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>PWM1_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>PWM1_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>PWM2_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>PWM2_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>PWM3_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>PWM3_CLK_EN</code> writer - Set this bit to enable clock of …","Register <code>PERIP_CLK_EN0</code> reader","Field <code>RMT_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>RMT_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>SPI01_CLK_EN</code> reader - Set this bit to enable clock …","Field <code>SPI01_CLK_EN</code> writer - Set this bit to enable clock …","Field <code>SPI2_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>SPI2_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>SPI2_DMA_CLK_EN</code> reader - Set this bit to enable …","Field <code>SPI2_DMA_CLK_EN</code> writer - Set this bit to enable …","Field <code>SPI3_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>SPI3_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>SPI3_DMA_CLK_EN</code> reader - Set this bit to enable …","Field <code>SPI3_DMA_CLK_EN</code> writer - Set this bit to enable …","Field <code>SPI4_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>SPI4_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>SYSTIMER_CLK_EN</code> reader - Set this bit to enable …","Field <code>SYSTIMER_CLK_EN</code> writer - Set this bit to enable …","Field <code>TIMERGROUP1_CLK_EN</code> reader - Set this bit to enable …","Field <code>TIMERGROUP1_CLK_EN</code> writer - Set this bit to enable …","Field <code>TIMERGROUP_CLK_EN</code> reader - Set this bit to enable …","Field <code>TIMERGROUP_CLK_EN</code> writer - Set this bit to enable …","Field <code>TIMERS_CLK_EN</code> reader - Set this bit to enable clock …","Field <code>TIMERS_CLK_EN</code> writer - Set this bit to enable clock …","Field <code>TWAI_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>TWAI_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>UART1_CLK_EN</code> reader - Set this bit to enable clock …","Field <code>UART1_CLK_EN</code> writer - Set this bit to enable clock …","Field <code>UART_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>UART_CLK_EN</code> writer - Set this bit to enable clock of …","Field <code>UART_MEM_CLK_EN</code> reader - Set this bit to enable …","Field <code>UART_MEM_CLK_EN</code> writer - Set this bit to enable …","Field <code>UHCI0_CLK_EN</code> reader - Set this bit to enable clock …","Field <code>UHCI0_CLK_EN</code> writer - Set this bit to enable clock …","Field <code>UHCI1_CLK_EN</code> reader - Set this bit to enable clock …","Field <code>UHCI1_CLK_EN</code> writer - Set this bit to enable clock …","Field <code>USB_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>USB_CLK_EN</code> writer - Set this bit to enable clock of …","Register <code>PERIP_CLK_EN0</code> writer","Field <code>WDG_CLK_EN</code> reader - Set this bit to enable clock of …","Field <code>WDG_CLK_EN</code> writer - Set this bit to enable clock of …","Bit 30 - Set this bit to enable clock of aribiter of ADC2.","Bit 30 - Set this bit to enable clock of aribiter of ADC2.","Bit 28 - Set this bit to enable clock of SAR ADC.","Bit 28 - Set this bit to enable clock of SAR ADC.","Writes raw bits to the register.","","","Bit 14 - Set this bit to enable clock of eFuse.","Bit 14 - Set this bit to enable clock of eFuse.","Returns the argument unchanged.","Bit 7 - Set this bit to enable clock of I2C EXT0.","Bit 7 - Set this bit to enable clock of I2C EXT0.","Bit 18 - Set this bit to enable clock of I2C EXT1.","Bit 18 - Set this bit to enable clock of I2C EXT1.","Bit 4 - Set this bit to enable clock of I2S0.","Bit 4 - Set this bit to enable clock of I2S0.","Bit 21 - Set this bit to enable clock of I2S1.","Bit 21 - Set this bit to enable clock of I2S1.","Calls <code>U::from(self)</code>.","Bit 11 - Set this bit to enable clock of LED PWM.","Bit 11 - Set this bit to enable clock of LED PWM.","Bit 10 - Set this bit to enable clock of pulse count.","Bit 10 - Set this bit to enable clock of pulse count.","Bit 17 - Set this bit to enable clock of PWM0.","Bit 17 - Set this bit to enable clock of PWM0.","Bit 20 - Set this bit to enable clock of PWM1.","Bit 20 - Set this bit to enable clock of PWM1.","Bit 25 - Set this bit to enable clock of PWM2.","Bit 25 - Set this bit to enable clock of PWM2.","Bit 26 - Set this bit to enable clock of PWM3.","Bit 26 - Set this bit to enable clock of PWM3.","Bit 9 - Set this bit to enable clock of remote controller.","Bit 9 - Set this bit to enable clock of remote controller.","Bit 1 - Set this bit to enable clock of SPI0 and SPI1.","Bit 1 - Set this bit to enable clock of SPI0 and SPI1.","Bit 6 - Set this bit to enable clock of SPI2.","Bit 6 - Set this bit to enable clock of SPI2.","Bit 22 - Set this bit to enable clock of SPI2 DMA.","Bit 22 - Set this bit to enable clock of SPI2 DMA.","Bit 16 - Set this bit to enable clock of SPI3.","Bit 16 - Set this bit to enable clock of SPI3.","Bit 27 - Set this bit to enable clock of SPI3 DMA.","Bit 27 - Set this bit to enable clock of SPI3 DMA.","Bit 31 - Set this bit to enable clock of SPI4.","Bit 31 - Set this bit to enable clock of SPI4.","Bit 29 - Set this bit to enable clock of system timer.","Bit 29 - Set this bit to enable clock of system timer.","Bit 15 - Set this bit to enable clock of timer group1.","Bit 15 - Set this bit to enable clock of timer group1.","Bit 13 - Set this bit to enable clock of timer group0.","Bit 13 - Set this bit to enable clock of timer group0.","Bit 0 - Set this bit to enable clock of timers.","Bit 0 - Set this bit to enable clock of timers.","","","Bit 19 - Set this bit to enable clock of CAN.","Bit 19 - Set this bit to enable clock of CAN.","","Bit 5 - Set this bit to enable clock of UART1.","Bit 5 - Set this bit to enable clock of UART1.","Bit 2 - Set this bit to enable clock of UART0.","Bit 2 - Set this bit to enable clock of UART0.","Bit 24 - Set this bit to enable clock of UART memory.","Bit 24 - Set this bit to enable clock of UART memory.","Bit 8 - Set this bit to enable clock of UHCI0.","Bit 8 - Set this bit to enable clock of UHCI0.","Bit 12 - Set this bit to enable clock of UHCI1.","Bit 12 - Set this bit to enable clock of UHCI1.","Bit 23 - Set this bit to enable clock of USB.","Bit 23 - Set this bit to enable clock of USB.","Bit 3 - Set this bit to enable clock of WDG.","Bit 3 - Set this bit to enable clock of WDG.","Field <code>CRYPTO_AES_CLK_EN</code> reader - Set this bit to enable …","Field <code>CRYPTO_AES_CLK_EN</code> writer - Set this bit to enable …","Field <code>CRYPTO_DMA_CLK_EN</code> reader - Set this bit to enable …","Field <code>CRYPTO_DMA_CLK_EN</code> writer - Set this bit to enable …","Field <code>CRYPTO_DS_CLK_EN</code> reader - Set this bit to enable …","Field <code>CRYPTO_DS_CLK_EN</code> writer - Set this bit to enable …","Field <code>CRYPTO_HMAC_CLK_EN</code> reader - Set this bit to enable …","Field <code>CRYPTO_HMAC_CLK_EN</code> writer - Set this bit to enable …","Field <code>CRYPTO_RSA_CLK_EN</code> reader - Set this bit to enable …","Field <code>CRYPTO_RSA_CLK_EN</code> writer - Set this bit to enable …","Field <code>CRYPTO_SHA_CLK_EN</code> reader - Set this bit to enable …","Field <code>CRYPTO_SHA_CLK_EN</code> writer - Set this bit to enable …","System peripheral clock (for hardware accelerators) enable …","Register <code>PERIP_CLK_EN1</code> reader","Register <code>PERIP_CLK_EN1</code> writer","Writes raw bits to the register.","","","Bit 1 - Set this bit to enable clock of cryptography AES.","Bit 1 - Set this bit to enable clock of cryptography AES.","Bit 6 - Set this bit to enable clock of cryptography DMA.","Bit 6 - Set this bit to enable clock of cryptography DMA.","Bit 4 - Set this bit to enable clock of cryptography …","Bit 4 - Set this bit to enable clock of cryptography …","Bit 5 - Set this bit to enable clock of cryptography HMAC.","Bit 5 - Set this bit to enable clock of cryptography HMAC.","Bit 3 - Set this bit to enable clock of cryptography RSA.","Bit 3 - Set this bit to enable clock of cryptography RSA.","Bit 2 - Set this bit to enable clock of cryptography SHA.","Bit 2 - Set this bit to enable clock of cryptography SHA.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC2_ARB_RST</code> reader - Set this bit to reset aribiter …","Field <code>ADC2_ARB_RST</code> writer - Set this bit to reset aribiter …","Field <code>APB_SARADC_RST</code> reader - Set this bit to reset SAR …","Field <code>APB_SARADC_RST</code> writer - Set this bit to reset SAR …","Field <code>EFUSE_RST</code> reader - Set this bit to reset eFuse.","Field <code>EFUSE_RST</code> writer - Set this bit to reset eFuse.","Field <code>I2C_EXT0_RST</code> reader - Set this bit to reset I2C EXT0.","Field <code>I2C_EXT0_RST</code> writer - Set this bit to reset I2C EXT0.","Field <code>I2C_EXT1_RST</code> reader - Set this bit to reset I2C EXT1.","Field <code>I2C_EXT1_RST</code> writer - Set this bit to reset I2C EXT1.","Field <code>I2S0_RST</code> reader - Set this bit to reset I2S0.","Field <code>I2S0_RST</code> writer - Set this bit to reset I2S0.","Field <code>I2S1_RST</code> reader - Set this bit to reset I2S1.","Field <code>I2S1_RST</code> writer - Set this bit to reset I2S1.","Field <code>LEDC_RST</code> reader - Set this bit to reset LED PWM.","Field <code>LEDC_RST</code> writer - Set this bit to reset LED PWM.","Field <code>PCNT_RST</code> reader - Set this bit to reset pulse count.","Field <code>PCNT_RST</code> writer - Set this bit to reset pulse count.","System peripheral (hardware accelerators) reset register 0","Field <code>PWM0_RST</code> reader - Set this bit to reset PWM0.","Field <code>PWM0_RST</code> writer - Set this bit to reset PWM0.","Field <code>PWM1_RST</code> reader - Set this bit to reset PWM1.","Field <code>PWM1_RST</code> writer - Set this bit to reset PWM1.","Field <code>PWM2_RST</code> reader - Set this bit to reset PWM2.","Field <code>PWM2_RST</code> writer - Set this bit to reset PWM2.","Field <code>PWM3_RST</code> reader - Set this bit to reset PWM3.","Field <code>PWM3_RST</code> writer - Set this bit to reset PWM3.","Register <code>PERIP_RST_EN0</code> reader","Field <code>RMT_RST</code> reader - Set this bit to reset remote …","Field <code>RMT_RST</code> writer - Set this bit to reset remote …","Field <code>SPI01_RST</code> reader - Set this bit to reset SPI0 and …","Field <code>SPI01_RST</code> writer - Set this bit to reset SPI0 and …","Field <code>SPI2_DMA_RST</code> reader - Set this bit to reset SPI2 DMA.","Field <code>SPI2_DMA_RST</code> writer - Set this bit to reset SPI2 DMA.","Field <code>SPI2_RST</code> reader - Set this bit to reset SPI2.","Field <code>SPI2_RST</code> writer - Set this bit to reset SPI2.","Field <code>SPI3_DMA_RST</code> reader - Set this bit to reset SPI3 DMA.","Field <code>SPI3_DMA_RST</code> writer - Set this bit to reset SPI3 DMA.","Field <code>SPI3_RST</code> reader - Set this bit to reset SPI3.","Field <code>SPI3_RST</code> writer - Set this bit to reset SPI3.","Field <code>SPI4_RST</code> reader - Set this bit to reset SPI4.","Field <code>SPI4_RST</code> writer - Set this bit to reset SPI4.","Field <code>SYSTIMER_RST</code> reader - Set this bit to reset system …","Field <code>SYSTIMER_RST</code> writer - Set this bit to reset system …","Field <code>TIMERGROUP1_RST</code> reader - Set this bit to reset timer …","Field <code>TIMERGROUP1_RST</code> writer - Set this bit to reset timer …","Field <code>TIMERGROUP_RST</code> reader - Set this bit to reset timer …","Field <code>TIMERGROUP_RST</code> writer - Set this bit to reset timer …","Field <code>TIMERS_RST</code> reader - Set this bit to reset timers.","Field <code>TIMERS_RST</code> writer - Set this bit to reset timers.","Field <code>TWAI_RST</code> reader - Set this bit to reset CAN.","Field <code>TWAI_RST</code> writer - Set this bit to reset CAN.","Field <code>UART1_RST</code> reader - Set this bit to reset UART1.","Field <code>UART1_RST</code> writer - Set this bit to reset UART1.","Field <code>UART_MEM_RST</code> reader - Set this bit to reset UART …","Field <code>UART_MEM_RST</code> writer - Set this bit to reset UART …","Field <code>UART_RST</code> reader - Set this bit to reset UART0.","Field <code>UART_RST</code> writer - Set this bit to reset UART0.","Field <code>UHCI0_RST</code> reader - Set this bit to reset UHCI0.","Field <code>UHCI0_RST</code> writer - Set this bit to reset UHCI0.","Field <code>UHCI1_RST</code> reader - Set this bit to reset UHCI1.","Field <code>UHCI1_RST</code> writer - Set this bit to reset UHCI1.","Field <code>USB_RST</code> reader - Set this bit to reset USB.","Field <code>USB_RST</code> writer - Set this bit to reset USB.","Register <code>PERIP_RST_EN0</code> writer","Field <code>WDG_RST</code> reader - Set this bit to reset WDG.","Field <code>WDG_RST</code> writer - Set this bit to reset WDG.","Bit 30 - Set this bit to reset aribiter of ADC2.","Bit 30 - Set this bit to reset aribiter of ADC2.","Bit 28 - Set this bit to reset SAR ADC.","Bit 28 - Set this bit to reset SAR ADC.","Writes raw bits to the register.","","","Bit 14 - Set this bit to reset eFuse.","Bit 14 - Set this bit to reset eFuse.","Returns the argument unchanged.","Bit 7 - Set this bit to reset I2C EXT0.","Bit 7 - Set this bit to reset I2C EXT0.","Bit 18 - Set this bit to reset I2C EXT1.","Bit 18 - Set this bit to reset I2C EXT1.","Bit 4 - Set this bit to reset I2S0.","Bit 4 - Set this bit to reset I2S0.","Bit 21 - Set this bit to reset I2S1.","Bit 21 - Set this bit to reset I2S1.","Calls <code>U::from(self)</code>.","Bit 11 - Set this bit to reset LED PWM.","Bit 11 - Set this bit to reset LED PWM.","Bit 10 - Set this bit to reset pulse count.","Bit 10 - Set this bit to reset pulse count.","Bit 17 - Set this bit to reset PWM0.","Bit 17 - Set this bit to reset PWM0.","Bit 20 - Set this bit to reset PWM1.","Bit 20 - Set this bit to reset PWM1.","Bit 25 - Set this bit to reset PWM2.","Bit 25 - Set this bit to reset PWM2.","Bit 26 - Set this bit to reset PWM3.","Bit 26 - Set this bit to reset PWM3.","Bit 9 - Set this bit to reset remote controller.","Bit 9 - Set this bit to reset remote controller.","Bit 1 - Set this bit to reset SPI0 and SPI1.","Bit 1 - Set this bit to reset SPI0 and SPI1.","Bit 22 - Set this bit to reset SPI2 DMA.","Bit 22 - Set this bit to reset SPI2 DMA.","Bit 6 - Set this bit to reset SPI2.","Bit 6 - Set this bit to reset SPI2.","Bit 27 - Set this bit to reset SPI3 DMA.","Bit 27 - Set this bit to reset SPI3 DMA.","Bit 16 - Set this bit to reset SPI3.","Bit 16 - Set this bit to reset SPI3.","Bit 31 - Set this bit to reset SPI4.","Bit 31 - Set this bit to reset SPI4.","Bit 29 - Set this bit to reset system timer.","Bit 29 - Set this bit to reset system timer.","Bit 15 - Set this bit to reset timer group1.","Bit 15 - Set this bit to reset timer group1.","Bit 13 - Set this bit to reset timer group0.","Bit 13 - Set this bit to reset timer group0.","Bit 0 - Set this bit to reset timers.","Bit 0 - Set this bit to reset timers.","","","Bit 19 - Set this bit to reset CAN.","Bit 19 - Set this bit to reset CAN.","","Bit 5 - Set this bit to reset UART1.","Bit 5 - Set this bit to reset UART1.","Bit 24 - Set this bit to reset UART memory.","Bit 24 - Set this bit to reset UART memory.","Bit 2 - Set this bit to reset UART0.","Bit 2 - Set this bit to reset UART0.","Bit 8 - Set this bit to reset UHCI0.","Bit 8 - Set this bit to reset UHCI0.","Bit 12 - Set this bit to reset UHCI1.","Bit 12 - Set this bit to reset UHCI1.","Bit 23 - Set this bit to reset USB.","Bit 23 - Set this bit to reset USB.","Bit 3 - Set this bit to reset WDG.","Bit 3 - Set this bit to reset WDG.","Field <code>CRYPTO_AES_RST</code> reader - Set this bit to reset …","Field <code>CRYPTO_AES_RST</code> writer - Set this bit to reset …","Field <code>CRYPTO_DMA_RST</code> reader - Set this bit to reset …","Field <code>CRYPTO_DMA_RST</code> writer - Set this bit to reset …","Field <code>CRYPTO_DS_RST</code> reader - Set this bit to reset …","Field <code>CRYPTO_DS_RST</code> writer - Set this bit to reset …","Field <code>CRYPTO_HMAC_RST</code> reader - Set this bit to reset …","Field <code>CRYPTO_HMAC_RST</code> writer - Set this bit to reset …","Field <code>CRYPTO_RSA_RST</code> reader - Set this bit to reset …","Field <code>CRYPTO_RSA_RST</code> writer - Set this bit to reset …","Field <code>CRYPTO_SHA_RST</code> reader - Set this bit to reset …","Field <code>CRYPTO_SHA_RST</code> writer - Set this bit to reset …","System peripheral (hardware accelerators) reset register 1","Register <code>PERIP_RST_EN1</code> reader","Register <code>PERIP_RST_EN1</code> writer","Writes raw bits to the register.","","","Bit 1 - Set this bit to reset cryptography AES.","Bit 1 - Set this bit to reset cryptography AES.","Bit 6 - Set this bit to reset cryptography DMA.","Bit 6 - Set this bit to reset cryptography DMA.","Bit 4 - Set this bit to reset cryptography digital …","Bit 4 - Set this bit to reset cryptography digital …","Bit 5 - Set this bit to reset cryptography HMAC.","Bit 5 - Set this bit to reset cryptography HMAC.","Bit 3 - Set this bit to reset cryptography RSA.","Bit 3 - Set this bit to reset cryptography RSA.","Bit 2 - Set this bit to reset cryptography SHA.","Bit 2 - Set this bit to reset cryptography SHA.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>Redundant_ECO_Ctrl</code> reader","Redundant ECO control register","Field <code>REDUNDANT_ECO_DRIVE</code> reader - The redundant ECO drive …","Field <code>REDUNDANT_ECO_DRIVE</code> writer - The redundant ECO drive …","Field <code>REDUNDANT_ECO_RESULT</code> reader - The redundant ECO …","Register <code>Redundant_ECO_Ctrl</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The redundant ECO drive bit to avoid optimization …","Bit 0 - The redundant ECO drive bit to avoid optimization …","Bit 1 - The redundant ECO result bit to avoid optimization …","","","","Register <code>ROM_CTRL_0</code> reader","System ROM configuration register 0","Field <code>ROM_FO</code> reader - This field is used to force on clock …","Field <code>ROM_FO</code> writer - This field is used to force on clock …","Register <code>ROM_CTRL_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - This field is used to force on clock gate of …","Bits 0:1 - This field is used to force on clock gate of …","","","","Register <code>ROM_CTRL_1</code> reader","System ROM configuration register 1","Field <code>ROM_FORCE_PD</code> reader - This field is used to power …","Field <code>ROM_FORCE_PD</code> writer - This field is used to power …","Field <code>ROM_FORCE_PU</code> reader - This field is used to power up …","Field <code>ROM_FORCE_PU</code> writer - This field is used to power up …","Register <code>ROM_CTRL_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - This field is used to power down internal ROM.","Bits 0:1 - This field is used to power down internal ROM.","Bits 2:3 - This field is used to power up internal ROM.","Bits 2:3 - This field is used to power up internal ROM.","","","","Register <code>RSA_PD_CTRL</code> reader","Field <code>RSA_MEM_FORCE_PD</code> reader - Set this bit to force …","Field <code>RSA_MEM_FORCE_PD</code> writer - Set this bit to force …","Field <code>RSA_MEM_FORCE_PU</code> reader - Set this bit to force …","Field <code>RSA_MEM_FORCE_PU</code> writer - Set this bit to force …","Field <code>RSA_MEM_PD</code> reader - Set this bit to power down RSA …","Field <code>RSA_MEM_PD</code> writer - Set this bit to power down RSA …","RSA memory remapping register","Register <code>RSA_PD_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to force power down RSA memory. This …","Bit 2 - Set this bit to force power down RSA memory. This …","Bit 1 - Set this bit to force power up RSA memory. This …","Bit 1 - Set this bit to force power up RSA memory. This …","Bit 0 - Set this bit to power down RSA memory. This bit …","Bit 0 - Set this bit to power down RSA memory. This bit …","","","","Register <code>RTC_FASTMEM_CONFIG</code> reader","RTC fast memory configuration register","Field <code>RTC_MEM_CRC_ADDR</code> reader - This field is used to set …","Field <code>RTC_MEM_CRC_ADDR</code> writer - This field is used to set …","Field <code>RTC_MEM_CRC_FINISH</code> reader - This bit stores the …","Field <code>RTC_MEM_CRC_LEN</code> reader - This field is used to set …","Field <code>RTC_MEM_CRC_LEN</code> writer - This field is used to set …","Field <code>RTC_MEM_CRC_START</code> reader - Set this bit to start the …","Field <code>RTC_MEM_CRC_START</code> writer - Set this bit to start the …","Register <code>RTC_FASTMEM_CONFIG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 9:19 - This field is used to set address of RTC …","Bits 9:19 - This field is used to set address of RTC …","Bit 31 - This bit stores the status of RTC memory CRC. …","Bits 20:30 - This field is used to set length of RTC …","Bits 20:30 - This field is used to set length of RTC …","Bit 8 - Set this bit to start the CRC of RTC memory.","Bit 8 - Set this bit to start the CRC of RTC memory.","","","","Register <code>RTC_FASTMEM_CRC</code> reader","RTC fast memory CRC controlling register","Field <code>RTC_MEM_CRC_RES</code> reader - This field stores the CRC …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This field stores the CRC result of RTC memory.","","","","Register <code>SRAM_CTRL_0</code> reader","System SRAM configuration register 0","Field <code>SRAM_FO</code> reader - This field is used to force on …","Field <code>SRAM_FO</code> writer - This field is used to force on …","Register <code>SRAM_CTRL_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - This field is used to force on clock gate of …","Bits 0:21 - This field is used to force on clock gate of …","","","","Register <code>SRAM_CTRL_1</code> reader","System SRAM configuration register 1","Field <code>SRAM_FORCE_PD</code> reader - This field is used to power …","Field <code>SRAM_FORCE_PD</code> writer - This field is used to power …","Register <code>SRAM_CTRL_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - This field is used to power down internal SRAM.","Bits 0:21 - This field is used to power down internal SRAM.","","","","Register <code>SRAM_CTRL_2</code> reader","System SRAM configuration register 2","Field <code>SRAM_FORCE_PU</code> reader - This field is used to power …","Field <code>SRAM_FORCE_PU</code> writer - This field is used to power …","Register <code>SRAM_CTRL_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - This field is used to power up internal SRAM.","Bits 0:21 - This field is used to power up internal SRAM.","","","","Field <code>CLK_DIV_EN</code> reader - Not used, extends from ESP32.","Field <code>CLK_XTAL_FREQ</code> reader - This field is used to read …","Field <code>PRE_DIV_CNT</code> reader - This field is used to set the …","Field <code>PRE_DIV_CNT</code> writer - This field is used to set the …","Register <code>SYSCLK_CONF</code> reader","Field <code>SOC_CLK_SEL</code> reader - This field is used to select …","Field <code>SOC_CLK_SEL</code> writer - This field is used to select …","SoC clock configuration register","Register <code>SYSCLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 19 - Not used, extends from ESP32.","Bits 12:18 - This field is used to read XTAL frequency in …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This field is used to set the count of …","Bits 0:9 - This field is used to set the count of …","Bits 10:11 - This field is used to select SOC clock.","Bits 10:11 - This field is used to select SOC clock.","","","","CONF (rw) register accessor: Configure system timer clock","DATE (rw) register accessor: Version control register","INT_CLR (w) register accessor: System timer interrupt clear","INT_ENA (rw) register accessor: System timer interrupt …","INT_RAW (r) register accessor: System timer interrupt raw","LOAD (w) register accessor: Load value to system timer","LOAD_HI (rw) register accessor: High 32 bits to be loaded …","LOAD_LO (rw) register accessor: Low 32 bits to be loaded …","Register block","STEP (rw) register accessor: System timer accumulation step","TARGET0_CONF (rw) register accessor: Configure work mode …","TARGET0_HI (rw) register accessor: System timer target 0, …","TARGET0_LO (rw) register accessor: System timer target 0, …","TARGET1_CONF (rw) register accessor: Configure work mode …","TARGET1_HI (rw) register accessor: System timer target 1, …","TARGET1_LO (rw) register accessor: System timer target 1, …","TARGET2_CONF (rw) register accessor: Configure work mode …","TARGET2_HI (rw) register accessor: System timer target 2, …","TARGET2_LO (rw) register accessor: System timer target 2, …","UNIT0_OP (rw) register accessor: Read out system timer …","UNIT0_VALUE_HI (r) register accessor: System timer value, …","UNIT0_VALUE_LO (r) register accessor: System timer value, …","","","Configure system timer clock","0x00 - Configure system timer clock","Version control register","0xfc - Version control register","Returns the argument unchanged.","System timer interrupt clear","0x4c - System timer interrupt clear","System timer interrupt enable","0x44 - System timer interrupt enable","System timer interrupt raw","0x48 - System timer interrupt raw","Calls <code>U::from(self)</code>.","Load value to system timer","0x04 - Load value to system timer","High 32 bits to be loaded to system timer","0x08 - High 32 bits to be loaded to system timer","Low 32 bits to be loaded to system timer","0x0c - Low 32 bits to be loaded to system timer","System timer accumulation step","0x10 - System timer accumulation step","Configure work mode for system timer target 0","0x2c - Configure work mode for system timer target 0","System timer target 0, high 32 bits","0x14 - System timer target 0, high 32 bits","System timer target 0, low 32 bits","0x18 - System timer target 0, low 32 bits","Configure work mode for system timer target 1","0x30 - Configure work mode for system timer target 1","System timer target 1, high 32 bits","0x1c - System timer target 1, high 32 bits","System timer target 1, low 32 bits","0x20 - System timer target 1, low 32 bits","Configure work mode for system timer target 2","0x34 - Configure work mode for system timer target 2","System timer target 2, high 32 bits","0x24 - System timer target 2, high 32 bits","System timer target 2, low 32 bits","0x28 - System timer target 2, low 32 bits","","","","Read out system timer value","0x38 - Read out system timer value","System timer value, high 32 bits","0x3c - System timer value, high 32 bits","System timer value, low 32 bits","0x40 - System timer value, low 32 bits","Field <code>CLK_EN</code> reader - Register clock enable.","Field <code>CLK_EN</code> writer - Register clock enable.","Field <code>CLK_FO</code> reader - System timer clock force enable.","Field <code>CLK_FO</code> writer - System timer clock force enable.","Configure system timer clock","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Bit 31 - Register clock enable.","Bit 31 - Register clock enable.","Bit 0 - System timer clock force enable.","Bit 0 - System timer clock force enable.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - Version control register","Version control register","Field <code>DATE</code> writer - Version control register","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Version control register","Bits 0:31 - Version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","System timer interrupt clear","Field <code>TARGET0_INT_CLR</code> writer - Interrupt clear bit of …","Field <code>TARGET1_INT_CLR</code> writer - Interrupt clear bit of …","Field <code>TARGET2_INT_CLR</code> writer - Interrupt clear bit of …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Interrupt clear bit of system timer target 0.","Bit 1 - Interrupt clear bit of system timer target 1.","Bit 2 - Interrupt clear bit of system timer target 2.","","","","System timer interrupt enable","Register <code>INT_ENA</code> reader","Field <code>TARGET0_INT_ENA</code> reader - Interrupt enable bit of …","Field <code>TARGET0_INT_ENA</code> writer - Interrupt enable bit of …","Field <code>TARGET1_INT_ENA</code> reader - Interrupt enable bit of …","Field <code>TARGET1_INT_ENA</code> writer - Interrupt enable bit of …","Field <code>TARGET2_INT_ENA</code> reader - Interrupt enable bit of …","Field <code>TARGET2_INT_ENA</code> writer - Interrupt enable bit of …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Interrupt enable bit of system timer target 0.","Bit 0 - Interrupt enable bit of system timer target 0.","Bit 1 - Interrupt enable bit of system timer target 1.","Bit 1 - Interrupt enable bit of system timer target 1.","Bit 2 - Interrupt enable bit of system timer target 2.","Bit 2 - Interrupt enable bit of system timer target 2.","","","","Field <code>INT0_RAW</code> reader - Interrupt raw bit of system timer …","Field <code>INT1_RAW</code> reader - Interrupt raw bit of system timer …","Field <code>INT2_RAW</code> reader - Interrupt raw bit of system timer …","System timer interrupt raw","Register <code>INT_RAW</code> reader","","","Returns the argument unchanged.","Bit 0 - Interrupt raw bit of system timer target 0.","Bit 1 - Interrupt raw bit of system timer target 1.","Bit 2 - Interrupt raw bit of system timer target 2.","Calls <code>U::from(self)</code>.","","","","Load value to system timer","Field <code>TIMER_LOAD</code> writer - Set this bit to 1, the value …","Register <code>LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Set this bit to 1, the value stored in …","","","","High 32 bits to be loaded to system timer","Register <code>LOAD_HI</code> reader","Field <code>TIMER_LOAD_HI</code> reader - The value to be loaded into …","Field <code>TIMER_LOAD_HI</code> writer - The value to be loaded into …","Register <code>LOAD_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The value to be loaded into system timer, high …","Bits 0:31 - The value to be loaded into system timer, high …","","","","Low 32 bits to be loaded to system timer","Register <code>LOAD_LO</code> reader","Field <code>TIMER_LOAD_LO</code> reader - The value to be loaded into …","Field <code>TIMER_LOAD_LO</code> writer - The value to be loaded into …","Register <code>LOAD_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The value to be loaded into system timer, low …","Bits 0:31 - The value to be loaded into system timer, low …","","","","Register <code>STEP</code> reader","System timer accumulation step","Field <code>TIMER_PLL_STEP</code> reader - Set system timer increment …","Field <code>TIMER_PLL_STEP</code> writer - Set system timer increment …","Field <code>TIMER_XTAL_STEP</code> reader - Set system timer increment …","Field <code>TIMER_XTAL_STEP</code> writer - Set system timer increment …","Register <code>STEP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 10:19 - Set system timer increment step when using …","Bits 10:19 - Set system timer increment step when using …","Bits 0:9 - Set system timer increment step when using …","Bits 0:9 - Set system timer increment step when using …","","","","Register <code>TARGET0_CONF</code> reader","Configure work mode for system timer target 0","Field <code>TARGET0_PERIOD_MODE</code> reader - Set work mode for …","Field <code>TARGET0_PERIOD_MODE</code> writer - Set work mode for …","Field <code>TARGET0_PERIOD</code> reader - Set alarm period for system …","Field <code>TARGET0_PERIOD</code> writer - Set alarm period for system …","Field <code>TARGET0_WORK_EN</code> reader - System timer target 0 work …","Field <code>TARGET0_WORK_EN</code> writer - System timer target 0 work …","Register <code>TARGET0_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - Set alarm period for system timer target 0, …","Bits 0:29 - Set alarm period for system timer target 0, …","Bit 30 - Set work mode for system timer target 0. 0: work …","Bit 30 - Set work mode for system timer target 0. 0: work …","Bit 31 - System timer target 0 work enable.","Bit 31 - System timer target 0 work enable.","","","","Register <code>TARGET0_HI</code> reader","System timer target 0, high 32 bits","Field <code>TIMER_TARGET0_HI</code> reader - System timer target 0, …","Field <code>TIMER_TARGET0_HI</code> writer - System timer target 0, …","Register <code>TARGET0_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - System timer target 0, high 32 bits.","Bits 0:31 - System timer target 0, high 32 bits.","","","","Register <code>TARGET0_LO</code> reader","System timer target 0, low 32 bits","Field <code>TIMER_TARGET0_LO</code> reader - System timer target 0, low …","Field <code>TIMER_TARGET0_LO</code> writer - System timer target 0, low …","Register <code>TARGET0_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - System timer target 0, low 32 bits.","Bits 0:31 - System timer target 0, low 32 bits.","","","","Register <code>TARGET1_CONF</code> reader","Configure work mode for system timer target 1","Field <code>TARGET1_PERIOD_MODE</code> reader - Set work mode for …","Field <code>TARGET1_PERIOD_MODE</code> writer - Set work mode for …","Field <code>TARGET1_PERIOD</code> reader - Set alarm period for system …","Field <code>TARGET1_PERIOD</code> writer - Set alarm period for system …","Field <code>TARGET1_WORK_EN</code> reader - System timer target 1 work …","Field <code>TARGET1_WORK_EN</code> writer - System timer target 1 work …","Register <code>TARGET1_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - Set alarm period for system timer target 1, …","Bits 0:29 - Set alarm period for system timer target 1, …","Bit 30 - Set work mode for system timer target 1. 0: work …","Bit 30 - Set work mode for system timer target 1. 0: work …","Bit 31 - System timer target 1 work enable.","Bit 31 - System timer target 1 work enable.","","","","Register <code>TARGET1_HI</code> reader","System timer target 1, high 32 bits","Field <code>TIMER_TARGET1_HI</code> reader - System timer target 1, …","Field <code>TIMER_TARGET1_HI</code> writer - System timer target 1, …","Register <code>TARGET1_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - System timer target 1, high 32 bits.","Bits 0:31 - System timer target 1, high 32 bits.","","","","Register <code>TARGET1_LO</code> reader","System timer target 1, low 32 bits","Field <code>TIMER_TARGET1_LO</code> reader - System timer target 1, low …","Field <code>TIMER_TARGET1_LO</code> writer - System timer target 1, low …","Register <code>TARGET1_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - System timer target 1, low 32 bits.","Bits 0:31 - System timer target 1, low 32 bits.","","","","Register <code>TARGET2_CONF</code> reader","Configure work mode for system timer target 2","Field <code>TARGET2_PERIOD_MODE</code> reader - Set work mode for …","Field <code>TARGET2_PERIOD_MODE</code> writer - Set work mode for …","Field <code>TARGET2_PERIOD</code> reader - Set alarm period for system …","Field <code>TARGET2_PERIOD</code> writer - Set alarm period for system …","Field <code>TARGET2_WORK_EN</code> reader - System timer target 2 work …","Field <code>TARGET2_WORK_EN</code> writer - System timer target 2 work …","Register <code>TARGET2_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - Set alarm period for system timer target 2, …","Bits 0:29 - Set alarm period for system timer target 2, …","Bit 30 - Set work mode for system timer target 2. 0: work …","Bit 30 - Set work mode for system timer target 2. 0: work …","Bit 31 - System timer target 2 work enable.","Bit 31 - System timer target 2 work enable.","","","","Register <code>TARGET2_HI</code> reader","System timer target 2, high 32 bits","Field <code>TIMER_TARGET2_HI</code> reader - System timer target 2, …","Field <code>TIMER_TARGET2_HI</code> writer - System timer target 2, …","Register <code>TARGET2_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - System timer target 2, high 32 bits.","Bits 0:31 - System timer target 2, high 32 bits.","","","","Register <code>TARGET2_LO</code> reader","System timer target 2, low 32 bits","Field <code>TIMER_TARGET2_LO</code> reader - System timer target 2, low …","Field <code>TIMER_TARGET2_LO</code> writer - System timer target 2, low …","Register <code>TARGET2_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - System timer target 2, low 32 bits.","Bits 0:31 - System timer target 2, low 32 bits.","","","","Register <code>UNIT0_OP</code> reader","Field <code>TIMER_UNIT0_UPDATE</code> writer - Update system timer …","Field <code>TIMER_UNIT0_VALUE_VALID</code> reader - Check if it is …","Read out system timer value","Register <code>UNIT0_OP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Update system timer value to registers.","Bit 30 - Check if it is valid to read out timer value from …","","","","Register <code>UNIT0_VALUE_HI</code> reader","Field <code>TIMER_VALUE_HI</code> reader - System timer value, high 32 …","System timer value, high 32 bits","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - System timer value, high 32 bits.","","","","Register <code>UNIT0_VALUE_LO</code> reader","Field <code>TIMER_VALUE_LO</code> reader - System timer value, low 32 …","System timer value, low 32 bits","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - System timer value, low 32 bits.","","","","INT_CLR_TIMERS (w) register accessor: Interrupt clear bits","INT_ENA_TIMERS (rw) register accessor: Interrupt enable …","INT_RAW_TIMERS (r) register accessor: Raw interrupt status","INT_ST_TIMERS (r) register accessor: Masked interrupt …","LACTALARMHI (rw) register accessor: LACT alarm high …","LACTALARMLO (rw) register accessor: LACT alarm low register","LACTCONFIG (rw) register accessor: LACT configuration …","LACTHI (r) register accessor: LACT high register","LACTLO (r) register accessor: LACT low register","LACTLOAD (w) register accessor: Timer LACT load register","LACTLOADHI (rw) register accessor: Timer LACT load high …","LACTLOADLO (rw) register accessor: LACT load low register","LACTRTC (rw) register accessor: LACT RTC register","LACTUPDATE (w) register accessor: LACT update register","REGCLK (rw) register accessor: Timer group clock gate …","RTCCALICFG (rw) register accessor: RTC calibration …","RTCCALICFG1 (r) register accessor: RTC calibration …","RTCCALICFG2 (rw) register accessor: Timer group …","Register block","TALARMHI (rw) register accessor: Timer %s alarm value, …","TALARMLO (rw) register accessor: Timer %s alarm value, low …","TCONFIG (rw) register accessor: Timer %s configuration …","THI (r) register accessor: Timer %s current value, high 32 …","TIMERS_DATE (rw) register accessor: Version control …","TLO (r) register accessor: Timer %s current value, low 32 …","TLOAD (w) register accessor: Write to reload timer from …","TLOADHI (rw) register accessor: Timer %s reload value, …","TLOADLO (rw) register accessor: Timer %s reload value, low …","TUPDATE (rw) register accessor: Write to copy current …","WDTCONFIG0 (rw) register accessor: Watchdog timer …","WDTCONFIG1 (rw) register accessor: Watchdog timer …","WDTCONFIG2 (rw) register accessor: Watchdog timer stage 0 …","WDTCONFIG3 (rw) register accessor: Watchdog timer stage 1 …","WDTCONFIG4 (rw) register accessor: Watchdog timer stage 2 …","WDTCONFIG5 (rw) register accessor: Watchdog timer stage 3 …","WDTFEED (w) register accessor: Write to feed the watchdog …","WDTWPROTECT (rw) register accessor: Watchdog write protect …","","","Returns the argument unchanged.","Interrupt clear bits","0xa4 - Interrupt clear bits","Interrupt enable bits","0x98 - Interrupt enable bits","Raw interrupt status","0x9c - Raw interrupt status","Masked interrupt status","0xa0 - Masked interrupt status","Calls <code>U::from(self)</code>.","LACT alarm high register","0x88 - LACT alarm high register","LACT alarm low register","0x84 - LACT alarm low register","LACT configuration register","0x70 - LACT configuration register","LACT high register","0x7c - LACT high register","LACT low register","0x78 - LACT low register","Timer LACT load register","0x94 - Timer LACT load register","Timer LACT load high register","0x90 - Timer LACT load high register","LACT load low register","0x8c - LACT load low register","LACT RTC register","0x74 - LACT RTC register","LACT update register","0x80 - LACT update register","Timer group clock gate register","0xfc - Timer group clock gate register","RTC calibration configuration register","0x68 - RTC calibration configuration register","RTC calibration configuration register 1","0x6c - RTC calibration configuration register 1","Timer group calibration register","0xa8 - Timer group calibration register","0x14 - Timer 0 alarm value, high bits","0x10 - Timer 0 alarm value, low 32 bits","0x00 - Timer 0 configuration register","0x08 - Timer 0 current value, high 32 bits","0x04 - Timer 0 current value, low 32 bits","0x20 - Write to reload timer from TIMG_T0LOADLO_REG or …","0x1c - Timer 0 reload value, high 32 bits","0x18 - Timer 0 reload value, low 32 bits","0x0c - Write to copy current timer value to TIMG_T0LO_REG …","0x38 - Timer 1 alarm value, high bits","0x34 - Timer 1 alarm value, low 32 bits","0x24 - Timer 1 configuration register","0x2c - Timer 1 current value, high 32 bits","0x28 - Timer 1 current value, low 32 bits","0x44 - Write to reload timer from TIMG_T1LOADLO_REG or …","0x40 - Timer 1 reload value, high 32 bits","0x3c - Timer 1 reload value, low 32 bits","0x30 - Write to copy current timer value to TIMG_T1LO_REG …","Timer %s alarm value, high bits","0x14..0x1c - Timer %s alarm value, high bits","Iterator for array of: 0x14..0x1c - Timer %s alarm value, …","Timer %s alarm value, low 32 bits","0x10..0x18 - Timer %s alarm value, low 32 bits","Iterator for array of: 0x10..0x18 - Timer %s alarm value, …","Timer %s configuration register","0x00..0x08 - Timer %s configuration register","Iterator for array of: 0x00..0x08 - Timer %s configuration …","Timer %s current value, high 32 bits","0x08..0x10 - Timer %s current value, high 32 bits","Iterator for array of: 0x08..0x10 - Timer %s current …","Version control register","0xf8 - Version control register","Timer %s current value, low 32 bits","0x04..0x0c - Timer %s current value, low 32 bits","Iterator for array of: 0x04..0x0c - Timer %s current …","Write to reload timer from TIMG_T%sLOADLO_REG or …","0x20..0x28 - Write to reload timer from TIMG_T%sLOADLO_REG …","Iterator for array of: 0x20..0x28 - Write to reload timer …","Timer %s reload value, high 32 bits","0x1c..0x24 - Timer %s reload value, high 32 bits","Iterator for array of: 0x1c..0x24 - Timer %s reload value, …","Timer %s reload value, low 32 bits","0x18..0x20 - Timer %s reload value, low 32 bits","Iterator for array of: 0x18..0x20 - Timer %s reload value, …","","","Write to copy current timer value to TIMG_T%sLO_REG or …","0x0c..0x14 - Write to copy current timer value to …","Iterator for array of: 0x0c..0x14 - Write to copy current …","","Watchdog timer configuration register","0x48 - Watchdog timer configuration register","Watchdog timer prescaler register","0x4c - Watchdog timer prescaler register","Watchdog timer stage 0 timeout value","0x50 - Watchdog timer stage 0 timeout value","Watchdog timer stage 1 timeout value","0x54 - Watchdog timer stage 1 timeout value","Watchdog timer stage 2 timeout value","0x58 - Watchdog timer stage 2 timeout value","Watchdog timer stage 3 timeout value","0x5c - Watchdog timer stage 3 timeout value","Write to feed the watchdog timer","0x60 - Write to feed the watchdog timer","Watchdog write protect register","0x64 - Watchdog write protect register","Interrupt clear bits","Field <code>LACT_INT_CLR</code> writer - Set this bit to clear the …","Field <code>T0_INT_CLR</code> writer - Set this bit to clear the …","Field <code>T1_INT_CLR</code> writer - Set this bit to clear the …","Register <code>INT_CLR_TIMERS</code> writer","Field <code>WDT_INT_CLR</code> writer - Set this bit to clear the …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to clear the TIMG_LACT_INT interrupt.","Bit 0 - Set this bit to clear the TIMG_T0_INT interrupt.","Bit 1 - Set this bit to clear the TIMG_T1_INT interrupt.","","","","Bit 2 - Set this bit to clear the TIMG_WDT_INT interrupt.","Interrupt enable bits","Field <code>LACT_INT_ENA</code> reader - The interrupt enable bit for …","Field <code>LACT_INT_ENA</code> writer - The interrupt enable bit for …","Register <code>INT_ENA_TIMERS</code> reader","Field <code>T0_INT_ENA</code> reader - The interrupt enable bit for the …","Field <code>T0_INT_ENA</code> writer - The interrupt enable bit for the …","Field <code>T1_INT_ENA</code> reader - The interrupt enable bit for the …","Field <code>T1_INT_ENA</code> writer - The interrupt enable bit for the …","Register <code>INT_ENA_TIMERS</code> writer","Field <code>WDT_INT_ENA</code> reader - The interrupt enable bit for …","Field <code>WDT_INT_ENA</code> writer - The interrupt enable bit for …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - The interrupt enable bit for the TIMG_LACT_INT …","Bit 3 - The interrupt enable bit for the TIMG_LACT_INT …","Bit 0 - The interrupt enable bit for the TIMG_T0_INT …","Bit 0 - The interrupt enable bit for the TIMG_T0_INT …","Bit 1 - The interrupt enable bit for the TIMG_T1_INT …","Bit 1 - The interrupt enable bit for the TIMG_T1_INT …","","","","Bit 2 - The interrupt enable bit for the TIMG_WDT_INT …","Bit 2 - The interrupt enable bit for the TIMG_WDT_INT …","Raw interrupt status","Field <code>LACT_INT_RAW</code> reader - The raw interrupt status bit …","Register <code>INT_RAW_TIMERS</code> reader","Field <code>T0_INT_RAW</code> reader - The raw interrupt status bit for …","Field <code>T1_INT_RAW</code> reader - The raw interrupt status bit for …","Field <code>WDT_INT_RAW</code> reader - The raw interrupt status bit …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - The raw interrupt status bit for the TIMG_LACT_INT …","Bit 0 - The raw interrupt status bit for the TIMG_T0_INT …","Bit 1 - The raw interrupt status bit for the TIMG_T1_INT …","","","","Bit 2 - The raw interrupt status bit for the TIMG_WDT_INT …","Masked interrupt status","Field <code>LACT_INT_ST</code> reader - The masked interrupt status bit …","Register <code>INT_ST_TIMERS</code> reader","Field <code>T0_INT_ST</code> reader - The masked interrupt status bit …","Field <code>T1_INT_ST</code> reader - The masked interrupt status bit …","Field <code>WDT_INT_ST</code> reader - The masked interrupt status bit …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - The masked interrupt status bit for the …","Bit 0 - The masked interrupt status bit for the …","Bit 1 - The masked interrupt status bit for the …","","","","Bit 2 - The masked interrupt status bit for the …","LACT alarm high register","Field <code>LACT_ALARM_HI</code> reader - Reserved.","Field <code>LACT_ALARM_HI</code> writer - Reserved.","Register <code>LACTALARMHI</code> reader","Register <code>LACTALARMHI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reserved.","Bits 0:31 - Reserved.","","","","LACT alarm low register","Field <code>LACT_ALARM_LO</code> reader - Reserved.","Field <code>LACT_ALARM_LO</code> writer - Reserved.","Register <code>LACTALARMLO</code> reader","Register <code>LACTALARMLO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reserved.","Bits 0:31 - Reserved.","","","","LACT configuration register","Field <code>LACT_ALARM_EN</code> reader - Reserved.","Field <code>LACT_ALARM_EN</code> writer - Reserved.","Field <code>LACT_AUTORELOAD</code> reader - Reserved.","Field <code>LACT_AUTORELOAD</code> writer - Reserved.","Field <code>LACT_CPST_EN</code> reader - Reserved.","Field <code>LACT_CPST_EN</code> writer - Reserved.","Field <code>LACT_DIVIDER</code> reader - Reserved.","Field <code>LACT_DIVIDER</code> writer - Reserved.","Field <code>LACT_EDGE_INT_EN</code> reader - Reserved.","Field <code>LACT_EDGE_INT_EN</code> writer - Reserved.","Field <code>LACT_EN</code> reader - Reserved.","Field <code>LACT_EN</code> writer - Reserved.","Field <code>LACT_INCREASE</code> reader - Reserved.","Field <code>LACT_INCREASE</code> writer - Reserved.","Field <code>LACT_LAC_EN</code> reader - Reserved.","Field <code>LACT_LAC_EN</code> writer - Reserved.","Field <code>LACT_LEVEL_INT_EN</code> reader - Reserved.","Field <code>LACT_LEVEL_INT_EN</code> writer - Reserved.","Field <code>LACT_RTC_ONLY</code> reader - Reserved.","Field <code>LACT_RTC_ONLY</code> writer - Reserved.","Field <code>LACT_USE_REFTICK</code> reader - Reserved.","Field <code>LACT_USE_REFTICK</code> writer - Reserved.","Register <code>LACTCONFIG</code> reader","Register <code>LACTCONFIG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Reserved.","Bit 10 - Reserved.","Bit 29 - Reserved.","Bit 29 - Reserved.","Bit 8 - Reserved.","Bit 8 - Reserved.","Bits 13:28 - Reserved.","Bits 13:28 - Reserved.","Bit 12 - Reserved.","Bit 12 - Reserved.","Bit 31 - Reserved.","Bit 31 - Reserved.","Bit 30 - Reserved.","Bit 30 - Reserved.","Bit 9 - Reserved.","Bit 9 - Reserved.","Bit 11 - Reserved.","Bit 11 - Reserved.","Bit 7 - Reserved.","Bit 7 - Reserved.","Bit 6 - Reserved.","Bit 6 - Reserved.","","","","LACT high register","Field <code>LACT_HI</code> reader - Reserved.","Register <code>LACTHI</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reserved.","","","","LACT low register","Field <code>LACT_LO</code> reader - Reserved.","Register <code>LACTLO</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reserved.","","","","Timer LACT load register","Field <code>LACT_LOAD</code> writer - Reserved.","Register <code>LACTLOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reserved.","","","","Timer LACT load high register","Field <code>LACT_LOAD_HI</code> reader - Reserved.","Field <code>LACT_LOAD_HI</code> writer - Reserved.","Register <code>LACTLOADHI</code> reader","Register <code>LACTLOADHI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reserved.","Bits 0:31 - Reserved.","","","","LACT load low register","Field <code>LACT_LOAD_LO</code> reader - Reserved.","Field <code>LACT_LOAD_LO</code> writer - Reserved.","Register <code>LACTLOADLO</code> reader","Register <code>LACTLOADLO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reserved.","Bits 0:31 - Reserved.","","","","LACT RTC register","Field <code>LACT_RTC_STEP_LEN</code> reader - Reserved.","Field <code>LACT_RTC_STEP_LEN</code> writer - Reserved.","Register <code>LACTRTC</code> reader","Register <code>LACTRTC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 6:31 - Reserved.","Bits 6:31 - Reserved.","","","","LACT update register","Field <code>LACT_UPDATE</code> writer - Reserved.","Register <code>LACTUPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Reserved.","","","","Field <code>CLK_EN</code> reader - Register clock gate signal. 1: …","Field <code>CLK_EN</code> writer - Register clock gate signal. 1: …","Register <code>REGCLK</code> reader","Timer group clock gate register","Register <code>REGCLK</code> writer","Writes raw bits to the register.","","","Bit 31 - Register clock gate signal. 1: Registers can be …","Bit 31 - Register clock gate signal. 1: Registers can be …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>RTCCALICFG</code> reader","RTC calibration configuration register","Field <code>RTC_CALI_CLK_SEL</code> reader - Used to select the clock …","Field <code>RTC_CALI_CLK_SEL</code> writer - Used to select the clock …","Field <code>RTC_CALI_MAX</code> reader - Calibration time, in cycles of …","Field <code>RTC_CALI_MAX</code> writer - Calibration time, in cycles of …","Field <code>RTC_CALI_RDY</code> reader - Set this bit to mark the …","Field <code>RTC_CALI_START_CYCLING</code> reader - When set, periodic …","Field <code>RTC_CALI_START_CYCLING</code> writer - When set, periodic …","Field <code>RTC_CALI_START</code> reader - Set this bit to starts …","Field <code>RTC_CALI_START</code> writer - Set this bit to starts …","Register <code>RTCCALICFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 13:14 - Used to select the clock to be calibrated. 0: …","Bits 13:14 - Used to select the clock to be calibrated. 0: …","Bits 16:30 - Calibration time, in cycles of the clock to …","Bits 16:30 - Calibration time, in cycles of the clock to …","Bit 15 - Set this bit to mark the completion of …","Bit 31 - Set this bit to starts calibration.","Bit 31 - Set this bit to starts calibration.","Bit 12 - When set, periodic calibration is enabled.","Bit 12 - When set, periodic calibration is enabled.","","","","Register <code>RTCCALICFG1</code> reader","RTC calibration configuration register 1","Field <code>RTC_CALI_CYCLING_DATA_VLD</code> reader - Periodic …","Field <code>RTC_CALI_VALUE</code> reader - Calibration value when …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Periodic calibration valid signal.","Bits 7:31 - Calibration value when cycles of clock to be …","","","","Register <code>RTCCALICFG2</code> reader","Timer group calibration register","Field <code>RTC_CALI_TIMEOUT</code> reader - RTC calibration timeout …","Field <code>RTC_CALI_TIMEOUT_RST_CNT</code> reader - Cycles that …","Field <code>RTC_CALI_TIMEOUT_RST_CNT</code> writer - Cycles that …","Field <code>RTC_CALI_TIMEOUT_THRES</code> reader - Threshold value for …","Field <code>RTC_CALI_TIMEOUT_THRES</code> writer - Threshold value for …","Register <code>RTCCALICFG2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - RTC calibration timeout indicator","Bits 3:6 - Cycles that release calibration timeout reset","Bits 3:6 - Cycles that release calibration timeout reset","Bits 7:31 - Threshold value for the RTC calibration timer. …","Bits 7:31 - Threshold value for the RTC calibration timer. …","","","","Field <code>ALARM_HI</code> reader - Timer %s alarm trigger time-base …","Field <code>ALARM_HI</code> writer - Timer %s alarm trigger time-base …","Register <code>T%sALARMHI</code> reader","Timer %s alarm value, high bits","Register <code>T%sALARMHI</code> writer","Bits 0:31 - Timer %s alarm trigger time-base counter …","Bits 0:31 - Timer %s alarm trigger time-base counter …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_LO</code> reader - Timer %s alarm trigger time-base …","Field <code>ALARM_LO</code> writer - Timer %s alarm trigger time-base …","Register <code>T%sALARMLO</code> reader","Timer %s alarm value, low 32 bits","Register <code>T%sALARMLO</code> writer","Bits 0:31 - Timer %s alarm trigger time-base counter …","Bits 0:31 - Timer %s alarm trigger time-base counter …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_EN</code> reader - When set, the alarm is enabled. …","Field <code>ALARM_EN</code> writer - When set, the alarm is enabled. …","Field <code>AUTORELOAD</code> reader - When set, timer %s auto-reload …","Field <code>AUTORELOAD</code> writer - When set, timer %s auto-reload …","Field <code>DIVIDER</code> reader - Timer %s clock (T%s_clk) prescaler …","Field <code>DIVIDER</code> writer - Timer %s clock (T%s_clk) prescaler …","Field <code>EDGE_INT_EN</code> reader - When set, an alarm will …","Field <code>EDGE_INT_EN</code> writer - When set, an alarm will …","Field <code>EN</code> reader - When set, the timer %s time-base counter …","Field <code>EN</code> writer - When set, the timer %s time-base counter …","Field <code>INCREASE</code> reader - When set, the timer %s time-base …","Field <code>INCREASE</code> writer - When set, the timer %s time-base …","Field <code>LEVEL_INT_EN</code> reader - When set, an alarm will …","Field <code>LEVEL_INT_EN</code> writer - When set, an alarm will …","Register <code>T%sCONFIG</code> reader","Timer %s configuration register","Field <code>USE_XTAL</code> reader - 1: Use XTAL_CLK as the source …","Field <code>USE_XTAL</code> writer - 1: Use XTAL_CLK as the source …","Register <code>T%sCONFIG</code> writer","Bit 10 - When set, the alarm is enabled. This bit is …","Bit 10 - When set, the alarm is enabled. This bit is …","Bit 29 - When set, timer %s auto-reload at alarm is …","Bit 29 - When set, timer %s auto-reload at alarm is …","Writes raw bits to the register.","","","Bits 13:28 - Timer %s clock (T%s_clk) prescaler value.","Bits 13:28 - Timer %s clock (T%s_clk) prescaler value.","Bit 12 - When set, an alarm will generate an edge type …","Bit 12 - When set, an alarm will generate an edge type …","Bit 31 - When set, the timer %s time-base counter is …","Bit 31 - When set, the timer %s time-base counter is …","Returns the argument unchanged.","Bit 30 - When set, the timer %s time-base counter will …","Bit 30 - When set, the timer %s time-base counter will …","Calls <code>U::from(self)</code>.","Bit 11 - When set, an alarm will generate a level type …","Bit 11 - When set, an alarm will generate a level type …","","","","Bit 9 - 1: Use XTAL_CLK as the source clock of timer …","Bit 9 - 1: Use XTAL_CLK as the source clock of timer …","Field <code>HI</code> reader - After writing to TIMG_T%sUPDATE_REG, the …","Register <code>T%sHI</code> reader","Timer %s current value, high 32 bits","","","Returns the argument unchanged.","Bits 0:31 - After writing to TIMG_T%sUPDATE_REG, the high …","Calls <code>U::from(self)</code>.","","","","Register <code>TIMERS_DATE</code> reader","Field <code>TIMERS_DATE</code> reader - Version control register.","Version control register","Field <code>TIMERS_DATE</code> writer - Version control register.","Register <code>TIMERS_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Version control register.","Bits 0:27 - Version control register.","","","","Field <code>LO</code> reader - After writing to TIMG_T%sUPDATE_REG, the …","Register <code>T%sLO</code> reader","Timer %s current value, low 32 bits","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - After writing to TIMG_T%sUPDATE_REG, the low …","","","","Field <code>LOAD</code> writer - Write any value to trigger a timer %s …","Write to reload timer from TIMG_T%sLOADLO_REG or …","Register <code>T%sLOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Write any value to trigger a timer %s …","","","","Field <code>LOAD_HI</code> reader - High 32 bits of the value that a …","Field <code>LOAD_HI</code> writer - High 32 bits of the value that a …","Register <code>T%sLOADHI</code> reader","Timer %s reload value, high 32 bits","Register <code>T%sLOADHI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - High 32 bits of the value that a reload will …","Bits 0:31 - High 32 bits of the value that a reload will …","","","","Field <code>LOAD_LO</code> reader - Low 32 bits of the value that a …","Field <code>LOAD_LO</code> writer - Low 32 bits of the value that a …","Register <code>T%sLOADLO</code> reader","Timer %s reload value, low 32 bits","Register <code>T%sLOADLO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Low 32 bits of the value that a reload will …","Bits 0:31 - Low 32 bits of the value that a reload will …","","","","Register <code>T%sUPDATE</code> reader","Write to copy current timer value to TIMG_T%sLO_REG or …","Field <code>UPDATE</code> reader - After writing 0 or 1 to …","Field <code>UPDATE</code> writer - After writing 0 or 1 to …","Register <code>T%sUPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - After writing 0 or 1 to TIMG_T%sUPDATE_REG, the …","Bit 31 - After writing 0 or 1 to TIMG_T%sUPDATE_REG, the …","Register <code>WDTCONFIG0</code> reader","Register <code>WDTCONFIG0</code> writer","Watchdog timer configuration register","Field <code>WDT_APPCPU_RESET_EN</code> reader - Reserved.","Field <code>WDT_APPCPU_RESET_EN</code> writer - Reserved.","Field <code>WDT_CPU_RESET_LENGTH</code> reader - CPU reset signal …","Field <code>WDT_CPU_RESET_LENGTH</code> writer - CPU reset signal …","Field <code>WDT_EDGE_INT_EN</code> reader - When set, an edge type …","Field <code>WDT_EDGE_INT_EN</code> writer - When set, an edge type …","Field <code>WDT_EN</code> reader - When set, MWDT is enabled.","Field <code>WDT_EN</code> writer - When set, MWDT is enabled.","Field <code>WDT_FLASHBOOT_MOD_EN</code> reader - When set, Flash boot …","Field <code>WDT_FLASHBOOT_MOD_EN</code> writer - When set, Flash boot …","Field <code>WDT_LEVEL_INT_EN</code> reader - When set, a level type …","Field <code>WDT_LEVEL_INT_EN</code> writer - When set, a level type …","Field <code>WDT_PROCPU_RESET_EN</code> reader - WDT reset CPU enable.","Field <code>WDT_PROCPU_RESET_EN</code> writer - WDT reset CPU enable.","Field <code>WDT_STG0</code> reader - Stage 0 configuration. 0: off. 1: …","Field <code>WDT_STG0</code> writer - Stage 0 configuration. 0: off. 1: …","Field <code>WDT_STG1</code> reader - Stage 1 configuration. 0: off. 1: …","Field <code>WDT_STG1</code> writer - Stage 1 configuration. 0: off. 1: …","Field <code>WDT_STG2</code> reader - Stage 2 configuration. 0: off. 1: …","Field <code>WDT_STG2</code> writer - Stage 2 configuration. 0: off. 1: …","Field <code>WDT_STG3</code> reader - Stage 3 configuration. 0: off. 1: …","Field <code>WDT_STG3</code> writer - Stage 3 configuration. 0: off. 1: …","Field <code>WDT_SYS_RESET_LENGTH</code> reader - System reset signal …","Field <code>WDT_SYS_RESET_LENGTH</code> writer - System reset signal …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 12 - Reserved.","Bit 12 - Reserved.","Bits 18:20 - CPU reset signal length selection. 0: 100 ns. …","Bits 18:20 - CPU reset signal length selection. 0: 100 ns. …","Bit 22 - When set, an edge type interrupt will occur at …","Bit 22 - When set, an edge type interrupt will occur at …","Bit 31 - When set, MWDT is enabled.","Bit 31 - When set, MWDT is enabled.","Bit 14 - When set, Flash boot protection is enabled.","Bit 14 - When set, Flash boot protection is enabled.","Bit 21 - When set, a level type interrupt will occur at …","Bit 21 - When set, a level type interrupt will occur at …","Bit 13 - WDT reset CPU enable.","Bit 13 - WDT reset CPU enable.","Bits 29:30 - Stage 0 configuration. 0: off. 1: interrupt. …","Bits 29:30 - Stage 0 configuration. 0: off. 1: interrupt. …","Bits 27:28 - Stage 1 configuration. 0: off. 1: interrupt. …","Bits 27:28 - Stage 1 configuration. 0: off. 1: interrupt. …","Bits 25:26 - Stage 2 configuration. 0: off. 1: interrupt. …","Bits 25:26 - Stage 2 configuration. 0: off. 1: interrupt. …","Bits 23:24 - Stage 3 configuration. 0: off. 1: interrupt. …","Bits 23:24 - Stage 3 configuration. 0: off. 1: interrupt. …","Bits 15:17 - System reset signal length selection. 0: 100 …","Bits 15:17 - System reset signal length selection. 0: 100 …","Register <code>WDTCONFIG1</code> reader","Register <code>WDTCONFIG1</code> writer","Watchdog timer prescaler register","Field <code>WDT_CLK_PRESCALE</code> reader - MWDT clock prescaler …","Field <code>WDT_CLK_PRESCALE</code> writer - MWDT clock prescaler …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:31 - MWDT clock prescaler value. MWDT clock period …","Bits 16:31 - MWDT clock prescaler value. MWDT clock period …","Register <code>WDTCONFIG2</code> reader","Register <code>WDTCONFIG2</code> writer","Watchdog timer stage 0 timeout value","Field <code>WDT_STG0_HOLD</code> reader - Stage 0 timeout value, in …","Field <code>WDT_STG0_HOLD</code> writer - Stage 0 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 0 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 0 timeout value, in MWDT clock cycles.","Register <code>WDTCONFIG3</code> reader","Register <code>WDTCONFIG3</code> writer","Watchdog timer stage 1 timeout value","Field <code>WDT_STG1_HOLD</code> reader - Stage 1 timeout value, in …","Field <code>WDT_STG1_HOLD</code> writer - Stage 1 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 1 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 1 timeout value, in MWDT clock cycles.","Register <code>WDTCONFIG4</code> reader","Register <code>WDTCONFIG4</code> writer","Watchdog timer stage 2 timeout value","Field <code>WDT_STG2_HOLD</code> reader - Stage 2 timeout value, in …","Field <code>WDT_STG2_HOLD</code> writer - Stage 2 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 2 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 2 timeout value, in MWDT clock cycles.","Register <code>WDTCONFIG5</code> reader","Register <code>WDTCONFIG5</code> writer","Watchdog timer stage 3 timeout value","Field <code>WDT_STG3_HOLD</code> reader - Stage 3 timeout value, in …","Field <code>WDT_STG3_HOLD</code> writer - Stage 3 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 3 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 3 timeout value, in MWDT clock cycles.","Register <code>WDTFEED</code> writer","Write to feed the watchdog timer","Field <code>WDT_FEED</code> writer - Write any value to feed the MWDT.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Write any value to feed the MWDT.","Register <code>WDTWPROTECT</code> reader","Register <code>WDTWPROTECT</code> writer","Watchdog write protect register","Field <code>WDT_WKEY</code> reader - If the register contains a …","Field <code>WDT_WKEY</code> writer - If the register contains a …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - If the register contains a different value …","Bits 0:31 - If the register contains a different value …","ARB_LOST_CAP (r) register accessor: Arbitration Lost …","BUS_TIMING_0 (rw) register accessor: Bus Timing Register 0","BUS_TIMING_1 (rw) register accessor: Bus Timing Register 1","CLOCK_DIVIDER (rw) register accessor: Clock Divider …","CMD (w) register accessor: Command Register","DATA_0 (rw) register accessor: Data register 0","DATA_1 (rw) register accessor: Data register 1","DATA_10 (rw) register accessor: Data register 10","DATA_11 (rw) register accessor: Data register 11","DATA_12 (rw) register accessor: Data register 12","DATA_2 (rw) register accessor: Data register 2","DATA_3 (rw) register accessor: Data register 3","DATA_4 (rw) register accessor: Data register 4","DATA_5 (rw) register accessor: Data register 5","DATA_6 (rw) register accessor: Data register 6","DATA_7 (rw) register accessor: Data register 7","DATA_8 (rw) register accessor: Data register 8","DATA_9 (rw) register accessor: Data register 9","ERR_CODE_CAP (r) register accessor: Error Code Capture …","ERR_WARNING_LIMIT (rw) register accessor: Error Warning …","INT_ENA (rw) register accessor: Interrupt Enable Register","INT_RAW (r) register accessor: Interrupt Register","MODE (rw) register accessor: Mode Register","RX_ERR_CNT (rw) register accessor: Receive Error Counter …","RX_MESSAGE_CNT (r) register accessor: Receive Message …","Register block","STATUS (r) register accessor: Status register","TX_ERR_CNT (rw) register accessor: Transmit Error Counter …","Arbitration Lost Capture Register","0x2c - Arbitration Lost Capture Register","","","Bus Timing Register 0","0x18 - Bus Timing Register 0","Bus Timing Register 1","0x1c - Bus Timing Register 1","Clock Divider register","0x7c - Clock Divider register","Command Register","0x04 - Command Register","Data register 0","0x40 - Data register 0","Data register 1","0x44 - Data register 1","Data register 10","0x68 - Data register 10","Data register 11","0x6c - Data register 11","Data register 12","0x70 - Data register 12","Data register 2","0x48 - Data register 2","Data register 3","0x4c - Data register 3","Data register 4","0x50 - Data register 4","Data register 5","0x54 - Data register 5","Data register 6","0x58 - Data register 6","Data register 7","0x5c - Data register 7","Data register 8","0x60 - Data register 8","Data register 9","0x64 - Data register 9","Error Code Capture Register","0x30 - Error Code Capture Register","Error Warning Limit Register","0x34 - Error Warning Limit Register","Returns the argument unchanged.","Interrupt Enable Register","0x10 - Interrupt Enable Register","Interrupt Register","0x0c - Interrupt Register","Calls <code>U::from(self)</code>.","Mode Register","0x00 - Mode Register","Receive Error Counter Register","0x38 - Receive Error Counter Register","Receive Message Counter Register","0x74 - Receive Message Counter Register","Status register","0x08 - Status register","","","Transmit Error Counter Register","0x3c - Transmit Error Counter Register","","Field <code>ARB_LOST_CAP</code> reader - This register contains …","Arbitration Lost Capture Register","Register <code>ARB_LOST_CAP</code> reader","Bits 0:4 - This register contains information about the …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BAUD_PRESC</code> reader - Baud Rate Prescaler, determines …","Field <code>BAUD_PRESC</code> writer - Baud Rate Prescaler, determines …","Bus Timing Register 0","Register <code>BUS_TIMING_0</code> reader","Field <code>SYNC_JUMP_WIDTH</code> reader - Synchronization Jump Width …","Field <code>SYNC_JUMP_WIDTH</code> writer - Synchronization Jump Width …","Register <code>BUS_TIMING_0</code> writer","Bits 0:13 - Baud Rate Prescaler, determines the frequency …","Bits 0:13 - Baud Rate Prescaler, determines the frequency …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 14:15 - Synchronization Jump Width (SJW), 1 \\\\verb+~+ …","Bits 14:15 - Synchronization Jump Width (SJW), 1 \\\\verb+~+ …","","","","Bus Timing Register 1","Register <code>BUS_TIMING_1</code> reader","Field <code>TIME_SAMP</code> reader - The number of sample points. 0: …","Field <code>TIME_SAMP</code> writer - The number of sample points. 0: …","Field <code>TIME_SEG1</code> reader - The width of PBS1.","Field <code>TIME_SEG1</code> writer - The width of PBS1.","Field <code>TIME_SEG2</code> reader - The width of PBS2.","Field <code>TIME_SEG2</code> writer - The width of PBS2.","Register <code>BUS_TIMING_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - The number of sample points. 0: the bus is sampled …","Bit 7 - The number of sample points. 0: the bus is sampled …","Bits 0:3 - The width of PBS1.","Bits 0:3 - The width of PBS1.","Bits 4:6 - The width of PBS2.","Bits 4:6 - The width of PBS2.","","","","Field <code>CD</code> reader - These bits are used to configure …","Field <code>CD</code> writer - These bits are used to configure …","Clock Divider register","Field <code>CLOCK_OFF</code> reader - This bit can be configured under …","Field <code>CLOCK_OFF</code> writer - This bit can be configured under …","Register <code>CLOCK_DIVIDER</code> reader","Register <code>CLOCK_DIVIDER</code> writer","Writes raw bits to the register.","","","Bits 0:7 - These bits are used to configure frequency …","Bits 0:7 - These bits are used to configure frequency …","Bit 8 - This bit can be configured under reset mode. 1: …","Bit 8 - This bit can be configured under reset mode. 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ABORT_TX</code> writer - Set the bit to 1 to cancel a …","Field <code>CLR_OVERRUN</code> writer - Set the bit to 1 to clear the …","Command Register","Field <code>RELEASE_BUF</code> writer - Set the bit to 1 to release the …","Field <code>SELF_RX_REQ</code> writer - Self reception request command. …","Field <code>TX_REQ</code> writer - Set the bit to 1 to allow the …","Register <code>CMD</code> writer","Bit 1 - Set the bit to 1 to cancel a pending transmission …","Writes raw bits to the register.","","","Bit 3 - Set the bit to 1 to clear the data overrun status …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set the bit to 1 to release the RX buffer.","Bit 4 - Self reception request command. Set the bit to 1 …","","","Bit 0 - Set the bit to 1 to allow the driving nodes start …","","Data register 0","Register <code>DATA_0</code> reader","Field <code>TX_BYTE_0</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_0</code> writer - In reset mode, it is acceptance …","Register <code>DATA_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 0 …","Bits 0:7 - In reset mode, it is acceptance code register 0 …","","Data register 1","Register <code>DATA_1</code> reader","Field <code>TX_BYTE_1</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_1</code> writer - In reset mode, it is acceptance …","Register <code>DATA_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 1 …","Bits 0:7 - In reset mode, it is acceptance code register 1 …","","Data register 10","Register <code>DATA_10</code> reader","Field <code>TX_BYTE_10</code> reader - Stored the 10th byte information …","Field <code>TX_BYTE_10</code> writer - Stored the 10th byte information …","Register <code>DATA_10</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - Stored the 10th byte information of the data to …","Bits 0:7 - Stored the 10th byte information of the data to …","","Data register 11","Register <code>DATA_11</code> reader","Field <code>TX_BYTE_11</code> reader - Stored the 11th byte information …","Field <code>TX_BYTE_11</code> writer - Stored the 11th byte information …","Register <code>DATA_11</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - Stored the 11th byte information of the data to …","Bits 0:7 - Stored the 11th byte information of the data to …","","Data register 12","Register <code>DATA_12</code> reader","Field <code>TX_BYTE_12</code> reader - Stored the 12th byte information …","Field <code>TX_BYTE_12</code> writer - Stored the 12th byte information …","Register <code>DATA_12</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - Stored the 12th byte information of the data to …","Bits 0:7 - Stored the 12th byte information of the data to …","","Data register 2","Register <code>DATA_2</code> reader","Field <code>TX_BYTE_2</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_2</code> writer - In reset mode, it is acceptance …","Register <code>DATA_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 2 …","Bits 0:7 - In reset mode, it is acceptance code register 2 …","","Data register 3","Register <code>DATA_3</code> reader","Field <code>TX_BYTE_3</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_3</code> writer - In reset mode, it is acceptance …","Register <code>DATA_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 3 …","Bits 0:7 - In reset mode, it is acceptance code register 3 …","","Data register 4","Register <code>DATA_4</code> reader","Field <code>TX_BYTE_4</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_4</code> writer - In reset mode, it is acceptance …","Register <code>DATA_4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance mask register 0 …","Bits 0:7 - In reset mode, it is acceptance mask register 0 …","","Data register 5","Register <code>DATA_5</code> reader","Field <code>TX_BYTE_5</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_5</code> writer - In reset mode, it is acceptance …","Register <code>DATA_5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance mask register 1 …","Bits 0:7 - In reset mode, it is acceptance mask register 1 …","","Data register 6","Register <code>DATA_6</code> reader","Field <code>TX_BYTE_6</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_6</code> writer - In reset mode, it is acceptance …","Register <code>DATA_6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance mask register 2 …","Bits 0:7 - In reset mode, it is acceptance mask register 2 …","","Data register 7","Register <code>DATA_7</code> reader","Field <code>TX_BYTE_7</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_7</code> writer - In reset mode, it is acceptance …","Register <code>DATA_7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance mask register 3 …","Bits 0:7 - In reset mode, it is acceptance mask register 3 …","","Data register 8","Register <code>DATA_8</code> reader","Field <code>TX_BYTE_8</code> reader - Stored the 8th byte information …","Field <code>TX_BYTE_8</code> writer - Stored the 8th byte information …","Register <code>DATA_8</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - Stored the 8th byte information of the data to …","Bits 0:7 - Stored the 8th byte information of the data to …","","Data register 9","Register <code>DATA_9</code> reader","Field <code>TX_BYTE_9</code> reader - Stored the 9th byte information …","Field <code>TX_BYTE_9</code> writer - Stored the 9th byte information …","Register <code>DATA_9</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - Stored the 9th byte information of the data to …","Bits 0:7 - Stored the 9th byte information of the data to …","","Field <code>ECC_DIRECTION</code> reader - This register contains …","Field <code>ECC_SEGMENT</code> reader - This register contains …","Field <code>ECC_TYPE</code> reader - This register contains information …","Error Code Capture Register","Register <code>ERR_CODE_CAP</code> reader","","","Bit 5 - This register contains information about …","Bits 0:4 - This register contains information about the …","Bits 6:7 - This register contains information about error …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ERR_WARNING_LIMIT</code> reader - Error warning threshold. …","Error Warning Limit Register","Field <code>ERR_WARNING_LIMIT</code> writer - Error warning threshold. …","Register <code>ERR_WARNING_LIMIT</code> reader","Register <code>ERR_WARNING_LIMIT</code> writer","Writes raw bits to the register.","","","Bits 0:7 - Error warning threshold. In the case when any …","Bits 0:7 - Error warning threshold. In the case when any …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ARB_LOST_INT_ENA</code> reader - Set this bit to 1 to …","Field <code>ARB_LOST_INT_ENA</code> writer - Set this bit to 1 to …","Field <code>BUS_ERR_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>BUS_ERR_INT_ENA</code> writer - Set this bit to 1 to enable …","Field <code>ERR_PASSIVE_INT_ENA</code> reader - Set this bit to 1 to …","Field <code>ERR_PASSIVE_INT_ENA</code> writer - Set this bit to 1 to …","Field <code>ERR_WARN_INT_ENA</code> reader - Set this bit to 1 to …","Field <code>ERR_WARN_INT_ENA</code> writer - Set this bit to 1 to …","Interrupt Enable Register","Field <code>OVERRUN_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>OVERRUN_INT_ENA</code> writer - Set this bit to 1 to enable …","Register <code>INT_ENA</code> reader","Field <code>RX_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>RX_INT_ENA</code> writer - Set this bit to 1 to enable …","Field <code>TX_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>TX_INT_ENA</code> writer - Set this bit to 1 to enable …","Register <code>INT_ENA</code> writer","Bit 6 - Set this bit to 1 to enable arbitration lost …","Bit 6 - Set this bit to 1 to enable arbitration lost …","Writes raw bits to the register.","","","Bit 7 - Set this bit to 1 to enable error interrupt.","Bit 7 - Set this bit to 1 to enable error interrupt.","Bit 5 - Set this bit to 1 to enable error passive …","Bit 5 - Set this bit to 1 to enable error passive …","Bit 2 - Set this bit to 1 to enable error warning …","Bit 2 - Set this bit to 1 to enable error warning …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to 1 to enable data overrun interrupt.","Bit 3 - Set this bit to 1 to enable data overrun interrupt.","Bit 0 - Set this bit to 1 to enable receive interrupt.","Bit 0 - Set this bit to 1 to enable receive interrupt.","","","Bit 1 - Set this bit to 1 to enable transmit interrupt.","Bit 1 - Set this bit to 1 to enable transmit interrupt.","","Field <code>ARB_LOST_INT_ST</code> reader - Arbitration lost interrupt. …","Field <code>BUS_ERR_INT_ST</code> reader - Error interrupt. If this bit …","Field <code>ERR_PASSIVE_INT_ST</code> reader - Error passive interrupt. …","Field <code>ERR_WARN_INT_ST</code> reader - Error warning interrupt. If …","Interrupt Register","Field <code>OVERRUN_INT_ST</code> reader - Data overrun interrupt. If …","Register <code>INT_RAW</code> reader","Field <code>RX_INT_ST</code> reader - Receive interrupt. If this bit is …","Field <code>TX_INT_ST</code> reader - Transmit interrupt. If this bit …","Bit 6 - Arbitration lost interrupt. If this bit is set to …","","","Bit 7 - Error interrupt. If this bit is set to 1, it …","Bit 5 - Error passive interrupt. If this bit is set to 1, …","Bit 2 - Error warning interrupt. If this bit is set to 1, …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Data overrun interrupt. If this bit is set to 1, …","Bit 0 - Receive interrupt. If this bit is set to 1, it …","","","Bit 1 - Transmit interrupt. If this bit is set to 1, it …","","Field <code>LISTEN_ONLY_MODE</code> reader - 1: Listen only mode. In …","Field <code>LISTEN_ONLY_MODE</code> writer - 1: Listen only mode. In …","Mode Register","Register <code>MODE</code> reader","Field <code>RESET_MODE</code> reader - This bit is used to configure …","Field <code>RESET_MODE</code> writer - This bit is used to configure …","Field <code>RX_FILTER_MODE</code> reader - This bit is used to …","Field <code>RX_FILTER_MODE</code> writer - This bit is used to …","Field <code>SELF_TEST_MODE</code> reader - 1: Self test mode. In this …","Field <code>SELF_TEST_MODE</code> writer - 1: Self test mode. In this …","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - 1: Listen only mode. In this mode the nodes will …","Bit 1 - 1: Listen only mode. In this mode the nodes will …","Bit 0 - This bit is used to configure the operating mode …","Bit 0 - This bit is used to configure the operating mode …","Bit 3 - This bit is used to configure the filter mode. 0: …","Bit 3 - This bit is used to configure the filter mode. 0: …","Bit 2 - 1: Self test mode. In this mode the TX nodes can …","Bit 2 - 1: Self test mode. In this mode the TX nodes can …","","","","Register <code>RX_ERR_CNT</code> reader","Field <code>RX_ERR_CNT</code> reader - The RX error counter register, …","Receive Error Counter Register","Field <code>RX_ERR_CNT</code> writer - The RX error counter register, …","Register <code>RX_ERR_CNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - The RX error counter register, reflects value …","Bits 0:7 - The RX error counter register, reflects value …","","","","Register <code>RX_MESSAGE_CNT</code> reader","Receive Message Counter Register","Field <code>RX_MESSAGE_COUNTER</code> reader - This register reflects …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:6 - This register reflects the number of messages …","","","","Field <code>BUS_OFF_ST</code> reader - 1: In bus-off status, the TWAI …","Field <code>ERR_ST</code> reader - 1: At least one of the RX/TX error …","Field <code>MISS_ST</code> reader - This bit reflects whether the data …","Field <code>OVERRUN_ST</code> reader - 1: The RX FIFO is full and data …","Register <code>STATUS</code> reader","Field <code>RX_BUF_ST</code> reader - 1: The data in the RX buffer is …","Field <code>RX_ST</code> reader - 1: The TWAI Controller is receiving a …","Status register","Field <code>TX_BUF_ST</code> reader - 1: The TX buffer is empty, the …","Field <code>TX_COMPLETE</code> reader - 1: The TWAI controller has …","Field <code>TX_ST</code> reader - 1: The TWAI Controller is …","","","Bit 7 - 1: In bus-off status, the TWAI Controller is no …","Bit 6 - 1: At least one of the RX/TX error counter has …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - This bit reflects whether the data packet in the …","Bit 1 - 1: The RX FIFO is full and data overrun has …","Bit 0 - 1: The data in the RX buffer is not empty, with at …","Bit 4 - 1: The TWAI Controller is receiving a message from …","","","Bit 2 - 1: The TX buffer is empty, the CPU may write a …","Bit 3 - 1: The TWAI controller has successfully received a …","Bit 5 - 1: The TWAI Controller is transmitting a message …","","Register <code>TX_ERR_CNT</code> reader","Field <code>TX_ERR_CNT</code> reader - The TX error counter register, …","Transmit Error Counter Register","Field <code>TX_ERR_CNT</code> writer - The TX error counter register, …","Register <code>TX_ERR_CNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - The TX error counter register, reflects value …","Bits 0:7 - The TX error counter register, reflects value …","","AT_CMD_CHAR (rw) register accessor: AT escape sequence …","AT_CMD_GAPTOUT (rw) register accessor: Timeout …","AT_CMD_POSTCNT (rw) register accessor: Post-sequence …","AT_CMD_PRECNT (rw) register accessor: Pre-sequence timing …","AUTOBAUD (rw) register accessor: Autobaud configuration …","CLKDIV (rw) register accessor: Clock divider configuration","CONF0 (rw) register accessor: Configuration register 0","CONF1 (rw) register accessor: Configuration register 1","DATE (rw) register accessor: UART version control register","FIFO (rw) register accessor: FIFO data register","FLOW_CONF (rw) register accessor: Software flow control …","FSM_STATUS (r) register accessor: UART transmitter and …","HIGHPULSE (r) register accessor: Autobaud minimum high …","ID (rw) register accessor: UART ID register","IDLE_CONF (rw) register accessor: Frame end idle time …","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (r) register accessor: Raw interrupt status","INT_ST (r) register accessor: Masked interrupt status","LOWPULSE (r) register accessor: Autobaud minimum low pulse …","MEM_CONF (rw) register accessor: UART threshold and …","MEM_RX_STATUS (r) register accessor: RX FIFO write and …","MEM_TX_STATUS (r) register accessor: TX FIFO write and …","NEGPULSE (r) register accessor: Autobaud low pulse register","POSPULSE (r) register accessor: Autobaud high pulse …","RS485_CONF (rw) register accessor: RS485 mode configuration","RXD_CNT (r) register accessor: Autobaud edge change count …","Register block","SLEEP_CONF (rw) register accessor: Sleep mode configuration","STATUS (r) register accessor: UART status register","SWFC_CONF0 (rw) register accessor: Software flow control …","SWFC_CONF1 (rw) register accessor: Software flow-control …","AT escape sequence selection configuration","0x58 - AT escape sequence selection configuration","Timeout configuration","0x54 - Timeout configuration","Post-sequence timing configuration","0x50 - Post-sequence timing configuration","Pre-sequence timing configuration","0x4c - Pre-sequence timing configuration","Autobaud configuration register","0x18 - Autobaud configuration register","","","Clock divider configuration","0x14 - Clock divider configuration","Configuration register 0","0x20 - Configuration register 0","Configuration register 1","0x24 - Configuration register 1","UART version control register","0x74 - UART version control register","FIFO data register","0x00 - FIFO data register","Software flow control configuration","0x34 - Software flow control configuration","Returns the argument unchanged.","UART transmitter and receiver status","0x68 - UART transmitter and receiver status","Autobaud minimum high pulse duration register","0x2c - Autobaud minimum high pulse duration register","UART ID register","0x78 - UART ID register","Frame end idle time configuration","0x44 - Frame end idle time configuration","Interrupt clear bits","0x10 - Interrupt clear bits","Interrupt enable bits","0x0c - Interrupt enable bits","Raw interrupt status","0x04 - Raw interrupt status","Masked interrupt status","0x08 - Masked interrupt status","Calls <code>U::from(self)</code>.","Autobaud minimum low pulse duration register","0x28 - Autobaud minimum low pulse duration register","UART threshold and allocation configuration","0x5c - UART threshold and allocation configuration","RX FIFO write and read offset address","0x64 - RX FIFO write and read offset address","TX FIFO write and read offset address","0x60 - TX FIFO write and read offset address","Autobaud low pulse register","0x70 - Autobaud low pulse register","Autobaud high pulse register","0x6c - Autobaud high pulse register","RS485 mode configuration","0x48 - RS485 mode configuration","Autobaud edge change count register","0x30 - Autobaud edge change count register","Sleep mode configuration","0x38 - Sleep mode configuration","UART status register","0x1c - UART status register","Software flow control character configuration","0x3c - Software flow control character configuration","Software flow-control character configuration","0x40 - Software flow-control character configuration","","","","Field <code>AT_CMD_CHAR</code> reader - This register is used to …","AT escape sequence selection configuration","Field <code>AT_CMD_CHAR</code> writer - This register is used to …","Field <code>CHAR_NUM</code> reader - This register is used to configure …","Field <code>CHAR_NUM</code> writer - This register is used to configure …","Register <code>AT_CMD_CHAR</code> reader","Register <code>AT_CMD_CHAR</code> writer","Bits 0:7 - This register is used to configure the content …","Bits 0:7 - This register is used to configure the content …","Writes raw bits to the register.","","","Bits 8:15 - This register is used to configure the number …","Bits 8:15 - This register is used to configure the number …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Timeout configuration","Register <code>AT_CMD_GAPTOUT</code> reader","Field <code>RX_GAP_TOUT</code> reader - This register is used to …","Field <code>RX_GAP_TOUT</code> writer - This register is used to …","Register <code>AT_CMD_GAPTOUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the …","Bits 0:15 - This register is used to configure the …","","","","Post-sequence timing configuration","Field <code>POST_IDLE_NUM</code> reader - This register is used to …","Field <code>POST_IDLE_NUM</code> writer - This register is used to …","Register <code>AT_CMD_POSTCNT</code> reader","Register <code>AT_CMD_POSTCNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the …","Bits 0:15 - This register is used to configure the …","","","","Pre-sequence timing configuration","Field <code>PRE_IDLE_NUM</code> reader - This register is used to …","Field <code>PRE_IDLE_NUM</code> writer - This register is used to …","Register <code>AT_CMD_PRECNT</code> reader","Register <code>AT_CMD_PRECNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the idle …","Bits 0:15 - This register is used to configure the idle …","","","","Autobaud configuration register","Field <code>EN</code> reader - This is the enable bit for baud rate …","Field <code>EN</code> writer - This is the enable bit for baud rate …","Field <code>GLITCH_FILT</code> reader - When input pulse width is lower …","Field <code>GLITCH_FILT</code> writer - When input pulse width is lower …","Register <code>AUTOBAUD</code> reader","Register <code>AUTOBAUD</code> writer","Writes raw bits to the register.","","","Bit 0 - This is the enable bit for baud rate detection.","Bit 0 - This is the enable bit for baud rate detection.","Returns the argument unchanged.","Bits 8:15 - When input pulse width is lower than this …","Bits 8:15 - When input pulse width is lower than this …","Calls <code>U::from(self)</code>.","","","","Field <code>CLKDIV</code> reader - The integral part of the frequency …","Clock divider configuration","Field <code>CLKDIV</code> writer - The integral part of the frequency …","Field <code>FRAG</code> reader - The fractional part of the frequency …","Field <code>FRAG</code> writer - The fractional part of the frequency …","Register <code>CLKDIV</code> reader","Register <code>CLKDIV</code> writer","Writes raw bits to the register.","","","Bits 0:19 - The integral part of the frequency divisor.","Bits 0:19 - The integral part of the frequency divisor.","Bits 20:23 - The fractional part of the frequency divisor.","Bits 20:23 - The fractional part of the frequency divisor.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BIT_NUM</code> reader - This register is used to set the …","Field <code>BIT_NUM</code> writer - This register is used to set the …","Field <code>CLK_EN</code> reader - 1: Force clock on for registers. 0: …","Field <code>CLK_EN</code> writer - 1: Force clock on for registers. 0: …","Configuration register 0","Field <code>CTS_INV</code> reader - Set this bit to invert the level of …","Field <code>CTS_INV</code> writer - Set this bit to invert the level of …","Field <code>DSR_INV</code> reader - Set this bit to invert the level of …","Field <code>DSR_INV</code> writer - Set this bit to invert the level of …","Field <code>DTR_INV</code> reader - Set this bit to invert the level of …","Field <code>DTR_INV</code> writer - Set this bit to invert the level of …","Field <code>ERR_WR_MASK</code> reader - 1: The receiver stops storing …","Field <code>ERR_WR_MASK</code> writer - 1: The receiver stops storing …","Field <code>IRDA_DPLX</code> reader - Set this bit to enable IrDA …","Field <code>IRDA_DPLX</code> writer - Set this bit to enable IrDA …","Field <code>IRDA_EN</code> reader - Set this bit to enable IrDA …","Field <code>IRDA_EN</code> writer - Set this bit to enable IrDA …","Field <code>IRDA_RX_INV</code> reader - Set this bit to invert the …","Field <code>IRDA_RX_INV</code> writer - Set this bit to invert the …","Field <code>IRDA_TX_EN</code> reader - This is the start enable bit for …","Field <code>IRDA_TX_EN</code> writer - This is the start enable bit for …","Field <code>IRDA_TX_INV</code> reader - Set this bit to invert the …","Field <code>IRDA_TX_INV</code> writer - Set this bit to invert the …","Field <code>IRDA_WCTL</code> reader - 1: The IrDA transmitter’s 11th …","Field <code>IRDA_WCTL</code> writer - 1: The IrDA transmitter’s 11th …","Field <code>LOOPBACK</code> reader - Set this bit to enable UART …","Field <code>LOOPBACK</code> writer - Set this bit to enable UART …","Field <code>MEM_CLK_EN</code> reader - The signal to enable UART RAM …","Field <code>MEM_CLK_EN</code> writer - The signal to enable UART RAM …","Field <code>PARITY_EN</code> reader - Set this bit to enable UART …","Field <code>PARITY_EN</code> writer - Set this bit to enable UART …","Field <code>PARITY</code> reader - This register is used to configure …","Field <code>PARITY</code> writer - This register is used to configure …","Register <code>CONF0</code> reader","Field <code>RTS_INV</code> reader - Set this bit to invert the level of …","Field <code>RTS_INV</code> writer - Set this bit to invert the level of …","Field <code>RXD_INV</code> reader - Set this bit to invert the level of …","Field <code>RXD_INV</code> writer - Set this bit to invert the level of …","Field <code>RXFIFO_RST</code> reader - Set this bit to reset the UART …","Field <code>RXFIFO_RST</code> writer - Set this bit to reset the UART …","Field <code>STOP_BIT_NUM</code> reader - This register is used to set …","Field <code>STOP_BIT_NUM</code> writer - This register is used to set …","Field <code>SW_DTR</code> reader - This register is used to configure …","Field <code>SW_DTR</code> writer - This register is used to configure …","Field <code>SW_RTS</code> reader - This register is used to configure …","Field <code>SW_RTS</code> writer - This register is used to configure …","Field <code>TICK_REF_ALWAYS_ON</code> reader - This register is used to …","Field <code>TICK_REF_ALWAYS_ON</code> writer - This register is used to …","Field <code>TXD_BRK</code> reader - Set this bit to enable the …","Field <code>TXD_BRK</code> writer - Set this bit to enable the …","Field <code>TXD_INV</code> reader - Set this bit to invert the level of …","Field <code>TXD_INV</code> writer - Set this bit to invert the level of …","Field <code>TXFIFO_RST</code> reader - Set this bit to reset the UART …","Field <code>TXFIFO_RST</code> writer - Set this bit to reset the UART …","Field <code>TX_FLOW_EN</code> reader - Set this bit to enable flow …","Field <code>TX_FLOW_EN</code> writer - Set this bit to enable flow …","Register <code>CONF0</code> writer","Bits 2:3 - This register is used to set the length of …","Bits 2:3 - This register is used to set the length of …","Writes raw bits to the register.","","","Bit 25 - 1: Force clock on for registers. 0: Support clock …","Bit 25 - 1: Force clock on for registers. 0: Support clock …","Bit 20 - Set this bit to invert the level of UART CTS …","Bit 20 - Set this bit to invert the level of UART CTS …","Bit 21 - Set this bit to invert the level of UART DSR …","Bit 21 - Set this bit to invert the level of UART DSR …","Bit 24 - Set this bit to invert the level of UART DTR …","Bit 24 - Set this bit to invert the level of UART DTR …","Bit 26 - 1: The receiver stops storing data into FIFO when …","Bit 26 - 1: The receiver stops storing data into FIFO when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - Set this bit to enable IrDA loopback mode.","Bit 9 - Set this bit to enable IrDA loopback mode.","Bit 16 - Set this bit to enable IrDA protocol.","Bit 16 - Set this bit to enable IrDA protocol.","Bit 13 - Set this bit to invert the level of IrDA receiver.","Bit 13 - Set this bit to invert the level of IrDA receiver.","Bit 10 - This is the start enable bit for IrDA transmitter.","Bit 10 - This is the start enable bit for IrDA transmitter.","Bit 12 - Set this bit to invert the level of IrDA …","Bit 12 - Set this bit to invert the level of IrDA …","Bit 11 - 1: The IrDA transmitter’s 11th bit is the same …","Bit 11 - 1: The IrDA transmitter’s 11th bit is the same …","Bit 14 - Set this bit to enable UART loopback test mode.","Bit 14 - Set this bit to enable UART loopback test mode.","Bit 28 - The signal to enable UART RAM clock gating. 1: …","Bit 28 - The signal to enable UART RAM clock gating. 1: …","Bit 0 - This register is used to configure the parity …","Bit 0 - This register is used to configure the parity …","Bit 1 - Set this bit to enable UART parity check.","Bit 1 - Set this bit to enable UART parity check.","Bit 23 - Set this bit to invert the level of UART RTS …","Bit 23 - Set this bit to invert the level of UART RTS …","Bit 19 - Set this bit to invert the level of UART RXD …","Bit 19 - Set this bit to invert the level of UART RXD …","Bit 17 - Set this bit to reset the UART RX FIFO.","Bit 17 - Set this bit to reset the UART RX FIFO.","Bits 4:5 - This register is used to set the length of stop …","Bits 4:5 - This register is used to set the length of stop …","Bit 7 - This register is used to configure the software …","Bit 7 - This register is used to configure the software …","Bit 6 - This register is used to configure the software …","Bit 6 - This register is used to configure the software …","Bit 27 - This register is used to select the clock. 1: …","Bit 27 - This register is used to select the clock. 1: …","","","Bit 15 - Set this bit to enable flow control function for …","Bit 15 - Set this bit to enable flow control function for …","Bit 8 - Set this bit to enable the transmitter to send …","Bit 8 - Set this bit to enable the transmitter to send …","Bit 22 - Set this bit to invert the level of UART TXD …","Bit 22 - Set this bit to invert the level of UART TXD …","Bit 18 - Set this bit to reset the UART TX FIFO.","Bit 18 - Set this bit to reset the UART TX FIFO.","","Configuration register 1","Register <code>CONF1</code> reader","Field <code>RXFIFO_FULL_THRHD</code> reader - An UART_RXFIFO_FULL_INT …","Field <code>RXFIFO_FULL_THRHD</code> writer - An UART_RXFIFO_FULL_INT …","Field <code>RX_FLOW_EN</code> reader - This is the flow enable bit for …","Field <code>RX_FLOW_EN</code> writer - This is the flow enable bit for …","Field <code>RX_TOUT_EN</code> reader - This is the enable bit for UART …","Field <code>RX_TOUT_EN</code> writer - This is the enable bit for UART …","Field <code>RX_TOUT_FLOW_DIS</code> reader - Set this bit to stop …","Field <code>RX_TOUT_FLOW_DIS</code> writer - Set this bit to stop …","Field <code>TXFIFO_EMPTY_THRHD</code> reader - An UART_TXFIFO_EMPTY_INT …","Field <code>TXFIFO_EMPTY_THRHD</code> writer - An UART_TXFIFO_EMPTY_INT …","Register <code>CONF1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - This is the flow enable bit for UART receiver. 1: …","Bit 30 - This is the flow enable bit for UART receiver. 1: …","Bit 31 - This is the enable bit for UART receiver’s …","Bit 31 - This is the enable bit for UART receiver’s …","Bit 29 - Set this bit to stop accumulating idle_cnt when …","Bit 29 - Set this bit to stop accumulating idle_cnt when …","Bits 0:8 - An UART_RXFIFO_FULL_INT interrupt is generated …","Bits 0:8 - An UART_RXFIFO_FULL_INT interrupt is generated …","","","Bits 9:17 - An UART_TXFIFO_EMPTY_INT interrupt is …","Bits 9:17 - An UART_TXFIFO_EMPTY_INT interrupt is …","","Field <code>DATE</code> reader - This is the version control register.","UART version control register","Field <code>DATE</code> writer - This is the version control register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the version control register.","Bits 0:31 - This is the version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","FIFO data register","Register <code>FIFO</code> reader","Field <code>RXFIFO_RD_BYTE</code> reader - UART 0 accesses FIFO via …","Field <code>RXFIFO_RD_BYTE</code> writer - UART 0 accesses FIFO via …","Register <code>FIFO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - UART 0 accesses FIFO via this register.","Bits 0:7 - UART 0 accesses FIFO via this register.","","","","Software flow control configuration","Field <code>FORCE_XOFF</code> reader - Set this bit to stop the …","Field <code>FORCE_XOFF</code> writer - Set this bit to stop the …","Field <code>FORCE_XON</code> reader - Set this bit to force the …","Field <code>FORCE_XON</code> writer - Set this bit to force the …","Register <code>FLOW_CONF</code> reader","Field <code>SEND_XOFF</code> reader - Set this bit to send an XOFF …","Field <code>SEND_XOFF</code> writer - Set this bit to send an XOFF …","Field <code>SEND_XON</code> reader - Set this bit to send an XON …","Field <code>SEND_XON</code> writer - Set this bit to send an XON …","Field <code>SW_FLOW_CON_EN</code> reader - Set this bit to enable …","Field <code>SW_FLOW_CON_EN</code> writer - Set this bit to enable …","Register <code>FLOW_CONF</code> writer","Field <code>XONOFF_DEL</code> reader - Set this bit to remove flow …","Field <code>XONOFF_DEL</code> writer - Set this bit to remove flow …","Writes raw bits to the register.","","","Bit 3 - Set this bit to stop the transmitter from sending …","Bit 3 - Set this bit to stop the transmitter from sending …","Bit 2 - Set this bit to force the transmitter to send data.","Bit 2 - Set this bit to force the transmitter to send data.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - Set this bit to send an XOFF character. This bit …","Bit 5 - Set this bit to send an XOFF character. This bit …","Bit 4 - Set this bit to send an XON character. This bit is …","Bit 4 - Set this bit to send an XON character. This bit is …","Bit 0 - Set this bit to enable software flow control. When …","Bit 0 - Set this bit to enable software flow control. When …","","","","Bit 1 - Set this bit to remove flow control characters …","Bit 1 - Set this bit to remove flow control characters …","UART transmitter and receiver status","Register <code>FSM_STATUS</code> reader","Field <code>ST_URX_OUT</code> reader - This is the status register of …","Field <code>ST_UTX_OUT</code> reader - This is the status register of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - This is the status register of the receiver.","Bits 4:7 - This is the status register of the transmitter.","","","","Autobaud minimum high pulse duration register","Field <code>MIN_CNT</code> reader - This register stores the value of …","Register <code>HIGHPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the value of the maximum …","","","","Field <code>ID</code> reader - This register is used to configure the …","UART ID register","Field <code>ID</code> writer - This register is used to configure the …","Register <code>ID</code> reader","Register <code>ID</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - This register is used to configure the UART_ID.","Bits 0:31 - This register is used to configure the UART_ID.","Calls <code>U::from(self)</code>.","","","","Frame end idle time configuration","Register <code>IDLE_CONF</code> reader","Field <code>RX_IDLE_THRHD</code> reader - A frame end signal is …","Field <code>RX_IDLE_THRHD</code> writer - A frame end signal is …","Field <code>TX_BRK_NUM</code> reader - This register is used to …","Field <code>TX_BRK_NUM</code> writer - This register is used to …","Field <code>TX_IDLE_NUM</code> reader - This register is used to …","Field <code>TX_IDLE_NUM</code> writer - This register is used to …","Register <code>IDLE_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - A frame end signal is generated when the …","Bits 0:9 - A frame end signal is generated when the …","","","Bits 20:27 - This register is used to configure the number …","Bits 20:27 - This register is used to configure the number …","Bits 10:19 - This register is used to configure the …","Bits 10:19 - This register is used to configure the …","","Field <code>AT_CMD_CHAR_DET_INT_CLR</code> writer - Set this bit to …","Field <code>BRK_DET_INT_CLR</code> writer - Set this bit to clear …","Field <code>CTS_CHG_INT_CLR</code> writer - Set this bit to clear …","Field <code>DSR_CHG_INT_CLR</code> writer - Set this bit to clear …","Field <code>FRM_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>GLITCH_DET_INT_CLR</code> writer - Set this bit to clear …","Interrupt clear bits","Field <code>PARITY_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_CLASH_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_FRM_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_PARITY_ERR_INT_CLR</code> writer - Set this bit to …","Field <code>RXFIFO_FULL_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_TOUT_INT_CLR</code> writer - Set this bit to clear …","Field <code>SW_XOFF_INT_CLR</code> writer - Set this bit to clear …","Field <code>SW_XON_INT_CLR</code> writer - Set this bit to clear …","Field <code>TXFIFO_EMPTY_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_BRK_DONE_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_BRK_IDLE_DONE_INT_CLR</code> writer - Set this bit to …","Field <code>TX_DONE_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Field <code>WAKEUP_INT_CLR</code> writer - Set this bit to clear …","Bit 18 - Set this bit to clear UART_AT_CMD_CHAR_DET_INT …","Writes raw bits to the register.","","","Bit 7 - Set this bit to clear UART_BRK_DET_INT interrupt.","Bit 6 - Set this bit to clear UART_CTS_CHG_INT interrupt.","Bit 5 - Set this bit to clear UART_DSR_CHG_INT interrupt.","Bit 3 - Set this bit to clear UART_FRM_ERR_INT interrupt.","Returns the argument unchanged.","Bit 11 - Set this bit to clear UART_GLITCH_DET_INT …","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to clear UART_PARITY_ERR_INT …","Bit 17 - Set this bit to clear UART_RS485_CLASH_INT …","Bit 16 - Set this bit to clear UART_RS485_FRM_ERR_INT …","Bit 15 - Set this bit to clear UART_RS485_PARITY_ERR_INT …","Bit 0 - Set this bit to clear UART_THE RXFIFO_FULL_INT …","Bit 4 - Set this bit to clear UART_UART_RXFIFO_OVF_INT …","Bit 8 - Set this bit to clear UART_RXFIFO_TOUT_INT …","Bit 10 - Set this bit to clear UART_SW_XOFF_INT interrupt.","Bit 9 - Set this bit to clear UART_SW_XON_INT interrupt.","","","Bit 12 - Set this bit to clear UART_TX_BRK_DONE_INT …","Bit 13 - Set this bit to clear UART_TX_BRK_IDLE_DONE_INT …","Bit 14 - Set this bit to clear UART_TX_DONE_INT interrupt.","Bit 1 - Set this bit to clear UART_TXFIFO_EMPTY_INT …","","Bit 19 - Set this bit to clear UART_WAKEUP_INT interrupt.","Field <code>AT_CMD_CHAR_DET_INT_ENA</code> reader - This is the enable …","Field <code>AT_CMD_CHAR_DET_INT_ENA</code> writer - This is the enable …","Field <code>BRK_DET_INT_ENA</code> reader - This is the enable bit for …","Field <code>BRK_DET_INT_ENA</code> writer - This is the enable bit for …","Field <code>CTS_CHG_INT_ENA</code> reader - This is the enable bit for …","Field <code>CTS_CHG_INT_ENA</code> writer - This is the enable bit for …","Field <code>DSR_CHG_INT_ENA</code> reader - This is the enable bit for …","Field <code>DSR_CHG_INT_ENA</code> writer - This is the enable bit for …","Field <code>FRM_ERR_INT_ENA</code> reader - This is the enable bit for …","Field <code>FRM_ERR_INT_ENA</code> writer - This is the enable bit for …","Field <code>GLITCH_DET_INT_ENA</code> reader - This is the enable bit …","Field <code>GLITCH_DET_INT_ENA</code> writer - This is the enable bit …","Interrupt enable bits","Field <code>PARITY_ERR_INT_ENA</code> reader - This is the enable bit …","Field <code>PARITY_ERR_INT_ENA</code> writer - This is the enable bit …","Register <code>INT_ENA</code> reader","Field <code>RS485_CLASH_INT_ENA</code> reader - This is the enable bit …","Field <code>RS485_CLASH_INT_ENA</code> writer - This is the enable bit …","Field <code>RS485_FRM_ERR_INT_ENA</code> reader - This is the enable …","Field <code>RS485_FRM_ERR_INT_ENA</code> writer - This is the enable …","Field <code>RS485_PARITY_ERR_INT_ENA</code> reader - This is the enable …","Field <code>RS485_PARITY_ERR_INT_ENA</code> writer - This is the enable …","Field <code>RXFIFO_FULL_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_FULL_INT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_TOUT_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_TOUT_INT_ENA</code> writer - This is the enable bit …","Field <code>SW_XOFF_INT_ENA</code> reader - This is the enable bit for …","Field <code>SW_XOFF_INT_ENA</code> writer - This is the enable bit for …","Field <code>SW_XON_INT_ENA</code> reader - This is the enable bit for …","Field <code>SW_XON_INT_ENA</code> writer - This is the enable bit for …","Field <code>TXFIFO_EMPTY_INT_ENA</code> reader - This is the enable bit …","Field <code>TXFIFO_EMPTY_INT_ENA</code> writer - This is the enable bit …","Field <code>TX_BRK_DONE_INT_ENA</code> reader - This is the enable bit …","Field <code>TX_BRK_DONE_INT_ENA</code> writer - This is the enable bit …","Field <code>TX_BRK_IDLE_DONE_INT_ENA</code> reader - This is the enable …","Field <code>TX_BRK_IDLE_DONE_INT_ENA</code> writer - This is the enable …","Field <code>TX_DONE_INT_ENA</code> reader - This is the enable bit for …","Field <code>TX_DONE_INT_ENA</code> writer - This is the enable bit for …","Register <code>INT_ENA</code> writer","Field <code>WAKEUP_INT_ENA</code> reader - This is the enable bit for …","Field <code>WAKEUP_INT_ENA</code> writer - This is the enable bit for …","Bit 18 - This is the enable bit for …","Bit 18 - This is the enable bit for …","Writes raw bits to the register.","","","Bit 7 - This is the enable bit for UART_BRK_DET_INT.","Bit 7 - This is the enable bit for UART_BRK_DET_INT.","Bit 6 - This is the enable bit for UART_CTS_CHG_INT.","Bit 6 - This is the enable bit for UART_CTS_CHG_INT.","Bit 5 - This is the enable bit for UART_DSR_CHG_INT.","Bit 5 - This is the enable bit for UART_DSR_CHG_INT.","Bit 3 - This is the enable bit for UART_FRM_ERR_INT.","Bit 3 - This is the enable bit for UART_FRM_ERR_INT.","Returns the argument unchanged.","Bit 11 - This is the enable bit for UART_GLITCH_DET_INT.","Bit 11 - This is the enable bit for UART_GLITCH_DET_INT.","Calls <code>U::from(self)</code>.","Bit 2 - This is the enable bit for UART_PARITY_ERR_INT.","Bit 2 - This is the enable bit for UART_PARITY_ERR_INT.","Bit 17 - This is the enable bit for UART_RS485_CLASH_INT.","Bit 17 - This is the enable bit for UART_RS485_CLASH_INT.","Bit 16 - This is the enable bit for …","Bit 16 - This is the enable bit for …","Bit 15 - This is the enable bit for …","Bit 15 - This is the enable bit for …","Bit 0 - This is the enable bit for UART_RXFIFO_FULL_INT.","Bit 0 - This is the enable bit for UART_RXFIFO_FULL_INT.","Bit 4 - This is the enable bit for UART_RXFIFO_OVF_INT.","Bit 4 - This is the enable bit for UART_RXFIFO_OVF_INT.","Bit 8 - This is the enable bit for UART_RXFIFO_TOUT_INT.","Bit 8 - This is the enable bit for UART_RXFIFO_TOUT_INT.","Bit 10 - This is the enable bit for UART_SW_XOFF_INT.","Bit 10 - This is the enable bit for UART_SW_XOFF_INT.","Bit 9 - This is the enable bit for UART_SW_XON_INT.","Bit 9 - This is the enable bit for UART_SW_XON_INT.","","","Bit 12 - This is the enable bit for UART_TX_BRK_DONE_INT.","Bit 12 - This is the enable bit for UART_TX_BRK_DONE_INT.","Bit 13 - This is the enable bit for …","Bit 13 - This is the enable bit for …","Bit 14 - This is the enable bit for UART_TX_DONE_INT.","Bit 14 - This is the enable bit for UART_TX_DONE_INT.","Bit 1 - This is the enable bit for UART_TXFIFO_EMPTY_INT.","Bit 1 - This is the enable bit for UART_TXFIFO_EMPTY_INT.","","Bit 19 - This is the enable bit for UART_WAKEUP_INT.","Bit 19 - This is the enable bit for UART_WAKEUP_INT.","Field <code>AT_CMD_CHAR_DET_INT_RAW</code> reader - This interrupt raw …","Field <code>BRK_DET_INT_RAW</code> reader - This interrupt raw bit …","Field <code>CTS_CHG_INT_RAW</code> reader - This interrupt raw bit …","Field <code>DSR_CHG_INT_RAW</code> reader - This interrupt raw bit …","Field <code>FRM_ERR_INT_RAW</code> reader - This interrupt raw bit …","Field <code>GLITCH_DET_INT_RAW</code> reader - This interrupt raw bit …","Raw interrupt status","Field <code>PARITY_ERR_INT_RAW</code> reader - This interrupt raw bit …","Register <code>INT_RAW</code> reader","Field <code>RS485_CLASH_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RS485_FRM_ERR_INT_RAW</code> reader - This interrupt raw …","Field <code>RS485_PARITY_ERR_INT_RAW</code> reader - This interrupt raw …","Field <code>RXFIFO_FULL_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_OVF_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_TOUT_INT_RAW</code> reader - This interrupt raw bit …","Field <code>SW_XOFF_INT_RAW</code> reader - This interrupt raw bit …","Field <code>SW_XON_INT_RAW</code> reader - This interrupt raw bit turns …","Field <code>TXFIFO_EMPTY_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TX_BRK_DONE_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TX_BRK_IDLE_DONE_INT_RAW</code> reader - This interrupt raw …","Field <code>TX_DONE_INT_RAW</code> reader - This interrupt raw bit …","Field <code>WAKEUP_INT_RAW</code> reader - This interrupt raw bit turns …","Bit 18 - This interrupt raw bit turns to high level when …","","","Bit 7 - This interrupt raw bit turns to high level when …","Bit 6 - This interrupt raw bit turns to high level when …","Bit 5 - This interrupt raw bit turns to high level when …","Bit 3 - This interrupt raw bit turns to high level when …","Returns the argument unchanged.","Bit 11 - This interrupt raw bit turns to high level when …","Calls <code>U::from(self)</code>.","Bit 2 - This interrupt raw bit turns to high level when …","Bit 17 - This interrupt raw bit turns to high level when a …","Bit 16 - This interrupt raw bit turns to high level when …","Bit 15 - This interrupt raw bit turns to high level when …","Bit 0 - This interrupt raw bit turns to high level when …","Bit 4 - This interrupt raw bit turns to high level when …","Bit 8 - This interrupt raw bit turns to high level when …","Bit 10 - This interrupt raw bit turns to high level when …","Bit 9 - This interrupt raw bit turns to high level when …","","","Bit 12 - This interrupt raw bit turns to high level when …","Bit 13 - This interrupt raw bit turns to high level when …","Bit 14 - This interrupt raw bit turns to high level when …","Bit 1 - This interrupt raw bit turns to high level when …","","Bit 19 - This interrupt raw bit turns to high level when …","Field <code>AT_CMD_CHAR_DET_INT_ST</code> reader - This is the status …","Field <code>BRK_DET_INT_ST</code> reader - This is the status bit for …","Field <code>CTS_CHG_INT_ST</code> reader - This is the status bit for …","Field <code>DSR_CHG_INT_ST</code> reader - This is the status bit for …","Field <code>FRM_ERR_INT_ST</code> reader - This is the status bit for …","Field <code>GLITCH_DET_INT_ST</code> reader - This is the status bit …","Masked interrupt status","Field <code>PARITY_ERR_INT_ST</code> reader - This is the status bit …","Register <code>INT_ST</code> reader","Field <code>RS485_CLASH_INT_ST</code> reader - This is the status bit …","Field <code>RS485_FRM_ERR_INT_ST</code> reader - This is the status bit …","Field <code>RS485_PARITY_ERR_INT_ST</code> reader - This is the status …","Field <code>RXFIFO_FULL_INT_ST</code> reader - This is the status bit …","Field <code>RXFIFO_OVF_INT_ST</code> reader - This is the status bit …","Field <code>RXFIFO_TOUT_INT_ST</code> reader - This is the status bit …","Field <code>SW_XOFF_INT_ST</code> reader - This is the status bit for …","Field <code>SW_XON_INT_ST</code> reader - This is the status bit for …","Field <code>TXFIFO_EMPTY_INT_ST</code> reader - This is the status bit …","Field <code>TX_BRK_DONE_INT_ST</code> reader - This is the status bit …","Field <code>TX_BRK_IDLE_DONE_INT_ST</code> reader - This is the status …","Field <code>TX_DONE_INT_ST</code> reader - This is the status bit for …","Field <code>WAKEUP_INT_ST</code> reader - This is the status bit for …","Bit 18 - This is the status bit for …","","","Bit 7 - This is the status bit for UART_BRK_DET_INT when …","Bit 6 - This is the status bit for UART_CTS_CHG_INT when …","Bit 5 - This is the status bit for UART_DSR_CHG_INT when …","Bit 3 - This is the status bit for UART_FRM_ERR_INT when …","Returns the argument unchanged.","Bit 11 - This is the status bit for UART_GLITCH_DET_INT …","Calls <code>U::from(self)</code>.","Bit 2 - This is the status bit for UART_PARITY_ERR_INT …","Bit 17 - This is the status bit for UART_RS485_CLASH_INT …","Bit 16 - This is the status bit for UART_RS485_FRM_ERR_INT …","Bit 15 - This is the status bit for …","Bit 0 - This is the status bit for UART_RXFIFO_FULL_INT …","Bit 4 - This is the status bit for UART_RXFIFO_OVF_INT …","Bit 8 - This is the status bit for UART_RXFIFO_TOUT_INT …","Bit 10 - This is the status bit for UART_SW_XOFF_INT when …","Bit 9 - This is the status bit for UART_SW_XON_INT when …","","","Bit 12 - This is the status bit for UART_TX_BRK_DONE_INT …","Bit 13 - This is the status bit for …","Bit 14 - This is the status bit for UART_TX_DONE_INT when …","Bit 1 - This is the status bit for UART_TXFIFO_EMPTY_INT …","","Bit 19 - This is the status bit for UART_WAKEUP_INT when …","Autobaud minimum low pulse duration register","Field <code>MIN_CNT</code> reader - This register stores the value of …","Register <code>LOWPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the value of the minimum …","","","","UART threshold and allocation configuration","Field <code>MEM_FORCE_PD</code> reader - Set this bit to force power …","Field <code>MEM_FORCE_PD</code> writer - Set this bit to force power …","Field <code>MEM_FORCE_PU</code> reader - Set this bit to force power up …","Field <code>MEM_FORCE_PU</code> writer - Set this bit to force power up …","Register <code>MEM_CONF</code> reader","Field <code>RX_FLOW_THRHD</code> reader - This register is used to …","Field <code>RX_FLOW_THRHD</code> writer - This register is used to …","Field <code>RX_SIZE</code> reader - This register is used to configure …","Field <code>RX_SIZE</code> writer - This register is used to configure …","Field <code>RX_TOUT_THRHD</code> reader - This register is used to …","Field <code>RX_TOUT_THRHD</code> writer - This register is used to …","Field <code>TX_SIZE</code> reader - This register is used to configure …","Field <code>TX_SIZE</code> writer - This register is used to configure …","Register <code>MEM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - Set this bit to force power down UART RAM.","Bit 26 - Set this bit to force power down UART RAM.","Bit 27 - Set this bit to force power up UART RAM.","Bit 27 - Set this bit to force power up UART RAM.","Bits 7:15 - This register is used to configure the maximum …","Bits 7:15 - This register is used to configure the maximum …","Bits 1:3 - This register is used to configure the amount …","Bits 1:3 - This register is used to configure the amount …","Bits 16:25 - This register is used to configure the …","Bits 16:25 - This register is used to configure the …","","","Bits 4:6 - This register is used to configure the amount …","Bits 4:6 - This register is used to configure the amount …","","Field <code>APB_RX_RADDR</code> reader - This register stores the …","RX FIFO write and read offset address","Register <code>MEM_RX_STATUS</code> reader","Field <code>RX_WADDR</code> reader - This register stores the offset …","Bits 0:9 - This register stores the offset address in …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 11:20 - This register stores the offset address in RX …","","","","Field <code>APB_TX_WADDR</code> reader - This register stores the …","TX FIFO write and read offset address","Register <code>MEM_TX_STATUS</code> reader","Field <code>TX_RADDR</code> reader - This register stores the offset …","Bits 0:9 - This register stores the offset address in TX …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 11:20 - This register stores the offset address in TX …","","Field <code>NEGEDGE_MIN_CNT</code> reader - This register stores the …","Autobaud low pulse register","Register <code>NEGPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the minimal input clock …","","","","Field <code>POSEDGE_MIN_CNT</code> reader - This register stores the …","Autobaud high pulse register","Register <code>POSPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the minimal input clock …","","","","Field <code>DL0_EN</code> reader - Set this bit to delay the stop bit …","Field <code>DL0_EN</code> writer - Set this bit to delay the stop bit …","Field <code>DL1_EN</code> reader - Set this bit to delay the stop bit …","Field <code>DL1_EN</code> writer - Set this bit to delay the stop bit …","Register <code>RS485_CONF</code> reader","Field <code>RS485RXBY_TX_EN</code> reader - 1: enable RS485 transmitter …","Field <code>RS485RXBY_TX_EN</code> writer - 1: enable RS485 transmitter …","Field <code>RS485TX_RX_EN</code> reader - Set this bit to enable the …","Field <code>RS485TX_RX_EN</code> writer - Set this bit to enable the …","RS485 mode configuration","Field <code>RS485_EN</code> reader - Set this bit to choose RS485 mode.","Field <code>RS485_EN</code> writer - Set this bit to choose RS485 mode.","Field <code>RS485_RX_DLY_NUM</code> reader - This register is used to …","Field <code>RS485_RX_DLY_NUM</code> writer - This register is used to …","Field <code>RS485_TX_DLY_NUM</code> reader - This register is used to …","Field <code>RS485_TX_DLY_NUM</code> writer - This register is used to …","Register <code>RS485_CONF</code> writer","Writes raw bits to the register.","","","Bit 1 - Set this bit to delay the stop bit by 1 bit.","Bit 1 - Set this bit to delay the stop bit by 1 bit.","Bit 2 - Set this bit to delay the stop bit by 1 bit.","Bit 2 - Set this bit to delay the stop bit by 1 bit.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to choose RS485 mode.","Bit 0 - Set this bit to choose RS485 mode.","Bit 5 - This register is used to delay the receiver’s …","Bit 5 - This register is used to delay the receiver’s …","Bits 6:9 - This register is used to delay the transmitter…","Bits 6:9 - This register is used to delay the transmitter…","Bit 4 - 1: enable RS485 transmitter to send data when …","Bit 4 - 1: enable RS485 transmitter to send data when …","Bit 3 - Set this bit to enable the receiver could receive …","Bit 3 - Set this bit to enable the receiver could receive …","","","","Register <code>RXD_CNT</code> reader","Autobaud edge change count register","Field <code>RXD_EDGE_CNT</code> reader - This register stores the count …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register stores the count of RXD edge …","","","","Field <code>ACTIVE_THRESHOLD</code> reader - The UART is activated from …","Field <code>ACTIVE_THRESHOLD</code> writer - The UART is activated from …","Register <code>SLEEP_CONF</code> reader","Sleep mode configuration","Register <code>SLEEP_CONF</code> writer","Bits 0:9 - The UART is activated from Light-sleep mode …","Bits 0:9 - The UART is activated from Light-sleep mode …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CTSN</code> reader - This register represents the level of …","Field <code>DSRN</code> reader - This register represents the level of …","Field <code>DTRN</code> reader - This bit represents the level of the …","Register <code>STATUS</code> reader","Field <code>RTSN</code> reader - This bit represents the level of the …","Field <code>RXD</code> reader - This register represents the level of …","Field <code>RXFIFO_CNT</code> reader - Stores the number of valid data …","UART status register","Field <code>TXD</code> reader - This bit represents the level of the …","Field <code>TXFIFO_CNT</code> reader - Stores the number of data bytes …","","","Bit 14 - This register represents the level of the …","Bit 13 - This register represents the level of the …","Bit 29 - This bit represents the level of the internal …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - This bit represents the level of the internal …","Bit 15 - This register represents the level of the …","Bits 0:9 - Stores the number of valid data bytes in RX …","","","Bit 31 - This bit represents the level of the internal …","Bits 16:25 - Stores the number of data bytes in TX FIFO.","","Register <code>SWFC_CONF0</code> reader","Software flow control character configuration","Register <code>SWFC_CONF0</code> writer","Field <code>XOFF_CHAR</code> reader - This register stores the XOFF …","Field <code>XOFF_CHAR</code> writer - This register stores the XOFF …","Field <code>XOFF_THRESHOLD</code> reader - When the number of data …","Field <code>XOFF_THRESHOLD</code> writer - When the number of data …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 9:16 - This register stores the XOFF flow control …","Bits 9:16 - This register stores the XOFF flow control …","Bits 0:8 - When the number of data bytes in RX FIFO is …","Bits 0:8 - When the number of data bytes in RX FIFO is …","Register <code>SWFC_CONF1</code> reader","Software flow-control character configuration","Register <code>SWFC_CONF1</code> writer","Field <code>XON_CHAR</code> reader - This register stores the XON flow …","Field <code>XON_CHAR</code> writer - This register stores the XON flow …","Field <code>XON_THRESHOLD</code> reader - When the number of data bytes …","Field <code>XON_THRESHOLD</code> writer - When the number of data bytes …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 9:16 - This register stores the XON flow control …","Bits 9:16 - This register stores the XON flow control …","Bits 0:8 - When the number of data bytes in RX FIFO is …","Bits 0:8 - When the number of data bytes in RX FIFO is …","AHB_TEST (rw) register accessor: AHB test register","CONF0 (rw) register accessor: UHCI configuration register","CONF1 (rw) register accessor: UHCI configuration register","DATE (rw) register accessor: UHCI version control register","DMA_IN_DSCR (r) register accessor: The third word of the …","DMA_IN_DSCR_BF0 (r) register accessor: The third word of …","DMA_IN_ERR_EOF_DES_ADDR (r) register accessor: Inlink …","DMA_IN_LINK (rw) register accessor: Link descriptor …","DMA_IN_POP (rw) register accessor: Pop control register of …","DMA_IN_STATUS (r) register accessor: UHCI data-input …","DMA_IN_SUC_EOF_DES_ADDR (r) register accessor: Inlink …","DMA_OUT_DSCR (r) register accessor: The third word of the …","DMA_OUT_DSCR_BF0 (r) register accessor: The third word of …","DMA_OUT_EOF_BFR_DES_ADDR (r) register accessor: Outlink …","DMA_OUT_EOF_DES_ADDR (r) register accessor: Outlink …","DMA_OUT_LINK (rw) register accessor: Link descriptor …","DMA_OUT_PUSH (rw) register accessor: Push control register …","DMA_OUT_STATUS (r) register accessor: DMA data-output …","ESCAPE_CONF (rw) register accessor: Escape character …","ESC_CONF0 (rw) register accessor: Escape sequence …","ESC_CONF1 (rw) register accessor: Escape sequence …","ESC_CONF2 (rw) register accessor: Escape sequence …","ESC_CONF3 (rw) register accessor: Escape sequence …","HUNG_CONF (rw) register accessor: Timeout configuration","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (r) register accessor: Raw interrupt status","INT_ST (r) register accessor: Masked interrupt status","PKT_THRES (rw) register accessor: Configure register for …","Q0_WORD0 (rw) register accessor: Q0_WORD0 quick_sent …","Q0_WORD1 (rw) register accessor: Q0_WORD1 quick_sent …","Q1_WORD0 (rw) register accessor: Q1_WORD0 quick_sent …","Q1_WORD1 (rw) register accessor: Q1_WORD1 quick_sent …","Q2_WORD0 (rw) register accessor: Q2_WORD0 quick_sent …","Q2_WORD1 (rw) register accessor: Q2_WORD1 quick_sent …","Q3_WORD0 (rw) register accessor: Q3_WORD0 quick_sent …","Q3_WORD1 (rw) register accessor: Q3_WORD1 quick_sent …","Q4_WORD0 (rw) register accessor: Q4_WORD0 quick_sent …","Q4_WORD1 (rw) register accessor: Q4_WORD1 quick_sent …","Q5_WORD0 (rw) register accessor: Q5_WORD0 quick_sent …","Q5_WORD1 (rw) register accessor: Q5_WORD1 quick_sent …","Q6_WORD0 (rw) register accessor: Q6_WORD0 quick_sent …","Q6_WORD1 (rw) register accessor: Q6_WORD1 quick_sent …","QUICK_SENT (rw) register accessor: UHCI quick_sent …","RX_HEAD (r) register accessor: UHCI packet header register","Register block","STATE0 (r) register accessor: UHCI decoder status register","STATE1 (r) register accessor: UHCI encoder status register","AHB test register","0x48 - AHB test register","","","UHCI configuration register","0x00 - UHCI configuration register","UHCI configuration register","0x2c - UHCI configuration register","UHCI version control register","0xfc - UHCI version control register","The third word of the next receive descriptor","0x4c - The third word of the next receive descriptor","The third word of current receive descriptor","0x50 - The third word of current receive descriptor","Inlink descriptor address when errors occur","0x40 - Inlink descriptor address when errors occur","Link descriptor address and control","0x28 - Link descriptor address and control","Pop control register of RX FIFO","0x20 - Pop control register of RX FIFO","UHCI data-input status register","0x1c - UHCI data-input status register","Inlink descriptor address when EOF occurs","0x3c - Inlink descriptor address when EOF occurs","The third word of the next transmit descriptor","0x58 - The third word of the next transmit descriptor","The third word of current transmit descriptor","0x5c - The third word of current transmit descriptor","Outlink descriptor address before the last transmit …","0x44 - Outlink descriptor address before the last transmit …","Outlink descriptor address when EOF occurs","0x38 - Outlink descriptor address when EOF occurs","Link descriptor address and control","0x24 - Link descriptor address and control","Push control register of TX FIFO","0x18 - Push control register of TX FIFO","DMA data-output status register","0x14 - DMA data-output status register","Escape sequence configuration register 0","0xb0 - Escape sequence configuration register 0","Escape sequence configuration register 1","0xb4 - Escape sequence configuration register 1","Escape sequence configuration register 2","0xb8 - Escape sequence configuration register 2","Escape sequence configuration register 3","0xbc - Escape sequence configuration register 3","Escape character configuration","0x64 - Escape character configuration","Returns the argument unchanged.","Timeout configuration","0x68 - Timeout configuration","Interrupt clear bits","0x10 - Interrupt clear bits","Interrupt enable bits","0x0c - Interrupt enable bits","Raw interrupt status","0x04 - Raw interrupt status","Masked interrupt status","0x08 - Masked interrupt status","Calls <code>U::from(self)</code>.","Configure register for packet length","0xc0 - Configure register for packet length","Q0_WORD0 quick_sent register","0x78 - Q0_WORD0 quick_sent register","Q0_WORD1 quick_sent register","0x7c - Q0_WORD1 quick_sent register","Q1_WORD0 quick_sent register","0x80 - Q1_WORD0 quick_sent register","Q1_WORD1 quick_sent register","0x84 - Q1_WORD1 quick_sent register","Q2_WORD0 quick_sent register","0x88 - Q2_WORD0 quick_sent register","Q2_WORD1 quick_sent register","0x8c - Q2_WORD1 quick_sent register","Q3_WORD0 quick_sent register","0x90 - Q3_WORD0 quick_sent register","Q3_WORD1 quick_sent register","0x94 - Q3_WORD1 quick_sent register","Q4_WORD0 quick_sent register","0x98 - Q4_WORD0 quick_sent register","Q4_WORD1 quick_sent register","0x9c - Q4_WORD1 quick_sent register","Q5_WORD0 quick_sent register","0xa0 - Q5_WORD0 quick_sent register","Q5_WORD1 quick_sent register","0xa4 - Q5_WORD1 quick_sent register","Q6_WORD0 quick_sent register","0xa8 - Q6_WORD0 quick_sent register","Q6_WORD1 quick_sent register","0xac - Q6_WORD1 quick_sent register","UHCI quick_sent configuration register","0x74 - UHCI quick_sent configuration register","UHCI packet header register","0x70 - UHCI packet header register","UHCI decoder status register","0x30 - UHCI decoder status register","UHCI encoder status register","0x34 - UHCI encoder status register","","","","Field <code>AHB_TESTADDR</code> reader - Reserved.","Field <code>AHB_TESTADDR</code> writer - Reserved.","Field <code>AHB_TESTMODE</code> reader - Reserved.","Field <code>AHB_TESTMODE</code> writer - Reserved.","AHB test register","Register <code>AHB_TEST</code> reader","Register <code>AHB_TEST</code> writer","Bits 4:5 - Reserved.","Bits 4:5 - Reserved.","Bits 0:2 - Reserved.","Bits 0:2 - Reserved.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AHBM_FIFO_RST</code> reader - Set this bit to reset AHB …","Field <code>AHBM_FIFO_RST</code> writer - Set this bit to reset AHB …","Field <code>AHBM_RST</code> reader - Set this bit to reset AHB …","Field <code>AHBM_RST</code> writer - Set this bit to reset AHB …","Field <code>CLK_EN</code> reader - 1: Force clock on for registers. 0: …","Field <code>CLK_EN</code> writer - 1: Force clock on for registers. 0: …","UHCI configuration register","Field <code>CRC_REC_EN</code> reader - Set this bit to enable UHCI to …","Field <code>CRC_REC_EN</code> writer - Set this bit to enable UHCI to …","Field <code>ENCODE_CRC_EN</code> reader - Set this bit to enable data …","Field <code>ENCODE_CRC_EN</code> writer - Set this bit to enable data …","Field <code>HEAD_EN</code> reader - Set this bit to encode the data …","Field <code>HEAD_EN</code> writer - Set this bit to encode the data …","Field <code>INDSCR_BURST_EN</code> reader - This register is used to …","Field <code>INDSCR_BURST_EN</code> writer - This register is used to …","Field <code>IN_LOOP_TEST</code> reader - Reserved.","Field <code>IN_LOOP_TEST</code> writer - Reserved.","Field <code>IN_RST</code> reader - Set this bit to reset in DMA FSM.","Field <code>IN_RST</code> writer - Set this bit to reset in DMA FSM.","Field <code>LEN_EOF_EN</code> reader - If this bit is set to 1, UHCI …","Field <code>LEN_EOF_EN</code> writer - If this bit is set to 1, UHCI …","Field <code>MEM_TRANS_EN</code> reader - 1: UHCI transmitted data would …","Field <code>MEM_TRANS_EN</code> writer - 1: UHCI transmitted data would …","Field <code>OUTDSCR_BURST_EN</code> reader - This register is used to …","Field <code>OUTDSCR_BURST_EN</code> writer - This register is used to …","Field <code>OUT_AUTO_WRBACK</code> reader - Set this bit to enable …","Field <code>OUT_AUTO_WRBACK</code> writer - Set this bit to enable …","Field <code>OUT_EOF_MODE</code> reader - This register is used to …","Field <code>OUT_EOF_MODE</code> writer - This register is used to …","Field <code>OUT_LOOP_TEST</code> reader - Reserved.","Field <code>OUT_LOOP_TEST</code> writer - Reserved.","Field <code>OUT_NO_RESTART_CLR</code> reader - Reserved.","Field <code>OUT_NO_RESTART_CLR</code> writer - Reserved.","Field <code>OUT_RST</code> reader - Set this bit to reset out DMA FSM.","Field <code>OUT_RST</code> writer - Set this bit to reset out DMA FSM.","Register <code>CONF0</code> reader","Field <code>SEPER_EN</code> reader - Set this bit to separate the data …","Field <code>SEPER_EN</code> writer - Set this bit to separate the data …","Field <code>UART0_CE</code> reader - Set this bit to link up UHCI and …","Field <code>UART0_CE</code> writer - Set this bit to link up UHCI and …","Field <code>UART1_CE</code> reader - Set this bit to link up UHCI and …","Field <code>UART1_CE</code> writer - Set this bit to link up UHCI and …","Field <code>UART_IDLE_EOF_EN</code> reader - If this bit is set to 1, …","Field <code>UART_IDLE_EOF_EN</code> writer - If this bit is set to 1, …","Field <code>UART_RX_BRK_EOF_EN</code> reader - If this bit is set to 1, …","Field <code>UART_RX_BRK_EOF_EN</code> writer - If this bit is set to 1, …","Register <code>CONF0</code> writer","Bit 2 - Set this bit to reset AHB interface cmdFIFO of DMA.","Bit 2 - Set this bit to reset AHB interface cmdFIFO of DMA.","Bit 3 - Set this bit to reset AHB interface of DMA.","Bit 3 - Set this bit to reset AHB interface of DMA.","Writes raw bits to the register.","","","Bit 22 - 1: Force clock on for registers. 0: Support clock …","Bit 22 - 1: Force clock on for registers. 0: Support clock …","Bit 18 - Set this bit to enable UHCI to receive the 16 bit …","Bit 18 - Set this bit to enable UHCI to receive the 16 bit …","Bit 21 - Set this bit to enable data integrity checking by …","Bit 21 - Set this bit to enable data integrity checking by …","Returns the argument unchanged.","Bit 17 - Set this bit to encode the data packet with a …","Bit 17 - Set this bit to encode the data packet with a …","Bit 4 - Reserved.","Bit 4 - Reserved.","Bit 0 - Set this bit to reset in DMA FSM.","Bit 0 - Set this bit to reset in DMA FSM.","Bit 13 - This register is used to specify DMA receive …","Bit 13 - This register is used to specify DMA receive …","Calls <code>U::from(self)</code>.","Bit 20 - If this bit is set to 1, UHCI decoder stops …","Bit 20 - If this bit is set to 1, UHCI decoder stops …","Bit 15 - 1: UHCI transmitted data would be write back into …","Bit 15 - 1: UHCI transmitted data would be write back into …","Bit 6 - Set this bit to enable automatic outlink writeback …","Bit 6 - Set this bit to enable automatic outlink writeback …","Bit 8 - This register is used to specify the generation …","Bit 8 - This register is used to specify the generation …","Bit 5 - Reserved.","Bit 5 - Reserved.","Bit 7 - Reserved.","Bit 7 - Reserved.","Bit 1 - Set this bit to reset out DMA FSM.","Bit 1 - Set this bit to reset out DMA FSM.","Bit 12 - This register is used to specify DMA transmit …","Bit 12 - This register is used to specify DMA transmit …","Bit 16 - Set this bit to separate the data frame using a …","Bit 16 - Set this bit to separate the data frame using a …","","","","Bit 9 - Set this bit to link up UHCI and UART0.","Bit 9 - Set this bit to link up UHCI and UART0.","Bit 10 - Set this bit to link up UHCI and UART1.","Bit 10 - Set this bit to link up UHCI and UART1.","Bit 19 - If this bit is set to 1, UHCI will end the …","Bit 19 - If this bit is set to 1, UHCI will end the …","Bit 23 - If this bit is set to 1, UHCI stops receiving …","Bit 23 - If this bit is set to 1, UHCI stops receiving …","Field <code>CHECK_OWNER</code> reader - 1: Check the link list …","Field <code>CHECK_OWNER</code> writer - 1: Check the link list …","Field <code>CHECK_SEQ_EN</code> reader - This is the enable bit to …","Field <code>CHECK_SEQ_EN</code> writer - This is the enable bit to …","Field <code>CHECK_SUM_EN</code> reader - This is the enable bit to …","Field <code>CHECK_SUM_EN</code> writer - This is the enable bit to …","UHCI configuration register","Field <code>CRC_DISABLE</code> reader - Set this bit to support CRC …","Field <code>CRC_DISABLE</code> writer - Set this bit to support CRC …","Field <code>DMA_INFIFO_FULL_THRS</code> reader - This field is used to …","Field <code>DMA_INFIFO_FULL_THRS</code> writer - This field is used to …","Register <code>CONF1</code> reader","Field <code>SAVE_HEAD</code> reader - Set this bit to save the packet …","Field <code>SAVE_HEAD</code> writer - Set this bit to save the packet …","Field <code>SW_START</code> reader - If current UHCI_ENCODE_STATE is …","Field <code>SW_START</code> writer - If current UHCI_ENCODE_STATE is …","Field <code>TX_ACK_NUM_RE</code> reader - Set this bit to encode the …","Field <code>TX_ACK_NUM_RE</code> writer - Set this bit to encode the …","Field <code>TX_CHECK_SUM_RE</code> reader - Set this bit to encode the …","Field <code>TX_CHECK_SUM_RE</code> writer - Set this bit to encode the …","Register <code>CONF1</code> writer","Field <code>WAIT_SW_START</code> reader - The UHCI encoder will jump to …","Field <code>WAIT_SW_START</code> writer - The UHCI encoder will jump to …","Writes raw bits to the register.","","","Bit 6 - 1: Check the link list descriptor when link list …","Bit 6 - 1: Check the link list descriptor when link list …","Bit 1 - This is the enable bit to check sequence number …","Bit 1 - This is the enable bit to check sequence number …","Bit 0 - This is the enable bit to check header checksum …","Bit 0 - This is the enable bit to check header checksum …","Bit 2 - Set this bit to support CRC calculation. Data …","Bit 2 - Set this bit to support CRC calculation. Data …","Bits 9:20 - This field is used to generate the …","Bits 9:20 - This field is used to generate the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to save the packet header when UHCI …","Bit 3 - Set this bit to save the packet header when UHCI …","Bit 8 - If current UHCI_ENCODE_STATE is ST_SW_WAIT, the …","Bit 8 - If current UHCI_ENCODE_STATE is ST_SW_WAIT, the …","","","Bit 5 - Set this bit to encode the data packet with an …","Bit 5 - Set this bit to encode the data packet with an …","Bit 4 - Set this bit to encode the data packet with a …","Bit 4 - Set this bit to encode the data packet with a …","","Bit 7 - The UHCI encoder will jump to ST_SW_WAIT status if …","Bit 7 - The UHCI encoder will jump to ST_SW_WAIT status if …","Field <code>DATE</code> reader - This is the version control register.","UHCI version control register","Field <code>DATE</code> writer - This is the version control register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the version control register.","Bits 0:31 - This is the version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The third word of the next receive descriptor","Field <code>INLINK_DSCR</code> reader - This register stores the third …","Register <code>DMA_IN_DSCR</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the third word of the …","Calls <code>U::from(self)</code>.","","","","The third word of current receive descriptor","Field <code>INLINK_DSCR_BF0</code> reader - This register stores the …","Register <code>DMA_IN_DSCR_BF0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the third word of the …","Calls <code>U::from(self)</code>.","","","","Inlink descriptor address when errors occur","Field <code>IN_ERR_EOF_DES_ADDR</code> reader - This register stores …","Register <code>DMA_IN_ERR_EOF_DES_ADDR</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the …","Calls <code>U::from(self)</code>.","","","","Link descriptor address and control","Field <code>INLINK_ADDR</code> reader - This register is used to …","Field <code>INLINK_ADDR</code> writer - This register is used to …","Field <code>INLINK_AUTO_RET</code> reader - This is the enable bit to …","Field <code>INLINK_AUTO_RET</code> writer - This is the enable bit to …","Field <code>INLINK_PARK</code> reader - 1: the receive descriptor’s …","Field <code>INLINK_RESTART</code> reader - Set this bit to restart new …","Field <code>INLINK_RESTART</code> writer - Set this bit to restart new …","Field <code>INLINK_START</code> reader - Set this bit to start dealing …","Field <code>INLINK_START</code> writer - Set this bit to start dealing …","Field <code>INLINK_STOP</code> reader - Set this bit to stop dealing …","Field <code>INLINK_STOP</code> writer - Set this bit to stop dealing …","Register <code>DMA_IN_LINK</code> reader","Register <code>DMA_IN_LINK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19 - This register is used to specify the least …","Bits 0:19 - This register is used to specify the least …","Bit 20 - This is the enable bit to return to current …","Bit 20 - This is the enable bit to return to current …","Bit 31 - 1: the receive descriptor’s FSM is in idle …","Bit 30 - Set this bit to restart new receive descriptors.","Bit 30 - Set this bit to restart new receive descriptors.","Bit 29 - Set this bit to start dealing with the receive …","Bit 29 - Set this bit to start dealing with the receive …","Bit 28 - Set this bit to stop dealing with the receive …","Bit 28 - Set this bit to stop dealing with the receive …","Calls <code>U::from(self)</code>.","","","","Pop control register of RX FIFO","Field <code>INFIFO_POP</code> reader - Set this bit to pop data from RX …","Field <code>INFIFO_POP</code> writer - Set this bit to pop data from RX …","Field <code>INFIFO_RDATA</code> reader - This register stores the data …","Register <code>DMA_IN_POP</code> reader","Register <code>DMA_IN_POP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 16 - Set this bit to pop data from RX FIFO.","Bit 16 - Set this bit to pop data from RX FIFO.","Bits 0:11 - This register stores the data popping from RX …","Calls <code>U::from(self)</code>.","","","","UHCI data-input status register","Field <code>IN_EMPTY</code> reader - Data-input FIFO empty signal.","Field <code>IN_FULL</code> reader - Data-input FIFO full signal.","Register <code>DMA_IN_STATUS</code> reader","Field <code>RX_ERR_CAUSE</code> reader - This register indicates the …","","","Returns the argument unchanged.","Bit 1 - Data-input FIFO empty signal.","Bit 0 - Data-input FIFO full signal.","Calls <code>U::from(self)</code>.","Bits 4:6 - This register indicates the error type when DMA …","","","","Inlink descriptor address when EOF occurs","Field <code>IN_SUC_EOF_DES_ADDR</code> reader - This register stores …","Register <code>DMA_IN_SUC_EOF_DES_ADDR</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the …","Calls <code>U::from(self)</code>.","","","","The third word of the next transmit descriptor","Field <code>OUTLINK_DSCR</code> reader - This register stores the third …","Register <code>DMA_OUT_DSCR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the third word of the …","","","","The third word of current transmit descriptor","Field <code>OUTLINK_DSCR_BF0</code> reader - This register stores the …","Register <code>DMA_OUT_DSCR_BF0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the third word of the …","","","","Outlink descriptor address before the last transmit …","Field <code>OUT_EOF_BFR_DES_ADDR</code> reader - This register stores …","Register <code>DMA_OUT_EOF_BFR_DES_ADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of the …","","","","Outlink descriptor address when EOF occurs","Field <code>OUT_EOF_DES_ADDR</code> reader - This register stores the …","Register <code>DMA_OUT_EOF_DES_ADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of the …","","","","Link descriptor address and control","Field <code>OUTLINK_ADDR</code> reader - This register is used to …","Field <code>OUTLINK_ADDR</code> writer - This register is used to …","Field <code>OUTLINK_PARK</code> reader - 1: the transmit descriptor’s …","Field <code>OUTLINK_RESTART</code> reader - Set this bit to restart the …","Field <code>OUTLINK_RESTART</code> writer - Set this bit to restart the …","Field <code>OUTLINK_START</code> reader - Set this bit to start a new …","Field <code>OUTLINK_START</code> writer - Set this bit to start a new …","Field <code>OUTLINK_STOP</code> reader - Set this bit to stop dealing …","Field <code>OUTLINK_STOP</code> writer - Set this bit to stop dealing …","Register <code>DMA_OUT_LINK</code> reader","Register <code>DMA_OUT_LINK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register is used to specify the least …","Bits 0:19 - This register is used to specify the least …","Bit 31 - 1: the transmit descriptor’s FSM is in idle …","Bit 30 - Set this bit to restart the transmit descriptor …","Bit 30 - Set this bit to restart the transmit descriptor …","Bit 29 - Set this bit to start a new transmit descriptor.","Bit 29 - Set this bit to start a new transmit descriptor.","Bit 28 - Set this bit to stop dealing with the transmit …","Bit 28 - Set this bit to stop dealing with the transmit …","","","","Push control register of TX FIFO","Field <code>OUTFIFO_PUSH</code> reader - Set this bit to push data into …","Field <code>OUTFIFO_PUSH</code> writer - Set this bit to push data into …","Field <code>OUTFIFO_WDATA</code> reader - This is the data that need to …","Field <code>OUTFIFO_WDATA</code> writer - This is the data that need to …","Register <code>DMA_OUT_PUSH</code> reader","Register <code>DMA_OUT_PUSH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - Set this bit to push data into TX FIFO.","Bit 16 - Set this bit to push data into TX FIFO.","Bits 0:8 - This is the data that need to be pushed into TX …","Bits 0:8 - This is the data that need to be pushed into TX …","","","","DMA data-output status register","Field <code>OUT_EMPTY</code> reader - 1: DMA TX FIFO is empty.","Field <code>OUT_FULL</code> reader - 1: DMA TX FIFO is full.","Register <code>DMA_OUT_STATUS</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - 1: DMA TX FIFO is empty.","Bit 0 - 1: DMA TX FIFO is full.","","","","Escape sequence configuration register 0","Register <code>ESC_CONF0</code> reader","Field <code>SEPER_CHAR</code> reader - This register is used to define …","Field <code>SEPER_CHAR</code> writer - This register is used to define …","Field <code>SEPER_ESC_CHAR0</code> reader - This register is used to …","Field <code>SEPER_ESC_CHAR0</code> writer - This register is used to …","Field <code>SEPER_ESC_CHAR1</code> reader - This register is used to …","Field <code>SEPER_ESC_CHAR1</code> writer - This register is used to …","Register <code>ESC_CONF0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - This register is used to define separators to …","Bits 0:7 - This register is used to define separators to …","Bits 8:15 - This register is used to define the first …","Bits 8:15 - This register is used to define the first …","Bits 16:23 - This register is used to define the second …","Bits 16:23 - This register is used to define the second …","","","","Escape sequence configuration register 1","Field <code>ESC_SEQ0_CHAR0</code> reader - This register is used to …","Field <code>ESC_SEQ0_CHAR0</code> writer - This register is used to …","Field <code>ESC_SEQ0_CHAR1</code> reader - This register is used to …","Field <code>ESC_SEQ0_CHAR1</code> writer - This register is used to …","Field <code>ESC_SEQ0</code> reader - This register is used to define a …","Field <code>ESC_SEQ0</code> writer - This register is used to define a …","Register <code>ESC_CONF1</code> reader","Register <code>ESC_CONF1</code> writer","Writes raw bits to the register.","","","Bits 0:7 - This register is used to define a character …","Bits 0:7 - This register is used to define a character …","Bits 8:15 - This register is used to define the first …","Bits 8:15 - This register is used to define the first …","Bits 16:23 - This register is used to define the second …","Bits 16:23 - This register is used to define the second …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Escape sequence configuration register 2","Field <code>ESC_SEQ1_CHAR0</code> reader - This register is used to …","Field <code>ESC_SEQ1_CHAR0</code> writer - This register is used to …","Field <code>ESC_SEQ1_CHAR1</code> reader - This register is used to …","Field <code>ESC_SEQ1_CHAR1</code> writer - This register is used to …","Field <code>ESC_SEQ1</code> reader - This register is used to define a …","Field <code>ESC_SEQ1</code> writer - This register is used to define a …","Register <code>ESC_CONF2</code> reader","Register <code>ESC_CONF2</code> writer","Writes raw bits to the register.","","","Bits 0:7 - This register is used to define a character …","Bits 0:7 - This register is used to define a character …","Bits 8:15 - This register is used to define the first …","Bits 8:15 - This register is used to define the first …","Bits 16:23 - This register is used to define the second …","Bits 16:23 - This register is used to define the second …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Escape sequence configuration register 3","Field <code>ESC_SEQ2_CHAR0</code> reader - This register is used to …","Field <code>ESC_SEQ2_CHAR0</code> writer - This register is used to …","Field <code>ESC_SEQ2_CHAR1</code> reader - This register is used to …","Field <code>ESC_SEQ2_CHAR1</code> writer - This register is used to …","Field <code>ESC_SEQ2</code> reader - This register is used to define a …","Field <code>ESC_SEQ2</code> writer - This register is used to define a …","Register <code>ESC_CONF3</code> reader","Register <code>ESC_CONF3</code> writer","Writes raw bits to the register.","","","Bits 0:7 - This register is used to define a character …","Bits 0:7 - This register is used to define a character …","Bits 8:15 - This register is used to define the first …","Bits 8:15 - This register is used to define the first …","Bits 16:23 - This register is used to define the second …","Bits 16:23 - This register is used to define the second …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Escape character configuration","Register <code>ESCAPE_CONF</code> reader","Field <code>RX_11_ESC_EN</code> reader - Set this bit to replace flow …","Field <code>RX_11_ESC_EN</code> writer - Set this bit to replace flow …","Field <code>RX_13_ESC_EN</code> reader - Set this bit to replace flow …","Field <code>RX_13_ESC_EN</code> writer - Set this bit to replace flow …","Field <code>RX_C0_ESC_EN</code> reader - Set this bit to replace 0xC0 …","Field <code>RX_C0_ESC_EN</code> writer - Set this bit to replace 0xC0 …","Field <code>RX_DB_ESC_EN</code> reader - Set this bit to replace 0xDB …","Field <code>RX_DB_ESC_EN</code> writer - Set this bit to replace 0xDB …","Field <code>TX_11_ESC_EN</code> reader - Set this bit to decode flow …","Field <code>TX_11_ESC_EN</code> writer - Set this bit to decode flow …","Field <code>TX_13_ESC_EN</code> reader - Set this bit to decode flow …","Field <code>TX_13_ESC_EN</code> writer - Set this bit to decode flow …","Field <code>TX_C0_ESC_EN</code> reader - Set this bit to decode …","Field <code>TX_C0_ESC_EN</code> writer - Set this bit to decode …","Field <code>TX_DB_ESC_EN</code> reader - Set this bit to decode …","Field <code>TX_DB_ESC_EN</code> writer - Set this bit to decode …","Register <code>ESCAPE_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - Set this bit to replace flow control character …","Bit 6 - Set this bit to replace flow control character …","Bit 7 - Set this bit to replace flow control character …","Bit 7 - Set this bit to replace flow control character …","Bit 4 - Set this bit to replace 0xC0 by special characters …","Bit 4 - Set this bit to replace 0xC0 by special characters …","Bit 5 - Set this bit to replace 0xDB by special characters …","Bit 5 - Set this bit to replace 0xDB by special characters …","","","Bit 2 - Set this bit to decode flow control character 0x11 …","Bit 2 - Set this bit to decode flow control character 0x11 …","Bit 3 - Set this bit to decode flow control character 0x13 …","Bit 3 - Set this bit to decode flow control character 0x13 …","Bit 0 - Set this bit to decode character 0xC0 when DMA …","Bit 0 - Set this bit to decode character 0xC0 when DMA …","Bit 1 - Set this bit to decode character 0xDB when DMA …","Bit 1 - Set this bit to decode character 0xDB when DMA …","","Timeout configuration","Register <code>HUNG_CONF</code> reader","Field <code>RXFIFO_TIMEOUT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_TIMEOUT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_TIMEOUT</code> reader - This register stores the …","Field <code>RXFIFO_TIMEOUT_SHIFT</code> reader - This register is used …","Field <code>RXFIFO_TIMEOUT_SHIFT</code> writer - This register is used …","Field <code>RXFIFO_TIMEOUT</code> writer - This register stores the …","Field <code>TXFIFO_TIMEOUT_ENA</code> reader - This is the enable bit …","Field <code>TXFIFO_TIMEOUT_ENA</code> writer - This is the enable bit …","Field <code>TXFIFO_TIMEOUT</code> reader - This register stores the …","Field <code>TXFIFO_TIMEOUT_SHIFT</code> reader - This register is used …","Field <code>TXFIFO_TIMEOUT_SHIFT</code> writer - This register is used …","Field <code>TXFIFO_TIMEOUT</code> writer - This register stores the …","Register <code>HUNG_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 12:19 - This register stores the timeout value. UHCI …","Bits 12:19 - This register stores the timeout value. UHCI …","Bit 23 - This is the enable bit for DMA send timeout.","Bit 23 - This is the enable bit for DMA send timeout.","Bits 20:22 - This register is used to configure the …","Bits 20:22 - This register is used to configure the …","","","Bits 0:7 - This register stores the timeout value. UHCI …","Bits 0:7 - This register stores the timeout value. UHCI …","Bit 11 - This is the enable bit for TX FIFO receive …","Bit 11 - This is the enable bit for TX FIFO receive …","Bits 8:10 - This register is used to configure the maximum …","Bits 8:10 - This register is used to configure the maximum …","","Field <code>DMA_INFIFO_FULL_WM_INT_CLR</code> writer - Set this bit to …","Interrupt clear bits","Field <code>IN_DONE_INT_CLR</code> writer - Set this bit to clear …","Field <code>IN_DSCR_EMPTY_INT_CLR</code> writer - Set this bit to clear …","Field <code>IN_DSCR_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>IN_ERR_EOF_INT_CLR</code> writer - Set this bit to clear …","Field <code>IN_SUC_EOF_INT_CLR</code> writer - Set this bit to clear …","Field <code>OUTLINK_EOF_ERR_INT_CLR</code> writer - Set this bit to …","Field <code>OUT_DONE_INT_CLR</code> writer - Set this bit to clear …","Field <code>OUT_DSCR_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>OUT_EOF_INT_CLR</code> writer - Set this bit to clear …","Field <code>OUT_TOTAL_EOF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RX_HUNG_INT_CLR</code> writer - Set this bit to clear …","Field <code>RX_START_INT_CLR</code> writer - Set this bit to clear …","Field <code>SEND_A_REG_Q_INT_CLR</code> writer - Set this bit to clear …","Field <code>SEND_S_REG_Q_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_HUNG_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_START_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 16 - Set this bit to clear UHCI_DMA_INFIFO_FULL_WM_INT …","Returns the argument unchanged.","Bit 4 - Set this bit to clear UHCI_IN_DONE_INT interrupt.","Bit 11 - Set this bit to clear UHCI_IN_DSCR_EMPTY_INT …","Bit 9 - Set this bit to clear UHCI_IN_DSCR_ERR_INT …","Bit 6 - Set this bit to clear UHCI_IN_ERR_EOF_INT …","Bit 5 - Set this bit to clear UHCI_IN_SUC_EOF_INT …","Calls <code>U::from(self)</code>.","Bit 7 - Set this bit to clear UHCI_OUT_DONE_INT interrupt.","Bit 10 - Set this bit to clear UHCI_OUT_DSCR_ERR_INT …","Bit 8 - Set this bit to clear UHCI_OUT_EOF_INT interrupt.","Bit 13 - Set this bit to clear UHCI_OUT_TOTAL_EOF_INT …","Bit 12 - Set this bit to clear UHCI_OUTLINK_EOF_ERR_INT …","Bit 2 - Set this bit to clear UHCI_RX_HUNG_INT interrupt.","Bit 0 - Set this bit to clear UHCI_RX_START_INT interrupt.","Bit 15 - Set this bit to clear UHCI_SEND_A_REG_Q_INT …","Bit 14 - Set this bit to clear UHCI_SEND_S_REG_Q_INT …","","","Bit 3 - Set this bit to clear UHCI_TX_HUNG_INT interrupt.","Bit 1 - Set this bit to clear UHCI_TX_START_INT interrupt.","","Field <code>DMA_INFIFO_FULL_WM_INT_ENA</code> reader - This is the …","Field <code>DMA_INFIFO_FULL_WM_INT_ENA</code> writer - This is the …","Interrupt enable bits","Field <code>IN_DONE_INT_ENA</code> reader - This is the interrupt …","Field <code>IN_DONE_INT_ENA</code> writer - This is the interrupt …","Field <code>IN_DSCR_EMPTY_INT_ENA</code> reader - This is the interrupt …","Field <code>IN_DSCR_EMPTY_INT_ENA</code> writer - This is the interrupt …","Field <code>IN_DSCR_ERR_INT_ENA</code> reader - This is the interrupt …","Field <code>IN_DSCR_ERR_INT_ENA</code> writer - This is the interrupt …","Field <code>IN_ERR_EOF_INT_ENA</code> reader - This is the interrupt …","Field <code>IN_ERR_EOF_INT_ENA</code> writer - This is the interrupt …","Field <code>IN_SUC_EOF_INT_ENA</code> reader - This is the interrupt …","Field <code>IN_SUC_EOF_INT_ENA</code> writer - This is the interrupt …","Field <code>OUTLINK_EOF_ERR_INT_ENA</code> reader - This is the …","Field <code>OUTLINK_EOF_ERR_INT_ENA</code> writer - This is the …","Field <code>OUT_DONE_INT_ENA</code> reader - This is the interrupt …","Field <code>OUT_DONE_INT_ENA</code> writer - This is the interrupt …","Field <code>OUT_DSCR_ERR_INT_ENA</code> reader - This is the interrupt …","Field <code>OUT_DSCR_ERR_INT_ENA</code> writer - This is the interrupt …","Field <code>OUT_EOF_INT_ENA</code> reader - This is the interrupt …","Field <code>OUT_EOF_INT_ENA</code> writer - This is the interrupt …","Field <code>OUT_TOTAL_EOF_INT_ENA</code> reader - This is the interrupt …","Field <code>OUT_TOTAL_EOF_INT_ENA</code> writer - This is the interrupt …","Register <code>INT_ENA</code> reader","Field <code>RX_HUNG_INT_ENA</code> reader - This is the interrupt …","Field <code>RX_HUNG_INT_ENA</code> writer - This is the interrupt …","Field <code>RX_START_INT_ENA</code> reader - This is the interrupt …","Field <code>RX_START_INT_ENA</code> writer - This is the interrupt …","Field <code>SEND_A_REG_Q_INT_ENA</code> reader - This is the interrupt …","Field <code>SEND_A_REG_Q_INT_ENA</code> writer - This is the interrupt …","Field <code>SEND_S_REG_Q_INT_ENA</code> reader - This is the interrupt …","Field <code>SEND_S_REG_Q_INT_ENA</code> writer - This is the interrupt …","Field <code>TX_HUNG_INT_ENA</code> reader - This is the interrupt …","Field <code>TX_HUNG_INT_ENA</code> writer - This is the interrupt …","Field <code>TX_START_INT_ENA</code> reader - This is the interrupt …","Field <code>TX_START_INT_ENA</code> writer - This is the interrupt …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 16 - This is the interrupt enable bit for …","Bit 16 - This is the interrupt enable bit for …","Returns the argument unchanged.","Bit 4 - This is the interrupt enable bit for …","Bit 4 - This is the interrupt enable bit for …","Bit 11 - This is the interrupt enable bit for …","Bit 11 - This is the interrupt enable bit for …","Bit 9 - This is the interrupt enable bit for …","Bit 9 - This is the interrupt enable bit for …","Bit 6 - This is the interrupt enable bit for …","Bit 6 - This is the interrupt enable bit for …","Bit 5 - This is the interrupt enable bit for …","Bit 5 - This is the interrupt enable bit for …","Calls <code>U::from(self)</code>.","Bit 7 - This is the interrupt enable bit for …","Bit 7 - This is the interrupt enable bit for …","Bit 10 - This is the interrupt enable bit for …","Bit 10 - This is the interrupt enable bit for …","Bit 8 - This is the interrupt enable bit for …","Bit 8 - This is the interrupt enable bit for …","Bit 13 - This is the interrupt enable bit for …","Bit 13 - This is the interrupt enable bit for …","Bit 12 - This is the interrupt enable bit for …","Bit 12 - This is the interrupt enable bit for …","Bit 2 - This is the interrupt enable bit for …","Bit 2 - This is the interrupt enable bit for …","Bit 0 - This is the interrupt enable bit for …","Bit 0 - This is the interrupt enable bit for …","Bit 15 - This is the interrupt enable bit for …","Bit 15 - This is the interrupt enable bit for …","Bit 14 - This is the interrupt enable bit for …","Bit 14 - This is the interrupt enable bit for …","","","Bit 3 - This is the interrupt enable bit for …","Bit 3 - This is the interrupt enable bit for …","Bit 1 - This is the interrupt enable bit for …","Bit 1 - This is the interrupt enable bit for …","","Field <code>DMA_INFIFO_FULL_WM_INT_RAW</code> reader - This is the …","Raw interrupt status","Field <code>IN_DONE_INT_RAW</code> reader - This is the interrupt raw …","Field <code>IN_DSCR_EMPTY_INT_RAW</code> reader - This is the interrupt …","Field <code>IN_DSCR_ERR_INT_RAW</code> reader - This is the interrupt …","Field <code>IN_ERR_EOF_INT_RAW</code> reader - This is the interrupt …","Field <code>IN_SUC_EOF_INT_RAW</code> reader - This is the interrupt …","Field <code>OUTLINK_EOF_ERR_INT_RAW</code> reader - This is the …","Field <code>OUT_DONE_INT_RAW</code> reader - This is the interrupt raw …","Field <code>OUT_DSCR_ERR_INT_RAW</code> reader - This is the interrupt …","Field <code>OUT_EOF_INT_RAW</code> reader - This is the interrupt raw …","Field <code>OUT_TOTAL_EOF_INT_RAW</code> reader - This is the interrupt …","Register <code>INT_RAW</code> reader","Field <code>RX_HUNG_INT_RAW</code> reader - This is the interrupt raw …","Field <code>RX_START_INT_RAW</code> reader - This is the interrupt raw …","Field <code>SEND_A_REG_Q_INT_RAW</code> reader - This is the interrupt …","Field <code>SEND_S_REG_Q_INT_RAW</code> reader - This is the interrupt …","Field <code>TX_HUNG_INT_RAW</code> reader - This is the interrupt raw …","Field <code>TX_START_INT_RAW</code> reader - This is the interrupt raw …","","","Bit 16 - This is the interrupt raw bit for …","Returns the argument unchanged.","Bit 4 - This is the interrupt raw bit for UHCI_IN_DONE_INT …","Bit 11 - This is the interrupt raw bit for …","Bit 9 - This is the interrupt raw bit for …","Bit 6 - This is the interrupt raw bit for …","Bit 5 - This is the interrupt raw bit for …","Calls <code>U::from(self)</code>.","Bit 7 - This is the interrupt raw bit for …","Bit 10 - This is the interrupt raw bit for …","Bit 8 - This is the interrupt raw bit for UHCI_OUT_EOF_INT …","Bit 13 - This is the interrupt raw bit for …","Bit 12 - This is the interrupt raw bit for …","Bit 2 - This is the interrupt raw bit for UHCI_RX_HUNG_INT …","Bit 0 - This is the interrupt raw bit for …","Bit 15 - This is the interrupt raw bit for …","Bit 14 - This is the interrupt raw bit for …","","","Bit 3 - This is the interrupt raw bit for UHCI_TX_HUNG_INT …","Bit 1 - This is the interrupt raw bit for …","","Field <code>DMA_INFIFO_FULL_WM_INT_ST</code> reader - This is the …","Masked interrupt status","Field <code>IN_DONE_INT_ST</code> reader - This is the masked interrupt …","Field <code>IN_DSCR_EMPTY_INT_ST</code> reader - This is the masked …","Field <code>IN_DSCR_ERR_INT_ST</code> reader - This is the masked …","Field <code>IN_ERR_EOF_INT_ST</code> reader - This is the masked …","Field <code>IN_SUC_EOF_INT_ST</code> reader - This is the masked …","Field <code>OUTLINK_EOF_ERR_INT_ST</code> reader - This is the masked …","Field <code>OUT_DONE_INT_ST</code> reader - This is the masked …","Field <code>OUT_DSCR_ERR_INT_ST</code> reader - This is the masked …","Field <code>OUT_EOF_INT_ST</code> reader - This is the masked interrupt …","Field <code>OUT_TOTAL_EOF_INT_ST</code> reader - This is the masked …","Register <code>INT_ST</code> reader","Field <code>RX_HUNG_INT_ST</code> reader - This is the masked interrupt …","Field <code>RX_START_INT_ST</code> reader - This is the masked …","Field <code>SEND_A_REG_Q_INT_ST</code> reader - This is the masked …","Field <code>SEND_S_REG_Q_INT_ST</code> reader - This is the masked …","Field <code>TX_HUNG_INT_ST</code> reader - This is the masked interrupt …","Field <code>TX_START_INT_ST</code> reader - This is the masked …","","","Bit 16 - This is the masked interrupt bit for …","Returns the argument unchanged.","Bit 4 - This is the masked interrupt bit for …","Bit 11 - This is the masked interrupt bit for …","Bit 9 - This is the masked interrupt bit for …","Bit 6 - This is the masked interrupt bit for …","Bit 5 - This is the masked interrupt bit for …","Calls <code>U::from(self)</code>.","Bit 7 - This is the masked interrupt bit for …","Bit 10 - This is the masked interrupt bit for …","Bit 8 - This is the masked interrupt bit for …","Bit 13 - This is the masked interrupt bit for …","Bit 12 - This is the masked interrupt bit for …","Bit 2 - This is the masked interrupt bit for …","Bit 0 - This is the masked interrupt bit for …","Bit 15 - This is the masked interrupt bit for …","Bit 14 - This is the masked interrupt bit for …","","","Bit 3 - This is the masked interrupt bit for …","Bit 1 - This is the masked interrupt bit for …","","Configure register for packet length","Field <code>PKT_THRS</code> reader - This register is used to configure …","Field <code>PKT_THRS</code> writer - This register is used to configure …","Register <code>PKT_THRES</code> reader","Register <code>PKT_THRES</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:12 - This register is used to configure the maximum …","Bits 0:12 - This register is used to configure the maximum …","","","","Q0_WORD0 quick_sent register","Register <code>Q0_WORD0</code> reader","Field <code>SEND_Q0_WORD0</code> reader - This register is used as a …","Field <code>SEND_Q0_WORD0</code> writer - This register is used as a …","Register <code>Q0_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q0_WORD1 quick_sent register","Register <code>Q0_WORD1</code> reader","Field <code>SEND_Q0_WORD1</code> reader - This register is used as a …","Field <code>SEND_Q0_WORD1</code> writer - This register is used as a …","Register <code>Q0_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q1_WORD0 quick_sent register","Register <code>Q1_WORD0</code> reader","Field <code>SEND_Q1_WORD0</code> reader - This register is used as a …","Field <code>SEND_Q1_WORD0</code> writer - This register is used as a …","Register <code>Q1_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q1_WORD1 quick_sent register","Register <code>Q1_WORD1</code> reader","Field <code>SEND_Q1_WORD1</code> reader - This register is used as a …","Field <code>SEND_Q1_WORD1</code> writer - This register is used as a …","Register <code>Q1_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q2_WORD0 quick_sent register","Register <code>Q2_WORD0</code> reader","Field <code>SEND_Q2_WORD0</code> reader - This register is used as a …","Field <code>SEND_Q2_WORD0</code> writer - This register is used as a …","Register <code>Q2_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q2_WORD1 quick_sent register","Register <code>Q2_WORD1</code> reader","Field <code>SEND_Q2_WORD1</code> reader - This register is used as a …","Field <code>SEND_Q2_WORD1</code> writer - This register is used as a …","Register <code>Q2_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q3_WORD0 quick_sent register","Register <code>Q3_WORD0</code> reader","Field <code>SEND_Q3_WORD0</code> reader - This register is used as a …","Field <code>SEND_Q3_WORD0</code> writer - This register is used as a …","Register <code>Q3_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q3_WORD1 quick_sent register","Register <code>Q3_WORD1</code> reader","Field <code>SEND_Q3_WORD1</code> reader - This register is used as a …","Field <code>SEND_Q3_WORD1</code> writer - This register is used as a …","Register <code>Q3_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q4_WORD0 quick_sent register","Register <code>Q4_WORD0</code> reader","Field <code>SEND_Q4_WORD0</code> reader - This register is used as a …","Field <code>SEND_Q4_WORD0</code> writer - This register is used as a …","Register <code>Q4_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q4_WORD1 quick_sent register","Register <code>Q4_WORD1</code> reader","Field <code>SEND_Q4_WORD1</code> reader - This register is used as a …","Field <code>SEND_Q4_WORD1</code> writer - This register is used as a …","Register <code>Q4_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q5_WORD0 quick_sent register","Register <code>Q5_WORD0</code> reader","Field <code>SEND_Q5_WORD0</code> reader - This register is used as a …","Field <code>SEND_Q5_WORD0</code> writer - This register is used as a …","Register <code>Q5_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q5_WORD1 quick_sent register","Register <code>Q5_WORD1</code> reader","Field <code>SEND_Q5_WORD1</code> reader - This register is used as a …","Field <code>SEND_Q5_WORD1</code> writer - This register is used as a …","Register <code>Q5_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q6_WORD0 quick_sent register","Register <code>Q6_WORD0</code> reader","Field <code>SEND_Q6_WORD0</code> reader - This register is used as a …","Field <code>SEND_Q6_WORD0</code> writer - This register is used as a …","Register <code>Q6_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Q6_WORD1 quick_sent register","Register <code>Q6_WORD1</code> reader","Field <code>SEND_Q6_WORD1</code> reader - This register is used as a …","Field <code>SEND_Q6_WORD1</code> writer - This register is used as a …","Register <code>Q6_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register is used as a quick_sent register …","Bits 0:31 - This register is used as a quick_sent register …","","","","Field <code>ALWAYS_SEND_EN</code> reader - Set this bit to enable …","Field <code>ALWAYS_SEND_EN</code> writer - Set this bit to enable …","Field <code>ALWAYS_SEND_NUM</code> reader - This register is used to …","Field <code>ALWAYS_SEND_NUM</code> writer - This register is used to …","UHCI quick_sent configuration register","Register <code>QUICK_SENT</code> reader","Field <code>SINGLE_SEND_EN</code> reader - Set this bit to enable …","Field <code>SINGLE_SEND_EN</code> writer - Set this bit to enable …","Field <code>SINGLE_SEND_NUM</code> reader - This register is used to …","Field <code>SINGLE_SEND_NUM</code> writer - This register is used to …","Register <code>QUICK_SENT</code> writer","Bit 7 - Set this bit to enable always_send mode to send …","Bit 7 - Set this bit to enable always_send mode to send …","Bits 4:6 - This register is used to specify the …","Bits 4:6 - This register is used to specify the …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to enable single_send mode to send …","Bit 3 - Set this bit to enable single_send mode to send …","Bits 0:2 - This register is used to specify the …","Bits 0:2 - This register is used to specify the …","","","","Register <code>RX_HEAD</code> reader","Field <code>RX_HEAD</code> reader - This register stores the header of …","UHCI packet header register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the header of the current …","","","","Field <code>DECODE_STATE</code> reader - UHCI decoder status.","Field <code>INFIFO_CNT_DEBUG</code> reader - This register stores the …","Field <code>INLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>IN_DSCR_STATE</code> reader - Reserved.","Field <code>IN_STATE</code> reader - Reserved.","Register <code>STATE0</code> reader","UHCI decoder status register","","","Bits 28:30 - UHCI decoder status.","Returns the argument unchanged.","Bits 18:19 - Reserved.","Bits 20:22 - Reserved.","Bits 23:27 - This register stores the number of data bytes …","Bits 0:17 - This register stores the current receive …","Calls <code>U::from(self)</code>.","","","","Field <code>ENCODE_STATE</code> reader - UHCI encoder status.","Field <code>OUTFIFO_CNT</code> reader - This register stores the number …","Field <code>OUTLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>OUT_DSCR_STATE</code> reader - Reserved.","Field <code>OUT_STATE</code> reader - Reserved.","Register <code>STATE1</code> reader","UHCI encoder status register","","","Bits 28:30 - UHCI encoder status.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:19 - Reserved.","Bits 20:22 - Reserved.","Bits 23:27 - This register stores the number of data bytes …","Bits 0:17 - This register stores the current transmit …","","","","DAINT (r) register accessor: ","DAINTMSK (rw) register accessor: ","DCFG (rw) register accessor: ","DCTL (rw) register accessor: ","DIEPCTL0 (rw) register accessor: ","DIEPCTL1 (rw) register accessor: ","DIEPCTL2 (rw) register accessor: ","DIEPCTL3 (rw) register accessor: ","DIEPCTL4 (rw) register accessor: ","DIEPCTL5 (rw) register accessor: ","DIEPCTL6 (rw) register accessor: ","DIEPDMA0 (rw) register accessor: ","DIEPDMA1 (rw) register accessor: ","DIEPDMA2 (rw) register accessor: ","DIEPDMA3 (rw) register accessor: ","DIEPDMA4 (rw) register accessor: ","DIEPDMA5 (rw) register accessor: ","DIEPDMA6 (rw) register accessor: ","DIEPDMAB0 (r) register accessor: ","DIEPDMAB1 (r) register accessor: ","DIEPDMAB2 (r) register accessor: ","DIEPDMAB3 (r) register accessor: ","DIEPDMAB4 (r) register accessor: ","DIEPDMAB5 (r) register accessor: ","DIEPDMAB6 (r) register accessor: ","DIEPEMPMSK (rw) register accessor: ","DIEPINT0 (rw) register accessor: ","DIEPINT1 (rw) register accessor: ","DIEPINT2 (rw) register accessor: ","DIEPINT3 (rw) register accessor: ","DIEPINT4 (rw) register accessor: ","DIEPINT5 (rw) register accessor: ","DIEPINT6 (rw) register accessor: ","DIEPMSK (rw) register accessor: ","DIEPTSIZ0 (rw) register accessor: ","DIEPTSIZ1 (rw) register accessor: ","DIEPTSIZ2 (rw) register accessor: ","DIEPTSIZ3 (rw) register accessor: ","DIEPTSIZ4 (rw) register accessor: ","DIEPTSIZ5 (rw) register accessor: ","DIEPTSIZ6 (rw) register accessor: ","DIEPTXF1 (rw) register accessor: ","DIEPTXF2 (rw) register accessor: ","DIEPTXF3 (rw) register accessor: ","DIEPTXF4 (rw) register accessor: ","DOEPCTL0 (rw) register accessor: ","DOEPCTL1 (rw) register accessor: ","DOEPCTL2 (rw) register accessor: ","DOEPCTL3 (rw) register accessor: ","DOEPCTL4 (rw) register accessor: ","DOEPCTL5 (rw) register accessor: ","DOEPCTL6 (rw) register accessor: ","DOEPDMA0 (rw) register accessor: ","DOEPDMA1 (rw) register accessor: ","DOEPDMA2 (rw) register accessor: ","DOEPDMA3 (rw) register accessor: ","DOEPDMA4 (rw) register accessor: ","DOEPDMA5 (rw) register accessor: ","DOEPDMA6 (rw) register accessor: ","DOEPDMAB0 (rw) register accessor: ","DOEPDMAB1 (rw) register accessor: ","DOEPDMAB2 (rw) register accessor: ","DOEPDMAB3 (rw) register accessor: ","DOEPDMAB4 (rw) register accessor: ","DOEPDMAB5 (rw) register accessor: ","DOEPDMAB6 (rw) register accessor: ","DOEPINT0 (rw) register accessor: ","DOEPINT1 (rw) register accessor: ","DOEPINT2 (rw) register accessor: ","DOEPINT3 (rw) register accessor: ","DOEPINT4 (rw) register accessor: ","DOEPINT5 (rw) register accessor: ","DOEPINT6 (rw) register accessor: ","DOEPMSK (rw) register accessor: ","DOEPTSIZ0 (rw) register accessor: ","DOEPTSIZ1 (rw) register accessor: ","DOEPTSIZ2 (rw) register accessor: ","DOEPTSIZ3 (rw) register accessor: ","DOEPTSIZ4 (rw) register accessor: ","DOEPTSIZ5 (rw) register accessor: ","DOEPTSIZ6 (rw) register accessor: ","DSTS (r) register accessor: ","DTHRCTL (rw) register accessor: ","DTXFSTS0 (r) register accessor: ","DTXFSTS1 (r) register accessor: ","DTXFSTS2 (r) register accessor: ","DTXFSTS3 (r) register accessor: ","DTXFSTS4 (r) register accessor: ","DTXFSTS5 (r) register accessor: ","DTXFSTS6 (r) register accessor: ","DVBUSDIS (rw) register accessor: ","DVBUSPULSE (rw) register accessor: ","GAHBCFG (rw) register accessor: ","GDFIFOCFG (rw) register accessor: ","GHWCFG1 (r) register accessor: ","GHWCFG2 (r) register accessor: ","GHWCFG3 (r) register accessor: ","GHWCFG4 (r) register accessor: ","GINTMSK (rw) register accessor: ","GINTSTS (rw) register accessor: ","GNPTXFSIZ (rw) register accessor: ","GNPTXSTS (r) register accessor: ","GOTGCTL (rw) register accessor: ","GOTGINT (rw) register accessor: ","GRSTCTL (rw) register accessor: ","GRXFSIZ (rw) register accessor: ","GRXSTSP (r) register accessor: ","GRXSTSR (r) register accessor: ","GSNPSID (r) register accessor: ","GUSBCFG (rw) register accessor: ","HAINT (r) register accessor: ","HAINTMSK (rw) register accessor: ","HCCHAR0 (rw) register accessor: ","HCCHAR1 (rw) register accessor: ","HCCHAR2 (rw) register accessor: ","HCCHAR3 (rw) register accessor: ","HCCHAR4 (rw) register accessor: ","HCCHAR5 (rw) register accessor: ","HCCHAR6 (rw) register accessor: ","HCCHAR7 (rw) register accessor: ","HCDMA0 (rw) register accessor: ","HCDMA1 (rw) register accessor: ","HCDMA2 (rw) register accessor: ","HCDMA3 (rw) register accessor: ","HCDMA4 (rw) register accessor: ","HCDMA5 (rw) register accessor: ","HCDMA6 (rw) register accessor: ","HCDMA7 (rw) register accessor: ","HCDMAB0 (r) register accessor: ","HCDMAB1 (r) register accessor: ","HCDMAB2 (r) register accessor: ","HCDMAB3 (r) register accessor: ","HCDMAB4 (r) register accessor: ","HCDMAB5 (r) register accessor: ","HCDMAB6 (r) register accessor: ","HCDMAB7 (r) register accessor: ","HCFG (rw) register accessor: ","HCINT0 (rw) register accessor: ","HCINT1 (rw) register accessor: ","HCINT2 (rw) register accessor: ","HCINT3 (rw) register accessor: ","HCINT4 (rw) register accessor: ","HCINT5 (rw) register accessor: ","HCINT6 (rw) register accessor: ","HCINT7 (rw) register accessor: ","HCINTMSK0 (rw) register accessor: ","HCINTMSK1 (rw) register accessor: ","HCINTMSK2 (rw) register accessor: ","HCINTMSK3 (rw) register accessor: ","HCINTMSK4 (rw) register accessor: ","HCINTMSK5 (rw) register accessor: ","HCINTMSK6 (rw) register accessor: ","HCINTMSK7 (rw) register accessor: ","HCTSIZ0 (rw) register accessor: ","HCTSIZ1 (rw) register accessor: ","HCTSIZ2 (rw) register accessor: ","HCTSIZ3 (rw) register accessor: ","HCTSIZ4 (rw) register accessor: ","HCTSIZ5 (rw) register accessor: ","HCTSIZ6 (rw) register accessor: ","HCTSIZ7 (rw) register accessor: ","HFIR (rw) register accessor: ","HFLBADDR (rw) register accessor: ","HFNUM (r) register accessor: ","HPRT (rw) register accessor: ","HPTXFSIZ (rw) register accessor: ","HPTXSTS (r) register accessor: ","PCGCCTL (rw) register accessor: ","Register block","","","","0x818 - ","","0x81c - ","","0x800 - ","","0x804 - ","","0x900 - ","","0x920 - ","","0x940 - ","","0x960 - ","","0x980 - ","","0x9a0 - ","","0x9c0 - ","","0x914 - ","","0x934 - ","","0x954 - ","","0x974 - ","","0x994 - ","","0x9b4 - ","","0x9d4 - ","","0x91c - ","","0x93c - ","","0x95c - ","","0x97c - ","","0x99c - ","","0x9bc - ","","0x9dc - ","","0x834 - ","","0x908 - ","","0x928 - ","","0x948 - ","","0x968 - ","","0x988 - ","","0x9a8 - ","","0x9c8 - ","","0x810 - ","","0x910 - ","","0x930 - ","","0x950 - ","","0x970 - ","","0x990 - ","","0x9b0 - ","","0x9d0 - ","","0x104 - ","","0x108 - ","","0x10c - ","","0x110 - ","","0xb00 - ","","0xb20 - ","","0xb40 - ","","0xb60 - ","","0xb80 - ","","0xba0 - ","","0xbc0 - ","","0xb14 - ","","0xb34 - ","","0xb54 - ","","0xb74 - ","","0xb94 - ","","0xbb4 - ","","0xbd4 - ","","0xb1c - ","","0xb3c - ","","0xb5c - ","","0xb7c - ","","0xb9c - ","","0xbbc - ","","0xbdc - ","","0xb08 - ","","0xb28 - ","","0xb48 - ","","0xb68 - ","","0xb88 - ","","0xba8 - ","","0xbc8 - ","","0x814 - ","","0xb10 - ","","0xb30 - ","","0xb50 - ","","0xb70 - ","","0xb90 - ","","0xbb0 - ","","0xbd0 - ","","0x808 - ","","0x830 - ","","0x918 - ","","0x938 - ","","0x958 - ","","0x978 - ","","0x998 - ","","0x9b8 - ","","0x9d8 - ","","0x828 - ","","0x82c - ","Returns the argument unchanged.","","0x08 - ","","0x5c - ","","0x44 - ","","0x48 - ","","0x4c - ","","0x50 - ","","0x18 - ","","0x14 - ","","0x28 - ","","0x2c - ","","0x00 - ","","0x04 - ","","0x10 - ","","0x24 - ","","0x20 - ","","0x1c - ","","0x40 - ","","0x0c - ","","0x414 - ","","0x418 - ","","0x500 - ","","0x520 - ","","0x540 - ","","0x560 - ","","0x580 - ","","0x5a0 - ","","0x5c0 - ","","0x5e0 - ","","0x514 - ","","0x534 - ","","0x554 - ","","0x574 - ","","0x594 - ","","0x5b4 - ","","0x5d4 - ","","0x5f4 - ","","0x51c - ","","0x53c - ","","0x55c - ","","0x57c - ","","0x59c - ","","0x5bc - ","","0x5dc - ","","0x5fc - ","","0x400 - ","","0x508 - ","","0x528 - ","","0x548 - ","","0x568 - ","","0x588 - ","","0x5a8 - ","","0x5c8 - ","","0x5e8 - ","","0x50c - ","","0x52c - ","","0x54c - ","","0x56c - ","","0x58c - ","","0x5ac - ","","0x5cc - ","","0x5ec - ","","0x510 - ","","0x530 - ","","0x550 - ","","0x570 - ","","0x590 - ","","0x5b0 - ","","0x5d0 - ","","0x5f0 - ","","0x404 - ","","0x41c - ","","0x408 - ","","0x440 - ","","0x100 - ","","0x410 - ","Calls <code>U::from(self)</code>.","","0xe00 - ","","","","You can <code>read</code> this register and get <code>daint::R</code>.  See API.","Field <code>INEPINT0</code> reader - ","Field <code>INEPINT1</code> reader - ","Field <code>INEPINT2</code> reader - ","Field <code>INEPINT3</code> reader - ","Field <code>INEPINT4</code> reader - ","Field <code>INEPINT5</code> reader - ","Field <code>INEPINT6</code> reader - ","Field <code>OUTEPINT0</code> reader - ","Field <code>OUTEPINT1</code> reader - ","Field <code>OUTEPINT2</code> reader - ","Field <code>OUTEPINT3</code> reader - ","Field <code>OUTEPINT4</code> reader - ","Field <code>OUTEPINT5</code> reader - ","Field <code>OUTEPINT6</code> reader - ","Register <code>DAINT</code> reader","","","Returns the argument unchanged.","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Calls <code>U::from(self)</code>.","Bit 16","Bit 17","Bit 18","Bit 19","Bit 20","Bit 21","Bit 22","","","","You can <code>read</code> this register and get <code>daintmsk::R</code>.  You can …","Field <code>INEPMSK0</code> reader - ","Field <code>INEPMSK0</code> writer - ","Field <code>INEPMSK1</code> reader - ","Field <code>INEPMSK1</code> writer - ","Field <code>INEPMSK2</code> reader - ","Field <code>INEPMSK2</code> writer - ","Field <code>INEPMSK3</code> reader - ","Field <code>INEPMSK3</code> writer - ","Field <code>INEPMSK4</code> reader - ","Field <code>INEPMSK4</code> writer - ","Field <code>INEPMSK5</code> reader - ","Field <code>INEPMSK5</code> writer - ","Field <code>INEPMSK6</code> reader - ","Field <code>INEPMSK6</code> writer - ","Field <code>OUTEPMSK0</code> reader - ","Field <code>OUTEPMSK0</code> writer - ","Field <code>OUTEPMSK1</code> reader - ","Field <code>OUTEPMSK1</code> writer - ","Field <code>OUTEPMSK2</code> reader - ","Field <code>OUTEPMSK2</code> writer - ","Field <code>OUTEPMSK3</code> reader - ","Field <code>OUTEPMSK3</code> writer - ","Field <code>OUTEPMSK4</code> reader - ","Field <code>OUTEPMSK4</code> writer - ","Field <code>OUTEPMSK5</code> reader - ","Field <code>OUTEPMSK5</code> writer - ","Field <code>OUTEPMSK6</code> reader - ","Field <code>OUTEPMSK6</code> writer - ","Register <code>DAINTMSK</code> reader","Register <code>DAINTMSK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Calls <code>U::from(self)</code>.","Bit 16","Bit 16","Bit 17","Bit 17","Bit 18","Bit 18","Bit 19","Bit 19","Bit 20","Bit 20","Bit 21","Bit 21","Bit 22","Bit 22","","","","You can <code>read</code> this register and get <code>dcfg::R</code>.  You can <code>reset</code>…","Field <code>DESCDMA</code> reader - ","Field <code>DESCDMA</code> writer - ","Field <code>DEVADDR</code> reader - ","Field <code>DEVADDR</code> writer - ","Field <code>ENA32KHZSUSP</code> reader - ","Field <code>ENA32KHZSUSP</code> writer - ","Field <code>ENDEVOUTNAK</code> reader - ","Field <code>ENDEVOUTNAK</code> writer - ","Field <code>EPMISCNT</code> reader - ","Field <code>EPMISCNT</code> writer - ","Field <code>ERRATICINTMSK</code> reader - ","Field <code>ERRATICINTMSK</code> writer - ","Field <code>NZSTSOUTHSHK</code> reader - ","Field <code>NZSTSOUTHSHK</code> writer - ","Field <code>PERFRLINT</code> reader - ","Field <code>PERFRLINT</code> writer - ","Field <code>PERSCHINTVL</code> reader - ","Field <code>PERSCHINTVL</code> writer - ","Register <code>DCFG</code> reader","Field <code>RESVALID</code> reader - ","Field <code>RESVALID</code> writer - ","Register <code>DCFG</code> writer","Field <code>XCVRDLY</code> reader - ","Field <code>XCVRDLY</code> writer - ","Writes raw bits to the register.","","","Bit 23","Bit 23","Bits 4:10","Bits 4:10","Bit 3","Bit 3","Bit 13","Bit 13","Bits 18:22","Bits 18:22","Bit 15","Bit 15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2","Bit 2","Bits 11:12","Bits 11:12","Bits 24:25","Bits 24:25","Bits 26:31","Bits 26:31","","","","Bit 14","Bit 14","Field <code>CGNPINNAK</code> writer - ","Field <code>CGOUTNAK</code> writer - ","You can <code>read</code> this register and get <code>dctl::R</code>.  You can <code>reset</code>…","Field <code>DEEPSLEEPBESLREJECT</code> reader - ","Field <code>DEEPSLEEPBESLREJECT</code> writer - ","Field <code>ENCOUNTONBNA</code> reader - ","Field <code>ENCOUNTONBNA</code> writer - ","Field <code>GMC</code> reader - ","Field <code>GMC</code> writer - ","Field <code>GNPINNAKSTS</code> reader - ","Field <code>GOUTNAKSTS</code> reader - ","Field <code>IGNRFRMNUM</code> reader - ","Field <code>IGNRFRMNUM</code> writer - ","Field <code>NAKONBBLE</code> reader - ","Field <code>NAKONBBLE</code> writer - ","Field <code>PWRONPRGDONE</code> reader - ","Field <code>PWRONPRGDONE</code> writer - ","Register <code>DCTL</code> reader","Field <code>RMTWKUPSIG</code> reader - ","Field <code>RMTWKUPSIG</code> writer - ","Field <code>SFTDISCON</code> reader - ","Field <code>SFTDISCON</code> writer - ","Field <code>SGNPINNAK</code> writer - ","Field <code>SGOUTNAK</code> writer - ","Field <code>TSTCTL</code> reader - ","Field <code>TSTCTL</code> writer - ","Register <code>DCTL</code> writer","Writes raw bits to the register.","","","Bit 8","Bit 10","Bit 18","Bit 18","Bit 17","Bit 17","Returns the argument unchanged.","Bits 13:14","Bits 13:14","Bit 2","Bit 3","Bit 15","Bit 15","Calls <code>U::from(self)</code>.","Bit 16","Bit 16","Bit 11","Bit 11","Bit 0","Bit 0","Bit 1","Bit 1","Bit 7","Bit 9","","","Bits 4:6","Bits 4:6","","You can <code>read</code> this register and get <code>diepctl0::R</code>.  You can …","Field <code>DI_SNAK0</code> writer - ","Field <code>D_CNAK0</code> writer - ","Field <code>D_EPDIS0</code> reader - ","Field <code>D_EPDIS0</code> writer - ","Field <code>D_EPENA0</code> reader - ","Field <code>D_EPENA0</code> writer - ","Field <code>D_EPTYPE0</code> reader - ","Field <code>D_MPS0</code> reader - ","Field <code>D_MPS0</code> writer - ","Field <code>D_NAKSTS0</code> reader - ","Field <code>D_STALL0</code> reader - ","Field <code>D_STALL0</code> writer - ","Field <code>D_TXFNUM0</code> reader - ","Field <code>D_TXFNUM0</code> writer - ","Field <code>D_USBACTEP0</code> reader - ","Register <code>DIEPCTL0</code> reader","Register <code>DIEPCTL0</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 30","Bit 30","Bit 31","Bit 31","Bits 18:19","Bits 0:1","Bits 0:1","Bit 17","Bit 21","Bit 21","Bits 22:25","Bits 22:25","Bit 15","Bit 27","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepctl1::R</code>.  You can …","Field <code>DI_SETD0PID1</code> writer - ","Field <code>DI_SETD1PID1</code> writer - ","Field <code>DI_SNAK1</code> writer - ","Field <code>D_CNAK1</code> writer - ","Field <code>D_EPDIS1</code> reader - ","Field <code>D_EPDIS1</code> writer - ","Field <code>D_EPENA1</code> reader - ","Field <code>D_EPENA1</code> writer - ","Field <code>D_EPTYPE1</code> reader - ","Field <code>D_MPS1</code> reader - ","Field <code>D_MPS1</code> writer - ","Field <code>D_NAKSTS1</code> reader - ","Field <code>D_STALL1</code> reader - ","Field <code>D_STALL1</code> writer - ","Field <code>D_TXFNUM1</code> reader - ","Field <code>D_TXFNUM1</code> writer - ","Field <code>D_USBACTEP1</code> reader - ","Register <code>DIEPCTL1</code> reader","Register <code>DIEPCTL1</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 30","Bit 30","Bit 31","Bit 31","Bits 18:19","Bits 0:1","Bits 0:1","Bit 17","Bit 21","Bit 21","Bits 22:25","Bits 22:25","Bit 15","Bit 28","Bit 29","Bit 27","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepctl2::R</code>.  You can …","Field <code>DI_SETD0PID2</code> writer - ","Field <code>DI_SETD1PID2</code> writer - ","Field <code>DI_SNAK2</code> writer - ","Field <code>D_CNAK2</code> writer - ","Field <code>D_EPDIS2</code> reader - ","Field <code>D_EPDIS2</code> writer - ","Field <code>D_EPENA2</code> reader - ","Field <code>D_EPENA2</code> writer - ","Field <code>D_EPTYPE2</code> reader - ","Field <code>D_MPS2</code> reader - ","Field <code>D_MPS2</code> writer - ","Field <code>D_NAKSTS2</code> reader - ","Field <code>D_STALL2</code> reader - ","Field <code>D_STALL2</code> writer - ","Field <code>D_TXFNUM2</code> reader - ","Field <code>D_TXFNUM2</code> writer - ","Field <code>D_USBACTEP2</code> reader - ","Register <code>DIEPCTL2</code> reader","Register <code>DIEPCTL2</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 30","Bit 30","Bit 31","Bit 31","Bits 18:19","Bits 0:1","Bits 0:1","Bit 17","Bit 21","Bit 21","Bits 22:25","Bits 22:25","Bit 15","Bit 28","Bit 29","Bit 27","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepctl3::R</code>.  You can …","Field <code>DI_CNAK3</code> writer - ","Field <code>DI_EPDIS3</code> reader - ","Field <code>DI_EPDIS3</code> writer - ","Field <code>DI_EPENA3</code> reader - ","Field <code>DI_EPENA3</code> writer - ","Field <code>DI_EPTYPE3</code> reader - ","Field <code>DI_MPS3</code> reader - ","Field <code>DI_MPS3</code> writer - ","Field <code>DI_NAKSTS3</code> reader - ","Field <code>DI_SETD0PID3</code> writer - ","Field <code>DI_SETD1PID3</code> writer - ","Field <code>DI_SNAK3</code> writer - ","Field <code>DI_STALL3</code> reader - ","Field <code>DI_STALL3</code> writer - ","Field <code>DI_TXFNUM3</code> reader - ","Field <code>DI_TXFNUM3</code> writer - ","Field <code>DI_USBACTEP3</code> reader - ","Register <code>DIEPCTL3</code> reader","Register <code>DIEPCTL3</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 30","Bit 30","Bit 31","Bit 31","Bits 18:19","Bits 0:1","Bits 0:1","Bit 17","Bit 28","Bit 29","Bit 27","Bit 21","Bit 21","Bits 22:25","Bits 22:25","Bit 15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepctl4::R</code>.  You can …","Field <code>DI_SETD0PID4</code> writer - ","Field <code>DI_SETD1PID4</code> writer - ","Field <code>DI_SNAK4</code> writer - ","Field <code>D_CNAK4</code> writer - ","Field <code>D_EPDIS4</code> reader - ","Field <code>D_EPDIS4</code> writer - ","Field <code>D_EPENA4</code> reader - ","Field <code>D_EPENA4</code> writer - ","Field <code>D_EPTYPE4</code> reader - ","Field <code>D_MPS4</code> reader - ","Field <code>D_MPS4</code> writer - ","Field <code>D_NAKSTS4</code> reader - ","Field <code>D_STALL4</code> reader - ","Field <code>D_STALL4</code> writer - ","Field <code>D_TXFNUM4</code> reader - ","Field <code>D_TXFNUM4</code> writer - ","Field <code>D_USBACTEP4</code> reader - ","Register <code>DIEPCTL4</code> reader","Register <code>DIEPCTL4</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 30","Bit 30","Bit 31","Bit 31","Bits 18:19","Bits 0:1","Bits 0:1","Bit 17","Bit 21","Bit 21","Bits 22:25","Bits 22:25","Bit 15","Bit 28","Bit 29","Bit 27","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepctl5::R</code>.  You can …","Field <code>DI_CNAK5</code> writer - ","Field <code>DI_EPDIS5</code> reader - ","Field <code>DI_EPDIS5</code> writer - ","Field <code>DI_EPENA5</code> reader - ","Field <code>DI_EPENA5</code> writer - ","Field <code>DI_EPTYPE5</code> reader - ","Field <code>DI_MPS5</code> reader - ","Field <code>DI_MPS5</code> writer - ","Field <code>DI_NAKSTS5</code> reader - ","Field <code>DI_SETD0PID5</code> writer - ","Field <code>DI_SETD1PID5</code> writer - ","Field <code>DI_SNAK5</code> writer - ","Field <code>DI_STALL5</code> reader - ","Field <code>DI_STALL5</code> writer - ","Field <code>DI_TXFNUM5</code> reader - ","Field <code>DI_TXFNUM5</code> writer - ","Field <code>DI_USBACTEP5</code> reader - ","Register <code>DIEPCTL5</code> reader","Register <code>DIEPCTL5</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 30","Bit 30","Bit 31","Bit 31","Bits 18:19","Bits 0:1","Bits 0:1","Bit 17","Bit 28","Bit 29","Bit 27","Bit 21","Bit 21","Bits 22:25","Bits 22:25","Bit 15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepctl6::R</code>.  You can …","Field <code>DI_SETD0PID6</code> writer - ","Field <code>DI_SETD1PID6</code> writer - ","Field <code>DI_SNAK6</code> writer - ","Field <code>D_CNAK6</code> writer - ","Field <code>D_EPDIS6</code> reader - ","Field <code>D_EPDIS6</code> writer - ","Field <code>D_EPENA6</code> reader - ","Field <code>D_EPENA6</code> writer - ","Field <code>D_EPTYPE6</code> reader - ","Field <code>D_MPS6</code> reader - ","Field <code>D_MPS6</code> writer - ","Field <code>D_NAKSTS6</code> reader - ","Field <code>D_STALL6</code> reader - ","Field <code>D_STALL6</code> writer - ","Field <code>D_TXFNUM6</code> reader - ","Field <code>D_TXFNUM6</code> writer - ","Field <code>D_USBACTEP6</code> reader - ","Register <code>DIEPCTL6</code> reader","Register <code>DIEPCTL6</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 30","Bit 30","Bit 31","Bit 31","Bits 18:19","Bits 0:1","Bits 0:1","Bit 17","Bit 21","Bit 21","Bits 22:25","Bits 22:25","Bit 15","Bit 28","Bit 29","Bit 27","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdma0::R</code>.  You can …","Field <code>D_DMAADDR0</code> reader - ","Field <code>D_DMAADDR0</code> writer - ","Register <code>DIEPDMA0</code> reader","Register <code>DIEPDMA0</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdma1::R</code>.  You can …","Field <code>D_DMAADDR1</code> reader - ","Field <code>D_DMAADDR1</code> writer - ","Register <code>DIEPDMA1</code> reader","Register <code>DIEPDMA1</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdma2::R</code>.  You can …","Field <code>D_DMAADDR2</code> reader - ","Field <code>D_DMAADDR2</code> writer - ","Register <code>DIEPDMA2</code> reader","Register <code>DIEPDMA2</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdma3::R</code>.  You can …","Field <code>D_DMAADDR3</code> reader - ","Field <code>D_DMAADDR3</code> writer - ","Register <code>DIEPDMA3</code> reader","Register <code>DIEPDMA3</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdma4::R</code>.  You can …","Field <code>D_DMAADDR4</code> reader - ","Field <code>D_DMAADDR4</code> writer - ","Register <code>DIEPDMA4</code> reader","Register <code>DIEPDMA4</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdma5::R</code>.  You can …","Field <code>D_DMAADDR5</code> reader - ","Field <code>D_DMAADDR5</code> writer - ","Register <code>DIEPDMA5</code> reader","Register <code>DIEPDMA5</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdma6::R</code>.  You can …","Field <code>D_DMAADDR6</code> reader - ","Field <code>D_DMAADDR6</code> writer - ","Register <code>DIEPDMA6</code> reader","Register <code>DIEPDMA6</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdmab0::R</code>.  See API.","Field <code>D_DMABUFFERADDR0</code> reader - ","Register <code>DIEPDMAB0</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdmab1::R</code>.  See API.","Field <code>D_DMABUFFERADDR1</code> reader - ","Register <code>DIEPDMAB1</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdmab2::R</code>.  See API.","Field <code>D_DMABUFFERADDR2</code> reader - ","Register <code>DIEPDMAB2</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdmab3::R</code>.  See API.","Field <code>D_DMABUFFERADDR3</code> reader - ","Register <code>DIEPDMAB3</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdmab4::R</code>.  See API.","Field <code>D_DMABUFFERADDR4</code> reader - ","Register <code>DIEPDMAB4</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdmab5::R</code>.  See API.","Field <code>D_DMABUFFERADDR5</code> reader - ","Register <code>DIEPDMAB5</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepdmab6::R</code>.  See API.","Field <code>D_DMABUFFERADDR6</code> reader - ","Register <code>DIEPDMAB6</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepempmsk::R</code>.  You can …","Field <code>D_INEPTXFEMPMSK</code> reader - ","Field <code>D_INEPTXFEMPMSK</code> writer - ","Register <code>DIEPEMPMSK</code> reader","Register <code>DIEPEMPMSK</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepint0::R</code>.  You can …","Field <code>D_AHBERR0</code> reader - ","Field <code>D_AHBERR0</code> writer - ","Field <code>D_BBLEERR0</code> reader - ","Field <code>D_BBLEERR0</code> writer - ","Field <code>D_BNAINTR0</code> reader - ","Field <code>D_BNAINTR0</code> writer - ","Field <code>D_EPDISBLD0</code> reader - ","Field <code>D_EPDISBLD0</code> writer - ","Field <code>D_INEPNAKEFF0</code> reader - ","Field <code>D_INEPNAKEFF0</code> writer - ","Field <code>D_INTKNEPMIS0</code> reader - ","Field <code>D_INTKNEPMIS0</code> writer - ","Field <code>D_INTKNTXFEMP0</code> reader - ","Field <code>D_INTKNTXFEMP0</code> writer - ","Field <code>D_NAKINTRPT0</code> reader - ","Field <code>D_NAKINTRPT0</code> writer - ","Field <code>D_NYETINTRPT0</code> reader - ","Field <code>D_NYETINTRPT0</code> writer - ","Field <code>D_PKTDRPSTS0</code> reader - ","Field <code>D_PKTDRPSTS0</code> writer - ","Field <code>D_TIMEOUT0</code> reader - ","Field <code>D_TIMEOUT0</code> writer - ","Field <code>D_TXFEMP0</code> reader - ","Field <code>D_TXFIFOUNDRN0</code> reader - ","Field <code>D_TXFIFOUNDRN0</code> writer - ","Field <code>D_XFERCOMPL0</code> reader - ","Field <code>D_XFERCOMPL0</code> writer - ","Register <code>DIEPINT0</code> reader","Register <code>DIEPINT0</code> writer","Writes raw bits to the register.","","","Bit 2","Bit 2","Bit 12","Bit 12","Bit 9","Bit 9","Bit 1","Bit 1","Bit 6","Bit 6","Bit 5","Bit 5","Bit 4","Bit 4","Bit 13","Bit 13","Bit 14","Bit 14","Bit 11","Bit 11","Bit 3","Bit 3","Bit 7","Bit 8","Bit 8","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepint1::R</code>.  You can …","Field <code>D_AHBERR1</code> reader - ","Field <code>D_AHBERR1</code> writer - ","Field <code>D_BBLEERR1</code> reader - ","Field <code>D_BBLEERR1</code> writer - ","Field <code>D_BNAINTR1</code> reader - ","Field <code>D_BNAINTR1</code> writer - ","Field <code>D_EPDISBLD1</code> reader - ","Field <code>D_EPDISBLD1</code> writer - ","Field <code>D_INEPNAKEFF1</code> reader - ","Field <code>D_INEPNAKEFF1</code> writer - ","Field <code>D_INTKNEPMIS1</code> reader - ","Field <code>D_INTKNEPMIS1</code> writer - ","Field <code>D_INTKNTXFEMP1</code> reader - ","Field <code>D_INTKNTXFEMP1</code> writer - ","Field <code>D_NAKINTRPT1</code> reader - ","Field <code>D_NAKINTRPT1</code> writer - ","Field <code>D_NYETINTRPT1</code> reader - ","Field <code>D_NYETINTRPT1</code> writer - ","Field <code>D_PKTDRPSTS1</code> reader - ","Field <code>D_PKTDRPSTS1</code> writer - ","Field <code>D_TIMEOUT1</code> reader - ","Field <code>D_TIMEOUT1</code> writer - ","Field <code>D_TXFEMP1</code> reader - ","Field <code>D_TXFIFOUNDRN1</code> reader - ","Field <code>D_TXFIFOUNDRN1</code> writer - ","Field <code>D_XFERCOMPL1</code> reader - ","Field <code>D_XFERCOMPL1</code> writer - ","Register <code>DIEPINT1</code> reader","Register <code>DIEPINT1</code> writer","Writes raw bits to the register.","","","Bit 2","Bit 2","Bit 12","Bit 12","Bit 9","Bit 9","Bit 1","Bit 1","Bit 6","Bit 6","Bit 5","Bit 5","Bit 4","Bit 4","Bit 13","Bit 13","Bit 14","Bit 14","Bit 11","Bit 11","Bit 3","Bit 3","Bit 7","Bit 8","Bit 8","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepint2::R</code>.  You can …","Field <code>D_AHBERR2</code> reader - ","Field <code>D_AHBERR2</code> writer - ","Field <code>D_BBLEERR2</code> reader - ","Field <code>D_BBLEERR2</code> writer - ","Field <code>D_BNAINTR2</code> reader - ","Field <code>D_BNAINTR2</code> writer - ","Field <code>D_EPDISBLD2</code> reader - ","Field <code>D_EPDISBLD2</code> writer - ","Field <code>D_INEPNAKEFF2</code> reader - ","Field <code>D_INEPNAKEFF2</code> writer - ","Field <code>D_INTKNEPMIS2</code> reader - ","Field <code>D_INTKNEPMIS2</code> writer - ","Field <code>D_INTKNTXFEMP2</code> reader - ","Field <code>D_INTKNTXFEMP2</code> writer - ","Field <code>D_NAKINTRPT2</code> reader - ","Field <code>D_NAKINTRPT2</code> writer - ","Field <code>D_NYETINTRPT2</code> reader - ","Field <code>D_NYETINTRPT2</code> writer - ","Field <code>D_PKTDRPSTS2</code> reader - ","Field <code>D_PKTDRPSTS2</code> writer - ","Field <code>D_TIMEOUT2</code> reader - ","Field <code>D_TIMEOUT2</code> writer - ","Field <code>D_TXFEMP2</code> reader - ","Field <code>D_TXFIFOUNDRN2</code> reader - ","Field <code>D_TXFIFOUNDRN2</code> writer - ","Field <code>D_XFERCOMPL2</code> reader - ","Field <code>D_XFERCOMPL2</code> writer - ","Register <code>DIEPINT2</code> reader","Register <code>DIEPINT2</code> writer","Writes raw bits to the register.","","","Bit 2","Bit 2","Bit 12","Bit 12","Bit 9","Bit 9","Bit 1","Bit 1","Bit 6","Bit 6","Bit 5","Bit 5","Bit 4","Bit 4","Bit 13","Bit 13","Bit 14","Bit 14","Bit 11","Bit 11","Bit 3","Bit 3","Bit 7","Bit 8","Bit 8","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepint3::R</code>.  You can …","Field <code>D_AHBERR3</code> reader - ","Field <code>D_AHBERR3</code> writer - ","Field <code>D_BBLEERR3</code> reader - ","Field <code>D_BBLEERR3</code> writer - ","Field <code>D_BNAINTR3</code> reader - ","Field <code>D_BNAINTR3</code> writer - ","Field <code>D_EPDISBLD3</code> reader - ","Field <code>D_EPDISBLD3</code> writer - ","Field <code>D_INEPNAKEFF3</code> reader - ","Field <code>D_INEPNAKEFF3</code> writer - ","Field <code>D_INTKNEPMIS3</code> reader - ","Field <code>D_INTKNEPMIS3</code> writer - ","Field <code>D_INTKNTXFEMP3</code> reader - ","Field <code>D_INTKNTXFEMP3</code> writer - ","Field <code>D_NAKINTRPT3</code> reader - ","Field <code>D_NAKINTRPT3</code> writer - ","Field <code>D_NYETINTRPT3</code> reader - ","Field <code>D_NYETINTRPT3</code> writer - ","Field <code>D_PKTDRPSTS3</code> reader - ","Field <code>D_PKTDRPSTS3</code> writer - ","Field <code>D_TIMEOUT3</code> reader - ","Field <code>D_TIMEOUT3</code> writer - ","Field <code>D_TXFEMP3</code> reader - ","Field <code>D_TXFIFOUNDRN3</code> reader - ","Field <code>D_TXFIFOUNDRN3</code> writer - ","Field <code>D_XFERCOMPL3</code> reader - ","Field <code>D_XFERCOMPL3</code> writer - ","Register <code>DIEPINT3</code> reader","Register <code>DIEPINT3</code> writer","Writes raw bits to the register.","","","Bit 2","Bit 2","Bit 12","Bit 12","Bit 9","Bit 9","Bit 1","Bit 1","Bit 6","Bit 6","Bit 5","Bit 5","Bit 4","Bit 4","Bit 13","Bit 13","Bit 14","Bit 14","Bit 11","Bit 11","Bit 3","Bit 3","Bit 7","Bit 8","Bit 8","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepint4::R</code>.  You can …","Field <code>D_AHBERR4</code> reader - ","Field <code>D_AHBERR4</code> writer - ","Field <code>D_BBLEERR4</code> reader - ","Field <code>D_BBLEERR4</code> writer - ","Field <code>D_BNAINTR4</code> reader - ","Field <code>D_BNAINTR4</code> writer - ","Field <code>D_EPDISBLD4</code> reader - ","Field <code>D_EPDISBLD4</code> writer - ","Field <code>D_INEPNAKEFF4</code> reader - ","Field <code>D_INEPNAKEFF4</code> writer - ","Field <code>D_INTKNEPMIS4</code> reader - ","Field <code>D_INTKNEPMIS4</code> writer - ","Field <code>D_INTKNTXFEMP4</code> reader - ","Field <code>D_INTKNTXFEMP4</code> writer - ","Field <code>D_NAKINTRPT4</code> reader - ","Field <code>D_NAKINTRPT4</code> writer - ","Field <code>D_NYETINTRPT4</code> reader - ","Field <code>D_NYETINTRPT4</code> writer - ","Field <code>D_PKTDRPSTS4</code> reader - ","Field <code>D_PKTDRPSTS4</code> writer - ","Field <code>D_TIMEOUT4</code> reader - ","Field <code>D_TIMEOUT4</code> writer - ","Field <code>D_TXFEMP4</code> reader - ","Field <code>D_TXFIFOUNDRN4</code> reader - ","Field <code>D_TXFIFOUNDRN4</code> writer - ","Field <code>D_XFERCOMPL4</code> reader - ","Field <code>D_XFERCOMPL4</code> writer - ","Register <code>DIEPINT4</code> reader","Register <code>DIEPINT4</code> writer","Writes raw bits to the register.","","","Bit 2","Bit 2","Bit 12","Bit 12","Bit 9","Bit 9","Bit 1","Bit 1","Bit 6","Bit 6","Bit 5","Bit 5","Bit 4","Bit 4","Bit 13","Bit 13","Bit 14","Bit 14","Bit 11","Bit 11","Bit 3","Bit 3","Bit 7","Bit 8","Bit 8","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepint5::R</code>.  You can …","Field <code>D_AHBERR5</code> reader - ","Field <code>D_AHBERR5</code> writer - ","Field <code>D_BBLEERR5</code> reader - ","Field <code>D_BBLEERR5</code> writer - ","Field <code>D_BNAINTR5</code> reader - ","Field <code>D_BNAINTR5</code> writer - ","Field <code>D_EPDISBLD5</code> reader - ","Field <code>D_EPDISBLD5</code> writer - ","Field <code>D_INEPNAKEFF5</code> reader - ","Field <code>D_INEPNAKEFF5</code> writer - ","Field <code>D_INTKNEPMIS5</code> reader - ","Field <code>D_INTKNEPMIS5</code> writer - ","Field <code>D_INTKNTXFEMP5</code> reader - ","Field <code>D_INTKNTXFEMP5</code> writer - ","Field <code>D_NAKINTRPT5</code> reader - ","Field <code>D_NAKINTRPT5</code> writer - ","Field <code>D_NYETINTRPT5</code> reader - ","Field <code>D_NYETINTRPT5</code> writer - ","Field <code>D_PKTDRPSTS5</code> reader - ","Field <code>D_PKTDRPSTS5</code> writer - ","Field <code>D_TIMEOUT5</code> reader - ","Field <code>D_TIMEOUT5</code> writer - ","Field <code>D_TXFEMP5</code> reader - ","Field <code>D_TXFIFOUNDRN5</code> reader - ","Field <code>D_TXFIFOUNDRN5</code> writer - ","Field <code>D_XFERCOMPL5</code> reader - ","Field <code>D_XFERCOMPL5</code> writer - ","Register <code>DIEPINT5</code> reader","Register <code>DIEPINT5</code> writer","Writes raw bits to the register.","","","Bit 2","Bit 2","Bit 12","Bit 12","Bit 9","Bit 9","Bit 1","Bit 1","Bit 6","Bit 6","Bit 5","Bit 5","Bit 4","Bit 4","Bit 13","Bit 13","Bit 14","Bit 14","Bit 11","Bit 11","Bit 3","Bit 3","Bit 7","Bit 8","Bit 8","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diepint6::R</code>.  You can …","Field <code>D_AHBERR6</code> reader - ","Field <code>D_AHBERR6</code> writer - ","Field <code>D_BBLEERR6</code> reader - ","Field <code>D_BBLEERR6</code> writer - ","Field <code>D_BNAINTR6</code> reader - ","Field <code>D_BNAINTR6</code> writer - ","Field <code>D_EPDISBLD6</code> reader - ","Field <code>D_EPDISBLD6</code> writer - ","Field <code>D_INEPNAKEFF6</code> reader - ","Field <code>D_INEPNAKEFF6</code> writer - ","Field <code>D_INTKNEPMIS6</code> reader - ","Field <code>D_INTKNEPMIS6</code> writer - ","Field <code>D_INTKNTXFEMP6</code> reader - ","Field <code>D_INTKNTXFEMP6</code> writer - ","Field <code>D_NAKINTRPT6</code> reader - ","Field <code>D_NAKINTRPT6</code> writer - ","Field <code>D_NYETINTRPT6</code> reader - ","Field <code>D_NYETINTRPT6</code> writer - ","Field <code>D_PKTDRPSTS6</code> reader - ","Field <code>D_PKTDRPSTS6</code> writer - ","Field <code>D_TIMEOUT6</code> reader - ","Field <code>D_TIMEOUT6</code> writer - ","Field <code>D_TXFEMP6</code> reader - ","Field <code>D_TXFIFOUNDRN6</code> reader - ","Field <code>D_TXFIFOUNDRN6</code> writer - ","Field <code>D_XFERCOMPL6</code> reader - ","Field <code>D_XFERCOMPL6</code> writer - ","Register <code>DIEPINT6</code> reader","Register <code>DIEPINT6</code> writer","Writes raw bits to the register.","","","Bit 2","Bit 2","Bit 12","Bit 12","Bit 9","Bit 9","Bit 1","Bit 1","Bit 6","Bit 6","Bit 5","Bit 5","Bit 4","Bit 4","Bit 13","Bit 13","Bit 14","Bit 14","Bit 11","Bit 11","Bit 3","Bit 3","Bit 7","Bit 8","Bit 8","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BNAININTRMSK</code> reader - ","Field <code>BNAININTRMSK</code> writer - ","You can <code>read</code> this register and get <code>diepmsk::R</code>.  You can …","Field <code>DI_AHBERMSK</code> reader - ","Field <code>DI_AHBERMSK</code> writer - ","Field <code>DI_EPDISBLDMSK</code> reader - ","Field <code>DI_EPDISBLDMSK</code> writer - ","Field <code>DI_NAKMSK</code> reader - ","Field <code>DI_NAKMSK</code> writer - ","Field <code>DI_XFERCOMPLMSK</code> reader - ","Field <code>DI_XFERCOMPLMSK</code> writer - ","Field <code>INEPNAKEFFMSK</code> reader - ","Field <code>INEPNAKEFFMSK</code> writer - ","Field <code>INTKNEPMISMSK</code> reader - ","Field <code>INTKNEPMISMSK</code> writer - ","Field <code>INTKNTXFEMPMSK</code> reader - ","Field <code>INTKNTXFEMPMSK</code> writer - ","Register <code>DIEPMSK</code> reader","Field <code>TIMEOUTMSK</code> reader - ","Field <code>TIMEOUTMSK</code> writer - ","Field <code>TXFIFOUNDRNMSK</code> reader - ","Field <code>TXFIFOUNDRNMSK</code> writer - ","Register <code>DIEPMSK</code> writer","Writes raw bits to the register.","Bit 9","Bit 9","","","Bit 2","Bit 2","Bit 1","Bit 1","Bit 13","Bit 13","Bit 0","Bit 0","Returns the argument unchanged.","Bit 6","Bit 6","Bit 5","Bit 5","Bit 4","Bit 4","Calls <code>U::from(self)</code>.","Bit 3","Bit 3","","","Bit 8","Bit 8","","You can <code>read</code> this register and get <code>dieptsiz0::R</code>.  You can …","Field <code>D_PKTCNT0</code> reader - ","Field <code>D_PKTCNT0</code> writer - ","Field <code>D_XFERSIZE0</code> reader - ","Field <code>D_XFERSIZE0</code> writer - ","Register <code>DIEPTSIZ0</code> reader","Register <code>DIEPTSIZ0</code> writer","Writes raw bits to the register.","","","Bits 19:20","Bits 19:20","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dieptsiz1::R</code>.  You can …","Field <code>D_PKTCNT1</code> reader - ","Field <code>D_PKTCNT1</code> writer - ","Field <code>D_XFERSIZE1</code> reader - ","Field <code>D_XFERSIZE1</code> writer - ","Register <code>DIEPTSIZ1</code> reader","Register <code>DIEPTSIZ1</code> writer","Writes raw bits to the register.","","","Bits 19:20","Bits 19:20","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dieptsiz2::R</code>.  You can …","Field <code>D_PKTCNT2</code> reader - ","Field <code>D_PKTCNT2</code> writer - ","Field <code>D_XFERSIZE2</code> reader - ","Field <code>D_XFERSIZE2</code> writer - ","Register <code>DIEPTSIZ2</code> reader","Register <code>DIEPTSIZ2</code> writer","Writes raw bits to the register.","","","Bits 19:20","Bits 19:20","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dieptsiz3::R</code>.  You can …","Field <code>D_PKTCNT3</code> reader - ","Field <code>D_PKTCNT3</code> writer - ","Field <code>D_XFERSIZE3</code> reader - ","Field <code>D_XFERSIZE3</code> writer - ","Register <code>DIEPTSIZ3</code> reader","Register <code>DIEPTSIZ3</code> writer","Writes raw bits to the register.","","","Bits 19:20","Bits 19:20","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dieptsiz4::R</code>.  You can …","Field <code>D_PKTCNT4</code> reader - ","Field <code>D_PKTCNT4</code> writer - ","Field <code>D_XFERSIZE4</code> reader - ","Field <code>D_XFERSIZE4</code> writer - ","Register <code>DIEPTSIZ4</code> reader","Register <code>DIEPTSIZ4</code> writer","Writes raw bits to the register.","","","Bits 19:20","Bits 19:20","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dieptsiz5::R</code>.  You can …","Field <code>D_PKTCNT5</code> reader - ","Field <code>D_PKTCNT5</code> writer - ","Field <code>D_XFERSIZE5</code> reader - ","Field <code>D_XFERSIZE5</code> writer - ","Register <code>DIEPTSIZ5</code> reader","Register <code>DIEPTSIZ5</code> writer","Writes raw bits to the register.","","","Bits 19:20","Bits 19:20","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dieptsiz6::R</code>.  You can …","Field <code>D_PKTCNT6</code> reader - ","Field <code>D_PKTCNT6</code> writer - ","Field <code>D_XFERSIZE6</code> reader - ","Field <code>D_XFERSIZE6</code> writer - ","Register <code>DIEPTSIZ6</code> reader","Register <code>DIEPTSIZ6</code> writer","Writes raw bits to the register.","","","Bits 19:20","Bits 19:20","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dieptxf1::R</code>.  You can …","Field <code>INEP1TXFDEP</code> reader - ","Field <code>INEP1TXFDEP</code> writer - ","Field <code>INEP1TXFSTADDR</code> reader - ","Field <code>INEP1TXFSTADDR</code> writer - ","Register <code>DIEPTXF1</code> reader","Register <code>DIEPTXF1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 16:31","Bits 16:31","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dieptxf2::R</code>.  You can …","Field <code>INEP2TXFDEP</code> reader - ","Field <code>INEP2TXFDEP</code> writer - ","Field <code>INEP2TXFSTADDR</code> reader - ","Field <code>INEP2TXFSTADDR</code> writer - ","Register <code>DIEPTXF2</code> reader","Register <code>DIEPTXF2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 16:31","Bits 16:31","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dieptxf3::R</code>.  You can …","Field <code>INEP3TXFDEP</code> reader - ","Field <code>INEP3TXFDEP</code> writer - ","Field <code>INEP3TXFSTADDR</code> reader - ","Field <code>INEP3TXFSTADDR</code> writer - ","Register <code>DIEPTXF3</code> reader","Register <code>DIEPTXF3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 16:31","Bits 16:31","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dieptxf4::R</code>.  You can …","Field <code>INEP4TXFDEP</code> reader - ","Field <code>INEP4TXFDEP</code> writer - ","Field <code>INEP4TXFSTADDR</code> reader - ","Field <code>INEP4TXFSTADDR</code> writer - ","Register <code>DIEPTXF4</code> reader","Register <code>DIEPTXF4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 16:31","Bits 16:31","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","Field <code>CNAK0</code> writer - ","You can <code>read</code> this register and get <code>doepctl0::R</code>.  You can …","Field <code>DO_SNAK0</code> writer - ","Field <code>EPDIS0</code> reader - ","Field <code>EPENA0</code> reader - ","Field <code>EPENA0</code> writer - ","Field <code>EPTYPE0</code> reader - ","Field <code>MPS0</code> reader - ","Field <code>NAKSTS0</code> reader - ","Register <code>DOEPCTL0</code> reader","Field <code>SNP0</code> reader - ","Field <code>SNP0</code> writer - ","Field <code>STALL0</code> reader - ","Field <code>STALL0</code> writer - ","Field <code>USBACTEP0</code> reader - ","Register <code>DOEPCTL0</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 27","Bit 30","Bit 31","Bit 31","Bits 18:19","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bit 17","Bit 20","Bit 20","Bit 21","Bit 21","","","","Bit 15","Field <code>CNAK1</code> writer - ","You can <code>read</code> this register and get <code>doepctl1::R</code>.  You can …","Field <code>DO_SETD0PID1</code> writer - ","Field <code>DO_SETD1PID1</code> writer - ","Field <code>DO_SNAK1</code> writer - ","Field <code>EPDIS1</code> reader - ","Field <code>EPENA1</code> reader - ","Field <code>EPENA1</code> writer - ","Field <code>EPTYPE1</code> reader - ","Field <code>MPS1</code> reader - ","Field <code>NAKSTS1</code> reader - ","Register <code>DOEPCTL1</code> reader","Field <code>SNP1</code> reader - ","Field <code>SNP1</code> writer - ","Field <code>STALL1</code> reader - ","Field <code>STALL1</code> writer - ","Field <code>USBACTEP1</code> reader - ","Register <code>DOEPCTL1</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 28","Bit 29","Bit 27","Bit 30","Bit 31","Bit 31","Bits 18:19","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:10","Bit 17","Bit 20","Bit 20","Bit 21","Bit 21","","","","Bit 15","Field <code>CNAK2</code> writer - ","You can <code>read</code> this register and get <code>doepctl2::R</code>.  You can …","Field <code>DO_SETD0PID2</code> writer - ","Field <code>DO_SETD1PID2</code> writer - ","Field <code>DO_SNAK2</code> writer - ","Field <code>EPDIS2</code> reader - ","Field <code>EPENA2</code> reader - ","Field <code>EPENA2</code> writer - ","Field <code>EPTYPE2</code> reader - ","Field <code>MPS2</code> reader - ","Field <code>NAKSTS2</code> reader - ","Register <code>DOEPCTL2</code> reader","Field <code>SNP2</code> reader - ","Field <code>SNP2</code> writer - ","Field <code>STALL2</code> reader - ","Field <code>STALL2</code> writer - ","Field <code>USBACTEP2</code> reader - ","Register <code>DOEPCTL2</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 28","Bit 29","Bit 27","Bit 30","Bit 31","Bit 31","Bits 18:19","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:10","Bit 17","Bit 20","Bit 20","Bit 21","Bit 21","","","","Bit 15","Field <code>CNAK3</code> writer - ","You can <code>read</code> this register and get <code>doepctl3::R</code>.  You can …","Field <code>DO_SETD0PID3</code> writer - ","Field <code>DO_SETD1PID3</code> writer - ","Field <code>DO_SNAK3</code> writer - ","Field <code>EPDIS3</code> reader - ","Field <code>EPENA3</code> reader - ","Field <code>EPENA3</code> writer - ","Field <code>EPTYPE3</code> reader - ","Field <code>MPS3</code> reader - ","Field <code>NAKSTS3</code> reader - ","Register <code>DOEPCTL3</code> reader","Field <code>SNP3</code> reader - ","Field <code>SNP3</code> writer - ","Field <code>STALL3</code> reader - ","Field <code>STALL3</code> writer - ","Field <code>USBACTEP3</code> reader - ","Register <code>DOEPCTL3</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 28","Bit 29","Bit 27","Bit 30","Bit 31","Bit 31","Bits 18:19","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:10","Bit 17","Bit 20","Bit 20","Bit 21","Bit 21","","","","Bit 15","Field <code>CNAK4</code> writer - ","You can <code>read</code> this register and get <code>doepctl4::R</code>.  You can …","Field <code>DO_SETD0PID4</code> writer - ","Field <code>DO_SETD1PID4</code> writer - ","Field <code>DO_SNAK4</code> writer - ","Field <code>EPDIS4</code> reader - ","Field <code>EPENA4</code> reader - ","Field <code>EPENA4</code> writer - ","Field <code>EPTYPE4</code> reader - ","Field <code>MPS4</code> reader - ","Field <code>NAKSTS4</code> reader - ","Register <code>DOEPCTL4</code> reader","Field <code>SNP4</code> reader - ","Field <code>SNP4</code> writer - ","Field <code>STALL4</code> reader - ","Field <code>STALL4</code> writer - ","Field <code>USBACTEP4</code> reader - ","Register <code>DOEPCTL4</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 28","Bit 29","Bit 27","Bit 30","Bit 31","Bit 31","Bits 18:19","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:10","Bit 17","Bit 20","Bit 20","Bit 21","Bit 21","","","","Bit 15","Field <code>CNAK5</code> writer - ","You can <code>read</code> this register and get <code>doepctl5::R</code>.  You can …","Field <code>DO_SETD0PID5</code> writer - ","Field <code>DO_SETD1PID5</code> writer - ","Field <code>DO_SNAK5</code> writer - ","Field <code>EPDIS5</code> reader - ","Field <code>EPENA5</code> reader - ","Field <code>EPENA5</code> writer - ","Field <code>EPTYPE5</code> reader - ","Field <code>MPS5</code> reader - ","Field <code>NAKSTS5</code> reader - ","Register <code>DOEPCTL5</code> reader","Field <code>SNP5</code> reader - ","Field <code>SNP5</code> writer - ","Field <code>STALL5</code> reader - ","Field <code>STALL5</code> writer - ","Field <code>USBACTEP5</code> reader - ","Register <code>DOEPCTL5</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 28","Bit 29","Bit 27","Bit 30","Bit 31","Bit 31","Bits 18:19","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:10","Bit 17","Bit 20","Bit 20","Bit 21","Bit 21","","","","Bit 15","Field <code>CNAK6</code> writer - ","You can <code>read</code> this register and get <code>doepctl6::R</code>.  You can …","Field <code>DO_SETD0PID6</code> writer - ","Field <code>DO_SETD1PID6</code> writer - ","Field <code>DO_SNAK6</code> writer - ","Field <code>EPDIS6</code> reader - ","Field <code>EPENA6</code> reader - ","Field <code>EPENA6</code> writer - ","Field <code>EPTYPE6</code> reader - ","Field <code>MPS6</code> reader - ","Field <code>NAKSTS6</code> reader - ","Register <code>DOEPCTL6</code> reader","Field <code>SNP6</code> reader - ","Field <code>SNP6</code> writer - ","Field <code>STALL6</code> reader - ","Field <code>STALL6</code> writer - ","Field <code>USBACTEP6</code> reader - ","Register <code>DOEPCTL6</code> writer","Writes raw bits to the register.","","","Bit 26","Bit 28","Bit 29","Bit 27","Bit 30","Bit 31","Bit 31","Bits 18:19","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:10","Bit 17","Bit 20","Bit 20","Bit 21","Bit 21","","","","Bit 15","Field <code>DMAADDR0</code> reader - ","Field <code>DMAADDR0</code> writer - ","You can <code>read</code> this register and get <code>doepdma0::R</code>.  You can …","Register <code>DOEPDMA0</code> reader","Register <code>DOEPDMA0</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMAADDR1</code> reader - ","Field <code>DMAADDR1</code> writer - ","You can <code>read</code> this register and get <code>doepdma1::R</code>.  You can …","Register <code>DOEPDMA1</code> reader","Register <code>DOEPDMA1</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMAADDR2</code> reader - ","Field <code>DMAADDR2</code> writer - ","You can <code>read</code> this register and get <code>doepdma2::R</code>.  You can …","Register <code>DOEPDMA2</code> reader","Register <code>DOEPDMA2</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMAADDR3</code> reader - ","Field <code>DMAADDR3</code> writer - ","You can <code>read</code> this register and get <code>doepdma3::R</code>.  You can …","Register <code>DOEPDMA3</code> reader","Register <code>DOEPDMA3</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMAADDR4</code> reader - ","Field <code>DMAADDR4</code> writer - ","You can <code>read</code> this register and get <code>doepdma4::R</code>.  You can …","Register <code>DOEPDMA4</code> reader","Register <code>DOEPDMA4</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMAADDR5</code> reader - ","Field <code>DMAADDR5</code> writer - ","You can <code>read</code> this register and get <code>doepdma5::R</code>.  You can …","Register <code>DOEPDMA5</code> reader","Register <code>DOEPDMA5</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMAADDR6</code> reader - ","Field <code>DMAADDR6</code> writer - ","You can <code>read</code> this register and get <code>doepdma6::R</code>.  You can …","Register <code>DOEPDMA6</code> reader","Register <code>DOEPDMA6</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMABUFFERADDR0</code> reader - ","Field <code>DMABUFFERADDR0</code> writer - ","You can <code>read</code> this register and get <code>doepdmab0::R</code>.  You can …","Register <code>DOEPDMAB0</code> reader","Register <code>DOEPDMAB0</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMABUFFERADDR1</code> reader - ","Field <code>DMABUFFERADDR1</code> writer - ","You can <code>read</code> this register and get <code>doepdmab1::R</code>.  You can …","Register <code>DOEPDMAB1</code> reader","Register <code>DOEPDMAB1</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMABUFFERADDR2</code> reader - ","Field <code>DMABUFFERADDR2</code> writer - ","You can <code>read</code> this register and get <code>doepdmab2::R</code>.  You can …","Register <code>DOEPDMAB2</code> reader","Register <code>DOEPDMAB2</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMABUFFERADDR3</code> reader - ","Field <code>DMABUFFERADDR3</code> writer - ","You can <code>read</code> this register and get <code>doepdmab3::R</code>.  You can …","Register <code>DOEPDMAB3</code> reader","Register <code>DOEPDMAB3</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMABUFFERADDR4</code> reader - ","Field <code>DMABUFFERADDR4</code> writer - ","You can <code>read</code> this register and get <code>doepdmab4::R</code>.  You can …","Register <code>DOEPDMAB4</code> reader","Register <code>DOEPDMAB4</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMABUFFERADDR5</code> reader - ","Field <code>DMABUFFERADDR5</code> writer - ","You can <code>read</code> this register and get <code>doepdmab5::R</code>.  You can …","Register <code>DOEPDMAB5</code> reader","Register <code>DOEPDMAB5</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMABUFFERADDR6</code> reader - ","Field <code>DMABUFFERADDR6</code> writer - ","You can <code>read</code> this register and get <code>doepdmab6::R</code>.  You can …","Register <code>DOEPDMAB6</code> reader","Register <code>DOEPDMAB6</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AHBERR0</code> reader - ","Field <code>AHBERR0</code> writer - ","Field <code>BACK2BACKSETUP0</code> reader - ","Field <code>BACK2BACKSETUP0</code> writer - ","Field <code>BBLEERR0</code> reader - ","Field <code>BBLEERR0</code> writer - ","Field <code>BNAINTR0</code> reader - ","Field <code>BNAINTR0</code> writer - ","You can <code>read</code> this register and get <code>doepint0::R</code>.  You can …","Field <code>EPDISBLD0</code> reader - ","Field <code>EPDISBLD0</code> writer - ","Field <code>NAKINTRPT0</code> reader - ","Field <code>NAKINTRPT0</code> writer - ","Field <code>NYEPINTRPT0</code> reader - ","Field <code>NYEPINTRPT0</code> writer - ","Field <code>OUTPKTERR0</code> reader - ","Field <code>OUTPKTERR0</code> writer - ","Field <code>OUTTKNEPDIS0</code> reader - ","Field <code>OUTTKNEPDIS0</code> writer - ","Field <code>PKTDRPSTS0</code> reader - ","Field <code>PKTDRPSTS0</code> writer - ","Register <code>DOEPINT0</code> reader","Field <code>SETUP0</code> reader - ","Field <code>SETUP0</code> writer - ","Field <code>STSPHSERCVD0</code> reader - ","Field <code>STSPHSERCVD0</code> writer - ","Field <code>STUPPKTRCVD0</code> reader - ","Field <code>STUPPKTRCVD0</code> writer - ","Register <code>DOEPINT0</code> writer","Field <code>XFERCOMPL0</code> reader - ","Field <code>XFERCOMPL0</code> writer - ","Bit 2","Bit 2","Bit 6","Bit 6","Bit 12","Bit 12","Writes raw bits to the register.","Bit 9","Bit 9","","","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13","Bit 13","Bit 14","Bit 14","Bit 8","Bit 8","Bit 4","Bit 4","Bit 11","Bit 11","Bit 3","Bit 3","Bit 5","Bit 5","Bit 15","Bit 15","","","","Bit 0","Bit 0","Field <code>AHBERR1</code> reader - ","Field <code>AHBERR1</code> writer - ","Field <code>BACK2BACKSETUP1</code> reader - ","Field <code>BACK2BACKSETUP1</code> writer - ","Field <code>BBLEERR1</code> reader - ","Field <code>BBLEERR1</code> writer - ","Field <code>BNAINTR1</code> reader - ","Field <code>BNAINTR1</code> writer - ","You can <code>read</code> this register and get <code>doepint1::R</code>.  You can …","Field <code>EPDISBLD1</code> reader - ","Field <code>EPDISBLD1</code> writer - ","Field <code>NAKINTRPT1</code> reader - ","Field <code>NAKINTRPT1</code> writer - ","Field <code>NYEPINTRPT1</code> reader - ","Field <code>NYEPINTRPT1</code> writer - ","Field <code>OUTPKTERR1</code> reader - ","Field <code>OUTPKTERR1</code> writer - ","Field <code>OUTTKNEPDIS1</code> reader - ","Field <code>OUTTKNEPDIS1</code> writer - ","Field <code>PKTDRPSTS1</code> reader - ","Field <code>PKTDRPSTS1</code> writer - ","Register <code>DOEPINT1</code> reader","Field <code>SETUP1</code> reader - ","Field <code>SETUP1</code> writer - ","Field <code>STSPHSERCVD1</code> reader - ","Field <code>STSPHSERCVD1</code> writer - ","Field <code>STUPPKTRCVD1</code> reader - ","Field <code>STUPPKTRCVD1</code> writer - ","Register <code>DOEPINT1</code> writer","Field <code>XFERCOMPL1</code> reader - ","Field <code>XFERCOMPL1</code> writer - ","Bit 2","Bit 2","Bit 6","Bit 6","Bit 12","Bit 12","Writes raw bits to the register.","Bit 9","Bit 9","","","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13","Bit 13","Bit 14","Bit 14","Bit 8","Bit 8","Bit 4","Bit 4","Bit 11","Bit 11","Bit 3","Bit 3","Bit 5","Bit 5","Bit 15","Bit 15","","","","Bit 0","Bit 0","Field <code>AHBERR2</code> reader - ","Field <code>AHBERR2</code> writer - ","Field <code>BACK2BACKSETUP2</code> reader - ","Field <code>BACK2BACKSETUP2</code> writer - ","Field <code>BBLEERR2</code> reader - ","Field <code>BBLEERR2</code> writer - ","Field <code>BNAINTR2</code> reader - ","Field <code>BNAINTR2</code> writer - ","You can <code>read</code> this register and get <code>doepint2::R</code>.  You can …","Field <code>EPDISBLD2</code> reader - ","Field <code>EPDISBLD2</code> writer - ","Field <code>NAKINTRPT2</code> reader - ","Field <code>NAKINTRPT2</code> writer - ","Field <code>NYEPINTRPT2</code> reader - ","Field <code>NYEPINTRPT2</code> writer - ","Field <code>OUTPKTERR2</code> reader - ","Field <code>OUTPKTERR2</code> writer - ","Field <code>OUTTKNEPDIS2</code> reader - ","Field <code>OUTTKNEPDIS2</code> writer - ","Field <code>PKTDRPSTS2</code> reader - ","Field <code>PKTDRPSTS2</code> writer - ","Register <code>DOEPINT2</code> reader","Field <code>SETUP2</code> reader - ","Field <code>SETUP2</code> writer - ","Field <code>STSPHSERCVD2</code> reader - ","Field <code>STSPHSERCVD2</code> writer - ","Field <code>STUPPKTRCVD2</code> reader - ","Field <code>STUPPKTRCVD2</code> writer - ","Register <code>DOEPINT2</code> writer","Field <code>XFERCOMPL2</code> reader - ","Field <code>XFERCOMPL2</code> writer - ","Bit 2","Bit 2","Bit 6","Bit 6","Bit 12","Bit 12","Writes raw bits to the register.","Bit 9","Bit 9","","","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13","Bit 13","Bit 14","Bit 14","Bit 8","Bit 8","Bit 4","Bit 4","Bit 11","Bit 11","Bit 3","Bit 3","Bit 5","Bit 5","Bit 15","Bit 15","","","","Bit 0","Bit 0","Field <code>AHBERR3</code> reader - ","Field <code>AHBERR3</code> writer - ","Field <code>BACK2BACKSETUP3</code> reader - ","Field <code>BACK2BACKSETUP3</code> writer - ","Field <code>BBLEERR3</code> reader - ","Field <code>BBLEERR3</code> writer - ","Field <code>BNAINTR3</code> reader - ","Field <code>BNAINTR3</code> writer - ","You can <code>read</code> this register and get <code>doepint3::R</code>.  You can …","Field <code>EPDISBLD3</code> reader - ","Field <code>EPDISBLD3</code> writer - ","Field <code>NAKINTRPT3</code> reader - ","Field <code>NAKINTRPT3</code> writer - ","Field <code>NYEPINTRPT3</code> reader - ","Field <code>NYEPINTRPT3</code> writer - ","Field <code>OUTPKTERR3</code> reader - ","Field <code>OUTPKTERR3</code> writer - ","Field <code>OUTTKNEPDIS3</code> reader - ","Field <code>OUTTKNEPDIS3</code> writer - ","Field <code>PKTDRPSTS3</code> reader - ","Field <code>PKTDRPSTS3</code> writer - ","Register <code>DOEPINT3</code> reader","Field <code>SETUP3</code> reader - ","Field <code>SETUP3</code> writer - ","Field <code>STSPHSERCVD3</code> reader - ","Field <code>STSPHSERCVD3</code> writer - ","Field <code>STUPPKTRCVD3</code> reader - ","Field <code>STUPPKTRCVD3</code> writer - ","Register <code>DOEPINT3</code> writer","Field <code>XFERCOMPL3</code> reader - ","Field <code>XFERCOMPL3</code> writer - ","Bit 2","Bit 2","Bit 6","Bit 6","Bit 12","Bit 12","Writes raw bits to the register.","Bit 9","Bit 9","","","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13","Bit 13","Bit 14","Bit 14","Bit 8","Bit 8","Bit 4","Bit 4","Bit 11","Bit 11","Bit 3","Bit 3","Bit 5","Bit 5","Bit 15","Bit 15","","","","Bit 0","Bit 0","Field <code>AHBERR4</code> reader - ","Field <code>AHBERR4</code> writer - ","Field <code>BACK2BACKSETUP4</code> reader - ","Field <code>BACK2BACKSETUP4</code> writer - ","Field <code>BBLEERR4</code> reader - ","Field <code>BBLEERR4</code> writer - ","Field <code>BNAINTR4</code> reader - ","Field <code>BNAINTR4</code> writer - ","You can <code>read</code> this register and get <code>doepint4::R</code>.  You can …","Field <code>EPDISBLD4</code> reader - ","Field <code>EPDISBLD4</code> writer - ","Field <code>NAKINTRPT4</code> reader - ","Field <code>NAKINTRPT4</code> writer - ","Field <code>NYEPINTRPT4</code> reader - ","Field <code>NYEPINTRPT4</code> writer - ","Field <code>OUTPKTERR4</code> reader - ","Field <code>OUTPKTERR4</code> writer - ","Field <code>OUTTKNEPDIS4</code> reader - ","Field <code>OUTTKNEPDIS4</code> writer - ","Field <code>PKTDRPSTS4</code> reader - ","Field <code>PKTDRPSTS4</code> writer - ","Register <code>DOEPINT4</code> reader","Field <code>SETUP4</code> reader - ","Field <code>SETUP4</code> writer - ","Field <code>STSPHSERCVD4</code> reader - ","Field <code>STSPHSERCVD4</code> writer - ","Field <code>STUPPKTRCVD4</code> reader - ","Field <code>STUPPKTRCVD4</code> writer - ","Register <code>DOEPINT4</code> writer","Field <code>XFERCOMPL4</code> reader - ","Field <code>XFERCOMPL4</code> writer - ","Bit 2","Bit 2","Bit 6","Bit 6","Bit 12","Bit 12","Writes raw bits to the register.","Bit 9","Bit 9","","","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13","Bit 13","Bit 14","Bit 14","Bit 8","Bit 8","Bit 4","Bit 4","Bit 11","Bit 11","Bit 3","Bit 3","Bit 5","Bit 5","Bit 15","Bit 15","","","","Bit 0","Bit 0","Field <code>AHBERR5</code> reader - ","Field <code>AHBERR5</code> writer - ","Field <code>BACK2BACKSETUP5</code> reader - ","Field <code>BACK2BACKSETUP5</code> writer - ","Field <code>BBLEERR5</code> reader - ","Field <code>BBLEERR5</code> writer - ","Field <code>BNAINTR5</code> reader - ","Field <code>BNAINTR5</code> writer - ","You can <code>read</code> this register and get <code>doepint5::R</code>.  You can …","Field <code>EPDISBLD5</code> reader - ","Field <code>EPDISBLD5</code> writer - ","Field <code>NAKINTRPT5</code> reader - ","Field <code>NAKINTRPT5</code> writer - ","Field <code>NYEPINTRPT5</code> reader - ","Field <code>NYEPINTRPT5</code> writer - ","Field <code>OUTPKTERR5</code> reader - ","Field <code>OUTPKTERR5</code> writer - ","Field <code>OUTTKNEPDIS5</code> reader - ","Field <code>OUTTKNEPDIS5</code> writer - ","Field <code>PKTDRPSTS5</code> reader - ","Field <code>PKTDRPSTS5</code> writer - ","Register <code>DOEPINT5</code> reader","Field <code>SETUP5</code> reader - ","Field <code>SETUP5</code> writer - ","Field <code>STSPHSERCVD5</code> reader - ","Field <code>STSPHSERCVD5</code> writer - ","Field <code>STUPPKTRCVD5</code> reader - ","Field <code>STUPPKTRCVD5</code> writer - ","Register <code>DOEPINT5</code> writer","Field <code>XFERCOMPL5</code> reader - ","Field <code>XFERCOMPL5</code> writer - ","Bit 2","Bit 2","Bit 6","Bit 6","Bit 12","Bit 12","Writes raw bits to the register.","Bit 9","Bit 9","","","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13","Bit 13","Bit 14","Bit 14","Bit 8","Bit 8","Bit 4","Bit 4","Bit 11","Bit 11","Bit 3","Bit 3","Bit 5","Bit 5","Bit 15","Bit 15","","","","Bit 0","Bit 0","Field <code>AHBERR6</code> reader - ","Field <code>AHBERR6</code> writer - ","Field <code>BACK2BACKSETUP6</code> reader - ","Field <code>BACK2BACKSETUP6</code> writer - ","Field <code>BBLEERR6</code> reader - ","Field <code>BBLEERR6</code> writer - ","Field <code>BNAINTR6</code> reader - ","Field <code>BNAINTR6</code> writer - ","You can <code>read</code> this register and get <code>doepint6::R</code>.  You can …","Field <code>EPDISBLD6</code> reader - ","Field <code>EPDISBLD6</code> writer - ","Field <code>NAKINTRPT6</code> reader - ","Field <code>NAKINTRPT6</code> writer - ","Field <code>NYEPINTRPT6</code> reader - ","Field <code>NYEPINTRPT6</code> writer - ","Field <code>OUTPKTERR6</code> reader - ","Field <code>OUTPKTERR6</code> writer - ","Field <code>OUTTKNEPDIS6</code> reader - ","Field <code>OUTTKNEPDIS6</code> writer - ","Field <code>PKTDRPSTS6</code> reader - ","Field <code>PKTDRPSTS6</code> writer - ","Register <code>DOEPINT6</code> reader","Field <code>SETUP6</code> reader - ","Field <code>SETUP6</code> writer - ","Field <code>STSPHSERCVD6</code> reader - ","Field <code>STSPHSERCVD6</code> writer - ","Field <code>STUPPKTRCVD6</code> reader - ","Field <code>STUPPKTRCVD6</code> writer - ","Register <code>DOEPINT6</code> writer","Field <code>XFERCOMPL6</code> reader - ","Field <code>XFERCOMPL6</code> writer - ","Bit 2","Bit 2","Bit 6","Bit 6","Bit 12","Bit 12","Writes raw bits to the register.","Bit 9","Bit 9","","","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13","Bit 13","Bit 14","Bit 14","Bit 8","Bit 8","Bit 4","Bit 4","Bit 11","Bit 11","Bit 3","Bit 3","Bit 5","Bit 5","Bit 15","Bit 15","","","","Bit 0","Bit 0","Field <code>AHBERMSK</code> reader - ","Field <code>AHBERMSK</code> writer - ","Field <code>BACK2BACKSETUP</code> reader - ","Field <code>BACK2BACKSETUP</code> writer - ","Field <code>BBLEERRMSK</code> reader - ","Field <code>BBLEERRMSK</code> writer - ","Field <code>BNAOUTINTRMSK</code> reader - ","Field <code>BNAOUTINTRMSK</code> writer - ","You can <code>read</code> this register and get <code>doepmsk::R</code>.  You can …","Field <code>EPDISBLDMSK</code> reader - ","Field <code>EPDISBLDMSK</code> writer - ","Field <code>NAKMSK</code> reader - ","Field <code>NAKMSK</code> writer - ","Field <code>NYETMSK</code> reader - ","Field <code>NYETMSK</code> writer - ","Field <code>OUTPKTERRMSK</code> reader - ","Field <code>OUTPKTERRMSK</code> writer - ","Field <code>OUTTKNEPDISMSK</code> reader - ","Field <code>OUTTKNEPDISMSK</code> writer - ","Register <code>DOEPMSK</code> reader","Field <code>SETUPMSK</code> reader - ","Field <code>SETUPMSK</code> writer - ","Field <code>STSPHSERCVDMSK</code> reader - ","Field <code>STSPHSERCVDMSK</code> writer - ","Register <code>DOEPMSK</code> writer","Field <code>XFERCOMPLMSK</code> reader - ","Field <code>XFERCOMPLMSK</code> writer - ","Bit 2","Bit 2","Bit 6","Bit 6","Bit 12","Bit 12","Writes raw bits to the register.","Bit 9","Bit 9","","","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13","Bit 13","Bit 14","Bit 14","Bit 8","Bit 8","Bit 4","Bit 4","Bit 3","Bit 3","Bit 5","Bit 5","","","","Bit 0","Bit 0","You can <code>read</code> this register and get <code>doeptsiz0::R</code>.  You can …","Field <code>PKTCNT0</code> reader - ","Field <code>PKTCNT0</code> writer - ","Register <code>DOEPTSIZ0</code> reader","Field <code>SUPCNT0</code> reader - ","Field <code>SUPCNT0</code> writer - ","Register <code>DOEPTSIZ0</code> writer","Field <code>XFERSIZE0</code> reader - ","Field <code>XFERSIZE0</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19","Bit 19","Bits 29:30","Bits 29:30","","","","Bits 0:6","Bits 0:6","You can <code>read</code> this register and get <code>doeptsiz1::R</code>.  You can …","Field <code>PKTCNT1</code> reader - ","Field <code>PKTCNT1</code> writer - ","Register <code>DOEPTSIZ1</code> reader","Field <code>SUPCNT1</code> reader - ","Field <code>SUPCNT1</code> writer - ","Register <code>DOEPTSIZ1</code> writer","Field <code>XFERSIZE1</code> reader - ","Field <code>XFERSIZE1</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19","Bit 19","Bits 29:30","Bits 29:30","","","","Bits 0:6","Bits 0:6","You can <code>read</code> this register and get <code>doeptsiz2::R</code>.  You can …","Field <code>PKTCNT2</code> reader - ","Field <code>PKTCNT2</code> writer - ","Register <code>DOEPTSIZ2</code> reader","Field <code>SUPCNT2</code> reader - ","Field <code>SUPCNT2</code> writer - ","Register <code>DOEPTSIZ2</code> writer","Field <code>XFERSIZE2</code> reader - ","Field <code>XFERSIZE2</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19","Bit 19","Bits 29:30","Bits 29:30","","","","Bits 0:6","Bits 0:6","You can <code>read</code> this register and get <code>doeptsiz3::R</code>.  You can …","Field <code>PKTCNT3</code> reader - ","Field <code>PKTCNT3</code> writer - ","Register <code>DOEPTSIZ3</code> reader","Field <code>SUPCNT3</code> reader - ","Field <code>SUPCNT3</code> writer - ","Register <code>DOEPTSIZ3</code> writer","Field <code>XFERSIZE3</code> reader - ","Field <code>XFERSIZE3</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19","Bit 19","Bits 29:30","Bits 29:30","","","","Bits 0:6","Bits 0:6","You can <code>read</code> this register and get <code>doeptsiz4::R</code>.  You can …","Field <code>PKTCNT4</code> reader - ","Field <code>PKTCNT4</code> writer - ","Register <code>DOEPTSIZ4</code> reader","Field <code>SUPCNT4</code> reader - ","Field <code>SUPCNT4</code> writer - ","Register <code>DOEPTSIZ4</code> writer","Field <code>XFERSIZE4</code> reader - ","Field <code>XFERSIZE4</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19","Bit 19","Bits 29:30","Bits 29:30","","","","Bits 0:6","Bits 0:6","You can <code>read</code> this register and get <code>doeptsiz5::R</code>.  You can …","Field <code>PKTCNT5</code> reader - ","Field <code>PKTCNT5</code> writer - ","Register <code>DOEPTSIZ5</code> reader","Field <code>SUPCNT5</code> reader - ","Field <code>SUPCNT5</code> writer - ","Register <code>DOEPTSIZ5</code> writer","Field <code>XFERSIZE5</code> reader - ","Field <code>XFERSIZE5</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19","Bit 19","Bits 29:30","Bits 29:30","","","","Bits 0:6","Bits 0:6","You can <code>read</code> this register and get <code>doeptsiz6::R</code>.  You can …","Field <code>PKTCNT6</code> reader - ","Field <code>PKTCNT6</code> writer - ","Register <code>DOEPTSIZ6</code> reader","Field <code>SUPCNT6</code> reader - ","Field <code>SUPCNT6</code> writer - ","Register <code>DOEPTSIZ6</code> writer","Field <code>XFERSIZE6</code> reader - ","Field <code>XFERSIZE6</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19","Bit 19","Bits 29:30","Bits 29:30","","","","Bits 0:6","Bits 0:6","Field <code>DEVLNSTS</code> reader - ","You can <code>read</code> this register and get <code>dsts::R</code>.  See API.","Field <code>ENUMSPD</code> reader - ","Field <code>ERRTICERR</code> reader - ","Register <code>DSTS</code> reader","Field <code>SOFFN</code> reader - ","Field <code>SUSPSTS</code> reader - ","","","Bits 22:23","Bits 1:2","Bit 3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:21","Bit 0","","","","Field <code>AHBTHRRATIO</code> reader - ","Field <code>AHBTHRRATIO</code> writer - ","Field <code>ARBPRKEN</code> reader - ","Field <code>ARBPRKEN</code> writer - ","You can <code>read</code> this register and get <code>dthrctl::R</code>.  You can …","Field <code>ISOTHREN</code> reader - ","Field <code>ISOTHREN</code> writer - ","Field <code>NONISOTHREN</code> reader - ","Field <code>NONISOTHREN</code> writer - ","Register <code>DTHRCTL</code> reader","Field <code>RXTHREN</code> reader - ","Field <code>RXTHREN</code> writer - ","Field <code>RXTHRLEN</code> reader - ","Field <code>RXTHRLEN</code> writer - ","Field <code>TXTHRLEN</code> reader - ","Field <code>TXTHRLEN</code> writer - ","Register <code>DTHRCTL</code> writer","Bits 11:12","Bits 11:12","Bit 27","Bit 27","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bit 0","Bit 0","Bit 16","Bit 16","Bits 17:25","Bits 17:25","","","Bits 2:10","Bits 2:10","","You can <code>read</code> this register and get <code>dtxfsts0::R</code>.  See API.","Field <code>D_INEPTXFSPCAVAIL0</code> reader - ","Register <code>DTXFSTS0</code> reader","","","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dtxfsts1::R</code>.  See API.","Field <code>D_INEPTXFSPCAVAIL1</code> reader - ","Register <code>DTXFSTS1</code> reader","","","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dtxfsts2::R</code>.  See API.","Field <code>D_INEPTXFSPCAVAIL2</code> reader - ","Register <code>DTXFSTS2</code> reader","","","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dtxfsts3::R</code>.  See API.","Field <code>D_INEPTXFSPCAVAIL3</code> reader - ","Register <code>DTXFSTS3</code> reader","","","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dtxfsts4::R</code>.  See API.","Field <code>D_INEPTXFSPCAVAIL4</code> reader - ","Register <code>DTXFSTS4</code> reader","","","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dtxfsts5::R</code>.  See API.","Field <code>D_INEPTXFSPCAVAIL5</code> reader - ","Register <code>DTXFSTS5</code> reader","","","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dtxfsts6::R</code>.  See API.","Field <code>D_INEPTXFSPCAVAIL6</code> reader - ","Register <code>DTXFSTS6</code> reader","","","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DVBUSDIS</code> reader - ","You can <code>read</code> this register and get <code>dvbusdis::R</code>.  You can …","Field <code>DVBUSDIS</code> writer - ","Register <code>DVBUSDIS</code> reader","Register <code>DVBUSDIS</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DVBUSPULSE</code> reader - ","You can <code>read</code> this register and get <code>dvbuspulse::R</code>.  You can …","Field <code>DVBUSPULSE</code> writer - ","Register <code>DVBUSPULSE</code> reader","Register <code>DVBUSPULSE</code> writer","Writes raw bits to the register.","","","Bits 0:11","Bits 0:11","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AHBSINGLE</code> reader - ","Field <code>AHBSINGLE</code> writer - ","Field <code>DMAEN</code> reader - ","Field <code>DMAEN</code> writer - ","You can <code>read</code> this register and get <code>gahbcfg::R</code>.  You can …","Field <code>GLBLLNTRMSK</code> reader - ","Field <code>GLBLLNTRMSK</code> writer - ","Field <code>HBSTLEN</code> reader - ","Field <code>HBSTLEN</code> writer - ","Field <code>INVDESCENDIANESS</code> reader - ","Field <code>INVDESCENDIANESS</code> writer - ","Field <code>NOTIALLDMAWRIT</code> reader - ","Field <code>NOTIALLDMAWRIT</code> writer - ","Field <code>NPTXFEMPLVL</code> reader - ","Field <code>NPTXFEMPLVL</code> writer - ","Field <code>PTXFEMPLVL</code> reader - ","Field <code>PTXFEMPLVL</code> writer - ","Register <code>GAHBCFG</code> reader","Field <code>REMMEMSUPP</code> reader - ","Field <code>REMMEMSUPP</code> writer - ","Register <code>GAHBCFG</code> writer","Bit 23","Bit 23","Writes raw bits to the register.","","","Bit 5","Bit 5","Returns the argument unchanged.","Bit 0","Bit 0","Bits 1:4","Bits 1:4","Calls <code>U::from(self)</code>.","Bit 24","Bit 24","Bit 22","Bit 22","Bit 7","Bit 7","Bit 8","Bit 8","Bit 21","Bit 21","","","","Field <code>EPINFOBASEADDR</code> reader - ","Field <code>EPINFOBASEADDR</code> writer - ","Field <code>GDFIFOCFG</code> reader - ","You can <code>read</code> this register and get <code>gdfifocfg::R</code>.  You can …","Field <code>GDFIFOCFG</code> writer - ","Register <code>GDFIFOCFG</code> reader","Register <code>GDFIFOCFG</code> writer","Writes raw bits to the register.","","","Bits 16:31","Bits 16:31","Returns the argument unchanged.","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","Field <code>EPDIR</code> reader - ","You can <code>read</code> this register and get <code>ghwcfg1::R</code>.  See API.","Register <code>GHWCFG1</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DYNFIFOSIZING</code> reader - ","Field <code>FSPHYTYPE</code> reader - ","You can <code>read</code> this register and get <code>ghwcfg2::R</code>.  See API.","Field <code>HSPHYTYPE</code> reader - ","Field <code>MULTIPROCINTRPT</code> reader - ","Field <code>NPTXQDEPTH</code> reader - ","Field <code>NUMDEVEPS</code> reader - ","Field <code>NUMHSTCHNL</code> reader - ","Field <code>OTGARCH</code> reader - ","Field <code>OTGMODE</code> reader - ","Field <code>OTG_ENABLE_IC_USB</code> reader - ","Field <code>PERIOSUPPORT</code> reader - ","Field <code>PTXQDEPTH</code> reader - ","Register <code>GHWCFG2</code> reader","Field <code>SINGPNT</code> reader - ","Field <code>TKNQDEPTH</code> reader - ","","","Bit 19","Returns the argument unchanged.","Bits 8:9","Bits 6:7","Calls <code>U::from(self)</code>.","Bit 20","Bits 22:23","Bits 10:13","Bits 14:17","Bit 31","Bits 3:4","Bits 0:2","Bit 18","Bits 24:25","Bit 5","Bits 26:30","","","","Field <code>ADPSUPPORT</code> reader - ","Field <code>BCSUPPORT</code> reader - ","Field <code>DFIFODEPTH</code> reader - ","You can <code>read</code> this register and get <code>ghwcfg3::R</code>.  See API.","Field <code>HSICMODE</code> reader - ","Field <code>I2CINTSEL</code> reader - ","Field <code>LPMMODE</code> reader - ","Field <code>OPTFEATURE</code> reader - ","Field <code>OTGEN</code> reader - ","Field <code>PKTSIZEWIDTH</code> reader - ","Register <code>GHWCFG3</code> reader","Field <code>RSTTYPE</code> reader - ","Field <code>VNDCTLSUPT</code> reader - ","Field <code>XFERSIZEWIDTH</code> reader - ","Bit 12","Bit 14","","","Bits 16:31","Returns the argument unchanged.","Bit 13","Bit 8","Calls <code>U::from(self)</code>.","Bit 15","Bit 10","Bit 7","Bits 4:6","Bit 11","","","","Bit 9","Bits 0:3","You can <code>read</code> this register and get <code>ghwcfg4::R</code>.  See API.","Field <code>G_ACGSUPT</code> reader - ","Field <code>G_AHBFREQ</code> reader - ","Field <code>G_AVALIDFLTR</code> reader - ","Field <code>G_BVALIDFLTR</code> reader - ","Field <code>G_DEDFIFOMODE</code> reader - ","Field <code>G_DESCDMAENABLED</code> reader - ","Field <code>G_DESCDMA</code> reader - ","Field <code>G_ENHANCEDLPMSUPT</code> reader - ","Field <code>G_EXTENDEDHIBERNATION</code> reader - ","Field <code>G_HIBERNATION</code> reader - ","Field <code>G_IDDQFLTR</code> reader - ","Field <code>G_INEPS</code> reader - ","Field <code>G_NUMCTLEPS</code> reader - ","Field <code>G_NUMDEVPERIOEPS</code> reader - ","Field <code>G_PARTIALPWRDN</code> reader - ","Field <code>G_PHYDATAWIDTH</code> reader - ","Field <code>G_SESSENDFLTR</code> reader - ","Field <code>G_VBUSVALIDFLTR</code> reader - ","Register <code>GHWCFG4</code> reader","","","Returns the argument unchanged.","Bit 12","Bit 5","Bit 22","Bit 23","Bit 25","Bit 31","Bit 30","Bit 13","Bit 7","Bit 6","Bit 20","Bits 26:29","Bits 16:19","Bits 0:3","Bit 4","Bits 14:15","Bit 24","Bit 21","Calls <code>U::from(self)</code>.","","","","Field <code>CONIDSTSCHNGMSK</code> reader - ","Field <code>CONIDSTSCHNGMSK</code> writer - ","Field <code>DISCONNINTMSK</code> reader - ","Field <code>DISCONNINTMSK</code> writer - ","Field <code>ENUMDONEMSK</code> reader - ","Field <code>ENUMDONEMSK</code> writer - ","Field <code>EOPFMSK</code> reader - ","Field <code>EOPFMSK</code> writer - ","Field <code>EPMISMSK</code> reader - ","Field <code>EPMISMSK</code> writer - ","Field <code>ERLYSUSPMSK</code> reader - ","Field <code>ERLYSUSPMSK</code> writer - ","Field <code>FETSUSPMSK</code> reader - ","Field <code>FETSUSPMSK</code> writer - ","Field <code>GINNAKEFFMSK</code> reader - ","Field <code>GINNAKEFFMSK</code> writer - ","You can <code>read</code> this register and get <code>gintmsk::R</code>.  You can …","Field <code>GOUTNACKEFFMSK</code> reader - ","Field <code>GOUTNACKEFFMSK</code> writer - ","Field <code>HCHINTMSK</code> reader - ","Field <code>HCHINTMSK</code> writer - ","Field <code>IEPINTMSK</code> reader - ","Field <code>IEPINTMSK</code> writer - ","Field <code>INCOMPIPMSK</code> reader - ","Field <code>INCOMPIPMSK</code> writer - ","Field <code>INCOMPISOINMSK</code> reader - ","Field <code>INCOMPISOINMSK</code> writer - ","Field <code>ISOOUTDROPMSK</code> reader - ","Field <code>ISOOUTDROPMSK</code> writer - ","Field <code>MODEMISMSK</code> reader - ","Field <code>MODEMISMSK</code> writer - ","Field <code>NPTXFEMPMSK</code> reader - ","Field <code>NPTXFEMPMSK</code> writer - ","Field <code>OEPINTMSK</code> reader - ","Field <code>OEPINTMSK</code> writer - ","Field <code>OTGINTMSK</code> reader - ","Field <code>OTGINTMSK</code> writer - ","Field <code>PRTLNTMSK</code> reader - ","Field <code>PRTLNTMSK</code> writer - ","Field <code>PTXFEMPMSK</code> reader - ","Field <code>PTXFEMPMSK</code> writer - ","Register <code>GINTMSK</code> reader","Field <code>RESETDETMSK</code> reader - ","Field <code>RESETDETMSK</code> writer - ","Field <code>RXFLVIMSK</code> reader - ","Field <code>RXFLVIMSK</code> writer - ","Field <code>SESSREQINTMSK</code> reader - ","Field <code>SESSREQINTMSK</code> writer - ","Field <code>SOFMSK</code> reader - ","Field <code>SOFMSK</code> writer - ","Field <code>USBRSTMSK</code> reader - ","Field <code>USBRSTMSK</code> writer - ","Field <code>USBSUSPMSK</code> reader - ","Field <code>USBSUSPMSK</code> writer - ","Register <code>GINTMSK</code> writer","Field <code>WKUPINTMSK</code> reader - ","Field <code>WKUPINTMSK</code> writer - ","Writes raw bits to the register.","","","Bit 28","Bit 28","Bit 29","Bit 29","Bit 13","Bit 13","Bit 15","Bit 15","Bit 17","Bit 17","Bit 10","Bit 10","Bit 22","Bit 22","Returns the argument unchanged.","Bit 6","Bit 6","Bit 7","Bit 7","Bit 25","Bit 25","Bit 18","Bit 18","Bit 21","Bit 21","Bit 20","Bit 20","Calls <code>U::from(self)</code>.","Bit 14","Bit 14","Bit 1","Bit 1","Bit 5","Bit 5","Bit 19","Bit 19","Bit 2","Bit 2","Bit 24","Bit 24","Bit 26","Bit 26","Bit 23","Bit 23","Bit 4","Bit 4","Bit 30","Bit 30","Bit 3","Bit 3","","","","Bit 12","Bit 12","Bit 11","Bit 11","Bit 31","Bit 31","Field <code>CONIDSTSCHNG</code> reader - ","Field <code>CONIDSTSCHNG</code> writer - ","Field <code>CURMOD_INT</code> reader - ","Field <code>DISCONNINT</code> reader - ","Field <code>DISCONNINT</code> writer - ","Field <code>ENUMDONE</code> reader - ","Field <code>ENUMDONE</code> writer - ","Field <code>EOPF</code> reader - ","Field <code>EOPF</code> writer - ","Field <code>EPMIS</code> reader - ","Field <code>EPMIS</code> writer - ","Field <code>ERLYSUSP</code> reader - ","Field <code>ERLYSUSP</code> writer - ","Field <code>FETSUSP</code> reader - ","Field <code>FETSUSP</code> writer - ","Field <code>GINNAKEFF</code> reader - ","You can <code>read</code> this register and get <code>gintsts::R</code>.  You can …","Field <code>GOUTNAKEFF</code> reader - ","Field <code>HCHLNT</code> reader - ","Field <code>IEPINT</code> reader - ","Field <code>INCOMPIP</code> reader - ","Field <code>INCOMPIP</code> writer - ","Field <code>INCOMPISOIN</code> reader - ","Field <code>INCOMPISOIN</code> writer - ","Field <code>ISOOUTDROP</code> reader - ","Field <code>ISOOUTDROP</code> writer - ","Field <code>MODEMIS</code> reader - ","Field <code>MODEMIS</code> writer - ","Field <code>NPTXFEMP</code> reader - ","Field <code>OEPINT</code> reader - ","Field <code>OTGINT</code> reader - ","Field <code>PRTLNT</code> reader - ","Field <code>PTXFEMP</code> reader - ","Register <code>GINTSTS</code> reader","Field <code>RESETDET</code> reader - ","Field <code>RESETDET</code> writer - ","Field <code>RXFLVI</code> reader - ","Field <code>SESSREQINT</code> reader - ","Field <code>SESSREQINT</code> writer - ","Field <code>SOF</code> reader - ","Field <code>SOF</code> writer - ","Field <code>USBRST</code> reader - ","Field <code>USBRST</code> writer - ","Field <code>USBSUSP</code> reader - ","Field <code>USBSUSP</code> writer - ","Register <code>GINTSTS</code> writer","Field <code>WKUPINT</code> reader - ","Field <code>WKUPINT</code> writer - ","Writes raw bits to the register.","","","Bit 28","Bit 28","Bit 0","Bit 29","Bit 29","Bit 13","Bit 13","Bit 15","Bit 15","Bit 17","Bit 17","Bit 10","Bit 10","Bit 22","Bit 22","Returns the argument unchanged.","Bit 6","Bit 7","Bit 25","Bit 18","Bit 21","Bit 21","Bit 20","Bit 20","Calls <code>U::from(self)</code>.","Bit 14","Bit 14","Bit 1","Bit 1","Bit 5","Bit 19","Bit 2","Bit 24","Bit 26","Bit 23","Bit 23","Bit 4","Bit 30","Bit 30","Bit 3","Bit 3","","","","Bit 12","Bit 12","Bit 11","Bit 11","Bit 31","Bit 31","You can <code>read</code> this register and get <code>gnptxfsiz::R</code>.  You can …","Field <code>NPTXFDEP</code> reader - ","Field <code>NPTXFDEP</code> writer - ","Field <code>NPTXFSTADDR</code> reader - ","Field <code>NPTXFSTADDR</code> writer - ","Register <code>GNPTXFSIZ</code> reader","Register <code>GNPTXFSIZ</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31","Bits 16:31","Bits 0:15","Bits 0:15","","","","You can <code>read</code> this register and get <code>gnptxsts::R</code>.  See API.","Field <code>NPTXFSPCAVAIL</code> reader - ","Field <code>NPTXQSPCAVAIL</code> reader - ","Field <code>NPTXQTOP</code> reader - ","Register <code>GNPTXSTS</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 16:19","Bits 24:30","","","","Field <code>ASESVLD</code> reader - ","Field <code>AVALIDOVEN</code> reader - ","Field <code>AVALIDOVEN</code> writer - ","Field <code>AVALIDOVVAL</code> reader - ","Field <code>AVALIDOVVAL</code> writer - ","Field <code>BSESVLD</code> reader - ","Field <code>BVALIDOVEN</code> reader - ","Field <code>BVALIDOVEN</code> writer - ","Field <code>BVALIDOVVAL</code> reader - ","Field <code>BVALIDOVVAL</code> writer - ","Field <code>CONIDSTS</code> reader - ","Field <code>CURMOD</code> reader - ","Field <code>DBNCEFLTRBYPASS</code> reader - ","Field <code>DBNCEFLTRBYPASS</code> writer - ","Field <code>DBNCTIME</code> reader - ","Field <code>DEVHNPEN</code> reader - ","Field <code>DEVHNPEN</code> writer - ","Field <code>EHEN</code> reader - ","Field <code>EHEN</code> writer - ","You can <code>read</code> this register and get <code>gotgctl::R</code>.  You can …","Field <code>HNPREQ</code> reader - ","Field <code>HNPREQ</code> writer - ","Field <code>HSTNEGSCS</code> reader - ","Field <code>HSTSETHNPEN</code> reader - ","Field <code>HSTSETHNPEN</code> writer - ","Field <code>OTGVER</code> reader - ","Field <code>OTGVER</code> writer - ","Register <code>GOTGCTL</code> reader","Field <code>SESREQSCS</code> reader - ","Field <code>SESREQ</code> reader - ","Field <code>SESREQ</code> writer - ","Field <code>VBVALIDOVEN</code> reader - ","Field <code>VBVALIDOVEN</code> writer - ","Field <code>VBVALIDOVVAL</code> reader - ","Field <code>VBVALIDOVVAL</code> writer - ","Register <code>GOTGCTL</code> writer","Bit 18","Bit 4","Bit 4","Bit 5","Bit 5","Writes raw bits to the register.","","","Bit 19","Bit 6","Bit 6","Bit 7","Bit 7","Bit 16","Bit 21","Bit 15","Bit 15","Bit 17","Bit 11","Bit 11","Bit 12","Bit 12","Returns the argument unchanged.","Bit 9","Bit 9","Bit 8","Bit 10","Bit 10","Calls <code>U::from(self)</code>.","Bit 20","Bit 20","Bit 1","Bit 1","Bit 0","","","","Bit 2","Bit 2","Bit 3","Bit 3","Field <code>ADEVTOUTCHG</code> reader - ","Field <code>ADEVTOUTCHG</code> writer - ","Field <code>DBNCEDONE</code> reader - ","Field <code>DBNCEDONE</code> writer - ","You can <code>read</code> this register and get <code>gotgint::R</code>.  You can …","Field <code>HSTNEGDET</code> reader - ","Field <code>HSTNEGDET</code> writer - ","Field <code>HSTNEGSUCSTSCHNG</code> reader - ","Field <code>HSTNEGSUCSTSCHNG</code> writer - ","Register <code>GOTGINT</code> reader","Field <code>SESENDDET</code> reader - ","Field <code>SESENDDET</code> writer - ","Field <code>SESREQSUCSTSCHNG</code> reader - ","Field <code>SESREQSUCSTSCHNG</code> writer - ","Register <code>GOTGINT</code> writer","Bit 18","Bit 18","Writes raw bits to the register.","","","Bit 19","Bit 19","Returns the argument unchanged.","Bit 17","Bit 17","Bit 9","Bit 9","Calls <code>U::from(self)</code>.","Bit 2","Bit 2","Bit 8","Bit 8","","","","Field <code>AHBIDLE</code> reader - ","Field <code>CSFTRST</code> reader - ","Field <code>CSFTRST</code> writer - ","Field <code>DMAREQ</code> reader - ","Field <code>FRMCNTRRST</code> reader - ","Field <code>FRMCNTRRST</code> writer - ","You can <code>read</code> this register and get <code>grstctl::R</code>.  You can …","Field <code>PIUFSSFTRST</code> reader - ","Field <code>PIUFSSFTRST</code> writer - ","Register <code>GRSTCTL</code> reader","Field <code>RXFFLSH</code> reader - ","Field <code>RXFFLSH</code> writer - ","Field <code>TXFFLSH</code> reader - ","Field <code>TXFFLSH</code> writer - ","Field <code>TXFNUM</code> reader - ","Field <code>TXFNUM</code> writer - ","Register <code>GRSTCTL</code> writer","Bit 31","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 30","Bit 2","Bit 2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bit 4","Bit 4","","","Bit 5","Bit 5","Bits 6:10","Bits 6:10","","You can <code>read</code> this register and get <code>grxfsiz::R</code>.  You can …","Register <code>GRXFSIZ</code> reader","Field <code>RXFDEP</code> reader - ","Field <code>RXFDEP</code> writer - ","Register <code>GRXFSIZ</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 0:15","","","","Field <code>BCNT</code> reader - ","Field <code>CHNUM</code> reader - ","Field <code>DPID</code> reader - ","Field <code>FN</code> reader - ","You can <code>read</code> this register and get <code>grxstsp::R</code>.  See API.","Field <code>PKTSTS</code> reader - ","Register <code>GRXSTSP</code> reader","Bits 4:14","","","Bits 0:3","Bits 15:16","Bits 21:24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 17:20","","","","You can <code>read</code> this register and get <code>grxstsr::R</code>.  See API.","Field <code>G_BCNT</code> reader - ","Field <code>G_CHNUM</code> reader - ","Field <code>G_DPID</code> reader - ","Field <code>G_FN</code> reader - ","Field <code>G_PKTSTS</code> reader - ","Register <code>GRXSTSR</code> reader","","","Returns the argument unchanged.","Bits 4:14","Bits 0:3","Bits 15:16","Bits 21:24","Bits 17:20","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>gsnpsid::R</code>.  See API.","Register <code>GSNPSID</code> reader","Field <code>SYNOPSYSID</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>CORRUPTTXPKT</code> reader - ","Field <code>CORRUPTTXPKT</code> writer - ","Field <code>FORCEDEVMODE</code> reader - ","Field <code>FORCEDEVMODE</code> writer - ","Field <code>FORCEHSTMODE</code> reader - ","Field <code>FORCEHSTMODE</code> writer - ","Field <code>FSINTF</code> reader - ","Field <code>FSINTF</code> writer - ","You can <code>read</code> this register and get <code>gusbcfg::R</code>.  You can …","Field <code>HNPCAP</code> reader - ","Field <code>HNPCAP</code> writer - ","Field <code>PHYIF</code> reader - ","Field <code>PHYIF</code> writer - ","Field <code>PHYSEL</code> reader - ","Register <code>GUSBCFG</code> reader","Field <code>SRPCAP</code> reader - ","Field <code>SRPCAP</code> writer - ","Field <code>TERMSELDLPULSE</code> reader - ","Field <code>TERMSELDLPULSE</code> writer - ","Field <code>TOUTCAL</code> reader - ","Field <code>TOUTCAL</code> writer - ","Field <code>TXENDDELAY</code> reader - ","Field <code>TXENDDELAY</code> writer - ","Field <code>ULPI_UTMI_SEL</code> reader - ","Field <code>USBTRDTIM</code> reader - ","Field <code>USBTRDTIM</code> writer - ","Register <code>GUSBCFG</code> writer","Writes raw bits to the register.","","","Bit 31","Bit 31","Bit 30","Bit 30","Bit 29","Bit 29","Returns the argument unchanged.","Bit 5","Bit 5","Bit 9","Bit 9","Calls <code>U::from(self)</code>.","Bit 3","Bit 3","Bit 6","Bit 8","Bit 8","Bit 22","Bit 22","Bits 0:2","Bits 0:2","","","Bit 28","Bit 28","","Bit 4","Bits 10:13","Bits 10:13","Field <code>HAINT</code> reader - ","You can <code>read</code> this register and get <code>haint::R</code>.  See API.","Register <code>HAINT</code> reader","","","Returns the argument unchanged.","Bits 0:7","Calls <code>U::from(self)</code>.","","","","Field <code>HAINTMSK</code> reader - ","You can <code>read</code> this register and get <code>haintmsk::R</code>.  You can …","Field <code>HAINTMSK</code> writer - ","Register <code>HAINTMSK</code> reader","Register <code>HAINTMSK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcchar0::R</code>.  You can …","Field <code>H_CHDIS0</code> reader - ","Field <code>H_CHDIS0</code> writer - ","Field <code>H_CHENA0</code> reader - ","Field <code>H_CHENA0</code> writer - ","Field <code>H_DEVADDR0</code> reader - ","Field <code>H_DEVADDR0</code> writer - ","Field <code>H_EC0</code> reader - ","Field <code>H_EC0</code> writer - ","Field <code>H_EPDIR0</code> reader - ","Field <code>H_EPDIR0</code> writer - ","Field <code>H_EPNUM0</code> reader - ","Field <code>H_EPNUM0</code> writer - ","Field <code>H_EPTYPE0</code> reader - ","Field <code>H_EPTYPE0</code> writer - ","Field <code>H_LSPDDEV0</code> reader - ","Field <code>H_LSPDDEV0</code> writer - ","Field <code>H_MPS0</code> reader - ","Field <code>H_MPS0</code> writer - ","Field <code>H_ODDFRM0</code> reader - ","Field <code>H_ODDFRM0</code> writer - ","Register <code>HCCHAR0</code> reader","Register <code>HCCHAR0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30","Bit 30","Bit 31","Bit 31","Bits 22:28","Bits 22:28","Bit 21","Bit 21","Bit 15","Bit 15","Bits 11:14","Bits 11:14","Bits 18:19","Bits 18:19","Bit 17","Bit 17","Bits 0:10","Bits 0:10","Bit 29","Bit 29","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcchar1::R</code>.  You can …","Field <code>H_CHDIS1</code> reader - ","Field <code>H_CHDIS1</code> writer - ","Field <code>H_CHENA1</code> reader - ","Field <code>H_CHENA1</code> writer - ","Field <code>H_DEVADDR1</code> reader - ","Field <code>H_DEVADDR1</code> writer - ","Field <code>H_EC1</code> reader - ","Field <code>H_EC1</code> writer - ","Field <code>H_EPDIR1</code> reader - ","Field <code>H_EPDIR1</code> writer - ","Field <code>H_EPNUM1</code> reader - ","Field <code>H_EPNUM1</code> writer - ","Field <code>H_EPTYPE1</code> reader - ","Field <code>H_EPTYPE1</code> writer - ","Field <code>H_LSPDDEV1</code> reader - ","Field <code>H_LSPDDEV1</code> writer - ","Field <code>H_MPS1</code> reader - ","Field <code>H_MPS1</code> writer - ","Field <code>H_ODDFRM1</code> reader - ","Field <code>H_ODDFRM1</code> writer - ","Register <code>HCCHAR1</code> reader","Register <code>HCCHAR1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30","Bit 30","Bit 31","Bit 31","Bits 22:28","Bits 22:28","Bit 21","Bit 21","Bit 15","Bit 15","Bits 11:14","Bits 11:14","Bits 18:19","Bits 18:19","Bit 17","Bit 17","Bits 0:10","Bits 0:10","Bit 29","Bit 29","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcchar2::R</code>.  You can …","Field <code>H_CHDIS2</code> reader - ","Field <code>H_CHDIS2</code> writer - ","Field <code>H_CHENA2</code> reader - ","Field <code>H_CHENA2</code> writer - ","Field <code>H_DEVADDR2</code> reader - ","Field <code>H_DEVADDR2</code> writer - ","Field <code>H_EC2</code> reader - ","Field <code>H_EC2</code> writer - ","Field <code>H_EPDIR2</code> reader - ","Field <code>H_EPDIR2</code> writer - ","Field <code>H_EPNUM2</code> reader - ","Field <code>H_EPNUM2</code> writer - ","Field <code>H_EPTYPE2</code> reader - ","Field <code>H_EPTYPE2</code> writer - ","Field <code>H_LSPDDEV2</code> reader - ","Field <code>H_LSPDDEV2</code> writer - ","Field <code>H_MPS2</code> reader - ","Field <code>H_MPS2</code> writer - ","Field <code>H_ODDFRM2</code> reader - ","Field <code>H_ODDFRM2</code> writer - ","Register <code>HCCHAR2</code> reader","Register <code>HCCHAR2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30","Bit 30","Bit 31","Bit 31","Bits 22:28","Bits 22:28","Bit 21","Bit 21","Bit 15","Bit 15","Bits 11:14","Bits 11:14","Bits 18:19","Bits 18:19","Bit 17","Bit 17","Bits 0:10","Bits 0:10","Bit 29","Bit 29","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcchar3::R</code>.  You can …","Field <code>H_CHDIS3</code> reader - ","Field <code>H_CHDIS3</code> writer - ","Field <code>H_CHENA3</code> reader - ","Field <code>H_CHENA3</code> writer - ","Field <code>H_DEVADDR3</code> reader - ","Field <code>H_DEVADDR3</code> writer - ","Field <code>H_EC3</code> reader - ","Field <code>H_EC3</code> writer - ","Field <code>H_EPDIR3</code> reader - ","Field <code>H_EPDIR3</code> writer - ","Field <code>H_EPNUM3</code> reader - ","Field <code>H_EPNUM3</code> writer - ","Field <code>H_EPTYPE3</code> reader - ","Field <code>H_EPTYPE3</code> writer - ","Field <code>H_LSPDDEV3</code> reader - ","Field <code>H_LSPDDEV3</code> writer - ","Field <code>H_MPS3</code> reader - ","Field <code>H_MPS3</code> writer - ","Field <code>H_ODDFRM3</code> reader - ","Field <code>H_ODDFRM3</code> writer - ","Register <code>HCCHAR3</code> reader","Register <code>HCCHAR3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30","Bit 30","Bit 31","Bit 31","Bits 22:28","Bits 22:28","Bit 21","Bit 21","Bit 15","Bit 15","Bits 11:14","Bits 11:14","Bits 18:19","Bits 18:19","Bit 17","Bit 17","Bits 0:10","Bits 0:10","Bit 29","Bit 29","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcchar4::R</code>.  You can …","Field <code>H_CHDIS4</code> reader - ","Field <code>H_CHDIS4</code> writer - ","Field <code>H_CHENA4</code> reader - ","Field <code>H_CHENA4</code> writer - ","Field <code>H_DEVADDR4</code> reader - ","Field <code>H_DEVADDR4</code> writer - ","Field <code>H_EC4</code> reader - ","Field <code>H_EC4</code> writer - ","Field <code>H_EPDIR4</code> reader - ","Field <code>H_EPDIR4</code> writer - ","Field <code>H_EPNUM4</code> reader - ","Field <code>H_EPNUM4</code> writer - ","Field <code>H_EPTYPE4</code> reader - ","Field <code>H_EPTYPE4</code> writer - ","Field <code>H_LSPDDEV4</code> reader - ","Field <code>H_LSPDDEV4</code> writer - ","Field <code>H_MPS4</code> reader - ","Field <code>H_MPS4</code> writer - ","Field <code>H_ODDFRM4</code> reader - ","Field <code>H_ODDFRM4</code> writer - ","Register <code>HCCHAR4</code> reader","Register <code>HCCHAR4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30","Bit 30","Bit 31","Bit 31","Bits 22:28","Bits 22:28","Bit 21","Bit 21","Bit 15","Bit 15","Bits 11:14","Bits 11:14","Bits 18:19","Bits 18:19","Bit 17","Bit 17","Bits 0:10","Bits 0:10","Bit 29","Bit 29","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcchar5::R</code>.  You can …","Field <code>H_CHDIS5</code> reader - ","Field <code>H_CHDIS5</code> writer - ","Field <code>H_CHENA5</code> reader - ","Field <code>H_CHENA5</code> writer - ","Field <code>H_DEVADDR5</code> reader - ","Field <code>H_DEVADDR5</code> writer - ","Field <code>H_EC5</code> reader - ","Field <code>H_EC5</code> writer - ","Field <code>H_EPDIR5</code> reader - ","Field <code>H_EPDIR5</code> writer - ","Field <code>H_EPNUM5</code> reader - ","Field <code>H_EPNUM5</code> writer - ","Field <code>H_EPTYPE5</code> reader - ","Field <code>H_EPTYPE5</code> writer - ","Field <code>H_LSPDDEV5</code> reader - ","Field <code>H_LSPDDEV5</code> writer - ","Field <code>H_MPS5</code> reader - ","Field <code>H_MPS5</code> writer - ","Field <code>H_ODDFRM5</code> reader - ","Field <code>H_ODDFRM5</code> writer - ","Register <code>HCCHAR5</code> reader","Register <code>HCCHAR5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30","Bit 30","Bit 31","Bit 31","Bits 22:28","Bits 22:28","Bit 21","Bit 21","Bit 15","Bit 15","Bits 11:14","Bits 11:14","Bits 18:19","Bits 18:19","Bit 17","Bit 17","Bits 0:10","Bits 0:10","Bit 29","Bit 29","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcchar6::R</code>.  You can …","Field <code>H_CHDIS6</code> reader - ","Field <code>H_CHDIS6</code> writer - ","Field <code>H_CHENA6</code> reader - ","Field <code>H_CHENA6</code> writer - ","Field <code>H_DEVADDR6</code> reader - ","Field <code>H_DEVADDR6</code> writer - ","Field <code>H_EC6</code> reader - ","Field <code>H_EC6</code> writer - ","Field <code>H_EPDIR6</code> reader - ","Field <code>H_EPDIR6</code> writer - ","Field <code>H_EPNUM6</code> reader - ","Field <code>H_EPNUM6</code> writer - ","Field <code>H_EPTYPE6</code> reader - ","Field <code>H_EPTYPE6</code> writer - ","Field <code>H_LSPDDEV6</code> reader - ","Field <code>H_LSPDDEV6</code> writer - ","Field <code>H_MPS6</code> reader - ","Field <code>H_MPS6</code> writer - ","Field <code>H_ODDFRM6</code> reader - ","Field <code>H_ODDFRM6</code> writer - ","Register <code>HCCHAR6</code> reader","Register <code>HCCHAR6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30","Bit 30","Bit 31","Bit 31","Bits 22:28","Bits 22:28","Bit 21","Bit 21","Bit 15","Bit 15","Bits 11:14","Bits 11:14","Bits 18:19","Bits 18:19","Bit 17","Bit 17","Bits 0:10","Bits 0:10","Bit 29","Bit 29","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcchar7::R</code>.  You can …","Field <code>H_CHDIS7</code> reader - ","Field <code>H_CHDIS7</code> writer - ","Field <code>H_CHENA7</code> reader - ","Field <code>H_CHENA7</code> writer - ","Field <code>H_DEVADDR7</code> reader - ","Field <code>H_DEVADDR7</code> writer - ","Field <code>H_EC7</code> reader - ","Field <code>H_EC7</code> writer - ","Field <code>H_EPDIR7</code> reader - ","Field <code>H_EPDIR7</code> writer - ","Field <code>H_EPNUM7</code> reader - ","Field <code>H_EPNUM7</code> writer - ","Field <code>H_EPTYPE7</code> reader - ","Field <code>H_EPTYPE7</code> writer - ","Field <code>H_LSPDDEV7</code> reader - ","Field <code>H_LSPDDEV7</code> writer - ","Field <code>H_MPS7</code> reader - ","Field <code>H_MPS7</code> writer - ","Field <code>H_ODDFRM7</code> reader - ","Field <code>H_ODDFRM7</code> writer - ","Register <code>HCCHAR7</code> reader","Register <code>HCCHAR7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30","Bit 30","Bit 31","Bit 31","Bits 22:28","Bits 22:28","Bit 21","Bit 21","Bit 15","Bit 15","Bits 11:14","Bits 11:14","Bits 18:19","Bits 18:19","Bit 17","Bit 17","Bits 0:10","Bits 0:10","Bit 29","Bit 29","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdma0::R</code>.  You can …","Field <code>H_DMAADDR0</code> reader - ","Field <code>H_DMAADDR0</code> writer - ","Register <code>HCDMA0</code> reader","Register <code>HCDMA0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdma1::R</code>.  You can …","Field <code>H_DMAADDR1</code> reader - ","Field <code>H_DMAADDR1</code> writer - ","Register <code>HCDMA1</code> reader","Register <code>HCDMA1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdma2::R</code>.  You can …","Field <code>H_DMAADDR2</code> reader - ","Field <code>H_DMAADDR2</code> writer - ","Register <code>HCDMA2</code> reader","Register <code>HCDMA2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdma3::R</code>.  You can …","Field <code>H_DMAADDR3</code> reader - ","Field <code>H_DMAADDR3</code> writer - ","Register <code>HCDMA3</code> reader","Register <code>HCDMA3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdma4::R</code>.  You can …","Field <code>H_DMAADDR4</code> reader - ","Field <code>H_DMAADDR4</code> writer - ","Register <code>HCDMA4</code> reader","Register <code>HCDMA4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdma5::R</code>.  You can …","Field <code>H_DMAADDR5</code> reader - ","Field <code>H_DMAADDR5</code> writer - ","Register <code>HCDMA5</code> reader","Register <code>HCDMA5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdma6::R</code>.  You can …","Field <code>H_DMAADDR6</code> reader - ","Field <code>H_DMAADDR6</code> writer - ","Register <code>HCDMA6</code> reader","Register <code>HCDMA6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdma7::R</code>.  You can …","Field <code>H_DMAADDR7</code> reader - ","Field <code>H_DMAADDR7</code> writer - ","Register <code>HCDMA7</code> reader","Register <code>HCDMA7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdmab0::R</code>.  See API.","Field <code>H_HCDMAB0</code> reader - ","Register <code>HCDMAB0</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdmab1::R</code>.  See API.","Field <code>H_HCDMAB1</code> reader - ","Register <code>HCDMAB1</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdmab2::R</code>.  See API.","Field <code>H_HCDMAB2</code> reader - ","Register <code>HCDMAB2</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdmab3::R</code>.  See API.","Field <code>H_HCDMAB3</code> reader - ","Register <code>HCDMAB3</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdmab4::R</code>.  See API.","Field <code>H_HCDMAB4</code> reader - ","Register <code>HCDMAB4</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdmab5::R</code>.  See API.","Field <code>H_HCDMAB5</code> reader - ","Register <code>HCDMAB5</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdmab6::R</code>.  See API.","Field <code>H_HCDMAB6</code> reader - ","Register <code>HCDMAB6</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcdmab7::R</code>.  See API.","Field <code>H_HCDMAB7</code> reader - ","Register <code>HCDMAB7</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcfg::R</code>.  You can <code>reset</code>…","Field <code>H_DESCDMA</code> reader - ","Field <code>H_DESCDMA</code> writer - ","Field <code>H_ENA32KHZS</code> reader - ","Field <code>H_ENA32KHZS</code> writer - ","Field <code>H_FRLISTEN</code> reader - ","Field <code>H_FRLISTEN</code> writer - ","Field <code>H_FSLSPCLKSEL</code> reader - ","Field <code>H_FSLSPCLKSEL</code> writer - ","Field <code>H_FSLSSUPP</code> reader - ","Field <code>H_FSLSSUPP</code> writer - ","Field <code>H_MODECHTIMEN</code> reader - ","Field <code>H_MODECHTIMEN</code> writer - ","Field <code>H_PERSCHEDENA</code> reader - ","Field <code>H_PERSCHEDENA</code> writer - ","Register <code>HCFG</code> reader","Register <code>HCFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 23","Bit 23","Bit 7","Bit 7","Bits 24:25","Bits 24:25","Bits 0:1","Bits 0:1","Bit 2","Bit 2","Bit 31","Bit 31","Bit 26","Bit 26","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcint0::R</code>.  You can …","Field <code>H_ACK0</code> reader - ","Field <code>H_ACK0</code> writer - ","Field <code>H_AHBERR0</code> reader - ","Field <code>H_AHBERR0</code> writer - ","Field <code>H_BBLERR0</code> reader - ","Field <code>H_BBLERR0</code> writer - ","Field <code>H_BNAINTR0</code> reader - ","Field <code>H_BNAINTR0</code> writer - ","Field <code>H_CHHLTD0</code> reader - ","Field <code>H_CHHLTD0</code> writer - ","Field <code>H_DATATGLERR0</code> reader - ","Field <code>H_DATATGLERR0</code> writer - ","Field <code>H_DESC_LST_ROLLINTR0</code> reader - ","Field <code>H_DESC_LST_ROLLINTR0</code> writer - ","Field <code>H_FRMOVRUN0</code> reader - ","Field <code>H_FRMOVRUN0</code> writer - ","Field <code>H_NACK0</code> reader - ","Field <code>H_NACK0</code> writer - ","Field <code>H_NYET0</code> reader - ","Field <code>H_NYET0</code> writer - ","Field <code>H_STALL0</code> reader - ","Field <code>H_STALL0</code> writer - ","Field <code>H_XACTERR0</code> reader - ","Field <code>H_XACTERR0</code> writer - ","Field <code>H_XCS_XACT_ERR0</code> reader - ","Field <code>H_XCS_XACT_ERR0</code> writer - ","Field <code>H_XFERCOMPL0</code> reader - ","Field <code>H_XFERCOMPL0</code> writer - ","Register <code>HCINT0</code> reader","Register <code>HCINT0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 12","Bit 12","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcint1::R</code>.  You can …","Field <code>H_ACK1</code> reader - ","Field <code>H_ACK1</code> writer - ","Field <code>H_AHBERR1</code> reader - ","Field <code>H_AHBERR1</code> writer - ","Field <code>H_BBLERR1</code> reader - ","Field <code>H_BBLERR1</code> writer - ","Field <code>H_BNAINTR1</code> reader - ","Field <code>H_BNAINTR1</code> writer - ","Field <code>H_CHHLTD1</code> reader - ","Field <code>H_CHHLTD1</code> writer - ","Field <code>H_DATATGLERR1</code> reader - ","Field <code>H_DATATGLERR1</code> writer - ","Field <code>H_DESC_LST_ROLLINTR1</code> reader - ","Field <code>H_DESC_LST_ROLLINTR1</code> writer - ","Field <code>H_FRMOVRUN1</code> reader - ","Field <code>H_FRMOVRUN1</code> writer - ","Field <code>H_NACK1</code> reader - ","Field <code>H_NACK1</code> writer - ","Field <code>H_NYET1</code> reader - ","Field <code>H_NYET1</code> writer - ","Field <code>H_STALL1</code> reader - ","Field <code>H_STALL1</code> writer - ","Field <code>H_XACTERR1</code> reader - ","Field <code>H_XACTERR1</code> writer - ","Field <code>H_XCS_XACT_ERR1</code> reader - ","Field <code>H_XCS_XACT_ERR1</code> writer - ","Field <code>H_XFERCOMPL1</code> reader - ","Field <code>H_XFERCOMPL1</code> writer - ","Register <code>HCINT1</code> reader","Register <code>HCINT1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 12","Bit 12","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcint2::R</code>.  You can …","Field <code>H_ACK2</code> reader - ","Field <code>H_ACK2</code> writer - ","Field <code>H_AHBERR2</code> reader - ","Field <code>H_AHBERR2</code> writer - ","Field <code>H_BBLERR2</code> reader - ","Field <code>H_BBLERR2</code> writer - ","Field <code>H_BNAINTR2</code> reader - ","Field <code>H_BNAINTR2</code> writer - ","Field <code>H_CHHLTD2</code> reader - ","Field <code>H_CHHLTD2</code> writer - ","Field <code>H_DATATGLERR2</code> reader - ","Field <code>H_DATATGLERR2</code> writer - ","Field <code>H_DESC_LST_ROLLINTR2</code> reader - ","Field <code>H_DESC_LST_ROLLINTR2</code> writer - ","Field <code>H_FRMOVRUN2</code> reader - ","Field <code>H_FRMOVRUN2</code> writer - ","Field <code>H_NACK2</code> reader - ","Field <code>H_NACK2</code> writer - ","Field <code>H_NYET2</code> reader - ","Field <code>H_NYET2</code> writer - ","Field <code>H_STALL2</code> reader - ","Field <code>H_STALL2</code> writer - ","Field <code>H_XACTERR2</code> reader - ","Field <code>H_XACTERR2</code> writer - ","Field <code>H_XCS_XACT_ERR2</code> reader - ","Field <code>H_XCS_XACT_ERR2</code> writer - ","Field <code>H_XFERCOMPL2</code> reader - ","Field <code>H_XFERCOMPL2</code> writer - ","Register <code>HCINT2</code> reader","Register <code>HCINT2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 12","Bit 12","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcint3::R</code>.  You can …","Field <code>H_ACK3</code> reader - ","Field <code>H_ACK3</code> writer - ","Field <code>H_AHBERR3</code> reader - ","Field <code>H_AHBERR3</code> writer - ","Field <code>H_BBLERR3</code> reader - ","Field <code>H_BBLERR3</code> writer - ","Field <code>H_BNAINTR3</code> reader - ","Field <code>H_BNAINTR3</code> writer - ","Field <code>H_CHHLTD3</code> reader - ","Field <code>H_CHHLTD3</code> writer - ","Field <code>H_DATATGLERR3</code> reader - ","Field <code>H_DATATGLERR3</code> writer - ","Field <code>H_DESC_LST_ROLLINTR3</code> reader - ","Field <code>H_DESC_LST_ROLLINTR3</code> writer - ","Field <code>H_FRMOVRUN3</code> reader - ","Field <code>H_FRMOVRUN3</code> writer - ","Field <code>H_NACK3</code> reader - ","Field <code>H_NACK3</code> writer - ","Field <code>H_NYET3</code> reader - ","Field <code>H_NYET3</code> writer - ","Field <code>H_STALL3</code> reader - ","Field <code>H_STALL3</code> writer - ","Field <code>H_XACTERR3</code> reader - ","Field <code>H_XACTERR3</code> writer - ","Field <code>H_XCS_XACT_ERR3</code> reader - ","Field <code>H_XCS_XACT_ERR3</code> writer - ","Field <code>H_XFERCOMPL3</code> reader - ","Field <code>H_XFERCOMPL3</code> writer - ","Register <code>HCINT3</code> reader","Register <code>HCINT3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 12","Bit 12","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcint4::R</code>.  You can …","Field <code>H_ACK4</code> reader - ","Field <code>H_ACK4</code> writer - ","Field <code>H_AHBERR4</code> reader - ","Field <code>H_AHBERR4</code> writer - ","Field <code>H_BBLERR4</code> reader - ","Field <code>H_BBLERR4</code> writer - ","Field <code>H_BNAINTR4</code> reader - ","Field <code>H_BNAINTR4</code> writer - ","Field <code>H_CHHLTD4</code> reader - ","Field <code>H_CHHLTD4</code> writer - ","Field <code>H_DATATGLERR4</code> reader - ","Field <code>H_DATATGLERR4</code> writer - ","Field <code>H_DESC_LST_ROLLINTR4</code> reader - ","Field <code>H_DESC_LST_ROLLINTR4</code> writer - ","Field <code>H_FRMOVRUN4</code> reader - ","Field <code>H_FRMOVRUN4</code> writer - ","Field <code>H_NACK4</code> reader - ","Field <code>H_NACK4</code> writer - ","Field <code>H_NYET4</code> reader - ","Field <code>H_NYET4</code> writer - ","Field <code>H_STALL4</code> reader - ","Field <code>H_STALL4</code> writer - ","Field <code>H_XACTERR4</code> reader - ","Field <code>H_XACTERR4</code> writer - ","Field <code>H_XCS_XACT_ERR4</code> reader - ","Field <code>H_XCS_XACT_ERR4</code> writer - ","Field <code>H_XFERCOMPL4</code> reader - ","Field <code>H_XFERCOMPL4</code> writer - ","Register <code>HCINT4</code> reader","Register <code>HCINT4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 12","Bit 12","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcint5::R</code>.  You can …","Field <code>H_ACK5</code> reader - ","Field <code>H_ACK5</code> writer - ","Field <code>H_AHBERR5</code> reader - ","Field <code>H_AHBERR5</code> writer - ","Field <code>H_BBLERR5</code> reader - ","Field <code>H_BBLERR5</code> writer - ","Field <code>H_BNAINTR5</code> reader - ","Field <code>H_BNAINTR5</code> writer - ","Field <code>H_CHHLTD5</code> reader - ","Field <code>H_CHHLTD5</code> writer - ","Field <code>H_DATATGLERR5</code> reader - ","Field <code>H_DATATGLERR5</code> writer - ","Field <code>H_DESC_LST_ROLLINTR5</code> reader - ","Field <code>H_DESC_LST_ROLLINTR5</code> writer - ","Field <code>H_FRMOVRUN5</code> reader - ","Field <code>H_FRMOVRUN5</code> writer - ","Field <code>H_NACK5</code> reader - ","Field <code>H_NACK5</code> writer - ","Field <code>H_NYET5</code> reader - ","Field <code>H_NYET5</code> writer - ","Field <code>H_STALL5</code> reader - ","Field <code>H_STALL5</code> writer - ","Field <code>H_XACTERR5</code> reader - ","Field <code>H_XACTERR5</code> writer - ","Field <code>H_XCS_XACT_ERR5</code> reader - ","Field <code>H_XCS_XACT_ERR5</code> writer - ","Field <code>H_XFERCOMPL5</code> reader - ","Field <code>H_XFERCOMPL5</code> writer - ","Register <code>HCINT5</code> reader","Register <code>HCINT5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 12","Bit 12","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcint6::R</code>.  You can …","Field <code>H_ACK6</code> reader - ","Field <code>H_ACK6</code> writer - ","Field <code>H_AHBERR6</code> reader - ","Field <code>H_AHBERR6</code> writer - ","Field <code>H_BBLERR6</code> reader - ","Field <code>H_BBLERR6</code> writer - ","Field <code>H_BNAINTR6</code> reader - ","Field <code>H_BNAINTR6</code> writer - ","Field <code>H_CHHLTD6</code> reader - ","Field <code>H_CHHLTD6</code> writer - ","Field <code>H_DATATGLERR6</code> reader - ","Field <code>H_DATATGLERR6</code> writer - ","Field <code>H_DESC_LST_ROLLINTR6</code> reader - ","Field <code>H_DESC_LST_ROLLINTR6</code> writer - ","Field <code>H_FRMOVRUN6</code> reader - ","Field <code>H_FRMOVRUN6</code> writer - ","Field <code>H_NACK6</code> reader - ","Field <code>H_NACK6</code> writer - ","Field <code>H_NYET6</code> reader - ","Field <code>H_NYET6</code> writer - ","Field <code>H_STALL6</code> reader - ","Field <code>H_STALL6</code> writer - ","Field <code>H_XACTERR6</code> reader - ","Field <code>H_XACTERR6</code> writer - ","Field <code>H_XCS_XACT_ERR6</code> reader - ","Field <code>H_XCS_XACT_ERR6</code> writer - ","Field <code>H_XFERCOMPL6</code> reader - ","Field <code>H_XFERCOMPL6</code> writer - ","Register <code>HCINT6</code> reader","Register <code>HCINT6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 12","Bit 12","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcint7::R</code>.  You can …","Field <code>H_ACK7</code> reader - ","Field <code>H_ACK7</code> writer - ","Field <code>H_AHBERR7</code> reader - ","Field <code>H_AHBERR7</code> writer - ","Field <code>H_BBLERR7</code> reader - ","Field <code>H_BBLERR7</code> writer - ","Field <code>H_BNAINTR7</code> reader - ","Field <code>H_BNAINTR7</code> writer - ","Field <code>H_CHHLTD7</code> reader - ","Field <code>H_CHHLTD7</code> writer - ","Field <code>H_DATATGLERR7</code> reader - ","Field <code>H_DATATGLERR7</code> writer - ","Field <code>H_DESC_LST_ROLLINTR7</code> reader - ","Field <code>H_DESC_LST_ROLLINTR7</code> writer - ","Field <code>H_FRMOVRUN7</code> reader - ","Field <code>H_FRMOVRUN7</code> writer - ","Field <code>H_NACK7</code> reader - ","Field <code>H_NACK7</code> writer - ","Field <code>H_NYET7</code> reader - ","Field <code>H_NYET7</code> writer - ","Field <code>H_STALL7</code> reader - ","Field <code>H_STALL7</code> writer - ","Field <code>H_XACTERR7</code> reader - ","Field <code>H_XACTERR7</code> writer - ","Field <code>H_XCS_XACT_ERR7</code> reader - ","Field <code>H_XCS_XACT_ERR7</code> writer - ","Field <code>H_XFERCOMPL7</code> reader - ","Field <code>H_XFERCOMPL7</code> writer - ","Register <code>HCINT7</code> reader","Register <code>HCINT7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 12","Bit 12","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcintmsk0::R</code>.  You can …","Field <code>H_ACKMSK0</code> reader - ","Field <code>H_ACKMSK0</code> writer - ","Field <code>H_AHBERRMSK0</code> reader - ","Field <code>H_AHBERRMSK0</code> writer - ","Field <code>H_BBLERRMSK0</code> reader - ","Field <code>H_BBLERRMSK0</code> writer - ","Field <code>H_BNAINTRMSK0</code> reader - ","Field <code>H_BNAINTRMSK0</code> writer - ","Field <code>H_CHHLTDMSK0</code> reader - ","Field <code>H_CHHLTDMSK0</code> writer - ","Field <code>H_DATATGLERRMSK0</code> reader - ","Field <code>H_DATATGLERRMSK0</code> writer - ","Field <code>H_DESC_LST_ROLLINTRMSK0</code> reader - ","Field <code>H_DESC_LST_ROLLINTRMSK0</code> writer - ","Field <code>H_FRMOVRUNMSK0</code> reader - ","Field <code>H_FRMOVRUNMSK0</code> writer - ","Field <code>H_NAKMSK0</code> reader - ","Field <code>H_NAKMSK0</code> writer - ","Field <code>H_NYETMSK0</code> reader - ","Field <code>H_NYETMSK0</code> writer - ","Field <code>H_STALLMSK0</code> reader - ","Field <code>H_STALLMSK0</code> writer - ","Field <code>H_XACTERRMSK0</code> reader - ","Field <code>H_XACTERRMSK0</code> writer - ","Field <code>H_XFERCOMPLMSK0</code> reader - ","Field <code>H_XFERCOMPLMSK0</code> writer - ","Register <code>HCINTMSK0</code> reader","Register <code>HCINTMSK0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcintmsk1::R</code>.  You can …","Field <code>H_ACKMSK1</code> reader - ","Field <code>H_ACKMSK1</code> writer - ","Field <code>H_AHBERRMSK1</code> reader - ","Field <code>H_AHBERRMSK1</code> writer - ","Field <code>H_BBLERRMSK1</code> reader - ","Field <code>H_BBLERRMSK1</code> writer - ","Field <code>H_BNAINTRMSK1</code> reader - ","Field <code>H_BNAINTRMSK1</code> writer - ","Field <code>H_CHHLTDMSK1</code> reader - ","Field <code>H_CHHLTDMSK1</code> writer - ","Field <code>H_DATATGLERRMSK1</code> reader - ","Field <code>H_DATATGLERRMSK1</code> writer - ","Field <code>H_DESC_LST_ROLLINTRMSK1</code> reader - ","Field <code>H_DESC_LST_ROLLINTRMSK1</code> writer - ","Field <code>H_FRMOVRUNMSK1</code> reader - ","Field <code>H_FRMOVRUNMSK1</code> writer - ","Field <code>H_NAKMSK1</code> reader - ","Field <code>H_NAKMSK1</code> writer - ","Field <code>H_NYETMSK1</code> reader - ","Field <code>H_NYETMSK1</code> writer - ","Field <code>H_STALLMSK1</code> reader - ","Field <code>H_STALLMSK1</code> writer - ","Field <code>H_XACTERRMSK1</code> reader - ","Field <code>H_XACTERRMSK1</code> writer - ","Field <code>H_XFERCOMPLMSK1</code> reader - ","Field <code>H_XFERCOMPLMSK1</code> writer - ","Register <code>HCINTMSK1</code> reader","Register <code>HCINTMSK1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcintmsk2::R</code>.  You can …","Field <code>H_ACKMSK2</code> reader - ","Field <code>H_ACKMSK2</code> writer - ","Field <code>H_AHBERRMSK2</code> reader - ","Field <code>H_AHBERRMSK2</code> writer - ","Field <code>H_BBLERRMSK2</code> reader - ","Field <code>H_BBLERRMSK2</code> writer - ","Field <code>H_BNAINTRMSK2</code> reader - ","Field <code>H_BNAINTRMSK2</code> writer - ","Field <code>H_CHHLTDMSK2</code> reader - ","Field <code>H_CHHLTDMSK2</code> writer - ","Field <code>H_DATATGLERRMSK2</code> reader - ","Field <code>H_DATATGLERRMSK2</code> writer - ","Field <code>H_DESC_LST_ROLLINTRMSK2</code> reader - ","Field <code>H_DESC_LST_ROLLINTRMSK2</code> writer - ","Field <code>H_FRMOVRUNMSK2</code> reader - ","Field <code>H_FRMOVRUNMSK2</code> writer - ","Field <code>H_NAKMSK2</code> reader - ","Field <code>H_NAKMSK2</code> writer - ","Field <code>H_NYETMSK2</code> reader - ","Field <code>H_NYETMSK2</code> writer - ","Field <code>H_STALLMSK2</code> reader - ","Field <code>H_STALLMSK2</code> writer - ","Field <code>H_XACTERRMSK2</code> reader - ","Field <code>H_XACTERRMSK2</code> writer - ","Field <code>H_XFERCOMPLMSK2</code> reader - ","Field <code>H_XFERCOMPLMSK2</code> writer - ","Register <code>HCINTMSK2</code> reader","Register <code>HCINTMSK2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcintmsk3::R</code>.  You can …","Field <code>H_ACKMSK3</code> reader - ","Field <code>H_ACKMSK3</code> writer - ","Field <code>H_AHBERRMSK3</code> reader - ","Field <code>H_AHBERRMSK3</code> writer - ","Field <code>H_BBLERRMSK3</code> reader - ","Field <code>H_BBLERRMSK3</code> writer - ","Field <code>H_BNAINTRMSK3</code> reader - ","Field <code>H_BNAINTRMSK3</code> writer - ","Field <code>H_CHHLTDMSK3</code> reader - ","Field <code>H_CHHLTDMSK3</code> writer - ","Field <code>H_DATATGLERRMSK3</code> reader - ","Field <code>H_DATATGLERRMSK3</code> writer - ","Field <code>H_DESC_LST_ROLLINTRMSK3</code> reader - ","Field <code>H_DESC_LST_ROLLINTRMSK3</code> writer - ","Field <code>H_FRMOVRUNMSK3</code> reader - ","Field <code>H_FRMOVRUNMSK3</code> writer - ","Field <code>H_NAKMSK3</code> reader - ","Field <code>H_NAKMSK3</code> writer - ","Field <code>H_NYETMSK3</code> reader - ","Field <code>H_NYETMSK3</code> writer - ","Field <code>H_STALLMSK3</code> reader - ","Field <code>H_STALLMSK3</code> writer - ","Field <code>H_XACTERRMSK3</code> reader - ","Field <code>H_XACTERRMSK3</code> writer - ","Field <code>H_XFERCOMPLMSK3</code> reader - ","Field <code>H_XFERCOMPLMSK3</code> writer - ","Register <code>HCINTMSK3</code> reader","Register <code>HCINTMSK3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcintmsk4::R</code>.  You can …","Field <code>H_ACKMSK4</code> reader - ","Field <code>H_ACKMSK4</code> writer - ","Field <code>H_AHBERRMSK4</code> reader - ","Field <code>H_AHBERRMSK4</code> writer - ","Field <code>H_BBLERRMSK4</code> reader - ","Field <code>H_BBLERRMSK4</code> writer - ","Field <code>H_BNAINTRMSK4</code> reader - ","Field <code>H_BNAINTRMSK4</code> writer - ","Field <code>H_CHHLTDMSK4</code> reader - ","Field <code>H_CHHLTDMSK4</code> writer - ","Field <code>H_DATATGLERRMSK4</code> reader - ","Field <code>H_DATATGLERRMSK4</code> writer - ","Field <code>H_DESC_LST_ROLLINTRMSK4</code> reader - ","Field <code>H_DESC_LST_ROLLINTRMSK4</code> writer - ","Field <code>H_FRMOVRUNMSK4</code> reader - ","Field <code>H_FRMOVRUNMSK4</code> writer - ","Field <code>H_NAKMSK4</code> reader - ","Field <code>H_NAKMSK4</code> writer - ","Field <code>H_NYETMSK4</code> reader - ","Field <code>H_NYETMSK4</code> writer - ","Field <code>H_STALLMSK4</code> reader - ","Field <code>H_STALLMSK4</code> writer - ","Field <code>H_XACTERRMSK4</code> reader - ","Field <code>H_XACTERRMSK4</code> writer - ","Field <code>H_XFERCOMPLMSK4</code> reader - ","Field <code>H_XFERCOMPLMSK4</code> writer - ","Register <code>HCINTMSK4</code> reader","Register <code>HCINTMSK4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcintmsk5::R</code>.  You can …","Field <code>H_ACKMSK5</code> reader - ","Field <code>H_ACKMSK5</code> writer - ","Field <code>H_AHBERRMSK5</code> reader - ","Field <code>H_AHBERRMSK5</code> writer - ","Field <code>H_BBLERRMSK5</code> reader - ","Field <code>H_BBLERRMSK5</code> writer - ","Field <code>H_BNAINTRMSK5</code> reader - ","Field <code>H_BNAINTRMSK5</code> writer - ","Field <code>H_CHHLTDMSK5</code> reader - ","Field <code>H_CHHLTDMSK5</code> writer - ","Field <code>H_DATATGLERRMSK5</code> reader - ","Field <code>H_DATATGLERRMSK5</code> writer - ","Field <code>H_DESC_LST_ROLLINTRMSK5</code> reader - ","Field <code>H_DESC_LST_ROLLINTRMSK5</code> writer - ","Field <code>H_FRMOVRUNMSK5</code> reader - ","Field <code>H_FRMOVRUNMSK5</code> writer - ","Field <code>H_NAKMSK5</code> reader - ","Field <code>H_NAKMSK5</code> writer - ","Field <code>H_NYETMSK5</code> reader - ","Field <code>H_NYETMSK5</code> writer - ","Field <code>H_STALLMSK5</code> reader - ","Field <code>H_STALLMSK5</code> writer - ","Field <code>H_XACTERRMSK5</code> reader - ","Field <code>H_XACTERRMSK5</code> writer - ","Field <code>H_XFERCOMPLMSK5</code> reader - ","Field <code>H_XFERCOMPLMSK5</code> writer - ","Register <code>HCINTMSK5</code> reader","Register <code>HCINTMSK5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcintmsk6::R</code>.  You can …","Field <code>H_ACKMSK6</code> reader - ","Field <code>H_ACKMSK6</code> writer - ","Field <code>H_AHBERRMSK6</code> reader - ","Field <code>H_AHBERRMSK6</code> writer - ","Field <code>H_BBLERRMSK6</code> reader - ","Field <code>H_BBLERRMSK6</code> writer - ","Field <code>H_BNAINTRMSK6</code> reader - ","Field <code>H_BNAINTRMSK6</code> writer - ","Field <code>H_CHHLTDMSK6</code> reader - ","Field <code>H_CHHLTDMSK6</code> writer - ","Field <code>H_DATATGLERRMSK6</code> reader - ","Field <code>H_DATATGLERRMSK6</code> writer - ","Field <code>H_DESC_LST_ROLLINTRMSK6</code> reader - ","Field <code>H_DESC_LST_ROLLINTRMSK6</code> writer - ","Field <code>H_FRMOVRUNMSK6</code> reader - ","Field <code>H_FRMOVRUNMSK6</code> writer - ","Field <code>H_NAKMSK6</code> reader - ","Field <code>H_NAKMSK6</code> writer - ","Field <code>H_NYETMSK6</code> reader - ","Field <code>H_NYETMSK6</code> writer - ","Field <code>H_STALLMSK6</code> reader - ","Field <code>H_STALLMSK6</code> writer - ","Field <code>H_XACTERRMSK6</code> reader - ","Field <code>H_XACTERRMSK6</code> writer - ","Field <code>H_XFERCOMPLMSK6</code> reader - ","Field <code>H_XFERCOMPLMSK6</code> writer - ","Register <code>HCINTMSK6</code> reader","Register <code>HCINTMSK6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hcintmsk7::R</code>.  You can …","Field <code>H_ACKMSK7</code> reader - ","Field <code>H_ACKMSK7</code> writer - ","Field <code>H_AHBERRMSK7</code> reader - ","Field <code>H_AHBERRMSK7</code> writer - ","Field <code>H_BBLERRMSK7</code> reader - ","Field <code>H_BBLERRMSK7</code> writer - ","Field <code>H_BNAINTRMSK7</code> reader - ","Field <code>H_BNAINTRMSK7</code> writer - ","Field <code>H_CHHLTDMSK7</code> reader - ","Field <code>H_CHHLTDMSK7</code> writer - ","Field <code>H_DATATGLERRMSK7</code> reader - ","Field <code>H_DATATGLERRMSK7</code> writer - ","Field <code>H_DESC_LST_ROLLINTRMSK7</code> reader - ","Field <code>H_DESC_LST_ROLLINTRMSK7</code> writer - ","Field <code>H_FRMOVRUNMSK7</code> reader - ","Field <code>H_FRMOVRUNMSK7</code> writer - ","Field <code>H_NAKMSK7</code> reader - ","Field <code>H_NAKMSK7</code> writer - ","Field <code>H_NYETMSK7</code> reader - ","Field <code>H_NYETMSK7</code> writer - ","Field <code>H_STALLMSK7</code> reader - ","Field <code>H_STALLMSK7</code> writer - ","Field <code>H_XACTERRMSK7</code> reader - ","Field <code>H_XACTERRMSK7</code> writer - ","Field <code>H_XFERCOMPLMSK7</code> reader - ","Field <code>H_XFERCOMPLMSK7</code> writer - ","Register <code>HCINTMSK7</code> reader","Register <code>HCINTMSK7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 8","Bit 8","Bit 11","Bit 11","Bit 1","Bit 1","Bit 10","Bit 10","Bit 13","Bit 13","Bit 9","Bit 9","Bit 4","Bit 4","Bit 6","Bit 6","Bit 3","Bit 3","Bit 7","Bit 7","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hctsiz0::R</code>.  You can …","Field <code>H_DOPNG0</code> reader - ","Field <code>H_DOPNG0</code> writer - ","Field <code>H_PID0</code> reader - ","Field <code>H_PID0</code> writer - ","Field <code>H_PKTCNT0</code> reader - ","Field <code>H_PKTCNT0</code> writer - ","Field <code>H_XFERSIZE0</code> reader - ","Field <code>H_XFERSIZE0</code> writer - ","Register <code>HCTSIZ0</code> reader","Register <code>HCTSIZ0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31","Bit 31","Bits 29:30","Bits 29:30","Bits 19:28","Bits 19:28","Bits 0:18","Bits 0:18","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hctsiz1::R</code>.  You can …","Field <code>H_DOPNG1</code> reader - ","Field <code>H_DOPNG1</code> writer - ","Field <code>H_PID1</code> reader - ","Field <code>H_PID1</code> writer - ","Field <code>H_PKTCNT1</code> reader - ","Field <code>H_PKTCNT1</code> writer - ","Field <code>H_XFERSIZE1</code> reader - ","Field <code>H_XFERSIZE1</code> writer - ","Register <code>HCTSIZ1</code> reader","Register <code>HCTSIZ1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31","Bit 31","Bits 29:30","Bits 29:30","Bits 19:28","Bits 19:28","Bits 0:18","Bits 0:18","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hctsiz2::R</code>.  You can …","Field <code>H_DOPNG2</code> reader - ","Field <code>H_DOPNG2</code> writer - ","Field <code>H_PID2</code> reader - ","Field <code>H_PID2</code> writer - ","Field <code>H_PKTCNT2</code> reader - ","Field <code>H_PKTCNT2</code> writer - ","Field <code>H_XFERSIZE2</code> reader - ","Field <code>H_XFERSIZE2</code> writer - ","Register <code>HCTSIZ2</code> reader","Register <code>HCTSIZ2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31","Bit 31","Bits 29:30","Bits 29:30","Bits 19:28","Bits 19:28","Bits 0:18","Bits 0:18","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hctsiz3::R</code>.  You can …","Field <code>H_DOPNG3</code> reader - ","Field <code>H_DOPNG3</code> writer - ","Field <code>H_PID3</code> reader - ","Field <code>H_PID3</code> writer - ","Field <code>H_PKTCNT3</code> reader - ","Field <code>H_PKTCNT3</code> writer - ","Field <code>H_XFERSIZE3</code> reader - ","Field <code>H_XFERSIZE3</code> writer - ","Register <code>HCTSIZ3</code> reader","Register <code>HCTSIZ3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31","Bit 31","Bits 29:30","Bits 29:30","Bits 19:28","Bits 19:28","Bits 0:18","Bits 0:18","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hctsiz4::R</code>.  You can …","Field <code>H_DOPNG4</code> reader - ","Field <code>H_DOPNG4</code> writer - ","Field <code>H_PID4</code> reader - ","Field <code>H_PID4</code> writer - ","Field <code>H_PKTCNT4</code> reader - ","Field <code>H_PKTCNT4</code> writer - ","Field <code>H_XFERSIZE4</code> reader - ","Field <code>H_XFERSIZE4</code> writer - ","Register <code>HCTSIZ4</code> reader","Register <code>HCTSIZ4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31","Bit 31","Bits 29:30","Bits 29:30","Bits 19:28","Bits 19:28","Bits 0:18","Bits 0:18","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hctsiz5::R</code>.  You can …","Field <code>H_DOPNG5</code> reader - ","Field <code>H_DOPNG5</code> writer - ","Field <code>H_PID5</code> reader - ","Field <code>H_PID5</code> writer - ","Field <code>H_PKTCNT5</code> reader - ","Field <code>H_PKTCNT5</code> writer - ","Field <code>H_XFERSIZE5</code> reader - ","Field <code>H_XFERSIZE5</code> writer - ","Register <code>HCTSIZ5</code> reader","Register <code>HCTSIZ5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31","Bit 31","Bits 29:30","Bits 29:30","Bits 19:28","Bits 19:28","Bits 0:18","Bits 0:18","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hctsiz6::R</code>.  You can …","Field <code>H_DOPNG6</code> reader - ","Field <code>H_DOPNG6</code> writer - ","Field <code>H_PID6</code> reader - ","Field <code>H_PID6</code> writer - ","Field <code>H_PKTCNT6</code> reader - ","Field <code>H_PKTCNT6</code> writer - ","Field <code>H_XFERSIZE6</code> reader - ","Field <code>H_XFERSIZE6</code> writer - ","Register <code>HCTSIZ6</code> reader","Register <code>HCTSIZ6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31","Bit 31","Bits 29:30","Bits 29:30","Bits 19:28","Bits 19:28","Bits 0:18","Bits 0:18","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hctsiz7::R</code>.  You can …","Field <code>H_DOPNG7</code> reader - ","Field <code>H_DOPNG7</code> writer - ","Field <code>H_PID7</code> reader - ","Field <code>H_PID7</code> writer - ","Field <code>H_PKTCNT7</code> reader - ","Field <code>H_PKTCNT7</code> writer - ","Field <code>H_XFERSIZE7</code> reader - ","Field <code>H_XFERSIZE7</code> writer - ","Register <code>HCTSIZ7</code> reader","Register <code>HCTSIZ7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31","Bit 31","Bits 29:30","Bits 29:30","Bits 19:28","Bits 19:28","Bits 0:18","Bits 0:18","Calls <code>U::from(self)</code>.","","","","Field <code>FRINT</code> reader - ","Field <code>FRINT</code> writer - ","Field <code>HFIRRLDCTRL</code> reader - ","Field <code>HFIRRLDCTRL</code> writer - ","You can <code>read</code> this register and get <code>hfir::R</code>.  You can <code>reset</code>…","Register <code>HFIR</code> reader","Register <code>HFIR</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Bit 16","Bit 16","Calls <code>U::from(self)</code>.","","","","Field <code>HFLBADDR</code> reader - ","You can <code>read</code> this register and get <code>hflbaddr::R</code>.  You can …","Field <code>HFLBADDR</code> writer - ","Register <code>HFLBADDR</code> reader","Register <code>HFLBADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>FRNUM</code> reader - ","Field <code>FRREM</code> reader - ","You can <code>read</code> this register and get <code>hfnum::R</code>.  See API.","Register <code>HFNUM</code> reader","","","Bits 0:13","Returns the argument unchanged.","Bits 16:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hprt::R</code>.  You can <code>reset</code>…","Field <code>PRTCONNDET</code> reader - ","Field <code>PRTCONNDET</code> writer - ","Field <code>PRTCONNSTS</code> reader - ","Field <code>PRTENA</code> reader - ","Field <code>PRTENA</code> writer - ","Field <code>PRTENCHNG</code> reader - ","Field <code>PRTENCHNG</code> writer - ","Field <code>PRTLNSTS</code> reader - ","Field <code>PRTOVRCURRACT</code> reader - ","Field <code>PRTOVRCURRCHNG</code> reader - ","Field <code>PRTOVRCURRCHNG</code> writer - ","Field <code>PRTPWR</code> reader - ","Field <code>PRTPWR</code> writer - ","Field <code>PRTRES</code> reader - ","Field <code>PRTRES</code> writer - ","Field <code>PRTRST</code> reader - ","Field <code>PRTRST</code> writer - ","Field <code>PRTSPD</code> reader - ","Field <code>PRTSUSP</code> reader - ","Field <code>PRTSUSP</code> writer - ","Field <code>PRTTSTCTL</code> reader - ","Field <code>PRTTSTCTL</code> writer - ","Register <code>HPRT</code> reader","Register <code>HPRT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bit 0","Bit 2","Bit 2","Bit 3","Bit 3","Bits 10:11","Bit 4","Bit 5","Bit 5","Bit 12","Bit 12","Bit 6","Bit 6","Bit 8","Bit 8","Bits 17:18","Bit 7","Bit 7","Bits 13:16","Bits 13:16","","","","You can <code>read</code> this register and get <code>hptxfsiz::R</code>.  You can …","Field <code>PTXFSIZE</code> reader - ","Field <code>PTXFSIZE</code> writer - ","Field <code>PTXFSTADDR</code> reader - ","Field <code>PTXFSTADDR</code> writer - ","Register <code>HPTXFSIZ</code> reader","Register <code>HPTXFSIZ</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31","Bits 16:31","Bits 0:15","Bits 0:15","","","","You can <code>read</code> this register and get <code>hptxsts::R</code>.  See API.","Field <code>PTXFSPCAVAIL</code> reader - ","Field <code>PTXQSPCAVAIL</code> reader - ","Field <code>PTXQTOP</code> reader - ","Register <code>HPTXSTS</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 16:20","Bits 24:31","","","","Field <code>GATEHCLK</code> reader - ","Field <code>GATEHCLK</code> writer - ","Field <code>L1SUSPENDED</code> reader - ","You can <code>read</code> this register and get <code>pcgcctl::R</code>.  You can …","Field <code>PHYSLEEP</code> reader - ","Field <code>PWRCLMP</code> reader - ","Field <code>PWRCLMP</code> writer - ","Register <code>PCGCCTL</code> reader","Field <code>RESETAFTERSUSP</code> reader - ","Field <code>RESETAFTERSUSP</code> writer - ","Field <code>RSTPDWNMODULE</code> reader - ","Field <code>RSTPDWNMODULE</code> writer - ","Field <code>STOPPCLK</code> reader - ","Field <code>STOPPCLK</code> writer - ","Register <code>PCGCCTL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 1","Bit 1","Calls <code>U::from(self)</code>.","Bit 7","Bit 6","Bit 2","Bit 2","Bit 8","Bit 8","Bit 3","Bit 3","Bit 0","Bit 0","","","","DATE (rw) register accessor: Version Control Register","OTG_CONF (rw) register accessor: USB OTG Wrapper Configure …","Register block","TEST_CONF (rw) register accessor: USB Internal PHY Testing …","","","Version Control Register","0x3fc - Version Control Register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","USB OTG Wrapper Configure Register","0x00 - USB OTG Wrapper Configure Register","USB Internal PHY Testing Register","0x04 - USB Internal PHY Testing Register","","","","Version Control Register","Register <code>DATE</code> reader","Field <code>USB_WRAP_DATE</code> reader - Date register","Field <code>USB_WRAP_DATE</code> writer - Date register","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Date register","Bits 0:31 - Date register","Field <code>AHB_CLK_FORCE_ON</code> reader - Force ahb clock always on","Field <code>AHB_CLK_FORCE_ON</code> writer - Force ahb clock always on","Field <code>CLK_EN</code> reader - Disable auto clock gating of CSR …","Field <code>CLK_EN</code> writer - Disable auto clock gating of CSR …","Field <code>DBNCE_FLTR_BYPASS</code> reader - Bypass Debounce filters …","Field <code>DBNCE_FLTR_BYPASS</code> writer - Bypass Debounce filters …","Field <code>DFIFO_FORCE_PD</code> reader - Force the dfifo to go into …","Field <code>DFIFO_FORCE_PD</code> writer - Force the dfifo to go into …","Field <code>DFIFO_FORCE_PU</code> reader - Disable the dfifo to go into …","Field <code>DFIFO_FORCE_PU</code> writer - Disable the dfifo to go into …","Field <code>DM_PULLDOWN</code> reader - Controlle USB D+ pulldown","Field <code>DM_PULLDOWN</code> writer - Controlle USB D+ pulldown","Field <code>DM_PULLUP</code> reader - Controlle USB D+ pullup","Field <code>DM_PULLUP</code> writer - Controlle USB D+ pullup","Field <code>DP_PULLDOWN</code> reader - Controlle USB D+ pulldown","Field <code>DP_PULLDOWN</code> writer - Controlle USB D+ pulldown","Field <code>DP_PULLUP</code> reader - Controlle USB D+ pullup","Field <code>DP_PULLUP</code> writer - Controlle USB D+ pullup","Field <code>EXCHG_PINS_OVERRIDE</code> reader - Enable software …","Field <code>EXCHG_PINS_OVERRIDE</code> writer - Enable software …","Field <code>EXCHG_PINS</code> reader - USB D+ D- exchange. 1’b0: don…","Field <code>EXCHG_PINS</code> writer - USB D+ D- exchange. 1’b0: don…","USB OTG Wrapper Configure Register","Field <code>PAD_PULL_OVERRIDE</code> reader - Enable software controlle …","Field <code>PAD_PULL_OVERRIDE</code> writer - Enable software controlle …","Field <code>PHY_CLK_FORCE_ON</code> reader - Force phy clock always on","Field <code>PHY_CLK_FORCE_ON</code> writer - Force phy clock always on","Field <code>PHY_SEL</code> reader - Select internal external PHY. 1’…","Field <code>PHY_SEL</code> writer - Select internal external PHY. 1’…","Field <code>PHY_TX_EDGE_SEL</code> reader - Select phy tx signal output …","Field <code>PHY_TX_EDGE_SEL</code> writer - Select phy tx signal output …","Field <code>PULLUP_VALUE</code> reader - Controlle pullup value. 1’…","Field <code>PULLUP_VALUE</code> writer - Controlle pullup value. 1’…","Register <code>OTG_CONF</code> reader","Field <code>SRP_SESSEND_OVERRIDE</code> reader - This bit is used to …","Field <code>SRP_SESSEND_OVERRIDE</code> writer - This bit is used to …","Field <code>SRP_SESSEND_VALUE</code> reader - Software over-ride value …","Field <code>SRP_SESSEND_VALUE</code> writer - Software over-ride value …","Field <code>USB_PAD_ENABLE</code> reader - Enable USB pad function","Field <code>USB_PAD_ENABLE</code> writer - Enable USB pad function","Field <code>VREFH</code> reader - Control single-end input high …","Field <code>VREFH</code> writer - Control single-end input high …","Field <code>VREFL</code> reader - Control single-end input low …","Field <code>VREFL</code> writer - Control single-end input low …","Field <code>VREF_OVERRIDE</code> reader - Enable software controlle …","Field <code>VREF_OVERRIDE</code> writer - Enable software controlle …","Register <code>OTG_CONF</code> writer","Bit 19 - Force ahb clock always on","Bit 19 - Force ahb clock always on","Writes raw bits to the register.","","","Bit 31 - Disable auto clock gating of CSR registers","Bit 31 - Disable auto clock gating of CSR registers","Bit 4 - Bypass Debounce filters for …","Bit 4 - Bypass Debounce filters for …","Bit 3 - Force the dfifo to go into low power mode. The …","Bit 3 - Force the dfifo to go into low power mode. The …","Bit 22 - Disable the dfifo to go into low power mode. The …","Bit 22 - Disable the dfifo to go into low power mode. The …","Bit 16 - Controlle USB D+ pulldown","Bit 16 - Controlle USB D+ pulldown","Bit 15 - Controlle USB D+ pullup","Bit 15 - Controlle USB D+ pullup","Bit 14 - Controlle USB D+ pulldown","Bit 14 - Controlle USB D+ pulldown","Bit 13 - Controlle USB D+ pullup","Bit 13 - Controlle USB D+ pullup","Bit 6 - USB D+ D- exchange. 1’b0: don’t change. 1’…","Bit 6 - USB D+ D- exchange. 1’b0: don’t change. 1’…","Bit 5 - Enable software controlle USB D+ D- exchange","Bit 5 - Enable software controlle USB D+ D- exchange","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - Enable software controlle USB D+ D- pullup …","Bit 12 - Enable software controlle USB D+ D- pullup …","Bit 20 - Force phy clock always on","Bit 20 - Force phy clock always on","Bit 2 - Select internal external PHY. 1’b0: Select …","Bit 2 - Select internal external PHY. 1’b0: Select …","Bit 21 - Select phy tx signal output clock edge. 1’b0: …","Bit 21 - Select phy tx signal output clock edge. 1’b0: …","Bit 17 - Controlle pullup value. 1’b0: typical value is …","Bit 17 - Controlle pullup value. 1’b0: typical value is …","Bit 0 - This bit is used to enable the software over-ride …","Bit 0 - This bit is used to enable the software over-ride …","Bit 1 - Software over-ride value of srp session end signal.","Bit 1 - Software over-ride value of srp session end signal.","","","","Bit 18 - Enable USB pad function","Bit 18 - Enable USB pad function","Bit 11 - Enable software controlle input threshold","Bit 11 - Enable software controlle input threshold","Bits 7:8 - Control single-end input high threshold,1.76V …","Bits 7:8 - Control single-end input high threshold,1.76V …","Bits 9:10 - Control single-end input low threshold,0.8V to …","Bits 9:10 - Control single-end input low threshold,0.8V to …","Register <code>TEST_CONF</code> reader","USB Internal PHY Testing Register","Field <code>TEST_ENABLE</code> reader - Enable test of the USB pad","Field <code>TEST_ENABLE</code> writer - Enable test of the USB pad","Field <code>TEST_RX_DM</code> reader - USB D- rx value in test","Field <code>TEST_RX_DP</code> reader - USB D+ rx value in test","Field <code>TEST_RX_RCV</code> reader - USB differential rx value in …","Field <code>TEST_TX_DM</code> reader - USB D- tx value in test","Field <code>TEST_TX_DM</code> writer - USB D- tx value in test","Field <code>TEST_TX_DP</code> reader - USB D+ tx value in test","Field <code>TEST_TX_DP</code> writer - USB D+ tx value in test","Field <code>TEST_USB_OE</code> reader - USB pad oen in test","Field <code>TEST_USB_OE</code> writer - USB pad oen in test","Register <code>TEST_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Enable test of the USB pad","Bit 0 - Enable test of the USB pad","Bit 6 - USB D- rx value in test","Bit 5 - USB D+ rx value in test","Bit 4 - USB differential rx value in test","Bit 3 - USB D- tx value in test","Bit 3 - USB D- tx value in test","Bit 2 - USB D+ tx value in test","Bit 2 - USB D+ tx value in test","Bit 1 - USB pad oen in test","Bit 1 - USB pad oen in test","","","","DATE (r) register accessor: Version control register","DESTINATION (rw) register accessor: Configures the type of …","DESTROY (w) register accessor: Destroys control","LINESIZE (rw) register accessor: Configures the size of …","PHYSICAL_ADDRESS (rw) register accessor: Physical address","PLAIN_ (rw) register accessor: Plaintext register %s","RELEASE (w) register accessor: Release control","Register block","STATE (r) register accessor: Status register","TRIGGER (w) register accessor: Activates AES algorithm","","","Version control register","0x15c - Version control register","Configures the type of the external memory","0x144 - Configures the type of the external memory","Destroys control","0x154 - Destroys control","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Configures the size of target memory space","0x140 - Configures the size of target memory space","Physical address","0x148 - Physical address","Plaintext register %s","0x100..0x140 - Plaintext register %s","Iterator for array of: 0x100..0x140 - Plaintext register %s","Release control","0x150 - Release control","Status register","0x158 - Status register","Activates AES algorithm","0x14c - Activates AES algorithm","","","","Field <code>DATE</code> reader - Version control register.","Version control register","Register <code>DATE</code> reader","","","Bits 0:29 - Version control register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DESTINATION</code> reader - Configures the type of the …","Configures the type of the external memory","Field <code>DESTINATION</code> writer - Configures the type of the …","Register <code>DESTINATION</code> reader","Register <code>DESTINATION</code> writer","Writes raw bits to the register.","","","Bit 0 - Configures the type of the external memory. …","Bit 0 - Configures the type of the external memory. …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Destroys control","Field <code>DESTROY</code> writer - Set to destroy encrypted result.","Register <code>DESTROY</code> writer","Writes raw bits to the register.","","","Bit 0 - Set to destroy encrypted result.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>LINESIZE</code> reader - Configures the data size of a …","Configures the size of target memory space","Field <code>LINESIZE</code> writer - Configures the data size of a …","Register <code>LINESIZE</code> reader","Register <code>LINESIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - Configures the data size of a single …","Bits 0:1 - Configures the data size of a single …","","","","Field <code>PHYSICAL_ADDRESS</code> reader - Physical address.","Physical address","Field <code>PHYSICAL_ADDRESS</code> writer - Physical address.","Register <code>PHYSICAL_ADDRESS</code> reader","Register <code>PHYSICAL_ADDRESS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - Physical address.","Bits 0:29 - Physical address.","","","","Field <code>PLAIN</code> reader - This register stores %sth 32-bit …","Field <code>PLAIN</code> writer - This register stores %sth 32-bit …","Plaintext register %s","Register <code>PLAIN_%s</code> reader","Register <code>PLAIN_%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores %sth 32-bit piece of …","Bits 0:31 - This register stores %sth 32-bit piece of …","","","","Release control","Field <code>RELEASE</code> writer - Set to grant SPI1 access to …","Register <code>RELEASE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set to grant SPI1 access to encrypted result.","","","","Register <code>STATE</code> reader","Field <code>STATE</code> reader - Indicates the status of the Manual …","Status register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - Indicates the status of the Manual Encryption …","","","","Activates AES algorithm","Field <code>TRIGGER</code> writer - Set to enable manual encryption.","Register <code>TRIGGER</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set to enable manual encryption.","","",""],"i":[0,86,1,1,1,0,86,0,86,1,1,1,1,1,1,1,0,86,1,0,86,0,86,1,0,86,1,1,1,1,0,86,1,1,1,1,0,86,0,86,0,86,0,86,1,1,0,86,1,1,1,1,0,86,0,86,0,0,86,1,0,0,86,1,0,86,1,1,1,1,1,1,1,1,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,0,0,86,1,0,86,0,86,1,0,86,1,0,86,0,86,1,1,1,1,1,0,86,0,86,1,1,1,0,86,1,0,86,1,0,86,1,1,0,86,1,1,0,86,1,1,0,86,0,86,0,86,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,0,86,0,86,0,86,1,0,0,86,1,0,86,1,1,0,86,1,1,1,0,86,0,86,1,1,1,1,1,0,86,0,0,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,86,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,86,1,2,1,2,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,0,0,1,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,86,1,2,0,0,0,0,0,0,0,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,86,1,2,0,0,1,0,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,0,0,0,0,0,0,0,0,0,0,0,0,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,86,0,0,0,86,0,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,86,1,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,86,1,2,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,86,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,50,0,50,50,50,0,50,0,50,0,50,0,50,0,50,50,0,50,50,0,50,0,50,0,50,50,0,50,50,0,50,50,0,50,50,0,50,0,50,0,50,0,50,50,0,50,50,0,50,50,0,50,50,50,50,0,0,0,0,0,115,117,117,118,118,118,118,118,118,118,0,0,0,0,0,121,122,121,124,124,124,124,124,124,124,0,0,0,0,0,126,127,126,129,129,129,129,129,129,129,0,0,0,131,132,132,131,132,132,132,132,132,0,0,0,0,0,134,137,137,135,134,137,137,137,137,137,0,0,0,0,0,139,142,142,140,139,142,142,142,142,142,0,0,0,144,145,145,144,145,145,145,145,145,0,0,0,0,0,147,150,150,148,147,150,150,150,150,150,0,0,0,13392,13392,13392,152,13392,13392,13392,13392,0,0,0,0,0,154,157,157,157,155,154,157,157,157,157,0,0,0,159,160,160,160,159,160,160,160,160,0,0,0,0,0,162,165,165,165,163,162,165,165,165,165,0,0,0,0,0,167,170,170,170,170,168,167,170,170,170,0,0,0,0,0,172,175,175,175,175,173,172,175,175,175,0,0,0,0,0,177,180,180,180,180,178,177,180,180,180,0,0,0,0,0,182,185,185,185,185,183,182,185,185,185,0,0,0,0,0,187,190,190,190,190,188,187,190,190,190,0,0,0,13393,13393,13393,13393,192,13393,13393,13393,0,0,0,13394,13394,13394,13394,194,13394,13394,13394,0,0,0,0,0,196,199,199,199,199,197,196,199,199,199,0,0,0,0,0,201,204,204,204,204,202,201,204,204,204,0,0,0,206,207,207,207,207,206,207,207,207,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,51,0,51,0,51,51,51,0,51,0,51,0,51,0,51,0,51,0,51,51,0,51,0,51,0,51,0,51,0,51,0,51,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,51,51,51,0,0,0,0,0,235,237,237,238,238,238,238,238,238,238,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,240,242,240,242,240,242,242,243,243,240,242,240,242,240,242,243,243,243,243,243,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,255,257,255,257,255,257,255,257,255,257,255,257,255,257,255,257,257,258,258,258,258,258,258,258,0,0,0,0,0,0,0,0,0,0,0,274,277,277,275,274,275,274,275,274,275,274,277,277,277,277,277,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,285,288,288,286,285,286,285,288,288,286,285,286,285,286,285,286,285,286,285,286,285,286,285,286,285,286,285,288,288,288,286,285,286,285,286,285,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,316,319,319,319,319,317,316,317,316,317,316,317,316,317,316,317,316,317,316,319,319,319,0,0,0,0,0,0,0,0,0,333,335,333,335,333,335,335,336,336,336,336,336,336,336,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,342,344,342,344,342,344,342,344,342,344,342,344,344,345,345,345,345,345,345,345,0,0,0,0,357,357,13395,13395,13395,13395,13395,13395,13395,0,0,0,0,0,0,0,360,363,363,363,363,361,360,361,360,363,363,363,0,0,0,0,0,0,0,0,0,367,370,370,370,370,368,367,368,367,370,370,370,368,367,0,0,0,0,0,0,376,376,376,376,376,377,377,377,377,377,377,377,0,0,0,0,0,0,0,0,0,0,0,382,384,382,384,382,384,382,384,384,385,385,385,385,385,385,385,0,0,0,0,0,0,393,393,393,393,13396,13396,13396,13396,13396,13396,13396,0,0,0,0,0,0,398,398,398,398,13397,13397,13397,13397,13397,13397,13397,0,0,0,0,0,403,406,406,406,406,404,403,406,406,406,0,0,0,0,0,408,411,411,411,411,409,408,411,411,411,0,0,0,0,0,413,416,416,416,416,414,413,416,416,416,0,0,0,0,0,418,421,421,421,421,419,418,421,421,421,0,0,0,13398,13398,13398,13398,423,13398,13398,13398,0,0,0,0,0,425,428,428,428,428,426,425,428,428,428,0,0,0,0,0,430,433,433,433,433,431,430,433,433,433,0,0,0,0,0,435,438,438,438,438,436,435,438,438,438,0,0,0,0,0,440,443,443,443,443,441,440,443,443,443,0,0,0,13399,13399,13399,13399,445,13399,13399,13399,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,447,449,447,449,447,449,447,449,447,449,447,449,449,450,450,447,449,450,450,450,450,450,0,0,0,52,52,52,52,52,52,52,52,0,0,0,0,0,0,0,0,0,0,0,465,468,468,466,465,466,465,466,465,466,465,468,468,468,468,468,0,0,0,0,0,0,0,0,0,0,0,0,0,53,53,53,0,53,0,53,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,53,53,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,491,491,489,488,489,488,489,488,489,488,489,488,489,488,489,488,489,488,491,491,491,491,491,0,0,0,13400,13400,13400,507,13400,13400,13400,13400,0,0,0,0,0,0,0,0,0,0,509,510,510,510,509,509,509,509,509,509,509,509,510,510,510,510,0,0,0,0,0,0,0,0,0,0,13401,13401,13401,519,519,519,519,519,519,519,519,13401,13401,13401,13401,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,528,531,531,531,531,529,528,529,528,529,528,529,528,529,528,529,528,529,528,529,528,531,531,531,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,547,550,550,550,548,547,548,547,548,547,548,547,548,547,548,547,548,547,548,547,550,550,550,550,0,0,0,0,0,0,0,0,0,0,13402,13402,13402,566,566,566,566,566,566,566,566,13402,13402,13402,13402,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,575,578,578,578,578,576,575,576,575,576,575,576,575,576,575,576,575,576,575,576,575,578,578,578,0,0,0,594,595,595,595,595,595,595,595,594,0,0,0,0,0,0,0,0,0,0,597,598,598,597,597,597,597,597,597,597,597,598,598,598,598,598,0,0,0,0,607,608,608,608,608,607,607,608,608,608,0,0,0,13403,13403,13403,13403,611,13403,13403,13403,0,0,0,0,0,0,0,0,0,0,0,0,54,54,0,54,54,0,54,54,54,0,54,54,0,54,0,54,0,54,0,54,0,54,0,54,54,54,54,0,54,54,0,54,54,0,0,0,624,13404,13404,13404,13404,13404,13404,13404,0,0,0,0,0,625,628,628,626,625,628,628,628,628,628,0,0,0,630,631,631,631,631,630,631,631,631,0,0,0,13405,13405,13405,13405,633,13405,13405,13405,0,0,0,0,13406,13406,13406,13406,635,635,13406,13406,13406,0,0,0,13407,13407,13407,13407,638,13407,13407,13407,0,0,0,640,641,641,641,641,640,641,641,641,0,0,0,643,644,644,644,644,643,644,644,644,0,0,0,646,647,647,647,647,646,647,647,647,0,0,0,649,13408,13408,13408,13408,13408,13408,13408,0,0,0,650,13409,13409,13409,13409,13409,13409,13409,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,55,55,0,55,0,55,0,55,0,55,0,55,55,0,55,0,55,0,55,0,55,55,0,55,55,0,55,55,0,55,55,0,55,55,0,55,55,0,55,55,0,55,55,0,55,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,55,0,55,55,0,55,0,55,55,0,55,0,55,55,55,55,0,55,0,55,0,55,0,0,0,0,0,0,0,0,0,0,0,695,698,698,696,695,696,695,696,695,698,698,696,695,698,698,698,0,0,0,0,0,0,0,0,0,706,707,706,709,709,709,709,707,706,707,706,709,709,709,0,0,0,0,0,715,718,718,718,718,716,715,718,718,718,0,0,0,0,0,0,0,0,0,0,0,720,723,723,721,720,721,720,721,720,723,723,721,720,723,723,723,0,0,0,0,0,731,734,734,732,731,734,734,734,734,734,0,0,0,0,736,737,737,737,737,736,736,737,737,737,0,0,0,0,0,0,0,740,743,743,743,743,741,740,741,740,743,743,743,0,0,0,0,13410,13410,13410,13410,747,747,13410,13410,13410,0,0,0,0,13411,13411,13411,13411,750,750,13411,13411,13411,0,0,0,0,0,753,756,756,756,756,754,753,756,756,756,0,0,0,0,0,758,761,761,761,761,759,758,761,761,761,0,0,0,13412,13412,13412,13412,763,13412,13412,13412,0,0,0,13413,13413,13413,13413,765,13413,13413,13413,0,0,0,13414,13414,13414,13414,767,13414,13414,13414,0,0,0,13415,13415,13415,13415,769,13415,13415,13415,0,0,0,13416,13416,13416,13416,771,13416,13416,13416,0,0,0,13417,13417,13417,13417,773,13417,13417,13417,0,0,0,13418,13418,13418,13418,775,13418,13418,13418,0,0,0,0,13419,13419,13419,13419,777,777,13419,13419,13419,0,0,0,13420,13420,13420,13420,780,13420,13420,13420,0,0,0,0,13421,13421,13421,13421,782,782,13421,13421,13421,0,0,0,13422,13422,13422,13422,785,13422,13422,13422,0,0,0,13423,13423,13423,13423,787,13423,13423,13423,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13424,13424,789,789,789,789,789,789,789,789,789,789,789,13424,789,13424,789,789,789,789,13424,13424,13424,789,789,789,789,789,789,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13425,13425,13425,13425,812,812,812,812,812,812,13425,13425,13425,812,812,812,812,812,812,812,812,812,812,812,0,0,0,0,0,0,0,0,0,0,0,13426,13426,830,13426,13426,830,830,830,830,830,830,830,830,13426,13426,13426,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13427,13427,840,840,840,840,840,840,13427,13427,840,840,840,840,13427,13427,13427,840,840,0,0,0,13428,13428,13428,13428,853,13428,13428,13428,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13429,13429,855,855,855,855,855,855,855,855,855,855,855,13429,855,13429,855,855,855,855,13429,13429,13429,855,855,855,855,855,855,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13430,13430,13430,13430,878,878,878,878,878,878,13430,13430,13430,878,878,878,878,878,878,878,878,878,878,878,0,0,0,0,0,0,0,0,0,0,0,13431,13431,896,13431,13431,896,896,896,896,896,896,896,896,13431,13431,13431,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13432,13432,906,906,906,906,906,906,13432,13432,906,906,906,906,13432,13432,13432,906,906,0,0,0,13433,13433,13433,13433,919,13433,13433,13433,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13434,13434,13434,13434,921,921,921,921,921,921,921,921,921,921,921,921,921,921,13434,13434,13434,921,921,0,0,0,0,0,0,13435,13435,13435,13435,938,938,938,938,13435,13435,13435,0,0,0,13436,13436,13436,13436,943,13436,13436,13436,0,0,0,13437,13437,13437,13437,945,13437,13437,13437,0,0,0,0,0,0,0,0,0,0,0,947,950,950,950,950,948,947,948,947,948,947,950,950,948,947,950,0,0,0,13438,13438,13438,13438,13438,13438,13438,958,0,0,0,13439,13439,13439,13439,13439,13439,13439,960,0,0,0,0,0,0,0,0,0,0,13440,13440,13440,13440,962,962,962,962,962,962,962,962,13440,13440,13440,0,0,0,0,0,0,0,0,0,971,974,974,974,974,972,971,972,971,972,971,974,974,974,0,0,0,0,0,0,0,980,983,983,983,983,981,980,983,983,981,980,983,0,0,0,0,0,987,990,990,990,990,988,987,990,990,990,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,56,56,0,0,0,0,0,1072,1074,1074,1075,1075,1075,1075,1075,1075,1075,0,0,0,0,0,0,0,1077,1080,1080,1080,1080,1078,1077,1078,1077,1080,1080,1080,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1084,1085,1085,1084,1084,1084,1084,1084,1084,1084,1085,1084,1084,1084,1084,1084,1084,1085,1084,1085,1085,1085,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1100,1103,1103,1101,1100,1101,1100,1101,1100,1101,1100,1101,1100,1101,1100,1101,1100,1101,1100,1101,1100,1101,1100,1103,1101,1100,1101,1100,1101,1100,1101,1100,1101,1100,1101,1100,1101,1100,1101,1100,1103,1101,1100,1103,1103,1103,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13441,13441,13441,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,1141,13441,13441,13441,13441,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13442,13442,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,1162,13442,13442,1162,13442,13442,13442,0,0,0,0,0,0,0,0,0,1189,1192,1192,1190,1189,1190,1189,1190,1189,1192,1192,1192,1192,1192,0,0,0,0,0,0,0,1198,1201,1201,1201,1201,1199,1198,1199,1198,1201,1201,1201,0,0,0,0,0,0,0,0,0,0,0,1205,1206,1206,1206,1206,1205,1208,1205,1208,1205,1208,1205,1208,1206,1206,1206,0,0,0,0,0,0,0,0,0,0,0,1216,1217,1217,1217,1217,1216,1219,1216,1219,1216,1219,1216,1219,1217,1217,1217,0,0,0,0,0,1227,1230,1230,1228,1227,1230,1230,1230,1230,1230,0,0,0,13443,13443,1232,13443,13443,13443,13443,13443,0,0,0,13444,13444,1234,13444,13444,13444,13444,13444,0,0,0,13445,13445,1236,13445,13445,13445,13445,13445,0,0,0,13446,13446,1238,13446,13446,13446,13446,13446,0,0,0,13447,13447,1240,13447,13447,13447,13447,13447,0,0,0,13448,13448,1242,13448,13448,13448,13448,13448,0,0,0,13449,13449,1244,13449,13449,13449,13449,13449,0,0,0,13450,13450,1246,13450,13450,13450,13450,13450,0,0,0,13451,13451,1248,13451,13451,13451,13451,13451,0,0,0,13452,13452,1250,13452,13452,13452,13452,13452,0,0,0,13453,13453,1252,13453,13453,13453,13453,13453,0,0,0,13454,13454,1254,13454,13454,13454,13454,13454,0,0,0,13455,13455,1256,13455,13455,13455,13455,13455,0,0,0,13456,13456,1258,13456,13456,13456,13456,13456,0,0,0,13457,13457,1260,13457,13457,13457,13457,13457,0,0,0,13458,13458,13458,1262,13458,13458,13458,13458,0,0,0,13459,13459,13459,1264,13459,13459,13459,13459,0,0,0,13460,13460,13460,1266,13460,13460,13460,13460,0,0,0,13461,13461,13461,1268,13461,13461,13461,13461,0,0,0,13462,13462,13462,1270,13462,13462,13462,13462,0,0,0,13463,13463,13463,1272,13463,13463,13463,13463,0,0,0,13464,13464,13464,1274,13464,13464,13464,13464,0,0,0,13465,13465,13465,1276,13465,13465,13465,13465,0,0,0,13466,13466,13466,1278,13466,13466,13466,13466,0,0,0,13467,13467,13467,1280,13467,13467,13467,13467,0,0,0,13468,13468,13468,1282,13468,13468,13468,13468,0,0,0,0,1284,1285,1285,1285,1285,1284,1284,1285,1285,1285,0,0,0,0,13469,13469,13469,13469,1288,1288,13469,13469,13469,0,0,0,13470,13470,13470,13470,1291,13470,13470,13470,0,0,0,0,0,0,0,0,0,1293,1296,1296,1296,1296,1294,1293,1294,1293,1294,1293,1296,1296,1296,0,0,0,0,13471,13471,13471,13471,1302,1302,13471,13471,13471,0,0,0,0,0,0,0,1305,1308,1308,1308,1308,1306,1305,1306,1305,1308,1308,1308,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1312,1315,1315,1315,1315,1313,1312,1313,1312,1313,1312,1313,1312,1313,1312,1313,1312,1313,1312,1315,1315,1315,0,0,0,0,0,1329,1332,1332,1332,1332,1330,1329,1332,1332,1332,0,0,0,0,0,1334,1337,1337,1337,1337,1335,1334,1337,1337,1337,0,0,0,0,0,1339,1342,1342,1342,1342,1340,1339,1342,1342,1342,0,0,0,0,0,1344,1347,1347,1347,1347,1345,1344,1347,1347,1347,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1349,1353,1353,1353,1353,1350,1350,1349,1350,1349,1350,1350,1349,1350,1349,1350,1350,1349,1350,1350,1349,1350,1349,1350,1349,1350,1350,1349,1350,1350,1349,1350,1349,1350,1350,1349,1353,1353,1353,0,0,0,0,0,0,0,0,0,1383,1386,1386,1386,1386,1384,1383,1384,1383,1384,1383,1386,1386,1386,0,0,0,0,0,1392,1395,1395,1395,1395,1393,1392,1395,1395,1395,0,0,0,0,0,1397,1400,1400,1400,1400,1398,1397,1400,1400,1400,0,0,0,0,0,1402,1405,1405,1405,1405,1403,1402,1405,1405,1405,0,0,0,0,0,1407,1410,1410,1410,1410,1408,1407,1410,1410,1410,0,0,0,0,0,1412,1415,1415,1415,1415,1413,1412,1415,1415,1415,0,0,0,0,0,1417,1420,1420,1420,1420,1418,1417,1420,1420,1420,0,0,0,0,0,1422,1425,1425,1425,1425,1423,1422,1425,1425,1425,0,0,0,0,0,0,0,1427,1430,1430,1430,1430,1428,1427,1428,1427,1430,1430,1430,0,0,0,0,13472,13472,13472,13472,1434,1434,13472,13472,13472,0,0,0,13473,13473,13473,13473,1437,13473,13473,13473,0,0,0,0,0,0,0,0,0,1439,1442,1442,1442,1442,1440,1439,1440,1439,1440,1439,1442,1442,1442,0,0,0,0,0,1448,1451,1451,1451,1451,1449,1448,1451,1451,1451,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1453,1456,1456,1456,1456,1454,1453,1454,1453,1454,1453,1454,1453,1454,1453,1454,1453,1454,1453,1456,1456,1456,0,0,0,0,0,1470,1473,1473,1473,1473,1471,1470,1473,1473,1473,0,0,0,0,0,1475,1478,1478,1478,1478,1476,1475,1478,1478,1478,0,0,0,0,0,1480,1483,1483,1483,1483,1481,1480,1483,1483,1483,0,0,0,0,0,1485,1488,1488,1488,1488,1486,1485,1488,1488,1488,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1490,1494,1494,1494,1494,1491,1491,1490,1491,1490,1491,1490,1491,1491,1490,1491,1490,1491,1490,1491,1491,1490,1491,1491,1490,1491,1490,1491,1491,1490,1494,1494,1494,0,0,0,0,0,0,0,0,0,1518,1521,1521,1521,1521,1519,1518,1519,1518,1519,1518,1521,1521,1521,0,0,0,0,0,1527,1530,1530,1530,1530,1528,1527,1530,1530,1530,0,0,0,0,0,1532,1535,1535,1535,1535,1533,1532,1535,1535,1535,0,0,0,0,0,1537,1540,1540,1540,1540,1538,1537,1540,1540,1540,0,0,0,0,0,1542,1545,1545,1545,1545,1543,1542,1545,1545,1545,0,0,0,0,0,1547,1550,1550,1550,1550,1548,1547,1550,1550,1550,0,0,0,0,0,1552,1555,1555,1555,1555,1553,1552,1555,1555,1555,0,0,0,0,0,1557,1560,1560,1560,1560,1558,1557,1560,1560,1560,0,0,0,0,0,0,0,1562,1565,1565,1565,1565,1563,1562,1563,1562,1565,1565,1565,0,0,0,0,13474,13474,13474,13474,1569,1569,13474,13474,13474,0,0,0,13475,13475,13475,13475,1572,13475,13475,13475,0,0,0,0,0,0,0,0,0,1574,1577,1577,1577,1577,1575,1574,1575,1574,1575,1574,1577,1577,1577,0,0,0,0,0,0,0,0,0,0,0,0,1588,0,1607,0,0,0,0,0,1584,1597,0,1598,1599,1586,1589,1590,1591,1592,1593,1594,0,1588,1583,1585,1586,1589,1590,1591,1592,1593,1594,1585,1585,1595,1596,1598,1599,1583,1583,1586,1590,1591,1595,1596,1585,1583,1583,1601,1583,1598,1599,1586,1589,1590,1591,1592,1593,1594,1601,1583,1583,1607,1586,1589,1592,1593,1594,1583,1583,1583,1598,1599,1586,1589,1590,1591,1592,1593,1594,1598,1599,1586,1589,1590,1591,1592,1593,1594,1583,1583,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,57,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,57,0,57,57,0,57,57,0,57,0,57,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,57,57,57,0,0,0,0,0,1644,1647,1647,1645,1644,1647,1647,1647,1647,1647,0,0,0,0,0,1649,1652,1652,1650,1649,1652,1652,1652,1652,1652,0,0,0,13476,13476,13476,13476,1654,13476,13476,13476,0,0,0,13477,13477,13477,13477,1656,13477,13477,13477,0,0,0,0,0,1658,1661,1661,1659,1658,1661,1661,1661,1661,1661,0,0,0,0,0,1663,1666,1666,1664,1663,1666,1666,1666,1666,1666,0,0,0,1668,1669,1669,1668,1669,1669,1669,1669,1669,0,0,0,1671,1672,1672,1671,1672,1672,1672,1672,1672,0,0,0,1674,1675,1675,1674,1675,1675,1675,1675,1675,0,0,0,1677,1678,1678,1677,1678,1678,1678,1678,1678,0,0,0,0,0,0,0,0,0,1680,1683,1683,1683,1681,1680,1681,1680,1683,1681,1680,1683,1683,1683,0,0,0,0,0,0,0,0,0,0,0,1689,1692,1692,1692,1692,1690,1689,1690,1689,1690,1689,1690,1689,1692,1692,1692,0,0,0,13478,13478,13478,1700,13478,13478,13478,13478,0,0,0,0,0,1702,1705,1705,1703,1702,1705,1705,1705,1705,1705,0,0,0,0,0,1707,1710,1710,1708,1707,1710,1710,1710,1710,1710,0,0,0,0,0,1712,1715,1715,1713,1712,1715,1715,1715,1715,1715,0,0,0,1717,1718,1718,1718,1718,1717,1718,1718,1718,0,0,0,1720,1721,1721,1721,1721,1720,1721,1721,1721,0,0,0,1723,1724,1724,1724,1724,1723,1724,1724,1724,0,0,0,1726,1727,1727,1727,1727,1726,1727,1727,1727,0,0,0,13479,13479,13479,13479,1729,13479,13479,13479,0,0,0,13480,13480,13480,13480,1731,13480,13480,13480,0,0,0,13481,13481,13481,13481,1733,13481,13481,13481,0,0,0,13482,13482,13482,13482,1735,13482,13482,13482,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1737,1740,1740,1738,1737,1740,1738,1737,1738,1737,1740,1738,1737,1738,1737,1738,1737,1740,1740,1740,1738,1737,0,0,0,0,0,1754,1757,1757,1755,1754,1757,1757,1757,1757,1757,0,0,0,0,0,1759,1762,1762,1762,1762,1760,1759,1762,1762,1762,0,0,0,0,0,1764,1767,1767,1767,1765,1764,1767,1767,1767,1767,0,0,0,0,0,1769,1772,1772,1772,1770,1769,1772,1772,1772,1772,0,0,0,1774,1775,1775,1775,1775,1774,1775,1775,1775,0,0,0,1777,1778,1778,1778,1778,1777,1778,1778,1778,0,0,0,13483,13483,13483,13483,1780,13483,13483,13483,0,0,0,13484,13484,13484,13484,1782,13484,13484,13484,0,0,0,1784,1785,1785,1785,1785,1784,1785,1785,1785,0,0,0,1787,1788,1788,1788,1788,1787,1788,1788,1788,0,0,0,13485,13485,13485,13485,1790,13485,13485,13485,0,0,0,0,0,58,58,58,58,0,58,0,58,58,0,58,0,58,58,58,58,0,0,0,0,0,0,0,1796,1799,1799,1799,1799,1797,1796,1797,1796,1799,1799,1799,0,0,0,0,0,1803,1806,1806,1804,1803,1806,1806,1806,1806,1806,0,0,0,0,0,0,0,1808,1811,1811,1811,1809,1808,1811,1809,1808,1811,1811,1811,0,0,0,0,0,1815,1818,1818,1818,1816,1815,1818,1818,1818,1818,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,59,59,0,59,59,59,0,59,0,59,0,59,0,59,59,0,59,0,59,0,59,0,59,0,59,0,59,0,59,0,59,0,59,0,59,0,59,59,59,59,0,59,59,0,0,0,0,0,1837,1840,1840,1838,1837,1840,1840,1840,1840,1840,0,0,0,1842,1843,1843,1843,1843,1842,1843,1843,1843,0,0,0,13486,13486,1845,13486,13486,13486,13486,13486,0,0,0,13487,13487,13487,13487,1847,13487,13487,13487,0,0,0,13488,13488,13488,13488,1849,13488,13488,13488,0,0,0,1851,1852,1852,1852,1852,1851,1852,1852,1852,0,0,0,1854,1855,1855,1855,1855,1854,1855,1855,1855,0,0,0,1857,1858,1858,1858,1858,1857,1858,1858,1858,0,0,0,1860,1861,1861,1861,1861,1860,1861,1861,1861,0,0,0,1863,1864,1864,1864,1864,1863,1864,1864,1864,0,0,0,1866,1867,1867,1867,1867,1866,1867,1867,1867,0,0,0,1869,1870,1870,1870,1870,1869,1870,1870,1870,0,0,0,1872,1873,1873,1873,1873,1872,1873,1873,1873,0,0,0,1875,1876,1876,1876,1876,1875,1876,1876,1876,0,0,0,1878,1879,1879,1879,1879,1878,1879,1879,1879,0,0,0,1881,1882,1882,1882,1882,1881,1882,1882,1882,0,0,0,1884,1885,1885,1885,1885,1885,1885,1885,1884,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,60,0,60,60,0,60,0,60,0,60,0,60,0,60,60,0,60,0,60,0,60,0,60,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,60,60,60,0,0,0,0,0,0,0,1914,1917,1917,1915,1914,1915,1914,1917,1917,1917,1917,1917,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1921,1923,1923,1924,1924,1921,1923,1924,1921,1923,1924,1921,1923,1921,1923,1921,1923,1921,1923,1921,1923,1921,1923,1921,1923,1921,1923,1924,1924,1921,1923,1924,0,0,0,0,0,1948,1951,1951,1949,1948,1951,1951,1951,1951,1951,0,0,0,0,0,1953,1956,1956,1954,1953,1956,1956,1956,1956,1956,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1958,1961,1961,1959,1958,1959,1958,1961,1961,1959,1958,1959,1958,1959,1958,1959,1958,1959,1958,1961,1961,1959,1958,1959,1958,1961,0,0,0,0,0,0,0,0,0,0,1979,1980,1980,1980,1980,1979,1982,1982,1982,1980,1980,1979,1982,1982,1980,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1989,1989,1990,1990,1989,1989,1989,1990,1990,1989,1989,1989,1989,1989,1989,1989,1989,1989,1989,1989,1990,1990,1989,1989,1990,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2008,2010,2010,2011,2011,2008,2010,2008,2010,2008,2010,2011,2011,2008,2010,2008,2010,2008,2010,2008,2010,2008,2010,2008,2010,2008,2010,2008,2010,2008,2010,2008,2010,2008,2010,2011,2011,2008,2010,2008,2010,2011,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2045,13489,13489,2045,2045,2045,13489,13489,2045,2045,2045,2045,2045,2045,2045,2045,2045,2045,2045,13489,13489,2045,2045,13489,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2063,13490,13490,2063,2063,2063,13490,13490,2063,2063,2063,2063,2063,2063,2063,2063,2063,2063,2063,13490,13490,2063,2063,13490,0,0,0,0,0,0,0,2081,2084,2084,2084,2084,2082,2081,2082,2081,2084,2084,2084,0,0,0,0,0,0,0,2088,2091,2091,2091,2091,2089,2088,2089,2088,2091,2091,2091,0,0,0,0,0,2095,2098,2098,2098,2098,2096,2095,2098,2098,2098,0,0,0,0,0,2100,2103,2103,2103,2103,2101,2100,2103,2103,2103,0,0,0,0,0,2105,2108,2108,2108,2108,2106,2105,2108,2108,2108,0,0,0,0,0,0,0,0,0,0,0,2110,2113,2113,2113,2113,2111,2110,2111,2110,2111,2110,2111,2110,2113,2113,2113,0,0,0,0,0,2121,2124,2124,2124,2124,2122,2121,2124,2124,2124,0,0,0,0,0,2126,2129,2129,2129,2129,2127,2126,2129,2129,2129,0,0,0,0,0,2131,2134,2134,2134,2134,2132,2131,2134,2134,2134,0,0,0,0,0,2136,2139,2139,2139,2139,2137,2136,2139,2139,2139,0,0,0,0,0,0,0,0,2141,2142,2142,2142,2142,2141,2144,2141,2144,2141,2142,2142,2142,0,0,0,0,0,0,0,2149,2152,2152,2152,2152,2150,2149,2150,2149,2152,2152,2152,0,0,0,0,0,2156,2159,2159,2159,2159,2157,2156,2159,2159,2159,0,0,0,0,0,2161,2164,2164,2164,2164,2162,2161,2164,2164,2164,0,0,0,0,0,0,0,2166,2168,2168,2169,2169,2169,2169,2166,2168,2169,2169,2169,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2173,13491,13491,2173,2173,13491,13491,2173,2173,2173,2173,2173,2173,2173,2173,13491,13491,2173,13491,0,0,0,0,0,0,0,2186,2189,2189,2189,2189,2187,2186,2187,2186,2189,2189,2189,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,61,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,61,61,61,0,0,0,0,0,0,0,0,0,0,0,0,0,2227,2230,2230,2228,2227,2228,2227,2228,2227,2228,2227,2228,2227,2230,2230,2230,2230,2230,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2240,2243,2243,2243,2243,2241,2240,2241,2240,2241,2240,2240,2241,2241,2240,2241,2240,2241,2240,2241,2240,2240,2241,2241,2240,2241,2240,2241,2240,2241,2240,2241,2240,2243,2243,2241,2240,2241,2240,2240,2241,2241,2240,2241,2240,2241,2240,2241,2240,2240,2241,2241,2240,2241,2240,2241,2240,2241,2240,2243,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2295,2298,2298,2298,2298,2296,2295,2296,2295,2298,2298,2296,2295,2296,2295,2296,2295,2296,2295,2298,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2310,2313,2313,2311,2310,2311,2310,2311,2310,2311,2310,2311,2310,2311,2310,2313,2311,2310,2313,2311,2310,2311,2310,2311,2310,2313,2313,2313,2311,2310,2311,2310,0,0,0,0,0,0,0,2337,2340,2340,2340,2340,2338,2337,2340,2340,2338,2337,2340,0,0,0,0,0,2344,2347,2347,2347,2347,2345,2344,2347,2347,2347,0,0,0,0,0,2349,2352,2352,2350,2349,2352,2352,2352,2352,2352,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2354,2357,2357,2355,2354,2357,2357,2355,2354,2355,2354,2355,2354,2355,2354,2355,2354,2357,2357,2355,2354,2355,2354,2355,2354,2355,2354,2357,0,0,0,13492,13492,13492,2377,13492,13492,13492,13492,0,0,0,0,0,0,0,0,0,0,0,0,2379,2382,2382,2382,2380,2379,2380,2380,2379,2380,2379,2380,2379,2382,2382,2382,2382,0,0,0,0,0,0,2391,2394,2394,2394,2392,2391,2392,2394,2394,2394,2394,0,0,0,13493,13493,13493,2397,13493,13493,13493,13493,0,0,0,13494,13494,13494,2399,13494,13494,13494,13494,0,0,0,13495,13495,13495,2401,13495,13495,13495,13495,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2403,2404,2404,2404,2403,2403,2403,2403,2403,2404,2403,2403,2403,2403,2403,2403,2403,2403,2403,2404,2404,2403,2403,2403,2404,2403,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2423,2426,2426,2426,2424,2423,2424,2423,2424,2423,2424,2423,2424,2423,2426,2424,2423,2424,2423,2424,2423,2424,2423,2424,2423,2424,2423,2424,2423,2424,2423,2426,2426,2424,2423,2424,2423,2424,2423,2424,2423,2426,2424,2423,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13496,13496,13496,2462,2462,2462,2462,2462,13496,2462,2462,2462,2462,2462,2462,2462,2462,13496,13496,2462,2462,2462,2462,13496,2462,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13497,13497,13497,2481,2481,2481,2481,2481,13497,2481,2481,2481,2481,2481,2481,2481,2481,13497,13497,2481,2481,2481,2481,13497,2481,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2500,2502,2500,2502,2502,2503,2503,2500,2502,2500,2502,2503,2500,2502,2500,2502,2500,2502,2503,2500,2502,2500,2502,2500,2502,2500,2502,2500,2502,2500,2502,2500,2502,2500,2502,2503,2503,2503,0,0,0,0,0,0,0,0,0,2533,2536,2536,2536,2536,2534,2533,2534,2533,2534,2533,2536,2536,2536,0,0,0,0,0,0,0,0,13498,13498,13498,13498,2542,2542,2542,2542,2542,2542,13498,13498,13498,0,0,0,0,0,0,0,0,13499,13499,13499,2549,2549,2549,2549,2549,2549,13499,13499,13499,13499,0,0,0,13500,13500,13500,13500,2556,13500,13500,13500,0,0,0,13501,13501,13501,13501,2558,13501,13501,13501,0,0,0,0,0,0,0,0,0,0,0,0,2560,2563,2563,2563,2563,2561,2560,2561,2561,2560,2561,2560,2561,2560,2563,2563,2563,0,0,0,0,0,0,0,2572,2575,2575,2575,2575,2573,2572,2573,2572,2575,2575,2575,0,0,0,13502,13502,13502,13502,2579,13502,13502,13502,0,0,0,13503,13503,13503,13503,2581,13503,13503,13503,0,0,0,13504,13504,13504,13504,2583,13504,13504,13504,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2585,2588,2588,2586,2585,2586,2585,2586,2585,2586,2585,2586,2585,2588,2588,2586,2585,2586,2585,2588,2588,2588,0,0,0,0,0,2602,2605,2605,2605,2605,2603,2602,2605,2605,2605,0,0,0,0,0,0,0,0,0,0,0,2607,2610,2610,2610,2610,2608,2607,2608,2607,2610,2610,2608,2607,2608,2607,2610,0,0,0,13505,13505,13505,13505,13505,13505,2618,13505,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2620,2623,2623,2621,2620,2623,2623,2621,2620,2621,2620,2621,2620,2621,2620,2621,2620,2621,2620,2623,2623,2621,2620,2621,2620,2621,2620,2621,2620,2621,2620,2621,2620,2621,2620,2623,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,62,0,62,62,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,62,62,62,0,0,0,0,0,0,0,2751,2754,2754,2752,2751,2754,2754,2752,2751,2754,2754,2754,0,0,0,0,0,2758,2761,2761,2761,2761,2759,2758,2761,2761,2761,0,0,0,0,0,2763,2766,2766,2766,2766,2764,2763,2766,2766,2766,0,0,0,0,0,2768,2771,2771,2771,2771,2769,2768,2771,2771,2771,0,0,0,0,0,2773,2776,2776,2776,2776,2774,2773,2776,2776,2776,0,0,0,0,0,2778,2781,2781,2781,2781,2779,2778,2781,2781,2781,0,0,0,0,0,2783,2786,2786,2786,2786,2784,2783,2786,2786,2786,0,0,0,0,0,2788,2791,2791,2791,2791,2789,2788,2791,2791,2791,0,0,0,0,0,2793,2796,2796,2796,2796,2794,2793,2796,2796,2796,0,0,0,0,0,2798,2801,2801,2801,2801,2799,2798,2801,2801,2801,0,0,0,0,0,2803,2806,2806,2806,2806,2804,2803,2806,2806,2806,0,0,0,0,0,2808,2811,2811,2811,2811,2809,2808,2811,2811,2811,0,0,0,0,0,2813,2816,2816,2816,2816,2814,2813,2816,2816,2816,0,0,0,0,0,2818,2821,2821,2821,2821,2819,2818,2821,2821,2821,0,0,0,0,0,2823,2826,2826,2826,2826,2824,2823,2826,2826,2826,0,0,0,0,0,2828,2831,2831,2831,2831,2829,2828,2831,2831,2831,0,0,0,0,0,2833,2836,2836,2836,2836,2834,2833,2836,2836,2836,0,0,0,0,0,2838,2841,2841,2841,2841,2839,2838,2841,2841,2841,0,0,0,0,0,2843,2846,2846,2846,2846,2844,2843,2846,2846,2846,0,0,0,0,0,2848,2851,2851,2851,2851,2849,2848,2851,2851,2851,0,0,0,0,0,2853,2856,2856,2856,2856,2854,2853,2856,2856,2856,0,0,0,0,0,2858,2861,2861,2861,2861,2859,2858,2861,2861,2861,0,0,0,0,0,2863,2866,2866,2866,2866,2864,2863,2866,2866,2866,0,0,0,0,0,2868,2871,2871,2871,2871,2869,2868,2871,2871,2871,0,0,0,0,0,2873,2876,2876,2876,2876,2874,2873,2876,2876,2876,0,0,0,0,0,2878,2881,2881,2881,2881,2879,2878,2881,2881,2881,0,0,0,0,0,2883,2886,2886,2886,2886,2884,2883,2886,2886,2886,0,0,0,0,0,2888,2891,2891,2891,2891,2889,2888,2891,2891,2891,0,0,0,0,0,2893,2896,2896,2896,2896,2894,2893,2896,2896,2896,0,0,0,0,0,2898,2901,2901,2901,2901,2899,2898,2901,2901,2901,0,0,0,0,0,2903,2906,2906,2906,2906,2904,2903,2906,2906,2906,0,0,0,0,0,2908,2911,2911,2911,2911,2909,2908,2911,2911,2911,0,0,0,13506,13506,13506,13506,2913,13506,13506,13506,0,0,0,13507,13507,13507,13507,2915,13507,13507,13507,0,0,0,13508,13508,13508,13508,2917,13508,13508,13508,0,0,0,0,0,2919,2922,2922,2922,2922,2920,2919,2922,2922,2922,0,0,0,0,0,2924,2927,2927,2927,2927,2925,2924,2927,2927,2927,0,0,0,0,0,2929,2932,2932,2932,2932,2930,2929,2932,2932,2932,0,0,0,0,0,2934,2937,2937,2937,2937,2935,2934,2937,2937,2937,0,0,0,0,0,2939,2942,2942,2942,2942,2940,2939,2942,2942,2942,0,0,0,0,0,2944,2947,2947,2947,2947,2945,2944,2947,2947,2947,0,0,0,0,0,2949,2952,2952,2952,2952,2950,2949,2952,2952,2952,0,0,0,0,0,2954,2957,2957,2957,2957,2955,2954,2957,2957,2957,0,0,0,0,0,2959,2962,2962,2962,2962,2960,2959,2962,2962,2962,0,0,0,0,0,2964,2967,2967,2967,2967,2965,2964,2967,2967,2967,0,0,0,0,0,2969,2972,2972,2972,2972,2970,2969,2972,2972,2972,0,0,0,0,0,2974,2977,2977,2977,2977,2975,2974,2977,2977,2977,0,0,0,0,0,2979,2982,2982,2982,2982,2980,2979,2982,2982,2982,0,0,0,0,0,2984,2987,2987,2987,2987,2985,2984,2987,2987,2987,0,0,0,0,0,2989,2992,2992,2992,2992,2990,2989,2992,2992,2992,0,0,0,0,0,2994,2997,2997,2997,2997,2995,2994,2997,2997,2997,0,0,0,0,0,2999,3002,3002,3002,3002,3000,2999,3002,3002,3002,0,0,0,0,0,3004,3007,3007,3007,3007,3005,3004,3007,3007,3007,0,0,0,0,0,3009,3012,3012,3012,3012,3010,3009,3012,3012,3012,0,0,0,0,0,3014,3017,3017,3017,3017,3015,3014,3017,3017,3017,0,0,0,0,0,3019,3022,3022,3022,3022,3020,3019,3022,3022,3022,0,0,0,0,0,3024,3027,3027,3027,3027,3025,3024,3027,3027,3027,0,0,0,0,0,3029,3032,3032,3032,3032,3030,3029,3032,3032,3032,0,0,0,0,0,3034,3037,3037,3037,3037,3035,3034,3037,3037,3037,0,0,0,0,0,3039,3042,3042,3042,3042,3040,3039,3042,3042,3042,0,0,0,0,0,3044,3047,3047,3047,3047,3045,3044,3047,3047,3047,0,0,0,0,0,3049,3052,3052,3052,3052,3050,3049,3052,3052,3052,0,0,0,0,0,3054,3057,3057,3057,3057,3055,3054,3057,3057,3057,0,0,0,0,0,3059,3062,3062,3062,3062,3060,3059,3062,3062,3062,0,0,0,0,0,3064,3067,3067,3067,3067,3065,3064,3067,3067,3067,0,0,0,0,0,3069,3072,3072,3072,3072,3070,3069,3072,3072,3072,0,0,0,0,0,3074,3077,3077,3077,3077,3075,3074,3077,3077,3077,0,0,0,0,0,3079,3082,3082,3082,3082,3080,3079,3082,3082,3082,0,0,0,0,0,3084,3087,3087,3087,3087,3085,3084,3087,3087,3087,0,0,0,0,0,3089,3092,3092,3092,3092,3090,3089,3092,3092,3092,0,0,0,0,0,3094,3097,3097,3097,3097,3095,3094,3097,3097,3097,0,0,0,0,0,3099,3102,3102,3102,3102,3100,3099,3102,3102,3102,0,0,0,0,0,3104,3107,3107,3107,3107,3105,3104,3107,3107,3107,0,0,0,0,0,3109,3112,3112,3112,3112,3110,3109,3112,3112,3112,0,0,0,0,0,3114,3117,3117,3117,3117,3115,3114,3117,3117,3117,0,0,0,0,0,3119,3122,3122,3122,3122,3120,3119,3122,3122,3122,0,0,0,0,0,3124,3127,3127,3127,3127,3125,3124,3127,3127,3127,0,0,0,0,0,3129,3132,3132,3132,3132,3130,3129,3132,3132,3132,0,0,0,0,0,3134,3137,3137,3137,3137,3135,3134,3137,3137,3137,0,0,0,0,0,3139,3142,3142,3142,3142,3140,3139,3142,3142,3142,0,0,0,0,0,3144,3147,3147,3147,3147,3145,3144,3147,3147,3147,0,0,0,0,0,3149,3152,3152,3152,3152,3150,3149,3152,3152,3152,0,0,0,0,0,3154,3157,3157,3157,3157,3155,3154,3157,3157,3157,0,0,0,0,0,3159,3162,3162,3162,3162,3160,3159,3162,3162,3162,0,0,0,0,0,3164,3167,3167,3167,3167,3165,3164,3167,3167,3167,0,0,0,0,0,3169,3172,3172,3172,3172,3170,3169,3172,3172,3172,0,0,0,0,0,3174,3177,3177,3177,3177,3175,3174,3177,3177,3177,0,0,0,0,0,3179,3182,3182,3182,3182,3180,3179,3182,3182,3182,0,0,0,0,0,3184,3187,3187,3187,3187,3185,3184,3187,3187,3187,0,0,0,0,0,3189,3192,3192,3192,3192,3190,3189,3192,3192,3192,0,0,0,0,0,3194,3197,3197,3197,3197,3195,3194,3197,3197,3197,0,0,0,0,0,3199,3202,3202,3202,3202,3200,3199,3202,3202,3202,0,0,0,0,0,3204,3207,3207,3207,3207,3205,3204,3207,3207,3207,0,0,0,0,0,3209,3212,3212,3212,3212,3210,3209,3212,3212,3212,0,0,0,0,0,3214,3217,3217,3217,3217,3215,3214,3217,3217,3217,0,0,0,0,0,3219,3222,3222,3222,3222,3220,3219,3222,3222,3222,0,0,0,0,0,3224,3227,3227,3227,3227,3225,3224,3227,3227,3227,0,0,0,0,0,3229,3232,3232,3232,3232,3230,3229,3232,3232,3232,0,0,0,0,0,3234,3237,3237,3237,3237,3235,3234,3237,3237,3237,0,0,0,0,0,3239,3242,3242,3242,3240,3239,3242,3242,3242,3242,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,63,0,63,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,63,0,63,63,63,63,0,0,0,0,0,3289,3292,3292,3292,3292,3292,3292,3292,3290,3289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3294,3297,3297,3295,3294,3297,3295,3294,3295,3294,3295,3294,3295,3294,3297,3295,3294,3295,3294,3295,3294,3295,3294,3295,3294,3295,3294,3297,3297,3297,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3319,3322,3322,3320,3319,3322,3320,3319,3320,3319,3320,3319,3320,3319,3322,3320,3319,3320,3319,3320,3319,3320,3319,3320,3319,3320,3319,3322,3322,3322,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3344,3347,3347,3345,3344,3347,3345,3344,3345,3344,3345,3344,3345,3344,3347,3345,3344,3345,3344,3345,3344,3345,3344,3345,3344,3345,3344,3347,3347,3347,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3369,3372,3372,3370,3369,3372,3370,3369,3370,3369,3370,3369,3370,3369,3372,3370,3369,3370,3369,3370,3369,3370,3369,3370,3369,3370,3369,3372,3372,3372,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3394,3397,3397,3395,3394,3397,3395,3394,3395,3394,3395,3394,3395,3394,3397,3395,3394,3395,3394,3395,3394,3395,3394,3395,3394,3395,3394,3397,3397,3397,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3419,3422,3422,3420,3419,3422,3420,3419,3420,3419,3420,3419,3420,3419,3422,3420,3419,3420,3419,3420,3419,3420,3419,3420,3419,3420,3419,3422,3422,3422,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3444,3447,3447,3445,3444,3447,3445,3444,3445,3444,3445,3444,3445,3444,3447,3445,3444,3445,3444,3445,3444,3445,3444,3445,3444,3445,3444,3447,3447,3447,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3469,3472,3472,3470,3469,3472,3470,3469,3470,3469,3470,3469,3470,3469,3472,3470,3469,3470,3469,3470,3469,3470,3469,3470,3469,3470,3469,3472,3472,3472,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3494,3497,3497,3495,3494,3497,3495,3494,3495,3494,3495,3494,3495,3494,3497,3495,3494,3495,3494,3495,3494,3495,3494,3495,3494,3495,3494,3497,3497,3497,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3519,3522,3522,3520,3519,3522,3520,3519,3520,3519,3520,3519,3520,3519,3522,3520,3519,3520,3519,3520,3519,3520,3519,3520,3519,3520,3519,3522,3522,3522,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3544,3547,3547,3545,3544,3547,3545,3544,3545,3544,3545,3544,3545,3544,3547,3545,3544,3545,3544,3545,3544,3545,3544,3545,3544,3545,3544,3547,3547,3547,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3569,3572,3572,3570,3569,3572,3570,3569,3570,3569,3570,3569,3570,3569,3572,3570,3569,3570,3569,3570,3569,3570,3569,3570,3569,3570,3569,3572,3572,3572,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3594,3597,3597,3595,3594,3597,3595,3594,3595,3594,3595,3594,3595,3594,3597,3595,3594,3595,3594,3595,3594,3595,3594,3595,3594,3595,3594,3597,3597,3597,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3619,3622,3622,3620,3619,3622,3620,3619,3620,3619,3620,3619,3620,3619,3622,3620,3619,3620,3619,3620,3619,3620,3619,3620,3619,3620,3619,3622,3622,3622,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3644,3647,3647,3645,3644,3647,3645,3644,3645,3644,3645,3644,3645,3644,3647,3645,3644,3645,3644,3645,3644,3645,3644,3645,3644,3645,3644,3647,3647,3647,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3669,3672,3672,3670,3669,3672,3670,3669,3670,3669,3670,3669,3670,3669,3672,3670,3669,3670,3669,3670,3669,3670,3669,3670,3669,3670,3669,3672,3672,3672,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3694,3697,3697,3695,3694,3697,3695,3694,3695,3694,3695,3694,3695,3694,3697,3695,3694,3695,3694,3695,3694,3695,3694,3695,3694,3695,3694,3697,3697,3697,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3719,3722,3722,3720,3719,3722,3720,3719,3720,3719,3720,3719,3720,3719,3722,3720,3719,3720,3719,3720,3719,3720,3719,3720,3719,3720,3719,3722,3722,3722,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3744,3747,3747,3745,3744,3747,3745,3744,3745,3744,3745,3744,3745,3744,3747,3745,3744,3745,3744,3745,3744,3745,3744,3745,3744,3745,3744,3747,3747,3747,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3769,3772,3772,3770,3769,3772,3770,3769,3770,3769,3770,3769,3770,3769,3772,3770,3769,3770,3769,3770,3769,3770,3769,3770,3769,3770,3769,3772,3772,3772,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3794,3797,3797,3795,3794,3797,3795,3794,3795,3794,3795,3794,3795,3794,3797,3795,3794,3795,3794,3795,3794,3795,3794,3795,3794,3795,3794,3797,3797,3797,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3819,3822,3822,3820,3819,3822,3820,3819,3820,3819,3820,3819,3820,3819,3822,3820,3819,3820,3819,3820,3819,3820,3819,3820,3819,3820,3819,3822,3822,3822,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3844,3847,3847,3845,3844,3847,3845,3844,3845,3844,3845,3844,3845,3844,3847,3845,3844,3845,3844,3845,3844,3845,3844,3845,3844,3845,3844,3847,3847,3847,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3869,3872,3872,3870,3869,3872,3870,3869,3870,3869,3870,3869,3870,3869,3872,3870,3869,3870,3869,3870,3869,3870,3869,3870,3869,3870,3869,3872,3872,3872,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3894,3897,3897,3895,3894,3897,3895,3894,3895,3894,3895,3894,3895,3894,3897,3895,3894,3895,3894,3895,3894,3895,3894,3895,3894,3895,3894,3897,3897,3897,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3919,3922,3922,3920,3919,3922,3920,3919,3920,3919,3920,3919,3920,3919,3922,3920,3919,3920,3919,3920,3919,3920,3919,3920,3919,3920,3919,3922,3922,3922,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3944,3947,3947,3945,3944,3947,3945,3944,3945,3944,3945,3944,3945,3944,3947,3945,3944,3945,3944,3945,3944,3945,3944,3945,3944,3945,3944,3947,3947,3947,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3969,3972,3972,3970,3969,3972,3970,3969,3970,3969,3970,3969,3970,3969,3972,3970,3969,3970,3969,3970,3969,3970,3969,3970,3969,3970,3969,3972,3972,3972,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3994,3997,3997,3995,3994,3997,3995,3994,3995,3994,3995,3994,3995,3994,3997,3995,3994,3995,3994,3995,3994,3995,3994,3995,3994,3995,3994,3997,3997,3997,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4019,4022,4022,4020,4019,4022,4020,4019,4020,4019,4020,4019,4020,4019,4022,4020,4019,4020,4019,4020,4019,4020,4019,4020,4019,4020,4019,4022,4022,4022,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4044,4047,4047,4045,4044,4047,4045,4044,4045,4044,4045,4044,4045,4044,4047,4045,4044,4045,4044,4045,4044,4045,4044,4045,4044,4045,4044,4047,4047,4047,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4069,4072,4072,4070,4069,4072,4070,4069,4070,4069,4070,4069,4070,4069,4072,4070,4069,4070,4069,4070,4069,4070,4069,4070,4069,4070,4069,4072,4072,4072,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4094,4097,4097,4095,4094,4097,4095,4094,4095,4094,4095,4094,4095,4094,4097,4095,4094,4095,4094,4095,4094,4095,4094,4095,4094,4095,4094,4097,4097,4097,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4119,4122,4122,4120,4119,4122,4120,4119,4120,4119,4120,4119,4120,4119,4122,4120,4119,4120,4119,4120,4119,4120,4119,4120,4119,4120,4119,4122,4122,4122,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4144,4147,4147,4145,4144,4147,4145,4144,4145,4144,4145,4144,4145,4144,4147,4145,4144,4145,4144,4145,4144,4145,4144,4145,4144,4145,4144,4147,4147,4147,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4169,4172,4172,4170,4169,4172,4170,4169,4170,4169,4170,4169,4170,4169,4172,4170,4169,4170,4169,4170,4169,4170,4169,4170,4169,4170,4169,4172,4172,4172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4194,4197,4197,4195,4194,4197,4195,4194,4195,4194,4195,4194,4195,4194,4197,4195,4194,4195,4194,4195,4194,4195,4194,4195,4194,4195,4194,4197,4197,4197,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4219,4222,4222,4220,4219,4222,4220,4219,4220,4219,4220,4219,4220,4219,4222,4220,4219,4220,4219,4220,4219,4220,4219,4220,4219,4220,4219,4222,4222,4222,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4244,4247,4247,4245,4244,4247,4245,4244,4245,4244,4245,4244,4245,4244,4247,4245,4244,4245,4244,4245,4244,4245,4244,4245,4244,4245,4244,4247,4247,4247,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4269,4272,4272,4270,4269,4272,4270,4269,4270,4269,4270,4269,4270,4269,4272,4270,4269,4270,4269,4270,4269,4270,4269,4270,4269,4270,4269,4272,4272,4272,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4294,4297,4297,4295,4294,4297,4295,4294,4295,4294,4295,4294,4295,4294,4297,4295,4294,4295,4294,4295,4294,4295,4294,4295,4294,4295,4294,4297,4297,4297,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4319,4322,4322,4320,4319,4322,4320,4319,4320,4319,4320,4319,4320,4319,4322,4320,4319,4320,4319,4320,4319,4320,4319,4320,4319,4320,4319,4322,4322,4322,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4344,4347,4347,4345,4344,4347,4345,4344,4345,4344,4345,4344,4345,4344,4347,4345,4344,4345,4344,4345,4344,4345,4344,4345,4344,4345,4344,4347,4347,4347,0,0,0,0,0,0,0,0,0,0,0,0,0,4369,4372,4372,4372,4372,4370,4369,4370,4369,4370,4369,4370,4369,4370,4369,4372,4372,4372,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,0,64,64,0,64,64,0,64,64,0,64,64,0,64,64,0,64,0,64,64,0,64,0,64,0,64,0,64,64,64,64,64,64,64,64,64,64,0,64,64,0,64,64,64,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4395,4398,4398,4398,4396,4395,4398,4396,4395,4395,4396,4396,4395,4395,4396,4395,4396,4395,4398,4398,4398,0,0,0,0,0,0,0,0,0,0,0,0,0,4411,4414,4414,4412,4411,4412,4411,4412,4411,4412,4411,4412,4411,4414,4414,4414,4414,4414,0,0,0,0,0,4424,4427,4427,4425,4424,4427,4427,4427,4427,4427,0,0,0,13509,13509,4429,13509,13509,13509,13509,13509,0,0,0,0,0,4431,4434,4434,4434,4432,4431,4434,4434,4434,4434,0,0,0,0,0,0,0,4436,4438,4438,4439,4439,4436,4438,4439,4439,4439,4439,4439,0,0,0,0,0,4443,4446,4446,4444,4443,4446,4446,4446,4446,4446,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4448,4449,4449,4448,4448,4448,4448,4448,4448,4448,4448,4449,4449,4448,4448,4448,4448,4448,4448,4448,4448,4448,4448,4448,4448,4449,4449,4449,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4470,4473,4473,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4473,4473,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4471,4470,4473,4473,4473,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13510,13510,4513,4513,4513,4513,4513,4513,4513,4513,13510,13510,4513,4513,4513,4513,4513,4513,4513,4513,4513,4513,4513,4513,13510,13510,13510,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13511,13511,4534,4534,4534,4534,4534,4534,4534,4534,13511,13511,4534,4534,4534,4534,4534,4534,4534,4534,4534,4534,4534,4534,13511,13511,13511,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4555,4558,4558,4556,4555,4556,4555,4558,4558,4555,4556,4555,4556,4555,4556,4555,4558,4558,4558,0,0,0,13512,13512,4569,13512,13512,13512,13512,13512,0,0,0,0,0,0,0,0,0,0,0,0,65,65,0,65,0,65,65,0,65,0,65,0,65,0,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,65,0,65,65,0,65,65,0,65,65,0,65,65,0,65,65,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4582,4585,4585,4583,4582,4583,4582,4583,4582,4583,4582,4583,4582,4583,4582,4583,4582,4583,4582,4583,4582,4585,4585,4585,4585,4585,0,0,0,0,0,4603,4606,4606,4604,4603,4606,4606,4606,4606,4606,0,0,0,0,0,0,4608,4609,4609,4608,4608,4608,4608,4609,4609,4609,4609,4609,0,0,0,0,0,0,0,0,0,0,0,4614,4617,4617,4615,4614,4615,4614,4615,4614,4615,4614,4617,4617,4617,4617,4617,0,0,0,0,0,0,13513,13513,4625,4625,4625,4625,13513,13513,13513,13513,13513,0,0,0,0,0,0,13514,13514,4630,4630,4630,4630,13514,13514,13514,13514,13514,0,0,0,13515,13515,4635,13515,13515,13515,13515,13515,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4637,4640,4640,4638,4637,4638,4637,4638,4637,4638,4637,4638,4637,4638,4637,4638,4637,4638,4637,4638,4637,4638,4637,4640,4640,4638,4637,4638,4637,4638,4637,4638,4637,4638,4637,4640,4640,4640,0,0,0,0,0,0,0,4670,4673,4673,4671,4670,4671,4670,4673,4673,4673,4673,4673,0,0,0,0,0,0,0,4677,4680,4680,4678,4677,4678,4677,4680,4680,4680,4680,4680,0,0,0,0,0,0,0,0,13516,13516,13516,4684,13516,4684,4684,4684,13516,13516,13516,4684,4684,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,0,66,0,66,0,66,66,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,66,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,66,66,66,0,0,0,0,0,4758,4760,4760,4761,4761,4761,4761,4761,4761,4761,0,0,0,0,0,4763,4765,4765,4766,4766,4766,4766,4766,4766,4766,0,0,0,0,0,0,0,0,4768,4770,4768,4770,4768,4770,4771,4771,4771,4771,4771,4771,4771,0,0,0,4776,13517,13517,13517,13517,13517,13517,13517,0,0,0,0,0,4778,4781,4781,4779,4778,4781,4781,4781,4781,4781,0,0,0,0,0,0,0,4783,4786,4786,4786,4786,4784,4783,4784,4783,4786,4786,4786,0,0,0,0,0,4790,4793,4793,4791,4790,4793,4793,4793,4793,4793,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4795,4798,4798,4798,4798,4796,4795,4796,4795,4796,4795,4796,4795,4796,4795,4796,4795,4798,4798,4798,0,0,0,0,0,4810,4813,4813,4811,4810,4813,4813,4813,4813,4813,0,0,0,0,0,0,0,0,0,0,0,4815,4818,4818,4818,4818,4816,4815,4816,4815,4816,4815,4816,4815,4818,4818,4818,0,0,0,0,0,4826,4829,4829,4827,4826,4829,4829,4829,4829,4829,0,0,0,0,0,0,0,0,4831,4834,4834,4832,4831,4832,4831,4832,4834,4834,4834,4834,4834,0,0,0,13518,13518,4839,13518,13518,13518,13518,13518,0,0,0,0,0,4841,4844,4844,4842,4841,4844,4844,4844,4844,4844,0,0,0,0,0,4846,4849,4849,4847,4846,4849,4849,4849,4849,4849,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4851,4854,4854,4852,4851,4852,4851,4852,4851,4852,4851,4852,4851,4852,4851,4852,4851,4852,4851,4852,4851,4852,4851,4852,4851,4852,4851,4852,4851,4854,4854,4854,4854,4854,0,0,0,0,0,0,0,0,4880,4883,4883,4881,4880,4881,4880,4881,4883,4883,4883,4883,4883,0,0,0,13519,13519,4888,13519,13519,13519,13519,13519,0,0,0,0,0,4890,4893,4893,4891,4890,4893,4893,4893,4893,4893,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4895,4898,4898,4896,4895,4896,4895,4896,4895,4896,4895,4896,4895,4896,4895,4896,4895,4896,4895,4896,4895,4896,4895,4896,4895,4896,4895,4896,4895,4898,4898,4898,4898,4898,0,0,0,0,0,0,0,0,4924,4927,4927,4925,4924,4925,4924,4925,4927,4927,4927,4927,4927,0,0,0,13520,13520,4932,13520,13520,13520,13520,13520,0,0,0,0,0,4934,4937,4937,4935,4934,4937,4937,4937,4937,4937,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4939,4942,4942,4940,4939,4940,4939,4940,4939,4940,4939,4940,4939,4940,4939,4940,4939,4940,4939,4940,4939,4940,4939,4940,4939,4940,4939,4940,4939,4942,4942,4942,4942,4942,0,0,0,0,0,0,0,0,4968,4971,4971,4969,4968,4969,4968,4969,4971,4971,4971,4971,4971,0,0,0,13521,13521,4976,13521,13521,13521,13521,13521,0,0,0,0,0,4978,4981,4981,4981,4981,4979,4978,4981,4981,4981,0,0,0,0,0,4983,4986,4986,4986,4986,4984,4983,4986,4986,4986,0,0,0,0,0,4988,4991,4991,4991,4991,4989,4988,4991,4991,4991,0,0,0,0,0,4993,4996,4996,4996,4996,4994,4993,4996,4996,4996,0,0,0,0,0,4998,5001,5001,5001,5001,4999,4998,5001,5001,5001,0,0,0,0,0,5003,5006,5006,5006,5006,5004,5003,5006,5006,5006,0,0,0,0,0,5008,5011,5011,5011,5011,5009,5008,5011,5011,5011,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5013,5016,5016,5016,5016,5014,5013,5014,5013,5014,5013,5014,5013,5014,5013,5014,5013,5014,5013,5016,5016,5016,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5030,5033,5033,5033,5033,5031,5030,5031,5030,5031,5030,5031,5030,5031,5030,5031,5030,5031,5030,5033,5033,5033,0,0,0,0,0,0,0,0,5047,5050,5050,5050,5050,5048,5047,5048,5047,5048,5050,5050,5050,0,0,0,13522,13522,13522,13522,5055,13522,13522,13522,0,0,0,0,0,5057,5060,5060,5060,5060,5058,5057,5060,5060,5060,0,0,0,0,0,5062,5065,5065,5065,5065,5063,5062,5065,5065,5065,0,0,0,0,0,5067,5070,5070,5070,5070,5068,5067,5070,5070,5070,0,0,0,0,0,5072,5075,5075,5075,5075,5073,5072,5075,5075,5075,0,0,0,0,0,0,0,0,5077,5080,5080,5080,5080,5078,5077,5078,5077,5078,5080,5080,5080,0,0,0,13523,13523,13523,13523,5085,13523,13523,13523,0,0,0,13524,13524,13524,13524,5087,13524,13524,13524,0,0,0,0,0,5089,5092,5092,5092,5092,5090,5089,5092,5092,5092,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5094,5097,5097,5097,5097,5095,5094,5095,5094,5095,5094,5095,5094,5095,5094,5095,5094,5095,5094,5097,5097,5097,0,0,0,0,0,5111,5114,5114,5114,5114,5112,5111,5114,5114,5114,0,0,0,0,0,5116,5119,5119,5119,5119,5117,5116,5119,5119,5119,0,0,0,0,0,5121,5124,5124,5124,5124,5122,5121,5124,5124,5124,0,0,0,0,0,5126,5129,5129,5129,5129,5127,5126,5129,5129,5129,0,0,0,0,0,0,0,0,5131,5134,5134,5134,5134,5132,5131,5132,5131,5132,5134,5134,5134,0,0,0,13525,13525,13525,13525,5139,13525,13525,13525,0,0,0,0,0,5141,5144,5144,5144,5144,5142,5141,5144,5144,5144,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5146,5149,5149,5149,5149,5147,5146,5147,5146,5147,5146,5147,5146,5147,5146,5147,5146,5147,5146,5147,5146,5147,5146,5147,5146,5147,5146,5147,5146,5147,5146,5149,5149,5149,0,0,0,0,0,0,0,0,0,0,0,0,0,5175,5178,5178,5178,5178,5176,5175,5176,5175,5176,5175,5176,5175,5176,5175,5178,5178,5178,0,0,0,0,0,0,0,0,5188,5191,5191,5191,5191,5189,5188,5189,5188,5189,5191,5191,5191,0,0,0,13526,13526,13526,13526,5196,13526,13526,13526,0,0,0,0,0,5198,5201,5201,5201,5201,5199,5198,5201,5201,5201,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5203,5206,5206,5206,5206,5204,5203,5204,5203,5204,5203,5204,5203,5204,5203,5204,5203,5204,5203,5204,5203,5204,5203,5204,5203,5204,5203,5204,5203,5206,5206,5206,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5230,5233,5233,5233,5233,5231,5230,5231,5230,5231,5230,5231,5230,5231,5230,5231,5230,5231,5230,5233,5233,5233,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5247,5250,5250,5250,5250,5248,5247,5248,5247,5248,5247,5248,5247,5248,5247,5248,5247,5248,5247,5250,5250,5250,0,0,0,0,0,0,0,0,5264,5267,5267,5267,5267,5265,5264,5265,5264,5265,5267,5267,5267,0,0,0,13527,13527,13527,13527,5272,13527,13527,13527,0,0,0,0,0,5274,5277,5277,5277,5277,5275,5274,5277,5277,5277,0,0,0,0,0,5279,5282,5282,5282,5282,5280,5279,5282,5282,5282,0,0,0,0,0,5284,5287,5287,5287,5287,5285,5284,5287,5287,5287,0,0,0,0,0,5289,5292,5292,5292,5292,5290,5289,5292,5292,5292,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,67,0,67,67,0,67,67,0,67,67,0,67,67,0,67,67,0,67,67,0,67,67,0,67,67,0,67,67,0,67,0,67,0,67,0,67,67,0,67,67,67,0,67,67,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5310,5312,5312,5313,5313,5310,5312,5313,5313,5310,5312,5310,5312,5310,5312,5310,5312,5313,5313,5313,0,0,0,0,0,0,0,5325,5328,5328,5326,5325,5326,5325,5328,5328,5328,5328,5328,0,0,0,0,0,0,0,0,0,0,5332,5333,5333,5333,5333,5332,5333,5333,5335,5332,5335,5332,5335,5332,5333,0,0,0,0,5342,5342,13528,13528,13528,13528,13528,13528,13528,0,0,0,0,0,0,0,5345,5348,5348,5346,5345,5346,5345,5348,5348,5348,5348,5348,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5352,5355,5355,5353,5352,5353,5352,5353,5352,5353,5352,5355,5353,5352,5355,5353,5352,5355,5355,5355,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5367,5367,5368,5368,5370,5367,5368,5370,5367,5370,5367,5368,5370,5367,5367,5367,5370,5367,5370,5367,5370,5367,5370,5367,5368,5368,5370,5367,5370,5367,5370,5367,5368,0,0,0,0,0,5395,5398,5398,5396,5395,5398,5398,5398,5398,5398,0,0,0,0,0,0,0,0,0,0,5400,5400,13529,13529,13529,13529,5400,5400,5400,5400,5400,5400,13529,13529,13529,0,0,0,0,0,5409,5412,5412,5410,5409,5412,5412,5412,5412,5412,0,0,0,0,0,0,0,5414,5415,5415,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5414,5415,5415,5415,5415,5415,0,0,0,0,0,0,0,0,0,0,0,0,0,5421,5424,5424,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5421,5422,5422,5421,5422,5422,5421,5422,5422,5421,5422,5422,5421,5422,5424,5424,5424,5424,5424,0,0,0,0,0,0,0,13530,13530,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,5434,13530,13530,13530,13530,13530,0,0,0,0,0,0,0,13531,13531,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,5440,13531,13531,13531,13531,13531,0,0,0,0,0,0,0,0,0,0,0,5446,5449,5449,5447,5446,5447,5446,5447,5446,5447,5446,5449,5449,5449,5449,5449,0,0,0,0,0,0,0,0,0,0,0,0,0,5457,5460,5460,5458,5457,5458,5457,5458,5457,5458,5457,5458,5457,5460,5460,5460,5460,5460,0,0,68,68,0,68,68,68,68,68,68,0,0,13532,13532,13532,13532,13532,13532,13532,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,69,69,0,69,0,69,0,69,0,69,69,0,69,0,69,69,0,69,69,0,69,0,69,0,69,0,69,0,69,0,69,0,69,69,69,69,0,69,69,0,69,69,0,69,69,0,0,0,13533,13533,5488,13533,13533,13533,13533,13533,0,0,0,5490,5491,5491,5490,5491,5491,5491,5491,5491,0,0,0,0,0,5493,5496,5496,5494,5493,5496,5496,5496,5496,5496,0,0,0,0,0,5498,5501,5501,5499,5498,5501,5501,5501,5501,5501,0,0,0,13534,13534,13534,5503,13534,13534,13534,13534,0,0,0,0,0,5505,5508,5508,5508,5506,5505,5508,5508,5508,5508,0,0,5510,13535,13535,13535,13535,13535,13535,13535,0,0,0,0,0,5511,5514,5514,5514,5514,5512,5511,5514,5514,5514,0,0,0,0,0,5516,5519,5519,5519,5519,5517,5516,5519,5519,5519,0,0,0,5521,5522,5522,5522,5522,5521,5522,5522,5522,0,0,0,5524,5525,5525,5525,5525,5524,5525,5525,5525,0,0,0,5527,5528,5528,5528,5528,5527,5528,5528,5528,0,0,0,0,0,5530,5533,5533,5533,5533,5531,5530,5533,5533,5533,0,0,0,0,0,5535,5538,5538,5538,5538,5536,5535,5538,5538,5538,0,0,5540,13536,13536,13536,13536,13536,13536,13536,0,0,5541,13537,13537,13537,13537,13537,13537,13537,0,0,0,5542,13538,13538,13538,13538,13538,13538,13538,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,71,0,71,71,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,71,0,71,0,71,0,71,0,71,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,71,71,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5621,5623,5623,5624,5624,5621,5623,5624,5621,5623,5621,5623,5621,5623,5624,5621,5623,5621,5623,5621,5623,5621,5623,5621,5623,5621,5623,5621,5623,5624,5624,5621,5623,5624,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5650,5652,5650,5652,5650,5652,5650,5652,5650,5652,5650,5652,5652,5653,5653,5650,5652,5650,5652,5650,5652,5650,5652,5650,5652,5653,5650,5652,5650,5652,5653,5650,5652,5650,5652,5650,5652,5653,5653,5653,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5685,5688,5688,5686,5685,5686,5685,5685,5686,5686,5685,5688,5686,5685,5688,5686,5685,5686,5685,5686,5685,5686,5685,5688,5688,5688,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5706,5708,5708,5709,5709,5706,5708,5706,5708,5706,5708,5706,5708,5706,5708,5706,5708,5706,5708,5706,5708,5706,5708,5706,5708,5706,5708,5706,5708,5706,5708,5709,5709,5709,5709,5709,5706,5708,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5739,5742,5742,5740,5739,5740,5739,5740,5739,5740,5739,5740,5739,5740,5739,5740,5739,5740,5739,5740,5739,5739,5742,5742,5742,5742,5742,0,0,0,0,0,0,0,5761,5764,5764,5762,5761,5762,5761,5764,5764,5764,5764,5764,0,0,0,0,0,5768,5771,5771,5769,5768,5771,5771,5771,5771,5771,0,0,0,13539,13539,13539,13539,5773,13539,13539,13539,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5775,5776,5776,5775,5778,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5776,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5778,5775,5776,5778,5775,5778,5775,5776,5776,5776,5778,5775,5778,5775,0,0,0,0,0,5826,5829,5829,5827,5826,5829,5829,5829,5829,5829,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5831,5834,5834,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5834,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5834,5832,5831,5832,5831,5832,5831,5832,5831,5832,5831,5834,5834,5834,5832,5831,5832,5831,5832,5831,0,0,0,0,0,0,5892,5895,5895,5895,5895,5893,5892,5892,5895,5895,5895,0,0,0,13540,13540,5898,13540,13540,13540,13540,13540,0,0,0,0,0,0,0,0,0,5900,5903,5903,5901,5900,5901,5900,5903,5901,5900,5903,5903,5903,5903,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5909,5912,5912,5910,5909,5910,5909,5910,5909,5910,5909,5910,5909,5912,5912,5912,5912,5912,5910,5910,5909,5910,5909,5910,5909,5910,5909,5910,5909,5910,5909,5910,5909,5910,5909,5910,5909,5910,5909,5910,5909,5910,5909,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5947,5948,5948,5947,5947,5947,5948,5947,5948,5947,5947,5947,5947,5947,5947,5947,5947,5947,5947,5947,5947,5948,5948,5947,5948,5947,5947,5947,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5969,5972,5972,5970,5969,5970,5969,5970,5969,5972,5970,5969,5972,5970,5969,5970,5969,5970,5969,5970,5969,5970,5969,5970,5969,5970,5969,5970,5969,5970,5969,5970,5969,5970,5969,5970,5969,5972,5972,5970,5969,5972,5970,5969,5970,5969,5970,5969,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13541,13541,6012,6012,6012,13541,6012,13541,6012,6012,6012,6012,6012,6012,6012,6012,6012,6012,6012,6012,13541,13541,6012,13541,6012,6012,6012,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13542,13542,6033,6033,6033,13542,6033,13542,6033,6033,6033,6033,6033,6033,6033,6033,6033,6033,6033,6033,13542,13542,6033,13542,6033,6033,6033,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13543,13543,6054,6054,6054,6054,6054,13543,6054,6054,13543,6054,6054,6054,6054,6054,6054,6054,6054,6054,6054,6054,6054,6054,6054,6054,13543,13543,13543,6054,6054,6054,6054,6054,6054,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6083,6085,6083,6085,6083,6085,6083,6085,6083,6085,6083,6085,6083,6085,6083,6085,6085,6086,6086,6083,6085,6083,6085,6086,6086,6083,6085,6083,6085,6085,6085,6083,6085,6083,6085,6085,6086,6086,6086,6083,6085,6083,6085,6083,6085,6083,6085,0,0,0,0,0,6125,6128,6128,6126,6125,6128,6128,6128,6128,6128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6130,6133,6133,6133,6133,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6131,6130,6133,6133,6133,6131,6130,6131,6130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6177,6180,6180,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6180,6180,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6178,6177,6180,6180,6180,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6224,6227,6227,6225,6224,6225,6224,6225,6224,6225,6224,6225,6224,6225,6224,6227,6227,6225,6224,6225,6224,6225,6224,6227,6227,6227,0,0,0,0,0,0,0,0,0,6245,6247,6247,6248,6248,6248,6248,6245,6247,6245,6245,6248,6248,6248,0,0,0,0,0,6254,6257,6257,6257,6257,6255,6254,6257,6257,6257,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6259,6262,6262,6260,6259,6260,6259,6260,6259,6262,6262,6260,6260,6259,6260,6259,6260,6259,6260,6259,6260,6259,6260,6259,6260,6259,6260,6259,6260,6259,6260,6259,6260,6259,6262,6262,6262,6260,6259,0,0,0,0,0,0,0,0,0,6293,6295,6293,6295,6295,6296,6296,6296,6296,6293,6295,6296,6296,6296,0,0,0,13544,13544,13544,13544,6302,13544,13544,13544,0,0,0,0,0,0,0,0,0,6304,6307,6307,6305,6304,6307,6307,6305,6304,6305,6304,6307,6307,6307,0,0,0,0,0,6313,6316,6316,6316,6316,6314,6313,6316,6316,6316,0,0,0,0,0,0,6318,6319,6319,6319,6319,6318,6321,6318,6319,6319,6319,0,0,0,13545,13545,13545,13545,13545,13545,13545,6324,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6326,6328,6328,6329,6329,6329,6329,6326,6326,6328,6326,6328,6328,6326,6328,6328,6329,6329,6329,0,0,0,0,0,6340,6343,6343,6343,6343,6341,6340,6343,6343,6343,0,0,0,0,0,6345,6348,6348,6348,6348,6346,6345,6348,6348,6348,0,0,0,0,0,6350,6353,6353,6353,6353,6351,6350,6353,6353,6353,0,0,0,0,0,6355,6358,6358,6358,6358,6356,6355,6358,6358,6358,0,0,0,0,0,6360,6363,6363,6363,6363,6361,6360,6363,6363,6363,0,0,0,0,0,6365,6368,6368,6368,6368,6366,6365,6368,6368,6368,0,0,0,0,0,6370,6373,6373,6373,6373,6371,6370,6373,6373,6373,0,0,0,0,0,6375,6378,6378,6378,6378,6376,6375,6378,6378,6378,0,0,0,0,0,0,0,6380,6383,6383,6383,6383,6381,6380,6381,6380,6383,6383,6383,0,0,0,0,0,0,0,0,0,0,0,0,0,6387,6390,6390,6390,6390,6388,6387,6388,6387,6387,6388,6388,6387,6388,6387,6390,6390,6390,0,0,0,0,0,6400,6403,6403,6403,6403,6401,6400,6403,6403,6403,0,0,0,13546,13546,13546,13546,6405,13546,13546,13546,0,0,0,13547,13547,13547,13547,6407,13547,13547,13547,0,0,0,13548,13548,13548,13548,6409,13548,13548,13548,0,0,0,13549,13549,13549,13549,6411,13549,13549,13549,0,0,0,0,0,0,0,0,0,0,6413,6414,6414,6414,6414,6413,6416,6413,6416,6413,6416,6413,6414,6414,6414,0,0,0,0,0,0,0,0,0,0,0,0,0,6423,6426,6426,6424,6423,6424,6423,6424,6423,6426,6426,6424,6423,6426,6426,6426,6424,6423,0,0,0,0,0,0,0,6436,6439,6439,6439,6439,6437,6436,6439,6439,6439,6437,6436,0,0,0,0,0,0,0,0,0,0,0,6443,6446,6446,6446,6446,6444,6443,6444,6443,6446,6446,6446,6444,6443,6444,6443,0,0,0,0,0,0,0,0,0,0,0,6454,6457,6457,6455,6454,6455,6454,6457,6457,6455,6454,6457,6457,6457,6455,6454,0,0,0,0,0,0,0,0,0,6465,6468,6468,6468,6468,6466,6465,6466,6465,6466,6465,6468,6468,6468,0,0,0,0,0,0,0,6474,6477,6477,6475,6474,6475,6474,6477,6477,6477,6477,6477,0,0,0,0,0,0,6481,6484,6484,6484,6484,6482,6481,6481,6484,6484,6484,0,0,0,0,0,0,0,6487,6490,6490,6490,6490,6488,6487,6488,6487,6490,6490,6490,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6494,6497,6497,6497,6497,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6495,6494,6497,6497,6497,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6529,6532,6532,6532,6532,6530,6529,6530,6529,6530,6529,6530,6529,6530,6529,6530,6529,6530,6529,6530,6529,6530,6529,6532,6532,6532,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6550,6553,6553,6553,6553,6551,6550,6551,6550,6551,6550,6551,6550,6551,6550,6551,6550,6551,6550,6553,6553,6553,0,0,0,0,0,0,0,0,0,6567,6570,6570,6570,6570,6568,6567,6568,6567,6568,6567,6570,6570,6570,0,0,0,0,0,0,0,6576,6579,6579,6579,6579,6577,6576,6577,6576,6579,6579,6579,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6583,6586,6586,6586,6586,6586,6586,6586,6584,6583,6584,6583,6584,6583,6584,6583,6583,6584,6583,6584,6583,0,0,0,0,0,0,0,0,0,0,6599,6600,6600,6600,6600,6600,6600,6600,6599,6602,6599,6602,6599,6602,6599,0,0,0,0,0,6609,6612,6612,6612,6612,6612,6612,6612,6610,6609,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6614,6617,6617,6617,6617,6615,6614,6617,6617,6617,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,6615,6614,0,0,0,0,0,6651,6654,6654,6654,6654,6654,6654,6654,6652,6651,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6656,6659,6659,6659,6659,6659,6659,6659,6657,6656,6657,6656,6657,6656,6657,6656,6657,6656,6657,6656,6657,6656,6657,6656,6657,6656,6657,6656,6657,6656,6657,6656,6657,6656,0,0,0,0,0,6685,6688,6688,6688,6688,6688,6688,6688,6686,6685,0,0,0,0,0,6690,6693,6693,6693,6693,6693,6693,6693,6691,6690,0,0,0,0,0,6695,6698,6698,6698,6698,6698,6698,6698,6696,6695,0,0,0,0,0,6700,6703,6703,6703,6703,6703,6703,6703,6701,6700,0,0,0,6705,6706,6706,6706,6706,6706,6706,6706,6705,0,0,0,0,0,6708,6711,6711,6711,6711,6711,6711,6711,6709,6708,0,0,0,0,0,6713,6716,6716,6716,6716,6716,6716,6716,6714,6713,0,0,0,0,0,0,0,0,0,0,0,6718,6721,6721,6721,6721,6721,6721,6721,6719,6718,6719,6718,6719,6718,6719,6718,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,72,0,72,72,0,72,0,72,0,72,72,0,72,0,72,0,72,0,72,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,72,72,72,0,0,0,0,0,0,6745,6748,6748,6746,6745,6746,6748,6748,6748,6748,6748,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6751,6754,6754,6752,6751,6752,6751,6754,6754,6752,6751,6752,6751,6752,6751,6752,6751,6752,6751,6752,6751,6754,6754,6752,6751,6754,0,0,0,0,0,0,0,6772,6777,6777,6773,6777,6777,6773,6773,6772,6777,6777,6777,0,0,0,0,0,6779,6782,6782,6780,6779,6782,6782,6782,6782,6782,0,0,0,0,0,0,0,0,0,0,0,6784,6784,6784,6785,6785,6784,6785,6785,6784,6784,6784,6784,6784,6785,6785,6784,6785,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6795,6797,6795,6797,6797,6798,6798,6795,6797,6798,6798,6795,6797,6795,6797,6795,6797,6795,6797,6795,6797,6798,6798,6795,6797,6798,0,0,0,0,0,0,0,0,0,0,0,6816,6816,13550,13550,6816,13550,13550,6816,6816,6816,6816,6816,13550,13550,6816,13550,0,0,0,0,0,0,0,0,0,0,0,6826,6826,13551,13551,6826,13551,13551,6826,6826,6826,6826,6826,13551,13551,6826,13551,0,0,0,0,0,6836,6839,6839,6839,6839,6837,6836,6839,6839,6839,0,0,0,0,0,6841,6844,6844,6844,6844,6842,6841,6844,6844,6844,0,0,0,0,0,6846,6849,6849,6849,6849,6847,6846,6849,6849,6849,0,0,0,0,0,6851,6854,6854,6854,6854,6852,6851,6854,6854,6854,0,0,0,0,0,6856,6859,6859,6859,6859,6857,6856,6859,6859,6859,0,0,0,0,0,0,0,6861,6863,6863,6864,6864,6864,6864,6861,6863,6864,6864,6864,0,0,0,0,0,0,0,0,0,0,0,0,6868,6868,13552,13552,6868,6868,13552,13552,6868,6868,6868,6868,6868,6868,13552,13552,13552,0,0,0,0,0,6879,6882,6882,6882,6882,6880,6879,6882,6882,6882,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,70,0,70,0,70,70,70,0,70,0,70,0,70,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,70,70,70,70,0,70,0,70,0,70,0,0,0,6909,6910,6910,6909,6910,6910,6910,6910,6910,0,0,0,0,0,6912,6915,6915,6915,6915,6913,6912,6915,6915,6915,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6917,6920,6920,6920,6920,6918,6917,6918,6917,6918,6917,6918,6917,6918,6917,6918,6917,6918,6917,6918,6917,6918,6917,6918,6917,6918,6917,6918,6917,6920,6920,6920,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6944,6947,6947,6947,6947,6945,6944,6945,6944,6945,6944,6945,6944,6945,6944,6945,6944,6945,6944,6945,6944,6945,6944,6945,6944,6945,6944,6945,6944,6947,6947,6947,0,0,0,0,0,0,0,0,0,6971,6974,6974,6974,6972,6971,6972,6971,6974,6972,6971,6974,6974,6974,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6980,6983,6983,6983,6983,6981,6980,6981,6980,6981,6980,6981,6980,6981,6980,6981,6980,6983,6983,6983,0,0,0,0,0,6995,6998,6998,6998,6998,6996,6995,6998,6998,6998,0,0,0,7000,7001,7001,7001,7001,7000,7001,7001,7001,0,0,0,13553,13553,13553,7003,13553,13553,13553,13553,0,0,0,0,0,7005,7008,7008,7008,7006,7005,7008,7008,7008,7008,0,0,0,7010,7011,7011,7011,7010,7011,7011,7011,7011,0,0,0,7013,7014,7014,7014,7013,7014,7014,7014,7014,0,0,0,0,0,7016,7019,7019,7019,7017,7016,7019,7019,7019,7019,0,0,0,7021,7022,7022,7022,7021,7022,7022,7022,7022,0,0,0,7024,7025,7025,7025,7024,7025,7025,7025,7025,0,0,0,0,0,7027,7030,7030,7030,7030,7028,7027,7030,7030,7030,0,0,0,0,0,0,0,7032,7035,7035,7035,7035,7033,7032,7033,7032,7035,7035,7035,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7039,7042,7042,7040,7039,7042,7040,7039,7040,7039,7042,7040,7039,7040,7039,7040,7039,7040,7039,7040,7039,7040,7039,7042,7042,7042,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7060,7063,7063,7061,7060,7063,7061,7060,7061,7060,7063,7061,7060,7061,7060,7061,7060,7061,7060,7061,7060,7061,7060,7063,7063,7063,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7081,7084,7084,7082,7081,7084,7082,7081,7082,7081,7084,7082,7081,7082,7081,7082,7081,7082,7081,7082,7081,7082,7081,7084,7084,7084,0,0,0,0,0,0,0,0,0,7102,7105,7105,7105,7105,7103,7102,7103,7102,7103,7102,7105,7105,7105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7111,7114,7114,7112,7111,7112,7111,7114,7112,7111,7112,7111,7114,7112,7111,7112,7111,7112,7111,7112,7111,7112,7111,7112,7111,7112,7111,7112,7111,7114,7114,7114,7112,7111,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7140,7143,7143,7143,7143,7143,7143,7143,7141,7140,7141,7140,7141,7140,7141,7140,7141,7140,7141,7140,7141,7140,7141,7140,7141,7140,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7161,7164,7164,7164,7164,7164,7164,7164,7162,7161,7162,7161,7162,7161,7162,7161,7162,7161,7162,7161,7162,7161,7162,7161,7162,7161,0,0,0,0,0,7182,7185,7185,7185,7185,7183,7182,7185,7185,7185,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,73,73,73,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,73,73,73,0,0,0,0,0,0,0,7255,7258,7258,7258,7258,7256,7255,7256,7255,7258,7258,7258,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7262,7264,7262,7264,7262,7264,7264,7265,7265,7265,7265,7262,7264,7262,7264,7262,7264,7265,7265,7265,7262,7264,7262,7264,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7281,7283,7281,7283,7281,7283,7283,7284,7284,7284,7284,7281,7283,7281,7283,7284,7284,7284,7281,7283,7281,7283,0,0,0,0,0,7298,7301,7301,7301,7301,7299,7298,7301,7301,7301,0,0,0,0,0,7303,7306,7306,7306,7306,7304,7303,7306,7306,7306,0,0,0,0,0,0,0,13554,13554,7308,7308,7308,7308,7308,13554,13554,13554,13554,13554,0,0,0,0,0,0,0,0,0,0,0,7314,7315,7315,7314,7314,7314,7314,7314,7314,7314,7314,7314,7315,7315,7315,7315,7315,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7325,7328,7328,7326,7325,7326,7325,7326,7325,7326,7325,7326,7325,7326,7325,7326,7325,7326,7325,7326,7325,7328,7328,7328,7328,7328,0,0,0,0,0,0,0,0,0,0,0,13555,13555,7346,7346,7346,7346,7346,7346,7346,7346,7346,13555,13555,13555,13555,13555,0,0,0,0,0,0,0,0,0,0,0,13556,13556,7356,7356,7356,7356,7356,7356,7356,7356,7356,13556,13556,13556,13556,13556,0,0,0,0,0,0,0,0,0,7366,7369,7369,7367,7366,7367,7367,7367,7367,7369,7369,7369,7369,7369,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7375,7378,7378,7376,7375,7376,7375,7376,7375,7376,7375,7376,7375,7376,7375,7376,7375,7378,7378,7376,7375,7376,7375,7378,7378,7378,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7396,7399,7399,7397,7396,7397,7396,7397,7396,7397,7396,7397,7396,7397,7396,7397,7396,7397,7396,7399,7399,7399,7399,7399,0,0,0,0,0,0,0,0,0,0,0,7415,7418,7418,7418,7416,7415,7416,7415,7418,7418,7418,7418,7416,7415,7416,7415,0,0,0,0,0,0,0,0,0,7426,7429,7429,7429,7429,7427,7426,7427,7426,7427,7426,7429,7429,7429,0,0,0,0,0,0,0,7435,7438,7438,7438,7438,7436,7435,7436,7435,7438,7438,7438,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7442,7444,7442,7444,7442,7444,7444,7445,7445,7442,7444,7445,7445,7442,7444,7442,7444,7445,7445,7445,0,0,0,0,0,0,0,0,0,0,0,0,0,7457,7462,7462,7462,7462,7458,7458,7458,7457,7458,7457,7458,7457,7458,7457,7462,7462,7462,0,0,0,0,0,7470,7473,7473,7473,7473,7471,7470,7473,7473,7473,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7475,7479,7479,7479,7479,7476,7476,7475,7476,7475,7476,7475,7476,7475,7476,7475,7476,7475,7476,7475,7479,7479,7479,0,0,0,0,0,0,0,0,0,0,0,0,0,7493,7498,7498,7498,7498,7494,7494,7494,7493,7494,7493,7494,7493,7494,7493,7498,7498,7498,0,0,0,0,0,0,0,7506,7509,7509,7509,7509,7507,7506,7507,7506,7509,7509,7509,0,0,0,0,0,7513,7516,7516,7516,7516,7514,7513,7516,7516,7516,0,0,0,0,0,0,0,7518,7521,7521,7519,7518,7521,7521,7519,7518,7521,7521,7521,0,0,0,0,0,0,0,0,0,0,0,0,0,7525,7528,7528,7528,7528,7526,7525,7526,7525,7526,7525,7526,7525,7526,7525,7528,7528,7528,0,0,0,13557,13557,13557,13557,7538,13557,13557,13557,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7540,7543,7543,7543,7543,7541,7540,7541,7540,7541,7540,7541,7540,7541,7540,7541,7540,7543,7543,7543,0,0,0,13558,13558,13558,13558,7555,13558,13558,13558,0,0,0,0,0,0,0,0,7557,7560,7560,7560,7558,7557,7558,7557,7560,7558,7560,7560,7560,0,0,0,0,0,0,0,7565,7568,7568,7568,7566,7565,7566,7565,7568,7568,7568,7568,0,0,0,0,0,0,0,7572,7575,7575,7575,7573,7572,7573,7572,7575,7575,7575,7575,0,0,0,0,0,0,0,7579,7582,7582,7582,7580,7579,7580,7579,7582,7582,7582,7582,0,0,0,0,0,0,7586,7587,7587,7587,7587,7586,7589,7589,7587,7587,7587,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7592,7595,7595,7595,7595,7593,7592,7593,7592,7593,7592,7593,7592,7593,7593,7592,7592,7593,7595,7595,7595,0,0,0,0,13559,13559,13559,13559,7608,7608,13559,13559,13559,0,0,0,0,13560,13560,13560,13560,7611,7611,13560,13560,13560,0,0,0,0,13561,13561,13561,13561,7614,7614,13561,13561,13561,0,0,0,0,13562,13562,13562,13562,7617,7617,13562,13562,13562,0,0,0,0,13563,13563,13563,13563,7620,7620,13563,13563,13563,0,0,0,0,13564,13564,13564,13564,7623,7623,13564,13564,13564,0,0,0,0,13565,13565,13565,13565,7626,7626,13565,13565,13565,0,0,0,0,13566,13566,13566,13566,7629,7629,13566,13566,13566,0,0,0,0,0,0,13567,13567,13567,13567,7632,7632,7632,7632,13567,13567,13567,0,0,0,0,13568,13568,13568,13568,7637,7637,13568,13568,13568,0,0,0,0,13569,13569,13569,13569,7640,7640,13569,13569,13569,0,0,0,0,13570,13570,13570,13570,7643,7643,13570,13570,13570,0,0,0,0,13571,13571,13571,13571,7646,7646,13571,13571,13571,0,0,0,0,13572,13572,13572,13572,7649,7649,13572,13572,13572,0,0,0,0,13573,13573,13573,13573,7652,7652,13573,13573,13573,0,0,0,0,13574,13574,13574,13574,7655,7655,13574,13574,13574,0,0,0,0,13575,13575,13575,13575,7658,7658,13575,13575,13575,0,0,0,0,0,7661,7664,7664,7664,7664,7662,7661,7664,7664,7664,0,0,0,0,0,7666,7669,7669,7669,7669,7667,7666,7669,7669,7669,0,0,0,0,0,7671,7674,7674,7674,7674,7672,7671,7674,7674,7674,0,0,0,0,0,7676,7679,7679,7679,7679,7677,7676,7679,7679,7679,0,0,0,0,0,7681,7684,7684,7684,7684,7682,7681,7684,7684,7684,0,0,0,0,0,7686,7689,7689,7689,7689,7687,7686,7689,7689,7689,0,0,0,0,0,7691,7694,7694,7694,7694,7692,7691,7694,7694,7694,0,0,0,0,0,7696,7699,7699,7699,7699,7697,7696,7699,7699,7699,0,0,0,0,0,7701,7704,7704,7704,7704,7702,7701,7704,7704,7704,0,0,0,0,0,7706,7709,7709,7709,7709,7707,7706,7709,7709,7709,0,0,0,0,0,7711,7714,7714,7714,7714,7712,7711,7714,7714,7714,0,0,0,0,0,7716,7719,7719,7719,7719,7717,7716,7719,7719,7719,0,0,0,0,0,7721,7724,7724,7724,7724,7722,7721,7724,7724,7724,0,0,0,0,0,7726,7729,7729,7729,7729,7727,7726,7729,7729,7729,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7731,7734,7734,7734,7734,7734,7734,7732,7731,7732,7731,7732,7731,7732,7731,7732,7732,7731,7732,7731,7732,7734,0,0,0,0,0,0,0,0,0,0,0,0,0,7748,7751,7751,7751,7751,7751,7751,7749,7748,7749,7748,7749,7748,7749,7748,7749,7748,7751,0,0,0,0,0,7761,7764,7764,7764,7764,7762,7761,7764,7764,7764,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,74,0,74,0,74,0,74,0,74,0,74,0,74,74,0,74,74,0,74,0,74,74,0,74,74,0,74,0,74,0,74,0,74,74,74,74,0,0,0,13576,13576,13576,13576,7780,13576,13576,13576,0,0,0,7782,7783,7783,7782,7783,7783,7783,7783,7783,0,0,0,0,0,7785,7788,7788,7786,7785,7788,7788,7788,7788,7788,0,0,0,0,0,7790,7793,7793,7791,7790,7793,7793,7793,7793,7793,0,0,0,7795,7796,7796,7795,7796,7796,7796,7796,7796,0,0,0,7798,7799,7799,7798,7799,7799,7799,7799,7799,0,0,0,0,0,7801,7804,7804,7804,7802,7801,7804,7804,7804,7804,0,0,0,7806,7807,7807,7806,7807,7807,7807,7807,7807,0,0,0,0,0,7809,7812,7812,7812,7810,7809,7812,7812,7812,7812,0,0,0,0,0,7814,7817,7817,7817,7817,7815,7814,7817,7817,7817,0,0,0,0,0,7819,7822,7822,7822,7822,7820,7819,7822,7822,7822,0,0,0,7824,7825,7825,7825,7825,7824,7825,7825,7825,0,0,0,0,0,7827,7830,7830,7830,7830,7828,7827,7830,7830,7830,0,0,0,0,0,7832,7835,7835,7835,7835,7833,7832,7835,7835,7835,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,75,75,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,75,75,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,75,0,0,0,0,0,7903,7906,7906,7906,7906,7906,7906,7906,7904,7903,0,0,0,0,0,0,0,0,0,0,0,0,0,7908,7911,7911,7909,7908,7909,7908,7909,7908,7909,7908,7909,7908,7911,7911,7911,7911,7911,0,0,0,0,0,0,0,7921,7924,7924,7922,7921,7924,7924,7924,7924,7924,7922,7921,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7928,7931,7931,7929,7928,7929,7928,7929,7928,7929,7928,7929,7928,7929,7928,7929,7928,7929,7928,7929,7928,7929,7928,7929,7928,7929,7928,7931,7931,7929,7928,7929,7928,7931,7931,7931,7929,7928,7929,7928,0,0,0,0,0,0,0,0,0,0,0,0,0,7963,7966,7966,7964,7963,7964,7963,7964,7963,7966,7966,7964,7963,7966,7966,7966,7964,7963,0,0,0,0,0,0,0,0,0,0,0,7976,7979,7979,7977,7976,7977,7976,7977,7976,7977,7976,7979,7979,7979,7979,7979,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7987,7990,7990,7988,7987,7988,7987,7988,7987,7988,7987,7988,7987,7988,7987,7988,7987,7988,7987,7990,7990,7988,7987,7990,7990,7990,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8008,8011,8011,8009,8008,8009,8008,8009,8008,8009,8008,8009,8008,8009,8008,8009,8008,8009,8008,8011,8011,8011,8011,8011,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8027,8029,8027,8029,8029,8030,8030,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8030,8027,8029,8027,8029,8027,8029,8030,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8027,8029,8030,8030,8030,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8078,8081,8081,8079,8078,8081,8079,8078,8079,8078,8079,8078,8079,8078,8079,8078,8081,8081,8081,8081,0,0,0,0,0,0,0,0,13577,13577,8093,8093,8093,8093,8093,8093,13577,13577,13577,13577,13577,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8100,8103,8103,8103,8101,8100,8101,8100,8101,8100,8101,8100,8101,8100,8101,8100,8103,8101,8100,8101,8100,8101,8100,8101,8100,8101,8100,8101,8100,8101,8100,8101,8100,8101,8100,8101,8100,8103,8103,8103,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8135,8138,8138,8138,8136,8135,8136,8135,8136,8135,8136,8135,8136,8135,8136,8135,8138,8136,8135,8136,8135,8136,8135,8136,8135,8136,8135,8136,8135,8136,8135,8136,8135,8136,8135,8136,8135,8138,8138,8138,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8170,8184,8184,8184,8171,8171,8171,8171,8171,8171,8184,8171,8171,8171,8171,8171,8171,8170,8171,8170,8171,8170,8171,8170,8171,8170,8184,8184,8184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8194,8208,8208,8208,8195,8195,8195,8195,8195,8195,8208,8195,8195,8195,8195,8195,8195,8194,8195,8194,8195,8194,8195,8194,8195,8194,8208,8208,8208,0,0,0,0,0,0,0,0,0,0,0,0,0,8218,8221,8221,8219,8218,8221,8221,8219,8218,8219,8218,8219,8218,8219,8218,8221,8221,8221,0,0,0,0,0,0,0,0,13578,13578,8231,8231,8231,8231,8231,8231,13578,13578,13578,13578,13578,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8238,8241,8241,8239,8238,8239,8238,8239,8238,8239,8238,8239,8238,8239,8238,8239,8238,8239,8238,8241,8241,8241,8241,8241,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8257,8260,8260,8258,8257,8258,8257,8258,8257,8258,8257,8258,8257,8258,8257,8258,8257,8258,8257,8260,8260,8260,8260,8260,0,0,0,0,0,0,8276,8279,8279,8279,8279,8277,8276,8277,8279,8279,8279,0,0,0,0,0,0,0,0,0,0,0,0,0,8282,8285,8285,8283,8282,8285,8283,8282,8285,8283,8282,8283,8282,8285,8285,8285,8283,8282,0,0,0,13579,13579,8295,13579,13579,13579,13579,13579,0,0,0,13580,13580,8297,13580,13580,13580,13580,13580,0,0,0,13581,13581,8299,13581,13581,13581,13581,13581,0,0,0,13582,13582,8301,13582,13582,13582,13582,13582,0,0,0,13583,13583,8303,13583,13583,13583,13583,13583,0,0,0,0,0,0,0,0,0,0,0,8305,8308,8308,8308,8308,8306,8305,8306,8305,8306,8305,8306,8305,8308,8308,8308,0,0,0,0,0,0,0,0,0,8316,8319,8319,8319,8319,8317,8316,8317,8316,8317,8316,8319,8319,8319,0,0,0,0,0,0,0,0,0,0,0,0,0,8325,8328,8328,8328,8326,8325,8328,8326,8325,8326,8325,8326,8325,8328,8328,8328,8326,8325,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8338,8341,8341,8339,8338,8339,8338,8339,8338,8339,8338,8339,8338,8339,8338,8341,8339,8338,8341,8341,8341,8341,0,0,0,0,0,0,0,0,0,0,0,0,0,8355,8358,8358,8356,8355,8356,8355,8356,8355,8356,8355,8356,8355,8358,8358,8358,8358,8358,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8368,8370,8370,8371,8371,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8368,8370,8371,8371,8368,8370,8368,8370,8368,8370,8371,8371,8371,0,0,0,0,0,8415,8418,8418,8418,8418,8418,8418,8418,8416,8415,0,0,0,0,0,8420,8423,8423,8423,8423,8423,8423,8423,8421,8420,0,0,0,13584,13584,8425,13584,13584,13584,13584,13584,0,0,0,13585,13585,8427,13585,13585,13585,13585,13585,0,0,0,13586,13586,8429,13586,13586,13586,13586,13586,0,0,0,13587,13587,8431,13587,13587,13587,13587,13587,0,0,0,13588,13588,8433,13588,13588,13588,13588,13588,0,0,0,0,0,8435,8438,8438,8436,8435,8438,8438,8438,8438,8438,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8440,8443,8443,8443,8441,8440,8441,8440,8441,8440,8441,8440,8441,8440,8441,8440,8443,8441,8440,8441,8440,8441,8440,8441,8441,8440,8441,8440,8443,8443,8443,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8466,8470,8470,8470,8470,8467,8467,8466,8467,8467,8466,8467,8466,8467,8466,8467,8466,8467,8466,8470,8470,8470,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8483,8486,8486,8484,8483,8486,8486,8484,8483,8484,8483,8484,8483,8484,8483,8484,8483,8484,8483,8486,8486,8486,8484,8483,0,0,0,0,0,0,0,0,0,8502,8505,8505,8505,8505,8503,8502,8503,8502,8503,8502,8505,8505,8505,0,0,0,0,0,0,0,8511,8514,8514,8512,8511,8514,8514,8512,8511,8514,8514,8514,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8518,8521,8521,8519,8518,8519,8518,8519,8518,8519,8518,8521,8519,8518,8519,8518,8519,8518,8521,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8521,8521,8519,8518,8521,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,8519,8518,0,0,0,0,0,0,0,8581,8584,8584,8584,8584,8584,8584,8584,8582,8581,8582,8581,0,0,0,0,0,0,0,8588,8591,8591,8591,8591,8591,8591,8591,8589,8588,8589,8588,0,0,0,0,0,8595,8598,8598,8596,8595,8598,8598,8598,8598,8598,0,0,0,0,0,8600,8603,8603,8601,8600,8603,8603,8603,8603,8603,0,0,0,0,0,8605,8608,8608,8606,8605,8608,8608,8608,8608,8608,0,0,0,0,0,8610,8613,8613,8611,8610,8613,8613,8613,8613,8613,0,0,0,0,0,8615,8618,8618,8616,8615,8618,8618,8618,8618,8618,0,0,0,0,0,8620,8623,8623,8621,8620,8623,8623,8623,8623,8623,0,0,0,0,0,8625,8628,8628,8626,8625,8628,8628,8628,8628,8628,0,0,0,0,0,8630,8633,8633,8631,8630,8633,8633,8633,8633,8633,0,0,0,0,0,8635,8638,8638,8636,8635,8638,8638,8638,8638,8638,0,0,0,0,0,8640,8643,8643,8641,8640,8643,8643,8643,8643,8643,0,0,0,0,0,8645,8648,8648,8646,8645,8648,8648,8648,8648,8648,0,0,0,0,0,8650,8653,8653,8651,8650,8653,8653,8653,8653,8653,0,0,0,0,0,8655,8658,8658,8656,8655,8658,8658,8658,8658,8658,0,0,0,0,0,8660,8663,8663,8661,8660,8663,8663,8663,8663,8663,0,0,0,0,0,8665,8668,8668,8666,8665,8668,8668,8668,8668,8668,0,0,0,0,0,8670,8673,8673,8671,8670,8673,8673,8673,8673,8673,0,0,0,0,0,8675,8678,8678,8676,8675,8678,8678,8678,8678,8678,0,0,0,0,0,8680,8683,8683,8681,8680,8683,8683,8683,8683,8683,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,76,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,76,0,76,0,76,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,76,76,76,0,76,0,76,0,76,0,76,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8725,8728,8728,8726,8725,8726,8725,8726,8725,8726,8725,8726,8725,8726,8725,8726,8725,8726,8725,8726,8725,8726,8725,8726,8725,8728,8728,8728,8728,8728,0,0,0,0,0,8750,8753,8753,8751,8750,8753,8753,8753,8753,8753,0,0,0,0,0,8755,8758,8758,8756,8755,8758,8758,8758,8758,8758,0,0,0,0,0,8760,8763,8763,8763,8763,8761,8760,8763,8763,8763,0,0,0,0,0,8765,8768,8768,8766,8765,8768,8768,8768,8768,8768,0,0,0,0,0,8770,8773,8773,8771,8770,8773,8773,8773,8773,8773,0,0,0,0,0,8775,8778,8778,8778,8778,8776,8775,8778,8778,8778,0,0,0,0,0,8780,8783,8783,8781,8780,8783,8783,8783,8783,8783,0,0,0,0,0,8785,8788,8788,8786,8785,8788,8788,8788,8788,8788,0,0,0,0,0,8790,8793,8793,8793,8793,8791,8790,8793,8793,8793,0,0,0,0,0,8795,8798,8798,8796,8795,8798,8798,8798,8798,8798,0,0,0,0,0,8800,8803,8803,8801,8800,8803,8803,8803,8803,8803,0,0,0,0,0,8805,8808,8808,8808,8808,8806,8805,8808,8808,8808,0,0,0,0,0,8810,8813,8813,8811,8810,8813,8813,8813,8813,8813,0,0,0,0,0,8815,8818,8818,8816,8815,8818,8818,8818,8818,8818,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8820,8822,8820,8822,8822,8823,8823,8820,8822,8820,8822,8823,8823,8820,8822,8820,8822,8823,8823,8823,0,0,0,0,0,8835,8838,8838,8838,8838,8836,8835,8838,8838,8838,0,0,0,0,0,0,8840,8844,8844,8844,8844,8841,8841,8840,8844,8844,8844,0,0,0,0,0,0,8846,8850,8850,8850,8850,8847,8847,8846,8850,8850,8850,0,0,0,0,0,8852,8855,8855,8855,8855,8853,8852,8855,8855,8855,0,0,0,0,0,0,8857,8860,8860,8860,8860,8858,8857,8858,8860,8860,8860,0,0,0,13589,13589,13589,13589,8863,13589,13589,13589,0,0,0,0,0,8865,8868,8868,8868,8868,8866,8865,8868,8868,8868,0,0,0,0,0,8870,8873,8873,8873,8873,8871,8870,8873,8873,8873,0,0,0,0,0,8875,8878,8878,8878,8878,8876,8875,8878,8878,8878,0,0,0,0,0,8880,8883,8883,8883,8883,8881,8880,8883,8883,8883,0,0,0,0,0,8885,8888,8888,8888,8888,8886,8885,8888,8888,8888,0,0,0,0,0,8890,8893,8893,8893,8893,8891,8890,8893,8893,8893,0,0,0,0,0,8895,8898,8898,8898,8898,8896,8895,8898,8898,8898,0,0,0,0,0,8900,8903,8903,8903,8903,8901,8900,8903,8903,8903,0,0,0,0,0,8905,8908,8908,8908,8908,8906,8905,8908,8908,8908,0,0,0,0,0,8910,8913,8913,8913,8913,8911,8910,8913,8913,8913,0,0,0,0,0,8915,8918,8918,8918,8918,8916,8915,8918,8918,8918,0,0,0,0,0,8920,8923,8923,8923,8923,8921,8920,8923,8923,8923,0,0,0,0,0,0,0,0,0,8925,8928,8928,8926,8925,8926,8925,8928,8928,8926,8925,8928,8928,8928,0,0,0,0,0,0,0,0,0,8934,8937,8937,8935,8934,8937,8937,8935,8934,8937,8937,8937,8935,8934,0,0,0,0,0,8943,8946,8946,8946,8946,8946,8946,8946,8944,8943,0,0,0,0,0,8948,8951,8951,8951,8951,8951,8951,8951,8949,8948,0,0,0,0,0,8953,8956,8956,8956,8956,8956,8956,8956,8954,8953,0,0,0,0,0,8958,8961,8961,8961,8961,8961,8961,8961,8959,8958,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,77,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,77,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,77,77,77,0,0,0,0,0,0,0,0,0,0,0,0,0,9000,9003,9003,9003,9003,9001,9000,9001,9000,9001,9000,9001,9000,9001,9000,9003,9003,9003,0,0,0,0,0,9013,9016,9016,9014,9013,9016,9016,9016,9016,9016,0,0,0,0,0,0,0,0,0,9018,9021,9021,9021,9021,9019,9018,9019,9018,9019,9018,9021,9021,9021,0,0,0,0,0,9027,9030,9030,9028,9027,9030,9030,9030,9030,9030,0,0,0,0,0,9032,9035,9035,9033,9032,9035,9035,9035,9035,9035,0,0,0,0,0,9037,9040,9040,9038,9037,9040,9040,9040,9040,9040,0,0,0,0,0,9042,9045,9045,9043,9042,9045,9045,9045,9045,9045,0,0,0,0,0,9047,9050,9050,9048,9047,9050,9050,9050,9050,9050,0,0,0,0,0,0,0,0,0,0,0,9052,9055,9055,9053,9052,9053,9052,9053,9052,9055,9055,9053,9052,9055,9055,9055,0,0,0,0,0,9063,9066,9066,9064,9063,9066,9066,9066,9066,9066,0,0,0,0,0,9068,9071,9071,9071,9071,9069,9068,9071,9071,9071,0,0,0,0,0,9073,9076,9076,9074,9073,9076,9076,9076,9076,9076,0,0,0,0,0,0,0,0,0,0,0,9078,9081,9081,9079,9078,9079,9078,9079,9078,9079,9078,9081,9081,9081,9081,9081,0,0,0,9089,9090,9090,9089,9090,9090,9090,9090,9090,0,0,0,9092,9093,9093,9092,9093,9093,9093,9093,9093,0,0,0,9095,9096,9096,9095,9096,9096,9096,9096,9096,0,0,0,9098,9099,9099,9098,9099,9099,9099,9099,9099,0,0,0,9101,9102,9102,9101,9102,9102,9102,9102,9102,0,0,0,9104,9105,9105,9104,9105,9105,9105,9105,9105,0,0,0,9107,9108,9108,9107,9108,9108,9108,9108,9108,0,0,0,9110,9111,9111,9110,9111,9111,9111,9111,9111,0,0,0,0,0,9113,9116,9116,9116,9116,9114,9113,9116,9116,9116,0,0,0,0,0,9118,9121,9121,9121,9121,9119,9118,9121,9121,9121,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9123,9125,9123,9125,9125,9126,9126,9123,9125,9126,9123,9125,9123,9125,9123,9125,9123,9125,9126,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9126,9126,9123,9125,9126,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,9123,9125,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9190,9193,9193,9191,9190,9191,9190,9191,9190,9191,9190,9191,9190,9191,9190,9193,9193,9193,9193,9193,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9205,9207,9205,9207,9207,9208,9208,9205,9207,9208,9205,9207,9205,9207,9205,9207,9205,9207,9208,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9208,9208,9205,9207,9208,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,9205,9207,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9272,9275,9275,9273,9272,9273,9272,9273,9272,9273,9272,9273,9272,9273,9272,9275,9275,9275,9275,9275,0,0,0,0,0,0,9287,9290,9290,9290,9290,9288,9287,9288,9290,9290,9290,0,0,0,0,0,9293,9296,9296,9296,9296,9294,9293,9296,9296,9296,0,0,0,0,0,0,0,9298,9301,9301,9301,9301,9299,9298,9299,9298,9301,9301,9301,0,0,0,0,0,0,0,0,0,9305,9308,9308,9308,9308,9306,9305,9306,9305,9306,9305,9308,9308,9308,0,0,0,0,0,0,0,0,0,0,9314,9317,9317,9317,9317,9315,9314,9315,9315,9314,9315,9314,9317,9317,9317,0,0,0,13590,13590,13590,13590,9324,13590,13590,13590,0,0,0,0,0,9326,9329,9329,9329,9329,9327,9326,9329,9329,9329,0,0,0,0,0,9331,9334,9334,9334,9334,9332,9331,9334,9334,9334,0,0,0,0,0,9336,9339,9339,9339,9339,9337,9336,9339,9339,9339,0,0,0,0,0,0,0,0,0,9341,9346,9346,9342,9342,9346,9346,9342,9341,9342,9341,9346,9346,9346,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,78,78,0,78,0,78,78,0,78,0,78,0,78,78,0,78,0,78,0,78,0,78,0,78,0,78,0,78,0,78,0,78,0,78,0,78,0,78,0,78,78,78,78,0,78,0,78,0,78,0,0,0,0,0,0,0,9371,9374,9374,9372,9371,9372,9371,9374,9374,9374,9374,9374,0,0,0,0,0,9378,9381,9381,9379,9378,9381,9381,9381,9381,9381,0,0,0,0,0,9383,9384,9384,9384,9384,9383,9383,9383,9384,9384,9384,0,0,0,0,0,0,0,0,0,9388,9391,9391,9391,9391,9389,9388,9389,9388,9389,9388,9391,9391,9391,0,0,0,0,0,13591,13591,13591,9397,9397,9397,13591,13591,13591,13591,0,0,0,9401,9402,9402,9402,9402,9401,9402,9402,9402,0,0,0,0,0,9404,9407,9407,9407,9407,9405,9404,9407,9407,9407,0,0,0,0,0,9409,9412,9412,9412,9412,9410,9409,9412,9412,9412,0,0,0,0,0,0,0,9414,9417,9417,9417,9417,9415,9414,9415,9414,9417,9417,9417,0,0,0,0,0,0,0,0,0,9421,9424,9424,9424,9424,9422,9421,9422,9421,9422,9421,9424,9424,9424,0,0,0,0,0,9430,9433,9433,9433,9433,9431,9430,9433,9433,9433,0,0,0,0,0,9435,9438,9438,9438,9438,9436,9435,9438,9438,9438,0,0,0,0,0,0,0,0,0,9440,9443,9443,9443,9443,9441,9440,9441,9440,9441,9440,9443,9443,9443,0,0,0,0,0,9449,9452,9452,9452,9452,9450,9449,9452,9452,9452,0,0,0,0,0,9454,9457,9457,9457,9457,9455,9454,9457,9457,9457,0,0,0,0,0,0,0,0,0,9459,9462,9462,9462,9462,9460,9459,9460,9459,9460,9459,9462,9462,9462,0,0,0,0,0,9468,9471,9471,9471,9471,9469,9468,9471,9471,9471,0,0,0,0,0,9473,9476,9476,9476,9476,9474,9473,9476,9476,9476,0,0,0,0,0,9478,9479,9479,9479,9479,9478,9481,9479,9479,9479,0,0,0,13592,13592,13592,13592,9483,13592,13592,13592,0,0,0,13593,13593,13593,13593,9485,13593,13593,13593,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,79,79,79,0,79,0,79,0,79,0,79,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,79,79,79,79,79,79,79,79,79,79,79,79,79,79,79,79,79,79,0,79,79,0,79,79,0,79,79,0,79,79,0,79,0,79,79,0,79,79,0,79,79,0,79,79,79,79,0,79,79,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,0,0,0,0,0,9523,9524,9524,9524,9524,9523,9523,9523,9524,9524,9524,9523,0,0,0,0,0,0,0,0,0,0,0,9529,9532,9532,9532,9532,9530,9529,9530,9529,9530,9529,9532,9532,9532,9530,9529,0,0,0,0,0,0,13594,13594,13594,13594,9540,9540,9540,13594,13594,13594,9540,0,0,0,0,0,0,13595,13595,13595,13595,9545,9545,9545,13595,13595,13595,9545,0,0,0,0,0,9550,9553,9553,9553,9553,9551,9550,9553,9553,9553,0,0,0,0,0,9555,9558,9558,9558,9558,9556,9555,9558,9558,9558,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9560,9563,9563,9563,9563,9561,9560,9561,9560,9561,9560,9561,9560,9561,9560,9561,9560,9561,9560,9561,9560,9561,9560,9561,9560,9561,9560,9563,9563,9563,0,0,0,13596,13596,13596,13596,9585,13596,13596,13596,0,0,0,13597,13597,13597,13597,9587,13597,13597,13597,0,0,0,9589,9590,9590,9590,9590,9589,9590,9590,9590,0,0,0,0,0,9592,9595,9595,9595,9595,9593,9592,9595,9595,9595,0,0,0,0,0,9597,9600,9600,9600,9600,9598,9597,9600,9600,9600,0,0,0,0,0,9602,9605,9605,9605,9605,9603,9602,9605,9605,9605,0,0,0,9607,9608,9608,9608,9608,9607,9608,9608,9608,0,0,0,0,0,9610,9613,9613,9611,9610,9613,9613,9613,9613,9613,0,0,0,0,0,0,0,0,0,0,0,0,9615,9618,9618,9618,9618,9616,9615,9616,9615,9616,9616,9615,9616,9615,9618,9618,9618,0,0,0,0,13598,13598,13598,13598,9627,9627,13598,13598,13598,0,0,0,0,0,0,0,0,9630,9634,9634,9634,9634,9631,9631,9630,9631,9630,9634,9634,9634,0,0,0,0,0,9638,9640,9640,9641,9641,9641,9641,9641,9641,9641,0,0,0,0,0,9643,9645,9645,9646,9646,9646,9646,9646,9646,9646,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9648,9650,9648,9650,9650,9651,9651,9648,9650,9648,9650,9648,9650,9651,9648,9650,9651,9648,9650,9651,9651,9651,9648,9650,0,0,0,13599,13599,13599,9667,13599,13599,13599,13599,0,0,0,0,0,9669,9672,9672,9672,9672,9670,9669,9672,9672,9672,0,0,0,13600,13600,13600,13600,9674,13600,13600,13600,0,0,0,9676,9677,9677,9677,9677,9676,9677,9677,9677,0,0,0,0,0,9679,9682,9682,9682,9682,9680,9679,9682,9682,9682,0,0,0,0,0,9684,9687,9687,9687,9687,9685,9684,9687,9687,9687,0,0,0,0,0,9689,9692,9692,9692,9692,9692,9692,9692,9690,9689,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9694,9697,9697,9697,9697,9697,9697,9697,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,0,0,0,0,0,9721,9724,9724,9724,9724,9724,9724,9724,9722,9721,0,0,0,0,0,9726,9729,9729,9729,9729,9729,9729,9729,9727,9726,0,0,0,0,0,9731,9734,9734,9734,9734,9734,9734,9734,9732,9731,0,0,0,0,0,9736,9739,9739,9739,9739,9739,9739,9739,9737,9736,0,0,0,0,0,9741,9744,9744,9744,9744,9744,9744,9744,9742,9741,0,0,0,9746,9747,9747,9747,9747,9747,9747,9747,9746,0,0,0,0,0,9749,9752,9752,9752,9752,9752,9752,9752,9750,9749,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,80,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,80,0,80,0,80,80,0,80,0,80,0,80,0,80,80,80,0,80,80,0,0,0,9781,13601,13601,13601,13601,13601,13601,13601,0,0,0,0,0,0,0,9783,9785,9785,9786,9786,9786,9786,9783,9785,9786,9786,9786,0,0,0,0,0,0,0,0,0,9790,9793,9793,9793,9793,9791,9790,9791,9790,9791,9790,9793,9793,9793,0,0,0,0,0,0,0,9799,9802,9802,9800,9799,9800,9799,9802,9802,9802,9802,9802,0,0,0,0,0,0,0,9806,9806,9807,9807,9806,9807,9807,9806,9806,9807,9807,9806,9807,0,0,0,0,0,9813,9816,9816,9816,9816,9816,9816,9814,9813,9816,0,0,0,0,0,9818,9821,9821,9821,9821,9821,9821,9819,9818,9821,0,0,0,0,0,9823,9826,9826,9826,9826,9826,9826,9824,9823,9826,0,0,0,0,0,9828,9831,9831,9831,9831,9831,9831,9829,9828,9831,0,0,0,0,0,9833,9836,9836,9836,9836,9836,9836,9834,9833,9836,0,0,0,0,0,9838,9841,9841,9841,9841,9841,9841,9839,9838,9841,0,0,0,0,0,9843,9846,9846,9846,9846,9846,9846,9844,9843,9846,0,0,0,0,0,9848,9851,9851,9851,9851,9851,9851,9849,9848,9851,0,0,0,0,0,9853,9856,9856,9856,9856,9856,9856,9854,9853,9856,0,0,0,0,0,9858,9861,9861,9861,9861,9861,9861,9859,9858,9861,0,0,0,0,0,9863,9866,9866,9866,9866,9866,9866,9864,9863,9866,0,0,0,0,0,9868,9871,9871,9871,9871,9871,9871,9869,9868,9871,0,0,0,0,0,9873,9876,9876,9876,9876,9876,9876,9874,9873,9876,0,0,0,0,0,13602,13602,9878,9878,9878,13602,13602,13602,13602,13602,0,0,0,0,0,9882,9885,9885,9883,9882,9885,9885,9885,9885,9885,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9887,9889,9889,9890,9890,9887,9889,9887,9889,9887,9889,9890,9890,9887,9889,9887,9889,9890,9890,9887,9889,9890,0,0,0,0,0,0,0,0,0,9904,13603,13603,9904,9904,9904,13603,13603,9904,9904,13603,13603,9904,13603,0,0,0,0,0,0,0,0,0,0,0,9912,9915,9915,9915,9915,9913,9912,9913,9912,9913,9912,9913,9912,9915,9915,9915,0,0,0,0,0,9923,9926,9926,9926,9926,9924,9923,9926,9926,9926,0,0,0,13604,13604,13604,13604,9928,13604,13604,13604,0,0,0,0,0,0,0,0,0,0,0,13605,13605,9930,9930,13605,13605,9930,9930,9930,9930,13605,13605,9930,9930,9930,13605,0,0,0,0,0,9940,9943,9943,9943,9943,9943,9943,9941,9940,9943,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,81,0,81,0,81,0,81,0,81,81,81,0,81,0,81,0,81,0,81,0,81,0,81,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,81,81,81,0,0,0,0,0,0,0,9976,9978,9978,9979,9979,9976,9978,9979,9979,9979,9979,9979,0,0,0,0,0,9983,9986,9986,9986,9986,9984,9983,9986,9986,9986,0,0,0,0,0,9988,9991,9991,9991,9991,9989,9988,9991,9991,9991,0,0,0,0,0,9993,9996,9996,9996,9996,9994,9993,9996,9996,9996,0,0,0,0,0,0,0,9998,10001,10001,9999,9998,10001,9999,9998,10001,10001,10001,10001,0,0,0,0,0,0,0,10005,10008,10008,10006,10005,10006,10005,10008,10008,10008,10008,10008,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10012,10014,10014,10015,10015,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10015,10015,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10012,10014,10015,10015,10012,10014,10012,10014,10012,10014,10012,10014,10015,0,0,0,0,0,0,0,0,0,0,0,0,0,10069,10072,10072,10072,10072,10070,10069,10070,10069,10070,10069,10070,10069,10072,10072,10070,10069,10072,0,0,0,0,0,10082,10085,10085,10083,10082,10085,10085,10085,10085,10085,0,0,0,0,0,10087,10090,10090,10090,10090,10088,10087,10090,10090,10090,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10092,10095,10095,10093,10092,10093,10092,10095,10095,10093,10092,10093,10092,10093,10092,10095,10095,10095,10093,10092,0,0,0,0,13606,13606,13606,13606,10107,10107,13606,13606,13606,0,0,0,13607,13607,13607,13607,10110,13607,13607,13607,0,0,0,0,0,10112,10115,10115,10115,10113,10112,10115,10115,10115,10115,0,0,0,0,0,0,0,0,0,10117,10120,10120,10120,10120,10118,10117,10120,10120,10118,10117,10118,10117,10120,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10126,10126,10127,10127,10126,10126,10126,10126,10127,10126,10127,10126,10126,10126,10126,10126,10126,10126,10126,10126,10127,10127,10126,10126,10126,10126,10127,10126,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10148,10150,10150,10151,10151,10148,10150,10148,10150,10148,10150,10148,10150,10151,10148,10150,10151,10148,10150,10148,10150,10148,10150,10148,10150,10148,10150,10148,10150,10148,10150,10148,10150,10148,10150,10151,10151,10148,10150,10148,10150,10148,10150,10148,10150,10151,10148,10150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10191,13608,13608,10191,10191,10191,10191,13608,10191,13608,10191,10191,10191,10191,10191,10191,10191,10191,10191,13608,13608,10191,10191,10191,10191,13608,10191,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10212,13609,13609,10212,10212,10212,10212,13609,10212,13609,10212,10212,10212,10212,10212,10212,10212,10212,10212,13609,13609,10212,10212,10212,10212,13609,10212,0,0,0,13610,13610,13610,13610,10233,13610,13610,13610,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10235,10238,10238,10238,10238,10236,10235,10236,10235,10236,10235,10236,10235,10236,10235,10238,10238,10236,10235,10238,0,0,0,0,10250,13611,13611,13611,13611,10250,13611,13611,13611,0,0,0,0,10253,13612,13612,13612,13612,13612,13612,10253,13612,0,0,0,13613,13613,13613,13613,10256,13613,13613,13613,0,0,0,13614,13614,13614,13614,10258,13614,13614,13614,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10260,10263,10263,10261,10260,10261,10260,10263,10263,10261,10260,10261,10260,10261,10260,10261,10260,10261,10260,10263,10263,10263,0,0,0,13615,13615,13615,13615,10277,13615,13615,13615,0,0,0,0,0,10279,10281,10281,10282,10282,10282,10282,10282,10282,10282,0,0,0,0,0,0,0,0,0,0,13616,13616,10284,10284,10284,13616,13616,10284,10284,10284,13616,13616,10284,10284,13616,0,0,0,0,0,0,0,10293,10296,10296,10296,10296,10296,10296,10296,10294,10293,10294,10293,0,0,0,0,0,0,0,10300,10303,10303,10303,10303,10303,10303,10303,10301,10300,10301,10300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,82,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,82,0,82,0,82,0,82,0,82,0,82,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,82,82,82,0,0,0,0,0,0,0,10354,10356,10354,10356,10356,10357,10357,10357,10357,10357,10357,10357,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10361,10363,10361,10363,10363,10364,10364,10361,10363,10361,10363,10361,10363,10364,10361,10363,10361,10363,10361,10363,10361,10363,10364,10361,10363,10361,10363,10361,10363,10361,10363,10361,10363,10361,10363,10361,10363,10361,10363,10361,10363,10364,10364,10364,10361,10363,10361,10363,10361,10363,10361,10363,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10408,10411,10411,10409,10408,10409,10408,10409,10408,10409,10408,10409,10408,10411,10411,10409,10408,10409,10408,10411,10411,10409,10408,10409,10408,10411,10409,10408,0,0,0,0,0,10431,10434,10434,10432,10431,10434,10434,10434,10434,10434,0,0,0,13617,13617,13617,10436,13617,13617,13617,13617,0,0,0,13618,13618,13618,10438,13618,13618,13618,13618,0,0,0,13619,13619,13619,10440,13619,13619,13619,13619,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10442,10445,10445,10445,10443,10442,10443,10442,10443,10443,10442,10443,10442,10443,10442,10445,10445,10445,10445,0,0,0,0,0,0,10456,10459,10459,10459,10457,10456,10457,10459,10459,10459,10459,0,0,0,0,0,13620,13620,13620,10462,10462,13620,10462,13620,13620,13620,0,0,0,13621,13621,13621,10466,13621,13621,13621,13621,0,0,0,13622,13622,13622,13622,10468,13622,13622,13622,0,0,0,13623,13623,13623,13623,10470,13623,13623,13623,0,0,0,13624,13624,13624,13624,10472,13624,13624,13624,0,0,0,13625,13625,13625,13625,10474,13625,13625,13625,0,0,0,0,0,0,0,0,0,0,0,0,10476,10479,10479,10479,10479,10477,10476,10477,10477,10476,10477,10476,10477,10476,10479,10479,10479,0,0,0,0,0,0,0,10488,10491,10491,10491,10491,10489,10488,10489,10488,10491,10491,10491,0,0,0,0,13626,13626,13626,13626,10495,10495,13626,13626,13626,0,0,0,0,0,0,0,0,0,10498,10501,10501,10501,10501,10499,10498,10499,10498,10499,10498,10501,10501,10501,0,0,0,0,0,0,0,0,0,10507,10510,10510,10508,10507,10508,10507,10508,10507,10510,10510,10510,10510,10510,0,0,0,0,0,0,0,0,0,10516,10519,10519,10517,10516,10517,10516,10517,10516,10519,10519,10519,10519,10519,0,0,0,0,0,0,0,0,0,10525,10528,10528,10526,10525,10526,10525,10526,10525,10528,10528,10528,10528,10528,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10534,10537,10537,10537,10537,10535,10534,10535,10534,10535,10534,10535,10534,10537,10537,10535,10534,10535,10534,10535,10534,10535,10534,10537,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10553,10556,10556,10556,10556,10554,10553,10554,10553,10554,10553,10556,10556,10554,10553,10554,10553,10554,10553,10556,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10568,10569,10569,10568,10569,10568,10568,10568,10568,10568,10569,10568,10568,10568,10568,10568,10568,10568,10568,10568,10569,10569,10568,10568,10569,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10587,10590,10590,10588,10587,10590,10588,10587,10588,10587,10588,10587,10588,10587,10588,10587,10590,10588,10587,10588,10587,10588,10587,10588,10587,10588,10587,10588,10587,10588,10587,10588,10587,10588,10587,10590,10590,10588,10587,10588,10587,10590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13627,13627,10624,13627,10624,10624,10624,10624,10624,13627,10624,10624,10624,10624,10624,10624,10624,10624,10624,13627,13627,10624,10624,13627,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13628,13628,10642,13628,10642,10642,10642,10642,10642,13628,10642,10642,10642,10642,10642,10642,10642,10642,10642,13628,13628,10642,10642,13628,0,0,0,0,0,10660,10663,10663,10663,10663,10661,10660,10663,10663,10663,0,0,0,0,0,10665,10668,10668,10668,10668,10666,10665,10668,10668,10668,0,0,0,0,0,10670,10673,10673,10673,10673,10671,10670,10673,10673,10673,0,0,0,0,0,10675,10678,10678,10678,10678,10676,10675,10678,10678,10678,0,0,0,0,0,10680,10683,10683,10683,10683,10681,10680,10683,10683,10683,0,0,0,0,0,10685,10688,10688,10688,10688,10686,10685,10688,10688,10688,0,0,0,0,0,10690,10693,10693,10693,10693,10691,10690,10693,10693,10693,0,0,0,0,0,10695,10698,10698,10698,10698,10696,10695,10698,10698,10698,0,0,0,0,0,10700,10703,10703,10703,10703,10701,10700,10703,10703,10703,0,0,0,0,0,10705,10708,10708,10708,10708,10706,10705,10708,10708,10708,0,0,0,0,0,10710,10713,10713,10713,10713,10711,10710,10713,10713,10713,0,0,0,0,0,10715,10718,10718,10718,10718,10716,10715,10718,10718,10718,0,0,0,0,0,10720,10723,10723,10723,10723,10721,10720,10723,10723,10723,0,0,0,0,0,10725,10728,10728,10728,10728,10726,10725,10728,10728,10728,0,0,0,0,0,10730,10733,10733,10733,10733,10731,10730,10733,10733,10733,0,0,0,0,0,0,0,0,0,0,0,10735,10737,10735,10737,10737,10738,10738,10738,10738,10735,10737,10735,10737,10738,10738,10738,0,0,0,13629,13629,13629,13629,10746,13629,13629,13629,0,0,0,0,0,0,0,13630,13630,10748,13630,10748,10748,10748,10748,13630,13630,13630,13630,0,0,0,0,0,0,0,13631,13631,10754,13631,13631,10754,10754,10754,10754,13631,13631,13631,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,83,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,83,0,83,83,83,83,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13632,13632,13632,10928,10928,10928,10928,10928,10928,10928,13632,10928,10928,10928,10928,10928,10928,10928,13632,13632,13632,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10943,10946,10946,10946,10944,10943,10944,10943,10944,10943,10944,10943,10944,10943,10944,10943,10944,10943,10946,10944,10943,10944,10943,10944,10943,10944,10943,10944,10943,10944,10943,10944,10943,10946,10946,10946,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10974,10977,10977,10975,10974,10975,10974,10975,10974,10975,10974,10975,10974,10975,10974,10977,10977,10975,10974,10975,10974,10975,10974,10975,10974,10977,10977,10977,10975,10974,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10999,11000,11000,10999,10999,11003,10999,11003,10999,11000,11003,10999,11003,11003,11003,10999,11000,11003,10999,11003,10999,11003,10999,11003,10999,10999,10999,11000,11000,11003,10999,11000,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11026,11027,11027,11026,11029,11026,11029,11026,11029,11029,11026,11029,11029,11026,11029,11026,11029,11026,11027,11027,11027,11027,11027,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11044,11045,11045,11044,11047,11044,11047,11044,11047,11047,11044,11047,11047,11044,11047,11044,11047,11044,11044,11044,11045,11045,11045,11045,11045,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11064,11065,11065,11064,11067,11064,11067,11064,11067,11067,11064,11067,11067,11064,11067,11064,11067,11064,11064,11064,11065,11065,11065,11065,11065,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11084,11085,11085,11084,11087,11084,11087,11084,11087,11087,11084,11087,11084,11084,11084,11087,11084,11087,11084,11087,11085,11085,11085,11085,11085,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11104,11105,11105,11104,11107,11104,11107,11104,11107,11107,11104,11107,11107,11104,11107,11104,11107,11104,11104,11104,11105,11105,11105,11105,11105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11124,11125,11125,11124,11127,11124,11127,11124,11127,11127,11124,11127,11124,11124,11124,11127,11124,11127,11124,11127,11125,11125,11125,11125,11125,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11144,11145,11145,11144,11147,11144,11147,11144,11147,11147,11144,11147,11147,11144,11147,11144,11147,11144,11144,11144,11145,11145,11145,11145,11145,0,0,0,0,0,11164,11167,11167,11165,11164,11167,11167,11167,11167,11167,0,0,0,0,0,11169,11172,11172,11170,11169,11172,11172,11172,11172,11172,0,0,0,0,0,11174,11177,11177,11175,11174,11177,11177,11177,11177,11177,0,0,0,0,0,11179,11182,11182,11180,11179,11182,11182,11182,11182,11182,0,0,0,0,0,11184,11187,11187,11185,11184,11187,11187,11187,11187,11187,0,0,0,0,0,11189,11192,11192,11190,11189,11192,11192,11192,11192,11192,0,0,0,0,0,11194,11197,11197,11195,11194,11197,11197,11197,11197,11197,0,0,0,13633,13633,11199,13633,13633,13633,13633,13633,0,0,0,13634,13634,11201,13634,13634,13634,13634,13634,0,0,0,13635,13635,11203,13635,13635,13635,13635,13635,0,0,0,13636,13636,11205,13636,13636,13636,13636,13636,0,0,0,13637,13637,11207,13637,13637,13637,13637,13637,0,0,0,13638,13638,11209,13638,13638,13638,13638,13638,0,0,0,13639,13639,11211,13639,13639,13639,13639,13639,0,0,0,0,0,11213,11216,11216,11214,11213,11216,11216,11216,11216,11216,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11218,11221,11221,11219,11218,11219,11218,11219,11218,11219,11218,11219,11218,11219,11218,11219,11218,11219,11218,11219,11218,11219,11218,11219,11218,11219,11219,11218,11219,11218,11221,11221,11221,11221,11221,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11248,11251,11251,11249,11248,11249,11248,11249,11248,11249,11248,11249,11248,11249,11248,11249,11248,11249,11248,11249,11248,11249,11248,11249,11248,11249,11249,11248,11249,11248,11251,11251,11251,11251,11251,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11278,11281,11281,11279,11278,11279,11278,11279,11278,11279,11278,11279,11278,11279,11278,11279,11278,11279,11278,11279,11278,11279,11278,11279,11278,11279,11279,11278,11279,11278,11281,11281,11281,11281,11281,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11308,11311,11311,11309,11308,11309,11308,11309,11308,11309,11308,11309,11308,11309,11308,11309,11308,11309,11308,11309,11308,11309,11308,11309,11308,11309,11309,11308,11309,11308,11311,11311,11311,11311,11311,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11338,11341,11341,11339,11338,11339,11338,11339,11338,11339,11338,11339,11338,11339,11338,11339,11338,11339,11338,11339,11338,11339,11338,11339,11338,11339,11339,11338,11339,11338,11341,11341,11341,11341,11341,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11368,11371,11371,11369,11368,11369,11368,11369,11368,11369,11368,11369,11368,11369,11368,11369,11368,11369,11368,11369,11368,11369,11368,11369,11368,11369,11369,11368,11369,11368,11371,11371,11371,11371,11371,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11398,11401,11401,11399,11398,11399,11398,11399,11398,11399,11398,11399,11398,11399,11398,11399,11398,11399,11398,11399,11398,11399,11398,11399,11398,11399,11399,11398,11399,11398,11401,11401,11401,11401,11401,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11428,11429,11428,11431,11431,11429,11428,11429,11428,11429,11428,11429,11428,11431,11429,11428,11429,11428,11429,11428,11431,11429,11428,11431,11431,11429,11428,11431,0,0,0,0,0,0,0,11451,11454,11454,11452,11451,11452,11451,11454,11454,11454,11454,11454,0,0,0,0,0,0,0,11458,11461,11461,11459,11458,11459,11458,11461,11461,11461,11461,11461,0,0,0,0,0,0,0,11465,11468,11468,11466,11465,11466,11465,11468,11468,11468,11468,11468,0,0,0,0,0,0,0,11472,11475,11475,11473,11472,11473,11472,11475,11475,11475,11475,11475,0,0,0,0,0,0,0,11479,11482,11482,11480,11479,11480,11479,11482,11482,11482,11482,11482,0,0,0,0,0,0,0,11486,11489,11489,11487,11486,11487,11486,11489,11489,11489,11489,11489,0,0,0,0,0,0,0,11493,11496,11496,11494,11493,11494,11493,11496,11496,11496,11496,11496,0,0,0,0,0,0,0,11500,11503,11503,11503,11501,11500,11501,11500,11503,11503,11503,11503,0,0,0,0,0,0,0,11507,11510,11510,11510,11508,11507,11508,11507,11510,11510,11510,11510,0,0,0,0,0,0,0,11514,11517,11517,11517,11515,11514,11515,11514,11517,11517,11517,11517,0,0,0,0,0,0,0,11521,11524,11524,11524,11522,11521,11522,11521,11524,11524,11524,11524,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11528,11529,11529,11528,11528,11532,11532,11528,11532,11529,11529,11532,11532,11532,11528,11532,11528,11529,11529,11529,11532,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11544,11545,11545,11544,11544,11544,11544,11550,11550,11544,11550,11545,11545,11550,11550,11550,11544,11550,11544,11545,11545,11545,11550,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11562,11563,11563,11562,11562,11562,11562,11568,11568,11562,11568,11563,11563,11568,11568,11568,11562,11568,11562,11563,11563,11563,11568,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11580,11581,11581,11580,11580,11580,11580,11586,11586,11580,11586,11581,11581,11586,11586,11586,11580,11586,11580,11581,11581,11581,11586,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11598,11599,11599,11598,11598,11598,11598,11604,11604,11598,11604,11599,11599,11604,11604,11604,11598,11604,11598,11599,11599,11599,11604,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11616,11617,11617,11616,11616,11616,11616,11622,11622,11616,11622,11617,11617,11622,11622,11622,11616,11622,11616,11617,11617,11617,11622,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11634,11635,11635,11634,11634,11634,11634,11640,11640,11634,11640,11635,11635,11640,11640,11640,11634,11640,11634,11635,11635,11635,11640,0,0,0,0,0,11652,11655,11655,11653,11652,11655,11655,11655,11655,11655,0,0,0,0,0,11657,11660,11660,11658,11657,11660,11660,11660,11660,11660,0,0,0,0,0,11662,11665,11665,11663,11662,11665,11665,11665,11665,11665,0,0,0,0,0,11667,11670,11670,11668,11667,11670,11670,11670,11670,11670,0,0,0,0,0,11672,11675,11675,11673,11672,11675,11675,11675,11675,11675,0,0,0,0,0,11677,11680,11680,11678,11677,11680,11680,11680,11680,11680,0,0,0,0,0,11682,11685,11685,11683,11682,11685,11685,11685,11685,11685,0,0,0,0,0,11687,11690,11690,11688,11687,11690,11690,11690,11690,11690,0,0,0,0,0,11692,11695,11695,11693,11692,11695,11695,11695,11695,11695,0,0,0,0,0,11697,11700,11700,11698,11697,11700,11700,11700,11700,11700,0,0,0,0,0,11702,11705,11705,11703,11702,11705,11705,11705,11705,11705,0,0,0,0,0,11707,11710,11710,11708,11707,11710,11710,11710,11710,11710,0,0,0,0,0,11712,11715,11715,11713,11712,11715,11715,11715,11715,11715,0,0,0,0,0,11717,11720,11720,11718,11717,11720,11720,11720,11720,11720,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11722,11724,11722,11724,11722,11724,11724,11722,11724,11725,11725,11722,11724,11725,11725,11722,11724,11722,11724,11722,11724,11722,11724,11722,11724,11722,11724,11722,11724,11722,11724,11725,11725,11725,11722,11724,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11753,11755,11753,11755,11753,11755,11755,11753,11755,11756,11756,11753,11755,11756,11756,11753,11755,11753,11755,11753,11755,11753,11755,11753,11755,11753,11755,11753,11755,11753,11755,11756,11756,11756,11753,11755,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11784,11786,11784,11786,11784,11786,11786,11784,11786,11787,11787,11784,11786,11787,11787,11784,11786,11784,11786,11784,11786,11784,11786,11784,11786,11784,11786,11784,11786,11784,11786,11787,11787,11787,11784,11786,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11815,11817,11815,11817,11815,11817,11817,11815,11817,11818,11818,11815,11817,11818,11818,11815,11817,11815,11817,11815,11817,11815,11817,11815,11817,11815,11817,11815,11817,11815,11817,11818,11818,11818,11815,11817,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11846,11848,11846,11848,11846,11848,11848,11846,11848,11849,11849,11846,11848,11849,11849,11846,11848,11846,11848,11846,11848,11846,11848,11846,11848,11846,11848,11846,11848,11846,11848,11849,11849,11849,11846,11848,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11877,11879,11877,11879,11877,11879,11879,11877,11879,11880,11880,11877,11879,11880,11880,11877,11879,11877,11879,11877,11879,11877,11879,11877,11879,11877,11879,11877,11879,11877,11879,11880,11880,11880,11877,11879,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11908,11910,11908,11910,11908,11910,11910,11908,11910,11911,11911,11908,11910,11911,11911,11908,11910,11908,11910,11908,11910,11908,11910,11908,11910,11908,11910,11908,11910,11908,11910,11911,11911,11911,11908,11910,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11939,11941,11939,11941,11939,11941,11941,11939,11941,11942,11942,11939,11941,11942,11942,11939,11941,11939,11941,11939,11941,11939,11941,11939,11941,11939,11941,11942,11942,11942,11939,11941,0,0,0,0,0,0,0,0,0,11966,11969,11969,11969,11969,11967,11966,11967,11966,11969,11969,11969,11967,11966,0,0,0,0,0,0,0,0,0,11975,11978,11978,11978,11978,11976,11975,11976,11975,11978,11978,11978,11976,11975,0,0,0,0,0,0,0,0,0,11984,11987,11987,11987,11987,11985,11984,11985,11984,11987,11987,11987,11985,11984,0,0,0,0,0,0,0,0,0,11993,11996,11996,11996,11996,11994,11993,11994,11993,11996,11996,11996,11994,11993,0,0,0,0,0,0,0,0,0,12002,12005,12005,12005,12005,12003,12002,12003,12002,12005,12005,12005,12003,12002,0,0,0,0,0,0,0,0,0,12011,12014,12014,12014,12014,12012,12011,12012,12011,12014,12014,12014,12012,12011,0,0,0,0,0,0,0,0,0,12020,12023,12023,12023,12023,12021,12020,12021,12020,12023,12023,12023,12021,12020,0,0,0,0,0,0,0,13640,13640,12029,12029,12029,13640,13640,12029,12029,13640,13640,13640,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12035,12037,12035,12037,12037,12038,12038,12038,12038,12035,12037,12035,12037,12035,12037,12035,12037,12038,12038,12035,12037,12038,0,0,0,13641,13641,12052,13641,13641,13641,13641,13641,0,0,0,13642,13642,12054,13642,13642,13642,13642,13642,0,0,0,13643,13643,12056,13643,13643,13643,13643,13643,0,0,0,13644,13644,12058,13644,13644,13644,13644,13644,0,0,0,13645,13645,12060,13645,13645,13645,13645,13645,0,0,0,13646,13646,12062,13646,13646,13646,13646,13646,0,0,0,13647,13647,12064,13647,13647,13647,13647,13647,0,0,0,0,0,12066,12069,12069,12067,12066,12069,12069,12069,12069,12069,0,0,0,0,0,12071,12074,12074,12072,12071,12074,12074,12074,12074,12074,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12076,12078,12078,12079,12079,12076,12078,12079,12076,12078,12076,12078,12079,12076,12078,12076,12078,12076,12078,12076,12078,12076,12078,12079,12079,12079,0,0,0,0,0,0,0,12097,12100,12100,12098,12097,12100,12098,12097,12100,12100,12100,12100,0,0,0,13648,13648,12104,13648,13648,13648,13648,13648,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13649,13649,12106,13649,12106,12106,13649,12106,12106,12106,12106,12106,12106,12106,12106,12106,12106,12106,13649,13649,13649,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12121,12121,13650,13650,12121,13650,12121,12121,13650,12121,12121,12121,12121,12121,13650,13650,13650,12121,12121,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13651,13651,13651,12134,12134,12134,12134,12134,12134,12134,12134,12134,12134,12134,12134,12134,12134,12134,12134,12134,12134,13651,13651,13651,13651,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12153,12156,12156,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12156,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12156,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12154,12153,12156,12156,12156,12154,12153,12154,12153,12154,12153,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12210,12213,12213,12211,12210,12211,12211,12210,12211,12210,12211,12210,12211,12210,12211,12210,12211,12210,12213,12211,12211,12211,12211,12211,12210,12211,12210,12213,12211,12210,12211,12210,12211,12211,12211,12211,12211,12211,12210,12211,12211,12210,12211,12210,12213,12213,12213,12211,12210,12211,12210,12211,12210,0,0,0,0,0,0,0,12258,12261,12261,12261,12261,12259,12258,12259,12258,12261,12261,12261,0,0,0,0,0,13652,13652,13652,13652,12265,12265,12265,13652,13652,13652,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12269,12269,12272,12269,12272,12272,12273,12273,12269,12269,12272,12269,12272,12269,12269,12269,12272,12269,12269,12272,12269,12272,12273,12269,12272,12269,12269,12272,12273,12269,12272,12269,12272,12269,12273,12273,12273,12269,12272,12269,12272,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12305,12307,12307,12308,12308,12305,12307,12308,12305,12307,12305,12307,12308,12305,12307,12305,12307,12308,12308,12308,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12320,12322,12324,12324,12320,12322,12320,12320,12322,12324,12324,12320,12322,12320,12322,12324,12324,12320,12322,12320,12322,12324,0,0,0,0,0,12337,12340,12340,12340,12340,12338,12337,12340,12340,12340,0,0,0,0,0,0,0,12342,13653,13653,12342,12342,12342,13653,13653,12342,13653,13653,13653,0,0,0,0,0,0,0,13654,13654,13654,12348,12348,12348,12348,12348,13654,13654,13654,13654,0,0,0,13655,13655,13655,13655,12354,13655,13655,13655,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12356,12359,12359,12357,12356,12357,12356,12357,12356,12359,12357,12356,12357,12356,12359,12357,12356,12357,12357,12356,12357,12356,12357,12356,12359,12359,12357,12356,12359,12357,12357,12356,0,0,0,13656,13656,13656,12383,13656,13656,13656,13656,0,0,0,0,0,12385,12388,12388,12388,12386,12385,12388,12388,12388,12388,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12390,12393,12393,12393,12391,12390,12391,12390,12391,12390,12391,12390,12391,12390,12391,12390,12391,12390,12391,12390,12391,12390,12391,12390,12393,12393,12393,12393,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12413,12416,12416,12416,12414,12413,12414,12413,12414,12413,12414,12413,12414,12413,12414,12413,12414,12413,12414,12413,12414,12413,12414,12413,12416,12416,12416,12416,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12436,12439,12439,12439,12437,12436,12437,12436,12437,12436,12437,12436,12437,12436,12437,12436,12437,12436,12437,12436,12437,12436,12437,12436,12439,12439,12439,12439,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12459,12462,12462,12462,12460,12459,12460,12459,12460,12459,12460,12459,12460,12459,12460,12459,12460,12459,12460,12459,12460,12459,12460,12459,12462,12462,12462,12462,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12482,12485,12485,12485,12483,12482,12483,12482,12483,12482,12483,12482,12483,12482,12483,12482,12483,12482,12483,12482,12483,12482,12483,12482,12485,12485,12485,12485,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12505,12508,12508,12508,12506,12505,12506,12505,12506,12505,12506,12505,12506,12505,12506,12505,12506,12505,12506,12505,12506,12505,12506,12505,12508,12508,12508,12508,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12528,12531,12531,12531,12529,12528,12529,12528,12529,12528,12529,12528,12529,12528,12529,12528,12529,12528,12529,12528,12529,12528,12529,12528,12531,12531,12531,12531,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12551,12554,12554,12554,12552,12551,12552,12551,12552,12551,12552,12551,12552,12551,12552,12551,12552,12551,12552,12551,12552,12551,12552,12551,12554,12554,12554,12554,0,0,0,0,0,12574,12577,12577,12577,12575,12574,12577,12577,12577,12577,0,0,0,0,0,12579,12582,12582,12582,12580,12579,12582,12582,12582,12582,0,0,0,0,0,12584,12587,12587,12587,12585,12584,12587,12587,12587,12587,0,0,0,0,0,12589,12592,12592,12592,12590,12589,12592,12592,12592,12592,0,0,0,0,0,12594,12597,12597,12597,12595,12594,12597,12597,12597,12597,0,0,0,0,0,12599,12602,12602,12602,12600,12599,12602,12602,12602,12602,0,0,0,0,0,12604,12607,12607,12607,12605,12604,12607,12607,12607,12607,0,0,0,0,0,12609,12612,12612,12612,12610,12609,12612,12612,12612,12612,0,0,0,13657,13657,13657,12614,13657,13657,13657,13657,0,0,0,13658,13658,13658,12616,13658,13658,13658,13658,0,0,0,13659,13659,13659,12618,13659,13659,13659,13659,0,0,0,13660,13660,13660,12620,13660,13660,13660,13660,0,0,0,13661,13661,13661,12622,13661,13661,13661,13661,0,0,0,13662,13662,13662,12624,13662,13662,13662,13662,0,0,0,13663,13663,13663,12626,13663,13663,13663,13663,0,0,0,13664,13664,13664,12628,13664,13664,13664,13664,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12630,12633,12633,12633,12631,12630,12631,12630,12631,12630,12631,12630,12631,12630,12631,12630,12631,12630,12633,12633,12633,12633,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12647,12650,12650,12650,12648,12647,12648,12647,12648,12647,12648,12647,12648,12647,12648,12647,12648,12647,12648,12647,12648,12647,12648,12647,12648,12647,12648,12647,12648,12647,12648,12647,12650,12650,12650,12650,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12678,12681,12681,12681,12679,12678,12679,12678,12679,12678,12679,12678,12679,12678,12679,12678,12679,12678,12679,12678,12679,12678,12679,12678,12679,12678,12679,12678,12679,12678,12679,12678,12681,12681,12681,12681,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12709,12712,12712,12712,12710,12709,12710,12709,12710,12709,12710,12709,12710,12709,12710,12709,12710,12709,12710,12709,12710,12709,12710,12709,12710,12709,12710,12709,12710,12709,12710,12709,12712,12712,12712,12712,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12740,12743,12743,12743,12741,12740,12741,12740,12741,12740,12741,12740,12741,12740,12741,12740,12741,12740,12741,12740,12741,12740,12741,12740,12741,12740,12741,12740,12741,12740,12741,12740,12743,12743,12743,12743,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12771,12774,12774,12774,12772,12771,12772,12771,12772,12771,12772,12771,12772,12771,12772,12771,12772,12771,12772,12771,12772,12771,12772,12771,12772,12771,12772,12771,12772,12771,12772,12771,12774,12774,12774,12774,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12802,12805,12805,12805,12803,12802,12803,12802,12803,12802,12803,12802,12803,12802,12803,12802,12803,12802,12803,12802,12803,12802,12803,12802,12803,12802,12803,12802,12803,12802,12803,12802,12805,12805,12805,12805,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12833,12836,12836,12836,12834,12833,12834,12833,12834,12833,12834,12833,12834,12833,12834,12833,12834,12833,12834,12833,12834,12833,12834,12833,12834,12833,12834,12833,12834,12833,12834,12833,12836,12836,12836,12836,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12864,12867,12867,12867,12865,12864,12865,12864,12865,12864,12865,12864,12865,12864,12865,12864,12865,12864,12865,12864,12865,12864,12865,12864,12865,12864,12865,12864,12865,12864,12865,12864,12867,12867,12867,12867,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12895,12898,12898,12898,12896,12895,12896,12895,12896,12895,12896,12895,12896,12895,12896,12895,12896,12895,12896,12895,12896,12895,12896,12895,12896,12895,12896,12895,12896,12895,12898,12898,12898,12898,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12924,12927,12927,12927,12925,12924,12925,12924,12925,12924,12925,12924,12925,12924,12925,12924,12925,12924,12925,12924,12925,12924,12925,12924,12925,12924,12925,12924,12925,12924,12927,12927,12927,12927,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12953,12956,12956,12956,12954,12953,12954,12953,12954,12953,12954,12953,12954,12953,12954,12953,12954,12953,12954,12953,12954,12953,12954,12953,12954,12953,12954,12953,12954,12953,12956,12956,12956,12956,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12982,12985,12985,12985,12983,12982,12983,12982,12983,12982,12983,12982,12983,12982,12983,12982,12983,12982,12983,12982,12983,12982,12983,12982,12983,12982,12983,12982,12983,12982,12985,12985,12985,12985,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13011,13014,13014,13014,13012,13011,13012,13011,13012,13011,13012,13011,13012,13011,13012,13011,13012,13011,13012,13011,13012,13011,13012,13011,13012,13011,13012,13011,13012,13011,13014,13014,13014,13014,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13040,13043,13043,13043,13041,13040,13041,13040,13041,13040,13041,13040,13041,13040,13041,13040,13041,13040,13041,13040,13041,13040,13041,13040,13041,13040,13041,13040,13041,13040,13043,13043,13043,13043,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13069,13072,13072,13072,13070,13069,13070,13069,13070,13069,13070,13069,13070,13069,13070,13069,13070,13069,13070,13069,13070,13069,13070,13069,13070,13069,13070,13069,13070,13069,13072,13072,13072,13072,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13098,13101,13101,13101,13099,13098,13099,13098,13099,13098,13099,13098,13099,13098,13099,13098,13099,13098,13099,13098,13099,13098,13099,13098,13099,13098,13099,13098,13099,13098,13101,13101,13101,13101,0,0,0,0,0,0,0,0,0,0,0,13127,13130,13130,13130,13128,13127,13128,13127,13128,13127,13128,13127,13130,13130,13130,13130,0,0,0,0,0,0,0,0,0,0,0,13138,13141,13141,13141,13139,13138,13139,13138,13139,13138,13139,13138,13141,13141,13141,13141,0,0,0,0,0,0,0,0,0,0,0,13149,13152,13152,13152,13150,13149,13150,13149,13150,13149,13150,13149,13152,13152,13152,13152,0,0,0,0,0,0,0,0,0,0,0,13160,13163,13163,13163,13161,13160,13161,13160,13161,13160,13161,13160,13163,13163,13163,13163,0,0,0,0,0,0,0,0,0,0,0,13171,13174,13174,13174,13172,13171,13172,13171,13172,13171,13172,13171,13174,13174,13174,13174,0,0,0,0,0,0,0,0,0,0,0,13182,13185,13185,13185,13183,13182,13183,13182,13183,13182,13183,13182,13185,13185,13185,13185,0,0,0,0,0,0,0,0,0,0,0,13193,13196,13196,13196,13194,13193,13194,13193,13194,13193,13194,13193,13196,13196,13196,13196,0,0,0,0,0,0,0,0,0,0,0,13204,13207,13207,13207,13205,13204,13205,13204,13205,13204,13205,13204,13207,13207,13207,13207,0,0,0,0,0,0,0,13215,13218,13218,13216,13215,13218,13216,13215,13218,13218,13218,13218,0,0,0,0,0,13222,13225,13225,13225,13223,13222,13225,13225,13225,13225,0,0,0,0,13665,13665,13227,13665,13227,13665,13665,13665,13665,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13230,13233,13233,13233,13233,13231,13230,13231,13231,13230,13231,13230,13231,13231,13231,13230,13231,13230,13231,13230,13231,13230,13231,13231,13230,13231,13230,13233,13233,13233,0,0,0,0,0,0,0,13255,13258,13258,13258,13258,13256,13255,13256,13255,13258,13258,13258,0,0,0,0,0,13666,13666,13666,13666,13262,13262,13262,13666,13666,13666,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13266,13269,13269,13269,13267,13266,13269,13267,13267,13267,13266,13267,13266,13267,13266,13267,13266,13269,13269,13269,0,0,0,0,84,84,0,84,84,84,0,84,0,84,84,84,84,0,0,0,0,0,13284,13287,13287,13287,13287,13287,13287,13287,13285,13284,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13289,13291,13291,13292,13292,13289,13291,13289,13291,13289,13291,13289,13291,13289,13291,13289,13291,13289,13291,13289,13291,13289,13291,13289,13291,13292,13292,13289,13291,13289,13291,13289,13291,13289,13291,13289,13291,13289,13291,13289,13291,13292,13292,13292,13289,13291,13289,13291,13289,13291,13289,13291,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13336,13339,13339,13339,13339,13337,13336,13337,13337,13337,13337,13336,13337,13336,13337,13336,13339,13339,13339,0,0,0,0,0,0,0,0,0,0,85,85,0,85,0,85,0,85,85,85,0,85,0,85,0,85,85,0,85,0,85,0,85,85,85,85,0,0,0,13667,13667,13359,13667,13667,13667,13667,13667,0,0,0,0,0,13361,13364,13364,13362,13361,13364,13364,13364,13364,13364,0,0,0,13366,13367,13367,13366,13367,13367,13367,13367,13367,0,0,0,0,0,13369,13372,13372,13372,13372,13370,13369,13372,13372,13372,0,0,0,0,0,13374,13377,13377,13377,13377,13375,13374,13377,13377,13377,0,0,0,0,0,13379,13382,13382,13382,13382,13380,13379,13382,13382,13382,0,0,0,13384,13385,13385,13385,13385,13384,13385,13385,13385,0,0,0,13668,13668,13668,13668,13387,13668,13668,13668,0,0,0,13389,13390,13390,13390,13390,13389,13390,13390,13390],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[1,1],[2,2],0,[3,-1,[]],[4,-1,[]],[5,-1,[]],[6,-1,[]],[7,-1,[]],[8,-1,[]],[9,-1,[]],[10,-1,[]],[11,-1,[]],[12,-1,[]],[13,-1,[]],[14,-1,[]],[15,-1,[]],[16,-1,[]],[17,-1,[]],[18,-1,[]],[19,-1,[]],[20,-1,[]],[21,-1,[]],[22,-1,[]],[23,-1,[]],[24,-1,[]],[25,-1,[]],[26,-1,[]],[27,-1,[]],[28,-1,[]],[29,-1,[]],[30,-1,[]],[31,-1,[]],[32,-1,[]],[33,-1,[]],[34,-1,[]],[35,-1,[]],[36,-1,[]],[37,-1,[]],[38,-1,[]],[39,-1,[]],[40,-1,[]],[41,-1,[]],[42,-1,[]],[43,-1,[]],[44,-1,[]],[45,-1,[]],0,0,[[1,1],46],0,[[3,47],48],[[4,47],48],[[5,47],48],[[6,47],48],[[7,47],48],[[8,47],48],[[9,47],48],[[10,47],48],[[11,47],48],[[12,47],48],[[13,47],48],[[14,47],48],[[15,47],48],[[16,47],48],[[17,47],48],[[18,47],48],[[19,47],48],[[20,47],48],[[21,47],48],[[22,47],48],[[23,47],48],[[24,47],48],[[25,47],48],[[26,47],48],[[27,47],48],[[28,47],48],[[29,47],48],[[30,47],48],[[31,47],48],[[32,47],48],[[33,47],48],[[34,47],48],[[35,47],48],[[36,47],48],[[37,47],48],[[38,47],48],[[39,47],48],[[40,47],48],[[41,47],48],[[42,47],48],[[43,47],48],[[44,47],48],[[45,47],48],[[1,47],48],[[2,47],48],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,[1,49],0,0,[[],50],[[],51],[[],52],[[],53],[[],54],[[],55],[[],56],[[],57],[[],58],[[],59],[[],60],[[],60],[[],61],[[],62],[[],63],[[],64],[[],65],[[],66],[[],67],[[],68],[[],69],[[],70],[[],71],[[],72],[[],73],[[],74],[[],75],[[],75],[[],75],[[],75],[[],75],[[],76],[[],77],[[],78],[[],79],[[],79],[[],80],[[],81],[[],81],[[],82],[[],83],[[],84],[[],85],0,0,0,0,0,0,0,0,0,0,0,0,0,[[],3],[[],4],[[],5],[[],6],[[],7],[[],8],[[],9],[[],10],[[],11],[[],12],[[],13],[[],14],[[],15],[[],16],[[],17],[[],18],[[],19],[[],20],[[],21],[[],22],[[],23],[[],24],[[],25],[[],26],[[],27],[[],28],[[],29],[[],30],[[],31],[[],32],[[],33],[[],34],[[],35],[[],36],[[],37],[[],38],[[],39],[[],40],[[],41],[[],42],[[],43],[[],44],[[],45],[[],86],0,0,0,[[],[[87,[86]]]],0,0,[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[49,[[88,[1,2]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],0,[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[50,90],0,[50,91],0,[50,92],[-1,-2,[],[]],[-1,-2,[],[]],0,[50,93],0,[50,94],0,[50,95],0,[50,96],0,[50,97],[-1,-1,[]],0,[[50,98],99],[50,[[0,[[101,[],[[100,[99]]]]]]]],0,[50,102],0,[50,103],0,[50,104],[-1,-2,[],[]],0,[[50,98],105],[50,[[0,[[101,[],[[100,[105]]]]]]]],0,[[50,98],106],[50,[[0,[[101,[],[[100,[106]]]]]]]],0,[[50,98],107],[50,[[0,[[101,[],[[100,[107]]]]]]]],0,[50,108],0,[50,109],0,[50,110],0,[[50,98],111],[50,[[0,[[101,[],[[100,[111]]]]]]]],0,[[50,98],112],[50,[[0,[[101,[],[[100,[112]]]]]]]],0,[[50,98],113],[50,[[0,[[101,[],[[100,[113]]]]]]]],0,[50,114],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[115,116],[117,[[119,[118]]]],[[117,120],117],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[121,120],121],[122,123],[121,[[125,[124]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[126,120],126],[127,128],[126,[[130,[129]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[131,120],131],[-1,-2,[],[]],[-1,-2,[],[]],[131,[[133,[132]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[134,120],134],[-1,-2,[],[]],[-1,-2,[],[]],[135,136],[134,[[138,[137]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[139,120],139],[-1,-2,[],[]],[-1,-2,[],[]],[140,141],[139,[[143,[142]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[144,120],144],[-1,-2,[],[]],[-1,-2,[],[]],[144,[[146,[145]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[147,120],147],[-1,-2,[],[]],[-1,-2,[],[]],[148,149],[147,[[151,[150]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[152,153],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[154,120],154],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[155,156],[154,[[158,[157]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[159,120],159],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[159,[[161,[160]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[162,120],162],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[163,164],[162,[[166,[165]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[167,120],167],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[168,169],[167,[[171,[170]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[172,120],172],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[173,174],[172,[[176,[175]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[177,120],177],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[178,179],[177,[[181,[180]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[182,120],182],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[183,184],[182,[[186,[185]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[187,120],187],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[188,189],[187,[[191,[190]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[192,193],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[194,195],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[196,120],196],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[197,198],[196,[[200,[199]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[201,120],201],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[202,203],[201,[[205,[204]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[206,120],206],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[206,[[208,[207]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[51,209],0,[51,210],0,[51,211],[-1,-2,[],[]],[-1,-2,[],[]],0,[51,212],0,[51,213],0,[51,214],0,[51,215],0,[51,216],0,[51,217],[-1,-1,[]],0,[51,218],0,[51,219],0,[51,220],0,[51,221],0,[51,222],0,[51,223],[-1,-2,[],[]],0,[51,224],0,[51,225],0,[51,226],0,[51,227],0,[51,228],0,[51,229],0,[51,230],0,[51,231],0,[51,232],0,[51,233],0,[51,234],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[235,236],[237,[[239,[238]]]],[[237,120],237],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[240,241],[242,[[244,[243]]]],[240,245],[242,[[246,[243]]]],[240,247],[242,[[248,[243]]]],[[242,120],242],[-1,-2,[],[]],[-1,-2,[],[]],[240,249],[242,[[250,[243]]]],[240,251],[242,[[252,[243]]]],[240,253],[242,[[254,[243]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[255,256],[257,[[259,[258]]]],[255,260],[257,[[261,[258]]]],[255,262],[257,[[263,[258]]]],[255,264],[257,[[265,[258]]]],[255,266],[257,[[267,[258]]]],[255,268],[257,[[269,[258]]]],[255,270],[257,[[271,[258]]]],[255,272],[257,[[273,[258]]]],[[257,120],257],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[274,120],274],[-1,-2,[],[]],[-1,-2,[],[]],[275,276],[274,[[278,[277]]]],[275,279],[274,[[280,[277]]]],[275,281],[274,[[282,[277]]]],[275,283],[274,[[284,[277]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[285,120],285],[-1,-2,[],[]],[-1,-2,[],[]],[286,287],[285,[[289,[288]]]],[286,290],[285,[[291,[288]]]],[-1,-1,[]],[-1,-2,[],[]],[286,292],[285,[[293,[288]]]],[286,294],[285,[[295,[288]]]],[286,296],[285,[[297,[288]]]],[286,298],[285,[[299,[288]]]],[286,300],[285,[[301,[288]]]],[286,302],[285,[[303,[288]]]],[286,304],[285,[[305,[288]]]],[286,306],[285,[[307,[288]]]],[286,308],[285,[[309,[288]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[286,310],[285,[[311,[288]]]],[286,312],[285,[[313,[288]]]],[286,314],[285,[[315,[288]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[316,120],316],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[317,318],[316,[[320,[319]]]],[317,321],[316,[[322,[319]]]],[317,323],[316,[[324,[319]]]],[317,325],[316,[[326,[319]]]],[317,327],[316,[[328,[319]]]],[317,329],[316,[[330,[319]]]],[317,331],[316,[[332,[319]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[333,334],[335,[[337,[336]]]],[333,338],[335,[[339,[336]]]],[333,340],[335,[[341,[336]]]],[[335,120],335],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[342,343],[344,[[346,[345]]]],[342,347],[344,[[348,[345]]]],[342,349],[344,[[350,[345]]]],[342,351],[344,[[352,[345]]]],[342,353],[344,[[354,[345]]]],[342,355],[344,[[356,[345]]]],[[344,120],344],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[357,358],[357,359],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[360,120],360],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[361,362],[360,[[364,[363]]]],[361,365],[360,[[366,[363]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[367,120],367],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[368,369],[367,[[371,[370]]]],[368,372],[367,[[373,[370]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[368,374],[367,[[375,[370]]]],0,0,0,0,0,0,[376,[[378,[377]]]],[376,[[379,[377]]]],[376,[[380,[377]]]],[376,[[381,[377]]]],[[376,120],376],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[382,383],[384,[[386,[385]]]],[382,387],[384,[[388,[385]]]],[382,389],[384,[[390,[385]]]],[382,391],[384,[[392,[385]]]],[[384,120],384],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[393,394],[393,395],[393,396],[393,397],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[398,399],[398,400],[398,401],[398,402],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[403,120],403],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[404,405],[403,[[407,[406]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[408,120],408],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[409,410],[408,[[412,[411]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[413,120],413],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[414,415],[413,[[417,[416]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[418,120],418],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[419,420],[418,[[422,[421]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[423,424],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[425,120],425],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[426,427],[425,[[429,[428]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[430,120],430],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[431,432],[430,[[434,[433]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[435,120],435],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[436,437],[435,[[439,[438]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[440,120],440],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[441,442],[440,[[444,[443]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[445,446],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[447,448],[449,[[451,[450]]]],[447,452],[449,[[453,[450]]]],[447,454],[449,[[455,[450]]]],[447,456],[449,[[457,[450]]]],[447,458],[449,[[459,[450]]]],[447,460],[449,[[461,[450]]]],[[449,120],449],[-1,-2,[],[]],[-1,-2,[],[]],[447,462],[449,[[463,[450]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[52,464],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[465,120],465],[-1,-2,[],[]],[-1,-2,[],[]],[466,467],[465,[[469,[468]]]],[466,470],[465,[[471,[468]]]],[466,472],[465,[[473,[468]]]],[466,474],[465,[[475,[468]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],0,[53,476],0,[53,477],[-1,-2,[],[]],0,[53,478],0,[53,479],0,[53,480],0,[53,481],0,[53,482],0,[53,483],0,[53,484],0,[53,485],0,[53,486],0,[53,487],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[488,120],488],[-1,-2,[],[]],[-1,-2,[],[]],[489,490],[488,[[492,[491]]]],[489,493],[488,[[494,[491]]]],[489,495],[488,[[496,[491]]]],[489,497],[488,[[498,[491]]]],[489,499],[488,[[500,[491]]]],[489,501],[488,[[502,[491]]]],[489,503],[488,[[504,[491]]]],[489,505],[488,[[506,[491]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[507,508],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,[[509,120],509],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[509,[[511,[510]]]],[509,[[512,[510]]]],[509,[[513,[510]]]],[509,[[514,[510]]]],[509,[[515,[510]]]],[509,[[516,[510]]]],[509,[[517,[510]]]],[509,[[518,[510]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[519,520],[519,521],[519,522],[519,523],[519,524],[519,525],[519,526],[519,527],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[528,120],528],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[529,530],[528,[[532,[531]]]],[529,533],[528,[[534,[531]]]],[529,535],[528,[[536,[531]]]],[529,537],[528,[[538,[531]]]],[529,539],[528,[[540,[531]]]],[529,541],[528,[[542,[531]]]],[529,543],[528,[[544,[531]]]],[529,545],[528,[[546,[531]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[547,120],547],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[548,549],[547,[[551,[550]]]],[548,552],[547,[[553,[550]]]],[548,554],[547,[[555,[550]]]],[548,556],[547,[[557,[550]]]],[548,558],[547,[[559,[550]]]],[548,560],[547,[[561,[550]]]],[548,562],[547,[[563,[550]]]],[548,564],[547,[[565,[550]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[566,567],[566,568],[566,569],[566,570],[566,571],[566,572],[566,573],[566,574],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[575,120],575],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[576,577],[575,[[579,[578]]]],[576,580],[575,[[581,[578]]]],[576,582],[575,[[583,[578]]]],[576,584],[575,[[585,[578]]]],[576,586],[575,[[587,[578]]]],[576,588],[575,[[589,[578]]]],[576,590],[575,[[591,[578]]]],[576,592],[575,[[593,[578]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[594,120],594],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[594,[[596,[595]]]],0,0,0,0,0,0,0,0,0,0,[[597,120],597],[-1,-2,[],[]],[-1,-2,[],[]],[597,[[599,[598]]]],[597,[[600,[598]]]],[597,[[601,[598]]]],[597,[[602,[598]]]],[597,[[603,[598]]]],[597,[[604,[598]]]],[597,[[605,[598]]]],[597,[[606,[598]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[[607,120],607],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[607,[[609,[608]]]],[607,[[610,[608]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[611,612],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[[54,98],613],[54,[[0,[[101,[],[[100,[613]]]]]]]],0,[54,614],[-1,-1,[]],[-1,-2,[],[]],0,[[54,98],615],[54,[[0,[[101,[],[[100,[615]]]]]]]],0,[54,616],0,[54,617],0,[54,618],0,[54,619],0,[54,620],0,[54,621],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,[[54,98],622],[54,[[0,[[101,[],[[100,[622]]]]]]]],0,[[54,98],623],[54,[[0,[[101,[],[[100,[623]]]]]]]],0,0,0,[[624,120],624],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[625,120],625],[-1,-2,[],[]],[-1,-2,[],[]],[626,627],[625,[[629,[628]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[630,120],630],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[630,[[632,[631]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[633,634],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[635,636],[635,637],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[638,639],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[640,120],640],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[640,[[642,[641]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[643,120],643],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[643,[[645,[644]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[646,120],646],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[646,[[648,[647]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[649,120],649],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[650,120],650],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[55,651],0,[55,652],0,[55,653],0,[55,654],0,[55,655],[-1,-1,[]],0,[55,656],0,[55,657],0,[55,658],0,[55,659],[-1,-2,[],[]],0,[[55,98],660],[55,[[0,[[101,[],[[100,[660]]]]]]]],0,[[55,98],661],[55,[[0,[[101,[],[[100,[661]]]]]]]],0,[[55,98],662],[55,[[0,[[101,[],[[100,[662]]]]]]]],0,[[55,98],663],[55,[[0,[[101,[],[[100,[663]]]]]]]],0,[[55,98],664],[55,[[0,[[101,[],[[100,[664]]]]]]]],0,[[55,98],665],[55,[[0,[[101,[],[[100,[665]]]]]]]],0,[[55,98],666],[55,[[0,[[101,[],[[100,[666]]]]]]]],0,[[55,98],667],[55,[[0,[[101,[],[[100,[667]]]]]]]],0,[55,668],0,[55,669],0,[55,670],0,[55,671],0,[55,672],0,[55,673],0,[55,674],0,[55,675],0,[55,676],0,[55,677],0,[55,678],0,[55,679],0,[55,680],0,[55,681],0,[55,682],0,[55,683],0,[55,684],0,[55,685],0,[[55,98],686],[55,[[0,[[101,[],[[100,[686]]]]]]]],0,[[55,98],687],[55,[[0,[[101,[],[[100,[687]]]]]]]],0,[55,688],0,[[55,98],689],[55,[[0,[[101,[],[[100,[689]]]]]]]],0,[55,690],0,[55,691],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,[55,692],0,[55,693],0,[55,694],0,0,0,0,0,0,0,0,0,0,0,[[695,120],695],[-1,-2,[],[]],[-1,-2,[],[]],[696,697],[695,[[699,[698]]]],[696,700],[695,[[701,[698]]]],[696,702],[695,[[703,[698]]]],[-1,-1,[]],[-1,-2,[],[]],[696,704],[695,[[705,[698]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[706,120],706],[707,708],[706,[[710,[709]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[707,711],[706,[[712,[709]]]],[707,713],[706,[[714,[709]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[715,120],715],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[716,717],[715,[[719,[718]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[720,120],720],[-1,-2,[],[]],[-1,-2,[],[]],[721,722],[720,[[724,[723]]]],[721,725],[720,[[726,[723]]]],[721,727],[720,[[728,[723]]]],[-1,-1,[]],[-1,-2,[],[]],[721,729],[720,[[730,[723]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[731,120],731],[-1,-2,[],[]],[-1,-2,[],[]],[732,733],[731,[[735,[734]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[[736,120],736],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[736,[[738,[737]]]],[736,[[739,[737]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[740,120],740],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[741,742],[740,[[744,[743]]]],[741,745],[740,[[746,[743]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[747,748],[747,749],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[750,751],[750,752],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[753,120],753],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[754,755],[753,[[757,[756]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[758,120],758],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[759,760],[758,[[762,[761]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[763,764],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[765,766],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[767,768],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[769,770],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[771,772],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[773,774],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[775,776],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[777,778],[777,779],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[780,781],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[782,783],[782,784],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[785,786],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[787,788],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[789,790],[789,791],[789,792],[789,793],[789,794],[789,795],[789,796],[789,797],[789,798],[789,799],[789,800],[-1,-1,[]],[789,801],[-1,-2,[],[]],[789,802],[789,803],[789,804],[789,805],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[789,806],[789,807],[789,808],[789,809],[789,810],[789,811],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[812,813],[812,814],[812,815],[812,816],[812,817],[812,818],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[812,819],[812,820],[812,821],[812,822],[812,823],[812,824],[812,825],[812,826],[812,827],[812,828],[812,829],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[830,831],[-1,-1,[]],[-1,-2,[],[]],[830,832],[830,833],[830,834],[830,835],[830,836],[830,837],[830,838],[830,839],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[840,841],[840,842],[840,843],[840,844],[840,845],[840,846],[-1,-1,[]],[-1,-2,[],[]],[840,847],[840,848],[840,849],[840,850],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[840,851],[840,852],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[853,854],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[855,856],[855,857],[855,858],[855,859],[855,860],[855,861],[855,862],[855,863],[855,864],[855,865],[855,866],[-1,-1,[]],[855,867],[-1,-2,[],[]],[855,868],[855,869],[855,870],[855,871],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[855,872],[855,873],[855,874],[855,875],[855,876],[855,877],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[878,879],[878,880],[878,881],[878,882],[878,883],[878,884],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[878,885],[878,886],[878,887],[878,888],[878,889],[878,890],[878,891],[878,892],[878,893],[878,894],[878,895],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[896,897],[-1,-1,[]],[-1,-2,[],[]],[896,898],[896,899],[896,900],[896,901],[896,902],[896,903],[896,904],[896,905],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[906,907],[906,908],[906,909],[906,910],[906,911],[906,912],[-1,-1,[]],[-1,-2,[],[]],[906,913],[906,914],[906,915],[906,916],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[906,917],[906,918],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[919,920],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[921,922],[921,923],[921,924],[921,925],[921,926],[921,927],[921,928],[921,929],[921,930],[921,931],[921,932],[921,933],[921,934],[921,935],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[921,936],[921,937],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[938,939],[938,940],[938,941],[938,942],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[943,944],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[945,946],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[947,120],947],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[948,949],[947,[[951,[950]]]],[948,952],[947,[[953,[950]]]],[948,954],[947,[[955,[950]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[948,956],[947,[[957,[950]]]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[958,959],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[960,961],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[962,963],[962,964],[962,965],[962,966],[962,967],[962,968],[962,969],[962,970],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[971,120],971],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[972,973],[971,[[975,[974]]]],[972,976],[971,[[977,[974]]]],[972,978],[971,[[979,[974]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[980,120],980],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[981,982],[980,[[984,[983]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[981,985],[980,[[986,[983]]]],[-1,89,[]],0,0,0,0,0,[[987,120],987],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[988,989],[987,[[991,[990]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[56,992],0,[56,993],0,[56,994],0,[56,995],0,[56,996],0,[56,997],0,[56,998],0,[56,999],0,[56,1000],0,[56,1001],0,[56,1002],0,[56,1003],0,[56,1004],0,[56,1005],0,[56,1006],0,[56,1007],0,[56,1008],0,[56,1009],0,[56,1010],0,[56,1011],0,[56,1012],0,[56,1013],0,[56,1014],0,[56,1015],0,[56,1016],0,[56,1017],[-1,-1,[]],0,[56,1018],0,[56,1019],0,[56,1020],0,[56,1021],0,[56,1022],0,[56,1023],0,[56,1024],0,[56,1025],0,[56,1026],0,[56,1027],0,[56,1028],[-1,-2,[],[]],0,[56,1029],0,[56,1030],0,[56,1031],0,[56,1032],0,[56,1033],0,[56,1034],0,[56,1035],0,[56,1036],0,[56,1037],0,[56,1038],0,[56,1039],0,[56,1040],0,[56,1041],0,[56,1042],0,[56,1043],0,[56,1044],0,[56,1045],0,[56,1046],0,[56,1047],0,[56,1048],0,[56,1049],0,[56,1050],0,[56,1051],0,[56,1052],0,[56,1053],0,[56,1054],0,[56,1055],0,[56,1056],0,[56,1057],0,[56,1058],0,[56,1059],0,[56,1060],0,[56,1061],0,[56,1062],0,[56,1063],0,[56,1064],0,[56,1065],0,[56,1066],0,[56,1067],0,[56,1068],0,[56,1069],0,[56,1070],0,[56,1071],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[1072,1073],[1074,[[1076,[1075]]]],[[1074,120],1074],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[1077,120],1077],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1078,1079],[1077,[[1081,[1080]]]],[1078,1082],[1077,[[1083,[1080]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1084,120],1084],[-1,-2,[],[]],[-1,-2,[],[]],[1084,[[1086,[1085]]]],[1084,[[1087,[1085]]]],[1084,[[1088,[1085]]]],[1084,[[1089,[1085]]]],[1084,[[1090,[1085]]]],[1084,[[1091,[1085]]]],[1084,[[1092,[1085]]]],[-1,-1,[]],[1084,[[1093,[1085]]]],[1084,[[1094,[1085]]]],[1084,[[1095,[1085]]]],[1084,[[1096,[1085]]]],[1084,[[1097,[1085]]]],[1084,[[1098,[1085]]]],[-1,-2,[],[]],[1084,[[1099,[1085]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1100,120],1100],[-1,-2,[],[]],[-1,-2,[],[]],[1101,1102],[1100,[[1104,[1103]]]],[1101,1105],[1100,[[1106,[1103]]]],[1101,1107],[1100,[[1108,[1103]]]],[1101,1109],[1100,[[1110,[1103]]]],[1101,1111],[1100,[[1112,[1103]]]],[1101,1113],[1100,[[1114,[1103]]]],[1101,1115],[1100,[[1116,[1103]]]],[1101,1117],[1100,[[1118,[1103]]]],[1101,1119],[1100,[[1120,[1103]]]],[1101,1121],[1100,[[1122,[1103]]]],[-1,-1,[]],[1101,1123],[1100,[[1124,[1103]]]],[1101,1125],[1100,[[1126,[1103]]]],[1101,1127],[1100,[[1128,[1103]]]],[1101,1129],[1100,[[1130,[1103]]]],[1101,1131],[1100,[[1132,[1103]]]],[1101,1133],[1100,[[1134,[1103]]]],[1101,1135],[1100,[[1136,[1103]]]],[1101,1137],[1100,[[1138,[1103]]]],[-1,-2,[],[]],[1101,1139],[1100,[[1140,[1103]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1141,1142],[1141,1143],[1141,1144],[1141,1145],[1141,1146],[1141,1147],[1141,1148],[1141,1149],[1141,1150],[1141,1151],[1141,1152],[1141,1153],[1141,1154],[1141,1155],[1141,1156],[1141,1157],[1141,1158],[1141,1159],[1141,1160],[1141,1161],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1162,1163],[1162,1164],[1162,1165],[1162,1166],[1162,1167],[1162,1168],[1162,1169],[1162,1170],[1162,1171],[1162,1172],[1162,1173],[1162,1174],[1162,1175],[1162,1176],[1162,1177],[1162,1178],[1162,1179],[1162,1180],[1162,1181],[1162,1182],[1162,1183],[1162,1184],[1162,1185],[1162,1186],[1162,1187],[-1,-1,[]],[-1,-2,[],[]],[1162,1188],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[1189,120],1189],[-1,-2,[],[]],[-1,-2,[],[]],[1190,1191],[1189,[[1193,[1192]]]],[1190,1194],[1189,[[1195,[1192]]]],[1190,1196],[1189,[[1197,[1192]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[1198,120],1198],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1199,1200],[1198,[[1202,[1201]]]],[1199,1203],[1198,[[1204,[1201]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[1205,120],1205],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1205,[[1207,[1206]]]],[1208,1209],[1205,[[1210,[1206]]]],[1208,1211],[1205,[[1212,[1206]]]],[1208,1213],[1205,[[1214,[1206]]]],[1208,1215],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[1216,120],1216],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1216,[[1218,[1217]]]],[1219,1220],[1216,[[1221,[1217]]]],[1219,1222],[1216,[[1223,[1217]]]],[1219,1224],[1216,[[1225,[1217]]]],[1219,1226],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1227,120],1227],[-1,-2,[],[]],[-1,-2,[],[]],[1228,1229],[1227,[[1231,[1230]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1232,1233],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1234,1235],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1236,1237],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1238,1239],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1240,1241],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1242,1243],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1244,1245],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1246,1247],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1248,1249],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1250,1251],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1252,1253],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1254,1255],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1256,1257],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1258,1259],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1260,1261],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1262,1263],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1264,1265],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1266,1267],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1268,1269],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1270,1271],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1272,1273],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1274,1275],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1276,1277],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1278,1279],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1280,1281],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1282,1283],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[[1284,120],1284],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1284,[[1286,[1285]]]],[1284,[[1287,[1285]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1288,1289],[1288,1290],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1291,1292],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[1293,120],1293],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1294,1295],[1293,[[1297,[1296]]]],[1294,1298],[1293,[[1299,[1296]]]],[1294,1300],[1293,[[1301,[1296]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1302,1303],[1302,1304],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[1305,120],1305],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1306,1307],[1305,[[1309,[1308]]]],[1306,1310],[1305,[[1311,[1308]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1312,120],1312],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1313,1314],[1312,[[1316,[1315]]]],[1313,1317],[1312,[[1318,[1315]]]],[1313,1319],[1312,[[1320,[1315]]]],[1313,1321],[1312,[[1322,[1315]]]],[1313,1323],[1312,[[1324,[1315]]]],[1313,1325],[1312,[[1326,[1315]]]],[1313,1327],[1312,[[1328,[1315]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1329,120],1329],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1330,1331],[1329,[[1333,[1332]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1334,120],1334],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1335,1336],[1334,[[1338,[1337]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1339,120],1339],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1340,1341],[1339,[[1343,[1342]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1344,120],1344],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1345,1346],[1344,[[1348,[1347]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1349,120],1349],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1350,1351],[1350,1352],[1349,[[1354,[1353]]]],[1350,1355],[1349,[[1356,[1353]]]],[1350,1357],[1350,1358],[1349,[[1359,[1353]]]],[1350,1360],[1349,[[1361,[1353]]]],[1350,1362],[1350,1363],[1349,[[1364,[1353]]]],[1350,1365],[1350,1366],[1349,[[1367,[1353]]]],[1350,1368],[1349,[[1369,[1353]]]],[1350,1370],[1349,[[1371,[1353]]]],[1350,1372],[1350,1373],[1349,[[1374,[1353]]]],[1350,1375],[1350,1376],[1349,[[1377,[1353]]]],[1350,1378],[1349,[[1379,[1353]]]],[1350,1380],[1350,1381],[1349,[[1382,[1353]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[1383,120],1383],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1384,1385],[1383,[[1387,[1386]]]],[1384,1388],[1383,[[1389,[1386]]]],[1384,1390],[1383,[[1391,[1386]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1392,120],1392],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1393,1394],[1392,[[1396,[1395]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1397,120],1397],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1398,1399],[1397,[[1401,[1400]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1402,120],1402],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1403,1404],[1402,[[1406,[1405]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1407,120],1407],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1408,1409],[1407,[[1411,[1410]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1412,120],1412],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1413,1414],[1412,[[1416,[1415]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1417,120],1417],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1418,1419],[1417,[[1421,[1420]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1422,120],1422],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1423,1424],[1422,[[1426,[1425]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[1427,120],1427],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1428,1429],[1427,[[1431,[1430]]]],[1428,1432],[1427,[[1433,[1430]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1434,1435],[1434,1436],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1437,1438],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[1439,120],1439],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1440,1441],[1439,[[1443,[1442]]]],[1440,1444],[1439,[[1445,[1442]]]],[1440,1446],[1439,[[1447,[1442]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1448,120],1448],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1449,1450],[1448,[[1452,[1451]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1453,120],1453],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1454,1455],[1453,[[1457,[1456]]]],[1454,1458],[1453,[[1459,[1456]]]],[1454,1460],[1453,[[1461,[1456]]]],[1454,1462],[1453,[[1463,[1456]]]],[1454,1464],[1453,[[1465,[1456]]]],[1454,1466],[1453,[[1467,[1456]]]],[1454,1468],[1453,[[1469,[1456]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1470,120],1470],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1471,1472],[1470,[[1474,[1473]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1475,120],1475],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1476,1477],[1475,[[1479,[1478]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1480,120],1480],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1481,1482],[1480,[[1484,[1483]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1485,120],1485],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1486,1487],[1485,[[1489,[1488]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1490,120],1490],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1491,1492],[1491,1493],[1490,[[1495,[1494]]]],[1491,1496],[1490,[[1497,[1494]]]],[1491,1498],[1490,[[1499,[1494]]]],[1491,1500],[1491,1501],[1490,[[1502,[1494]]]],[1491,1503],[1490,[[1504,[1494]]]],[1491,1505],[1490,[[1506,[1494]]]],[1491,1507],[1491,1508],[1490,[[1509,[1494]]]],[1491,1510],[1491,1511],[1490,[[1512,[1494]]]],[1491,1513],[1490,[[1514,[1494]]]],[1491,1515],[1491,1516],[1490,[[1517,[1494]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[1518,120],1518],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1519,1520],[1518,[[1522,[1521]]]],[1519,1523],[1518,[[1524,[1521]]]],[1519,1525],[1518,[[1526,[1521]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1527,120],1527],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1528,1529],[1527,[[1531,[1530]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1532,120],1532],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1533,1534],[1532,[[1536,[1535]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1537,120],1537],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1538,1539],[1537,[[1541,[1540]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1542,120],1542],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1543,1544],[1542,[[1546,[1545]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1547,120],1547],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1548,1549],[1547,[[1551,[1550]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1552,120],1552],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1553,1554],[1552,[[1556,[1555]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1557,120],1557],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1558,1559],[1557,[[1561,[1560]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[1562,120],1562],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1563,1564],[1562,[[1566,[1565]]]],[1563,1567],[1562,[[1568,[1565]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1569,1570],[1569,1571],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1572,1573],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[1574,120],1574],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1575,1576],[1574,[[1578,[1577]]]],[1575,1579],[1574,[[1580,[1577]]]],[1575,1581],[1574,[[1582,[1577]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[1583,[-1]]],[],1584],[[[1585,[-1]]],46,[]],[[[1586,[-1,-2]],46],[[1587,[-1]]],[1588,1584],[]],[[[1589,[-1,-2]],46],[[1587,[-1]]],[1588,1584],[]],[[[1590,[-1,-2]],46],[[1587,[-1]]],[1588,1584],[]],[[[1591,[-1,-2]],46],[[1587,[-1]]],[1588,1584],[]],[[[1592,[-1,-2]],46],[[1587,[-1]]],[1588,1584],[]],[[[1593,[-1,-2]],46],[[1587,[-1]]],[1588,1584],[]],[[[1594,[-1,-2]],46],[[1587,[-1]]],[1588,1584],[]],[[[1585,[-1]]],46,[]],[[[1585,[-1]]],46,[]],[[[1595,[-1]]],[],1584],[[[1596,[-1]]],[],1597],[[[1598,[-1,-2]]],[[1587,[-1]]],[1588,1584],1597],[[[1599,[-1,-2]]],[[1587,[-1]]],[1588,1584],1597],[-1,-2,[],[]],[-1,-2,[],[]],[[[1586,[-1,-2]]],[[1587,[-1]]],[1588,1584],[]],[[[1590,[-1,-2]]],[[1587,[-1]]],[1588,1584],[]],[[[1591,[-1,-2]]],[[1587,[-1]]],[1588,1584],[]],[[[1595,[-1]],-2],46,1584,1600],[[[1596,[-1]],-1],46,[1597,1600]],[[[1585,[-1]],-1],46,1600],[-1,-1,[]],[-1,-2,[],[]],[[],1601],[[[1583,[-1]],-2],1602,[1603,1588],[[1605,[[1595,[-1]],[1587,[-1]]],[[1604,[[1587,[-1]]]]]]]],[[[1598,[-1,-2]]],1606,[1588,1584],1597],[[[1599,[-1,-2]]],1606,[1588,1584],1597],[[[1586,[-1,-2]]],1606,[1588,1584],[]],[[[1589,[-1,-2]]],1606,[1588,1584],[]],[[[1590,[-1,-2]]],1606,[1588,1584],[]],[[[1591,[-1,-2]]],1606,[1588,1584],[]],[[[1592,[-1,-2]]],1606,[1588,1584],[]],[[[1593,[-1,-2]]],1606,[1588,1584],[]],[[[1594,[-1,-2]]],1606,[1588,1584],[]],[[],1601],[[[1583,[-1]]],[[1595,[-1]]],1603],[[[1583,[-1]]],1602,[1607,1588]],[[],-1,[]],[[[1586,[-1,-2]]],[[1587,[-1]]],[1588,1584],[]],[[[1589,[-1,-2]]],[[1587,[-1]]],[1588,1584],[]],[[[1592,[-1,-2]]],[[1587,[-1]]],[1588,1584],[]],[[[1593,[-1,-2]]],[[1587,[-1]]],[1588,1584],[]],[[[1594,[-1,-2]]],[[1587,[-1]]],[1588,1584],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[[[1598,[-1,-2]],-2],[[1587,[-1]]],[1588,1584],1597],[[[1599,[-1,-2]],-2],[[1587,[-1]]],[1588,1584],1597],[[[1586,[-1,-2]],-2],[[1587,[-1]]],[1588,1584],[]],[[[1589,[-1,-2]],-2],[[1587,[-1]]],[1588,1584],[]],[[[1590,[-1,-2]],-2],[[1587,[-1]]],[1588,1584],[]],[[[1591,[-1,-2]],-2],[[1587,[-1]]],[1588,1584],[]],[[[1592,[-1,-2]],-2],[[1587,[-1]]],[1588,1584],[]],[[[1593,[-1,-2]],-2],[[1587,[-1]]],[1588,1584],[]],[[[1594,[-1,-2]],-2],[[1587,[-1]]],[1588,1584],[]],[[[1598,[-1,-2]]],1606,[1588,1584],1597],[[[1599,[-1,-2]]],1606,[1588,1584],1597],[[[1586,[-1,-2]]],1606,[1588,1584],[]],[[[1589,[-1,-2]]],1606,[1588,1584],[]],[[[1590,[-1,-2]]],1606,[1588,1584],[]],[[[1591,[-1,-2]]],1606,[1588,1584],[]],[[[1592,[-1,-2]]],1606,[1588,1584],[]],[[[1593,[-1,-2]]],1606,[1588,1584],[]],[[[1594,[-1,-2]]],1606,[1588,1584],[]],[[[1583,[-1]],-2],1602,[1607,1588],[[1605,[[1587,[-1]]],[[1604,[[1587,[-1]]]]]]]],[[[1583,[-1]],-2],1602,1588,[[1605,[[1587,[-1]]],[[1604,[[1587,[-1]]]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[57,1608],0,[57,1609],0,[57,1610],0,[57,1611],0,[57,1612],0,[57,1613],0,[57,1614],0,[57,1615],0,[57,1616],0,[57,1617],[-1,-1,[]],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1618],[57,1619],0,[[57,98],1618],[57,[[0,[[101,[],[[100,[1618]]]]]]]],0,[[57,98],1619],[57,[[0,[[101,[],[[100,[1619]]]]]]]],0,[57,1620],0,[57,1621],[-1,-2,[],[]],0,[57,1622],0,[57,1623],0,[57,1624],0,[57,1625],0,[57,1626],0,[57,1627],0,[57,1628],0,[57,1629],0,[57,1630],0,[57,1631],0,[[57,98],1632],[57,[[0,[[101,[],[[100,[1632]]]]]]]],0,[57,1633],0,[57,1634],0,[57,1635],0,[57,1636],0,[57,1637],0,[57,1638],0,[57,1639],0,[57,1640],0,[57,1641],0,[57,1642],0,[57,1643],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1644,120],1644],[-1,-2,[],[]],[-1,-2,[],[]],[1645,1646],[1644,[[1648,[1647]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1649,120],1649],[-1,-2,[],[]],[-1,-2,[],[]],[1650,1651],[1649,[[1653,[1652]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1654,1655],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1656,1657],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1658,120],1658],[-1,-2,[],[]],[-1,-2,[],[]],[1659,1660],[1658,[[1662,[1661]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1663,120],1663],[-1,-2,[],[]],[-1,-2,[],[]],[1664,1665],[1663,[[1667,[1666]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1668,120],1668],[-1,-2,[],[]],[-1,-2,[],[]],[1668,[[1670,[1669]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1671,120],1671],[-1,-2,[],[]],[-1,-2,[],[]],[1671,[[1673,[1672]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1674,120],1674],[-1,-2,[],[]],[-1,-2,[],[]],[1674,[[1676,[1675]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1677,120],1677],[-1,-2,[],[]],[-1,-2,[],[]],[1677,[[1679,[1678]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[1680,120],1680],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1681,1682],[1680,[[1684,[1683]]]],[1681,1685],[1680,[[1686,[1683]]]],[-1,-2,[],[]],[1681,1687],[1680,[[1688,[1683]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[1689,120],1689],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1690,1691],[1689,[[1693,[1692]]]],[1690,1694],[1689,[[1695,[1692]]]],[1690,1696],[1689,[[1697,[1692]]]],[1690,1698],[1689,[[1699,[1692]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1700,1701],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1702,120],1702],[-1,-2,[],[]],[-1,-2,[],[]],[1703,1704],[1702,[[1706,[1705]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1707,120],1707],[-1,-2,[],[]],[-1,-2,[],[]],[1708,1709],[1707,[[1711,[1710]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1712,120],1712],[-1,-2,[],[]],[-1,-2,[],[]],[1713,1714],[1712,[[1716,[1715]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1717,120],1717],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1717,[[1719,[1718]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1720,120],1720],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1720,[[1722,[1721]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1723,120],1723],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1723,[[1725,[1724]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1726,120],1726],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1726,[[1728,[1727]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1729,1730],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1731,1732],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1733,1734],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1735,1736],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1737,120],1737],[-1,-2,[],[]],[-1,-2,[],[]],[1738,1739],[1737,[[1741,[1740]]]],[-1,-1,[]],[1738,1742],[1737,[[1743,[1740]]]],[1738,1744],[1737,[[1745,[1740]]]],[-1,-2,[],[]],[1738,1746],[1737,[[1747,[1740]]]],[1738,1748],[1737,[[1749,[1740]]]],[1738,1750],[1737,[[1751,[1740]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[1738,1752],[1737,[[1753,[1740]]]],0,0,0,0,0,[[1754,120],1754],[-1,-2,[],[]],[-1,-2,[],[]],[1755,1756],[1754,[[1758,[1757]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1759,120],1759],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1760,1761],[1759,[[1763,[1762]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1764,120],1764],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1765,1766],[1764,[[1768,[1767]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1769,120],1769],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1770,1771],[1769,[[1773,[1772]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1774,120],1774],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1774,[[1776,[1775]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1777,120],1777],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1777,[[1779,[1778]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1780,1781],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1782,1783],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1784,120],1784],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1784,[[1786,[1785]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1787,120],1787],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1787,[[1789,[1788]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1790,1791],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],0,[[58,98],1792],0,[58,1793],[58,[[0,[[101,[],[[100,[1792]]]]]]]],0,[58,1794],0,[58,1795],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[1796,120],1796],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1797,1798],[1796,[[1800,[1799]]]],[1797,1801],[1796,[[1802,[1799]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1803,120],1803],[-1,-2,[],[]],[-1,-2,[],[]],[1804,1805],[1803,[[1807,[1806]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[1808,120],1808],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1809,1810],[1808,[[1812,[1811]]]],[-1,-2,[],[]],[1809,1813],[1808,[[1814,[1811]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1815,120],1815],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1816,1817],[1815,[[1819,[1818]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[59,1820],[-1,-1,[]],[-1,-2,[],[]],0,[59,1821],0,[59,1822],0,[59,1823],0,[[59,98],1824],[59,[[0,[[101,[],[[100,[1824]]]]]]]],0,[59,1825],0,[59,1826],0,[59,1827],0,[59,1828],0,[59,1829],0,[59,1830],0,[59,1831],0,[59,1832],0,[59,1833],0,[59,1834],0,[59,1835],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,[[59,98],1836],[59,[[0,[[101,[],[[100,[1836]]]]]]]],0,0,0,0,0,[[1837,120],1837],[-1,-2,[],[]],[-1,-2,[],[]],[1838,1839],[1837,[[1841,[1840]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1842,120],1842],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1842,[[1844,[1843]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1845,1846],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1847,1848],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1849,1850],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1851,120],1851],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1851,[[1853,[1852]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1854,120],1854],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1854,[[1856,[1855]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1857,120],1857],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1857,[[1859,[1858]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1860,120],1860],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1860,[[1862,[1861]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1863,120],1863],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1863,[[1865,[1864]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1866,120],1866],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1866,[[1868,[1867]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1869,120],1869],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1869,[[1871,[1870]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1872,120],1872],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1872,[[1874,[1873]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1875,120],1875],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1875,[[1877,[1876]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1878,120],1878],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1878,[[1880,[1879]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1881,120],1881],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1881,[[1883,[1882]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[1884,120],1884],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[1884,[[1886,[1885]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[[60,98],1887],[60,[[0,[[101,[],[[100,[1887]]]]]]]],0,[60,1888],0,[60,1889],0,[60,1890],0,[60,1891],0,[60,1892],[-1,-1,[]],0,[60,1893],0,[60,1894],0,[60,1895],0,[60,1896],[-1,-2,[],[]],0,[60,1897],0,[60,1898],0,[60,1899],0,[60,1900],0,[60,1901],0,[60,1902],0,[60,1903],0,[60,1904],0,[60,1905],0,[60,1906],0,[60,1907],0,[60,1908],0,[60,1909],0,[60,1910],0,[60,1911],0,[60,1912],0,[60,1913],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[1914,120],1914],[-1,-2,[],[]],[-1,-2,[],[]],[1915,1916],[1914,[[1918,[1917]]]],[1915,1919],[1914,[[1920,[1917]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[1921,1922],[1923,[[1925,[1924]]]],[[1923,120],1923],[-1,-2,[],[]],[-1,-2,[],[]],[1921,1926],[1923,[[1927,[1924]]]],[-1,-1,[]],[1921,1928],[1923,[[1929,[1924]]]],[-1,-2,[],[]],[1921,1930],[1923,[[1931,[1924]]]],[1921,1932],[1923,[[1933,[1924]]]],[1921,1934],[1923,[[1935,[1924]]]],[1921,1936],[1923,[[1937,[1924]]]],[1921,1938],[1923,[[1939,[1924]]]],[1921,1940],[1923,[[1941,[1924]]]],[1921,1942],[1923,[[1943,[1924]]]],[1921,1944],[1923,[[1945,[1924]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[1921,1946],[1923,[[1947,[1924]]]],[-1,89,[]],0,0,0,0,0,[[1948,120],1948],[-1,-2,[],[]],[-1,-2,[],[]],[1949,1950],[1948,[[1952,[1951]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[1953,120],1953],[-1,-2,[],[]],[-1,-2,[],[]],[1954,1955],[1953,[[1957,[1956]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1958,120],1958],[-1,-2,[],[]],[-1,-2,[],[]],[1959,1960],[1958,[[1962,[1961]]]],[1959,1963],[1958,[[1964,[1961]]]],[-1,-1,[]],[-1,-2,[],[]],[1959,1965],[1958,[[1966,[1961]]]],[1959,1967],[1958,[[1968,[1961]]]],[1959,1969],[1958,[[1970,[1961]]]],[1959,1971],[1958,[[1972,[1961]]]],[1959,1973],[1958,[[1974,[1961]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[1959,1975],[1958,[[1976,[1961]]]],[1959,1977],[1958,[[1978,[1961]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,[[1979,120],1979],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1979,[[1981,[1980]]]],[1982,1983],[1982,1984],[1982,1985],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[1979,[[1986,[1980]]]],[1982,1987],[1982,1988],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[1989,[[1991,[1990]]]],[[1989,120],1989],[-1,-2,[],[]],[-1,-2,[],[]],[1989,[[1992,[1990]]]],[1989,[[1993,[1990]]]],[1989,[[1994,[1990]]]],[-1,-1,[]],[-1,-2,[],[]],[1989,[[1995,[1990]]]],[1989,[[1996,[1990]]]],[1989,[[1997,[1990]]]],[1989,[[1998,[1990]]]],[1989,[[1999,[1990]]]],[1989,[[2000,[1990]]]],[1989,[[2001,[1990]]]],[1989,[[2002,[1990]]]],[1989,[[2003,[1990]]]],[1989,[[2004,[1990]]]],[1989,[[2005,[1990]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[1989,[[2006,[1990]]]],[1989,[[2007,[1990]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[2008,2009],[2010,[[2012,[2011]]]],[[2010,120],2010],[-1,-2,[],[]],[-1,-2,[],[]],[2008,2013],[2010,[[2014,[2011]]]],[2008,2015],[2010,[[2016,[2011]]]],[2008,2017],[2010,[[2018,[2011]]]],[-1,-1,[]],[-1,-2,[],[]],[2008,2019],[2010,[[2020,[2011]]]],[2008,2021],[2010,[[2022,[2011]]]],[2008,2023],[2010,[[2024,[2011]]]],[2008,2025],[2010,[[2026,[2011]]]],[2008,2027],[2010,[[2028,[2011]]]],[2008,2029],[2010,[[2030,[2011]]]],[2008,2031],[2010,[[2032,[2011]]]],[2008,2033],[2010,[[2034,[2011]]]],[2008,2035],[2010,[[2036,[2011]]]],[2008,2037],[2010,[[2038,[2011]]]],[2008,2039],[2010,[[2040,[2011]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2008,2041],[2010,[[2042,[2011]]]],[2008,2043],[2010,[[2044,[2011]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[2045,2046],[-1,-2,[],[]],[-1,-2,[],[]],[2045,2047],[2045,2048],[2045,2049],[-1,-1,[]],[-1,-2,[],[]],[2045,2050],[2045,2051],[2045,2052],[2045,2053],[2045,2054],[2045,2055],[2045,2056],[2045,2057],[2045,2058],[2045,2059],[2045,2060],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2045,2061],[2045,2062],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[2063,2064],[-1,-2,[],[]],[-1,-2,[],[]],[2063,2065],[2063,2066],[2063,2067],[-1,-1,[]],[-1,-2,[],[]],[2063,2068],[2063,2069],[2063,2070],[2063,2071],[2063,2072],[2063,2073],[2063,2074],[2063,2075],[2063,2076],[2063,2077],[2063,2078],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2063,2079],[2063,2080],[-1,89,[]],0,0,0,0,0,0,0,[[2081,120],2081],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2082,2083],[2081,[[2085,[2084]]]],[2082,2086],[2081,[[2087,[2084]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[2088,120],2088],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2089,2090],[2088,[[2092,[2091]]]],[2089,2093],[2088,[[2094,[2091]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2095,120],2095],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2096,2097],[2095,[[2099,[2098]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2100,120],2100],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2101,2102],[2100,[[2104,[2103]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2105,120],2105],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2106,2107],[2105,[[2109,[2108]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[2110,120],2110],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2111,2112],[2110,[[2114,[2113]]]],[2111,2115],[2110,[[2116,[2113]]]],[2111,2117],[2110,[[2118,[2113]]]],[2111,2119],[2110,[[2120,[2113]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2121,120],2121],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2122,2123],[2121,[[2125,[2124]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2126,120],2126],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2127,2128],[2126,[[2130,[2129]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2131,120],2131],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2132,2133],[2131,[[2135,[2134]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2136,120],2136],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2137,2138],[2136,[[2140,[2139]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[2141,120],2141],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2141,[[2143,[2142]]]],[2144,2145],[2141,[[2146,[2142]]]],[2144,2147],[2141,[[2148,[2142]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[2149,120],2149],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2150,2151],[2149,[[2153,[2152]]]],[2150,2154],[2149,[[2155,[2152]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2156,120],2156],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2157,2158],[2156,[[2160,[2159]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2161,120],2161],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2162,2163],[2161,[[2165,[2164]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[2166,2167],[2168,[[2170,[2169]]]],[[2168,120],2168],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2166,2171],[2168,[[2172,[2169]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[2173,2174],[-1,-2,[],[]],[-1,-2,[],[]],[2173,2175],[2173,2176],[-1,-1,[]],[-1,-2,[],[]],[2173,2177],[2173,2178],[2173,2179],[2173,2180],[2173,2181],[2173,2182],[2173,2183],[2173,2184],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2173,2185],[-1,89,[]],0,0,0,0,0,0,0,[[2186,120],2186],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2187,2188],[2186,[[2190,[2189]]]],[2187,2191],[2186,[[2192,[2189]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[61,2193],0,[61,2194],0,[61,2195],0,[61,2196],0,[61,2197],0,[61,2198],0,[61,2199],0,[61,2200],[-1,-1,[]],0,[61,2201],0,[61,2202],0,[61,2203],0,[61,2204],0,[61,2205],0,[61,2206],0,[61,2207],0,[61,2208],0,[61,2209],0,[61,2210],[-1,-2,[],[]],0,[61,2211],0,[61,2212],0,[61,2213],0,[61,2214],0,[61,2215],0,[61,2216],0,[61,2217],0,[61,2218],0,[61,2219],0,[61,2220],0,[61,2221],0,[61,2222],0,[61,2223],0,[61,2224],0,[61,2225],0,[61,2226],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[2227,120],2227],[-1,-2,[],[]],[-1,-2,[],[]],[2228,2229],[2227,[[2231,[2230]]]],[2228,2232],[2227,[[2233,[2230]]]],[2228,2234],[2227,[[2235,[2230]]]],[2228,2236],[2227,[[2237,[2230]]]],[2228,2238],[2227,[[2239,[2230]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2240,120],2240],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2241,2242],[2240,[[2244,[2243]]]],[2241,2245],[2240,[[2246,[2243]]]],[2241,2247],[2240,[[2248,[2243]]]],[2240,[[2249,[2243]]]],[2241,2250],[2241,2251],[2240,[[2252,[2243]]]],[2241,2253],[2240,[[2254,[2243]]]],[2241,2255],[2240,[[2256,[2243]]]],[2241,2257],[2240,[[2258,[2243]]]],[2240,[[2259,[2243]]]],[2241,2260],[2241,2261],[2240,[[2262,[2243]]]],[2241,2263],[2240,[[2264,[2243]]]],[2241,2265],[2240,[[2266,[2243]]]],[2241,2267],[2240,[[2268,[2243]]]],[2241,2269],[2240,[[2270,[2243]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2241,2271],[2240,[[2272,[2243]]]],[2241,2273],[2240,[[2274,[2243]]]],[2240,[[2275,[2243]]]],[2241,2276],[2241,2277],[2240,[[2278,[2243]]]],[2241,2279],[2240,[[2280,[2243]]]],[2241,2281],[2240,[[2282,[2243]]]],[2241,2283],[2240,[[2284,[2243]]]],[2240,[[2285,[2243]]]],[2241,2286],[2241,2287],[2240,[[2288,[2243]]]],[2241,2289],[2240,[[2290,[2243]]]],[2241,2291],[2240,[[2292,[2243]]]],[2241,2293],[2240,[[2294,[2243]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2295,120],2295],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2296,2297],[2295,[[2299,[2298]]]],[2296,2300],[2295,[[2301,[2298]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2296,2302],[2295,[[2303,[2298]]]],[2296,2304],[2295,[[2305,[2298]]]],[2296,2306],[2295,[[2307,[2298]]]],[2296,2308],[2295,[[2309,[2298]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2310,120],2310],[-1,-2,[],[]],[-1,-2,[],[]],[2311,2312],[2310,[[2314,[2313]]]],[2311,2315],[2310,[[2316,[2313]]]],[2311,2317],[2310,[[2318,[2313]]]],[2311,2319],[2310,[[2320,[2313]]]],[2311,2321],[2310,[[2322,[2313]]]],[2311,2323],[2310,[[2324,[2313]]]],[-1,-1,[]],[2311,2325],[2310,[[2326,[2313]]]],[-1,-2,[],[]],[2311,2327],[2310,[[2328,[2313]]]],[2311,2329],[2310,[[2330,[2313]]]],[2311,2331],[2310,[[2332,[2313]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[2311,2333],[2310,[[2334,[2313]]]],[2311,2335],[2310,[[2336,[2313]]]],0,0,0,0,0,0,0,[[2337,120],2337],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2338,2339],[2337,[[2341,[2340]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2338,2342],[2337,[[2343,[2340]]]],[-1,89,[]],0,0,0,0,0,[[2344,120],2344],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2345,2346],[2344,[[2348,[2347]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2349,120],2349],[-1,-2,[],[]],[-1,-2,[],[]],[2350,2351],[2349,[[2353,[2352]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2354,120],2354],[-1,-2,[],[]],[-1,-2,[],[]],[2355,2356],[2354,[[2358,[2357]]]],[-1,-1,[]],[-1,-2,[],[]],[2355,2359],[2354,[[2360,[2357]]]],[2355,2361],[2354,[[2362,[2357]]]],[2355,2363],[2354,[[2364,[2357]]]],[2355,2365],[2354,[[2366,[2357]]]],[2355,2367],[2354,[[2368,[2357]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2355,2369],[2354,[[2370,[2357]]]],[2355,2371],[2354,[[2372,[2357]]]],[2355,2373],[2354,[[2374,[2357]]]],[2355,2375],[2354,[[2376,[2357]]]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2377,2378],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[2379,120],2379],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2380,2381],[2379,[[2383,[2382]]]],[2380,2384],[2380,2385],[2379,[[2386,[2382]]]],[2380,2387],[2379,[[2388,[2382]]]],[2380,2389],[2379,[[2390,[2382]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[2391,120],2391],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2392,2393],[2391,[[2395,[2394]]]],[2392,2396],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2397,2398],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2399,2400],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2401,2402],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2403,120],2403],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2403,[[2405,[2404]]]],[2403,[[2406,[2404]]]],[2403,[[2407,[2404]]]],[2403,[[2408,[2404]]]],[2403,[[2409,[2404]]]],[-1,-2,[],[]],[2403,[[2410,[2404]]]],[2403,[[2411,[2404]]]],[2403,[[2412,[2404]]]],[2403,[[2413,[2404]]]],[2403,[[2414,[2404]]]],[2403,[[2415,[2404]]]],[2403,[[2416,[2404]]]],[2403,[[2417,[2404]]]],[2403,[[2418,[2404]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2403,[[2419,[2404]]]],[2403,[[2420,[2404]]]],[2403,[[2421,[2404]]]],[-1,89,[]],[2403,[[2422,[2404]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2423,120],2423],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2424,2425],[2423,[[2427,[2426]]]],[2424,2428],[2423,[[2429,[2426]]]],[2424,2430],[2423,[[2431,[2426]]]],[2424,2432],[2423,[[2433,[2426]]]],[2424,2434],[2423,[[2435,[2426]]]],[-1,-2,[],[]],[2424,2436],[2423,[[2437,[2426]]]],[2424,2438],[2423,[[2439,[2426]]]],[2424,2440],[2423,[[2441,[2426]]]],[2424,2442],[2423,[[2443,[2426]]]],[2424,2444],[2423,[[2445,[2426]]]],[2424,2446],[2423,[[2447,[2426]]]],[2424,2448],[2423,[[2449,[2426]]]],[2424,2450],[2423,[[2451,[2426]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2424,2452],[2423,[[2453,[2426]]]],[2424,2454],[2423,[[2455,[2426]]]],[2424,2456],[2423,[[2457,[2426]]]],[2424,2458],[2423,[[2459,[2426]]]],[-1,89,[]],[2424,2460],[2423,[[2461,[2426]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2462,2463],[2462,2464],[2462,2465],[2462,2466],[2462,2467],[-1,-2,[],[]],[2462,2468],[2462,2469],[2462,2470],[2462,2471],[2462,2472],[2462,2473],[2462,2474],[2462,2475],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2462,2476],[2462,2477],[2462,2478],[2462,2479],[-1,89,[]],[2462,2480],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2481,2482],[2481,2483],[2481,2484],[2481,2485],[2481,2486],[-1,-2,[],[]],[2481,2487],[2481,2488],[2481,2489],[2481,2490],[2481,2491],[2481,2492],[2481,2493],[2481,2494],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2481,2495],[2481,2496],[2481,2497],[2481,2498],[-1,89,[]],[2481,2499],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[2500,2501],[2502,[[2504,[2503]]]],[2500,2505],[2502,[[2506,[2503]]]],[[2502,120],2502],[-1,-2,[],[]],[-1,-2,[],[]],[2500,2507],[2502,[[2508,[2503]]]],[2500,2509],[2502,[[2510,[2503]]]],[-1,-1,[]],[2500,2511],[2502,[[2512,[2503]]]],[2500,2513],[2502,[[2514,[2503]]]],[2500,2515],[2502,[[2516,[2503]]]],[-1,-2,[],[]],[2500,2517],[2502,[[2518,[2503]]]],[2500,2519],[2502,[[2520,[2503]]]],[2500,2521],[2502,[[2522,[2503]]]],[2500,2523],[2502,[[2524,[2503]]]],[2500,2525],[2502,[[2526,[2503]]]],[2500,2527],[2502,[[2528,[2503]]]],[2500,2529],[2502,[[2530,[2503]]]],[2500,2531],[2502,[[2532,[2503]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[2533,120],2533],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2534,2535],[2533,[[2537,[2536]]]],[2534,2538],[2533,[[2539,[2536]]]],[2534,2540],[2533,[[2541,[2536]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2542,2543],[2542,2544],[2542,2545],[2542,2546],[2542,2547],[2542,2548],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[2549,2550],[2549,2551],[2549,2552],[2549,2553],[2549,2554],[2549,2555],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2556,2557],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2558,2559],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[2560,120],2560],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2561,2562],[2560,[[2564,[2563]]]],[2561,2565],[2561,2566],[2560,[[2567,[2563]]]],[2561,2568],[2560,[[2569,[2563]]]],[2561,2570],[2560,[[2571,[2563]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[2572,120],2572],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2573,2574],[2572,[[2576,[2575]]]],[2573,2577],[2572,[[2578,[2575]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2579,2580],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2581,2582],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2583,2584],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2585,120],2585],[-1,-2,[],[]],[-1,-2,[],[]],[2586,2587],[2585,[[2589,[2588]]]],[2586,2590],[2585,[[2591,[2588]]]],[2586,2592],[2585,[[2593,[2588]]]],[2586,2594],[2585,[[2595,[2588]]]],[2586,2596],[2585,[[2597,[2588]]]],[-1,-1,[]],[-1,-2,[],[]],[2586,2598],[2585,[[2599,[2588]]]],[2586,2600],[2585,[[2601,[2588]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2602,120],2602],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2603,2604],[2602,[[2606,[2605]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[2607,120],2607],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2608,2609],[2607,[[2611,[2610]]]],[2608,2612],[2607,[[2613,[2610]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2608,2614],[2607,[[2615,[2610]]]],[2608,2616],[2607,[[2617,[2610]]]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2618,2619],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2620,120],2620],[-1,-2,[],[]],[-1,-2,[],[]],[2621,2622],[2620,[[2624,[2623]]]],[-1,-1,[]],[-1,-2,[],[]],[2621,2625],[2620,[[2626,[2623]]]],[2621,2627],[2620,[[2628,[2623]]]],[2621,2629],[2620,[[2630,[2623]]]],[2621,2631],[2620,[[2632,[2623]]]],[2621,2633],[2620,[[2634,[2623]]]],[2621,2635],[2620,[[2636,[2623]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[2621,2637],[2620,[[2638,[2623]]]],[2621,2639],[2620,[[2640,[2623]]]],[2621,2641],[2620,[[2642,[2623]]]],[2621,2643],[2620,[[2644,[2623]]]],[2621,2645],[2620,[[2646,[2623]]]],[2621,2647],[2620,[[2648,[2623]]]],[2621,2649],[2620,[[2650,[2623]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[62,2651],[-1,-1,[]],[-1,-2,[],[]],0,[62,2652],0,[62,2653],0,[62,2654],0,[62,2655],0,[62,2656],0,[62,2657],0,[62,2658],0,[62,2659],0,[62,2660],0,[62,2661],0,[62,2662],0,[62,2663],0,[62,2664],0,[62,2665],0,[62,2666],0,[62,2667],0,[62,2668],0,[62,2669],0,[62,2670],0,[62,2671],0,[62,2672],0,[62,2673],0,[62,2674],0,[62,2675],0,[62,2676],0,[62,2677],0,[62,2678],0,[62,2679],0,[62,2680],0,[62,2681],0,[62,2682],0,[62,2683],0,[62,2684],0,[62,2685],0,[62,2686],0,[62,2687],0,[62,2688],0,[62,2689],0,[62,2690],0,[62,2691],0,[62,2692],0,[62,2693],0,[62,2694],0,[62,2695],0,[62,2696],0,[62,2697],0,[62,2698],0,[62,2699],0,[62,2700],0,[62,2701],0,[62,2702],0,[62,2703],0,[62,2704],0,[62,2705],0,[62,2706],0,[62,2707],0,[62,2708],0,[62,2709],0,[62,2710],0,[62,2711],0,[62,2712],0,[62,2713],0,[62,2714],0,[62,2715],0,[62,2716],0,[62,2717],0,[62,2718],0,[62,2719],0,[62,2720],0,[62,2721],0,[62,2722],0,[62,2723],0,[62,2724],0,[62,2725],0,[62,2726],0,[62,2727],0,[62,2728],0,[62,2729],0,[62,2730],0,[62,2731],0,[62,2732],0,[62,2733],0,[62,2734],0,[62,2735],0,[62,2736],0,[62,2737],0,[62,2738],0,[62,2739],0,[62,2740],0,[62,2741],0,[62,2742],0,[62,2743],0,[62,2744],0,[62,2745],0,[62,2746],0,[62,2747],0,[62,2748],0,[62,2749],0,[62,2750],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[2751,120],2751],[-1,-2,[],[]],[-1,-2,[],[]],[2752,2753],[2751,[[2755,[2754]]]],[-1,-1,[]],[-1,-2,[],[]],[2752,2756],[2751,[[2757,[2754]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2758,120],2758],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2759,2760],[2758,[[2762,[2761]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2763,120],2763],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2764,2765],[2763,[[2767,[2766]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2768,120],2768],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2769,2770],[2768,[[2772,[2771]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2773,120],2773],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2774,2775],[2773,[[2777,[2776]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2778,120],2778],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2779,2780],[2778,[[2782,[2781]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2783,120],2783],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2784,2785],[2783,[[2787,[2786]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2788,120],2788],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2789,2790],[2788,[[2792,[2791]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2793,120],2793],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2794,2795],[2793,[[2797,[2796]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2798,120],2798],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2799,2800],[2798,[[2802,[2801]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2803,120],2803],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2804,2805],[2803,[[2807,[2806]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2808,120],2808],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2809,2810],[2808,[[2812,[2811]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2813,120],2813],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2814,2815],[2813,[[2817,[2816]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2818,120],2818],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2819,2820],[2818,[[2822,[2821]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2823,120],2823],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2824,2825],[2823,[[2827,[2826]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2828,120],2828],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2829,2830],[2828,[[2832,[2831]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2833,120],2833],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2834,2835],[2833,[[2837,[2836]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2838,120],2838],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2839,2840],[2838,[[2842,[2841]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2843,120],2843],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2844,2845],[2843,[[2847,[2846]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2848,120],2848],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2849,2850],[2848,[[2852,[2851]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2853,120],2853],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2854,2855],[2853,[[2857,[2856]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2858,120],2858],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2859,2860],[2858,[[2862,[2861]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2863,120],2863],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2864,2865],[2863,[[2867,[2866]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2868,120],2868],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2869,2870],[2868,[[2872,[2871]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2873,120],2873],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2874,2875],[2873,[[2877,[2876]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2878,120],2878],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2879,2880],[2878,[[2882,[2881]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2883,120],2883],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2884,2885],[2883,[[2887,[2886]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2888,120],2888],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2889,2890],[2888,[[2892,[2891]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2893,120],2893],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2894,2895],[2893,[[2897,[2896]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2898,120],2898],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2899,2900],[2898,[[2902,[2901]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2903,120],2903],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2904,2905],[2903,[[2907,[2906]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2908,120],2908],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2909,2910],[2908,[[2912,[2911]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2913,2914],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2915,2916],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2917,2918],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2919,120],2919],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2920,2921],[2919,[[2923,[2922]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2924,120],2924],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2925,2926],[2924,[[2928,[2927]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2929,120],2929],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2930,2931],[2929,[[2933,[2932]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2934,120],2934],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2935,2936],[2934,[[2938,[2937]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2939,120],2939],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2940,2941],[2939,[[2943,[2942]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2944,120],2944],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2945,2946],[2944,[[2948,[2947]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2949,120],2949],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2950,2951],[2949,[[2953,[2952]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2954,120],2954],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2955,2956],[2954,[[2958,[2957]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2959,120],2959],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2960,2961],[2959,[[2963,[2962]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2964,120],2964],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2965,2966],[2964,[[2968,[2967]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2969,120],2969],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2970,2971],[2969,[[2973,[2972]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2974,120],2974],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2975,2976],[2974,[[2978,[2977]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2979,120],2979],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2980,2981],[2979,[[2983,[2982]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2984,120],2984],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2985,2986],[2984,[[2988,[2987]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2989,120],2989],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2990,2991],[2989,[[2993,[2992]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2994,120],2994],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2995,2996],[2994,[[2998,[2997]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[2999,120],2999],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3000,3001],[2999,[[3003,[3002]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3004,120],3004],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3005,3006],[3004,[[3008,[3007]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3009,120],3009],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3010,3011],[3009,[[3013,[3012]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3014,120],3014],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3015,3016],[3014,[[3018,[3017]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3019,120],3019],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3020,3021],[3019,[[3023,[3022]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3024,120],3024],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3025,3026],[3024,[[3028,[3027]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3029,120],3029],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3030,3031],[3029,[[3033,[3032]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3034,120],3034],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3035,3036],[3034,[[3038,[3037]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3039,120],3039],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3040,3041],[3039,[[3043,[3042]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3044,120],3044],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3045,3046],[3044,[[3048,[3047]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3049,120],3049],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3050,3051],[3049,[[3053,[3052]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3054,120],3054],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3055,3056],[3054,[[3058,[3057]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3059,120],3059],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3060,3061],[3059,[[3063,[3062]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3064,120],3064],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3065,3066],[3064,[[3068,[3067]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3069,120],3069],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3070,3071],[3069,[[3073,[3072]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3074,120],3074],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3075,3076],[3074,[[3078,[3077]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3079,120],3079],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3080,3081],[3079,[[3083,[3082]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3084,120],3084],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3085,3086],[3084,[[3088,[3087]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3089,120],3089],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3090,3091],[3089,[[3093,[3092]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3094,120],3094],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3095,3096],[3094,[[3098,[3097]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3099,120],3099],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3100,3101],[3099,[[3103,[3102]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3104,120],3104],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3105,3106],[3104,[[3108,[3107]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3109,120],3109],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3110,3111],[3109,[[3113,[3112]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3114,120],3114],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3115,3116],[3114,[[3118,[3117]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3119,120],3119],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3120,3121],[3119,[[3123,[3122]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3124,120],3124],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3125,3126],[3124,[[3128,[3127]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3129,120],3129],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3130,3131],[3129,[[3133,[3132]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3134,120],3134],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3135,3136],[3134,[[3138,[3137]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3139,120],3139],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3140,3141],[3139,[[3143,[3142]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3144,120],3144],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3145,3146],[3144,[[3148,[3147]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3149,120],3149],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3150,3151],[3149,[[3153,[3152]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3154,120],3154],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3155,3156],[3154,[[3158,[3157]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3159,120],3159],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3160,3161],[3159,[[3163,[3162]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3164,120],3164],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3165,3166],[3164,[[3168,[3167]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3169,120],3169],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3170,3171],[3169,[[3173,[3172]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3174,120],3174],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3175,3176],[3174,[[3178,[3177]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3179,120],3179],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3180,3181],[3179,[[3183,[3182]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3184,120],3184],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3185,3186],[3184,[[3188,[3187]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3189,120],3189],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3190,3191],[3189,[[3193,[3192]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3194,120],3194],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3195,3196],[3194,[[3198,[3197]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3199,120],3199],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3200,3201],[3199,[[3203,[3202]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3204,120],3204],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3205,3206],[3204,[[3208,[3207]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3209,120],3209],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3210,3211],[3209,[[3213,[3212]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3214,120],3214],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3215,3216],[3214,[[3218,[3217]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3219,120],3219],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3220,3221],[3219,[[3223,[3222]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3224,120],3224],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3225,3226],[3224,[[3228,[3227]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3229,120],3229],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3230,3231],[3229,[[3233,[3232]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3234,120],3234],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3235,3236],[3234,[[3238,[3237]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3239,120],3239],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[3240,3241],[3239,[[3243,[3242]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[63,3244],[-1,-1,[]],0,[63,3245],0,[63,3246],0,[63,3247],0,[63,3248],0,[63,3249],0,[63,3250],0,[63,3251],0,[63,3252],0,[63,3253],0,[63,3254],0,[63,3255],0,[63,3256],0,[63,3257],0,[63,3258],0,[63,3259],0,[63,3260],0,[63,3261],0,[63,3262],0,[63,3263],0,[63,3264],0,[63,3265],0,[63,3266],0,[63,3267],0,[63,3268],0,[63,3269],0,[63,3270],0,[63,3271],0,[63,3272],0,[63,3273],0,[63,3274],0,[63,3275],0,[63,3276],0,[63,3277],0,[63,3278],0,[63,3279],0,[63,3280],0,[63,3281],0,[63,3282],0,[63,3283],0,[63,3284],0,[63,3285],0,[63,3286],0,[63,3287],[-1,-2,[],[]],0,[63,3288],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[3289,120],3289],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[3290,3291],[3289,[[3293,[3292]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3294,120],3294],[-1,-2,[],[]],[-1,-2,[],[]],[3295,3296],[3294,[[3298,[3297]]]],[-1,-1,[]],[3295,3299],[3294,[[3300,[3297]]]],[3295,3301],[3294,[[3302,[3297]]]],[3295,3303],[3294,[[3304,[3297]]]],[3295,3305],[3294,[[3306,[3297]]]],[-1,-2,[],[]],[3295,3307],[3294,[[3308,[3297]]]],[3295,3309],[3294,[[3310,[3297]]]],[3295,3311],[3294,[[3312,[3297]]]],[3295,3313],[3294,[[3314,[3297]]]],[3295,3315],[3294,[[3316,[3297]]]],[3295,3317],[3294,[[3318,[3297]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3319,120],3319],[-1,-2,[],[]],[-1,-2,[],[]],[3320,3321],[3319,[[3323,[3322]]]],[-1,-1,[]],[3320,3324],[3319,[[3325,[3322]]]],[3320,3326],[3319,[[3327,[3322]]]],[3320,3328],[3319,[[3329,[3322]]]],[3320,3330],[3319,[[3331,[3322]]]],[-1,-2,[],[]],[3320,3332],[3319,[[3333,[3322]]]],[3320,3334],[3319,[[3335,[3322]]]],[3320,3336],[3319,[[3337,[3322]]]],[3320,3338],[3319,[[3339,[3322]]]],[3320,3340],[3319,[[3341,[3322]]]],[3320,3342],[3319,[[3343,[3322]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3344,120],3344],[-1,-2,[],[]],[-1,-2,[],[]],[3345,3346],[3344,[[3348,[3347]]]],[-1,-1,[]],[3345,3349],[3344,[[3350,[3347]]]],[3345,3351],[3344,[[3352,[3347]]]],[3345,3353],[3344,[[3354,[3347]]]],[3345,3355],[3344,[[3356,[3347]]]],[-1,-2,[],[]],[3345,3357],[3344,[[3358,[3347]]]],[3345,3359],[3344,[[3360,[3347]]]],[3345,3361],[3344,[[3362,[3347]]]],[3345,3363],[3344,[[3364,[3347]]]],[3345,3365],[3344,[[3366,[3347]]]],[3345,3367],[3344,[[3368,[3347]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3369,120],3369],[-1,-2,[],[]],[-1,-2,[],[]],[3370,3371],[3369,[[3373,[3372]]]],[-1,-1,[]],[3370,3374],[3369,[[3375,[3372]]]],[3370,3376],[3369,[[3377,[3372]]]],[3370,3378],[3369,[[3379,[3372]]]],[3370,3380],[3369,[[3381,[3372]]]],[-1,-2,[],[]],[3370,3382],[3369,[[3383,[3372]]]],[3370,3384],[3369,[[3385,[3372]]]],[3370,3386],[3369,[[3387,[3372]]]],[3370,3388],[3369,[[3389,[3372]]]],[3370,3390],[3369,[[3391,[3372]]]],[3370,3392],[3369,[[3393,[3372]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3394,120],3394],[-1,-2,[],[]],[-1,-2,[],[]],[3395,3396],[3394,[[3398,[3397]]]],[-1,-1,[]],[3395,3399],[3394,[[3400,[3397]]]],[3395,3401],[3394,[[3402,[3397]]]],[3395,3403],[3394,[[3404,[3397]]]],[3395,3405],[3394,[[3406,[3397]]]],[-1,-2,[],[]],[3395,3407],[3394,[[3408,[3397]]]],[3395,3409],[3394,[[3410,[3397]]]],[3395,3411],[3394,[[3412,[3397]]]],[3395,3413],[3394,[[3414,[3397]]]],[3395,3415],[3394,[[3416,[3397]]]],[3395,3417],[3394,[[3418,[3397]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3419,120],3419],[-1,-2,[],[]],[-1,-2,[],[]],[3420,3421],[3419,[[3423,[3422]]]],[-1,-1,[]],[3420,3424],[3419,[[3425,[3422]]]],[3420,3426],[3419,[[3427,[3422]]]],[3420,3428],[3419,[[3429,[3422]]]],[3420,3430],[3419,[[3431,[3422]]]],[-1,-2,[],[]],[3420,3432],[3419,[[3433,[3422]]]],[3420,3434],[3419,[[3435,[3422]]]],[3420,3436],[3419,[[3437,[3422]]]],[3420,3438],[3419,[[3439,[3422]]]],[3420,3440],[3419,[[3441,[3422]]]],[3420,3442],[3419,[[3443,[3422]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3444,120],3444],[-1,-2,[],[]],[-1,-2,[],[]],[3445,3446],[3444,[[3448,[3447]]]],[-1,-1,[]],[3445,3449],[3444,[[3450,[3447]]]],[3445,3451],[3444,[[3452,[3447]]]],[3445,3453],[3444,[[3454,[3447]]]],[3445,3455],[3444,[[3456,[3447]]]],[-1,-2,[],[]],[3445,3457],[3444,[[3458,[3447]]]],[3445,3459],[3444,[[3460,[3447]]]],[3445,3461],[3444,[[3462,[3447]]]],[3445,3463],[3444,[[3464,[3447]]]],[3445,3465],[3444,[[3466,[3447]]]],[3445,3467],[3444,[[3468,[3447]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3469,120],3469],[-1,-2,[],[]],[-1,-2,[],[]],[3470,3471],[3469,[[3473,[3472]]]],[-1,-1,[]],[3470,3474],[3469,[[3475,[3472]]]],[3470,3476],[3469,[[3477,[3472]]]],[3470,3478],[3469,[[3479,[3472]]]],[3470,3480],[3469,[[3481,[3472]]]],[-1,-2,[],[]],[3470,3482],[3469,[[3483,[3472]]]],[3470,3484],[3469,[[3485,[3472]]]],[3470,3486],[3469,[[3487,[3472]]]],[3470,3488],[3469,[[3489,[3472]]]],[3470,3490],[3469,[[3491,[3472]]]],[3470,3492],[3469,[[3493,[3472]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3494,120],3494],[-1,-2,[],[]],[-1,-2,[],[]],[3495,3496],[3494,[[3498,[3497]]]],[-1,-1,[]],[3495,3499],[3494,[[3500,[3497]]]],[3495,3501],[3494,[[3502,[3497]]]],[3495,3503],[3494,[[3504,[3497]]]],[3495,3505],[3494,[[3506,[3497]]]],[-1,-2,[],[]],[3495,3507],[3494,[[3508,[3497]]]],[3495,3509],[3494,[[3510,[3497]]]],[3495,3511],[3494,[[3512,[3497]]]],[3495,3513],[3494,[[3514,[3497]]]],[3495,3515],[3494,[[3516,[3497]]]],[3495,3517],[3494,[[3518,[3497]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3519,120],3519],[-1,-2,[],[]],[-1,-2,[],[]],[3520,3521],[3519,[[3523,[3522]]]],[-1,-1,[]],[3520,3524],[3519,[[3525,[3522]]]],[3520,3526],[3519,[[3527,[3522]]]],[3520,3528],[3519,[[3529,[3522]]]],[3520,3530],[3519,[[3531,[3522]]]],[-1,-2,[],[]],[3520,3532],[3519,[[3533,[3522]]]],[3520,3534],[3519,[[3535,[3522]]]],[3520,3536],[3519,[[3537,[3522]]]],[3520,3538],[3519,[[3539,[3522]]]],[3520,3540],[3519,[[3541,[3522]]]],[3520,3542],[3519,[[3543,[3522]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3544,120],3544],[-1,-2,[],[]],[-1,-2,[],[]],[3545,3546],[3544,[[3548,[3547]]]],[-1,-1,[]],[3545,3549],[3544,[[3550,[3547]]]],[3545,3551],[3544,[[3552,[3547]]]],[3545,3553],[3544,[[3554,[3547]]]],[3545,3555],[3544,[[3556,[3547]]]],[-1,-2,[],[]],[3545,3557],[3544,[[3558,[3547]]]],[3545,3559],[3544,[[3560,[3547]]]],[3545,3561],[3544,[[3562,[3547]]]],[3545,3563],[3544,[[3564,[3547]]]],[3545,3565],[3544,[[3566,[3547]]]],[3545,3567],[3544,[[3568,[3547]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3569,120],3569],[-1,-2,[],[]],[-1,-2,[],[]],[3570,3571],[3569,[[3573,[3572]]]],[-1,-1,[]],[3570,3574],[3569,[[3575,[3572]]]],[3570,3576],[3569,[[3577,[3572]]]],[3570,3578],[3569,[[3579,[3572]]]],[3570,3580],[3569,[[3581,[3572]]]],[-1,-2,[],[]],[3570,3582],[3569,[[3583,[3572]]]],[3570,3584],[3569,[[3585,[3572]]]],[3570,3586],[3569,[[3587,[3572]]]],[3570,3588],[3569,[[3589,[3572]]]],[3570,3590],[3569,[[3591,[3572]]]],[3570,3592],[3569,[[3593,[3572]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3594,120],3594],[-1,-2,[],[]],[-1,-2,[],[]],[3595,3596],[3594,[[3598,[3597]]]],[-1,-1,[]],[3595,3599],[3594,[[3600,[3597]]]],[3595,3601],[3594,[[3602,[3597]]]],[3595,3603],[3594,[[3604,[3597]]]],[3595,3605],[3594,[[3606,[3597]]]],[-1,-2,[],[]],[3595,3607],[3594,[[3608,[3597]]]],[3595,3609],[3594,[[3610,[3597]]]],[3595,3611],[3594,[[3612,[3597]]]],[3595,3613],[3594,[[3614,[3597]]]],[3595,3615],[3594,[[3616,[3597]]]],[3595,3617],[3594,[[3618,[3597]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3619,120],3619],[-1,-2,[],[]],[-1,-2,[],[]],[3620,3621],[3619,[[3623,[3622]]]],[-1,-1,[]],[3620,3624],[3619,[[3625,[3622]]]],[3620,3626],[3619,[[3627,[3622]]]],[3620,3628],[3619,[[3629,[3622]]]],[3620,3630],[3619,[[3631,[3622]]]],[-1,-2,[],[]],[3620,3632],[3619,[[3633,[3622]]]],[3620,3634],[3619,[[3635,[3622]]]],[3620,3636],[3619,[[3637,[3622]]]],[3620,3638],[3619,[[3639,[3622]]]],[3620,3640],[3619,[[3641,[3622]]]],[3620,3642],[3619,[[3643,[3622]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3644,120],3644],[-1,-2,[],[]],[-1,-2,[],[]],[3645,3646],[3644,[[3648,[3647]]]],[-1,-1,[]],[3645,3649],[3644,[[3650,[3647]]]],[3645,3651],[3644,[[3652,[3647]]]],[3645,3653],[3644,[[3654,[3647]]]],[3645,3655],[3644,[[3656,[3647]]]],[-1,-2,[],[]],[3645,3657],[3644,[[3658,[3647]]]],[3645,3659],[3644,[[3660,[3647]]]],[3645,3661],[3644,[[3662,[3647]]]],[3645,3663],[3644,[[3664,[3647]]]],[3645,3665],[3644,[[3666,[3647]]]],[3645,3667],[3644,[[3668,[3647]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3669,120],3669],[-1,-2,[],[]],[-1,-2,[],[]],[3670,3671],[3669,[[3673,[3672]]]],[-1,-1,[]],[3670,3674],[3669,[[3675,[3672]]]],[3670,3676],[3669,[[3677,[3672]]]],[3670,3678],[3669,[[3679,[3672]]]],[3670,3680],[3669,[[3681,[3672]]]],[-1,-2,[],[]],[3670,3682],[3669,[[3683,[3672]]]],[3670,3684],[3669,[[3685,[3672]]]],[3670,3686],[3669,[[3687,[3672]]]],[3670,3688],[3669,[[3689,[3672]]]],[3670,3690],[3669,[[3691,[3672]]]],[3670,3692],[3669,[[3693,[3672]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3694,120],3694],[-1,-2,[],[]],[-1,-2,[],[]],[3695,3696],[3694,[[3698,[3697]]]],[-1,-1,[]],[3695,3699],[3694,[[3700,[3697]]]],[3695,3701],[3694,[[3702,[3697]]]],[3695,3703],[3694,[[3704,[3697]]]],[3695,3705],[3694,[[3706,[3697]]]],[-1,-2,[],[]],[3695,3707],[3694,[[3708,[3697]]]],[3695,3709],[3694,[[3710,[3697]]]],[3695,3711],[3694,[[3712,[3697]]]],[3695,3713],[3694,[[3714,[3697]]]],[3695,3715],[3694,[[3716,[3697]]]],[3695,3717],[3694,[[3718,[3697]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3719,120],3719],[-1,-2,[],[]],[-1,-2,[],[]],[3720,3721],[3719,[[3723,[3722]]]],[-1,-1,[]],[3720,3724],[3719,[[3725,[3722]]]],[3720,3726],[3719,[[3727,[3722]]]],[3720,3728],[3719,[[3729,[3722]]]],[3720,3730],[3719,[[3731,[3722]]]],[-1,-2,[],[]],[3720,3732],[3719,[[3733,[3722]]]],[3720,3734],[3719,[[3735,[3722]]]],[3720,3736],[3719,[[3737,[3722]]]],[3720,3738],[3719,[[3739,[3722]]]],[3720,3740],[3719,[[3741,[3722]]]],[3720,3742],[3719,[[3743,[3722]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3744,120],3744],[-1,-2,[],[]],[-1,-2,[],[]],[3745,3746],[3744,[[3748,[3747]]]],[-1,-1,[]],[3745,3749],[3744,[[3750,[3747]]]],[3745,3751],[3744,[[3752,[3747]]]],[3745,3753],[3744,[[3754,[3747]]]],[3745,3755],[3744,[[3756,[3747]]]],[-1,-2,[],[]],[3745,3757],[3744,[[3758,[3747]]]],[3745,3759],[3744,[[3760,[3747]]]],[3745,3761],[3744,[[3762,[3747]]]],[3745,3763],[3744,[[3764,[3747]]]],[3745,3765],[3744,[[3766,[3747]]]],[3745,3767],[3744,[[3768,[3747]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3769,120],3769],[-1,-2,[],[]],[-1,-2,[],[]],[3770,3771],[3769,[[3773,[3772]]]],[-1,-1,[]],[3770,3774],[3769,[[3775,[3772]]]],[3770,3776],[3769,[[3777,[3772]]]],[3770,3778],[3769,[[3779,[3772]]]],[3770,3780],[3769,[[3781,[3772]]]],[-1,-2,[],[]],[3770,3782],[3769,[[3783,[3772]]]],[3770,3784],[3769,[[3785,[3772]]]],[3770,3786],[3769,[[3787,[3772]]]],[3770,3788],[3769,[[3789,[3772]]]],[3770,3790],[3769,[[3791,[3772]]]],[3770,3792],[3769,[[3793,[3772]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3794,120],3794],[-1,-2,[],[]],[-1,-2,[],[]],[3795,3796],[3794,[[3798,[3797]]]],[-1,-1,[]],[3795,3799],[3794,[[3800,[3797]]]],[3795,3801],[3794,[[3802,[3797]]]],[3795,3803],[3794,[[3804,[3797]]]],[3795,3805],[3794,[[3806,[3797]]]],[-1,-2,[],[]],[3795,3807],[3794,[[3808,[3797]]]],[3795,3809],[3794,[[3810,[3797]]]],[3795,3811],[3794,[[3812,[3797]]]],[3795,3813],[3794,[[3814,[3797]]]],[3795,3815],[3794,[[3816,[3797]]]],[3795,3817],[3794,[[3818,[3797]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3819,120],3819],[-1,-2,[],[]],[-1,-2,[],[]],[3820,3821],[3819,[[3823,[3822]]]],[-1,-1,[]],[3820,3824],[3819,[[3825,[3822]]]],[3820,3826],[3819,[[3827,[3822]]]],[3820,3828],[3819,[[3829,[3822]]]],[3820,3830],[3819,[[3831,[3822]]]],[-1,-2,[],[]],[3820,3832],[3819,[[3833,[3822]]]],[3820,3834],[3819,[[3835,[3822]]]],[3820,3836],[3819,[[3837,[3822]]]],[3820,3838],[3819,[[3839,[3822]]]],[3820,3840],[3819,[[3841,[3822]]]],[3820,3842],[3819,[[3843,[3822]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3844,120],3844],[-1,-2,[],[]],[-1,-2,[],[]],[3845,3846],[3844,[[3848,[3847]]]],[-1,-1,[]],[3845,3849],[3844,[[3850,[3847]]]],[3845,3851],[3844,[[3852,[3847]]]],[3845,3853],[3844,[[3854,[3847]]]],[3845,3855],[3844,[[3856,[3847]]]],[-1,-2,[],[]],[3845,3857],[3844,[[3858,[3847]]]],[3845,3859],[3844,[[3860,[3847]]]],[3845,3861],[3844,[[3862,[3847]]]],[3845,3863],[3844,[[3864,[3847]]]],[3845,3865],[3844,[[3866,[3847]]]],[3845,3867],[3844,[[3868,[3847]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3869,120],3869],[-1,-2,[],[]],[-1,-2,[],[]],[3870,3871],[3869,[[3873,[3872]]]],[-1,-1,[]],[3870,3874],[3869,[[3875,[3872]]]],[3870,3876],[3869,[[3877,[3872]]]],[3870,3878],[3869,[[3879,[3872]]]],[3870,3880],[3869,[[3881,[3872]]]],[-1,-2,[],[]],[3870,3882],[3869,[[3883,[3872]]]],[3870,3884],[3869,[[3885,[3872]]]],[3870,3886],[3869,[[3887,[3872]]]],[3870,3888],[3869,[[3889,[3872]]]],[3870,3890],[3869,[[3891,[3872]]]],[3870,3892],[3869,[[3893,[3872]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3894,120],3894],[-1,-2,[],[]],[-1,-2,[],[]],[3895,3896],[3894,[[3898,[3897]]]],[-1,-1,[]],[3895,3899],[3894,[[3900,[3897]]]],[3895,3901],[3894,[[3902,[3897]]]],[3895,3903],[3894,[[3904,[3897]]]],[3895,3905],[3894,[[3906,[3897]]]],[-1,-2,[],[]],[3895,3907],[3894,[[3908,[3897]]]],[3895,3909],[3894,[[3910,[3897]]]],[3895,3911],[3894,[[3912,[3897]]]],[3895,3913],[3894,[[3914,[3897]]]],[3895,3915],[3894,[[3916,[3897]]]],[3895,3917],[3894,[[3918,[3897]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3919,120],3919],[-1,-2,[],[]],[-1,-2,[],[]],[3920,3921],[3919,[[3923,[3922]]]],[-1,-1,[]],[3920,3924],[3919,[[3925,[3922]]]],[3920,3926],[3919,[[3927,[3922]]]],[3920,3928],[3919,[[3929,[3922]]]],[3920,3930],[3919,[[3931,[3922]]]],[-1,-2,[],[]],[3920,3932],[3919,[[3933,[3922]]]],[3920,3934],[3919,[[3935,[3922]]]],[3920,3936],[3919,[[3937,[3922]]]],[3920,3938],[3919,[[3939,[3922]]]],[3920,3940],[3919,[[3941,[3922]]]],[3920,3942],[3919,[[3943,[3922]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3944,120],3944],[-1,-2,[],[]],[-1,-2,[],[]],[3945,3946],[3944,[[3948,[3947]]]],[-1,-1,[]],[3945,3949],[3944,[[3950,[3947]]]],[3945,3951],[3944,[[3952,[3947]]]],[3945,3953],[3944,[[3954,[3947]]]],[3945,3955],[3944,[[3956,[3947]]]],[-1,-2,[],[]],[3945,3957],[3944,[[3958,[3947]]]],[3945,3959],[3944,[[3960,[3947]]]],[3945,3961],[3944,[[3962,[3947]]]],[3945,3963],[3944,[[3964,[3947]]]],[3945,3965],[3944,[[3966,[3947]]]],[3945,3967],[3944,[[3968,[3947]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3969,120],3969],[-1,-2,[],[]],[-1,-2,[],[]],[3970,3971],[3969,[[3973,[3972]]]],[-1,-1,[]],[3970,3974],[3969,[[3975,[3972]]]],[3970,3976],[3969,[[3977,[3972]]]],[3970,3978],[3969,[[3979,[3972]]]],[3970,3980],[3969,[[3981,[3972]]]],[-1,-2,[],[]],[3970,3982],[3969,[[3983,[3972]]]],[3970,3984],[3969,[[3985,[3972]]]],[3970,3986],[3969,[[3987,[3972]]]],[3970,3988],[3969,[[3989,[3972]]]],[3970,3990],[3969,[[3991,[3972]]]],[3970,3992],[3969,[[3993,[3972]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3994,120],3994],[-1,-2,[],[]],[-1,-2,[],[]],[3995,3996],[3994,[[3998,[3997]]]],[-1,-1,[]],[3995,3999],[3994,[[4000,[3997]]]],[3995,4001],[3994,[[4002,[3997]]]],[3995,4003],[3994,[[4004,[3997]]]],[3995,4005],[3994,[[4006,[3997]]]],[-1,-2,[],[]],[3995,4007],[3994,[[4008,[3997]]]],[3995,4009],[3994,[[4010,[3997]]]],[3995,4011],[3994,[[4012,[3997]]]],[3995,4013],[3994,[[4014,[3997]]]],[3995,4015],[3994,[[4016,[3997]]]],[3995,4017],[3994,[[4018,[3997]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4019,120],4019],[-1,-2,[],[]],[-1,-2,[],[]],[4020,4021],[4019,[[4023,[4022]]]],[-1,-1,[]],[4020,4024],[4019,[[4025,[4022]]]],[4020,4026],[4019,[[4027,[4022]]]],[4020,4028],[4019,[[4029,[4022]]]],[4020,4030],[4019,[[4031,[4022]]]],[-1,-2,[],[]],[4020,4032],[4019,[[4033,[4022]]]],[4020,4034],[4019,[[4035,[4022]]]],[4020,4036],[4019,[[4037,[4022]]]],[4020,4038],[4019,[[4039,[4022]]]],[4020,4040],[4019,[[4041,[4022]]]],[4020,4042],[4019,[[4043,[4022]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4044,120],4044],[-1,-2,[],[]],[-1,-2,[],[]],[4045,4046],[4044,[[4048,[4047]]]],[-1,-1,[]],[4045,4049],[4044,[[4050,[4047]]]],[4045,4051],[4044,[[4052,[4047]]]],[4045,4053],[4044,[[4054,[4047]]]],[4045,4055],[4044,[[4056,[4047]]]],[-1,-2,[],[]],[4045,4057],[4044,[[4058,[4047]]]],[4045,4059],[4044,[[4060,[4047]]]],[4045,4061],[4044,[[4062,[4047]]]],[4045,4063],[4044,[[4064,[4047]]]],[4045,4065],[4044,[[4066,[4047]]]],[4045,4067],[4044,[[4068,[4047]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4069,120],4069],[-1,-2,[],[]],[-1,-2,[],[]],[4070,4071],[4069,[[4073,[4072]]]],[-1,-1,[]],[4070,4074],[4069,[[4075,[4072]]]],[4070,4076],[4069,[[4077,[4072]]]],[4070,4078],[4069,[[4079,[4072]]]],[4070,4080],[4069,[[4081,[4072]]]],[-1,-2,[],[]],[4070,4082],[4069,[[4083,[4072]]]],[4070,4084],[4069,[[4085,[4072]]]],[4070,4086],[4069,[[4087,[4072]]]],[4070,4088],[4069,[[4089,[4072]]]],[4070,4090],[4069,[[4091,[4072]]]],[4070,4092],[4069,[[4093,[4072]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4094,120],4094],[-1,-2,[],[]],[-1,-2,[],[]],[4095,4096],[4094,[[4098,[4097]]]],[-1,-1,[]],[4095,4099],[4094,[[4100,[4097]]]],[4095,4101],[4094,[[4102,[4097]]]],[4095,4103],[4094,[[4104,[4097]]]],[4095,4105],[4094,[[4106,[4097]]]],[-1,-2,[],[]],[4095,4107],[4094,[[4108,[4097]]]],[4095,4109],[4094,[[4110,[4097]]]],[4095,4111],[4094,[[4112,[4097]]]],[4095,4113],[4094,[[4114,[4097]]]],[4095,4115],[4094,[[4116,[4097]]]],[4095,4117],[4094,[[4118,[4097]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4119,120],4119],[-1,-2,[],[]],[-1,-2,[],[]],[4120,4121],[4119,[[4123,[4122]]]],[-1,-1,[]],[4120,4124],[4119,[[4125,[4122]]]],[4120,4126],[4119,[[4127,[4122]]]],[4120,4128],[4119,[[4129,[4122]]]],[4120,4130],[4119,[[4131,[4122]]]],[-1,-2,[],[]],[4120,4132],[4119,[[4133,[4122]]]],[4120,4134],[4119,[[4135,[4122]]]],[4120,4136],[4119,[[4137,[4122]]]],[4120,4138],[4119,[[4139,[4122]]]],[4120,4140],[4119,[[4141,[4122]]]],[4120,4142],[4119,[[4143,[4122]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4144,120],4144],[-1,-2,[],[]],[-1,-2,[],[]],[4145,4146],[4144,[[4148,[4147]]]],[-1,-1,[]],[4145,4149],[4144,[[4150,[4147]]]],[4145,4151],[4144,[[4152,[4147]]]],[4145,4153],[4144,[[4154,[4147]]]],[4145,4155],[4144,[[4156,[4147]]]],[-1,-2,[],[]],[4145,4157],[4144,[[4158,[4147]]]],[4145,4159],[4144,[[4160,[4147]]]],[4145,4161],[4144,[[4162,[4147]]]],[4145,4163],[4144,[[4164,[4147]]]],[4145,4165],[4144,[[4166,[4147]]]],[4145,4167],[4144,[[4168,[4147]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4169,120],4169],[-1,-2,[],[]],[-1,-2,[],[]],[4170,4171],[4169,[[4173,[4172]]]],[-1,-1,[]],[4170,4174],[4169,[[4175,[4172]]]],[4170,4176],[4169,[[4177,[4172]]]],[4170,4178],[4169,[[4179,[4172]]]],[4170,4180],[4169,[[4181,[4172]]]],[-1,-2,[],[]],[4170,4182],[4169,[[4183,[4172]]]],[4170,4184],[4169,[[4185,[4172]]]],[4170,4186],[4169,[[4187,[4172]]]],[4170,4188],[4169,[[4189,[4172]]]],[4170,4190],[4169,[[4191,[4172]]]],[4170,4192],[4169,[[4193,[4172]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4194,120],4194],[-1,-2,[],[]],[-1,-2,[],[]],[4195,4196],[4194,[[4198,[4197]]]],[-1,-1,[]],[4195,4199],[4194,[[4200,[4197]]]],[4195,4201],[4194,[[4202,[4197]]]],[4195,4203],[4194,[[4204,[4197]]]],[4195,4205],[4194,[[4206,[4197]]]],[-1,-2,[],[]],[4195,4207],[4194,[[4208,[4197]]]],[4195,4209],[4194,[[4210,[4197]]]],[4195,4211],[4194,[[4212,[4197]]]],[4195,4213],[4194,[[4214,[4197]]]],[4195,4215],[4194,[[4216,[4197]]]],[4195,4217],[4194,[[4218,[4197]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4219,120],4219],[-1,-2,[],[]],[-1,-2,[],[]],[4220,4221],[4219,[[4223,[4222]]]],[-1,-1,[]],[4220,4224],[4219,[[4225,[4222]]]],[4220,4226],[4219,[[4227,[4222]]]],[4220,4228],[4219,[[4229,[4222]]]],[4220,4230],[4219,[[4231,[4222]]]],[-1,-2,[],[]],[4220,4232],[4219,[[4233,[4222]]]],[4220,4234],[4219,[[4235,[4222]]]],[4220,4236],[4219,[[4237,[4222]]]],[4220,4238],[4219,[[4239,[4222]]]],[4220,4240],[4219,[[4241,[4222]]]],[4220,4242],[4219,[[4243,[4222]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4244,120],4244],[-1,-2,[],[]],[-1,-2,[],[]],[4245,4246],[4244,[[4248,[4247]]]],[-1,-1,[]],[4245,4249],[4244,[[4250,[4247]]]],[4245,4251],[4244,[[4252,[4247]]]],[4245,4253],[4244,[[4254,[4247]]]],[4245,4255],[4244,[[4256,[4247]]]],[-1,-2,[],[]],[4245,4257],[4244,[[4258,[4247]]]],[4245,4259],[4244,[[4260,[4247]]]],[4245,4261],[4244,[[4262,[4247]]]],[4245,4263],[4244,[[4264,[4247]]]],[4245,4265],[4244,[[4266,[4247]]]],[4245,4267],[4244,[[4268,[4247]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4269,120],4269],[-1,-2,[],[]],[-1,-2,[],[]],[4270,4271],[4269,[[4273,[4272]]]],[-1,-1,[]],[4270,4274],[4269,[[4275,[4272]]]],[4270,4276],[4269,[[4277,[4272]]]],[4270,4278],[4269,[[4279,[4272]]]],[4270,4280],[4269,[[4281,[4272]]]],[-1,-2,[],[]],[4270,4282],[4269,[[4283,[4272]]]],[4270,4284],[4269,[[4285,[4272]]]],[4270,4286],[4269,[[4287,[4272]]]],[4270,4288],[4269,[[4289,[4272]]]],[4270,4290],[4269,[[4291,[4272]]]],[4270,4292],[4269,[[4293,[4272]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4294,120],4294],[-1,-2,[],[]],[-1,-2,[],[]],[4295,4296],[4294,[[4298,[4297]]]],[-1,-1,[]],[4295,4299],[4294,[[4300,[4297]]]],[4295,4301],[4294,[[4302,[4297]]]],[4295,4303],[4294,[[4304,[4297]]]],[4295,4305],[4294,[[4306,[4297]]]],[-1,-2,[],[]],[4295,4307],[4294,[[4308,[4297]]]],[4295,4309],[4294,[[4310,[4297]]]],[4295,4311],[4294,[[4312,[4297]]]],[4295,4313],[4294,[[4314,[4297]]]],[4295,4315],[4294,[[4316,[4297]]]],[4295,4317],[4294,[[4318,[4297]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4319,120],4319],[-1,-2,[],[]],[-1,-2,[],[]],[4320,4321],[4319,[[4323,[4322]]]],[-1,-1,[]],[4320,4324],[4319,[[4325,[4322]]]],[4320,4326],[4319,[[4327,[4322]]]],[4320,4328],[4319,[[4329,[4322]]]],[4320,4330],[4319,[[4331,[4322]]]],[-1,-2,[],[]],[4320,4332],[4319,[[4333,[4322]]]],[4320,4334],[4319,[[4335,[4322]]]],[4320,4336],[4319,[[4337,[4322]]]],[4320,4338],[4319,[[4339,[4322]]]],[4320,4340],[4319,[[4341,[4322]]]],[4320,4342],[4319,[[4343,[4322]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4344,120],4344],[-1,-2,[],[]],[-1,-2,[],[]],[4345,4346],[4344,[[4348,[4347]]]],[-1,-1,[]],[4345,4349],[4344,[[4350,[4347]]]],[4345,4351],[4344,[[4352,[4347]]]],[4345,4353],[4344,[[4354,[4347]]]],[4345,4355],[4344,[[4356,[4347]]]],[-1,-2,[],[]],[4345,4357],[4344,[[4358,[4347]]]],[4345,4359],[4344,[[4360,[4347]]]],[4345,4361],[4344,[[4362,[4347]]]],[4345,4363],[4344,[[4364,[4347]]]],[4345,4365],[4344,[[4366,[4347]]]],[4345,4367],[4344,[[4368,[4347]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[4369,120],4369],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4370,4371],[4369,[[4373,[4372]]]],[4370,4374],[4369,[[4375,[4372]]]],[4370,4376],[4369,[[4377,[4372]]]],[4370,4378],[4369,[[4379,[4372]]]],[4370,4380],[4369,[[4381,[4372]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[64,4382],[64,4383],[64,4384],[64,4385],[64,4386],[64,4382],[64,4383],[64,4384],[64,4385],[64,4386],[64,4382],[64,4383],[64,4384],[64,4385],[64,4386],[64,4382],[64,4383],[64,4384],[64,4385],[64,4386],[64,4382],[64,4383],[64,4384],[64,4385],[64,4386],[64,4382],[64,4383],[64,4384],[64,4385],[64,4386],[64,4382],[64,4383],[64,4384],[64,4385],[64,4386],[64,4382],[64,4383],[64,4384],[64,4385],[64,4386],0,[[64,98],4382],[64,[[0,[[101,[],[[100,[4382]]]]]]]],0,[[64,98],4383],[64,[[0,[[101,[],[[100,[4383]]]]]]]],0,[[64,98],4384],[64,[[0,[[101,[],[[100,[4384]]]]]]]],0,[[64,98],4385],[64,[[0,[[101,[],[[100,[4385]]]]]]]],0,[[64,98],4386],[64,[[0,[[101,[],[[100,[4386]]]]]]]],0,[64,4387],0,[64,4388],[-1,-1,[]],0,[64,4389],0,[64,4390],0,[64,4391],0,[64,4392],[-1,-2,[],[]],[64,4393],[64,4394],[64,4393],[64,4394],[64,4393],[64,4394],[64,4393],[64,4394],0,[[64,98],4393],[64,[[0,[[101,[],[[100,[4393]]]]]]]],0,[[64,98],4394],[64,[[0,[[101,[],[[100,[4394]]]]]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4395,120],4395],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4396,4397],[4395,[[4399,[4398]]]],[-1,-2,[],[]],[4396,4400],[4395,[[4401,[4398]]]],[4395,[[4402,[4398]]]],[4396,4403],[4396,4404],[4395,[[4405,[4398]]]],[4395,[[4406,[4398]]]],[4396,4407],[4395,[[4408,[4398]]]],[4396,4409],[4395,[[4410,[4398]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[4411,120],4411],[-1,-2,[],[]],[-1,-2,[],[]],[4412,4413],[4411,[[4415,[4414]]]],[4412,4416],[4411,[[4417,[4414]]]],[4412,4418],[4411,[[4419,[4414]]]],[4412,4420],[4411,[[4421,[4414]]]],[4412,4422],[4411,[[4423,[4414]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4424,120],4424],[-1,-2,[],[]],[-1,-2,[],[]],[4425,4426],[4424,[[4428,[4427]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4429,4430],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4431,120],4431],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4432,4433],[4431,[[4435,[4434]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[4436,4437],[4438,[[4440,[4439]]]],[[4438,120],4438],[-1,-2,[],[]],[-1,-2,[],[]],[4436,4441],[4438,[[4442,[4439]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4443,120],4443],[-1,-2,[],[]],[-1,-2,[],[]],[4444,4445],[4443,[[4447,[4446]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4448,120],4448],[-1,-2,[],[]],[-1,-2,[],[]],[4448,[[4450,[4449]]]],[4448,[[4451,[4449]]]],[4448,[[4452,[4449]]]],[4448,[[4453,[4449]]]],[4448,[[4454,[4449]]]],[4448,[[4455,[4449]]]],[4448,[[4456,[4449]]]],[4448,[[4457,[4449]]]],[-1,-1,[]],[-1,-2,[],[]],[4448,[[4458,[4449]]]],[4448,[[4459,[4449]]]],[4448,[[4460,[4449]]]],[4448,[[4461,[4449]]]],[4448,[[4462,[4449]]]],[4448,[[4463,[4449]]]],[4448,[[4464,[4449]]]],[4448,[[4465,[4449]]]],[4448,[[4466,[4449]]]],[4448,[[4467,[4449]]]],[4448,[[4468,[4449]]]],[4448,[[4469,[4449]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4470,120],4470],[-1,-2,[],[]],[-1,-2,[],[]],[4471,4472],[4470,[[4474,[4473]]]],[4471,4475],[4470,[[4476,[4473]]]],[4471,4477],[4470,[[4478,[4473]]]],[4471,4479],[4470,[[4480,[4473]]]],[4471,4481],[4470,[[4482,[4473]]]],[4471,4483],[4470,[[4484,[4473]]]],[4471,4485],[4470,[[4486,[4473]]]],[4471,4487],[4470,[[4488,[4473]]]],[-1,-1,[]],[-1,-2,[],[]],[4471,4489],[4470,[[4490,[4473]]]],[4471,4491],[4470,[[4492,[4473]]]],[4471,4493],[4470,[[4494,[4473]]]],[4471,4495],[4470,[[4496,[4473]]]],[4471,4497],[4470,[[4498,[4473]]]],[4471,4499],[4470,[[4500,[4473]]]],[4471,4501],[4470,[[4502,[4473]]]],[4471,4503],[4470,[[4504,[4473]]]],[4471,4505],[4470,[[4506,[4473]]]],[4471,4507],[4470,[[4508,[4473]]]],[4471,4509],[4470,[[4510,[4473]]]],[4471,4511],[4470,[[4512,[4473]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4513,4514],[4513,4515],[4513,4516],[4513,4517],[4513,4518],[4513,4519],[4513,4520],[4513,4521],[-1,-1,[]],[-1,-2,[],[]],[4513,4522],[4513,4523],[4513,4524],[4513,4525],[4513,4526],[4513,4527],[4513,4528],[4513,4529],[4513,4530],[4513,4531],[4513,4532],[4513,4533],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4534,4535],[4534,4536],[4534,4537],[4534,4538],[4534,4539],[4534,4540],[4534,4541],[4534,4542],[-1,-1,[]],[-1,-2,[],[]],[4534,4543],[4534,4544],[4534,4545],[4534,4546],[4534,4547],[4534,4548],[4534,4549],[4534,4550],[4534,4551],[4534,4552],[4534,4553],[4534,4554],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4555,120],4555],[-1,-2,[],[]],[-1,-2,[],[]],[4556,4557],[4555,[[4559,[4558]]]],[4556,4560],[4555,[[4561,[4558]]]],[-1,-1,[]],[-1,-2,[],[]],[4555,[[4562,[4558]]]],[4556,4563],[4555,[[4564,[4558]]]],[4556,4565],[4555,[[4566,[4558]]]],[4556,4567],[4555,[[4568,[4558]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4569,4570],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[65,4571],0,[65,4572],[-1,-1,[]],0,[65,4573],0,[65,4574],0,[65,4575],0,[65,4576],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[65,4577],[65,4578],[65,4579],[65,4580],[65,4581],[65,4577],[65,4578],[65,4579],[65,4580],[65,4581],[65,4577],[65,4578],[65,4579],[65,4580],[65,4581],[65,4577],[65,4578],[65,4579],[65,4580],[65,4581],0,[[65,98],4577],[65,[[0,[[101,[],[[100,[4577]]]]]]]],0,[[65,98],4578],[65,[[0,[[101,[],[[100,[4578]]]]]]]],0,[[65,98],4579],[65,[[0,[[101,[],[[100,[4579]]]]]]]],0,[[65,98],4580],[65,[[0,[[101,[],[[100,[4580]]]]]]]],0,[[65,98],4581],[65,[[0,[[101,[],[[100,[4581]]]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4582,120],4582],[-1,-2,[],[]],[-1,-2,[],[]],[4583,4584],[4582,[[4586,[4585]]]],[4583,4587],[4582,[[4588,[4585]]]],[4583,4589],[4582,[[4590,[4585]]]],[4583,4591],[4582,[[4592,[4585]]]],[4583,4593],[4582,[[4594,[4585]]]],[4583,4595],[4582,[[4596,[4585]]]],[4583,4597],[4582,[[4598,[4585]]]],[4583,4599],[4582,[[4600,[4585]]]],[4583,4601],[4582,[[4602,[4585]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4603,120],4603],[-1,-2,[],[]],[-1,-2,[],[]],[4604,4605],[4603,[[4607,[4606]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[4608,120],4608],[-1,-2,[],[]],[-1,-2,[],[]],[4608,[[4610,[4609]]]],[4608,[[4611,[4609]]]],[4608,[[4612,[4609]]]],[4608,[[4613,[4609]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[4614,120],4614],[-1,-2,[],[]],[-1,-2,[],[]],[4615,4616],[4614,[[4618,[4617]]]],[4615,4619],[4614,[[4620,[4617]]]],[4615,4621],[4614,[[4622,[4617]]]],[4615,4623],[4614,[[4624,[4617]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4625,4626],[4625,4627],[4625,4628],[4625,4629],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4630,4631],[4630,4632],[4630,4633],[4630,4634],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4635,4636],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4637,120],4637],[-1,-2,[],[]],[-1,-2,[],[]],[4638,4639],[4637,[[4641,[4640]]]],[4638,4642],[4637,[[4643,[4640]]]],[4638,4644],[4637,[[4645,[4640]]]],[4638,4646],[4637,[[4647,[4640]]]],[4638,4648],[4637,[[4649,[4640]]]],[4638,4650],[4637,[[4651,[4640]]]],[4638,4652],[4637,[[4653,[4640]]]],[4638,4654],[4637,[[4655,[4640]]]],[4638,4656],[4637,[[4657,[4640]]]],[4638,4658],[4637,[[4659,[4640]]]],[-1,-1,[]],[-1,-2,[],[]],[4638,4660],[4637,[[4661,[4640]]]],[4638,4662],[4637,[[4663,[4640]]]],[4638,4664],[4637,[[4665,[4640]]]],[4638,4666],[4637,[[4667,[4640]]]],[4638,4668],[4637,[[4669,[4640]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[4670,120],4670],[-1,-2,[],[]],[-1,-2,[],[]],[4671,4672],[4670,[[4674,[4673]]]],[4671,4675],[4670,[[4676,[4673]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[4677,120],4677],[-1,-2,[],[]],[-1,-2,[],[]],[4678,4679],[4677,[[4681,[4680]]]],[4678,4682],[4677,[[4683,[4680]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4684,4685],[-1,-2,[],[]],[4684,4686],[4684,4687],[4684,4688],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[4684,4689],[4684,4690],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[66,4691],0,[66,4692],0,[66,4693],0,[66,4694],[-1,-2,[],[]],[-1,-2,[],[]],0,[66,4695],0,[66,4696],0,[66,4697],0,[66,4698],0,[66,4699],0,[66,4700],0,[66,4701],0,[66,4702],0,[66,4703],0,[66,4704],0,[66,4705],0,[66,4706],0,[66,4707],0,[66,4708],0,[66,4709],0,[66,4710],0,[66,4711],0,[66,4712],0,[66,4713],0,[66,4714],0,[66,4715],0,[66,4716],[-1,-1,[]],[-1,-2,[],[]],0,[66,4717],0,[66,4718],0,[66,4719],0,[66,4720],0,[66,4721],0,[66,4722],0,[66,4723],0,[66,4724],0,[66,4725],0,[66,4726],0,[66,4727],0,[66,4728],0,[66,4729],0,[66,4730],0,[66,4731],0,[66,4732],0,[66,4733],0,[66,4734],0,[66,4735],0,[66,4736],0,[66,4737],0,[66,4738],0,[66,4739],0,[66,4740],0,[66,4741],0,[66,4742],0,[66,4743],0,[66,4744],0,[66,4745],0,[66,4746],0,[66,4747],0,[66,4748],0,[66,4749],0,[66,4750],0,[66,4751],0,[66,4752],0,[66,4753],0,[66,4754],0,[66,4755],0,[66,4756],0,[66,4757],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[4758,4759],[4760,[[4762,[4761]]]],[[4760,120],4760],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[4763,4764],[4765,[[4767,[4766]]]],[[4765,120],4765],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[4768,4769],[4770,[[4772,[4771]]]],[4768,4773],[4770,[[4774,[4771]]]],[4768,4775],[[4770,120],4770],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[4776,4777],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4778,120],4778],[-1,-2,[],[]],[-1,-2,[],[]],[4779,4780],[4778,[[4782,[4781]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[4783,120],4783],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4784,4785],[4783,[[4787,[4786]]]],[4784,4788],[4783,[[4789,[4786]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4790,120],4790],[-1,-2,[],[]],[-1,-2,[],[]],[4791,4792],[4790,[[4794,[4793]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4795,120],4795],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4796,4797],[4795,[[4799,[4798]]]],[4796,4800],[4795,[[4801,[4798]]]],[4796,4802],[4795,[[4803,[4798]]]],[4796,4804],[4795,[[4805,[4798]]]],[4796,4806],[4795,[[4807,[4798]]]],[4796,4808],[4795,[[4809,[4798]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4810,120],4810],[-1,-2,[],[]],[-1,-2,[],[]],[4811,4812],[4810,[[4814,[4813]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[4815,120],4815],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4816,4817],[4815,[[4819,[4818]]]],[4816,4820],[4815,[[4821,[4818]]]],[4816,4822],[4815,[[4823,[4818]]]],[4816,4824],[4815,[[4825,[4818]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4826,120],4826],[-1,-2,[],[]],[-1,-2,[],[]],[4827,4828],[4826,[[4830,[4829]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[4831,120],4831],[-1,-2,[],[]],[-1,-2,[],[]],[4832,4833],[4831,[[4835,[4834]]]],[4832,4836],[4831,[[4837,[4834]]]],[4832,4838],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4839,4840],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4841,120],4841],[-1,-2,[],[]],[-1,-2,[],[]],[4842,4843],[4841,[[4845,[4844]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4846,120],4846],[-1,-2,[],[]],[-1,-2,[],[]],[4847,4848],[4846,[[4850,[4849]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4851,120],4851],[-1,-2,[],[]],[-1,-2,[],[]],[4852,4853],[4851,[[4855,[4854]]]],[4852,4856],[4851,[[4857,[4854]]]],[4852,4858],[4851,[[4859,[4854]]]],[4852,4860],[4851,[[4861,[4854]]]],[4852,4862],[4851,[[4863,[4854]]]],[4852,4864],[4851,[[4865,[4854]]]],[4852,4866],[4851,[[4867,[4854]]]],[4852,4868],[4851,[[4869,[4854]]]],[4852,4870],[4851,[[4871,[4854]]]],[4852,4872],[4851,[[4873,[4854]]]],[4852,4874],[4851,[[4875,[4854]]]],[4852,4876],[4851,[[4877,[4854]]]],[4852,4878],[4851,[[4879,[4854]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[4880,120],4880],[-1,-2,[],[]],[-1,-2,[],[]],[4881,4882],[4880,[[4884,[4883]]]],[4881,4885],[4880,[[4886,[4883]]]],[4881,4887],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4888,4889],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4890,120],4890],[-1,-2,[],[]],[-1,-2,[],[]],[4891,4892],[4890,[[4894,[4893]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4895,120],4895],[-1,-2,[],[]],[-1,-2,[],[]],[4896,4897],[4895,[[4899,[4898]]]],[4896,4900],[4895,[[4901,[4898]]]],[4896,4902],[4895,[[4903,[4898]]]],[4896,4904],[4895,[[4905,[4898]]]],[4896,4906],[4895,[[4907,[4898]]]],[4896,4908],[4895,[[4909,[4898]]]],[4896,4910],[4895,[[4911,[4898]]]],[4896,4912],[4895,[[4913,[4898]]]],[4896,4914],[4895,[[4915,[4898]]]],[4896,4916],[4895,[[4917,[4898]]]],[4896,4918],[4895,[[4919,[4898]]]],[4896,4920],[4895,[[4921,[4898]]]],[4896,4922],[4895,[[4923,[4898]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[4924,120],4924],[-1,-2,[],[]],[-1,-2,[],[]],[4925,4926],[4924,[[4928,[4927]]]],[4925,4929],[4924,[[4930,[4927]]]],[4925,4931],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4932,4933],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4934,120],4934],[-1,-2,[],[]],[-1,-2,[],[]],[4935,4936],[4934,[[4938,[4937]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4939,120],4939],[-1,-2,[],[]],[-1,-2,[],[]],[4940,4941],[4939,[[4943,[4942]]]],[4940,4944],[4939,[[4945,[4942]]]],[4940,4946],[4939,[[4947,[4942]]]],[4940,4948],[4939,[[4949,[4942]]]],[4940,4950],[4939,[[4951,[4942]]]],[4940,4952],[4939,[[4953,[4942]]]],[4940,4954],[4939,[[4955,[4942]]]],[4940,4956],[4939,[[4957,[4942]]]],[4940,4958],[4939,[[4959,[4942]]]],[4940,4960],[4939,[[4961,[4942]]]],[4940,4962],[4939,[[4963,[4942]]]],[4940,4964],[4939,[[4965,[4942]]]],[4940,4966],[4939,[[4967,[4942]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[4968,120],4968],[-1,-2,[],[]],[-1,-2,[],[]],[4969,4970],[4968,[[4972,[4971]]]],[4969,4973],[4968,[[4974,[4971]]]],[4969,4975],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4976,4977],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4978,120],4978],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4979,4980],[4978,[[4982,[4981]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4983,120],4983],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4984,4985],[4983,[[4987,[4986]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4988,120],4988],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4989,4990],[4988,[[4992,[4991]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4993,120],4993],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4994,4995],[4993,[[4997,[4996]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[4998,120],4998],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4999,5000],[4998,[[5002,[5001]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5003,120],5003],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5004,5005],[5003,[[5007,[5006]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5008,120],5008],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5009,5010],[5008,[[5012,[5011]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5013,120],5013],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5014,5015],[5013,[[5017,[5016]]]],[5014,5018],[5013,[[5019,[5016]]]],[5014,5020],[5013,[[5021,[5016]]]],[5014,5022],[5013,[[5023,[5016]]]],[5014,5024],[5013,[[5025,[5016]]]],[5014,5026],[5013,[[5027,[5016]]]],[5014,5028],[5013,[[5029,[5016]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5030,120],5030],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5031,5032],[5030,[[5034,[5033]]]],[5031,5035],[5030,[[5036,[5033]]]],[5031,5037],[5030,[[5038,[5033]]]],[5031,5039],[5030,[[5040,[5033]]]],[5031,5041],[5030,[[5042,[5033]]]],[5031,5043],[5030,[[5044,[5033]]]],[5031,5045],[5030,[[5046,[5033]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[5047,120],5047],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5048,5049],[5047,[[5051,[5050]]]],[5048,5052],[5047,[[5053,[5050]]]],[5048,5054],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5055,5056],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5057,120],5057],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5058,5059],[5057,[[5061,[5060]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5062,120],5062],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5063,5064],[5062,[[5066,[5065]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5067,120],5067],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5068,5069],[5067,[[5071,[5070]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5072,120],5072],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5073,5074],[5072,[[5076,[5075]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[5077,120],5077],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5078,5079],[5077,[[5081,[5080]]]],[5078,5082],[5077,[[5083,[5080]]]],[5078,5084],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5085,5086],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5087,5088],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5089,120],5089],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5090,5091],[5089,[[5093,[5092]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5094,120],5094],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5095,5096],[5094,[[5098,[5097]]]],[5095,5099],[5094,[[5100,[5097]]]],[5095,5101],[5094,[[5102,[5097]]]],[5095,5103],[5094,[[5104,[5097]]]],[5095,5105],[5094,[[5106,[5097]]]],[5095,5107],[5094,[[5108,[5097]]]],[5095,5109],[5094,[[5110,[5097]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5111,120],5111],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5112,5113],[5111,[[5115,[5114]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5116,120],5116],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5117,5118],[5116,[[5120,[5119]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5121,120],5121],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5122,5123],[5121,[[5125,[5124]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5126,120],5126],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5127,5128],[5126,[[5130,[5129]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[5131,120],5131],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5132,5133],[5131,[[5135,[5134]]]],[5132,5136],[5131,[[5137,[5134]]]],[5132,5138],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5139,5140],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5141,120],5141],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5142,5143],[5141,[[5145,[5144]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5146,120],5146],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5147,5148],[5146,[[5150,[5149]]]],[5147,5151],[5146,[[5152,[5149]]]],[5147,5153],[5146,[[5154,[5149]]]],[5147,5155],[5146,[[5156,[5149]]]],[5147,5157],[5146,[[5158,[5149]]]],[5147,5159],[5146,[[5160,[5149]]]],[5147,5161],[5146,[[5162,[5149]]]],[5147,5163],[5146,[[5164,[5149]]]],[5147,5165],[5146,[[5166,[5149]]]],[5147,5167],[5146,[[5168,[5149]]]],[5147,5169],[5146,[[5170,[5149]]]],[5147,5171],[5146,[[5172,[5149]]]],[5147,5173],[5146,[[5174,[5149]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[5175,120],5175],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5176,5177],[5175,[[5179,[5178]]]],[5176,5180],[5175,[[5181,[5178]]]],[5176,5182],[5175,[[5183,[5178]]]],[5176,5184],[5175,[[5185,[5178]]]],[5176,5186],[5175,[[5187,[5178]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[5188,120],5188],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5189,5190],[5188,[[5192,[5191]]]],[5189,5193],[5188,[[5194,[5191]]]],[5189,5195],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5196,5197],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5198,120],5198],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5199,5200],[5198,[[5202,[5201]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5203,120],5203],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5204,5205],[5203,[[5207,[5206]]]],[5204,5208],[5203,[[5209,[5206]]]],[5204,5210],[5203,[[5211,[5206]]]],[5204,5212],[5203,[[5213,[5206]]]],[5204,5214],[5203,[[5215,[5206]]]],[5204,5216],[5203,[[5217,[5206]]]],[5204,5218],[5203,[[5219,[5206]]]],[5204,5220],[5203,[[5221,[5206]]]],[5204,5222],[5203,[[5223,[5206]]]],[5204,5224],[5203,[[5225,[5206]]]],[5204,5226],[5203,[[5227,[5206]]]],[5204,5228],[5203,[[5229,[5206]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5230,120],5230],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5231,5232],[5230,[[5234,[5233]]]],[5231,5235],[5230,[[5236,[5233]]]],[5231,5237],[5230,[[5238,[5233]]]],[5231,5239],[5230,[[5240,[5233]]]],[5231,5241],[5230,[[5242,[5233]]]],[5231,5243],[5230,[[5244,[5233]]]],[5231,5245],[5230,[[5246,[5233]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5247,120],5247],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5248,5249],[5247,[[5251,[5250]]]],[5248,5252],[5247,[[5253,[5250]]]],[5248,5254],[5247,[[5255,[5250]]]],[5248,5256],[5247,[[5257,[5250]]]],[5248,5258],[5247,[[5259,[5250]]]],[5248,5260],[5247,[[5261,[5250]]]],[5248,5262],[5247,[[5263,[5250]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[5264,120],5264],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5265,5266],[5264,[[5268,[5267]]]],[5265,5269],[5264,[[5270,[5267]]]],[5265,5271],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5272,5273],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5274,120],5274],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5275,5276],[5274,[[5278,[5277]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5279,120],5279],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5280,5281],[5279,[[5283,[5282]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5284,120],5284],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5285,5286],[5284,[[5288,[5287]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5289,120],5289],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5290,5291],[5289,[[5293,[5292]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[67,5294],[-1,-2,[],[]],[-1,-2,[],[]],[67,5295],[67,5296],[67,5297],[67,5298],[67,5299],[67,5300],[67,5301],[67,5302],[67,5295],[67,5296],[67,5297],[67,5298],[67,5299],[67,5300],[67,5301],[67,5302],[67,5295],[67,5296],[67,5297],[67,5298],[67,5299],[67,5300],[67,5301],[67,5302],[67,5295],[67,5296],[67,5297],[67,5298],[67,5299],[67,5300],[67,5301],[67,5302],0,[[67,98],5295],[67,[[0,[[101,[],[[100,[5295]]]]]]]],0,[[67,98],5296],[67,[[0,[[101,[],[[100,[5296]]]]]]]],0,[[67,98],5297],[67,[[0,[[101,[],[[100,[5297]]]]]]]],0,[[67,98],5298],[67,[[0,[[101,[],[[100,[5298]]]]]]]],0,[[67,98],5299],[67,[[0,[[101,[],[[100,[5299]]]]]]]],0,[[67,98],5300],[67,[[0,[[101,[],[[100,[5300]]]]]]]],0,[[67,98],5301],[67,[[0,[[101,[],[[100,[5301]]]]]]]],0,[[67,98],5302],[67,[[0,[[101,[],[[100,[5302]]]]]]]],0,[67,5303],[-1,-1,[]],0,[67,5304],0,[67,5305],0,[67,5306],0,[67,5307],[-1,-2,[],[]],0,[67,5308],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],0,[67,5309],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[5310,5311],[5312,[[5314,[5313]]]],[[5312,120],5312],[-1,-2,[],[]],[-1,-2,[],[]],[5310,5315],[5312,[[5316,[5313]]]],[-1,-1,[]],[-1,-2,[],[]],[5310,5317],[5312,[[5318,[5313]]]],[5310,5319],[5312,[[5320,[5313]]]],[5310,5321],[5312,[[5322,[5313]]]],[5310,5323],[5312,[[5324,[5313]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[5325,120],5325],[-1,-2,[],[]],[-1,-2,[],[]],[5326,5327],[5325,[[5329,[5328]]]],[5326,5330],[5325,[[5331,[5328]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,[[5332,120],5332],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5332,[[5334,[5333]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[5335,5336],[5332,[[5337,[5333]]]],[5335,5338],[5332,[[5339,[5333]]]],[5335,5340],[5332,[[5341,[5333]]]],[-1,89,[]],0,0,0,0,[5342,5343],[5342,5344],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[5345,120],5345],[-1,-2,[],[]],[-1,-2,[],[]],[5346,5347],[5345,[[5349,[5348]]]],[5346,5350],[5345,[[5351,[5348]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5352,120],5352],[-1,-2,[],[]],[-1,-2,[],[]],[5353,5354],[5352,[[5356,[5355]]]],[5353,5357],[5352,[[5358,[5355]]]],[5353,5359],[5352,[[5360,[5355]]]],[5353,5361],[5352,[[5362,[5355]]]],[-1,-1,[]],[5353,5363],[5352,[[5364,[5355]]]],[-1,-2,[],[]],[5353,5365],[5352,[[5366,[5355]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[5367,[[5369,[5368]]]],[[5367,120],5367],[-1,-2,[],[]],[-1,-2,[],[]],[5370,5371],[5367,[[5372,[5368]]]],[-1,-1,[]],[5370,5373],[5367,[[5374,[5368]]]],[5370,5375],[5367,[[5376,[5368]]]],[-1,-2,[],[]],[5370,5377],[5367,[[5378,[5368]]]],[5367,[[5379,[5368]]]],[5367,[[5380,[5368]]]],[5370,5381],[5367,[[5382,[5368]]]],[5370,5383],[5367,[[5384,[5368]]]],[5370,5385],[5367,[[5386,[5368]]]],[5370,5387],[5367,[[5388,[5368]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[5370,5389],[5367,[[5390,[5368]]]],[5370,5391],[5367,[[5392,[5368]]]],[5370,5393],[5367,[[5394,[5368]]]],[-1,89,[]],0,0,0,0,0,[[5395,120],5395],[-1,-2,[],[]],[-1,-2,[],[]],[5396,5397],[5395,[[5399,[5398]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,[5400,5401],[5400,5402],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5400,5403],[5400,5404],[5400,5405],[5400,5406],[5400,5407],[5400,5408],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5409,120],5409],[-1,-2,[],[]],[-1,-2,[],[]],[5410,5411],[5409,[[5413,[5412]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[5414,120],5414],[-1,-2,[],[]],[-1,-2,[],[]],[5414,[[5416,[5415]]]],[5414,[[5417,[5415]]]],[5414,[[5418,[5415]]]],[5414,[[5419,[5415]]]],[5414,[[5420,[5415]]]],[5414,[[5416,[5415]]]],[5414,[[5417,[5415]]]],[5414,[[5418,[5415]]]],[5414,[[5419,[5415]]]],[5414,[[5420,[5415]]]],[5414,[[5416,[5415]]]],[5414,[[5417,[5415]]]],[5414,[[5418,[5415]]]],[5414,[[5419,[5415]]]],[5414,[[5420,[5415]]]],[5414,[[5416,[5415]]]],[5414,[[5417,[5415]]]],[5414,[[5418,[5415]]]],[5414,[[5419,[5415]]]],[5414,[[5420,[5415]]]],[[5414,1606],[[5416,[5415]]]],[[5414,1606],[[5417,[5415]]]],[[5414,1606],[[5418,[5415]]]],[[5414,1606],[[5419,[5415]]]],[[5414,1606],[[5420,[5415]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[5421,120],5421],[-1,-2,[],[]],[-1,-2,[],[]],[5422,5423],[5421,[[5425,[5424]]]],[5422,5426],[5421,[[5427,[5424]]]],[5422,5428],[5421,[[5429,[5424]]]],[5422,5430],[5421,[[5431,[5424]]]],[5422,5432],[5421,[[5433,[5424]]]],[5422,5423],[5421,[[5425,[5424]]]],[5422,5426],[5421,[[5427,[5424]]]],[5422,5428],[5421,[[5429,[5424]]]],[5422,5430],[5421,[[5431,[5424]]]],[5422,5432],[5421,[[5433,[5424]]]],[5422,5423],[5421,[[5425,[5424]]]],[5422,5426],[5421,[[5427,[5424]]]],[5422,5428],[5421,[[5429,[5424]]]],[5422,5430],[5421,[[5431,[5424]]]],[5422,5432],[5421,[[5433,[5424]]]],[5422,5423],[5421,[[5425,[5424]]]],[5422,5426],[5421,[[5427,[5424]]]],[5422,5428],[5421,[[5429,[5424]]]],[5422,5430],[5421,[[5431,[5424]]]],[5422,5432],[5421,[[5433,[5424]]]],[[5422,1606],5423],[[5421,1606],[[5425,[5424]]]],[5422,[[0,[[101,[],[[100,[5423]]]]]]]],[[5422,1606],5426],[[5421,1606],[[5427,[5424]]]],[5422,[[0,[[101,[],[[100,[5426]]]]]]]],[[5422,1606],5428],[[5421,1606],[[5429,[5424]]]],[5422,[[0,[[101,[],[[100,[5428]]]]]]]],[[5422,1606],5430],[[5421,1606],[[5431,[5424]]]],[5422,[[0,[[101,[],[[100,[5430]]]]]]]],[[5422,1606],5432],[[5421,1606],[[5433,[5424]]]],[5422,[[0,[[101,[],[[100,[5432]]]]]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[5434,5435],[5434,5436],[5434,5437],[5434,5438],[5434,5439],[5434,5435],[5434,5436],[5434,5437],[5434,5438],[5434,5439],[5434,5435],[5434,5436],[5434,5437],[5434,5438],[5434,5439],[5434,5435],[5434,5436],[5434,5437],[5434,5438],[5434,5439],[[5434,1606],5435],[5434,[[0,[[101,[],[[100,[5435]]]]]]]],[[5434,1606],5436],[5434,[[0,[[101,[],[[100,[5436]]]]]]]],[[5434,1606],5437],[5434,[[0,[[101,[],[[100,[5437]]]]]]]],[[5434,1606],5438],[5434,[[0,[[101,[],[[100,[5438]]]]]]]],[[5434,1606],5439],[5434,[[0,[[101,[],[[100,[5439]]]]]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[5440,5441],[5440,5442],[5440,5443],[5440,5444],[5440,5445],[5440,5441],[5440,5442],[5440,5443],[5440,5444],[5440,5445],[5440,5441],[5440,5442],[5440,5443],[5440,5444],[5440,5445],[5440,5441],[5440,5442],[5440,5443],[5440,5444],[5440,5445],[[5440,1606],5441],[5440,[[0,[[101,[],[[100,[5441]]]]]]]],[[5440,1606],5442],[5440,[[0,[[101,[],[[100,[5442]]]]]]]],[[5440,1606],5443],[5440,[[0,[[101,[],[[100,[5443]]]]]]]],[[5440,1606],5444],[5440,[[0,[[101,[],[[100,[5444]]]]]]]],[[5440,1606],5445],[5440,[[0,[[101,[],[[100,[5445]]]]]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[5446,120],5446],[-1,-2,[],[]],[-1,-2,[],[]],[5447,5448],[5446,[[5450,[5449]]]],[5447,5451],[5446,[[5452,[5449]]]],[5447,5453],[5446,[[5454,[5449]]]],[5447,5455],[5446,[[5456,[5449]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[5457,120],5457],[-1,-2,[],[]],[-1,-2,[],[]],[5458,5459],[5457,[[5461,[5460]]]],[5458,5462],[5457,[[5463,[5460]]]],[5458,5464],[5457,[[5465,[5460]]]],[5458,5466],[5457,[[5467,[5460]]]],[5458,5468],[5457,[[5469,[5460]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[68,5470],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[69,5471],0,[69,5472],0,[69,5473],0,[69,5474],[-1,-1,[]],0,[69,5475],0,[69,5476],[-1,-2,[],[]],0,[[69,98],5477],[69,[[0,[[101,[],[[100,[5477]]]]]]]],0,[69,5478],0,[69,5479],0,[69,5480],0,[69,5481],0,[69,5482],0,[69,5483],0,[69,5484],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,[[69,98],5485],[69,[[0,[[101,[],[[100,[5485]]]]]]]],0,[[69,98],5486],[69,[[0,[[101,[],[[100,[5486]]]]]]]],0,[[69,98],5487],[69,[[0,[[101,[],[[100,[5487]]]]]]]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[5488,5489],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[5490,120],5490],[-1,-2,[],[]],[-1,-2,[],[]],[5490,[[5492,[5491]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5493,120],5493],[-1,-2,[],[]],[-1,-2,[],[]],[5494,5495],[5493,[[5497,[5496]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5498,120],5498],[-1,-2,[],[]],[-1,-2,[],[]],[5499,5500],[5498,[[5502,[5501]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5503,5504],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5505,120],5505],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5506,5507],[5505,[[5509,[5508]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,[[5510,120],5510],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5511,120],5511],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5512,5513],[5511,[[5515,[5514]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5516,120],5516],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5517,5518],[5516,[[5520,[5519]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[5521,120],5521],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5521,[[5523,[5522]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[5524,120],5524],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5524,[[5526,[5525]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[5527,120],5527],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5527,[[5529,[5528]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5530,120],5530],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5531,5532],[5530,[[5534,[5533]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5535,120],5535],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5536,5537],[5535,[[5539,[5538]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,[[5540,120],5540],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,[[5541,120],5541],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[5542,120],5542],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[71,5543],0,[71,5544],[-1,-2,[],[]],[-1,-2,[],[]],0,[71,5545],0,[71,5546],0,[71,5547],0,[71,5548],0,[71,5549],0,[71,5550],0,[71,5551],0,[71,5552],0,[71,5553],0,[71,5554],0,[71,5555],0,[71,5556],0,[71,5557],[-1,-1,[]],0,[71,5558],0,[71,5559],0,[71,5560],0,[71,5561],[-1,-2,[],[]],0,[71,5562],0,[71,5563],0,[71,5564],0,[71,5565],0,[71,5566],0,[71,5567],0,[71,5568],0,[71,5569],0,[71,5570],0,[71,5571],0,[71,5572],0,[71,5573],0,[71,5574],0,[71,5575],0,[71,5576],0,[71,5577],0,[71,5578],0,[71,5579],0,[71,5580],0,[71,5581],0,[71,5582],0,[71,5583],0,[71,5584],0,[71,5585],0,[71,5586],0,[71,5587],0,[71,5588],0,[71,5589],0,[71,5590],0,[71,5591],0,[71,5592],0,[71,5593],0,[71,5594],0,[71,5595],0,[71,5596],0,[71,5597],0,[71,5598],0,[71,5599],0,[71,5600],0,[71,5601],0,[71,5602],0,[71,5603],0,[71,5604],0,[71,5605],0,[71,5606],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,[71,5607],0,[71,5608],0,[71,5609],0,[71,5610],0,[71,5611],0,[71,5612],0,[71,5613],0,[71,5614],0,[71,5615],0,[71,5616],0,[71,5617],0,[71,5618],0,[71,5619],0,[71,5620],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[5621,5622],[5623,[[5625,[5624]]]],[[5623,120],5623],[-1,-2,[],[]],[-1,-2,[],[]],[5621,5626],[5623,[[5627,[5624]]]],[-1,-1,[]],[5621,5628],[5623,[[5629,[5624]]]],[5621,5630],[5623,[[5631,[5624]]]],[5621,5632],[5623,[[5633,[5624]]]],[-1,-2,[],[]],[5621,5634],[5623,[[5635,[5624]]]],[5621,5636],[5623,[[5637,[5624]]]],[5621,5638],[5623,[[5639,[5624]]]],[5621,5640],[5623,[[5641,[5624]]]],[5621,5642],[5623,[[5643,[5624]]]],[5621,5644],[5623,[[5645,[5624]]]],[5621,5646],[5623,[[5647,[5624]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[5621,5648],[5623,[[5649,[5624]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[5650,5651],[5652,[[5654,[5653]]]],[5650,5655],[5652,[[5656,[5653]]]],[5650,5657],[5652,[[5658,[5653]]]],[5650,5659],[5652,[[5660,[5653]]]],[5650,5661],[5652,[[5662,[5653]]]],[5650,5663],[5652,[[5664,[5653]]]],[[5652,120],5652],[-1,-2,[],[]],[-1,-2,[],[]],[5650,5665],[5652,[[5666,[5653]]]],[5650,5667],[5652,[[5668,[5653]]]],[5650,5669],[5652,[[5670,[5653]]]],[5650,5671],[5652,[[5672,[5653]]]],[5650,5673],[5652,[[5674,[5653]]]],[-1,-1,[]],[5650,5675],[5652,[[5676,[5653]]]],[5650,5677],[5652,[[5678,[5653]]]],[-1,-2,[],[]],[5650,5679],[5652,[[5680,[5653]]]],[5650,5681],[5652,[[5682,[5653]]]],[5650,5683],[5652,[[5684,[5653]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5685,120],5685],[-1,-2,[],[]],[-1,-2,[],[]],[5686,5687],[5685,[[5689,[5688]]]],[5686,5690],[5685,[[5691,[5688]]]],[5685,[[5692,[5688]]]],[5686,5693],[5686,5694],[5685,[[5695,[5688]]]],[-1,-1,[]],[5686,5696],[5685,[[5697,[5688]]]],[-1,-2,[],[]],[5686,5698],[5685,[[5699,[5688]]]],[5686,5700],[5685,[[5701,[5688]]]],[5686,5702],[5685,[[5703,[5688]]]],[5686,5704],[5685,[[5705,[5688]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[5706,5707],[5708,[[5710,[5709]]]],[[5708,120],5708],[-1,-2,[],[]],[-1,-2,[],[]],[5706,5711],[5708,[[5712,[5709]]]],[5706,5713],[5708,[[5714,[5709]]]],[5706,5715],[5708,[[5716,[5709]]]],[5706,5717],[5708,[[5718,[5709]]]],[5706,5719],[5708,[[5720,[5709]]]],[5706,5721],[5708,[[5722,[5709]]]],[5706,5723],[5708,[[5724,[5709]]]],[5706,5725],[5708,[[5726,[5709]]]],[5706,5727],[5708,[[5728,[5709]]]],[5706,5729],[5708,[[5730,[5709]]]],[5706,5731],[5708,[[5732,[5709]]]],[5706,5733],[5708,[[5734,[5709]]]],[5706,5735],[5708,[[5736,[5709]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[5706,5737],[5708,[[5738,[5709]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5739,120],5739],[-1,-2,[],[]],[-1,-2,[],[]],[5740,5741],[5739,[[5743,[5742]]]],[5740,5744],[5739,[[5745,[5742]]]],[5740,5746],[5739,[[5747,[5742]]]],[5740,5748],[5739,[[5749,[5742]]]],[5740,5750],[5739,[[5751,[5742]]]],[5740,5752],[5739,[[5753,[5742]]]],[5740,5754],[5739,[[5755,[5742]]]],[5740,5756],[5739,[[5757,[5742]]]],[5740,5758],[5739,[[5759,[5742]]]],[5739,[[5760,[5742]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[5761,120],5761],[-1,-2,[],[]],[-1,-2,[],[]],[5762,5763],[5761,[[5765,[5764]]]],[5762,5766],[5761,[[5767,[5764]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[5768,120],5768],[-1,-2,[],[]],[-1,-2,[],[]],[5769,5770],[5768,[[5772,[5771]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5773,5774],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5775,120],5775],[-1,-2,[],[]],[-1,-2,[],[]],[5775,[[5777,[5776]]]],[5778,5779],[5778,5780],[5775,[[5781,[5776]]]],[5778,5782],[5775,[[5783,[5776]]]],[5778,5784],[5775,[[5785,[5776]]]],[5778,5786],[5775,[[5787,[5776]]]],[5778,5788],[5775,[[5789,[5776]]]],[5778,5790],[5775,[[5791,[5776]]]],[5778,5792],[5775,[[5793,[5776]]]],[5778,5794],[5775,[[5795,[5776]]]],[5778,5796],[5775,[[5797,[5776]]]],[-1,-1,[]],[5778,5798],[5775,[[5799,[5776]]]],[5778,5800],[5775,[[5801,[5776]]]],[5778,5802],[5775,[[5803,[5776]]]],[5778,5804],[5775,[[5805,[5776]]]],[5778,5806],[5775,[[5807,[5776]]]],[5778,5808],[5775,[[5809,[5776]]]],[5778,5810],[5775,[[5811,[5776]]]],[5778,5812],[5775,[[5813,[5776]]]],[5778,5814],[5775,[[5815,[5776]]]],[5778,5816],[5775,[[5817,[5776]]]],[-1,-2,[],[]],[5778,5818],[5775,[[5819,[5776]]]],[5778,5820],[5775,[[5821,[5776]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[5778,5822],[5775,[[5823,[5776]]]],[5778,5824],[5775,[[5825,[5776]]]],0,0,0,0,0,[[5826,120],5826],[-1,-2,[],[]],[-1,-2,[],[]],[5827,5828],[5826,[[5830,[5829]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5831,120],5831],[-1,-2,[],[]],[-1,-2,[],[]],[5832,5833],[5831,[[5835,[5834]]]],[5832,5836],[5831,[[5837,[5834]]]],[5832,5838],[5831,[[5839,[5834]]]],[5832,5840],[5831,[[5841,[5834]]]],[5832,5842],[5831,[[5843,[5834]]]],[5832,5844],[5831,[[5845,[5834]]]],[-1,-1,[]],[5832,5846],[5831,[[5847,[5834]]]],[5832,5848],[5831,[[5849,[5834]]]],[5832,5850],[5831,[[5851,[5834]]]],[5832,5852],[5831,[[5853,[5834]]]],[5832,5854],[5831,[[5855,[5834]]]],[5832,5856],[5831,[[5857,[5834]]]],[5832,5858],[5831,[[5859,[5834]]]],[5832,5860],[5831,[[5861,[5834]]]],[5832,5862],[5831,[[5863,[5834]]]],[5832,5864],[5831,[[5865,[5834]]]],[5832,5866],[5831,[[5867,[5834]]]],[5832,5868],[5831,[[5869,[5834]]]],[5832,5870],[5831,[[5871,[5834]]]],[5832,5872],[5831,[[5873,[5834]]]],[5832,5874],[5831,[[5875,[5834]]]],[-1,-2,[],[]],[5832,5876],[5831,[[5877,[5834]]]],[5832,5878],[5831,[[5879,[5834]]]],[5832,5880],[5831,[[5881,[5834]]]],[5832,5882],[5831,[[5883,[5834]]]],[5832,5884],[5831,[[5885,[5834]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[5832,5886],[5831,[[5887,[5834]]]],[5832,5888],[5831,[[5889,[5834]]]],[5832,5890],[5831,[[5891,[5834]]]],0,0,0,0,0,0,[[5892,120],5892],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[5893,5894],[5892,[[5896,[5895]]]],[5892,[[5897,[5895]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[5898,5899],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[5900,120],5900],[-1,-2,[],[]],[-1,-2,[],[]],[5901,5902],[5900,[[5904,[5903]]]],[5901,5905],[5900,[[5906,[5903]]]],[-1,-1,[]],[5901,5907],[5900,[[5908,[5903]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5909,120],5909],[-1,-2,[],[]],[-1,-2,[],[]],[5910,5911],[5909,[[5913,[5912]]]],[5910,5914],[5909,[[5915,[5912]]]],[5910,5916],[5909,[[5917,[5912]]]],[5910,5918],[5909,[[5919,[5912]]]],[5910,5920],[5909,[[5921,[5912]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[5910,5922],[5910,5923],[5909,[[5924,[5912]]]],[5910,5925],[5909,[[5926,[5912]]]],[5910,5927],[5909,[[5928,[5912]]]],[5910,5929],[5909,[[5930,[5912]]]],[5910,5931],[5909,[[5932,[5912]]]],[5910,5933],[5909,[[5934,[5912]]]],[5910,5935],[5909,[[5936,[5912]]]],[5910,5937],[5909,[[5938,[5912]]]],[5910,5939],[5909,[[5940,[5912]]]],[5910,5941],[5909,[[5942,[5912]]]],[5910,5943],[5909,[[5944,[5912]]]],[5910,5945],[5909,[[5946,[5912]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5947,120],5947],[-1,-2,[],[]],[-1,-2,[],[]],[5947,[[5949,[5948]]]],[5947,[[5950,[5948]]]],[5947,[[5951,[5948]]]],[-1,-1,[]],[5947,[[5952,[5948]]]],[-1,-2,[],[]],[5947,[[5953,[5948]]]],[5947,[[5954,[5948]]]],[5947,[[5955,[5948]]]],[5947,[[5956,[5948]]]],[5947,[[5957,[5948]]]],[5947,[[5958,[5948]]]],[5947,[[5959,[5948]]]],[5947,[[5960,[5948]]]],[5947,[[5961,[5948]]]],[5947,[[5962,[5948]]]],[5947,[[5963,[5948]]]],[5947,[[5964,[5948]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[5947,[[5965,[5948]]]],[-1,89,[]],[5947,[[5966,[5948]]]],[5947,[[5967,[5948]]]],[5947,[[5968,[5948]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5969,120],5969],[-1,-2,[],[]],[-1,-2,[],[]],[5970,5971],[5969,[[5973,[5972]]]],[5970,5974],[5969,[[5975,[5972]]]],[5970,5976],[5969,[[5977,[5972]]]],[-1,-1,[]],[5970,5978],[5969,[[5979,[5972]]]],[-1,-2,[],[]],[5970,5980],[5969,[[5981,[5972]]]],[5970,5982],[5969,[[5983,[5972]]]],[5970,5984],[5969,[[5985,[5972]]]],[5970,5986],[5969,[[5987,[5972]]]],[5970,5988],[5969,[[5989,[5972]]]],[5970,5990],[5969,[[5991,[5972]]]],[5970,5992],[5969,[[5993,[5972]]]],[5970,5994],[5969,[[5995,[5972]]]],[5970,5996],[5969,[[5997,[5972]]]],[5970,5998],[5969,[[5999,[5972]]]],[5970,6000],[5969,[[6001,[5972]]]],[5970,6002],[5969,[[6003,[5972]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[5970,6004],[5969,[[6005,[5972]]]],[-1,89,[]],[5970,6006],[5969,[[6007,[5972]]]],[5970,6008],[5969,[[6009,[5972]]]],[5970,6010],[5969,[[6011,[5972]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6012,6013],[6012,6014],[6012,6015],[-1,-1,[]],[6012,6016],[-1,-2,[],[]],[6012,6017],[6012,6018],[6012,6019],[6012,6020],[6012,6021],[6012,6022],[6012,6023],[6012,6024],[6012,6025],[6012,6026],[6012,6027],[6012,6028],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[6012,6029],[-1,89,[]],[6012,6030],[6012,6031],[6012,6032],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6033,6034],[6033,6035],[6033,6036],[-1,-1,[]],[6033,6037],[-1,-2,[],[]],[6033,6038],[6033,6039],[6033,6040],[6033,6041],[6033,6042],[6033,6043],[6033,6044],[6033,6045],[6033,6046],[6033,6047],[6033,6048],[6033,6049],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[6033,6050],[-1,89,[]],[6033,6051],[6033,6052],[6033,6053],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6054,6055],[6054,6056],[6054,6057],[6054,6058],[6054,6059],[-1,-1,[]],[6054,6060],[6054,6061],[-1,-2,[],[]],[6054,6062],[6054,6063],[6054,6064],[6054,6065],[6054,6066],[6054,6067],[6054,6068],[6054,6069],[6054,6070],[6054,6071],[6054,6072],[6054,6073],[6054,6074],[6054,6075],[6054,6076],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6054,6077],[6054,6078],[6054,6079],[6054,6080],[6054,6081],[6054,6082],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[6083,6084],[6085,[[6087,[6086]]]],[6083,6088],[6085,[[6089,[6086]]]],[6083,6090],[6085,[[6091,[6086]]]],[6083,6092],[6085,[[6093,[6086]]]],[6083,6094],[6085,[[6095,[6086]]]],[6083,6096],[6085,[[6097,[6086]]]],[6083,6098],[6085,[[6099,[6086]]]],[6083,6100],[6085,[[6101,[6086]]]],[[6085,120],6085],[-1,-2,[],[]],[-1,-2,[],[]],[6083,6102],[6085,[[6103,[6086]]]],[6083,6104],[6085,[[6105,[6086]]]],[-1,-1,[]],[-1,-2,[],[]],[6083,6106],[6085,[[6107,[6086]]]],[6083,6108],[6085,[[6109,[6086]]]],[6085,[[6110,[6086]]]],[6085,[[6111,[6086]]]],[6083,6112],[6085,[[6113,[6086]]]],[6083,6114],[6085,[[6115,[6086]]]],[6085,[[6116,[6086]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6083,6117],[6085,[[6118,[6086]]]],[6083,6119],[6085,[[6120,[6086]]]],[6083,6121],[6085,[[6122,[6086]]]],[6083,6123],[6085,[[6124,[6086]]]],0,0,0,0,0,[[6125,120],6125],[-1,-2,[],[]],[-1,-2,[],[]],[6126,6127],[6125,[[6129,[6128]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6130,120],6130],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6131,6132],[6130,[[6134,[6133]]]],[6131,6135],[6130,[[6136,[6133]]]],[6131,6137],[6130,[[6138,[6133]]]],[6131,6139],[6130,[[6140,[6133]]]],[6131,6141],[6130,[[6142,[6133]]]],[6131,6143],[6130,[[6144,[6133]]]],[6131,6145],[6130,[[6146,[6133]]]],[6131,6147],[6130,[[6148,[6133]]]],[6131,6149],[6130,[[6150,[6133]]]],[6131,6151],[6130,[[6152,[6133]]]],[6131,6153],[6130,[[6154,[6133]]]],[6131,6155],[6130,[[6156,[6133]]]],[6131,6157],[6130,[[6158,[6133]]]],[6131,6159],[6130,[[6160,[6133]]]],[6131,6161],[6130,[[6162,[6133]]]],[6131,6163],[6130,[[6164,[6133]]]],[6131,6165],[6130,[[6166,[6133]]]],[6131,6167],[6130,[[6168,[6133]]]],[6131,6169],[6130,[[6170,[6133]]]],[6131,6171],[6130,[[6172,[6133]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6131,6173],[6130,[[6174,[6133]]]],[6131,6175],[6130,[[6176,[6133]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6177,120],6177],[-1,-2,[],[]],[-1,-2,[],[]],[6178,6179],[6177,[[6181,[6180]]]],[6178,6182],[6177,[[6183,[6180]]]],[6178,6184],[6177,[[6185,[6180]]]],[6178,6186],[6177,[[6187,[6180]]]],[6178,6188],[6177,[[6189,[6180]]]],[6178,6190],[6177,[[6191,[6180]]]],[6178,6192],[6177,[[6193,[6180]]]],[6178,6194],[6177,[[6195,[6180]]]],[6178,6196],[6177,[[6197,[6180]]]],[6178,6198],[6177,[[6199,[6180]]]],[6178,6200],[6177,[[6201,[6180]]]],[6178,6202],[6177,[[6203,[6180]]]],[-1,-1,[]],[-1,-2,[],[]],[6178,6204],[6177,[[6205,[6180]]]],[6178,6206],[6177,[[6207,[6180]]]],[6178,6208],[6177,[[6209,[6180]]]],[6178,6210],[6177,[[6211,[6180]]]],[6178,6212],[6177,[[6213,[6180]]]],[6178,6214],[6177,[[6215,[6180]]]],[6178,6216],[6177,[[6217,[6180]]]],[6178,6218],[6177,[[6219,[6180]]]],[6178,6220],[6177,[[6221,[6180]]]],[6178,6222],[6177,[[6223,[6180]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6224,120],6224],[-1,-2,[],[]],[-1,-2,[],[]],[6225,6226],[6224,[[6228,[6227]]]],[6225,6229],[6224,[[6230,[6227]]]],[6225,6231],[6224,[[6232,[6227]]]],[6225,6233],[6224,[[6234,[6227]]]],[6225,6235],[6224,[[6236,[6227]]]],[6225,6237],[6224,[[6238,[6227]]]],[-1,-1,[]],[-1,-2,[],[]],[6225,6239],[6224,[[6240,[6227]]]],[6225,6241],[6224,[[6242,[6227]]]],[6225,6243],[6224,[[6244,[6227]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[6245,6246],[6247,[[6249,[6248]]]],[[6247,120],6247],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6245,6250],[6247,[[6251,[6248]]]],[6245,6252],[6245,6253],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6254,120],6254],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6255,6256],[6254,[[6258,[6257]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6259,120],6259],[-1,-2,[],[]],[-1,-2,[],[]],[6260,6261],[6259,[[6263,[6262]]]],[6260,6264],[6259,[[6265,[6262]]]],[6260,6266],[6259,[[6267,[6262]]]],[-1,-1,[]],[-1,-2,[],[]],[6260,6268],[6260,6269],[6259,[[6270,[6262]]]],[6260,6271],[6259,[[6272,[6262]]]],[6260,6273],[6259,[[6274,[6262]]]],[6260,6275],[6259,[[6276,[6262]]]],[6260,6277],[6259,[[6278,[6262]]]],[6260,6279],[6259,[[6280,[6262]]]],[6260,6281],[6259,[[6282,[6262]]]],[6260,6283],[6259,[[6284,[6262]]]],[6260,6285],[6259,[[6286,[6262]]]],[6260,6287],[6259,[[6288,[6262]]]],[6260,6289],[6259,[[6290,[6262]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6260,6291],[6259,[[6292,[6262]]]],0,0,0,0,0,0,0,0,0,[6293,6294],[6295,[[6297,[6296]]]],[6293,6298],[6295,[[6299,[6296]]]],[[6295,120],6295],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6293,6300],[6295,[[6301,[6296]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6302,6303],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[6304,120],6304],[-1,-2,[],[]],[-1,-2,[],[]],[6305,6306],[6304,[[6308,[6307]]]],[-1,-1,[]],[-1,-2,[],[]],[6305,6309],[6304,[[6310,[6307]]]],[6305,6311],[6304,[[6312,[6307]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6313,120],6313],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6314,6315],[6313,[[6317,[6316]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[6318,120],6318],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6318,[[6320,[6319]]]],[6321,6322],[6318,[[6323,[6319]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6324,6325],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[6326,6327],[6328,[[6330,[6329]]]],[[6328,120],6328],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6326,6331],[6326,6332],[6328,[[6333,[6329]]]],[6326,6334],[6328,[[6335,[6329]]]],[6328,[[6336,[6329]]]],[6326,6337],[6328,[[6338,[6329]]]],[6328,[[6339,[6329]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6340,120],6340],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6341,6342],[6340,[[6344,[6343]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6345,120],6345],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6346,6347],[6345,[[6349,[6348]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6350,120],6350],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6351,6352],[6350,[[6354,[6353]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6355,120],6355],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6356,6357],[6355,[[6359,[6358]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6360,120],6360],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6361,6362],[6360,[[6364,[6363]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6365,120],6365],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6366,6367],[6365,[[6369,[6368]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6370,120],6370],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6371,6372],[6370,[[6374,[6373]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6375,120],6375],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6376,6377],[6375,[[6379,[6378]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[6380,120],6380],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6381,6382],[6380,[[6384,[6383]]]],[6381,6385],[6380,[[6386,[6383]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[6387,120],6387],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6388,6389],[6387,[[6391,[6390]]]],[6388,6392],[6387,[[6393,[6390]]]],[6387,[[6394,[6390]]]],[6388,6395],[6388,6396],[6387,[[6397,[6390]]]],[6388,6398],[6387,[[6399,[6390]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6400,120],6400],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6401,6402],[6400,[[6404,[6403]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6405,6406],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6407,6408],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6409,6410],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6411,6412],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,[[6413,120],6413],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6413,[[6415,[6414]]]],[6416,6417],[6413,[[6418,[6414]]]],[6416,6419],[6413,[[6420,[6414]]]],[6416,6421],[6413,[[6422,[6414]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[6423,120],6423],[-1,-2,[],[]],[-1,-2,[],[]],[6424,6425],[6423,[[6427,[6426]]]],[6424,6428],[6423,[[6429,[6426]]]],[6424,6430],[6423,[[6431,[6426]]]],[-1,-1,[]],[-1,-2,[],[]],[6424,6432],[6423,[[6433,[6426]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6424,6434],[6423,[[6435,[6426]]]],0,0,0,0,0,0,0,[[6436,120],6436],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6437,6438],[6436,[[6440,[6439]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6437,6441],[6436,[[6442,[6439]]]],0,0,0,0,0,0,0,0,0,0,0,[[6443,120],6443],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6444,6445],[6443,[[6447,[6446]]]],[6444,6448],[6443,[[6449,[6446]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6444,6450],[6443,[[6451,[6446]]]],[6444,6452],[6443,[[6453,[6446]]]],0,0,0,0,0,0,0,0,0,0,0,[[6454,120],6454],[-1,-2,[],[]],[-1,-2,[],[]],[6455,6456],[6454,[[6458,[6457]]]],[6455,6459],[6454,[[6460,[6457]]]],[-1,-1,[]],[-1,-2,[],[]],[6455,6461],[6454,[[6462,[6457]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6455,6463],[6454,[[6464,[6457]]]],0,0,0,0,0,0,0,0,0,[[6465,120],6465],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6466,6467],[6465,[[6469,[6468]]]],[6466,6470],[6465,[[6471,[6468]]]],[6466,6472],[6465,[[6473,[6468]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[6474,120],6474],[-1,-2,[],[]],[-1,-2,[],[]],[6475,6476],[6474,[[6478,[6477]]]],[6475,6479],[6474,[[6480,[6477]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[6481,120],6481],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6482,6483],[6481,[[6485,[6484]]]],[6481,[[6486,[6484]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[6487,120],6487],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6488,6489],[6487,[[6491,[6490]]]],[6488,6492],[6487,[[6493,[6490]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6494,120],6494],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6495,6496],[6494,[[6498,[6497]]]],[6495,6499],[6494,[[6500,[6497]]]],[6495,6501],[6494,[[6502,[6497]]]],[6495,6503],[6494,[[6504,[6497]]]],[6495,6505],[6494,[[6506,[6497]]]],[6495,6507],[6494,[[6508,[6497]]]],[6495,6509],[6494,[[6510,[6497]]]],[6495,6511],[6494,[[6512,[6497]]]],[6495,6513],[6494,[[6514,[6497]]]],[6495,6515],[6494,[[6516,[6497]]]],[6495,6517],[6494,[[6518,[6497]]]],[6495,6519],[6494,[[6520,[6497]]]],[6495,6521],[6494,[[6522,[6497]]]],[6495,6523],[6494,[[6524,[6497]]]],[6495,6525],[6494,[[6526,[6497]]]],[6495,6527],[6494,[[6528,[6497]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6529,120],6529],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6530,6531],[6529,[[6533,[6532]]]],[6530,6534],[6529,[[6535,[6532]]]],[6530,6536],[6529,[[6537,[6532]]]],[6530,6538],[6529,[[6539,[6532]]]],[6530,6540],[6529,[[6541,[6532]]]],[6530,6542],[6529,[[6543,[6532]]]],[6530,6544],[6529,[[6545,[6532]]]],[6530,6546],[6529,[[6547,[6532]]]],[6530,6548],[6529,[[6549,[6532]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6550,120],6550],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6551,6552],[6550,[[6554,[6553]]]],[6551,6555],[6550,[[6556,[6553]]]],[6551,6557],[6550,[[6558,[6553]]]],[6551,6559],[6550,[[6560,[6553]]]],[6551,6561],[6550,[[6562,[6553]]]],[6551,6563],[6550,[[6564,[6553]]]],[6551,6565],[6550,[[6566,[6553]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[6567,120],6567],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6568,6569],[6567,[[6571,[6570]]]],[6568,6572],[6567,[[6573,[6570]]]],[6568,6574],[6567,[[6575,[6570]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[6576,120],6576],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6577,6578],[6576,[[6580,[6579]]]],[6577,6581],[6576,[[6582,[6579]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6583,120],6583],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6584,6585],[6583,[[6587,[6586]]]],[6584,6588],[6583,[[6589,[6586]]]],[6584,6590],[6583,[[6591,[6586]]]],[6584,6592],[6583,[[6593,[6586]]]],[6583,[[6594,[6586]]]],[6584,6595],[6583,[[6596,[6586]]]],[6584,6597],[6583,[[6598,[6586]]]],0,0,0,0,0,0,0,0,0,0,[[6599,120],6599],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6599,[[6601,[6600]]]],[6602,6603],[6599,[[6604,[6600]]]],[6602,6605],[6599,[[6606,[6600]]]],[6602,6607],[6599,[[6608,[6600]]]],0,0,0,0,0,[[6609,120],6609],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6610,6611],[6609,[[6613,[6612]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6614,120],6614],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6615,6616],[6614,[[6618,[6617]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6615,6619],[6614,[[6620,[6617]]]],[6615,6621],[6614,[[6622,[6617]]]],[6615,6623],[6614,[[6624,[6617]]]],[6615,6625],[6614,[[6626,[6617]]]],[6615,6627],[6614,[[6628,[6617]]]],[6615,6629],[6614,[[6630,[6617]]]],[6615,6631],[6614,[[6632,[6617]]]],[6615,6633],[6614,[[6634,[6617]]]],[6615,6635],[6614,[[6636,[6617]]]],[6615,6637],[6614,[[6638,[6617]]]],[6615,6639],[6614,[[6640,[6617]]]],[6615,6641],[6614,[[6642,[6617]]]],[6615,6643],[6614,[[6644,[6617]]]],[6615,6645],[6614,[[6646,[6617]]]],[6615,6647],[6614,[[6648,[6617]]]],[6615,6649],[6614,[[6650,[6617]]]],0,0,0,0,0,[[6651,120],6651],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6652,6653],[6651,[[6655,[6654]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6656,120],6656],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6657,6658],[6656,[[6660,[6659]]]],[6657,6661],[6656,[[6662,[6659]]]],[6657,6663],[6656,[[6664,[6659]]]],[6657,6665],[6656,[[6666,[6659]]]],[6657,6667],[6656,[[6668,[6659]]]],[6657,6669],[6656,[[6670,[6659]]]],[6657,6671],[6656,[[6672,[6659]]]],[6657,6673],[6656,[[6674,[6659]]]],[6657,6675],[6656,[[6676,[6659]]]],[6657,6677],[6656,[[6678,[6659]]]],[6657,6679],[6656,[[6680,[6659]]]],[6657,6681],[6656,[[6682,[6659]]]],[6657,6683],[6656,[[6684,[6659]]]],0,0,0,0,0,[[6685,120],6685],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6686,6687],[6685,[[6689,[6688]]]],0,0,0,0,0,[[6690,120],6690],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6691,6692],[6690,[[6694,[6693]]]],0,0,0,0,0,[[6695,120],6695],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6696,6697],[6695,[[6699,[6698]]]],0,0,0,0,0,[[6700,120],6700],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6701,6702],[6700,[[6704,[6703]]]],0,0,0,[[6705,120],6705],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6705,[[6707,[6706]]]],0,0,0,0,0,[[6708,120],6708],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6709,6710],[6708,[[6712,[6711]]]],0,0,0,0,0,[[6713,120],6713],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6714,6715],[6713,[[6717,[6716]]]],0,0,0,0,0,0,0,0,0,0,0,[[6718,120],6718],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[6719,6720],[6718,[[6722,[6721]]]],[6719,6723],[6718,[[6724,[6721]]]],[6719,6725],[6718,[[6726,[6721]]]],[6719,6727],[6718,[[6728,[6721]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[[72,98],6729],[72,[[0,[[101,[],[[100,[6729]]]]]]]],0,[72,6730],0,[72,6731],0,[72,6732],[-1,-1,[]],0,[72,6733],0,[72,6734],0,[72,6735],0,[72,6736],[-1,-2,[],[]],0,[72,6737],0,[72,6738],0,[72,6739],0,[72,6740],0,[72,6741],0,[72,6742],0,[72,6743],0,[72,6744],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[6745,120],6745],[-1,-2,[],[]],[-1,-2,[],[]],[6746,6747],[6745,[[6749,[6748]]]],[6746,6750],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6751,120],6751],[-1,-2,[],[]],[-1,-2,[],[]],[6752,6753],[6751,[[6755,[6754]]]],[6752,6756],[6751,[[6757,[6754]]]],[-1,-1,[]],[-1,-2,[],[]],[6752,6758],[6751,[[6759,[6754]]]],[6752,6760],[6751,[[6761,[6754]]]],[6752,6762],[6751,[[6763,[6754]]]],[6752,6764],[6751,[[6765,[6754]]]],[6752,6766],[6751,[[6767,[6754]]]],[6752,6768],[6751,[[6769,[6754]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[6752,6770],[6751,[[6771,[6754]]]],[-1,89,[]],0,0,0,0,0,0,0,[[6772,120],6772],[-1,-2,[],[]],[-1,-2,[],[]],[6773,6774],[-1,-1,[]],[-1,-2,[],[]],[6773,6775],[6773,6776],[6772,[[6778,[6777]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6779,120],6779],[-1,-2,[],[]],[-1,-2,[],[]],[6780,6781],[6779,[[6783,[6782]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[6784,[[6786,[6785]]]],[6784,[[6787,[6785]]]],[[6784,120],6784],[-1,-2,[],[]],[-1,-2,[],[]],[6784,[[6788,[6785]]]],[-1,-1,[]],[-1,-2,[],[]],[6784,[[6789,[6785]]]],[6784,[[6790,[6785]]]],[6784,[[6791,[6785]]]],[6784,[[6792,[6785]]]],[6784,[[6793,[6785]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[6784,[[6794,[6785]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[6795,6796],[6797,[[6799,[6798]]]],[6795,6800],[6797,[[6801,[6798]]]],[[6797,120],6797],[-1,-2,[],[]],[-1,-2,[],[]],[6795,6802],[6797,[[6803,[6798]]]],[-1,-1,[]],[-1,-2,[],[]],[6795,6804],[6797,[[6805,[6798]]]],[6795,6806],[6797,[[6807,[6798]]]],[6795,6808],[6797,[[6809,[6798]]]],[6795,6810],[6797,[[6811,[6798]]]],[6795,6812],[6797,[[6813,[6798]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[6795,6814],[6797,[[6815,[6798]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[6816,6817],[6816,6818],[-1,-2,[],[]],[-1,-2,[],[]],[6816,6819],[-1,-1,[]],[-1,-2,[],[]],[6816,6820],[6816,6821],[6816,6822],[6816,6823],[6816,6824],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[6816,6825],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[6826,6827],[6826,6828],[-1,-2,[],[]],[-1,-2,[],[]],[6826,6829],[-1,-1,[]],[-1,-2,[],[]],[6826,6830],[6826,6831],[6826,6832],[6826,6833],[6826,6834],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[6826,6835],[-1,89,[]],0,0,0,0,0,[[6836,120],6836],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6837,6838],[6836,[[6840,[6839]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6841,120],6841],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6842,6843],[6841,[[6845,[6844]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6846,120],6846],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6847,6848],[6846,[[6850,[6849]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6851,120],6851],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6852,6853],[6851,[[6855,[6854]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6856,120],6856],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6857,6858],[6856,[[6860,[6859]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[6861,6862],[6863,[[6865,[6864]]]],[[6863,120],6863],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6861,6866],[6863,[[6867,[6864]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,[6868,6869],[6868,6870],[-1,-2,[],[]],[-1,-2,[],[]],[6868,6871],[6868,6872],[-1,-1,[]],[-1,-2,[],[]],[6868,6873],[6868,6874],[6868,6875],[6868,6876],[6868,6877],[6868,6878],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6879,120],6879],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6880,6881],[6879,[[6883,[6882]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[70,6884],0,[70,6885],[-1,-1,[]],[-1,-2,[],[]],0,[70,6886],0,[70,6887],0,[[70,98],6888],[70,[[0,[[101,[],[[100,[6888]]]]]]]],0,[70,6889],0,[70,6890],0,[70,6891],0,[70,6892],0,[70,6893],0,[70,6894],0,[70,6895],0,[70,6896],0,[70,6897],0,[70,6898],0,[70,6899],0,[70,6900],0,[70,6901],0,[70,6902],0,[70,6903],0,[70,6904],0,[[70,98],6905],[70,[[0,[[101,[],[[100,[6905]]]]]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,[70,6906],0,[70,6907],0,[70,6908],0,0,0,[[6909,120],6909],[-1,-2,[],[]],[-1,-2,[],[]],[6909,[[6911,[6910]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6912,120],6912],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6913,6914],[6912,[[6916,[6915]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6917,120],6917],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6918,6919],[6917,[[6921,[6920]]]],[6918,6922],[6917,[[6923,[6920]]]],[6918,6924],[6917,[[6925,[6920]]]],[6918,6926],[6917,[[6927,[6920]]]],[6918,6928],[6917,[[6929,[6920]]]],[6918,6930],[6917,[[6931,[6920]]]],[6918,6932],[6917,[[6933,[6920]]]],[6918,6934],[6917,[[6935,[6920]]]],[6918,6936],[6917,[[6937,[6920]]]],[6918,6938],[6917,[[6939,[6920]]]],[6918,6940],[6917,[[6941,[6920]]]],[6918,6942],[6917,[[6943,[6920]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6944,120],6944],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6945,6946],[6944,[[6948,[6947]]]],[6945,6949],[6944,[[6950,[6947]]]],[6945,6951],[6944,[[6952,[6947]]]],[6945,6953],[6944,[[6954,[6947]]]],[6945,6955],[6944,[[6956,[6947]]]],[6945,6957],[6944,[[6958,[6947]]]],[6945,6959],[6944,[[6960,[6947]]]],[6945,6961],[6944,[[6962,[6947]]]],[6945,6963],[6944,[[6964,[6947]]]],[6945,6965],[6944,[[6966,[6947]]]],[6945,6967],[6944,[[6968,[6947]]]],[6945,6969],[6944,[[6970,[6947]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[6971,120],6971],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6972,6973],[6971,[[6975,[6974]]]],[6972,6976],[6971,[[6977,[6974]]]],[-1,-2,[],[]],[6972,6978],[6971,[[6979,[6974]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6980,120],6980],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6981,6982],[6980,[[6984,[6983]]]],[6981,6985],[6980,[[6986,[6983]]]],[6981,6987],[6980,[[6988,[6983]]]],[6981,6989],[6980,[[6990,[6983]]]],[6981,6991],[6980,[[6992,[6983]]]],[6981,6993],[6980,[[6994,[6983]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[6995,120],6995],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[6996,6997],[6995,[[6999,[6998]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[7000,120],7000],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7000,[[7002,[7001]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7003,7004],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7005,120],7005],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7006,7007],[7005,[[7009,[7008]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[7010,120],7010],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7010,[[7012,[7011]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[7013,120],7013],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7013,[[7015,[7014]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7016,120],7016],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7017,7018],[7016,[[7020,[7019]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[7021,120],7021],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7021,[[7023,[7022]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[7024,120],7024],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7024,[[7026,[7025]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7027,120],7027],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7028,7029],[7027,[[7031,[7030]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[7032,120],7032],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7033,7034],[7032,[[7036,[7035]]]],[7033,7037],[7032,[[7038,[7035]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7039,120],7039],[-1,-2,[],[]],[-1,-2,[],[]],[7040,7041],[7039,[[7043,[7042]]]],[-1,-1,[]],[7040,7044],[7039,[[7045,[7042]]]],[7040,7046],[7039,[[7047,[7042]]]],[-1,-2,[],[]],[7040,7048],[7039,[[7049,[7042]]]],[7040,7050],[7039,[[7051,[7042]]]],[7040,7052],[7039,[[7053,[7042]]]],[7040,7054],[7039,[[7055,[7042]]]],[7040,7056],[7039,[[7057,[7042]]]],[7040,7058],[7039,[[7059,[7042]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7060,120],7060],[-1,-2,[],[]],[-1,-2,[],[]],[7061,7062],[7060,[[7064,[7063]]]],[-1,-1,[]],[7061,7065],[7060,[[7066,[7063]]]],[7061,7067],[7060,[[7068,[7063]]]],[-1,-2,[],[]],[7061,7069],[7060,[[7070,[7063]]]],[7061,7071],[7060,[[7072,[7063]]]],[7061,7073],[7060,[[7074,[7063]]]],[7061,7075],[7060,[[7076,[7063]]]],[7061,7077],[7060,[[7078,[7063]]]],[7061,7079],[7060,[[7080,[7063]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7081,120],7081],[-1,-2,[],[]],[-1,-2,[],[]],[7082,7083],[7081,[[7085,[7084]]]],[-1,-1,[]],[7082,7086],[7081,[[7087,[7084]]]],[7082,7088],[7081,[[7089,[7084]]]],[-1,-2,[],[]],[7082,7090],[7081,[[7091,[7084]]]],[7082,7092],[7081,[[7093,[7084]]]],[7082,7094],[7081,[[7095,[7084]]]],[7082,7096],[7081,[[7097,[7084]]]],[7082,7098],[7081,[[7099,[7084]]]],[7082,7100],[7081,[[7101,[7084]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[7102,120],7102],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7103,7104],[7102,[[7106,[7105]]]],[7103,7107],[7102,[[7108,[7105]]]],[7103,7109],[7102,[[7110,[7105]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7111,120],7111],[-1,-2,[],[]],[-1,-2,[],[]],[7112,7113],[7111,[[7115,[7114]]]],[7112,7116],[7111,[[7117,[7114]]]],[-1,-1,[]],[7112,7118],[7111,[[7119,[7114]]]],[7112,7120],[7111,[[7121,[7114]]]],[-1,-2,[],[]],[7112,7122],[7111,[[7123,[7114]]]],[7112,7124],[7111,[[7125,[7114]]]],[7112,7126],[7111,[[7127,[7114]]]],[7112,7128],[7111,[[7129,[7114]]]],[7112,7130],[7111,[[7131,[7114]]]],[7112,7132],[7111,[[7133,[7114]]]],[7112,7134],[7111,[[7135,[7114]]]],[7112,7136],[7111,[[7137,[7114]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[7112,7138],[7111,[[7139,[7114]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7140,120],7140],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[7141,7142],[7140,[[7144,[7143]]]],[7141,7145],[7140,[[7146,[7143]]]],[7141,7147],[7140,[[7148,[7143]]]],[7141,7149],[7140,[[7150,[7143]]]],[7141,7151],[7140,[[7152,[7143]]]],[7141,7153],[7140,[[7154,[7143]]]],[7141,7155],[7140,[[7156,[7143]]]],[7141,7157],[7140,[[7158,[7143]]]],[7141,7159],[7140,[[7160,[7143]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7161,120],7161],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[7162,7163],[7161,[[7165,[7164]]]],[7162,7166],[7161,[[7167,[7164]]]],[7162,7168],[7161,[[7169,[7164]]]],[7162,7170],[7161,[[7171,[7164]]]],[7162,7172],[7161,[[7173,[7164]]]],[7162,7174],[7161,[[7175,[7164]]]],[7162,7176],[7161,[[7177,[7164]]]],[7162,7178],[7161,[[7179,[7164]]]],[7162,7180],[7161,[[7181,[7164]]]],0,0,0,0,0,[[7182,120],7182],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7183,7184],[7182,[[7186,[7185]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],0,[73,7187],0,[73,7188],0,[73,7189],0,[73,7190],0,[73,7191],0,[73,7192],0,[73,7193],0,[73,7194],0,[73,7195],0,[73,7196],0,[73,7197],0,[73,7198],0,[73,7199],0,[73,7200],0,[73,7201],0,[73,7202],0,[73,7203],0,[73,7204],0,[73,7205],0,[73,7206],0,[73,7207],0,[73,7208],0,[73,7209],0,[73,7210],0,[73,7211],0,[73,7212],0,[73,7213],0,[73,7214],0,[73,7215],0,[73,7216],0,[73,7217],0,[73,7218],0,[73,7219],0,[73,7220],0,[73,7221],0,[73,7222],0,[73,7223],0,[73,7224],0,[73,7225],0,[73,7226],0,[73,7227],0,[73,7228],0,[73,7229],0,[73,7230],0,[73,7231],0,[73,7232],0,[73,7233],0,[73,7234],0,[73,7235],0,[73,7236],0,[73,7237],0,[73,7238],0,[73,7239],0,[73,7240],0,[73,7241],0,[73,7242],0,[73,7243],0,[73,7244],0,[73,7245],0,[73,7246],0,[73,7247],0,[73,7248],0,[73,7249],0,[73,7250],0,[73,7251],0,[73,7252],0,[73,7253],0,[73,7254],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[7255,120],7255],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7256,7257],[7255,[[7259,[7258]]]],[7256,7260],[7255,[[7261,[7258]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[7262,7263],[7264,[[7266,[7265]]]],[7262,7267],[7264,[[7268,[7265]]]],[7262,7269],[7264,[[7270,[7265]]]],[[7264,120],7264],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7262,7271],[7264,[[7272,[7265]]]],[7262,7273],[7264,[[7274,[7265]]]],[7262,7275],[7264,[[7276,[7265]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[7262,7277],[7264,[[7278,[7265]]]],[7262,7279],[7264,[[7280,[7265]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[7281,7282],[7283,[[7285,[7284]]]],[7281,7286],[7283,[[7287,[7284]]]],[7281,7288],[7283,[[7289,[7284]]]],[[7283,120],7283],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7281,7290],[7283,[[7291,[7284]]]],[7281,7292],[7283,[[7293,[7284]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[7281,7294],[7283,[[7295,[7284]]]],[7281,7296],[7283,[[7297,[7284]]]],0,0,0,0,0,[[7298,120],7298],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7299,7300],[7298,[[7302,[7301]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7303,120],7303],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7304,7305],[7303,[[7307,[7306]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7308,7309],[7308,7310],[7308,7311],[7308,7312],[7308,7313],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[7314,120],7314],[-1,-2,[],[]],[-1,-2,[],[]],[7314,[[7316,[7315]]]],[7314,[[7317,[7315]]]],[7314,[[7318,[7315]]]],[7314,[[7319,[7315]]]],[7314,[[7320,[7315]]]],[7314,[[7321,[7315]]]],[7314,[[7322,[7315]]]],[7314,[[7323,[7315]]]],[7314,[[7324,[7315]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7325,120],7325],[-1,-2,[],[]],[-1,-2,[],[]],[7326,7327],[7325,[[7329,[7328]]]],[7326,7330],[7325,[[7331,[7328]]]],[7326,7332],[7325,[[7333,[7328]]]],[7326,7334],[7325,[[7335,[7328]]]],[7326,7336],[7325,[[7337,[7328]]]],[7326,7338],[7325,[[7339,[7328]]]],[7326,7340],[7325,[[7341,[7328]]]],[7326,7342],[7325,[[7343,[7328]]]],[7326,7344],[7325,[[7345,[7328]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7346,7347],[7346,7348],[7346,7349],[7346,7350],[7346,7351],[7346,7352],[7346,7353],[7346,7354],[7346,7355],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7356,7357],[7356,7358],[7356,7359],[7356,7360],[7356,7361],[7356,7362],[7356,7363],[7356,7364],[7356,7365],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[7366,120],7366],[-1,-2,[],[]],[-1,-2,[],[]],[7367,7368],[7366,[[7370,[7369]]]],[7367,7371],[7367,7372],[7367,7373],[7367,7374],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7375,120],7375],[-1,-2,[],[]],[-1,-2,[],[]],[7376,7377],[7375,[[7379,[7378]]]],[7376,7380],[7375,[[7381,[7378]]]],[7376,7382],[7375,[[7383,[7378]]]],[7376,7384],[7375,[[7385,[7378]]]],[7376,7386],[7375,[[7387,[7378]]]],[7376,7388],[7375,[[7389,[7378]]]],[7376,7390],[7375,[[7391,[7378]]]],[-1,-1,[]],[-1,-2,[],[]],[7376,7392],[7375,[[7393,[7378]]]],[7376,7394],[7375,[[7395,[7378]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7396,120],7396],[-1,-2,[],[]],[-1,-2,[],[]],[7397,7398],[7396,[[7400,[7399]]]],[7397,7401],[7396,[[7402,[7399]]]],[7397,7403],[7396,[[7404,[7399]]]],[7397,7405],[7396,[[7406,[7399]]]],[7397,7407],[7396,[[7408,[7399]]]],[7397,7409],[7396,[[7410,[7399]]]],[7397,7411],[7396,[[7412,[7399]]]],[7397,7413],[7396,[[7414,[7399]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[7415,120],7415],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7416,7417],[7415,[[7419,[7418]]]],[7416,7420],[7415,[[7421,[7418]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[7416,7422],[7415,[[7423,[7418]]]],[7416,7424],[7415,[[7425,[7418]]]],0,0,0,0,0,0,0,0,0,[[7426,120],7426],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7427,7428],[7426,[[7430,[7429]]]],[7427,7431],[7426,[[7432,[7429]]]],[7427,7433],[7426,[[7434,[7429]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[7435,120],7435],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7436,7437],[7435,[[7439,[7438]]]],[7436,7440],[7435,[[7441,[7438]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[7442,7443],[7444,[[7446,[7445]]]],[7442,7447],[7444,[[7448,[7445]]]],[7442,7449],[7444,[[7450,[7445]]]],[[7444,120],7444],[-1,-2,[],[]],[-1,-2,[],[]],[7442,7451],[7444,[[7452,[7445]]]],[-1,-1,[]],[-1,-2,[],[]],[7442,7453],[7444,[[7454,[7445]]]],[7442,7455],[7444,[[7456,[7445]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[7457,120],7457],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7458,7459],[7458,7460],[7458,7461],[7457,[[7463,[7462]]]],[7458,7464],[7457,[[7465,[7462]]]],[7458,7466],[7457,[[7467,[7462]]]],[7458,7468],[7457,[[7469,[7462]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7470,120],7470],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7471,7472],[7470,[[7474,[7473]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7475,120],7475],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7476,7477],[7476,7478],[7475,[[7480,[7479]]]],[7476,7481],[7475,[[7482,[7479]]]],[7476,7483],[7475,[[7484,[7479]]]],[7476,7485],[7475,[[7486,[7479]]]],[7476,7487],[7475,[[7488,[7479]]]],[7476,7489],[7475,[[7490,[7479]]]],[7476,7491],[7475,[[7492,[7479]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[7493,120],7493],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7494,7495],[7494,7496],[7494,7497],[7493,[[7499,[7498]]]],[7494,7500],[7493,[[7501,[7498]]]],[7494,7502],[7493,[[7503,[7498]]]],[7494,7504],[7493,[[7505,[7498]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[7506,120],7506],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7507,7508],[7506,[[7510,[7509]]]],[7507,7511],[7506,[[7512,[7509]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7513,120],7513],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7514,7515],[7513,[[7517,[7516]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[7518,120],7518],[-1,-2,[],[]],[-1,-2,[],[]],[7519,7520],[7518,[[7522,[7521]]]],[-1,-1,[]],[-1,-2,[],[]],[7519,7523],[7518,[[7524,[7521]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[7525,120],7525],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7526,7527],[7525,[[7529,[7528]]]],[7526,7530],[7525,[[7531,[7528]]]],[7526,7532],[7525,[[7533,[7528]]]],[7526,7534],[7525,[[7535,[7528]]]],[7526,7536],[7525,[[7537,[7528]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7538,7539],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7540,120],7540],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7541,7542],[7540,[[7544,[7543]]]],[7541,7545],[7540,[[7546,[7543]]]],[7541,7547],[7540,[[7548,[7543]]]],[7541,7549],[7540,[[7550,[7543]]]],[7541,7551],[7540,[[7552,[7543]]]],[7541,7553],[7540,[[7554,[7543]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7555,7556],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[7557,120],7557],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7558,7559],[7557,[[7561,[7560]]]],[7558,7562],[7557,[[7563,[7560]]]],[-1,-2,[],[]],[7558,7564],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[7565,120],7565],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7566,7567],[7565,[[7569,[7568]]]],[7566,7570],[7565,[[7571,[7568]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[7572,120],7572],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7573,7574],[7572,[[7576,[7575]]]],[7573,7577],[7572,[[7578,[7575]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[7579,120],7579],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7580,7581],[7579,[[7583,[7582]]]],[7580,7584],[7579,[[7585,[7582]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[7586,120],7586],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7586,[[7588,[7587]]]],[7589,7590],[7589,7591],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7592,120],7592],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7593,7594],[7592,[[7596,[7595]]]],[7593,7597],[7592,[[7598,[7595]]]],[7593,7599],[7592,[[7600,[7595]]]],[7593,7601],[7592,[[7602,[7595]]]],[7593,7603],[7593,7604],[7592,[[7605,[7595]]]],[7592,[[7606,[7595]]]],[7593,7607],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7608,7609],[7608,7610],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7611,7612],[7611,7613],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7614,7615],[7614,7616],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7617,7618],[7617,7619],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7620,7621],[7620,7622],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7623,7624],[7623,7625],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7626,7627],[7626,7628],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7629,7630],[7629,7631],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7632,7633],[7632,7634],[7632,7635],[7632,7636],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7637,7638],[7637,7639],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7640,7641],[7640,7642],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7643,7644],[7643,7645],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7646,7647],[7646,7648],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7649,7650],[7649,7651],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7652,7653],[7652,7654],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7655,7656],[7655,7657],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7658,7659],[7658,7660],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7661,120],7661],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7662,7663],[7661,[[7665,[7664]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7666,120],7666],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7667,7668],[7666,[[7670,[7669]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7671,120],7671],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7672,7673],[7671,[[7675,[7674]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7676,120],7676],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7677,7678],[7676,[[7680,[7679]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7681,120],7681],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7682,7683],[7681,[[7685,[7684]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7686,120],7686],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7687,7688],[7686,[[7690,[7689]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7691,120],7691],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7692,7693],[7691,[[7695,[7694]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7696,120],7696],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7697,7698],[7696,[[7700,[7699]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7701,120],7701],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7702,7703],[7701,[[7705,[7704]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7706,120],7706],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7707,7708],[7706,[[7710,[7709]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7711,120],7711],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7712,7713],[7711,[[7715,[7714]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7716,120],7716],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7717,7718],[7716,[[7720,[7719]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7721,120],7721],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7722,7723],[7721,[[7725,[7724]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7726,120],7726],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7727,7728],[7726,[[7730,[7729]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7731,120],7731],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[7732,7733],[7731,[[7735,[7734]]]],[7732,7736],[7731,[[7737,[7734]]]],[7732,7738],[7731,[[7739,[7734]]]],[7732,7740],[7731,[[7741,[7734]]]],[7732,7742],[7732,7743],[7731,[[7744,[7734]]]],[7732,7745],[7731,[[7746,[7734]]]],[7732,7747],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[7748,120],7748],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[7749,7750],[7748,[[7752,[7751]]]],[7749,7753],[7748,[[7754,[7751]]]],[7749,7755],[7748,[[7756,[7751]]]],[7749,7757],[7748,[[7758,[7751]]]],[7749,7759],[7748,[[7760,[7751]]]],[-1,89,[]],0,0,0,0,0,[[7761,120],7761],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7762,7763],[7761,[[7765,[7764]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[74,7766],0,[74,7767],0,[74,7768],0,[74,7769],0,[74,7770],0,[74,7771],[-1,-1,[]],0,[[74,98],7772],[74,[[0,[[101,[],[[100,[7772]]]]]]]],0,[74,7773],0,[74,7774],[-1,-2,[],[]],0,[[74,98],7775],[74,[[0,[[101,[],[[100,[7775]]]]]]]],0,[74,7776],0,[74,7777],0,[74,7778],0,[74,7779],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7780,7781],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[7782,120],7782],[-1,-2,[],[]],[-1,-2,[],[]],[7782,[[7784,[7783]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7785,120],7785],[-1,-2,[],[]],[-1,-2,[],[]],[7786,7787],[7785,[[7789,[7788]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7790,120],7790],[-1,-2,[],[]],[-1,-2,[],[]],[7791,7792],[7790,[[7794,[7793]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[7795,120],7795],[-1,-2,[],[]],[-1,-2,[],[]],[7795,[[7797,[7796]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[7798,120],7798],[-1,-2,[],[]],[-1,-2,[],[]],[7798,[[7800,[7799]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7801,120],7801],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7802,7803],[7801,[[7805,[7804]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[7806,120],7806],[-1,-2,[],[]],[-1,-2,[],[]],[7806,[[7808,[7807]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7809,120],7809],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7810,7811],[7809,[[7813,[7812]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7814,120],7814],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7815,7816],[7814,[[7818,[7817]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7819,120],7819],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7820,7821],[7819,[[7823,[7822]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[7824,120],7824],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7824,[[7826,[7825]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7827,120],7827],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7828,7829],[7827,[[7831,[7830]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[7832,120],7832],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7833,7834],[7832,[[7836,[7835]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[75,7837],[-1,-2,[],[]],[-1,-2,[],[]],0,[75,7838],0,[75,7839],0,[75,7840],0,[75,7841],0,[75,7842],0,[75,7843],0,[75,7844],0,[75,7845],0,[75,7846],0,[75,7847],0,[75,7848],0,[75,7849],0,[75,7850],0,[75,7851],0,[75,7852],0,[75,7853],0,[75,7854],0,[75,7855],[-1,-1,[]],0,[75,7856],0,[75,7857],0,[75,7858],0,[75,7859],0,[75,7860],0,[75,7861],0,[75,7862],[-1,-2,[],[]],0,[75,7863],0,[75,7864],0,[75,7865],0,[75,7866],0,[75,7867],0,[75,7868],0,[75,7869],0,[75,7870],0,[75,7871],0,[75,7872],0,[75,7873],0,[75,7874],0,[75,7875],0,[75,7876],0,[75,7877],0,[75,7878],0,[75,7879],0,[75,7880],0,[75,7881],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,[75,7882],0,[75,7883],0,[75,7884],0,[75,7885],0,[75,7886],0,[75,7887],0,[75,7888],0,[75,7889],0,[75,7890],0,[75,7891],0,[75,7892],0,[75,7893],0,[75,7894],0,[75,7895],0,[75,7896],0,[75,7897],0,[75,7898],0,[75,7899],0,[75,7900],0,[75,7901],0,[75,7902],0,0,0,0,0,[[7903,120],7903],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[7904,7905],[7903,[[7907,[7906]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[7908,120],7908],[-1,-2,[],[]],[-1,-2,[],[]],[7909,7910],[7908,[[7912,[7911]]]],[7909,7913],[7908,[[7914,[7911]]]],[7909,7915],[7908,[[7916,[7911]]]],[7909,7917],[7908,[[7918,[7911]]]],[7909,7919],[7908,[[7920,[7911]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[7921,120],7921],[-1,-2,[],[]],[-1,-2,[],[]],[7922,7923],[7921,[[7925,[7924]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[7922,7926],[7921,[[7927,[7924]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7928,120],7928],[-1,-2,[],[]],[-1,-2,[],[]],[7929,7930],[7928,[[7932,[7931]]]],[7929,7933],[7928,[[7934,[7931]]]],[7929,7935],[7928,[[7936,[7931]]]],[7929,7937],[7928,[[7938,[7931]]]],[7929,7939],[7928,[[7940,[7931]]]],[7929,7941],[7928,[[7942,[7931]]]],[7929,7943],[7928,[[7944,[7931]]]],[7929,7945],[7928,[[7946,[7931]]]],[7929,7947],[7928,[[7948,[7931]]]],[7929,7949],[7928,[[7950,[7931]]]],[7929,7951],[7928,[[7952,[7931]]]],[7929,7953],[7928,[[7954,[7931]]]],[-1,-1,[]],[-1,-2,[],[]],[7929,7955],[7928,[[7956,[7931]]]],[7929,7957],[7928,[[7958,[7931]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[7929,7959],[7928,[[7960,[7931]]]],[7929,7961],[7928,[[7962,[7931]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[7963,120],7963],[-1,-2,[],[]],[-1,-2,[],[]],[7964,7965],[7963,[[7967,[7966]]]],[7964,7968],[7963,[[7969,[7966]]]],[7964,7970],[7963,[[7971,[7966]]]],[-1,-1,[]],[-1,-2,[],[]],[7964,7972],[7963,[[7973,[7966]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[7964,7974],[7963,[[7975,[7966]]]],0,0,0,0,0,0,0,0,0,0,0,[[7976,120],7976],[-1,-2,[],[]],[-1,-2,[],[]],[7977,7978],[7976,[[7980,[7979]]]],[7977,7981],[7976,[[7982,[7979]]]],[7977,7983],[7976,[[7984,[7979]]]],[7977,7985],[7976,[[7986,[7979]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7987,120],7987],[-1,-2,[],[]],[-1,-2,[],[]],[7988,7989],[7987,[[7991,[7990]]]],[7988,7992],[7987,[[7993,[7990]]]],[7988,7994],[7987,[[7995,[7990]]]],[7988,7996],[7987,[[7997,[7990]]]],[7988,7998],[7987,[[7999,[7990]]]],[7988,8000],[7987,[[8001,[7990]]]],[7988,8002],[7987,[[8003,[7990]]]],[7988,8004],[7987,[[8005,[7990]]]],[-1,-1,[]],[-1,-2,[],[]],[7988,8006],[7987,[[8007,[7990]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8008,120],8008],[-1,-2,[],[]],[-1,-2,[],[]],[8009,8010],[8008,[[8012,[8011]]]],[8009,8013],[8008,[[8014,[8011]]]],[8009,8015],[8008,[[8016,[8011]]]],[8009,8017],[8008,[[8018,[8011]]]],[8009,8019],[8008,[[8020,[8011]]]],[8009,8021],[8008,[[8022,[8011]]]],[8009,8023],[8008,[[8024,[8011]]]],[8009,8025],[8008,[[8026,[8011]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[8027,8028],[8029,[[8031,[8030]]]],[8027,8032],[8029,[[8033,[8030]]]],[[8029,120],8029],[-1,-2,[],[]],[-1,-2,[],[]],[8027,8034],[8029,[[8035,[8030]]]],[8027,8036],[8029,[[8037,[8030]]]],[8027,8038],[8029,[[8039,[8030]]]],[8027,8040],[8029,[[8041,[8030]]]],[8027,8042],[8029,[[8043,[8030]]]],[8027,8044],[8029,[[8045,[8030]]]],[8027,8046],[8029,[[8047,[8030]]]],[8027,8048],[8029,[[8049,[8030]]]],[-1,-1,[]],[8027,8050],[8029,[[8051,[8030]]]],[8027,8052],[8029,[[8053,[8030]]]],[8027,8054],[8029,[[8055,[8030]]]],[-1,-2,[],[]],[8027,8056],[8029,[[8057,[8030]]]],[8027,8058],[8029,[[8059,[8030]]]],[8027,8060],[8029,[[8061,[8030]]]],[8027,8062],[8029,[[8063,[8030]]]],[8027,8064],[8029,[[8065,[8030]]]],[8027,8066],[8029,[[8067,[8030]]]],[8027,8068],[8029,[[8069,[8030]]]],[8027,8070],[8029,[[8071,[8030]]]],[8027,8072],[8029,[[8073,[8030]]]],[8027,8074],[8029,[[8075,[8030]]]],[8027,8076],[8029,[[8077,[8030]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8078,120],8078],[-1,-2,[],[]],[-1,-2,[],[]],[8079,8080],[8078,[[8082,[8081]]]],[-1,-1,[]],[8079,8083],[8078,[[8084,[8081]]]],[8079,8085],[8078,[[8086,[8081]]]],[8079,8087],[8078,[[8088,[8081]]]],[8079,8089],[8078,[[8090,[8081]]]],[8079,8091],[8078,[[8092,[8081]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8093,8094],[8093,8095],[8093,8096],[8093,8097],[8093,8098],[8093,8099],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8100,120],8100],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[8101,8102],[8100,[[8104,[8103]]]],[8101,8105],[8100,[[8106,[8103]]]],[8101,8107],[8100,[[8108,[8103]]]],[8101,8109],[8100,[[8110,[8103]]]],[8101,8111],[8100,[[8112,[8103]]]],[8101,8113],[8100,[[8114,[8103]]]],[-1,-2,[],[]],[8101,8115],[8100,[[8116,[8103]]]],[8101,8117],[8100,[[8118,[8103]]]],[8101,8119],[8100,[[8120,[8103]]]],[8101,8121],[8100,[[8122,[8103]]]],[8101,8123],[8100,[[8124,[8103]]]],[8101,8125],[8100,[[8126,[8103]]]],[8101,8127],[8100,[[8128,[8103]]]],[8101,8129],[8100,[[8130,[8103]]]],[8101,8131],[8100,[[8132,[8103]]]],[8101,8133],[8100,[[8134,[8103]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8135,120],8135],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[8136,8137],[8135,[[8139,[8138]]]],[8136,8140],[8135,[[8141,[8138]]]],[8136,8142],[8135,[[8143,[8138]]]],[8136,8144],[8135,[[8145,[8138]]]],[8136,8146],[8135,[[8147,[8138]]]],[8136,8148],[8135,[[8149,[8138]]]],[-1,-2,[],[]],[8136,8150],[8135,[[8151,[8138]]]],[8136,8152],[8135,[[8153,[8138]]]],[8136,8154],[8135,[[8155,[8138]]]],[8136,8156],[8135,[[8157,[8138]]]],[8136,8158],[8135,[[8159,[8138]]]],[8136,8160],[8135,[[8161,[8138]]]],[8136,8162],[8135,[[8163,[8138]]]],[8136,8164],[8135,[[8165,[8138]]]],[8136,8166],[8135,[[8167,[8138]]]],[8136,8168],[8135,[[8169,[8138]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8170,120],8170],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[8171,8172],[8171,8173],[8171,8174],[8171,8175],[8171,8176],[8171,8177],[-1,-2,[],[]],[8171,8178],[8171,8179],[8171,8180],[8171,8181],[8171,8182],[8171,8183],[8170,[[8185,[8184]]]],[8171,8186],[8170,[[8187,[8184]]]],[8171,8188],[8170,[[8189,[8184]]]],[8171,8190],[8170,[[8191,[8184]]]],[8171,8192],[8170,[[8193,[8184]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8194,120],8194],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[8195,8196],[8195,8197],[8195,8198],[8195,8199],[8195,8200],[8195,8201],[-1,-2,[],[]],[8195,8202],[8195,8203],[8195,8204],[8195,8205],[8195,8206],[8195,8207],[8194,[[8209,[8208]]]],[8195,8210],[8194,[[8211,[8208]]]],[8195,8212],[8194,[[8213,[8208]]]],[8195,8214],[8194,[[8215,[8208]]]],[8195,8216],[8194,[[8217,[8208]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[8218,120],8218],[-1,-2,[],[]],[-1,-2,[],[]],[8219,8220],[8218,[[8222,[8221]]]],[-1,-1,[]],[-1,-2,[],[]],[8219,8223],[8218,[[8224,[8221]]]],[8219,8225],[8218,[[8226,[8221]]]],[8219,8227],[8218,[[8228,[8221]]]],[8219,8229],[8218,[[8230,[8221]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8231,8232],[8231,8233],[8231,8234],[8231,8235],[8231,8236],[8231,8237],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8238,120],8238],[-1,-2,[],[]],[-1,-2,[],[]],[8239,8240],[8238,[[8242,[8241]]]],[8239,8243],[8238,[[8244,[8241]]]],[8239,8245],[8238,[[8246,[8241]]]],[8239,8247],[8238,[[8248,[8241]]]],[8239,8249],[8238,[[8250,[8241]]]],[8239,8251],[8238,[[8252,[8241]]]],[8239,8253],[8238,[[8254,[8241]]]],[8239,8255],[8238,[[8256,[8241]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8257,120],8257],[-1,-2,[],[]],[-1,-2,[],[]],[8258,8259],[8257,[[8261,[8260]]]],[8258,8262],[8257,[[8263,[8260]]]],[8258,8264],[8257,[[8265,[8260]]]],[8258,8266],[8257,[[8267,[8260]]]],[8258,8268],[8257,[[8269,[8260]]]],[8258,8270],[8257,[[8271,[8260]]]],[8258,8272],[8257,[[8273,[8260]]]],[8258,8274],[8257,[[8275,[8260]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[8276,120],8276],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8277,8278],[8276,[[8280,[8279]]]],[8277,8281],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[8282,120],8282],[-1,-2,[],[]],[-1,-2,[],[]],[8283,8284],[8282,[[8286,[8285]]]],[-1,-1,[]],[8283,8287],[8282,[[8288,[8285]]]],[-1,-2,[],[]],[8283,8289],[8282,[[8290,[8285]]]],[8283,8291],[8282,[[8292,[8285]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8283,8293],[8282,[[8294,[8285]]]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8295,8296],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8297,8298],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8299,8300],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8301,8302],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8303,8304],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[8305,120],8305],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8306,8307],[8305,[[8309,[8308]]]],[8306,8310],[8305,[[8311,[8308]]]],[8306,8312],[8305,[[8313,[8308]]]],[8306,8314],[8305,[[8315,[8308]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[8316,120],8316],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8317,8318],[8316,[[8320,[8319]]]],[8317,8321],[8316,[[8322,[8319]]]],[8317,8323],[8316,[[8324,[8319]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[8325,120],8325],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[8326,8327],[8325,[[8329,[8328]]]],[-1,-2,[],[]],[8326,8330],[8325,[[8331,[8328]]]],[8326,8332],[8325,[[8333,[8328]]]],[8326,8334],[8325,[[8335,[8328]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8326,8336],[8325,[[8337,[8328]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8338,120],8338],[-1,-2,[],[]],[-1,-2,[],[]],[8339,8340],[8338,[[8342,[8341]]]],[8339,8343],[8338,[[8344,[8341]]]],[8339,8345],[8338,[[8346,[8341]]]],[8339,8347],[8338,[[8348,[8341]]]],[8339,8349],[8338,[[8350,[8341]]]],[8339,8351],[8338,[[8352,[8341]]]],[-1,-1,[]],[8339,8353],[8338,[[8354,[8341]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[8355,120],8355],[-1,-2,[],[]],[-1,-2,[],[]],[8356,8357],[8355,[[8359,[8358]]]],[8356,8360],[8355,[[8361,[8358]]]],[8356,8362],[8355,[[8363,[8358]]]],[8356,8364],[8355,[[8365,[8358]]]],[8356,8366],[8355,[[8367,[8358]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[8368,8369],[8370,[[8372,[8371]]]],[[8370,120],8370],[-1,-2,[],[]],[-1,-2,[],[]],[8368,8373],[8370,[[8374,[8371]]]],[8368,8375],[8370,[[8376,[8371]]]],[8368,8377],[8370,[[8378,[8371]]]],[8368,8379],[8370,[[8380,[8371]]]],[8368,8381],[8370,[[8382,[8371]]]],[8368,8383],[8370,[[8384,[8371]]]],[8368,8385],[8370,[[8386,[8371]]]],[8368,8387],[8370,[[8388,[8371]]]],[8368,8389],[8370,[[8390,[8371]]]],[8368,8391],[8370,[[8392,[8371]]]],[8368,8393],[8370,[[8394,[8371]]]],[8368,8395],[8370,[[8396,[8371]]]],[8368,8397],[8370,[[8398,[8371]]]],[8368,8399],[8370,[[8400,[8371]]]],[8368,8401],[8370,[[8402,[8371]]]],[8368,8403],[8370,[[8404,[8371]]]],[8368,8405],[8370,[[8406,[8371]]]],[8368,8407],[8370,[[8408,[8371]]]],[-1,-1,[]],[-1,-2,[],[]],[8368,8409],[8370,[[8410,[8371]]]],[8368,8411],[8370,[[8412,[8371]]]],[8368,8413],[8370,[[8414,[8371]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8415,120],8415],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8416,8417],[8415,[[8419,[8418]]]],0,0,0,0,0,[[8420,120],8420],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8421,8422],[8420,[[8424,[8423]]]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8425,8426],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8427,8428],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8429,8430],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8431,8432],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8433,8434],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8435,120],8435],[-1,-2,[],[]],[-1,-2,[],[]],[8436,8437],[8435,[[8439,[8438]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8440,120],8440],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[8441,8442],[8440,[[8444,[8443]]]],[8441,8445],[8440,[[8446,[8443]]]],[8441,8447],[8440,[[8448,[8443]]]],[8441,8449],[8440,[[8450,[8443]]]],[8441,8451],[8440,[[8452,[8443]]]],[8441,8453],[8440,[[8454,[8443]]]],[-1,-2,[],[]],[8441,8455],[8440,[[8456,[8443]]]],[8441,8457],[8440,[[8458,[8443]]]],[8441,8459],[8440,[[8460,[8443]]]],[8441,8461],[8441,8462],[8440,[[8463,[8443]]]],[8441,8464],[8440,[[8465,[8443]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8466,120],8466],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8467,8468],[8467,8469],[8466,[[8471,[8470]]]],[8467,8472],[8467,8473],[8466,[[8474,[8470]]]],[8467,8475],[8466,[[8476,[8470]]]],[8467,8477],[8466,[[8478,[8470]]]],[8467,8479],[8466,[[8480,[8470]]]],[8467,8481],[8466,[[8482,[8470]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8483,120],8483],[-1,-2,[],[]],[-1,-2,[],[]],[8484,8485],[8483,[[8487,[8486]]]],[-1,-1,[]],[-1,-2,[],[]],[8484,8488],[8483,[[8489,[8486]]]],[8484,8490],[8483,[[8491,[8486]]]],[8484,8492],[8483,[[8493,[8486]]]],[8484,8494],[8483,[[8495,[8486]]]],[8484,8496],[8483,[[8497,[8486]]]],[8484,8498],[8483,[[8499,[8486]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8484,8500],[8483,[[8501,[8486]]]],0,0,0,0,0,0,0,0,0,[[8502,120],8502],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8503,8504],[8502,[[8506,[8505]]]],[8503,8507],[8502,[[8508,[8505]]]],[8503,8509],[8502,[[8510,[8505]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[8511,120],8511],[-1,-2,[],[]],[-1,-2,[],[]],[8512,8513],[8511,[[8515,[8514]]]],[-1,-1,[]],[-1,-2,[],[]],[8512,8516],[8511,[[8517,[8514]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8518,120],8518],[-1,-2,[],[]],[-1,-2,[],[]],[8519,8520],[8518,[[8522,[8521]]]],[8519,8523],[8518,[[8524,[8521]]]],[8519,8525],[8518,[[8526,[8521]]]],[8519,8527],[8518,[[8528,[8521]]]],[-1,-1,[]],[8519,8529],[8518,[[8530,[8521]]]],[8519,8531],[8518,[[8532,[8521]]]],[8519,8533],[8518,[[8534,[8521]]]],[-1,-2,[],[]],[8519,8535],[8518,[[8536,[8521]]]],[8519,8537],[8518,[[8538,[8521]]]],[8519,8539],[8518,[[8540,[8521]]]],[8519,8541],[8518,[[8542,[8521]]]],[8519,8543],[8518,[[8544,[8521]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[8519,8545],[8518,[[8546,[8521]]]],[-1,89,[]],[8519,8547],[8518,[[8548,[8521]]]],[8519,8549],[8518,[[8550,[8521]]]],[8519,8551],[8518,[[8552,[8521]]]],[8519,8553],[8518,[[8554,[8521]]]],[8519,8555],[8518,[[8556,[8521]]]],[8519,8557],[8518,[[8558,[8521]]]],[8519,8559],[8518,[[8560,[8521]]]],[8519,8561],[8518,[[8562,[8521]]]],[8519,8563],[8518,[[8564,[8521]]]],[8519,8565],[8518,[[8566,[8521]]]],[8519,8567],[8518,[[8568,[8521]]]],[8519,8569],[8518,[[8570,[8521]]]],[8519,8571],[8518,[[8572,[8521]]]],[8519,8573],[8518,[[8574,[8521]]]],[8519,8575],[8518,[[8576,[8521]]]],[8519,8577],[8518,[[8578,[8521]]]],[8519,8579],[8518,[[8580,[8521]]]],0,0,0,0,0,0,0,[[8581,120],8581],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8582,8583],[8581,[[8585,[8584]]]],[8582,8586],[8581,[[8587,[8584]]]],0,0,0,0,0,0,0,[[8588,120],8588],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8589,8590],[8588,[[8592,[8591]]]],[8589,8593],[8588,[[8594,[8591]]]],0,0,0,0,0,[[8595,120],8595],[-1,-2,[],[]],[-1,-2,[],[]],[8596,8597],[8595,[[8599,[8598]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8600,120],8600],[-1,-2,[],[]],[-1,-2,[],[]],[8601,8602],[8600,[[8604,[8603]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8605,120],8605],[-1,-2,[],[]],[-1,-2,[],[]],[8606,8607],[8605,[[8609,[8608]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8610,120],8610],[-1,-2,[],[]],[-1,-2,[],[]],[8611,8612],[8610,[[8614,[8613]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8615,120],8615],[-1,-2,[],[]],[-1,-2,[],[]],[8616,8617],[8615,[[8619,[8618]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8620,120],8620],[-1,-2,[],[]],[-1,-2,[],[]],[8621,8622],[8620,[[8624,[8623]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8625,120],8625],[-1,-2,[],[]],[-1,-2,[],[]],[8626,8627],[8625,[[8629,[8628]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8630,120],8630],[-1,-2,[],[]],[-1,-2,[],[]],[8631,8632],[8630,[[8634,[8633]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8635,120],8635],[-1,-2,[],[]],[-1,-2,[],[]],[8636,8637],[8635,[[8639,[8638]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8640,120],8640],[-1,-2,[],[]],[-1,-2,[],[]],[8641,8642],[8640,[[8644,[8643]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8645,120],8645],[-1,-2,[],[]],[-1,-2,[],[]],[8646,8647],[8645,[[8649,[8648]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8650,120],8650],[-1,-2,[],[]],[-1,-2,[],[]],[8651,8652],[8650,[[8654,[8653]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8655,120],8655],[-1,-2,[],[]],[-1,-2,[],[]],[8656,8657],[8655,[[8659,[8658]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8660,120],8660],[-1,-2,[],[]],[-1,-2,[],[]],[8661,8662],[8660,[[8664,[8663]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8665,120],8665],[-1,-2,[],[]],[-1,-2,[],[]],[8666,8667],[8665,[[8669,[8668]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8670,120],8670],[-1,-2,[],[]],[-1,-2,[],[]],[8671,8672],[8670,[[8674,[8673]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8675,120],8675],[-1,-2,[],[]],[-1,-2,[],[]],[8676,8677],[8675,[[8679,[8678]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8680,120],8680],[-1,-2,[],[]],[-1,-2,[],[]],[8681,8682],[8680,[[8684,[8683]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[76,8685],0,[76,8686],0,[76,8687],0,[76,8688],0,[76,8689],0,[76,8690],0,[76,8691],0,[76,8692],0,[76,8693],0,[76,8694],0,[76,8695],0,[76,8696],0,[76,8697],0,[76,8698],0,[76,8699],[-1,-1,[]],0,[76,8700],0,[76,8701],[-1,-2,[],[]],0,[76,8702],0,[76,8703],0,[76,8704],0,[76,8705],0,[76,8706],0,[76,8707],0,[76,8708],0,[76,8709],0,[76,8710],0,[76,8711],0,[76,8712],0,[76,8713],0,[76,8714],0,[76,8715],0,[76,8716],0,[76,8717],0,[76,8718],0,[76,8719],0,[76,8720],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,[76,8721],0,[76,8722],0,[76,8723],0,[76,8724],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8725,120],8725],[-1,-2,[],[]],[-1,-2,[],[]],[8726,8727],[8725,[[8729,[8728]]]],[8726,8730],[8725,[[8731,[8728]]]],[8726,8732],[8725,[[8733,[8728]]]],[8726,8734],[8725,[[8735,[8728]]]],[8726,8736],[8725,[[8737,[8728]]]],[8726,8738],[8725,[[8739,[8728]]]],[8726,8740],[8725,[[8741,[8728]]]],[8726,8742],[8725,[[8743,[8728]]]],[8726,8744],[8725,[[8745,[8728]]]],[8726,8746],[8725,[[8747,[8728]]]],[8726,8748],[8725,[[8749,[8728]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8750,120],8750],[-1,-2,[],[]],[-1,-2,[],[]],[8751,8752],[8750,[[8754,[8753]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8755,120],8755],[-1,-2,[],[]],[-1,-2,[],[]],[8756,8757],[8755,[[8759,[8758]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8760,120],8760],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8761,8762],[8760,[[8764,[8763]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8765,120],8765],[-1,-2,[],[]],[-1,-2,[],[]],[8766,8767],[8765,[[8769,[8768]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8770,120],8770],[-1,-2,[],[]],[-1,-2,[],[]],[8771,8772],[8770,[[8774,[8773]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8775,120],8775],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8776,8777],[8775,[[8779,[8778]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8780,120],8780],[-1,-2,[],[]],[-1,-2,[],[]],[8781,8782],[8780,[[8784,[8783]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8785,120],8785],[-1,-2,[],[]],[-1,-2,[],[]],[8786,8787],[8785,[[8789,[8788]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8790,120],8790],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8791,8792],[8790,[[8794,[8793]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8795,120],8795],[-1,-2,[],[]],[-1,-2,[],[]],[8796,8797],[8795,[[8799,[8798]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8800,120],8800],[-1,-2,[],[]],[-1,-2,[],[]],[8801,8802],[8800,[[8804,[8803]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8805,120],8805],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8806,8807],[8805,[[8809,[8808]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8810,120],8810],[-1,-2,[],[]],[-1,-2,[],[]],[8811,8812],[8810,[[8814,[8813]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8815,120],8815],[-1,-2,[],[]],[-1,-2,[],[]],[8816,8817],[8815,[[8819,[8818]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[8820,8821],[8822,[[8824,[8823]]]],[8820,8825],[8822,[[8826,[8823]]]],[[8822,120],8822],[-1,-2,[],[]],[-1,-2,[],[]],[8820,8827],[8822,[[8828,[8823]]]],[8820,8829],[8822,[[8830,[8823]]]],[-1,-1,[]],[-1,-2,[],[]],[8820,8831],[8822,[[8832,[8823]]]],[8820,8833],[8822,[[8834,[8823]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8835,120],8835],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8836,8837],[8835,[[8839,[8838]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[8840,120],8840],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8841,8842],[8841,8843],[8840,[[8845,[8844]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[8846,120],8846],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8847,8848],[8847,8849],[8846,[[8851,[8850]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8852,120],8852],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8853,8854],[8852,[[8856,[8855]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[8857,120],8857],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8858,8859],[8857,[[8861,[8860]]]],[8858,8862],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8863,8864],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8865,120],8865],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8866,8867],[8865,[[8869,[8868]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8870,120],8870],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8871,8872],[8870,[[8874,[8873]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8875,120],8875],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8876,8877],[8875,[[8879,[8878]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8880,120],8880],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8881,8882],[8880,[[8884,[8883]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8885,120],8885],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8886,8887],[8885,[[8889,[8888]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8890,120],8890],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8891,8892],[8890,[[8894,[8893]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8895,120],8895],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8896,8897],[8895,[[8899,[8898]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8900,120],8900],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8901,8902],[8900,[[8904,[8903]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8905,120],8905],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8906,8907],[8905,[[8909,[8908]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8910,120],8910],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8911,8912],[8910,[[8914,[8913]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8915,120],8915],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8916,8917],[8915,[[8919,[8918]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[8920,120],8920],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8921,8922],[8920,[[8924,[8923]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[8925,120],8925],[-1,-2,[],[]],[-1,-2,[],[]],[8926,8927],[8925,[[8929,[8928]]]],[8926,8930],[8925,[[8931,[8928]]]],[-1,-1,[]],[-1,-2,[],[]],[8926,8932],[8925,[[8933,[8928]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[8934,120],8934],[-1,-2,[],[]],[-1,-2,[],[]],[8935,8936],[8934,[[8938,[8937]]]],[-1,-1,[]],[-1,-2,[],[]],[8935,8939],[8934,[[8940,[8937]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8935,8941],[8934,[[8942,[8937]]]],0,0,0,0,0,[[8943,120],8943],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8944,8945],[8943,[[8947,[8946]]]],0,0,0,0,0,[[8948,120],8948],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8949,8950],[8948,[[8952,[8951]]]],0,0,0,0,0,[[8953,120],8953],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8954,8955],[8953,[[8957,[8956]]]],0,0,0,0,0,[[8958,120],8958],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[8959,8960],[8958,[[8962,[8961]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[77,8963],0,[77,8964],0,[77,8965],0,[77,8966],0,[77,8967],0,[77,8968],0,[77,8969],0,[77,8970],0,[77,8971],0,[77,8972],0,[77,8973],0,[77,8974],0,[77,8975],[-1,-1,[]],[-1,-2,[],[]],0,[77,8976],0,[77,8977],0,[77,8978],0,[77,8979],0,[77,8980],0,[77,8981],0,[77,8982],0,[77,8983],0,[77,8984],0,[77,8985],0,[77,8986],0,[77,8987],0,[77,8988],0,[77,8989],0,[77,8990],0,[77,8991],0,[77,8992],0,[77,8993],0,[77,8994],0,[77,8995],0,[77,8996],0,[77,8997],0,[77,8998],0,[77,8999],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[9000,120],9000],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9001,9002],[9000,[[9004,[9003]]]],[9001,9005],[9000,[[9006,[9003]]]],[9001,9007],[9000,[[9008,[9003]]]],[9001,9009],[9000,[[9010,[9003]]]],[9001,9011],[9000,[[9012,[9003]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9013,120],9013],[-1,-2,[],[]],[-1,-2,[],[]],[9014,9015],[9013,[[9017,[9016]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[9018,120],9018],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9019,9020],[9018,[[9022,[9021]]]],[9019,9023],[9018,[[9024,[9021]]]],[9019,9025],[9018,[[9026,[9021]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9027,120],9027],[-1,-2,[],[]],[-1,-2,[],[]],[9028,9029],[9027,[[9031,[9030]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9032,120],9032],[-1,-2,[],[]],[-1,-2,[],[]],[9033,9034],[9032,[[9036,[9035]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9037,120],9037],[-1,-2,[],[]],[-1,-2,[],[]],[9038,9039],[9037,[[9041,[9040]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9042,120],9042],[-1,-2,[],[]],[-1,-2,[],[]],[9043,9044],[9042,[[9046,[9045]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9047,120],9047],[-1,-2,[],[]],[-1,-2,[],[]],[9048,9049],[9047,[[9051,[9050]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[9052,120],9052],[-1,-2,[],[]],[-1,-2,[],[]],[9053,9054],[9052,[[9056,[9055]]]],[9053,9057],[9052,[[9058,[9055]]]],[9053,9059],[9052,[[9060,[9055]]]],[-1,-1,[]],[-1,-2,[],[]],[9053,9061],[9052,[[9062,[9055]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9063,120],9063],[-1,-2,[],[]],[-1,-2,[],[]],[9064,9065],[9063,[[9067,[9066]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9068,120],9068],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9069,9070],[9068,[[9072,[9071]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9073,120],9073],[-1,-2,[],[]],[-1,-2,[],[]],[9074,9075],[9073,[[9077,[9076]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[9078,120],9078],[-1,-2,[],[]],[-1,-2,[],[]],[9079,9080],[9078,[[9082,[9081]]]],[9079,9083],[9078,[[9084,[9081]]]],[9079,9085],[9078,[[9086,[9081]]]],[9079,9087],[9078,[[9088,[9081]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9089,120],9089],[-1,-2,[],[]],[-1,-2,[],[]],[9089,[[9091,[9090]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9092,120],9092],[-1,-2,[],[]],[-1,-2,[],[]],[9092,[[9094,[9093]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9095,120],9095],[-1,-2,[],[]],[-1,-2,[],[]],[9095,[[9097,[9096]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9098,120],9098],[-1,-2,[],[]],[-1,-2,[],[]],[9098,[[9100,[9099]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9101,120],9101],[-1,-2,[],[]],[-1,-2,[],[]],[9101,[[9103,[9102]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9104,120],9104],[-1,-2,[],[]],[-1,-2,[],[]],[9104,[[9106,[9105]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9107,120],9107],[-1,-2,[],[]],[-1,-2,[],[]],[9107,[[9109,[9108]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9110,120],9110],[-1,-2,[],[]],[-1,-2,[],[]],[9110,[[9112,[9111]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9113,120],9113],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9114,9115],[9113,[[9117,[9116]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9118,120],9118],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9119,9120],[9118,[[9122,[9121]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[9123,9124],[9125,[[9127,[9126]]]],[9123,9128],[9125,[[9129,[9126]]]],[[9125,120],9125],[-1,-2,[],[]],[-1,-2,[],[]],[9123,9130],[9125,[[9131,[9126]]]],[-1,-1,[]],[9123,9132],[9125,[[9133,[9126]]]],[9123,9134],[9125,[[9135,[9126]]]],[9123,9136],[9125,[[9137,[9126]]]],[9123,9138],[9125,[[9139,[9126]]]],[-1,-2,[],[]],[9123,9140],[9125,[[9141,[9126]]]],[9123,9142],[9125,[[9143,[9126]]]],[9123,9144],[9125,[[9145,[9126]]]],[9123,9146],[9125,[[9147,[9126]]]],[9123,9148],[9125,[[9149,[9126]]]],[9123,9150],[9125,[[9151,[9126]]]],[9123,9152],[9125,[[9153,[9126]]]],[9123,9154],[9125,[[9155,[9126]]]],[9123,9156],[9125,[[9157,[9126]]]],[9123,9158],[9125,[[9159,[9126]]]],[9123,9160],[9125,[[9161,[9126]]]],[9123,9162],[9125,[[9163,[9126]]]],[9123,9164],[9125,[[9165,[9126]]]],[9123,9166],[9125,[[9167,[9126]]]],[9123,9168],[9125,[[9169,[9126]]]],[9123,9170],[9125,[[9171,[9126]]]],[9123,9172],[9125,[[9173,[9126]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9123,9174],[9125,[[9175,[9126]]]],[-1,89,[]],[9123,9176],[9125,[[9177,[9126]]]],[9123,9178],[9125,[[9179,[9126]]]],[9123,9180],[9125,[[9181,[9126]]]],[9123,9182],[9125,[[9183,[9126]]]],[9123,9184],[9125,[[9185,[9126]]]],[9123,9186],[9125,[[9187,[9126]]]],[9123,9188],[9125,[[9189,[9126]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9190,120],9190],[-1,-2,[],[]],[-1,-2,[],[]],[9191,9192],[9190,[[9194,[9193]]]],[9191,9195],[9190,[[9196,[9193]]]],[9191,9197],[9190,[[9198,[9193]]]],[9191,9199],[9190,[[9200,[9193]]]],[9191,9201],[9190,[[9202,[9193]]]],[9191,9203],[9190,[[9204,[9193]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[9205,9206],[9207,[[9209,[9208]]]],[9205,9210],[9207,[[9211,[9208]]]],[[9207,120],9207],[-1,-2,[],[]],[-1,-2,[],[]],[9205,9212],[9207,[[9213,[9208]]]],[-1,-1,[]],[9205,9214],[9207,[[9215,[9208]]]],[9205,9216],[9207,[[9217,[9208]]]],[9205,9218],[9207,[[9219,[9208]]]],[9205,9220],[9207,[[9221,[9208]]]],[-1,-2,[],[]],[9205,9222],[9207,[[9223,[9208]]]],[9205,9224],[9207,[[9225,[9208]]]],[9205,9226],[9207,[[9227,[9208]]]],[9205,9228],[9207,[[9229,[9208]]]],[9205,9230],[9207,[[9231,[9208]]]],[9205,9232],[9207,[[9233,[9208]]]],[9205,9234],[9207,[[9235,[9208]]]],[9205,9236],[9207,[[9237,[9208]]]],[9205,9238],[9207,[[9239,[9208]]]],[9205,9240],[9207,[[9241,[9208]]]],[9205,9242],[9207,[[9243,[9208]]]],[9205,9244],[9207,[[9245,[9208]]]],[9205,9246],[9207,[[9247,[9208]]]],[9205,9248],[9207,[[9249,[9208]]]],[9205,9250],[9207,[[9251,[9208]]]],[9205,9252],[9207,[[9253,[9208]]]],[9205,9254],[9207,[[9255,[9208]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9205,9256],[9207,[[9257,[9208]]]],[-1,89,[]],[9205,9258],[9207,[[9259,[9208]]]],[9205,9260],[9207,[[9261,[9208]]]],[9205,9262],[9207,[[9263,[9208]]]],[9205,9264],[9207,[[9265,[9208]]]],[9205,9266],[9207,[[9267,[9208]]]],[9205,9268],[9207,[[9269,[9208]]]],[9205,9270],[9207,[[9271,[9208]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9272,120],9272],[-1,-2,[],[]],[-1,-2,[],[]],[9273,9274],[9272,[[9276,[9275]]]],[9273,9277],[9272,[[9278,[9275]]]],[9273,9279],[9272,[[9280,[9275]]]],[9273,9281],[9272,[[9282,[9275]]]],[9273,9283],[9272,[[9284,[9275]]]],[9273,9285],[9272,[[9286,[9275]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[9287,120],9287],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9288,9289],[9287,[[9291,[9290]]]],[9288,9292],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9293,120],9293],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9294,9295],[9293,[[9297,[9296]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[9298,120],9298],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9299,9300],[9298,[[9302,[9301]]]],[9299,9303],[9298,[[9304,[9301]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[9305,120],9305],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9306,9307],[9305,[[9309,[9308]]]],[9306,9310],[9305,[[9311,[9308]]]],[9306,9312],[9305,[[9313,[9308]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,[[9314,120],9314],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9315,9316],[9314,[[9318,[9317]]]],[9315,9319],[9315,9320],[9314,[[9321,[9317]]]],[9315,9322],[9314,[[9323,[9317]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9324,9325],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9326,120],9326],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9327,9328],[9326,[[9330,[9329]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9331,120],9331],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9332,9333],[9331,[[9335,[9334]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9336,120],9336],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9337,9338],[9336,[[9340,[9339]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[9341,120],9341],[-1,-2,[],[]],[-1,-2,[],[]],[9342,9343],[9342,9344],[-1,-1,[]],[-1,-2,[],[]],[9342,9345],[9341,[[9347,[9346]]]],[9342,9348],[9341,[[9349,[9346]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[78,9350],0,[78,9351],[-1,-1,[]],0,[78,9352],0,[78,9353],0,[78,9354],[-1,-2,[],[]],0,[78,9355],0,[78,9356],0,[78,9357],0,[78,9358],0,[78,9359],0,[78,9360],0,[78,9361],0,[78,9362],0,[78,9363],0,[78,9364],0,[78,9365],0,[78,9366],0,[78,9367],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,[78,9368],0,[78,9369],0,[78,9370],0,0,0,0,0,0,0,[[9371,120],9371],[-1,-2,[],[]],[-1,-2,[],[]],[9372,9373],[9371,[[9375,[9374]]]],[9372,9376],[9371,[[9377,[9374]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9378,120],9378],[-1,-2,[],[]],[-1,-2,[],[]],[9379,9380],[9378,[[9382,[9381]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9383,120],9383],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9383,[[9385,[9384]]]],[9383,[[9386,[9384]]]],[9383,[[9387,[9384]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[9388,120],9388],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9389,9390],[9388,[[9392,[9391]]]],[9389,9393],[9388,[[9394,[9391]]]],[9389,9395],[9388,[[9396,[9391]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9397,9398],[9397,9399],[9397,9400],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9401,120],9401],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9401,[[9403,[9402]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9404,120],9404],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9405,9406],[9404,[[9408,[9407]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9409,120],9409],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9410,9411],[9409,[[9413,[9412]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[9414,120],9414],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9415,9416],[9414,[[9418,[9417]]]],[9415,9419],[9414,[[9420,[9417]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[9421,120],9421],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9422,9423],[9421,[[9425,[9424]]]],[9422,9426],[9421,[[9427,[9424]]]],[9422,9428],[9421,[[9429,[9424]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9430,120],9430],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9431,9432],[9430,[[9434,[9433]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9435,120],9435],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9436,9437],[9435,[[9439,[9438]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[9440,120],9440],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9441,9442],[9440,[[9444,[9443]]]],[9441,9445],[9440,[[9446,[9443]]]],[9441,9447],[9440,[[9448,[9443]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9449,120],9449],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9450,9451],[9449,[[9453,[9452]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9454,120],9454],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9455,9456],[9454,[[9458,[9457]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[9459,120],9459],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9460,9461],[9459,[[9463,[9462]]]],[9460,9464],[9459,[[9465,[9462]]]],[9460,9466],[9459,[[9467,[9462]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9468,120],9468],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9469,9470],[9468,[[9472,[9471]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9473,120],9473],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9474,9475],[9473,[[9477,[9476]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9478,120],9478],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9478,[[9480,[9479]]]],[9481,9482],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9483,9484],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9485,9486],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],0,[79,9487],0,[79,9488],0,[79,9489],0,[79,9490],[-1,-2,[],[]],0,[79,9491],0,[79,9492],0,[79,9493],0,[79,9494],0,[79,9495],0,[79,9496],0,[79,9497],0,[79,9498],0,[79,9499],0,[79,9500],0,[79,9501],0,[79,9502],0,[79,9503],0,[79,9504],[79,9505],[79,9506],[79,9507],[79,9508],[79,9509],[79,9510],[79,9511],[79,9512],[79,9513],[79,9505],[79,9506],[79,9507],[79,9508],[79,9509],[79,9510],[79,9511],[79,9512],[79,9513],0,[[79,98],9505],[79,[[0,[[101,[],[[100,[9505]]]]]]]],0,[[79,98],9506],[79,[[0,[[101,[],[[100,[9506]]]]]]]],0,[[79,98],9507],[79,[[0,[[101,[],[[100,[9507]]]]]]]],0,[[79,98],9508],[79,[[0,[[101,[],[[100,[9508]]]]]]]],0,[79,9514],0,[[79,98],9509],[79,[[0,[[101,[],[[100,[9509]]]]]]]],0,[[79,98],9510],[79,[[0,[[101,[],[[100,[9510]]]]]]]],0,[[79,98],9511],[79,[[0,[[101,[],[[100,[9511]]]]]]]],0,[[79,98],9512],[79,[[0,[[101,[],[[100,[9512]]]]]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],0,[[79,98],9513],[79,[[0,[[101,[],[[100,[9513]]]]]]]],[-1,89,[]],0,[79,9515],0,[79,9516],0,[79,9517],0,[79,9518],0,[79,9519],0,[79,9520],0,[79,9521],0,[79,9522],0,0,0,0,0,0,[[9523,120],9523],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9523,[[9525,[9524]]]],[9523,[[9526,[9524]]]],[9523,[[9527,[9524]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9523,[[9528,[9524]]]],0,0,0,0,0,0,0,0,0,0,0,[[9529,120],9529],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9530,9531],[9529,[[9533,[9532]]]],[9530,9534],[9529,[[9535,[9532]]]],[9530,9536],[9529,[[9537,[9532]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9530,9538],[9529,[[9539,[9532]]]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9540,9541],[9540,9542],[9540,9543],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9540,9544],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9545,9546],[9545,9547],[9545,9548],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9545,9549],0,0,0,0,0,[[9550,120],9550],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9551,9552],[9550,[[9554,[9553]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9555,120],9555],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9556,9557],[9555,[[9559,[9558]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9560,120],9560],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9561,9562],[9560,[[9564,[9563]]]],[9561,9565],[9560,[[9566,[9563]]]],[9561,9567],[9560,[[9568,[9563]]]],[9561,9569],[9560,[[9570,[9563]]]],[9561,9571],[9560,[[9572,[9563]]]],[9561,9573],[9560,[[9574,[9563]]]],[9561,9575],[9560,[[9576,[9563]]]],[9561,9577],[9560,[[9578,[9563]]]],[9561,9579],[9560,[[9580,[9563]]]],[9561,9581],[9560,[[9582,[9563]]]],[9561,9583],[9560,[[9584,[9563]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9585,9586],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9587,9588],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9589,120],9589],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9589,[[9591,[9590]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9592,120],9592],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9593,9594],[9592,[[9596,[9595]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9597,120],9597],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9598,9599],[9597,[[9601,[9600]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9602,120],9602],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9603,9604],[9602,[[9606,[9605]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9607,120],9607],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9607,[[9609,[9608]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9610,120],9610],[-1,-2,[],[]],[-1,-2,[],[]],[9611,9612],[9610,[[9614,[9613]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[9615,120],9615],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9616,9617],[9615,[[9619,[9618]]]],[9616,9620],[9615,[[9621,[9618]]]],[9616,9622],[9616,9623],[9615,[[9624,[9618]]]],[9616,9625],[9615,[[9626,[9618]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9627,9628],[9627,9629],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,[[9630,120],9630],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9631,9632],[9631,9633],[9630,[[9635,[9634]]]],[9631,9636],[9630,[[9637,[9634]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[9638,9639],[9640,[[9642,[9641]]]],[[9640,120],9640],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[9643,9644],[9645,[[9647,[9646]]]],[[9645,120],9645],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[9648,9649],[9650,[[9652,[9651]]]],[9648,9653],[9650,[[9654,[9651]]]],[[9650,120],9650],[-1,-2,[],[]],[-1,-2,[],[]],[9648,9655],[9650,[[9656,[9651]]]],[9648,9657],[9650,[[9658,[9651]]]],[9648,9659],[9650,[[9660,[9651]]]],[-1,-1,[]],[9648,9661],[9650,[[9662,[9651]]]],[-1,-2,[],[]],[9648,9663],[9650,[[9664,[9651]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9648,9665],[9650,[[9666,[9651]]]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9667,9668],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9669,120],9669],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9670,9671],[9669,[[9673,[9672]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9674,9675],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[9676,120],9676],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9676,[[9678,[9677]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9679,120],9679],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9680,9681],[9679,[[9683,[9682]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9684,120],9684],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9685,9686],[9684,[[9688,[9687]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9689,120],9689],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9690,9691],[9689,[[9693,[9692]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9694,120],9694],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9695,9696],[9694,[[9698,[9697]]]],[9695,9699],[9694,[[9700,[9697]]]],[9695,9701],[9694,[[9702,[9697]]]],[9695,9703],[9694,[[9704,[9697]]]],[9695,9705],[9694,[[9706,[9697]]]],[9695,9707],[9694,[[9708,[9697]]]],[9695,9709],[9694,[[9710,[9697]]]],[9695,9711],[9694,[[9712,[9697]]]],[9695,9713],[9694,[[9714,[9697]]]],[9695,9715],[9694,[[9716,[9697]]]],[9695,9717],[9694,[[9718,[9697]]]],[9695,9719],[9694,[[9720,[9697]]]],0,0,0,0,0,[[9721,120],9721],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9722,9723],[9721,[[9725,[9724]]]],0,0,0,0,0,[[9726,120],9726],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9727,9728],[9726,[[9730,[9729]]]],0,0,0,0,0,[[9731,120],9731],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9732,9733],[9731,[[9735,[9734]]]],0,0,0,0,0,[[9736,120],9736],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9737,9738],[9736,[[9740,[9739]]]],0,0,0,0,0,[[9741,120],9741],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9742,9743],[9741,[[9745,[9744]]]],0,0,0,[[9746,120],9746],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9746,[[9748,[9747]]]],0,0,0,0,0,[[9749,120],9749],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[9750,9751],[9749,[[9753,[9752]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[80,9754],[-1,-2,[],[]],[-1,-2,[],[]],0,[80,9755],0,[80,9756],0,[80,9757],0,[80,9758],0,[80,9759],0,[80,9760],0,[80,9761],0,[80,9762],0,[80,9763],0,[80,9764],0,[80,9765],0,[80,9766],0,[80,9767],0,[80,9768],0,[80,9769],0,[80,9770],0,[80,9771],0,[80,9772],0,[80,9773],[-1,-1,[]],0,[80,9774],0,[80,9775],[-1,-2,[],[]],0,[80,9776],0,[80,9777],0,[80,9778],0,[80,9779],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],0,[80,9780],[-1,89,[]],0,0,0,[9781,9782],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[9783,9784],[9785,[[9787,[9786]]]],[[9785,120],9785],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9783,9788],[9785,[[9789,[9786]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[9790,120],9790],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9791,9792],[9790,[[9794,[9793]]]],[9791,9795],[9790,[[9796,[9793]]]],[9791,9797],[9790,[[9798,[9793]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[9799,120],9799],[-1,-2,[],[]],[-1,-2,[],[]],[9800,9801],[9799,[[9803,[9802]]]],[9800,9804],[9799,[[9805,[9802]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[9806,[[9808,[9807]]]],[[9806,120],9806],[-1,-2,[],[]],[-1,-2,[],[]],[9806,[[9809,[9807]]]],[-1,-1,[]],[-1,-2,[],[]],[9806,[[9810,[9807]]]],[9806,[[9811,[9807]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9806,[[9812,[9807]]]],[-1,89,[]],0,0,0,0,0,[[9813,120],9813],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9814,9815],[9813,[[9817,[9816]]]],[-1,89,[]],0,0,0,0,0,[[9818,120],9818],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9819,9820],[9818,[[9822,[9821]]]],[-1,89,[]],0,0,0,0,0,[[9823,120],9823],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9824,9825],[9823,[[9827,[9826]]]],[-1,89,[]],0,0,0,0,0,[[9828,120],9828],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9829,9830],[9828,[[9832,[9831]]]],[-1,89,[]],0,0,0,0,0,[[9833,120],9833],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9834,9835],[9833,[[9837,[9836]]]],[-1,89,[]],0,0,0,0,0,[[9838,120],9838],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9839,9840],[9838,[[9842,[9841]]]],[-1,89,[]],0,0,0,0,0,[[9843,120],9843],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9844,9845],[9843,[[9847,[9846]]]],[-1,89,[]],0,0,0,0,0,[[9848,120],9848],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9849,9850],[9848,[[9852,[9851]]]],[-1,89,[]],0,0,0,0,0,[[9853,120],9853],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9854,9855],[9853,[[9857,[9856]]]],[-1,89,[]],0,0,0,0,0,[[9858,120],9858],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9859,9860],[9858,[[9862,[9861]]]],[-1,89,[]],0,0,0,0,0,[[9863,120],9863],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9864,9865],[9863,[[9867,[9866]]]],[-1,89,[]],0,0,0,0,0,[[9868,120],9868],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9869,9870],[9868,[[9872,[9871]]]],[-1,89,[]],0,0,0,0,0,[[9873,120],9873],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9874,9875],[9873,[[9877,[9876]]]],[-1,89,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[9878,9879],[9878,9880],[9878,9881],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9882,120],9882],[-1,-2,[],[]],[-1,-2,[],[]],[9883,9884],[9882,[[9886,[9885]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[9887,9888],[9889,[[9891,[9890]]]],[[9889,120],9889],[-1,-2,[],[]],[-1,-2,[],[]],[9887,9892],[9889,[[9893,[9890]]]],[9887,9894],[9889,[[9895,[9890]]]],[9887,9896],[9889,[[9897,[9890]]]],[-1,-1,[]],[-1,-2,[],[]],[9887,9898],[9889,[[9899,[9890]]]],[9887,9900],[9889,[[9901,[9890]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9887,9902],[9889,[[9903,[9890]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[9904,9905],[-1,-2,[],[]],[-1,-2,[],[]],[9904,9906],[9904,9907],[9904,9908],[-1,-1,[]],[-1,-2,[],[]],[9904,9909],[9904,9910],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9904,9911],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[9912,120],9912],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9913,9914],[9912,[[9916,[9915]]]],[9913,9917],[9912,[[9918,[9915]]]],[9913,9919],[9912,[[9920,[9915]]]],[9913,9921],[9912,[[9922,[9915]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9923,120],9923],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9924,9925],[9923,[[9927,[9926]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9928,9929],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[9930,9931],[9930,9932],[-1,-1,[]],[-1,-2,[],[]],[9930,9933],[9930,9934],[9930,9935],[9930,9936],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9930,9937],[9930,9938],[9930,9939],[-1,89,[]],0,0,0,0,0,[[9940,120],9940],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[9941,9942],[9940,[[9944,[9943]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[81,9945],0,[81,9946],0,[81,9947],0,[81,9948],0,[81,9949],[-1,-2,[],[]],[-1,-2,[],[]],0,[81,9950],0,[81,9951],0,[81,9952],0,[81,9953],0,[81,9954],0,[81,9955],[-1,-1,[]],0,[81,9956],0,[81,9957],0,[81,9958],0,[81,9959],0,[81,9960],0,[81,9961],0,[81,9962],0,[81,9963],[-1,-2,[],[]],0,[81,9964],0,[81,9965],0,[81,9966],0,[81,9967],0,[81,9968],0,[81,9969],0,[81,9970],0,[81,9971],0,[81,9972],0,[81,9973],0,[81,9974],0,[81,9975],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[9976,9977],[9978,[[9980,[9979]]]],[[9978,120],9978],[-1,-2,[],[]],[-1,-2,[],[]],[9976,9981],[9978,[[9982,[9979]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9983,120],9983],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9984,9985],[9983,[[9987,[9986]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9988,120],9988],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9989,9990],[9988,[[9992,[9991]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[9993,120],9993],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9994,9995],[9993,[[9997,[9996]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[9998,120],9998],[-1,-2,[],[]],[-1,-2,[],[]],[9999,10000],[9998,[[10002,[10001]]]],[-1,-1,[]],[9999,10003],[9998,[[10004,[10001]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[10005,120],10005],[-1,-2,[],[]],[-1,-2,[],[]],[10006,10007],[10005,[[10009,[10008]]]],[10006,10010],[10005,[[10011,[10008]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[10012,10013],[10014,[[10016,[10015]]]],[[10014,120],10014],[-1,-2,[],[]],[-1,-2,[],[]],[10012,10017],[10014,[[10018,[10015]]]],[10012,10019],[10014,[[10020,[10015]]]],[10012,10021],[10014,[[10022,[10015]]]],[10012,10023],[10014,[[10024,[10015]]]],[10012,10025],[10014,[[10026,[10015]]]],[-1,-1,[]],[-1,-2,[],[]],[10012,10027],[10014,[[10028,[10015]]]],[10012,10029],[10014,[[10030,[10015]]]],[10012,10031],[10014,[[10032,[10015]]]],[10012,10033],[10014,[[10034,[10015]]]],[10012,10035],[10014,[[10036,[10015]]]],[10012,10037],[10014,[[10038,[10015]]]],[10012,10039],[10014,[[10040,[10015]]]],[10012,10041],[10014,[[10042,[10015]]]],[10012,10043],[10014,[[10044,[10015]]]],[10012,10045],[10014,[[10046,[10015]]]],[10012,10047],[10014,[[10048,[10015]]]],[10012,10049],[10014,[[10050,[10015]]]],[10012,10051],[10014,[[10052,[10015]]]],[10012,10053],[10014,[[10054,[10015]]]],[10012,10055],[10014,[[10056,[10015]]]],[10012,10057],[10014,[[10058,[10015]]]],[10012,10059],[10014,[[10060,[10015]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10012,10061],[10014,[[10062,[10015]]]],[10012,10063],[10014,[[10064,[10015]]]],[10012,10065],[10014,[[10066,[10015]]]],[10012,10067],[10014,[[10068,[10015]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[10069,120],10069],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10070,10071],[10069,[[10073,[10072]]]],[10070,10074],[10069,[[10075,[10072]]]],[10070,10076],[10069,[[10077,[10072]]]],[10070,10078],[10069,[[10079,[10072]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10070,10080],[10069,[[10081,[10072]]]],[-1,89,[]],0,0,0,0,0,[[10082,120],10082],[-1,-2,[],[]],[-1,-2,[],[]],[10083,10084],[10082,[[10086,[10085]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10087,120],10087],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10088,10089],[10087,[[10091,[10090]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10092,120],10092],[-1,-2,[],[]],[-1,-2,[],[]],[10093,10094],[10092,[[10096,[10095]]]],[10093,10097],[10092,[[10098,[10095]]]],[-1,-1,[]],[-1,-2,[],[]],[10093,10099],[10092,[[10100,[10095]]]],[10093,10101],[10092,[[10102,[10095]]]],[10093,10103],[10092,[[10104,[10095]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[10093,10105],[10092,[[10106,[10095]]]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10107,10108],[10107,10109],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10110,10111],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10112,120],10112],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10113,10114],[10112,[[10116,[10115]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[10117,120],10117],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10118,10119],[10117,[[10121,[10120]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10118,10122],[10117,[[10123,[10120]]]],[10118,10124],[10117,[[10125,[10120]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[10126,[[10128,[10127]]]],[[10126,120],10126],[-1,-2,[],[]],[-1,-2,[],[]],[10126,[[10129,[10127]]]],[10126,[[10130,[10127]]]],[10126,[[10131,[10127]]]],[10126,[[10132,[10127]]]],[-1,-1,[]],[10126,[[10133,[10127]]]],[-1,-2,[],[]],[10126,[[10134,[10127]]]],[10126,[[10135,[10127]]]],[10126,[[10136,[10127]]]],[10126,[[10137,[10127]]]],[10126,[[10138,[10127]]]],[10126,[[10139,[10127]]]],[10126,[[10140,[10127]]]],[10126,[[10141,[10127]]]],[10126,[[10142,[10127]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10126,[[10143,[10127]]]],[10126,[[10144,[10127]]]],[10126,[[10145,[10127]]]],[10126,[[10146,[10127]]]],[-1,89,[]],[10126,[[10147,[10127]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[10148,10149],[10150,[[10152,[10151]]]],[[10150,120],10150],[-1,-2,[],[]],[-1,-2,[],[]],[10148,10153],[10150,[[10154,[10151]]]],[10148,10155],[10150,[[10156,[10151]]]],[10148,10157],[10150,[[10158,[10151]]]],[10148,10159],[10150,[[10160,[10151]]]],[-1,-1,[]],[10148,10161],[10150,[[10162,[10151]]]],[-1,-2,[],[]],[10148,10163],[10150,[[10164,[10151]]]],[10148,10165],[10150,[[10166,[10151]]]],[10148,10167],[10150,[[10168,[10151]]]],[10148,10169],[10150,[[10170,[10151]]]],[10148,10171],[10150,[[10172,[10151]]]],[10148,10173],[10150,[[10174,[10151]]]],[10148,10175],[10150,[[10176,[10151]]]],[10148,10177],[10150,[[10178,[10151]]]],[10148,10179],[10150,[[10180,[10151]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10148,10181],[10150,[[10182,[10151]]]],[10148,10183],[10150,[[10184,[10151]]]],[10148,10185],[10150,[[10186,[10151]]]],[10148,10187],[10150,[[10188,[10151]]]],[-1,89,[]],[10148,10189],[10150,[[10190,[10151]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[10191,10192],[-1,-2,[],[]],[-1,-2,[],[]],[10191,10193],[10191,10194],[10191,10195],[10191,10196],[-1,-1,[]],[10191,10197],[-1,-2,[],[]],[10191,10198],[10191,10199],[10191,10200],[10191,10201],[10191,10202],[10191,10203],[10191,10204],[10191,10205],[10191,10206],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10191,10207],[10191,10208],[10191,10209],[10191,10210],[-1,89,[]],[10191,10211],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[10212,10213],[-1,-2,[],[]],[-1,-2,[],[]],[10212,10214],[10212,10215],[10212,10216],[10212,10217],[-1,-1,[]],[10212,10218],[-1,-2,[],[]],[10212,10219],[10212,10220],[10212,10221],[10212,10222],[10212,10223],[10212,10224],[10212,10225],[10212,10226],[10212,10227],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10212,10228],[10212,10229],[10212,10230],[10212,10231],[-1,89,[]],[10212,10232],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10233,10234],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10235,120],10235],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10236,10237],[10235,[[10239,[10238]]]],[10236,10240],[10235,[[10241,[10238]]]],[10236,10242],[10235,[[10243,[10238]]]],[10236,10244],[10235,[[10245,[10238]]]],[10236,10246],[10235,[[10247,[10238]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10236,10248],[10235,[[10249,[10238]]]],[-1,89,[]],0,0,0,0,[10250,10251],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10250,10252],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[10253,10254],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10253,10255],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10256,10257],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10258,10259],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10260,120],10260],[-1,-2,[],[]],[-1,-2,[],[]],[10261,10262],[10260,[[10264,[10263]]]],[10261,10265],[10260,[[10266,[10263]]]],[-1,-1,[]],[-1,-2,[],[]],[10261,10267],[10260,[[10268,[10263]]]],[10261,10269],[10260,[[10270,[10263]]]],[10261,10271],[10260,[[10272,[10263]]]],[10261,10273],[10260,[[10274,[10263]]]],[10261,10275],[10260,[[10276,[10263]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10277,10278],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[10279,10280],[10281,[[10283,[10282]]]],[[10281,120],10281],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10284,10285],[10284,10286],[10284,10287],[-1,-1,[]],[-1,-2,[],[]],[10284,10288],[10284,10289],[10284,10290],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10284,10291],[10284,10292],[-1,89,[]],0,0,0,0,0,0,0,[[10293,120],10293],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[10294,10295],[10293,[[10297,[10296]]]],[10294,10298],[10293,[[10299,[10296]]]],0,0,0,0,0,0,0,[[10300,120],10300],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[10301,10302],[10300,[[10304,[10303]]]],[10301,10305],[10300,[[10306,[10303]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[82,10307],[-1,-2,[],[]],[-1,-2,[],[]],0,[82,10308],0,[82,10309],0,[82,10310],0,[82,10311],0,[82,10312],0,[82,10313],0,[82,10314],0,[82,10315],0,[82,10316],0,[82,10317],0,[82,10318],0,[82,10319],0,[82,10320],0,[82,10321],0,[82,10322],0,[82,10323],0,[82,10324],0,[82,10325],0,[82,10326],0,[82,10327],0,[82,10328],0,[82,10329],[-1,-1,[]],0,[82,10330],0,[82,10331],0,[82,10332],0,[82,10333],0,[82,10334],[-1,-2,[],[]],0,[82,10335],0,[82,10336],0,[82,10337],0,[82,10338],0,[82,10339],0,[82,10340],0,[82,10341],0,[82,10342],0,[82,10343],0,[82,10344],0,[82,10345],0,[82,10346],0,[82,10347],0,[82,10348],0,[82,10349],0,[82,10350],0,[82,10351],0,[82,10352],0,[82,10353],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[10354,10355],[10356,[[10358,[10357]]]],[10354,10359],[10356,[[10360,[10357]]]],[[10356,120],10356],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[10361,10362],[10363,[[10365,[10364]]]],[10361,10366],[10363,[[10367,[10364]]]],[[10363,120],10363],[-1,-2,[],[]],[-1,-2,[],[]],[10361,10368],[10363,[[10369,[10364]]]],[10361,10370],[10363,[[10371,[10364]]]],[10361,10372],[10363,[[10373,[10364]]]],[-1,-1,[]],[10361,10374],[10363,[[10375,[10364]]]],[10361,10376],[10363,[[10377,[10364]]]],[10361,10378],[10363,[[10379,[10364]]]],[10361,10380],[10363,[[10381,[10364]]]],[-1,-2,[],[]],[10361,10382],[10363,[[10383,[10364]]]],[10361,10384],[10363,[[10385,[10364]]]],[10361,10386],[10363,[[10387,[10364]]]],[10361,10388],[10363,[[10389,[10364]]]],[10361,10390],[10363,[[10391,[10364]]]],[10361,10392],[10363,[[10393,[10364]]]],[10361,10394],[10363,[[10395,[10364]]]],[10361,10396],[10363,[[10397,[10364]]]],[10361,10398],[10363,[[10399,[10364]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[10361,10400],[10363,[[10401,[10364]]]],[10361,10402],[10363,[[10403,[10364]]]],[10361,10404],[10363,[[10405,[10364]]]],[10361,10406],[10363,[[10407,[10364]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10408,120],10408],[-1,-2,[],[]],[-1,-2,[],[]],[10409,10410],[10408,[[10412,[10411]]]],[10409,10413],[10408,[[10414,[10411]]]],[10409,10415],[10408,[[10416,[10411]]]],[10409,10417],[10408,[[10418,[10411]]]],[10409,10419],[10408,[[10420,[10411]]]],[-1,-1,[]],[-1,-2,[],[]],[10409,10421],[10408,[[10422,[10411]]]],[10409,10423],[10408,[[10424,[10411]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10409,10425],[10408,[[10426,[10411]]]],[10409,10427],[10408,[[10428,[10411]]]],[-1,89,[]],[10409,10429],[10408,[[10430,[10411]]]],0,0,0,0,0,[[10431,120],10431],[-1,-2,[],[]],[-1,-2,[],[]],[10432,10433],[10431,[[10435,[10434]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10436,10437],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10438,10439],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10440,10441],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10442,120],10442],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10443,10444],[10442,[[10446,[10445]]]],[10443,10447],[10442,[[10448,[10445]]]],[10443,10449],[10443,10450],[10442,[[10451,[10445]]]],[10443,10452],[10442,[[10453,[10445]]]],[10443,10454],[10442,[[10455,[10445]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,[[10456,120],10456],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10457,10458],[10456,[[10460,[10459]]]],[10457,10461],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10462,10463],[10462,10464],[-1,-2,[],[]],[10462,10465],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10466,10467],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10468,10469],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10470,10471],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10472,10473],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10474,10475],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[10476,120],10476],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10477,10478],[10476,[[10480,[10479]]]],[10477,10481],[10477,10482],[10476,[[10483,[10479]]]],[10477,10484],[10476,[[10485,[10479]]]],[10477,10486],[10476,[[10487,[10479]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[10488,120],10488],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10489,10490],[10488,[[10492,[10491]]]],[10489,10493],[10488,[[10494,[10491]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10495,10496],[10495,10497],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[10498,120],10498],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10499,10500],[10498,[[10502,[10501]]]],[10499,10503],[10498,[[10504,[10501]]]],[10499,10505],[10498,[[10506,[10501]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[10507,120],10507],[-1,-2,[],[]],[-1,-2,[],[]],[10508,10509],[10507,[[10511,[10510]]]],[10508,10512],[10507,[[10513,[10510]]]],[10508,10514],[10507,[[10515,[10510]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[10516,120],10516],[-1,-2,[],[]],[-1,-2,[],[]],[10517,10518],[10516,[[10520,[10519]]]],[10517,10521],[10516,[[10522,[10519]]]],[10517,10523],[10516,[[10524,[10519]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,[[10525,120],10525],[-1,-2,[],[]],[-1,-2,[],[]],[10526,10527],[10525,[[10529,[10528]]]],[10526,10530],[10525,[[10531,[10528]]]],[10526,10532],[10525,[[10533,[10528]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10534,120],10534],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10535,10536],[10534,[[10538,[10537]]]],[10535,10539],[10534,[[10540,[10537]]]],[10535,10541],[10534,[[10542,[10537]]]],[10535,10543],[10534,[[10544,[10537]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10535,10545],[10534,[[10546,[10537]]]],[10535,10547],[10534,[[10548,[10537]]]],[10535,10549],[10534,[[10550,[10537]]]],[10535,10551],[10534,[[10552,[10537]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10553,120],10553],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10554,10555],[10553,[[10557,[10556]]]],[10554,10558],[10553,[[10559,[10556]]]],[10554,10560],[10553,[[10561,[10556]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10554,10562],[10553,[[10563,[10556]]]],[10554,10564],[10553,[[10565,[10556]]]],[10554,10566],[10553,[[10567,[10556]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10568,120],10568],[-1,-2,[],[]],[-1,-2,[],[]],[10568,[[10570,[10569]]]],[-1,-1,[]],[10568,[[10571,[10569]]]],[10568,[[10572,[10569]]]],[10568,[[10573,[10569]]]],[10568,[[10574,[10569]]]],[10568,[[10575,[10569]]]],[-1,-2,[],[]],[10568,[[10576,[10569]]]],[10568,[[10577,[10569]]]],[10568,[[10578,[10569]]]],[10568,[[10579,[10569]]]],[10568,[[10580,[10569]]]],[10568,[[10581,[10569]]]],[10568,[[10582,[10569]]]],[10568,[[10583,[10569]]]],[10568,[[10584,[10569]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10568,[[10585,[10569]]]],[10568,[[10586,[10569]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10587,120],10587],[-1,-2,[],[]],[-1,-2,[],[]],[10588,10589],[10587,[[10591,[10590]]]],[-1,-1,[]],[10588,10592],[10587,[[10593,[10590]]]],[10588,10594],[10587,[[10595,[10590]]]],[10588,10596],[10587,[[10597,[10590]]]],[10588,10598],[10587,[[10599,[10590]]]],[10588,10600],[10587,[[10601,[10590]]]],[-1,-2,[],[]],[10588,10602],[10587,[[10603,[10590]]]],[10588,10604],[10587,[[10605,[10590]]]],[10588,10606],[10587,[[10607,[10590]]]],[10588,10608],[10587,[[10609,[10590]]]],[10588,10610],[10587,[[10611,[10590]]]],[10588,10612],[10587,[[10613,[10590]]]],[10588,10614],[10587,[[10615,[10590]]]],[10588,10616],[10587,[[10617,[10590]]]],[10588,10618],[10587,[[10619,[10590]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10588,10620],[10587,[[10621,[10590]]]],[10588,10622],[10587,[[10623,[10590]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10624,10625],[-1,-1,[]],[10624,10626],[10624,10627],[10624,10628],[10624,10629],[10624,10630],[-1,-2,[],[]],[10624,10631],[10624,10632],[10624,10633],[10624,10634],[10624,10635],[10624,10636],[10624,10637],[10624,10638],[10624,10639],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10624,10640],[10624,10641],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10642,10643],[-1,-1,[]],[10642,10644],[10642,10645],[10642,10646],[10642,10647],[10642,10648],[-1,-2,[],[]],[10642,10649],[10642,10650],[10642,10651],[10642,10652],[10642,10653],[10642,10654],[10642,10655],[10642,10656],[10642,10657],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[10642,10658],[10642,10659],[-1,89,[]],0,0,0,0,0,[[10660,120],10660],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10661,10662],[10660,[[10664,[10663]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10665,120],10665],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10666,10667],[10665,[[10669,[10668]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10670,120],10670],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10671,10672],[10670,[[10674,[10673]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10675,120],10675],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10676,10677],[10675,[[10679,[10678]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10680,120],10680],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10681,10682],[10680,[[10684,[10683]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10685,120],10685],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10686,10687],[10685,[[10689,[10688]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10690,120],10690],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10691,10692],[10690,[[10694,[10693]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10695,120],10695],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10696,10697],[10695,[[10699,[10698]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10700,120],10700],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10701,10702],[10700,[[10704,[10703]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10705,120],10705],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10706,10707],[10705,[[10709,[10708]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10710,120],10710],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10711,10712],[10710,[[10714,[10713]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10715,120],10715],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10716,10717],[10715,[[10719,[10718]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10720,120],10720],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10721,10722],[10720,[[10724,[10723]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10725,120],10725],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10726,10727],[10725,[[10729,[10728]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[10730,120],10730],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10731,10732],[10730,[[10734,[10733]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[10735,10736],[10737,[[10739,[10738]]]],[10735,10740],[10737,[[10741,[10738]]]],[[10737,120],10737],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10735,10742],[10737,[[10743,[10738]]]],[10735,10744],[10737,[[10745,[10738]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10746,10747],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10748,10749],[-1,-1,[]],[10748,10750],[10748,10751],[10748,10752],[10748,10753],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10754,10755],[-1,-1,[]],[-1,-2,[],[]],[10754,10756],[10754,10757],[10754,10758],[10754,10759],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[83,10760],0,[83,10761],0,[83,10762],0,[83,10763],0,[83,10764],0,[83,10765],0,[83,10766],0,[83,10767],0,[83,10768],0,[83,10769],0,[83,10770],0,[83,10771],0,[83,10772],0,[83,10773],0,[83,10774],0,[83,10775],0,[83,10776],0,[83,10777],0,[83,10778],0,[83,10779],0,[83,10780],0,[83,10781],0,[83,10782],0,[83,10783],0,[83,10784],0,[83,10785],0,[83,10786],0,[83,10787],0,[83,10788],0,[83,10789],0,[83,10790],0,[83,10791],0,[83,10792],0,[83,10793],0,[83,10794],0,[83,10795],0,[83,10796],0,[83,10797],0,[83,10798],0,[83,10799],0,[83,10800],0,[83,10801],0,[83,10802],0,[83,10803],0,[83,10804],0,[83,10805],0,[83,10806],0,[83,10807],0,[83,10808],0,[83,10809],0,[83,10810],0,[83,10811],0,[83,10812],0,[83,10813],0,[83,10814],0,[83,10815],0,[83,10816],0,[83,10817],0,[83,10818],0,[83,10819],0,[83,10820],0,[83,10821],0,[83,10822],0,[83,10823],0,[83,10824],0,[83,10825],0,[83,10826],0,[83,10827],0,[83,10828],0,[83,10829],0,[83,10830],0,[83,10831],0,[83,10832],0,[83,10833],0,[83,10834],0,[83,10835],0,[83,10836],0,[83,10837],0,[83,10838],0,[83,10839],0,[83,10840],0,[83,10841],0,[83,10842],0,[83,10843],0,[83,10844],0,[83,10845],0,[83,10846],0,[83,10847],0,[83,10848],0,[83,10849],0,[83,10850],0,[83,10851],[-1,-1,[]],0,[83,10852],0,[83,10853],0,[83,10854],0,[83,10855],0,[83,10856],0,[83,10857],0,[83,10858],0,[83,10859],0,[83,10860],0,[83,10861],0,[83,10862],0,[83,10863],0,[83,10864],0,[83,10865],0,[83,10866],0,[83,10867],0,[83,10868],0,[83,10869],0,[83,10870],0,[83,10871],0,[83,10872],0,[83,10873],0,[83,10874],0,[83,10875],0,[83,10876],0,[83,10877],0,[83,10878],0,[83,10879],0,[83,10880],0,[83,10881],0,[83,10882],0,[83,10883],0,[83,10884],0,[83,10885],0,[83,10886],0,[83,10887],0,[83,10888],0,[83,10889],0,[83,10890],0,[83,10891],0,[83,10892],0,[83,10893],0,[83,10894],0,[83,10895],0,[83,10896],0,[83,10897],0,[83,10898],0,[83,10899],0,[83,10900],0,[83,10901],0,[83,10902],0,[83,10903],0,[83,10904],0,[83,10905],0,[83,10906],0,[83,10907],0,[83,10908],0,[83,10909],0,[83,10910],0,[83,10911],0,[83,10912],0,[83,10913],0,[83,10914],0,[83,10915],0,[83,10916],0,[83,10917],0,[83,10918],0,[83,10919],0,[83,10920],0,[83,10921],0,[83,10922],0,[83,10923],0,[83,10924],0,[83,10925],0,[83,10926],[-1,-2,[],[]],0,[83,10927],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10928,10929],[10928,10930],[10928,10931],[10928,10932],[10928,10933],[10928,10934],[10928,10935],[-1,-2,[],[]],[10928,10936],[10928,10937],[10928,10938],[10928,10939],[10928,10940],[10928,10941],[10928,10942],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10943,120],10943],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10944,10945],[10943,[[10947,[10946]]]],[10944,10948],[10943,[[10949,[10946]]]],[10944,10950],[10943,[[10951,[10946]]]],[10944,10952],[10943,[[10953,[10946]]]],[10944,10954],[10943,[[10955,[10946]]]],[10944,10956],[10943,[[10957,[10946]]]],[10944,10958],[10943,[[10959,[10946]]]],[-1,-2,[],[]],[10944,10960],[10943,[[10961,[10946]]]],[10944,10962],[10943,[[10963,[10946]]]],[10944,10964],[10943,[[10965,[10946]]]],[10944,10966],[10943,[[10967,[10946]]]],[10944,10968],[10943,[[10969,[10946]]]],[10944,10970],[10943,[[10971,[10946]]]],[10944,10972],[10943,[[10973,[10946]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10974,120],10974],[-1,-2,[],[]],[-1,-2,[],[]],[10975,10976],[10974,[[10978,[10977]]]],[10975,10979],[10974,[[10980,[10977]]]],[10975,10981],[10974,[[10982,[10977]]]],[10975,10983],[10974,[[10984,[10977]]]],[10975,10985],[10974,[[10986,[10977]]]],[10975,10987],[10974,[[10988,[10977]]]],[-1,-1,[]],[-1,-2,[],[]],[10975,10989],[10974,[[10990,[10977]]]],[10975,10991],[10974,[[10992,[10977]]]],[10975,10993],[10974,[[10994,[10977]]]],[10975,10995],[10974,[[10996,[10977]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[10975,10997],[10974,[[10998,[10977]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10999,120],10999],[-1,-2,[],[]],[-1,-2,[],[]],[10999,[[11001,[11000]]]],[10999,[[11002,[11000]]]],[11003,11004],[10999,[[11005,[11000]]]],[11003,11006],[10999,[[11007,[11000]]]],[-1,-1,[]],[11003,11008],[10999,[[11009,[11000]]]],[11003,11010],[11003,11011],[11003,11012],[10999,[[11013,[11000]]]],[-1,-2,[],[]],[11003,11014],[10999,[[11015,[11000]]]],[11003,11016],[10999,[[11017,[11000]]]],[11003,11018],[10999,[[11019,[11000]]]],[11003,11020],[10999,[[11021,[11000]]]],[10999,[[11022,[11000]]]],[10999,[[11023,[11000]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[11003,11024],[10999,[[11025,[11000]]]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11026,120],11026],[-1,-2,[],[]],[-1,-2,[],[]],[11026,[[11028,[11027]]]],[11029,11030],[11026,[[11031,[11027]]]],[11029,11032],[11026,[[11033,[11027]]]],[11029,11034],[11029,11035],[11026,[[11036,[11027]]]],[11029,11037],[11029,11038],[11026,[[11039,[11027]]]],[11029,11040],[11026,[[11041,[11027]]]],[11029,11042],[11026,[[11043,[11027]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11044,120],11044],[-1,-2,[],[]],[-1,-2,[],[]],[11044,[[11046,[11045]]]],[11047,11048],[11044,[[11049,[11045]]]],[11047,11050],[11044,[[11051,[11045]]]],[11047,11052],[11047,11053],[11044,[[11054,[11045]]]],[11047,11055],[11047,11056],[11044,[[11057,[11045]]]],[11047,11058],[11044,[[11059,[11045]]]],[11047,11060],[11044,[[11061,[11045]]]],[11044,[[11062,[11045]]]],[11044,[[11063,[11045]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11064,120],11064],[-1,-2,[],[]],[-1,-2,[],[]],[11064,[[11066,[11065]]]],[11067,11068],[11064,[[11069,[11065]]]],[11067,11070],[11064,[[11071,[11065]]]],[11067,11072],[11067,11073],[11064,[[11074,[11065]]]],[11067,11075],[11067,11076],[11064,[[11077,[11065]]]],[11067,11078],[11064,[[11079,[11065]]]],[11067,11080],[11064,[[11081,[11065]]]],[11064,[[11082,[11065]]]],[11064,[[11083,[11065]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11084,120],11084],[-1,-2,[],[]],[-1,-2,[],[]],[11084,[[11086,[11085]]]],[11087,11088],[11084,[[11089,[11085]]]],[11087,11090],[11084,[[11091,[11085]]]],[11087,11092],[11087,11093],[11084,[[11094,[11085]]]],[11087,11095],[11084,[[11096,[11085]]]],[11084,[[11097,[11085]]]],[11084,[[11098,[11085]]]],[11087,11099],[11084,[[11100,[11085]]]],[11087,11101],[11084,[[11102,[11085]]]],[11087,11103],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11104,120],11104],[-1,-2,[],[]],[-1,-2,[],[]],[11104,[[11106,[11105]]]],[11107,11108],[11104,[[11109,[11105]]]],[11107,11110],[11104,[[11111,[11105]]]],[11107,11112],[11107,11113],[11104,[[11114,[11105]]]],[11107,11115],[11107,11116],[11104,[[11117,[11105]]]],[11107,11118],[11104,[[11119,[11105]]]],[11107,11120],[11104,[[11121,[11105]]]],[11104,[[11122,[11105]]]],[11104,[[11123,[11105]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11124,120],11124],[-1,-2,[],[]],[-1,-2,[],[]],[11124,[[11126,[11125]]]],[11127,11128],[11124,[[11129,[11125]]]],[11127,11130],[11124,[[11131,[11125]]]],[11127,11132],[11127,11133],[11124,[[11134,[11125]]]],[11127,11135],[11124,[[11136,[11125]]]],[11124,[[11137,[11125]]]],[11124,[[11138,[11125]]]],[11127,11139],[11124,[[11140,[11125]]]],[11127,11141],[11124,[[11142,[11125]]]],[11127,11143],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11144,120],11144],[-1,-2,[],[]],[-1,-2,[],[]],[11144,[[11146,[11145]]]],[11147,11148],[11144,[[11149,[11145]]]],[11147,11150],[11144,[[11151,[11145]]]],[11147,11152],[11147,11153],[11144,[[11154,[11145]]]],[11147,11155],[11147,11156],[11144,[[11157,[11145]]]],[11147,11158],[11144,[[11159,[11145]]]],[11147,11160],[11144,[[11161,[11145]]]],[11144,[[11162,[11145]]]],[11144,[[11163,[11145]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11164,120],11164],[-1,-2,[],[]],[-1,-2,[],[]],[11165,11166],[11164,[[11168,[11167]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11169,120],11169],[-1,-2,[],[]],[-1,-2,[],[]],[11170,11171],[11169,[[11173,[11172]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11174,120],11174],[-1,-2,[],[]],[-1,-2,[],[]],[11175,11176],[11174,[[11178,[11177]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11179,120],11179],[-1,-2,[],[]],[-1,-2,[],[]],[11180,11181],[11179,[[11183,[11182]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11184,120],11184],[-1,-2,[],[]],[-1,-2,[],[]],[11185,11186],[11184,[[11188,[11187]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11189,120],11189],[-1,-2,[],[]],[-1,-2,[],[]],[11190,11191],[11189,[[11193,[11192]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11194,120],11194],[-1,-2,[],[]],[-1,-2,[],[]],[11195,11196],[11194,[[11198,[11197]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[11199,11200],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[11201,11202],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[11203,11204],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[11205,11206],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[11207,11208],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[11209,11210],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[11211,11212],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11213,120],11213],[-1,-2,[],[]],[-1,-2,[],[]],[11214,11215],[11213,[[11217,[11216]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11218,120],11218],[-1,-2,[],[]],[-1,-2,[],[]],[11219,11220],[11218,[[11222,[11221]]]],[11219,11223],[11218,[[11224,[11221]]]],[11219,11225],[11218,[[11226,[11221]]]],[11219,11227],[11218,[[11228,[11221]]]],[11219,11229],[11218,[[11230,[11221]]]],[11219,11231],[11218,[[11232,[11221]]]],[11219,11233],[11218,[[11234,[11221]]]],[11219,11235],[11218,[[11236,[11221]]]],[11219,11237],[11218,[[11238,[11221]]]],[11219,11239],[11218,[[11240,[11221]]]],[11219,11241],[11218,[[11242,[11221]]]],[11219,11243],[11219,11244],[11218,[[11245,[11221]]]],[11219,11246],[11218,[[11247,[11221]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11248,120],11248],[-1,-2,[],[]],[-1,-2,[],[]],[11249,11250],[11248,[[11252,[11251]]]],[11249,11253],[11248,[[11254,[11251]]]],[11249,11255],[11248,[[11256,[11251]]]],[11249,11257],[11248,[[11258,[11251]]]],[11249,11259],[11248,[[11260,[11251]]]],[11249,11261],[11248,[[11262,[11251]]]],[11249,11263],[11248,[[11264,[11251]]]],[11249,11265],[11248,[[11266,[11251]]]],[11249,11267],[11248,[[11268,[11251]]]],[11249,11269],[11248,[[11270,[11251]]]],[11249,11271],[11248,[[11272,[11251]]]],[11249,11273],[11249,11274],[11248,[[11275,[11251]]]],[11249,11276],[11248,[[11277,[11251]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11278,120],11278],[-1,-2,[],[]],[-1,-2,[],[]],[11279,11280],[11278,[[11282,[11281]]]],[11279,11283],[11278,[[11284,[11281]]]],[11279,11285],[11278,[[11286,[11281]]]],[11279,11287],[11278,[[11288,[11281]]]],[11279,11289],[11278,[[11290,[11281]]]],[11279,11291],[11278,[[11292,[11281]]]],[11279,11293],[11278,[[11294,[11281]]]],[11279,11295],[11278,[[11296,[11281]]]],[11279,11297],[11278,[[11298,[11281]]]],[11279,11299],[11278,[[11300,[11281]]]],[11279,11301],[11278,[[11302,[11281]]]],[11279,11303],[11279,11304],[11278,[[11305,[11281]]]],[11279,11306],[11278,[[11307,[11281]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11308,120],11308],[-1,-2,[],[]],[-1,-2,[],[]],[11309,11310],[11308,[[11312,[11311]]]],[11309,11313],[11308,[[11314,[11311]]]],[11309,11315],[11308,[[11316,[11311]]]],[11309,11317],[11308,[[11318,[11311]]]],[11309,11319],[11308,[[11320,[11311]]]],[11309,11321],[11308,[[11322,[11311]]]],[11309,11323],[11308,[[11324,[11311]]]],[11309,11325],[11308,[[11326,[11311]]]],[11309,11327],[11308,[[11328,[11311]]]],[11309,11329],[11308,[[11330,[11311]]]],[11309,11331],[11308,[[11332,[11311]]]],[11309,11333],[11309,11334],[11308,[[11335,[11311]]]],[11309,11336],[11308,[[11337,[11311]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11338,120],11338],[-1,-2,[],[]],[-1,-2,[],[]],[11339,11340],[11338,[[11342,[11341]]]],[11339,11343],[11338,[[11344,[11341]]]],[11339,11345],[11338,[[11346,[11341]]]],[11339,11347],[11338,[[11348,[11341]]]],[11339,11349],[11338,[[11350,[11341]]]],[11339,11351],[11338,[[11352,[11341]]]],[11339,11353],[11338,[[11354,[11341]]]],[11339,11355],[11338,[[11356,[11341]]]],[11339,11357],[11338,[[11358,[11341]]]],[11339,11359],[11338,[[11360,[11341]]]],[11339,11361],[11338,[[11362,[11341]]]],[11339,11363],[11339,11364],[11338,[[11365,[11341]]]],[11339,11366],[11338,[[11367,[11341]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11368,120],11368],[-1,-2,[],[]],[-1,-2,[],[]],[11369,11370],[11368,[[11372,[11371]]]],[11369,11373],[11368,[[11374,[11371]]]],[11369,11375],[11368,[[11376,[11371]]]],[11369,11377],[11368,[[11378,[11371]]]],[11369,11379],[11368,[[11380,[11371]]]],[11369,11381],[11368,[[11382,[11371]]]],[11369,11383],[11368,[[11384,[11371]]]],[11369,11385],[11368,[[11386,[11371]]]],[11369,11387],[11368,[[11388,[11371]]]],[11369,11389],[11368,[[11390,[11371]]]],[11369,11391],[11368,[[11392,[11371]]]],[11369,11393],[11369,11394],[11368,[[11395,[11371]]]],[11369,11396],[11368,[[11397,[11371]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11398,120],11398],[-1,-2,[],[]],[-1,-2,[],[]],[11399,11400],[11398,[[11402,[11401]]]],[11399,11403],[11398,[[11404,[11401]]]],[11399,11405],[11398,[[11406,[11401]]]],[11399,11407],[11398,[[11408,[11401]]]],[11399,11409],[11398,[[11410,[11401]]]],[11399,11411],[11398,[[11412,[11401]]]],[11399,11413],[11398,[[11414,[11401]]]],[11399,11415],[11398,[[11416,[11401]]]],[11399,11417],[11398,[[11418,[11401]]]],[11399,11419],[11398,[[11420,[11401]]]],[11399,11421],[11398,[[11422,[11401]]]],[11399,11423],[11399,11424],[11398,[[11425,[11401]]]],[11399,11426],[11398,[[11427,[11401]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11428,120],11428],[11429,11430],[11428,[[11432,[11431]]]],[-1,-2,[],[]],[-1,-2,[],[]],[11429,11433],[11428,[[11434,[11431]]]],[11429,11435],[11428,[[11436,[11431]]]],[11429,11437],[11428,[[11438,[11431]]]],[11429,11439],[11428,[[11440,[11431]]]],[-1,-1,[]],[11429,11441],[11428,[[11442,[11431]]]],[11429,11443],[11428,[[11444,[11431]]]],[11429,11445],[11428,[[11446,[11431]]]],[-1,-2,[],[]],[11429,11447],[11428,[[11448,[11431]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[11429,11449],[11428,[[11450,[11431]]]],[-1,89,[]],0,0,0,0,0,0,0,[[11451,120],11451],[-1,-2,[],[]],[-1,-2,[],[]],[11452,11453],[11451,[[11455,[11454]]]],[11452,11456],[11451,[[11457,[11454]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[11458,120],11458],[-1,-2,[],[]],[-1,-2,[],[]],[11459,11460],[11458,[[11462,[11461]]]],[11459,11463],[11458,[[11464,[11461]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[11465,120],11465],[-1,-2,[],[]],[-1,-2,[],[]],[11466,11467],[11465,[[11469,[11468]]]],[11466,11470],[11465,[[11471,[11468]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[11472,120],11472],[-1,-2,[],[]],[-1,-2,[],[]],[11473,11474],[11472,[[11476,[11475]]]],[11473,11477],[11472,[[11478,[11475]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[11479,120],11479],[-1,-2,[],[]],[-1,-2,[],[]],[11480,11481],[11479,[[11483,[11482]]]],[11480,11484],[11479,[[11485,[11482]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[11486,120],11486],[-1,-2,[],[]],[-1,-2,[],[]],[11487,11488],[11486,[[11490,[11489]]]],[11487,11491],[11486,[[11492,[11489]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[11493,120],11493],[-1,-2,[],[]],[-1,-2,[],[]],[11494,11495],[11493,[[11497,[11496]]]],[11494,11498],[11493,[[11499,[11496]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[11500,120],11500],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11501,11502],[11500,[[11504,[11503]]]],[11501,11505],[11500,[[11506,[11503]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[11507,120],11507],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11508,11509],[11507,[[11511,[11510]]]],[11508,11512],[11507,[[11513,[11510]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[11514,120],11514],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11515,11516],[11514,[[11518,[11517]]]],[11515,11519],[11514,[[11520,[11517]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[11521,120],11521],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11522,11523],[11521,[[11525,[11524]]]],[11522,11526],[11521,[[11527,[11524]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11528,120],11528],[-1,-2,[],[]],[-1,-2,[],[]],[11528,[[11530,[11529]]]],[11528,[[11531,[11529]]]],[11532,11533],[11532,11534],[11528,[[11535,[11529]]]],[11532,11536],[-1,-1,[]],[-1,-2,[],[]],[11532,11537],[11532,11538],[11532,11539],[11528,[[11540,[11529]]]],[11532,11541],[11528,[[11542,[11529]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11532,11543],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11544,120],11544],[-1,-2,[],[]],[-1,-2,[],[]],[11544,[[11546,[11545]]]],[11544,[[11547,[11545]]]],[11544,[[11548,[11545]]]],[11544,[[11549,[11545]]]],[11550,11551],[11550,11552],[11544,[[11553,[11545]]]],[11550,11554],[-1,-1,[]],[-1,-2,[],[]],[11550,11555],[11550,11556],[11550,11557],[11544,[[11558,[11545]]]],[11550,11559],[11544,[[11560,[11545]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11550,11561],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11562,120],11562],[-1,-2,[],[]],[-1,-2,[],[]],[11562,[[11564,[11563]]]],[11562,[[11565,[11563]]]],[11562,[[11566,[11563]]]],[11562,[[11567,[11563]]]],[11568,11569],[11568,11570],[11562,[[11571,[11563]]]],[11568,11572],[-1,-1,[]],[-1,-2,[],[]],[11568,11573],[11568,11574],[11568,11575],[11562,[[11576,[11563]]]],[11568,11577],[11562,[[11578,[11563]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11568,11579],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11580,120],11580],[-1,-2,[],[]],[-1,-2,[],[]],[11580,[[11582,[11581]]]],[11580,[[11583,[11581]]]],[11580,[[11584,[11581]]]],[11580,[[11585,[11581]]]],[11586,11587],[11586,11588],[11580,[[11589,[11581]]]],[11586,11590],[-1,-1,[]],[-1,-2,[],[]],[11586,11591],[11586,11592],[11586,11593],[11580,[[11594,[11581]]]],[11586,11595],[11580,[[11596,[11581]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11586,11597],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11598,120],11598],[-1,-2,[],[]],[-1,-2,[],[]],[11598,[[11600,[11599]]]],[11598,[[11601,[11599]]]],[11598,[[11602,[11599]]]],[11598,[[11603,[11599]]]],[11604,11605],[11604,11606],[11598,[[11607,[11599]]]],[11604,11608],[-1,-1,[]],[-1,-2,[],[]],[11604,11609],[11604,11610],[11604,11611],[11598,[[11612,[11599]]]],[11604,11613],[11598,[[11614,[11599]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11604,11615],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11616,120],11616],[-1,-2,[],[]],[-1,-2,[],[]],[11616,[[11618,[11617]]]],[11616,[[11619,[11617]]]],[11616,[[11620,[11617]]]],[11616,[[11621,[11617]]]],[11622,11623],[11622,11624],[11616,[[11625,[11617]]]],[11622,11626],[-1,-1,[]],[-1,-2,[],[]],[11622,11627],[11622,11628],[11622,11629],[11616,[[11630,[11617]]]],[11622,11631],[11616,[[11632,[11617]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11622,11633],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11634,120],11634],[-1,-2,[],[]],[-1,-2,[],[]],[11634,[[11636,[11635]]]],[11634,[[11637,[11635]]]],[11634,[[11638,[11635]]]],[11634,[[11639,[11635]]]],[11640,11641],[11640,11642],[11634,[[11643,[11635]]]],[11640,11644],[-1,-1,[]],[-1,-2,[],[]],[11640,11645],[11640,11646],[11640,11647],[11634,[[11648,[11635]]]],[11640,11649],[11634,[[11650,[11635]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11640,11651],0,0,0,0,0,[[11652,120],11652],[-1,-2,[],[]],[-1,-2,[],[]],[11653,11654],[11652,[[11656,[11655]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11657,120],11657],[-1,-2,[],[]],[-1,-2,[],[]],[11658,11659],[11657,[[11661,[11660]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11662,120],11662],[-1,-2,[],[]],[-1,-2,[],[]],[11663,11664],[11662,[[11666,[11665]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11667,120],11667],[-1,-2,[],[]],[-1,-2,[],[]],[11668,11669],[11667,[[11671,[11670]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11672,120],11672],[-1,-2,[],[]],[-1,-2,[],[]],[11673,11674],[11672,[[11676,[11675]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11677,120],11677],[-1,-2,[],[]],[-1,-2,[],[]],[11678,11679],[11677,[[11681,[11680]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11682,120],11682],[-1,-2,[],[]],[-1,-2,[],[]],[11683,11684],[11682,[[11686,[11685]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11687,120],11687],[-1,-2,[],[]],[-1,-2,[],[]],[11688,11689],[11687,[[11691,[11690]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11692,120],11692],[-1,-2,[],[]],[-1,-2,[],[]],[11693,11694],[11692,[[11696,[11695]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11697,120],11697],[-1,-2,[],[]],[-1,-2,[],[]],[11698,11699],[11697,[[11701,[11700]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11702,120],11702],[-1,-2,[],[]],[-1,-2,[],[]],[11703,11704],[11702,[[11706,[11705]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11707,120],11707],[-1,-2,[],[]],[-1,-2,[],[]],[11708,11709],[11707,[[11711,[11710]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11712,120],11712],[-1,-2,[],[]],[-1,-2,[],[]],[11713,11714],[11712,[[11716,[11715]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[11717,120],11717],[-1,-2,[],[]],[-1,-2,[],[]],[11718,11719],[11717,[[11721,[11720]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[11722,11723],[11724,[[11726,[11725]]]],[11722,11727],[11724,[[11728,[11725]]]],[11722,11729],[11724,[[11730,[11725]]]],[[11724,120],11724],[11722,11731],[11724,[[11732,[11725]]]],[-1,-2,[],[]],[-1,-2,[],[]],[11722,11733],[11724,[[11734,[11725]]]],[-1,-1,[]],[-1,-2,[],[]],[11722,11735],[11724,[[11736,[11725]]]],[11722,11737],[11724,[[11738,[11725]]]],[11722,11739],[11724,[[11740,[11725]]]],[11722,11741],[11724,[[11742,[11725]]]],[11722,11743],[11724,[[11744,[11725]]]],[11722,11745],[11724,[[11746,[11725]]]],[11722,11747],[11724,[[11748,[11725]]]],[11722,11749],[11724,[[11750,[11725]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11722,11751],[11724,[[11752,[11725]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[11753,11754],[11755,[[11757,[11756]]]],[11753,11758],[11755,[[11759,[11756]]]],[11753,11760],[11755,[[11761,[11756]]]],[[11755,120],11755],[11753,11762],[11755,[[11763,[11756]]]],[-1,-2,[],[]],[-1,-2,[],[]],[11753,11764],[11755,[[11765,[11756]]]],[-1,-1,[]],[-1,-2,[],[]],[11753,11766],[11755,[[11767,[11756]]]],[11753,11768],[11755,[[11769,[11756]]]],[11753,11770],[11755,[[11771,[11756]]]],[11753,11772],[11755,[[11773,[11756]]]],[11753,11774],[11755,[[11775,[11756]]]],[11753,11776],[11755,[[11777,[11756]]]],[11753,11778],[11755,[[11779,[11756]]]],[11753,11780],[11755,[[11781,[11756]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11753,11782],[11755,[[11783,[11756]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[11784,11785],[11786,[[11788,[11787]]]],[11784,11789],[11786,[[11790,[11787]]]],[11784,11791],[11786,[[11792,[11787]]]],[[11786,120],11786],[11784,11793],[11786,[[11794,[11787]]]],[-1,-2,[],[]],[-1,-2,[],[]],[11784,11795],[11786,[[11796,[11787]]]],[-1,-1,[]],[-1,-2,[],[]],[11784,11797],[11786,[[11798,[11787]]]],[11784,11799],[11786,[[11800,[11787]]]],[11784,11801],[11786,[[11802,[11787]]]],[11784,11803],[11786,[[11804,[11787]]]],[11784,11805],[11786,[[11806,[11787]]]],[11784,11807],[11786,[[11808,[11787]]]],[11784,11809],[11786,[[11810,[11787]]]],[11784,11811],[11786,[[11812,[11787]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11784,11813],[11786,[[11814,[11787]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[11815,11816],[11817,[[11819,[11818]]]],[11815,11820],[11817,[[11821,[11818]]]],[11815,11822],[11817,[[11823,[11818]]]],[[11817,120],11817],[11815,11824],[11817,[[11825,[11818]]]],[-1,-2,[],[]],[-1,-2,[],[]],[11815,11826],[11817,[[11827,[11818]]]],[-1,-1,[]],[-1,-2,[],[]],[11815,11828],[11817,[[11829,[11818]]]],[11815,11830],[11817,[[11831,[11818]]]],[11815,11832],[11817,[[11833,[11818]]]],[11815,11834],[11817,[[11835,[11818]]]],[11815,11836],[11817,[[11837,[11818]]]],[11815,11838],[11817,[[11839,[11818]]]],[11815,11840],[11817,[[11841,[11818]]]],[11815,11842],[11817,[[11843,[11818]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11815,11844],[11817,[[11845,[11818]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[11846,11847],[11848,[[11850,[11849]]]],[11846,11851],[11848,[[11852,[11849]]]],[11846,11853],[11848,[[11854,[11849]]]],[[11848,120],11848],[11846,11855],[11848,[[11856,[11849]]]],[-1,-2,[],[]],[-1,-2,[],[]],[11846,11857],[11848,[[11858,[11849]]]],[-1,-1,[]],[-1,-2,[],[]],[11846,11859],[11848,[[11860,[11849]]]],[11846,11861],[11848,[[11862,[11849]]]],[11846,11863],[11848,[[11864,[11849]]]],[11846,11865],[11848,[[11866,[11849]]]],[11846,11867],[11848,[[11868,[11849]]]],[11846,11869],[11848,[[11870,[11849]]]],[11846,11871],[11848,[[11872,[11849]]]],[11846,11873],[11848,[[11874,[11849]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11846,11875],[11848,[[11876,[11849]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[11877,11878],[11879,[[11881,[11880]]]],[11877,11882],[11879,[[11883,[11880]]]],[11877,11884],[11879,[[11885,[11880]]]],[[11879,120],11879],[11877,11886],[11879,[[11887,[11880]]]],[-1,-2,[],[]],[-1,-2,[],[]],[11877,11888],[11879,[[11889,[11880]]]],[-1,-1,[]],[-1,-2,[],[]],[11877,11890],[11879,[[11891,[11880]]]],[11877,11892],[11879,[[11893,[11880]]]],[11877,11894],[11879,[[11895,[11880]]]],[11877,11896],[11879,[[11897,[11880]]]],[11877,11898],[11879,[[11899,[11880]]]],[11877,11900],[11879,[[11901,[11880]]]],[11877,11902],[11879,[[11903,[11880]]]],[11877,11904],[11879,[[11905,[11880]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11877,11906],[11879,[[11907,[11880]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[11908,11909],[11910,[[11912,[11911]]]],[11908,11913],[11910,[[11914,[11911]]]],[11908,11915],[11910,[[11916,[11911]]]],[[11910,120],11910],[11908,11917],[11910,[[11918,[11911]]]],[-1,-2,[],[]],[-1,-2,[],[]],[11908,11919],[11910,[[11920,[11911]]]],[-1,-1,[]],[-1,-2,[],[]],[11908,11921],[11910,[[11922,[11911]]]],[11908,11923],[11910,[[11924,[11911]]]],[11908,11925],[11910,[[11926,[11911]]]],[11908,11927],[11910,[[11928,[11911]]]],[11908,11929],[11910,[[11930,[11911]]]],[11908,11931],[11910,[[11932,[11911]]]],[11908,11933],[11910,[[11934,[11911]]]],[11908,11935],[11910,[[11936,[11911]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11908,11937],[11910,[[11938,[11911]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[11939,11940],[11941,[[11943,[11942]]]],[11939,11944],[11941,[[11945,[11942]]]],[11939,11946],[11941,[[11947,[11942]]]],[[11941,120],11941],[11939,11948],[11941,[[11949,[11942]]]],[-1,-2,[],[]],[-1,-2,[],[]],[11939,11950],[11941,[[11951,[11942]]]],[-1,-1,[]],[-1,-2,[],[]],[11939,11952],[11941,[[11953,[11942]]]],[11939,11954],[11941,[[11955,[11942]]]],[11939,11956],[11941,[[11957,[11942]]]],[11939,11958],[11941,[[11959,[11942]]]],[11939,11960],[11941,[[11961,[11942]]]],[11939,11962],[11941,[[11963,[11942]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11939,11964],[11941,[[11965,[11942]]]],0,0,0,0,0,0,0,0,0,[[11966,120],11966],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[11967,11968],[11966,[[11970,[11969]]]],[11967,11971],[11966,[[11972,[11969]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11967,11973],[11966,[[11974,[11969]]]],0,0,0,0,0,0,0,0,0,[[11975,120],11975],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[11976,11977],[11975,[[11979,[11978]]]],[11976,11980],[11975,[[11981,[11978]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11976,11982],[11975,[[11983,[11978]]]],0,0,0,0,0,0,0,0,0,[[11984,120],11984],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[11985,11986],[11984,[[11988,[11987]]]],[11985,11989],[11984,[[11990,[11987]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11985,11991],[11984,[[11992,[11987]]]],0,0,0,0,0,0,0,0,0,[[11993,120],11993],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[11994,11995],[11993,[[11997,[11996]]]],[11994,11998],[11993,[[11999,[11996]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[11994,12000],[11993,[[12001,[11996]]]],0,0,0,0,0,0,0,0,0,[[12002,120],12002],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12003,12004],[12002,[[12006,[12005]]]],[12003,12007],[12002,[[12008,[12005]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[12003,12009],[12002,[[12010,[12005]]]],0,0,0,0,0,0,0,0,0,[[12011,120],12011],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12012,12013],[12011,[[12015,[12014]]]],[12012,12016],[12011,[[12017,[12014]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[12012,12018],[12011,[[12019,[12014]]]],0,0,0,0,0,0,0,0,0,[[12020,120],12020],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12021,12022],[12020,[[12024,[12023]]]],[12021,12025],[12020,[[12026,[12023]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[12021,12027],[12020,[[12028,[12023]]]],0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12029,12030],[12029,12031],[12029,12032],[-1,-1,[]],[-1,-2,[],[]],[12029,12033],[12029,12034],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[12035,12036],[12037,[[12039,[12038]]]],[12035,12040],[12037,[[12041,[12038]]]],[[12037,120],12037],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12035,12042],[12037,[[12043,[12038]]]],[12035,12044],[12037,[[12045,[12038]]]],[12035,12046],[12037,[[12047,[12038]]]],[12035,12048],[12037,[[12049,[12038]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[12035,12050],[12037,[[12051,[12038]]]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12052,12053],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12054,12055],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12056,12057],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12058,12059],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12060,12061],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12062,12063],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12064,12065],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12066,120],12066],[-1,-2,[],[]],[-1,-2,[],[]],[12067,12068],[12066,[[12070,[12069]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12071,120],12071],[-1,-2,[],[]],[-1,-2,[],[]],[12072,12073],[12071,[[12075,[12074]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[12076,12077],[12078,[[12080,[12079]]]],[[12078,120],12078],[-1,-2,[],[]],[-1,-2,[],[]],[12076,12081],[12078,[[12082,[12079]]]],[-1,-1,[]],[12076,12083],[12078,[[12084,[12079]]]],[12076,12085],[12078,[[12086,[12079]]]],[-1,-2,[],[]],[12076,12087],[12078,[[12088,[12079]]]],[12076,12089],[12078,[[12090,[12079]]]],[12076,12091],[12078,[[12092,[12079]]]],[12076,12093],[12078,[[12094,[12079]]]],[12076,12095],[12078,[[12096,[12079]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[12097,120],12097],[-1,-2,[],[]],[-1,-2,[],[]],[12098,12099],[12097,[[12101,[12100]]]],[-1,-1,[]],[12098,12102],[12097,[[12103,[12100]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12104,12105],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12106,12107],[-1,-1,[]],[12106,12108],[12106,12109],[-1,-2,[],[]],[12106,12110],[12106,12111],[12106,12112],[12106,12113],[12106,12114],[12106,12115],[12106,12116],[12106,12117],[12106,12118],[12106,12119],[12106,12120],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[12121,12122],[12121,12123],[-1,-2,[],[]],[-1,-2,[],[]],[12121,12124],[-1,-1,[]],[12121,12125],[12121,12126],[-1,-2,[],[]],[12121,12127],[12121,12128],[12121,12129],[12121,12130],[12121,12131],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[12121,12132],[12121,12133],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12134,12135],[12134,12136],[12134,12137],[12134,12138],[12134,12139],[12134,12140],[12134,12141],[12134,12142],[12134,12143],[12134,12144],[12134,12145],[12134,12146],[12134,12147],[12134,12148],[12134,12149],[12134,12150],[12134,12151],[12134,12152],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12153,120],12153],[-1,-2,[],[]],[-1,-2,[],[]],[12154,12155],[12153,[[12157,[12156]]]],[12154,12158],[12153,[[12159,[12156]]]],[12154,12160],[12153,[[12161,[12156]]]],[12154,12162],[12153,[[12163,[12156]]]],[12154,12164],[12153,[[12165,[12156]]]],[12154,12166],[12153,[[12167,[12156]]]],[12154,12168],[12153,[[12169,[12156]]]],[-1,-1,[]],[12154,12170],[12153,[[12171,[12156]]]],[12154,12172],[12153,[[12173,[12156]]]],[12154,12174],[12153,[[12175,[12156]]]],[12154,12176],[12153,[[12177,[12156]]]],[12154,12178],[12153,[[12179,[12156]]]],[12154,12180],[12153,[[12181,[12156]]]],[-1,-2,[],[]],[12154,12182],[12153,[[12183,[12156]]]],[12154,12184],[12153,[[12185,[12156]]]],[12154,12186],[12153,[[12187,[12156]]]],[12154,12188],[12153,[[12189,[12156]]]],[12154,12190],[12153,[[12191,[12156]]]],[12154,12192],[12153,[[12193,[12156]]]],[12154,12194],[12153,[[12195,[12156]]]],[12154,12196],[12153,[[12197,[12156]]]],[12154,12198],[12153,[[12199,[12156]]]],[12154,12200],[12153,[[12201,[12156]]]],[12154,12202],[12153,[[12203,[12156]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[12154,12204],[12153,[[12205,[12156]]]],[12154,12206],[12153,[[12207,[12156]]]],[12154,12208],[12153,[[12209,[12156]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12210,120],12210],[-1,-2,[],[]],[-1,-2,[],[]],[12211,12212],[12210,[[12214,[12213]]]],[12211,12215],[12211,12216],[12210,[[12217,[12213]]]],[12211,12218],[12210,[[12219,[12213]]]],[12211,12220],[12210,[[12221,[12213]]]],[12211,12222],[12210,[[12223,[12213]]]],[12211,12224],[12210,[[12225,[12213]]]],[12211,12226],[12210,[[12227,[12213]]]],[-1,-1,[]],[12211,12228],[12211,12229],[12211,12230],[12211,12231],[12211,12232],[12210,[[12233,[12213]]]],[12211,12234],[12210,[[12235,[12213]]]],[-1,-2,[],[]],[12211,12236],[12210,[[12237,[12213]]]],[12211,12238],[12210,[[12239,[12213]]]],[12211,12240],[12211,12241],[12211,12242],[12211,12243],[12211,12244],[12211,12245],[12210,[[12246,[12213]]]],[12211,12247],[12211,12248],[12210,[[12249,[12213]]]],[12211,12250],[12210,[[12251,[12213]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[12211,12252],[12210,[[12253,[12213]]]],[12211,12254],[12210,[[12255,[12213]]]],[12211,12256],[12210,[[12257,[12213]]]],0,0,0,0,0,0,0,[[12258,120],12258],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12259,12260],[12258,[[12262,[12261]]]],[12259,12263],[12258,[[12264,[12261]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12265,12266],[12265,12267],[12265,12268],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[12269,12270],[12269,12271],[12272,[[12274,[12273]]]],[12269,12275],[12272,[[12276,[12273]]]],[[12272,120],12272],[-1,-2,[],[]],[-1,-2,[],[]],[12269,12277],[12269,12278],[12272,[[12279,[12273]]]],[12269,12280],[12272,[[12281,[12273]]]],[12269,12282],[12269,12283],[12269,12284],[12272,[[12285,[12273]]]],[12269,12286],[12269,12287],[12272,[[12288,[12273]]]],[12269,12289],[12272,[[12290,[12273]]]],[-1,-1,[]],[12269,12291],[12272,[[12292,[12273]]]],[12269,12293],[12269,12294],[12272,[[12295,[12273]]]],[-1,-2,[],[]],[12269,12296],[12272,[[12297,[12273]]]],[12269,12298],[12272,[[12299,[12273]]]],[12269,12300],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[12269,12301],[12272,[[12302,[12273]]]],[12269,12303],[12272,[[12304,[12273]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[12305,12306],[12307,[[12309,[12308]]]],[[12307,120],12307],[-1,-2,[],[]],[-1,-2,[],[]],[12305,12310],[12307,[[12311,[12308]]]],[-1,-1,[]],[12305,12312],[12307,[[12313,[12308]]]],[12305,12314],[12307,[[12315,[12308]]]],[-1,-2,[],[]],[12305,12316],[12307,[[12317,[12308]]]],[12305,12318],[12307,[[12319,[12308]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[12320,12321],[[12322,120],12322],[-1,-2,[],[]],[-1,-2,[],[]],[12320,12323],[12322,[[12325,[12324]]]],[12320,12326],[12320,12327],[12322,[[12328,[12324]]]],[-1,-1,[]],[-1,-2,[],[]],[12320,12329],[12322,[[12330,[12324]]]],[12320,12331],[12322,[[12332,[12324]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[12320,12333],[12322,[[12334,[12324]]]],[12320,12335],[12322,[[12336,[12324]]]],[-1,89,[]],0,0,0,0,0,[[12337,120],12337],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12338,12339],[12337,[[12341,[12340]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[12342,12343],[-1,-2,[],[]],[-1,-2,[],[]],[12342,12344],[12342,12345],[12342,12346],[-1,-1,[]],[-1,-2,[],[]],[12342,12347],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12348,12349],[12348,12350],[12348,12351],[12348,12352],[12348,12353],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12354,12355],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12356,120],12356],[-1,-2,[],[]],[-1,-2,[],[]],[12357,12358],[12356,[[12360,[12359]]]],[12357,12361],[12356,[[12362,[12359]]]],[12357,12363],[12356,[[12364,[12359]]]],[-1,-1,[]],[12357,12365],[12356,[[12366,[12359]]]],[12357,12367],[12356,[[12368,[12359]]]],[-1,-2,[],[]],[12357,12369],[12356,[[12370,[12359]]]],[12357,12371],[12357,12372],[12356,[[12373,[12359]]]],[12357,12374],[12356,[[12375,[12359]]]],[12357,12376],[12356,[[12377,[12359]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[12357,12378],[12356,[[12379,[12359]]]],[-1,89,[]],[12357,12380],[12357,12381],[12356,[[12382,[12359]]]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12383,12384],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12385,120],12385],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12386,12387],[12385,[[12389,[12388]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12390,120],12390],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12391,12392],[12390,[[12394,[12393]]]],[12391,12395],[12390,[[12396,[12393]]]],[12391,12397],[12390,[[12398,[12393]]]],[12391,12399],[12390,[[12400,[12393]]]],[12391,12401],[12390,[[12402,[12393]]]],[12391,12403],[12390,[[12404,[12393]]]],[12391,12405],[12390,[[12406,[12393]]]],[12391,12407],[12390,[[12408,[12393]]]],[12391,12409],[12390,[[12410,[12393]]]],[12391,12411],[12390,[[12412,[12393]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12413,120],12413],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12414,12415],[12413,[[12417,[12416]]]],[12414,12418],[12413,[[12419,[12416]]]],[12414,12420],[12413,[[12421,[12416]]]],[12414,12422],[12413,[[12423,[12416]]]],[12414,12424],[12413,[[12425,[12416]]]],[12414,12426],[12413,[[12427,[12416]]]],[12414,12428],[12413,[[12429,[12416]]]],[12414,12430],[12413,[[12431,[12416]]]],[12414,12432],[12413,[[12433,[12416]]]],[12414,12434],[12413,[[12435,[12416]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12436,120],12436],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12437,12438],[12436,[[12440,[12439]]]],[12437,12441],[12436,[[12442,[12439]]]],[12437,12443],[12436,[[12444,[12439]]]],[12437,12445],[12436,[[12446,[12439]]]],[12437,12447],[12436,[[12448,[12439]]]],[12437,12449],[12436,[[12450,[12439]]]],[12437,12451],[12436,[[12452,[12439]]]],[12437,12453],[12436,[[12454,[12439]]]],[12437,12455],[12436,[[12456,[12439]]]],[12437,12457],[12436,[[12458,[12439]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12459,120],12459],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12460,12461],[12459,[[12463,[12462]]]],[12460,12464],[12459,[[12465,[12462]]]],[12460,12466],[12459,[[12467,[12462]]]],[12460,12468],[12459,[[12469,[12462]]]],[12460,12470],[12459,[[12471,[12462]]]],[12460,12472],[12459,[[12473,[12462]]]],[12460,12474],[12459,[[12475,[12462]]]],[12460,12476],[12459,[[12477,[12462]]]],[12460,12478],[12459,[[12479,[12462]]]],[12460,12480],[12459,[[12481,[12462]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12482,120],12482],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12483,12484],[12482,[[12486,[12485]]]],[12483,12487],[12482,[[12488,[12485]]]],[12483,12489],[12482,[[12490,[12485]]]],[12483,12491],[12482,[[12492,[12485]]]],[12483,12493],[12482,[[12494,[12485]]]],[12483,12495],[12482,[[12496,[12485]]]],[12483,12497],[12482,[[12498,[12485]]]],[12483,12499],[12482,[[12500,[12485]]]],[12483,12501],[12482,[[12502,[12485]]]],[12483,12503],[12482,[[12504,[12485]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12505,120],12505],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12506,12507],[12505,[[12509,[12508]]]],[12506,12510],[12505,[[12511,[12508]]]],[12506,12512],[12505,[[12513,[12508]]]],[12506,12514],[12505,[[12515,[12508]]]],[12506,12516],[12505,[[12517,[12508]]]],[12506,12518],[12505,[[12519,[12508]]]],[12506,12520],[12505,[[12521,[12508]]]],[12506,12522],[12505,[[12523,[12508]]]],[12506,12524],[12505,[[12525,[12508]]]],[12506,12526],[12505,[[12527,[12508]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12528,120],12528],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12529,12530],[12528,[[12532,[12531]]]],[12529,12533],[12528,[[12534,[12531]]]],[12529,12535],[12528,[[12536,[12531]]]],[12529,12537],[12528,[[12538,[12531]]]],[12529,12539],[12528,[[12540,[12531]]]],[12529,12541],[12528,[[12542,[12531]]]],[12529,12543],[12528,[[12544,[12531]]]],[12529,12545],[12528,[[12546,[12531]]]],[12529,12547],[12528,[[12548,[12531]]]],[12529,12549],[12528,[[12550,[12531]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12551,120],12551],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12552,12553],[12551,[[12555,[12554]]]],[12552,12556],[12551,[[12557,[12554]]]],[12552,12558],[12551,[[12559,[12554]]]],[12552,12560],[12551,[[12561,[12554]]]],[12552,12562],[12551,[[12563,[12554]]]],[12552,12564],[12551,[[12565,[12554]]]],[12552,12566],[12551,[[12567,[12554]]]],[12552,12568],[12551,[[12569,[12554]]]],[12552,12570],[12551,[[12571,[12554]]]],[12552,12572],[12551,[[12573,[12554]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12574,120],12574],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12575,12576],[12574,[[12578,[12577]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12579,120],12579],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12580,12581],[12579,[[12583,[12582]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12584,120],12584],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12585,12586],[12584,[[12588,[12587]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12589,120],12589],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12590,12591],[12589,[[12593,[12592]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12594,120],12594],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12595,12596],[12594,[[12598,[12597]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12599,120],12599],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12600,12601],[12599,[[12603,[12602]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12604,120],12604],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12605,12606],[12604,[[12608,[12607]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[12609,120],12609],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12610,12611],[12609,[[12613,[12612]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12614,12615],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12616,12617],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12618,12619],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12620,12621],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12622,12623],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12624,12625],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12626,12627],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12628,12629],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12630,120],12630],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12631,12632],[12630,[[12634,[12633]]]],[12631,12635],[12630,[[12636,[12633]]]],[12631,12637],[12630,[[12638,[12633]]]],[12631,12639],[12630,[[12640,[12633]]]],[12631,12641],[12630,[[12642,[12633]]]],[12631,12643],[12630,[[12644,[12633]]]],[12631,12645],[12630,[[12646,[12633]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12647,120],12647],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12648,12649],[12647,[[12651,[12650]]]],[12648,12652],[12647,[[12653,[12650]]]],[12648,12654],[12647,[[12655,[12650]]]],[12648,12656],[12647,[[12657,[12650]]]],[12648,12658],[12647,[[12659,[12650]]]],[12648,12660],[12647,[[12661,[12650]]]],[12648,12662],[12647,[[12663,[12650]]]],[12648,12664],[12647,[[12665,[12650]]]],[12648,12666],[12647,[[12667,[12650]]]],[12648,12668],[12647,[[12669,[12650]]]],[12648,12670],[12647,[[12671,[12650]]]],[12648,12672],[12647,[[12673,[12650]]]],[12648,12674],[12647,[[12675,[12650]]]],[12648,12676],[12647,[[12677,[12650]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12678,120],12678],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12679,12680],[12678,[[12682,[12681]]]],[12679,12683],[12678,[[12684,[12681]]]],[12679,12685],[12678,[[12686,[12681]]]],[12679,12687],[12678,[[12688,[12681]]]],[12679,12689],[12678,[[12690,[12681]]]],[12679,12691],[12678,[[12692,[12681]]]],[12679,12693],[12678,[[12694,[12681]]]],[12679,12695],[12678,[[12696,[12681]]]],[12679,12697],[12678,[[12698,[12681]]]],[12679,12699],[12678,[[12700,[12681]]]],[12679,12701],[12678,[[12702,[12681]]]],[12679,12703],[12678,[[12704,[12681]]]],[12679,12705],[12678,[[12706,[12681]]]],[12679,12707],[12678,[[12708,[12681]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12709,120],12709],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12710,12711],[12709,[[12713,[12712]]]],[12710,12714],[12709,[[12715,[12712]]]],[12710,12716],[12709,[[12717,[12712]]]],[12710,12718],[12709,[[12719,[12712]]]],[12710,12720],[12709,[[12721,[12712]]]],[12710,12722],[12709,[[12723,[12712]]]],[12710,12724],[12709,[[12725,[12712]]]],[12710,12726],[12709,[[12727,[12712]]]],[12710,12728],[12709,[[12729,[12712]]]],[12710,12730],[12709,[[12731,[12712]]]],[12710,12732],[12709,[[12733,[12712]]]],[12710,12734],[12709,[[12735,[12712]]]],[12710,12736],[12709,[[12737,[12712]]]],[12710,12738],[12709,[[12739,[12712]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12740,120],12740],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12741,12742],[12740,[[12744,[12743]]]],[12741,12745],[12740,[[12746,[12743]]]],[12741,12747],[12740,[[12748,[12743]]]],[12741,12749],[12740,[[12750,[12743]]]],[12741,12751],[12740,[[12752,[12743]]]],[12741,12753],[12740,[[12754,[12743]]]],[12741,12755],[12740,[[12756,[12743]]]],[12741,12757],[12740,[[12758,[12743]]]],[12741,12759],[12740,[[12760,[12743]]]],[12741,12761],[12740,[[12762,[12743]]]],[12741,12763],[12740,[[12764,[12743]]]],[12741,12765],[12740,[[12766,[12743]]]],[12741,12767],[12740,[[12768,[12743]]]],[12741,12769],[12740,[[12770,[12743]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12771,120],12771],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12772,12773],[12771,[[12775,[12774]]]],[12772,12776],[12771,[[12777,[12774]]]],[12772,12778],[12771,[[12779,[12774]]]],[12772,12780],[12771,[[12781,[12774]]]],[12772,12782],[12771,[[12783,[12774]]]],[12772,12784],[12771,[[12785,[12774]]]],[12772,12786],[12771,[[12787,[12774]]]],[12772,12788],[12771,[[12789,[12774]]]],[12772,12790],[12771,[[12791,[12774]]]],[12772,12792],[12771,[[12793,[12774]]]],[12772,12794],[12771,[[12795,[12774]]]],[12772,12796],[12771,[[12797,[12774]]]],[12772,12798],[12771,[[12799,[12774]]]],[12772,12800],[12771,[[12801,[12774]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12802,120],12802],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12803,12804],[12802,[[12806,[12805]]]],[12803,12807],[12802,[[12808,[12805]]]],[12803,12809],[12802,[[12810,[12805]]]],[12803,12811],[12802,[[12812,[12805]]]],[12803,12813],[12802,[[12814,[12805]]]],[12803,12815],[12802,[[12816,[12805]]]],[12803,12817],[12802,[[12818,[12805]]]],[12803,12819],[12802,[[12820,[12805]]]],[12803,12821],[12802,[[12822,[12805]]]],[12803,12823],[12802,[[12824,[12805]]]],[12803,12825],[12802,[[12826,[12805]]]],[12803,12827],[12802,[[12828,[12805]]]],[12803,12829],[12802,[[12830,[12805]]]],[12803,12831],[12802,[[12832,[12805]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12833,120],12833],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12834,12835],[12833,[[12837,[12836]]]],[12834,12838],[12833,[[12839,[12836]]]],[12834,12840],[12833,[[12841,[12836]]]],[12834,12842],[12833,[[12843,[12836]]]],[12834,12844],[12833,[[12845,[12836]]]],[12834,12846],[12833,[[12847,[12836]]]],[12834,12848],[12833,[[12849,[12836]]]],[12834,12850],[12833,[[12851,[12836]]]],[12834,12852],[12833,[[12853,[12836]]]],[12834,12854],[12833,[[12855,[12836]]]],[12834,12856],[12833,[[12857,[12836]]]],[12834,12858],[12833,[[12859,[12836]]]],[12834,12860],[12833,[[12861,[12836]]]],[12834,12862],[12833,[[12863,[12836]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12864,120],12864],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12865,12866],[12864,[[12868,[12867]]]],[12865,12869],[12864,[[12870,[12867]]]],[12865,12871],[12864,[[12872,[12867]]]],[12865,12873],[12864,[[12874,[12867]]]],[12865,12875],[12864,[[12876,[12867]]]],[12865,12877],[12864,[[12878,[12867]]]],[12865,12879],[12864,[[12880,[12867]]]],[12865,12881],[12864,[[12882,[12867]]]],[12865,12883],[12864,[[12884,[12867]]]],[12865,12885],[12864,[[12886,[12867]]]],[12865,12887],[12864,[[12888,[12867]]]],[12865,12889],[12864,[[12890,[12867]]]],[12865,12891],[12864,[[12892,[12867]]]],[12865,12893],[12864,[[12894,[12867]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12895,120],12895],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12896,12897],[12895,[[12899,[12898]]]],[12896,12900],[12895,[[12901,[12898]]]],[12896,12902],[12895,[[12903,[12898]]]],[12896,12904],[12895,[[12905,[12898]]]],[12896,12906],[12895,[[12907,[12898]]]],[12896,12908],[12895,[[12909,[12898]]]],[12896,12910],[12895,[[12911,[12898]]]],[12896,12912],[12895,[[12913,[12898]]]],[12896,12914],[12895,[[12915,[12898]]]],[12896,12916],[12895,[[12917,[12898]]]],[12896,12918],[12895,[[12919,[12898]]]],[12896,12920],[12895,[[12921,[12898]]]],[12896,12922],[12895,[[12923,[12898]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12924,120],12924],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12925,12926],[12924,[[12928,[12927]]]],[12925,12929],[12924,[[12930,[12927]]]],[12925,12931],[12924,[[12932,[12927]]]],[12925,12933],[12924,[[12934,[12927]]]],[12925,12935],[12924,[[12936,[12927]]]],[12925,12937],[12924,[[12938,[12927]]]],[12925,12939],[12924,[[12940,[12927]]]],[12925,12941],[12924,[[12942,[12927]]]],[12925,12943],[12924,[[12944,[12927]]]],[12925,12945],[12924,[[12946,[12927]]]],[12925,12947],[12924,[[12948,[12927]]]],[12925,12949],[12924,[[12950,[12927]]]],[12925,12951],[12924,[[12952,[12927]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12953,120],12953],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12954,12955],[12953,[[12957,[12956]]]],[12954,12958],[12953,[[12959,[12956]]]],[12954,12960],[12953,[[12961,[12956]]]],[12954,12962],[12953,[[12963,[12956]]]],[12954,12964],[12953,[[12965,[12956]]]],[12954,12966],[12953,[[12967,[12956]]]],[12954,12968],[12953,[[12969,[12956]]]],[12954,12970],[12953,[[12971,[12956]]]],[12954,12972],[12953,[[12973,[12956]]]],[12954,12974],[12953,[[12975,[12956]]]],[12954,12976],[12953,[[12977,[12956]]]],[12954,12978],[12953,[[12979,[12956]]]],[12954,12980],[12953,[[12981,[12956]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12982,120],12982],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12983,12984],[12982,[[12986,[12985]]]],[12983,12987],[12982,[[12988,[12985]]]],[12983,12989],[12982,[[12990,[12985]]]],[12983,12991],[12982,[[12992,[12985]]]],[12983,12993],[12982,[[12994,[12985]]]],[12983,12995],[12982,[[12996,[12985]]]],[12983,12997],[12982,[[12998,[12985]]]],[12983,12999],[12982,[[13000,[12985]]]],[12983,13001],[12982,[[13002,[12985]]]],[12983,13003],[12982,[[13004,[12985]]]],[12983,13005],[12982,[[13006,[12985]]]],[12983,13007],[12982,[[13008,[12985]]]],[12983,13009],[12982,[[13010,[12985]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13011,120],13011],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13012,13013],[13011,[[13015,[13014]]]],[13012,13016],[13011,[[13017,[13014]]]],[13012,13018],[13011,[[13019,[13014]]]],[13012,13020],[13011,[[13021,[13014]]]],[13012,13022],[13011,[[13023,[13014]]]],[13012,13024],[13011,[[13025,[13014]]]],[13012,13026],[13011,[[13027,[13014]]]],[13012,13028],[13011,[[13029,[13014]]]],[13012,13030],[13011,[[13031,[13014]]]],[13012,13032],[13011,[[13033,[13014]]]],[13012,13034],[13011,[[13035,[13014]]]],[13012,13036],[13011,[[13037,[13014]]]],[13012,13038],[13011,[[13039,[13014]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13040,120],13040],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13041,13042],[13040,[[13044,[13043]]]],[13041,13045],[13040,[[13046,[13043]]]],[13041,13047],[13040,[[13048,[13043]]]],[13041,13049],[13040,[[13050,[13043]]]],[13041,13051],[13040,[[13052,[13043]]]],[13041,13053],[13040,[[13054,[13043]]]],[13041,13055],[13040,[[13056,[13043]]]],[13041,13057],[13040,[[13058,[13043]]]],[13041,13059],[13040,[[13060,[13043]]]],[13041,13061],[13040,[[13062,[13043]]]],[13041,13063],[13040,[[13064,[13043]]]],[13041,13065],[13040,[[13066,[13043]]]],[13041,13067],[13040,[[13068,[13043]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13069,120],13069],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13070,13071],[13069,[[13073,[13072]]]],[13070,13074],[13069,[[13075,[13072]]]],[13070,13076],[13069,[[13077,[13072]]]],[13070,13078],[13069,[[13079,[13072]]]],[13070,13080],[13069,[[13081,[13072]]]],[13070,13082],[13069,[[13083,[13072]]]],[13070,13084],[13069,[[13085,[13072]]]],[13070,13086],[13069,[[13087,[13072]]]],[13070,13088],[13069,[[13089,[13072]]]],[13070,13090],[13069,[[13091,[13072]]]],[13070,13092],[13069,[[13093,[13072]]]],[13070,13094],[13069,[[13095,[13072]]]],[13070,13096],[13069,[[13097,[13072]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13098,120],13098],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13099,13100],[13098,[[13102,[13101]]]],[13099,13103],[13098,[[13104,[13101]]]],[13099,13105],[13098,[[13106,[13101]]]],[13099,13107],[13098,[[13108,[13101]]]],[13099,13109],[13098,[[13110,[13101]]]],[13099,13111],[13098,[[13112,[13101]]]],[13099,13113],[13098,[[13114,[13101]]]],[13099,13115],[13098,[[13116,[13101]]]],[13099,13117],[13098,[[13118,[13101]]]],[13099,13119],[13098,[[13120,[13101]]]],[13099,13121],[13098,[[13122,[13101]]]],[13099,13123],[13098,[[13124,[13101]]]],[13099,13125],[13098,[[13126,[13101]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[13127,120],13127],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13128,13129],[13127,[[13131,[13130]]]],[13128,13132],[13127,[[13133,[13130]]]],[13128,13134],[13127,[[13135,[13130]]]],[13128,13136],[13127,[[13137,[13130]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[13138,120],13138],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13139,13140],[13138,[[13142,[13141]]]],[13139,13143],[13138,[[13144,[13141]]]],[13139,13145],[13138,[[13146,[13141]]]],[13139,13147],[13138,[[13148,[13141]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[13149,120],13149],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13150,13151],[13149,[[13153,[13152]]]],[13150,13154],[13149,[[13155,[13152]]]],[13150,13156],[13149,[[13157,[13152]]]],[13150,13158],[13149,[[13159,[13152]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[13160,120],13160],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13161,13162],[13160,[[13164,[13163]]]],[13161,13165],[13160,[[13166,[13163]]]],[13161,13167],[13160,[[13168,[13163]]]],[13161,13169],[13160,[[13170,[13163]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[13171,120],13171],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13172,13173],[13171,[[13175,[13174]]]],[13172,13176],[13171,[[13177,[13174]]]],[13172,13178],[13171,[[13179,[13174]]]],[13172,13180],[13171,[[13181,[13174]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[13182,120],13182],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13183,13184],[13182,[[13186,[13185]]]],[13183,13187],[13182,[[13188,[13185]]]],[13183,13189],[13182,[[13190,[13185]]]],[13183,13191],[13182,[[13192,[13185]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[13193,120],13193],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13194,13195],[13193,[[13197,[13196]]]],[13194,13198],[13193,[[13199,[13196]]]],[13194,13200],[13193,[[13201,[13196]]]],[13194,13202],[13193,[[13203,[13196]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,[[13204,120],13204],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13205,13206],[13204,[[13208,[13207]]]],[13205,13209],[13204,[[13210,[13207]]]],[13205,13211],[13204,[[13212,[13207]]]],[13205,13213],[13204,[[13214,[13207]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[13215,120],13215],[-1,-2,[],[]],[-1,-2,[],[]],[13216,13217],[13215,[[13219,[13218]]]],[-1,-1,[]],[13216,13220],[13215,[[13221,[13218]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[13222,120],13222],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13223,13224],[13222,[[13226,[13225]]]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[13227,13228],[-1,-1,[]],[13227,13229],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13230,120],13230],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13231,13232],[13230,[[13234,[13233]]]],[13231,13235],[13231,13236],[13230,[[13237,[13233]]]],[13231,13238],[13230,[[13239,[13233]]]],[13231,13240],[13231,13241],[13231,13242],[13230,[[13243,[13233]]]],[13231,13244],[13230,[[13245,[13233]]]],[13231,13246],[13230,[[13247,[13233]]]],[13231,13248],[13230,[[13249,[13233]]]],[13231,13250],[13231,13251],[13230,[[13252,[13233]]]],[13231,13253],[13230,[[13254,[13233]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,[[13255,120],13255],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13256,13257],[13255,[[13259,[13258]]]],[13256,13260],[13255,[[13261,[13258]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13262,13263],[13262,13264],[13262,13265],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13266,120],13266],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13267,13268],[13266,[[13270,[13269]]]],[-1,-2,[],[]],[13267,13271],[13267,13272],[13267,13273],[13266,[[13274,[13269]]]],[13267,13275],[13266,[[13276,[13269]]]],[13267,13277],[13266,[[13278,[13269]]]],[13267,13279],[13266,[[13280,[13269]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[84,13281],[-1,-1,[]],[-1,-2,[],[]],0,[84,13282],0,[84,13283],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[13284,120],13284],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[13285,13286],[13284,[[13288,[13287]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[13289,13290],[13291,[[13293,[13292]]]],[[13291,120],13291],[-1,-2,[],[]],[-1,-2,[],[]],[13289,13294],[13291,[[13295,[13292]]]],[13289,13296],[13291,[[13297,[13292]]]],[13289,13298],[13291,[[13299,[13292]]]],[13289,13300],[13291,[[13301,[13292]]]],[13289,13302],[13291,[[13303,[13292]]]],[13289,13304],[13291,[[13305,[13292]]]],[13289,13306],[13291,[[13307,[13292]]]],[13289,13308],[13291,[[13309,[13292]]]],[13289,13310],[13291,[[13311,[13292]]]],[13289,13312],[13291,[[13313,[13292]]]],[-1,-1,[]],[-1,-2,[],[]],[13289,13314],[13291,[[13315,[13292]]]],[13289,13316],[13291,[[13317,[13292]]]],[13289,13318],[13291,[[13319,[13292]]]],[13289,13320],[13291,[[13321,[13292]]]],[13289,13322],[13291,[[13323,[13292]]]],[13289,13324],[13291,[[13325,[13292]]]],[13289,13326],[13291,[[13327,[13292]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],[13289,13328],[13291,[[13329,[13292]]]],[13289,13330],[13291,[[13331,[13292]]]],[13289,13332],[13291,[[13333,[13292]]]],[13289,13334],[13291,[[13335,[13292]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13336,120],13336],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13337,13338],[13336,[[13340,[13339]]]],[13337,13341],[13337,13342],[13337,13343],[13337,13344],[13336,[[13345,[13339]]]],[13337,13346],[13336,[[13347,[13339]]]],[13337,13348],[13336,[[13349,[13339]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[85,13350],0,[85,13351],0,[85,13352],[-1,-1,[]],[-1,-2,[],[]],0,[85,13353],0,[85,13354],0,[[85,98],13355],[85,[[0,[[101,[],[[100,[13355]]]]]]]],0,[85,13356],0,[85,13357],0,[85,13358],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[13359,13360],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[13361,120],13361],[-1,-2,[],[]],[-1,-2,[],[]],[13362,13363],[13361,[[13365,[13364]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[13366,120],13366],[-1,-2,[],[]],[-1,-2,[],[]],[13366,[[13368,[13367]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[13369,120],13369],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13370,13371],[13369,[[13373,[13372]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[13374,120],13374],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13375,13376],[13374,[[13378,[13377]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,0,0,[[13379,120],13379],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13380,13381],[13379,[[13383,[13382]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[13384,120],13384],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13384,[[13386,[13385]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13387,13388],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]],0,0,0,[[13389,120],13389],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13389,[[13391,[13390]]]],[-1,[[88,[-2]]],[],[]],[-1,[[88,[-2]]],[],[]],[-1,89,[]]],"c":[],"p":[[6,"Interrupt",0],[5,"TryFromInterruptError",0],[5,"AES",0],[5,"APB_SARADC",0],[5,"BB",0],[5,"DEDICATED_GPIO",0],[5,"DS",0],[5,"EFUSE",0],[5,"EXTMEM",0],[5,"GPIO",0],[5,"GPIO_SD",0],[5,"HMAC",0],[5,"I2C0",0],[5,"I2C1",0],[5,"I2S0",0],[5,"INTERRUPT_CORE0",0],[5,"IO_MUX",0],[5,"LEDC",0],[5,"PCNT",0],[5,"PMS",0],[5,"RMT",0],[5,"RNG",0],[5,"RSA",0],[5,"RTC_IO",0],[5,"RTC_CNTL",0],[5,"RTC_I2C",0],[5,"SENS",0],[5,"SHA",0],[5,"SPI0",0],[5,"SPI1",0],[5,"SPI2",0],[5,"SPI3",0],[5,"SPI4",0],[5,"SYSCON",0],[5,"SYSTEM",0],[5,"SYSTIMER",0],[5,"TIMG0",0],[5,"TIMG1",0],[5,"TWAI0",0],[5,"UART0",0],[5,"UART1",0],[5,"UHCI0",0],[5,"USB0",0],[5,"USB_WRAP",0],[5,"XTS_AES",0],[1,"bool"],[5,"Formatter",36588],[8,"Result",36588],[1,"u16"],[5,"RegisterBlock",768],[5,"RegisterBlock",1155],[5,"RegisterBlock",1840],[5,"RegisterBlock",1878],[5,"RegisterBlock",2244],[5,"RegisterBlock",2420],[5,"RegisterBlock",3448],[5,"RegisterBlock",5292],[5,"RegisterBlock",6229],[5,"RegisterBlock",6318],[5,"RegisterBlock",6583],[5,"RegisterBlock",7373],[5,"RegisterBlock",8530],[5,"RegisterBlock",10330],[5,"RegisterBlock",12884],[5,"RegisterBlock",13412],[5,"RegisterBlock",13760],[5,"RegisterBlock",15398],[5,"RegisterBlock",16018],[5,"RegisterBlock",16038],[5,"RegisterBlock",19611],[5,"RegisterBlock",16317],[5,"RegisterBlock",19189],[5,"RegisterBlock",20385],[5,"RegisterBlock",22004],[5,"RegisterBlock",22247],[5,"RegisterBlock",24371],[5,"RegisterBlock",25177],[5,"RegisterBlock",26191],[5,"RegisterBlock",26607],[5,"RegisterBlock",27411],[5,"RegisterBlock",27974],[5,"RegisterBlock",28915],[5,"RegisterBlock",30142],[5,"RegisterBlock",36270],[5,"RegisterBlock",36434],[5,"Peripherals",0],[6,"Option",36589],[6,"Result",36590],[5,"TypeId",36591],[8,"AAD_BLOCK_NUM",768],[8,"BLOCK_MODE",768],[8,"BLOCK_NUM",768],[8,"CONTINUE_OP",768],[8,"DATE",768],[8,"DMA_ENABLE",768],[8,"DMA_EXIT",768],[8,"ENDIAN",768],[1,"usize"],[8,"H_",768],[17,"Item"],[10,"Iterator",36592],[8,"INC_SEL",768],[8,"INT_CLR",768],[8,"INT_ENA",768],[8,"IV_",768],[8,"J0_",768],[8,"KEY",768],[8,"MODE",768],[8,"REMAINDER_BIT_NUM",768],[8,"STATE",768],[8,"T0_",768],[8,"TEXT_IN",768],[8,"TEXT_OUT",768],[8,"TRIGGER",768],[8,"R",849],[8,"AAD_BLOCK_NUM_R",849],[8,"W",849],[5,"AAD_BLOCK_NUM_SPEC",849],[8,"AAD_BLOCK_NUM_W",849],[1,"u32"],[8,"W",864],[8,"R",864],[8,"BLOCK_MODE_R",864],[5,"BLOCK_MODE_SPEC",864],[8,"BLOCK_MODE_W",864],[8,"W",879],[8,"R",879],[8,"BLOCK_NUM_R",879],[5,"BLOCK_NUM_SPEC",879],[8,"BLOCK_NUM_W",879],[8,"W",894],[5,"CONTINUE_OP_SPEC",894],[8,"CONTINUE_OP_W",894],[8,"W",906],[8,"R",906],[8,"DATE_R",906],[5,"DATE_SPEC",906],[8,"DATE_W",906],[8,"W",921],[8,"R",921],[8,"DMA_ENABLE_R",921],[5,"DMA_ENABLE_SPEC",921],[8,"DMA_ENABLE_W",921],[8,"W",936],[5,"DMA_EXIT_SPEC",936],[8,"DMA_EXIT_W",936],[8,"W",948],[8,"R",948],[8,"ENDIAN_R",948],[5,"ENDIAN_SPEC",948],[8,"ENDIAN_W",948],[8,"R",963],[8,"H_R",963],[8,"W",974],[8,"R",974],[8,"INC_SEL_R",974],[5,"INC_SEL_SPEC",974],[8,"INC_SEL_W",974],[8,"W",989],[5,"INT_CLR_SPEC",989],[8,"INT_CLR_W",989],[8,"W",1001],[8,"R",1001],[8,"INT_ENA_R",1001],[5,"INT_ENA_SPEC",1001],[8,"INT_ENA_W",1001],[8,"W",1016],[8,"R",1016],[8,"IV_R",1016],[5,"IV__SPEC",1016],[8,"IV_W",1016],[8,"W",1031],[8,"R",1031],[8,"J0_R",1031],[5,"J0__SPEC",1031],[8,"J0_W",1031],[8,"W",1046],[8,"R",1046],[8,"KEY_R",1046],[5,"KEY_SPEC",1046],[8,"KEY_W",1046],[8,"W",1061],[8,"R",1061],[8,"MODE_R",1061],[5,"MODE_SPEC",1061],[8,"MODE_W",1061],[8,"W",1076],[8,"R",1076],[8,"REMAINDER_BIT_NUM_R",1076],[5,"REMAINDER_BIT_NUM_SPEC",1076],[8,"REMAINDER_BIT_NUM_W",1076],[8,"R",1091],[8,"STATE_R",1091],[8,"R",1102],[8,"T0_R",1102],[8,"W",1113],[8,"R",1113],[8,"TEXT_IN_R",1113],[5,"TEXT_IN_SPEC",1113],[8,"TEXT_IN_W",1113],[8,"W",1128],[8,"R",1128],[8,"TEXT_OUT_R",1128],[5,"TEXT_OUT_SPEC",1128],[8,"TEXT_OUT_W",1128],[8,"W",1143],[5,"TRIGGER_SPEC",1143],[8,"TRIGGER_W",1143],[8,"APB_CTRL_DATE",1155],[8,"APB_DAC_CTRL",1155],[8,"ARB_CTRL",1155],[8,"CLKM_CONF",1155],[8,"CTRL",1155],[8,"CTRL2",1155],[8,"DMA_CONF",1155],[8,"FILTER_CTRL",1155],[8,"FILTER_STATUS",1155],[8,"FSM",1155],[8,"FSM_WAIT",1155],[8,"INT_CLR",1155],[8,"INT_ENA",1155],[8,"INT_RAW",1155],[8,"INT_ST",1155],[8,"SAR1_PATT_TAB1",1155],[8,"SAR1_PATT_TAB2",1155],[8,"SAR1_PATT_TAB3",1155],[8,"SAR1_PATT_TAB4",1155],[8,"SAR1_STATUS",1155],[8,"SAR2_PATT_TAB1",1155],[8,"SAR2_PATT_TAB2",1155],[8,"SAR2_PATT_TAB3",1155],[8,"SAR2_PATT_TAB4",1155],[8,"SAR2_STATUS",1155],[8,"THRES_CTRL",1155],[8,"R",1241],[8,"APB_CTRL_DATE_R",1241],[8,"W",1241],[5,"APB_CTRL_DATE_SPEC",1241],[8,"APB_CTRL_DATE_W",1241],[8,"R",1256],[8,"APB_DAC_ALTER_MODE_R",1256],[8,"W",1256],[5,"APB_DAC_CTRL_SPEC",1256],[8,"APB_DAC_ALTER_MODE_W",1256],[8,"APB_DAC_RST_R",1256],[8,"APB_DAC_RST_W",1256],[8,"APB_DAC_TRANS_R",1256],[8,"APB_DAC_TRANS_W",1256],[8,"DAC_RESET_FIFO_R",1256],[8,"DAC_RESET_FIFO_W",1256],[8,"DAC_TIMER_EN_R",1256],[8,"DAC_TIMER_EN_W",1256],[8,"DAC_TIMER_TARGET_R",1256],[8,"DAC_TIMER_TARGET_W",1256],[8,"R",1291],[8,"ADC_ARB_APB_FORCE_R",1291],[8,"W",1291],[5,"ARB_CTRL_SPEC",1291],[8,"ADC_ARB_APB_FORCE_W",1291],[8,"ADC_ARB_APB_PRIORITY_R",1291],[8,"ADC_ARB_APB_PRIORITY_W",1291],[8,"ADC_ARB_FIX_PRIORITY_R",1291],[8,"ADC_ARB_FIX_PRIORITY_W",1291],[8,"ADC_ARB_GRANT_FORCE_R",1291],[8,"ADC_ARB_GRANT_FORCE_W",1291],[8,"ADC_ARB_RTC_FORCE_R",1291],[8,"ADC_ARB_RTC_FORCE_W",1291],[8,"ADC_ARB_RTC_PRIORITY_R",1291],[8,"ADC_ARB_RTC_PRIORITY_W",1291],[8,"ADC_ARB_WIFI_FORCE_R",1291],[8,"ADC_ARB_WIFI_FORCE_W",1291],[8,"ADC_ARB_WIFI_PRIORITY_R",1291],[8,"ADC_ARB_WIFI_PRIORITY_W",1291],[8,"W",1334],[8,"R",1334],[8,"CLK_SEL_R",1334],[5,"CLKM_CONF_SPEC",1334],[8,"CLK_SEL_W",1334],[8,"CLKM_DIV_A_R",1334],[8,"CLKM_DIV_A_W",1334],[8,"CLKM_DIV_B_R",1334],[8,"CLKM_DIV_B_W",1334],[8,"CLKM_DIV_NUM_R",1334],[8,"CLKM_DIV_NUM_W",1334],[8,"W",1361],[8,"R",1361],[8,"DATA_SAR_SEL_R",1361],[5,"CTRL_SPEC",1361],[8,"DATA_SAR_SEL_W",1361],[8,"DATA_TO_I2S_R",1361],[8,"DATA_TO_I2S_W",1361],[8,"SAR1_PATT_LEN_R",1361],[8,"SAR1_PATT_LEN_W",1361],[8,"SAR1_PATT_P_CLEAR_R",1361],[8,"SAR1_PATT_P_CLEAR_W",1361],[8,"SAR2_PATT_LEN_R",1361],[8,"SAR2_PATT_LEN_W",1361],[8,"SAR2_PATT_P_CLEAR_R",1361],[8,"SAR2_PATT_P_CLEAR_W",1361],[8,"SAR_CLK_DIV_R",1361],[8,"SAR_CLK_DIV_W",1361],[8,"SAR_CLK_GATED_R",1361],[8,"SAR_CLK_GATED_W",1361],[8,"SAR_SEL_R",1361],[8,"SAR_SEL_W",1361],[8,"START_R",1361],[8,"START_W",1361],[8,"START_FORCE_R",1361],[8,"START_FORCE_W",1361],[8,"WAIT_ARB_CYCLE_R",1361],[8,"WAIT_ARB_CYCLE_W",1361],[8,"WORK_MODE_R",1361],[8,"WORK_MODE_W",1361],[8,"XPD_SAR_FORCE_R",1361],[8,"XPD_SAR_FORCE_W",1361],[8,"W",1428],[8,"R",1428],[8,"MAX_MEAS_NUM_R",1428],[5,"CTRL2_SPEC",1428],[8,"MAX_MEAS_NUM_W",1428],[8,"MEAS_NUM_LIMIT_R",1428],[8,"MEAS_NUM_LIMIT_W",1428],[8,"SAR1_INV_R",1428],[8,"SAR1_INV_W",1428],[8,"SAR2_INV_R",1428],[8,"SAR2_INV_W",1428],[8,"TIMER_EN_R",1428],[8,"TIMER_EN_W",1428],[8,"TIMER_SEL_R",1428],[8,"TIMER_SEL_W",1428],[8,"TIMER_TARGET_R",1428],[8,"TIMER_TARGET_W",1428],[8,"R",1467],[8,"APB_ADC_EOF_NUM_R",1467],[8,"W",1467],[5,"DMA_CONF_SPEC",1467],[8,"APB_ADC_EOF_NUM_W",1467],[8,"APB_ADC_RESET_FSM_R",1467],[8,"APB_ADC_RESET_FSM_W",1467],[8,"APB_ADC_TRANS_R",1467],[8,"APB_ADC_TRANS_W",1467],[8,"R",1490],[8,"ADC1_FILTER_EN_R",1490],[8,"W",1490],[5,"FILTER_CTRL_SPEC",1490],[8,"ADC1_FILTER_EN_W",1490],[8,"ADC1_FILTER_FACTOR_R",1490],[8,"ADC1_FILTER_FACTOR_W",1490],[8,"ADC1_FILTER_RESET_R",1490],[8,"ADC1_FILTER_RESET_W",1490],[8,"ADC2_FILTER_EN_R",1490],[8,"ADC2_FILTER_EN_W",1490],[8,"ADC2_FILTER_FACTOR_R",1490],[8,"ADC2_FILTER_FACTOR_W",1490],[8,"ADC2_FILTER_RESET_R",1490],[8,"ADC2_FILTER_RESET_W",1490],[8,"R",1525],[8,"ADC1_FILTER_DATA_R",1525],[8,"ADC2_FILTER_DATA_R",1525],[8,"W",1538],[8,"R",1538],[8,"SAMPLE_CYCLE_R",1538],[5,"FSM_SPEC",1538],[8,"SAMPLE_CYCLE_W",1538],[8,"SAMPLE_NUM_R",1538],[8,"SAMPLE_NUM_W",1538],[8,"W",1557],[8,"R",1557],[8,"RSTB_WAIT_R",1557],[5,"FSM_WAIT_SPEC",1557],[8,"RSTB_WAIT_W",1557],[8,"STANDBY_WAIT_R",1557],[8,"STANDBY_WAIT_W",1557],[8,"XPD_WAIT_R",1557],[8,"XPD_WAIT_W",1557],[8,"W",1580],[5,"INT_CLR_SPEC",1580],[8,"ADC1_DONE_INT_CLR_W",1580],[8,"ADC1_THRES_INT_CLR_W",1580],[8,"ADC2_DONE_INT_CLR_W",1580],[8,"ADC2_THRES_INT_CLR_W",1580],[8,"R",1598],[8,"ADC1_DONE_INT_ENA_R",1598],[8,"W",1598],[5,"INT_ENA_SPEC",1598],[8,"ADC1_DONE_INT_ENA_W",1598],[8,"ADC1_THRES_INT_ENA_R",1598],[8,"ADC1_THRES_INT_ENA_W",1598],[8,"ADC2_DONE_INT_ENA_R",1598],[8,"ADC2_DONE_INT_ENA_W",1598],[8,"ADC2_THRES_INT_ENA_R",1598],[8,"ADC2_THRES_INT_ENA_W",1598],[8,"R",1625],[8,"ADC1_DONE_INT_RAW_R",1625],[8,"ADC1_THRES_INT_RAW_R",1625],[8,"ADC2_DONE_INT_RAW_R",1625],[8,"ADC2_THRES_INT_RAW_R",1625],[8,"R",1642],[8,"ADC1_DONE_INT_ST_R",1642],[8,"ADC1_THRES_INT_ST_R",1642],[8,"ADC2_DONE_INT_ST_R",1642],[8,"ADC2_THRES_INT_ST_R",1642],[8,"W",1659],[8,"R",1659],[8,"SAR1_PATT_TAB1_R",1659],[5,"SAR1_PATT_TAB1_SPEC",1659],[8,"SAR1_PATT_TAB1_W",1659],[8,"W",1674],[8,"R",1674],[8,"SAR1_PATT_TAB2_R",1674],[5,"SAR1_PATT_TAB2_SPEC",1674],[8,"SAR1_PATT_TAB2_W",1674],[8,"W",1689],[8,"R",1689],[8,"SAR1_PATT_TAB3_R",1689],[5,"SAR1_PATT_TAB3_SPEC",1689],[8,"SAR1_PATT_TAB3_W",1689],[8,"W",1704],[8,"R",1704],[8,"SAR1_PATT_TAB4_R",1704],[5,"SAR1_PATT_TAB4_SPEC",1704],[8,"SAR1_PATT_TAB4_W",1704],[8,"R",1719],[8,"SAR1_STATUS_R",1719],[8,"W",1730],[8,"R",1730],[8,"SAR2_PATT_TAB1_R",1730],[5,"SAR2_PATT_TAB1_SPEC",1730],[8,"SAR2_PATT_TAB1_W",1730],[8,"W",1745],[8,"R",1745],[8,"SAR2_PATT_TAB2_R",1745],[5,"SAR2_PATT_TAB2_SPEC",1745],[8,"SAR2_PATT_TAB2_W",1745],[8,"W",1760],[8,"R",1760],[8,"SAR2_PATT_TAB3_R",1760],[5,"SAR2_PATT_TAB3_SPEC",1760],[8,"SAR2_PATT_TAB3_W",1760],[8,"W",1775],[8,"R",1775],[8,"SAR2_PATT_TAB4_R",1775],[5,"SAR2_PATT_TAB4_SPEC",1775],[8,"SAR2_PATT_TAB4_W",1775],[8,"R",1790],[8,"SAR2_STATUS_R",1790],[8,"R",1801],[8,"ADC1_THRES_R",1801],[8,"W",1801],[5,"THRES_CTRL_SPEC",1801],[8,"ADC1_THRES_W",1801],[8,"ADC1_THRES_EN_R",1801],[8,"ADC1_THRES_EN_W",1801],[8,"ADC1_THRES_MODE_R",1801],[8,"ADC1_THRES_MODE_W",1801],[8,"ADC2_THRES_R",1801],[8,"ADC2_THRES_W",1801],[8,"ADC2_THRES_EN_R",1801],[8,"ADC2_THRES_EN_W",1801],[8,"ADC2_THRES_MODE_R",1801],[8,"ADC2_THRES_MODE_W",1801],[8,"CLK_EN_R",1801],[8,"CLK_EN_W",1801],[8,"BBPD_CTRL",1840],[8,"W",1851],[8,"R",1851],[8,"DC_EST_FORCE_PD_R",1851],[5,"BBPD_CTRL_SPEC",1851],[8,"DC_EST_FORCE_PD_W",1851],[8,"DC_EST_FORCE_PU_R",1851],[8,"DC_EST_FORCE_PU_W",1851],[8,"FFT_FORCE_PD_R",1851],[8,"FFT_FORCE_PD_W",1851],[8,"FFT_FORCE_PU_R",1851],[8,"FFT_FORCE_PU_W",1851],[8,"IN_DLY",1878],[8,"IN_SCAN",1878],[8,"INTR_CLR",1878],[8,"INTR_RAW",1878],[8,"INTR_RCGN",1878],[8,"INTR_RLS",1878],[8,"INTR_ST",1878],[8,"OUT_CPU",1878],[8,"OUT_DRT",1878],[8,"OUT_IDV",1878],[8,"OUT_MSK",1878],[8,"OUT_SCAN",1878],[8,"W",1922],[8,"R",1922],[8,"CH0_R",1922],[5,"IN_DLY_SPEC",1922],[8,"CH0_W",1922],[8,"CH1_R",1922],[8,"CH1_W",1922],[8,"CH2_R",1922],[8,"CH2_W",1922],[8,"CH3_R",1922],[8,"CH3_W",1922],[8,"CH4_R",1922],[8,"CH4_W",1922],[8,"CH5_R",1922],[8,"CH5_W",1922],[8,"CH6_R",1922],[8,"CH6_W",1922],[8,"CH7_R",1922],[8,"CH7_W",1922],[8,"R",1965],[8,"IN_STATUS_R",1965],[8,"W",1976],[5,"INTR_CLR_SPEC",1976],[8,"GPIO0_INT_CLR_W",1976],[8,"GPIO1_INT_CLR_W",1976],[8,"GPIO2_INT_CLR_W",1976],[8,"GPIO3_INT_CLR_W",1976],[8,"GPIO4_INT_CLR_W",1976],[8,"GPIO5_INT_CLR_W",1976],[8,"GPIO6_INT_CLR_W",1976],[8,"GPIO7_INT_CLR_W",1976],[8,"R",2002],[8,"GPIO0_R",2002],[8,"GPIO1_R",2002],[8,"GPIO2_R",2002],[8,"GPIO3_R",2002],[8,"GPIO4_R",2002],[8,"GPIO5_R",2002],[8,"GPIO6_R",2002],[8,"GPIO7_R",2002],[8,"W",2027],[8,"R",2027],[8,"INTR_MODE_CH0_R",2027],[5,"INTR_RCGN_SPEC",2027],[8,"INTR_MODE_CH0_W",2027],[8,"INTR_MODE_CH1_R",2027],[8,"INTR_MODE_CH1_W",2027],[8,"INTR_MODE_CH2_R",2027],[8,"INTR_MODE_CH2_W",2027],[8,"INTR_MODE_CH3_R",2027],[8,"INTR_MODE_CH3_W",2027],[8,"INTR_MODE_CH4_R",2027],[8,"INTR_MODE_CH4_W",2027],[8,"INTR_MODE_CH5_R",2027],[8,"INTR_MODE_CH5_W",2027],[8,"INTR_MODE_CH6_R",2027],[8,"INTR_MODE_CH6_W",2027],[8,"INTR_MODE_CH7_R",2027],[8,"INTR_MODE_CH7_W",2027],[8,"W",2070],[8,"R",2070],[8,"GPIO0_INT_ENA_R",2070],[5,"INTR_RLS_SPEC",2070],[8,"GPIO0_INT_ENA_W",2070],[8,"GPIO1_INT_ENA_R",2070],[8,"GPIO1_INT_ENA_W",2070],[8,"GPIO2_INT_ENA_R",2070],[8,"GPIO2_INT_ENA_W",2070],[8,"GPIO3_INT_ENA_R",2070],[8,"GPIO3_INT_ENA_W",2070],[8,"GPIO4_INT_ENA_R",2070],[8,"GPIO4_INT_ENA_W",2070],[8,"GPIO5_INT_ENA_R",2070],[8,"GPIO5_INT_ENA_W",2070],[8,"GPIO6_INT_ENA_R",2070],[8,"GPIO6_INT_ENA_W",2070],[8,"GPIO7_INT_ENA_R",2070],[8,"GPIO7_INT_ENA_W",2070],[8,"R",2113],[8,"GPIO0_INT_ST_R",2113],[8,"GPIO1_INT_ST_R",2113],[8,"GPIO2_INT_ST_R",2113],[8,"GPIO3_INT_ST_R",2113],[8,"GPIO4_INT_ST_R",2113],[8,"GPIO5_INT_ST_R",2113],[8,"GPIO6_INT_ST_R",2113],[8,"GPIO7_INT_ST_R",2113],[8,"W",2138],[8,"R",2138],[8,"SEL0_R",2138],[5,"OUT_CPU_SPEC",2138],[8,"SEL0_W",2138],[8,"SEL1_R",2138],[8,"SEL1_W",2138],[8,"SEL2_R",2138],[8,"SEL2_W",2138],[8,"SEL3_R",2138],[8,"SEL3_W",2138],[8,"SEL4_R",2138],[8,"SEL4_W",2138],[8,"SEL5_R",2138],[8,"SEL5_W",2138],[8,"SEL6_R",2138],[8,"SEL6_W",2138],[8,"SEL7_R",2138],[8,"SEL7_W",2138],[8,"W",2181],[5,"OUT_DRT_SPEC",2181],[8,"VLAUE_W",2181],[8,"W",2193],[5,"OUT_IDV_SPEC",2193],[8,"CH0_W",2193],[8,"CH1_W",2193],[8,"CH2_W",2193],[8,"CH3_W",2193],[8,"CH4_W",2193],[8,"CH5_W",2193],[8,"CH6_W",2193],[8,"CH7_W",2193],[8,"W",2219],[5,"OUT_MSK_SPEC",2219],[8,"OUT_MSK_W",2219],[8,"OUT_VALUE_W",2219],[8,"R",2233],[8,"OUT_STATUS_R",2233],[8,"C_MEM",2244],[8,"DATE",2244],[8,"IV_",2244],[8,"QUERY_BUSY",2244],[8,"QUERY_CHECK",2244],[8,"QUERY_KEY_WRONG",2244],[8,"SET_FINISH",2244],[8,"SET_ME",2244],[8,"SET_START",2244],[8,"X_MEM",2244],[8,"Z_MEM",2244],[8,"W",2289],[8,"W",2300],[8,"R",2300],[8,"DATE_R",2300],[5,"DATE_SPEC",2300],[8,"DATE_W",2300],[8,"W",2315],[5,"IV__SPEC",2315],[8,"IV_W",2315],[8,"R",2327],[8,"QUERY_BUSY_R",2327],[8,"R",2338],[8,"MD_ERROR_R",2338],[8,"PADDING_BAD_R",2338],[8,"R",2351],[8,"QUERY_KEY_WRONG_R",2351],[8,"W",2362],[5,"SET_FINISH_SPEC",2362],[8,"SET_FINISH_W",2362],[8,"W",2374],[5,"SET_ME_SPEC",2374],[8,"SET_ME_W",2374],[8,"W",2386],[5,"SET_START_SPEC",2386],[8,"SET_START_W",2386],[8,"W",2398],[8,"W",2409],[8,"CLK",2420],[8,"CMD",2420],[8,"CONF",2420],[8,"DAC_CONF",2420],[8,"DATE",2420],[8,"INT_CLR",2420],[8,"INT_ENA",2420],[8,"INT_RAW",2420],[8,"INT_ST",2420],[8,"PGM_CHECK_VALUE",2420],[8,"PGM_DATA",2420],[8,"RD_KEY0_DATA",2420],[8,"RD_KEY1_DATA",2420],[8,"RD_KEY2_DATA",2420],[8,"RD_KEY3_DATA",2420],[8,"RD_KEY4_DATA",2420],[8,"RD_KEY5_DATA",2420],[8,"RD_MAC_SPI_SYS_0",2420],[8,"RD_MAC_SPI_SYS_1",2420],[8,"RD_MAC_SPI_SYS_2",2420],[8,"RD_MAC_SPI_SYS_3",2420],[8,"RD_MAC_SPI_SYS_4",2420],[8,"RD_MAC_SPI_SYS_5",2420],[8,"RD_REPEAT_DATA0",2420],[8,"RD_REPEAT_DATA1",2420],[8,"RD_REPEAT_DATA2",2420],[8,"RD_REPEAT_DATA3",2420],[8,"RD_REPEAT_DATA4",2420],[8,"RD_REPEAT_ERR0",2420],[8,"RD_REPEAT_ERR1",2420],[8,"RD_REPEAT_ERR2",2420],[8,"RD_REPEAT_ERR3",2420],[8,"RD_REPEAT_ERR4",2420],[8,"RD_RS_ERR0",2420],[8,"RD_RS_ERR1",2420],[8,"RD_SYS_DATA_PART1_",2420],[8,"RD_SYS_DATA_PART2_",2420],[8,"RD_TIM_CONF",2420],[8,"RD_USR_DATA",2420],[8,"RD_WR_DIS",2420],[8,"STATUS",2420],[8,"WR_TIM_CONF0",2420],[8,"WR_TIM_CONF1",2420],[8,"WR_TIM_CONF2",2420],[8,"W",2571],[8,"R",2571],[8,"EFUSE_MEM_FORCE_PD_R",2571],[5,"CLK_SPEC",2571],[8,"EFUSE_MEM_FORCE_PD_W",2571],[8,"EFUSE_MEM_FORCE_PU_R",2571],[8,"EFUSE_MEM_FORCE_PU_W",2571],[8,"EN_R",2571],[8,"EN_W",2571],[8,"MEM_CLK_FORCE_ON_R",2571],[8,"MEM_CLK_FORCE_ON_W",2571],[8,"W",2598],[8,"R",2598],[8,"BLK_NUM_R",2598],[5,"CMD_SPEC",2598],[8,"BLK_NUM_W",2598],[8,"PGM_CMD_R",2598],[8,"PGM_CMD_W",2598],[8,"READ_CMD_R",2598],[8,"READ_CMD_W",2598],[8,"W",2621],[8,"R",2621],[8,"OP_CODE_R",2621],[5,"CONF_SPEC",2621],[8,"OP_CODE_W",2621],[8,"W",2636],[8,"R",2636],[8,"DAC_CLK_DIV_R",2636],[5,"DAC_CONF_SPEC",2636],[8,"DAC_CLK_DIV_W",2636],[8,"DAC_CLK_PAD_SEL_R",2636],[8,"DAC_CLK_PAD_SEL_W",2636],[8,"DAC_NUM_R",2636],[8,"DAC_NUM_W",2636],[8,"OE_CLR_R",2636],[8,"OE_CLR_W",2636],[8,"W",2663],[8,"R",2663],[8,"DATE_R",2663],[5,"DATE_SPEC",2663],[8,"DATE_W",2663],[8,"W",2678],[5,"INT_CLR_SPEC",2678],[8,"PGM_DONE_INT_CLR_W",2678],[8,"READ_DONE_INT_CLR_W",2678],[8,"W",2692],[8,"R",2692],[8,"PGM_DONE_INT_ENA_R",2692],[5,"INT_ENA_SPEC",2692],[8,"PGM_DONE_INT_ENA_W",2692],[8,"READ_DONE_INT_ENA_R",2692],[8,"READ_DONE_INT_ENA_W",2692],[8,"R",2711],[8,"PGM_DONE_INT_RAW_R",2711],[8,"READ_DONE_INT_RAW_R",2711],[8,"R",2724],[8,"PGM_DONE_INT_ST_R",2724],[8,"READ_DONE_INT_ST_R",2724],[8,"W",2737],[8,"R",2737],[8,"PGM_RS_DATA_R",2737],[5,"PGM_CHECK_VALUE_SPEC",2737],[8,"PGM_RS_DATA_W",2737],[8,"W",2752],[8,"R",2752],[8,"PGM_DATA_R",2752],[5,"PGM_DATA_SPEC",2752],[8,"PGM_DATA_W",2752],[8,"R",2767],[8,"KEY0_DATA_R",2767],[8,"R",2778],[8,"KEY1_DATA_R",2778],[8,"R",2789],[8,"KEY2_DATA_R",2789],[8,"R",2800],[8,"KEY3_DATA_R",2800],[8,"R",2811],[8,"KEY4_DATA_R",2811],[8,"R",2822],[8,"KEY5_DATA_R",2822],[8,"R",2833],[8,"MAC_0_R",2833],[8,"R",2844],[8,"MAC_1_R",2844],[8,"SPI_PAD_CONF_0_R",2844],[8,"R",2857],[8,"SPI_PAD_CONF_1_R",2857],[8,"R",2868],[8,"SPI_PAD_CONF_2_R",2868],[8,"SYS_DATA_PART0_0_R",2868],[8,"R",2881],[8,"SYS_DATA_PART0_1_R",2881],[8,"R",2892],[8,"SYS_DATA_PART0_2_R",2892],[8,"R",2903],[8,"DIS_BOOT_REMAP_R",2903],[8,"DIS_CAN_R",2903],[8,"DIS_DCACHE_R",2903],[8,"DIS_DOWNLOAD_DCACHE_R",2903],[8,"DIS_DOWNLOAD_ICACHE_R",2903],[8,"DIS_DOWNLOAD_MANUAL_ENCRYPT_R",2903],[8,"DIS_FORCE_DOWNLOAD_R",2903],[8,"DIS_ICACHE_R",2903],[8,"DIS_RTC_RAM_BOOT_R",2903],[8,"DIS_USB_R",2903],[8,"EXT_PHY_ENABLE_R",2903],[8,"HARD_DIS_JTAG_R",2903],[8,"RD_DIS_R",2903],[8,"RPT4_RESERVED0_R",2903],[8,"RPT4_RESERVED5_R",2903],[8,"SOFT_DIS_JTAG_R",2903],[8,"USB_DREFH_R",2903],[8,"USB_DREFL_R",2903],[8,"USB_EXCHG_PINS_R",2903],[8,"USB_FORCE_NOPERSIST_R",2903],[8,"VDD_SPI_DREFH_R",2903],[8,"VDD_SPI_MODECURLIM_R",2903],[8,"R",2956],[8,"KEY_PURPOSE_0_R",2956],[8,"KEY_PURPOSE_1_R",2956],[8,"SECURE_BOOT_KEY_REVOKE0_R",2956],[8,"SECURE_BOOT_KEY_REVOKE1_R",2956],[8,"SECURE_BOOT_KEY_REVOKE2_R",2956],[8,"SPI_BOOT_CRYPT_CNT_R",2956],[8,"VDD_SPI_DCAP_R",2956],[8,"VDD_SPI_DCURLIM_R",2956],[8,"VDD_SPI_DREFL_R",2956],[8,"VDD_SPI_DREFM_R",2956],[8,"VDD_SPI_EN_INIT_R",2956],[8,"VDD_SPI_ENCURLIM_R",2956],[8,"VDD_SPI_FORCE_R",2956],[8,"VDD_SPI_INIT_R",2956],[8,"VDD_SPI_TIEH_R",2956],[8,"VDD_SPI_XPD_R",2956],[8,"WDT_DELAY_SEL_R",2956],[8,"R",2999],[8,"FLASH_TPUW_R",2999],[8,"KEY_PURPOSE_2_R",2999],[8,"KEY_PURPOSE_3_R",2999],[8,"KEY_PURPOSE_4_R",2999],[8,"KEY_PURPOSE_5_R",2999],[8,"KEY_PURPOSE_6_R",2999],[8,"RPT4_RESERVED1_R",2999],[8,"SECURE_BOOT_AGGRESSIVE_REVOKE_R",2999],[8,"SECURE_BOOT_EN_R",2999],[8,"R",3026],[8,"DIS_DOWNLOAD_MODE_R",3026],[8,"DIS_LEGACY_SPI_BOOT_R",3026],[8,"DIS_USB_DOWNLOAD_MODE_R",3026],[8,"ENABLE_SECURITY_DOWNLOAD_R",3026],[8,"FLASH_TYPE_R",3026],[8,"FORCE_SEND_RESUME_R",3026],[8,"PIN_POWER_SELECTION_R",3026],[8,"RPT4_RESERVED2_R",3026],[8,"RPT4_RESERVED3_R",3026],[8,"SECURE_VERSION_R",3026],[8,"UART_PRINT_CHANNEL_R",3026],[8,"UART_PRINT_CONTROL_R",3026],[8,"R",3059],[8,"RPT4_RESERVED4_R",3059],[8,"R",3070],[8,"DIS_BOOT_REMAP_ERR_R",3070],[8,"DIS_CAN_ERR_R",3070],[8,"DIS_DCACHE_ERR_R",3070],[8,"DIS_DOWNLOAD_DCACHE_ERR_R",3070],[8,"DIS_DOWNLOAD_ICACHE_ERR_R",3070],[8,"DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R",3070],[8,"DIS_FORCE_DOWNLOAD_ERR_R",3070],[8,"DIS_ICACHE_ERR_R",3070],[8,"DIS_RTC_RAM_BOOT_ERR_R",3070],[8,"DIS_USB_ERR_R",3070],[8,"EXT_PHY_ENABLE_ERR_R",3070],[8,"HARD_DIS_JTAG_ERR_R",3070],[8,"RD_DIS_ERR_R",3070],[8,"RPT4_RESERVED0_ERR_R",3070],[8,"RPT4_RESERVED5_ERR_R",3070],[8,"SOFT_DIS_JTAG_ERR_R",3070],[8,"USB_DREFH_ERR_R",3070],[8,"USB_DREFL_ERR_R",3070],[8,"USB_EXCHG_PINS_ERR_R",3070],[8,"USB_FORCE_NOPERSIST_ERR_R",3070],[8,"VDD_SPI_DREFH_ERR_R",3070],[8,"VDD_SPI_MODECURLIM_ERR_R",3070],[8,"R",3123],[8,"KEY_PURPOSE_0_ERR_R",3123],[8,"KEY_PURPOSE_1_ERR_R",3123],[8,"SECURE_BOOT_KEY_REVOKE0_ERR_R",3123],[8,"SECURE_BOOT_KEY_REVOKE1_ERR_R",3123],[8,"SECURE_BOOT_KEY_REVOKE2_ERR_R",3123],[8,"SPI_BOOT_CRYPT_CNT_ERR_R",3123],[8,"VDD_SPI_DCAP_ERR_R",3123],[8,"VDD_SPI_DCURLIM_ERR_R",3123],[8,"VDD_SPI_DREFL_ERR_R",3123],[8,"VDD_SPI_DREFM_ERR_R",3123],[8,"VDD_SPI_EN_INIT_ERR_R",3123],[8,"VDD_SPI_ENCURLIM_ERR_R",3123],[8,"VDD_SPI_FORCE_ERR_R",3123],[8,"VDD_SPI_INIT_ERR_R",3123],[8,"VDD_SPI_TIEH_ERR_R",3123],[8,"VDD_SPI_XPD_ERR_R",3123],[8,"WDT_DELAY_SEL_ERR_R",3123],[8,"R",3166],[8,"FLASH_TPUW_ERR_R",3166],[8,"KEY_PURPOSE_2_ERR_R",3166],[8,"KEY_PURPOSE_3_ERR_R",3166],[8,"KEY_PURPOSE_4_ERR_R",3166],[8,"KEY_PURPOSE_5_ERR_R",3166],[8,"KEY_PURPOSE_6_ERR_R",3166],[8,"RPT4_RESERVED1_ERR_R",3166],[8,"SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_R",3166],[8,"SECURE_BOOT_EN_ERR_R",3166],[8,"R",3193],[8,"DIS_DOWNLOAD_MODE_ERR_R",3193],[8,"DIS_LEGACY_SPI_BOOT_ERR_R",3193],[8,"DIS_USB_DOWNLOAD_MODE_ERR_R",3193],[8,"ENABLE_SECURITY_DOWNLOAD_ERR_R",3193],[8,"FLASH_TYPE_ERR_R",3193],[8,"FORCE_SEND_RESUME_ERR_R",3193],[8,"PIN_POWER_SELECTION_ERR_R",3193],[8,"RPT4_RESERVED2_ERR_R",3193],[8,"RPT4_RESERVED3_ERR_R",3193],[8,"SECURE_VERSION_ERR_R",3193],[8,"UART_PRINT_CHANNEL_ERR_R",3193],[8,"UART_PRINT_CONTROL_ERR_R",3193],[8,"R",3226],[8,"RPT4_RESERVED4_ERR_R",3226],[8,"R",3237],[8,"KEY0_ERR_NUM_R",3237],[8,"KEY0_FAIL_R",3237],[8,"KEY1_ERR_NUM_R",3237],[8,"KEY1_FAIL_R",3237],[8,"KEY2_ERR_NUM_R",3237],[8,"KEY2_FAIL_R",3237],[8,"KEY3_ERR_NUM_R",3237],[8,"KEY3_FAIL_R",3237],[8,"KEY4_ERR_NUM_R",3237],[8,"KEY4_FAIL_R",3237],[8,"MAC_SPI_8M_ERR_NUM_R",3237],[8,"MAC_SPI_8M_FAIL_R",3237],[8,"SYS_PART1_FAIL_R",3237],[8,"SYS_PART1_NUM_R",3237],[8,"USR_DATA_ERR_NUM_R",3237],[8,"USR_DATA_FAIL_R",3237],[8,"R",3278],[8,"KEY5_ERR_NUM_R",3278],[8,"KEY5_FAIL_R",3278],[8,"SYS_PART2_ERR_NUM_R",3278],[8,"SYS_PART2_FAIL_R",3278],[8,"R",3295],[8,"SYS_DATA_PART1_R",3295],[8,"R",3306],[8,"SYS_DATA_PART2_R",3306],[8,"W",3317],[8,"R",3317],[8,"READ_INIT_NUM_R",3317],[5,"RD_TIM_CONF_SPEC",3317],[8,"READ_INIT_NUM_W",3317],[8,"THR_A_R",3317],[8,"THR_A_W",3317],[8,"TRD_R",3317],[8,"TRD_W",3317],[8,"TSUR_A_R",3317],[8,"TSUR_A_W",3317],[8,"R",3344],[8,"USR_DATA_R",3344],[8,"R",3355],[8,"WR_DIS_R",3355],[8,"R",3366],[8,"OTP_CSB_SW_R",3366],[8,"OTP_LOAD_SW_R",3366],[8,"OTP_PGENB_SW_R",3366],[8,"OTP_STROBE_SW_R",3366],[8,"OTP_VDDQ_C_SYNC2_R",3366],[8,"OTP_VDDQ_IS_SW_R",3366],[8,"REPEAT_ERR_CNT_R",3366],[8,"STATE_R",3366],[8,"W",3391],[8,"R",3391],[8,"THP_A_R",3391],[5,"WR_TIM_CONF0_SPEC",3391],[8,"THP_A_W",3391],[8,"TPGM_R",3391],[8,"TPGM_W",3391],[8,"TPGM_INACTIVE_R",3391],[8,"TPGM_INACTIVE_W",3391],[8,"W",3414],[8,"R",3414],[8,"PWR_ON_NUM_R",3414],[5,"WR_TIM_CONF1_SPEC",3414],[8,"PWR_ON_NUM_W",3414],[8,"TSUP_A_R",3414],[8,"TSUP_A_W",3414],[8,"W",3433],[8,"R",3433],[8,"PWR_OFF_NUM_R",3433],[5,"WR_TIM_CONF2_SPEC",3433],[8,"PWR_OFF_NUM_W",3433],[8,"CACHE_BRIDGE_ARBITER_CTRL",3448],[8,"CACHE_CONF_MISC",3448],[8,"CACHE_DBG_INT_CLR",3448],[8,"CACHE_DBG_INT_ENA",3448],[8,"CACHE_DBG_STATUS0",3448],[8,"CACHE_DBG_STATUS1",3448],[8,"CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON",3448],[8,"CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE",3448],[8,"CACHE_PRELOAD_INT_CTRL",3448],[8,"CACHE_SYNC_INT_CTRL",3448],[8,"CLOCK_GATE",3448],[8,"DBUS0_ABANDON_CNT",3448],[8,"DBUS0_ACS_CNT",3448],[8,"DBUS0_ACS_MISS_CNT",3448],[8,"DBUS0_ACS_WB_CNT",3448],[8,"DBUS1_ABANDON_CNT",3448],[8,"DBUS1_ACS_CNT",3448],[8,"DBUS1_ACS_MISS_CNT",3448],[8,"DBUS1_ACS_WB_CNT",3448],[8,"DBUS2_ABANDON_CNT",3448],[8,"DBUS2_ACS_CNT",3448],[8,"DBUS2_ACS_MISS_CNT",3448],[8,"DBUS2_ACS_WB_CNT",3448],[8,"DC_PRELOAD_CNT",3448],[8,"DC_PRELOAD_EVICT_CNT",3448],[8,"DC_PRELOAD_MISS_CNT",3448],[8,"IBUS0_ABANDON_CNT",3448],[8,"IBUS0_ACS_CNT",3448],[8,"IBUS0_ACS_MISS_CNT",3448],[8,"IBUS1_ABANDON_CNT",3448],[8,"IBUS1_ACS_CNT",3448],[8,"IBUS1_ACS_MISS_CNT",3448],[8,"IBUS2_ABANDON_CNT",3448],[8,"IBUS2_ACS_CNT",3448],[8,"IBUS2_ACS_MISS_CNT",3448],[8,"IC_PRELOAD_CNT",3448],[8,"IC_PRELOAD_MISS_CNT",3448],[8,"PRO_CACHE_ACS_CNT_CLR",3448],[8,"PRO_CACHE_MMU_FAULT_CONTENT",3448],[8,"PRO_CACHE_MMU_FAULT_VADDR",3448],[8,"PRO_CACHE_MMU_POWER_CTRL",3448],[8,"PRO_CACHE_STATE",3448],[8,"PRO_CACHE_WRAP_AROUND_CTRL",3448],[8,"PRO_DCACHE_AUTOLOAD_CFG",3448],[8,"PRO_DCACHE_AUTOLOAD_SECTION0_ADDR",3448],[8,"PRO_DCACHE_AUTOLOAD_SECTION0_SIZE",3448],[8,"PRO_DCACHE_AUTOLOAD_SECTION1_ADDR",3448],[8,"PRO_DCACHE_AUTOLOAD_SECTION1_SIZE",3448],[8,"PRO_DCACHE_CTRL",3448],[8,"PRO_DCACHE_CTRL1",3448],[8,"PRO_DCACHE_LOCK0_ADDR",3448],[8,"PRO_DCACHE_LOCK0_SIZE",3448],[8,"PRO_DCACHE_LOCK1_ADDR",3448],[8,"PRO_DCACHE_LOCK1_SIZE",3448],[8,"PRO_DCACHE_MEM_SYNC0",3448],[8,"PRO_DCACHE_MEM_SYNC1",3448],[8,"PRO_DCACHE_PRELOAD_ADDR",3448],[8,"PRO_DCACHE_PRELOAD_SIZE",3448],[8,"PRO_DCACHE_REJECT_ST",3448],[8,"PRO_DCACHE_REJECT_VADDR",3448],[8,"PRO_DCACHE_TAG_POWER_CTRL",3448],[8,"PRO_EXTMEM_REG_DATE",3448],[8,"PRO_ICACHE_AUTOLOAD_CFG",3448],[8,"PRO_ICACHE_AUTOLOAD_SECTION0_ADDR",3448],[8,"PRO_ICACHE_AUTOLOAD_SECTION0_SIZE",3448],[8,"PRO_ICACHE_AUTOLOAD_SECTION1_ADDR",3448],[8,"PRO_ICACHE_AUTOLOAD_SECTION1_SIZE",3448],[8,"PRO_ICACHE_CTRL",3448],[8,"PRO_ICACHE_CTRL1",3448],[8,"PRO_ICACHE_LOCK0_ADDR",3448],[8,"PRO_ICACHE_LOCK0_SIZE",3448],[8,"PRO_ICACHE_LOCK1_ADDR",3448],[8,"PRO_ICACHE_LOCK1_SIZE",3448],[8,"PRO_ICACHE_MEM_SYNC0",3448],[8,"PRO_ICACHE_MEM_SYNC1",3448],[8,"PRO_ICACHE_PRELOAD_ADDR",3448],[8,"PRO_ICACHE_PRELOAD_SIZE",3448],[8,"PRO_ICACHE_REJECT_ST",3448],[8,"PRO_ICACHE_REJECT_VADDR",3448],[8,"PRO_ICACHE_TAG_POWER_CTRL",3448],[8,"R",3696],[8,"ALLOC_WB_HOLD_ARBITER_R",3696],[8,"W",3696],[5,"CACHE_BRIDGE_ARBITER_CTRL_SPEC",3696],[8,"ALLOC_WB_HOLD_ARBITER_W",3696],[8,"W",3711],[8,"R",3711],[8,"PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_R",3711],[5,"CACHE_CONF_MISC_SPEC",3711],[8,"PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_W",3711],[8,"PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_R",3711],[8,"PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_W",3711],[8,"W",3730],[5,"CACHE_DBG_INT_CLR_SPEC",3730],[8,"DBUS_ACS_MSK_DC_INT_CLR_W",3730],[8,"DBUS_CNT_OVF_INT_CLR_W",3730],[8,"DC_PRELOAD_SIZE_FAULT_INT_CLR_W",3730],[8,"DC_SYNC_SIZE_FAULT_INT_CLR_W",3730],[8,"DCACHE_REJECT_INT_CLR_W",3730],[8,"DCACHE_SET_ILG_INT_CLR_W",3730],[8,"DCACHE_WRITE_FLASH_INT_CLR_W",3730],[8,"IBUS_ACS_MSK_IC_INT_CLR_W",3730],[8,"IBUS_CNT_OVF_INT_CLR_W",3730],[8,"IC_PRELOAD_SIZE_FAULT_INT_CLR_W",3730],[8,"IC_SYNC_SIZE_FAULT_INT_CLR_W",3730],[8,"ICACHE_REJECT_INT_CLR_W",3730],[8,"ICACHE_SET_ILG_INT_CLR_W",3730],[8,"MMU_ENTRY_FAULT_INT_CLR_W",3730],[8,"W",3768],[8,"R",3768],[8,"CACHE_DBG_EN_R",3768],[5,"CACHE_DBG_INT_ENA_SPEC",3768],[8,"CACHE_DBG_EN_W",3768],[8,"DBUS_ACS_MSK_DC_INT_ENA_R",3768],[8,"DBUS_ACS_MSK_DC_INT_ENA_W",3768],[8,"DBUS_CNT_OVF_INT_ENA_R",3768],[8,"DBUS_CNT_OVF_INT_ENA_W",3768],[8,"DC_PRELOAD_SIZE_FAULT_INT_ENA_R",3768],[8,"DC_PRELOAD_SIZE_FAULT_INT_ENA_W",3768],[8,"DC_SYNC_SIZE_FAULT_INT_ENA_R",3768],[8,"DC_SYNC_SIZE_FAULT_INT_ENA_W",3768],[8,"DCACHE_REJECT_INT_ENA_R",3768],[8,"DCACHE_REJECT_INT_ENA_W",3768],[8,"DCACHE_SET_LOCK_ILG_INT_ENA_R",3768],[8,"DCACHE_SET_LOCK_ILG_INT_ENA_W",3768],[8,"DCACHE_SET_PRELOAD_ILG_INT_ENA_R",3768],[8,"DCACHE_SET_PRELOAD_ILG_INT_ENA_W",3768],[8,"DCACHE_SET_SYNC_ILG_INT_ENA_R",3768],[8,"DCACHE_SET_SYNC_ILG_INT_ENA_W",3768],[8,"DCACHE_WRITE_FLASH_INT_ENA_R",3768],[8,"DCACHE_WRITE_FLASH_INT_ENA_W",3768],[8,"IBUS_ACS_MSK_IC_INT_ENA_R",3768],[8,"IBUS_ACS_MSK_IC_INT_ENA_W",3768],[8,"IBUS_CNT_OVF_INT_ENA_R",3768],[8,"IBUS_CNT_OVF_INT_ENA_W",3768],[8,"IC_PRELOAD_SIZE_FAULT_INT_ENA_R",3768],[8,"IC_PRELOAD_SIZE_FAULT_INT_ENA_W",3768],[8,"IC_SYNC_SIZE_FAULT_INT_ENA_R",3768],[8,"IC_SYNC_SIZE_FAULT_INT_ENA_W",3768],[8,"ICACHE_REJECT_INT_ENA_R",3768],[8,"ICACHE_REJECT_INT_ENA_W",3768],[8,"ICACHE_SET_LOCK_ILG_INT_ENA_R",3768],[8,"ICACHE_SET_LOCK_ILG_INT_ENA_W",3768],[8,"ICACHE_SET_PRELOAD_ILG_INT_ENA_R",3768],[8,"ICACHE_SET_PRELOAD_ILG_INT_ENA_W",3768],[8,"ICACHE_SET_SYNC_ILG_INT_ENA_R",3768],[8,"ICACHE_SET_SYNC_ILG_INT_ENA_W",3768],[8,"MMU_ENTRY_FAULT_INT_ENA_R",3768],[8,"MMU_ENTRY_FAULT_INT_ENA_W",3768],[8,"R",3855],[8,"IBUS0_ABANDON_CNT_OVF_ST_R",3855],[8,"IBUS0_ACS_CNT_OVF_ST_R",3855],[8,"IBUS0_ACS_MISS_CNT_OVF_ST_R",3855],[8,"IBUS0_ACS_MSK_ICACHE_ST_R",3855],[8,"IBUS1_ABANDON_CNT_OVF_ST_R",3855],[8,"IBUS1_ACS_CNT_OVF_ST_R",3855],[8,"IBUS1_ACS_MISS_CNT_OVF_ST_R",3855],[8,"IBUS1_ACS_MSK_ICACHE_ST_R",3855],[8,"IBUS2_ABANDON_CNT_OVF_ST_R",3855],[8,"IBUS2_ACS_CNT_OVF_ST_R",3855],[8,"IBUS2_ACS_MISS_CNT_OVF_ST_R",3855],[8,"IBUS2_ACS_MSK_ICACHE_ST_R",3855],[8,"IC_PRELOAD_CNT_OVF_ST_R",3855],[8,"IC_PRELOAD_MISS_CNT_OVF_ST_R",3855],[8,"IC_PRELOAD_SIZE_FAULT_ST_R",3855],[8,"IC_SYNC_SIZE_FAULT_ST_R",3855],[8,"ICACHE_REJECT_ST_R",3855],[8,"ICACHE_SET_LOCK_ILG_ST_R",3855],[8,"ICACHE_SET_PRELOAD_ILG_ST_R",3855],[8,"ICACHE_SET_SYNC_ILG_ST_R",3855],[8,"R",3904],[8,"DBUS0_ABANDON_CNT_OVF_ST_R",3904],[8,"DBUS0_ACS_CNT_OVF_ST_R",3904],[8,"DBUS0_ACS_MISS_CNT_OVF_ST_R",3904],[8,"DBUS0_ACS_MSK_DCACHE_ST_R",3904],[8,"DBUS0_ACS_WB_CNT_OVF_ST_R",3904],[8,"DBUS1_ABANDON_CNT_OVF_ST_R",3904],[8,"DBUS1_ACS_CNT_OVF_ST_R",3904],[8,"DBUS1_ACS_MISS_CNT_OVF_ST_R",3904],[8,"DBUS1_ACS_MSK_DCACHE_ST_R",3904],[8,"DBUS1_ACS_WB_CNT_OVF_ST_R",3904],[8,"DBUS2_ABANDON_CNT_OVF_ST_R",3904],[8,"DBUS2_ACS_CNT_OVF_ST_R",3904],[8,"DBUS2_ACS_MISS_CNT_OVF_ST_R",3904],[8,"DBUS2_ACS_MSK_DCACHE_ST_R",3904],[8,"DBUS2_ACS_WB_CNT_OVF_ST_R",3904],[8,"DC_PRELOAD_CNT_OVF_ST_R",3904],[8,"DC_PRELOAD_EVICT_CNT_OVF_ST_R",3904],[8,"DC_PRELOAD_MISS_CNT_OVF_ST_R",3904],[8,"DC_PRELOAD_SIZE_FAULT_ST_R",3904],[8,"DC_SYNC_SIZE_FAULT_ST_R",3904],[8,"DCACHE_REJECT_ST_R",3904],[8,"DCACHE_SET_LOCK_ILG_ST_R",3904],[8,"DCACHE_SET_PRELOAD_ILG_ST_R",3904],[8,"DCACHE_SET_SYNC_ILG_ST_R",3904],[8,"DCACHE_WRITE_FLASH_ST_R",3904],[8,"MMU_ENTRY_FAULT_ST_R",3904],[8,"W",3965],[8,"R",3965],[8,"CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT_R",3965],[5,"CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON_SPEC",3965],[8,"CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT_W",3965],[8,"CLK_FORCE_ON_DB_ENCRYPT_R",3965],[8,"CLK_FORCE_ON_DB_ENCRYPT_W",3965],[8,"CLK_FORCE_ON_G0CB_DECRYPT_R",3965],[8,"CLK_FORCE_ON_G0CB_DECRYPT_W",3965],[8,"W",3988],[8,"R",3988],[8,"RECORD_DISABLE_DB_ENCRYPT_R",3988],[5,"CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE_SPEC",3988],[8,"RECORD_DISABLE_DB_ENCRYPT_W",3988],[8,"RECORD_DISABLE_G0CB_DECRYPT_R",3988],[8,"RECORD_DISABLE_G0CB_DECRYPT_W",3988],[8,"W",4007],[5,"CACHE_PRELOAD_INT_CTRL_SPEC",4007],[8,"PRO_DCACHE_PRELOAD_INT_CLR_W",4007],[8,"R",4007],[8,"PRO_DCACHE_PRELOAD_INT_ENA_R",4007],[8,"PRO_DCACHE_PRELOAD_INT_ENA_W",4007],[8,"PRO_DCACHE_PRELOAD_INT_ST_R",4007],[8,"PRO_ICACHE_PRELOAD_INT_CLR_W",4007],[8,"PRO_ICACHE_PRELOAD_INT_ENA_R",4007],[8,"PRO_ICACHE_PRELOAD_INT_ENA_W",4007],[8,"PRO_ICACHE_PRELOAD_INT_ST_R",4007],[8,"W",4034],[5,"CACHE_SYNC_INT_CTRL_SPEC",4034],[8,"PRO_DCACHE_SYNC_INT_CLR_W",4034],[8,"R",4034],[8,"PRO_DCACHE_SYNC_INT_ENA_R",4034],[8,"PRO_DCACHE_SYNC_INT_ENA_W",4034],[8,"PRO_DCACHE_SYNC_INT_ST_R",4034],[8,"PRO_ICACHE_SYNC_INT_CLR_W",4034],[8,"PRO_ICACHE_SYNC_INT_ENA_R",4034],[8,"PRO_ICACHE_SYNC_INT_ENA_W",4034],[8,"PRO_ICACHE_SYNC_INT_ST_R",4034],[8,"W",4061],[8,"R",4061],[8,"CLK_EN_R",4061],[5,"CLOCK_GATE_SPEC",4061],[8,"CLK_EN_W",4061],[8,"R",4076],[8,"DBUS0_ABANDON_CNT_R",4076],[8,"R",4087],[8,"DBUS0_ACS_CNT_R",4087],[8,"R",4098],[8,"DBUS0_ACS_MISS_CNT_R",4098],[8,"R",4109],[8,"DBUS0_ACS_WB_CNT_R",4109],[8,"R",4120],[8,"DBUS1_ABANDON_CNT_R",4120],[8,"R",4131],[8,"DBUS1_ACS_CNT_R",4131],[8,"R",4142],[8,"DBUS1_ACS_MISS_CNT_R",4142],[8,"R",4153],[8,"DBUS1_ACS_WB_CNT_R",4153],[8,"R",4164],[8,"DBUS2_ABANDON_CNT_R",4164],[8,"R",4175],[8,"DBUS2_ACS_CNT_R",4175],[8,"R",4186],[8,"DBUS2_ACS_MISS_CNT_R",4186],[8,"R",4197],[8,"DBUS2_ACS_WB_CNT_R",4197],[8,"R",4208],[8,"DC_PRELOAD_CNT_R",4208],[8,"R",4219],[8,"DC_PRELOAD_EVICT_CNT_R",4219],[8,"R",4230],[8,"DC_PRELOAD_MISS_CNT_R",4230],[8,"R",4241],[8,"IBUS0_ABANDON_CNT_R",4241],[8,"R",4252],[8,"IBUS0_ACS_CNT_R",4252],[8,"R",4263],[8,"IBUS0_ACS_MISS_CNT_R",4263],[8,"R",4274],[8,"IBUS1_ABANDON_CNT_R",4274],[8,"R",4285],[8,"IBUS1_ACS_CNT_R",4285],[8,"R",4296],[8,"IBUS1_ACS_MISS_CNT_R",4296],[8,"R",4307],[8,"IBUS2_ABANDON_CNT_R",4307],[8,"R",4318],[8,"IBUS2_ACS_CNT_R",4318],[8,"R",4329],[8,"IBUS2_ACS_MISS_CNT_R",4329],[8,"R",4340],[8,"IC_PRELOAD_CNT_R",4340],[8,"R",4351],[8,"IC_PRELOAD_MISS_CNT_R",4351],[8,"W",4362],[5,"PRO_CACHE_ACS_CNT_CLR_SPEC",4362],[8,"PRO_DCACHE_ACS_CNT_CLR_W",4362],[8,"PRO_ICACHE_ACS_CNT_CLR_W",4362],[8,"R",4376],[8,"PRO_CACHE_MMU_FAULT_CODE_R",4376],[8,"PRO_CACHE_MMU_FAULT_CONTENT_R",4376],[8,"R",4389],[8,"PRO_CACHE_MMU_FAULT_VADDR_R",4389],[8,"W",4400],[8,"R",4400],[8,"PRO_CACHE_MMU_MEM_FORCE_ON_R",4400],[5,"PRO_CACHE_MMU_POWER_CTRL_SPEC",4400],[8,"PRO_CACHE_MMU_MEM_FORCE_ON_W",4400],[8,"PRO_CACHE_MMU_MEM_FORCE_PD_R",4400],[8,"PRO_CACHE_MMU_MEM_FORCE_PD_W",4400],[8,"PRO_CACHE_MMU_MEM_FORCE_PU_R",4400],[8,"PRO_CACHE_MMU_MEM_FORCE_PU_W",4400],[8,"R",4423],[8,"PRO_DCACHE_STATE_R",4423],[8,"PRO_ICACHE_STATE_R",4423],[8,"W",4436],[8,"R",4436],[8,"PRO_CACHE_FLASH_WRAP_AROUND_R",4436],[5,"PRO_CACHE_WRAP_AROUND_CTRL_SPEC",4436],[8,"PRO_CACHE_FLASH_WRAP_AROUND_W",4436],[8,"PRO_CACHE_SRAM_RD_WRAP_AROUND_R",4436],[8,"PRO_CACHE_SRAM_RD_WRAP_AROUND_W",4436],[8,"W",4455],[8,"R",4455],[8,"PRO_DCACHE_AUTOLOAD_MODE_R",4455],[5,"PRO_DCACHE_AUTOLOAD_CFG_SPEC",4455],[8,"PRO_DCACHE_AUTOLOAD_MODE_W",4455],[8,"PRO_DCACHE_AUTOLOAD_ORDER_R",4455],[8,"PRO_DCACHE_AUTOLOAD_ORDER_W",4455],[8,"PRO_DCACHE_AUTOLOAD_RQST_R",4455],[8,"PRO_DCACHE_AUTOLOAD_RQST_W",4455],[8,"PRO_DCACHE_AUTOLOAD_SCT0_ENA_R",4455],[8,"PRO_DCACHE_AUTOLOAD_SCT0_ENA_W",4455],[8,"PRO_DCACHE_AUTOLOAD_SCT1_ENA_R",4455],[8,"PRO_DCACHE_AUTOLOAD_SCT1_ENA_W",4455],[8,"PRO_DCACHE_AUTOLOAD_SIZE_R",4455],[8,"PRO_DCACHE_AUTOLOAD_SIZE_W",4455],[8,"PRO_DCACHE_AUTOLOAD_STEP_R",4455],[8,"PRO_DCACHE_AUTOLOAD_STEP_W",4455],[8,"W",4494],[8,"R",4494],[8,"PRO_DCACHE_AUTOLOAD_SCT0_ADDR_R",4494],[5,"PRO_DCACHE_AUTOLOAD_SECTION0_ADDR_SPEC",4494],[8,"PRO_DCACHE_AUTOLOAD_SCT0_ADDR_W",4494],[8,"W",4509],[8,"R",4509],[8,"PRO_DCACHE_AUTOLOAD_SCT0_SIZE_R",4509],[5,"PRO_DCACHE_AUTOLOAD_SECTION0_SIZE_SPEC",4509],[8,"PRO_DCACHE_AUTOLOAD_SCT0_SIZE_W",4509],[8,"W",4524],[8,"R",4524],[8,"PRO_DCACHE_AUTOLOAD_SCT1_ADDR_R",4524],[5,"PRO_DCACHE_AUTOLOAD_SECTION1_ADDR_SPEC",4524],[8,"PRO_DCACHE_AUTOLOAD_SCT1_ADDR_W",4524],[8,"W",4539],[8,"R",4539],[8,"PRO_DCACHE_AUTOLOAD_SCT1_SIZE_R",4539],[5,"PRO_DCACHE_AUTOLOAD_SECTION1_SIZE_SPEC",4539],[8,"PRO_DCACHE_AUTOLOAD_SCT1_SIZE_W",4539],[8,"W",4554],[8,"R",4554],[8,"PRO_DCACHE_AUTOLOAD_DONE_R",4554],[8,"PRO_DCACHE_AUTOLOAD_ENA_R",4554],[5,"PRO_DCACHE_CTRL_SPEC",4554],[8,"PRO_DCACHE_AUTOLOAD_ENA_W",4554],[8,"PRO_DCACHE_BLOCKSIZE_MODE_R",4554],[8,"PRO_DCACHE_BLOCKSIZE_MODE_W",4554],[8,"PRO_DCACHE_CLEAN_DONE_R",4554],[8,"PRO_DCACHE_CLEAN_ENA_R",4554],[8,"PRO_DCACHE_CLEAN_ENA_W",4554],[8,"PRO_DCACHE_ENABLE_R",4554],[8,"PRO_DCACHE_ENABLE_W",4554],[8,"PRO_DCACHE_FLUSH_DONE_R",4554],[8,"PRO_DCACHE_FLUSH_ENA_R",4554],[8,"PRO_DCACHE_FLUSH_ENA_W",4554],[8,"PRO_DCACHE_INVALIDATE_DONE_R",4554],[8,"PRO_DCACHE_INVALIDATE_ENA_R",4554],[8,"PRO_DCACHE_INVALIDATE_ENA_W",4554],[8,"PRO_DCACHE_LOCK0_EN_R",4554],[8,"PRO_DCACHE_LOCK0_EN_W",4554],[8,"PRO_DCACHE_LOCK1_EN_R",4554],[8,"PRO_DCACHE_LOCK1_EN_W",4554],[8,"PRO_DCACHE_LOCK_DONE_R",4554],[8,"PRO_DCACHE_LOCK_ENA_R",4554],[8,"PRO_DCACHE_LOCK_ENA_W",4554],[8,"PRO_DCACHE_PRELOAD_DONE_R",4554],[8,"PRO_DCACHE_PRELOAD_ENA_R",4554],[8,"PRO_DCACHE_PRELOAD_ENA_W",4554],[8,"PRO_DCACHE_SETSIZE_MODE_R",4554],[8,"PRO_DCACHE_SETSIZE_MODE_W",4554],[8,"PRO_DCACHE_UNLOCK_DONE_R",4554],[8,"PRO_DCACHE_UNLOCK_ENA_R",4554],[8,"PRO_DCACHE_UNLOCK_ENA_W",4554],[8,"W",4627],[8,"R",4627],[8,"PRO_DCACHE_MASK_BUS0_R",4627],[5,"PRO_DCACHE_CTRL1_SPEC",4627],[8,"PRO_DCACHE_MASK_BUS0_W",4627],[8,"PRO_DCACHE_MASK_BUS1_R",4627],[8,"PRO_DCACHE_MASK_BUS1_W",4627],[8,"PRO_DCACHE_MASK_BUS2_R",4627],[8,"PRO_DCACHE_MASK_BUS2_W",4627],[8,"W",4650],[8,"R",4650],[8,"PRO_DCACHE_LOCK0_ADDR_R",4650],[5,"PRO_DCACHE_LOCK0_ADDR_SPEC",4650],[8,"PRO_DCACHE_LOCK0_ADDR_W",4650],[8,"W",4665],[8,"R",4665],[8,"PRO_DCACHE_LOCK0_SIZE_R",4665],[5,"PRO_DCACHE_LOCK0_SIZE_SPEC",4665],[8,"PRO_DCACHE_LOCK0_SIZE_W",4665],[8,"W",4680],[8,"R",4680],[8,"PRO_DCACHE_LOCK1_ADDR_R",4680],[5,"PRO_DCACHE_LOCK1_ADDR_SPEC",4680],[8,"PRO_DCACHE_LOCK1_ADDR_W",4680],[8,"W",4695],[8,"R",4695],[8,"PRO_DCACHE_LOCK1_SIZE_R",4695],[5,"PRO_DCACHE_LOCK1_SIZE_SPEC",4695],[8,"PRO_DCACHE_LOCK1_SIZE_W",4695],[8,"W",4710],[8,"R",4710],[8,"PRO_DCACHE_MEMSYNC_ADDR_R",4710],[5,"PRO_DCACHE_MEM_SYNC0_SPEC",4710],[8,"PRO_DCACHE_MEMSYNC_ADDR_W",4710],[8,"W",4725],[8,"R",4725],[8,"PRO_DCACHE_MEMSYNC_SIZE_R",4725],[5,"PRO_DCACHE_MEM_SYNC1_SPEC",4725],[8,"PRO_DCACHE_MEMSYNC_SIZE_W",4725],[8,"W",4740],[8,"R",4740],[8,"PRO_DCACHE_PRELOAD_ADDR_R",4740],[5,"PRO_DCACHE_PRELOAD_ADDR_SPEC",4740],[8,"PRO_DCACHE_PRELOAD_ADDR_W",4740],[8,"W",4755],[8,"R",4755],[8,"PRO_DCACHE_PRELOAD_ORDER_R",4755],[5,"PRO_DCACHE_PRELOAD_SIZE_SPEC",4755],[8,"PRO_DCACHE_PRELOAD_ORDER_W",4755],[8,"PRO_DCACHE_PRELOAD_SIZE_R",4755],[8,"PRO_DCACHE_PRELOAD_SIZE_W",4755],[8,"R",4774],[8,"PRO_DCACHE_CPU_ATTR_R",4774],[8,"PRO_DCACHE_TAG_ATTR_R",4774],[8,"R",4787],[8,"PRO_DCACHE_CPU_VADDR_R",4787],[8,"W",4798],[8,"R",4798],[8,"PRO_DCACHE_TAG_MEM_FORCE_ON_R",4798],[5,"PRO_DCACHE_TAG_POWER_CTRL_SPEC",4798],[8,"PRO_DCACHE_TAG_MEM_FORCE_ON_W",4798],[8,"PRO_DCACHE_TAG_MEM_FORCE_PD_R",4798],[8,"PRO_DCACHE_TAG_MEM_FORCE_PD_W",4798],[8,"PRO_DCACHE_TAG_MEM_FORCE_PU_R",4798],[8,"PRO_DCACHE_TAG_MEM_FORCE_PU_W",4798],[8,"W",4821],[8,"R",4821],[8,"PRO_EXTMEM_REG_DATE_R",4821],[5,"PRO_EXTMEM_REG_DATE_SPEC",4821],[8,"PRO_EXTMEM_REG_DATE_W",4821],[8,"W",4836],[8,"R",4836],[8,"PRO_ICACHE_AUTOLOAD_MODE_R",4836],[5,"PRO_ICACHE_AUTOLOAD_CFG_SPEC",4836],[8,"PRO_ICACHE_AUTOLOAD_MODE_W",4836],[8,"PRO_ICACHE_AUTOLOAD_ORDER_R",4836],[8,"PRO_ICACHE_AUTOLOAD_ORDER_W",4836],[8,"PRO_ICACHE_AUTOLOAD_RQST_R",4836],[8,"PRO_ICACHE_AUTOLOAD_RQST_W",4836],[8,"PRO_ICACHE_AUTOLOAD_SCT0_ENA_R",4836],[8,"PRO_ICACHE_AUTOLOAD_SCT0_ENA_W",4836],[8,"PRO_ICACHE_AUTOLOAD_SCT1_ENA_R",4836],[8,"PRO_ICACHE_AUTOLOAD_SCT1_ENA_W",4836],[8,"PRO_ICACHE_AUTOLOAD_SIZE_R",4836],[8,"PRO_ICACHE_AUTOLOAD_SIZE_W",4836],[8,"PRO_ICACHE_AUTOLOAD_STEP_R",4836],[8,"PRO_ICACHE_AUTOLOAD_STEP_W",4836],[8,"W",4875],[8,"R",4875],[8,"PRO_ICACHE_AUTOLOAD_SCT0_ADDR_R",4875],[5,"PRO_ICACHE_AUTOLOAD_SECTION0_ADDR_SPEC",4875],[8,"PRO_ICACHE_AUTOLOAD_SCT0_ADDR_W",4875],[8,"W",4890],[8,"R",4890],[8,"PRO_ICACHE_AUTOLOAD_SCT0_SIZE_R",4890],[5,"PRO_ICACHE_AUTOLOAD_SECTION0_SIZE_SPEC",4890],[8,"PRO_ICACHE_AUTOLOAD_SCT0_SIZE_W",4890],[8,"W",4905],[8,"R",4905],[8,"PRO_ICACHE_AUTOLOAD_SCT1_ADDR_R",4905],[5,"PRO_ICACHE_AUTOLOAD_SECTION1_ADDR_SPEC",4905],[8,"PRO_ICACHE_AUTOLOAD_SCT1_ADDR_W",4905],[8,"W",4920],[8,"R",4920],[8,"PRO_ICACHE_AUTOLOAD_SCT1_SIZE_R",4920],[5,"PRO_ICACHE_AUTOLOAD_SECTION1_SIZE_SPEC",4920],[8,"PRO_ICACHE_AUTOLOAD_SCT1_SIZE_W",4920],[8,"W",4935],[8,"R",4935],[8,"PRO_ICACHE_AUTOLOAD_DONE_R",4935],[8,"PRO_ICACHE_AUTOLOAD_ENA_R",4935],[5,"PRO_ICACHE_CTRL_SPEC",4935],[8,"PRO_ICACHE_AUTOLOAD_ENA_W",4935],[8,"PRO_ICACHE_BLOCKSIZE_MODE_R",4935],[8,"PRO_ICACHE_BLOCKSIZE_MODE_W",4935],[8,"PRO_ICACHE_ENABLE_R",4935],[8,"PRO_ICACHE_ENABLE_W",4935],[8,"PRO_ICACHE_INVALIDATE_DONE_R",4935],[8,"PRO_ICACHE_INVALIDATE_ENA_R",4935],[8,"PRO_ICACHE_INVALIDATE_ENA_W",4935],[8,"PRO_ICACHE_LOCK0_EN_R",4935],[8,"PRO_ICACHE_LOCK0_EN_W",4935],[8,"PRO_ICACHE_LOCK1_EN_R",4935],[8,"PRO_ICACHE_LOCK1_EN_W",4935],[8,"PRO_ICACHE_LOCK_DONE_R",4935],[8,"PRO_ICACHE_LOCK_ENA_R",4935],[8,"PRO_ICACHE_LOCK_ENA_W",4935],[8,"PRO_ICACHE_PRELOAD_DONE_R",4935],[8,"PRO_ICACHE_PRELOAD_ENA_R",4935],[8,"PRO_ICACHE_PRELOAD_ENA_W",4935],[8,"PRO_ICACHE_SETSIZE_MODE_R",4935],[8,"PRO_ICACHE_SETSIZE_MODE_W",4935],[8,"PRO_ICACHE_UNLOCK_DONE_R",4935],[8,"PRO_ICACHE_UNLOCK_ENA_R",4935],[8,"PRO_ICACHE_UNLOCK_ENA_W",4935],[8,"W",4996],[8,"R",4996],[8,"PRO_ICACHE_MASK_BUS0_R",4996],[5,"PRO_ICACHE_CTRL1_SPEC",4996],[8,"PRO_ICACHE_MASK_BUS0_W",4996],[8,"PRO_ICACHE_MASK_BUS1_R",4996],[8,"PRO_ICACHE_MASK_BUS1_W",4996],[8,"PRO_ICACHE_MASK_BUS2_R",4996],[8,"PRO_ICACHE_MASK_BUS2_W",4996],[8,"W",5019],[8,"R",5019],[8,"PRO_ICACHE_LOCK0_ADDR_R",5019],[5,"PRO_ICACHE_LOCK0_ADDR_SPEC",5019],[8,"PRO_ICACHE_LOCK0_ADDR_W",5019],[8,"W",5034],[8,"R",5034],[8,"PRO_ICACHE_LOCK0_SIZE_R",5034],[5,"PRO_ICACHE_LOCK0_SIZE_SPEC",5034],[8,"PRO_ICACHE_LOCK0_SIZE_W",5034],[8,"W",5049],[8,"R",5049],[8,"PRO_ICACHE_LOCK1_ADDR_R",5049],[5,"PRO_ICACHE_LOCK1_ADDR_SPEC",5049],[8,"PRO_ICACHE_LOCK1_ADDR_W",5049],[8,"W",5064],[8,"R",5064],[8,"PRO_ICACHE_LOCK1_SIZE_R",5064],[5,"PRO_ICACHE_LOCK1_SIZE_SPEC",5064],[8,"PRO_ICACHE_LOCK1_SIZE_W",5064],[8,"W",5079],[8,"R",5079],[8,"PRO_ICACHE_MEMSYNC_ADDR_R",5079],[5,"PRO_ICACHE_MEM_SYNC0_SPEC",5079],[8,"PRO_ICACHE_MEMSYNC_ADDR_W",5079],[8,"W",5094],[8,"R",5094],[8,"PRO_ICACHE_MEMSYNC_SIZE_R",5094],[5,"PRO_ICACHE_MEM_SYNC1_SPEC",5094],[8,"PRO_ICACHE_MEMSYNC_SIZE_W",5094],[8,"W",5109],[8,"R",5109],[8,"PRO_ICACHE_PRELOAD_ADDR_R",5109],[5,"PRO_ICACHE_PRELOAD_ADDR_SPEC",5109],[8,"PRO_ICACHE_PRELOAD_ADDR_W",5109],[8,"W",5124],[8,"R",5124],[8,"PRO_ICACHE_PRELOAD_ORDER_R",5124],[5,"PRO_ICACHE_PRELOAD_SIZE_SPEC",5124],[8,"PRO_ICACHE_PRELOAD_ORDER_W",5124],[8,"PRO_ICACHE_PRELOAD_SIZE_R",5124],[8,"PRO_ICACHE_PRELOAD_SIZE_W",5124],[8,"R",5143],[8,"PRO_ICACHE_CPU_ATTR_R",5143],[8,"PRO_ICACHE_TAG_ATTR_R",5143],[8,"R",5156],[8,"PRO_ICACHE_CPU_VADDR_R",5156],[8,"W",5167],[8,"R",5167],[8,"PRO_ICACHE_TAG_MEM_FORCE_ON_R",5167],[5,"PRO_ICACHE_TAG_POWER_CTRL_SPEC",5167],[8,"PRO_ICACHE_TAG_MEM_FORCE_ON_W",5167],[8,"PRO_ICACHE_TAG_MEM_FORCE_PD_R",5167],[8,"PRO_ICACHE_TAG_MEM_FORCE_PD_W",5167],[8,"PRO_ICACHE_TAG_MEM_FORCE_PU_R",5167],[8,"PRO_ICACHE_TAG_MEM_FORCE_PU_W",5167],[5,"Reg",5190],[10,"RegisterSpec",5190],[8,"BitReader",5190],[8,"BitWriter",5190],[8,"W",5190],[10,"Writable",5190],[8,"BitWriter1S",5190],[8,"BitWriter0C",5190],[8,"BitWriter1C",5190],[8,"BitWriter0S",5190],[8,"BitWriter1T",5190],[8,"BitWriter0T",5190],[8,"R",5190],[8,"FieldReader",5190],[10,"FieldSpec",5190],[8,"FieldWriter",5190],[8,"FieldWriterSafe",5190],[10,"Copy",36593],[10,"RawReg",5190],[1,"tuple"],[10,"Readable",5190],[17,"Output"],[10,"FnOnce",36594],[1,"u8"],[10,"Resettable",5190],[8,"BT_SELECT",5292],[8,"CLOCK_GATE",5292],[8,"CPUSDIO_INT",5292],[8,"CPUSDIO_INT1",5292],[8,"ENABLE",5292],[8,"ENABLE1",5292],[8,"ENABLE1_W1TC",5292],[8,"ENABLE1_W1TS",5292],[8,"ENABLE_W1TC",5292],[8,"ENABLE_W1TS",5292],[8,"FUNC_IN_SEL_CFG",5292],[8,"FUNC_OUT_SEL_CFG",5292],[8,"IN1",5292],[8,"IN",5292],[8,"OUT",5292],[8,"OUT1",5292],[8,"OUT1_W1TC",5292],[8,"OUT1_W1TS",5292],[8,"OUT_W1TC",5292],[8,"OUT_W1TS",5292],[8,"PCPU_INT",5292],[8,"PCPU_INT1",5292],[8,"PCPU_NMI_INT",5292],[8,"PCPU_NMI_INT1",5292],[8,"PIN",5292],[8,"REG_DATE",5292],[8,"SDIO_SELECT",5292],[8,"STATUS",5292],[8,"STATUS1",5292],[8,"STATUS1_W1TC",5292],[8,"STATUS1_W1TS",5292],[8,"STATUS_NEXT",5292],[8,"STATUS_NEXT1",5292],[8,"STATUS_W1TC",5292],[8,"STATUS_W1TS",5292],[8,"STRAP",5292],[8,"W",5721],[8,"R",5721],[8,"BT_SEL_R",5721],[5,"BT_SELECT_SPEC",5721],[8,"BT_SEL_W",5721],[8,"W",5736],[8,"R",5736],[8,"CLK_EN_R",5736],[5,"CLOCK_GATE_SPEC",5736],[8,"CLK_EN_W",5736],[8,"R",5751],[8,"SDIO_INT_R",5751],[8,"R",5762],[8,"SDIO1_INT_R",5762],[8,"W",5773],[8,"R",5773],[8,"DATA_R",5773],[5,"ENABLE_SPEC",5773],[8,"DATA_W",5773],[8,"W",5788],[8,"R",5788],[8,"DATA_R",5788],[5,"ENABLE1_SPEC",5788],[8,"DATA_W",5788],[8,"W",5803],[5,"ENABLE1_W1TC_SPEC",5803],[8,"ENABLE1_W1TC_W",5803],[8,"W",5815],[5,"ENABLE1_W1TS_SPEC",5815],[8,"ENABLE1_W1TS_W",5815],[8,"W",5827],[5,"ENABLE_W1TC_SPEC",5827],[8,"ENABLE_W1TC_W",5827],[8,"W",5839],[5,"ENABLE_W1TS_SPEC",5839],[8,"ENABLE_W1TS_W",5839],[8,"W",5851],[8,"R",5851],[8,"IN_INV_SEL_R",5851],[5,"FUNC_IN_SEL_CFG_SPEC",5851],[8,"IN_INV_SEL_W",5851],[8,"IN_SEL_R",5851],[8,"IN_SEL_W",5851],[8,"SEL_R",5851],[8,"SEL_W",5851],[8,"W",5874],[8,"R",5874],[8,"INV_SEL_R",5874],[5,"FUNC_OUT_SEL_CFG_SPEC",5874],[8,"INV_SEL_W",5874],[8,"OEN_INV_SEL_R",5874],[8,"OEN_INV_SEL_W",5874],[8,"OEN_SEL_R",5874],[8,"OEN_SEL_W",5874],[8,"OUT_SEL_R",5874],[8,"OUT_SEL_W",5874],[8,"R",5901],[8,"IN_DATA1_NEXT_R",5901],[8,"W",5912],[8,"R",5912],[8,"DATA_NEXT_R",5912],[5,"IN_SPEC",5912],[8,"DATA_NEXT_W",5912],[8,"W",5927],[8,"R",5927],[8,"DATA_ORIG_R",5927],[5,"OUT_SPEC",5927],[8,"DATA_ORIG_W",5927],[8,"W",5942],[8,"R",5942],[8,"DATA_ORIG_R",5942],[5,"OUT1_SPEC",5942],[8,"DATA_ORIG_W",5942],[8,"W",5957],[5,"OUT1_W1TC_SPEC",5957],[8,"OUT1_W1TC_W",5957],[8,"W",5969],[5,"OUT1_W1TS_SPEC",5969],[8,"OUT1_W1TS_W",5969],[8,"W",5981],[5,"OUT_W1TC_SPEC",5981],[8,"OUT_W1TC_W",5981],[8,"W",5993],[5,"OUT_W1TS_SPEC",5993],[8,"OUT_W1TS_W",5993],[8,"R",6005],[8,"PROCPU_INT_R",6005],[8,"R",6016],[8,"PROCPU1_INT_R",6016],[8,"R",6027],[8,"PROCPU_NMI_INT_R",6027],[8,"R",6038],[8,"PROCPU_NMI1_INT_R",6038],[8,"W",6049],[8,"R",6049],[8,"CONFIG_R",6049],[5,"PIN_SPEC",6049],[8,"CONFIG_W",6049],[8,"INT_ENA_R",6049],[8,"INT_ENA_W",6049],[8,"INT_TYPE_R",6049],[8,"INT_TYPE_W",6049],[8,"PAD_DRIVER_R",6049],[8,"PAD_DRIVER_W",6049],[8,"SYNC1_BYPASS_R",6049],[8,"SYNC1_BYPASS_W",6049],[8,"SYNC2_BYPASS_R",6049],[8,"SYNC2_BYPASS_W",6049],[8,"WAKEUP_ENABLE_R",6049],[8,"WAKEUP_ENABLE_W",6049],[8,"W",6088],[8,"R",6088],[8,"DATE_R",6088],[5,"REG_DATE_SPEC",6088],[8,"DATE_W",6088],[8,"W",6103],[8,"R",6103],[8,"SDIO_SEL_R",6103],[5,"SDIO_SELECT_SPEC",6103],[8,"SDIO_SEL_W",6103],[8,"W",6118],[8,"R",6118],[8,"INTERRUPT_R",6118],[5,"STATUS_SPEC",6118],[8,"INTERRUPT_W",6118],[8,"W",6133],[8,"R",6133],[8,"INTERRUPT_R",6133],[5,"STATUS1_SPEC",6133],[8,"INTERRUPT_W",6133],[8,"W",6148],[5,"STATUS1_W1TC_SPEC",6148],[8,"STATUS1_W1TC_W",6148],[8,"W",6160],[5,"STATUS1_W1TS_SPEC",6160],[8,"STATUS1_W1TS_W",6160],[8,"R",6172],[8,"STATUS_INTERRUPT_NEXT_R",6172],[8,"R",6183],[8,"STATUS1_INTERRUPT_NEXT_R",6183],[8,"W",6194],[5,"STATUS_W1TC_SPEC",6194],[8,"STATUS_W1TC_W",6194],[8,"W",6206],[5,"STATUS_W1TS_SPEC",6206],[8,"STATUS_W1TS_W",6206],[8,"R",6218],[8,"STRAPPING_R",6218],[8,"SIGMADELTA",6229],[8,"SIGMADELTA_CG",6229],[8,"SIGMADELTA_MISC",6229],[8,"SIGMADELTA_VERSION",6229],[8,"W",6250],[8,"R",6250],[8,"SD_IN_R",6250],[5,"SIGMADELTA_SPEC",6250],[8,"SD_IN_W",6250],[8,"SD_PRESCALE_R",6250],[8,"SD_PRESCALE_W",6250],[8,"W",6269],[8,"R",6269],[8,"CLK_EN_R",6269],[5,"SIGMADELTA_CG_SPEC",6269],[8,"CLK_EN_W",6269],[8,"W",6284],[8,"R",6284],[8,"FUNCTION_CLK_EN_R",6284],[5,"SIGMADELTA_MISC_SPEC",6284],[8,"FUNCTION_CLK_EN_W",6284],[8,"SPI_SWAP_R",6284],[8,"SPI_SWAP_W",6284],[8,"W",6303],[8,"R",6303],[8,"GPIO_SD_DATE_R",6303],[5,"SIGMADELTA_VERSION_SPEC",6303],[8,"GPIO_SD_DATE_W",6303],[8,"DATE",6318],[8,"ONE_BLOCK",6318],[8,"QUERY_BUSY",6318],[8,"QUERY_ERROR",6318],[8,"RD_RESULT_",6318],[8,"SET_INVALIDATE_DS",6318],[8,"SET_INVALIDATE_JTAG",6318],[8,"SET_MESSAGE_END",6318],[8,"SET_MESSAGE_ING",6318],[8,"SET_MESSAGE_ONE",6318],[8,"SET_MESSAGE_PAD",6318],[8,"SET_PARA_FINISH",6318],[8,"SET_PARA_KEY",6318],[8,"SET_PARA_PURPOSE",6318],[8,"SET_RESULT_FINISH",6318],[8,"SET_START",6318],[8,"WR_MESSAGE_",6318],[8,"W",6379],[8,"R",6379],[8,"DATE_R",6379],[5,"DATE_SPEC",6379],[8,"DATE_W",6379],[8,"W",6394],[5,"ONE_BLOCK_SPEC",6394],[8,"SET_ONE_BLOCK_W",6394],[8,"R",6406],[8,"BUSY_STATE_R",6406],[8,"R",6417],[8,"QUERY_CHECK_R",6417],[8,"R",6428],[8,"RDATA_R",6428],[8,"W",6439],[5,"SET_INVALIDATE_DS_SPEC",6439],[8,"SET_INVALIDATE_DS_W",6439],[8,"W",6451],[5,"SET_INVALIDATE_JTAG_SPEC",6451],[8,"SET_INVALIDATE_JTAG_W",6451],[8,"W",6463],[5,"SET_MESSAGE_END_SPEC",6463],[8,"SET_TEXT_END_W",6463],[8,"W",6475],[5,"SET_MESSAGE_ING_SPEC",6475],[8,"SET_TEXT_ING_W",6475],[8,"W",6487],[5,"SET_MESSAGE_ONE_SPEC",6487],[8,"SET_TEXT_ONE_W",6487],[8,"W",6499],[5,"SET_MESSAGE_PAD_SPEC",6499],[8,"SET_TEXT_PAD_W",6499],[8,"W",6511],[5,"SET_PARA_FINISH_SPEC",6511],[8,"SET_PARA_END_W",6511],[8,"W",6523],[5,"SET_PARA_KEY_SPEC",6523],[8,"KEY_SET_W",6523],[8,"W",6535],[5,"SET_PARA_PURPOSE_SPEC",6535],[8,"PURPOSE_SET_W",6535],[8,"W",6547],[5,"SET_RESULT_FINISH_SPEC",6547],[8,"SET_RESULT_END_W",6547],[8,"W",6559],[5,"SET_START_SPEC",6559],[8,"SET_START_W",6559],[8,"W",6571],[5,"WR_MESSAGE__SPEC",6571],[8,"WDATA_W",6571],[8,"COMD",6583],[8,"CTR",6583],[8,"DATA",6583],[8,"DATE",6583],[8,"FIFO_CONF",6583],[8,"FIFO_ST",6583],[8,"INT_CLR",6583],[8,"INT_ENA",6583],[8,"INT_RAW",6583],[8,"INT_STATUS",6583],[8,"SCL_FILTER_CFG",6583],[8,"SCL_HIGH_PERIOD",6583],[8,"SCL_LOW_PERIOD",6583],[8,"SCL_MAIN_ST_TIME_OUT",6583],[8,"SCL_RSTART_SETUP",6583],[8,"SCL_SP_CONF",6583],[8,"SCL_ST_TIME_OUT",6583],[8,"SCL_START_HOLD",6583],[8,"SCL_STOP_HOLD",6583],[8,"SCL_STOP_SETUP",6583],[8,"SCL_STRETCH_CONF",6583],[8,"SDA_FILTER_CFG",6583],[8,"SDA_HOLD",6583],[8,"SDA_SAMPLE",6583],[8,"SLAVE_ADDR",6583],[8,"SR",6583],[8,"TO",6583],[8,"W",6673],[8,"R",6673],[8,"COMMAND_R",6673],[5,"COMD_SPEC",6673],[8,"COMMAND_W",6673],[8,"COMMAND_DONE_R",6673],[8,"COMMAND_DONE_W",6673],[8,"R",6692],[8,"ARBITRATION_EN_R",6692],[8,"W",6692],[5,"CTR_SPEC",6692],[8,"ARBITRATION_EN_W",6692],[8,"CLK_EN_R",6692],[8,"CLK_EN_W",6692],[8,"FSM_RST_R",6692],[8,"FSM_RST_W",6692],[8,"MS_MODE_R",6692],[8,"MS_MODE_W",6692],[8,"REF_ALWAYS_ON_R",6692],[8,"REF_ALWAYS_ON_W",6692],[8,"RX_FULL_ACK_LEVEL_R",6692],[8,"RX_FULL_ACK_LEVEL_W",6692],[8,"RX_LSB_FIRST_R",6692],[8,"RX_LSB_FIRST_W",6692],[8,"SAMPLE_SCL_LEVEL_R",6692],[8,"SAMPLE_SCL_LEVEL_W",6692],[8,"SCL_FORCE_OUT_R",6692],[8,"SCL_FORCE_OUT_W",6692],[8,"SDA_FORCE_OUT_R",6692],[8,"SDA_FORCE_OUT_W",6692],[8,"TRANS_START_R",6692],[8,"TRANS_START_W",6692],[8,"TX_LSB_FIRST_R",6692],[8,"TX_LSB_FIRST_W",6692],[8,"W",6751],[8,"R",6751],[8,"FIFO_RDATA_R",6751],[5,"DATA_SPEC",6751],[8,"FIFO_RDATA_W",6751],[8,"W",6766],[8,"R",6766],[8,"DATE_R",6766],[5,"DATE_SPEC",6766],[8,"DATE_W",6766],[8,"W",6781],[8,"R",6781],[8,"FIFO_ADDR_CFG_EN_R",6781],[5,"FIFO_CONF_SPEC",6781],[8,"FIFO_ADDR_CFG_EN_W",6781],[8,"FIFO_PRT_EN_R",6781],[8,"FIFO_PRT_EN_W",6781],[8,"NONFIFO_EN_R",6781],[8,"NONFIFO_EN_W",6781],[8,"NONFIFO_RX_THRES_R",6781],[8,"NONFIFO_RX_THRES_W",6781],[8,"NONFIFO_TX_THRES_R",6781],[8,"NONFIFO_TX_THRES_W",6781],[8,"RX_FIFO_RST_R",6781],[8,"RX_FIFO_RST_W",6781],[8,"RXFIFO_WM_THRHD_R",6781],[8,"RXFIFO_WM_THRHD_W",6781],[8,"TX_FIFO_RST_R",6781],[8,"TX_FIFO_RST_W",6781],[8,"TXFIFO_WM_THRHD_R",6781],[8,"TXFIFO_WM_THRHD_W",6781],[8,"W",6828],[5,"FIFO_ST_SPEC",6828],[8,"RX_UPDATE_W",6828],[8,"R",6828],[8,"RXFIFO_END_ADDR_R",6828],[8,"RXFIFO_START_ADDR_R",6828],[8,"SLAVE_RW_POINT_R",6828],[8,"TX_UPDATE_W",6828],[8,"TXFIFO_END_ADDR_R",6828],[8,"TXFIFO_START_ADDR_R",6828],[8,"W",6853],[5,"INT_CLR_SPEC",6853],[8,"ARBITRATION_LOST_INT_CLR_W",6853],[8,"BYTE_TRANS_DONE_INT_CLR_W",6853],[8,"DET_START_INT_CLR_W",6853],[8,"END_DETECT_INT_CLR_W",6853],[8,"MST_TXFIFO_UDF_INT_CLR_W",6853],[8,"NACK_INT_CLR_W",6853],[8,"RXFIFO_OVF_INT_CLR_W",6853],[8,"RXFIFO_UDF_INT_CLR_W",6853],[8,"RXFIFO_WM_INT_CLR_W",6853],[8,"SCL_MAIN_ST_TO_INT_CLR_W",6853],[8,"SCL_ST_TO_INT_CLR_W",6853],[8,"SLAVE_STRETCH_INT_CLR_W",6853],[8,"TIME_OUT_INT_CLR_W",6853],[8,"TRANS_COMPLETE_INT_CLR_W",6853],[8,"TRANS_START_INT_CLR_W",6853],[8,"TXFIFO_OVF_INT_CLR_W",6853],[8,"TXFIFO_WM_INT_CLR_W",6853],[8,"R",6897],[8,"ARBITRATION_LOST_INT_ENA_R",6897],[8,"W",6897],[5,"INT_ENA_SPEC",6897],[8,"ARBITRATION_LOST_INT_ENA_W",6897],[8,"BYTE_TRANS_DONE_INT_ENA_R",6897],[8,"BYTE_TRANS_DONE_INT_ENA_W",6897],[8,"DET_START_INT_ENA_R",6897],[8,"DET_START_INT_ENA_W",6897],[8,"END_DETECT_INT_ENA_R",6897],[8,"END_DETECT_INT_ENA_W",6897],[8,"MST_TXFIFO_UDF_INT_ENA_R",6897],[8,"MST_TXFIFO_UDF_INT_ENA_W",6897],[8,"NACK_INT_ENA_R",6897],[8,"NACK_INT_ENA_W",6897],[8,"RXFIFO_OVF_INT_ENA_R",6897],[8,"RXFIFO_OVF_INT_ENA_W",6897],[8,"RXFIFO_UDF_INT_ENA_R",6897],[8,"RXFIFO_UDF_INT_ENA_W",6897],[8,"RXFIFO_WM_INT_ENA_R",6897],[8,"RXFIFO_WM_INT_ENA_W",6897],[8,"SCL_MAIN_ST_TO_INT_ENA_R",6897],[8,"SCL_MAIN_ST_TO_INT_ENA_W",6897],[8,"SCL_ST_TO_INT_ENA_R",6897],[8,"SCL_ST_TO_INT_ENA_W",6897],[8,"SLAVE_STRETCH_INT_ENA_R",6897],[8,"SLAVE_STRETCH_INT_ENA_W",6897],[8,"TIME_OUT_INT_ENA_R",6897],[8,"TIME_OUT_INT_ENA_W",6897],[8,"TRANS_COMPLETE_INT_ENA_R",6897],[8,"TRANS_COMPLETE_INT_ENA_W",6897],[8,"TRANS_START_INT_ENA_R",6897],[8,"TRANS_START_INT_ENA_W",6897],[8,"TXFIFO_OVF_INT_ENA_R",6897],[8,"TXFIFO_OVF_INT_ENA_W",6897],[8,"TXFIFO_WM_INT_ENA_R",6897],[8,"TXFIFO_WM_INT_ENA_W",6897],[8,"R",6976],[8,"ARBITRATION_LOST_INT_RAW_R",6976],[8,"BYTE_TRANS_DONE_INT_RAW_R",6976],[8,"DET_START_INT_RAW_R",6976],[8,"END_DETECT_INT_RAW_R",6976],[8,"MST_TXFIFO_UDF_INT_RAW_R",6976],[8,"NACK_INT_RAW_R",6976],[8,"RXFIFO_OVF_INT_RAW_R",6976],[8,"RXFIFO_UDF_INT_RAW_R",6976],[8,"RXFIFO_WM_INT_RAW_R",6976],[8,"SCL_MAIN_ST_TO_INT_RAW_R",6976],[8,"SCL_ST_TO_INT_RAW_R",6976],[8,"SLAVE_STRETCH_INT_RAW_R",6976],[8,"TIME_OUT_INT_RAW_R",6976],[8,"TRANS_COMPLETE_INT_RAW_R",6976],[8,"TRANS_START_INT_RAW_R",6976],[8,"TXFIFO_OVF_INT_RAW_R",6976],[8,"TXFIFO_WM_INT_RAW_R",6976],[8,"R",7019],[8,"ARBITRATION_LOST_INT_ST_R",7019],[8,"BYTE_TRANS_DONE_INT_ST_R",7019],[8,"DET_START_INT_ST_R",7019],[8,"END_DETECT_INT_ST_R",7019],[8,"MST_TXFIFO_UDF_INT_ST_R",7019],[8,"NACK_INT_ST_R",7019],[8,"RXFIFO_OVF_INT_ST_R",7019],[8,"RXFIFO_UDF_INT_ST_R",7019],[8,"RXFIFO_WM_INT_ST_R",7019],[8,"SCL_MAIN_ST_TO_INT_ST_R",7019],[8,"SCL_ST_TO_INT_ST_R",7019],[8,"SLAVE_STRETCH_INT_ST_R",7019],[8,"TIME_OUT_INT_ST_R",7019],[8,"TRANS_COMPLETE_INT_ST_R",7019],[8,"TRANS_START_INT_ST_R",7019],[8,"TXFIFO_OVF_INT_ST_R",7019],[8,"TXFIFO_WM_INT_ST_R",7019],[8,"W",7062],[8,"R",7062],[8,"SCL_FILTER_EN_R",7062],[5,"SCL_FILTER_CFG_SPEC",7062],[8,"SCL_FILTER_EN_W",7062],[8,"SCL_FILTER_THRES_R",7062],[8,"SCL_FILTER_THRES_W",7062],[8,"W",7081],[8,"R",7081],[8,"SCL_HIGH_PERIOD_R",7081],[5,"SCL_HIGH_PERIOD_SPEC",7081],[8,"SCL_HIGH_PERIOD_W",7081],[8,"SCL_WAIT_HIGH_PERIOD_R",7081],[8,"SCL_WAIT_HIGH_PERIOD_W",7081],[8,"W",7100],[8,"R",7100],[8,"SCL_LOW_PERIOD_R",7100],[5,"SCL_LOW_PERIOD_SPEC",7100],[8,"SCL_LOW_PERIOD_W",7100],[8,"W",7115],[8,"R",7115],[8,"SCL_MAIN_ST_TO_R",7115],[5,"SCL_MAIN_ST_TIME_OUT_SPEC",7115],[8,"SCL_MAIN_ST_TO_W",7115],[8,"W",7130],[8,"R",7130],[8,"TIME_R",7130],[5,"SCL_RSTART_SETUP_SPEC",7130],[8,"TIME_W",7130],[8,"W",7145],[8,"R",7145],[8,"SCL_PD_EN_R",7145],[5,"SCL_SP_CONF_SPEC",7145],[8,"SCL_PD_EN_W",7145],[8,"SCL_RST_SLV_EN_R",7145],[8,"SCL_RST_SLV_EN_W",7145],[8,"SCL_RST_SLV_NUM_R",7145],[8,"SCL_RST_SLV_NUM_W",7145],[8,"SDA_PD_EN_R",7145],[8,"SDA_PD_EN_W",7145],[8,"W",7172],[8,"R",7172],[8,"SCL_ST_TO_R",7172],[5,"SCL_ST_TIME_OUT_SPEC",7172],[8,"SCL_ST_TO_W",7172],[8,"W",7187],[8,"R",7187],[8,"TIME_R",7187],[5,"SCL_START_HOLD_SPEC",7187],[8,"TIME_W",7187],[8,"W",7202],[8,"R",7202],[8,"TIME_R",7202],[5,"SCL_STOP_HOLD_SPEC",7202],[8,"TIME_W",7202],[8,"W",7217],[8,"R",7217],[8,"TIME_R",7217],[5,"SCL_STOP_SETUP_SPEC",7217],[8,"TIME_W",7217],[8,"W",7232],[5,"SCL_STRETCH_CONF_SPEC",7232],[8,"SLAVE_SCL_STRETCH_CLR_W",7232],[8,"R",7232],[8,"SLAVE_SCL_STRETCH_EN_R",7232],[8,"SLAVE_SCL_STRETCH_EN_W",7232],[8,"STRETCH_PROTECT_NUM_R",7232],[8,"STRETCH_PROTECT_NUM_W",7232],[8,"W",7253],[8,"R",7253],[8,"SDA_FILTER_EN_R",7253],[5,"SDA_FILTER_CFG_SPEC",7253],[8,"SDA_FILTER_EN_W",7253],[8,"SDA_FILTER_THRES_R",7253],[8,"SDA_FILTER_THRES_W",7253],[8,"W",7272],[8,"R",7272],[8,"TIME_R",7272],[5,"SDA_HOLD_SPEC",7272],[8,"TIME_W",7272],[8,"W",7287],[8,"R",7287],[8,"TIME_R",7287],[5,"SDA_SAMPLE_SPEC",7287],[8,"TIME_W",7287],[8,"R",7302],[8,"ADDR_10BIT_EN_R",7302],[8,"W",7302],[5,"SLAVE_ADDR_SPEC",7302],[8,"ADDR_10BIT_EN_W",7302],[8,"SLAVE_ADDR_R",7302],[8,"SLAVE_ADDR_W",7302],[8,"R",7321],[8,"ARB_LOST_R",7321],[8,"BUS_BUSY_R",7321],[8,"BYTE_TRANS_R",7321],[8,"RESP_REC_R",7321],[8,"RXFIFO_CNT_R",7321],[8,"SCL_MAIN_STATE_LAST_R",7321],[8,"SCL_STATE_LAST_R",7321],[8,"SLAVE_ADDRESSED_R",7321],[8,"SLAVE_RW_R",7321],[8,"STRETCH_CAUSE_R",7321],[8,"TIME_OUT_R",7321],[8,"TXFIFO_CNT_R",7321],[8,"W",7354],[8,"R",7354],[8,"TIME_OUT_EN_R",7354],[5,"TO_SPEC",7354],[8,"TIME_OUT_EN_W",7354],[8,"TIME_OUT_VALUE_R",7354],[8,"TIME_OUT_VALUE_W",7354],[8,"CLKM_CONF",7373],[8,"CONF",7373],[8,"CONF1",7373],[8,"CONF2",7373],[8,"CONF_CHAN",7373],[8,"CONF_SIGLE_DATA",7373],[8,"DATE",7373],[8,"FIFO_CONF",7373],[8,"IN_EOF_DES_ADDR",7373],[8,"IN_LINK",7373],[8,"INFIFO_POP",7373],[8,"INLINK_DSCR",7373],[8,"INLINK_DSCR_BF0",7373],[8,"INLINK_DSCR_BF1",7373],[8,"INT_CLR",7373],[8,"INT_ENA",7373],[8,"INT_RAW",7373],[8,"INT_ST",7373],[8,"LC_CONF",7373],[8,"LC_HUNG_CONF",7373],[8,"LC_STATE0",7373],[8,"LC_STATE1",7373],[8,"OUT_EOF_BFR_DES_ADDR",7373],[8,"OUT_EOF_DES_ADDR",7373],[8,"OUT_LINK",7373],[8,"OUTFIFO_PUSH",7373],[8,"OUTLINK_DSCR",7373],[8,"OUTLINK_DSCR_BF0",7373],[8,"OUTLINK_DSCR_BF1",7373],[8,"PD_CONF",7373],[8,"RXEOF_NUM",7373],[8,"SAMPLE_RATE_CONF",7373],[8,"STATE",7373],[8,"TIMING",7373],[8,"W",7483],[8,"R",7483],[8,"CLK_EN_R",7483],[5,"CLKM_CONF_SPEC",7483],[8,"CLK_EN_W",7483],[8,"CLK_SEL_R",7483],[8,"CLK_SEL_W",7483],[8,"CLKM_DIV_A_R",7483],[8,"CLKM_DIV_A_W",7483],[8,"CLKM_DIV_B_R",7483],[8,"CLKM_DIV_B_W",7483],[8,"CLKM_DIV_NUM_R",7483],[8,"CLKM_DIV_NUM_W",7483],[8,"W",7514],[8,"R",7514],[8,"PRE_REQ_EN_R",7514],[5,"CONF_SPEC",7514],[8,"PRE_REQ_EN_W",7514],[8,"RX_BIG_ENDIAN_R",7514],[8,"RX_BIG_ENDIAN_W",7514],[8,"RX_DMA_EQUAL_R",7514],[8,"RX_DMA_EQUAL_W",7514],[8,"RX_FIFO_RESET_W",7514],[8,"RX_FIFO_RESET_ST_R",7514],[8,"RX_LSB_FIRST_DMA_R",7514],[8,"RX_LSB_FIRST_DMA_W",7514],[8,"RX_MONO_R",7514],[8,"RX_MONO_W",7514],[8,"RX_MSB_RIGHT_R",7514],[8,"RX_MSB_RIGHT_W",7514],[8,"RX_MSB_SHIFT_R",7514],[8,"RX_MSB_SHIFT_W",7514],[8,"RX_RESET_W",7514],[8,"RX_RESET_ST_R",7514],[8,"RX_RIGHT_FIRST_R",7514],[8,"RX_RIGHT_FIRST_W",7514],[8,"RX_SHORT_SYNC_R",7514],[8,"RX_SHORT_SYNC_W",7514],[8,"RX_SLAVE_MOD_R",7514],[8,"RX_SLAVE_MOD_W",7514],[8,"RX_START_R",7514],[8,"RX_START_W",7514],[8,"SIG_LOOPBACK_R",7514],[8,"SIG_LOOPBACK_W",7514],[8,"TX_BIG_ENDIAN_R",7514],[8,"TX_BIG_ENDIAN_W",7514],[8,"TX_DMA_EQUAL_R",7514],[8,"TX_DMA_EQUAL_W",7514],[8,"TX_FIFO_RESET_W",7514],[8,"TX_FIFO_RESET_ST_R",7514],[8,"TX_LSB_FIRST_DMA_R",7514],[8,"TX_LSB_FIRST_DMA_W",7514],[8,"TX_MONO_R",7514],[8,"TX_MONO_W",7514],[8,"TX_MSB_RIGHT_R",7514],[8,"TX_MSB_RIGHT_W",7514],[8,"TX_MSB_SHIFT_R",7514],[8,"TX_MSB_SHIFT_W",7514],[8,"TX_RESET_W",7514],[8,"TX_RESET_ST_R",7514],[8,"TX_RIGHT_FIRST_R",7514],[8,"TX_RIGHT_FIRST_W",7514],[8,"TX_SHORT_SYNC_R",7514],[8,"TX_SHORT_SYNC_W",7514],[8,"TX_SLAVE_MOD_R",7514],[8,"TX_SLAVE_MOD_W",7514],[8,"TX_START_R",7514],[8,"TX_START_W",7514],[8,"W",7629],[8,"R",7629],[8,"RX_PCM_BYPASS_R",7629],[5,"CONF1_SPEC",7629],[8,"RX_PCM_BYPASS_W",7629],[8,"RX_PCM_CONF_R",7629],[8,"RX_PCM_CONF_W",7629],[8,"TX_PCM_BYPASS_R",7629],[8,"TX_PCM_BYPASS_W",7629],[8,"TX_PCM_CONF_R",7629],[8,"TX_PCM_CONF_W",7629],[8,"TX_STOP_EN_R",7629],[8,"TX_STOP_EN_W",7629],[8,"TX_ZEROS_RM_EN_R",7629],[8,"TX_ZEROS_RM_EN_W",7629],[8,"W",7664],[8,"R",7664],[8,"CAM_CLK_LOOPBACK_R",7664],[5,"CONF2_SPEC",7664],[8,"CAM_CLK_LOOPBACK_W",7664],[8,"CAM_SYNC_FIFO_RESET_R",7664],[8,"CAM_SYNC_FIFO_RESET_W",7664],[8,"CAMERA_EN_R",7664],[8,"CAMERA_EN_W",7664],[8,"DATA_ENABLE_R",7664],[8,"DATA_ENABLE_W",7664],[8,"DATA_ENABLE_TEST_EN_R",7664],[8,"DATA_ENABLE_TEST_EN_W",7664],[8,"EXT_ADC_START_EN_R",7664],[8,"EXT_ADC_START_EN_W",7664],[8,"INTER_VALID_EN_R",7664],[8,"INTER_VALID_EN_W",7664],[8,"LCD_EN_R",7664],[8,"LCD_EN_W",7664],[8,"LCD_TX_SDX2_EN_R",7664],[8,"LCD_TX_SDX2_EN_W",7664],[8,"LCD_TX_WRX2_EN_R",7664],[8,"LCD_TX_WRX2_EN_W",7664],[8,"VSYNC_FILTER_EN_R",7664],[8,"VSYNC_FILTER_EN_W",7664],[8,"VSYNC_FILTER_THRES_R",7664],[8,"VSYNC_FILTER_THRES_W",7664],[8,"W",7723],[8,"R",7723],[8,"RX_CHAN_MOD_R",7723],[5,"CONF_CHAN_SPEC",7723],[8,"RX_CHAN_MOD_W",7723],[8,"TX_CHAN_MOD_R",7723],[8,"TX_CHAN_MOD_W",7723],[8,"W",7742],[8,"R",7742],[8,"SIGLE_DATA_R",7742],[5,"CONF_SIGLE_DATA_SPEC",7742],[8,"SIGLE_DATA_W",7742],[8,"W",7757],[8,"R",7757],[8,"DATE_R",7757],[5,"DATE_SPEC",7757],[8,"DATE_W",7757],[8,"W",7772],[8,"R",7772],[8,"DSCR_EN_R",7772],[5,"FIFO_CONF_SPEC",7772],[8,"DSCR_EN_W",7772],[8,"RX_24MSB_EN_R",7772],[8,"RX_24MSB_EN_W",7772],[8,"RX_DATA_NUM_R",7772],[8,"RX_DATA_NUM_W",7772],[8,"RX_FIFO_MOD_R",7772],[8,"RX_FIFO_MOD_W",7772],[8,"RX_FIFO_MOD_FORCE_EN_R",7772],[8,"RX_FIFO_MOD_FORCE_EN_W",7772],[8,"RX_FIFO_SYNC_R",7772],[8,"RX_FIFO_SYNC_W",7772],[8,"TX_24MSB_EN_R",7772],[8,"TX_24MSB_EN_W",7772],[8,"TX_DATA_NUM_R",7772],[8,"TX_DATA_NUM_W",7772],[8,"TX_FIFO_MOD_R",7772],[8,"TX_FIFO_MOD_W",7772],[8,"TX_FIFO_MOD_FORCE_EN_R",7772],[8,"TX_FIFO_MOD_FORCE_EN_W",7772],[8,"R",7823],[8,"IN_SUC_EOF_DES_ADDR_R",7823],[8,"W",7834],[8,"R",7834],[8,"INLINK_ADDR_R",7834],[5,"IN_LINK_SPEC",7834],[8,"INLINK_ADDR_W",7834],[8,"INLINK_PARK_R",7834],[8,"INLINK_RESTART_R",7834],[8,"INLINK_RESTART_W",7834],[8,"INLINK_START_R",7834],[8,"INLINK_START_W",7834],[8,"INLINK_STOP_R",7834],[8,"INLINK_STOP_W",7834],[8,"W",7863],[8,"R",7863],[8,"INFIFO_POP_R",7863],[5,"INFIFO_POP_SPEC",7863],[8,"INFIFO_POP_W",7863],[8,"INFIFO_RDATA_R",7863],[8,"R",7880],[8,"INLINK_DSCR_R",7880],[8,"R",7891],[8,"INLINK_DSCR_BF0_R",7891],[8,"R",7902],[8,"INLINK_DSCR_BF1_R",7902],[8,"W",7913],[5,"INT_CLR_SPEC",7913],[8,"IN_DONE_INT_CLR_W",7913],[8,"IN_DSCR_EMPTY_INT_CLR_W",7913],[8,"IN_DSCR_ERR_INT_CLR_W",7913],[8,"IN_ERR_EOF_INT_CLR_W",7913],[8,"IN_SUC_EOF_INT_CLR_W",7913],[8,"OUT_DONE_INT_CLR_W",7913],[8,"OUT_DSCR_ERR_INT_CLR_W",7913],[8,"OUT_EOF_INT_CLR_W",7913],[8,"OUT_TOTAL_EOF_INT_CLR_W",7913],[8,"PUT_DATA_INT_CLR_W",7913],[8,"RX_HUNG_INT_CLR_W",7913],[8,"RX_REMPTY_INT_CLR_W",7913],[8,"RX_WFULL_INT_CLR_W",7913],[8,"TAKE_DATA_INT_CLR_W",7913],[8,"TX_HUNG_INT_CLR_W",7913],[8,"TX_REMPTY_INT_CLR_W",7913],[8,"TX_WFULL_INT_CLR_W",7913],[8,"V_SYNC_INT_CLR_W",7913],[8,"W",7959],[8,"R",7959],[8,"IN_DONE_INT_ENA_R",7959],[5,"INT_ENA_SPEC",7959],[8,"IN_DONE_INT_ENA_W",7959],[8,"IN_DSCR_EMPTY_INT_ENA_R",7959],[8,"IN_DSCR_EMPTY_INT_ENA_W",7959],[8,"IN_DSCR_ERR_INT_ENA_R",7959],[8,"IN_DSCR_ERR_INT_ENA_W",7959],[8,"IN_ERR_EOF_INT_ENA_R",7959],[8,"IN_ERR_EOF_INT_ENA_W",7959],[8,"IN_SUC_EOF_INT_ENA_R",7959],[8,"IN_SUC_EOF_INT_ENA_W",7959],[8,"OUT_DONE_INT_ENA_R",7959],[8,"OUT_DONE_INT_ENA_W",7959],[8,"OUT_DSCR_ERR_INT_ENA_R",7959],[8,"OUT_DSCR_ERR_INT_ENA_W",7959],[8,"OUT_EOF_INT_ENA_R",7959],[8,"OUT_EOF_INT_ENA_W",7959],[8,"OUT_TOTAL_EOF_INT_ENA_R",7959],[8,"OUT_TOTAL_EOF_INT_ENA_W",7959],[8,"RX_HUNG_INT_ENA_R",7959],[8,"RX_HUNG_INT_ENA_W",7959],[8,"RX_REMPTY_INT_ENA_R",7959],[8,"RX_REMPTY_INT_ENA_W",7959],[8,"RX_TAKE_DATA_INT_ENA_R",7959],[8,"RX_TAKE_DATA_INT_ENA_W",7959],[8,"RX_WFULL_INT_ENA_R",7959],[8,"RX_WFULL_INT_ENA_W",7959],[8,"TX_HUNG_INT_ENA_R",7959],[8,"TX_HUNG_INT_ENA_W",7959],[8,"TX_PUT_DATA_INT_ENA_R",7959],[8,"TX_PUT_DATA_INT_ENA_W",7959],[8,"TX_REMPTY_INT_ENA_R",7959],[8,"TX_REMPTY_INT_ENA_W",7959],[8,"TX_WFULL_INT_ENA_R",7959],[8,"TX_WFULL_INT_ENA_W",7959],[8,"V_SYNC_INT_ENA_R",7959],[8,"V_SYNC_INT_ENA_W",7959],[8,"R",8042],[8,"IN_DONE_INT_RAW_R",8042],[8,"IN_DSCR_EMPTY_INT_RAW_R",8042],[8,"IN_DSCR_ERR_INT_RAW_R",8042],[8,"IN_ERR_EOF_INT_RAW_R",8042],[8,"IN_SUC_EOF_INT_RAW_R",8042],[8,"OUT_DONE_INT_RAW_R",8042],[8,"OUT_DSCR_ERR_INT_RAW_R",8042],[8,"OUT_EOF_INT_RAW_R",8042],[8,"OUT_TOTAL_EOF_INT_RAW_R",8042],[8,"RX_HUNG_INT_RAW_R",8042],[8,"RX_REMPTY_INT_RAW_R",8042],[8,"RX_TAKE_DATA_INT_RAW_R",8042],[8,"RX_WFULL_INT_RAW_R",8042],[8,"TX_HUNG_INT_RAW_R",8042],[8,"TX_PUT_DATA_INT_RAW_R",8042],[8,"TX_REMPTY_INT_RAW_R",8042],[8,"TX_WFULL_INT_RAW_R",8042],[8,"V_SYNC_INT_RAW_R",8042],[8,"R",8087],[8,"IN_DONE_INT_ST_R",8087],[8,"IN_DSCR_EMPTY_INT_ST_R",8087],[8,"IN_DSCR_ERR_INT_ST_R",8087],[8,"IN_ERR_EOF_INT_ST_R",8087],[8,"IN_SUC_EOF_INT_ST_R",8087],[8,"OUT_DONE_INT_ST_R",8087],[8,"OUT_DSCR_ERR_INT_ST_R",8087],[8,"OUT_EOF_INT_ST_R",8087],[8,"OUT_TOTAL_EOF_INT_ST_R",8087],[8,"RX_HUNG_INT_ST_R",8087],[8,"RX_REMPTY_INT_ST_R",8087],[8,"RX_TAKE_DATA_INT_ST_R",8087],[8,"RX_WFULL_INT_ST_R",8087],[8,"TX_HUNG_INT_ST_R",8087],[8,"TX_PUT_DATA_INT_ST_R",8087],[8,"TX_REMPTY_INT_ST_R",8087],[8,"TX_WFULL_INT_ST_R",8087],[8,"V_SYNC_INT_ST_R",8087],[8,"R",8132],[8,"AHBM_FIFO_RST_R",8132],[8,"W",8132],[5,"LC_CONF_SPEC",8132],[8,"AHBM_FIFO_RST_W",8132],[8,"AHBM_RST_R",8132],[8,"AHBM_RST_W",8132],[8,"CHECK_OWNER_R",8132],[8,"CHECK_OWNER_W",8132],[8,"EXT_MEM_BK_SIZE_R",8132],[8,"EXT_MEM_BK_SIZE_W",8132],[8,"IN_LOOP_TEST_R",8132],[8,"IN_LOOP_TEST_W",8132],[8,"IN_RST_R",8132],[8,"IN_RST_W",8132],[8,"INDSCR_BURST_EN_R",8132],[8,"INDSCR_BURST_EN_W",8132],[8,"MEM_TRANS_EN_R",8132],[8,"MEM_TRANS_EN_W",8132],[8,"OUT_AUTO_WRBACK_R",8132],[8,"OUT_AUTO_WRBACK_W",8132],[8,"OUT_DATA_BURST_EN_R",8132],[8,"OUT_DATA_BURST_EN_W",8132],[8,"OUT_EOF_MODE_R",8132],[8,"OUT_EOF_MODE_W",8132],[8,"OUT_LOOP_TEST_R",8132],[8,"OUT_LOOP_TEST_W",8132],[8,"OUT_NO_RESTART_CLR_R",8132],[8,"OUT_NO_RESTART_CLR_W",8132],[8,"OUT_RST_R",8132],[8,"OUT_RST_W",8132],[8,"OUTDSCR_BURST_EN_R",8132],[8,"OUTDSCR_BURST_EN_W",8132],[8,"W",8203],[8,"R",8203],[8,"LC_FIFO_TIMEOUT_R",8203],[5,"LC_HUNG_CONF_SPEC",8203],[8,"LC_FIFO_TIMEOUT_W",8203],[8,"LC_FIFO_TIMEOUT_ENA_R",8203],[8,"LC_FIFO_TIMEOUT_ENA_W",8203],[8,"LC_FIFO_TIMEOUT_SHIFT_R",8203],[8,"LC_FIFO_TIMEOUT_SHIFT_W",8203],[8,"R",8226],[8,"OUT_DSCR_STATE_R",8226],[8,"OUT_EMPTY_R",8226],[8,"OUT_FULL_R",8226],[8,"OUT_STATE_R",8226],[8,"OUTFIFO_CNT_R",8226],[8,"OUTLINK_DSCR_ADDR_R",8226],[8,"R",8247],[8,"IN_DSCR_STATE_R",8247],[8,"IN_EMPTY_R",8247],[8,"IN_FULL_R",8247],[8,"IN_STATE_R",8247],[8,"INFIFO_CNT_DEBUG_R",8247],[8,"INLINK_DSCR_ADDR_R",8247],[8,"R",8268],[8,"OUT_EOF_BFR_DES_ADDR_R",8268],[8,"R",8279],[8,"OUT_EOF_DES_ADDR_R",8279],[8,"W",8290],[8,"R",8290],[8,"OUTLINK_ADDR_R",8290],[5,"OUT_LINK_SPEC",8290],[8,"OUTLINK_ADDR_W",8290],[8,"OUTLINK_PARK_R",8290],[8,"OUTLINK_RESTART_R",8290],[8,"OUTLINK_RESTART_W",8290],[8,"OUTLINK_START_R",8290],[8,"OUTLINK_START_W",8290],[8,"OUTLINK_STOP_R",8290],[8,"OUTLINK_STOP_W",8290],[8,"W",8319],[8,"R",8319],[8,"OUTFIFO_PUSH_R",8319],[5,"OUTFIFO_PUSH_SPEC",8319],[8,"OUTFIFO_PUSH_W",8319],[8,"OUTFIFO_WDATA_R",8319],[8,"OUTFIFO_WDATA_W",8319],[8,"R",8338],[8,"OUTLINK_DSCR_R",8338],[8,"R",8349],[8,"OUTLINK_DSCR_BF0_R",8349],[8,"R",8360],[8,"OUTLINK_DSCR_BF1_R",8360],[8,"W",8371],[8,"R",8371],[8,"DMA_RAM_CLK_FO_R",8371],[5,"PD_CONF_SPEC",8371],[8,"DMA_RAM_CLK_FO_W",8371],[8,"DMA_RAM_FORCE_PD_R",8371],[8,"DMA_RAM_FORCE_PD_W",8371],[8,"DMA_RAM_FORCE_PU_R",8371],[8,"DMA_RAM_FORCE_PU_W",8371],[8,"FIFO_FORCE_PD_R",8371],[8,"FIFO_FORCE_PD_W",8371],[8,"FIFO_FORCE_PU_R",8371],[8,"FIFO_FORCE_PU_W",8371],[8,"PLC_MEM_FORCE_PD_R",8371],[8,"PLC_MEM_FORCE_PD_W",8371],[8,"PLC_MEM_FORCE_PU_R",8371],[8,"PLC_MEM_FORCE_PU_W",8371],[8,"W",8410],[8,"R",8410],[8,"RX_EOF_NUM_R",8410],[5,"RXEOF_NUM_SPEC",8410],[8,"RX_EOF_NUM_W",8410],[8,"W",8425],[8,"R",8425],[8,"RX_BCK_DIV_NUM_R",8425],[5,"SAMPLE_RATE_CONF_SPEC",8425],[8,"RX_BCK_DIV_NUM_W",8425],[8,"RX_BITS_MOD_R",8425],[8,"RX_BITS_MOD_W",8425],[8,"TX_BCK_DIV_NUM_R",8425],[8,"TX_BCK_DIV_NUM_W",8425],[8,"TX_BITS_MOD_R",8425],[8,"TX_BITS_MOD_W",8425],[8,"R",8452],[8,"TX_IDLE_R",8452],[8,"W",8463],[8,"R",8463],[8,"DATA_ENABLE_DELAY_R",8463],[5,"TIMING_SPEC",8463],[8,"DATA_ENABLE_DELAY_W",8463],[8,"RX_BCK_IN_DELAY_R",8463],[8,"RX_BCK_IN_DELAY_W",8463],[8,"RX_BCK_OUT_DELAY_R",8463],[8,"RX_BCK_OUT_DELAY_W",8463],[8,"RX_DSYNC_SW_R",8463],[8,"RX_DSYNC_SW_W",8463],[8,"RX_SD_IN_DELAY_R",8463],[8,"RX_SD_IN_DELAY_W",8463],[8,"RX_WS_IN_DELAY_R",8463],[8,"RX_WS_IN_DELAY_W",8463],[8,"RX_WS_OUT_DELAY_R",8463],[8,"RX_WS_OUT_DELAY_W",8463],[8,"TX_BCK_IN_DELAY_R",8463],[8,"TX_BCK_IN_DELAY_W",8463],[8,"TX_BCK_IN_INV_R",8463],[8,"TX_BCK_IN_INV_W",8463],[8,"TX_BCK_OUT_DELAY_R",8463],[8,"TX_BCK_OUT_DELAY_W",8463],[8,"TX_DSYNC_SW_R",8463],[8,"TX_DSYNC_SW_W",8463],[8,"TX_SD_OUT_DELAY_R",8463],[8,"TX_SD_OUT_DELAY_W",8463],[8,"TX_WS_IN_DELAY_R",8463],[8,"TX_WS_IN_DELAY_W",8463],[8,"TX_WS_OUT_DELAY_R",8463],[8,"TX_WS_OUT_DELAY_W",8463],[8,"CLOCK_GATE",8530],[8,"PRO_AES_INTR_MAP",8530],[8,"PRO_APB_ADC_INT_MAP",8530],[8,"PRO_APB_PERI_ERROR_INT_MAP",8530],[8,"PRO_ASSIST_DEBUG_INTR_MAP",8530],[8,"PRO_BB_INT_MAP",8530],[8,"PRO_BT_BB_INT_MAP",8530],[8,"PRO_BT_BB_NMI_MAP",8530],[8,"PRO_BT_MAC_INT_MAP",8530],[8,"PRO_CACHE_IA_INT_MAP",8530],[8,"PRO_CAN_INT_MAP",8530],[8,"PRO_CPU_INTR_FROM_CPU_0_MAP",8530],[8,"PRO_CPU_INTR_FROM_CPU_1_MAP",8530],[8,"PRO_CPU_INTR_FROM_CPU_2_MAP",8530],[8,"PRO_CPU_INTR_FROM_CPU_3_MAP",8530],[8,"PRO_CPU_PERI_ERROR_INT_MAP",8530],[8,"PRO_CRYPTO_DMA_INT_MAP",8530],[8,"PRO_DCACHE_PRELOAD_INT_MAP",8530],[8,"PRO_DCACHE_SYNC_INT_MAP",8530],[8,"PRO_DEDICATED_GPIO_IN_INTR_MAP",8530],[8,"PRO_DMA_COPY_INTR_MAP",8530],[8,"PRO_EFUSE_INT_MAP",8530],[8,"PRO_GPIO_INTERRUPT_APP_MAP",8530],[8,"PRO_GPIO_INTERRUPT_APP_NMI_MAP",8530],[8,"PRO_GPIO_INTERRUPT_PRO_MAP",8530],[8,"PRO_GPIO_INTERRUPT_PRO_NMI_MAP",8530],[8,"PRO_I2C_EXT0_INTR_MAP",8530],[8,"PRO_I2C_EXT1_INTR_MAP",8530],[8,"PRO_I2S0_INT_MAP",8530],[8,"PRO_I2S1_INT_MAP",8530],[8,"PRO_ICACHE_PRELOAD_INT_MAP",8530],[8,"PRO_ICACHE_SYNC_INT_MAP",8530],[8,"PRO_INTR_STATUS_0",8530],[8,"PRO_INTR_STATUS_1",8530],[8,"PRO_INTR_STATUS_2",8530],[8,"PRO_LEDC_INT_MAP",8530],[8,"PRO_MAC_INTR_MAP",8530],[8,"PRO_MAC_NMI_MAP",8530],[8,"PRO_PCNT_INTR_MAP",8530],[8,"PRO_PMS_DMA_APB_I_ILG_INTR_MAP",8530],[8,"PRO_PMS_DMA_RX_I_ILG_INTR_MAP",8530],[8,"PRO_PMS_DMA_TX_I_ILG_INTR_MAP",8530],[8,"PRO_PMS_PRO_AHB_ILG_INTR_MAP",8530],[8,"PRO_PMS_PRO_CACHE_ILG_INTR_MAP",8530],[8,"PRO_PMS_PRO_DPORT_ILG_INTR_MAP",8530],[8,"PRO_PMS_PRO_DRAM0_ILG_INTR_MAP",8530],[8,"PRO_PMS_PRO_IRAM0_ILG_INTR_MAP",8530],[8,"PRO_PWM0_INTR_MAP",8530],[8,"PRO_PWM1_INTR_MAP",8530],[8,"PRO_PWM2_INTR_MAP",8530],[8,"PRO_PWM3_INTR_MAP",8530],[8,"PRO_PWR_INTR_MAP",8530],[8,"PRO_RMT_INTR_MAP",8530],[8,"PRO_RSA_INTR_MAP",8530],[8,"PRO_RTC_CORE_INTR_MAP",8530],[8,"PRO_RWBLE_IRQ_MAP",8530],[8,"PRO_RWBLE_NMI_MAP",8530],[8,"PRO_RWBT_IRQ_MAP",8530],[8,"PRO_RWBT_NMI_MAP",8530],[8,"PRO_SDIO_HOST_INTERRUPT_MAP",8530],[8,"PRO_SHA_INTR_MAP",8530],[8,"PRO_SLC0_INTR_MAP",8530],[8,"PRO_SLC1_INTR_MAP",8530],[8,"PRO_SPI2_DMA_INT_MAP",8530],[8,"PRO_SPI3_DMA_INT_MAP",8530],[8,"PRO_SPI4_DMA_INT_MAP",8530],[8,"PRO_SPI_INTR_1_MAP",8530],[8,"PRO_SPI_INTR_2_MAP",8530],[8,"PRO_SPI_INTR_3_MAP",8530],[8,"PRO_SPI_INTR_4_MAP",8530],[8,"PRO_SPI_MEM_REJECT_INTR_MAP",8530],[8,"PRO_SYSTIMER_TARGET0_INT_MAP",8530],[8,"PRO_SYSTIMER_TARGET1_INT_MAP",8530],[8,"PRO_SYSTIMER_TARGET2_INT_MAP",8530],[8,"PRO_TG1_LACT_EDGE_INT_MAP",8530],[8,"PRO_TG1_LACT_LEVEL_INT_MAP",8530],[8,"PRO_TG1_T0_EDGE_INT_MAP",8530],[8,"PRO_TG1_T0_LEVEL_INT_MAP",8530],[8,"PRO_TG1_T1_EDGE_INT_MAP",8530],[8,"PRO_TG1_T1_LEVEL_INT_MAP",8530],[8,"PRO_TG1_WDT_EDGE_INT_MAP",8530],[8,"PRO_TG1_WDT_LEVEL_INT_MAP",8530],[8,"PRO_TG_LACT_EDGE_INT_MAP",8530],[8,"PRO_TG_LACT_LEVEL_INT_MAP",8530],[8,"PRO_TG_T0_EDGE_INT_MAP",8530],[8,"PRO_TG_T0_LEVEL_INT_MAP",8530],[8,"PRO_TG_T1_EDGE_INT_MAP",8530],[8,"PRO_TG_T1_LEVEL_INT_MAP",8530],[8,"PRO_TG_WDT_EDGE_INT_MAP",8530],[8,"PRO_TG_WDT_LEVEL_INT_MAP",8530],[8,"PRO_TIMER_INT1_MAP",8530],[8,"PRO_TIMER_INT2_MAP",8530],[8,"PRO_UART1_INTR_MAP",8530],[8,"PRO_UART2_INTR_MAP",8530],[8,"PRO_UART_INTR_MAP",8530],[8,"PRO_UHCI0_INTR_MAP",8530],[8,"PRO_UHCI1_INTR_MAP",8530],[8,"PRO_USB_INTR_MAP",8530],[8,"PRO_WDG_INT_MAP",8530],[8,"REG_DATE",8530],[8,"W",8838],[8,"R",8838],[8,"CLK_EN_R",8838],[5,"CLOCK_GATE_SPEC",8838],[8,"CLK_EN_W",8838],[8,"PRO_NMI_MASK_HW_R",8838],[8,"PRO_NMI_MASK_HW_W",8838],[8,"W",8857],[8,"R",8857],[8,"PRO_AES_INTR_MAP_R",8857],[5,"PRO_AES_INTR_MAP_SPEC",8857],[8,"PRO_AES_INTR_MAP_W",8857],[8,"W",8872],[8,"R",8872],[8,"PRO_APB_ADC_INT_MAP_R",8872],[5,"PRO_APB_ADC_INT_MAP_SPEC",8872],[8,"PRO_APB_ADC_INT_MAP_W",8872],[8,"W",8887],[8,"R",8887],[8,"PRO_APB_PERI_ERROR_INT_MAP_R",8887],[5,"PRO_APB_PERI_ERROR_INT_MAP_SPEC",8887],[8,"PRO_APB_PERI_ERROR_INT_MAP_W",8887],[8,"W",8902],[8,"R",8902],[8,"PRO_ASSIST_DEBUG_INTR_MAP_R",8902],[5,"PRO_ASSIST_DEBUG_INTR_MAP_SPEC",8902],[8,"PRO_ASSIST_DEBUG_INTR_MAP_W",8902],[8,"W",8917],[8,"R",8917],[8,"PRO_BB_INT_MAP_R",8917],[5,"PRO_BB_INT_MAP_SPEC",8917],[8,"PRO_BB_INT_MAP_W",8917],[8,"W",8932],[8,"R",8932],[8,"PRO_BT_BB_INT_MAP_R",8932],[5,"PRO_BT_BB_INT_MAP_SPEC",8932],[8,"PRO_BT_BB_INT_MAP_W",8932],[8,"W",8947],[8,"R",8947],[8,"PRO_BT_BB_NMI_MAP_R",8947],[5,"PRO_BT_BB_NMI_MAP_SPEC",8947],[8,"PRO_BT_BB_NMI_MAP_W",8947],[8,"W",8962],[8,"R",8962],[8,"PRO_BT_MAC_INT_MAP_R",8962],[5,"PRO_BT_MAC_INT_MAP_SPEC",8962],[8,"PRO_BT_MAC_INT_MAP_W",8962],[8,"W",8977],[8,"R",8977],[8,"PRO_CACHE_IA_INT_MAP_R",8977],[5,"PRO_CACHE_IA_INT_MAP_SPEC",8977],[8,"PRO_CACHE_IA_INT_MAP_W",8977],[8,"W",8992],[8,"R",8992],[8,"PRO_CAN_INT_MAP_R",8992],[5,"PRO_CAN_INT_MAP_SPEC",8992],[8,"PRO_CAN_INT_MAP_W",8992],[8,"W",9007],[8,"R",9007],[8,"PRO_CPU_INTR_FROM_CPU_0_MAP_R",9007],[5,"PRO_CPU_INTR_FROM_CPU_0_MAP_SPEC",9007],[8,"PRO_CPU_INTR_FROM_CPU_0_MAP_W",9007],[8,"W",9022],[8,"R",9022],[8,"PRO_CPU_INTR_FROM_CPU_1_MAP_R",9022],[5,"PRO_CPU_INTR_FROM_CPU_1_MAP_SPEC",9022],[8,"PRO_CPU_INTR_FROM_CPU_1_MAP_W",9022],[8,"W",9037],[8,"R",9037],[8,"PRO_CPU_INTR_FROM_CPU_2_MAP_R",9037],[5,"PRO_CPU_INTR_FROM_CPU_2_MAP_SPEC",9037],[8,"PRO_CPU_INTR_FROM_CPU_2_MAP_W",9037],[8,"W",9052],[8,"R",9052],[8,"PRO_CPU_INTR_FROM_CPU_3_MAP_R",9052],[5,"PRO_CPU_INTR_FROM_CPU_3_MAP_SPEC",9052],[8,"PRO_CPU_INTR_FROM_CPU_3_MAP_W",9052],[8,"W",9067],[8,"R",9067],[8,"PRO_CPU_PERI_ERROR_INT_MAP_R",9067],[5,"PRO_CPU_PERI_ERROR_INT_MAP_SPEC",9067],[8,"PRO_CPU_PERI_ERROR_INT_MAP_W",9067],[8,"W",9082],[8,"R",9082],[8,"PRO_CRYPTO_DMA_INT_MAP_R",9082],[5,"PRO_CRYPTO_DMA_INT_MAP_SPEC",9082],[8,"PRO_CRYPTO_DMA_INT_MAP_W",9082],[8,"W",9097],[8,"R",9097],[8,"PRO_DCACHE_PRELOAD_INT_MAP_R",9097],[5,"PRO_DCACHE_PRELOAD_INT_MAP_SPEC",9097],[8,"PRO_DCACHE_PRELOAD_INT_MAP_W",9097],[8,"W",9112],[8,"R",9112],[8,"PRO_DCACHE_SYNC_INT_MAP_R",9112],[5,"PRO_DCACHE_SYNC_INT_MAP_SPEC",9112],[8,"PRO_DCACHE_SYNC_INT_MAP_W",9112],[8,"W",9127],[8,"R",9127],[8,"PRO_DEDICATED_GPIO_IN_INTR_MAP_R",9127],[5,"PRO_DEDICATED_GPIO_IN_INTR_MAP_SPEC",9127],[8,"PRO_DEDICATED_GPIO_IN_INTR_MAP_W",9127],[8,"W",9142],[8,"R",9142],[8,"PRO_DMA_COPY_INTR_MAP_R",9142],[5,"PRO_DMA_COPY_INTR_MAP_SPEC",9142],[8,"PRO_DMA_COPY_INTR_MAP_W",9142],[8,"W",9157],[8,"R",9157],[8,"PRO_EFUSE_INT_MAP_R",9157],[5,"PRO_EFUSE_INT_MAP_SPEC",9157],[8,"PRO_EFUSE_INT_MAP_W",9157],[8,"W",9172],[8,"R",9172],[8,"PRO_GPIO_INTERRUPT_APP_MAP_R",9172],[5,"PRO_GPIO_INTERRUPT_APP_MAP_SPEC",9172],[8,"PRO_GPIO_INTERRUPT_APP_MAP_W",9172],[8,"W",9187],[8,"R",9187],[8,"PRO_GPIO_INTERRUPT_APP_NMI_MAP_R",9187],[5,"PRO_GPIO_INTERRUPT_APP_NMI_MAP_SPEC",9187],[8,"PRO_GPIO_INTERRUPT_APP_NMI_MAP_W",9187],[8,"W",9202],[8,"R",9202],[8,"PRO_GPIO_INTERRUPT_PRO_MAP_R",9202],[5,"PRO_GPIO_INTERRUPT_PRO_MAP_SPEC",9202],[8,"PRO_GPIO_INTERRUPT_PRO_MAP_W",9202],[8,"W",9217],[8,"R",9217],[8,"PRO_GPIO_INTERRUPT_PRO_NMI_MAP_R",9217],[5,"PRO_GPIO_INTERRUPT_PRO_NMI_MAP_SPEC",9217],[8,"PRO_GPIO_INTERRUPT_PRO_NMI_MAP_W",9217],[8,"W",9232],[8,"R",9232],[8,"PRO_I2C_EXT0_INTR_MAP_R",9232],[5,"PRO_I2C_EXT0_INTR_MAP_SPEC",9232],[8,"PRO_I2C_EXT0_INTR_MAP_W",9232],[8,"W",9247],[8,"R",9247],[8,"PRO_I2C_EXT1_INTR_MAP_R",9247],[5,"PRO_I2C_EXT1_INTR_MAP_SPEC",9247],[8,"PRO_I2C_EXT1_INTR_MAP_W",9247],[8,"W",9262],[8,"R",9262],[8,"PRO_I2S0_INT_MAP_R",9262],[5,"PRO_I2S0_INT_MAP_SPEC",9262],[8,"PRO_I2S0_INT_MAP_W",9262],[8,"W",9277],[8,"R",9277],[8,"PRO_I2S1_INT_MAP_R",9277],[5,"PRO_I2S1_INT_MAP_SPEC",9277],[8,"PRO_I2S1_INT_MAP_W",9277],[8,"W",9292],[8,"R",9292],[8,"PRO_ICACHE_PRELOAD_INT_MAP_R",9292],[5,"PRO_ICACHE_PRELOAD_INT_MAP_SPEC",9292],[8,"PRO_ICACHE_PRELOAD_INT_MAP_W",9292],[8,"W",9307],[8,"R",9307],[8,"PRO_ICACHE_SYNC_INT_MAP_R",9307],[5,"PRO_ICACHE_SYNC_INT_MAP_SPEC",9307],[8,"PRO_ICACHE_SYNC_INT_MAP_W",9307],[8,"R",9322],[8,"PRO_INTR_STATUS_0_R",9322],[8,"R",9333],[8,"PRO_INTR_STATUS_1_R",9333],[8,"R",9344],[8,"PRO_INTR_STATUS_2_R",9344],[8,"W",9355],[8,"R",9355],[8,"PRO_LEDC_INT_MAP_R",9355],[5,"PRO_LEDC_INT_MAP_SPEC",9355],[8,"PRO_LEDC_INT_MAP_W",9355],[8,"W",9370],[8,"R",9370],[8,"PRO_MAC_INTR_MAP_R",9370],[5,"PRO_MAC_INTR_MAP_SPEC",9370],[8,"PRO_MAC_INTR_MAP_W",9370],[8,"W",9385],[8,"R",9385],[8,"PRO_MAC_NMI_MAP_R",9385],[5,"PRO_MAC_NMI_MAP_SPEC",9385],[8,"PRO_MAC_NMI_MAP_W",9385],[8,"W",9400],[8,"R",9400],[8,"PRO_PCNT_INTR_MAP_R",9400],[5,"PRO_PCNT_INTR_MAP_SPEC",9400],[8,"PRO_PCNT_INTR_MAP_W",9400],[8,"W",9415],[8,"R",9415],[8,"PRO_PMS_DMA_APB_I_ILG_INTR_MAP_R",9415],[5,"PRO_PMS_DMA_APB_I_ILG_INTR_MAP_SPEC",9415],[8,"PRO_PMS_DMA_APB_I_ILG_INTR_MAP_W",9415],[8,"W",9430],[8,"R",9430],[8,"PRO_PMS_DMA_RX_I_ILG_INTR_MAP_R",9430],[5,"PRO_PMS_DMA_RX_I_ILG_INTR_MAP_SPEC",9430],[8,"PRO_PMS_DMA_RX_I_ILG_INTR_MAP_W",9430],[8,"W",9445],[8,"R",9445],[8,"PRO_PMS_DMA_TX_I_ILG_INTR_MAP_R",9445],[5,"PRO_PMS_DMA_TX_I_ILG_INTR_MAP_SPEC",9445],[8,"PRO_PMS_DMA_TX_I_ILG_INTR_MAP_W",9445],[8,"W",9460],[8,"R",9460],[8,"PRO_PMS_PRO_AHB_ILG_INTR_MAP_R",9460],[5,"PRO_PMS_PRO_AHB_ILG_INTR_MAP_SPEC",9460],[8,"PRO_PMS_PRO_AHB_ILG_INTR_MAP_W",9460],[8,"W",9475],[8,"R",9475],[8,"PRO_PMS_PRO_CACHE_ILG_INTR_MAP_R",9475],[5,"PRO_PMS_PRO_CACHE_ILG_INTR_MAP_SPEC",9475],[8,"PRO_PMS_PRO_CACHE_ILG_INTR_MAP_W",9475],[8,"W",9490],[8,"R",9490],[8,"PRO_PMS_PRO_DPORT_ILG_INTR_MAP_R",9490],[5,"PRO_PMS_PRO_DPORT_ILG_INTR_MAP_SPEC",9490],[8,"PRO_PMS_PRO_DPORT_ILG_INTR_MAP_W",9490],[8,"W",9505],[8,"R",9505],[8,"PRO_PMS_PRO_DRAM0_ILG_INTR_MAP_R",9505],[5,"PRO_PMS_PRO_DRAM0_ILG_INTR_MAP_SPEC",9505],[8,"PRO_PMS_PRO_DRAM0_ILG_INTR_MAP_W",9505],[8,"W",9520],[8,"R",9520],[8,"PRO_PMS_PRO_IRAM0_ILG_INTR_MAP_R",9520],[5,"PRO_PMS_PRO_IRAM0_ILG_INTR_MAP_SPEC",9520],[8,"PRO_PMS_PRO_IRAM0_ILG_INTR_MAP_W",9520],[8,"W",9535],[8,"R",9535],[8,"PRO_PWM0_INTR_MAP_R",9535],[5,"PRO_PWM0_INTR_MAP_SPEC",9535],[8,"PRO_PWM0_INTR_MAP_W",9535],[8,"W",9550],[8,"R",9550],[8,"PRO_PWM1_INTR_MAP_R",9550],[5,"PRO_PWM1_INTR_MAP_SPEC",9550],[8,"PRO_PWM1_INTR_MAP_W",9550],[8,"W",9565],[8,"R",9565],[8,"PRO_PWM2_INTR_MAP_R",9565],[5,"PRO_PWM2_INTR_MAP_SPEC",9565],[8,"PRO_PWM2_INTR_MAP_W",9565],[8,"W",9580],[8,"R",9580],[8,"PRO_PWM3_INTR_MAP_R",9580],[5,"PRO_PWM3_INTR_MAP_SPEC",9580],[8,"PRO_PWM3_INTR_MAP_W",9580],[8,"W",9595],[8,"R",9595],[8,"PRO_PWR_INTR_MAP_R",9595],[5,"PRO_PWR_INTR_MAP_SPEC",9595],[8,"PRO_PWR_INTR_MAP_W",9595],[8,"W",9610],[8,"R",9610],[8,"PRO_RMT_INTR_MAP_R",9610],[5,"PRO_RMT_INTR_MAP_SPEC",9610],[8,"PRO_RMT_INTR_MAP_W",9610],[8,"W",9625],[8,"R",9625],[8,"PRO_RSA_INTR_MAP_R",9625],[5,"PRO_RSA_INTR_MAP_SPEC",9625],[8,"PRO_RSA_INTR_MAP_W",9625],[8,"W",9640],[8,"R",9640],[8,"PRO_RTC_CORE_INTR_MAP_R",9640],[5,"PRO_RTC_CORE_INTR_MAP_SPEC",9640],[8,"PRO_RTC_CORE_INTR_MAP_W",9640],[8,"W",9655],[8,"R",9655],[8,"PRO_RWBLE_IRQ_MAP_R",9655],[5,"PRO_RWBLE_IRQ_MAP_SPEC",9655],[8,"PRO_RWBLE_IRQ_MAP_W",9655],[8,"W",9670],[8,"R",9670],[8,"PRO_RWBLE_NMI_MAP_R",9670],[5,"PRO_RWBLE_NMI_MAP_SPEC",9670],[8,"PRO_RWBLE_NMI_MAP_W",9670],[8,"W",9685],[8,"R",9685],[8,"PRO_RWBT_IRQ_MAP_R",9685],[5,"PRO_RWBT_IRQ_MAP_SPEC",9685],[8,"PRO_RWBT_IRQ_MAP_W",9685],[8,"W",9700],[8,"R",9700],[8,"PRO_RWBT_NMI_MAP_R",9700],[5,"PRO_RWBT_NMI_MAP_SPEC",9700],[8,"PRO_RWBT_NMI_MAP_W",9700],[8,"W",9715],[8,"R",9715],[8,"PRO_SDIO_HOST_INTERRUPT_MAP_R",9715],[5,"PRO_SDIO_HOST_INTERRUPT_MAP_SPEC",9715],[8,"PRO_SDIO_HOST_INTERRUPT_MAP_W",9715],[8,"W",9730],[8,"R",9730],[8,"PRO_SHA_INTR_MAP_R",9730],[5,"PRO_SHA_INTR_MAP_SPEC",9730],[8,"PRO_SHA_INTR_MAP_W",9730],[8,"W",9745],[8,"R",9745],[8,"PRO_SLC0_INTR_MAP_R",9745],[5,"PRO_SLC0_INTR_MAP_SPEC",9745],[8,"PRO_SLC0_INTR_MAP_W",9745],[8,"W",9760],[8,"R",9760],[8,"PRO_SLC1_INTR_MAP_R",9760],[5,"PRO_SLC1_INTR_MAP_SPEC",9760],[8,"PRO_SLC1_INTR_MAP_W",9760],[8,"W",9775],[8,"R",9775],[8,"PRO_SPI2_DMA_INT_MAP_R",9775],[5,"PRO_SPI2_DMA_INT_MAP_SPEC",9775],[8,"PRO_SPI2_DMA_INT_MAP_W",9775],[8,"W",9790],[8,"R",9790],[8,"PRO_SPI3_DMA_INT_MAP_R",9790],[5,"PRO_SPI3_DMA_INT_MAP_SPEC",9790],[8,"PRO_SPI3_DMA_INT_MAP_W",9790],[8,"W",9805],[8,"R",9805],[8,"PRO_SPI4_DMA_INT_MAP_R",9805],[5,"PRO_SPI4_DMA_INT_MAP_SPEC",9805],[8,"PRO_SPI4_DMA_INT_MAP_W",9805],[8,"W",9820],[8,"R",9820],[8,"PRO_SPI_INTR_1_MAP_R",9820],[5,"PRO_SPI_INTR_1_MAP_SPEC",9820],[8,"PRO_SPI_INTR_1_MAP_W",9820],[8,"W",9835],[8,"R",9835],[8,"PRO_SPI_INTR_2_MAP_R",9835],[5,"PRO_SPI_INTR_2_MAP_SPEC",9835],[8,"PRO_SPI_INTR_2_MAP_W",9835],[8,"W",9850],[8,"R",9850],[8,"PRO_SPI_INTR_3_MAP_R",9850],[5,"PRO_SPI_INTR_3_MAP_SPEC",9850],[8,"PRO_SPI_INTR_3_MAP_W",9850],[8,"W",9865],[8,"R",9865],[8,"PRO_SPI_INTR_4_MAP_R",9865],[5,"PRO_SPI_INTR_4_MAP_SPEC",9865],[8,"PRO_SPI_INTR_4_MAP_W",9865],[8,"W",9880],[8,"R",9880],[8,"PRO_SPI_MEM_REJECT_INTR_MAP_R",9880],[5,"PRO_SPI_MEM_REJECT_INTR_MAP_SPEC",9880],[8,"PRO_SPI_MEM_REJECT_INTR_MAP_W",9880],[8,"W",9895],[8,"R",9895],[8,"PRO_SYSTIMER_TARGET0_INT_MAP_R",9895],[5,"PRO_SYSTIMER_TARGET0_INT_MAP_SPEC",9895],[8,"PRO_SYSTIMER_TARGET0_INT_MAP_W",9895],[8,"W",9910],[8,"R",9910],[8,"PRO_SYSTIMER_TARGET1_INT_MAP_R",9910],[5,"PRO_SYSTIMER_TARGET1_INT_MAP_SPEC",9910],[8,"PRO_SYSTIMER_TARGET1_INT_MAP_W",9910],[8,"W",9925],[8,"R",9925],[8,"PRO_SYSTIMER_TARGET2_INT_MAP_R",9925],[5,"PRO_SYSTIMER_TARGET2_INT_MAP_SPEC",9925],[8,"PRO_SYSTIMER_TARGET2_INT_MAP_W",9925],[8,"W",9940],[8,"R",9940],[8,"PRO_TG1_LACT_EDGE_INT_MAP_R",9940],[5,"PRO_TG1_LACT_EDGE_INT_MAP_SPEC",9940],[8,"PRO_TG1_LACT_EDGE_INT_MAP_W",9940],[8,"W",9955],[8,"R",9955],[8,"PRO_TG1_LACT_LEVEL_INT_MAP_R",9955],[5,"PRO_TG1_LACT_LEVEL_INT_MAP_SPEC",9955],[8,"PRO_TG1_LACT_LEVEL_INT_MAP_W",9955],[8,"W",9970],[8,"R",9970],[8,"PRO_TG1_T0_EDGE_INT_MAP_R",9970],[5,"PRO_TG1_T0_EDGE_INT_MAP_SPEC",9970],[8,"PRO_TG1_T0_EDGE_INT_MAP_W",9970],[8,"W",9985],[8,"R",9985],[8,"PRO_TG1_T0_LEVEL_INT_MAP_R",9985],[5,"PRO_TG1_T0_LEVEL_INT_MAP_SPEC",9985],[8,"PRO_TG1_T0_LEVEL_INT_MAP_W",9985],[8,"W",10000],[8,"R",10000],[8,"PRO_TG1_T1_EDGE_INT_MAP_R",10000],[5,"PRO_TG1_T1_EDGE_INT_MAP_SPEC",10000],[8,"PRO_TG1_T1_EDGE_INT_MAP_W",10000],[8,"W",10015],[8,"R",10015],[8,"PRO_TG1_T1_LEVEL_INT_MAP_R",10015],[5,"PRO_TG1_T1_LEVEL_INT_MAP_SPEC",10015],[8,"PRO_TG1_T1_LEVEL_INT_MAP_W",10015],[8,"W",10030],[8,"R",10030],[8,"PRO_TG1_WDT_EDGE_INT_MAP_R",10030],[5,"PRO_TG1_WDT_EDGE_INT_MAP_SPEC",10030],[8,"PRO_TG1_WDT_EDGE_INT_MAP_W",10030],[8,"W",10045],[8,"R",10045],[8,"PRO_TG1_WDT_LEVEL_INT_MAP_R",10045],[5,"PRO_TG1_WDT_LEVEL_INT_MAP_SPEC",10045],[8,"PRO_TG1_WDT_LEVEL_INT_MAP_W",10045],[8,"W",10060],[8,"R",10060],[8,"PRO_TG_LACT_EDGE_INT_MAP_R",10060],[5,"PRO_TG_LACT_EDGE_INT_MAP_SPEC",10060],[8,"PRO_TG_LACT_EDGE_INT_MAP_W",10060],[8,"W",10075],[8,"R",10075],[8,"PRO_TG_LACT_LEVEL_INT_MAP_R",10075],[5,"PRO_TG_LACT_LEVEL_INT_MAP_SPEC",10075],[8,"PRO_TG_LACT_LEVEL_INT_MAP_W",10075],[8,"W",10090],[8,"R",10090],[8,"PRO_TG_T0_EDGE_INT_MAP_R",10090],[5,"PRO_TG_T0_EDGE_INT_MAP_SPEC",10090],[8,"PRO_TG_T0_EDGE_INT_MAP_W",10090],[8,"W",10105],[8,"R",10105],[8,"PRO_TG_T0_LEVEL_INT_MAP_R",10105],[5,"PRO_TG_T0_LEVEL_INT_MAP_SPEC",10105],[8,"PRO_TG_T0_LEVEL_INT_MAP_W",10105],[8,"W",10120],[8,"R",10120],[8,"PRO_TG_T1_EDGE_INT_MAP_R",10120],[5,"PRO_TG_T1_EDGE_INT_MAP_SPEC",10120],[8,"PRO_TG_T1_EDGE_INT_MAP_W",10120],[8,"W",10135],[8,"R",10135],[8,"PRO_TG_T1_LEVEL_INT_MAP_R",10135],[5,"PRO_TG_T1_LEVEL_INT_MAP_SPEC",10135],[8,"PRO_TG_T1_LEVEL_INT_MAP_W",10135],[8,"W",10150],[8,"R",10150],[8,"PRO_TG_WDT_EDGE_INT_MAP_R",10150],[5,"PRO_TG_WDT_EDGE_INT_MAP_SPEC",10150],[8,"PRO_TG_WDT_EDGE_INT_MAP_W",10150],[8,"W",10165],[8,"R",10165],[8,"PRO_TG_WDT_LEVEL_INT_MAP_R",10165],[5,"PRO_TG_WDT_LEVEL_INT_MAP_SPEC",10165],[8,"PRO_TG_WDT_LEVEL_INT_MAP_W",10165],[8,"W",10180],[8,"R",10180],[8,"PRO_TIMER_INT1_MAP_R",10180],[5,"PRO_TIMER_INT1_MAP_SPEC",10180],[8,"PRO_TIMER_INT1_MAP_W",10180],[8,"W",10195],[8,"R",10195],[8,"PRO_TIMER_INT2_MAP_R",10195],[5,"PRO_TIMER_INT2_MAP_SPEC",10195],[8,"PRO_TIMER_INT2_MAP_W",10195],[8,"W",10210],[8,"R",10210],[8,"PRO_UART1_INTR_MAP_R",10210],[5,"PRO_UART1_INTR_MAP_SPEC",10210],[8,"PRO_UART1_INTR_MAP_W",10210],[8,"W",10225],[8,"R",10225],[8,"PRO_UART2_INTR_MAP_R",10225],[5,"PRO_UART2_INTR_MAP_SPEC",10225],[8,"PRO_UART2_INTR_MAP_W",10225],[8,"W",10240],[8,"R",10240],[8,"PRO_UART_INTR_MAP_R",10240],[5,"PRO_UART_INTR_MAP_SPEC",10240],[8,"PRO_UART_INTR_MAP_W",10240],[8,"W",10255],[8,"R",10255],[8,"PRO_UHCI0_INTR_MAP_R",10255],[5,"PRO_UHCI0_INTR_MAP_SPEC",10255],[8,"PRO_UHCI0_INTR_MAP_W",10255],[8,"W",10270],[8,"R",10270],[8,"PRO_UHCI1_INTR_MAP_R",10270],[5,"PRO_UHCI1_INTR_MAP_SPEC",10270],[8,"PRO_UHCI1_INTR_MAP_W",10270],[8,"W",10285],[8,"R",10285],[8,"PRO_USB_INTR_MAP_R",10285],[5,"PRO_USB_INTR_MAP_SPEC",10285],[8,"PRO_USB_INTR_MAP_W",10285],[8,"W",10300],[8,"R",10300],[8,"PRO_WDG_INT_MAP_R",10300],[5,"PRO_WDG_INT_MAP_SPEC",10300],[8,"PRO_WDG_INT_MAP_W",10300],[8,"W",10315],[8,"R",10315],[8,"INTERRUPT_REG_DATE_R",10315],[5,"REG_DATE_SPEC",10315],[8,"INTERRUPT_REG_DATE_W",10315],[8,"DATE",10330],[8,"GPIO0",10330],[8,"GPIO1",10330],[8,"GPIO10",10330],[8,"GPIO11",10330],[8,"GPIO12",10330],[8,"GPIO13",10330],[8,"GPIO14",10330],[8,"GPIO15",10330],[8,"GPIO16",10330],[8,"GPIO17",10330],[8,"GPIO18",10330],[8,"GPIO19",10330],[8,"GPIO2",10330],[8,"GPIO20",10330],[8,"GPIO21",10330],[8,"GPIO26",10330],[8,"GPIO27",10330],[8,"GPIO28",10330],[8,"GPIO29",10330],[8,"GPIO3",10330],[8,"GPIO30",10330],[8,"GPIO31",10330],[8,"GPIO32",10330],[8,"GPIO33",10330],[8,"GPIO34",10330],[8,"GPIO35",10330],[8,"GPIO36",10330],[8,"GPIO37",10330],[8,"GPIO38",10330],[8,"GPIO39",10330],[8,"GPIO4",10330],[8,"GPIO40",10330],[8,"GPIO41",10330],[8,"GPIO42",10330],[8,"GPIO43",10330],[8,"GPIO44",10330],[8,"GPIO45",10330],[8,"GPIO46",10330],[8,"GPIO5",10330],[8,"GPIO6",10330],[8,"GPIO7",10330],[8,"GPIO8",10330],[8,"GPIO9",10330],[8,"PIN_CTRL",10330],[8,"W",10473],[8,"R",10473],[8,"VERSION_R",10473],[5,"DATE_SPEC",10473],[8,"VERSION_W",10473],[8,"W",10488],[8,"R",10488],[8,"FILTER_EN_R",10488],[5,"GPIO0_SPEC",10488],[8,"FILTER_EN_W",10488],[8,"FUN_DRV_R",10488],[8,"FUN_DRV_W",10488],[8,"FUN_IE_R",10488],[8,"FUN_IE_W",10488],[8,"FUN_WPD_R",10488],[8,"FUN_WPD_W",10488],[8,"FUN_WPU_R",10488],[8,"FUN_WPU_W",10488],[8,"MCU_IE_R",10488],[8,"MCU_IE_W",10488],[8,"MCU_OE_R",10488],[8,"MCU_OE_W",10488],[8,"MCU_SEL_R",10488],[8,"MCU_SEL_W",10488],[8,"MCU_WPD_R",10488],[8,"MCU_WPD_W",10488],[8,"MCU_WPU_R",10488],[8,"MCU_WPU_W",10488],[8,"SLP_SEL_R",10488],[8,"SLP_SEL_W",10488],[8,"W",10543],[8,"R",10543],[8,"FILTER_EN_R",10543],[5,"GPIO1_SPEC",10543],[8,"FILTER_EN_W",10543],[8,"FUN_DRV_R",10543],[8,"FUN_DRV_W",10543],[8,"FUN_IE_R",10543],[8,"FUN_IE_W",10543],[8,"FUN_WPD_R",10543],[8,"FUN_WPD_W",10543],[8,"FUN_WPU_R",10543],[8,"FUN_WPU_W",10543],[8,"MCU_IE_R",10543],[8,"MCU_IE_W",10543],[8,"MCU_OE_R",10543],[8,"MCU_OE_W",10543],[8,"MCU_SEL_R",10543],[8,"MCU_SEL_W",10543],[8,"MCU_WPD_R",10543],[8,"MCU_WPD_W",10543],[8,"MCU_WPU_R",10543],[8,"MCU_WPU_W",10543],[8,"SLP_SEL_R",10543],[8,"SLP_SEL_W",10543],[8,"W",10598],[8,"R",10598],[8,"FILTER_EN_R",10598],[5,"GPIO10_SPEC",10598],[8,"FILTER_EN_W",10598],[8,"FUN_DRV_R",10598],[8,"FUN_DRV_W",10598],[8,"FUN_IE_R",10598],[8,"FUN_IE_W",10598],[8,"FUN_WPD_R",10598],[8,"FUN_WPD_W",10598],[8,"FUN_WPU_R",10598],[8,"FUN_WPU_W",10598],[8,"MCU_IE_R",10598],[8,"MCU_IE_W",10598],[8,"MCU_OE_R",10598],[8,"MCU_OE_W",10598],[8,"MCU_SEL_R",10598],[8,"MCU_SEL_W",10598],[8,"MCU_WPD_R",10598],[8,"MCU_WPD_W",10598],[8,"MCU_WPU_R",10598],[8,"MCU_WPU_W",10598],[8,"SLP_SEL_R",10598],[8,"SLP_SEL_W",10598],[8,"W",10653],[8,"R",10653],[8,"FILTER_EN_R",10653],[5,"GPIO11_SPEC",10653],[8,"FILTER_EN_W",10653],[8,"FUN_DRV_R",10653],[8,"FUN_DRV_W",10653],[8,"FUN_IE_R",10653],[8,"FUN_IE_W",10653],[8,"FUN_WPD_R",10653],[8,"FUN_WPD_W",10653],[8,"FUN_WPU_R",10653],[8,"FUN_WPU_W",10653],[8,"MCU_IE_R",10653],[8,"MCU_IE_W",10653],[8,"MCU_OE_R",10653],[8,"MCU_OE_W",10653],[8,"MCU_SEL_R",10653],[8,"MCU_SEL_W",10653],[8,"MCU_WPD_R",10653],[8,"MCU_WPD_W",10653],[8,"MCU_WPU_R",10653],[8,"MCU_WPU_W",10653],[8,"SLP_SEL_R",10653],[8,"SLP_SEL_W",10653],[8,"W",10708],[8,"R",10708],[8,"FILTER_EN_R",10708],[5,"GPIO12_SPEC",10708],[8,"FILTER_EN_W",10708],[8,"FUN_DRV_R",10708],[8,"FUN_DRV_W",10708],[8,"FUN_IE_R",10708],[8,"FUN_IE_W",10708],[8,"FUN_WPD_R",10708],[8,"FUN_WPD_W",10708],[8,"FUN_WPU_R",10708],[8,"FUN_WPU_W",10708],[8,"MCU_IE_R",10708],[8,"MCU_IE_W",10708],[8,"MCU_OE_R",10708],[8,"MCU_OE_W",10708],[8,"MCU_SEL_R",10708],[8,"MCU_SEL_W",10708],[8,"MCU_WPD_R",10708],[8,"MCU_WPD_W",10708],[8,"MCU_WPU_R",10708],[8,"MCU_WPU_W",10708],[8,"SLP_SEL_R",10708],[8,"SLP_SEL_W",10708],[8,"W",10763],[8,"R",10763],[8,"FILTER_EN_R",10763],[5,"GPIO13_SPEC",10763],[8,"FILTER_EN_W",10763],[8,"FUN_DRV_R",10763],[8,"FUN_DRV_W",10763],[8,"FUN_IE_R",10763],[8,"FUN_IE_W",10763],[8,"FUN_WPD_R",10763],[8,"FUN_WPD_W",10763],[8,"FUN_WPU_R",10763],[8,"FUN_WPU_W",10763],[8,"MCU_IE_R",10763],[8,"MCU_IE_W",10763],[8,"MCU_OE_R",10763],[8,"MCU_OE_W",10763],[8,"MCU_SEL_R",10763],[8,"MCU_SEL_W",10763],[8,"MCU_WPD_R",10763],[8,"MCU_WPD_W",10763],[8,"MCU_WPU_R",10763],[8,"MCU_WPU_W",10763],[8,"SLP_SEL_R",10763],[8,"SLP_SEL_W",10763],[8,"W",10818],[8,"R",10818],[8,"FILTER_EN_R",10818],[5,"GPIO14_SPEC",10818],[8,"FILTER_EN_W",10818],[8,"FUN_DRV_R",10818],[8,"FUN_DRV_W",10818],[8,"FUN_IE_R",10818],[8,"FUN_IE_W",10818],[8,"FUN_WPD_R",10818],[8,"FUN_WPD_W",10818],[8,"FUN_WPU_R",10818],[8,"FUN_WPU_W",10818],[8,"MCU_IE_R",10818],[8,"MCU_IE_W",10818],[8,"MCU_OE_R",10818],[8,"MCU_OE_W",10818],[8,"MCU_SEL_R",10818],[8,"MCU_SEL_W",10818],[8,"MCU_WPD_R",10818],[8,"MCU_WPD_W",10818],[8,"MCU_WPU_R",10818],[8,"MCU_WPU_W",10818],[8,"SLP_SEL_R",10818],[8,"SLP_SEL_W",10818],[8,"W",10873],[8,"R",10873],[8,"FILTER_EN_R",10873],[5,"GPIO15_SPEC",10873],[8,"FILTER_EN_W",10873],[8,"FUN_DRV_R",10873],[8,"FUN_DRV_W",10873],[8,"FUN_IE_R",10873],[8,"FUN_IE_W",10873],[8,"FUN_WPD_R",10873],[8,"FUN_WPD_W",10873],[8,"FUN_WPU_R",10873],[8,"FUN_WPU_W",10873],[8,"MCU_IE_R",10873],[8,"MCU_IE_W",10873],[8,"MCU_OE_R",10873],[8,"MCU_OE_W",10873],[8,"MCU_SEL_R",10873],[8,"MCU_SEL_W",10873],[8,"MCU_WPD_R",10873],[8,"MCU_WPD_W",10873],[8,"MCU_WPU_R",10873],[8,"MCU_WPU_W",10873],[8,"SLP_SEL_R",10873],[8,"SLP_SEL_W",10873],[8,"W",10928],[8,"R",10928],[8,"FILTER_EN_R",10928],[5,"GPIO16_SPEC",10928],[8,"FILTER_EN_W",10928],[8,"FUN_DRV_R",10928],[8,"FUN_DRV_W",10928],[8,"FUN_IE_R",10928],[8,"FUN_IE_W",10928],[8,"FUN_WPD_R",10928],[8,"FUN_WPD_W",10928],[8,"FUN_WPU_R",10928],[8,"FUN_WPU_W",10928],[8,"MCU_IE_R",10928],[8,"MCU_IE_W",10928],[8,"MCU_OE_R",10928],[8,"MCU_OE_W",10928],[8,"MCU_SEL_R",10928],[8,"MCU_SEL_W",10928],[8,"MCU_WPD_R",10928],[8,"MCU_WPD_W",10928],[8,"MCU_WPU_R",10928],[8,"MCU_WPU_W",10928],[8,"SLP_SEL_R",10928],[8,"SLP_SEL_W",10928],[8,"W",10983],[8,"R",10983],[8,"FILTER_EN_R",10983],[5,"GPIO17_SPEC",10983],[8,"FILTER_EN_W",10983],[8,"FUN_DRV_R",10983],[8,"FUN_DRV_W",10983],[8,"FUN_IE_R",10983],[8,"FUN_IE_W",10983],[8,"FUN_WPD_R",10983],[8,"FUN_WPD_W",10983],[8,"FUN_WPU_R",10983],[8,"FUN_WPU_W",10983],[8,"MCU_IE_R",10983],[8,"MCU_IE_W",10983],[8,"MCU_OE_R",10983],[8,"MCU_OE_W",10983],[8,"MCU_SEL_R",10983],[8,"MCU_SEL_W",10983],[8,"MCU_WPD_R",10983],[8,"MCU_WPD_W",10983],[8,"MCU_WPU_R",10983],[8,"MCU_WPU_W",10983],[8,"SLP_SEL_R",10983],[8,"SLP_SEL_W",10983],[8,"W",11038],[8,"R",11038],[8,"FILTER_EN_R",11038],[5,"GPIO18_SPEC",11038],[8,"FILTER_EN_W",11038],[8,"FUN_DRV_R",11038],[8,"FUN_DRV_W",11038],[8,"FUN_IE_R",11038],[8,"FUN_IE_W",11038],[8,"FUN_WPD_R",11038],[8,"FUN_WPD_W",11038],[8,"FUN_WPU_R",11038],[8,"FUN_WPU_W",11038],[8,"MCU_IE_R",11038],[8,"MCU_IE_W",11038],[8,"MCU_OE_R",11038],[8,"MCU_OE_W",11038],[8,"MCU_SEL_R",11038],[8,"MCU_SEL_W",11038],[8,"MCU_WPD_R",11038],[8,"MCU_WPD_W",11038],[8,"MCU_WPU_R",11038],[8,"MCU_WPU_W",11038],[8,"SLP_SEL_R",11038],[8,"SLP_SEL_W",11038],[8,"W",11093],[8,"R",11093],[8,"FILTER_EN_R",11093],[5,"GPIO19_SPEC",11093],[8,"FILTER_EN_W",11093],[8,"FUN_DRV_R",11093],[8,"FUN_DRV_W",11093],[8,"FUN_IE_R",11093],[8,"FUN_IE_W",11093],[8,"FUN_WPD_R",11093],[8,"FUN_WPD_W",11093],[8,"FUN_WPU_R",11093],[8,"FUN_WPU_W",11093],[8,"MCU_IE_R",11093],[8,"MCU_IE_W",11093],[8,"MCU_OE_R",11093],[8,"MCU_OE_W",11093],[8,"MCU_SEL_R",11093],[8,"MCU_SEL_W",11093],[8,"MCU_WPD_R",11093],[8,"MCU_WPD_W",11093],[8,"MCU_WPU_R",11093],[8,"MCU_WPU_W",11093],[8,"SLP_SEL_R",11093],[8,"SLP_SEL_W",11093],[8,"W",11148],[8,"R",11148],[8,"FILTER_EN_R",11148],[5,"GPIO2_SPEC",11148],[8,"FILTER_EN_W",11148],[8,"FUN_DRV_R",11148],[8,"FUN_DRV_W",11148],[8,"FUN_IE_R",11148],[8,"FUN_IE_W",11148],[8,"FUN_WPD_R",11148],[8,"FUN_WPD_W",11148],[8,"FUN_WPU_R",11148],[8,"FUN_WPU_W",11148],[8,"MCU_IE_R",11148],[8,"MCU_IE_W",11148],[8,"MCU_OE_R",11148],[8,"MCU_OE_W",11148],[8,"MCU_SEL_R",11148],[8,"MCU_SEL_W",11148],[8,"MCU_WPD_R",11148],[8,"MCU_WPD_W",11148],[8,"MCU_WPU_R",11148],[8,"MCU_WPU_W",11148],[8,"SLP_SEL_R",11148],[8,"SLP_SEL_W",11148],[8,"W",11203],[8,"R",11203],[8,"FILTER_EN_R",11203],[5,"GPIO20_SPEC",11203],[8,"FILTER_EN_W",11203],[8,"FUN_DRV_R",11203],[8,"FUN_DRV_W",11203],[8,"FUN_IE_R",11203],[8,"FUN_IE_W",11203],[8,"FUN_WPD_R",11203],[8,"FUN_WPD_W",11203],[8,"FUN_WPU_R",11203],[8,"FUN_WPU_W",11203],[8,"MCU_IE_R",11203],[8,"MCU_IE_W",11203],[8,"MCU_OE_R",11203],[8,"MCU_OE_W",11203],[8,"MCU_SEL_R",11203],[8,"MCU_SEL_W",11203],[8,"MCU_WPD_R",11203],[8,"MCU_WPD_W",11203],[8,"MCU_WPU_R",11203],[8,"MCU_WPU_W",11203],[8,"SLP_SEL_R",11203],[8,"SLP_SEL_W",11203],[8,"W",11258],[8,"R",11258],[8,"FILTER_EN_R",11258],[5,"GPIO21_SPEC",11258],[8,"FILTER_EN_W",11258],[8,"FUN_DRV_R",11258],[8,"FUN_DRV_W",11258],[8,"FUN_IE_R",11258],[8,"FUN_IE_W",11258],[8,"FUN_WPD_R",11258],[8,"FUN_WPD_W",11258],[8,"FUN_WPU_R",11258],[8,"FUN_WPU_W",11258],[8,"MCU_IE_R",11258],[8,"MCU_IE_W",11258],[8,"MCU_OE_R",11258],[8,"MCU_OE_W",11258],[8,"MCU_SEL_R",11258],[8,"MCU_SEL_W",11258],[8,"MCU_WPD_R",11258],[8,"MCU_WPD_W",11258],[8,"MCU_WPU_R",11258],[8,"MCU_WPU_W",11258],[8,"SLP_SEL_R",11258],[8,"SLP_SEL_W",11258],[8,"W",11313],[8,"R",11313],[8,"FILTER_EN_R",11313],[5,"GPIO26_SPEC",11313],[8,"FILTER_EN_W",11313],[8,"FUN_DRV_R",11313],[8,"FUN_DRV_W",11313],[8,"FUN_IE_R",11313],[8,"FUN_IE_W",11313],[8,"FUN_WPD_R",11313],[8,"FUN_WPD_W",11313],[8,"FUN_WPU_R",11313],[8,"FUN_WPU_W",11313],[8,"MCU_IE_R",11313],[8,"MCU_IE_W",11313],[8,"MCU_OE_R",11313],[8,"MCU_OE_W",11313],[8,"MCU_SEL_R",11313],[8,"MCU_SEL_W",11313],[8,"MCU_WPD_R",11313],[8,"MCU_WPD_W",11313],[8,"MCU_WPU_R",11313],[8,"MCU_WPU_W",11313],[8,"SLP_SEL_R",11313],[8,"SLP_SEL_W",11313],[8,"W",11368],[8,"R",11368],[8,"FILTER_EN_R",11368],[5,"GPIO27_SPEC",11368],[8,"FILTER_EN_W",11368],[8,"FUN_DRV_R",11368],[8,"FUN_DRV_W",11368],[8,"FUN_IE_R",11368],[8,"FUN_IE_W",11368],[8,"FUN_WPD_R",11368],[8,"FUN_WPD_W",11368],[8,"FUN_WPU_R",11368],[8,"FUN_WPU_W",11368],[8,"MCU_IE_R",11368],[8,"MCU_IE_W",11368],[8,"MCU_OE_R",11368],[8,"MCU_OE_W",11368],[8,"MCU_SEL_R",11368],[8,"MCU_SEL_W",11368],[8,"MCU_WPD_R",11368],[8,"MCU_WPD_W",11368],[8,"MCU_WPU_R",11368],[8,"MCU_WPU_W",11368],[8,"SLP_SEL_R",11368],[8,"SLP_SEL_W",11368],[8,"W",11423],[8,"R",11423],[8,"FILTER_EN_R",11423],[5,"GPIO28_SPEC",11423],[8,"FILTER_EN_W",11423],[8,"FUN_DRV_R",11423],[8,"FUN_DRV_W",11423],[8,"FUN_IE_R",11423],[8,"FUN_IE_W",11423],[8,"FUN_WPD_R",11423],[8,"FUN_WPD_W",11423],[8,"FUN_WPU_R",11423],[8,"FUN_WPU_W",11423],[8,"MCU_IE_R",11423],[8,"MCU_IE_W",11423],[8,"MCU_OE_R",11423],[8,"MCU_OE_W",11423],[8,"MCU_SEL_R",11423],[8,"MCU_SEL_W",11423],[8,"MCU_WPD_R",11423],[8,"MCU_WPD_W",11423],[8,"MCU_WPU_R",11423],[8,"MCU_WPU_W",11423],[8,"SLP_SEL_R",11423],[8,"SLP_SEL_W",11423],[8,"W",11478],[8,"R",11478],[8,"FILTER_EN_R",11478],[5,"GPIO29_SPEC",11478],[8,"FILTER_EN_W",11478],[8,"FUN_DRV_R",11478],[8,"FUN_DRV_W",11478],[8,"FUN_IE_R",11478],[8,"FUN_IE_W",11478],[8,"FUN_WPD_R",11478],[8,"FUN_WPD_W",11478],[8,"FUN_WPU_R",11478],[8,"FUN_WPU_W",11478],[8,"MCU_IE_R",11478],[8,"MCU_IE_W",11478],[8,"MCU_OE_R",11478],[8,"MCU_OE_W",11478],[8,"MCU_SEL_R",11478],[8,"MCU_SEL_W",11478],[8,"MCU_WPD_R",11478],[8,"MCU_WPD_W",11478],[8,"MCU_WPU_R",11478],[8,"MCU_WPU_W",11478],[8,"SLP_SEL_R",11478],[8,"SLP_SEL_W",11478],[8,"W",11533],[8,"R",11533],[8,"FILTER_EN_R",11533],[5,"GPIO3_SPEC",11533],[8,"FILTER_EN_W",11533],[8,"FUN_DRV_R",11533],[8,"FUN_DRV_W",11533],[8,"FUN_IE_R",11533],[8,"FUN_IE_W",11533],[8,"FUN_WPD_R",11533],[8,"FUN_WPD_W",11533],[8,"FUN_WPU_R",11533],[8,"FUN_WPU_W",11533],[8,"MCU_IE_R",11533],[8,"MCU_IE_W",11533],[8,"MCU_OE_R",11533],[8,"MCU_OE_W",11533],[8,"MCU_SEL_R",11533],[8,"MCU_SEL_W",11533],[8,"MCU_WPD_R",11533],[8,"MCU_WPD_W",11533],[8,"MCU_WPU_R",11533],[8,"MCU_WPU_W",11533],[8,"SLP_SEL_R",11533],[8,"SLP_SEL_W",11533],[8,"W",11588],[8,"R",11588],[8,"FILTER_EN_R",11588],[5,"GPIO30_SPEC",11588],[8,"FILTER_EN_W",11588],[8,"FUN_DRV_R",11588],[8,"FUN_DRV_W",11588],[8,"FUN_IE_R",11588],[8,"FUN_IE_W",11588],[8,"FUN_WPD_R",11588],[8,"FUN_WPD_W",11588],[8,"FUN_WPU_R",11588],[8,"FUN_WPU_W",11588],[8,"MCU_IE_R",11588],[8,"MCU_IE_W",11588],[8,"MCU_OE_R",11588],[8,"MCU_OE_W",11588],[8,"MCU_SEL_R",11588],[8,"MCU_SEL_W",11588],[8,"MCU_WPD_R",11588],[8,"MCU_WPD_W",11588],[8,"MCU_WPU_R",11588],[8,"MCU_WPU_W",11588],[8,"SLP_SEL_R",11588],[8,"SLP_SEL_W",11588],[8,"W",11643],[8,"R",11643],[8,"FILTER_EN_R",11643],[5,"GPIO31_SPEC",11643],[8,"FILTER_EN_W",11643],[8,"FUN_DRV_R",11643],[8,"FUN_DRV_W",11643],[8,"FUN_IE_R",11643],[8,"FUN_IE_W",11643],[8,"FUN_WPD_R",11643],[8,"FUN_WPD_W",11643],[8,"FUN_WPU_R",11643],[8,"FUN_WPU_W",11643],[8,"MCU_IE_R",11643],[8,"MCU_IE_W",11643],[8,"MCU_OE_R",11643],[8,"MCU_OE_W",11643],[8,"MCU_SEL_R",11643],[8,"MCU_SEL_W",11643],[8,"MCU_WPD_R",11643],[8,"MCU_WPD_W",11643],[8,"MCU_WPU_R",11643],[8,"MCU_WPU_W",11643],[8,"SLP_SEL_R",11643],[8,"SLP_SEL_W",11643],[8,"W",11698],[8,"R",11698],[8,"FILTER_EN_R",11698],[5,"GPIO32_SPEC",11698],[8,"FILTER_EN_W",11698],[8,"FUN_DRV_R",11698],[8,"FUN_DRV_W",11698],[8,"FUN_IE_R",11698],[8,"FUN_IE_W",11698],[8,"FUN_WPD_R",11698],[8,"FUN_WPD_W",11698],[8,"FUN_WPU_R",11698],[8,"FUN_WPU_W",11698],[8,"MCU_IE_R",11698],[8,"MCU_IE_W",11698],[8,"MCU_OE_R",11698],[8,"MCU_OE_W",11698],[8,"MCU_SEL_R",11698],[8,"MCU_SEL_W",11698],[8,"MCU_WPD_R",11698],[8,"MCU_WPD_W",11698],[8,"MCU_WPU_R",11698],[8,"MCU_WPU_W",11698],[8,"SLP_SEL_R",11698],[8,"SLP_SEL_W",11698],[8,"W",11753],[8,"R",11753],[8,"FILTER_EN_R",11753],[5,"GPIO33_SPEC",11753],[8,"FILTER_EN_W",11753],[8,"FUN_DRV_R",11753],[8,"FUN_DRV_W",11753],[8,"FUN_IE_R",11753],[8,"FUN_IE_W",11753],[8,"FUN_WPD_R",11753],[8,"FUN_WPD_W",11753],[8,"FUN_WPU_R",11753],[8,"FUN_WPU_W",11753],[8,"MCU_IE_R",11753],[8,"MCU_IE_W",11753],[8,"MCU_OE_R",11753],[8,"MCU_OE_W",11753],[8,"MCU_SEL_R",11753],[8,"MCU_SEL_W",11753],[8,"MCU_WPD_R",11753],[8,"MCU_WPD_W",11753],[8,"MCU_WPU_R",11753],[8,"MCU_WPU_W",11753],[8,"SLP_SEL_R",11753],[8,"SLP_SEL_W",11753],[8,"W",11808],[8,"R",11808],[8,"FILTER_EN_R",11808],[5,"GPIO34_SPEC",11808],[8,"FILTER_EN_W",11808],[8,"FUN_DRV_R",11808],[8,"FUN_DRV_W",11808],[8,"FUN_IE_R",11808],[8,"FUN_IE_W",11808],[8,"FUN_WPD_R",11808],[8,"FUN_WPD_W",11808],[8,"FUN_WPU_R",11808],[8,"FUN_WPU_W",11808],[8,"MCU_IE_R",11808],[8,"MCU_IE_W",11808],[8,"MCU_OE_R",11808],[8,"MCU_OE_W",11808],[8,"MCU_SEL_R",11808],[8,"MCU_SEL_W",11808],[8,"MCU_WPD_R",11808],[8,"MCU_WPD_W",11808],[8,"MCU_WPU_R",11808],[8,"MCU_WPU_W",11808],[8,"SLP_SEL_R",11808],[8,"SLP_SEL_W",11808],[8,"W",11863],[8,"R",11863],[8,"FILTER_EN_R",11863],[5,"GPIO35_SPEC",11863],[8,"FILTER_EN_W",11863],[8,"FUN_DRV_R",11863],[8,"FUN_DRV_W",11863],[8,"FUN_IE_R",11863],[8,"FUN_IE_W",11863],[8,"FUN_WPD_R",11863],[8,"FUN_WPD_W",11863],[8,"FUN_WPU_R",11863],[8,"FUN_WPU_W",11863],[8,"MCU_IE_R",11863],[8,"MCU_IE_W",11863],[8,"MCU_OE_R",11863],[8,"MCU_OE_W",11863],[8,"MCU_SEL_R",11863],[8,"MCU_SEL_W",11863],[8,"MCU_WPD_R",11863],[8,"MCU_WPD_W",11863],[8,"MCU_WPU_R",11863],[8,"MCU_WPU_W",11863],[8,"SLP_SEL_R",11863],[8,"SLP_SEL_W",11863],[8,"W",11918],[8,"R",11918],[8,"FILTER_EN_R",11918],[5,"GPIO36_SPEC",11918],[8,"FILTER_EN_W",11918],[8,"FUN_DRV_R",11918],[8,"FUN_DRV_W",11918],[8,"FUN_IE_R",11918],[8,"FUN_IE_W",11918],[8,"FUN_WPD_R",11918],[8,"FUN_WPD_W",11918],[8,"FUN_WPU_R",11918],[8,"FUN_WPU_W",11918],[8,"MCU_IE_R",11918],[8,"MCU_IE_W",11918],[8,"MCU_OE_R",11918],[8,"MCU_OE_W",11918],[8,"MCU_SEL_R",11918],[8,"MCU_SEL_W",11918],[8,"MCU_WPD_R",11918],[8,"MCU_WPD_W",11918],[8,"MCU_WPU_R",11918],[8,"MCU_WPU_W",11918],[8,"SLP_SEL_R",11918],[8,"SLP_SEL_W",11918],[8,"W",11973],[8,"R",11973],[8,"FILTER_EN_R",11973],[5,"GPIO37_SPEC",11973],[8,"FILTER_EN_W",11973],[8,"FUN_DRV_R",11973],[8,"FUN_DRV_W",11973],[8,"FUN_IE_R",11973],[8,"FUN_IE_W",11973],[8,"FUN_WPD_R",11973],[8,"FUN_WPD_W",11973],[8,"FUN_WPU_R",11973],[8,"FUN_WPU_W",11973],[8,"MCU_IE_R",11973],[8,"MCU_IE_W",11973],[8,"MCU_OE_R",11973],[8,"MCU_OE_W",11973],[8,"MCU_SEL_R",11973],[8,"MCU_SEL_W",11973],[8,"MCU_WPD_R",11973],[8,"MCU_WPD_W",11973],[8,"MCU_WPU_R",11973],[8,"MCU_WPU_W",11973],[8,"SLP_SEL_R",11973],[8,"SLP_SEL_W",11973],[8,"W",12028],[8,"R",12028],[8,"FILTER_EN_R",12028],[5,"GPIO38_SPEC",12028],[8,"FILTER_EN_W",12028],[8,"FUN_DRV_R",12028],[8,"FUN_DRV_W",12028],[8,"FUN_IE_R",12028],[8,"FUN_IE_W",12028],[8,"FUN_WPD_R",12028],[8,"FUN_WPD_W",12028],[8,"FUN_WPU_R",12028],[8,"FUN_WPU_W",12028],[8,"MCU_IE_R",12028],[8,"MCU_IE_W",12028],[8,"MCU_OE_R",12028],[8,"MCU_OE_W",12028],[8,"MCU_SEL_R",12028],[8,"MCU_SEL_W",12028],[8,"MCU_WPD_R",12028],[8,"MCU_WPD_W",12028],[8,"MCU_WPU_R",12028],[8,"MCU_WPU_W",12028],[8,"SLP_SEL_R",12028],[8,"SLP_SEL_W",12028],[8,"W",12083],[8,"R",12083],[8,"FILTER_EN_R",12083],[5,"GPIO39_SPEC",12083],[8,"FILTER_EN_W",12083],[8,"FUN_DRV_R",12083],[8,"FUN_DRV_W",12083],[8,"FUN_IE_R",12083],[8,"FUN_IE_W",12083],[8,"FUN_WPD_R",12083],[8,"FUN_WPD_W",12083],[8,"FUN_WPU_R",12083],[8,"FUN_WPU_W",12083],[8,"MCU_IE_R",12083],[8,"MCU_IE_W",12083],[8,"MCU_OE_R",12083],[8,"MCU_OE_W",12083],[8,"MCU_SEL_R",12083],[8,"MCU_SEL_W",12083],[8,"MCU_WPD_R",12083],[8,"MCU_WPD_W",12083],[8,"MCU_WPU_R",12083],[8,"MCU_WPU_W",12083],[8,"SLP_SEL_R",12083],[8,"SLP_SEL_W",12083],[8,"W",12138],[8,"R",12138],[8,"FILTER_EN_R",12138],[5,"GPIO4_SPEC",12138],[8,"FILTER_EN_W",12138],[8,"FUN_DRV_R",12138],[8,"FUN_DRV_W",12138],[8,"FUN_IE_R",12138],[8,"FUN_IE_W",12138],[8,"FUN_WPD_R",12138],[8,"FUN_WPD_W",12138],[8,"FUN_WPU_R",12138],[8,"FUN_WPU_W",12138],[8,"MCU_IE_R",12138],[8,"MCU_IE_W",12138],[8,"MCU_OE_R",12138],[8,"MCU_OE_W",12138],[8,"MCU_SEL_R",12138],[8,"MCU_SEL_W",12138],[8,"MCU_WPD_R",12138],[8,"MCU_WPD_W",12138],[8,"MCU_WPU_R",12138],[8,"MCU_WPU_W",12138],[8,"SLP_SEL_R",12138],[8,"SLP_SEL_W",12138],[8,"W",12193],[8,"R",12193],[8,"FILTER_EN_R",12193],[5,"GPIO40_SPEC",12193],[8,"FILTER_EN_W",12193],[8,"FUN_DRV_R",12193],[8,"FUN_DRV_W",12193],[8,"FUN_IE_R",12193],[8,"FUN_IE_W",12193],[8,"FUN_WPD_R",12193],[8,"FUN_WPD_W",12193],[8,"FUN_WPU_R",12193],[8,"FUN_WPU_W",12193],[8,"MCU_IE_R",12193],[8,"MCU_IE_W",12193],[8,"MCU_OE_R",12193],[8,"MCU_OE_W",12193],[8,"MCU_SEL_R",12193],[8,"MCU_SEL_W",12193],[8,"MCU_WPD_R",12193],[8,"MCU_WPD_W",12193],[8,"MCU_WPU_R",12193],[8,"MCU_WPU_W",12193],[8,"SLP_SEL_R",12193],[8,"SLP_SEL_W",12193],[8,"W",12248],[8,"R",12248],[8,"FILTER_EN_R",12248],[5,"GPIO41_SPEC",12248],[8,"FILTER_EN_W",12248],[8,"FUN_DRV_R",12248],[8,"FUN_DRV_W",12248],[8,"FUN_IE_R",12248],[8,"FUN_IE_W",12248],[8,"FUN_WPD_R",12248],[8,"FUN_WPD_W",12248],[8,"FUN_WPU_R",12248],[8,"FUN_WPU_W",12248],[8,"MCU_IE_R",12248],[8,"MCU_IE_W",12248],[8,"MCU_OE_R",12248],[8,"MCU_OE_W",12248],[8,"MCU_SEL_R",12248],[8,"MCU_SEL_W",12248],[8,"MCU_WPD_R",12248],[8,"MCU_WPD_W",12248],[8,"MCU_WPU_R",12248],[8,"MCU_WPU_W",12248],[8,"SLP_SEL_R",12248],[8,"SLP_SEL_W",12248],[8,"W",12303],[8,"R",12303],[8,"FILTER_EN_R",12303],[5,"GPIO42_SPEC",12303],[8,"FILTER_EN_W",12303],[8,"FUN_DRV_R",12303],[8,"FUN_DRV_W",12303],[8,"FUN_IE_R",12303],[8,"FUN_IE_W",12303],[8,"FUN_WPD_R",12303],[8,"FUN_WPD_W",12303],[8,"FUN_WPU_R",12303],[8,"FUN_WPU_W",12303],[8,"MCU_IE_R",12303],[8,"MCU_IE_W",12303],[8,"MCU_OE_R",12303],[8,"MCU_OE_W",12303],[8,"MCU_SEL_R",12303],[8,"MCU_SEL_W",12303],[8,"MCU_WPD_R",12303],[8,"MCU_WPD_W",12303],[8,"MCU_WPU_R",12303],[8,"MCU_WPU_W",12303],[8,"SLP_SEL_R",12303],[8,"SLP_SEL_W",12303],[8,"W",12358],[8,"R",12358],[8,"FILTER_EN_R",12358],[5,"GPIO43_SPEC",12358],[8,"FILTER_EN_W",12358],[8,"FUN_DRV_R",12358],[8,"FUN_DRV_W",12358],[8,"FUN_IE_R",12358],[8,"FUN_IE_W",12358],[8,"FUN_WPD_R",12358],[8,"FUN_WPD_W",12358],[8,"FUN_WPU_R",12358],[8,"FUN_WPU_W",12358],[8,"MCU_IE_R",12358],[8,"MCU_IE_W",12358],[8,"MCU_OE_R",12358],[8,"MCU_OE_W",12358],[8,"MCU_SEL_R",12358],[8,"MCU_SEL_W",12358],[8,"MCU_WPD_R",12358],[8,"MCU_WPD_W",12358],[8,"MCU_WPU_R",12358],[8,"MCU_WPU_W",12358],[8,"SLP_SEL_R",12358],[8,"SLP_SEL_W",12358],[8,"W",12413],[8,"R",12413],[8,"FILTER_EN_R",12413],[5,"GPIO44_SPEC",12413],[8,"FILTER_EN_W",12413],[8,"FUN_DRV_R",12413],[8,"FUN_DRV_W",12413],[8,"FUN_IE_R",12413],[8,"FUN_IE_W",12413],[8,"FUN_WPD_R",12413],[8,"FUN_WPD_W",12413],[8,"FUN_WPU_R",12413],[8,"FUN_WPU_W",12413],[8,"MCU_IE_R",12413],[8,"MCU_IE_W",12413],[8,"MCU_OE_R",12413],[8,"MCU_OE_W",12413],[8,"MCU_SEL_R",12413],[8,"MCU_SEL_W",12413],[8,"MCU_WPD_R",12413],[8,"MCU_WPD_W",12413],[8,"MCU_WPU_R",12413],[8,"MCU_WPU_W",12413],[8,"SLP_SEL_R",12413],[8,"SLP_SEL_W",12413],[8,"W",12468],[8,"R",12468],[8,"FILTER_EN_R",12468],[5,"GPIO45_SPEC",12468],[8,"FILTER_EN_W",12468],[8,"FUN_DRV_R",12468],[8,"FUN_DRV_W",12468],[8,"FUN_IE_R",12468],[8,"FUN_IE_W",12468],[8,"FUN_WPD_R",12468],[8,"FUN_WPD_W",12468],[8,"FUN_WPU_R",12468],[8,"FUN_WPU_W",12468],[8,"MCU_IE_R",12468],[8,"MCU_IE_W",12468],[8,"MCU_OE_R",12468],[8,"MCU_OE_W",12468],[8,"MCU_SEL_R",12468],[8,"MCU_SEL_W",12468],[8,"MCU_WPD_R",12468],[8,"MCU_WPD_W",12468],[8,"MCU_WPU_R",12468],[8,"MCU_WPU_W",12468],[8,"SLP_SEL_R",12468],[8,"SLP_SEL_W",12468],[8,"W",12523],[8,"R",12523],[8,"FILTER_EN_R",12523],[5,"GPIO46_SPEC",12523],[8,"FILTER_EN_W",12523],[8,"FUN_DRV_R",12523],[8,"FUN_DRV_W",12523],[8,"FUN_IE_R",12523],[8,"FUN_IE_W",12523],[8,"FUN_WPD_R",12523],[8,"FUN_WPD_W",12523],[8,"FUN_WPU_R",12523],[8,"FUN_WPU_W",12523],[8,"MCU_IE_R",12523],[8,"MCU_IE_W",12523],[8,"MCU_OE_R",12523],[8,"MCU_OE_W",12523],[8,"MCU_SEL_R",12523],[8,"MCU_SEL_W",12523],[8,"MCU_WPD_R",12523],[8,"MCU_WPD_W",12523],[8,"MCU_WPU_R",12523],[8,"MCU_WPU_W",12523],[8,"SLP_SEL_R",12523],[8,"SLP_SEL_W",12523],[8,"W",12578],[8,"R",12578],[8,"FILTER_EN_R",12578],[5,"GPIO5_SPEC",12578],[8,"FILTER_EN_W",12578],[8,"FUN_DRV_R",12578],[8,"FUN_DRV_W",12578],[8,"FUN_IE_R",12578],[8,"FUN_IE_W",12578],[8,"FUN_WPD_R",12578],[8,"FUN_WPD_W",12578],[8,"FUN_WPU_R",12578],[8,"FUN_WPU_W",12578],[8,"MCU_IE_R",12578],[8,"MCU_IE_W",12578],[8,"MCU_OE_R",12578],[8,"MCU_OE_W",12578],[8,"MCU_SEL_R",12578],[8,"MCU_SEL_W",12578],[8,"MCU_WPD_R",12578],[8,"MCU_WPD_W",12578],[8,"MCU_WPU_R",12578],[8,"MCU_WPU_W",12578],[8,"SLP_SEL_R",12578],[8,"SLP_SEL_W",12578],[8,"W",12633],[8,"R",12633],[8,"FILTER_EN_R",12633],[5,"GPIO6_SPEC",12633],[8,"FILTER_EN_W",12633],[8,"FUN_DRV_R",12633],[8,"FUN_DRV_W",12633],[8,"FUN_IE_R",12633],[8,"FUN_IE_W",12633],[8,"FUN_WPD_R",12633],[8,"FUN_WPD_W",12633],[8,"FUN_WPU_R",12633],[8,"FUN_WPU_W",12633],[8,"MCU_IE_R",12633],[8,"MCU_IE_W",12633],[8,"MCU_OE_R",12633],[8,"MCU_OE_W",12633],[8,"MCU_SEL_R",12633],[8,"MCU_SEL_W",12633],[8,"MCU_WPD_R",12633],[8,"MCU_WPD_W",12633],[8,"MCU_WPU_R",12633],[8,"MCU_WPU_W",12633],[8,"SLP_SEL_R",12633],[8,"SLP_SEL_W",12633],[8,"W",12688],[8,"R",12688],[8,"FILTER_EN_R",12688],[5,"GPIO7_SPEC",12688],[8,"FILTER_EN_W",12688],[8,"FUN_DRV_R",12688],[8,"FUN_DRV_W",12688],[8,"FUN_IE_R",12688],[8,"FUN_IE_W",12688],[8,"FUN_WPD_R",12688],[8,"FUN_WPD_W",12688],[8,"FUN_WPU_R",12688],[8,"FUN_WPU_W",12688],[8,"MCU_IE_R",12688],[8,"MCU_IE_W",12688],[8,"MCU_OE_R",12688],[8,"MCU_OE_W",12688],[8,"MCU_SEL_R",12688],[8,"MCU_SEL_W",12688],[8,"MCU_WPD_R",12688],[8,"MCU_WPD_W",12688],[8,"MCU_WPU_R",12688],[8,"MCU_WPU_W",12688],[8,"SLP_SEL_R",12688],[8,"SLP_SEL_W",12688],[8,"W",12743],[8,"R",12743],[8,"FILTER_EN_R",12743],[5,"GPIO8_SPEC",12743],[8,"FILTER_EN_W",12743],[8,"FUN_DRV_R",12743],[8,"FUN_DRV_W",12743],[8,"FUN_IE_R",12743],[8,"FUN_IE_W",12743],[8,"FUN_WPD_R",12743],[8,"FUN_WPD_W",12743],[8,"FUN_WPU_R",12743],[8,"FUN_WPU_W",12743],[8,"MCU_IE_R",12743],[8,"MCU_IE_W",12743],[8,"MCU_OE_R",12743],[8,"MCU_OE_W",12743],[8,"MCU_SEL_R",12743],[8,"MCU_SEL_W",12743],[8,"MCU_WPD_R",12743],[8,"MCU_WPD_W",12743],[8,"MCU_WPU_R",12743],[8,"MCU_WPU_W",12743],[8,"SLP_SEL_R",12743],[8,"SLP_SEL_W",12743],[8,"W",12798],[8,"R",12798],[8,"FILTER_EN_R",12798],[5,"GPIO9_SPEC",12798],[8,"FILTER_EN_W",12798],[8,"FUN_DRV_R",12798],[8,"FUN_DRV_W",12798],[8,"FUN_IE_R",12798],[8,"FUN_IE_W",12798],[8,"FUN_WPD_R",12798],[8,"FUN_WPD_W",12798],[8,"FUN_WPU_R",12798],[8,"FUN_WPU_W",12798],[8,"MCU_IE_R",12798],[8,"MCU_IE_W",12798],[8,"MCU_OE_R",12798],[8,"MCU_OE_W",12798],[8,"MCU_SEL_R",12798],[8,"MCU_SEL_W",12798],[8,"MCU_WPD_R",12798],[8,"MCU_WPD_W",12798],[8,"MCU_WPU_R",12798],[8,"MCU_WPU_W",12798],[8,"SLP_SEL_R",12798],[8,"SLP_SEL_W",12798],[8,"W",12853],[8,"R",12853],[8,"PAD_POWER_CTRL_R",12853],[5,"PIN_CTRL_SPEC",12853],[8,"PAD_POWER_CTRL_W",12853],[8,"PIN_CLK_OUT1_R",12853],[8,"PIN_CLK_OUT1_W",12853],[8,"PIN_CLK_OUT2_R",12853],[8,"PIN_CLK_OUT2_W",12853],[8,"PIN_CLK_OUT3_R",12853],[8,"PIN_CLK_OUT3_W",12853],[8,"SWITCH_PRT_NUM_R",12853],[8,"SWITCH_PRT_NUM_W",12853],[8,"CH_CONF0",12884],[8,"CH_CONF1",12884],[8,"CH_DUTY",12884],[8,"CH_DUTY_R",12884],[8,"CH_HPOINT",12884],[8,"CONF",12884],[8,"DATE",12884],[8,"INT_CLR",12884],[8,"INT_ENA",12884],[8,"INT_RAW",12884],[8,"INT_ST",12884],[8,"TIMER_CONF",12884],[8,"TIMER_VALUE",12884],[8,"W",12986],[8,"R",12986],[8,"IDLE_LV_R",12986],[5,"CH_CONF0_SPEC",12986],[8,"IDLE_LV_W",12986],[8,"OVF_CNT_EN_R",12986],[8,"OVF_CNT_EN_W",12986],[8,"OVF_CNT_RESET_W",12986],[8,"OVF_CNT_RESET_ST_R",12986],[8,"OVF_NUM_R",12986],[8,"OVF_NUM_W",12986],[8,"PARA_UP_W",12986],[8,"SIG_OUT_EN_R",12986],[8,"SIG_OUT_EN_W",12986],[8,"TIMER_SEL_R",12986],[8,"TIMER_SEL_W",12986],[8,"W",13023],[8,"R",13023],[8,"DUTY_CYCLE_R",13023],[5,"CH_CONF1_SPEC",13023],[8,"DUTY_CYCLE_W",13023],[8,"DUTY_INC_R",13023],[8,"DUTY_INC_W",13023],[8,"DUTY_NUM_R",13023],[8,"DUTY_NUM_W",13023],[8,"DUTY_SCALE_R",13023],[8,"DUTY_SCALE_W",13023],[8,"DUTY_START_R",13023],[8,"DUTY_START_W",13023],[8,"W",13054],[8,"R",13054],[8,"DUTY_R",13054],[5,"CH_DUTY_SPEC",13054],[8,"DUTY_W",13054],[8,"R",13069],[8,"DUTY_R_R",13069],[8,"W",13080],[8,"R",13080],[8,"HPOINT_R",13080],[5,"CH_HPOINT_SPEC",13080],[8,"HPOINT_W",13080],[8,"R",13095],[8,"APB_CLK_SEL_R",13095],[8,"W",13095],[5,"CONF_SPEC",13095],[8,"APB_CLK_SEL_W",13095],[8,"CLK_EN_R",13095],[8,"CLK_EN_W",13095],[8,"W",13114],[8,"R",13114],[8,"DATE_R",13114],[5,"DATE_SPEC",13114],[8,"DATE_W",13114],[8,"W",13129],[5,"INT_CLR_SPEC",13129],[8,"DUTY_CHNG_END_CH0_INT_CLR_W",13129],[8,"DUTY_CHNG_END_CH1_INT_CLR_W",13129],[8,"DUTY_CHNG_END_CH2_INT_CLR_W",13129],[8,"DUTY_CHNG_END_CH3_INT_CLR_W",13129],[8,"DUTY_CHNG_END_CH4_INT_CLR_W",13129],[8,"DUTY_CHNG_END_CH5_INT_CLR_W",13129],[8,"DUTY_CHNG_END_CH6_INT_CLR_W",13129],[8,"DUTY_CHNG_END_CH7_INT_CLR_W",13129],[8,"OVF_CNT_CH0_INT_CLR_W",13129],[8,"OVF_CNT_CH1_INT_CLR_W",13129],[8,"OVF_CNT_CH2_INT_CLR_W",13129],[8,"OVF_CNT_CH3_INT_CLR_W",13129],[8,"OVF_CNT_CH4_INT_CLR_W",13129],[8,"OVF_CNT_CH5_INT_CLR_W",13129],[8,"OVF_CNT_CH6_INT_CLR_W",13129],[8,"OVF_CNT_CH7_INT_CLR_W",13129],[8,"TIMER0_OVF_INT_CLR_W",13129],[8,"TIMER1_OVF_INT_CLR_W",13129],[8,"TIMER2_OVF_INT_CLR_W",13129],[8,"TIMER3_OVF_INT_CLR_W",13129],[8,"W",13179],[8,"R",13179],[8,"DUTY_CHNG_END_CH0_INT_ENA_R",13179],[5,"INT_ENA_SPEC",13179],[8,"DUTY_CHNG_END_CH0_INT_ENA_W",13179],[8,"DUTY_CHNG_END_CH1_INT_ENA_R",13179],[8,"DUTY_CHNG_END_CH1_INT_ENA_W",13179],[8,"DUTY_CHNG_END_CH2_INT_ENA_R",13179],[8,"DUTY_CHNG_END_CH2_INT_ENA_W",13179],[8,"DUTY_CHNG_END_CH3_INT_ENA_R",13179],[8,"DUTY_CHNG_END_CH3_INT_ENA_W",13179],[8,"DUTY_CHNG_END_CH4_INT_ENA_R",13179],[8,"DUTY_CHNG_END_CH4_INT_ENA_W",13179],[8,"DUTY_CHNG_END_CH5_INT_ENA_R",13179],[8,"DUTY_CHNG_END_CH5_INT_ENA_W",13179],[8,"DUTY_CHNG_END_CH6_INT_ENA_R",13179],[8,"DUTY_CHNG_END_CH6_INT_ENA_W",13179],[8,"DUTY_CHNG_END_CH7_INT_ENA_R",13179],[8,"DUTY_CHNG_END_CH7_INT_ENA_W",13179],[8,"OVF_CNT_CH0_INT_ENA_R",13179],[8,"OVF_CNT_CH0_INT_ENA_W",13179],[8,"OVF_CNT_CH1_INT_ENA_R",13179],[8,"OVF_CNT_CH1_INT_ENA_W",13179],[8,"OVF_CNT_CH2_INT_ENA_R",13179],[8,"OVF_CNT_CH2_INT_ENA_W",13179],[8,"OVF_CNT_CH3_INT_ENA_R",13179],[8,"OVF_CNT_CH3_INT_ENA_W",13179],[8,"OVF_CNT_CH4_INT_ENA_R",13179],[8,"OVF_CNT_CH4_INT_ENA_W",13179],[8,"OVF_CNT_CH5_INT_ENA_R",13179],[8,"OVF_CNT_CH5_INT_ENA_W",13179],[8,"OVF_CNT_CH6_INT_ENA_R",13179],[8,"OVF_CNT_CH6_INT_ENA_W",13179],[8,"OVF_CNT_CH7_INT_ENA_R",13179],[8,"OVF_CNT_CH7_INT_ENA_W",13179],[8,"TIMER0_OVF_INT_ENA_R",13179],[8,"TIMER0_OVF_INT_ENA_W",13179],[8,"TIMER1_OVF_INT_ENA_R",13179],[8,"TIMER1_OVF_INT_ENA_W",13179],[8,"TIMER2_OVF_INT_ENA_R",13179],[8,"TIMER2_OVF_INT_ENA_W",13179],[8,"TIMER3_OVF_INT_ENA_R",13179],[8,"TIMER3_OVF_INT_ENA_W",13179],[8,"R",13270],[8,"DUTY_CHNG_END_CH0_INT_RAW_R",13270],[8,"DUTY_CHNG_END_CH1_INT_RAW_R",13270],[8,"DUTY_CHNG_END_CH2_INT_RAW_R",13270],[8,"DUTY_CHNG_END_CH3_INT_RAW_R",13270],[8,"DUTY_CHNG_END_CH4_INT_RAW_R",13270],[8,"DUTY_CHNG_END_CH5_INT_RAW_R",13270],[8,"DUTY_CHNG_END_CH6_INT_RAW_R",13270],[8,"DUTY_CHNG_END_CH7_INT_RAW_R",13270],[8,"OVF_CNT_CH0_INT_RAW_R",13270],[8,"OVF_CNT_CH1_INT_RAW_R",13270],[8,"OVF_CNT_CH2_INT_RAW_R",13270],[8,"OVF_CNT_CH3_INT_RAW_R",13270],[8,"OVF_CNT_CH4_INT_RAW_R",13270],[8,"OVF_CNT_CH5_INT_RAW_R",13270],[8,"OVF_CNT_CH6_INT_RAW_R",13270],[8,"OVF_CNT_CH7_INT_RAW_R",13270],[8,"TIMER0_OVF_INT_RAW_R",13270],[8,"TIMER1_OVF_INT_RAW_R",13270],[8,"TIMER2_OVF_INT_RAW_R",13270],[8,"TIMER3_OVF_INT_RAW_R",13270],[8,"R",13319],[8,"DUTY_CHNG_END_CH0_INT_ST_R",13319],[8,"DUTY_CHNG_END_CH1_INT_ST_R",13319],[8,"DUTY_CHNG_END_CH2_INT_ST_R",13319],[8,"DUTY_CHNG_END_CH3_INT_ST_R",13319],[8,"DUTY_CHNG_END_CH4_INT_ST_R",13319],[8,"DUTY_CHNG_END_CH5_INT_ST_R",13319],[8,"DUTY_CHNG_END_CH6_INT_ST_R",13319],[8,"DUTY_CHNG_END_CH7_INT_ST_R",13319],[8,"OVF_CNT_CH0_INT_ST_R",13319],[8,"OVF_CNT_CH1_INT_ST_R",13319],[8,"OVF_CNT_CH2_INT_ST_R",13319],[8,"OVF_CNT_CH3_INT_ST_R",13319],[8,"OVF_CNT_CH4_INT_ST_R",13319],[8,"OVF_CNT_CH5_INT_ST_R",13319],[8,"OVF_CNT_CH6_INT_ST_R",13319],[8,"OVF_CNT_CH7_INT_ST_R",13319],[8,"TIMER0_OVF_INT_ST_R",13319],[8,"TIMER1_OVF_INT_ST_R",13319],[8,"TIMER2_OVF_INT_ST_R",13319],[8,"TIMER3_OVF_INT_ST_R",13319],[8,"W",13368],[8,"R",13368],[8,"CLK_DIV_R",13368],[5,"TIMER_CONF_SPEC",13368],[8,"CLK_DIV_W",13368],[8,"DUTY_RES_R",13368],[8,"DUTY_RES_W",13368],[8,"PARA_UP_W",13368],[8,"PAUSE_R",13368],[8,"PAUSE_W",13368],[8,"RST_R",13368],[8,"RST_W",13368],[8,"TICK_SEL_R",13368],[8,"TICK_SEL_W",13368],[8,"R",13401],[8,"CNT_R",13401],[8,"CTRL",13412],[8,"DATE",13412],[8,"INT_CLR",13412],[8,"INT_ENA",13412],[8,"INT_RAW",13412],[8,"INT_ST",13412],[8,"U_CNT",13412],[8,"U_CONF0",13412],[8,"U_CONF1",13412],[8,"U_CONF2",13412],[8,"U_STATUS",13412],[8,"W",13478],[8,"R",13478],[8,"CLK_EN_R",13478],[5,"CTRL_SPEC",13478],[8,"CLK_EN_W",13478],[8,"CNT_PAUSE_U0_R",13478],[8,"CNT_PAUSE_U0_W",13478],[8,"CNT_PAUSE_U1_R",13478],[8,"CNT_PAUSE_U1_W",13478],[8,"CNT_PAUSE_U2_R",13478],[8,"CNT_PAUSE_U2_W",13478],[8,"CNT_PAUSE_U3_R",13478],[8,"CNT_PAUSE_U3_W",13478],[8,"CNT_RST_U0_R",13478],[8,"CNT_RST_U0_W",13478],[8,"CNT_RST_U1_R",13478],[8,"CNT_RST_U1_W",13478],[8,"CNT_RST_U2_R",13478],[8,"CNT_RST_U2_W",13478],[8,"CNT_RST_U3_R",13478],[8,"CNT_RST_U3_W",13478],[8,"W",13525],[8,"R",13525],[8,"DATE_R",13525],[5,"DATE_SPEC",13525],[8,"DATE_W",13525],[8,"W",13540],[5,"INT_CLR_SPEC",13540],[8,"CNT_THR_EVENT_U0_W",13540],[8,"CNT_THR_EVENT_U1_W",13540],[8,"CNT_THR_EVENT_U2_W",13540],[8,"CNT_THR_EVENT_U3_W",13540],[8,"W",13558],[8,"R",13558],[8,"CNT_THR_EVENT_U0_R",13558],[5,"INT_ENA_SPEC",13558],[8,"CNT_THR_EVENT_U0_W",13558],[8,"CNT_THR_EVENT_U1_R",13558],[8,"CNT_THR_EVENT_U1_W",13558],[8,"CNT_THR_EVENT_U2_R",13558],[8,"CNT_THR_EVENT_U2_W",13558],[8,"CNT_THR_EVENT_U3_R",13558],[8,"CNT_THR_EVENT_U3_W",13558],[8,"R",13585],[8,"CNT_THR_EVENT_U0_R",13585],[8,"CNT_THR_EVENT_U1_R",13585],[8,"CNT_THR_EVENT_U2_R",13585],[8,"CNT_THR_EVENT_U3_R",13585],[8,"R",13602],[8,"CNT_THR_EVENT_U0_R",13602],[8,"CNT_THR_EVENT_U1_R",13602],[8,"CNT_THR_EVENT_U2_R",13602],[8,"CNT_THR_EVENT_U3_R",13602],[8,"R",13619],[8,"CNT_R",13619],[8,"W",13630],[8,"R",13630],[8,"CH0_HCTRL_MODE_R",13630],[5,"U_CONF0_SPEC",13630],[8,"CH0_HCTRL_MODE_W",13630],[8,"CH0_LCTRL_MODE_R",13630],[8,"CH0_LCTRL_MODE_W",13630],[8,"CH0_NEG_MODE_R",13630],[8,"CH0_NEG_MODE_W",13630],[8,"CH0_POS_MODE_R",13630],[8,"CH0_POS_MODE_W",13630],[8,"CH1_HCTRL_MODE_R",13630],[8,"CH1_HCTRL_MODE_W",13630],[8,"CH1_LCTRL_MODE_R",13630],[8,"CH1_LCTRL_MODE_W",13630],[8,"CH1_NEG_MODE_R",13630],[8,"CH1_NEG_MODE_W",13630],[8,"CH1_POS_MODE_R",13630],[8,"CH1_POS_MODE_W",13630],[8,"FILTER_EN_R",13630],[8,"FILTER_EN_W",13630],[8,"FILTER_THRES_R",13630],[8,"FILTER_THRES_W",13630],[8,"THR_H_LIM_EN_R",13630],[8,"THR_H_LIM_EN_W",13630],[8,"THR_L_LIM_EN_R",13630],[8,"THR_L_LIM_EN_W",13630],[8,"THR_THRES0_EN_R",13630],[8,"THR_THRES0_EN_W",13630],[8,"THR_THRES1_EN_R",13630],[8,"THR_THRES1_EN_W",13630],[8,"THR_ZERO_EN_R",13630],[8,"THR_ZERO_EN_W",13630],[8,"W",13701],[8,"R",13701],[8,"CNT_THRES0_R",13701],[5,"U_CONF1_SPEC",13701],[8,"CNT_THRES0_W",13701],[8,"CNT_THRES1_R",13701],[8,"CNT_THRES1_W",13701],[8,"W",13720],[8,"R",13720],[8,"CNT_H_LIM_R",13720],[5,"U_CONF2_SPEC",13720],[8,"CNT_H_LIM_W",13720],[8,"CNT_L_LIM_R",13720],[8,"CNT_L_LIM_W",13720],[8,"R",13739],[8,"H_LIM_R",13739],[8,"L_LIM_R",13739],[8,"THRES0_R",13739],[8,"THRES1_R",13739],[8,"ZERO_R",13739],[8,"ZERO_MODE_R",13739],[8,"APB_PERIPHERAL_0",13760],[8,"APB_PERIPHERAL_1",13760],[8,"APB_PERIPHERAL_INTR",13760],[8,"APB_PERIPHERAL_STATUS",13760],[8,"CACHE_MMU_ACCESS_0",13760],[8,"CACHE_MMU_ACCESS_1",13760],[8,"CACHE_SOURCE_0",13760],[8,"CACHE_SOURCE_1",13760],[8,"CACHE_TAG_ACCESS_0",13760],[8,"CACHE_TAG_ACCESS_1",13760],[8,"CLOCK_GATE",13760],[8,"CPU_PERIPHERAL_INTR",13760],[8,"CPU_PERIPHERAL_STATUS",13760],[8,"DATE",13760],[8,"DMA_APB_I_0",13760],[8,"DMA_APB_I_1",13760],[8,"DMA_APB_I_2",13760],[8,"DMA_APB_I_3",13760],[8,"DMA_RX_I_0",13760],[8,"DMA_RX_I_1",13760],[8,"DMA_RX_I_2",13760],[8,"DMA_RX_I_3",13760],[8,"DMA_TX_I_0",13760],[8,"DMA_TX_I_1",13760],[8,"DMA_TX_I_2",13760],[8,"DMA_TX_I_3",13760],[8,"MAC_DUMP_0",13760],[8,"MAC_DUMP_1",13760],[8,"OCCUPY_0",13760],[8,"OCCUPY_1",13760],[8,"OCCUPY_2",13760],[8,"OCCUPY_3",13760],[8,"PRO_AHB_0",13760],[8,"PRO_AHB_1",13760],[8,"PRO_AHB_2",13760],[8,"PRO_AHB_3",13760],[8,"PRO_AHB_4",13760],[8,"PRO_BOOT_LOCATION_0",13760],[8,"PRO_BOOT_LOCATION_1",13760],[8,"PRO_CACHE_0",13760],[8,"PRO_CACHE_1",13760],[8,"PRO_CACHE_2",13760],[8,"PRO_CACHE_3",13760],[8,"PRO_CACHE_4",13760],[8,"PRO_DPORT_0",13760],[8,"PRO_DPORT_1",13760],[8,"PRO_DPORT_2",13760],[8,"PRO_DPORT_3",13760],[8,"PRO_DPORT_4",13760],[8,"PRO_DPORT_5",13760],[8,"PRO_DPORT_6",13760],[8,"PRO_DPORT_7",13760],[8,"PRO_DRAM0_0",13760],[8,"PRO_DRAM0_1",13760],[8,"PRO_DRAM0_2",13760],[8,"PRO_DRAM0_3",13760],[8,"PRO_DRAM0_4",13760],[8,"PRO_IRAM0_0",13760],[8,"PRO_IRAM0_1",13760],[8,"PRO_IRAM0_2",13760],[8,"PRO_IRAM0_3",13760],[8,"PRO_IRAM0_4",13760],[8,"PRO_IRAM0_5",13760],[8,"PRO_TRACE_0",13760],[8,"PRO_TRACE_1",13760],[8,"SDIO_0",13760],[8,"SDIO_1",13760],[8,"R",13969],[8,"APB_PERIPHERAL_LOCK_R",13969],[8,"W",13969],[5,"APB_PERIPHERAL_0_SPEC",13969],[8,"APB_PERIPHERAL_LOCK_W",13969],[8,"R",13984],[8,"APB_PERIPHERAL_SPLIT_BURST_R",13984],[8,"W",13984],[5,"APB_PERIPHERAL_1_SPEC",13984],[8,"APB_PERIPHERAL_SPLIT_BURST_W",13984],[8,"R",13999],[8,"APB_PERI_BYTE_ERROR_CLR_R",13999],[8,"W",13999],[5,"APB_PERIPHERAL_INTR_SPEC",13999],[8,"APB_PERI_BYTE_ERROR_CLR_W",13999],[8,"APB_PERI_BYTE_ERROR_EN_R",13999],[8,"APB_PERI_BYTE_ERROR_EN_W",13999],[8,"APB_PERI_BYTE_ERROR_INTR_R",13999],[8,"R",14020],[8,"APB_PERI_BYTE_ERROR_ADDR_R",14020],[8,"W",14031],[8,"R",14031],[8,"CACHE_MMU_ACCESS_LOCK_R",14031],[5,"CACHE_MMU_ACCESS_0_SPEC",14031],[8,"CACHE_MMU_ACCESS_LOCK_W",14031],[8,"W",14046],[8,"R",14046],[8,"PRO_MMU_RD_ACS_R",14046],[5,"CACHE_MMU_ACCESS_1_SPEC",14046],[8,"PRO_MMU_RD_ACS_W",14046],[8,"PRO_MMU_WR_ACS_R",14046],[8,"PRO_MMU_WR_ACS_W",14046],[8,"W",14065],[8,"R",14065],[8,"CACHE_SOURCE_LOCK_R",14065],[5,"CACHE_SOURCE_0_SPEC",14065],[8,"CACHE_SOURCE_LOCK_W",14065],[8,"W",14080],[8,"R",14080],[8,"PRO_CACHE_D_SOURCE_PRO_DPORT_R",14080],[5,"CACHE_SOURCE_1_SPEC",14080],[8,"PRO_CACHE_D_SOURCE_PRO_DPORT_W",14080],[8,"PRO_CACHE_D_SOURCE_PRO_DRAM0_R",14080],[8,"PRO_CACHE_D_SOURCE_PRO_DRAM0_W",14080],[8,"PRO_CACHE_D_SOURCE_PRO_DROM0_R",14080],[8,"PRO_CACHE_D_SOURCE_PRO_DROM0_W",14080],[8,"PRO_CACHE_I_SOURCE_PRO_DROM0_R",14080],[8,"PRO_CACHE_I_SOURCE_PRO_DROM0_W",14080],[8,"PRO_CACHE_I_SOURCE_PRO_IRAM1_R",14080],[8,"PRO_CACHE_I_SOURCE_PRO_IRAM1_W",14080],[8,"PRO_CACHE_I_SOURCE_PRO_IROM0_R",14080],[8,"PRO_CACHE_I_SOURCE_PRO_IROM0_W",14080],[8,"W",14115],[8,"R",14115],[8,"CACHE_TAG_ACCESS_LOCK_R",14115],[5,"CACHE_TAG_ACCESS_0_SPEC",14115],[8,"CACHE_TAG_ACCESS_LOCK_W",14115],[8,"W",14130],[8,"R",14130],[8,"PRO_D_TAG_RD_ACS_R",14130],[5,"CACHE_TAG_ACCESS_1_SPEC",14130],[8,"PRO_D_TAG_RD_ACS_W",14130],[8,"PRO_D_TAG_WR_ACS_R",14130],[8,"PRO_D_TAG_WR_ACS_W",14130],[8,"PRO_I_TAG_RD_ACS_R",14130],[8,"PRO_I_TAG_RD_ACS_W",14130],[8,"PRO_I_TAG_WR_ACS_R",14130],[8,"PRO_I_TAG_WR_ACS_W",14130],[8,"W",14157],[8,"R",14157],[8,"CLK_EN_R",14157],[5,"CLOCK_GATE_SPEC",14157],[8,"CLK_EN_W",14157],[8,"W",14172],[8,"R",14172],[8,"CPU_PERI_BYTE_ERROR_CLR_R",14172],[5,"CPU_PERIPHERAL_INTR_SPEC",14172],[8,"CPU_PERI_BYTE_ERROR_CLR_W",14172],[8,"CPU_PERI_BYTE_ERROR_EN_R",14172],[8,"CPU_PERI_BYTE_ERROR_EN_W",14172],[8,"CPU_PERI_BYTE_ERROR_INTR_R",14172],[8,"R",14193],[8,"CPU_PERI_BYTE_ERROR_ADDR_R",14193],[8,"W",14204],[8,"R",14204],[8,"DATE_R",14204],[5,"DATE_SPEC",14204],[8,"DATE_W",14204],[8,"W",14219],[8,"R",14219],[8,"DMA_APB_I_LOCK_R",14219],[5,"DMA_APB_I_0_SPEC",14219],[8,"DMA_APB_I_LOCK_W",14219],[8,"W",14234],[8,"R",14234],[8,"DMA_APB_I_SRAM_0_R_R",14234],[5,"DMA_APB_I_1_SPEC",14234],[8,"DMA_APB_I_SRAM_0_R_W",14234],[8,"DMA_APB_I_SRAM_0_W_R",14234],[8,"DMA_APB_I_SRAM_0_W_W",14234],[8,"DMA_APB_I_SRAM_1_R_R",14234],[8,"DMA_APB_I_SRAM_1_R_W",14234],[8,"DMA_APB_I_SRAM_1_W_R",14234],[8,"DMA_APB_I_SRAM_1_W_W",14234],[8,"DMA_APB_I_SRAM_2_R_R",14234],[8,"DMA_APB_I_SRAM_2_R_W",14234],[8,"DMA_APB_I_SRAM_2_W_R",14234],[8,"DMA_APB_I_SRAM_2_W_W",14234],[8,"DMA_APB_I_SRAM_3_R_R",14234],[8,"DMA_APB_I_SRAM_3_R_W",14234],[8,"DMA_APB_I_SRAM_3_W_R",14234],[8,"DMA_APB_I_SRAM_3_W_W",14234],[8,"DMA_APB_I_SRAM_4_H_R_R",14234],[8,"DMA_APB_I_SRAM_4_H_R_W",14234],[8,"DMA_APB_I_SRAM_4_H_W_R",14234],[8,"DMA_APB_I_SRAM_4_H_W_W",14234],[8,"DMA_APB_I_SRAM_4_L_R_R",14234],[8,"DMA_APB_I_SRAM_4_L_R_W",14234],[8,"DMA_APB_I_SRAM_4_L_W_R",14234],[8,"DMA_APB_I_SRAM_4_L_W_W",14234],[8,"DMA_APB_I_SRAM_4_SPLTADDR_R",14234],[8,"DMA_APB_I_SRAM_4_SPLTADDR_W",14234],[8,"W",14297],[8,"R",14297],[8,"DMA_APB_I_ILG_CLR_R",14297],[5,"DMA_APB_I_2_SPEC",14297],[8,"DMA_APB_I_ILG_CLR_W",14297],[8,"DMA_APB_I_ILG_EN_R",14297],[8,"DMA_APB_I_ILG_EN_W",14297],[8,"DMA_APB_I_ILG_INTR_R",14297],[8,"R",14318],[8,"DMA_APB_I_ILG_ST_R",14318],[8,"W",14329],[8,"R",14329],[8,"DMA_RX_I_LOCK_R",14329],[5,"DMA_RX_I_0_SPEC",14329],[8,"DMA_RX_I_LOCK_W",14329],[8,"W",14344],[8,"R",14344],[8,"DMA_RX_I_SRAM_0_R_R",14344],[5,"DMA_RX_I_1_SPEC",14344],[8,"DMA_RX_I_SRAM_0_R_W",14344],[8,"DMA_RX_I_SRAM_0_W_R",14344],[8,"DMA_RX_I_SRAM_0_W_W",14344],[8,"DMA_RX_I_SRAM_1_R_R",14344],[8,"DMA_RX_I_SRAM_1_R_W",14344],[8,"DMA_RX_I_SRAM_1_W_R",14344],[8,"DMA_RX_I_SRAM_1_W_W",14344],[8,"DMA_RX_I_SRAM_2_R_R",14344],[8,"DMA_RX_I_SRAM_2_R_W",14344],[8,"DMA_RX_I_SRAM_2_W_R",14344],[8,"DMA_RX_I_SRAM_2_W_W",14344],[8,"DMA_RX_I_SRAM_3_R_R",14344],[8,"DMA_RX_I_SRAM_3_R_W",14344],[8,"DMA_RX_I_SRAM_3_W_R",14344],[8,"DMA_RX_I_SRAM_3_W_W",14344],[8,"DMA_RX_I_SRAM_4_H_R_R",14344],[8,"DMA_RX_I_SRAM_4_H_R_W",14344],[8,"DMA_RX_I_SRAM_4_H_W_R",14344],[8,"DMA_RX_I_SRAM_4_H_W_W",14344],[8,"DMA_RX_I_SRAM_4_L_R_R",14344],[8,"DMA_RX_I_SRAM_4_L_R_W",14344],[8,"DMA_RX_I_SRAM_4_L_W_R",14344],[8,"DMA_RX_I_SRAM_4_L_W_W",14344],[8,"DMA_RX_I_SRAM_4_SPLTADDR_R",14344],[8,"DMA_RX_I_SRAM_4_SPLTADDR_W",14344],[8,"W",14407],[8,"R",14407],[8,"DMA_RX_I_ILG_CLR_R",14407],[5,"DMA_RX_I_2_SPEC",14407],[8,"DMA_RX_I_ILG_CLR_W",14407],[8,"DMA_RX_I_ILG_EN_R",14407],[8,"DMA_RX_I_ILG_EN_W",14407],[8,"DMA_RX_I_ILG_INTR_R",14407],[8,"R",14428],[8,"DMA_RX_I_ILG_ST_R",14428],[8,"W",14439],[8,"R",14439],[8,"DMA_TX_I_LOCK_R",14439],[5,"DMA_TX_I_0_SPEC",14439],[8,"DMA_TX_I_LOCK_W",14439],[8,"W",14454],[8,"R",14454],[8,"DMA_TX_I_SRAM_0_R_R",14454],[5,"DMA_TX_I_1_SPEC",14454],[8,"DMA_TX_I_SRAM_0_R_W",14454],[8,"DMA_TX_I_SRAM_0_W_R",14454],[8,"DMA_TX_I_SRAM_0_W_W",14454],[8,"DMA_TX_I_SRAM_1_R_R",14454],[8,"DMA_TX_I_SRAM_1_R_W",14454],[8,"DMA_TX_I_SRAM_1_W_R",14454],[8,"DMA_TX_I_SRAM_1_W_W",14454],[8,"DMA_TX_I_SRAM_2_R_R",14454],[8,"DMA_TX_I_SRAM_2_R_W",14454],[8,"DMA_TX_I_SRAM_2_W_R",14454],[8,"DMA_TX_I_SRAM_2_W_W",14454],[8,"DMA_TX_I_SRAM_3_R_R",14454],[8,"DMA_TX_I_SRAM_3_R_W",14454],[8,"DMA_TX_I_SRAM_3_W_R",14454],[8,"DMA_TX_I_SRAM_3_W_W",14454],[8,"DMA_TX_I_SRAM_4_H_R_R",14454],[8,"DMA_TX_I_SRAM_4_H_R_W",14454],[8,"DMA_TX_I_SRAM_4_H_W_R",14454],[8,"DMA_TX_I_SRAM_4_H_W_W",14454],[8,"DMA_TX_I_SRAM_4_L_R_R",14454],[8,"DMA_TX_I_SRAM_4_L_R_W",14454],[8,"DMA_TX_I_SRAM_4_L_W_R",14454],[8,"DMA_TX_I_SRAM_4_L_W_W",14454],[8,"DMA_TX_I_SRAM_4_SPLTADDR_R",14454],[8,"DMA_TX_I_SRAM_4_SPLTADDR_W",14454],[8,"W",14517],[8,"R",14517],[8,"DMA_TX_I_ILG_CLR_R",14517],[5,"DMA_TX_I_2_SPEC",14517],[8,"DMA_TX_I_ILG_CLR_W",14517],[8,"DMA_TX_I_ILG_EN_R",14517],[8,"DMA_TX_I_ILG_EN_W",14517],[8,"DMA_TX_I_ILG_INTR_R",14517],[8,"R",14538],[8,"DMA_TX_I_ILG_ST_R",14538],[8,"W",14549],[8,"R",14549],[8,"MAC_DUMP_LOCK_R",14549],[5,"MAC_DUMP_0_SPEC",14549],[8,"MAC_DUMP_LOCK_W",14549],[8,"W",14564],[8,"R",14564],[8,"MAC_DUMP_CONNECT_R",14564],[5,"MAC_DUMP_1_SPEC",14564],[8,"MAC_DUMP_CONNECT_W",14564],[8,"W",14579],[8,"R",14579],[8,"OCCUPY_LOCK_R",14579],[5,"OCCUPY_0_SPEC",14579],[8,"OCCUPY_LOCK_W",14579],[8,"W",14594],[8,"R",14594],[8,"OCCUPY_CACHE_R",14594],[5,"OCCUPY_1_SPEC",14594],[8,"OCCUPY_CACHE_W",14594],[8,"W",14609],[8,"R",14609],[8,"OCCUPY_MAC_DUMP_R",14609],[5,"OCCUPY_2_SPEC",14609],[8,"OCCUPY_MAC_DUMP_W",14609],[8,"W",14624],[8,"R",14624],[8,"OCCUPY_PRO_TRACE_R",14624],[5,"OCCUPY_3_SPEC",14624],[8,"OCCUPY_PRO_TRACE_W",14624],[8,"W",14639],[8,"R",14639],[8,"PRO_AHB_LOCK_R",14639],[5,"PRO_AHB_0_SPEC",14639],[8,"PRO_AHB_LOCK_W",14639],[8,"W",14654],[8,"R",14654],[8,"PRO_AHB_RTCSLOW_0_H_F_R",14654],[5,"PRO_AHB_1_SPEC",14654],[8,"PRO_AHB_RTCSLOW_0_H_F_W",14654],[8,"PRO_AHB_RTCSLOW_0_H_R_R",14654],[8,"PRO_AHB_RTCSLOW_0_H_R_W",14654],[8,"PRO_AHB_RTCSLOW_0_H_W_R",14654],[8,"PRO_AHB_RTCSLOW_0_H_W_W",14654],[8,"PRO_AHB_RTCSLOW_0_L_F_R",14654],[8,"PRO_AHB_RTCSLOW_0_L_F_W",14654],[8,"PRO_AHB_RTCSLOW_0_L_R_R",14654],[8,"PRO_AHB_RTCSLOW_0_L_R_W",14654],[8,"PRO_AHB_RTCSLOW_0_L_W_R",14654],[8,"PRO_AHB_RTCSLOW_0_L_W_W",14654],[8,"PRO_AHB_RTCSLOW_0_SPLTADDR_R",14654],[8,"PRO_AHB_RTCSLOW_0_SPLTADDR_W",14654],[8,"W",14693],[8,"R",14693],[8,"PRO_AHB_RTCSLOW_1_H_F_R",14693],[5,"PRO_AHB_2_SPEC",14693],[8,"PRO_AHB_RTCSLOW_1_H_F_W",14693],[8,"PRO_AHB_RTCSLOW_1_H_R_R",14693],[8,"PRO_AHB_RTCSLOW_1_H_R_W",14693],[8,"PRO_AHB_RTCSLOW_1_H_W_R",14693],[8,"PRO_AHB_RTCSLOW_1_H_W_W",14693],[8,"PRO_AHB_RTCSLOW_1_L_F_R",14693],[8,"PRO_AHB_RTCSLOW_1_L_F_W",14693],[8,"PRO_AHB_RTCSLOW_1_L_R_R",14693],[8,"PRO_AHB_RTCSLOW_1_L_R_W",14693],[8,"PRO_AHB_RTCSLOW_1_L_W_R",14693],[8,"PRO_AHB_RTCSLOW_1_L_W_W",14693],[8,"PRO_AHB_RTCSLOW_1_SPLTADDR_R",14693],[8,"PRO_AHB_RTCSLOW_1_SPLTADDR_W",14693],[8,"W",14732],[8,"R",14732],[8,"PRO_AHB_ILG_CLR_R",14732],[5,"PRO_AHB_3_SPEC",14732],[8,"PRO_AHB_ILG_CLR_W",14732],[8,"PRO_AHB_ILG_EN_R",14732],[8,"PRO_AHB_ILG_EN_W",14732],[8,"PRO_AHB_ILG_INTR_R",14732],[8,"R",14753],[8,"PRO_AHB_ILG_ST_R",14753],[8,"W",14764],[8,"R",14764],[8,"PRO_BOOT_LOCATION_LOCK_R",14764],[5,"PRO_BOOT_LOCATION_0_SPEC",14764],[8,"PRO_BOOT_LOCATION_LOCK_W",14764],[8,"W",14779],[8,"R",14779],[8,"PRO_BOOT_REMAP_R",14779],[5,"PRO_BOOT_LOCATION_1_SPEC",14779],[8,"PRO_BOOT_REMAP_W",14779],[8,"W",14794],[8,"R",14794],[8,"PRO_CACHE_LOCK_R",14794],[5,"PRO_CACHE_0_SPEC",14794],[8,"PRO_CACHE_LOCK_W",14794],[8,"W",14809],[8,"R",14809],[8,"PRO_CACHE_CONNECT_R",14809],[5,"PRO_CACHE_1_SPEC",14809],[8,"PRO_CACHE_CONNECT_W",14809],[8,"W",14824],[8,"R",14824],[8,"PRO_CACHE_ILG_CLR_R",14824],[5,"PRO_CACHE_2_SPEC",14824],[8,"PRO_CACHE_ILG_CLR_W",14824],[8,"PRO_CACHE_ILG_EN_R",14824],[8,"PRO_CACHE_ILG_EN_W",14824],[8,"PRO_CACHE_ILG_INTR_R",14824],[8,"R",14845],[8,"PRO_CACHE_ILG_ST_I_R",14845],[8,"R",14856],[8,"PRO_CACHE_ILG_ST_D_R",14856],[8,"W",14867],[8,"R",14867],[8,"PRO_DPORT_LOCK_R",14867],[5,"PRO_DPORT_0_SPEC",14867],[8,"PRO_DPORT_LOCK_W",14867],[8,"W",14882],[8,"R",14882],[8,"PRO_DPORT_APB_PERIPHERAL_FORBID_R",14882],[5,"PRO_DPORT_1_SPEC",14882],[8,"PRO_DPORT_APB_PERIPHERAL_FORBID_W",14882],[8,"PRO_DPORT_RESERVE_FIFO_VALID_R",14882],[8,"PRO_DPORT_RESERVE_FIFO_VALID_W",14882],[8,"PRO_DPORT_RTCSLOW_H_R_R",14882],[8,"PRO_DPORT_RTCSLOW_H_R_W",14882],[8,"PRO_DPORT_RTCSLOW_H_W_R",14882],[8,"PRO_DPORT_RTCSLOW_H_W_W",14882],[8,"PRO_DPORT_RTCSLOW_L_R_R",14882],[8,"PRO_DPORT_RTCSLOW_L_R_W",14882],[8,"PRO_DPORT_RTCSLOW_L_W_R",14882],[8,"PRO_DPORT_RTCSLOW_L_W_W",14882],[8,"PRO_DPORT_RTCSLOW_SPLTADDR_R",14882],[8,"PRO_DPORT_RTCSLOW_SPLTADDR_W",14882],[8,"W",14921],[8,"R",14921],[8,"PRO_DPORT_RESERVE_FIFO_0_R",14921],[5,"PRO_DPORT_2_SPEC",14921],[8,"PRO_DPORT_RESERVE_FIFO_0_W",14921],[8,"W",14936],[8,"R",14936],[8,"PRO_DPORT_RESERVE_FIFO_1_R",14936],[5,"PRO_DPORT_3_SPEC",14936],[8,"PRO_DPORT_RESERVE_FIFO_1_W",14936],[8,"W",14951],[8,"R",14951],[8,"PRO_DPORT_RESERVE_FIFO_2_R",14951],[5,"PRO_DPORT_4_SPEC",14951],[8,"PRO_DPORT_RESERVE_FIFO_2_W",14951],[8,"W",14966],[8,"R",14966],[8,"PRO_DPORT_RESERVE_FIFO_3_R",14966],[5,"PRO_DPORT_5_SPEC",14966],[8,"PRO_DPORT_RESERVE_FIFO_3_W",14966],[8,"W",14981],[8,"R",14981],[8,"PRO_DPORT_ILG_CLR_R",14981],[5,"PRO_DPORT_6_SPEC",14981],[8,"PRO_DPORT_ILG_CLR_W",14981],[8,"PRO_DPORT_ILG_EN_R",14981],[8,"PRO_DPORT_ILG_EN_W",14981],[8,"PRO_DPORT_ILG_INTR_R",14981],[8,"R",15002],[8,"PRO_DPORT_ILG_ST_R",15002],[8,"W",15013],[8,"R",15013],[8,"PRO_DRAM0_LOCK_R",15013],[5,"PRO_DRAM0_0_SPEC",15013],[8,"PRO_DRAM0_LOCK_W",15013],[8,"W",15028],[8,"R",15028],[8,"PRO_DRAM0_SRAM_0_R_R",15028],[5,"PRO_DRAM0_1_SPEC",15028],[8,"PRO_DRAM0_SRAM_0_R_W",15028],[8,"PRO_DRAM0_SRAM_0_W_R",15028],[8,"PRO_DRAM0_SRAM_0_W_W",15028],[8,"PRO_DRAM0_SRAM_1_R_R",15028],[8,"PRO_DRAM0_SRAM_1_R_W",15028],[8,"PRO_DRAM0_SRAM_1_W_R",15028],[8,"PRO_DRAM0_SRAM_1_W_W",15028],[8,"PRO_DRAM0_SRAM_2_R_R",15028],[8,"PRO_DRAM0_SRAM_2_R_W",15028],[8,"PRO_DRAM0_SRAM_2_W_R",15028],[8,"PRO_DRAM0_SRAM_2_W_W",15028],[8,"PRO_DRAM0_SRAM_3_R_R",15028],[8,"PRO_DRAM0_SRAM_3_R_W",15028],[8,"PRO_DRAM0_SRAM_3_W_R",15028],[8,"PRO_DRAM0_SRAM_3_W_W",15028],[8,"PRO_DRAM0_SRAM_4_H_R_R",15028],[8,"PRO_DRAM0_SRAM_4_H_R_W",15028],[8,"PRO_DRAM0_SRAM_4_H_W_R",15028],[8,"PRO_DRAM0_SRAM_4_H_W_W",15028],[8,"PRO_DRAM0_SRAM_4_L_R_R",15028],[8,"PRO_DRAM0_SRAM_4_L_R_W",15028],[8,"PRO_DRAM0_SRAM_4_L_W_R",15028],[8,"PRO_DRAM0_SRAM_4_L_W_W",15028],[8,"PRO_DRAM0_SRAM_4_SPLTADDR_R",15028],[8,"PRO_DRAM0_SRAM_4_SPLTADDR_W",15028],[8,"W",15091],[8,"R",15091],[8,"PRO_DRAM0_RTCFAST_H_R_R",15091],[5,"PRO_DRAM0_2_SPEC",15091],[8,"PRO_DRAM0_RTCFAST_H_R_W",15091],[8,"PRO_DRAM0_RTCFAST_H_W_R",15091],[8,"PRO_DRAM0_RTCFAST_H_W_W",15091],[8,"PRO_DRAM0_RTCFAST_L_R_R",15091],[8,"PRO_DRAM0_RTCFAST_L_R_W",15091],[8,"PRO_DRAM0_RTCFAST_L_W_R",15091],[8,"PRO_DRAM0_RTCFAST_L_W_W",15091],[8,"PRO_DRAM0_RTCFAST_SPLTADDR_R",15091],[8,"PRO_DRAM0_RTCFAST_SPLTADDR_W",15091],[8,"W",15122],[8,"R",15122],[8,"PRO_DRAM0_ILG_CLR_R",15122],[5,"PRO_DRAM0_3_SPEC",15122],[8,"PRO_DRAM0_ILG_CLR_W",15122],[8,"PRO_DRAM0_ILG_EN_R",15122],[8,"PRO_DRAM0_ILG_EN_W",15122],[8,"PRO_DRAM0_ILG_INTR_R",15122],[8,"R",15143],[8,"PRO_DRAM0_ILG_ST_R",15143],[8,"W",15154],[8,"R",15154],[8,"PRO_IRAM0_LOCK_R",15154],[5,"PRO_IRAM0_0_SPEC",15154],[8,"PRO_IRAM0_LOCK_W",15154],[8,"W",15169],[8,"R",15169],[8,"PRO_IRAM0_SRAM_0_F_R",15169],[5,"PRO_IRAM0_1_SPEC",15169],[8,"PRO_IRAM0_SRAM_0_F_W",15169],[8,"PRO_IRAM0_SRAM_0_R_R",15169],[8,"PRO_IRAM0_SRAM_0_R_W",15169],[8,"PRO_IRAM0_SRAM_0_W_R",15169],[8,"PRO_IRAM0_SRAM_0_W_W",15169],[8,"PRO_IRAM0_SRAM_1_F_R",15169],[8,"PRO_IRAM0_SRAM_1_F_W",15169],[8,"PRO_IRAM0_SRAM_1_R_R",15169],[8,"PRO_IRAM0_SRAM_1_R_W",15169],[8,"PRO_IRAM0_SRAM_1_W_R",15169],[8,"PRO_IRAM0_SRAM_1_W_W",15169],[8,"PRO_IRAM0_SRAM_2_F_R",15169],[8,"PRO_IRAM0_SRAM_2_F_W",15169],[8,"PRO_IRAM0_SRAM_2_R_R",15169],[8,"PRO_IRAM0_SRAM_2_R_W",15169],[8,"PRO_IRAM0_SRAM_2_W_R",15169],[8,"PRO_IRAM0_SRAM_2_W_W",15169],[8,"PRO_IRAM0_SRAM_3_F_R",15169],[8,"PRO_IRAM0_SRAM_3_F_W",15169],[8,"PRO_IRAM0_SRAM_3_R_R",15169],[8,"PRO_IRAM0_SRAM_3_R_W",15169],[8,"PRO_IRAM0_SRAM_3_W_R",15169],[8,"PRO_IRAM0_SRAM_3_W_W",15169],[8,"W",15228],[8,"R",15228],[8,"PRO_IRAM0_SRAM_4_H_F_R",15228],[5,"PRO_IRAM0_2_SPEC",15228],[8,"PRO_IRAM0_SRAM_4_H_F_W",15228],[8,"PRO_IRAM0_SRAM_4_H_R_R",15228],[8,"PRO_IRAM0_SRAM_4_H_R_W",15228],[8,"PRO_IRAM0_SRAM_4_H_W_R",15228],[8,"PRO_IRAM0_SRAM_4_H_W_W",15228],[8,"PRO_IRAM0_SRAM_4_L_F_R",15228],[8,"PRO_IRAM0_SRAM_4_L_F_W",15228],[8,"PRO_IRAM0_SRAM_4_L_R_R",15228],[8,"PRO_IRAM0_SRAM_4_L_R_W",15228],[8,"PRO_IRAM0_SRAM_4_L_W_R",15228],[8,"PRO_IRAM0_SRAM_4_L_W_W",15228],[8,"PRO_IRAM0_SRAM_4_SPLTADDR_R",15228],[8,"PRO_IRAM0_SRAM_4_SPLTADDR_W",15228],[8,"W",15267],[8,"R",15267],[8,"PRO_IRAM0_RTCFAST_H_F_R",15267],[5,"PRO_IRAM0_3_SPEC",15267],[8,"PRO_IRAM0_RTCFAST_H_F_W",15267],[8,"PRO_IRAM0_RTCFAST_H_R_R",15267],[8,"PRO_IRAM0_RTCFAST_H_R_W",15267],[8,"PRO_IRAM0_RTCFAST_H_W_R",15267],[8,"PRO_IRAM0_RTCFAST_H_W_W",15267],[8,"PRO_IRAM0_RTCFAST_L_F_R",15267],[8,"PRO_IRAM0_RTCFAST_L_F_W",15267],[8,"PRO_IRAM0_RTCFAST_L_R_R",15267],[8,"PRO_IRAM0_RTCFAST_L_R_W",15267],[8,"PRO_IRAM0_RTCFAST_L_W_R",15267],[8,"PRO_IRAM0_RTCFAST_L_W_W",15267],[8,"PRO_IRAM0_RTCFAST_SPLTADDR_R",15267],[8,"PRO_IRAM0_RTCFAST_SPLTADDR_W",15267],[8,"W",15306],[8,"R",15306],[8,"PRO_IRAM0_ILG_CLR_R",15306],[5,"PRO_IRAM0_4_SPEC",15306],[8,"PRO_IRAM0_ILG_CLR_W",15306],[8,"PRO_IRAM0_ILG_EN_R",15306],[8,"PRO_IRAM0_ILG_EN_W",15306],[8,"PRO_IRAM0_ILG_INTR_R",15306],[8,"R",15327],[8,"PRO_IRAM0_ILG_ST_R",15327],[8,"W",15338],[8,"R",15338],[8,"PRO_TRACE_LOCK_R",15338],[5,"PRO_TRACE_0_SPEC",15338],[8,"PRO_TRACE_LOCK_W",15338],[8,"W",15353],[8,"R",15353],[8,"PRO_TRACE_DISABLE_R",15353],[5,"PRO_TRACE_1_SPEC",15353],[8,"PRO_TRACE_DISABLE_W",15353],[8,"W",15368],[8,"R",15368],[8,"SDIO_LOCK_R",15368],[5,"SDIO_0_SPEC",15368],[8,"SDIO_LOCK_W",15368],[8,"W",15383],[8,"R",15383],[8,"SDIO_DISABLE_R",15383],[5,"SDIO_1_SPEC",15383],[8,"SDIO_DISABLE_W",15383],[8,"APB_CONF",15398],[8,"CH_RX_CARRIER_RM",15398],[8,"CH_TX_LIM",15398],[8,"CHADDR",15398],[8,"CHCARRIER_DUTY",15398],[8,"CHCONF0",15398],[8,"CHCONF1",15398],[8,"CHDATA",15398],[8,"CHSTATUS",15398],[8,"DATE",15398],[8,"INT_CLR",15398],[8,"INT_ENA",15398],[8,"INT_RAW",15398],[8,"INT_ST",15398],[8,"REF_CNT_RST",15398],[8,"TX_SIM",15398],[8,"R",15494],[8,"APB_FIFO_MASK_R",15494],[8,"W",15494],[5,"APB_CONF_SPEC",15494],[8,"APB_FIFO_MASK_W",15494],[8,"CLK_EN_R",15494],[8,"CLK_EN_W",15494],[8,"MEM_CLK_FORCE_ON_R",15494],[8,"MEM_CLK_FORCE_ON_W",15494],[8,"MEM_FORCE_PD_R",15494],[8,"MEM_FORCE_PD_W",15494],[8,"MEM_FORCE_PU_R",15494],[8,"MEM_FORCE_PU_W",15494],[8,"MEM_TX_WRAP_EN_R",15494],[8,"MEM_TX_WRAP_EN_W",15494],[8,"W",15529],[8,"R",15529],[8,"CARRIER_HIGH_THRES_R",15529],[5,"CH_RX_CARRIER_RM_SPEC",15529],[8,"CARRIER_HIGH_THRES_W",15529],[8,"CARRIER_LOW_THRES_R",15529],[8,"CARRIER_LOW_THRES_W",15529],[8,"W",15548],[5,"CH_TX_LIM_SPEC",15548],[8,"LOOP_COUNT_RESET_W",15548],[8,"R",15548],[8,"TX_LIM_R",15548],[8,"TX_LIM_W",15548],[8,"TX_LOOP_CNT_EN_R",15548],[8,"TX_LOOP_CNT_EN_W",15548],[8,"TX_LOOP_NUM_R",15548],[8,"TX_LOOP_NUM_W",15548],[8,"R",15573],[8,"APB_MEM_RADDR_R",15573],[8,"APB_MEM_WADDR_R",15573],[8,"W",15586],[8,"R",15586],[8,"CARRIER_HIGH_R",15586],[5,"CHCARRIER_DUTY_SPEC",15586],[8,"CARRIER_HIGH_W",15586],[8,"CARRIER_LOW_R",15586],[8,"CARRIER_LOW_W",15586],[8,"W",15605],[8,"R",15605],[8,"CARRIER_EFF_EN_R",15605],[5,"CHCONF0_SPEC",15605],[8,"CARRIER_EFF_EN_W",15605],[8,"CARRIER_EN_R",15605],[8,"CARRIER_EN_W",15605],[8,"CARRIER_OUT_LV_R",15605],[8,"CARRIER_OUT_LV_W",15605],[8,"DIV_CNT_R",15605],[8,"DIV_CNT_W",15605],[8,"IDLE_THRES_R",15605],[8,"IDLE_THRES_W",15605],[8,"MEM_SIZE_R",15605],[8,"MEM_SIZE_W",15605],[8,"W",15640],[5,"CHCONF1_SPEC",15640],[8,"APB_MEM_RST_W",15640],[8,"R",15640],[8,"CHK_RX_CARRIER_EN_R",15640],[8,"CHK_RX_CARRIER_EN_W",15640],[8,"IDLE_OUT_EN_R",15640],[8,"IDLE_OUT_EN_W",15640],[8,"IDLE_OUT_LV_R",15640],[8,"IDLE_OUT_LV_W",15640],[8,"MEM_OWNER_R",15640],[8,"MEM_OWNER_W",15640],[8,"MEM_RD_RST_W",15640],[8,"MEM_WR_RST_W",15640],[8,"REF_ALWAYS_ON_R",15640],[8,"REF_ALWAYS_ON_W",15640],[8,"RX_EN_R",15640],[8,"RX_EN_W",15640],[8,"RX_FILTER_EN_R",15640],[8,"RX_FILTER_EN_W",15640],[8,"RX_FILTER_THRES_R",15640],[8,"RX_FILTER_THRES_W",15640],[8,"TX_CONTI_MODE_R",15640],[8,"TX_CONTI_MODE_W",15640],[8,"TX_START_R",15640],[8,"TX_START_W",15640],[8,"TX_STOP_R",15640],[8,"TX_STOP_W",15640],[8,"W",15701],[8,"R",15701],[8,"DATA_R",15701],[5,"CHDATA_SPEC",15701],[8,"DATA_W",15701],[8,"R",15716],[8,"APB_MEM_RD_ERR_R",15716],[8,"APB_MEM_WR_ERR_R",15716],[8,"MEM_EMPTY_R",15716],[8,"MEM_FULL_R",15716],[8,"MEM_OWNER_ERR_R",15716],[8,"MEM_RADDR_EX_R",15716],[8,"MEM_WADDR_EX_R",15716],[8,"STATE_R",15716],[8,"W",15741],[8,"R",15741],[8,"DATE_R",15741],[5,"DATE_SPEC",15741],[8,"DATE_W",15741],[8,"W",15756],[5,"INT_CLR_SPEC",15756],[8,"CH_ERR_W",15756],[8,"CH_RX_END_W",15756],[8,"CH_TX_END_W",15756],[8,"CH_TX_LOOP_W",15756],[8,"CH_TX_THR_EVENT_W",15756],[8,"W",15796],[8,"R",15796],[8,"CH_ERR_R",15796],[5,"INT_ENA_SPEC",15796],[8,"CH_ERR_W",15796],[8,"CH_RX_END_R",15796],[8,"CH_RX_END_W",15796],[8,"CH_TX_END_R",15796],[8,"CH_TX_END_W",15796],[8,"CH_TX_LOOP_R",15796],[8,"CH_TX_LOOP_W",15796],[8,"CH_TX_THR_EVENT_R",15796],[8,"CH_TX_THR_EVENT_W",15796],[8,"R",15872],[8,"CH_ERR_R",15872],[8,"CH_RX_END_R",15872],[8,"CH_TX_END_R",15872],[8,"CH_TX_LOOP_R",15872],[8,"CH_TX_THR_EVENT_R",15872],[8,"R",15916],[8,"CH_ERR_R",15916],[8,"CH_RX_END_R",15916],[8,"CH_TX_END_R",15916],[8,"CH_TX_LOOP_R",15916],[8,"CH_TX_THR_EVENT_R",15916],[8,"W",15960],[8,"R",15960],[8,"CH0_R",15960],[5,"REF_CNT_RST_SPEC",15960],[8,"CH0_W",15960],[8,"CH1_R",15960],[8,"CH1_W",15960],[8,"CH2_R",15960],[8,"CH2_W",15960],[8,"CH3_R",15960],[8,"CH3_W",15960],[8,"W",15987],[8,"R",15987],[8,"CH0_R",15987],[5,"TX_SIM_SPEC",15987],[8,"CH0_W",15987],[8,"CH1_R",15987],[8,"CH1_W",15987],[8,"CH2_R",15987],[8,"CH2_W",15987],[8,"CH3_R",15987],[8,"CH3_W",15987],[8,"EN_R",15987],[8,"EN_W",15987],[8,"DATA",16018],[8,"CLEAN",16038],[8,"CLEAR_INTERRUPT",16038],[8,"CONSTANT_TIME",16038],[8,"DATE",16038],[8,"IDLE",16038],[8,"INTERRUPT_ENA",16038],[8,"M_MEM",16038],[8,"M_PRIME",16038],[8,"MODE",16038],[8,"MODEXP_START",16038],[8,"MODMULT_START",16038],[8,"MULT_START",16038],[8,"SEARCH_ENABLE",16038],[8,"SEARCH_POS",16038],[8,"X_MEM",16038],[8,"Y_MEM",16038],[8,"Z_MEM",16038],[8,"R",16101],[8,"CLEAN_R",16101],[8,"W",16112],[5,"CLEAR_INTERRUPT_SPEC",16112],[8,"CLEAR_INTERRUPT_W",16112],[8,"W",16124],[8,"R",16124],[8,"CONSTANT_TIME_R",16124],[5,"CONSTANT_TIME_SPEC",16124],[8,"CONSTANT_TIME_W",16124],[8,"W",16139],[8,"R",16139],[8,"DATE_R",16139],[5,"DATE_SPEC",16139],[8,"DATE_W",16139],[8,"R",16154],[8,"IDLE_R",16154],[8,"W",16165],[8,"R",16165],[8,"INTERRUPT_ENA_R",16165],[5,"INTERRUPT_ENA_SPEC",16165],[8,"INTERRUPT_ENA_W",16165],[8,"W",16180],[8,"W",16190],[8,"R",16190],[8,"M_PRIME_R",16190],[5,"M_PRIME_SPEC",16190],[8,"M_PRIME_W",16190],[8,"W",16205],[8,"R",16205],[8,"MODE_R",16205],[5,"MODE_SPEC",16205],[8,"MODE_W",16205],[8,"W",16220],[5,"MODEXP_START_SPEC",16220],[8,"MODEXP_START_W",16220],[8,"W",16232],[5,"MODMULT_START_SPEC",16232],[8,"MODMULT_START_W",16232],[8,"W",16244],[5,"MULT_START_SPEC",16244],[8,"MULT_START_W",16244],[8,"W",16256],[8,"R",16256],[8,"SEARCH_ENABLE_R",16256],[5,"SEARCH_ENABLE_SPEC",16256],[8,"SEARCH_ENABLE_W",16256],[8,"W",16271],[8,"R",16271],[8,"SEARCH_POS_R",16271],[5,"SEARCH_POS_SPEC",16271],[8,"SEARCH_POS_W",16271],[8,"W",16286],[8,"W",16296],[8,"W",16306],[8,"ANA_CONF",16317],[8,"BIAS_CONF",16317],[8,"BROWN_OUT",16317],[8,"CLK_CONF",16317],[8,"COCPU_CTRL",16317],[8,"CPU_PERIOD_CONF",16317],[8,"DATE",16317],[8,"DIAG0",16317],[8,"DIG_ISO",16317],[8,"DIG_PAD_HOLD",16317],[8,"DIG_PWC",16317],[8,"EXT_WAKEUP1",16317],[8,"EXT_WAKEUP1_STATUS",16317],[8,"EXT_WAKEUP_CONF",16317],[8,"EXT_XTL_CONF",16317],[8,"INT_CLR_RTC",16317],[8,"INT_ENA_RTC",16317],[8,"INT_RAW_RTC",16317],[8,"INT_ST_RTC",16317],[8,"LOW_POWER_ST",16317],[8,"OPTIONS0",16317],[8,"OPTIONS1",16317],[8,"PAD_HOLD",16317],[8,"PWC",16317],[8,"REG",16317],[8,"RESET_STATE",16317],[8,"SDIO_ACT_CONF",16317],[8,"SDIO_CONF",16317],[8,"SLOW_CLK_CONF",16317],[8,"SLP_REJECT_CAUSE",16317],[8,"SLP_REJECT_CONF",16317],[8,"SLP_TIMER0",16317],[8,"SLP_TIMER1",16317],[8,"SLP_WAKEUP_CAUSE",16317],[8,"STATE0",16317],[8,"STORE0",16317],[8,"STORE1",16317],[8,"STORE2",16317],[8,"STORE3",16317],[8,"STORE4",16317],[8,"STORE5",16317],[8,"STORE6",16317],[8,"STORE7",16317],[8,"SW_CPU_STALL",16317],[8,"SWD_CONF",16317],[8,"SWD_WPROTECT",16317],[8,"TIME_HIGH0",16317],[8,"TIME_HIGH1",16317],[8,"TIME_LOW0",16317],[8,"TIME_LOW1",16317],[8,"TIME_UPDATE",16317],[8,"TIMER1",16317],[8,"TIMER2",16317],[8,"TIMER3",16317],[8,"TIMER4",16317],[8,"TIMER5",16317],[8,"TIMER6",16317],[8,"TOUCH_APPROACH",16317],[8,"TOUCH_CTRL1",16317],[8,"TOUCH_CTRL2",16317],[8,"TOUCH_FILTER_CTRL",16317],[8,"TOUCH_SCAN_CTRL",16317],[8,"TOUCH_SLP_THRES",16317],[8,"TOUCH_TIMEOUT_CTRL",16317],[8,"ULP_CP_CTRL",16317],[8,"ULP_CP_TIMER",16317],[8,"ULP_CP_TIMER_1",16317],[8,"USB_CONF",16317],[8,"WAKEUP_STATE",16317],[8,"WDTCONFIG0",16317],[8,"WDTCONFIG1",16317],[8,"WDTCONFIG2",16317],[8,"WDTCONFIG3",16317],[8,"WDTCONFIG4",16317],[8,"WDTFEED",16317],[8,"WDTWPROTECT",16317],[8,"XTAL32K_CLK_FACTOR",16317],[8,"XTAL32K_CONF",16317],[8,"R",16559],[8,"BBPLL_CAL_SLP_START_R",16559],[8,"W",16559],[5,"ANA_CONF_SPEC",16559],[8,"BBPLL_CAL_SLP_START_W",16559],[8,"CKGEN_I2C_PU_R",16559],[8,"CKGEN_I2C_PU_W",16559],[8,"GLITCH_RST_EN_R",16559],[8,"GLITCH_RST_EN_W",16559],[8,"I2C_RESET_POR_FORCE_PD_R",16559],[8,"I2C_RESET_POR_FORCE_PD_W",16559],[8,"I2C_RESET_POR_FORCE_PU_R",16559],[8,"I2C_RESET_POR_FORCE_PU_W",16559],[8,"PLL_I2C_PU_R",16559],[8,"PLL_I2C_PU_W",16559],[8,"PLLA_FORCE_PD_R",16559],[8,"PLLA_FORCE_PD_W",16559],[8,"PLLA_FORCE_PU_R",16559],[8,"PLLA_FORCE_PU_W",16559],[8,"PVTMON_PU_R",16559],[8,"PVTMON_PU_W",16559],[8,"RFRX_PBUS_PU_R",16559],[8,"RFRX_PBUS_PU_W",16559],[8,"SAR_I2C_FORCE_PD_R",16559],[8,"SAR_I2C_FORCE_PD_W",16559],[8,"SAR_I2C_FORCE_PU_R",16559],[8,"SAR_I2C_FORCE_PU_W",16559],[8,"TXRF_I2C_PU_R",16559],[8,"TXRF_I2C_PU_W",16559],[8,"R",16622],[8,"BIAS_BUF_DEEP_SLP_R",16622],[8,"W",16622],[5,"BIAS_CONF_SPEC",16622],[8,"BIAS_BUF_DEEP_SLP_W",16622],[8,"BIAS_BUF_IDLE_R",16622],[8,"BIAS_BUF_IDLE_W",16622],[8,"BIAS_BUF_MONITOR_R",16622],[8,"BIAS_BUF_MONITOR_W",16622],[8,"BIAS_BUF_WAKE_R",16622],[8,"BIAS_BUF_WAKE_W",16622],[8,"BIAS_SLEEP_DEEP_SLP_R",16622],[8,"BIAS_SLEEP_DEEP_SLP_W",16622],[8,"BIAS_SLEEP_MONITOR_R",16622],[8,"BIAS_SLEEP_MONITOR_W",16622],[8,"DBG_ATTEN_DEEP_SLP_R",16622],[8,"DBG_ATTEN_DEEP_SLP_W",16622],[8,"DBG_ATTEN_MONITOR_R",16622],[8,"DBG_ATTEN_MONITOR_W",16622],[8,"DEC_HEARTBEAT_PERIOD_R",16622],[8,"DEC_HEARTBEAT_PERIOD_W",16622],[8,"DEC_HEARTBEAT_WIDTH_R",16622],[8,"DEC_HEARTBEAT_WIDTH_W",16622],[8,"ENB_SCK_XTAL_R",16622],[8,"ENB_SCK_XTAL_W",16622],[8,"INC_HEARTBEAT_PERIOD_R",16622],[8,"INC_HEARTBEAT_PERIOD_W",16622],[8,"INC_HEARTBEAT_REFRESH_R",16622],[8,"INC_HEARTBEAT_REFRESH_W",16622],[8,"PD_CUR_DEEP_SLP_R",16622],[8,"PD_CUR_DEEP_SLP_W",16622],[8,"PD_CUR_MONITOR_R",16622],[8,"PD_CUR_MONITOR_W",16622],[8,"RST_BIAS_I2C_R",16622],[8,"RST_BIAS_I2C_W",16622],[8,"W",16697],[8,"R",16697],[8,"BROWN_OUT2_ENA_R",16697],[5,"BROWN_OUT_SPEC",16697],[8,"BROWN_OUT2_ENA_W",16697],[8,"CLOSE_FLASH_ENA_R",16697],[8,"CLOSE_FLASH_ENA_W",16697],[8,"CNT_CLR_W",16697],[8,"DET_R",16697],[8,"ENA_R",16697],[8,"ENA_W",16697],[8,"INT_WAIT_R",16697],[8,"INT_WAIT_W",16697],[8,"PD_RF_ENA_R",16697],[8,"PD_RF_ENA_W",16697],[8,"RST_ENA_R",16697],[8,"RST_ENA_W",16697],[8,"RST_SEL_R",16697],[8,"RST_SEL_W",16697],[8,"RST_WAIT_R",16697],[8,"RST_WAIT_W",16697],[8,"R",16744],[8,"ANA_CLK_RTC_SEL_R",16744],[8,"W",16744],[5,"CLK_CONF_SPEC",16744],[8,"ANA_CLK_RTC_SEL_W",16744],[8,"CK8M_DFREQ_R",16744],[8,"CK8M_DFREQ_W",16744],[8,"CK8M_DIV_R",16744],[8,"CK8M_DIV_W",16744],[8,"CK8M_DIV_SEL_R",16744],[8,"CK8M_DIV_SEL_W",16744],[8,"CK8M_DIV_SEL_VLD_R",16744],[8,"CK8M_DIV_SEL_VLD_W",16744],[8,"CK8M_FORCE_NOGATING_R",16744],[8,"CK8M_FORCE_NOGATING_W",16744],[8,"CK8M_FORCE_PD_R",16744],[8,"CK8M_FORCE_PD_W",16744],[8,"CK8M_FORCE_PU_R",16744],[8,"CK8M_FORCE_PU_W",16744],[8,"DIG_CLK8M_D256_EN_R",16744],[8,"DIG_CLK8M_D256_EN_W",16744],[8,"DIG_CLK8M_EN_R",16744],[8,"DIG_CLK8M_EN_W",16744],[8,"DIG_XTAL32K_EN_R",16744],[8,"DIG_XTAL32K_EN_W",16744],[8,"ENB_CK8M_R",16744],[8,"ENB_CK8M_W",16744],[8,"ENB_CK8M_DIV_R",16744],[8,"ENB_CK8M_DIV_W",16744],[8,"FAST_CLK_RTC_SEL_R",16744],[8,"FAST_CLK_RTC_SEL_W",16744],[8,"XTAL_FORCE_NOGATING_R",16744],[8,"XTAL_FORCE_NOGATING_W",16744],[8,"W",16815],[8,"R",16815],[8,"COCPU_CLK_FO_R",16815],[5,"COCPU_CTRL_SPEC",16815],[8,"COCPU_CLK_FO_W",16815],[8,"COCPU_DONE_R",16815],[8,"COCPU_DONE_W",16815],[8,"COCPU_DONE_FORCE_R",16815],[8,"COCPU_DONE_FORCE_W",16815],[8,"COCPU_SEL_R",16815],[8,"COCPU_SEL_W",16815],[8,"COCPU_SHUT_R",16815],[8,"COCPU_SHUT_W",16815],[8,"COCPU_SHUT_2_CLK_DIS_R",16815],[8,"COCPU_SHUT_2_CLK_DIS_W",16815],[8,"COCPU_SHUT_RESET_EN_R",16815],[8,"COCPU_SHUT_RESET_EN_W",16815],[8,"COCPU_START_2_INTR_EN_R",16815],[8,"COCPU_START_2_INTR_EN_W",16815],[8,"COCPU_START_2_RESET_DIS_R",16815],[8,"COCPU_START_2_RESET_DIS_W",16815],[8,"COCPU_SW_INT_TRIGGER_W",16815],[8,"W",16864],[8,"R",16864],[8,"CPUPERIOD_SEL_R",16864],[5,"CPU_PERIOD_CONF_SPEC",16864],[8,"CPUPERIOD_SEL_W",16864],[8,"CPUSEL_CONF_R",16864],[8,"CPUSEL_CONF_W",16864],[8,"W",16883],[8,"R",16883],[8,"CNTL_DATE_R",16883],[5,"DATE_SPEC",16883],[8,"CNTL_DATE_W",16883],[8,"R",16898],[8,"LOW_POWER_DIAG1_R",16898],[8,"W",16909],[5,"DIG_ISO_SPEC",16909],[8,"CLR_DG_PAD_AUTOHOLD_W",16909],[8,"R",16909],[8,"DG_PAD_AUTOHOLD_R",16909],[8,"DG_PAD_AUTOHOLD_EN_R",16909],[8,"DG_PAD_AUTOHOLD_EN_W",16909],[8,"DG_PAD_FORCE_HOLD_R",16909],[8,"DG_PAD_FORCE_HOLD_W",16909],[8,"DG_PAD_FORCE_ISO_R",16909],[8,"DG_PAD_FORCE_ISO_W",16909],[8,"DG_PAD_FORCE_NOISO_R",16909],[8,"DG_PAD_FORCE_NOISO_W",16909],[8,"DG_PAD_FORCE_UNHOLD_R",16909],[8,"DG_PAD_FORCE_UNHOLD_W",16909],[8,"DG_WRAP_FORCE_ISO_R",16909],[8,"DG_WRAP_FORCE_ISO_W",16909],[8,"DG_WRAP_FORCE_NOISO_R",16909],[8,"DG_WRAP_FORCE_NOISO_W",16909],[8,"FORCE_OFF_R",16909],[8,"FORCE_OFF_W",16909],[8,"FORCE_ON_R",16909],[8,"FORCE_ON_W",16909],[8,"INTER_RAM0_FORCE_ISO_R",16909],[8,"INTER_RAM0_FORCE_ISO_W",16909],[8,"INTER_RAM0_FORCE_NOISO_R",16909],[8,"INTER_RAM0_FORCE_NOISO_W",16909],[8,"INTER_RAM1_FORCE_ISO_R",16909],[8,"INTER_RAM1_FORCE_ISO_W",16909],[8,"INTER_RAM1_FORCE_NOISO_R",16909],[8,"INTER_RAM1_FORCE_NOISO_W",16909],[8,"INTER_RAM2_FORCE_ISO_R",16909],[8,"INTER_RAM2_FORCE_ISO_W",16909],[8,"INTER_RAM2_FORCE_NOISO_R",16909],[8,"INTER_RAM2_FORCE_NOISO_W",16909],[8,"INTER_RAM3_FORCE_ISO_R",16909],[8,"INTER_RAM3_FORCE_ISO_W",16909],[8,"INTER_RAM3_FORCE_NOISO_R",16909],[8,"INTER_RAM3_FORCE_NOISO_W",16909],[8,"INTER_RAM4_FORCE_ISO_R",16909],[8,"INTER_RAM4_FORCE_ISO_W",16909],[8,"INTER_RAM4_FORCE_NOISO_R",16909],[8,"INTER_RAM4_FORCE_NOISO_W",16909],[8,"ROM0_FORCE_ISO_R",16909],[8,"ROM0_FORCE_ISO_W",16909],[8,"ROM0_FORCE_NOISO_R",16909],[8,"ROM0_FORCE_NOISO_W",16909],[8,"WIFI_FORCE_ISO_R",16909],[8,"WIFI_FORCE_ISO_W",16909],[8,"WIFI_FORCE_NOISO_R",16909],[8,"WIFI_FORCE_NOISO_W",16909],[8,"W",17016],[8,"R",17016],[8,"DIG_PAD_HOLD_R",17016],[5,"DIG_PAD_HOLD_SPEC",17016],[8,"DIG_PAD_HOLD_W",17016],[8,"W",17031],[8,"R",17031],[8,"DG_DCDC_FORCE_PD_R",17031],[5,"DIG_PWC_SPEC",17031],[8,"DG_DCDC_FORCE_PD_W",17031],[8,"DG_DCDC_FORCE_PU_R",17031],[8,"DG_DCDC_FORCE_PU_W",17031],[8,"DG_DCDC_PD_EN_R",17031],[8,"DG_DCDC_PD_EN_W",17031],[8,"DG_WRAP_FORCE_PD_R",17031],[8,"DG_WRAP_FORCE_PD_W",17031],[8,"DG_WRAP_FORCE_PU_R",17031],[8,"DG_WRAP_FORCE_PU_W",17031],[8,"DG_WRAP_PD_EN_R",17031],[8,"DG_WRAP_PD_EN_W",17031],[8,"INTER_RAM0_FORCE_PD_R",17031],[8,"INTER_RAM0_FORCE_PD_W",17031],[8,"INTER_RAM0_FORCE_PU_R",17031],[8,"INTER_RAM0_FORCE_PU_W",17031],[8,"INTER_RAM0_PD_EN_R",17031],[8,"INTER_RAM0_PD_EN_W",17031],[8,"INTER_RAM1_FORCE_PD_R",17031],[8,"INTER_RAM1_FORCE_PD_W",17031],[8,"INTER_RAM1_FORCE_PU_R",17031],[8,"INTER_RAM1_FORCE_PU_W",17031],[8,"INTER_RAM1_PD_EN_R",17031],[8,"INTER_RAM1_PD_EN_W",17031],[8,"INTER_RAM2_FORCE_PD_R",17031],[8,"INTER_RAM2_FORCE_PD_W",17031],[8,"INTER_RAM2_FORCE_PU_R",17031],[8,"INTER_RAM2_FORCE_PU_W",17031],[8,"INTER_RAM2_PD_EN_R",17031],[8,"INTER_RAM2_PD_EN_W",17031],[8,"INTER_RAM3_FORCE_PD_R",17031],[8,"INTER_RAM3_FORCE_PD_W",17031],[8,"INTER_RAM3_FORCE_PU_R",17031],[8,"INTER_RAM3_FORCE_PU_W",17031],[8,"INTER_RAM3_PD_EN_R",17031],[8,"INTER_RAM3_PD_EN_W",17031],[8,"INTER_RAM4_FORCE_PD_R",17031],[8,"INTER_RAM4_FORCE_PD_W",17031],[8,"INTER_RAM4_FORCE_PU_R",17031],[8,"INTER_RAM4_FORCE_PU_W",17031],[8,"INTER_RAM4_PD_EN_R",17031],[8,"INTER_RAM4_PD_EN_W",17031],[8,"LSLP_MEM_FORCE_PD_R",17031],[8,"LSLP_MEM_FORCE_PD_W",17031],[8,"LSLP_MEM_FORCE_PU_R",17031],[8,"LSLP_MEM_FORCE_PU_W",17031],[8,"ROM0_FORCE_PD_R",17031],[8,"ROM0_FORCE_PD_W",17031],[8,"ROM0_FORCE_PU_R",17031],[8,"ROM0_FORCE_PU_W",17031],[8,"ROM0_PD_EN_R",17031],[8,"ROM0_PD_EN_W",17031],[8,"WIFI_FORCE_PD_R",17031],[8,"WIFI_FORCE_PD_W",17031],[8,"WIFI_FORCE_PU_R",17031],[8,"WIFI_FORCE_PU_W",17031],[8,"WIFI_PD_EN_R",17031],[8,"WIFI_PD_EN_W",17031],[8,"W",17158],[8,"R",17158],[8,"SEL_R",17158],[5,"EXT_WAKEUP1_SPEC",17158],[8,"SEL_W",17158],[8,"STATUS_CLR_W",17158],[8,"R",17175],[8,"EXT_WAKEUP1_STATUS_R",17175],[8,"W",17186],[8,"R",17186],[8,"EXT_WAKEUP0_LV_R",17186],[5,"EXT_WAKEUP_CONF_SPEC",17186],[8,"EXT_WAKEUP0_LV_W",17186],[8,"EXT_WAKEUP1_LV_R",17186],[8,"EXT_WAKEUP1_LV_W",17186],[8,"GPIO_WAKEUP_FILTER_R",17186],[8,"GPIO_WAKEUP_FILTER_W",17186],[8,"W",17209],[8,"R",17209],[8,"DAC_XTAL_32K_R",17209],[5,"EXT_XTL_CONF_SPEC",17209],[8,"DAC_XTAL_32K_W",17209],[8,"DBUF_XTAL_32K_R",17209],[8,"DBUF_XTAL_32K_W",17209],[8,"DGM_XTAL_32K_R",17209],[8,"DGM_XTAL_32K_W",17209],[8,"DRES_XTAL_32K_R",17209],[8,"DRES_XTAL_32K_W",17209],[8,"ENCKINIT_XTAL_32K_R",17209],[8,"ENCKINIT_XTAL_32K_W",17209],[8,"WDT_STATE_R",17209],[8,"XPD_XTAL_32K_R",17209],[8,"XPD_XTAL_32K_W",17209],[8,"XTAL32K_AUTO_BACKUP_R",17209],[8,"XTAL32K_AUTO_BACKUP_W",17209],[8,"XTAL32K_AUTO_RESTART_R",17209],[8,"XTAL32K_AUTO_RESTART_W",17209],[8,"XTAL32K_AUTO_RETURN_R",17209],[8,"XTAL32K_AUTO_RETURN_W",17209],[8,"XTAL32K_EXT_CLK_FO_R",17209],[8,"XTAL32K_EXT_CLK_FO_W",17209],[8,"XTAL32K_GPIO_SEL_R",17209],[8,"XTAL32K_GPIO_SEL_W",17209],[8,"XTAL32K_WDT_CLK_FO_R",17209],[8,"XTAL32K_WDT_CLK_FO_W",17209],[8,"XTAL32K_WDT_EN_R",17209],[8,"XTAL32K_WDT_EN_W",17209],[8,"XTAL32K_WDT_RESET_R",17209],[8,"XTAL32K_WDT_RESET_W",17209],[8,"XTAL32K_XPD_FORCE_R",17209],[8,"XTAL32K_XPD_FORCE_W",17209],[8,"XTL_EXT_CTR_EN_R",17209],[8,"XTL_EXT_CTR_EN_W",17209],[8,"XTL_EXT_CTR_LV_R",17209],[8,"XTL_EXT_CTR_LV_W",17209],[8,"W",17290],[5,"INT_CLR_RTC_SPEC",17290],[8,"BROWN_OUT_INT_CLR_W",17290],[8,"COCPU_INT_CLR_W",17290],[8,"COCPU_TRAP_INT_CLR_W",17290],[8,"GLITCH_DET_INT_CLR_W",17290],[8,"MAIN_TIMER_INT_CLR_W",17290],[8,"SARADC1_INT_CLR_W",17290],[8,"SARADC2_INT_CLR_W",17290],[8,"SDIO_IDLE_INT_CLR_W",17290],[8,"SLP_REJECT_INT_CLR_W",17290],[8,"SLP_WAKEUP_INT_CLR_W",17290],[8,"SWD_INT_CLR_W",17290],[8,"TOUCH_ACTIVE_INT_CLR_W",17290],[8,"TOUCH_DONE_INT_CLR_W",17290],[8,"TOUCH_INACTIVE_INT_CLR_W",17290],[8,"TOUCH_SCAN_DONE_INT_CLR_W",17290],[8,"TOUCH_TIMEOUT_INT_CLR_W",17290],[8,"TSENS_INT_CLR_W",17290],[8,"ULP_CP_INT_CLR_W",17290],[8,"WDT_INT_CLR_W",17290],[8,"XTAL32K_DEAD_INT_CLR_W",17290],[8,"W",17340],[8,"R",17340],[8,"BROWN_OUT_INT_ENA_R",17340],[5,"INT_ENA_RTC_SPEC",17340],[8,"BROWN_OUT_INT_ENA_W",17340],[8,"COCPU_INT_ENA_R",17340],[8,"COCPU_INT_ENA_W",17340],[8,"COCPU_TRAP_INT_ENA_R",17340],[8,"COCPU_TRAP_INT_ENA_W",17340],[8,"GLITCH_DET_INT_ENA_R",17340],[8,"GLITCH_DET_INT_ENA_W",17340],[8,"MAIN_TIMER_INT_ENA_R",17340],[8,"MAIN_TIMER_INT_ENA_W",17340],[8,"SARADC1_INT_ENA_R",17340],[8,"SARADC1_INT_ENA_W",17340],[8,"SARADC2_INT_ENA_R",17340],[8,"SARADC2_INT_ENA_W",17340],[8,"SDIO_IDLE_INT_ENA_R",17340],[8,"SDIO_IDLE_INT_ENA_W",17340],[8,"SLP_REJECT_INT_ENA_R",17340],[8,"SLP_REJECT_INT_ENA_W",17340],[8,"SLP_WAKEUP_INT_ENA_R",17340],[8,"SLP_WAKEUP_INT_ENA_W",17340],[8,"SWD_INT_ENA_R",17340],[8,"SWD_INT_ENA_W",17340],[8,"TOUCH_ACTIVE_INT_ENA_R",17340],[8,"TOUCH_ACTIVE_INT_ENA_W",17340],[8,"TOUCH_DONE_INT_ENA_R",17340],[8,"TOUCH_DONE_INT_ENA_W",17340],[8,"TOUCH_INACTIVE_INT_ENA_R",17340],[8,"TOUCH_INACTIVE_INT_ENA_W",17340],[8,"TOUCH_SCAN_DONE_INT_ENA_R",17340],[8,"TOUCH_SCAN_DONE_INT_ENA_W",17340],[8,"TOUCH_TIMEOUT_INT_ENA_R",17340],[8,"TOUCH_TIMEOUT_INT_ENA_W",17340],[8,"TSENS_INT_ENA_R",17340],[8,"TSENS_INT_ENA_W",17340],[8,"ULP_CP_INT_ENA_R",17340],[8,"ULP_CP_INT_ENA_W",17340],[8,"WDT_INT_ENA_R",17340],[8,"WDT_INT_ENA_W",17340],[8,"XTAL32K_DEAD_INT_ENA_R",17340],[8,"XTAL32K_DEAD_INT_ENA_W",17340],[8,"R",17431],[8,"BROWN_OUT_INT_RAW_R",17431],[8,"COCPU_INT_RAW_R",17431],[8,"COCPU_TRAP_INT_RAW_R",17431],[8,"GLITCH_DET_INT_RAW_R",17431],[8,"MAIN_TIMER_INT_RAW_R",17431],[8,"SARADC1_INT_RAW_R",17431],[8,"SARADC2_INT_RAW_R",17431],[8,"SDIO_IDLE_INT_RAW_R",17431],[8,"SLP_REJECT_INT_RAW_R",17431],[8,"SLP_WAKEUP_INT_RAW_R",17431],[8,"SWD_INT_RAW_R",17431],[8,"TOUCH_ACTIVE_INT_RAW_R",17431],[8,"TOUCH_DONE_INT_RAW_R",17431],[8,"TOUCH_INACTIVE_INT_RAW_R",17431],[8,"TOUCH_SCAN_DONE_INT_RAW_R",17431],[8,"TOUCH_TIMEOUT_INT_RAW_R",17431],[8,"TSENS_INT_RAW_R",17431],[8,"ULP_CP_INT_RAW_R",17431],[8,"WDT_INT_RAW_R",17431],[8,"XTAL32K_DEAD_INT_RAW_R",17431],[8,"R",17480],[8,"BROWN_OUT_INT_ST_R",17480],[8,"COCPU_INT_ST_R",17480],[8,"COCPU_TRAP_INT_ST_R",17480],[8,"GLITCH_DET_INT_ST_R",17480],[8,"MAIN_TIMER_INT_ST_R",17480],[8,"SARADC1_INT_ST_R",17480],[8,"SARADC2_INT_ST_R",17480],[8,"SDIO_IDLE_INT_ST_R",17480],[8,"SLP_REJECT_INT_ST_R",17480],[8,"SLP_WAKEUP_INT_ST_R",17480],[8,"SWD_INT_ST_R",17480],[8,"TOUCH_ACTIVE_INT_ST_R",17480],[8,"TOUCH_DONE_INT_ST_R",17480],[8,"TOUCH_INACTIVE_INT_ST_R",17480],[8,"TOUCH_SCAN_DONE_INT_ST_R",17480],[8,"TOUCH_TIMEOUT_INT_ST_R",17480],[8,"TSENS_INT_ST_R",17480],[8,"ULP_CP_INT_ST_R",17480],[8,"WDT_INT_ST_R",17480],[8,"XTAL32K_DEAD_INT_ST_R",17480],[8,"R",17529],[8,"COCPU_STATE_DONE_R",17529],[8,"COCPU_STATE_SLP_R",17529],[8,"COCPU_STATE_START_R",17529],[8,"COCPU_STATE_SWITCH_R",17529],[8,"DIG_ISO_R",17529],[8,"IN_LOW_POWER_STATE_R",17529],[8,"IN_WAKEUP_STATE_R",17529],[8,"MAIN_STATE_R",17529],[8,"MAIN_STATE_IN_IDLE_R",17529],[8,"MAIN_STATE_IN_SLP_R",17529],[8,"MAIN_STATE_IN_WAIT_8M_R",17529],[8,"MAIN_STATE_IN_WAIT_PLL_R",17529],[8,"MAIN_STATE_IN_WAIT_XTL_R",17529],[8,"MAIN_STATE_PLL_ON_R",17529],[8,"MAIN_STATE_WAIT_END_R",17529],[8,"MAIN_STATE_XTAL_ISO_R",17529],[8,"PERI_ISO_R",17529],[8,"RDY_FOR_WAKEUP_R",17529],[8,"TOUCH_STATE_DONE_R",17529],[8,"TOUCH_STATE_SLP_R",17529],[8,"TOUCH_STATE_START_R",17529],[8,"TOUCH_STATE_SWITCH_R",17529],[8,"WIFI_ISO_R",17529],[8,"XPD_DIG_R",17529],[8,"XPD_DIG_DCDC_R",17529],[8,"XPD_ROM0_R",17529],[8,"XPD_RTC_PERI_R",17529],[8,"XPD_WIFI_R",17529],[8,"R",17594],[8,"ANALOG_FORCE_ISO_R",17594],[8,"W",17594],[5,"OPTIONS0_SPEC",17594],[8,"ANALOG_FORCE_ISO_W",17594],[8,"ANALOG_FORCE_NOISO_R",17594],[8,"ANALOG_FORCE_NOISO_W",17594],[8,"BB_I2C_FORCE_PD_R",17594],[8,"BB_I2C_FORCE_PD_W",17594],[8,"BB_I2C_FORCE_PU_R",17594],[8,"BB_I2C_FORCE_PU_W",17594],[8,"BBPLL_FORCE_PD_R",17594],[8,"BBPLL_FORCE_PD_W",17594],[8,"BBPLL_FORCE_PU_R",17594],[8,"BBPLL_FORCE_PU_W",17594],[8,"BBPLL_I2C_FORCE_PD_R",17594],[8,"BBPLL_I2C_FORCE_PD_W",17594],[8,"BBPLL_I2C_FORCE_PU_R",17594],[8,"BBPLL_I2C_FORCE_PU_W",17594],[8,"DG_WRAP_FORCE_NORST_R",17594],[8,"DG_WRAP_FORCE_NORST_W",17594],[8,"DG_WRAP_FORCE_RST_R",17594],[8,"DG_WRAP_FORCE_RST_W",17594],[8,"PLL_FORCE_ISO_R",17594],[8,"PLL_FORCE_ISO_W",17594],[8,"PLL_FORCE_NOISO_R",17594],[8,"PLL_FORCE_NOISO_W",17594],[8,"SW_APPCPU_RST_W",17594],[8,"SW_PROCPU_RST_W",17594],[8,"SW_STALL_APPCPU_C0_R",17594],[8,"SW_STALL_APPCPU_C0_W",17594],[8,"SW_STALL_PROCPU_C0_R",17594],[8,"SW_STALL_PROCPU_C0_W",17594],[8,"SW_SYS_RST_W",17594],[8,"XTL_FORCE_ISO_R",17594],[8,"XTL_FORCE_ISO_W",17594],[8,"XTL_FORCE_NOISO_R",17594],[8,"XTL_FORCE_NOISO_W",17594],[8,"XTL_FORCE_PD_R",17594],[8,"XTL_FORCE_PD_W",17594],[8,"XTL_FORCE_PU_R",17594],[8,"XTL_FORCE_PU_W",17594],[8,"W",17683],[8,"R",17683],[8,"FORCE_DOWNLOAD_BOOT_R",17683],[5,"OPTIONS1_SPEC",17683],[8,"FORCE_DOWNLOAD_BOOT_W",17683],[8,"W",17698],[8,"R",17698],[8,"PAD19_HOLD_R",17698],[5,"PAD_HOLD_SPEC",17698],[8,"PAD19_HOLD_W",17698],[8,"PAD20_HOLD_R",17698],[8,"PAD20_HOLD_W",17698],[8,"PAD21_HOLD_R",17698],[8,"PAD21_HOLD_W",17698],[8,"PDAC1_HOLD_R",17698],[8,"PDAC1_HOLD_W",17698],[8,"PDAC2_HOLD_R",17698],[8,"PDAC2_HOLD_W",17698],[8,"TOUCH_PAD0_HOLD_R",17698],[8,"TOUCH_PAD0_HOLD_W",17698],[8,"TOUCH_PAD10_HOLD_R",17698],[8,"TOUCH_PAD10_HOLD_W",17698],[8,"TOUCH_PAD11_HOLD_R",17698],[8,"TOUCH_PAD11_HOLD_W",17698],[8,"TOUCH_PAD12_HOLD_R",17698],[8,"TOUCH_PAD12_HOLD_W",17698],[8,"TOUCH_PAD13_HOLD_R",17698],[8,"TOUCH_PAD13_HOLD_W",17698],[8,"TOUCH_PAD14_HOLD_R",17698],[8,"TOUCH_PAD14_HOLD_W",17698],[8,"TOUCH_PAD1_HOLD_R",17698],[8,"TOUCH_PAD1_HOLD_W",17698],[8,"TOUCH_PAD2_HOLD_R",17698],[8,"TOUCH_PAD2_HOLD_W",17698],[8,"TOUCH_PAD3_HOLD_R",17698],[8,"TOUCH_PAD3_HOLD_W",17698],[8,"TOUCH_PAD4_HOLD_R",17698],[8,"TOUCH_PAD4_HOLD_W",17698],[8,"TOUCH_PAD5_HOLD_R",17698],[8,"TOUCH_PAD5_HOLD_W",17698],[8,"TOUCH_PAD6_HOLD_R",17698],[8,"TOUCH_PAD6_HOLD_W",17698],[8,"TOUCH_PAD7_HOLD_R",17698],[8,"TOUCH_PAD7_HOLD_W",17698],[8,"TOUCH_PAD8_HOLD_R",17698],[8,"TOUCH_PAD8_HOLD_W",17698],[8,"TOUCH_PAD9_HOLD_R",17698],[8,"TOUCH_PAD9_HOLD_W",17698],[8,"X32N_HOLD_R",17698],[8,"X32N_HOLD_W",17698],[8,"X32P_HOLD_R",17698],[8,"X32P_HOLD_W",17698],[8,"W",17797],[8,"R",17797],[8,"FASTMEM_FOLW_CPU_R",17797],[5,"PWC_SPEC",17797],[8,"FASTMEM_FOLW_CPU_W",17797],[8,"FASTMEM_FORCE_ISO_R",17797],[8,"FASTMEM_FORCE_ISO_W",17797],[8,"FASTMEM_FORCE_LPD_R",17797],[8,"FASTMEM_FORCE_LPD_W",17797],[8,"FASTMEM_FORCE_LPU_R",17797],[8,"FASTMEM_FORCE_LPU_W",17797],[8,"FASTMEM_FORCE_NOISO_R",17797],[8,"FASTMEM_FORCE_NOISO_W",17797],[8,"FASTMEM_FORCE_PD_R",17797],[8,"FASTMEM_FORCE_PD_W",17797],[8,"FASTMEM_FORCE_PU_R",17797],[8,"FASTMEM_FORCE_PU_W",17797],[8,"FASTMEM_PD_EN_R",17797],[8,"FASTMEM_PD_EN_W",17797],[8,"FORCE_ISO_R",17797],[8,"FORCE_ISO_W",17797],[8,"FORCE_NOISO_R",17797],[8,"FORCE_NOISO_W",17797],[8,"FORCE_PD_R",17797],[8,"FORCE_PD_W",17797],[8,"FORCE_PU_R",17797],[8,"FORCE_PU_W",17797],[8,"PAD_FORCE_HOLD_R",17797],[8,"PAD_FORCE_HOLD_W",17797],[8,"PD_EN_R",17797],[8,"PD_EN_W",17797],[8,"SLOWMEM_FOLW_CPU_R",17797],[8,"SLOWMEM_FOLW_CPU_W",17797],[8,"SLOWMEM_FORCE_ISO_R",17797],[8,"SLOWMEM_FORCE_ISO_W",17797],[8,"SLOWMEM_FORCE_LPD_R",17797],[8,"SLOWMEM_FORCE_LPD_W",17797],[8,"SLOWMEM_FORCE_LPU_R",17797],[8,"SLOWMEM_FORCE_LPU_W",17797],[8,"SLOWMEM_FORCE_NOISO_R",17797],[8,"SLOWMEM_FORCE_NOISO_W",17797],[8,"SLOWMEM_FORCE_PD_R",17797],[8,"SLOWMEM_FORCE_PD_W",17797],[8,"SLOWMEM_FORCE_PU_R",17797],[8,"SLOWMEM_FORCE_PU_W",17797],[8,"SLOWMEM_PD_EN_R",17797],[8,"SLOWMEM_PD_EN_W",17797],[8,"W",17896],[8,"R",17896],[8,"DBIAS_SLP_R",17896],[5,"REG_SPEC",17896],[8,"DBIAS_SLP_W",17896],[8,"DBIAS_WAK_R",17896],[8,"DBIAS_WAK_W",17896],[8,"DBOOST_FORCE_PD_R",17896],[8,"DBOOST_FORCE_PD_W",17896],[8,"DBOOST_FORCE_PU_R",17896],[8,"DBOOST_FORCE_PU_W",17896],[8,"DIG_REG_DBIAS_SLP_R",17896],[8,"DIG_REG_DBIAS_SLP_W",17896],[8,"DIG_REG_DBIAS_WAK_R",17896],[8,"DIG_REG_DBIAS_WAK_W",17896],[8,"REGULATOR_FORCE_PD_R",17896],[8,"REGULATOR_FORCE_PD_W",17896],[8,"REGULATOR_FORCE_PU_R",17896],[8,"REGULATOR_FORCE_PU_W",17896],[8,"SCK_DCAP_R",17896],[8,"SCK_DCAP_W",17896],[8,"R",17943],[8,"APPCPU_STAT_VECTOR_SEL_R",17943],[8,"W",17943],[5,"RESET_STATE_SPEC",17943],[8,"APPCPU_STAT_VECTOR_SEL_W",17943],[8,"PROCPU_STAT_VECTOR_SEL_R",17943],[8,"PROCPU_STAT_VECTOR_SEL_W",17943],[8,"RESET_CAUSE_APPCPU_R",17943],[8,"RESET_CAUSE_PROCPU_R",17943],[8,"W",17966],[8,"R",17966],[8,"SDIO_ACT_DNUM_R",17966],[5,"SDIO_ACT_CONF_SPEC",17966],[8,"SDIO_ACT_DNUM_W",17966],[8,"W",17981],[8,"R",17981],[8,"DREFH_SDIO_R",17981],[5,"SDIO_CONF_SPEC",17981],[8,"DREFH_SDIO_W",17981],[8,"DREFL_SDIO_R",17981],[8,"DREFL_SDIO_W",17981],[8,"DREFM_SDIO_R",17981],[8,"DREFM_SDIO_W",17981],[8,"REG1P8_READY_R",17981],[8,"SDIO_DCAP_R",17981],[8,"SDIO_DCAP_W",17981],[8,"SDIO_DCURLIM_R",17981],[8,"SDIO_DCURLIM_W",17981],[8,"SDIO_DTHDRV_R",17981],[8,"SDIO_DTHDRV_W",17981],[8,"SDIO_EN_INITI_R",17981],[8,"SDIO_EN_INITI_W",17981],[8,"SDIO_ENCURLIM_R",17981],[8,"SDIO_ENCURLIM_W",17981],[8,"SDIO_FORCE_R",17981],[8,"SDIO_FORCE_W",17981],[8,"SDIO_INITI_R",17981],[8,"SDIO_INITI_W",17981],[8,"SDIO_MODECURLIM_R",17981],[8,"SDIO_MODECURLIM_W",17981],[8,"SDIO_REG_PD_EN_R",17981],[8,"SDIO_REG_PD_EN_W",17981],[8,"SDIO_TIEH_R",17981],[8,"SDIO_TIEH_W",17981],[8,"SDIO_TIMER_TARGET_R",17981],[8,"SDIO_TIMER_TARGET_W",17981],[8,"XPD_SDIO_R",17981],[8,"XPD_SDIO_W",17981],[8,"R",18054],[8,"ANA_CLK_DIV_R",18054],[8,"W",18054],[5,"SLOW_CLK_CONF_SPEC",18054],[8,"ANA_CLK_DIV_W",18054],[8,"ANA_CLK_DIV_VLD_R",18054],[8,"ANA_CLK_DIV_VLD_W",18054],[8,"SLOW_CLK_NEXT_EDGE_R",18054],[8,"SLOW_CLK_NEXT_EDGE_W",18054],[8,"R",18077],[8,"REJECT_CAUSE_R",18077],[8,"W",18088],[8,"R",18088],[8,"DEEP_SLP_REJECT_EN_R",18088],[5,"SLP_REJECT_CONF_SPEC",18088],[8,"DEEP_SLP_REJECT_EN_W",18088],[8,"LIGHT_SLP_REJECT_EN_R",18088],[8,"LIGHT_SLP_REJECT_EN_W",18088],[8,"SLEEP_REJECT_ENA_R",18088],[8,"SLEEP_REJECT_ENA_W",18088],[8,"W",18111],[8,"R",18111],[8,"SLP_VAL_LO_R",18111],[5,"SLP_TIMER0_SPEC",18111],[8,"SLP_VAL_LO_W",18111],[8,"W",18126],[5,"SLP_TIMER1_SPEC",18126],[8,"MAIN_TIMER_ALARM_EN_W",18126],[8,"R",18126],[8,"SLP_VAL_HI_R",18126],[8,"SLP_VAL_HI_W",18126],[8,"R",18143],[8,"WAKEUP_CAUSE_R",18143],[8,"R",18154],[8,"APB2RTC_BRIDGE_SEL_R",18154],[8,"W",18154],[5,"STATE0_SPEC",18154],[8,"APB2RTC_BRIDGE_SEL_W",18154],[8,"SDIO_ACTIVE_IND_R",18154],[8,"SLEEP_EN_R",18154],[8,"SLEEP_EN_W",18154],[8,"SLP_REJECT_R",18154],[8,"SLP_REJECT_W",18154],[8,"SLP_REJECT_CAUSE_CLR_W",18154],[8,"SLP_WAKEUP_R",18154],[8,"SLP_WAKEUP_W",18154],[8,"SW_CPU_INT_W",18154],[8,"W",18187],[8,"R",18187],[8,"SCRATCH0_R",18187],[5,"STORE0_SPEC",18187],[8,"SCRATCH0_W",18187],[8,"W",18202],[8,"R",18202],[8,"SCRATCH1_R",18202],[5,"STORE1_SPEC",18202],[8,"SCRATCH1_W",18202],[8,"W",18217],[8,"R",18217],[8,"SCRATCH2_R",18217],[5,"STORE2_SPEC",18217],[8,"SCRATCH2_W",18217],[8,"W",18232],[8,"R",18232],[8,"SCRATCH3_R",18232],[5,"STORE3_SPEC",18232],[8,"SCRATCH3_W",18232],[8,"W",18247],[8,"R",18247],[8,"SCRATCH4_R",18247],[5,"STORE4_SPEC",18247],[8,"SCRATCH4_W",18247],[8,"W",18262],[8,"R",18262],[8,"SCRATCH5_R",18262],[5,"STORE5_SPEC",18262],[8,"SCRATCH5_W",18262],[8,"W",18277],[8,"R",18277],[8,"SCRATCH6_R",18277],[5,"STORE6_SPEC",18277],[8,"SCRATCH6_W",18277],[8,"W",18292],[8,"R",18292],[8,"SCRATCH7_R",18292],[5,"STORE7_SPEC",18292],[8,"SCRATCH7_W",18292],[8,"W",18307],[8,"R",18307],[8,"SW_STALL_APPCPU_C1_R",18307],[5,"SW_CPU_STALL_SPEC",18307],[8,"SW_STALL_APPCPU_C1_W",18307],[8,"SW_STALL_PROCPU_C1_R",18307],[8,"SW_STALL_PROCPU_C1_W",18307],[8,"W",18326],[8,"R",18326],[8,"SWD_AUTO_FEED_EN_R",18326],[5,"SWD_CONF_SPEC",18326],[8,"SWD_AUTO_FEED_EN_W",18326],[8,"SWD_DISABLE_R",18326],[8,"SWD_DISABLE_W",18326],[8,"SWD_FEED_W",18326],[8,"SWD_FEED_INT_R",18326],[8,"SWD_RESET_FLAG_R",18326],[8,"SWD_RST_FLAG_CLR_W",18326],[8,"SWD_SIGNAL_WIDTH_R",18326],[8,"SWD_SIGNAL_WIDTH_W",18326],[8,"W",18357],[8,"R",18357],[8,"SWD_WKEY_R",18357],[5,"SWD_WPROTECT_SPEC",18357],[8,"SWD_WKEY_W",18357],[8,"R",18372],[8,"TIMER_VALUE0_HIGH_R",18372],[8,"R",18383],[8,"TIMER_VALUE1_HIGH_R",18383],[8,"R",18394],[8,"TIMER_VALUE0_LOW_R",18394],[8,"R",18405],[8,"TIMER_VALUE1_LOW_R",18405],[8,"W",18416],[5,"TIME_UPDATE_SPEC",18416],[8,"TIME_UPDATE_W",18416],[8,"R",18416],[8,"TIMER_SYS_RST_R",18416],[8,"TIMER_SYS_RST_W",18416],[8,"TIMER_SYS_STALL_R",18416],[8,"TIMER_SYS_STALL_W",18416],[8,"TIMER_XTL_OFF_R",18416],[8,"TIMER_XTL_OFF_W",18416],[8,"W",18441],[8,"R",18441],[8,"CK8M_WAIT_R",18441],[5,"TIMER1_SPEC",18441],[8,"CK8M_WAIT_W",18441],[8,"CPU_STALL_EN_R",18441],[8,"CPU_STALL_EN_W",18441],[8,"CPU_STALL_WAIT_R",18441],[8,"CPU_STALL_WAIT_W",18441],[8,"PLL_BUF_WAIT_R",18441],[8,"PLL_BUF_WAIT_W",18441],[8,"XTL_BUF_WAIT_R",18441],[8,"XTL_BUF_WAIT_W",18441],[8,"W",18472],[8,"R",18472],[8,"MIN_TIME_CK8M_OFF_R",18472],[5,"TIMER2_SPEC",18472],[8,"MIN_TIME_CK8M_OFF_W",18472],[8,"ULPCP_TOUCH_START_WAIT_R",18472],[8,"ULPCP_TOUCH_START_WAIT_W",18472],[8,"W",18491],[8,"R",18491],[8,"ROM_RAM_POWERUP_TIMER_R",18491],[5,"TIMER3_SPEC",18491],[8,"ROM_RAM_POWERUP_TIMER_W",18491],[8,"ROM_RAM_WAIT_TIMER_R",18491],[8,"ROM_RAM_WAIT_TIMER_W",18491],[8,"WIFI_POWERUP_TIMER_R",18491],[8,"WIFI_POWERUP_TIMER_W",18491],[8,"WIFI_WAIT_TIMER_R",18491],[8,"WIFI_WAIT_TIMER_W",18491],[8,"W",18518],[8,"R",18518],[8,"DG_WRAP_POWERUP_TIMER_R",18518],[5,"TIMER4_SPEC",18518],[8,"DG_WRAP_POWERUP_TIMER_W",18518],[8,"DG_WRAP_WAIT_TIMER_R",18518],[8,"DG_WRAP_WAIT_TIMER_W",18518],[8,"POWERUP_TIMER_R",18518],[8,"POWERUP_TIMER_W",18518],[8,"WAIT_TIMER_R",18518],[8,"WAIT_TIMER_W",18518],[8,"W",18545],[8,"R",18545],[8,"MIN_SLP_VAL_R",18545],[5,"TIMER5_SPEC",18545],[8,"MIN_SLP_VAL_W",18545],[8,"RTCMEM_POWERUP_TIMER_R",18545],[8,"RTCMEM_POWERUP_TIMER_W",18545],[8,"RTCMEM_WAIT_TIMER_R",18545],[8,"RTCMEM_WAIT_TIMER_W",18545],[8,"W",18568],[8,"R",18568],[8,"DG_DCDC_POWERUP_TIMER_R",18568],[5,"TIMER6_SPEC",18568],[8,"DG_DCDC_POWERUP_TIMER_W",18568],[8,"DG_DCDC_WAIT_TIMER_R",18568],[8,"DG_DCDC_WAIT_TIMER_W",18568],[8,"W",18587],[8,"R",18587],[8,"MEAS_TIME_R",18587],[5,"TOUCH_APPROACH_SPEC",18587],[8,"MEAS_TIME_W",18587],[8,"TOUCH_SLP_CHANNEL_CLR_W",18587],[8,"W",18604],[8,"R",18604],[8,"TOUCH_MEAS_NUM_R",18604],[5,"TOUCH_CTRL1_SPEC",18604],[8,"TOUCH_MEAS_NUM_W",18604],[8,"TOUCH_SLEEP_CYCLES_R",18604],[8,"TOUCH_SLEEP_CYCLES_W",18604],[8,"W",18623],[8,"R",18623],[8,"TOUCH_CLK_FO_R",18623],[5,"TOUCH_CTRL2_SPEC",18623],[8,"TOUCH_CLK_FO_W",18623],[8,"TOUCH_CLKGATE_EN_R",18623],[8,"TOUCH_CLKGATE_EN_W",18623],[8,"TOUCH_DBIAS_R",18623],[8,"TOUCH_DBIAS_W",18623],[8,"TOUCH_DRANGE_R",18623],[8,"TOUCH_DRANGE_W",18623],[8,"TOUCH_DREFH_R",18623],[8,"TOUCH_DREFH_W",18623],[8,"TOUCH_DREFL_R",18623],[8,"TOUCH_DREFL_W",18623],[8,"TOUCH_REFC_R",18623],[8,"TOUCH_REFC_W",18623],[8,"TOUCH_RESET_R",18623],[8,"TOUCH_RESET_W",18623],[8,"TOUCH_SLP_CYC_DIV_R",18623],[8,"TOUCH_SLP_CYC_DIV_W",18623],[8,"TOUCH_SLP_TIMER_EN_R",18623],[8,"TOUCH_SLP_TIMER_EN_W",18623],[8,"TOUCH_START_EN_R",18623],[8,"TOUCH_START_EN_W",18623],[8,"TOUCH_START_FORCE_R",18623],[8,"TOUCH_START_FORCE_W",18623],[8,"TOUCH_START_FSM_EN_R",18623],[8,"TOUCH_START_FSM_EN_W",18623],[8,"TOUCH_TIMER_FORCE_DONE_R",18623],[8,"TOUCH_TIMER_FORCE_DONE_W",18623],[8,"TOUCH_XPD_BIAS_R",18623],[8,"TOUCH_XPD_BIAS_W",18623],[8,"TOUCH_XPD_WAIT_R",18623],[8,"TOUCH_XPD_WAIT_W",18623],[8,"W",18698],[8,"R",18698],[8,"TOUCH_DEBOUNCE_R",18698],[5,"TOUCH_FILTER_CTRL_SPEC",18698],[8,"TOUCH_DEBOUNCE_W",18698],[8,"TOUCH_FILTER_EN_R",18698],[8,"TOUCH_FILTER_EN_W",18698],[8,"TOUCH_FILTER_MODE_R",18698],[8,"TOUCH_FILTER_MODE_W",18698],[8,"TOUCH_HYSTERESIS_R",18698],[8,"TOUCH_HYSTERESIS_W",18698],[8,"TOUCH_JITTER_STEP_R",18698],[8,"TOUCH_JITTER_STEP_W",18698],[8,"TOUCH_NEG_NOISE_LIMIT_R",18698],[8,"TOUCH_NEG_NOISE_LIMIT_W",18698],[8,"TOUCH_NEG_NOISE_THRES_R",18698],[8,"TOUCH_NEG_NOISE_THRES_W",18698],[8,"TOUCH_NOISE_THRES_R",18698],[8,"TOUCH_NOISE_THRES_W",18698],[8,"TOUCH_SMOOTH_LVL_R",18698],[8,"TOUCH_SMOOTH_LVL_W",18698],[8,"W",18745],[8,"R",18745],[8,"TOUCH_BUFDRV_R",18745],[5,"TOUCH_SCAN_CTRL_SPEC",18745],[8,"TOUCH_BUFDRV_W",18745],[8,"TOUCH_DENOISE_EN_R",18745],[8,"TOUCH_DENOISE_EN_W",18745],[8,"TOUCH_DENOISE_RES_R",18745],[8,"TOUCH_DENOISE_RES_W",18745],[8,"TOUCH_INACTIVE_CONNECTION_R",18745],[8,"TOUCH_INACTIVE_CONNECTION_W",18745],[8,"TOUCH_OUT_RING_R",18745],[8,"TOUCH_OUT_RING_W",18745],[8,"TOUCH_SCAN_PAD_MAP_R",18745],[8,"TOUCH_SCAN_PAD_MAP_W",18745],[8,"TOUCH_SHIELD_PAD_EN_R",18745],[8,"TOUCH_SHIELD_PAD_EN_W",18745],[8,"W",18784],[8,"R",18784],[8,"TOUCH_SLP_APPROACH_EN_R",18784],[5,"TOUCH_SLP_THRES_SPEC",18784],[8,"TOUCH_SLP_APPROACH_EN_W",18784],[8,"TOUCH_SLP_PAD_R",18784],[8,"TOUCH_SLP_PAD_W",18784],[8,"TOUCH_SLP_TH_R",18784],[8,"TOUCH_SLP_TH_W",18784],[8,"W",18807],[8,"R",18807],[8,"TOUCH_TIMEOUT_EN_R",18807],[5,"TOUCH_TIMEOUT_CTRL_SPEC",18807],[8,"TOUCH_TIMEOUT_EN_W",18807],[8,"TOUCH_TIMEOUT_NUM_R",18807],[8,"TOUCH_TIMEOUT_NUM_W",18807],[8,"W",18826],[8,"R",18826],[8,"ULP_CP_CLK_FO_R",18826],[5,"ULP_CP_CTRL_SPEC",18826],[8,"ULP_CP_CLK_FO_W",18826],[8,"ULP_CP_FORCE_START_TOP_R",18826],[8,"ULP_CP_FORCE_START_TOP_W",18826],[8,"ULP_CP_MEM_ADDR_INIT_R",18826],[8,"ULP_CP_MEM_ADDR_INIT_W",18826],[8,"ULP_CP_MEM_ADDR_SIZE_R",18826],[8,"ULP_CP_MEM_ADDR_SIZE_W",18826],[8,"ULP_CP_MEM_OFFSET_CLR_W",18826],[8,"ULP_CP_RESET_R",18826],[8,"ULP_CP_RESET_W",18826],[8,"ULP_CP_START_TOP_R",18826],[8,"ULP_CP_START_TOP_W",18826],[8,"W",18863],[5,"ULP_CP_TIMER_SPEC",18863],[8,"ULP_CP_GPIO_WAKEUP_CLR_W",18863],[8,"R",18863],[8,"ULP_CP_GPIO_WAKEUP_ENA_R",18863],[8,"ULP_CP_GPIO_WAKEUP_ENA_W",18863],[8,"ULP_CP_PC_INIT_R",18863],[8,"ULP_CP_PC_INIT_W",18863],[8,"ULP_CP_SLP_TIMER_EN_R",18863],[8,"ULP_CP_SLP_TIMER_EN_W",18863],[8,"W",18888],[8,"R",18888],[8,"ULP_CP_TIMER_SLP_CYCLE_R",18888],[5,"ULP_CP_TIMER_1_SPEC",18888],[8,"ULP_CP_TIMER_SLP_CYCLE_W",18888],[8,"W",18903],[8,"R",18903],[8,"IO_MUX_RESET_DISABLE_R",18903],[5,"USB_CONF_SPEC",18903],[8,"IO_MUX_RESET_DISABLE_W",18903],[8,"USB_DM_PULLDOWN_R",18903],[8,"USB_DM_PULLDOWN_W",18903],[8,"USB_DM_PULLUP_R",18903],[8,"USB_DM_PULLUP_W",18903],[8,"USB_DP_PULLDOWN_R",18903],[8,"USB_DP_PULLDOWN_W",18903],[8,"USB_DP_PULLUP_R",18903],[8,"USB_DP_PULLUP_W",18903],[8,"USB_PAD_ENABLE_R",18903],[8,"USB_PAD_ENABLE_W",18903],[8,"USB_PAD_ENABLE_OVERRIDE_R",18903],[8,"USB_PAD_ENABLE_OVERRIDE_W",18903],[8,"USB_PAD_PULL_OVERRIDE_R",18903],[8,"USB_PAD_PULL_OVERRIDE_W",18903],[8,"USB_PULLUP_VALUE_R",18903],[8,"USB_PULLUP_VALUE_W",18903],[8,"USB_RESET_DISABLE_R",18903],[8,"USB_RESET_DISABLE_W",18903],[8,"USB_TX_EN_R",18903],[8,"USB_TX_EN_W",18903],[8,"USB_TX_EN_OVERRIDE_R",18903],[8,"USB_TX_EN_OVERRIDE_W",18903],[8,"USB_TXM_R",18903],[8,"USB_TXM_W",18903],[8,"USB_TXP_R",18903],[8,"USB_TXP_W",18903],[8,"USB_VREF_OVERRIDE_R",18903],[8,"USB_VREF_OVERRIDE_W",18903],[8,"USB_VREFH_R",18903],[8,"USB_VREFH_W",18903],[8,"USB_VREFL_R",18903],[8,"USB_VREFL_W",18903],[8,"W",18982],[8,"R",18982],[8,"WAKEUP_ENA_R",18982],[5,"WAKEUP_STATE_SPEC",18982],[8,"WAKEUP_ENA_W",18982],[8,"W",18997],[8,"R",18997],[8,"WDT_APPCPU_RESET_EN_R",18997],[5,"WDTCONFIG0_SPEC",18997],[8,"WDT_APPCPU_RESET_EN_W",18997],[8,"WDT_CHIP_RESET_EN_R",18997],[8,"WDT_CHIP_RESET_EN_W",18997],[8,"WDT_CHIP_RESET_WIDTH_R",18997],[8,"WDT_CHIP_RESET_WIDTH_W",18997],[8,"WDT_CPU_RESET_LENGTH_R",18997],[8,"WDT_CPU_RESET_LENGTH_W",18997],[8,"WDT_EN_R",18997],[8,"WDT_EN_W",18997],[8,"WDT_FLASHBOOT_MOD_EN_R",18997],[8,"WDT_FLASHBOOT_MOD_EN_W",18997],[8,"WDT_PAUSE_IN_SLP_R",18997],[8,"WDT_PAUSE_IN_SLP_W",18997],[8,"WDT_PROCPU_RESET_EN_R",18997],[8,"WDT_PROCPU_RESET_EN_W",18997],[8,"WDT_STG0_R",18997],[8,"WDT_STG0_W",18997],[8,"WDT_STG1_R",18997],[8,"WDT_STG1_W",18997],[8,"WDT_STG2_R",18997],[8,"WDT_STG2_W",18997],[8,"WDT_STG3_R",18997],[8,"WDT_STG3_W",18997],[8,"WDT_SYS_RESET_LENGTH_R",18997],[8,"WDT_SYS_RESET_LENGTH_W",18997],[8,"W",19060],[8,"R",19060],[8,"WDT_STG0_HOLD_R",19060],[5,"WDTCONFIG1_SPEC",19060],[8,"WDT_STG0_HOLD_W",19060],[8,"W",19075],[8,"R",19075],[8,"WDT_STG1_HOLD_R",19075],[5,"WDTCONFIG2_SPEC",19075],[8,"WDT_STG1_HOLD_W",19075],[8,"W",19090],[8,"R",19090],[8,"WDT_STG2_HOLD_R",19090],[5,"WDTCONFIG3_SPEC",19090],[8,"WDT_STG2_HOLD_W",19090],[8,"W",19105],[8,"R",19105],[8,"WDT_STG3_HOLD_R",19105],[5,"WDTCONFIG4_SPEC",19105],[8,"WDT_STG3_HOLD_W",19105],[8,"W",19120],[5,"WDTFEED_SPEC",19120],[8,"WDT_FEED_W",19120],[8,"W",19132],[8,"R",19132],[8,"WDT_WKEY_R",19132],[5,"WDTWPROTECT_SPEC",19132],[8,"WDT_WKEY_W",19132],[8,"W",19147],[8,"R",19147],[8,"XTAL32K_CLK_FACTOR_R",19147],[5,"XTAL32K_CLK_FACTOR_SPEC",19147],[8,"XTAL32K_CLK_FACTOR_W",19147],[8,"W",19162],[8,"R",19162],[8,"XTAL32K_RESTART_WAIT_R",19162],[5,"XTAL32K_CONF_SPEC",19162],[8,"XTAL32K_RESTART_WAIT_W",19162],[8,"XTAL32K_RETURN_WAIT_R",19162],[8,"XTAL32K_RETURN_WAIT_W",19162],[8,"XTAL32K_STABLE_THRES_R",19162],[8,"XTAL32K_STABLE_THRES_W",19162],[8,"XTAL32K_WDT_TIMEOUT_R",19162],[8,"XTAL32K_WDT_TIMEOUT_W",19162],[8,"CMD",19189],[8,"CTRL",19189],[8,"DATA",19189],[8,"DATE",19189],[8,"INT_CLR",19189],[8,"INT_ENA",19189],[8,"INT_RAW",19189],[8,"INT_ST",19189],[8,"SCL_HIGH",19189],[8,"SCL_LOW",19189],[8,"SCL_START_PERIOD",19189],[8,"SCL_STOP_PERIOD",19189],[8,"SDA_DUTY",19189],[8,"SLAVE_ADDR",19189],[8,"STATUS",19189],[8,"TO",19189],[8,"W",19246],[8,"R",19246],[8,"COMMAND_R",19246],[5,"CMD_SPEC",19246],[8,"COMMAND_W",19246],[8,"COMMAND_DONE_R",19246],[8,"W",19263],[8,"R",19263],[8,"CLK_EN_R",19263],[5,"CTRL_SPEC",19263],[8,"CLK_EN_W",19263],[8,"CLK_GATE_EN_R",19263],[8,"CLK_GATE_EN_W",19263],[8,"MS_MODE_R",19263],[8,"MS_MODE_W",19263],[8,"RESET_R",19263],[8,"RESET_W",19263],[8,"RX_LSB_FIRST_R",19263],[8,"RX_LSB_FIRST_W",19263],[8,"SCL_FORCE_OUT_R",19263],[8,"SCL_FORCE_OUT_W",19263],[8,"SDA_FORCE_OUT_R",19263],[8,"SDA_FORCE_OUT_W",19263],[8,"TRANS_START_R",19263],[8,"TRANS_START_W",19263],[8,"TX_LSB_FIRST_R",19263],[8,"TX_LSB_FIRST_W",19263],[8,"W",19310],[8,"R",19310],[8,"DONE_R",19310],[8,"RDATA_R",19310],[8,"SLAVE_TX_DATA_R",19310],[5,"DATA_SPEC",19310],[8,"SLAVE_TX_DATA_W",19310],[8,"W",19329],[8,"R",19329],[8,"DATE_R",19329],[5,"DATE_SPEC",19329],[8,"DATE_W",19329],[8,"W",19344],[5,"INT_CLR_SPEC",19344],[8,"ACK_ERR_INT_CLR_W",19344],[8,"ARBITRATION_LOST_INT_CLR_W",19344],[8,"DETECT_START_INT_CLR_W",19344],[8,"MASTER_TRAN_COMP_INT_CLR_W",19344],[8,"RX_DATA_INT_CLR_W",19344],[8,"SLAVE_TRAN_COMP_INT_CLR_W",19344],[8,"TIME_OUT_INT_CLR_W",19344],[8,"TRANS_COMPLETE_INT_CLR_W",19344],[8,"TX_DATA_INT_CLR_W",19344],[8,"R",19372],[8,"ACK_ERR_INT_ENA_R",19372],[8,"W",19372],[5,"INT_ENA_SPEC",19372],[8,"ACK_ERR_INT_ENA_W",19372],[8,"ARBITRATION_LOST_INT_ENA_R",19372],[8,"ARBITRATION_LOST_INT_ENA_W",19372],[8,"DETECT_START_INT_ENA_R",19372],[8,"DETECT_START_INT_ENA_W",19372],[8,"MASTER_TRAN_COMP_INT_ENA_R",19372],[8,"MASTER_TRAN_COMP_INT_ENA_W",19372],[8,"RX_DATA_INT_ENA_R",19372],[8,"RX_DATA_INT_ENA_W",19372],[8,"SLAVE_TRAN_COMP_INT_ENA_R",19372],[8,"SLAVE_TRAN_COMP_INT_ENA_W",19372],[8,"TIME_OUT_INT_ENA_R",19372],[8,"TIME_OUT_INT_ENA_W",19372],[8,"TRANS_COMPLETE_INT_ENA_R",19372],[8,"TRANS_COMPLETE_INT_ENA_W",19372],[8,"TX_DATA_INT_ENA_R",19372],[8,"TX_DATA_INT_ENA_W",19372],[8,"R",19419],[8,"ACK_ERR_INT_RAW_R",19419],[8,"ARBITRATION_LOST_INT_RAW_R",19419],[8,"DETECT_START_INT_RAW_R",19419],[8,"MASTER_TRAN_COMP_INT_RAW_R",19419],[8,"RX_DATA_INT_RAW_R",19419],[8,"SLAVE_TRAN_COMP_INT_RAW_R",19419],[8,"TIME_OUT_INT_RAW_R",19419],[8,"TRANS_COMPLETE_INT_RAW_R",19419],[8,"TX_DATA_INT_RAW_R",19419],[8,"R",19446],[8,"ACK_ERR_INT_ST_R",19446],[8,"ARBITRATION_LOST_INT_ST_R",19446],[8,"DETECT_START_INT_ST_R",19446],[8,"MASTER_TRAN_COMP_INT_ST_R",19446],[8,"RX_DATA_INT_ST_R",19446],[8,"SLAVE_TRAN_COMP_INT_ST_R",19446],[8,"TIME_OUT_INT_ST_R",19446],[8,"TRANS_COMPLETE_INT_ST_R",19446],[8,"TX_DATA_INT_ST_R",19446],[8,"W",19473],[8,"R",19473],[8,"PERIOD_R",19473],[5,"SCL_HIGH_SPEC",19473],[8,"PERIOD_W",19473],[8,"W",19488],[8,"R",19488],[8,"PERIOD_R",19488],[5,"SCL_LOW_SPEC",19488],[8,"PERIOD_W",19488],[8,"W",19503],[8,"R",19503],[8,"SCL_START_PERIOD_R",19503],[5,"SCL_START_PERIOD_SPEC",19503],[8,"SCL_START_PERIOD_W",19503],[8,"W",19518],[8,"R",19518],[8,"SCL_STOP_PERIOD_R",19518],[5,"SCL_STOP_PERIOD_SPEC",19518],[8,"SCL_STOP_PERIOD_W",19518],[8,"W",19533],[8,"R",19533],[8,"NUM_R",19533],[5,"SDA_DUTY_SPEC",19533],[8,"NUM_W",19533],[8,"R",19548],[8,"ADDR_10BIT_EN_R",19548],[8,"W",19548],[5,"SLAVE_ADDR_SPEC",19548],[8,"ADDR_10BIT_EN_W",19548],[8,"SLAVE_ADDR_R",19548],[8,"SLAVE_ADDR_W",19548],[8,"R",19567],[8,"ACK_REC_R",19567],[8,"ARB_LOST_R",19567],[8,"BUS_BUSY_R",19567],[8,"BYTE_TRANS_R",19567],[8,"OP_CNT_R",19567],[8,"SCL_MAIN_STATE_LAST_R",19567],[8,"SCL_STATE_LAST_R",19567],[8,"SHIFT_R",19567],[8,"SLAVE_ADDRESSED_R",19567],[8,"SLAVE_RW_R",19567],[8,"W",19596],[8,"R",19596],[8,"TIME_OUT_R",19596],[5,"TO_SPEC",19596],[8,"TIME_OUT_W",19596],[8,"ENABLE_W1TC",19611],[8,"EXT_WAKEUP0",19611],[8,"PAD_DAC1",19611],[8,"PAD_DAC2",19611],[8,"PIN",19611],[8,"RTC_DEBUG_SEL",19611],[8,"RTC_GPIO_ENABLE",19611],[8,"RTC_GPIO_ENABLE_W1TS",19611],[8,"RTC_GPIO_IN",19611],[8,"RTC_GPIO_OUT",19611],[8,"RTC_GPIO_OUT_W1TC",19611],[8,"RTC_GPIO_OUT_W1TS",19611],[8,"RTC_GPIO_STATUS",19611],[8,"RTC_GPIO_STATUS_W1TC",19611],[8,"RTC_GPIO_STATUS_W1TS",19611],[8,"RTC_IO_DATE",19611],[8,"RTC_IO_TOUCH_CTRL",19611],[8,"RTC_PAD19",19611],[8,"RTC_PAD20",19611],[8,"RTC_PAD21",19611],[8,"SAR_I2C_IO",19611],[8,"TOUCH_PAD",19611],[8,"XTAL_32N_PAD",19611],[8,"XTAL_32P_PAD",19611],[8,"XTL_EXT_CTR",19611],[8,"W",19696],[5,"ENABLE_W1TC_SPEC",19696],[8,"ENABLE_W1TC_W",19696],[8,"W",19708],[8,"R",19708],[8,"SEL_R",19708],[5,"EXT_WAKEUP0_SPEC",19708],[8,"SEL_W",19708],[8,"W",19723],[8,"R",19723],[8,"PDAC1_DAC_R",19723],[5,"PAD_DAC1_SPEC",19723],[8,"PDAC1_DAC_W",19723],[8,"PDAC1_DAC_XPD_FORCE_R",19723],[8,"PDAC1_DAC_XPD_FORCE_W",19723],[8,"PDAC1_DRV_R",19723],[8,"PDAC1_DRV_W",19723],[8,"PDAC1_FUN_IE_R",19723],[8,"PDAC1_FUN_IE_W",19723],[8,"PDAC1_FUN_SEL_R",19723],[8,"PDAC1_FUN_SEL_W",19723],[8,"PDAC1_MUX_SEL_R",19723],[8,"PDAC1_MUX_SEL_W",19723],[8,"PDAC1_RDE_R",19723],[8,"PDAC1_RDE_W",19723],[8,"PDAC1_RUE_R",19723],[8,"PDAC1_RUE_W",19723],[8,"PDAC1_SLP_IE_R",19723],[8,"PDAC1_SLP_IE_W",19723],[8,"PDAC1_SLP_OE_R",19723],[8,"PDAC1_SLP_OE_W",19723],[8,"PDAC1_SLP_SEL_R",19723],[8,"PDAC1_SLP_SEL_W",19723],[8,"PDAC1_XPD_DAC_R",19723],[8,"PDAC1_XPD_DAC_W",19723],[8,"W",19782],[8,"R",19782],[8,"PDAC2_DAC_R",19782],[5,"PAD_DAC2_SPEC",19782],[8,"PDAC2_DAC_W",19782],[8,"PDAC2_DAC_XPD_FORCE_R",19782],[8,"PDAC2_DAC_XPD_FORCE_W",19782],[8,"PDAC2_DRV_R",19782],[8,"PDAC2_DRV_W",19782],[8,"PDAC2_FUN_IE_R",19782],[8,"PDAC2_FUN_IE_W",19782],[8,"PDAC2_FUN_SEL_R",19782],[8,"PDAC2_FUN_SEL_W",19782],[8,"PDAC2_MUX_SEL_R",19782],[8,"PDAC2_MUX_SEL_W",19782],[8,"PDAC2_RDE_R",19782],[8,"PDAC2_RDE_W",19782],[8,"PDAC2_RUE_R",19782],[8,"PDAC2_RUE_W",19782],[8,"PDAC2_SLP_IE_R",19782],[8,"PDAC2_SLP_IE_W",19782],[8,"PDAC2_SLP_OE_R",19782],[8,"PDAC2_SLP_OE_W",19782],[8,"PDAC2_SLP_SEL_R",19782],[8,"PDAC2_SLP_SEL_W",19782],[8,"PDAC2_XPD_DAC_R",19782],[8,"PDAC2_XPD_DAC_W",19782],[8,"W",19841],[8,"R",19841],[8,"GPIO_PIN_INT_TYPE_R",19841],[5,"PIN_SPEC",19841],[8,"GPIO_PIN_INT_TYPE_W",19841],[8,"GPIO_PIN_WAKEUP_ENABLE_R",19841],[8,"GPIO_PIN_WAKEUP_ENABLE_W",19841],[8,"PAD_DRIVER_R",19841],[8,"PAD_DRIVER_W",19841],[8,"W",19864],[8,"R",19864],[8,"RTC_DEBUG_12M_NO_GATING_R",19864],[5,"RTC_DEBUG_SEL_SPEC",19864],[8,"RTC_DEBUG_12M_NO_GATING_W",19864],[8,"RTC_DEBUG_SEL0_R",19864],[8,"RTC_DEBUG_SEL0_W",19864],[8,"RTC_DEBUG_SEL1_R",19864],[8,"RTC_DEBUG_SEL1_W",19864],[8,"RTC_DEBUG_SEL2_R",19864],[8,"RTC_DEBUG_SEL2_W",19864],[8,"RTC_DEBUG_SEL3_R",19864],[8,"RTC_DEBUG_SEL3_W",19864],[8,"RTC_DEBUG_SEL4_R",19864],[8,"RTC_DEBUG_SEL4_W",19864],[8,"W",19899],[8,"R",19899],[8,"REG_RTCIO_REG_GPIO_ENABLE_R",19899],[5,"RTC_GPIO_ENABLE_SPEC",19899],[8,"REG_RTCIO_REG_GPIO_ENABLE_W",19899],[8,"W",19914],[5,"RTC_GPIO_ENABLE_W1TS_SPEC",19914],[8,"REG_RTCIO_REG_GPIO_ENABLE_W1TS_W",19914],[8,"R",19926],[8,"GPIO_IN_NEXT_R",19926],[8,"W",19937],[8,"R",19937],[8,"GPIO_OUT_DATA_R",19937],[5,"RTC_GPIO_OUT_SPEC",19937],[8,"GPIO_OUT_DATA_W",19937],[8,"W",19952],[5,"RTC_GPIO_OUT_W1TC_SPEC",19952],[8,"GPIO_OUT_DATA_W1TC_W",19952],[8,"W",19964],[5,"RTC_GPIO_OUT_W1TS_SPEC",19964],[8,"GPIO_OUT_DATA_W1TS_W",19964],[8,"W",19976],[8,"R",19976],[8,"GPIO_STATUS_INT_R",19976],[5,"RTC_GPIO_STATUS_SPEC",19976],[8,"GPIO_STATUS_INT_W",19976],[8,"W",19991],[5,"RTC_GPIO_STATUS_W1TC_SPEC",19991],[8,"GPIO_STATUS_INT_W1TC_W",19991],[8,"W",20003],[5,"RTC_GPIO_STATUS_W1TS_SPEC",20003],[8,"GPIO_STATUS_INT_W1TS_W",20003],[8,"W",20015],[8,"R",20015],[8,"IO_DATE_R",20015],[5,"RTC_IO_DATE_SPEC",20015],[8,"IO_DATE_W",20015],[8,"W",20030],[8,"R",20030],[8,"IO_TOUCH_BUFMODE_R",20030],[5,"RTC_IO_TOUCH_CTRL_SPEC",20030],[8,"IO_TOUCH_BUFMODE_W",20030],[8,"IO_TOUCH_BUFSEL_R",20030],[8,"IO_TOUCH_BUFSEL_W",20030],[8,"W",20049],[8,"R",20049],[8,"DRV_R",20049],[5,"RTC_PAD19_SPEC",20049],[8,"DRV_W",20049],[8,"FUN_IE_R",20049],[8,"FUN_IE_W",20049],[8,"FUN_SEL_R",20049],[8,"FUN_SEL_W",20049],[8,"MUX_SEL_R",20049],[8,"MUX_SEL_W",20049],[8,"RDE_R",20049],[8,"RDE_W",20049],[8,"RUE_R",20049],[8,"RUE_W",20049],[8,"SLP_IE_R",20049],[8,"SLP_IE_W",20049],[8,"SLP_OE_R",20049],[8,"SLP_OE_W",20049],[8,"SLP_SEL_R",20049],[8,"SLP_SEL_W",20049],[8,"W",20096],[8,"R",20096],[8,"DRV_R",20096],[5,"RTC_PAD20_SPEC",20096],[8,"DRV_W",20096],[8,"FUN_IE_R",20096],[8,"FUN_IE_W",20096],[8,"FUN_SEL_R",20096],[8,"FUN_SEL_W",20096],[8,"MUX_SEL_R",20096],[8,"MUX_SEL_W",20096],[8,"RDE_R",20096],[8,"RDE_W",20096],[8,"RUE_R",20096],[8,"RUE_W",20096],[8,"SLP_IE_R",20096],[8,"SLP_IE_W",20096],[8,"SLP_OE_R",20096],[8,"SLP_OE_W",20096],[8,"SLP_SEL_R",20096],[8,"SLP_SEL_W",20096],[8,"W",20143],[8,"R",20143],[8,"DRV_R",20143],[5,"RTC_PAD21_SPEC",20143],[8,"DRV_W",20143],[8,"FUN_IE_R",20143],[8,"FUN_IE_W",20143],[8,"FUN_SEL_R",20143],[8,"FUN_SEL_W",20143],[8,"MUX_SEL_R",20143],[8,"MUX_SEL_W",20143],[8,"RDE_R",20143],[8,"RDE_W",20143],[8,"RUE_R",20143],[8,"RUE_W",20143],[8,"SLP_IE_R",20143],[8,"SLP_IE_W",20143],[8,"SLP_OE_R",20143],[8,"SLP_OE_W",20143],[8,"SLP_SEL_R",20143],[8,"SLP_SEL_W",20143],[8,"W",20190],[8,"R",20190],[8,"SAR_DEBUG_BIT_SEL_R",20190],[5,"SAR_I2C_IO_SPEC",20190],[8,"SAR_DEBUG_BIT_SEL_W",20190],[8,"SAR_I2C_SCL_SEL_R",20190],[8,"SAR_I2C_SCL_SEL_W",20190],[8,"SAR_I2C_SDA_SEL_R",20190],[8,"SAR_I2C_SDA_SEL_W",20190],[8,"W",20213],[8,"R",20213],[8,"DAC_R",20213],[5,"TOUCH_PAD_SPEC",20213],[8,"DAC_W",20213],[8,"DRV_R",20213],[8,"DRV_W",20213],[8,"FUN_IE_R",20213],[8,"FUN_IE_W",20213],[8,"FUN_SEL_R",20213],[8,"FUN_SEL_W",20213],[8,"MUX_SEL_R",20213],[8,"MUX_SEL_W",20213],[8,"RDE_R",20213],[8,"RDE_W",20213],[8,"RUE_R",20213],[8,"RUE_W",20213],[8,"SLP_IE_R",20213],[8,"SLP_IE_W",20213],[8,"SLP_OE_R",20213],[8,"SLP_OE_W",20213],[8,"SLP_SEL_R",20213],[8,"SLP_SEL_W",20213],[8,"START_R",20213],[8,"START_W",20213],[8,"TIE_OPT_R",20213],[8,"TIE_OPT_W",20213],[8,"XPD_R",20213],[8,"XPD_W",20213],[8,"W",20276],[8,"R",20276],[8,"X32N_DRV_R",20276],[5,"XTAL_32N_PAD_SPEC",20276],[8,"X32N_DRV_W",20276],[8,"X32N_FUN_IE_R",20276],[8,"X32N_FUN_IE_W",20276],[8,"X32N_FUN_SEL_R",20276],[8,"X32N_FUN_SEL_W",20276],[8,"X32N_MUX_SEL_R",20276],[8,"X32N_MUX_SEL_W",20276],[8,"X32N_RDE_R",20276],[8,"X32N_RDE_W",20276],[8,"X32N_RUE_R",20276],[8,"X32N_RUE_W",20276],[8,"X32N_SLP_IE_R",20276],[8,"X32N_SLP_IE_W",20276],[8,"X32N_SLP_OE_R",20276],[8,"X32N_SLP_OE_W",20276],[8,"X32N_SLP_SEL_R",20276],[8,"X32N_SLP_SEL_W",20276],[8,"W",20323],[8,"R",20323],[8,"X32P_DRV_R",20323],[5,"XTAL_32P_PAD_SPEC",20323],[8,"X32P_DRV_W",20323],[8,"X32P_FUN_IE_R",20323],[8,"X32P_FUN_IE_W",20323],[8,"X32P_FUN_SEL_R",20323],[8,"X32P_FUN_SEL_W",20323],[8,"X32P_MUX_SEL_R",20323],[8,"X32P_MUX_SEL_W",20323],[8,"X32P_RDE_R",20323],[8,"X32P_RDE_W",20323],[8,"X32P_RUE_R",20323],[8,"X32P_RUE_W",20323],[8,"X32P_SLP_IE_R",20323],[8,"X32P_SLP_IE_W",20323],[8,"X32P_SLP_OE_R",20323],[8,"X32P_SLP_OE_W",20323],[8,"X32P_SLP_SEL_R",20323],[8,"X32P_SLP_SEL_W",20323],[8,"W",20370],[8,"R",20370],[8,"SEL_R",20370],[5,"XTL_EXT_CTR_SPEC",20370],[8,"SEL_W",20370],[8,"SAR_AMP_CTRL1",20385],[8,"SAR_AMP_CTRL2",20385],[8,"SAR_AMP_CTRL3",20385],[8,"SAR_ATTEN1",20385],[8,"SAR_ATTEN2",20385],[8,"SAR_COCPU_DEBUG",20385],[8,"SAR_COCPU_INT_CLR",20385],[8,"SAR_COCPU_INT_ENA",20385],[8,"SAR_COCPU_INT_RAW",20385],[8,"SAR_COCPU_INT_ST",20385],[8,"SAR_COCPU_STATE",20385],[8,"SAR_DAC_CTRL1",20385],[8,"SAR_DAC_CTRL2",20385],[8,"SAR_HALL_CTRL",20385],[8,"SAR_I2C_CTRL",20385],[8,"SAR_IO_MUX_CONF",20385],[8,"SAR_MEAS1_CTRL1",20385],[8,"SAR_MEAS1_CTRL2",20385],[8,"SAR_MEAS1_MUX",20385],[8,"SAR_MEAS2_CTRL1",20385],[8,"SAR_MEAS2_CTRL2",20385],[8,"SAR_MEAS2_MUX",20385],[8,"SAR_NOUSE",20385],[8,"SAR_POWER_XPD_SAR",20385],[8,"SAR_READER1_CTRL",20385],[8,"SAR_READER1_STATUS",20385],[8,"SAR_READER2_CTRL",20385],[8,"SAR_READER2_STATUS",20385],[8,"SAR_SLAVE_ADDR1",20385],[8,"SAR_SLAVE_ADDR2",20385],[8,"SAR_SLAVE_ADDR3",20385],[8,"SAR_SLAVE_ADDR4",20385],[8,"SAR_TOUCH_CHN_ST",20385],[8,"SAR_TOUCH_CONF",20385],[8,"SAR_TOUCH_STATUS0",20385],[8,"SAR_TOUCH_STATUS1",20385],[8,"SAR_TOUCH_STATUS10",20385],[8,"SAR_TOUCH_STATUS11",20385],[8,"SAR_TOUCH_STATUS12",20385],[8,"SAR_TOUCH_STATUS13",20385],[8,"SAR_TOUCH_STATUS14",20385],[8,"SAR_TOUCH_STATUS15",20385],[8,"SAR_TOUCH_STATUS16",20385],[8,"SAR_TOUCH_STATUS2",20385],[8,"SAR_TOUCH_STATUS3",20385],[8,"SAR_TOUCH_STATUS4",20385],[8,"SAR_TOUCH_STATUS5",20385],[8,"SAR_TOUCH_STATUS6",20385],[8,"SAR_TOUCH_STATUS7",20385],[8,"SAR_TOUCH_STATUS8",20385],[8,"SAR_TOUCH_STATUS9",20385],[8,"SAR_TOUCH_THRES1",20385],[8,"SAR_TOUCH_THRES10",20385],[8,"SAR_TOUCH_THRES11",20385],[8,"SAR_TOUCH_THRES12",20385],[8,"SAR_TOUCH_THRES13",20385],[8,"SAR_TOUCH_THRES14",20385],[8,"SAR_TOUCH_THRES2",20385],[8,"SAR_TOUCH_THRES3",20385],[8,"SAR_TOUCH_THRES4",20385],[8,"SAR_TOUCH_THRES5",20385],[8,"SAR_TOUCH_THRES6",20385],[8,"SAR_TOUCH_THRES7",20385],[8,"SAR_TOUCH_THRES8",20385],[8,"SAR_TOUCH_THRES9",20385],[8,"SAR_TSENS_CTRL",20385],[8,"SAR_TSENS_CTRL2",20385],[8,"SARDATE",20385],[8,"W",20597],[8,"R",20597],[8,"SAR_AMP_WAIT1_R",20597],[5,"SAR_AMP_CTRL1_SPEC",20597],[8,"SAR_AMP_WAIT1_W",20597],[8,"SAR_AMP_WAIT2_R",20597],[8,"SAR_AMP_WAIT2_W",20597],[8,"R",20616],[8,"AMP_RST_FB_FSM_IDLE_R",20616],[8,"W",20616],[5,"SAR_AMP_CTRL2_SPEC",20616],[8,"AMP_RST_FB_FSM_IDLE_W",20616],[8,"AMP_SHORT_REF_FSM_IDLE_R",20616],[8,"AMP_SHORT_REF_FSM_IDLE_W",20616],[8,"AMP_SHORT_REF_GND_FSM_IDLE_R",20616],[8,"AMP_SHORT_REF_GND_FSM_IDLE_W",20616],[8,"SAR1_DAC_XPD_FSM_IDLE_R",20616],[8,"SAR1_DAC_XPD_FSM_IDLE_W",20616],[8,"SAR_AMP_WAIT3_R",20616],[8,"SAR_AMP_WAIT3_W",20616],[8,"SAR_RSTB_FSM_IDLE_R",20616],[8,"SAR_RSTB_FSM_IDLE_W",20616],[8,"XPD_SAR_AMP_FSM_IDLE_R",20616],[8,"XPD_SAR_AMP_FSM_IDLE_W",20616],[8,"XPD_SAR_FSM_IDLE_R",20616],[8,"XPD_SAR_FSM_IDLE_W",20616],[8,"R",20659],[8,"AMP_RST_FB_FSM_R",20659],[8,"W",20659],[5,"SAR_AMP_CTRL3_SPEC",20659],[8,"AMP_RST_FB_FSM_W",20659],[8,"AMP_SHORT_REF_FSM_R",20659],[8,"AMP_SHORT_REF_FSM_W",20659],[8,"AMP_SHORT_REF_GND_FSM_R",20659],[8,"AMP_SHORT_REF_GND_FSM_W",20659],[8,"SAR1_DAC_XPD_FSM_R",20659],[8,"SAR1_DAC_XPD_FSM_W",20659],[8,"SAR_RSTB_FSM_R",20659],[8,"SAR_RSTB_FSM_W",20659],[8,"XPD_SAR_AMP_FSM_R",20659],[8,"XPD_SAR_AMP_FSM_W",20659],[8,"XPD_SAR_FSM_R",20659],[8,"XPD_SAR_FSM_W",20659],[8,"W",20698],[8,"R",20698],[8,"SAR1_ATTEN_R",20698],[5,"SAR_ATTEN1_SPEC",20698],[8,"SAR1_ATTEN_W",20698],[8,"W",20713],[8,"R",20713],[8,"SAR2_ATTEN_R",20713],[5,"SAR_ATTEN2_SPEC",20713],[8,"SAR2_ATTEN_W",20713],[8,"R",20728],[8,"COCPU_MEM_ADDR_R",20728],[8,"COCPU_MEM_RDY_R",20728],[8,"COCPU_MEM_VLD_R",20728],[8,"COCPU_MEM_WEN_R",20728],[8,"COCPU_PC_R",20728],[8,"W",20747],[5,"SAR_COCPU_INT_CLR_SPEC",20747],[8,"COCPU_SARADC1_INT_CLR_W",20747],[8,"COCPU_SARADC2_INT_CLR_W",20747],[8,"COCPU_START_INT_CLR_W",20747],[8,"COCPU_SW_INT_CLR_W",20747],[8,"COCPU_SWD_INT_CLR_W",20747],[8,"COCPU_TOUCH_ACTIVE_INT_CLR_W",20747],[8,"COCPU_TOUCH_DONE_INT_CLR_W",20747],[8,"COCPU_TOUCH_INACTIVE_INT_CLR_W",20747],[8,"COCPU_TSENS_INT_CLR_W",20747],[8,"W",20775],[8,"R",20775],[8,"COCPU_SARADC1_INT_ENA_R",20775],[5,"SAR_COCPU_INT_ENA_SPEC",20775],[8,"COCPU_SARADC1_INT_ENA_W",20775],[8,"COCPU_SARADC2_INT_ENA_R",20775],[8,"COCPU_SARADC2_INT_ENA_W",20775],[8,"COCPU_START_INT_ENA_R",20775],[8,"COCPU_START_INT_ENA_W",20775],[8,"COCPU_SW_INT_ENA_R",20775],[8,"COCPU_SW_INT_ENA_W",20775],[8,"COCPU_SWD_INT_ENA_R",20775],[8,"COCPU_SWD_INT_ENA_W",20775],[8,"COCPU_TOUCH_ACTIVE_INT_ENA_R",20775],[8,"COCPU_TOUCH_ACTIVE_INT_ENA_W",20775],[8,"COCPU_TOUCH_DONE_INT_ENA_R",20775],[8,"COCPU_TOUCH_DONE_INT_ENA_W",20775],[8,"COCPU_TOUCH_INACTIVE_INT_ENA_R",20775],[8,"COCPU_TOUCH_INACTIVE_INT_ENA_W",20775],[8,"COCPU_TSENS_INT_ENA_R",20775],[8,"COCPU_TSENS_INT_ENA_W",20775],[8,"R",20822],[8,"COCPU_SARADC1_INT_RAW_R",20822],[8,"COCPU_SARADC2_INT_RAW_R",20822],[8,"COCPU_START_INT_RAW_R",20822],[8,"COCPU_SW_INT_RAW_R",20822],[8,"COCPU_SWD_INT_RAW_R",20822],[8,"COCPU_TOUCH_ACTIVE_INT_RAW_R",20822],[8,"COCPU_TOUCH_DONE_INT_RAW_R",20822],[8,"COCPU_TOUCH_INACTIVE_INT_RAW_R",20822],[8,"COCPU_TSENS_INT_RAW_R",20822],[8,"R",20849],[8,"COCPU_SARADC1_INT_ST_R",20849],[8,"COCPU_SARADC2_INT_ST_R",20849],[8,"COCPU_START_INT_ST_R",20849],[8,"COCPU_SW_INT_ST_R",20849],[8,"COCPU_SWD_INT_ST_R",20849],[8,"COCPU_TOUCH_ACTIVE_INT_ST_R",20849],[8,"COCPU_TOUCH_DONE_INT_ST_R",20849],[8,"COCPU_TOUCH_INACTIVE_INT_ST_R",20849],[8,"COCPU_TSENS_INT_ST_R",20849],[8,"W",20876],[8,"R",20876],[8,"COCPU_CLK_EN_R",20876],[5,"SAR_COCPU_STATE_SPEC",20876],[8,"COCPU_DBG_TRIGGER_W",20876],[8,"COCPU_EBREAK_R",20876],[8,"COCPU_EOI_R",20876],[8,"COCPU_RESET_N_R",20876],[8,"COCPU_TRAP_R",20876],[8,"W",20899],[8,"R",20899],[8,"DAC_CLK_FORCE_HIGH_R",20899],[5,"SAR_DAC_CTRL1_SPEC",20899],[8,"DAC_CLK_FORCE_HIGH_W",20899],[8,"DAC_CLK_FORCE_LOW_R",20899],[8,"DAC_CLK_FORCE_LOW_W",20899],[8,"DAC_CLK_INV_R",20899],[8,"DAC_CLK_INV_W",20899],[8,"DAC_CLKGATE_EN_R",20899],[8,"DAC_CLKGATE_EN_W",20899],[8,"DAC_DIG_FORCE_R",20899],[8,"DAC_DIG_FORCE_W",20899],[8,"DAC_RESET_R",20899],[8,"DAC_RESET_W",20899],[8,"DEBUG_BIT_SEL_R",20899],[8,"DEBUG_BIT_SEL_W",20899],[8,"SW_FSTEP_R",20899],[8,"SW_FSTEP_W",20899],[8,"SW_TONE_EN_R",20899],[8,"SW_TONE_EN_W",20899],[8,"W",20946],[8,"R",20946],[8,"DAC_CW_EN1_R",20946],[5,"SAR_DAC_CTRL2_SPEC",20946],[8,"DAC_CW_EN1_W",20946],[8,"DAC_CW_EN2_R",20946],[8,"DAC_CW_EN2_W",20946],[8,"DAC_DC1_R",20946],[8,"DAC_DC1_W",20946],[8,"DAC_DC2_R",20946],[8,"DAC_DC2_W",20946],[8,"DAC_INV1_R",20946],[8,"DAC_INV1_W",20946],[8,"DAC_INV2_R",20946],[8,"DAC_INV2_W",20946],[8,"DAC_SCALE1_R",20946],[8,"DAC_SCALE1_W",20946],[8,"DAC_SCALE2_R",20946],[8,"DAC_SCALE2_W",20946],[8,"W",20989],[8,"R",20989],[8,"HALL_PHASE_R",20989],[5,"SAR_HALL_CTRL_SPEC",20989],[8,"HALL_PHASE_W",20989],[8,"HALL_PHASE_FORCE_R",20989],[8,"HALL_PHASE_FORCE_W",20989],[8,"XPD_HALL_R",20989],[8,"XPD_HALL_W",20989],[8,"XPD_HALL_FORCE_R",20989],[8,"XPD_HALL_FORCE_W",20989],[8,"W",21016],[8,"R",21016],[8,"SAR_I2C_CTRL_R",21016],[5,"SAR_I2C_CTRL_SPEC",21016],[8,"SAR_I2C_CTRL_W",21016],[8,"SAR_I2C_START_R",21016],[8,"SAR_I2C_START_W",21016],[8,"SAR_I2C_START_FORCE_R",21016],[8,"SAR_I2C_START_FORCE_W",21016],[8,"W",21039],[8,"R",21039],[8,"IOMUX_CLK_GATE_EN_R",21039],[5,"SAR_IO_MUX_CONF_SPEC",21039],[8,"IOMUX_CLK_GATE_EN_W",21039],[8,"IOMUX_RESET_R",21039],[8,"IOMUX_RESET_W",21039],[8,"R",21058],[8,"AMP_RST_FB_FORCE_R",21058],[8,"W",21058],[5,"SAR_MEAS1_CTRL1_SPEC",21058],[8,"AMP_RST_FB_FORCE_W",21058],[8,"AMP_SHORT_REF_FORCE_R",21058],[8,"AMP_SHORT_REF_FORCE_W",21058],[8,"AMP_SHORT_REF_GND_FORCE_R",21058],[8,"AMP_SHORT_REF_GND_FORCE_W",21058],[8,"FORCE_XPD_AMP_R",21058],[8,"FORCE_XPD_AMP_W",21058],[8,"RTC_SARADC_CLKGATE_EN_R",21058],[8,"RTC_SARADC_CLKGATE_EN_W",21058],[8,"RTC_SARADC_RESET_R",21058],[8,"RTC_SARADC_RESET_W",21058],[8,"W",21093],[8,"R",21093],[8,"MEAS1_DATA_SAR_R",21093],[8,"MEAS1_DONE_SAR_R",21093],[8,"MEAS1_START_FORCE_R",21093],[5,"SAR_MEAS1_CTRL2_SPEC",21093],[8,"MEAS1_START_FORCE_W",21093],[8,"MEAS1_START_SAR_R",21093],[8,"MEAS1_START_SAR_W",21093],[8,"SAR1_EN_PAD_R",21093],[8,"SAR1_EN_PAD_W",21093],[8,"SAR1_EN_PAD_FORCE_R",21093],[8,"SAR1_EN_PAD_FORCE_W",21093],[8,"W",21124],[8,"R",21124],[8,"SAR1_DIG_FORCE_R",21124],[5,"SAR_MEAS1_MUX_SPEC",21124],[8,"SAR1_DIG_FORCE_W",21124],[8,"W",21139],[8,"R",21139],[8,"SAR2_CNTL_STATE_R",21139],[8,"SAR2_EN_TEST_R",21139],[5,"SAR_MEAS2_CTRL1_SPEC",21139],[8,"SAR2_EN_TEST_W",21139],[8,"SAR2_PKDET_CAL_EN_R",21139],[8,"SAR2_PKDET_CAL_EN_W",21139],[8,"SAR2_PWDET_CAL_EN_R",21139],[8,"SAR2_PWDET_CAL_EN_W",21139],[8,"SAR2_RSTB_FORCE_R",21139],[8,"SAR2_RSTB_FORCE_W",21139],[8,"SAR2_RSTB_WAIT_R",21139],[8,"SAR2_RSTB_WAIT_W",21139],[8,"SAR2_STANDBY_WAIT_R",21139],[8,"SAR2_STANDBY_WAIT_W",21139],[8,"SAR2_XPD_WAIT_R",21139],[8,"SAR2_XPD_WAIT_W",21139],[8,"W",21180],[8,"R",21180],[8,"MEAS2_DATA_SAR_R",21180],[8,"MEAS2_DONE_SAR_R",21180],[8,"MEAS2_START_FORCE_R",21180],[5,"SAR_MEAS2_CTRL2_SPEC",21180],[8,"MEAS2_START_FORCE_W",21180],[8,"MEAS2_START_SAR_R",21180],[8,"MEAS2_START_SAR_W",21180],[8,"SAR2_EN_PAD_R",21180],[8,"SAR2_EN_PAD_W",21180],[8,"SAR2_EN_PAD_FORCE_R",21180],[8,"SAR2_EN_PAD_FORCE_W",21180],[8,"W",21211],[8,"R",21211],[8,"SAR2_PWDET_CCT_R",21211],[5,"SAR_MEAS2_MUX_SPEC",21211],[8,"SAR2_PWDET_CCT_W",21211],[8,"SAR2_RTC_FORCE_R",21211],[8,"SAR2_RTC_FORCE_W",21211],[8,"W",21230],[8,"R",21230],[8,"SAR_NOUSE_R",21230],[5,"SAR_NOUSE_SPEC",21230],[8,"SAR_NOUSE_W",21230],[8,"W",21245],[8,"R",21245],[8,"FORCE_XPD_SAR_R",21245],[5,"SAR_POWER_XPD_SAR_SPEC",21245],[8,"FORCE_XPD_SAR_W",21245],[8,"SARCLK_EN_R",21245],[8,"SARCLK_EN_W",21245],[8,"W",21264],[8,"R",21264],[8,"SAR1_CLK_DIV_R",21264],[5,"SAR_READER1_CTRL_SPEC",21264],[8,"SAR1_CLK_DIV_W",21264],[8,"SAR1_CLK_GATED_R",21264],[8,"SAR1_CLK_GATED_W",21264],[8,"SAR1_DATA_INV_R",21264],[8,"SAR1_DATA_INV_W",21264],[8,"SAR1_INT_EN_R",21264],[8,"SAR1_INT_EN_W",21264],[8,"SAR1_SAMPLE_NUM_R",21264],[8,"SAR1_SAMPLE_NUM_W",21264],[8,"R",21295],[8,"SAR1_READER_STATUS_R",21295],[8,"W",21306],[8,"R",21306],[8,"SAR2_CLK_DIV_R",21306],[5,"SAR_READER2_CTRL_SPEC",21306],[8,"SAR2_CLK_DIV_W",21306],[8,"SAR2_CLK_GATED_R",21306],[8,"SAR2_CLK_GATED_W",21306],[8,"SAR2_DATA_INV_R",21306],[8,"SAR2_DATA_INV_W",21306],[8,"SAR2_INT_EN_R",21306],[8,"SAR2_INT_EN_W",21306],[8,"SAR2_SAMPLE_NUM_R",21306],[8,"SAR2_SAMPLE_NUM_W",21306],[8,"SAR2_WAIT_ARB_CYCLE_R",21306],[8,"SAR2_WAIT_ARB_CYCLE_W",21306],[8,"R",21341],[8,"SAR2_READER_STATUS_R",21341],[8,"W",21352],[8,"R",21352],[8,"I2C_SLAVE_ADDR0_R",21352],[5,"SAR_SLAVE_ADDR1_SPEC",21352],[8,"I2C_SLAVE_ADDR0_W",21352],[8,"I2C_SLAVE_ADDR1_R",21352],[8,"I2C_SLAVE_ADDR1_W",21352],[8,"MEAS_STATUS_R",21352],[8,"W",21373],[8,"R",21373],[8,"I2C_SLAVE_ADDR2_R",21373],[5,"SAR_SLAVE_ADDR2_SPEC",21373],[8,"I2C_SLAVE_ADDR2_W",21373],[8,"I2C_SLAVE_ADDR3_R",21373],[8,"I2C_SLAVE_ADDR3_W",21373],[8,"W",21392],[8,"R",21392],[8,"I2C_SLAVE_ADDR4_R",21392],[5,"SAR_SLAVE_ADDR3_SPEC",21392],[8,"I2C_SLAVE_ADDR4_W",21392],[8,"I2C_SLAVE_ADDR5_R",21392],[8,"I2C_SLAVE_ADDR5_W",21392],[8,"W",21411],[8,"R",21411],[8,"I2C_SLAVE_ADDR6_R",21411],[5,"SAR_SLAVE_ADDR4_SPEC",21411],[8,"I2C_SLAVE_ADDR6_W",21411],[8,"I2C_SLAVE_ADDR7_R",21411],[8,"I2C_SLAVE_ADDR7_W",21411],[8,"W",21430],[5,"SAR_TOUCH_CHN_ST_SPEC",21430],[8,"TOUCH_CHANNEL_CLR_W",21430],[8,"R",21430],[8,"TOUCH_MEAS_DONE_R",21430],[8,"TOUCH_PAD_ACTIVE_R",21430],[8,"W",21447],[8,"R",21447],[8,"TOUCH_APPROACH_PAD0_R",21447],[5,"SAR_TOUCH_CONF_SPEC",21447],[8,"TOUCH_APPROACH_PAD0_W",21447],[8,"TOUCH_APPROACH_PAD1_R",21447],[8,"TOUCH_APPROACH_PAD1_W",21447],[8,"TOUCH_APPROACH_PAD2_R",21447],[8,"TOUCH_APPROACH_PAD2_W",21447],[8,"TOUCH_DATA_SEL_R",21447],[8,"TOUCH_DATA_SEL_W",21447],[8,"TOUCH_DENOISE_END_R",21447],[8,"TOUCH_OUTEN_R",21447],[8,"TOUCH_OUTEN_W",21447],[8,"TOUCH_STATUS_CLR_W",21447],[8,"TOUCH_UNIT_END_R",21447],[8,"R",21484],[8,"TOUCH_DENOISE_DATA_R",21484],[8,"TOUCH_SCAN_CURR_R",21484],[8,"R",21497],[8,"TOUCH_PAD1_DATA_R",21497],[8,"TOUCH_PAD1_DEBOUNCE_R",21497],[8,"R",21510],[8,"TOUCH_PAD10_DATA_R",21510],[8,"TOUCH_PAD10_DEBOUNCE_R",21510],[8,"R",21523],[8,"TOUCH_PAD11_DATA_R",21523],[8,"TOUCH_PAD11_DEBOUNCE_R",21523],[8,"R",21536],[8,"TOUCH_PAD12_DATA_R",21536],[8,"TOUCH_PAD12_DEBOUNCE_R",21536],[8,"R",21549],[8,"TOUCH_PAD13_DATA_R",21549],[8,"TOUCH_PAD13_DEBOUNCE_R",21549],[8,"R",21562],[8,"TOUCH_PAD14_DATA_R",21562],[8,"TOUCH_PAD14_DEBOUNCE_R",21562],[8,"R",21575],[8,"TOUCH_SLP_DATA_R",21575],[8,"TOUCH_SLP_DEBOUNCE_R",21575],[8,"R",21588],[8,"TOUCH_APPROACH_PAD0_CNT_R",21588],[8,"TOUCH_APPROACH_PAD1_CNT_R",21588],[8,"TOUCH_APPROACH_PAD2_CNT_R",21588],[8,"TOUCH_SLP_APPROACH_CNT_R",21588],[8,"R",21605],[8,"TOUCH_PAD2_DATA_R",21605],[8,"TOUCH_PAD2_DEBOUNCE_R",21605],[8,"R",21618],[8,"TOUCH_PAD3_DATA_R",21618],[8,"TOUCH_PAD3_DEBOUNCE_R",21618],[8,"R",21631],[8,"TOUCH_PAD4_DATA_R",21631],[8,"TOUCH_PAD4_DEBOUNCE_R",21631],[8,"R",21644],[8,"TOUCH_PAD5_DATA_R",21644],[8,"TOUCH_PAD5_DEBOUNCE_R",21644],[8,"R",21657],[8,"TOUCH_PAD6_DATA_R",21657],[8,"TOUCH_PAD6_DEBOUNCE_R",21657],[8,"R",21670],[8,"TOUCH_PAD7_DATA_R",21670],[8,"TOUCH_PAD7_DEBOUNCE_R",21670],[8,"R",21683],[8,"TOUCH_PAD8_DATA_R",21683],[8,"TOUCH_PAD8_DEBOUNCE_R",21683],[8,"R",21696],[8,"TOUCH_PAD9_DATA_R",21696],[8,"TOUCH_PAD9_DEBOUNCE_R",21696],[8,"W",21709],[8,"R",21709],[8,"TOUCH_OUT_TH1_R",21709],[5,"SAR_TOUCH_THRES1_SPEC",21709],[8,"TOUCH_OUT_TH1_W",21709],[8,"W",21724],[8,"R",21724],[8,"TOUCH_OUT_TH10_R",21724],[5,"SAR_TOUCH_THRES10_SPEC",21724],[8,"TOUCH_OUT_TH10_W",21724],[8,"W",21739],[8,"R",21739],[8,"TOUCH_OUT_TH11_R",21739],[5,"SAR_TOUCH_THRES11_SPEC",21739],[8,"TOUCH_OUT_TH11_W",21739],[8,"W",21754],[8,"R",21754],[8,"TOUCH_OUT_TH12_R",21754],[5,"SAR_TOUCH_THRES12_SPEC",21754],[8,"TOUCH_OUT_TH12_W",21754],[8,"W",21769],[8,"R",21769],[8,"TOUCH_OUT_TH13_R",21769],[5,"SAR_TOUCH_THRES13_SPEC",21769],[8,"TOUCH_OUT_TH13_W",21769],[8,"W",21784],[8,"R",21784],[8,"TOUCH_OUT_TH14_R",21784],[5,"SAR_TOUCH_THRES14_SPEC",21784],[8,"TOUCH_OUT_TH14_W",21784],[8,"W",21799],[8,"R",21799],[8,"TOUCH_OUT_TH2_R",21799],[5,"SAR_TOUCH_THRES2_SPEC",21799],[8,"TOUCH_OUT_TH2_W",21799],[8,"W",21814],[8,"R",21814],[8,"TOUCH_OUT_TH3_R",21814],[5,"SAR_TOUCH_THRES3_SPEC",21814],[8,"TOUCH_OUT_TH3_W",21814],[8,"W",21829],[8,"R",21829],[8,"TOUCH_OUT_TH4_R",21829],[5,"SAR_TOUCH_THRES4_SPEC",21829],[8,"TOUCH_OUT_TH4_W",21829],[8,"W",21844],[8,"R",21844],[8,"TOUCH_OUT_TH5_R",21844],[5,"SAR_TOUCH_THRES5_SPEC",21844],[8,"TOUCH_OUT_TH5_W",21844],[8,"W",21859],[8,"R",21859],[8,"TOUCH_OUT_TH6_R",21859],[5,"SAR_TOUCH_THRES6_SPEC",21859],[8,"TOUCH_OUT_TH6_W",21859],[8,"W",21874],[8,"R",21874],[8,"TOUCH_OUT_TH7_R",21874],[5,"SAR_TOUCH_THRES7_SPEC",21874],[8,"TOUCH_OUT_TH7_W",21874],[8,"W",21889],[8,"R",21889],[8,"TOUCH_OUT_TH8_R",21889],[5,"SAR_TOUCH_THRES8_SPEC",21889],[8,"TOUCH_OUT_TH8_W",21889],[8,"W",21904],[8,"R",21904],[8,"TOUCH_OUT_TH9_R",21904],[5,"SAR_TOUCH_THRES9_SPEC",21904],[8,"TOUCH_OUT_TH9_W",21904],[8,"W",21919],[8,"R",21919],[8,"TSENS_CLK_DIV_R",21919],[5,"SAR_TSENS_CTRL_SPEC",21919],[8,"TSENS_CLK_DIV_W",21919],[8,"TSENS_DUMP_OUT_R",21919],[8,"TSENS_DUMP_OUT_W",21919],[8,"TSENS_IN_INV_R",21919],[8,"TSENS_IN_INV_W",21919],[8,"TSENS_INT_EN_R",21919],[8,"TSENS_INT_EN_W",21919],[8,"TSENS_OUT_R",21919],[8,"TSENS_POWER_UP_R",21919],[8,"TSENS_POWER_UP_W",21919],[8,"TSENS_POWER_UP_FORCE_R",21919],[8,"TSENS_POWER_UP_FORCE_W",21919],[8,"TSENS_READY_R",21919],[8,"W",21958],[8,"R",21958],[8,"TSENS_CLK_INV_R",21958],[5,"SAR_TSENS_CTRL2_SPEC",21958],[8,"TSENS_CLK_INV_W",21958],[8,"TSENS_CLKGATE_EN_R",21958],[8,"TSENS_CLKGATE_EN_W",21958],[8,"TSENS_RESET_R",21958],[8,"TSENS_RESET_W",21958],[8,"TSENS_XPD_FORCE_R",21958],[8,"TSENS_XPD_FORCE_W",21958],[8,"TSENS_XPD_WAIT_R",21958],[8,"TSENS_XPD_WAIT_W",21958],[8,"W",21989],[8,"R",21989],[8,"SAR_DATE_R",21989],[5,"SARDATE_SPEC",21989],[8,"SAR_DATE_W",21989],[8,"BUSY",22004],[8,"CONTINUE",22004],[8,"DATE",22004],[8,"DMA_BLOCK_NUM",22004],[8,"DMA_CONTINUE",22004],[8,"DMA_START",22004],[8,"H_MEM",22004],[8,"INT_CLEAR",22004],[8,"INT_ENA",22004],[8,"M_MEM",22004],[8,"MODE",22004],[8,"START",22004],[8,"T_LENGTH",22004],[8,"T_STRING",22004],[8,"R",22056],[8,"STATE_R",22056],[8,"W",22067],[5,"CONTINUE_SPEC",22067],[8,"CONTINUE_OP_W",22067],[8,"W",22079],[8,"R",22079],[8,"DATE_R",22079],[5,"DATE_SPEC",22079],[8,"DATE_W",22079],[8,"W",22094],[8,"R",22094],[8,"DMA_BLOCK_NUM_R",22094],[5,"DMA_BLOCK_NUM_SPEC",22094],[8,"DMA_BLOCK_NUM_W",22094],[8,"W",22109],[5,"DMA_CONTINUE_SPEC",22109],[8,"DMA_CONTINUE_W",22109],[8,"W",22121],[5,"DMA_START_SPEC",22121],[8,"DMA_START_W",22121],[8,"W",22133],[8,"R",22133],[8,"H_R",22133],[5,"H_MEM_SPEC",22133],[8,"H_W",22133],[8,"W",22148],[5,"INT_CLEAR_SPEC",22148],[8,"CLEAR_INTERRUPT_W",22148],[8,"W",22160],[8,"R",22160],[8,"INTERRUPT_ENA_R",22160],[5,"INT_ENA_SPEC",22160],[8,"INTERRUPT_ENA_W",22160],[8,"W",22175],[8,"R",22175],[8,"M_R",22175],[5,"M_MEM_SPEC",22175],[8,"M_W",22175],[8,"W",22190],[8,"R",22190],[8,"MODE_R",22190],[5,"MODE_SPEC",22190],[8,"MODE_W",22190],[8,"W",22205],[5,"START_SPEC",22205],[8,"START_W",22205],[8,"W",22217],[8,"R",22217],[8,"T_LENGTH_R",22217],[5,"T_LENGTH_SPEC",22217],[8,"T_LENGTH_W",22217],[8,"W",22232],[8,"R",22232],[8,"T_STRING_R",22232],[5,"T_STRING_SPEC",22232],[8,"T_STRING_W",22232],[8,"ADDR",22247],[8,"CLOCK",22247],[8,"CMD",22247],[8,"CTRL",22247],[8,"CTRL1",22247],[8,"CTRL2",22247],[8,"DIN_MODE",22247],[8,"DIN_NUM",22247],[8,"DMA_CONF",22247],[8,"DMA_IN_LINK",22247],[8,"DMA_INSTATUS",22247],[8,"DMA_INT_CLR",22247],[8,"DMA_INT_ENA",22247],[8,"DMA_INT_RAW",22247],[8,"DMA_INT_ST",22247],[8,"DMA_OUT_LINK",22247],[8,"DMA_OUTSTATUS",22247],[8,"DOUT_MODE",22247],[8,"DOUT_NUM",22247],[8,"FSM",22247],[8,"HOLD",22247],[8,"IN_ERR_EOF_DES_ADDR",22247],[8,"IN_SUC_EOF_DES_ADDR",22247],[8,"INLINK_DSCR",22247],[8,"INLINK_DSCR_BF0",22247],[8,"INLINK_DSCR_BF1",22247],[8,"LCD_CTRL",22247],[8,"LCD_CTRL1",22247],[8,"LCD_CTRL2",22247],[8,"LCD_D_MODE",22247],[8,"LCD_D_NUM",22247],[8,"MISC",22247],[8,"MISO_DLEN",22247],[8,"MOSI_DLEN",22247],[8,"OUT_EOF_BFR_DES_ADDR",22247],[8,"OUT_EOF_DES_ADDR",22247],[8,"OUTLINK_DSCR",22247],[8,"OUTLINK_DSCR_BF0",22247],[8,"OUTLINK_DSCR_BF1",22247],[8,"REG_DATE",22247],[8,"SLAVE",22247],[8,"SLAVE1",22247],[8,"SLV_RD_BYTE",22247],[8,"SLV_RDBUF_DLEN",22247],[8,"SLV_WRBUF_DLEN",22247],[8,"USER",22247],[8,"USER1",22247],[8,"USER2",22247],[8,"W0",22247],[8,"W1",22247],[8,"W10",22247],[8,"W11",22247],[8,"W12",22247],[8,"W13",22247],[8,"W14",22247],[8,"W15",22247],[8,"W16",22247],[8,"W17",22247],[8,"W2",22247],[8,"W3",22247],[8,"W4",22247],[8,"W5",22247],[8,"W6",22247],[8,"W7",22247],[8,"W8",22247],[8,"W9",22247],[8,"W",22453],[8,"R",22453],[8,"USR_ADDR_VALUE_R",22453],[5,"ADDR_SPEC",22453],[8,"USR_ADDR_VALUE_W",22453],[8,"W",22468],[8,"R",22468],[8,"CLK_EQU_SYSCLK_R",22468],[5,"CLOCK_SPEC",22468],[8,"CLK_EQU_SYSCLK_W",22468],[8,"CLKCNT_H_R",22468],[8,"CLKCNT_H_W",22468],[8,"CLKCNT_L_R",22468],[8,"CLKCNT_L_W",22468],[8,"CLKCNT_N_R",22468],[8,"CLKCNT_N_W",22468],[8,"CLKDIV_PRE_R",22468],[8,"CLKDIV_PRE_W",22468],[8,"W",22499],[8,"R",22499],[8,"CONF_BITLEN_R",22499],[5,"CMD_SPEC",22499],[8,"CONF_BITLEN_W",22499],[8,"USR_R",22499],[8,"USR_W",22499],[8,"W",22518],[8,"R",22518],[8,"D_POL_R",22518],[5,"CTRL_SPEC",22518],[8,"D_POL_W",22518],[8,"DUMMY_OUT_R",22518],[8,"DUMMY_OUT_W",22518],[8,"EXT_HOLD_EN_R",22518],[8,"EXT_HOLD_EN_W",22518],[8,"FADDR_DUAL_R",22518],[8,"FADDR_DUAL_W",22518],[8,"FADDR_OCT_R",22518],[8,"FADDR_OCT_W",22518],[8,"FADDR_QUAD_R",22518],[8,"FADDR_QUAD_W",22518],[8,"FCMD_DUAL_R",22518],[8,"FCMD_DUAL_W",22518],[8,"FCMD_OCT_R",22518],[8,"FCMD_OCT_W",22518],[8,"FCMD_QUAD_R",22518],[8,"FCMD_QUAD_W",22518],[8,"FREAD_DUAL_R",22518],[8,"FREAD_DUAL_W",22518],[8,"FREAD_OCT_R",22518],[8,"FREAD_OCT_W",22518],[8,"FREAD_QUAD_R",22518],[8,"FREAD_QUAD_W",22518],[8,"Q_POL_R",22518],[8,"Q_POL_W",22518],[8,"RD_BIT_ORDER_R",22518],[8,"RD_BIT_ORDER_W",22518],[8,"WP_R",22518],[8,"WP_W",22518],[8,"WR_BIT_ORDER_R",22518],[8,"WR_BIT_ORDER_W",22518],[8,"W",22593],[8,"R",22593],[8,"CLK_MODE_R",22593],[5,"CTRL1_SPEC",22593],[8,"CLK_MODE_W",22593],[8,"CLK_MODE_13_R",22593],[8,"CLK_MODE_13_W",22593],[8,"CS_HOLD_DELAY_R",22593],[8,"CS_HOLD_DELAY_W",22593],[8,"RSCK_DATA_OUT_R",22593],[8,"RSCK_DATA_OUT_W",22593],[8,"W16_17_WR_ENA_R",22593],[8,"W16_17_WR_ENA_W",22593],[8,"W",22624],[8,"R",22624],[8,"CS_DELAY_MODE_R",22624],[5,"CTRL2_SPEC",22624],[8,"CS_DELAY_MODE_W",22624],[8,"CS_DELAY_NUM_R",22624],[8,"CS_DELAY_NUM_W",22624],[8,"CS_HOLD_TIME_R",22624],[8,"CS_HOLD_TIME_W",22624],[8,"CS_SETUP_TIME_R",22624],[8,"CS_SETUP_TIME_W",22624],[8,"W",22651],[8,"R",22651],[8,"DIN0_MODE_R",22651],[5,"DIN_MODE_SPEC",22651],[8,"DIN0_MODE_W",22651],[8,"DIN1_MODE_R",22651],[8,"DIN1_MODE_W",22651],[8,"DIN2_MODE_R",22651],[8,"DIN2_MODE_W",22651],[8,"DIN3_MODE_R",22651],[8,"DIN3_MODE_W",22651],[8,"DIN4_MODE_R",22651],[8,"DIN4_MODE_W",22651],[8,"DIN5_MODE_R",22651],[8,"DIN5_MODE_W",22651],[8,"DIN6_MODE_R",22651],[8,"DIN6_MODE_W",22651],[8,"DIN7_MODE_R",22651],[8,"DIN7_MODE_W",22651],[8,"TIMING_CLK_ENA_R",22651],[8,"TIMING_CLK_ENA_W",22651],[8,"W",22698],[8,"R",22698],[8,"DIN0_NUM_R",22698],[5,"DIN_NUM_SPEC",22698],[8,"DIN0_NUM_W",22698],[8,"DIN1_NUM_R",22698],[8,"DIN1_NUM_W",22698],[8,"DIN2_NUM_R",22698],[8,"DIN2_NUM_W",22698],[8,"DIN3_NUM_R",22698],[8,"DIN3_NUM_W",22698],[8,"DIN4_NUM_R",22698],[8,"DIN4_NUM_W",22698],[8,"DIN5_NUM_R",22698],[8,"DIN5_NUM_W",22698],[8,"DIN6_NUM_R",22698],[8,"DIN6_NUM_W",22698],[8,"DIN7_NUM_R",22698],[8,"DIN7_NUM_W",22698],[8,"R",22741],[8,"AHBM_FIFO_RST_R",22741],[8,"W",22741],[5,"DMA_CONF_SPEC",22741],[8,"AHBM_FIFO_RST_W",22741],[8,"AHBM_RST_R",22741],[8,"AHBM_RST_W",22741],[8,"DMA_CONTINUE_R",22741],[8,"DMA_CONTINUE_W",22741],[8,"DMA_INFIFO_FULL_CLR_R",22741],[8,"DMA_INFIFO_FULL_CLR_W",22741],[8,"DMA_OUTFIFO_EMPTY_CLR_R",22741],[8,"DMA_OUTFIFO_EMPTY_CLR_W",22741],[8,"DMA_RX_STOP_R",22741],[8,"DMA_RX_STOP_W",22741],[8,"DMA_SEG_TRANS_CLR_R",22741],[8,"DMA_SEG_TRANS_CLR_W",22741],[8,"DMA_SLV_SEG_TRANS_EN_R",22741],[8,"DMA_SLV_SEG_TRANS_EN_W",22741],[8,"DMA_TX_STOP_R",22741],[8,"DMA_TX_STOP_W",22741],[8,"EXT_MEM_BK_SIZE_R",22741],[8,"EXT_MEM_BK_SIZE_W",22741],[8,"IN_LOOP_TEST_R",22741],[8,"IN_LOOP_TEST_W",22741],[8,"IN_RST_R",22741],[8,"IN_RST_W",22741],[8,"INDSCR_BURST_EN_R",22741],[8,"INDSCR_BURST_EN_W",22741],[8,"MEM_TRANS_EN_R",22741],[8,"MEM_TRANS_EN_W",22741],[8,"OUT_AUTO_WRBACK_R",22741],[8,"OUT_AUTO_WRBACK_W",22741],[8,"OUT_DATA_BURST_EN_R",22741],[8,"OUT_DATA_BURST_EN_W",22741],[8,"OUT_EOF_MODE_R",22741],[8,"OUT_EOF_MODE_W",22741],[8,"OUT_LOOP_TEST_R",22741],[8,"OUT_LOOP_TEST_W",22741],[8,"OUT_RST_R",22741],[8,"OUT_RST_W",22741],[8,"OUTDSCR_BURST_EN_R",22741],[8,"OUTDSCR_BURST_EN_W",22741],[8,"RX_EOF_EN_R",22741],[8,"RX_EOF_EN_W",22741],[8,"SLV_LAST_SEG_POP_CLR_R",22741],[8,"SLV_LAST_SEG_POP_CLR_W",22741],[8,"SLV_RX_SEG_TRANS_CLR_EN_R",22741],[8,"SLV_RX_SEG_TRANS_CLR_EN_W",22741],[8,"SLV_TX_SEG_TRANS_CLR_EN_R",22741],[8,"SLV_TX_SEG_TRANS_CLR_EN_W",22741],[8,"W",22848],[8,"R",22848],[8,"DMA_RX_ENA_R",22848],[5,"DMA_IN_LINK_SPEC",22848],[8,"DMA_RX_ENA_W",22848],[8,"INLINK_ADDR_R",22848],[8,"INLINK_ADDR_W",22848],[8,"INLINK_AUTO_RET_R",22848],[8,"INLINK_AUTO_RET_W",22848],[8,"INLINK_RESTART_R",22848],[8,"INLINK_RESTART_W",22848],[8,"INLINK_START_R",22848],[8,"INLINK_START_W",22848],[8,"INLINK_STOP_R",22848],[8,"INLINK_STOP_W",22848],[8,"R",22883],[8,"DMA_IN_STATE_R",22883],[8,"DMA_INDSCR_ADDR_R",22883],[8,"DMA_INDSCR_STATE_R",22883],[8,"DMA_INFIFO_CNT_R",22883],[8,"DMA_INFIFO_EMPTY_R",22883],[8,"DMA_INFIFO_FULL_R",22883],[8,"W",22904],[8,"R",22904],[8,"IN_DONE_INT_CLR_R",22904],[5,"DMA_INT_CLR_SPEC",22904],[8,"IN_DONE_INT_CLR_W",22904],[8,"IN_ERR_EOF_INT_CLR_R",22904],[8,"IN_ERR_EOF_INT_CLR_W",22904],[8,"IN_SUC_EOF_INT_CLR_R",22904],[8,"IN_SUC_EOF_INT_CLR_W",22904],[8,"INFIFO_FULL_ERR_INT_CLR_R",22904],[8,"INFIFO_FULL_ERR_INT_CLR_W",22904],[8,"INLINK_DSCR_EMPTY_INT_CLR_R",22904],[8,"INLINK_DSCR_EMPTY_INT_CLR_W",22904],[8,"INLINK_DSCR_ERROR_INT_CLR_R",22904],[8,"INLINK_DSCR_ERROR_INT_CLR_W",22904],[8,"OUT_DONE_INT_CLR_R",22904],[8,"OUT_DONE_INT_CLR_W",22904],[8,"OUT_EOF_INT_CLR_R",22904],[8,"OUT_EOF_INT_CLR_W",22904],[8,"OUT_TOTAL_EOF_INT_CLR_R",22904],[8,"OUT_TOTAL_EOF_INT_CLR_W",22904],[8,"OUTFIFO_EMPTY_ERR_INT_CLR_R",22904],[8,"OUTFIFO_EMPTY_ERR_INT_CLR_W",22904],[8,"OUTLINK_DSCR_ERROR_INT_CLR_R",22904],[8,"OUTLINK_DSCR_ERROR_INT_CLR_W",22904],[8,"SLV_CMD6_INT_CLR_R",22904],[8,"SLV_CMD6_INT_CLR_W",22904],[8,"SLV_CMD7_INT_CLR_R",22904],[8,"SLV_CMD7_INT_CLR_W",22904],[8,"SLV_CMD8_INT_CLR_R",22904],[8,"SLV_CMD8_INT_CLR_W",22904],[8,"SLV_CMD9_INT_CLR_R",22904],[8,"SLV_CMD9_INT_CLR_W",22904],[8,"SLV_CMDA_INT_CLR_R",22904],[8,"SLV_CMDA_INT_CLR_W",22904],[8,"W",22979],[8,"R",22979],[8,"IN_DONE_INT_ENA_R",22979],[5,"DMA_INT_ENA_SPEC",22979],[8,"IN_DONE_INT_ENA_W",22979],[8,"IN_ERR_EOF_INT_ENA_R",22979],[8,"IN_ERR_EOF_INT_ENA_W",22979],[8,"IN_SUC_EOF_INT_ENA_R",22979],[8,"IN_SUC_EOF_INT_ENA_W",22979],[8,"INFIFO_FULL_ERR_INT_ENA_R",22979],[8,"INFIFO_FULL_ERR_INT_ENA_W",22979],[8,"INLINK_DSCR_EMPTY_INT_ENA_R",22979],[8,"INLINK_DSCR_EMPTY_INT_ENA_W",22979],[8,"INLINK_DSCR_ERROR_INT_ENA_R",22979],[8,"INLINK_DSCR_ERROR_INT_ENA_W",22979],[8,"OUT_DONE_INT_ENA_R",22979],[8,"OUT_DONE_INT_ENA_W",22979],[8,"OUT_EOF_INT_ENA_R",22979],[8,"OUT_EOF_INT_ENA_W",22979],[8,"OUT_TOTAL_EOF_INT_ENA_R",22979],[8,"OUT_TOTAL_EOF_INT_ENA_W",22979],[8,"OUTFIFO_EMPTY_ERR_INT_ENA_R",22979],[8,"OUTFIFO_EMPTY_ERR_INT_ENA_W",22979],[8,"OUTLINK_DSCR_ERROR_INT_ENA_R",22979],[8,"OUTLINK_DSCR_ERROR_INT_ENA_W",22979],[8,"SLV_CMD6_INT_ENA_R",22979],[8,"SLV_CMD6_INT_ENA_W",22979],[8,"SLV_CMD7_INT_ENA_R",22979],[8,"SLV_CMD7_INT_ENA_W",22979],[8,"SLV_CMD8_INT_ENA_R",22979],[8,"SLV_CMD8_INT_ENA_W",22979],[8,"SLV_CMD9_INT_ENA_R",22979],[8,"SLV_CMD9_INT_ENA_W",22979],[8,"SLV_CMDA_INT_ENA_R",22979],[8,"SLV_CMDA_INT_ENA_W",22979],[8,"W",23054],[8,"R",23054],[8,"IN_DONE_INT_RAW_R",23054],[8,"IN_ERR_EOF_INT_RAW_R",23054],[8,"IN_SUC_EOF_INT_RAW_R",23054],[8,"INFIFO_FULL_ERR_INT_RAW_R",23054],[8,"INLINK_DSCR_EMPTY_INT_RAW_R",23054],[8,"INLINK_DSCR_ERROR_INT_RAW_R",23054],[8,"OUT_DONE_INT_RAW_R",23054],[8,"OUT_EOF_INT_RAW_R",23054],[8,"OUT_TOTAL_EOF_INT_RAW_R",23054],[8,"OUTFIFO_EMPTY_ERR_INT_RAW_R",23054],[8,"OUTLINK_DSCR_ERROR_INT_RAW_R",23054],[8,"SLV_CMD6_INT_RAW_R",23054],[5,"DMA_INT_RAW_SPEC",23054],[8,"SLV_CMD6_INT_RAW_W",23054],[8,"SLV_CMD7_INT_RAW_R",23054],[8,"SLV_CMD7_INT_RAW_W",23054],[8,"SLV_CMD8_INT_RAW_R",23054],[8,"SLV_CMD8_INT_RAW_W",23054],[8,"SLV_CMD9_INT_RAW_R",23054],[8,"SLV_CMD9_INT_RAW_W",23054],[8,"SLV_CMDA_INT_RAW_R",23054],[8,"SLV_CMDA_INT_RAW_W",23054],[8,"W",23107],[8,"R",23107],[8,"IN_DONE_INT_ST_R",23107],[8,"IN_ERR_EOF_INT_ST_R",23107],[8,"IN_SUC_EOF_INT_ST_R",23107],[8,"INFIFO_FULL_ERR_INT_ST_R",23107],[8,"INLINK_DSCR_EMPTY_INT_ST_R",23107],[8,"INLINK_DSCR_ERROR_INT_ST_R",23107],[8,"OUT_DONE_INT_ST_R",23107],[8,"OUT_EOF_INT_ST_R",23107],[8,"OUT_TOTAL_EOF_INT_ST_R",23107],[8,"OUTFIFO_EMPTY_ERR_INT_ST_R",23107],[8,"OUTLINK_DSCR_ERROR_INT_ST_R",23107],[8,"SLV_CMD6_INT_ST_R",23107],[5,"DMA_INT_ST_SPEC",23107],[8,"SLV_CMD6_INT_ST_W",23107],[8,"SLV_CMD7_INT_ST_R",23107],[8,"SLV_CMD7_INT_ST_W",23107],[8,"SLV_CMD8_INT_ST_R",23107],[8,"SLV_CMD8_INT_ST_W",23107],[8,"SLV_CMD9_INT_ST_R",23107],[8,"SLV_CMD9_INT_ST_W",23107],[8,"SLV_CMDA_INT_ST_R",23107],[8,"SLV_CMDA_INT_ST_W",23107],[8,"W",23160],[8,"R",23160],[8,"DMA_TX_ENA_R",23160],[5,"DMA_OUT_LINK_SPEC",23160],[8,"DMA_TX_ENA_W",23160],[8,"OUTLINK_ADDR_R",23160],[8,"OUTLINK_ADDR_W",23160],[8,"OUTLINK_RESTART_R",23160],[8,"OUTLINK_RESTART_W",23160],[8,"OUTLINK_START_R",23160],[8,"OUTLINK_START_W",23160],[8,"OUTLINK_STOP_R",23160],[8,"OUTLINK_STOP_W",23160],[8,"R",23191],[8,"DMA_OUT_STATE_R",23191],[8,"DMA_OUTDSCR_ADDR_R",23191],[8,"DMA_OUTDSCR_STATE_R",23191],[8,"DMA_OUTFIFO_CNT_R",23191],[8,"DMA_OUTFIFO_EMPTY_R",23191],[8,"DMA_OUTFIFO_FULL_R",23191],[8,"W",23212],[8,"R",23212],[8,"DOUT0_MODE_R",23212],[5,"DOUT_MODE_SPEC",23212],[8,"DOUT0_MODE_W",23212],[8,"DOUT1_MODE_R",23212],[8,"DOUT1_MODE_W",23212],[8,"DOUT2_MODE_R",23212],[8,"DOUT2_MODE_W",23212],[8,"DOUT3_MODE_R",23212],[8,"DOUT3_MODE_W",23212],[8,"DOUT4_MODE_R",23212],[8,"DOUT4_MODE_W",23212],[8,"DOUT5_MODE_R",23212],[8,"DOUT5_MODE_W",23212],[8,"DOUT6_MODE_R",23212],[8,"DOUT6_MODE_W",23212],[8,"DOUT7_MODE_R",23212],[8,"DOUT7_MODE_W",23212],[8,"W",23255],[8,"R",23255],[8,"DOUT0_NUM_R",23255],[5,"DOUT_NUM_SPEC",23255],[8,"DOUT0_NUM_W",23255],[8,"DOUT1_NUM_R",23255],[8,"DOUT1_NUM_W",23255],[8,"DOUT2_NUM_R",23255],[8,"DOUT2_NUM_W",23255],[8,"DOUT3_NUM_R",23255],[8,"DOUT3_NUM_W",23255],[8,"DOUT4_NUM_R",23255],[8,"DOUT4_NUM_W",23255],[8,"DOUT5_NUM_R",23255],[8,"DOUT5_NUM_W",23255],[8,"DOUT6_NUM_R",23255],[8,"DOUT6_NUM_W",23255],[8,"DOUT7_NUM_R",23255],[8,"DOUT7_NUM_W",23255],[8,"W",23298],[8,"R",23298],[8,"MST_DMA_RD_BYTELEN_R",23298],[5,"FSM_SPEC",23298],[8,"MST_DMA_RD_BYTELEN_W",23298],[8,"ST_R",23298],[8,"W",23315],[8,"R",23315],[8,"DMA_SEG_TRANS_DONE_R",23315],[5,"HOLD_SPEC",23315],[8,"DMA_SEG_TRANS_DONE_W",23315],[8,"INT_HOLD_ENA_R",23315],[8,"INT_HOLD_ENA_W",23315],[8,"OUT_EN_R",23315],[8,"OUT_EN_W",23315],[8,"OUT_TIME_R",23315],[8,"OUT_TIME_W",23315],[8,"VAL_R",23315],[8,"VAL_W",23315],[8,"R",23346],[8,"DMA_IN_ERR_EOF_DES_ADDR_R",23346],[8,"R",23357],[8,"DMA_IN_SUC_EOF_DES_ADDR_R",23357],[8,"R",23368],[8,"DMA_INLINK_DSCR_R",23368],[8,"R",23379],[8,"DMA_INLINK_DSCR_BF0_R",23379],[8,"R",23390],[8,"DMA_INLINK_DSCR_BF1_R",23390],[8,"W",23401],[8,"R",23401],[8,"LCD_HB_FRONT_R",23401],[5,"LCD_CTRL_SPEC",23401],[8,"LCD_HB_FRONT_W",23401],[8,"LCD_MODE_EN_R",23401],[8,"LCD_MODE_EN_W",23401],[8,"LCD_VA_HEIGHT_R",23401],[8,"LCD_VA_HEIGHT_W",23401],[8,"LCD_VT_HEIGHT_R",23401],[8,"LCD_VT_HEIGHT_W",23401],[8,"W",23428],[8,"R",23428],[8,"LCD_HA_WIDTH_R",23428],[5,"LCD_CTRL1_SPEC",23428],[8,"LCD_HA_WIDTH_W",23428],[8,"LCD_HT_WIDTH_R",23428],[8,"LCD_HT_WIDTH_W",23428],[8,"LCD_VB_FRONT_R",23428],[8,"LCD_VB_FRONT_W",23428],[8,"W",23451],[8,"R",23451],[8,"HSYNC_IDLE_POL_R",23451],[5,"LCD_CTRL2_SPEC",23451],[8,"HSYNC_IDLE_POL_W",23451],[8,"LCD_HSYNC_POSITION_R",23451],[8,"LCD_HSYNC_POSITION_W",23451],[8,"LCD_HSYNC_WIDTH_R",23451],[8,"LCD_HSYNC_WIDTH_W",23451],[8,"LCD_VSYNC_WIDTH_R",23451],[8,"LCD_VSYNC_WIDTH_W",23451],[8,"VSYNC_IDLE_POL_R",23451],[8,"VSYNC_IDLE_POL_W",23451],[8,"W",23482],[8,"R",23482],[8,"D_CD_MODE_R",23482],[5,"LCD_D_MODE_SPEC",23482],[8,"D_CD_MODE_W",23482],[8,"D_DE_MODE_R",23482],[8,"D_DE_MODE_W",23482],[8,"D_DQS_MODE_R",23482],[8,"D_DQS_MODE_W",23482],[8,"D_HSYNC_MODE_R",23482],[8,"D_HSYNC_MODE_W",23482],[8,"D_VSYNC_MODE_R",23482],[8,"D_VSYNC_MODE_W",23482],[8,"DE_IDLE_POL_R",23482],[8,"DE_IDLE_POL_W",23482],[8,"HS_BLANK_EN_R",23482],[8,"HS_BLANK_EN_W",23482],[8,"W",23521],[8,"R",23521],[8,"D_CD_NUM_R",23521],[5,"LCD_D_NUM_SPEC",23521],[8,"D_CD_NUM_W",23521],[8,"D_DE_NUM_R",23521],[8,"D_DE_NUM_W",23521],[8,"D_DQS_NUM_R",23521],[8,"D_DQS_NUM_W",23521],[8,"D_HSYNC_NUM_R",23521],[8,"D_HSYNC_NUM_W",23521],[8,"D_VSYNC_NUM_R",23521],[8,"D_VSYNC_NUM_W",23521],[8,"R",23552],[8,"ADDR_DTR_EN_R",23552],[8,"W",23552],[5,"MISC_SPEC",23552],[8,"ADDR_DTR_EN_W",23552],[8,"CD_ADDR_SET_R",23552],[8,"CD_ADDR_SET_W",23552],[8,"CD_CMD_SET_R",23552],[8,"CD_CMD_SET_W",23552],[8,"CD_DATA_SET_R",23552],[8,"CD_DATA_SET_W",23552],[8,"CD_DUMMY_SET_R",23552],[8,"CD_DUMMY_SET_W",23552],[8,"CD_IDLE_EDGE_R",23552],[8,"CD_IDLE_EDGE_W",23552],[8,"CK_DIS_R",23552],[8,"CK_DIS_W",23552],[8,"CK_IDLE_EDGE_R",23552],[8,"CK_IDLE_EDGE_W",23552],[8,"CLK_DATA_DTR_EN_R",23552],[8,"CLK_DATA_DTR_EN_W",23552],[8,"CMD_DTR_EN_R",23552],[8,"CMD_DTR_EN_W",23552],[8,"CS0_DIS_R",23552],[8,"CS0_DIS_W",23552],[8,"CS1_DIS_R",23552],[8,"CS1_DIS_W",23552],[8,"CS2_DIS_R",23552],[8,"CS2_DIS_W",23552],[8,"CS3_DIS_R",23552],[8,"CS3_DIS_W",23552],[8,"CS4_DIS_R",23552],[8,"CS4_DIS_W",23552],[8,"CS5_DIS_R",23552],[8,"CS5_DIS_W",23552],[8,"CS_KEEP_ACTIVE_R",23552],[8,"CS_KEEP_ACTIVE_W",23552],[8,"DATA_DTR_EN_R",23552],[8,"DATA_DTR_EN_W",23552],[8,"DQS_IDLE_EDGE_R",23552],[8,"DQS_IDLE_EDGE_W",23552],[8,"MASTER_CS_POL_R",23552],[8,"MASTER_CS_POL_W",23552],[8,"QUAD_DIN_PIN_SWAP_R",23552],[8,"QUAD_DIN_PIN_SWAP_W",23552],[8,"SLAVE_CS_POL_R",23552],[8,"SLAVE_CS_POL_W",23552],[8,"W",23651],[8,"R",23651],[8,"USR_MISO_DBITLEN_R",23651],[5,"MISO_DLEN_SPEC",23651],[8,"USR_MISO_DBITLEN_W",23651],[8,"W",23666],[8,"R",23666],[8,"USR_MOSI_DBITLEN_R",23666],[5,"MOSI_DLEN_SPEC",23666],[8,"USR_MOSI_DBITLEN_W",23666],[8,"R",23681],[8,"DMA_OUT_EOF_BFR_DES_ADDR_R",23681],[8,"R",23692],[8,"DMA_OUT_EOF_DES_ADDR_R",23692],[8,"R",23703],[8,"DMA_OUTLINK_DSCR_R",23703],[8,"R",23714],[8,"DMA_OUTLINK_DSCR_BF0_R",23714],[8,"R",23725],[8,"DMA_OUTLINK_DSCR_BF1_R",23725],[8,"W",23736],[8,"R",23736],[8,"DATE_R",23736],[5,"REG_DATE_SPEC",23736],[8,"DATE_W",23736],[8,"W",23751],[8,"R",23751],[8,"INT_DMA_SEG_TRANS_EN_R",23751],[5,"SLAVE_SPEC",23751],[8,"INT_DMA_SEG_TRANS_EN_W",23751],[8,"INT_RD_BUF_DONE_EN_R",23751],[8,"INT_RD_BUF_DONE_EN_W",23751],[8,"INT_RD_DMA_DONE_EN_R",23751],[8,"INT_RD_DMA_DONE_EN_W",23751],[8,"INT_TRANS_DONE_EN_R",23751],[8,"INT_TRANS_DONE_EN_W",23751],[8,"INT_WR_BUF_DONE_EN_R",23751],[8,"INT_WR_BUF_DONE_EN_W",23751],[8,"INT_WR_DMA_DONE_EN_R",23751],[8,"INT_WR_DMA_DONE_EN_W",23751],[8,"MODE_R",23751],[8,"MODE_W",23751],[8,"SEG_MAGIC_ERR_INT_EN_R",23751],[8,"SEG_MAGIC_ERR_INT_EN_W",23751],[8,"SOFT_RESET_R",23751],[8,"SOFT_RESET_W",23751],[8,"TRANS_CNT_R",23751],[8,"TRANS_DONE_R",23751],[8,"TRANS_DONE_W",23751],[8,"TRANS_DONE_AUTO_CLR_EN_R",23751],[8,"TRANS_DONE_AUTO_CLR_EN_W",23751],[8,"W",23808],[8,"R",23808],[8,"SLV_ADDR_ERR_R",23808],[8,"SLV_ADDR_ERR_CLR_R",23808],[5,"SLAVE1_SPEC",23808],[8,"SLV_ADDR_ERR_CLR_W",23808],[8,"SLV_CMD_ERR_R",23808],[8,"SLV_CMD_ERR_CLR_R",23808],[8,"SLV_CMD_ERR_CLR_W",23808],[8,"SLV_LAST_ADDR_R",23808],[8,"SLV_LAST_ADDR_W",23808],[8,"SLV_LAST_COMMAND_R",23808],[8,"SLV_LAST_COMMAND_W",23808],[8,"SLV_NO_QPI_EN_R",23808],[8,"SLV_NO_QPI_EN_W",23808],[8,"SLV_WR_DMA_DONE_R",23808],[8,"SLV_WR_DMA_DONE_W",23808],[8,"W",23847],[8,"R",23847],[8,"DMA_SEG_MAGIC_VALUE_R",23847],[5,"SLV_RD_BYTE_SPEC",23847],[8,"DMA_SEG_MAGIC_VALUE_W",23847],[8,"SLV_DATA_BYTELEN_R",23847],[8,"SLV_DATA_BYTELEN_W",23847],[8,"SLV_RD_DMA_DONE_R",23847],[8,"SLV_RD_DMA_DONE_W",23847],[8,"SLV_RDBUF_BYTELEN_EN_R",23847],[8,"SLV_RDBUF_BYTELEN_EN_W",23847],[8,"SLV_RDDMA_BYTELEN_EN_R",23847],[8,"SLV_RDDMA_BYTELEN_EN_W",23847],[8,"SLV_WRBUF_BYTELEN_EN_R",23847],[8,"SLV_WRBUF_BYTELEN_EN_W",23847],[8,"SLV_WRDMA_BYTELEN_EN_R",23847],[8,"SLV_WRDMA_BYTELEN_EN_W",23847],[8,"USR_CONF_R",23847],[8,"USR_CONF_W",23847],[8,"W",23890],[8,"R",23890],[8,"SEG_MAGIC_ERR_R",23890],[5,"SLV_RDBUF_DLEN_SPEC",23890],[8,"SEG_MAGIC_ERR_W",23890],[8,"SLV_DMA_RD_BYTELEN_R",23890],[8,"SLV_DMA_RD_BYTELEN_W",23890],[8,"SLV_RD_BUF_DONE_R",23890],[8,"SLV_RD_BUF_DONE_W",23890],[8,"W",23913],[8,"R",23913],[8,"CONF_BASE_BITLEN_R",23913],[5,"SLV_WRBUF_DLEN_SPEC",23913],[8,"CONF_BASE_BITLEN_W",23913],[8,"SLV_WR_BUF_DONE_R",23913],[8,"SLV_WR_BUF_DONE_W",23913],[8,"W",23932],[8,"R",23932],[8,"CK_OUT_EDGE_R",23932],[5,"USER_SPEC",23932],[8,"CK_OUT_EDGE_W",23932],[8,"CS_HOLD_R",23932],[8,"CS_HOLD_W",23932],[8,"CS_SETUP_R",23932],[8,"CS_SETUP_W",23932],[8,"DOUTDIN_R",23932],[8,"DOUTDIN_W",23932],[8,"FWRITE_DUAL_R",23932],[8,"FWRITE_DUAL_W",23932],[8,"FWRITE_OCT_R",23932],[8,"FWRITE_OCT_W",23932],[8,"FWRITE_QUAD_R",23932],[8,"FWRITE_QUAD_W",23932],[8,"OPI_MODE_R",23932],[8,"OPI_MODE_W",23932],[8,"QPI_MODE_R",23932],[8,"QPI_MODE_W",23932],[8,"RD_BYTE_ORDER_R",23932],[8,"RD_BYTE_ORDER_W",23932],[8,"RSCK_I_EDGE_R",23932],[8,"RSCK_I_EDGE_W",23932],[8,"SIO_R",23932],[8,"SIO_W",23932],[8,"TSCK_I_EDGE_R",23932],[8,"TSCK_I_EDGE_W",23932],[8,"USR_ADDR_R",23932],[8,"USR_ADDR_W",23932],[8,"USR_ADDR_HOLD_R",23932],[8,"USR_ADDR_HOLD_W",23932],[8,"USR_CMD_HOLD_R",23932],[8,"USR_CMD_HOLD_W",23932],[8,"USR_COMMAND_R",23932],[8,"USR_COMMAND_W",23932],[8,"USR_CONF_NXT_R",23932],[8,"USR_CONF_NXT_W",23932],[8,"USR_DIN_HOLD_R",23932],[8,"USR_DIN_HOLD_W",23932],[8,"USR_DOUT_HOLD_R",23932],[8,"USR_DOUT_HOLD_W",23932],[8,"USR_DUMMY_R",23932],[8,"USR_DUMMY_W",23932],[8,"USR_DUMMY_HOLD_R",23932],[8,"USR_DUMMY_HOLD_W",23932],[8,"USR_DUMMY_IDLE_R",23932],[8,"USR_DUMMY_IDLE_W",23932],[8,"USR_HOLD_POL_R",23932],[8,"USR_HOLD_POL_W",23932],[8,"USR_MISO_R",23932],[8,"USR_MISO_W",23932],[8,"USR_MISO_HIGHPART_R",23932],[8,"USR_MISO_HIGHPART_W",23932],[8,"USR_MOSI_R",23932],[8,"USR_MOSI_W",23932],[8,"USR_MOSI_HIGHPART_R",23932],[8,"USR_MOSI_HIGHPART_W",23932],[8,"USR_PREP_HOLD_R",23932],[8,"USR_PREP_HOLD_W",23932],[8,"WR_BYTE_ORDER_R",23932],[8,"WR_BYTE_ORDER_W",23932],[8,"W",24063],[8,"R",24063],[8,"USR_ADDR_BITLEN_R",24063],[5,"USER1_SPEC",24063],[8,"USR_ADDR_BITLEN_W",24063],[8,"USR_DUMMY_CYCLELEN_R",24063],[8,"USR_DUMMY_CYCLELEN_W",24063],[8,"W",24082],[8,"R",24082],[8,"USR_COMMAND_BITLEN_R",24082],[5,"USER2_SPEC",24082],[8,"USR_COMMAND_BITLEN_W",24082],[8,"USR_COMMAND_VALUE_R",24082],[8,"USR_COMMAND_VALUE_W",24082],[8,"W",24101],[8,"R",24101],[8,"BUF0_R",24101],[5,"W0_SPEC",24101],[8,"BUF0_W",24101],[8,"W",24116],[8,"R",24116],[8,"BUF1_R",24116],[5,"W1_SPEC",24116],[8,"BUF1_W",24116],[8,"W",24131],[8,"R",24131],[8,"BUF10_R",24131],[5,"W10_SPEC",24131],[8,"BUF10_W",24131],[8,"W",24146],[8,"R",24146],[8,"BUF11_R",24146],[5,"W11_SPEC",24146],[8,"BUF11_W",24146],[8,"W",24161],[8,"R",24161],[8,"BUF12_R",24161],[5,"W12_SPEC",24161],[8,"BUF12_W",24161],[8,"W",24176],[8,"R",24176],[8,"BUF13_R",24176],[5,"W13_SPEC",24176],[8,"BUF13_W",24176],[8,"W",24191],[8,"R",24191],[8,"BUF14_R",24191],[5,"W14_SPEC",24191],[8,"BUF14_W",24191],[8,"W",24206],[8,"R",24206],[8,"BUF15_R",24206],[5,"W15_SPEC",24206],[8,"BUF15_W",24206],[8,"W",24221],[8,"R",24221],[8,"BUF16_R",24221],[5,"W16_SPEC",24221],[8,"BUF16_W",24221],[8,"W",24236],[8,"R",24236],[8,"BUF17_R",24236],[5,"W17_SPEC",24236],[8,"BUF17_W",24236],[8,"W",24251],[8,"R",24251],[8,"BUF2_R",24251],[5,"W2_SPEC",24251],[8,"BUF2_W",24251],[8,"W",24266],[8,"R",24266],[8,"BUF3_R",24266],[5,"W3_SPEC",24266],[8,"BUF3_W",24266],[8,"W",24281],[8,"R",24281],[8,"BUF4_R",24281],[5,"W4_SPEC",24281],[8,"BUF4_W",24281],[8,"W",24296],[8,"R",24296],[8,"BUF5_R",24296],[5,"W5_SPEC",24296],[8,"BUF5_W",24296],[8,"W",24311],[8,"R",24311],[8,"BUF6_R",24311],[5,"W6_SPEC",24311],[8,"BUF6_W",24311],[8,"W",24326],[8,"R",24326],[8,"BUF7_R",24326],[5,"W7_SPEC",24326],[8,"BUF7_W",24326],[8,"W",24341],[8,"R",24341],[8,"BUF8_R",24341],[5,"W8_SPEC",24341],[8,"BUF8_W",24341],[8,"W",24356],[8,"R",24356],[8,"BUF9_R",24356],[5,"W9_SPEC",24356],[8,"BUF9_W",24356],[8,"CLK_OUT_EN",24371],[8,"DATE",24371],[8,"EXT_MEM_PMS_LOCK",24371],[8,"FLASH_ACE0_ADDR",24371],[8,"FLASH_ACE0_ATTR",24371],[8,"FLASH_ACE0_SIZE",24371],[8,"FLASH_ACE1_ADDR",24371],[8,"FLASH_ACE1_ATTR",24371],[8,"FLASH_ACE1_SIZE",24371],[8,"FLASH_ACE2_ADDR",24371],[8,"FLASH_ACE2_ATTR",24371],[8,"FLASH_ACE2_SIZE",24371],[8,"FLASH_ACE3_ADDR",24371],[8,"FLASH_ACE3_ATTR",24371],[8,"FLASH_ACE3_SIZE",24371],[8,"FRONT_END_MEM_PD",24371],[8,"HOST_INF_SEL",24371],[8,"REDCY_SIG0",24371],[8,"REDCY_SIG1",24371],[8,"SDIO_CTRL",24371],[8,"SPI_MEM_PMS_CTRL",24371],[8,"SPI_MEM_REJECT_ADDR",24371],[8,"SRAM_ACE0_ADDR",24371],[8,"SRAM_ACE0_ATTR",24371],[8,"SRAM_ACE0_SIZE",24371],[8,"SRAM_ACE1_ADDR",24371],[8,"SRAM_ACE1_ATTR",24371],[8,"SRAM_ACE1_SIZE",24371],[8,"SRAM_ACE2_ADDR",24371],[8,"SRAM_ACE2_ATTR",24371],[8,"SRAM_ACE2_SIZE",24371],[8,"SRAM_ACE3_ADDR",24371],[8,"SRAM_ACE3_ATTR",24371],[8,"SRAM_ACE3_SIZE",24371],[8,"SYSCLK_CONF",24371],[8,"TICK_CONF",24371],[8,"WIFI_BB_CFG",24371],[8,"WIFI_BB_CFG_2",24371],[8,"WIFI_CLK_EN",24371],[8,"WIFI_RST_EN",24371],[8,"W",24499],[8,"R",24499],[8,"CLK160_OEN_R",24499],[5,"CLK_OUT_EN_SPEC",24499],[8,"CLK160_OEN_W",24499],[8,"CLK20_OEN_R",24499],[8,"CLK20_OEN_W",24499],[8,"CLK22_OEN_R",24499],[8,"CLK22_OEN_W",24499],[8,"CLK40X_BB_OEN_R",24499],[8,"CLK40X_BB_OEN_W",24499],[8,"CLK44_OEN_R",24499],[8,"CLK44_OEN_W",24499],[8,"CLK80_OEN_R",24499],[8,"CLK80_OEN_W",24499],[8,"CLK_320M_OEN_R",24499],[8,"CLK_320M_OEN_W",24499],[8,"CLK_ADC_INF_OEN_R",24499],[8,"CLK_ADC_INF_OEN_W",24499],[8,"CLK_BB_OEN_R",24499],[8,"CLK_BB_OEN_W",24499],[8,"CLK_DAC_CPU_OEN_R",24499],[8,"CLK_DAC_CPU_OEN_W",24499],[8,"CLK_XTAL_OEN_R",24499],[8,"CLK_XTAL_OEN_W",24499],[8,"W",24554],[8,"R",24554],[8,"DATE_R",24554],[5,"DATE_SPEC",24554],[8,"DATE_W",24554],[8,"W",24569],[8,"R",24569],[8,"EXT_MEM_PMS_LOCK_R",24569],[5,"EXT_MEM_PMS_LOCK_SPEC",24569],[8,"EXT_MEM_PMS_LOCK_W",24569],[8,"W",24584],[8,"R",24584],[8,"S_R",24584],[5,"FLASH_ACE0_ADDR_SPEC",24584],[8,"S_W",24584],[8,"W",24599],[8,"R",24599],[8,"FLASH_ACE0_ATTR_R",24599],[5,"FLASH_ACE0_ATTR_SPEC",24599],[8,"FLASH_ACE0_ATTR_W",24599],[8,"W",24614],[8,"R",24614],[8,"FLASH_ACE0_SIZE_R",24614],[5,"FLASH_ACE0_SIZE_SPEC",24614],[8,"FLASH_ACE0_SIZE_W",24614],[8,"W",24629],[8,"R",24629],[8,"S_R",24629],[5,"FLASH_ACE1_ADDR_SPEC",24629],[8,"S_W",24629],[8,"W",24644],[8,"R",24644],[8,"FLASH_ACE1_ATTR_R",24644],[5,"FLASH_ACE1_ATTR_SPEC",24644],[8,"FLASH_ACE1_ATTR_W",24644],[8,"W",24659],[8,"R",24659],[8,"FLASH_ACE1_SIZE_R",24659],[5,"FLASH_ACE1_SIZE_SPEC",24659],[8,"FLASH_ACE1_SIZE_W",24659],[8,"W",24674],[8,"R",24674],[8,"S_R",24674],[5,"FLASH_ACE2_ADDR_SPEC",24674],[8,"S_W",24674],[8,"W",24689],[8,"R",24689],[8,"FLASH_ACE2_ATTR_R",24689],[5,"FLASH_ACE2_ATTR_SPEC",24689],[8,"FLASH_ACE2_ATTR_W",24689],[8,"W",24704],[8,"R",24704],[8,"FLASH_ACE2_SIZE_R",24704],[5,"FLASH_ACE2_SIZE_SPEC",24704],[8,"FLASH_ACE2_SIZE_W",24704],[8,"W",24719],[8,"R",24719],[8,"S_R",24719],[5,"FLASH_ACE3_ADDR_SPEC",24719],[8,"S_W",24719],[8,"W",24734],[8,"R",24734],[8,"FLASH_ACE3_ATTR_R",24734],[5,"FLASH_ACE3_ATTR_SPEC",24734],[8,"FLASH_ACE3_ATTR_W",24734],[8,"W",24749],[8,"R",24749],[8,"FLASH_ACE3_SIZE_R",24749],[5,"FLASH_ACE3_SIZE_SPEC",24749],[8,"FLASH_ACE3_SIZE_W",24749],[8,"R",24764],[8,"AGC_MEM_FORCE_PD_R",24764],[8,"W",24764],[5,"FRONT_END_MEM_PD_SPEC",24764],[8,"AGC_MEM_FORCE_PD_W",24764],[8,"AGC_MEM_FORCE_PU_R",24764],[8,"AGC_MEM_FORCE_PU_W",24764],[8,"DC_MEM_FORCE_PD_R",24764],[8,"DC_MEM_FORCE_PD_W",24764],[8,"DC_MEM_FORCE_PU_R",24764],[8,"DC_MEM_FORCE_PU_W",24764],[8,"PBUS_MEM_FORCE_PD_R",24764],[8,"PBUS_MEM_FORCE_PD_W",24764],[8,"PBUS_MEM_FORCE_PU_R",24764],[8,"PBUS_MEM_FORCE_PU_W",24764],[8,"W",24799],[8,"R",24799],[8,"PERI_IO_SWAP_R",24799],[5,"HOST_INF_SEL_SPEC",24799],[8,"PERI_IO_SWAP_W",24799],[8,"W",24814],[8,"R",24814],[8,"REDCY_ANDOR_R",24814],[8,"REDCY_SIG0_R",24814],[5,"REDCY_SIG0_SPEC",24814],[8,"REDCY_SIG0_W",24814],[8,"W",24831],[8,"R",24831],[8,"REDCY_NANDOR_R",24831],[8,"REDCY_SIG1_R",24831],[5,"REDCY_SIG1_SPEC",24831],[8,"REDCY_SIG1_W",24831],[8,"W",24848],[8,"R",24848],[8,"SDIO_WIN_ACCESS_EN_R",24848],[5,"SDIO_CTRL_SPEC",24848],[8,"SDIO_WIN_ACCESS_EN_W",24848],[8,"W",24863],[8,"R",24863],[8,"SPI_MEM_REJECT_CDE_R",24863],[5,"SPI_MEM_PMS_CTRL_SPEC",24863],[8,"SPI_MEM_REJECT_CLR_W",24863],[8,"SPI_MEM_REJECT_INT_R",24863],[8,"R",24880],[8,"SPI_MEM_REJECT_ADDR_R",24880],[8,"W",24891],[8,"R",24891],[8,"S_R",24891],[5,"SRAM_ACE0_ADDR_SPEC",24891],[8,"S_W",24891],[8,"W",24906],[8,"R",24906],[8,"SRAM_ACE0_ATTR_R",24906],[5,"SRAM_ACE0_ATTR_SPEC",24906],[8,"SRAM_ACE0_ATTR_W",24906],[8,"W",24921],[8,"R",24921],[8,"SRAM_ACE0_SIZE_R",24921],[5,"SRAM_ACE0_SIZE_SPEC",24921],[8,"SRAM_ACE0_SIZE_W",24921],[8,"W",24936],[8,"R",24936],[8,"S_R",24936],[5,"SRAM_ACE1_ADDR_SPEC",24936],[8,"S_W",24936],[8,"W",24951],[8,"R",24951],[8,"SRAM_ACE1_ATTR_R",24951],[5,"SRAM_ACE1_ATTR_SPEC",24951],[8,"SRAM_ACE1_ATTR_W",24951],[8,"W",24966],[8,"R",24966],[8,"SRAM_ACE1_SIZE_R",24966],[5,"SRAM_ACE1_SIZE_SPEC",24966],[8,"SRAM_ACE1_SIZE_W",24966],[8,"W",24981],[8,"R",24981],[8,"S_R",24981],[5,"SRAM_ACE2_ADDR_SPEC",24981],[8,"S_W",24981],[8,"W",24996],[8,"R",24996],[8,"SRAM_ACE2_ATTR_R",24996],[5,"SRAM_ACE2_ATTR_SPEC",24996],[8,"SRAM_ACE2_ATTR_W",24996],[8,"W",25011],[8,"R",25011],[8,"SRAM_ACE2_SIZE_R",25011],[5,"SRAM_ACE2_SIZE_SPEC",25011],[8,"SRAM_ACE2_SIZE_W",25011],[8,"W",25026],[8,"R",25026],[8,"S_R",25026],[5,"SRAM_ACE3_ADDR_SPEC",25026],[8,"S_W",25026],[8,"W",25041],[8,"R",25041],[8,"SRAM_ACE3_ATTR_R",25041],[5,"SRAM_ACE3_ATTR_SPEC",25041],[8,"SRAM_ACE3_ATTR_W",25041],[8,"W",25056],[8,"R",25056],[8,"SRAM_ACE3_SIZE_R",25056],[5,"SRAM_ACE3_SIZE_SPEC",25056],[8,"SRAM_ACE3_SIZE_W",25056],[8,"W",25071],[8,"R",25071],[8,"CLK_320M_EN_R",25071],[5,"SYSCLK_CONF_SPEC",25071],[8,"CLK_320M_EN_W",25071],[8,"CLK_EN_R",25071],[8,"CLK_EN_W",25071],[8,"RST_TICK_CNT_R",25071],[8,"RST_TICK_CNT_W",25071],[8,"W",25094],[8,"R",25094],[8,"CK8M_TICK_NUM_R",25094],[5,"TICK_CONF_SPEC",25094],[8,"CK8M_TICK_NUM_W",25094],[8,"TICK_ENABLE_R",25094],[8,"TICK_ENABLE_W",25094],[8,"XTAL_TICK_NUM_R",25094],[8,"XTAL_TICK_NUM_W",25094],[8,"W",25117],[8,"R",25117],[8,"WIFI_BB_CFG_R",25117],[5,"WIFI_BB_CFG_SPEC",25117],[8,"WIFI_BB_CFG_W",25117],[8,"W",25132],[8,"R",25132],[8,"WIFI_BB_CFG_2_R",25132],[5,"WIFI_BB_CFG_2_SPEC",25132],[8,"WIFI_BB_CFG_2_W",25132],[8,"W",25147],[8,"R",25147],[8,"WIFI_CLK_EN_R",25147],[5,"WIFI_CLK_EN_SPEC",25147],[8,"WIFI_CLK_EN_W",25147],[8,"W",25162],[8,"R",25162],[8,"WIFI_RST_R",25162],[5,"WIFI_RST_EN_SPEC",25162],[8,"WIFI_RST_W",25162],[8,"BT_LPCK_DIV_FRAC",25177],[8,"BUSTOEXTMEM_ENA",25177],[8,"CACHE_CONTROL",25177],[8,"CLOCK_GATE",25177],[8,"CPU_INTR_FROM_CPU_0",25177],[8,"CPU_INTR_FROM_CPU_1",25177],[8,"CPU_INTR_FROM_CPU_2",25177],[8,"CPU_INTR_FROM_CPU_3",25177],[8,"CPU_PER_CONF",25177],[8,"CPU_PERI_CLK_EN",25177],[8,"CPU_PERI_RST_EN",25177],[8,"DATE",25177],[8,"EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL",25177],[8,"JTAG_CTRL_0",25177],[8,"JTAG_CTRL_1",25177],[8,"JTAG_CTRL_2",25177],[8,"JTAG_CTRL_3",25177],[8,"JTAG_CTRL_4",25177],[8,"JTAG_CTRL_5",25177],[8,"JTAG_CTRL_6",25177],[8,"JTAG_CTRL_7",25177],[8,"LPCK_DIV_INT",25177],[8,"MEM_PD_MASK",25177],[8,"PERIP_CLK_EN0",25177],[8,"PERIP_CLK_EN1",25177],[8,"PERIP_RST_EN0",25177],[8,"PERIP_RST_EN1",25177],[8,"REDUNDANT_ECO_CTRL",25177],[8,"ROM_CTRL_0",25177],[8,"ROM_CTRL_1",25177],[8,"RSA_PD_CTRL",25177],[8,"RTC_FASTMEM_CONFIG",25177],[8,"RTC_FASTMEM_CRC",25177],[8,"SRAM_CTRL_0",25177],[8,"SRAM_CTRL_1",25177],[8,"SRAM_CTRL_2",25177],[8,"SYSCLK_CONF",25177],[8,"W",25296],[8,"R",25296],[8,"LPCLK_RTC_EN_R",25296],[5,"BT_LPCK_DIV_FRAC_SPEC",25296],[8,"LPCLK_RTC_EN_W",25296],[8,"LPCLK_SEL_8M_R",25296],[8,"LPCLK_SEL_8M_W",25296],[8,"LPCLK_SEL_RTC_SLOW_R",25296],[8,"LPCLK_SEL_RTC_SLOW_W",25296],[8,"LPCLK_SEL_XTAL_R",25296],[8,"LPCLK_SEL_XTAL_W",25296],[8,"LPCLK_SEL_XTAL32K_R",25296],[8,"LPCLK_SEL_XTAL32K_W",25296],[8,"W",25327],[8,"R",25327],[8,"BUSTOEXTMEM_ENA_R",25327],[5,"BUSTOEXTMEM_ENA_SPEC",25327],[8,"BUSTOEXTMEM_ENA_W",25327],[8,"W",25342],[8,"R",25342],[8,"PRO_CACHE_RESET_R",25342],[5,"CACHE_CONTROL_SPEC",25342],[8,"PRO_CACHE_RESET_W",25342],[8,"PRO_DCACHE_CLK_ON_R",25342],[8,"PRO_DCACHE_CLK_ON_W",25342],[8,"PRO_ICACHE_CLK_ON_R",25342],[8,"PRO_ICACHE_CLK_ON_W",25342],[8,"W",25365],[8,"R",25365],[8,"CLK_EN_R",25365],[5,"CLOCK_GATE_SPEC",25365],[8,"CLK_EN_W",25365],[8,"W",25380],[8,"R",25380],[8,"CPU_INTR_FROM_CPU_0_R",25380],[5,"CPU_INTR_FROM_CPU_0_SPEC",25380],[8,"CPU_INTR_FROM_CPU_0_W",25380],[8,"W",25395],[8,"R",25395],[8,"CPU_INTR_FROM_CPU_1_R",25395],[5,"CPU_INTR_FROM_CPU_1_SPEC",25395],[8,"CPU_INTR_FROM_CPU_1_W",25395],[8,"W",25410],[8,"R",25410],[8,"CPU_INTR_FROM_CPU_2_R",25410],[5,"CPU_INTR_FROM_CPU_2_SPEC",25410],[8,"CPU_INTR_FROM_CPU_2_W",25410],[8,"W",25425],[8,"R",25425],[8,"CPU_INTR_FROM_CPU_3_R",25425],[5,"CPU_INTR_FROM_CPU_3_SPEC",25425],[8,"CPU_INTR_FROM_CPU_3_W",25425],[8,"W",25440],[8,"R",25440],[8,"CPU_WAIT_MODE_FORCE_ON_R",25440],[5,"CPU_PER_CONF_SPEC",25440],[8,"CPU_WAIT_MODE_FORCE_ON_W",25440],[8,"CPU_WAITI_DELAY_NUM_R",25440],[8,"CPU_WAITI_DELAY_NUM_W",25440],[8,"CPUPERIOD_SEL_R",25440],[8,"CPUPERIOD_SEL_W",25440],[8,"PLL_FREQ_SEL_R",25440],[8,"PLL_FREQ_SEL_W",25440],[8,"W",25467],[8,"R",25467],[8,"CLK_EN_DEDICATED_GPIO_R",25467],[5,"CPU_PERI_CLK_EN_SPEC",25467],[8,"CLK_EN_DEDICATED_GPIO_W",25467],[8,"W",25482],[8,"R",25482],[8,"RST_EN_DEDICATED_GPIO_R",25482],[5,"CPU_PERI_RST_EN_SPEC",25482],[8,"RST_EN_DEDICATED_GPIO_W",25482],[8,"W",25497],[8,"R",25497],[8,"DATE_R",25497],[5,"DATE_SPEC",25497],[8,"DATE_W",25497],[8,"W",25512],[8,"R",25512],[8,"ENABLE_DOWNLOAD_DB_ENCRYPT_R",25512],[5,"EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_SPEC",25512],[8,"ENABLE_DOWNLOAD_DB_ENCRYPT_W",25512],[8,"ENABLE_DOWNLOAD_G0CB_DECRYPT_R",25512],[8,"ENABLE_DOWNLOAD_G0CB_DECRYPT_W",25512],[8,"ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R",25512],[8,"ENABLE_DOWNLOAD_MANUAL_ENCRYPT_W",25512],[8,"ENABLE_SPI_MANUAL_ENCRYPT_R",25512],[8,"ENABLE_SPI_MANUAL_ENCRYPT_W",25512],[8,"W",25539],[5,"JTAG_CTRL_0_SPEC",25539],[8,"CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0_W",25539],[8,"W",25551],[5,"JTAG_CTRL_1_SPEC",25551],[8,"CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1_W",25551],[8,"W",25563],[5,"JTAG_CTRL_2_SPEC",25563],[8,"CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2_W",25563],[8,"W",25575],[5,"JTAG_CTRL_3_SPEC",25575],[8,"CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3_W",25575],[8,"W",25587],[5,"JTAG_CTRL_4_SPEC",25587],[8,"CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4_W",25587],[8,"W",25599],[5,"JTAG_CTRL_5_SPEC",25599],[8,"CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5_W",25599],[8,"W",25611],[5,"JTAG_CTRL_6_SPEC",25611],[8,"CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6_W",25611],[8,"W",25623],[5,"JTAG_CTRL_7_SPEC",25623],[8,"CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7_W",25623],[8,"W",25635],[8,"R",25635],[8,"LPCK_DIV_NUM_R",25635],[5,"LPCK_DIV_INT_SPEC",25635],[8,"LPCK_DIV_NUM_W",25635],[8,"W",25650],[8,"R",25650],[8,"LSLP_MEM_PD_MASK_R",25650],[5,"MEM_PD_MASK_SPEC",25650],[8,"LSLP_MEM_PD_MASK_W",25650],[8,"R",25665],[8,"ADC2_ARB_CLK_EN_R",25665],[8,"W",25665],[5,"PERIP_CLK_EN0_SPEC",25665],[8,"ADC2_ARB_CLK_EN_W",25665],[8,"APB_SARADC_CLK_EN_R",25665],[8,"APB_SARADC_CLK_EN_W",25665],[8,"EFUSE_CLK_EN_R",25665],[8,"EFUSE_CLK_EN_W",25665],[8,"I2C_EXT0_CLK_EN_R",25665],[8,"I2C_EXT0_CLK_EN_W",25665],[8,"I2C_EXT1_CLK_EN_R",25665],[8,"I2C_EXT1_CLK_EN_W",25665],[8,"I2S0_CLK_EN_R",25665],[8,"I2S0_CLK_EN_W",25665],[8,"I2S1_CLK_EN_R",25665],[8,"I2S1_CLK_EN_W",25665],[8,"LEDC_CLK_EN_R",25665],[8,"LEDC_CLK_EN_W",25665],[8,"PCNT_CLK_EN_R",25665],[8,"PCNT_CLK_EN_W",25665],[8,"PWM0_CLK_EN_R",25665],[8,"PWM0_CLK_EN_W",25665],[8,"PWM1_CLK_EN_R",25665],[8,"PWM1_CLK_EN_W",25665],[8,"PWM2_CLK_EN_R",25665],[8,"PWM2_CLK_EN_W",25665],[8,"PWM3_CLK_EN_R",25665],[8,"PWM3_CLK_EN_W",25665],[8,"RMT_CLK_EN_R",25665],[8,"RMT_CLK_EN_W",25665],[8,"SPI01_CLK_EN_R",25665],[8,"SPI01_CLK_EN_W",25665],[8,"SPI2_CLK_EN_R",25665],[8,"SPI2_CLK_EN_W",25665],[8,"SPI2_DMA_CLK_EN_R",25665],[8,"SPI2_DMA_CLK_EN_W",25665],[8,"SPI3_CLK_EN_R",25665],[8,"SPI3_CLK_EN_W",25665],[8,"SPI3_DMA_CLK_EN_R",25665],[8,"SPI3_DMA_CLK_EN_W",25665],[8,"SPI4_CLK_EN_R",25665],[8,"SPI4_CLK_EN_W",25665],[8,"SYSTIMER_CLK_EN_R",25665],[8,"SYSTIMER_CLK_EN_W",25665],[8,"TIMERGROUP1_CLK_EN_R",25665],[8,"TIMERGROUP1_CLK_EN_W",25665],[8,"TIMERGROUP_CLK_EN_R",25665],[8,"TIMERGROUP_CLK_EN_W",25665],[8,"TIMERS_CLK_EN_R",25665],[8,"TIMERS_CLK_EN_W",25665],[8,"TWAI_CLK_EN_R",25665],[8,"TWAI_CLK_EN_W",25665],[8,"UART1_CLK_EN_R",25665],[8,"UART1_CLK_EN_W",25665],[8,"UART_CLK_EN_R",25665],[8,"UART_CLK_EN_W",25665],[8,"UART_MEM_CLK_EN_R",25665],[8,"UART_MEM_CLK_EN_W",25665],[8,"UHCI0_CLK_EN_R",25665],[8,"UHCI0_CLK_EN_W",25665],[8,"UHCI1_CLK_EN_R",25665],[8,"UHCI1_CLK_EN_W",25665],[8,"USB_CLK_EN_R",25665],[8,"USB_CLK_EN_W",25665],[8,"WDG_CLK_EN_R",25665],[8,"WDG_CLK_EN_W",25665],[8,"W",25804],[8,"R",25804],[8,"CRYPTO_AES_CLK_EN_R",25804],[5,"PERIP_CLK_EN1_SPEC",25804],[8,"CRYPTO_AES_CLK_EN_W",25804],[8,"CRYPTO_DMA_CLK_EN_R",25804],[8,"CRYPTO_DMA_CLK_EN_W",25804],[8,"CRYPTO_DS_CLK_EN_R",25804],[8,"CRYPTO_DS_CLK_EN_W",25804],[8,"CRYPTO_HMAC_CLK_EN_R",25804],[8,"CRYPTO_HMAC_CLK_EN_W",25804],[8,"CRYPTO_RSA_CLK_EN_R",25804],[8,"CRYPTO_RSA_CLK_EN_W",25804],[8,"CRYPTO_SHA_CLK_EN_R",25804],[8,"CRYPTO_SHA_CLK_EN_W",25804],[8,"R",25839],[8,"ADC2_ARB_RST_R",25839],[8,"W",25839],[5,"PERIP_RST_EN0_SPEC",25839],[8,"ADC2_ARB_RST_W",25839],[8,"APB_SARADC_RST_R",25839],[8,"APB_SARADC_RST_W",25839],[8,"EFUSE_RST_R",25839],[8,"EFUSE_RST_W",25839],[8,"I2C_EXT0_RST_R",25839],[8,"I2C_EXT0_RST_W",25839],[8,"I2C_EXT1_RST_R",25839],[8,"I2C_EXT1_RST_W",25839],[8,"I2S0_RST_R",25839],[8,"I2S0_RST_W",25839],[8,"I2S1_RST_R",25839],[8,"I2S1_RST_W",25839],[8,"LEDC_RST_R",25839],[8,"LEDC_RST_W",25839],[8,"PCNT_RST_R",25839],[8,"PCNT_RST_W",25839],[8,"PWM0_RST_R",25839],[8,"PWM0_RST_W",25839],[8,"PWM1_RST_R",25839],[8,"PWM1_RST_W",25839],[8,"PWM2_RST_R",25839],[8,"PWM2_RST_W",25839],[8,"PWM3_RST_R",25839],[8,"PWM3_RST_W",25839],[8,"RMT_RST_R",25839],[8,"RMT_RST_W",25839],[8,"SPI01_RST_R",25839],[8,"SPI01_RST_W",25839],[8,"SPI2_DMA_RST_R",25839],[8,"SPI2_DMA_RST_W",25839],[8,"SPI2_RST_R",25839],[8,"SPI2_RST_W",25839],[8,"SPI3_DMA_RST_R",25839],[8,"SPI3_DMA_RST_W",25839],[8,"SPI3_RST_R",25839],[8,"SPI3_RST_W",25839],[8,"SPI4_RST_R",25839],[8,"SPI4_RST_W",25839],[8,"SYSTIMER_RST_R",25839],[8,"SYSTIMER_RST_W",25839],[8,"TIMERGROUP1_RST_R",25839],[8,"TIMERGROUP1_RST_W",25839],[8,"TIMERGROUP_RST_R",25839],[8,"TIMERGROUP_RST_W",25839],[8,"TIMERS_RST_R",25839],[8,"TIMERS_RST_W",25839],[8,"TWAI_RST_R",25839],[8,"TWAI_RST_W",25839],[8,"UART1_RST_R",25839],[8,"UART1_RST_W",25839],[8,"UART_MEM_RST_R",25839],[8,"UART_MEM_RST_W",25839],[8,"UART_RST_R",25839],[8,"UART_RST_W",25839],[8,"UHCI0_RST_R",25839],[8,"UHCI0_RST_W",25839],[8,"UHCI1_RST_R",25839],[8,"UHCI1_RST_W",25839],[8,"USB_RST_R",25839],[8,"USB_RST_W",25839],[8,"WDG_RST_R",25839],[8,"WDG_RST_W",25839],[8,"W",25978],[8,"R",25978],[8,"CRYPTO_AES_RST_R",25978],[5,"PERIP_RST_EN1_SPEC",25978],[8,"CRYPTO_AES_RST_W",25978],[8,"CRYPTO_DMA_RST_R",25978],[8,"CRYPTO_DMA_RST_W",25978],[8,"CRYPTO_DS_RST_R",25978],[8,"CRYPTO_DS_RST_W",25978],[8,"CRYPTO_HMAC_RST_R",25978],[8,"CRYPTO_HMAC_RST_W",25978],[8,"CRYPTO_RSA_RST_R",25978],[8,"CRYPTO_RSA_RST_W",25978],[8,"CRYPTO_SHA_RST_R",25978],[8,"CRYPTO_SHA_RST_W",25978],[8,"W",26013],[8,"R",26013],[8,"REDUNDANT_ECO_DRIVE_R",26013],[5,"REDUNDANT_ECO_CTRL_SPEC",26013],[8,"REDUNDANT_ECO_DRIVE_W",26013],[8,"REDUNDANT_ECO_RESULT_R",26013],[8,"W",26030],[8,"R",26030],[8,"ROM_FO_R",26030],[5,"ROM_CTRL_0_SPEC",26030],[8,"ROM_FO_W",26030],[8,"W",26045],[8,"R",26045],[8,"ROM_FORCE_PD_R",26045],[5,"ROM_CTRL_1_SPEC",26045],[8,"ROM_FORCE_PD_W",26045],[8,"ROM_FORCE_PU_R",26045],[8,"ROM_FORCE_PU_W",26045],[8,"W",26064],[8,"R",26064],[8,"RSA_MEM_FORCE_PD_R",26064],[5,"RSA_PD_CTRL_SPEC",26064],[8,"RSA_MEM_FORCE_PD_W",26064],[8,"RSA_MEM_FORCE_PU_R",26064],[8,"RSA_MEM_FORCE_PU_W",26064],[8,"RSA_MEM_PD_R",26064],[8,"RSA_MEM_PD_W",26064],[8,"W",26087],[8,"R",26087],[8,"RTC_MEM_CRC_ADDR_R",26087],[5,"RTC_FASTMEM_CONFIG_SPEC",26087],[8,"RTC_MEM_CRC_ADDR_W",26087],[8,"RTC_MEM_CRC_FINISH_R",26087],[8,"RTC_MEM_CRC_LEN_R",26087],[8,"RTC_MEM_CRC_LEN_W",26087],[8,"RTC_MEM_CRC_START_R",26087],[8,"RTC_MEM_CRC_START_W",26087],[8,"R",26112],[8,"RTC_MEM_CRC_RES_R",26112],[8,"W",26123],[8,"R",26123],[8,"SRAM_FO_R",26123],[5,"SRAM_CTRL_0_SPEC",26123],[8,"SRAM_FO_W",26123],[8,"W",26138],[8,"R",26138],[8,"SRAM_FORCE_PD_R",26138],[5,"SRAM_CTRL_1_SPEC",26138],[8,"SRAM_FORCE_PD_W",26138],[8,"W",26153],[8,"R",26153],[8,"SRAM_FORCE_PU_R",26153],[5,"SRAM_CTRL_2_SPEC",26153],[8,"SRAM_FORCE_PU_W",26153],[8,"W",26168],[8,"R",26168],[8,"CLK_DIV_EN_R",26168],[8,"CLK_XTAL_FREQ_R",26168],[8,"PRE_DIV_CNT_R",26168],[5,"SYSCLK_CONF_SPEC",26168],[8,"PRE_DIV_CNT_W",26168],[8,"SOC_CLK_SEL_R",26168],[8,"SOC_CLK_SEL_W",26168],[8,"CONF",26191],[8,"DATE",26191],[8,"INT_CLR",26191],[8,"INT_ENA",26191],[8,"INT_RAW",26191],[8,"LOAD",26191],[8,"LOAD_HI",26191],[8,"LOAD_LO",26191],[8,"STEP",26191],[8,"TARGET0_CONF",26191],[8,"TARGET0_HI",26191],[8,"TARGET0_LO",26191],[8,"TARGET1_CONF",26191],[8,"TARGET1_HI",26191],[8,"TARGET1_LO",26191],[8,"TARGET2_CONF",26191],[8,"TARGET2_HI",26191],[8,"TARGET2_LO",26191],[8,"UNIT0_OP",26191],[8,"UNIT0_VALUE_HI",26191],[8,"UNIT0_VALUE_LO",26191],[8,"W",26262],[8,"R",26262],[8,"CLK_EN_R",26262],[5,"CONF_SPEC",26262],[8,"CLK_EN_W",26262],[8,"CLK_FO_R",26262],[8,"CLK_FO_W",26262],[8,"W",26281],[8,"R",26281],[8,"DATE_R",26281],[5,"DATE_SPEC",26281],[8,"DATE_W",26281],[8,"W",26296],[5,"INT_CLR_SPEC",26296],[8,"TARGET0_INT_CLR_W",26296],[8,"TARGET1_INT_CLR_W",26296],[8,"TARGET2_INT_CLR_W",26296],[8,"W",26312],[8,"R",26312],[8,"TARGET0_INT_ENA_R",26312],[5,"INT_ENA_SPEC",26312],[8,"TARGET0_INT_ENA_W",26312],[8,"TARGET1_INT_ENA_R",26312],[8,"TARGET1_INT_ENA_W",26312],[8,"TARGET2_INT_ENA_R",26312],[8,"TARGET2_INT_ENA_W",26312],[8,"R",26335],[8,"INT0_RAW_R",26335],[8,"INT1_RAW_R",26335],[8,"INT2_RAW_R",26335],[8,"W",26350],[5,"LOAD_SPEC",26350],[8,"TIMER_LOAD_W",26350],[8,"W",26362],[8,"R",26362],[8,"TIMER_LOAD_HI_R",26362],[5,"LOAD_HI_SPEC",26362],[8,"TIMER_LOAD_HI_W",26362],[8,"W",26377],[8,"R",26377],[8,"TIMER_LOAD_LO_R",26377],[5,"LOAD_LO_SPEC",26377],[8,"TIMER_LOAD_LO_W",26377],[8,"W",26392],[8,"R",26392],[8,"TIMER_PLL_STEP_R",26392],[5,"STEP_SPEC",26392],[8,"TIMER_PLL_STEP_W",26392],[8,"TIMER_XTAL_STEP_R",26392],[8,"TIMER_XTAL_STEP_W",26392],[8,"W",26411],[8,"R",26411],[8,"TARGET0_PERIOD_R",26411],[5,"TARGET0_CONF_SPEC",26411],[8,"TARGET0_PERIOD_W",26411],[8,"TARGET0_PERIOD_MODE_R",26411],[8,"TARGET0_PERIOD_MODE_W",26411],[8,"TARGET0_WORK_EN_R",26411],[8,"TARGET0_WORK_EN_W",26411],[8,"W",26434],[8,"R",26434],[8,"TIMER_TARGET0_HI_R",26434],[5,"TARGET0_HI_SPEC",26434],[8,"TIMER_TARGET0_HI_W",26434],[8,"W",26449],[8,"R",26449],[8,"TIMER_TARGET0_LO_R",26449],[5,"TARGET0_LO_SPEC",26449],[8,"TIMER_TARGET0_LO_W",26449],[8,"W",26464],[8,"R",26464],[8,"TARGET1_PERIOD_R",26464],[5,"TARGET1_CONF_SPEC",26464],[8,"TARGET1_PERIOD_W",26464],[8,"TARGET1_PERIOD_MODE_R",26464],[8,"TARGET1_PERIOD_MODE_W",26464],[8,"TARGET1_WORK_EN_R",26464],[8,"TARGET1_WORK_EN_W",26464],[8,"W",26487],[8,"R",26487],[8,"TIMER_TARGET1_HI_R",26487],[5,"TARGET1_HI_SPEC",26487],[8,"TIMER_TARGET1_HI_W",26487],[8,"W",26502],[8,"R",26502],[8,"TIMER_TARGET1_LO_R",26502],[5,"TARGET1_LO_SPEC",26502],[8,"TIMER_TARGET1_LO_W",26502],[8,"W",26517],[8,"R",26517],[8,"TARGET2_PERIOD_R",26517],[5,"TARGET2_CONF_SPEC",26517],[8,"TARGET2_PERIOD_W",26517],[8,"TARGET2_PERIOD_MODE_R",26517],[8,"TARGET2_PERIOD_MODE_W",26517],[8,"TARGET2_WORK_EN_R",26517],[8,"TARGET2_WORK_EN_W",26517],[8,"W",26540],[8,"R",26540],[8,"TIMER_TARGET2_HI_R",26540],[5,"TARGET2_HI_SPEC",26540],[8,"TIMER_TARGET2_HI_W",26540],[8,"W",26555],[8,"R",26555],[8,"TIMER_TARGET2_LO_R",26555],[5,"TARGET2_LO_SPEC",26555],[8,"TIMER_TARGET2_LO_W",26555],[8,"W",26570],[5,"UNIT0_OP_SPEC",26570],[8,"TIMER_UNIT0_UPDATE_W",26570],[8,"R",26570],[8,"TIMER_UNIT0_VALUE_VALID_R",26570],[8,"R",26585],[8,"TIMER_VALUE_HI_R",26585],[8,"R",26596],[8,"TIMER_VALUE_LO_R",26596],[8,"INT_CLR_TIMERS",26607],[8,"INT_ENA_TIMERS",26607],[8,"INT_RAW_TIMERS",26607],[8,"INT_ST_TIMERS",26607],[8,"LACTALARMHI",26607],[8,"LACTALARMLO",26607],[8,"LACTCONFIG",26607],[8,"LACTHI",26607],[8,"LACTLO",26607],[8,"LACTLOAD",26607],[8,"LACTLOADHI",26607],[8,"LACTLOADLO",26607],[8,"LACTRTC",26607],[8,"LACTUPDATE",26607],[8,"REGCLK",26607],[8,"RTCCALICFG",26607],[8,"RTCCALICFG1",26607],[8,"RTCCALICFG2",26607],[8,"TALARMHI",26607],[8,"TALARMLO",26607],[8,"TCONFIG",26607],[8,"THI",26607],[8,"TLO",26607],[8,"TLOAD",26607],[8,"TLOADHI",26607],[8,"TLOADLO",26607],[8,"TUPDATE",26607],[8,"TIMERS_DATE",26607],[8,"WDTCONFIG0",26607],[8,"WDTCONFIG1",26607],[8,"WDTCONFIG2",26607],[8,"WDTCONFIG3",26607],[8,"WDTCONFIG4",26607],[8,"WDTCONFIG5",26607],[8,"WDTFEED",26607],[8,"WDTWPROTECT",26607],[8,"W",26750],[5,"INT_CLR_TIMERS_SPEC",26750],[8,"LACT_INT_CLR_W",26750],[8,"T0_INT_CLR_W",26750],[8,"T1_INT_CLR_W",26750],[8,"WDT_INT_CLR_W",26750],[8,"W",26768],[8,"R",26768],[8,"LACT_INT_ENA_R",26768],[5,"INT_ENA_TIMERS_SPEC",26768],[8,"LACT_INT_ENA_W",26768],[8,"T0_INT_ENA_R",26768],[8,"T0_INT_ENA_W",26768],[8,"T1_INT_ENA_R",26768],[8,"T1_INT_ENA_W",26768],[8,"WDT_INT_ENA_R",26768],[8,"WDT_INT_ENA_W",26768],[8,"R",26795],[8,"LACT_INT_RAW_R",26795],[8,"T0_INT_RAW_R",26795],[8,"T1_INT_RAW_R",26795],[8,"WDT_INT_RAW_R",26795],[8,"R",26812],[8,"LACT_INT_ST_R",26812],[8,"T0_INT_ST_R",26812],[8,"T1_INT_ST_R",26812],[8,"WDT_INT_ST_R",26812],[8,"W",26829],[8,"R",26829],[8,"LACT_ALARM_HI_R",26829],[5,"LACTALARMHI_SPEC",26829],[8,"LACT_ALARM_HI_W",26829],[8,"W",26844],[8,"R",26844],[8,"LACT_ALARM_LO_R",26844],[5,"LACTALARMLO_SPEC",26844],[8,"LACT_ALARM_LO_W",26844],[8,"W",26859],[8,"R",26859],[8,"LACT_ALARM_EN_R",26859],[5,"LACTCONFIG_SPEC",26859],[8,"LACT_ALARM_EN_W",26859],[8,"LACT_AUTORELOAD_R",26859],[8,"LACT_AUTORELOAD_W",26859],[8,"LACT_CPST_EN_R",26859],[8,"LACT_CPST_EN_W",26859],[8,"LACT_DIVIDER_R",26859],[8,"LACT_DIVIDER_W",26859],[8,"LACT_EDGE_INT_EN_R",26859],[8,"LACT_EDGE_INT_EN_W",26859],[8,"LACT_EN_R",26859],[8,"LACT_EN_W",26859],[8,"LACT_INCREASE_R",26859],[8,"LACT_INCREASE_W",26859],[8,"LACT_LAC_EN_R",26859],[8,"LACT_LAC_EN_W",26859],[8,"LACT_LEVEL_INT_EN_R",26859],[8,"LACT_LEVEL_INT_EN_W",26859],[8,"LACT_RTC_ONLY_R",26859],[8,"LACT_RTC_ONLY_W",26859],[8,"LACT_USE_REFTICK_R",26859],[8,"LACT_USE_REFTICK_W",26859],[8,"R",26914],[8,"LACT_HI_R",26914],[8,"R",26925],[8,"LACT_LO_R",26925],[8,"W",26936],[5,"LACTLOAD_SPEC",26936],[8,"LACT_LOAD_W",26936],[8,"W",26948],[8,"R",26948],[8,"LACT_LOAD_HI_R",26948],[5,"LACTLOADHI_SPEC",26948],[8,"LACT_LOAD_HI_W",26948],[8,"W",26963],[8,"R",26963],[8,"LACT_LOAD_LO_R",26963],[5,"LACTLOADLO_SPEC",26963],[8,"LACT_LOAD_LO_W",26963],[8,"W",26978],[8,"R",26978],[8,"LACT_RTC_STEP_LEN_R",26978],[5,"LACTRTC_SPEC",26978],[8,"LACT_RTC_STEP_LEN_W",26978],[8,"W",26993],[5,"LACTUPDATE_SPEC",26993],[8,"LACT_UPDATE_W",26993],[8,"W",27005],[8,"R",27005],[8,"CLK_EN_R",27005],[5,"REGCLK_SPEC",27005],[8,"CLK_EN_W",27005],[8,"W",27020],[8,"R",27020],[8,"RTC_CALI_CLK_SEL_R",27020],[5,"RTCCALICFG_SPEC",27020],[8,"RTC_CALI_CLK_SEL_W",27020],[8,"RTC_CALI_MAX_R",27020],[8,"RTC_CALI_MAX_W",27020],[8,"RTC_CALI_RDY_R",27020],[8,"RTC_CALI_START_R",27020],[8,"RTC_CALI_START_W",27020],[8,"RTC_CALI_START_CYCLING_R",27020],[8,"RTC_CALI_START_CYCLING_W",27020],[8,"R",27049],[8,"RTC_CALI_CYCLING_DATA_VLD_R",27049],[8,"RTC_CALI_VALUE_R",27049],[8,"W",27062],[8,"R",27062],[8,"RTC_CALI_TIMEOUT_R",27062],[8,"RTC_CALI_TIMEOUT_RST_CNT_R",27062],[5,"RTCCALICFG2_SPEC",27062],[8,"RTC_CALI_TIMEOUT_RST_CNT_W",27062],[8,"RTC_CALI_TIMEOUT_THRES_R",27062],[8,"RTC_CALI_TIMEOUT_THRES_W",27062],[8,"R",27083],[8,"ALARM_HI_R",27083],[8,"W",27083],[5,"TALARMHI_SPEC",27083],[8,"ALARM_HI_W",27083],[8,"R",27098],[8,"ALARM_LO_R",27098],[8,"W",27098],[5,"TALARMLO_SPEC",27098],[8,"ALARM_LO_W",27098],[8,"R",27113],[8,"ALARM_EN_R",27113],[8,"W",27113],[5,"TCONFIG_SPEC",27113],[8,"ALARM_EN_W",27113],[8,"AUTORELOAD_R",27113],[8,"AUTORELOAD_W",27113],[8,"DIVIDER_R",27113],[8,"DIVIDER_W",27113],[8,"EDGE_INT_EN_R",27113],[8,"EDGE_INT_EN_W",27113],[8,"EN_R",27113],[8,"EN_W",27113],[8,"INCREASE_R",27113],[8,"INCREASE_W",27113],[8,"LEVEL_INT_EN_R",27113],[8,"LEVEL_INT_EN_W",27113],[8,"USE_XTAL_R",27113],[8,"USE_XTAL_W",27113],[8,"R",27156],[8,"HI_R",27156],[8,"W",27167],[8,"R",27167],[8,"TIMERS_DATE_R",27167],[5,"TIMERS_DATE_SPEC",27167],[8,"TIMERS_DATE_W",27167],[8,"R",27182],[8,"LO_R",27182],[8,"W",27193],[5,"TLOAD_SPEC",27193],[8,"LOAD_W",27193],[8,"W",27205],[8,"R",27205],[8,"LOAD_HI_R",27205],[5,"TLOADHI_SPEC",27205],[8,"LOAD_HI_W",27205],[8,"W",27220],[8,"R",27220],[8,"LOAD_LO_R",27220],[5,"TLOADLO_SPEC",27220],[8,"LOAD_LO_W",27220],[8,"W",27235],[8,"R",27235],[8,"UPDATE_R",27235],[5,"TUPDATE_SPEC",27235],[8,"UPDATE_W",27235],[8,"W",27250],[8,"R",27250],[8,"WDT_APPCPU_RESET_EN_R",27250],[5,"WDTCONFIG0_SPEC",27250],[8,"WDT_APPCPU_RESET_EN_W",27250],[8,"WDT_CPU_RESET_LENGTH_R",27250],[8,"WDT_CPU_RESET_LENGTH_W",27250],[8,"WDT_EDGE_INT_EN_R",27250],[8,"WDT_EDGE_INT_EN_W",27250],[8,"WDT_EN_R",27250],[8,"WDT_EN_W",27250],[8,"WDT_FLASHBOOT_MOD_EN_R",27250],[8,"WDT_FLASHBOOT_MOD_EN_W",27250],[8,"WDT_LEVEL_INT_EN_R",27250],[8,"WDT_LEVEL_INT_EN_W",27250],[8,"WDT_PROCPU_RESET_EN_R",27250],[8,"WDT_PROCPU_RESET_EN_W",27250],[8,"WDT_STG0_R",27250],[8,"WDT_STG0_W",27250],[8,"WDT_STG1_R",27250],[8,"WDT_STG1_W",27250],[8,"WDT_STG2_R",27250],[8,"WDT_STG2_W",27250],[8,"WDT_STG3_R",27250],[8,"WDT_STG3_W",27250],[8,"WDT_SYS_RESET_LENGTH_R",27250],[8,"WDT_SYS_RESET_LENGTH_W",27250],[8,"W",27309],[8,"R",27309],[8,"WDT_CLK_PRESCALE_R",27309],[5,"WDTCONFIG1_SPEC",27309],[8,"WDT_CLK_PRESCALE_W",27309],[8,"W",27324],[8,"R",27324],[8,"WDT_STG0_HOLD_R",27324],[5,"WDTCONFIG2_SPEC",27324],[8,"WDT_STG0_HOLD_W",27324],[8,"W",27339],[8,"R",27339],[8,"WDT_STG1_HOLD_R",27339],[5,"WDTCONFIG3_SPEC",27339],[8,"WDT_STG1_HOLD_W",27339],[8,"W",27354],[8,"R",27354],[8,"WDT_STG2_HOLD_R",27354],[5,"WDTCONFIG4_SPEC",27354],[8,"WDT_STG2_HOLD_W",27354],[8,"W",27369],[8,"R",27369],[8,"WDT_STG3_HOLD_R",27369],[5,"WDTCONFIG5_SPEC",27369],[8,"WDT_STG3_HOLD_W",27369],[8,"W",27384],[5,"WDTFEED_SPEC",27384],[8,"WDT_FEED_W",27384],[8,"W",27396],[8,"R",27396],[8,"WDT_WKEY_R",27396],[5,"WDTWPROTECT_SPEC",27396],[8,"WDT_WKEY_W",27396],[8,"ARB_LOST_CAP",27411],[8,"BUS_TIMING_0",27411],[8,"BUS_TIMING_1",27411],[8,"CLOCK_DIVIDER",27411],[8,"CMD",27411],[8,"DATA_0",27411],[8,"DATA_1",27411],[8,"DATA_10",27411],[8,"DATA_11",27411],[8,"DATA_12",27411],[8,"DATA_2",27411],[8,"DATA_3",27411],[8,"DATA_4",27411],[8,"DATA_5",27411],[8,"DATA_6",27411],[8,"DATA_7",27411],[8,"DATA_8",27411],[8,"DATA_9",27411],[8,"ERR_CODE_CAP",27411],[8,"ERR_WARNING_LIMIT",27411],[8,"INT_ENA",27411],[8,"INT_RAW",27411],[8,"MODE",27411],[8,"RX_ERR_CNT",27411],[8,"RX_MESSAGE_CNT",27411],[8,"STATUS",27411],[8,"TX_ERR_CNT",27411],[8,"R",27500],[8,"ARB_LOST_CAP_R",27500],[8,"R",27511],[8,"BAUD_PRESC_R",27511],[8,"W",27511],[5,"BUS_TIMING_0_SPEC",27511],[8,"BAUD_PRESC_W",27511],[8,"SYNC_JUMP_WIDTH_R",27511],[8,"SYNC_JUMP_WIDTH_W",27511],[8,"W",27530],[8,"R",27530],[8,"TIME_SAMP_R",27530],[5,"BUS_TIMING_1_SPEC",27530],[8,"TIME_SAMP_W",27530],[8,"TIME_SEG1_R",27530],[8,"TIME_SEG1_W",27530],[8,"TIME_SEG2_R",27530],[8,"TIME_SEG2_W",27530],[8,"W",27553],[8,"R",27553],[8,"CD_R",27553],[5,"CLOCK_DIVIDER_SPEC",27553],[8,"CD_W",27553],[8,"CLOCK_OFF_R",27553],[8,"CLOCK_OFF_W",27553],[8,"W",27572],[5,"CMD_SPEC",27572],[8,"ABORT_TX_W",27572],[8,"CLR_OVERRUN_W",27572],[8,"RELEASE_BUF_W",27572],[8,"SELF_RX_REQ_W",27572],[8,"TX_REQ_W",27572],[8,"W",27592],[8,"R",27592],[8,"TX_BYTE_0_R",27592],[5,"DATA_0_SPEC",27592],[8,"TX_BYTE_0_W",27592],[8,"W",27607],[8,"R",27607],[8,"TX_BYTE_1_R",27607],[5,"DATA_1_SPEC",27607],[8,"TX_BYTE_1_W",27607],[8,"W",27622],[8,"R",27622],[8,"TX_BYTE_10_R",27622],[5,"DATA_10_SPEC",27622],[8,"TX_BYTE_10_W",27622],[8,"W",27637],[8,"R",27637],[8,"TX_BYTE_11_R",27637],[5,"DATA_11_SPEC",27637],[8,"TX_BYTE_11_W",27637],[8,"W",27652],[8,"R",27652],[8,"TX_BYTE_12_R",27652],[5,"DATA_12_SPEC",27652],[8,"TX_BYTE_12_W",27652],[8,"W",27667],[8,"R",27667],[8,"TX_BYTE_2_R",27667],[5,"DATA_2_SPEC",27667],[8,"TX_BYTE_2_W",27667],[8,"W",27682],[8,"R",27682],[8,"TX_BYTE_3_R",27682],[5,"DATA_3_SPEC",27682],[8,"TX_BYTE_3_W",27682],[8,"W",27697],[8,"R",27697],[8,"TX_BYTE_4_R",27697],[5,"DATA_4_SPEC",27697],[8,"TX_BYTE_4_W",27697],[8,"W",27712],[8,"R",27712],[8,"TX_BYTE_5_R",27712],[5,"DATA_5_SPEC",27712],[8,"TX_BYTE_5_W",27712],[8,"W",27727],[8,"R",27727],[8,"TX_BYTE_6_R",27727],[5,"DATA_6_SPEC",27727],[8,"TX_BYTE_6_W",27727],[8,"W",27742],[8,"R",27742],[8,"TX_BYTE_7_R",27742],[5,"DATA_7_SPEC",27742],[8,"TX_BYTE_7_W",27742],[8,"W",27757],[8,"R",27757],[8,"TX_BYTE_8_R",27757],[5,"DATA_8_SPEC",27757],[8,"TX_BYTE_8_W",27757],[8,"W",27772],[8,"R",27772],[8,"TX_BYTE_9_R",27772],[5,"DATA_9_SPEC",27772],[8,"TX_BYTE_9_W",27772],[8,"R",27787],[8,"ECC_DIRECTION_R",27787],[8,"ECC_SEGMENT_R",27787],[8,"ECC_TYPE_R",27787],[8,"W",27802],[8,"R",27802],[8,"ERR_WARNING_LIMIT_R",27802],[5,"ERR_WARNING_LIMIT_SPEC",27802],[8,"ERR_WARNING_LIMIT_W",27802],[8,"R",27817],[8,"ARB_LOST_INT_ENA_R",27817],[8,"W",27817],[5,"INT_ENA_SPEC",27817],[8,"ARB_LOST_INT_ENA_W",27817],[8,"BUS_ERR_INT_ENA_R",27817],[8,"BUS_ERR_INT_ENA_W",27817],[8,"ERR_PASSIVE_INT_ENA_R",27817],[8,"ERR_PASSIVE_INT_ENA_W",27817],[8,"ERR_WARN_INT_ENA_R",27817],[8,"ERR_WARN_INT_ENA_W",27817],[8,"OVERRUN_INT_ENA_R",27817],[8,"OVERRUN_INT_ENA_W",27817],[8,"RX_INT_ENA_R",27817],[8,"RX_INT_ENA_W",27817],[8,"TX_INT_ENA_R",27817],[8,"TX_INT_ENA_W",27817],[8,"R",27856],[8,"ARB_LOST_INT_ST_R",27856],[8,"BUS_ERR_INT_ST_R",27856],[8,"ERR_PASSIVE_INT_ST_R",27856],[8,"ERR_WARN_INT_ST_R",27856],[8,"OVERRUN_INT_ST_R",27856],[8,"RX_INT_ST_R",27856],[8,"TX_INT_ST_R",27856],[8,"W",27879],[8,"R",27879],[8,"LISTEN_ONLY_MODE_R",27879],[5,"MODE_SPEC",27879],[8,"LISTEN_ONLY_MODE_W",27879],[8,"RESET_MODE_R",27879],[8,"RESET_MODE_W",27879],[8,"RX_FILTER_MODE_R",27879],[8,"RX_FILTER_MODE_W",27879],[8,"SELF_TEST_MODE_R",27879],[8,"SELF_TEST_MODE_W",27879],[8,"W",27906],[8,"R",27906],[8,"RX_ERR_CNT_R",27906],[5,"RX_ERR_CNT_SPEC",27906],[8,"RX_ERR_CNT_W",27906],[8,"R",27921],[8,"RX_MESSAGE_COUNTER_R",27921],[8,"R",27932],[8,"BUS_OFF_ST_R",27932],[8,"ERR_ST_R",27932],[8,"MISS_ST_R",27932],[8,"OVERRUN_ST_R",27932],[8,"RX_BUF_ST_R",27932],[8,"RX_ST_R",27932],[8,"TX_BUF_ST_R",27932],[8,"TX_COMPLETE_R",27932],[8,"TX_ST_R",27932],[8,"W",27959],[8,"R",27959],[8,"TX_ERR_CNT_R",27959],[5,"TX_ERR_CNT_SPEC",27959],[8,"TX_ERR_CNT_W",27959],[8,"AT_CMD_CHAR",27974],[8,"AT_CMD_GAPTOUT",27974],[8,"AT_CMD_POSTCNT",27974],[8,"AT_CMD_PRECNT",27974],[8,"AUTOBAUD",27974],[8,"CLKDIV",27974],[8,"CONF0",27974],[8,"CONF1",27974],[8,"DATE",27974],[8,"FIFO",27974],[8,"FLOW_CONF",27974],[8,"FSM_STATUS",27974],[8,"HIGHPULSE",27974],[8,"ID",27974],[8,"IDLE_CONF",27974],[8,"INT_CLR",27974],[8,"INT_ENA",27974],[8,"INT_RAW",27974],[8,"INT_ST",27974],[8,"LOWPULSE",27974],[8,"MEM_CONF",27974],[8,"MEM_RX_STATUS",27974],[8,"MEM_TX_STATUS",27974],[8,"NEGPULSE",27974],[8,"POSPULSE",27974],[8,"RS485_CONF",27974],[8,"RXD_CNT",27974],[8,"SLEEP_CONF",27974],[8,"STATUS",27974],[8,"SWFC_CONF0",27974],[8,"SWFC_CONF1",27974],[8,"R",28075],[8,"AT_CMD_CHAR_R",28075],[8,"W",28075],[5,"AT_CMD_CHAR_SPEC",28075],[8,"AT_CMD_CHAR_W",28075],[8,"CHAR_NUM_R",28075],[8,"CHAR_NUM_W",28075],[8,"W",28094],[8,"R",28094],[8,"RX_GAP_TOUT_R",28094],[5,"AT_CMD_GAPTOUT_SPEC",28094],[8,"RX_GAP_TOUT_W",28094],[8,"W",28109],[8,"R",28109],[8,"POST_IDLE_NUM_R",28109],[5,"AT_CMD_POSTCNT_SPEC",28109],[8,"POST_IDLE_NUM_W",28109],[8,"W",28124],[8,"R",28124],[8,"PRE_IDLE_NUM_R",28124],[5,"AT_CMD_PRECNT_SPEC",28124],[8,"PRE_IDLE_NUM_W",28124],[8,"W",28139],[8,"R",28139],[8,"EN_R",28139],[5,"AUTOBAUD_SPEC",28139],[8,"EN_W",28139],[8,"GLITCH_FILT_R",28139],[8,"GLITCH_FILT_W",28139],[8,"W",28158],[8,"R",28158],[8,"CLKDIV_R",28158],[5,"CLKDIV_SPEC",28158],[8,"CLKDIV_W",28158],[8,"FRAG_R",28158],[8,"FRAG_W",28158],[8,"R",28177],[8,"BIT_NUM_R",28177],[8,"W",28177],[5,"CONF0_SPEC",28177],[8,"BIT_NUM_W",28177],[8,"CLK_EN_R",28177],[8,"CLK_EN_W",28177],[8,"CTS_INV_R",28177],[8,"CTS_INV_W",28177],[8,"DSR_INV_R",28177],[8,"DSR_INV_W",28177],[8,"DTR_INV_R",28177],[8,"DTR_INV_W",28177],[8,"ERR_WR_MASK_R",28177],[8,"ERR_WR_MASK_W",28177],[8,"IRDA_DPLX_R",28177],[8,"IRDA_DPLX_W",28177],[8,"IRDA_EN_R",28177],[8,"IRDA_EN_W",28177],[8,"IRDA_RX_INV_R",28177],[8,"IRDA_RX_INV_W",28177],[8,"IRDA_TX_EN_R",28177],[8,"IRDA_TX_EN_W",28177],[8,"IRDA_TX_INV_R",28177],[8,"IRDA_TX_INV_W",28177],[8,"IRDA_WCTL_R",28177],[8,"IRDA_WCTL_W",28177],[8,"LOOPBACK_R",28177],[8,"LOOPBACK_W",28177],[8,"MEM_CLK_EN_R",28177],[8,"MEM_CLK_EN_W",28177],[8,"PARITY_R",28177],[8,"PARITY_W",28177],[8,"PARITY_EN_R",28177],[8,"PARITY_EN_W",28177],[8,"RTS_INV_R",28177],[8,"RTS_INV_W",28177],[8,"RXD_INV_R",28177],[8,"RXD_INV_W",28177],[8,"RXFIFO_RST_R",28177],[8,"RXFIFO_RST_W",28177],[8,"STOP_BIT_NUM_R",28177],[8,"STOP_BIT_NUM_W",28177],[8,"SW_DTR_R",28177],[8,"SW_DTR_W",28177],[8,"SW_RTS_R",28177],[8,"SW_RTS_W",28177],[8,"TICK_REF_ALWAYS_ON_R",28177],[8,"TICK_REF_ALWAYS_ON_W",28177],[8,"TX_FLOW_EN_R",28177],[8,"TX_FLOW_EN_W",28177],[8,"TXD_BRK_R",28177],[8,"TXD_BRK_W",28177],[8,"TXD_INV_R",28177],[8,"TXD_INV_W",28177],[8,"TXFIFO_RST_R",28177],[8,"TXFIFO_RST_W",28177],[8,"W",28296],[8,"R",28296],[8,"RX_FLOW_EN_R",28296],[5,"CONF1_SPEC",28296],[8,"RX_FLOW_EN_W",28296],[8,"RX_TOUT_EN_R",28296],[8,"RX_TOUT_EN_W",28296],[8,"RX_TOUT_FLOW_DIS_R",28296],[8,"RX_TOUT_FLOW_DIS_W",28296],[8,"RXFIFO_FULL_THRHD_R",28296],[8,"RXFIFO_FULL_THRHD_W",28296],[8,"TXFIFO_EMPTY_THRHD_R",28296],[8,"TXFIFO_EMPTY_THRHD_W",28296],[8,"W",28327],[8,"R",28327],[8,"DATE_R",28327],[5,"DATE_SPEC",28327],[8,"DATE_W",28327],[8,"W",28342],[8,"R",28342],[8,"RXFIFO_RD_BYTE_R",28342],[5,"FIFO_SPEC",28342],[8,"RXFIFO_RD_BYTE_W",28342],[8,"W",28357],[8,"R",28357],[8,"FORCE_XOFF_R",28357],[5,"FLOW_CONF_SPEC",28357],[8,"FORCE_XOFF_W",28357],[8,"FORCE_XON_R",28357],[8,"FORCE_XON_W",28357],[8,"SEND_XOFF_R",28357],[8,"SEND_XOFF_W",28357],[8,"SEND_XON_R",28357],[8,"SEND_XON_W",28357],[8,"SW_FLOW_CON_EN_R",28357],[8,"SW_FLOW_CON_EN_W",28357],[8,"XONOFF_DEL_R",28357],[8,"XONOFF_DEL_W",28357],[8,"R",28392],[8,"ST_URX_OUT_R",28392],[8,"ST_UTX_OUT_R",28392],[8,"R",28405],[8,"MIN_CNT_R",28405],[8,"W",28416],[8,"R",28416],[8,"ID_R",28416],[5,"ID_SPEC",28416],[8,"ID_W",28416],[8,"W",28431],[8,"R",28431],[8,"RX_IDLE_THRHD_R",28431],[5,"IDLE_CONF_SPEC",28431],[8,"RX_IDLE_THRHD_W",28431],[8,"TX_BRK_NUM_R",28431],[8,"TX_BRK_NUM_W",28431],[8,"TX_IDLE_NUM_R",28431],[8,"TX_IDLE_NUM_W",28431],[8,"W",28454],[5,"INT_CLR_SPEC",28454],[8,"AT_CMD_CHAR_DET_INT_CLR_W",28454],[8,"BRK_DET_INT_CLR_W",28454],[8,"CTS_CHG_INT_CLR_W",28454],[8,"DSR_CHG_INT_CLR_W",28454],[8,"FRM_ERR_INT_CLR_W",28454],[8,"GLITCH_DET_INT_CLR_W",28454],[8,"PARITY_ERR_INT_CLR_W",28454],[8,"RS485_CLASH_INT_CLR_W",28454],[8,"RS485_FRM_ERR_INT_CLR_W",28454],[8,"RS485_PARITY_ERR_INT_CLR_W",28454],[8,"RXFIFO_FULL_INT_CLR_W",28454],[8,"RXFIFO_OVF_INT_CLR_W",28454],[8,"RXFIFO_TOUT_INT_CLR_W",28454],[8,"SW_XOFF_INT_CLR_W",28454],[8,"SW_XON_INT_CLR_W",28454],[8,"TX_BRK_DONE_INT_CLR_W",28454],[8,"TX_BRK_IDLE_DONE_INT_CLR_W",28454],[8,"TX_DONE_INT_CLR_W",28454],[8,"TXFIFO_EMPTY_INT_CLR_W",28454],[8,"WAKEUP_INT_CLR_W",28454],[8,"R",28504],[8,"AT_CMD_CHAR_DET_INT_ENA_R",28504],[8,"W",28504],[5,"INT_ENA_SPEC",28504],[8,"AT_CMD_CHAR_DET_INT_ENA_W",28504],[8,"BRK_DET_INT_ENA_R",28504],[8,"BRK_DET_INT_ENA_W",28504],[8,"CTS_CHG_INT_ENA_R",28504],[8,"CTS_CHG_INT_ENA_W",28504],[8,"DSR_CHG_INT_ENA_R",28504],[8,"DSR_CHG_INT_ENA_W",28504],[8,"FRM_ERR_INT_ENA_R",28504],[8,"FRM_ERR_INT_ENA_W",28504],[8,"GLITCH_DET_INT_ENA_R",28504],[8,"GLITCH_DET_INT_ENA_W",28504],[8,"PARITY_ERR_INT_ENA_R",28504],[8,"PARITY_ERR_INT_ENA_W",28504],[8,"RS485_CLASH_INT_ENA_R",28504],[8,"RS485_CLASH_INT_ENA_W",28504],[8,"RS485_FRM_ERR_INT_ENA_R",28504],[8,"RS485_FRM_ERR_INT_ENA_W",28504],[8,"RS485_PARITY_ERR_INT_ENA_R",28504],[8,"RS485_PARITY_ERR_INT_ENA_W",28504],[8,"RXFIFO_FULL_INT_ENA_R",28504],[8,"RXFIFO_FULL_INT_ENA_W",28504],[8,"RXFIFO_OVF_INT_ENA_R",28504],[8,"RXFIFO_OVF_INT_ENA_W",28504],[8,"RXFIFO_TOUT_INT_ENA_R",28504],[8,"RXFIFO_TOUT_INT_ENA_W",28504],[8,"SW_XOFF_INT_ENA_R",28504],[8,"SW_XOFF_INT_ENA_W",28504],[8,"SW_XON_INT_ENA_R",28504],[8,"SW_XON_INT_ENA_W",28504],[8,"TX_BRK_DONE_INT_ENA_R",28504],[8,"TX_BRK_DONE_INT_ENA_W",28504],[8,"TX_BRK_IDLE_DONE_INT_ENA_R",28504],[8,"TX_BRK_IDLE_DONE_INT_ENA_W",28504],[8,"TX_DONE_INT_ENA_R",28504],[8,"TX_DONE_INT_ENA_W",28504],[8,"TXFIFO_EMPTY_INT_ENA_R",28504],[8,"TXFIFO_EMPTY_INT_ENA_W",28504],[8,"WAKEUP_INT_ENA_R",28504],[8,"WAKEUP_INT_ENA_W",28504],[8,"R",28595],[8,"AT_CMD_CHAR_DET_INT_RAW_R",28595],[8,"BRK_DET_INT_RAW_R",28595],[8,"CTS_CHG_INT_RAW_R",28595],[8,"DSR_CHG_INT_RAW_R",28595],[8,"FRM_ERR_INT_RAW_R",28595],[8,"GLITCH_DET_INT_RAW_R",28595],[8,"PARITY_ERR_INT_RAW_R",28595],[8,"RS485_CLASH_INT_RAW_R",28595],[8,"RS485_FRM_ERR_INT_RAW_R",28595],[8,"RS485_PARITY_ERR_INT_RAW_R",28595],[8,"RXFIFO_FULL_INT_RAW_R",28595],[8,"RXFIFO_OVF_INT_RAW_R",28595],[8,"RXFIFO_TOUT_INT_RAW_R",28595],[8,"SW_XOFF_INT_RAW_R",28595],[8,"SW_XON_INT_RAW_R",28595],[8,"TX_BRK_DONE_INT_RAW_R",28595],[8,"TX_BRK_IDLE_DONE_INT_RAW_R",28595],[8,"TX_DONE_INT_RAW_R",28595],[8,"TXFIFO_EMPTY_INT_RAW_R",28595],[8,"WAKEUP_INT_RAW_R",28595],[8,"R",28644],[8,"AT_CMD_CHAR_DET_INT_ST_R",28644],[8,"BRK_DET_INT_ST_R",28644],[8,"CTS_CHG_INT_ST_R",28644],[8,"DSR_CHG_INT_ST_R",28644],[8,"FRM_ERR_INT_ST_R",28644],[8,"GLITCH_DET_INT_ST_R",28644],[8,"PARITY_ERR_INT_ST_R",28644],[8,"RS485_CLASH_INT_ST_R",28644],[8,"RS485_FRM_ERR_INT_ST_R",28644],[8,"RS485_PARITY_ERR_INT_ST_R",28644],[8,"RXFIFO_FULL_INT_ST_R",28644],[8,"RXFIFO_OVF_INT_ST_R",28644],[8,"RXFIFO_TOUT_INT_ST_R",28644],[8,"SW_XOFF_INT_ST_R",28644],[8,"SW_XON_INT_ST_R",28644],[8,"TX_BRK_DONE_INT_ST_R",28644],[8,"TX_BRK_IDLE_DONE_INT_ST_R",28644],[8,"TX_DONE_INT_ST_R",28644],[8,"TXFIFO_EMPTY_INT_ST_R",28644],[8,"WAKEUP_INT_ST_R",28644],[8,"R",28693],[8,"MIN_CNT_R",28693],[8,"W",28704],[8,"R",28704],[8,"MEM_FORCE_PD_R",28704],[5,"MEM_CONF_SPEC",28704],[8,"MEM_FORCE_PD_W",28704],[8,"MEM_FORCE_PU_R",28704],[8,"MEM_FORCE_PU_W",28704],[8,"RX_FLOW_THRHD_R",28704],[8,"RX_FLOW_THRHD_W",28704],[8,"RX_SIZE_R",28704],[8,"RX_SIZE_W",28704],[8,"RX_TOUT_THRHD_R",28704],[8,"RX_TOUT_THRHD_W",28704],[8,"TX_SIZE_R",28704],[8,"TX_SIZE_W",28704],[8,"R",28739],[8,"APB_RX_RADDR_R",28739],[8,"RX_WADDR_R",28739],[8,"R",28752],[8,"APB_TX_WADDR_R",28752],[8,"TX_RADDR_R",28752],[8,"R",28765],[8,"NEGEDGE_MIN_CNT_R",28765],[8,"R",28776],[8,"POSEDGE_MIN_CNT_R",28776],[8,"W",28787],[8,"R",28787],[8,"DL0_EN_R",28787],[5,"RS485_CONF_SPEC",28787],[8,"DL0_EN_W",28787],[8,"DL1_EN_R",28787],[8,"DL1_EN_W",28787],[8,"RS485_EN_R",28787],[8,"RS485_EN_W",28787],[8,"RS485_RX_DLY_NUM_R",28787],[8,"RS485_RX_DLY_NUM_W",28787],[8,"RS485_TX_DLY_NUM_R",28787],[8,"RS485_TX_DLY_NUM_W",28787],[8,"RS485RXBY_TX_EN_R",28787],[8,"RS485RXBY_TX_EN_W",28787],[8,"RS485TX_RX_EN_R",28787],[8,"RS485TX_RX_EN_W",28787],[8,"R",28826],[8,"RXD_EDGE_CNT_R",28826],[8,"R",28837],[8,"ACTIVE_THRESHOLD_R",28837],[8,"W",28837],[5,"SLEEP_CONF_SPEC",28837],[8,"ACTIVE_THRESHOLD_W",28837],[8,"R",28852],[8,"CTSN_R",28852],[8,"DSRN_R",28852],[8,"DTRN_R",28852],[8,"RTSN_R",28852],[8,"RXD_R",28852],[8,"RXFIFO_CNT_R",28852],[8,"TXD_R",28852],[8,"TXFIFO_CNT_R",28852],[8,"W",28877],[8,"R",28877],[8,"XOFF_CHAR_R",28877],[5,"SWFC_CONF0_SPEC",28877],[8,"XOFF_CHAR_W",28877],[8,"XOFF_THRESHOLD_R",28877],[8,"XOFF_THRESHOLD_W",28877],[8,"W",28896],[8,"R",28896],[8,"XON_CHAR_R",28896],[5,"SWFC_CONF1_SPEC",28896],[8,"XON_CHAR_W",28896],[8,"XON_THRESHOLD_R",28896],[8,"XON_THRESHOLD_W",28896],[8,"AHB_TEST",28915],[8,"CONF0",28915],[8,"CONF1",28915],[8,"DATE",28915],[8,"DMA_IN_DSCR",28915],[8,"DMA_IN_DSCR_BF0",28915],[8,"DMA_IN_ERR_EOF_DES_ADDR",28915],[8,"DMA_IN_LINK",28915],[8,"DMA_IN_POP",28915],[8,"DMA_IN_STATUS",28915],[8,"DMA_IN_SUC_EOF_DES_ADDR",28915],[8,"DMA_OUT_DSCR",28915],[8,"DMA_OUT_DSCR_BF0",28915],[8,"DMA_OUT_EOF_BFR_DES_ADDR",28915],[8,"DMA_OUT_EOF_DES_ADDR",28915],[8,"DMA_OUT_LINK",28915],[8,"DMA_OUT_PUSH",28915],[8,"DMA_OUT_STATUS",28915],[8,"ESC_CONF0",28915],[8,"ESC_CONF1",28915],[8,"ESC_CONF2",28915],[8,"ESC_CONF3",28915],[8,"ESCAPE_CONF",28915],[8,"HUNG_CONF",28915],[8,"INT_CLR",28915],[8,"INT_ENA",28915],[8,"INT_RAW",28915],[8,"INT_ST",28915],[8,"PKT_THRES",28915],[8,"Q0_WORD0",28915],[8,"Q0_WORD1",28915],[8,"Q1_WORD0",28915],[8,"Q1_WORD1",28915],[8,"Q2_WORD0",28915],[8,"Q2_WORD1",28915],[8,"Q3_WORD0",28915],[8,"Q3_WORD1",28915],[8,"Q4_WORD0",28915],[8,"Q4_WORD1",28915],[8,"Q5_WORD0",28915],[8,"Q5_WORD1",28915],[8,"Q6_WORD0",28915],[8,"Q6_WORD1",28915],[8,"QUICK_SENT",28915],[8,"RX_HEAD",28915],[8,"STATE0",28915],[8,"STATE1",28915],[8,"R",29064],[8,"AHB_TESTADDR_R",29064],[8,"W",29064],[5,"AHB_TEST_SPEC",29064],[8,"AHB_TESTADDR_W",29064],[8,"AHB_TESTMODE_R",29064],[8,"AHB_TESTMODE_W",29064],[8,"R",29083],[8,"AHBM_FIFO_RST_R",29083],[8,"W",29083],[5,"CONF0_SPEC",29083],[8,"AHBM_FIFO_RST_W",29083],[8,"AHBM_RST_R",29083],[8,"AHBM_RST_W",29083],[8,"CLK_EN_R",29083],[8,"CLK_EN_W",29083],[8,"CRC_REC_EN_R",29083],[8,"CRC_REC_EN_W",29083],[8,"ENCODE_CRC_EN_R",29083],[8,"ENCODE_CRC_EN_W",29083],[8,"HEAD_EN_R",29083],[8,"HEAD_EN_W",29083],[8,"IN_LOOP_TEST_R",29083],[8,"IN_LOOP_TEST_W",29083],[8,"IN_RST_R",29083],[8,"IN_RST_W",29083],[8,"INDSCR_BURST_EN_R",29083],[8,"INDSCR_BURST_EN_W",29083],[8,"LEN_EOF_EN_R",29083],[8,"LEN_EOF_EN_W",29083],[8,"MEM_TRANS_EN_R",29083],[8,"MEM_TRANS_EN_W",29083],[8,"OUT_AUTO_WRBACK_R",29083],[8,"OUT_AUTO_WRBACK_W",29083],[8,"OUT_EOF_MODE_R",29083],[8,"OUT_EOF_MODE_W",29083],[8,"OUT_LOOP_TEST_R",29083],[8,"OUT_LOOP_TEST_W",29083],[8,"OUT_NO_RESTART_CLR_R",29083],[8,"OUT_NO_RESTART_CLR_W",29083],[8,"OUT_RST_R",29083],[8,"OUT_RST_W",29083],[8,"OUTDSCR_BURST_EN_R",29083],[8,"OUTDSCR_BURST_EN_W",29083],[8,"SEPER_EN_R",29083],[8,"SEPER_EN_W",29083],[8,"UART0_CE_R",29083],[8,"UART0_CE_W",29083],[8,"UART1_CE_R",29083],[8,"UART1_CE_W",29083],[8,"UART_IDLE_EOF_EN_R",29083],[8,"UART_IDLE_EOF_EN_W",29083],[8,"UART_RX_BRK_EOF_EN_R",29083],[8,"UART_RX_BRK_EOF_EN_W",29083],[8,"W",29182],[8,"R",29182],[8,"CHECK_OWNER_R",29182],[5,"CONF1_SPEC",29182],[8,"CHECK_OWNER_W",29182],[8,"CHECK_SEQ_EN_R",29182],[8,"CHECK_SEQ_EN_W",29182],[8,"CHECK_SUM_EN_R",29182],[8,"CHECK_SUM_EN_W",29182],[8,"CRC_DISABLE_R",29182],[8,"CRC_DISABLE_W",29182],[8,"DMA_INFIFO_FULL_THRS_R",29182],[8,"DMA_INFIFO_FULL_THRS_W",29182],[8,"SAVE_HEAD_R",29182],[8,"SAVE_HEAD_W",29182],[8,"SW_START_R",29182],[8,"SW_START_W",29182],[8,"TX_ACK_NUM_RE_R",29182],[8,"TX_ACK_NUM_RE_W",29182],[8,"TX_CHECK_SUM_RE_R",29182],[8,"TX_CHECK_SUM_RE_W",29182],[8,"WAIT_SW_START_R",29182],[8,"WAIT_SW_START_W",29182],[8,"W",29233],[8,"R",29233],[8,"DATE_R",29233],[5,"DATE_SPEC",29233],[8,"DATE_W",29233],[8,"R",29248],[8,"INLINK_DSCR_R",29248],[8,"R",29259],[8,"INLINK_DSCR_BF0_R",29259],[8,"R",29270],[8,"IN_ERR_EOF_DES_ADDR_R",29270],[8,"W",29281],[8,"R",29281],[8,"INLINK_ADDR_R",29281],[5,"DMA_IN_LINK_SPEC",29281],[8,"INLINK_ADDR_W",29281],[8,"INLINK_AUTO_RET_R",29281],[8,"INLINK_AUTO_RET_W",29281],[8,"INLINK_PARK_R",29281],[8,"INLINK_RESTART_R",29281],[8,"INLINK_RESTART_W",29281],[8,"INLINK_START_R",29281],[8,"INLINK_START_W",29281],[8,"INLINK_STOP_R",29281],[8,"INLINK_STOP_W",29281],[8,"W",29314],[8,"R",29314],[8,"INFIFO_POP_R",29314],[5,"DMA_IN_POP_SPEC",29314],[8,"INFIFO_POP_W",29314],[8,"INFIFO_RDATA_R",29314],[8,"R",29331],[8,"IN_EMPTY_R",29331],[8,"IN_FULL_R",29331],[8,"RX_ERR_CAUSE_R",29331],[8,"R",29346],[8,"IN_SUC_EOF_DES_ADDR_R",29346],[8,"R",29357],[8,"OUTLINK_DSCR_R",29357],[8,"R",29368],[8,"OUTLINK_DSCR_BF0_R",29368],[8,"R",29379],[8,"OUT_EOF_BFR_DES_ADDR_R",29379],[8,"R",29390],[8,"OUT_EOF_DES_ADDR_R",29390],[8,"W",29401],[8,"R",29401],[8,"OUTLINK_ADDR_R",29401],[5,"DMA_OUT_LINK_SPEC",29401],[8,"OUTLINK_ADDR_W",29401],[8,"OUTLINK_PARK_R",29401],[8,"OUTLINK_RESTART_R",29401],[8,"OUTLINK_RESTART_W",29401],[8,"OUTLINK_START_R",29401],[8,"OUTLINK_START_W",29401],[8,"OUTLINK_STOP_R",29401],[8,"OUTLINK_STOP_W",29401],[8,"W",29430],[8,"R",29430],[8,"OUTFIFO_PUSH_R",29430],[5,"DMA_OUT_PUSH_SPEC",29430],[8,"OUTFIFO_PUSH_W",29430],[8,"OUTFIFO_WDATA_R",29430],[8,"OUTFIFO_WDATA_W",29430],[8,"R",29449],[8,"OUT_EMPTY_R",29449],[8,"OUT_FULL_R",29449],[8,"W",29462],[8,"R",29462],[8,"SEPER_CHAR_R",29462],[5,"ESC_CONF0_SPEC",29462],[8,"SEPER_CHAR_W",29462],[8,"SEPER_ESC_CHAR0_R",29462],[8,"SEPER_ESC_CHAR0_W",29462],[8,"SEPER_ESC_CHAR1_R",29462],[8,"SEPER_ESC_CHAR1_W",29462],[8,"W",29485],[8,"R",29485],[8,"ESC_SEQ0_R",29485],[5,"ESC_CONF1_SPEC",29485],[8,"ESC_SEQ0_W",29485],[8,"ESC_SEQ0_CHAR0_R",29485],[8,"ESC_SEQ0_CHAR0_W",29485],[8,"ESC_SEQ0_CHAR1_R",29485],[8,"ESC_SEQ0_CHAR1_W",29485],[8,"W",29508],[8,"R",29508],[8,"ESC_SEQ1_R",29508],[5,"ESC_CONF2_SPEC",29508],[8,"ESC_SEQ1_W",29508],[8,"ESC_SEQ1_CHAR0_R",29508],[8,"ESC_SEQ1_CHAR0_W",29508],[8,"ESC_SEQ1_CHAR1_R",29508],[8,"ESC_SEQ1_CHAR1_W",29508],[8,"W",29531],[8,"R",29531],[8,"ESC_SEQ2_R",29531],[5,"ESC_CONF3_SPEC",29531],[8,"ESC_SEQ2_W",29531],[8,"ESC_SEQ2_CHAR0_R",29531],[8,"ESC_SEQ2_CHAR0_W",29531],[8,"ESC_SEQ2_CHAR1_R",29531],[8,"ESC_SEQ2_CHAR1_W",29531],[8,"W",29554],[8,"R",29554],[8,"RX_11_ESC_EN_R",29554],[5,"ESCAPE_CONF_SPEC",29554],[8,"RX_11_ESC_EN_W",29554],[8,"RX_13_ESC_EN_R",29554],[8,"RX_13_ESC_EN_W",29554],[8,"RX_C0_ESC_EN_R",29554],[8,"RX_C0_ESC_EN_W",29554],[8,"RX_DB_ESC_EN_R",29554],[8,"RX_DB_ESC_EN_W",29554],[8,"TX_11_ESC_EN_R",29554],[8,"TX_11_ESC_EN_W",29554],[8,"TX_13_ESC_EN_R",29554],[8,"TX_13_ESC_EN_W",29554],[8,"TX_C0_ESC_EN_R",29554],[8,"TX_C0_ESC_EN_W",29554],[8,"TX_DB_ESC_EN_R",29554],[8,"TX_DB_ESC_EN_W",29554],[8,"W",29597],[8,"R",29597],[8,"RXFIFO_TIMEOUT_R",29597],[5,"HUNG_CONF_SPEC",29597],[8,"RXFIFO_TIMEOUT_W",29597],[8,"RXFIFO_TIMEOUT_ENA_R",29597],[8,"RXFIFO_TIMEOUT_ENA_W",29597],[8,"RXFIFO_TIMEOUT_SHIFT_R",29597],[8,"RXFIFO_TIMEOUT_SHIFT_W",29597],[8,"TXFIFO_TIMEOUT_R",29597],[8,"TXFIFO_TIMEOUT_W",29597],[8,"TXFIFO_TIMEOUT_ENA_R",29597],[8,"TXFIFO_TIMEOUT_ENA_W",29597],[8,"TXFIFO_TIMEOUT_SHIFT_R",29597],[8,"TXFIFO_TIMEOUT_SHIFT_W",29597],[8,"W",29632],[5,"INT_CLR_SPEC",29632],[8,"DMA_INFIFO_FULL_WM_INT_CLR_W",29632],[8,"IN_DONE_INT_CLR_W",29632],[8,"IN_DSCR_EMPTY_INT_CLR_W",29632],[8,"IN_DSCR_ERR_INT_CLR_W",29632],[8,"IN_ERR_EOF_INT_CLR_W",29632],[8,"IN_SUC_EOF_INT_CLR_W",29632],[8,"OUT_DONE_INT_CLR_W",29632],[8,"OUT_DSCR_ERR_INT_CLR_W",29632],[8,"OUT_EOF_INT_CLR_W",29632],[8,"OUT_TOTAL_EOF_INT_CLR_W",29632],[8,"OUTLINK_EOF_ERR_INT_CLR_W",29632],[8,"RX_HUNG_INT_CLR_W",29632],[8,"RX_START_INT_CLR_W",29632],[8,"SEND_A_REG_Q_INT_CLR_W",29632],[8,"SEND_S_REG_Q_INT_CLR_W",29632],[8,"TX_HUNG_INT_CLR_W",29632],[8,"TX_START_INT_CLR_W",29632],[8,"W",29676],[8,"R",29676],[8,"DMA_INFIFO_FULL_WM_INT_ENA_R",29676],[5,"INT_ENA_SPEC",29676],[8,"DMA_INFIFO_FULL_WM_INT_ENA_W",29676],[8,"IN_DONE_INT_ENA_R",29676],[8,"IN_DONE_INT_ENA_W",29676],[8,"IN_DSCR_EMPTY_INT_ENA_R",29676],[8,"IN_DSCR_EMPTY_INT_ENA_W",29676],[8,"IN_DSCR_ERR_INT_ENA_R",29676],[8,"IN_DSCR_ERR_INT_ENA_W",29676],[8,"IN_ERR_EOF_INT_ENA_R",29676],[8,"IN_ERR_EOF_INT_ENA_W",29676],[8,"IN_SUC_EOF_INT_ENA_R",29676],[8,"IN_SUC_EOF_INT_ENA_W",29676],[8,"OUT_DONE_INT_ENA_R",29676],[8,"OUT_DONE_INT_ENA_W",29676],[8,"OUT_DSCR_ERR_INT_ENA_R",29676],[8,"OUT_DSCR_ERR_INT_ENA_W",29676],[8,"OUT_EOF_INT_ENA_R",29676],[8,"OUT_EOF_INT_ENA_W",29676],[8,"OUT_TOTAL_EOF_INT_ENA_R",29676],[8,"OUT_TOTAL_EOF_INT_ENA_W",29676],[8,"OUTLINK_EOF_ERR_INT_ENA_R",29676],[8,"OUTLINK_EOF_ERR_INT_ENA_W",29676],[8,"RX_HUNG_INT_ENA_R",29676],[8,"RX_HUNG_INT_ENA_W",29676],[8,"RX_START_INT_ENA_R",29676],[8,"RX_START_INT_ENA_W",29676],[8,"SEND_A_REG_Q_INT_ENA_R",29676],[8,"SEND_A_REG_Q_INT_ENA_W",29676],[8,"SEND_S_REG_Q_INT_ENA_R",29676],[8,"SEND_S_REG_Q_INT_ENA_W",29676],[8,"TX_HUNG_INT_ENA_R",29676],[8,"TX_HUNG_INT_ENA_W",29676],[8,"TX_START_INT_ENA_R",29676],[8,"TX_START_INT_ENA_W",29676],[8,"R",29755],[8,"DMA_INFIFO_FULL_WM_INT_RAW_R",29755],[8,"IN_DONE_INT_RAW_R",29755],[8,"IN_DSCR_EMPTY_INT_RAW_R",29755],[8,"IN_DSCR_ERR_INT_RAW_R",29755],[8,"IN_ERR_EOF_INT_RAW_R",29755],[8,"IN_SUC_EOF_INT_RAW_R",29755],[8,"OUT_DONE_INT_RAW_R",29755],[8,"OUT_DSCR_ERR_INT_RAW_R",29755],[8,"OUT_EOF_INT_RAW_R",29755],[8,"OUT_TOTAL_EOF_INT_RAW_R",29755],[8,"OUTLINK_EOF_ERR_INT_RAW_R",29755],[8,"RX_HUNG_INT_RAW_R",29755],[8,"RX_START_INT_RAW_R",29755],[8,"SEND_A_REG_Q_INT_RAW_R",29755],[8,"SEND_S_REG_Q_INT_RAW_R",29755],[8,"TX_HUNG_INT_RAW_R",29755],[8,"TX_START_INT_RAW_R",29755],[8,"R",29798],[8,"DMA_INFIFO_FULL_WM_INT_ST_R",29798],[8,"IN_DONE_INT_ST_R",29798],[8,"IN_DSCR_EMPTY_INT_ST_R",29798],[8,"IN_DSCR_ERR_INT_ST_R",29798],[8,"IN_ERR_EOF_INT_ST_R",29798],[8,"IN_SUC_EOF_INT_ST_R",29798],[8,"OUT_DONE_INT_ST_R",29798],[8,"OUT_DSCR_ERR_INT_ST_R",29798],[8,"OUT_EOF_INT_ST_R",29798],[8,"OUT_TOTAL_EOF_INT_ST_R",29798],[8,"OUTLINK_EOF_ERR_INT_ST_R",29798],[8,"RX_HUNG_INT_ST_R",29798],[8,"RX_START_INT_ST_R",29798],[8,"SEND_A_REG_Q_INT_ST_R",29798],[8,"SEND_S_REG_Q_INT_ST_R",29798],[8,"TX_HUNG_INT_ST_R",29798],[8,"TX_START_INT_ST_R",29798],[8,"W",29841],[8,"R",29841],[8,"PKT_THRS_R",29841],[5,"PKT_THRES_SPEC",29841],[8,"PKT_THRS_W",29841],[8,"W",29856],[8,"R",29856],[8,"SEND_Q0_WORD0_R",29856],[5,"Q0_WORD0_SPEC",29856],[8,"SEND_Q0_WORD0_W",29856],[8,"W",29871],[8,"R",29871],[8,"SEND_Q0_WORD1_R",29871],[5,"Q0_WORD1_SPEC",29871],[8,"SEND_Q0_WORD1_W",29871],[8,"W",29886],[8,"R",29886],[8,"SEND_Q1_WORD0_R",29886],[5,"Q1_WORD0_SPEC",29886],[8,"SEND_Q1_WORD0_W",29886],[8,"W",29901],[8,"R",29901],[8,"SEND_Q1_WORD1_R",29901],[5,"Q1_WORD1_SPEC",29901],[8,"SEND_Q1_WORD1_W",29901],[8,"W",29916],[8,"R",29916],[8,"SEND_Q2_WORD0_R",29916],[5,"Q2_WORD0_SPEC",29916],[8,"SEND_Q2_WORD0_W",29916],[8,"W",29931],[8,"R",29931],[8,"SEND_Q2_WORD1_R",29931],[5,"Q2_WORD1_SPEC",29931],[8,"SEND_Q2_WORD1_W",29931],[8,"W",29946],[8,"R",29946],[8,"SEND_Q3_WORD0_R",29946],[5,"Q3_WORD0_SPEC",29946],[8,"SEND_Q3_WORD0_W",29946],[8,"W",29961],[8,"R",29961],[8,"SEND_Q3_WORD1_R",29961],[5,"Q3_WORD1_SPEC",29961],[8,"SEND_Q3_WORD1_W",29961],[8,"W",29976],[8,"R",29976],[8,"SEND_Q4_WORD0_R",29976],[5,"Q4_WORD0_SPEC",29976],[8,"SEND_Q4_WORD0_W",29976],[8,"W",29991],[8,"R",29991],[8,"SEND_Q4_WORD1_R",29991],[5,"Q4_WORD1_SPEC",29991],[8,"SEND_Q4_WORD1_W",29991],[8,"W",30006],[8,"R",30006],[8,"SEND_Q5_WORD0_R",30006],[5,"Q5_WORD0_SPEC",30006],[8,"SEND_Q5_WORD0_W",30006],[8,"W",30021],[8,"R",30021],[8,"SEND_Q5_WORD1_R",30021],[5,"Q5_WORD1_SPEC",30021],[8,"SEND_Q5_WORD1_W",30021],[8,"W",30036],[8,"R",30036],[8,"SEND_Q6_WORD0_R",30036],[5,"Q6_WORD0_SPEC",30036],[8,"SEND_Q6_WORD0_W",30036],[8,"W",30051],[8,"R",30051],[8,"SEND_Q6_WORD1_R",30051],[5,"Q6_WORD1_SPEC",30051],[8,"SEND_Q6_WORD1_W",30051],[8,"R",30066],[8,"ALWAYS_SEND_EN_R",30066],[8,"W",30066],[5,"QUICK_SENT_SPEC",30066],[8,"ALWAYS_SEND_EN_W",30066],[8,"ALWAYS_SEND_NUM_R",30066],[8,"ALWAYS_SEND_NUM_W",30066],[8,"SINGLE_SEND_EN_R",30066],[8,"SINGLE_SEND_EN_W",30066],[8,"SINGLE_SEND_NUM_R",30066],[8,"SINGLE_SEND_NUM_W",30066],[8,"R",30093],[8,"RX_HEAD_R",30093],[8,"R",30104],[8,"DECODE_STATE_R",30104],[8,"IN_DSCR_STATE_R",30104],[8,"IN_STATE_R",30104],[8,"INFIFO_CNT_DEBUG_R",30104],[8,"INLINK_DSCR_ADDR_R",30104],[8,"R",30123],[8,"ENCODE_STATE_R",30123],[8,"OUT_DSCR_STATE_R",30123],[8,"OUT_STATE_R",30123],[8,"OUTFIFO_CNT_R",30123],[8,"OUTLINK_DSCR_ADDR_R",30123],[8,"DAINT",30142],[8,"DAINTMSK",30142],[8,"DCFG",30142],[8,"DCTL",30142],[8,"DIEPCTL0",30142],[8,"DIEPCTL1",30142],[8,"DIEPCTL2",30142],[8,"DIEPCTL3",30142],[8,"DIEPCTL4",30142],[8,"DIEPCTL5",30142],[8,"DIEPCTL6",30142],[8,"DIEPDMA0",30142],[8,"DIEPDMA1",30142],[8,"DIEPDMA2",30142],[8,"DIEPDMA3",30142],[8,"DIEPDMA4",30142],[8,"DIEPDMA5",30142],[8,"DIEPDMA6",30142],[8,"DIEPDMAB0",30142],[8,"DIEPDMAB1",30142],[8,"DIEPDMAB2",30142],[8,"DIEPDMAB3",30142],[8,"DIEPDMAB4",30142],[8,"DIEPDMAB5",30142],[8,"DIEPDMAB6",30142],[8,"DIEPEMPMSK",30142],[8,"DIEPINT0",30142],[8,"DIEPINT1",30142],[8,"DIEPINT2",30142],[8,"DIEPINT3",30142],[8,"DIEPINT4",30142],[8,"DIEPINT5",30142],[8,"DIEPINT6",30142],[8,"DIEPMSK",30142],[8,"DIEPTSIZ0",30142],[8,"DIEPTSIZ1",30142],[8,"DIEPTSIZ2",30142],[8,"DIEPTSIZ3",30142],[8,"DIEPTSIZ4",30142],[8,"DIEPTSIZ5",30142],[8,"DIEPTSIZ6",30142],[8,"DIEPTXF1",30142],[8,"DIEPTXF2",30142],[8,"DIEPTXF3",30142],[8,"DIEPTXF4",30142],[8,"DOEPCTL0",30142],[8,"DOEPCTL1",30142],[8,"DOEPCTL2",30142],[8,"DOEPCTL3",30142],[8,"DOEPCTL4",30142],[8,"DOEPCTL5",30142],[8,"DOEPCTL6",30142],[8,"DOEPDMA0",30142],[8,"DOEPDMA1",30142],[8,"DOEPDMA2",30142],[8,"DOEPDMA3",30142],[8,"DOEPDMA4",30142],[8,"DOEPDMA5",30142],[8,"DOEPDMA6",30142],[8,"DOEPDMAB0",30142],[8,"DOEPDMAB1",30142],[8,"DOEPDMAB2",30142],[8,"DOEPDMAB3",30142],[8,"DOEPDMAB4",30142],[8,"DOEPDMAB5",30142],[8,"DOEPDMAB6",30142],[8,"DOEPINT0",30142],[8,"DOEPINT1",30142],[8,"DOEPINT2",30142],[8,"DOEPINT3",30142],[8,"DOEPINT4",30142],[8,"DOEPINT5",30142],[8,"DOEPINT6",30142],[8,"DOEPMSK",30142],[8,"DOEPTSIZ0",30142],[8,"DOEPTSIZ1",30142],[8,"DOEPTSIZ2",30142],[8,"DOEPTSIZ3",30142],[8,"DOEPTSIZ4",30142],[8,"DOEPTSIZ5",30142],[8,"DOEPTSIZ6",30142],[8,"DSTS",30142],[8,"DTHRCTL",30142],[8,"DTXFSTS0",30142],[8,"DTXFSTS1",30142],[8,"DTXFSTS2",30142],[8,"DTXFSTS3",30142],[8,"DTXFSTS4",30142],[8,"DTXFSTS5",30142],[8,"DTXFSTS6",30142],[8,"DVBUSDIS",30142],[8,"DVBUSPULSE",30142],[8,"GAHBCFG",30142],[8,"GDFIFOCFG",30142],[8,"GHWCFG1",30142],[8,"GHWCFG2",30142],[8,"GHWCFG3",30142],[8,"GHWCFG4",30142],[8,"GINTMSK",30142],[8,"GINTSTS",30142],[8,"GNPTXFSIZ",30142],[8,"GNPTXSTS",30142],[8,"GOTGCTL",30142],[8,"GOTGINT",30142],[8,"GRSTCTL",30142],[8,"GRXFSIZ",30142],[8,"GRXSTSP",30142],[8,"GRXSTSR",30142],[8,"GSNPSID",30142],[8,"GUSBCFG",30142],[8,"HAINT",30142],[8,"HAINTMSK",30142],[8,"HCCHAR0",30142],[8,"HCCHAR1",30142],[8,"HCCHAR2",30142],[8,"HCCHAR3",30142],[8,"HCCHAR4",30142],[8,"HCCHAR5",30142],[8,"HCCHAR6",30142],[8,"HCCHAR7",30142],[8,"HCDMA0",30142],[8,"HCDMA1",30142],[8,"HCDMA2",30142],[8,"HCDMA3",30142],[8,"HCDMA4",30142],[8,"HCDMA5",30142],[8,"HCDMA6",30142],[8,"HCDMA7",30142],[8,"HCDMAB0",30142],[8,"HCDMAB1",30142],[8,"HCDMAB2",30142],[8,"HCDMAB3",30142],[8,"HCDMAB4",30142],[8,"HCDMAB5",30142],[8,"HCDMAB6",30142],[8,"HCDMAB7",30142],[8,"HCFG",30142],[8,"HCINT0",30142],[8,"HCINT1",30142],[8,"HCINT2",30142],[8,"HCINT3",30142],[8,"HCINT4",30142],[8,"HCINT5",30142],[8,"HCINT6",30142],[8,"HCINT7",30142],[8,"HCINTMSK0",30142],[8,"HCINTMSK1",30142],[8,"HCINTMSK2",30142],[8,"HCINTMSK3",30142],[8,"HCINTMSK4",30142],[8,"HCINTMSK5",30142],[8,"HCINTMSK6",30142],[8,"HCINTMSK7",30142],[8,"HCTSIZ0",30142],[8,"HCTSIZ1",30142],[8,"HCTSIZ2",30142],[8,"HCTSIZ3",30142],[8,"HCTSIZ4",30142],[8,"HCTSIZ5",30142],[8,"HCTSIZ6",30142],[8,"HCTSIZ7",30142],[8,"HFIR",30142],[8,"HFLBADDR",30142],[8,"HFNUM",30142],[8,"HPRT",30142],[8,"HPTXFSIZ",30142],[8,"HPTXSTS",30142],[8,"PCGCCTL",30142],[8,"R",30654],[8,"INEPINT0_R",30654],[8,"INEPINT1_R",30654],[8,"INEPINT2_R",30654],[8,"INEPINT3_R",30654],[8,"INEPINT4_R",30654],[8,"INEPINT5_R",30654],[8,"INEPINT6_R",30654],[8,"OUTEPINT0_R",30654],[8,"OUTEPINT1_R",30654],[8,"OUTEPINT2_R",30654],[8,"OUTEPINT3_R",30654],[8,"OUTEPINT4_R",30654],[8,"OUTEPINT5_R",30654],[8,"OUTEPINT6_R",30654],[8,"W",30691],[8,"R",30691],[8,"INEPMSK0_R",30691],[5,"DAINTMSK_SPEC",30691],[8,"INEPMSK0_W",30691],[8,"INEPMSK1_R",30691],[8,"INEPMSK1_W",30691],[8,"INEPMSK2_R",30691],[8,"INEPMSK2_W",30691],[8,"INEPMSK3_R",30691],[8,"INEPMSK3_W",30691],[8,"INEPMSK4_R",30691],[8,"INEPMSK4_W",30691],[8,"INEPMSK5_R",30691],[8,"INEPMSK5_W",30691],[8,"INEPMSK6_R",30691],[8,"INEPMSK6_W",30691],[8,"OUTEPMSK0_R",30691],[8,"OUTEPMSK0_W",30691],[8,"OUTEPMSK1_R",30691],[8,"OUTEPMSK1_W",30691],[8,"OUTEPMSK2_R",30691],[8,"OUTEPMSK2_W",30691],[8,"OUTEPMSK3_R",30691],[8,"OUTEPMSK3_W",30691],[8,"OUTEPMSK4_R",30691],[8,"OUTEPMSK4_W",30691],[8,"OUTEPMSK5_R",30691],[8,"OUTEPMSK5_W",30691],[8,"OUTEPMSK6_R",30691],[8,"OUTEPMSK6_W",30691],[8,"W",30758],[8,"R",30758],[8,"DESCDMA_R",30758],[5,"DCFG_SPEC",30758],[8,"DESCDMA_W",30758],[8,"DEVADDR_R",30758],[8,"DEVADDR_W",30758],[8,"ENA32KHZSUSP_R",30758],[8,"ENA32KHZSUSP_W",30758],[8,"ENDEVOUTNAK_R",30758],[8,"ENDEVOUTNAK_W",30758],[8,"EPMISCNT_R",30758],[8,"EPMISCNT_W",30758],[8,"ERRATICINTMSK_R",30758],[8,"ERRATICINTMSK_W",30758],[8,"NZSTSOUTHSHK_R",30758],[8,"NZSTSOUTHSHK_W",30758],[8,"PERFRLINT_R",30758],[8,"PERFRLINT_W",30758],[8,"PERSCHINTVL_R",30758],[8,"PERSCHINTVL_W",30758],[8,"RESVALID_R",30758],[8,"RESVALID_W",30758],[8,"XCVRDLY_R",30758],[8,"XCVRDLY_W",30758],[8,"W",30813],[5,"DCTL_SPEC",30813],[8,"CGNPINNAK_W",30813],[8,"CGOUTNAK_W",30813],[8,"R",30813],[8,"DEEPSLEEPBESLREJECT_R",30813],[8,"DEEPSLEEPBESLREJECT_W",30813],[8,"ENCOUNTONBNA_R",30813],[8,"ENCOUNTONBNA_W",30813],[8,"GMC_R",30813],[8,"GMC_W",30813],[8,"GNPINNAKSTS_R",30813],[8,"GOUTNAKSTS_R",30813],[8,"IGNRFRMNUM_R",30813],[8,"IGNRFRMNUM_W",30813],[8,"NAKONBBLE_R",30813],[8,"NAKONBBLE_W",30813],[8,"PWRONPRGDONE_R",30813],[8,"PWRONPRGDONE_W",30813],[8,"RMTWKUPSIG_R",30813],[8,"RMTWKUPSIG_W",30813],[8,"SFTDISCON_R",30813],[8,"SFTDISCON_W",30813],[8,"SGNPINNAK_W",30813],[8,"SGOUTNAK_W",30813],[8,"TSTCTL_R",30813],[8,"TSTCTL_W",30813],[8,"W",30872],[5,"DIEPCTL0_SPEC",30872],[8,"D_CNAK0_W",30872],[8,"R",30872],[8,"D_EPDIS0_R",30872],[8,"D_EPDIS0_W",30872],[8,"D_EPENA0_R",30872],[8,"D_EPENA0_W",30872],[8,"D_EPTYPE0_R",30872],[8,"D_MPS0_R",30872],[8,"D_MPS0_W",30872],[8,"D_NAKSTS0_R",30872],[8,"D_STALL0_R",30872],[8,"D_STALL0_W",30872],[8,"D_TXFNUM0_R",30872],[8,"D_TXFNUM0_W",30872],[8,"D_USBACTEP0_R",30872],[8,"DI_SNAK0_W",30872],[8,"W",30913],[5,"DIEPCTL1_SPEC",30913],[8,"D_CNAK1_W",30913],[8,"R",30913],[8,"D_EPDIS1_R",30913],[8,"D_EPDIS1_W",30913],[8,"D_EPENA1_R",30913],[8,"D_EPENA1_W",30913],[8,"D_EPTYPE1_R",30913],[8,"D_MPS1_R",30913],[8,"D_MPS1_W",30913],[8,"D_NAKSTS1_R",30913],[8,"D_STALL1_R",30913],[8,"D_STALL1_W",30913],[8,"D_TXFNUM1_R",30913],[8,"D_TXFNUM1_W",30913],[8,"D_USBACTEP1_R",30913],[8,"DI_SETD0PID1_W",30913],[8,"DI_SETD1PID1_W",30913],[8,"DI_SNAK1_W",30913],[8,"W",30958],[5,"DIEPCTL2_SPEC",30958],[8,"D_CNAK2_W",30958],[8,"R",30958],[8,"D_EPDIS2_R",30958],[8,"D_EPDIS2_W",30958],[8,"D_EPENA2_R",30958],[8,"D_EPENA2_W",30958],[8,"D_EPTYPE2_R",30958],[8,"D_MPS2_R",30958],[8,"D_MPS2_W",30958],[8,"D_NAKSTS2_R",30958],[8,"D_STALL2_R",30958],[8,"D_STALL2_W",30958],[8,"D_TXFNUM2_R",30958],[8,"D_TXFNUM2_W",30958],[8,"D_USBACTEP2_R",30958],[8,"DI_SETD0PID2_W",30958],[8,"DI_SETD1PID2_W",30958],[8,"DI_SNAK2_W",30958],[8,"W",31003],[5,"DIEPCTL3_SPEC",31003],[8,"DI_CNAK3_W",31003],[8,"R",31003],[8,"DI_EPDIS3_R",31003],[8,"DI_EPDIS3_W",31003],[8,"DI_EPENA3_R",31003],[8,"DI_EPENA3_W",31003],[8,"DI_EPTYPE3_R",31003],[8,"DI_MPS3_R",31003],[8,"DI_MPS3_W",31003],[8,"DI_NAKSTS3_R",31003],[8,"DI_SETD0PID3_W",31003],[8,"DI_SETD1PID3_W",31003],[8,"DI_SNAK3_W",31003],[8,"DI_STALL3_R",31003],[8,"DI_STALL3_W",31003],[8,"DI_TXFNUM3_R",31003],[8,"DI_TXFNUM3_W",31003],[8,"DI_USBACTEP3_R",31003],[8,"W",31048],[5,"DIEPCTL4_SPEC",31048],[8,"D_CNAK4_W",31048],[8,"R",31048],[8,"D_EPDIS4_R",31048],[8,"D_EPDIS4_W",31048],[8,"D_EPENA4_R",31048],[8,"D_EPENA4_W",31048],[8,"D_EPTYPE4_R",31048],[8,"D_MPS4_R",31048],[8,"D_MPS4_W",31048],[8,"D_NAKSTS4_R",31048],[8,"D_STALL4_R",31048],[8,"D_STALL4_W",31048],[8,"D_TXFNUM4_R",31048],[8,"D_TXFNUM4_W",31048],[8,"D_USBACTEP4_R",31048],[8,"DI_SETD0PID4_W",31048],[8,"DI_SETD1PID4_W",31048],[8,"DI_SNAK4_W",31048],[8,"W",31093],[5,"DIEPCTL5_SPEC",31093],[8,"DI_CNAK5_W",31093],[8,"R",31093],[8,"DI_EPDIS5_R",31093],[8,"DI_EPDIS5_W",31093],[8,"DI_EPENA5_R",31093],[8,"DI_EPENA5_W",31093],[8,"DI_EPTYPE5_R",31093],[8,"DI_MPS5_R",31093],[8,"DI_MPS5_W",31093],[8,"DI_NAKSTS5_R",31093],[8,"DI_SETD0PID5_W",31093],[8,"DI_SETD1PID5_W",31093],[8,"DI_SNAK5_W",31093],[8,"DI_STALL5_R",31093],[8,"DI_STALL5_W",31093],[8,"DI_TXFNUM5_R",31093],[8,"DI_TXFNUM5_W",31093],[8,"DI_USBACTEP5_R",31093],[8,"W",31138],[5,"DIEPCTL6_SPEC",31138],[8,"D_CNAK6_W",31138],[8,"R",31138],[8,"D_EPDIS6_R",31138],[8,"D_EPDIS6_W",31138],[8,"D_EPENA6_R",31138],[8,"D_EPENA6_W",31138],[8,"D_EPTYPE6_R",31138],[8,"D_MPS6_R",31138],[8,"D_MPS6_W",31138],[8,"D_NAKSTS6_R",31138],[8,"D_STALL6_R",31138],[8,"D_STALL6_W",31138],[8,"D_TXFNUM6_R",31138],[8,"D_TXFNUM6_W",31138],[8,"D_USBACTEP6_R",31138],[8,"DI_SETD0PID6_W",31138],[8,"DI_SETD1PID6_W",31138],[8,"DI_SNAK6_W",31138],[8,"W",31183],[8,"R",31183],[8,"D_DMAADDR0_R",31183],[5,"DIEPDMA0_SPEC",31183],[8,"D_DMAADDR0_W",31183],[8,"W",31198],[8,"R",31198],[8,"D_DMAADDR1_R",31198],[5,"DIEPDMA1_SPEC",31198],[8,"D_DMAADDR1_W",31198],[8,"W",31213],[8,"R",31213],[8,"D_DMAADDR2_R",31213],[5,"DIEPDMA2_SPEC",31213],[8,"D_DMAADDR2_W",31213],[8,"W",31228],[8,"R",31228],[8,"D_DMAADDR3_R",31228],[5,"DIEPDMA3_SPEC",31228],[8,"D_DMAADDR3_W",31228],[8,"W",31243],[8,"R",31243],[8,"D_DMAADDR4_R",31243],[5,"DIEPDMA4_SPEC",31243],[8,"D_DMAADDR4_W",31243],[8,"W",31258],[8,"R",31258],[8,"D_DMAADDR5_R",31258],[5,"DIEPDMA5_SPEC",31258],[8,"D_DMAADDR5_W",31258],[8,"W",31273],[8,"R",31273],[8,"D_DMAADDR6_R",31273],[5,"DIEPDMA6_SPEC",31273],[8,"D_DMAADDR6_W",31273],[8,"R",31288],[8,"D_DMABUFFERADDR0_R",31288],[8,"R",31299],[8,"D_DMABUFFERADDR1_R",31299],[8,"R",31310],[8,"D_DMABUFFERADDR2_R",31310],[8,"R",31321],[8,"D_DMABUFFERADDR3_R",31321],[8,"R",31332],[8,"D_DMABUFFERADDR4_R",31332],[8,"R",31343],[8,"D_DMABUFFERADDR5_R",31343],[8,"R",31354],[8,"D_DMABUFFERADDR6_R",31354],[8,"W",31365],[8,"R",31365],[8,"D_INEPTXFEMPMSK_R",31365],[5,"DIEPEMPMSK_SPEC",31365],[8,"D_INEPTXFEMPMSK_W",31365],[8,"W",31380],[8,"R",31380],[8,"D_AHBERR0_R",31380],[5,"DIEPINT0_SPEC",31380],[8,"D_AHBERR0_W",31380],[8,"D_BBLEERR0_R",31380],[8,"D_BBLEERR0_W",31380],[8,"D_BNAINTR0_R",31380],[8,"D_BNAINTR0_W",31380],[8,"D_EPDISBLD0_R",31380],[8,"D_EPDISBLD0_W",31380],[8,"D_INEPNAKEFF0_R",31380],[8,"D_INEPNAKEFF0_W",31380],[8,"D_INTKNEPMIS0_R",31380],[8,"D_INTKNEPMIS0_W",31380],[8,"D_INTKNTXFEMP0_R",31380],[8,"D_INTKNTXFEMP0_W",31380],[8,"D_NAKINTRPT0_R",31380],[8,"D_NAKINTRPT0_W",31380],[8,"D_NYETINTRPT0_R",31380],[8,"D_NYETINTRPT0_W",31380],[8,"D_PKTDRPSTS0_R",31380],[8,"D_PKTDRPSTS0_W",31380],[8,"D_TIMEOUT0_R",31380],[8,"D_TIMEOUT0_W",31380],[8,"D_TXFEMP0_R",31380],[8,"D_TXFIFOUNDRN0_R",31380],[8,"D_TXFIFOUNDRN0_W",31380],[8,"D_XFERCOMPL0_R",31380],[8,"D_XFERCOMPL0_W",31380],[8,"W",31445],[8,"R",31445],[8,"D_AHBERR1_R",31445],[5,"DIEPINT1_SPEC",31445],[8,"D_AHBERR1_W",31445],[8,"D_BBLEERR1_R",31445],[8,"D_BBLEERR1_W",31445],[8,"D_BNAINTR1_R",31445],[8,"D_BNAINTR1_W",31445],[8,"D_EPDISBLD1_R",31445],[8,"D_EPDISBLD1_W",31445],[8,"D_INEPNAKEFF1_R",31445],[8,"D_INEPNAKEFF1_W",31445],[8,"D_INTKNEPMIS1_R",31445],[8,"D_INTKNEPMIS1_W",31445],[8,"D_INTKNTXFEMP1_R",31445],[8,"D_INTKNTXFEMP1_W",31445],[8,"D_NAKINTRPT1_R",31445],[8,"D_NAKINTRPT1_W",31445],[8,"D_NYETINTRPT1_R",31445],[8,"D_NYETINTRPT1_W",31445],[8,"D_PKTDRPSTS1_R",31445],[8,"D_PKTDRPSTS1_W",31445],[8,"D_TIMEOUT1_R",31445],[8,"D_TIMEOUT1_W",31445],[8,"D_TXFEMP1_R",31445],[8,"D_TXFIFOUNDRN1_R",31445],[8,"D_TXFIFOUNDRN1_W",31445],[8,"D_XFERCOMPL1_R",31445],[8,"D_XFERCOMPL1_W",31445],[8,"W",31510],[8,"R",31510],[8,"D_AHBERR2_R",31510],[5,"DIEPINT2_SPEC",31510],[8,"D_AHBERR2_W",31510],[8,"D_BBLEERR2_R",31510],[8,"D_BBLEERR2_W",31510],[8,"D_BNAINTR2_R",31510],[8,"D_BNAINTR2_W",31510],[8,"D_EPDISBLD2_R",31510],[8,"D_EPDISBLD2_W",31510],[8,"D_INEPNAKEFF2_R",31510],[8,"D_INEPNAKEFF2_W",31510],[8,"D_INTKNEPMIS2_R",31510],[8,"D_INTKNEPMIS2_W",31510],[8,"D_INTKNTXFEMP2_R",31510],[8,"D_INTKNTXFEMP2_W",31510],[8,"D_NAKINTRPT2_R",31510],[8,"D_NAKINTRPT2_W",31510],[8,"D_NYETINTRPT2_R",31510],[8,"D_NYETINTRPT2_W",31510],[8,"D_PKTDRPSTS2_R",31510],[8,"D_PKTDRPSTS2_W",31510],[8,"D_TIMEOUT2_R",31510],[8,"D_TIMEOUT2_W",31510],[8,"D_TXFEMP2_R",31510],[8,"D_TXFIFOUNDRN2_R",31510],[8,"D_TXFIFOUNDRN2_W",31510],[8,"D_XFERCOMPL2_R",31510],[8,"D_XFERCOMPL2_W",31510],[8,"W",31575],[8,"R",31575],[8,"D_AHBERR3_R",31575],[5,"DIEPINT3_SPEC",31575],[8,"D_AHBERR3_W",31575],[8,"D_BBLEERR3_R",31575],[8,"D_BBLEERR3_W",31575],[8,"D_BNAINTR3_R",31575],[8,"D_BNAINTR3_W",31575],[8,"D_EPDISBLD3_R",31575],[8,"D_EPDISBLD3_W",31575],[8,"D_INEPNAKEFF3_R",31575],[8,"D_INEPNAKEFF3_W",31575],[8,"D_INTKNEPMIS3_R",31575],[8,"D_INTKNEPMIS3_W",31575],[8,"D_INTKNTXFEMP3_R",31575],[8,"D_INTKNTXFEMP3_W",31575],[8,"D_NAKINTRPT3_R",31575],[8,"D_NAKINTRPT3_W",31575],[8,"D_NYETINTRPT3_R",31575],[8,"D_NYETINTRPT3_W",31575],[8,"D_PKTDRPSTS3_R",31575],[8,"D_PKTDRPSTS3_W",31575],[8,"D_TIMEOUT3_R",31575],[8,"D_TIMEOUT3_W",31575],[8,"D_TXFEMP3_R",31575],[8,"D_TXFIFOUNDRN3_R",31575],[8,"D_TXFIFOUNDRN3_W",31575],[8,"D_XFERCOMPL3_R",31575],[8,"D_XFERCOMPL3_W",31575],[8,"W",31640],[8,"R",31640],[8,"D_AHBERR4_R",31640],[5,"DIEPINT4_SPEC",31640],[8,"D_AHBERR4_W",31640],[8,"D_BBLEERR4_R",31640],[8,"D_BBLEERR4_W",31640],[8,"D_BNAINTR4_R",31640],[8,"D_BNAINTR4_W",31640],[8,"D_EPDISBLD4_R",31640],[8,"D_EPDISBLD4_W",31640],[8,"D_INEPNAKEFF4_R",31640],[8,"D_INEPNAKEFF4_W",31640],[8,"D_INTKNEPMIS4_R",31640],[8,"D_INTKNEPMIS4_W",31640],[8,"D_INTKNTXFEMP4_R",31640],[8,"D_INTKNTXFEMP4_W",31640],[8,"D_NAKINTRPT4_R",31640],[8,"D_NAKINTRPT4_W",31640],[8,"D_NYETINTRPT4_R",31640],[8,"D_NYETINTRPT4_W",31640],[8,"D_PKTDRPSTS4_R",31640],[8,"D_PKTDRPSTS4_W",31640],[8,"D_TIMEOUT4_R",31640],[8,"D_TIMEOUT4_W",31640],[8,"D_TXFEMP4_R",31640],[8,"D_TXFIFOUNDRN4_R",31640],[8,"D_TXFIFOUNDRN4_W",31640],[8,"D_XFERCOMPL4_R",31640],[8,"D_XFERCOMPL4_W",31640],[8,"W",31705],[8,"R",31705],[8,"D_AHBERR5_R",31705],[5,"DIEPINT5_SPEC",31705],[8,"D_AHBERR5_W",31705],[8,"D_BBLEERR5_R",31705],[8,"D_BBLEERR5_W",31705],[8,"D_BNAINTR5_R",31705],[8,"D_BNAINTR5_W",31705],[8,"D_EPDISBLD5_R",31705],[8,"D_EPDISBLD5_W",31705],[8,"D_INEPNAKEFF5_R",31705],[8,"D_INEPNAKEFF5_W",31705],[8,"D_INTKNEPMIS5_R",31705],[8,"D_INTKNEPMIS5_W",31705],[8,"D_INTKNTXFEMP5_R",31705],[8,"D_INTKNTXFEMP5_W",31705],[8,"D_NAKINTRPT5_R",31705],[8,"D_NAKINTRPT5_W",31705],[8,"D_NYETINTRPT5_R",31705],[8,"D_NYETINTRPT5_W",31705],[8,"D_PKTDRPSTS5_R",31705],[8,"D_PKTDRPSTS5_W",31705],[8,"D_TIMEOUT5_R",31705],[8,"D_TIMEOUT5_W",31705],[8,"D_TXFEMP5_R",31705],[8,"D_TXFIFOUNDRN5_R",31705],[8,"D_TXFIFOUNDRN5_W",31705],[8,"D_XFERCOMPL5_R",31705],[8,"D_XFERCOMPL5_W",31705],[8,"W",31770],[8,"R",31770],[8,"D_AHBERR6_R",31770],[5,"DIEPINT6_SPEC",31770],[8,"D_AHBERR6_W",31770],[8,"D_BBLEERR6_R",31770],[8,"D_BBLEERR6_W",31770],[8,"D_BNAINTR6_R",31770],[8,"D_BNAINTR6_W",31770],[8,"D_EPDISBLD6_R",31770],[8,"D_EPDISBLD6_W",31770],[8,"D_INEPNAKEFF6_R",31770],[8,"D_INEPNAKEFF6_W",31770],[8,"D_INTKNEPMIS6_R",31770],[8,"D_INTKNEPMIS6_W",31770],[8,"D_INTKNTXFEMP6_R",31770],[8,"D_INTKNTXFEMP6_W",31770],[8,"D_NAKINTRPT6_R",31770],[8,"D_NAKINTRPT6_W",31770],[8,"D_NYETINTRPT6_R",31770],[8,"D_NYETINTRPT6_W",31770],[8,"D_PKTDRPSTS6_R",31770],[8,"D_PKTDRPSTS6_W",31770],[8,"D_TIMEOUT6_R",31770],[8,"D_TIMEOUT6_W",31770],[8,"D_TXFEMP6_R",31770],[8,"D_TXFIFOUNDRN6_R",31770],[8,"D_TXFIFOUNDRN6_W",31770],[8,"D_XFERCOMPL6_R",31770],[8,"D_XFERCOMPL6_W",31770],[8,"W",31835],[8,"R",31835],[8,"BNAININTRMSK_R",31835],[5,"DIEPMSK_SPEC",31835],[8,"BNAININTRMSK_W",31835],[8,"DI_AHBERMSK_R",31835],[8,"DI_AHBERMSK_W",31835],[8,"DI_EPDISBLDMSK_R",31835],[8,"DI_EPDISBLDMSK_W",31835],[8,"DI_NAKMSK_R",31835],[8,"DI_NAKMSK_W",31835],[8,"DI_XFERCOMPLMSK_R",31835],[8,"DI_XFERCOMPLMSK_W",31835],[8,"INEPNAKEFFMSK_R",31835],[8,"INEPNAKEFFMSK_W",31835],[8,"INTKNEPMISMSK_R",31835],[8,"INTKNEPMISMSK_W",31835],[8,"INTKNTXFEMPMSK_R",31835],[8,"INTKNTXFEMPMSK_W",31835],[8,"TIMEOUTMSK_R",31835],[8,"TIMEOUTMSK_W",31835],[8,"TXFIFOUNDRNMSK_R",31835],[8,"TXFIFOUNDRNMSK_W",31835],[8,"W",31886],[8,"R",31886],[8,"D_PKTCNT0_R",31886],[5,"DIEPTSIZ0_SPEC",31886],[8,"D_PKTCNT0_W",31886],[8,"D_XFERSIZE0_R",31886],[8,"D_XFERSIZE0_W",31886],[8,"W",31905],[8,"R",31905],[8,"D_PKTCNT1_R",31905],[5,"DIEPTSIZ1_SPEC",31905],[8,"D_PKTCNT1_W",31905],[8,"D_XFERSIZE1_R",31905],[8,"D_XFERSIZE1_W",31905],[8,"W",31924],[8,"R",31924],[8,"D_PKTCNT2_R",31924],[5,"DIEPTSIZ2_SPEC",31924],[8,"D_PKTCNT2_W",31924],[8,"D_XFERSIZE2_R",31924],[8,"D_XFERSIZE2_W",31924],[8,"W",31943],[8,"R",31943],[8,"D_PKTCNT3_R",31943],[5,"DIEPTSIZ3_SPEC",31943],[8,"D_PKTCNT3_W",31943],[8,"D_XFERSIZE3_R",31943],[8,"D_XFERSIZE3_W",31943],[8,"W",31962],[8,"R",31962],[8,"D_PKTCNT4_R",31962],[5,"DIEPTSIZ4_SPEC",31962],[8,"D_PKTCNT4_W",31962],[8,"D_XFERSIZE4_R",31962],[8,"D_XFERSIZE4_W",31962],[8,"W",31981],[8,"R",31981],[8,"D_PKTCNT5_R",31981],[5,"DIEPTSIZ5_SPEC",31981],[8,"D_PKTCNT5_W",31981],[8,"D_XFERSIZE5_R",31981],[8,"D_XFERSIZE5_W",31981],[8,"W",32000],[8,"R",32000],[8,"D_PKTCNT6_R",32000],[5,"DIEPTSIZ6_SPEC",32000],[8,"D_PKTCNT6_W",32000],[8,"D_XFERSIZE6_R",32000],[8,"D_XFERSIZE6_W",32000],[8,"W",32019],[8,"R",32019],[8,"INEP1TXFDEP_R",32019],[5,"DIEPTXF1_SPEC",32019],[8,"INEP1TXFDEP_W",32019],[8,"INEP1TXFSTADDR_R",32019],[8,"INEP1TXFSTADDR_W",32019],[8,"W",32038],[8,"R",32038],[8,"INEP2TXFDEP_R",32038],[5,"DIEPTXF2_SPEC",32038],[8,"INEP2TXFDEP_W",32038],[8,"INEP2TXFSTADDR_R",32038],[8,"INEP2TXFSTADDR_W",32038],[8,"W",32057],[8,"R",32057],[8,"INEP3TXFDEP_R",32057],[5,"DIEPTXF3_SPEC",32057],[8,"INEP3TXFDEP_W",32057],[8,"INEP3TXFSTADDR_R",32057],[8,"INEP3TXFSTADDR_W",32057],[8,"W",32076],[8,"R",32076],[8,"INEP4TXFDEP_R",32076],[5,"DIEPTXF4_SPEC",32076],[8,"INEP4TXFDEP_W",32076],[8,"INEP4TXFSTADDR_R",32076],[8,"INEP4TXFSTADDR_W",32076],[8,"W",32095],[5,"DOEPCTL0_SPEC",32095],[8,"CNAK0_W",32095],[8,"DO_SNAK0_W",32095],[8,"R",32095],[8,"EPDIS0_R",32095],[8,"EPENA0_R",32095],[8,"EPENA0_W",32095],[8,"EPTYPE0_R",32095],[8,"MPS0_R",32095],[8,"NAKSTS0_R",32095],[8,"SNP0_R",32095],[8,"SNP0_W",32095],[8,"STALL0_R",32095],[8,"STALL0_W",32095],[8,"USBACTEP0_R",32095],[8,"W",32132],[5,"DOEPCTL1_SPEC",32132],[8,"CNAK1_W",32132],[8,"DO_SETD0PID1_W",32132],[8,"DO_SETD1PID1_W",32132],[8,"DO_SNAK1_W",32132],[8,"R",32132],[8,"EPDIS1_R",32132],[8,"EPENA1_R",32132],[8,"EPENA1_W",32132],[8,"EPTYPE1_R",32132],[8,"MPS1_R",32132],[8,"NAKSTS1_R",32132],[8,"SNP1_R",32132],[8,"SNP1_W",32132],[8,"STALL1_R",32132],[8,"STALL1_W",32132],[8,"USBACTEP1_R",32132],[8,"W",32173],[5,"DOEPCTL2_SPEC",32173],[8,"CNAK2_W",32173],[8,"DO_SETD0PID2_W",32173],[8,"DO_SETD1PID2_W",32173],[8,"DO_SNAK2_W",32173],[8,"R",32173],[8,"EPDIS2_R",32173],[8,"EPENA2_R",32173],[8,"EPENA2_W",32173],[8,"EPTYPE2_R",32173],[8,"MPS2_R",32173],[8,"NAKSTS2_R",32173],[8,"SNP2_R",32173],[8,"SNP2_W",32173],[8,"STALL2_R",32173],[8,"STALL2_W",32173],[8,"USBACTEP2_R",32173],[8,"W",32214],[5,"DOEPCTL3_SPEC",32214],[8,"CNAK3_W",32214],[8,"DO_SETD0PID3_W",32214],[8,"DO_SETD1PID3_W",32214],[8,"DO_SNAK3_W",32214],[8,"R",32214],[8,"EPDIS3_R",32214],[8,"EPENA3_R",32214],[8,"EPENA3_W",32214],[8,"EPTYPE3_R",32214],[8,"MPS3_R",32214],[8,"NAKSTS3_R",32214],[8,"SNP3_R",32214],[8,"SNP3_W",32214],[8,"STALL3_R",32214],[8,"STALL3_W",32214],[8,"USBACTEP3_R",32214],[8,"W",32255],[5,"DOEPCTL4_SPEC",32255],[8,"CNAK4_W",32255],[8,"DO_SETD0PID4_W",32255],[8,"DO_SETD1PID4_W",32255],[8,"DO_SNAK4_W",32255],[8,"R",32255],[8,"EPDIS4_R",32255],[8,"EPENA4_R",32255],[8,"EPENA4_W",32255],[8,"EPTYPE4_R",32255],[8,"MPS4_R",32255],[8,"NAKSTS4_R",32255],[8,"SNP4_R",32255],[8,"SNP4_W",32255],[8,"STALL4_R",32255],[8,"STALL4_W",32255],[8,"USBACTEP4_R",32255],[8,"W",32296],[5,"DOEPCTL5_SPEC",32296],[8,"CNAK5_W",32296],[8,"DO_SETD0PID5_W",32296],[8,"DO_SETD1PID5_W",32296],[8,"DO_SNAK5_W",32296],[8,"R",32296],[8,"EPDIS5_R",32296],[8,"EPENA5_R",32296],[8,"EPENA5_W",32296],[8,"EPTYPE5_R",32296],[8,"MPS5_R",32296],[8,"NAKSTS5_R",32296],[8,"SNP5_R",32296],[8,"SNP5_W",32296],[8,"STALL5_R",32296],[8,"STALL5_W",32296],[8,"USBACTEP5_R",32296],[8,"W",32337],[5,"DOEPCTL6_SPEC",32337],[8,"CNAK6_W",32337],[8,"DO_SETD0PID6_W",32337],[8,"DO_SETD1PID6_W",32337],[8,"DO_SNAK6_W",32337],[8,"R",32337],[8,"EPDIS6_R",32337],[8,"EPENA6_R",32337],[8,"EPENA6_W",32337],[8,"EPTYPE6_R",32337],[8,"MPS6_R",32337],[8,"NAKSTS6_R",32337],[8,"SNP6_R",32337],[8,"SNP6_W",32337],[8,"STALL6_R",32337],[8,"STALL6_W",32337],[8,"USBACTEP6_R",32337],[8,"W",32378],[8,"R",32378],[8,"DMAADDR0_R",32378],[5,"DOEPDMA0_SPEC",32378],[8,"DMAADDR0_W",32378],[8,"W",32393],[8,"R",32393],[8,"DMAADDR1_R",32393],[5,"DOEPDMA1_SPEC",32393],[8,"DMAADDR1_W",32393],[8,"W",32408],[8,"R",32408],[8,"DMAADDR2_R",32408],[5,"DOEPDMA2_SPEC",32408],[8,"DMAADDR2_W",32408],[8,"W",32423],[8,"R",32423],[8,"DMAADDR3_R",32423],[5,"DOEPDMA3_SPEC",32423],[8,"DMAADDR3_W",32423],[8,"W",32438],[8,"R",32438],[8,"DMAADDR4_R",32438],[5,"DOEPDMA4_SPEC",32438],[8,"DMAADDR4_W",32438],[8,"W",32453],[8,"R",32453],[8,"DMAADDR5_R",32453],[5,"DOEPDMA5_SPEC",32453],[8,"DMAADDR5_W",32453],[8,"W",32468],[8,"R",32468],[8,"DMAADDR6_R",32468],[5,"DOEPDMA6_SPEC",32468],[8,"DMAADDR6_W",32468],[8,"W",32483],[8,"R",32483],[8,"DMABUFFERADDR0_R",32483],[5,"DOEPDMAB0_SPEC",32483],[8,"DMABUFFERADDR0_W",32483],[8,"W",32498],[8,"R",32498],[8,"DMABUFFERADDR1_R",32498],[5,"DOEPDMAB1_SPEC",32498],[8,"DMABUFFERADDR1_W",32498],[8,"W",32513],[8,"R",32513],[8,"DMABUFFERADDR2_R",32513],[5,"DOEPDMAB2_SPEC",32513],[8,"DMABUFFERADDR2_W",32513],[8,"W",32528],[8,"R",32528],[8,"DMABUFFERADDR3_R",32528],[5,"DOEPDMAB3_SPEC",32528],[8,"DMABUFFERADDR3_W",32528],[8,"W",32543],[8,"R",32543],[8,"DMABUFFERADDR4_R",32543],[5,"DOEPDMAB4_SPEC",32543],[8,"DMABUFFERADDR4_W",32543],[8,"W",32558],[8,"R",32558],[8,"DMABUFFERADDR5_R",32558],[5,"DOEPDMAB5_SPEC",32558],[8,"DMABUFFERADDR5_W",32558],[8,"W",32573],[8,"R",32573],[8,"DMABUFFERADDR6_R",32573],[5,"DOEPDMAB6_SPEC",32573],[8,"DMABUFFERADDR6_W",32573],[8,"R",32588],[8,"AHBERR0_R",32588],[8,"W",32588],[5,"DOEPINT0_SPEC",32588],[8,"AHBERR0_W",32588],[8,"BACK2BACKSETUP0_R",32588],[8,"BACK2BACKSETUP0_W",32588],[8,"BBLEERR0_R",32588],[8,"BBLEERR0_W",32588],[8,"BNAINTR0_R",32588],[8,"BNAINTR0_W",32588],[8,"EPDISBLD0_R",32588],[8,"EPDISBLD0_W",32588],[8,"NAKINTRPT0_R",32588],[8,"NAKINTRPT0_W",32588],[8,"NYEPINTRPT0_R",32588],[8,"NYEPINTRPT0_W",32588],[8,"OUTPKTERR0_R",32588],[8,"OUTPKTERR0_W",32588],[8,"OUTTKNEPDIS0_R",32588],[8,"OUTTKNEPDIS0_W",32588],[8,"PKTDRPSTS0_R",32588],[8,"PKTDRPSTS0_W",32588],[8,"SETUP0_R",32588],[8,"SETUP0_W",32588],[8,"STSPHSERCVD0_R",32588],[8,"STSPHSERCVD0_W",32588],[8,"STUPPKTRCVD0_R",32588],[8,"STUPPKTRCVD0_W",32588],[8,"XFERCOMPL0_R",32588],[8,"XFERCOMPL0_W",32588],[8,"R",32655],[8,"AHBERR1_R",32655],[8,"W",32655],[5,"DOEPINT1_SPEC",32655],[8,"AHBERR1_W",32655],[8,"BACK2BACKSETUP1_R",32655],[8,"BACK2BACKSETUP1_W",32655],[8,"BBLEERR1_R",32655],[8,"BBLEERR1_W",32655],[8,"BNAINTR1_R",32655],[8,"BNAINTR1_W",32655],[8,"EPDISBLD1_R",32655],[8,"EPDISBLD1_W",32655],[8,"NAKINTRPT1_R",32655],[8,"NAKINTRPT1_W",32655],[8,"NYEPINTRPT1_R",32655],[8,"NYEPINTRPT1_W",32655],[8,"OUTPKTERR1_R",32655],[8,"OUTPKTERR1_W",32655],[8,"OUTTKNEPDIS1_R",32655],[8,"OUTTKNEPDIS1_W",32655],[8,"PKTDRPSTS1_R",32655],[8,"PKTDRPSTS1_W",32655],[8,"SETUP1_R",32655],[8,"SETUP1_W",32655],[8,"STSPHSERCVD1_R",32655],[8,"STSPHSERCVD1_W",32655],[8,"STUPPKTRCVD1_R",32655],[8,"STUPPKTRCVD1_W",32655],[8,"XFERCOMPL1_R",32655],[8,"XFERCOMPL1_W",32655],[8,"R",32722],[8,"AHBERR2_R",32722],[8,"W",32722],[5,"DOEPINT2_SPEC",32722],[8,"AHBERR2_W",32722],[8,"BACK2BACKSETUP2_R",32722],[8,"BACK2BACKSETUP2_W",32722],[8,"BBLEERR2_R",32722],[8,"BBLEERR2_W",32722],[8,"BNAINTR2_R",32722],[8,"BNAINTR2_W",32722],[8,"EPDISBLD2_R",32722],[8,"EPDISBLD2_W",32722],[8,"NAKINTRPT2_R",32722],[8,"NAKINTRPT2_W",32722],[8,"NYEPINTRPT2_R",32722],[8,"NYEPINTRPT2_W",32722],[8,"OUTPKTERR2_R",32722],[8,"OUTPKTERR2_W",32722],[8,"OUTTKNEPDIS2_R",32722],[8,"OUTTKNEPDIS2_W",32722],[8,"PKTDRPSTS2_R",32722],[8,"PKTDRPSTS2_W",32722],[8,"SETUP2_R",32722],[8,"SETUP2_W",32722],[8,"STSPHSERCVD2_R",32722],[8,"STSPHSERCVD2_W",32722],[8,"STUPPKTRCVD2_R",32722],[8,"STUPPKTRCVD2_W",32722],[8,"XFERCOMPL2_R",32722],[8,"XFERCOMPL2_W",32722],[8,"R",32789],[8,"AHBERR3_R",32789],[8,"W",32789],[5,"DOEPINT3_SPEC",32789],[8,"AHBERR3_W",32789],[8,"BACK2BACKSETUP3_R",32789],[8,"BACK2BACKSETUP3_W",32789],[8,"BBLEERR3_R",32789],[8,"BBLEERR3_W",32789],[8,"BNAINTR3_R",32789],[8,"BNAINTR3_W",32789],[8,"EPDISBLD3_R",32789],[8,"EPDISBLD3_W",32789],[8,"NAKINTRPT3_R",32789],[8,"NAKINTRPT3_W",32789],[8,"NYEPINTRPT3_R",32789],[8,"NYEPINTRPT3_W",32789],[8,"OUTPKTERR3_R",32789],[8,"OUTPKTERR3_W",32789],[8,"OUTTKNEPDIS3_R",32789],[8,"OUTTKNEPDIS3_W",32789],[8,"PKTDRPSTS3_R",32789],[8,"PKTDRPSTS3_W",32789],[8,"SETUP3_R",32789],[8,"SETUP3_W",32789],[8,"STSPHSERCVD3_R",32789],[8,"STSPHSERCVD3_W",32789],[8,"STUPPKTRCVD3_R",32789],[8,"STUPPKTRCVD3_W",32789],[8,"XFERCOMPL3_R",32789],[8,"XFERCOMPL3_W",32789],[8,"R",32856],[8,"AHBERR4_R",32856],[8,"W",32856],[5,"DOEPINT4_SPEC",32856],[8,"AHBERR4_W",32856],[8,"BACK2BACKSETUP4_R",32856],[8,"BACK2BACKSETUP4_W",32856],[8,"BBLEERR4_R",32856],[8,"BBLEERR4_W",32856],[8,"BNAINTR4_R",32856],[8,"BNAINTR4_W",32856],[8,"EPDISBLD4_R",32856],[8,"EPDISBLD4_W",32856],[8,"NAKINTRPT4_R",32856],[8,"NAKINTRPT4_W",32856],[8,"NYEPINTRPT4_R",32856],[8,"NYEPINTRPT4_W",32856],[8,"OUTPKTERR4_R",32856],[8,"OUTPKTERR4_W",32856],[8,"OUTTKNEPDIS4_R",32856],[8,"OUTTKNEPDIS4_W",32856],[8,"PKTDRPSTS4_R",32856],[8,"PKTDRPSTS4_W",32856],[8,"SETUP4_R",32856],[8,"SETUP4_W",32856],[8,"STSPHSERCVD4_R",32856],[8,"STSPHSERCVD4_W",32856],[8,"STUPPKTRCVD4_R",32856],[8,"STUPPKTRCVD4_W",32856],[8,"XFERCOMPL4_R",32856],[8,"XFERCOMPL4_W",32856],[8,"R",32923],[8,"AHBERR5_R",32923],[8,"W",32923],[5,"DOEPINT5_SPEC",32923],[8,"AHBERR5_W",32923],[8,"BACK2BACKSETUP5_R",32923],[8,"BACK2BACKSETUP5_W",32923],[8,"BBLEERR5_R",32923],[8,"BBLEERR5_W",32923],[8,"BNAINTR5_R",32923],[8,"BNAINTR5_W",32923],[8,"EPDISBLD5_R",32923],[8,"EPDISBLD5_W",32923],[8,"NAKINTRPT5_R",32923],[8,"NAKINTRPT5_W",32923],[8,"NYEPINTRPT5_R",32923],[8,"NYEPINTRPT5_W",32923],[8,"OUTPKTERR5_R",32923],[8,"OUTPKTERR5_W",32923],[8,"OUTTKNEPDIS5_R",32923],[8,"OUTTKNEPDIS5_W",32923],[8,"PKTDRPSTS5_R",32923],[8,"PKTDRPSTS5_W",32923],[8,"SETUP5_R",32923],[8,"SETUP5_W",32923],[8,"STSPHSERCVD5_R",32923],[8,"STSPHSERCVD5_W",32923],[8,"STUPPKTRCVD5_R",32923],[8,"STUPPKTRCVD5_W",32923],[8,"XFERCOMPL5_R",32923],[8,"XFERCOMPL5_W",32923],[8,"R",32990],[8,"AHBERR6_R",32990],[8,"W",32990],[5,"DOEPINT6_SPEC",32990],[8,"AHBERR6_W",32990],[8,"BACK2BACKSETUP6_R",32990],[8,"BACK2BACKSETUP6_W",32990],[8,"BBLEERR6_R",32990],[8,"BBLEERR6_W",32990],[8,"BNAINTR6_R",32990],[8,"BNAINTR6_W",32990],[8,"EPDISBLD6_R",32990],[8,"EPDISBLD6_W",32990],[8,"NAKINTRPT6_R",32990],[8,"NAKINTRPT6_W",32990],[8,"NYEPINTRPT6_R",32990],[8,"NYEPINTRPT6_W",32990],[8,"OUTPKTERR6_R",32990],[8,"OUTPKTERR6_W",32990],[8,"OUTTKNEPDIS6_R",32990],[8,"OUTTKNEPDIS6_W",32990],[8,"PKTDRPSTS6_R",32990],[8,"PKTDRPSTS6_W",32990],[8,"SETUP6_R",32990],[8,"SETUP6_W",32990],[8,"STSPHSERCVD6_R",32990],[8,"STSPHSERCVD6_W",32990],[8,"STUPPKTRCVD6_R",32990],[8,"STUPPKTRCVD6_W",32990],[8,"XFERCOMPL6_R",32990],[8,"XFERCOMPL6_W",32990],[8,"R",33057],[8,"AHBERMSK_R",33057],[8,"W",33057],[5,"DOEPMSK_SPEC",33057],[8,"AHBERMSK_W",33057],[8,"BACK2BACKSETUP_R",33057],[8,"BACK2BACKSETUP_W",33057],[8,"BBLEERRMSK_R",33057],[8,"BBLEERRMSK_W",33057],[8,"BNAOUTINTRMSK_R",33057],[8,"BNAOUTINTRMSK_W",33057],[8,"EPDISBLDMSK_R",33057],[8,"EPDISBLDMSK_W",33057],[8,"NAKMSK_R",33057],[8,"NAKMSK_W",33057],[8,"NYETMSK_R",33057],[8,"NYETMSK_W",33057],[8,"OUTPKTERRMSK_R",33057],[8,"OUTPKTERRMSK_W",33057],[8,"OUTTKNEPDISMSK_R",33057],[8,"OUTTKNEPDISMSK_W",33057],[8,"SETUPMSK_R",33057],[8,"SETUPMSK_W",33057],[8,"STSPHSERCVDMSK_R",33057],[8,"STSPHSERCVDMSK_W",33057],[8,"XFERCOMPLMSK_R",33057],[8,"XFERCOMPLMSK_W",33057],[8,"W",33116],[8,"R",33116],[8,"PKTCNT0_R",33116],[5,"DOEPTSIZ0_SPEC",33116],[8,"PKTCNT0_W",33116],[8,"SUPCNT0_R",33116],[8,"SUPCNT0_W",33116],[8,"XFERSIZE0_R",33116],[8,"XFERSIZE0_W",33116],[8,"W",33139],[8,"R",33139],[8,"PKTCNT1_R",33139],[5,"DOEPTSIZ1_SPEC",33139],[8,"PKTCNT1_W",33139],[8,"SUPCNT1_R",33139],[8,"SUPCNT1_W",33139],[8,"XFERSIZE1_R",33139],[8,"XFERSIZE1_W",33139],[8,"W",33162],[8,"R",33162],[8,"PKTCNT2_R",33162],[5,"DOEPTSIZ2_SPEC",33162],[8,"PKTCNT2_W",33162],[8,"SUPCNT2_R",33162],[8,"SUPCNT2_W",33162],[8,"XFERSIZE2_R",33162],[8,"XFERSIZE2_W",33162],[8,"W",33185],[8,"R",33185],[8,"PKTCNT3_R",33185],[5,"DOEPTSIZ3_SPEC",33185],[8,"PKTCNT3_W",33185],[8,"SUPCNT3_R",33185],[8,"SUPCNT3_W",33185],[8,"XFERSIZE3_R",33185],[8,"XFERSIZE3_W",33185],[8,"W",33208],[8,"R",33208],[8,"PKTCNT4_R",33208],[5,"DOEPTSIZ4_SPEC",33208],[8,"PKTCNT4_W",33208],[8,"SUPCNT4_R",33208],[8,"SUPCNT4_W",33208],[8,"XFERSIZE4_R",33208],[8,"XFERSIZE4_W",33208],[8,"W",33231],[8,"R",33231],[8,"PKTCNT5_R",33231],[5,"DOEPTSIZ5_SPEC",33231],[8,"PKTCNT5_W",33231],[8,"SUPCNT5_R",33231],[8,"SUPCNT5_W",33231],[8,"XFERSIZE5_R",33231],[8,"XFERSIZE5_W",33231],[8,"W",33254],[8,"R",33254],[8,"PKTCNT6_R",33254],[5,"DOEPTSIZ6_SPEC",33254],[8,"PKTCNT6_W",33254],[8,"SUPCNT6_R",33254],[8,"SUPCNT6_W",33254],[8,"XFERSIZE6_R",33254],[8,"XFERSIZE6_W",33254],[8,"R",33277],[8,"DEVLNSTS_R",33277],[8,"ENUMSPD_R",33277],[8,"ERRTICERR_R",33277],[8,"SOFFN_R",33277],[8,"SUSPSTS_R",33277],[8,"R",33296],[8,"AHBTHRRATIO_R",33296],[8,"W",33296],[5,"DTHRCTL_SPEC",33296],[8,"AHBTHRRATIO_W",33296],[8,"ARBPRKEN_R",33296],[8,"ARBPRKEN_W",33296],[8,"ISOTHREN_R",33296],[8,"ISOTHREN_W",33296],[8,"NONISOTHREN_R",33296],[8,"NONISOTHREN_W",33296],[8,"RXTHREN_R",33296],[8,"RXTHREN_W",33296],[8,"RXTHRLEN_R",33296],[8,"RXTHRLEN_W",33296],[8,"TXTHRLEN_R",33296],[8,"TXTHRLEN_W",33296],[8,"R",33335],[8,"D_INEPTXFSPCAVAIL0_R",33335],[8,"R",33346],[8,"D_INEPTXFSPCAVAIL1_R",33346],[8,"R",33357],[8,"D_INEPTXFSPCAVAIL2_R",33357],[8,"R",33368],[8,"D_INEPTXFSPCAVAIL3_R",33368],[8,"R",33379],[8,"D_INEPTXFSPCAVAIL4_R",33379],[8,"R",33390],[8,"D_INEPTXFSPCAVAIL5_R",33390],[8,"R",33401],[8,"D_INEPTXFSPCAVAIL6_R",33401],[8,"W",33412],[8,"R",33412],[8,"DVBUSDIS_R",33412],[5,"DVBUSDIS_SPEC",33412],[8,"DVBUSDIS_W",33412],[8,"W",33427],[8,"R",33427],[8,"DVBUSPULSE_R",33427],[5,"DVBUSPULSE_SPEC",33427],[8,"DVBUSPULSE_W",33427],[8,"R",33442],[8,"AHBSINGLE_R",33442],[8,"W",33442],[5,"GAHBCFG_SPEC",33442],[8,"AHBSINGLE_W",33442],[8,"DMAEN_R",33442],[8,"DMAEN_W",33442],[8,"GLBLLNTRMSK_R",33442],[8,"GLBLLNTRMSK_W",33442],[8,"HBSTLEN_R",33442],[8,"HBSTLEN_W",33442],[8,"INVDESCENDIANESS_R",33442],[8,"INVDESCENDIANESS_W",33442],[8,"NOTIALLDMAWRIT_R",33442],[8,"NOTIALLDMAWRIT_W",33442],[8,"NPTXFEMPLVL_R",33442],[8,"NPTXFEMPLVL_W",33442],[8,"PTXFEMPLVL_R",33442],[8,"PTXFEMPLVL_W",33442],[8,"REMMEMSUPP_R",33442],[8,"REMMEMSUPP_W",33442],[8,"W",33489],[8,"R",33489],[8,"EPINFOBASEADDR_R",33489],[5,"GDFIFOCFG_SPEC",33489],[8,"EPINFOBASEADDR_W",33489],[8,"GDFIFOCFG_R",33489],[8,"GDFIFOCFG_W",33489],[8,"R",33508],[8,"EPDIR_R",33508],[8,"R",33519],[8,"DYNFIFOSIZING_R",33519],[8,"FSPHYTYPE_R",33519],[8,"HSPHYTYPE_R",33519],[8,"MULTIPROCINTRPT_R",33519],[8,"NPTXQDEPTH_R",33519],[8,"NUMDEVEPS_R",33519],[8,"NUMHSTCHNL_R",33519],[8,"OTG_ENABLE_IC_USB_R",33519],[8,"OTGARCH_R",33519],[8,"OTGMODE_R",33519],[8,"PERIOSUPPORT_R",33519],[8,"PTXQDEPTH_R",33519],[8,"SINGPNT_R",33519],[8,"TKNQDEPTH_R",33519],[8,"R",33556],[8,"ADPSUPPORT_R",33556],[8,"BCSUPPORT_R",33556],[8,"DFIFODEPTH_R",33556],[8,"HSICMODE_R",33556],[8,"I2CINTSEL_R",33556],[8,"LPMMODE_R",33556],[8,"OPTFEATURE_R",33556],[8,"OTGEN_R",33556],[8,"PKTSIZEWIDTH_R",33556],[8,"RSTTYPE_R",33556],[8,"VNDCTLSUPT_R",33556],[8,"XFERSIZEWIDTH_R",33556],[8,"R",33589],[8,"G_ACGSUPT_R",33589],[8,"G_AHBFREQ_R",33589],[8,"G_AVALIDFLTR_R",33589],[8,"G_BVALIDFLTR_R",33589],[8,"G_DEDFIFOMODE_R",33589],[8,"G_DESCDMA_R",33589],[8,"G_DESCDMAENABLED_R",33589],[8,"G_ENHANCEDLPMSUPT_R",33589],[8,"G_EXTENDEDHIBERNATION_R",33589],[8,"G_HIBERNATION_R",33589],[8,"G_IDDQFLTR_R",33589],[8,"G_INEPS_R",33589],[8,"G_NUMCTLEPS_R",33589],[8,"G_NUMDEVPERIOEPS_R",33589],[8,"G_PARTIALPWRDN_R",33589],[8,"G_PHYDATAWIDTH_R",33589],[8,"G_SESSENDFLTR_R",33589],[8,"G_VBUSVALIDFLTR_R",33589],[8,"W",33634],[8,"R",33634],[8,"CONIDSTSCHNGMSK_R",33634],[5,"GINTMSK_SPEC",33634],[8,"CONIDSTSCHNGMSK_W",33634],[8,"DISCONNINTMSK_R",33634],[8,"DISCONNINTMSK_W",33634],[8,"ENUMDONEMSK_R",33634],[8,"ENUMDONEMSK_W",33634],[8,"EOPFMSK_R",33634],[8,"EOPFMSK_W",33634],[8,"EPMISMSK_R",33634],[8,"EPMISMSK_W",33634],[8,"ERLYSUSPMSK_R",33634],[8,"ERLYSUSPMSK_W",33634],[8,"FETSUSPMSK_R",33634],[8,"FETSUSPMSK_W",33634],[8,"GINNAKEFFMSK_R",33634],[8,"GINNAKEFFMSK_W",33634],[8,"GOUTNACKEFFMSK_R",33634],[8,"GOUTNACKEFFMSK_W",33634],[8,"HCHINTMSK_R",33634],[8,"HCHINTMSK_W",33634],[8,"IEPINTMSK_R",33634],[8,"IEPINTMSK_W",33634],[8,"INCOMPIPMSK_R",33634],[8,"INCOMPIPMSK_W",33634],[8,"INCOMPISOINMSK_R",33634],[8,"INCOMPISOINMSK_W",33634],[8,"ISOOUTDROPMSK_R",33634],[8,"ISOOUTDROPMSK_W",33634],[8,"MODEMISMSK_R",33634],[8,"MODEMISMSK_W",33634],[8,"NPTXFEMPMSK_R",33634],[8,"NPTXFEMPMSK_W",33634],[8,"OEPINTMSK_R",33634],[8,"OEPINTMSK_W",33634],[8,"OTGINTMSK_R",33634],[8,"OTGINTMSK_W",33634],[8,"PRTLNTMSK_R",33634],[8,"PRTLNTMSK_W",33634],[8,"PTXFEMPMSK_R",33634],[8,"PTXFEMPMSK_W",33634],[8,"RESETDETMSK_R",33634],[8,"RESETDETMSK_W",33634],[8,"RXFLVIMSK_R",33634],[8,"RXFLVIMSK_W",33634],[8,"SESSREQINTMSK_R",33634],[8,"SESSREQINTMSK_W",33634],[8,"SOFMSK_R",33634],[8,"SOFMSK_W",33634],[8,"USBRSTMSK_R",33634],[8,"USBRSTMSK_W",33634],[8,"USBSUSPMSK_R",33634],[8,"USBSUSPMSK_W",33634],[8,"WKUPINTMSK_R",33634],[8,"WKUPINTMSK_W",33634],[8,"W",33753],[8,"R",33753],[8,"CONIDSTSCHNG_R",33753],[5,"GINTSTS_SPEC",33753],[8,"CONIDSTSCHNG_W",33753],[8,"CURMOD_INT_R",33753],[8,"DISCONNINT_R",33753],[8,"DISCONNINT_W",33753],[8,"ENUMDONE_R",33753],[8,"ENUMDONE_W",33753],[8,"EOPF_R",33753],[8,"EOPF_W",33753],[8,"EPMIS_R",33753],[8,"EPMIS_W",33753],[8,"ERLYSUSP_R",33753],[8,"ERLYSUSP_W",33753],[8,"FETSUSP_R",33753],[8,"FETSUSP_W",33753],[8,"GINNAKEFF_R",33753],[8,"GOUTNAKEFF_R",33753],[8,"HCHLNT_R",33753],[8,"IEPINT_R",33753],[8,"INCOMPIP_R",33753],[8,"INCOMPIP_W",33753],[8,"INCOMPISOIN_R",33753],[8,"INCOMPISOIN_W",33753],[8,"ISOOUTDROP_R",33753],[8,"ISOOUTDROP_W",33753],[8,"MODEMIS_R",33753],[8,"MODEMIS_W",33753],[8,"NPTXFEMP_R",33753],[8,"OEPINT_R",33753],[8,"OTGINT_R",33753],[8,"PRTLNT_R",33753],[8,"PTXFEMP_R",33753],[8,"RESETDET_R",33753],[8,"RESETDET_W",33753],[8,"RXFLVI_R",33753],[8,"SESSREQINT_R",33753],[8,"SESSREQINT_W",33753],[8,"SOF_R",33753],[8,"SOF_W",33753],[8,"USBRST_R",33753],[8,"USBRST_W",33753],[8,"USBSUSP_R",33753],[8,"USBSUSP_W",33753],[8,"WKUPINT_R",33753],[8,"WKUPINT_W",33753],[8,"W",33854],[8,"R",33854],[8,"NPTXFDEP_R",33854],[5,"GNPTXFSIZ_SPEC",33854],[8,"NPTXFDEP_W",33854],[8,"NPTXFSTADDR_R",33854],[8,"NPTXFSTADDR_W",33854],[8,"R",33873],[8,"NPTXFSPCAVAIL_R",33873],[8,"NPTXQSPCAVAIL_R",33873],[8,"NPTXQTOP_R",33873],[8,"R",33888],[8,"ASESVLD_R",33888],[8,"AVALIDOVEN_R",33888],[8,"W",33888],[5,"GOTGCTL_SPEC",33888],[8,"AVALIDOVEN_W",33888],[8,"AVALIDOVVAL_R",33888],[8,"AVALIDOVVAL_W",33888],[8,"BSESVLD_R",33888],[8,"BVALIDOVEN_R",33888],[8,"BVALIDOVEN_W",33888],[8,"BVALIDOVVAL_R",33888],[8,"BVALIDOVVAL_W",33888],[8,"CONIDSTS_R",33888],[8,"CURMOD_R",33888],[8,"DBNCEFLTRBYPASS_R",33888],[8,"DBNCEFLTRBYPASS_W",33888],[8,"DBNCTIME_R",33888],[8,"DEVHNPEN_R",33888],[8,"DEVHNPEN_W",33888],[8,"EHEN_R",33888],[8,"EHEN_W",33888],[8,"HNPREQ_R",33888],[8,"HNPREQ_W",33888],[8,"HSTNEGSCS_R",33888],[8,"HSTSETHNPEN_R",33888],[8,"HSTSETHNPEN_W",33888],[8,"OTGVER_R",33888],[8,"OTGVER_W",33888],[8,"SESREQ_R",33888],[8,"SESREQ_W",33888],[8,"SESREQSCS_R",33888],[8,"VBVALIDOVEN_R",33888],[8,"VBVALIDOVEN_W",33888],[8,"VBVALIDOVVAL_R",33888],[8,"VBVALIDOVVAL_W",33888],[8,"R",33965],[8,"ADEVTOUTCHG_R",33965],[8,"W",33965],[5,"GOTGINT_SPEC",33965],[8,"ADEVTOUTCHG_W",33965],[8,"DBNCEDONE_R",33965],[8,"DBNCEDONE_W",33965],[8,"HSTNEGDET_R",33965],[8,"HSTNEGDET_W",33965],[8,"HSTNEGSUCSTSCHNG_R",33965],[8,"HSTNEGSUCSTSCHNG_W",33965],[8,"SESENDDET_R",33965],[8,"SESENDDET_W",33965],[8,"SESREQSUCSTSCHNG_R",33965],[8,"SESREQSUCSTSCHNG_W",33965],[8,"R",34000],[8,"AHBIDLE_R",34000],[8,"W",34000],[8,"CSFTRST_R",34000],[5,"GRSTCTL_SPEC",34000],[8,"CSFTRST_W",34000],[8,"DMAREQ_R",34000],[8,"FRMCNTRRST_R",34000],[8,"FRMCNTRRST_W",34000],[8,"PIUFSSFTRST_R",34000],[8,"PIUFSSFTRST_W",34000],[8,"RXFFLSH_R",34000],[8,"RXFFLSH_W",34000],[8,"TXFFLSH_R",34000],[8,"TXFFLSH_W",34000],[8,"TXFNUM_R",34000],[8,"TXFNUM_W",34000],[8,"W",34039],[8,"R",34039],[8,"RXFDEP_R",34039],[5,"GRXFSIZ_SPEC",34039],[8,"RXFDEP_W",34039],[8,"R",34054],[8,"BCNT_R",34054],[8,"CHNUM_R",34054],[8,"DPID_R",34054],[8,"FN_R",34054],[8,"PKTSTS_R",34054],[8,"R",34073],[8,"G_BCNT_R",34073],[8,"G_CHNUM_R",34073],[8,"G_DPID_R",34073],[8,"G_FN_R",34073],[8,"G_PKTSTS_R",34073],[8,"R",34092],[8,"SYNOPSYSID_R",34092],[8,"W",34103],[8,"R",34103],[8,"CORRUPTTXPKT_R",34103],[5,"GUSBCFG_SPEC",34103],[8,"CORRUPTTXPKT_W",34103],[8,"FORCEDEVMODE_R",34103],[8,"FORCEDEVMODE_W",34103],[8,"FORCEHSTMODE_R",34103],[8,"FORCEHSTMODE_W",34103],[8,"FSINTF_R",34103],[8,"FSINTF_W",34103],[8,"HNPCAP_R",34103],[8,"HNPCAP_W",34103],[8,"PHYIF_R",34103],[8,"PHYIF_W",34103],[8,"PHYSEL_R",34103],[8,"SRPCAP_R",34103],[8,"SRPCAP_W",34103],[8,"TERMSELDLPULSE_R",34103],[8,"TERMSELDLPULSE_W",34103],[8,"TOUTCAL_R",34103],[8,"TOUTCAL_W",34103],[8,"TXENDDELAY_R",34103],[8,"TXENDDELAY_W",34103],[8,"ULPI_UTMI_SEL_R",34103],[8,"USBTRDTIM_R",34103],[8,"USBTRDTIM_W",34103],[8,"R",34162],[8,"HAINT_R",34162],[8,"W",34173],[8,"R",34173],[8,"HAINTMSK_R",34173],[5,"HAINTMSK_SPEC",34173],[8,"HAINTMSK_W",34173],[8,"W",34188],[8,"R",34188],[8,"H_CHDIS0_R",34188],[5,"HCCHAR0_SPEC",34188],[8,"H_CHDIS0_W",34188],[8,"H_CHENA0_R",34188],[8,"H_CHENA0_W",34188],[8,"H_DEVADDR0_R",34188],[8,"H_DEVADDR0_W",34188],[8,"H_EC0_R",34188],[8,"H_EC0_W",34188],[8,"H_EPDIR0_R",34188],[8,"H_EPDIR0_W",34188],[8,"H_EPNUM0_R",34188],[8,"H_EPNUM0_W",34188],[8,"H_EPTYPE0_R",34188],[8,"H_EPTYPE0_W",34188],[8,"H_LSPDDEV0_R",34188],[8,"H_LSPDDEV0_W",34188],[8,"H_MPS0_R",34188],[8,"H_MPS0_W",34188],[8,"H_ODDFRM0_R",34188],[8,"H_ODDFRM0_W",34188],[8,"W",34239],[8,"R",34239],[8,"H_CHDIS1_R",34239],[5,"HCCHAR1_SPEC",34239],[8,"H_CHDIS1_W",34239],[8,"H_CHENA1_R",34239],[8,"H_CHENA1_W",34239],[8,"H_DEVADDR1_R",34239],[8,"H_DEVADDR1_W",34239],[8,"H_EC1_R",34239],[8,"H_EC1_W",34239],[8,"H_EPDIR1_R",34239],[8,"H_EPDIR1_W",34239],[8,"H_EPNUM1_R",34239],[8,"H_EPNUM1_W",34239],[8,"H_EPTYPE1_R",34239],[8,"H_EPTYPE1_W",34239],[8,"H_LSPDDEV1_R",34239],[8,"H_LSPDDEV1_W",34239],[8,"H_MPS1_R",34239],[8,"H_MPS1_W",34239],[8,"H_ODDFRM1_R",34239],[8,"H_ODDFRM1_W",34239],[8,"W",34290],[8,"R",34290],[8,"H_CHDIS2_R",34290],[5,"HCCHAR2_SPEC",34290],[8,"H_CHDIS2_W",34290],[8,"H_CHENA2_R",34290],[8,"H_CHENA2_W",34290],[8,"H_DEVADDR2_R",34290],[8,"H_DEVADDR2_W",34290],[8,"H_EC2_R",34290],[8,"H_EC2_W",34290],[8,"H_EPDIR2_R",34290],[8,"H_EPDIR2_W",34290],[8,"H_EPNUM2_R",34290],[8,"H_EPNUM2_W",34290],[8,"H_EPTYPE2_R",34290],[8,"H_EPTYPE2_W",34290],[8,"H_LSPDDEV2_R",34290],[8,"H_LSPDDEV2_W",34290],[8,"H_MPS2_R",34290],[8,"H_MPS2_W",34290],[8,"H_ODDFRM2_R",34290],[8,"H_ODDFRM2_W",34290],[8,"W",34341],[8,"R",34341],[8,"H_CHDIS3_R",34341],[5,"HCCHAR3_SPEC",34341],[8,"H_CHDIS3_W",34341],[8,"H_CHENA3_R",34341],[8,"H_CHENA3_W",34341],[8,"H_DEVADDR3_R",34341],[8,"H_DEVADDR3_W",34341],[8,"H_EC3_R",34341],[8,"H_EC3_W",34341],[8,"H_EPDIR3_R",34341],[8,"H_EPDIR3_W",34341],[8,"H_EPNUM3_R",34341],[8,"H_EPNUM3_W",34341],[8,"H_EPTYPE3_R",34341],[8,"H_EPTYPE3_W",34341],[8,"H_LSPDDEV3_R",34341],[8,"H_LSPDDEV3_W",34341],[8,"H_MPS3_R",34341],[8,"H_MPS3_W",34341],[8,"H_ODDFRM3_R",34341],[8,"H_ODDFRM3_W",34341],[8,"W",34392],[8,"R",34392],[8,"H_CHDIS4_R",34392],[5,"HCCHAR4_SPEC",34392],[8,"H_CHDIS4_W",34392],[8,"H_CHENA4_R",34392],[8,"H_CHENA4_W",34392],[8,"H_DEVADDR4_R",34392],[8,"H_DEVADDR4_W",34392],[8,"H_EC4_R",34392],[8,"H_EC4_W",34392],[8,"H_EPDIR4_R",34392],[8,"H_EPDIR4_W",34392],[8,"H_EPNUM4_R",34392],[8,"H_EPNUM4_W",34392],[8,"H_EPTYPE4_R",34392],[8,"H_EPTYPE4_W",34392],[8,"H_LSPDDEV4_R",34392],[8,"H_LSPDDEV4_W",34392],[8,"H_MPS4_R",34392],[8,"H_MPS4_W",34392],[8,"H_ODDFRM4_R",34392],[8,"H_ODDFRM4_W",34392],[8,"W",34443],[8,"R",34443],[8,"H_CHDIS5_R",34443],[5,"HCCHAR5_SPEC",34443],[8,"H_CHDIS5_W",34443],[8,"H_CHENA5_R",34443],[8,"H_CHENA5_W",34443],[8,"H_DEVADDR5_R",34443],[8,"H_DEVADDR5_W",34443],[8,"H_EC5_R",34443],[8,"H_EC5_W",34443],[8,"H_EPDIR5_R",34443],[8,"H_EPDIR5_W",34443],[8,"H_EPNUM5_R",34443],[8,"H_EPNUM5_W",34443],[8,"H_EPTYPE5_R",34443],[8,"H_EPTYPE5_W",34443],[8,"H_LSPDDEV5_R",34443],[8,"H_LSPDDEV5_W",34443],[8,"H_MPS5_R",34443],[8,"H_MPS5_W",34443],[8,"H_ODDFRM5_R",34443],[8,"H_ODDFRM5_W",34443],[8,"W",34494],[8,"R",34494],[8,"H_CHDIS6_R",34494],[5,"HCCHAR6_SPEC",34494],[8,"H_CHDIS6_W",34494],[8,"H_CHENA6_R",34494],[8,"H_CHENA6_W",34494],[8,"H_DEVADDR6_R",34494],[8,"H_DEVADDR6_W",34494],[8,"H_EC6_R",34494],[8,"H_EC6_W",34494],[8,"H_EPDIR6_R",34494],[8,"H_EPDIR6_W",34494],[8,"H_EPNUM6_R",34494],[8,"H_EPNUM6_W",34494],[8,"H_EPTYPE6_R",34494],[8,"H_EPTYPE6_W",34494],[8,"H_LSPDDEV6_R",34494],[8,"H_LSPDDEV6_W",34494],[8,"H_MPS6_R",34494],[8,"H_MPS6_W",34494],[8,"H_ODDFRM6_R",34494],[8,"H_ODDFRM6_W",34494],[8,"W",34545],[8,"R",34545],[8,"H_CHDIS7_R",34545],[5,"HCCHAR7_SPEC",34545],[8,"H_CHDIS7_W",34545],[8,"H_CHENA7_R",34545],[8,"H_CHENA7_W",34545],[8,"H_DEVADDR7_R",34545],[8,"H_DEVADDR7_W",34545],[8,"H_EC7_R",34545],[8,"H_EC7_W",34545],[8,"H_EPDIR7_R",34545],[8,"H_EPDIR7_W",34545],[8,"H_EPNUM7_R",34545],[8,"H_EPNUM7_W",34545],[8,"H_EPTYPE7_R",34545],[8,"H_EPTYPE7_W",34545],[8,"H_LSPDDEV7_R",34545],[8,"H_LSPDDEV7_W",34545],[8,"H_MPS7_R",34545],[8,"H_MPS7_W",34545],[8,"H_ODDFRM7_R",34545],[8,"H_ODDFRM7_W",34545],[8,"W",34596],[8,"R",34596],[8,"H_DMAADDR0_R",34596],[5,"HCDMA0_SPEC",34596],[8,"H_DMAADDR0_W",34596],[8,"W",34611],[8,"R",34611],[8,"H_DMAADDR1_R",34611],[5,"HCDMA1_SPEC",34611],[8,"H_DMAADDR1_W",34611],[8,"W",34626],[8,"R",34626],[8,"H_DMAADDR2_R",34626],[5,"HCDMA2_SPEC",34626],[8,"H_DMAADDR2_W",34626],[8,"W",34641],[8,"R",34641],[8,"H_DMAADDR3_R",34641],[5,"HCDMA3_SPEC",34641],[8,"H_DMAADDR3_W",34641],[8,"W",34656],[8,"R",34656],[8,"H_DMAADDR4_R",34656],[5,"HCDMA4_SPEC",34656],[8,"H_DMAADDR4_W",34656],[8,"W",34671],[8,"R",34671],[8,"H_DMAADDR5_R",34671],[5,"HCDMA5_SPEC",34671],[8,"H_DMAADDR5_W",34671],[8,"W",34686],[8,"R",34686],[8,"H_DMAADDR6_R",34686],[5,"HCDMA6_SPEC",34686],[8,"H_DMAADDR6_W",34686],[8,"W",34701],[8,"R",34701],[8,"H_DMAADDR7_R",34701],[5,"HCDMA7_SPEC",34701],[8,"H_DMAADDR7_W",34701],[8,"R",34716],[8,"H_HCDMAB0_R",34716],[8,"R",34727],[8,"H_HCDMAB1_R",34727],[8,"R",34738],[8,"H_HCDMAB2_R",34738],[8,"R",34749],[8,"H_HCDMAB3_R",34749],[8,"R",34760],[8,"H_HCDMAB4_R",34760],[8,"R",34771],[8,"H_HCDMAB5_R",34771],[8,"R",34782],[8,"H_HCDMAB6_R",34782],[8,"R",34793],[8,"H_HCDMAB7_R",34793],[8,"W",34804],[8,"R",34804],[8,"H_DESCDMA_R",34804],[5,"HCFG_SPEC",34804],[8,"H_DESCDMA_W",34804],[8,"H_ENA32KHZS_R",34804],[8,"H_ENA32KHZS_W",34804],[8,"H_FRLISTEN_R",34804],[8,"H_FRLISTEN_W",34804],[8,"H_FSLSPCLKSEL_R",34804],[8,"H_FSLSPCLKSEL_W",34804],[8,"H_FSLSSUPP_R",34804],[8,"H_FSLSSUPP_W",34804],[8,"H_MODECHTIMEN_R",34804],[8,"H_MODECHTIMEN_W",34804],[8,"H_PERSCHEDENA_R",34804],[8,"H_PERSCHEDENA_W",34804],[8,"W",34843],[8,"R",34843],[8,"H_ACK0_R",34843],[5,"HCINT0_SPEC",34843],[8,"H_ACK0_W",34843],[8,"H_AHBERR0_R",34843],[8,"H_AHBERR0_W",34843],[8,"H_BBLERR0_R",34843],[8,"H_BBLERR0_W",34843],[8,"H_BNAINTR0_R",34843],[8,"H_BNAINTR0_W",34843],[8,"H_CHHLTD0_R",34843],[8,"H_CHHLTD0_W",34843],[8,"H_DATATGLERR0_R",34843],[8,"H_DATATGLERR0_W",34843],[8,"H_DESC_LST_ROLLINTR0_R",34843],[8,"H_DESC_LST_ROLLINTR0_W",34843],[8,"H_FRMOVRUN0_R",34843],[8,"H_FRMOVRUN0_W",34843],[8,"H_NACK0_R",34843],[8,"H_NACK0_W",34843],[8,"H_NYET0_R",34843],[8,"H_NYET0_W",34843],[8,"H_STALL0_R",34843],[8,"H_STALL0_W",34843],[8,"H_XACTERR0_R",34843],[8,"H_XACTERR0_W",34843],[8,"H_XCS_XACT_ERR0_R",34843],[8,"H_XCS_XACT_ERR0_W",34843],[8,"H_XFERCOMPL0_R",34843],[8,"H_XFERCOMPL0_W",34843],[8,"W",34910],[8,"R",34910],[8,"H_ACK1_R",34910],[5,"HCINT1_SPEC",34910],[8,"H_ACK1_W",34910],[8,"H_AHBERR1_R",34910],[8,"H_AHBERR1_W",34910],[8,"H_BBLERR1_R",34910],[8,"H_BBLERR1_W",34910],[8,"H_BNAINTR1_R",34910],[8,"H_BNAINTR1_W",34910],[8,"H_CHHLTD1_R",34910],[8,"H_CHHLTD1_W",34910],[8,"H_DATATGLERR1_R",34910],[8,"H_DATATGLERR1_W",34910],[8,"H_DESC_LST_ROLLINTR1_R",34910],[8,"H_DESC_LST_ROLLINTR1_W",34910],[8,"H_FRMOVRUN1_R",34910],[8,"H_FRMOVRUN1_W",34910],[8,"H_NACK1_R",34910],[8,"H_NACK1_W",34910],[8,"H_NYET1_R",34910],[8,"H_NYET1_W",34910],[8,"H_STALL1_R",34910],[8,"H_STALL1_W",34910],[8,"H_XACTERR1_R",34910],[8,"H_XACTERR1_W",34910],[8,"H_XCS_XACT_ERR1_R",34910],[8,"H_XCS_XACT_ERR1_W",34910],[8,"H_XFERCOMPL1_R",34910],[8,"H_XFERCOMPL1_W",34910],[8,"W",34977],[8,"R",34977],[8,"H_ACK2_R",34977],[5,"HCINT2_SPEC",34977],[8,"H_ACK2_W",34977],[8,"H_AHBERR2_R",34977],[8,"H_AHBERR2_W",34977],[8,"H_BBLERR2_R",34977],[8,"H_BBLERR2_W",34977],[8,"H_BNAINTR2_R",34977],[8,"H_BNAINTR2_W",34977],[8,"H_CHHLTD2_R",34977],[8,"H_CHHLTD2_W",34977],[8,"H_DATATGLERR2_R",34977],[8,"H_DATATGLERR2_W",34977],[8,"H_DESC_LST_ROLLINTR2_R",34977],[8,"H_DESC_LST_ROLLINTR2_W",34977],[8,"H_FRMOVRUN2_R",34977],[8,"H_FRMOVRUN2_W",34977],[8,"H_NACK2_R",34977],[8,"H_NACK2_W",34977],[8,"H_NYET2_R",34977],[8,"H_NYET2_W",34977],[8,"H_STALL2_R",34977],[8,"H_STALL2_W",34977],[8,"H_XACTERR2_R",34977],[8,"H_XACTERR2_W",34977],[8,"H_XCS_XACT_ERR2_R",34977],[8,"H_XCS_XACT_ERR2_W",34977],[8,"H_XFERCOMPL2_R",34977],[8,"H_XFERCOMPL2_W",34977],[8,"W",35044],[8,"R",35044],[8,"H_ACK3_R",35044],[5,"HCINT3_SPEC",35044],[8,"H_ACK3_W",35044],[8,"H_AHBERR3_R",35044],[8,"H_AHBERR3_W",35044],[8,"H_BBLERR3_R",35044],[8,"H_BBLERR3_W",35044],[8,"H_BNAINTR3_R",35044],[8,"H_BNAINTR3_W",35044],[8,"H_CHHLTD3_R",35044],[8,"H_CHHLTD3_W",35044],[8,"H_DATATGLERR3_R",35044],[8,"H_DATATGLERR3_W",35044],[8,"H_DESC_LST_ROLLINTR3_R",35044],[8,"H_DESC_LST_ROLLINTR3_W",35044],[8,"H_FRMOVRUN3_R",35044],[8,"H_FRMOVRUN3_W",35044],[8,"H_NACK3_R",35044],[8,"H_NACK3_W",35044],[8,"H_NYET3_R",35044],[8,"H_NYET3_W",35044],[8,"H_STALL3_R",35044],[8,"H_STALL3_W",35044],[8,"H_XACTERR3_R",35044],[8,"H_XACTERR3_W",35044],[8,"H_XCS_XACT_ERR3_R",35044],[8,"H_XCS_XACT_ERR3_W",35044],[8,"H_XFERCOMPL3_R",35044],[8,"H_XFERCOMPL3_W",35044],[8,"W",35111],[8,"R",35111],[8,"H_ACK4_R",35111],[5,"HCINT4_SPEC",35111],[8,"H_ACK4_W",35111],[8,"H_AHBERR4_R",35111],[8,"H_AHBERR4_W",35111],[8,"H_BBLERR4_R",35111],[8,"H_BBLERR4_W",35111],[8,"H_BNAINTR4_R",35111],[8,"H_BNAINTR4_W",35111],[8,"H_CHHLTD4_R",35111],[8,"H_CHHLTD4_W",35111],[8,"H_DATATGLERR4_R",35111],[8,"H_DATATGLERR4_W",35111],[8,"H_DESC_LST_ROLLINTR4_R",35111],[8,"H_DESC_LST_ROLLINTR4_W",35111],[8,"H_FRMOVRUN4_R",35111],[8,"H_FRMOVRUN4_W",35111],[8,"H_NACK4_R",35111],[8,"H_NACK4_W",35111],[8,"H_NYET4_R",35111],[8,"H_NYET4_W",35111],[8,"H_STALL4_R",35111],[8,"H_STALL4_W",35111],[8,"H_XACTERR4_R",35111],[8,"H_XACTERR4_W",35111],[8,"H_XCS_XACT_ERR4_R",35111],[8,"H_XCS_XACT_ERR4_W",35111],[8,"H_XFERCOMPL4_R",35111],[8,"H_XFERCOMPL4_W",35111],[8,"W",35178],[8,"R",35178],[8,"H_ACK5_R",35178],[5,"HCINT5_SPEC",35178],[8,"H_ACK5_W",35178],[8,"H_AHBERR5_R",35178],[8,"H_AHBERR5_W",35178],[8,"H_BBLERR5_R",35178],[8,"H_BBLERR5_W",35178],[8,"H_BNAINTR5_R",35178],[8,"H_BNAINTR5_W",35178],[8,"H_CHHLTD5_R",35178],[8,"H_CHHLTD5_W",35178],[8,"H_DATATGLERR5_R",35178],[8,"H_DATATGLERR5_W",35178],[8,"H_DESC_LST_ROLLINTR5_R",35178],[8,"H_DESC_LST_ROLLINTR5_W",35178],[8,"H_FRMOVRUN5_R",35178],[8,"H_FRMOVRUN5_W",35178],[8,"H_NACK5_R",35178],[8,"H_NACK5_W",35178],[8,"H_NYET5_R",35178],[8,"H_NYET5_W",35178],[8,"H_STALL5_R",35178],[8,"H_STALL5_W",35178],[8,"H_XACTERR5_R",35178],[8,"H_XACTERR5_W",35178],[8,"H_XCS_XACT_ERR5_R",35178],[8,"H_XCS_XACT_ERR5_W",35178],[8,"H_XFERCOMPL5_R",35178],[8,"H_XFERCOMPL5_W",35178],[8,"W",35245],[8,"R",35245],[8,"H_ACK6_R",35245],[5,"HCINT6_SPEC",35245],[8,"H_ACK6_W",35245],[8,"H_AHBERR6_R",35245],[8,"H_AHBERR6_W",35245],[8,"H_BBLERR6_R",35245],[8,"H_BBLERR6_W",35245],[8,"H_BNAINTR6_R",35245],[8,"H_BNAINTR6_W",35245],[8,"H_CHHLTD6_R",35245],[8,"H_CHHLTD6_W",35245],[8,"H_DATATGLERR6_R",35245],[8,"H_DATATGLERR6_W",35245],[8,"H_DESC_LST_ROLLINTR6_R",35245],[8,"H_DESC_LST_ROLLINTR6_W",35245],[8,"H_FRMOVRUN6_R",35245],[8,"H_FRMOVRUN6_W",35245],[8,"H_NACK6_R",35245],[8,"H_NACK6_W",35245],[8,"H_NYET6_R",35245],[8,"H_NYET6_W",35245],[8,"H_STALL6_R",35245],[8,"H_STALL6_W",35245],[8,"H_XACTERR6_R",35245],[8,"H_XACTERR6_W",35245],[8,"H_XCS_XACT_ERR6_R",35245],[8,"H_XCS_XACT_ERR6_W",35245],[8,"H_XFERCOMPL6_R",35245],[8,"H_XFERCOMPL6_W",35245],[8,"W",35312],[8,"R",35312],[8,"H_ACK7_R",35312],[5,"HCINT7_SPEC",35312],[8,"H_ACK7_W",35312],[8,"H_AHBERR7_R",35312],[8,"H_AHBERR7_W",35312],[8,"H_BBLERR7_R",35312],[8,"H_BBLERR7_W",35312],[8,"H_BNAINTR7_R",35312],[8,"H_BNAINTR7_W",35312],[8,"H_CHHLTD7_R",35312],[8,"H_CHHLTD7_W",35312],[8,"H_DATATGLERR7_R",35312],[8,"H_DATATGLERR7_W",35312],[8,"H_DESC_LST_ROLLINTR7_R",35312],[8,"H_DESC_LST_ROLLINTR7_W",35312],[8,"H_FRMOVRUN7_R",35312],[8,"H_FRMOVRUN7_W",35312],[8,"H_NACK7_R",35312],[8,"H_NACK7_W",35312],[8,"H_NYET7_R",35312],[8,"H_NYET7_W",35312],[8,"H_STALL7_R",35312],[8,"H_STALL7_W",35312],[8,"H_XACTERR7_R",35312],[8,"H_XACTERR7_W",35312],[8,"H_XCS_XACT_ERR7_R",35312],[8,"H_XCS_XACT_ERR7_W",35312],[8,"H_XFERCOMPL7_R",35312],[8,"H_XFERCOMPL7_W",35312],[8,"W",35379],[8,"R",35379],[8,"H_ACKMSK0_R",35379],[5,"HCINTMSK0_SPEC",35379],[8,"H_ACKMSK0_W",35379],[8,"H_AHBERRMSK0_R",35379],[8,"H_AHBERRMSK0_W",35379],[8,"H_BBLERRMSK0_R",35379],[8,"H_BBLERRMSK0_W",35379],[8,"H_BNAINTRMSK0_R",35379],[8,"H_BNAINTRMSK0_W",35379],[8,"H_CHHLTDMSK0_R",35379],[8,"H_CHHLTDMSK0_W",35379],[8,"H_DATATGLERRMSK0_R",35379],[8,"H_DATATGLERRMSK0_W",35379],[8,"H_DESC_LST_ROLLINTRMSK0_R",35379],[8,"H_DESC_LST_ROLLINTRMSK0_W",35379],[8,"H_FRMOVRUNMSK0_R",35379],[8,"H_FRMOVRUNMSK0_W",35379],[8,"H_NAKMSK0_R",35379],[8,"H_NAKMSK0_W",35379],[8,"H_NYETMSK0_R",35379],[8,"H_NYETMSK0_W",35379],[8,"H_STALLMSK0_R",35379],[8,"H_STALLMSK0_W",35379],[8,"H_XACTERRMSK0_R",35379],[8,"H_XACTERRMSK0_W",35379],[8,"H_XFERCOMPLMSK0_R",35379],[8,"H_XFERCOMPLMSK0_W",35379],[8,"W",35442],[8,"R",35442],[8,"H_ACKMSK1_R",35442],[5,"HCINTMSK1_SPEC",35442],[8,"H_ACKMSK1_W",35442],[8,"H_AHBERRMSK1_R",35442],[8,"H_AHBERRMSK1_W",35442],[8,"H_BBLERRMSK1_R",35442],[8,"H_BBLERRMSK1_W",35442],[8,"H_BNAINTRMSK1_R",35442],[8,"H_BNAINTRMSK1_W",35442],[8,"H_CHHLTDMSK1_R",35442],[8,"H_CHHLTDMSK1_W",35442],[8,"H_DATATGLERRMSK1_R",35442],[8,"H_DATATGLERRMSK1_W",35442],[8,"H_DESC_LST_ROLLINTRMSK1_R",35442],[8,"H_DESC_LST_ROLLINTRMSK1_W",35442],[8,"H_FRMOVRUNMSK1_R",35442],[8,"H_FRMOVRUNMSK1_W",35442],[8,"H_NAKMSK1_R",35442],[8,"H_NAKMSK1_W",35442],[8,"H_NYETMSK1_R",35442],[8,"H_NYETMSK1_W",35442],[8,"H_STALLMSK1_R",35442],[8,"H_STALLMSK1_W",35442],[8,"H_XACTERRMSK1_R",35442],[8,"H_XACTERRMSK1_W",35442],[8,"H_XFERCOMPLMSK1_R",35442],[8,"H_XFERCOMPLMSK1_W",35442],[8,"W",35505],[8,"R",35505],[8,"H_ACKMSK2_R",35505],[5,"HCINTMSK2_SPEC",35505],[8,"H_ACKMSK2_W",35505],[8,"H_AHBERRMSK2_R",35505],[8,"H_AHBERRMSK2_W",35505],[8,"H_BBLERRMSK2_R",35505],[8,"H_BBLERRMSK2_W",35505],[8,"H_BNAINTRMSK2_R",35505],[8,"H_BNAINTRMSK2_W",35505],[8,"H_CHHLTDMSK2_R",35505],[8,"H_CHHLTDMSK2_W",35505],[8,"H_DATATGLERRMSK2_R",35505],[8,"H_DATATGLERRMSK2_W",35505],[8,"H_DESC_LST_ROLLINTRMSK2_R",35505],[8,"H_DESC_LST_ROLLINTRMSK2_W",35505],[8,"H_FRMOVRUNMSK2_R",35505],[8,"H_FRMOVRUNMSK2_W",35505],[8,"H_NAKMSK2_R",35505],[8,"H_NAKMSK2_W",35505],[8,"H_NYETMSK2_R",35505],[8,"H_NYETMSK2_W",35505],[8,"H_STALLMSK2_R",35505],[8,"H_STALLMSK2_W",35505],[8,"H_XACTERRMSK2_R",35505],[8,"H_XACTERRMSK2_W",35505],[8,"H_XFERCOMPLMSK2_R",35505],[8,"H_XFERCOMPLMSK2_W",35505],[8,"W",35568],[8,"R",35568],[8,"H_ACKMSK3_R",35568],[5,"HCINTMSK3_SPEC",35568],[8,"H_ACKMSK3_W",35568],[8,"H_AHBERRMSK3_R",35568],[8,"H_AHBERRMSK3_W",35568],[8,"H_BBLERRMSK3_R",35568],[8,"H_BBLERRMSK3_W",35568],[8,"H_BNAINTRMSK3_R",35568],[8,"H_BNAINTRMSK3_W",35568],[8,"H_CHHLTDMSK3_R",35568],[8,"H_CHHLTDMSK3_W",35568],[8,"H_DATATGLERRMSK3_R",35568],[8,"H_DATATGLERRMSK3_W",35568],[8,"H_DESC_LST_ROLLINTRMSK3_R",35568],[8,"H_DESC_LST_ROLLINTRMSK3_W",35568],[8,"H_FRMOVRUNMSK3_R",35568],[8,"H_FRMOVRUNMSK3_W",35568],[8,"H_NAKMSK3_R",35568],[8,"H_NAKMSK3_W",35568],[8,"H_NYETMSK3_R",35568],[8,"H_NYETMSK3_W",35568],[8,"H_STALLMSK3_R",35568],[8,"H_STALLMSK3_W",35568],[8,"H_XACTERRMSK3_R",35568],[8,"H_XACTERRMSK3_W",35568],[8,"H_XFERCOMPLMSK3_R",35568],[8,"H_XFERCOMPLMSK3_W",35568],[8,"W",35631],[8,"R",35631],[8,"H_ACKMSK4_R",35631],[5,"HCINTMSK4_SPEC",35631],[8,"H_ACKMSK4_W",35631],[8,"H_AHBERRMSK4_R",35631],[8,"H_AHBERRMSK4_W",35631],[8,"H_BBLERRMSK4_R",35631],[8,"H_BBLERRMSK4_W",35631],[8,"H_BNAINTRMSK4_R",35631],[8,"H_BNAINTRMSK4_W",35631],[8,"H_CHHLTDMSK4_R",35631],[8,"H_CHHLTDMSK4_W",35631],[8,"H_DATATGLERRMSK4_R",35631],[8,"H_DATATGLERRMSK4_W",35631],[8,"H_DESC_LST_ROLLINTRMSK4_R",35631],[8,"H_DESC_LST_ROLLINTRMSK4_W",35631],[8,"H_FRMOVRUNMSK4_R",35631],[8,"H_FRMOVRUNMSK4_W",35631],[8,"H_NAKMSK4_R",35631],[8,"H_NAKMSK4_W",35631],[8,"H_NYETMSK4_R",35631],[8,"H_NYETMSK4_W",35631],[8,"H_STALLMSK4_R",35631],[8,"H_STALLMSK4_W",35631],[8,"H_XACTERRMSK4_R",35631],[8,"H_XACTERRMSK4_W",35631],[8,"H_XFERCOMPLMSK4_R",35631],[8,"H_XFERCOMPLMSK4_W",35631],[8,"W",35694],[8,"R",35694],[8,"H_ACKMSK5_R",35694],[5,"HCINTMSK5_SPEC",35694],[8,"H_ACKMSK5_W",35694],[8,"H_AHBERRMSK5_R",35694],[8,"H_AHBERRMSK5_W",35694],[8,"H_BBLERRMSK5_R",35694],[8,"H_BBLERRMSK5_W",35694],[8,"H_BNAINTRMSK5_R",35694],[8,"H_BNAINTRMSK5_W",35694],[8,"H_CHHLTDMSK5_R",35694],[8,"H_CHHLTDMSK5_W",35694],[8,"H_DATATGLERRMSK5_R",35694],[8,"H_DATATGLERRMSK5_W",35694],[8,"H_DESC_LST_ROLLINTRMSK5_R",35694],[8,"H_DESC_LST_ROLLINTRMSK5_W",35694],[8,"H_FRMOVRUNMSK5_R",35694],[8,"H_FRMOVRUNMSK5_W",35694],[8,"H_NAKMSK5_R",35694],[8,"H_NAKMSK5_W",35694],[8,"H_NYETMSK5_R",35694],[8,"H_NYETMSK5_W",35694],[8,"H_STALLMSK5_R",35694],[8,"H_STALLMSK5_W",35694],[8,"H_XACTERRMSK5_R",35694],[8,"H_XACTERRMSK5_W",35694],[8,"H_XFERCOMPLMSK5_R",35694],[8,"H_XFERCOMPLMSK5_W",35694],[8,"W",35757],[8,"R",35757],[8,"H_ACKMSK6_R",35757],[5,"HCINTMSK6_SPEC",35757],[8,"H_ACKMSK6_W",35757],[8,"H_AHBERRMSK6_R",35757],[8,"H_AHBERRMSK6_W",35757],[8,"H_BBLERRMSK6_R",35757],[8,"H_BBLERRMSK6_W",35757],[8,"H_BNAINTRMSK6_R",35757],[8,"H_BNAINTRMSK6_W",35757],[8,"H_CHHLTDMSK6_R",35757],[8,"H_CHHLTDMSK6_W",35757],[8,"H_DATATGLERRMSK6_R",35757],[8,"H_DATATGLERRMSK6_W",35757],[8,"H_DESC_LST_ROLLINTRMSK6_R",35757],[8,"H_DESC_LST_ROLLINTRMSK6_W",35757],[8,"H_FRMOVRUNMSK6_R",35757],[8,"H_FRMOVRUNMSK6_W",35757],[8,"H_NAKMSK6_R",35757],[8,"H_NAKMSK6_W",35757],[8,"H_NYETMSK6_R",35757],[8,"H_NYETMSK6_W",35757],[8,"H_STALLMSK6_R",35757],[8,"H_STALLMSK6_W",35757],[8,"H_XACTERRMSK6_R",35757],[8,"H_XACTERRMSK6_W",35757],[8,"H_XFERCOMPLMSK6_R",35757],[8,"H_XFERCOMPLMSK6_W",35757],[8,"W",35820],[8,"R",35820],[8,"H_ACKMSK7_R",35820],[5,"HCINTMSK7_SPEC",35820],[8,"H_ACKMSK7_W",35820],[8,"H_AHBERRMSK7_R",35820],[8,"H_AHBERRMSK7_W",35820],[8,"H_BBLERRMSK7_R",35820],[8,"H_BBLERRMSK7_W",35820],[8,"H_BNAINTRMSK7_R",35820],[8,"H_BNAINTRMSK7_W",35820],[8,"H_CHHLTDMSK7_R",35820],[8,"H_CHHLTDMSK7_W",35820],[8,"H_DATATGLERRMSK7_R",35820],[8,"H_DATATGLERRMSK7_W",35820],[8,"H_DESC_LST_ROLLINTRMSK7_R",35820],[8,"H_DESC_LST_ROLLINTRMSK7_W",35820],[8,"H_FRMOVRUNMSK7_R",35820],[8,"H_FRMOVRUNMSK7_W",35820],[8,"H_NAKMSK7_R",35820],[8,"H_NAKMSK7_W",35820],[8,"H_NYETMSK7_R",35820],[8,"H_NYETMSK7_W",35820],[8,"H_STALLMSK7_R",35820],[8,"H_STALLMSK7_W",35820],[8,"H_XACTERRMSK7_R",35820],[8,"H_XACTERRMSK7_W",35820],[8,"H_XFERCOMPLMSK7_R",35820],[8,"H_XFERCOMPLMSK7_W",35820],[8,"W",35883],[8,"R",35883],[8,"H_DOPNG0_R",35883],[5,"HCTSIZ0_SPEC",35883],[8,"H_DOPNG0_W",35883],[8,"H_PID0_R",35883],[8,"H_PID0_W",35883],[8,"H_PKTCNT0_R",35883],[8,"H_PKTCNT0_W",35883],[8,"H_XFERSIZE0_R",35883],[8,"H_XFERSIZE0_W",35883],[8,"W",35910],[8,"R",35910],[8,"H_DOPNG1_R",35910],[5,"HCTSIZ1_SPEC",35910],[8,"H_DOPNG1_W",35910],[8,"H_PID1_R",35910],[8,"H_PID1_W",35910],[8,"H_PKTCNT1_R",35910],[8,"H_PKTCNT1_W",35910],[8,"H_XFERSIZE1_R",35910],[8,"H_XFERSIZE1_W",35910],[8,"W",35937],[8,"R",35937],[8,"H_DOPNG2_R",35937],[5,"HCTSIZ2_SPEC",35937],[8,"H_DOPNG2_W",35937],[8,"H_PID2_R",35937],[8,"H_PID2_W",35937],[8,"H_PKTCNT2_R",35937],[8,"H_PKTCNT2_W",35937],[8,"H_XFERSIZE2_R",35937],[8,"H_XFERSIZE2_W",35937],[8,"W",35964],[8,"R",35964],[8,"H_DOPNG3_R",35964],[5,"HCTSIZ3_SPEC",35964],[8,"H_DOPNG3_W",35964],[8,"H_PID3_R",35964],[8,"H_PID3_W",35964],[8,"H_PKTCNT3_R",35964],[8,"H_PKTCNT3_W",35964],[8,"H_XFERSIZE3_R",35964],[8,"H_XFERSIZE3_W",35964],[8,"W",35991],[8,"R",35991],[8,"H_DOPNG4_R",35991],[5,"HCTSIZ4_SPEC",35991],[8,"H_DOPNG4_W",35991],[8,"H_PID4_R",35991],[8,"H_PID4_W",35991],[8,"H_PKTCNT4_R",35991],[8,"H_PKTCNT4_W",35991],[8,"H_XFERSIZE4_R",35991],[8,"H_XFERSIZE4_W",35991],[8,"W",36018],[8,"R",36018],[8,"H_DOPNG5_R",36018],[5,"HCTSIZ5_SPEC",36018],[8,"H_DOPNG5_W",36018],[8,"H_PID5_R",36018],[8,"H_PID5_W",36018],[8,"H_PKTCNT5_R",36018],[8,"H_PKTCNT5_W",36018],[8,"H_XFERSIZE5_R",36018],[8,"H_XFERSIZE5_W",36018],[8,"W",36045],[8,"R",36045],[8,"H_DOPNG6_R",36045],[5,"HCTSIZ6_SPEC",36045],[8,"H_DOPNG6_W",36045],[8,"H_PID6_R",36045],[8,"H_PID6_W",36045],[8,"H_PKTCNT6_R",36045],[8,"H_PKTCNT6_W",36045],[8,"H_XFERSIZE6_R",36045],[8,"H_XFERSIZE6_W",36045],[8,"W",36072],[8,"R",36072],[8,"H_DOPNG7_R",36072],[5,"HCTSIZ7_SPEC",36072],[8,"H_DOPNG7_W",36072],[8,"H_PID7_R",36072],[8,"H_PID7_W",36072],[8,"H_PKTCNT7_R",36072],[8,"H_PKTCNT7_W",36072],[8,"H_XFERSIZE7_R",36072],[8,"H_XFERSIZE7_W",36072],[8,"W",36099],[8,"R",36099],[8,"FRINT_R",36099],[5,"HFIR_SPEC",36099],[8,"FRINT_W",36099],[8,"HFIRRLDCTRL_R",36099],[8,"HFIRRLDCTRL_W",36099],[8,"W",36118],[8,"R",36118],[8,"HFLBADDR_R",36118],[5,"HFLBADDR_SPEC",36118],[8,"HFLBADDR_W",36118],[8,"R",36133],[8,"FRNUM_R",36133],[8,"FRREM_R",36133],[8,"W",36146],[8,"R",36146],[8,"PRTCONNDET_R",36146],[5,"HPRT_SPEC",36146],[8,"PRTCONNDET_W",36146],[8,"PRTCONNSTS_R",36146],[8,"PRTENA_R",36146],[8,"PRTENA_W",36146],[8,"PRTENCHNG_R",36146],[8,"PRTENCHNG_W",36146],[8,"PRTLNSTS_R",36146],[8,"PRTOVRCURRACT_R",36146],[8,"PRTOVRCURRCHNG_R",36146],[8,"PRTOVRCURRCHNG_W",36146],[8,"PRTPWR_R",36146],[8,"PRTPWR_W",36146],[8,"PRTRES_R",36146],[8,"PRTRES_W",36146],[8,"PRTRST_R",36146],[8,"PRTRST_W",36146],[8,"PRTSPD_R",36146],[8,"PRTSUSP_R",36146],[8,"PRTSUSP_W",36146],[8,"PRTTSTCTL_R",36146],[8,"PRTTSTCTL_W",36146],[8,"W",36201],[8,"R",36201],[8,"PTXFSIZE_R",36201],[5,"HPTXFSIZ_SPEC",36201],[8,"PTXFSIZE_W",36201],[8,"PTXFSTADDR_R",36201],[8,"PTXFSTADDR_W",36201],[8,"R",36220],[8,"PTXFSPCAVAIL_R",36220],[8,"PTXQSPCAVAIL_R",36220],[8,"PTXQTOP_R",36220],[8,"W",36235],[8,"R",36235],[8,"GATEHCLK_R",36235],[5,"PCGCCTL_SPEC",36235],[8,"GATEHCLK_W",36235],[8,"L1SUSPENDED_R",36235],[8,"PHYSLEEP_R",36235],[8,"PWRCLMP_R",36235],[8,"PWRCLMP_W",36235],[8,"RESETAFTERSUSP_R",36235],[8,"RESETAFTERSUSP_W",36235],[8,"RSTPDWNMODULE_R",36235],[8,"RSTPDWNMODULE_W",36235],[8,"STOPPCLK_R",36235],[8,"STOPPCLK_W",36235],[8,"DATE",36270],[8,"OTG_CONF",36270],[8,"TEST_CONF",36270],[8,"W",36287],[8,"R",36287],[8,"USB_WRAP_DATE_R",36287],[5,"DATE_SPEC",36287],[8,"USB_WRAP_DATE_W",36287],[8,"R",36302],[8,"AHB_CLK_FORCE_ON_R",36302],[8,"W",36302],[5,"OTG_CONF_SPEC",36302],[8,"AHB_CLK_FORCE_ON_W",36302],[8,"CLK_EN_R",36302],[8,"CLK_EN_W",36302],[8,"DBNCE_FLTR_BYPASS_R",36302],[8,"DBNCE_FLTR_BYPASS_W",36302],[8,"DFIFO_FORCE_PD_R",36302],[8,"DFIFO_FORCE_PD_W",36302],[8,"DFIFO_FORCE_PU_R",36302],[8,"DFIFO_FORCE_PU_W",36302],[8,"DM_PULLDOWN_R",36302],[8,"DM_PULLDOWN_W",36302],[8,"DM_PULLUP_R",36302],[8,"DM_PULLUP_W",36302],[8,"DP_PULLDOWN_R",36302],[8,"DP_PULLDOWN_W",36302],[8,"DP_PULLUP_R",36302],[8,"DP_PULLUP_W",36302],[8,"EXCHG_PINS_R",36302],[8,"EXCHG_PINS_W",36302],[8,"EXCHG_PINS_OVERRIDE_R",36302],[8,"EXCHG_PINS_OVERRIDE_W",36302],[8,"PAD_PULL_OVERRIDE_R",36302],[8,"PAD_PULL_OVERRIDE_W",36302],[8,"PHY_CLK_FORCE_ON_R",36302],[8,"PHY_CLK_FORCE_ON_W",36302],[8,"PHY_SEL_R",36302],[8,"PHY_SEL_W",36302],[8,"PHY_TX_EDGE_SEL_R",36302],[8,"PHY_TX_EDGE_SEL_W",36302],[8,"PULLUP_VALUE_R",36302],[8,"PULLUP_VALUE_W",36302],[8,"SRP_SESSEND_OVERRIDE_R",36302],[8,"SRP_SESSEND_OVERRIDE_W",36302],[8,"SRP_SESSEND_VALUE_R",36302],[8,"SRP_SESSEND_VALUE_W",36302],[8,"USB_PAD_ENABLE_R",36302],[8,"USB_PAD_ENABLE_W",36302],[8,"VREF_OVERRIDE_R",36302],[8,"VREF_OVERRIDE_W",36302],[8,"VREFH_R",36302],[8,"VREFH_W",36302],[8,"VREFL_R",36302],[8,"VREFL_W",36302],[8,"W",36401],[8,"R",36401],[8,"TEST_ENABLE_R",36401],[5,"TEST_CONF_SPEC",36401],[8,"TEST_ENABLE_W",36401],[8,"TEST_RX_DM_R",36401],[8,"TEST_RX_DP_R",36401],[8,"TEST_RX_RCV_R",36401],[8,"TEST_TX_DM_R",36401],[8,"TEST_TX_DM_W",36401],[8,"TEST_TX_DP_R",36401],[8,"TEST_TX_DP_W",36401],[8,"TEST_USB_OE_R",36401],[8,"TEST_USB_OE_W",36401],[8,"DATE",36434],[8,"DESTINATION",36434],[8,"DESTROY",36434],[8,"LINESIZE",36434],[8,"PHYSICAL_ADDRESS",36434],[8,"PLAIN_",36434],[8,"RELEASE",36434],[8,"STATE",36434],[8,"TRIGGER",36434],[8,"R",36470],[8,"DATE_R",36470],[8,"W",36481],[8,"R",36481],[8,"DESTINATION_R",36481],[5,"DESTINATION_SPEC",36481],[8,"DESTINATION_W",36481],[8,"W",36496],[5,"DESTROY_SPEC",36496],[8,"DESTROY_W",36496],[8,"W",36508],[8,"R",36508],[8,"LINESIZE_R",36508],[5,"LINESIZE_SPEC",36508],[8,"LINESIZE_W",36508],[8,"W",36523],[8,"R",36523],[8,"PHYSICAL_ADDRESS_R",36523],[5,"PHYSICAL_ADDRESS_SPEC",36523],[8,"PHYSICAL_ADDRESS_W",36523],[8,"W",36538],[8,"R",36538],[8,"PLAIN_R",36538],[5,"PLAIN__SPEC",36538],[8,"PLAIN_W",36538],[8,"W",36553],[5,"RELEASE_SPEC",36553],[8,"RELEASE_W",36553],[8,"R",36565],[8,"STATE_R",36565],[8,"W",36576],[5,"TRIGGER_SPEC",36576],[8,"TRIGGER_W",36576],[5,"H__SPEC",963],[5,"STATE_SPEC",1091],[5,"T0__SPEC",1102],[5,"FILTER_STATUS_SPEC",1525],[5,"INT_RAW_SPEC",1625],[5,"INT_ST_SPEC",1642],[5,"SAR1_STATUS_SPEC",1719],[5,"SAR2_STATUS_SPEC",1790],[5,"IN_SCAN_SPEC",1965],[5,"INTR_RAW_SPEC",2002],[5,"INTR_ST_SPEC",2113],[5,"OUT_SCAN_SPEC",2233],[5,"C_MEM_SPEC",2289],[5,"QUERY_BUSY_SPEC",2327],[5,"QUERY_CHECK_SPEC",2338],[5,"QUERY_KEY_WRONG_SPEC",2351],[5,"X_MEM_SPEC",2398],[5,"Z_MEM_SPEC",2409],[5,"INT_RAW_SPEC",2711],[5,"INT_ST_SPEC",2724],[5,"RD_KEY0_DATA_SPEC",2767],[5,"RD_KEY1_DATA_SPEC",2778],[5,"RD_KEY2_DATA_SPEC",2789],[5,"RD_KEY3_DATA_SPEC",2800],[5,"RD_KEY4_DATA_SPEC",2811],[5,"RD_KEY5_DATA_SPEC",2822],[5,"RD_MAC_SPI_SYS_0_SPEC",2833],[5,"RD_MAC_SPI_SYS_1_SPEC",2844],[5,"RD_MAC_SPI_SYS_2_SPEC",2857],[5,"RD_MAC_SPI_SYS_3_SPEC",2868],[5,"RD_MAC_SPI_SYS_4_SPEC",2881],[5,"RD_MAC_SPI_SYS_5_SPEC",2892],[5,"RD_REPEAT_DATA0_SPEC",2903],[5,"RD_REPEAT_DATA1_SPEC",2956],[5,"RD_REPEAT_DATA2_SPEC",2999],[5,"RD_REPEAT_DATA3_SPEC",3026],[5,"RD_REPEAT_DATA4_SPEC",3059],[5,"RD_REPEAT_ERR0_SPEC",3070],[5,"RD_REPEAT_ERR1_SPEC",3123],[5,"RD_REPEAT_ERR2_SPEC",3166],[5,"RD_REPEAT_ERR3_SPEC",3193],[5,"RD_REPEAT_ERR4_SPEC",3226],[5,"RD_RS_ERR0_SPEC",3237],[5,"RD_RS_ERR1_SPEC",3278],[5,"RD_SYS_DATA_PART1__SPEC",3295],[5,"RD_SYS_DATA_PART2__SPEC",3306],[5,"RD_USR_DATA_SPEC",3344],[5,"RD_WR_DIS_SPEC",3355],[5,"STATUS_SPEC",3366],[5,"CACHE_DBG_STATUS0_SPEC",3855],[5,"CACHE_DBG_STATUS1_SPEC",3904],[5,"DBUS0_ABANDON_CNT_SPEC",4076],[5,"DBUS0_ACS_CNT_SPEC",4087],[5,"DBUS0_ACS_MISS_CNT_SPEC",4098],[5,"DBUS0_ACS_WB_CNT_SPEC",4109],[5,"DBUS1_ABANDON_CNT_SPEC",4120],[5,"DBUS1_ACS_CNT_SPEC",4131],[5,"DBUS1_ACS_MISS_CNT_SPEC",4142],[5,"DBUS1_ACS_WB_CNT_SPEC",4153],[5,"DBUS2_ABANDON_CNT_SPEC",4164],[5,"DBUS2_ACS_CNT_SPEC",4175],[5,"DBUS2_ACS_MISS_CNT_SPEC",4186],[5,"DBUS2_ACS_WB_CNT_SPEC",4197],[5,"DC_PRELOAD_CNT_SPEC",4208],[5,"DC_PRELOAD_EVICT_CNT_SPEC",4219],[5,"DC_PRELOAD_MISS_CNT_SPEC",4230],[5,"IBUS0_ABANDON_CNT_SPEC",4241],[5,"IBUS0_ACS_CNT_SPEC",4252],[5,"IBUS0_ACS_MISS_CNT_SPEC",4263],[5,"IBUS1_ABANDON_CNT_SPEC",4274],[5,"IBUS1_ACS_CNT_SPEC",4285],[5,"IBUS1_ACS_MISS_CNT_SPEC",4296],[5,"IBUS2_ABANDON_CNT_SPEC",4307],[5,"IBUS2_ACS_CNT_SPEC",4318],[5,"IBUS2_ACS_MISS_CNT_SPEC",4329],[5,"IC_PRELOAD_CNT_SPEC",4340],[5,"IC_PRELOAD_MISS_CNT_SPEC",4351],[5,"PRO_CACHE_MMU_FAULT_CONTENT_SPEC",4376],[5,"PRO_CACHE_MMU_FAULT_VADDR_SPEC",4389],[5,"PRO_CACHE_STATE_SPEC",4423],[5,"PRO_DCACHE_REJECT_ST_SPEC",4774],[5,"PRO_DCACHE_REJECT_VADDR_SPEC",4787],[5,"PRO_ICACHE_REJECT_ST_SPEC",5143],[5,"PRO_ICACHE_REJECT_VADDR_SPEC",5156],[5,"CPUSDIO_INT_SPEC",5751],[5,"CPUSDIO_INT1_SPEC",5762],[5,"IN1_SPEC",5901],[5,"PCPU_INT_SPEC",6005],[5,"PCPU_INT1_SPEC",6016],[5,"PCPU_NMI_INT_SPEC",6027],[5,"PCPU_NMI_INT1_SPEC",6038],[5,"STATUS_NEXT_SPEC",6172],[5,"STATUS_NEXT1_SPEC",6183],[5,"STRAP_SPEC",6218],[5,"QUERY_BUSY_SPEC",6406],[5,"QUERY_ERROR_SPEC",6417],[5,"RD_RESULT__SPEC",6428],[5,"INT_RAW_SPEC",6976],[5,"INT_STATUS_SPEC",7019],[5,"SR_SPEC",7321],[5,"IN_EOF_DES_ADDR_SPEC",7823],[5,"INLINK_DSCR_SPEC",7880],[5,"INLINK_DSCR_BF0_SPEC",7891],[5,"INLINK_DSCR_BF1_SPEC",7902],[5,"INT_RAW_SPEC",8042],[5,"INT_ST_SPEC",8087],[5,"LC_STATE0_SPEC",8226],[5,"LC_STATE1_SPEC",8247],[5,"OUT_EOF_BFR_DES_ADDR_SPEC",8268],[5,"OUT_EOF_DES_ADDR_SPEC",8279],[5,"OUTLINK_DSCR_SPEC",8338],[5,"OUTLINK_DSCR_BF0_SPEC",8349],[5,"OUTLINK_DSCR_BF1_SPEC",8360],[5,"STATE_SPEC",8452],[5,"PRO_INTR_STATUS_0_SPEC",9322],[5,"PRO_INTR_STATUS_1_SPEC",9333],[5,"PRO_INTR_STATUS_2_SPEC",9344],[5,"CH_DUTY_R_SPEC",13069],[5,"INT_RAW_SPEC",13270],[5,"INT_ST_SPEC",13319],[5,"TIMER_VALUE_SPEC",13401],[5,"INT_RAW_SPEC",13585],[5,"INT_ST_SPEC",13602],[5,"U_CNT_SPEC",13619],[5,"U_STATUS_SPEC",13739],[5,"APB_PERIPHERAL_STATUS_SPEC",14020],[5,"CPU_PERIPHERAL_STATUS_SPEC",14193],[5,"DMA_APB_I_3_SPEC",14318],[5,"DMA_RX_I_3_SPEC",14428],[5,"DMA_TX_I_3_SPEC",14538],[5,"PRO_AHB_4_SPEC",14753],[5,"PRO_CACHE_3_SPEC",14845],[5,"PRO_CACHE_4_SPEC",14856],[5,"PRO_DPORT_7_SPEC",15002],[5,"PRO_DRAM0_4_SPEC",15143],[5,"PRO_IRAM0_5_SPEC",15327],[5,"CHADDR_SPEC",15573],[5,"CHSTATUS_SPEC",15716],[5,"INT_RAW_SPEC",15872],[5,"INT_ST_SPEC",15916],[5,"DATA_SPEC",16029],[5,"CLEAN_SPEC",16101],[5,"IDLE_SPEC",16154],[5,"M_MEM_SPEC",16180],[5,"X_MEM_SPEC",16286],[5,"Y_MEM_SPEC",16296],[5,"Z_MEM_SPEC",16306],[5,"DIAG0_SPEC",16898],[5,"EXT_WAKEUP1_STATUS_SPEC",17175],[5,"INT_RAW_RTC_SPEC",17431],[5,"INT_ST_RTC_SPEC",17480],[5,"LOW_POWER_ST_SPEC",17529],[5,"SLP_REJECT_CAUSE_SPEC",18077],[5,"SLP_WAKEUP_CAUSE_SPEC",18143],[5,"TIME_HIGH0_SPEC",18372],[5,"TIME_HIGH1_SPEC",18383],[5,"TIME_LOW0_SPEC",18394],[5,"TIME_LOW1_SPEC",18405],[5,"INT_RAW_SPEC",19419],[5,"INT_ST_SPEC",19446],[5,"STATUS_SPEC",19567],[5,"RTC_GPIO_IN_SPEC",19926],[5,"SAR_COCPU_DEBUG_SPEC",20728],[5,"SAR_COCPU_INT_RAW_SPEC",20822],[5,"SAR_COCPU_INT_ST_SPEC",20849],[5,"SAR_READER1_STATUS_SPEC",21295],[5,"SAR_READER2_STATUS_SPEC",21341],[5,"SAR_TOUCH_STATUS0_SPEC",21484],[5,"SAR_TOUCH_STATUS1_SPEC",21497],[5,"SAR_TOUCH_STATUS10_SPEC",21510],[5,"SAR_TOUCH_STATUS11_SPEC",21523],[5,"SAR_TOUCH_STATUS12_SPEC",21536],[5,"SAR_TOUCH_STATUS13_SPEC",21549],[5,"SAR_TOUCH_STATUS14_SPEC",21562],[5,"SAR_TOUCH_STATUS15_SPEC",21575],[5,"SAR_TOUCH_STATUS16_SPEC",21588],[5,"SAR_TOUCH_STATUS2_SPEC",21605],[5,"SAR_TOUCH_STATUS3_SPEC",21618],[5,"SAR_TOUCH_STATUS4_SPEC",21631],[5,"SAR_TOUCH_STATUS5_SPEC",21644],[5,"SAR_TOUCH_STATUS6_SPEC",21657],[5,"SAR_TOUCH_STATUS7_SPEC",21670],[5,"SAR_TOUCH_STATUS8_SPEC",21683],[5,"SAR_TOUCH_STATUS9_SPEC",21696],[5,"BUSY_SPEC",22056],[5,"DMA_INSTATUS_SPEC",22883],[5,"DMA_OUTSTATUS_SPEC",23191],[5,"IN_ERR_EOF_DES_ADDR_SPEC",23346],[5,"IN_SUC_EOF_DES_ADDR_SPEC",23357],[5,"INLINK_DSCR_SPEC",23368],[5,"INLINK_DSCR_BF0_SPEC",23379],[5,"INLINK_DSCR_BF1_SPEC",23390],[5,"OUT_EOF_BFR_DES_ADDR_SPEC",23681],[5,"OUT_EOF_DES_ADDR_SPEC",23692],[5,"OUTLINK_DSCR_SPEC",23703],[5,"OUTLINK_DSCR_BF0_SPEC",23714],[5,"OUTLINK_DSCR_BF1_SPEC",23725],[5,"SPI_MEM_REJECT_ADDR_SPEC",24880],[5,"RTC_FASTMEM_CRC_SPEC",26112],[5,"INT_RAW_SPEC",26335],[5,"UNIT0_VALUE_HI_SPEC",26585],[5,"UNIT0_VALUE_LO_SPEC",26596],[5,"INT_RAW_TIMERS_SPEC",26795],[5,"INT_ST_TIMERS_SPEC",26812],[5,"LACTHI_SPEC",26914],[5,"LACTLO_SPEC",26925],[5,"RTCCALICFG1_SPEC",27049],[5,"THI_SPEC",27156],[5,"TLO_SPEC",27182],[5,"ARB_LOST_CAP_SPEC",27500],[5,"ERR_CODE_CAP_SPEC",27787],[5,"INT_RAW_SPEC",27856],[5,"RX_MESSAGE_CNT_SPEC",27921],[5,"STATUS_SPEC",27932],[5,"FSM_STATUS_SPEC",28392],[5,"HIGHPULSE_SPEC",28405],[5,"INT_RAW_SPEC",28595],[5,"INT_ST_SPEC",28644],[5,"LOWPULSE_SPEC",28693],[5,"MEM_RX_STATUS_SPEC",28739],[5,"MEM_TX_STATUS_SPEC",28752],[5,"NEGPULSE_SPEC",28765],[5,"POSPULSE_SPEC",28776],[5,"RXD_CNT_SPEC",28826],[5,"STATUS_SPEC",28852],[5,"DMA_IN_DSCR_SPEC",29248],[5,"DMA_IN_DSCR_BF0_SPEC",29259],[5,"DMA_IN_ERR_EOF_DES_ADDR_SPEC",29270],[5,"DMA_IN_STATUS_SPEC",29331],[5,"DMA_IN_SUC_EOF_DES_ADDR_SPEC",29346],[5,"DMA_OUT_DSCR_SPEC",29357],[5,"DMA_OUT_DSCR_BF0_SPEC",29368],[5,"DMA_OUT_EOF_BFR_DES_ADDR_SPEC",29379],[5,"DMA_OUT_EOF_DES_ADDR_SPEC",29390],[5,"DMA_OUT_STATUS_SPEC",29449],[5,"INT_RAW_SPEC",29755],[5,"INT_ST_SPEC",29798],[5,"RX_HEAD_SPEC",30093],[5,"STATE0_SPEC",30104],[5,"STATE1_SPEC",30123],[5,"DAINT_SPEC",30654],[5,"DIEPDMAB0_SPEC",31288],[5,"DIEPDMAB1_SPEC",31299],[5,"DIEPDMAB2_SPEC",31310],[5,"DIEPDMAB3_SPEC",31321],[5,"DIEPDMAB4_SPEC",31332],[5,"DIEPDMAB5_SPEC",31343],[5,"DIEPDMAB6_SPEC",31354],[5,"DSTS_SPEC",33277],[5,"DTXFSTS0_SPEC",33335],[5,"DTXFSTS1_SPEC",33346],[5,"DTXFSTS2_SPEC",33357],[5,"DTXFSTS3_SPEC",33368],[5,"DTXFSTS4_SPEC",33379],[5,"DTXFSTS5_SPEC",33390],[5,"DTXFSTS6_SPEC",33401],[5,"GHWCFG1_SPEC",33508],[5,"GHWCFG2_SPEC",33519],[5,"GHWCFG3_SPEC",33556],[5,"GHWCFG4_SPEC",33589],[5,"GNPTXSTS_SPEC",33873],[5,"GRXSTSP_SPEC",34054],[5,"GRXSTSR_SPEC",34073],[5,"GSNPSID_SPEC",34092],[5,"HAINT_SPEC",34162],[5,"HCDMAB0_SPEC",34716],[5,"HCDMAB1_SPEC",34727],[5,"HCDMAB2_SPEC",34738],[5,"HCDMAB3_SPEC",34749],[5,"HCDMAB4_SPEC",34760],[5,"HCDMAB5_SPEC",34771],[5,"HCDMAB6_SPEC",34782],[5,"HCDMAB7_SPEC",34793],[5,"HFNUM_SPEC",36133],[5,"HPTXSTS_SPEC",36220],[5,"DATE_SPEC",36470],[5,"STATE_SPEC",36565]],"b":[]}],\
["esp_hal",{"doc":"<code>no_std</code> HAL implementations for the peripherals which are …","t":"GEFEPEEEEEEEEECCNNNNCNECCQQQQCXNNNNNNHCCCCNNCNNCENCCCCCCNCCCCCCNCCCCCNCNNNNCNNCCNEEFFFFKPTPPTPPGRPGNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCFKGKFFGPPPPTPPGPNNNONNNNNNNNNNNNONNNNNNNNNNNNNNNNNNNNNNNNNNMONONNNNNNNNNNNNNNNNNNFFNNNNNNNNNNNNNNNNNNKPPPFFGPPGONNNNNNNNNNNNONNNMNNNNNNNNNNNNNNNNNNNNNNNNNOFNNNNNNNNNNNNNPKPFFFKPFFFGGGKKTPPFFFFFKFKKPPKPPRKKPKKRKKPFFFFFKPFFFFFKKKRKKOOMMNNOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOOOOMMNNNNMMNNNNNMNNNMNNNNNNNNNNNOONMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNMNMMNNMNNNMNNNMNNNMNNNOMMNNNNMMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMMNNNNMMNNNNNMMMMNNNNMNNNMMNNNNMMNNNNNMMNNMNNNMNNNMNNNMNNNMNNNNMNNNNOOMMNNNNMMNNNNNMMNNMNNNMNNNNMNMMNNNNMNMNOONMNNNMNNNMNNNONNMNNNMNNNMNNNMNNNMNNNMNNNMNNNMNNNOOMNNNMNNNMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOONNNNNNNNNNNNNNNNNNNNNNNNNMMNNNNMMNNNNNMMNNMNNNMNNNMMOOSSSSSSSSSSSSSSSSSSSFFSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSNNNNNNNNNNNNNNNNNNNNNNFGFKPFRPPGGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPFPPPPPPPPPPPPPPPIFIIFIFIFIFIFIFIFIFIFIFFIIFIFIFIFIFIFFIIFIFIFIFIFIFIFIFIFIFFIIFIFIFIFIFIFIFFIFIFIFIFIFFKPPPPPPPPPPPPPPPPPPPPPPPSFFKGRFFPPPPPPPPPSSISSFFKGIPPPPPPPPPPPPPPPPPPPPKRFFFFPPPPPPPPFKFKKKPPGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPRPPPPPPPPPPPPPPPPPFSNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNHMNNMNNHMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNNMNNMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNNMNNNNNNNNNNNMNNNMNNOCMNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNMNNMNNNNNNMNNMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNKFNNNNNMNNNNNNGFGPPPPPPGPPPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPGPPFKPNNNNNNNNNNNNNMNNNNNNNNNNNMNNNMMMMNNNNNNNNNNNNNNNNNPPGPGFKKFFFKKFPPKGPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOONNNNNNNNNNNNNNMNMNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNMNMNGGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPGPPPNNNNNNHNNNHHNNNNNNNNHNNNHNNNNNNNNNNNPFGFKNNNNNNCNNNNNNNNNNNNNCNNNNNNNNNFPPPPPPPPPKKPPPPGPGGPPNNNNNNNNNNNCMNMNMNNNNNNNNNNNNNNNMNMNNMNMNMNMNNNNNNNNNNNNNFPGPNNNNNNONNNNNNOONNNNNNPRPGGGFPPPPKKKNNNNNNNNNNNCMNMNNNNNNNNNNNMNMNMNMNMNNNNNMNNNNNNNNNNNNNNMNFGPPPPPPPPPPPPPPNNNNONNONNONNNNNNNNNNFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFNNCNNNNNNNCFPPFGPPGPPPGFPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNONNNNNNOOOOONNNNNNNNNNNNNNNNNNNNFGFPPPPPGPPFPPPPGNNNNNNNNNNNNNNNNNNNNNNNNNNONNNNNNNNNNNNNNNOONNNNNNNNOONNNOOOONNNNNNNNNNNNNNNNNNNORKFNNMNNNNNNNNNNNNFOFOFOPPPPPPPPFOFOPPFOPFOFOFOPFOPPPPFOPPPPFOFOFOFOPPFOPPPPFOFOGFOPFOFOPFOPPPPPPPPFOTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTFFOPFOFOPPFOFOPPPPPFOPPPFOPFOPFOPPFOPPFOPPFOFOFOPPPPPPPPPPPPPPPPPPPPPFOFOFOPFOPFOPPFOPPFOPFOFOPFOPPPPFONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNRRRRRRRRRRRRRRRRRRRRRMMMMRRRRRRRRKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKEEEEEEEEEEEEEEEEKKKKNNMMMMMMMMMMMMMMXMMMMMMMMMMXMMMMMMMMQQMMMMMMMMEXMMMMMMMMMMMMMMMMMNMMMMMMMMMMMNSSHPPPPPPPGPPPPPPNNNNNHHNHHNNNFFGPPFFKFKFFPKFKPNNNNNNNNNNNNNNNNNNOOOOOOOOOOOOOONNNNNNNNNNONNNNNNNNNNNNNNNOOONNNNNNNNNNOOOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFNNNNNNNNNNNNNNNNCCHHHHHHFFNNNNNNHNNNNNNNNNNNNNNNNNNNNNNNRKRFKFFFNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPPPPPPPPPFFGPPPFGPPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHNNNNHNNNNNNNNNOHHNNNNNNNNNNNNNNNNNPPPPPPPFGNNNNNNNNNNNNNNNNNNNNNNPPKGPFFKKPPPPPPPGGPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPGPPPPPPPPPPPPPPPPRKKKKPPFNNNNNNNNNNNNMCNNMNNNNNNNNNNMMNNCMNNNNNNMMNNNMMMMMMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNFFFKKNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMMNNEEEEPPFPPPPPPRPGPFKGPPPGPPPPFPPFKFPPPPPPPMNNNNNNNNNNNNNNNNNONOMNMNNNNNNNNNMNNNNNNNNNONNMNMNOMNNNNNNNNNNNNNNNNNNNNNNNNFTFFTFOOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPGKFFFPFKPFNNNNNNNNNNNNNMNNNMMNNNNNMNNNMNNNNNNNNNNNNNNNNNNMNNMNNMNNMNNMNNNNNMNNMMNNMNNMNNMNNMNNMNNNNNOONNNNNNNNNNNNNNNNNNMNNNOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOFNNNNNNNNNPPPPGPPPGFTKTTFFFONNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNONNONNNNNNNNNNNNOONNNNNNIPFFTKGPFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNFGKPFFKFFNNNNNNNNNNNNNNNCMNNMNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNMNNMONMNNNNNNNNNNNNNNNNONMNNNNNNMNNNNNNNNNFFGPPPPGPPPPPPGNONNNNNNNNNNONNNNONONNNNNNNNNNNNNONNNNNNONNNOONONNNNNNNNNNNNNNNNPFGNNNNNNNNNNNNNNNNNN","n":["Cpu","Delay","FlashSafeDma","IO","ProCpu","Rmt","Rng","Rtc","Rwdt","Timer","Uart","UartRx","UartTx","adc","aes","analog","borrow","borrow","borrow_mut","borrow_mut","clock","clone","dac","delay","dma","dma_buffers","dma_circular_buffers","dma_circular_descriptors","dma_descriptors","efuse","entry","eq","fmt","free","from","from","from_repr","get_core","gpio","hmac","i2c","i2s","inner","inner_mut","interrupt","into","into","ledc","macros","new","otg_fs","pcnt","peripheral","peripherals","prelude","psram","read","reset","rmt","rng","rom","rsa","rtc_cntl","send","sha","spi","system","systimer","timer","transfer","trapframe","try_from","try_from","try_into","try_into","twai","type_id","type_id","uart","ulp_core","write","xtensa_lx","xtensa_lx_rt","Aes","Aes128","Aes192","Aes256","AesFlavour","BigEndian","DECRYPT_MODE","Decryption128","Decryption256","ENCRYPT_MODE","Encryption128","Encryption256","Endianness","KeyType","LittleEndian","Mode","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","from","from","from","from","from","from","into","into","into","into","into","into","new","process","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","write_endianness","adc","dac","ADC","AdcCalScheme","AdcCalSource","AdcChannel","AdcConfig","AdcPin","Attenuation","Attenuation0dB","Attenuation11dB","Attenuation2p5dB","Attenuation6dB","CHANNEL","Gnd","Ref","Resolution","Resolution13Bit","adc_cal","adc_calibrate","adc_val","attenuations","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cal_scheme","channel","clone","clone","clone","default","enable_pin","enable_pin_with_cal","eq","eq","eq","fmt","fmt","from","from","from","from","from","from","into","into","into","into","into","into","new","new","new_cal","pin","read","resolution","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","DAC1","DAC2","borrow","borrow","borrow_mut","borrow_mut","from","from","into","into","new","new","try_from","try_from","try_into","try_into","type_id","type_id","write","write","Clock","Clock160MHz","Clock240MHz","Clock80MHz","ClockControl","Clocks","CpuClock","RtcXtalFreq40M","RtcXtalFreqOther","XtalClock","apb_clock","boot_defaults","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","configure","cpu_clock","fmt","fmt","freeze","frequency","frequency","frequency","from","from","from","from","hz","into","into","into","into","max","mhz","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","xtal_clock","Delay","borrow","borrow_mut","clone","delay_micros","delay_ms","delay_nanos","delay_us","from","into","new","try_from","try_into","type_id","Aes","AesPeripheral","BufferTooSmall","Channel","ChannelRx","ChannelTx","ChannelTypes","DescriptorError","Dma","DmaDescriptor","DmaDescriptorFlags","DmaError","DmaPeripheral","DmaPriority","DmaTransfer","DmaTransferRxTx","EMPTY","Exhausted","I2s0","I2s0DmaChannel","I2s0DmaChannelCreator","I2s0DmaChannelRxImpl","I2s0DmaChannelTxImpl","I2s0DmaSuitablePeripheral","I2s0Peripheral","I2s1DmaSuitablePeripheral","I2s1Peripheral","I2sPeripheral","InvalidAlignment","InvalidDescriptorSize","LcdCamPeripheral","OutOfDescriptors","Overflow","P","ParlIoPeripheral","PeripheralMarker","Priority0","RegisterAccess","Rx","Rx","RxChannel","RxPrivate","Spi2","Spi2DmaChannel","Spi2DmaChannelCreator","Spi2DmaChannelRxImpl","Spi2DmaChannelTxImpl","Spi2DmaSuitablePeripheral","Spi2Peripheral","Spi3","Spi3DmaChannel","Spi3DmaChannelCreator","Spi3DmaChannelRxImpl","Spi3DmaChannelTxImpl","Spi3DmaSuitablePeripheral","Spi3Peripheral","SpiPeripheral","Tx","Tx","TxChannel","TxPrivate","_phantom","_phantom","available","available","available","available","available","available","bit","bit_range","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","buffer_len","buffer_start","burst_mode","burst_mode","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_in_interrupts","clear_in_interrupts","clear_in_interrupts","clear_in_interrupts","clear_out_interrupts","clear_out_interrupts","clear_out_interrupts","clear_out_interrupts","clone","clone","clone","clone","clone","configure","configure","configure","descriptors","descriptors","descriptors_handled","drain_buffer","drain_buffer","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","has_dscr_empty_error","has_dscr_empty_error","has_eof_error","has_eof_error","has_error","has_error","has_error","has_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_out_descriptor_error","has_out_descriptor_error","has_out_descriptor_error","has_out_descriptor_error","i2s0channel","init","init","init","init","init","init","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_done","is_done","is_done","is_done","is_done","is_done","is_done","is_done","is_in_done","is_in_done","is_in_done","is_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_eof","is_listening_eof","is_listening_eof","is_listening_eof","is_listening_in_eof","is_listening_in_eof","is_listening_in_eof","is_listening_in_eof","is_listening_out_eof","is_listening_out_eof","is_listening_out_eof","is_listening_out_eof","is_out_done","is_out_done","is_out_done","is_out_done","is_out_eof_interrupt_set","is_out_eof_interrupt_set","is_out_eof_interrupt_set","is_out_eof_interrupt_set","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_seen_handled_descriptor_ptr","last_seen_handled_descriptor_ptr","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_eof","listen_eof","listen_eof","listen_eof","listen_in_eof","listen_in_eof","listen_in_eof","listen_in_eof","listen_out_eof","listen_out_eof","listen_out_eof","listen_out_eof","new","pop","pop","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","push","push","push_with","push_with","read_buffer_start","read_descr_ptr","reset_descriptors_handled","reset_in","reset_in","reset_in","reset_in","reset_out","reset_out","reset_out","reset_out","reset_out_eof_interrupt","reset_out_eof_interrupt","reset_out_eof_interrupt","reset_out_eof_interrupt","rx_impl","set_bit","set_bit_range","set_in_burstmode","set_in_burstmode","set_in_burstmode","set_in_burstmode","set_in_descriptors","set_in_descriptors","set_in_descriptors","set_in_descriptors","set_in_peripheral","set_in_peripheral","set_in_peripheral","set_in_peripheral","set_in_priority","set_in_priority","set_in_priority","set_in_priority","set_out_burstmode","set_out_burstmode","set_out_burstmode","set_out_burstmode","set_out_descriptors","set_out_descriptors","set_out_descriptors","set_out_descriptors","set_out_peripheral","set_out_peripheral","set_out_peripheral","set_out_peripheral","set_out_priority","set_out_priority","set_out_priority","set_out_priority","spi2channel","spi3channel","start_in","start_in","start_in","start_in","start_out","start_out","start_out","start_out","start_transfer","start_transfer","start_transfer","start_transfer","start_transfer","start_transfer","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx","tx_impl","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_eof","unlisten_eof","unlisten_eof","unlisten_eof","unlisten_in_eof","unlisten_in_eof","unlisten_in_eof","unlisten_in_eof","unlisten_out_eof","unlisten_out_eof","unlisten_out_eof","unlisten_out_eof","wait","wait","write_descr_ptr","write_offset","ADC_CALIB","BLK_VERSION_MAJOR","BLK_VERSION_MINOR","BLOCK0_VERSION","DISABLE_BLK_VERSION_MAJOR","DISABLE_WAFER_VERSION_MAJOR","DIS_BOOT_REMAP","DIS_DCACHE","DIS_DOWNLOAD_DCACHE","DIS_DOWNLOAD_ICACHE","DIS_DOWNLOAD_MANUAL_ENCRYPT","DIS_DOWNLOAD_MODE","DIS_FORCE_DOWNLOAD","DIS_ICACHE","DIS_LEGACY_SPI_BOOT","DIS_TWAI","DIS_USB","DIS_USB_DOWNLOAD_MODE","ENABLE_SECURITY_DOWNLOAD","Efuse","EfuseField","FLASH_TPUW","FLASH_TYPE","FLASH_VERSION","FORCE_SEND_RESUME","HARD_DIS_JTAG","KEY0","KEY1","KEY2","KEY3","KEY4","KEY5","KEY_PURPOSE_0","KEY_PURPOSE_1","KEY_PURPOSE_2","KEY_PURPOSE_3","KEY_PURPOSE_4","KEY_PURPOSE_5","MAC_FACTORY","OPTIONAL_UNIQUE_ID","PIN_POWER_SELECTION","PKG_VERSION","PSRAM_VERSION","RD_DIS","RD_DIS_BLOCK_KEY0","RD_DIS_BLOCK_KEY1","RD_DIS_BLOCK_KEY2","RD_DIS_BLOCK_KEY3","RD_DIS_BLOCK_KEY4","RD_DIS_BLOCK_KEY5","RD_DIS_BLOCK_SYS_DATA2","RTCCALIB_V1IDX_A10H","RTCCALIB_V1IDX_A10L","RTCCALIB_V1IDX_A11H","RTCCALIB_V1IDX_A11L","RTCCALIB_V1IDX_A12H","RTCCALIB_V1IDX_A12L","RTCCALIB_V1IDX_A13H","RTCCALIB_V1IDX_A13L","RTCCALIB_V1IDX_A20H","RTCCALIB_V1IDX_A20L","RTCCALIB_V1IDX_A21H","RTCCALIB_V1IDX_A21L","RTCCALIB_V1IDX_A22H","RTCCALIB_V1IDX_A22L","RTCCALIB_V1IDX_A23H","RTCCALIB_V1IDX_A23L","SECURE_BOOT_AGGRESSIVE_REVOKE","SECURE_BOOT_EN","SECURE_BOOT_KEY_REVOKE0","SECURE_BOOT_KEY_REVOKE1","SECURE_BOOT_KEY_REVOKE2","SECURE_VERSION","SOFT_DIS_JTAG","SPI_BOOT_CRYPT_CNT","SPI_PAD_CONFIG_CLK","SPI_PAD_CONFIG_CS","SPI_PAD_CONFIG_D","SPI_PAD_CONFIG_D4","SPI_PAD_CONFIG_D5","SPI_PAD_CONFIG_D6","SPI_PAD_CONFIG_D7","SPI_PAD_CONFIG_DQS","SPI_PAD_CONFIG_HD","SPI_PAD_CONFIG_Q","SPI_PAD_CONFIG_WP","SYS_DATA_PART2","TEMP_CALIB","UART_PRINT_CHANNEL","UART_PRINT_CONTROL","USB_EXCHG_PINS","USB_EXT_PHY_ENABLE","USB_FORCE_NOPERSIST","USER_DATA","USER_DATA_MAC_CUSTOM","VDD_SPI_FORCE","VDD_SPI_TIEH","VDD_SPI_XPD","WAFER_VERSION_MAJOR","WAFER_VERSION_MINOR_HI","WAFER_VERSION_MINOR_LO","WDT_DELAY_SEL","WR_DIS","WR_DIS_ADC_CALIB","WR_DIS_BLK1","WR_DIS_BLK_VERSION_MAJOR","WR_DIS_BLK_VERSION_MINOR","WR_DIS_BLOCK0_VERSION","WR_DIS_BLOCK_KEY0","WR_DIS_BLOCK_KEY1","WR_DIS_BLOCK_KEY2","WR_DIS_BLOCK_KEY3","WR_DIS_BLOCK_KEY4","WR_DIS_BLOCK_KEY5","WR_DIS_BLOCK_SYS_DATA2","WR_DIS_BLOCK_USR_DATA","WR_DIS_CUSTOM_MAC","WR_DIS_DIS_BOOT_REMAP","WR_DIS_DIS_DCACHE","WR_DIS_DIS_DOWNLOAD_DCACHE","WR_DIS_DIS_DOWNLOAD_ICACHE","WR_DIS_DIS_DOWNLOAD_MANUAL_ENCRYPT","WR_DIS_DIS_DOWNLOAD_MODE","WR_DIS_DIS_FORCE_DOWNLOAD","WR_DIS_DIS_ICACHE","WR_DIS_DIS_LEGACY_SPI_BOOT","WR_DIS_DIS_TWAI","WR_DIS_DIS_USB","WR_DIS_DIS_USB_DOWNLOAD_MODE","WR_DIS_ENABLE_SECURITY_DOWNLOAD","WR_DIS_FLASH_TPUW","WR_DIS_FLASH_TYPE","WR_DIS_FLASH_VERSION","WR_DIS_FORCE_SEND_RESUME","WR_DIS_HARD_DIS_JTAG","WR_DIS_KEY_PURPOSE_0","WR_DIS_KEY_PURPOSE_1","WR_DIS_KEY_PURPOSE_2","WR_DIS_KEY_PURPOSE_3","WR_DIS_KEY_PURPOSE_4","WR_DIS_KEY_PURPOSE_5","WR_DIS_MAC","WR_DIS_OPTIONAL_UNIQUE_ID","WR_DIS_PIN_POWER_SELECTION","WR_DIS_PKG_VERSION","WR_DIS_PSRAM_VERSION","WR_DIS_RD_DIS","WR_DIS_RTCCALIB_V1IDX_A10H","WR_DIS_RTCCALIB_V1IDX_A10L","WR_DIS_RTCCALIB_V1IDX_A11H","WR_DIS_RTCCALIB_V1IDX_A11L","WR_DIS_RTCCALIB_V1IDX_A12H","WR_DIS_RTCCALIB_V1IDX_A12L","WR_DIS_RTCCALIB_V1IDX_A13H","WR_DIS_RTCCALIB_V1IDX_A13L","WR_DIS_RTCCALIB_V1IDX_A20H","WR_DIS_RTCCALIB_V1IDX_A20L","WR_DIS_RTCCALIB_V1IDX_A21H","WR_DIS_RTCCALIB_V1IDX_A21L","WR_DIS_RTCCALIB_V1IDX_A22H","WR_DIS_RTCCALIB_V1IDX_A22L","WR_DIS_RTCCALIB_V1IDX_A23H","WR_DIS_RTCCALIB_V1IDX_A23L","WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE","WR_DIS_SECURE_BOOT_EN","WR_DIS_SECURE_BOOT_KEY_REVOKE0","WR_DIS_SECURE_BOOT_KEY_REVOKE1","WR_DIS_SECURE_BOOT_KEY_REVOKE2","WR_DIS_SECURE_VERSION","WR_DIS_SOFT_DIS_JTAG","WR_DIS_SPI_BOOT_CRYPT_CNT","WR_DIS_SPI_PAD_CONFIG_CLK","WR_DIS_SPI_PAD_CONFIG_CS","WR_DIS_SPI_PAD_CONFIG_D","WR_DIS_SPI_PAD_CONFIG_D4","WR_DIS_SPI_PAD_CONFIG_D5","WR_DIS_SPI_PAD_CONFIG_D6","WR_DIS_SPI_PAD_CONFIG_D7","WR_DIS_SPI_PAD_CONFIG_DQS","WR_DIS_SPI_PAD_CONFIG_HD","WR_DIS_SPI_PAD_CONFIG_Q","WR_DIS_SPI_PAD_CONFIG_WP","WR_DIS_SYS_DATA_PART1","WR_DIS_TEMP_CALIB","WR_DIS_UART_PRINT_CHANNEL","WR_DIS_UART_PRINT_CONTROL","WR_DIS_USB_EXCHG_PINS","WR_DIS_USB_EXT_PHY_ENABLE","WR_DIS_USB_FORCE_NOPERSIST","WR_DIS_VDD_SPI_FORCE","WR_DIS_VDD_SPI_TIEH","WR_DIS_VDD_SPI_XPD","WR_DIS_WAFER_VERSION_MAJOR","WR_DIS_WAFER_VERSION_MINOR_HI","WR_DIS_WAFER_VERSION_MINOR_LO","WR_DIS_WDT_DELAY_SEL","borrow","borrow","borrow_mut","borrow_mut","clone","from","from","get_flash_encryption","get_mac_address","get_rwdt_multiplier","into","into","read_base_mac_address","read_field_be","read_field_le","set_mac_address","try_from","try_from","try_into","try_into","type_id","type_id","Alternate","AlternateFunction","Analog","AnalogPin","AnyEdge","AnyPin","Bank","CLK_I2S","Digital","DriveStrength","Event","FSPICD","FSPICLK","FSPICLK","FSPICS0","FSPICS0","FSPICS1","FSPICS2","FSPICS3","FSPICS4","FSPICS5","FSPID","FSPID","FSPIDQS","FSPIHD","FSPIHD","FSPIIO4","FSPIIO4","FSPIIO5","FSPIIO5","FSPIIO6","FSPIIO6","FSPIIO7","FSPIIO7","FSPIQ","FSPIQ","FSPIWP","FSPIWP","FSPI_DE","FSPI_HSYNC","FSPI_VSYNC","FallingEdge","Floating","Function0","Function1","Function2","Function3","Function4","Function5","GPIO","GPIO_SD0","GPIO_SD1","GPIO_SD2","GPIO_SD3","GPIO_SD4","GPIO_SD5","GPIO_SD6","GPIO_SD7","Gpio0","Gpio0Signals","Gpio1","Gpio10","Gpio10Signals","Gpio11","Gpio11Signals","Gpio12","Gpio12Signals","Gpio13","Gpio13Signals","Gpio14","Gpio14Signals","Gpio15","Gpio15Signals","Gpio16","Gpio16Signals","Gpio17","Gpio17Signals","Gpio18","Gpio18Signals","Gpio19","Gpio19Signals","Gpio1Signals","Gpio2","Gpio20","Gpio20Signals","Gpio21","Gpio21Signals","Gpio26","Gpio26Signals","Gpio27","Gpio27Signals","Gpio28","Gpio28Signals","Gpio29","Gpio29Signals","Gpio2Signals","Gpio3","Gpio30","Gpio30Signals","Gpio31","Gpio31Signals","Gpio32","Gpio32Signals","Gpio33","Gpio33Signals","Gpio34","Gpio34Signals","Gpio35","Gpio35Signals","Gpio36","Gpio36Signals","Gpio37","Gpio37Signals","Gpio38","Gpio38Signals","Gpio39","Gpio39Signals","Gpio3Signals","Gpio4","Gpio40","Gpio40Signals","Gpio41","Gpio41Signals","Gpio42","Gpio42Signals","Gpio43","Gpio43Signals","Gpio44","Gpio44Signals","Gpio45","Gpio45Signals","Gpio46","Gpio46Signals","Gpio4Signals","Gpio5","Gpio5Signals","Gpio6","Gpio6Signals","Gpio7","Gpio7Signals","Gpio8","Gpio8Signals","Gpio9","Gpio9Signals","GpioPin","GpioProperties","HighLevel","I10mA","I20mA","I2CEXT0_SCL","I2CEXT0_SCL","I2CEXT0_SDA","I2CEXT0_SDA","I2CEXT1_SCL","I2CEXT1_SCL","I2CEXT1_SDA","I2CEXT1_SDA","I2S0I_BCK","I2S0I_BCK","I2S0I_DATA_IN15","I2S0I_WS","I2S0I_WS","I2S0O_BCK","I2S0O_BCK","I2S0O_DATA_OUT23","I2S0O_WS","I2S0O_WS","I40mA","I5mA","INPUT_SIGNAL_MAX","IO","Input","InputPin","InputSignal","InterruptStatus","InvertedInput","InvertedOutput","LEDC_LS_SIG0","LEDC_LS_SIG1","LEDC_LS_SIG2","LEDC_LS_SIG3","LEDC_LS_SIG4","LEDC_LS_SIG5","LEDC_LS_SIG6","LEDC_LS_SIG7","LowLevel","NO_PIN","NUM_PINS","NoPinType","ONE_INPUT","OUTPUT_SIGNAL_MAX","OpenDrain","Output","OutputPin","OutputSignal","OutputSignalType","PCMCLK","PCMCLK","PCMFSYNC","PCMFSYNC","PCNT0_CTRL_CH0","PCNT0_CTRL_CH1","PCNT0_SIG_CH0","PCNT0_SIG_CH1","PCNT1_CTRL_CH0","PCNT1_CTRL_CH1","PCNT1_SIG_CH0","PCNT1_SIG_CH1","PCNT2_CTRL_CH0","PCNT2_CTRL_CH1","PCNT2_SIG_CH0","PCNT2_SIG_CH1","PCNT3_CTRL_CH0","PCNT3_CTRL_CH1","PCNT3_SIG_CH0","PCNT3_SIG_CH1","Pin","PinType","Pins","PullDown","PullUp","PushPull","RMT_SIG_0","RMT_SIG_0","RMT_SIG_1","RMT_SIG_1","RMT_SIG_2","RMT_SIG_2","RMT_SIG_3","RMT_SIG_3","RTCInput","RTCInputPin","RTCOutput","RTCOutputPin","RTCPin","RTCPinWithResistors","RisingEdge","Rtc","RtcFunction","SDIO_TOHOST_INT","SPI3_CD","SPI3_CLK","SPI3_CLK","SPI3_CS0","SPI3_CS0","SPI3_CS1","SPI3_CS2","SPI3_D","SPI3_D","SPI3_DQS","SPI3_HD","SPI3_HD","SPI3_Q","SPI3_Q","SPICLK","SPICS0","SPICS1","SPID","SPID","SPID4","SPID4","SPID5","SPID5","SPID6","SPID6","SPID7","SPID7","SPIDQS","SPIDQS","SPIHD","SPIHD","SPIQ","SPIQ","SPIWP","SPIWP","SUBSPICLK","SUBSPICS0","SUBSPICS1","SUBSPID","SUBSPID","SUBSPID4","SUBSPID4","SUBSPID5","SUBSPID5","SUBSPID6","SUBSPID6","SUBSPID7","SUBSPID7","SUBSPIDQS","SUBSPIDQS","SUBSPIHD","SUBSPIHD","SUBSPIQ","SUBSPIQ","SUBSPIWP","SUBSPIWP","Signals","U0CTS","U0DSR","U0DTR","U0RTS","U0RXD","U0TXD","U1CTS","U1DSR","U1DTR","U1RTS","U1RXD","U1TXD","USB_OTG_AVALID","USB_OTG_IDDIG","USB_OTG_VBUSVALID","USB_SRP_BVALID","USB_SRP_SESSEND","Unknown","ZERO_INPUT","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","clear_interrupt","clear_interrupt","clear_interrupt","clone","clone","clone","clone_unchecked","clone_unchecked","connect_high_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral_with_options","connect_input_to_peripheral_with_options","connect_input_to_peripheral_with_options","connect_low_to_peripheral","connect_peripheral_to_output","connect_peripheral_to_output","connect_peripheral_to_output","connect_peripheral_to_output_with_options","connect_peripheral_to_output_with_options","connect_peripheral_to_output_with_options","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","disconnect_input_from_peripheral","disconnect_input_from_peripheral","disconnect_input_from_peripheral","disconnect_peripheral_from_output","disconnect_peripheral_from_output","disconnect_peripheral_from_output","enable_input","enable_input","enable_input","enable_input_in_sleep_mode","enable_input_in_sleep_mode","enable_input_in_sleep_mode","enable_open_drain","enable_open_drain","enable_open_drain","enable_output","enable_output","enable_output","enable_output_in_sleep_mode","enable_output_in_sleep_mode","enable_output_in_sleep_mode","eq","eq","eq","eq","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","gpio0","gpio1","gpio10","gpio11","gpio12","gpio13","gpio14","gpio15","gpio16","gpio17","gpio18","gpio19","gpio2","gpio20","gpio21","gpio26","gpio27","gpio28","gpio29","gpio3","gpio30","gpio31","gpio32","gpio33","gpio34","gpio35","gpio36","gpio37","gpio38","gpio39","gpio4","gpio40","gpio41","gpio42","gpio43","gpio44","gpio45","gpio46","gpio5","gpio6","gpio7","gpio8","gpio9","internal_pull_down","internal_pull_down","internal_pull_down","internal_pull_down_in_sleep_mode","internal_pull_down_in_sleep_mode","internal_pull_down_in_sleep_mode","internal_pull_up","internal_pull_up","internal_pull_up","internal_pull_up_in_sleep_mode","internal_pull_up_in_sleep_mode","internal_pull_up_in_sleep_mode","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into_alternate_1","into_alternate_2","into_analog","into_floating_input","into_input_only_analog_type","into_input_output_type","into_input_type","into_input_type","into_input_type","into_inverted_floating_input","into_inverted_open_drain_output","into_inverted_pull_down_input","into_inverted_pull_up_input","into_inverted_push_pull_output","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_low_power","into_open_drain_output","into_pull_down_input","into_pull_up_input","into_push_pull_output","is_high","is_high","is_high","is_input_high","is_input_high","is_input_high","is_interrupt_set","is_interrupt_set","is_interrupt_set","is_listening","is_listening","is_listening","is_low","is_low","is_low","is_set_high","is_set_high","is_set_low","is_set_low","listen","listen","listen_with_options","listen_with_options","listen_with_options","new","number","number","number","pins","rtc_io","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","set_alternate_function","set_alternate_function","set_alternate_function","set_drive_strength","set_drive_strength","set_drive_strength","set_high","set_high","set_low","set_low","set_output_high","set_output_high","set_output_high","set_to_input","set_to_input","set_to_input","set_to_open_drain_output","set_to_open_drain_output","set_to_open_drain_output","set_to_push_pull_output","set_to_push_pull_output","set_to_push_pull_output","sleep_mode","sleep_mode","sleep_mode","toggle","toggle","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unlisten","unlisten","unlisten","IntoLowPowerPin","LowPowerPin","borrow","borrow_mut","from","into","into_floating_input","into_low_power","into_pull_down_input","into_pull_up_input","into_push_pull_output","try_from","try_into","type_id","Error","Hmac","HmacPurpose","Key0","Key1","Key2","Key3","Key4","Key5","KeyId","KeyPurposeMismatch","ToDs","ToDsOrJtag","ToJtag","ToUser","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","configure","eq","eq","eq","finalize","fmt","fmt","fmt","free","from","from","from","from","init","into","into","into","into","new","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","update","AckCheckFailed","ArbitrationLost","CommandNrExceeded","Error","ExceedingFifo","ExecIncomplete","I2C","Instance","TimeOut","borrow","borrow","borrow_mut","borrow_mut","check_errors","clear_all_interrupts","clone","configure_clock","eq","fill_tx_fifo","fmt","from","from","i2c_number","into","into","master_read","master_write","master_write_read","new","new_with_timeout","perform_read","perform_write","read","read_all_from_fifo","register_block","reset","reset_command_list","reset_fifo","scl_input_signal","scl_output_signal","sda_input_signal","sda_output_signal","set_filter","set_frequency","setup","setup_read","setup_write","start_transmission","try_from","try_from","try_into","try_into","type_id","type_id","update_config","wait_for_completion","write","write_read","write_remaining_tx_fifo","Data16Channel16","Data32Channel32","DataFormat","DmaError","Error","I2s","I2sRead","I2sReadDma","I2sReadDmaTransfer","I2sRx","I2sTx","I2sWrite","I2sWriteDma","I2sWriteDmaTransfer","IllegalArgument","Philips","RegisterAccess","Standard","Unknown","available","available","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","channel_bits","clone","clone","clone","data_bits","drop","drop","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","i2s_rx","i2s_tx","into","into","into","into","into","into","into","into","is_done","is_done","new","pop","push","push_with","read","read","read_dma","read_dma","read_dma_circular","read_dma_circular","stop","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","wait","wait","wait_receive","with_mclk","write","write","write_dma","write_dma","write_dma_circular","write_dma_circular","CpuInterrupt","Error","Interrupt0LevelPriority1","Interrupt10EdgePriority1","Interrupt11ProfilingPriority3","Interrupt12LevelPriority1","Interrupt13LevelPriority1","Interrupt14NmiPriority7","Interrupt15Timer1Priority3","Interrupt16Timer2Priority5","Interrupt17LevelPriority1","Interrupt18LevelPriority1","Interrupt19LevelPriority2","Interrupt1LevelPriority1","Interrupt20LevelPriority2","Interrupt21LevelPriority2","Interrupt22EdgePriority3","Interrupt23LevelPriority3","Interrupt24LevelPriority4","Interrupt25LevelPriority4","Interrupt26LevelPriority5","Interrupt27LevelPriority3","Interrupt28EdgePriority4","Interrupt29SoftwarePriority3","Interrupt2LevelPriority1","Interrupt30EdgePriority4","Interrupt31EdgePriority5","Interrupt3LevelPriority1","Interrupt4LevelPriority1","Interrupt5LevelPriority1","Interrupt6Timer0Priority1","Interrupt7SoftwarePriority1","Interrupt8LevelPriority1","Interrupt9LevelPriority1","InvalidInterrupt","None","Priority","Priority1","Priority2","Priority3","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clear","clone","clone","clone","disable","enable","eq","eq","fmt","fmt","fmt","from","from","from","get_status","into","into","into","map","max","min","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","APBClk","LEDC","LSGlobalClkSource","LowSpeed","Speed","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","channel","clone","eq","fmt","from","from","from","get_channel","get_timer","into","into","into","new","set_global_slow_clock","timer","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","Channel","Channel","Channel0","Channel1","Channel2","Channel3","Channel4","Channel5","Channel6","Channel7","ChannelHW","ChannelIFace","Duration","Duty","DutyRange","EndDuty","Error","Fade","FadeError","Number","StartDuty","Timer","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","config","configure","configure","configure_hw","configure_hw","configure_hw_with_pin_config","configure_hw_with_pin_config","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","into","into","into","into","is_duty_fade_running","is_duty_fade_running","is_duty_fade_running_hw","is_duty_fade_running_hw","new","set_duty","set_duty","set_duty_hw","set_duty_hw","start_duty_fade","start_duty_fade","start_duty_fade_hw","start_duty_fade_hw","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Config","OpenDrain","PinConfig","PushPull","borrow","borrow","borrow_mut","borrow_mut","clone","clone","duty_pct","eq","fmt","from","from","into","into","pin_config","timer","try_from","try_from","try_into","try_into","type_id","type_id","APBClk","ClockSourceType","Divisor","Error","LSClockSource","Number","Timer","Timer0","Timer1","Timer2","Timer3","TimerHW","TimerIFace","TimerSpeed","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","config","configure","configure","configure_hw","configure_hw","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","get_duty","get_duty","get_freq","get_freq","get_freq_hw","get_freq_hw","get_frequency","get_frequency","get_number","get_number","into","into","into","into","is_configured","is_configured","new","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","update_hw","update_hw","Config","Duty","Duty10Bit","Duty11Bit","Duty12Bit","Duty13Bit","Duty14Bit","Duty1Bit","Duty2Bit","Duty3Bit","Duty4Bit","Duty5Bit","Duty6Bit","Duty7Bit","Duty8Bit","Duty9Bit","borrow","borrow","borrow_mut","borrow_mut","clock_source","clone","clone","duty","eq","fmt","frequency","from","from","into","into","try_from","try_from","try_into","try_into","type_id","type_id","USB","UsbBus","ahb_frequency_hz","alloc_ep","borrow","borrow","borrow_mut","borrow_mut","enable","enable","force_reset","free","from","from","into","into","is_stalled","new","new","poll","read","reset","resume","set_device_address","set_stalled","suspend","try_from","try_from","try_into","try_into","type_id","type_id","write","PCNT","borrow","borrow_mut","channel","from","get_unit","into","new","try_from","try_into","type_id","unit","Channel","Channel0","Channel1","Config","CtrlMode","Decrement","Disable","EdgeMode","Hold","Increment","Keep","Number","PcntSource","Reverse","always_high","always_low","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","clone","configure","default","default","default","eq","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from_pin","hctrl_mode","into","into","into","into","into","into","invert_ctrl","invert_sig","lctrl_mode","neg_edge","pos_edge","set_ctrl_signal","set_edge_signal","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","Config","Error","Events","InvalidFilterThresh","InvalidHighLimit","InvalidLowLimit","NegZero","Negitive","Number","PosZero","Positive","Unit","Unit0","Unit1","Unit2","Unit3","ZeroMode","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear","clone","clone","clone","clone","clone","configure","default","default","default","eq","eq","eq","events","filter","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","get_channel","get_events","get_value","get_zero_mode","high_limit","high_limit","interrupt_set","into","into","into","into","into","into","listen","low_limit","low_limit","pause","reset_interrupt","resume","thresh0","thresh0","thresh1","thresh1","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","unlisten","zero","P","Peripheral","PeripheralRef","borrow","borrow_mut","clone_unchecked","clone_unchecked","deref","deref_mut","from","into","into_ref","map_into","new","reborrow","try_from","try_into","type_id","ADC1","ADC1","ADC2","ADC2","AES","AES","AES","APB_ADC","APB_PERI_ERR","BT_BB","BT_BB_NMI","BT_MAC","CACHE_IA","CPU_PERI_ERR","DAC1","DAC1","DAC2","DAC2","DCACHE_PRELOAD","DCACHE_SYNC","DEDICATED_GPIO","DEDICATED_GPIO","DEDICATED_GPIO","DMA","DMA","DS","DS","EFUSE","EFUSE","EFUSE","EXTMEM","EXTMEM","FROM_CPU_INTR0","FROM_CPU_INTR1","FROM_CPU_INTR2","FROM_CPU_INTR3","GPIO","GPIO","GPIO","GPIO_INTR_2","GPIO_NMI","GPIO_NMI_2","GPIO_SD","GPIO_SD","HMAC","HMAC","I2C0","I2C0","I2C1","I2C1","I2C_EXT0","I2C_EXT1","I2S0","I2S0","I2S0","I2S1","ICACHE_PRELOAD","ICACHE_SYNC","INTERRUPT_CORE0","INTERRUPT_CORE0","IO_MUX","IO_MUX","Interrupt","LEDC","LEDC","LEDC","LPWR","LPWR","PCNT","PCNT","PCNT","PMS","PMS","PMS_DMA_APB_I_ILG","PMS_DMA_RX_I_ILG","PMS_DMA_TX_I_ILG","PMS_PRO_AHB_ILG","PMS_PRO_CACHE_ILG","PMS_PRO_DPORT_ILG","PMS_PRO_DRAM0_ILG","PMS_PRO_IRAM0_ILG","PSRAM","PSRAM","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","Peripherals","RMT","RMT","RMT","RNG","RNG","RSA","RSA","RSA","RTC_CORE","RTC_I2C","RTC_I2C","RTC_IO","RTC_IO","RWBLE","RWBLE_NMI","RWBT","RWBT_NMI","SDIO_HOST","SHA","SHA","SHA","SLC0","SLC1","SPI0","SPI0","SPI0_REJECT_CACHE","SPI1","SPI1","SPI1","SPI2","SPI2","SPI2","SPI2_DMA","SPI3","SPI3","SPI3","SPI3_DMA","SPI4","SPI4","SPI4","SPI4_DMA","SYSCON","SYSCON","SYSTEM","SYSTEM","SYSTIMER","SYSTIMER","SYSTIMER_TARGET0","SYSTIMER_TARGET1","SYSTIMER_TARGET2","TG0_LACT_EDGE","TG0_LACT_LEVEL","TG0_T0_EDGE","TG0_T0_LEVEL","TG0_T1_EDGE","TG0_T1_LEVEL","TG0_WDT_EDGE","TG0_WDT_LEVEL","TG1_LACT_EDGE","TG1_LACT_LEVEL","TG1_T0_EDGE","TG1_T0_LEVEL","TG1_T1_EDGE","TG1_T1_LEVEL","TG1_WDT_EDGE","TG1_WDT_LEVEL","TIMER1","TIMER2","TIMG0","TIMG0","TIMG1","TIMG1","TWAI0","TWAI0","TWAI0","UART0","UART0","UART0","UART1","UART1","UART1","UART2","UHCI0","UHCI0","UHCI0","UHCI1","ULP_RISCV_CORE","ULP_RISCV_CORE","USB","USB0","USB0","USB_WRAP","USB_WRAP","WDT","WIFI","WIFI","WIFI_BB","WIFI_MAC","WIFI_NMI","WIFI_PWR","XTS_AES","XTS_AES","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","configure_src_clk","configure_src_clk","configure_wdt_src_clk","configure_wdt_src_clk","cs_signal","cs_signal","cts_signal","cts_signal","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","enable_peripheral","enable_peripheral","enable_peripheral","enable_peripheral","eq","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","i2c_number","i2c_number","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","miso_signal","miso_signal","mosi_signal","mosi_signal","number","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","register_block","register_block","register_block","register_block","register_block","register_block","register_block","register_block","reset_peripheral","reset_peripheral","rts_signal","rts_signal","rx_signal","rx_signal","scl_input_signal","scl_input_signal","scl_output_signal","scl_output_signal","sclk_signal","sclk_signal","sda_input_signal","sda_input_signal","sda_output_signal","sda_output_signal","sio0_input_signal","sio1_output_signal","sio2_input_signal","sio2_output_signal","sio3_input_signal","sio3_output_signal","spi_num","spi_num","split","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","take","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx_signal","tx_signal","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart_number","uart_number","Capture","Channel","Channel","Count","Duty","Duty","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Hz","Hz","MHz","MHz","Time","Time","Time","Time","Word","Word","Word","Word","_embedded_dma_ReadBuffer","_embedded_dma_ReadTarget","_embedded_dma_Word","_embedded_dma_WriteBuffer","_embedded_dma_WriteTarget","_embedded_hal_Capture","_embedded_hal_Pwm","_embedded_hal_PwmPin","_embedded_hal_Qei","_embedded_hal_adc_OneShot","_embedded_hal_blocking_delay_DelayMs","_embedded_hal_blocking_delay_DelayUs","_embedded_hal_blocking_i2c_Read","_embedded_hal_blocking_i2c_Write","_embedded_hal_blocking_i2c_WriteRead","_embedded_hal_blocking_rng_Read","_embedded_hal_blocking_serial_Write","_embedded_hal_blocking_spi_Transfer","_embedded_hal_blocking_spi_Write","_embedded_hal_digital_InputPin","_embedded_hal_digital_OutputPin","_embedded_hal_digital_ToggleableOutputPin","_embedded_hal_digital_v2_InputPin","_embedded_hal_digital_v2_OutputPin","_embedded_hal_digital_v2_StatefulOutputPin","_embedded_hal_digital_v2_ToggleableOutputPin","_embedded_hal_serial_Read","_embedded_hal_serial_Write","_embedded_hal_spi_FullDuplex","_embedded_hal_timer_CountDown","_embedded_hal_watchdog_Watchdog","_embedded_hal_watchdog_WatchdogDisable","_embedded_hal_watchdog_WatchdogEnable","_esp_hal_clock_Clock","_esp_hal_dma_DmaTransfer","_esp_hal_dma_DmaTransferRxTx","_esp_hal_gpio_InputPin","_esp_hal_gpio_OutputPin","_esp_hal_gpio_Pin","_esp_hal_i2c_Instance","_esp_hal_ledc_channel_ChannelHW","_esp_hal_ledc_channel_ChannelIFace","_esp_hal_ledc_timer_TimerHW","_esp_hal_ledc_timer_TimerIFace","_esp_hal_system_SystemExt","_esp_hal_timer_Instance","_esp_hal_timer_TimerGroupInstance","_esp_hal_uart_Instance","_esp_hal_uart_UartPins","_fugit_ExtU32","_fugit_ExtU64","_fugit_RateExtU32","_fugit_RateExtU64","as_read_buffer","as_write_buffer","bflush","bwrite_all","capture","count","delay_ms","delay_us","direction","disable","disable","disable","disable","enable","enable","enable","entry","feed","flush","get_duty","get_duty","get_max_duty","get_max_duty","get_period","get_resolution","hours","hours","interrupt","is_high","is_high","is_low","is_low","is_set_high","is_set_low","kHz","kHz","load_lp_code","make_gpio_enum_dispatch_macro","micros","micros","millis","millis","minutes","minutes","nanos","nanos","nb","ram","read","read","read","read","read","read_buffer","secs","secs","send","set_duty","set_duty","set_high","set_high","set_low","set_low","set_period","set_resolution","set_state","start","start","toggle","toggle","transfer","wait","write","write","write","write_buffer","write_read","write_str","PSRAM_BYTES","PSRAM_VADDR_START","psram_vaddr_start","All","BT","Cocpu","CocpuTrapTrig","Ext0","Ext1","Gpio","SleepSource","Timer","TouchPad","Uart","Ulp","Undefined","Wifi","borrow","borrow_mut","clone","fmt","from","get_reset_reason","get_wakeup_cause","into","software_reset","software_reset_cpu","try_from","try_into","type_id","Channel","ContinuousTxTransaction","Error","InvalidArgument","Overflow","PulseCode","Rmt","RxChannel","RxChannelConfig","RxChannelCreator","RxTransaction","SingleShotTxTransaction","TransmissionError","TxChannel","TxChannelConfig","TxChannelCreator","UnreachableTargetFrequency","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","carrier_high","carrier_high","carrier_level","carrier_level","carrier_low","carrier_low","carrier_modulation","carrier_modulation","channel0","channel1","channel2","channel3","clk_divider","clk_divider","clone","clone","clone","clone","configure","configure","default","default","default","eq","filter_threshold","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","idle_output","idle_output_level","idle_threshold","into","into","into","into","into","into","into","into","into","is_loopcount_interrupt_set","length1","length2","level1","level2","new","receive","stop","stop_next","transmit","transmit_continuously","transmit_continuously_with_loopcount","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","wait","wait","Rng","as_rngcore","borrow","borrow_mut","clone","fill_bytes","from","into","new","next_u32","next_u64","random","read","try_fill_bytes","try_from","try_into","type_id","crc","md5","crc16_be","crc16_le","crc32_be","crc32_le","crc8_be","crc8_le","Context","Digest","borrow","borrow","borrow_mut","borrow_mut","clone","clone","compute","compute","consume","default","deref","deref_mut","eq","fmt","fmt","fmt","fmt","from","from","from","hash","into","into","new","try_from","try_from","try_into","try_into","type_id","type_id","InputType","Multi","OutputType","Rsa","RsaMode","RsaModularExponentiation","RsaModularMultiplication","RsaMultiplication","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","enable_disable_constant_time_acceleration","enable_disable_interrupt","enable_disable_search_acceleration","from","from","from","from","into","into","into","into","new","new","new","new","operand_sizes","read_results","read_results","read_results","ready","start_exponentiation","start_modular_multiplication","start_multiplication","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Op1024","Op1056","Op1088","Op1120","Op1152","Op1184","Op1216","Op1248","Op128","Op1280","Op1312","Op1344","Op1376","Op1408","Op1440","Op1472","Op1504","Op1536","Op1568","Op160","Op1600","Op1632","Op1664","Op1696","Op1728","Op1760","Op1792","Op1824","Op1856","Op1888","Op192","Op1920","Op1952","Op1984","Op2016","Op2048","Op2080","Op2112","Op2144","Op2176","Op2208","Op224","Op2240","Op2272","Op2304","Op2336","Op2368","Op2400","Op2432","Op2464","Op2496","Op2528","Op256","Op2560","Op2592","Op2624","Op2656","Op2688","Op2720","Op2752","Op2784","Op2816","Op2848","Op288","Op2880","Op2912","Op2944","Op2976","Op3008","Op3040","Op3072","Op3104","Op3136","Op3168","Op32","Op320","Op3200","Op3232","Op3264","Op3296","Op3328","Op3360","Op3392","Op3424","Op3456","Op3488","Op352","Op3520","Op3552","Op3584","Op3616","Op3648","Op3680","Op3712","Op3744","Op3776","Op3808","Op384","Op3840","Op3872","Op3904","Op3936","Op3968","Op4000","Op4032","Op4064","Op4096","Op416","Op448","Op480","Op512","Op544","Op576","Op608","Op64","Op640","Op672","Op704","Op736","Op768","Op800","Op832","Op864","Op896","Op928","Op96","Op960","Op992","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","ChipPowerOn","CoreDeepSleep","CoreEfuseCrc","CoreMwdt0","CoreMwdt1","CoreRtcWdt","CoreSw","Cpu0Mwdt0","Cpu0Mwdt1","Cpu0RtcWdt","Cpu0Sw","Rtc","RtcClock","RtcSlowClock","RtcSlowClock32kXtal","RtcSlowClock8mD256","RtcSlowClockRtc","Rwdt","SocResetReason","SysBrownOut","SysClkGlitch","SysRtcWdt","SysSuperWdt","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_interrupt","clone","clone","default","disable","disable","enable","eq","estimate_xtal_frequency","feed","feed","fmt","fmt","frequency","from","from","from","from","from","from_repr","get_reset_reason","get_slow_freq","get_time_ms","get_time_raw","get_time_us","get_wakeup_cause","get_xtal_freq","into","into","into","into","into","is_interrupt_set","listen","new","rwdt","software_reset","software_reset_cpu","start","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","unlisten","SHA1","SHA224","SHA256","SHA384","SHA512","SHA512_224","SHA512_256","Sha","ShaMode","borrow","borrow","borrow_mut","borrow_mut","clone","digest_length","finish","finished","first_run","fmt","from","from","into","into","new","try_from","try_from","try_into","try_into","type_id","type_id","update","DmaError","Dual","DuplexMode","Error","FifoSizeExeeded","FullDuplexMode","HalfDuplexMode","IsFullDuplex","IsHalfDuplex","MaxDmaTransferSizeExceeded","Mode0","Mode1","Mode2","Mode3","Quad","Single","SpiDataMode","SpiMode","Unknown","Unsupported","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","from","into","into","into","into","into","master","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","Address","Address1","Address10","Address11","Address12","Address13","Address14","Address15","Address16","Address17","Address18","Address19","Address2","Address20","Address21","Address22","Address23","Address24","Address25","Address26","Address27","Address28","Address29","Address3","Address30","Address31","Address32","Address4","Address5","Address6","Address7","Address8","Address9","Command","Command1","Command10","Command11","Command12","Command13","Command14","Command15","Command16","Command2","Command3","Command4","Command5","Command6","Command7","Command8","Command9","Error","ExtendedInstance","HalfDuplexReadWrite","Instance","InstanceDma","None","None","Spi","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","busy","ch_bus_freq","change_bus_frequency","change_bus_frequency","clear_dma_interrupts","configure_datalen","cs_signal","dma","dma_peripheral","enable_dma","enable_peripheral","flush","from","from","from","init","init_half_duplex","init_spi_data_mode","into","into","into","miso_signal","mosi_signal","new","new_half_duplex","prelude","read","read","read","read_byte","read_bytes","read_bytes_from_fifo","read_bytes_half_duplex","register_block","sclk_signal","send","set_data_mode","setup","sio0_input_signal","sio1_output_signal","sio2_input_signal","sio2_output_signal","sio3_input_signal","sio3_output_signal","spi_num","start_operation","start_read_bytes_dma","start_transfer_dma","start_write_bytes_dma","transfer","transfer","transfer_dma","transfer_in_place_dma","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","update","with_cs","with_cs","with_dma","with_dma","with_miso","with_miso","with_mosi","with_mosi","with_pins","with_pins","with_sck","with_sck","with_sio2","with_sio3","write","write","write","write_byte","write_bytes","write_bytes_dma","write_bytes_half_duplex","SpiDma","SpiDmaTransfer","SpiDmaTransferRxTx","WithDmaSpi2","WithDmaSpi3","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","change_bus_frequency","dma_read","dma_transfer","dma_write","drop","drop","fmt","from","from","from","into","into","into","is_done","is_done","read","transfer","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","wait","wait","with_dma","with_dma","write","write","_esp_hal_spi_master_Instance","_esp_hal_spi_master_InstanceDma","_esp_hal_spi_master_dma_WithDmaSpi2","_esp_hal_spi_master_dma_WithDmaSpi3","Aes","ApbSarAdc","CpuControl","Dma","Hmac","I2cExt0","I2cExt1","I2s0","Ledc","Parts","Pcnt","Peripheral","Phy","RadioClockControl","RadioClockController","RadioPeripherals","Rmt","Rsa","Sha","SoftwareInterrupt","SoftwareInterrupt0","SoftwareInterrupt1","SoftwareInterrupt2","SoftwareInterrupt3","SoftwareInterruptControl","Spi2","Spi3","SystemClockControl","SystemExt","SystemParts","Timg0","Timg1","Twai0","Uart0","Uart1","Usb","Wifi","ble_rtc_clk_init","ble_rtc_clk_init","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clock_control","clone_unchecked","cpu_control","disable","disable","enable","enable","from","from","from","from","from","from","from","from","init_clocks","init_clocks","into","into","into","into","into","into","into","into","radio_clock_control","raise","reset","reset_mac","reset_mac","reset_rpa","reset_rpa","software_interrupt_control","split","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","Alarm","BIT_MASK","Periodic","SystemTimer","TICKS_PER_SECOND","Target","alarm0","alarm1","alarm2","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_interrupt","conjure","conjure","conjure","enable_interrupt","fmt","fmt","fmt","from","from","from","from","into","into","into","into","into_periodic","into_target","new","now","set_period","set_target","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","AlarmInactive","Error","Instance","Timer","Timer0","Timer1","TimerActive","TimerGroup","TimerGroupInstance","TimerInactive","Wdt","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cancel","clear_interrupt","clear_interrupt","clear_interrupt","clone","configure_src_clk","configure_wdt_src_clk","default","deref","deref_mut","disable","disable","divider","divider","divider","enable","enable_peripheral","enable_peripheral","enable_peripheral","eq","feed","fmt","free","from","from","from","from","from","from","into","into","into","into","into","into","is_alarm_active","is_alarm_active","is_alarm_active","is_counter_active","is_counter_active","is_counter_active","is_interrupt_set","is_interrupt_set","is_interrupt_set","listen","listen","listen","load_alarm_value","load_alarm_value","load_alarm_value","new","new","new","now","now","now","register_block","reset_counter","reset_counter","reset_counter","set_alarm_active","set_alarm_active","set_alarm_active","set_auto_reload","set_auto_reload","set_auto_reload","set_counter_active","set_counter_active","set_counter_active","set_counter_decrementing","set_counter_decrementing","set_counter_decrementing","set_divider","set_divider","set_divider","set_wdt_enabled","start","start","timer0","timer1","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","unlisten","unlisten","unlisten","wait","wdt","A0","A1","A10","A11","A12","A13","A14","A15","A2","A3","A4","A5","A6","A7","A8","A9","ACCHI","ACCLO","BR","EXCCAUSE","EXCVADDR","F0","F1","F10","F11","F12","F13","F14","F15","F2","F3","F4","F5","F6","F64R_HI","F64R_LO","F64S","F7","F8","F9","FCR","FSR","LBEG","LCOUNT","LEND","M0","M1","M2","M3","PC","PS","SAR","SCOMPARE1","THREADPTR","TrapFrame","borrow","borrow_mut","clone","fmt","from","into","try_from","try_into","type_id","B1000K","B125K","B250K","B500K","BaudRate","BusOff","Custom","EmbeddedHAL","EspTwaiError","EspTwaiFrame","INPUT_SIGNAL","Instance","OUTPUT_SIGNAL","SYSTEM_PERIPHERAL","TimingConfig","Twai","TwaiConfiguration","baud_rate_prescaler","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_receive_fifo","clone","clone","data","dlc","eq","filter","fmt","fmt","from","from","from","from","from","from","id","into","into","into","into","into","into","is_bus_off","is_extended","is_remote_frame","kind","new","new","new_remote","num_available_messages","receive","receive_error_count","register_block","set_error_warning_limit","set_filter","start","stop","sync_jump_width","transmit","transmit_error_count","triple_sample","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","tseg_1","tseg_2","type_id","type_id","type_id","type_id","type_id","type_id","BitFilter","Dual","DualExtendedFilter","DualStandardFilter","FILTER_TYPE","Filter","FilterType","Single","SingleExtendedFilter","SingleStandardFilter","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","eq","filter_type","fmt","from","from","from","from","from","into","into","into","into","into","new","new","new","new","new_from_code_mask","new_from_code_mask","new_from_code_mask","new_from_code_mask","to_registers","to_registers","to_registers","to_registers","to_registers","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","AllPins","Error","Instance","InvalidArgument","TxRxPins","Uart","UartPins","UartRx","UartTx","at_cmd_interrupt_set","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","change_stop_bits","clone","config","configure_pins","configure_pins","configure_pins","cts_signal","disable_rx_interrupts","disable_tx_interrupts","drain_fifo","enable_peripheral","eq","flush","flush","fmt","from","from","from","from","from","from","get_rx_fifo_count","get_tx_fifo_count","into","into","into","into","into","into","is_rx_idle","is_tx_idle","listen_at_cmd","listen_rx_fifo_full","listen_tx_done","new","new","new_tx_rx","new_with_config","read","read","register_block","reset_at_cmd_interrupt","reset_peripheral","reset_rx_fifo_full_interrupt","reset_tx_done_interrupt","rts_signal","rx","rx_fifo_full_interrupt_set","rx_signal","set_at_cmd","set_rx_fifo_full_threshold","set_rx_timeout","split","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","tx","tx_done_interrupt_set","tx_signal","type_id","type_id","type_id","type_id","type_id","type_id","uart_number","unlisten_at_cmd","unlisten_rx_fifo_full","unlisten_tx_done","write","write","write_bytes","write_bytes","write_str","write_str","AtCmdConfig","Config","DataBits","DataBits5","DataBits6","DataBits7","DataBits8","Parity","ParityEven","ParityNone","ParityOdd","STOP1","STOP1P5","STOP2","StopBits","baudrate","baudrate","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","char_num","clone","clone","clone","clone","cmd_char","data_bits","data_bits","default","eq","eq","eq","fmt","fmt","fmt","fmt","from","from","from","from","from","gap_timeout","into","into","into","into","into","new","parity","parity_even","parity_none","parity_odd","post_idle_count","pre_idle_count","stop_bits","stop_bits","symbol_length","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","HpCpu","UlpCore","UlpCoreWakeupSource","borrow","borrow","borrow_mut","borrow_mut","clone","fmt","from","from","into","into","new","run","try_from","try_from","try_into","try_into","type_id","type_id"],"q":[[0,"esp_hal"],[83,"esp_hal::aes"],[144,"esp_hal::analog"],[146,"esp_hal::analog::adc"],[227,"esp_hal::analog::dac"],[247,"esp_hal::clock"],[301,"esp_hal::delay"],[315,"esp_hal::dma"],[849,"esp_hal::efuse"],[1067,"esp_hal::gpio"],[2374,"esp_hal::gpio::rtc_io"],[2388,"esp_hal::hmac"],[2446,"esp_hal::i2c"],[2505,"esp_hal::i2s"],[2623,"esp_hal::interrupt"],[2699,"esp_hal::ledc"],[2734,"esp_hal::ledc::channel"],[2813,"esp_hal::ledc::channel::config"],[2838,"esp_hal::ledc::timer"],[2909,"esp_hal::ledc::timer::config"],[2946,"esp_hal::otg_fs"],[2979,"esp_hal::pcnt"],[2991,"esp_hal::pcnt::channel"],[3072,"esp_hal::pcnt::unit"],[3170,"esp_hal::peripheral"],[3188,"esp_hal::peripherals"],[4090,"esp_hal::prelude"],[4254,"esp_hal::psram"],[4257,"esp_hal::reset"],[4284,"esp_hal::rmt"],[4412,"esp_hal::rng"],[4429,"esp_hal::rom"],[4431,"esp_hal::rom::crc"],[4437,"esp_hal::rom::md5"],[4469,"esp_hal::rsa"],[4520,"esp_hal::rsa::operand_sizes"],[5544,"esp_hal::rtc_cntl"],[5632,"esp_hal::sha"],[5663,"esp_hal::spi"],[5729,"esp_hal::spi::master"],[5877,"esp_hal::spi::master::dma"],[5920,"esp_hal::spi::master::prelude"],[5924,"esp_hal::system"],[6037,"esp_hal::systimer"],[6088,"esp_hal::timer"],[6214,"esp_hal::trapframe"],[6278,"esp_hal::twai"],[6369,"esp_hal::twai::filter"],[6430,"esp_hal::uart"],[6536,"esp_hal::uart::config"],[6615,"esp_hal::ulp_core"],[6636,"core::fmt"],[6637,"core::fmt"],[6638,"nb"],[6639,"core::result"],[6640,"core::any"],[6641,"embedded_hal::adc"],[6642,"fugit::aliases"],[6643,"core::convert"],[6644,"core::ops::function"],[6645,"core::marker"],[6646,"core::convert"],[6647,"core::iter::traits::iterator"],[6648,"esp32s2::i2c0"],[6649,"esp32s2::ledc"],[6650,"core::marker"],[6651,"usb_device::endpoint"],[6652,"usb_device::endpoint"],[6653,"usb_device::bus"],[6654,"usb_device::bus"],[6655,"core::fmt"],[6656,"esp32s2::timg0"],[6657,"esp32s2::uart0"],[6658,"esp32s2"],[6659,"fugit::rate"],[6660,"nb"],[6661,"fugit::duration"],[6662,"embedded_hal::blocking::i2c"],[6663,"embedded_hal::digital::v2"],[6664,"void"],[6665,"core::convert"],[6666,"rand_core::error"],[6667,"core::convert"],[6668,"core::fmt"],[6669,"embedded_hal::can"],[6670,"esp32s2::twai0"],[6671,"embedded_hal::can::id"]],"d":["Available CPU cores","","FlashSafeDma","","The first core","","","","","","","","","","Advanced Encryption Standard (AES) support.","Analog Peripherals","","","","","Clock Control","","","Delay driver","Direct Memory Access Commons","Convenience macro to create DMA buffers and descriptors","Convenience macro to create circular DMA buffers and …","Convenience macro to create circular DMA descriptors","Convenience macro to create DMA descriptors","Reading of eFuses (ESP32-S2)","Marks a function as the main function to be called on …","","","","Returns the argument unchanged.","Returns the argument unchanged.","Try to create Self from the raw representation","Which core the application is currently executing on","General Purpose I/Os","HMAC Accelerator","I2C Driver","I2S Master","","","Interrupt support","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","LEDC (LED PWM Controller) peripheral control","","","USB OTG full-speed peripheral","Pulse Counter peripheral driver","Exclusive peripheral access","Peripheral Instances","The prelude","PSRAM “virtual peripheral” driver (ESP32-S2)","","Hardware and Software Reset","Remote Control Peripheral (RMT)","Random Number Generator","ESP ROM libraries","RSA Accelerator support.","RTC_CNTL (Real-Time Clock Control) and Low-power Management","","Secure Hash Algorithm peripheral driver","Serial Peripheral Interface","System Control","System Timer peripheral driver","General-purpose timers","","State of the CPU saved when entering exception or interrupt","","","","","Two-wire Automotive Interface (TWAI)","","","UART driver","Control the ULP core","","","","AES peripheral container","Marker type for AES-128","Marker type for AES-192","Marker type for AES-256","Specifications for AES flavours","","","","","","","","State matrix endianness","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Encrypts/Decrypts the given buffer based on <code>mode</code> parameter","","","","","","","","","","","","","","","","","","","Configures how the state matrix would be laid out.","Analog to Digital Converter (ADC)","Digital to Analog Converter (DAC)","Analog-to-Digital Converter peripheral driver.","A trait abstracting over calibration methods.","Calibration source of the ADC.","A helper trait to get the ADC channel of a compatible GPIO …","Configuration for the ADC.","An I/O pin which can be read using the ADC.","The attenuation of the ADC pin.","0dB attenuation, measurement range: 0-800mV","11dB attenuation, measurement range: 0-2600mV","2.5dB attenuation, measurement range: 0-1100mV","6dB attenuation, measurement range: 0-1350mV","","","","The sampling/readout resolution of the ADC.","","Return the basic ADC bias value. See [<code>AdcCalBasic</code>] for …","Calibrate ADC with specified attenuation and voltage source","Convert ADC value","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Create a new calibration scheme for the given attenuation.","","","","","","","","","","","","","","","","","","","","","","Digital-to-Analog Converter (DAC) Channel 1","Digital-to-Analog Converter (DAC) Channel 2","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Constructs a new DAC instance.","Constructs a new DAC instance.","","","","","","","Writes the given value.","Writes the given value.","","","","","Used to configure the frequencies of the clocks present in …","Frozen clock frequencies","CPU clock speed","","","","","Use what is considered the default settings after boot.","","","","","","","","","","","Configure the CPU clock speed.","","","","Applies the clock configuration and returns a Clocks …","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Use the highest possible frequency for a particular chip","","","","","","","","","","","","","","","Delay driver","","","","Delay for the specified number of microseconds","","Delay for the specified number of nanoseconds","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Create a new <code>Delay</code> instance","","","","","Marks channels as useable for AES","","DMA Channel","","DMA transmit channel","","DescriptorError the DMA rejected the descriptor …","DMA Peripheral","A DMA transfer descriptor.","","DMA Errors","DMA capable peripherals The values need to match the TRM","DMA Priorities The values need to match the TRM","Trait to be implemented for an in progress dma transfer.","Trait to be implemented for an in progress dma transfer.","An empty DMA descriptor used to initialize the descriptor …","","","","","","","","Marks channels as useable for I2S0","","Marks channels as useable for I2S1","Marks channels as useable for I2S","","","Marks channels as usable for LCD_CAM","","","","Marks channels as useable for PARL_IO","Marker trait","","","DMA Rx","","","The functions here are not meant to be used outside the HAL","","","","","","","Marks channels as useable for SPI2","","","","","","","Marks channels as useable for SPI3","Marks channels as useable for SPI","DMA Tx","","","The functions here are not meant to be used outside the HAL","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Configure the channel for use","Configure the channel for use","Configure the channel for use","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","ERR_DSCR_EMPTY error detected","","ERR_EOF error detected","","Descriptor error detected","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","Check if the transfer is finished.","Check if the transfer is finished.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Create a DMA instance.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Wait for the transfer to finish.","Wait for the transfer to finish.","","","<code>[]</code> 4 bit of ADC calibration","<code>[]</code> BLK_VERSION_MAJOR","<code>[]</code> BLK_VERSION_MINOR of BLOCK2 {0: “No calib”; 1: “…","<code>[]</code> BLOCK0 efuse version","<code>[]</code> Disables check of blk version major","<code>[]</code> Disables check of wafer version major","<code>[]</code> Disables capability to Remap RAM to ROM address space","<code>[]</code> Set this bit to disable Dcache","<code>[]</code> Disables Dcache when SoC is in Download mode","<code>[]</code> Disables Icache when SoC is in Download mode","<code>[]</code> Disables flash encryption when in download boot modes","<code>[]</code> Set this bit to disable all download boot modes","<code>[]</code> Set this bit to disable the function that forces chip …","<code>[]</code> Set this bit to disable Icache","<code>[]</code> Set this bit to disable Legacy SPI boot mode","<code>[DIS_CAN]</code> Set this bit to disable the TWAI Controller …","<code>[]</code> Set this bit to disable USB OTG function","<code>[]</code> Set this bit to disable use of USB OTG in UART download …","<code>[]</code> Set this bit to enable secure UART download mode …","","The bit field for get access to efuse data","<code>[]</code> Configures flash startup delay after SoC power-up; in …","<code>[]</code> SPI flash type {0: “4 data lines”; 1: “8 data …","<code>[]</code> Flash version","<code>[]</code> If set; forces ROM code to send an SPI flash resume …","<code>[]</code> Hardware disables JTAG permanently","<code>[BLOCK_KEY0]</code> Key0 or user data","<code>[BLOCK_KEY1]</code> Key1 or user data","<code>[BLOCK_KEY2]</code> Key2 or user data","<code>[BLOCK_KEY3]</code> Key3 or user data","<code>[BLOCK_KEY4]</code> Key4 or user data","<code>[BLOCK_KEY5]</code> Key5 or user data","<code>[KEY0_PURPOSE]</code> Purpose of KEY0","<code>[KEY1_PURPOSE]</code> Purpose of KEY1","<code>[KEY2_PURPOSE]</code> Purpose of KEY2","<code>[KEY3_PURPOSE]</code> Purpose of KEY3","<code>[KEY4_PURPOSE]</code> Purpose of KEY4","<code>[KEY5_PURPOSE]</code> Purpose of KEY5","<code>[MAC_FACTORY]</code> MAC address","<code>[]</code> Optional unique 128-bit ID","<code>[]</code> Set default power supply for GPIO33-GPIO37; set when …","<code>[]</code> Package version","<code>[]</code> PSRAM version","<code>[]</code> Disable reading from BlOCK4-10","<code>[RD_DIS.KEY0]</code> rd_dis of BLOCK_KEY0","<code>[RD_DIS.KEY1]</code> rd_dis of BLOCK_KEY1","<code>[RD_DIS.KEY2]</code> rd_dis of BLOCK_KEY2","<code>[RD_DIS.KEY3]</code> rd_dis of BLOCK_KEY3","<code>[RD_DIS.KEY4]</code> rd_dis of BLOCK_KEY4","<code>[RD_DIS.KEY5]</code> rd_dis of BLOCK_KEY5","<code>[RD_DIS.SYS_DATA_PART2]</code> rd_dis of BLOCK_SYS_DATA2","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code>","<code>[]</code> Set this bit to enable aggressive secure boot key …","<code>[]</code> Set this bit to enable secure boot","<code>[]</code> Revoke 1st secure boot key","<code>[]</code> Revoke 2nd secure boot key","<code>[]</code> Revoke 3rd secure boot key","<code>[]</code> Secure version (used by ESP-IDF anti-rollback feature)","<code>[]</code> Software disables JTAG. When software disabled; JTAG …","<code>[]</code> Enables flash encryption when 1 or 3 bits are set and …","<code>[]</code> SPI_PAD_configure CLK","<code>[]</code> SPI_PAD_configure CS","<code>[]</code> SPI_PAD_configure D(D0)","<code>[]</code> SPI_PAD_configure D4","<code>[]</code> SPI_PAD_configure D5","<code>[]</code> SPI_PAD_configure D6","<code>[]</code> SPI_PAD_configure D7","<code>[]</code> SPI_PAD_configure DQS","<code>[]</code> SPI_PAD_configure HD(D3)","<code>[]</code> SPI_PAD_configure Q(D1)","<code>[]</code> SPI_PAD_configure WP(D2)","<code>[BLOCK_SYS_DATA2]</code> System data part 2 (reserved)","<code>[]</code> Temperature calibration data","<code>[]</code> Selects the default UART for printing boot messages {0: …","<code>[]</code> Set the default UART boot message output mode {0: “…","<code>[]</code> Set this bit to exchange USB D+ and D- pins","<code>[EXT_PHY_ENABLE]</code> Set this bit to enable external USB PHY","<code>[]</code> If set; forces USB BVALID to 1","<code>[BLOCK_USR_DATA]</code> User data","<code>[MAC_CUSTOM CUSTOM_MAC]</code> Custom MAC","<code>[]</code> Set this bit to use XPD_VDD_PSI_REG and VDD_SPI_TIEH to …","<code>[]</code> If VDD_SPI_FORCE is 1; determines VDD_SPI voltage {0: …","<code>[]</code> If VDD_SPI_FORCE is 1; this value determines if the …","<code>[]</code> WAFER_VERSION_MAJOR","<code>[]</code> WAFER_VERSION_MINOR most significant bit","<code>[]</code> WAFER_VERSION_MINOR least significant bits","<code>[]</code> RTC watchdog timeout threshold; in unit of slow clock …","<code>[]</code> Disable programming of individual eFuses","<code>[]</code> wr_dis of ADC_CALIB","<code>[]</code> wr_dis of BLOCK1","<code>[]</code> wr_dis of BLK_VERSION_MAJOR","<code>[]</code> wr_dis of BLK_VERSION_MINOR","<code>[]</code> wr_dis of BLOCK0_VERSION","<code>[WR_DIS.KEY0]</code> wr_dis of BLOCK_KEY0","<code>[WR_DIS.KEY1]</code> wr_dis of BLOCK_KEY1","<code>[WR_DIS.KEY2]</code> wr_dis of BLOCK_KEY2","<code>[WR_DIS.KEY3]</code> wr_dis of BLOCK_KEY3","<code>[WR_DIS.KEY4]</code> wr_dis of BLOCK_KEY4","<code>[WR_DIS.KEY5]</code> wr_dis of BLOCK_KEY5","<code>[WR_DIS.SYS_DATA_PART2]</code> wr_dis of BLOCK_SYS_DATA2","<code>[WR_DIS.USER_DATA]</code> wr_dis of BLOCK_USR_DATA","<code>[WR_DIS.MAC_CUSTOM WR_DIS.USER_DATA_MAC_CUSTOM]</code> wr_dis of …","<code>[]</code> wr_dis of DIS_BOOT_REMAP","<code>[]</code> wr_dis of DIS_DCACHE","<code>[]</code> wr_dis of DIS_DOWNLOAD_DCACHE","<code>[]</code> wr_dis of DIS_DOWNLOAD_ICACHE","<code>[]</code> wr_dis of DIS_DOWNLOAD_MANUAL_ENCRYPT","<code>[]</code> wr_dis of DIS_DOWNLOAD_MODE","<code>[]</code> wr_dis of DIS_FORCE_DOWNLOAD","<code>[]</code> wr_dis of DIS_ICACHE","<code>[]</code> wr_dis of DIS_LEGACY_SPI_BOOT","<code>[WR_DIS.DIS_CAN]</code> wr_dis of DIS_TWAI","<code>[]</code> wr_dis of DIS_USB","<code>[]</code> wr_dis of DIS_USB_DOWNLOAD_MODE","<code>[]</code> wr_dis of ENABLE_SECURITY_DOWNLOAD","<code>[]</code> wr_dis of FLASH_TPUW","<code>[]</code> wr_dis of FLASH_TYPE","<code>[]</code> wr_dis of FLASH_VERSION","<code>[]</code> wr_dis of FORCE_SEND_RESUME","<code>[]</code> wr_dis of HARD_DIS_JTAG","<code>[WR_DIS.KEY0_PURPOSE]</code> wr_dis of KEY_PURPOSE_0","<code>[WR_DIS.KEY1_PURPOSE]</code> wr_dis of KEY_PURPOSE_1","<code>[WR_DIS.KEY2_PURPOSE]</code> wr_dis of KEY_PURPOSE_2","<code>[WR_DIS.KEY3_PURPOSE]</code> wr_dis of KEY_PURPOSE_3","<code>[WR_DIS.KEY4_PURPOSE]</code> wr_dis of KEY_PURPOSE_4","<code>[WR_DIS.KEY5_PURPOSE]</code> wr_dis of KEY_PURPOSE_5","<code>[WR_DIS.MAC_FACTORY]</code> wr_dis of MAC","<code>[]</code> wr_dis of OPTIONAL_UNIQUE_ID","<code>[]</code> wr_dis of PIN_POWER_SELECTION","<code>[]</code> wr_dis of PKG_VERSION","<code>[]</code> wr_dis of PSRAM_VERSION","<code>[]</code> wr_dis of RD_DIS","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A10H","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A10L","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A11H","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A11L","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A12H","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A12L","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A13H","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A13L","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A20H","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A20L","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A21H","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A21L","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A22H","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A22L","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A23H","<code>[]</code> wr_dis of RTCCALIB_V1IDX_A23L","<code>[]</code> wr_dis of SECURE_BOOT_AGGRESSIVE_REVOKE","<code>[]</code> wr_dis of SECURE_BOOT_EN","<code>[]</code> wr_dis of SECURE_BOOT_KEY_REVOKE0","<code>[]</code> wr_dis of SECURE_BOOT_KEY_REVOKE1","<code>[]</code> wr_dis of SECURE_BOOT_KEY_REVOKE2","<code>[]</code> wr_dis of SECURE_VERSION","<code>[]</code> wr_dis of SOFT_DIS_JTAG","<code>[]</code> wr_dis of SPI_BOOT_CRYPT_CNT","<code>[]</code> wr_dis of SPI_PAD_CONFIG_CLK","<code>[]</code> wr_dis of SPI_PAD_CONFIG_CS","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D4","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D5","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D6","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D7","<code>[]</code> wr_dis of SPI_PAD_CONFIG_DQS","<code>[]</code> wr_dis of SPI_PAD_CONFIG_HD","<code>[]</code> wr_dis of SPI_PAD_CONFIG_Q","<code>[]</code> wr_dis of SPI_PAD_CONFIG_WP","<code>[]</code> wr_dis of BLOCK2","<code>[]</code> wr_dis of TEMP_CALIB","<code>[]</code> wr_dis of UART_PRINT_CHANNEL","<code>[]</code> wr_dis of UART_PRINT_CONTROL","<code>[]</code> wr_dis of USB_EXCHG_PINS","<code>[WR_DIS.EXT_PHY_ENABLE]</code> wr_dis of USB_EXT_PHY_ENABLE","<code>[]</code> wr_dis of USB_FORCE_NOPERSIST","<code>[]</code> wr_dis of VDD_SPI_FORCE","<code>[]</code> wr_dis of VDD_SPI_TIEH","<code>[]</code> wr_dis of VDD_SPI_XPD","<code>[]</code> wr_dis of WAFER_VERSION_MAJOR","<code>[]</code> wr_dis of WAFER_VERSION_MINOR_HI","<code>[]</code> wr_dis of WAFER_VERSION_MINOR_LO","<code>[]</code> wr_dis of WDT_DELAY_SEL","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Get status of SPI boot encryption.","Get base mac address","Get the multiplier for the timeout value of the RWDT STAGE …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Reads chip’s MAC address from the eFuse storage.","Read field value in a big-endian order","Read field value in a little-endian order","Set the base mac address","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","General Purpose Input/Output driver","","","Peripheral input signals for the GPIO mux","","","","","","","","","","","","","Convenience constant for <code>Option::None</code> pin","","Convenience type-alias for a no-pin / don’t care - pin","","","","","","Peripheral output signals for the GPIO mux","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Clear the interrupt status bit for this Pin","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Remove a connected <code>signal</code> from this input pin.","","","Remove this output pin from a connected signal.","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","Configures the pin to operate as a floating input pin","","","","","","Configures the pin to operate as an inverted floating …","Configures the pin to operate as an open drain output pin. …","Configures the pin to operate as an inverted pulled down …","Configures the pin to operate as an inverted pulled up …","Configures the pin to operate as an inverted push pull …","","","","","","","","","","","","","","","","","","","","","","","Configures the pin to operate as an open drain output pin","Configures the pin to operate as a pulled down input pin","Configures the pin to operate as a pulled up input pin","Configures the pin to operate as an push pull output pin","","","","","","","Checks if the interrupt status bit for this Pin is set","","","Checks if listening for interrupts is enabled for this Pin","","","","","","","","","","Listen for interrupts","","Listen for interrupts","","","","","","","","RTC IO","","","","","","","","","","","","","","","","","","","","","","","","","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Stop listening for interrupts","","","Configures a pin for use as a low power pin","A GPIO pin configured for low power operation","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Configures the pin as a floating input pin.","","Configures the pin as an input with the internal pull-down …","Configures the pin as an input with the internal pull-up …","Configures the pin as an output pin.","","","","HMAC interface error","","The peripheral can be configured to deliver its output …","","","","","","","","It means the purpose of the selected block does not match …","HMAC is provided to the digital signature peripheral to …","HMAC is used for both the digital signature or JTAG.","HMAC is used to re-enable JTAG after soft-disabling it.","Let the user provide a message and read the result.","","","","","","","","","","","","Step 2. Configure HMAC keys and key purposes.","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Step 1. Enable HMAC module.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","Process the msg block after block","","","","I2C-specific transmission errors","","","I2C peripheral container (I2C)","I2C Peripheral Instance","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Read bytes from a target slave with the address <code>addr</code> The …","Send data bytes from the <code>bytes</code> array to a target slave …","Write bytes from the <code>bytes</code> array first and then read n …","Create a new I2C instance This will enable the peripheral …","Create a new I2C instance with a custom timeout value. …","","","","","","Resets the I2C controller (FIFO + FSM + command list)","Resets the I2C peripheral’s command registers","Resets the transmit and receive FIFO buffers","","","","","Sets the filter with a supplied threshold in clock cycles …","Sets the frequency of the I2C interface by calculating and …","","","","","","","","","","","","","","","","","","Supported data formats","","I2S Error","Instance of the I2S peripheral driver","Blocking I2S Read","Initiate a DMA rx transfer","An in-progress DMA read transfer.","I2S RX channel","I2S TX channel","Blocking I2s Write","Initiate a DMA tx transfer","An in-progress DMA write transfer.","","","","Supported standards.","","Amount of bytes which can be pushed. Only useful for …","Amount of bytes which can be popped","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the DMA transfer is complete","Check if the DMA transfer is complete","Construct a new I2S peripheral driver instance for the …","","Push bytes into the DMA buffer. Only useful for circular …","Push bytes into the DMA buffer via the given closure. The …","","","Read I2S. Returns I2sReadDmaTransfer which represents the …","","Continuously read from I2S. Returns I2sReadDmaTransfer …","","Stop for the DMA transfer and return the buffer and the …","","","","","","","","","","","","","","","","","","","","","","","","","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","","","","Write I2S. Returns I2sWriteDmaTransfer which represents …","","Continuously write to I2S. Returns I2sWriteDmaTransfer …","","Enumeration of available CPU interrupts","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Interrupt priority levels.","","","","","","","","","","Clear the given CPU interrupt","","","","Disable the given peripheral interrupt","Enable the given peripheral interrupt","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Get status of peripheral interrupts","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Assign a peripheral interrupt to an CPU interrupt","","","","","","","","","","","","","LEDC (LED PWM Controller)","Global slow clock source","Used to specify LowSpeed Timer/Channel","","","","","","","","LEDC channel","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Return a new channel","Return a new timer","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Return a new LEDC","Set global slow clock source","LEDC timer","","","","","","","","","","Channel struct","Channel not configured","","","","","","","","","Channel HW interface","Channel interface","Duration too long for timer frequency and duty resolution","Invalid duty % value","Duty % change from start to end is out of range","End duty % out of range","Channel errors","Fade parameters invalid","Fade parameter sub-errors","Channel number","Start duty % out of range","Timer not configured","","","","","","","","","","","","Channel configuration","Configure channel","Configure channel","Configure Channel HW except for the duty which is set via …","Configure Channel HW","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check whether a duty-cycle fade is running","","Check whether a duty-cycle fade is running HW","","Return a new channel","Set channel duty HW","Set duty % of channel","Set channel duty HW","Set duty in channel HW","Start a duty-cycle fade","Start a duty fade from one % to another.","Start a duty-cycle fade HW","Start a duty-cycle fade HW","","","","","","","","","","","","","Channel configuration","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","Invalid Divisor","Timer errors","Clock source for LS Timers","Timer number","Timer struct","","","","","Interface for HW configuration of timer","Interface for Timers","Trait defining the type of timer source","","","","","","","","","","","","Timer configuration","Configure the timer","Configure the timer","Configure the HW for the timer","Configure the HW for the timer","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Return the duty resolution of the timer","Return the duty resolution of the timer","Return the frequency of the timer","Return the frequency of the timer","Get the current source timer frequency from the HW","Get the current source timer frequency from the HW","Return the timer frequency, or 0 if not configured","Return the timer frequency","Return the timer number","Return the timer number","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the timer has been configured","Check if the timer has been configured","Create a new intance of a timer","","","","","","","","","","","","","Update the timer in HW","Update the timer in HW","Timer configuration","Number of bits reserved for duty cycle adjustment","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","USB peripheral driver for STM32 microcontrollers.","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Constructs a new USB peripheral driver.","","","","","","","","","","","","","","","","","","","PCNT - channel configuration","Returns the argument unchanged.","Return a unit","Calls <code>U::from(self)</code>.","Return a new PCNT","","","","PCNT - Unit module","","","","Pulse Counter configuration for a single channel","PCNT channel action on control level","Decrease count value","Hold current count value","PCNT channel action on signal edge","Hold current count value","Increase count value","Keep current count mode","Channel number","PcntPin can be always high, always low, or an actual pin","Invert current count mode (increase -&gt; decrease, decrease …","","","","","","","","","","","","","","","","","","","","Configure the channel","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","PCNT high control mode","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","PCNT low control mode","PCNT signal negative edge count mode","PCNT signal positive edge count mode","Set the control signal (pin/high/low) for this channel","Set the edge signal (pin/high/low) for this channel","","","","","","","","","","","","","","","","","","","Unit configuration","Unit errors","","Invalid filter threshold value","Invalid high limit - must be &gt; 0","Invalid low limit - must be &lt; 0","pulse counter increases from negative to 0","pulse counter is negative (not implemented?)","Unit number","pulse counter decreases from positive to 0.","pulse counter is positive (not implemented?)","","","","","","the current status of the counter.","","","","","","","","","","","","","","","","","","","","","","","","","","Enable which events generate interrupts on this unit.","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Get the latest events for this unit.","Get the current counter value.","Get the mode of the last zero crossing","","","Returns true if an interrupt is active for this unit.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Enable interrupts for this unit.","","","Pause the counter","Clear the interrupt bit for this unit.","Resume the counter","","","","","","","","","","","","","","","","","","","","","","","Disable interrupts for this unit.","","Peripheral singleton type","Trait for any type that can be used as a peripheral of …","An exclusive reference to a peripheral.","","","Unsafely clone (duplicate) a peripheral singleton.","Unsafely clone (duplicate) a peripheral singleton.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Convert a value into a <code>PeripheralRef</code>.","Map the inner peripheral using <code>Into</code>.","","Reborrow into a “child” PeripheralRef.","","","","","","","","","","56 - AES","89 - APB_ADC","92 - APB_PERI_ERR","5 - BT_BB","6 - BT_BB_NMI","4 - BT_MAC","70 - CACHE_IA","91 - CPU_PERI_ERR","","","","","88 - DCACHE_PRELOAD","93 - DCACHE_SYNC","","","27 - DEDICATED_GPIO","","","","","","","46 - EFUSE","","","28 - FROM_CPU_INTR0","29 - FROM_CPU_INTR1","30 - FROM_CPU_INTR2","31 - FROM_CPU_INTR3","","","23 - GPIO","25 - GPIO_INTR_2","24 - GPIO_NMI","26 - GPIO_NMI_2","","","","","","","","","52 - I2C_EXT0","53 - I2C_EXT1","","","35 - I2S0","36 - I2S1","87 - ICACHE_PRELOAD","94 - ICACHE_SYNC","","","","","Enumeration of all the interrupts.","","","45 - LEDC","","","","","51 - PCNT","","","80 - PMS_DMA_APB_I_ILG","81 - PMS_DMA_RX_I_ILG","82 - PMS_DMA_TX_I_ILG","78 - PMS_PRO_AHB_ILG","79 - PMS_PRO_CACHE_ILG","77 - PMS_PRO_DPORT_ILG","76 - PMS_PRO_DRAM0_ILG","75 - PMS_PRO_IRAM0_ILG","","","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","","","","50 - RMT","","","","","54 - RSA","49 - RTC_CORE","","","","","8 - RWBLE","10 - RWBLE_NMI","7 - RWBT","9 - RWBT_NMI","40 - SDIO_HOST","","","55 - SHA","11 - SLC0","12 - SLC1","","","83 - SPI0_REJECT_CACHE","","","32 - SPI1","","","33 - SPI2","57 - SPI2_DMA","","","34 - SPI3","58 - SPI3_DMA","","","86 - SPI4","85 - SPI4_DMA","","","","","","","71 - SYSTIMER_TARGET0","72 - SYSTIMER_TARGET1","73 - SYSTIMER_TARGET2","65 - TG0_LACT_EDGE","18 - TG0_LACT_LEVEL","62 - TG0_T0_EDGE","15 - TG0_T0_LEVEL","63 - TG0_T1_EDGE","16 - TG0_T1_LEVEL","64 - TG0_WDT_EDGE","17 - TG0_WDT_LEVEL","69 - TG1_LACT_EDGE","22 - TG1_LACT_LEVEL","66 - TG1_T0_EDGE","19 - TG1_T0_LEVEL","67 - TG1_T1_EDGE","20 - TG1_T1_LEVEL","68 - TG1_WDT_EDGE","21 - TG1_WDT_LEVEL","60 - TIMER1","61 - TIMER2","","","","","","","47 - TWAI0","","","37 - UART0","","","38 - UART1","39 - UART2","","","13 - UHCI0","14 - UHCI1","","","48 - USB","","","","","59 - WDT","","","3 - WIFI_BB","0 - WIFI_MAC","1 - WIFI_NMI","2 - WIFI_PWR","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Returns all the peripherals <em>once</em>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attempt to convert a given value into an <code>Interrupt</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The type of the value returned by <code>capture</code>","Enumeration of channels that can be used with this <code>Capture</code> …","Enumeration of channels that can be used with this <code>Pwm</code> …","The type of the value returned by <code>count</code>","Type for the <code>duty</code> methods","Type for the <code>duty</code> methods","Error type returned by ADC methods","Error type","Error type","Error type","Error type","The type of error that can occur when writing","Error type","Error type","Error type","Error type","Error type","Read error","Write error","An enumeration of SPI errors","Enumeration of <code>Capture</code> errors","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","The unit of time used by this timer","Unit of time used by the watchdog","A time unit that can be converted into a human time unit …","A time unit that can be converted into a human time unit …","","","","","Trait for buffers that can be given to DMA for reading.","Trait for <code>Deref</code> targets used by the blanket <code>DmaReadBuffer</code> …","Trait for DMA word types used by the blanket DMA buffer …","Trait for buffers that can be given to DMA for writing.","Trait for <code>DerefMut</code> targets used by the blanket …","Input capture","Pulse Width Modulation","A single PWM channel / pin","Quadrature encoder interface","ADCs that sample on single channels per request, and do so …","Millisecond delay","Microsecond delay","Blocking read","Blocking write","Blocking write + read","Blocking read","Write half of a serial interface (blocking variant)","Blocking transfer","Blocking write","Single digital input pin","Single digital push-pull output pin","Output pin that can be toggled","Single digital input pin","Single digital push-pull output pin","Push-pull output pin that can read its output state","Output pin that can be toggled","Read half of a serial interface","Write half of a serial interface","Full duplex (master mode)","A count down timer","Feeds an existing watchdog to ensure the processor isn’t …","Disables a running watchdog timer so the processor won’t …","Enables A watchdog timer to reset the processor if …","","","","","","","","","","","","","","","","","Extension trait for simple short-hands for u32 Durations","Extension trait for simple short-hands for u64 Durations","Extension trait for simple short-hands for u32 Rate","Extension trait for simple short-hands for u64 Rate","","","Block until the serial interface has sent all buffered …","Writes a slice, blocking until everything has been written","“Waits” for a transition in the capture <code>channel</code> and …","Returns the current pulse count of the encoder","Pauses execution for <code>ms</code> milliseconds","Pauses execution for <code>us</code> microseconds","Returns the count direction","Disables the watchdog","Disables a capture <code>channel</code>","Disables a PWM <code>channel</code>","Disables a PWM <code>channel</code>","Enables a capture <code>channel</code>","Enables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","Marks a function as the main function to be called on …","Triggers the watchdog. This must be done once the watchdog …","Ensures that none of the previously written words are …","Returns the current duty cycle","Returns the current duty cycle","Returns the maximum duty cycle value","Returns the maximum duty cycle value","Returns the current PWM period","Returns the current resolution","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Marks a function as an interrupt handler","Is the input pin high?","Is the input pin high?","Is the input pin low?","Is the input pin low?","Is the pin in drive high mode?","Is the pin in drive low mode?","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Load code to be run on the LP/ULP core.","Create an enum for erased GPIO pins, using the …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","","This attribute allows placing statics and functions into …","Request that the ADC begin a conversion on the specified …","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","Reads enough bytes from hardware random number generator …","Reads a single word from the serial interface","Reads the word stored in the shift register","Provide a buffer usable for DMA reads.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Sends a word to the slave","Sets a new duty cycle","Sets a new duty cycle","Drives the pin high","Drives the pin high","Drives the pin low","Drives the pin low","Sets a new PWM period","Sets the resolution of the capture timer","Drives the pin high or low depending on the provided value","Starts a new count down","Starts the watchdog with a given period, typically once …","Toggle pin output.","Toggle pin output.","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","Non-blockingly “waits” until the count down finishes","Writes bytes to slave with address <code>address</code>","Sends <code>words</code> to the slave, ignoring all the incoming words","Writes a single word to the serial interface","Provide a buffer usable for DMA writes.","Writes bytes to slave with address <code>address</code> and then reads …","","","","","Not a wakeup cause, used to disable all wakeup sources with","Wakeup caused by BT (light sleep only)","Wakeup caused by COCPU int","Wakeup caused by COCPU crash","Wakeup caused by external signal using RTC_IO","Wakeup caused by external signal using RTC_CNTL","Wakeup caused by GPIO (light sleep only on ESP32, S2 and …","","Wakeup caused by timer","Wakeup caused by touchpad","Wakeup caused by UART (light sleep only)","Wakeup caused by ULP program","In case of deep sleep, reset was not caused by exit from …","Wakeup caused by WIFI (light sleep only)","","","","","Returns the argument unchanged.","Retrieves the reason for the last reset as a …","Retrieves the cause of the last wakeup event as a …","Calls <code>U::from(self)</code>.","Performs a software reset on the chip.","Performs a software reset on the CPU.","","","","RMT Channel","An in-progress continuous TX transaction","","","","Convenience representation of a pulse code entry.","RMT Instance","","Channel configuration for RX channels","","RX transaction instance","An in-progress transaction for a single shot TX …","","","Channel configuration for TX channels","","","","","","","","","","","","","","","","","","","","","Carrier high phase in ticks","Carrier high phase in ticks","Level of the carrier","Level of the carrier","Carrier low phase in ticks","Carrier low phase in ticks","Enable carrier modulation","Enable carrier demodulation","","","","","Channel’s clock divider","Channel’s clock divider","","","","","Configure the TX channel","Configure the RX channel","","","","","Filter threshold in ticks","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Enable idle output","Set the idle output level to low/high","Idle threshold in ticks","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Length of the first pulse code interval (in clock cycles)","Length of the second pulse code interval (in clock cycles)","Logical output level in the first pulse code interval","Logical output level in the second pulse code interval","Create a new RMT instance","Start receiving pulse codes into the given buffer. This …","Stop transaction as soon as possible.","Stop transaction when the current iteration ends.","Start transmitting the given pulse code sequence. This …","Start transmitting the given pulse code continuously. This …","Like <code>Self::transmit_continuously</code> but also sets a loop …","","","","","","","","","","","","","","","","","","","","","","","","","","","","Wait for the transaction to complete","Wait for the transaction to complete","Random number generator driver","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Create a new random number generator instance","","","Reads currently available <code>u32</code> integer from <code>RNG</code>","","","","","","Cyclic Redundancy Check","MD5 Message-Digest Algorithm","Left-shifting CRC-16 with polynomial 0x1021","Right-shifting CRC-16 with polynomial 0x1021","Left-shifting CRC-32 with polynomial 0x04c11db7","Right-shifting CRC-32 with polynomial 0x04c11db7","Left-shifting CRC-8 with polynomial 0x07","Right-shifting CRC-8 with polynomial 0x07","MD5 context for an ongoing computation","16-byte message digest","","","","","","","Compute a full digest from a single buffer","Finalize and return a digest","Feed data to the hasher","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new MD5 context","","","","","","","","","","RSA peripheral container","","Support for RSA peripheral’s modular exponentiation …","Support for RSA peripheral’s modular multiplication …","Support for RSA peripheral’s large number multiplication …","","","","","","","","","Enables/disables constant time acceleration, when enabled …","Enables/disables rsa interrupt, when enabled rsa perpheral …","Enables/disables search acceleration, when enabled it …","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Creates an Instance of <code>RsaModularExponentiation</code>. <code>m_prime</code> …","Creates an Instance of <code>RsaModularMultiplication</code>. <code>m_prime</code> …","Creates an Instance of <code>RsaMultiplication</code>.","Marker types for the operand sizes","reads the result to the given buffer. This is a non …","Reads the result to the given buffer. This is a non …","Reads the result to the given buffer. This is a non …","After the RSA Accelerator is released from reset, the …","starts the modular exponentiation operation. <code>r</code> could be …","Starts the modular multiplication operation. <code>r</code> could be …","Starts the multiplication operation.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Power on reset","Deep sleep reset the digital core","eFuse CRC error resets the digital core","Main watch dog 0 resets digital core","Main watch dog 1 resets digital core","RTC watch dog resets digital core","Software resets the digital core by RTC_CNTL_SW_SYS_RST","Main watch dog 0 resets CPU 0","Main watch dog 1 resets CPU 0","RTC watch dog resets CPU 0","Software resets CPU 0 by RTC_CNTL_SW_PROCPU_RST","Low-power Management","RTC Watchdog Timer","RTC SLOW_CLK frequency values","External 32 KHz XTAL","Internal fast RC oscillator, divided by 256","Internal slow RC oscillator","RTC Watchdog Timer","","VDD voltage is not stable and resets the digital core","Glitch on clock resets the digital core and rtc module","RTC watch dog resets digital core and rtc module","Super watch dog resets the digital core and rtc module","","","","","","","","","","","","","","","","Disable the watchdog timer instance","Enable the watchdog timer instance","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Try to create Self from the raw representation","","Get the RTC_SLOW_CLK source","read the current value of the rtc time registers in …","read the current value of the rtc time registers.","read the current value of the rtc time registers in …","","Get main XTAL frequency This is the value stored in RTC …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","SPI errors","","Full-duplex operation","Half-duplex operation","","","","","","","","","","SPI data mode","SPI modes","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Serial Peripheral Interface - Master Mode","","","","","","","","","","","","","","","","SPI address, 1 to 32 bits.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","SPI command, 1 to 16 bits.","","","","","","","","","","","","","","","","","","","Read and Write in half duplex mode.","","","","","SPI peripheral driver","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Initialize for full-duplex 1 bit mode","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Constructs an SPI instance in 8bit dataframe mode.","Constructs an SPI instance in half-duplex mode.","Prelude for the SPI (Master) driver","Half-duplex read.","","","","Read bytes from SPI.","Read received bytes from SPI FIFO.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Setup pins for this SPI instance.","Setup pins for this SPI instance.","","","","","Half-duplex write.","","","","Write bytes to SPI.","","","A DMA capable SPI instance.","An in-progress DMA transfer.","An in-progress DMA transfer","","","","","","","","","","Perform a DMA read.","Perform a DMA transfer.","Perform a DMA write.","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the DMA transfer is complete","Check if the DMA transfer is complete","","","","","","","","","","","","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","","","","","","","","","","","Controls the configuration of the chip’s clocks.","","","","","","","","","Peripherals which can be enabled via <code>PeripheralClockControl</code>","","","Control the radio peripheral clocks","","","","","","","","","","","","","Controls the configuration of the chip’s clocks.","Extension trait to split a SYSTEM/DPORT peripheral in …","The SYSTEM/DPORT splitted into it’s different logical …","","","","","","","","Initialize BLE RTC clocks","","","","","","","","","","","","","","","","","","","","","Disable the peripheral","","Enable the peripheral","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Do any common initial initialization needed","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","Reset the MAC","","","","","Splits the SYSTEM/DPORT peripheral into it’s parts.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Conjure an alarm out of thin air.","Conjure an alarm out of thin air.","Conjure an alarm out of thin air.","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","Custom timer error type","Timer peripheral instance","General-purpose Timer driver","","","","","","","Watchdog timer","","","","","","","","","","","","","","","","","","","","","","","Disable the watchdog timer instance","","","","","Enable the watchdog timer instance","","","","","","","Return the raw interface to the underlying timer instance","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","Create a new timer instance","Create a new watchdog timer instance","","","","","","","","","","","","","","","","","","","","","","","Forcibly enable or disable the watchdog timer","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","State of the CPU saved when entering exception or interrupt","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","","","","","A selection of pre-determined baudrates for the TWAI …","","","","","Structure backing the …","","","","","The underlying timings for the TWAI peripheral.","An active TWAI peripheral in Normal Mode.","An inactive TWAI peripheral in the “Reset”…","","","","","","","","","","","","","","Clear the receive FIFO, discarding any valid, partial, or …","","","","","","Two-wire Automotive Interface (TWAI) Filters","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the controller is in a bus off state.","","","","","","","Get the number of messages that the peripheral has …","Return a received frame if there are any available.","","","Set the error warning threshold.","Set up the acceptance filter on the device.","Put the peripheral into Operation Mode, allowing the …","Stop the peripheral, putting it into reset mode and …","","Transmit a frame.","","","","","","","","","","","","","","","","","","","","","","","","","NOTE: The dual extended id acceptance filters can only …","A filter that matches against two standard 11-bit standard …","The type of the filter.","","","","Warning: This is not a perfect filter. Standard ids that …","A filter that matches against a single 11 bit id, the rtr …","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new filter that matches against a single 11-bit …","Create a filter that matches against a single 29-bit …","Create a filter that matches against two standard 11-bit …","Create a filter that matches the first 16 bits of two …","The masks indicate which bits of the code the filter …","The masks indicate which bits of the code the filter …","The masks indicate which bits of the code the filter …","Create a new filter matching the first 16 bits of two …","Get the register level representation of the filter.","","","","","","","","","","","","","","","","","","","","All pins offered by UART","Custom serial error type","UART peripheral instance","","","UART driver","Pins used by the UART interface","UART RX","UART TX","Checks if AT-CMD interrupt is set","","","","","","","","","","","","","Change the number of stop bits","","UART configuration","","","","","","","Read all available bytes from the RX FIFO into the …","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Listen for AT-CMD interrupts","Listen for RX-FIFO-FULL interrupts","Listen for TX-DONE interrupts","","Create a new UART instance with defaults","","Create a new UART instance with defaults","","","","Reset AT-CMD interrupt","","Reset RX-FIFO-FULL interrupt","Reset TX-DONE interrupt","","","Checks if RX-FIFO-FULL interrupt is set","","Configures the AT-CMD detection settings.","Configures the RX-FIFO threshold","Configures the Receive Timeout detection setting","Split the Uart into a transmitter and receiver, which is …","","","","","","","","","","","","","","Checks if TX-DONE interrupt is set","","","","","","","","","Stop listening for AT-CMD interrupts","Stop listening for RX-FIFO-FULL interrupts","Stop listening for TX-DONE interrupts","","","Writes bytes","Writes bytes","","","Configuration for the AT-CMD detection functionality","UART configuration","Number of data bits","","","","","Parity check","","","","1 stop bit","1.5 stop bits","2 stop bits","Number of stop bits","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","",""],"i":[0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,5,1,5,1,0,1,0,0,0,0,0,0,0,0,0,1,1,5,5,1,1,0,0,0,0,0,5,5,0,5,1,0,0,5,0,0,0,0,0,0,5,0,0,0,0,0,0,5,0,0,0,0,0,5,0,5,1,5,1,0,5,1,0,0,5,0,0,0,0,0,0,0,23,441,22,22,441,22,22,0,441,23,0,22,17,442,443,444,23,22,17,442,443,444,23,22,17,442,443,444,23,22,17,442,443,444,23,17,17,22,17,442,443,444,23,22,17,442,443,444,23,22,17,442,443,444,23,17,0,0,0,0,0,0,0,0,0,26,26,26,26,31,27,27,0,28,24,29,24,29,30,29,32,28,26,27,30,29,32,28,26,27,30,30,28,26,27,29,29,29,28,26,27,26,27,30,29,32,28,26,27,30,29,32,28,26,27,29,32,24,30,32,29,30,29,32,28,26,27,30,29,32,28,26,27,30,29,32,28,26,27,0,0,37,40,37,40,37,40,37,40,37,40,37,40,37,40,37,40,37,40,0,44,44,44,0,0,0,45,45,0,46,42,46,42,44,45,46,42,44,45,44,45,42,46,44,45,42,47,44,45,46,42,44,45,47,46,42,44,45,42,47,46,42,44,45,46,42,44,45,46,42,44,45,46,0,50,50,50,50,50,50,50,50,50,50,50,50,50,63,0,61,0,0,0,0,61,0,0,0,0,0,0,0,0,60,61,63,0,0,0,0,0,0,0,0,0,61,61,0,61,61,165,0,0,62,0,0,165,0,0,63,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,165,0,0,54,57,52,53,54,57,54,57,59,59,445,446,447,448,73,54,57,66,59,60,65,449,450,64,68,451,452,67,70,453,454,69,61,62,63,445,446,447,448,73,54,57,66,59,60,65,449,450,64,68,451,452,67,70,453,454,69,61,62,63,57,57,54,57,52,55,54,65,68,70,53,55,58,57,65,68,70,55,65,68,70,55,65,68,70,59,60,61,62,63,64,67,69,54,57,58,52,54,61,62,63,61,62,63,445,446,447,448,73,54,57,66,59,60,65,449,450,64,68,451,452,67,70,453,454,69,61,62,63,52,54,52,54,52,53,54,57,55,65,68,70,55,65,68,70,55,65,68,70,55,65,68,70,73,52,53,56,54,58,57,52,53,55,54,57,65,68,70,445,446,447,448,73,54,57,66,59,60,65,449,450,64,68,451,452,67,70,453,454,69,61,62,63,52,55,54,65,68,70,53,55,58,57,65,68,70,52,53,71,72,56,54,58,57,55,65,68,70,52,55,54,65,68,70,53,55,58,57,65,68,70,52,53,54,57,55,65,68,70,55,65,68,70,55,65,68,70,55,65,68,70,55,56,65,68,70,55,58,65,68,70,54,57,52,55,54,65,68,70,53,55,58,57,65,68,70,52,53,54,57,55,65,68,70,55,65,68,70,73,52,54,52,53,56,54,58,57,53,57,53,57,54,54,58,55,65,68,70,55,65,68,70,55,65,68,70,54,59,59,55,65,68,70,55,65,68,70,55,65,68,70,55,65,68,70,55,65,68,70,55,65,68,70,55,65,68,70,55,65,68,70,73,73,55,65,68,70,55,65,68,70,52,53,56,54,58,57,445,446,447,448,73,54,57,66,59,60,65,449,450,64,68,451,452,67,70,453,454,69,61,62,63,445,446,447,448,73,54,57,66,59,60,65,449,450,64,68,451,452,67,70,453,454,69,61,62,63,66,57,445,446,447,448,73,54,57,66,59,60,65,449,450,64,68,451,452,67,70,453,454,69,61,62,63,52,55,54,65,68,70,53,55,58,57,65,68,70,52,53,54,57,55,65,68,70,55,65,68,70,71,72,57,57,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,455,77,455,77,77,455,77,455,455,455,455,77,455,455,455,455,455,77,455,77,455,77,0,0,0,0,82,0,456,84,129,0,0,84,83,84,83,84,84,84,84,84,84,83,84,84,83,84,83,84,83,84,83,84,83,84,83,84,83,84,84,84,84,82,0,128,128,128,128,128,128,84,84,84,84,84,84,84,84,84,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,147,147,83,84,83,84,83,84,83,84,83,84,83,83,84,83,84,84,83,84,147,147,0,0,0,0,0,456,0,0,84,84,84,84,84,84,84,84,82,0,0,0,0,0,0,0,0,0,0,83,84,83,84,83,83,83,83,83,83,83,83,83,83,83,83,83,83,83,83,0,456,0,0,0,0,83,84,83,84,83,84,83,84,0,0,0,0,0,0,82,129,0,84,84,83,84,83,84,84,84,83,84,84,83,84,83,84,84,84,84,83,84,83,84,83,84,83,84,83,84,83,84,83,84,83,84,83,84,84,84,84,83,84,83,84,83,84,83,84,83,84,83,84,83,84,83,84,83,84,456,83,83,84,84,83,84,83,83,84,84,83,84,83,83,83,83,83,0,0,130,132,134,457,133,131,139,136,138,458,135,137,35,140,147,80,144,82,128,129,83,84,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,81,130,132,134,457,133,131,139,136,138,458,135,137,35,140,147,80,144,82,128,129,83,84,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,81,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,36,39,104,105,79,80,81,82,83,84,80,81,0,85,80,81,85,80,81,0,86,80,81,86,80,81,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,36,39,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,81,85,80,81,86,80,81,85,80,81,85,80,81,86,80,81,86,80,81,86,80,81,128,129,83,84,130,132,134,457,133,131,139,136,138,458,135,137,35,140,147,80,80,80,80,80,80,80,80,80,80,80,80,144,82,128,129,83,84,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,502,86,80,81,86,80,81,86,80,81,86,80,81,130,132,134,457,133,131,139,136,138,458,135,137,35,140,147,80,144,82,128,129,83,84,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,81,80,80,80,80,81,81,81,81,81,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,81,85,80,81,79,80,81,79,80,81,80,80,81,80,81,80,81,79,81,79,80,81,144,79,80,81,144,0,145,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,145,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,145,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,146,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,146,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,79,80,81,86,80,81,80,81,80,81,86,80,81,85,80,81,86,80,81,86,80,81,79,80,81,80,81,130,132,134,457,133,131,139,136,138,458,135,137,35,140,147,80,144,82,128,129,83,84,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,81,130,132,134,457,133,131,139,136,138,458,135,137,35,140,147,80,144,82,128,129,83,84,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,81,130,132,134,457,133,131,139,136,138,458,135,137,35,140,147,80,144,82,128,129,83,84,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,81,79,80,81,0,0,141,141,141,141,141,148,141,141,141,141,141,141,0,0,0,151,151,151,151,151,151,0,149,150,150,150,150,152,149,150,151,152,149,150,151,149,150,151,152,149,150,151,152,149,150,151,152,152,149,150,151,152,152,149,150,151,152,152,149,150,151,152,149,150,151,152,149,150,151,152,157,157,157,0,157,157,0,0,157,158,157,158,157,156,156,157,156,157,156,157,158,157,156,158,157,156,156,156,158,158,156,156,158,156,156,156,156,156,156,156,156,156,156,156,156,156,156,156,158,157,158,157,158,157,156,156,158,158,156,167,167,0,168,0,0,0,0,0,0,0,0,0,0,168,169,0,0,168,163,166,163,166,172,170,171,168,169,167,163,166,172,170,171,168,169,167,167,168,169,167,167,163,166,168,169,167,170,171,168,169,167,163,166,172,170,171,168,168,169,167,172,172,163,166,172,170,171,168,169,167,163,166,172,166,163,163,173,171,174,171,174,171,163,163,166,172,170,171,168,169,167,163,166,172,170,171,168,169,167,163,166,172,170,171,168,169,167,163,166,166,172,177,170,178,170,178,170,0,0,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,181,182,0,182,182,182,180,181,182,180,181,182,0,180,181,182,0,0,181,182,180,181,182,180,181,182,0,180,181,182,0,182,182,180,181,182,180,181,182,180,181,182,185,0,0,0,0,186,198,185,186,198,185,0,185,185,185,186,198,185,186,186,186,198,185,186,186,0,186,198,185,186,198,185,186,198,185,0,194,187,187,187,187,187,187,187,187,0,0,193,194,193,193,0,194,0,0,193,194,188,193,194,187,188,193,194,187,193,194,187,0,195,188,197,188,197,188,193,194,187,193,194,187,188,193,194,187,188,193,194,187,195,188,197,188,188,195,188,197,188,195,188,197,188,188,193,194,187,188,193,194,187,188,193,194,187,0,199,0,199,199,196,199,196,199,196,196,199,199,199,196,199,196,196,196,199,196,199,196,199,196,202,189,201,0,0,0,0,190,190,190,190,0,0,0,191,201,202,190,191,201,202,190,201,202,190,0,203,191,205,191,201,202,190,201,202,190,191,201,202,190,203,191,203,191,205,191,203,191,203,191,191,201,202,190,203,191,191,191,201,202,190,191,201,202,190,191,201,202,190,205,191,0,0,206,206,206,206,206,206,206,206,206,206,206,206,206,206,206,204,206,204,204,206,204,204,206,206,204,206,204,206,204,206,204,206,204,206,204,0,0,208,211,211,208,211,208,211,208,211,211,211,208,211,208,211,211,208,211,211,211,211,211,211,211,211,208,211,208,211,208,211,0,221,221,0,221,221,221,221,221,221,221,0,0,226,226,0,0,227,228,0,227,227,228,0,0,228,225,225,230,226,227,228,229,225,230,226,227,228,229,225,226,227,228,229,225,230,227,228,229,226,226,227,228,229,230,226,227,228,229,225,225,229,230,226,227,228,229,225,229,229,229,229,229,230,230,230,226,227,228,229,225,230,226,227,228,229,225,230,226,227,228,229,225,0,0,0,231,231,231,232,232,0,232,232,0,222,222,222,222,0,223,222,231,232,233,234,223,222,231,232,233,234,223,222,231,232,233,234,223,232,233,234,222,231,232,223,234,222,231,232,233,223,222,231,232,232,233,234,223,223,223,223,233,234,223,223,222,231,232,233,234,223,233,234,223,223,223,233,234,233,234,223,222,231,232,233,234,223,222,231,232,233,234,223,222,231,232,233,234,223,233,20,0,0,155,155,20,155,155,155,155,155,20,155,155,155,155,155,155,0,279,0,279,0,279,183,183,183,183,183,183,183,183,0,279,0,279,183,183,0,279,183,0,279,0,279,0,279,183,0,279,183,183,183,183,0,279,183,183,183,183,0,279,0,279,0,279,0,279,183,183,0,279,183,183,183,183,0,279,0,279,0,0,279,183,0,279,0,279,183,0,279,183,183,183,183,183,183,183,183,0,279,19,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,219,272,274,0,0,279,183,0,279,0,279,183,183,0,279,0,279,183,183,183,183,183,0,279,183,183,183,0,279,183,0,279,183,0,279,183,183,0,279,183,183,0,279,183,183,0,279,0,279,0,279,183,183,183,183,183,183,183,183,183,183,183,183,183,183,183,183,183,183,183,183,183,0,279,0,279,0,279,183,0,279,183,0,279,183,183,0,279,183,183,0,279,183,0,279,0,279,183,0,279,183,183,183,183,0,279,279,237,238,19,38,41,74,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,219,272,273,274,183,279,237,238,19,38,41,74,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,219,272,273,274,183,183,237,238,19,38,41,74,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,219,272,273,274,265,266,265,266,259,260,268,269,19,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,219,272,274,19,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,219,272,274,259,260,268,269,183,237,238,19,38,41,74,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,219,272,273,274,183,279,237,238,19,38,41,74,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,219,272,273,274,183,244,245,279,237,238,19,38,41,74,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,219,272,273,274,183,259,260,259,260,183,19,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,219,272,274,244,245,259,260,265,266,268,269,268,269,268,269,268,269,244,245,244,245,259,260,244,245,244,245,259,259,259,259,259,259,259,260,263,279,237,238,19,38,41,74,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,219,272,273,274,279,279,237,238,19,38,41,74,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,219,272,273,274,183,183,279,237,238,19,38,41,74,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,219,272,273,274,183,268,269,279,237,238,19,38,41,74,239,240,241,242,142,243,154,244,245,246,247,143,192,248,224,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,219,272,273,274,183,268,269,293,293,301,296,301,302,311,312,324,325,314,289,14,16,317,322,309,315,304,10,293,281,283,281,283,319,320,293,301,179,176,285,287,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,285,287,289,289,293,296,217,297,296,299,293,301,302,293,301,302,0,303,304,301,302,301,302,301,293,305,307,0,308,309,308,309,310,310,281,283,0,0,305,307,305,307,305,307,305,307,0,0,311,312,314,315,10,179,305,307,10,301,302,316,317,316,317,301,293,317,319,320,321,322,14,319,324,16,304,176,325,304,0,0,0,327,327,327,327,327,327,327,0,327,327,327,327,327,327,327,327,327,327,327,0,0,327,0,0,327,327,327,0,0,0,329,329,0,0,0,0,0,0,0,329,0,0,0,329,343,338,339,340,329,330,331,332,337,343,338,339,340,329,330,331,332,337,331,332,331,332,331,332,331,332,339,339,339,339,331,332,329,330,331,332,333,335,330,331,332,329,332,329,330,331,332,337,343,338,339,340,329,330,330,331,332,337,331,331,332,343,338,339,340,329,330,331,332,337,338,330,330,330,330,339,336,338,338,334,334,334,343,338,339,340,329,330,331,332,337,343,338,339,340,329,330,331,332,337,343,338,339,340,329,330,331,332,337,343,340,0,345,345,345,345,345,345,345,345,345,345,345,345,345,345,345,345,0,0,0,0,0,0,0,0,0,0,347,348,347,348,347,348,0,347,347,347,348,348,348,348,348,348,348,347,348,348,348,347,348,347,347,348,347,348,347,348,354,0,357,0,0,0,0,0,351,352,355,356,351,352,355,356,351,351,351,351,352,355,356,351,352,355,356,351,352,355,356,0,352,355,356,351,352,355,356,351,352,355,356,351,352,355,356,351,352,355,356,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,328,328,328,328,328,328,328,328,328,328,328,0,0,0,360,360,360,0,0,328,328,328,328,361,631,359,328,360,361,631,359,328,360,359,328,360,359,359,359,359,328,361,359,359,328,360,360,361,631,359,328,360,328,0,631,361,361,361,0,631,361,631,359,328,360,359,359,361,361,0,0,359,361,631,359,328,360,361,631,359,328,360,361,631,359,328,360,359,362,362,362,362,362,362,362,0,0,363,362,363,362,362,363,363,363,363,362,363,362,363,362,363,363,362,363,362,363,362,363,364,366,0,0,364,0,0,0,0,364,365,365,365,365,366,366,0,0,364,364,371,368,364,365,366,371,368,364,365,366,364,365,366,364,365,366,364,365,366,371,368,364,364,365,366,371,368,364,365,366,0,371,368,364,365,366,371,368,364,365,366,371,368,364,365,366,0,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,375,0,374,374,374,374,374,374,374,374,374,374,374,374,374,374,374,374,373,0,0,0,0,374,375,0,374,375,369,374,375,369,367,367,369,369,372,367,367,0,372,372,367,367,374,375,369,367,367,367,374,375,369,367,367,369,369,0,373,369,369,367,367,367,367,367,367,369,367,367,370,370,370,370,370,370,367,367,372,372,372,369,367,372,372,374,375,369,374,375,369,374,375,369,367,369,369,369,369,369,369,369,369,369,369,369,369,369,369,373,369,369,367,367,372,367,0,0,0,0,0,383,382,380,383,382,380,380,380,380,380,383,382,380,383,382,380,383,382,380,383,382,380,380,383,382,380,383,382,380,383,382,380,383,382,384,385,380,380,0,0,0,0,632,632,0,632,632,632,632,632,632,392,632,0,388,0,0,0,632,632,632,0,390,390,390,390,0,632,632,0,0,0,632,632,632,632,632,632,388,386,387,390,632,389,43,633,388,387,634,390,632,389,43,633,388,387,634,634,43,634,386,387,386,387,390,632,389,43,633,388,387,634,386,387,390,632,389,43,633,388,387,634,634,389,389,386,387,386,387,634,392,390,632,389,43,633,388,387,634,390,632,389,43,633,388,387,634,390,632,389,43,633,388,387,634,0,397,0,0,397,0,397,397,397,397,394,395,393,397,394,395,393,393,393,393,393,393,394,395,393,397,394,395,393,397,394,395,393,393,393,397,397,393,393,397,394,395,393,397,394,395,393,397,394,395,393,400,0,0,0,0,0,400,0,0,400,0,406,399,402,404,405,400,406,399,402,404,405,400,399,401,402,404,400,403,403,405,399,399,405,405,401,402,404,405,401,402,404,400,405,400,399,406,399,402,404,405,400,406,399,402,404,405,400,401,402,404,401,402,404,401,402,404,401,402,404,401,402,404,406,399,405,401,402,404,403,401,402,404,401,402,404,401,402,404,401,402,404,401,402,404,401,402,404,405,399,405,406,406,406,399,402,404,405,400,406,399,402,404,405,400,406,399,402,404,405,400,401,402,404,399,406,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,407,0,407,407,407,407,407,407,407,407,407,414,414,414,414,0,411,414,411,0,0,409,0,409,409,0,0,0,635,635,414,415,408,410,411,635,414,415,408,410,411,408,410,411,410,410,411,0,410,411,635,414,415,408,410,411,410,635,414,415,408,410,411,408,410,410,411,415,410,410,408,408,408,409,415,415,415,408,635,408,408,635,635,414,415,408,410,411,635,414,415,408,410,411,635,635,635,414,415,408,410,411,0,418,0,0,417,0,0,418,0,0,420,421,422,423,418,420,421,422,423,418,418,417,418,420,421,422,423,418,420,421,422,423,418,420,421,422,423,420,421,422,423,417,420,421,422,423,420,421,422,423,418,420,421,422,423,418,420,421,422,423,418,0,0,0,429,0,0,0,0,0,426,431,432,426,434,433,429,431,432,426,434,433,429,426,429,0,430,431,432,427,427,427,433,427,429,426,434,429,431,432,426,434,433,429,427,427,431,432,426,434,433,429,427,427,426,426,426,431,426,432,426,426,433,427,426,427,426,426,427,432,426,427,426,426,426,426,431,432,426,434,433,429,431,432,426,434,433,429,432,426,427,431,432,426,434,433,429,427,426,426,426,426,434,426,434,426,434,0,0,0,437,437,437,437,0,438,438,438,428,428,428,0,435,435,436,437,438,428,435,436,437,438,428,435,436,437,438,428,435,436,435,435,435,437,438,428,437,438,428,435,436,437,438,428,435,436,436,437,438,428,435,436,435,435,435,435,436,436,435,435,435,436,437,438,428,435,436,437,438,428,435,436,437,438,428,435,439,0,0,440,439,440,439,439,439,440,439,440,439,440,440,440,439,440,439,440,439],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[1,1],0,0,0,0,0,0,0,0,0,[[1,1],2],[[1,3],4],[[[5,[-1]]],-1,[]],[-1,-1,[]],[-1,-1,[]],[6,[[7,[1]]]],[[],1],0,0,0,0,[[[5,[-1]]],-1,[]],[[[5,[-1]]],-1,[]],0,[-1,-2,[],[]],[-1,-2,[],[]],0,0,[-1,[[5,[-1]]],[]],0,0,0,0,0,0,[[[5,[-1]]],[[9,[8,-2]]],[[10,[8]]],[]],0,0,0,0,0,0,[[[5,[-1]],8],[[9,[11,-2]]],[[10,[8]]],[]],0,0,0,0,0,[[[5,[-1]],[12,[8]]],[[13,[[12,[8]],-2]]],[[14,[8]]],[]],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],0,[-1,15,[]],[-1,15,[]],0,0,[[[5,[-1]],[12,[8]]],[[13,[11,-2]]],[[16,[8]]],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,17,[[20,[],[[18,[19]]]]]],[[17,[21,[8]],22,[21,[8]]],11],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[17,23,23,23,23,23,23],11],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[24,25],[[26,27],25],[[24,25],25],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[[],-1,[]],[28,28],[26,26],[27,27],[[],[[29,[-1]]],[]],[[[29,[-1]],-2,26],[[30,[-2,-1]]],0,31],[[[29,[-1]],-2,26],[[30,[-2,-1,-3]]],[0,0],31,[[24,[-1]]]],[[28,28],2],[[26,26],2],[[27,27],2],[[26,3],4],[[27,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[29,[-1]]],0],[[-2,[29,[-1]]],[[32,[-1]]],0,[[20,[],[[18,[-1]]]]]],[26,24],0,[[[32,[-1]],[30,[-2,-1,-3]]],[[9,[25,-4]]],0,[[34,[-1],[[33,[8]]]]],[[24,[-1]]],[]],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[-1,[36,[35]]],37,[[20,[],[[18,[38]]]]]],[[-1,[39,[35]]],40,[[20,[],[[18,[41]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[[37,8],11],[[40,8],11],0,0,0,0,0,0,0,0,0,0,0,[-1,42,[[20,[],[[18,[43]]]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[44,44],[45,45],[[-1,44],42,[[20,[],[[18,[43]]]]]],0,[[44,3],4],[[45,3],4],[42,46],[47,48],[44,48],[45,48],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[47,49],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,42,[[20,[],[[18,[43]]]]]],[47,49],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[50,50],[[50,49],11],[[50,-1],11,[[51,[49]]]],[[50,49],11],[[50,-1],11,[[51,[49]]]],[-1,-1,[]],[-1,-2,[],[]],[46,50],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[52,6],[53,6],[[[54,[-2,-1]]],6,55,[[56,[-1]]]],[[[57,[-2,-1]]],6,55,[[58,[-1]]]],0,0,[[-1,6],2,[]],[[59,6,6],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,0,[52,11],[[],11],[[[54,[-2,-1]]],11,55,[[56,[-1]]]],[[],11],[[],11],[[],11],[53,11],[[],11],[58,11],[[[57,[-2,-1]]],11,55,[[58,[-1]]]],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[59,59],[60,60],[61,61],[62,62],[63,63],[[64,2,[12,[60]],[12,[60]],62],[[66,[65]]]],[[67,2,[12,[60]],[12,[60]],62],[[66,[68]]]],[[69,2,[12,[60]],[12,[60]],62],[[66,[70]]]],0,0,[58,2],[[52,[12,[8]]],[[13,[6,61]]]],[[[54,[-2,-1]],[12,[8]]],[[13,[6,61]]],55,[[56,[-1]]]],[[61,61],2],[[62,62],2],[[63,63],2],[[61,3],4],[[62,3],4],[[63,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[52,2],[[[54,[-2,-1]]],2,55,[[56,[-1]]]],[52,2],[[[54,[-2,-1]]],2,55,[[56,[-1]]]],[52,2],[53,2],[[[54,[-2,-1]]],2,55,[[56,[-1]]]],[[[57,[-2,-1]]],2,55,[[58,[-1]]]],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],0,[[52,2,62],11],[[53,2,62],11],[[56,2,62],11],[[[54,[-2,-1]],2,62],11,55,[[56,[-1]]]],[[58,2,62],11],[[[57,[-2,-1]],2,62],11,55,[[58,[-1]]]],[52,11],[53,11],[[],11],[[[54,[-2,-1]]],11,55,[[56,[-1]]]],[[[57,[-2,-1]]],11,55,[[58,[-1]]]],[[],11],[[],11],[[],11],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[52,2],[[],2],[[[54,[-2,-1]]],2,55,[[56,[-1]]]],[[],2],[[],2],[[],2],[53,2],[[],2],[58,2],[[[57,[-2,-1]]],2,55,[[58,[-1]]]],[[],2],[[],2],[[],2],[52,2],[53,2],[71,2],[72,2],[56,2],[[[54,[-2,-1]]],2,55,[[56,[-1]]]],[58,2],[[[57,[-2,-1]]],2,55,[[58,[-1]]]],[[],2],[[],2],[[],2],[[],2],[52,2],[[],2],[[[54,[-2,-1]]],2,55,[[56,[-1]]]],[[],2],[[],2],[[],2],[53,2],[[],2],[58,2],[[[57,[-2,-1]]],2,55,[[58,[-1]]]],[[],2],[[],2],[[],2],[52,2],[53,2],[[[54,[-2,-1]]],2,55,[[56,[-1]]]],[[[57,[-2,-1]]],2,55,[[58,[-1]]]],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],6],[56,6],[[],6],[[],6],[[],6],[[],6],[58,6],[[],6],[[],6],[[],6],0,0,[52,11],[[],11],[[[54,[-2,-1]]],11,55,[[56,[-1]]]],[[],11],[[],11],[[],11],[53,11],[[],11],[58,11],[[[57,[-2,-1]]],11,55,[[58,[-1]]]],[[],11],[[],11],[[],11],[52,11],[53,11],[[[54,[-2,-1]]],11,55,[[56,[-1]]]],[[[57,[-2,-1]]],11,55,[[58,[-1]]]],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[-1,73,[[20,[],[[18,[74]]]]]],[[52,[12,[8]]],[[13,[6,61]]]],[[[54,[-2,-1]],[12,[8]]],[[13,[6,61]]],55,[[56,[-1]]]],[[52,2,63,8,6],[[13,[11,61]]]],[[53,63,2,8,6],[[13,[11,61]]]],[[56,[12,[60]],2,63,8,6],[[13,[11,61]]]],[[[54,[-2,-1]],2,63,8,6],[[13,[11,61]]],55,[[56,[-1]]]],[[58,[12,[60]],2,63,8,6],[[13,[11,61]]]],[[[57,[-2,-1]],63,2,8,6],[[13,[11,61]]],55,[[58,[-1]]]],[[53,[12,[8]]],[[13,[6,61]]]],[[[57,[-2,-1]],[12,[8]]],[[13,[6,61]]],55,[[58,[-1]]]],[[53,-1],[[13,[6,61]]],[[76,[[12,[8]]],[[75,[6]]]]]],[[[57,[-2,-1]],-3],[[13,[6,61]]],55,[[58,[-1]]],[[76,[[12,[8]]],[[75,[6]]]]]],0,0,[58,11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],0,[[-1,6,2],11,[]],[[59,6,6,-1],11,[]],[2,11],[2,11],[2,11],[2,11],[49,11],[49,11],[49,11],[49,11],[8,11],[8,11],[8,11],[8,11],[62,11],[62,11],[62,11],[62,11],[2,11],[2,11],[2,11],[2,11],[49,11],[49,11],[49,11],[49,11],[8,11],[8,11],[8,11],[8,11],[62,11],[62,11],[62,11],[62,11],0,0,[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[52,[[13,[11,61]]]],[53,[[13,[11,61]]]],[56,[[13,[11,61]]]],[[[54,[-2,-1]]],[[13,[11,61]]],55,[[56,[-1]]]],[58,[[13,[11,61]]]],[[[57,[-2,-1]]],[[13,[11,61]]],55,[[58,[-1]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],0,0,[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[52,11],[[],11],[[[54,[-2,-1]]],11,55,[[56,[-1]]]],[[],11],[[],11],[[],11],[53,11],[[],11],[58,11],[[[57,[-2,-1]]],11,55,[[58,[-1]]]],[[],11],[[],11],[[],11],[52,11],[53,11],[[[54,[-2,-1]]],11,55,[[56,[-1]]]],[[[57,[-2,-1]]],11,55,[[58,[-1]]]],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[71,[[13,[[11,[-1,-2]],[11,[61,-1,-2]]]]],[],[]],[72,[[13,[[11,[-1,-2,-3]],[11,[61,-1,-2,-3]]]]],[],[],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[77,77],[-1,-1,[]],[-1,-1,[]],[[],2],[[],[[21,[8]]]],[[],8],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[21,[8]]]],[77,-1,78],[77,-1,78],[[[21,[8]]],[[13,[11,0]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[79,11],[[[80,[-1]]],11,[]],[[[81,[-1,-2]]],11,[],0],[82,82],[83,83],[84,84],[[[80,[-1]]],-2,[],[]],[[[81,[-1,-2]]],-3,[],0,[]],[83,11],[[85,83],85],[[[80,[-1]],83],[[80,[-1]]],0],[[[81,[-1,-2]],83],[[81,[-1,-2]]],0,0],[[85,83,2,2],85],[[[80,[-1]],83,2,2],[[80,[-1]]],0],[[[81,[-1,-2]],83,2,2],[[81,[-1,-2]]],0,0],[83,11],[[86,84],86],[[[80,[-1]],84],[[80,[-1]]],0],[[[81,[-1,-2]],84],[[81,[-1,-2]]],0,0],[[86,84,2,2,2,2],86],[[[80,[-1]],84,2,2,2,2],[[80,[-1]]],0],[[[81,[-1,-2]],84,2,2,2,2],[[81,[-1,-2]]],0,0],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[81,[-1,0]]],[]],[[[87,[-1]]],[[81,[-1,0]]],[]],[[[88,[-1]]],[[81,[-1,0]]],[]],[[[89,[-1]]],[[81,[-1,0]]],[]],[[[90,[-1]]],[[81,[-1,0]]],[]],[[[91,[-1]]],[[81,[-1,0]]],[]],[[[92,[-1]]],[[81,[-1,0]]],[]],[[[93,[-1]]],[[81,[-1,0]]],[]],[[[94,[-1]]],[[81,[-1,0]]],[]],[[[95,[-1]]],[[81,[-1,0]]],[]],[[[96,[-1]]],[[81,[-1,0]]],[]],[[[97,[-1]]],[[81,[-1,0]]],[]],[[[98,[-1]]],[[81,[-1,0]]],[]],[[[99,[-1]]],[[81,[-1,0]]],[]],[[[100,[-1]]],[[81,[-1,0]]],[]],[[[101,[-1]]],[[81,[-1,0]]],[]],[[[102,[-1]]],[[81,[-1,0]]],[]],[[[103,[-1]]],[[81,[-1,0]]],[]],[[[36,[-1]]],[[81,[-1,0]]],[]],[[[39,[-1]]],[[81,[-1,0]]],[]],[[[104,[-1]]],[[81,[-1,0]]],[]],[[[105,[-1]]],[[81,[-1,0]]],[]],[[[106,[-1]]],[[81,[-1,0]]],[]],[[[107,[-1]]],[[81,[-1,0]]],[]],[[[108,[-1]]],[[81,[-1,0]]],[]],[[[109,[-1]]],[[81,[-1,0]]],[]],[[[110,[-1]]],[[81,[-1,0]]],[]],[[[111,[-1]]],[[81,[-1,0]]],[]],[[[112,[-1]]],[[81,[-1,0]]],[]],[[[113,[-1]]],[[81,[-1,0]]],[]],[[[114,[-1]]],[[81,[-1,0]]],[]],[[[115,[-1]]],[[81,[-1,0]]],[]],[[[116,[-1]]],[[81,[-1,0]]],[]],[[[117,[-1]]],[[81,[-1,0]]],[]],[[[118,[-1]]],[[81,[-1,0]]],[]],[[[119,[-1]]],[[81,[-1,0]]],[]],[[[120,[-1]]],[[81,[-1,0]]],[]],[[[121,[-1]]],[[81,[-1,0]]],[]],[[[122,[-1]]],[[81,[-1,0]]],[]],[[[123,[-1]]],[[81,[-1,0]]],[]],[[[124,[-1]]],[[81,[-1,0]]],[]],[[[125,[-1]]],[[81,[-1,0]]],[]],[[[126,[-1]]],[[81,[-1,0]]],[]],[[[127,[-1]]],[[81,[-1,0]]],[]],[[[81,[-1,-2]]],[[81,[-1]]],[],0],[[85,83],85],[[[80,[-1]],83],[[80,[-1]]],0],[[[81,[-1,-2]],83],[[81,[-1,-2]]],0,0],[86,86],[[[80,[-1]]],[[80,[-1]]],0],[[[81,[-1,-2]]],[[81,[-1,-2]]],0,0],[[85,2],85],[[[80,[-1]],2],[[80,[-1]]],0],[[[81,[-1,-2]],2],[[81,[-1,-2]]],0,0],[[85,2],85],[[[80,[-1]],2],[[80,[-1]]],0],[[[81,[-1,-2]],2],[[81,[-1,-2]]],0,0],[[86,2],86],[[[80,[-1]],2],[[80,[-1]]],0],[[[81,[-1,-2]],2],[[81,[-1,-2]]],0,0],[[86,2],86],[[[80,[-1]],2],[[80,[-1]]],0],[[[81,[-1,-2]],2],[[81,[-1,-2]]],0,0],[[86,2],86],[[[80,[-1]],2],[[80,[-1]]],0],[[[81,[-1,-2]],2],[[81,[-1,-2]]],0,0],[[128,128],2],[[129,129],2],[[83,83],2],[[84,84],2],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[80,[130]]],[[80,[[132,[131]]]]]],[[[80,[130]]],[[80,[[132,[133]]]]]],[-1,-1,[]],[[[80,[130]]],[[80,[[134,[131]]]]]],[[[80,[130]]],[[80,[[136,[135]]]]]],[[[80,[130]]],[[80,[[138,[137]]]]]],[[[80,[130]]],[[80,[[136,[137]]]]]],[[[80,[130]]],[[80,[[134,[133]]]]]],[[[80,[130]]],[[80,[35]]]],[[[80,[130]]],[[80,[[132,[139]]]]]],[[[80,[130]]],[[80,[[138,[135]]]]]],[[[80,[130]]],[[80,[[134,[139]]]]]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[92,[-1]]],[[81,[-1]]],[]],[[[109,[-1]]],[[81,[-1]]],[]],[-1,-1,[]],[[[81,[-1,-2]]],[[81,[-1]]],[],0],[[[105,[-1]]],[[81,[-1]]],[]],[[[95,[-1]]],[[81,[-1]]],[]],[[[113,[-1]]],[[81,[-1]]],[]],[[[91,[-1]]],[[81,[-1]]],[]],[[[97,[-1]]],[[81,[-1]]],[]],[[[104,[-1]]],[[81,[-1]]],[]],[[[114,[-1]]],[[81,[-1]]],[]],[[[122,[-1]]],[[81,[-1]]],[]],[[[111,[-1]]],[[81,[-1]]],[]],[[[124,[-1]]],[[81,[-1]]],[]],[[[123,[-1]]],[[81,[-1]]],[]],[[[110,[-1]]],[[81,[-1]]],[]],[[[115,[-1]]],[[81,[-1]]],[]],[[[93,[-1]]],[[81,[-1]]],[]],[[[127,[-1]]],[[81,[-1]]],[]],[[[88,[-1]]],[[81,[-1]]],[]],[[[87,[-1]]],[[81,[-1]]],[]],[[[99,[-1]]],[[81,[-1]]],[]],[[[89,[-1]]],[[81,[-1]]],[]],[[[90,[-1]]],[[81,[-1]]],[]],[[[118,[-1]]],[[81,[-1]]],[]],[[[36,[-1]]],[[81,[-1]]],[]],[[[108,[-1]]],[[81,[-1]]],[]],[[[106,[-1]]],[[81,[-1]]],[]],[[[125,[-1]]],[[81,[-1]]],[]],[[[102,[-1]]],[[81,[-1]]],[]],[[[103,[-1]]],[[81,[-1]]],[]],[[[39,[-1]]],[[81,[-1]]],[]],[[[120,[-1]]],[[81,[-1]]],[]],[[[119,[-1]]],[[81,[-1]]],[]],[[[112,[-1]]],[[81,[-1]]],[]],[[[126,[-1]]],[[81,[-1]]],[]],[[[98,[-1]]],[[81,[-1]]],[]],[[[116,[-1]]],[[81,[-1]]],[]],[[[100,[-1]]],[[81,[-1]]],[]],[[[101,[-1]]],[[81,[-1]]],[]],[[[107,[-1]]],[[81,[-1]]],[]],[[[117,[-1]]],[[81,[-1]]],[]],[[[94,[-1]]],[[81,[-1]]],[]],[[[96,[-1]]],[[81,[-1]]],[]],[[[121,[-1]]],[[81,[-1]]],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[86,2],86],[[[80,[-1]],2],[[80,[-1]]],0],[[[81,[-1,-2]],2],[[81,[-1,-2]]],0,0],[[86,2],86],[[[80,[-1]],2],[[80,[-1]]],0],[[[81,[-1,-2]],2],[[81,[-1,-2]]],0,0],[[86,2],86],[[[80,[-1]],2],[[80,[-1]]],0],[[[81,[-1,-2]],2],[[81,[-1,-2]]],0,0],[[86,2],86],[[[80,[-1]],2],[[80,[-1]]],0],[[[81,[-1,-2]],2],[[81,[-1,-2]]],0,0],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[80,[-1]]],[[80,[[140,[0]]]]],[]],[[[80,[-1]]],[[80,[[140,[0]]]]],[]],[[[80,[-1]]],[[80,[35]]],[]],[[[80,[-1]]],[[80,[[132,[133]]]]],[]],[[[81,[-1,0]]],[[81,[-1,0]]],[]],[[[81,[-1,0]]],[[81,[-1,0]]],[]],[[[81,[-1,0]]],[[81,[-1,0]]],[]],[[[81,[-1,0]]],[[81,[-1,0]]],[]],[[[81,[-1,0]]],[[81,[-1,0]]],[]],[[[80,[-1]]],[[80,[[134,[133]]]]],[]],[[[80,[-1]]],[[80,[[138,[135]]]]],[]],[[[80,[-1]]],[[80,[[134,[131]]]]],[]],[[[80,[-1]]],[[80,[[134,[139]]]]],[]],[[[80,[-1]]],[[80,[[138,[137]]]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[141,[130]]],[]],[[[80,[-1]]],[[80,[[136,[135]]]]],[]],[[[80,[-1]]],[[80,[[132,[131]]]]],[]],[[[80,[-1]]],[[80,[[132,[139]]]]],[]],[[[80,[-1]]],[[80,[[136,[137]]]]],[]],[[[80,[[132,[-1]]]]],[[13,[2,-2]]],[],[]],[[[80,[[136,[135]]]]],[[13,[2,-1]]],[]],[[[81,[[132,[-1]],-2]]],[[13,[2,-3]]],[],[],[]],[85,2],[[[80,[-1]]],2,0],[[[81,[-1,-2]]],2,0,0],[79,2],[[[80,[-1]]],2,[]],[[[81,[-1,-2]]],2,[],0],[79,2],[[[80,[-1]]],2,[]],[[[81,[-1,-2]]],2,[],0],[[[80,[[136,[135]]]]],[[13,[2,-1]]],[]],[[[80,[[132,[-1]]]]],[[13,[2,-2]]],[],[]],[[[81,[[132,[-1]],-2]]],[[13,[2,-3]]],[],[],[]],[[[80,[[136,[-1]]]]],[[13,[2,-2]]],[],[]],[[[81,[[136,[-1]],-2]]],[[13,[2,-3]]],[],[],[]],[[[80,[[136,[-1]]]]],[[13,[2,-2]]],[],[]],[[[81,[[136,[-1]],-2]]],[[13,[2,-3]]],[],[],[]],[[79,82],11],[[[81,[-1,-2]],82],11,[],0],[[79,82,2,2,2],11],[[[80,[-1]],82,2,2,2],11,[]],[[[81,[-1,-2]],82,2,2,2],11,[],0],[[142,143],144],[79,8],[[[80,[-1]]],8,[]],[[[81,[-1,-2]]],8,[],0],0,0,[145,8],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[[80,[-1]]],8,[]],[[145,2,2,129],11],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[[80,[-1]],2,2,129],11,[]],[[145,2],11],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[146,2],11],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[146,2],11],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[[80,[-1]],2],11,[]],[[79,128],11],[[[80,[-1]],128],11,[]],[[[81,[-1,-2]],128],11,[],0],[[86,147],86],[[[80,[-1]],147],[[80,[-1]]],0],[[[81,[-1,-2]],147],[[81,[-1,-2]]],0,0],[[[80,[[136,[-1]]]]],[[13,[11,-2]]],[],[]],[[[81,[[136,[-1]],-2]]],[[13,[11,-3]]],[],[],[]],[[[80,[[136,[-1]]]]],[[13,[11,-2]]],[],[]],[[[81,[[136,[-1]],-2]]],[[13,[11,-3]]],[],[],[]],[[86,2],86],[[[80,[-1]],2],[[80,[-1]]],0],[[[81,[-1,-2]],2],[[81,[-1,-2]]],0,0],[85,85],[[[80,[-1]]],[[80,[-1]]],0],[[[81,[-1,-2]]],[[81,[-1,-2]]],0,0],[86,86],[[[80,[-1]]],[[80,[-1]]],0],[[[81,[-1,-2]]],[[81,[-1,-2]]],0,0],[86,86],[[[80,[-1]]],[[80,[-1]]],0],[[[81,[-1,-2]]],[[81,[-1,-2]]],0,0],[[79,2],11],[[[80,[-1]],2],11,[]],[[[81,[-1,-2]],2],11,[],0],[[[80,[[136,[-1]]]]],[[13,[11,-2]]],[],[]],[[[81,[[136,[-1]],-2]]],[[13,[11,-3]]],[],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[[[81,[-1,-2]]],[[13,[[111,[-1]],-3]]],[],[],[]],[-1,[[13,[-2]]],[],[]],[[[81,[-1,-2]]],[[13,[[95,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[90,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[105,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[119,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[118,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[101,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[117,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[113,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[112,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[87,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[103,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[92,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[96,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[39,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[102,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[126,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[99,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[116,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[104,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[109,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[91,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[122,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[88,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[124,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[93,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[100,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[107,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[106,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[114,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[125,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[94,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[115,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[121,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[97,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[127,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[120,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[110,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[36,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[123,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[89,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[98,[-1]],-3]]],[],[],[]],[[[81,[-1,-2]]],[[13,[[108,[-1]],-3]]],[],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[79,11],[[[80,[-1]]],11,[]],[[[81,[-1,-2]]],11,[],0],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[[[141,[-1]]],[[141,[[132,[133]]]]],[]],[148,[[141,[130]]]],[[[141,[-1]]],[[141,[[132,[131]]]]],[]],[[[141,[-1]]],[[141,[[132,[139]]]]],[]],[[[141,[-1]]],[[141,[[136,[137]]]]],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[149,149],[150,150],[151,151],[[152,150,151],[[9,[11,149]]]],[[149,149],2],[[150,150],2],[[151,151],2],[[152,[12,[8]]],[[9,[11,153]]]],[[149,3],4],[[150,3],4],[[151,3],4],[152,[[155,[154]]]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[152,11],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,152,[[20,[],[[18,[154]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[152,[12,[8]]],[[9,[[12,[8]],153]]]],0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[156,[[13,[11,157]]]],[156,11],[157,157],[[156,49,49,49,49,49,49,49,49,49,49,49,2],11],[[157,157],2],[[156,[12,[8]]],6],[[157,3],4],[-1,-1,[]],[-1,-1,[]],[156,6],[-1,-2,[],[]],[-1,-2,[],[]],[[156,8,[12,[8]]],[[13,[11,157]]]],[[156,8,[12,[8]]],[[13,[11,157]]]],[[156,8,[12,[8]],[12,[8]]],[[13,[11,157]]]],[[-2,-4,-6,48,46],[[158,[-1]]],156,[[20,[],[[18,[-1]]]]],[86,85],[[20,[],[[18,[-3]]]]],[86,85],[[20,[],[[18,[-5]]]]]],[[-2,-4,-6,48,46,[7,[49]]],[[158,[-1]]],156,[[20,[],[[18,[-1]]]]],[86,85],[[20,[],[[18,[-3]]]]],[86,85],[[20,[],[[18,[-5]]]]]],[[156,8,[12,[8]],-1],[[13,[11,157]]],[[161,[],[[159,[160]]]]]],[[156,8,[12,[8]],-1],[[13,[11,157]]],[[161,[],[[159,[160]]]]]],[[[158,[-1]],8,[12,[8]]],[[13,[11,-2]]],156,[]],[[156,[12,[8]]],[[13,[11,157]]]],[156,162],[156,11],[156,11],[156,11],[156,83],[156,84],[156,83],[156,84],[[156,[7,[8]],[7,[8]]],11],[[156,48,48,[7,[49]]],11],[[156,48,46,[7,[49]]],11],[[156,8,[12,[8]],-1],[[13,[11,157]]],[[161,[],[[159,[160]]]]]],[[156,8,[12,[8]],-1],[[13,[11,157]]],[[161,[],[[159,[160]]]]]],[156,11],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[156,11],[156,[[13,[11,157]]]],[[[158,[-1]],8,[12,[8]]],[[13,[11,-2]]],156,[]],[[[158,[-1]],8,[12,[8]],[12,[8]]],[[13,[11,-2]]],156,[]],[[156,6,[12,[8]]],[[13,[11,157]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[163,[-1,-2,-3]]],6,164,165,[]],[[[166,[-1,-2,-3]]],6,164,165,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[167,8],[168,168],[169,169],[167,167],[167,8],[[[163,[-1,-2,-3]]],11,164,165,[]],[[[166,[-1,-2,-3]]],11,164,165,[]],[[168,168],2],[[169,169],2],[[167,167],2],[[[170,[-1,-2]],3],4,164,165],[[[171,[-1,-2]],3],4,164,165],[[168,3],4],[[169,3],4],[[167,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[61,168],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[163,[-1,-2,-3]]],2,164,165,[]],[[[166,[-1,-2,-3]]],2,164,165,[]],[[-2,169,167,-3,[66,[-4]],46],[[172,[-1,-4]]],[0,164],[[20,[],[[18,[-1]]]]],[[51,[48]]],165],[[[166,[-1,-2,-3]],[12,[8]]],[[13,[6,168]]],164,165,[]],[[[163,[-1,-2,-3]],[12,[8]]],[[13,[6,168]]],164,165,[]],[[[163,[-1,-2,-3]],-4],[[13,[6,168]]],164,165,[],[[76,[[12,[8]]],[[75,[6]]]]]],[[173,[12,[-1]]],[[13,[11,168]]],[]],[[[171,[-1,-2]],[12,[-3]]],[[13,[11,168]]],164,165,0],[[174,-1],[[13,[[166,[-2,-3,-1]],168]]],[[176,[],[[175,[8]]]]],164,165],[[[171,[-1,-2]],-3],[[13,[[166,[-1,-2,-3]],168]]],164,165,[[176,[],[[175,[8]]]]]],[[174,-1],[[13,[[166,[-2,-3,-1]],168]]],[[176,[],[[175,[8]]]]],164,165],[[[171,[-1,-2]],-3],[[13,[[166,[-1,-2,-3]],168]]],164,165,[[176,[],[[175,[8]]]]]],[[[163,[-1,-2,-3]]],[[13,[[11,[-3,[170,[-1,-2]]]],[11,[61,-3,[170,[-1,-2]]]]]]],164,165,[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[[163,[-1,-2,-3]]],[[13,[[11,[-3,[170,[-1,-2]]]],[11,[61,-3,[170,[-1,-2]]]]]]],164,165,[]],[[[166,[-1,-2,-3]]],[[13,[[11,[-3,[171,[-1,-2]]]],[11,[61,-3,[171,[-1,-2]]]]]]],164,165,[]],[[[166,[-1,-2,-3]],[12,[8]]],[[13,[[11,[-3,[171,[-1,-2]],6]],[11,[61,-3,[171,[-1,-2]],6]]]]],164,165,[]],[[[172,[-1,-2]],-4],[[172,[-1,-2]]],164,165,86,[[20,[],[[18,[-3]]]]]],[[177,[12,[-1]]],[[13,[11,168]]],[]],[[[170,[-1,-2]],[12,[-3]]],[[13,[11,168]]],164,165,0],[[178,-1],[[13,[[163,[-2,-3,-1]],168]]],[[179,[],[[175,[8]]]]],164,165],[[[170,[-1,-2]],-3],[[13,[[163,[-1,-2,-3]],168]]],164,165,[[179,[],[[175,[8]]]]]],[[178,-1],[[13,[[163,[-2,-3,-1]],168]]],[[179,[],[[175,[8]]]]],164,165],[[[170,[-1,-2]],-3],[[13,[[163,[-1,-2,-3]],168]]],164,165,[[179,[],[[175,[8]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[1,180],11],[180,180],[181,181],[182,182],[[1,183],11],[[183,182],[[13,[11,181]]]],[[181,181],2],[[182,182],2],[[180,3],4],[[181,3],4],[[182,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[1,184],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[1,183,180],11],[[],182],[[],182],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[185,185],[[185,185],2],[[185,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[186,187,-2],[[188,[-3,-1]]],86,[[20,[],[[18,[-1]]]]],189],[[186,190],[[191,[-1]]],189],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[-1,46],186,[[20,[],[[18,[192]]]]]],[[186,185],11],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[193,193],[194,194],[187,187],0,[[195,[196,[-1]]],[[13,[11,194]]],189],[[[188,[-1,-2]],[196,[-1]]],[[13,[11,194]]],189,86],[197,[[13,[11,194]]]],[[[188,[198,-1]]],[[13,[11,194]]],86],[[197,199],[[13,[11,194]]]],[[[188,[198,-1]],199],[[13,[11,194]]],86],[[193,193],2],[[194,194],2],[[187,187],2],[[193,3],4],[[194,3],4],[[187,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[195,2],[[[188,[-1,-2]]],2,189,86],[197,2],[[[188,[198,-1]]],2,86],[[187,-2],[[188,[-3,-1]]],86,[[20,[],[[18,[-1]]]]],189],[[195,8],[[13,[11,194]]]],[[[188,[-1,-2]],8],[[13,[11,194]]],189,86],[[197,49],11],[[[188,[198,-1]],49],11,86],[[195,8,8,25],[[13,[11,194]]]],[[[188,[-1,-2]],8,8,25],[[13,[11,194]]],189,86],[[197,49,2,25,25,25],11],[[[188,[198,-1]],49,2,25,25,25],11,86],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[199,199],[[[196,[-1]]],[[196,[-1]]],[200,189]],0,[[199,199],2],[[199,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[201,201],[202,202],[190,190],0,[[203,204],[[13,[11,201]]]],[[[191,[-1]],204],[[13,[11,201]]],189],[[205,49],11],[[[191,[198]],49],11],[[201,201],2],[[202,202],2],[[190,190],2],[[201,3],4],[[202,3],4],[[190,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[203,[[7,[206]]]],[[[191,[-1]]],[[7,[206]]],189],[203,[[7,[48]]]],[[[191,[-1]]],[[7,[48]]],189],[205,[[7,[48]]]],[[[191,[198]]],[[7,[48]]]],[203,49],[[[191,[-1]]],49,189],[203,190],[[[191,[-1]]],190,189],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[203,2],[[[191,[-1]]],2,189],[[207,46,190],[[191,[-1]]],189],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[205,11],[[[191,[198]]],11],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[206,206],[[[204,[-1]]],[[204,[-1]]],200],0,[[206,206],2],[[206,3],4],0,[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],0,0,[[[208,[-1,-2]]],49,[0,209,210],[0,209,210]],[[[211,[-1]],212,[7,[213]],214,25,8],[[13,[213,215]]],216],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[211,[-1]]],11,216],[[],11],[[[211,[-1]],-2],[[13,[11,215]]],216,[[217,[49]]]],[[[211,[-1]]],-1,216],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[211,[-1]],213],2,216],[[-1,[12,[49]]],[[218,[[211,[-1]]]]],216],[[-1,-3,-5],[[208,[-2,-4]]],[[20,[],[[18,[219]]]]],[0,209,210],[[20,[],[[18,[-2]]]]],[0,209,210],[[20,[],[[18,[-4]]]]]],[[[211,[-1]]],220,216],[[[211,[-1]],213,[12,[8]]],[[13,[6,215]]],216],[[[211,[-1]]],11,216],[[[211,[-1]]],11,216],[[[211,[-1]],8],11,216],[[[211,[-1]],213,2],11,216],[[[211,[-1]]],11,216],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[[[211,[-1]],213,[12,[8]]],[[13,[6,215]]],216],0,[-1,-2,[],[]],[-1,-2,[],[]],0,[-1,-1,[]],[[221,222],223],[-1,-2,[],[]],[-1,221,[[20,[],[[18,[224]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[],225],[[],225],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[226,226],[227,227],[228,228],[229,229],[225,225],[[230,225,225,229],11],[[],227],[[],228],[[],229],[[226,226],2],[[226,3],4],[[227,3],4],[[228,3],4],[[229,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-2,225,85,[[20,[],[[18,[-1]]]]]],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,0,0,[[230,225,2],230],[[230,225,2],230],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[223,11],[222,222],[231,231],[232,232],[233,233],[234,234],[[223,234],[[13,[11,231]]]],[[],232],[[],233],[[],234],[[222,222],2],[[231,231],2],[[232,232],2],[[223,233],11],0,[[222,3],4],[[231,3],4],[[232,3],4],[[233,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[8,232],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[223,226],230],[223,233],[223,235],[223,232],0,0,[223,2],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[223,11],0,0,[223,11],[223,11],[223,11],0,0,0,0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[223,236],11],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[20,[],[[18,[-1]]]]],-1,[]],[[[155,[-1]]],[[155,[-1]]],[[20,[],[[18,[]]]]]],[[[155,[-1]]],-2,[],[]],[[[155,[-1]]],-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[[[20,[],[[18,[-1]]]]],[[155,[-1]]],[]],[[[155,[-2]]],[[155,[-1]]],[],[[51,[-1]]]],[-1,[[155,[-1]]],[]],[[[155,[-1]]],[[155,[-1]]],[[20,[],[[18,[]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[183,183],[237,-1,[]],[238,-1,[]],[19,-1,[]],[38,-1,[]],[41,-1,[]],[74,-1,[]],[239,-1,[]],[240,-1,[]],[241,-1,[]],[242,-1,[]],[142,-1,[]],[243,-1,[]],[154,-1,[]],[244,-1,[]],[245,-1,[]],[246,-1,[]],[247,-1,[]],[143,-1,[]],[192,-1,[]],[248,-1,[]],[224,-1,[]],[249,-1,[]],[250,-1,[]],[251,-1,[]],[252,-1,[]],[253,-1,[]],[254,-1,[]],[255,-1,[]],[256,-1,[]],[257,-1,[]],[258,-1,[]],[259,-1,[]],[260,-1,[]],[261,-1,[]],[262,-1,[]],[263,-1,[]],[264,-1,[]],[265,-1,[]],[266,-1,[]],[267,-1,[]],[268,-1,[]],[269,-1,[]],[270,-1,[]],[271,-1,[]],[219,-1,[]],[272,-1,[]],[273,-1,[]],[274,-1,[]],[[],11],[[],11],[[],11],[[],11],[259,84],[260,84],[[],83],[[],83],[19,-1,[]],[239,-1,[]],[240,-1,[]],[241,-1,[]],[242,-1,[]],[142,-1,[]],[243,-1,[]],[154,-1,[]],[244,-1,[]],[245,-1,[]],[246,-1,[]],[247,-1,[]],[143,-1,[]],[192,-1,[]],[248,-1,[]],[224,-1,[]],[249,-1,[]],[251,-1,[]],[252,-1,[]],[253,-1,[]],[254,-1,[]],[255,-1,[]],[256,-1,[]],[257,-1,[]],[258,-1,[]],[259,-1,[]],[260,-1,[]],[261,-1,[]],[262,-1,[]],[263,-1,[]],[264,-1,[]],[265,-1,[]],[266,-1,[]],[267,-1,[]],[268,-1,[]],[269,-1,[]],[270,-1,[]],[219,-1,[]],[272,-1,[]],[274,-1,[]],[19,-1,[]],[239,-1,[]],[240,-1,[]],[241,-1,[]],[242,-1,[]],[142,-1,[]],[243,-1,[]],[154,-1,[]],[244,-1,[]],[245,-1,[]],[246,-1,[]],[247,-1,[]],[143,-1,[]],[192,-1,[]],[248,-1,[]],[224,-1,[]],[249,-1,[]],[251,-1,[]],[252,-1,[]],[253,-1,[]],[254,-1,[]],[255,-1,[]],[256,-1,[]],[257,-1,[]],[258,-1,[]],[259,-1,[]],[260,-1,[]],[261,-1,[]],[262,-1,[]],[263,-1,[]],[264,-1,[]],[265,-1,[]],[266,-1,[]],[267,-1,[]],[268,-1,[]],[269,-1,[]],[270,-1,[]],[219,-1,[]],[272,-1,[]],[274,-1,[]],[259,11],[260,11],[[],11],[[],11],[[183,183],2],[[237,3],4],[[238,3],4],[[19,3],4],[[38,3],4],[[41,3],4],[[74,3],4],[[239,3],4],[[240,3],4],[[241,3],4],[[242,3],4],[[142,3],4],[[243,3],4],[[154,3],4],[[244,3],4],[[245,3],4],[[246,3],4],[[247,3],4],[[143,3],4],[[192,3],4],[[248,3],4],[[224,3],4],[[249,3],4],[[250,3],4],[[251,3],4],[[252,3],4],[[253,3],4],[[254,3],4],[[255,3],4],[[256,3],4],[[257,3],4],[[258,3],4],[[259,3],4],[[260,3],4],[[261,3],4],[[262,3],4],[[263,3],4],[[264,3],4],[[265,3],4],[[266,3],4],[[267,3],4],[[268,3],4],[[269,3],4],[[270,3],4],[[271,3],4],[[219,3],4],[[272,3],4],[[273,3],4],[[274,3],4],[[183,3],[[13,[11,275]]]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[244,6],[245,6],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[259,83],[260,83],[259,84],[260,84],[183,25],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[244,162],[245,162],[259,276],[260,276],[[],277],[[],277],[[],278],[[],278],[[],11],[[],11],[[],84],[[],84],[[],83],[[],83],[244,83],[245,83],[244,84],[245,84],[259,84],[260,84],[244,83],[245,83],[244,84],[245,84],[259,83],[259,84],[259,83],[259,84],[259,83],[259,84],[259,8],[260,8],[-1,[],[]],[[],279],[[],237],[[],238],[[],19],[[],38],[[],41],[[],74],[[],239],[[],240],[[],241],[[],242],[[],142],[[],243],[[],154],[[],244],[[],245],[[],246],[[],247],[[],143],[[],192],[[],248],[[],224],[[],249],[[],250],[[],251],[[],252],[[],253],[[],254],[[],255],[[],256],[[],257],[[],258],[[],259],[[],260],[[],261],[[],262],[[],263],[[],264],[[],265],[[],266],[[],267],[[],268],[[],269],[[],270],[[],271],[[],219],[[],272],[[],273],[[],274],[[],279],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[25,[[13,[183,280]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[[],84],[[],84],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[],6],[[],6],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[281,[[282,[49]]]],[283,[[282,[284]]]],[281,[[282,[49]]]],[283,[[282,[284]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[285,[],[[175,[-1]]]]],[[11,[-1,6]]],286],[[[287,[],[[175,[-1]]]]],[[11,[-1,6]]],286],[[[289,[],[[288,[-1]]]]],[[13,[11,-1]]],[]],[[[289,[],[[288,[-1]]]],[12,[-2]]],[[13,[11,-1]]],[],[]],[[[293,[],[[288,[-1]],[290,[-2]],[291,[-3]],[292,[-4]]]],-2],[[13,[-4,[294,[-1]]]]],[],[],[],[]],[[[296,[],[[295,[-1]]]]],-1,[]],[[217,-1],11,[]],[[297,-1],11,[]],[[[296,[],[[295,[-1]]]]],298,[]],[299,11],[[[293,[],[[288,[-1]],[290,[-2]],[291,[-3]],[292,[-4]]]],-2],11,[],[],[],[]],[[[301,[],[[290,[-1]],[291,[-2]],[300,[-3]]]],-1],11,[],[],[]],[[[302,[],[[300,[-1]]]]],11,[]],[[[293,[],[[288,[-1]],[290,[-2]],[291,[-3]],[292,[-4]]]],-2],11,[],[],[],[]],[[[301,[],[[290,[-1]],[291,[-2]],[300,[-3]]]],-1],11,[],[],[]],[[[302,[],[[300,[-1]]]]],11,[]],0,[303,11],[[[304,[],[[288,[-1]]]]],[[13,[11,[294,[-1]]]]],[]],[[[301,[],[[290,[-1]],[291,[-2]],[300,[-3]]]],-1],-3,[],[],[]],[[[302,[],[[300,[-1]]]]],-1,[]],[[[301,[],[[290,[-1]],[291,[-2]],[300,[-3]]]]],-3,[],[],[]],[[[302,[],[[300,[-1]]]]],-1,[]],[[[301,[],[[290,[-1]],[291,[-2]],[300,[-3]]]]],-2,[],[],[]],[[[293,[],[[288,[-1]],[290,[-2]],[291,[-3]],[292,[-4]]]]],-3,[],[],[],[]],[305,[[306,[49]]]],[307,[[306,[284]]]],0,[308,2],[[[309,[],[[288,[-1]]]]],[[13,[2,-1]]],[]],[308,2],[[[309,[],[[288,[-1]]]]],[[13,[2,-1]]],[]],[310,[[13,[2,-1]]],[]],[310,[[13,[2,-1]]],[]],[281,[[282,[49]]]],[283,[[282,[284]]]],0,0,[305,[[306,[49]]]],[307,[[306,[284]]]],[305,[[306,[49]]]],[307,[[306,[284]]]],[305,[[306,[49]]]],[307,[[306,[284]]]],[305,[[306,[49]]]],[307,[[306,[284]]]],0,0,[[[311,[],[[288,[-1]]]],-3],[[13,[-4,[294,[-1]]]]],[],[],[[34,[-2]]],[]],[[[312,[],[[288,[-1]]]],-2,[12,[8]]],[[13,[11,-1]]],[],313],[[[314,[],[[288,[-1]]]],[12,[8]]],[[13,[11,-1]]],[]],[[[315,[],[[288,[-1]]]]],[[13,[-2,[294,[-1]]]]],[],[]],[[[10,[],[[288,[-1]]]]],[[13,[-2,[294,[-1]]]]],[],[]],[[[179,[],[[175,[-1]]]]],[[11,[-1,6]]],[]],[305,[[306,[49]]]],[307,[[306,[284]]]],[[[10,[],[[288,[-1]]]],-2],[[13,[11,[294,[-1]]]]],[],[]],[[[301,[],[[290,[-1]],[291,[-2]],[300,[-3]]]],-1,-3],11,[],[],[]],[[[302,[],[[300,[-1]]]],-1],11,[]],[316,11],[[[317,[],[[288,[-1]]]]],[[13,[11,-1]]],[]],[316,11],[[[317,[],[[288,[-1]]]]],[[13,[11,-1]]],[]],[[[301,[],[[290,[-1]],[291,[-2]],[300,[-3]]]],-4],11,[],[],[],[[51,[-2]]]],[[[293,[],[[288,[-1]],[290,[-2]],[291,[-3]],[292,[-4]]]],-5],11,[],[],[],[],[[51,[-3]]]],[[[317,[],[[288,[-1]]]],318],[[13,[11,-1]]],[]],[[[319,[],[[291,[-1]]]],-2],11,[],[[51,[-1]]]],[[[320,[],[[291,[-1]]]],-2],11,[],[[51,[-1]]]],[321,11],[[[322,[],[[288,[-1]]]]],[[13,[11,-1]]],[]],[[[14,[],[[288,[-1]]]],[12,[-2]]],[[13,[[12,[-2]],-1]]],[],[]],[[[319,[],[[291,[-1]]]]],[[13,[11,[294,[323]]]]],[]],[[[324,[],[[288,[-1]]]],-2,[12,[8]]],[[13,[11,-1]]],[],313],[[[16,[],[[288,[-1]]]],[12,[-2]]],[[13,[11,-1]]],[],[]],[[[304,[],[[288,[-1]]]],-2],[[13,[11,[294,[-1]]]]],[],[]],[[[176,[],[[175,[-1]]]]],[[11,[-1,6]]],[]],[[[325,[],[[288,[-1]]]],-2,[12,[8]],[12,[8]]],[[13,[11,-1]]],[],313],[[304,326],[[13,[11,275]]]],0,0,[[],6],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[327,327],[[327,3],4],[-1,-1,[]],[[],[[7,[328]]]],[[],327],[-1,-2,[],[]],[[],11],[[],11],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[329,329],[330,330],[331,331],[332,332],[[333,-2,331],[[13,[-3,329]]],86,[[20,[],[[18,[-1]]]]],334],[[335,-2,332],[[13,[-3,329]]],85,[[20,[],[[18,[-1]]]]],336],[[],330],[[],331],[[],332],[[329,329],2],0,[[329,3],4],[[330,3],4],[[331,3],4],[[332,3],4],[[337,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[49,330],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[338,[-1]]],2,334],0,0,0,0,[[-1,48,46],[[13,[339,329]]],[[20,[],[[18,[251]]]]]],[[336,[12,[-1]]],[[13,[[340,[336,-1]],329]]],[[341,[49]],342]],[[[338,[-1]]],[[13,[-1,[11,[329,-1]]]]],334],[[[338,[-1]]],[[13,[-1,[11,[329,-1]]]]],334],[[334,[12,[-1]]],[[343,[334,-1]]],[[51,[49]],342]],[[334,[12,[-1]]],[[13,[[338,[334]],329]]],[[51,[49]],342]],[[334,25,[12,[-1]]],[[13,[[338,[334]],329]]],[[51,[49]],342]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[[343,[-1,-2]]],[[13,[-1,[11,[329,-1]]]]],334,[[51,[49]],342]],[[[340,[-1,-2]]],[[13,[-1,[11,[329,-1]]]]],336,[[341,[49]],342]],0,[-1,344,[]],[-1,-2,[],[]],[-1,-2,[],[]],[345,345],[[345,[12,[8]]],11],[-1,-1,[]],[-1,-2,[],[]],[-1,345,[[20,[],[[18,[252]]]]]],[345,49],[345,284],[345,49],[[345,[12,[8]]],[[13,[11,-1]]],[]],[[345,[12,[8]]],[[13,[11,346]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,[[25,[12,[8]]],25],[[25,[12,[8]]],25],[[49,[12,[8]]],49],[[49,[12,[8]]],49],[[8,[12,[8]]],8],[[8,[12,[8]]],8],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[347,347],[348,348],[-1,348,[[349,[[12,[8]]]]]],[347,348],[[347,-1],11,[[349,[[12,[8]]]]]],[[],347],[348,-1,[]],[348,-1,[]],[[348,348],2],[[348,3],4],[[348,3],4],[[348,3],4],[[348,3],4],[-1,-1,[]],[-1,-1,[]],[347,348],[[348,-1],11,350],[-1,-2,[],[]],[-1,-2,[],[]],[[],347],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[351,2],11],[[351,2],11],[[351,2],11],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,351,[[20,[],[[18,[253]]]]]],[[351,49],[[352,[-1]]],[[354,[],[[353,[[21,[49]]]]]],354]],[[351,49],[[355,[-1]]],[[354,[],[[353,[[21,[49]]]]]],354]],[351,[[356,[-1]]],[[354,[],[[353,[[21,[49]]]]]],354,357]],0,[[[352,[-1]]],11,[[354,[],[[353,[[21,[49]]]]]],354]],[[[355,[-1]]],11,[[354,[],[[353,[[21,[49]]]]]],354]],[[[356,[-1]]],11,[[357,[],[[358,[[21,[49]]]]]],[354,[],[[353,[[21,[49]]]]]],354,357]],[351,[[9,[11,153]]]],[[[352,[-1]]],11,[[354,[],[[353,[[21,[49]]]]]],354]],[[[355,[-1]]],11,[[354,[],[[353,[[21,[49]]]]]],354]],[[[356,[-1]]],11,[[354,[],[[353,[[21,[49]]]]]],354,357]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[359,11],[328,328],[360,360],[[],359],[359,11],[359,11],[359,11],[[328,328],2],[361,49],[359,11],[359,11],[[328,3],4],[[360,3],4],[360,48],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[6,[[7,[328]]]],[1,[[7,[328]]]],[[],360],[361,284],[361,284],[361,284],[[],327],[[],45],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[359,2],[359,11],[-1,361,[[20,[],[[18,[248]]]]]],0,0,0,[[359,-2],11,[],[[51,[-1]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[359,11],0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[362,362],[363,6],[[363,[12,[8]]],[[9,[11,153]]]],[363,2],[363,2],[[362,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[-1,362],363,[[20,[],[[18,[256]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[[363,[12,[8]]],[[9,[[12,[8]],153]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[364,364],[365,365],[366,366],[[364,364],2],[[365,365],2],[[366,366],2],[[364,3],4],[[365,3],4],[[366,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[61,364],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[367,2],[[367,48,46],11],[[[369,[-1,368]],48,46],11,370],[[[369,[-1,371]],48,46],11,367],[372,11],[[367,49],11],[367,84],0,[372,63],[372,11],[367,11],[367,[[13,[11,364]]]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[367,11],[[367,2,2,2,2,2,2],11],[[367,366,366,366],11],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[367,83],[367,84],[[-2,48,365,46],[[369,[-1,371]]],367,[[20,[],[[18,[-1]]]]]],[[-2,48,365,46],[[369,[-1,368]]],370,[[20,[],[[18,[-1]]]]]],0,[[[373,[],[[288,[-1]]]],366,374,375,8,[12,[8]]],[[13,[11,-1]]],[]],[[[369,[-1,-2]]],[[9,[8,-3]]],367,376,[]],[[[369,[-1,-2]],366,374,375,8,[12,[8]]],[[13,[11,-3]]],367,377,[]],[367,[[9,[8,364]]]],[[367,[12,[8]]],[[13,[11,364]]]],[[367,[12,[8]]],[[13,[11,364]]]],[[367,374,375,8,[12,[8]]],[[13,[11,364]]]],[367,276],[367,84],[[[369,[-1,-2]],8],[[9,[11,-3]]],367,376,[]],[[367,365],367],[[367,48,46],11],[370,83],[370,84],[370,83],[370,84],[370,83],[370,84],[367,8],[367,11],[[372,8,6,-1,2],[[13,[11,364]]],378],[[372,8,6,8,6,-1,-2,2],[[13,[11,364]]],379,378],[[372,8,6,-1,2],[[13,[11,364]]],379],[[[369,[-1,-2]],[12,[8]]],[[13,[[12,[8]],-3]]],367,376,[]],[[367,[12,[8]]],[[13,[[12,[8]],364]]]],[[372,[12,[8]],[12,[8]],-1,-2],[[13,[[12,[8]],364]]],379,378],[[372,[12,[8]],-1,-2],[[13,[[12,[8]],364]]],379,378],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[367,11],[[[369,[-1,371]],-3],[[369,[-1,371]]],367,86,[[20,[],[[18,[-2]]]]]],[[[369,[-1,368]],-3],[[369,[-1,368]]],370,86,[[20,[],[[18,[-2]]]]]],[[[369,[259,-1]],[66,[-2]]],[[380,[259,-2,-1]]],381,165],[[[369,[260,-1]],[66,[-2]]],[[380,[260,-2,-1]]],381,165],[[[369,[-1,371]],-3],[[369,[-1,371]]],367,85,[[20,[],[[18,[-2]]]]]],[[[369,[-1,368]],-3],[[369,[-1,368]]],370,[86,85],[[20,[],[[18,[-2]]]]]],[[[369,[-1,371]],-3],[[369,[-1,371]]],367,86,[[20,[],[[18,[-2]]]]]],[[[369,[-1,368]],-3],[[369,[-1,368]]],370,[86,85],[[20,[],[[18,[-2]]]]]],[[[369,[-1,371]],[7,[-3]],[7,[-5]],[7,[-7]],[7,[-9]]],[[369,[-1,371]]],367,86,[[20,[],[[18,[-2]]]]],86,[[20,[],[[18,[-4]]]]],85,[[20,[],[[18,[-6]]]]],86,[[20,[],[[18,[-8]]]]]],[[[369,[-1,368]],[7,[-3]],[7,[-5]],[7,[-7]],[7,[-9]],[7,[-11]],[7,[-13]]],[[369,[-1,368]]],370,86,[[20,[],[[18,[-2]]]]],[86,85],[[20,[],[[18,[-4]]]]],[86,85],[[20,[],[[18,[-6]]]]],[86,85],[[20,[],[[18,[-8]]]]],[86,85],[[20,[],[[18,[-10]]]]],86,[[20,[],[[18,[-12]]]]]],[[[369,[-1,371]],-3],[[369,[-1,371]]],367,86,[[20,[],[[18,[-2]]]]]],[[[369,[-1,368]],-3],[[369,[-1,368]]],370,86,[[20,[],[[18,[-2]]]]]],[[[369,[-1,368]],-3],[[369,[-1,368]]],370,[86,85],[[20,[],[[18,[-2]]]]]],[[[369,[-1,368]],-3],[[369,[-1,368]]],370,[86,85],[[20,[],[[18,[-2]]]]]],[[[373,[],[[288,[-1]]]],366,374,375,8,[12,[8]]],[[13,[11,-1]]],[]],[[[369,[-1,-2]],[12,[8]]],[[13,[11,-3]]],367,376,[]],[[[369,[-1,-2]],366,374,375,8,[12,[8]]],[[13,[11,-3]]],367,377,[]],[[367,8],[[9,[11,364]]]],[[367,[12,[8]]],[[13,[11,364]]]],[[372,[12,[8]],-1],[[13,[[12,[8]],364]]],379],[[367,374,375,8,[12,[8]]],[[13,[11,364]]]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[380,[-1,-2,-3]],48,46],11,372,165,381],[[[380,[-1,-2,-3]],-4],[[13,[[382,[-1,-2,-4,-3]],364]]],372,165,376,[[176,[],[[175,[8]]]]]],[[[380,[-1,-2,-3]],-4,-5],[[13,[[383,[-1,-2,-5,-4,-3]],364]]],372,165,376,[[179,[],[[175,[8]]]]],[[176,[],[[175,[8]]]]]],[[[380,[-1,-2,-3]],-4],[[13,[[382,[-1,-2,-4,-3]],364]]],372,165,376,[[179,[],[[175,[8]]]]]],[[[383,[-1,-2,-3,-4,-5]]],11,372,165,[],[],381],[[[382,[-1,-2,-3,-4]]],11,372,165,[],381],[[[380,[-1,-2,-3]],3],4,[],165,381],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[383,[-1,-2,-3,-4,-5]]],2,372,165,[],[],381],[[[382,[-1,-2,-3,-4]]],2,372,165,[],381],[[[380,[-1,-2,-3]],366,374,375,8,-4],[[13,[[382,[-1,-2,-4,-3]],364]]],372,165,377,[[176,[],[[175,[8]]]]]],[[[380,[-1,-2,-3]],[12,[8]]],[[13,[[12,[8]],-4]]],372,165,376,[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[[383,[-1,-2,-3,-4,-5]]],[[13,[[11,[-3,-4,[380,[-1,-2,-5]]]],[11,[61,-3,-4,[380,[-1,-2,-5]]]]]]],372,165,[],[],381],[[[382,[-1,-2,-3,-4]]],[[13,[[11,[-3,[380,[-1,-2,-4]]]],[11,[61,-3,[380,[-1,-2,-4]]]]]]],372,165,[],381],[[384,[66,[-1]]],[[380,[259,-1,-2]]],165,381],[[385,[66,[-1]]],[[380,[260,-1,-2]]],165,381],[[[380,[-1,-2,-3]],[12,[8]]],[[13,[11,-4]]],372,165,376,[]],[[[380,[-1,-2,-3]],366,374,375,8,-4],[[13,[[382,[-1,-2,-4,-3]],364]]],372,165,377,[[179,[],[[175,[8]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[386,11],[387,11],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[43,-1,[]],0,[[386,388],11],[[387,388],11],[[386,388],11],[[387,388],11],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[386,11],[387,11],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[[389,390],11],[[389,390],11],[386,11],[387,11],[386,11],[387,11],0,[[[392,[],[[391,[-1]]]]],-1,[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[393,[-1]]],11,[]],[[],[[393,[-1]]],[]],[[],[[393,[-1]]],[]],[[],[[393,[-1]]],[]],[[[393,[-1]],2],11,[]],[[394,3],4],[[395,3],4],[[[393,[-1]],3],4,396],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[393,[394]]],[[393,[395]]]],[[[393,[395]]],[[393,[394]]]],[-1,397,[[20,[],[[18,[264]]]]]],[[],284],[[[393,[395]],398],11],[[[393,[394]],284],11],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[399,[-1]]],[[13,[11,400]]],401],[401,11],[[[402,[-1]]],11,403],[[[404,[-1]]],11,403],[400,400],[[],11],[[],11],[[],[[405,[-1]]],403],[[[399,[-1]]],-2,401,[]],[[[399,[-1]]],-2,401,[]],[[[405,[-1]]],11,403],[[[405,[-1]]],11,403],[401,49],[[[402,[-1]]],49,403],[[[404,[-1]]],49,403],[[[405,[-1]]],11,403],[401,11],[[[402,[-1]]],11,403],[[[404,[-1]]],11,403],[[400,400],2],[[[405,[-1]]],11,403],[[400,3],4],[[[399,[-1]]],-1,401],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[401,2],[[[402,[-1]]],2,403],[[[404,[-1]]],2,403],[401,2],[[[402,[-1]]],2,403],[[[404,[-1]]],2,403],[401,2],[[[402,[-1]]],2,403],[[[404,[-1]]],2,403],[401,11],[[[402,[-1]]],11,403],[[[404,[-1]]],11,403],[[401,284],11],[[[402,[-1]],284],11,403],[[[404,[-1]],284],11,403],[[-2,46],[[406,[-1]]],403,[[20,[],[[18,[-1]]]]]],[[-1,48],[[399,[-1]]],401],[[],[[405,[-1]]],403],[401,284],[[[402,[-1]]],284,403],[[[404,[-1]]],284,403],[[],277],[401,11],[[[402,[-1]]],11,403],[[[404,[-1]]],11,403],[[401,2],11],[[[402,[-1]],2],11,403],[[[404,[-1]],2],11,403],[[401,2],11],[[[402,[-1]],2],11,403],[[[404,[-1]],2],11,403],[[401,2],11],[[[402,[-1]],2],11,403],[[[404,[-1]],2],11,403],[[401,2],11],[[[402,[-1]],2],11,403],[[[404,[-1]],2],11,403],[[401,25],11],[[[402,[-1]],25],11,403],[[[404,[-1]],25],11,403],[2,11],[[[399,[-1]],-3],11,401,[],[[51,[-2]]]],[[[405,[-1]],-3],11,403,[],[[51,[-2]]]],0,0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[401,11],[[[402,[-1]]],11,403],[[[404,[-1]]],11,403],[[[399,[-1]]],[[9,[11,323]]],401],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[407,407],[[407,3],[[13,[11,275]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[408,[-1]]],11,409],[410,410],[411,411],[410,[[12,[8]]]],[410,6],[[411,411],2],0,[[410,3],4],[[411,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[410,412],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[408,[-1]]],2,409],[410,2],[410,2],[411,413],[[-2,-4,-6,46,414],[[415,[-1]]],409,[[20,[],[[18,[-1]]]]],86,[[20,[],[[18,[-3]]]]],85,[[20,[],[[18,[-5]]]]]],[[-1,[12,[8]]],[[7,[410]]],[[51,[412]]]],[[-1,6],[[7,[410]]],[[51,[412]]]],[[[408,[-1]]],8,409],[[[408,[-1]]],[[9,[-2,-3]]],409,[],[]],[[[408,[-1]]],8,409],[409,416],[[[415,[-1]],8],11,409],[[[415,[-1]],-2],11,409,417],[[[415,[-1]]],[[408,[-1]]],409],[[[408,[-1]]],[[415,[-1]]],409],0,[[[408,[-1]],-2],[[9,[[7,[-2]],-3]]],409,[],[]],[[[408,[-1]]],8,409],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],0,0,[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[418,418],2],[417,418],[[418,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[419,419,[21,[419]]],420],[[419,419],421],[[419,419,419,419,419],422],[[[21,[419]]],423],[[424,424,2,2,[21,[8]],[21,[8]]],420],[[425,425,2,2],421],[[424,424,2,2,8,8,424,424,2,2],422],[[[21,[25]],[21,[25]]],423],[417,[[21,[8]]]],[420,[[21,[8]]]],[421,[[21,[8]]]],[422,[[21,[8]]]],[423,[[21,[8]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,[[[426,[-1]]],2,427],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[426,[-1]],428],[[426,[-1]]],427],[429,429],0,[[430,84,83,83,84],11],[[[431,[-1,-2,-3,-4]],84,83,83,84],11,86,85,85,86],[[[432,[-1,-2]],84,83,83,84],11,86,85],[[],83],[[],11],[[],11],[[[433,[-1]],[12,[8]]],6,427],[[],11],[[429,429],2],[[[426,[-1]]],[[9,[11,-2]]],427,[]],[[[434,[-1]]],[[9,[11,-2]]],427,[]],[[429,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[],25],[[],25],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],2],[[],2],[[[426,[-1]]],11,427],[[[426,[-1]]],11,427],[[[426,[-1]]],11,427],[[-2,-4,-6,-8],[[431,[-1,-3,-5,-7]]],86,[[20,[],[[18,[-1]]]]],85,[[20,[],[[18,[-3]]]]],85,[[20,[],[[18,[-5]]]]],86,[[20,[],[[18,[-7]]]]]],[[-2,46],[[426,[-1]]],427,[[20,[],[[18,[-1]]]]]],[[-2,-4],[[432,[-1,-3]]],86,[[20,[],[[18,[-1]]]]],85,[[20,[],[[18,[-3]]]]]],[[-2,435,[7,[-3]],46],[[426,[-1]]],427,[[20,[],[[18,[-1]]]]],430],[[[426,[-1]]],[[9,[8,-2]]],427,[]],[[[433,[-1]]],[[9,[8,-2]]],427,[]],[[],278],[[[426,[-1]]],11,427],[[],11],[[[426,[-1]]],11,427],[[[426,[-1]]],11,427],[[],84],0,[[[426,[-1]]],2,427],[[],83],[[[426,[-1]],436],11,427],[[[426,[-1]],25],[[13,[11,429]]],427],[[[426,[-1]],[7,[8]]],[[13,[11,429]]],427],[[[426,[-1]]],[[11,[[434,[-1]],[433,[-1]]]]],427],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],0,[[[426,[-1]]],2,427],[[],84],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[],6],[[[426,[-1]]],11,427],[[[426,[-1]]],11,427],[[[426,[-1]]],11,427],[[[426,[-1]],8],[[9,[11,-2]]],427,[]],[[[434,[-1]],8],[[9,[11,-2]]],427,[]],[[[426,[-1]],[12,[8]]],[[13,[6,429]]],427],[[[434,[-1]],[12,[8]]],[[13,[6,429]]],427],[[[426,[-1]],326],4,427],[[[434,[-1]],326],4,427],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[435,49],435],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[437,437],[438,438],[428,428],[435,435],0,[[435,437],435],0,[[],435],[[437,437],2],[[438,438],2],[[428,428],2],[[437,3],4],[[438,3],4],[[428,3],4],[[435,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[7,[25]],[7,[25]],[7,[25]],8,[7,[8]]],436],0,[435,435],[435,435],[435,435],0,0,[[435,428],435],0,[435,8],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[439,439],[[439,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,440,[[20,[],[[18,[271]]]]]],[[440,439],11],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]]],"c":[4142,4143,4144,4204,4206,4235,4237,4244],"p":[[6,"Cpu",0],[1,"bool"],[5,"Formatter",6636],[8,"Result",6636],[5,"FlashSafeDma",0],[1,"usize"],[6,"Option",6637],[1,"u8"],[8,"Result",6638],[10,"_embedded_hal_spi_FullDuplex",4090],[1,"tuple"],[1,"slice"],[6,"Result",6639],[10,"_embedded_hal_blocking_spi_Transfer",4090],[5,"TypeId",6640],[10,"_embedded_hal_blocking_spi_Write",4090],[5,"Aes",83],[17,"P"],[5,"AES",3188],[10,"Peripheral",3170],[1,"array"],[6,"Mode",83],[6,"Endianness",83],[10,"AdcCalScheme",146],[1,"u16"],[6,"Attenuation",146],[6,"AdcCalSource",146],[6,"Resolution",146],[5,"AdcConfig",146],[5,"AdcPin",146],[10,"AdcChannel",146],[5,"ADC",146],[17,"ID"],[10,"Channel",6641],[5,"Analog",1067],[8,"Gpio17",1067],[5,"DAC1",227],[5,"DAC1",3188],[8,"Gpio18",1067],[5,"DAC2",227],[5,"DAC2",3188],[5,"ClockControl",247],[5,"SystemClockControl",5924],[6,"CpuClock",247],[6,"XtalClock",247],[5,"Clocks",247],[10,"Clock",247],[8,"HertzU32",6642],[1,"u32"],[5,"Delay",301],[10,"Into",6643],[10,"RxPrivate",315],[10,"TxPrivate",315],[5,"ChannelRx",315],[10,"RegisterAccess",315],[10,"RxChannel",315],[5,"ChannelTx",315],[10,"TxChannel",315],[5,"DmaDescriptorFlags",315],[5,"DmaDescriptor",315],[6,"DmaError",315],[6,"DmaPriority",315],[6,"DmaPeripheral",315],[5,"Spi2DmaChannelCreator",315],[5,"Spi2DmaChannel",315],[5,"Channel",315],[5,"Spi3DmaChannelCreator",315],[5,"Spi3DmaChannel",315],[5,"I2s0DmaChannelCreator",315],[5,"I2s0DmaChannel",315],[10,"DmaTransfer",315],[10,"DmaTransferRxTx",315],[5,"Dma",315],[5,"DMA",3188],[17,"Output"],[10,"FnOnce",6644],[5,"EfuseField",849],[10,"Sized",6645],[10,"Pin",1067],[5,"GpioPin",1067],[5,"AnyPin",1067],[6,"Event",1067],[6,"InputSignal",1067],[6,"OutputSignal",1067],[10,"InputPin",1067],[10,"OutputPin",1067],[8,"Gpio0",1067],[8,"Gpio1",1067],[8,"Gpio2",1067],[8,"Gpio3",1067],[8,"Gpio4",1067],[8,"Gpio5",1067],[8,"Gpio6",1067],[8,"Gpio7",1067],[8,"Gpio8",1067],[8,"Gpio9",1067],[8,"Gpio10",1067],[8,"Gpio11",1067],[8,"Gpio12",1067],[8,"Gpio13",1067],[8,"Gpio14",1067],[8,"Gpio15",1067],[8,"Gpio16",1067],[8,"Gpio19",1067],[8,"Gpio20",1067],[8,"Gpio21",1067],[8,"Gpio26",1067],[8,"Gpio27",1067],[8,"Gpio28",1067],[8,"Gpio29",1067],[8,"Gpio30",1067],[8,"Gpio31",1067],[8,"Gpio32",1067],[8,"Gpio33",1067],[8,"Gpio34",1067],[8,"Gpio35",1067],[8,"Gpio36",1067],[8,"Gpio37",1067],[8,"Gpio38",1067],[8,"Gpio39",1067],[8,"Gpio40",1067],[8,"Gpio41",1067],[8,"Gpio42",1067],[8,"Gpio43",1067],[8,"Gpio44",1067],[8,"Gpio45",1067],[8,"Gpio46",1067],[6,"AlternateFunction",1067],[6,"RtcFunction",1067],[5,"Unknown",1067],[5,"PullDown",1067],[5,"Input",1067],[5,"Floating",1067],[5,"InvertedInput",1067],[5,"OpenDrain",1067],[5,"Output",1067],[5,"PushPull",1067],[5,"InvertedOutput",1067],[5,"PullUp",1067],[5,"Alternate",1067],[5,"LowPowerPin",2374],[5,"GPIO",3188],[5,"IO_MUX",3188],[5,"IO",1067],[10,"RTCPin",1067],[10,"RTCPinWithResistors",1067],[6,"DriveStrength",1067],[10,"IntoLowPowerPin",2374],[6,"Error",2388],[6,"HmacPurpose",2388],[6,"KeyId",2388],[5,"Hmac",2388],[6,"Infallible",6643],[5,"HMAC",3188],[5,"PeripheralRef",3170],[10,"Instance",2446],[6,"Error",2446],[5,"I2C",2446],[17,"Item"],[8,"COMD",6646],[10,"Iterator",6647],[5,"RegisterBlock",6646],[5,"I2sWriteDmaTransfer",2505],[10,"RegisterAccess",2505],[10,"ChannelTypes",315],[5,"I2sReadDmaTransfer",2505],[6,"DataFormat",2505],[6,"Error",2505],[6,"Standard",2505],[5,"I2sTx",2505],[5,"I2sRx",2505],[5,"I2s",2505],[10,"I2sRead",2505],[10,"I2sReadDma",2505],[17,"Word"],[10,"_embedded_dma_WriteBuffer",4090],[10,"I2sWrite",2505],[10,"I2sWriteDma",2505],[10,"_embedded_dma_ReadBuffer",4090],[6,"CpuInterrupt",2623],[6,"Error",2623],[6,"Priority",2623],[6,"Interrupt",3188],[1,"u128"],[6,"LSGlobalClkSource",2699],[5,"LEDC",2699],[6,"Number",2734],[5,"Channel",2734],[10,"TimerSpeed",2838],[6,"Number",2838],[5,"Timer",2838],[5,"LEDC",3188],[6,"FadeError",2734],[6,"Error",2734],[10,"ChannelIFace",2734],[5,"Config",2813],[10,"ChannelHW",2734],[5,"LowSpeed",2699],[6,"PinConfig",2813],[10,"Clone",6648],[6,"Error",2838],[6,"LSClockSource",2838],[10,"TimerIFace",2838],[5,"Config",2909],[10,"TimerHW",2838],[6,"Duty",2909],[5,"RegisterBlock",6649],[5,"USB",2946],[10,"Send",6645],[10,"Sync",6645],[5,"UsbBus",2946],[6,"UsbDirection",6650],[5,"EndpointAddress",6651],[6,"EndpointType",6651],[6,"UsbError",6650],[10,"UsbPeripheral",6652],[10,"_embedded_hal_blocking_delay_DelayMs",4090],[5,"UsbBusAllocator",6653],[5,"USB0",3188],[6,"PollResult",6653],[5,"PCNT",2979],[6,"Number",3072],[5,"Unit",3072],[5,"PCNT",3188],[5,"PcntSource",2991],[6,"Number",2991],[6,"EdgeMode",2991],[6,"CtrlMode",2991],[5,"Config",2991],[5,"Channel",2991],[6,"Error",3072],[6,"ZeroMode",3072],[5,"Events",3072],[5,"Config",3072],[1,"i16"],[5,"CriticalSection",6654],[5,"ADC1",3188],[5,"ADC2",3188],[5,"DEDICATED_GPIO",3188],[5,"DS",3188],[5,"EFUSE",3188],[5,"EXTMEM",3188],[5,"GPIO_SD",3188],[5,"I2C0",3188],[5,"I2C1",3188],[5,"I2S0",3188],[5,"INTERRUPT_CORE0",3188],[5,"LPWR",3188],[5,"PMS",3188],[5,"PSRAM",3188],[5,"RMT",3188],[5,"RNG",3188],[5,"RSA",3188],[5,"RTC_IO",3188],[5,"RTC_I2C",3188],[5,"SHA",3188],[5,"SPI0",3188],[5,"SPI1",3188],[5,"SPI2",3188],[5,"SPI3",3188],[5,"SPI4",3188],[5,"SYSCON",3188],[5,"SYSTEM",3188],[5,"SYSTIMER",3188],[5,"TIMG0",3188],[5,"TIMG1",3188],[5,"TWAI0",3188],[5,"UART0",3188],[5,"UART1",3188],[5,"UHCI0",3188],[5,"ULP_RISCV_CORE",3188],[5,"USB_WRAP",3188],[5,"WIFI",3188],[5,"XTS_AES",3188],[5,"Error",6636],[5,"RegisterBlock",6655],[5,"RegisterBlock",6656],[5,"RegisterBlock",6657],[5,"Peripherals",3188],[5,"TryFromInterruptError",6658],[10,"_fugit_RateExtU32",4090],[5,"Rate",6659],[10,"_fugit_RateExtU64",4090],[1,"u64"],[10,"_embedded_dma_ReadTarget",4090],[10,"_embedded_dma_Word",4090],[10,"_embedded_dma_WriteTarget",4090],[17,"Error"],[10,"_embedded_hal_blocking_serial_Write",4090],[17,"Channel"],[17,"Time"],[17,"Capture"],[10,"_embedded_hal_Capture",4090],[6,"Error",6638],[17,"Count"],[10,"_embedded_hal_Qei",4090],[10,"_embedded_hal_blocking_delay_DelayUs",4090],[6,"Direction",6660],[10,"_embedded_hal_watchdog_WatchdogDisable",4090],[17,"Duty"],[10,"_embedded_hal_Pwm",4090],[10,"_embedded_hal_PwmPin",4090],[10,"_embedded_hal_watchdog_Watchdog",4090],[10,"_embedded_hal_serial_Write",4090],[10,"_fugit_ExtU32",4090],[5,"Duration",6661],[10,"_fugit_ExtU64",4090],[10,"_embedded_hal_digital_InputPin",4090],[10,"_embedded_hal_digital_v2_InputPin",4090],[10,"_embedded_hal_digital_v2_StatefulOutputPin",4090],[10,"_embedded_hal_adc_OneShot",4090],[10,"_embedded_hal_blocking_i2c_Read",4090],[10,"AddressMode",6662],[10,"_embedded_hal_blocking_rng_Read",4090],[10,"_embedded_hal_serial_Read",4090],[10,"_embedded_hal_digital_OutputPin",4090],[10,"_embedded_hal_digital_v2_OutputPin",4090],[6,"PinState",6663],[10,"_embedded_hal_timer_CountDown",4090],[10,"_embedded_hal_watchdog_WatchdogEnable",4090],[10,"_embedded_hal_digital_ToggleableOutputPin",4090],[10,"_embedded_hal_digital_v2_ToggleableOutputPin",4090],[6,"Void",6664],[10,"_embedded_hal_blocking_i2c_Write",4090],[10,"_embedded_hal_blocking_i2c_WriteRead",4090],[1,"str"],[6,"SleepSource",4257],[6,"SocResetReason",5544],[6,"Error",4284],[5,"PulseCode",4284],[5,"TxChannelConfig",4284],[5,"RxChannelConfig",4284],[10,"TxChannelCreator",4284],[10,"TxChannel",4284],[10,"RxChannelCreator",4284],[10,"RxChannel",4284],[5,"Channel",4284],[5,"ContinuousTxTransaction",4284],[5,"Rmt",4284],[5,"RxTransaction",4284],[10,"From",6643],[10,"Copy",6645],[5,"SingleShotTxTransaction",4284],[10,"RngCore",6665],[5,"Rng",4412],[5,"Error",6666],[5,"Context",4437],[5,"Digest",4437],[10,"AsRef",6643],[10,"Hasher",6667],[5,"Rsa",4469],[5,"RsaModularExponentiation",4469],[17,"InputType"],[10,"RsaMode",4469],[5,"RsaModularMultiplication",4469],[5,"RsaMultiplication",4469],[10,"Multi",4469],[17,"OutputType"],[5,"Rwdt",5544],[6,"RtcSlowClock",5544],[5,"Rtc",5544],[6,"ShaMode",5632],[5,"Sha",5632],[6,"Error",5663],[6,"SpiMode",5663],[6,"SpiDataMode",5663],[10,"Instance",5729],[5,"HalfDuplexMode",5663],[5,"Spi",5729],[10,"ExtendedInstance",5729],[5,"FullDuplexMode",5663],[10,"InstanceDma",5729],[10,"HalfDuplexReadWrite",5729],[6,"Command",5729],[6,"Address",5729],[10,"IsFullDuplex",5663],[10,"IsHalfDuplex",5663],[10,"Rx",315],[10,"Tx",315],[5,"SpiDma",5877],[10,"DuplexMode",5663],[5,"SpiDmaTransfer",5877],[5,"SpiDmaTransferRxTx",5877],[10,"WithDmaSpi2",5877],[10,"WithDmaSpi3",5877],[10,"RadioClockController",5924],[5,"RadioClockControl",5924],[6,"RadioPeripherals",5924],[5,"SoftwareInterruptControl",5924],[6,"SoftwareInterrupt",5924],[17,"Parts"],[10,"SystemExt",5924],[5,"Alarm",6037],[5,"Target",6037],[5,"Periodic",6037],[10,"Debug",6636],[5,"SystemTimer",6037],[8,"MicrosDurationU32",6642],[5,"Timer",6088],[6,"Error",6088],[10,"Instance",6088],[5,"Timer0",6088],[10,"TimerGroupInstance",6088],[5,"Timer1",6088],[5,"Wdt",6088],[5,"TimerGroup",6088],[5,"TrapFrame",6214],[5,"Twai",6278],[10,"Instance",6278],[5,"EspTwaiFrame",6278],[6,"EspTwaiError",6278],[6,"Id",6668],[6,"ErrorKind",6669],[6,"BaudRate",6278],[5,"TwaiConfiguration",6278],[5,"RegisterBlock",6670],[10,"Filter",6369],[6,"FilterType",6369],[8,"BitFilter",6369],[5,"SingleStandardFilter",6369],[5,"SingleExtendedFilter",6369],[5,"DualStandardFilter",6369],[5,"DualExtendedFilter",6369],[5,"StandardId",6668],[5,"ExtendedId",6668],[5,"Uart",6430],[10,"Instance",6430],[6,"StopBits",6536],[6,"Error",6430],[10,"UartPins",6430],[5,"AllPins",6430],[5,"TxRxPins",6430],[5,"UartRx",6430],[5,"UartTx",6430],[5,"Config",6536],[5,"AtCmdConfig",6536],[6,"DataBits",6536],[6,"Parity",6536],[6,"UlpCoreWakeupSource",6615],[5,"UlpCore",6615],[10,"AesFlavour",83],[5,"Aes128",83],[5,"Aes192",83],[5,"Aes256",83],[5,"Spi2DmaSuitablePeripheral",315],[5,"Spi3DmaSuitablePeripheral",315],[5,"I2s0DmaSuitablePeripheral",315],[5,"I2s1DmaSuitablePeripheral",315],[5,"Spi2DmaChannelTxImpl",315],[5,"Spi2DmaChannelRxImpl",315],[5,"Spi3DmaChannelTxImpl",315],[5,"Spi3DmaChannelRxImpl",315],[5,"I2s0DmaChannelTxImpl",315],[5,"I2s0DmaChannelRxImpl",315],[5,"Efuse",849],[10,"GpioProperties",1067],[5,"RTCInput",1067],[5,"RTCOutput",1067],[5,"Gpio0Signals",1067],[5,"Gpio1Signals",1067],[5,"Gpio2Signals",1067],[5,"Gpio3Signals",1067],[5,"Gpio4Signals",1067],[5,"Gpio5Signals",1067],[5,"Gpio6Signals",1067],[5,"Gpio7Signals",1067],[5,"Gpio8Signals",1067],[5,"Gpio9Signals",1067],[5,"Gpio10Signals",1067],[5,"Gpio11Signals",1067],[5,"Gpio12Signals",1067],[5,"Gpio13Signals",1067],[5,"Gpio14Signals",1067],[5,"Gpio15Signals",1067],[5,"Gpio16Signals",1067],[5,"Gpio17Signals",1067],[5,"Gpio18Signals",1067],[5,"Gpio19Signals",1067],[5,"Gpio20Signals",1067],[5,"Gpio21Signals",1067],[5,"Gpio26Signals",1067],[5,"Gpio27Signals",1067],[5,"Gpio28Signals",1067],[5,"Gpio29Signals",1067],[5,"Gpio30Signals",1067],[5,"Gpio31Signals",1067],[5,"Gpio32Signals",1067],[5,"Gpio33Signals",1067],[5,"Gpio34Signals",1067],[5,"Gpio35Signals",1067],[5,"Gpio36Signals",1067],[5,"Gpio37Signals",1067],[5,"Gpio38Signals",1067],[5,"Gpio39Signals",1067],[5,"Gpio40Signals",1067],[5,"Gpio41Signals",1067],[5,"Gpio42Signals",1067],[5,"Gpio43Signals",1067],[5,"Gpio44Signals",1067],[5,"Gpio45Signals",1067],[5,"Gpio46Signals",1067],[5,"Pins",1067],[5,"Op32",4520],[5,"Op64",4520],[5,"Op96",4520],[5,"Op128",4520],[5,"Op160",4520],[5,"Op192",4520],[5,"Op224",4520],[5,"Op256",4520],[5,"Op288",4520],[5,"Op320",4520],[5,"Op352",4520],[5,"Op384",4520],[5,"Op416",4520],[5,"Op448",4520],[5,"Op480",4520],[5,"Op512",4520],[5,"Op544",4520],[5,"Op576",4520],[5,"Op608",4520],[5,"Op640",4520],[5,"Op672",4520],[5,"Op704",4520],[5,"Op736",4520],[5,"Op768",4520],[5,"Op800",4520],[5,"Op832",4520],[5,"Op864",4520],[5,"Op896",4520],[5,"Op928",4520],[5,"Op960",4520],[5,"Op992",4520],[5,"Op1024",4520],[5,"Op1056",4520],[5,"Op1088",4520],[5,"Op1120",4520],[5,"Op1152",4520],[5,"Op1184",4520],[5,"Op1216",4520],[5,"Op1248",4520],[5,"Op1280",4520],[5,"Op1312",4520],[5,"Op1344",4520],[5,"Op1376",4520],[5,"Op1408",4520],[5,"Op1440",4520],[5,"Op1472",4520],[5,"Op1504",4520],[5,"Op1536",4520],[5,"Op1568",4520],[5,"Op1600",4520],[5,"Op1632",4520],[5,"Op1664",4520],[5,"Op1696",4520],[5,"Op1728",4520],[5,"Op1760",4520],[5,"Op1792",4520],[5,"Op1824",4520],[5,"Op1856",4520],[5,"Op1888",4520],[5,"Op1920",4520],[5,"Op1952",4520],[5,"Op1984",4520],[5,"Op2016",4520],[5,"Op2048",4520],[5,"Op2080",4520],[5,"Op2112",4520],[5,"Op2144",4520],[5,"Op2176",4520],[5,"Op2208",4520],[5,"Op2240",4520],[5,"Op2272",4520],[5,"Op2304",4520],[5,"Op2336",4520],[5,"Op2368",4520],[5,"Op2400",4520],[5,"Op2432",4520],[5,"Op2464",4520],[5,"Op2496",4520],[5,"Op2528",4520],[5,"Op2560",4520],[5,"Op2592",4520],[5,"Op2624",4520],[5,"Op2656",4520],[5,"Op2688",4520],[5,"Op2720",4520],[5,"Op2752",4520],[5,"Op2784",4520],[5,"Op2816",4520],[5,"Op2848",4520],[5,"Op2880",4520],[5,"Op2912",4520],[5,"Op2944",4520],[5,"Op2976",4520],[5,"Op3008",4520],[5,"Op3040",4520],[5,"Op3072",4520],[5,"Op3104",4520],[5,"Op3136",4520],[5,"Op3168",4520],[5,"Op3200",4520],[5,"Op3232",4520],[5,"Op3264",4520],[5,"Op3296",4520],[5,"Op3328",4520],[5,"Op3360",4520],[5,"Op3392",4520],[5,"Op3424",4520],[5,"Op3456",4520],[5,"Op3488",4520],[5,"Op3520",4520],[5,"Op3552",4520],[5,"Op3584",4520],[5,"Op3616",4520],[5,"Op3648",4520],[5,"Op3680",4520],[5,"Op3712",4520],[5,"Op3744",4520],[5,"Op3776",4520],[5,"Op3808",4520],[5,"Op3840",4520],[5,"Op3872",4520],[5,"Op3904",4520],[5,"Op3936",4520],[5,"Op3968",4520],[5,"Op4000",4520],[5,"Op4032",4520],[5,"Op4064",4520],[5,"Op4096",4520],[5,"RtcClock",5544],[6,"Peripheral",5924],[5,"CpuControl",5924],[5,"SystemParts",5924],[5,"TimingConfig",6278]],"b":[[1559,"impl-GpioPin%3CMODE,+46%3E"],[1560,"impl-GpioPin%3CMODE,+14%3E"],[1561,"impl-GpioPin%3CMODE,+31%3E"],[1562,"impl-GpioPin%3CMODE,+3%3E"],[1563,"impl-GpioPin%3CMODE,+32%3E"],[1564,"impl-GpioPin%3CMODE,+20%3E"],[1565,"impl-GpioPin%3CMODE,+8%3E"],[1566,"impl-GpioPin%3CMODE,+19%3E"],[1567,"impl-GpioPin%3CMODE,+6%3E"],[1568,"impl-GpioPin%3CMODE,+18%3E"],[1569,"impl-GpioPin%3CMODE,+41%3E"],[1570,"impl-GpioPin%3CMODE,+7%3E"],[1571,"impl-GpioPin%3CMODE,+17%3E"],[1572,"impl-GpioPin%3CMODE,+33%3E"],[1573,"impl-GpioPin%3CMODE,+9%3E"],[1574,"impl-GpioPin%3CMODE,+16%3E"],[1575,"impl-GpioPin%3CMODE,+5%3E"],[1576,"impl-GpioPin%3CMODE,+34%3E"],[1577,"impl-GpioPin%3CMODE,+42%3E"],[1578,"impl-GpioPin%3CMODE,+15%3E"],[1579,"impl-GpioPin%3CMODE,+40%3E"],[1580,"impl-GpioPin%3CMODE,+4%3E"],[1581,"impl-GpioPin%3CMODE,+45%3E"],[1582,"impl-GpioPin%3CMODE,+11%3E"],[1583,"impl-GpioPin%3CMODE,+21%3E"],[1584,"impl-GpioPin%3CMODE,+35%3E"],[1585,"impl-GpioPin%3CMODE,+13%3E"],[1586,"impl-GpioPin%3CMODE,+30%3E"],[1587,"impl-GpioPin%3CMODE,+39%3E"],[1588,"impl-GpioPin%3CMODE,+44%3E"],[1589,"impl-GpioPin%3CMODE,+26%3E"],[1590,"impl-GpioPin%3CMODE,+38%3E"],[1591,"impl-GpioPin%3CMODE,+10%3E"],[1592,"impl-GpioPin%3CMODE,+27%3E"],[1593,"impl-GpioPin%3CMODE,+12%3E"],[1594,"impl-GpioPin%3CMODE,+2%3E"],[1595,"impl-GpioPin%3CMODE,+37%3E"],[1596,"impl-GpioPin%3CMODE,+28%3E"],[1597,"impl-GpioPin%3CMODE,+0%3E"],[1598,"impl-GpioPin%3CMODE,+1%3E"],[1599,"impl-GpioPin%3CMODE,+29%3E"],[1600,"impl-GpioPin%3CMODE,+36%3E"],[1601,"impl-GpioPin%3CMODE,+43%3E"],[1686,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CPullDown%3E,+GPIONUM%3E"],[1687,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CFloating%3E,+GPIONUM%3E"],[1689,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CPullDown%3E,+GPIONUM%3E"],[1690,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[1691,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedOutput%3CPushPull%3E,+GPIONUM%3E"],[1692,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3COutput%3CPushPull%3E,+GPIONUM%3E"],[1693,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CFloating%3E,+GPIONUM%3E"],[1694,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CAnalog,+GPIONUM%3E"],[1695,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CPullUp%3E,+GPIONUM%3E"],[1696,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedOutput%3COpenDrain%3E,+GPIONUM%3E"],[1697,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CPullUp%3E,+GPIONUM%3E"],[1748,"impl-From%3CGpioPin%3CMODE,+5%3E%3E-for-AnyPin%3CMODE%3E"],[1749,"impl-From%3CGpioPin%3CMODE,+28%3E%3E-for-AnyPin%3CMODE%3E"],[1751,"impl-From%3CAnyPin%3CMODE,+TYPE%3E%3E-for-AnyPin%3CMODE%3E"],[1752,"impl-From%3CGpioPin%3CMODE,+20%3E%3E-for-AnyPin%3CMODE%3E"],[1753,"impl-From%3CGpioPin%3CMODE,+8%3E%3E-for-AnyPin%3CMODE%3E"],[1754,"impl-From%3CGpioPin%3CMODE,+32%3E%3E-for-AnyPin%3CMODE%3E"],[1755,"impl-From%3CGpioPin%3CMODE,+4%3E%3E-for-AnyPin%3CMODE%3E"],[1756,"impl-From%3CGpioPin%3CMODE,+10%3E%3E-for-AnyPin%3CMODE%3E"],[1757,"impl-From%3CGpioPin%3CMODE,+19%3E%3E-for-AnyPin%3CMODE%3E"],[1758,"impl-From%3CGpioPin%3CMODE,+33%3E%3E-for-AnyPin%3CMODE%3E"],[1759,"impl-From%3CGpioPin%3CMODE,+41%3E%3E-for-AnyPin%3CMODE%3E"],[1760,"impl-From%3CGpioPin%3CMODE,+30%3E%3E-for-AnyPin%3CMODE%3E"],[1761,"impl-From%3CGpioPin%3CMODE,+43%3E%3E-for-AnyPin%3CMODE%3E"],[1762,"impl-From%3CGpioPin%3CMODE,+42%3E%3E-for-AnyPin%3CMODE%3E"],[1763,"impl-From%3CGpioPin%3CMODE,+29%3E%3E-for-AnyPin%3CMODE%3E"],[1764,"impl-From%3CGpioPin%3CMODE,+34%3E%3E-for-AnyPin%3CMODE%3E"],[1765,"impl-From%3CGpioPin%3CMODE,+6%3E%3E-for-AnyPin%3CMODE%3E"],[1766,"impl-From%3CGpioPin%3CMODE,+46%3E%3E-for-AnyPin%3CMODE%3E"],[1767,"impl-From%3CGpioPin%3CMODE,+1%3E%3E-for-AnyPin%3CMODE%3E"],[1768,"impl-From%3CGpioPin%3CMODE,+0%3E%3E-for-AnyPin%3CMODE%3E"],[1769,"impl-From%3CGpioPin%3CMODE,+12%3E%3E-for-AnyPin%3CMODE%3E"],[1770,"impl-From%3CGpioPin%3CMODE,+2%3E%3E-for-AnyPin%3CMODE%3E"],[1771,"impl-From%3CGpioPin%3CMODE,+3%3E%3E-for-AnyPin%3CMODE%3E"],[1772,"impl-From%3CGpioPin%3CMODE,+37%3E%3E-for-AnyPin%3CMODE%3E"],[1773,"impl-From%3CGpioPin%3CMODE,+17%3E%3E-for-AnyPin%3CMODE%3E"],[1774,"impl-From%3CGpioPin%3CMODE,+27%3E%3E-for-AnyPin%3CMODE%3E"],[1775,"impl-From%3CGpioPin%3CMODE,+21%3E%3E-for-AnyPin%3CMODE%3E"],[1776,"impl-From%3CGpioPin%3CMODE,+44%3E%3E-for-AnyPin%3CMODE%3E"],[1777,"impl-From%3CGpioPin%3CMODE,+15%3E%3E-for-AnyPin%3CMODE%3E"],[1778,"impl-From%3CGpioPin%3CMODE,+16%3E%3E-for-AnyPin%3CMODE%3E"],[1779,"impl-From%3CGpioPin%3CMODE,+18%3E%3E-for-AnyPin%3CMODE%3E"],[1780,"impl-From%3CGpioPin%3CMODE,+39%3E%3E-for-AnyPin%3CMODE%3E"],[1781,"impl-From%3CGpioPin%3CMODE,+38%3E%3E-for-AnyPin%3CMODE%3E"],[1782,"impl-From%3CGpioPin%3CMODE,+31%3E%3E-for-AnyPin%3CMODE%3E"],[1783,"impl-From%3CGpioPin%3CMODE,+45%3E%3E-for-AnyPin%3CMODE%3E"],[1784,"impl-From%3CGpioPin%3CMODE,+11%3E%3E-for-AnyPin%3CMODE%3E"],[1785,"impl-From%3CGpioPin%3CMODE,+35%3E%3E-for-AnyPin%3CMODE%3E"],[1786,"impl-From%3CGpioPin%3CMODE,+13%3E%3E-for-AnyPin%3CMODE%3E"],[1787,"impl-From%3CGpioPin%3CMODE,+14%3E%3E-for-AnyPin%3CMODE%3E"],[1788,"impl-From%3CGpioPin%3CMODE,+26%3E%3E-for-AnyPin%3CMODE%3E"],[1789,"impl-From%3CGpioPin%3CMODE,+36%3E%3E-for-AnyPin%3CMODE%3E"],[1790,"impl-From%3CGpioPin%3CMODE,+7%3E%3E-for-AnyPin%3CMODE%3E"],[1791,"impl-From%3CGpioPin%3CMODE,+9%3E%3E-for-AnyPin%3CMODE%3E"],[1792,"impl-From%3CGpioPin%3CMODE,+40%3E%3E-for-AnyPin%3CMODE%3E"],[1921,"impl-AnyPin%3CMODE,+InputOutputPinType%3E"],[1922,"impl-AnyPin%3CMODE,+InputOutputAnalogPinType%3E"],[1923,"impl-AnyPin%3CMODE,+InputOnlyAnalogPinType%3E"],[1929,"impl-IntoLowPowerPin%3C21%3E-for-GpioPin%3CMODE,+21%3E"],[1930,"impl-IntoLowPowerPin%3C20%3E-for-GpioPin%3CMODE,+20%3E"],[1931,"impl-IntoLowPowerPin%3C12%3E-for-GpioPin%3CMODE,+12%3E"],[1932,"impl-IntoLowPowerPin%3C1%3E-for-GpioPin%3CMODE,+1%3E"],[1933,"impl-IntoLowPowerPin%3C0%3E-for-GpioPin%3CMODE,+0%3E"],[1934,"impl-IntoLowPowerPin%3C2%3E-for-GpioPin%3CMODE,+2%3E"],[1935,"impl-IntoLowPowerPin%3C4%3E-for-GpioPin%3CMODE,+4%3E"],[1936,"impl-IntoLowPowerPin%3C19%3E-for-GpioPin%3CMODE,+19%3E"],[1937,"impl-IntoLowPowerPin%3C11%3E-for-GpioPin%3CMODE,+11%3E"],[1938,"impl-IntoLowPowerPin%3C18%3E-for-GpioPin%3CMODE,+18%3E"],[1939,"impl-IntoLowPowerPin%3C3%3E-for-GpioPin%3CMODE,+3%3E"],[1940,"impl-IntoLowPowerPin%3C14%3E-for-GpioPin%3CMODE,+14%3E"],[1941,"impl-IntoLowPowerPin%3C8%3E-for-GpioPin%3CMODE,+8%3E"],[1942,"impl-IntoLowPowerPin%3C10%3E-for-GpioPin%3CMODE,+10%3E"],[1943,"impl-IntoLowPowerPin%3C5%3E-for-GpioPin%3CMODE,+5%3E"],[1944,"impl-IntoLowPowerPin%3C17%3E-for-GpioPin%3CMODE,+17%3E"],[1945,"impl-IntoLowPowerPin%3C9%3E-for-GpioPin%3CMODE,+9%3E"],[1946,"impl-IntoLowPowerPin%3C7%3E-for-GpioPin%3CMODE,+7%3E"],[1947,"impl-IntoLowPowerPin%3C16%3E-for-GpioPin%3CMODE,+16%3E"],[1948,"impl-IntoLowPowerPin%3C13%3E-for-GpioPin%3CMODE,+13%3E"],[1949,"impl-IntoLowPowerPin%3C6%3E-for-GpioPin%3CMODE,+6%3E"],[1950,"impl-IntoLowPowerPin%3C15%3E-for-GpioPin%3CMODE,+15%3E"],[1955,"impl-InputPin-for-GpioPin%3CInput%3CMODE%3E,+GPIONUM%3E"],[1956,"impl-InputPin-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[1967,"impl-InputPin-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[1968,"impl-InputPin-for-GpioPin%3CInput%3CMODE%3E,+GPIONUM%3E"],[1986,"impl-RTCPin-for-GpioPin%3CMODE,+19%3E"],[1987,"impl-RTCPin-for-GpioPin%3CMODE,+5%3E"],[1988,"impl-RTCPin-for-GpioPin%3CMODE,+2%3E"],[1989,"impl-RTCPin-for-GpioPin%3CMODE,+3%3E"],[1990,"impl-RTCPin-for-GpioPin%3CMODE,+0%3E"],[1991,"impl-RTCPin-for-GpioPin%3CMODE,+8%3E"],[1992,"impl-RTCPin-for-GpioPin%3CMODE,+17%3E"],[1993,"impl-RTCPin-for-GpioPin%3CMODE,+12%3E"],[1994,"impl-RTCPin-for-GpioPin%3CMODE,+20%3E"],[1995,"impl-RTCPin-for-GpioPin%3CMODE,+10%3E"],[1996,"impl-RTCPin-for-GpioPin%3CMODE,+6%3E"],[1997,"impl-RTCPin-for-GpioPin%3CMODE,+15%3E"],[1998,"impl-RTCPin-for-GpioPin%3CMODE,+13%3E"],[1999,"impl-RTCPin-for-GpioPin%3CMODE,+9%3E"],[2000,"impl-RTCPin-for-GpioPin%3CMODE,+16%3E"],[2001,"impl-RTCPin-for-GpioPin%3CMODE,+18%3E"],[2002,"impl-RTCPin-for-GpioPin%3CMODE,+4%3E"],[2003,"impl-RTCPin-for-GpioPin%3CMODE,+14%3E"],[2004,"impl-RTCPin-for-GpioPin%3CMODE,+1%3E"],[2005,"impl-RTCPin-for-GpioPin%3CMODE,+21%3E"],[2006,"impl-RTCPin-for-GpioPin%3CMODE,+7%3E"],[2007,"impl-RTCPin-for-GpioPin%3CMODE,+11%3E"],[2009,"impl-RTCPin-for-GpioPin%3CMODE,+10%3E"],[2010,"impl-RTCPin-for-GpioPin%3CMODE,+9%3E"],[2011,"impl-RTCPin-for-GpioPin%3CMODE,+6%3E"],[2012,"impl-RTCPin-for-GpioPin%3CMODE,+2%3E"],[2013,"impl-RTCPin-for-GpioPin%3CMODE,+17%3E"],[2014,"impl-RTCPin-for-GpioPin%3CMODE,+11%3E"],[2015,"impl-RTCPin-for-GpioPin%3CMODE,+18%3E"],[2016,"impl-RTCPin-for-GpioPin%3CMODE,+4%3E"],[2017,"impl-RTCPin-for-GpioPin%3CMODE,+15%3E"],[2018,"impl-RTCPin-for-GpioPin%3CMODE,+14%3E"],[2019,"impl-RTCPin-for-GpioPin%3CMODE,+3%3E"],[2020,"impl-RTCPin-for-GpioPin%3CMODE,+0%3E"],[2021,"impl-RTCPin-for-GpioPin%3CMODE,+20%3E"],[2022,"impl-RTCPin-for-GpioPin%3CMODE,+1%3E"],[2023,"impl-RTCPin-for-GpioPin%3CMODE,+13%3E"],[2024,"impl-RTCPin-for-GpioPin%3CMODE,+19%3E"],[2025,"impl-RTCPin-for-GpioPin%3CMODE,+5%3E"],[2026,"impl-RTCPin-for-GpioPin%3CMODE,+12%3E"],[2027,"impl-RTCPin-for-GpioPin%3CMODE,+21%3E"],[2028,"impl-RTCPin-for-GpioPin%3CMODE,+16%3E"],[2029,"impl-RTCPin-for-GpioPin%3CMODE,+8%3E"],[2030,"impl-RTCPin-for-GpioPin%3CMODE,+7%3E"],[2032,"impl-RTCPin-for-GpioPin%3CMODE,+5%3E"],[2033,"impl-RTCPin-for-GpioPin%3CMODE,+12%3E"],[2034,"impl-RTCPin-for-GpioPin%3CMODE,+8%3E"],[2035,"impl-RTCPin-for-GpioPin%3CMODE,+10%3E"],[2036,"impl-RTCPin-for-GpioPin%3CMODE,+1%3E"],[2037,"impl-RTCPin-for-GpioPin%3CMODE,+19%3E"],[2038,"impl-RTCPin-for-GpioPin%3CMODE,+14%3E"],[2039,"impl-RTCPin-for-GpioPin%3CMODE,+21%3E"],[2040,"impl-RTCPin-for-GpioPin%3CMODE,+20%3E"],[2041,"impl-RTCPin-for-GpioPin%3CMODE,+9%3E"],[2042,"impl-RTCPin-for-GpioPin%3CMODE,+2%3E"],[2043,"impl-RTCPin-for-GpioPin%3CMODE,+13%3E"],[2044,"impl-RTCPin-for-GpioPin%3CMODE,+16%3E"],[2045,"impl-RTCPin-for-GpioPin%3CMODE,+0%3E"],[2046,"impl-RTCPin-for-GpioPin%3CMODE,+3%3E"],[2047,"impl-RTCPin-for-GpioPin%3CMODE,+18%3E"],[2048,"impl-RTCPin-for-GpioPin%3CMODE,+11%3E"],[2049,"impl-RTCPin-for-GpioPin%3CMODE,+7%3E"],[2050,"impl-RTCPin-for-GpioPin%3CMODE,+4%3E"],[2051,"impl-RTCPin-for-GpioPin%3CMODE,+17%3E"],[2052,"impl-RTCPin-for-GpioPin%3CMODE,+6%3E"],[2053,"impl-RTCPin-for-GpioPin%3CMODE,+15%3E"],[2055,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+5%3E"],[2056,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+13%3E"],[2057,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+8%3E"],[2058,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+21%3E"],[2059,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+16%3E"],[2060,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+9%3E"],[2061,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+14%3E"],[2062,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+4%3E"],[2063,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+12%3E"],[2064,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+3%3E"],[2065,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+0%3E"],[2066,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+11%3E"],[2067,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+18%3E"],[2068,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+7%3E"],[2069,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+1%3E"],[2070,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+2%3E"],[2071,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+19%3E"],[2072,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+15%3E"],[2073,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+17%3E"],[2074,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+6%3E"],[2075,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+20%3E"],[2076,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+10%3E"],[2078,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+6%3E"],[2079,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+4%3E"],[2080,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+9%3E"],[2081,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+18%3E"],[2082,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+20%3E"],[2083,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+19%3E"],[2084,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+2%3E"],[2085,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+8%3E"],[2086,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+13%3E"],[2087,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+1%3E"],[2088,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+0%3E"],[2089,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+10%3E"],[2090,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+15%3E"],[2091,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+14%3E"],[2092,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+12%3E"],[2093,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+11%3E"],[2094,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+3%3E"],[2095,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+17%3E"],[2096,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+5%3E"],[2097,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+7%3E"],[2098,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+16%3E"],[2099,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+21%3E"],[2260,"impl-TryInto%3CGpioPin%3CMODE,+30%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2262,"impl-TryInto%3CGpioPin%3CMODE,+8%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2263,"impl-TryInto%3CGpioPin%3CMODE,+3%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2264,"impl-TryInto%3CGpioPin%3CMODE,+20%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2265,"impl-TryInto%3CGpioPin%3CMODE,+38%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2266,"impl-TryInto%3CGpioPin%3CMODE,+37%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2267,"impl-TryInto%3CGpioPin%3CMODE,+14%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2268,"impl-TryInto%3CGpioPin%3CMODE,+36%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2269,"impl-TryInto%3CGpioPin%3CMODE,+32%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2270,"impl-TryInto%3CGpioPin%3CMODE,+31%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2271,"impl-TryInto%3CGpioPin%3CMODE,+0%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2272,"impl-TryInto%3CGpioPin%3CMODE,+16%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2273,"impl-TryInto%3CGpioPin%3CMODE,+5%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2274,"impl-TryInto%3CGpioPin%3CMODE,+9%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2275,"impl-TryInto%3CGpioPin%3CMODE,+18%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2276,"impl-TryInto%3CGpioPin%3CMODE,+15%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2277,"impl-TryInto%3CGpioPin%3CMODE,+45%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2278,"impl-TryInto%3CGpioPin%3CMODE,+12%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2279,"impl-TryInto%3CGpioPin%3CMODE,+35%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2280,"impl-TryInto%3CGpioPin%3CMODE,+19%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2281,"impl-TryInto%3CGpioPin%3CMODE,+28%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2282,"impl-TryInto%3CGpioPin%3CMODE,+4%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2283,"impl-TryInto%3CGpioPin%3CMODE,+41%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2284,"impl-TryInto%3CGpioPin%3CMODE,+1%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2285,"impl-TryInto%3CGpioPin%3CMODE,+43%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2286,"impl-TryInto%3CGpioPin%3CMODE,+6%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2287,"impl-TryInto%3CGpioPin%3CMODE,+13%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2288,"impl-TryInto%3CGpioPin%3CMODE,+26%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2289,"impl-TryInto%3CGpioPin%3CMODE,+21%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2290,"impl-TryInto%3CGpioPin%3CMODE,+33%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2291,"impl-TryInto%3CGpioPin%3CMODE,+44%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2292,"impl-TryInto%3CGpioPin%3CMODE,+7%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2293,"impl-TryInto%3CGpioPin%3CMODE,+34%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2294,"impl-TryInto%3CGpioPin%3CMODE,+40%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2295,"impl-TryInto%3CGpioPin%3CMODE,+10%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2296,"impl-TryInto%3CGpioPin%3CMODE,+46%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2297,"impl-TryInto%3CGpioPin%3CMODE,+39%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2298,"impl-TryInto%3CGpioPin%3CMODE,+29%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2299,"impl-TryInto%3CGpioPin%3CMODE,+17%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2300,"impl-TryInto%3CGpioPin%3CMODE,+42%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2301,"impl-TryInto%3CGpioPin%3CMODE,+2%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2302,"impl-TryInto%3CGpioPin%3CMODE,+11%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2303,"impl-TryInto%3CGpioPin%3CMODE,+27%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[4452,"impl-LowerHex-for-Digest"],[4453,"impl-UpperHex-for-Digest"],[4454,"impl-Display-for-Digest"],[4455,"impl-Debug-for-Digest"],[5581,"impl-_embedded_hal_watchdog_WatchdogDisable-for-Rwdt"],[5582,"impl-Rwdt"],[5586,"impl-Rwdt"],[5587,"impl-_embedded_hal_watchdog_Watchdog-for-Rwdt"],[5795,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5796,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5820,"impl-_embedded_hal_spi_FullDuplex%3Cu8%3E-for-Spi%3C\'_,+T,+M%3E"],[5821,"impl-HalfDuplexReadWrite-for-Spi%3C\'_,+T,+M%3E"],[5856,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5857,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5858,"impl-WithDmaSpi2%3C\'d,+C,+M%3E-for-Spi%3C\'d,+SPI2,+M%3E"],[5859,"impl-WithDmaSpi3%3C\'d,+C,+M%3E-for-Spi%3C\'d,+SPI3,+M%3E"],[5860,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5861,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5862,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5863,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5864,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5865,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5866,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5867,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5871,"impl-_embedded_hal_blocking_spi_Write%3Cu8%3E-for-Spi%3C\'_,+T,+M%3E"],[5872,"impl-HalfDuplexReadWrite-for-Spi%3C\'_,+T,+M%3E"],[5918,"impl-_embedded_hal_blocking_spi_Write%3Cu8%3E-for-SpiDma%3C\'d,+T,+C,+M%3E"],[5919,"impl-SpiDma%3C\'d,+T,+C,+M%3E"],[6055,"impl-Alarm%3CT,+1%3E"],[6056,"impl-Alarm%3CT,+2%3E"],[6057,"impl-Alarm%3CT,+0%3E"],[6121,"impl-Wdt%3CTG%3E"],[6122,"impl-_embedded_hal_watchdog_WatchdogDisable-for-Wdt%3CTG%3E"]]}],\
["esp_synopsys_usb_otg",{"doc":"USB peripheral driver for Synopsys USB OTG peripherals.","t":"TPTTPPGTEKMNNCNMNNNNNNNNNFNNNNNNNNNNNNNNNNNNNNN","n":["ENDPOINT_COUNT","ExternalHighSpeed","FIFO_DEPTH_WORDS","HIGH_SPEED","InternalFullSpeed","InternalHighSpeed","PhyType","REGISTERS","UsbBus","UsbPeripheral","ahb_frequency_hz","borrow","borrow_mut","bus","clone","enable","eq","fmt","from","into","phy_type","setup_internal_hs_phy","try_from","try_into","type_id","UsbBus","alloc_ep","borrow","borrow_mut","enable","force_reset","free","from","into","is_stalled","new","poll","read","reset","resume","set_device_address","set_stalled","suspend","try_from","try_into","type_id","write"],"q":[[0,"esp_synopsys_usb_otg"],[25,"esp_synopsys_usb_otg::bus"],[47,"core::fmt"],[48,"core::fmt"],[49,"core::any"],[50,"usb_device"],[51,"usb_device::endpoint"],[52,"core::option"],[53,"usb_device::endpoint"],[54,"usb_device::bus"],[55,"usb_device::bus"]],"d":["Number of (bidirectional) endpoints","External ULPI High-Speed PHY","FIFO size in 32-bit words","true for High Speed variants of the peripheral, false for …","Internal Full-Speed PHY","Internal High-Speed PHY","USB PHY type","Pointer to the register block","","A trait for device-specific USB peripherals. Implement …","AHB frequency in hertz","","","USB peripheral driver.","","Enables USB device on its peripheral bus","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Returns PHY type that should be used for USB peripheral","Performs initial setup of the internal high-speed PHY","","","","USB peripheral driver for STM32 microcontrollers.","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","Constructs a new USB peripheral driver.","","","","","","","","","","",""],"i":[1,3,1,1,3,3,0,1,0,0,1,3,3,0,3,1,3,3,3,3,1,1,3,3,3,0,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10],"f":[0,0,0,0,0,0,0,0,0,0,[1,2],[-1,-2,[],[]],[-1,-2,[],[]],0,[3,3],[[],4],[[3,3],5],[[3,6],7],[-1,-1,[]],[-1,-2,[],[]],[1,3],[1,4],[-1,[[8,[-2]]],[],[]],[-1,[[8,[-2]]],[],[]],[-1,9,[]],0,[[[10,[-1]],11,[13,[12]],14,15,16],[[17,[12]]],1],[-1,-2,[],[]],[-1,-2,[],[]],[[[10,[-1]]],4,1],[[[10,[-1]],-2],[[17,[4]]],1,[[18,[2]]]],[[[10,[-1]]],-1,1],[-1,-1,[]],[-1,-2,[],[]],[[[10,[-1]],12],5,1],[[-1,[19,[2]]],[[20,[[10,[-1]]]]],1],[[[10,[-1]]],21,1],[[[10,[-1]],12,[19,[16]]],[[17,[22]]],1],[[[10,[-1]]],4,1],[[[10,[-1]]],4,1],[[[10,[-1]],16],4,1],[[[10,[-1]],12,5],4,1],[[[10,[-1]]],4,1],[-1,[[8,[-2]]],[],[]],[-1,[[8,[-2]]],[],[]],[-1,9,[]],[[[10,[-1]],12,[19,[16]]],[[17,[22]]],1]],"c":[],"p":[[10,"UsbPeripheral",0],[1,"u32"],[6,"PhyType",0],[1,"tuple"],[1,"bool"],[5,"Formatter",47],[8,"Result",47],[6,"Result",48],[5,"TypeId",49],[5,"UsbBus",25],[6,"UsbDirection",50],[5,"EndpointAddress",51],[6,"Option",52],[6,"EndpointType",51],[1,"u16"],[1,"u8"],[8,"Result",50],[10,"DelayMs",53],[1,"slice"],[5,"UsbBusAllocator",54],[6,"PollResult",54],[1,"usize"]],"b":[]}],\
["fugit",{"doc":"<code>fugit</code> provides a comprehensive library of <code>Duration</code> and …","t":"FKKKKIIIIIIMMNNNNFIIIMMNNNNIIIIIIIIIIIIIIIFKKIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMMNNMMNNNNNNNNNNNMMNNNNMMNNNNMMNNMMNNNNMMNNMMNNMMNNNNNNNNNNMMNNNNMMNNNNNNNNNNNNNNMMNNMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["Duration","ExtU32","ExtU32Ceil","ExtU64","ExtU64Ceil","Hertz","HertzU32","HertzU64","HoursDuration","HoursDurationU32","HoursDurationU64","Hz","Hz","Hz","Hz","Hz","Hz","Instant","Kilohertz","KilohertzU32","KilohertzU64","MHz","MHz","MHz","MHz","MHz","MHz","Megahertz","MegahertzU32","MegahertzU64","MicrosDuration","MicrosDurationU32","MicrosDurationU64","MillisDuration","MillisDurationU32","MillisDurationU64","MinutesDuration","MinutesDurationU32","MinutesDurationU64","NanosDuration","NanosDurationU32","NanosDurationU64","Rate","RateExtU32","RateExtU64","SecsDuration","SecsDurationU32","SecsDurationU64","TimerDuration","TimerDurationU32","TimerDurationU64","TimerInstant","TimerInstantU32","TimerInstantU64","TimerRate","TimerRateU32","TimerRateU64","add","add","add","add","add","add","add","add","add","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","checked_add","checked_add","checked_add","checked_add","checked_add_duration","checked_add_duration","checked_duration_since","checked_duration_since","checked_sub","checked_sub","checked_sub","checked_sub","checked_sub_duration","checked_sub_duration","clone","clone","clone","cmp","cmp","cmp","cmp","cmp","cmp","const_cmp","const_cmp","const_eq","const_eq","const_eq","const_eq","const_partial_cmp","const_partial_cmp","const_partial_cmp","const_partial_cmp","const_try_from","const_try_from","const_try_from","const_try_from","const_try_into","const_try_into","const_try_into","const_try_into","convert","convert","convert","convert","div","div","div","div","div","div","div","div","div_assign","div_assign","div_assign","div_assign","duration_since_epoch","duration_since_epoch","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from_duration","from_duration","from_rate","from_rate","from_raw","from_raw","from_ticks","from_ticks","from_ticks","from_ticks","hours","hours","hours","hours","hours_at_least","hours_at_least","hours_at_least","hours_at_least","into","into","into","into_duration","into_duration","into_rate","into_rate","is_zero","is_zero","kHz","kHz","kHz","kHz","kHz","kHz","micros","micros","micros","micros","micros","micros","micros_at_least","micros_at_least","micros_at_least","micros_at_least","millis","millis","millis","millis","millis","millis","millis_at_least","millis_at_least","millis_at_least","millis_at_least","minutes","minutes","minutes","minutes","minutes_at_least","minutes_at_least","minutes_at_least","minutes_at_least","mul","mul","mul","mul","mul_assign","mul_assign","mul_assign","mul_assign","nanos","nanos","nanos","nanos","nanos","nanos","nanos_at_least","nanos_at_least","nanos_at_least","nanos_at_least","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","raw","raw","secs","secs","secs","secs","secs_at_least","secs_at_least","secs_at_least","secs_at_least","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","ticks","ticks","ticks","ticks","to_Hz","to_Hz","to_MHz","to_MHz","to_hours","to_hours","to_kHz","to_kHz","to_micros","to_micros","to_millis","to_millis","to_minutes","to_minutes","to_nanos","to_nanos","to_secs","to_secs","try_from","try_from","try_from","try_from","try_from","try_from_duration","try_from_duration","try_from_rate","try_from_rate","try_into","try_into","try_into","try_into_duration","try_into_duration","try_into_rate","try_into_rate","type_id","type_id","type_id"],"q":[[0,"fugit"],[322,"core::option"],[323,"core::clone"],[324,"core::cmp"],[325,"core::fmt"],[326,"core::fmt"],[327,"core::any"]],"d":["Represents a duration of time.","Extension trait for simple short-hands for u32 Durations","Extension trait for simple short-hands for u32 Durations …","Extension trait for simple short-hands for u64 Durations","Extension trait for simple short-hands for u64 Durations …","Alias for hertz rate","Alias for hertz rate (<code>u32</code> backing storage)","Alias for hertz rate (<code>u64</code> backing storage)","Alias for hours duration","Alias for hours duration (<code>u32</code> backing storage)","Alias for hours duration (<code>u64</code> backing storage)","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a duration which represents hertz.","Shorthand for creating a duration which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Represents an instant in time.","Alias for kilohertz rate","Alias for kilohertz rate (<code>u32</code> backing storage)","Alias for kilohertz rate (<code>u64</code> backing storage)","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","Alias for megahertz rate","Alias for megahertz rate (<code>u32</code> backing storage)","Alias for megahertz rate (<code>u64</code> backing storage)","Alias for microsecond duration","Alias for microsecond duration (<code>u32</code> backing storage)","Alias for microsecond duration (<code>u64</code> backing storage)","Alias for millisecond duration","Alias for millisecond duration (<code>u32</code> backing storage)","Alias for millisecond duration (<code>u64</code> backing storage)","Alias for minutes duration","Alias for minutes duration (<code>u32</code> backing storage)","Alias for minutes duration (<code>u64</code> backing storage)","Alias for nanosecond duration","Alias for nanosecond duration (<code>u32</code> backing storage)","Alias for nanosecond duration (<code>u64</code> backing storage)","Represents a frequency.","Extension trait for simple short-hands for u32 Rate","Extension trait for simple short-hands for u64 Rate","Alias for second duration","Alias for second duration (<code>u32</code> backing storage)","Alias for second duration (<code>u64</code> backing storage)","Alias for durations that come from timers with a specific …","Alias for durations that come from timers with a specific …","Alias for durations that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for rate that come from timers with a specific …","Alias for rate that come from timers with a specific …","Alias for rate that come from timers with a specific …","","","","","","","","","","","","","","","","","","","","","","","","","Add two durations while checking for overflow.","Add two durations while checking for overflow.","Add two rates while checking for overflow.","Add two rates while checking for overflow.","Add a <code>Duration</code> to an <code>Instant</code> while checking for overflow.","Add a <code>Duration</code> to an <code>Instant</code> while checking for overflow.","Duration between <code>Instant</code>s.","Duration between <code>Instant</code>s.","Subtract two durations while checking for overflow.","Subtract two durations while checking for overflow.","Subtract two rates while checking for overflow.","Subtract two rates while checking for overflow.","Subtract a <code>Duration</code> from an <code>Instant</code> while checking for …","Subtract a <code>Duration</code> from an <code>Instant</code> while checking for …","","","","","","This implementation deviates from the definition of …","This implementation deviates from the definition of …","","","Const comparison of <code>Instant</code>s.","Const comparison of <code>Instant</code>s.","Const equality check.","Const equality check.","Const equality check.","Const equality check.","Const partial comparison.","Const partial comparison.","Const partial comparison.","Const partial comparison.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Convert between bases for a duration.","Convert between bases for a duration.","Convert between bases for a rate.","Convert between bases for a rate.","","","","","","","","","","","","","Duration between since the start of the <code>Instant</code>. This …","Duration between since the start of the <code>Instant</code>. This …","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Convert from duration to rate.","Convert from duration to rate.","Convert from rate to duration.","Convert from rate to duration.","Create a <code>Rate</code> from a raw value.","Create a <code>Rate</code> from a raw value.","Create a <code>Duration</code> from a ticks value.","Create a <code>Duration</code> from a ticks value.","Create an <code>Instant</code> from a ticks value.","Create an <code>Instant</code> from a ticks value.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours …","Shorthand for creating a duration which represents hours …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Convert from rate to duration.","Convert from rate to duration.","Convert from duration to rate.","Convert from duration to rate.","Returns true if this <code>Duration</code> spans no time","Returns true if this <code>Duration</code> spans no time","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes …","Shorthand for creating a duration which represents minutes …","","","","","","","","","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents nanoseconds.","Shorthand for creating a rate which represents nanoseconds.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","","","","","This implementation deviates from the definition of …","This implementation deviates from the definition of …","","","","","Extract the raw value from a <code>Rate</code>.","Extract the raw value from a <code>Rate</code>.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds …","Shorthand for creating a duration which represents seconds …","","","","","","","","","","","","","","","","","","","Extract the ticks from a <code>Duration</code>.","Extract the ticks from a <code>Duration</code>.","Extract the ticks from an <code>Instant</code>.","Extract the ticks from an <code>Instant</code>.","Convert the Rate to an interger number of Hz.","Convert the Rate to an interger number of Hz.","Convert the Rate to an interger number of MHz.","Convert the Rate to an interger number of MHz.","Convert the Duration to an integer number of hours.","Convert the Duration to an integer number of hours.","Convert the Rate to an interger number of kHz.","Convert the Rate to an interger number of kHz.","Convert the Duration to an integer number of microseconds.","Convert the Duration to an integer number of microseconds.","Convert the Duration to an integer number of milliseconds.","Convert the Duration to an integer number of milliseconds.","Convert the Duration to an integer number of minutes.","Convert the Duration to an integer number of minutes.","Convert the Duration to an integer number of nanoseconds.","Convert the Duration to an integer number of nanoseconds.","Convert the Duration to an integer number of seconds.","Convert the Duration to an integer number of seconds.","","","","","","Const try from duration, checking for divide-by-zero.","Const try from duration, checking for divide-by-zero.","Const try from rate, checking for divide-by-zero.","Const try from rate, checking for divide-by-zero.","","","","Const try into duration, checking for divide-by-zero.","Const try into duration, checking for divide-by-zero.","Const try into rate, checking for divide-by-zero.","Const try into rate, checking for divide-by-zero.","","",""],"i":[0,0,0,0,0,0,0,0,0,0,0,1,4,6,6,3,3,0,0,0,0,1,4,6,6,3,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,6,7,7,7,3,3,3,6,6,6,7,7,7,3,3,3,6,7,3,6,7,3,6,6,3,3,7,7,7,7,6,6,3,3,7,7,6,7,3,6,6,7,7,3,3,7,7,6,6,3,3,6,6,3,3,6,6,3,3,6,6,3,3,6,6,3,3,6,6,6,6,3,3,3,3,6,6,3,3,7,7,6,6,6,6,7,7,3,3,3,3,6,6,6,7,7,7,3,3,3,6,6,7,3,3,3,3,6,6,3,3,6,6,7,7,16,17,6,6,18,19,6,6,6,7,3,3,3,6,6,6,6,1,4,6,6,3,3,16,17,6,6,3,3,18,19,6,6,16,17,6,6,3,3,18,19,6,6,16,17,6,6,18,19,6,6,6,6,3,3,6,6,3,3,16,17,6,6,3,3,18,19,6,6,6,6,6,6,7,7,3,3,3,3,3,3,16,17,6,6,18,19,6,6,6,6,6,7,7,7,7,7,3,3,3,6,6,6,7,7,7,3,6,6,7,7,3,3,3,3,6,6,3,3,6,6,6,6,6,6,6,6,6,6,6,6,7,3,3,3,3,6,6,6,7,3,3,3,6,6,6,7,3],"f":[0,0,0,0,0,0,0,0,0,0,0,[1,[[3,[2]]]],[4,[[3,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[2,[[3,[2]]]],[5,[[3,[5]]]],0,0,0,0,[1,[[3,[2]]]],[4,[[3,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[5,[[3,[5]]]],[2,[[3,[2]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[6,[5]],[6,[2]]],-1,[]],[[[6,[2]],[6,[2]]],-1,[]],[[[6,[5]],[6,[5]]],-1,[]],[[[7,[5]],[6,[2]]],-1,[]],[[[7,[5]],[6,[5]]],-1,[]],[[[7,[2]],[6,[2]]],-1,[]],[[[3,[5]],[3,[2]]],-1,[]],[[[3,[5]],[3,[5]]],-1,[]],[[[3,[2]],[3,[2]]],-1,[]],[[[6,[5]],[6,[5]]],8],[[[6,[5]],[6,[2]]],8],[[[6,[2]],[6,[2]]],8],[[[7,[5]],[6,[2]]],8],[[[7,[2]],[6,[2]]],8],[[[7,[5]],[6,[5]]],8],[[[3,[5]],[3,[5]]],8],[[[3,[5]],[3,[2]]],8],[[[3,[2]],[3,[2]]],8],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[6,[5]],[6,[5]]],[[9,[[6,[5]]]]]],[[[6,[2]],[6,[2]]],[[9,[[6,[2]]]]]],[[[3,[5]],[3,[5]]],[[9,[[3,[5]]]]]],[[[3,[2]],[3,[2]]],[[9,[[3,[2]]]]]],[[[7,[5]],[6,[5]]],[[9,[[7,[5]]]]]],[[[7,[2]],[6,[2]]],[[9,[[7,[2]]]]]],[[[7,[2]],[7,[2]]],[[9,[[6,[2]]]]]],[[[7,[5]],[7,[5]]],[[9,[[6,[5]]]]]],[[[6,[2]],[6,[2]]],[[9,[[6,[2]]]]]],[[[6,[5]],[6,[5]]],[[9,[[6,[5]]]]]],[[[3,[2]],[3,[2]]],[[9,[[3,[2]]]]]],[[[3,[5]],[3,[5]]],[[9,[[3,[5]]]]]],[[[7,[5]],[6,[5]]],[[9,[[7,[5]]]]]],[[[7,[2]],[6,[2]]],[[9,[[7,[2]]]]]],[[[6,[-1]]],[[6,[-1]]],10],[[[7,[-1]]],[[7,[-1]]],10],[[[3,[-1]]],[[3,[-1]]],10],[[[6,[2]],[6,[2]]],11],[[[6,[5]],[6,[5]]],11],[[[7,[5]],[7,[5]]],11],[[[7,[2]],[7,[2]]],11],[[[3,[2]],[3,[2]]],11],[[[3,[5]],[3,[5]]],11],[[[7,[5]],[7,[5]]],11],[[[7,[2]],[7,[2]]],11],[[[6,[2]],[6,[2]]],12],[[[6,[5]],[6,[5]]],12],[[[3,[2]],[3,[2]]],12],[[[3,[5]],[3,[5]]],12],[[[6,[5]],[6,[5]]],[[9,[11]]]],[[[6,[2]],[6,[2]]],[[9,[11]]]],[[[3,[5]],[3,[5]]],[[9,[11]]]],[[[3,[2]],[3,[2]]],[[9,[11]]]],[[[6,[5]]],[[9,[[6,[5]]]]]],[[[6,[2]]],[[9,[[6,[2]]]]]],[[[3,[5]]],[[9,[[3,[5]]]]]],[[[3,[2]]],[[9,[[3,[2]]]]]],[[[6,[5]]],[[9,[[6,[5]]]]]],[[[6,[2]]],[[9,[[6,[2]]]]]],[[[3,[5]]],[[9,[[3,[5]]]]]],[[[3,[2]]],[[9,[[3,[2]]]]]],[[[6,[5]]],[[6,[5]]]],[[[6,[2]]],[[6,[2]]]],[[[3,[2]]],[[3,[2]]]],[[[3,[5]]],[[3,[5]]]],[[[6,[5]],[6,[5]]],-1,[]],[[[6,[5]],2],-1,[]],[[[6,[2]],2],-1,[]],[[[6,[2]],[6,[2]]],-1,[]],[[[3,[2]],[3,[2]]],-1,[]],[[[3,[2]],2],-1,[]],[[[3,[5]],[3,[5]]],-1,[]],[[[3,[5]],2],-1,[]],[[[6,[5]],2],8],[[[6,[2]],2],8],[[[3,[5]],2],8],[[[3,[2]],2],8],[[[7,[2]]],[[6,[2]]]],[[[7,[5]]],[[6,[5]]]],[[[6,[2]],[6,[5]]],12],[[[6,[5]],[6,[2]]],12],[[[6,[2]],[6,[2]]],12],[[[6,[5]],[6,[5]]],12],[[[7,[5]],[7,[5]]],12],[[[7,[2]],[7,[2]]],12],[[[3,[2]],[3,[5]]],12],[[[3,[5]],[3,[5]]],12],[[[3,[2]],[3,[2]]],12],[[[3,[5]],[3,[2]]],12],[[[6,[-1]],13],14,15],[[[6,[2]],13],14],[[[6,[5]],13],14],[[[7,[2]],13],14],[[[7,[5]],13],14],[[[7,[-1]],13],14,15],[[[3,[2]],13],14],[[[3,[-1]],13],14,15],[[[3,[5]],13],14],[[[6,[2]]],[[6,[5]]]],[-1,-1,[]],[-1,-1,[]],[[[3,[2]]],[[3,[5]]]],[-1,-1,[]],[[[6,[5]]],[[3,[5]]]],[[[6,[2]]],[[3,[2]]]],[[[3,[5]]],[[6,[5]]]],[[[3,[2]]],[[6,[2]]]],[5,[[3,[5]]]],[2,[[3,[2]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[5,[[7,[5]]]],[2,[[7,[2]]]],[16,[[6,[2]]]],[17,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[3,[5]]],[[6,[5]]]],[[[3,[2]]],[[6,[2]]]],[[[6,[5]]],[[3,[5]]]],[[[6,[2]]],[[3,[2]]]],[[[6,[5]]],12],[[[6,[2]]],12],[1,[[3,[2]]]],[4,[[3,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[5,[[3,[5]]]],[2,[[3,[2]]]],[16,[[6,[2]]]],[17,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[2,[[3,[2]]]],[5,[[3,[5]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[16,[[6,[2]]]],[17,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[5,[[3,[5]]]],[2,[[3,[2]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[16,[[6,[2]]]],[17,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[[[6,[5]],2],-1,[]],[[[6,[2]],2],-1,[]],[[[3,[2]],2],-1,[]],[[[3,[5]],2],-1,[]],[[[6,[2]],2],8],[[[6,[5]],2],8],[[[3,[2]],2],8],[[[3,[5]],2],8],[16,[[6,[2]]]],[17,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[2,[[3,[2]]]],[5,[[3,[5]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[[[6,[2]],[6,[5]]],[[9,[11]]]],[[[6,[2]],[6,[2]]],[[9,[11]]]],[[[6,[5]],[6,[2]]],[[9,[11]]]],[[[6,[5]],[6,[5]]],[[9,[11]]]],[[[7,[2]],[7,[2]]],[[9,[11]]]],[[[7,[5]],[7,[5]]],[[9,[11]]]],[[[3,[5]],[3,[5]]],[[9,[11]]]],[[[3,[2]],[3,[5]]],[[9,[11]]]],[[[3,[5]],[3,[2]]],[[9,[11]]]],[[[3,[2]],[3,[2]]],[[9,[11]]]],[[[3,[5]]],5],[[[3,[2]]],2],[16,[[6,[2]]]],[17,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[[[6,[5]],[6,[2]]],-1,[]],[[[6,[2]],[6,[2]]],-1,[]],[[[6,[5]],[6,[5]]],-1,[]],[[[7,[5]],[6,[2]]],-1,[]],[[[7,[2]],[6,[2]]],-1,[]],[[[7,[2]],[7,[2]]],-1,[]],[[[7,[5]],[6,[5]]],-1,[]],[[[7,[5]],[7,[5]]],-1,[]],[[[3,[5]],[3,[2]]],-1,[]],[[[3,[5]],[3,[5]]],-1,[]],[[[3,[2]],[3,[2]]],-1,[]],[[[6,[5]],[6,[2]]],8],[[[6,[2]],[6,[2]]],8],[[[6,[5]],[6,[5]]],8],[[[7,[5]],[6,[2]]],8],[[[7,[5]],[6,[5]]],8],[[[7,[2]],[6,[2]]],8],[[[3,[5]],[3,[2]]],8],[[[6,[5]]],5],[[[6,[2]]],2],[[[7,[2]]],2],[[[7,[5]]],5],[[[3,[5]]],5],[[[3,[2]]],2],[[[3,[2]]],2],[[[3,[5]]],5],[[[6,[5]]],5],[[[6,[2]]],2],[[[3,[5]]],5],[[[3,[2]]],2],[[[6,[2]]],2],[[[6,[5]]],5],[[[6,[2]]],2],[[[6,[5]]],5],[[[6,[5]]],5],[[[6,[2]]],2],[[[6,[2]]],2],[[[6,[5]]],5],[[[6,[5]]],5],[[[6,[2]]],2],[-1,[[20,[-2]]],[],[]],[[[6,[5]]],[[20,[[6,[2]],8]]]],[-1,[[20,[-2]]],[],[]],[-1,[[20,[-2]]],[],[]],[[[3,[5]]],[[20,[[3,[2]],8]]]],[[[6,[2]]],[[9,[[3,[2]]]]]],[[[6,[5]]],[[9,[[3,[5]]]]]],[[[3,[5]]],[[9,[[6,[5]]]]]],[[[3,[2]]],[[9,[[6,[2]]]]]],[-1,[[20,[-2]]],[],[]],[-1,[[20,[-2]]],[],[]],[-1,[[20,[-2]]],[],[]],[[[3,[2]]],[[9,[[6,[2]]]]]],[[[3,[5]]],[[9,[[6,[5]]]]]],[[[6,[5]]],[[9,[[3,[5]]]]]],[[[6,[2]]],[[9,[[3,[2]]]]]],[-1,21,[]],[-1,21,[]],[-1,21,[]]],"c":[],"p":[[10,"RateExtU32",0],[1,"u32"],[5,"Rate",0],[10,"RateExtU64",0],[1,"u64"],[5,"Duration",0],[5,"Instant",0],[1,"tuple"],[6,"Option",322],[10,"Clone",323],[6,"Ordering",324],[1,"bool"],[5,"Formatter",325],[8,"Result",325],[10,"Debug",325],[10,"ExtU32",0],[10,"ExtU64",0],[10,"ExtU32Ceil",0],[10,"ExtU64Ceil",0],[6,"Result",326],[5,"TypeId",327]],"b":[[13,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[14,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[15,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[16,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[23,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[24,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[25,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[26,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[57,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[58,"impl-Add-for-Duration%3Cu32,+NOM,+DENOM%3E"],[59,"impl-Add-for-Duration%3Cu64,+NOM,+DENOM%3E"],[60,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[61,"impl-Add%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[62,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[63,"impl-Add%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[64,"impl-Add-for-Rate%3Cu64,+NOM,+DENOM%3E"],[65,"impl-Add-for-Rate%3Cu32,+NOM,+DENOM%3E"],[66,"impl-AddAssign-for-Duration%3Cu64,+NOM,+DENOM%3E"],[67,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[68,"impl-AddAssign-for-Duration%3Cu32,+NOM,+DENOM%3E"],[69,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[70,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[71,"impl-AddAssign%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[72,"impl-AddAssign-for-Rate%3Cu64,+NOM,+DENOM%3E"],[73,"impl-AddAssign%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[74,"impl-AddAssign-for-Rate%3Cu32,+NOM,+DENOM%3E"],[81,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[82,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[83,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[84,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[85,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[86,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[87,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[88,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[89,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[90,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[91,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[92,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[93,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[94,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[98,"impl-Ord-for-Duration%3Cu32,+NOM,+DENOM%3E"],[99,"impl-Ord-for-Duration%3Cu64,+NOM,+DENOM%3E"],[100,"impl-Ord-for-Instant%3Cu64,+NOM,+DENOM%3E"],[101,"impl-Ord-for-Instant%3Cu32,+NOM,+DENOM%3E"],[102,"impl-Ord-for-Rate%3Cu32,+NOM,+DENOM%3E"],[103,"impl-Ord-for-Rate%3Cu64,+NOM,+DENOM%3E"],[104,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[105,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[106,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[107,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[108,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[109,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[110,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[111,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[112,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[113,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[114,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[115,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[116,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[117,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[118,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[119,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[120,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[121,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[122,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[123,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[124,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[125,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[126,"impl-Div%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[127,"impl-Div%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[128,"impl-Div%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[129,"impl-Div%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[130,"impl-Div%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[131,"impl-Div%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[132,"impl-Div%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[133,"impl-Div%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[134,"impl-DivAssign%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[135,"impl-DivAssign%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[136,"impl-DivAssign%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[137,"impl-DivAssign%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[138,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[139,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[140,"impl-PartialEq%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[141,"impl-PartialEq%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[142,"impl-PartialEq%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[143,"impl-PartialEq%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[144,"impl-PartialEq-for-Instant%3Cu64,+NOM,+DENOM%3E"],[145,"impl-PartialEq-for-Instant%3Cu32,+NOM,+DENOM%3E"],[146,"impl-PartialEq%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[147,"impl-PartialEq%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[148,"impl-PartialEq%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[149,"impl-PartialEq%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[150,"impl-Debug-for-Duration%3CT,+NOM,+DENOM%3E"],[151,"impl-Display-for-Duration%3Cu32,+NOM,+DENOM%3E"],[152,"impl-Display-for-Duration%3Cu64,+NOM,+DENOM%3E"],[153,"impl-Display-for-Instant%3Cu32,+NOM,+DENOM%3E"],[154,"impl-Display-for-Instant%3Cu64,+NOM,+DENOM%3E"],[155,"impl-Debug-for-Instant%3CT,+NOM,+DENOM%3E"],[156,"impl-Display-for-Rate%3Cu32,+NOM,+DENOM%3E"],[157,"impl-Debug-for-Rate%3CT,+NOM,+DENOM%3E"],[158,"impl-Display-for-Rate%3Cu64,+NOM,+DENOM%3E"],[164,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[165,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[166,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[167,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[168,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[169,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[170,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[171,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[172,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[173,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[176,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[177,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[180,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[181,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[185,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[186,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[187,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[188,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[189,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[190,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[193,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[194,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[195,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[196,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[199,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[200,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[201,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[202,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[205,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[206,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[209,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[210,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[211,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[212,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[215,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[216,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[219,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[220,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[223,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[224,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[225,"impl-Mul%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[226,"impl-Mul%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[227,"impl-Mul%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[228,"impl-Mul%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[229,"impl-MulAssign%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[230,"impl-MulAssign%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[231,"impl-MulAssign%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[232,"impl-MulAssign%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[235,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[236,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[237,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[238,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[241,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[242,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[243,"impl-PartialOrd%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[244,"impl-PartialOrd%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[245,"impl-PartialOrd%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[246,"impl-PartialOrd%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[247,"impl-PartialOrd-for-Instant%3Cu32,+NOM,+DENOM%3E"],[248,"impl-PartialOrd-for-Instant%3Cu64,+NOM,+DENOM%3E"],[249,"impl-PartialOrd%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[250,"impl-PartialOrd%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[251,"impl-PartialOrd%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[252,"impl-PartialOrd%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[253,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[254,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[257,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[258,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[261,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[262,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[263,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[264,"impl-Sub-for-Duration%3Cu32,+NOM,+DENOM%3E"],[265,"impl-Sub-for-Duration%3Cu64,+NOM,+DENOM%3E"],[266,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[267,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[268,"impl-Sub-for-Instant%3Cu32,+NOM,+DENOM%3E"],[269,"impl-Sub%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[270,"impl-Sub-for-Instant%3Cu64,+NOM,+DENOM%3E"],[271,"impl-Sub%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[272,"impl-Sub-for-Rate%3Cu64,+NOM,+DENOM%3E"],[273,"impl-Sub-for-Rate%3Cu32,+NOM,+DENOM%3E"],[274,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[275,"impl-SubAssign-for-Duration%3Cu32,+NOM,+DENOM%3E"],[276,"impl-SubAssign-for-Duration%3Cu64,+NOM,+DENOM%3E"],[277,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[278,"impl-SubAssign%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[279,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[281,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[282,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[283,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[284,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[285,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[286,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[287,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[288,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[289,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[290,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[291,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[292,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[293,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[294,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[295,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[296,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[297,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[298,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[299,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[300,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[301,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[302,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[308,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[309,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[310,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[311,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[315,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[316,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[317,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[318,"impl-Duration%3Cu32,+NOM,+DENOM%3E"]]}],\
["gcd",{"doc":"","t":"KHHHHHHHHHHHHHHHHHHHHHHHHMMM","n":["Gcd","binary_nonzero_u128","binary_nonzero_u16","binary_nonzero_u32","binary_nonzero_u64","binary_nonzero_u8","binary_nonzero_usize","binary_u128","binary_u16","binary_u32","binary_u64","binary_u8","binary_usize","euclid_nonzero_u128","euclid_nonzero_u16","euclid_nonzero_u32","euclid_nonzero_u64","euclid_nonzero_u8","euclid_nonzero_usize","euclid_u128","euclid_u16","euclid_u32","euclid_u64","euclid_u8","euclid_usize","gcd","gcd_binary","gcd_euclid"],"q":[[0,"gcd"],[28,"core::num::nonzero"],[29,"core::num::nonzero"]],"d":["","Const binary GCD implementation for <code>NonZeroU128</code>.","Const binary GCD implementation for <code>NonZeroU16</code>.","Const binary GCD implementation for <code>NonZeroU32</code>.","Const binary GCD implementation for <code>NonZeroU64</code>.","Const binary GCD implementation for <code>NonZeroU8</code>.","Const binary GCD implementation for <code>NonZeroUsize</code>.","Const binary GCD implementation for <code>u128</code>.","Const binary GCD implementation for <code>u16</code>.","Const binary GCD implementation for <code>u32</code>.","Const binary GCD implementation for <code>u64</code>.","Const binary GCD implementation for <code>u8</code>.","Const binary GCD implementation for <code>usize</code>.","Const euclid GCD implementation for <code>NonZeroU128</code>.","Const euclid GCD implementation for <code>NonZeroU16</code>.","Const euclid GCD implementation for <code>NonZeroU32</code>.","Const euclid GCD implementation for <code>NonZeroU64</code>.","Const euclid GCD implementation for <code>NonZeroU8</code>.","Const euclid GCD implementation for <code>NonZeroUsize</code>.","Const euclid GCD implementation for <code>u128</code>.","Const euclid GCD implementation for <code>u16</code>.","Const euclid GCD implementation for <code>u32</code>.","Const euclid GCD implementation for <code>u64</code>.","Const euclid GCD implementation for <code>u8</code>.","Const euclid GCD implementation for <code>usize</code>.","Determine greatest common divisor using <code>gcd_binary</code>.","Determine greatest common divisor using the Binary GCD …","Determine greatest common divisor using the Euclidean …"],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,13,13],"f":[0,[[1,1],1],[[2,2],2],[[3,3],3],[[4,4],4],[[5,5],5],[[6,6],6],[[7,7],7],[[8,8],8],[[9,9],9],[[10,10],10],[[11,11],11],[[12,12],12],[[1,1],1],[[2,2],2],[[3,3],3],[[4,4],4],[[5,5],5],[[6,6],6],[[7,7],7],[[8,8],8],[[9,9],9],[[10,10],10],[[11,11],11],[[12,12],12],[[13,13],13],[[13,13],13],[[13,13],13]],"c":[],"p":[[5,"NonZeroU128",28],[5,"NonZeroU16",28],[5,"NonZeroU32",28],[5,"NonZeroU64",28],[5,"NonZeroU8",28],[5,"NonZeroUsize",28],[1,"u128"],[1,"u16"],[1,"u32"],[1,"u64"],[1,"u8"],[1,"usize"],[10,"Gcd",0]],"b":[]}],\
["hash32",{"doc":"32-bit hashing machinery","t":"KFFKKRFNNNNNNMNNNNNNMNNNNNNMNNNNNNNNNNNNNNMNN","n":["BuildHasher","BuildHasherDefault","FnvHasher","Hash","Hasher","Hasher","Murmur3Hasher","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","build_hasher","build_hasher","clone","default","default","default","eq","finish","finish","finish","fmt","from","from","from","hash","hash_slice","into","into","into","new","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","write","write","write"],"q":[[0,"hash32"],[45,"core::default"],[46,"core::fmt"],[47,"core::fmt"],[48,"core::any"]],"d":["See <code>core::hash::BuildHasher</code> for details","See <code>core::hash::BuildHasherDefault</code> for details","32-bit Fowler-Noll-Vo hasher","See <code>core::hash::Hash</code> for details","See <code>core::hash::Hasher</code> for details","See <code>core::hash::BuildHasher::Hasher</code>","32-bit MurmurHash3 hasher","","","","","","","See <code>core::hash::BuildHasher.build_hasher</code>","","","","","","","See <code>core::hash::Hasher.finish</code>","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Feeds this value into the given <code>Hasher</code>.","Feeds a slice of this type into the given <code>Hasher</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","<code>const</code> constructor","","","","","","","","","","See <code>core::hash::Hasher.write</code>","",""],"i":[0,0,0,0,0,2,0,6,7,4,6,7,4,2,4,4,6,7,4,4,3,6,7,4,6,7,4,12,12,6,7,4,4,6,7,4,6,7,4,6,7,4,3,6,7],"f":[0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[2,[],[[1,[-1]]]]],-1,3],[[[4,[-1]]],-2,[5,3],[]],[[[4,[-1]]],[[4,[-1]]],[5,3]],[[],6],[[],7],[[],[[4,[-1]]],[5,3]],[[[4,[-1]],[4,[-1]]],8,[5,3]],[3,9],[6,9],[7,9],[[[4,[-1]],10],11,[5,3]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[12,-1],13,3],[[[14,[12]],-1],13,3],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[4,[-1]]],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,16,[]],[-1,16,[]],[-1,16,[]],[[3,[14,[17]]],13],[[6,[14,[17]]],13],[[7,[14,[17]]],13]],"c":[],"p":[[17,"Hasher"],[10,"BuildHasher",0],[10,"Hasher",0],[5,"BuildHasherDefault",0],[10,"Default",45],[5,"FnvHasher",0],[5,"Murmur3Hasher",0],[1,"bool"],[1,"u32"],[5,"Formatter",46],[8,"Result",46],[10,"Hash",0],[1,"tuple"],[1,"slice"],[6,"Result",47],[5,"TypeId",48],[1,"u8"]],"b":[]}],\
["heapless",{"doc":"<code>static</code> friendly data structures that don’t require …","t":"EEEFGIIFFFFPFFEFPFFNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFKGGFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNFGFFGNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNFRKNCNNNNNNNNNNNNNNNNNNNNNNNFFRKNNNNNNNNNNNNNNNNNNNNNNNNNFFKFFFFFFFKNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFFFFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["Arc","BinaryHeap","Bucket","Deque","Entry","FnvIndexMap","FnvIndexSet","HistoryBuffer","IndexMap","IndexSet","LinearMap","Occupied","OccupiedEntry","OldestOrdered","Pos","String","Vacant","VacantEntry","Vec","as_mut","as_mut","as_mut_ptr","as_mut_slices","as_mut_str","as_mut_vec","as_ptr","as_ref","as_ref","as_ref","as_ref","as_ref","as_slice","as_slice","as_slices","as_str","back","back_mut","binary_heap","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","capacity","capacity","capacity","capacity","capacity","capacity","capacity","clear","clear","clear","clear","clear","clear","clear","clear_with","clone","clone","clone","clone","clone","clone","clone","cmp","cmp","contains","contains_key","contains_key","default","default","default","default","default","default","default","deref","deref","deref","deref_mut","deref_mut","difference","drop","drop","drop","ends_with","entry","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","extend","extend","extend","extend","extend","extend","extend","extend","extend","extend_from_slice","extend_from_slice","first","first","first_mut","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from_iter","from_iter","from_iter","from_iter","from_iter","from_iter","from_iter","from_slice","from_str","front","front_mut","get","get","get","get_mut","get_mut","get_mut","hash","hash","hash","hash","index","index","index_mut","index_mut","insert","insert","insert","insert","insert","insert","intersection","into","into","into","into","into","into","into","into","into","into","into","into_array","into_bytes","into_iter","into_iter","into_iter","into_iter","into_iter","into_iter","into_iter","into_iter","into_iter","into_iter","into_iter","into_iter","into_key","into_mut","is_disjoint","is_empty","is_empty","is_empty","is_empty","is_empty","is_full","is_full","is_subset","is_superset","iter","iter","iter","iter","iter_mut","iter_mut","iter_mut","key","key","keys","keys","last","last","last_mut","len","len","len","len","len","mpmc","ne","ne","ne","new","new","new","new","new","new","new","new_with","next","oldest_ordered","partial_cmp","partial_cmp","pool","pop","pop","pop_back","pop_back_unchecked","pop_front","pop_front_unchecked","pop_unchecked","push","push","push_back","push_back_unchecked","push_front","push_front_unchecked","push_str","push_unchecked","recent","remove","remove","remove","remove","remove","remove_entry","resize","resize_default","retain","retain_mut","set_len","sorted_linked_list","spsc","starts_with","swap_remove","swap_remove","swap_remove_unchecked","symmetric_difference","truncate","truncate","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","union","values","values","values_mut","values_mut","write","write_char","write_str","write_str","BinaryHeap","Kind","Max","Min","PeekMut","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","capacity","clear","clone","default","deref","deref_mut","drop","fmt","from","from","from","from","into","into","into","into","into_iter","into_vec","is_empty","iter","iter_mut","len","new","peek","peek_mut","pop","pop","pop_unchecked","push","push_unchecked","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","MpMcQueue","Q16","Q2","Q32","Q4","Q64","Q8","borrow","borrow_mut","default","dequeue","enqueue","from","into","new","try_from","try_into","type_id","Box","Init","Node","Pool","Uninit","alloc","as_mut","as_ref","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cmp","deref","deref_mut","eq","fmt","fmt","free","from","from","from","from","from","grow","grow_exact","hash","init","into","into","into","into","into","new","partial_cmp","singleton","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","Box","Data","Pool","alloc","arc","as_mut","as_ref","borrow","borrow_mut","cmp","deref","deref_mut","drop","eq","fmt","fmt","forget","freeze","from","grow","grow_exact","hash","init","into","partial_cmp","try_from","try_into","type_id","Arc","ArcInner","Data","Pool","as_ref","borrow","borrow","borrow_mut","borrow_mut","clone","cmp","deref","drop","eq","fmt","fmt","from","from","hash","into","into","new","partial_cmp","try_from","try_from","try_into","try_into","type_id","type_id","FindMut","Iter","Kind","LinkedIndexU16","LinkedIndexU8","LinkedIndexUsize","Max","Min","Node","SortedLinkedList","SortedLinkedListIndex","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","cmp","cmp","cmp","deref","deref_mut","drop","drop","eq","eq","eq","find_mut","finish","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","into","into","into","into","into","into","into","into","into","into_iter","is_empty","is_full","iter","new_u16","new_u8","new_usize","next","partial_cmp","partial_cmp","partial_cmp","peek","pop","pop","pop_unchecked","push","push_unchecked","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","Consumer","Iter","IterMut","Producer","Queue","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","capacity","capacity","capacity","clone","clone","default","dequeue","dequeue","dequeue_unchecked","dequeue_unchecked","drop","enqueue","enqueue","enqueue_unchecked","enqueue_unchecked","eq","fmt","from","from","from","from","from","hash","hash","into","into","into","into","into","into_iter","into_iter","into_iter","into_iter","is_empty","is_full","iter","iter_mut","len","len","len","new","next","next","next_back","next_back","peek","peek","ready","ready","split","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id"],"q":[[0,"heapless"],[343,"heapless::binary_heap"],[398,"heapless::mpmc"],[416,"heapless::pool"],[473,"heapless::pool::singleton"],[501,"heapless::pool::singleton::arc"],[530,"heapless::sorted_linked_list"],[640,"heapless::spsc"],[720,"core::option"],[721,"core::cmp"],[722,"hash32"],[723,"hash32"],[724,"core::clone"],[725,"core::cmp"],[726,"core::default"],[727,"core::cmp"],[728,"core::result"],[729,"core::fmt"],[730,"core::fmt"],[731,"core::hash"],[732,"hash32"],[733,"core::any"],[734,"core::fmt"],[735,"core::slice::iter"],[736,"core::convert"]],"d":["","","","A fixed capacity double-ended queue.","A view into an entry in the map","A <code>heapless::IndexMap</code> using the default FNV hasher","A <code>heapless::IndexSet</code> using the default FNV hasher. A list …","A “history buffer”, similar to a write-only ring …","Fixed capacity <code>IndexMap</code>","Fixed capacity <code>IndexSet</code>.","A fixed capacity map / dictionary that performs lookups …","The entry corresponding to the key <code>K</code> exists in the map","An occupied entry which can be manipulated","An iterator on the underlying buffer ordered from oldest …","","A fixed capacity <code>String</code>","The entry corresponding to the key <code>K</code> does not exist in the …","A view into an empty slot in the underlying map","A fixed capacity <code>Vec</code>","","","Returns a raw pointer to the vector’s buffer, which may …","Returns a pair of mutable slices which contain, in order, …","Converts a <code>String</code> into a mutable string slice.","Returns a mutable reference to the contents of this <code>String</code>.","Returns a raw pointer to the vector’s buffer.","","","","","","Returns the array slice backing the buffer, without …","Extracts a slice containing the entire vector.","Returns a pair of slices which contain, in order, the …","Extracts a string slice containing the entire string.","Provides a reference to the back element, or None if the …","Provides a mutable reference to the back element, or None …","A priority queue implemented with a binary heap.","","","","","","","","","","","","","","","","","","","","","","","Returns the maximum number of elements the deque can hold.","Returns the capacity of the buffer, which is the length of …","Returns the number of elements the map can hold","Returns the number of elements the set can hold","Returns the number of elements that the map can hold","Returns the maximum number of elements the String can hold","Returns the maximum number of elements the vector can hold.","Clears the deque, removing all values.","Clears the buffer, replacing every element with the …","Remove all key-value pairs in the map, while preserving …","Clears the set, removing all values.","Clears the map, removing all key-value pairs","Truncates this <code>String</code>, removing all contents.","Clears the vector, removing all values.","Clears the buffer, replacing every element with the given …","","","","","","","","","","Returns <code>true</code> if the set contains a value.","Returns true if the map contains a value for the specified …","Returns true if the map contains a value for the specified …","","","","","","","","","","","","","Visits the values representing the difference, i.e. the …","","","","Returns <code>true</code> if <code>needle</code> is a suffix of the Vec.","Returns an entry for the corresponding key","","","","","","","","","","","","","","","","","","","Extends the vec from an iterator.","","","Clones and writes all elements in a slice to the buffer.","Clones and appends all elements in a slice to the <code>Vec</code>.","Get the first key-value pair","Get the first value","Get the first key-value pair, with mutable access to the …","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","","","","","","Returns the argument unchanged.","","","Returns the argument unchanged.","Returns the argument unchanged.","","","","","","","","Constructs a new vector with a fixed capacity of <code>N</code> and …","","Provides a reference to the front element, or None if the …","Provides a mutable reference to the front element, or None …","Gets a reference to the value associated with this entry","Returns a reference to the value corresponding to the key.","Returns a reference to the value corresponding to the key","Gets a mutable reference to the value associated with this …","Returns a mutable reference to the value corresponding to …","Returns a mutable reference to the value corresponding to …","","","","","","","","","Overwrites the underlying map’s value with this entry’…","Inserts this entry into to underlying map, yields a …","Inserts a key-value pair into the map.","Adds a value to the set.","Inserts a key-value pair into the map.","Inserts an element at position <code>index</code> within the vector, …","Visits the values representing the intersection, i.e. the …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Returns the contents of the vector as an array of length <code>M</code> …","Converts a <code>String</code> into a byte vector.","","","","","","","","","","","","","Consumes this entry to yield to key associated with it","Consumes this entry and yields a reference to the …","Returns <code>true</code> if <code>self</code> has no elements in common with <code>other</code>. …","Returns whether the deque is empty.","Returns true if the map contains no elements.","Returns <code>true</code> if the set contains no elements.","Returns true if the map contains no elements","Returns true if the vec is empty","Returns whether the deque is full (i.e. if …","Returns true if the vec is full","Returns <code>true</code> if the set is a subset of another, i.e. <code>other</code> …","Examples","Returns an iterator over the deque.","Return an iterator over the key-value pairs of the map, in …","Return an iterator over the values of the set, in their …","An iterator visiting all key-value pairs in arbitrary …","Returns an iterator that allows modifying each value.","Return an iterator over the key-value pairs of the map, in …","An iterator visiting all key-value pairs in arbitrary …","Gets a reference to the key that this entity corresponds to","Get the key associated with this entry","Return an iterator over the keys of the map, in their order","An iterator visiting all keys in arbitrary order","Get the last key-value pair","Get the last value","Get the last key-value pair, with mutable access to the …","Returns the number of elements currently in the deque.","Returns the current fill level of the buffer.","Return the number of key-value pairs in the map.","Returns the number of elements in the set.","Returns the number of elements in this map","A fixed capacity Multiple-Producer Multiple-Consumer …","","","","Constructs a new, empty deque with a fixed capacity of <code>N</code>","Constructs a new history buffer.","Creates an empty <code>IndexMap</code>.","Creates an empty <code>IndexSet</code>","Creates an empty <code>LinearMap</code>","Constructs a new, empty <code>String</code> with a fixed capacity of <code>N</code> …","Constructs a new, empty vector with a fixed capacity of <code>N</code>","Constructs a new history buffer, where every element is …","","Returns an iterator for iterating over the buffer from …","","","A heap-less, interrupt-safe, lock-free memory pool (*)","Removes the last character from the string buffer and …","Removes the last element from a vector and returns it, or …","Removes the item from the back of the deque and returns …","Removes an item from the back of the deque and returns it, …","Removes the item from the front of the deque and returns …","Removes an item from the front of the deque and returns …","Removes the last element from a vector and returns it","Appends the given <code>char</code> to the end of this <code>String</code>.","Appends an <code>item</code> to the back of the collection","Appends an <code>item</code> to the back of the deque","Appends an <code>item</code> to the back of the deque","Appends an <code>item</code> to the front of the deque","Appends an <code>item</code> to the front of the deque","Appends a given string slice onto the end of this <code>String</code>.","Appends an <code>item</code> to the back of the collection","Returns a reference to the most recently written value.","Removes this entry from the map and yields its value","Same as <code>swap_remove</code>","Removes a value from the set. Returns <code>true</code> if the value …","Removes a key from the map, returning the value at the key …","Removes and returns the element at position <code>index</code> within …","Removes this entry from the map and yields its …","Resizes the Vec in-place so that len is equal to new_len.","Resizes the <code>Vec</code> in-place so that <code>len</code> is equal to <code>new_len</code>.","Retains only the elements specified by the predicate.","Retains only the elements specified by the predicate, …","Forces the length of the vector to <code>new_len</code>.","A fixed sorted priority linked list, similar to <code>BinaryHeap</code> …","Fixed capacity Single Producer Single Consumer (SPSC) queue","Returns <code>true</code> if <code>needle</code> is a prefix of the Vec.","Remove the key-value pair equivalent to <code>key</code> and return its …","Removes an element from the vector and returns it.","Removes an element from the vector and returns it.","Visits the values representing the symmetric difference, …","Shortens this <code>String</code> to the specified length.","Shortens the vector, keeping the first <code>len</code> elements and …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Visits the values representing the union, i.e. all the …","Return an iterator over the values of the map, in their …","An iterator visiting all values in arbitrary order","Return an iterator over mutable references to the the …","An iterator visiting all values mutably in arbitrary order","Writes an element to the buffer, overwriting the oldest …","","","","A priority queue implemented with a binary heap.","The binary heap kind: min-heap or max-heap","Max-heap","Min-heap","Structure wrapping a mutable reference to the greatest …","","","","","","","","","Returns the capacity of the binary heap.","Drops all items from the binary heap.","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Returns the underlying <code>Vec&lt;T,N&gt;</code>. Order is arbitrary and …","Checks if the binary heap is empty.","Returns an iterator visiting all values in the underlying …","Returns a mutable iterator visiting all values in the …","Returns the length of the binary heap.","Creates an empty BinaryHeap as a $K-heap.","Returns the <em>top</em> (greatest if max-heap, smallest if …","Returns a mutable reference to the greatest item in the …","Removes the <em>top</em> (greatest if max-heap, smallest if …","Removes the peeked value from the heap and returns it.","Removes the <em>top</em> (greatest if max-heap, smallest if …","Pushes an item onto the binary heap.","Pushes an item onto the binary heap without first checking …","","","","","","","","","","","","","MPMC queue with a capacity for N elements N must be a …","MPMC queue with a capability for 16 elements.","MPMC queue with a capability for 2 elements.","MPMC queue with a capability for 32 elements.","MPMC queue with a capability for 4 elements.","MPMC queue with a capability for 64 elements.","MPMC queue with a capability for 8 elements.","","","","Returns the item in the front of the queue, or <code>None</code> if the …","Adds an <code>item</code> to the end of the queue","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Creates an empty queue","","","","A memory block","Initialized type state","Unfortunate implementation detail required to use the …","A lock-free memory pool","Uninitialized type state","Claims a memory block from the pool","","","","","","","","","","","","","","","","","","","Returns a memory block to the pool","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Increases the capacity of the pool","Increases the capacity of the pool","","Initializes this memory block","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Creates a new empty pool","","<code>Pool</code> as a global singleton","","","","","","","","","","","","","","","","A memory block that belongs to the global memory pool, <code>POOL</code>","The type of data that can be allocated on this pool","A global singleton memory pool","Claims a memory block from the pool","Like <code>std::sync::Arc</code> but backed by a memory <code>Pool</code> rather …","","","","","","","","","","","","Forgets the contents of this memory block without running …","(DO NOT USE, SEE DEPRECATION) Freezes the contents of this …","Returns the argument unchanged.","Increases the capacity of the pool","Increases the capacity of the pool","","Initializes this memory block","Calls <code>U::from(self)</code>.","","","","","<code>std::sync::Arc</code> but backed by a memory <code>Pool</code> rather than …","Unfortunate implementation detail required to use the …","The data behind the Arc pointer","Pool of Arc pointers","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Constructs a new <code>Arc</code>","","","","","","","","Comes from <code>SortedLinkedList::find_mut</code>.","Iterator for the linked list.","The linked list kind: min-list or max-list","Index for the <code>SortedLinkedList</code> with specific backing …","Index for the <code>SortedLinkedList</code> with specific backing …","Index for the <code>SortedLinkedList</code> with specific backing …","Marker for Max sorted <code>SortedLinkedList</code>.","Marker for Min sorted <code>SortedLinkedList</code>.","A node in the <code>SortedLinkedList</code>.","The linked list.","Trait for defining an index for the linked list, never …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Find an element in the list that can be changed and …","This will resort the element into the correct position in …","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Checks if the linked list is empty.","Checks if the linked list is full.","Get an iterator over the sorted list.","Create a new linked list.","Create a new linked list.","Create a new linked list.","","","","","Peek at the first element.","Pops the first element in the list.","This will pop the element from the list.","Pop an element from the list without checking so the list …","Pushes an element to the linked list and sorts it into …","Pushes a value onto the list without checking if the list …","","","","","","","","","","","","","","","","","","","","","","","","","","","","A queue “consumer”; it can dequeue items from the queue","An iterator over the items of a queue","A mutable iterator over the items of a queue","A queue “producer”; it can enqueue items into the queue","A statically allocated single producer single consumer …","","","","","","","","","","","Returns the maximum number of elements the queue can hold","Returns the maximum number of elements the queue can hold","Returns the maximum number of elements the queue can hold","","","","Returns the item in the front of the queue, or <code>None</code> if the …","Returns the item in the front of the queue, or <code>None</code> if the …","Returns the item in the front of the queue, without …","Returns the item in the front of the queue, without …","","Adds an <code>item</code> to the end of the queue","Adds an <code>item</code> to the end of the queue, returns back the <code>item</code>…","Adds an <code>item</code> to the end of the queue, without checking if …","Adds an <code>item</code> to the end of the queue, without checking if …","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","Returns <code>true</code> if the queue is empty","Returns <code>true</code> if the queue is full","Iterates from the front of the queue to the back","Returns an iterator that allows modifying each value","Returns the number of elements in the queue","Returns the number of elements in the queue","Returns the number of elements in the queue","Creates an empty queue with a fixed capacity of <code>N - 1</code>","","","","","Returns a reference to the item in the front of the queue …","Returns the item in the front of the queue without …","Returns if there are any items to dequeue. When this …","Returns if there is any space to enqueue a new item. When …","Splits a queue into producer and consumer endpoints","","","","","","","","","","","","","","",""],"i":[0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,27,0,0,1,1,1,3,5,5,1,8,5,5,1,1,8,1,3,5,3,3,0,3,8,27,43,47,11,15,16,5,1,19,3,8,27,43,47,11,15,16,5,1,19,3,8,11,15,16,5,1,3,8,11,15,16,5,1,8,3,11,15,16,5,1,19,5,1,15,11,16,3,8,11,15,16,5,1,8,5,1,5,1,15,3,8,1,1,11,11,15,16,5,5,5,1,1,1,1,1,1,8,8,11,11,15,15,1,1,1,8,1,11,15,11,3,8,11,15,16,5,5,1,3,8,27,43,47,11,15,16,5,5,5,5,5,5,5,5,5,5,1,19,11,15,16,5,5,5,1,1,5,3,3,43,11,16,43,11,16,5,5,1,1,11,16,11,16,43,47,11,15,16,1,15,3,8,27,43,47,11,15,16,5,1,19,1,5,3,3,3,11,11,11,15,16,1,1,1,19,47,43,15,3,11,15,16,1,3,1,15,15,3,11,15,16,3,11,16,43,47,11,16,11,15,11,3,8,11,15,16,0,5,5,5,3,8,11,15,16,5,1,8,19,8,5,1,0,5,1,3,3,3,3,1,5,1,3,3,3,3,5,1,8,43,11,15,16,1,43,1,1,1,1,1,0,0,1,11,1,1,15,5,1,3,8,27,43,47,11,15,16,5,1,1,19,3,8,27,43,47,11,15,16,5,1,19,3,8,27,43,47,11,15,16,5,1,19,15,11,16,11,16,8,5,5,1,0,0,0,0,0,88,89,55,57,88,89,55,57,55,55,55,55,57,57,57,55,88,89,55,57,88,89,55,57,55,55,55,55,55,55,55,55,55,55,57,55,55,55,88,89,55,57,88,89,55,57,88,89,55,57,0,0,0,0,0,0,0,60,60,60,60,60,60,60,60,60,60,60,0,0,0,0,0,61,63,63,68,61,63,62,69,68,61,63,62,69,63,63,63,63,63,63,61,68,61,63,62,69,61,61,63,63,68,61,63,62,69,61,63,0,68,61,63,62,69,68,61,63,62,69,68,61,63,62,69,0,71,0,71,0,72,72,72,72,72,72,72,72,72,72,72,72,72,72,71,71,72,72,72,72,72,72,72,0,0,74,0,73,73,90,73,90,73,73,73,73,73,73,73,73,90,73,73,90,73,73,73,90,73,90,73,90,0,0,0,0,0,0,0,0,0,0,0,91,92,93,81,82,78,75,76,77,91,92,93,81,82,78,75,76,77,75,76,77,75,76,77,78,78,81,78,75,76,77,81,78,81,75,76,77,91,92,93,81,82,78,75,76,77,91,92,93,81,82,78,75,76,77,82,81,81,81,81,81,81,82,75,76,77,81,81,78,81,81,81,91,92,93,81,82,78,75,76,77,91,92,93,81,82,78,75,76,77,91,92,93,81,82,78,75,76,77,0,0,0,0,0,83,86,87,84,85,83,86,87,84,85,83,84,85,83,86,83,83,84,83,84,83,83,85,83,85,83,83,83,86,87,84,85,83,83,83,86,87,84,85,83,83,86,87,83,83,83,83,83,84,85,83,86,87,86,87,83,84,84,85,83,83,86,87,84,85,83,86,87,84,85,83,86,87,84,85],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[1,[-1]]],[[2,[-1]]],[]],[[[1,[-1]]],[[1,[-1]]],[]],[[[1,[-1]]],[],[]],[[[3,[-1]]],[[4,[[2,[-1]],[2,[-1]]]]],[]],[5,6],[5,[[1,[7]]]],[[[1,[-1]]],[],[]],[[[8,[-1]]],[[2,[-1]]],[]],[5,6],[5,[[2,[7]]]],[[[1,[-1]]],[[2,[-1]]],[]],[[[1,[-1]]],[[1,[-1]]],[]],[[[8,[-1]]],[[2,[-1]]],[]],[[[1,[-1]]],[[2,[-1]]],[]],[[[3,[-1]]],[[4,[[2,[-1]],[2,[-1]]]]],[]],[5,6],[[[3,[-1]]],[[9,[-1]]],[]],[[[3,[-1]]],[[9,[-1]]],[]],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[3,[-1]]],10,[]],[[[8,[-1]]],10,[]],[[[11,[-1,-2,-3]]],10,[12,13],[],14],[[[15,[-1,-2]]],10,[12,13],14],[[[16,[-1,-2]]],10,12,[]],[5,10],[[[1,[-1]]],10,[]],[[[3,[-1]]],4,[]],[[[8,[-1]]],4,[]],[[[11,[-1,-2,-3]]],4,[12,13],[],14],[[[15,[-1,-2]]],4,[12,13],14],[[[16,[-1,-2]]],4,12,[]],[5,4],[[[1,[-1]]],4,[]],[[[8,[-1]],-1],4,[17,18]],[[[3,[-1]]],[[3,[-1]]],18],[[[11,[-1,-2,-3]]],[[11,[-1,-2,-3]]],[12,13,18],18,18],[[[15,[-1,-2]]],[[15,[-1,-2]]],[12,13,18],18],[[[16,[-1,-2]]],[[16,[-1,-2]]],[12,18],18],[5,5],[[[1,[-1]]],[[1,[-1]]],18],[[[19,[-1]]],[[19,[-1]]],18],[[5,5],20],[[[1,[-1]],[1,[-1]]],20,21],[[[15,[-2,-3]],-1],22,[23,12,13],[[24,[-1]],12,13],14],[[[11,[-2,-3,-4]],-1],22,[23,12,13],[[24,[-1]],12,13],[],14],[[[16,[-1,-2]],-1],22,12,[]],[[],[[3,[-1]]],[]],[[],[[8,[-1]]],[]],[[],[[11,[-1,-2,-3]]],[12,13],[],[14,25]],[[],[[15,[-1,-2]]],[12,13],[14,25]],[[],[[16,[-1,-2]]],12,[]],[[],5],[[],[[1,[-1]]],[]],[[[8,[-1]]],[[2,[-1]]],[]],[5,6],[[[1,[-1]]],[[2,[-1]]],[]],[5,6],[[[1,[-1]]],[[2,[-1]]],[]],[[[15,[-1,-2]],[15,[-1,-3]]],[[0,[-1,-3]]],[12,13],14,14],[[[3,[-1]]],4,[]],[[[8,[-1]]],4,[]],[[[1,[-1]]],4,[]],[[[1,[-1]],[2,[-1]]],22,26],[[[11,[-1,-2,-3]],-1],[[27,[-1,-2]]],[12,13],[],14],[[[11,[-1,-2,-3]],[11,[-1,-2,-4]]],22,[12,13],12,14,14],[[[15,[-1,-2]],[15,[-1,-3]]],22,[12,13],14,14],[[[16,[-1,-2]],[16,[-1,-2]]],22,12,26],[[5,6],22],[[5,5],22],[[5,6],22],[[[1,[-2]],[2,[-1]]],22,[],[[26,[-1]]]],[[[1,[-2]],[2,[-1]]],22,[],[[26,[-1]]]],[[[1,[-2]],[1,[-1]]],22,[],[[26,[-1]]]],[[[1,[-2]],[2,[-1]]],22,[],[[26,[-1]]]],[[[1,[-2]],[28,[-1]]],22,[],[[26,[-1]]]],[[[1,[-2]],[28,[-1]]],22,[],[[26,[-1]]]],[[[8,[-1]],-2],4,[],[[30,[],[[29,[-1]]]]]],[[[8,[-1]],-2],4,18,[[30,[],[[29,[-1]]]]]],[[[11,[-1,-2,-3]],-4],4,[12,13,17],17,14,[[30,[],[[29,[[4,[-1,-2]]]]]]]],[[[11,[-1,-2,-3]],-4],4,[12,13],[],14,[[30,[],[[29,[[4,[-1,-2]]]]]]]],[[[15,[-1,-2]],-3],4,[12,13,17],14,[[30,[],[[29,[-1]]]]]],[[[15,[-1,-2]],-3],4,[12,13],14,[[30,[],[[29,[-1]]]]]],[[[1,[-1]],-2],4,[],[[30,[],[[29,[-1]]]]]],[[[1,[-1]],-2],4,17,[[30,[],[[29,[-1]]]]]],[[[1,[-1]],-2],4,[],[[30,[],[[29,[-1]]]]]],[[[8,[-1]],[2,[-1]]],4,18],[[[1,[-1]],[2,[-1]]],[[31,[4,4]]],18],[[[11,[-1,-2,-3]]],[[9,[[4,[-1,-2]]]]],[12,13],[],14],[[[15,[-1,-2]]],[[9,[-1]]],[12,13],14],[[[11,[-1,-2,-3]]],[[9,[[4,[-1,-2]]]]],[12,13],[],14],[[[3,[-1]],32],33,34],[[[8,[-1]],32],33,34],[[[11,[-1,-2,-3]],32],33,[12,13,34],34,14],[[[15,[-1,-2]],32],33,[12,13,34],14],[[[16,[-1,-2]],32],33,[12,34],34],[[5,32],33],[[5,32],33],[[[1,[-1]],32],33,34],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[35,5],[36,5],[37,5],[38,5],[6,5],[39,5],[40,5],[-1,-1,[]],[41,5],[7,5],[-1,-1,[]],[-1,-1,[]],[-3,[[11,[-1,-2,-4]]],[12,13],[],[[30,[],[[29,[[4,[-1,-2]]]]]]],[14,25]],[-2,[[15,[-1,-3]]],[12,13],[[30,[],[[29,[-1]]]]],[14,25]],[-3,[[16,[-1,-2]]],12,[],[[30,[],[[29,[[4,[-1,-2]]]]]]]],[-1,5,[[30,[],[[29,[42]]]]]],[-1,5,[[30,[],[[29,[42]]]]]],[-1,5,[[30,[],[[29,[6]]]]]],[-2,[[1,[-1]]],[],[[30,[],[[29,[-1]]]]]],[[[2,[-1]]],[[31,[[1,[-1]],4]]],18],[6,[[31,[5,-1]]],[]],[[[3,[-1]]],[[9,[-1]]],[]],[[[3,[-1]]],[[9,[-1]]],[]],[[[43,[-1,-2]]],-2,[12,13],[]],[[[11,[-2,-3,-4]],-1],[[9,[-3]]],[23,13,12],[[24,[-1]],12,13],[],14],[[[16,[-2,-3]],-1],[[9,[-3]]],[12,23],[[24,[-1]],12],[]],[[[43,[-1,-2]]],-2,[12,13],[]],[[[11,[-2,-3,-4]],-1],[[9,[-3]]],[23,13,12],[[24,[-1]],12,13],[],14],[[[16,[-2,-3]],-1],[[9,[-3]]],[12,23],[[24,[-1]],12],[]],[[5,-1],4,44],[[5,-1],4,45],[[[1,[-1]],-2],4,13,44],[[[1,[-1]],-2],4,46,45],[[[11,[-2,-3,-4]],-1],-3,[23,12,13],[12,13,[24,[-1]]],[],14],[[[16,[-2,-3]],-1],-3,[12,23],[[24,[-1]],12],[]],[[[11,[-2,-3,-4]],-1],-3,[23,12,13],[12,13,[24,[-1]]],[],14],[[[16,[-2,-3]],-1],-3,[12,23],[[24,[-1]],12],[]],[[[43,[-1,-2]],-2],-2,[12,13],[]],[[[47,[-1,-2]],-2],[[31,[-2,-2]]],[12,13],[]],[[[11,[-1,-2,-3]],-1,-2],[[31,[[9,[-2]],[4,[-1,-2]]]]],[12,13],[],14],[[[15,[-1,-2]],-1],[[31,[22,-1]]],[12,13],14],[[[16,[-1,-2]],-1,-2],[[31,[[9,[-2]],[4,[-1,-2]]]]],12,[]],[[[1,[-1]],10,-1],[[31,[4,-1]]],[]],[[[15,[-1,-2]],[15,[-1,-3]]],[[0,[-1,-3]]],[12,13],14,14],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],[[31,[[28,[-1]],[1,[-1]]]]],[]],[5,[[1,[7]]]],[[[3,[-1]]],-2,[],[]],[[[3,[-1]]],-2,[],[]],[[[3,[-1]]],-2,[],[]],[[[11,[-1,-2,-3]]],-4,[12,13],[],14,[]],[[[11,[-1,-2,-3]]],-4,[12,13],[],14,[]],[[[11,[-1,-2,-3]]],-4,[12,13],[],14,[]],[[[15,[-1,-2]]],-3,[12,13],14,[]],[[[16,[-1,-2]]],-3,12,[],[]],[[[1,[-1]]],-2,[],[]],[[[1,[-1]]],-2,[],[]],[[[1,[-1]]],-2,[],[]],[-1,-2,[],[]],[[[47,[-1,-2]]],-1,[12,13],[]],[[[43,[-1,-2]]],-2,[12,13],[]],[[[15,[-1,-2]],[15,[-1,-3]]],22,[12,13],14,14],[[[3,[-1]]],22,[]],[[[11,[-1,-2,-3]]],22,[12,13],[],14],[[[15,[-1,-2]]],22,[12,13],14],[[[16,[-1,-2]]],22,12,[]],[[[1,[-1]]],22,[]],[[[3,[-1]]],22,[]],[[[1,[-1]]],22,[]],[[[15,[-1,-2]],[15,[-1,-3]]],22,[12,13],14,14],[[[15,[-1,-2]],[15,[-1,-3]]],22,[12,13],14,14],[[[3,[-1]]],[[0,[-1]]],[]],[[[11,[-1,-2,-3]]],[[0,[-1,-2]]],[12,13],[],14],[[[15,[-1,-2]]],[[0,[-1]]],[12,13],14],[[[16,[-1,-2]]],[[0,[-1,-2]]],12,[]],[[[3,[-1]]],[[0,[-1]]],[]],[[[11,[-1,-2,-3]]],[[0,[-1,-2]]],[12,13],[],14],[[[16,[-1,-2]]],[[0,[-1,-2]]],12,[]],[[[43,[-1,-2]]],-1,[12,13],[]],[[[47,[-1,-2]]],-1,[12,13],[]],[[[11,[-1,-2,-3]]],[[0,[[48,[],[[29,[-1]]]]]]],[12,13],[],14],[[[16,[-1,-2]]],[[0,[[48,[],[[29,[-1]]]]]]],12,[]],[[[11,[-1,-2,-3]]],[[9,[[4,[-1,-2]]]]],[12,13],[],14],[[[15,[-1,-2]]],[[9,[-1]]],[12,13],14],[[[11,[-1,-2,-3]]],[[9,[[4,[-1,-2]]]]],[12,13],[],14],[[[3,[-1]]],10,[]],[[[8,[-1]]],10,[]],[[[11,[-1,-2,-3]]],10,[12,13],[],14],[[[15,[-1,-2]]],10,[12,13],14],[[[16,[-1,-2]]],10,12,[]],0,[[5,6],22],[[5,5],22],[[5,6],22],[[],[[3,[-1]]],[]],[[],[[8,[-1]]],[]],[[],[[11,[-1,-2,[49,[-3]]]]],[],[],[]],[[],[[15,[-1,[49,[-2]]]]],[],[]],[[],[[16,[-1,-2]]],[],[]],[[],5],[[],[[1,[-1]]],[]],[-1,[[8,[-1]]],[17,18]],[[[19,[-1]]],[[9,[-1]]],[]],[[[8,[-1]]],[[19,[-1]]],[]],[[5,5],[[9,[20]]]],[[[1,[-1]],[1,[-1]]],[[9,[20]]],50],0,[5,[[9,[42]]]],[[[1,[-1]]],[[9,[-1]]],[]],[[[3,[-1]]],[[9,[-1]]],[]],[[[3,[-1]]],-1,[]],[[[3,[-1]]],[[9,[-1]]],[]],[[[3,[-1]]],-1,[]],[[[1,[-1]]],-1,[]],[[5,42],[[31,[4,4]]]],[[[1,[-1]],-1],[[31,[4,-1]]],[]],[[[3,[-1]],-1],[[31,[4,-1]]],[]],[[[3,[-1]],-1],4,[]],[[[3,[-1]],-1],[[31,[4,-1]]],[]],[[[3,[-1]],-1],4,[]],[[5,6],[[31,[4,4]]]],[[[1,[-1]],-1],4,[]],[[[8,[-1]]],[[9,[-1]]],[]],[[[43,[-1,-2]]],-2,[12,13],[]],[[[11,[-2,-3,-4]],-1],[[9,[-3]]],[23,13,12],[[24,[-1]],12,13],[],14],[[[15,[-2,-3]],-1],22,[23,12,13],[[24,[-1]],12,13],14],[[[16,[-2,-3]],-1],[[9,[-3]]],[12,23],[[24,[-1]],12],[]],[[[1,[-1]],10],-1,[]],[[[43,[-1,-2]]],[[4,[-1,-2]]],[12,13],[]],[[[1,[-1]],10,-1],[[31,[4,4]]],18],[[[1,[-1]],10],[[31,[4,4]]],[18,25]],[[[1,[-1]],-2],4,[],[[52,[-1],[[51,[22]]]]]],[[[1,[-1]],-2],4,[],[[52,[-1],[[51,[22]]]]]],[[[1,[-1]],10],4,[]],0,0,[[[1,[-1]],[2,[-1]]],22,26],[[[11,[-2,-3,-4]],-1],[[9,[-3]]],[23,13,12],[[24,[-1]],12,13],[],14],[[[1,[-1]],10],-1,[]],[[[1,[-1]],10],-1,[]],[[[15,[-1,-2]],[15,[-1,-3]]],[[0,[[48,[],[[29,[-1]]]]]]],[12,13],14,14],[[5,10],4],[[[1,[-1]],10],4,[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[[[2,[-1]]],[[31,[[1,[-1]],-2]]],18,[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[[[15,[-1,-2]],[15,[-1,-3]]],[[0,[[48,[],[[29,[-1]]]]]]],[12,13],14,14],[[[11,[-1,-2,-3]]],[[0,[[48,[],[[29,[-2]]]]]]],[12,13],[],14],[[[16,[-1,-2]]],[[0,[[48,[],[[29,[-2]]]]]]],12,[]],[[[11,[-1,-2,-3]]],[[0,[[48,[],[[29,[-2]]]]]]],[12,13],[],14],[[[16,[-1,-2]]],[[0,[[48,[],[[29,[-2]]]]]]],12,[]],[[[8,[-1]],-1],4,[]],[[5,42],[[31,[4,54]]]],[[5,6],[[31,[4,54]]]],[[[1,[7]],6],33],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[55,[-1,-2]]],10,21,56],[[[55,[-1,-2]]],4,21,56],[[[55,[-1,-2]]],[[55,[-1,-2]]],[21,18],56],[[],[[55,[-1,-2]]],21,56],[[[57,[-1,-2]]],-1,21,56],[[[57,[-1,-2]]],-1,21,56],[[[57,[-1,-2]]],4,21,56],[[[55,[-1,-2]],32],33,[21,34],56],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[55,[-1,-2]]],-3,21,56,[]],[[[55,[-1,-2]]],[[1,[-1]]],21,56],[[[55,[-1,-2]]],22,21,56],[[[55,[-1,-2]]],[[58,[-1]]],21,56],[[[55,[-1,-2]]],[[59,[-1]]],21,56],[[[55,[-1,-2]]],10,21,56],[[],[[55,[-1,-2]]],[],[]],[[[55,[-1,-2]]],[[9,[-1]]],21,56],[[[55,[-1,-2]]],[[9,[[57,[-1,-2]]]]],21,56],[[[55,[-1,-2]]],[[9,[-1]]],21,56],[[[57,[-1,-2]]],-1,21,56],[[[55,[-1,-2]]],-1,21,56],[[[55,[-1,-2]],-1],[[31,[4,-1]]],21,56],[[[55,[-1,-2]],-1],4,21,56],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[],[[60,[-1]]],[]],[[[60,[-1]]],[[9,[-1]]],[]],[[[60,[-1]],-1],[[31,[4,-1]]],[]],[-1,-1,[]],[-1,-2,[],[]],[[],[[60,[-1]]],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,53,[]],0,0,0,0,0,[[[61,[-1]]],[[9,[[63,[-1,62]]]]],[]],[[[63,[-2]]],[[2,[-1]]],[],[[64,[[2,[-1]]]]]],[[[63,[-2]]],[[2,[-1]]],[],[[65,[[2,[-1]]]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[63,[-1]],[63,[-1]]],20,21],[[[63,[-1]]],-1,[]],[[[63,[-1]]],-1,[]],[[[63,[-1]],[63,[-1]]],22,26],[[[63,[-1]],32],33,34],[[[63,[-1]],32],33,66],[[[61,[-1]],[63,[-1,-2]]],4,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[61,[-1]],[2,[7]]],10,[]],[[[61,[-1]],[67,[-2]]],10,[],[[64,[[2,[[68,[-1]]]]]]]],[[[63,[-1]],-2],4,46,45],[[[63,[-1,62]],-1],[[63,[-1,69]]],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[61,[-1]]],[]],[[[63,[-1]],[63,[-1]]],[[9,[20]]],50],0,[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],0,0,0,[[],[[9,[[72,[[71,[],[[70,[-1]]]],62]]]]],[]],0,[[[72,[-1]]],[[2,[-2]]],71,[]],[[[72,[-1]]],[[2,[-2]]],71,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[72,[-1]],[72,[-1]]],20,71],[[[72,[-1]]],[],71],[[[72,[-1]]],[],71],[[[72,[-1,-2]]],4,71,[]],[[[72,[-1]],[72,[-1]]],22,71],[[[72,[-1]],32],33,71],[[[72,[-1]],32],33,71],[[[72,[-1,69]]],[[72,[-1,62]]],71],[[[72,[-1,62]]],[[72,[-1,69]]],71],[-1,-1,[]],[[[2,[7]]],10],[[[67,[-2]]],10,[],[[64,[[2,[[68,[-1]]]]]]]],[[[72,[-1]],-2],4,71,45],[[[72,[-1,62]]],[[72,[-1,69]]],71],[-1,-2,[],[]],[[[72,[-1]],[72,[-1]]],[[9,[20]]],71],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,53,[]],0,0,0,0,[[[73,[-1]]],[],74],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[73,[-1]]],[[73,[-1]]],74],[[[73,[-1]],[73,[-1]]],20,74],[[[73,[-1]]],[],74],[[[73,[-1]]],4,74],[[[73,[-1]],[73,[-1]]],22,74],[[[73,[-1]],32],33,74],[[[73,[-1]],32],33,74],[-1,-1,[]],[-1,-1,[]],[[[73,[-1]],-2],4,74,45],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[31,[[73,[-1]]]]],74],[[[73,[-1]],[73,[-1]]],[[9,[20]]],74],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,53,[]],[-1,53,[]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[75,75],[76,76],[77,77],[[75,75],20],[[76,76],20],[[77,77],20],[[[78,[-1,-2,-3]]],-4,21,79,80,[]],[[[78,[-1,-2,-3]]],-4,21,79,80,[]],[[[81,[-1,-2,-3]]],4,[],79,[]],[[[78,[-1,-2,-3]]],4,21,79,80],[[75,75],22],[[76,76],22],[[77,77],22],[[[81,[-1,-2,-3]],-4],[[9,[[78,[-1,-2,-3]]]]],21,79,80,[[52,[-1],[[51,[22]]]]]],[[[78,[-1,-2,-3]]],4,21,79,80],[[[81,[-1,-2,-3]],32],33,[21,34],79,80],[[75,32],33],[[76,32],33],[[77,32],33],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[81,[-1,-2,-3]]],22,21,79,80],[[[81,[-1,-2,-3]]],22,21,79,80],[[[81,[-1,-2,-3]]],[[82,[-1,-2,-3]]],21,79,80],[[],[[81,[-1,76,-2]]],[],[]],[[],[[81,[-1,75,-2]]],[],[]],[[],[[81,[-1,77,-2]]],[],[]],[[[82,[-1,-2,-3]]],[[9,[-4]]],21,79,80,[]],[[75,75],[[9,[20]]]],[[76,76],[[9,[20]]]],[[77,77],[[9,[20]]]],[[[81,[-1,-2,-3]]],[[9,[-1]]],21,79,80],[[[81,[-1,-2,-3]]],[[31,[-1,4]]],21,79,80],[[[78,[-1,-2,-3]]],-1,21,79,80],[[[81,[-1,-2,-3]]],-1,21,79,80],[[[81,[-1,-2,-3]],-1],[[31,[4,-1]]],21,79,80],[[[81,[-1,-2,-3]],-1],4,21,79,80],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[83,[-1]]],10,[]],[[[84,[-1]]],10,[]],[[[85,[-1]]],10,[]],[[[83,[-1]]],[[83,[-1]]],18],[[[86,[-1]]],[[86,[-1]]],[]],[[],[[83,[-1]]],[]],[[[83,[-1]]],[[9,[-1]]],[]],[[[84,[-1]]],[[9,[-1]]],[]],[[[83,[-1]]],-1,[]],[[[84,[-1]]],-1,[]],[[[83,[-1]]],4,[]],[[[83,[-1]],-1],[[31,[4,-1]]],[]],[[[85,[-1]],-1],[[31,[4,-1]]],[]],[[[83,[-1]],-1],4,[]],[[[85,[-1]],-1],4,[]],[[[83,[-1]],[83,[-1]]],22,26],[[[83,[-1]],32],33,34],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[83,[-1]],-2],4,46,45],[[[83,[-1]],-2],4,13,44],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[83,[-1]]],-2,[],[]],[[[83,[-1]]],-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[83,[-1]]],22,[]],[[[83,[-1]]],22,[]],[[[83,[-1]]],[[86,[-1]]],[]],[[[83,[-1]]],[[87,[-1]]],[]],[[[83,[-1]]],10,[]],[[[84,[-1]]],10,[]],[[[85,[-1]]],10,[]],[[],[[83,[-1]]],[]],[[[86,[-1]]],[[9,[-2]]],[],[]],[[[87,[-1]]],[[9,[-2]]],[],[]],[[[86,[-1]]],[[9,[-2]]],[],[]],[[[87,[-1]]],[[9,[-2]]],[],[]],[[[83,[-1]]],[[9,[-1]]],[]],[[[84,[-1]]],[[9,[-1]]],[]],[[[84,[-1]]],22,[]],[[[85,[-1]]],22,[]],[[[83,[-1]]],[[4,[[85,[-1]],[84,[-1]]]]],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,[[31,[-2]]],[],[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]],[-1,53,[]]],"c":[490],"p":[[5,"Vec",0],[1,"slice"],[5,"Deque",0],[1,"tuple"],[5,"String",0],[1,"str"],[1,"u8"],[5,"HistoryBuffer",0],[6,"Option",720],[1,"usize"],[5,"IndexMap",0],[10,"Eq",721],[10,"Hash",722],[10,"BuildHasher",722],[5,"IndexSet",0],[5,"LinearMap",0],[10,"Copy",723],[10,"Clone",724],[5,"OldestOrdered",0],[6,"Ordering",721],[10,"Ord",721],[1,"bool"],[10,"Sized",723],[10,"Borrow",725],[10,"Default",726],[10,"PartialEq",721],[6,"Entry",0],[1,"array"],[17,"Item"],[10,"IntoIterator",727],[6,"Result",728],[5,"Formatter",729],[8,"Result",729],[10,"Debug",729],[1,"i64"],[1,"i8"],[1,"u64"],[1,"i16"],[1,"u16"],[1,"i32"],[1,"u32"],[1,"char"],[5,"OccupiedEntry",0],[10,"Hasher",722],[10,"Hasher",730],[10,"Hash",730],[5,"VacantEntry",0],[10,"Iterator",731],[5,"BuildHasherDefault",722],[10,"PartialOrd",721],[17,"Output"],[10,"FnMut",732],[5,"TypeId",733],[5,"Error",729],[5,"BinaryHeap",343],[10,"Kind",343],[5,"PeekMut",343],[5,"Iter",734],[5,"IterMut",734],[5,"MpMcQueue",398],[5,"Pool",416],[6,"Uninit",416],[5,"Box",416],[10,"AsMut",735],[10,"AsRef",735],[10,"Display",729],[20,"MaybeUninit",736],[5,"Node",416],[6,"Init",416],[17,"Data"],[10,"Pool",473],[5,"Box",473],[5,"Arc",501],[10,"Pool",501],[5,"LinkedIndexU8",530],[5,"LinkedIndexU16",530],[5,"LinkedIndexUsize",530],[5,"FindMut",530],[10,"SortedLinkedListIndex",530],[10,"Kind",530],[5,"SortedLinkedList",530],[5,"Iter",530],[5,"Queue",640],[5,"Consumer",640],[5,"Producer",640],[5,"Iter",640],[5,"IterMut",640],[6,"Min",343],[6,"Max",343],[5,"ArcInner",501],[5,"Min",530],[5,"Max",530],[5,"Node",530]],"b":[[19,"impl-AsMut%3C%5BT%5D%3E-for-Vec%3CT,+N%3E"],[20,"impl-AsMut%3CVec%3CT,+N%3E%3E-for-Vec%3CT,+N%3E"],[27,"impl-AsRef%3Cstr%3E-for-String%3CN%3E"],[28,"impl-AsRef%3C%5Bu8%5D%3E-for-String%3CN%3E"],[29,"impl-AsRef%3C%5BT%5D%3E-for-Vec%3CT,+N%3E"],[30,"impl-AsRef%3CVec%3CT,+N%3E%3E-for-Vec%3CT,+N%3E"],[108,"impl-PartialEq%3Cstr%3E-for-String%3CN%3E"],[109,"impl-PartialEq%3CString%3CN2%3E%3E-for-String%3CN1%3E"],[110,"impl-PartialEq%3C%26str%3E-for-String%3CN%3E"],[111,"impl-PartialEq%3C%26%5BB%5D%3E-for-Vec%3CA,+N%3E"],[112,"impl-PartialEq%3C%26mut+%5BB%5D%3E-for-Vec%3CA,+N%3E"],[113,"impl-PartialEq%3CVec%3CB,+N2%3E%3E-for-Vec%3CA,+N1%3E"],[114,"impl-PartialEq%3C%5BB%5D%3E-for-Vec%3CA,+N%3E"],[115,"impl-PartialEq%3C%26%5BB;+M%5D%3E-for-Vec%3CA,+N%3E"],[116,"impl-PartialEq%3C%5BB;+M%5D%3E-for-Vec%3CA,+N%3E"],[117,"impl-Extend%3CT%3E-for-HistoryBuffer%3CT,+N%3E"],[118,"impl-Extend%3C%26T%3E-for-HistoryBuffer%3CT,+N%3E"],[119,"impl-Extend%3C(%26K,+%26V)%3E-for-IndexMap%3CK,+V,+S,+N%3E"],[120,"impl-Extend%3C(K,+V)%3E-for-IndexMap%3CK,+V,+S,+N%3E"],[121,"impl-Extend%3C%26T%3E-for-IndexSet%3CT,+S,+N%3E"],[122,"impl-Extend%3CT%3E-for-IndexSet%3CT,+S,+N%3E"],[123,"impl-Vec%3CT,+N%3E"],[124,"impl-Extend%3C%26T%3E-for-Vec%3CT,+N%3E"],[125,"impl-Extend%3CT%3E-for-Vec%3CT,+N%3E"],[136,"impl-Debug-for-String%3CN%3E"],[137,"impl-Display-for-String%3CN%3E"],[147,"impl-From%3Ci64%3E-for-String%3CN%3E"],[148,"impl-From%3Ci8%3E-for-String%3CN%3E"],[149,"impl-From%3Cu64%3E-for-String%3CN%3E"],[150,"impl-From%3Ci16%3E-for-String%3CN%3E"],[151,"impl-From%3C%26str%3E-for-String%3CN%3E"],[152,"impl-From%3Cu16%3E-for-String%3CN%3E"],[153,"impl-From%3Ci32%3E-for-String%3CN%3E"],[155,"impl-From%3Cu32%3E-for-String%3CN%3E"],[156,"impl-From%3Cu8%3E-for-String%3CN%3E"],[162,"impl-FromIterator%3C%26char%3E-for-String%3CN%3E"],[163,"impl-FromIterator%3Cchar%3E-for-String%3CN%3E"],[164,"impl-FromIterator%3C%26str%3E-for-String%3CN%3E"],[176,"impl-Hash-for-String%3CN%3E"],[177,"impl-Hash-for-String%3CN%3E"],[178,"impl-Hash-for-Vec%3CT,+N%3E"],[179,"impl-Hash-for-Vec%3CT,+N%3E"],[204,"impl-IntoIterator-for-%26Deque%3CT,+N%3E"],[205,"impl-IntoIterator-for-%26mut+Deque%3CT,+N%3E"],[206,"impl-IntoIterator-for-Deque%3CT,+N%3E"],[207,"impl-IntoIterator-for-%26mut+IndexMap%3CK,+V,+S,+N%3E"],[208,"impl-IntoIterator-for-%26IndexMap%3CK,+V,+S,+N%3E"],[209,"impl-IntoIterator-for-IndexMap%3CK,+V,+S,+N%3E"],[212,"impl-IntoIterator-for-%26Vec%3CT,+N%3E"],[213,"impl-IntoIterator-for-Vec%3CT,+N%3E"],[214,"impl-IntoIterator-for-%26mut+Vec%3CT,+N%3E"],[248,"impl-PartialEq%3C%26str%3E-for-String%3CN%3E"],[249,"impl-PartialEq%3CString%3CN2%3E%3E-for-String%3CN1%3E"],[250,"impl-PartialEq%3Cstr%3E-for-String%3CN%3E"],[438,"impl-Debug-for-Box%3CT%3E"],[439,"impl-Display-for-Box%3CT%3E"],[487,"impl-Display-for-Box%3CP%3E"],[488,"impl-Debug-for-Box%3CP%3E"],[515,"impl-Display-for-Arc%3CP%3E"],[516,"impl-Debug-for-Arc%3CP%3E"],[677,"impl-Hash-for-Queue%3CT,+N%3E"],[678,"impl-Hash-for-Queue%3CT,+N%3E"],[684,"impl-IntoIterator-for-%26Queue%3CT,+N%3E"],[685,"impl-IntoIterator-for-%26mut+Queue%3CT,+N%3E"]]}],\
["mutex_trait",{"doc":"Low level definition of a Mutex.","t":"RFKNNNNNNNNNMNNCNNNERRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRKKKKKKKKKKKKMMMMMMMMMMMM","n":["Data","Exclusive","Mutex","borrow","borrow_mut","deref","deref_mut","fmt","from","from","into","into_inner","lock","lock","new","prelude","try_from","try_into","type_id","Mutex","T1","T1","T1","T1","T1","T1","T1","T1","T1","T1","T1","T1","T10","T10","T10","T11","T11","T12","T2","T2","T2","T2","T2","T2","T2","T2","T2","T2","T2","T3","T3","T3","T3","T3","T3","T3","T3","T3","T3","T4","T4","T4","T4","T4","T4","T4","T4","T4","T5","T5","T5","T5","T5","T5","T5","T5","T6","T6","T6","T6","T6","T6","T6","T7","T7","T7","T7","T7","T7","T8","T8","T8","T8","T8","T9","T9","T9","T9","TupleExt01","TupleExt02","TupleExt03","TupleExt04","TupleExt05","TupleExt06","TupleExt07","TupleExt08","TupleExt09","TupleExt10","TupleExt11","TupleExt12","lock","lock","lock","lock","lock","lock","lock","lock","lock","lock","lock","lock"],"q":[[0,"mutex_trait"],[19,"mutex_trait::prelude"],[122,"core::fmt"],[123,"core::fmt"],[124,"core::result"],[125,"core::any"]],"d":["Data protected by the mutex.","Wraps a <code>T</code> and provides exclusive access via a <code>Mutex</code> impl.","Any object implementing this trait guarantees exclusive …","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Consumes this <code>Exclusive</code> instance and returns the wrapped …","Creates a critical section and grants temporary access to …","","Creates a new <code>Exclusive</code> object wrapping <code>data</code>.","Makes locks work on N-tuples, locks the mutexes from …","","","","","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …"],"i":[6,0,0,1,1,1,1,1,1,1,1,1,6,1,1,0,1,1,1,0,12,14,16,18,20,22,24,26,28,30,32,34,30,32,34,32,34,34,14,16,18,20,22,24,26,28,30,32,34,16,18,20,22,24,26,28,30,32,34,18,20,22,24,26,28,30,32,34,20,22,24,26,28,30,32,34,22,24,26,28,30,32,34,24,26,28,30,32,34,26,28,30,32,34,28,30,32,34,0,0,0,0,0,0,0,0,0,0,0,0,12,14,16,18,20,22,24,26,28,30,32,34],"f":[0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],-1,[]],[[[1,[-1]]],-1,[]],[[[1,[-1]],2],3,4],[-1,[[1,[-1]]],[]],[-1,-1,[]],[-1,-2,[],[]],[[[1,[-1]]],-1,[]],[[[6,[],[[5,[-1]]]],-3],-2,[],[],[[8,[-1],[[7,[-2]]]]]],[[[1,[-1]],-3],-2,[],[],[[8,[-1],[[7,[-2]]]]]],[-1,[[1,[-1]]],[]],0,[-1,[[9,[-2]]],[],[]],[-1,[[9,[-2]]],[],[]],[-1,10,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[12,[],[[11,[-1]]]],-3],-2,[],[],[[8,[-1],[[7,[-2]]]]]],[[[14,[],[[11,[-1]],[13,[-2]]]],-4],-3,[],[],[],[[8,[-1,-2],[[7,[-3]]]]]],[[[16,[],[[11,[-1]],[13,[-2]],[15,[-3]]]],-5],-4,[],[],[],[],[[8,[-1,-2,-3],[[7,[-4]]]]]],[[[18,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]]]],-6],-5,[],[],[],[],[],[[8,[-1,-2,-3,-4],[[7,[-5]]]]]],[[[20,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]]]],-7],-6,[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5],[[7,[-6]]]]]],[[[22,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]]]],-8],-7,[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6],[[7,[-7]]]]]],[[[24,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]]]],-9],-8,[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7],[[7,[-8]]]]]],[[[26,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]],[25,[-8]]]],-10],-9,[],[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7,-8],[[7,[-9]]]]]],[[[28,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]],[25,[-8]],[27,[-9]]]],-11],-10,[],[],[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7,-8,-9],[[7,[-10]]]]]],[[[30,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]],[25,[-8]],[27,[-9]],[29,[-10]]]],-12],-11,[],[],[],[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7,-8,-9,-10],[[7,[-11]]]]]],[[[32,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]],[25,[-8]],[27,[-9]],[29,[-10]],[31,[-11]]]],-13],-12,[],[],[],[],[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7,-8,-9,-10,-11],[[7,[-12]]]]]],[[[34,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]],[25,[-8]],[27,[-9]],[29,[-10]],[31,[-11]],[33,[-12]]]],-14],-13,[],[],[],[],[],[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7,-8,-9,-10,-11,-12],[[7,[-13]]]]]]],"c":[],"p":[[5,"Exclusive",0],[5,"Formatter",122],[8,"Result",122],[10,"Debug",122],[17,"Data"],[10,"Mutex",0],[17,"Output"],[10,"FnOnce",123],[6,"Result",124],[5,"TypeId",125],[17,"T1"],[10,"TupleExt01",19],[17,"T2"],[10,"TupleExt02",19],[17,"T3"],[10,"TupleExt03",19],[17,"T4"],[10,"TupleExt04",19],[17,"T5"],[10,"TupleExt05",19],[17,"T6"],[10,"TupleExt06",19],[17,"T7"],[10,"TupleExt07",19],[17,"T8"],[10,"TupleExt08",19],[17,"T9"],[10,"TupleExt09",19],[17,"T10"],[10,"TupleExt10",19],[17,"T11"],[10,"TupleExt11",19],[17,"T12"],[10,"TupleExt12",19]],"b":[]}],\
["nb",{"doc":"Minimal and reusable non-blocking I/O layer","t":"PGPPIPQNNNNNNNNNNNNNNNN","n":["Err","Error","Ok","Other","Result","WouldBlock","block","borrow","borrow_mut","clone","cmp","eq","fmt","from","from","from","hash","into","map","partial_cmp","try_from","try_into","type_id"],"q":[[0,"nb"],[23,"core::clone"],[24,"core::cmp"],[25,"core::cmp"],[26,"core::fmt"],[27,"core::hash"],[28,"core::option"],[29,"core::cmp"],[30,"core::any"]],"d":["Contains the error value","A non-blocking error","Contains the success value","A different kind of error","A non-blocking result","This operation requires blocking behavior to complete","Turns the non-blocking expression <code>$e</code> into a blocking …","","","","","","","","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Maps an <code>Error&lt;E&gt;</code> to <code>Error&lt;T&gt;</code> by applying a function to a …","","","",""],"i":[20,0,20,1,0,1,0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1],"f":[0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],[[1,[-1]]],2],[[[1,[-1]],[1,[-1]]],3,4],[[[1,[-1]],[1,[-1]]],5,6],[[[1,[-1]],7],8,9],[10,-1,[]],[-1,-1,[]],[-1,[[1,[-1]]],[]],[[[1,[-1]],-2],11,12,13],[-1,-2,[],[]],[[[1,[-1]],-3],[[1,[-2]]],[],[],[[15,[-1],[[14,[-2]]]]]],[[[1,[-1]],[1,[-1]]],[[16,[3]]],17],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]]],"c":[],"p":[[6,"Error",0],[10,"Clone",23],[6,"Ordering",24],[10,"Ord",24],[1,"bool"],[10,"PartialEq",24],[5,"Formatter",25],[8,"Result",25],[10,"Debug",25],[1,"never"],[1,"tuple"],[10,"Hash",26],[10,"Hasher",26],[17,"Output"],[10,"FnOnce",27],[6,"Option",28],[10,"PartialOrd",24],[6,"Result",29],[5,"TypeId",30],[8,"Result",0]],"b":[]}],\
["num_enum",{"doc":"See https://docs.rs/num_enum for more info about this …","t":"YKYYTRRRKYFKYNNNNNNNMNNONMNNM","n":["Default","FromPrimitive","FromPrimitive","IntoPrimitive","NAME","Primitive","Primitive","Primitive","TryFromPrimitive","TryFromPrimitive","TryFromPrimitiveError","UnsafeFromPrimitive","UnsafeFromPrimitive","borrow","borrow_mut","clone","eq","fmt","fmt","from","from_primitive","from_unchecked","into","number","try_from","try_from_primitive","try_into","type_id","unchecked_transmute_from"],"q":[[0,"num_enum"],[29,"core::fmt"],[30,"core::fmt"],[31,"core::cmp"],[32,"core::result"],[33,"core::fmt"]],"d":["Implements <code>core::default::Default</code> for a …","","Implements <code>From&lt;Primitive&gt;</code> for a <code>#[repr(Primitive)] enum</code>.","Implements <code>Into&lt;Primitive&gt;</code> for a <code>#[repr(Primitive)] enum</code>.","","","","","","Implements <code>TryFrom&lt;Primitive&gt;</code> for a <code>#[repr(Primitive)] enum</code>…","","","Generates a …","","","","","","","Returns the argument unchanged.","","Transmutes into an enum from its primitive.","Calls <code>U::from(self)</code>.","","","","","","Transmutes into an enum from its primitive."],"i":[0,0,0,0,2,7,2,10,0,0,0,0,0,1,1,1,1,1,1,1,7,10,1,1,1,2,1,1,10],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],[[1,[-1]]],2],[[[1,[-1]],[1,[-1]]],3,2],[[[1,[-1]],4],5,2],[[[1,[-1]],4],5,2],[-1,-1,[]],[-1,[[7,[],[[6,[-1]]]]],[8,9]],[-1,[[10,[],[[6,[-1]]]]],[8,9]],[-1,-2,[],[]],0,[-1,[[11,[-2]]],[],[]],[-1,[[11,[[2,[],[[6,[-1]]]],[1,[[2,[],[[6,[-1]]]]]]]]],[8,9,12]],[-1,[[11,[-2]]],[],[]],[-1,13,[]],[-1,[[10,[],[[6,[-1]]]]],[8,9]]],"c":[21],"p":[[5,"TryFromPrimitiveError",0],[10,"TryFromPrimitive",0],[1,"bool"],[5,"Formatter",29],[8,"Result",29],[17,"Primitive"],[10,"FromPrimitive",0],[10,"Copy",30],[10,"Eq",31],[10,"UnsafeFromPrimitive",0],[6,"Result",32],[10,"Debug",29],[5,"TypeId",33]],"b":[[17,"impl-Display-for-TryFromPrimitiveError%3CEnum%3E"],[18,"impl-Debug-for-TryFromPrimitiveError%3CEnum%3E"]]}],\
["portable_atomic",{"doc":"Portable atomic types including support for 128-bit …","t":"FFFFFFFFFFENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNQQQQQQQQQQQQQQNNNNNNNNNNNNNNNNNNNNENNNNNNNNNNENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNH","n":["AtomicBool","AtomicI16","AtomicI32","AtomicI8","AtomicIsize","AtomicPtr","AtomicU16","AtomicU32","AtomicU8","AtomicUsize","Ordering","add","add","add","add","add","add","add","add","and","and","and","and","and","and","and","and","and","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cfg_has_atomic_128","cfg_has_atomic_16","cfg_has_atomic_32","cfg_has_atomic_64","cfg_has_atomic_8","cfg_has_atomic_cas","cfg_has_atomic_ptr","cfg_no_atomic_128","cfg_no_atomic_16","cfg_no_atomic_32","cfg_no_atomic_64","cfg_no_atomic_8","cfg_no_atomic_cas","cfg_no_atomic_ptr","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compiler_fence","default","default","default","default","default","default","default","default","default","default","fence","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_byte_add","fetch_byte_sub","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_ptr_add","fetch_ptr_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","hint","into","into","into","into","into","into","into","into","into","into","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","load","load","load","load","load","load","load","load","load","load","neg","neg","neg","neg","neg","neg","neg","neg","new","new","new","new","new","new","new","new","new","new","not","not","not","not","not","not","not","not","not","or","or","or","or","or","or","or","or","or","store","store","store","store","store","store","store","store","store","store","sub","sub","sub","sub","sub","sub","sub","sub","swap","swap","swap","swap","swap","swap","swap","swap","swap","swap","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","xor","xor","xor","xor","xor","xor","xor","xor","xor","spin_loop"],"q":[[0,"portable_atomic"],[438,"portable_atomic::hint"],[439,"core::sync::atomic"],[440,"core::result"],[441,"core::option"],[442,"core::ops::function"],[443,"core::fmt"],[444,"core::fmt"]],"d":["A boolean type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","A raw pointer type which can be safely shared between …","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Logical “and” with a boolean value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Returns a mutable pointer to the underlying <code>bool</code>.","Returns a mutable pointer to the underlying pointer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Stores a value into the <code>bool</code> if the current value is the …","Stores a value into the pointer if the current value is …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the <code>bool</code> if the current value is the …","Stores a value into the pointer if the current value is …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","","Creates an <code>AtomicBool</code> initialized to <code>false</code>.","Creates a null <code>AtomicPtr&lt;T&gt;</code>.","","","","","","","","","","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Logical “and” with a boolean value.","Performs a bitwise “and” operation on the address of …","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Offsets the pointer’s address by adding <code>val</code> <em>bytes</em>, …","Offsets the pointer’s address by subtracting <code>val</code> <em>bytes</em>, …","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Logical “nand” with a boolean value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Logical “not” with a boolean value.","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical “or” with a boolean value.","Performs a bitwise “or” operation on the address of …","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Offsets the pointer’s address by adding <code>val</code> (in units of …","Offsets the pointer’s address by subtracting <code>val</code> (in …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Logical “xor” with a boolean value.","Performs a bitwise “xor” operation on the address of …","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","","","","","","","","","","","","Converts a <code>bool</code> into an <code>AtomicBool</code>.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","Creates a new <code>AtomicBool</code> from a pointer.","Creates a new <code>AtomicPtr</code> from a pointer.","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Returns a mutable reference to the underlying <code>bool</code>.","Returns a mutable reference to the underlying pointer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Re-export of the <code>core::hint</code> module.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Loads a value from the bool.","Loads a value from the pointer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Creates a new <code>AtomicBool</code>.","Creates a new <code>AtomicPtr</code>.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Logical “not” with a boolean value.","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical “or” with a boolean value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Stores a value into the bool.","Stores a value into the pointer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Stores a value into the bool, returning the previous value.","Stores a value into the pointer, returning the previous …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Logical “xor” with a boolean value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Emits a machine instruction to signal the processor that …"],"i":[0,0,0,0,0,0,0,0,0,0,0,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,19,21,1,5,7,9,11,13,15,17,0,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,21,1,5,7,9,11,13,15,17,19,19,21,21,1,1,5,5,7,7,9,9,11,11,13,13,15,15,17,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,0],"f":[0,0,0,0,0,0,0,0,0,0,0,[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[[19,20,3],4],[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[19,20],[[[21,[-1]]],[],[]],[1,2],[5,6],[7,8],[9,10],[11,12],[13,14],[15,16],[17,18],[[[21,[-1]],18,3],20,[]],[[1,18,3],20],[[5,18,3],20],[[7,18,3],20],[[9,18,3],20],[[11,18,3],20],[[13,18,3],20],[[15,18,3],20],[[17,18,3],20],[[[21,[-1]],18,3],20,[]],[[1,18,3],20],[[5,18,3],20],[[7,18,3],20],[[9,18,3],20],[[11,18,3],20],[[13,18,3],20],[[15,18,3],20],[[17,18,3],20],[[[21,[-1]],18,3],20,[]],[[1,18,3],20],[[5,18,3],20],[[7,18,3],20],[[9,18,3],20],[[11,18,3],20],[[13,18,3],20],[[15,18,3],20],[[17,18,3],20],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[19,20,20,3,3],[[22,[20,20]]]],[[[21,[-1]],3,3],22,[]],[[1,2,2,3,3],[[22,[2,2]]]],[[5,6,6,3,3],[[22,[6,6]]]],[[7,8,8,3,3],[[22,[8,8]]]],[[9,10,10,3,3],[[22,[10,10]]]],[[11,12,12,3,3],[[22,[12,12]]]],[[13,14,14,3,3],[[22,[14,14]]]],[[15,16,16,3,3],[[22,[16,16]]]],[[17,18,18,3,3],[[22,[18,18]]]],[[19,20,20,3,3],[[22,[20,20]]]],[[[21,[-1]],3,3],22,[]],[[1,2,2,3,3],[[22,[2,2]]]],[[5,6,6,3,3],[[22,[6,6]]]],[[7,8,8,3,3],[[22,[8,8]]]],[[9,10,10,3,3],[[22,[10,10]]]],[[11,12,12,3,3],[[22,[12,12]]]],[[13,14,14,3,3],[[22,[14,14]]]],[[15,16,16,3,3],[[22,[16,16]]]],[[17,18,18,3,3],[[22,[18,18]]]],0,[[],19],[[],[[21,[-1]]],[]],[[],1],[[],5],[[],7],[[],9],[[],11],[[],13],[[],15],[[],17],0,[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[19,20,3],20],[[[21,[-1]],6,3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[[21,[-1]],6,3],[],[]],[[[21,[-1]],6,3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[19,20,3],20],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[1,3],2],[[5,3],6],[[7,3],8],[[9,3],10],[[11,3],12],[[13,3],14],[[15,3],16],[[17,3],18],[[19,3],20],[[1,3],2],[[5,3],6],[[7,3],8],[[9,3],10],[[11,3],12],[[13,3],14],[[15,3],16],[[17,3],18],[[19,20,3],20],[[[21,[-1]],6,3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[[21,[-1]],6,3],[],[]],[[[21,[-1]],6,3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[19,3,3,-1],[[22,[20,20]]],[[25,[20],[[23,[[24,[20]]]]]]]],[[[21,[-1]],3,3,-2],22,[],[[25,[],[[23,[24]]]]]],[[1,3,3,-1],[[22,[2,2]]],[[25,[2],[[23,[[24,[2]]]]]]]],[[5,3,3,-1],[[22,[6,6]]],[[25,[6],[[23,[[24,[6]]]]]]]],[[7,3,3,-1],[[22,[8,8]]],[[25,[8],[[23,[[24,[8]]]]]]]],[[9,3,3,-1],[[22,[10,10]]],[[25,[10],[[23,[[24,[10]]]]]]]],[[11,3,3,-1],[[22,[12,12]]],[[25,[12],[[23,[[24,[12]]]]]]]],[[13,3,3,-1],[[22,[14,14]]],[[25,[14],[[23,[[24,[14]]]]]]]],[[15,3,3,-1],[[22,[16,16]]],[[25,[16],[[23,[[24,[16]]]]]]]],[[17,3,3,-1],[[22,[18,18]]],[[25,[18],[[23,[[24,[18]]]]]]]],[[19,20,3],20],[[[21,[-1]],6,3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[19,26],27],[[[21,[-1]],26],27,[]],[[[21,[-1]],26],27,[]],[[1,26],27],[[5,26],27],[[7,26],27],[[9,26],27],[[11,26],27],[[13,26],27],[[15,26],27],[[17,26],27],[20,19],[-1,-1,[]],[-1,-1,[]],[[],[[21,[-1]]],[]],[-1,-1,[]],[2,1],[6,5],[-1,-1,[]],[8,7],[-1,-1,[]],[10,9],[-1,-1,[]],[12,11],[-1,-1,[]],[14,13],[-1,-1,[]],[-1,-1,[]],[16,15],[18,17],[-1,-1,[]],[20,19],[[],[[21,[-1]]],[]],[2,1],[6,5],[8,7],[10,9],[12,11],[14,13],[16,15],[18,17],[19,20],[[[21,[-1]]],[],[]],[1,2],[5,6],[7,8],[9,10],[11,12],[13,14],[15,16],[17,18],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[19,20],[[[21,[-1]]],[],[]],[1,2],[5,6],[7,8],[9,10],[11,12],[13,14],[15,16],[17,18],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[19,3],20],[[[21,[-1]],3],[],[]],[[1,3],2],[[5,3],6],[[7,3],8],[[9,3],10],[[11,3],12],[[13,3],14],[[15,3],16],[[17,3],18],[[1,3],4],[[5,3],4],[[7,3],4],[[9,3],4],[[11,3],4],[[13,3],4],[[15,3],4],[[17,3],4],[20,19],[[],[[21,[-1]]],[]],[2,1],[6,5],[8,7],[10,9],[12,11],[14,13],[16,15],[18,17],[[19,3],4],[[1,3],4],[[5,3],4],[[7,3],4],[[9,3],4],[[11,3],4],[[13,3],4],[[15,3],4],[[17,3],4],[[19,20,3],4],[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[[19,20,3],4],[[[21,[-1]],3],4,[]],[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[[19,20,3],20],[[[21,[-1]],3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[[19,20,3],4],[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[[],4]],"c":[],"p":[[5,"AtomicIsize",0],[1,"isize"],[6,"Ordering",439],[1,"tuple"],[5,"AtomicUsize",0],[1,"usize"],[5,"AtomicI8",0],[1,"i8"],[5,"AtomicU8",0],[1,"u8"],[5,"AtomicI16",0],[1,"i16"],[5,"AtomicU16",0],[1,"u16"],[5,"AtomicI32",0],[1,"i32"],[5,"AtomicU32",0],[1,"u32"],[5,"AtomicBool",0],[1,"bool"],[5,"AtomicPtr",0],[6,"Result",440],[17,"Output"],[6,"Option",441],[10,"FnMut",442],[5,"Formatter",443],[8,"Result",443],[5,"TypeId",444]],"b":[[234,"impl-Pointer-for-AtomicPtr%3CT%3E"],[235,"impl-Debug-for-AtomicPtr%3CT%3E"]]}],\
["r0",{"doc":"Memory initialization code (“crt0”) written in Rust.","t":"KHH","n":["Word","init_data","zero_bss"],"q":[[0,"r0"]],"d":["Trait for machine word types.","Initializes the <code>.data</code> section by copying it from the …","Zeroes the <code>.bss</code> section."],"i":[0,0,0],"f":[0,[[],1],[[],1]],"c":[],"p":[[1,"tuple"]],"b":[]}],\
["ral_registers",{"doc":"This crate contains an MMIO abstraction that uses macros …","t":"FFFFFFNNNNNNNNNNNNNNNNNNNNNNNNQNNNNQQNNNNNNNNNNNNNNNNNNNNNNQ","n":["RORegister","RWRegister","UnsafeRORegister","UnsafeRWRegister","UnsafeWORegister","WORegister","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","from","from","from","from","from","from","into","into","into","into","into","into","modify_reg","read","read","read","read","read_reg","reset_reg","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","write","write","write","write","write_reg"],"q":[[0,"ral_registers"],[60,"core::marker"],[61,"core::result"],[62,"core::any"]],"d":["A read-only register of type T.","A read-write register of type T.","A read-only register of type T, where read access is …","A read-write register of type T, where read/write access …","A write-only register of type T, where write access is …","A write-only register of type T.","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Modify a RWRegister or UnsafeRWRegister.","Reads the value of the register.","Reads the value of the register.","Reads the value of the register.","Reads the value of the register.","Read the value from a RORegister, RWRegister, …","Reset a RWRegister, UnsafeRWRegister, WORegister, or …","","","","","","","","","","","","","","","","","","","Writes a new value to the register.","Writes a new value to the register.","Writes a new value to the register.","Writes a new value to the register.","Write to a RWRegister or UnsafeRWRegister."],"i":[0,0,0,0,0,0,1,3,4,5,9,10,1,3,4,5,9,10,1,3,4,5,9,10,1,3,4,5,9,10,0,1,3,4,5,0,0,1,3,4,5,9,10,1,3,4,5,9,10,1,3,4,5,9,10,1,3,9,10,0],"f":[0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[[[1,[-1]]],-1,2],[[[3,[-1]]],-1,2],[[[4,[-1]]],-1,2],[[[5,[-1]]],-1,2],0,0,[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,7,[]],[-1,7,[]],[-1,7,[]],[-1,7,[]],[-1,7,[]],[-1,7,[]],[[[1,[-1]],-1],8,2],[[[3,[-1]],-1],8,2],[[[9,[-1]],-1],8,2],[[[10,[-1]],-1],8,2],0],"c":[],"p":[[5,"RWRegister",0],[10,"Copy",60],[5,"UnsafeRWRegister",0],[5,"RORegister",0],[5,"UnsafeRORegister",0],[6,"Result",61],[5,"TypeId",62],[1,"tuple"],[5,"WORegister",0],[5,"UnsafeWORegister",0]],"b":[]}],\
["rand_core",{"doc":"Random number generation traits","t":"TKKFTKRKMCNNNMNNNNNMCNCMMNNMNNNFFKRRNNNNNNNOONNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNHHHHHHHH","n":["CUSTOM_START","CryptoRng","CryptoRngCore","Error","INTERNAL_START","RngCore","Seed","SeedableRng","as_rngcore","block","borrow","borrow_mut","code","fill_bytes","fmt","fmt","from","from","from_rng","from_seed","impls","into","le","next_u32","next_u64","raw_os_error","seed_from_u64","try_fill_bytes","try_from","try_into","type_id","BlockRng","BlockRng64","BlockRngCore","Item","Results","as_rngcore","borrow","borrow","borrow_mut","borrow_mut","clone","clone","core","core","fill_bytes","fill_bytes","fmt","fmt","from","from","from_rng","from_rng","from_seed","from_seed","generate","generate_and_set","generate_and_set","index","index","into","into","new","new","next_u32","next_u32","next_u64","next_u64","reset","reset","seed_from_u64","seed_from_u64","try_fill_bytes","try_fill_bytes","try_from","try_from","try_into","try_into","type_id","type_id","fill_bytes_via_next","fill_via_u32_chunks","fill_via_u64_chunks","next_u32_via_fill","next_u64_via_fill","next_u64_via_u32","read_u32_into","read_u64_into"],"q":[[0,"rand_core"],[31,"rand_core::block"],[80,"rand_core::impls"],[86,"rand_core::le"],[88,"core::num::nonzero"],[89,"core::option"],[90,"core::fmt"],[91,"core::fmt"],[92,"core::marker"],[93,"core::default"],[94,"core::convert"],[95,"core::any"],[96,"core::clone"],[97,"core::fmt"]],"d":["Codes at or above this point can be used by users to …","A marker trait used to indicate that an <code>RngCore</code> or …","An extension trait that is automatically implemented for …","Error type of random number generators","Codes below this point represent OS Errors (i.e. positive …","The core of a random number generator.","Seed type, which is restricted to types …","A random number generator that can be explicitly seeded.","Upcast to an <code>RngCore</code> trait object.","The <code>BlockRngCore</code> trait and implementation helpers","","","Retrieve the error code, if any.","Fill <code>dest</code> with random data.","","","Returns the argument unchanged.","","Create a new PRNG seeded from another <code>Rng</code>.","Create a new PRNG using the given seed.","Helper functions for implementing <code>RngCore</code> functions.","Calls <code>U::from(self)</code>.","Little-Endian utilities","Return the next random <code>u32</code>.","Return the next random <code>u64</code>.","Extract the raw OS error code (if this error came from the …","Create a new PRNG using a <code>u64</code> seed.","Fill <code>dest</code> entirely with random data.","","","","A wrapper type implementing <code>RngCore</code> for some type …","A wrapper type implementing <code>RngCore</code> for some type …","A trait for RNGs which do not generate random numbers …","Results element type, e.g. <code>u32</code>.","Results type. This is the ‘block’ an RNG implementing …","","","","","","","","The <em>core</em> part of the RNG, implementing the <code>generate</code> …","The <em>core</em> part of the RNG, implementing the <code>generate</code> …","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","","","","Generate a new block of results.","Generate a new set of results immediately, setting the …","Generate a new set of results immediately, setting the …","Get the index into the result buffer.","Get the index into the result buffer.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new <code>BlockRng</code> from an existing RNG implementing …","Create a new <code>BlockRng</code> from an existing RNG implementing …","","","","","Reset the number of available results. This will force a …","Reset the number of available results. This will force a …","","","","","","","","","","","Implement <code>fill_bytes</code> via <code>next_u64</code> and <code>next_u32</code>, …","Implement <code>fill_bytes</code> by reading chunks from the output …","Implement <code>fill_bytes</code> by reading chunks from the output …","Implement <code>next_u32</code> via <code>fill_bytes</code>, little-endian order.","Implement <code>next_u64</code> via <code>fill_bytes</code>, little-endian order.","Implement <code>next_u64</code> via <code>next_u32</code>, little-endian order.","Reads unsigned 32 bit integers from <code>src</code> into <code>dst</code>.","Reads unsigned 64 bit integers from <code>src</code> into <code>dst</code>."],"i":[3,0,0,0,3,0,12,0,1,0,3,3,3,2,3,3,3,3,12,12,0,3,0,2,2,3,12,2,3,3,3,0,0,0,23,23,21,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,23,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,0,0,0,0,0,0,0,0],"f":[0,0,0,0,0,0,0,0,[1,2],0,[-1,-2,[],[]],[-1,-2,[],[]],[3,[[5,[4]]]],[[2,[7,[6]]],8],[[3,9],10],[[3,9],10],[-1,-1,[]],[4,3],[-1,[[13,[[12,[],[[11,[-2]]]],3]]],2,[14,15,[16,[[7,[6]]]]]],[-1,[[12,[],[[11,[-1]]]]],[14,15,[16,[[7,[6]]]]]],0,[-1,-2,[],[]],0,[2,17],[2,18],[3,[[5,[19]]]],[18,[[12,[],[[11,[-1]]]]],[14,15,[16,[[7,[6]]]]]],[[2,[7,[6]]],[[13,[8,3]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,20,[]],0,0,0,0,0,[-1,2,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[21,[-1]]],[[21,[-1]]],[22,23,14]],[[[24,[-1]]],[[24,[-1]]],[22,23,14]],0,0,[[[21,[-1]],[7,[6]]],8,[[23,[],[[25,[17]]]]]],[[[24,[-1]],[7,[6]]],8,[[23,[],[[25,[18]]]]]],[[[21,[-1]],9],10,[23,26]],[[[24,[-1]],9],10,[23,26]],[-1,-1,[]],[-1,-1,[]],[-1,[[13,[[21,[-2]],3]]],2,[23,12]],[-1,[[13,[[24,[-2]],3]]],2,[23,12]],[-1,[[21,[-2]]],[],[23,12]],[-1,[[24,[-2]]],[],[23,12]],[[[23,[],[[25,[-1]],[27,[-2]]]],-2],8,[],[[28,[[7,[-1]]]],[16,[[7,[-1]]]],15]],[[[21,[-1]],29],8,23],[[[24,[-1]],29],8,23],[[[21,[-1]]],29,23],[[[24,[-1]]],29,23],[-1,-2,[],[]],[-1,-2,[],[]],[-1,[[21,[-1]]],23],[-1,[[24,[-1]]],23],[[[21,[-1]]],17,[[23,[],[[25,[17]]]]]],[[[24,[-1]]],17,[[23,[],[[25,[18]]]]]],[[[21,[-1]]],18,[[23,[],[[25,[17]]]]]],[[[24,[-1]]],18,[[23,[],[[25,[18]]]]]],[[[21,[-1]]],8,23],[[[24,[-1]]],8,23],[18,[[21,[-1]]],[23,12]],[18,[[24,[-1]]],[23,12]],[[[21,[-1]],[7,[6]]],[[13,[8,3]]],[[23,[],[[25,[17]]]]]],[[[24,[-1]],[7,[6]]],[[13,[8,3]]],[[23,[],[[25,[18]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,20,[]],[-1,20,[]],[[-1,[7,[6]]],8,[2,14]],[[[7,[17]],[7,[6]]],[[8,[29,29]]]],[[[7,[18]],[7,[6]]],[[8,[29,29]]]],[-1,17,[2,14]],[-1,18,[2,14]],[-1,18,[2,14]],[[[7,[6]],[7,[17]]],8],[[[7,[6]],[7,[18]]],8]],"c":[],"p":[[10,"CryptoRngCore",0],[10,"RngCore",0],[5,"Error",0],[5,"NonZeroU32",88],[6,"Option",89],[1,"u8"],[1,"slice"],[1,"tuple"],[5,"Formatter",90],[8,"Result",90],[17,"Seed"],[10,"SeedableRng",0],[6,"Result",91],[10,"Sized",92],[10,"Default",93],[10,"AsMut",94],[1,"u32"],[1,"u64"],[1,"i32"],[5,"TypeId",95],[5,"BlockRng",31],[10,"Clone",96],[10,"BlockRngCore",31],[5,"BlockRng64",31],[17,"Item"],[10,"Debug",90],[17,"Results"],[10,"AsRef",94],[1,"usize"]],"b":[[14,"impl-Debug-for-Error"],[15,"impl-Display-for-Error"]]}],\
["stable_deref_trait",{"doc":"This module defines an unsafe marker trait, StableDeref, …","t":"KK","n":["CloneStableDeref","StableDeref"],"q":[[0,"stable_deref_trait"]],"d":["An unsafe marker trait for types where clones deref to the …","An unsafe marker trait for types that deref to a stable …"],"i":[0,0],"f":[0,0],"c":[],"p":[],"b":[]}],\
["strum",{"doc":"Strum","t":"YKYTYKYYYYKYKYYYYYKYRRGYTTTKKKPCMNNNNNNNMMNMMMNNMMNNNM","n":["AsRefStr","AsStaticRef","AsStaticStr","COUNT","Display","EnumCount","EnumCount","EnumDiscriminants","EnumIs","EnumIter","EnumMessage","EnumMessage","EnumProperty","EnumProperty","EnumString","EnumTryAs","EnumVariantNames","FromRepr","IntoEnumIterator","IntoStaticStr","Iterator","Iterator","ParseError","ToString","VARIANTS","VARIANT_COUNT","VARIANT_NAMES","VariantIterator","VariantMetadata","VariantNames","VariantNotFound","additional_attributes","as_static","borrow","borrow_mut","clone","eq","fmt","from","get_bool","get_detailed_message","get_documentation","get_int","get_message","get_serializations","get_str","hash","into","iter","iter","try_from","try_into","type_id","variant_name"],"q":[[0,"strum"],[54,"core::marker"],[55,"core::fmt"],[56,"core::fmt"],[57,"core::hash"],[58,"core::result"],[59,"core::any"]],"d":["Converts enum variants to <code>&amp;&#39;static str</code>.","A cheap reference-to-reference conversion. Used to convert …","","","Converts enum variants to strings.","A trait for capturing the number of variants in Enum. This …","Add a constant <code>usize</code> equal to the number of variants.","Generate a new type with only the discriminant names.","Generated <code>is_*()</code> methods for each variant. E.g. …","Creates a new type that iterates of the variants of an …","Associates additional pieces of information with an Enum. …","Add a verbose message to an enum variant.","<code>EnumProperty</code> is a trait that makes it possible to store …","Add custom properties to enum variants.","Converts strings to enum variants based on their name.","Generated <code>try_as_*()</code> methods for all tuple-style variants. …","Implements <code>Strum::VariantNames</code> which adds an associated …","Add a function to enum that allows accessing variants by …","This trait designates that an <code>Enum</code> can be iterated over. …","Implements <code>From&lt;MyEnum&gt; for &amp;&#39;static str</code> on an enum.","","","The <code>ParseError</code> enum is a collection of all the possible …","implements <code>std::string::ToString</code> on an enum","Names of the variants of this enum","","","","","A trait for retrieving the names of each variant in Enum. …","","Documentation for Additional Attributes","","","","","","","Returns the argument unchanged.","","","Get the doc comment associated with a variant if it exists.","","","","","","Calls <code>U::from(self)</code>.","","","","","",""],"i":[0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,20,0,0,21,17,17,0,0,0,3,0,1,3,3,3,3,3,3,7,10,10,7,10,10,7,3,3,19,20,3,3,3,17],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[1,-1,2],[-1,-2,[],[]],[-1,-2,[],[]],[3,3],[[3,3],4],[[3,5],6],[-1,-1,[]],[[7,8],[[9,[4]]]],[10,[[9,[8]]]],[10,[[9,[8]]]],[[7,8],[[9,[11]]]],[10,[[9,[8]]]],[10,[[12,[8]]]],[[7,8],[[9,[8]]]],[[3,-1],13,14],[-1,-2,[],[]],[[],-1,[]],[[],-1,[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,16,[]],[17,8]],"c":[1,32],"p":[[10,"AsStaticRef",0],[10,"Sized",54],[6,"ParseError",0],[1,"bool"],[5,"Formatter",55],[8,"Result",55],[10,"EnumProperty",0],[1,"str"],[6,"Option",56],[10,"EnumMessage",0],[1,"usize"],[1,"slice"],[1,"tuple"],[10,"Hasher",57],[6,"Result",58],[5,"TypeId",59],[10,"VariantMetadata",0],[10,"EnumCount",0],[10,"IntoEnumIterator",0],[10,"VariantIterator",0],[10,"VariantNames",0]],"b":[]}],\
["usb_device",{"doc":"Experimental device-side USB stack for embedded devices.","t":"PPPPPPPEPPPIPGGPNNNNCCCNNCCCCNNNNNNNNNCCNNNNNNPFPGTPPFPKFNMNNNNNNNNNNNNMNNNNNNNNNNNNNMNNMMMMMMNMNNNNNNNNNNNNMOOOFFKNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNEEEEEEEEEEEEEEEEEETPPPTTTTTTPPGFGPPTTTTTTPPNNNNNNNNNNONNNNNNNNNONNNOOOONNNNNNNNNOFFNNNNNCCNNNNNNNNNCNNNNNNNNNSSSSSSSSSSSSSPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPNNNNNNNNNNNNPSSPSPFPPPFFGGFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPPTPFFKIIGPPFPPGGPFPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOOGPEPEPEEEEENNNNNNNNNNSSSSSSSSSSSSSFSNNNNNNNNNNNNNNNNNN","n":["BufferOverflow","EndpointMemoryOverflow","EndpointOverflow","Err","In","InvalidEndpoint","InvalidState","LangID","Ok","Out","ParseError","Result","Unsupported","UsbDirection","UsbError","WouldBlock","borrow","borrow","borrow_mut","borrow_mut","bus","class","class_prelude","clone","clone","control","descriptor","device","endpoint","eq","eq","fmt","fmt","from","from","from","into","into","prelude","test_class","try_from","try_from","try_into","try_into","type_id","type_id","Data","InterfaceNumber","None","PollResult","QUIRK_SET_ADDRESS_BEFORE_STATUS","Reset","Resume","StringIndex","Suspend","UsbBus","UsbBusAllocator","alloc","alloc_ep","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","bulk","clone","clone","control","enable","eq","eq","force_reset","from","from","from","from","interface","interrupt","into","into","into","into","is_stalled","isochronous","new","poll","read","reset","resume","set_device_address","set_stalled","string","suspend","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","write","ep_in_complete","ep_out","ep_setup","ControlIn","ControlOut","UsbClass","accept","accept","accept_with","accept_with_static","borrow","borrow","borrow_mut","borrow_mut","control_in","control_out","data","endpoint_in_complete","endpoint_out","endpoint_setup","from","from","get_alt_setting","get_bos_descriptors","get_configuration_descriptors","get_string","into","into","poll","reject","reject","request","request","reset","set_alt_setting","try_from","try_from","try_into","try_into","type_id","type_id","BosWriter","ControlIn","ControlOut","DescriptorWriter","EndpointAddress","EndpointIn","EndpointOut","EndpointType","InterfaceNumber","IsochronousSynchronizationType","IsochronousUsageType","LangID","StringIndex","UsbBus","UsbBusAllocator","UsbClass","UsbError","control","CLEAR_FEATURE","Class","Device","Endpoint","FEATURE_DEVICE_REMOTE_WAKEUP","FEATURE_ENDPOINT_HALT","GET_CONFIGURATION","GET_DESCRIPTOR","GET_INTERFACE","GET_STATUS","Interface","Other","Recipient","Request","RequestType","Reserved","Reserved","SET_ADDRESS","SET_CONFIGURATION","SET_DESCRIPTOR","SET_FEATURE","SET_INTERFACE","SYNCH_FRAME","Standard","Vendor","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","descriptor_type_index","direction","eq","eq","eq","fmt","fmt","fmt","from","from","from","index","into","into","into","length","recipient","request","request_type","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","value","BosWriter","DescriptorWriter","borrow","borrow","borrow_mut","borrow_mut","capability","capability_type","descriptor_type","endpoint","endpoint_ex","from","from","iad","interface","interface_alt","into","into","lang_id","position","try_from","try_from","try_into","try_into","type_id","type_id","write","write_with","CONTAINER_ID","PLATFORM","SS_USB_DEVICE","USB_2_0_EXTENSION","WIRELESS_USB","BOS","CAPABILITY","CONFIGURATION","DEVICE","ENDPOINT","IAD","INTERFACE","STRING","AF","AF_ZA","AM","AM_ET","AR","ARN","ARN_CL","AR_145","AR_AE","AR_BH","AR_DZ","AR_EG","AR_IQ","AR_JO","AR_KW","AR_LB","AR_LY","AR_MA","AR_OM","AR_PLOC_SA","AR_QA","AR_SA","AR_SY","AR_TN","AR_YE","AS","AS_IN","AZ","AZ_CYRL","AZ_CYRL_AZ","AZ_LATN","AZ_LATN_AZ","BA","BA_RU","BE","BE_BY","BG","BG_BG","BIN","BIN_NG","BN","BN_BD","BN_IN","BO","BO_BT","BO_CN","BR","BR_FR","BS","BS_CYRL","BS_CYRL_BA","BS_LATN","BS_LATN_BA","CA","CA_ES","CA_ES_VALENCIA","CHR","CHR_CHER","CHR_CHER_US","CO","CO_FR","CS","CS_CZ","CY","CY_GB","DA","DA_DK","DE","DE_AT","DE_CH","DE_DE","DE_LI","DE_LU","DSB","DSB_DE","DV","DV_MV","DZ_BT","EL","EL_GR","EN","EN_029","EN_AE","EN_AU","EN_BH","EN_BZ","EN_CA","EN_EG","EN_GB","EN_HK","EN_ID","EN_IE","EN_IN","EN_JM","EN_JO","EN_KW","EN_MY","EN_NZ","EN_PH","EN_SG","EN_TR","EN_TT","EN_US","EN_YE","EN_ZA","EN_ZW","ES","ES_419","ES_AR","ES_BO","ES_CL","ES_CO","ES_CR","ES_CU","ES_DO","ES_EC","ES_ES","ES_ES_TRADNL","ES_GT","ES_HN","ES_MX","ES_NI","ES_PA","ES_PE","ES_PR","ES_PY","ES_SV","ES_US","ES_UY","ES_VE","ET","ET_EE","EU","EU_ES","FA","FA_IR","FF","FF_LATN","FF_LATN_SN","FF_NG__FF_LATN_NG","FI","FIL","FIL_PH","FI_FI","FO","FO_FO","FR","FR_015","FR_029","FR_BE","FR_CA","FR_CD","FR_CH","FR_CI","FR_CM","FR_FR","FR_HT","FR_LU","FR_MA","FR_MC","FR_ML","FR_RE","FR_SN","FY","FY_NL","GA","GA_IE","GD","GD_GB","GL","GL_ES","GN","GN_PY","GSW","GSW_FR","GU","GU_IN","HA","HAW","HAW_US","HA_LATN","HA_LATN_NG","HE","HE_IL","HI","HI_IN","HR","HR_BA","HR_HR","HSB","HSB_DE","HU","HU_HU","HY","HY_AM","IBB","IBB_NG","ID","ID_ID","IG","IG_NG","II","II_CN","IS","IS_IS","IT","IT_CH","IT_IT","IU","IU_CANS","IU_CANS_CA","IU_LATN","IU_LATN_CA","JA","JA_JP","JA_PLOC_JP","KA","KA_GE","KHB_TALU_CN","KK","KK_CYRL","KK_KZ","KK_LATN","KK_LATN_KZ","KL","KL_GL","KM","KM_KH","KN","KN_IN","KO","KOK","KOK_IN","KO_KR","KR","KR_LATN_NG","KS","KS_ARAB","KS_DEVA_IN","KU","KU_ARAB","KU_ARAB_IQ","KY","KY_KG","LA","LA_VA","LB","LB_LU","LO","LOCALE_CUSTOM_UNSPECIFIED","LOCALE_CUSTOM_USER_DEFAULT","LO_LA","LT","LT_LT","LV","LV_LV","LangID","MI","MI_NZ","MK","MK_MK","ML","ML_IN","MN","MNI","MNI_IN","MN_CYRL","MN_MN","MN_MONG","MN_MONG_CN","MN_MONG_MN","MOH","MOH_CA","MR","MR_IN","MS","MS_BN","MS_MY","MT","MT_MT","MY","MY_MM","NB","NB_NO","NE","NE_IN","NE_NP","NL","NL_BE","NL_NL","NN","NN_NO","NO","NSO","NSO_ZA","OC","OC_FR","OM","OM_ET","OR","OR_IN","PA","PAP","PAP_029","PA_ARAB","PA_ARAB_PK","PA_IN","PL","PLT_MG","PL_PL","PRS","PRS_AF","PS","PS_AF","PT","PT_BR","PT_PT","QPS_PLOC","QPS_PLOCA","QPS_PLOCM","QUC","QUC_CO","QUT","QUT_GT","QUZ","QUZ_BO","QUZ_EC","QUZ_PE","RM","RM_CH","RO","RO_MD","RO_RO","RU","RU_MD","RU_RU","RW","RW_RW","SA","SAH","SAH_RU","SA_IN","SD","SD_ARAB","SD_ARAB_PK","SD_DEVA_IN","SE","SE_FI","SE_NO","SE_SE","SI","SI_LK","SK","SK_SK","SL","SL_SI","SMA","SMA_NO","SMA_SE","SMJ","SMJ_NO","SMJ_SE","SMN","SMN_FI","SMS","SMS_FI","SO","SO_SO","SQ","SQ_AL","SR","SR_CYRL","SR_CYRL_BA","SR_CYRL_CS","SR_CYRL_ME","SR_CYRL_RS","SR_LATN","SR_LATN_BA","SR_LATN_CS","SR_LATN_ME","SR_LATN_RS","ST","ST_ZA","SV","SV_FI","SV_SE","SW","SW_KE","SYR","SYR_SY","TA","TA_IN","TA_LK","TDD_TALE_CN","TE","TE_IN","TG","TG_CYRL","TG_CYRL_TJ","TH","TH_TH","TI","TI_ER","TI_ET","TK","TK_TM","TMZ_MA","TN","TN_BW","TN_ZA","TR","TR_TR","TS","TS_ZA","TT","TT_RU","TZM","TZM_ARAB_MA","TZM_LATN","TZM_LATN_DZ","TZM_TFNG","TZM_TFNG_MA","UG","UG_CN","UK","UK_UA","UR","UR_IN","UR_PK","UZ","UZ_CYRL","UZ_CYRL_UZ","UZ_LATN","UZ_LATN_UZ","VE","VE_ZA","VI","VI_VN","WO","WO_SN","XH","XH_ZA","YI","YI_001","YO","YO_NG","ZH","ZH_CN","ZH_HANS","ZH_HANT","ZH_HK","ZH_MO","ZH_SG","ZH_TW","ZH_YUE_HK","ZU","ZU_ZA","borrow","borrow_mut","clone","eq","fmt","from","into","try_from","try_from","try_from_primitive","try_into","type_id","Addressed","CONFIGURATION_NONE","CONFIGURATION_VALUE","Configured","DEFAULT_ALTERNATE_SETTING","Default","StringDescriptors","Suspend","Usb200","Usb210","UsbDevice","UsbDeviceBuilder","UsbDeviceState","UsbRev","UsbVidPid","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","build","bus","clone","clone","clone","cmp","composite_with_iads","default","device_class","device_protocol","device_release","device_sub_class","eq","eq","eq","fmt","fmt","fmt","force_reset","from","from","from","from","from","from","into","into","into","into","into","into","manufacturer","max_packet_size_0","max_power","new","new","partial_cmp","poll","product","remote_wakeup_enabled","self_powered","self_powered","serial_number","set_self_powered","state","strings","supports_remote_wakeup","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","usb_rev","Adaptive","Asynchronous","Bulk","Control","DIRECTION","Data","Endpoint","EndpointAddress","EndpointDirection","EndpointIn","EndpointOut","EndpointType","Feedback","ImplicitFeedbackData","In","Interrupt","Isochronous","IsochronousSynchronizationType","IsochronousUsageType","NoSynchronization","Out","Synchronous","address","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","direction","ep_type","eq","eq","eq","eq","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from_parts","index","interval","into","into","into","into","into","into","into","is_in","is_out","max_packet_size","read","stall","to_bm_attributes","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unstall","write","synchronization","usage","BuilderError","InvalidPacketSize","LangID","PowerTooHigh","StringDescriptors","TooManyLanguages","UsbDevice","UsbDeviceBuilder","UsbDeviceState","UsbError","UsbVidPid","borrow","borrow_mut","clone","eq","fmt","from","into","try_from","try_into","type_id","CUSTOM_STRING","INTERFACE_STRING","LONG_DATA","MANUFACTURER","PID","PRODUCT","REQ_READ_BUFFER","REQ_READ_LONG_DATA","REQ_SET_BENCH_ENABLED","REQ_STORE_REQUEST","REQ_UNKNOWN","REQ_WRITE_BUFFER","SERIAL_NUMBER","TestClass","VID","borrow","borrow_mut","control_in","control_out","endpoint_in_complete","endpoint_out","from","get_configuration_descriptors","get_string","into","make_device","make_device_builder","new","poll","reset","try_from","try_into","type_id"],"q":[[0,"usb_device"],[46,"usb_device::bus"],[109,"usb_device::bus::PollResult"],[112,"usb_device::class"],[150,"usb_device::class_prelude"],[168,"usb_device::control"],[231,"usb_device::descriptor"],[259,"usb_device::descriptor::capability_type"],[264,"usb_device::descriptor::descriptor_type"],[272,"usb_device::descriptor::lang_id"],[741,"usb_device::device"],[834,"usb_device::endpoint"],[932,"usb_device::endpoint::EndpointType"],[934,"usb_device::prelude"],[955,"usb_device::test_class"],[988,"core::fmt"],[989,"core::fmt"],[990,"core::any"],[991,"core::option"],[992,"core::ops::function"],[993,"num_enum"],[994,"core::cmp"]],"d":["A buffer too short for the data to read was passed, or …","Classes attempted to allocate more packet buffer memory …","Classes attempted to allocate more endpoints than the …","Contains the error value","Device to host (IN)","The endpoint address is invalid or already used.","Operation is not valid in the current state of the object.","","Contains the success value","Host to device (OUT)","Parsing failed due to invalid input.","Result for USB operations.","Operation is not supported by device or configuration.","Direction of USB traffic. Note that in the USB standard …","A USB stack error.","An operation would block because the device is currently …","","","","","For implementing peripheral drivers.","For implementing standard as well as vendor-specific USB …","Prelude for class implementors.","","","USB control transfers and the SETUP packet.","Creating USB descriptors","USB composite device.","USB endpoints.","","","","","Returns the argument unchanged.","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Prelude for device implementors.","Test USB class for testing USB driver implementations. …","","","","","","","USB packets have been received or sent. Each data field is …","A handle for a USB interface that contains its number.","No events or packets to report.","Event and incoming packet information returned by …","Indicates that <code>set_device_address</code> must be called before …","The USB reset condition has been detected.","A USB resume request has been detected after being …","A handle for a USB string descriptor that contains its …","A USB suspend request has been detected or, in the case of …","A trait for device-specific USB peripherals. Implement …","Helper type used for UsbBus resource allocation and …","Allocates an endpoint with the specified direction and …","Allocates an endpoint and specified endpoint parameters. …","","","","","","","","","Allocates a bulk endpoint.","","","Allocates a control endpoint.","Enables and initializes the USB peripheral. Soon after …","","","Simulates a disconnect from the USB bus, causing the host …","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Allocates a new interface number.","Allocates an interrupt endpoint.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Gets whether the STALL condition is set for an endpoint.","Allocates an isochronous endpoint.","Creates a new <code>UsbBusAllocator</code> that wraps the provided …","Gets information about events and incoming data. Usually …","Reads a single packet of data from the specified endpoint …","Called when the host resets the device. This will be soon …","Resumes from suspend mode. This may only be called after …","Sets the device USB address to <code>addr</code>.","Sets or clears the STALL condition for an endpoint. If the …","Allocates a new string index.","Causes the USB peripheral to enter USB suspend mode, …","","","","","","","","","","","","","Writes a single packet of data to the specified endpoint …","An IN packet has finished transmitting. This event should …","An OUT packet has been received. This event should …","A SETUP packet has been received. This event should …","Handle for a control IN transfer. When implementing a …","Handle for a control OUT transfer. When implementing a …","A trait for implementing USB classes.","Accepts the transfer with a callback that can write to the …","Accepts the transfer by succesfully responding to the …","Accepts the transfer with the supplied buffer.","Accepts the transfer with the supplied static buffer. This …","","","","","Called when a control request is received with direction …","Called when a control request is received with direction …","Gets the data from the data stage of the request. May be …","Called when endpoint with address <code>addr</code> has completed …","Called when endpoint with address <code>addr</code> has received data …","Called when endpoint with address <code>addr</code> has received a …","Returns the argument unchanged.","Returns the argument unchanged.","Called when the interfaces alternate setting state is …","Called when a GET_DESCRIPTOR request is received for a BOS …","Called when a GET_DESCRIPTOR request is received for a …","Gets a class-specific string descriptor.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Called whenever the <code>UsbDevice</code> is polled.","Rejects the transfer by stalling the pipe.","Rejects the transfer by stalling the pipe.","Gets the request from the SETUP packet.","Gets the request from the SETUP packet.","Called after a USB reset after the bus reset sequence is …","Called when the interfaces alternate setting state is …","","","","","","","","","","","","","","","","","","","","","","","","","Standard USB control request Clear Feature","Request is intended for a USB class.","Request is intended for the entire device.","Request is intended for an endpoint. Generally, the <code>index</code> …","Standard USB feature Device Remote Wakeup for Set/Clear …","Standard USB feature Endpoint Halt for Set/Clear Feature","Standard USB control request Get Configuration","Standard USB control request Get Descriptor","Standard USB control request Get Interface","Standard USB control request Get Status","Request is intended for an interface. Generally, the <code>index</code> …","None of the above.","Control request recipient.","A control request read from a SETUP packet.","Control request type.","Reserved.","Reserved.","Standard USB control request Set Address","Standard USB control request Set Configuration","Standard USB control request Set Descriptor","Standard USB control request Set Feature","Standard USB control request Set Interface","Standard USB control request Synch Frame","Request is a USB standard request. Usually handled by …","Request is vendor-specific.","","","","","","","","","","Gets the descriptor type and index from the value field of …","Direction of the request.","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Request index. The meaning of the value depends on the …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Length of the DATA stage. For control OUT transfers this …","Recipient of the request.","Request code. The meaning of the value depends on the …","Type of the request.","","","","","","","","","","Request value. The meaning of the value depends on the …","A writer for Binary Object Store descriptor.","A writer for USB descriptors.","","","","","Writes capability descriptor to a BOS","Standard capability descriptor types","Standard descriptor types","Writes an endpoint descriptor.","Writes an endpoint descriptor with extra trailing data.","Returns the argument unchanged.","Returns the argument unchanged.","Writes a interface association descriptor. Call from …","Writes a interface descriptor.","Writes a interface descriptor with a specific alternate …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","String descriptor language IDs.","Gets the current position in the buffer, i.e. the number …","","","","","","","Writes an arbitrary (usually class-specific) descriptor.","Writes an arbitrary (usually class-specific) descriptor by …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","","","The USB device has received an address from the host.","The bConfiguration value for the not configured state.","The bConfiguration value for the single configuration …","The USB device has been configured and is fully functional.","The default value for bAlternateSetting for all interfaces.","The USB device has just been created or reset.","Provides basic string descriptors about the device, …","The USB device has been suspended by the host or it has …","USB 2.0 compliance","USB 2.1 compliance.","A USB device consisting of one or more device classes.","Used to build new <code>UsbDevice</code>s.","The global state of the USB device.","Usb spec revision.","A USB vendor ID and product ID pair.","","","","","","","","","","","","","Creates the <code>UsbDevice</code> instance with the configuration in …","Gets a reference to the <code>UsbBus</code> implementation used by this …","","","","","Configures the device as a composite device with interface …","","Sets the device class code assigned by USB.org. Set to <code>0xff</code>…","Sets the device protocol code. Depends on class and …","Sets the device release version in BCD.","Sets the device sub-class code. Depends on class.","","","","","","","Simulates a disconnect from the USB bus, causing the host …","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Specify the manufacturer name for this language.","Sets the maximum packet size in bytes for the control …","Sets the maximum current drawn from the USB bus by the …","Creates a builder for constructing a new <code>UsbDevice</code>.","Create a new descriptor list with the provided language.","","Polls the <code>UsbBus</code> for new events and dispatches them to the …","Specify the product name for this language.","Gets whether host remote wakeup has been enabled by the …","Gets whether the device is currently self powered.","Sets whether the device may have an external power source.","Specify the serial number for this language.","Sets whether the device is currently self powered.","Gets the current state of the device.","Specify the strings for the device.","Sets whether the device supports remotely waking up the …","","","","","","","","","","","","","","","","","","","Sets which Usb 2 revision to comply to.","Source sample clock is locked to Sink, Sink sample clock …","Source and Sink sample clocks are free running.","Bulk endpoint. Used for large amounts of best-effort …","Control endpoint. Used for device management. Only the …","Direction value of the marker type.","Endpoint is used for isochronous data.","Handle for a USB endpoint. The endpoint direction is …","Type-safe endpoint address.","Trait for endpoint type markers.","A device-to-host (IN) endpoint.","A host-to-device (OUT) endpoint.","USB endpoint transfer type.","Feedback for synchronization.","Endpoint is data and provides implicit feedback for …","Marker type for IN endpoints.","Interrupt endpoint. Used for small amounts of …","Isochronous endpoint. Used for time-critical unreliable …","Isochronous transfers employ one of three synchronization …","Intended use of an isochronous endpoint, see USB 2.0 spec …","Synchronization is not implemented for this endpoint.","Marker type for OUT endpoints.","Source and Sink sample clocks are locked to USB SOF.","Gets the endpoint address including direction bit.","","","","","","","","","","","","","","","","","","","Gets the direction part of the address.","Gets the endpoint transfer type.","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Constructs a new EndpointAddress with the given index and …","Gets the index part of the endpoint address.","Gets the poll interval for interrupt endpoints.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Returns true if the direction is IN, otherwise false.","Returns true if the direction is OUT, otherwise false.","Gets the maximum packet size for the endpoint.","Reads a single packet of data from the specified endpoint …","Sets the STALL condition for the endpoint.","Format EndpointType for use in bmAttributes transfer type …","","","","","","","","","","","","","","","","","","","","","","Clears the STALL condition of the endpoint.","Writes a single packet of data to the specified endpoint …","Synchronization model used for the data stream that this …","Endpoint’s role in the synchronization model selected by …","Error type for the USB device builder","Control endpoint can only be 8, 16, 32, or 64 byte max …","","Configuration specifies higher USB power draw than allowed","","String descriptors were provided in more languages than …","","","","","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","Test USB class for testing USB driver implementations. …","","","","","","","","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Convenience method to create a UsbDevice that is …","Convenience method to create a UsbDeviceBuilder that is …","Creates a new TestClass.","Must be called after polling the UsbDevice.","","","",""],"i":[1,1,1,15,2,1,1,0,15,2,1,0,1,0,0,1,1,2,1,2,0,0,0,1,2,0,0,0,0,1,2,1,2,1,2,2,1,2,0,0,1,2,1,2,1,2,23,0,23,0,16,23,23,0,23,0,0,9,16,9,23,18,19,9,23,18,19,9,18,19,9,16,18,19,16,9,23,18,19,9,9,9,23,18,19,16,9,9,16,16,16,16,16,16,9,16,9,23,18,19,9,23,18,19,9,23,18,19,16,50,50,50,0,0,0,26,29,26,26,26,29,26,29,30,30,29,30,30,30,26,29,30,30,30,30,26,29,30,26,29,26,29,30,30,26,29,26,29,26,29,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,35,36,37,37,35,35,35,35,35,35,37,37,0,0,0,36,37,35,35,35,35,35,35,36,36,36,37,35,36,37,35,36,37,35,35,35,36,37,35,36,37,35,36,37,35,35,36,37,35,35,35,35,35,36,37,35,36,37,35,36,37,35,35,0,0,32,31,32,31,31,0,0,32,32,32,31,32,32,32,32,31,0,32,32,31,32,31,32,31,32,32,0,0,0,0,0,0,0,0,0,0,0,0,0,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,0,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,41,0,0,41,0,41,0,41,42,42,0,0,0,0,0,40,46,39,41,42,43,40,46,39,41,42,43,39,40,41,42,43,42,39,43,39,39,39,39,41,42,43,41,42,43,40,40,46,39,41,42,43,40,46,39,41,42,43,43,39,39,39,43,42,40,43,40,40,39,43,40,40,39,39,40,46,39,41,42,43,40,46,39,41,42,43,40,46,39,41,42,43,39,21,21,12,12,17,22,0,0,0,0,0,0,22,22,0,12,12,0,0,21,0,21,14,47,48,14,21,22,12,10,47,48,14,21,22,12,10,21,22,12,10,10,14,21,22,12,10,21,22,12,10,47,48,14,21,22,12,10,10,10,10,14,47,48,14,21,22,12,10,10,10,14,14,14,12,47,48,14,21,22,12,10,47,48,14,21,22,12,10,47,48,14,21,22,12,10,14,14,51,51,0,45,0,45,0,45,0,0,0,0,0,45,45,45,45,45,45,45,45,45,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,49,49,49,49,49,49,49,49,49,49,49,49,49,49,49,49,49,49],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,[1,1],[2,2],0,0,0,0,[[1,1],3],[[2,2],3],[[1,4],5],[[2,4],5],[-1,-1,[]],[6,2],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],[-1,8,[]],0,0,0,0,0,0,0,0,0,0,0,[[[9,[-1]],[11,[10]],12,13,6],[[15,[[14,[-1,-2]]]]],16,17],[[16,2,[11,[10]],12,13,6],[[15,[10]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[9,[-1]],13],[[14,[-1,-2]]],16,17],[18,18],[19,19],[[[9,[-1]],13],[[14,[-1,-2]]],16,17],[16,20],[[18,18],3],[[19,19],3],[16,[[15,[20]]]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[9,[-1]]],18,16],[[[9,[-1]],13,6],[[14,[-1,-2]]],16,17],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[16,10],3],[[[9,[-1]],21,22,13,6],[[14,[-1,-2]]],16,17],[-1,[[9,[-1]]],16],[16,23],[[16,10,[24,[6]]],[[15,[25]]]],[16,20],[16,20],[[16,6],20],[[16,10,3],20],[[[9,[-1]]],19,16],[16,20],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[[16,10,[24,[6]]],[[15,[25]]]],0,0,0,0,0,0,[[[26,[-1]],-2],[[15,[20]]],16,[[28,[[24,[6]]],[[27,[[15,[25]]]]]]]],[[[29,[-1]]],[[15,[20]]],16],[[[26,[-1]],[24,[6]]],[[15,[20]]],16],[[[26,[-1]],[24,[6]]],[[15,[20]]],16],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[30,[26,[-1]]],20,16],[[30,[29,[-1]]],20,16],[[[29,[-1]]],[[24,[6]]],16],[[30,10],20],[[30,10],20],[[30,10],20],[-1,-1,[]],[-1,-1,[]],[[30,18],[[11,[6]]]],[[30,31],[[15,[20]]]],[[30,32],[[15,[20]]]],[[30,19,33],[[11,[34]]]],[-1,-2,[],[]],[-1,-2,[],[]],[30,20],[[[26,[-1]]],[[15,[20]]],16],[[[29,[-1]]],[[15,[20]]],16],[[[26,[-1]]],35,16],[[[29,[-1]]],35,16],[30,20],[[30,18,6],3],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],[-1,8,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[36,36],[37,37],[35,35],[35,[[20,[6,6]]]],0,[[36,36],3],[[37,37],3],[[35,35],3],[[36,4],5],[[37,4],5],[[35,4],5],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,0,[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[31,6,[24,[6]]],[[15,[20]]]],0,0,[[32,[14,[-1,-2]]],[[15,[20]]],16,17],[[32,[14,[-1,-2]],-3],[[15,[20]]],16,17,[[28,[[24,[6]]],[[27,[[15,[25]]]]]]]],[-1,-1,[]],[-1,-1,[]],[[32,18,6,6,6,6,[11,[19]]],[[15,[20]]]],[[32,18,6,6,6],[[15,[20]]]],[[32,18,6,6,6,6,[11,[19]]],[[15,[20]]]],[-1,-2,[],[]],[-1,-2,[],[]],0,[32,25],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],[-1,8,[]],[[32,6,[24,[6]]],[[15,[20]]]],[[32,6,-1],[[15,[20]]],[[28,[[24,[6]]],[[27,[[15,[25]]]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[33,33],[[33,33],3],[[33,4],5],[-1,-1,[]],[-1,-2,[],[]],[-1,[[7,[-2]]],[],[]],[13,[[7,[33,[38,[33]]]]]],[-1,[[7,[33,[38,[33]]]]],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[39,[-1]]],[[40,[-1]]],16],[[[40,[-1]]],-1,16],[41,41],[42,42],[43,43],[[42,42],44],[[[39,[-1]]],[[39,[-1]]],16],[[],43],[[[39,[-1]],6],[[39,[-1]]],16],[[[39,[-1]],6],[[39,[-1]]],16],[[[39,[-1]],13],[[39,[-1]]],16],[[[39,[-1]],6],[[39,[-1]]],16],[[41,41],3],[[42,42],3],[[43,43],3],[[41,4],5],[[42,4],5],[[43,4],5],[[[40,[-1]]],[[15,[20]]],16],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[43,34],43],[[[39,[-1]],6],[[7,[[39,[-1]],45]]],16],[[[39,[-1]],25],[[7,[[39,[-1]],45]]],16],[[[9,[-1]],46],[[39,[-1]]],16],[33,43],[[42,42],[[11,[44]]]],[[[40,[-1]],[24,[30]]],3,16],[[43,34],43],[[[40,[-1]]],3,16],[[[40,[-1]]],3,16],[[[39,[-1]],3],[[39,[-1]]],16],[[43,34],43],[[[40,[-1]],3],20,16],[[[40,[-1]]],41,16],[[[39,[-1]],[24,[43]]],[[7,[[39,[-1]],45]]],16],[[[39,[-1]],3],[[39,[-1]]],16],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[[[39,[-1]],42],[[39,[-1]]],16],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[14,[-1,-2]]],10,16,17],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[21,21],[22,22],[12,12],[10,10],[10,2],[[[14,[-1,-2]]],12,16,17],[[21,21],3],[[22,22],3],[[12,12],3],[[10,10],3],[[21,4],5],[[22,4],5],[[12,4],5],[[10,4],5],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[6,10],[-1,-1,[]],[[25,2],10],[10,25],[[[14,[-1,-2]]],6,16,17],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[10,3],[10,3],[[[14,[-1,-2]]],13,16,17],[[[14,[-1,47]],[24,[6]]],[[15,[25]]],16],[[[14,[-1,-2]]],20,16,17],[12,6],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[-1,8,[]],[[[14,[-1,-2]]],20,16,17],[[[14,[-1,48]],[24,[6]]],[[15,[25]]],16],0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[45,45],[[45,45],3],[[45,4],5],[-1,-1,[]],[-1,-2,[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[49,[-1]],[26,[-1]]],20,16],[[[49,[-1]],[29,[-1]]],20,16],[[[49,[-1]],10],20,16],[[[49,[-1]],10],20,16],[-1,-1,[]],[[[49,[-1]],32],[[15,[20]]],16],[[[49,[-1]],19,33],[[11,[34]]],16],[-1,-2,[],[]],[[[49,[-1]],[9,[-1]]],[[40,[-1]]],16],[[[49,[-1]],[9,[-1]]],[[39,[-1]]],16],[[[9,[-1]]],[[49,[-1]]],16],[[[49,[-1]]],20,16],[[[49,[-1]]],20,16],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]]],"c":[],"p":[[6,"UsbError",0],[6,"UsbDirection",0],[1,"bool"],[5,"Formatter",988],[8,"Result",988],[1,"u8"],[6,"Result",989],[5,"TypeId",990],[5,"UsbBusAllocator",46],[5,"EndpointAddress",834],[6,"Option",991],[6,"EndpointType",834],[1,"u16"],[5,"Endpoint",834],[8,"Result",0],[10,"UsbBus",46],[10,"EndpointDirection",834],[5,"InterfaceNumber",46],[5,"StringIndex",46],[1,"tuple"],[6,"IsochronousSynchronizationType",834],[6,"IsochronousUsageType",834],[6,"PollResult",46],[1,"slice"],[1,"usize"],[5,"ControlIn",112],[17,"Output"],[10,"FnOnce",992],[5,"ControlOut",112],[10,"UsbClass",112],[5,"BosWriter",231],[5,"DescriptorWriter",231],[6,"LangID",272],[1,"str"],[5,"Request",168],[6,"RequestType",168],[6,"Recipient",168],[5,"TryFromPrimitiveError",993],[5,"UsbDeviceBuilder",741],[5,"UsbDevice",741],[6,"UsbDeviceState",741],[6,"UsbRev",741],[5,"StringDescriptors",741],[6,"Ordering",994],[6,"BuilderError",934],[5,"UsbVidPid",741],[5,"Out",834],[5,"In",834],[5,"TestClass",955],[15,"Data",109],[15,"Isochronous",932]],"b":[]}],\
["vcell",{"doc":"Just like <code>Cell</code> but with volatile read / write operations","t":"FNNNNNNNNNNN","n":["VolatileCell","as_ptr","borrow","borrow_mut","from","get","into","new","set","try_from","try_into","type_id"],"q":[[0,"vcell"],[12,"core::marker"],[13,"core::result"],[14,"core::any"]],"d":["Just like <code>Cell</code> but with volatile read / write operations","Returns a raw pointer to the underlying data in the cell","","","Returns the argument unchanged.","Returns a copy of the contained value","Calls <code>U::from(self)</code>.","Creates a new <code>VolatileCell</code> containing the given value","Sets the contained value","","",""],"i":[0,1,1,1,1,1,1,1,1,1,1,1],"f":[0,[[[1,[-1]]],[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[[[1,[-1]]],-1,2],[-1,-2,[],[]],[-1,[[1,[-1]]],[]],[[[1,[-1]],-1],3,2],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,5,[]]],"c":[],"p":[[5,"VolatileCell",0],[10,"Copy",12],[1,"tuple"],[6,"Result",13],[5,"TypeId",14]],"b":[]}],\
["void",{"doc":"Void","t":"KKGNNNNNNNNNNNNHMM","n":["ResultVoidErrExt","ResultVoidExt","Void","borrow","borrow_mut","clone","eq","fmt","fmt","from","into","partial_cmp","try_from","try_into","type_id","unreachable","void_unwrap","void_unwrap_err"],"q":[[0,"void"],[18,"core::fmt"],[19,"core::fmt"],[20,"core::option"],[21,"core::result"],[22,"core::any"]],"d":["Extensions to <code>Result&lt;Void, E&gt;</code>","Extensions to <code>Result&lt;T, Void&gt;</code>","The empty type for cases which can’t occur.","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","","A safe version of <code>intrinsincs::unreachable</code>.","Get the value out of a wrapper.","Get the error out of a wrapper."],"i":[0,0,0,1,1,1,1,1,1,1,1,1,1,1,1,0,10,11],"f":[0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1,1],[[1,-1],2,[]],[[1,3],4],[[1,3],4],[-1,-1,[]],[-1,-2,[],[]],[[1,-1],[[6,[5]]],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],[1,9],[10,-1,[]],[11,-1,[]]],"c":[],"p":[[6,"Void",0],[1,"bool"],[5,"Formatter",18],[8,"Result",18],[6,"Ordering",19],[6,"Option",20],[6,"Result",21],[5,"TypeId",22],[1,"never"],[10,"ResultVoidExt",0],[10,"ResultVoidErrExt",0]],"b":[[7,"impl-Display-for-Void"],[8,"impl-Debug-for-Void"]]}],\
["xtensa_lx",{"doc":"","t":"HHHHCHCHHQCFKNNHNHHHHNHNHHHNNMHHNNNFRKNNNNNMNENNNNHHHHHHHHHH","n":["debug_break","get_processor_id","get_program_counter","get_stack_pointer","interrupt","is_debugger_attached","mutex","set_stack_pointer","set_vecbase","singleton","timer","CriticalSection","InterruptNumber","borrow","borrow_mut","clear","clone","disable","disable_mask","enable","enable_mask","fmt","free","from","get","get_level","get_mask","into","new","number","set","set_mask","try_from","try_into","type_id","CriticalSectionMutex","Data","Mutex","borrow","borrow_mut","default","from","into","lock","lock","mutex_trait","new","try_from","try_into","type_id","delay","get_ccompare0","get_ccompare1","get_ccompare2","get_ccompare3","get_cycle_count","set_ccompare0","set_ccompare1","set_ccompare2","set_ccompare3"],"q":[[0,"xtensa_lx"],[11,"xtensa_lx::interrupt"],[35,"xtensa_lx::mutex"],[50,"xtensa_lx::timer"],[60,"core::fmt"],[61,"core::fmt"],[62,"core::ops::function"],[63,"core::any"],[64,"core::default"]],"d":["Insert debug breakpoint","Get the id of the current core","Get the core current program counter","Get the core stack pointer","Interrupts","Returns true if a debugger is attached","A series of Mutex’s that also implements the <code>mutex-trait</code>.","Set the core stack pointer","Move the vector base","Macro to create a mutable reference to a statically …","Xtensa internal timers","Critical section token.","Trait for enums of external interrupt numbers.","","","Clear interrupt","","Disables all interrupts and return the previous settings","Disables specific interrupts and returns the previous …","Enables all the interrupts","Enables specific interrupts and returns the previous …","","Execute closure <code>f</code> in an interrupt-free context.","Returns the argument unchanged.","Get currently active interrupts","Get current interrupt level","Get current interrupt mask","Calls <code>U::from(self)</code>.","Creates a critical section token.","Return the interrupt number associated with this variant.","Set interrupt","Enables specific interrupts and returns the previous …","","","","A Mutex based on critical sections","Data protected by the mutex.","Any object implementing this trait guarantees exclusive …","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Creates a critical section and grants temporary access to …","","","Create a new mutex","","","","cycle accurate delay using the cycle counter register","","","","","Get the core cycle count","","","",""],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,4,4,0,4,0,0,0,0,4,0,4,0,0,0,4,4,10,0,0,4,4,4,0,16,0,13,13,13,13,13,16,13,0,13,13,13,13,0,0,0,0,0,0,0,0,0,0],"f":[[[],1],[[],2],[[],2],[[],2],0,[[],3],0,[2,1],[2,1],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[2,1],[4,4],[[],2],[2,2],[[],2],[2,2],[[4,5],[[7,[1,6]]]],[-2,-1,[],[[9,[4],[[8,[-1]]]]]],[-1,-1,[]],[[],2],[[],2],[[],2],[-1,-2,[],[]],[[],4],[10,11],[2,1],[2,2],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,12,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[],[[13,[-1]]],14],[-1,-1,[]],[-1,-2,[],[]],[[[16,[],[[15,[-1]]]],-3],-2,[],[],[[9,[-1],[[8,[-2]]]]]],[[[13,[-1]],-4],-3,[],[],[],[[9,[-2],[[8,[-3]]]]]],0,[-1,[[13,[-1]]],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,12,[]],[2,1],[[],2],[[],2],[[],2],[[],2],[[],2],[2,1],[2,1],[2,1],[2,1]],"c":[],"p":[[1,"tuple"],[1,"u32"],[1,"bool"],[5,"CriticalSection",11],[5,"Formatter",60],[5,"Error",60],[6,"Result",61],[17,"Output"],[10,"FnOnce",62],[10,"InterruptNumber",11],[1,"u16"],[5,"TypeId",63],[5,"CriticalSectionMutex",35],[10,"Default",64],[17,"Data"],[10,"Mutex",35]],"b":[]}],\
["xtensa_lx_rt",{"doc":"","t":"HHHHHHHQXCXHCXXHOOOOOOOOOOOOOOOOOOPOFPPPPPPPPPPPOOGPPOOOOOOOOOOOOOOOOOOOOOPPPPPPPPOOOPPPPPPOOOOPPOOPPPPPPPPOOPPOPNNNNNNNNNNNNNNNNNGPPPPPPPNNNNNNNN","n":["NMI","Profiling","Software0","Software1","Timer0","Timer1","Timer2","cfg_asm","entry","exception","exception","init_data","interrupt","interrupt","pre_init","zero_bss","A0","A1","A10","A11","A12","A13","A14","A15","A2","A3","A4","A5","A6","A7","A8","A9","ACCHI","ACCLO","Alloca","BR","Context","Cp0Disabled","Cp1Disabled","Cp2Disabled","Cp3Disabled","Cp4Disabled","Cp5Disabled","Cp6Disabled","Cp7Disabled","DivideByZero","DtlbMiss","DtlbMultiHit","EXCCAUSE","EXCVADDR","ExceptionCause","ExclusiveError","ExternalRegisterPrivilegeError","F0","F1","F10","F11","F12","F13","F14","F15","F2","F3","F4","F5","F6","F64R_HI","F64R_LO","F64S","F7","F8","F9","FCR","FSR","Illegal","InstrAddrError","InstrDataError","InstrError","InstrProhibited","InstrRing","ItlbMiss","ItlbMultiHit","LBEG","LCOUNT","LEND","LevelOneInterrupt","LoadProhibited","LoadStoreAddrError","LoadStoreDataError","LoadStoreError","LoadStoreRing","M0","M1","M2","M3","NextPCValueIllegal","None","PC","PS","Privileged","Reserved19","Reserved21","Reserved22","Reserved23","Reserved27","Reserved30","Reserved31","SAR","SCOMPARE1","StoreProhibited","Syscall","THREADPTR","Unaligned","borrow","borrow","borrow_mut","borrow_mut","clone","fmt","fmt","from","from","into","into","try_from","try_from","try_into","try_into","type_id","type_id","CpuInterruptLevel","Level1","Level2","Level3","Level4","Level5","Level6","Level7","borrow","borrow_mut","from","into","mask","try_from","try_into","type_id"],"q":[[0,"xtensa_lx_rt"],[16,"xtensa_lx_rt::exception"],[130,"xtensa_lx_rt::interrupt"],[146,"core::fmt"],[147,"core::fmt"],[148,"core::any"]],"d":["","","","","","","","","Marks a function as the main function to be called on …","Exception handling","Marks a function as the exception handler","Initializes the <code>.data</code> section by copying it from the …","","Marks a function as the interrupt handler, with optional …","Marks a function as the pre_init function. This function …","Zeroes the <code>.bss</code> section.","","","","","","","","","","","","","","","","","","","Stack Extension Assist (movsp Instruction) For Alloca","","State of the CPU saved when entering exception or interrupt","Access To Coprocessor 0 When Disabled","Access To Coprocessor 1 When Disabled","Access To Coprocessor 2 When Disabled","Access To Coprocessor 3 When Disabled","Access To Coprocessor 4 When Disabled","Access To Coprocessor 5 When Disabled","Access To Coprocessor 6 When Disabled","Access To Coprocessor 7 When Disabled","Integer Divide By Zero","Dtlb Miss (No Dtlb Entry Matches, Hw Refill Also Missed)","Dtlb Multihit (Multiple Dtlb Entries Match)","","","EXCCAUSE register values","Reserved","Reserved","","","","","","","","","","","","","","","","","","","","","","Illegal Instruction","Pif Address Error On Instruction Fetch (Rb-200x And Later)","Pif Data Error On Instruction Fetch (Rb-200x And Later)","Instruction Fetch Error","Cache Attribute Does Not Allow Instruction Fetch","Ring Privilege Violation On Instruction Fetch","Itlb Miss (No Itlb Entry Matches, Hw Refill Also Missed)","Itlb Multihit (Multiple Itlb Entries Match)","","","","Level 1 Interrupt","Cache Attribute Does Not Allow Load","Pif Address Error On Load Or Store (Rb-200x And Later)","Pif Data Error On Load Or Store (Rb-200x And Later)","Load Store Error","Ring Privilege Violation On Load Or Store","","","","","Use Of Failed Speculative Access (Not Implemented)","","","","Privileged Instruction","Size Restriction On Ifetch (Not Implemented)","Reserved","Reserved","Reserved","Size Restriction On Load/Store (Not Implemented)","Reserved","Reserved","","","Cache Attribute Does Not Allow Store","System Call (Syscall Instruction)","","Unaligned Load Or Store","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","",""],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,5,2,0,5,5,5,5,5,5,5,5,5,5,5,2,2,0,5,5,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,5,5,5,5,5,5,5,5,2,2,2,5,5,5,5,5,5,2,2,2,2,5,5,2,2,5,5,5,5,5,5,5,5,2,2,5,5,2,5,2,5,2,5,2,2,5,2,5,2,5,2,5,2,5,2,5,0,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8],"f":[0,0,0,0,0,0,0,0,0,0,0,[[],1],0,0,0,[[],1],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[2,2],[[2,3],4],[[5,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,7,[]],[-1,7,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8,9],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,7,[]]],"c":[],"p":[[1,"tuple"],[5,"Context",16],[5,"Formatter",146],[8,"Result",146],[6,"ExceptionCause",16],[6,"Result",147],[5,"TypeId",148],[6,"CpuInterruptLevel",130],[1,"u32"]],"b":[]}]\
]'));
if (typeof exports !== 'undefined') exports.searchIndex = searchIndex;
else if (window.initSearch) window.initSearch(searchIndex);
