{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650111310429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650111310429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 16:15:10 2022 " "Processing started: Sat Apr 16 16:15:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650111310429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111310429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMv4ISA_Proccessor -c ARMv4ISA_Proccessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMv4ISA_Proccessor -c ARMv4ISA_Proccessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111310429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650111310898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650111310898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650111317181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armv4isa_proccessor_main.v 1 1 " "Found 1 design units, including 1 entities, in source file armv4isa_proccessor_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650111317183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650111317184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650111317186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650111317188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650111317214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_module main_module:main_module " "Elaborating entity \"main_module\" for hierarchy \"main_module:main_module\"" {  } { { "de0_nano_soc_baseline.v" "main_module" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/de0_nano_soc_baseline.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650111317215 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ARMv4ISA_Proccessor_MAIN.v(40) " "Verilog HDL Always Construct warning at ARMv4ISA_Proccessor_MAIN.v(40): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650111317216 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ARMv4ISA_Proccessor_MAIN.v(43) " "Verilog HDL Always Construct warning at ARMv4ISA_Proccessor_MAIN.v(43): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650111317217 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ARMv4ISA_Proccessor_MAIN.v(43) " "Verilog HDL assignment warning at ARMv4ISA_Proccessor_MAIN.v(43): truncated value with size 32 to match size of target (2)" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650111317217 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_increment_flag ARMv4ISA_Proccessor_MAIN.v(48) " "Verilog HDL Always Construct warning at ARMv4ISA_Proccessor_MAIN.v(48): inferring latch(es) for variable \"program_increment_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650111317218 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_signal ARMv4ISA_Proccessor_MAIN.v(48) " "Verilog HDL Always Construct warning at ARMv4ISA_Proccessor_MAIN.v(48): inferring latch(es) for variable \"program_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650111317218 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_signal ARMv4ISA_Proccessor_MAIN.v(48) " "Inferred latch for \"program_signal\" at ARMv4ISA_Proccessor_MAIN.v(48)" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317219 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_increment_flag ARMv4ISA_Proccessor_MAIN.v(48) " "Inferred latch for \"program_increment_flag\" at ARMv4ISA_Proccessor_MAIN.v(48)" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317219 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter main_module:main_module\|program_counter:program_counter " "Elaborating entity \"program_counter\" for hierarchy \"main_module:main_module\|program_counter:program_counter\"" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "program_counter" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650111317224 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increment_flag program_counter.v(14) " "Verilog HDL Always Construct warning at program_counter.v(14): variable \"increment_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "program_counter program_counter.v(15) " "Verilog HDL Always Construct warning at program_counter.v(15): variable \"program_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter.v(15) " "Verilog HDL assignment warning at program_counter.v(15): truncated value with size 32 to match size of target (8)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_counter program_counter.v(12) " "Verilog HDL Always Construct warning at program_counter.v(12): inferring latch(es) for variable \"program_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[0\] program_counter.v(12) " "Inferred latch for \"program_counter\[0\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[1\] program_counter.v(12) " "Inferred latch for \"program_counter\[1\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[2\] program_counter.v(12) " "Inferred latch for \"program_counter\[2\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[3\] program_counter.v(12) " "Inferred latch for \"program_counter\[3\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[4\] program_counter.v(12) " "Inferred latch for \"program_counter\[4\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[5\] program_counter.v(12) " "Inferred latch for \"program_counter\[5\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[6\] program_counter.v(12) " "Inferred latch for \"program_counter\[6\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317225 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[7\] program_counter.v(12) " "Inferred latch for \"program_counter\[7\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317226 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory main_module:main_module\|program_memory:program_memory " "Elaborating entity \"program_memory\" for hierarchy \"main_module:main_module\|program_memory:program_memory\"" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "program_memory" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650111317227 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "instr.txt(1) " "Verilog HDL syntax error at instr.txt(1): illegal character in binary number" {  } { { "instr.txt" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/instr.txt" 1 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Analysis & Synthesis" 0 -1 1650111317231 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "x instr.txt(1) " "Verilog HDL syntax error at instr.txt(1) near text: x. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "instr.txt" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/instr.txt" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1650111317231 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "main_module:main_module\|program_memory:program_memory " "Can't elaborate user hierarchy \"main_module:main_module\|program_memory:program_memory\"" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "program_memory" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 35 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650111317232 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650111317293 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 16 16:15:17 2022 " "Processing ended: Sat Apr 16 16:15:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650111317293 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650111317293 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650111317293 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317293 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111317868 ""}
