Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TESTBED_behav xil_defaultlib.TESTBED xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/FPGA_HW/final/PN.v" Line 14. Module PN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/FPGA_HW/final/stack.v" Line 2. Module LIFObuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/FPGA_HW/final/PN.v" Line 14. Module PN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/FPGA_HW/final/stack.v" Line 2. Module LIFObuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LIFObuffer
Compiling module xil_defaultlib.PN
Compiling module xil_defaultlib.TESTBED
Compiling module xil_defaultlib.glbl
Built simulation snapshot TESTBED_behav
