# Design and synthesis of AND Gate using _verilog_ and _YOSYS_
<p>
The output of the AND gate, a main logic gate, is equal to the product of its inputs. Only when both inputs are high does this gate's output become high; otherwise, it becomes low. 
</p>
<p >
  <div align="center" >
 <img src="https://i0.wp.com/technobyte.org/wp-content/uploads/2020/01/AND-gate.png?ssl=1">
  </div>
</p>
# Output
<p >
  <div align="center" >
 <img src="https://github.com/Kanishk-K-U/AND/blob/main/AND.png">
  </div>
</p>
