# Microsemi Physical design constraints file

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Thu May 30 23:00:22 2024 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

set_location -inst_name Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_TX_PLL_C1_0/PF_TX_PLL_C1_0/txpll_isnt_0 -fixed true -x 2460 -y 101
set_location -inst_name Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 -fixed true -x 2460 -y 125
set_location -inst_name Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 -fixed true -x 2460 -y 98
set_location -inst_name Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_0/txpll_isnt_0 -fixed true -x 2466 -y 101
