

================================================================
== Vitis HLS Report for 'aes_invRound_Pipeline_invMixColumnsLoop'
================================================================
* Date:           Wed Apr 17 16:02:03 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- invMixColumnsLoop  |       28|       28|         7|          7|          8|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc15.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_13 = load i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 13 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln542 = icmp_eq  i3 %i_13, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 14 'icmp' 'icmp_ln542' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln542 = add i3 %i_13, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 16 'add' 'add_ln542' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln542 = br i1 %icmp_ln542, void %for.inc15.i.split, void %_Z13invMixColumnsPh.exit.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 17 'br' 'br_ln542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln542 = zext i3 %i_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 18 'zext' 'zext_ln542' <Predicate = (!icmp_ln542)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln542" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 19 'getelementptr' 'state_addr' <Predicate = (!icmp_ln542)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%cpy = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 20 'load' 'cpy' <Predicate = (!icmp_ln542)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.96ns)   --->   "%xor_ln548 = xor i3 %i_13, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 21 'xor' 'xor_ln548' <Predicate = (!icmp_ln542)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln548 = zext i3 %xor_ln548" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 22 'zext' 'zext_ln548' <Predicate = (!icmp_ln542)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr i8 %state, i64 0, i64 %zext_ln548" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 23 'getelementptr' 'state_addr_9' <Predicate = (!icmp_ln542)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%cpy_4 = load i4 %state_addr_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 24 'load' 'cpy_4' <Predicate = (!icmp_ln542)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln542 = store i3 %add_ln542, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 25 'store' 'store_ln542' <Predicate = (!icmp_ln542)> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln542)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%cpy = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 26 'load' 'cpy' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%cpy_4 = load i4 %state_addr_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 27 'load' 'cpy_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln548_1_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 28 'bitconcatenate' 'zext_ln548_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln548_1 = zext i4 %zext_ln548_1_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 29 'zext' 'zext_ln548_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr i8 %state, i64 0, i64 %zext_ln548_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 30 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%cpy_5 = load i4 %state_addr_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 31 'load' 'cpy_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln548 = sext i3 %xor_ln548" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 32 'sext' 'sext_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln548_2 = zext i4 %sext_ln548" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 33 'zext' 'zext_ln548_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr i8 %state, i64 0, i64 %zext_ln548_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 34 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%cpy_6 = load i4 %state_addr_11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 35 'load' 'cpy_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.99>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%cpy_5 = load i4 %state_addr_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 36 'load' 'cpy_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%cpy_6 = load i4 %state_addr_11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548]   --->   Operation 37 'load' 'cpy_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (4.99ns)   --->   "%tmp_s = call i8 @galois_multiplication, i8 %cpy, i4 14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:570]   --->   Operation 38 'call' 'tmp_s' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (4.99ns)   --->   "%tmp_13 = call i8 @galois_multiplication, i8 %cpy_4, i4 11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:573]   --->   Operation 39 'call' 'tmp_13' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (4.99ns)   --->   "%tmp_14 = call i8 @galois_multiplication, i8 %cpy_4, i4 14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:574]   --->   Operation 40 'call' 'tmp_14' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 41 [1/1] (4.99ns)   --->   "%tmp_15 = call i8 @galois_multiplication, i8 %cpy, i4 9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:575]   --->   Operation 41 'call' 'tmp_15' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.98>
ST_4 : Operation 42 [1/1] (4.99ns)   --->   "%tmp_11 = call i8 @galois_multiplication, i8 %cpy_6, i4 9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571]   --->   Operation 42 'call' 'tmp_11' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (4.99ns)   --->   "%tmp_12 = call i8 @galois_multiplication, i8 %cpy_5, i4 13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572]   --->   Operation 43 'call' 'tmp_12' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln572)   --->   "%xor_ln572_2 = xor i8 %tmp_13, i8 %tmp_12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572]   --->   Operation 44 'xor' 'xor_ln572_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln572)   --->   "%xor_ln572_1 = xor i8 %tmp_11, i8 %tmp_s" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572]   --->   Operation 45 'xor' 'xor_ln572_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln572 = xor i8 %xor_ln572_1, i8 %xor_ln572_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572]   --->   Operation 46 'xor' 'xor_ln572' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (4.99ns)   --->   "%tmp_16 = call i8 @galois_multiplication, i8 %cpy_6, i4 13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:576]   --->   Operation 47 'call' 'tmp_16' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/1] (4.99ns)   --->   "%tmp_17 = call i8 @galois_multiplication, i8 %cpy_5, i4 11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:577]   --->   Operation 48 'call' 'tmp_17' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln576)   --->   "%xor_ln576_1 = xor i8 %tmp_14, i8 %tmp_15" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:576]   --->   Operation 49 'xor' 'xor_ln576_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln576)   --->   "%xor_ln576_2 = xor i8 %tmp_16, i8 %tmp_17" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:576]   --->   Operation 50 'xor' 'xor_ln576_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln576 = xor i8 %xor_ln576_2, i8 %xor_ln576_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:576]   --->   Operation 51 'xor' 'xor_ln576' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.98>
ST_5 : Operation 52 [1/1] (4.99ns)   --->   "%tmp_18 = call i8 @galois_multiplication, i8 %cpy_5, i4 14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:578]   --->   Operation 52 'call' 'tmp_18' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (4.99ns)   --->   "%tmp_19 = call i8 @galois_multiplication, i8 %cpy_4, i4 9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579]   --->   Operation 53 'call' 'tmp_19' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [1/1] (4.99ns)   --->   "%tmp_20 = call i8 @galois_multiplication, i8 %cpy, i4 13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580]   --->   Operation 54 'call' 'tmp_20' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/1] (4.99ns)   --->   "%tmp_21 = call i8 @galois_multiplication, i8 %cpy_6, i4 11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:581]   --->   Operation 55 'call' 'tmp_21' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580)   --->   "%xor_ln580_1 = xor i8 %tmp_19, i8 %tmp_18" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580]   --->   Operation 56 'xor' 'xor_ln580_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln580)   --->   "%xor_ln580_2 = xor i8 %tmp_21, i8 %tmp_20" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580]   --->   Operation 57 'xor' 'xor_ln580_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln580 = xor i8 %xor_ln580_2, i8 %xor_ln580_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580]   --->   Operation 58 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln557 = store i8 %xor_ln572, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557]   --->   Operation 59 'store' 'store_ln557' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln557 = store i8 %xor_ln576, i4 %state_addr_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557]   --->   Operation 60 'store' 'store_ln557' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 5.98>
ST_6 : Operation 61 [1/1] (4.99ns)   --->   "%tmp_22 = call i8 @galois_multiplication, i8 %cpy_6, i4 14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:582]   --->   Operation 61 'call' 'tmp_22' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 62 [1/1] (4.99ns)   --->   "%tmp_23 = call i8 @galois_multiplication, i8 %cpy_5, i4 9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:583]   --->   Operation 62 'call' 'tmp_23' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 63 [1/1] (4.99ns)   --->   "%tmp_24 = call i8 @galois_multiplication, i8 %cpy_4, i4 13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584]   --->   Operation 63 'call' 'tmp_24' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [1/1] (4.99ns)   --->   "%tmp_25 = call i8 @galois_multiplication, i8 %cpy, i4 11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:585]   --->   Operation 64 'call' 'tmp_25' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln584)   --->   "%xor_ln584_2 = xor i8 %tmp_24, i8 %tmp_25" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584]   --->   Operation 65 'xor' 'xor_ln584_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln584)   --->   "%xor_ln584_1 = xor i8 %tmp_22, i8 %tmp_23" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584]   --->   Operation 66 'xor' 'xor_ln584_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln584 = xor i8 %xor_ln584_1, i8 %xor_ln584_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584]   --->   Operation 67 'xor' 'xor_ln584' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln557 = store i8 %xor_ln580, i4 %state_addr_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557]   --->   Operation 68 'store' 'store_ln557' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln544 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:544]   --->   Operation 69 'specpipeline' 'specpipeline_ln544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln537 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:537]   --->   Operation 70 'specloopname' 'specloopname_ln537' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln557 = store i8 %xor_ln584, i4 %state_addr_11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557]   --->   Operation 71 'store' 'store_ln557' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln542 = br void %for.inc15.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542]   --->   Operation 72 'br' 'br_ln542' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.29ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542) on local variable 'i' [6]  (0 ns)
	'xor' operation ('xor_ln548', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548) [17]  (0.965 ns)
	'getelementptr' operation ('state_addr_9', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548) [19]  (0 ns)
	'load' operation ('cpy', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548) on array 'state' [20]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('cpy', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548) on array 'state' [16]  (2.32 ns)

 <State 3>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_s', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:570) to 'galois_multiplication' [29]  (4.99 ns)

 <State 4>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_11', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571) to 'galois_multiplication' [30]  (4.99 ns)
	'xor' operation ('xor_ln572_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572) [34]  (0 ns)
	'xor' operation ('xor_ln572', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572) [35]  (0.99 ns)

 <State 5>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_18', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:578) to 'galois_multiplication' [43]  (4.99 ns)
	'xor' operation ('xor_ln580_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580) [47]  (0 ns)
	'xor' operation ('xor_ln580', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580) [49]  (0.99 ns)

 <State 6>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_22', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:582) to 'galois_multiplication' [50]  (4.99 ns)
	'xor' operation ('xor_ln584_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584) [55]  (0 ns)
	'xor' operation ('xor_ln584', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584) [56]  (0.99 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln557', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557) of variable 'xor_ln584', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:584 on array 'state' [60]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
