0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/ECE53/Desktop/mid-project_demo/ECE532-project/microphone/spi_controller.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/ECE53/Desktop/mid-project_demo/ECE532-project/microphone/spi_controller.srcs/sim_1/new/spi_controller_tb.sv,1709651712,systemVerilog,,,,spi_controller_tb,,,,,,,,
C:/Users/ECE53/Desktop/mid-project_demo/ECE532-project/microphone/spi_controller.srcs/sources_1/new/spi_controller.sv,1709698544,systemVerilog,,C:/Users/ECE53/Desktop/mid-project_demo/ECE532-project/microphone/spi_controller.srcs/sim_1/new/spi_controller_tb.sv,,spi_controller,,,,,,,,
