```verilog
module ROM (
    input wire [7:0] addr,
    output reg [15:0] dout
);

    // Declare the ROM memory array with 256 locations, each 16 bits wide
    reg [15:0] mem [0:255];

    // Initialize the memory with fixed data
    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
        // Other memory locations can be initialized as needed
    end

    // Update the output based on address input
    always @(*) begin
        dout = mem[addr];
    end

endmodule
```