// Seed: 35722938
module module_0 (
    input tri1 id_0,
    input wand id_1,
    output uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    output uwire id_7
    , id_11,
    output wor id_8,
    input supply0 id_9
);
  wire id_12;
  wand id_13;
  assign id_6  = 'b0;
  assign id_13 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri id_6,
    output tri1 id_7
    , id_9
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_5,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_2 = 0;
  wire id_10;
  integer id_11;
  wire id_12;
endmodule
