// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
_ 8 round ;
 
                                  ChuckENT7                                     #
     ;
	
	def << GENERAL_ENT <<  ____          		                    
	                                   Ã’               apJ
	SHA_7     endmodule
