
*** Running vivado
    with args -log CAM_PS_Configure_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CAM_PS_Configure_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CAM_PS_Configure_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top CAM_PS_Configure_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 387.305 ; gain = 106.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CAM_PS_Configure_wrapper' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'CAM_PS_Configure' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/synth/CAM_PS_Configure.v:13]
INFO: [Synth 8-638] synthesizing module 'CAM_PS_Configure_axi_gpio_0_0' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/CAM_PS_Configure_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'CAM_PS_Configure_axi_gpio_0_0' (1#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/CAM_PS_Configure_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'CAM_PS_Configure_processing_system7_0_0' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/CAM_PS_Configure_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'CAM_PS_Configure_processing_system7_0_0' (2#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/CAM_PS_Configure_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'CAM_PS_Configure_processing_system7_0_0' requires 68 connections, but only 65 given [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/synth/CAM_PS_Configure.v:175]
INFO: [Synth 8-638] synthesizing module 'CAM_PS_Configure_ps7_0_axi_periph_0' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/synth/CAM_PS_Configure.v:313]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1MQCBTK' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/synth/CAM_PS_Configure.v:618]
INFO: [Synth 8-638] synthesizing module 'CAM_PS_Configure_auto_pc_0' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/CAM_PS_Configure_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'CAM_PS_Configure_auto_pc_0' (3#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/CAM_PS_Configure_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'CAM_PS_Configure_auto_pc_0' requires 59 connections, but only 57 given [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/synth/CAM_PS_Configure.v:853]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1MQCBTK' (4#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/synth/CAM_PS_Configure.v:618]
INFO: [Synth 8-256] done synthesizing module 'CAM_PS_Configure_ps7_0_axi_periph_0' (5#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/synth/CAM_PS_Configure.v:313]
INFO: [Synth 8-638] synthesizing module 'CAM_PS_Configure_rst_ps7_0_100M_0' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/CAM_PS_Configure_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'CAM_PS_Configure_rst_ps7_0_100M_0' (6#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/CAM_PS_Configure_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'CAM_PS_Configure_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/synth/CAM_PS_Configure.v:303]
INFO: [Synth 8-256] done synthesizing module 'CAM_PS_Configure' (7#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/synth/CAM_PS_Configure.v:13]
WARNING: [Synth 8-350] instance 'CAM_PS_Configure_i' of module 'CAM_PS_Configure' requires 25 connections, but only 24 given [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:113]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (8#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'CAM_Top' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/CAM_Top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (9#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (10#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (49) of port connection 'dina' does not match port width (48) of module 'blk_mem_gen_0' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/CAM_Top.v:64]
INFO: [Synth 8-638] synthesizing module 'CAM_RGB565_Capture' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/CAM_RGB565_Capture.v:22]
INFO: [Synth 8-256] done synthesizing module 'CAM_RGB565_Capture' (11#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/CAM_RGB565_Capture.v:22]
WARNING: [Synth 8-689] width (49) of port connection 'dout_48bit' does not match port width (48) of module 'CAM_RGB565_Capture' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/CAM_Top.v:78]
INFO: [Synth 8-638] synthesizing module 'VGA_Display' [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/VGA_Display.v:23]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter hsync_active bound to: 0 - type: integer 
	Parameter vsync_active bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net HCnt in module/entity VGA_Display does not have driver. [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/VGA_Display.v:30]
INFO: [Synth 8-256] done synthesizing module 'VGA_Display' (12#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/VGA_Display.v:23]
WARNING: [Synth 8-3848] Net LED in module/entity CAM_Top does not have driver. [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/CAM_Top.v:37]
INFO: [Synth 8-256] done synthesizing module 'CAM_Top' (13#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/CAM_Top.v:23]
INFO: [Synth 8-256] done synthesizing module 'CAM_PS_Configure_wrapper' (14#1) [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:12]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port HCnt[9]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port HCnt[8]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port HCnt[7]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port HCnt[6]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port HCnt[5]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port HCnt[4]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port HCnt[3]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port HCnt[2]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port HCnt[1]
WARNING: [Synth 8-3331] design VGA_Display has unconnected port HCnt[0]
WARNING: [Synth 8-3331] design CAM_Top has unconnected port LED[7]
WARNING: [Synth 8-3331] design CAM_Top has unconnected port LED[6]
WARNING: [Synth 8-3331] design CAM_Top has unconnected port LED[5]
WARNING: [Synth 8-3331] design CAM_Top has unconnected port LED[4]
WARNING: [Synth 8-3331] design CAM_Top has unconnected port LED[3]
WARNING: [Synth 8-3331] design CAM_Top has unconnected port LED[2]
WARNING: [Synth 8-3331] design CAM_Top has unconnected port LED[1]
WARNING: [Synth 8-3331] design CAM_Top has unconnected port LED[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1MQCBTK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1MQCBTK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design CAM_PS_Configure_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design CAM_PS_Configure_ps7_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 439.414 ; gain = 158.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[7] to constant 0 [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:113]
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[6] to constant 0 [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:113]
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[5] to constant 0 [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:113]
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[4] to constant 0 [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:113]
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[3] to constant 0 [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:113]
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[2] to constant 0 [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:113]
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[1] to constant 0 [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:113]
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[0] to constant 0 [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/bd/CAM_PS_Configure/hdl/CAM_PS_Configure_wrapper.v:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 439.414 ; gain = 158.242
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc] for cell 'CAM_PS_Configure_i/processing_system7_0'
Finished Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc] for cell 'CAM_PS_Configure_i/processing_system7_0'
Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp7/CAM_PS_Configure_axi_gpio_0_0_in_context.xdc] for cell 'CAM_PS_Configure_i/axi_gpio_0'
Finished Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp7/CAM_PS_Configure_axi_gpio_0_0_in_context.xdc] for cell 'CAM_PS_Configure_i/axi_gpio_0'
Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp8/CAM_PS_Configure_rst_ps7_0_100M_0_in_context.xdc] for cell 'CAM_PS_Configure_i/rst_ps7_0_100M'
Finished Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp8/CAM_PS_Configure_rst_ps7_0_100M_0_in_context.xdc] for cell 'CAM_PS_Configure_i/rst_ps7_0_100M'
Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp9/CAM_PS_Configure_auto_pc_0_in_context.xdc] for cell 'CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp9/CAM_PS_Configure_auto_pc_0_in_context.xdc] for cell 'CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp10/clk_gen_in_context.xdc] for cell 'CAM_7725/user_clock'
Finished Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp10/clk_gen_in_context.xdc] for cell 'CAM_7725/user_clock'
Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp11/blk_mem_gen_0_in_context.xdc] for cell 'CAM_7725/frame_buffer'
Finished Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp11/blk_mem_gen_0_in_context.xdc] for cell 'CAM_7725/frame_buffer'
Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/constrs/new/PL_Constrs.xdc]
Finished Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/constrs/new/PL_Constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/constrs/new/PL_Constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CAM_PS_Configure_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CAM_PS_Configure_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 803.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 803.730 ; gain = 522.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 803.730 ; gain = 522.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp6/CAM_PS_Configure_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for clk100. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp10/clk_gen_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100. (constraint file  E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/.Xil/Vivado-9044-ALEXYZHOV/dcp10/clk_gen_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for CAM_7725/frame_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CAM_7725/user_clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CAM_PS_Configure_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CAM_PS_Configure_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CAM_PS_Configure_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CAM_PS_Configure_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CAM_PS_Configure_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CAM_PS_Configure_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 803.730 ; gain = 522.559
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element addr_next_reg was removed.  [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/CAM_RGB565_Capture.v:55]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/VGA_Display.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 803.730 ; gain = 522.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CAM_RGB565_Capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGA_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CAM_7725/vga_display/vCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CAM_7725/frame_capture/addr_next_reg was removed.  [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/CAM_RGB565_Capture.v:55]
WARNING: [Synth 8-6014] Unused sequential element CAM_7725/vga_display/address_reg was removed.  [E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.srcs/sources_1/imports/new/VGA_Display.v:58]
WARNING: [Synth 8-3331] design CAM_PS_Configure_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design CAM_PS_Configure_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design CAM_PS_Configure_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design CAM_PS_Configure_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design CAM_PS_Configure_wrapper has unconnected port LED[7]
WARNING: [Synth 8-3331] design CAM_PS_Configure_wrapper has unconnected port LED[6]
WARNING: [Synth 8-3331] design CAM_PS_Configure_wrapper has unconnected port LED[5]
WARNING: [Synth 8-3331] design CAM_PS_Configure_wrapper has unconnected port LED[4]
WARNING: [Synth 8-3331] design CAM_PS_Configure_wrapper has unconnected port LED[3]
WARNING: [Synth 8-3331] design CAM_PS_Configure_wrapper has unconnected port LED[2]
WARNING: [Synth 8-3331] design CAM_PS_Configure_wrapper has unconnected port LED[1]
WARNING: [Synth 8-3331] design CAM_PS_Configure_wrapper has unconnected port LED[0]
WARNING: [Synth 8-3332] Sequential element (CAM_7725/frame_capture/addr_reg[1]) is unused and will be removed from module CAM_PS_Configure_wrapper.
WARNING: [Synth 8-3332] Sequential element (CAM_7725/frame_capture/addr_reg[0]) is unused and will be removed from module CAM_PS_Configure_wrapper.
WARNING: [Synth 8-3332] Sequential element (CAM_7725/frame_capture/din_latch_reg_reg[11]) is unused and will be removed from module CAM_PS_Configure_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 803.730 ; gain = 522.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CAM_PS_Configure_i/processing_system7_0/FCLK_CLK0' to pin 'CAM_PS_Configure_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'CAM_7725/user_clock/clk_out1' to pin 'CAM_7725/user_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'CAM_7725/user_clock/clk_out2' to pin 'CAM_7725/user_clock/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 803.730 ; gain = 522.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 814.590 ; gain = 533.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 815.863 ; gain = 534.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin CAM_PS_Configure_i:AXI_IO_0_tri_i[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 815.863 ; gain = 534.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 815.863 ; gain = 534.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 815.863 ; gain = 534.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 815.863 ; gain = 534.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 815.863 ; gain = 534.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 815.863 ; gain = 534.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |CAM_PS_Configure_auto_pc_0              |         1|
|2     |CAM_PS_Configure_axi_gpio_0_0           |         1|
|3     |CAM_PS_Configure_processing_system7_0_0 |         1|
|4     |CAM_PS_Configure_rst_ps7_0_100M_0       |         1|
|5     |clk_gen                                 |         1|
|6     |blk_mem_gen_0                           |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |CAM_PS_Configure_auto_pc_0              |     1|
|2     |CAM_PS_Configure_axi_gpio_0_0           |     1|
|3     |CAM_PS_Configure_processing_system7_0_0 |     1|
|4     |CAM_PS_Configure_rst_ps7_0_100M_0       |     1|
|5     |blk_mem_gen_0                           |     1|
|6     |clk_gen                                 |     1|
|7     |BUFG                                    |     1|
|8     |CARRY4                                  |    10|
|9     |LUT1                                    |     4|
|10    |LUT2                                    |     4|
|11    |LUT3                                    |     4|
|12    |LUT4                                    |    11|
|13    |LUT5                                    |    11|
|14    |LUT6                                    |    10|
|15    |FDRE                                    |   158|
|16    |IBUF                                    |    11|
|17    |IOBUF                                   |     2|
|18    |OBUF                                    |    14|
|19    |OBUFT                                   |     8|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+---------------------+------------------------------------+------+
|      |Instance             |Module                              |Cells |
+------+---------------------+------------------------------------+------+
|1     |top                  |                                    |   680|
|2     |  CAM_PS_Configure_i |CAM_PS_Configure                    |   418|
|3     |    ps7_0_axi_periph |CAM_PS_Configure_ps7_0_axi_periph_0 |   177|
|4     |      s00_couplers   |s00_couplers_imp_1MQCBTK            |   177|
|5     |  CAM_7725           |CAM_Top                             |   226|
|6     |    frame_capture    |CAM_RGB565_Capture                  |   118|
|7     |    vga_display      |VGA_Display                         |    94|
+------+---------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 815.863 ; gain = 534.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 815.863 ; gain = 170.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 815.863 ; gain = 534.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 818.246 ; gain = 548.180
INFO: [Common 17-1381] The checkpoint 'E:/Proj_ZYNQ/CAM_VGA/CAM_VGA.runs/synth_1/CAM_PS_Configure_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CAM_PS_Configure_wrapper_utilization_synth.rpt -pb CAM_PS_Configure_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 818.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 18:42:15 2018...
