#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xc550d0 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0xcf1f30_0 .var "clock", 0 0;
v0xcedca0_0 .net "decode_in_alu_out", 31 0, v0xce5fd0_0; 1 drivers
v0xcf22a0_0 .net "decode_in_forwardAD", 0 0, v0xcdffb0_0; 1 drivers
v0xcf2320_0 .net "decode_in_forwardBD", 0 0, v0xce00f0_0; 1 drivers
v0xcf23a0_0 .net "decode_in_instrD", 31 0, v0xcefcd0_0; 1 drivers
v0xcf2470_0 .net "decode_in_pc_plus_4", 31 0, v0xcefd50_0; 1 drivers
v0xcf2580_0 .net "decode_in_regWriteW", 0 0, v0xce34c0_0; 1 drivers
v0xcf2600_0 .net "decode_in_write_from_wb", 31 0, v0xce1f50_0; 1 drivers
v0xcf2710_0 .net "decode_in_write_register", 4 0, v0xce2ba0_0; 1 drivers
v0xcf2790_0 .net "decode_reg_in_clr", 0 0, L_0xcf78e0; 1 drivers
v0xcf2810_0 .net "decode_reg_in_enable", 0 0, v0xce0bb0_0; 1 drivers
v0xcf2890_0 .net "decode_reg_in_instr", 31 0, v0xcf00b0_0; 1 drivers
v0xcf2910_0 .net "decode_reg_in_pc_plus_4", 31 0, v0xcf1fb0_0; 1 drivers
v0xcf29e0_0 .net "execute_in_ALUControlE", 2 0, v0xce98e0_0; 1 drivers
v0xcf2ae0_0 .net "execute_in_ALUSrcE", 0 0, v0xce9b30_0; 1 drivers
v0xcf2b60_0 .net "execute_in_ForwardAE", 1 0, v0xce0050_0; 1 drivers
v0xcf2a60_0 .net "execute_in_ForwardBE", 1 0, v0xce01a0_0; 1 drivers
v0xcf2c70_0 .net "execute_in_ForwardExecVal", 31 0, v0xce4660_0; 1 drivers
v0xcf2d90_0 .net "execute_in_ForwardMemVal", 31 0, v0xce2960_0; 1 drivers
v0xcf2ea0_0 .net "execute_in_RdE", 4 0, v0xce9390_0; 1 drivers
v0xcf2cf0_0 .net "execute_in_RegDstE", 0 0, v0xce9a50_0; 1 drivers
v0xcf2fd0_0 .net "execute_in_RsE", 4 0, v0xce9ec0_0; 1 drivers
v0xcf2f20_0 .net "execute_in_RtE", 4 0, v0xce9420_0; 1 drivers
v0xcf31a0_0 .net "execute_in_SignImmE", 31 0, v0xce9540_0; 1 drivers
v0xcf3050_0 .net "execute_in_reg1", 31 0, v0xce9cf0_0; 1 drivers
v0xcf32f0_0 .net "execute_in_reg2", 31 0, v0xce9c00_0; 1 drivers
v0xcf3220_0 .net "execute_reg_in_alu_ctrl", 2 0, v0xcecd00_0; 1 drivers
v0xcf3450_0 .net "execute_reg_in_alu_src", 0 0, v0xcecdb0_0; 1 drivers
v0xcf3370_0 .net "execute_reg_in_clr", 0 0, v0xcce120_0; 1 drivers
v0xcf35c0_0 .net "execute_reg_in_instruction", 31 0, L_0xcf6800; 1 drivers
v0xcf34d0_0 .net "execute_reg_in_mem_to_reg", 0 0, v0xced270_0; 1 drivers
v0xcf3740_0 .net "execute_reg_in_mem_write", 0 0, v0xced2f0_0; 1 drivers
v0xcf3640_0 .net "execute_reg_in_rd1", 31 0, v0xcec150_0; 1 drivers
v0xcf36c0_0 .net "execute_reg_in_rd2", 31 0, v0xcec220_0; 1 drivers
v0xcf3850_0 .net "execute_reg_in_rdE", 4 0, L_0xcf7090; 1 drivers
v0xcf3a80_0 .net "execute_reg_in_reg_dst", 0 0, v0xced3f0_0; 1 drivers
v0xcf3960_0 .net "execute_reg_in_reg_write", 0 0, v0xced510_0; 1 drivers
v0xcf39e0_0 .net "execute_reg_in_rsD", 4 0, L_0xcf6eb0; 1 drivers
v0xcf3c40_0 .net "execute_reg_in_rtD", 4 0, L_0xcf6ff0; 1 drivers
v0xcf3cc0_0 .net "execute_reg_in_sign_immediate", 31 0, v0xcebb60_0; 1 drivers
v0xcf3b00_0 .net "execute_reg_in_syscall", 0 0, v0xced5c0_0; 1 drivers
v0xcf3b80_0 .net "fetch_in_branch", 0 0, L_0xcf6ca0; 1 drivers
v0xcf3f30_0 .net "fetch_in_branch_addr", 31 0, v0xceb750_0; 1 drivers
v0xcf3fb0_0 .net "fetch_in_enable", 0 0, v0xce0cd0_0; 1 drivers
v0xcf3d40_0 .net "fetch_in_jump", 0 0, v0xced080_0; 1 drivers
v0xcf41a0_0 .net "fetch_in_jump_addr", 31 0, L_0xcf76c0; 1 drivers
v0xcf4030_0 .net "fetch_in_jump_reg", 0 0, v0xced100_0; 1 drivers
v0xcec480_31 .array/port v0xcec480, 31;
v0xcf43a0_0 .net "fetch_in_jump_reg_adddr", 31 0, v0xcec480_31; 1 drivers
v0xcf4220_0 .net "hazard_in_MemWriteM", 0 0, v0xce5560_0; 1 drivers
v0xcf42a0_0 .net "hazard_in_MemtoRegE", 0 0, v0xce95c0_0; 1 drivers
v0xcf4320_0 .net "hazard_in_MemtoRegM", 0 0, v0xce5c10_0; 1 drivers
v0xcf45c0_0 .net "hazard_in_RegWriteE", 0 0, v0xce9830_0; 1 drivers
v0xcf4420_0 .net "hazard_in_RegWriteM", 0 0, v0xce5cc0_0; 1 drivers
v0xcf44a0_0 .net "hazard_in_RegWriteW", 0 0, v0xce3870_0; 1 drivers
v0xcf4800_0 .net "hazard_in_RsD", 4 0, L_0xcf6d00; 1 drivers
v0xcf4880_0 .net "hazard_in_RsE", 4 0, v0xce81a0_0; 1 drivers
v0xcf4640_0 .net "hazard_in_RtD", 4 0, L_0xcf6f50; 1 drivers
v0xcf4710_0 .net "hazard_in_RtE", 4 0, v0xce8320_0; 1 drivers
v0xcf4ae0_0 .net "hazard_in_RtM", 4 0, v0xce5410_0; 1 drivers
v0xcf4b60_0 .net "hazard_in_WriteRegE", 4 0, v0xce7fa0_0; 1 drivers
v0xcf4900_0 .net "hazard_in_WriteRegM", 4 0, L_0xcf79a0; 1 drivers
v0xcf49d0_0 .net "hazard_in_WriteRegW", 4 0, L_0xcf7df0; 1 drivers
v0xcf4de0_0 .net "hazard_in_branchD", 0 0, v0xcece60_0; 1 drivers
v0xcf4ef0_0 .net "memory_in_ForwardMM", 0 0, v0xce0240_0; 1 drivers
v0xcf4be0_0 .net "memory_in_MemToRegM", 0 0, v0xce5e30_0; 1 drivers
v0xcf4c60_0 .net "memory_in_MemWriteM", 0 0, v0xce5f50_0; 1 drivers
v0xcf4ce0_0 .net "memory_in_RegWriteM", 0 0, v0xce5b60_0; 1 drivers
v0xcf5190_0 .net "memory_in_WriteRegM", 4 0, v0xce6150_0; 1 drivers
v0xcf4f70_0 .net "memory_in_WritedataM", 31 0, v0xce5eb0_0; 1 drivers
v0xcf4ff0_0 .net "memory_in_instruction", 31 0, v0xce5ae0_0; 1 drivers
v0xcf50c0_0 .net "memory_in_resultW", 31 0, v0xce29e0_0; 1 drivers
v0xcf5450_0 .net "memory_in_syscall", 0 0, v0xce5a60_0; 1 drivers
v0xcf5210_0 .net "memory_reg_in_ALUOutput", 31 0, v0xce6570_0; 1 drivers
v0xcf5290_0 .net "memory_reg_in_WriteDataE", 31 0, v0xce8650_0; 1 drivers
v0xcf5360_0 .net "memory_reg_in_WriteRegE", 4 0, v0xce86d0_0; 1 drivers
v0xcf5730_0 .net "memory_reg_in_instruction", 31 0, v0xce96f0_0; 1 drivers
v0xcf54d0_0 .net "memory_reg_in_mem_to_reg", 0 0, v0xce9980_0; 1 drivers
v0xcf55a0_0 .net "memory_reg_in_mem_write", 0 0, v0xce9670_0; 1 drivers
v0xcf5670_0 .net "memory_reg_in_reg_write", 0 0, v0xce9770_0; 1 drivers
v0xcf5a80_0 .net "memory_reg_in_syscall", 0 0, v0xce9210_0; 1 drivers
v0xcf5800_0 .net "wb_in_ALUOutW", 31 0, v0xce36b0_0; 1 drivers
v0xcf5880_0 .net "wb_in_MemToRegW", 0 0, v0xce3560_0; 1 drivers
v0xcf5900_0 .net "wb_in_ReadDataW", 31 0, v0xce35e0_0; 1 drivers
v0xcf5980_0 .net "wb_in_WriteRegW", 4 0, v0xce37f0_0; 1 drivers
v0xcf5e00_0 .net "wb_in_a0", 31 0, v0xcebe70_0; 1 drivers
v0xcf5f10_0 .net "wb_in_instruction", 31 0, v0xce33f0_0; 1 drivers
v0xcf5b00_0 .net "wb_in_syscall", 0 0, v0xce39f0_0; 1 drivers
v0xcf5b80_0 .net "wb_in_v0", 31 0, v0xceca90_0; 1 drivers
v0xcf5c90_0 .net "wb_reg_in_ALUOut", 31 0, L_0xcf7a90; 1 drivers
v0xcf5d10_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0xcf7af0; 1 drivers
v0xcf6270_0 .net "wb_reg_in_RD", 31 0, v0xce4390_0; 1 drivers
v0xcf62f0_0 .net "wb_reg_in_RegWriteW", 0 0, L_0xcf7bb0; 1 drivers
v0xcf5fe0_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0xcf7940; 1 drivers
v0xcf60b0_0 .net "wb_reg_in_instruction", 31 0, L_0xcf7c10; 1 drivers
RS_0x7f0d803bab88 .resolv tri, L_0xcf7b50, L_0xcf7c70, C4<z>, C4<z>;
v0xcf6180_0 .net8 "wb_reg_in_syscall", 0 0, RS_0x7f0d803bab88; 2 drivers
S_0xcefdd0 .scope module, "fetch_module" "fetch" 2 131, 3 20, S_0xc550d0;
 .timescale 0 0;
v0xcf1590_0 .alias "branch", 0 0, v0xcf3b80_0;
v0xcf1610_0 .alias "branch_addr", 31 0, v0xcf3f30_0;
v0xcf1690_0 .net "clk", 0 0, v0xcf1f30_0; 1 drivers
v0xcf1710_0 .net "constant_four", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0xcf17c0_0 .alias "enable", 0 0, v0xcf3fb0_0;
v0xcf1890_0 .net "if_jump", 31 0, v0xcf11c0_0; 1 drivers
v0xcf19a0_0 .alias "instr", 31 0, v0xcf2890_0;
v0xcf1a70_0 .alias "jump", 0 0, v0xcf3d40_0;
v0xcf1b40_0 .alias "jump_addr", 31 0, v0xcf41a0_0;
v0xcf1c10_0 .net "jump_or_not", 31 0, v0xcf0d30_0; 1 drivers
v0xcf1c90_0 .alias "jump_reg", 0 0, v0xcf4030_0;
v0xcf1d10_0 .alias "jump_reg_addr", 31 0, v0xcf43a0_0;
v0xcf1de0_0 .net "pc", 31 0, v0xcf0920_0; 1 drivers
v0xcf1eb0_0 .net "pc_f", 31 0, v0xcf0520_0; 1 drivers
v0xcf1fb0_0 .var "pc_plus_4", 31 0;
v0xcf2030_0 .net "pc_plus_4_internal", 31 0, v0xcf1390_0; 1 drivers
E_0xceb930 .event edge, v0xcf0c90_0;
S_0xcf12a0 .scope module, "plus_4" "adder_four" 3 55, 4 11, S_0xcefdd0;
 .timescale 0 0;
v0xcf1390_0 .var "adder_out", 31 0;
v0xcf1440_0 .alias "in1", 31 0, v0xcf1eb0_0;
v0xcf1510_0 .alias "in2", 31 0, v0xcf1710_0;
S_0xcf0de0 .scope module, "jump_reg_mux" "mux" 3 56, 5 12, S_0xcefdd0;
 .timescale 0 0;
P_0xcf0ed8 .param/l "SIZE" 5 19, +C4<011111>;
v0xcf0fa0_0 .alias "ctrl", 0 0, v0xcf4030_0;
v0xcf1090_0 .alias "input_one", 31 0, v0xcf43a0_0;
v0xcf1110_0 .alias "input_zero", 31 0, v0xcf41a0_0;
v0xcf11c0_0 .var "out", 31 0;
E_0xcf0f50 .event edge, v0xced100_0, v0xceef20_0, v0xceea90_0;
S_0xcf09a0 .scope module, "jump_mux" "mux" 3 57, 5 12, S_0xcefdd0;
 .timescale 0 0;
P_0xcf0a98 .param/l "SIZE" 5 19, +C4<011111>;
v0xcf0b40_0 .alias "ctrl", 0 0, v0xcf3d40_0;
v0xcf0c10_0 .alias "input_one", 31 0, v0xcf1890_0;
v0xcf0c90_0 .alias "input_zero", 31 0, v0xcf2030_0;
v0xcf0d30_0 .var "out", 31 0;
E_0xcf0b10 .event edge, v0xced080_0, v0xcf0c90_0, v0xcf0c10_0;
S_0xcf05a0 .scope module, "next_pc" "mux" 3 58, 5 12, S_0xcefdd0;
 .timescale 0 0;
P_0xcef768 .param/l "SIZE" 5 19, +C4<011111>;
v0xcf0700_0 .alias "ctrl", 0 0, v0xcf3b80_0;
v0xcf07d0_0 .alias "input_one", 31 0, v0xcf3f30_0;
v0xcf08a0_0 .alias "input_zero", 31 0, v0xcf1c10_0;
v0xcf0920_0 .var "out", 31 0;
E_0xcf06d0 .event edge, v0xcea240_0, v0xcf08a0_0, v0xceb750_0;
S_0xcf02b0 .scope module, "so_fetch" "reg_f" 3 59, 6 12, S_0xcefdd0;
 .timescale 0 0;
v0xcf03a0_0 .alias "clk", 0 0, v0xcf1690_0;
v0xcf0420_0 .alias "enable", 0 0, v0xcf3fb0_0;
v0xcf04a0_0 .alias "in1", 31 0, v0xcf1de0_0;
v0xcf0520_0 .var "out1", 31 0;
S_0xcefec0 .scope module, "instr_mem" "instruction_memory" 3 61, 7 11, S_0xcefdd0;
 .timescale 0 0;
v0xceffb0_0 .alias "addr", 31 0, v0xcf1eb0_0;
v0xcf0030_0 .var/i "i", 31 0;
v0xcf00b0_0 .var "instruction", 31 0;
v0xcf0130 .array "memory", 1052672 1048576, 31 0;
v0xcf01b0_0 .var "real_addr", 31 0;
v0xcf0230_0 .var "set", 0 0;
E_0xcece30 .event edge, v0xceffb0_0;
S_0xcef670 .scope module, "reg_d_module" "reg_d" 2 139, 8 15, S_0xc550d0;
 .timescale 0 0;
v0xcefa50_0 .alias "clk", 0 0, v0xcf1690_0;
v0xcefad0_0 .alias "clr", 0 0, v0xcf2790_0;
v0xcefb50_0 .alias "enable", 0 0, v0xcf2810_0;
v0xcefbd0_0 .alias "in1", 31 0, v0xcf2890_0;
v0xcefc50_0 .alias "in2", 31 0, v0xcf2910_0;
v0xcefcd0_0 .var "out1", 31 0;
v0xcefd50_0 .var "out2", 31 0;
S_0xce9d70 .scope module, "decode_module" "decode" 2 143, 9 53, S_0xc550d0;
 .timescale 0 0;
L_0xcf6890 .functor NOT 1, v0xcf1f30_0, C4<0>, C4<0>, C4<0>;
L_0xcf6800 .functor BUFZ 32, v0xcefcd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xcf78e0 .functor BUFZ 1, L_0xcf6ca0, C4<0>, C4<0>, C4<0>;
v0xced6f0_0 .net *"_s14", 29 0, L_0xcf6ad0; 1 drivers
v0xced770_0 .net *"_s16", 1 0, C4<00>; 1 drivers
v0xced7f0_0 .net *"_s31", 25 0, L_0xcf71a0; 1 drivers
v0xced870_0 .net *"_s32", 31 0, L_0xcf7240; 1 drivers
v0xced920_0 .net *"_s35", 5 0, C4<000000>; 1 drivers
v0xced9c0_0 .net *"_s36", 31 0, L_0xcf74f0; 1 drivers
v0xceda60_0 .net *"_s38", 29 0, L_0xcf7400; 1 drivers
v0xcedb00_0 .net *"_s40", 1 0, C4<00>; 1 drivers
v0xcedba0_0 .alias "alu_out", 31 0, v0xcedca0_0;
v0xcedc20_0 .alias "clk", 0 0, v0xcf1690_0;
v0xcedd30_0 .net "equalD_rs_input", 31 0, v0xceadb0_0; 1 drivers
v0xceddb0_0 .net "equalD_rt_input", 31 0, v0xcea8c0_0; 1 drivers
v0xcede30_0 .net "equals_output", 0 0, v0xcea3f0_0; 1 drivers
v0xcedf00_0 .alias "forwardAD", 0 0, v0xcf22a0_0;
v0xcee050_0 .alias "forwardBD", 0 0, v0xcf2320_0;
v0xcee120_0 .alias "instrD", 31 0, v0xcf23a0_0;
v0xcedf80_0 .net "jal", 0 0, v0xcecfb0_0; 1 drivers
v0xcee250_0 .net "jal_address", 31 0, v0xceb400_0; 1 drivers
v0xcee370_0 .net "memRead", 0 0, v0xced180_0; 1 drivers
v0xcee3f0_0 .alias "out1", 0 0, v0xcf3b00_0;
v0xcee520_0 .alias "out10", 20 16, v0xcf3c40_0;
v0xcee5a0_0 .alias "out11", 15 11, v0xcf3850_0;
v0xcee470_0 .alias "out12", 31 0, v0xcf3cc0_0;
v0xcee6e0_0 .alias "out13", 0 0, v0xcf3740_0;
v0xcee830_0 .alias "out14", 31 0, v0xcf3f30_0;
v0xcee8b0_0 .alias "out15", 0 0, v0xcf3b80_0;
v0xcee760_0 .alias "out15a", 0 0, v0xcf2790_0;
v0xceea10_0 .alias "out16", 0 0, v0xcf3d40_0;
v0xcee930_0 .alias "out17", 0 0, v0xcf4030_0;
v0xceeb80_0 .alias "out18", 0 0, v0xcf4de0_0;
v0xceea90_0 .alias "out19", 31 0, v0xcf43a0_0;
v0xceed00_0 .alias "out1a", 31 0, v0xcf35c0_0;
v0xceec00_0 .alias "out1b", 31 0, v0xcf5e00_0;
v0xceec80_0 .alias "out1c", 31 0, v0xcf5b80_0;
v0xceeea0_0 .alias "out2", 0 0, v0xcf3960_0;
v0xceef20_0 .alias "out20", 31 0, v0xcf41a0_0;
v0xceed80_0 .alias "out21", 25 21, v0xcf4800_0;
v0xceee00_0 .alias "out22", 20 16, v0xcf4640_0;
v0xcef0e0_0 .alias "out3", 0 0, v0xcf34d0_0;
v0xcef160_0 .alias "out4", 2 0, v0xcf3220_0;
v0xceefa0_0 .alias "out5", 0 0, v0xcf3450_0;
v0xcef330_0 .alias "out6", 0 0, v0xcf3a80_0;
v0xcef1e0_0 .alias "out7", 31 0, v0xcf3640_0;
v0xcef260_0 .alias "out8", 31 0, v0xcf36c0_0;
v0xcef520_0 .alias "out9", 25 21, v0xcf39e0_0;
v0xcef5a0_0 .alias "pc_plus_4_decoded", 31 0, v0xcf2470_0;
v0xcef3b0_0 .alias "regWriteW", 0 0, v0xcf2580_0;
v0xcef480_0 .net "write_data", 31 0, v0xceb220_0; 1 drivers
v0xcef7b0_0 .alias "write_from_wb", 31 0, v0xcf2600_0;
v0xcef830_0 .alias "write_register", 4 0, v0xcf2710_0;
L_0xcf66c0 .part v0xcefcd0_0, 26, 6;
L_0xcf6760 .part v0xcefcd0_0, 0, 6;
L_0xcf68f0 .part v0xcefcd0_0, 21, 5;
L_0xcf6990 .part v0xcefcd0_0, 16, 5;
L_0xcf6a30 .part v0xcefcd0_0, 0, 16;
L_0xcf6ad0 .part v0xcebb60_0, 0, 30;
L_0xcf6c00 .concat [ 2 30 0 0], C4<00>, L_0xcf6ad0;
L_0xcf6d00 .part v0xcefcd0_0, 21, 5;
L_0xcf6eb0 .part v0xcefcd0_0, 21, 5;
L_0xcf6f50 .part v0xcefcd0_0, 16, 5;
L_0xcf6ff0 .part v0xcefcd0_0, 16, 5;
L_0xcf7090 .part v0xcefcd0_0, 11, 5;
L_0xcf71a0 .part v0xcefcd0_0, 0, 26;
L_0xcf7240 .concat [ 26 6 0 0], L_0xcf71a0, C4<000000>;
L_0xcf7400 .part L_0xcf7240, 0, 30;
L_0xcf74f0 .concat [ 2 30 0 0], C4<00>, L_0xcf7400;
L_0xcf76c0 .arith/sum 32, L_0xcf74f0, v0xcefd50_0;
S_0xcecc10 .scope module, "controller" "control" 9 105, 10 23, S_0xce9d70;
 .timescale 0 0;
v0xcecd00_0 .var "aluOp", 2 0;
v0xcecdb0_0 .var "aluSrc", 0 0;
v0xcece60_0 .var "branch", 0 0;
v0xcecf30_0 .net "funcCode", 5 0, L_0xcf6760; 1 drivers
v0xcecfb0_0 .var "jal", 0 0;
v0xced080_0 .var "jump", 0 0;
v0xced100_0 .var "jumpRegister", 0 0;
v0xced180_0 .var "memRead", 0 0;
v0xced270_0 .var "memToReg", 0 0;
v0xced2f0_0 .var "memWrite", 0 0;
v0xced370_0 .net "opcode", 31 26, L_0xcf66c0; 1 drivers
v0xced3f0_0 .var "regDst", 0 0;
v0xced510_0 .var "regWrite", 0 0;
v0xced5c0_0 .var "syscall", 0 0;
E_0xcead80 .event edge, v0xced370_0, v0xcecf30_0;
S_0xcebc10 .scope module, "regs" "registers" 9 106, 11 22, S_0xce9d70;
 .timescale 0 0;
v0xcebe70_0 .var "a0", 31 0;
v0xcebf60_0 .net "clk", 0 0, L_0xcf6890; 1 drivers
v0xcec000_0 .var/i "i", 31 0;
v0xcec0a0_0 .alias "jal", 0 0, v0xcedf80_0;
v0xcec150_0 .var "read1", 31 0;
v0xcec220_0 .var "read2", 31 0;
v0xcec330_0 .net "reg1", 25 21, L_0xcf68f0; 1 drivers
v0xcec3b0_0 .net "reg2", 20 16, L_0xcf6990; 1 drivers
v0xcec480 .array "reg_mem", 0 31, 31 0;
v0xceca10_0 .alias "reg_write", 0 0, v0xcf2580_0;
v0xceca90_0 .var "v0", 31 0;
v0xcecb10_0 .alias "write_data", 31 0, v0xcef480_0;
v0xcecb90_0 .alias "write_reg", 4 0, v0xcf2710_0;
E_0xcebd00/0 .event edge, v0xceb030_0, v0xceb220_0, v0xce34c0_0, v0xce2ba0_0;
v0xcec480_0 .array/port v0xcec480, 0;
v0xcec480_1 .array/port v0xcec480, 1;
v0xcec480_2 .array/port v0xcec480, 2;
E_0xcebd00/1 .event edge, v0xcec330_0, v0xcec480_0, v0xcec480_1, v0xcec480_2;
v0xcec480_3 .array/port v0xcec480, 3;
v0xcec480_4 .array/port v0xcec480, 4;
v0xcec480_5 .array/port v0xcec480, 5;
v0xcec480_6 .array/port v0xcec480, 6;
E_0xcebd00/2 .event edge, v0xcec480_3, v0xcec480_4, v0xcec480_5, v0xcec480_6;
v0xcec480_7 .array/port v0xcec480, 7;
v0xcec480_8 .array/port v0xcec480, 8;
v0xcec480_9 .array/port v0xcec480, 9;
v0xcec480_10 .array/port v0xcec480, 10;
E_0xcebd00/3 .event edge, v0xcec480_7, v0xcec480_8, v0xcec480_9, v0xcec480_10;
v0xcec480_11 .array/port v0xcec480, 11;
v0xcec480_12 .array/port v0xcec480, 12;
v0xcec480_13 .array/port v0xcec480, 13;
v0xcec480_14 .array/port v0xcec480, 14;
E_0xcebd00/4 .event edge, v0xcec480_11, v0xcec480_12, v0xcec480_13, v0xcec480_14;
v0xcec480_15 .array/port v0xcec480, 15;
v0xcec480_16 .array/port v0xcec480, 16;
v0xcec480_17 .array/port v0xcec480, 17;
v0xcec480_18 .array/port v0xcec480, 18;
E_0xcebd00/5 .event edge, v0xcec480_15, v0xcec480_16, v0xcec480_17, v0xcec480_18;
v0xcec480_19 .array/port v0xcec480, 19;
v0xcec480_20 .array/port v0xcec480, 20;
v0xcec480_21 .array/port v0xcec480, 21;
v0xcec480_22 .array/port v0xcec480, 22;
E_0xcebd00/6 .event edge, v0xcec480_19, v0xcec480_20, v0xcec480_21, v0xcec480_22;
v0xcec480_23 .array/port v0xcec480, 23;
v0xcec480_24 .array/port v0xcec480, 24;
v0xcec480_25 .array/port v0xcec480, 25;
v0xcec480_26 .array/port v0xcec480, 26;
E_0xcebd00/7 .event edge, v0xcec480_23, v0xcec480_24, v0xcec480_25, v0xcec480_26;
v0xcec480_27 .array/port v0xcec480, 27;
v0xcec480_28 .array/port v0xcec480, 28;
v0xcec480_29 .array/port v0xcec480, 29;
v0xcec480_30 .array/port v0xcec480, 30;
E_0xcebd00/8 .event edge, v0xcec480_27, v0xcec480_28, v0xcec480_29, v0xcec480_30;
E_0xcebd00/9 .event edge, v0xcec480_31, v0xcec3b0_0;
E_0xcebd00 .event/or E_0xcebd00/0, E_0xcebd00/1, E_0xcebd00/2, E_0xcebd00/3, E_0xcebd00/4, E_0xcebd00/5, E_0xcebd00/6, E_0xcebd00/7, E_0xcebd00/8, E_0xcebd00/9;
S_0xceb960 .scope module, "signs" "sign_extend" 9 107, 12 11, S_0xce9d70;
 .timescale 0 0;
v0xcebaa0_0 .net "in", 15 0, L_0xcf6a30; 1 drivers
v0xcebb60_0 .var "out", 31 0;
E_0xceba50 .event edge, v0xcebaa0_0;
S_0xceb5f0 .scope module, "add_for_branch" "adder" 9 108, 13 11, S_0xce9d70;
 .timescale 0 0;
v0xceb750_0 .var "adder_out", 31 0;
v0xceb810_0 .net "in1", 31 0, L_0xcf6c00; 1 drivers
v0xceb8b0_0 .alias "in2", 31 0, v0xcf2470_0;
E_0xceb6e0 .event edge, v0xceb810_0;
S_0xceb2a0 .scope module, "add_for_jal" "adder" 9 109, 13 11, S_0xce9d70;
 .timescale 0 0;
v0xceb400_0 .var "adder_out", 31 0;
v0xceb4d0_0 .alias "in1", 31 0, v0xcf2470_0;
v0xceb550_0 .net "in2", 31 0, C4<00000000000000000000000000000100>; 1 drivers
E_0xceb390 .event edge, v0xceb4d0_0;
S_0xceae90 .scope module, "write_mux" "mux" 9 110, 5 12, S_0xce9d70;
 .timescale 0 0;
P_0xceaf88 .param/l "SIZE" 5 19, +C4<011111>;
v0xceb030_0 .alias "ctrl", 0 0, v0xcedf80_0;
v0xceb0b0_0 .alias "input_one", 31 0, v0xcee250_0;
v0xceb150_0 .alias "input_zero", 31 0, v0xcf2600_0;
v0xceb220_0 .var "out", 31 0;
E_0xceb000 .event edge, v0xceb030_0, v0xce1f50_0, v0xceb0b0_0;
S_0xcea9a0 .scope module, "rd1_mux" "mux" 9 111, 5 12, S_0xce9d70;
 .timescale 0 0;
P_0xceaa98 .param/l "SIZE" 5 19, +C4<011111>;
v0xceab40_0 .alias "ctrl", 0 0, v0xcf22a0_0;
v0xceabf0_0 .alias "input_one", 31 0, v0xcedca0_0;
v0xcead00_0 .alias "input_zero", 31 0, v0xcf3640_0;
v0xceadb0_0 .var "out", 31 0;
E_0xceab10 .event edge, v0xcdffb0_0, v0xce9190_0, v0xce4100_0;
S_0xcea570 .scope module, "rd2_mux" "mux" 9 112, 5 12, S_0xce9d70;
 .timescale 0 0;
P_0xcea668 .param/l "SIZE" 5 19, +C4<011111>;
v0xcea6e0_0 .alias "ctrl", 0 0, v0xcf2320_0;
v0xcea790_0 .alias "input_one", 31 0, v0xcedca0_0;
v0xcea810_0 .alias "input_zero", 31 0, v0xcf36c0_0;
v0xcea8c0_0 .var "out", 31 0;
E_0xce79f0 .event edge, v0xce00f0_0, v0xce9290_0, v0xce4100_0;
S_0xcea2c0 .scope module, "branch_logic" "equals" 9 113, 14 10, S_0xce9d70;
 .timescale 0 0;
P_0xce7dc8 .param/l "SIZE" 14 20, +C4<011111>;
v0xcea3f0_0 .var "equal_inputs", 0 0;
v0xcea470_0 .alias "input_0", 31 0, v0xcedd30_0;
v0xcea4f0_0 .alias "input_1", 31 0, v0xceddb0_0;
E_0xce6d00 .event edge, v0xcea470_0, v0xcea4f0_0;
S_0xcea050 .scope module, "branch_and" "and_gate" 9 114, 15 11, S_0xce9d70;
 .timescale 0 0;
L_0xcf6ca0 .functor AND 1, v0xcea3f0_0, v0xcece60_0, C4<1>, C4<1>;
v0xcea140_0 .alias "a", 0 0, v0xcede30_0;
v0xcea1c0_0 .alias "b", 0 0, v0xcf4de0_0;
v0xcea240_0 .alias "c", 0 0, v0xcf3b80_0;
S_0xce8970 .scope module, "reg_e_module" "reg_e" 2 155, 16 43, S_0xc550d0;
 .timescale 0 0;
v0xce8a60_0 .alias "clk", 0 0, v0xcf1690_0;
v0xce8ae0_0 .alias "clr", 0 0, v0xcf3370_0;
v0xce8b90_0 .alias "in1", 0 0, v0xcf3b00_0;
v0xce8c10_0 .alias "in10", 20 16, v0xcf3c40_0;
v0xce8cc0_0 .alias "in11", 15 11, v0xcf3850_0;
v0xce8d40_0 .alias "in12", 31 0, v0xcf3cc0_0;
v0xce8dc0_0 .alias "in13", 0 0, v0xcf3740_0;
v0xce8e40_0 .alias "in16", 31 0, v0xcf35c0_0;
v0xce8f10_0 .alias "in2", 0 0, v0xcf3960_0;
v0xce8f90_0 .alias "in3", 0 0, v0xcf34d0_0;
v0xce9010_0 .alias "in4", 2 0, v0xcf3220_0;
v0xce9090_0 .alias "in5", 0 0, v0xcf3450_0;
v0xce9110_0 .alias "in6", 0 0, v0xcf3a80_0;
v0xce9190_0 .alias "in7", 31 0, v0xcf3640_0;
v0xce9290_0 .alias "in8", 31 0, v0xcf36c0_0;
v0xce9310_0 .alias "in9", 25 21, v0xcf39e0_0;
v0xce9210_0 .var "out1", 0 0;
v0xce9420_0 .var "out10", 20 16;
v0xce9390_0 .var "out11", 15 11;
v0xce9540_0 .var "out12", 31 0;
v0xce9670_0 .var "out13", 0 0;
v0xce96f0_0 .var "out16", 31 0;
v0xce95c0_0 .var "out17", 0 0;
v0xce9830_0 .var "out18", 0 0;
v0xce9770_0 .var "out2", 0 0;
v0xce9980_0 .var "out3", 0 0;
v0xce98e0_0 .var "out4", 2 0;
v0xce9b30_0 .var "out5", 0 0;
v0xce9a50_0 .var "out6", 0 0;
v0xce9cf0_0 .var "out7", 31 0;
v0xce9c00_0 .var "out8", 31 0;
v0xce9ec0_0 .var "out9", 25 21;
S_0xce6290 .scope module, "execute_module" "execute" 2 164, 17 3, S_0xc550d0;
 .timescale 0 0;
v0xce7970_0 .alias "ALUControlE", 2 0, v0xcf29e0_0;
v0xce7a20_0 .alias "ALUOutput", 31 0, v0xcf5210_0;
v0xce7af0_0 .alias "ALUSrcE", 0 0, v0xcf2ae0_0;
v0xce7b70_0 .alias "ForwardAE", 1 0, v0xcf2b60_0;
v0xce7c70_0 .alias "ForwardBE", 1 0, v0xcf2a60_0;
v0xce7d40_0 .alias "ForwardExecVal", 31 0, v0xcf2c70_0;
v0xce7e00_0 .net "ForwardHandlingReg2ALU", 31 0, v0xce6f40_0; 1 drivers
v0xce7ed0_0 .alias "ForwardMemVal", 31 0, v0xcf2d90_0;
v0xce7fa0_0 .var "Hazard_WriteRegE", 4 0;
v0xce8020_0 .alias "RdE", 4 0, v0xcf2ea0_0;
v0xce80a0_0 .alias "RegDstE", 0 0, v0xcf2cf0_0;
v0xce8120_0 .alias "RsE", 4 0, v0xcf2fd0_0;
v0xce81a0_0 .var "RsEHazard", 4 0;
v0xce8220_0 .alias "RtE", 4 0, v0xcf2f20_0;
v0xce8320_0 .var "RtEHazard", 4 0;
v0xce83a0_0 .alias "SignImmE", 31 0, v0xcf31a0_0;
v0xce82a0_0 .net "SrcAE", 31 0, v0xce7490_0; 1 drivers
v0xce8530_0 .net "SrcBE", 31 0, v0xce69b0_0; 1 drivers
v0xce8650_0 .var "WriteDataE", 31 0;
v0xce86d0_0 .var "WriteRegE", 4 0;
v0xce85b0_0 .net "WriteRegE_internal", 4 0, v0xce78c0_0; 1 drivers
v0xce8800_0 .alias "reg1", 31 0, v0xcf3050_0;
v0xce8780_0 .alias "reg2", 31 0, v0xcf32f0_0;
E_0xce4580 .event edge, v0xce6910_0, v0xce78c0_0, v0xce8120_0, v0xce50d0_0;
S_0xce7510 .scope module, "MuxWriteRegE" "mux" 17 47, 5 12, S_0xce6290;
 .timescale 0 0;
P_0xce7608 .param/l "SIZE" 5 19, +C4<0100>;
v0xce76b0_0 .alias "ctrl", 0 0, v0xcf2cf0_0;
v0xce7770_0 .alias "input_one", 4 0, v0xcf2ea0_0;
v0xce7810_0 .alias "input_zero", 4 0, v0xcf2f20_0;
v0xce78c0_0 .var "out", 4 0;
E_0xce7680 .event edge, v0xce76b0_0, v0xce50d0_0, v0xce7770_0;
S_0xce6ff0 .scope module, "Mux3SrcAE" "mux3" 17 48, 18 13, S_0xce6290;
 .timescale 0 0;
P_0xce70e8 .param/l "SIZE" 18 21, +C4<011111>;
v0xce71c0_0 .alias "ctrl", 1 0, v0xcf2b60_0;
v0xce7270_0 .alias "input_00", 31 0, v0xcf3050_0;
v0xce72f0_0 .alias "input_01", 31 0, v0xcf2d90_0;
v0xce73c0_0 .alias "input_10", 31 0, v0xcf2c70_0;
v0xce7490_0 .var "out", 31 0;
E_0xce7160 .event edge, v0xce0050_0, v0xce7270_0, v0xce2960_0, v0xce4660_0;
S_0xce6a90 .scope module, "Mux3SrcBe" "mux3" 17 49, 18 13, S_0xce6290;
 .timescale 0 0;
P_0xce6b88 .param/l "SIZE" 18 21, +C4<011111>;
v0xce6c60_0 .alias "ctrl", 1 0, v0xcf2a60_0;
v0xce6d30_0 .alias "input_00", 31 0, v0xcf32f0_0;
v0xce6db0_0 .alias "input_01", 31 0, v0xcf2d90_0;
v0xce6e60_0 .alias "input_10", 31 0, v0xcf2c70_0;
v0xce6f40_0 .var "out", 31 0;
E_0xce6c00 .event edge, v0xce01a0_0, v0xce6d30_0, v0xce2960_0, v0xce4660_0;
S_0xce6650 .scope module, "MuxSrcBE" "mux" 17 50, 5 12, S_0xce6290;
 .timescale 0 0;
P_0xce48e8 .param/l "SIZE" 5 19, +C4<011111>;
v0xce67b0_0 .alias "ctrl", 0 0, v0xcf2ae0_0;
v0xce6870_0 .alias "input_one", 31 0, v0xcf31a0_0;
v0xce6910_0 .alias "input_zero", 31 0, v0xce7e00_0;
v0xce69b0_0 .var "out", 31 0;
E_0xce6780 .event edge, v0xce67b0_0, v0xce6910_0, v0xce6870_0;
S_0xce6380 .scope module, "ALUE" "alu" 17 51, 19 13, S_0xce6290;
 .timescale 0 0;
v0xce6080_0 .alias "aluop", 2 0, v0xcf29e0_0;
v0xce6470_0 .alias "read_data1", 31 0, v0xce82a0_0;
v0xce64f0_0 .alias "read_data2", 31 0, v0xce8530_0;
v0xce6570_0 .var "result", 31 0;
E_0xce6050 .event edge, v0xce6080_0, v0xce6470_0, v0xce64f0_0;
S_0xce5320 .scope module, "reg_m_module" "reg_m" 2 171, 20 30, S_0xc550d0;
 .timescale 0 0;
v0xce50d0_0 .alias "RtE", 4 0, v0xcf2f20_0;
v0xce5410_0 .var "RtM", 4 0;
v0xce5490_0 .alias "clk", 0 0, v0xcf1690_0;
v0xce5560_0 .var "hazard_in_MemWriteM", 0 0;
v0xce5610_0 .alias "in1", 0 0, v0xcf5a80_0;
v0xce5690_0 .alias "in10", 31 0, v0xcf5730_0;
v0xce5710_0 .alias "in2", 0 0, v0xcf5670_0;
v0xce5790_0 .alias "in3", 0 0, v0xcf54d0_0;
v0xce5860_0 .alias "in4", 0 0, v0xcf55a0_0;
v0xce58e0_0 .alias "in5", 31 0, v0xcf5210_0;
v0xce5960_0 .alias "in6", 31 0, v0xcf5290_0;
v0xce59e0_0 .alias "in7", 4 0, v0xcf5360_0;
v0xce5a60_0 .var "out1", 0 0;
v0xce5ae0_0 .var "out10", 31 0;
v0xce5c10_0 .var "out11", 0 0;
v0xce5cc0_0 .var "out12", 0 0;
v0xce5b60_0 .var "out2", 0 0;
v0xce5e30_0 .var "out3", 0 0;
v0xce5f50_0 .var "out4", 0 0;
v0xce5fd0_0 .var "out5", 31 0;
v0xce5eb0_0 .var "out6", 31 0;
v0xce6150_0 .var "out7", 4 0;
S_0xce3b50 .scope module, "memory_module" "memory" 2 179, 21 30, S_0xc550d0;
 .timescale 0 0;
L_0xcf7940 .functor BUFZ 5, v0xce6150_0, C4<00000>, C4<00000>, C4<00000>;
L_0xcf79a0 .functor BUFZ 5, v0xce6150_0, C4<00000>, C4<00000>, C4<00000>;
L_0xcf7a90 .functor BUFZ 32, v0xce5fd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xcf7af0 .functor BUFZ 1, v0xce5e30_0, C4<0>, C4<0>, C4<0>;
L_0xcf7b50 .functor BUFZ 1, v0xce5a60_0, C4<0>, C4<0>, C4<0>;
L_0xcf7bb0 .functor BUFZ 1, v0xce5b60_0, C4<0>, C4<0>, C4<0>;
L_0xcf7c10 .functor BUFZ 32, v0xce5ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xcf7c70 .functor BUFZ 1, v0xce5a60_0, C4<0>, C4<0>, C4<0>;
v0xce4500_0 .alias "ALUOutM", 31 0, v0xcedca0_0;
v0xce45b0_0 .alias "ALUOutW", 31 0, v0xcf5c90_0;
v0xce4660_0 .var "ALUOut_forwarded", 31 0;
v0xce46e0_0 .alias "ForwardMM", 0 0, v0xcf4ef0_0;
v0xce47e0_0 .alias "MemToRegM", 0 0, v0xcf4be0_0;
v0xce4860_0 .alias "MemWriteM", 0 0, v0xcf4c60_0;
v0xce4920_0 .alias "MemtoRegM_out", 0 0, v0xcf5d10_0;
v0xce49a0_0 .alias "RD", 31 0, v0xcf6270_0;
v0xce4ac0_0 .alias "RegWriteM", 0 0, v0xcf4ce0_0;
v0xce4b40_0 .alias "RegWriteW", 0 0, v0xcf62f0_0;
v0xce4bc0_0 .alias "ResultW", 31 0, v0xcf50c0_0;
v0xce4c40_0 .alias "WriteDataM", 31 0, v0xcf4f70_0;
v0xce4cc0_0 .net "WriteDataMuxOut", 31 0, v0xce3f10_0; 1 drivers
v0xce4d90_0 .alias "WriteRegM", 4 0, v0xcf5190_0;
v0xce4e90_0 .alias "WriteRegM_out", 4 0, v0xcf5fe0_0;
v0xce4f10_0 .alias "WriteRegM_out_hazard", 4 0, v0xcf4900_0;
v0xce4e10_0 .alias "instruction", 31 0, v0xcf4ff0_0;
v0xce5050_0 .alias "instruction_out", 31 0, v0xcf60b0_0;
v0xce5170_0 .alias "syscall", 0 0, v0xcf5450_0;
v0xce51f0_0 .alias "syscall_out", 0 0, v0xcf6180_0;
E_0xce2dd0 .event edge, v0xce4100_0;
S_0xce3fc0 .scope module, "my_data_memory" "data_memory" 21 53, 22 13, S_0xce3b50;
 .timescale 0 0;
v0xce4100_0 .alias "address", 31 0, v0xcedca0_0;
v0xce41c0 .array "data_mem", 2147483644 2147418112, 31 0;
v0xce4240_0 .var/i "i", 31 0;
v0xce42e0_0 .alias "mem_write", 0 0, v0xcf4c60_0;
v0xce4390_0 .var "read_data", 31 0;
v0xce4440_0 .alias "write_data", 31 0, v0xce4cc0_0;
E_0xce40b0 .event edge, v0xce4100_0, v0xce42e0_0;
S_0xce3c60 .scope module, "forwardMM_mux" "mux" 21 54, 5 12, S_0xce3b50;
 .timescale 0 0;
P_0xce2a68 .param/l "SIZE" 5 19, +C4<011111>;
v0xce38f0_0 .alias "ctrl", 0 0, v0xcf4ef0_0;
v0xce3e10_0 .alias "input_one", 31 0, v0xcf50c0_0;
v0xce3e90_0 .alias "input_zero", 31 0, v0xcf4f70_0;
v0xce3f10_0 .var "out", 31 0;
E_0xce27a0 .event edge, v0xce0240_0, v0xce3e90_0, v0xce29e0_0;
S_0xce2eb0 .scope module, "reg_w_module" "reg_w" 2 186, 23 23, S_0xc550d0;
 .timescale 0 0;
v0xce2fd0_0 .alias "clk", 0 0, v0xcf1690_0;
v0xce3080_0 .alias "in2", 0 0, v0xcf62f0_0;
v0xce3100_0 .alias "in3", 0 0, v0xcf5d10_0;
v0xce3180_0 .alias "in4", 31 0, v0xcf6270_0;
v0xce3230_0 .alias "in5", 31 0, v0xcf5c90_0;
v0xce32b0_0 .alias "in6", 4 0, v0xcf5fe0_0;
v0xce3350_0 .alias "instruction_in", 31 0, v0xcf60b0_0;
v0xce33f0_0 .var "instruction_out", 31 0;
v0xce34c0_0 .var "out2", 0 0;
v0xce3560_0 .var "out3", 0 0;
v0xce35e0_0 .var "out4", 31 0;
v0xce36b0_0 .var "out5", 31 0;
v0xce37f0_0 .var "out6", 4 0;
v0xce3870_0 .var "out7", 0 0;
v0xce3970_0 .alias "syscall_in", 0 0, v0xcf6180_0;
v0xce39f0_0 .var "syscall_out", 0 0;
E_0xce2fa0 .event posedge, v0xce1810_0;
S_0xce1ad0 .scope module, "wb_module" "writeback" 2 193, 24 18, S_0xc550d0;
 .timescale 0 0;
L_0xcf7df0 .functor BUFZ 5, v0xce37f0_0, C4<00000>, C4<00000>, C4<00000>;
v0xce2680_0 .alias "ALUOutW", 31 0, v0xcf5800_0;
v0xce2720_0 .alias "MemToRegW", 0 0, v0xcf5880_0;
v0xce27d0_0 .alias "ReadDataW", 31 0, v0xcf5900_0;
v0xce2880_0 .alias "ResultW", 31 0, v0xcf2600_0;
v0xce2960_0 .var "ResultW_forwarded", 31 0;
v0xce29e0_0 .var "ResultW_forwardedMM", 31 0;
v0xce2aa0_0 .alias "WriteRegW", 4 0, v0xcf5980_0;
v0xce2b20_0 .alias "WriteRegW_out", 4 0, v0xcf49d0_0;
v0xce2ba0_0 .var "WriteRegW_out_toRegisters", 4 0;
v0xce2c20_0 .alias "a0", 31 0, v0xcf5e00_0;
v0xce2ca0_0 .alias "instruction_in", 31 0, v0xcf5f10_0;
v0xce2d50_0 .alias "syscall_in", 0 0, v0xcf5b00_0;
v0xce2e00_0 .alias "v0", 31 0, v0xcf5b80_0;
E_0xce0170 .event edge, v0xce2aa0_0, v0xce1f50_0;
S_0xce2000 .scope module, "my_sys_call" "system_call" 24 34, 25 11, S_0xce1ad0;
 .timescale 0 0;
v0xce21b0_0 .alias "a0", 31 0, v0xcf5e00_0;
v0xce2270_0 .var/i "clk_counter", 31 0;
v0xce2310_0 .alias "instruction", 31 0, v0xcf5f10_0;
v0xce23b0_0 .var/i "num_instructions", 31 0;
v0xce2460_0 .alias "syscall_control", 0 0, v0xcf5b00_0;
v0xce2500_0 .var/real "time_var", 0 0;
v0xce25e0_0 .alias "v0", 31 0, v0xcf5b80_0;
E_0xce20f0 .event edge, v0xce2310_0;
E_0xce2160 .event posedge, v0xce2460_0;
S_0xce1bc0 .scope module, "my_mux" "mux" 24 35, 5 12, S_0xce1ad0;
 .timescale 0 0;
P_0xce02c8 .param/l "SIZE" 5 19, +C4<011111>;
v0xce1d50_0 .alias "ctrl", 0 0, v0xcf5880_0;
v0xce1e10_0 .alias "input_one", 31 0, v0xcf5900_0;
v0xce1eb0_0 .alias "input_zero", 31 0, v0xcf5800_0;
v0xce1f50_0 .var "out", 31 0;
E_0xce16c0 .event edge, v0xce1d50_0, v0xce1eb0_0, v0xce1e10_0;
S_0xc2a340 .scope module, "hazard_module" "hazard" 2 199, 26 32, S_0xc550d0;
 .timescale 0 0;
L_0xcf7e50 .functor AND 1, v0xcece60_0, v0xce9830_0, C4<1>, C4<1>;
L_0xcf4140 .functor OR 1, L_0xcf7eb0, L_0xcf7fe0, C4<0>, C4<0>;
L_0xcf81a0 .functor AND 1, L_0xcf7e50, L_0xcf4140, C4<1>, C4<1>;
L_0xcf8200 .functor AND 1, v0xcece60_0, v0xce5c10_0, C4<1>, C4<1>;
L_0xcf8430 .functor OR 1, L_0xcf8260, L_0xcf8390, C4<0>, C4<0>;
L_0xcf8490 .functor AND 1, L_0xcf8200, L_0xcf8430, C4<1>, C4<1>;
L_0xcf8590 .functor OR 1, L_0xcf81a0, L_0xcf8490, C4<0>, C4<0>;
L_0xce5d70 .functor OR 1, L_0xcf8690, L_0xcf8730, C4<0>, C4<0>;
L_0xcf8990 .functor AND 1, L_0xce5d70, v0xce95c0_0, C4<1>, C4<1>;
v0xcce120_0 .var "FlushE", 0 0;
v0xcdffb0_0 .var "ForwardAD", 0 0;
v0xce0050_0 .var "ForwardAE", 1 0;
v0xce00f0_0 .var "ForwardBD", 0 0;
v0xce01a0_0 .var "ForwardBE", 1 0;
v0xce0240_0 .var "ForwardMM", 0 0;
v0xce0320_0 .alias "MemToRegE", 0 0, v0xcf42a0_0;
v0xce03c0_0 .alias "MemToRegM", 0 0, v0xcf4320_0;
v0xce04b0_0 .alias "MemWriteM", 0 0, v0xcf4220_0;
v0xce0550_0 .alias "RegWriteE", 0 0, v0xcf45c0_0;
v0xce0650_0 .alias "RegWriteM", 0 0, v0xcf4420_0;
v0xce06f0_0 .alias "RegWriteW", 0 0, v0xcf44a0_0;
v0xce0800_0 .alias "RsD", 4 0, v0xcf4800_0;
v0xce08a0_0 .alias "RsE", 4 0, v0xcf4880_0;
v0xce09c0_0 .alias "RtD", 4 0, v0xcf4640_0;
v0xce0a60_0 .alias "RtE", 4 0, v0xcf4710_0;
v0xce0920_0 .alias "RtM", 4 0, v0xcf4ae0_0;
v0xce0bb0_0 .var "StallD", 0 0;
v0xce0cd0_0 .var "StallF", 0 0;
v0xce0d50_0 .alias "WriteRegE", 4 0, v0xcf4b60_0;
v0xce0c30_0 .alias "WriteRegM", 4 0, v0xcf4900_0;
v0xce0e80_0 .alias "WriteRegW", 4 0, v0xcf49d0_0;
v0xce0dd0_0 .net *"_s0", 0 0, L_0xcf7e50; 1 drivers
v0xce0fc0_0 .net *"_s10", 0 0, L_0xcf8200; 1 drivers
v0xce0f20_0 .net *"_s12", 0 0, L_0xcf8260; 1 drivers
v0xce1110_0 .net *"_s14", 0 0, L_0xcf8390; 1 drivers
v0xce1060_0 .net *"_s16", 0 0, L_0xcf8430; 1 drivers
v0xce1270_0 .net *"_s18", 0 0, L_0xcf8490; 1 drivers
v0xce11b0_0 .net *"_s2", 0 0, L_0xcf7eb0; 1 drivers
v0xce13e0_0 .net *"_s22", 0 0, L_0xcf8690; 1 drivers
v0xce12f0_0 .net *"_s24", 0 0, L_0xcf8730; 1 drivers
v0xce1560_0 .net *"_s26", 0 0, L_0xce5d70; 1 drivers
v0xce1460_0 .net *"_s4", 0 0, L_0xcf7fe0; 1 drivers
v0xce16f0_0 .net *"_s6", 0 0, L_0xcf4140; 1 drivers
v0xce15e0_0 .net *"_s8", 0 0, L_0xcf81a0; 1 drivers
v0xce1890_0 .alias "branchD", 0 0, v0xcf4de0_0;
v0xce1770_0 .net "branchStall", 0 0, L_0xcf8590; 1 drivers
v0xce1810_0 .alias "clk", 0 0, v0xcf1690_0;
v0xce1a50_0 .net "lwStall", 0 0, L_0xcf8990; 1 drivers
E_0xca18d0/0 .event edge, v0xce08a0_0, v0xce0c30_0, v0xce0650_0, v0xce0e80_0;
E_0xca18d0/1 .event edge, v0xce06f0_0, v0xce0a60_0, v0xce0800_0, v0xce09c0_0;
E_0xca18d0/2 .event edge, v0xce1770_0, v0xce1a50_0, v0xce0920_0, v0xce04b0_0;
E_0xca18d0 .event/or E_0xca18d0/0, E_0xca18d0/1, E_0xca18d0/2;
L_0xcf7eb0 .cmp/eq 5, v0xce7fa0_0, L_0xcf6d00;
L_0xcf7fe0 .cmp/eq 5, v0xce7fa0_0, L_0xcf6f50;
L_0xcf8260 .cmp/eq 5, L_0xcf79a0, L_0xcf6d00;
L_0xcf8390 .cmp/eq 5, L_0xcf79a0, L_0xcf6f50;
L_0xcf8690 .cmp/eq 5, L_0xcf6d00, v0xce8320_0;
L_0xcf8730 .cmp/eq 5, L_0xcf6f50, v0xce8320_0;
    .scope S_0xcf12a0;
T_0 ;
    %movi 8, 4194336, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf1390_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0xcf12a0;
T_1 ;
    %wait E_0xcece30;
    %load/v 8, v0xcf1440_0, 32;
    %load/v 40, v0xcf1510_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf1390_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xcf0de0;
T_2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf11c0_0, 0, 0;
    %end;
    .thread T_2;
    .scope S_0xcf0de0;
T_3 ;
    %wait E_0xcf0f50;
    %load/v 8, v0xcf0fa0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_3.0, 8;
    %load/v 9, v0xcf1110_0, 32;
    %jmp/1  T_3.2, 8;
T_3.0 ; End of true expr.
    %load/v 41, v0xcf1090_0, 32;
    %jmp/0  T_3.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_3.2;
T_3.1 ;
    %mov 9, 41, 32; Return false value
T_3.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf11c0_0, 0, 9;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xcf09a0;
T_4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf0d30_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0xcf09a0;
T_5 ;
    %wait E_0xcf0b10;
    %load/v 8, v0xcf0b40_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_5.0, 8;
    %load/v 9, v0xcf0c90_0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0xcf0c10_0, 32;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 41, 32; Return false value
T_5.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf0d30_0, 0, 9;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xcf05a0;
T_6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf0920_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0xcf05a0;
T_7 ;
    %wait E_0xcf06d0;
    %load/v 8, v0xcf0700_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0xcf08a0_0, 32;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 41, v0xcf07d0_0, 32;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 41, 32; Return false value
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf0920_0, 0, 9;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xcf02b0;
T_8 ;
    %movi 8, 4194336, 32;
    %set/v v0xcf0520_0, 8, 32;
    %end;
    .thread T_8;
    .scope S_0xcf02b0;
T_9 ;
    %wait E_0xce2fa0;
    %load/v 8, v0xcf0420_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0xcf04a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf0520_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xcefec0;
T_10 ;
    %wait E_0xcece30;
    %load/v 8, v0xceffb0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf00b0_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0xceffb0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf01b0_0, 0, 8;
    %load/v 40, v0xcf01b0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0xcf0130, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf00b0_0, 0, 8;
T_10.1 ;
    %load/v 8, v0xcf0230_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf00b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcf0230_0, 0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xcefec0;
T_11 ;
    %movi 8, 1048576, 32;
    %set/v v0xcf0030_0, 8, 32;
T_11.0 ;
    %load/v 8, v0xcf0030_0, 32;
    %movi 40, 1052672, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_11.1, 5;
    %load/v 8, v0xcf0030_0, 32;
    %mov 40, 39, 1;
    %subi 8, 1048576, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0xcf0130, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xcf0030_0, 32;
    %set/v v0xcf0030_0, 8, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 7 44 "$readmemh", "add_test.v", v0xcf0130;
    %set/v v0xcf0230_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_0xcefdd0;
T_12 ;
    %movi 8, 262146, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf1fb0_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0xcefdd0;
T_13 ;
    %wait E_0xceb930;
    %load/v 8, v0xcf2030_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcf1fb0_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xcef670;
T_14 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcefcd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcefd50_0, 0, 0;
    %end;
    .thread T_14;
    .scope S_0xcef670;
T_15 ;
    %wait E_0xce2fa0;
    %load/v 8, v0xcefad0_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcefcd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcefd50_0, 0, 0;
T_15.0 ;
    %load/v 8, v0xcefb50_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0xcefbd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcefcd0_0, 0, 8;
    %load/v 8, v0xcefc50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcefd50_0, 0, 8;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xcecc10;
T_16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced3f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcecfb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcece60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced180_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced270_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xcecd00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced2f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcecdb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced5c0_0, 0, 0;
    %end;
    .thread T_16;
    .scope S_0xcecc10;
T_17 ;
    %wait E_0xcead80;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced3f0_0, 0, 8;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 3, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %jmp/0  T_17.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.2, 8;
T_17.0 ; End of true expr.
    %jmp/0  T_17.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.2;
T_17.1 ;
    %mov 9, 0, 1; Return false value
T_17.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced080_0, 0, 9;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 3, 6;
    %mov 8, 4, 1;
    %jmp/0  T_17.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.5, 8;
T_17.3 ; End of true expr.
    %jmp/0  T_17.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.5;
T_17.4 ;
    %mov 9, 0, 1; Return false value
T_17.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcecfb0_0, 0, 9;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced100_0, 0, 8;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0  T_17.6, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.8, 8;
T_17.6 ; End of true expr.
    %jmp/0  T_17.7, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.8;
T_17.7 ;
    %mov 9, 0, 1; Return false value
T_17.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcece60_0, 0, 9;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced180_0, 0, 8;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced270_0, 0, 8;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 43, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced2f0_0, 0, 8;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcecdb0_0, 0, 8;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced510_0, 0, 8;
    %load/v 8, v0xced370_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %mov 8, 4, 1;
    %load/v 9, v0xcecf30_0, 6;
    %cmpi/u 9, 12, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_17.9, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.11, 8;
T_17.9 ; End of true expr.
    %jmp/0  T_17.10, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.11;
T_17.10 ;
    %mov 9, 0, 1; Return false value
T_17.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xced5c0_0, 0, 9;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xcecf30_0, 6;
    %cmpi/u 9, 36, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.12, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0xcecd00_0, 0, 0;
    %jmp T_17.13;
T_17.12 ;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xcecf30_0, 6;
    %cmpi/u 9, 37, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.14, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xcecd00_0, 0, 8;
    %jmp T_17.15;
T_17.14 ;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xcecf30_0, 6;
    %cmpi/u 9, 32, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.16, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xcecd00_0, 0, 8;
    %jmp T_17.17;
T_17.16 ;
    %load/v 8, v0xced370_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xcecf30_0, 6;
    %cmpi/u 9, 34, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 4, 6;
    %or 8, 4, 1;
    %load/v 9, v0xced370_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.18, 8;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xcecd00_0, 0, 8;
    %jmp T_17.19;
T_17.18 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0xcecd00_0, 0, 1;
T_17.19 ;
T_17.17 ;
T_17.15 ;
T_17.13 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xcebc10;
T_18 ;
    %set/v v0xcec150_0, 0, 32;
    %set/v v0xcec220_0, 0, 32;
    %set/v v0xcebe70_0, 0, 32;
    %set/v v0xceca90_0, 0, 32;
    %set/v v0xcec000_0, 0, 32;
T_18.0 ;
    %load/v 8, v0xcec000_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_18.1, 5;
    %ix/getv/s 3, v0xcec000_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0xcec480, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xcec000_0, 32;
    %set/v v0xcec000_0, 8, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0xcebc10;
T_19 ;
    %wait E_0xcebd00;
    %delay 5, 0;
    %load/v 8, v0xcec0a0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0xcecb10_0, 32;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xcec480, 0, 8;
t_2 ;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0xceca10_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.2, 4;
    %load/v 8, v0xcecb10_0, 32;
    %ix/getv 3, v0xcecb90_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xcec480, 0, 8;
t_3 ;
T_19.2 ;
T_19.1 ;
    %ix/getv 3, v0xcec330_0;
    %load/av 8, v0xcec480, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcec150_0, 0, 8;
    %ix/getv 3, v0xcec3b0_0;
    %load/av 8, v0xcec480, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcec220_0, 0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xcec480, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xceca90_0, 0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xcec480, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcebe70_0, 0, 8;
    %vpi_call 11 92 "$display", "t0 value: %d\011t1 value: %d\011a0 value: %d\011v0 value: %d\011\012", &A<v0xcec480, 8>, &A<v0xcec480, 9>, &A<v0xcec480, 4>, &A<v0xcec480, 2>;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xceb960;
T_20 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcebb60_0, 0, 0;
    %end;
    .thread T_20;
    .scope S_0xceb960;
T_21 ;
    %wait E_0xceba50;
    %load/v 8, v0xcebaa0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.0, 4;
    %load/x1p 56, v0xcebaa0_0, 1;
    %jmp T_21.1;
T_21.0 ;
    %mov 56, 2, 1;
T_21.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcebb60_0, 0, 8;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xceb5f0;
T_22 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xceb750_0, 0, 0;
    %end;
    .thread T_22;
    .scope S_0xceb5f0;
T_23 ;
    %wait E_0xceb6e0;
    %load/v 8, v0xceb810_0, 32;
    %load/v 40, v0xceb8b0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xceb750_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xceb2a0;
T_24 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xceb400_0, 0, 0;
    %end;
    .thread T_24;
    .scope S_0xceb2a0;
T_25 ;
    %wait E_0xceb390;
    %load/v 8, v0xceb4d0_0, 32;
    %load/v 40, v0xceb550_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xceb400_0, 0, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xceae90;
T_26 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xceb220_0, 0, 0;
    %end;
    .thread T_26;
    .scope S_0xceae90;
T_27 ;
    %wait E_0xceb000;
    %load/v 8, v0xceb030_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_27.0, 8;
    %load/v 9, v0xceb150_0, 32;
    %jmp/1  T_27.2, 8;
T_27.0 ; End of true expr.
    %load/v 41, v0xceb0b0_0, 32;
    %jmp/0  T_27.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_27.2;
T_27.1 ;
    %mov 9, 41, 32; Return false value
T_27.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xceb220_0, 0, 9;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xcea9a0;
T_28 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xceadb0_0, 0, 0;
    %end;
    .thread T_28;
    .scope S_0xcea9a0;
T_29 ;
    %wait E_0xceab10;
    %load/v 8, v0xceab40_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_29.0, 8;
    %load/v 9, v0xcead00_0, 32;
    %jmp/1  T_29.2, 8;
T_29.0 ; End of true expr.
    %load/v 41, v0xceabf0_0, 32;
    %jmp/0  T_29.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_29.2;
T_29.1 ;
    %mov 9, 41, 32; Return false value
T_29.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xceadb0_0, 0, 9;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xcea570;
T_30 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcea8c0_0, 0, 0;
    %end;
    .thread T_30;
    .scope S_0xcea570;
T_31 ;
    %wait E_0xce79f0;
    %load/v 8, v0xcea6e0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_31.0, 8;
    %load/v 9, v0xcea810_0, 32;
    %jmp/1  T_31.2, 8;
T_31.0 ; End of true expr.
    %load/v 41, v0xcea790_0, 32;
    %jmp/0  T_31.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_31.2;
T_31.1 ;
    %mov 9, 41, 32; Return false value
T_31.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xcea8c0_0, 0, 9;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0xcea2c0;
T_32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcea3f0_0, 0, 0;
    %end;
    .thread T_32;
    .scope S_0xcea2c0;
T_33 ;
    %wait E_0xce6d00;
    %load/v 8, v0xcea470_0, 32;
    %load/v 40, v0xcea4f0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcea3f0_0, 0, 8;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xce8970;
T_34 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9770_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9980_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xce98e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9b30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9a50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce9cf0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce9c00_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce9ec0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce9420_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce9390_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce9540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9670_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce96f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce95c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9830_0, 0, 0;
    %end;
    .thread T_34;
    .scope S_0xce8970;
T_35 ;
    %wait E_0xce2fa0;
    %load/v 8, v0xce8ae0_0, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9770_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9980_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xce98e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9b30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9a50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce9cf0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce9c00_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce9ec0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce9420_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce9390_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce9540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9670_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce96f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce95c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9830_0, 0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/v 8, v0xce8b90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9210_0, 0, 8;
    %load/v 8, v0xce8f10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9770_0, 0, 8;
    %load/v 8, v0xce8f90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9980_0, 0, 8;
    %load/v 8, v0xce9010_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xce98e0_0, 0, 8;
    %load/v 8, v0xce9090_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9b30_0, 0, 8;
    %load/v 8, v0xce9110_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9a50_0, 0, 8;
    %load/v 8, v0xce9190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce9cf0_0, 0, 8;
    %load/v 8, v0xce9290_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce9c00_0, 0, 8;
    %load/v 8, v0xce9310_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce9ec0_0, 0, 8;
    %load/v 8, v0xce8c10_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce9420_0, 0, 8;
    %load/v 8, v0xce8cc0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce9390_0, 0, 8;
    %load/v 8, v0xce8d40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce9540_0, 0, 8;
    %load/v 8, v0xce8dc0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9670_0, 0, 8;
    %load/v 8, v0xce8e40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce96f0_0, 0, 8;
    %load/v 8, v0xce8f90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce95c0_0, 0, 8;
    %load/v 8, v0xce8f10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce9830_0, 0, 8;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xce7510;
T_36 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce78c0_0, 0, 0;
    %end;
    .thread T_36;
    .scope S_0xce7510;
T_37 ;
    %wait E_0xce7680;
    %load/v 8, v0xce76b0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_37.0, 8;
    %load/v 9, v0xce7810_0, 5;
    %jmp/1  T_37.2, 8;
T_37.0 ; End of true expr.
    %load/v 14, v0xce7770_0, 5;
    %jmp/0  T_37.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_37.2;
T_37.1 ;
    %mov 9, 14, 5; Return false value
T_37.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce78c0_0, 0, 9;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xce6ff0;
T_38 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce7490_0, 0, 0;
    %end;
    .thread T_38;
    .scope S_0xce6ff0;
T_39 ;
    %wait E_0xce7160;
    %load/v 8, v0xce71c0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_39.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_39.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_39.2, 6;
    %jmp T_39.3;
T_39.0 ;
    %load/v 8, v0xce7270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce7490_0, 0, 8;
    %jmp T_39.3;
T_39.1 ;
    %load/v 8, v0xce72f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce7490_0, 0, 8;
    %jmp T_39.3;
T_39.2 ;
    %load/v 8, v0xce73c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce7490_0, 0, 8;
    %jmp T_39.3;
T_39.3 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xce6a90;
T_40 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6f40_0, 0, 0;
    %end;
    .thread T_40;
    .scope S_0xce6a90;
T_41 ;
    %wait E_0xce6c00;
    %load/v 8, v0xce6c60_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_41.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_41.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_41.2, 6;
    %jmp T_41.3;
T_41.0 ;
    %load/v 8, v0xce6d30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6f40_0, 0, 8;
    %jmp T_41.3;
T_41.1 ;
    %load/v 8, v0xce6db0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6f40_0, 0, 8;
    %jmp T_41.3;
T_41.2 ;
    %load/v 8, v0xce6e60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6f40_0, 0, 8;
    %jmp T_41.3;
T_41.3 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xce6650;
T_42 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce69b0_0, 0, 0;
    %end;
    .thread T_42;
    .scope S_0xce6650;
T_43 ;
    %wait E_0xce6780;
    %load/v 8, v0xce67b0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_43.0, 8;
    %load/v 9, v0xce6910_0, 32;
    %jmp/1  T_43.2, 8;
T_43.0 ; End of true expr.
    %load/v 41, v0xce6870_0, 32;
    %jmp/0  T_43.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_43.2;
T_43.1 ;
    %mov 9, 41, 32; Return false value
T_43.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce69b0_0, 0, 9;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xce6380;
T_44 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6570_0, 0, 0;
    %end;
    .thread T_44;
    .scope S_0xce6380;
T_45 ;
    %wait E_0xce6050;
    %load/v 8, v0xce6080_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_45.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_45.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_45.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_45.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_45.4, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6570_0, 0, 0;
    %jmp T_45.6;
T_45.0 ;
    %load/v 8, v0xce6470_0, 32;
    %load/v 40, v0xce64f0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6570_0, 0, 8;
    %jmp T_45.6;
T_45.1 ;
    %load/v 8, v0xce6470_0, 32;
    %load/v 40, v0xce64f0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6570_0, 0, 8;
    %jmp T_45.6;
T_45.2 ;
    %load/v 8, v0xce6470_0, 32;
    %load/v 40, v0xce64f0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6570_0, 0, 8;
    %jmp T_45.6;
T_45.3 ;
    %load/v 8, v0xce6470_0, 32;
    %load/v 40, v0xce64f0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6570_0, 0, 8;
    %jmp T_45.6;
T_45.4 ;
    %load/v 8, v0xce6470_0, 32;
    %load/v 40, v0xce64f0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_45.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_45.9, 8;
T_45.7 ; End of true expr.
    %jmp/0  T_45.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_45.9;
T_45.8 ;
    %mov 9, 0, 32; Return false value
T_45.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce6570_0, 0, 9;
    %jmp T_45.6;
T_45.6 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0xce6290;
T_46 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce8320_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce81a0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce86d0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce7fa0_0, 0, 0;
    %end;
    .thread T_46;
    .scope S_0xce6290;
T_47 ;
    %wait E_0xce4580;
    %load/v 8, v0xce7e00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce8650_0, 0, 8;
    %load/v 8, v0xce85b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce86d0_0, 0, 8;
    %load/v 8, v0xce85b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce7fa0_0, 0, 8;
    %load/v 8, v0xce8120_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce81a0_0, 0, 8;
    %load/v 8, v0xce8220_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce8320_0, 0, 8;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xce5320;
T_48 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5a60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5b60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5e30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5f50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce5fd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce5eb0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce6150_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce5ae0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5c10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5cc0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce5410_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5560_0, 0, 0;
    %end;
    .thread T_48;
    .scope S_0xce5320;
T_49 ;
    %wait E_0xce2fa0;
    %load/v 8, v0xce5610_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5a60_0, 0, 8;
    %load/v 8, v0xce5710_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5b60_0, 0, 8;
    %load/v 8, v0xce5790_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5e30_0, 0, 8;
    %load/v 8, v0xce5860_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5f50_0, 0, 8;
    %load/v 8, v0xce58e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce5fd0_0, 0, 8;
    %load/v 8, v0xce5960_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce5eb0_0, 0, 8;
    %load/v 8, v0xce59e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce6150_0, 0, 8;
    %load/v 8, v0xce5690_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce5ae0_0, 0, 8;
    %load/v 8, v0xce5790_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5c10_0, 0, 8;
    %load/v 8, v0xce5710_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5cc0_0, 0, 8;
    %load/v 8, v0xce50d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce5410_0, 0, 8;
    %load/v 8, v0xce5860_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce5560_0, 0, 8;
    %jmp T_49;
    .thread T_49;
    .scope S_0xce3fc0;
T_50 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce4390_0, 0, 0;
    %movi 8, 2147418112, 32;
    %set/v v0xce4240_0, 8, 32;
T_50.0 ;
    %load/v 8, v0xce4240_0, 32;
    %movi 40, 2147483644, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_50.1, 5;
    %load/v 8, v0xce4240_0, 32;
    %mov 40, 39, 1;
    %subi 8, 2147418112, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0xce41c0, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xce4240_0, 32;
    %set/v v0xce4240_0, 8, 32;
    %jmp T_50.0;
T_50.1 ;
    %end;
    .thread T_50;
    .scope S_0xce3fc0;
T_51 ;
    %wait E_0xce40b0;
    %load/v 8, v0xce42e0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_51.0, 4;
    %load/v 8, v0xce4440_0, 32;
    %load/v 40, v0xce4100_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xce41c0, 0, 8;
t_5 ;
    %jmp T_51.1;
T_51.0 ;
    %load/v 40, v0xce4100_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0xce41c0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce4390_0, 0, 8;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0xce3c60;
T_52 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce3f10_0, 0, 0;
    %end;
    .thread T_52;
    .scope S_0xce3c60;
T_53 ;
    %wait E_0xce27a0;
    %load/v 8, v0xce38f0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_53.0, 8;
    %load/v 9, v0xce3e90_0, 32;
    %jmp/1  T_53.2, 8;
T_53.0 ; End of true expr.
    %load/v 41, v0xce3e10_0, 32;
    %jmp/0  T_53.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_53.2;
T_53.1 ;
    %mov 9, 41, 32; Return false value
T_53.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce3f10_0, 0, 9;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xce3b50;
T_54 ;
    %wait E_0xce2dd0;
    %load/v 8, v0xce4500_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce4660_0, 0, 8;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0xce3b50;
T_55 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce4660_0, 0, 0;
    %end;
    .thread T_55;
    .scope S_0xce2eb0;
T_56 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce34c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce3560_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce35e0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce36b0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce37f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce3870_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce33f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce39f0_0, 0, 0;
    %end;
    .thread T_56;
    .scope S_0xce2eb0;
T_57 ;
    %wait E_0xce2fa0;
    %load/v 8, v0xce3080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce34c0_0, 0, 8;
    %load/v 8, v0xce3100_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce3560_0, 0, 8;
    %load/v 8, v0xce3180_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce35e0_0, 0, 8;
    %load/v 8, v0xce3230_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce36b0_0, 0, 8;
    %load/v 8, v0xce32b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce37f0_0, 0, 8;
    %load/v 8, v0xce3080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce3870_0, 0, 8;
    %load/v 8, v0xce3350_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce33f0_0, 0, 8;
    %load/v 8, v0xce3970_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce39f0_0, 0, 8;
    %jmp T_57;
    .thread T_57;
    .scope S_0xce2000;
T_58 ;
    %set/v v0xce2270_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_0xce2000;
T_59 ;
    %set/v v0xce23b0_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0xce2000;
T_60 ;
    %loadi/wr 4, 0, 4065; load=0.00000
    %set/wr v0xce2500_0, 4;
    %end;
    .thread T_60;
    .scope S_0xce2000;
T_61 ;
    %vpi_call 25 22 "$timeformat", 4'sb1101, 3'sb010, "ms", 5'sb01010;
    %vpi_func/r 25 23 "$realtime", 4;
    %set/wr v0xce2500_0, 4;
    %end;
    .thread T_61;
    .scope S_0xce2000;
T_62 ;
    %wait E_0xce2160;
    %load/v 8, v0xce2270_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0xce2270_0, 8, 32;
    %load/v 8, v0xce2310_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 12, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xce2460_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_62.0, 8;
    %vpi_call 25 30 "$display", "SYSCALL CALLED";
    %load/v 8, v0xce25e0_0, 32;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_62.2, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_62.3, 6;
    %vpi_call 25 44 "$display", "DEFAULT CASE IN SYSTEM_CALL";
    %jmp T_62.5;
T_62.2 ;
    %vpi_call 25 33 "$display", "a0 is: %d", v0xce21b0_0;
    %jmp T_62.5;
T_62.3 ;
    %vpi_call 25 35 "$finish";
    %jmp T_62.5;
T_62.5 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xce2000;
T_63 ;
    %wait E_0xce20f0;
    %load/v 8, v0xce23b0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0xce23b0_0, 8, 32;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0xce1bc0;
T_64 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce1f50_0, 0, 0;
    %end;
    .thread T_64;
    .scope S_0xce1bc0;
T_65 ;
    %wait E_0xce16c0;
    %load/v 8, v0xce1d50_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_65.0, 8;
    %load/v 9, v0xce1eb0_0, 32;
    %jmp/1  T_65.2, 8;
T_65.0 ; End of true expr.
    %load/v 41, v0xce1e10_0, 32;
    %jmp/0  T_65.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_65.2;
T_65.1 ;
    %mov 9, 41, 32; Return false value
T_65.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce1f50_0, 0, 9;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0xce1ad0;
T_66 ;
    %wait E_0xce0170;
    %load/v 8, v0xce2aa0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce2ba0_0, 0, 8;
    %load/v 8, v0xce2880_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce2960_0, 0, 8;
    %load/v 8, v0xce2880_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce29e0_0, 0, 8;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0xce1ad0;
T_67 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xce2960_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xce2ba0_0, 0, 0;
    %end;
    .thread T_67;
    .scope S_0xc2a340;
T_68 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce0cd0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce0bb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcdffb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce00f0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xce01a0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xce0050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcce120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce0240_0, 0, 0;
    %end;
    .thread T_68;
    .scope S_0xc2a340;
T_69 ;
    %wait E_0xca18d0;
    %load/v 8, v0xce08a0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xce08a0_0, 5;
    %load/v 14, v0xce0c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xce0650_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xce0050_0, 0, 8;
    %jmp T_69.1;
T_69.0 ;
    %load/v 8, v0xce08a0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xce08a0_0, 5;
    %load/v 14, v0xce0e80_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xce06f0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xce0050_0, 0, 8;
    %jmp T_69.3;
T_69.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xce0050_0, 0, 0;
T_69.3 ;
T_69.1 ;
    %load/v 8, v0xce0a60_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xce0a60_0, 5;
    %load/v 14, v0xce0c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xce0650_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.4, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xce01a0_0, 0, 8;
    %jmp T_69.5;
T_69.4 ;
    %load/v 8, v0xce0a60_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xce0a60_0, 5;
    %load/v 14, v0xce0e80_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xce06f0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.6, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xce01a0_0, 0, 8;
    %jmp T_69.7;
T_69.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xce01a0_0, 0, 0;
T_69.7 ;
T_69.5 ;
    %load/v 8, v0xce0800_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xce0800_0, 5;
    %load/v 14, v0xce0c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xce0650_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcdffb0_0, 0, 8;
    %load/v 8, v0xce09c0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xce09c0_0, 5;
    %load/v 14, v0xce0c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xce0650_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce00f0_0, 0, 8;
    %load/v 8, v0xce1770_0, 1;
    %load/v 9, v0xce1a50_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce0cd0_0, 0, 8;
    %load/v 8, v0xce1770_0, 1;
    %load/v 9, v0xce1a50_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce0bb0_0, 0, 8;
    %load/v 8, v0xce1770_0, 1;
    %load/v 9, v0xce1a50_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xcce120_0, 0, 8;
    %load/v 8, v0xce0920_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xce0920_0, 5;
    %load/v 14, v0xce0e80_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xce06f0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0xce04b0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xce0240_0, 0, 8;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0xc550d0;
T_70 ;
    %set/v v0xcf1f30_0, 0, 1;
    %end;
    .thread T_70;
    .scope S_0xc550d0;
T_71 ;
    %delay 10, 0;
    %load/v 8, v0xcf1f30_0, 1;
    %inv 8, 1;
    %set/v v0xcf1f30_0, 8, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0xc550d0;
T_72 ;
    %vpi_call 2 223 "$dumpfile", "pipeline_overview.vcd";
    %vpi_call 2 224 "$dumpvars", 1'sb0, S_0xc550d0;
    %end;
    .thread T_72;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/fetch.v";
    "src/adder_four.v";
    "src/mux.v";
    "src/reg_f.v";
    "src/instruction_memory.v";
    "src/reg_d.v";
    "src/decode.v";
    "src/control.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/adder.v";
    "src/equals.v";
    "src/and_gate.v";
    "src/reg_e.v";
    "src/execute.v";
    "src/mux3.v";
    "src/alu.v";
    "src/reg_m.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/reg_w.v";
    "src/writeback.v";
    "src/system_call.v";
    "src/hazard.v";
