// Seed: 2904342255
`default_nettype wire
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input id_6,
    input logic id_7
);
  assign id_2 = id_4;
  assign id_2 = 1 | id_4 ? 1 : id_4;
  logic id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_15 = id_11;
  assign id_11 = id_6 ? id_1 : 1;
  logic id_18;
  assign id_15 = 1 - id_13;
endmodule
