var x86Reference = {
  "AAA": {
    "path": "AAA",
    "description": "ASCII Adjust After Addition"
  },
  "AAD": {
    "path": "AAD",
    "description": "ASCII Adjust AX Before Division"
  },
  "AAM": {
    "path": "AAM",
    "description": "ASCII Adjust AX After Multiply"
  },
  "AAS": {
    "path": "AAS",
    "description": "ASCII Adjust AL After Subtraction"
  },
  "ADC": {
    "path": "ADC",
    "description": "Add with Carry"
  },
  "ADCX": {
    "path": "ADCX",
    "description": "Unsigned Integer Addition of Two Operands with Carry Flag"
  },
  "ADD": {
    "path": "ADD",
    "description": "Add"
  },
  "ADDPD": {
    "path": "ADDPD",
    "description": "Add Packed Double-Precision Floating-Point Values"
  },
  "ADDPS": {
    "path": "ADDPS",
    "description": "Add Packed Single-Precision Floating-Point Values"
  },
  "ADDSD": {
    "path": "ADDSD",
    "description": "Add Scalar Double-Precision Floating-Point Values"
  },
  "ADDSS": {
    "path": "ADDSS",
    "description": "Add Scalar Single-Precision Floating-Point Values"
  },
  "ADDSUBPD": {
    "path": "ADDSUBPD",
    "description": "Packed Double-FP Add/Subtract"
  },
  "ADDSUBPS": {
    "path": "ADDSUBPS",
    "description": "Packed Single-FP Add/Subtract"
  },
  "ADOX": {
    "path": "ADOX",
    "description": "Unsigned Integer Addition of Two Operands with Overflow Flag"
  },
  "AESDEC": {
    "path": "AESDEC",
    "description": "Perform One Round of an AES Decryption Flow"
  },
  "AESDECLAST": {
    "path": "AESDECLAST",
    "description": "Perform Last Round of an AES Decryption Flow"
  },
  "AESENC": {
    "path": "AESENC",
    "description": "Perform One Round of an AES Encryption Flow"
  },
  "AESENCLAST": {
    "path": "AESENCLAST",
    "description": "Perform Last Round of an AES Encryption Flow"
  },
  "AESIMC": {
    "path": "AESIMC",
    "description": "Perform the AES InvMixColumn Transformation"
  },
  "AESKEYGENASSIST": {
    "path": "AESKEYGENASSIST",
    "description": "AES Round Key Generation Assist"
  },
  "AND": {
    "path": "AND",
    "description": "Logical AND"
  },
  "ANDN": {
    "path": "ANDN",
    "description": "Logical AND NOT"
  },
  "ANDNPD": {
    "path": "ANDNPD",
    "description": "Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values"
  },
  "ANDNPS": {
    "path": "ANDNPS",
    "description": "Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values"
  },
  "ANDPD": {
    "path": "ANDPD",
    "description": "Bitwise Logical AND of Packed Double-Precision Floating-Point Values"
  },
  "ANDPS": {
    "path": "ANDPS",
    "description": "Bitwise Logical AND of Packed Single-Precision Floating-Point Values"
  },
  "ARPL": {
    "path": "ARPL",
    "description": "Adjust RPL Field of Segment Selector"
  },
  "BEXTR": {
    "path": "BEXTR",
    "description": "Bit Field Extract"
  },
  "BLENDPD": {
    "path": "BLENDPD",
    "description": "Blend Packed Double Precision Floating-Point Values"
  },
  "BLENDPS": {
    "path": "BLENDPS",
    "description": "Blend Packed Single Precision Floating-Point Values"
  },
  "BLENDVPD": {
    "path": "BLENDVPD",
    "description": "Variable Blend Packed Double Precision Floating-Point Values"
  },
  "BLENDVPS": {
    "path": "BLENDVPS",
    "description": "Variable Blend Packed Single Precision Floating-Point Values"
  },
  "BLSI": {
    "path": "BLSI",
    "description": "Extract Lowest Set Isolated Bit"
  },
  "BLSMSK": {
    "path": "BLSMSK",
    "description": "Get Mask Up to Lowest Set Bit"
  },
  "BLSR": {
    "path": "BLSR",
    "description": "Reset Lowest Set Bit"
  },
  "BOUND": {
    "path": "BOUND",
    "description": "Check Array Index Against Bounds"
  },
  "BSF": {
    "path": "BSF",
    "description": "Bit Scan Forward"
  },
  "BSR": {
    "path": "BSR",
    "description": "Bit Scan Reverse"
  },
  "BSWAP": {
    "path": "BSWAP",
    "description": "Byte Swap"
  },
  "BT": {
    "path": "BT",
    "description": "Bit Test"
  },
  "BTC": {
    "path": "BTC",
    "description": "Bit Test and Complement"
  },
  "BTR": {
    "path": "BTR",
    "description": "Bit Test and Reset"
  },
  "BTS": {
    "path": "BTS",
    "description": "Bit Test and Set"
  },
  "BZHI": {
    "path": "BZHI",
    "description": "Zero High Bits Starting with Specified Bit Position"
  },
  "CALL": {
    "path": "CALL",
    "description": "Call Procedure"
  },
  "CBW": {
    "path": "CBW:CWDE:CDQE",
    "description": "Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword"
  },
  "CDQ": {
    "path": "CWD:CDQ:CQO",
    "description": "Convert Word to Doubleword/Convert Doubleword to Quadword"
  },
  "CDQE": {
    "path": "CBW:CWDE:CDQE",
    "description": "Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword"
  },
  "CLAC": {
    "path": "CLAC",
    "description": "Clear AC Flag in EFLAGS Register"
  },
  "CLC": {
    "path": "CLC",
    "description": "Clear Carry Flag"
  },
  "CLD": {
    "path": "CLD",
    "description": "Clear Direction Flag"
  },
  "CLFLUSH": {
    "path": "CLFLUSH",
    "description": "Flush Cache Line"
  },
  "CLI": {
    "path": "CLI",
    "description": "Clear Interrupt Flag"
  },
  "CLTS": {
    "path": "CLTS",
    "description": "Clear Task-Switched Flag in CR0"
  },
  "CMC": {
    "path": "CMC",
    "description": "Complement Carry Flag"
  },
  "CMOVcc": {
    "path": "CMOVcc",
    "description": "Conditional Move"
  },
  "CMP": {
    "path": "CMP",
    "description": "Compare Two Operands"
  },
  "CMPPD": {
    "path": "CMPPD",
    "description": "Compare Packed Double-Precision Floating-Point Values"
  },
  "CMPPS": {
    "path": "CMPPS",
    "description": "Compare Packed Single-Precision Floating-Point Values"
  },
  "CMPS": {
    "path": "CMPS:CMPSB:CMPSW:CMPSD:CMPSQ",
    "description": "Compare String Operands"
  },
  "CMPSB": {
    "path": "CMPS:CMPSB:CMPSW:CMPSD:CMPSQ",
    "description": "Compare String Operands"
  },
  "CMPSD": {
    "path": "CMPSD",
    "description": "Compare Scalar Double-Precision Floating-Point Values"
  },
  "CMPSQ": {
    "path": "CMPS:CMPSB:CMPSW:CMPSD:CMPSQ",
    "description": "Compare String Operands"
  },
  "CMPSS": {
    "path": "CMPSS",
    "description": "Compare Scalar Single-Precision Floating-Point Values"
  },
  "CMPSW": {
    "path": "CMPS:CMPSB:CMPSW:CMPSD:CMPSQ",
    "description": "Compare String Operands"
  },
  "CMPXCHG": {
    "path": "CMPXCHG",
    "description": "Compare and Exchange"
  },
  "CMPXCHG16B": {
    "path": "CMPXCHG8B:CMPXCHG16B",
    "description": "Compare and Exchange Bytes"
  },
  "CMPXCHG8B": {
    "path": "CMPXCHG8B:CMPXCHG16B",
    "description": "Compare and Exchange Bytes"
  },
  "COMISD": {
    "path": "COMISD",
    "description": "Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS"
  },
  "COMISS": {
    "path": "COMISS",
    "description": "Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS"
  },
  "CPUID": {
    "path": "CPUID",
    "description": "CPU Identification"
  },
  "CQO": {
    "path": "CWD:CDQ:CQO",
    "description": "Convert Word to Doubleword/Convert Doubleword to Quadword"
  },
  "CRC32": {
    "path": "CRC32",
    "description": "Accumulate CRC32 Value"
  },
  "CVTDQ2PD": {
    "path": "CVTDQ2PD",
    "description": "Convert Packed Dword Integers to Packed Double-Precision FP Values"
  },
  "CVTDQ2PS": {
    "path": "CVTDQ2PS",
    "description": "Convert Packed Dword Integers to Packed Single-Precision FP Values"
  },
  "CVTPD2DQ": {
    "path": "CVTPD2DQ",
    "description": "Convert Packed Double-Precision FP Values to Packed Dword Integers"
  },
  "CVTPD2PI": {
    "path": "CVTPD2PI",
    "description": "Convert Packed Double-Precision FP Values to Packed Dword Integers"
  },
  "CVTPD2PS": {
    "path": "CVTPD2PS",
    "description": "Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values"
  },
  "CVTPI2PD": {
    "path": "CVTPI2PD",
    "description": "Convert Packed Dword Integers to Packed Double-Precision FP Values"
  },
  "CVTPI2PS": {
    "path": "CVTPI2PS",
    "description": "Convert Packed Dword Integers to Packed Single-Precision FP Values"
  },
  "CVTPS2DQ": {
    "path": "CVTPS2DQ",
    "description": "Convert Packed Single-Precision FP Values to Packed Dword Integers"
  },
  "CVTPS2PD": {
    "path": "CVTPS2PD",
    "description": "Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values"
  },
  "CVTPS2PI": {
    "path": "CVTPS2PI",
    "description": "Convert Packed Single-Precision FP Values to Packed Dword Integers"
  },
  "CVTSD2SI": {
    "path": "CVTSD2SI",
    "description": "Convert Scalar Double-Precision FP Value to Integer"
  },
  "CVTSD2SS": {
    "path": "CVTSD2SS",
    "description": "Convert Scalar Double-Precision FP Value to Scalar Single-Precision FP Value"
  },
  "CVTSI2SD": {
    "path": "CVTSI2SD",
    "description": "Convert Dword Integer to Scalar Double-Precision FP Value"
  },
  "CVTSI2SS": {
    "path": "CVTSI2SS",
    "description": "Convert Dword Integer to Scalar Single-Precision FP Value"
  },
  "CVTSS2SD": {
    "path": "CVTSS2SD",
    "description": "Convert Scalar Single-Precision FP Value to Scalar Double-Precision FP Value"
  },
  "CVTSS2SI": {
    "path": "CVTSS2SI",
    "description": "Convert Scalar Single-Precision FP Value to Dword Integer"
  },
  "CVTTPD2DQ": {
    "path": "CVTTPD2DQ",
    "description": "Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers"
  },
  "CVTTPD2PI": {
    "path": "CVTTPD2PI",
    "description": "Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers"
  },
  "CVTTPS2DQ": {
    "path": "CVTTPS2DQ",
    "description": "Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers"
  },
  "CVTTPS2PI": {
    "path": "CVTTPS2PI",
    "description": "Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers"
  },
  "CVTTSD2SI": {
    "path": "CVTTSD2SI",
    "description": "Convert with Truncation Scalar Double-Precision FP Value to Signed Integer"
  },
  "CVTTSS2SI": {
    "path": "CVTTSS2SI",
    "description": "Convert with Truncation Scalar Single-Precision FP Value to Dword Integer"
  },
  "CWD": {
    "path": "CWD:CDQ:CQO",
    "description": "Convert Word to Doubleword/Convert Doubleword to Quadword"
  },
  "CWDE": {
    "path": "CBW:CWDE:CDQE",
    "description": "Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword"
  },
  "DAA": {
    "path": "DAA",
    "description": "Decimal Adjust AL after Addition"
  },
  "DAS": {
    "path": "DAS",
    "description": "Decimal Adjust AL after Subtraction"
  },
  "DEC": {
    "path": "DEC",
    "description": "Decrement by 1"
  },
  "DIV": {
    "path": "DIV",
    "description": "Unsigned Divide"
  },
  "DIVPD": {
    "path": "DIVPD",
    "description": "Divide Packed Double-Precision Floating-Point Values"
  },
  "DIVPS": {
    "path": "DIVPS",
    "description": "Divide Packed Single-Precision Floating-Point Values"
  },
  "DIVSD": {
    "path": "DIVSD",
    "description": "Divide Scalar Double-Precision Floating-Point Values"
  },
  "DIVSS": {
    "path": "DIVSS",
    "description": "Divide Scalar Single-Precision Floating-Point Values"
  },
  "DPPD": {
    "path": "DPPD",
    "description": "Dot Product of Packed Double Precision Floating-Point Values"
  },
  "DPPS": {
    "path": "DPPS",
    "description": "Dot Product of Packed Single Precision Floating-Point Values"
  },
  "EMMS": {
    "path": "EMMS",
    "description": "Empty MMX Technology State"
  },
  "ENTER": {
    "path": "ENTER",
    "description": "Make Stack Frame for Procedure Parameters"
  },
  "EXTRACTPS": {
    "path": "EXTRACTPS",
    "description": "Extract Packed Single Precision Floating-Point Value"
  },
  "F2XM1": {
    "path": "F2XM1",
    "description": "Compute 2x–1"
  },
  "FABS": {
    "path": "FABS",
    "description": "Absolute Value"
  },
  "FADD": {
    "path": "FADD:FADDP:FIADD",
    "description": "Add"
  },
  "FADDP": {
    "path": "FADD:FADDP:FIADD",
    "description": "Add"
  },
  "FBLD": {
    "path": "FBLD",
    "description": "Load Binary Coded Decimal"
  },
  "FBSTP": {
    "path": "FBSTP",
    "description": "Store BCD Integer and Pop"
  },
  "FCHS": {
    "path": "FCHS",
    "description": "Change Sign"
  },
  "FCLEX": {
    "path": "FCLEX:FNCLEX",
    "description": "Clear Exceptions"
  },
  "FCMOVcc": {
    "path": "FCMOVcc",
    "description": "Floating-Point Conditional Move"
  },
  "FCOM": {
    "path": "FCOM:FCOMP:FCOMPP",
    "description": "Compare Floating Point Values"
  },
  "FCOMI": {
    "path": "FCOMI:FCOMIP: FUCOMI:FUCOMIP",
    "description": "Compare Floating Point Values and Set EFLAGS"
  },
  "FCOMIP": {
    "path": "FCOMI:FCOMIP: FUCOMI:FUCOMIP",
    "description": "Compare Floating Point Values and Set EFLAGS"
  },
  "FCOMP": {
    "path": "FCOM:FCOMP:FCOMPP",
    "description": "Compare Floating Point Values"
  },
  "FCOMPP": {
    "path": "FCOM:FCOMP:FCOMPP",
    "description": "Compare Floating Point Values"
  },
  "FCOS": {
    "path": "FCOS",
    "description": "Cosine"
  },
  "FDECSTP": {
    "path": "FDECSTP",
    "description": "Decrement Stack-Top Pointer"
  },
  "FDIV": {
    "path": "FDIV:FDIVP:FIDIV",
    "description": "Divide"
  },
  "FDIVP": {
    "path": "FDIV:FDIVP:FIDIV",
    "description": "Divide"
  },
  "FDIVR": {
    "path": "FDIVR:FDIVRP:FIDIVR",
    "description": "Reverse Divide"
  },
  "FDIVRP": {
    "path": "FDIVR:FDIVRP:FIDIVR",
    "description": "Reverse Divide"
  },
  "FFREE": {
    "path": "FFREE",
    "description": "Free Floating-Point Register"
  },
  "FIADD": {
    "path": "FADD:FADDP:FIADD",
    "description": "Add"
  },
  "FICOM": {
    "path": "FICOM:FICOMP",
    "description": "Compare Integer"
  },
  "FICOMP": {
    "path": "FICOM:FICOMP",
    "description": "Compare Integer"
  },
  "FIDIV": {
    "path": "FDIV:FDIVP:FIDIV",
    "description": "Divide"
  },
  "FIDIVR": {
    "path": "FDIVR:FDIVRP:FIDIVR",
    "description": "Reverse Divide"
  },
  "FILD": {
    "path": "FILD",
    "description": "Load Integer"
  },
  "FIMUL": {
    "path": "FMUL:FMULP:FIMUL",
    "description": "Multiply"
  },
  "FINCSTP": {
    "path": "FINCSTP",
    "description": "Increment Stack-Top Pointer"
  },
  "FINIT": {
    "path": "FINIT:FNINIT",
    "description": "Initialize Floating-Point Unit"
  },
  "FIST": {
    "path": "FIST:FISTP",
    "description": "Store Integer"
  },
  "FISTP": {
    "path": "FIST:FISTP",
    "description": "Store Integer"
  },
  "FISTTP": {
    "path": "FISTTP",
    "description": "Store Integer with Truncation"
  },
  "FISUB": {
    "path": "FSUB:FSUBP:FISUB",
    "description": "Subtract"
  },
  "FISUBR": {
    "path": "FSUBR:FSUBRP:FISUBR",
    "description": "Reverse Subtract"
  },
  "FLD": {
    "path": "FLD",
    "description": "Load Floating Point Value"
  },
  "FLD1": {
    "path": "FLD1:FLDL2T:FLDL2E:FLDPI:FLDLG2:FLDLN2:FLDZ",
    "description": "Load Constant"
  },
  "FLDCW": {
    "path": "FLDCW",
    "description": "Load x87 FPU Control Word"
  },
  "FLDENV": {
    "path": "FLDENV",
    "description": "Load x87 FPU Environment"
  },
  "FLDL2E": {
    "path": "FLD1:FLDL2T:FLDL2E:FLDPI:FLDLG2:FLDLN2:FLDZ",
    "description": "Load Constant"
  },
  "FLDL2T": {
    "path": "FLD1:FLDL2T:FLDL2E:FLDPI:FLDLG2:FLDLN2:FLDZ",
    "description": "Load Constant"
  },
  "FLDLG2": {
    "path": "FLD1:FLDL2T:FLDL2E:FLDPI:FLDLG2:FLDLN2:FLDZ",
    "description": "Load Constant"
  },
  "FLDLN2": {
    "path": "FLD1:FLDL2T:FLDL2E:FLDPI:FLDLG2:FLDLN2:FLDZ",
    "description": "Load Constant"
  },
  "FLDPI": {
    "path": "FLD1:FLDL2T:FLDL2E:FLDPI:FLDLG2:FLDLN2:FLDZ",
    "description": "Load Constant"
  },
  "FLDZ": {
    "path": "FLD1:FLDL2T:FLDL2E:FLDPI:FLDLG2:FLDLN2:FLDZ",
    "description": "Load Constant"
  },
  "FMUL": {
    "path": "FMUL:FMULP:FIMUL",
    "description": "Multiply"
  },
  "FMULP": {
    "path": "FMUL:FMULP:FIMUL",
    "description": "Multiply"
  },
  "FNCLEX": {
    "path": "FCLEX:FNCLEX",
    "description": "Clear Exceptions"
  },
  "FNINIT": {
    "path": "FINIT:FNINIT",
    "description": "Initialize Floating-Point Unit"
  },
  "FNOP": {
    "path": "FNOP",
    "description": "No Operation"
  },
  "FNSAVE": {
    "path": "FSAVE:FNSAVE",
    "description": "Store x87 FPU State"
  },
  "FNSTCW": {
    "path": "FSTCW:FNSTCW",
    "description": "Store x87 FPU Control Word"
  },
  "FNSTENV": {
    "path": "FSTENV:FNSTENV",
    "description": "Store x87 FPU Environment"
  },
  "FNSTSW": {
    "path": "FSTSW:FNSTSW",
    "description": "Store x87 FPU Status Word"
  },
  "FPATAN": {
    "path": "FPATAN",
    "description": "Partial Arctangent"
  },
  "FPREM": {
    "path": "FPREM",
    "description": "Partial Remainder"
  },
  "FPREM1": {
    "path": "FPREM1",
    "description": "Partial Remainder"
  },
  "FPTAN": {
    "path": "FPTAN",
    "description": "Partial Tangent"
  },
  "FRNDINT": {
    "path": "FRNDINT",
    "description": "Round to Integer"
  },
  "FRSTOR": {
    "path": "FRSTOR",
    "description": "Restore x87 FPU State"
  },
  "FSAVE": {
    "path": "FSAVE:FNSAVE",
    "description": "Store x87 FPU State"
  },
  "FSCALE": {
    "path": "FSCALE",
    "description": "Scale"
  },
  "FSIN": {
    "path": "FSIN",
    "description": "Sine"
  },
  "FSINCOS": {
    "path": "FSINCOS",
    "description": "Sine and Cosine"
  },
  "FSQRT": {
    "path": "FSQRT",
    "description": "Square Root"
  },
  "FST": {
    "path": "FST:FSTP",
    "description": "Store Floating Point Value"
  },
  "FSTCW": {
    "path": "FSTCW:FNSTCW",
    "description": "Store x87 FPU Control Word"
  },
  "FSTENV": {
    "path": "FSTENV:FNSTENV",
    "description": "Store x87 FPU Environment"
  },
  "FSTP": {
    "path": "FST:FSTP",
    "description": "Store Floating Point Value"
  },
  "FSTSW": {
    "path": "FSTSW:FNSTSW",
    "description": "Store x87 FPU Status Word"
  },
  "FSUB": {
    "path": "FSUB:FSUBP:FISUB",
    "description": "Subtract"
  },
  "FSUBP": {
    "path": "FSUB:FSUBP:FISUB",
    "description": "Subtract"
  },
  "FSUBR": {
    "path": "FSUBR:FSUBRP:FISUBR",
    "description": "Reverse Subtract"
  },
  "FSUBRP": {
    "path": "FSUBR:FSUBRP:FISUBR",
    "description": "Reverse Subtract"
  },
  "FTST": {
    "path": "FTST",
    "description": "TEST"
  },
  "FUCOM": {
    "path": "FUCOM:FUCOMP:FUCOMPP",
    "description": "Unordered Compare Floating Point Values"
  },
  "FUCOMI": {
    "path": "FCOMI:FCOMIP: FUCOMI:FUCOMIP",
    "description": "Compare Floating Point Values and Set EFLAGS"
  },
  "FUCOMIP": {
    "path": "FCOMI:FCOMIP: FUCOMI:FUCOMIP",
    "description": "Compare Floating Point Values and Set EFLAGS"
  },
  "FUCOMP": {
    "path": "FUCOM:FUCOMP:FUCOMPP",
    "description": "Unordered Compare Floating Point Values"
  },
  "FUCOMPP": {
    "path": "FUCOM:FUCOMP:FUCOMPP",
    "description": "Unordered Compare Floating Point Values"
  },
  "FWAIT": {
    "path": "WAIT:FWAIT",
    "description": "Wait"
  },
  "FXAM": {
    "path": "FXAM",
    "description": "Examine ModR/M"
  },
  "FXCH": {
    "path": "FXCH",
    "description": "Exchange Register Contents"
  },
  "FXRSTOR": {
    "path": "FXRSTOR",
    "description": "Restore x87 FPU, MMX, XMM, and MXCSR State"
  },
  "FXSAVE": {
    "path": "FXSAVE",
    "description": "Save x87 FPU, MMX Technology, and SSE State"
  },
  "FXTRACT": {
    "path": "FXTRACT",
    "description": "Extract Exponent and Significand"
  },
  "FYL2X": {
    "path": "FYL2X",
    "description": "Compute y ∗ log2x"
  },
  "FYL2XP1": {
    "path": "FYL2XP1",
    "description": "Compute y ∗ log2(x +1)"
  },
  "HADDPD": {
    "path": "HADDPD",
    "description": "Packed Double-FP Horizontal Add"
  },
  "HADDPS": {
    "path": "HADDPS",
    "description": "Packed Single-FP Horizontal Add"
  },
  "HLT": {
    "path": "HLT",
    "description": "Halt"
  },
  "HSUBPD": {
    "path": "HSUBPD",
    "description": "Packed Double-FP Horizontal Subtract"
  },
  "HSUBPS": {
    "path": "HSUBPS",
    "description": "Packed Single-FP Horizontal Subtract"
  },
  "IDIV": {
    "path": "IDIV",
    "description": "Signed Divide"
  },
  "IMUL": {
    "path": "IMUL",
    "description": "Signed Multiply"
  },
  "IN": {
    "path": "IN",
    "description": "Input from Port"
  },
  "INC": {
    "path": "INC",
    "description": "Increment by 1"
  },
  "INS": {
    "path": "INS:INSB:INSW:INSD",
    "description": "Input from Port to String"
  },
  "INSB": {
    "path": "INS:INSB:INSW:INSD",
    "description": "Input from Port to String"
  },
  "INSD": {
    "path": "INS:INSB:INSW:INSD",
    "description": "Input from Port to String"
  },
  "INSERTPS": {
    "path": "INSERTPS",
    "description": "Insert Packed Single Precision Floating-Point Value"
  },
  "INSW": {
    "path": "INS:INSB:INSW:INSD",
    "description": "Input from Port to String"
  },
  "INT 3": {
    "path": "INT n:INTO:INT 3",
    "description": "Call to Interrupt Procedure"
  },
  "INT n": {
    "path": "INT n:INTO:INT 3",
    "description": "Call to Interrupt Procedure"
  },
  "INTO": {
    "path": "INT n:INTO:INT 3",
    "description": "Call to Interrupt Procedure"
  },
  "INVD": {
    "path": "INVD",
    "description": "Invalidate Internal Caches"
  },
  "INVLPG": {
    "path": "INVLPG",
    "description": "Invalidate TLB Entries"
  },
  "INVPCID": {
    "path": "INVPCID",
    "description": "Invalidate Process-Context Identifier"
  },
  "IRET": {
    "path": "IRET:IRETD",
    "description": "Interrupt Return"
  },
  "IRETD": {
    "path": "IRET:IRETD",
    "description": "Interrupt Return"
  },
  "JMP": {
    "path": "JMP",
    "description": "Jump"
  },
  "Jcc": {
    "path": "Jcc",
    "description": "Jump if Condition Is Met"
  },
  "LAHF": {
    "path": "LAHF",
    "description": "Load Status Flags into AH Register"
  },
  "LAR": {
    "path": "LAR",
    "description": "Load Access Rights Byte"
  },
  "LDDQU": {
    "path": "LDDQU",
    "description": "Load Unaligned Integer 128 Bits"
  },
  "LDMXCSR": {
    "path": "LDMXCSR",
    "description": "Load MXCSR Register"
  },
  "LDS": {
    "path": "LDS:LES:LFS:LGS:LSS",
    "description": "Load Far Pointer"
  },
  "LEA": {
    "path": "LEA",
    "description": "Load Effective Address"
  },
  "LEAVE": {
    "path": "LEAVE",
    "description": "High Level Procedure Exit"
  },
  "LES": {
    "path": "LDS:LES:LFS:LGS:LSS",
    "description": "Load Far Pointer"
  },
  "LFENCE": {
    "path": "LFENCE",
    "description": "Load Fence"
  },
  "LFS": {
    "path": "LDS:LES:LFS:LGS:LSS",
    "description": "Load Far Pointer"
  },
  "LGDT": {
    "path": "LGDT:LIDT",
    "description": "Load Global/Interrupt Descriptor Table Register"
  },
  "LGS": {
    "path": "LDS:LES:LFS:LGS:LSS",
    "description": "Load Far Pointer"
  },
  "LIDT": {
    "path": "LGDT:LIDT",
    "description": "Load Global/Interrupt Descriptor Table Register"
  },
  "LLDT": {
    "path": "LLDT",
    "description": "Load Local Descriptor Table Register"
  },
  "LMSW": {
    "path": "LMSW",
    "description": "Load Machine Status Word"
  },
  "LOCK": {
    "path": "LOCK",
    "description": "Assert LOCK# Signal Prefix"
  },
  "LODS": {
    "path": "LODS:LODSB:LODSW:LODSD:LODSQ",
    "description": "Load String"
  },
  "LODSB": {
    "path": "LODS:LODSB:LODSW:LODSD:LODSQ",
    "description": "Load String"
  },
  "LODSD": {
    "path": "LODS:LODSB:LODSW:LODSD:LODSQ",
    "description": "Load String"
  },
  "LODSQ": {
    "path": "LODS:LODSB:LODSW:LODSD:LODSQ",
    "description": "Load String"
  },
  "LODSW": {
    "path": "LODS:LODSB:LODSW:LODSD:LODSQ",
    "description": "Load String"
  },
  "LOOP": {
    "path": "LOOP:LOOPcc",
    "description": "Loop According to ECX Counter"
  },
  "LOOPcc": {
    "path": "LOOP:LOOPcc",
    "description": "Loop According to ECX Counter"
  },
  "LSL": {
    "path": "LSL",
    "description": "Load Segment Limit"
  },
  "LSS": {
    "path": "LDS:LES:LFS:LGS:LSS",
    "description": "Load Far Pointer"
  },
  "LTR": {
    "path": "LTR",
    "description": "Load Task Register"
  },
  "LZCNT": {
    "path": "LZCNT",
    "description": "Count the Number of Leading Zero Bits"
  },
  "MASKMOVDQU": {
    "path": "MASKMOVDQU",
    "description": "Store Selected Bytes of Double Quadword"
  },
  "MASKMOVQ": {
    "path": "MASKMOVQ",
    "description": "Store Selected Bytes of Quadword"
  },
  "MAXPD": {
    "path": "MAXPD",
    "description": "Return Maximum Packed Double-Precision Floating-Point Values"
  },
  "MAXPS": {
    "path": "MAXPS",
    "description": "Return Maximum Packed Single-Precision Floating-Point Values"
  },
  "MAXSD": {
    "path": "MAXSD",
    "description": "Return Maximum Scalar Double-Precision Floating-Point Value"
  },
  "MAXSS": {
    "path": "MAXSS",
    "description": "Return Maximum Scalar Single-Precision Floating-Point Value"
  },
  "MFENCE": {
    "path": "MFENCE",
    "description": "Memory Fence"
  },
  "MINPD": {
    "path": "MINPD",
    "description": "Return Minimum Packed Double-Precision Floating-Point Values"
  },
  "MINPS": {
    "path": "MINPS",
    "description": "Return Minimum Packed Single-Precision Floating-Point Values"
  },
  "MINSD": {
    "path": "MINSD",
    "description": "Return Minimum Scalar Double-Precision Floating-Point Value"
  },
  "MINSS": {
    "path": "MINSS",
    "description": "Return Minimum Scalar Single-Precision Floating-Point Value"
  },
  "MONITOR": {
    "path": "MONITOR",
    "description": "Set Up Monitor Address"
  },
  "MOV": {
    "path": "MOV-2",
    "description": "Move to/from Debug Registers"
  },
  "MOVAPD": {
    "path": "MOVAPD",
    "description": "Move Aligned Packed Double-Precision Floating-Point Values"
  },
  "MOVAPS": {
    "path": "MOVAPS",
    "description": "Move Aligned Packed Single-Precision Floating-Point Values"
  },
  "MOVBE": {
    "path": "MOVBE",
    "description": "Move Data After Swapping Bytes"
  },
  "MOVD": {
    "path": "MOVD:MOVQ",
    "description": "Move Doubleword/Move Quadword"
  },
  "MOVDDUP": {
    "path": "MOVDDUP",
    "description": "Move One Double-FP and Duplicate"
  },
  "MOVDQ2Q": {
    "path": "MOVDQ2Q",
    "description": "Move Quadword from XMM to MMX Technology Register"
  },
  "MOVDQA": {
    "path": "MOVDQA",
    "description": "Move Aligned Double Quadword"
  },
  "MOVDQU": {
    "path": "MOVDQU",
    "description": "Move Unaligned Double Quadword"
  },
  "MOVHLPS": {
    "path": "MOVHLPS",
    "description": "Move Packed Single-Precision Floating-Point Values High to Low"
  },
  "MOVHPD": {
    "path": "MOVHPD",
    "description": "Move High Packed Double-Precision Floating-Point Value"
  },
  "MOVHPS": {
    "path": "MOVHPS",
    "description": "Move High Packed Single-Precision Floating-Point Values"
  },
  "MOVLHPS": {
    "path": "MOVLHPS",
    "description": "Move Packed Single-Precision Floating-Point Values Low to High"
  },
  "MOVLPD": {
    "path": "MOVLPD",
    "description": "Move Low Packed Double-Precision Floating-Point Value"
  },
  "MOVLPS": {
    "path": "MOVLPS",
    "description": "Move Low Packed Single-Precision Floating-Point Values"
  },
  "MOVMSKPD": {
    "path": "MOVMSKPD",
    "description": "Extract Packed Double-Precision Floating-Point Sign Mask"
  },
  "MOVMSKPS": {
    "path": "MOVMSKPS",
    "description": "Extract Packed Single-Precision Floating-Point Sign Mask"
  },
  "MOVNTDQ": {
    "path": "MOVNTDQ",
    "description": "Store Double Quadword Using Non-Temporal Hint"
  },
  "MOVNTDQA": {
    "path": "MOVNTDQA",
    "description": "Load Double Quadword Non-Temporal Aligned Hint"
  },
  "MOVNTI": {
    "path": "MOVNTI",
    "description": "Store Doubleword Using Non-Temporal Hint"
  },
  "MOVNTPD": {
    "path": "MOVNTPD",
    "description": "Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint"
  },
  "MOVNTPS": {
    "path": "MOVNTPS",
    "description": "Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint"
  },
  "MOVNTQ": {
    "path": "MOVNTQ",
    "description": "Store of Quadword Using Non-Temporal Hint"
  },
  "MOVQ": {
    "path": "MOVQ",
    "description": "Move Quadword"
  },
  "MOVQ2DQ": {
    "path": "MOVQ2DQ",
    "description": "Move Quadword from MMX Technology to XMM Register"
  },
  "MOVS": {
    "path": "MOVS:MOVSB:MOVSW:MOVSD:MOVSQ",
    "description": "Move Data from String to String"
  },
  "MOVSB": {
    "path": "MOVS:MOVSB:MOVSW:MOVSD:MOVSQ",
    "description": "Move Data from String to String"
  },
  "MOVSD": {
    "path": "MOVSD",
    "description": "Move Scalar Double-Precision Floating-Point Value"
  },
  "MOVSHDUP": {
    "path": "MOVSHDUP",
    "description": "Move Packed Single-FP High and Duplicate"
  },
  "MOVSLDUP": {
    "path": "MOVSLDUP",
    "description": "Move Packed Single-FP Low and Duplicate"
  },
  "MOVSQ": {
    "path": "MOVS:MOVSB:MOVSW:MOVSD:MOVSQ",
    "description": "Move Data from String to String"
  },
  "MOVSS": {
    "path": "MOVSS",
    "description": "Move Scalar Single-Precision Floating-Point Values"
  },
  "MOVSW": {
    "path": "MOVS:MOVSB:MOVSW:MOVSD:MOVSQ",
    "description": "Move Data from String to String"
  },
  "MOVSX": {
    "path": "MOVSX:MOVSXD",
    "description": "Move with Sign-Extension"
  },
  "MOVSXD": {
    "path": "MOVSX:MOVSXD",
    "description": "Move with Sign-Extension"
  },
  "MOVUPD": {
    "path": "MOVUPD",
    "description": "Move Unaligned Packed Double-Precision Floating-Point Values"
  },
  "MOVUPS": {
    "path": "MOVUPS",
    "description": "Move Unaligned Packed Single-Precision Floating-Point Values"
  },
  "MOVZX": {
    "path": "MOVZX",
    "description": "Move with Zero-Extend"
  },
  "MPSADBW": {
    "path": "MPSADBW",
    "description": "Compute Multiple Packed Sums of Absolute Difference"
  },
  "MUL": {
    "path": "MUL",
    "description": "Unsigned Multiply"
  },
  "MULPD": {
    "path": "MULPD",
    "description": "Multiply Packed Double-Precision Floating-Point Values"
  },
  "MULPS": {
    "path": "MULPS",
    "description": "Multiply Packed Single-Precision Floating-Point Values"
  },
  "MULSD": {
    "path": "MULSD",
    "description": "Multiply Scalar Double-Precision Floating-Point Values"
  },
  "MULSS": {
    "path": "MULSS",
    "description": "Multiply Scalar Single-Precision Floating-Point Values"
  },
  "MWAIT": {
    "path": "MWAIT",
    "description": "Monitor Wait"
  },
  "MULX": {
    "path": "MULX",
    "description": "Unsigned Multiply Without Affecting Flags"
  },
  "NEG": {
    "path": "NEG",
    "description": "Two's Complement Negation"
  },
  "NOP": {
    "path": "NOP",
    "description": "No Operation"
  },
  "NOT": {
    "path": "NOT",
    "description": "One's Complement Negation"
  },
  "OR": {
    "path": "OR",
    "description": "Logical Inclusive OR"
  },
  "ORPD": {
    "path": "ORPD",
    "description": "Bitwise Logical OR of Double-Precision Floating-Point Values"
  },
  "ORPS": {
    "path": "ORPS",
    "description": "Bitwise Logical OR of Single-Precision Floating-Point Values"
  },
  "OUT": {
    "path": "OUT",
    "description": "Output to Port"
  },
  "OUTS": {
    "path": "OUTS:OUTSB:OUTSW:OUTSD",
    "description": "Output String to Port"
  },
  "OUTSB": {
    "path": "OUTS:OUTSB:OUTSW:OUTSD",
    "description": "Output String to Port"
  },
  "OUTSD": {
    "path": "OUTS:OUTSB:OUTSW:OUTSD",
    "description": "Output String to Port"
  },
  "OUTSW": {
    "path": "OUTS:OUTSB:OUTSW:OUTSD",
    "description": "Output String to Port"
  },
  "PABSB": {
    "path": "PABSB:PABSW:PABSD",
    "description": "Packed Absolute Value"
  },
  "PABSD": {
    "path": "PABSB:PABSW:PABSD",
    "description": "Packed Absolute Value"
  },
  "PABSW": {
    "path": "PABSB:PABSW:PABSD",
    "description": "Packed Absolute Value"
  },
  "PACKSSDW": {
    "path": "PACKSSWB:PACKSSDW",
    "description": "Pack with Signed Saturation"
  },
  "PACKSSWB": {
    "path": "PACKSSWB:PACKSSDW",
    "description": "Pack with Signed Saturation"
  },
  "PACKUSDW": {
    "path": "PACKUSDW",
    "description": "Pack with Unsigned Saturation"
  },
  "PACKUSWB": {
    "path": "PACKUSWB",
    "description": "Pack with Unsigned Saturation"
  },
  "PADDB": {
    "path": "PADDB:PADDW:PADDD",
    "description": "Add Packed Integers"
  },
  "PADDD": {
    "path": "PADDB:PADDW:PADDD",
    "description": "Add Packed Integers"
  },
  "PADDQ": {
    "path": "PADDQ",
    "description": "Add Packed Quadword Integers"
  },
  "PADDSB": {
    "path": "PADDSB:PADDSW",
    "description": "Add Packed Signed Integers with Signed Saturation"
  },
  "PADDSW": {
    "path": "PADDSB:PADDSW",
    "description": "Add Packed Signed Integers with Signed Saturation"
  },
  "PADDUSB": {
    "path": "PADDUSB:PADDUSW",
    "description": "Add Packed Unsigned Integers with Unsigned Saturation"
  },
  "PADDUSW": {
    "path": "PADDUSB:PADDUSW",
    "description": "Add Packed Unsigned Integers with Unsigned Saturation"
  },
  "PADDW": {
    "path": "PADDB:PADDW:PADDD",
    "description": "Add Packed Integers"
  },
  "PALIGNR": {
    "path": "PALIGNR",
    "description": "Packed Align Right"
  },
  "PAND": {
    "path": "PAND",
    "description": "Logical AND"
  },
  "PANDN": {
    "path": "PANDN",
    "description": "Logical AND NOT"
  },
  "PAUSE": {
    "path": "PAUSE",
    "description": "Spin Loop Hint"
  },
  "PAVGB": {
    "path": "PAVGB:PAVGW",
    "description": "Average Packed Integers"
  },
  "PAVGW": {
    "path": "PAVGB:PAVGW",
    "description": "Average Packed Integers"
  },
  "PBLENDVB": {
    "path": "PBLENDVB",
    "description": "Variable Blend Packed Bytes"
  },
  "PBLENDW": {
    "path": "PBLENDW",
    "description": "Blend Packed Words"
  },
  "PCLMULQDQ": {
    "path": "PCLMULQDQ",
    "description": "Carry-Less Multiplication Quadword"
  },
  "PCMPEQB": {
    "path": "PCMPEQB:PCMPEQW:PCMPEQD",
    "description": "Compare Packed Data for Equal"
  },
  "PCMPEQD": {
    "path": "PCMPEQB:PCMPEQW:PCMPEQD",
    "description": "Compare Packed Data for Equal"
  },
  "PCMPEQQ": {
    "path": "PCMPEQQ",
    "description": "Compare Packed Qword Data for Equal"
  },
  "PCMPEQW": {
    "path": "PCMPEQB:PCMPEQW:PCMPEQD",
    "description": "Compare Packed Data for Equal"
  },
  "PCMPESTRI": {
    "path": "PCMPESTRI",
    "description": "Packed Compare Explicit Length Strings, Return Index"
  },
  "PCMPESTRM": {
    "path": "PCMPESTRM",
    "description": "Packed Compare Explicit Length Strings, Return Mask"
  },
  "PCMPGTB": {
    "path": "PCMPGTB:PCMPGTW:PCMPGTD",
    "description": "Compare Packed Signed Integers for Greater Than"
  },
  "PCMPGTD": {
    "path": "PCMPGTB:PCMPGTW:PCMPGTD",
    "description": "Compare Packed Signed Integers for Greater Than"
  },
  "PCMPGTQ": {
    "path": "PCMPGTQ",
    "description": "Compare Packed Data for Greater Than"
  },
  "PCMPGTW": {
    "path": "PCMPGTB:PCMPGTW:PCMPGTD",
    "description": "Compare Packed Signed Integers for Greater Than"
  },
  "PCMPISTRI": {
    "path": "PCMPISTRI",
    "description": "Packed Compare Implicit Length Strings, Return Index"
  },
  "PCMPISTRM": {
    "path": "PCMPISTRM",
    "description": "Packed Compare Implicit Length Strings, Return Mask"
  },
  "PDEP": {
    "path": "PDEP",
    "description": "Parallel Bits Deposit"
  },
  "PEXT": {
    "path": "PEXT",
    "description": "Parallel Bits Extract"
  },
  "PEXTRB": {
    "path": "PEXTRB:PEXTRD:PEXTRQ",
    "description": "Extract Byte/Dword/Qword"
  },
  "PEXTRD": {
    "path": "PEXTRB:PEXTRD:PEXTRQ",
    "description": "Extract Byte/Dword/Qword"
  },
  "PEXTRQ": {
    "path": "PEXTRB:PEXTRD:PEXTRQ",
    "description": "Extract Byte/Dword/Qword"
  },
  "PEXTRW": {
    "path": "PEXTRW",
    "description": "Extract Word"
  },
  "PHADDD": {
    "path": "PHADDW:PHADDD",
    "description": "Packed Horizontal Add"
  },
  "PHADDSW": {
    "path": "PHADDSW",
    "description": "Packed Horizontal Add and Saturate"
  },
  "PHADDW": {
    "path": "PHADDW:PHADDD",
    "description": "Packed Horizontal Add"
  },
  "PHMINPOSUW": {
    "path": "PHMINPOSUW",
    "description": "Packed Horizontal Word Minimum"
  },
  "PHSUBD": {
    "path": "PHSUBW:PHSUBD",
    "description": "Packed Horizontal Subtract"
  },
  "PHSUBSW": {
    "path": "PHSUBSW",
    "description": "Packed Horizontal Subtract and Saturate"
  },
  "PHSUBW": {
    "path": "PHSUBW:PHSUBD",
    "description": "Packed Horizontal Subtract"
  },
  "PINSRB": {
    "path": "PINSRB:PINSRD:PINSRQ",
    "description": "Insert Byte/Dword/Qword"
  },
  "PINSRD": {
    "path": "PINSRB:PINSRD:PINSRQ",
    "description": "Insert Byte/Dword/Qword"
  },
  "PINSRQ": {
    "path": "PINSRB:PINSRD:PINSRQ",
    "description": "Insert Byte/Dword/Qword"
  },
  "PINSRW": {
    "path": "PINSRW",
    "description": "Insert Word"
  },
  "PMADDUBSW": {
    "path": "PMADDUBSW",
    "description": "Multiply and Add Packed Signed and Unsigned Bytes"
  },
  "PMADDWD": {
    "path": "PMADDWD",
    "description": "Multiply and Add Packed Integers"
  },
  "PMAXSB": {
    "path": "PMAXSB",
    "description": "Maximum of Packed Signed Byte Integers"
  },
  "PMAXSD": {
    "path": "PMAXSD",
    "description": "Maximum of Packed Signed Dword Integers"
  },
  "PMAXSW": {
    "path": "PMAXSW",
    "description": "Maximum of Packed Signed Word Integers"
  },
  "PMAXUB": {
    "path": "PMAXUB",
    "description": "Maximum of Packed Unsigned Byte Integers"
  },
  "PMAXUD": {
    "path": "PMAXUD",
    "description": "Maximum of Packed Unsigned Dword Integers"
  },
  "PMAXUW": {
    "path": "PMAXUW",
    "description": "Maximum of Packed Word Integers"
  },
  "PMINSB": {
    "path": "PMINSB",
    "description": "Minimum of Packed Signed Byte Integers"
  },
  "PMINSD": {
    "path": "PMINSD",
    "description": "Minimum of Packed Dword Integers"
  },
  "PMINSW": {
    "path": "PMINSW",
    "description": "Minimum of Packed Signed Word Integers"
  },
  "PMINUB": {
    "path": "PMINUB",
    "description": "Minimum of Packed Unsigned Byte Integers"
  },
  "PMINUD": {
    "path": "PMINUD",
    "description": "Minimum of Packed Dword Integers"
  },
  "PMINUW": {
    "path": "PMINUW",
    "description": "Minimum of Packed Word Integers"
  },
  "PMOVMSKB": {
    "path": "PMOVMSKB",
    "description": "Move Byte Mask"
  },
  "PMOVSX": {
    "path": "PMOVSX",
    "description": "Packed Move with Sign Extend"
  },
  "PMOVZX": {
    "path": "PMOVZX",
    "description": "Packed Move with Zero Extend"
  },
  "PMULDQ": {
    "path": "PMULDQ",
    "description": "Multiply Packed Signed Dword Integers"
  },
  "PMULHRSW": {
    "path": "PMULHRSW",
    "description": "Packed Multiply High with Round and Scale"
  },
  "PMULHUW": {
    "path": "PMULHUW",
    "description": "Multiply Packed Unsigned Integers and Store High Result"
  },
  "PMULHW": {
    "path": "PMULHW",
    "description": "Multiply Packed Signed Integers and Store High Result"
  },
  "PMULLD": {
    "path": "PMULLD",
    "description": "Multiply Packed Signed Dword Integers and Store Low Result"
  },
  "PMULLW": {
    "path": "PMULLW",
    "description": "Multiply Packed Signed Integers and Store Low Result"
  },
  "PMULUDQ": {
    "path": "PMULUDQ",
    "description": "Multiply Packed Unsigned Doubleword Integers"
  },
  "POP": {
    "path": "POP",
    "description": "Pop a Value from the Stack"
  },
  "POPA": {
    "path": "POPA:POPAD",
    "description": "Pop All General-Purpose Registers"
  },
  "POPAD": {
    "path": "POPA:POPAD",
    "description": "Pop All General-Purpose Registers"
  },
  "POPCNT": {
    "path": "POPCNT",
    "description": "Return the Count of Number of Bits Set to 1"
  },
  "POPF": {
    "path": "POPF:POPFD:POPFQ",
    "description": "Pop Stack into EFLAGS Register"
  },
  "POPFD": {
    "path": "POPF:POPFD:POPFQ",
    "description": "Pop Stack into EFLAGS Register"
  },
  "POPFQ": {
    "path": "POPF:POPFD:POPFQ",
    "description": "Pop Stack into EFLAGS Register"
  },
  "POR": {
    "path": "POR",
    "description": "Bitwise Logical OR"
  },
  "PREFETCHW": {
    "path": "PREFETCHW",
    "description": "Prefetch Data into Caches in Anticipation of a Write"
  },
  "PREFETCHWT1": {
    "path": "PREFETCHWT1",
    "description": "Prefetch Vector Data Into Caches with Intent to Write and T1 Hint"
  },
  "PREFETCHh": {
    "path": "PREFETCHh",
    "description": "Prefetch Data Into Caches"
  },
  "PSADBW": {
    "path": "PSADBW",
    "description": "Compute Sum of Absolute Differences"
  },
  "PSHUFB": {
    "path": "PSHUFB",
    "description": "Packed Shuffle Bytes"
  },
  "PSHUFD": {
    "path": "PSHUFD",
    "description": "Shuffle Packed Doublewords"
  },
  "PSHUFHW": {
    "path": "PSHUFHW",
    "description": "Shuffle Packed High Words"
  },
  "PSHUFLW": {
    "path": "PSHUFLW",
    "description": "Shuffle Packed Low Words"
  },
  "PSHUFW": {
    "path": "PSHUFW",
    "description": "Shuffle Packed Words"
  },
  "PSIGNB": {
    "path": "PSIGNB:PSIGNW:PSIGND",
    "description": "Packed SIGN"
  },
  "PSIGND": {
    "path": "PSIGNB:PSIGNW:PSIGND",
    "description": "Packed SIGN"
  },
  "PSIGNW": {
    "path": "PSIGNB:PSIGNW:PSIGND",
    "description": "Packed SIGN"
  },
  "PSLLD": {
    "path": "PSLLW:PSLLD:PSLLQ",
    "description": "Shift Packed Data Left Logical"
  },
  "PSLLDQ": {
    "path": "PSLLDQ",
    "description": "Shift Double Quadword Left Logical"
  },
  "PSLLQ": {
    "path": "PSLLW:PSLLD:PSLLQ",
    "description": "Shift Packed Data Left Logical"
  },
  "PSLLW": {
    "path": "PSLLW:PSLLD:PSLLQ",
    "description": "Shift Packed Data Left Logical"
  },
  "PSRAD": {
    "path": "PSRAW:PSRAD",
    "description": "Shift Packed Data Right Arithmetic"
  },
  "PSRAW": {
    "path": "PSRAW:PSRAD",
    "description": "Shift Packed Data Right Arithmetic"
  },
  "PSRLD": {
    "path": "PSRLW:PSRLD:PSRLQ",
    "description": "Shift Packed Data Right Logical"
  },
  "PSRLDQ": {
    "path": "PSRLDQ",
    "description": "Shift Double Quadword Right Logical"
  },
  "PSRLQ": {
    "path": "PSRLW:PSRLD:PSRLQ",
    "description": "Shift Packed Data Right Logical"
  },
  "PSRLW": {
    "path": "PSRLW:PSRLD:PSRLQ",
    "description": "Shift Packed Data Right Logical"
  },
  "PSUBB": {
    "path": "PSUBB:PSUBW:PSUBD",
    "description": "Subtract Packed Integers"
  },
  "PSUBD": {
    "path": "PSUBB:PSUBW:PSUBD",
    "description": "Subtract Packed Integers"
  },
  "PSUBQ": {
    "path": "PSUBQ",
    "description": "Subtract Packed Quadword Integers"
  },
  "PSUBSB": {
    "path": "PSUBSB:PSUBSW",
    "description": "Subtract Packed Signed Integers with Signed Saturation"
  },
  "PSUBSW": {
    "path": "PSUBSB:PSUBSW",
    "description": "Subtract Packed Signed Integers with Signed Saturation"
  },
  "PSUBUSB": {
    "path": "PSUBUSB:PSUBUSW",
    "description": "Subtract Packed Unsigned Integers with Unsigned Saturation"
  },
  "PSUBUSW": {
    "path": "PSUBUSB:PSUBUSW",
    "description": "Subtract Packed Unsigned Integers with Unsigned Saturation"
  },
  "PSUBW": {
    "path": "PSUBB:PSUBW:PSUBD",
    "description": "Subtract Packed Integers"
  },
  "PTEST": {
    "path": "PTEST",
    "description": "Logical Compare"
  },
  "PUNPCKHBW": {
    "path": "PUNPCKHBW:PUNPCKHWD:PUNPCKHDQ:PUNPCKHQDQ",
    "description": "Unpack High Data"
  },
  "PUNPCKHDQ": {
    "path": "PUNPCKHBW:PUNPCKHWD:PUNPCKHDQ:PUNPCKHQDQ",
    "description": "Unpack High Data"
  },
  "PUNPCKHQDQ": {
    "path": "PUNPCKHBW:PUNPCKHWD:PUNPCKHDQ:PUNPCKHQDQ",
    "description": "Unpack High Data"
  },
  "PUNPCKHWD": {
    "path": "PUNPCKHBW:PUNPCKHWD:PUNPCKHDQ:PUNPCKHQDQ",
    "description": "Unpack High Data"
  },
  "PUNPCKLBW": {
    "path": "PUNPCKLBW:PUNPCKLWD:PUNPCKLDQ:PUNPCKLQDQ",
    "description": "Unpack Low Data"
  },
  "PUNPCKLDQ": {
    "path": "PUNPCKLBW:PUNPCKLWD:PUNPCKLDQ:PUNPCKLQDQ",
    "description": "Unpack Low Data"
  },
  "PUNPCKLQDQ": {
    "path": "PUNPCKLBW:PUNPCKLWD:PUNPCKLDQ:PUNPCKLQDQ",
    "description": "Unpack Low Data"
  },
  "PUNPCKLWD": {
    "path": "PUNPCKLBW:PUNPCKLWD:PUNPCKLDQ:PUNPCKLQDQ",
    "description": "Unpack Low Data"
  },
  "PUSH": {
    "path": "PUSH",
    "description": "Push Word, Doubleword or Quadword Onto the Stack"
  },
  "PUSHA": {
    "path": "PUSHA:PUSHAD",
    "description": "Push All General-Purpose Registers"
  },
  "PUSHAD": {
    "path": "PUSHA:PUSHAD",
    "description": "Push All General-Purpose Registers"
  },
  "PUSHF": {
    "path": "PUSHF:PUSHFD",
    "description": "Push EFLAGS Register onto the Stack"
  },
  "PUSHFD": {
    "path": "PUSHF:PUSHFD",
    "description": "Push EFLAGS Register onto the Stack"
  },
  "PXOR": {
    "path": "PXOR",
    "description": "Logical Exclusive OR"
  },
  "RCL": {
    "path": "RCL:RCR:ROL:ROR",
    "description": "—Rotate"
  },
  "RCPPS": {
    "path": "RCPPS",
    "description": "Compute Reciprocals of Packed Single-Precision Floating-Point Values"
  },
  "RCPSS": {
    "path": "RCPSS",
    "description": "Compute Reciprocal of Scalar Single-Precision Floating-Point Values"
  },
  "RCR": {
    "path": "RCL:RCR:ROL:ROR",
    "description": "—Rotate"
  },
  "RDFSBASE": {
    "path": "RDFSBASE:RDGSBASE",
    "description": "Read FS/GS Segment Base"
  },
  "RDGSBASE": {
    "path": "RDFSBASE:RDGSBASE",
    "description": "Read FS/GS Segment Base"
  },
  "RDMSR": {
    "path": "RDMSR",
    "description": "Read from Model Specific Register"
  },
  "RDPMC": {
    "path": "RDPMC",
    "description": "Read Performance-Monitoring Counters"
  },
  "RDRAND": {
    "path": "RDRAND",
    "description": "Read Random Number"
  },
  "RDSEED": {
    "path": "RDSEED",
    "description": "Read Random SEED"
  },
  "RDTSC": {
    "path": "RDTSC",
    "description": "Read Time-Stamp Counter"
  },
  "RDTSCP": {
    "path": "RDTSCP",
    "description": "Read Time-Stamp Counter and Processor ID"
  },
  "REP": {
    "path": "REP:REPE:REPZ:REPNE:REPNZ",
    "description": "Repeat String Operation Prefix"
  },
  "REPE": {
    "path": "REP:REPE:REPZ:REPNE:REPNZ",
    "description": "Repeat String Operation Prefix"
  },
  "REPNE": {
    "path": "REP:REPE:REPZ:REPNE:REPNZ",
    "description": "Repeat String Operation Prefix"
  },
  "REPNZ": {
    "path": "REP:REPE:REPZ:REPNE:REPNZ",
    "description": "Repeat String Operation Prefix"
  },
  "REPZ": {
    "path": "REP:REPE:REPZ:REPNE:REPNZ",
    "description": "Repeat String Operation Prefix"
  },
  "RET": {
    "path": "RET",
    "description": "Return from Procedure"
  },
  "ROL": {
    "path": "RCL:RCR:ROL:ROR",
    "description": "—Rotate"
  },
  "ROR": {
    "path": "RCL:RCR:ROL:ROR",
    "description": "—Rotate"
  },
  "RORX": {
    "path": "RORX",
    "description": "Rotate Right Logical Without Affecting Flags"
  },
  "ROUNDPD": {
    "path": "ROUNDPD",
    "description": "Round Packed Double Precision Floating-Point Values"
  },
  "ROUNDPS": {
    "path": "ROUNDPS",
    "description": "Round Packed Single Precision Floating-Point Values"
  },
  "ROUNDSD": {
    "path": "ROUNDSD",
    "description": "Round Scalar Double Precision Floating-Point Values"
  },
  "ROUNDSS": {
    "path": "ROUNDSS",
    "description": "Round Scalar Single Precision Floating-Point Values"
  },
  "RSM": {
    "path": "RSM",
    "description": "Resume from System Management Mode"
  },
  "RSQRTPS": {
    "path": "RSQRTPS",
    "description": "Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values"
  },
  "RSQRTSS": {
    "path": "RSQRTSS",
    "description": "Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value"
  },
  "SAHF": {
    "path": "SAHF",
    "description": "Store AH into Flags"
  },
  "SAL": {
    "path": "SAL:SAR:SHL:SHR",
    "description": "Shift"
  },
  "SAR": {
    "path": "SAL:SAR:SHL:SHR",
    "description": "Shift"
  },
  "SARX": {
    "path": "SARX:SHLX:SHRX",
    "description": "Shift Without Affecting Flags"
  },
  "SBB": {
    "path": "SBB",
    "description": "Integer Subtraction with Borrow"
  },
  "SCAS": {
    "path": "SCAS:SCASB:SCASW:SCASD",
    "description": "Scan String"
  },
  "SCASB": {
    "path": "SCAS:SCASB:SCASW:SCASD",
    "description": "Scan String"
  },
  "SCASD": {
    "path": "SCAS:SCASB:SCASW:SCASD",
    "description": "Scan String"
  },
  "SCASW": {
    "path": "SCAS:SCASB:SCASW:SCASD",
    "description": "Scan String"
  },
  "SETcc": {
    "path": "SETcc",
    "description": "Set Byte on Condition"
  },
  "SFENCE": {
    "path": "SFENCE",
    "description": "Store Fence"
  },
  "SGDT": {
    "path": "SGDT",
    "description": "Store Global Descriptor Table Register"
  },
  "SHL": {
    "path": "SAL:SAR:SHL:SHR",
    "description": "Shift"
  },
  "SHLD": {
    "path": "SHLD",
    "description": "Double Precision Shift Left"
  },
  "SHLX": {
    "path": "SARX:SHLX:SHRX",
    "description": "Shift Without Affecting Flags"
  },
  "SHR": {
    "path": "SAL:SAR:SHL:SHR",
    "description": "Shift"
  },
  "SHRD": {
    "path": "SHRD",
    "description": "Double Precision Shift Right"
  },
  "SHRX": {
    "path": "SARX:SHLX:SHRX",
    "description": "Shift Without Affecting Flags"
  },
  "SHUFPD": {
    "path": "SHUFPD",
    "description": "Shuffle Packed Double-Precision Floating-Point Values"
  },
  "SHUFPS": {
    "path": "SHUFPS",
    "description": "Shuffle Packed Single-Precision Floating-Point Values"
  },
  "SIDT": {
    "path": "SIDT",
    "description": "Store Interrupt Descriptor Table Register"
  },
  "SLDT": {
    "path": "SLDT",
    "description": "Store Local Descriptor Table Register"
  },
  "SMSW": {
    "path": "SMSW",
    "description": "Store Machine Status Word"
  },
  "SQRTPD": {
    "path": "SQRTPD",
    "description": "Compute Square Roots of Packed Double-Precision Floating-Point Values"
  },
  "SQRTPS": {
    "path": "SQRTPS",
    "description": "Compute Square Roots of Packed Single-Precision Floating-Point Values"
  },
  "SQRTSD": {
    "path": "SQRTSD",
    "description": "Compute Square Root of Scalar Double-Precision Floating-Point Value"
  },
  "SQRTSS": {
    "path": "SQRTSS",
    "description": "Compute Square Root of Scalar Single-Precision Floating-Point Value"
  },
  "STAC": {
    "path": "STAC",
    "description": "Set AC Flag in EFLAGS Register"
  },
  "STC": {
    "path": "STC",
    "description": "Set Carry Flag"
  },
  "STD": {
    "path": "STD",
    "description": "Set Direction Flag"
  },
  "STI": {
    "path": "STI",
    "description": "Set Interrupt Flag"
  },
  "STMXCSR": {
    "path": "STMXCSR",
    "description": "Store MXCSR Register State"
  },
  "STOS": {
    "path": "STOS:STOSB:STOSW:STOSD:STOSQ",
    "description": "Store String"
  },
  "STOSB": {
    "path": "STOS:STOSB:STOSW:STOSD:STOSQ",
    "description": "Store String"
  },
  "STOSD": {
    "path": "STOS:STOSB:STOSW:STOSD:STOSQ",
    "description": "Store String"
  },
  "STOSQ": {
    "path": "STOS:STOSB:STOSW:STOSD:STOSQ",
    "description": "Store String"
  },
  "STOSW": {
    "path": "STOS:STOSB:STOSW:STOSD:STOSQ",
    "description": "Store String"
  },
  "STR": {
    "path": "STR",
    "description": "Store Task Register"
  },
  "SUB": {
    "path": "SUB",
    "description": "Subtract"
  },
  "SUBPD": {
    "path": "SUBPD",
    "description": "Subtract Packed Double-Precision Floating-Point Values"
  },
  "SUBPS": {
    "path": "SUBPS",
    "description": "Subtract Packed Single-Precision Floating-Point Values"
  },
  "SUBSD": {
    "path": "SUBSD",
    "description": "Subtract Scalar Double-Precision Floating-Point Values"
  },
  "SUBSS": {
    "path": "SUBSS",
    "description": "Subtract Scalar Single-Precision Floating-Point Values"
  },
  "SWAPGS": {
    "path": "SWAPGS",
    "description": "Swap GS Base Register"
  },
  "SYSCALL": {
    "path": "SYSCALL",
    "description": "Fast System Call"
  },
  "SYSENTER": {
    "path": "SYSENTER",
    "description": "Fast System Call"
  },
  "SYSEXIT": {
    "path": "SYSEXIT",
    "description": "Fast Return from Fast System Call"
  },
  "SYSRET": {
    "path": "SYSRET",
    "description": "Return From Fast System Call"
  },
  "TEST": {
    "path": "TEST",
    "description": "Logical Compare"
  },
  "TZCNT": {
    "path": "TZCNT",
    "description": "Count the Number of Trailing Zero Bits"
  },
  "UCOMISD": {
    "path": "UCOMISD",
    "description": "Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS"
  },
  "UCOMISS": {
    "path": "UCOMISS",
    "description": "Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS"
  },
  "UD2": {
    "path": "UD2",
    "description": "Undefined Instruction"
  },
  "UNPCKHPD": {
    "path": "UNPCKHPD",
    "description": "Unpack and Interleave High Packed Double-Precision Floating-Point Values"
  },
  "UNPCKHPS": {
    "path": "UNPCKHPS",
    "description": "Unpack and Interleave High Packed Single-Precision Floating-Point Values"
  },
  "UNPCKLPD": {
    "path": "UNPCKLPD",
    "description": "Unpack and Interleave Low Packed Double-Precision Floating-Point Values"
  },
  "UNPCKLPS": {
    "path": "UNPCKLPS",
    "description": "Unpack and Interleave Low Packed Single-Precision Floating-Point Values"
  },
  "VBROADCAST": {
    "path": "VBROADCAST",
    "description": "Broadcast Floating-Point Data"
  },
  "VCVTPH2PS": {
    "path": "VCVTPH2PS",
    "description": "Convert 16-bit FP Values to Single-Precision FP Values"
  },
  "VCVTPS2PH": {
    "path": "VCVTPS2PH",
    "description": "Convert Single-Precision FP value to 16-bit FP value"
  },
  "VERR": {
    "path": "VERR:VERW",
    "description": "Verify a Segment for Reading or Writing"
  },
  "VERW": {
    "path": "VERR:VERW",
    "description": "Verify a Segment for Reading or Writing"
  },
  "VEXTRACTF128": {
    "path": "VEXTRACTF128",
    "description": "Extract Packed Floating-Point Values"
  },
  "VEXTRACTI128": {
    "path": "VEXTRACTI128",
    "description": "Extract packed Integer Values"
  },
  "VFMADD132PD": {
    "path": "VFMADD132PD:VFMADD213PD:VFMADD231PD",
    "description": "Fused Multiply-Add of Packed Double-Precision Floating-Point Values"
  },
  "VFMADD132PS": {
    "path": "VFMADD132PS:VFMADD213PS:VFMADD231PS",
    "description": "Fused Multiply-Add of Packed Single-Precision Floating-Point Values"
  },
  "VFMADD132SD": {
    "path": "VFMADD132SD:VFMADD213SD:VFMADD231SD",
    "description": "Fused Multiply-Add of Scalar Double-Precision Floating-Point Values"
  },
  "VFMADD132SS": {
    "path": "VFMADD132SS:VFMADD213SS:VFMADD231SS",
    "description": "Fused Multiply-Add of Scalar Single-Precision Floating-Point Values"
  },
  "VFMADD213PD": {
    "path": "VFMADD132PD:VFMADD213PD:VFMADD231PD",
    "description": "Fused Multiply-Add of Packed Double-Precision Floating-Point Values"
  },
  "VFMADD213PS": {
    "path": "VFMADD132PS:VFMADD213PS:VFMADD231PS",
    "description": "Fused Multiply-Add of Packed Single-Precision Floating-Point Values"
  },
  "VFMADD213SD": {
    "path": "VFMADD132SD:VFMADD213SD:VFMADD231SD",
    "description": "Fused Multiply-Add of Scalar Double-Precision Floating-Point Values"
  },
  "VFMADD213SS": {
    "path": "VFMADD132SS:VFMADD213SS:VFMADD231SS",
    "description": "Fused Multiply-Add of Scalar Single-Precision Floating-Point Values"
  },
  "VFMADD231PD": {
    "path": "VFMADD132PD:VFMADD213PD:VFMADD231PD",
    "description": "Fused Multiply-Add of Packed Double-Precision Floating-Point Values"
  },
  "VFMADD231PS": {
    "path": "VFMADD132PS:VFMADD213PS:VFMADD231PS",
    "description": "Fused Multiply-Add of Packed Single-Precision Floating-Point Values"
  },
  "VFMADD231SD": {
    "path": "VFMADD132SD:VFMADD213SD:VFMADD231SD",
    "description": "Fused Multiply-Add of Scalar Double-Precision Floating-Point Values"
  },
  "VFMADD231SS": {
    "path": "VFMADD132SS:VFMADD213SS:VFMADD231SS",
    "description": "Fused Multiply-Add of Scalar Single-Precision Floating-Point Values"
  },
  "VFMADDSUB132PD": {
    "path": "VFMADDSUB132PD:VFMADDSUB213PD:VFMADDSUB231PD",
    "description": "Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values"
  },
  "VFMADDSUB132PS": {
    "path": "VFMADDSUB132PS:VFMADDSUB213PS:VFMADDSUB231PS",
    "description": "Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values"
  },
  "VFMADDSUB213PD": {
    "path": "VFMADDSUB132PD:VFMADDSUB213PD:VFMADDSUB231PD",
    "description": "Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values"
  },
  "VFMADDSUB213PS": {
    "path": "VFMADDSUB132PS:VFMADDSUB213PS:VFMADDSUB231PS",
    "description": "Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values"
  },
  "VFMADDSUB231PD": {
    "path": "VFMADDSUB132PD:VFMADDSUB213PD:VFMADDSUB231PD",
    "description": "Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values"
  },
  "VFMADDSUB231PS": {
    "path": "VFMADDSUB132PS:VFMADDSUB213PS:VFMADDSUB231PS",
    "description": "Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values"
  },
  "VFMSUB132PD": {
    "path": "VFMSUB132PD:VFMSUB213PD:VFMSUB231PD",
    "description": "Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values"
  },
  "VFMSUB132PS": {
    "path": "VFMSUB132PS:VFMSUB213PS:VFMSUB231PS",
    "description": "Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values"
  },
  "VFMSUB132SD": {
    "path": "VFMSUB132SD:VFMSUB213SD:VFMSUB231SD",
    "description": "Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values"
  },
  "VFMSUB132SS": {
    "path": "VFMSUB132SS:VFMSUB213SS:VFMSUB231SS",
    "description": "Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values"
  },
  "VFMSUB213PD": {
    "path": "VFMSUB132PD:VFMSUB213PD:VFMSUB231PD",
    "description": "Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values"
  },
  "VFMSUB213PS": {
    "path": "VFMSUB132PS:VFMSUB213PS:VFMSUB231PS",
    "description": "Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values"
  },
  "VFMSUB213SD": {
    "path": "VFMSUB132SD:VFMSUB213SD:VFMSUB231SD",
    "description": "Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values"
  },
  "VFMSUB213SS": {
    "path": "VFMSUB132SS:VFMSUB213SS:VFMSUB231SS",
    "description": "Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values"
  },
  "VFMSUB231PD": {
    "path": "VFMSUB132PD:VFMSUB213PD:VFMSUB231PD",
    "description": "Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values"
  },
  "VFMSUB231PS": {
    "path": "VFMSUB132PS:VFMSUB213PS:VFMSUB231PS",
    "description": "Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values"
  },
  "VFMSUB231SD": {
    "path": "VFMSUB132SD:VFMSUB213SD:VFMSUB231SD",
    "description": "Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values"
  },
  "VFMSUB231SS": {
    "path": "VFMSUB132SS:VFMSUB213SS:VFMSUB231SS",
    "description": "Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values"
  },
  "VFMSUBADD132PD": {
    "path": "VFMSUBADD132PD:VFMSUBADD213PD:VFMSUBADD231PD",
    "description": "Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values"
  },
  "VFMSUBADD132PS": {
    "path": "VFMSUBADD132PS:VFMSUBADD213PS:VFMSUBADD231PS",
    "description": "Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values"
  },
  "VFMSUBADD213PD": {
    "path": "VFMSUBADD132PD:VFMSUBADD213PD:VFMSUBADD231PD",
    "description": "Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values"
  },
  "VFMSUBADD213PS": {
    "path": "VFMSUBADD132PS:VFMSUBADD213PS:VFMSUBADD231PS",
    "description": "Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values"
  },
  "VFMSUBADD231PD": {
    "path": "VFMSUBADD132PD:VFMSUBADD213PD:VFMSUBADD231PD",
    "description": "Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values"
  },
  "VFMSUBADD231PS": {
    "path": "VFMSUBADD132PS:VFMSUBADD213PS:VFMSUBADD231PS",
    "description": "Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values"
  },
  "VFNMADD132PD": {
    "path": "VFNMADD132PD:VFNMADD213PD:VFNMADD231PD",
    "description": "Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values"
  },
  "VFNMADD132PS": {
    "path": "VFNMADD132PS:VFNMADD213PS:VFNMADD231PS",
    "description": "Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values"
  },
  "VFNMADD132SD": {
    "path": "VFNMADD132SD:VFNMADD213SD:VFNMADD231SD",
    "description": "Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values"
  },
  "VFNMADD132SS": {
    "path": "VFNMADD132SS:VFNMADD213SS:VFNMADD231SS",
    "description": "Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values"
  },
  "VFNMADD213PD": {
    "path": "VFNMADD132PD:VFNMADD213PD:VFNMADD231PD",
    "description": "Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values"
  },
  "VFNMADD213PS": {
    "path": "VFNMADD132PS:VFNMADD213PS:VFNMADD231PS",
    "description": "Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values"
  },
  "VFNMADD213SD": {
    "path": "VFNMADD132SD:VFNMADD213SD:VFNMADD231SD",
    "description": "Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values"
  },
  "VFNMADD213SS": {
    "path": "VFNMADD132SS:VFNMADD213SS:VFNMADD231SS",
    "description": "Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values"
  },
  "VFNMADD231PD": {
    "path": "VFNMADD132PD:VFNMADD213PD:VFNMADD231PD",
    "description": "Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values"
  },
  "VFNMADD231PS": {
    "path": "VFNMADD132PS:VFNMADD213PS:VFNMADD231PS",
    "description": "Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values"
  },
  "VFNMADD231SD": {
    "path": "VFNMADD132SD:VFNMADD213SD:VFNMADD231SD",
    "description": "Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values"
  },
  "VFNMADD231SS": {
    "path": "VFNMADD132SS:VFNMADD213SS:VFNMADD231SS",
    "description": "Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values"
  },
  "VFNMSUB132PD": {
    "path": "VFNMSUB132PD:VFNMSUB213PD:VFNMSUB231PD",
    "description": "Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values"
  },
  "VFNMSUB132PS": {
    "path": "VFNMSUB132PS:VFNMSUB213PS:VFNMSUB231PS",
    "description": "Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values"
  },
  "VFNMSUB132SD": {
    "path": "VFNMSUB132SD:VFNMSUB213SD:VFNMSUB231SD",
    "description": "Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values"
  },
  "VFNMSUB132SS": {
    "path": "VFNMSUB132SS:VFNMSUB213SS:VFNMSUB231SS",
    "description": "Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values"
  },
  "VFNMSUB213PD": {
    "path": "VFNMSUB132PD:VFNMSUB213PD:VFNMSUB231PD",
    "description": "Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values"
  },
  "VFNMSUB213PS": {
    "path": "VFNMSUB132PS:VFNMSUB213PS:VFNMSUB231PS",
    "description": "Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values"
  },
  "VFNMSUB213SD": {
    "path": "VFNMSUB132SD:VFNMSUB213SD:VFNMSUB231SD",
    "description": "Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values"
  },
  "VFNMSUB213SS": {
    "path": "VFNMSUB132SS:VFNMSUB213SS:VFNMSUB231SS",
    "description": "Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values"
  },
  "VFNMSUB231PD": {
    "path": "VFNMSUB132PD:VFNMSUB213PD:VFNMSUB231PD",
    "description": "Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values"
  },
  "VFNMSUB231PS": {
    "path": "VFNMSUB132PS:VFNMSUB213PS:VFNMSUB231PS",
    "description": "Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values"
  },
  "VFNMSUB231SD": {
    "path": "VFNMSUB132SD:VFNMSUB213SD:VFNMSUB231SD",
    "description": "Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values"
  },
  "VFNMSUB231SS": {
    "path": "VFNMSUB132SS:VFNMSUB213SS:VFNMSUB231SS",
    "description": "Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values"
  },
  "VGATHERDPD": {
    "path": "VGATHERDPD:VGATHERQPD",
    "description": "Gather Packed DP FP Values Using Signed Dword/Qword Indices"
  },
  "VGATHERDPS": {
    "path": "VGATHERDPS:VGATHERQPS",
    "description": "Gather Packed SP FP values Using Signed Dword/Qword Indices"
  },
  "VGATHERQPD": {
    "path": "VGATHERDPD:VGATHERQPD",
    "description": "Gather Packed DP FP Values Using Signed Dword/Qword Indices"
  },
  "VGATHERQPS": {
    "path": "VGATHERDPS:VGATHERQPS",
    "description": "Gather Packed SP FP values Using Signed Dword/Qword Indices"
  },
  "VINSERTF128": {
    "path": "VINSERTF128",
    "description": "Insert Packed Floating-Point Values"
  },
  "VINSERTI128": {
    "path": "VINSERTI128",
    "description": "Insert Packed Integer Values"
  },
  "VMASKMOV": {
    "path": "VMASKMOV",
    "description": "Conditional SIMD Packed Loads and Stores"
  },
  "VPBLENDD": {
    "path": "VPBLENDD",
    "description": "Blend Packed Dwords"
  },
  "VPBROADCAST": {
    "path": "VPBROADCAST",
    "description": "Broadcast Integer Data"
  },
  "VPERM2F128": {
    "path": "VPERM2F128",
    "description": "Permute Floating-Point Values"
  },
  "VPERM2I128": {
    "path": "VPERM2I128",
    "description": "Permute Integer Values"
  },
  "VPERMD": {
    "path": "VPERMD",
    "description": "Full Doublewords Element Permutation"
  },
  "VPERMILPD": {
    "path": "VPERMILPD",
    "description": "Permute Double-Precision Floating-Point Values"
  },
  "VPERMILPS": {
    "path": "VPERMILPS",
    "description": "Permute Single-Precision Floating-Point Values"
  },
  "VPERMPD": {
    "path": "VPERMPD",
    "description": "Permute Double-Precision Floating-Point Elements"
  },
  "VPERMPS": {
    "path": "VPERMPS",
    "description": "Permute Single-Precision Floating-Point Elements"
  },
  "VPERMQ": {
    "path": "VPERMQ",
    "description": "Qwords Element Permutation"
  },
  "VPGATHERDD": {
    "path": "VPGATHERDD:VPGATHERQD",
    "description": "Gather Packed Dword Values Using Signed Dword/Qword Indices"
  },
  "VPGATHERDQ": {
    "path": "VPGATHERDQ:VPGATHERQQ",
    "description": "Gather Packed Qword Values Using Signed Dword/Qword Indices"
  },
  "VPGATHERQD": {
    "path": "VPGATHERDD:VPGATHERQD",
    "description": "Gather Packed Dword Values Using Signed Dword/Qword Indices"
  },
  "VPGATHERQQ": {
    "path": "VPGATHERDQ:VPGATHERQQ",
    "description": "Gather Packed Qword Values Using Signed Dword/Qword Indices"
  },
  "VPMASKMOV": {
    "path": "VPMASKMOV",
    "description": "Conditional SIMD Integer Packed Loads and Stores"
  },
  "VPSLLVD": {
    "path": "VPSLLVD:VPSLLVQ",
    "description": "Variable Bit Shift Left Logical"
  },
  "VPSLLVQ": {
    "path": "VPSLLVD:VPSLLVQ",
    "description": "Variable Bit Shift Left Logical"
  },
  "VPSRAVD": {
    "path": "VPSRAVD",
    "description": "Variable Bit Shift Right Arithmetic"
  },
  "VPSRLVD": {
    "path": "VPSRLVD:VPSRLVQ",
    "description": "Variable Bit Shift Right Logical"
  },
  "VPSRLVQ": {
    "path": "VPSRLVD:VPSRLVQ",
    "description": "Variable Bit Shift Right Logical"
  },
  "VTESTPD": {
    "path": "VTESTPD:VTESTPS",
    "description": "Packed Bit Test"
  },
  "VTESTPS": {
    "path": "VTESTPD:VTESTPS",
    "description": "Packed Bit Test"
  },
  "VZEROALL": {
    "path": "VZEROALL",
    "description": "Zero All YMM Registers"
  },
  "VZEROUPPER": {
    "path": "VZEROUPPER",
    "description": "Zero Upper Bits of YMM Registers"
  },
  "WAIT": {
    "path": "WAIT:FWAIT",
    "description": "Wait"
  },
  "WBINVD": {
    "path": "WBINVD",
    "description": "Write Back and Invalidate Cache"
  },
  "WRFSBASE": {
    "path": "WRFSBASE:WRGSBASE",
    "description": "Write FS/GS Segment Base"
  },
  "WRGSBASE": {
    "path": "WRFSBASE:WRGSBASE",
    "description": "Write FS/GS Segment Base"
  },
  "WRMSR": {
    "path": "WRMSR",
    "description": "Write to Model Specific Register"
  },
  "XABORT": {
    "path": "XABORT",
    "description": "Transactional Abort"
  },
  "XACQUIRE": {
    "path": "XACQUIRE:XRELEASE",
    "description": "Hardware Lock Elision Prefix Hints"
  },
  "XADD": {
    "path": "XADD",
    "description": "Exchange and Add"
  },
  "XBEGIN": {
    "path": "XBEGIN",
    "description": "Transactional Begin"
  },
  "XCHG": {
    "path": "XCHG",
    "description": "Exchange Register/Memory with Register"
  },
  "XEND": {
    "path": "XEND",
    "description": "Transactional End"
  },
  "XGETBV": {
    "path": "XGETBV",
    "description": "Get Value of Extended Control Register"
  },
  "XLAT": {
    "path": "XLAT:XLATB",
    "description": "Table Look-up Translation"
  },
  "XLATB": {
    "path": "XLAT:XLATB",
    "description": "Table Look-up Translation"
  },
  "XOR": {
    "path": "XOR",
    "description": "Logical Exclusive OR"
  },
  "XORPD": {
    "path": "XORPD",
    "description": "Bitwise Logical XOR for Double-Precision Floating-Point Values"
  },
  "XORPS": {
    "path": "XORPS",
    "description": "Bitwise Logical XOR for Single-Precision Floating-Point Values"
  },
  "XRELEASE": {
    "path": "XACQUIRE:XRELEASE",
    "description": "Hardware Lock Elision Prefix Hints"
  },
  "XRSTOR": {
    "path": "XRSTOR",
    "description": "Restore Processor Extended States"
  },
  "XRSTORS": {
    "path": "XRSTORS",
    "description": "Restore Processor Extended States Supervisor"
  },
  "XSAVE": {
    "path": "XSAVE",
    "description": "Save Processor Extended States"
  },
  "XSAVEC": {
    "path": "XSAVEC",
    "description": "Save Processor Extended States with Compaction"
  },
  "XSAVEOPT": {
    "path": "XSAVEOPT",
    "description": "Save Processor Extended States Optimized"
  },
  "XSAVES": {
    "path": "XSAVES",
    "description": "Save Processor Extended States Supervisor"
  },
  "XSETBV": {
    "path": "XSETBV",
    "description": "Set Extended Control Register"
  },
  "XTEST": {
    "path": "XTEST",
    "description": "Test If In Transactional Execution"
  },
  "JO"     : {"path": "Jcc", description: "Jump if overflow"},
  "JNO"    : {"path": "Jcc", description: "Jump if not overflow"},
  "JS"     : {"path": "Jcc", description: "Jump if sign"},
  "JNS"    : {"path": "Jcc", description: "Jump if not sign"},
  "JE"     : {"path": "Jcc", description: "Jump if equal"},
  "JZ"     : {"path": "Jcc", description: "Jump if zero"},
  "JNE"    : {"path": "Jcc", description: "Jump if not equal"},
  "JNZ"    : {"path": "Jcc", description: "Jump if not zero"},
  "JB"     : {"path": "Jcc", description: "Jump if below"},
  "JNAE"   : {"path": "Jcc", description: "Jump if not above or equal"},
  "JC"     : {"path": "Jcc", description: "Jump if carry"},
  "JNB"    : {"path": "Jcc", description: "Jump if not below"},
  "JAE"    : {"path": "Jcc", description: "Jump if above or equal"},
  "JNC"    : {"path": "Jcc", description: "Jump if not carry"},
  "JBE"    : {"path": "Jcc", description: "Jump if below or equal"},
  "JNA"    : {"path": "Jcc", description: "Jump if not above"},
  "JA"     : {"path": "Jcc", description: "Jump if above "},
  "JNBE"   : {"path": "Jcc", description: "Jump if not below or equal"},
  "JL"     : {"path": "Jcc", description: "Jump if less"},
  "JNGE"   : {"path": "Jcc", description: "Jump if not greater or equal"},
  "JGE"    : {"path": "Jcc", description: "Jump if greater or equal"},
  "JNL"    : {"path": "Jcc", description: "Jump if not less"},
  "JLE"    : {"path": "Jcc", description: "Jump if less or equal"},
  "JNG"    : {"path": "Jcc", description: "Jump if not greater"},
  "JG"     : {"path": "Jcc", description: "Jump if greater"},
  "JNLE"   : {"path": "Jcc", description: "Jump if not less or equal"},
  "JP"     : {"path": "Jcc", description: "Jump if parity"},
  "JPE"    : {"path": "Jcc", description: "Jump if parity even"},
  "JNP"    : {"path": "Jcc", description: "Jump if not parity"},
  "JPO"    : {"path": "Jcc", description: "Jump if parity odd"},
  "JCXZ"   : {"path": "Jcc", description: "Jump if %CX register is 0"},
  "JECXZ"  : {"path": "Jcc", description: "Jump if %ECX register is 0"}
};
// var o = {};
// json.forEach(function (i) {
//   // print(JSON.stringify(i));
//   o[i.name] = {path: i.path, description: i.description};
//   // JSON.stringify(i);
// });
// // print(JSON.stringify(i));
// print(JSON.stringify(o, null, 2));