Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Thu Feb 16 05:48:55 2017
| Host             : mustafar running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Acq_Track_power_routed.rpt -pb Top_Acq_Track_power_summary_routed.pb -rpx Top_Acq_Track_power_routed.rpx
| Design           : Top_Acq_Track
| Device           : xcvu095-ffva2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 3.775  |
| Dynamic (W)              | 2.839  |
| Device Static (W)        | 0.936  |
| Effective TJA (C/W)      | 0.8    |
| Max Ambient (C)          | 97.0   |
| Junction Temperature (C) | 28.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.078 |        6 |       --- |             --- |
| CLB Logic                |     1.398 |   232263 |       --- |             --- |
|   LUT as Logic           |     1.350 |   127791 |    537600 |           23.77 |
|   CARRY8                 |     0.020 |     9287 |     67200 |           13.82 |
|   Register               |     0.018 |    34792 |   1075200 |            3.24 |
|   F7/F8 Muxes            |     0.006 |    39732 |    537600 |            7.39 |
|   LUT as Shift Register  |     0.004 |      344 |     76800 |            0.45 |
|   LUT as Distributed RAM |    <0.001 |       32 |     76800 |            0.04 |
|   Others                 |     0.000 |      716 |       --- |             --- |
| Signals                  |     1.160 |   123782 |       --- |             --- |
| Block RAM                |     0.075 |       70 |      1728 |            4.05 |
| MMCM                     |     0.125 |        1 |        16 |            6.25 |
| I/O                      |     0.003 |        4 |       832 |            0.48 |
| Static Power             |     0.936 |          |           |                 |
| Total                    |     3.775 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     3.191 |       2.851 |      0.340 |
| Vccaux     |       1.800 |     0.243 |       0.070 |      0.173 |
| Vccaux_io  |       1.800 |     0.123 |       0.001 |      0.122 |
| Vccint_io  |       0.950 |     0.028 |       0.001 |      0.027 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.035 |       0.002 |      0.033 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                            | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                      | CLOCK_NETWORK/inst/clk_out1_clk_wiz_0             |            13.3 |
| clkfbout_clk_wiz_0                                                      | CLOCK_NETWORK/inst/clkfbout_clk_wiz_0             |            40.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk_p                                                               | sys_clk_p                                         |             8.0 |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| Top_Acq_Track                                                                    |     2.839 |
|   Acq_MOD                                                                        |     2.508 |
|     ABS                                                                          |     0.009 |
|     CORDIC_ROTOR[1].ROTOR                                                        |     0.201 |
|     CORDIC_ROTOR[2].ROTOR                                                        |     0.106 |
|     CORDIC_ROTOR[3].ROTOR                                                        |     0.266 |
|     CORDIC_ROTOR[4].ROTOR                                                        |     0.199 |
|     ILA_Acq                                                                      |     0.005 |
|       inst                                                                       |     0.005 |
|         ila_core_inst                                                            |     0.005 |
|           ila_trace_memory_inst                                                  |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |    <0.001 |
|               inst_blk_mem_gen                                                   |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                   valid.cstr                                                     |    <0.001 |
|                     ramloop[0].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|           u_ila_cap_ctrl                                                         |    <0.001 |
|             U_CDONE                                                              |    <0.001 |
|             U_NS0                                                                |    <0.001 |
|             U_NS1                                                                |    <0.001 |
|             u_cap_addrgen                                                        |    <0.001 |
|               U_CMPRESET                                                         |    <0.001 |
|               u_cap_sample_counter                                               |    <0.001 |
|                 U_SCE                                                            |    <0.001 |
|                 U_SCMPCE                                                         |    <0.001 |
|                 U_SCRST                                                          |    <0.001 |
|                 u_scnt_cmp                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|               u_cap_window_counter                                               |    <0.001 |
|                 U_WCE                                                            |    <0.001 |
|                 U_WHCMPCE                                                        |    <0.001 |
|                 U_WLCMPCE                                                        |    <0.001 |
|                 u_wcnt_hcmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                 u_wcnt_lcmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|           u_ila_regs                                                             |     0.002 |
|             MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|             U_XSDB_SLAVE                                                         |    <0.001 |
|             reg_15                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_16                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_17                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_18                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_19                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_1a                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_6                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_7                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_8                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_80                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_81                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_82                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_83                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_84                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_85                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_887                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_88d                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_890                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_9                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_srl_fff                                                          |    <0.001 |
|             reg_stream_ffd                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_stream_ffe                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|           u_ila_reset_ctrl                                                       |    <0.001 |
|             arm_detection_inst                                                   |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|             halt_detection_inst                                                  |    <0.001 |
|           u_trig                                                                 |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             U_TM                                                                 |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|           xsdb_memory_read_inst                                                  |    <0.001 |
|     MAX                                                                          |     0.001 |
|   CLOCK_NETWORK                                                                  |     0.128 |
|     inst                                                                         |     0.128 |
|       clkin1_ibufds                                                              |     0.003 |
|   MEM                                                                            |     0.075 |
|     MEM_I1                                                                       |     0.015 |
|       U0                                                                         |     0.015 |
|         inst_blk_mem_gen                                                         |     0.015 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.015 |
|             valid.cstr                                                           |     0.015 |
|               bindec_a.bindec_inst_a                                             |    <0.001 |
|               bindec_b.bindec_inst_b                                             |    <0.001 |
|               has_mux_a.A                                                        |    <0.001 |
|               has_mux_b.B                                                        |    <0.001 |
|               ramloop[0].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[10].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[4].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[5].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[6].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|     MEM_I2                                                                       |     0.015 |
|       U0                                                                         |     0.015 |
|         inst_blk_mem_gen                                                         |     0.015 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.015 |
|             valid.cstr                                                           |     0.015 |
|               bindec_a.bindec_inst_a                                             |    <0.001 |
|               bindec_b.bindec_inst_b                                             |    <0.001 |
|               has_mux_a.A                                                        |    <0.001 |
|               has_mux_b.B                                                        |    <0.001 |
|               ramloop[0].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[10].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[4].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[5].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[6].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|     MEM_I3                                                                       |     0.008 |
|       U0                                                                         |     0.008 |
|         inst_blk_mem_gen                                                         |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.008 |
|             valid.cstr                                                           |     0.008 |
|               bindec_a.bindec_inst_a                                             |    <0.001 |
|               has_mux_a.A                                                        |    <0.001 |
|               ramloop[0].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[10].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[4].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[5].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[6].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|     MEM_Q1                                                                       |     0.015 |
|       U0                                                                         |     0.015 |
|         inst_blk_mem_gen                                                         |     0.015 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.015 |
|             valid.cstr                                                           |     0.015 |
|               bindec_a.bindec_inst_a                                             |    <0.001 |
|               bindec_b.bindec_inst_b                                             |    <0.001 |
|               has_mux_a.A                                                        |    <0.001 |
|               has_mux_b.B                                                        |    <0.001 |
|               ramloop[0].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[10].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[4].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[5].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[6].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|     MEM_Q2                                                                       |     0.015 |
|       U0                                                                         |     0.015 |
|         inst_blk_mem_gen                                                         |     0.015 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.015 |
|             valid.cstr                                                           |     0.015 |
|               bindec_a.bindec_inst_a                                             |    <0.001 |
|               bindec_b.bindec_inst_b                                             |    <0.001 |
|               has_mux_a.A                                                        |    <0.001 |
|               has_mux_b.B                                                        |    <0.001 |
|               ramloop[0].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[10].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[4].ram.r                                                   |     0.003 |
|                 prim_init.ram                                                    |     0.003 |
|               ramloop[5].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[6].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|     MEM_Q3                                                                       |     0.008 |
|       U0                                                                         |     0.008 |
|         inst_blk_mem_gen                                                         |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.008 |
|             valid.cstr                                                           |     0.008 |
|               bindec_a.bindec_inst_a                                             |    <0.001 |
|               has_mux_a.A                                                        |    <0.001 |
|               ramloop[0].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[10].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[4].ram.r                                                   |     0.002 |
|                 prim_init.ram                                                    |     0.002 |
|               ramloop[5].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[6].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                   |    <0.001 |
|                 prim_init.ram                                                    |    <0.001 |
|   dbg_hub                                                                        |     0.003 |
|     inst                                                                         |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|         U_ICON_INTERFACE                                                         |     0.002 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |    <0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   reset_IBUF_inst                                                                |     0.000 |
|   u0                                                                             |     0.124 |
|     CART2POL                                                                     |     0.035 |
|     DIV                                                                          |     0.023 |
|     ILA_TRACK                                                                    |     0.007 |
|       inst                                                                       |     0.007 |
|         ila_core_inst                                                            |     0.007 |
|           ila_trace_memory_inst                                                  |     0.002 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.002 |
|               inst_blk_mem_gen                                                   |     0.002 |
|                 gnbram.gnativebmg.native_blk_mem_gen                             |     0.002 |
|                   valid.cstr                                                     |     0.002 |
|                     ramloop[0].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[1].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|                     ramloop[2].ram.r                                             |    <0.001 |
|                       prim_noinit.ram                                            |    <0.001 |
|           u_ila_cap_ctrl                                                         |    <0.001 |
|             U_CDONE                                                              |    <0.001 |
|             U_NS0                                                                |    <0.001 |
|             U_NS1                                                                |    <0.001 |
|             u_cap_addrgen                                                        |    <0.001 |
|               U_CMPRESET                                                         |    <0.001 |
|               u_cap_sample_counter                                               |    <0.001 |
|                 U_SCE                                                            |    <0.001 |
|                 U_SCMPCE                                                         |    <0.001 |
|                 U_SCRST                                                          |    <0.001 |
|                 u_scnt_cmp                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|               u_cap_window_counter                                               |    <0.001 |
|                 U_WCE                                                            |    <0.001 |
|                 U_WHCMPCE                                                        |    <0.001 |
|                 U_WLCMPCE                                                        |    <0.001 |
|                 u_wcnt_hcmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                 u_wcnt_lcmp                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|           u_ila_regs                                                             |     0.002 |
|             MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|             U_XSDB_SLAVE                                                         |    <0.001 |
|             reg_15                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_16                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_17                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_18                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_19                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_1a                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_6                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_7                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_8                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_80                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_81                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_82                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_83                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_84                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_85                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_887                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_88d                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_890                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_9                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             reg_srl_fff                                                          |    <0.001 |
|             reg_stream_ffd                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|             reg_stream_ffe                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|           u_ila_reset_ctrl                                                       |    <0.001 |
|             arm_detection_inst                                                   |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|             halt_detection_inst                                                  |    <0.001 |
|           u_trig                                                                 |     0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             U_TM                                                                 |     0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|           xsdb_memory_read_inst                                                  |    <0.001 |
|     MUL                                                                          |     0.026 |
|     NCO                                                                          |    <0.001 |
|     ROTOR                                                                        |     0.019 |
+----------------------------------------------------------------------------------+-----------+


