Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: serial.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "serial.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "serial"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : serial
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\users\ComputerArchitecture\test\top.v" into library work
Parsing module <serial>.
WARNING:HDLCompiler:370 - "D:\users\ComputerArchitecture\test\top.v" Line 21: Empty port in module declaration

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <serial>.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 76: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 111: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 128: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 136: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 180: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 192: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 199: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 206: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 213: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 220: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 227: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 234: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 241: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 248: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 253: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 254: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 276: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 302: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\users\ComputerArchitecture\test\top.v" Line 311: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial>.
    Related source file is "D:\users\ComputerArchitecture\test\top.v".
        div_par = 16'b0000000101000101
    Found 1-bit register for signal <txd>.
    Found 3-bit register for signal <div8_rec_reg>.
    Found 3-bit register for signal <div8_tras_reg>.
    Found 3-bit register for signal <send_state>.
    Found 4-bit register for signal <state_tras>.
    Found 4-bit register for signal <state_rec>.
    Found 8-bit register for signal <rxd_buf>.
    Found 1-bit register for signal <trasstart>.
    Found 1-bit register for signal <txd_buf<7>>.
    Found 1-bit register for signal <txd_buf<6>>.
    Found 1-bit register for signal <txd_buf<5>>.
    Found 1-bit register for signal <txd_buf<4>>.
    Found 1-bit register for signal <txd_buf<3>>.
    Found 1-bit register for signal <txd_buf<2>>.
    Found 1-bit register for signal <txd_buf<1>>.
    Found 1-bit register for signal <txd_buf<0>>.
    Found 1-bit register for signal <key_entry2>.
    Found 1-bit register for signal <rxd_reg1>.
    Found 1-bit register for signal <rxd_reg2>.
    Found 1-bit register for signal <recstart>.
    Found 1-bit register for signal <recstart_tmp>.
    Found 1-bit register for signal <start_delaycnt>.
    Found 1-bit register for signal <key_entry1>.
    Found 16-bit register for signal <div_reg>.
    Found 1-bit register for signal <clkbaud8x>.
    Found 20-bit register for signal <cnt_delay>.
    Found 20-bit adder for signal <cnt_delay[19]_GND_1_o_add_3_OUT> created at line 76.
    Found 16-bit adder for signal <div_reg[15]_GND_1_o_add_13_OUT> created at line 111.
    Found 3-bit adder for signal <div8_rec_reg[2]_GND_1_o_add_19_OUT> created at line 128.
    Found 3-bit adder for signal <div8_tras_reg[2]_GND_1_o_add_22_OUT> created at line 136.
    Found 4-bit adder for signal <state_tras[3]_GND_1_o_add_53_OUT> created at line 253.
    Found 3-bit adder for signal <send_state[2]_GND_1_o_add_54_OUT> created at line 254.
    Found 4-bit adder for signal <state_rec[3]_GND_1_o_add_78_OUT> created at line 311.
    Found 8x6-bit Read Only RAM for signal <_n0929>
    Found 3-bit comparator greater for signal <send_state[2]_PWR_1_o_LessThan_30_o> created at line 175
    Found 4-bit comparator lessequal for signal <n0106> created at line 307
    Found 4-bit comparator lessequal for signal <n0108> created at line 307
    Summary:
	inferred   1 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <serial> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x6-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 3
 4-bit adder                                           : 2
# Registers                                            : 25
 1-bit register                                        : 17
 16-bit register                                       : 1
 20-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 3
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 36
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <serial>.
The following registers are absorbed into counter <div_reg>: 1 register on signal <div_reg>.
The following registers are absorbed into counter <cnt_delay>: 1 register on signal <cnt_delay>.
The following registers are absorbed into counter <div8_rec_reg>: 1 register on signal <div8_rec_reg>.
The following registers are absorbed into counter <send_state>: 1 register on signal <send_state>.
The following registers are absorbed into counter <div8_tras_reg>: 1 register on signal <div8_tras_reg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0929> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <send_state>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <serial> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x6-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 5
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 3
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 3
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 34
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <serial> ...
WARNING:Xst:1710 - FF/Latch <div_reg_9> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_10> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_11> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_14> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_12> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_13> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_15> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block serial, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : serial.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 197
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 27
#      LUT2                        : 18
#      LUT3                        : 15
#      LUT4                        : 7
#      LUT5                        : 26
#      LUT6                        : 38
#      MUXCY                       : 27
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 71
#      FD                          : 21
#      FDC                         : 6
#      FDCE                        : 32
#      FDP                         : 1
#      FDR                         : 11
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 3
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  11440     0%  
 Number of Slice LUTs:                  137  out of   5720     2%  
    Number used as Logic:               137  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    143
   Number with an unused Flip Flop:      72  out of    143    50%  
   Number with an unused LUT:             6  out of    143     4%  
   Number of fully used LUT-FF pairs:    65  out of    143    45%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkbaud8x                          | BUFG                   | 39    |
clk                                | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.631ns (Maximum Frequency: 215.936MHz)
   Minimum input arrival time before clock: 5.085ns
   Maximum output required time after clock: 7.139ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkbaud8x'
  Clock period: 4.295ns (frequency: 232.829MHz)
  Total number of paths / destination ports: 413 / 70
-------------------------------------------------------------------------
Delay:               4.295ns (Levels of Logic = 2)
  Source:            state_tras_3 (FF)
  Destination:       state_tras_0 (FF)
  Source Clock:      clkbaud8x rising
  Destination Clock: clkbaud8x rising

  Data Path: state_tras_3 to state_tras_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.525   1.410  state_tras_3 (state_tras_3)
     LUT4:I1->O            3   0.235   0.766  _n0473_inv11 (_n0473_inv1)
     LUT5:I4->O            4   0.254   0.803  _n0407_inv1 (_n0407_inv)
     FDCE:CE                   0.302          state_tras_0
    ----------------------------------------
    Total                      4.295ns (1.316ns logic, 2.979ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.631ns (frequency: 215.936MHz)
  Total number of paths / destination ports: 869 / 40
-------------------------------------------------------------------------
Delay:               4.631ns (Levels of Logic = 3)
  Source:            cnt_delay_18 (FF)
  Destination:       start_delaycnt (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_delay_18 to start_delaycnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.296  cnt_delay_18 (cnt_delay_18)
     LUT6:I0->O            2   0.254   0.954  _n0334_SW0 (N51)
     LUT6:I3->O           11   0.235   1.039  _n0334 (_n0334)
     LUT6:I5->O            1   0.254   0.000  start_delaycnt_glue_set (start_delaycnt_glue_set)
     FDR:D                     0.074          start_delaycnt
    ----------------------------------------
    Total                      4.631ns (1.342ns logic, 3.289ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkbaud8x'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              5.085ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rxd_reg1 (FF)
  Destination Clock: clkbaud8x rising

  Data Path: rst to rxd_reg1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.328   1.357  rst_IBUF (rst_IBUF)
     INV:I->O             42   0.255   1.686  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.459          rxd_buf_0
    ----------------------------------------
    Total                      5.085ns (2.042ns logic, 3.043ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              5.085ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       start_delaycnt (FF)
  Destination Clock: clk rising

  Data Path: rst to start_delaycnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.328   1.357  rst_IBUF (rst_IBUF)
     INV:I->O             42   0.255   1.686  rst_inv1_INV_0 (rst_inv)
     FDR:R                     0.459          start_delaycnt
    ----------------------------------------
    Total                      5.085ns (2.042ns logic, 3.043ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkbaud8x'
  Total number of paths / destination ports: 83 / 9
-------------------------------------------------------------------------
Offset:              7.139ns (Levels of Logic = 3)
  Source:            rxd_buf_4 (FF)
  Destination:       seg_data<1> (PAD)
  Source Clock:      clkbaud8x rising

  Data Path: rxd_buf_4 to seg_data<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.525   1.236  rxd_buf_4 (rxd_buf_4)
     LUT4:I1->O            5   0.235   1.296  seg_data<4>21 (seg_data<4>2)
     LUT6:I0->O            1   0.254   0.681  seg_data<7>1 (seg_data_1_OBUF)
     OBUF:I->O                 2.912          seg_data_1_OBUF (seg_data<1>)
    ----------------------------------------
    Total                      7.139ns (3.926ns logic, 3.213ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.631|         |         |         |
clkbaud8x      |    4.769|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkbaud8x
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.969|         |         |         |
clkbaud8x      |    4.295|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.37 secs
 
--> 

Total memory usage is 222780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    1 (   0 filtered)

