Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: rom_constants.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rom_constants.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rom_constants"
Output Format                      : NGC
Target Device                      : xc4vsx35-10-ff668

---- Source Options
Top Module Name                    : rom_constants
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/mlx90640_fpga/rom_constants.vhd" in Library work.
Entity <rom_constants> compiled.
Entity <rom_constants> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <rom_constants> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <rom_constants> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_00 =  3AE000003AC000003AA000003A8000003A4000003A0000003980000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_01 =  3B7000003B6000003B5000003B4000003B3000003B2000003B1000003B000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_02 =  3BB800003BB000003BA800003BA000003B9800003B9000003B8800003B800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_03 =  3BF800003BF000003BE800003BE000003BD800003BD000003BC800003BC00000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_04 =  BBC80000BBD00000BBD80000BBE00000BBE80000BBF00000BBF80000BC000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_05 =  BB880000BB900000BB980000BBA00000BBA80000BBB00000BBB80000BBC00000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_06 =  BB100000BB200000BB300000BB400000BB500000BB600000BB700000BB800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_07 =  B9800000BA000000BA400000BA800000BAA00000BAC00000BAE00000BB000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_08 =  411C0000411800004114000041100000410C0000410800004104000041000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_09 =  413C0000413800004134000041300000412C0000412800004124000041200000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_0A =  40E0000040C0000040A000004080000040400000400000003F80000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_0B =  BF800000C0000000C0400000C0800000C0A00000C0C00000C0E00000C1000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_0C =  40E0000040C0000040A000004080000040400000400000003F80000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_0D =  4170000041600000415000004140000041300000412000004110000041000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_0E =  41B8000041B0000041A8000041A0000041980000419000004188000041800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_0F =  41F8000041F0000041E8000041E0000041D8000041D0000041C8000041C00000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_10 =  C1C80000C1D00000C1D80000C1E00000C1E80000C1F00000C1F80000C2000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_11 =  C1880000C1900000C1980000C1A00000C1A80000C1B00000C1B80000C1C00000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_12 =  C1100000C1200000C1300000C1400000C1500000C1600000C1700000C1800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_13 =  BF800000C0000000C0400000C0800000C0A00000C0C00000C0E00000C1000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_14 =  52000000518000005100000050800000500000004F8000004F0000004E800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_15 =  5600000055800000550000005480000054000000538000005300000052800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_16 =  430000004280000042000000418000004100000040800000400000003F800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_17 =  4700000046800000460000004580000045000000448000004400000043800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_18 =  3F8700003F8600003F8500003F8400003F8300003F8200003F8100003F800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_19 =  3F8F00003F8E00003F8D00003F8C00003F8B00003F8A00003F8900003F880000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_1A =  3F9700003F9600003F9500003F9400003F9300003F9200003F9100003F900000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_1B =  3F9F00003F9E00003F9D00003F9C00003F9B00003F9A00003F9900003F980000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_1C =  3F4E00003F4C00003F4A00003F4800003F4600003F4400003F4200003F400000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_1D =  3F5E00003F5C00003F5A00003F5800003F5600003F5400003F5200003F500000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_1E =  3F6E00003F6C00003F6A00003F6800003F6600003F6400003F6200003F600000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_1F =  3F7E00003F7C00003F7A00003F7800003F7600003F7400003F7200003F700000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_20 =  50800000500000004F8000004F0000004E8000004E0000004D8000004D000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_21 =  5480000054000000538000005300000052800000520000005180000051000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_22 =  4700000046800000460000004580000045000000448000004400000043800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_23 =  4B0000004A8000004A0000004980000049000000488000004800000047800000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_24 =  BF800000C0000000C0400000C080000040400000400000003F80000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "SRVAL =  000000000" for instance <inst_rom_constants> in unit <rom_constants>.
    Set user-defined property "WRITE_MODE =  READ_FIRST" for instance <inst_rom_constants> in unit <rom_constants>.
Entity <rom_constants> analyzed. Unit <rom_constants> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rom_constants>.
    Related source file is "/home/user/_WORKSPACE_/kedziorno/mlx90640_fpga/rom_constants.vhd".
    Found 7-bit adder for signal <address$add0000> created at line 85.
    Found 8-bit adder for signal <address$add0002> created at line 89.
    Found 7-bit adder for signal <address$addsub0000> created at line 87.
    Found 7-bit adder for signal <address$addsub0001> created at line 89.
    Found 8-bit adder for signal <address$addsub0003> created at line 91.
    Found 8-bit adder for signal <address$addsub0005> created at line 93.
    Found 8-bit adder for signal <address$addsub0007> created at line 95.
    Found 9-bit adder for signal <address$addsub0009>.
    Found 9-bit adder for signal <address$addsub0010> created at line 101.
    Found 7-bit adder carry out for signal <address$addsub0011> created at line 87.
    Found 7-bit adder carry out for signal <address$addsub0012> created at line 89.
    Found 8-bit adder carry out for signal <address$addsub0013> created at line 91.
    Found 8-bit adder carry out for signal <address$addsub0014> created at line 93.
    Found 8-bit adder carry out for signal <address$addsub0015> created at line 95.
    Found 9-bit adder for signal <address$share0000> created at line 95.
    Summary:
	inferred  15 Adder/Subtractor(s).
Unit <rom_constants> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 7-bit adder                                           : 3
 7-bit adder carry out                                 : 2
 8-bit adder                                           : 4
 8-bit adder carry out                                 : 3
 9-bit adder                                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 7-bit adder                                           : 3
 7-bit adder carry out                                 : 2
 8-bit adder                                           : 4
 8-bit adder carry out                                 : 3
 9-bit adder                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance inst_rom_constants in unit rom_constants of type RAMB16_S36 has been replaced by RAMB16

Optimizing unit <rom_constants> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rom_constants, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : rom_constants.ngr
Top Level Output File Name         : rom_constants
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 89

Cell Usage :
# BELS                             : 69
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 6
#      LUT3                        : 6
#      LUT4                        : 37
#      MUXF5                       : 15
#      VCC                         : 1
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 88
#      IBUF                        : 56
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx35ff668-10 

 Number of Slices:                       28  out of  15360     0%  
 Number of 4 input LUTs:                 52  out of  30720     0%  
 Number of IOs:                          89
 Number of bonded IOBs:                  89  out of    448    19%  
 Number of FIFO16/RAMB16s:                1  out of    192     0%  
    Number used as RAMB16s:               1
 Number of GCLKs:                         1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clock                            | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: No path found
   Minimum input arrival time before clock: 6.500ns
   Maximum output required time after clock: 6.417ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 173 / 10
-------------------------------------------------------------------------
Offset:              6.500ns (Levels of Logic = 7)
  Source:            i_2powx_p8_4bit_en (PAD)
  Destination:       inst_rom_constants (RAM)
  Destination Clock: i_clock rising

  Data Path: i_2powx_p8_4bit_en to inst_rom_constants
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.965   0.797  i_2powx_p8_4bit_en_IBUF (i_2powx_p8_4bit_en_IBUF)
     LUT4:I0->O            1   0.195   0.000  address<2>92_SW0_SW02 (address<2>92_SW0_SW01)
     MUXF5:I0->O           1   0.382   0.523  address<2>92_SW0_SW0_f5 (N68)
     LUT4:I3->O            1   0.195   0.688  address<2>92_SW0 (N34)
     LUT4:I1->O            1   0.195   0.360  address<2>138_SW0 (N60)
     MUXF5:S->O            1   0.527   0.360  address<2>182_SW0_f5 (N52)
     MUXF5:S->O            1   0.527   0.360  address<2>182_f5 (address<2>)
     RAMB16:ADDRA7             0.426          inst_rom_constants
    ----------------------------------------
    Total                      6.500ns (3.412ns logic, 3.088ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clock'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              6.417ns (Levels of Logic = 1)
  Source:            inst_rom_constants (RAM)
  Destination:       o_float<31> (PAD)
  Source Clock:      i_clock rising

  Data Path: inst_rom_constants to o_float<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKA->DOA31    1   2.100   0.360  inst_rom_constants (o_float_31_OBUF)
     OBUF:I->O                 3.957          o_float_31_OBUF (o_float<31>)
    ----------------------------------------
    Total                      6.417ns (6.057ns logic, 0.360ns route)
                                       (94.4% logic, 5.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.50 secs
 
--> 


Total memory usage is 547048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

