/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * jz4760b version: 1.0
 * jz4760b authors: Amaury Pouly
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_AIC_H__
#define __HEADERGEN_AIC_H__

#include "macro.h"

#define REG_AIC_FR              jz_reg(AIC_FR)
#define JA_AIC_FR               (0xb0020000 + 0x0)
#define JT_AIC_FR               JIO_32_RW
#define JN_AIC_FR               AIC_FR
#define JI_AIC_FR               
#define BP_AIC_FR_RFTH          24
#define BM_AIC_FR_RFTH          0xf000000
#define BF_AIC_FR_RFTH(v)       (((v) & 0xf) << 24)
#define BFM_AIC_FR_RFTH(v)      BM_AIC_FR_RFTH
#define BF_AIC_FR_RFTH_V(e)     BF_AIC_FR_RFTH(BV_AIC_FR_RFTH__##e)
#define BFM_AIC_FR_RFTH_V(v)    BM_AIC_FR_RFTH
#define BP_AIC_FR_TFTH          16
#define BM_AIC_FR_TFTH          0x1f0000
#define BF_AIC_FR_TFTH(v)       (((v) & 0x1f) << 16)
#define BFM_AIC_FR_TFTH(v)      BM_AIC_FR_TFTH
#define BF_AIC_FR_TFTH_V(e)     BF_AIC_FR_TFTH(BV_AIC_FR_TFTH__##e)
#define BFM_AIC_FR_TFTH_V(v)    BM_AIC_FR_TFTH
#define BP_AIC_FR_LSMP          6
#define BM_AIC_FR_LSMP          0x40
#define BF_AIC_FR_LSMP(v)       (((v) & 0x1) << 6)
#define BFM_AIC_FR_LSMP(v)      BM_AIC_FR_LSMP
#define BF_AIC_FR_LSMP_V(e)     BF_AIC_FR_LSMP(BV_AIC_FR_LSMP__##e)
#define BFM_AIC_FR_LSMP_V(v)    BM_AIC_FR_LSMP
#define BP_AIC_FR_ICDC          5
#define BM_AIC_FR_ICDC          0x20
#define BF_AIC_FR_ICDC(v)       (((v) & 0x1) << 5)
#define BFM_AIC_FR_ICDC(v)      BM_AIC_FR_ICDC
#define BF_AIC_FR_ICDC_V(e)     BF_AIC_FR_ICDC(BV_AIC_FR_ICDC__##e)
#define BFM_AIC_FR_ICDC_V(v)    BM_AIC_FR_ICDC
#define BP_AIC_FR_AUSEL         4
#define BM_AIC_FR_AUSEL         0x10
#define BF_AIC_FR_AUSEL(v)      (((v) & 0x1) << 4)
#define BFM_AIC_FR_AUSEL(v)     BM_AIC_FR_AUSEL
#define BF_AIC_FR_AUSEL_V(e)    BF_AIC_FR_AUSEL(BV_AIC_FR_AUSEL__##e)
#define BFM_AIC_FR_AUSEL_V(v)   BM_AIC_FR_AUSEL
#define BP_AIC_FR_RST           3
#define BM_AIC_FR_RST           0x8
#define BF_AIC_FR_RST(v)        (((v) & 0x1) << 3)
#define BFM_AIC_FR_RST(v)       BM_AIC_FR_RST
#define BF_AIC_FR_RST_V(e)      BF_AIC_FR_RST(BV_AIC_FR_RST__##e)
#define BFM_AIC_FR_RST_V(v)     BM_AIC_FR_RST
#define BP_AIC_FR_BCKD          2
#define BM_AIC_FR_BCKD          0x4
#define BF_AIC_FR_BCKD(v)       (((v) & 0x1) << 2)
#define BFM_AIC_FR_BCKD(v)      BM_AIC_FR_BCKD
#define BF_AIC_FR_BCKD_V(e)     BF_AIC_FR_BCKD(BV_AIC_FR_BCKD__##e)
#define BFM_AIC_FR_BCKD_V(v)    BM_AIC_FR_BCKD
#define BP_AIC_FR_SYNCD         1
#define BM_AIC_FR_SYNCD         0x2
#define BF_AIC_FR_SYNCD(v)      (((v) & 0x1) << 1)
#define BFM_AIC_FR_SYNCD(v)     BM_AIC_FR_SYNCD
#define BF_AIC_FR_SYNCD_V(e)    BF_AIC_FR_SYNCD(BV_AIC_FR_SYNCD__##e)
#define BFM_AIC_FR_SYNCD_V(v)   BM_AIC_FR_SYNCD
#define BP_AIC_FR_ENB           0
#define BM_AIC_FR_ENB           0x1
#define BF_AIC_FR_ENB(v)        (((v) & 0x1) << 0)
#define BFM_AIC_FR_ENB(v)       BM_AIC_FR_ENB
#define BF_AIC_FR_ENB_V(e)      BF_AIC_FR_ENB(BV_AIC_FR_ENB__##e)
#define BFM_AIC_FR_ENB_V(v)     BM_AIC_FR_ENB

#define REG_AIC_CR              jz_reg(AIC_CR)
#define JA_AIC_CR               (0xb0020000 + 0x4)
#define JT_AIC_CR               JIO_32_RW
#define JN_AIC_CR               AIC_CR
#define JI_AIC_CR               
#define BP_AIC_CR_PACK16        28
#define BM_AIC_CR_PACK16        0x10000000
#define BF_AIC_CR_PACK16(v)     (((v) & 0x1) << 28)
#define BFM_AIC_CR_PACK16(v)    BM_AIC_CR_PACK16
#define BF_AIC_CR_PACK16_V(e)   BF_AIC_CR_PACK16(BV_AIC_CR_PACK16__##e)
#define BFM_AIC_CR_PACK16_V(v)  BM_AIC_CR_PACK16
#define BP_AIC_CR_CHANNEL       24
#define BM_AIC_CR_CHANNEL       0x7000000
#define BF_AIC_CR_CHANNEL(v)    (((v) & 0x7) << 24)
#define BFM_AIC_CR_CHANNEL(v)   BM_AIC_CR_CHANNEL
#define BF_AIC_CR_CHANNEL_V(e)  BF_AIC_CR_CHANNEL(BV_AIC_CR_CHANNEL__##e)
#define BFM_AIC_CR_CHANNEL_V(v) BM_AIC_CR_CHANNEL
#define BP_AIC_CR_OSS           19
#define BM_AIC_CR_OSS           0x380000
#define BF_AIC_CR_OSS(v)        (((v) & 0x7) << 19)
#define BFM_AIC_CR_OSS(v)       BM_AIC_CR_OSS
#define BF_AIC_CR_OSS_V(e)      BF_AIC_CR_OSS(BV_AIC_CR_OSS__##e)
#define BFM_AIC_CR_OSS_V(v)     BM_AIC_CR_OSS
#define BP_AIC_CR_ISS           16
#define BM_AIC_CR_ISS           0x70000
#define BF_AIC_CR_ISS(v)        (((v) & 0x7) << 16)
#define BFM_AIC_CR_ISS(v)       BM_AIC_CR_ISS
#define BF_AIC_CR_ISS_V(e)      BF_AIC_CR_ISS(BV_AIC_CR_ISS__##e)
#define BFM_AIC_CR_ISS_V(v)     BM_AIC_CR_ISS
#define BP_AIC_CR_RDMS          15
#define BM_AIC_CR_RDMS          0x8000
#define BF_AIC_CR_RDMS(v)       (((v) & 0x1) << 15)
#define BFM_AIC_CR_RDMS(v)      BM_AIC_CR_RDMS
#define BF_AIC_CR_RDMS_V(e)     BF_AIC_CR_RDMS(BV_AIC_CR_RDMS__##e)
#define BFM_AIC_CR_RDMS_V(v)    BM_AIC_CR_RDMS
#define BP_AIC_CR_TDMS          14
#define BM_AIC_CR_TDMS          0x4000
#define BF_AIC_CR_TDMS(v)       (((v) & 0x1) << 14)
#define BFM_AIC_CR_TDMS(v)      BM_AIC_CR_TDMS
#define BF_AIC_CR_TDMS_V(e)     BF_AIC_CR_TDMS(BV_AIC_CR_TDMS__##e)
#define BFM_AIC_CR_TDMS_V(v)    BM_AIC_CR_TDMS
#define BP_AIC_CR_M2S           11
#define BM_AIC_CR_M2S           0x800
#define BF_AIC_CR_M2S(v)        (((v) & 0x1) << 11)
#define BFM_AIC_CR_M2S(v)       BM_AIC_CR_M2S
#define BF_AIC_CR_M2S_V(e)      BF_AIC_CR_M2S(BV_AIC_CR_M2S__##e)
#define BFM_AIC_CR_M2S_V(v)     BM_AIC_CR_M2S
#define BP_AIC_CR_ENDSW         10
#define BM_AIC_CR_ENDSW         0x400
#define BF_AIC_CR_ENDSW(v)      (((v) & 0x1) << 10)
#define BFM_AIC_CR_ENDSW(v)     BM_AIC_CR_ENDSW
#define BF_AIC_CR_ENDSW_V(e)    BF_AIC_CR_ENDSW(BV_AIC_CR_ENDSW__##e)
#define BFM_AIC_CR_ENDSW_V(v)   BM_AIC_CR_ENDSW
#define BP_AIC_CR_AVSTSU        9
#define BM_AIC_CR_AVSTSU        0x200
#define BF_AIC_CR_AVSTSU(v)     (((v) & 0x1) << 9)
#define BFM_AIC_CR_AVSTSU(v)    BM_AIC_CR_AVSTSU
#define BF_AIC_CR_AVSTSU_V(e)   BF_AIC_CR_AVSTSU(BV_AIC_CR_AVSTSU__##e)
#define BFM_AIC_CR_AVSTSU_V(v)  BM_AIC_CR_AVSTSU
#define BP_AIC_CR_TFLUSH        8
#define BM_AIC_CR_TFLUSH        0x100
#define BF_AIC_CR_TFLUSH(v)     (((v) & 0x1) << 8)
#define BFM_AIC_CR_TFLUSH(v)    BM_AIC_CR_TFLUSH
#define BF_AIC_CR_TFLUSH_V(e)   BF_AIC_CR_TFLUSH(BV_AIC_CR_TFLUSH__##e)
#define BFM_AIC_CR_TFLUSH_V(v)  BM_AIC_CR_TFLUSH
#define BP_AIC_CR_RFLUSH        7
#define BM_AIC_CR_RFLUSH        0x80
#define BF_AIC_CR_RFLUSH(v)     (((v) & 0x1) << 7)
#define BFM_AIC_CR_RFLUSH(v)    BM_AIC_CR_RFLUSH
#define BF_AIC_CR_RFLUSH_V(e)   BF_AIC_CR_RFLUSH(BV_AIC_CR_RFLUSH__##e)
#define BFM_AIC_CR_RFLUSH_V(v)  BM_AIC_CR_RFLUSH
#define BP_AIC_CR_EROR          6
#define BM_AIC_CR_EROR          0x40
#define BF_AIC_CR_EROR(v)       (((v) & 0x1) << 6)
#define BFM_AIC_CR_EROR(v)      BM_AIC_CR_EROR
#define BF_AIC_CR_EROR_V(e)     BF_AIC_CR_EROR(BV_AIC_CR_EROR__##e)
#define BFM_AIC_CR_EROR_V(v)    BM_AIC_CR_EROR
#define BP_AIC_CR_ETUR          5
#define BM_AIC_CR_ETUR          0x20
#define BF_AIC_CR_ETUR(v)       (((v) & 0x1) << 5)
#define BFM_AIC_CR_ETUR(v)      BM_AIC_CR_ETUR
#define BF_AIC_CR_ETUR_V(e)     BF_AIC_CR_ETUR(BV_AIC_CR_ETUR__##e)
#define BFM_AIC_CR_ETUR_V(v)    BM_AIC_CR_ETUR
#define BP_AIC_CR_ERFS          4
#define BM_AIC_CR_ERFS          0x10
#define BF_AIC_CR_ERFS(v)       (((v) & 0x1) << 4)
#define BFM_AIC_CR_ERFS(v)      BM_AIC_CR_ERFS
#define BF_AIC_CR_ERFS_V(e)     BF_AIC_CR_ERFS(BV_AIC_CR_ERFS__##e)
#define BFM_AIC_CR_ERFS_V(v)    BM_AIC_CR_ERFS
#define BP_AIC_CR_ETFS          3
#define BM_AIC_CR_ETFS          0x8
#define BF_AIC_CR_ETFS(v)       (((v) & 0x1) << 3)
#define BFM_AIC_CR_ETFS(v)      BM_AIC_CR_ETFS
#define BF_AIC_CR_ETFS_V(e)     BF_AIC_CR_ETFS(BV_AIC_CR_ETFS__##e)
#define BFM_AIC_CR_ETFS_V(v)    BM_AIC_CR_ETFS
#define BP_AIC_CR_ENLBF         2
#define BM_AIC_CR_ENLBF         0x4
#define BF_AIC_CR_ENLBF(v)      (((v) & 0x1) << 2)
#define BFM_AIC_CR_ENLBF(v)     BM_AIC_CR_ENLBF
#define BF_AIC_CR_ENLBF_V(e)    BF_AIC_CR_ENLBF(BV_AIC_CR_ENLBF__##e)
#define BFM_AIC_CR_ENLBF_V(v)   BM_AIC_CR_ENLBF
#define BP_AIC_CR_ERPL          1
#define BM_AIC_CR_ERPL          0x2
#define BF_AIC_CR_ERPL(v)       (((v) & 0x1) << 1)
#define BFM_AIC_CR_ERPL(v)      BM_AIC_CR_ERPL
#define BF_AIC_CR_ERPL_V(e)     BF_AIC_CR_ERPL(BV_AIC_CR_ERPL__##e)
#define BFM_AIC_CR_ERPL_V(v)    BM_AIC_CR_ERPL
#define BP_AIC_CR_EREC          0
#define BM_AIC_CR_EREC          0x1
#define BF_AIC_CR_EREC(v)       (((v) & 0x1) << 0)
#define BFM_AIC_CR_EREC(v)      BM_AIC_CR_EREC
#define BF_AIC_CR_EREC_V(e)     BF_AIC_CR_EREC(BV_AIC_CR_EREC__##e)
#define BFM_AIC_CR_EREC_V(v)    BM_AIC_CR_EREC

#define REG_AIC_ACCR1           jz_reg(AIC_ACCR1)
#define JA_AIC_ACCR1            (0xb0020000 + 0x8)
#define JT_AIC_ACCR1            JIO_32_RW
#define JN_AIC_ACCR1            AIC_ACCR1
#define JI_AIC_ACCR1            
#define BP_AIC_ACCR1_RS         16
#define BM_AIC_ACCR1_RS         0x3ff0000
#define BF_AIC_ACCR1_RS(v)      (((v) & 0x3ff) << 16)
#define BFM_AIC_ACCR1_RS(v)     BM_AIC_ACCR1_RS
#define BF_AIC_ACCR1_RS_V(e)    BF_AIC_ACCR1_RS(BV_AIC_ACCR1_RS__##e)
#define BFM_AIC_ACCR1_RS_V(v)   BM_AIC_ACCR1_RS
#define BP_AIC_ACCR1_XS         0
#define BM_AIC_ACCR1_XS         0x3ff
#define BF_AIC_ACCR1_XS(v)      (((v) & 0x3ff) << 0)
#define BFM_AIC_ACCR1_XS(v)     BM_AIC_ACCR1_XS
#define BF_AIC_ACCR1_XS_V(e)    BF_AIC_ACCR1_XS(BV_AIC_ACCR1_XS__##e)
#define BFM_AIC_ACCR1_XS_V(v)   BM_AIC_ACCR1_XS

#define REG_AIC_ACCR2               jz_reg(AIC_ACCR2)
#define JA_AIC_ACCR2                (0xb0020000 + 0xc)
#define JT_AIC_ACCR2                JIO_32_RW
#define JN_AIC_ACCR2                AIC_ACCR2
#define JI_AIC_ACCR2                
#define BP_AIC_ACCR2_ERSTO          18
#define BM_AIC_ACCR2_ERSTO          0x40000
#define BF_AIC_ACCR2_ERSTO(v)       (((v) & 0x1) << 18)
#define BFM_AIC_ACCR2_ERSTO(v)      BM_AIC_ACCR2_ERSTO
#define BF_AIC_ACCR2_ERSTO_V(e)     BF_AIC_ACCR2_ERSTO(BV_AIC_ACCR2_ERSTO__##e)
#define BFM_AIC_ACCR2_ERSTO_V(v)    BM_AIC_ACCR2_ERSTO
#define BP_AIC_ACCR2_ESADR          17
#define BM_AIC_ACCR2_ESADR          0x20000
#define BF_AIC_ACCR2_ESADR(v)       (((v) & 0x1) << 17)
#define BFM_AIC_ACCR2_ESADR(v)      BM_AIC_ACCR2_ESADR
#define BF_AIC_ACCR2_ESADR_V(e)     BF_AIC_ACCR2_ESADR(BV_AIC_ACCR2_ESADR__##e)
#define BFM_AIC_ACCR2_ESADR_V(v)    BM_AIC_ACCR2_ESADR
#define BP_AIC_ACCR2_ECADT          16
#define BM_AIC_ACCR2_ECADT          0x10000
#define BF_AIC_ACCR2_ECADT(v)       (((v) & 0x1) << 16)
#define BFM_AIC_ACCR2_ECADT(v)      BM_AIC_ACCR2_ECADT
#define BF_AIC_ACCR2_ECADT_V(e)     BF_AIC_ACCR2_ECADT(BV_AIC_ACCR2_ECADT__##e)
#define BFM_AIC_ACCR2_ECADT_V(v)    BM_AIC_ACCR2_ECADT
#define BP_AIC_ACCR2_SO             3
#define BM_AIC_ACCR2_SO             0x8
#define BF_AIC_ACCR2_SO(v)          (((v) & 0x1) << 3)
#define BFM_AIC_ACCR2_SO(v)         BM_AIC_ACCR2_SO
#define BF_AIC_ACCR2_SO_V(e)        BF_AIC_ACCR2_SO(BV_AIC_ACCR2_SO__##e)
#define BFM_AIC_ACCR2_SO_V(v)       BM_AIC_ACCR2_SO
#define BP_AIC_ACCR2_SR             2
#define BM_AIC_ACCR2_SR             0x4
#define BF_AIC_ACCR2_SR(v)          (((v) & 0x1) << 2)
#define BFM_AIC_ACCR2_SR(v)         BM_AIC_ACCR2_SR
#define BF_AIC_ACCR2_SR_V(e)        BF_AIC_ACCR2_SR(BV_AIC_ACCR2_SR__##e)
#define BFM_AIC_ACCR2_SR_V(v)       BM_AIC_ACCR2_SR
#define BP_AIC_ACCR2_SS             1
#define BM_AIC_ACCR2_SS             0x2
#define BF_AIC_ACCR2_SS(v)          (((v) & 0x1) << 1)
#define BFM_AIC_ACCR2_SS(v)         BM_AIC_ACCR2_SS
#define BF_AIC_ACCR2_SS_V(e)        BF_AIC_ACCR2_SS(BV_AIC_ACCR2_SS__##e)
#define BFM_AIC_ACCR2_SS_V(v)       BM_AIC_ACCR2_SS
#define BP_AIC_ACCR2_SA             0
#define BM_AIC_ACCR2_SA             0x1
#define BF_AIC_ACCR2_SA(v)          (((v) & 0x1) << 0)
#define BFM_AIC_ACCR2_SA(v)         BM_AIC_ACCR2_SA
#define BF_AIC_ACCR2_SA_V(e)        BF_AIC_ACCR2_SA(BV_AIC_ACCR2_SA__##e)
#define BFM_AIC_ACCR2_SA_V(v)       BM_AIC_ACCR2_SA

#define REG_AIC_I2SCR               jz_reg(AIC_I2SCR)
#define JA_AIC_I2SCR                (0xb0020000 + 0x10)
#define JT_AIC_I2SCR                JIO_32_RW
#define JN_AIC_I2SCR                AIC_I2SCR
#define JI_AIC_I2SCR                
#define BP_AIC_I2SCR_RFIRST         17
#define BM_AIC_I2SCR_RFIRST         0x20000
#define BF_AIC_I2SCR_RFIRST(v)      (((v) & 0x1) << 17)
#define BFM_AIC_I2SCR_RFIRST(v)     BM_AIC_I2SCR_RFIRST
#define BF_AIC_I2SCR_RFIRST_V(e)    BF_AIC_I2SCR_RFIRST(BV_AIC_I2SCR_RFIRST__##e)
#define BFM_AIC_I2SCR_RFIRST_V(v)   BM_AIC_I2SCR_RFIRST
#define BP_AIC_I2SCR_SWLH           16
#define BM_AIC_I2SCR_SWLH           0x10000
#define BF_AIC_I2SCR_SWLH(v)        (((v) & 0x1) << 16)
#define BFM_AIC_I2SCR_SWLH(v)       BM_AIC_I2SCR_SWLH
#define BF_AIC_I2SCR_SWLH_V(e)      BF_AIC_I2SCR_SWLH(BV_AIC_I2SCR_SWLH__##e)
#define BFM_AIC_I2SCR_SWLH_V(v)     BM_AIC_I2SCR_SWLH
#define BP_AIC_I2SCR_STPBK          12
#define BM_AIC_I2SCR_STPBK          0x1000
#define BF_AIC_I2SCR_STPBK(v)       (((v) & 0x1) << 12)
#define BFM_AIC_I2SCR_STPBK(v)      BM_AIC_I2SCR_STPBK
#define BF_AIC_I2SCR_STPBK_V(e)     BF_AIC_I2SCR_STPBK(BV_AIC_I2SCR_STPBK__##e)
#define BFM_AIC_I2SCR_STPBK_V(v)    BM_AIC_I2SCR_STPBK
#define BP_AIC_I2SCR_ESCLK          4
#define BM_AIC_I2SCR_ESCLK          0x10
#define BF_AIC_I2SCR_ESCLK(v)       (((v) & 0x1) << 4)
#define BFM_AIC_I2SCR_ESCLK(v)      BM_AIC_I2SCR_ESCLK
#define BF_AIC_I2SCR_ESCLK_V(e)     BF_AIC_I2SCR_ESCLK(BV_AIC_I2SCR_ESCLK__##e)
#define BFM_AIC_I2SCR_ESCLK_V(v)    BM_AIC_I2SCR_ESCLK
#define BP_AIC_I2SCR_AMSL           0
#define BM_AIC_I2SCR_AMSL           0x1
#define BF_AIC_I2SCR_AMSL(v)        (((v) & 0x1) << 0)
#define BFM_AIC_I2SCR_AMSL(v)       BM_AIC_I2SCR_AMSL
#define BF_AIC_I2SCR_AMSL_V(e)      BF_AIC_I2SCR_AMSL(BV_AIC_I2SCR_AMSL__##e)
#define BFM_AIC_I2SCR_AMSL_V(v)     BM_AIC_I2SCR_AMSL

#define REG_AIC_SR          jz_reg(AIC_SR)
#define JA_AIC_SR           (0xb0020000 + 0x14)
#define JT_AIC_SR           JIO_32_RW
#define JN_AIC_SR           AIC_SR
#define JI_AIC_SR           
#define BP_AIC_SR_RFL       24
#define BM_AIC_SR_RFL       0x3f000000
#define BF_AIC_SR_RFL(v)    (((v) & 0x3f) << 24)
#define BFM_AIC_SR_RFL(v)   BM_AIC_SR_RFL
#define BF_AIC_SR_RFL_V(e)  BF_AIC_SR_RFL(BV_AIC_SR_RFL__##e)
#define BFM_AIC_SR_RFL_V(v) BM_AIC_SR_RFL
#define BP_AIC_SR_TFL       8
#define BM_AIC_SR_TFL       0x3f00
#define BF_AIC_SR_TFL(v)    (((v) & 0x3f) << 8)
#define BFM_AIC_SR_TFL(v)   BM_AIC_SR_TFL
#define BF_AIC_SR_TFL_V(e)  BF_AIC_SR_TFL(BV_AIC_SR_TFL__##e)
#define BFM_AIC_SR_TFL_V(v) BM_AIC_SR_TFL
#define BP_AIC_SR_ROR       6
#define BM_AIC_SR_ROR       0x40
#define BF_AIC_SR_ROR(v)    (((v) & 0x1) << 6)
#define BFM_AIC_SR_ROR(v)   BM_AIC_SR_ROR
#define BF_AIC_SR_ROR_V(e)  BF_AIC_SR_ROR(BV_AIC_SR_ROR__##e)
#define BFM_AIC_SR_ROR_V(v) BM_AIC_SR_ROR
#define BP_AIC_SR_TUR       5
#define BM_AIC_SR_TUR       0x20
#define BF_AIC_SR_TUR(v)    (((v) & 0x1) << 5)
#define BFM_AIC_SR_TUR(v)   BM_AIC_SR_TUR
#define BF_AIC_SR_TUR_V(e)  BF_AIC_SR_TUR(BV_AIC_SR_TUR__##e)
#define BFM_AIC_SR_TUR_V(v) BM_AIC_SR_TUR
#define BP_AIC_SR_RFS       4
#define BM_AIC_SR_RFS       0x10
#define BF_AIC_SR_RFS(v)    (((v) & 0x1) << 4)
#define BFM_AIC_SR_RFS(v)   BM_AIC_SR_RFS
#define BF_AIC_SR_RFS_V(e)  BF_AIC_SR_RFS(BV_AIC_SR_RFS__##e)
#define BFM_AIC_SR_RFS_V(v) BM_AIC_SR_RFS
#define BP_AIC_SR_TFS       3
#define BM_AIC_SR_TFS       0x8
#define BF_AIC_SR_TFS(v)    (((v) & 0x1) << 3)
#define BFM_AIC_SR_TFS(v)   BM_AIC_SR_TFS
#define BF_AIC_SR_TFS_V(e)  BF_AIC_SR_TFS(BV_AIC_SR_TFS__##e)
#define BFM_AIC_SR_TFS_V(v) BM_AIC_SR_TFS

#define REG_AIC_ACSR                jz_reg(AIC_ACSR)
#define JA_AIC_ACSR                 (0xb0020000 + 0x18)
#define JT_AIC_ACSR                 JIO_32_RW
#define JN_AIC_ACSR                 AIC_ACSR
#define JI_AIC_ACSR                 
#define BP_AIC_ACSR_SLTERR          21
#define BM_AIC_ACSR_SLTERR          0x200000
#define BF_AIC_ACSR_SLTERR(v)       (((v) & 0x1) << 21)
#define BFM_AIC_ACSR_SLTERR(v)      BM_AIC_ACSR_SLTERR
#define BF_AIC_ACSR_SLTERR_V(e)     BF_AIC_ACSR_SLTERR(BV_AIC_ACSR_SLTERR__##e)
#define BFM_AIC_ACSR_SLTERR_V(v)    BM_AIC_ACSR_SLTERR
#define BP_AIC_ACSR_CRDY            20
#define BM_AIC_ACSR_CRDY            0x100000
#define BF_AIC_ACSR_CRDY(v)         (((v) & 0x1) << 20)
#define BFM_AIC_ACSR_CRDY(v)        BM_AIC_ACSR_CRDY
#define BF_AIC_ACSR_CRDY_V(e)       BF_AIC_ACSR_CRDY(BV_AIC_ACSR_CRDY__##e)
#define BFM_AIC_ACSR_CRDY_V(v)      BM_AIC_ACSR_CRDY
#define BP_AIC_ACSR_CLPM            19
#define BM_AIC_ACSR_CLPM            0x80000
#define BF_AIC_ACSR_CLPM(v)         (((v) & 0x1) << 19)
#define BFM_AIC_ACSR_CLPM(v)        BM_AIC_ACSR_CLPM
#define BF_AIC_ACSR_CLPM_V(e)       BF_AIC_ACSR_CLPM(BV_AIC_ACSR_CLPM__##e)
#define BFM_AIC_ACSR_CLPM_V(v)      BM_AIC_ACSR_CLPM
#define BP_AIC_ACSR_RSTO            18
#define BM_AIC_ACSR_RSTO            0x40000
#define BF_AIC_ACSR_RSTO(v)         (((v) & 0x1) << 18)
#define BFM_AIC_ACSR_RSTO(v)        BM_AIC_ACSR_RSTO
#define BF_AIC_ACSR_RSTO_V(e)       BF_AIC_ACSR_RSTO(BV_AIC_ACSR_RSTO__##e)
#define BFM_AIC_ACSR_RSTO_V(v)      BM_AIC_ACSR_RSTO
#define BP_AIC_ACSR_SADR            17
#define BM_AIC_ACSR_SADR            0x20000
#define BF_AIC_ACSR_SADR(v)         (((v) & 0x1) << 17)
#define BFM_AIC_ACSR_SADR(v)        BM_AIC_ACSR_SADR
#define BF_AIC_ACSR_SADR_V(e)       BF_AIC_ACSR_SADR(BV_AIC_ACSR_SADR__##e)
#define BFM_AIC_ACSR_SADR_V(v)      BM_AIC_ACSR_SADR
#define BP_AIC_ACSR_CADT            16
#define BM_AIC_ACSR_CADT            0x10000
#define BF_AIC_ACSR_CADT(v)         (((v) & 0x1) << 16)
#define BFM_AIC_ACSR_CADT(v)        BM_AIC_ACSR_CADT
#define BF_AIC_ACSR_CADT_V(e)       BF_AIC_ACSR_CADT(BV_AIC_ACSR_CADT__##e)
#define BFM_AIC_ACSR_CADT_V(v)      BM_AIC_ACSR_CADT

#define REG_AIC_I2SSR               jz_reg(AIC_I2SSR)
#define JA_AIC_I2SSR                (0xb0020000 + 0x1c)
#define JT_AIC_I2SSR                JIO_32_RW
#define JN_AIC_I2SSR                AIC_I2SSR
#define JI_AIC_I2SSR                
#define BP_AIC_I2SSR_CHBSY          5
#define BM_AIC_I2SSR_CHBSY          0x20
#define BF_AIC_I2SSR_CHBSY(v)       (((v) & 0x1) << 5)
#define BFM_AIC_I2SSR_CHBSY(v)      BM_AIC_I2SSR_CHBSY
#define BF_AIC_I2SSR_CHBSY_V(e)     BF_AIC_I2SSR_CHBSY(BV_AIC_I2SSR_CHBSY__##e)
#define BFM_AIC_I2SSR_CHBSY_V(v)    BM_AIC_I2SSR_CHBSY
#define BP_AIC_I2SSR_TBSY           4
#define BM_AIC_I2SSR_TBSY           0x10
#define BF_AIC_I2SSR_TBSY(v)        (((v) & 0x1) << 4)
#define BFM_AIC_I2SSR_TBSY(v)       BM_AIC_I2SSR_TBSY
#define BF_AIC_I2SSR_TBSY_V(e)      BF_AIC_I2SSR_TBSY(BV_AIC_I2SSR_TBSY__##e)
#define BFM_AIC_I2SSR_TBSY_V(v)     BM_AIC_I2SSR_TBSY
#define BP_AIC_I2SSR_RBSY           3
#define BM_AIC_I2SSR_RBSY           0x8
#define BF_AIC_I2SSR_RBSY(v)        (((v) & 0x1) << 3)
#define BFM_AIC_I2SSR_RBSY(v)       BM_AIC_I2SSR_RBSY
#define BF_AIC_I2SSR_RBSY_V(e)      BF_AIC_I2SSR_RBSY(BV_AIC_I2SSR_RBSY__##e)
#define BFM_AIC_I2SSR_RBSY_V(v)     BM_AIC_I2SSR_RBSY
#define BP_AIC_I2SSR_BSY            2
#define BM_AIC_I2SSR_BSY            0x4
#define BF_AIC_I2SSR_BSY(v)         (((v) & 0x1) << 2)
#define BFM_AIC_I2SSR_BSY(v)        BM_AIC_I2SSR_BSY
#define BF_AIC_I2SSR_BSY_V(e)       BF_AIC_I2SSR_BSY(BV_AIC_I2SSR_BSY__##e)
#define BFM_AIC_I2SSR_BSY_V(v)      BM_AIC_I2SSR_BSY

#define REG_AIC_ACCAR           jz_reg(AIC_ACCAR)
#define JA_AIC_ACCAR            (0xb0020000 + 0x20)
#define JT_AIC_ACCAR            JIO_32_RW
#define JN_AIC_ACCAR            AIC_ACCAR
#define JI_AIC_ACCAR            
#define BP_AIC_ACCAR_CAR        0
#define BM_AIC_ACCAR_CAR        0xfffff
#define BF_AIC_ACCAR_CAR(v)     (((v) & 0xfffff) << 0)
#define BFM_AIC_ACCAR_CAR(v)    BM_AIC_ACCAR_CAR
#define BF_AIC_ACCAR_CAR_V(e)   BF_AIC_ACCAR_CAR(BV_AIC_ACCAR_CAR__##e)
#define BFM_AIC_ACCAR_CAR_V(v)  BM_AIC_ACCAR_CAR

#define REG_AIC_ACCDR           jz_reg(AIC_ACCDR)
#define JA_AIC_ACCDR            (0xb0020000 + 0x24)
#define JT_AIC_ACCDR            JIO_32_RW
#define JN_AIC_ACCDR            AIC_ACCDR
#define JI_AIC_ACCDR            
#define BP_AIC_ACCDR_CDR        0
#define BM_AIC_ACCDR_CDR        0xfffff
#define BF_AIC_ACCDR_CDR(v)     (((v) & 0xfffff) << 0)
#define BFM_AIC_ACCDR_CDR(v)    BM_AIC_ACCDR_CDR
#define BF_AIC_ACCDR_CDR_V(e)   BF_AIC_ACCDR_CDR(BV_AIC_ACCDR_CDR__##e)
#define BFM_AIC_ACCDR_CDR_V(v)  BM_AIC_ACCDR_CDR

#define REG_AIC_ACSAR           jz_reg(AIC_ACSAR)
#define JA_AIC_ACSAR            (0xb0020000 + 0x28)
#define JT_AIC_ACSAR            JIO_32_RW
#define JN_AIC_ACSAR            AIC_ACSAR
#define JI_AIC_ACSAR            
#define BP_AIC_ACSAR_SAR        0
#define BM_AIC_ACSAR_SAR        0xfffff
#define BF_AIC_ACSAR_SAR(v)     (((v) & 0xfffff) << 0)
#define BFM_AIC_ACSAR_SAR(v)    BM_AIC_ACSAR_SAR
#define BF_AIC_ACSAR_SAR_V(e)   BF_AIC_ACSAR_SAR(BV_AIC_ACSAR_SAR__##e)
#define BFM_AIC_ACSAR_SAR_V(v)  BM_AIC_ACSAR_SAR

#define REG_AIC_ACSDR           jz_reg(AIC_ACSDR)
#define JA_AIC_ACSDR            (0xb0020000 + 0x2c)
#define JT_AIC_ACSDR            JIO_32_RW
#define JN_AIC_ACSDR            AIC_ACSDR
#define JI_AIC_ACSDR            
#define BP_AIC_ACSDR_SDR        0
#define BM_AIC_ACSDR_SDR        0xfffff
#define BF_AIC_ACSDR_SDR(v)     (((v) & 0xfffff) << 0)
#define BFM_AIC_ACSDR_SDR(v)    BM_AIC_ACSDR_SDR
#define BF_AIC_ACSDR_SDR_V(e)   BF_AIC_ACSDR_SDR(BV_AIC_ACSDR_SDR__##e)
#define BFM_AIC_ACSDR_SDR_V(v)  BM_AIC_ACSDR_SDR

#define REG_AIC_I2SDIV          jz_reg(AIC_I2SDIV)
#define JA_AIC_I2SDIV           (0xb0020000 + 0x30)
#define JT_AIC_I2SDIV           JIO_32_RW
#define JN_AIC_I2SDIV           AIC_I2SDIV
#define JI_AIC_I2SDIV           
#define BP_AIC_I2SDIV_DIV       0
#define BM_AIC_I2SDIV_DIV       0xf
#define BF_AIC_I2SDIV_DIV(v)    (((v) & 0xf) << 0)
#define BFM_AIC_I2SDIV_DIV(v)   BM_AIC_I2SDIV_DIV
#define BF_AIC_I2SDIV_DIV_V(e)  BF_AIC_I2SDIV_DIV(BV_AIC_I2SDIV_DIV__##e)
#define BFM_AIC_I2SDIV_DIV_V(v) BM_AIC_I2SDIV_DIV

#define REG_AIC_DR  jz_reg(AIC_DR)
#define JA_AIC_DR   (0xb0020000 + 0x34)
#define JT_AIC_DR   JIO_32_RW
#define JN_AIC_DR   AIC_DR
#define JI_AIC_DR   

#define REG_AIC_SPENA           jz_reg(AIC_SPENA)
#define JA_AIC_SPENA            (0xb0020000 + 0x80)
#define JT_AIC_SPENA            JIO_32_RW
#define JN_AIC_SPENA            AIC_SPENA
#define JI_AIC_SPENA            
#define BP_AIC_SPENA_SPEN       0
#define BM_AIC_SPENA_SPEN       0x1
#define BF_AIC_SPENA_SPEN(v)    (((v) & 0x1) << 0)
#define BFM_AIC_SPENA_SPEN(v)   BM_AIC_SPENA_SPEN
#define BF_AIC_SPENA_SPEN_V(e)  BF_AIC_SPENA_SPEN(BV_AIC_SPENA_SPEN__##e)
#define BFM_AIC_SPENA_SPEN_V(v) BM_AIC_SPENA_SPEN

#define REG_AIC_SPCTRL                  jz_reg(AIC_SPCTRL)
#define JA_AIC_SPCTRL                   (0xb0020000 + 0x84)
#define JT_AIC_SPCTRL                   JIO_32_RW
#define JN_AIC_SPCTRL                   AIC_SPCTRL
#define JI_AIC_SPCTRL                   
#define BP_AIC_SPCTRL_DMAEN             15
#define BM_AIC_SPCTRL_DMAEN             0x8000
#define BF_AIC_SPCTRL_DMAEN(v)          (((v) & 0x1) << 15)
#define BFM_AIC_SPCTRL_DMAEN(v)         BM_AIC_SPCTRL_DMAEN
#define BF_AIC_SPCTRL_DMAEN_V(e)        BF_AIC_SPCTRL_DMAEN(BV_AIC_SPCTRL_DMAEN__##e)
#define BFM_AIC_SPCTRL_DMAEN_V(v)       BM_AIC_SPCTRL_DMAEN
#define BP_AIC_SPCTRL_DTYPE             14
#define BM_AIC_SPCTRL_DTYPE             0x4000
#define BF_AIC_SPCTRL_DTYPE(v)          (((v) & 0x1) << 14)
#define BFM_AIC_SPCTRL_DTYPE(v)         BM_AIC_SPCTRL_DTYPE
#define BF_AIC_SPCTRL_DTYPE_V(e)        BF_AIC_SPCTRL_DTYPE(BV_AIC_SPCTRL_DTYPE__##e)
#define BFM_AIC_SPCTRL_DTYPE_V(v)       BM_AIC_SPCTRL_DTYPE
#define BP_AIC_SPCTRL_SIGN              13
#define BM_AIC_SPCTRL_SIGN              0x2000
#define BF_AIC_SPCTRL_SIGN(v)           (((v) & 0x1) << 13)
#define BFM_AIC_SPCTRL_SIGN(v)          BM_AIC_SPCTRL_SIGN
#define BF_AIC_SPCTRL_SIGN_V(e)         BF_AIC_SPCTRL_SIGN(BV_AIC_SPCTRL_SIGN__##e)
#define BFM_AIC_SPCTRL_SIGN_V(v)        BM_AIC_SPCTRL_SIGN
#define BP_AIC_SPCTRL_INVALID           12
#define BM_AIC_SPCTRL_INVALID           0x1000
#define BF_AIC_SPCTRL_INVALID(v)        (((v) & 0x1) << 12)
#define BFM_AIC_SPCTRL_INVALID(v)       BM_AIC_SPCTRL_INVALID
#define BF_AIC_SPCTRL_INVALID_V(e)      BF_AIC_SPCTRL_INVALID(BV_AIC_SPCTRL_INVALID__##e)
#define BFM_AIC_SPCTRL_INVALID_V(v)     BM_AIC_SPCTRL_INVALID
#define BP_AIC_SPCTRL_RST               11
#define BM_AIC_SPCTRL_RST               0x800
#define BF_AIC_SPCTRL_RST(v)            (((v) & 0x1) << 11)
#define BFM_AIC_SPCTRL_RST(v)           BM_AIC_SPCTRL_RST
#define BF_AIC_SPCTRL_RST_V(e)          BF_AIC_SPCTRL_RST(BV_AIC_SPCTRL_RST__##e)
#define BFM_AIC_SPCTRL_RST_V(v)         BM_AIC_SPCTRL_RST
#define BP_AIC_SPCTRL_SPDIFI2S          10
#define BM_AIC_SPCTRL_SPDIFI2S          0x400
#define BF_AIC_SPCTRL_SPDIFI2S(v)       (((v) & 0x1) << 10)
#define BFM_AIC_SPCTRL_SPDIFI2S(v)      BM_AIC_SPCTRL_SPDIFI2S
#define BF_AIC_SPCTRL_SPDIFI2S_V(e)     BF_AIC_SPCTRL_SPDIFI2S(BV_AIC_SPCTRL_SPDIFI2S__##e)
#define BFM_AIC_SPCTRL_SPDIFI2S_V(v)    BM_AIC_SPCTRL_SPDIFI2S
#define BP_AIC_SPCTRL_MTRIG             1
#define BM_AIC_SPCTRL_MTRIG             0x2
#define BF_AIC_SPCTRL_MTRIG(v)          (((v) & 0x1) << 1)
#define BFM_AIC_SPCTRL_MTRIG(v)         BM_AIC_SPCTRL_MTRIG
#define BF_AIC_SPCTRL_MTRIG_V(e)        BF_AIC_SPCTRL_MTRIG(BV_AIC_SPCTRL_MTRIG__##e)
#define BFM_AIC_SPCTRL_MTRIG_V(v)       BM_AIC_SPCTRL_MTRIG
#define BP_AIC_SPCTRL_MFFUR             0
#define BM_AIC_SPCTRL_MFFUR             0x1
#define BF_AIC_SPCTRL_MFFUR(v)          (((v) & 0x1) << 0)
#define BFM_AIC_SPCTRL_MFFUR(v)         BM_AIC_SPCTRL_MFFUR
#define BF_AIC_SPCTRL_MFFUR_V(e)        BF_AIC_SPCTRL_MFFUR(BV_AIC_SPCTRL_MFFUR__##e)
#define BFM_AIC_SPCTRL_MFFUR_V(v)       BM_AIC_SPCTRL_MFFUR

#define REG_AIC_SPSTATE             jz_reg(AIC_SPSTATE)
#define JA_AIC_SPSTATE              (0xb0020000 + 0x88)
#define JT_AIC_SPSTATE              JIO_32_RW
#define JN_AIC_SPSTATE              AIC_SPSTATE
#define JI_AIC_SPSTATE              
#define BP_AIC_SPSTATE_FLVL         8
#define BM_AIC_SPSTATE_FLVL         0x7f00
#define BF_AIC_SPSTATE_FLVL(v)      (((v) & 0x7f) << 8)
#define BFM_AIC_SPSTATE_FLVL(v)     BM_AIC_SPSTATE_FLVL
#define BF_AIC_SPSTATE_FLVL_V(e)    BF_AIC_SPSTATE_FLVL(BV_AIC_SPSTATE_FLVL__##e)
#define BFM_AIC_SPSTATE_FLVL_V(v)   BM_AIC_SPSTATE_FLVL
#define BP_AIC_SPSTATE_BUSY         7
#define BM_AIC_SPSTATE_BUSY         0x80
#define BF_AIC_SPSTATE_BUSY(v)      (((v) & 0x1) << 7)
#define BFM_AIC_SPSTATE_BUSY(v)     BM_AIC_SPSTATE_BUSY
#define BF_AIC_SPSTATE_BUSY_V(e)    BF_AIC_SPSTATE_BUSY(BV_AIC_SPSTATE_BUSY__##e)
#define BFM_AIC_SPSTATE_BUSY_V(v)   BM_AIC_SPSTATE_BUSY
#define BP_AIC_SPSTATE_FTRIG        1
#define BM_AIC_SPSTATE_FTRIG        0x2
#define BF_AIC_SPSTATE_FTRIG(v)     (((v) & 0x1) << 1)
#define BFM_AIC_SPSTATE_FTRIG(v)    BM_AIC_SPSTATE_FTRIG
#define BF_AIC_SPSTATE_FTRIG_V(e)   BF_AIC_SPSTATE_FTRIG(BV_AIC_SPSTATE_FTRIG__##e)
#define BFM_AIC_SPSTATE_FTRIG_V(v)  BM_AIC_SPSTATE_FTRIG
#define BP_AIC_SPSTATE_FUR          0
#define BM_AIC_SPSTATE_FUR          0x1
#define BF_AIC_SPSTATE_FUR(v)       (((v) & 0x1) << 0)
#define BFM_AIC_SPSTATE_FUR(v)      BM_AIC_SPSTATE_FUR
#define BF_AIC_SPSTATE_FUR_V(e)     BF_AIC_SPSTATE_FUR(BV_AIC_SPSTATE_FUR__##e)
#define BFM_AIC_SPSTATE_FUR_V(v)    BM_AIC_SPSTATE_FUR

#define REG_AIC_SPCFG1              jz_reg(AIC_SPCFG1)
#define JA_AIC_SPCFG1               (0xb0020000 + 0x8c)
#define JT_AIC_SPCFG1               JIO_32_RW
#define JN_AIC_SPCFG1               AIC_SPCFG1
#define JI_AIC_SPCFG1               
#define BP_AIC_SPCFG1_INITLVL       17
#define BM_AIC_SPCFG1_INITLVL       0x20000
#define BF_AIC_SPCFG1_INITLVL(v)    (((v) & 0x1) << 17)
#define BFM_AIC_SPCFG1_INITLVL(v)   BM_AIC_SPCFG1_INITLVL
#define BF_AIC_SPCFG1_INITLVL_V(e)  BF_AIC_SPCFG1_INITLVL(BV_AIC_SPCFG1_INITLVL__##e)
#define BFM_AIC_SPCFG1_INITLVL_V(v) BM_AIC_SPCFG1_INITLVL
#define BP_AIC_SPCFG1_ZROVLD        16
#define BM_AIC_SPCFG1_ZROVLD        0x10000
#define BF_AIC_SPCFG1_ZROVLD(v)     (((v) & 0x1) << 16)
#define BFM_AIC_SPCFG1_ZROVLD(v)    BM_AIC_SPCFG1_ZROVLD
#define BF_AIC_SPCFG1_ZROVLD_V(e)   BF_AIC_SPCFG1_ZROVLD(BV_AIC_SPCFG1_ZROVLD__##e)
#define BFM_AIC_SPCFG1_ZROVLD_V(v)  BM_AIC_SPCFG1_ZROVLD
#define BP_AIC_SPCFG1_TRIG          12
#define BM_AIC_SPCFG1_TRIG          0x3000
#define BF_AIC_SPCFG1_TRIG(v)       (((v) & 0x3) << 12)
#define BFM_AIC_SPCFG1_TRIG(v)      BM_AIC_SPCFG1_TRIG
#define BF_AIC_SPCFG1_TRIG_V(e)     BF_AIC_SPCFG1_TRIG(BV_AIC_SPCFG1_TRIG__##e)
#define BFM_AIC_SPCFG1_TRIG_V(v)    BM_AIC_SPCFG1_TRIG
#define BP_AIC_SPCFG1_SRCNUM        8
#define BM_AIC_SPCFG1_SRCNUM        0xf00
#define BF_AIC_SPCFG1_SRCNUM(v)     (((v) & 0xf) << 8)
#define BFM_AIC_SPCFG1_SRCNUM(v)    BM_AIC_SPCFG1_SRCNUM
#define BF_AIC_SPCFG1_SRCNUM_V(e)   BF_AIC_SPCFG1_SRCNUM(BV_AIC_SPCFG1_SRCNUM__##e)
#define BFM_AIC_SPCFG1_SRCNUM_V(v)  BM_AIC_SPCFG1_SRCNUM
#define BP_AIC_SPCFG1_CH1NUM        4
#define BM_AIC_SPCFG1_CH1NUM        0xf0
#define BF_AIC_SPCFG1_CH1NUM(v)     (((v) & 0xf) << 4)
#define BFM_AIC_SPCFG1_CH1NUM(v)    BM_AIC_SPCFG1_CH1NUM
#define BF_AIC_SPCFG1_CH1NUM_V(e)   BF_AIC_SPCFG1_CH1NUM(BV_AIC_SPCFG1_CH1NUM__##e)
#define BFM_AIC_SPCFG1_CH1NUM_V(v)  BM_AIC_SPCFG1_CH1NUM
#define BP_AIC_SPCFG1_CH2NUM        0
#define BM_AIC_SPCFG1_CH2NUM        0xf
#define BF_AIC_SPCFG1_CH2NUM(v)     (((v) & 0xf) << 0)
#define BFM_AIC_SPCFG1_CH2NUM(v)    BM_AIC_SPCFG1_CH2NUM
#define BF_AIC_SPCFG1_CH2NUM_V(e)   BF_AIC_SPCFG1_CH2NUM(BV_AIC_SPCFG1_CH2NUM__##e)
#define BFM_AIC_SPCFG1_CH2NUM_V(v)  BM_AIC_SPCFG1_CH2NUM

#define REG_AIC_SPCFG2              jz_reg(AIC_SPCFG2)
#define JA_AIC_SPCFG2               (0xb0020000 + 0x90)
#define JT_AIC_SPCFG2               JIO_32_RW
#define JN_AIC_SPCFG2               AIC_SPCFG2
#define JI_AIC_SPCFG2               
#define BP_AIC_SPCFG2_FS            26
#define BM_AIC_SPCFG2_FS            0x3c000000
#define BF_AIC_SPCFG2_FS(v)         (((v) & 0xf) << 26)
#define BFM_AIC_SPCFG2_FS(v)        BM_AIC_SPCFG2_FS
#define BF_AIC_SPCFG2_FS_V(e)       BF_AIC_SPCFG2_FS(BV_AIC_SPCFG2_FS__##e)
#define BFM_AIC_SPCFG2_FS_V(v)      BM_AIC_SPCFG2_FS
#define BP_AIC_SPCFG2_ORGFRQ        22
#define BM_AIC_SPCFG2_ORGFRQ        0x3c00000
#define BF_AIC_SPCFG2_ORGFRQ(v)     (((v) & 0xf) << 22)
#define BFM_AIC_SPCFG2_ORGFRQ(v)    BM_AIC_SPCFG2_ORGFRQ
#define BF_AIC_SPCFG2_ORGFRQ_V(e)   BF_AIC_SPCFG2_ORGFRQ(BV_AIC_SPCFG2_ORGFRQ__##e)
#define BFM_AIC_SPCFG2_ORGFRQ_V(v)  BM_AIC_SPCFG2_ORGFRQ
#define BP_AIC_SPCFG2_SAMWL         19
#define BM_AIC_SPCFG2_SAMWL         0x380000
#define BF_AIC_SPCFG2_SAMWL(v)      (((v) & 0x7) << 19)
#define BFM_AIC_SPCFG2_SAMWL(v)     BM_AIC_SPCFG2_SAMWL
#define BF_AIC_SPCFG2_SAMWL_V(e)    BF_AIC_SPCFG2_SAMWL(BV_AIC_SPCFG2_SAMWL__##e)
#define BFM_AIC_SPCFG2_SAMWL_V(v)   BM_AIC_SPCFG2_SAMWL
#define BP_AIC_SPCFG2_MAXWL         18
#define BM_AIC_SPCFG2_MAXWL         0x40000
#define BF_AIC_SPCFG2_MAXWL(v)      (((v) & 0x1) << 18)
#define BFM_AIC_SPCFG2_MAXWL(v)     BM_AIC_SPCFG2_MAXWL
#define BF_AIC_SPCFG2_MAXWL_V(e)    BF_AIC_SPCFG2_MAXWL(BV_AIC_SPCFG2_MAXWL__##e)
#define BFM_AIC_SPCFG2_MAXWL_V(v)   BM_AIC_SPCFG2_MAXWL
#define BP_AIC_SPCFG2_CLKACU        16
#define BM_AIC_SPCFG2_CLKACU        0x30000
#define BF_AIC_SPCFG2_CLKACU(v)     (((v) & 0x3) << 16)
#define BFM_AIC_SPCFG2_CLKACU(v)    BM_AIC_SPCFG2_CLKACU
#define BF_AIC_SPCFG2_CLKACU_V(e)   BF_AIC_SPCFG2_CLKACU(BV_AIC_SPCFG2_CLKACU__##e)
#define BFM_AIC_SPCFG2_CLKACU_V(v)  BM_AIC_SPCFG2_CLKACU
#define BP_AIC_SPCFG2_CATCODE       8
#define BM_AIC_SPCFG2_CATCODE       0xff00
#define BF_AIC_SPCFG2_CATCODE(v)    (((v) & 0xff) << 8)
#define BFM_AIC_SPCFG2_CATCODE(v)   BM_AIC_SPCFG2_CATCODE
#define BF_AIC_SPCFG2_CATCODE_V(e)  BF_AIC_SPCFG2_CATCODE(BV_AIC_SPCFG2_CATCODE__##e)
#define BFM_AIC_SPCFG2_CATCODE_V(v) BM_AIC_SPCFG2_CATCODE
#define BP_AIC_SPCFG2_CHMD          6
#define BM_AIC_SPCFG2_CHMD          0xc0
#define BF_AIC_SPCFG2_CHMD(v)       (((v) & 0x3) << 6)
#define BFM_AIC_SPCFG2_CHMD(v)      BM_AIC_SPCFG2_CHMD
#define BF_AIC_SPCFG2_CHMD_V(e)     BF_AIC_SPCFG2_CHMD(BV_AIC_SPCFG2_CHMD__##e)
#define BFM_AIC_SPCFG2_CHMD_V(v)    BM_AIC_SPCFG2_CHMD
#define BP_AIC_SPCFG2_PRE           3
#define BM_AIC_SPCFG2_PRE           0x8
#define BF_AIC_SPCFG2_PRE(v)        (((v) & 0x1) << 3)
#define BFM_AIC_SPCFG2_PRE(v)       BM_AIC_SPCFG2_PRE
#define BF_AIC_SPCFG2_PRE_V(e)      BF_AIC_SPCFG2_PRE(BV_AIC_SPCFG2_PRE__##e)
#define BFM_AIC_SPCFG2_PRE_V(v)     BM_AIC_SPCFG2_PRE
#define BP_AIC_SPCFG2_COPYN         2
#define BM_AIC_SPCFG2_COPYN         0x4
#define BF_AIC_SPCFG2_COPYN(v)      (((v) & 0x1) << 2)
#define BFM_AIC_SPCFG2_COPYN(v)     BM_AIC_SPCFG2_COPYN
#define BF_AIC_SPCFG2_COPYN_V(e)    BF_AIC_SPCFG2_COPYN(BV_AIC_SPCFG2_COPYN__##e)
#define BFM_AIC_SPCFG2_COPYN_V(v)   BM_AIC_SPCFG2_COPYN
#define BP_AIC_SPCFG2_AUDION        1
#define BM_AIC_SPCFG2_AUDION        0x2
#define BF_AIC_SPCFG2_AUDION(v)     (((v) & 0x1) << 1)
#define BFM_AIC_SPCFG2_AUDION(v)    BM_AIC_SPCFG2_AUDION
#define BF_AIC_SPCFG2_AUDION_V(e)   BF_AIC_SPCFG2_AUDION(BV_AIC_SPCFG2_AUDION__##e)
#define BFM_AIC_SPCFG2_AUDION_V(v)  BM_AIC_SPCFG2_AUDION
#define BP_AIC_SPCFG2_CONPRO        0
#define BM_AIC_SPCFG2_CONPRO        0x1
#define BF_AIC_SPCFG2_CONPRO(v)     (((v) & 0x1) << 0)
#define BFM_AIC_SPCFG2_CONPRO(v)    BM_AIC_SPCFG2_CONPRO
#define BF_AIC_SPCFG2_CONPRO_V(e)   BF_AIC_SPCFG2_CONPRO(BV_AIC_SPCFG2_CONPRO__##e)
#define BFM_AIC_SPCFG2_CONPRO_V(v)  BM_AIC_SPCFG2_CONPRO

#define REG_AIC_SPFIFO  jz_reg(AIC_SPFIFO)
#define JA_AIC_SPFIFO   (0xb0020000 + 0x94)
#define JT_AIC_SPFIFO   JIO_32_RW
#define JN_AIC_SPFIFO   AIC_SPFIFO
#define JI_AIC_SPFIFO   

#define REG_AIC_RGADW               jz_reg(AIC_RGADW)
#define JA_AIC_RGADW                (0xb0020000 + 0xa4)
#define JT_AIC_RGADW                JIO_32_RW
#define JN_AIC_RGADW                AIC_RGADW
#define JI_AIC_RGADW                
#define BP_AIC_RGADW_RGWR           16
#define BM_AIC_RGADW_RGWR           0x10000
#define BF_AIC_RGADW_RGWR(v)        (((v) & 0x1) << 16)
#define BFM_AIC_RGADW_RGWR(v)       BM_AIC_RGADW_RGWR
#define BF_AIC_RGADW_RGWR_V(e)      BF_AIC_RGADW_RGWR(BV_AIC_RGADW_RGWR__##e)
#define BFM_AIC_RGADW_RGWR_V(v)     BM_AIC_RGADW_RGWR
#define BP_AIC_RGADW_RGADDR         8
#define BM_AIC_RGADW_RGADDR         0x7f00
#define BF_AIC_RGADW_RGADDR(v)      (((v) & 0x7f) << 8)
#define BFM_AIC_RGADW_RGADDR(v)     BM_AIC_RGADW_RGADDR
#define BF_AIC_RGADW_RGADDR_V(e)    BF_AIC_RGADW_RGADDR(BV_AIC_RGADW_RGADDR__##e)
#define BFM_AIC_RGADW_RGADDR_V(v)   BM_AIC_RGADW_RGADDR
#define BP_AIC_RGADW_RGDIN          0
#define BM_AIC_RGADW_RGDIN          0xff
#define BF_AIC_RGADW_RGDIN(v)       (((v) & 0xff) << 0)
#define BFM_AIC_RGADW_RGDIN(v)      BM_AIC_RGADW_RGDIN
#define BF_AIC_RGADW_RGDIN_V(e)     BF_AIC_RGADW_RGDIN(BV_AIC_RGADW_RGDIN__##e)
#define BFM_AIC_RGADW_RGDIN_V(v)    BM_AIC_RGADW_RGDIN

#define REG_AIC_RGDATA              jz_reg(AIC_RGDATA)
#define JA_AIC_RGDATA               (0xb0020000 + 0xa8)
#define JT_AIC_RGDATA               JIO_32_RW
#define JN_AIC_RGDATA               AIC_RGDATA
#define JI_AIC_RGDATA               
#define BP_AIC_RGDATA_IRQ           8
#define BM_AIC_RGDATA_IRQ           0x100
#define BF_AIC_RGDATA_IRQ(v)        (((v) & 0x1) << 8)
#define BFM_AIC_RGDATA_IRQ(v)       BM_AIC_RGDATA_IRQ
#define BF_AIC_RGDATA_IRQ_V(e)      BF_AIC_RGDATA_IRQ(BV_AIC_RGDATA_IRQ__##e)
#define BFM_AIC_RGDATA_IRQ_V(v)     BM_AIC_RGDATA_IRQ
#define BP_AIC_RGDATA_RGDOUT        0
#define BM_AIC_RGDATA_RGDOUT        0xff
#define BF_AIC_RGDATA_RGDOUT(v)     (((v) & 0xff) << 0)
#define BFM_AIC_RGDATA_RGDOUT(v)    BM_AIC_RGDATA_RGDOUT
#define BF_AIC_RGDATA_RGDOUT_V(e)   BF_AIC_RGDATA_RGDOUT(BV_AIC_RGDATA_RGDOUT__##e)
#define BFM_AIC_RGDATA_RGDOUT_V(v)  BM_AIC_RGDATA_RGDOUT

#endif /* __HEADERGEN_AIC_H__*/
