Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Oct 03 17:06:40 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   AVR_RX_BUSY_IBUF
   UART_RX_IBUF
   sync_in_1B2_IBUF
   sync_in_2B2_IBUF


