// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1777\sampleModel1777_1_sub\Mysubsystem_21.v
// Created: 2024-07-01 23:35:02
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_21
// Source Path: sampleModel1777_1_sub/Subsystem/Mysubsystem_21
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_21
          (In1,
           In2,
           In3,
           In4,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk140_out1;  // uint8
  wire [7:0] cfblk37_out1;  // uint8
  wire [7:0] cfblk29_out1;  // uint8
  wire [7:0] cfblk21_out1;  // uint8


  cfblk140 u_cfblk140 (.In1(In3),  // uint8
                       .Out1(cfblk140_out1)  // uint8
                       );

  assign cfblk37_out1 = In2 - In1;



  assign cfblk29_out1 = cfblk140_out1 + cfblk37_out1;



  assign Out1 = cfblk29_out1;

  assign cfblk21_out1 = cfblk37_out1 + In4;



  assign Out2 = cfblk21_out1;

endmodule  // Mysubsystem_21

