ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Mar 03, 2015 at 21:21:16 PST
ncverilog
	+access+r
	tr_latch.v
file: tr_latch.v
	module worklib.t_tr_latch:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.t_tr_latch:v <0x4ce2ea0c>
			streams:   7, words:  4408
		worklib.tr_latch:v <0x4286f859>
			streams:   1, words:   204
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		          Instances  Unique
		Modules:          2       2
		Registers:        3       3
		Scalar wires:     3       -
		Always blocks:    1       1
		Initial blocks:   4       4
		Parallel blocks:  2       2
	Writing initial simulation snapshot: worklib.t_tr_latch:v
Loading snapshot worklib.t_tr_latch:v .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 100 NS + 0
./tr_latch.v:29  initial #100 $finish;
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Mar 03, 2015 at 21:21:23 PST  (total: 00:00:07)
