
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/602.gcc_s-1850B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L1D Stream prefetcher
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2500075 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5000075 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 44 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6250075 (Simulation time: 0 hr 0 min 55 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 22455749 heartbeat IPC: 0.57288 cumulative IPC: 0.308534 (Simulation time: 0 hr 1 min 15 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 54876715 heartbeat IPC: 0.308442 cumulative IPC: 0.308473 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 87327070 heartbeat IPC: 0.308163 cumulative IPC: 0.308349 (Simulation time: 0 hr 2 min 35 sec) 
Finished CPU 0 instructions: 25000002 cycles: 81076995 cumulative IPC: 0.326385 (Simulation time: 0 hr 2 min 35 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.326385 instructions: 25000002 cycles: 81076995
cpu0_DTLB TOTAL     ACCESS:    4757095  HIT:    4748969  MISS:       8126
cpu0_DTLB LOAD      ACCESS:    3947458  HIT:    3939335  MISS:       8123
cpu0_DTLB RFO       ACCESS:     809637  HIT:     809634  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 208.065 cycles
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.154 cycles
cpu0_L1D TOTAL     ACCESS:    6592423  HIT:    5905178  MISS:     687245
cpu0_L1D LOAD      ACCESS:    3387726  HIT:    2750227  MISS:     637499
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172
cpu0_L1D PREFETCH  ACCESS:    1039341  HIT:     990514  MISS:      48827
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7734  HIT:       6987  MISS:        747
cpu0_L1D PREFETCH  REQUESTED:    1059525  ISSUED:    1049549  USEFUL:      39055  USELESS:       9777
cpu0_L1D AVERAGE MISS LATENCY: 88.8116 cycles
cpu0_L2C TOTAL     ACCESS:    1130225  HIT:     648367  MISS:     481858
cpu0_L2C LOAD      ACCESS:     637499  HIT:     193056  MISS:     444443
cpu0_L2C RFO       ACCESS:        172  HIT:          0  MISS:        172
cpu0_L2C PREFETCH  ACCESS:     490208  HIT:     453103  MISS:      37105
cpu0_L2C WRITEBACK ACCESS:       1599  HIT:       1599  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        747  HIT:        609  MISS:        138
cpu0_L2C PREFETCH  REQUESTED:     454716  ISSUED:     443353  USEFUL:       6632  USELESS:       3562
cpu0_L2C AVERAGE MISS LATENCY: 115.322 cycles
LLC TOTAL     ACCESS:     482479  HIT:       1173  MISS:     481306
LLC LOAD      ACCESS:     444443  HIT:        242  MISS:     444201
LLC RFO       ACCESS:        172  HIT:          0  MISS:        172
LLC PREFETCH  ACCESS:      37105  HIT:        241  MISS:      36864
LLC WRITEBACK ACCESS:        621  HIT:        621  MISS:          0
LLC TRANSLATION ACCESS:        138  HIT:         69  MISS:         69
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 94.4306 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     338151  ROW_BUFFER_MISS:     143155
 DBUS AVG_CONGESTED_CYCLE:    3.74812
 WQ ROW_BUFFER_HIT:        391  ROW_BUFFER_MISS:        232  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4976
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

