Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar  3 17:33:06 2024
| Host         : DESKTOP-2RCNUVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TrafficLightController_timing_summary_routed.rpt -pb TrafficLightController_timing_summary_routed.pb -rpx TrafficLightController_timing_summary_routed.rpx -warn_on_violation
| Design       : TrafficLightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            Y2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.295ns  (logic 5.081ns (44.981%)  route 6.215ns (55.019%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  C2 (IN)
                         net (fo=0)                   0.000     0.000    C2
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  C2_IBUF_inst/O
                         net (fo=7, routed)           1.644     3.101    led_OBUF[2]
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.124     3.225 r  Y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.570     7.795    Y2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.295 r  Y2_OBUF_inst/O
                         net (fo=0)                   0.000    11.295    Y2
    V14                                                               r  Y2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            R2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.266ns  (logic 5.085ns (45.137%)  route 6.181ns (54.863%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  C1_IBUF_inst/O
                         net (fo=7, routed)           1.611     3.066    led_OBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.124     3.190 r  R2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.570     7.760    R2_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.266 r  R2_OBUF_inst/O
                         net (fo=0)                   0.000    11.266    R2
    U14                                                               r  R2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            G2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.259ns  (logic 5.083ns (45.147%)  route 6.176ns (54.853%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  C1_IBUF_inst/O
                         net (fo=7, routed)           1.609     3.064    led_OBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.124     3.188 r  G2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.567     7.755    G2_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.259 r  G2_OBUF_inst/O
                         net (fo=0)                   0.000    11.259    G2
    V13                                                               r  G2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            G1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.818ns  (logic 5.317ns (60.293%)  route 3.502ns (39.707%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  C2 (IN)
                         net (fo=0)                   0.000     0.000    C2
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  C2_IBUF_inst/O
                         net (fo=7, routed)           1.644     3.101    led_OBUF[2]
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.154     3.255 r  G1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.857     5.112    G1_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.707     8.818 r  G1_OBUF_inst/O
                         net (fo=0)                   0.000     8.818    G1
    U3                                                                r  G1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            Y1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 5.341ns (61.996%)  route 3.274ns (38.004%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  C1_IBUF_inst/O
                         net (fo=7, routed)           1.611     3.066    led_OBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I1_O)        0.152     3.218 r  Y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     4.881    Y1_OBUF
    W3                   OBUF (Prop_obuf_I_O)         3.733     8.614 r  Y1_OBUF_inst/O
                         net (fo=0)                   0.000     8.614    Y1
    W3                                                                r  Y1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            R1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 5.317ns (61.828%)  route 3.283ns (38.172%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  C1_IBUF_inst/O
                         net (fo=7, routed)           1.609     3.064    led_OBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I1_O)        0.152     3.216 r  R1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     4.890    R1_OBUF
    V3                   OBUF (Prop_obuf_I_O)         3.710     8.600 r  R1_OBUF_inst/O
                         net (fo=0)                   0.000     8.600    R1
    V3                                                                r  R1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.978ns (61.893%)  route 3.065ns (38.107%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  C2 (IN)
                         net (fo=0)                   0.000     0.000    C2
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  C2_IBUF_inst/O
                         net (fo=7, routed)           3.065     4.521    led_OBUF[2]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.042 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.042    led[2]
    L1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 4.960ns (63.410%)  route 2.862ns (36.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  C0 (IN)
                         net (fo=0)                   0.000     0.000    C0
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  C0_IBUF_inst/O
                         net (fo=7, routed)           2.862     4.315    led_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.823 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.823    led[0]
    N3                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 4.971ns (67.472%)  route 2.396ns (32.528%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  C1_IBUF_inst/O
                         net (fo=7, routed)           2.396     3.852    led_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.367 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.367    led[1]
    P1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.440ns (71.343%)  route 0.578ns (28.657%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  C1_IBUF_inst/O
                         net (fo=7, routed)           0.578     0.802    led_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.018 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.018    led[1]
    P1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.429ns (65.190%)  route 0.763ns (34.810%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  C0 (IN)
                         net (fo=0)                   0.000     0.000    C0
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  C0_IBUF_inst/O
                         net (fo=7, routed)           0.763     0.984    led_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.193 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.193    led[0]
    N3                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.447ns (63.028%)  route 0.849ns (36.972%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  C2 (IN)
                         net (fo=0)                   0.000     0.000    C2
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  C2_IBUF_inst/O
                         net (fo=7, routed)           0.849     1.073    led_OBUF[2]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.295 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.295    led[2]
    L1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0
                            (input port)
  Destination:            R1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.538ns (65.091%)  route 0.825ns (34.909%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  C0 (IN)
                         net (fo=0)                   0.000     0.000    C0
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  C0_IBUF_inst/O
                         net (fo=7, routed)           0.497     0.718    led_OBUF[0]
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.046     0.764 r  R1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     1.092    R1_OBUF
    V3                   OBUF (Prop_obuf_I_O)         1.271     2.363 r  R1_OBUF_inst/O
                         net (fo=0)                   0.000     2.363    R1
    V3                                                                r  R1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0
                            (input port)
  Destination:            Y1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.559ns (65.346%)  route 0.827ns (34.654%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  C0 (IN)
                         net (fo=0)                   0.000     0.000    C0
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  C0_IBUF_inst/O
                         net (fo=7, routed)           0.497     0.718    led_OBUF[0]
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.763 r  Y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.330     1.093    Y1_OBUF
    W3                   OBUF (Prop_obuf_I_O)         1.293     2.386 r  Y1_OBUF_inst/O
                         net (fo=0)                   0.000     2.386    Y1
    W3                                                                r  Y1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            G1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.538ns (61.666%)  route 0.956ns (38.334%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  C1_IBUF_inst/O
                         net (fo=7, routed)           0.544     0.767    led_OBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.812 r  G1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     1.224    G1_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.270     2.494 r  G1_OBUF_inst/O
                         net (fo=0)                   0.000     2.494    G1
    U3                                                                r  G1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0
                            (input port)
  Destination:            R2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.743ns  (logic 1.473ns (39.357%)  route 2.270ns (60.643%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  C0 (IN)
                         net (fo=0)                   0.000     0.000    C0
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  C0_IBUF_inst/O
                         net (fo=7, routed)           0.497     0.718    led_OBUF[0]
    SLICE_X65Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.763 r  R2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.773     2.536    R2_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.743 r  R2_OBUF_inst/O
                         net (fo=0)                   0.000     3.743    R2
    U14                                                               r  R2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0
                            (input port)
  Destination:            G2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.747ns  (logic 1.471ns (39.259%)  route 2.276ns (60.741%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  C0 (IN)
                         net (fo=0)                   0.000     0.000    C0
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  C0_IBUF_inst/O
                         net (fo=7, routed)           0.497     0.718    led_OBUF[0]
    SLICE_X65Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.763 r  G2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.779     2.542    G2_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.747 r  G2_OBUF_inst/O
                         net (fo=0)                   0.000     3.747    G2
    V13                                                               r  G2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            Y2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.800ns  (logic 1.470ns (38.683%)  route 2.330ns (61.317%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  C1_IBUF_inst/O
                         net (fo=7, routed)           0.544     0.767    led_OBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.812 r  Y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.786     2.599    Y2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.800 r  Y2_OBUF_inst/O
                         net (fo=0)                   0.000     3.800    Y2
    V14                                                               r  Y2 (OUT)
  -------------------------------------------------------------------    -------------------





