// Seed: 20669701
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  id_7(
      -1'b0 % -1 | id_4, -1
  );
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin : LABEL_0
    if (1) if (-1) id_3 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_4,
      id_4
  );
endmodule
