ARM GAS  /tmp/ccWEE7sr.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tle5012.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.TLE5012_Read,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	TLE5012_Read
  19              		.arch armv7-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu softvfp
  25              	TLE5012_Read:
  26              	.LVL0:
  27              	.LFB31:
  28              		.file 1 "../application/Src/tle5012.c"
   1:../application/Src/tle5012.c **** /**
   2:../application/Src/tle5012.c ****   ******************************************************************************
   3:../application/Src/tle5012.c ****   * @file           : tle5011.c
   4:../application/Src/tle5012.c ****   * @brief          : TLE5011 sensors driver implementation
   5:../application/Src/tle5012.c **** 			
   6:../application/Src/tle5012.c **** 		FreeJoy software for game device controllers
   7:../application/Src/tle5012.c ****     Copyright (C) 2020  Yury Vostrenkov (yuvostrenkov@gmail.com)
   8:../application/Src/tle5012.c **** 
   9:../application/Src/tle5012.c ****     This program is free software: you can redistribute it and/or modify
  10:../application/Src/tle5012.c ****     it under the terms of the GNU General Public License as published by
  11:../application/Src/tle5012.c ****     the Free Software Foundation, either version 3 of the License, or
  12:../application/Src/tle5012.c ****     (at your option) any later version.
  13:../application/Src/tle5012.c **** 
  14:../application/Src/tle5012.c ****     This program is distributed in the hope that it will be useful,
  15:../application/Src/tle5012.c ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  16:../application/Src/tle5012.c ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  17:../application/Src/tle5012.c ****     GNU General Public License for more details.
  18:../application/Src/tle5012.c **** 
  19:../application/Src/tle5012.c ****     You should have received a copy of the GNU General Public License
  20:../application/Src/tle5012.c ****     along with this program.  If not, see <https://www.gnu.org/licenses/>.
  21:../application/Src/tle5012.c **** 		
  22:../application/Src/tle5012.c ****   ******************************************************************************
  23:../application/Src/tle5012.c ****   */
  24:../application/Src/tle5012.c **** 
  25:../application/Src/tle5012.c **** #include "tle5012.h"
  26:../application/Src/tle5012.c **** #include <math.h>
  27:../application/Src/tle5012.c **** 
  28:../application/Src/tle5012.c **** static uint8_t MathCRC8(uint8_t crc, uint8_t data)
  29:../application/Src/tle5012.c **** {
  30:../application/Src/tle5012.c **** 	crc ^= data;
ARM GAS  /tmp/ccWEE7sr.s 			page 2


  31:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
  32:../application/Src/tle5012.c **** 	{ 
  33:../application/Src/tle5012.c **** 		if ((crc & 0x80)!=0) 
  34:../application/Src/tle5012.c **** 		{ 
  35:../application/Src/tle5012.c **** 			crc <<= 1; 
  36:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
  37:../application/Src/tle5012.c **** 		} else 
  38:../application/Src/tle5012.c **** 		{ 
  39:../application/Src/tle5012.c **** 			crc <<= 1; 
  40:../application/Src/tle5012.c **** 		}; 
  41:../application/Src/tle5012.c **** 	};
  42:../application/Src/tle5012.c **** 	return(crc);
  43:../application/Src/tle5012.c **** };
  44:../application/Src/tle5012.c **** 
  45:../application/Src/tle5012.c **** static uint8_t CheckCrc(uint8_t * data, uint8_t crc, uint8_t initial, uint8_t length) 
  46:../application/Src/tle5012.c **** {
  47:../application/Src/tle5012.c ****   uint8_t ret = initial;
  48:../application/Src/tle5012.c **** 	uint8_t index = 0;
  49:../application/Src/tle5012.c **** 	
  50:../application/Src/tle5012.c **** 	while (index < length)
  51:../application/Src/tle5012.c **** 	{
  52:../application/Src/tle5012.c **** 		ret = MathCRC8(ret, data[index++]);
  53:../application/Src/tle5012.c **** 	}        
  54:../application/Src/tle5012.c ****   ret = ~ret;
  55:../application/Src/tle5012.c **** 	
  56:../application/Src/tle5012.c ****   return (ret == crc);
  57:../application/Src/tle5012.c **** }
  58:../application/Src/tle5012.c **** 
  59:../application/Src/tle5012.c **** void TLE5012_Read(uint8_t * data, uint8_t addr, uint8_t length)
  60:../application/Src/tle5012.c **** {
  29              		.loc 1 60 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  61:../application/Src/tle5012.c **** 	uint8_t cmd = 0x80 | (addr & 0x0F)<<3 | (length & 0x07);
  33              		.loc 1 61 2 view .LVU1
  60:../application/Src/tle5012.c **** 	uint8_t cmd = 0x80 | (addr & 0x0F)<<3 | (length & 0x07);
  34              		.loc 1 60 1 is_stmt 0 view .LVU2
  35 0000 30B5     		push	{r4, r5, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 12
  38              		.cfi_offset 4, -12
  39              		.cfi_offset 5, -8
  40              		.cfi_offset 14, -4
  41 0002 1446     		mov	r4, r2
  62:../application/Src/tle5012.c **** 	
  63:../application/Src/tle5012.c **** 	SPI_HalfDuplex_Transmit(&cmd, 1, TLE5012_SPI_MODE);
  42              		.loc 1 63 2 view .LVU3
  43 0004 0122     		movs	r2, #1
  44              	.LVL1:
  61:../application/Src/tle5012.c **** 	
  45              		.loc 1 61 36 view .LVU4
  46 0006 CB00     		lsls	r3, r1, #3
  47 0008 03F07803 		and	r3, r3, #120
  61:../application/Src/tle5012.c **** 	
  48              		.loc 1 61 50 view .LVU5
  49 000c 04F00701 		and	r1, r4, #7
ARM GAS  /tmp/ccWEE7sr.s 			page 3


  50              	.LVL2:
  60:../application/Src/tle5012.c **** 	uint8_t cmd = 0x80 | (addr & 0x0F)<<3 | (length & 0x07);
  51              		.loc 1 60 1 view .LVU6
  52 0010 83B0     		sub	sp, sp, #12
  53              	.LCFI1:
  54              		.cfi_def_cfa_offset 24
  61:../application/Src/tle5012.c **** 	
  55              		.loc 1 61 40 view .LVU7
  56 0012 0B43     		orrs	r3, r3, r1
  60:../application/Src/tle5012.c **** 	uint8_t cmd = 0x80 | (addr & 0x0F)<<3 | (length & 0x07);
  57              		.loc 1 60 1 view .LVU8
  58 0014 0546     		mov	r5, r0
  61:../application/Src/tle5012.c **** 	
  59              		.loc 1 61 40 view .LVU9
  60 0016 63F07F03 		orn	r3, r3, #127
  61              		.loc 1 63 2 view .LVU10
  62 001a 1146     		mov	r1, r2
  63 001c 0DF10700 		add	r0, sp, #7
  64              	.LVL3:
  61:../application/Src/tle5012.c **** 	
  65              		.loc 1 61 10 view .LVU11
  66 0020 8DF80730 		strb	r3, [sp, #7]
  67              		.loc 1 63 2 is_stmt 1 view .LVU12
  68 0024 FFF7FEFF 		bl	SPI_HalfDuplex_Transmit
  69              	.LVL4:
  64:../application/Src/tle5012.c **** 	if (length > 0)
  70              		.loc 1 64 2 view .LVU13
  71              		.loc 1 64 5 is_stmt 0 view .LVU14
  72 0028 0CB9     		cbnz	r4, .L8
  65:../application/Src/tle5012.c **** 	{
  66:../application/Src/tle5012.c **** 		SPI_HalfDuplex_Receive(data, length+1, TLE5012_SPI_MODE);
  67:../application/Src/tle5012.c **** 	}
  68:../application/Src/tle5012.c **** 
  69:../application/Src/tle5012.c **** }
  73              		.loc 1 69 1 view .LVU15
  74 002a 03B0     		add	sp, sp, #12
  75              	.LCFI2:
  76              		.cfi_remember_state
  77              		.cfi_def_cfa_offset 12
  78              		@ sp needed
  79 002c 30BD     		pop	{r4, r5, pc}
  80              	.LVL5:
  81              	.L8:
  82              	.LCFI3:
  83              		.cfi_restore_state
  66:../application/Src/tle5012.c **** 	}
  84              		.loc 1 66 3 is_stmt 1 view .LVU16
  85 002e 2846     		mov	r0, r5
  86 0030 0122     		movs	r2, #1
  87 0032 611C     		adds	r1, r4, #1
  88 0034 FFF7FEFF 		bl	SPI_HalfDuplex_Receive
  89              	.LVL6:
  90              		.loc 1 69 1 is_stmt 0 view .LVU17
  91 0038 03B0     		add	sp, sp, #12
  92              	.LCFI4:
  93              		.cfi_def_cfa_offset 12
  94              		@ sp needed
ARM GAS  /tmp/ccWEE7sr.s 			page 4


  95 003a 30BD     		pop	{r4, r5, pc}
  96              		.loc 1 69 1 view .LVU18
  97              		.cfi_endproc
  98              	.LFE31:
 100              		.section	.text.TLE5012_Write,"ax",%progbits
 101              		.align	1
 102              		.p2align 2,,3
 103              		.global	TLE5012_Write
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 107              		.fpu softvfp
 109              	TLE5012_Write:
 110              	.LVL7:
 111              	.LFB32:
  70:../application/Src/tle5012.c **** 
  71:../application/Src/tle5012.c **** void TLE5012_Write(uint8_t * data, uint8_t addr, uint8_t length)
  72:../application/Src/tle5012.c **** {
 112              		.loc 1 72 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 8
 115              		@ frame_needed = 0, uses_anonymous_args = 0
  73:../application/Src/tle5012.c **** 	uint8_t cmd = addr<<3 | (addr & 0x0F)<<3 | (length & 0x07);
 116              		.loc 1 73 2 view .LVU20
  72:../application/Src/tle5012.c **** 	uint8_t cmd = addr<<3 | (addr & 0x0F)<<3 | (length & 0x07);
 117              		.loc 1 72 1 is_stmt 0 view .LVU21
 118 0000 30B5     		push	{r4, r5, lr}
 119              	.LCFI5:
 120              		.cfi_def_cfa_offset 12
 121              		.cfi_offset 4, -12
 122              		.cfi_offset 5, -8
 123              		.cfi_offset 14, -4
 124 0002 1446     		mov	r4, r2
  74:../application/Src/tle5012.c **** 	SPI_HalfDuplex_Transmit(&cmd, 1, TLE5012_SPI_MODE);
 125              		.loc 1 74 2 view .LVU22
 126 0004 0122     		movs	r2, #1
 127              	.LVL8:
  72:../application/Src/tle5012.c **** 	uint8_t cmd = addr<<3 | (addr & 0x0F)<<3 | (length & 0x07);
 128              		.loc 1 72 1 view .LVU23
 129 0006 83B0     		sub	sp, sp, #12
 130              	.LCFI6:
 131              		.cfi_def_cfa_offset 24
  73:../application/Src/tle5012.c **** 	uint8_t cmd = addr<<3 | (addr & 0x0F)<<3 | (length & 0x07);
 132              		.loc 1 73 53 view .LVU24
 133 0008 04F00703 		and	r3, r4, #7
  73:../application/Src/tle5012.c **** 	uint8_t cmd = addr<<3 | (addr & 0x0F)<<3 | (length & 0x07);
 134              		.loc 1 73 43 view .LVU25
 135 000c 43EAC103 		orr	r3, r3, r1, lsl #3
  72:../application/Src/tle5012.c **** 	uint8_t cmd = addr<<3 | (addr & 0x0F)<<3 | (length & 0x07);
 136              		.loc 1 72 1 view .LVU26
 137 0010 0546     		mov	r5, r0
 138              		.loc 1 74 2 view .LVU27
 139 0012 1146     		mov	r1, r2
 140              	.LVL9:
 141              		.loc 1 74 2 view .LVU28
 142 0014 0DF10700 		add	r0, sp, #7
 143              	.LVL10:
ARM GAS  /tmp/ccWEE7sr.s 			page 5


  73:../application/Src/tle5012.c **** 	uint8_t cmd = addr<<3 | (addr & 0x0F)<<3 | (length & 0x07);
 144              		.loc 1 73 10 view .LVU29
 145 0018 8DF80730 		strb	r3, [sp, #7]
 146              		.loc 1 74 2 is_stmt 1 view .LVU30
 147 001c FFF7FEFF 		bl	SPI_HalfDuplex_Transmit
 148              	.LVL11:
  75:../application/Src/tle5012.c **** 	if (length > 0)
 149              		.loc 1 75 2 view .LVU31
 150              		.loc 1 75 5 is_stmt 0 view .LVU32
 151 0020 0CB9     		cbnz	r4, .L15
  76:../application/Src/tle5012.c **** 	{
  77:../application/Src/tle5012.c **** 		SPI_HalfDuplex_Transmit(data, length, TLE5012_SPI_MODE);
  78:../application/Src/tle5012.c **** 	}
  79:../application/Src/tle5012.c **** }
 152              		.loc 1 79 1 view .LVU33
 153 0022 03B0     		add	sp, sp, #12
 154              	.LCFI7:
 155              		.cfi_remember_state
 156              		.cfi_def_cfa_offset 12
 157              		@ sp needed
 158 0024 30BD     		pop	{r4, r5, pc}
 159              	.LVL12:
 160              	.L15:
 161              	.LCFI8:
 162              		.cfi_restore_state
  77:../application/Src/tle5012.c **** 	}
 163              		.loc 1 77 3 is_stmt 1 view .LVU34
 164 0026 2146     		mov	r1, r4
 165 0028 2846     		mov	r0, r5
 166 002a 0122     		movs	r2, #1
 167 002c FFF7FEFF 		bl	SPI_HalfDuplex_Transmit
 168              	.LVL13:
 169              		.loc 1 79 1 is_stmt 0 view .LVU35
 170 0030 03B0     		add	sp, sp, #12
 171              	.LCFI9:
 172              		.cfi_def_cfa_offset 12
 173              		@ sp needed
 174 0032 30BD     		pop	{r4, r5, pc}
 175              		.loc 1 79 1 view .LVU36
 176              		.cfi_endproc
 177              	.LFE32:
 179              		.global	__aeabi_i2f
 180              		.global	__aeabi_fmul
 181              		.section	.text.TLE5012_GetAngle,"ax",%progbits
 182              		.align	1
 183              		.p2align 2,,3
 184              		.global	TLE5012_GetAngle
 185              		.syntax unified
 186              		.thumb
 187              		.thumb_func
 188              		.fpu softvfp
 190              	TLE5012_GetAngle:
 191              	.LVL14:
 192              	.LFB33:
  80:../application/Src/tle5012.c **** 
  81:../application/Src/tle5012.c **** int TLE5012_GetAngle(sensor_t * sensor, float * angle)
  82:../application/Src/tle5012.c **** {
ARM GAS  /tmp/ccWEE7sr.s 			page 6


 193              		.loc 1 82 1 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
  83:../application/Src/tle5012.c **** 	int16_t reg_data;
 197              		.loc 1 83 2 view .LVU38
  84:../application/Src/tle5012.c **** 	float out = 0;
 198              		.loc 1 84 2 view .LVU39
  85:../application/Src/tle5012.c **** 	int ret = 0;
 199              		.loc 1 85 2 view .LVU40
  86:../application/Src/tle5012.c **** 	
  87:../application/Src/tle5012.c **** 	if (CheckCrc(&sensor->data[0], sensor->data[5], 0xFF, 4))
 200              		.loc 1 87 2 view .LVU41
  82:../application/Src/tle5012.c **** 	int16_t reg_data;
 201              		.loc 1 82 1 is_stmt 0 view .LVU42
 202 0000 38B5     		push	{r3, r4, r5, lr}
 203              	.LCFI10:
 204              		.cfi_def_cfa_offset 16
 205              		.cfi_offset 3, -16
 206              		.cfi_offset 4, -12
 207              		.cfi_offset 5, -8
 208              		.cfi_offset 14, -4
 209              	.LBB10:
 210              	.LBB11:
 211              	.LBB12:
 212              	.LBB13:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 213              		.loc 1 30 6 view .LVU43
 214 0002 857B     		ldrb	r5, [r0, #14]	@ zero_extendqisi2
 215              	.LBE13:
 216              	.LBE12:
 217              	.LBE11:
 218              	.LBE10:
  82:../application/Src/tle5012.c **** 	int16_t reg_data;
 219              		.loc 1 82 1 view .LVU44
 220 0004 0C46     		mov	r4, r1
 221              	.LBB37:
 222              	.LBB35:
 223              	.LBB30:
 224              	.LBB25:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 225              		.loc 1 30 6 view .LVU45
 226 0006 ED43     		mvns	r5, r5
 227 0008 EBB2     		uxtb	r3, r5
 228              	.LBB14:
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 229              		.loc 1 35 8 view .LVU46
 230 000a 5B00     		lsls	r3, r3, #1
 231 000c DBB2     		uxtb	r3, r3
  33:../application/Src/tle5012.c **** 		{ 
 232              		.loc 1 33 6 view .LVU47
 233 000e 2906     		lsls	r1, r5, #24
 234              	.LVL15:
  36:../application/Src/tle5012.c **** 		} else 
 235              		.loc 1 36 8 view .LVU48
 236 0010 48BF     		it	mi
 237 0012 83F01D03 		eormi	r3, r3, #29
ARM GAS  /tmp/ccWEE7sr.s 			page 7


  33:../application/Src/tle5012.c **** 		{ 
 238              		.loc 1 33 6 view .LVU49
 239 0016 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 240              		.loc 1 35 8 view .LVU50
 241 001a 4FEA4303 		lsl	r3, r3, #1
 242 001e DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 243              		.loc 1 36 8 view .LVU51
 244 0020 18BF     		it	ne
 245 0022 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 246              		.loc 1 33 6 view .LVU52
 247 0026 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 248              		.loc 1 35 8 view .LVU53
 249 002a 4FEA4303 		lsl	r3, r3, #1
 250 002e DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 251              		.loc 1 36 8 view .LVU54
 252 0030 18BF     		it	ne
 253 0032 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 254              		.loc 1 33 6 view .LVU55
 255 0036 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 256              		.loc 1 35 8 view .LVU56
 257 003a 4FEA4303 		lsl	r3, r3, #1
 258 003e DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 259              		.loc 1 36 8 view .LVU57
 260 0040 18BF     		it	ne
 261 0042 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 262              		.loc 1 33 6 view .LVU58
 263 0046 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 264              		.loc 1 35 8 view .LVU59
 265 004a 4FEA4303 		lsl	r3, r3, #1
 266 004e DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 267              		.loc 1 36 8 view .LVU60
 268 0050 18BF     		it	ne
 269 0052 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 270              		.loc 1 33 6 view .LVU61
 271 0056 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 272              		.loc 1 35 8 view .LVU62
 273 005a 4FEA4303 		lsl	r3, r3, #1
 274 005e DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 275              		.loc 1 36 8 view .LVU63
 276 0060 18BF     		it	ne
 277 0062 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 278              		.loc 1 33 6 view .LVU64
ARM GAS  /tmp/ccWEE7sr.s 			page 8


 279 0066 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 280              		.loc 1 35 8 view .LVU65
 281 006a 4FEA4303 		lsl	r3, r3, #1
 282 006e DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 283              		.loc 1 36 8 view .LVU66
 284 0070 18BF     		it	ne
 285 0072 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 286              		.loc 1 33 6 view .LVU67
 287 0076 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 288              		.loc 1 35 8 view .LVU68
 289 007a 4FEA4303 		lsl	r3, r3, #1
 290              	.LBE14:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 291              		.loc 1 30 6 view .LVU69
 292 007e C17B     		ldrb	r1, [r0, #15]	@ zero_extendqisi2
 293              	.LBB15:
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 294              		.loc 1 35 8 view .LVU70
 295 0080 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 296              		.loc 1 36 8 view .LVU71
 297 0082 18BF     		it	ne
 298 0084 83F01D03 		eorne	r3, r3, #29
 299              	.LBE15:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 300              		.loc 1 30 6 view .LVU72
 301 0088 4B40     		eors	r3, r3, r1
 302              	.LBB16:
  33:../application/Src/tle5012.c **** 		{ 
 303              		.loc 1 33 6 view .LVU73
 304 008a 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 305              		.loc 1 35 8 view .LVU74
 306 008e 4FEA4303 		lsl	r3, r3, #1
 307 0092 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 308              		.loc 1 36 8 view .LVU75
 309 0094 18BF     		it	ne
 310 0096 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 311              		.loc 1 33 6 view .LVU76
 312 009a 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 313              		.loc 1 35 8 view .LVU77
 314 009e 4FEA4303 		lsl	r3, r3, #1
 315 00a2 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 316              		.loc 1 36 8 view .LVU78
 317 00a4 18BF     		it	ne
 318 00a6 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 319              		.loc 1 33 6 view .LVU79
 320 00aa 13F0800F 		tst	r3, #128
ARM GAS  /tmp/ccWEE7sr.s 			page 9


  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 321              		.loc 1 35 8 view .LVU80
 322 00ae 4FEA4303 		lsl	r3, r3, #1
 323 00b2 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 324              		.loc 1 36 8 view .LVU81
 325 00b4 18BF     		it	ne
 326 00b6 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 327              		.loc 1 33 6 view .LVU82
 328 00ba 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 329              		.loc 1 35 8 view .LVU83
 330 00be 4FEA4303 		lsl	r3, r3, #1
 331 00c2 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 332              		.loc 1 36 8 view .LVU84
 333 00c4 18BF     		it	ne
 334 00c6 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 335              		.loc 1 33 6 view .LVU85
 336 00ca 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 337              		.loc 1 35 8 view .LVU86
 338 00ce 4FEA4303 		lsl	r3, r3, #1
 339 00d2 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 340              		.loc 1 36 8 view .LVU87
 341 00d4 18BF     		it	ne
 342 00d6 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 343              		.loc 1 33 6 view .LVU88
 344 00da 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 345              		.loc 1 35 8 view .LVU89
 346 00de 4FEA4303 		lsl	r3, r3, #1
 347 00e2 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 348              		.loc 1 36 8 view .LVU90
 349 00e4 18BF     		it	ne
 350 00e6 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 351              		.loc 1 33 6 view .LVU91
 352 00ea 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 353              		.loc 1 35 8 view .LVU92
 354 00ee 4FEA4303 		lsl	r3, r3, #1
 355 00f2 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 356              		.loc 1 36 8 view .LVU93
 357 00f4 18BF     		it	ne
 358 00f6 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 359              		.loc 1 33 6 view .LVU94
 360 00fa 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 361              		.loc 1 35 8 view .LVU95
ARM GAS  /tmp/ccWEE7sr.s 			page 10


 362 00fe 4FEA4303 		lsl	r3, r3, #1
 363              	.LBE16:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 364              		.loc 1 30 6 view .LVU96
 365 0102 017C     		ldrb	r1, [r0, #16]	@ zero_extendqisi2
 366              	.LBB17:
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 367              		.loc 1 35 8 view .LVU97
 368 0104 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 369              		.loc 1 36 8 view .LVU98
 370 0106 18BF     		it	ne
 371 0108 83F01D03 		eorne	r3, r3, #29
 372              	.LBE17:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 373              		.loc 1 30 6 view .LVU99
 374 010c 4B40     		eors	r3, r3, r1
 375              	.LBB18:
  33:../application/Src/tle5012.c **** 		{ 
 376              		.loc 1 33 6 view .LVU100
 377 010e 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 378              		.loc 1 35 8 view .LVU101
 379 0112 4FEA4303 		lsl	r3, r3, #1
 380 0116 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 381              		.loc 1 36 8 view .LVU102
 382 0118 18BF     		it	ne
 383 011a 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 384              		.loc 1 33 6 view .LVU103
 385 011e 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 386              		.loc 1 35 8 view .LVU104
 387 0122 4FEA4303 		lsl	r3, r3, #1
 388 0126 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 389              		.loc 1 36 8 view .LVU105
 390 0128 18BF     		it	ne
 391 012a 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 392              		.loc 1 33 6 view .LVU106
 393 012e 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 394              		.loc 1 35 8 view .LVU107
 395 0132 4FEA4303 		lsl	r3, r3, #1
 396 0136 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 397              		.loc 1 36 8 view .LVU108
 398 0138 18BF     		it	ne
 399 013a 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 400              		.loc 1 33 6 view .LVU109
 401 013e 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 402              		.loc 1 35 8 view .LVU110
 403 0142 4FEA4303 		lsl	r3, r3, #1
ARM GAS  /tmp/ccWEE7sr.s 			page 11


 404 0146 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 405              		.loc 1 36 8 view .LVU111
 406 0148 18BF     		it	ne
 407 014a 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 408              		.loc 1 33 6 view .LVU112
 409 014e 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 410              		.loc 1 35 8 view .LVU113
 411 0152 4FEA4303 		lsl	r3, r3, #1
 412 0156 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 413              		.loc 1 36 8 view .LVU114
 414 0158 18BF     		it	ne
 415 015a 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 416              		.loc 1 33 6 view .LVU115
 417 015e 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 418              		.loc 1 35 8 view .LVU116
 419 0162 4FEA4303 		lsl	r3, r3, #1
 420 0166 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 421              		.loc 1 36 8 view .LVU117
 422 0168 18BF     		it	ne
 423 016a 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 424              		.loc 1 33 6 view .LVU118
 425 016e 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 426              		.loc 1 35 8 view .LVU119
 427 0172 4FEA4303 		lsl	r3, r3, #1
 428 0176 DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 429              		.loc 1 36 8 view .LVU120
 430 0178 18BF     		it	ne
 431 017a 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 432              		.loc 1 33 6 view .LVU121
 433 017e 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 434              		.loc 1 35 8 view .LVU122
 435 0182 4FEA4303 		lsl	r3, r3, #1
 436 0186 DBB2     		uxtb	r3, r3
 437              	.LBE18:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 438              		.loc 1 30 6 view .LVU123
 439 0188 417C     		ldrb	r1, [r0, #17]	@ zero_extendqisi2
 440              	.LBB19:
  36:../application/Src/tle5012.c **** 		} else 
 441              		.loc 1 36 8 view .LVU124
 442 018a 18BF     		it	ne
 443 018c 83F01D03 		eorne	r3, r3, #29
 444              	.LBE19:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 445              		.loc 1 30 6 view .LVU125
ARM GAS  /tmp/ccWEE7sr.s 			page 12


 446 0190 4B40     		eors	r3, r3, r1
 447              	.LBB20:
  33:../application/Src/tle5012.c **** 		{ 
 448              		.loc 1 33 6 view .LVU126
 449 0192 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 450              		.loc 1 35 8 view .LVU127
 451 0196 4FEA4303 		lsl	r3, r3, #1
 452 019a DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 453              		.loc 1 36 8 view .LVU128
 454 019c 18BF     		it	ne
 455 019e 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 456              		.loc 1 33 6 view .LVU129
 457 01a2 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 458              		.loc 1 35 8 view .LVU130
 459 01a6 4FEA4303 		lsl	r3, r3, #1
 460 01aa DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 461              		.loc 1 36 8 view .LVU131
 462 01ac 18BF     		it	ne
 463 01ae 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 464              		.loc 1 33 6 view .LVU132
 465 01b2 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 466              		.loc 1 35 8 view .LVU133
 467 01b6 4FEA4303 		lsl	r3, r3, #1
 468 01ba DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 469              		.loc 1 36 8 view .LVU134
 470 01bc 18BF     		it	ne
 471 01be 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 472              		.loc 1 33 6 view .LVU135
 473 01c2 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 474              		.loc 1 35 8 view .LVU136
 475 01c6 4FEA4303 		lsl	r3, r3, #1
 476 01ca DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 477              		.loc 1 36 8 view .LVU137
 478 01cc 18BF     		it	ne
 479 01ce 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 480              		.loc 1 33 6 view .LVU138
 481 01d2 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 482              		.loc 1 35 8 view .LVU139
 483 01d6 4FEA4303 		lsl	r3, r3, #1
 484 01da DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 485              		.loc 1 36 8 view .LVU140
 486 01dc 18BF     		it	ne
 487 01de 83F01D03 		eorne	r3, r3, #29
ARM GAS  /tmp/ccWEE7sr.s 			page 13


  33:../application/Src/tle5012.c **** 		{ 
 488              		.loc 1 33 6 view .LVU141
 489 01e2 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 490              		.loc 1 35 8 view .LVU142
 491 01e6 4FEA4303 		lsl	r3, r3, #1
 492 01ea DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 493              		.loc 1 36 8 view .LVU143
 494 01ec 18BF     		it	ne
 495 01ee 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 496              		.loc 1 33 6 view .LVU144
 497 01f2 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 498              		.loc 1 35 8 view .LVU145
 499 01f6 4FEA4303 		lsl	r3, r3, #1
 500 01fa DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 501              		.loc 1 36 8 view .LVU146
 502 01fc 18BF     		it	ne
 503 01fe 83F01D03 		eorne	r3, r3, #29
  33:../application/Src/tle5012.c **** 		{ 
 504              		.loc 1 33 6 view .LVU147
 505 0202 13F0800F 		tst	r3, #128
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 506              		.loc 1 35 8 view .LVU148
 507 0206 4FEA4303 		lsl	r3, r3, #1
 508 020a DBB2     		uxtb	r3, r3
  36:../application/Src/tle5012.c **** 		} else 
 509              		.loc 1 36 8 view .LVU149
 510 020c 18BF     		it	ne
 511 020e 83F01D03 		eorne	r3, r3, #29
 512              	.LBE20:
 513              	.LBE25:
 514              	.LBE30:
  54:../application/Src/tle5012.c **** 	
 515              		.loc 1 54 7 view .LVU150
 516 0212 DB43     		mvns	r3, r3
 517              	.LBE35:
 518              	.LBE37:
 519              		.loc 1 87 6 view .LVU151
 520 0214 C27C     		ldrb	r2, [r0, #19]	@ zero_extendqisi2
 521              	.LVL16:
 522              	.LBB38:
 523              	.LBI10:
  45:../application/Src/tle5012.c **** {
 524              		.loc 1 45 16 is_stmt 1 view .LVU152
 525              	.LBB36:
  47:../application/Src/tle5012.c **** 	uint8_t index = 0;
 526              		.loc 1 47 3 view .LVU153
  48:../application/Src/tle5012.c **** 	
 527              		.loc 1 48 2 view .LVU154
  50:../application/Src/tle5012.c **** 	{
 528              		.loc 1 50 2 view .LVU155
  50:../application/Src/tle5012.c **** 	{
 529              		.loc 1 50 8 view .LVU156
ARM GAS  /tmp/ccWEE7sr.s 			page 14


  52:../application/Src/tle5012.c **** 	}        
 530              		.loc 1 52 3 view .LVU157
 531              	.LBB31:
 532              	.LBI12:
  28:../application/Src/tle5012.c **** {
 533              		.loc 1 28 16 view .LVU158
 534              	.LBB26:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 535              		.loc 1 30 2 view .LVU159
  31:../application/Src/tle5012.c **** 	{ 
 536              		.loc 1 31 2 view .LVU160
 537              	.LBB21:
  31:../application/Src/tle5012.c **** 	{ 
 538              		.loc 1 31 7 view .LVU161
  31:../application/Src/tle5012.c **** 	{ 
 539              		.loc 1 31 23 view .LVU162
  33:../application/Src/tle5012.c **** 		{ 
 540              		.loc 1 33 3 view .LVU163
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 541              		.loc 1 35 4 view .LVU164
  36:../application/Src/tle5012.c **** 		} else 
 542              		.loc 1 36 4 view .LVU165
  40:../application/Src/tle5012.c **** 	};
 543              		.loc 1 40 4 view .LVU166
  31:../application/Src/tle5012.c **** 	{ 
 544              		.loc 1 31 31 view .LVU167
  31:../application/Src/tle5012.c **** 	{ 
 545              		.loc 1 31 23 view .LVU168
  33:../application/Src/tle5012.c **** 		{ 
 546              		.loc 1 33 3 view .LVU169
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 547              		.loc 1 35 4 view .LVU170
  36:../application/Src/tle5012.c **** 		} else 
 548              		.loc 1 36 4 view .LVU171
  40:../application/Src/tle5012.c **** 	};
 549              		.loc 1 40 4 view .LVU172
  31:../application/Src/tle5012.c **** 	{ 
 550              		.loc 1 31 31 view .LVU173
  31:../application/Src/tle5012.c **** 	{ 
 551              		.loc 1 31 23 view .LVU174
  33:../application/Src/tle5012.c **** 		{ 
 552              		.loc 1 33 3 view .LVU175
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 553              		.loc 1 35 4 view .LVU176
  36:../application/Src/tle5012.c **** 		} else 
 554              		.loc 1 36 4 view .LVU177
  40:../application/Src/tle5012.c **** 	};
 555              		.loc 1 40 4 view .LVU178
  31:../application/Src/tle5012.c **** 	{ 
 556              		.loc 1 31 31 view .LVU179
  31:../application/Src/tle5012.c **** 	{ 
 557              		.loc 1 31 23 view .LVU180
  33:../application/Src/tle5012.c **** 		{ 
 558              		.loc 1 33 3 view .LVU181
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 559              		.loc 1 35 4 view .LVU182
  36:../application/Src/tle5012.c **** 		} else 
ARM GAS  /tmp/ccWEE7sr.s 			page 15


 560              		.loc 1 36 4 view .LVU183
  40:../application/Src/tle5012.c **** 	};
 561              		.loc 1 40 4 view .LVU184
  31:../application/Src/tle5012.c **** 	{ 
 562              		.loc 1 31 31 view .LVU185
  31:../application/Src/tle5012.c **** 	{ 
 563              		.loc 1 31 23 view .LVU186
  33:../application/Src/tle5012.c **** 		{ 
 564              		.loc 1 33 3 view .LVU187
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 565              		.loc 1 35 4 view .LVU188
  36:../application/Src/tle5012.c **** 		} else 
 566              		.loc 1 36 4 view .LVU189
  40:../application/Src/tle5012.c **** 	};
 567              		.loc 1 40 4 view .LVU190
  31:../application/Src/tle5012.c **** 	{ 
 568              		.loc 1 31 31 view .LVU191
  31:../application/Src/tle5012.c **** 	{ 
 569              		.loc 1 31 23 view .LVU192
  33:../application/Src/tle5012.c **** 		{ 
 570              		.loc 1 33 3 view .LVU193
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 571              		.loc 1 35 4 view .LVU194
  36:../application/Src/tle5012.c **** 		} else 
 572              		.loc 1 36 4 view .LVU195
  40:../application/Src/tle5012.c **** 	};
 573              		.loc 1 40 4 view .LVU196
  31:../application/Src/tle5012.c **** 	{ 
 574              		.loc 1 31 31 view .LVU197
  31:../application/Src/tle5012.c **** 	{ 
 575              		.loc 1 31 23 view .LVU198
  33:../application/Src/tle5012.c **** 		{ 
 576              		.loc 1 33 3 view .LVU199
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 577              		.loc 1 35 4 view .LVU200
  36:../application/Src/tle5012.c **** 		} else 
 578              		.loc 1 36 4 view .LVU201
  40:../application/Src/tle5012.c **** 	};
 579              		.loc 1 40 4 view .LVU202
  31:../application/Src/tle5012.c **** 	{ 
 580              		.loc 1 31 31 view .LVU203
  31:../application/Src/tle5012.c **** 	{ 
 581              		.loc 1 31 23 view .LVU204
  33:../application/Src/tle5012.c **** 		{ 
 582              		.loc 1 33 3 view .LVU205
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 583              		.loc 1 35 4 view .LVU206
  36:../application/Src/tle5012.c **** 		} else 
 584              		.loc 1 36 4 view .LVU207
  36:../application/Src/tle5012.c **** 		} else 
 585              		.loc 1 36 4 is_stmt 0 view .LVU208
 586              	.LBE21:
 587              	.LBE26:
 588              	.LBE31:
  50:../application/Src/tle5012.c **** 	{
 589              		.loc 1 50 8 is_stmt 1 view .LVU209
  52:../application/Src/tle5012.c **** 	}        
ARM GAS  /tmp/ccWEE7sr.s 			page 16


 590              		.loc 1 52 3 view .LVU210
 591              	.LBB32:
  28:../application/Src/tle5012.c **** {
 592              		.loc 1 28 16 view .LVU211
 593              	.LBB27:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 594              		.loc 1 30 2 view .LVU212
  31:../application/Src/tle5012.c **** 	{ 
 595              		.loc 1 31 2 view .LVU213
 596              	.LBB22:
  31:../application/Src/tle5012.c **** 	{ 
 597              		.loc 1 31 7 view .LVU214
  31:../application/Src/tle5012.c **** 	{ 
 598              		.loc 1 31 23 view .LVU215
  33:../application/Src/tle5012.c **** 		{ 
 599              		.loc 1 33 3 view .LVU216
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 600              		.loc 1 35 4 view .LVU217
  36:../application/Src/tle5012.c **** 		} else 
 601              		.loc 1 36 4 view .LVU218
  40:../application/Src/tle5012.c **** 	};
 602              		.loc 1 40 4 view .LVU219
  31:../application/Src/tle5012.c **** 	{ 
 603              		.loc 1 31 31 view .LVU220
  31:../application/Src/tle5012.c **** 	{ 
 604              		.loc 1 31 23 view .LVU221
  33:../application/Src/tle5012.c **** 		{ 
 605              		.loc 1 33 3 view .LVU222
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 606              		.loc 1 35 4 view .LVU223
  36:../application/Src/tle5012.c **** 		} else 
 607              		.loc 1 36 4 view .LVU224
  40:../application/Src/tle5012.c **** 	};
 608              		.loc 1 40 4 view .LVU225
  31:../application/Src/tle5012.c **** 	{ 
 609              		.loc 1 31 31 view .LVU226
  31:../application/Src/tle5012.c **** 	{ 
 610              		.loc 1 31 23 view .LVU227
  33:../application/Src/tle5012.c **** 		{ 
 611              		.loc 1 33 3 view .LVU228
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 612              		.loc 1 35 4 view .LVU229
  36:../application/Src/tle5012.c **** 		} else 
 613              		.loc 1 36 4 view .LVU230
  40:../application/Src/tle5012.c **** 	};
 614              		.loc 1 40 4 view .LVU231
  31:../application/Src/tle5012.c **** 	{ 
 615              		.loc 1 31 31 view .LVU232
  31:../application/Src/tle5012.c **** 	{ 
 616              		.loc 1 31 23 view .LVU233
  33:../application/Src/tle5012.c **** 		{ 
 617              		.loc 1 33 3 view .LVU234
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 618              		.loc 1 35 4 view .LVU235
  36:../application/Src/tle5012.c **** 		} else 
 619              		.loc 1 36 4 view .LVU236
  40:../application/Src/tle5012.c **** 	};
ARM GAS  /tmp/ccWEE7sr.s 			page 17


 620              		.loc 1 40 4 view .LVU237
  31:../application/Src/tle5012.c **** 	{ 
 621              		.loc 1 31 31 view .LVU238
  31:../application/Src/tle5012.c **** 	{ 
 622              		.loc 1 31 23 view .LVU239
  33:../application/Src/tle5012.c **** 		{ 
 623              		.loc 1 33 3 view .LVU240
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 624              		.loc 1 35 4 view .LVU241
  36:../application/Src/tle5012.c **** 		} else 
 625              		.loc 1 36 4 view .LVU242
  40:../application/Src/tle5012.c **** 	};
 626              		.loc 1 40 4 view .LVU243
  31:../application/Src/tle5012.c **** 	{ 
 627              		.loc 1 31 31 view .LVU244
  31:../application/Src/tle5012.c **** 	{ 
 628              		.loc 1 31 23 view .LVU245
  33:../application/Src/tle5012.c **** 		{ 
 629              		.loc 1 33 3 view .LVU246
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 630              		.loc 1 35 4 view .LVU247
  36:../application/Src/tle5012.c **** 		} else 
 631              		.loc 1 36 4 view .LVU248
  40:../application/Src/tle5012.c **** 	};
 632              		.loc 1 40 4 view .LVU249
  31:../application/Src/tle5012.c **** 	{ 
 633              		.loc 1 31 31 view .LVU250
  31:../application/Src/tle5012.c **** 	{ 
 634              		.loc 1 31 23 view .LVU251
  33:../application/Src/tle5012.c **** 		{ 
 635              		.loc 1 33 3 view .LVU252
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 636              		.loc 1 35 4 view .LVU253
  36:../application/Src/tle5012.c **** 		} else 
 637              		.loc 1 36 4 view .LVU254
  40:../application/Src/tle5012.c **** 	};
 638              		.loc 1 40 4 view .LVU255
  31:../application/Src/tle5012.c **** 	{ 
 639              		.loc 1 31 31 view .LVU256
  31:../application/Src/tle5012.c **** 	{ 
 640              		.loc 1 31 23 view .LVU257
  33:../application/Src/tle5012.c **** 		{ 
 641              		.loc 1 33 3 view .LVU258
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 642              		.loc 1 35 4 view .LVU259
  36:../application/Src/tle5012.c **** 		} else 
 643              		.loc 1 36 4 view .LVU260
  36:../application/Src/tle5012.c **** 		} else 
 644              		.loc 1 36 4 is_stmt 0 view .LVU261
 645              	.LBE22:
 646              	.LBE27:
 647              	.LBE32:
  50:../application/Src/tle5012.c **** 	{
 648              		.loc 1 50 8 is_stmt 1 view .LVU262
  52:../application/Src/tle5012.c **** 	}        
 649              		.loc 1 52 3 view .LVU263
 650              	.LBB33:
ARM GAS  /tmp/ccWEE7sr.s 			page 18


  28:../application/Src/tle5012.c **** {
 651              		.loc 1 28 16 view .LVU264
 652              	.LBB28:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 653              		.loc 1 30 2 view .LVU265
  31:../application/Src/tle5012.c **** 	{ 
 654              		.loc 1 31 2 view .LVU266
 655              	.LBB23:
  31:../application/Src/tle5012.c **** 	{ 
 656              		.loc 1 31 7 view .LVU267
  31:../application/Src/tle5012.c **** 	{ 
 657              		.loc 1 31 23 view .LVU268
  33:../application/Src/tle5012.c **** 		{ 
 658              		.loc 1 33 3 view .LVU269
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 659              		.loc 1 35 4 view .LVU270
  36:../application/Src/tle5012.c **** 		} else 
 660              		.loc 1 36 4 view .LVU271
  40:../application/Src/tle5012.c **** 	};
 661              		.loc 1 40 4 view .LVU272
  31:../application/Src/tle5012.c **** 	{ 
 662              		.loc 1 31 31 view .LVU273
  31:../application/Src/tle5012.c **** 	{ 
 663              		.loc 1 31 23 view .LVU274
  33:../application/Src/tle5012.c **** 		{ 
 664              		.loc 1 33 3 view .LVU275
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 665              		.loc 1 35 4 view .LVU276
  36:../application/Src/tle5012.c **** 		} else 
 666              		.loc 1 36 4 view .LVU277
  40:../application/Src/tle5012.c **** 	};
 667              		.loc 1 40 4 view .LVU278
  31:../application/Src/tle5012.c **** 	{ 
 668              		.loc 1 31 31 view .LVU279
  31:../application/Src/tle5012.c **** 	{ 
 669              		.loc 1 31 23 view .LVU280
  33:../application/Src/tle5012.c **** 		{ 
 670              		.loc 1 33 3 view .LVU281
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 671              		.loc 1 35 4 view .LVU282
  36:../application/Src/tle5012.c **** 		} else 
 672              		.loc 1 36 4 view .LVU283
  40:../application/Src/tle5012.c **** 	};
 673              		.loc 1 40 4 view .LVU284
  31:../application/Src/tle5012.c **** 	{ 
 674              		.loc 1 31 31 view .LVU285
  31:../application/Src/tle5012.c **** 	{ 
 675              		.loc 1 31 23 view .LVU286
  33:../application/Src/tle5012.c **** 		{ 
 676              		.loc 1 33 3 view .LVU287
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 677              		.loc 1 35 4 view .LVU288
  36:../application/Src/tle5012.c **** 		} else 
 678              		.loc 1 36 4 view .LVU289
  40:../application/Src/tle5012.c **** 	};
 679              		.loc 1 40 4 view .LVU290
  31:../application/Src/tle5012.c **** 	{ 
ARM GAS  /tmp/ccWEE7sr.s 			page 19


 680              		.loc 1 31 31 view .LVU291
  31:../application/Src/tle5012.c **** 	{ 
 681              		.loc 1 31 23 view .LVU292
  33:../application/Src/tle5012.c **** 		{ 
 682              		.loc 1 33 3 view .LVU293
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 683              		.loc 1 35 4 view .LVU294
  36:../application/Src/tle5012.c **** 		} else 
 684              		.loc 1 36 4 view .LVU295
  40:../application/Src/tle5012.c **** 	};
 685              		.loc 1 40 4 view .LVU296
  31:../application/Src/tle5012.c **** 	{ 
 686              		.loc 1 31 31 view .LVU297
  31:../application/Src/tle5012.c **** 	{ 
 687              		.loc 1 31 23 view .LVU298
  33:../application/Src/tle5012.c **** 		{ 
 688              		.loc 1 33 3 view .LVU299
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 689              		.loc 1 35 4 view .LVU300
  36:../application/Src/tle5012.c **** 		} else 
 690              		.loc 1 36 4 view .LVU301
  40:../application/Src/tle5012.c **** 	};
 691              		.loc 1 40 4 view .LVU302
  31:../application/Src/tle5012.c **** 	{ 
 692              		.loc 1 31 31 view .LVU303
  31:../application/Src/tle5012.c **** 	{ 
 693              		.loc 1 31 23 view .LVU304
  33:../application/Src/tle5012.c **** 		{ 
 694              		.loc 1 33 3 view .LVU305
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 695              		.loc 1 35 4 view .LVU306
  36:../application/Src/tle5012.c **** 		} else 
 696              		.loc 1 36 4 view .LVU307
  40:../application/Src/tle5012.c **** 	};
 697              		.loc 1 40 4 view .LVU308
  31:../application/Src/tle5012.c **** 	{ 
 698              		.loc 1 31 31 view .LVU309
  31:../application/Src/tle5012.c **** 	{ 
 699              		.loc 1 31 23 view .LVU310
  33:../application/Src/tle5012.c **** 		{ 
 700              		.loc 1 33 3 view .LVU311
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 701              		.loc 1 35 4 view .LVU312
  36:../application/Src/tle5012.c **** 		} else 
 702              		.loc 1 36 4 view .LVU313
  36:../application/Src/tle5012.c **** 		} else 
 703              		.loc 1 36 4 is_stmt 0 view .LVU314
 704              	.LBE23:
 705              	.LBE28:
 706              	.LBE33:
  50:../application/Src/tle5012.c **** 	{
 707              		.loc 1 50 8 is_stmt 1 view .LVU315
  52:../application/Src/tle5012.c **** 	}        
 708              		.loc 1 52 3 view .LVU316
 709              	.LBB34:
  28:../application/Src/tle5012.c **** {
 710              		.loc 1 28 16 view .LVU317
ARM GAS  /tmp/ccWEE7sr.s 			page 20


 711              	.LBB29:
  30:../application/Src/tle5012.c **** 	for (uint8_t bit=0 ; bit<8 ; bit++ ) 
 712              		.loc 1 30 2 view .LVU318
  31:../application/Src/tle5012.c **** 	{ 
 713              		.loc 1 31 2 view .LVU319
 714              	.LBB24:
  31:../application/Src/tle5012.c **** 	{ 
 715              		.loc 1 31 7 view .LVU320
  31:../application/Src/tle5012.c **** 	{ 
 716              		.loc 1 31 23 view .LVU321
  33:../application/Src/tle5012.c **** 		{ 
 717              		.loc 1 33 3 view .LVU322
  39:../application/Src/tle5012.c **** 		}; 
 718              		.loc 1 39 4 view .LVU323
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 719              		.loc 1 35 4 view .LVU324
  36:../application/Src/tle5012.c **** 		} else 
 720              		.loc 1 36 4 view .LVU325
  40:../application/Src/tle5012.c **** 	};
 721              		.loc 1 40 4 view .LVU326
  31:../application/Src/tle5012.c **** 	{ 
 722              		.loc 1 31 31 view .LVU327
  31:../application/Src/tle5012.c **** 	{ 
 723              		.loc 1 31 23 view .LVU328
  33:../application/Src/tle5012.c **** 		{ 
 724              		.loc 1 33 3 view .LVU329
  39:../application/Src/tle5012.c **** 		}; 
 725              		.loc 1 39 4 view .LVU330
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 726              		.loc 1 35 4 view .LVU331
  36:../application/Src/tle5012.c **** 		} else 
 727              		.loc 1 36 4 view .LVU332
  40:../application/Src/tle5012.c **** 	};
 728              		.loc 1 40 4 view .LVU333
  31:../application/Src/tle5012.c **** 	{ 
 729              		.loc 1 31 31 view .LVU334
  31:../application/Src/tle5012.c **** 	{ 
 730              		.loc 1 31 23 view .LVU335
  33:../application/Src/tle5012.c **** 		{ 
 731              		.loc 1 33 3 view .LVU336
  39:../application/Src/tle5012.c **** 		}; 
 732              		.loc 1 39 4 view .LVU337
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 733              		.loc 1 35 4 view .LVU338
  36:../application/Src/tle5012.c **** 		} else 
 734              		.loc 1 36 4 view .LVU339
  40:../application/Src/tle5012.c **** 	};
 735              		.loc 1 40 4 view .LVU340
  31:../application/Src/tle5012.c **** 	{ 
 736              		.loc 1 31 31 view .LVU341
  31:../application/Src/tle5012.c **** 	{ 
 737              		.loc 1 31 23 view .LVU342
  33:../application/Src/tle5012.c **** 		{ 
 738              		.loc 1 33 3 view .LVU343
  39:../application/Src/tle5012.c **** 		}; 
 739              		.loc 1 39 4 view .LVU344
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
ARM GAS  /tmp/ccWEE7sr.s 			page 21


 740              		.loc 1 35 4 view .LVU345
  36:../application/Src/tle5012.c **** 		} else 
 741              		.loc 1 36 4 view .LVU346
  40:../application/Src/tle5012.c **** 	};
 742              		.loc 1 40 4 view .LVU347
  31:../application/Src/tle5012.c **** 	{ 
 743              		.loc 1 31 31 view .LVU348
  31:../application/Src/tle5012.c **** 	{ 
 744              		.loc 1 31 23 view .LVU349
  33:../application/Src/tle5012.c **** 		{ 
 745              		.loc 1 33 3 view .LVU350
  39:../application/Src/tle5012.c **** 		}; 
 746              		.loc 1 39 4 view .LVU351
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 747              		.loc 1 35 4 view .LVU352
  36:../application/Src/tle5012.c **** 		} else 
 748              		.loc 1 36 4 view .LVU353
  40:../application/Src/tle5012.c **** 	};
 749              		.loc 1 40 4 view .LVU354
  31:../application/Src/tle5012.c **** 	{ 
 750              		.loc 1 31 31 view .LVU355
  31:../application/Src/tle5012.c **** 	{ 
 751              		.loc 1 31 23 view .LVU356
  33:../application/Src/tle5012.c **** 		{ 
 752              		.loc 1 33 3 view .LVU357
  39:../application/Src/tle5012.c **** 		}; 
 753              		.loc 1 39 4 view .LVU358
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 754              		.loc 1 35 4 view .LVU359
  36:../application/Src/tle5012.c **** 		} else 
 755              		.loc 1 36 4 view .LVU360
  40:../application/Src/tle5012.c **** 	};
 756              		.loc 1 40 4 view .LVU361
  31:../application/Src/tle5012.c **** 	{ 
 757              		.loc 1 31 31 view .LVU362
  31:../application/Src/tle5012.c **** 	{ 
 758              		.loc 1 31 23 view .LVU363
  33:../application/Src/tle5012.c **** 		{ 
 759              		.loc 1 33 3 view .LVU364
  39:../application/Src/tle5012.c **** 		}; 
 760              		.loc 1 39 4 view .LVU365
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 761              		.loc 1 35 4 view .LVU366
  36:../application/Src/tle5012.c **** 		} else 
 762              		.loc 1 36 4 view .LVU367
  40:../application/Src/tle5012.c **** 	};
 763              		.loc 1 40 4 view .LVU368
  31:../application/Src/tle5012.c **** 	{ 
 764              		.loc 1 31 31 view .LVU369
  31:../application/Src/tle5012.c **** 	{ 
 765              		.loc 1 31 23 view .LVU370
  33:../application/Src/tle5012.c **** 		{ 
 766              		.loc 1 33 3 view .LVU371
  39:../application/Src/tle5012.c **** 		}; 
 767              		.loc 1 39 4 view .LVU372
  35:../application/Src/tle5012.c **** 			crc ^= 0x1D; 
 768              		.loc 1 35 4 view .LVU373
ARM GAS  /tmp/ccWEE7sr.s 			page 22


  36:../application/Src/tle5012.c **** 		} else 
 769              		.loc 1 36 4 view .LVU374
  36:../application/Src/tle5012.c **** 		} else 
 770              		.loc 1 36 4 is_stmt 0 view .LVU375
 771              	.LBE24:
 772              	.LBE29:
 773              	.LBE34:
  50:../application/Src/tle5012.c **** 	{
 774              		.loc 1 50 8 is_stmt 1 view .LVU376
  54:../application/Src/tle5012.c **** 	
 775              		.loc 1 54 3 view .LVU377
  56:../application/Src/tle5012.c **** }
 776              		.loc 1 56 3 view .LVU378
  56:../application/Src/tle5012.c **** }
 777              		.loc 1 56 3 is_stmt 0 view .LVU379
 778              	.LBE36:
 779              	.LBE38:
 780              		.loc 1 87 5 view .LVU380
 781 0216 DBB2     		uxtb	r3, r3
 782 0218 9A42     		cmp	r2, r3
 783 021a 16D1     		bne	.L83
  88:../application/Src/tle5012.c **** 	{
  89:../application/Src/tle5012.c **** 		reg_data = (sensor->data[2] & 0x3F)<<8 | sensor->data[3];
 784              		.loc 1 89 3 is_stmt 1 view .LVU381
 785              		.loc 1 89 27 is_stmt 0 view .LVU382
 786 021c 027C     		ldrb	r2, [r0, #16]	@ zero_extendqisi2
 787              		.loc 1 89 56 view .LVU383
 788 021e 407C     		ldrb	r0, [r0, #17]	@ zero_extendqisi2
 789              	.LVL17:
 790              		.loc 1 89 38 view .LVU384
 791 0220 1302     		lsls	r3, r2, #8
 792 0222 03F47C53 		and	r3, r3, #16128
 793              		.loc 1 89 12 view .LVU385
 794 0226 1843     		orrs	r0, r0, r3
 795              	.LVL18:
  90:../application/Src/tle5012.c **** 		if (sensor->data[2] & 0x40)  reg_data -= 16384;
 796              		.loc 1 90 3 is_stmt 1 view .LVU386
 797              		.loc 1 90 32 view .LVU387
 798              		.loc 1 90 6 is_stmt 0 view .LVU388
 799 0228 5306     		lsls	r3, r2, #25
 800              		.loc 1 90 41 view .LVU389
 801 022a 48BF     		it	mi
 802 022c A0F58040 		submi	r0, r0, #16384
 803              	.LVL19:
  91:../application/Src/tle5012.c **** 				
  92:../application/Src/tle5012.c **** 		out = reg_data * 360.0f / 32768.0f;			
 804              		.loc 1 92 3 is_stmt 1 view .LVU390
  93:../application/Src/tle5012.c **** 		*angle = out;
 805              		.loc 1 93 3 view .LVU391
  92:../application/Src/tle5012.c **** 		*angle = out;
 806              		.loc 1 92 18 is_stmt 0 view .LVU392
 807 0230 FFF7FEFF 		bl	__aeabi_i2f
 808              	.LVL20:
  92:../application/Src/tle5012.c **** 		*angle = out;
 809              		.loc 1 92 18 view .LVU393
 810 0234 0649     		ldr	r1, .L88
 811 0236 FFF7FEFF 		bl	__aeabi_fmul
ARM GAS  /tmp/ccWEE7sr.s 			page 23


 812              	.LVL21:
  92:../application/Src/tle5012.c **** 		*angle = out;
 813              		.loc 1 92 7 view .LVU394
 814 023a 4FF06051 		mov	r1, #939524096
 815 023e FFF7FEFF 		bl	__aeabi_fmul
 816              	.LVL22:
  94:../application/Src/tle5012.c **** 		ret = 0;
 817              		.loc 1 94 7 view .LVU395
 818 0242 0023     		movs	r3, #0
  93:../application/Src/tle5012.c **** 		*angle = out;
 819              		.loc 1 93 10 view .LVU396
 820 0244 2060     		str	r0, [r4]	@ float
 821              		.loc 1 94 3 is_stmt 1 view .LVU397
 822              	.LVL23:
 823              	.L16:
  95:../application/Src/tle5012.c **** 	}
  96:../application/Src/tle5012.c **** 	else
  97:../application/Src/tle5012.c **** 	{
  98:../application/Src/tle5012.c **** 		ret = -1;
  99:../application/Src/tle5012.c **** 	}
 100:../application/Src/tle5012.c **** 	return ret;
 101:../application/Src/tle5012.c **** }
 824              		.loc 1 101 1 is_stmt 0 view .LVU398
 825 0246 1846     		mov	r0, r3
 826 0248 38BD     		pop	{r3, r4, r5, pc}
 827              	.LVL24:
 828              	.L83:
  98:../application/Src/tle5012.c **** 	}
 829              		.loc 1 98 7 view .LVU399
 830 024a 4FF0FF33 		mov	r3, #-1
 831              	.LVL25:
 100:../application/Src/tle5012.c **** }
 832              		.loc 1 100 2 is_stmt 1 view .LVU400
 100:../application/Src/tle5012.c **** }
 833              		.loc 1 100 9 is_stmt 0 view .LVU401
 834 024e FAE7     		b	.L16
 835              	.L89:
 836              		.align	2
 837              	.L88:
 838 0250 0000B443 		.word	1135869952
 839              		.cfi_endproc
 840              	.LFE33:
 842              		.section	.text.TLE5012_StartDMA,"ax",%progbits
 843              		.align	1
 844              		.p2align 2,,3
 845              		.global	TLE5012_StartDMA
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 849              		.fpu softvfp
 851              	TLE5012_StartDMA:
 852              	.LVL26:
 853              	.LFB34:
 102:../application/Src/tle5012.c **** 
 103:../application/Src/tle5012.c **** void TLE5012_StartDMA(sensor_t * sensor)
 104:../application/Src/tle5012.c **** {	
 854              		.loc 1 104 1 is_stmt 1 view -0
ARM GAS  /tmp/ccWEE7sr.s 			page 24


 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 0
 857              		@ frame_needed = 0, uses_anonymous_args = 0
 858              		@ link register save eliminated.
 105:../application/Src/tle5012.c **** 	sensor->rx_complete = 1;
 859              		.loc 1 105 2 view .LVU403
 106:../application/Src/tle5012.c **** 	sensor->tx_complete = 0;
 860              		.loc 1 106 2 view .LVU404
 105:../application/Src/tle5012.c **** 	sensor->rx_complete = 1;
 861              		.loc 1 105 22 is_stmt 0 view .LVU405
 862 0000 0122     		movs	r2, #1
 104:../application/Src/tle5012.c **** 	sensor->rx_complete = 1;
 863              		.loc 1 104 1 view .LVU406
 864 0002 70B4     		push	{r4, r5, r6}
 865              	.LCFI11:
 866              		.cfi_def_cfa_offset 12
 867              		.cfi_offset 4, -12
 868              		.cfi_offset 5, -8
 869              		.cfi_offset 6, -4
 107:../application/Src/tle5012.c **** 	// CS low
 108:../application/Src/tle5012.c **** 	pin_config[sensor->source].port->ODR &= ~pin_config[sensor->source].pin;
 109:../application/Src/tle5012.c **** 	sensor->data[0] = 0x80;
 870              		.loc 1 109 18 view .LVU407
 871 0004 4FF40656 		mov	r6, #8576
 108:../application/Src/tle5012.c **** 	sensor->data[0] = 0x80;
 872              		.loc 1 108 19 view .LVU408
 873 0008 90F90B50 		ldrsb	r5, [r0, #11]
 108:../application/Src/tle5012.c **** 	sensor->data[0] = 0x80;
 874              		.loc 1 108 28 view .LVU409
 875 000c 0849     		ldr	r1, .L92
 105:../application/Src/tle5012.c **** 	sensor->tx_complete = 0;
 876              		.loc 1 105 22 view .LVU410
 877 000e 0281     		strh	r2, [r0, #8]	@ movhi
 108:../application/Src/tle5012.c **** 	sensor->data[0] = 0x80;
 878              		.loc 1 108 2 is_stmt 1 view .LVU411
 108:../application/Src/tle5012.c **** 	sensor->data[0] = 0x80;
 879              		.loc 1 108 28 is_stmt 0 view .LVU412
 880 0010 51F83540 		ldr	r4, [r1, r5, lsl #3]
 108:../application/Src/tle5012.c **** 	sensor->data[0] = 0x80;
 881              		.loc 1 108 69 view .LVU413
 882 0014 01EBC501 		add	r1, r1, r5, lsl #3
 883 0018 8988     		ldrh	r1, [r1, #4]
 108:../application/Src/tle5012.c **** 	sensor->data[0] = 0x80;
 884              		.loc 1 108 39 view .LVU414
 885 001a E368     		ldr	r3, [r4, #12]
 886 001c 23EA0103 		bic	r3, r3, r1
 887 0020 E360     		str	r3, [r4, #12]
 888              		.loc 1 109 2 is_stmt 1 view .LVU415
 110:../application/Src/tle5012.c **** 	sensor->data[1] = 0x21;
 889              		.loc 1 110 2 view .LVU416
 111:../application/Src/tle5012.c **** 	
 112:../application/Src/tle5012.c **** 	SPI_HalfDuplex_Transmit(&sensor->data[0], 2, TLE5012_SPI_MODE);
 890              		.loc 1 112 2 is_stmt 0 view .LVU417
 891 0022 0221     		movs	r1, #2
 109:../application/Src/tle5012.c **** 	sensor->data[1] = 0x21;
 892              		.loc 1 109 18 view .LVU418
 893 0024 20F80E6F 		strh	r6, [r0, #14]!	@ movhi
ARM GAS  /tmp/ccWEE7sr.s 			page 25


 894              	.LVL27:
 895              		.loc 1 112 2 is_stmt 1 view .LVU419
 113:../application/Src/tle5012.c **** }
 896              		.loc 1 113 1 is_stmt 0 view .LVU420
 897 0028 70BC     		pop	{r4, r5, r6}
 898              	.LCFI12:
 899              		.cfi_restore 6
 900              		.cfi_restore 5
 901              		.cfi_restore 4
 902              		.cfi_def_cfa_offset 0
 112:../application/Src/tle5012.c **** }
 903              		.loc 1 112 2 view .LVU421
 904 002a FFF7FEBF 		b	SPI_HalfDuplex_Transmit
 905              	.LVL28:
 906              	.L93:
 112:../application/Src/tle5012.c **** }
 907              		.loc 1 112 2 view .LVU422
 908 002e 00BF     		.align	2
 909              	.L92:
 910 0030 00000000 		.word	pin_config
 911              		.cfi_endproc
 912              	.LFE34:
 914              		.section	.text.TLE5012_StopDMA,"ax",%progbits
 915              		.align	1
 916              		.p2align 2,,3
 917              		.global	TLE5012_StopDMA
 918              		.syntax unified
 919              		.thumb
 920              		.thumb_func
 921              		.fpu softvfp
 923              	TLE5012_StopDMA:
 924              	.LVL29:
 925              	.LFB35:
 114:../application/Src/tle5012.c **** 
 115:../application/Src/tle5012.c **** void TLE5012_StopDMA(sensor_t * sensor)
 116:../application/Src/tle5012.c **** {	
 926              		.loc 1 116 1 is_stmt 1 view -0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 8
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 117:../application/Src/tle5012.c **** 	DMA_Cmd(DMA1_Channel2, DISABLE);
 930              		.loc 1 117 2 view .LVU424
 116:../application/Src/tle5012.c **** 	DMA_Cmd(DMA1_Channel2, DISABLE);
 931              		.loc 1 116 1 is_stmt 0 view .LVU425
 932 0000 30B5     		push	{r4, r5, lr}
 933              	.LCFI13:
 934              		.cfi_def_cfa_offset 12
 935              		.cfi_offset 4, -12
 936              		.cfi_offset 5, -8
 937              		.cfi_offset 14, -4
 938 0002 0446     		mov	r4, r0
 118:../application/Src/tle5012.c **** 	
 119:../application/Src/tle5012.c **** 	
 120:../application/Src/tle5012.c **** 	
 121:../application/Src/tle5012.c **** 	// CS high	
 122:../application/Src/tle5012.c **** 	pin_config[sensor->source].port->ODR |= pin_config[sensor->source].pin;
 123:../application/Src/tle5012.c **** 	sensor->rx_complete = 1;
ARM GAS  /tmp/ccWEE7sr.s 			page 26


 939              		.loc 1 123 22 view .LVU426
 940 0004 40F20115 		movw	r5, #257
 116:../application/Src/tle5012.c **** 	DMA_Cmd(DMA1_Channel2, DISABLE);
 941              		.loc 1 116 1 view .LVU427
 942 0008 83B0     		sub	sp, sp, #12
 943              	.LCFI14:
 944              		.cfi_def_cfa_offset 24
 117:../application/Src/tle5012.c **** 	
 945              		.loc 1 117 2 view .LVU428
 946 000a 0021     		movs	r1, #0
 947 000c 0F48     		ldr	r0, .L96
 948              	.LVL30:
 117:../application/Src/tle5012.c **** 	
 949              		.loc 1 117 2 view .LVU429
 950 000e FFF7FEFF 		bl	DMA_Cmd
 951              	.LVL31:
 122:../application/Src/tle5012.c **** 	sensor->rx_complete = 1;
 952              		.loc 1 122 2 is_stmt 1 view .LVU430
 122:../application/Src/tle5012.c **** 	sensor->rx_complete = 1;
 953              		.loc 1 122 19 is_stmt 0 view .LVU431
 954 0012 94F90B00 		ldrsb	r0, [r4, #11]
 122:../application/Src/tle5012.c **** 	sensor->rx_complete = 1;
 955              		.loc 1 122 28 view .LVU432
 956 0016 0E4B     		ldr	r3, .L96+4
 124:../application/Src/tle5012.c **** 	sensor->tx_complete = 1;
 125:../application/Src/tle5012.c **** 	
 126:../application/Src/tle5012.c **** 	SPI_BiDirectionalLineConfig(SPI1, SPI_Direction_Tx);
 957              		.loc 1 126 2 view .LVU433
 958 0018 4FF48041 		mov	r1, #16384
 122:../application/Src/tle5012.c **** 	sensor->rx_complete = 1;
 959              		.loc 1 122 28 view .LVU434
 960 001c 53F83020 		ldr	r2, [r3, r0, lsl #3]
 122:../application/Src/tle5012.c **** 	sensor->rx_complete = 1;
 961              		.loc 1 122 68 view .LVU435
 962 0020 03EBC003 		add	r3, r3, r0, lsl #3
 963 0024 9B88     		ldrh	r3, [r3, #4]
 122:../application/Src/tle5012.c **** 	sensor->rx_complete = 1;
 964              		.loc 1 122 39 view .LVU436
 965 0026 D068     		ldr	r0, [r2, #12]
 966 0028 0343     		orrs	r3, r3, r0
 967 002a D360     		str	r3, [r2, #12]
 123:../application/Src/tle5012.c **** 	sensor->tx_complete = 1;
 968              		.loc 1 123 2 is_stmt 1 view .LVU437
 124:../application/Src/tle5012.c **** 	sensor->tx_complete = 1;
 969              		.loc 1 124 2 view .LVU438
 970              		.loc 1 126 2 is_stmt 0 view .LVU439
 971 002c 0948     		ldr	r0, .L96+8
 123:../application/Src/tle5012.c **** 	sensor->tx_complete = 1;
 972              		.loc 1 123 22 view .LVU440
 973 002e 2581     		strh	r5, [r4, #8]	@ movhi
 974              		.loc 1 126 2 is_stmt 1 view .LVU441
 975 0030 FFF7FEFF 		bl	SPI_BiDirectionalLineConfig
 976              	.LVL32:
 127:../application/Src/tle5012.c **** 	
 128:../application/Src/tle5012.c **** 	Delay_us(5);	// wait SPI clocks to stop
 977              		.loc 1 128 2 view .LVU442
 978 0034 0520     		movs	r0, #5
ARM GAS  /tmp/ccWEE7sr.s 			page 27


 979 0036 FFF7FEFF 		bl	Delay_us
 980              	.LVL33:
 129:../application/Src/tle5012.c **** 	
 130:../application/Src/tle5012.c **** 	// switch MOSI back to push-pull
 131:../application/Src/tle5012.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 981              		.loc 1 131 2 view .LVU443
 132:../application/Src/tle5012.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 982              		.loc 1 132 2 view .LVU444
 133:../application/Src/tle5012.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 983              		.loc 1 133 2 view .LVU445
 134:../application/Src/tle5012.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;						
 984              		.loc 1 134 2 view .LVU446
 133:../application/Src/tle5012.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 985              		.loc 1 133 30 is_stmt 0 view .LVU447
 986 003a 074B     		ldr	r3, .L96+12
 135:../application/Src/tle5012.c **** 	GPIO_Init (GPIOB,&GPIO_InitStructure);	
 987              		.loc 1 135 2 view .LVU448
 988 003c 0748     		ldr	r0, .L96+16
 989 003e 01A9     		add	r1, sp, #4
 133:../application/Src/tle5012.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 990              		.loc 1 133 30 view .LVU449
 991 0040 0193     		str	r3, [sp, #4]
 992              		.loc 1 135 2 is_stmt 1 view .LVU450
 993 0042 FFF7FEFF 		bl	GPIO_Init
 994              	.LVL34:
 136:../application/Src/tle5012.c **** }
 995              		.loc 1 136 1 is_stmt 0 view .LVU451
 996 0046 03B0     		add	sp, sp, #12
 997              	.LCFI15:
 998              		.cfi_def_cfa_offset 12
 999              		@ sp needed
 1000 0048 30BD     		pop	{r4, r5, pc}
 1001              	.LVL35:
 1002              	.L97:
 1003              		.loc 1 136 1 view .LVU452
 1004 004a 00BF     		.align	2
 1005              	.L96:
 1006 004c 1C000240 		.word	1073872924
 1007 0050 00000000 		.word	pin_config
 1008 0054 00300140 		.word	1073819648
 1009 0058 20000318 		.word	402849824
 1010 005c 000C0140 		.word	1073810432
 1011              		.cfi_endproc
 1012              	.LFE35:
 1014              		.text
 1015              	.Letext0:
 1016              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1017              		.file 3 "../application/Inc/common_types.h"
 1018              		.file 4 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h"
 1019              		.file 5 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 1020              		.file 6 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 1021              		.file 7 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h"
 1022              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1023              		.file 9 "/usr/include/newlib/sys/_types.h"
 1024              		.file 10 "/usr/include/newlib/sys/reent.h"
 1025              		.file 11 "/usr/include/newlib/sys/lock.h"
 1026              		.file 12 "../application/Inc/periphery.h"
ARM GAS  /tmp/ccWEE7sr.s 			page 28


 1027              		.file 13 "/usr/include/newlib/math.h"
 1028              		.file 14 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_dma.h"
 1029              		.file 15 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_spi.h"
 1030              		.file 16 "../application/Inc/spi.h"
ARM GAS  /tmp/ccWEE7sr.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tle5012.c
     /tmp/ccWEE7sr.s:16     .text.TLE5012_Read:0000000000000000 $t
     /tmp/ccWEE7sr.s:25     .text.TLE5012_Read:0000000000000000 TLE5012_Read
     /tmp/ccWEE7sr.s:101    .text.TLE5012_Write:0000000000000000 $t
     /tmp/ccWEE7sr.s:109    .text.TLE5012_Write:0000000000000000 TLE5012_Write
     /tmp/ccWEE7sr.s:182    .text.TLE5012_GetAngle:0000000000000000 $t
     /tmp/ccWEE7sr.s:190    .text.TLE5012_GetAngle:0000000000000000 TLE5012_GetAngle
     /tmp/ccWEE7sr.s:838    .text.TLE5012_GetAngle:0000000000000250 $d
     /tmp/ccWEE7sr.s:843    .text.TLE5012_StartDMA:0000000000000000 $t
     /tmp/ccWEE7sr.s:851    .text.TLE5012_StartDMA:0000000000000000 TLE5012_StartDMA
     /tmp/ccWEE7sr.s:910    .text.TLE5012_StartDMA:0000000000000030 $d
     /tmp/ccWEE7sr.s:915    .text.TLE5012_StopDMA:0000000000000000 $t
     /tmp/ccWEE7sr.s:923    .text.TLE5012_StopDMA:0000000000000000 TLE5012_StopDMA
     /tmp/ccWEE7sr.s:1006   .text.TLE5012_StopDMA:000000000000004c $d

UNDEFINED SYMBOLS
SPI_HalfDuplex_Transmit
SPI_HalfDuplex_Receive
__aeabi_i2f
__aeabi_fmul
pin_config
DMA_Cmd
SPI_BiDirectionalLineConfig
Delay_us
GPIO_Init
