# leading-zeroes-counter
Parameterized Leading zeroes counter (SystemVerilog)
The module only accepts even WIDTH. For odd WIDTH, set the WIDTH to 1+WIDTH and set the LSB to 1
