<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_ll_fmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__ll__fmc_8c_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_ll_fmc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__ll__fmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx__hal_8h.html">stm32h5xx_hal.h</a>&quot;</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE_ENABLED) || defined(HAL_SDRAM_MODULE_ENABLED)\</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">    || defined(HAL_SRAM_MODULE_ENABLED)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/* ----------------------- FMC registers bit mask --------------------------- */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#if defined(FMC_BANK1)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* --- BCR Register ---*/</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* BCR register clear mask */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* --- BTR Register ---*/</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/* BTR register clear mask */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTRx_ADDSET | FMC_BTRx_ADDHLD  |\</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">                                      FMC_BTRx_DATAST | FMC_BTRx_BUSTURN |\</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">                                      FMC_BTRx_CLKDIV | FMC_BTRx_DATLAT  |\</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">                                      FMC_BTRx_ACCMOD | FMC_BTRx_DATAHLD))</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/* --- BWTR Register ---*/</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/* BWTR register clear mask */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTRx_ADDSET | FMC_BWTRx_ADDHLD  |\</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">                                      FMC_BWTRx_DATAST | FMC_BWTRx_BUSTURN |\</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">                                      FMC_BWTRx_ACCMOD | FMC_BWTRx_DATAHLD))</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BANK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#if defined(FMC_BANK3)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* --- PCR Register ---*/</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/* PCR register clear mask */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">                                      FMC_PCR_PTYP    | FMC_PCR_PWID   | \</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">                                      FMC_PCR_ECCEN   | FMC_PCR_TCLR   | \</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">                                      FMC_PCR_TAR     | FMC_PCR_ECCPS))</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/* --- PMEM Register ---*/</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/* PMEM register clear mask */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET  | FMC_PMEM_MEMWAIT |\</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">                                      FMC_PMEM_MEMHOLD | FMC_PMEM_MEMHIZ))</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/* --- PATT Register ---*/</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/* PATT register clear mask */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET  | FMC_PATT_ATTWAIT |\</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">                                      FMC_PATT_ATTHOLD | FMC_PATT_ATTHIZ))</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BANK3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#if defined(FMC_Bank5_6_R)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/* --- SDCR Register ---*/</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/* SDCR register clear mask */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define SDCR_CLEAR_MASK   ((uint32_t)(FMC_SDCRx_NC    | FMC_SDCRx_NR     | \</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">                                      FMC_SDCRx_MWID  | FMC_SDCRx_NB     | \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">                                      FMC_SDCRx_CAS   | FMC_SDCRx_WP     | \</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">                                      FMC_SDCRx_SDCLK | FMC_SDCRx_RBURST | \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">                                      FMC_SDCRx_RPIPE))</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/* --- SDTR Register ---*/</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* SDTR register clear mask */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define SDTR_CLEAR_MASK   ((uint32_t)(FMC_SDTRx_TMRD  | FMC_SDTRx_TXSR   | \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">                                      FMC_SDTRx_TRAS  | FMC_SDTRx_TRC    | \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">                                      FMC_SDTRx_TWR   | FMC_SDTRx_TRP    | \</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">                                      FMC_SDTRx_TRCD))</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6_R */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#if defined(FMC_BANK1)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                                    <span class="keyword">const</span> FMC_NORSRAM_InitTypeDef *Init)</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>{</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  uint32_t flashaccess;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  uint32_t btcr_reg;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  uint32_t mask;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Init-&gt;NSBank));</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_MUX(Init-&gt;DataAddressMux));</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_MEMORY(Init-&gt;MemoryType));</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_MEMORY_WIDTH(Init-&gt;MemoryDataWidth));</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_BURSTMODE(Init-&gt;BurstAccessMode));</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_POLARITY(Init-&gt;WaitSignalPolarity));</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_SIGNAL_ACTIVE(Init-&gt;WaitSignalActive));</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRITE_OPERATION(Init-&gt;WriteOperation));</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAITE_SIGNAL(Init-&gt;WaitSignal));</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_EXTENDED_MODE(Init-&gt;ExtendedMode));</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ASYNWAIT(Init-&gt;AsynchronousWait));</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRITE_BURST(Init-&gt;WriteBurst));</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_CONTINOUS_CLOCK(Init-&gt;ContinuousClock));</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRITE_FIFO(Init-&gt;WriteFifo));</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_PAGESIZE(Init-&gt;PageSize));</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NBL_SETUPTIME(Init-&gt;NBLSetupTime));</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(Init-&gt;MaxChipSelectPulse));</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <span class="comment">/* Disable NORSRAM Device */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  __FMC_NORSRAM_DISABLE(Device, Init-&gt;NSBank);</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="comment">/* Set NORSRAM device control parameters */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="keywordflow">if</span> (Init-&gt;MemoryType == FMC_MEMORY_TYPE_NOR)</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  {</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  }</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  {</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  }</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  btcr_reg = (flashaccess                   | \</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>              Init-&gt;DataAddressMux          | \</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>              Init-&gt;MemoryType              | \</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>              Init-&gt;MemoryDataWidth         | \</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>              Init-&gt;BurstAccessMode         | \</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>              Init-&gt;WaitSignalPolarity      | \</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>              Init-&gt;WaitSignalActive        | \</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>              Init-&gt;WriteOperation          | \</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>              Init-&gt;WaitSignal              | \</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>              Init-&gt;ExtendedMode            | \</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>              Init-&gt;AsynchronousWait        | \</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>              Init-&gt;WriteBurst);</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  btcr_reg |= Init-&gt;ContinuousClock;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  btcr_reg |= Init-&gt;WriteFifo;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  btcr_reg |= Init-&gt;NBLSetupTime;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  btcr_reg |= Init-&gt;PageSize;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  mask = (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1e6aaaf5c3a78550ae8226963624489b">FMC_BCRx_MBKEN</a>                |</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5b5ef3624608b114a13ae3b1555e3f9">FMC_BCRx_MUXEN</a>                |</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02f8ffcd59ed3d8074480ee776b824b1">FMC_BCRx_MTYP</a>                 |</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadc7b2a969824443050fcbe98ed77fba8">FMC_BCRx_MWID</a>                 |</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade9fb0d48f45a7c73d6641f698d37995">FMC_BCRx_FACCEN</a>               |</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa592a384c66fe0c0d9e9d16d9f27de4e">FMC_BCRx_BURSTEN</a>              |</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed5477407a9b62a1a6f36933f01cf4f6">FMC_BCRx_WAITPOL</a>              |</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4939b39fb415f4c15dfeba1c986e1cf">FMC_BCRx_WAITCFG</a>              |</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8c60dc80fab132122b4581d136d669b0">FMC_BCRx_WREN</a>                 |</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5bec0c15803bdf26cb7b611576b7bdfa">FMC_BCRx_WAITEN</a>               |</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0854cedd5f3cba1e77c328d0b1aa03a7">FMC_BCRx_EXTMOD</a>               |</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5563562206d8ca90177b3da453651f97">FMC_BCRx_ASYNCWAIT</a>            |</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga966b7de22cf4a03a341d2de404f724c6">FMC_BCRx_CBURSTRW</a>);</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  mask |= <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  mask |= <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9126627358994c4a4957d22187bb173d">FMC_BCR1_WFDIS</a>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  mask |= <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga10cd2b63e9a5f9d3054efa6b224a1fa8">FMC_BCRx_NBLSET</a>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  mask |= <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3379277bc88eca7e309876ac963081f2">FMC_BCRx_CPSIZE</a>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[Init-&gt;NSBank], mask, btcr_reg);</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="comment">/* Configure synchronous mode when Continuous clock is enabled for bank2..4 */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="keywordflow">if</span> ((Init-&gt;ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) &amp;&amp; (Init-&gt;NSBank != FMC_NORSRAM_BANK1))</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  {</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[FMC_NORSRAM_BANK1], <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>, Init-&gt;ContinuousClock);</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  }</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordflow">if</span> (Init-&gt;NSBank != FMC_NORSRAM_BANK1)</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  {</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="comment">/* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init-&gt;WriteFifo));</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  }</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="comment">/* Check PSRAM chip select counter state */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="keywordflow">if</span> (Init-&gt;MaxChipSelectPulse == <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  {</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init-&gt;MaxChipSelectPulseTime));</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>    <span class="comment">/* Configure PSRAM chip select counter value */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCSCNTR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad79b7008e54eaf499e53b11dfb4e29b7">FMC_PCSCNTR_CSCOUNT</a>, (uint32_t)(Init-&gt;MaxChipSelectPulseTime));</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <span class="comment">/* Enable PSRAM chip select counter for the bank */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <span class="keywordflow">switch</span> (Init-&gt;NSBank)</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    {</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>      <span class="keywordflow">case</span> FMC_NORSRAM_BANK1 :</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>        <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCSCNTR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5105c4c88fae9a1fad82975cecd5f3a8">FMC_PCSCNTR_CNTB1EN</a>);</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>      <span class="keywordflow">case</span> FMC_NORSRAM_BANK2 :</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>        <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCSCNTR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad1f5c2243b37bbef996c18b7c0e69c0c">FMC_PCSCNTR_CNTB2EN</a>);</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>      <span class="keywordflow">case</span> FMC_NORSRAM_BANK3 :</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>        <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCSCNTR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9c880cb50f781d80ae63b4a9e69be8db">FMC_PCSCNTR_CNTB3EN</a>);</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>      default :</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>        <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCSCNTR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22a61c0d6ca02a4fbac27b8a2df5b6e7">FMC_PCSCNTR_CNTB4EN</a>);</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    }</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  }</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>}</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                                     FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>{</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="comment">/* Disable the FMC_NORSRAM device */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  __FMC_NORSRAM_DISABLE(Device, Bank);</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="comment">/* De-initialize the FMC_NORSRAM device */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="comment">/* FMC_NORSRAM_BANK1 */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keywordflow">if</span> (Bank == FMC_NORSRAM_BANK1)</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  {</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    Device-&gt;BTCR[Bank] = 0x000030DBU;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  }</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="comment">/* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  {</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    Device-&gt;BTCR[Bank] = 0x000030D2U;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  }</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  Device-&gt;BTCR[Bank + 1U] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  ExDevice-&gt;BWTR[Bank]   = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <span class="comment">/* De-initialize PSRAM chip select counter */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <span class="keywordflow">switch</span> (Bank)</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  {</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <span class="keywordflow">case</span> FMC_NORSRAM_BANK1 :</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>      <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCSCNTR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5105c4c88fae9a1fad82975cecd5f3a8">FMC_PCSCNTR_CNTB1EN</a>);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <span class="keywordflow">case</span> FMC_NORSRAM_BANK2 :</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>      <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCSCNTR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad1f5c2243b37bbef996c18b7c0e69c0c">FMC_PCSCNTR_CNTB2EN</a>);</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    <span class="keywordflow">case</span> FMC_NORSRAM_BANK3 :</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>      <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCSCNTR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9c880cb50f781d80ae63b4a9e69be8db">FMC_PCSCNTR_CNTB3EN</a>);</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    default :</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>      <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCSCNTR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22a61c0d6ca02a4fbac27b8a2df5b6e7">FMC_PCSCNTR_CNTB4EN</a>);</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  }</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>}</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>                                          <span class="keyword">const</span> FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>{</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  uint32_t tmpr;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ADDRESS_SETUP_TIME(Timing-&gt;AddressSetupTime));</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ADDRESS_HOLD_TIME(Timing-&gt;AddressHoldTime));</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_DATAHOLD_DURATION(Timing-&gt;DataHoldTime));</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_DATASETUP_TIME(Timing-&gt;DataSetupTime));</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_TURNAROUND_TIME(Timing-&gt;BusTurnAroundDuration));</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_CLK_DIV(Timing-&gt;CLKDivision));</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_DATA_LATENCY(Timing-&gt;DataLatency));</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ACCESS_MODE(Timing-&gt;AccessMode));</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="comment">/* Set FMC_NORSRAM device timing parameters */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  Device-&gt;BTCR[Bank + 1U] =</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    (Timing-&gt;AddressSetupTime &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1a93da299aefad78e0aa21afc8e120a">FMC_BTRx_ADDSET_Pos</a>) |</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    (Timing-&gt;AddressHoldTime &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga448b82fde16dc0d93c95f5dae88cdeef">FMC_BTRx_ADDHLD_Pos</a>) |</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    (Timing-&gt;DataSetupTime &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5f5f647b854fe60627a21db59daaa17">FMC_BTRx_DATAST_Pos</a>) |</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    (Timing-&gt;DataHoldTime &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0402883c9521f7c7ba3d4cef8d6f3284">FMC_BTRx_DATAHLD_Pos</a>) |</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    (Timing-&gt;BusTurnAroundDuration &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga18ee562286dd184fc3e24fbce0af45be">FMC_BTRx_BUSTURN_Pos</a>) |</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>    ((Timing-&gt;CLKDivision - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43a1938877426e5953613b19e21907d5">FMC_BTRx_CLKDIV_Pos</a>) |</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    ((Timing-&gt;DataLatency - 2U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac3e368af0be1c33963437e35b46dda8c">FMC_BTRx_DATLAT_Pos</a>) |</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    Timing-&gt;AccessMode;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <span class="comment">/* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(Device-&gt;BTCR[FMC_NORSRAM_BANK1], <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>))</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>    tmpr = (uint32_t)(Device-&gt;BTCR[FMC_NORSRAM_BANK1 + 1U] &amp; ~((0x0FU) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43a1938877426e5953613b19e21907d5">FMC_BTRx_CLKDIV_Pos</a>));</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>    tmpr |= (uint32_t)(((Timing-&gt;CLKDivision) - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43a1938877426e5953613b19e21907d5">FMC_BTRx_CLKDIV_Pos</a>);</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[FMC_NORSRAM_BANK1 + 1U], <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabbafdb66e6638b43f34ff89263a02783">FMC_BTRx_CLKDIV</a>, tmpr);</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  }</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>}</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>                                                   <span class="keyword">const</span> FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>                                                   uint32_t ExtendedMode)</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>{</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_EXTENDED_MODE(ExtendedMode));</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keywordflow">if</span> (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  {</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ADDRESS_SETUP_TIME(Timing-&gt;AddressSetupTime));</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ADDRESS_HOLD_TIME(Timing-&gt;AddressHoldTime));</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_DATASETUP_TIME(Timing-&gt;DataSetupTime));</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_DATAHOLD_DURATION(Timing-&gt;DataHoldTime));</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_TURNAROUND_TIME(Timing-&gt;BusTurnAroundDuration));</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ACCESS_MODE(Timing-&gt;AccessMode));</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>    <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BWTR[Bank], BWTR_CLEAR_MASK, (Timing-&gt;AddressSetupTime                                    |</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>                                                     ((Timing-&gt;AddressHoldTime)        &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79034ffa710da4c0494c909d08d0ff42">FMC_BWTRx_ADDHLD_Pos</a>)  |</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>                                                     ((Timing-&gt;DataSetupTime)          &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f116c9d0766af076166e0e7b7009499">FMC_BWTRx_DATAST_Pos</a>)  |</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>                                                     ((Timing-&gt;DataHoldTime)           &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1232727aa012b8051c6f9afe2196b59">FMC_BWTRx_DATAHLD_Pos</a>) |</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>                                                     Timing-&gt;AccessMode                                          |</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>                                                     ((Timing-&gt;BusTurnAroundDuration)  &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf36d55639556875163bd54eba35e3b6a">FMC_BWTRx_BUSTURN_Pos</a>)));</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  }</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  {</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    Device-&gt;BWTR[Bank] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  }</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>}</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>{</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <span class="comment">/* Enable write operation */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>}</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>{</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  <span class="comment">/* Disable write operation */</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>}</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BANK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#if defined(FMC_BANK3)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_Init(FMC_NAND_TypeDef *Device, <span class="keyword">const</span> FMC_NAND_InitTypeDef *Init)</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>{</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Init-&gt;NandBank));</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_FEATURE(Init-&gt;Waitfeature));</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_MEMORY_WIDTH(Init-&gt;MemoryDataWidth));</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ECC_STATE(Init-&gt;EccComputation));</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ECCPAGE_SIZE(Init-&gt;ECCPageSize));</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_TCLR_TIME(Init-&gt;TCLRSetupTime));</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_TAR_TIME(Init-&gt;TARSetupTime));</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCR, PCR_CLEAR_MASK, (Init-&gt;Waitfeature                            |</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>                                           FMC_PCR_MEMORY_TYPE_NAND                     |</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>                                           Init-&gt;MemoryDataWidth                        |</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>                                           Init-&gt;EccComputation                         |</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>                                           Init-&gt;ECCPageSize                            |</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>                                           ((Init-&gt;TCLRSetupTime) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9af6578a6b5ed0d0808ef50b6da6334">FMC_PCR_TCLR_Pos</a>)  |</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>                                           ((Init-&gt;TARSetupTime)  &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6da70cd6989ab65f6581bb09a4cb4770">FMC_PCR_TAR_Pos</a>)));</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>}</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device,</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>                                                   <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>{</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  Device-&gt;PMEM = (Timing-&gt;SetupTime |</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>                  ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad78425642ebd0843621f92dcc778f275">FMC_PMEM_MEMWAIT_Pos</a>) |</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>                  ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1bbf766704ac10a61fe843f3c7517ae">FMC_PMEM_MEMHOLD_Pos</a>) |</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>                  ((Timing-&gt;HiZSetupTime) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9bdf7ea492f7575bdc81c1c1741ce459">FMC_PMEM_MEMHIZ_Pos</a>));</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>}</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device,</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>                                                      <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>{</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span> </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  Device-&gt;PATT = (Timing-&gt;SetupTime |</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>                  ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac816e463e123c787cbc4f86258982a3c">FMC_PATT_ATTWAIT_Pos</a>) |</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>                  ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa8d17ddaf2d6650f7ae4c798230582bb">FMC_PATT_ATTHOLD_Pos</a>) |</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>                  ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c2e4783b0b7933ea5ceea1a43a7a278">FMC_PATT_ATTHIZ_Pos</a>));</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>}</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>{</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <span class="comment">/* Disable the NAND Bank */</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  __FMC_NAND_DISABLE(Device, Bank);</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="comment">/* De-initialize the NAND Bank */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="comment">/* Set the FMC_NAND_BANK3 registers to their reset values */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PCR,  0x00000018U);</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;SR,   0x00000040U);</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>}</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>{</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <span class="comment">/* Enable ECC feature */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a>);</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>}</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>{</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  <span class="comment">/* Disable ECC feature */</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a>);</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>}</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_GetECC(<span class="keyword">const</span> FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank,</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>                                  uint32_t Timeout)</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>{</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <span class="comment">/* Get tick */</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <span class="comment">/* Wait until FIFO is empty */</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  <span class="keywordflow">while</span> (__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  {</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>    <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    <span class="keywordflow">if</span> (Timeout != <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a>)</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>    {</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>      <span class="keywordflow">if</span> (((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; Timeout) || (Timeout == 0U))</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>      {</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>      }</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>    }</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  }</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <span class="comment">/* Get the ECCR register value */</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  *ECCval = (uint32_t)Device-&gt;ECCR;</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>}</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BANK3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#if defined(FMC_Bank5_6_R)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, <span class="keyword">const</span> FMC_SDRAM_InitTypeDef *Init)</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>{</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Init-&gt;SDBank));</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_COLUMNBITS_NUMBER(Init-&gt;ColumnBitsNumber));</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ROWBITS_NUMBER(Init-&gt;RowBitsNumber));</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDMEMORY_WIDTH(Init-&gt;MemoryDataWidth));</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_INTERNALBANK_NUMBER(Init-&gt;InternalBankNumber));</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_CAS_LATENCY(Init-&gt;CASLatency));</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRITE_PROTECTION(Init-&gt;WriteProtection));</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDCLOCK_PERIOD(Init-&gt;SDClockPeriod));</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_READ_BURST(Init-&gt;ReadBurst));</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_READPIPE_DELAY(Init-&gt;ReadPipeDelay));</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  <span class="comment">/* Set SDRAM bank configuration parameters */</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  <span class="keywordflow">if</span> (Init-&gt;SDBank == FMC_SDRAM_BANK1)</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  {</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[FMC_SDRAM_BANK1],</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>               SDCR_CLEAR_MASK,</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>               (Init-&gt;ColumnBitsNumber   |</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>                Init-&gt;RowBitsNumber      |</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>                Init-&gt;MemoryDataWidth    |</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>                Init-&gt;InternalBankNumber |</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>                Init-&gt;CASLatency         |</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>                Init-&gt;WriteProtection    |</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>                Init-&gt;SDClockPeriod      |</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>                Init-&gt;ReadBurst          |</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>                Init-&gt;ReadPipeDelay));</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  }</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <span class="keywordflow">else</span> <span class="comment">/* FMC_Bank2_SDRAM */</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  {</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[FMC_SDRAM_BANK1],</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>               <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7151dd05ac6ee179dc0394074d8770b4">FMC_SDCRx_SDCLK</a>           |</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>               <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2228ac180e6909772e59f03c200e07cd">FMC_SDCRx_RBURST</a>          |</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>               <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac62d53c285825d758204c027a0c66e81">FMC_SDCRx_RPIPE</a>,</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>               (Init-&gt;SDClockPeriod      |</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>                Init-&gt;ReadBurst          |</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>                Init-&gt;ReadPipeDelay));</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[FMC_SDRAM_BANK2],</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>               SDCR_CLEAR_MASK,</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>               (Init-&gt;ColumnBitsNumber   |</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>                Init-&gt;RowBitsNumber      |</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>                Init-&gt;MemoryDataWidth    |</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>                Init-&gt;InternalBankNumber |</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>                Init-&gt;CASLatency         |</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>                Init-&gt;WriteProtection));</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  }</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>}</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>                                        <span class="keyword">const</span> FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>{</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_LOADTOACTIVE_DELAY(Timing-&gt;LoadToActiveDelay));</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_EXITSELFREFRESH_DELAY(Timing-&gt;ExitSelfRefreshDelay));</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SELFREFRESH_TIME(Timing-&gt;SelfRefreshTime));</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ROWCYCLE_DELAY(Timing-&gt;RowCycleDelay));</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRITE_RECOVERY_TIME(Timing-&gt;WriteRecoveryTime));</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_RP_DELAY(Timing-&gt;RPDelay));</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_RCD_DELAY(Timing-&gt;RCDDelay));</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Bank));</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <span class="comment">/* Set SDRAM device timing parameters */</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <span class="keywordflow">if</span> (Bank == FMC_SDRAM_BANK1)</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  {</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[FMC_SDRAM_BANK1],</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>               SDTR_CLEAR_MASK,</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>               (((Timing-&gt;LoadToActiveDelay) - 1U)                                      |</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>                (((Timing-&gt;ExitSelfRefreshDelay) - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14dd71d357a99882d865c21f1cdb558e">FMC_SDTRx_TXSR_Pos</a>) |</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>                (((Timing-&gt;SelfRefreshTime) - 1U)      &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaecf83b6ccfa5bbbec7bd642c317faad1">FMC_SDTRx_TRAS_Pos</a>) |</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>                (((Timing-&gt;RowCycleDelay) - 1U)        &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga70a1df3280f4b22c77bdd1370ab062fa">FMC_SDTRx_TRC_Pos</a>)  |</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>                (((Timing-&gt;WriteRecoveryTime) - 1U)    &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga613b19dc53d27b3acb590d50ebcd2090">FMC_SDTRx_TWR_Pos</a>)  |</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>                (((Timing-&gt;RPDelay) - 1U)              &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54f45b912ad0a01bdfa6eacc45b7553d">FMC_SDTRx_TRP_Pos</a>)  |</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>                (((Timing-&gt;RCDDelay) - 1U)             &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3fb3c64c43d9ad41770f8808f18e1d7">FMC_SDTRx_TRCD_Pos</a>)));</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  }</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  <span class="keywordflow">else</span> <span class="comment">/* FMC_Bank2_SDRAM */</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  {</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[FMC_SDRAM_BANK1],</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>               <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d4d82d08a287dff07074268843de7a5">FMC_SDTRx_TRC</a> |</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>               <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2267dc1047d1ecfe03de2f430bcd7ab0">FMC_SDTRx_TRP</a>,</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>               (((Timing-&gt;RowCycleDelay) - 1U)         &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga70a1df3280f4b22c77bdd1370ab062fa">FMC_SDTRx_TRC_Pos</a>)  |</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>               (((Timing-&gt;RPDelay) - 1U)               &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54f45b912ad0a01bdfa6eacc45b7553d">FMC_SDTRx_TRP_Pos</a>));</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[FMC_SDRAM_BANK2],</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>               SDTR_CLEAR_MASK,</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>               (((Timing-&gt;LoadToActiveDelay) - 1U)                                      |</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>                (((Timing-&gt;ExitSelfRefreshDelay) - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14dd71d357a99882d865c21f1cdb558e">FMC_SDTRx_TXSR_Pos</a>) |</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>                (((Timing-&gt;SelfRefreshTime) - 1U)      &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaecf83b6ccfa5bbbec7bd642c317faad1">FMC_SDTRx_TRAS_Pos</a>) |</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>                (((Timing-&gt;WriteRecoveryTime) - 1U)    &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga613b19dc53d27b3acb590d50ebcd2090">FMC_SDTRx_TWR_Pos</a>)  |</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>                (((Timing-&gt;RCDDelay) - 1U)             &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3fb3c64c43d9ad41770f8808f18e1d7">FMC_SDTRx_TRCD_Pos</a>)));</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  }</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>}</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>{</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Bank));</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span> </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <span class="comment">/* De-initialize the SDRAM device */</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  Device-&gt;SDCR[Bank] = 0x000002D0U;</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  Device-&gt;SDTR[Bank] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  Device-&gt;SDCMR      = 0x00000000U;</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  Device-&gt;SDRTR      = 0x00000000U;</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  Device-&gt;SDSR       = 0x00000000U;</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>}</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>{</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Bank));</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <span class="comment">/* Enable write protection */</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>}</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>{</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Bank));</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <span class="comment">/* Disable write protection */</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>}</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>                                        <span class="keyword">const</span> FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>{</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_COMMAND_MODE(Command-&gt;CommandMode));</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_COMMAND_TARGET(Command-&gt;CommandTarget));</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_AUTOREFRESH_NUMBER(Command-&gt;AutoRefreshNumber));</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_MODE_REGISTER(Command-&gt;ModeRegisterDefinition));</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <span class="comment">/* Set command register */</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCMR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga51b461484a0933d1a4986e421e5d526f">FMC_SDCMR_MODE</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga87be0a3520cec2885d2fc16589b97ba0">FMC_SDCMR_CTB2</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4e5ca0bd4982c8354c021b53ef8e65e9">FMC_SDCMR_CTB1</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga38d24d604092db07d03256b149437920">FMC_SDCMR_MRD</a>),</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>             ((Command-&gt;CommandMode) | (Command-&gt;CommandTarget) |</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>              (((Command-&gt;AutoRefreshNumber) - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a>) |</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>              ((Command-&gt;ModeRegisterDefinition) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d38e79e4fb3d46eb4e989d3898521b9">FMC_SDCMR_MRD_Pos</a>)));</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Timeout);</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>}</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>{</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_REFRESH_RATE(RefreshRate));</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span> </div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>  <span class="comment">/* Set the refresh rate in command register */</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDRTR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga481bad1d54c3eae0b2581c867b5e0e68">FMC_SDRTR_COUNT</a>, (RefreshRate &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga82a35b0430898592dfc5332e97d0cf55">FMC_SDRTR_COUNT_Pos</a>));</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span> </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>}</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device,</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>                                                 uint32_t AutoRefreshNumber)</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>{</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  <span class="comment">/* Set the Auto-refresh number in command register */</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCMR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a>, ((AutoRefreshNumber - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a>));</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>}</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>uint32_t FMC_SDRAM_GetModeStatus(<span class="keyword">const</span> FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>{</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  uint32_t tmpreg;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Bank));</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  <span class="comment">/* Get the corresponding bank mode */</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <span class="keywordflow">if</span> (Bank == FMC_SDRAM_BANK1)</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  {</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>    tmpreg = (uint32_t)(Device-&gt;SDSR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga258c6e1bc24052baac9319394072e929">FMC_SDSR_MODES1</a>);</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  }</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  {</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>    tmpreg = ((uint32_t)(Device-&gt;SDSR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga10c0603a55b13a06b5100bd9bf970238">FMC_SDSR_MODES2</a>) &gt;&gt; 2U);</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  }</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <span class="comment">/* Return the mode status */</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <span class="keywordflow">return</span> tmpreg;</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>}</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6_R */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#endif </span><span class="comment">/* HAL_NOR_MODULE_ENABLED */</span><span class="preprocessor"></span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00137">stm32h5xx.h:137</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00128">stm32h5xx.h:128</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdeci">@ ENABLE</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00135">stm32h5xx.h:135</a></div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaf2c4f03d53e997a54e1fd5e80daa55c4"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga002da315c29cdb3bfd54e7599be390e2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a></div><div class="ttdeci">#define FMC_PCR_ECCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10512">stm32h563xx.h:10512</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga02f8ffcd59ed3d8074480ee776b824b1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02f8ffcd59ed3d8074480ee776b824b1">FMC_BCRx_MTYP</a></div><div class="ttdeci">#define FMC_BCRx_MTYP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10329">stm32h563xx.h:10329</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0402883c9521f7c7ba3d4cef8d6f3284"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0402883c9521f7c7ba3d4cef8d6f3284">FMC_BTRx_DATAHLD_Pos</a></div><div class="ttdeci">#define FMC_BTRx_DATAHLD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10428">stm32h563xx.h:10428</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0854cedd5f3cba1e77c328d0b1aa03a7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0854cedd5f3cba1e77c328d0b1aa03a7">FMC_BCRx_EXTMOD</a></div><div class="ttdeci">#define FMC_BCRx_EXTMOD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10357">stm32h563xx.h:10357</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0f116c9d0766af076166e0e7b7009499"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f116c9d0766af076166e0e7b7009499">FMC_BWTRx_DATAST_Pos</a></div><div class="ttdeci">#define FMC_BWTRx_DATAST_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10449">stm32h563xx.h:10449</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga10c0603a55b13a06b5100bd9bf970238"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga10c0603a55b13a06b5100bd9bf970238">FMC_SDSR_MODES2</a></div><div class="ttdeci">#define FMC_SDSR_MODES2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10810">stm32h563xx.h:10810</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga10cd2b63e9a5f9d3054efa6b224a1fa8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga10cd2b63e9a5f9d3054efa6b224a1fa8">FMC_BCRx_NBLSET</a></div><div class="ttdeci">#define FMC_BCRx_NBLSET</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10372">stm32h563xx.h:10372</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga14dd71d357a99882d865c21f1cdb558e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14dd71d357a99882d865c21f1cdb558e">FMC_SDTRx_TXSR_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TXSR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10712">stm32h563xx.h:10712</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga18ee562286dd184fc3e24fbce0af45be"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga18ee562286dd184fc3e24fbce0af45be">FMC_BTRx_BUSTURN_Pos</a></div><div class="ttdeci">#define FMC_BTRx_BUSTURN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10402">stm32h563xx.h:10402</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1e6aaaf5c3a78550ae8226963624489b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1e6aaaf5c3a78550ae8226963624489b">FMC_BCRx_MBKEN</a></div><div class="ttdeci">#define FMC_BCRx_MBKEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10323">stm32h563xx.h:10323</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2228ac180e6909772e59f03c200e07cd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2228ac180e6909772e59f03c200e07cd">FMC_SDCRx_RBURST</a></div><div class="ttdeci">#define FMC_SDCRx_RBURST</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10695">stm32h563xx.h:10695</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2267dc1047d1ecfe03de2f430bcd7ab0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2267dc1047d1ecfe03de2f430bcd7ab0">FMC_SDTRx_TRP</a></div><div class="ttdeci">#define FMC_SDTRx_TRP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10744">stm32h563xx.h:10744</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga22a61c0d6ca02a4fbac27b8a2df5b6e7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22a61c0d6ca02a4fbac27b8a2df5b6e7">FMC_PCSCNTR_CNTB4EN</a></div><div class="ttdeci">#define FMC_PCSCNTR_CNTB4EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10493">stm32h563xx.h:10493</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga258c6e1bc24052baac9319394072e929"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga258c6e1bc24052baac9319394072e929">FMC_SDSR_MODES1</a></div><div class="ttdeci">#define FMC_SDSR_MODES1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10804">stm32h563xx.h:10804</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2d38e79e4fb3d46eb4e989d3898521b9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d38e79e4fb3d46eb4e989d3898521b9">FMC_SDCMR_MRD_Pos</a></div><div class="ttdeci">#define FMC_SDCMR_MRD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10780">stm32h563xx.h:10780</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3379277bc88eca7e309876ac963081f2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3379277bc88eca7e309876ac963081f2">FMC_BCRx_CPSIZE</a></div><div class="ttdeci">#define FMC_BCRx_CPSIZE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10363">stm32h563xx.h:10363</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga38d24d604092db07d03256b149437920"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga38d24d604092db07d03256b149437920">FMC_SDCMR_MRD</a></div><div class="ttdeci">#define FMC_SDCMR_MRD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10782">stm32h563xx.h:10782</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3d4d82d08a287dff07074268843de7a5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d4d82d08a287dff07074268843de7a5">FMC_SDTRx_TRC</a></div><div class="ttdeci">#define FMC_SDTRx_TRC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10730">stm32h563xx.h:10730</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga43a1938877426e5953613b19e21907d5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43a1938877426e5953613b19e21907d5">FMC_BTRx_CLKDIV_Pos</a></div><div class="ttdeci">#define FMC_BTRx_CLKDIV_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10409">stm32h563xx.h:10409</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga448b82fde16dc0d93c95f5dae88cdeef"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga448b82fde16dc0d93c95f5dae88cdeef">FMC_BTRx_ADDHLD_Pos</a></div><div class="ttdeci">#define FMC_BTRx_ADDHLD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10384">stm32h563xx.h:10384</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga481bad1d54c3eae0b2581c867b5e0e68"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga481bad1d54c3eae0b2581c867b5e0e68">FMC_SDRTR_COUNT</a></div><div class="ttdeci">#define FMC_SDRTR_COUNT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10791">stm32h563xx.h:10791</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4e5ca0bd4982c8354c021b53ef8e65e9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4e5ca0bd4982c8354c021b53ef8e65e9">FMC_SDCMR_CTB1</a></div><div class="ttdeci">#define FMC_SDCMR_CTB1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10770">stm32h563xx.h:10770</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5105c4c88fae9a1fad82975cecd5f3a8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5105c4c88fae9a1fad82975cecd5f3a8">FMC_PCSCNTR_CNTB1EN</a></div><div class="ttdeci">#define FMC_PCSCNTR_CNTB1EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10484">stm32h563xx.h:10484</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga51b461484a0933d1a4986e421e5d526f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga51b461484a0933d1a4986e421e5d526f">FMC_SDCMR_MODE</a></div><div class="ttdeci">#define FMC_SDCMR_MODE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10759">stm32h563xx.h:10759</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga54f45b912ad0a01bdfa6eacc45b7553d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54f45b912ad0a01bdfa6eacc45b7553d">FMC_SDTRx_TRP_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TRP_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10742">stm32h563xx.h:10742</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5563562206d8ca90177b3da453651f97"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5563562206d8ca90177b3da453651f97">FMC_BCRx_ASYNCWAIT</a></div><div class="ttdeci">#define FMC_BCRx_ASYNCWAIT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10360">stm32h563xx.h:10360</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5bec0c15803bdf26cb7b611576b7bdfa"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5bec0c15803bdf26cb7b611576b7bdfa">FMC_BCRx_WAITEN</a></div><div class="ttdeci">#define FMC_BCRx_WAITEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10354">stm32h563xx.h:10354</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga613b19dc53d27b3acb590d50ebcd2090"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga613b19dc53d27b3acb590d50ebcd2090">FMC_SDTRx_TWR_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TWR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10735">stm32h563xx.h:10735</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6c2e4783b0b7933ea5ceea1a43a7a278"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c2e4783b0b7933ea5ceea1a43a7a278">FMC_PATT_ATTHIZ_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTHIZ_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10637">stm32h563xx.h:10637</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6da70cd6989ab65f6581bb09a4cb4770"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6da70cd6989ab65f6581bb09a4cb4770">FMC_PCR_TAR_Pos</a></div><div class="ttdeci">#define FMC_PCR_TAR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10520">stm32h563xx.h:10520</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6ec58da17fd13c9ac14223d51803b9bb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a></div><div class="ttdeci">#define FMC_SDCMR_NRFS_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10772">stm32h563xx.h:10772</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga70a1df3280f4b22c77bdd1370ab062fa"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga70a1df3280f4b22c77bdd1370ab062fa">FMC_SDTRx_TRC_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TRC_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10728">stm32h563xx.h:10728</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7151dd05ac6ee179dc0394074d8770b4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7151dd05ac6ee179dc0394074d8770b4">FMC_SDCRx_SDCLK</a></div><div class="ttdeci">#define FMC_SDCRx_SDCLK</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10689">stm32h563xx.h:10689</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga79034ffa710da4c0494c909d08d0ff42"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79034ffa710da4c0494c909d08d0ff42">FMC_BWTRx_ADDHLD_Pos</a></div><div class="ttdeci">#define FMC_BWTRx_ADDHLD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10442">stm32h563xx.h:10442</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga82a35b0430898592dfc5332e97d0cf55"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga82a35b0430898592dfc5332e97d0cf55">FMC_SDRTR_COUNT_Pos</a></div><div class="ttdeci">#define FMC_SDRTR_COUNT_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10789">stm32h563xx.h:10789</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga87be0a3520cec2885d2fc16589b97ba0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga87be0a3520cec2885d2fc16589b97ba0">FMC_SDCMR_CTB2</a></div><div class="ttdeci">#define FMC_SDCMR_CTB2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10766">stm32h563xx.h:10766</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8c60dc80fab132122b4581d136d669b0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8c60dc80fab132122b4581d136d669b0">FMC_BCRx_WREN</a></div><div class="ttdeci">#define FMC_BCRx_WREN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10351">stm32h563xx.h:10351</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9126627358994c4a4957d22187bb173d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9126627358994c4a4957d22187bb173d">FMC_BCR1_WFDIS</a></div><div class="ttdeci">#define FMC_BCR1_WFDIS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10315">stm32h563xx.h:10315</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga966b7de22cf4a03a341d2de404f724c6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga966b7de22cf4a03a341d2de404f724c6">FMC_BCRx_CBURSTRW</a></div><div class="ttdeci">#define FMC_BCRx_CBURSTRW</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10369">stm32h563xx.h:10369</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9bdf7ea492f7575bdc81c1c1741ce459"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9bdf7ea492f7575bdc81c1c1741ce459">FMC_PMEM_MEMHIZ_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMHIZ_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10591">stm32h563xx.h:10591</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9c880cb50f781d80ae63b4a9e69be8db"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9c880cb50f781d80ae63b4a9e69be8db">FMC_PCSCNTR_CNTB3EN</a></div><div class="ttdeci">#define FMC_PCSCNTR_CNTB3EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10490">stm32h563xx.h:10490</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa1232727aa012b8051c6f9afe2196b59"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1232727aa012b8051c6f9afe2196b59">FMC_BWTRx_DATAHLD_Pos</a></div><div class="ttdeci">#define FMC_BWTRx_DATAHLD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10472">stm32h563xx.h:10472</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa4939b39fb415f4c15dfeba1c986e1cf"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4939b39fb415f4c15dfeba1c986e1cf">FMC_BCRx_WAITCFG</a></div><div class="ttdeci">#define FMC_BCRx_WAITCFG</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10348">stm32h563xx.h:10348</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa592a384c66fe0c0d9e9d16d9f27de4e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa592a384c66fe0c0d9e9d16d9f27de4e">FMC_BCRx_BURSTEN</a></div><div class="ttdeci">#define FMC_BCRx_BURSTEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10342">stm32h563xx.h:10342</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa8d17ddaf2d6650f7ae4c798230582bb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa8d17ddaf2d6650f7ae4c798230582bb">FMC_PATT_ATTHOLD_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTHOLD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10626">stm32h563xx.h:10626</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab9af6578a6b5ed0d0808ef50b6da6334"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab9af6578a6b5ed0d0808ef50b6da6334">FMC_PCR_TCLR_Pos</a></div><div class="ttdeci">#define FMC_PCR_TCLR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10513">stm32h563xx.h:10513</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabaeb56b5aa330ef73e41e266d097563a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a></div><div class="ttdeci">#define FMC_SDCMR_NRFS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10774">stm32h563xx.h:10774</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabbafdb66e6638b43f34ff89263a02783"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabbafdb66e6638b43f34ff89263a02783">FMC_BTRx_CLKDIV</a></div><div class="ttdeci">#define FMC_BTRx_CLKDIV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10411">stm32h563xx.h:10411</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac3e368af0be1c33963437e35b46dda8c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac3e368af0be1c33963437e35b46dda8c">FMC_BTRx_DATLAT_Pos</a></div><div class="ttdeci">#define FMC_BTRx_DATLAT_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10416">stm32h563xx.h:10416</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac584fdb8c76d8407c6653ed8ab97ccef"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a></div><div class="ttdeci">#define FMC_BCR1_CCLKEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10312">stm32h563xx.h:10312</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac62d53c285825d758204c027a0c66e81"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac62d53c285825d758204c027a0c66e81">FMC_SDCRx_RPIPE</a></div><div class="ttdeci">#define FMC_SDCRx_RPIPE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10699">stm32h563xx.h:10699</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac816e463e123c787cbc4f86258982a3c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac816e463e123c787cbc4f86258982a3c">FMC_PATT_ATTWAIT_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTWAIT_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10615">stm32h563xx.h:10615</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad1f5c2243b37bbef996c18b7c0e69c0c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad1f5c2243b37bbef996c18b7c0e69c0c">FMC_PCSCNTR_CNTB2EN</a></div><div class="ttdeci">#define FMC_PCSCNTR_CNTB2EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10487">stm32h563xx.h:10487</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad3fb3c64c43d9ad41770f8808f18e1d7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3fb3c64c43d9ad41770f8808f18e1d7">FMC_SDTRx_TRCD_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TRCD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10749">stm32h563xx.h:10749</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad5b5ef3624608b114a13ae3b1555e3f9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5b5ef3624608b114a13ae3b1555e3f9">FMC_BCRx_MUXEN</a></div><div class="ttdeci">#define FMC_BCRx_MUXEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10326">stm32h563xx.h:10326</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad5f5f647b854fe60627a21db59daaa17"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5f5f647b854fe60627a21db59daaa17">FMC_BTRx_DATAST_Pos</a></div><div class="ttdeci">#define FMC_BTRx_DATAST_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10391">stm32h563xx.h:10391</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad78425642ebd0843621f92dcc778f275"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad78425642ebd0843621f92dcc778f275">FMC_PMEM_MEMWAIT_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMWAIT_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10569">stm32h563xx.h:10569</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad79b7008e54eaf499e53b11dfb4e29b7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad79b7008e54eaf499e53b11dfb4e29b7">FMC_PCSCNTR_CSCOUNT</a></div><div class="ttdeci">#define FMC_PCSCNTR_CSCOUNT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10481">stm32h563xx.h:10481</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gadc7b2a969824443050fcbe98ed77fba8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gadc7b2a969824443050fcbe98ed77fba8">FMC_BCRx_MWID</a></div><div class="ttdeci">#define FMC_BCRx_MWID</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10334">stm32h563xx.h:10334</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gade9fb0d48f45a7c73d6641f698d37995"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gade9fb0d48f45a7c73d6641f698d37995">FMC_BCRx_FACCEN</a></div><div class="ttdeci">#define FMC_BCRx_FACCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10339">stm32h563xx.h:10339</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaecf83b6ccfa5bbbec7bd642c317faad1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaecf83b6ccfa5bbbec7bd642c317faad1">FMC_SDTRx_TRAS_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TRAS_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10720">stm32h563xx.h:10720</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaed5477407a9b62a1a6f36933f01cf4f6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed5477407a9b62a1a6f36933f01cf4f6">FMC_BCRx_WAITPOL</a></div><div class="ttdeci">#define FMC_BCRx_WAITPOL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10345">stm32h563xx.h:10345</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf1a93da299aefad78e0aa21afc8e120a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1a93da299aefad78e0aa21afc8e120a">FMC_BTRx_ADDSET_Pos</a></div><div class="ttdeci">#define FMC_BTRx_ADDSET_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10377">stm32h563xx.h:10377</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf1bbf766704ac10a61fe843f3c7517ae"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1bbf766704ac10a61fe843f3c7517ae">FMC_PMEM_MEMHOLD_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMHOLD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10580">stm32h563xx.h:10580</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf36d55639556875163bd54eba35e3b6a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf36d55639556875163bd54eba35e3b6a">FMC_BWTRx_BUSTURN_Pos</a></div><div class="ttdeci">#define FMC_BWTRx_BUSTURN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l10460">stm32h563xx.h:10460</a></div></div>
<div class="ttc" id="astm32h5xx__hal_8h_html"><div class="ttname"><a href="stm32h5xx__hal_8h.html">stm32h5xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32h5xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module&#39;s header file.</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__conf_8h_source.html#l00493">stm32h5xx_hal_conf.h:493</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a5b44dfd2a26f85f7b628b0945daff2c3"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a></div><div class="ttdeci">#define HAL_IS_BIT_SET(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00065">stm32h5xx_hal_def.h:65</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00043">stm32h5xx_hal_def.h:44</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a></div><div class="ttdeci">@ HAL_TIMEOUT</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00048">stm32h5xx_hal_def.h:48</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00045">stm32h5xx_hal_def.h:45</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a86d500a34c624c2cae56bc25a31b12f3"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a></div><div class="ttdeci">#define UNUSED(x)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00075">stm32h5xx_hal_def.h:75</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_aad28bc64749c50dcedd6bf819fdc6974"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a></div><div class="ttdeci">#define HAL_MAX_DELAY</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00062">stm32h5xx_hal_def.h:62</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_06f666ee06dcaf5c61cd73099dbbad52.html">Src</a></li><li class="navelem"><a class="el" href="stm32h5xx__ll__fmc_8c.html">stm32h5xx_ll_fmc.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
