$date
	Mon Jul  3 11:57:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! S1 [3:0] $end
$var wire 4 " S0 [3:0] $end
$var reg 1 # Cin $end
$var reg 4 $ X [3:0] $end
$var reg 4 % Y [3:0] $end
$scope module u0 $end
$var wire 1 # Cin $end
$var wire 4 & X [3:0] $end
$var wire 4 ' Y [3:0] $end
$var wire 5 ( sum [4:0] $end
$var wire 4 ) S1 [3:0] $end
$var wire 4 * S0 [3:0] $end
$scope module u0 $end
$var wire 5 + i [4:0] $end
$var wire 4 , S1 [3:0] $end
$var wire 4 - S0 [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 -
b0 ,
b1000 +
b1000 *
b0 )
b1000 (
b101 '
b11 &
b101 %
b11 $
0#
b1000 "
b0 !
$end
#10
b11 "
b11 *
b11 -
b1 !
b1 )
b1 ,
b110 %
b110 '
b1101 (
b1101 +
b111 $
b111 &
#20
b111 "
b111 *
b111 -
1#
b10001 (
b10001 +
b1001 %
b1001 '
#100
