{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400620254519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400620254519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 18:10:54 2014 " "Processing started: Tue May 20 18:10:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400620254519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400620254519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400620254519 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400620254862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 4 4 " "Found 4 design units, including 4 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254922 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcount " "Found entity 2: upcount" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254922 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254922 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/addsub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254930 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier " "Found entity 2: multiplier" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254930 ""} { "Info" "ISGN_ENTITY_NAME" "3 fulladder " "Found entity 3: fulladder" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexd.v 1 1 " "Found 1 design units, including 1 entities, in source file hexd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexD " "Found entity 1: hexD" {  } { { "hexD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/hexD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2dd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2dD " "Found entity 1: b2dD" {  } { { "b2dD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/b2dD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254937 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part3.v(17) " "Verilog HDL information at part3.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part3.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1400620254939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermodk.v 1 1 " "Found 1 design units, including 1 entities, in source file countermodk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterModK " "Found entity 1: counterModK" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/counterModK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254944 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part1v1.v(15) " "Verilog HDL information at part1v1.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1v1.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1400620254945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1v1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1v1 " "Found entity 1: part1v1" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16bits " "Found entity 1: ram16bits" {  } { { "ram16bits.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/ram16bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm16bits4.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm16bits4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm16bits4 " "Found entity 1: ramlpm16bits4" {  } { { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/ramlpm16bits4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1port.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom1Port " "Found entity 1: Rom1Port" {  } { { "Rom1Port.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/Rom1Port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620254953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620254953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part4.v(13) " "Verilog HDL Implicit Net warning at part4.v(13): created implicit net for \"Bt\"" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part4.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620254953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MClock part2.v(10) " "Verilog HDL Implicit Net warning at part2.v(10): created implicit net for \"MClock\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part2.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620254953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PClock part2.v(11) " "Verilog HDL Implicit Net warning at part2.v(11): created implicit net for \"PClock\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part2.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620254953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part3.v(15) " "Verilog HDL Implicit Net warning at part3.v(15): created implicit net for \"Bt\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part3.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620254953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part1v1.v(13) " "Verilog HDL Implicit Net warning at part1v1.v(13): created implicit net for \"Bt\"" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1v1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620254953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400620256066 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part1.v(47) " "Verilog HDL Case Statement warning at part1.v(47): incomplete case statement has no default case item" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1400620256109 "|part1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part1.v(72) " "Verilog HDL Case Statement warning at part1.v(72): incomplete case statement has no default case item" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1400620256125 "|part1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part1.v(86) " "Verilog HDL Case Statement warning at part1.v(86): incomplete case statement has no default case item" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1400620256125 "|part1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN part1.v(128) " "Verilog HDL Always Construct warning at part1.v(128): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400620256128 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part1.v(128) " "Verilog HDL assignment warning at part1.v(128): truncated value with size 9 to match size of target (1)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400620256128 "|part1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G part1.v(129) " "Verilog HDL Always Construct warning at part1.v(129): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400620256128 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part1.v(129) " "Verilog HDL assignment warning at part1.v(129): truncated value with size 9 to match size of target (1)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400620256128 "|part1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 part1.v(130) " "Verilog HDL Always Construct warning at part1.v(130): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400620256129 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part1.v(130) " "Verilog HDL assignment warning at part1.v(130): truncated value with size 9 to match size of target (1)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400620256129 "|part1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 part1.v(131) " "Verilog HDL Always Construct warning at part1.v(131): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400620256129 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part1.v(131) " "Verilog HDL assignment warning at part1.v(131): truncated value with size 9 to match size of target (1)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400620256129 "|part1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 part1.v(132) " "Verilog HDL Always Construct warning at part1.v(132): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400620256129 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part1.v(132) " "Verilog HDL assignment warning at part1.v(132): truncated value with size 9 to match size of target (1)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400620256129 "|part1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 part1.v(133) " "Verilog HDL Always Construct warning at part1.v(133): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400620256129 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part1.v(133) " "Verilog HDL assignment warning at part1.v(133): truncated value with size 9 to match size of target (1)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400620256130 "|part1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 part1.v(134) " "Verilog HDL Always Construct warning at part1.v(134): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400620256130 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part1.v(134) " "Verilog HDL assignment warning at part1.v(134): truncated value with size 9 to match size of target (1)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400620256130 "|part1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 part1.v(135) " "Verilog HDL Always Construct warning at part1.v(135): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400620256130 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part1.v(135) " "Verilog HDL assignment warning at part1.v(135): truncated value with size 9 to match size of target (1)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400620256130 "|part1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 part1.v(136) " "Verilog HDL Always Construct warning at part1.v(136): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400620256130 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part1.v(136) " "Verilog HDL assignment warning at part1.v(136): truncated value with size 9 to match size of target (1)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400620256130 "|part1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 part1.v(137) " "Verilog HDL Always Construct warning at part1.v(137): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1400620256131 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part1.v(137) " "Verilog HDL assignment warning at part1.v(137): truncated value with size 9 to match size of target (1)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400620256131 "|part1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part1.v(127) " "Verilog HDL Case Statement warning at part1.v(127): incomplete case statement has no default case item" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 127 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1400620256131 "|part1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "part1.v(127) " "Verilog HDL Case Statement information at part1.v(127): all case item expressions in this case statement are onehot" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1400620256131 "|part1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires part1.v(121) " "Verilog HDL Always Construct warning at part1.v(121): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1400620256132 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires part1.v(121) " "Inferred latch for \"BusWires\" at part1.v(121)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400620256133 "|part1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"upcount:Tstep\"" {  } { { "part1.v" "Tstep" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "part1.v" "decX" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "part1.v" "reg_0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"regn:reg_IR\"" {  } { { "part1.v" "reg_IR" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub addsub:AS " "Elaborating entity \"addsub\" for hierarchy \"addsub:AS\"" {  } { { "part1.v" "AS" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub addsub:AS\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"addsub:AS\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addsub.v" "lpm_add_sub_component" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/addsub.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub:AS\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"addsub:AS\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addsub.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/addsub.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620256674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addsub:AS\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"addsub:AS\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256697 ""}  } { { "addsub.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/addsub.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400620256697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ng " "Found entity 1: add_sub_3ng" {  } { { "db/add_sub_3ng.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/db/add_sub_3ng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400620256857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400620256857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3ng addsub:AS\|lpm_add_sub:lpm_add_sub_component\|add_sub_3ng:auto_generated " "Elaborating entity \"add_sub_3ng\" for hierarchy \"addsub:AS\|lpm_add_sub:lpm_add_sub_component\|add_sub_3ng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400620256858 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1400620258497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BusWires\$latch " "Latch BusWires\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400620258548 ""}  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 121 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400620258548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1400620258855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.map.smsg " "Generated suppressed messages file D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1400620259450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400620259994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620259994 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício9/part5.Verilog/part1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400620260949 "|part1|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1400620260949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400620260958 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400620260958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400620260958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400620260958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400620261040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 18:11:01 2014 " "Processing ended: Tue May 20 18:11:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400620261040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400620261040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400620261040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400620261040 ""}
