// Seed: 2357657153
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
macromodule module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input uwire id_3,
    output uwire id_4,
    output wire id_5,
    input tri id_6,
    input tri0 id_7,
    output tri0 id_8,
    input supply1 id_9
);
  supply0 id_11 = id_2;
  assign id_5 = id_6;
  wire id_12;
  wire id_13;
  id_14 :
  assert property (@(posedge id_9) id_0)
  else id_14 = id_14 - 1'b0;
  module_0(
      id_13, id_13, id_13
  );
endmodule
