22:39:01 INFO  : Registering command handlers for SDK TCF services
22:39:03 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/temp_xsdb_launch_script.tcl
22:39:07 INFO  : XSCT server has started successfully.
22:39:07 INFO  : Successfully done setting XSCT server connection channel  
22:39:08 INFO  : Successfully done setting SDK workspace  
22:39:08 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper.hdf.
22:57:44 INFO  : Refreshed build settings on project fft
22:58:01 INFO  : No changes in MSS file content so not generating sources.
22:58:43 INFO  : Connected through redirection to target on host '192.168.226.142' and port '50570'.
22:58:43 INFO  : Jtag cable 'Digilent Zed 210248722679' is selected.
22:58:43 INFO  : 'jtag frequency' command is executed.
22:58:43 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:47 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
22:58:47 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:50570]
source /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"} -index 0
----------------End of Script----------------

22:59:55 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

10:19:47 INFO  : Registering command handlers for SDK TCF services
10:19:48 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/temp_xsdb_launch_script.tcl
10:19:51 INFO  : XSCT server has started successfully.
10:19:51 INFO  : Successfully done setting XSCT server connection channel  
10:19:51 INFO  : Successfully done setting SDK workspace  
10:19:51 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper.hdf.
10:19:51 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
10:24:46 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

10:25:01 INFO  : Connected to target on host '192.168.226.142' and port '63246'.
10:25:09 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

10:27:11 INFO  : Connected through redirection to target on host '192.168.226.142' and port '63246'.
10:27:12 INFO  : Jtag cable 'Digilent Zed 210248722395' is selected.
10:27:12 INFO  : 'jtag frequency' command is executed.
10:27:12 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:27:15 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
10:27:15 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:63246]
source /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"} -index 0
----------------End of Script----------------

10:32:00 INFO  : No changes in MSS file content so not generating sources.
10:32:15 INFO  : Connected through redirection to target on host '192.168.226.142' and port '51096'.
10:32:20 INFO  : Jtag cable 'Digilent Zed 210248722679' is selected.
10:32:20 INFO  : 'jtag frequency' command is executed.
10:32:20 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:29 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
10:32:29 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:51096]
source /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"} -index 0
----------------End of Script----------------

10:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248722679" && level==0} -index 1' command is executed.
10:33:14 INFO  : 'fpga -state' command is executed.
10:33:54 INFO  : Connected through redirection to target on host '192.168.226.142' and port '51096'.
10:33:56 INFO  : Jtag cable 'Digilent Zed 210248722679' is selected.
10:33:56 INFO  : 'jtag frequency' command is executed.
10:33:56 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:03 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
10:34:03 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:51096]
source /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"} -index 0
----------------End of Script----------------

10:35:31 INFO  : Connected through redirection to target on host '192.168.226.142' and port '51096'.
10:35:38 INFO  : Jtag cable 'Digilent Zed 210248722679' is selected.
10:35:38 INFO  : 'jtag frequency' command is executed.
10:35:38 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:45 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
10:35:45 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:51096]
source /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"} -index 0
----------------End of Script----------------

10:46:10 INFO  : Connected through redirection to target on host '192.168.226.142' and port '60391'.
10:46:22 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:60391]
----------------End of Script----------------

10:46:23 ERROR : (XSDB Server)Invalid context

10:46:59 INFO  : Connected to target on host '192.168.226.142' and port '60391'.
10:48:34 INFO  : Connected to target on host '192.168.226.142' and port '60391'.
11:53:14 INFO  : Connected to target on host '192.168.226.142' and port '59034'.
11:53:55 INFO  : Connected through redirection to target on host '192.168.226.142' and port '59034'.
11:53:55 INFO  : Jtag cable 'Digilent Zed 210248722230' is selected.
11:53:55 INFO  : 'jtag frequency' command is executed.
11:53:55 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:58 INFO  : Context for 'APU' is selected.
11:53:58 INFO  : System reset is completed.
11:54:01 INFO  : 'after 3000' command is executed.
11:54:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248722230" && level==0} -index 1' command is executed.
11:54:13 INFO  : FPGA configured successfully with bitstream "/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/pro_wrapper.bit"
11:54:16 INFO  : Context for 'APU' is selected.
11:54:16 INFO  : Hardware design information is loaded from '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/system.hdf'.
11:54:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:17 INFO  : Context for 'APU' is selected.
11:54:18 INFO  : 'ps7_init' command is executed.
11:54:18 INFO  : 'ps7_post_config' command is executed.
11:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:18 INFO  : The application '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/fft/Debug/fft.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:18 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:59034]
source /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248722230" && level==0} -index 1
fpga -file /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/pro_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
loadhw -hw /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
dow /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/fft/Debug/fft.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:18 INFO  : Memory regions updated for context APU
11:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:18 INFO  : 'con' command is executed.
11:54:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
con
----------------End of Script----------------

11:54:18 INFO  : Launch script is exported to file '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fft.elf_on_soc.tcl'
11:55:26 WARN  : channel "tcfchan#8" closed
14:27:21 ERROR : (XSDB Server)Hangup

11:53:34 INFO  : Registering command handlers for SDK TCF services
11:53:36 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/temp_xsdb_launch_script.tcl
11:53:39 INFO  : XSCT server has started successfully.
11:53:40 INFO  : Successfully done setting XSCT server connection channel  
11:53:40 INFO  : Successfully done setting SDK workspace  
11:53:40 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper.hdf.
11:53:40 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
11:55:25 INFO  : Registering command handlers for SDK TCF services
11:55:26 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/temp_xsdb_launch_script.tcl
11:55:29 INFO  : XSCT server has started successfully.
11:55:29 INFO  : Successfully done setting XSCT server connection channel  
11:55:29 INFO  : Successfully done setting SDK workspace  
11:55:29 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper.hdf.
11:55:29 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
11:57:15 INFO  : Connected through redirection to target on host '192.168.226.142' and port '64974'.
11:57:20 INFO  : Jtag cable 'Digilent Zed 210248493189' is selected.
11:57:20 INFO  : 'jtag frequency' command is executed.
11:57:20 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:57:23 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248493189"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
     3  Legacy Debug Hub
11:57:23 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:64974]
source /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248493189"} -index 0
----------------End of Script----------------

11:58:11 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

09:00:02 INFO  : Registering command handlers for SDK TCF services
09:00:03 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/temp_xsdb_launch_script.tcl
09:00:06 INFO  : XSCT server has started successfully.
09:00:07 INFO  : Successfully done setting XSCT server connection channel  
09:00:07 INFO  : Successfully done setting SDK workspace  
09:00:07 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper.hdf.
09:00:07 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
09:10:11 INFO  : Registering command handlers for SDK TCF services
09:10:12 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/temp_xsdb_launch_script.tcl
09:10:16 INFO  : XSCT server has started successfully.
09:10:17 INFO  : Successfully done setting XSCT server connection channel  
09:10:17 INFO  : Successfully done setting SDK workspace  
09:10:17 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper.hdf.
09:10:17 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
09:11:29 INFO  : Connected through redirection to target on host '192.168.226.142' and port '65289'.
09:11:36 INFO  : Jtag cable 'Digilent Zed 210248722230' is selected.
09:11:36 INFO  : 'jtag frequency' command is executed.
09:11:36 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:11:36 INFO  : Context for 'APU' is selected.
09:11:36 INFO  : System reset is completed.
09:11:39 INFO  : 'after 3000' command is executed.
09:11:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248722230" && level==0} -index 1' command is executed.
09:11:42 INFO  : FPGA configured successfully with bitstream "/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/pro_wrapper.bit"
09:11:42 INFO  : Context for 'APU' is selected.
09:11:42 INFO  : Hardware design information is loaded from '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/system.hdf'.
09:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:42 INFO  : Context for 'APU' is selected.
09:11:44 INFO  : 'ps7_init' command is executed.
09:11:44 INFO  : 'ps7_post_config' command is executed.
09:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:45 INFO  : The application '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/fft/Debug/fft.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:45 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:65289]
source /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248722230" && level==0} -index 1
fpga -file /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/pro_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
loadhw -hw /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
dow /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/fft/Debug/fft.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:45 INFO  : Memory regions updated for context APU
09:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:45 INFO  : 'con' command is executed.
09:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
con
----------------End of Script----------------

09:11:45 INFO  : Launch script is exported to file '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fft.elf_on_soc.tcl'
09:15:06 WARN  : channel "tcfchan#1" closed
09:37:28 INFO  : Registering command handlers for SDK TCF services
09:37:30 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/temp_xsdb_launch_script.tcl
09:37:34 INFO  : XSCT server has started successfully.
09:37:34 INFO  : Successfully done setting XSCT server connection channel  
09:37:34 INFO  : Successfully done setting SDK workspace  
09:37:34 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper.hdf.
09:37:34 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
09:37:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1701230776000,  Project:1700327034000
09:37:38 INFO  : The hardware specification for project 'pro_wrapper_hw_platform_0' is different from /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper.hdf.
09:37:38 INFO  : Copied contents of /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper.hdf into /pro_wrapper_hw_platform_0/system.hdf.
09:37:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:37:42 INFO  : 
09:37:43 INFO  : Updating hardware inferred compiler options for fft.
09:37:43 INFO  : Clearing existing target manager status.
09:38:42 INFO  : Connected through redirection to target on host '192.168.226.142' and port '63654'.
09:38:49 INFO  : Jtag cable 'Digilent Zed 210248722230' is selected.
09:38:50 INFO  : 'jtag frequency' command is executed.
09:38:50 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:38:50 INFO  : Context for 'APU' is selected.
09:38:50 INFO  : System reset is completed.
09:38:53 INFO  : 'after 3000' command is executed.
09:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248722230" && level==0} -index 1' command is executed.
09:38:56 INFO  : FPGA configured successfully with bitstream "/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/pro_wrapper.bit"
09:38:56 INFO  : Context for 'APU' is selected.
09:38:56 INFO  : Hardware design information is loaded from '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/system.hdf'.
09:38:56 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:56 INFO  : Context for 'APU' is selected.
09:38:59 INFO  : 'ps7_init' command is executed.
09:38:59 INFO  : 'ps7_post_config' command is executed.
09:38:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:59 INFO  : The application '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/fft/Debug/fft.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:38:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:59 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:63654]
source /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248722230" && level==0} -index 1
fpga -file /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/pro_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
loadhw -hw /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/pro_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
dow /home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/fft/Debug/fft.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:00 INFO  : Memory regions updated for context APU
09:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:00 INFO  : 'con' command is executed.
09:39:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
con
----------------End of Script----------------

09:39:00 INFO  : Launch script is exported to file '/home/vs/funtion/verilog/ELD_LAB/HW10_FFT_FPGA+ARM/HW10_FFT_FPGA+ARM.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fft.elf_on_soc.tcl'
10:13:42 INFO  : Disconnected from the channel tcfchan#1.
