
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000035                       # Number of seconds simulated
sim_ticks                                    35369000                       # Number of ticks simulated
final_tick                                   35369000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92432                       # Simulator instruction rate (inst/s)
host_op_rate                                   106480                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115026111                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650772                       # Number of bytes of host memory used
host_seconds                                     0.31                       # Real time elapsed on the host
sim_insts                                       28418                       # Number of instructions simulated
sim_ops                                         32739                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          18816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1083887020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         531991292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          95903192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          28951907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1740733411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1083887020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     95903192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1179790212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7237977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7237977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7237977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1083887020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        531991292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         95903192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         28951907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1747971387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted
system.mem_ctrls.readBursts                       963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  61568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   61632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      35360500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.308108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.526786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.107200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           57     30.81%     30.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           51     27.57%     58.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     10.27%     68.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      6.49%     75.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      5.41%     80.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      5.95%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.16%     88.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.70%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      8.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          185                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      8444500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                26482000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4810000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8778.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27528.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1740.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1742.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      766                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36567.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1073520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   585750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5475600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21404925                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                66750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               30640785                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            975.665818                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        15000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30363750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1092000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20423385                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               927750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24781185                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            789.084063                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1584000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28931000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9088                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6715                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              958                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6382                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   2809                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            44.014416                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    881                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  30                       # Number of system calls
system.cpu0.numCycles                           70739                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18731                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         44575                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9088                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3690                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        18998                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2003                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5509                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  617                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             38734                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.346672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.734799                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   29713     76.71%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     703      1.81%     78.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     916      2.36%     80.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     702      1.81%     82.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     609      1.57%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     529      1.37%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     576      1.49%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     904      2.33%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4082     10.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               38734                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.128472                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.630133                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14592                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                16140                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6053                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1252                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   697                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1064                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  314                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 44575                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1172                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   697                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15420                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2820                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6563                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6439                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 6795                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 42596                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  1834                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    38                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4743                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              48248                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               197312                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           50482                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                26344                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   21904                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               141                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           142                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     5940                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6907                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5773                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              556                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             452                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     39817                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                282                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    27255                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2096                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          17248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        61839                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            94                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        38734                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.703645                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.920162                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              23838     61.54%     61.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2537      6.55%     68.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              12359     31.91%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          38734                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                18055     66.24%     66.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 155      0.57%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     66.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                4807     17.64%     84.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4235     15.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 27255                       # Type of FU issued
system.cpu0.iq.rate                          0.385290                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads             95284                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            57350                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        26182                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 27227                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              60                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3490                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1893                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   697                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2441                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  223                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              40108                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               94                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6907                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5773                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               125                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    14                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  199                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            31                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           108                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          578                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 686                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                26809                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 4618                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              446                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                        8742                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    4391                       # Number of branches executed
system.cpu0.iew.exec_stores                      4124                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.378985                       # Inst execution rate
system.cpu0.iew.wb_sent                         26378                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        26210                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    14709                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    32795                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.370517                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.448513                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          17261                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              654                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        36125                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.632554                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.271265                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        25438     70.42%     70.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4322     11.96%     82.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         4004     11.08%     93.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          921      2.55%     96.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          390      1.08%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          565      1.56%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          204      0.56%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           99      0.27%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          182      0.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        36125                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               18929                       # Number of instructions committed
system.cpu0.commit.committedOps                 22851                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          7297                       # Number of memory references committed
system.cpu0.commit.loads                         3417                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                      3750                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    19596                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 287                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           15401     67.40%     67.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            150      0.66%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3417     14.95%     83.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          3880     16.98%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            22851                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  182                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       75833                       # The number of ROB reads
system.cpu0.rob.rob_writes                      82842                       # The number of ROB writes
system.cpu0.timesIdled                            395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          32005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      18929                       # Number of Instructions Simulated
system.cpu0.committedOps                        22851                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.737070                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.737070                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.267589                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.267589                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   30237                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  14891                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                    92956                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   15287                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                   9896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               12                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          160.023873                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               6421                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              287                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.372822                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   160.023873                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.156273                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.156273                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.268555                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            16642                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           16642                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4081                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4081                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2259                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         6340                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            6340                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         6343                       # number of overall hits
system.cpu0.dcache.overall_hits::total           6343                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          252                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          252                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1470                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1470                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1722                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1722                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1722                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1722                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     13820268                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13820268                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     78100726                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     78100726                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     91920994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     91920994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     91920994                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     91920994                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         4333                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         4333                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         3729                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3729                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         8062                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         8062                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         8065                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         8065                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.058158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.058158                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.394208                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.394208                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.213595                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.213595                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.213515                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.213515                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 54842.333333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54842.333333                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53129.745578                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53129.745578                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53380.368177                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53380.368177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53380.368177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53380.368177                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.466667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.dcache.writebacks::total                4                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           96                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1326                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1326                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1422                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1422                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          156                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          144                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          300                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          300                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          300                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          300                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      8996998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      8996998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      7730501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      7730501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16727499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16727499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16727499                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16727499                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.036003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.036003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038616                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038616                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.037212                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037212                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.037198                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037198                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 57673.064103                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57673.064103                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53684.034722                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53684.034722                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 55758.330000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55758.330000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 55758.330000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55758.330000                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              222                       # number of replacements
system.cpu0.icache.tags.tagsinuse          240.297708                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4730                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.896494                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   240.297708                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.469331                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.469331                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            11617                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           11617                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4730                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4730                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4730                       # number of overall hits
system.cpu0.icache.overall_hits::total           4730                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          779                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          779                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           779                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          779                       # number of overall misses
system.cpu0.icache.overall_misses::total          779                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42374750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42374750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42374750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42374750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42374750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42374750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5509                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5509                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5509                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5509                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5509                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5509                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.141405                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141405                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.141405                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141405                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.141405                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141405                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54396.341463                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54396.341463                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54396.341463                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54396.341463                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54396.341463                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54396.341463                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          179                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          179                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          179                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          600                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          600                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          600                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     32529750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32529750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     32529750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32529750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     32529750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32529750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.108913                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108913                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.108913                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108913                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.108913                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108913                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54216.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54216.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54216.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54216.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54216.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54216.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   3007                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             2610                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              119                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                2744                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   1329                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            48.432945                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    120                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           11193                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2243                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         13269                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       3007                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              1449                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         5670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    273                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                      679                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   72                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples              8057                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.816061                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.194253                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    5821     72.25%     72.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     226      2.81%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      60      0.74%     75.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                      86      1.07%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      53      0.66%     77.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     111      1.38%     78.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      96      1.19%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     147      1.82%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1457     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                8057                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.268650                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.185473                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1948                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 4166                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                      766                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1071                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   106                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 195                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 13266                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  119                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   106                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2361                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    272                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1227                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     1413                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 2678                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 12847                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  2647                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              20284                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                62079                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           17045                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                16997                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    3286                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            52                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     5286                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                2004                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                726                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              133                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     12425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    10442                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              390                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        10285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            28                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples         8057                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.296016                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.935813                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               2688     33.36%     33.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                296      3.67%     37.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               5073     62.96%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           8057                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 8329     79.76%     79.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 100      0.96%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                1683     16.12%     96.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                330      3.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 10442                       # Type of FU issued
system.cpu1.iq.rate                          0.932904                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             29329                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            15096                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        10268                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 10442                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          533                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          426                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   106                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    267                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              12491                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 2004                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 726                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            11                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                  92                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                10377                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 1646                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               63                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        1969                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    2254                       # Number of branches executed
system.cpu1.iew.exec_stores                       323                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.927097                       # Inst execution rate
system.cpu1.iew.wb_sent                         10296                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        10268                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                     7234                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    14230                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.917359                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.508363                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2597                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts               89                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         7684                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.286830                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.688860                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3282     42.71%     42.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2309     30.05%     72.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          607      7.90%     80.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          670      8.72%     89.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           19      0.25%     89.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          656      8.54%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           39      0.51%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           51      0.66%     99.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8           51      0.66%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         7684                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts                9489                       # Number of instructions committed
system.cpu1.commit.committedOps                  9888                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          1771                       # Number of memory references committed
system.cpu1.commit.loads                         1471                       # Number of loads committed
system.cpu1.commit.membars                         20                       # Number of memory barriers committed
system.cpu1.commit.branches                      2207                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                     7749                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  44                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            8018     81.09%     81.09% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             99      1.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           1471     14.88%     96.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           300      3.03%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total             9888                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                   51                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       19962                       # The number of ROB reads
system.cpu1.rob.rob_writes                      25354                       # The number of ROB writes
system.cpu1.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       59545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                       9489                       # Number of Instructions Simulated
system.cpu1.committedOps                         9888                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.179576                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.179576                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.847762                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.847762                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   13829                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   4830                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    35823                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   12690                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   2276                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            4.272082                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               1853                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               35                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            52.942857                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     4.272082                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004172                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004172                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.034180                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             3896                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            3896                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         1573                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1573                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          270                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           270                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         1843                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            1843                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         1845                       # number of overall hits
system.cpu1.dcache.overall_hits::total           1845                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           51                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           24                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           75                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           76                       # number of overall misses
system.cpu1.dcache.overall_misses::total           76                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1588250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1588250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1122000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1122000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2710250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2710250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2710250                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2710250                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         1624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         1918                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         1918                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         1921                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         1921                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.031404                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.031404                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.081633                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.081633                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.039103                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.039103                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.039563                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.039563                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 31142.156863                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31142.156863                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data        46750                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        46750                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 36136.666667                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36136.666667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 35661.184211                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35661.184211                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           20                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           33                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           33                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           11                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           42                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           43                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       884250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       884250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       361000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       361000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1245250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1245250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1254250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1254250                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.019089                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.019089                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.037415                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037415                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.021898                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.021898                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.022384                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.022384                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 28524.193548                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28524.193548                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32818.181818                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32818.181818                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 29648.809524                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29648.809524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 29168.604651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29168.604651                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.134017                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                604                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            11.396226                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.134017                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.011981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.011981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1411                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1411                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          604                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            604                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          604                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             604                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          604                       # number of overall hits
system.cpu1.icache.overall_hits::total            604                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           75                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           75                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           75                       # number of overall misses
system.cpu1.icache.overall_misses::total           75                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4366000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4366000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4366000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4366000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4366000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4366000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst          679                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          679                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst          679                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          679                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst          679                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          679                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.110457                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.110457                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.110457                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.110457                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.110457                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.110457                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 58213.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58213.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 58213.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58213.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 58213.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58213.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3428500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3428500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3428500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3428500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3428500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3428500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.078056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.078056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.078056                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.078056                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.078056                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.078056                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 64688.679245                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64688.679245                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 64688.679245                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64688.679245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 64688.679245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64688.679245                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 845                       # Transaction distribution
system.membus.trans_dist::ReadResp                844                       # Transaction distribution
system.membus.trans_dist::Writeback                 4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               146                       # Transaction distribution
system.membus.trans_dist::ReadExResp              146                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        19072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               33                       # Total snoops (count)
system.membus.snoop_fanout::samples              1007                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    1007    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                1007                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1246998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3185750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1604495                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy             282000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             221750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
