# Alloy

**The modern C++20 framework for bare-metal embedded systems**

![Status](https://img.shields.io/badge/status-in%20development-yellow)
![C++20](https://img.shields.io/badge/C%2B%2B-20-blue)
![License](https://img.shields.io/badge/license-MIT-green)

**Quick Links:**
[Quick Start](#-quick-start) â€¢
[Code Generation](#-code-generation) â€¢
[Generation Commands](#code-generation-commands) â€¢
[Supported Hardware](#ï¸-supported-hardware) â€¢
[Documentation](#-documentation) â€¢
[Contributing](#-contributing) â€¢
[Coding Style](CODING_STYLE.md) â€¢
[Code Quality](CODE_QUALITY_SETUP.md)

---

## ğŸ¯ Vision

Alloy is a C++20 framework designed to make embedded systems development **powerful, flexible, and radically easy to use**. We believe developers should spend their time solving domain problems, not fighting build systems or deciphering complex APIs.

### Why "Alloy"?

Like a metal alloy combines different elements to create something stronger than its parts, **Alloy** combines:
- Modern C++20 (Concepts, Ranges, constexpr)
- Embedded systems expertise
- Exceptional developer experience (DX)

The result: A framework that's simultaneously robust, efficient, and a pleasure to use.

---

## ğŸš€ Quick Start

### 1. Install Development Environment

**Automatic Setup (Recommended):**
```bash
./setup-dev-env.sh
```

This script will install:
- **Clang 21** (macOS) or **Clang 14** (Linux) - Required for C++20 support
- CMake 3.25+
- Ninja build system

**macOS Manual Setup:**
```bash
brew install llvm@21 cmake ninja
export PATH="$(brew --prefix llvm@21)/bin:$PATH"
export CC=$(brew --prefix llvm@21)/bin/clang
export CXX=$(brew --prefix llvm@21)/bin/clang++
```

**Linux Manual Setup:**
```bash
sudo apt-get install clang-14 cmake ninja-build
export CC=clang-14
export CXX=clang++-14
```

### 2. Install ARM Toolchain (For Embedded Targets)

**Automatic Installation:**
```bash
./scripts/install-xpack-toolchain.sh
```

This will download and install the [xPack ARM toolchain](https://xpack-dev-tools.github.io/arm-none-eabi-gcc-xpack/) which includes complete newlib support.

**After installation, add to your PATH:**
```bash
export PATH="$HOME/.local/xpack-arm-toolchain/bin:$PATH"
```

### 3. Build an Example

```bash
# Configure for your board
cmake -B build -DALLOY_BOARD=bluepill

# Build
cmake --build build

# Flash to hardware (requires OpenOCD)
cmake --build build --target flash
```

**Supported boards:** `bluepill`, `stm32f407vg`, `arduino_zero`, `rp_pico`, `esp32_devkit`, `host`

### 4. Your First Blink

```cpp
#include "stm32f103c8/board.hpp"

int main() {
    alloy::board::init();  // 72MHz system clock

    while (true) {
        alloy::board::led.toggle();
        alloy::board::delay_ms(500);
    }
}
```

ğŸ“– **Full documentation:** [docs/toolchains.md](docs/toolchains.md)

---

## âœ¨ Features

### Modern C++20 Design
- **ğŸ” Concepts**: Type-safe interfaces with compile-time validation
- **ğŸš€ Zero Overhead**: Template-based, fully inlined, single-instruction operations
- **ğŸ›¡ï¸ Type Safety**: Strong typing prevents configuration errors at compile-time
- **âš¡ Compile-time Evaluation**: All configuration resolved at compile-time

### Architecture
- **ğŸ—ï¸ 5-Layer Architecture**: Generated Register â†’ Hardware Policy â†’ Platform â†’ Board â†’ Application
- **ğŸ“ Policy-Based Design**: Hardware policies provide zero-overhead abstractions
- **ğŸ”Œ Interface Validation**: C++20 concepts ensure API compliance across platforms
- **ğŸ“Š Automatic Code Generation**: Register and bitfield definitions from CMSIS-SVD files

### Developer Experience
- **ğŸ”§ Pure CMake**: No custom build tools, perfect IDE integration
- **ğŸ§ª Testable by Design**: Mock HAL for unit tests on host
- **ğŸ“š Comprehensive Documentation**: Architecture, porting guides, and tutorials
- **ğŸŒ Consistent APIs**: Same interface across STM32F4, STM32F7, STM32G0, SAME70

### Embedded-Optimized
- **ğŸ¯ Bare-Metal First**: No RTOS dependencies (RTOS support planned)
- **ğŸ“¦ No Dynamic Allocation**: Everything static or stack-based
- **âš™ï¸ Direct Register Access**: Thin abstraction over hardware
- **ğŸ”„ Result<T,E>**: Rust-style error handling without exceptions

---

## ğŸ¤– Code Generation

Alloy includes an **automated code generation system** that creates startup code, vector tables, and peripheral definitions from CMSIS-SVD files. This allows adding support for new ARM MCUs in minutes instead of weeks.

### Features

- **Automatic Startup Code**: `.data`/`.bss` initialization, static constructors, vector tables
- **SVD Parser**: Converts CMSIS-SVD XML to normalized JSON databases
- **CMake Integration**: Code generated transparently during build configuration
- **Hundreds of MCUs**: Supports STM32, nRF, RP2040, and more via CMSIS-SVD
- **Validated Output**: 38 automated tests ensure correct generation

### Quick Example

```bash
# Parse an SVD file to create database
python3 tools/codegen/svd_parser.py \
    --input STM32F103.svd \
    --output database/families/stm32f1xx.json

# Generate code for your MCU
python3 tools/codegen/generator.py \
    --mcu STM32F103C8 \
    --database database/families/stm32f1xx.json \
    --output build/generated
```

Or let CMake handle it automatically:
```cmake
include(codegen)
alloy_generate_code(MCU STM32F103C8)
```

### Code Generation Commands

The code generator supports generating different types of code from CMSIS-SVD files. All commands should be run from the project root directory.

#### Generate Everything (Recommended)

Generate all code for all supported MCUs:

```bash
cd tools/codegen
python3 codegen.py generate --all
```

This will generate:
- **Startup code** (vector tables, initialization)
- **Register structures** (peripheral register layouts)
- **Bitfield definitions** (register bit masks and positions)
- **Enumerations** (peripheral-specific enums)
- **Pin functions** (alternate function mappings)
- **Complete register maps** (single-file includes)

#### Generate Specific Components

Generate only startup code for all MCUs:
```bash
python3 codegen.py generate --startup
```

Generate only register structures and bitfields:
```bash
python3 codegen.py generate --registers
```

Generate only pin alternate functions:
```bash
python3 codegen.py generate --pin-functions
```

Generate only peripheral enumerations:
```bash
python3 codegen.py generate --enums
```

#### Generate for Specific Vendor

Generate pin headers for ST Microelectronics only:
```bash
python3 codegen.py generate --pins --vendor st
```

Generate everything for Atmel only:
```bash
python3 codegen.py generate --all --vendor atmel
```

Supported vendors: `st`, `atmel`, `microchip`

#### Platform-Specific HAL Generation

Generate all platform HAL implementations (GPIO, UART, I2C, SPI, etc.):
```bash
python3 cli/generators/unified_generator.py
```

Generate specific peripheral for specific platform:
```bash
# GPIO for STM32F4
python3 cli/generators/platform/generate_gpio.py

# UART for SAME70
python3 cli/generators/platform/generate_uart.py
```

#### Utility Commands

Check generation status:
```bash
python3 codegen.py status
```

Show vendor information:
```bash
python3 codegen.py vendors
```

Show current configuration:
```bash
python3 codegen.py config
```

Clean generated files (dry-run):
```bash
python3 codegen.py clean --dry-run
```

Test SVD parser on specific file:
```bash
python3 codegen.py test-parser STMicro/STM32F103.svd --verbose
```

#### Complete Generation (Recommended)

**NEW**: Single command to generate everything, format, and validate:

```bash
cd tools/codegen
python3 codegen.py generate-complete
```

This will automatically:
1. Generate all vendor code (pins, startup, registers, enums)
2. Generate all platform HAL implementations
3. Format all generated code with clang-format
4. Validate startup files with clang-tidy

**Options**:
```bash
# Skip formatting step
python3 codegen.py generate-complete --skip-format

# Skip validation step
python3 codegen.py generate-complete --skip-validate

# Continue even if a step fails
python3 codegen.py generate-complete --continue-on-error
```

#### Manual Generation Sequence (Alternative)

If you prefer to run each step manually:

```bash
cd tools/codegen

# 1. Generate vendor code (registers, startup, pins)
python3 codegen.py generate --all

# 2. Generate platform HAL implementations
python3 cli/generators/unified_generator.py

# 3. Format all generated code
bash scripts/format_generated_code.sh

# 4. Validate with clang-tidy
bash scripts/validate_clang_tidy.sh
```

### Documentation

- **[Tutorial: Adding a New MCU](tools/codegen/docs/TUTORIAL_ADDING_MCU.md)**
- **[CMake Integration Guide](tools/codegen/docs/CMAKE_INTEGRATION.md)**
- **[Template Customization](tools/codegen/docs/TEMPLATES.md)**
- **[Troubleshooting Guide](tools/codegen/docs/TROUBLESHOOTING.md)**
- **[Code Generator README](tools/codegen/README.md)**

---

## ğŸ› ï¸ Supported Hardware

### Currently Supported MCUs

Alloy now supports **4 STM32 families + 1 Atmel SAME70** with **standardized APIs** validated by C++20 concepts:

| Platform | Core | Freq | Flash | RAM | API Validation | Status |
|----------|------|------|-------|-----|----------------|--------|
| **STM32F4** | Cortex-M4F | 168 MHz | 1MB | 192KB | âœ… ClockPlatform<br>âœ… GpioPin | âœ… Phase 6 |
| **STM32F7** | Cortex-M7 | 216 MHz | 1MB | 512KB | âœ… ClockPlatform<br>âœ… GpioPin | âœ… Phase 6 |
| **STM32G0** | Cortex-M0+ | 64 MHz | 512KB | 144KB | âœ… ClockPlatform<br>âœ… GpioPin | âœ… Phase 6 |
| **SAME70** | Cortex-M7 | 300 MHz | 2MB | 384KB | ğŸ”„ In Progress | ğŸ”„ Planned |

### Phase 6 Achievement: API Standardization

All STM32 platforms now have:
- **Consistent APIs**: Same interface across STM32F4, F7, and G0
- **Concept Validation**: Compile-time verification with `static_assert`
- **Type Safety**: Strong typing prevents misuse
- **Zero Overhead**: Template-based, fully inlined implementations

### Architecture Support

- âœ… **ARM Cortex-M0+** (ATSAMD21, RP2040)
- âœ… **ARM Cortex-M3** (STM32F1)
- âœ… **ARM Cortex-M4F** (STM32F4 with FPU)
- âœ… **Xtensa LX6** (ESP32)
- âœ… **Host** (Linux/macOS/Windows) - Simulated HAL for development

### Peripheral Support by MCU

#### STM32F103C8 (Blue Pill)
- âœ… Clock: HSE (8MHz) + PLL â†’ 72MHz
- âœ… GPIO: CRL/CRH configuration
- ğŸ”„ UART, I2C, SPI, ADC, PWM, Timer (planned)

#### ESP32 (DevKit)
- âœ… Clock: 40MHz XTAL + PLL â†’ 80/160/240MHz
- âœ… GPIO: 40 pins (GPIO0-39)
- ğŸ”„ WiFi, Bluetooth, UART, I2C, SPI (planned)

#### STM32F407VG (Discovery)
- âœ… Clock: HSE (8MHz) + VCO PLL â†’ 168MHz
- âœ… GPIO: MODER-based, 9 ports
- âœ… FPU: Hardware floating-point (enabled)
- ğŸ”„ UART, I2C, SPI, ADC, DAC, PWM, DMA, USB OTG (planned)

#### ATSAMD21G18 (Arduino Zero)
- âœ… Clock: 32kHz XOSC32K + DFLL48M â†’ 48MHz
- âœ… GPIO: PORT-based, atomic operations
- ğŸ”„ SERCOM (UART/I2C/SPI), USB, ADC, DAC (planned)

#### RP2040 (Raspberry Pi Pico)
- âœ… Clock: 12MHz XOSC + PLL â†’ 125/133MHz
- âœ… GPIO: SIO (single-cycle IO), 30 pins
- âœ… XIP: Execute-in-place from flash
- âœ… Dual-core support (startup ready)
- ğŸ”„ PIO, UART, I2C, SPI, ADC, PWM, USB (planned)

### Board-Specific Details

Each board includes:
- âœ… Complete linker script (`.ld`)
- âœ… Startup code with vector table
- âœ… Board definition header with pin mappings
- âœ… Working blink example
- âœ… CMake build configuration

### Coming Soon

- â³ STM32L4 (ultra-low-power)
- â³ nRF52840 (Bluetooth LE)
- â³ STM32H7 (high-performance, 480MHz)
- â³ More peripherals (UART, I2C, SPI, ADC, PWM, DMA)

---

## ğŸ”§ Peripheral Support by MCU Family

This table shows the implementation status of peripheral drivers (hardware policies) for each MCU family. Each peripheral has auto-generated hardware policies that provide low-level register access with zero runtime overhead.

### Legend
- âœ… **Implemented** - Hardware policy generated and tested
- ğŸ”„ **Planned** - Will be implemented soon
- â³ **Future** - Support planned for later releases
- â– **Not Available** - Peripheral not present in this family

### Peripheral Support Matrix

| MCU Family | GPIO | UART | LPUART | SPI | I2C | ADC | DAC | Timer | DMA | USB | Ethernet | CAN | RTC | Watchdog | Total |
|-----------|------|------|--------|-----|-----|-----|-----|-------|-----|-----|----------|-----|-----|----------|-------|
| **SAME70** (Cortex-M7) | âœ… | âœ… | â– | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | âœ… | âœ… | âœ… | â³ | â³ | **4/14** |
| **STM32G0** (Cortex-M0+) | âœ… | âœ… | âœ… | âœ… | âœ… | âœ… | âœ… | âœ… | âœ… | âœ… | â– | â³ | â³ | â³ | **10/14** |
| **STM32F1** (Cortex-M3) | âœ… | ğŸ”„ | â– | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | â– | â³ | â³ | â³ | **1/14** |
| **STM32F4** (Cortex-M4F) | âœ… | ğŸ”„ | â– | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | âœ… | â³ | â³ | â³ | **2/14** |
| **ATSAMD21** (Cortex-M0+) | âœ… | ğŸ”„ | â– | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | ğŸ”„ | â– | â– | â³ | â³ | **1/14** |
| **RP2040** (Cortex-M0+ Dual) | âœ… | ğŸ”„ | â– | ğŸ”„ | ğŸ”„ | ğŸ”„ | â– | ğŸ”„ | ğŸ”„ | ğŸ”„ | â– | â– | â³ | â³ | **1/14** |

### Family-Specific Details

#### SAME70 (Atmel ARM Cortex-M7)
- **Status**: Primary development platform
- **Peripherals**: 33 register files + 33 bitfield files
- **Hardware Policies**: GPIO, UART, USB, Ethernet (4/33)
- **Clock**: Up to 300 MHz
- **Unique Features**: Ethernet MAC, QSPI, HSMCI

#### STM32G0 (ST ARM Cortex-M0+)
- **Status**: âœ… **10/33 peripherals implemented**
- **Peripherals**: 33 register files + 33 bitfield files
- **Hardware Policies**: GPIO, UART, LPUART, SPI, I2C, ADC, DAC, Timer, DMA, USB (10/33)
- **Clock**: Up to 64 MHz
- **Unique Features**: Low-power UART, USB-C Power Delivery
- **Documentation**: See [docs/adding-new-mcu-family.md](docs/adding-new-mcu-family.md)

#### STM32F1 (ST ARM Cortex-M3)
- **Status**: Basic GPIO support
- **Hardware Policies**: GPIO (1/?)
- **Clock**: Up to 72 MHz
- **Unique Features**: Blue Pill board support

#### STM32F4 (ST ARM Cortex-M4F)
- **Status**: Basic GPIO support
- **Hardware Policies**: GPIO (1/?)
- **Clock**: Up to 168 MHz
- **Unique Features**: Hardware FPU, Discovery board support

#### ATSAMD21 (Microchip ARM Cortex-M0+)
- **Status**: Basic GPIO support
- **Hardware Policies**: GPIO (1/?)
- **Clock**: Up to 48 MHz
- **Unique Features**: Arduino Zero compatibility, SERCOM flexibility

#### RP2040 (Raspberry Pi ARM Cortex-M0+ Dual-Core)
- **Status**: Basic GPIO support
- **Hardware Policies**: GPIO (1/?)
- **Clock**: Up to 133 MHz
- **Unique Features**: Dual-core, PIO state machines, unique SIO

### Notes

1. **Auto-Generated Code**: All register definitions and bitfields are auto-generated from CMSIS-SVD files
2. **Hardware Policies**: Use Policy-Based Design pattern for zero runtime overhead
3. **Type-Safe**: All bitfield operations are compile-time validated
4. **Testable**: Mock hooks available for all hardware policies
5. **Documentation**: Each peripheral has metadata describing all policy methods

**Want to add support for a peripheral?** See [docs/adding-new-mcu-family.md](docs/adding-new-mcu-family.md) for a complete guide.

---

## ğŸš€ Quick Start

> **Note**: Alloy is currently in **Phase 0 (Foundation)**. The API shown below represents our design vision and is not yet fully implemented.

### Prerequisites

- **CMake** 3.25+
- **C++ Compiler** with C++20 support:
  - GCC 11+ (for ARM: arm-none-eabi-gcc 11+)
  - Clang 13+
- **Python** 3.10+ (for code generator)
- **Google Test** (for unit tests)

### Example: Blinky

```cpp
#include <alloy/hal/gpio.hpp>
#include <alloy/platform/delay.hpp>

using namespace alloy::hal;

int main() {
    // Create an output pin (compile-time configured)
    GpioPin<25, PinMode::Output> led;
    led.initialize();

    while (true) {
        led.toggle();
        alloy::platform::delay_ms(500);
    }
}
```

### CMake Configuration

```cmake
cmake_minimum_required(VERSION 3.25)

# Select your board
set(ALLOY_BOARD "rp_pico")

# Include Alloy framework
add_subdirectory(external/alloy)

project(blinky CXX)

add_executable(blinky src/main.cpp)
target_link_libraries(blinky PRIVATE alloy::hal::gpio)
```

---

## ğŸ›ï¸ Architecture Overview

Alloy uses a **5-layer architecture** with C++20 concepts for interface validation:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Layer 5: Application Layer                             â”‚
â”‚  â”œâ”€ User code (main.cpp)                                â”‚
â”‚  â””â”€ Application logic                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Layer 4: Board Layer                                   â”‚
â”‚  â”œâ”€ Board-specific pin mappings                         â”‚
â”‚  â”œâ”€ Clock configuration                                 â”‚
â”‚  â””â”€ Linker scripts                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Layer 3: Platform Implementation Layer                 â”‚
â”‚  â”œâ”€ gpio.hpp (satisfies GpioPin concept)               â”‚
â”‚  â”œâ”€ clock_platform.hpp (satisfies ClockPlatform)       â”‚
â”‚  â””â”€ User-facing API with Result<T,E> error handling    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Layer 2: Hardware Policy Layer                         â”‚
â”‚  â”œâ”€ Low-level register manipulation                     â”‚
â”‚  â”œâ”€ Compile-time peripheral access                      â”‚
â”‚  â””â”€ Zero runtime overhead                               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Layer 1: Generated Register Layer                      â”‚
â”‚  â”œâ”€ *_registers.hpp (auto-generated from SVD)           â”‚
â”‚  â”œâ”€ *_bitfields.hpp (type-safe bitfield access)         â”‚
â”‚  â””â”€ Peripheral base addresses and structures            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Key Design Patterns

1. **Policy-Based Design**: Hardware policies provide compile-time abstraction
2. **C++20 Concepts**: Interface validation ensures API compliance
3. **Template Metaprogramming**: All configuration resolved at compile-time
4. **Result<T,E>**: Rust-style error handling without exceptions

**Learn more**: See [Architecture Documentation](docs/ARCHITECTURE.md)

---

## ğŸ“š Documentation

### Core Documentation
- **[Architecture](docs/ARCHITECTURE.md)** - Complete system architecture and design patterns
- **[Plan](plan.md)** - Project vision and roadmap
- **[Decisions (ADR)](decisions.md)** - Architecture decision records

### Developer Guides
- **[Porting a New Board](docs/PORTING_NEW_BOARD.md)** - Step-by-step guide to add new boards
- **[Porting a New Platform](docs/PORTING_NEW_PLATFORM.md)** - Guide to add new MCU families
- **[Code Generation](docs/CODE_GENERATION.md)** - Complete code generation system guide
- **[Toolchains](docs/toolchains.md)** - Toolchain setup and configuration

---

## ğŸ—ï¸ Project Structure

```
alloy/
â”œâ”€â”€ cmake/              # CMake scripts and toolchains
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ core/          # Core types, concepts, utilities
â”‚   â”œâ”€â”€ hal/           # Hardware Abstraction Layer
â”‚   â”‚   â”œâ”€â”€ interface/ # Platform-agnostic interfaces
â”‚   â”‚   â”œâ”€â”€ rp2040/    # RP2040 implementation
â”‚   â”‚   â”œâ”€â”€ stm32f4/   # STM32F4 implementation
â”‚   â”‚   â””â”€â”€ host/      # Host (mocked) implementation
â”‚   â”œâ”€â”€ drivers/       # External peripheral drivers
â”‚   â””â”€â”€ platform/      # Generated code (startup, linker, etc)
â”œâ”€â”€ tools/
â”‚   â””â”€â”€ codegen/       # Code generator (Python)
â”œâ”€â”€ examples/          # Example projects
â””â”€â”€ tests/             # Unit and integration tests
```

---

## ğŸ¨ Design Philosophy

### 1. Developer Experience First
- **Pure CMake** - No custom build tools, perfect IDE integration
- **Clear Documentation** - The code should be self-documenting
- **Fast Iteration** - Quick compile-test cycles

### 2. Modern C++20 Done Right
- **Concepts** - Type-safe APIs with clear compiler errors
- **constexpr** - Compile-time validation and optimization
- **Ranges** - Expressive data manipulation
- **No Modules** - Sticking with headers for compatibility

### 3. Testability is Not Optional
- **Host-first Development** - Develop and test without hardware
- **HAL Mocks** - Unit test your application logic
- **Dependency Injection** - Clean architecture enables easy testing

### 4. Zero Overhead, Always
- **No Dynamic Allocation in HAL** - Predictable memory usage
- **Compile-time Configuration** - No runtime penalties
- **Direct Register Access** - Thin abstraction over hardware

---

## ğŸ—ºï¸ Roadmap

### Phase 0: Foundation (Current - 2-3 months)
- [ ] Directory structure and basic CMake setup
- [ ] GPIO interface (concepts) + host implementation
- [ ] Blinky example running on host
- [ ] Error handling system (`Result<T, Error>`)
- [ ] Google Test integration

### Phase 1: Hardware Support (3-4 months)
- [ ] RP2040 HAL (GPIO, UART, I2C, SPI, ADC, PWM)
- [ ] STM32F4 HAL (GPIO, UART)
- [ ] Board system (2-3 pre-defined boards)
- [ ] Code generator MVP
- [ ] Examples: blinky, uart_echo, i2c_sensor

### Phase 2: Ecosystem (4-6 months)
- [ ] CLI tool (`alloy-cli`)
- [ ] STM32F4 complete support
- [ ] 10+ external peripheral drivers
- [ ] CI/CD with hardware-in-the-loop tests
- [ ] First beta release

### Phase 3: Growth (6+ months)
- [ ] More MCU families (STM32L4, ESP32-C6, nRF52)
- [ ] Optional RTOS support (FreeRTOS)
- [ ] Community contribution system
- [ ] 1.0 Release

---

## ğŸ¤ Contributing

Alloy is in **active development** (Phase 0). Contributions are welcome!

### How to Contribute

1. Check [open issues](https://github.com/alloy-embedded/alloy/issues)
2. Read our [Architecture](architecture.md) and [Decisions](decisions.md)
3. Fork the repo and create a feature branch
4. Follow our [naming conventions](decisions.md#adr-011-naming-conventions-snake_case)
5. Submit a pull request

### Development Setup

```bash
# Clone the repository
git clone https://github.com/alloy-embedded/alloy.git
cd alloy

# Build for host (no hardware needed)
cmake -B build -S .
cmake --build build

# Run tests
cd build && ctest
```

---

## ğŸ“‹ Naming Conventions

- **Files**: `snake_case.hpp`, `snake_case.cpp`
- **Classes/Structs**: `PascalCase`
- **Functions/Methods**: `snake_case()`
- **Variables**: `snake_case`
- **Constants**: `UPPER_SNAKE_CASE`
- **Namespaces**: `alloy::hal::`
- **CMake variables**: `ALLOY_BOARD`, `ALLOY_MCU`

See [ADR-011](decisions.md#adr-011-naming-conventions-snake_case) for complete conventions.

---

## ğŸ“Š Comparison with Existing Frameworks

| Feature | Alloy | modm | Arduino |
|---------|-------|------|---------|
| **Build System** | Pure CMake | lbuild (custom) | Arduino IDE |
| **C++ Standard** | C++20 | C++23 | C++11/17 |
| **IDE Integration** | Native | Limited | Arduino only |
| **Learning Curve** | Moderate | High | Low |
| **Testability** | Built-in | Limited | Poor |
| **Overhead** | Zero | Zero | Some |
| **MCU Support** | ~10 (growing) | 3,887 | Many |

---

## ğŸ“œ License

Alloy is released under the **MIT License**. See [LICENSE](LICENSE) for details.

---

## ğŸ™ Acknowledgments

Inspired by:
- **modm** - For showing what's possible in embedded C++
- **Rust** - For error handling design (`Result<T, E>`)
- **CMSIS** - For standardizing ARM Cortex-M interfaces

---

## ğŸ“ Contact & Community

- **GitHub**: [alloy-embedded/alloy](https://github.com/alloy-embedded/alloy)
- **Issues**: [Report bugs or request features](https://github.com/alloy-embedded/alloy/issues)
- **Discussions**: [Join the conversation](https://github.com/alloy-embedded/alloy/discussions)

---

<div align="center">

**Made with â¤ï¸ for the embedded systems community**

*Alloy: Combining the best of C++20 and embedded systems*

</div>
