// Seed: 940062865
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
endmodule
macromodule module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output tri   id_4,
    input  uwire id_5
);
  uwire id_7 = id_5;
  wire  id_8;
  wire  id_9;
  tri0  id_11 = 1 & 1;
  module_0(
      id_11, id_11, id_8, id_9, id_9, id_8, id_11
  );
  assign id_4  = id_7;
  assign id_10 = id_3;
endmodule
