static unsigned long F_1 ( unsigned long V_1 )\r\n{\r\nstatic unsigned long V_2 = 0xFFFFFFFF ;\r\nint V_3 ;\r\nV_3 = V_1 - V_2 ;\r\nif ( ( V_3 < 0 ) || ( V_3 >= V_4 ) ) {\r\nV_2 = V_1 & ~ ( V_4 - 1 ) ;\r\nF_2 ( V_2 , V_5 ) ;\r\nV_3 = V_1 - V_2 ;\r\n}\r\nreturn V_6 + V_3 ;\r\n}\r\nstatic inline unsigned long F_3 ( void )\r\n{\r\nunsigned long V_7 ;\r\nunsigned int V_8 ;\r\nif ( F_4 ( V_9 ) )\r\nV_8 = 4 ;\r\nelse\r\nV_8 = F_5 () ;\r\nV_7 = F_6 ( V_10 ) ;\r\nV_7 += ( 0x800 * V_8 ) ;\r\nreturn V_7 ;\r\n}\r\nstatic unsigned long F_7 ( unsigned long V_11 )\r\n{\r\nunsigned long V_12 ;\r\nunsigned long V_13 ;\r\nif ( ! V_14 )\r\nV_14 = F_3 () ;\r\nif ( F_4 ( V_11 ) ) {\r\nV_11 &= ~ 0x80000000 ;\r\n}\r\nV_12 = V_14 + ( ( V_11 >> V_15 ) * 4 ) ;\r\nV_13 = F_1 ( V_12 ) ;\r\nreturn V_13 ;\r\n}\r\nstatic unsigned long F_8 ( unsigned long V_11 )\r\n{\r\nunsigned long V_16 ;\r\nunsigned long V_17 , V_18 ;\r\nV_16 = F_6 ( F_7 ( V_11 ) ) & V_19 ;\r\nV_17 = F_1 ( V_16 ) ;\r\nV_18 = V_17 + ( ( V_11 >> V_20 ) & 0x3FF ) * 4 ;\r\nreturn V_18 ;\r\n}\r\nunsigned long F_9 ( unsigned long V_21 )\r\n{\r\nreturn F_6 ( F_7 ( V_21 ) ) ;\r\n}\r\nunsigned long F_10 ( unsigned long V_21 )\r\n{\r\nreturn F_6 ( F_8 ( V_21 ) ) ;\r\n}\r\nunsigned long F_11 ( void )\r\n{\r\nstatic unsigned long V_22 ;\r\nif ( ! V_22 )\r\nV_22 = F_7 ( 0 ) ;\r\nreturn V_22 ;\r\n}\r\nvoid T_1 F_12 ( unsigned long V_23 )\r\n{\r\nunsigned long V_24 , V_25 ;\r\nT_2 * V_26 ;\r\nV_25 = V_9 ;\r\nV_24 = F_13 ( V_9 ) ;\r\nV_26 = F_14 ( 0 ) + V_24 ;\r\nwhile ( V_25 <= V_27 ) {\r\nunsigned long V_28 ;\r\nV_28 = F_9 ( V_25 ) ;\r\nF_15 ( * V_26 ) = V_28 ;\r\nV_26 ++ ;\r\nV_25 += V_29 ;\r\nV_24 ++ ;\r\n}\r\n}
