
*** Running vivado
    with args -log float_adder_ip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source float_adder_ip_v1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source float_adder_ip_v1_0.tcl -notrace
Command: synth_design -top float_adder_ip_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20205 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1222.031 ; gain = 67.023 ; free physical = 1234 ; free virtual = 6861
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'float_adder_ip_v1_0' [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0.vhd:49]
	Parameter PRECISION_BITS bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'float_adder_ip_v1_0_S_AXI' declared at '/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0_S_AXI.vhd:5' bound to instance 'float_adder_ip_v1_0_S_AXI_inst' of component 'float_adder_ip_v1_0_S_AXI' [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'float_adder_ip_v1_0_S_AXI' [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0_S_AXI.vhd:86]
	Parameter PRECISION_BITS bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'floatpoint_adder' [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/src/floatpoint_adder.vhd:21]
	Parameter PRECISION_BITS bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/src/floatpoint_adder.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/src/floatpoint_adder.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/src/floatpoint_adder.vhd:203]
WARNING: [Synth 8-6014] Unused sequential element sticky_b_reg was removed.  [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/src/floatpoint_adder.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element round_b_reg was removed.  [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/src/floatpoint_adder.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element guard_b_reg was removed.  [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/src/floatpoint_adder.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'floatpoint_adder' (1#1) [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/src/floatpoint_adder.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0_S_AXI.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0_S_AXI.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0_S_AXI.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0_S_AXI.vhd:260]
WARNING: [Synth 8-3848] Net sal_sum_low in module/entity float_adder_ip_v1_0_S_AXI does not have driver. [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0_S_AXI.vhd:92]
WARNING: [Synth 8-3848] Net sal_sum_high in module/entity float_adder_ip_v1_0_S_AXI does not have driver. [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0_S_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'float_adder_ip_v1_0_S_AXI' (2#1) [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'float_adder_ip_v1_0' (3#1) [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/hdl/float_adder_ip_v1_0.vhd:49]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1268.641 ; gain = 113.633 ; free physical = 1196 ; free virtual = 6842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1268.641 ; gain = 113.633 ; free physical = 1195 ; free virtual = 6841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1276.645 ; gain = 121.637 ; free physical = 1195 ; free virtual = 6841
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/src/floatpoint_adder.vhd:230]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/float_adder_ip_1.0/src/floatpoint_adder.vhd:224]
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'floatpoint_adder'
INFO: [Synth 8-5546] ROM "sig_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mantissa_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                              000 |                              000
               inf_state |                              001 |                              110
     comparing_exp_state |                              010 |                              001
               add_state |                              011 |                              010
     normalization_state |                              100 |                              011
          rounding_state |                              101 |                              100
   normalization_state_2 |                              110 |                              101
              done_state |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'floatpoint_adder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1292.660 ; gain = 137.652 ; free physical = 1151 ; free virtual = 6806
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    279 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	              279 Bit    Registers := 3     
	               32 Bit    Registers := 9     
	               25 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    279 Bit        Muxes := 13    
	   8 Input    279 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	  11 Input     32 Bit        Muxes := 7     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 4     
	   8 Input     25 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module floatpoint_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    279 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	              279 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    279 Bit        Muxes := 13    
	   8 Input    279 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 4     
	   8 Input     25 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
Module float_adder_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  11 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "sig_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design float_adder_ip_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design float_adder_ip_v1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\float_adder_ip_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'float_adder_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'float_adder_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\float_adder_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'float_adder_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'float_adder_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\float_adder_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (float_adder_ip_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module float_adder_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (float_adder_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module float_adder_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (float_adder_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module float_adder_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (float_adder_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module float_adder_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (float_adder_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module float_adder_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (float_adder_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module float_adder_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (float_adder_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module float_adder_ip_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1069 ; free virtual = 6699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1069 ; free virtual = 6699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (float_adder_ip_v1_0_S_AXI_inst/float_adder_inst/mantissa_a_aux_reg[278]) is unused and will be removed from module float_adder_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (float_adder_ip_v1_0_S_AXI_inst/float_adder_inst/mantissa_b_aux_reg[278]) is unused and will be removed from module float_adder_ip_v1_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:13 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1071 ; free virtual = 6701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:14 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1069 ; free virtual = 6699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:14 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1069 ; free virtual = 6699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1069 ; free virtual = 6699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1069 ; free virtual = 6699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1069 ; free virtual = 6699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1069 ; free virtual = 6699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   164|
|3     |LUT1   |     2|
|4     |LUT2   |    90|
|5     |LUT3   |   429|
|6     |LUT4   |   908|
|7     |LUT5   |   934|
|8     |LUT6   |  1149|
|9     |MUXF7  |    32|
|10    |FDCE   |    36|
|11    |FDRE   |  1184|
|12    |FDSE   |    20|
|13    |IBUF   |    51|
|14    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |  5041|
|2     |  float_adder_ip_v1_0_S_AXI_inst |float_adder_ip_v1_0_S_AXI |  4948|
|3     |    float_adder_inst             |floatpoint_adder          |  4513|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1069 ; free virtual = 6699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1530.121 ; gain = 375.113 ; free physical = 1073 ; free virtual = 6703
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 1530.129 ; gain = 375.113 ; free physical = 1073 ; free virtual = 6703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'float_adder_ip_v1_0' is not ideal for floorplanning, since the cellview 'floatpoint_adder' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 1586.148 ; gain = 431.141 ; free physical = 1026 ; free virtual = 6677
INFO: [Common 17-1381] The checkpoint '/home/leandro/Desktop/UBA/CESE/mys/tp_final/ip_repo/float_adder_ip/ip_repo/edit_float_adder_ip_v1_0.runs/synth_1/float_adder_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file float_adder_ip_v1_0_utilization_synth.rpt -pb float_adder_ip_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1610.160 ; gain = 0.000 ; free physical = 1017 ; free virtual = 6676
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 21:24:31 2024...
