\doxysubsubsection{Peripheral\+\_\+registers\+\_\+structures}
\hypertarget{group___peripheral__registers__structures}{}\label{group___peripheral__registers__structures}\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+Core\+\_\+register \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+device\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{SRAM2\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2001\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gadb41012a2428a526d7ee5ff0f61d2344}{SRAM3\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20020000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{BKPSRAM\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40024000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaf98d1f99ecd952ee59e80b345d835bb0}{CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x12000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{SRAM2\+\_\+\+BB\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2201\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaebfa4db60f9ac39c7c7f3fed98090410}{SRAM3\+\_\+\+BB\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x22020000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{BKPSRAM\+\_\+\+BB\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x42024000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2800)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3800)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5800)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x1400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{ADC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x2300)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x2\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3800)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4800)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x1\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3800)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x6000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x010)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x028)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x040)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x058)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x070)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x088)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0\+B8)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x6400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x010)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x028)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x040)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x058)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x070)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x088)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0\+B8)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x50000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x800)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x900)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x\+B00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x440)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x500)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x1000)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ADC1\_BASE@{ADC1\_BASE}}
\index{ADC1\_BASE@{ADC1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1\_BASE}{ADC1\_BASE}}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x2000)}

\Hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!ADC\_BASE@{ADC\_BASE}}
\index{ADC\_BASE@{ADC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{ADC\_BASE}{ADC\_BASE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x2300)}

\Hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}}
\index{AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{AHB1PERIPH\_BASE}{AHB1PERIPH\_BASE}}
{\footnotesize\ttfamily \#define AHB1\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000)}

\Hypertarget{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!APB1PERIPH\_BASE@{APB1PERIPH\_BASE}}
\index{APB1PERIPH\_BASE@{APB1PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{APB1PERIPH\_BASE}{APB1PERIPH\_BASE}}
{\footnotesize\ttfamily \#define APB1\+PERIPH\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}}

\Hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!APB2PERIPH\_BASE@{APB2PERIPH\_BASE}}
\index{APB2PERIPH\_BASE@{APB2PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{APB2PERIPH\_BASE}{APB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define APB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000)}

\Hypertarget{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}\label{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!BKPSRAM\_BASE@{BKPSRAM\_BASE}}
\index{BKPSRAM\_BASE@{BKPSRAM\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{BKPSRAM\_BASE}{BKPSRAM\_BASE}}
{\footnotesize\ttfamily \#define BKPSRAM\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40024000)}

Backup SRAM(4 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}\label{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}}
\index{BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{BKPSRAM\_BB\_BASE}{BKPSRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define BKPSRAM\+\_\+\+BB\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x42024000)}

Backup SRAM(4 KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}\label{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

CCM(core coupled memory) data RAM(64 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__registers__structures_gaf98d1f99ecd952ee59e80b345d835bb0}\label{group___peripheral__registers__structures_gaf98d1f99ecd952ee59e80b345d835bb0} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{CCMDATARAM\_BB\_BASE}{CCMDATARAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BB\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x12000000)}

CCM(core coupled memory) data RAM(64 KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CRC\_BASE@{CRC\_BASE}}
\index{CRC\_BASE@{CRC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{CRC\_BASE}{CRC\_BASE}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3000)}

\Hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x\+E0042000)}

USB registers base address \Hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_BASE@{DMA1\_BASE}}
\index{DMA1\_BASE@{DMA1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_BASE}{DMA1\_BASE}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x6000)}

\Hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream0\_BASE@{DMA1\_Stream0\_BASE}}
\index{DMA1\_Stream0\_BASE@{DMA1\_Stream0\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream0\_BASE}{DMA1\_Stream0\_BASE}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream0\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x010)}

\Hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream1\_BASE@{DMA1\_Stream1\_BASE}}
\index{DMA1\_Stream1\_BASE@{DMA1\_Stream1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream1\_BASE}{DMA1\_Stream1\_BASE}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x028)}

\Hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream2\_BASE@{DMA1\_Stream2\_BASE}}
\index{DMA1\_Stream2\_BASE@{DMA1\_Stream2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream2\_BASE}{DMA1\_Stream2\_BASE}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x040)}

\Hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream3\_BASE@{DMA1\_Stream3\_BASE}}
\index{DMA1\_Stream3\_BASE@{DMA1\_Stream3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream3\_BASE}{DMA1\_Stream3\_BASE}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x058)}

\Hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream4\_BASE@{DMA1\_Stream4\_BASE}}
\index{DMA1\_Stream4\_BASE@{DMA1\_Stream4\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream4\_BASE}{DMA1\_Stream4\_BASE}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream4\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x070)}

\Hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream5\_BASE@{DMA1\_Stream5\_BASE}}
\index{DMA1\_Stream5\_BASE@{DMA1\_Stream5\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream5\_BASE}{DMA1\_Stream5\_BASE}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream5\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x088)}

\Hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream6\_BASE@{DMA1\_Stream6\_BASE}}
\index{DMA1\_Stream6\_BASE@{DMA1\_Stream6\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream6\_BASE}{DMA1\_Stream6\_BASE}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream6\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0\+A0)}

\Hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA1\_Stream7\_BASE@{DMA1\_Stream7\_BASE}}
\index{DMA1\_Stream7\_BASE@{DMA1\_Stream7\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Stream7\_BASE}{DMA1\_Stream7\_BASE}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream7\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0\+B8)}

\Hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_BASE@{DMA2\_BASE}}
\index{DMA2\_BASE@{DMA2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_BASE}{DMA2\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x6400)}

\Hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream0\_BASE@{DMA2\_Stream0\_BASE}}
\index{DMA2\_Stream0\_BASE@{DMA2\_Stream0\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream0\_BASE}{DMA2\_Stream0\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream0\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x010)}

\Hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream1\_BASE@{DMA2\_Stream1\_BASE}}
\index{DMA2\_Stream1\_BASE@{DMA2\_Stream1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream1\_BASE}{DMA2\_Stream1\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x028)}

\Hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream2\_BASE@{DMA2\_Stream2\_BASE}}
\index{DMA2\_Stream2\_BASE@{DMA2\_Stream2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream2\_BASE}{DMA2\_Stream2\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x040)}

\Hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream3\_BASE@{DMA2\_Stream3\_BASE}}
\index{DMA2\_Stream3\_BASE@{DMA2\_Stream3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream3\_BASE}{DMA2\_Stream3\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x058)}

\Hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream4\_BASE@{DMA2\_Stream4\_BASE}}
\index{DMA2\_Stream4\_BASE@{DMA2\_Stream4\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream4\_BASE}{DMA2\_Stream4\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream4\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x070)}

\Hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream5\_BASE@{DMA2\_Stream5\_BASE}}
\index{DMA2\_Stream5\_BASE@{DMA2\_Stream5\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream5\_BASE}{DMA2\_Stream5\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream5\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x088)}

\Hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream6\_BASE@{DMA2\_Stream6\_BASE}}
\index{DMA2\_Stream6\_BASE@{DMA2\_Stream6\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream6\_BASE}{DMA2\_Stream6\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream6\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0\+A0)}

\Hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}}
\index{DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Stream7\_BASE}{DMA2\_Stream7\_BASE}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream7\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0\+B8)}

\Hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!EXTI\_BASE@{EXTI\_BASE}}
\index{EXTI\_BASE@{EXTI\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI\_BASE}{EXTI\_BASE}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3\+C00)}

\Hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}



Peripheral\+\_\+memory\+\_\+map. 

\doxylink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH(up to 1 MB)} base address in the alias region ~\newline
 \Hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3\+C00)}

\Hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOA\_BASE@{GPIOA\_BASE}}
\index{GPIOA\_BASE@{GPIOA\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA\_BASE}{GPIOA\_BASE}}
{\footnotesize\ttfamily \#define GPIOA\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0000)}

\Hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOB\_BASE@{GPIOB\_BASE}}
\index{GPIOB\_BASE@{GPIOB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB\_BASE}{GPIOB\_BASE}}
{\footnotesize\ttfamily \#define GPIOB\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0400)}

\Hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOC\_BASE@{GPIOC\_BASE}}
\index{GPIOC\_BASE@{GPIOC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC\_BASE}{GPIOC\_BASE}}
{\footnotesize\ttfamily \#define GPIOC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0800)}

\Hypertarget{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}\label{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOD\_BASE@{GPIOD\_BASE}}
\index{GPIOD\_BASE@{GPIOD\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD\_BASE}{GPIOD\_BASE}}
{\footnotesize\ttfamily \#define GPIOD\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0\+C00)}

\Hypertarget{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}\label{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOE\_BASE@{GPIOE\_BASE}}
\index{GPIOE\_BASE@{GPIOE\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE\_BASE}{GPIOE\_BASE}}
{\footnotesize\ttfamily \#define GPIOE\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x1000)}

\Hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!GPIOH\_BASE@{GPIOH\_BASE}}
\index{GPIOH\_BASE@{GPIOH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH\_BASE}{GPIOH\_BASE}}
{\footnotesize\ttfamily \#define GPIOH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x1\+C00)}

\Hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1\_BASE}{I2C1\_BASE}}
{\footnotesize\ttfamily \#define I2\+C1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5400)}

\Hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!I2C2\_BASE@{I2C2\_BASE}}
\index{I2C2\_BASE@{I2C2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2\_BASE}{I2C2\_BASE}}
{\footnotesize\ttfamily \#define I2\+C2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5800)}

\Hypertarget{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}\label{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3\_BASE}{I2C3\_BASE}}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5\+C00)}

\Hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!I2S2ext\_BASE@{I2S2ext\_BASE}}
\index{I2S2ext\_BASE@{I2S2ext\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{I2S2ext\_BASE}{I2S2ext\_BASE}}
{\footnotesize\ttfamily \#define I2\+S2ext\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3400)}

\Hypertarget{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}\label{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!I2S3ext\_BASE@{I2S3ext\_BASE}}
\index{I2S3ext\_BASE@{I2S3ext\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{I2S3ext\_BASE}{I2S3ext\_BASE}}
{\footnotesize\ttfamily \#define I2\+S3ext\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4000)}

\Hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!IWDG\_BASE@{IWDG\_BASE}}
\index{IWDG\_BASE@{IWDG\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG\_BASE}{IWDG\_BASE}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3000)}

\Hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Peripheral base address in the alias region ~\newline
 \Hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PWR\_BASE@{PWR\_BASE}}
\index{PWR\_BASE@{PWR\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{PWR\_BASE}{PWR\_BASE}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x7000)}

APB2 peripherals \Hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!RCC\_BASE@{RCC\_BASE}}
\index{RCC\_BASE@{RCC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_BASE}{RCC\_BASE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3800)}

\Hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!RTC\_BASE@{RTC\_BASE}}
\index{RTC\_BASE@{RTC\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{RTC\_BASE}{RTC\_BASE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2800)}

\Hypertarget{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}\label{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SDIO\_BASE@{SDIO\_BASE}}
\index{SDIO\_BASE@{SDIO\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO\_BASE}{SDIO\_BASE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x2\+C00)}

\Hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SPI1\_BASE@{SPI1\_BASE}}
\index{SPI1\_BASE@{SPI1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1\_BASE}{SPI1\_BASE}}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3000)}

\Hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SPI2\_BASE@{SPI2\_BASE}}
\index{SPI2\_BASE@{SPI2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2\_BASE}{SPI2\_BASE}}
{\footnotesize\ttfamily \#define SPI2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3800)}

\Hypertarget{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}\label{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SPI3\_BASE@{SPI3\_BASE}}
\index{SPI3\_BASE@{SPI3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3\_BASE}{SPI3\_BASE}}
{\footnotesize\ttfamily \#define SPI3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3\+C00)}

\Hypertarget{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}\label{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SPI4\_BASE@{SPI4\_BASE}}
\index{SPI4\_BASE@{SPI4\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SPI4\_BASE}{SPI4\_BASE}}
{\footnotesize\ttfamily \#define SPI4\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3400)}

\Hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM1\_BASE}{SRAM1\_BASE}}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

SRAM1(112 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM1\_BB\_BASE}{SRAM1\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BB\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x22000000)}

SRAM1(112 KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}\label{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM2\_BASE}{SRAM2\_BASE}}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2001\+C000)}

SRAM2(16 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}\label{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}}
\index{SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM2\_BB\_BASE}{SRAM2\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BB\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2201\+C000)}

SRAM2(16 KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__registers__structures_gadb41012a2428a526d7ee5ff0f61d2344}\label{group___peripheral__registers__structures_gadb41012a2428a526d7ee5ff0f61d2344} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM3\_BASE@{SRAM3\_BASE}}
\index{SRAM3\_BASE@{SRAM3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM3\_BASE}{SRAM3\_BASE}}
{\footnotesize\ttfamily \#define SRAM3\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20020000)}

SRAM3(64 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__registers__structures_gaebfa4db60f9ac39c7c7f3fed98090410}\label{group___peripheral__registers__structures_gaebfa4db60f9ac39c7c7f3fed98090410} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM3\_BB\_BASE@{SRAM3\_BB\_BASE}}
\index{SRAM3\_BB\_BASE@{SRAM3\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM3\_BB\_BASE}{SRAM3\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM3\+\_\+\+BB\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x22020000)}

SRAM3(64 KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}}

\Hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}}

Peripheral memory map \Hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SYSCFG\_BASE@{SYSCFG\_BASE}}
\index{SYSCFG\_BASE@{SYSCFG\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG\_BASE}{SYSCFG\_BASE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3800)}

\Hypertarget{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}\label{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM10\_BASE@{TIM10\_BASE}}
\index{TIM10\_BASE@{TIM10\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10\_BASE}{TIM10\_BASE}}
{\footnotesize\ttfamily \#define TIM10\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4400)}

\Hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM11\_BASE@{TIM11\_BASE}}
\index{TIM11\_BASE@{TIM11\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11\_BASE}{TIM11\_BASE}}
{\footnotesize\ttfamily \#define TIM11\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4800)}

AHB1 peripherals \Hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM1\_BASE@{TIM1\_BASE}}
\index{TIM1\_BASE@{TIM1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1\_BASE}{TIM1\_BASE}}
{\footnotesize\ttfamily \#define TIM1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0000)}

\Hypertarget{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}\label{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM2\_BASE@{TIM2\_BASE}}
\index{TIM2\_BASE@{TIM2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2\_BASE}{TIM2\_BASE}}
{\footnotesize\ttfamily \#define TIM2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0000)}

\Hypertarget{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}\label{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM3\_BASE@{TIM3\_BASE}}
\index{TIM3\_BASE@{TIM3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3\_BASE}{TIM3\_BASE}}
{\footnotesize\ttfamily \#define TIM3\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0400)}

\Hypertarget{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}\label{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM4\_BASE@{TIM4\_BASE}}
\index{TIM4\_BASE@{TIM4\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4\_BASE}{TIM4\_BASE}}
{\footnotesize\ttfamily \#define TIM4\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0800)}

\Hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM5\_BASE@{TIM5\_BASE}}
\index{TIM5\_BASE@{TIM5\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5\_BASE}{TIM5\_BASE}}
{\footnotesize\ttfamily \#define TIM5\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0\+C00)}

\Hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM9\_BASE@{TIM9\_BASE}}
\index{TIM9\_BASE@{TIM9\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9\_BASE}{TIM9\_BASE}}
{\footnotesize\ttfamily \#define TIM9\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4000)}

\Hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USART1\_BASE@{USART1\_BASE}}
\index{USART1\_BASE@{USART1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USART1\_BASE}{USART1\_BASE}}
{\footnotesize\ttfamily \#define USART1\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x1000)}

\Hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USART2\_BASE@{USART2\_BASE}}
\index{USART2\_BASE@{USART2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USART2\_BASE}{USART2\_BASE}}
{\footnotesize\ttfamily \#define USART2\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4400)}

\Hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USART6\_BASE@{USART6\_BASE}}
\index{USART6\_BASE@{USART6\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USART6\_BASE}{USART6\_BASE}}
{\footnotesize\ttfamily \#define USART6\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x1400)}

\Hypertarget{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}\label{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_DEVICE\_BASE@{USB\_OTG\_DEVICE\_BASE}}
\index{USB\_OTG\_DEVICE\_BASE@{USB\_OTG\_DEVICE\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_DEVICE\_BASE}{USB\_OTG\_DEVICE\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x800)}

\Hypertarget{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}\label{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_EP\_REG\_SIZE@{USB\_OTG\_EP\_REG\_SIZE}}
\index{USB\_OTG\_EP\_REG\_SIZE@{USB\_OTG\_EP\_REG\_SIZE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_EP\_REG\_SIZE}{USB\_OTG\_EP\_REG\_SIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x20)}

\Hypertarget{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}\label{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_FIFO\_BASE@{USB\_OTG\_FIFO\_BASE}}
\index{USB\_OTG\_FIFO\_BASE@{USB\_OTG\_FIFO\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FIFO\_BASE}{USB\_OTG\_FIFO\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x1000)}

\Hypertarget{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}\label{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_FIFO\_SIZE@{USB\_OTG\_FIFO\_SIZE}}
\index{USB\_OTG\_FIFO\_SIZE@{USB\_OTG\_FIFO\_SIZE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FIFO\_SIZE}{USB\_OTG\_FIFO\_SIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x1000)}

\Hypertarget{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}\label{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_FS\_PERIPH\_BASE@{USB\_OTG\_FS\_PERIPH\_BASE}}
\index{USB\_OTG\_FS\_PERIPH\_BASE@{USB\_OTG\_FS\_PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_FS\_PERIPH\_BASE}{USB\_OTG\_FS\_PERIPH\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x50000000)}

\Hypertarget{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}\label{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_GLOBAL\_BASE@{USB\_OTG\_GLOBAL\_BASE}}
\index{USB\_OTG\_GLOBAL\_BASE@{USB\_OTG\_GLOBAL\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_GLOBAL\_BASE}{USB\_OTG\_GLOBAL\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x000)}

\Hypertarget{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}\label{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_HOST\_BASE@{USB\_OTG\_HOST\_BASE}}
\index{USB\_OTG\_HOST\_BASE@{USB\_OTG\_HOST\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HOST\_BASE}{USB\_OTG\_HOST\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x400)}

\Hypertarget{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}\label{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_HOST\_CHANNEL\_BASE@{USB\_OTG\_HOST\_CHANNEL\_BASE}}
\index{USB\_OTG\_HOST\_CHANNEL\_BASE@{USB\_OTG\_HOST\_CHANNEL\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HOST\_CHANNEL\_BASE}{USB\_OTG\_HOST\_CHANNEL\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x500)}

\Hypertarget{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}\label{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_HOST\_CHANNEL\_SIZE@{USB\_OTG\_HOST\_CHANNEL\_SIZE}}
\index{USB\_OTG\_HOST\_CHANNEL\_SIZE@{USB\_OTG\_HOST\_CHANNEL\_SIZE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HOST\_CHANNEL\_SIZE}{USB\_OTG\_HOST\_CHANNEL\_SIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x20)}

\Hypertarget{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}\label{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_HOST\_PORT\_BASE@{USB\_OTG\_HOST\_PORT\_BASE}}
\index{USB\_OTG\_HOST\_PORT\_BASE@{USB\_OTG\_HOST\_PORT\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_HOST\_PORT\_BASE}{USB\_OTG\_HOST\_PORT\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x440)}

\Hypertarget{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}\label{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_IN\_ENDPOINT\_BASE@{USB\_OTG\_IN\_ENDPOINT\_BASE}}
\index{USB\_OTG\_IN\_ENDPOINT\_BASE@{USB\_OTG\_IN\_ENDPOINT\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_IN\_ENDPOINT\_BASE}{USB\_OTG\_IN\_ENDPOINT\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x900)}

\Hypertarget{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}\label{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_OUT\_ENDPOINT\_BASE@{USB\_OTG\_OUT\_ENDPOINT\_BASE}}
\index{USB\_OTG\_OUT\_ENDPOINT\_BASE@{USB\_OTG\_OUT\_ENDPOINT\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_OUT\_ENDPOINT\_BASE}{USB\_OTG\_OUT\_ENDPOINT\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x\+B00)}

\Hypertarget{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}\label{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!USB\_OTG\_PCGCCTL\_BASE@{USB\_OTG\_PCGCCTL\_BASE}}
\index{USB\_OTG\_PCGCCTL\_BASE@{USB\_OTG\_PCGCCTL\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{USB\_OTG\_PCGCCTL\_BASE}{USB\_OTG\_PCGCCTL\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} )0x\+E00)}

\Hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!WWDG\_BASE@{WWDG\_BASE}}
\index{WWDG\_BASE@{WWDG\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG\_BASE}{WWDG\_BASE}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2\+C00)}

