module addsub
(
	input logic [7:0] dataa,
	input logic [7:0] datab,
	input logic add_sub,	
	input logic clk,
	output logic  [8:0] result
);

	always @ (posedge clk)
	begin
		if (add_sub)
			result <= dataa + datab;
		else
			result <= dataa - datab;
	end

endmodule