Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jan 24 14:32:42 2018
| Host         : UIAA208985B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ELE112_LAB_5_control_sets_placed.rpt
| Design       : ELE112_LAB_5
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |              24 |            7 |
| Yes          | No                    | Yes                    |              48 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+
|             Clock Signal            |        Enable Signal       |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+
|  SPI_SHIFT_REG/Q_reg[8]_LDC_i_1_n_0 |                            | SPI_SHIFT_REG/Q_reg[8]_LDC_i_2_n_0 |                1 |              1 |
|  SPI_SHIFT_REG/Q_reg[9]_LDC_i_1_n_0 |                            | SPI_SHIFT_REG/Q_reg[9]_LDC_i_2_n_0 |                1 |              1 |
|  SCLK_OBUF_BUFG                     |                            |                                    |                1 |              1 |
| ~SCLK_OBUF_BUFG                     | SPI_SHIFT_REG/STARTED_OBUF | SPI_SHIFT_REG/Q_reg[8]_LDC_i_1_n_0 |                1 |              2 |
| ~SCLK_OBUF_BUFG                     | SPI_SHIFT_REG/STARTED_OBUF | SPI_SHIFT_REG/Q_reg[9]_LDC_i_1_n_0 |                1 |              2 |
| ~SCLK_OBUF_BUFG                     | SPI_SHIFT_REG/STARTED_OBUF | SPI_SHIFT_REG/Q_reg[9]_LDC_i_2_n_0 |                1 |              2 |
| ~SCLK_OBUF_BUFG                     | SPI_SHIFT_REG/STARTED_OBUF | SPI_SHIFT_REG/Q_reg[8]_LDC_i_2_n_0 |                2 |              2 |
|  CLK_IBUF_BUFG                      |                            | Reset_IBUF                         |                1 |              3 |
|  SCLK_OBUF_BUFG                     |                            | SPI_SHIFT_REG/LC                   |                3 |              8 |
|  CLK_IBUF_BUFG                      | X_DATA_REG/LD_X            |                                    |                2 |              8 |
|  CLK_IBUF_BUFG                      | Y_DATA_REG/LD_Y            |                                    |                2 |              8 |
|  CLK_IBUF_BUFG                      | Z_DATA_REG/LD_Z            |                                    |                3 |              8 |
| ~SCLK_OBUF_BUFG                     | SPI_SHIFT_REG/STARTED_OBUF | SPI_SHIFT_REG/LC                   |               17 |             40 |
+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     4 |
| 3      |                     1 |
| 8      |                     4 |
| 16+    |                     1 |
+--------+-----------------------+


