sv xilinx_vip --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_block.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_por_fsm_top.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_bgt_fsm.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_device_rom.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_por_fsm.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_por_fsm_disabled.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_tile_config.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_drp_arbiter.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_register_decode.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_address_decoder.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_axi_lite_ipif.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_counter_f.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_pselect_f.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_slave_attachment.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_drp_control_top.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_drp_control.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_drp_access_ctrl.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_irq_req_ack.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_irq_sync.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0bufg_gt_ctrl.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_overvol_irq.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0_rst_cnt.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_usp_rf_data_converter_0_0/synth/rfdc_ex_usp_rf_data_converter_0_0.v" \
"../../../bd/rfdc_ex/ip/rfdc_ex_dac_source_i_0/sim/rfdc_ex_dac_source_i_0.v" \

verilog xlconstant_v1_1_7 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_a15e_one_0.v" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_a15e_arinsw_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_a15e_rinsw_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_a15e_awinsw_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_a15e_winsw_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_a15e_binsw_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_a15e_aroutsw_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_a15e_routsw_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_a15e_awoutsw_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_a15e_woutsw_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_a15e_boutsw_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/sc_node_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_a15e_arni_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_a15e_rni_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_a15e_awni_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_a15e_wni_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_a15e_bni_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ea34/hdl/sc_mmu_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_a15e_s00mmu_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/4fd2/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_a15e_s00tr_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/8047/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_a15e_s00sic_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/b89e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_a15e_s00a2s_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_a15e_sarn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_a15e_srn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_a15e_sawn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_a15e_swn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_a15e_sbn_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/7005/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_a15e_m00s2a_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_a15e_m00arn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_a15e_m00rn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_a15e_m00awn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_a15e_m00wn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_a15e_m00bn_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/7bd7/hdl/sc_exit_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_a15e_m00e_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_a15e_m01s2a_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_a15e_m01arn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_a15e_m01rn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_a15e_m01awn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_a15e_m01wn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_a15e_m01bn_0.sv" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_a15e_m01e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/bd_0/sim/bd_a15e.v" \

verilog axi_infrastructure_v1_1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_22 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v" \

sv axi_vip_v1_1_8 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/94c3/hdl/axi_vip_v1_1_vl_rfs.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/25b7/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/896c/hdl/verilog" --include "../../../../usp_rf_data_converter_0_ex.gen/sources_1/bd/rfdc_ex/ipshared/ec67/hdl" \
"../../../bd/rfdc_ex/ip/rfdc_ex_smartconnect_0_0/sim/rfdc_ex_smartconnect_0_0.v" \
"../../../bd/rfdc_ex/sim/rfdc_ex.v" \

verilog xil_defaultlib "glbl.v"

nosort
