Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project.qsys --block-symbol-file --output-directory=C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project --family="Stratix IV" --part=EP4SGX230KF40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 16.1]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding COMM_Pedreiro_v1_01_H [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_H
Progress: Adding COMM_Pedreiro_v1_01_chA [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chA
Progress: Adding COMM_Pedreiro_v1_01_chB [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chB
Progress: Adding COMM_Pedreiro_v1_01_chC [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chC
Progress: Adding COMM_Pedreiro_v1_01_chD [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chD
Progress: Adding COMM_Pedreiro_v1_01_chE [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chE
Progress: Adding COMM_Pedreiro_v1_01_chF [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chF
Progress: Adding COMM_Pedreiro_v1_01_chG [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chG
Progress: Adding SEVEN_SEGMENT_CONTROLLER_0 [SEVEN_SEGMENT_CONTROLLER 1.0]
Progress: Parameterizing module SEVEN_SEGMENT_CONTROLLER_0
Progress: Adding clk_100 [clock_source 16.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 16.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_200 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module clock_bridge_200
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding csense_adc_fo [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_adc_fo
Progress: Adding csense_cs_n [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_cs_n
Progress: Adding csense_sck [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_sck
Progress: Adding csense_sdi [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_sdi
Progress: Adding csense_sdo [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_sdo
Progress: Adding ddr2_address_span_extender [altera_address_span_extender 16.1]
Progress: Parameterizing module ddr2_address_span_extender
Progress: Adding dma_DDR_M0 [altera_msgdma 16.1]
Progress: Parameterizing module dma_DDR_M0
Progress: Adding dma_DDR_M1 [altera_msgdma 16.1]
Progress: Parameterizing module dma_DDR_M1
Progress: Adding ext_flash [altera_generic_tristate_controller 16.1]
Progress: Parameterizing module ext_flash
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding m1_clock_bridge [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module m1_clock_bridge
Progress: Adding m1_ddr2_i2c_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module m1_ddr2_i2c_scl
Progress: Adding m1_ddr2_i2c_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module m1_ddr2_i2c_sda
Progress: Adding m1_ddr2_memory [altera_mem_if_ddr2_emif 16.1]
Progress: Parameterizing module m1_ddr2_memory
Progress: Adding m2_ddr2_i2c_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module m2_ddr2_i2c_scl
Progress: Adding m2_ddr2_i2c_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module m2_ddr2_i2c_sda
Progress: Adding m2_ddr2_memory [altera_mem_if_ddr2_emif 16.1]
Progress: Parameterizing module m2_ddr2_memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_BUTTON [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_BUTTON
Progress: Adding pio_DIP [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_DIP
Progress: Adding pio_EXT [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_EXT
Progress: Adding pio_LED [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_LED
Progress: Adding pio_LED_painel [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_LED_painel
Progress: Adding pio_ctrl_io_lvds [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_ctrl_io_lvds
Progress: Adding rs232_uart [altera_avalon_uart 16.1]
Progress: Parameterizing module rs232_uart
Progress: Adding rtcc_alarm [altera_avalon_pio 16.1]
Progress: Parameterizing module rtcc_alarm
Progress: Adding rtcc_cs_n [altera_avalon_pio 16.1]
Progress: Parameterizing module rtcc_cs_n
Progress: Adding rtcc_sck [altera_avalon_pio 16.1]
Progress: Parameterizing module rtcc_sck
Progress: Adding rtcc_sdi [altera_avalon_pio 16.1]
Progress: Parameterizing module rtcc_sdi
Progress: Adding rtcc_sdo [altera_avalon_pio 16.1]
Progress: Parameterizing module rtcc_sdo
Progress: Adding sd_card_wp_n [altera_avalon_pio 16.1]
Progress: Parameterizing module sd_card_wp_n
Progress: Adding sync [Sync 1.0]
Progress: Parameterizing module sync
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding temp_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module temp_scl
Progress: Adding temp_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module temp_sda
Progress: Adding timer_1ms [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1us
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 16.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project.csense_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.dma_DDR_M0: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_DDR_M1: Response information port is disabled. Enable the response port if data transfer information is required by host
Warning: MebX_Qsys_Project.ext_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: MebX_Qsys_Project.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project.m1_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m1_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Info: MebX_Qsys_Project.m2_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m2_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Warning: MebX_Qsys_Project.m2_ddr2_memory.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: MebX_Qsys_Project.pio_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.pio_DIP: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.pio_EXT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.rtcc_alarm: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.rtcc_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sd_card_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MebX_Qsys_Project.temp_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chA.clock_sink_200: COMM_Pedreiro_v1_01_chA.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chB.clock_sink_200: COMM_Pedreiro_v1_01_chB.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chC.clock_sink_200: COMM_Pedreiro_v1_01_chC.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chD.clock_sink_200: COMM_Pedreiro_v1_01_chD.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chE.clock_sink_200: COMM_Pedreiro_v1_01_chE.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chF.clock_sink_200: COMM_Pedreiro_v1_01_chF.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chG.clock_sink_200: COMM_Pedreiro_v1_01_chG.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_H.clock_sink_200: COMM_Pedreiro_v1_01_H.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project.qsys --synthesis=VHDL --output-directory=C:\Users\rfranca\Development\GitHub\SimuCam_Development\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project\synthesis --family="Stratix IV" --part=EP4SGX230KF40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 16.1]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding COMM_Pedreiro_v1_01_H [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_H
Progress: Adding COMM_Pedreiro_v1_01_chA [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chA
Progress: Adding COMM_Pedreiro_v1_01_chB [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chB
Progress: Adding COMM_Pedreiro_v1_01_chC [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chC
Progress: Adding COMM_Pedreiro_v1_01_chD [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chD
Progress: Adding COMM_Pedreiro_v1_01_chE [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chE
Progress: Adding COMM_Pedreiro_v1_01_chF [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chF
Progress: Adding COMM_Pedreiro_v1_01_chG [COMM_Pedreiro_v1_01 1.0]
Progress: Parameterizing module COMM_Pedreiro_v1_01_chG
Progress: Adding SEVEN_SEGMENT_CONTROLLER_0 [SEVEN_SEGMENT_CONTROLLER 1.0]
Progress: Parameterizing module SEVEN_SEGMENT_CONTROLLER_0
Progress: Adding clk_100 [clock_source 16.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 16.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_200 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module clock_bridge_200
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding csense_adc_fo [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_adc_fo
Progress: Adding csense_cs_n [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_cs_n
Progress: Adding csense_sck [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_sck
Progress: Adding csense_sdi [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_sdi
Progress: Adding csense_sdo [altera_avalon_pio 16.1]
Progress: Parameterizing module csense_sdo
Progress: Adding ddr2_address_span_extender [altera_address_span_extender 16.1]
Progress: Parameterizing module ddr2_address_span_extender
Progress: Adding dma_DDR_M0 [altera_msgdma 16.1]
Progress: Parameterizing module dma_DDR_M0
Progress: Adding dma_DDR_M1 [altera_msgdma 16.1]
Progress: Parameterizing module dma_DDR_M1
Progress: Adding ext_flash [altera_generic_tristate_controller 16.1]
Progress: Parameterizing module ext_flash
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding m1_clock_bridge [altera_avalon_mm_clock_crossing_bridge 16.1]
Progress: Parameterizing module m1_clock_bridge
Progress: Adding m1_ddr2_i2c_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module m1_ddr2_i2c_scl
Progress: Adding m1_ddr2_i2c_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module m1_ddr2_i2c_sda
Progress: Adding m1_ddr2_memory [altera_mem_if_ddr2_emif 16.1]
Progress: Parameterizing module m1_ddr2_memory
Progress: Adding m2_ddr2_i2c_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module m2_ddr2_i2c_scl
Progress: Adding m2_ddr2_i2c_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module m2_ddr2_i2c_sda
Progress: Adding m2_ddr2_memory [altera_mem_if_ddr2_emif 16.1]
Progress: Parameterizing module m2_ddr2_memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_BUTTON [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_BUTTON
Progress: Adding pio_DIP [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_DIP
Progress: Adding pio_EXT [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_EXT
Progress: Adding pio_LED [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_LED
Progress: Adding pio_LED_painel [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_LED_painel
Progress: Adding pio_ctrl_io_lvds [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_ctrl_io_lvds
Progress: Adding rs232_uart [altera_avalon_uart 16.1]
Progress: Parameterizing module rs232_uart
Progress: Adding rtcc_alarm [altera_avalon_pio 16.1]
Progress: Parameterizing module rtcc_alarm
Progress: Adding rtcc_cs_n [altera_avalon_pio 16.1]
Progress: Parameterizing module rtcc_cs_n
Progress: Adding rtcc_sck [altera_avalon_pio 16.1]
Progress: Parameterizing module rtcc_sck
Progress: Adding rtcc_sdi [altera_avalon_pio 16.1]
Progress: Parameterizing module rtcc_sdi
Progress: Adding rtcc_sdo [altera_avalon_pio 16.1]
Progress: Parameterizing module rtcc_sdo
Progress: Adding sd_card_wp_n [altera_avalon_pio 16.1]
Progress: Parameterizing module sd_card_wp_n
Progress: Adding sync [Sync 1.0]
Progress: Parameterizing module sync
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding temp_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module temp_scl
Progress: Adding temp_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module temp_sda
Progress: Adding timer_1ms [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1us
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 16.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project.csense_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.dma_DDR_M0: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: MebX_Qsys_Project.dma_DDR_M1: Response information port is disabled. Enable the response port if data transfer information is required by host
Warning: MebX_Qsys_Project.ext_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: MebX_Qsys_Project.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project.m1_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m1_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Info: MebX_Qsys_Project.m2_ddr2_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m2_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Warning: MebX_Qsys_Project.m2_ddr2_memory.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: MebX_Qsys_Project.pio_BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.pio_DIP: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.pio_EXT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.rtcc_alarm: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.rtcc_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sd_card_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MebX_Qsys_Project.temp_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chA.clock_sink_200: COMM_Pedreiro_v1_01_chA.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chB.clock_sink_200: COMM_Pedreiro_v1_01_chB.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chC.clock_sink_200: COMM_Pedreiro_v1_01_chC.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chD.clock_sink_200: COMM_Pedreiro_v1_01_chD.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chE.clock_sink_200: COMM_Pedreiro_v1_01_chE.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chF.clock_sink_200: COMM_Pedreiro_v1_01_chF.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_chG.clock_sink_200: COMM_Pedreiro_v1_01_chG.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Warning: MebX_Qsys_Project.clk_100.clk/COMM_Pedreiro_v1_01_H.clock_sink_200: COMM_Pedreiro_v1_01_H.clock_sink_200 requires 200000000Hz, but source has frequency of 100000000Hz
Info: MebX_Qsys_Project: Generating MebX_Qsys_Project "MebX_Qsys_Project" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between ddr2_address_span_extender_expanded_master_to_m2_ddr2_memory_avl_cmd_width_adapter.src and cmd_mux.sink0
Info: Inserting clock-crossing logic between dma_DDR_M0_mm_read_to_m2_ddr2_memory_avl_cmd_width_adapter.src and cmd_mux.sink1
Info: Inserting clock-crossing logic between dma_DDR_M1_mm_read_to_m2_ddr2_memory_avl_cmd_width_adapter.src and cmd_mux.sink2
Info: Inserting clock-crossing logic between dma_DDR_M0_mm_write_to_m2_ddr2_memory_avl_cmd_width_adapter.src and cmd_mux.sink3
Info: Inserting clock-crossing logic between dma_DDR_M1_mm_write_to_m2_ddr2_memory_avl_cmd_width_adapter.src and cmd_mux.sink4
Info: Inserting clock-crossing logic between m2_ddr2_memory_avl_to_ddr2_address_span_extender_expanded_master_rsp_width_adapter.src and rsp_mux.sink0
Info: Inserting clock-crossing logic between m2_ddr2_memory_avl_to_dma_DDR_M0_mm_read_rsp_width_adapter.src and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between m2_ddr2_memory_avl_to_dma_DDR_M1_mm_read_rsp_width_adapter.src and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between m2_ddr2_memory_avl_to_dma_DDR_M0_mm_write_rsp_width_adapter.src and rsp_mux_003.sink0
Info: Inserting clock-crossing logic between m2_ddr2_memory_avl_to_dma_DDR_M1_mm_write_rsp_width_adapter.src and rsp_mux_004.sink0
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has readdata signal 64 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has burstcount signal 5 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has writedata signal 64 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has address signal 31 bit wide, but the slave is 26 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has byteenable signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master m1_clock_bridge.m0 and slave m1_ddr2_memory.avl because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Error: Generation stopped, 72 or more modules remaining
Info: MebX_Qsys_Project: Done "MebX_Qsys_Project" with 37 modules, 6 files
Error: qsys-generate failed with exit code 1: 1 Error, 10 Warnings
Info: Stopping: Create HDL design files for synthesis
