// SPDX-FileCopyrightText: 2026 ARMSX2 Contributors
// SPDX-License-Identifier: GPL-3.0+

#pragma once

#include "GS/GSBackQueue.h"
#include "GS/GSUtil.h"
#include "GS/GSVertexKick.h"
#include "GS/Renderers/Common/GSVertex.h"

#include <algorithm>

// Two-pass packed-vertex kick kernel for the fused GIF handlers.
//
// The legacy kick is a per-vertex state machine: parse, store, mirror, decide,
// emit, accumulate, with the buffer cursor and the whole of GSState reachable at
// every step. This replaces it, for the three prim types and two packed layouts
// that carry the bulk of every title's vertices, with two loops over a chunk of
// the register run:
//
//   pass one   parses each vertex into the buffer at a PROVISIONAL position
//              (tail at chunk entry, plus the vertex's index in the chunk) and
//              writes one 16-byte side entry: the window position, the outcode,
//              the two pixel bands, and the ADC bit. No state machine, no
//              branches but the loop.
//   pass two   walks the side table with head/tail/next/itail as locals and the
//              three most recent side entries rotating in registers, rejects
//              the majority with bit arithmetic alone, and runs the emission
//              path only for accepted prims -- copying the prim's vertices from
//              their provisional slots down to the position the legacy
//              arithmetic puts them in.
//
// Nothing here calls out to GSState. Anything that needs the rest of it -- the
// per-draw environment snapshot, a flush, a buffer growth, a draw-buffer switch
// -- is the caller's business: the handler runs the legacy kick for those
// vertices and re-enters, and the kernel holds nothing across such a seam.
//
// Exactness (the differential suite in tests/ctest/core/gs/gs_kick_kernel_tests.cpp
// pins all of it): every quantity is computed by the same expression on the same
// inputs as the legacy kick. What changes is the order of independent stores and
// where a value is read from -- the cull decision reads side entries in registers
// instead of the mirror ring in memory, and the min/max accumulate reloads the
// prim's vertices from the (L1-hot) buffer instead of using the parse's
// registers. Provisional slots for rejected vertices always sit at or above the
// eventual tail, which is outside the contract.
namespace GSVertexKickKernel
{
	// Vertices per kernel entry. The side table is 16 bytes a vertex, so this is
	// a 2 KB working set. Bigger amortizes the entry/exit cost further; smaller
	// wastes less parse work when the handler has to break out to a legacy kick.
	static constexpr u32 kChunkVertices = 128;

	// Below this many vertices in a handler call, the caller runs its own
	// per-vertex batch instead of entering the kernel. The kernel pays a fixed
	// cost per call -- pass one's setup, pass two's preheader, the ring writeback
	// and the two prologues -- that a short call cannot amortize, and the bypass
	// target is the arm that ran before the kernel existed, so it is exact for
	// free. Compile-time, not a settings key and not an env gate.
	//
	// The executed-path walker puts the break-even at 4.3 vertices on a triangle
	// strip: the kernel arm costs 314 instructions a call plus 49.25 a vertex
	// against the per-vertex batch's 111 plus 96. An M2 A/B at 0, 2, 4, 6 and 8
	// on the four titles that reach this arm (sotc, spiderman3, stuntman,
	// katamari) could not separate any two of them -- every threshold's three
	// reps overlap every other's -- so the value is the arithmetic's, rounded up
	// to cover the instantiations whose fixed cost is higher than the strip's.
	static constexpr u32 kMinKernelVertices = 6;

	// The ADC (skip) bit rides in CullMirrorEntry::meta's spare bits, so the side
	// entry IS a mirror entry: the ring can be filled by copying and
	// CullTestScalar runs on side entries unchanged. Bits 0-27 are the X band,
	// 28-55 the Y band, 56-59 the outcode; 60-63 are unused by the mirror.
	static constexpr u64 kCullMetaAdcBit = 1ull << 60;

	static_assert((kCullMetaAdcBit & (GSVertexKernels::kCullMetaBandXMask |
										 GSVertexKernels::kCullMetaBandYMask |
										 GSVertexKernels::kCullMetaOutcodeMask)) == 0,
		"the ADC bit must not collide with the mirror entry's band or outcode fields");

	// GIFPacked XYZ2/XYZF2 both carry ADC in bit 15 of the fourth word (Skip()),
	// so the bit lands in place with one shift.
	static constexpr u32 kAdcShift = 45;
	static_assert((static_cast<u64>(0x8000u) << kAdcShift) == kCullMetaAdcBit);

	// Batch invariants. Everything here is fixed for the whole of a kernel entry:
	// only a flush, a buffer switch or a register write can change any of them,
	// and none of those can happen inside the kernel.
	struct Invariants
	{
		GSVector4i xyof;                       // {ofx, ofy, ofx, ofy}
		GSVertexKernels::CullBounds bounds;    // banded, i.e. triangle/sprite native res
		u64 uvfog;                             // XYZ2: {UV, FOG}; XYZF2: UV in the low word
		GSVector4i clamp_keep;                 // depth clamp, as two lane masks over m[1]:
		GSVector4i clamp_shifted;              //   m1' = (m1 & keep) | ((m1 >> 8) & shifted)
		// TME, FST and IIP in one word rather than three: they are read only on the
		// accept path, and pass two is tight enough on general-purpose registers
		// that three separate ones cost a spill.
		u32 shade;                             // bit 0 TME, bit 1 FST, bit 2 IIP
		bool clamp_enabled;
		bool sprite_q_fix;                     // sprite only: !PRIM.FST
		// Where the batch's last parsed vertex goes -- GSState::m_v, which the
		// piecemeal handlers and the next tag read. Call-invariant.
		GSVertex* last_out;
		// Appended, not interleaved: the two contiguous triple layouts never read
		// either of these, and keeping every field they DO read at the offset it
		// had is what makes their code identical to what it was.
		//
		// carry_m0 is what a layout that omits a register parses against, and it
		// is re-read at every kernel entry rather than hoisted per call -- the
		// same rule the cull bounds follow, for the same reason: a seam kick can
		// flush, and a flush can move what the rest of the run is decided against.
		GSVector4i carry_m0;
		GIFPackedLayout off;
	};

	// The buffer cursor is NOT marshalled. Every field of it -- head, tail, next,
	// xy_tail, the fused-min/max watermark and its valid flag, and the index
	// tail -- is a member of the two buffer objects the kernel is already handed,
	// so it reads them at entry and writes them at exit itself. Passing them in
	// and back out by value cost a 44-byte structure through memory each way plus
	// the caller's unpack, and bought nothing: the caller's own cursor is loaded
	// from and stored to exactly those members.
	//
	// The one thing that does come back is the deferred draw-rect accumulation,
	// which is not a buffer member: the union of the chunk's accepted prim rects,
	// returned in a vector register, plus a two-bit state saying whether it is
	// empty, unions into temp_draw_rect, or replaces it.
	enum AccState : u32
	{
		kAccEmpty = 0,
		kAccUnion = 1,
		kAccReplace = 2,
	};

	// The kernel takes the two buffer objects rather than the seven pointers it
	// reads out of them. Six of those seven -- the vertex and index arrays, both
	// mirror rings and the fused min/max accumulator -- are the buffer's own
	// members at compile-time offsets, so handing over the two objects costs the
	// kernel two loads and saves the caller building and the callee unpacking a
	// seven-pointer aggregate that AAPCS passes in memory. Only the side table,
	// which lives in GSState rather than in the vertex buffer, stays an argument:
	// two parallel u64 arrays rather than one array of CullMirrorEntry, because
	// split, pass one's quad build writes each field straight out instead of
	// interleaving the two against each other, and pass two's cull decision reads
	// them as plain 64-bit scalars -- as one aggregate, clang keeps the entries in
	// NEON registers and pays a cross-domain move for every field the decision
	// touches, six per completed prim.

	// {wx, wy, wx, wy} from a mirror entry's packed position -- the shape
	// ComputeCullBBox's runion consumes, and the shape the xy ring holds.
	__forceinline_odr GSVector4i BroadcastXY(u64 xyp)
	{
#ifdef ARCH_ARM64
		return GSVector4i(vreinterpretq_s32_u64(vdupq_n_u64(xyp)));
#else
		return GSVector4i(_mm_set1_epi64x(static_cast<s64>(xyp)));
#endif
	}

	// The depth-clamp hack as two lane masks, so the clamp costs no branch and no
	// address-of on the parsed vector. m[1] is {XY, Z, UV, FOG}; only the Z lane
	// moves.
	//   Disabled        z' = z
	//   PrioritizeLower z' = z & 0x00FFFFFF
	//   PrioritizeUpper z' = ((z >> 8) & ~0xFF) | (z & 0xFF)
	__forceinline_odr void MakeDepthClampMasks(GSLimit24BitDepth mode, GSVector4i& keep, GSVector4i& shifted)
	{
		switch (mode)
		{
			case GSLimit24BitDepth::PrioritizeLower:
				keep = GSVector4i(-1, 0x00FFFFFF, -1, -1);
				shifted = GSVector4i::zero();
				break;
			case GSLimit24BitDepth::PrioritizeUpper:
				keep = GSVector4i(-1, 0x000000FF, -1, -1);
				shifted = GSVector4i(0, static_cast<int>(0xFFFFFF00u), 0, 0);
				break;
			default:
				keep = GSVector4i::xffffffff();
				shifted = GSVector4i::zero();
				break;
		}
	}

#ifdef ARCH_ARM64
	// ------------------------------------------------------------------------
	// The mirror-entry build, four vertices at a time.
	//
	// Per vertex the offset subtract, the two band shifts, the four bound
	// compares and the pack are 29 scalar instructions -- two thirds of pass one,
	// which an objdump of the scalar build confirmed was the dominant cost. Every
	// step of it is lane-parallel, so it goes four-wide over a transpose of the
	// four packed XYZ words the parse has already loaded, and the four 16-byte
	// entries come out of six zips.
	//
	// Byte-exact with MakeCullMirrorEntry<true> -- the band and outcode fields are
	// the same expressions on the same inputs, and the entry is assembled in its
	// memory layout rather than as a u64 pair. GsKickKernel.NeonMirrorQuadMatches
	// pins it at every outcode boundary; the differential suite pins it again
	// through the mirror ring.
	//
	// v0..v3 are the raw GIFPacked XYZ2/XYZF2 words of four consecutive vertices:
	// lane 0 carries X in its low half, lane 1 carries Y, lane 3 carries ADC in
	// bit 15. Both packed layouts agree on all three.
	// ------------------------------------------------------------------------
	struct MirrorBounds
	{
		int32x4_t ofx, ofy, l, t, r, b;
	};

	__forceinline_odr MirrorBounds MakeMirrorBounds(const GSVector4i& xyof, const GSVertexKernels::CullBounds& bounds)
	{
		MirrorBounds m;
		m.ofx = vdupq_n_s32(xyof.I32[0]);
		m.ofy = vdupq_n_s32(xyof.I32[1]);
		m.l = vdupq_n_s32(bounds.l);
		m.t = vdupq_n_s32(bounds.t);
		m.r = vdupq_n_s32(bounds.r);
		m.b = vdupq_n_s32(bounds.b);
		return m;
	}

	__forceinline_odr void BuildMirrorQuad(uint32x4_t v0, uint32x4_t v1, uint32x4_t v2, uint32x4_t v3,
		const MirrorBounds& k, u64* RESTRICT xyp_out, u64* RESTRICT meta_out)
	{
		// Transpose to planar X / Y / flags.
		const uint64x2_t a01 = vreinterpretq_u64_u32(vzip1q_u32(v0, v1));
		const uint64x2_t a23 = vreinterpretq_u64_u32(vzip1q_u32(v2, v3));
		const uint64x2_t b01 = vreinterpretq_u64_u32(vzip2q_u32(v0, v1));
		const uint64x2_t b23 = vreinterpretq_u64_u32(vzip2q_u32(v2, v3));
		const uint32x4_t X = vreinterpretq_u32_u64(vzip1q_u64(a01, a23));
		const uint32x4_t Y = vreinterpretq_u32_u64(vzip2q_u64(a01, a23));
		const uint32x4_t F = vreinterpretq_u32_u64(vzip2q_u64(b01, b23));

		// Window position: the raw 12.4 coordinate is the low half-word, and the
		// offset subtract is over the full 32-bit lane, exactly as the ring's.
		const uint32x4_t m16 = vdupq_n_u32(0xFFFFu);
		const int32x4_t wx = vsubq_s32(vreinterpretq_s32_u32(vandq_u32(X, m16)), k.ofx);
		const int32x4_t wy = vsubq_s32(vreinterpretq_s32_u32(vandq_u32(Y, m16)), k.ofy);

		const int32x4_t one = vdupq_n_s32(1);
		const int32x4_t bx = vshrq_n_s32(vsubq_s32(wx, one), 4);
		const int32x4_t by = vshrq_n_s32(vsubq_s32(wy, one), 4);

		uint32x4_t oc = vandq_u32(vcltq_s32(bx, k.l), vdupq_n_u32(1));
		oc = vorrq_u32(oc, vandq_u32(vcgeq_s32(bx, k.r), vdupq_n_u32(2)));
		oc = vorrq_u32(oc, vandq_u32(vcltq_s32(by, k.t), vdupq_n_u32(4)));
		oc = vorrq_u32(oc, vandq_u32(vcgeq_s32(by, k.b), vdupq_n_u32(8)));
		// ADC rides in meta bit 60, four above the outcode field, so it joins the
		// outcode here and lands with it in one shift.
		oc = vorrq_u32(oc, vshrq_n_u32(vandq_u32(F, vdupq_n_u32(0x8000u)), 11));

		// meta, as its two words: low = bandx[0..27] | bandy[0..3] << 28,
		// high = bandy[4..27] | outcode << 24.
		const uint32x4_t lo = vorrq_u32(vandq_u32(vreinterpretq_u32_s32(bx), vdupq_n_u32(0x0FFFFFFFu)),
			vshlq_n_u32(vreinterpretq_u32_s32(by), 28));
		const uint32x4_t hi = vorrq_u32(vandq_u32(vshrq_n_u32(vreinterpretq_u32_s32(by), 4), vdupq_n_u32(0x00FFFFFFu)),
			vshlq_n_u32(oc, 24));

		// One zip per pair and straight out: the two fields live in separate arrays,
		// so nothing has to be interleaved against the other.
		vst1q_u64(xyp_out + 0, vreinterpretq_u64_u32(vzip1q_u32(vreinterpretq_u32_s32(wx), vreinterpretq_u32_s32(wy))));
		vst1q_u64(xyp_out + 2, vreinterpretq_u64_u32(vzip2q_u32(vreinterpretq_u32_s32(wx), vreinterpretq_u32_s32(wy))));
		vst1q_u64(meta_out + 0, vreinterpretq_u64_u32(vzip1q_u32(lo, hi)));
		vst1q_u64(meta_out + 2, vreinterpretq_u64_u32(vzip2q_u32(lo, hi)));
	}
#endif // ARCH_ARM64

	// ------------------------------------------------------------------------
	// Pass one: parse, store, side entry. `clamp` is a template parameter rather
	// than a per-vertex test because the disabled case is the default and must
	// carry no cost at all.
	// ------------------------------------------------------------------------
	template <GSVertexKernels::PackedLayout layout, bool clamp>
	__forceinline_odr void PassOne(const GIFPackedReg* RESTRICT r, u32 count,
		GSVertex* RESTRICT out, u64* RESTRICT side_xyp, u64* RESTRICT side_meta, const Invariants& inv)
	{
		// Compile-time 3 / 2 for the two contiguous triples, so their addressing
		// is the constant-offset addressing it has always been.
		const u32 stride = GSVertexKernels::LayoutStride<layout>(inv.off);
		const u32 off_xyz = GSVertexKernels::LayoutOffXyz<layout>(inv.off);
		GSVector4i carry = GSVector4i::zero();
		if constexpr (GSVertexKernels::LayoutCarriesM0(layout))
			carry = inv.carry_m0;

		const u64 uvfog = inv.uvfog;
		const int ofx = inv.xyof.I32[0];
		const int ofy = inv.xyof.I32[1];
		const int bl = inv.bounds.l, bt = inv.bounds.t, br = inv.bounds.r, bb = inv.bounds.b;
		const GSVector4i keep = inv.clamp_keep;
		const GSVector4i shifted = inv.clamp_shifted;
#ifdef ARCH_ARM64
		// Hoisted out of the loop on purpose: left inside the parse they are
		// function-local statics that clang rematerializes from the frame every
		// iteration.
		const GSVertexKernels::PackedParseConsts kc = GSVertexKernels::MakePackedParseConsts();
		const MirrorBounds mb = MakeMirrorBounds(inv.xyof, inv.bounds);
#endif

		// The vertex parse is per vertex (one TBL pair each); the mirror build is
		// four at a time.
		//
		// The remainder does not get a scalar mirror build: when there are four
		// vertices to look back on, one more quad starting at count - 4 covers it,
		// recomputing the entries the loop already wrote with the same values from
		// the same inputs. That costs one quad and deletes the 33-instruction
		// scalar tail, which on stuntman's 31-vertex tags is three vertices in
		// every call. Only a run shorter than four vertices takes the scalar path
		// below, which is also the whole of the non-aarch64 path.
		u32 i = 0;
#ifdef ARCH_ARM64
		for (const u32 quads = count & ~3u; i < quads; i += 4)
		{
			for (u32 j = 0; j < 4; j++)
			{
				const GIFPackedReg* RESTRICT rv = r + (i + j) * stride;
				GSVector4i m0, m1;
				GSVertexKernels::ParsePackedRecord_Neon<layout>(rv, inv.off, uvfog, carry, kc, m0, m1);

				if constexpr (clamp)
					m1 = (m1 & keep) | (m1.srl32<8>() & shifted);

				out[i + j].m[0] = m0;
				out[i + j].m[1] = m1;
			}

			BuildMirrorQuad(
				vld1q_u32(reinterpret_cast<const u32*>(r + (i + 0) * stride + off_xyz)),
				vld1q_u32(reinterpret_cast<const u32*>(r + (i + 1) * stride + off_xyz)),
				vld1q_u32(reinterpret_cast<const u32*>(r + (i + 2) * stride + off_xyz)),
				vld1q_u32(reinterpret_cast<const u32*>(r + (i + 3) * stride + off_xyz)),
				mb, side_xyp + i, side_meta + i);
		}

		if (i < count && count >= 4)
		{
			const u32 back = count - 4;
			BuildMirrorQuad(
				vld1q_u32(reinterpret_cast<const u32*>(r + (back + 0) * stride + off_xyz)),
				vld1q_u32(reinterpret_cast<const u32*>(r + (back + 1) * stride + off_xyz)),
				vld1q_u32(reinterpret_cast<const u32*>(r + (back + 2) * stride + off_xyz)),
				vld1q_u32(reinterpret_cast<const u32*>(r + (back + 3) * stride + off_xyz)),
				mb, side_xyp + back, side_meta + back);

			for (; i < count; i++)
			{
				const GIFPackedReg* RESTRICT rv = r + i * stride;
				GSVector4i m0, m1;
				GSVertexKernels::ParsePackedRecord_Neon<layout>(rv, inv.off, uvfog, carry, kc, m0, m1);

				if constexpr (clamp)
					m1 = (m1 & keep) | (m1.srl32<8>() & shifted);

				out[i].m[0] = m0;
				out[i].m[1] = m1;
			}
			return;
		}
#endif

		for (; i < count; i++)
		{
			const GIFPackedReg* RESTRICT rv = r + i * stride;

			GSVector4i m0, m1;
#ifdef ARCH_ARM64
			GSVertexKernels::ParsePackedRecord_Neon<layout>(rv, inv.off, uvfog, carry, kc, m0, m1);
#else
			GSVertexKernels::ParsePackedRecord<layout>(rv, inv.off, uvfog, carry, m0, m1);
#endif

			if constexpr (clamp)
				m1 = (m1 & keep) | (m1.srl32<8>() & shifted);

			out[i].m[0] = m0;
			out[i].m[1] = m1;

			// The window position and its cull metadata. Same expressions as
			// MakeCullMirrorEntry, with the ADC bit folded into the spare meta
			// bits -- and the same expressions BuildMirrorQuad evaluates lane-wise.
			const u32 raw = rv[off_xyz].U32[0];
			const u32 raw_y = rv[off_xyz].U32[1];
			const int wx = static_cast<int>(raw & 0xFFFFu) - ofx;
			const int wy = static_cast<int>(raw_y & 0xFFFFu) - ofy;
			const int bx = (wx - 1) >> 4;
			const int by = (wy - 1) >> 4;

			u32 oc = 0;
			oc |= (bx < bl) ? 1u : 0u;
			oc |= (bx >= br) ? 2u : 0u;
			oc |= (by < bt) ? 4u : 0u;
			oc |= (by >= bb) ? 8u : 0u;

			side_xyp[i] = static_cast<u64>(static_cast<u32>(wx)) | (static_cast<u64>(static_cast<u32>(wy)) << 32);
			side_meta[i] = (static_cast<u64>(static_cast<u32>(bx)) & GSVertexKernels::kCullMetaBandXMask) |
			               ((static_cast<u64>(static_cast<u32>(by)) << 28) & GSVertexKernels::kCullMetaBandYMask) |
			               (static_cast<u64>(oc) << 56) |
			               (static_cast<u64>(rv[off_xyz].U32[3] & 0x8000u) << kAdcShift);
		}
	}

	// ------------------------------------------------------------------------
	// The kernel. `prim` is one of GS_TRIANGLESTRIP / GS_TRIANGLELIST /
	// GS_SPRITE; `layout` says where the record's descriptors sit and which of
	// them the tag omits -- the only per-layout part of the whole kernel is pass
	// one's parse and the offset the position is read at. The caller guarantees:
	//   * itail != 0, so the per-draw environment snapshot cannot fire inside;
	//   * m_recent_buffer_switch is clear or draw buffering is off;
	//   * the scissor is valid, so the ADC bit is the whole pre-cull rejection;
	//   * the scalar-outcode cull applies -- native res and no AA1 expansion, so
	//     the bounding box takes the interior-pixel-centre rounding
	//     unconditionally and nothing has to carry a `nativeres` flag;
	//   * tail + count + 3 <= maxcount, so no growth can be needed;
	//   * tail + count < MaxVerticesForPrim, so no VERTEXCOUNT flush can be
	//     needed.
	// Every vertex of the chunk is consumed; the caller advances by `count`.
	// ------------------------------------------------------------------------
	template <u32 prim, GSVertexKernels::PackedLayout layout>
	__noinline GSVector4i RunChunk(const GIFPackedReg* RESTRICT rin, u32 count,
		GSBackQueue::VertexBuff* RESTRICT vertex_buf, GSBackQueue::IndexBuff* RESTRICT index_buf,
		u64* RESTRICT side_xyp, u64* RESTRICT side_meta, const Invariants& inv, u32* RESTRICT acc_state_out)
	{
		constexpr u32 n = (prim == GS_SPRITE) ? 2u : 3u;
		constexpr int primclass = GSUtil::GetPrimClass(prim);
		constexpr bool strip = (prim == GS_TRIANGLESTRIP);
		static_assert(prim == GS_TRIANGLESTRIP || prim == GS_TRIANGLELIST || prim == GS_SPRITE);

		GSVertex* RESTRICT vbuff = vertex_buf->buff;
		u16* RESTRICT ibuff = index_buf->buff;

		const u32 tail0 = vertex_buf->tail;
		const u32 xy_tail0 = vertex_buf->xy_tail;

		if (inv.clamp_enabled)
			PassOne<layout, true>(rin, count, vbuff + tail0, side_xyp, side_meta, inv);
		else
			PassOne<layout, false>(rin, count, vbuff + tail0, side_xyp, side_meta, inv);

		// m_v carries the last parsed vertex out of the batch. Pass one has just
		// written it to its provisional slot and pass two has not run yet, so
		// nothing has moved it: the batch tail is a 32-byte copy from there rather
		// than a second parse of the last record by the caller (which cost 25
		// instructions a call). Taken per chunk rather than per call, which is
		// redundant on a multi-chunk call and free on a single-chunk one.
		*inv.last_out = vbuff[tail0 + count - 1];

		// ---- pass two -------------------------------------------------------
		u32 head = vertex_buf->head;
		u32 tail = tail0;
		u32 next = vertex_buf->next;
		u32 itail = index_buf->tail;
		// The index write cursor walks: itail only ever grows inside a chunk, so
		// carrying the pointer costs one register where carrying the base and
		// recomputing the address costs one register and an add -- and, at this
		// loop's pressure, a reload of the base from the frame on every accept.
		u16* RESTRICT ib = ibuff + itail;
		u32 watermark = vertex_buf->fmm_watermark;
		bool fmm_valid = vertex_buf->fmm_valid;
		u32 acc_state = kAccEmpty;
		GSVector4i acc_rect = GSVector4i::zero();

		const u32 shade = inv.shade;
		const bool tme = (shade & 1u) != 0;
		const bool fst = (shade & 2u) != 0;
		const bool iip = (shade & 4u) != 0;

		GSVertexKernels::FmmAcc acc;
		bool fmm_dirty = false;
#ifdef ARCH_ARM64
		if (primclass == GS_TRIANGLE_CLASS && fmm_valid)
		{
			// Only meaningful while fmm_valid; the reset at the first emission of
			// a draw initializes it for real.
			acc = vertex_buf->fmm_acc;
		}
		else
#endif
		{
			GSVertexKernels::FmmAccReset(acc, false, false);
		}

		// The three most recent mirror entries, most recent first. Seeded from the
		// ring because a chunk can begin mid-prim; after that they rotate in
		// registers and the ring is not read again.
		u64 xyp0 = vertex_buf->kick_ring[(xy_tail0 - 1) & 3].xyp, meta0 = vertex_buf->kick_ring[(xy_tail0 - 1) & 3].meta;
		u64 xyp1 = vertex_buf->kick_ring[(xy_tail0 - 2) & 3].xyp, meta1 = vertex_buf->kick_ring[(xy_tail0 - 2) & 3].meta;
		u64 xyp2 = vertex_buf->kick_ring[(xy_tail0 - 3) & 3].xyp, meta2 = vertex_buf->kick_ring[(xy_tail0 - 3) & 3].meta;

		// Walked rather than indexed: the provisional cursor advances by exactly
		// one vertex an iteration, so it is a post-incremented pointer instead of
		// an address recomputed from tail0 + i every time.
		const GSVertex* RESTRICT prov = vbuff + tail0;

		for (u32 i = 0; i < count; i++)
		{
			xyp2 = xyp1;
			meta2 = meta1;
			xyp1 = xyp0;
			meta1 = meta0;
			xyp0 = side_xyp[i];
			meta0 = side_meta[i];

			// Move the vertex from its provisional slot to the live tail, so the
			// buffer below tail is what the per-vertex kick would have left there
			// -- including the slots a rejected strip vertex passes through, which
			// nothing indexes, but which the per-vertex kick would have written. The live tail
			// never runs ahead of the provisional cursor, so the destination is at
			// or below the source and a later vertex's source is never written
			// over; when they coincide (an unbroken run of accepts, or any chunk
			// with no compaction in it) this is a self-copy the store buffer eats.
			vbuff[tail] = *prov++;

			tail++;
			if ((tail - head) < n)
				continue;

			// The ADC bit is the whole rejection test before the cull: a run with an
			// invalid scissor never reaches the kernel (the handler keeps it on the
			// per-vertex path), so nothing else has to be OR'd in here.
			u32 skip = static_cast<u32>((meta0 >> 60) & 1u);
			if (skip == 0)
			{
				const GSVertexKernels::CullMirrorEntry e0{xyp0, meta0};
				const GSVertexKernels::CullMirrorEntry e1{xyp1, meta1};
				const GSVertexKernels::CullMirrorEntry e2{xyp2, meta2};
				skip = GSVertexKernels::CullTestScalar<n, primclass>(e0, e1, e2);
			}

			if (skip != 0)
			{
				// A rejected strip vertex stays in the buffer until the next
				// accept compacts over it; list classes rewind outright.
				if constexpr (strip)
					head = head + 1;
				else
					tail = head;
				continue;
			}

			// The strip compaction, exactly as the per-vertex kick does it: the
			// window slides down over the vertices the rejections left behind.
			u32 dst = head;
			if constexpr (strip)
			{
				if (next < head)
				{
					vbuff[next + 0] = vbuff[head + 0];
					vbuff[next + 1] = vbuff[head + 1];
					vbuff[next + 2] = vbuff[head + 2];
					dst = next;
#ifdef ARCH_ARM64
					// Vertices moved below the fused-FMM watermark must re-accumulate.
					watermark = std::min(watermark, next);
#endif
				}
			}

			const GSVector4i bbox = GSVertexKernels::ComputeCullBBox<n, primclass>(
				BroadcastXY(xyp0), BroadcastXY(xyp1), BroadcastXY(xyp2), true, false);

			if constexpr (prim == GS_TRIANGLESTRIP)
			{
				ib[0] = static_cast<u16>(dst + 0);
				ib[1] = static_cast<u16>(dst + 1);
				ib[2] = static_cast<u16>(dst + 2);
				head = dst + 1;
				next = dst + 3;
				tail = dst + 3;
				itail += 3;
				ib += 3;
			}
			else if constexpr (prim == GS_TRIANGLELIST)
			{
				ib[0] = static_cast<u16>(dst + 0);
				ib[1] = static_cast<u16>(dst + 1);
				ib[2] = static_cast<u16>(dst + 2);
				head = dst + 3;
				next = dst + 3;
				tail = dst + 3;
				itail += 3;
				ib += 3;
			}
			else
			{
				ib[0] = static_cast<u16>(dst + 0);
				ib[1] = static_cast<u16>(dst + 1);
				if (inv.sprite_q_fix)
					vbuff[dst + 0].RGBAQ.Q = vbuff[dst + 1].RGBAQ.Q;
				head = dst + 2;
				next = dst + 2;
				tail = dst + 2;
				itail += 2;
				ib += 2;
			}

#ifdef ARCH_ARM64
			if constexpr (primclass == GS_TRIANGLE_CLASS)
			{
				const u32 last = tail - 1;
				if (itail == n)
				{
					GSVertexKernels::FmmAccReset(acc, tme, fst);
					fmm_valid = true;
					watermark = last - 2;
				}

				if (fmm_valid)
				{
					for (u32 j = std::max(watermark, last - 2); j < last; j++)
					{
						GSVertexKernels::FmmAccumVertex(acc, GSVector4i(vbuff[j].m[0]),
							GSVector4i(vbuff[j].m[1]), tme, fst, iip);
					}
					GSVertexKernels::FmmAccumVertex(acc, GSVector4i(vbuff[last].m[0]),
						GSVector4i(vbuff[last].m[1]), tme, fst, true);
					watermark = last + 1;
					fmm_dirty = true;
				}
			}
#endif

			const GSVector4i draw_rect = bbox.sra32<4>() + GSVector4i(0, 0, 1, 1);
			if (acc_state != 0)
			{
				acc_rect = acc_rect.runion(draw_rect);
			}
			else
			{
				acc_rect = draw_rect;
				acc_state = (itail == n) ? kAccReplace : kAccUnion;
			}
		}

		// ---- exit -----------------------------------------------------------
		// The rings hold the last four kicked vertices. Nothing reads them
		// mid-chunk: every reader runs inside a flush, and a flush only happens
		// inside a legacy kick.
		//
		// Written straight-line, not looped. The ring is four deep, so a chunk of
		// four or more vertices writes every slot exactly once and the loop is
		// four iterations of a body whose three base pointers and whose xy_tail
		// are all loop-invariant -- which clang reloaded on every one of them
		// (measured: 19 instructions an entry, 76 a call, the largest single item
		// in the kernel's fixed cost). Hoisted and unrolled it is the four stores
		// plus the four slot computations.
		{
			GSVector4i* RESTRICT xy_ring = vertex_buf->xy;
			GSVertexKernels::CullMirrorEntry* RESTRICT kick_ring = vertex_buf->kick_ring;
			const u32 xyt = xy_tail0;
			const auto put = [&](u32 j) __attribute__((always_inline))
			{
				const u32 slot = (xyt + j) & 3;
				const u64 xyp = side_xyp[j];
				xy_ring[slot] = BroadcastXY(xyp);
				// The ring's entries carry no ADC bit -- the legacy kick's do not
				// and the differential test compares the bytes.
				kick_ring[slot].xyp = xyp;
				kick_ring[slot].meta = side_meta[j] & ~kCullMetaAdcBit;
			};

#ifdef ARCH_ARM64
			if (count >= 4)
			{
				// The four entries are four consecutive u64s of each side array
				// and four 16-byte stores into each ring, so the whole writeback
				// is two pairs of vector loads, one mask, and eight zips: the
				// mirror entry {xyp, meta} is a zip of the two arrays, and the xy
				// ring's entry is the position broadcast to both halves, which is
				// a zip of the position with itself.
				const u32 j0 = count - 4;
				const uint64x2_t p01 = vld1q_u64(side_xyp + j0);
				const uint64x2_t p23 = vld1q_u64(side_xyp + j0 + 2);
				const uint64x2_t keep = vdupq_n_u64(~kCullMetaAdcBit);
				const uint64x2_t m01 = vandq_u64(vld1q_u64(side_meta + j0), keep);
				const uint64x2_t m23 = vandq_u64(vld1q_u64(side_meta + j0 + 2), keep);

				u64* RESTRICT kr = reinterpret_cast<u64*>(kick_ring);
				const u32 s0 = (xyt + j0) & 3;
				const u32 s1 = (s0 + 1) & 3, s2 = (s0 + 2) & 3, s3 = (s0 + 3) & 3;

				vst1q_u64(kr + s0 * 2, vzip1q_u64(p01, m01));
				vst1q_u64(kr + s1 * 2, vzip2q_u64(p01, m01));
				vst1q_u64(kr + s2 * 2, vzip1q_u64(p23, m23));
				vst1q_u64(kr + s3 * 2, vzip2q_u64(p23, m23));

				u64* RESTRICT xr = reinterpret_cast<u64*>(xy_ring);
				vst1q_u64(xr + s0 * 2, vzip1q_u64(p01, p01));
				vst1q_u64(xr + s1 * 2, vzip2q_u64(p01, p01));
				vst1q_u64(xr + s2 * 2, vzip1q_u64(p23, p23));
				vst1q_u64(xr + s3 * 2, vzip2q_u64(p23, p23));
			}
#else
			if (count >= 4)
			{
				const u32 j0 = count - 4;
				put(j0 + 0);
				put(j0 + 1);
				put(j0 + 2);
				put(j0 + 3);
			}
#endif
			else
			{
				for (u32 j = 0; j < count; j++)
					put(j);
			}
		}

#ifdef ARCH_ARM64
		if constexpr (primclass == GS_TRIANGLE_CLASS)
		{
			if (fmm_dirty)
				vertex_buf->fmm_acc = acc;
		}
#else
		(void)fmm_dirty;
#endif

		vertex_buf->head = head;
		vertex_buf->tail = tail;
		vertex_buf->next = next;
		vertex_buf->xy_tail = xy_tail0 + count;
		vertex_buf->fmm_watermark = watermark;
		vertex_buf->fmm_valid = fmm_valid;
		index_buf->tail = itail;

		*acc_state_out = acc_state;
		return acc_rect;
	}
} // namespace GSVertexKickKernel
