// Seed: 1768636734
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4
);
  wire id_6, id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    input wor id_3,
    input wor id_4
    , id_13,
    output uwire id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    output tri1 id_9,
    output tri1 id_10,
    output tri1 id_11
);
  assign id_13 = id_1;
  assign id_11 = id_4;
  wire id_14;
  assign id_9 = 0;
  assign id_6 = id_1;
  wire id_15;
  assign id_9 = 1;
  id_16(
      .id_0(1)
  );
  wire id_17;
  wire id_18;
  wire id_19;
  wire id_20;
  id_21(
      .id_0(1),
      .id_1(id_2),
      .id_2(id_14),
      .id_3(1),
      .id_4(1'b0),
      .id_5(1),
      .id_6(1'b0),
      .id_7(1),
      .id_8((1'b0)),
      .id_9(id_17),
      .id_10(1),
      .id_11(id_2),
      .id_12(id_16),
      .id_13(id_16),
      .id_14(1),
      .id_15(id_4)
  );
  assign id_5 = 1;
  module_0(
      id_0, id_1, id_7, id_8, id_9
  );
endmodule
