Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Fri Jun 14 10:29:12 2024
| Host             : DESKTOP-42VHPU2 running 64-bit major release  (build 9200)
| Command          : report_power -file iXOR_APUF_64_DOLUT_wrapper_power_routed.rpt -pb iXOR_APUF_64_DOLUT_wrapper_power_summary_routed.pb -rpx iXOR_APUF_64_DOLUT_wrapper_power_routed.rpx
| Design           : iXOR_APUF_64_DOLUT_wrapper
| Device           : xc7a100tcsg324-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 32.425 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 31.628                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    18.098 |     2860 |       --- |             --- |
|   LUT as Logic           |    17.802 |     1222 |     63400 |            1.93 |
|   LUT as Distributed RAM |     0.173 |       24 |     19000 |            0.13 |
|   Register               |     0.064 |      416 |    126800 |            0.33 |
|   CARRY4                 |     0.040 |       10 |     15850 |            0.06 |
|   F7/F8 Muxes            |     0.014 |       16 |     63400 |            0.03 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |        8 |     19000 |            0.04 |
|   Others                 |     0.000 |       52 |       --- |             --- |
| Signals                  |    12.740 |     2687 |       --- |             --- |
| Block RAM                |     0.050 |        1 |       135 |            0.74 |
| I/O                      |     0.741 |        3 |       210 |            1.43 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    32.425 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    31.454 |      30.891 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.120 |       0.027 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.211 |       0.207 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.022 |       0.004 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| iXOR_APUF_64_DOLUT_wrapper                                |    31.628 |
|   PUF_CU                                                  |     4.031 |
|     processor                                             |     3.072 |
|       address_loop[0].output_data.pc_vector_mux_lut       |     0.016 |
|       address_loop[10].output_data.pc_vector_mux_lut      |     0.019 |
|       address_loop[2].output_data.pc_vector_mux_lut       |     0.015 |
|       address_loop[4].output_data.pc_vector_mux_lut       |     0.015 |
|       address_loop[6].output_data.pc_vector_mux_lut       |     0.015 |
|       address_loop[8].output_data.pc_vector_mux_lut       |     0.015 |
|       alu_decode0_lut                                     |     0.021 |
|       alu_decode1_lut                                     |     0.012 |
|       alu_decode2_lut                                     |     0.021 |
|       carry_flag_lut                                      |     0.016 |
|       data_path_loop[0].arith_logical_lut                 |     0.018 |
|       data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |     0.028 |
|       data_path_loop[0].output_data.sy_kk_mux_lut         |     0.221 |
|       data_path_loop[0].second_operand.out_port_lut       |     0.180 |
|       data_path_loop[0].small_spm.small_spm_ram.spm_ram   |     0.024 |
|       data_path_loop[1].arith_logical_lut                 |     0.019 |
|       data_path_loop[2].arith_logical_lut                 |     0.018 |
|       data_path_loop[2].mid_shift_rotate.shift_rotate_lut |     0.023 |
|       data_path_loop[2].output_data.sy_kk_mux_lut         |     0.216 |
|       data_path_loop[2].second_operand.out_port_lut       |     0.158 |
|       data_path_loop[3].arith_logical_lut                 |     0.019 |
|       data_path_loop[4].arith_logical_lut                 |     0.019 |
|       data_path_loop[4].mid_shift_rotate.shift_rotate_lut |     0.027 |
|       data_path_loop[4].output_data.sy_kk_mux_lut         |     0.113 |
|       data_path_loop[4].second_operand.out_port_lut       |     0.155 |
|       data_path_loop[4].small_spm.small_spm_ram.spm_ram   |     0.024 |
|       data_path_loop[5].arith_logical_lut                 |     0.017 |
|       data_path_loop[6].arith_logical_lut                 |     0.018 |
|       data_path_loop[6].msb_shift_rotate.shift_rotate_lut |     0.026 |
|       data_path_loop[6].output_data.sy_kk_mux_lut         |     0.025 |
|       data_path_loop[6].second_operand.out_port_lut       |     0.154 |
|       data_path_loop[7].arith_logical_lut                 |     0.018 |
|       lower_reg_banks                                     |     0.146 |
|       move_type_lut                                       |     0.015 |
|       pc_mode1_lut                                        |     0.035 |
|       push_pop_lut                                        |     0.014 |
|       read_strobe_lut                                     |     0.011 |
|       register_enable_lut                                 |     0.019 |
|       register_enable_type_lut                            |     0.015 |
|       reset_lut                                           |     0.018 |
|       stack_ram_high                                      |     0.019 |
|       stack_ram_low                                       |     0.021 |
|       t_state_lut                                         |     0.028 |
|       upper_reg_banks                                     |     0.127 |
|       use_zero_flag_lut                                   |     0.014 |
|     program_rom                                           |     0.303 |
|     receiver                                              |     0.065 |
|       div01_lut                                           |     0.015 |
|       div23_lut                                           |     0.005 |
|       full_lut                                            |     0.003 |
|       pointer01_lut                                       |     0.003 |
|       sample_input_lut                                    |     0.011 |
|       sample_lut                                          |     0.003 |
|     transmitter                                           |     0.063 |
|       full_lut                                            |     0.003 |
|       pointer01_lut                                       |     0.003 |
|       serial_lut                                          |     0.013 |
|   XAPUF                                                   |    26.426 |
|     PUFList[0].APUF                                       |     3.752 |
|       ARBITER                                             |     0.034 |
|       SWITCH_CHAIN                                        |     3.705 |
|     PUFList[1].APUF                                       |     3.641 |
|       ARBITER                                             |     0.024 |
|       SWITCH_CHAIN                                        |     3.607 |
|     PUFList[2].APUF                                       |     3.112 |
|       ARBITER                                             |     0.030 |
|       SWITCH_CHAIN                                        |     3.076 |
|     PUFList[3].APUF                                       |     3.101 |
|       ARBITER                                             |     0.034 |
|       SWITCH_CHAIN                                        |     3.050 |
|     PUFList[4].APUF                                       |     3.076 |
|       ARBITER                                             |     0.033 |
|       SWITCH_CHAIN                                        |     3.028 |
|     PUFList[5].APUF                                       |     3.256 |
|       ARBITER                                             |     0.045 |
|       SWITCH_CHAIN                                        |     3.200 |
|     PUFList[6].APUF                                       |     3.163 |
|       ARBITER                                             |     0.050 |
|       SWITCH_CHAIN                                        |     3.106 |
|     PUFList[7].APUF                                       |     3.224 |
|       ARBITER                                             |     0.051 |
|       SWITCH_CHAIN                                        |     3.162 |
+-----------------------------------------------------------+-----------+


