Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 56e2897b48984bd1907e02799b9b11fd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_bcdmode_behav xil_defaultlib.sim_bcdmode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port kathodes_in [C:/vivado/cmpe420/seven_controller/seven_controller.srcs/sources_1/imports/vid/sevenseg_controller_v1_0.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sevenseg_controller_v1_0_S00_AXI...
Compiling module xil_defaultlib.bcd2seven
Compiling module xil_defaultlib.bcd_controller
Compiling module xil_defaultlib.bitmap_controller
Compiling module xil_defaultlib.timekeeper
Compiling module xil_defaultlib.sevenseg_controller_v1_0
Compiling module xil_defaultlib.sim_bcdmode
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_bcdmode_behav
