<dec f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='197' type='llvm::MachineBasicBlock *'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='203' u='w' c='_ZN4llvm8SwitchCG11BitTestCaseC1EmPNS_17MachineBasicBlockES3_NS_17BranchProbabilityE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1031' u='r' c='_ZN4llvm12IRTranslator17emitBitTestHeaderERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1124' u='r' c='_ZN4llvm12IRTranslator20lowerBitTestWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_17MachineBasicBlockES4_S4_RNS_16MachineIRBuilderENS_14ilist_iterator16708573'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2947' u='r' c='_ZN4llvm12IRTranslator18finalizeBasicBlockEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2966' u='r' c='_ZN4llvm12IRTranslator18finalizeBasicBlockEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2984' u='r' c='_ZN4llvm12IRTranslator18finalizeBasicBlockEv'/>
<offset>64</offset>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='2688' u='r' c='_ZN4llvm19SelectionDAGBuilder18visitBitTestHeaderERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10444' u='r' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='1810' u='r' c='_ZN4llvm16SelectionDAGISel16FinishBasicBlockEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='1832' u='r' c='_ZN4llvm16SelectionDAGISel16FinishBasicBlockEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='1862' u='r' c='_ZN4llvm16SelectionDAGISel16FinishBasicBlockEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='1868' u='r' c='_ZN4llvm16SelectionDAGISel16FinishBasicBlockEv'/>
