// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2018 BTicino
 * Copyright (C) 2018 Amarula Solutions B.V.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include "imx6dl.dtsi"

/ {
	model = "Talenuse i.MX6DL MX6DSYSD board";
	compatible = "talenuse,mx6dsysd", "fsl,imx6dl";

	aliases {
		mmc2 = &usdhc4;
	};

	chosen {
		stdout-path = &uart1;
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rmii";
	status = "okay";
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	keep-power-in-suspend;
	status = "okay";
};

&iomuxc {
	pinctrl_enet: enetgrp {
		fsl,pins = <
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN         0x0001B0B0
                		MX6QDL_PAD_ENET_MDC__ENET_MDC              0x0001B0B0
                		MX6QDL_PAD_ENET_MDIO__ENET_MDIO            0x0001B0B0
                		MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK       0x0001B0B0
                		MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0        0x0001B0B0
                		MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1        0x0001B0B0
                		MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0        0x0001B0B0
                		MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1        0x0001B0B0
                		MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN          0x000130B0
                		MX6QDL_PAD_GPIO_16__ENET_REF_CLK           0x4001b0a8
                		MX6QDL_PAD_KEY_COL4__GPIO4_IO14		   0x80000000
                		MX6QDL_PAD_GPIO_5__GPIO1_IO05	 	   0x80000000
		>;
	};

	pinctrl_i2c1: i2c1grp {
			fsl,pins = <
			MX6QDL_PAD_CSI0_DAT8__I2C1_SDA             0x4001b8b1
            		MX6QDL_PAD_CSI0_DAT9__I2C1_SCL             0x4001b8b1
			>;
					};

		pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL3__I2C2_SCL              0x4001b8b9
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA              0x4001b8b9
			>;
	   				 };

		pinctrl_i2c2_gpio: i2c2_gpio_grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12		0x1b0b0
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13		0x1b0b0
			>;
		};


		pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_3__I2C3_SCL                0x4001b8b1
			MX6QDL_PAD_GPIO_6__I2C3_SDA                0x4001b8b1
			>;
	    			};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA       0x0001B0B1
            		MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA       0x0001B0B1
            		>;
	  			 };
	   
	   	pinctrl_uart2: uart2grp {
		fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA          0x0001B0B1
            	MX6QDL_PAD_EIM_D27__UART2_RX_DATA          0x0001B0B1
                MX6QDL_PAD_EIM_D28__UART2_CTS_B            0x0001B0B1
			>;
				};
	
		pinctrl_uart3: uart3grp {
		fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA          0x0001B0B1
            	MX6QDL_PAD_EIM_D25__UART3_RX_DATA          0x0001B0B1
			>;
				};
	
	
		pinctrl_uart4: uart4grp {
		fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA       0x0001B0B1
            	MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA       0x0001B0B1
			>;
				};
		
		pinctrl_uart5: uart5grp {
		fsl,pins = <
				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA       0x0001B0B1
            	MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA       0x0001B0B1
			>;
				};

	pinctrl_usdhc4: usdhc4grp {
		fsl,pins = <
			MX6QDL_PAD_SD4_CLK__SD4_CLK                0x00010059
                	MX6QDL_PAD_SD4_CMD__SD4_CMD                0x00017059
                	MX6QDL_PAD_SD4_DAT0__SD4_DATA0             0x00017059
                	MX6QDL_PAD_SD4_DAT1__SD4_DATA1             0x00017059
                	MX6QDL_PAD_SD4_DAT2__SD4_DATA2             0x00017059
                	MX6QDL_PAD_SD4_DAT3__SD4_DATA3             0x00017059
                	MX6QDL_PAD_SD4_DAT4__SD4_DATA4             0x00017059
                	MX6QDL_PAD_SD4_DAT5__SD4_DATA5             0x00017059
                	MX6QDL_PAD_SD4_DAT6__SD4_DATA6             0x00017059
                	MX6QDL_PAD_SD4_DAT7__SD4_DATA7             0x00017059
		>;
	};
};
