#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun May 03 14:50:44 2015
# Process ID: 5552
# Log file: O:/engs128/lab4_withCRLoop/vivado.log
# Journal file: O:/engs128/lab4_withCRLoop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project O:/engs128/lab4_withCRLoop/lab4.xpr
INFO: [Project 1-313] Project file moved from 'O:/engs128/lab4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_funcsim.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 679.684 ; gain = 106.199
reset_run dds_compiler_0_synth_1
reset_run synth_1
launch_runs synth_1
[Sun May 03 15:09:16 2015] Launched dds_compiler_0_synth_1...
Run output will be captured here: O:/engs128/lab4_withCRLoop/lab4.runs/dds_compiler_0_synth_1/runme.log
[Sun May 03 15:09:16 2015] Launched synth_1...
Run output will be captured here: O:/engs128/lab4_withCRLoop/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sun May 03 15:12:31 2015] Launched synth_1...
Run output will be captured here: O:/engs128/lab4_withCRLoop/lab4.runs/synth_1/runme.log
open_project O:/engs128/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_funcsim.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 902.742 ; gain = 149.637
launch_simulation -simset lab2_test
INFO: [USF-XSim-27] Simulation object is 'lab2_test'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tb' in fileset 'lab2_test'...
INFO: [USF-XSim-66] Exported 'o:/engs128/lab3/lab2.srcs/sources_1/ip/BlockROM/BlockROM.mif'
INFO: [USF-XSim-66] Exported '//thayerfs.thayer.dartmouth.edu/d37581q/Desktop/rrcos8-brom.coe'
INFO: [USF-XSim-66] Exported 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.mif'
INFO: [USF-XSim-66] Exported '//thayerfs/d37581q/Desktop/rrcos8-fir-ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'BlockROM' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'fir_compiler_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'dds_compiler_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'BlockROM' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'BlockROM'
INFO: [USF-XSim-67] Inspecting fileset 'fir_compiler_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'fir_compiler_0'
INFO: [USF-XSim-67] Inspecting fileset 'dds_compiler_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'dds_compiler_0'
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'lab2_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'O:/engs128/lab4/lab4.sim/lab2_test/behav'
"xvhdl -m64 -prj lab2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/BlockROM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd" into library blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/BlockROM/sim/BlockROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BlockROM
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2
INFO: [VRFC 10-307] analyzing entity sp_mem
INFO: [VRFC 10-307] analyzing entity dpr_mem
INFO: [VRFC 10-307] analyzing entity dpt_mem
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity muxf_bus
INFO: [VRFC 10-307] analyzing entity buff
INFO: [VRFC 10-307] analyzing entity wrap_buff
INFO: [VRFC 10-307] analyzing entity cntrl_delay
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-307] analyzing entity add_accum
INFO: [VRFC 10-307] analyzing entity addsub_mult_add
INFO: [VRFC 10-307] analyzing entity addsub_mult_accum
INFO: [VRFC 10-307] analyzing entity rounder
INFO: [VRFC 10-307] analyzing entity filt_mem
INFO: [VRFC 10-307] analyzing entity cnfg_and_reload
INFO: [VRFC 10-307] analyzing entity ext_mult
INFO: [VRFC 10-307] analyzing entity single_rate
INFO: [VRFC 10-307] analyzing entity halfband_interpolation
INFO: [VRFC 10-307] analyzing entity halfband_decimation
INFO: [VRFC 10-307] analyzing entity polyphase_decimation
INFO: [VRFC 10-307] analyzing entity decimation
INFO: [VRFC 10-307] analyzing entity polyphase_interpolation
INFO: [VRFC 10-307] analyzing entity transpose_single_rate
INFO: [VRFC 10-307] analyzing entity transpose_decimation
INFO: [VRFC 10-307] analyzing entity transpose_interpolation
INFO: [VRFC 10-307] analyzing entity single_rate_hb_hilb_ipol
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd" into library fir_compiler_v7_2
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_compiler_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/demo_tb/tb_fir_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir_compiler_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd" into library dds_compiler_v6_0
INFO: [VRFC 10-307] analyzing entity dither_wrap
INFO: [VRFC 10-307] analyzing entity pipe_add
INFO: [VRFC 10-307] analyzing entity lut_ram
INFO: [VRFC 10-307] analyzing entity lut5_ram
INFO: [VRFC 10-307] analyzing entity sin_cos
INFO: [VRFC 10-307] analyzing entity sin_cos_quad_rast
INFO: [VRFC 10-307] analyzing entity dsp48_wrap
INFO: [VRFC 10-307] analyzing entity accum
INFO: [VRFC 10-307] analyzing entity raster_accum
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_eff_lut
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_eff
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_rdy
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_core
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd" into library dds_compiler_v6_0
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_compiler_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/ip/dds_compiler_0/demo_tb/tb_dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_dds_compiler_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/new/MatchedFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MatchedFilter
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/new/PulseShaper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PulseShaper
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/new/PulseShapingFilter_MatchedFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PulseShapingFilter_MatchedFilter
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/IQDeserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IQDeserializer
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/ModemRx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModemRx
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/ModemTx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModemTx
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/CharToIQ.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CharToIQ
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/CharBufferModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CharBufferModule
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/BufferController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BufferController
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/BufferAddrCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BufferAddrCounter
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/FifoBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FifoBuffer
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/BufControllerEOLListener.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BufControllerEOLListener
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/IQSerializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IQSerializer
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/NullReadListener.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NullReadListener
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/Lab1/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux7seg
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/Lab1/SerialRx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SerialRx
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/Lab1/SerialTx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SerialTx
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/new/lab3top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3top
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/new/Modulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Modulator
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/new/Demodulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Demodulator
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4/lab4.srcs/sources_1/imports/Desktop/CRloop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CRloop
ERROR: [VRFC 10-856] illegal range in expression [O:/engs128/lab4/lab4.srcs/sources_1/imports/Desktop/CRloop.vhd:157]
ERROR: [VRFC 10-408] cannot convert type integer to type std_logic_vector [O:/engs128/lab4/lab4.srcs/sources_1/imports/Desktop/CRloop.vhd:157]
ERROR: [VRFC 10-925] indexed name is not a signed [O:/engs128/lab4/lab4.srcs/sources_1/imports/Desktop/CRloop.vhd:173]
ERROR: [VRFC 10-925] indexed name is not a signed [O:/engs128/lab4/lab4.srcs/sources_1/imports/Desktop/CRloop.vhd:174]
ERROR: [VRFC 10-724] found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*" [O:/engs128/lab4/lab4.srcs/sources_1/imports/Desktop/CRloop.vhd:186]
ERROR: [VRFC 10-724] found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*" [O:/engs128/lab4/lab4.srcs/sources_1/imports/Desktop/CRloop.vhd:187]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [O:/engs128/lab4/lab4.srcs/sources_1/imports/Desktop/CRloop.vhd:39]
INFO: [VRFC 10-240] VHDL file O:/engs128/lab4/lab4.srcs/sources_1/imports/Desktop/CRloop.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 902.742 ; gain = 0.000
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 902.742 ; gain = 0.000
close_project
reset_run synth_1
launch_runs synth_1
[Sun May 03 15:26:11 2015] Launched synth_1...
Run output will be captured here: O:/engs128/lab4_withCRLoop/lab4.runs/synth_1/runme.log
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_1
set_property -dict [list CONFIG.PartsPresent {SIN_COS_LUT_only} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {None} CONFIG.Phase_Width {16} CONFIG.Output_Width {16} CONFIG.Has_Phase_Out {false} CONFIG.Latency {6} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_ips dds_compiler_1]
generate_target {instantiation_template} [get_files o:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_1'...
generate_target all [get_files  o:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_1'...
create_ip_run [get_files -of_objects [get_fileset sources_1] o:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
launch_run -jobs 8 dds_compiler_1_synth_1
[Sun May 03 15:29:49 2015] Launched dds_compiler_1_synth_1...
Run output will be captured here: O:/engs128/lab4_withCRLoop/lab4.runs/dds_compiler_1_synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sun May 03 15:31:26 2015] Launched dds_compiler_1_synth_1...
Run output will be captured here: O:/engs128/lab4_withCRLoop/lab4.runs/dds_compiler_1_synth_1/runme.log
[Sun May 03 15:31:26 2015] Launched synth_1...
Run output will be captured here: O:/engs128/lab4_withCRLoop/lab4.runs/synth_1/runme.log
file mkdir O:/engs128/lab4_withCRLoop/lab4.srcs/sim_1/new
create_fileset -simset lab4_wCRLoop_test
set_property SOURCE_SET sources_1 [get_filesets lab4_wCRLoop_test]
file mkdir O:/engs128/lab4_withCRLoop/lab4.srcs/lab4_wCRLoop_test/new
close [ open O:/engs128/lab4_withCRLoop/lab4.srcs/lab4_wCRLoop_test/new/wCRLoop_tb.vhd w ]
add_files -fileset lab4_wCRLoop_test O:/engs128/lab4_withCRLoop/lab4.srcs/lab4_wCRLoop_test/new/wCRLoop_tb.vhd
current_fileset -simset [ get_filesets lab4_wCRLoop_test ]
set_property top wCRLoop_tb [get_filesets lab4_wCRLoop_test]
launch_simulation -simset lab4_wCRLoop_test
INFO: [USF-XSim-27] Simulation object is 'lab4_wCRLoop_test'
INFO: [USF-XSim-37] Inspecting design source files for 'wCRLoop_tb' in fileset 'lab4_wCRLoop_test'...
INFO: [USF-XSim-66] Exported 'o:/engs128/lab3/lab2.srcs/sources_1/ip/BlockROM/BlockROM.mif'
INFO: [USF-XSim-66] Exported '//thayerfs.thayer.dartmouth.edu/d37581q/Desktop/rrcos8-brom.coe'
INFO: [USF-XSim-66] Exported 'o:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.mif'
INFO: [USF-XSim-66] Exported '//thayerfs/d37581q/Desktop/rrcos8-fir-ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'BlockROM' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'fir_compiler_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'dds_compiler_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'dds_compiler_1' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'BlockROM' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'BlockROM'
INFO: [USF-XSim-67] Inspecting fileset 'fir_compiler_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'fir_compiler_0'
INFO: [USF-XSim-67] Inspecting fileset 'dds_compiler_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'dds_compiler_0'
INFO: [USF-XSim-67] Inspecting fileset 'dds_compiler_1' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'dds_compiler_1'
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'lab4_wCRLoop_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'O:/engs128/lab4_withCRLoop/lab4.sim/lab4_wCRLoop_test/behav'
"xvhdl -m64 -prj wCRLoop_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/BlockROM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd" into library blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/BlockROM/sim/BlockROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BlockROM
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2
INFO: [VRFC 10-307] analyzing entity sp_mem
INFO: [VRFC 10-307] analyzing entity dpr_mem
INFO: [VRFC 10-307] analyzing entity dpt_mem
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity muxf_bus
INFO: [VRFC 10-307] analyzing entity buff
INFO: [VRFC 10-307] analyzing entity wrap_buff
INFO: [VRFC 10-307] analyzing entity cntrl_delay
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-307] analyzing entity add_accum
INFO: [VRFC 10-307] analyzing entity addsub_mult_add
INFO: [VRFC 10-307] analyzing entity addsub_mult_accum
INFO: [VRFC 10-307] analyzing entity rounder
INFO: [VRFC 10-307] analyzing entity filt_mem
INFO: [VRFC 10-307] analyzing entity cnfg_and_reload
INFO: [VRFC 10-307] analyzing entity ext_mult
INFO: [VRFC 10-307] analyzing entity single_rate
INFO: [VRFC 10-307] analyzing entity halfband_interpolation
INFO: [VRFC 10-307] analyzing entity halfband_decimation
INFO: [VRFC 10-307] analyzing entity polyphase_decimation
INFO: [VRFC 10-307] analyzing entity decimation
INFO: [VRFC 10-307] analyzing entity polyphase_interpolation
INFO: [VRFC 10-307] analyzing entity transpose_single_rate
INFO: [VRFC 10-307] analyzing entity transpose_decimation
INFO: [VRFC 10-307] analyzing entity transpose_interpolation
INFO: [VRFC 10-307] analyzing entity single_rate_hb_hilb_ipol
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd" into library fir_compiler_v7_2
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_compiler_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/ip/fir_compiler_0/demo_tb/tb_fir_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir_compiler_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd" into library dds_compiler_v6_0
INFO: [VRFC 10-307] analyzing entity dither_wrap
INFO: [VRFC 10-307] analyzing entity pipe_add
INFO: [VRFC 10-307] analyzing entity lut_ram
INFO: [VRFC 10-307] analyzing entity lut5_ram
INFO: [VRFC 10-307] analyzing entity sin_cos
INFO: [VRFC 10-307] analyzing entity sin_cos_quad_rast
INFO: [VRFC 10-307] analyzing entity dsp48_wrap
INFO: [VRFC 10-307] analyzing entity accum
INFO: [VRFC 10-307] analyzing entity raster_accum
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_eff_lut
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_eff
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_rdy
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_core
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd" into library dds_compiler_v6_0
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_compiler_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_0/demo_tb/tb_dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_dds_compiler_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd" into library dds_compiler_v6_0
INFO: [VRFC 10-307] analyzing entity dither_wrap
INFO: [VRFC 10-307] analyzing entity pipe_add
INFO: [VRFC 10-307] analyzing entity lut_ram
INFO: [VRFC 10-307] analyzing entity lut5_ram
INFO: [VRFC 10-307] analyzing entity sin_cos
INFO: [VRFC 10-307] analyzing entity sin_cos_quad_rast
INFO: [VRFC 10-307] analyzing entity dsp48_wrap
INFO: [VRFC 10-307] analyzing entity accum
INFO: [VRFC 10-307] analyzing entity raster_accum
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_eff_lut
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_eff
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_rdy
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_core
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd" into library dds_compiler_v6_0
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/sim/dds_compiler_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_compiler_1
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/ip/dds_compiler_1/demo_tb/tb_dds_compiler_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_dds_compiler_1
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/new/MatchedFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MatchedFilter
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/new/PulseShaper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PulseShaper
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/new/PulseShapingFilter_MatchedFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PulseShapingFilter_MatchedFilter
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/IQDeserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IQDeserializer
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/ModemRx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModemRx
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/ModemTx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModemTx
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/CharToIQ.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CharToIQ
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/CharBufferModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CharBufferModule
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/BufferController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BufferController
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/BufferAddrCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BufferAddrCounter
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/FifoBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FifoBuffer
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/BufControllerEOLListener.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BufControllerEOLListener
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/IQSerializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IQSerializer
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/new/NullReadListener.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NullReadListener
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/Lab1/mux7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux7seg
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/Lab1/SerialRx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SerialRx
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/imports/Lab1/SerialTx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SerialTx
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab3/lab2.srcs/sources_1/new/lab3top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3top
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/new/Modulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Modulator
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/new/Demodulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Demodulator
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/sources_1/imports/Desktop/CRloop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CRloop
INFO: [VRFC 10-163] Analyzing VHDL file "O:/engs128/lab4_withCRLoop/lab4.srcs/lab4_wCRLoop_test/new/wCRLoop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wCRLoop_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 905.219 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/engs128/lab4_withCRLoop/lab4.sim/lab4_wCRLoop_test/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 3fc4a5d3650a498bba6b448194a25c23 --debug typical --relax -L blk_mem_gen_v8_2 -L xil_defaultlib -L xbip_utils_v3_0 -L axi_utils_v2_0 -L fir_compiler_v7_2 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_dsp48_multadd_v3_0 -L dds_compiler_v6_0 -L secureip --snapshot wCRLoop_tb_behav xil_defaultlib.wCRLoop_tb -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package fir_compiler_v7_2.fir_compiler_v7_2_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2.globals_pkg
Compiling package fir_compiler_v7_2.components
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0.xcc_utils_v3_0
Compiling package dds_compiler_v6_0.dds_compiler_v6_0_viv_comp
Compiling package dds_compiler_v6_0.pkg_dds_compiler_v6_0
Compiling package dds_compiler_v6_0.dds_compiler_v6_0_hdl_comps
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package axi_utils_v2_0.global_util_pkg
Compiling package axi_utils_v2_0.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0.pkg_betas
Compiling package dds_compiler_v6_0.pkg_alphas
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.SerialRx [serialrx_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.BufferController [buffercontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.BufferAddrCounter [\BufferAddrCounter(8,2,'0')\]
Compiling architecture behavioral of entity xil_defaultlib.BufferAddrCounter [\BufferAddrCounter(8,2,'1')\]
Compiling architecture behavioral of entity xil_defaultlib.BufControllerEOLListener [bufcontrollereollistener_default]
Compiling architecture behavioral of entity xil_defaultlib.FifoBuffer [\FifoBuffer(8,2)\]
Compiling architecture behavioral of entity xil_defaultlib.NullReadListener [nullreadlistener_default]
Compiling architecture behavioral of entity xil_defaultlib.CharBufferModule [charbuffermodule_default]
Compiling architecture behavioral of entity xil_defaultlib.IQSerializer [\IQSerializer(8)\]
Compiling architecture behavioral of entity xil_defaultlib.CharToIQ [\CharToIQ(7,0)\]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,1,3,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(1,"artix7",0,1,3,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(3,"artix7",0,1,3,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.sp_mem [\sp_mem("artix7",(0,1,false,-214...]
Compiling architecture synth of entity fir_compiler_v7_2.filt_mem [\filt_mem("artix7",((data,0,(0,1...]
Compiling architecture synth of entity fir_compiler_v7_2.sp_mem [\sp_mem("artix7",(2,1,true,0,17,...]
Compiling architecture synth of entity fir_compiler_v7_2.filt_mem [\filt_mem("artix7",((coef,0,(2,1...]
Compiling architecture synth of entity fir_compiler_v7_2.cntrl_delay [\cntrl_delay(0,3,true,12,0,wrap_...]
Compiling architecture synth of entity fir_compiler_v7_2.cntrl_delay [\cntrl_delay(0,3,true,0,0,wrap_b...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(2,"artix7",0,16,1,0,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2.buff [\buff("artix7",2,0,false,true,fa...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,7,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,1,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,48,0,0,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,2,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,16,1,0,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,17,1,0,0,fal...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,1,1,"NO_RESET","DIR...]
Compiling architecture synth of entity fir_compiler_v7_2.calc [\calc("artix7",(1,3,0,0,0,0,0,0,...]
Compiling architecture synth of entity fir_compiler_v7_2.addsub_mult_add [\addsub_mult_add("artix7",0,0,31...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,31,1,0,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,32,1,0,0,fal...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,1,1,"NO_RESET","DIR...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,18,1,0,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,30,1,0,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2.calc [\calc("artix7",(0,2,0,0,0,0,0,0,...]
Compiling architecture synth of entity fir_compiler_v7_2.add_accum [\add_accum("artix7",31,32,31,(tr...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(7,"artix7",0,1,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(2,"artix7",0,1,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(1,"artix7",0,3,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(1,"artix7",0,16,1,0,0,fal...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,3,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(1,"artix7",0,7,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,6,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(0,"artix7",0,1,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(5,"artix7",0,1,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(4,"artix7",0,1,1,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.dpr_mem [\dpr_mem("artix7",(2,1,false,0,1...]
Compiling architecture synth of entity fir_compiler_v7_2.delay [\delay(1,"artix7",0,1,0,0,0,fals...]
Compiling architecture synth of entity fir_compiler_v7_2.polyphase_interpolation [\polyphase_interpolation("artix7...]
Compiling architecture synth of entity fir_compiler_v7_2.fir_compiler_v7_2_viv [\fir_compiler_v7_2_viv("artix7",...]
Compiling architecture xilinx of entity fir_compiler_v7_2.fir_compiler_v7_2 [\fir_compiler_v7_2("artix7","./"...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PulseShaper [pulseshaper_default]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(9,1,0,0,1,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.dds_compiler_v6_0_rdy [\dds_compiler_v6_0_rdy(1,0,1,9)\]
Compiling architecture synth of entity dds_compiler_v6_0.dither_wrap [\dither_wrap(4,5,1,0)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.pipe_add [\pipe_add(16,1,16)\]
Compiling architecture synth of entity dds_compiler_v6_0.accum [\accum("artix7",1,3,"10000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(4,1,0,0,0,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.sin_cos [\sin_cos("artix7",0,9,1,12,14,12...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,1,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.dds_compiler_v6_0_core [\dds_compiler_v6_0_core("artix7"...]
Compiling architecture synth of entity dds_compiler_v6_0.dds_compiler_v6_0_viv [\dds_compiler_v6_0_viv("artix7",...]
Compiling architecture xilinx of entity dds_compiler_v6_0.dds_compiler_v6_0 [\dds_compiler_v6_0("artix7",0,9,...]
Compiling architecture dds_compiler_0_arch of entity xil_defaultlib.dds_compiler_0 [dds_compiler_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Modulator [modulator_default]
Compiling architecture behavioral of entity xil_defaultlib.ModemTx [modemtx_default]
Compiling architecture behavioral of entity xil_defaultlib.Demodulator [demodulator_default]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage [\BLK_MEM_GEN_v8_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_reg_stage [\BLK_MEM_GEN_v8_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module [\BLK_MEM_GEN_v8_2_mem_module("bl...]
Compiling architecture behavioral of entity blk_mem_gen_v8_2.blk_mem_gen_v8_2 [\blk_mem_gen_v8_2("blk_mem_gen_v...]
Compiling architecture blockrom_arch of entity xil_defaultlib.BlockROM [blockrom_default]
Compiling architecture behavioral of entity xil_defaultlib.MatchedFilter [matchedfilter_default]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(6,1,0,0,1,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,0,0,0,1,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.dds_compiler_v6_0_rdy [\dds_compiler_v6_0_rdy(1,0,1,6)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.sin_cos [\sin_cos("artix7",0,9,0,16,16,14...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,1,0,...]
Compiling architecture synth of entity dds_compiler_v6_0.dds_compiler_v6_0_core [\dds_compiler_v6_0_core("artix7"...]
Compiling architecture synth of entity dds_compiler_v6_0.dds_compiler_v6_0_viv [\dds_compiler_v6_0_viv("artix7",...]
Compiling architecture xilinx of entity dds_compiler_v6_0.dds_compiler_v6_0 [\dds_compiler_v6_0("artix7",0,9,...]
Compiling architecture dds_compiler_1_arch of entity xil_defaultlib.dds_compiler_1 [dds_compiler_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CRloop [\CRloop(16)\]
Compiling architecture behavioral of entity xil_defaultlib.IQDeserializer [\IQDeserializer(8)\]
Compiling architecture behavioral of entity xil_defaultlib.SerialTx [serialtx_default]
Compiling architecture behavioral of entity xil_defaultlib.ModemRx [modemrx_default]
Compiling architecture behavioral of entity xil_defaultlib.lab3top [lab3top_default]
Compiling architecture behavior of entity xil_defaultlib.wcrloop_tb
Built simulation snapshot wCRLoop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source O:/engs128/lab4_withCRLoop/lab4.sim/lab4_wCRLoop_test/behav/xsim.dir/wCRLoop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'O:/engs128/lab4_withCRLoop/lab4.sim/lab4_wCRLoop_test/behav/xsim.dir/wCRLoop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 03 15:42:30 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 03 15:42:30 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 905.219 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/engs128/lab4_withCRLoop/lab4.sim/lab4_wCRLoop_test/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "wCRLoop_tb_behav -key {Behavioral:lab4_wCRLoop_test:Functional:wCRLoop_tb} -tclbatch {wCRLoop_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source wCRLoop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'wCRLoop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:36 . Memory (MB): peak = 913.188 ; gain = 7.969
open_wave_config {O:/engs128/lab4/lab2_tb_behav.wcfg}
WARNING: Simulation object /lab2_tb/clk was not found in the design.
WARNING: Simulation object /lab2_tb/RsRx was not found in the design.
WARNING: Simulation object /lab2_tb/RsTx was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Transmitter/rxData was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Transmitter/CharacterToIQ/Serializer/ser_in_char was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/IQToChar/shiftRegister was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/IQToChar/decodedSymbol was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/IQToChar/deser_out_txStart was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/Transmitter/tx_data was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/QPSK_Demodulator/waveCount was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Transmitter/PSF_I/ps_out_sampleAvailable was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Transmitter/PSF_I/ps_out_sample was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/QPSK_Demodulator/demod_out_iSample was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/MF_I/yOut was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/MF_I/mf_in_symbolClk was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Transmitter/PSF_Q/ps_out_sample was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/QPSK_Demodulator/demod_out_qSample was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/MF_Q/yOut was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Transmitter/QPSK_Modulator/qpskSignal was not found in the design.
WARNING: Simulation object /lab2_tb/uut/symbolClk was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/MF_I/mf_out_serialBit was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Receiver/QPSK_Demodulator/waveCount was not found in the design.
WARNING: Simulation object /lab2_tb/uut/Transmitter/PSF_I/sampleAvailable was not found in the design.
