// Seed: 2654945420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  if (1'b0) begin : id_6
    tri1 id_7 = 1'b0;
  end
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri   id_5,
    input  wand  id_6,
    input  wire  id_7,
    input  uwire id_8
    , id_12,
    output uwire id_9,
    output wand  id_10
);
  wire id_13;
  always_ff @(posedge 1) $display(1);
  module_0(
      id_12, id_12, id_13, id_13
  );
  always @(posedge 1'b0) begin
    id_9 = 1;
  end
  id_14 :
  assert property (@(posedge 1) 1'b0 != id_3)
  else $display(id_1 + 1);
  wire id_15;
  wire id_16;
endmodule
