Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6b04dc38db004ed5824b1e33dff9fb65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nidhogg_behav xil_defaultlib.nidhogg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 12 for port pixel_addr [C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/vga_game.v:121]
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 12 for port address [C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/vga_game.v:131]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 10 for port pixel_addr_sword_L [C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/vga_game.v:247]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 10 for port address [C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/vga_game.v:283]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.5,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_clk_wiz
Compiling module xil_defaultlib.clk
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.vga_timing
Compiling module xil_defaultlib.background
Compiling module xil_defaultlib.image_rom
Compiling module xil_defaultlib.board_control_default
Compiling module xil_defaultlib.image_rom_player(picture="C:/__P...
Compiling module xil_defaultlib.image_rom_player(picture="C:/__P...
Compiling module xil_defaultlib.playerL
Compiling module xil_defaultlib.image_rom_player
Compiling module xil_defaultlib.image_rom_player(picture="C:/__P...
Compiling module xil_defaultlib.image_rom_player(picture="C:/__P...
Compiling module xil_defaultlib.image_rom_player(picture="C:/__P...
Compiling module xil_defaultlib.image_rom_32x32(picture="C:/__Pr...
Compiling module xil_defaultlib.playerR
Compiling module xil_defaultlib.image_rom_player(picture="C:/__P...
Compiling module xil_defaultlib.image_rom_player(picture="C:/__P...
Compiling module xil_defaultlib.image_rom_player(picture="C:/__P...
Compiling module xil_defaultlib.image_rom_player(picture="C:/__P...
Compiling module xil_defaultlib.image_rom_32x32(picture="C:/__Pr...
Compiling module xil_defaultlib.death_control
Compiling module xil_defaultlib.win
Compiling module xil_defaultlib.image_rom_128x128
Compiling module xil_defaultlib.image_rom_128x128(picture="C:/__...
Compiling module xil_defaultlib.image_rom_32x32
Compiling module xil_defaultlib.debouncer(COUNT_MAX=19,COUNT_WID...
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.nidhogg
Compiling module xil_defaultlib.glbl
Built simulation snapshot nidhogg_behav
