INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/pixel_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/sync_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol active, assumed default net type wire [C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/top.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
