
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/621.wrf_s-8065B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3025158 heartbeat IPC: 3.30561 cumulative IPC: 3.30561 (Simulation time: 0 hr 23 min 42 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3025158 (Simulation time: 0 hr 23 min 42 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 12239037 heartbeat IPC: 1.08532 cumulative IPC: 1.08532 (Simulation time: 0 hr 38 min 56 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 24421123 heartbeat IPC: 0.820877 cumulative IPC: 0.934756 (Simulation time: 0 hr 56 min 18 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 34089593 heartbeat IPC: 1.03429 cumulative IPC: 0.965735 (Simulation time: 1 hr 14 min 46 sec) 
