0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Admin/Vivado_Udemy/Design Flow Part 1/Assignment1-HalfAdder/Assignment1-HalfAdder.sim/sim_1/synth/func/xsim/HA_func_synth.v,1743346359,verilog,,,,HA;glbl,,,,,,,,
C:/Users/Admin/Vivado_Udemy/Design Flow Part 1/Assignment1-HalfAdder/Assignment1-HalfAdder.srcs/sim_1/new/tb.v,1743345574,verilog,,,,tb,,,,,,,,
