{
    "design_name": "bsg_shift_reg", 
    "filelist": [
        "basejump_stl/bsg_dataflow/bsg_shift_reg.v"
    ], 
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size small at clock period=1", 
            "design_size": "small", 
            "name": "bsg_shift_reg_small_clkperiod_1", 
            "parameters": [
                "stages_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size small at clock period=3", 
            "design_size": "small", 
            "name": "bsg_shift_reg_small_clkperiod_3", 
            "parameters": [
                "stages_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size small at clock period=5", 
            "design_size": "small", 
            "name": "bsg_shift_reg_small_clkperiod_5", 
            "parameters": [
                "stages_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size small at clock period=7", 
            "design_size": "small", 
            "name": "bsg_shift_reg_small_clkperiod_7", 
            "parameters": [
                "stages_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "9", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size small at clock period=9", 
            "design_size": "small", 
            "name": "bsg_shift_reg_small_clkperiod_9", 
            "parameters": [
                "stages_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "11", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size small at clock period=11", 
            "design_size": "small", 
            "name": "bsg_shift_reg_small_clkperiod_11", 
            "parameters": [
                "stages_p=10", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size large at clock period=1", 
            "design_size": "large", 
            "name": "bsg_shift_reg_large_clkperiod_1", 
            "parameters": [
                "stages_p=100", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size large at clock period=3", 
            "design_size": "large", 
            "name": "bsg_shift_reg_large_clkperiod_3", 
            "parameters": [
                "stages_p=100", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size large at clock period=5", 
            "design_size": "large", 
            "name": "bsg_shift_reg_large_clkperiod_5", 
            "parameters": [
                "stages_p=100", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size large at clock period=7", 
            "design_size": "large", 
            "name": "bsg_shift_reg_large_clkperiod_7", 
            "parameters": [
                "stages_p=100", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "9", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size large at clock period=9", 
            "design_size": "large", 
            "name": "bsg_shift_reg_large_clkperiod_9", 
            "parameters": [
                "stages_p=100", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "11", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size large at clock period=11", 
            "design_size": "large", 
            "name": "bsg_shift_reg_large_clkperiod_11", 
            "parameters": [
                "stages_p=100", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size very_large at clock period=1", 
            "design_size": "very_large", 
            "name": "bsg_shift_reg_very_large_clkperiod_1", 
            "parameters": [
                "stages_p=200", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size very_large at clock period=3", 
            "design_size": "very_large", 
            "name": "bsg_shift_reg_very_large_clkperiod_3", 
            "parameters": [
                "stages_p=200", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size very_large at clock period=5", 
            "design_size": "very_large", 
            "name": "bsg_shift_reg_very_large_clkperiod_5", 
            "parameters": [
                "stages_p=200", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size very_large at clock period=7", 
            "design_size": "very_large", 
            "name": "bsg_shift_reg_very_large_clkperiod_7", 
            "parameters": [
                "stages_p=200", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "9", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size very_large at clock period=9", 
            "design_size": "very_large", 
            "name": "bsg_shift_reg_very_large_clkperiod_9", 
            "parameters": [
                "stages_p=200", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "11", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size very_large at clock period=11", 
            "design_size": "very_large", 
            "name": "bsg_shift_reg_very_large_clkperiod_11", 
            "parameters": [
                "stages_p=200", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size medium at clock period=1", 
            "design_size": "medium", 
            "name": "bsg_shift_reg_medium_clkperiod_1", 
            "parameters": [
                "stages_p=50", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size medium at clock period=3", 
            "design_size": "medium", 
            "name": "bsg_shift_reg_medium_clkperiod_3", 
            "parameters": [
                "stages_p=50", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size medium at clock period=5", 
            "design_size": "medium", 
            "name": "bsg_shift_reg_medium_clkperiod_5", 
            "parameters": [
                "stages_p=50", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size medium at clock period=7", 
            "design_size": "medium", 
            "name": "bsg_shift_reg_medium_clkperiod_7", 
            "parameters": [
                "stages_p=50", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "9", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size medium at clock period=9", 
            "design_size": "medium", 
            "name": "bsg_shift_reg_medium_clkperiod_9", 
            "parameters": [
                "stages_p=50", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk", 
                "clock_period": "11", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "implements a shift register of fixed latency with size medium at clock period=11", 
            "design_size": "medium", 
            "name": "bsg_shift_reg_medium_clkperiod_11", 
            "parameters": [
                "stages_p=50", 
                "width_p=64"
            ]
        }
    ]
}