# Tiny Tapeout project information
project:
  title:        "Alu"      # Project title
  author:       "Allan Rodas"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  ""      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "ttt_top_alu"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_top_alu.v"
     - "tt_alu.v"
    - "Prefixx.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
 # Inputs
ui[0]: "A[0] (LSB - Primer operando bit 0)"
ui[1]: "A[1] (Primer operando bit 1)"
ui[2]: "A[2] (Primer operando bit 2)"
ui[3]: "A[3] (Primer operando bit 3)"
ui[4]: "A[4] (Primer operando bit 4)"
ui[5]: "A[5] (Primer operando bit 5)"
ui[6]: "A[6] (Primer operando bit 6)"
ui[7]: "A[7] (MSB - Primer operando bit 7 y SEL[2]"

# Outputs
uo[0]: "RESULT[0] (LSB - Resultado bit 0)"
uo[1]: "RESULT[1] (Resultado bit 1)"
uo[2]: "RESULT[2] (Resultado bit 2)"
uo[3]: "RESULT[3] (Resultado bit 3)"
uo[4]: "RESULT[4] (Resultado bit 4)"
uo[5]: "RESULT[5] (Resultado bit 5)"
uo[6]: "RESULT[6] (Resultado bit 6)"
uo[7]: "RESULT[7] (MSB - Resultado bit 7)"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
