{
  "design": {
    "design_info": {
      "boundary_crc": "0x4E9C70D8D6F589CD",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../project_2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "xlconstant_0": "",
      "FIR_Direct_Form_IV_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "output0": {
        "direction": "O",
        "left": "14",
        "right": "0"
      }
    },
    "components": {
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "7373"
          },
          "CONST_WIDTH": {
            "value": "14"
          }
        }
      },
      "FIR_Direct_Form_IV_0": {
        "vlnv": "xilinx.com:module_ref:FIR_Direct_Form_IV:1.0",
        "xci_name": "design_1_FIR_Direct_Form_IV_0_0",
        "xci_path": "ip\\design_1_FIR_Direct_Form_IV_0_0\\design_1_FIR_Direct_Form_IV_0_0.xci",
        "inst_hier_path": "FIR_Direct_Form_IV_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FIR_Direct_Form_IV",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "input0": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "output0": {
            "direction": "O",
            "left": "14",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "FIR_Direct_Form_IV_0_output0": {
        "ports": [
          "FIR_Direct_Form_IV_0/output0",
          "output0"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "FIR_Direct_Form_IV_0/clk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "FIR_Direct_Form_IV_0/input0"
        ]
      }
    }
  }
}