# zynq_ddr_design_ex
simulation setup (written in verilog) to simulate the signals of an AXI master burst IPIF and user logic (designed in vivado design suite aimed at zynq devices based xilinx FPGAs)
