--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf chan.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock btn1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    3.358(R)|    0.921(R)|btn1_IBUF         |   0.000|
A<1>        |    3.986(R)|   -0.824(R)|btn1_IBUF         |   0.000|
B<0>        |    3.321(R)|   -0.041(R)|btn1_IBUF         |   0.000|
B<1>        |    2.837(R)|    0.356(R)|btn1_IBUF         |   0.000|
Cin         |    3.871(R)|    0.561(R)|btn1_IBUF         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock btn2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    3.115(R)|    0.033(R)|btn2_IBUF         |   0.000|
A<1>        |    3.868(R)|   -0.601(R)|btn2_IBUF         |   0.000|
B<0>        |    3.047(R)|    0.063(R)|btn2_IBUF         |   0.000|
B<1>        |    2.688(R)|    0.764(R)|btn2_IBUF         |   0.000|
Cin         |    3.635(R)|   -0.377(R)|btn2_IBUF         |   0.000|
------------+------------+------------+------------------+--------+

Clock btn1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
S<0>        |    9.317(R)|btn1_IBUF         |   0.000|
S<1>        |    9.317(R)|btn1_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock btn2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
C0          |    9.730(R)|btn2_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn1           |    2.618|    2.618|         |         |
btn2           |    2.009|    2.009|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn1           |    2.151|    2.151|         |         |
btn2           |    1.813|    1.813|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 07 10:20:16 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



