{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_crc12.v@68:88@HdlStmProcess", "                  full_state[WIDTH-1:9] ^\n                  full_state[WIDTH-1:4] ^\n                  full_state[WIDTH-1:3] ^\n                  data_in;\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    state <= 12'b0;\n  end else begin\n    state <= full_state[11:0] ^\n            {full_state[10:0],1'b0} ^\n            {full_state[9:0],2'b0} ^\n            {full_state[8:0],3'b0} ^\n            {full_state[3:0],8'b0} ^\n            {full_state[2:0],9'b0};\n  end\nend\n\nassign crc12 = state;\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[73, "always @(posedge clk) begin\n"], [74, "  if (reset == 1'b1) begin\n"], [75, "    state <= 12'b0;\n"], [76, "  end else begin\n"], [77, "    state <= full_state[11:0] ^\n"], [78, "            {full_state[10:0],1'b0} ^\n"], [79, "            {full_state[9:0],2'b0} ^\n"], [80, "            {full_state[8:0],3'b0} ^\n"], [81, "            {full_state[3:0],8'b0} ^\n"], [82, "            {full_state[2:0],9'b0};\n"], [84, "end\n"]], "Add": [[82, "  always @(posedge clk) begin\n"], [82, "    if (reset == 1'b1) begin\n"], [82, "      state <= 12'b0;\n"], [82, "    end else begin\n"], [82, "      state <= full_state[11:0] ^\n"], [82, "              {full_state[10:0],1'b0} ^\n"], [82, "              {full_state[9:0],2'b0} ^\n"], [82, "              {full_state[8:0],3'b0} ^\n"], [82, "              {full_state[3:0],8'b0} ^\n"], [82, "              {full_state[2:0],9'b0};\n"], [82, "    end\n"]]}}