{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T17:05:23Z","timestamp":1574701523576},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2014,3,10]],"date-time":"2014-03-10T00:00:00Z","timestamp":1394409600000},"delay-in-days":0,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["TECS","ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2014,3,10]]},"DOI":"10.1145\/2560042","type":"journal-article","created":{"date-parts":[[2014,3,18]],"date-time":"2014-03-18T12:09:07Z","timestamp":1395144547000},"page":"1-23","source":"Crossref","is-referenced-by-count":0,"title":["Simulation-based functional verification of dynamically reconfigurable systems"],"prefix":"10.1145","volume":"13","author":[{"given":"Lingkan","family":"Gong","sequence":"first","affiliation":[]},{"given":"Oliver","family":"Diessel","sequence":"additional","affiliation":[]}],"member":"320","reference":[{"key":"key-10.1145\/2560042-1","unstructured":"Florian Altenried. 2009. Time-sharing of hardware resources for image processing accelerators using dynamic partial reconfiguration. Bachelor's thesis. Technical University of Munich. (2009)."},{"key":"key-10.1145\/2560042-2","unstructured":"Altera. 2010. Increasing design functionality with partial and dynamic reconfiguration in 28-nm FPGAs (WP01137). Altera Inc. http:\/\/www.altera.com\/literature\/wp\/wp-01137-stxv-dynamic-partial-reconfig.pdf."},{"key":"key-10.1145\/2560042-3","unstructured":"Christian Beckhoff, Dirk Koch, and Jim Torresen. 2010. Short-circuits on FPGAs caused by partial runtime reconfiguration. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL). 596--601.","DOI":"10.1109\/FPL.2010.117","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-4","unstructured":"Christophe Bobda, Mateusz Majer, Ali Ahmadinia, Thomas Haller, Andre Linarth, and Jurgen Teich. 2005. The Erlangen slot machine: Increasing flexibility in FPGA-based reconfigurable platforms. In Proceedings of the International Conference on Field-Programmable Technology (FPT). 37--42."},{"key":"key-10.1145\/2560042-5","unstructured":"Ediz Cetin, Oliver Diessel, Lingkan Gong, and Victor Lai. 2013. Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL).","DOI":"10.1109\/FPL.2013.6645571","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-6","unstructured":"Christopher Claus, Johannes Zeppenfeld, Florian Muller, and Walter Stechele. 2007. Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system. In Proceedings of the Design, Automation and Test in Europe (DATE). 1--6."},{"key":"key-10.1145\/2560042-7","unstructured":"Rolf Drechsler. 2004. Advanced Formal Verification. Kluwer Academic Publishers.","DOI":"10.1007\/b105236","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-8","unstructured":"Stephanie Drzevitzky, Uwe Kastens, and Marco Platzner. 2009. Proof-carrying hardware: Towards runtime verification of reconfigurable modules. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig). 189--194.","DOI":"10.1109\/ReConFig.2009.31","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-9","unstructured":"Lingkan Gong. 2013. ReSim case studies. http:\/\/code.google.com\/p\/resim-simulating-partial-reconfiguration\/."},{"key":"key-10.1145\/2560042-10","unstructured":"Lingkan Gong and Oliver Diessel. 2011a. Modeling dynamically reconfigurable systems for simulation-based functional verification. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). 9--16.","DOI":"10.1109\/FCCM.2011.18","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-11","unstructured":"Lingkan Gong and Oliver Diessel. 2011b. ReSim: A reusable library for RTL simulation of dynamic partial reconfiguration. In Proceedings of the International Conference on Field-Programmable Technology (FPT). 1--8.","DOI":"10.1109\/FPT.2011.6132709","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-12","unstructured":"Lingkan Gong and Oliver Diessel. 2012. Functionally verifying state saving and restoration in dynamically reconfigurable systems. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA). 241--244.","DOI":"10.1145\/2145694.2145735","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-13","unstructured":"Lingkan Gong, Oliver Diessel, Johny Paul, and Walter Stechele. 2013. RTL simulation of high performance dynamic reconfiguration: A video processing case study. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS).","DOI":"10.1109\/IPDPSW.2013.79","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-14","unstructured":"Simen Gimle Hansen, Dirk Koch, and Jim Torresen. 2013. Simulation framework for cycle-accurate RTL modeling of partial run-time reconfiguration in VHDL. In Proceedings of the International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC). 1--8.","DOI":"10.1109\/ReCoSoC.2013.6581519","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-15","unstructured":"Yoshihiro Ichinomiya, Shiro Tanoue, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, and Toshinori Sueyoshi. 2010. Improving the robustness of a softcore processor against SEUs by using TMR and partial reconfiguration. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). 47--54.","DOI":"10.1109\/FCCM.2010.16","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-16","unstructured":"Abelardo Jara-Berrocal and Ann Gordon-Ross. 2010. VAPRES: A virtual architecture for partially reconfigurable embedded systems. In Proceedings of the Design, Automation and Test in Europe (DATE). 837."},{"key":"key-10.1145\/2560042-17","unstructured":"Wayne Luk, Nabeel Shirazi, and Peter Y. K. Cheung. 1997. Compilation tools for run-time reconfigurable designs. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). 56--65."},{"key":"key-10.1145\/2560042-18","unstructured":"Katarina Paulsson, Michael Hubner, Markus Jung, and Jurgen Becker. 2006. Methods for run-time failure recognition and recovery in dynamic and partial reconfigurable systems based on Xilinx Virtex-II Pro FPGAs. In Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures. 1--6.","DOI":"10.1109\/ISVLSI.2006.62","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-19","unstructured":"Andreas Raabe, Philipp A. Hartmann, and Joachim K. Anlauf. 2008. ReChannel: Describing and simulating reconfigurable hardware in SystemC. ACM Trans. Des. Autom. Electron. Syst. 13, 1, 15."},{"key":"key-10.1145\/2560042-20","unstructured":"Ian Robertson and James Irvine. 2004. A design flow for partially reconfigurable hardware. ACM Trans. Embed. Comput. Syst. 3, 2, 257--283.","DOI":"10.1145\/993396.993399","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-21","unstructured":"Andreas Schallenberg, Wolfgang Nebel, Andreas Herrholz, and Philipp A. Hartmann. 2009. OSSS&plus;R: A framework for application level modelling and synthesis of reconfigurable systems. In Proceedings of the Design, Automation and Test in Europe (DATE) 970--975."},{"key":"key-10.1145\/2560042-22","unstructured":"Pete Sedcole, Peter Y. K. Cheung, George A. Constantinides, and Wayne Luk. 2007. Run-time integration of reconfigurable video processing systems. IEEE Trans. VLSI Syst. 15, 9, 1003--1016.","DOI":"10.1109\/TVLSI.2007.902203","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-23","unstructured":"Andre Seffrin, Alexander Biedermann, and Sorin A. Huss. 2010. Tiny-n: A novel formal method for specification, analysis, and verification of dynamic partial reconfiguration processes. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (CSREA). 1--6."},{"key":"key-10.1145\/2560042-24","unstructured":"Satnam Singh and Carl J. Lillieroth. 1999. Formal verification of reconfigurable cores. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). 25--32."},{"key":"key-10.1145\/2560042-25","unstructured":"Simon Tam and Martin Kellermann. 2010. Fast Configuration of PCI Express Technology through Partial Reconfiguration (XAPP883). Xilinx Inc."},{"key":"key-10.1145\/2560042-26","unstructured":"Tim Todman, Peter Boehm, and Wayne Luk. 2012. Verification of streaming hardware and software codesigns. In Proceedings of the International Conference on Field-Programmable Technology (FPT). 147--150.","DOI":"10.1109\/FPT.2012.6412127","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-27","unstructured":"Michael J. Wirthlin and Brad L. Hutchings. 1998. Improving functional density using run-time circuit reconfiguration. IEEE Trans. VLSI Syst. 6, 2, 247--256.","DOI":"10.1109\/92.678880","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2560042-28","unstructured":"Xilinx. 2009a. PlanAhead software tutorial: Partial reconfiguration of a processor peripheral (UG744). Xilinx Inc."},{"key":"key-10.1145\/2560042-29","unstructured":"Xilinx. 2009b. Virtex-4 FPGA Configuration User Guide (UG071). Xilinx Inc."},{"key":"key-10.1145\/2560042-30","unstructured":"Xilinx. 2010a. ChipScope Pro 12.1 software and cores (UG029). Xilinx Inc."},{"key":"key-10.1145\/2560042-31","unstructured":"Xilinx. 2010b. EDK concepts, tools and techniques (UG683). Xilinx Inc."},{"key":"key-10.1145\/2560042-32","unstructured":"Xilinx. 2010c. Partial Reconfiguration User Guide (UG702). Xilinx Inc."},{"key":"key-10.1145\/2560042-33","unstructured":"Xilinx. 2010d. Virtex-5 FPGA Configuration User Guide (UG191). Xilinx Inc."},{"key":"key-10.1145\/2560042-34","unstructured":"Xilinx. 2010e. Virtex-6 FPGA Configuration User Guide (UG360). Xilinx Inc."},{"key":"key-10.1145\/2560042-35","unstructured":"Xilinx. 2011. Partial reconfiguartion - Can I insert chipscope cores within reconfigurable modules&quest; Xilinx Inc. http:\/\/www.xilinx.com\/support\/answers\/42899."},{"key":"key-10.1145\/2560042-36","unstructured":"Xilinx. 2013. 7 Series FPGAs Configuration User Guide (UG470). Xilinx Inc."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2560042&amp;ftid=1438179&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T15:31:12Z","timestamp":1565278272000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3,10]]},"references-count":36,"journal-issue":{"published-print":{"date-parts":[[2014,12,5]]},"issue":"4"},"URL":"http:\/\/dx.doi.org\/10.1145\/2560042","relation":{"cites":[]},"ISSN":["1539-9087"],"issn-type":[{"value":"1539-9087","type":"print"}],"subject":["Hardware and Architecture","Software"]}}