$date
	Wed Apr 23 12:46:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
x!
$end
#5
1#
b1 %
#10
0!
1$
0#
b10 %
#15
1#
b11 %
#20
1"
0$
0#
b100 %
#25
1!
1#
b101 %
#30
0!
1$
0#
b110 %
#35
1#
b111 %
#40
b1000 %
