#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug 22 12:48:47 2025
# Process ID         : 291608
# Current directory  : /home/drew/vhdl-dsp-project/DSP-VHDL-Arty-S7/phase1/blinking_LED/blinking_LED.runs/synth_1
# Command line       : vivado -log blinking_LED.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source blinking_LED.tcl
# Log file           : /home/drew/vhdl-dsp-project/DSP-VHDL-Arty-S7/phase1/blinking_LED/blinking_LED.runs/synth_1/blinking_LED.vds
# Journal file       : /home/drew/vhdl-dsp-project/DSP-VHDL-Arty-S7/phase1/blinking_LED/blinking_LED.runs/synth_1/vivado.jou
# Running On         : drew-SER
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 7 PRO 5850U with Radeon Graphics
# CPU Frequency      : 3776.029 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 29342 MB
# Swap memory        : 8589 MB
# Total Virtual      : 37932 MB
# Available Virtual  : 30351 MB
#-----------------------------------------------------------
source blinking_LED.tcl -notrace
Command: synth_design -top blinking_LED -part xc7s25csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 291655
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1865.359 ; gain = 428.832 ; free physical = 9918 ; free virtual = 27801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blinking_LED' [/home/drew/vhdl-dsp-project/DSP-VHDL-Arty-S7/phase1/blinking_LED/blinking_LED.srcs/sources_1/new/blinking_LED.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'blinking_LED' (0#1) [/home/drew/vhdl-dsp-project/DSP-VHDL-Arty-S7/phase1/blinking_LED/blinking_LED.srcs/sources_1/new/blinking_LED.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1937.297 ; gain = 500.770 ; free physical = 9844 ; free virtual = 27729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1955.109 ; gain = 518.582 ; free physical = 9842 ; free virtual = 27728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1955.109 ; gain = 518.582 ; free physical = 9842 ; free virtual = 27728
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1955.109 ; gain = 0.000 ; free physical = 9842 ; free virtual = 27728
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/drew/vhdl-dsp-project/DSP-VHDL-Arty-S7/phase1/blinking_LED/blinking_LED.srcs/constrs_1/new/blinking_LED_constraint.xdc]
Finished Parsing XDC File [/home/drew/vhdl-dsp-project/DSP-VHDL-Arty-S7/phase1/blinking_LED/blinking_LED.srcs/constrs_1/new/blinking_LED_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/drew/vhdl-dsp-project/DSP-VHDL-Arty-S7/phase1/blinking_LED/blinking_LED.srcs/constrs_1/new/blinking_LED_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/blinking_LED_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/blinking_LED_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2069.859 ; gain = 0.000 ; free physical = 9858 ; free virtual = 27757
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2069.859 ; gain = 0.000 ; free physical = 9858 ; free virtual = 27757
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2069.859 ; gain = 633.332 ; free physical = 9915 ; free virtual = 27815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2077.863 ; gain = 641.336 ; free physical = 9915 ; free virtual = 27815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2077.863 ; gain = 641.336 ; free physical = 9915 ; free virtual = 27815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2077.863 ; gain = 641.336 ; free physical = 9913 ; free virtual = 27814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2077.863 ; gain = 641.336 ; free physical = 9930 ; free virtual = 27832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2120.863 ; gain = 684.336 ; free physical = 9766 ; free virtual = 27687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2139.895 ; gain = 703.367 ; free physical = 9750 ; free virtual = 27671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2141.910 ; gain = 705.383 ; free physical = 9742 ; free virtual = 27663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2302.723 ; gain = 866.195 ; free physical = 9586 ; free virtual = 27506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2302.723 ; gain = 866.195 ; free physical = 9586 ; free virtual = 27506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2302.723 ; gain = 866.195 ; free physical = 9586 ; free virtual = 27506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2302.723 ; gain = 866.195 ; free physical = 9586 ; free virtual = 27506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2302.723 ; gain = 866.195 ; free physical = 9586 ; free virtual = 27506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2302.723 ; gain = 866.195 ; free physical = 9586 ; free virtual = 27506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT4   |     1|
|5     |LUT5   |     3|
|6     |LUT6   |     3|
|7     |FDRE   |    27|
|8     |IBUF   |     1|
|9     |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2302.723 ; gain = 866.195 ; free physical = 9586 ; free virtual = 27506
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2302.723 ; gain = 751.445 ; free physical = 9586 ; free virtual = 27504
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2302.730 ; gain = 866.195 ; free physical = 9586 ; free virtual = 27504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.730 ; gain = 0.000 ; free physical = 9592 ; free virtual = 27512
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.730 ; gain = 0.000 ; free physical = 9734 ; free virtual = 27647
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6cc71d5c
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2302.730 ; gain = 894.922 ; free physical = 9734 ; free virtual = 27647
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1523.251; main = 1523.251; forked = 268.998
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2994.863; main = 2302.727; forked = 916.996
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.734 ; gain = 0.000 ; free physical = 9759 ; free virtual = 27668
INFO: [Common 17-1381] The checkpoint '/home/drew/vhdl-dsp-project/DSP-VHDL-Arty-S7/phase1/blinking_LED/blinking_LED.runs/synth_1/blinking_LED.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file blinking_LED_utilization_synth.rpt -pb blinking_LED_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 22 12:49:10 2025...
