{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 09:25:57 2018 " "Info: Processing started: Fri Jun 08 09:25:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cla16 -c cla16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cla16 -c cla16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[5\] s\[15\] 16.798 ns Longest " "Info: Longest tpd from source pin \"a\[5\]\" to destination pin \"s\[15\]\" is 16.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns a\[5\] 1 PIN PIN_53 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_53; Fanout = 4; PIN Node = 'a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } } { "cla16.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Paralela/cla16.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.947 ns) + CELL(0.275 ns) 7.072 ns cla4:cla4_2\|vuaparalela:carry\|c~0 2 COMB LCCOMB_X20_Y11_N2 2 " "Info: 2: + IC(5.947 ns) + CELL(0.275 ns) = 7.072 ns; Loc. = LCCOMB_X20_Y11_N2; Fanout = 2; COMB Node = 'cla4:cla4_2\|vuaparalela:carry\|c~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.222 ns" { a[5] cla4:cla4_2|vuaparalela:carry|c~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Paralela/vuaparalela.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 7.751 ns cla4:cla4_2\|vuaparalela:carry\|gg~1 3 COMB LCCOMB_X20_Y11_N26 3 " "Info: 3: + IC(0.259 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X20_Y11_N26; Fanout = 3; COMB Node = 'cla4:cla4_2\|vuaparalela:carry\|gg~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { cla4:cla4_2|vuaparalela:carry|c~0 cla4:cla4_2|vuaparalela:carry|gg~1 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Paralela/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.438 ns) 9.190 ns vuaparalela16bits:vua_16\|c~4 4 COMB LCCOMB_X22_Y10_N6 3 " "Info: 4: + IC(1.001 ns) + CELL(0.438 ns) = 9.190 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 3; COMB Node = 'vuaparalela16bits:vua_16\|c~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { cla4:cla4_2|vuaparalela:carry|gg~1 vuaparalela16bits:vua_16|c~4 } "NODE_NAME" } } { "vuaparalela16bits.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Paralela/vuaparalela16bits.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.419 ns) 11.418 ns cla4:cla4_4\|vuaparalela:carry\|c~3 5 COMB LCCOMB_X12_Y5_N10 1 " "Info: 5: + IC(1.809 ns) + CELL(0.419 ns) = 11.418 ns; Loc. = LCCOMB_X12_Y5_N10; Fanout = 1; COMB Node = 'cla4:cla4_4\|vuaparalela:carry\|c~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { vuaparalela16bits:vua_16|c~4 cla4:cla4_4|vuaparalela:carry|c~3 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Paralela/vuaparalela.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.420 ns) 12.519 ns cla4:cla4_4\|fulladder_pg:somador3\|s 6 COMB LCCOMB_X10_Y5_N0 1 " "Info: 6: + IC(0.681 ns) + CELL(0.420 ns) = 12.519 ns; Loc. = LCCOMB_X10_Y5_N0; Fanout = 1; COMB Node = 'cla4:cla4_4\|fulladder_pg:somador3\|s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { cla4:cla4_4|vuaparalela:carry|c~3 cla4:cla4_4|fulladder_pg:somador3|s } "NODE_NAME" } } { "fulladder_pg.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Paralela/fulladder_pg.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(2.642 ns) 16.798 ns s\[15\] 7 PIN PIN_87 0 " "Info: 7: + IC(1.637 ns) + CELL(2.642 ns) = 16.798 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 's\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { cla4:cla4_4|fulladder_pg:somador3|s s[15] } "NODE_NAME" } } { "cla16.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits_Paralela/cla16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.464 ns ( 32.53 % ) " "Info: Total cell delay = 5.464 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.334 ns ( 67.47 % ) " "Info: Total interconnect delay = 11.334 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.798 ns" { a[5] cla4:cla4_2|vuaparalela:carry|c~0 cla4:cla4_2|vuaparalela:carry|gg~1 vuaparalela16bits:vua_16|c~4 cla4:cla4_4|vuaparalela:carry|c~3 cla4:cla4_4|fulladder_pg:somador3|s s[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.798 ns" { a[5] {} a[5]~combout {} cla4:cla4_2|vuaparalela:carry|c~0 {} cla4:cla4_2|vuaparalela:carry|gg~1 {} vuaparalela16bits:vua_16|c~4 {} cla4:cla4_4|vuaparalela:carry|c~3 {} cla4:cla4_4|fulladder_pg:somador3|s {} s[15] {} } { 0.000ns 0.000ns 5.947ns 0.259ns 1.001ns 1.809ns 0.681ns 1.637ns } { 0.000ns 0.850ns 0.275ns 0.420ns 0.438ns 0.419ns 0.420ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 09:25:57 2018 " "Info: Processing ended: Fri Jun 08 09:25:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
