
---------- Begin Simulation Statistics ----------
final_tick                                25639595500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216033                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437596                       # Number of bytes of host memory used
host_op_rate                                   373158                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    71.92                       # Real time elapsed on the host
host_tick_rate                              356503227                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15537015                       # Number of instructions simulated
sim_ops                                      26837428                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025640                       # Number of seconds simulated
sim_ticks                                 25639595500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     81                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              5.127919                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149771                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469158                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2720                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       18590849                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.195011                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763677                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu0.numCycles                        51279191                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32688342                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               36                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               77                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     77                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5537015                       # Number of instructions committed
system.cpu1.committedOps                     10473967                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              9.261161                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1948894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1401590                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        19254                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1020974                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          726                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       33093626                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.107978                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1872928                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          226                       # TLB misses on write requests
system.cpu1.numCycles                        51279190                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              22544      0.22%      0.22% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8202646     78.31%     78.53% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 20661      0.20%     78.73% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.74% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                14014      0.13%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 15964      0.15%     79.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                63725      0.61%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1145347     10.94%     90.59% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               925946      8.84%     99.44% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            37180      0.35%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           21984      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10473967                       # Class of committed instruction
system.cpu1.tickCycles                       18185564                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       243277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        487579                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1628919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2030                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3257904                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2030                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             217740                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        65669                       # Transaction distribution
system.membus.trans_dist::CleanEvict           177608                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26561                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        217741                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       731880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       731880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 731880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19838080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19838080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19838080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            244302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  244302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              244302                       # Request fanout histogram
system.membus.reqLayer4.occupancy           809285000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1298755000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4692824                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4692824                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4692824                       # number of overall hits
system.cpu0.icache.overall_hits::total        4692824                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        70789                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         70789                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        70789                       # number of overall misses
system.cpu0.icache.overall_misses::total        70789                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1491487000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1491487000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1491487000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1491487000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763613                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763613                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763613                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763613                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014860                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014860                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014860                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014860                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21069.474071                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21069.474071                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21069.474071                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21069.474071                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70773                       # number of writebacks
system.cpu0.icache.writebacks::total            70773                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70789                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70789                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70789                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70789                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1420698000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1420698000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1420698000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1420698000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014860                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014860                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014860                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014860                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20069.474071                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20069.474071                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20069.474071                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20069.474071                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70773                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4692824                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4692824                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        70789                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        70789                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1491487000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1491487000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763613                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763613                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014860                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014860                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21069.474071                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21069.474071                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70789                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70789                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1420698000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1420698000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014860                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014860                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20069.474071                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20069.474071                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999467                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763613                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70789                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.293125                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999467                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999967                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38179693                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38179693                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810497                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810497                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810554                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810554                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290333                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290333                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290390                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290390                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10178670500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10178670500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10178670500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10178670500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100830                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100830                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100944                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100944                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138199                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138199                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138219                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138219                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35058.606841                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35058.606841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35051.725266                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35051.725266                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       221043                       # number of writebacks
system.cpu0.dcache.writebacks::total           221043                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10019                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10019                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10019                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10019                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280371                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280371                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   9427271500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9427271500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   9428239000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9428239000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133450                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 33631.111896                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33631.111896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 33627.725407                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33627.725407                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280355                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   9219582500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9219582500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 34160.519100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34160.519100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   8890404000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8890404000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 33120.502485                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33120.502485                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617769                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617769                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20443                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20443                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    959088000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    959088000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032032                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032032                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46915.227706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46915.227706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8555                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8555                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11888                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11888                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    536867500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    536867500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45160.455922                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45160.455922                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       967500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       967500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 16973.684211                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16973.684211                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999500                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090925                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280371                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457708                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999500                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999969                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087923                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087923                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       955901                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          955901                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       955901                       # number of overall hits
system.cpu1.icache.overall_hits::total         955901                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       916974                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        916974                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       916974                       # number of overall misses
system.cpu1.icache.overall_misses::total       916974                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  18891876000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  18891876000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  18891876000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  18891876000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1872875                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1872875                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1872875                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1872875                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.489608                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.489608                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.489608                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.489608                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20602.411846                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20602.411846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20602.411846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20602.411846                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       916957                       # number of writebacks
system.cpu1.icache.writebacks::total           916957                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       916974                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       916974                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       916974                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       916974                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  17974903000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  17974903000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  17974903000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  17974903000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.489608                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.489608                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.489608                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.489608                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19602.412936                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19602.412936                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19602.412936                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19602.412936                       # average overall mshr miss latency
system.cpu1.icache.replacements                916957                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       955901                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         955901                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       916974                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       916974                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  18891876000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  18891876000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1872875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1872875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.489608                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.489608                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20602.411846                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20602.411846                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       916974                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       916974                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  17974903000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  17974903000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.489608                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.489608                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19602.412936                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19602.412936                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999441                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1872874                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           916973                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.042453                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999441                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999965                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15899973                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15899973                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1898424                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1898424                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1898424                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1898424                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       409624                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        409624                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       409624                       # number of overall misses
system.cpu1.dcache.overall_misses::total       409624                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   9587688500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9587688500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   9587688500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9587688500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2308048                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2308048                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2308048                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2308048                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177476                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177476                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177476                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177476                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 23406.071177                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23406.071177                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 23406.071177                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23406.071177                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       230485                       # number of writebacks
system.cpu1.dcache.writebacks::total           230485                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        48773                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        48773                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        48773                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        48773                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       360851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       360851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       360851                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       360851                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7772582000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7772582000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7772582000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7772582000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156345                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156345                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156345                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156345                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 21539.588362                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21539.588362                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 21539.588362                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21539.588362                       # average overall mshr miss latency
system.cpu1.dcache.replacements                360834                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1096227                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1096227                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       264236                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       264236                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5421613500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5421613500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1360463                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1360463                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.194225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.194225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 20518.072859                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20518.072859                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        10233                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10233                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       254003                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       254003                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4970480500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4970480500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186703                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186703                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 19568.589741                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19568.589741                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       802197                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        802197                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       145388                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       145388                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4166075000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4166075000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       947585                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       947585                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.153430                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.153430                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28654.875230                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28654.875230                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        38540                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        38540                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106848                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106848                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2802101500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2802101500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112758                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112758                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26225.118860                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26225.118860                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999476                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2259274                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           360850                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.260978                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999476                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         18825234                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        18825234                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               63690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              188333                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              817228                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              315432                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1384683                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              63690                       # number of overall hits
system.l2.overall_hits::.cpu0.data             188333                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             817228                       # number of overall hits
system.l2.overall_hits::.cpu1.data             315432                       # number of overall hits
system.l2.overall_hits::total                 1384683                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7099                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             92038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             99746                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             45419                       # number of demand (read+write) misses
system.l2.demand_misses::total                 244302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7099                       # number of overall misses
system.l2.overall_misses::.cpu0.data            92038                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            99746                       # number of overall misses
system.l2.overall_misses::.cpu1.data            45419                       # number of overall misses
system.l2.overall_misses::total                244302                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    588172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   7008761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   7978664000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3760619000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19336216500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    588172500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   7008761000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   7978664000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3760619000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19336216500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70789                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          916974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          360851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1628985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70789                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         916974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         360851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1628985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.100284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.328272                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.108777                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.125866                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.149972                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.100284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.328272                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.108777                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.125866                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.149972                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82852.866601                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76150.731220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79989.814128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82798.366322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79148.826043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82852.866601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76150.731220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79989.814128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82798.366322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79148.826043                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               65669                       # number of writebacks
system.l2.writebacks::total                     65669                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         7099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        92038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        99746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        45419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            244302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        92038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        99746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        45419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           244302                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    517182500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   6088381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   6981214000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3306429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16893206500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    517182500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   6088381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   6981214000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3306429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16893206500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.100284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.328272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.108777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.125866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.149972                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.100284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.328272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.108777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.125866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149972                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72852.866601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66150.731220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69989.914383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72798.366322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69148.866976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72852.866601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66150.731220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69989.914383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72798.366322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69148.866976                       # average overall mshr miss latency
system.l2.replacements                         245206                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       451528                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           451528                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       451528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       451528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       987730                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           987730                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       987730                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       987730                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             6184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85991                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 92175                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           5704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          20857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    451711500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1735311500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2187023000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            118736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.479812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.195203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.223698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79192.058205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83200.436304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82339.633297                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         5704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    394671500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1526741500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1921413000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.479812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.195203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.223698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69192.058205                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73200.436304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72339.633297                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         63690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        817228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             880918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7099                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        99746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           106845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    588172500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   7978664000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8566836500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       916974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         987763                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.100284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.108777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.108169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82852.866601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79989.814128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80180.041181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7099                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        99746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       106845                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    517182500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   6981214000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7498396500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.100284                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.108777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.108169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72852.866601                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69989.914383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70180.134775                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       182149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       229441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            411590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        86334                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        24562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          110896                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   6557049500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2025307500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8582357000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       254003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        522486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.321562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.096700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 75949.793824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82456.945688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77391.042057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        86334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        24562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       110896                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5693709500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1779687500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7473397000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.321562                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.096700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.212247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 65949.793824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72456.945688                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67391.042057                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.087408                       # Cycle average of tags in use
system.l2.tags.total_refs                     3257802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    246230                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.230727                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.391460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       91.645053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      539.727890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      153.027404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      219.295602                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.089497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.527078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.149441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.214156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999109                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26309462                       # Number of tag accesses
system.l2.tags.data_accesses                 26309462                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        454336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       5890432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       6383680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2906816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15635264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       454336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      6383680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6838016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4202816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4202816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          92038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          99745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          45419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              244301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        65669                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65669                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17720092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        229739662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        248977407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        113372147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             609809308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17720092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    248977407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        266697499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163918967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163918967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163918967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17720092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       229739662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       248977407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       113372147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            773728275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     65058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     85003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     99746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     43778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000594542750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3893                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3893                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              536327                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61264                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      244302                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65669                       # Number of write requests accepted
system.mem_ctrls.readBursts                    244302                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65669                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8676                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   611                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1766                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2520686750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1178130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6938674250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10697.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29447.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   176425                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   55944                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                244302                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65669                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  196393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        68285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.773391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.974535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.544040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18019     26.39%     26.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20898     30.60%     56.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11480     16.81%     73.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7500     10.98%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3070      4.50%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1677      2.46%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          937      1.37%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          692      1.01%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4012      5.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        68285                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.520678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.366061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.229283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1543     39.64%     39.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1226     31.49%     71.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           308      7.91%     79.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          218      5.60%     84.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          326      8.37%     93.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          172      4.42%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           77      1.98%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            9      0.23%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3893                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.706653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.678276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.989539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2505     64.35%     64.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      3.70%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1144     29.39%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      2.11%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.44%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3893                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15080064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  555264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4162496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15635328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4202816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       588.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    609.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25639573000                       # Total gap between requests
system.mem_ctrls.avgGap                      82716.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       454336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      5440192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      6383744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2801792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4162496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17720092.347010701895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 212179322.407796949148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 248979902.978578567505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 109275982.922585502267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162346398.951574712992                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        92038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        99746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        45419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65669                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    226118500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2370363000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2890134250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1452058500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 623287489250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31852.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25754.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28974.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31970.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9491350.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            263180400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            139860930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           944543460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          155947500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2023394880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11196884490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        416649600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15140461260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.510925                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    985586000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    855920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23798089500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            224453040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            119280645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           737826180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          183556080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2023394880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10781375010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        766552320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14836438155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.653363                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1897639750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    855920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22886035750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1510248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       517197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       987730                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          369198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           118736                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          118735                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        987763                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       522486                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       212351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2750904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1082535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4886887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9059968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     32090496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    117371520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37845440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196367424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          245206                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4202816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1874191                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001083                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032893                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1872161     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2030      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1874191                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3068210000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         541429191                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1375732952                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         421789528                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106276813                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  25639595500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
