#ifndef SCU_SIM_H
#define SCU_SIM_H



enum 
{
	SCU_OSCCON = 0,
	SCU_PLLSTAT,
	SCU_PLLCON0,
	SCU_PLLCON1,
	SCU_PLLCON2,
	SCU_PLLERAYSTAT,
	SCU_PLLERAYCON0,
	SCU_PLLERAYCON1,
	SCU_CCUCON0,
	SCU_CCUCON1,
	SCU_FDR,
	SCU_EXTCON,
	SCU_CCUCON2,
	SCU_CCUCON3,
	SCU_CCUCON4,
	SCU_CCUCON5,
	SCU_CCUCON6,
	SCU_CCUCON7,
	SCU_CCUCON8,
	SCU_RSTSTAT,
	SCU_RSTCON,
	SCU_ARSTDIS,
	SCU_SWRSTCON,
	SCU_RSTCON2,
	SCU_ESRCFG0,
	SCU_ESRCFG1,
	SCU_ESROCFG,
	SCU_PDR,
	SCU_IOCR,
	SCU_OUT,
	SCU_OMR,
	SCU_IN,
	SCU_STSTAT,
	SCU_TRAPSTAT,
	SCU_TRAPSET,
	SCU_TRAPCLR,
	SCU_TRAPDIS,
	SCU_EVRRSTCON,
	SCU_EVRSTAT,
	SCU_EVRDVSTAT,
	SCU_EVR13CON,
	SCU_EVR33CON,
	SCU_PMSWCR0,
	SCU_PMSWSTAT,
	SCU_PMSWSTATCLR,
	SCU_PMCSR0,
	SCU_PMCSR1,
	SCU_PMCSR2,
	SCU_PMSWCR1,
	SCU_EVRTRIM,
	SCU_EVRADCSTAT,
	SCU_EVRUVMON,
	SCU_EVROVMON,
	SCU_EVRMONCTRL,
	SCU_EVRSDCTRL1,
	SCU_EVRSDCTRL2,
	SCU_EVRSDCTRL3,
	SCU_EVRSDCTRL4,
	SCU_EVRSDCOEFF1,
	SCU_EVRSDCOEFF2,
	SCU_EVRSDCOEFF3,
	SCU_EVRSDCOEFF4,
	SCU_EVRSDCOEFF5,
	SCU_EVRSDCOEFF6,
	SCU_SYSCON,
	SCU_DTSSTAT,
	SCU_DTSCON,
	SCU_WDTSCON0,
	SCU_WDTSCON1,
	SCU_WDTSSR,
	SCU_EMSR,
	SCU_WDTCPU0CON0,
	SCU_WDTCPU0CON1,
	SCU_WDTCPU0SR,
	SCU_WDTCPU1CON0,
	SCU_WDTCPU1CON1,
	SCU_WDTCPU1SR,
	SCU_WDTCPU2CON0,
	SCU_WDTCPU2CON1,
	SCU_WDTCPU2SR,
	SCU_LCLCON0,
	SCU_LCLCON1,
	SCU_LCLTEST,
	SCU_CHIPID,
	SCU_ID,
	SCU_MANID,
	SCU_LBISTCTRL0,
	SCU_LBISTCTRL1,
	SCU_LBISTCTRL2,
	SCU_OVCENABLE,
	SCU_OVCCON,
	SCU_EICR0,
	SCU_EICR1,
	SCU_EICR2,
	SCU_EICR3,
	SCU_EIFR,
	SCU_FMR,
	SCU_PDRR,
	SCU_IGCR0,
	SCU_IGCR1,
	SCU_IGCR2,
	SCU_IGCR3,
	SCU_DTSLIM,
	SCU_ACCEN1,
	SCU_ACCEN0,
	SCU_REG_MAX
};



void SCU_Init(simulProcessor processor, simulCallbackStruct * cbs);

#endif