
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002625                       # Number of seconds simulated
sim_ticks                                  2625469500                       # Number of ticks simulated
final_tick                                 2625469500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147289                       # Simulator instruction rate (inst/s)
host_op_rate                                   220030                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              273691196                       # Simulator tick rate (ticks/s)
host_mem_usage                                 655580                       # Number of bytes of host memory used
host_seconds                                     9.59                       # Real time elapsed on the host
sim_insts                                     1412913                       # Number of instructions simulated
sim_ops                                       2110710                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           29376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           24576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               53952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        29376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          29376                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              459                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              384                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  843                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           11188856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9360612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               20549467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      11188856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          11188856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          11188856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9360612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              20549467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       459.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       384.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1891                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          843                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   53952                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    53952                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                86                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                95                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2625298000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    843                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      668                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      144                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       26                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          296                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean            176                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    112.241534                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    228.958201                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           175     59.12%     59.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           63     21.28%     80.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           20      6.76%     87.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      5.07%     92.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      1.69%     93.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            1      0.34%     94.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.01%     95.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.34%     95.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           13      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           296                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        29376                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        24576                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 11188855.936052581295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9360611.502057060599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          459                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          384                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16956500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     44613250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36942.27                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    116180.34                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      45763500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 61569750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4215000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      54286.48                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 73036.48                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         20.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      20.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.16                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.16                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       536                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  63.58                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     3114232.50                       # Average gap between requests
system.mem_ctrl.pageHitRate                     63.58                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1249500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    648945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3184440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          102030240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              25019580                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               7750080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        309191940                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        214829280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         346577580                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1010481585                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             384.876528                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2549985500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      16398500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       43160000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    1312916500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    559440500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       15465750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    678088250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    942480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2834580                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              10315860                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                844800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        104264400                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         42105600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         544067880                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               734123415                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             279.616052                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2600544250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        948000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       11960000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2262347500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    109649000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11889000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    228676000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   68328                       # Number of BP lookups
system.cpu.branchPred.condPredicted             68328                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2107                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                62008                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    6213                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                152                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           62008                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              50183                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11825                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          793                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      547322                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       80626                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           125                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            48                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      144780                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           232                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2625469500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5250940                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              47144                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1486280                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       68328                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              56396                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5191963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4588                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2369                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           42                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    144592                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   296                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5243972                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.425070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.798130                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4044375     77.12%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   170137      3.24%     80.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1029460     19.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5243972                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.013013                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.283050                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   392631                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3758603                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    574119                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                516325                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2294                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2175573                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3974                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2294                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   606896                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1509621                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7618                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    767498                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2350045                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2170704                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  1789                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    76                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 201630                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   5517                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1908566                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              119                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2928827                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4846167                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3461452                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            206824                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2851558                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    77269                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 41                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             52                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    796390                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               550593                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               81371                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             57498                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               91                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2166842                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 170                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2143129                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               355                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           56301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        80352                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            161                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5243972                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.408684                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.658540                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3604298     68.73%     68.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1136219     21.67%     90.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              503455      9.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5243972                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 48188     61.37%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    223      0.28%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     56      0.07%     61.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.02%     61.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   115      0.15%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.16%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29744     37.88%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    53      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               452      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1172933     54.73%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               114379      5.34%     60.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    37      0.00%     60.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              166349      7.76%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.02%     67.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1946      0.09%     67.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2015      0.09%     68.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           27000      1.26%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1800      0.08%     69.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          27000      1.26%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               466762     21.78%     92.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               50601      2.36%     94.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           81063      3.78%     98.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          30124      1.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2143129                       # Type of FU issued
system.cpu.iq.rate                           0.408142                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       78522                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036639                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8883394                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1875356                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1796730                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              725713                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             347992                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       338086                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1833996                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  387203                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           172247                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        12599                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1573                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2294                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  485424                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                579853                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2167012                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               706                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                550593                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                81371                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 81                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  58931                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                498290                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1289                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1086                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2375                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2140837                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                547318                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2292                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       627944                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    62616                       # Number of branches executed
system.cpu.iew.exec_stores                      80626                       # Number of stores executed
system.cpu.iew.exec_rate                     0.407705                       # Inst execution rate
system.cpu.iew.wb_sent                        2136001                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2134816                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1520827                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2382459                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.406559                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.638343                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           54457                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2259                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5239074                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.402878                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.756607                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3997755     76.31%     76.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       371928      7.10%     83.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       869391     16.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5239074                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1412913                       # Number of instructions committed
system.cpu.commit.committedOps                2110710                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         617792                       # Number of memory references committed
system.cpu.commit.loads                        537994                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      61767                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     334046                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1889582                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 5523                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          104      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1156089     54.77%     54.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          114328      5.42%     60.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.00%     60.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         162010      7.68%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.02%     67.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1870      0.09%     67.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     67.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2014      0.10%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     68.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        27000      1.28%     69.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         1800      0.09%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        27000      1.28%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          456938     21.65%     92.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          49682      2.35%     94.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        81056      3.84%     98.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        30116      1.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2110710                       # Class of committed instruction
system.cpu.commit.bw_lim_events                869391                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6534850                       # The number of ROB reads
system.cpu.rob.rob_writes                     4335234                       # The number of ROB writes
system.cpu.timesIdled                             113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            6968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1412913                       # Number of Instructions Simulated
system.cpu.committedOps                       2110710                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.716393                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.716393                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.269078                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.269078                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3406571                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1798422                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    204637                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   308113                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    400381                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   772206                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  759268                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           169.344253                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              450773                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4653                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.877928                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            201500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   169.344253                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.661501                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.661501                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            459402                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           459402                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       366671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          366671                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        79449                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          79449                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       446120                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           446120                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       446120                       # number of overall hits
system.cpu.dcache.overall_hits::total          446120                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8280                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          349                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         8629                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8629                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8629                       # number of overall misses
system.cpu.dcache.overall_misses::total          8629                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    296232000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    296232000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     64675500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     64675500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    360907500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    360907500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    360907500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    360907500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       374951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       374951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        79798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        79798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       454749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       454749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       454749                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       454749                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022083                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004374                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004374                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018975                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35776.811594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35776.811594                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 185316.618911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 185316.618911                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41824.950747                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41824.950747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41824.950747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41824.950747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          537                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   107.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4387                       # number of writebacks
system.cpu.dcache.writebacks::total              4387                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3950                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3950                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         3976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3976                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3976                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4330                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4653                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4653                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    195867000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    195867000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64090500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64090500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    259957500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    259957500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    259957500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    259957500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011548                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011548                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010232                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010232                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010232                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010232                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45234.872979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45234.872979                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 198422.600619                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 198422.600619                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55868.794326                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55868.794326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55868.794326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55868.794326                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4457                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.472282                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              144469                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               461                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            313.381779                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.472282                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1157197                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1157197                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       144008                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          144008                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       144008                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           144008                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       144008                       # number of overall hits
system.cpu.icache.overall_hits::total          144008                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           584                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          584                       # number of overall misses
system.cpu.icache.overall_misses::total           584                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46641500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46641500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     46641500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46641500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46641500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46641500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       144592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       144592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       144592                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       144592                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       144592                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       144592                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004039                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004039                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79865.582192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79865.582192                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79865.582192                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79865.582192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79865.582192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79865.582192                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39886000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39886000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39886000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39886000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39886000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39886000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003195                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003195                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003195                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003195                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003195                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003195                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.l2bus.snoop_filter.tot_requests           9613                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                4790                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4387                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               111                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                324                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               324                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           4791                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          964                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13763                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   14727                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       578560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   608064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5115                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000782                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.027956                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5111     99.92%     99.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5115                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             13580500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1154995                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            11632500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              722.445010                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   9501                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  843                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.270463                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   407.942080                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   314.502930                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.199190                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.153566                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.352756                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          752                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.411621                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                76859                       # Number of tag accesses
system.l2cache.tags.data_accesses               76859                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         4387                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4387                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           57                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               57                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4212                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         4214                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               2                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4269                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                4271                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              2                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4269                       # number of overall hits
system.l2cache.overall_hits::total               4271                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          267                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            267                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          460                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          577                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           460                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           384                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               844                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          460                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          384                       # number of overall misses
system.l2cache.overall_misses::total              844                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     52810500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     52810500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     39087000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10297000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     49384000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     39087000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     63107500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    102194500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     39087000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     63107500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    102194500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         4387                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4387                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          324                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          324                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          462                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         4329                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         4791                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          462                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         4653                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            5115                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          462                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         4653                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           5115                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.824074                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.824074                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.995671                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.027027                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.120434                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.995671                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.082527                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.165005                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.995671                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.082527                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.165005                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 197792.134831                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 197792.134831                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84971.739130                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88008.547009                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85587.521664                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84971.739130                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 164342.447917                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 121083.530806                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84971.739130                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 164342.447917                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 121083.530806                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          267                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          267                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          460                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          577                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          460                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          384                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          844                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          460                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          384                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          844                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     52276500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     52276500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     38169000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10063000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     48232000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     38169000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     62339500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    100508500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     38169000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     62339500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    100508500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.824074                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.824074                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.995671                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.027027                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.120434                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.995671                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.082527                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.165005                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.995671                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.082527                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.165005                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 195792.134831                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 195792.134831                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82976.086957                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86008.547009                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83590.987868                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82976.086957                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 162342.447917                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 119085.900474                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82976.086957                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 162342.447917                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 119085.900474                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            844                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 576                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                267                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               267                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            577                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1687                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        53952                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                844                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      844    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  844                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               422000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2107500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              722.445973                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    843                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  843                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   407.942605                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   314.503369                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.024899                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.019196                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.044095                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          752                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.051453                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                 1687                       # Number of tag accesses
system.l3cache.tags.data_accesses                1687                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          267                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            267                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          460                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          577                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           460                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           384                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               844                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          460                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          384                       # number of overall misses
system.l3cache.overall_misses::total              844                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     49873500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     49873500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     34038000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      9010000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     43048000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     34038000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     58883500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     92921500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     34038000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     58883500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     92921500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          267                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          267                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          460                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          117                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          577                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          460                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          384                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             844                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          460                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          384                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            844                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 186792.134831                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 186792.134831                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73995.652174                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77008.547009                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74606.585789                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 73995.652174                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 153342.447917                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 110096.563981                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 73995.652174                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 153342.447917                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 110096.563981                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          267                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          267                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          460                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          577                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          460                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          384                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          844                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          460                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          384                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          844                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     49339500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     49339500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     33120000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8776000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     41896000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     33120000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     58115500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     91235500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     33120000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     58115500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     91235500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 184792.134831                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 184792.134831                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        72000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75008.547009                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72610.051993                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst        72000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 151342.447917                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 108098.933649                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst        72000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 151342.447917                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 108098.933649                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           843                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2625469500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                576                       # Transaction distribution
system.membus.trans_dist::ReadExReq               267                       # Transaction distribution
system.membus.trans_dist::ReadExResp              267                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           576                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        53952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        53952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   53952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               843                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     843    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 843                       # Request fanout histogram
system.membus.reqLayer0.occupancy              421500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2268250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
