/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [18:0] _00_;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_17z;
  reg [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  reg [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 19'h00000;
    else _00_ <= in_data[66:48];
  assign celloutsig_0_5z = in_data[27:20] <= { in_data[90:87], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_6z = { in_data[46:33], celloutsig_0_5z, celloutsig_0_5z } <= { _00_[12:3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_6z = { in_data[138:129], celloutsig_1_3z, celloutsig_1_4z } <= in_data[183:172];
  assign celloutsig_1_7z = celloutsig_1_1z[9:3] <= celloutsig_1_2z[6:0];
  assign celloutsig_1_1z = in_data[117:105] * in_data[166:154];
  assign celloutsig_0_3z = _00_[16] & celloutsig_0_2z;
  assign celloutsig_0_4z = celloutsig_0_3z & _00_[10];
  assign celloutsig_1_0z = in_data[97] & in_data[119];
  assign celloutsig_1_3z = in_data[139] & celloutsig_1_1z[11];
  assign celloutsig_1_8z = celloutsig_1_2z[7] & celloutsig_1_3z;
  assign celloutsig_0_1z = _00_[13] & _00_[9];
  assign celloutsig_1_17z = celloutsig_1_10z & celloutsig_1_8z;
  assign celloutsig_1_19z = celloutsig_1_3z & celloutsig_1_6z;
  assign celloutsig_0_2z = in_data[52] & _00_[6];
  assign celloutsig_0_7z = | in_data[36:31];
  assign celloutsig_1_4z = | celloutsig_1_2z[7:0];
  assign celloutsig_1_10z = | { celloutsig_1_7z, celloutsig_1_2z[7:0], celloutsig_1_0z, in_data[173:167] };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 9'h000;
    else if (!clkin_data[128]) celloutsig_1_2z = celloutsig_1_1z[9:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 12'h000;
    else if (clkin_data[160]) celloutsig_1_18z = { celloutsig_1_1z[12:3], celloutsig_1_4z, celloutsig_1_17z };
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
