$date
	Fri Dec 19 15:17:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bridge_top $end
$var wire 2 ! Hresp [1:0] $end
$var wire 1 " Pwrite $end
$var wire 32 # Pwdata [31:0] $end
$var wire 3 $ Pselx [2:0] $end
$var wire 1 % Penable $end
$var wire 32 & Paddr [31:0] $end
$var wire 1 ' Hreadyout $end
$var wire 32 ( Hrdata [31:0] $end
$var reg 32 ) Haddr [31:0] $end
$var reg 1 * Hclk $end
$var reg 1 + Hreadyin $end
$var reg 1 , Hresetn $end
$var reg 2 - Htrans [1:0] $end
$var reg 32 . Hwdata [31:0] $end
$var reg 1 / Hwrite $end
$scope module dut $end
$var wire 32 0 Haddr [31:0] $end
$var wire 1 * Hclk $end
$var wire 1 + Hreadyin $end
$var wire 1 , Hresetn $end
$var wire 2 1 Hresp [1:0] $end
$var wire 2 2 Htrans [1:0] $end
$var wire 32 3 Hwdata [31:0] $end
$var wire 1 / Hwrite $end
$var wire 1 4 valid $end
$var wire 3 5 tempselx [2:0] $end
$var wire 1 " Pwrite $end
$var wire 32 6 Pwdata [31:0] $end
$var wire 3 7 Pselx [2:0] $end
$var wire 32 8 Prdata [31:0] $end
$var wire 1 % Penable $end
$var wire 32 9 Paddr [31:0] $end
$var wire 1 : Hwritereg $end
$var wire 32 ; Hwdata2 [31:0] $end
$var wire 32 < Hwdata1 [31:0] $end
$var wire 1 ' Hreadyout $end
$var wire 32 = Hrdata [31:0] $end
$var wire 32 > Haddr2 [31:0] $end
$var wire 32 ? Haddr1 [31:0] $end
$scope module u_ahb_slave $end
$var wire 32 @ Haddr [31:0] $end
$var wire 1 * Hclk $end
$var wire 32 A Hrdata [31:0] $end
$var wire 1 + Hreadyin $end
$var wire 1 , Hresetn $end
$var wire 2 B Hresp [1:0] $end
$var wire 2 C Htrans [1:0] $end
$var wire 32 D Hwdata [31:0] $end
$var wire 1 / Hwrite $end
$var wire 32 E Prdata [31:0] $end
$var reg 32 F Haddr1 [31:0] $end
$var reg 32 G Haddr2 [31:0] $end
$var reg 32 H Hwdata1 [31:0] $end
$var reg 32 I Hwdata2 [31:0] $end
$var reg 1 : Hwritereg $end
$var reg 3 J tempselx [2:0] $end
$var reg 1 4 valid $end
$upscope $end
$scope module u_apb_fsm $end
$var wire 32 K Haddr [31:0] $end
$var wire 32 L Haddr1 [31:0] $end
$var wire 32 M Haddr2 [31:0] $end
$var wire 1 * Hclk $end
$var wire 1 , Hresetn $end
$var wire 32 N Hwdata1 [31:0] $end
$var wire 32 O Hwdata2 [31:0] $end
$var wire 1 / Hwrite $end
$var wire 1 : Hwritereg $end
$var wire 3 P tempselx [2:0] $end
$var wire 1 4 valid $end
$var parameter 3 Q ST_IDLE $end
$var parameter 3 R ST_READ $end
$var parameter 3 S ST_RENABLE $end
$var parameter 3 T ST_WENABLE $end
$var parameter 3 U ST_WENABLEP $end
$var parameter 3 V ST_WRITE $end
$var parameter 3 W ST_WRITEP $end
$var parameter 3 X ST_WWAIT $end
$var reg 1 ' Hreadyout $end
$var reg 1 Y Hreadyout_temp $end
$var reg 3 Z NEXT_STATE [2:0] $end
$var reg 3 [ PRESENT_STATE [2:0] $end
$var reg 32 \ Paddr [31:0] $end
$var reg 32 ] Paddr_temp [31:0] $end
$var reg 1 % Penable $end
$var reg 1 ^ Penable_temp $end
$var reg 3 _ Pselx [2:0] $end
$var reg 3 ` Pselx_temp [2:0] $end
$var reg 32 a Pwdata [31:0] $end
$var reg 32 b Pwdata_temp [31:0] $end
$var reg 1 " Pwrite $end
$var reg 1 c Pwrite_temp $end
$upscope $end
$scope module u_apb_if $end
$var wire 32 d Paddr [31:0] $end
$var wire 32 e Paddrout [31:0] $end
$var wire 1 % Penable $end
$var wire 1 f Penableout $end
$var wire 3 g Pselx [2:0] $end
$var wire 3 h Pselxout [2:0] $end
$var wire 32 i Pwdata [31:0] $end
$var wire 32 j Pwdataout [31:0] $end
$var wire 1 " Pwrite $end
$var wire 1 k Pwriteout $end
$var reg 32 l Prdata [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 X
b100 W
b11 V
b111 U
b110 T
b101 S
b10 R
b0 Q
$end
#0
$dumpvars
bx l
xk
bx j
bx i
bx h
bx g
xf
bx e
bx d
0c
bx b
bx a
b0 `
bx _
0^
bx ]
bx \
bx [
b0 Z
1Y
b0 P
bx O
bx N
bx M
bx L
b0 K
b0 J
bx I
bx H
bx G
bx F
bx E
b0 D
b0 C
b0 B
bx A
b0 @
bx ?
bx >
bx =
bx <
bx ;
x:
bx 9
bx 8
bx 7
bx 6
b0 5
x4
b0 3
b0 2
b0 1
b0 0
0/
b0 .
b0 -
0,
1+
0*
b0 )
bx (
x'
bx &
x%
bx $
bx #
x"
b0 !
$end
#5000
b0 b
b0 ]
b0 (
b0 =
b0 A
b0 8
b0 E
b0 l
b0 >
b0 G
b0 M
b0 ?
b0 F
b0 L
b0 ;
b0 I
b0 O
b0 <
b0 H
b0 N
0:
04
b0 [
1'
0f
0%
b0 h
b0 $
b0 7
b0 _
b0 g
0k
0"
b0 j
b0 #
b0 6
b0 a
b0 i
b0 e
b0 &
b0 9
b0 \
b0 d
1*
#10000
0*
#15000
1*
#20000
0*
1,
#25000
b1 Z
b10000000000000000000000000000100 ?
b10000000000000000000000000000100 F
b10000000000000000000000000000100 L
b11011110101011011011111011101111 <
b11011110101011011011111011101111 H
b11011110101011011011111011101111 N
1:
14
b1 5
b1 J
b1 P
b11011110101011011011111011101111 .
b11011110101011011011111011101111 3
b11011110101011011011111011101111 D
b10000000000000000000000000000100 )
b10000000000000000000000000000100 0
b10000000000000000000000000000100 @
b10000000000000000000000000000100 K
b10 -
b10 2
b10 C
1/
1*
#30000
0*
#35000
b100 Z
0Y
b1 `
1c
b11011110101011011011111011101111 b
b10000000000000000000000000000100 ]
b1 [
b11011110101011011011111011101111 ;
b11011110101011011011111011101111 I
b11011110101011011011111011101111 O
b10000000000000000000000000000100 >
b10000000000000000000000000000100 G
b10000000000000000000000000000100 M
b0 -
b0 2
b0 C
1*
#40000
0*
#45000
b111 Z
1^
1Y
b0 `
0c
04
b100 [
0'
b1 h
b1 $
b1 7
b1 _
b1 g
1k
1"
b11011110101011011011111011101111 j
b11011110101011011011111011101111 #
b11011110101011011011111011101111 6
b11011110101011011011111011101111 a
b11011110101011011011111011101111 i
b10000000000000000000000000000100 e
b10000000000000000000000000000100 &
b10000000000000000000000000000100 9
b10000000000000000000000000000100 \
b10000000000000000000000000000100 d
1*
#50000
0*
#55000
0Y
b1 `
1c
b11 Z
1'
1f
1%
b0 h
b0 $
b0 7
b0 _
b0 g
0k
0"
b111 [
0^
b10 -
b10 2
b10 C
0/
1*
#60000
0*
#65000
1^
1Y
b0 `
0c
b110 Z
0:
b11 [
0'
0f
0%
b1 h
b1 $
b1 7
b1 _
b1 g
1k
1"
b0 -
b0 2
b0 C
1*
#70000
0*
#75000
0^
b0 Z
1'
1f
1%
b0 h
b0 $
b0 7
b0 _
b0 g
0k
0"
b110 [
1*
#80000
0*
#85000
b0 [
0f
0%
1*
#90000
0*
#95000
1*
#100000
0*
#105000
1*
#110000
0*
#115000
1*
#120000
0*
#125000
1*
#130000
0*
#135000
1*
#140000
0*
#145000
1*
#150000
0*
#155000
1*
#160000
0*
#165000
1*
