# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
![CODE](https://github.com/raja-harini/Experiment--02-Implementation-of-combinational-logic-/assets/149037372/af2e0dc8-4ad5-4cdb-bede-752df55d66a3)
![WAVE FORM](https://github.com/raja-harini/Experiment--02-Implementation-of-combinational-logic-/assets/149037372/716f72d2-5f36-4c87-b736-cb0137cdcf50)


## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: HARINI R
RegisterNumber: 23000779  
*/
## RTL realization
![LOGIC DIAGRAM](https://github.com/raja-harini/Experiment--02-Implementation-of-combinational-logic-/assets/149037372/f06cfac7-a6fe-43e1-b34a-1e99d910e853)

## Output:
![TIMING DIAGRAM](https://github.com/raja-harini/Experiment--02-Implementation-of-combinational-logic-/assets/149037372/55e1d883-33e9-4b79-a31d-ada62d042581)


## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
