{
	"cts__timing__setup__tns__pre_repair": -0.684478,
	"cts__timing__setup__ws__pre_repair": -0.347195,
	"cts__clock__skew__setup__pre_repair": 0.139021,
	"cts__clock__skew__hold__pre_repair": 0.139021,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.117902,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.822161,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 3,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.12191,
	"cts__power__switching__total__pre_repair": 0.12258,
	"cts__power__leakage__total__pre_repair": 2.37568e-07,
	"cts__power__total__pre_repair": 0.24449,
	"cts__design__io__pre_repair": 47,
	"cts__design__die__area__pre_repair": 852825,
	"cts__design__core__area__pre_repair": 846657,
	"cts__design__instance__count__pre_repair": 58437,
	"cts__design__instance__area__pre_repair": 512490,
	"cts__design__instance__count__stdcell__pre_repair": 58437,
	"cts__design__instance__area__stdcell__pre_repair": 512490,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.60531,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.60531,
	"cts__timing__setup__tns__post_repair": -0.684478,
	"cts__timing__setup__ws__post_repair": -0.347195,
	"cts__clock__skew__setup__post_repair": 0.139021,
	"cts__clock__skew__hold__post_repair": 0.139021,
	"cts__timing__drv__max_slew_limit__post_repair": 0.117902,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.822161,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 3,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.12191,
	"cts__power__switching__total__post_repair": 0.12258,
	"cts__power__leakage__total__post_repair": 2.37568e-07,
	"cts__power__total__post_repair": 0.24449,
	"cts__design__io__post_repair": 47,
	"cts__design__die__area__post_repair": 852825,
	"cts__design__core__area__post_repair": 846657,
	"cts__design__instance__count__post_repair": 58437,
	"cts__design__instance__area__post_repair": 512490,
	"cts__design__instance__count__stdcell__post_repair": 58437,
	"cts__design__instance__area__stdcell__post_repair": 512490,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.60531,
	"cts__design__instance__utilization__stdcell__post_repair": 0.60531,
	"cts__design__instance__displacement__total": 8998.07,
	"cts__design__instance__displacement__mean": 0.153,
	"cts__design__instance__displacement__max": 13.8,
	"cts__route__wirelength__estimated": 1.0465e+06,
	"cts__design__instance__count__setup_buffer": 13,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 165.128,
	"cts__design__instance__displacement__mean": 0.002,
	"cts__design__instance__displacement__max": 10.12,
	"cts__route__wirelength__estimated": 1.04769e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.0656009,
	"cts__clock__skew__setup": 0.12979,
	"cts__clock__skew__hold": 0.12979,
	"cts__timing__drv__max_slew_limit": 0.120548,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.81433,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.122324,
	"cts__power__switching__total": 0.124468,
	"cts__power__leakage__total": 2.37685e-07,
	"cts__power__total": 0.246793,
	"cts__design__io": 47,
	"cts__design__die__area": 852825,
	"cts__design__core__area": 846657,
	"cts__design__instance__count": 58450,
	"cts__design__instance__area": 512657,
	"cts__design__instance__count__stdcell": 58450,
	"cts__design__instance__area__stdcell": 512657,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.605507,
	"cts__design__instance__utilization__stdcell": 0.605507
}