Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: div.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "div.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "div"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : div
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\prj\dsd\New folder\dsde1txt\fulladder.v" into library work
Parsing module <fulladder>.
Analyzing Verilog file "D:\prj\dsd\New folder\dsde1txt\fulladder5.v" into library work
Parsing module <fulladder5>.
Analyzing Verilog file "D:\prj\dsd\New folder\dsde1txt\div3equal.v" into library work
Parsing module <div3equal>.
Analyzing Verilog file "D:\prj\dsd\New folder\dsde1txt\div11equal.v" into library work
Parsing module <div11equal>.
Analyzing Verilog file "D:\prj\dsd\New folder\dsde1txt\div3.v" into library work
Parsing module <div3>.
Analyzing Verilog file "D:\prj\dsd\New folder\dsde1txt\div11.v" into library work
Parsing module <div11>.
Analyzing Verilog file "D:\prj\dsd\New folder\dsde1txt\div.v" into library work
Parsing module <div>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <div>.

Elaborating module <div3>.

Elaborating module <fulladder5>.

Elaborating module <fulladder>.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 18: Size mismatch in connection of port <a4>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 19: Size mismatch in connection of port <a4>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <div3equal>.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 23: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 24: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 25: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 26: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 28: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 29: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 30: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 32: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 33: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 34: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 35: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 37: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div3.v" Line 38: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <div11>.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div11.v" Line 26: Size mismatch in connection of port <a4>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div11.v" Line 27: Size mismatch in connection of port <a4>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div11.v" Line 37: Size mismatch in connection of port <b4>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "D:\prj\dsd\New folder\dsde1txt\div11.v" Line 37: Assignment to carry3 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div11.v" Line 39: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "D:\prj\dsd\New folder\dsde1txt\div11.v" Line 39: Assignment to carry4 ignored, since the identifier is never used

Elaborating module <div11equal>.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div11.v" Line 42: Size mismatch in connection of port <a5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div11.v" Line 44: Size mismatch in connection of port <a5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\prj\dsd\New folder\dsde1txt\div11.v" Line 46: Size mismatch in connection of port <a5>. Formal port size is 1-bit while actual signal size is 32-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <div>.
    Related source file is "D:\prj\dsd\New folder\dsde1txt\div.v".
    Summary:
	no macro.
Unit <div> synthesized.

Synthesizing Unit <div3>.
    Related source file is "D:\prj\dsd\New folder\dsde1txt\div3.v".
    Summary:
	no macro.
Unit <div3> synthesized.

Synthesizing Unit <fulladder5>.
    Related source file is "D:\prj\dsd\New folder\dsde1txt\fulladder5.v".
    Summary:
	no macro.
Unit <fulladder5> synthesized.

Synthesizing Unit <fulladder>.
    Related source file is "D:\prj\dsd\New folder\dsde1txt\fulladder.v".
    Summary:
Unit <fulladder> synthesized.

Synthesizing Unit <div3equal>.
    Related source file is "D:\prj\dsd\New folder\dsde1txt\div3equal.v".
    Summary:
Unit <div3equal> synthesized.

Synthesizing Unit <div11>.
    Related source file is "D:\prj\dsd\New folder\dsde1txt\div11.v".
INFO:Xst:3210 - "D:\prj\dsd\New folder\dsde1txt\div11.v" line 37: Output port <carry> of the instance <fn1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\prj\dsd\New folder\dsde1txt\div11.v" line 39: Output port <carry> of the instance <fn2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <div11> synthesized.

Synthesizing Unit <div11equal>.
    Related source file is "D:\prj\dsd\New folder\dsde1txt\div11equal.v".
    Summary:
Unit <div11equal> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 131
 1-bit xor2                                            : 96
 1-bit xor3                                            : 35

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 131
 1-bit xor2                                            : 96
 1-bit xor3                                            : 35

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <div> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block div, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : div.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 62
#      LUT2                        : 3
#      LUT3                        : 6
#      LUT4                        : 12
#      LUT5                        : 15
#      LUT6                        : 26
# IO Buffers                       : 17
#      IBUF                        : 16
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   62  out of  63400     0%  
    Number used as Logic:                62  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     62
   Number with an unused Flip Flop:      62  out of     62   100%  
   Number with an unused LUT:             0  out of     62     0%  
   Number of fully used LUT-FF pairs:     0  out of     62     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    210     8%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 4.999ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1512 / 1
-------------------------------------------------------------------------
Delay:               4.999ns (Levels of Logic = 9)
  Source:            b<2> (PAD)
  Destination:       result (PAD)

  Data Path: b<2> to result
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.715  b_2_IBUF (b_2_IBUF)
     LUT6:I1->O            5   0.097   0.702  d1/f0/s2/XOR_0000071_xo<0>1 (d1/sum1<2>)
     LUT5:I0->O            3   0.097   0.305  d1/f2/s2/out1 (d1/f2/ripple2)
     LUT5:I4->O            1   0.097   0.556  d1/f2/s3/out1 (d1/f2/ripple3)
     LUT5:I1->O            3   0.097   0.521  d1/f2/s4/out1 (d1/carry3)
     LUT4:I1->O            1   0.097   0.683  result2 (result2)
     LUT6:I1->O            1   0.097   0.556  result3 (result3)
     LUT6:I2->O            1   0.097   0.279  result16 (result_OBUF)
     OBUF:I->O                 0.000          result_OBUF (result)
    ----------------------------------------
    Total                      4.999ns (0.680ns logic, 4.319ns route)
                                       (13.6% logic, 86.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.46 secs
 
--> 

Total memory usage is 4617540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    2 (   0 filtered)

