0.7
2020.2
Apr 18 2022
16:05:34
C:/Xilinx/Vivado/CUM_LAB/lab_11/delay/delay.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Xilinx/Vivado/CUM_LAB/lab_11/delay/delay.srcs/sim_1/new/tb_with.sv,1731422549,systemVerilog,,,,tb_with,,uvm,,,,,,
C:/Xilinx/Vivado/CUM_LAB/lab_11/delay/delay.srcs/sim_1/new/tb_without.sv,1731364967,systemVerilog,,,,tb_without,,uvm,,,,,,
C:/Xilinx/Vivado/CUM_LAB/lab_11/delay/delay.srcs/sources_1/new/delay_with_srst.sv,1731366013,systemVerilog,,C:/Xilinx/Vivado/CUM_LAB/lab_11/delay/delay.srcs/sim_1/new/tb_with.sv,,delay_with_srst,,uvm,,,,,,
C:/Xilinx/Vivado/CUM_LAB/lab_11/delay/delay.srcs/sources_1/new/main.sv,1731365667,systemVerilog,,C:/Xilinx/Vivado/CUM_LAB/lab_11/delay/delay.srcs/sim_1/new/tb_without.sv,,delay_without_srst,,uvm,,,,,,
