
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.113037 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.113037 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.907715 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.907715 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.544922 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.544922 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.315918 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.315918 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.043802    1.773287 2211.089111 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.043802    0.000000 2211.089111 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.105290    2.534307 2213.623535 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105290    0.000000 2213.623535 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018162    0.100101    1.603894 2215.227539 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100101    0.000000 2215.227539 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020759    0.110324    2.410388 2217.637939 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.110324    0.000000 2217.637939 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.033821    0.168353    0.221007 2217.858887 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.168353    0.000227 2217.859131 ^ io_north_out[13] (out)
                                           2217.859131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.859131   data arrival time
---------------------------------------------------------------------------------------------
                                           5781.890625   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2203.935791 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2203.935791 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.844727 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.844727 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.239258 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.239258 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2208.971436 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2208.971436 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.108154 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.108154 v cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.051979    2.205752 2213.313965 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.051979    0.000000 2213.313965 v cell3/SBsouth_in[7] (fpgacell)
     1    0.029797    0.080186    1.447233 2214.760986 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080186    0.000000 2214.760986 v cell2/CBeast_in[7] (fpgacell)
     1    0.013360    0.045111    2.329443 2217.090576 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.045111    0.000000 2217.090576 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.033837    0.088386    0.179625 2217.270264 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.088386    0.000227 2217.270264 v io_north_out[7] (out)
                                           2217.270264   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.270264   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.479492   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.974121 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.974121 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.925537 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.925537 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.301758 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.301758 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.032715 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.032715 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.087158 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.087158 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.314941 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.314941 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010209    0.040629    1.393119 2214.708008 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040629    0.000000 2214.708008 v cell2/CBeast_in[6] (fpgacell)
     1    0.014554    0.047700    2.270099 2216.978271 v cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.047700    0.000000 2216.978271 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.033898    0.088512    0.180989 2217.159180 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.088512    0.000227 2217.159424 v io_north_out[6] (out)
                                           2217.159424   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.159424   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.590820   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.113037 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.113037 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.907715 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.907715 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.544922 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.544922 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.315918 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.315918 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.043802    1.773287 2211.089111 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.043802    0.000000 2211.089111 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.105290    2.534307 2213.623535 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105290    0.000000 2213.623535 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018162    0.100101    1.603894 2215.227539 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100101    0.000000 2215.227539 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020010    0.103901    1.588660 2216.816162 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.103901    0.000000 2216.816162 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.033886    0.168620    0.218733 2217.034912 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.168620    0.000227 2217.035156 ^ io_west_out[29] (out)
                                           2217.035156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.035156   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.714844   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.492188 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.492188 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.618408 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.618408 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.396973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.396973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.110352 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.110352 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.868652 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.868652 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2213.020020 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2213.020020 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010462    0.063530    1.900389 2214.920410 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063530    0.000000 2214.920410 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011751    0.064924    1.787157 2216.707520 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.064924    0.000000 2216.707520 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.168448    0.204409 2216.912109 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.168448    0.000227 2216.912354 ^ io_north_out[4] (out)
                                           2216.912354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.912354   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.837402   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.088707    6.619075 2203.744629 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088707    0.000000 2203.744629 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.048804    2.037268 2205.781982 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.048804    0.000000 2205.781982 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.047201    1.573199 2207.354980 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047201    0.000000 2207.354980 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.152770    1.588660 2208.943848 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.152770    0.000000 2208.943848 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.048634    2.025672 2210.969482 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048634    0.000000 2210.969482 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.088725    2.060006 2213.029297 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.088725    0.000000 2213.029297 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.029797    0.152947    1.778290 2214.807617 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.152947    0.000000 2214.807617 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.007672    0.050764    1.691888 2216.499512 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.050764    0.000000 2216.499512 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035298    0.174941    0.203727 2216.703369 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.174941    0.000455 2216.703857 ^ io_west_out[23] (out)
                                           2216.703857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.703857   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.046387   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.492188 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.492188 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.618408 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.618408 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.396973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.396973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.110352 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.110352 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.868652 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.868652 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2213.020020 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2213.020020 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010462    0.063530    1.900389 2214.920410 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063530    0.000000 2214.920410 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009619    0.057038    1.529770 2216.450195 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.057038    0.000000 2216.450195 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035107    0.174105    0.205318 2216.655518 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.174105    0.000455 2216.656006 ^ io_west_out[20] (out)
                                           2216.656006   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.656006   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.094238   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.974121 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.974121 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.925537 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.925537 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.301758 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.301758 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.032715 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.032715 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.087158 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.087158 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.314941 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.314941 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010209    0.040629    1.393119 2214.708008 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040629    0.000000 2214.708008 v cell2/CBeast_in[6] (fpgacell)
     1    0.006590    0.031235    1.486796 2216.194824 v cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.031235    0.000000 2216.194824 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034990    0.091078    0.175760 2216.370605 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.091079    0.000455 2216.371094 v io_west_out[22] (out)
                                           2216.371094   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.371094   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.378906   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.113037 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.113037 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.907715 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.907715 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.544922 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.544922 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.315918 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.315918 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.043802    1.773287 2211.089111 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.043802    0.000000 2211.089111 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.105290    2.534307 2213.623535 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105290    0.000000 2213.623535 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.020630    0.109774    2.431079 2216.054688 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.109774    0.000000 2216.054688 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.033964    0.169023    0.221235 2216.275879 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.169023    0.000227 2216.276123 ^ io_north_out[29] (out)
                                           2216.276123   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.276123   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.474121   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.490723 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.490723 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.309814 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.309814 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.457764 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.457764 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.136475 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.136475 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.240967 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.240967 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.271729 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.271729 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009062    0.038420    1.313993 2213.585693 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038420    0.000000 2213.585693 v cell2/CBeast_in[12] (fpgacell)
     1    0.022912    0.064096    2.432216 2216.018066 v cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064096    0.000000 2216.018066 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033945    0.088585    0.188265 2216.206299 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.088585    0.000227 2216.206543 v io_north_out[12] (out)
                                           2216.206543   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.206543   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.543457   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.772461 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.772461 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.808594 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.808594 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.691406 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.691406 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.105469 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.105469 v cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.032067    2.203706 2211.309082 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032067    0.000000 2211.309082 v cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.058470    2.256229 2213.565430 v cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.058470    0.000000 2213.565430 v cell3/SBsouth_in[13] (fpgacell)
     1    0.007545    0.033161    2.039542 2215.604980 v cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.033161    0.000000 2215.604980 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034193    0.089236    0.175305 2215.780273 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.089236    0.000227 2215.780518 v io_east_out[29] (out)
                                           2215.780518   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.780518   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.969727   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.974121 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.974121 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.925537 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.925537 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.301758 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.301758 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.032715 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.032715 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.087158 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.087158 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.314941 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.314941 v cell3/SBsouth_in[6] (fpgacell)
     1    0.014570    0.047730    2.167326 2215.482422 v cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.047730    0.000000 2215.482422 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033964    0.088655    0.180989 2215.663330 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.088655    0.000227 2215.663574 v io_north_out[22] (out)
                                           2215.663574   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.663574   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.086426   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2203.935791 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2203.935791 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.844727 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.844727 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.239258 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.239258 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2208.971436 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2208.971436 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.108154 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.108154 v cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.051979    2.205752 2213.313965 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.051979    0.000000 2213.313965 v cell3/SBsouth_in[7] (fpgacell)
     1    0.013288    0.044975    2.101388 2215.415283 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.044975    0.000000 2215.415283 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.088525    0.179853 2215.595215 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.088525    0.000227 2215.595215 v io_north_out[23] (out)
                                           2215.595215   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.595215   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.154785   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.678955 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.678955 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.493408 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.493408 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.619141 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.619141 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.259033 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.259033 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.007080 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.007080 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.907227 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.907227 v cell3/SBsouth_in[5] (fpgacell)
     1    0.008964    0.037945    1.432682 2213.340088 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.037945    0.000000 2213.340088 v cell2/CBeast_in[5] (fpgacell)
     1    0.021421    0.060754    1.985200 2215.325195 v cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.060754    0.000000 2215.325195 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.033948    0.088589    0.186901 2215.512207 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.088589    0.000227 2215.512451 v io_north_out[5] (out)
                                           2215.512451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.512451   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.237793   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.974121 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.974121 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.925537 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.925537 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.301758 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.301758 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.032715 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.032715 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.087158 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.087158 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.314941 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.314941 v cell3/SBsouth_in[6] (fpgacell)
     1    0.004924    0.028143    1.949275 2215.264160 v cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.028143    0.000000 2215.264160 v output132/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.089229    0.173031 2215.437256 v output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.089229    0.000227 2215.437500 v io_east_out[22] (out)
                                           2215.437500   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.437500   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.312988   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2203.935791 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2203.935791 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.844727 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.844727 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.239258 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.239258 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2208.971436 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2208.971436 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.108154 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.108154 v cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.051979    2.205752 2213.313965 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.051979    0.000000 2213.313965 v cell3/SBsouth_in[7] (fpgacell)
     1    0.006695    0.031413    1.907438 2215.221191 v cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.031413    0.000000 2215.221191 v output133/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.088926    0.174168 2215.395508 v output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.088926    0.000227 2215.395752 v io_east_out[23] (out)
                                           2215.395752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.395752   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.354492   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.492188 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.492188 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.618408 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.618408 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.396973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.396973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.110352 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.110352 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.868652 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.868652 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2213.020020 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2213.020020 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.011694    0.064699    2.154366 2215.174561 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.064699    0.000000 2215.174561 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.168447    0.204409 2215.378906 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.168447    0.000227 2215.379150 ^ io_north_out[20] (out)
                                           2215.379150   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.379150   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.371094   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.490723 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.490723 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.309814 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.309814 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.457764 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.457764 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.136475 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.136475 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.240967 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.240967 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.271729 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.271729 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009062    0.038420    1.313993 2213.585693 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038420    0.000000 2213.585693 v cell2/CBeast_in[12] (fpgacell)
     1    0.009555    0.037836    1.600483 2215.186279 v cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.037836    0.000000 2215.186279 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035099    0.091277    0.178716 2215.364990 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.091278    0.000455 2215.365479 v io_west_out[28] (out)
                                           2215.365479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.365479   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.384766   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.492188 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.492188 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.618408 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.618408 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.396973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.396973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.110352 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.110352 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.868652 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.868652 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2213.020020 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2213.020020 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.005088    0.037400    2.129354 2215.149414 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.037400    0.000000 2215.149414 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.034077    0.169220    0.194859 2215.344238 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.169220    0.000227 2215.344482 ^ io_east_out[20] (out)
                                           2215.344482   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.344482   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.405762   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.678955 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.678955 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.493408 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.493408 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.619141 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.619141 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.259033 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.259033 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.007080 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.007080 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.907227 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.907227 v cell3/SBsouth_in[5] (fpgacell)
     1    0.008964    0.037945    1.432682 2213.340088 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.037945    0.000000 2213.340088 v cell2/CBeast_in[5] (fpgacell)
     1    0.006618    0.031255    1.360604 2214.700684 v cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.031255    0.000000 2214.700684 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035025    0.091156    0.175760 2214.876465 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.091157    0.000455 2214.876709 v io_west_out[21] (out)
                                           2214.876709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.876709   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.873047   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.490723 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.490723 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.309814 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.309814 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.457764 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.457764 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.136475 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.136475 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.240967 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.240967 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.271729 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.271729 v cell3/SBsouth_in[12] (fpgacell)
     1    0.022922    0.064115    2.147090 2214.418945 v cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064115    0.000000 2214.418945 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.033821    0.088309    0.188038 2214.606934 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.088309    0.000227 2214.607178 v io_north_out[28] (out)
                                           2214.607178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.607178   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.143066   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.490723 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.490723 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.309814 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.309814 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.457764 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.457764 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.136475 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.136475 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.240967 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.240967 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.271729 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.271729 v cell3/SBsouth_in[12] (fpgacell)
     1    0.004957    0.028188    1.820808 2214.092529 v cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.028188    0.000000 2214.092529 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.088949    0.172804 2214.265381 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.088949    0.000227 2214.265625 v io_east_out[28] (out)
                                           2214.265625   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.265625   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.484375   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.678955 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.678955 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.493408 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.493408 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.619141 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.619141 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.259033 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.259033 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.007080 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.007080 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.907227 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.907227 v cell3/SBsouth_in[5] (fpgacell)
     1    0.021428    0.060766    2.051365 2213.958740 v cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.060766    0.000000 2213.958740 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.033828    0.088319    0.186674 2214.145264 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.088319    0.000227 2214.145508 v io_north_out[21] (out)
                                           2214.145508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.145508   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.604492   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.678955 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.678955 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.493408 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.493408 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.619141 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.619141 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.259033 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.259033 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.007080 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.007080 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.907227 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.907227 v cell3/SBsouth_in[5] (fpgacell)
     1    0.005044    0.028349    1.814669 2213.721924 v cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.028349    0.000000 2213.721924 v output131/A (sky130_fd_sc_hd__buf_2)
     1    0.034045    0.088970    0.172804 2213.894775 v output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.088970    0.000227 2213.895020 v io_east_out[21] (out)
                                           2213.895020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.895020   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.855469   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.772461 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.772461 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.808594 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.808594 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.691406 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.691406 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.105469 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.105469 v cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.032067    2.203706 2211.309082 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032067    0.000000 2211.309082 v cell1/SBwest_in[13] (fpgacell)
     1    0.007435    0.032926    2.254865 2213.563965 v cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.032926    0.000000 2213.563965 v output124/A (sky130_fd_sc_hd__buf_2)
     1    0.034018    0.088848    0.174850 2213.738770 v output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.088848    0.000227 2213.739014 v io_east_out[13] (out)
                                           2213.739014   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.739014   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.010742   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.772461 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.772461 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.808594 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.808594 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.691406 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.691406 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.105469 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.105469 v cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.032067    2.203706 2211.309082 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032067    0.000000 2211.309082 v cell1/SBwest_in[13] (fpgacell)
     1    0.012156    0.042649    1.875151 2213.184326 v cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042649    0.000000 2213.184326 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.090653    0.180307 2213.364502 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.090655    0.000455 2213.364990 v io_south_out[29] (out)
                                           2213.364990   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.364990   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.385254   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2203.935791 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2203.935791 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.844727 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.844727 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.239258 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.239258 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2208.971436 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2208.971436 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.108154 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.108154 v cell1/SBwest_in[7] (fpgacell)
     1    0.006632    0.031280    2.004981 2213.113037 v cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.031280    0.000000 2213.113037 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.034142    0.089137    0.174396 2213.287598 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.089137    0.000227 2213.287598 v io_east_out[7] (out)
                                           2213.287598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.287598   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.462402   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.974121 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.974121 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.925537 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.925537 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.301758 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.301758 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.032715 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.032715 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.087158 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.087158 v cell1/SBwest_in[6] (fpgacell)
     1    0.004824    0.027961    2.001570 2213.088867 v cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.027961    0.000000 2213.088867 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034230    0.089372    0.173031 2213.261719 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.089372    0.000227 2213.261963 v io_east_out[6] (out)
                                           2213.261963   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.261963   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.488281   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.492188 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.492188 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.618408 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.618408 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.396973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.396973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.110352 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.110352 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.868652 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.868652 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005198    0.037839    2.112756 2212.981445 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.037839    0.000000 2212.981445 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034235    0.169966    0.195314 2213.176758 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.169966    0.000227 2213.177002 ^ io_east_out[4] (out)
                                           2213.177002   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.177002   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.572754   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.492188 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.492188 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.618408 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.618408 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.396973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.396973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.110352 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.110352 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.868652 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.868652 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.004683    0.034686    1.773287 2212.641846 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.034686    0.000000 2212.641846 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.172445    0.195769 2212.837646 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.172445    0.000455 2212.838135 ^ io_south_out[20] (out)
                                           2212.838135   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.838135   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.912109   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.088707    6.619075 2203.744629 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088707    0.000000 2203.744629 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.048804    2.037268 2205.781982 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.048804    0.000000 2205.781982 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.047201    1.573199 2207.354980 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047201    0.000000 2207.354980 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.152770    1.588660 2208.943848 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.152770    0.000000 2208.943848 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.048634    2.025672 2210.969482 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048634    0.000000 2210.969482 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.005537    0.038209    1.565468 2212.534912 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.038209    0.000000 2212.534912 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.172432    0.197133 2212.731934 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.172432    0.000455 2212.732422 ^ io_south_out[23] (out)
                                           2212.732422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.732422   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.017578   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.974121 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.974121 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.925537 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.925537 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.301758 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.301758 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.032715 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.032715 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.087158 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.087158 v cell1/SBwest_in[6] (fpgacell)
     1    0.005056    0.028341    1.366288 2212.453369 v cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.028341    0.000000 2212.453369 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.090757    0.174168 2212.627686 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.090759    0.000455 2212.628174 v io_south_out[22] (out)
                                           2212.628174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.628174   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.122070   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.490723 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.490723 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.309814 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.309814 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.457764 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.457764 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.136475 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.136475 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.240967 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.240967 v cell1/SBwest_in[12] (fpgacell)
     1    0.004883    0.028061    1.705757 2211.946777 v cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.028061    0.000000 2211.946777 v output123/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.089153    0.173031 2212.119629 v output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.089153    0.000227 2212.119873 v io_east_out[12] (out)
                                           2212.119873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.119873   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.630371   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.678955 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.678955 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.493408 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.493408 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.619141 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.619141 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.259033 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.259033 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.007080 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.007080 v cell1/SBwest_in[5] (fpgacell)
     1    0.004899    0.028090    1.651870 2211.658936 v cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.028090    0.000000 2211.658936 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.089118    0.172804 2211.831787 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.089118    0.000227 2211.832031 v io_east_out[5] (out)
                                           2211.832031   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.832031   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.917969   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.490723 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.490723 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.309814 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.309814 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.457764 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.457764 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.136475 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.136475 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.240967 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.240967 v cell1/SBwest_in[12] (fpgacell)
     1    0.004412    0.027302    1.145736 2211.386719 v cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.027302    0.000000 2211.386719 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.090460    0.173486 2211.560059 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.090462    0.000455 2211.560547 v io_south_out[28] (out)
                                           2211.560547   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.560547   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.189453   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.678955 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.678955 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.493408 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.493408 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.619141 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.619141 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.259033 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.259033 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.007080 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.007080 v cell1/SBwest_in[5] (fpgacell)
     1    0.004212    0.026845    1.122999 2211.130127 v cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.026845    0.000000 2211.130127 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.090464    0.173259 2211.303467 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.090465    0.000455 2211.303955 v io_south_out[21] (out)
                                           2211.303955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.303955   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.446289   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.113037 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.113037 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.907715 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.907715 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.544922 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.544922 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.315918 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.315918 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.019051    0.099601    1.585477 2210.901367 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.099601    0.000000 2210.901367 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035122    0.174418    0.221235 2211.122559 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.174418    0.000455 2211.123047 ^ io_west_out[13] (out)
                                           2211.123047   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.123047   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.626953   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.772461 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.772461 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.808594 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.808594 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.691406 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.691406 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.105469 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.105469 v cell0/CBeast_in[13] (fpgacell)
     1    0.012132    0.042622    1.826948 2210.932373 v cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.042622    0.000000 2210.932373 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.090529    0.180080 2211.112305 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.090531    0.000455 2211.112793 v io_south_out[13] (out)
                                           2211.112793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.112793   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.637207   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.492188 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.492188 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.618408 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.618408 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.396973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.396973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.110352 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.110352 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.009543    0.056709    1.529543 2210.639893 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.056709    0.000000 2210.639893 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.173625    0.205091 2210.844971 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.173625    0.000455 2210.845459 ^ io_west_out[4] (out)
                                           2210.845459   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.845459   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.904785   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.088707    6.619075 2203.744629 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088707    0.000000 2203.744629 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.048804    2.037268 2205.781982 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.048804    0.000000 2205.781982 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.047201    1.573199 2207.354980 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047201    0.000000 2207.354980 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.152770    1.588660 2208.943848 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.152770    0.000000 2208.943848 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007439    0.049821    1.691206 2210.635010 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.049821    0.000000 2210.635010 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035360    0.175201    0.203727 2210.838623 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.175201    0.000455 2210.839111 ^ io_west_out[7] (out)
                                           2210.839111   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.839111   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.911133   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.492188 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.492188 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.618408 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.618408 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.396973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.396973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.110352 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.110352 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004698    0.034745    1.422677 2210.532959 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.034745    0.000000 2210.532959 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.172479    0.195769 2210.728760 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.172479    0.000455 2210.729248 ^ io_south_out[4] (out)
                                           2210.729248   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.729248   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.020996   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.974121 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.974121 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.925537 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.925537 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.301758 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.301758 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.032715 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.032715 v cell0/CBeast_in[6] (fpgacell)
     1    0.006567    0.031187    1.486796 2210.519531 v cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.031187    0.000000 2210.519531 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035011    0.091126    0.175760 2210.695312 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.091127    0.000455 2210.695557 v io_west_out[6] (out)
                                           2210.695557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.695557   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.054688   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2203.935791 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2203.935791 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.844727 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.844727 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.239258 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.239258 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2208.971436 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2208.971436 v cell0/CBeast_in[7] (fpgacell)
     1    0.005435    0.028999    1.519311 2210.490723 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.028999    0.000000 2210.490723 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.090752    0.174396 2210.665283 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.090754    0.000455 2210.665527 v io_south_out[7] (out)
                                           2210.665527   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.665527   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.084473   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.974121 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.974121 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.925537 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.925537 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.301758 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.301758 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.032715 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.032715 v cell0/CBeast_in[6] (fpgacell)
     1    0.005032    0.028299    1.416538 2210.449219 v cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.028299    0.000000 2210.449219 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.090632    0.173941 2210.623047 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.090634    0.000455 2210.623535 v io_south_out[6] (out)
                                           2210.623535   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.623535   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.126953   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.490723 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.490723 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.309814 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.309814 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.457764 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.457764 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.136475 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.136475 v cell0/CBeast_in[12] (fpgacell)
     1    0.009676    0.038100    1.600938 2209.737549 v cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.038100    0.000000 2209.737549 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035113    0.091322    0.178716 2209.916260 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.091324    0.000455 2209.916748 v io_west_out[12] (out)
                                           2209.916748   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.916748   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.833496   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.490723 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.490723 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.309814 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.309814 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.457764 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.457764 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.136475 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.136475 v cell0/CBeast_in[12] (fpgacell)
     1    0.004346    0.027200    1.545459 2209.682129 v cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.027200    0.000000 2209.682129 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.090724    0.173486 2209.855469 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.090727    0.000455 2209.855957 v io_south_out[12] (out)
                                           2209.855957   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.855957   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.894531   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.678955 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.678955 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.493408 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.493408 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.619141 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.619141 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.259033 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.259033 v cell0/CBeast_in[5] (fpgacell)
     1    0.006791    0.031609    1.361059 2209.620117 v cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.031609    0.000000 2209.620117 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035319    0.091734    0.176442 2209.796631 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.091734    0.000455 2209.797119 v io_west_out[5] (out)
                                           2209.797119   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.797119   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.953125   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.138612    6.565415 2203.690918 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.138612    0.000000 2203.690918 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.038019    1.916988 2205.607910 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.038019    0.000000 2205.607910 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.039845    1.061608 2206.669434 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.039845    0.000000 2206.669434 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.056126    1.357648 2208.027100 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.056126    0.000000 2208.027100 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004306    0.036232    1.429044 2209.456299 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.036232    0.000000 2209.456299 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.172650    0.196451 2209.652588 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.172650    0.000455 2209.653076 ^ io_south_out[5] (out)
                                           2209.653076   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.653076   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.097168   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.490967 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.490967 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019864    0.102073    2.306251 2205.797119 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102073    0.000000 2205.797119 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.019129    0.098589    2.163233 2207.960449 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.098589    0.000000 2207.960449 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033964    0.168958    0.217142 2208.177490 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.168958    0.000227 2208.177734 ^ io_north_out[17] (out)
                                           2208.177734   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.177734   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.572266   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.490967 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.490967 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019864    0.102073    2.306251 2205.797119 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102073    0.000000 2205.797119 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004965    0.037367    1.865828 2207.662842 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.037367    0.000000 2207.662842 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.034121    0.169430    0.194859 2207.857910 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.169430    0.000227 2207.857910 ^ io_east_out[17] (out)
                                           2207.857910   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.857910   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.892090   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.490967 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.490967 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005333    0.038818    2.007710 2205.498535 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.038818    0.000000 2205.498535 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.034223    0.169907    0.195769 2205.694336 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.169907    0.000227 2205.694580 ^ io_east_out[1] (out)
                                           2205.694580   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.694580   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.055176   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.490967 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.490967 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004581    0.034267    1.476565 2204.967529 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.034267    0.000000 2204.967529 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.172763    0.195769 2205.163086 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.172763    0.000455 2205.163574 ^ io_south_out[17] (out)
                                           2205.163574   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.163574   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.586426   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.006897    0.045521    6.269829 2203.395264 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.045521    0.000000 2203.395264 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035097    0.173998    0.200998 2203.596436 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.173998    0.000455 2203.596924 ^ io_west_out[3] (out)
                                           2203.596924   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.596924   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.153320   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.008114    0.051303    6.182745 2203.308350 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.051303    0.000000 2203.308350 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.173706    0.203045 2203.511230 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.173706    0.000455 2203.511719 ^ io_west_out[11] (out)
                                           2203.511719   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.511719   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.238281   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.004818    0.034958    6.137725 2203.263184 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.034958    0.000000 2203.263184 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034904    0.173131    0.196223 2203.459473 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.173131    0.000455 2203.459961 ^ io_south_out[3] (out)
                                           2203.459961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.459961   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.290039   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.005498    0.038774    6.100208 2203.225830 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.038774    0.000000 2203.225830 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.172466    0.197360 2203.423096 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.172466    0.000455 2203.423584 ^ io_south_out[11] (out)
                                           2203.423584   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.423584   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.326172   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.006584    0.045948    6.100663 2203.226074 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.045948    0.000000 2203.226074 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035104    0.174028    0.201226 2203.427490 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.174028    0.000455 2203.427979 ^ io_west_out[8] (out)
                                           2203.427979   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.427979   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.322266   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.007073    0.046867    6.034498 2203.159912 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.046867    0.000000 2203.159912 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035354    0.175176    0.202590 2203.362549 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.175176    0.000455 2203.363037 ^ io_west_out[2] (out)
                                           2203.363037   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.363037   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.387207   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.006317    0.044734    5.992888 2203.118408 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.044734    0.000000 2203.118408 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.173675    0.200544 2203.318848 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.173675    0.000455 2203.319336 ^ io_west_out[1] (out)
                                           2203.319336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.319336   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.430664   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.005885    0.029819    6.004484 2203.130127 v cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.029819    0.000000 2203.130127 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.090442    0.174396 2203.304443 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.090444    0.000455 2203.304932 v io_south_out[8] (out)
                                           2203.304932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.304932   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.445312   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.005741    0.029569    5.918537 2203.043945 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029569    0.000000 2203.043945 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.090587    0.174396 2203.218506 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.090589    0.000455 2203.218994 v io_south_out[2] (out)
                                           2203.218994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.218994   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.530762   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.125488 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.125488 v cell0/CBeast_in[11] (fpgacell)
     1    0.004185    0.026739    5.903985 2203.029541 v cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.026739    0.000000 2203.029541 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.090464    0.173259 2203.202881 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.090466    0.000455 2203.203125 v io_south_out[1] (out)
                                           2203.203125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.203125   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.546875   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.040677    6.609071 2192.172852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040677    0.000000 2192.172852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.165065    1.902890 2194.075684 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165065    0.000000 2194.075684 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.062032    1.429271 2195.505127 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.062032    0.000000 2195.505127 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005323    0.044102    1.956096 2197.461182 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.044102    0.000000 2197.461182 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.034198    0.169816    0.197588 2197.658691 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.169816    0.000227 2197.658936 ^ io_east_out[11] (out)
                                           2197.658936   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.658936   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.091309   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.435547 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.435547 v cell1/CBnorth_in[11] (fpgacell)
     1    0.005323    0.028808    1.640046 2197.075439 v cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.028808    0.000000 2197.075439 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.090612    0.174168 2197.249756 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.090614    0.000455 2197.250244 v io_south_out[27] (out)
                                           2197.250244   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.250244   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.500000   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.826416 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.826416 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.998535 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.998535 v cell3/SBsouth_in[11] (fpgacell)
     1    0.033396    0.085737    2.259640 2196.258057 v cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.085737    0.000000 2196.258057 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033893    0.088491    0.198042 2196.456055 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.088491    0.000227 2196.456299 v io_north_out[27] (out)
                                           2196.456299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.456299   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.293945   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.563721 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.563721 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.040677    6.609071 2192.172852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040677    0.000000 2192.172852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.165065    1.902890 2194.075684 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165065    0.000000 2194.075684 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.004952    0.042816    1.921535 2195.997314 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.042816    0.000000 2195.997314 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.034167    0.169661    0.197133 2196.194336 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.169661    0.000227 2196.194580 ^ io_east_out[27] (out)
                                           2196.194580   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.194580   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.555664   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.060723    7.889639 2191.890137 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060723    0.000000 2191.890137 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008564    0.035413    1.154149 2193.044189 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035413    0.000000 2193.044189 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005133    0.028497    2.284196 2195.328369 v cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.028497    0.000000 2195.328369 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.088953    0.173031 2195.501465 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.088953    0.000227 2195.501709 v io_east_out[3] (out)
                                           2195.501709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.501709   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.248535   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.054199 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.054199 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010964    0.040968    1.008630 2193.062744 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.040968    0.000000 2193.062744 v cell1/CBnorth_in[2] (fpgacell)
     1    0.004743    0.027840    2.258276 2195.321045 v cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.027840    0.000000 2195.321045 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.034140    0.089154    0.172804 2195.493896 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.089154    0.000227 2195.494141 v io_east_out[2] (out)
                                           2195.494141   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.494141   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.256348   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2191.919678 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2191.919678 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006464    0.030967    1.175067 2193.094727 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.030967    0.000000 2193.094727 v cell1/CBnorth_in[8] (fpgacell)
     1    0.005189    0.028593    1.959052 2195.053711 v cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.028593    0.000000 2195.053711 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034025    0.088892    0.173031 2195.226807 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.088892    0.000227 2195.227051 v io_east_out[8] (out)
                                           2195.227051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.227051   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.522949   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2191.919678 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2191.919678 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006464    0.030967    1.175067 2193.094727 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.030967    0.000000 2193.094727 v cell1/CBnorth_in[8] (fpgacell)
     1    0.006121    0.030269    1.673470 2194.768066 v cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.030269    0.000000 2194.768066 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.090753    0.174850 2194.942871 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.090755    0.000455 2194.943359 v io_south_out[24] (out)
                                           2194.943359   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.943359   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.806641   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.054199 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.054199 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010964    0.040968    1.008630 2193.062744 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.040968    0.000000 2193.062744 v cell1/CBnorth_in[2] (fpgacell)
     1    0.006062    0.030167    1.616400 2194.679199 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.030167    0.000000 2194.679199 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034707    0.090488    0.174623 2194.853760 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.090490    0.000455 2194.854248 v io_south_out[18] (out)
                                           2194.854248   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.854248   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.895508   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.060723    7.889639 2191.890137 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060723    0.000000 2191.890137 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008564    0.035413    1.154149 2193.044189 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035413    0.000000 2193.044189 v cell1/CBnorth_in[3] (fpgacell)
     1    0.004697    0.027749    1.621174 2194.665283 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.027749    0.000000 2194.665283 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.090636    0.173713 2194.839111 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.090638    0.000455 2194.839600 v io_south_out[19] (out)
                                           2194.839600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.839600   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.910645   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.054199 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.054199 v cell3/SBsouth_in[2] (fpgacell)
     1    0.034077    0.087728    2.107072 2194.161377 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.087728    0.000000 2194.161377 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.033823    0.088335    0.198952 2194.360107 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.088335    0.000227 2194.360352 v io_north_out[18] (out)
                                           2194.360352   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.360352   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.389648   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.060723    7.889639 2191.890137 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060723    0.000000 2191.890137 v cell3/SBsouth_in[3] (fpgacell)
     1    0.018970    0.056160    2.146862 2194.036865 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.056160    0.000000 2194.036865 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.088492    0.184627 2194.221436 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.088492    0.000227 2194.221680 v io_north_out[19] (out)
                                           2194.221680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.221680   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.528809   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2191.919678 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2191.919678 v cell3/SBsouth_in[8] (fpgacell)
     1    0.013764    0.045801    2.068419 2193.988037 v cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.045801    0.000000 2193.988037 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.033967    0.088674    0.180307 2194.168213 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.088674    0.000227 2194.168457 v io_north_out[24] (out)
                                           2194.168457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.168457   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.581543   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.108396    7.882818 2191.883301 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.108396    0.000000 2191.883301 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005119    0.037820    1.952003 2193.835205 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.037820    0.000000 2193.835205 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.034215    0.169869    0.195314 2194.030518 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.169869    0.000227 2194.030762 ^ io_east_out[19] (out)
                                           2194.030762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.030762   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.719727   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.054199 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.054199 v cell3/SBsouth_in[2] (fpgacell)
     1    0.004661    0.027698    1.637773 2193.691895 v cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.027698    0.000000 2193.691895 v output127/A (sky130_fd_sc_hd__buf_2)
     1    0.034038    0.088946    0.172577 2193.864502 v output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.088946    0.000227 2193.864746 v io_east_out[18] (out)
                                           2193.864746   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.864746   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.885254   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2191.919678 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2191.919678 v cell3/SBsouth_in[8] (fpgacell)
     1    0.004984    0.028242    1.459284 2193.378906 v cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.028242    0.000000 2193.378906 v output134/A (sky130_fd_sc_hd__buf_2)
     1    0.034178    0.089240    0.173031 2193.552002 v output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.089240    0.000227 2193.552246 v io_east_out[24] (out)
                                           2193.552246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.552246   data arrival time
---------------------------------------------------------------------------------------------
                                           5806.197754   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004875    0.037036    7.026529 2191.026855 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.037036    0.000000 2191.026855 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.034097    0.169320    0.194632 2191.221436 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.169320    0.000227 2191.221680 ^ io_east_out[0] (out)
                                           2191.221680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.221680   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.528320   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.982910 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.982910 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.034021    0.087610    7.031304 2191.014160 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.087610    0.000000 2191.014160 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033893    0.088493    0.198952 2191.213135 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.088493    0.000227 2191.213379 v io_north_out[2] (out)
                                           2191.213379   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.213379   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.536621   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.982910 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.982910 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.018774    0.055516    6.894652 2190.877441 v cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.055516    0.000000 2190.877441 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.033821    0.088301    0.184173 2191.061768 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.088301    0.000227 2191.062012 v io_north_out[1] (out)
                                           2191.062012   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.062012   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.687988   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.982910 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.982910 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019190    0.099377    6.859409 2190.842285 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.099377    0.000000 2190.842285 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.168647    0.217142 2191.059326 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.168647    0.000227 2191.059570 ^ io_north_out[3] (out)
                                           2191.059570   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.059570   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.690430   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.982910 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.982910 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.013868    0.046005    6.900336 2190.883301 v cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.046005    0.000000 2190.883301 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.089271    0.180762 2191.063965 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.089271    0.000227 2191.064209 v io_north_out[8] (out)
                                           2191.064209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.064209   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.686035   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005125    0.042835    6.833034 2190.833496 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.042835    0.000000 2190.833496 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.034068    0.169188    0.196906 2191.030273 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.169188    0.000227 2191.030518 ^ io_east_out[10] (out)
                                           2191.030518   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.030518   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.719727   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.982910 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.982910 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.033521    0.166719    6.697747 2190.680664 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.166719    0.000000 2190.680664 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033818    0.168474    0.237378 2190.917969 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.168474    0.000227 2190.918213 ^ io_north_out[11] (out)
                                           2190.918213   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.918213   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.832031   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.000488 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.000488 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005320    0.038580    6.522896 2190.523193 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.038580    0.000000 2190.523193 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.034230    0.169941    0.195769 2190.718994 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.169941    0.000227 2190.719238 ^ io_east_out[9] (out)
                                           2190.719238   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.719238   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.031250   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.982910 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.982910 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007019    0.046025    6.271194 2190.254150 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.046025    0.000000 2190.254150 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.173572    0.200998 2190.455078 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.173572    0.000455 2190.455566 ^ io_west_out[19] (out)
                                           2190.455566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.455566   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.294922   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.982910 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.982910 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.008131    0.051377    6.183882 2190.166748 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.051377    0.000000 2190.166748 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035014    0.173639    0.203045 2190.369873 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.173639    0.000455 2190.370361 ^ io_west_out[27] (out)
                                           2190.370361   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.370361   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.379883   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.982910 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.982910 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006587    0.045963    6.101800 2190.084717 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.045963    0.000000 2190.084717 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.173572    0.200998 2190.285645 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.173572    0.000455 2190.286133 ^ io_west_out[24] (out)
                                           2190.286133   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.286133   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.463867   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.982910 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.982910 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007069    0.046851    6.035407 2190.018311 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.046851    0.000000 2190.018311 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035242    0.174649    0.202135 2190.220459 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.174649    0.000227 2190.220703 ^ io_west_out[18] (out)
                                           2190.220703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.220703   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.529297   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.982910 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.982910 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006813    0.046694    5.995844 2189.978760 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.046694    0.000000 2189.978760 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.173574    0.201226 2190.179932 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.173574    0.000455 2190.180420 ^ io_west_out[17] (out)
                                           2190.180420   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.180420   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.569336   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.004816    0.036814    6.841674 2189.363770 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.036814    0.000000 2189.363770 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.034002    0.168872    0.194177 2189.557861 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.168872    0.000227 2189.558105 ^ io_east_out[16] (out)
                                           2189.558105   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.558105   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.191895   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.004882    0.041986    6.647497 2189.169434 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.041986    0.000000 2189.169434 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034085    0.169280    0.196451 2189.365967 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.169280    0.000227 2189.366211 ^ io_east_out[26] (out)
                                           2189.366211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.366211   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.383789   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.642822 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.642822 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.521973 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.521973 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005203    0.038110    6.337814 2188.859863 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.038110    0.000000 2188.859863 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.034074    0.169205    0.195087 2189.054932 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.169205    0.000227 2189.055176 ^ io_east_out[25] (out)
                                           2189.055176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.055176   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.694824   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.926514 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.926514 v cell1/CBnorth_in[10] (fpgacell)
     1    0.004359    0.027220    1.658009 2185.584473 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027220    0.000000 2185.584473 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.090640    0.173486 2185.758057 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.090642    0.000455 2185.758545 v io_south_out[26] (out)
                                           2185.758545   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2185.758545   data arrival time
---------------------------------------------------------------------------------------------
                                           5813.991211   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.947266 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.947266 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.332031 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.332031 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.455078 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.455078 v cell3/SBsouth_in[10] (fpgacell)
     1    0.044970    0.107219    2.243723 2184.698975 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.107219    0.000000 2184.698975 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.088544    0.207820 2184.906738 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.088544    0.000227 2184.906982 v io_north_out[26] (out)
                                           2184.906982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2184.906982   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.843262   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028664    0.075975    3.782134 2177.255127 v cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.075975    0.000000 2177.255127 v cell3/SBsouth_in[9] (fpgacell)
     1    0.025973    0.070192    4.013828 2181.269043 v cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.070192    0.000000 2181.269043 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033823    0.088318    0.190994 2181.459961 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.088318    0.000227 2181.460205 v io_north_out[25] (out)
                                           2181.460205   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.460205   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.289551   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028664    0.141476    3.535661 2177.008545 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.141476    0.000000 2177.008545 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.010088    0.038817    3.912874 2180.921631 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.038817    0.000000 2180.921631 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.088569    0.177124 2181.098633 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.088569    0.000227 2181.098877 v io_north_out[16] (out)
                                           2181.098877   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.098877   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.651367   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.918213 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.918213 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.452148 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.452148 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.479980 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.479980 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.963623 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.963623 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.305176 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.305176 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.147705 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.147705 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.579102 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.579102 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.262695 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.262695 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.472900 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.472900 v cell1/CBnorth_in[9] (fpgacell)
     1    0.005658    0.029406    1.362878 2174.835938 v cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.029406    0.000000 2174.835938 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.090445    0.174396 2175.010254 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.090447    0.000455 2175.010742 v io_south_out[25] (out)
                                           2175.010742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.010742   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.739258   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004523    0.035818    8.112466 2135.334717 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.035818    0.000000 2135.334717 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.172477    0.196223 2135.531006 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.172477    0.000455 2135.531250 ^ io_south_out[10] (out)
                                           2135.531250   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.531250   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.218750   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.014759    0.078248    8.093594 2135.315918 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.078248    0.000000 2135.315918 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035418    0.175653    0.214413 2135.530273 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.175653    0.000455 2135.530762 ^ io_west_out[10] (out)
                                           2135.530762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.530762   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.219238   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006562    0.031793    5.482662 2132.704834 v cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.031793    0.000000 2132.704834 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035014    0.091125    0.175987 2132.880859 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.091127    0.000455 2132.881348 v io_west_out[9] (out)
                                           2132.881348   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.881348   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.868652   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005541    0.029194    5.396714 2132.618896 v cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.029194    0.000000 2132.618896 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.090589    0.174396 2132.793213 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.090591    0.000455 2132.793701 v io_south_out[9] (out)
                                           2132.793701   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.793701   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.956543   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005591    0.045170    1.747139 2128.969238 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.045170    0.000000 2128.969238 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035317    0.175005    0.201680 2129.171143 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.175005    0.000455 2129.171387 ^ io_west_out[0] (out)
                                           2129.171387   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.171387   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.578613   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.222168 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.222168 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005695    0.038931    1.498393 2128.720703 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.038931    0.000000 2128.720703 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.172726    0.197588 2128.918213 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.172726    0.000455 2128.918701 ^ io_south_out[0] (out)
                                           2128.918701   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2128.918701   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.831055   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.547363 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.547363 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.155029 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.155029 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.850586 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.850586 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.480225 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.480225 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.217285 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.217285 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.441650 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.441650 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005637    0.038693    1.522267 2126.963867 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.038693    0.000000 2126.963867 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.172431    0.197360 2127.161377 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.172431    0.000455 2127.161621 ^ io_south_out[16] (out)
                                           2127.161621   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2127.161621   data arrival time
---------------------------------------------------------------------------------------------
                                           5872.588379   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.044727    0.106738    2.243269 2099.444092 v cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.106738    0.000000 2099.444092 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034155    0.089107    0.208047 2099.652100 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.089107    0.000227 2099.652344 v io_north_out[10] (out)
                                           2099.652344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.652344   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.097656   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.774902 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.774902 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.200684 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.200684 v cell2/SBsouth_in[10] (fpgacell)
     1    0.014466    0.046954    1.453373 2098.654053 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.046954    0.000000 2098.654053 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035045    0.091086    0.182581 2098.836670 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.091088    0.000455 2098.837158 v io_west_out[26] (out)
                                           2098.837158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2098.837158   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.912598   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.075962    3.782134 2090.278564 v cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.075962    0.000000 2090.278564 v cell2/SBsouth_in[9] (fpgacell)
     1    0.025920    0.070084    4.013600 2094.292236 v cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.070084    0.000000 2094.292236 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.033893    0.088476    0.190994 2094.483154 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.088476    0.000227 2094.483398 v io_north_out[9] (out)
                                           2094.483398   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.483398   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.266602   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.010238    0.039166    3.913328 2093.945312 v cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.039166    0.000000 2093.945312 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.033969    0.088725    0.177351 2094.122803 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.088725    0.000227 2094.123047 v io_north_out[0] (out)
                                           2094.123047   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.123047   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.626953   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.496338 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.496338 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.031982 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.031982 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.006815    0.047612    1.795797 2091.827881 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.047612    0.000000 2091.827881 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035107    0.174044    0.201908 2092.029785 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.174044    0.000455 2092.030273 ^ io_west_out[25] (out)
                                           2092.030273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2092.030273   data arrival time
---------------------------------------------------------------------------------------------
                                           5907.719727   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005079    0.029635    0.018190 2000.018188 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.029635    0.000000 2000.018188 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.076117    0.098453 2000.116699 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.076117    0.000000 2000.116699 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.679565 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.679565 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.614258 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.614258 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.868164 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.868164 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.733276 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.733276 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.361816 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.361816 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.458496 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.458496 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.700684 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.700684 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.577026 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.577026 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.110840 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.110840 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.249878 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.249878 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.877686 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.877686 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.681396 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.681396 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.029541 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.029541 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.194580 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.194580 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.278076 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.278076 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.982422 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.982422 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.824951 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.824951 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.639160 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.639160 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.115967 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.115967 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.918457 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.918457 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.304199 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.304199 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.310303 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.310303 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.091064 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.091064 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005195    0.043776    1.745775 2082.836914 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.043776    0.000000 2082.836914 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.173727    0.200089 2083.036865 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.173727    0.000455 2083.037354 ^ io_west_out[16] (out)
                                           2083.037354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2083.037354   data arrival time
---------------------------------------------------------------------------------------------
                                           5916.712402   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005970    0.033546    0.020918 2000.020996 ^ config_en (in)
                                                         config_en (net)
                      0.033546    0.000000 2000.020996 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150330    0.261467    0.265800 2000.286743 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.267085    0.030468 2000.317261 ^ cell0/config_en (fpgacell)
                                           2000.317261   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073673    0.004547 10000.232422 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103076    0.119267    0.196451 10000.428711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.119567    0.004547 10000.432617 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.182617   clock uncertainty
                                  0.000000 10000.182617   clock reconvergence pessimism
                                 -2.563840 9997.619141   library setup time
                                           9997.619141   data required time
---------------------------------------------------------------------------------------------
                                           9997.619141   data required time
                                           -2000.317261   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.301758   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005970    0.033546    0.020918 2000.020996 ^ config_en (in)
                                                         config_en (net)
                      0.033546    0.000000 2000.020996 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150330    0.261467    0.265800 2000.286743 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.267586    0.031832 2000.318604 ^ cell1/config_en (fpgacell)
                                           2000.318604   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073275    0.000909 10000.228516 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125983    0.138755    0.209184 10000.437500 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.141054    0.013642 10000.451172 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.201172   clock uncertainty
                                  0.000000 10000.201172   clock reconvergence pessimism
                                 -2.563840 9997.636719   library setup time
                                           9997.636719   data required time
---------------------------------------------------------------------------------------------
                                           9997.636719   data required time
                                           -2000.318604   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.317871   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005970    0.033546    0.020918 2000.020996 ^ config_en (in)
                                                         config_en (net)
                      0.033546    0.000000 2000.020996 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150330    0.261467    0.265800 2000.286743 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.262918    0.016144 2000.302856 ^ cell2/config_en (fpgacell)
                                           2000.302856   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073673    0.004547 10000.232422 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103076    0.119267    0.196451 10000.428711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.119564    0.004547 10000.432617 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.182617   clock uncertainty
                                  0.000000 10000.182617   clock reconvergence pessimism
                                 -2.563840 9997.619141   library setup time
                                           9997.619141   data required time
---------------------------------------------------------------------------------------------
                                           9997.619141   data required time
                                           -2000.302856   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.316406   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005970    0.033546    0.020918 2000.020996 ^ config_en (in)
                                                         config_en (net)
                      0.033546    0.000000 2000.020996 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150330    0.261467    0.265800 2000.286743 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.261514    0.003183 2000.289917 ^ cell3/config_en (fpgacell)
                                           2000.289917   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073275    0.000909 10000.228516 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125983    0.138755    0.209184 10000.437500 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.138902    0.003638 10000.441406 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.191406   clock uncertainty
                                  0.000000 10000.191406   clock reconvergence pessimism
                                 -2.563840 9997.626953   library setup time
                                           9997.626953   data required time
---------------------------------------------------------------------------------------------
                                           9997.626953   data required time
                                           -2000.289917   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.337402   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018141    0.087450    0.060014    0.060014 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000    0.060014 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167341    0.227355 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073275    0.000726    0.228081 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125983    0.138755    0.209180    0.437261 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.138902    0.003771    0.441032 ^ cell3/clk (fpgacell)
     1    0.005011    0.043553    1.763508    2.204540 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.043553    0.000048    2.204588 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.169486    0.197281    2.401869 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.169486    0.000202    2.402071 ^ config_data_out (out)
                                              2.402071   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.402071   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.348145   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005531    0.031617    0.019554 2000.019653 ^ nrst (in)
                                                         nrst (net)
                      0.031617    0.000000 2000.019653 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150024    0.261168    0.262617 2000.282227 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.267662    0.032742 2000.314941 ^ cell0/nrst (fpgacell)
                                           2000.314941   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073673    0.004547 10000.232422 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103076    0.119267    0.196451 10000.428711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.119567    0.004547 10000.432617 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.182617   clock uncertainty
                                  0.000000 10000.182617   clock reconvergence pessimism
                                 -0.669950 9999.512695   library setup time
                                           9999.512695   data required time
---------------------------------------------------------------------------------------------
                                           9999.512695   data required time
                                           -2000.314941   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.197266   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005531    0.031617    0.019554 2000.019653 ^ nrst (in)
                                                         nrst (net)
                      0.031617    0.000000 2000.019653 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150024    0.261168    0.262617 2000.282227 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.268260    0.034106 2000.316284 ^ cell1/nrst (fpgacell)
                                           2000.316284   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073275    0.000909 10000.228516 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125983    0.138755    0.209184 10000.437500 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.141054    0.013642 10000.451172 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.201172   clock uncertainty
                                  0.000000 10000.201172   clock reconvergence pessimism
                                 -0.669950 9999.530273   library setup time
                                           9999.530273   data required time
---------------------------------------------------------------------------------------------
                                           9999.530273   data required time
                                           -2000.316284   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.214355   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005531    0.031617    0.019554 2000.019653 ^ nrst (in)
                                                         nrst (net)
                      0.031617    0.000000 2000.019653 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150024    0.261168    0.262617 2000.282227 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.263056    0.018190 2000.300415 ^ cell2/nrst (fpgacell)
                                           2000.300415   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073673    0.004547 10000.232422 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103076    0.119267    0.196451 10000.428711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.119564    0.004547 10000.432617 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.182617   clock uncertainty
                                  0.000000 10000.182617   clock reconvergence pessimism
                                 -0.669950 9999.512695   library setup time
                                           9999.512695   data required time
---------------------------------------------------------------------------------------------
                                           9999.512695   data required time
                                           -2000.300415   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.211914   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005531    0.031617    0.019554 2000.019653 ^ nrst (in)
                                                         nrst (net)
                      0.031617    0.000000 2000.019653 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150024    0.261168    0.262617 2000.282227 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.261192    0.002274 2000.284546 ^ cell3/nrst (fpgacell)
                                           2000.284546   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073275    0.000909 10000.228516 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125983    0.138755    0.209184 10000.437500 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.138902    0.003638 10000.441406 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.191406   clock uncertainty
                                  0.000000 10000.191406   clock reconvergence pessimism
                                 -0.669950 9999.520508   library setup time
                                           9999.520508   data required time
---------------------------------------------------------------------------------------------
                                           9999.520508   data required time
                                           -2000.284546   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.236328   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.004627    0.012817    0.007503 2000.007568 v config_data_in (in)
                                                         config_data_in (net)
                      0.012822    0.000000 2000.007568 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.013365    0.083101    0.120508 2000.128052 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.083102    0.000455 2000.128540 v cell0/config_data_in (fpgacell)
                                           2000.128540   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073673    0.004547 10000.232422 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103076    0.119267    0.196451 10000.428711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.119567    0.004547 10000.432617 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.182617   clock uncertainty
                                  0.000000 10000.182617   clock reconvergence pessimism
                                  0.191900 10000.375000   library setup time
                                           10000.375000   data required time
---------------------------------------------------------------------------------------------
                                           10000.375000   data required time
                                           -2000.128540   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.246582   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018141    0.087450    0.060014    0.060014 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000    0.060014 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167341    0.227355 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073275    0.000726    0.228081 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125983    0.138755    0.209180    0.437261 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.141054    0.014085    0.451346 ^ cell1/clk (fpgacell)
     3    0.076319    0.370267    1.991965    2.443310 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.372097    0.022732    2.466043 ^ cell2/config_data_in (fpgacell)
                                              2.466043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073673    0.004547 10000.232422 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103076    0.119267    0.196451 10000.428711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.119564    0.004547 10000.432617 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.182617   clock uncertainty
                                  0.000000 10000.182617   clock reconvergence pessimism
                                  0.366640 10000.549805   library setup time
                                           10000.549805   data required time
---------------------------------------------------------------------------------------------
                                           10000.549805   data required time
                                             -2.466043   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.083984   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018141    0.087450    0.060014    0.060014 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000    0.060014 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167341    0.227355 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073673    0.004269    0.231624 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103076    0.119267    0.197068    0.428691 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.119567    0.004385    0.433077 ^ cell0/clk (fpgacell)
     3    0.047277    0.231099    1.904275    2.337352 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.231099    0.005291    2.342642 ^ cell1/config_data_in (fpgacell)
                                              2.342642   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073275    0.000909 10000.228516 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125983    0.138755    0.209184 10000.437500 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.141054    0.013642 10000.451172 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.201172   clock uncertainty
                                  0.000000 10000.201172   clock reconvergence pessimism
                                  0.366640 10000.567383   library setup time
                                           10000.567383   data required time
---------------------------------------------------------------------------------------------
                                           10000.567383   data required time
                                             -2.342642   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.224609   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018141    0.087450    0.060014    0.060014 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000    0.060014 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167341    0.227355 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073673    0.004269    0.231624 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103076    0.119267    0.197068    0.428691 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.119564    0.004365    0.433056 ^ cell2/clk (fpgacell)
     3    0.039851    0.196264    1.879755    2.312811 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.196282    0.005164    2.317976 ^ cell3/config_data_in (fpgacell)
                                              2.317976   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018141    0.087450    0.060027 10000.059570 ^ clk (in)
                                                         clk (net)
                      0.087459    0.000000 10000.059570 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054663    0.073264    0.167347 10000.227539 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073275    0.000909 10000.228516 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125983    0.138755    0.209184 10000.437500 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.138902    0.003638 10000.441406 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.191406   clock uncertainty
                                  0.000000 10000.191406   clock reconvergence pessimism
                                  0.366640 10000.557617   library setup time
                                           10000.557617   data required time
---------------------------------------------------------------------------------------------
                                           10000.557617   data required time
                                             -2.317976   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.239258   slack (MET)



