#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61135d5106d0 .scope module, "processor_tb" "processor_tb" 2 2;
 .timescale -9 -12;
v0x61135d53dc40_0 .net "clk", 0 0, v0x61135d4e7520_0;  1 drivers
S_0x61135d510a80 .scope module, "myClock" "clock" 2 12, 3 2 0, S_0x61135d5106d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
v0x61135d4e7520_0 .var "clk", 0 0;
S_0x61135d510e30 .scope module, "myProcessor" "processor" 2 13, 4 1 0, S_0x61135d5106d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "initial_pc";
L_0x61135d53ecd0 .functor BUFZ 32, v0x61135d53bb60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61135d53ed40 .functor BUFZ 32, v0x61135d53bed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61135d53ede0 .functor BUFZ 32, v0x61135d53b540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61135d53ee80 .functor BUFZ 32, v0x61135d53b9e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61135d53ef70 .functor BUFZ 32, v0x61135d53bce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61135d53f010 .functor BUFZ 32, v0x61135d53c0c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61135d53f0f0 .functor BUFZ 32, v0x61135d53b700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61135d53f160 .functor BUFZ 32, v0x61135d53d3e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61135d53f270 .functor BUFZ 32, v0x61135d53d590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61135d53f400 .functor BUFZ 32, v0x61135d53c8e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61135d53f570 .functor BUFZ 32, v0x61135d53ce60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61135d53b540_0 .var "ADDI_in", 31 0;
v0x61135d53b640_0 .net "ADDI_in_wire", 31 0, L_0x61135d53ede0;  1 drivers
v0x61135d53b700_0 .var "ADDI_out", 31 0;
RS_0x720d8d0b4288 .resolv tri, v0x61135d535e80_0, L_0x61135d53f0f0;
v0x61135d53b7c0_0 .net8 "ADDI_out_wire", 31 0, RS_0x720d8d0b4288;  2 drivers
v0x61135d53b8d0_0 .var "ALU_Sel", 2 0;
v0x61135d53b9e0_0 .var "ALU_out", 31 0;
RS_0x720d8d0b4528 .resolv tri, v0x61135d536ca0_0, L_0x61135d53ee80;
v0x61135d53baa0_0 .net8 "ALU_out_wire", 31 0, RS_0x720d8d0b4528;  2 drivers
v0x61135d53bb60_0 .var "ANDI_in", 31 0;
v0x61135d53bc20_0 .net "ANDI_in_wire", 31 0, L_0x61135d53ecd0;  1 drivers
v0x61135d53bce0_0 .var "ANDI_out", 31 0;
RS_0x720d8d0b46a8 .resolv tri, v0x61135d5377f0_0, L_0x61135d53ef70;
v0x61135d53bdc0_0 .net8 "ANDI_out_wire", 31 0, RS_0x720d8d0b46a8;  2 drivers
v0x61135d53bed0_0 .var "ORI_in", 31 0;
v0x61135d53bfb0_0 .net "ORI_in_wire", 31 0, L_0x61135d53ed40;  1 drivers
v0x61135d53c0c0_0 .var "ORI_out", 31 0;
RS_0x720d8d0b4978 .resolv tri, v0x61135d539010_0, L_0x61135d53f010;
v0x61135d53c1a0_0 .net8 "ORI_out_wire", 31 0, RS_0x720d8d0b4978;  2 drivers
v0x61135d53c2b0_0 .var "a", 31 0;
v0x61135d53c370_0 .var "b", 31 0;
v0x61135d53c520_0 .var "base", 4 0;
v0x61135d53c5e0_0 .net "clk", 0 0, v0x61135d538340_0;  1 drivers
v0x61135d53c680_0 .var "funct", 5 0;
v0x61135d53c740_0 .net "immediate_wire", 15 0, L_0x61135d53f330;  1 drivers
L_0x720d8d06b0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61135d53c800_0 .net "initial_pc", 31 0, L_0x720d8d06b0f0;  1 drivers
v0x61135d53c8e0_0 .var "instruction", 31 0;
RS_0x720d8d0b4bb8 .resolv tri, v0x61135d539cb0_0, L_0x61135d53f400;
v0x61135d53c9c0_0 .net8 "instruction_wire", 31 0, RS_0x720d8d0b4bb8;  2 drivers
v0x61135d53ca80_0 .var "mem_address", 31 0;
v0x61135d53cb20_0 .var "mem_data", 31 0;
v0x61135d53cbf0_0 .var "opcode", 5 0;
v0x61135d53ccb0_0 .var "pc", 31 0;
v0x61135d53cda0_0 .var "rd", 4 0;
v0x61135d53ce60_0 .var "read_data", 31 0;
RS_0x720d8d0b4108 .resolv tri, v0x61135d4ce040_0, L_0x61135d53f570;
v0x61135d53cf40_0 .net8 "read_data_wire", 31 0, RS_0x720d8d0b4108;  2 drivers
v0x61135d53d030_0 .var "read_reg1", 4 0;
v0x61135d53d100_0 .var "read_reg2", 4 0;
v0x61135d53d3e0_0 .var "reg_data1", 31 0;
RS_0x720d8d0b52a8 .resolv tri, v0x61135d53a900_0, L_0x61135d53f160;
v0x61135d53d4a0_0 .net8 "reg_data1_wire", 31 0, RS_0x720d8d0b52a8;  2 drivers
v0x61135d53d590_0 .var "reg_data2", 31 0;
RS_0x720d8d0b52d8 .resolv tri, v0x61135d53a9e0_0, L_0x61135d53f270;
v0x61135d53d650_0 .net8 "reg_data2_wire", 31 0, RS_0x720d8d0b52d8;  2 drivers
v0x61135d53d740_0 .var "rs", 4 0;
v0x61135d53d800_0 .var "rt", 4 0;
v0x61135d53d8e0_0 .var "write_data", 31 0;
v0x61135d53d9d0_0 .var "write_enable_mem", 0 0;
v0x61135d53daa0_0 .var "write_enable_reg", 0 0;
v0x61135d53db70_0 .var "write_reg", 4 0;
E_0x61135d4ea6a0 .event posedge, v0x61135d538340_0;
L_0x61135d53f330 .part v0x61135d53c8e0_0, 0, 16;
S_0x61135d5111e0 .scope module, "mem" "memoryFile" 4 24, 5 1 0, S_0x61135d510e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /OUTPUT 32 "read_data";
v0x61135d4e7820_0 .net *"_ivl_2", 0 0, L_0x61135d53dd10;  1 drivers
v0x61135d4e73a0_0 .net "address", 31 0, v0x61135d53ca80_0;  1 drivers
v0x61135d4e76a0_0 .var/i "i", 31 0;
v0x61135d4e7220 .array "memory", 255 0, 31 0;
v0x61135d4ce040_0 .var "read_data", 31 0;
v0x61135d4cc9d0_0 .net "write_data", 31 0, v0x61135d53cb20_0;  1 drivers
v0x61135d5356e0_0 .net "write_enable", 0 0, v0x61135d53d9d0_0;  1 drivers
E_0x61135d4eab20 .event edge, v0x61135d5356e0_0;
E_0x61135d4eb260 .event edge, L_0x61135d53dd10;
L_0x61135d53dd10 .reduce/nor v0x61135d53d9d0_0;
S_0x61135d511590 .scope module, "myADDI" "addi" 4 30, 6 1 0, S_0x61135d510e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x61135d536180_0 .net *"_ivl_1", 0 0, L_0x61135d53e2a0;  1 drivers
v0x61135d536280_0 .net *"_ivl_2", 15 0, L_0x61135d53e340;  1 drivers
v0x61135d536360_0 .net "immediate", 15 0, L_0x61135d53f330;  alias, 1 drivers
v0x61135d536420_0 .net "reg_in", 31 0, L_0x61135d53ede0;  alias, 1 drivers
v0x61135d5364e0_0 .net8 "reg_out", 31 0, RS_0x720d8d0b4288;  alias, 2 drivers
v0x61135d5365d0_0 .net "sign_extended_value", 31 0, L_0x61135d53e640;  1 drivers
L_0x61135d53e2a0 .part L_0x61135d53f330, 15, 1;
LS_0x61135d53e340_0_0 .concat [ 1 1 1 1], L_0x61135d53e2a0, L_0x61135d53e2a0, L_0x61135d53e2a0, L_0x61135d53e2a0;
LS_0x61135d53e340_0_4 .concat [ 1 1 1 1], L_0x61135d53e2a0, L_0x61135d53e2a0, L_0x61135d53e2a0, L_0x61135d53e2a0;
LS_0x61135d53e340_0_8 .concat [ 1 1 1 1], L_0x61135d53e2a0, L_0x61135d53e2a0, L_0x61135d53e2a0, L_0x61135d53e2a0;
LS_0x61135d53e340_0_12 .concat [ 1 1 1 1], L_0x61135d53e2a0, L_0x61135d53e2a0, L_0x61135d53e2a0, L_0x61135d53e2a0;
L_0x61135d53e340 .concat [ 4 4 4 4], LS_0x61135d53e340_0_0, LS_0x61135d53e340_0_4, LS_0x61135d53e340_0_8, LS_0x61135d53e340_0_12;
L_0x61135d53e640 .concat [ 16 16 0 0], L_0x61135d53f330, L_0x61135d53e340;
S_0x61135d511e70 .scope module, "myALU" "alu" 6 6, 7 1 0, S_0x61135d511590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x61135d502850 .param/l "ADD" 0 7 2, C4<000>;
P_0x61135d502890 .param/l "AND" 0 7 4, C4<010>;
P_0x61135d5028d0 .param/l "MUL" 0 7 3, C4<001>;
P_0x61135d502910 .param/l "NOR" 0 7 7, C4<101>;
P_0x61135d502950 .param/l "OR" 0 7 5, C4<011>;
P_0x61135d502990 .param/l "SLL" 0 7 8, C4<110>;
P_0x61135d5029d0 .param/l "SRL" 0 7 9, C4<111>;
P_0x61135d502a10 .param/l "XOR" 0 7 6, C4<100>;
v0x61135d535d80_0 .net "A", 31 0, L_0x61135d53ede0;  alias, 1 drivers
v0x61135d535e80_0 .var "ALU_Out", 31 0;
L_0x720d8d06b060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x61135d535f60_0 .net "ALU_Sel", 2 0, L_0x720d8d06b060;  1 drivers
v0x61135d536020_0 .net "B", 31 0, L_0x61135d53e640;  alias, 1 drivers
E_0x61135d4b3bf0 .event edge, v0x61135d535f60_0, v0x61135d535d80_0, v0x61135d536020_0;
S_0x61135d512190 .scope module, "myALU" "alu" 4 28, 7 1 0, S_0x61135d510e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x61135d506d10 .param/l "ADD" 0 7 2, C4<000>;
P_0x61135d506d50 .param/l "AND" 0 7 4, C4<010>;
P_0x61135d506d90 .param/l "MUL" 0 7 3, C4<001>;
P_0x61135d506dd0 .param/l "NOR" 0 7 7, C4<101>;
P_0x61135d506e10 .param/l "OR" 0 7 5, C4<011>;
P_0x61135d506e50 .param/l "SLL" 0 7 8, C4<110>;
P_0x61135d506e90 .param/l "SRL" 0 7 9, C4<111>;
P_0x61135d506ed0 .param/l "XOR" 0 7 6, C4<100>;
v0x61135d536ba0_0 .net "A", 31 0, v0x61135d53c2b0_0;  1 drivers
v0x61135d536ca0_0 .var "ALU_Out", 31 0;
v0x61135d536d80_0 .net "ALU_Sel", 2 0, v0x61135d53b8d0_0;  1 drivers
v0x61135d536e70_0 .net "B", 31 0, v0x61135d53c370_0;  1 drivers
E_0x61135d51b7b0 .event edge, v0x61135d536d80_0, v0x61135d536ba0_0, v0x61135d536e70_0;
S_0x61135d510320 .scope module, "myANDI" "andi" 4 29, 8 1 0, S_0x61135d510e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x61135d537b50_0 .net *"_ivl_1", 0 0, L_0x61135d53de30;  1 drivers
v0x61135d537c50_0 .net *"_ivl_2", 15 0, L_0x61135d53ded0;  1 drivers
v0x61135d537d30_0 .net "immediate", 15 0, L_0x61135d53f330;  alias, 1 drivers
v0x61135d537e00_0 .net "reg_in", 31 0, L_0x61135d53ecd0;  alias, 1 drivers
v0x61135d537ed0_0 .net8 "reg_out", 31 0, RS_0x720d8d0b46a8;  alias, 2 drivers
v0x61135d537fc0_0 .net "sign_extended_value", 31 0, L_0x61135d53e1b0;  1 drivers
L_0x61135d53de30 .part L_0x61135d53f330, 15, 1;
LS_0x61135d53ded0_0_0 .concat [ 1 1 1 1], L_0x61135d53de30, L_0x61135d53de30, L_0x61135d53de30, L_0x61135d53de30;
LS_0x61135d53ded0_0_4 .concat [ 1 1 1 1], L_0x61135d53de30, L_0x61135d53de30, L_0x61135d53de30, L_0x61135d53de30;
LS_0x61135d53ded0_0_8 .concat [ 1 1 1 1], L_0x61135d53de30, L_0x61135d53de30, L_0x61135d53de30, L_0x61135d53de30;
LS_0x61135d53ded0_0_12 .concat [ 1 1 1 1], L_0x61135d53de30, L_0x61135d53de30, L_0x61135d53de30, L_0x61135d53de30;
L_0x61135d53ded0 .concat [ 4 4 4 4], LS_0x61135d53ded0_0_0, LS_0x61135d53ded0_0_4, LS_0x61135d53ded0_0_8, LS_0x61135d53ded0_0_12;
L_0x61135d53e1b0 .concat [ 16 16 0 0], L_0x61135d53f330, L_0x61135d53ded0;
S_0x61135d5370c0 .scope module, "myALU" "alu" 8 6, 7 1 0, S_0x61135d510320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x61135d502010 .param/l "ADD" 0 7 2, C4<000>;
P_0x61135d502050 .param/l "AND" 0 7 4, C4<010>;
P_0x61135d502090 .param/l "MUL" 0 7 3, C4<001>;
P_0x61135d5020d0 .param/l "NOR" 0 7 7, C4<101>;
P_0x61135d502110 .param/l "OR" 0 7 5, C4<011>;
P_0x61135d502150 .param/l "SLL" 0 7 8, C4<110>;
P_0x61135d502190 .param/l "SRL" 0 7 9, C4<111>;
P_0x61135d5021d0 .param/l "XOR" 0 7 6, C4<100>;
v0x61135d5376f0_0 .net "A", 31 0, L_0x61135d53ecd0;  alias, 1 drivers
v0x61135d5377f0_0 .var "ALU_Out", 31 0;
L_0x720d8d06b018 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x61135d5378d0_0 .net "ALU_Sel", 2 0, L_0x720d8d06b018;  1 drivers
v0x61135d5379c0_0 .net "B", 31 0, L_0x61135d53e1b0;  alias, 1 drivers
E_0x61135d51b770 .event edge, v0x61135d5378d0_0, v0x61135d5376f0_0, v0x61135d5379c0_0;
S_0x61135d5380f0 .scope module, "myClock" "clock" 4 17, 3 2 0, S_0x61135d510e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
v0x61135d538340_0 .var "clk", 0 0;
S_0x61135d538460 .scope module, "myORI" "ori" 4 31, 9 1 0, S_0x61135d510e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x61135d539370_0 .net *"_ivl_1", 0 0, L_0x61135d53e730;  1 drivers
v0x61135d539470_0 .net *"_ivl_2", 15 0, L_0x61135d53e7d0;  1 drivers
v0x61135d539550_0 .net "immediate", 15 0, L_0x61135d53f330;  alias, 1 drivers
v0x61135d539640_0 .net "reg_in", 31 0, L_0x61135d53ed40;  alias, 1 drivers
v0x61135d539700_0 .net8 "reg_out", 31 0, RS_0x720d8d0b4978;  alias, 2 drivers
v0x61135d5397f0_0 .net "sign_extended_immediate", 31 0, L_0x61135d53ebe0;  1 drivers
L_0x61135d53e730 .part L_0x61135d53f330, 15, 1;
LS_0x61135d53e7d0_0_0 .concat [ 1 1 1 1], L_0x61135d53e730, L_0x61135d53e730, L_0x61135d53e730, L_0x61135d53e730;
LS_0x61135d53e7d0_0_4 .concat [ 1 1 1 1], L_0x61135d53e730, L_0x61135d53e730, L_0x61135d53e730, L_0x61135d53e730;
LS_0x61135d53e7d0_0_8 .concat [ 1 1 1 1], L_0x61135d53e730, L_0x61135d53e730, L_0x61135d53e730, L_0x61135d53e730;
LS_0x61135d53e7d0_0_12 .concat [ 1 1 1 1], L_0x61135d53e730, L_0x61135d53e730, L_0x61135d53e730, L_0x61135d53e730;
L_0x61135d53e7d0 .concat [ 4 4 4 4], LS_0x61135d53e7d0_0_0, LS_0x61135d53e7d0_0_4, LS_0x61135d53e7d0_0_8, LS_0x61135d53e7d0_0_12;
L_0x61135d53ebe0 .concat [ 16 16 0 0], L_0x61135d53f330, L_0x61135d53e7d0;
S_0x61135d538690 .scope module, "myALU" "alu" 9 6, 7 1 0, S_0x61135d538460;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x61135d538890 .param/l "ADD" 0 7 2, C4<000>;
P_0x61135d5388d0 .param/l "AND" 0 7 4, C4<010>;
P_0x61135d538910 .param/l "MUL" 0 7 3, C4<001>;
P_0x61135d538950 .param/l "NOR" 0 7 7, C4<101>;
P_0x61135d538990 .param/l "OR" 0 7 5, C4<011>;
P_0x61135d5389d0 .param/l "SLL" 0 7 8, C4<110>;
P_0x61135d538a10 .param/l "SRL" 0 7 9, C4<111>;
P_0x61135d538a50 .param/l "XOR" 0 7 6, C4<100>;
v0x61135d538f10_0 .net "A", 31 0, L_0x61135d53ed40;  alias, 1 drivers
v0x61135d539010_0 .var "ALU_Out", 31 0;
L_0x720d8d06b0a8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x61135d5390f0_0 .net "ALU_Sel", 2 0, L_0x720d8d06b0a8;  1 drivers
v0x61135d5391e0_0 .net "B", 31 0, L_0x61135d53ebe0;  alias, 1 drivers
E_0x61135d538eb0 .event edge, v0x61135d5390f0_0, v0x61135d538f10_0, v0x61135d5391e0_0;
S_0x61135d539920 .scope module, "prog_mem" "programMem" 4 22, 10 1 0, S_0x61135d510e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x61135d539cb0_0 .var "instruction", 31 0;
v0x61135d539db0 .array "instructions", 0 31, 31 0;
v0x61135d53a270_0 .net "pc", 31 0, v0x61135d53ccb0_0;  1 drivers
v0x61135d539db0_0 .array/port v0x61135d539db0, 0;
v0x61135d539db0_1 .array/port v0x61135d539db0, 1;
v0x61135d539db0_2 .array/port v0x61135d539db0, 2;
E_0x61135d539b40/0 .event edge, v0x61135d53a270_0, v0x61135d539db0_0, v0x61135d539db0_1, v0x61135d539db0_2;
v0x61135d539db0_3 .array/port v0x61135d539db0, 3;
v0x61135d539db0_4 .array/port v0x61135d539db0, 4;
v0x61135d539db0_5 .array/port v0x61135d539db0, 5;
v0x61135d539db0_6 .array/port v0x61135d539db0, 6;
E_0x61135d539b40/1 .event edge, v0x61135d539db0_3, v0x61135d539db0_4, v0x61135d539db0_5, v0x61135d539db0_6;
v0x61135d539db0_7 .array/port v0x61135d539db0, 7;
v0x61135d539db0_8 .array/port v0x61135d539db0, 8;
v0x61135d539db0_9 .array/port v0x61135d539db0, 9;
v0x61135d539db0_10 .array/port v0x61135d539db0, 10;
E_0x61135d539b40/2 .event edge, v0x61135d539db0_7, v0x61135d539db0_8, v0x61135d539db0_9, v0x61135d539db0_10;
v0x61135d539db0_11 .array/port v0x61135d539db0, 11;
v0x61135d539db0_12 .array/port v0x61135d539db0, 12;
v0x61135d539db0_13 .array/port v0x61135d539db0, 13;
v0x61135d539db0_14 .array/port v0x61135d539db0, 14;
E_0x61135d539b40/3 .event edge, v0x61135d539db0_11, v0x61135d539db0_12, v0x61135d539db0_13, v0x61135d539db0_14;
v0x61135d539db0_15 .array/port v0x61135d539db0, 15;
v0x61135d539db0_16 .array/port v0x61135d539db0, 16;
v0x61135d539db0_17 .array/port v0x61135d539db0, 17;
v0x61135d539db0_18 .array/port v0x61135d539db0, 18;
E_0x61135d539b40/4 .event edge, v0x61135d539db0_15, v0x61135d539db0_16, v0x61135d539db0_17, v0x61135d539db0_18;
v0x61135d539db0_19 .array/port v0x61135d539db0, 19;
v0x61135d539db0_20 .array/port v0x61135d539db0, 20;
v0x61135d539db0_21 .array/port v0x61135d539db0, 21;
v0x61135d539db0_22 .array/port v0x61135d539db0, 22;
E_0x61135d539b40/5 .event edge, v0x61135d539db0_19, v0x61135d539db0_20, v0x61135d539db0_21, v0x61135d539db0_22;
v0x61135d539db0_23 .array/port v0x61135d539db0, 23;
v0x61135d539db0_24 .array/port v0x61135d539db0, 24;
v0x61135d539db0_25 .array/port v0x61135d539db0, 25;
v0x61135d539db0_26 .array/port v0x61135d539db0, 26;
E_0x61135d539b40/6 .event edge, v0x61135d539db0_23, v0x61135d539db0_24, v0x61135d539db0_25, v0x61135d539db0_26;
v0x61135d539db0_27 .array/port v0x61135d539db0, 27;
v0x61135d539db0_28 .array/port v0x61135d539db0, 28;
v0x61135d539db0_29 .array/port v0x61135d539db0, 29;
v0x61135d539db0_30 .array/port v0x61135d539db0, 30;
E_0x61135d539b40/7 .event edge, v0x61135d539db0_27, v0x61135d539db0_28, v0x61135d539db0_29, v0x61135d539db0_30;
v0x61135d539db0_31 .array/port v0x61135d539db0, 31;
E_0x61135d539b40/8 .event edge, v0x61135d539db0_31;
E_0x61135d539b40 .event/or E_0x61135d539b40/0, E_0x61135d539b40/1, E_0x61135d539b40/2, E_0x61135d539b40/3, E_0x61135d539b40/4, E_0x61135d539b40/5, E_0x61135d539b40/6, E_0x61135d539b40/7, E_0x61135d539b40/8;
S_0x61135d53a3c0 .scope module, "regFile" "registerFile" 4 26, 11 1 0, S_0x61135d510e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "readReg1";
    .port_info 1 /INPUT 5 "readReg2";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x61135d53a800_0 .var/i "i", 31 0;
v0x61135d53a900_0 .var "readData1", 31 0;
v0x61135d53a9e0_0 .var "readData2", 31 0;
v0x61135d53aad0_0 .net "readReg1", 4 0, v0x61135d53d030_0;  1 drivers
v0x61135d53abb0_0 .net "readReg2", 4 0, v0x61135d53d100_0;  1 drivers
v0x61135d53ace0 .array "registers", 0 31, 31 0;
v0x61135d53b1a0_0 .net "writeData", 31 0, v0x61135d53d8e0_0;  1 drivers
v0x61135d53b280_0 .net "writeEnable", 0 0, v0x61135d53daa0_0;  1 drivers
v0x61135d53b340_0 .net "writeReg", 4 0, v0x61135d53db70_0;  1 drivers
E_0x61135d53a690/0 .event edge, v0x61135d53b280_0, v0x61135d53b1a0_0, v0x61135d53b340_0, v0x61135d53aad0_0;
v0x61135d53ace0_0 .array/port v0x61135d53ace0, 0;
v0x61135d53ace0_1 .array/port v0x61135d53ace0, 1;
v0x61135d53ace0_2 .array/port v0x61135d53ace0, 2;
v0x61135d53ace0_3 .array/port v0x61135d53ace0, 3;
E_0x61135d53a690/1 .event edge, v0x61135d53ace0_0, v0x61135d53ace0_1, v0x61135d53ace0_2, v0x61135d53ace0_3;
v0x61135d53ace0_4 .array/port v0x61135d53ace0, 4;
v0x61135d53ace0_5 .array/port v0x61135d53ace0, 5;
v0x61135d53ace0_6 .array/port v0x61135d53ace0, 6;
v0x61135d53ace0_7 .array/port v0x61135d53ace0, 7;
E_0x61135d53a690/2 .event edge, v0x61135d53ace0_4, v0x61135d53ace0_5, v0x61135d53ace0_6, v0x61135d53ace0_7;
v0x61135d53ace0_8 .array/port v0x61135d53ace0, 8;
v0x61135d53ace0_9 .array/port v0x61135d53ace0, 9;
v0x61135d53ace0_10 .array/port v0x61135d53ace0, 10;
v0x61135d53ace0_11 .array/port v0x61135d53ace0, 11;
E_0x61135d53a690/3 .event edge, v0x61135d53ace0_8, v0x61135d53ace0_9, v0x61135d53ace0_10, v0x61135d53ace0_11;
v0x61135d53ace0_12 .array/port v0x61135d53ace0, 12;
v0x61135d53ace0_13 .array/port v0x61135d53ace0, 13;
v0x61135d53ace0_14 .array/port v0x61135d53ace0, 14;
v0x61135d53ace0_15 .array/port v0x61135d53ace0, 15;
E_0x61135d53a690/4 .event edge, v0x61135d53ace0_12, v0x61135d53ace0_13, v0x61135d53ace0_14, v0x61135d53ace0_15;
v0x61135d53ace0_16 .array/port v0x61135d53ace0, 16;
v0x61135d53ace0_17 .array/port v0x61135d53ace0, 17;
v0x61135d53ace0_18 .array/port v0x61135d53ace0, 18;
v0x61135d53ace0_19 .array/port v0x61135d53ace0, 19;
E_0x61135d53a690/5 .event edge, v0x61135d53ace0_16, v0x61135d53ace0_17, v0x61135d53ace0_18, v0x61135d53ace0_19;
v0x61135d53ace0_20 .array/port v0x61135d53ace0, 20;
v0x61135d53ace0_21 .array/port v0x61135d53ace0, 21;
v0x61135d53ace0_22 .array/port v0x61135d53ace0, 22;
v0x61135d53ace0_23 .array/port v0x61135d53ace0, 23;
E_0x61135d53a690/6 .event edge, v0x61135d53ace0_20, v0x61135d53ace0_21, v0x61135d53ace0_22, v0x61135d53ace0_23;
v0x61135d53ace0_24 .array/port v0x61135d53ace0, 24;
v0x61135d53ace0_25 .array/port v0x61135d53ace0, 25;
v0x61135d53ace0_26 .array/port v0x61135d53ace0, 26;
v0x61135d53ace0_27 .array/port v0x61135d53ace0, 27;
E_0x61135d53a690/7 .event edge, v0x61135d53ace0_24, v0x61135d53ace0_25, v0x61135d53ace0_26, v0x61135d53ace0_27;
v0x61135d53ace0_28 .array/port v0x61135d53ace0, 28;
v0x61135d53ace0_29 .array/port v0x61135d53ace0, 29;
v0x61135d53ace0_30 .array/port v0x61135d53ace0, 30;
v0x61135d53ace0_31 .array/port v0x61135d53ace0, 31;
E_0x61135d53a690/8 .event edge, v0x61135d53ace0_28, v0x61135d53ace0_29, v0x61135d53ace0_30, v0x61135d53ace0_31;
E_0x61135d53a690/9 .event edge, v0x61135d53abb0_0;
E_0x61135d53a690 .event/or E_0x61135d53a690/0, E_0x61135d53a690/1, E_0x61135d53a690/2, E_0x61135d53a690/3, E_0x61135d53a690/4, E_0x61135d53a690/5, E_0x61135d53a690/6, E_0x61135d53a690/7, E_0x61135d53a690/8, E_0x61135d53a690/9;
    .scope S_0x61135d510a80;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61135d4e7520_0, 0, 1;
T_0.0 ;
    %delay 5000, 0;
    %load/vec4 v0x61135d4e7520_0;
    %inv;
    %store/vec4 v0x61135d4e7520_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x61135d5380f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61135d538340_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x61135d538340_0;
    %inv;
    %store/vec4 v0x61135d538340_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x61135d539920;
T_2 ;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 537526292, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 537985032, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 2921857024, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 2921922568, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 2922053628, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 19419168, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 19421218, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 21727234, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 2366832636, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 36868130, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 35688448, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 2903638016, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61135d539db0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x61135d539920;
T_3 ;
    %wait E_0x61135d539b40;
    %ix/getv 4, v0x61135d53a270_0;
    %load/vec4a v0x61135d539db0, 4;
    %store/vec4 v0x61135d539cb0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x61135d5111e0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61135d4e76a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x61135d4e76a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x61135d4e76a0_0;
    %store/vec4a v0x61135d4e7220, 4, 0;
    %load/vec4 v0x61135d4e76a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61135d4e76a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x61135d5111e0;
T_5 ;
    %wait E_0x61135d4eb260;
    %load/vec4 v0x61135d4e73a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x61135d4e7220, 4;
    %assign/vec4 v0x61135d4ce040_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x61135d5111e0;
T_6 ;
    %wait E_0x61135d4eab20;
    %load/vec4 v0x61135d5356e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x61135d4cc9d0_0;
    %load/vec4 v0x61135d4e73a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61135d4e7220, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x61135d53a3c0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61135d53a800_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x61135d53a800_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x61135d53a800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61135d53ace0, 0, 4;
    %load/vec4 v0x61135d53a800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61135d53a800_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x61135d53a3c0;
T_8 ;
    %wait E_0x61135d53a690;
    %load/vec4 v0x61135d53b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x61135d53b1a0_0;
    %load/vec4 v0x61135d53b340_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61135d53ace0, 0, 4;
T_8.0 ;
    %load/vec4 v0x61135d53aad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x61135d53ace0, 4;
    %store/vec4 v0x61135d53a900_0, 0, 32;
    %load/vec4 v0x61135d53abb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x61135d53ace0, 4;
    %store/vec4 v0x61135d53a9e0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x61135d512190;
T_9 ;
    %wait E_0x61135d51b7b0;
    %load/vec4 v0x61135d536d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61135d536ca0_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x61135d536ba0_0;
    %load/vec4 v0x61135d536e70_0;
    %add;
    %store/vec4 v0x61135d536ca0_0, 0, 32;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x61135d536ba0_0;
    %load/vec4 v0x61135d536e70_0;
    %mul;
    %store/vec4 v0x61135d536ca0_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x61135d536ba0_0;
    %load/vec4 v0x61135d536e70_0;
    %and;
    %store/vec4 v0x61135d536ca0_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x61135d536ba0_0;
    %load/vec4 v0x61135d536e70_0;
    %or;
    %store/vec4 v0x61135d536ca0_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x61135d536ba0_0;
    %load/vec4 v0x61135d536e70_0;
    %xor;
    %store/vec4 v0x61135d536ca0_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x61135d536ba0_0;
    %load/vec4 v0x61135d536e70_0;
    %or;
    %inv;
    %store/vec4 v0x61135d536ca0_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x61135d536ba0_0;
    %ix/getv 4, v0x61135d536e70_0;
    %shiftl 4;
    %store/vec4 v0x61135d536ca0_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x61135d536ba0_0;
    %ix/getv 4, v0x61135d536e70_0;
    %shiftr 4;
    %store/vec4 v0x61135d536ca0_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x61135d5370c0;
T_10 ;
    %wait E_0x61135d51b770;
    %load/vec4 v0x61135d5378d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61135d5377f0_0, 0, 32;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x61135d5376f0_0;
    %load/vec4 v0x61135d5379c0_0;
    %add;
    %store/vec4 v0x61135d5377f0_0, 0, 32;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x61135d5376f0_0;
    %load/vec4 v0x61135d5379c0_0;
    %mul;
    %store/vec4 v0x61135d5377f0_0, 0, 32;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x61135d5376f0_0;
    %load/vec4 v0x61135d5379c0_0;
    %and;
    %store/vec4 v0x61135d5377f0_0, 0, 32;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x61135d5376f0_0;
    %load/vec4 v0x61135d5379c0_0;
    %or;
    %store/vec4 v0x61135d5377f0_0, 0, 32;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x61135d5376f0_0;
    %load/vec4 v0x61135d5379c0_0;
    %xor;
    %store/vec4 v0x61135d5377f0_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x61135d5376f0_0;
    %load/vec4 v0x61135d5379c0_0;
    %or;
    %inv;
    %store/vec4 v0x61135d5377f0_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x61135d5376f0_0;
    %ix/getv 4, v0x61135d5379c0_0;
    %shiftl 4;
    %store/vec4 v0x61135d5377f0_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x61135d5376f0_0;
    %ix/getv 4, v0x61135d5379c0_0;
    %shiftr 4;
    %store/vec4 v0x61135d5377f0_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x61135d511e70;
T_11 ;
    %wait E_0x61135d4b3bf0;
    %load/vec4 v0x61135d535f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61135d535e80_0, 0, 32;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0x61135d535d80_0;
    %load/vec4 v0x61135d536020_0;
    %add;
    %store/vec4 v0x61135d535e80_0, 0, 32;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0x61135d535d80_0;
    %load/vec4 v0x61135d536020_0;
    %mul;
    %store/vec4 v0x61135d535e80_0, 0, 32;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x61135d535d80_0;
    %load/vec4 v0x61135d536020_0;
    %and;
    %store/vec4 v0x61135d535e80_0, 0, 32;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x61135d535d80_0;
    %load/vec4 v0x61135d536020_0;
    %or;
    %store/vec4 v0x61135d535e80_0, 0, 32;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x61135d535d80_0;
    %load/vec4 v0x61135d536020_0;
    %xor;
    %store/vec4 v0x61135d535e80_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x61135d535d80_0;
    %load/vec4 v0x61135d536020_0;
    %or;
    %inv;
    %store/vec4 v0x61135d535e80_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x61135d535d80_0;
    %ix/getv 4, v0x61135d536020_0;
    %shiftl 4;
    %store/vec4 v0x61135d535e80_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x61135d535d80_0;
    %ix/getv 4, v0x61135d536020_0;
    %shiftr 4;
    %store/vec4 v0x61135d535e80_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x61135d538690;
T_12 ;
    %wait E_0x61135d538eb0;
    %load/vec4 v0x61135d5390f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61135d539010_0, 0, 32;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v0x61135d538f10_0;
    %load/vec4 v0x61135d5391e0_0;
    %add;
    %store/vec4 v0x61135d539010_0, 0, 32;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v0x61135d538f10_0;
    %load/vec4 v0x61135d5391e0_0;
    %mul;
    %store/vec4 v0x61135d539010_0, 0, 32;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0x61135d538f10_0;
    %load/vec4 v0x61135d5391e0_0;
    %and;
    %store/vec4 v0x61135d539010_0, 0, 32;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x61135d538f10_0;
    %load/vec4 v0x61135d5391e0_0;
    %or;
    %store/vec4 v0x61135d539010_0, 0, 32;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x61135d538f10_0;
    %load/vec4 v0x61135d5391e0_0;
    %xor;
    %store/vec4 v0x61135d539010_0, 0, 32;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x61135d538f10_0;
    %load/vec4 v0x61135d5391e0_0;
    %or;
    %inv;
    %store/vec4 v0x61135d539010_0, 0, 32;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x61135d538f10_0;
    %ix/getv 4, v0x61135d5391e0_0;
    %shiftl 4;
    %store/vec4 v0x61135d539010_0, 0, 32;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x61135d538f10_0;
    %ix/getv 4, v0x61135d5391e0_0;
    %shiftr 4;
    %store/vec4 v0x61135d539010_0, 0, 32;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x61135d510e30;
T_13 ;
    %load/vec4 v0x61135d53c800_0;
    %store/vec4 v0x61135d53ccb0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x61135d510e30;
T_14 ;
    %wait E_0x61135d4ea6a0;
    %load/vec4 v0x61135d53ccb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61135d53ccb0_0, 0, 32;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x61135d53cbf0_0, 0, 6;
    %load/vec4 v0x61135d53cbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %vpi_call 4 203 "$finish" {0 0 0};
    %jmp T_14.11;
T_14.0 ;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61135d53d740_0, 0, 5;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61135d53d800_0, 0, 5;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x61135d53cda0_0, 0, 5;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x61135d53c680_0, 0, 6;
    %load/vec4 v0x61135d53d740_0;
    %store/vec4 v0x61135d53d030_0, 0, 5;
    %load/vec4 v0x61135d53d800_0;
    %store/vec4 v0x61135d53d100_0, 0, 5;
    %load/vec4 v0x61135d53d3e0_0;
    %store/vec4 v0x61135d53c2b0_0, 0, 32;
    %load/vec4 v0x61135d53d590_0;
    %store/vec4 v0x61135d53c370_0, 0, 32;
    %load/vec4 v0x61135d53cda0_0;
    %store/vec4 v0x61135d53db70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %load/vec4 v0x61135d53c680_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %jmp T_14.21;
T_14.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61135d53b8d0_0, 0, 3;
    %jmp T_14.21;
T_14.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61135d53b8d0_0, 0, 3;
    %jmp T_14.21;
T_14.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x61135d53b8d0_0, 0, 3;
    %jmp T_14.21;
T_14.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x61135d53b8d0_0, 0, 3;
    %jmp T_14.21;
T_14.16 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x61135d53b8d0_0, 0, 3;
    %jmp T_14.21;
T_14.17 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x61135d53b8d0_0, 0, 3;
    %jmp T_14.21;
T_14.18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x61135d53b8d0_0, 0, 3;
    %jmp T_14.21;
T_14.19 ;
    %load/vec4 v0x61135d53d3e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x61135d53ccb0_0, 0, 32;
    %jmp T_14.21;
T_14.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %load/vec4 v0x61135d53c2b0_0;
    %load/vec4 v0x61135d53c370_0;
    %cmp/u;
    %jmp/0xz  T_14.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61135d53d8e0_0, 0, 32;
    %jmp T_14.23;
T_14.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61135d53d8e0_0, 0, 32;
T_14.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %jmp T_14.21;
T_14.21 ;
    %pop/vec4 1;
    %load/vec4 v0x61135d53b9e0_0;
    %store/vec4 v0x61135d53d8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %jmp T_14.11;
T_14.1 ;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61135d53d740_0, 0, 5;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61135d53d800_0, 0, 5;
    %load/vec4 v0x61135d53d740_0;
    %store/vec4 v0x61135d53d030_0, 0, 5;
    %load/vec4 v0x61135d53d800_0;
    %store/vec4 v0x61135d53db70_0, 0, 5;
    %load/vec4 v0x61135d53d3e0_0;
    %store/vec4 v0x61135d53b540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %load/vec4 v0x61135d53b700_0;
    %store/vec4 v0x61135d53d8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %jmp T_14.11;
T_14.2 ;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61135d53d740_0, 0, 5;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61135d53d800_0, 0, 5;
    %load/vec4 v0x61135d53c520_0;
    %store/vec4 v0x61135d53d030_0, 0, 5;
    %load/vec4 v0x61135d53d800_0;
    %store/vec4 v0x61135d53d100_0, 0, 5;
    %load/vec4 v0x61135d53d3e0_0;
    %store/vec4 v0x61135d53b540_0, 0, 32;
    %load/vec4 v0x61135d53b700_0;
    %store/vec4 v0x61135d53ca80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61135d53d9d0_0, 0, 1;
    %load/vec4 v0x61135d53d590_0;
    %store/vec4 v0x61135d53cb20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61135d53d9d0_0, 0, 1;
    %jmp T_14.11;
T_14.3 ;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61135d53c520_0, 0, 5;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61135d53d800_0, 0, 5;
    %load/vec4 v0x61135d53c520_0;
    %store/vec4 v0x61135d53d030_0, 0, 5;
    %load/vec4 v0x61135d53d3e0_0;
    %store/vec4 v0x61135d53b540_0, 0, 32;
    %load/vec4 v0x61135d53b700_0;
    %store/vec4 v0x61135d53ca80_0, 0, 32;
    %load/vec4 v0x61135d53d800_0;
    %store/vec4 v0x61135d53db70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %load/vec4 v0x61135d53ce60_0;
    %store/vec4 v0x61135d53d8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %jmp T_14.11;
T_14.4 ;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61135d53d740_0, 0, 5;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61135d53d800_0, 0, 5;
    %load/vec4 v0x61135d53d740_0;
    %store/vec4 v0x61135d53d030_0, 0, 5;
    %load/vec4 v0x61135d53d3e0_0;
    %store/vec4 v0x61135d53bb60_0, 0, 32;
    %load/vec4 v0x61135d53d800_0;
    %store/vec4 v0x61135d53db70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %jmp T_14.11;
T_14.5 ;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61135d53d740_0, 0, 5;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61135d53d800_0, 0, 5;
    %load/vec4 v0x61135d53d740_0;
    %store/vec4 v0x61135d53d030_0, 0, 5;
    %load/vec4 v0x61135d53d800_0;
    %store/vec4 v0x61135d53db70_0, 0, 5;
    %load/vec4 v0x61135d53d3e0_0;
    %store/vec4 v0x61135d53bed0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v0x61135d53ccb0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 32;
    %store/vec4 v0x61135d53ccb0_0, 0, 32;
    %jmp T_14.11;
T_14.7 ;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61135d53d740_0, 0, 5;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61135d53d800_0, 0, 5;
    %load/vec4 v0x61135d53d740_0;
    %store/vec4 v0x61135d53d030_0, 0, 5;
    %load/vec4 v0x61135d53d800_0;
    %store/vec4 v0x61135d53d100_0, 0, 5;
    %load/vec4 v0x61135d53d3e0_0;
    %load/vec4 v0x61135d53d590_0;
    %cmp/e;
    %jmp/0xz  T_14.24, 4;
    %load/vec4 v0x61135d53ccb0_0;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x61135d53ccb0_0, 0, 32;
T_14.24 ;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61135d53d740_0, 0, 5;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61135d53d800_0, 0, 5;
    %load/vec4 v0x61135d53d740_0;
    %store/vec4 v0x61135d53d030_0, 0, 5;
    %load/vec4 v0x61135d53d800_0;
    %store/vec4 v0x61135d53d100_0, 0, 5;
    %load/vec4 v0x61135d53d3e0_0;
    %load/vec4 v0x61135d53d590_0;
    %cmp/ne;
    %jmp/0xz  T_14.26, 4;
    %load/vec4 v0x61135d53ccb0_0;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x61135d53ccb0_0, 0, 32;
T_14.26 ;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x61135d53db70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %load/vec4 v0x61135d53ccb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61135d53d8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61135d53daa0_0, 0, 1;
    %load/vec4 v0x61135d53ccb0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x61135d53c8e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 32;
    %store/vec4 v0x61135d53ccb0_0, 0, 32;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x61135d5106d0;
T_15 ;
    %vpi_call 2 6 "$dumpfile", "hw2.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61135d5106d0 {0 0 0};
    %delay 5001000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "clock.v";
    "processor.v";
    "memoryFile.v";
    "addi.v";
    "alu.v";
    "andi.v";
    "ori.v";
    "programMem.v";
    "registerFile.v";
