0.6
2017.4
Dec 15 2017
20:57:24
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd,1550509026,vhdl,,,,main_tb,,,,,,,,
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/clk_generator/clk_generator_sim_netlist.vhdl,1550505698,vhdl,,,,clk_generator;clk_generator_clk_generator_clk_wiz,,,,,,,,
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/ram_memory/ram_memory_sim_netlist.vhdl,1549902014,vhdl,,,,\ram_memory_blk_mem_gen_prim_width__parameterized0\;\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\;ram_memory;ram_memory_blk_mem_gen_generic_cstr;ram_memory_blk_mem_gen_prim_width;ram_memory_blk_mem_gen_prim_wrapper;ram_memory_blk_mem_gen_top;ram_memory_blk_mem_gen_v8_4_1;ram_memory_blk_mem_gen_v8_4_1_synth,,,,,,,,
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd,1550509282,vhdl,,,,master_controller,,,,,,,,
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd,1550501781,vhdl,,,,memo_controller,,,,,,,,
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/project_trunk.vhd,1550501781,vhdl,/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd,,,project_trunk,,,,,,,,
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd,1550510246,vhdl,,,,sampling,,,,,,,,
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd,1549903480,vhdl,,,,shift_register,,,,,,,,
