Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc5vlx50t-2-ff1136

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "dac.v" in library work
Compiling verilog file "main.v" in library work
Module <dac> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <dac> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <dac> in library <work>.
Module <dac> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dac>.
    Related source file is "dac.v".
    Found 8-bit up counter for signal <counter>.
    Found 8-bit comparator greatequal for signal <din$cmp_ge0000> created at line 54.
    Found 8-bit comparator greater for signal <din$cmp_gt0000> created at line 54.
    Found 8-bit comparator lessequal for signal <sync$cmp_le0000> created at line 56.
    Found 1-bit register for signal <trigger_buf>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <dac> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:1781 - Signal <value> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <header3> is used but never assigned. This sourceless signal will be automatically connected to value 00010110.
WARNING:Xst:1780 - Signal <header2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 64x16-bit ROM for signal <$COND_1>.
    Found 16-bit up counter for signal <clk_counter>.
    Found 32-bit up accumulator for signal <i>.
    Found 33-bit comparator greatequal for signal <i$cmp_ge0000> created at line 130.
    Found 1-bit register for signal <inner_clk>.
    Found 16-bit up counter for signal <inner_clk_counter>.
    Found 32-bit up accumulator for signal <j>.
    Found 33-bit comparator greatequal for signal <j$cmp_ge0000> created at line 133.
    Found 32-bit up accumulator for signal <k>.
    Found 33-bit comparator greatequal for signal <k$cmp_ge0000> created at line 136.
    Found 32-bit up accumulator for signal <l>.
    Found 33-bit comparator greatequal for signal <l$cmp_ge0000> created at line 139.
    Found 1-bit register for signal <trigger>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   4 Accumulator(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x16-bit ROM                                         : 1
# Counters                                             : 3
 16-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Accumulators                                         : 4
 32-bit up accumulator                                 : 4
# Registers                                            : 3
 1-bit register                                        : 3
# Comparators                                          : 7
 33-bit comparator greatequal                          : 4
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x16-bit ROM                                         : 1
# Counters                                             : 3
 16-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 4
 33-bit comparator greatequal                          : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <dac> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 301
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 66
#      LUT2                        : 36
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT5                        : 12
#      LUT6                        : 29
#      MUXCY                       : 75
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 75
#      FD                          : 34
#      FDE                         : 1
#      FDR                         : 40
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:              75  out of  28800     0%  
 Number of Slice LUTs:                  152  out of  28800     0%  
    Number used as Logic:               152  out of  28800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    153
   Number with an unused Flip Flop:      78  out of    153    50%  
   Number with an unused LUT:             1  out of    153     0%  
   Number of fully used LUT-FF pairs:    74  out of    153    48%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    480     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 17    |
trigger1                           | BUFG                   | 32    |
inner_clk1                         | BUFG                   | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.789ns (Maximum Frequency: 358.558MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.884ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.532ns (frequency: 394.968MHz)
  Total number of paths / destination ports: 409 / 18
-------------------------------------------------------------------------
Delay:               2.532ns (Levels of Logic = 3)
  Source:            inner_clk_counter_11 (FF)
  Destination:       inner_clk_counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: inner_clk_counter_11 to inner_clk_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.396   0.905  inner_clk_counter_11 (inner_clk_counter_11)
     LUT6:I0->O            1   0.086   0.487  inner_clk_counter_cmp_eq0000106_SW0 (N01)
     LUT6:I4->O           17   0.086   0.486  inner_clk_counter_cmp_eq0000106 (inner_clk_counter_cmp_eq0000)
     LUT2:I1->O            1   0.086   0.000  inner_clk_counter_0_rstpot (inner_clk_counter_0_rstpot)
     FD:D                     -0.022          inner_clk_counter_0
    ----------------------------------------
    Total                      2.532ns (0.654ns logic, 1.878ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'trigger1'
  Clock period: 2.789ns (frequency: 358.558MHz)
  Total number of paths / destination ports: 2384 / 64
-------------------------------------------------------------------------
Delay:               2.789ns (Levels of Logic = 8)
  Source:            i_0 (FF)
  Destination:       i_0 (FF)
  Source Clock:      trigger1 rising
  Destination Clock: trigger1 rising

  Data Path: i_0 to i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.396   0.898  i_0 (i_0)
     LUT5:I0->O            1   0.086   0.000  Mcompar_i_cmp_ge0000_lut<0> (Mcompar_i_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  Mcompar_i_cmp_ge0000_cy<0> (Mcompar_i_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_i_cmp_ge0000_cy<1> (Mcompar_i_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_i_cmp_ge0000_cy<2> (Mcompar_i_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_i_cmp_ge0000_cy<3> (Mcompar_i_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_i_cmp_ge0000_cy<4> (Mcompar_i_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_i_cmp_ge0000_cy<5> (Mcompar_i_cmp_ge0000_cy<5>)
     MUXCY:CI->O          32   0.129   0.394  Mcompar_i_cmp_ge0000_cy<6> (i_cmp_ge0000)
     FDR:R                     0.468          i_0
    ----------------------------------------
    Total                      2.789ns (1.498ns logic, 1.291ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inner_clk1'
  Clock period: 2.531ns (frequency: 395.101MHz)
  Total number of paths / destination ports: 462 / 34
-------------------------------------------------------------------------
Delay:               2.531ns (Levels of Logic = 3)
  Source:            clk_counter_15 (FF)
  Destination:       clk_counter_0 (FF)
  Source Clock:      inner_clk1 rising
  Destination Clock: inner_clk1 rising

  Data Path: clk_counter_15 to clk_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.396   0.905  clk_counter_15 (clk_counter_15)
     LUT6:I0->O            2   0.086   0.491  clk_counter_cmp_eq0000100_SW0 (N2)
     LUT6:I4->O           16   0.086   0.481  clk_counter_cmp_eq0000100 (clk_counter_cmp_eq0000)
     LUT2:I1->O            1   0.086   0.000  clk_counter_0_rstpot (clk_counter_0_rstpot)
     FD:D                     -0.022          clk_counter_0
    ----------------------------------------
    Total                      2.531ns (0.654ns logic, 1.877ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.830ns (Levels of Logic = 1)
  Source:            inner_clk (FF)
  Destination:       clk_out (PAD)
  Source Clock:      clk rising

  Data Path: inner_clk to clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.396   0.290  inner_clk (inner_clk1)
     OBUF:I->O                 2.144          clk_out_OBUF (clk_out)
    ----------------------------------------
    Total                      2.830ns (2.540ns logic, 0.290ns route)
                                       (89.8% logic, 10.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inner_clk1'
  Total number of paths / destination ports: 26 / 2
-------------------------------------------------------------------------
Offset:              5.080ns (Levels of Logic = 4)
  Source:            d3/counter_1 (FF)
  Destination:       din (PAD)
  Source Clock:      inner_clk1 rising

  Data Path: d3/counter_1 to din
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.396   0.924  d3/counter_1 (d3/counter_1)
     LUT6:I0->O            1   0.086   0.662  d3/din254 (d3/din254)
     LUT5:I1->O            1   0.086   0.412  d3/din357 (d3/din357)
     LUT6:I5->O            1   0.086   0.286  d3/din366 (din_OBUF)
     OBUF:I->O                 2.144          din_OBUF (din)
    ----------------------------------------
    Total                      5.080ns (2.798ns logic, 2.282ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'trigger1'
  Total number of paths / destination ports: 96 / 1
-------------------------------------------------------------------------
Offset:              5.884ns (Levels of Logic = 5)
  Source:            i_5 (FF)
  Destination:       din (PAD)
  Source Clock:      trigger1 rising

  Data Path: i_5 to din
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.396   0.980  i_5 (i_5)
     LUT6:I0->O            1   0.086   0.662  Mrom__COND_1131 (_COND_1<13>)
     LUT6:I2->O            1   0.086   0.662  d3/din254 (d3/din254)
     LUT5:I1->O            1   0.086   0.412  d3/din357 (d3/din357)
     LUT6:I5->O            1   0.086   0.286  d3/din366 (din_OBUF)
     OBUF:I->O                 2.144          din_OBUF (din)
    ----------------------------------------
    Total                      5.884ns (2.884ns logic, 3.000ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.95 secs
 
--> 

Total memory usage is 339384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

