<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 3.3 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.45 seconds; current allocated memory: 340.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../compute.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../decode.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../disassemble.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../emulate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../execute.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../fetch.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../immediate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../issue.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../mem.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../mem_access.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../multicycle_pipeline_ip.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../print.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../type.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../wb.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 32.68 seconds. CPU system time: 7.27 seconds. Elapsed time: 40 seconds; current allocated memory: 342.156 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 9,729 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 881 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 695 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 676 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 676 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,190 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,042 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,042 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,042 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 887 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 887 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 885 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 885 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 885 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 918 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 901 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-415]" key="HLS 214-415" tag="" content="Performing recursive inline in function &apos;multicycle_pipeline_ip&apos; (../../multicycle_pipeline_ip.cpp:60:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;1&gt;, ap_uint&lt;5&gt;, int, int*) (.178)&apos; into &apos;write_back(from_m_to_w_s, int*, ap_uint&lt;1&gt;*) (.177)&apos; (../../wb.cpp:24:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mem_store(int*, ap_uint&lt;18&gt;, int, ap_uint&lt;2&gt;) (.153)&apos; into &apos;stage_job(ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;18&gt;, ap_uint&lt;3&gt;, int*, int*) (.152)&apos; (../../mem_access.cpp:20:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mem_load(int*, ap_uint&lt;18&gt;, ap_uint&lt;3&gt;) (.168)&apos; into &apos;stage_job(ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;18&gt;, ap_uint&lt;3&gt;, int*, int*) (.152)&apos; (../../mem_access.cpp:18:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_w(ap_uint&lt;5&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, int, from_m_to_w_s*) (.151)&apos; into &apos;mem_access(from_e_to_m_s, int*, from_m_to_w_s*) (.150)&apos; (../../mem_access.cpp:61:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;18&gt;, ap_uint&lt;3&gt;, int*, int*) (.152)&apos; into &apos;mem_access(from_e_to_m_s, int*, from_m_to_w_s*) (.150)&apos; (../../mem_access.cpp:52:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_branch_result(int, int, ap_uint&lt;3&gt;) (.149)&apos; into &apos;compute(ap_uint&lt;15&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;15&gt;*) (.131)&apos; (../../execute.cpp:19:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_next_pc(ap_uint&lt;15&gt;, decoded_instruction_s, int) (.132)&apos; into &apos;compute(ap_uint&lt;15&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;15&gt;*) (.131)&apos; (../../execute.cpp:22:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_result(int, ap_uint&lt;15&gt;, decoded_instruction_s) (.138)&apos; into &apos;compute(ap_uint&lt;15&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;15&gt;*) (.131)&apos; (../../execute.cpp:21:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute_op_result(int, int, decoded_instruction_s) (.142)&apos; into &apos;compute(ap_uint&lt;15&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;15&gt;*) (.131)&apos; (../../execute.cpp:20:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_m(decoded_instruction_s, int, int, ap_uint&lt;15&gt;, int, ap_uint&lt;15&gt;, from_e_to_m_s*) (.125)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.122)&apos; (../../execute.cpp:105:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_f(ap_uint&lt;15&gt;, from_e_to_f_s*) (.129)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.122)&apos; (../../execute.cpp:104:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;15&gt;, decoded_instruction_s, ap_uint&lt;1&gt;, ap_uint&lt;15&gt;, ap_uint&lt;15&gt;*) (.130)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.122)&apos; (../../execute.cpp:94:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;compute(ap_uint&lt;15&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;15&gt;*) (.131)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.122)&apos; (../../execute.cpp:91:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_e(ap_uint&lt;15&gt;, decoded_instruction_s, int, int, from_i_to_e_s*) (.119)&apos; into &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*) (.115)&apos; (../../issue.cpp:76:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(decoded_instruction_s, int*, int*, int*) (.120)&apos; into &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*) (.115)&apos; (../../issue.cpp:69:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;save_input_from_d(from_d_to_i_s, i_safe_s*) (.121)&apos; into &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*) (.115)&apos; (../../issue.cpp:57:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_11(ap_uint&lt;3&gt;) (.95)&apos; into &apos;type(ap_uint&lt;5&gt;) (.91)&apos; (../../type.cpp:62:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_10(ap_uint&lt;3&gt;) (.96)&apos; into &apos;type(ap_uint&lt;5&gt;) (.91)&apos; (../../type.cpp:61:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_01(ap_uint&lt;3&gt;) (.97)&apos; into &apos;type(ap_uint&lt;5&gt;) (.91)&apos; (../../type.cpp:60:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type_00(ap_uint&lt;3&gt;) (.98)&apos; into &apos;type(ap_uint&lt;5&gt;) (.91)&apos; (../../type.cpp:59:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;type(ap_uint&lt;5&gt;) (.91)&apos; into &apos;decode_instruction(unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*) (.88)&apos; (../../decode.cpp:52:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;j_immediate(decoded_immediate_s) (.48)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.46)&apos; (../../decode.cpp:73:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;u_immediate(decoded_immediate_s) (.59)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.46)&apos; (../../decode.cpp:72:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;b_immediate(decoded_immediate_s) (.62)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.46)&apos; (../../decode.cpp:71:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;s_immediate(decoded_immediate_s) (.74)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.46)&apos; (../../decode.cpp:70:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;i_immediate(decoded_immediate_s) (.75)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.46)&apos; (../../decode.cpp:69:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode_instruction(unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*) (.88)&apos; into &apos;stage_job(ap_uint&lt;15&gt;, unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*, ap_uint&lt;15&gt;*) (.32)&apos; (../../decode.cpp:85:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode_immediate(unsigned int, decoded_instruction_s*) (.46)&apos; into &apos;stage_job(ap_uint&lt;15&gt;, unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*, ap_uint&lt;15&gt;*) (.32)&apos; (../../decode.cpp:87:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_i(ap_uint&lt;15&gt;, decoded_instruction_s, from_d_to_i_s*) (.30)&apos; into &apos;decode(from_f_to_d_s, ap_uint&lt;1&gt;, from_d_to_f_s*, from_d_to_i_s*) (.29)&apos; (../../decode.cpp:130:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_f(ap_uint&lt;15&gt;, from_d_to_f_s*) (.31)&apos; into &apos;decode(from_f_to_d_s, ap_uint&lt;1&gt;, from_d_to_f_s*, from_d_to_i_s*) (.29)&apos; (../../decode.cpp:129:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;15&gt;, unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*, ap_uint&lt;15&gt;*) (.32)&apos; into &apos;decode(from_f_to_d_s, ap_uint&lt;1&gt;, from_d_to_f_s*, from_d_to_i_s*) (.29)&apos; (../../decode.cpp:120:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode_control(unsigned int, decoded_control_s*) (.22)&apos; into &apos;stage_job(ap_uint&lt;15&gt;, unsigned int*, unsigned int*, decoded_control_s*) (.21)&apos; (../../fetch.cpp:23:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_d(ap_uint&lt;15&gt;, unsigned int, decoded_control_s, from_f_to_d_s*) (.7)&apos; into &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.2)&apos; (../../fetch.cpp:73:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_output_to_f(ap_uint&lt;15&gt;, from_f_to_f_s*) (.8)&apos; into &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.2)&apos; (../../fetch.cpp:72:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;15&gt;, unsigned int*, unsigned int*, decoded_control_s*) (.21)&apos; into &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.2)&apos; (../../fetch.cpp:64:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;init_reg_file(int*, ap_uint&lt;1&gt;*) (.181)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:77:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.2)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:113:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decode(from_f_to_d_s, ap_uint&lt;1&gt;, from_d_to_f_s*, from_d_to_i_s*) (.29)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:112:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*) (.115)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:111:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.122)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:104:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mem_access(from_e_to_m_s, int*, from_m_to_w_s*) (.150)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:103:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;write_back(from_m_to_w_s, int*, ap_uint&lt;1&gt;*) (.177)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:102:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;running_cond_update(from_m_to_w_s, ap_uint&lt;1&gt;*) (.179)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:101:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;statistic_update(from_i_to_e_s, counter_s) (.180)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (../../multicycle_pipeline_ip.cpp:100:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;reg_file&apos;: Complete partitioning on dimension 1. (../../multicycle_pipeline_ip.cpp:61:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;is_reg_computed&apos;: Complete partitioning on dimension 1. (../../multicycle_pipeline_ip.cpp:63:8)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:23:10)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:24:10)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:17:21)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:83:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:66:7)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-358]" key="HLS 214-358" tag="" content="Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:63:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_27_1&gt; at ../../multicycle_pipeline_ip.cpp:27:20" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.63 seconds; current allocated memory: 344.266 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 344.266 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.285 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 349.383 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../multicycle_pipeline_ip.cpp:26:16) to (../../multicycle_pipeline_ip.cpp:27:20) in function &apos;multicycle_pipeline_ip&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../multicycle_pipeline_ip.cpp:74:17) to (../../issue.cpp:60:7) in function &apos;multicycle_pipeline_ip&apos;... converting 31 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../mem.cpp:6:11) to (../../mem.cpp:43:3) in function &apos;multicycle_pipeline_ip&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../issue.cpp:62:30) to (../../issue.cpp:68:9) in function &apos;multicycle_pipeline_ip&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../decode.cpp:78:18) to (../../decode.cpp:66:3) in function &apos;multicycle_pipeline_ip&apos;... converting 17 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../../multicycle_pipeline_ip.cpp:68:17) to (../../fetch.cpp:79:3) in function &apos;multicycle_pipeline_ip&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;multicycle_pipeline_ip&apos; (../../decode.cpp:4:5)...4 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 377.953 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 380.477 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;multicycle_pipeline_ip&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multicycle_pipeline_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_91_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop &apos;VITIS_LOOP_91_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (21.524 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;multicycle_pipeline_ip&apos; consists of the following:
	&apos;load&apos; operation 5 bit (&apos;m_to_w.rd&apos;) on local variable &apos;rd&apos;, ../../wb.cpp:14-&gt;../../wb.cpp:24-&gt;../../multicycle_pipeline_ip.cpp:102 [231]  (0.000 ns)
	multiplexor before &apos;phi&apos; operation 1 bit (&apos;is_reg_computed&apos;) [361]  (1.588 ns)
	&apos;phi&apos; operation 1 bit (&apos;is_reg_computed&apos;) [361]  (0.000 ns)
	&apos;sparsemux&apos; operation 1 bit (&apos;tmp&apos;, ../../issue.cpp:63-&gt;../../multicycle_pipeline_ip.cpp:111) [715]  (3.205 ns)
	&apos;and&apos; operation 1 bit (&apos;is_locked_1&apos;, ../../issue.cpp:56-&gt;../../multicycle_pipeline_ip.cpp:111) [716]  (0.000 ns)
	&apos;or&apos; operation 1 bit (&apos;i_wait&apos;, ../../issue.cpp:67-&gt;../../multicycle_pipeline_ip.cpp:111) [719]  (0.978 ns)
	&apos;store&apos; operation 0 bit (&apos;i_wait_write_ln69&apos;, ../../multicycle_pipeline_ip.cpp:69) of constant 0 on local variable &apos;i_wait&apos;, ../../multicycle_pipeline_ip.cpp:69 [802]  (1.588 ns)
	&apos;load&apos; operation 1 bit (&apos;i_wait&apos;, ../../issue.cpp:86-&gt;../../multicycle_pipeline_ip.cpp:111) on local variable &apos;i_wait&apos;, ../../multicycle_pipeline_ip.cpp:69 [1488]  (0.000 ns)
	multiplexor before &apos;phi&apos; operation 3 bit (&apos;d_i.type&apos;) [1558]  (2.184 ns)
	&apos;phi&apos; operation 3 bit (&apos;d_i.type&apos;) [1558]  (0.000 ns)
	multiplexor before &apos;phi&apos; operation 20 bit (&apos;d_i.imm&apos;) with incoming values : (&apos;sext_ln71&apos;, ../../decode.cpp:71-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;sext_ln70&apos;, ../../decode.cpp:70-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;sext_ln69&apos;, ../../decode.cpp:69-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;d_i.imm&apos;, ../../immediate.cpp:24-&gt;../../decode.cpp:72-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;d_i.imm&apos;, ../../immediate.cpp:31-&gt;../../decode.cpp:73-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) [1586]  (2.065 ns)
	multiplexor before &apos;phi&apos; operation 20 bit (&apos;d_i.imm&apos;) with incoming values : (&apos;sext_ln71&apos;, ../../decode.cpp:71-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;sext_ln70&apos;, ../../decode.cpp:70-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;sext_ln69&apos;, ../../decode.cpp:69-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;d_i.imm&apos;, ../../immediate.cpp:24-&gt;../../decode.cpp:72-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;d_i.imm&apos;, ../../immediate.cpp:31-&gt;../../decode.cpp:73-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) [1586]  (2.065 ns)
	&apos;phi&apos; operation 20 bit (&apos;d_i.imm&apos;) with incoming values : (&apos;sext_ln71&apos;, ../../decode.cpp:71-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;sext_ln70&apos;, ../../decode.cpp:70-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;sext_ln69&apos;, ../../decode.cpp:69-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;d_i.imm&apos;, ../../immediate.cpp:24-&gt;../../decode.cpp:72-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) (&apos;d_i.imm&apos;, ../../immediate.cpp:31-&gt;../../decode.cpp:73-&gt;../../decode.cpp:87-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) [1586]  (0.000 ns)
	&apos;add&apos; operation 15 bit (&apos;add_ln89&apos;, ../../decode.cpp:89-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112) [1613]  (1.944 ns)
	&apos;store&apos; operation 0 bit (&apos;d_to_f_target_pc_write_ln67&apos;, ../../multicycle_pipeline_ip.cpp:67) of variable &apos;add_ln89&apos;, ../../decode.cpp:89-&gt;../../decode.cpp:120-&gt;../../multicycle_pipeline_ip.cpp:112 on local variable &apos;d_to_f.target_pc&apos;, ../../multicycle_pipeline_ip.cpp:67 [1614]  (0.000 ns)
	&apos;load&apos; operation 15 bit (&apos;d_to_f.target_pc&apos;) on local variable &apos;d_to_f.target_pc&apos;, ../../multicycle_pipeline_ip.cpp:67 [1620]  (0.000 ns)
	&apos;select&apos; operation 15 bit (&apos;pc&apos;, ../../fetch.cpp:60-&gt;../../multicycle_pipeline_ip.cpp:113) [1624]  (0.000 ns)
	&apos;select&apos; operation 15 bit (&apos;pc&apos;, ../../fetch.cpp:55-&gt;../../multicycle_pipeline_ip.cpp:113) [1625]  (0.754 ns)
	&apos;getelementptr&apos; operation 15 bit (&apos;code_ram_addr&apos;, ../../fetch.cpp:22-&gt;../../fetch.cpp:64-&gt;../../multicycle_pipeline_ip.cpp:113) [1627]  (0.000 ns)
	&apos;load&apos; operation 32 bit (&apos;instruction&apos;, ../../fetch.cpp:22-&gt;../../fetch.cpp:64-&gt;../../multicycle_pipeline_ip.cpp:113) on array &apos;code_ram&apos; [1628]  (3.254 ns)
	blocking operation 1.89773 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.09 seconds; current allocated memory: 449.918 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 462.949 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multicycle_pipeline_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/start_pc&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/code_ram&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/data_ram&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/nb_instruction&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/nb_cycle&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;multicycle_pipeline_ip&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multicycle_pipeline_ip&apos; pipeline &apos;VITIS_LOOP_91_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;start_pc&apos;, &apos;nb_instruction&apos;, &apos;nb_cycle&apos;, &apos;code_ram&apos;, &apos;data_ram&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_13_5_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_15_6_1_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_7_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_65_5_1_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_65_5_32_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_1_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_3_8_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multicycle_pipeline_ip&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 462.949 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.9 seconds; current allocated memory: 462.949 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 463.055 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for multicycle_pipeline_ip." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for multicycle_pipeline_ip." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 46.46 MHz" resolution=""/>
</Messages>
