platform=xilinx_u200_xdma_201830_2
debug=1
save-temps=1

[connectivity]
nk=top:1:top_1
#top module：多少个：variable
#sp=top_1.X:PLRAM[1]
sp=top_1.out:DDR[0]
sp=top_1.adj_list:DDR[0]
#sp=top_1.flushs:PLRAM[1]

#slr=top_1:SLR0

[profile]
data=all:all:all
