<stg><name>sobel_kernel</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln3"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %window_2_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %window_2_2_read

]]></Node>
<StgValue><ssdm name="window_2_2_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2 %window_2_1_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %window_2_1_read

]]></Node>
<StgValue><ssdm name="window_2_1_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %window_2_0_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %window_2_0_read

]]></Node>
<StgValue><ssdm name="window_2_0_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4 %window_1_2_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %window_1_2_read

]]></Node>
<StgValue><ssdm name="window_1_2_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5 %window_1_0_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %window_1_0_read

]]></Node>
<StgValue><ssdm name="window_1_0_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %window_0_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %window_0_2_read

]]></Node>
<StgValue><ssdm name="window_0_2_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:7 %window_0_1_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %window_0_1_read

]]></Node>
<StgValue><ssdm name="window_0_1_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %window_0_0_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %window_0_0_read

]]></Node>
<StgValue><ssdm name="window_0_0_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9 %tmp11 = sub i15 %window_1_2_read_1, i15 %window_1_0_read_1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:10 %tmp8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp11, i1 0

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %add_ln17 = add i16 %window_2_2_read_1, i16 %window_0_2_read_1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12 %sub_ln17 = sub i16 %add_ln17, i16 %window_0_0_read_1

]]></Node>
<StgValue><ssdm name="sub_ln17"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13 %add_ln17_1 = add i16 %sub_ln17, i16 %tmp8

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14 %sumx = sub i16 %add_ln17_1, i16 %window_2_0_read_1

]]></Node>
<StgValue><ssdm name="sumx"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="16">
<![CDATA[
:15 %trunc_ln10 = trunc i16 %sumx

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16 %tmp139 = sub i15 %window_2_1_read_1, i15 %window_0_1_read_1

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:17 %tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp139, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18 %sub_ln18 = sub i16 %window_2_2_read_1, i16 %window_0_2_read_1

]]></Node>
<StgValue><ssdm name="sub_ln18"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19 %sub_ln18_1 = sub i16 %sub_ln18, i16 %window_0_0_read_1

]]></Node>
<StgValue><ssdm name="sub_ln18_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="16">
<![CDATA[
:20 %trunc_ln18 = trunc i16 %window_2_0_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="15">
<![CDATA[
:21 %trunc_ln18_2 = trunc i15 %tmp139

]]></Node>
<StgValue><ssdm name="trunc_ln18_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:22 %trunc_ln18_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln18_2, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln18_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23 %add_ln18 = add i16 %tmp, i16 %window_2_0_read_1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="16">
<![CDATA[
:24 %trunc_ln18_3 = trunc i16 %sub_ln18_1

]]></Node>
<StgValue><ssdm name="trunc_ln18_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25 %add_ln18_1 = add i8 %trunc_ln18_1, i8 %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26 %sumy = add i16 %add_ln18, i16 %sub_ln18_1

]]></Node>
<StgValue><ssdm name="sumy"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27 %add_ln10 = add i8 %add_ln18_1, i8 %trunc_ln18_3

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:28 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumx, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %sumx, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30 %icmp_ln28 = icmp_sgt  i8 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:31 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumx, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32 %xor_ln28 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:33 %select_ln28 = select i1 %xor_ln28, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34 %or_ln28 = or i1 %tmp_1, i1 %icmp_ln28

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:35 %sumx_1 = select i1 %or_ln28, i8 %select_ln28, i8 %trunc_ln10

]]></Node>
<StgValue><ssdm name="sumx_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
:36 %zext_ln10 = zext i8 %sumx_1

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:37 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumy, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %sumy, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39 %icmp_ln29 = icmp_sgt  i8 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:40 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumy, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41 %xor_ln29 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:42 %select_ln29 = select i1 %xor_ln29, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:43 %or_ln29 = or i1 %tmp_4, i1 %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:44 %sumy_1 = select i1 %or_ln29, i8 %select_ln29, i8 %add_ln10

]]></Node>
<StgValue><ssdm name="sumy_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="8">
<![CDATA[
:45 %zext_ln10_1 = zext i8 %sumy_1

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:46 %add_ln30 = add i9 %zext_ln10_1, i9 %zext_ln10

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:47 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln30, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:48 %sum = select i1 %tmp_7, i9 255, i9 %add_ln30

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="9">
<![CDATA[
:49 %ret_ln32 = ret i9 %sum

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
