Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May  9 22:03:02 2022
| Host         : fedora running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |             442 |          161 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1174 |          655 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                                              Enable Signal                                             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cpu/ex_mem/ready_r0_out                                                                                | sw_IBUF[7]       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | cpu/ex_mem/alu_result_mem_reg[3]_0[0]                                                                  | sw_IBUF[7]       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pdu/cnt_m_rf[4]_i_1_n_0                                                                                | sw_IBUF[7]       |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                                                                                        |                  |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG |                                                                                                        | sw_IBUF[7]       |               11 |             28 |         2.55 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_25[0]                                                                       | sw_IBUF[7]       |               16 |             32 |         2.00 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_22[0]                                                                       | sw_IBUF[7]       |               20 |             32 |         1.60 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_26[0]                                                                       | sw_IBUF[7]       |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_28[0]                                                                       | sw_IBUF[7]       |               23 |             32 |         1.39 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_3[0]                                                                        | sw_IBUF[7]       |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_30[0]                                                                       | sw_IBUF[7]       |               30 |             32 |         1.07 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_4[0]                                                                        | sw_IBUF[7]       |               19 |             32 |         1.68 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_6[0]                                                                        | sw_IBUF[7]       |               23 |             32 |         1.39 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_8[0]                                                                        | sw_IBUF[7]       |               29 |             32 |         1.10 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_9[0]                                                                        | sw_IBUF[7]       |               12 |             32 |         2.67 |
|  clk_cpu_BUFG  | cpu/mem_wb/E[0]                                                                                        | sw_IBUF[7]       |               19 |             32 |         1.68 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_14[0]                                                                       | sw_IBUF[7]       |               20 |             32 |         1.60 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_15[0]                                                                       | sw_IBUF[7]       |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_20[0]                                                                       | sw_IBUF[7]       |               15 |             32 |         2.13 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_23[0]                                                                       | sw_IBUF[7]       |               15 |             32 |         2.13 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_29[0]                                                                       | sw_IBUF[7]       |               28 |             32 |         1.14 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_7[0]                                                                        | sw_IBUF[7]       |               27 |             32 |         1.19 |
|  clk_cpu_BUFG  | cpu/id_ex/E[0]                                                                                         | sw_IBUF[7]       |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_21[0]                                                                       | sw_IBUF[7]       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | cpu/ex_mem/E[0]                                                                                        | sw_IBUF[7]       |               16 |             32 |         2.00 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_10[0]                                                                       | sw_IBUF[7]       |               19 |             32 |         1.68 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_19[0]                                                                       | sw_IBUF[7]       |               16 |             32 |         2.00 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_27[0]                                                                       | sw_IBUF[7]       |               20 |             32 |         1.60 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_5[0]                                                                        | sw_IBUF[7]       |               26 |             32 |         1.23 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_1[0]                                                                        | sw_IBUF[7]       |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_11[0]                                                                       | sw_IBUF[7]       |               15 |             32 |         2.13 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_12[0]                                                                       | sw_IBUF[7]       |               13 |             32 |         2.46 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_13[0]                                                                       | sw_IBUF[7]       |               13 |             32 |         2.46 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_16[0]                                                                       | sw_IBUF[7]       |               15 |             32 |         2.13 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_17[0]                                                                       | sw_IBUF[7]       |               10 |             32 |         3.20 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_18[0]                                                                       | sw_IBUF[7]       |               18 |             32 |         1.78 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_2[0]                                                                        | sw_IBUF[7]       |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | cpu/mem_wb/Regwrite_wb_reg_24[0]                                                                       | sw_IBUF[7]       |               20 |             32 |         1.60 |
|  clk_cpu_BUFG  | cpu/id_ex/pc_add_4_d0                                                                                  | sw_IBUF[7]       |               32 |            101 |         3.16 |
|  clk_cpu_BUFG  |                                                                                                        |                  |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  | cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  | cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  |                                                                                                        | sw_IBUF[7]       |              150 |            414 |         2.76 |
+----------------+--------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


