# async-fifo-verilog
Parameterized asynchronous FIFO in Verilog with Gray code pointer synchronization and programmable almost-full/empty thresholds
