
STM32H723VET_DUAL_AMP_16bitADC_R4K.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016688  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08016958  08016958  00017958  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016dd4  08016dd4  00017dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08016ddc  08016ddc  00017ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08016de0  08016de0  00017de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000320  24000000  08016de4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0002a24c  24000320  08017104  00018320  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2402a56c  08017104  0001856c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00018320  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002233e  00000000  00000000  0001834e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000383f  00000000  00000000  0003a68c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b40  00000000  00000000  0003ded0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000153e  00000000  00000000  0003fa10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000377f0  00000000  00000000  00040f4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00022230  00000000  00000000  0007873e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016bd55  00000000  00000000  0009a96e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002066c3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008ac8  00000000  00000000  00206708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008f  00000000  00000000  0020f1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000320 	.word	0x24000320
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08016940 	.word	0x08016940

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000324 	.word	0x24000324
 800030c:	08016940 	.word	0x08016940

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	@ 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_uldivmod>:
 8000738:	b953      	cbnz	r3, 8000750 <__aeabi_uldivmod+0x18>
 800073a:	b94a      	cbnz	r2, 8000750 <__aeabi_uldivmod+0x18>
 800073c:	2900      	cmp	r1, #0
 800073e:	bf08      	it	eq
 8000740:	2800      	cmpeq	r0, #0
 8000742:	bf1c      	itt	ne
 8000744:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000748:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800074c:	f000 b9c0 	b.w	8000ad0 <__aeabi_idiv0>
 8000750:	f1ad 0c08 	sub.w	ip, sp, #8
 8000754:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000758:	f000 f83e 	bl	80007d8 <__udivmoddi4>
 800075c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr

08000768 <__aeabi_d2lz>:
 8000768:	b508      	push	{r3, lr}
 800076a:	4602      	mov	r2, r0
 800076c:	460b      	mov	r3, r1
 800076e:	ec43 2b17 	vmov	d7, r2, r3
 8000772:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077a:	d403      	bmi.n	8000784 <__aeabi_d2lz+0x1c>
 800077c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000780:	f000 b80a 	b.w	8000798 <__aeabi_d2ulz>
 8000784:	eeb1 7b47 	vneg.f64	d7, d7
 8000788:	ec51 0b17 	vmov	r0, r1, d7
 800078c:	f000 f804 	bl	8000798 <__aeabi_d2ulz>
 8000790:	4240      	negs	r0, r0
 8000792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000796:	bd08      	pop	{r3, pc}

08000798 <__aeabi_d2ulz>:
 8000798:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007c8 <__aeabi_d2ulz+0x30>
 800079c:	ec41 0b17 	vmov	d7, r0, r1
 80007a0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007d0 <__aeabi_d2ulz+0x38>
 80007a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007a8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007ac:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007b0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007b8:	ee16 1a10 	vmov	r1, s12
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	00000000 	.word	0x00000000
 80007cc:	3df00000 	.word	0x3df00000
 80007d0:	00000000 	.word	0x00000000
 80007d4:	41f00000 	.word	0x41f00000

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9d08      	ldr	r5, [sp, #32]
 80007de:	468e      	mov	lr, r1
 80007e0:	4604      	mov	r4, r0
 80007e2:	4688      	mov	r8, r1
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d14a      	bne.n	800087e <__udivmoddi4+0xa6>
 80007e8:	428a      	cmp	r2, r1
 80007ea:	4617      	mov	r7, r2
 80007ec:	d962      	bls.n	80008b4 <__udivmoddi4+0xdc>
 80007ee:	fab2 f682 	clz	r6, r2
 80007f2:	b14e      	cbz	r6, 8000808 <__udivmoddi4+0x30>
 80007f4:	f1c6 0320 	rsb	r3, r6, #32
 80007f8:	fa01 f806 	lsl.w	r8, r1, r6
 80007fc:	fa20 f303 	lsr.w	r3, r0, r3
 8000800:	40b7      	lsls	r7, r6
 8000802:	ea43 0808 	orr.w	r8, r3, r8
 8000806:	40b4      	lsls	r4, r6
 8000808:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800080c:	fa1f fc87 	uxth.w	ip, r7
 8000810:	fbb8 f1fe 	udiv	r1, r8, lr
 8000814:	0c23      	lsrs	r3, r4, #16
 8000816:	fb0e 8811 	mls	r8, lr, r1, r8
 800081a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800081e:	fb01 f20c 	mul.w	r2, r1, ip
 8000822:	429a      	cmp	r2, r3
 8000824:	d909      	bls.n	800083a <__udivmoddi4+0x62>
 8000826:	18fb      	adds	r3, r7, r3
 8000828:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800082c:	f080 80ea 	bcs.w	8000a04 <__udivmoddi4+0x22c>
 8000830:	429a      	cmp	r2, r3
 8000832:	f240 80e7 	bls.w	8000a04 <__udivmoddi4+0x22c>
 8000836:	3902      	subs	r1, #2
 8000838:	443b      	add	r3, r7
 800083a:	1a9a      	subs	r2, r3, r2
 800083c:	b2a3      	uxth	r3, r4
 800083e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000842:	fb0e 2210 	mls	r2, lr, r0, r2
 8000846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800084a:	fb00 fc0c 	mul.w	ip, r0, ip
 800084e:	459c      	cmp	ip, r3
 8000850:	d909      	bls.n	8000866 <__udivmoddi4+0x8e>
 8000852:	18fb      	adds	r3, r7, r3
 8000854:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000858:	f080 80d6 	bcs.w	8000a08 <__udivmoddi4+0x230>
 800085c:	459c      	cmp	ip, r3
 800085e:	f240 80d3 	bls.w	8000a08 <__udivmoddi4+0x230>
 8000862:	443b      	add	r3, r7
 8000864:	3802      	subs	r0, #2
 8000866:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800086a:	eba3 030c 	sub.w	r3, r3, ip
 800086e:	2100      	movs	r1, #0
 8000870:	b11d      	cbz	r5, 800087a <__udivmoddi4+0xa2>
 8000872:	40f3      	lsrs	r3, r6
 8000874:	2200      	movs	r2, #0
 8000876:	e9c5 3200 	strd	r3, r2, [r5]
 800087a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800087e:	428b      	cmp	r3, r1
 8000880:	d905      	bls.n	800088e <__udivmoddi4+0xb6>
 8000882:	b10d      	cbz	r5, 8000888 <__udivmoddi4+0xb0>
 8000884:	e9c5 0100 	strd	r0, r1, [r5]
 8000888:	2100      	movs	r1, #0
 800088a:	4608      	mov	r0, r1
 800088c:	e7f5      	b.n	800087a <__udivmoddi4+0xa2>
 800088e:	fab3 f183 	clz	r1, r3
 8000892:	2900      	cmp	r1, #0
 8000894:	d146      	bne.n	8000924 <__udivmoddi4+0x14c>
 8000896:	4573      	cmp	r3, lr
 8000898:	d302      	bcc.n	80008a0 <__udivmoddi4+0xc8>
 800089a:	4282      	cmp	r2, r0
 800089c:	f200 8105 	bhi.w	8000aaa <__udivmoddi4+0x2d2>
 80008a0:	1a84      	subs	r4, r0, r2
 80008a2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008a6:	2001      	movs	r0, #1
 80008a8:	4690      	mov	r8, r2
 80008aa:	2d00      	cmp	r5, #0
 80008ac:	d0e5      	beq.n	800087a <__udivmoddi4+0xa2>
 80008ae:	e9c5 4800 	strd	r4, r8, [r5]
 80008b2:	e7e2      	b.n	800087a <__udivmoddi4+0xa2>
 80008b4:	2a00      	cmp	r2, #0
 80008b6:	f000 8090 	beq.w	80009da <__udivmoddi4+0x202>
 80008ba:	fab2 f682 	clz	r6, r2
 80008be:	2e00      	cmp	r6, #0
 80008c0:	f040 80a4 	bne.w	8000a0c <__udivmoddi4+0x234>
 80008c4:	1a8a      	subs	r2, r1, r2
 80008c6:	0c03      	lsrs	r3, r0, #16
 80008c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008cc:	b280      	uxth	r0, r0
 80008ce:	b2bc      	uxth	r4, r7
 80008d0:	2101      	movs	r1, #1
 80008d2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008d6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008de:	fb04 f20c 	mul.w	r2, r4, ip
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d907      	bls.n	80008f6 <__udivmoddi4+0x11e>
 80008e6:	18fb      	adds	r3, r7, r3
 80008e8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80008ec:	d202      	bcs.n	80008f4 <__udivmoddi4+0x11c>
 80008ee:	429a      	cmp	r2, r3
 80008f0:	f200 80e0 	bhi.w	8000ab4 <__udivmoddi4+0x2dc>
 80008f4:	46c4      	mov	ip, r8
 80008f6:	1a9b      	subs	r3, r3, r2
 80008f8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008fc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000900:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000904:	fb02 f404 	mul.w	r4, r2, r4
 8000908:	429c      	cmp	r4, r3
 800090a:	d907      	bls.n	800091c <__udivmoddi4+0x144>
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000912:	d202      	bcs.n	800091a <__udivmoddi4+0x142>
 8000914:	429c      	cmp	r4, r3
 8000916:	f200 80ca 	bhi.w	8000aae <__udivmoddi4+0x2d6>
 800091a:	4602      	mov	r2, r0
 800091c:	1b1b      	subs	r3, r3, r4
 800091e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000922:	e7a5      	b.n	8000870 <__udivmoddi4+0x98>
 8000924:	f1c1 0620 	rsb	r6, r1, #32
 8000928:	408b      	lsls	r3, r1
 800092a:	fa22 f706 	lsr.w	r7, r2, r6
 800092e:	431f      	orrs	r7, r3
 8000930:	fa0e f401 	lsl.w	r4, lr, r1
 8000934:	fa20 f306 	lsr.w	r3, r0, r6
 8000938:	fa2e fe06 	lsr.w	lr, lr, r6
 800093c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000940:	4323      	orrs	r3, r4
 8000942:	fa00 f801 	lsl.w	r8, r0, r1
 8000946:	fa1f fc87 	uxth.w	ip, r7
 800094a:	fbbe f0f9 	udiv	r0, lr, r9
 800094e:	0c1c      	lsrs	r4, r3, #16
 8000950:	fb09 ee10 	mls	lr, r9, r0, lr
 8000954:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000958:	fb00 fe0c 	mul.w	lr, r0, ip
 800095c:	45a6      	cmp	lr, r4
 800095e:	fa02 f201 	lsl.w	r2, r2, r1
 8000962:	d909      	bls.n	8000978 <__udivmoddi4+0x1a0>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800096a:	f080 809c 	bcs.w	8000aa6 <__udivmoddi4+0x2ce>
 800096e:	45a6      	cmp	lr, r4
 8000970:	f240 8099 	bls.w	8000aa6 <__udivmoddi4+0x2ce>
 8000974:	3802      	subs	r0, #2
 8000976:	443c      	add	r4, r7
 8000978:	eba4 040e 	sub.w	r4, r4, lr
 800097c:	fa1f fe83 	uxth.w	lr, r3
 8000980:	fbb4 f3f9 	udiv	r3, r4, r9
 8000984:	fb09 4413 	mls	r4, r9, r3, r4
 8000988:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800098c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000990:	45a4      	cmp	ip, r4
 8000992:	d908      	bls.n	80009a6 <__udivmoddi4+0x1ce>
 8000994:	193c      	adds	r4, r7, r4
 8000996:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800099a:	f080 8082 	bcs.w	8000aa2 <__udivmoddi4+0x2ca>
 800099e:	45a4      	cmp	ip, r4
 80009a0:	d97f      	bls.n	8000aa2 <__udivmoddi4+0x2ca>
 80009a2:	3b02      	subs	r3, #2
 80009a4:	443c      	add	r4, r7
 80009a6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009aa:	eba4 040c 	sub.w	r4, r4, ip
 80009ae:	fba0 ec02 	umull	lr, ip, r0, r2
 80009b2:	4564      	cmp	r4, ip
 80009b4:	4673      	mov	r3, lr
 80009b6:	46e1      	mov	r9, ip
 80009b8:	d362      	bcc.n	8000a80 <__udivmoddi4+0x2a8>
 80009ba:	d05f      	beq.n	8000a7c <__udivmoddi4+0x2a4>
 80009bc:	b15d      	cbz	r5, 80009d6 <__udivmoddi4+0x1fe>
 80009be:	ebb8 0203 	subs.w	r2, r8, r3
 80009c2:	eb64 0409 	sbc.w	r4, r4, r9
 80009c6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ca:	fa22 f301 	lsr.w	r3, r2, r1
 80009ce:	431e      	orrs	r6, r3
 80009d0:	40cc      	lsrs	r4, r1
 80009d2:	e9c5 6400 	strd	r6, r4, [r5]
 80009d6:	2100      	movs	r1, #0
 80009d8:	e74f      	b.n	800087a <__udivmoddi4+0xa2>
 80009da:	fbb1 fcf2 	udiv	ip, r1, r2
 80009de:	0c01      	lsrs	r1, r0, #16
 80009e0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009e4:	b280      	uxth	r0, r0
 80009e6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ea:	463b      	mov	r3, r7
 80009ec:	4638      	mov	r0, r7
 80009ee:	463c      	mov	r4, r7
 80009f0:	46b8      	mov	r8, r7
 80009f2:	46be      	mov	lr, r7
 80009f4:	2620      	movs	r6, #32
 80009f6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009fa:	eba2 0208 	sub.w	r2, r2, r8
 80009fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a02:	e766      	b.n	80008d2 <__udivmoddi4+0xfa>
 8000a04:	4601      	mov	r1, r0
 8000a06:	e718      	b.n	800083a <__udivmoddi4+0x62>
 8000a08:	4610      	mov	r0, r2
 8000a0a:	e72c      	b.n	8000866 <__udivmoddi4+0x8e>
 8000a0c:	f1c6 0220 	rsb	r2, r6, #32
 8000a10:	fa2e f302 	lsr.w	r3, lr, r2
 8000a14:	40b7      	lsls	r7, r6
 8000a16:	40b1      	lsls	r1, r6
 8000a18:	fa20 f202 	lsr.w	r2, r0, r2
 8000a1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a20:	430a      	orrs	r2, r1
 8000a22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a26:	b2bc      	uxth	r4, r7
 8000a28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a2c:	0c11      	lsrs	r1, r2, #16
 8000a2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a32:	fb08 f904 	mul.w	r9, r8, r4
 8000a36:	40b0      	lsls	r0, r6
 8000a38:	4589      	cmp	r9, r1
 8000a3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a3e:	b280      	uxth	r0, r0
 8000a40:	d93e      	bls.n	8000ac0 <__udivmoddi4+0x2e8>
 8000a42:	1879      	adds	r1, r7, r1
 8000a44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000a48:	d201      	bcs.n	8000a4e <__udivmoddi4+0x276>
 8000a4a:	4589      	cmp	r9, r1
 8000a4c:	d81f      	bhi.n	8000a8e <__udivmoddi4+0x2b6>
 8000a4e:	eba1 0109 	sub.w	r1, r1, r9
 8000a52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a56:	fb09 f804 	mul.w	r8, r9, r4
 8000a5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a5e:	b292      	uxth	r2, r2
 8000a60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a64:	4542      	cmp	r2, r8
 8000a66:	d229      	bcs.n	8000abc <__udivmoddi4+0x2e4>
 8000a68:	18ba      	adds	r2, r7, r2
 8000a6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000a6e:	d2c4      	bcs.n	80009fa <__udivmoddi4+0x222>
 8000a70:	4542      	cmp	r2, r8
 8000a72:	d2c2      	bcs.n	80009fa <__udivmoddi4+0x222>
 8000a74:	f1a9 0102 	sub.w	r1, r9, #2
 8000a78:	443a      	add	r2, r7
 8000a7a:	e7be      	b.n	80009fa <__udivmoddi4+0x222>
 8000a7c:	45f0      	cmp	r8, lr
 8000a7e:	d29d      	bcs.n	80009bc <__udivmoddi4+0x1e4>
 8000a80:	ebbe 0302 	subs.w	r3, lr, r2
 8000a84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a88:	3801      	subs	r0, #1
 8000a8a:	46e1      	mov	r9, ip
 8000a8c:	e796      	b.n	80009bc <__udivmoddi4+0x1e4>
 8000a8e:	eba7 0909 	sub.w	r9, r7, r9
 8000a92:	4449      	add	r1, r9
 8000a94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9c:	fb09 f804 	mul.w	r8, r9, r4
 8000aa0:	e7db      	b.n	8000a5a <__udivmoddi4+0x282>
 8000aa2:	4673      	mov	r3, lr
 8000aa4:	e77f      	b.n	80009a6 <__udivmoddi4+0x1ce>
 8000aa6:	4650      	mov	r0, sl
 8000aa8:	e766      	b.n	8000978 <__udivmoddi4+0x1a0>
 8000aaa:	4608      	mov	r0, r1
 8000aac:	e6fd      	b.n	80008aa <__udivmoddi4+0xd2>
 8000aae:	443b      	add	r3, r7
 8000ab0:	3a02      	subs	r2, #2
 8000ab2:	e733      	b.n	800091c <__udivmoddi4+0x144>
 8000ab4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ab8:	443b      	add	r3, r7
 8000aba:	e71c      	b.n	80008f6 <__udivmoddi4+0x11e>
 8000abc:	4649      	mov	r1, r9
 8000abe:	e79c      	b.n	80009fa <__udivmoddi4+0x222>
 8000ac0:	eba1 0109 	sub.w	r1, r1, r9
 8000ac4:	46c4      	mov	ip, r8
 8000ac6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aca:	fb09 f804 	mul.w	r8, r9, r4
 8000ace:	e7c4      	b.n	8000a5a <__udivmoddi4+0x282>

08000ad0 <__aeabi_idiv0>:
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000ad8:	4b14      	ldr	r3, [pc, #80]	@ (8000b2c <DWT_Delay_Init+0x58>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	4a13      	ldr	r2, [pc, #76]	@ (8000b2c <DWT_Delay_Init+0x58>)
 8000ade:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000ae2:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000ae4:	4b11      	ldr	r3, [pc, #68]	@ (8000b2c <DWT_Delay_Init+0x58>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	4a10      	ldr	r2, [pc, #64]	@ (8000b2c <DWT_Delay_Init+0x58>)
 8000aea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000aee:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a0e      	ldr	r2, [pc, #56]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000af6:	f023 0301 	bic.w	r3, r3, #1
 8000afa:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a0b      	ldr	r2, [pc, #44]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000b08:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000b0e:	bf00      	nop
     __ASM volatile ("NOP");
 8000b10:	bf00      	nop
  __ASM volatile ("NOP");
 8000b12:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	e000      	b.n	8000b22 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000b20:	2301      	movs	r3, #1
  }
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	e000edf0 	.word	0xe000edf0
 8000b30:	e0001000 	.word	0xe0001000

08000b34 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b3c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b40:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000b44:	f003 0301 	and.w	r3, r3, #1
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d013      	beq.n	8000b74 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000b4c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b50:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000b54:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d00b      	beq.n	8000b74 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000b5c:	e000      	b.n	8000b60 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000b5e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000b60:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d0f9      	beq.n	8000b5e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000b6a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	b2d2      	uxtb	r2, r2
 8000b72:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000b74:	687b      	ldr	r3, [r7, #4]
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
	...

08000b84 <DWT_Delay_us>:
    /**
     * @brief  This function provides a delay (in microseconds)
     * @param  microseconds: delay in microseconds
     */
    __STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
    {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
      uint32_t clk_cycle_start = DWT->CYCCNT;
 8000b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc4 <DWT_Delay_us+0x40>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	60fb      	str	r3, [r7, #12]
     
      /* Go to number of cycles for system */
      microseconds *= (HAL_RCC_GetHCLKFreq() / 500000);
 8000b92:	f00b f86b 	bl	800bc6c <HAL_RCC_GetHCLKFreq>
 8000b96:	4603      	mov	r3, r0
 8000b98:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc8 <DWT_Delay_us+0x44>)
 8000b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b9e:	0c5b      	lsrs	r3, r3, #17
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	fb02 f303 	mul.w	r3, r2, r3
 8000ba6:	607b      	str	r3, [r7, #4]
     
      /* Delay till end */
      while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000ba8:	bf00      	nop
 8000baa:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <DWT_Delay_us+0x40>)
 8000bac:	685a      	ldr	r2, [r3, #4]
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	1ad2      	subs	r2, r2, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d3f8      	bcc.n	8000baa <DWT_Delay_us+0x26>
    }
 8000bb8:	bf00      	nop
 8000bba:	bf00      	nop
 8000bbc:	3710      	adds	r7, #16
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	e0001000 	.word	0xe0001000
 8000bc8:	431bde83 	.word	0x431bde83

08000bcc <HMC832_readReg3U8>:
      	unsigned int readResultShifted = (buffer[0] << 24) + (buffer[1] << 16) + (buffer[2] << 8) + (buffer[3] << 0);
      	unsigned int readRegValue = (readResultShifted >> 8);
      	return readRegValue;
}

unsigned int HMC832_readReg3U8(unsigned char reg_num, unsigned int value, U8 *pGet) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08c      	sub	sp, #48	@ 0x30
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	60b9      	str	r1, [r7, #8]
 8000bd6:	607a      	str	r2, [r7, #4]
 8000bd8:	73fb      	strb	r3, [r7, #15]
	unsigned char buffer[5];
	unsigned int * cmdstart = (unsigned int *) (&buffer[0]);
 8000bda:	f107 0310 	add.w	r3, r7, #16
 8000bde:	623b      	str	r3, [r7, #32]
  	*cmdstart = ntohl((value << 8) | ((reg_num & 0x1F) << 3)); // << 3 for device address
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	021a      	lsls	r2, r3, #8
 8000be4:	7bfb      	ldrb	r3, [r7, #15]
 8000be6:	00db      	lsls	r3, r3, #3
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	4313      	orrs	r3, r2
 8000bec:	061a      	lsls	r2, r3, #24
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	0219      	lsls	r1, r3, #8
 8000bf2:	7bfb      	ldrb	r3, [r7, #15]
 8000bf4:	00db      	lsls	r3, r3, #3
 8000bf6:	b2db      	uxtb	r3, r3
 8000bf8:	430b      	orrs	r3, r1
 8000bfa:	021b      	lsls	r3, r3, #8
 8000bfc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000c00:	431a      	orrs	r2, r3
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	0219      	lsls	r1, r3, #8
 8000c06:	7bfb      	ldrb	r3, [r7, #15]
 8000c08:	00db      	lsls	r3, r3, #3
 8000c0a:	b2db      	uxtb	r3, r3
 8000c0c:	430b      	orrs	r3, r1
 8000c0e:	0a1b      	lsrs	r3, r3, #8
 8000c10:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000c14:	431a      	orrs	r2, r3
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	0219      	lsls	r1, r3, #8
 8000c1a:	7bfb      	ldrb	r3, [r7, #15]
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	430b      	orrs	r3, r1
 8000c22:	0e1b      	lsrs	r3, r3, #24
 8000c24:	431a      	orrs	r2, r3
 8000c26:	6a3b      	ldr	r3, [r7, #32]
 8000c28:	601a      	str	r2, [r3, #0]
  	/*
  	HMC832_SEN_Clr();
  	DWT_Delay_us(10);
  	*/

  	HAL_SPI_Transmit(&HMC832_SPI_PORT, buffer, 1, 100);
 8000c2a:	f107 0110 	add.w	r1, r7, #16
 8000c2e:	2364      	movs	r3, #100	@ 0x64
 8000c30:	2201      	movs	r2, #1
 8000c32:	4838      	ldr	r0, [pc, #224]	@ (8000d14 <HMC832_readReg3U8+0x148>)
 8000c34:	f00d fa10 	bl	800e058 <HAL_SPI_Transmit>
  	DWT_Delay_us(1);
 8000c38:	2001      	movs	r0, #1
 8000c3a:	f7ff ffa3 	bl	8000b84 <DWT_Delay_us>
  	HMC832_SEN_Clr();
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2108      	movs	r1, #8
 8000c42:	4835      	ldr	r0, [pc, #212]	@ (8000d18 <HMC832_readReg3U8+0x14c>)
 8000c44:	f00a f8e0 	bl	800ae08 <HAL_GPIO_WritePin>
  	HAL_SPI_Transmit(&HMC832_SPI_PORT, buffer+1, 3, 100);
 8000c48:	f107 0110 	add.w	r1, r7, #16
 8000c4c:	3101      	adds	r1, #1
 8000c4e:	2364      	movs	r3, #100	@ 0x64
 8000c50:	2203      	movs	r2, #3
 8000c52:	4830      	ldr	r0, [pc, #192]	@ (8000d14 <HMC832_readReg3U8+0x148>)
 8000c54:	f00d fa00 	bl	800e058 <HAL_SPI_Transmit>
  	DWT_Delay_us(1);
 8000c58:	2001      	movs	r0, #1
 8000c5a:	f7ff ff93 	bl	8000b84 <DWT_Delay_us>
  	HMC832_SEN_Set();
 8000c5e:	2201      	movs	r2, #1
 8000c60:	2108      	movs	r1, #8
 8000c62:	482d      	ldr	r0, [pc, #180]	@ (8000d18 <HMC832_readReg3U8+0x14c>)
 8000c64:	f00a f8d0 	bl	800ae08 <HAL_GPIO_WritePin>
  	DWT_Delay_us(1);
 8000c68:	2001      	movs	r0, #1
 8000c6a:	f7ff ff8b 	bl	8000b84 <DWT_Delay_us>
  	HMC832_SEN_Set();
  	DWT_Delay_us(10);
  	*/

	//HAL_SPI_Transmit(&HMC832_SPI_PORT, buffer, 4, 100);
      	uint16_t NumByteToRead = 0x04;
 8000c6e:	2304      	movs	r3, #4
 8000c70:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    	uint8_t *pBuffer=buffer;
 8000c72:	f107 0310 	add.w	r3, r7, #16
 8000c76:	62bb      	str	r3, [r7, #40]	@ 0x28
    	uint8_t counter=0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    	while(NumByteToRead > 0x00){
 8000c7e:	e01c      	b.n	8000cba <HMC832_readReg3U8+0xee>
    		// send dummy byte (0x00) to generate SPI clock to GYROSCOPE slave device
    		HAL_SPI_Receive(&HMC832_SPI_PORT, pBuffer, 1, 100);
 8000c80:	2364      	movs	r3, #100	@ 0x64
 8000c82:	2201      	movs	r2, #1
 8000c84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000c86:	4823      	ldr	r0, [pc, #140]	@ (8000d14 <HMC832_readReg3U8+0x148>)
 8000c88:	f00d fbd8 	bl	800e43c <HAL_SPI_Receive>
    		if(counter == 0)
 8000c8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d107      	bne.n	8000ca4 <HMC832_readReg3U8+0xd8>
    		{
    		  	HMC832_SEN_Clr();
 8000c94:	2200      	movs	r2, #0
 8000c96:	2108      	movs	r1, #8
 8000c98:	481f      	ldr	r0, [pc, #124]	@ (8000d18 <HMC832_readReg3U8+0x14c>)
 8000c9a:	f00a f8b5 	bl	800ae08 <HAL_GPIO_WritePin>
    		  	DWT_Delay_us(1);
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	f7ff ff70 	bl	8000b84 <DWT_Delay_us>
    		}


    		NumByteToRead--;
 8000ca4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    		pBuffer++; // MSB first
 8000caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cac:	3301      	adds	r3, #1
 8000cae:	62bb      	str	r3, [r7, #40]	@ 0x28
    		counter++;
 8000cb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    	while(NumByteToRead > 0x00){
 8000cba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d1df      	bne.n	8000c80 <HMC832_readReg3U8+0xb4>
    	/*
      	HAL_SPI_Init(&HMC832_SPI_PORT);
      	DWT_Delay_us(1);
      	*/

    	DWT_Delay_us(1);
 8000cc0:	2001      	movs	r0, #1
 8000cc2:	f7ff ff5f 	bl	8000b84 <DWT_Delay_us>
      	HMC832_SEN_Set();
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	2108      	movs	r1, #8
 8000cca:	4813      	ldr	r0, [pc, #76]	@ (8000d18 <HMC832_readReg3U8+0x14c>)
 8000ccc:	f00a f89c 	bl	800ae08 <HAL_GPIO_WritePin>

	// MSB first to LSB fist 
	*pGet = buffer[3]; // anaCal[ch][iter][0] LSB
 8000cd0:	7cfa      	ldrb	r2, [r7, #19]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	701a      	strb	r2, [r3, #0]
	pGet++; 
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	607b      	str	r3, [r7, #4]
	*pGet = buffer[2]; // anaCal[ch][iter][1]
 8000cdc:	7cba      	ldrb	r2, [r7, #18]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	701a      	strb	r2, [r3, #0]
	pGet++;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	607b      	str	r3, [r7, #4]
	*pGet = buffer[1]; // anaCal[ch][iter][2] MSB, MSB:0
 8000ce8:	7c7a      	ldrb	r2, [r7, #17]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	701a      	strb	r2, [r3, #0]

	// LSB first
      	unsigned int readResultShifted = (buffer[0] << 24) + (buffer[1] << 16) + (buffer[2] << 8) + (buffer[3] << 0);
 8000cee:	7c3b      	ldrb	r3, [r7, #16]
 8000cf0:	061a      	lsls	r2, r3, #24
 8000cf2:	7c7b      	ldrb	r3, [r7, #17]
 8000cf4:	041b      	lsls	r3, r3, #16
 8000cf6:	441a      	add	r2, r3
 8000cf8:	7cbb      	ldrb	r3, [r7, #18]
 8000cfa:	021b      	lsls	r3, r3, #8
 8000cfc:	4413      	add	r3, r2
 8000cfe:	7cfa      	ldrb	r2, [r7, #19]
 8000d00:	4413      	add	r3, r2
 8000d02:	61fb      	str	r3, [r7, #28]
      	unsigned int readRegValue = (readResultShifted >> 8);
 8000d04:	69fb      	ldr	r3, [r7, #28]
 8000d06:	0a1b      	lsrs	r3, r3, #8
 8000d08:	61bb      	str	r3, [r7, #24]
      	return readRegValue;
 8000d0a:	69bb      	ldr	r3, [r7, #24]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3730      	adds	r7, #48	@ 0x30
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	24000480 	.word	0x24000480
 8000d18:	58020000 	.word	0x58020000

08000d1c <HMC832_writeReg>:
}
*/



void HMC832_writeReg(unsigned char reg_num, unsigned int value) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	6039      	str	r1, [r7, #0]
 8000d26:	71fb      	strb	r3, [r7, #7]
      	unsigned char buffer[5];
      	unsigned int * cmdstart = (unsigned int *) (&buffer[0]);
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	617b      	str	r3, [r7, #20]
      	*cmdstart = ntohl((value << 8) | ((reg_num & 0x1F) << 3)); // << 3 for device address
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	021a      	lsls	r2, r3, #8
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	00db      	lsls	r3, r3, #3
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	061a      	lsls	r2, r3, #24
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	0219      	lsls	r1, r3, #8
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	00db      	lsls	r3, r3, #3
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	430b      	orrs	r3, r1
 8000d48:	021b      	lsls	r3, r3, #8
 8000d4a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8000d4e:	431a      	orrs	r2, r3
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	0219      	lsls	r1, r3, #8
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	00db      	lsls	r3, r3, #3
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	430b      	orrs	r3, r1
 8000d5c:	0a1b      	lsrs	r3, r3, #8
 8000d5e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8000d62:	431a      	orrs	r2, r3
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	0219      	lsls	r1, r3, #8
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	00db      	lsls	r3, r3, #3
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	430b      	orrs	r3, r1
 8000d70:	0e1b      	lsrs	r3, r3, #24
 8000d72:	431a      	orrs	r2, r3
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	601a      	str	r2, [r3, #0]
      		HMC832_SEN_Clr();
      	}

      	DWT_Delay_us(1);
      	*/
      	HAL_SPI_Transmit(&HMC832_SPI_PORT, buffer, 1, 100);
 8000d78:	f107 010c 	add.w	r1, r7, #12
 8000d7c:	2364      	movs	r3, #100	@ 0x64
 8000d7e:	2201      	movs	r2, #1
 8000d80:	480c      	ldr	r0, [pc, #48]	@ (8000db4 <HMC832_writeReg+0x98>)
 8000d82:	f00d f969 	bl	800e058 <HAL_SPI_Transmit>

      	HMC832_SEN_Clr();
 8000d86:	2200      	movs	r2, #0
 8000d88:	2108      	movs	r1, #8
 8000d8a:	480b      	ldr	r0, [pc, #44]	@ (8000db8 <HMC832_writeReg+0x9c>)
 8000d8c:	f00a f83c 	bl	800ae08 <HAL_GPIO_WritePin>
      	HAL_SPI_Transmit(&HMC832_SPI_PORT, buffer+1, 3, 100);
 8000d90:	f107 010c 	add.w	r1, r7, #12
 8000d94:	3101      	adds	r1, #1
 8000d96:	2364      	movs	r3, #100	@ 0x64
 8000d98:	2203      	movs	r2, #3
 8000d9a:	4806      	ldr	r0, [pc, #24]	@ (8000db4 <HMC832_writeReg+0x98>)
 8000d9c:	f00d f95c 	bl	800e058 <HAL_SPI_Transmit>
      	//HAL_Delay(1);

      	//HAL_Delay(10);
    	__NOP();
 8000da0:	bf00      	nop
      	//HAL_SPI_Init(&HMC832_SPI_PORT);
      	//DWT_Delay_us(110);
      	//DWT_Delay_us(1);
      	HMC832_SEN_Set();
 8000da2:	2201      	movs	r2, #1
 8000da4:	2108      	movs	r1, #8
 8000da6:	4804      	ldr	r0, [pc, #16]	@ (8000db8 <HMC832_writeReg+0x9c>)
 8000da8:	f00a f82e 	bl	800ae08 <HAL_GPIO_WritePin>
      	//DWT_Delay_us(10);
      	//HAL_SPI_Init(&HMC832_SPI_PORT);

}
 8000dac:	bf00      	nop
 8000dae:	3718      	adds	r7, #24
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	24000480 	.word	0x24000480
 8000db8:	58020000 	.word	0x58020000

08000dbc <PE43712_writeReg>:





void PE43712_writeReg(unsigned char reg_num, unsigned int value) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	6039      	str	r1, [r7, #0]
 8000dc6:	71fb      	strb	r3, [r7, #7]
      	unsigned char buffer[3];
      	unsigned int * cmdstart = (unsigned int *) (&buffer[0]);
 8000dc8:	f107 0308 	add.w	r3, r7, #8
 8000dcc:	60fb      	str	r3, [r7, #12]
	// 0xF8 is ignoring area
	// address 
      	//*cmdstart = ntonl2(((reg_num & 0x07) << 8) | ( value & 0x7F )); // << 3 for device address
      	*cmdstart = (((reg_num & 0x07) << 8) | ( value & 0x7F )); // << 3 for device address
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	021b      	lsls	r3, r3, #8
 8000dd2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ddc:	431a      	orrs	r2, r3
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	601a      	str	r2, [r3, #0]

      	PE43712_SEN_Clr();
 8000de2:	2200      	movs	r2, #0
 8000de4:	2120      	movs	r1, #32
 8000de6:	480c      	ldr	r0, [pc, #48]	@ (8000e18 <PE43712_writeReg+0x5c>)
 8000de8:	f00a f80e 	bl	800ae08 <HAL_GPIO_WritePin>
      	DWT_Delay_us(1);
 8000dec:	2001      	movs	r0, #1
 8000dee:	f7ff fec9 	bl	8000b84 <DWT_Delay_us>
      	HAL_SPI_Transmit(&PE43712_SPI_PORT, buffer, 2, 100);
 8000df2:	f107 0108 	add.w	r1, r7, #8
 8000df6:	2364      	movs	r3, #100	@ 0x64
 8000df8:	2202      	movs	r2, #2
 8000dfa:	4808      	ldr	r0, [pc, #32]	@ (8000e1c <PE43712_writeReg+0x60>)
 8000dfc:	f00d f92c 	bl	800e058 <HAL_SPI_Transmit>

      	DWT_Delay_us(1);
 8000e00:	2001      	movs	r0, #1
 8000e02:	f7ff febf 	bl	8000b84 <DWT_Delay_us>
      	PE43712_SEN_Set();
 8000e06:	2201      	movs	r2, #1
 8000e08:	2120      	movs	r1, #32
 8000e0a:	4803      	ldr	r0, [pc, #12]	@ (8000e18 <PE43712_writeReg+0x5c>)
 8000e0c:	f009 fffc 	bl	800ae08 <HAL_GPIO_WritePin>
      	//DWT_Delay_us(10);

}
 8000e10:	bf00      	nop
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	58020c00 	.word	0x58020c00
 8000e1c:	24000508 	.word	0x24000508

08000e20 <addLast>:
    	newNode->spFreq = sp;
    	target->next = newNode;
}

void addLast(NODE *target, U8 ch, float st, float sp)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	460b      	mov	r3, r1
 8000e2a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000e2e:	edc7 0a00 	vstr	s1, [r7]
 8000e32:	72fb      	strb	r3, [r7, #11]
	NODE *curr= target;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	617b      	str	r3, [r7, #20]
	while(curr->next != NULL)
 8000e38:	e002      	b.n	8000e40 <addLast+0x20>
	{
		curr = curr->next;
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	68db      	ldr	r3, [r3, #12]
 8000e3e:	617b      	str	r3, [r7, #20]
	while(curr->next != NULL)
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d1f8      	bne.n	8000e3a <addLast+0x1a>
	}
    	NODE *newNode = malloc(sizeof(NODE));
 8000e48:	2010      	movs	r0, #16
 8000e4a:	f011 fa45 	bl	80122d8 <malloc>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	613b      	str	r3, [r7, #16]
    	curr->next = newNode;
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	693a      	ldr	r2, [r7, #16]
 8000e56:	60da      	str	r2, [r3, #12]

    	newNode->next = NULL;
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	60da      	str	r2, [r3, #12]
    	newNode->ch = ch;
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	7afa      	ldrb	r2, [r7, #11]
 8000e62:	701a      	strb	r2, [r3, #0]
    	newNode->stFreq = st;
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	605a      	str	r2, [r3, #4]
    	newNode->spFreq = sp;
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	683a      	ldr	r2, [r7, #0]
 8000e6e:	609a      	str	r2, [r3, #8]
}
 8000e70:	bf00      	nop
 8000e72:	3718      	adds	r7, #24
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <delete>:

void delete(NODE *target)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
	NODE *curr = target->next;      //         
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	60fb      	str	r3, [r7, #12]
	while (curr != NULL)    //  NULL    
 8000e86:	e007      	b.n	8000e98 <delete+0x20>
	{
		NODE *next = curr->next;    //       
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	60bb      	str	r3, [r7, #8]
		free(curr);                        //    
 8000e8e:	68f8      	ldr	r0, [r7, #12]
 8000e90:	f011 fa2a 	bl	80122e8 <free>
		curr = next;                       //     
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	60fb      	str	r3, [r7, #12]
	while (curr != NULL)    //  NULL    
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d1f4      	bne.n	8000e88 <delete+0x10>
	}
	free(target);    //    
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f011 fa22 	bl	80122e8 <free>
	target->next = NULL;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	60da      	str	r2, [r3, #12]
	target = NULL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	607b      	str	r3, [r7, #4]

}
 8000eae:	bf00      	nop
 8000eb0:	3710      	adds	r7, #16
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <level2Power>:
uint8_t powerMeasOn;


// get POWER(dBm) from voltage level
float level2Power (float volt)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b089      	sub	sp, #36	@ 0x24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	ed87 0a01 	vstr	s0, [r7, #4]
	float maxdbm = 0.0;
 8000ec2:	f04f 0300 	mov.w	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]
	float mindbm = -52.5;
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f38 <level2Power+0x80>)
 8000eca:	617b      	str	r3, [r7, #20]

	float maxlvl = 2.5;
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <level2Power+0x84>)
 8000ece:	613b      	str	r3, [r7, #16]
	float minlvl = 1.0;
 8000ed0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000ed4:	60fb      	str	r3, [r7, #12]

	float dbm;


	if(volt > 0.0) {
 8000ed6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ee2:	dd1c      	ble.n	8000f1e <level2Power+0x66>
		dbm = ((maxdbm-mindbm)/(maxlvl-minlvl))*(volt-minlvl)+mindbm;
 8000ee4:	ed97 7a06 	vldr	s14, [r7, #24]
 8000ee8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000eec:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000ef0:	ed97 7a04 	vldr	s14, [r7, #16]
 8000ef4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ef8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000efc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f00:	edd7 6a01 	vldr	s13, [r7, #4]
 8000f04:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f08:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f10:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f18:	edc7 7a07 	vstr	s15, [r7, #28]
 8000f1c:	e001      	b.n	8000f22 <level2Power+0x6a>
	} else {
		dbm = mindbm;
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	61fb      	str	r3, [r7, #28]
	}
	return dbm;
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	ee07 3a90 	vmov	s15, r3
}
 8000f28:	eeb0 0a67 	vmov.f32	s0, s15
 8000f2c:	3724      	adds	r7, #36	@ 0x24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	c2520000 	.word	0xc2520000
 8000f3c:	40200000 	.word	0x40200000

08000f40 <contBinSearch>:


//////////////////////////////////////////////////////////
//
// volt is code level
uint8_t contBinSearch(int volt, int ch) {
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
	// under search process
	premidcode[ch] = midcode[ch];
 8000f4a:	4a5c      	ldr	r2, [pc, #368]	@ (80010bc <contBinSearch+0x17c>)
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	7819      	ldrb	r1, [r3, #0]
 8000f52:	4a5b      	ldr	r2, [pc, #364]	@ (80010c0 <contBinSearch+0x180>)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	4413      	add	r3, r2
 8000f58:	460a      	mov	r2, r1
 8000f5a:	701a      	strb	r2, [r3, #0]

	// 
	if (MIDMAX < volt || MIDMIN > volt) {
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f242 2262 	movw	r2, #8802	@ 0x2262
 8000f62:	4293      	cmp	r3, r2
 8000f64:	dc05      	bgt.n	8000f72 <contBinSearch+0x32>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	f641 52b1 	movw	r2, #7601	@ 0x1db1
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	f300 809b 	bgt.w	80010a8 <contBinSearch+0x168>

		//  
		if( lowcode[ch] <= highcode[ch]) {
 8000f72:	4a54      	ldr	r2, [pc, #336]	@ (80010c4 <contBinSearch+0x184>)
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	4413      	add	r3, r2
 8000f78:	781a      	ldrb	r2, [r3, #0]
 8000f7a:	4953      	ldr	r1, [pc, #332]	@ (80010c8 <contBinSearch+0x188>)
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	440b      	add	r3, r1
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d871      	bhi.n	800106a <contBinSearch+0x12a>
			midcode[ch] = (lowcode[ch] + highcode[ch]) / 2;
 8000f86:	4a4f      	ldr	r2, [pc, #316]	@ (80010c4 <contBinSearch+0x184>)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4a4d      	ldr	r2, [pc, #308]	@ (80010c8 <contBinSearch+0x188>)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	4413      	add	r3, r2
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	440b      	add	r3, r1
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	da00      	bge.n	8000fa0 <contBinSearch+0x60>
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	105b      	asrs	r3, r3, #1
 8000fa2:	b2d9      	uxtb	r1, r3
 8000fa4:	4a45      	ldr	r2, [pc, #276]	@ (80010bc <contBinSearch+0x17c>)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	4413      	add	r3, r2
 8000faa:	460a      	mov	r2, r1
 8000fac:	701a      	strb	r2, [r3, #0]
			if (MIDMAX >= volt && MIDMIN <= volt) { // 
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	f242 2262 	movw	r2, #8802	@ 0x2262
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	dc1c      	bgt.n	8000ff2 <contBinSearch+0xb2>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f641 52b1 	movw	r2, #7601	@ 0x1db1
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	dd17      	ble.n	8000ff2 <contBinSearch+0xb2>
				// do nothing
				midcode[ch] = premidcode[ch];
 8000fc2:	4a3f      	ldr	r2, [pc, #252]	@ (80010c0 <contBinSearch+0x180>)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	7819      	ldrb	r1, [r3, #0]
 8000fca:	4a3c      	ldr	r2, [pc, #240]	@ (80010bc <contBinSearch+0x17c>)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	4413      	add	r3, r2
 8000fd0:	460a      	mov	r2, r1
 8000fd2:	701a      	strb	r2, [r3, #0]
				lowcode[ch] = 0x00;   // restart
 8000fd4:	4a3b      	ldr	r2, [pc, #236]	@ (80010c4 <contBinSearch+0x184>)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	4413      	add	r3, r2
 8000fda:	2200      	movs	r2, #0
 8000fdc:	701a      	strb	r2, [r3, #0]
				highcode[ch] = 0x7F;
 8000fde:	4a3a      	ldr	r2, [pc, #232]	@ (80010c8 <contBinSearch+0x188>)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	227f      	movs	r2, #127	@ 0x7f
 8000fe6:	701a      	strb	r2, [r3, #0]

				return midcode[ch];
 8000fe8:	4a34      	ldr	r2, [pc, #208]	@ (80010bc <contBinSearch+0x17c>)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	4413      	add	r3, r2
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	e05e      	b.n	80010b0 <contBinSearch+0x170>
			}
			else if (volt < MIDMIN) {        //   ATTN level .
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f641 52b1 	movw	r2, #7601	@ 0x1db1
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	dc18      	bgt.n	800102e <contBinSearch+0xee>
				highcode[ch] = midcode[ch] - 1;
 8000ffc:	4a2f      	ldr	r2, [pc, #188]	@ (80010bc <contBinSearch+0x17c>)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	4413      	add	r3, r2
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	3b01      	subs	r3, #1
 8001006:	b2d9      	uxtb	r1, r3
 8001008:	4a2f      	ldr	r2, [pc, #188]	@ (80010c8 <contBinSearch+0x188>)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	4413      	add	r3, r2
 800100e:	460a      	mov	r2, r1
 8001010:	701a      	strb	r2, [r3, #0]
				midcode[ch] = lowcode[ch];
 8001012:	4a2c      	ldr	r2, [pc, #176]	@ (80010c4 <contBinSearch+0x184>)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	4413      	add	r3, r2
 8001018:	7819      	ldrb	r1, [r3, #0]
 800101a:	4a28      	ldr	r2, [pc, #160]	@ (80010bc <contBinSearch+0x17c>)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	4413      	add	r3, r2
 8001020:	460a      	mov	r2, r1
 8001022:	701a      	strb	r2, [r3, #0]
				return midcode[ch];
 8001024:	4a25      	ldr	r2, [pc, #148]	@ (80010bc <contBinSearch+0x17c>)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	4413      	add	r3, r2
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	e040      	b.n	80010b0 <contBinSearch+0x170>
			}
			else if (volt > MIDMAX) {        //  , ATTN level .
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	f242 2262 	movw	r2, #8802	@ 0x2262
 8001034:	4293      	cmp	r3, r2
 8001036:	dd37      	ble.n	80010a8 <contBinSearch+0x168>
				lowcode[ch] = midcode[ch] + 1;
 8001038:	4a20      	ldr	r2, [pc, #128]	@ (80010bc <contBinSearch+0x17c>)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	4413      	add	r3, r2
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	3301      	adds	r3, #1
 8001042:	b2d9      	uxtb	r1, r3
 8001044:	4a1f      	ldr	r2, [pc, #124]	@ (80010c4 <contBinSearch+0x184>)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	4413      	add	r3, r2
 800104a:	460a      	mov	r2, r1
 800104c:	701a      	strb	r2, [r3, #0]
				midcode[ch] = highcode[ch];
 800104e:	4a1e      	ldr	r2, [pc, #120]	@ (80010c8 <contBinSearch+0x188>)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	4413      	add	r3, r2
 8001054:	7819      	ldrb	r1, [r3, #0]
 8001056:	4a19      	ldr	r2, [pc, #100]	@ (80010bc <contBinSearch+0x17c>)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	4413      	add	r3, r2
 800105c:	460a      	mov	r2, r1
 800105e:	701a      	strb	r2, [r3, #0]
				return midcode[ch];
 8001060:	4a16      	ldr	r2, [pc, #88]	@ (80010bc <contBinSearch+0x17c>)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	4413      	add	r3, r2
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	e022      	b.n	80010b0 <contBinSearch+0x170>
			}
		} else {  // ,   
			if( MIDMAX < volt )
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f242 2262 	movw	r2, #8802	@ 0x2262
 8001070:	4293      	cmp	r3, r2
 8001072:	dd0a      	ble.n	800108a <contBinSearch+0x14a>
			{
				lowcode[ch] = 0x00;
 8001074:	4a13      	ldr	r2, [pc, #76]	@ (80010c4 <contBinSearch+0x184>)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	4413      	add	r3, r2
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
				highcode[ch] = 0x7F;
 800107e:	4a12      	ldr	r2, [pc, #72]	@ (80010c8 <contBinSearch+0x188>)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	4413      	add	r3, r2
 8001084:	227f      	movs	r2, #127	@ 0x7f
 8001086:	701a      	strb	r2, [r3, #0]
 8001088:	e00e      	b.n	80010a8 <contBinSearch+0x168>
			} else if ( MIDMIN > volt  )
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f641 52b1 	movw	r2, #7601	@ 0x1db1
 8001090:	4293      	cmp	r3, r2
 8001092:	dc09      	bgt.n	80010a8 <contBinSearch+0x168>
			{
     				lowcode[ch] = 0x00;
 8001094:	4a0b      	ldr	r2, [pc, #44]	@ (80010c4 <contBinSearch+0x184>)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	4413      	add	r3, r2
 800109a:	2200      	movs	r2, #0
 800109c:	701a      	strb	r2, [r3, #0]
     				highcode[ch] = 0x7F;
 800109e:	4a0a      	ldr	r2, [pc, #40]	@ (80010c8 <contBinSearch+0x188>)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	4413      	add	r3, r2
 80010a4:	227f      	movs	r2, #127	@ 0x7f
 80010a6:	701a      	strb	r2, [r3, #0]
			}
		}

	} // end of 

	return midcode[ch];
 80010a8:	4a04      	ldr	r2, [pc, #16]	@ (80010bc <contBinSearch+0x17c>)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	4413      	add	r3, r2
 80010ae:	781b      	ldrb	r3, [r3, #0]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	2402a400 	.word	0x2402a400
 80010c0:	2402a40c 	.word	0x2402a40c
 80010c4:	2402a3f4 	.word	0x2402a3f4
 80010c8:	2402a3e8 	.word	0x2402a3e8
 80010cc:	00000000 	.word	0x00000000

080010d0 <calPowerRSSI>:

// calPowerRSSI(midcode[curr->ch], maxSensVal[curr->ch]);

float calPowerRSSI(uint8_t attncode, int adccode )
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	6039      	str	r1, [r7, #0]
 80010da:	71fb      	strb	r3, [r7, #7]
	float powerlevel = 0.0;
 80010dc:	f04f 0300 	mov.w	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
	float adcvalue = 0.0;
 80010e2:	f04f 0300 	mov.w	r3, #0
 80010e6:	613b      	str	r3, [r7, #16]
	float attnlevel = attncode/4.0;
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	ee07 3a90 	vmov	s15, r3
 80010ee:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80010f2:	eeb1 5b00 	vmov.f64	d5, #16	@ 0x40800000  4.0
 80010f6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010fa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010fe:	edc7 7a03 	vstr	s15, [r7, #12]


	adcvalue = (adccode/65535.0)*3.3;
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	ee07 3a90 	vmov	s15, r3
 8001108:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800110c:	ed9f 5b12 	vldr	d5, [pc, #72]	@ 8001158 <calPowerRSSI+0x88>
 8001110:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001114:	ed9f 6b12 	vldr	d6, [pc, #72]	@ 8001160 <calPowerRSSI+0x90>
 8001118:	ee27 7b06 	vmul.f64	d7, d7, d6
 800111c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001120:	edc7 7a04 	vstr	s15, [r7, #16]
	powerlevel = level2Power(adcvalue)+attnlevel;
 8001124:	ed97 0a04 	vldr	s0, [r7, #16]
 8001128:	f7ff fec6 	bl	8000eb8 <level2Power>
 800112c:	eeb0 7a40 	vmov.f32	s14, s0
 8001130:	edd7 7a03 	vldr	s15, [r7, #12]
 8001134:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001138:	edc7 7a05 	vstr	s15, [r7, #20]


	return (powerlevel-55.0); // -55 for 4 LNA gain + 5 for other loss
 800113c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001140:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001168 <calPowerRSSI+0x98>
 8001144:	ee77 7ac7 	vsub.f32	s15, s15, s14

	// return (float)(adccode/100.0);

	// return adcvalue;

}
 8001148:	eeb0 0a67 	vmov.f32	s0, s15
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	f3af 8000 	nop.w
 8001158:	00000000 	.word	0x00000000
 800115c:	40efffe0 	.word	0x40efffe0
 8001160:	66666666 	.word	0x66666666
 8001164:	400a6666 	.word	0x400a6666
 8001168:	425c0000 	.word	0x425c0000

0800116c <hcf>:




unsigned int hcf(unsigned int n1, unsigned int n2) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
	if (n2 != 0)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d00d      	beq.n	8001198 <hcf+0x2c>
		return hcf(n2, n1 % n2);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	fbb3 f2f2 	udiv	r2, r3, r2
 8001184:	6839      	ldr	r1, [r7, #0]
 8001186:	fb01 f202 	mul.w	r2, r1, r2
 800118a:	1a9b      	subs	r3, r3, r2
 800118c:	4619      	mov	r1, r3
 800118e:	6838      	ldr	r0, [r7, #0]
 8001190:	f7ff ffec 	bl	800116c <hcf>
 8001194:	4603      	mov	r3, r0
 8001196:	e000      	b.n	800119a <hcf+0x2e>
	else
		return n1;
 8001198:	687b      	ldr	r3, [r7, #4]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
	...

080011a4 <valTestInit>:

void valTestInit() {
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
	for (U8 dd = 0; dd < REG_SIZE; dd++)
 80011aa:	2300      	movs	r3, #0
 80011ac:	71fb      	strb	r3, [r7, #7]
 80011ae:	e006      	b.n	80011be <valTestInit+0x1a>
		valInAddr[dd] = 0x00;
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	4a17      	ldr	r2, [pc, #92]	@ (8001210 <valTestInit+0x6c>)
 80011b4:	2100      	movs	r1, #0
 80011b6:	54d1      	strb	r1, [r2, r3]
	for (U8 dd = 0; dd < REG_SIZE; dd++)
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	3301      	adds	r3, #1
 80011bc:	71fb      	strb	r3, [r7, #7]
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	2b3b      	cmp	r3, #59	@ 0x3b
 80011c2:	d9f5      	bls.n	80011b0 <valTestInit+0xc>

	for(U8 dd=0; dd<MAXCH; dd++)
 80011c4:	2300      	movs	r3, #0
 80011c6:	71bb      	strb	r3, [r7, #6]
 80011c8:	e017      	b.n	80011fa <valTestInit+0x56>
	{
		currAttnVal[dd]=0;
 80011ca:	79bb      	ldrb	r3, [r7, #6]
 80011cc:	4a11      	ldr	r2, [pc, #68]	@ (8001214 <valTestInit+0x70>)
 80011ce:	2100      	movs	r1, #0
 80011d0:	54d1      	strb	r1, [r2, r3]
		maxSensVal[dd]=0;
 80011d2:	79bb      	ldrb	r3, [r7, #6]
 80011d4:	4a10      	ldr	r2, [pc, #64]	@ (8001218 <valTestInit+0x74>)
 80011d6:	2100      	movs	r1, #0
 80011d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		highcode[dd] = 0x7E;
 80011dc:	79bb      	ldrb	r3, [r7, #6]
 80011de:	4a0f      	ldr	r2, [pc, #60]	@ (800121c <valTestInit+0x78>)
 80011e0:	217e      	movs	r1, #126	@ 0x7e
 80011e2:	54d1      	strb	r1, [r2, r3]
		lowcode[dd] = 0x00;
 80011e4:	79bb      	ldrb	r3, [r7, #6]
 80011e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001220 <valTestInit+0x7c>)
 80011e8:	2100      	movs	r1, #0
 80011ea:	54d1      	strb	r1, [r2, r3]
		midcode[dd]=0x00;
 80011ec:	79bb      	ldrb	r3, [r7, #6]
 80011ee:	4a0d      	ldr	r2, [pc, #52]	@ (8001224 <valTestInit+0x80>)
 80011f0:	2100      	movs	r1, #0
 80011f2:	54d1      	strb	r1, [r2, r3]
	for(U8 dd=0; dd<MAXCH; dd++)
 80011f4:	79bb      	ldrb	r3, [r7, #6]
 80011f6:	3301      	adds	r3, #1
 80011f8:	71bb      	strb	r3, [r7, #6]
 80011fa:	79bb      	ldrb	r3, [r7, #6]
 80011fc:	2b0a      	cmp	r3, #10
 80011fe:	d9e4      	bls.n	80011ca <valTestInit+0x26>
	}

}
 8001200:	bf00      	nop
 8001202:	bf00      	nop
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	2402a328 	.word	0x2402a328
 8001214:	2402a3dc 	.word	0x2402a3dc
 8001218:	2402a3b0 	.word	0x2402a3b0
 800121c:	2402a3e8 	.word	0x2402a3e8
 8001220:	2402a3f4 	.word	0x2402a3f4
 8001224:	2402a400 	.word	0x2402a400

08001228 <softfilterWBW>:
	}

	return crc;
}

void softfilterWBW(uint32_t *pre, uint32_t *post) {
 8001228:	b480      	push	{r7}
 800122a:	b087      	sub	sp, #28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]

	int i = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
	double val1=0;
 8001236:	f04f 0200 	mov.w	r2, #0
 800123a:	f04f 0300 	mov.w	r3, #0
 800123e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	for (i = 0; i < MAXINDX; i++) {
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	e1ac      	b.n	80015a2 <softfilterWBW+0x37a>
		if (i > 14 && MAXINDX - 15 > i) {
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	2b0e      	cmp	r3, #14
 800124c:	f340 81a0 	ble.w	8001590 <softfilterWBW+0x368>
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	f5b3 6ff8 	cmp.w	r3, #1984	@ 0x7c0
 8001256:	f300 819b 	bgt.w	8001590 <softfilterWBW+0x368>
			val1 = (pre[i - 15] * 1  + pre[i - 14] * 2  + pre[i - 13] * 3
 800125a:	697a      	ldr	r2, [r7, #20]
 800125c:	4bbe      	ldr	r3, [pc, #760]	@ (8001558 <softfilterWBW+0x330>)
 800125e:	4413      	add	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	4413      	add	r3, r2
 8001266:	6819      	ldr	r1, [r3, #0]
 8001268:	697a      	ldr	r2, [r7, #20]
 800126a:	4bbc      	ldr	r3, [pc, #752]	@ (800155c <softfilterWBW+0x334>)
 800126c:	4413      	add	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	4413      	add	r3, r2
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	4613      	mov	r3, r2
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	441a      	add	r2, r3
 800127c:	6978      	ldr	r0, [r7, #20]
 800127e:	4bb8      	ldr	r3, [pc, #736]	@ (8001560 <softfilterWBW+0x338>)
 8001280:	4403      	add	r3, r0
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	4403      	add	r3, r0
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	4413      	add	r3, r2
 800128e:	4419      	add	r1, r3
					+ pre[i - 12] * 4  + pre[i - 11] * 5  + pre[i - 10] * 6
 8001290:	697a      	ldr	r2, [r7, #20]
 8001292:	4bb4      	ldr	r3, [pc, #720]	@ (8001564 <softfilterWBW+0x33c>)
 8001294:	4413      	add	r3, r2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	687a      	ldr	r2, [r7, #4]
 800129a:	4413      	add	r3, r2
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	4613      	mov	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	441a      	add	r2, r3
 80012a4:	6978      	ldr	r0, [r7, #20]
 80012a6:	4bb0      	ldr	r3, [pc, #704]	@ (8001568 <softfilterWBW+0x340>)
 80012a8:	4403      	add	r3, r0
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	4403      	add	r3, r0
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	4413      	add	r3, r2
 80012b6:	4419      	add	r1, r3
					+ pre[i - 9] * 7  + pre[i - 8] * 8  + pre[i - 7] * 9
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	4bac      	ldr	r3, [pc, #688]	@ (800156c <softfilterWBW+0x344>)
 80012bc:	4413      	add	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	4413      	add	r3, r2
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4613      	mov	r3, r2
 80012c8:	00db      	lsls	r3, r3, #3
 80012ca:	1a98      	subs	r0, r3, r2
					+ pre[i - 12] * 4  + pre[i - 11] * 5  + pre[i - 10] * 6
 80012cc:	697a      	ldr	r2, [r7, #20]
 80012ce:	4ba8      	ldr	r3, [pc, #672]	@ (8001570 <softfilterWBW+0x348>)
 80012d0:	4413      	add	r3, r2
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	4413      	add	r3, r2
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	4613      	mov	r3, r2
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	4413      	add	r3, r2
 80012e0:	005b      	lsls	r3, r3, #1
					+ pre[i - 9] * 7  + pre[i - 8] * 8  + pre[i - 7] * 9
 80012e2:	4403      	add	r3, r0
 80012e4:	4419      	add	r1, r3
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	4ba2      	ldr	r3, [pc, #648]	@ (8001574 <softfilterWBW+0x34c>)
 80012ea:	4413      	add	r3, r2
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	4413      	add	r3, r2
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	4613      	mov	r3, r2
 80012f6:	00db      	lsls	r3, r3, #3
 80012f8:	441a      	add	r2, r3
 80012fa:	6978      	ldr	r0, [r7, #20]
 80012fc:	4b9e      	ldr	r3, [pc, #632]	@ (8001578 <softfilterWBW+0x350>)
 80012fe:	4403      	add	r3, r0
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	4403      	add	r3, r0
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	4413      	add	r3, r2
 800130c:	4419      	add	r1, r3
					+ pre[i - 6] * 10  + pre[i - 5] * 11  + pre[i - 4] * 12
 800130e:	697a      	ldr	r2, [r7, #20]
 8001310:	4b9a      	ldr	r3, [pc, #616]	@ (800157c <softfilterWBW+0x354>)
 8001312:	4413      	add	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	4413      	add	r3, r2
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4613      	mov	r3, r2
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	4413      	add	r3, r2
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	1898      	adds	r0, r3, r2
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	4b95      	ldr	r3, [pc, #596]	@ (8001580 <softfilterWBW+0x358>)
 800132a:	4413      	add	r3, r2
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4613      	mov	r3, r2
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	4413      	add	r3, r2
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	4403      	add	r3, r0
 800133e:	4419      	add	r1, r3
					+ pre[i - 3] * 13  + pre[i - 2] * 14  + pre[i - 1] * 15
 8001340:	697a      	ldr	r2, [r7, #20]
 8001342:	4b90      	ldr	r3, [pc, #576]	@ (8001584 <softfilterWBW+0x35c>)
 8001344:	4413      	add	r3, r2
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	4413      	add	r3, r2
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	4613      	mov	r3, r2
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	4413      	add	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	1898      	adds	r0, r3, r2
					+ pre[i - 6] * 10  + pre[i - 5] * 11  + pre[i - 4] * 12
 8001358:	697a      	ldr	r2, [r7, #20]
 800135a:	4b8b      	ldr	r3, [pc, #556]	@ (8001588 <softfilterWBW+0x360>)
 800135c:	4413      	add	r3, r2
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	4413      	add	r3, r2
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	4613      	mov	r3, r2
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	4413      	add	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
					+ pre[i - 3] * 13  + pre[i - 2] * 14  + pre[i - 1] * 15
 800136e:	4403      	add	r3, r0
 8001370:	4419      	add	r1, r3
 8001372:	697a      	ldr	r2, [r7, #20]
 8001374:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8001378:	4413      	add	r3, r2
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	4413      	add	r3, r2
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	4613      	mov	r3, r2
 8001384:	011b      	lsls	r3, r3, #4
 8001386:	1a98      	subs	r0, r3, r2
 8001388:	697a      	ldr	r2, [r7, #20]
 800138a:	4b80      	ldr	r3, [pc, #512]	@ (800158c <softfilterWBW+0x364>)
 800138c:	4413      	add	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	687a      	ldr	r2, [r7, #4]
 8001392:	4413      	add	r3, r2
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	4613      	mov	r3, r2
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	1a9b      	subs	r3, r3, r2
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	4403      	add	r3, r0
 80013a0:	18ca      	adds	r2, r1, r3
					+ pre[i + 15] * 1  + pre[i + 14] * 2  + pre[i + 13] * 3
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	330f      	adds	r3, #15
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	6879      	ldr	r1, [r7, #4]
 80013aa:	440b      	add	r3, r1
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	18d1      	adds	r1, r2, r3
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	330d      	adds	r3, #13
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	4413      	add	r3, r2
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4613      	mov	r3, r2
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	441a      	add	r2, r3
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	330e      	adds	r3, #14
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	4403      	add	r3, r0
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	4413      	add	r3, r2
 80013d2:	4419      	add	r1, r3
					+ pre[i + 12] * 4  + pre[i + 11] * 5  + pre[i + 10] * 6
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	330b      	adds	r3, #11
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	4413      	add	r3, r2
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4613      	mov	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	441a      	add	r2, r3
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	330c      	adds	r3, #12
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	4403      	add	r3, r0
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	4419      	add	r1, r3
					+ pre[i + 9] * 7  + pre[i + 8] * 8  + pre[i + 7] * 9
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	3309      	adds	r3, #9
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	4413      	add	r3, r2
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	4613      	mov	r3, r2
 8001406:	00db      	lsls	r3, r3, #3
 8001408:	1a98      	subs	r0, r3, r2
					+ pre[i + 12] * 4  + pre[i + 11] * 5  + pre[i + 10] * 6
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	330a      	adds	r3, #10
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	4413      	add	r3, r2
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	4613      	mov	r3, r2
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	4413      	add	r3, r2
 800141c:	005b      	lsls	r3, r3, #1
					+ pre[i + 9] * 7  + pre[i + 8] * 8  + pre[i + 7] * 9
 800141e:	4403      	add	r3, r0
 8001420:	4419      	add	r1, r3
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	3307      	adds	r3, #7
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	4413      	add	r3, r2
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	4613      	mov	r3, r2
 8001430:	00db      	lsls	r3, r3, #3
 8001432:	441a      	add	r2, r3
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	3308      	adds	r3, #8
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	4403      	add	r3, r0
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	4413      	add	r3, r2
 8001444:	4419      	add	r1, r3
					+ pre[i + 6] * 10  + pre[i + 5] * 11  + pre[i + 4] * 12
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	3305      	adds	r3, #5
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	4413      	add	r3, r2
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	4613      	mov	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	4413      	add	r3, r2
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	1898      	adds	r0, r3, r2
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	3306      	adds	r3, #6
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	4413      	add	r3, r2
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	4613      	mov	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4413      	add	r3, r2
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	4403      	add	r3, r0
 8001472:	4419      	add	r1, r3
					+ pre[i + 3] * 13  + pre[i + 2] * 14  + pre[i + 1] * 15
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	3303      	adds	r3, #3
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	4413      	add	r3, r2
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4613      	mov	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	1898      	adds	r0, r3, r2
					+ pre[i + 6] * 10  + pre[i + 5] * 11  + pre[i + 4] * 12
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	3304      	adds	r3, #4
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	4413      	add	r3, r2
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	4613      	mov	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	4413      	add	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
					+ pre[i + 3] * 13  + pre[i + 2] * 14  + pre[i + 1] * 15
 800149e:	4403      	add	r3, r0
 80014a0:	4419      	add	r1, r3
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	3301      	adds	r3, #1
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	4413      	add	r3, r2
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	4613      	mov	r3, r2
 80014b0:	011b      	lsls	r3, r3, #4
 80014b2:	1a98      	subs	r0, r3, r2
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	3302      	adds	r3, #2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	4413      	add	r3, r2
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4613      	mov	r3, r2
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	1a9b      	subs	r3, r3, r2
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	4403      	add	r3, r0
 80014ca:	18ca      	adds	r2, r1, r3
					+ pre[i] * 16  );
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	6879      	ldr	r1, [r7, #4]
 80014d2:	440b      	add	r3, r1
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	011b      	lsls	r3, r3, #4
 80014d8:	4413      	add	r3, r2
			val1 = (pre[i - 15] * 1  + pre[i - 14] * 2  + pre[i - 13] * 3
 80014da:	ee07 3a90 	vmov	s15, r3
 80014de:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80014e2:	ed87 7b02 	vstr	d7, [r7, #8]

			if( val1 > 4294967295.0)
 80014e6:	ed97 7b02 	vldr	d7, [r7, #8]
 80014ea:	ed9f 6b15 	vldr	d6, [pc, #84]	@ 8001540 <softfilterWBW+0x318>
 80014ee:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80014f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f6:	dd10      	ble.n	800151a <softfilterWBW+0x2f2>
			{
				val1 = 4294967295/256.0;
 80014f8:	a313      	add	r3, pc, #76	@ (adr r3, 8001548 <softfilterWBW+0x320>)
 80014fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fe:	e9c7 2302 	strd	r2, r3, [r7, #8]
				post[i] = val1;
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	4413      	add	r3, r2
 800150a:	ed97 7b02 	vldr	d7, [r7, #8]
 800150e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001512:	ee17 2a90 	vmov	r2, s15
 8001516:	601a      	str	r2, [r3, #0]
			if( val1 > 4294967295.0)
 8001518:	e040      	b.n	800159c <softfilterWBW+0x374>
			} else {
				post[i] = val1 / 256;
 800151a:	ed97 6b02 	vldr	d6, [r7, #8]
 800151e:	ed9f 5b0c 	vldr	d5, [pc, #48]	@ 8001550 <softfilterWBW+0x328>
 8001522:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	683a      	ldr	r2, [r7, #0]
 800152c:	4413      	add	r3, r2
 800152e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001532:	ee17 2a90 	vmov	r2, s15
 8001536:	601a      	str	r2, [r3, #0]
			if( val1 > 4294967295.0)
 8001538:	e030      	b.n	800159c <softfilterWBW+0x374>
 800153a:	bf00      	nop
 800153c:	f3af 8000 	nop.w
 8001540:	ffe00000 	.word	0xffe00000
 8001544:	41efffff 	.word	0x41efffff
 8001548:	ffe00000 	.word	0xffe00000
 800154c:	416fffff 	.word	0x416fffff
 8001550:	00000000 	.word	0x00000000
 8001554:	40700000 	.word	0x40700000
 8001558:	3ffffff1 	.word	0x3ffffff1
 800155c:	3ffffff3 	.word	0x3ffffff3
 8001560:	3ffffff2 	.word	0x3ffffff2
 8001564:	3ffffff5 	.word	0x3ffffff5
 8001568:	3ffffff4 	.word	0x3ffffff4
 800156c:	3ffffff7 	.word	0x3ffffff7
 8001570:	3ffffff6 	.word	0x3ffffff6
 8001574:	3ffffff9 	.word	0x3ffffff9
 8001578:	3ffffff8 	.word	0x3ffffff8
 800157c:	3ffffffb 	.word	0x3ffffffb
 8001580:	3ffffffa 	.word	0x3ffffffa
 8001584:	3ffffffd 	.word	0x3ffffffd
 8001588:	3ffffffc 	.word	0x3ffffffc
 800158c:	3ffffffe 	.word	0x3ffffffe

			//post[i] = pre[i];


		} else {
			post[i] = 0;
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	4413      	add	r3, r2
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
	for (i = 0; i < MAXINDX; i++) {
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	3301      	adds	r3, #1
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80015a8:	f6ff ae4e 	blt.w	8001248 <softfilterWBW+0x20>
		}

	}

}
 80015ac:	bf00      	nop
 80015ae:	bf00      	nop
 80015b0:	371c      	adds	r7, #28
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop

080015bc <softfilterNBW>:

void softfilterNBW(uint32_t *pre, uint32_t *post) {
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
	int i = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < MAXINDX; i++) {
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	e373      	b.n	8001cb8 <softfilterNBW+0x6fc>
		if (i > 3 && MAXINDX - 4 > i) {
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2b03      	cmp	r3, #3
 80015d4:	f340 80c3 	ble.w	800175e <softfilterNBW+0x1a2>
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f240 72cb 	movw	r2, #1995	@ 0x7cb
 80015de:	4293      	cmp	r3, r2
 80015e0:	f300 80bd 	bgt.w	800175e <softfilterNBW+0x1a2>

			if( (pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 80015e4:	68fa      	ldr	r2, [r7, #12]
 80015e6:	4b8d      	ldr	r3, [pc, #564]	@ (800181c <softfilterNBW+0x260>)
 80015e8:	4413      	add	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	4413      	add	r3, r2
 80015f0:	6819      	ldr	r1, [r3, #0]
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	4b8a      	ldr	r3, [pc, #552]	@ (8001820 <softfilterNBW+0x264>)
 80015f6:	4413      	add	r3, r2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	4613      	mov	r3, r2
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	441a      	add	r2, r3
 8001606:	68f8      	ldr	r0, [r7, #12]
 8001608:	4b86      	ldr	r3, [pc, #536]	@ (8001824 <softfilterNBW+0x268>)
 800160a:	4403      	add	r3, r0
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	4403      	add	r3, r0
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	4413      	add	r3, r2
 8001618:	4419      	add	r1, r3
						+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4613      	mov	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	441a      	add	r2, r3
 800162a:	68f8      	ldr	r0, [r7, #12]
 800162c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8001630:	4403      	add	r3, r0
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	4403      	add	r3, r0
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	4419      	add	r1, r3
						+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1) >= 4294967290)
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	3302      	adds	r3, #2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	4613      	mov	r3, r2
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	441a      	add	r2, r3
						+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	3301      	adds	r3, #1
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	4403      	add	r3, r0
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	009b      	lsls	r3, r3, #2
						+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1) >= 4294967290)
 8001660:	4413      	add	r3, r2
 8001662:	18ca      	adds	r2, r1, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	3303      	adds	r3, #3
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	6879      	ldr	r1, [r7, #4]
 800166c:	440b      	add	r3, r1
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	441a      	add	r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	3304      	adds	r3, #4
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	6879      	ldr	r1, [r7, #4]
 800167c:	440b      	add	r3, r1
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4413      	add	r3, r2
			if( (pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001682:	f113 0f07 	cmn.w	r3, #7
 8001686:	d907      	bls.n	8001698 <softfilterNBW+0xdc>
			{
				post[i] = 4294967295;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	4413      	add	r3, r2
 8001690:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	e053      	b.n	8001740 <softfilterNBW+0x184>
			} else {

				post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001698:	68fa      	ldr	r2, [r7, #12]
 800169a:	4b60      	ldr	r3, [pc, #384]	@ (800181c <softfilterNBW+0x260>)
 800169c:	4413      	add	r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	4413      	add	r3, r2
 80016a4:	6819      	ldr	r1, [r3, #0]
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	4b5d      	ldr	r3, [pc, #372]	@ (8001820 <softfilterNBW+0x264>)
 80016aa:	4413      	add	r3, r2
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	4613      	mov	r3, r2
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	441a      	add	r2, r3
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	4b59      	ldr	r3, [pc, #356]	@ (8001824 <softfilterNBW+0x268>)
 80016be:	4403      	add	r3, r0
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	4403      	add	r3, r0
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	4413      	add	r3, r2
 80016cc:	4419      	add	r1, r3
					+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	4413      	add	r3, r2
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	4613      	mov	r3, r2
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	441a      	add	r2, r3
 80016de:	68f8      	ldr	r0, [r7, #12]
 80016e0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80016e4:	4403      	add	r3, r0
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	4403      	add	r3, r0
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4413      	add	r3, r2
 80016f2:	4419      	add	r1, r3
					+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	3302      	adds	r3, #2
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	4413      	add	r3, r2
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	4613      	mov	r3, r2
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	441a      	add	r2, r3
					+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	3301      	adds	r3, #1
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	4403      	add	r3, r0
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	009b      	lsls	r3, r3, #2
					+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 8001714:	4413      	add	r3, r2
 8001716:	18ca      	adds	r2, r1, r3
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	3303      	adds	r3, #3
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	6879      	ldr	r1, [r7, #4]
 8001720:	440b      	add	r3, r1
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	18d1      	adds	r1, r2, r3
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	3304      	adds	r3, #4
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	681a      	ldr	r2, [r3, #0]
				post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	6838      	ldr	r0, [r7, #0]
 800173a:	4403      	add	r3, r0
					+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 800173c:	440a      	add	r2, r1
				post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 800173e:	601a      	str	r2, [r3, #0]
			}
			post[i] = post[i] / 25;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	683a      	ldr	r2, [r7, #0]
 8001746:	4413      	add	r3, r2
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	6839      	ldr	r1, [r7, #0]
 8001750:	440b      	add	r3, r1
 8001752:	4935      	ldr	r1, [pc, #212]	@ (8001828 <softfilterNBW+0x26c>)
 8001754:	fba1 1202 	umull	r1, r2, r1, r2
 8001758:	08d2      	lsrs	r2, r2, #3
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	e2a9      	b.n	8001cb2 <softfilterNBW+0x6f6>
		} else if (i == 3) {
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	2b03      	cmp	r3, #3
 8001762:	d165      	bne.n	8001830 <softfilterNBW+0x274>
			post[i] = pre[i - 3] * 2 + pre[i - 2] * 3 + pre[i - 1] * 4
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	4b2f      	ldr	r3, [pc, #188]	@ (8001824 <softfilterNBW+0x268>)
 8001768:	4413      	add	r3, r2
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	4413      	add	r3, r2
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	0059      	lsls	r1, r3, #1
 8001774:	68fa      	ldr	r2, [r7, #12]
 8001776:	4b2a      	ldr	r3, [pc, #168]	@ (8001820 <softfilterNBW+0x264>)
 8001778:	4413      	add	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	4413      	add	r3, r2
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	4613      	mov	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	4413      	add	r3, r2
 8001788:	4419      	add	r1, r3
				+ pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	4613      	mov	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	441a      	add	r2, r3
			post[i] = pre[i - 3] * 2 + pre[i - 2] * 3 + pre[i - 1] * 4
 800179a:	68f8      	ldr	r0, [r7, #12]
 800179c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80017a0:	4403      	add	r3, r0
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	4403      	add	r3, r0
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	009b      	lsls	r3, r3, #2
				+ pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 80017ac:	4413      	add	r3, r2
 80017ae:	4419      	add	r1, r3
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	3302      	adds	r3, #2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	4413      	add	r3, r2
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	4613      	mov	r3, r2
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	441a      	add	r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	3301      	adds	r3, #1
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	4403      	add	r3, r0
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	4413      	add	r3, r2
 80017d2:	18ca      	adds	r2, r1, r3
				+ pre[i + 3] * 2 + pre[i + 4] * 1;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	3303      	adds	r3, #3
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	6879      	ldr	r1, [r7, #4]
 80017dc:	440b      	add	r3, r1
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	18d1      	adds	r1, r2, r3
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	3304      	adds	r3, #4
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	681a      	ldr	r2, [r3, #0]
			post[i] = pre[i - 3] * 2 + pre[i - 2] * 3 + pre[i - 1] * 4
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	6838      	ldr	r0, [r7, #0]
 80017f6:	4403      	add	r3, r0
				+ pre[i + 3] * 2 + pre[i + 4] * 1;
 80017f8:	440a      	add	r2, r1
			post[i] = pre[i - 3] * 2 + pre[i - 2] * 3 + pre[i - 1] * 4
 80017fa:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 24;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	683a      	ldr	r2, [r7, #0]
 8001802:	4413      	add	r3, r2
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	6839      	ldr	r1, [r7, #0]
 800180c:	440b      	add	r3, r1
 800180e:	4907      	ldr	r1, [pc, #28]	@ (800182c <softfilterNBW+0x270>)
 8001810:	fba1 1202 	umull	r1, r2, r1, r2
 8001814:	0912      	lsrs	r2, r2, #4
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	e24b      	b.n	8001cb2 <softfilterNBW+0x6f6>
 800181a:	bf00      	nop
 800181c:	3ffffffc 	.word	0x3ffffffc
 8001820:	3ffffffe 	.word	0x3ffffffe
 8001824:	3ffffffd 	.word	0x3ffffffd
 8001828:	51eb851f 	.word	0x51eb851f
 800182c:	aaaaaaab 	.word	0xaaaaaaab

		} else if (i == 2) {
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2b02      	cmp	r3, #2
 8001834:	d151      	bne.n	80018da <softfilterNBW+0x31e>
			post[i] = pre[i - 2] * 3 + pre[i - 1] * 4 + pre[i] * 5
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	4b92      	ldr	r3, [pc, #584]	@ (8001a84 <softfilterNBW+0x4c8>)
 800183a:	4413      	add	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	4413      	add	r3, r2
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4613      	mov	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	441a      	add	r2, r3
 800184a:	68f9      	ldr	r1, [r7, #12]
 800184c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8001850:	440b      	add	r3, r1
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	6879      	ldr	r1, [r7, #4]
 8001856:	440b      	add	r3, r1
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	18d1      	adds	r1, r2, r3
				+ pre[i + 1] * 4 + pre[i + 2] * 3 + pre[i + 3] * 2
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	3301      	adds	r3, #1
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	4413      	add	r3, r2
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	0098      	lsls	r0, r3, #2
			post[i] = pre[i - 2] * 3 + pre[i - 1] * 4 + pre[i] * 5
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	4413      	add	r3, r2
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	4613      	mov	r3, r2
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	4413      	add	r3, r2
				+ pre[i + 1] * 4 + pre[i + 2] * 3 + pre[i + 3] * 2
 800187c:	4403      	add	r3, r0
 800187e:	4419      	add	r1, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	3303      	adds	r3, #3
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	0058      	lsls	r0, r3, #1
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	3302      	adds	r3, #2
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	4413      	add	r3, r2
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	4613      	mov	r3, r2
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	4413      	add	r3, r2
 80018a0:	4403      	add	r3, r0
 80018a2:	4419      	add	r1, r3
				+ pre[i + 4] * 1;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	3304      	adds	r3, #4
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	681a      	ldr	r2, [r3, #0]
			post[i] = pre[i - 2] * 3 + pre[i - 1] * 4 + pre[i] * 5
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	6838      	ldr	r0, [r7, #0]
 80018b6:	4403      	add	r3, r0
				+ pre[i + 4] * 1;
 80018b8:	440a      	add	r2, r1
			post[i] = pre[i - 2] * 3 + pre[i - 1] * 4 + pre[i] * 5
 80018ba:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 22;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	4413      	add	r3, r2
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	6839      	ldr	r1, [r7, #0]
 80018cc:	440b      	add	r3, r1
 80018ce:	496e      	ldr	r1, [pc, #440]	@ (8001a88 <softfilterNBW+0x4cc>)
 80018d0:	fba1 1202 	umull	r1, r2, r1, r2
 80018d4:	0912      	lsrs	r2, r2, #4
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	e1eb      	b.n	8001cb2 <softfilterNBW+0x6f6>
		} else if (i == 1) {
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d149      	bne.n	8001974 <softfilterNBW+0x3b8>
			post[i] = pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 80018e0:	68fa      	ldr	r2, [r7, #12]
 80018e2:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80018e6:	4413      	add	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	4413      	add	r3, r2
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	0099      	lsls	r1, r3, #2
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	4413      	add	r3, r2
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	4419      	add	r1, r3
				+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	3302      	adds	r3, #2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4613      	mov	r3, r2
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	441a      	add	r2, r3
			post[i] = pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	3301      	adds	r3, #1
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	4403      	add	r3, r0
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	009b      	lsls	r3, r3, #2
				+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 8001924:	4413      	add	r3, r2
 8001926:	18ca      	adds	r2, r1, r3
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	3303      	adds	r3, #3
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	440b      	add	r3, r1
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	18d1      	adds	r1, r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	3304      	adds	r3, #4
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	4413      	add	r3, r2
 8001942:	681a      	ldr	r2, [r3, #0]
			post[i] = pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	6838      	ldr	r0, [r7, #0]
 800194a:	4403      	add	r3, r0
				+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 800194c:	440a      	add	r2, r1
			post[i] = pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 800194e:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 19;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	4413      	add	r3, r2
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	6839      	ldr	r1, [r7, #0]
 8001960:	4419      	add	r1, r3
 8001962:	4b4a      	ldr	r3, [pc, #296]	@ (8001a8c <softfilterNBW+0x4d0>)
 8001964:	fba3 0302 	umull	r0, r3, r3, r2
 8001968:	1ad2      	subs	r2, r2, r3
 800196a:	0852      	lsrs	r2, r2, #1
 800196c:	4413      	add	r3, r2
 800196e:	091b      	lsrs	r3, r3, #4
 8001970:	600b      	str	r3, [r1, #0]
 8001972:	e19e      	b.n	8001cb2 <softfilterNBW+0x6f6>
		} else if (i == 0) {
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d13c      	bne.n	80019f4 <softfilterNBW+0x438>
			post[i] = pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	4413      	add	r3, r2
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	4613      	mov	r3, r2
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	441a      	add	r2, r3
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	3301      	adds	r3, #1
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	6879      	ldr	r1, [r7, #4]
 8001992:	440b      	add	r3, r1
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	18d1      	adds	r1, r2, r3
				+ pre[i + 3] * 2 + pre[i + 4] * 1;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	3303      	adds	r3, #3
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	4413      	add	r3, r2
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	0058      	lsls	r0, r3, #1
			post[i] = pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	3302      	adds	r3, #2
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	4413      	add	r3, r2
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4613      	mov	r3, r2
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	4413      	add	r3, r2
				+ pre[i + 3] * 2 + pre[i + 4] * 1;
 80019ba:	4403      	add	r3, r0
 80019bc:	4419      	add	r1, r3
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	3304      	adds	r3, #4
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	4413      	add	r3, r2
 80019c8:	681a      	ldr	r2, [r3, #0]
			post[i] = pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	6838      	ldr	r0, [r7, #0]
 80019d0:	4403      	add	r3, r0
				+ pre[i + 3] * 2 + pre[i + 4] * 1;
 80019d2:	440a      	add	r2, r1
			post[i] = pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 80019d4:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 15;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	4413      	add	r3, r2
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	6839      	ldr	r1, [r7, #0]
 80019e6:	440b      	add	r3, r1
 80019e8:	4929      	ldr	r1, [pc, #164]	@ (8001a90 <softfilterNBW+0x4d4>)
 80019ea:	fba1 1202 	umull	r1, r2, r1, r2
 80019ee:	08d2      	lsrs	r2, r2, #3
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	e15e      	b.n	8001cb2 <softfilterNBW+0x6f6>
		} else if (i == MAXINDX - 1) {
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d14e      	bne.n	8001a9c <softfilterNBW+0x4e0>
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	4b24      	ldr	r3, [pc, #144]	@ (8001a94 <softfilterNBW+0x4d8>)
 8001a02:	4413      	add	r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	4413      	add	r3, r2
 8001a0a:	6819      	ldr	r1, [r3, #0]
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a84 <softfilterNBW+0x4c8>)
 8001a10:	4413      	add	r3, r2
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	4413      	add	r3, r2
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	441a      	add	r2, r3
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	4b1d      	ldr	r3, [pc, #116]	@ (8001a98 <softfilterNBW+0x4dc>)
 8001a24:	4403      	add	r3, r0
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	4403      	add	r3, r0
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	4413      	add	r3, r2
 8001a32:	4419      	add	r1, r3
				+ pre[i - 1] * 4 + pre[i] * 5;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	441a      	add	r2, r3
 8001a44:	68f8      	ldr	r0, [r7, #12]
 8001a46:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8001a4a:	4403      	add	r3, r0
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	4403      	add	r3, r0
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	441a      	add	r2, r3
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	6838      	ldr	r0, [r7, #0]
 8001a5e:	4403      	add	r3, r0
				+ pre[i - 1] * 4 + pre[i] * 5;
 8001a60:	440a      	add	r2, r1
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001a62:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 15;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	6839      	ldr	r1, [r7, #0]
 8001a74:	440b      	add	r3, r1
 8001a76:	4906      	ldr	r1, [pc, #24]	@ (8001a90 <softfilterNBW+0x4d4>)
 8001a78:	fba1 1202 	umull	r1, r2, r1, r2
 8001a7c:	08d2      	lsrs	r2, r2, #3
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	e117      	b.n	8001cb2 <softfilterNBW+0x6f6>
 8001a82:	bf00      	nop
 8001a84:	3ffffffe 	.word	0x3ffffffe
 8001a88:	ba2e8ba3 	.word	0xba2e8ba3
 8001a8c:	af286bcb 	.word	0xaf286bcb
 8001a90:	88888889 	.word	0x88888889
 8001a94:	3ffffffc 	.word	0x3ffffffc
 8001a98:	3ffffffd 	.word	0x3ffffffd
		} else if (i == MAXINDX - 2) {
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f240 72ce 	movw	r2, #1998	@ 0x7ce
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d14c      	bne.n	8001b40 <softfilterNBW+0x584>
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	4b89      	ldr	r3, [pc, #548]	@ (8001cd0 <softfilterNBW+0x714>)
 8001aaa:	4413      	add	r3, r2
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	6819      	ldr	r1, [r3, #0]
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	4b87      	ldr	r3, [pc, #540]	@ (8001cd4 <softfilterNBW+0x718>)
 8001ab8:	4413      	add	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	4413      	add	r3, r2
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	441a      	add	r2, r3
 8001ac8:	68f8      	ldr	r0, [r7, #12]
 8001aca:	4b83      	ldr	r3, [pc, #524]	@ (8001cd8 <softfilterNBW+0x71c>)
 8001acc:	4403      	add	r3, r0
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	4403      	add	r3, r0
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	4413      	add	r3, r2
 8001ada:	4419      	add	r1, r3
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	441a      	add	r2, r3
 8001aec:	68f8      	ldr	r0, [r7, #12]
 8001aee:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8001af2:	4403      	add	r3, r0
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	4403      	add	r3, r0
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4413      	add	r3, r2
 8001b00:	4419      	add	r1, r3
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	3301      	adds	r3, #1
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	009a      	lsls	r2, r3, #2
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	6838      	ldr	r0, [r7, #0]
 8001b16:	4403      	add	r3, r0
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4;
 8001b18:	440a      	add	r2, r1
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001b1a:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 19;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	4413      	add	r3, r2
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	6839      	ldr	r1, [r7, #0]
 8001b2c:	4419      	add	r1, r3
 8001b2e:	4b6b      	ldr	r3, [pc, #428]	@ (8001cdc <softfilterNBW+0x720>)
 8001b30:	fba3 0302 	umull	r0, r3, r3, r2
 8001b34:	1ad2      	subs	r2, r2, r3
 8001b36:	0852      	lsrs	r2, r2, #1
 8001b38:	4413      	add	r3, r2
 8001b3a:	091b      	lsrs	r3, r3, #4
 8001b3c:	600b      	str	r3, [r1, #0]
 8001b3e:	e0b8      	b.n	8001cb2 <softfilterNBW+0x6f6>

		} else if (i == MAXINDX - 3) {
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f240 72cd 	movw	r2, #1997	@ 0x7cd
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d153      	bne.n	8001bf2 <softfilterNBW+0x636>
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	4b60      	ldr	r3, [pc, #384]	@ (8001cd0 <softfilterNBW+0x714>)
 8001b4e:	4413      	add	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	4413      	add	r3, r2
 8001b56:	6819      	ldr	r1, [r3, #0]
 8001b58:	68fa      	ldr	r2, [r7, #12]
 8001b5a:	4b5e      	ldr	r3, [pc, #376]	@ (8001cd4 <softfilterNBW+0x718>)
 8001b5c:	4413      	add	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	4413      	add	r3, r2
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	4613      	mov	r3, r2
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	441a      	add	r2, r3
 8001b6c:	68f8      	ldr	r0, [r7, #12]
 8001b6e:	4b5a      	ldr	r3, [pc, #360]	@ (8001cd8 <softfilterNBW+0x71c>)
 8001b70:	4403      	add	r3, r0
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	4403      	add	r3, r0
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4419      	add	r1, r3
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	4413      	add	r3, r2
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	441a      	add	r2, r3
 8001b90:	68f8      	ldr	r0, [r7, #12]
 8001b92:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8001b96:	4403      	add	r3, r0
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	4403      	add	r3, r0
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4413      	add	r3, r2
 8001ba4:	4419      	add	r1, r3
				+ pre[i + 2] * 3;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	3302      	adds	r3, #2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	4413      	add	r3, r2
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	441a      	add	r2, r3
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	4403      	add	r3, r0
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	009b      	lsls	r3, r3, #2
				+ pre[i + 2] * 3;
 8001bc6:	441a      	add	r2, r3
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	6838      	ldr	r0, [r7, #0]
 8001bce:	4403      	add	r3, r0
				+ pre[i + 2] * 3;
 8001bd0:	440a      	add	r2, r1
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001bd2:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 22;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	4413      	add	r3, r2
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	6839      	ldr	r1, [r7, #0]
 8001be4:	440b      	add	r3, r1
 8001be6:	493e      	ldr	r1, [pc, #248]	@ (8001ce0 <softfilterNBW+0x724>)
 8001be8:	fba1 1202 	umull	r1, r2, r1, r2
 8001bec:	0912      	lsrs	r2, r2, #4
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	e05f      	b.n	8001cb2 <softfilterNBW+0x6f6>
		} else if (i == MAXINDX - 4) {
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f240 72cc 	movw	r2, #1996	@ 0x7cc
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d15a      	bne.n	8001cb2 <softfilterNBW+0x6f6>
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001bfc:	68fa      	ldr	r2, [r7, #12]
 8001bfe:	4b34      	ldr	r3, [pc, #208]	@ (8001cd0 <softfilterNBW+0x714>)
 8001c00:	4413      	add	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	4413      	add	r3, r2
 8001c08:	6819      	ldr	r1, [r3, #0]
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	4b31      	ldr	r3, [pc, #196]	@ (8001cd4 <softfilterNBW+0x718>)
 8001c0e:	4413      	add	r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	4413      	add	r3, r2
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	441a      	add	r2, r3
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	4b2d      	ldr	r3, [pc, #180]	@ (8001cd8 <softfilterNBW+0x71c>)
 8001c22:	4403      	add	r3, r0
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	4403      	add	r3, r0
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	4413      	add	r3, r2
 8001c30:	4419      	add	r1, r3
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	4413      	add	r3, r2
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	441a      	add	r2, r3
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8001c48:	4403      	add	r3, r0
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	4403      	add	r3, r0
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	4413      	add	r3, r2
 8001c56:	4419      	add	r1, r3
				+ pre[i + 2] * 3 + pre[i + 3] * 2;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	3302      	adds	r3, #2
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	4413      	add	r3, r2
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4613      	mov	r3, r2
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	441a      	add	r2, r3
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	4403      	add	r3, r0
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	009b      	lsls	r3, r3, #2
				+ pre[i + 2] * 3 + pre[i + 3] * 2;
 8001c78:	4413      	add	r3, r2
 8001c7a:	4419      	add	r1, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	3303      	adds	r3, #3
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	4413      	add	r3, r2
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	005a      	lsls	r2, r3, #1
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	6838      	ldr	r0, [r7, #0]
 8001c90:	4403      	add	r3, r0
				+ pre[i + 2] * 3 + pre[i + 3] * 2;
 8001c92:	440a      	add	r2, r1
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001c94:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 24;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	683a      	ldr	r2, [r7, #0]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	6839      	ldr	r1, [r7, #0]
 8001ca6:	440b      	add	r3, r1
 8001ca8:	490e      	ldr	r1, [pc, #56]	@ (8001ce4 <softfilterNBW+0x728>)
 8001caa:	fba1 1202 	umull	r1, r2, r1, r2
 8001cae:	0912      	lsrs	r2, r2, #4
 8001cb0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < MAXINDX; i++) {
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001cbe:	f6ff ac87 	blt.w	80015d0 <softfilterNBW+0x14>
		}

	}

}
 8001cc2:	bf00      	nop
 8001cc4:	bf00      	nop
 8001cc6:	3714      	adds	r7, #20
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	3ffffffc 	.word	0x3ffffffc
 8001cd4:	3ffffffe 	.word	0x3ffffffe
 8001cd8:	3ffffffd 	.word	0x3ffffffd
 8001cdc:	af286bcb 	.word	0xaf286bcb
 8001ce0:	ba2e8ba3 	.word	0xba2e8ba3
 8001ce4:	aaaaaaab 	.word	0xaaaaaaab

08001ce8 <hexatofloat>:

// char val[] size is 3; 0x000000, fracdigit 0 or 2
float hexatofloat(U8 *val, int fractdigit) {
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
	float k=0.0;
 8001cf2:	f04f 0300 	mov.w	r3, #0
 8001cf6:	60fb      	str	r3, [r7, #12]
	if (fractdigit == 2) {
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d14c      	bne.n	8001d98 <hexatofloat+0xb0>
		k = (val[0] >> 4 & 0x0F) * 1000 + (val[0] & 0x0F) * 100
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	091b      	lsrs	r3, r3, #4
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	f003 030f 	and.w	r3, r3, #15
 8001d0a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d0e:	fb03 f202 	mul.w	r2, r3, r2
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	f003 030f 	and.w	r3, r3, #15
 8001d1a:	2164      	movs	r1, #100	@ 0x64
 8001d1c:	fb01 f303 	mul.w	r3, r1, r3
 8001d20:	18d1      	adds	r1, r2, r3
			+ (val[1] >> 4 & 0x0F) * 10 + (val[1] & 0x0F) * 1
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	3301      	adds	r3, #1
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	091b      	lsrs	r3, r3, #4
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	f003 020f 	and.w	r2, r3, #15
 8001d30:	4613      	mov	r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	4413      	add	r3, r2
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	18ca      	adds	r2, r1, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	f003 030f 	and.w	r3, r3, #15
 8001d44:	4413      	add	r3, r2
			+ (val[2] >> 4 & 0x0F) / 10.0 + (val[2] & 0x0F) / 100.0;
 8001d46:	ee07 3a90 	vmov	s15, r3
 8001d4a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	3302      	adds	r3, #2
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	091b      	lsrs	r3, r3, #4
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	f003 030f 	and.w	r3, r3, #15
 8001d5c:	ee07 3a90 	vmov	s15, r3
 8001d60:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001d64:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8001d68:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001d6c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	3302      	adds	r3, #2
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	ee07 3a90 	vmov	s15, r3
 8001d7e:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001d82:	ed9f 4b31 	vldr	d4, [pc, #196]	@ 8001e48 <hexatofloat+0x160>
 8001d86:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001d8a:	ee36 7b07 	vadd.f64	d7, d6, d7
		k = (val[0] >> 4 & 0x0F) * 1000 + (val[0] & 0x0F) * 100
 8001d8e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d92:	edc7 7a03 	vstr	s15, [r7, #12]
 8001d96:	e04d      	b.n	8001e34 <hexatofloat+0x14c>
	} else if (fractdigit == 0) {
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d14a      	bne.n	8001e34 <hexatofloat+0x14c>
		k = (val[0] >> 4 & 0x0F) * 100000 + (val[0] & 0x0F) * 10000
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	091b      	lsrs	r3, r3, #4
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	f003 030f 	and.w	r3, r3, #15
 8001daa:	4a29      	ldr	r2, [pc, #164]	@ (8001e50 <hexatofloat+0x168>)
 8001dac:	fb03 f202 	mul.w	r2, r3, r2
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	f003 030f 	and.w	r3, r3, #15
 8001db8:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001dbc:	fb01 f303 	mul.w	r3, r1, r3
 8001dc0:	441a      	add	r2, r3
			+ (val[1] >> 4 & 0x0F) * 1000 + (val[1] & 0x0F) * 100
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	091b      	lsrs	r3, r3, #4
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	f003 030f 	and.w	r3, r3, #15
 8001dd0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001dd4:	fb01 f303 	mul.w	r3, r1, r3
 8001dd8:	441a      	add	r2, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	f003 030f 	and.w	r3, r3, #15
 8001de4:	2164      	movs	r1, #100	@ 0x64
 8001de6:	fb01 f303 	mul.w	r3, r1, r3
 8001dea:	4413      	add	r3, r2
			+ (val[2] >> 4 & 0x0F) * 10.0 + (val[2] & 0x0F) * 1.0;
 8001dec:	ee07 3a90 	vmov	s15, r3
 8001df0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3302      	adds	r3, #2
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	091b      	lsrs	r3, r3, #4
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001e0a:	eeb2 5b04 	vmov.f64	d5, #36	@ 0x41200000  10.0
 8001e0e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001e12:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	3302      	adds	r3, #2
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	f003 030f 	and.w	r3, r3, #15
 8001e20:	ee07 3a90 	vmov	s15, r3
 8001e24:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001e28:	ee36 7b07 	vadd.f64	d7, d6, d7
		k = (val[0] >> 4 & 0x0F) * 100000 + (val[0] & 0x0F) * 10000
 8001e2c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001e30:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return k;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	ee07 3a90 	vmov	s15, r3
}
 8001e3a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	00000000 	.word	0x00000000
 8001e4c:	40590000 	.word	0x40590000
 8001e50:	000186a0 	.word	0x000186a0

08001e54 <crc8>:

unsigned char crc8(unsigned char *data, unsigned char length) {
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	70fb      	strb	r3, [r7, #3]
	unsigned char count;
	unsigned int sum = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60bb      	str	r3, [r7, #8]

	for (count = 0; count < length; count++)
 8001e64:	2300      	movs	r3, #0
 8001e66:	73fb      	strb	r3, [r7, #15]
 8001e68:	e00b      	b.n	8001e82 <crc8+0x2e>
		sum = (sum + data[count]) & 0xFF;
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	4413      	add	r3, r2
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	461a      	mov	r2, r3
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	4413      	add	r3, r2
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	60bb      	str	r3, [r7, #8]
	for (count = 0; count < length; count++)
 8001e7c:	7bfb      	ldrb	r3, [r7, #15]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	73fb      	strb	r3, [r7, #15]
 8001e82:	7bfa      	ldrb	r2, [r7, #15]
 8001e84:	78fb      	ldrb	r3, [r7, #3]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d3ef      	bcc.n	8001e6a <crc8+0x16>

	return sum;
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	b2db      	uxtb	r3, r3
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
	...

08001e9c <waitExecCtl>:
///// RS422 TX enable
#define TXENABLE_PORT GPIOA
#define TXENABLE_PIN GPIO_PIN_8

int waitExecCtl(int logicSel )
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
	int ctlChecker = 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	60bb      	str	r3, [r7, #8]
	int w=0;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	60fb      	str	r3, [r7, #12]
	if( logicSel )
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d023      	beq.n	8001efa <waitExecCtl+0x5e>
	{
		w=0;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
		while(!HAL_GPIO_ReadPin(CTLIN_PORT, CTLIN_PIN))
 8001eb6:	e017      	b.n	8001ee8 <waitExecCtl+0x4c>
		{
			if( w > 60000 || (blockCtrl == NO_MEAS_BLOCK)) // for 60 secs
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	dc04      	bgt.n	8001ecc <waitExecCtl+0x30>
 8001ec2:	4b23      	ldr	r3, [pc, #140]	@ (8001f50 <waitExecCtl+0xb4>)
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b0a      	cmp	r3, #10
 8001eca:	d103      	bne.n	8001ed4 <waitExecCtl+0x38>
			{
				// pause block
				ctlChecker = 0;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60bb      	str	r3, [r7, #8]
				return ctlChecker;
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	e038      	b.n	8001f46 <waitExecCtl+0xaa>
			}
			if(firstLoop)
 8001ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f54 <waitExecCtl+0xb8>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d002      	beq.n	8001ee2 <waitExecCtl+0x46>
			{
				DWT_Delay_us(1);
 8001edc:	2001      	movs	r0, #1
 8001ede:	f7fe fe51 	bl	8000b84 <DWT_Delay_us>
			}
			// iteration
			w++;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	60fb      	str	r3, [r7, #12]
		while(!HAL_GPIO_ReadPin(CTLIN_PORT, CTLIN_PIN))
 8001ee8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001eec:	481a      	ldr	r0, [pc, #104]	@ (8001f58 <waitExecCtl+0xbc>)
 8001eee:	f008 ff73 	bl	800add8 <HAL_GPIO_ReadPin>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d0df      	beq.n	8001eb8 <waitExecCtl+0x1c>
 8001ef8:	e022      	b.n	8001f40 <waitExecCtl+0xa4>
		}
	} else {
		w=0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
		while(HAL_GPIO_ReadPin(CTLIN_PORT, CTLIN_PIN))
 8001efe:	e017      	b.n	8001f30 <waitExecCtl+0x94>
		{
			if( w > 60000 || (blockCtrl == NO_MEAS_BLOCK)) // for 60 secs
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001f06:	4293      	cmp	r3, r2
 8001f08:	dc04      	bgt.n	8001f14 <waitExecCtl+0x78>
 8001f0a:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <waitExecCtl+0xb4>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b0a      	cmp	r3, #10
 8001f12:	d103      	bne.n	8001f1c <waitExecCtl+0x80>
			{
				// pause block
				ctlChecker = 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	60bb      	str	r3, [r7, #8]
				return ctlChecker;
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	e014      	b.n	8001f46 <waitExecCtl+0xaa>
			}
			if(firstLoop)
 8001f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f54 <waitExecCtl+0xb8>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d002      	beq.n	8001f2a <waitExecCtl+0x8e>
			{
				DWT_Delay_us(1);
 8001f24:	2001      	movs	r0, #1
 8001f26:	f7fe fe2d 	bl	8000b84 <DWT_Delay_us>
			}
			// iteration
			w++;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	60fb      	str	r3, [r7, #12]
		while(HAL_GPIO_ReadPin(CTLIN_PORT, CTLIN_PIN))
 8001f30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f34:	4808      	ldr	r0, [pc, #32]	@ (8001f58 <waitExecCtl+0xbc>)
 8001f36:	f008 ff4f 	bl	800add8 <HAL_GPIO_ReadPin>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d1df      	bne.n	8001f00 <waitExecCtl+0x64>
		}

	}

	ctlChecker = 1;
 8001f40:	2301      	movs	r3, #1
 8001f42:	60bb      	str	r3, [r7, #8]
	return ctlChecker;
 8001f44:	68bb      	ldr	r3, [r7, #8]
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3710      	adds	r7, #16
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	24000146 	.word	0x24000146
 8001f54:	24000143 	.word	0x24000143
 8001f58:	58020c00 	.word	0x58020c00

08001f5c <setExecCtl>:
	}
}


void setExecCtl(int id, int onoff)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
	if(id == 1)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d112      	bne.n	8001f92 <setExecCtl+0x36>
	{
		if(onoff == 1)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d105      	bne.n	8001f7e <setExecCtl+0x22>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN1, GPIO_PIN_SET);
 8001f72:	2201      	movs	r2, #1
 8001f74:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f78:	4822      	ldr	r0, [pc, #136]	@ (8002004 <setExecCtl+0xa8>)
 8001f7a:	f008 ff45 	bl	800ae08 <HAL_GPIO_WritePin>
		if(onoff == 0)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d13a      	bne.n	8001ffa <setExecCtl+0x9e>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN1, GPIO_PIN_RESET);
 8001f84:	2200      	movs	r2, #0
 8001f86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f8a:	481e      	ldr	r0, [pc, #120]	@ (8002004 <setExecCtl+0xa8>)
 8001f8c:	f008 ff3c 	bl	800ae08 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN1, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN2, GPIO_PIN_RESET);
		}
	}

}
 8001f90:	e033      	b.n	8001ffa <setExecCtl+0x9e>
	} else if( id == 2 )
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d112      	bne.n	8001fbe <setExecCtl+0x62>
		if(onoff == 1)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d105      	bne.n	8001faa <setExecCtl+0x4e>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN2, GPIO_PIN_SET);
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fa4:	4817      	ldr	r0, [pc, #92]	@ (8002004 <setExecCtl+0xa8>)
 8001fa6:	f008 ff2f 	bl	800ae08 <HAL_GPIO_WritePin>
		if(onoff == 0)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d124      	bne.n	8001ffa <setExecCtl+0x9e>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN2, GPIO_PIN_RESET);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fb6:	4813      	ldr	r0, [pc, #76]	@ (8002004 <setExecCtl+0xa8>)
 8001fb8:	f008 ff26 	bl	800ae08 <HAL_GPIO_WritePin>
}
 8001fbc:	e01d      	b.n	8001ffa <setExecCtl+0x9e>
		if(onoff == 1)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d10b      	bne.n	8001fdc <setExecCtl+0x80>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN1, GPIO_PIN_SET);
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fca:	480e      	ldr	r0, [pc, #56]	@ (8002004 <setExecCtl+0xa8>)
 8001fcc:	f008 ff1c 	bl	800ae08 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN2, GPIO_PIN_SET);
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fd6:	480b      	ldr	r0, [pc, #44]	@ (8002004 <setExecCtl+0xa8>)
 8001fd8:	f008 ff16 	bl	800ae08 <HAL_GPIO_WritePin>
		if(onoff == 0)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d10b      	bne.n	8001ffa <setExecCtl+0x9e>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN1, GPIO_PIN_RESET);
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fe8:	4806      	ldr	r0, [pc, #24]	@ (8002004 <setExecCtl+0xa8>)
 8001fea:	f008 ff0d 	bl	800ae08 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN2, GPIO_PIN_RESET);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ff4:	4803      	ldr	r0, [pc, #12]	@ (8002004 <setExecCtl+0xa8>)
 8001ff6:	f008 ff07 	bl	800ae08 <HAL_GPIO_WritePin>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	58020800 	.word	0x58020800

08002008 <rtsLock>:

void rtsLock(int id, int onoff) // 0 for unlock, 1 for lock
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
	if(id == 1)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b01      	cmp	r3, #1
 8002016:	d110      	bne.n	800203a <rtsLock+0x32>
	{
		if(onoff == 1)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	2b01      	cmp	r3, #1
 800201c:	d104      	bne.n	8002028 <rtsLock+0x20>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_RESET);
 800201e:	2200      	movs	r2, #0
 8002020:	2140      	movs	r1, #64	@ 0x40
 8002022:	481f      	ldr	r0, [pc, #124]	@ (80020a0 <rtsLock+0x98>)
 8002024:	f008 fef0 	bl	800ae08 <HAL_GPIO_WritePin>
		if(onoff == 0)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d133      	bne.n	8002096 <rtsLock+0x8e>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_SET);
 800202e:	2201      	movs	r2, #1
 8002030:	2140      	movs	r1, #64	@ 0x40
 8002032:	481b      	ldr	r0, [pc, #108]	@ (80020a0 <rtsLock+0x98>)
 8002034:	f008 fee8 	bl	800ae08 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_SET);
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN2, GPIO_PIN_SET);
		}

	}
}
 8002038:	e02d      	b.n	8002096 <rtsLock+0x8e>
	} else if( id == 2 )
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b02      	cmp	r3, #2
 800203e:	d110      	bne.n	8002062 <rtsLock+0x5a>
		if(onoff == 1)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d104      	bne.n	8002050 <rtsLock+0x48>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN2, GPIO_PIN_RESET);
 8002046:	2200      	movs	r2, #0
 8002048:	2180      	movs	r1, #128	@ 0x80
 800204a:	4815      	ldr	r0, [pc, #84]	@ (80020a0 <rtsLock+0x98>)
 800204c:	f008 fedc 	bl	800ae08 <HAL_GPIO_WritePin>
		if(onoff == 0)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d11f      	bne.n	8002096 <rtsLock+0x8e>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN2, GPIO_PIN_SET);
 8002056:	2201      	movs	r2, #1
 8002058:	2180      	movs	r1, #128	@ 0x80
 800205a:	4811      	ldr	r0, [pc, #68]	@ (80020a0 <rtsLock+0x98>)
 800205c:	f008 fed4 	bl	800ae08 <HAL_GPIO_WritePin>
}
 8002060:	e019      	b.n	8002096 <rtsLock+0x8e>
		if(onoff == 1)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d109      	bne.n	800207c <rtsLock+0x74>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_RESET);
 8002068:	2200      	movs	r2, #0
 800206a:	2140      	movs	r1, #64	@ 0x40
 800206c:	480c      	ldr	r0, [pc, #48]	@ (80020a0 <rtsLock+0x98>)
 800206e:	f008 fecb 	bl	800ae08 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN2, GPIO_PIN_RESET);
 8002072:	2200      	movs	r2, #0
 8002074:	2180      	movs	r1, #128	@ 0x80
 8002076:	480a      	ldr	r0, [pc, #40]	@ (80020a0 <rtsLock+0x98>)
 8002078:	f008 fec6 	bl	800ae08 <HAL_GPIO_WritePin>
		if(onoff == 0)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d109      	bne.n	8002096 <rtsLock+0x8e>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_SET);
 8002082:	2201      	movs	r2, #1
 8002084:	2140      	movs	r1, #64	@ 0x40
 8002086:	4806      	ldr	r0, [pc, #24]	@ (80020a0 <rtsLock+0x98>)
 8002088:	f008 febe 	bl	800ae08 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN2, GPIO_PIN_SET);
 800208c:	2201      	movs	r2, #1
 800208e:	2180      	movs	r1, #128	@ 0x80
 8002090:	4803      	ldr	r0, [pc, #12]	@ (80020a0 <rtsLock+0x98>)
 8002092:	f008 feb9 	bl	800ae08 <HAL_GPIO_WritePin>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	58020800 	.word	0x58020800

080020a4 <nsdelay>:


//#include"stm32_eeprom_func.h"
void nsdelay(uint16_t delay) {
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 80020ae:	4b09      	ldr	r3, [pc, #36]	@ (80020d4 <nsdelay+0x30>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2200      	movs	r2, #0
 80020b4:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim3) < delay)
 80020b6:	bf00      	nop
 80020b8:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <nsdelay+0x30>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020be:	88fb      	ldrh	r3, [r7, #6]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d3f9      	bcc.n	80020b8 <nsdelay+0x14>
		;
}
 80020c4:	bf00      	nop
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	24000590 	.word	0x24000590

080020d8 <std_rs485_rxGetId>:
}

#define IDLOC 0

U8 std_rs485_rxGetId(int i )
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
	///////////////////////////////////////////
	// ID check
	if(RxSize > IDLOC+i) {
 80020e0:	4b0a      	ldr	r3, [pc, #40]	@ (800210c <std_rs485_rxGetId+0x34>)
 80020e2:	881b      	ldrh	r3, [r3, #0]
 80020e4:	461a      	mov	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4293      	cmp	r3, r2
 80020ea:	da08      	bge.n	80020fe <std_rs485_rxGetId+0x26>
		RxID = RxData[IDLOC+i];
 80020ec:	4a08      	ldr	r2, [pc, #32]	@ (8002110 <std_rs485_rxGetId+0x38>)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4413      	add	r3, r2
 80020f2:	781a      	ldrb	r2, [r3, #0]
 80020f4:	4b07      	ldr	r3, [pc, #28]	@ (8002114 <std_rs485_rxGetId+0x3c>)
 80020f6:	701a      	strb	r2, [r3, #0]
		return RxID;
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <std_rs485_rxGetId+0x3c>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	e000      	b.n	8002100 <std_rs485_rxGetId+0x28>
	} else {
		return 0;
 80020fe:	2300      	movs	r3, #0
	}
}
 8002100:	4618      	mov	r0, r3
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	2402a10a 	.word	0x2402a10a
 8002110:	24029f08 	.word	0x24029f08
 8002114:	2402a111 	.word	0x2402a111

08002118 <x68_rxCrcCheck8>:
}

/// for RS485 STANDARD CRC procedure //////////////////
#include"std_rs485_func.h"

U8 x68_rxCrcCheck8(U8 len, int idx) {
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
	U8 crcRslt = 0xFF;
 8002124:	23ff      	movs	r3, #255	@ 0xff
 8002126:	73fb      	strb	r3, [r7, #15]

	crcRslt = crc8(RxData +idx+1, len-1);			//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, maxavgval);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	3301      	adds	r3, #1
 800212c:	4a0c      	ldr	r2, [pc, #48]	@ (8002160 <x68_rxCrcCheck8+0x48>)
 800212e:	441a      	add	r2, r3
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	3b01      	subs	r3, #1
 8002134:	b2db      	uxtb	r3, r3
 8002136:	4619      	mov	r1, r3
 8002138:	4610      	mov	r0, r2
 800213a:	f7ff fe8b 	bl	8001e54 <crc8>
 800213e:	4603      	mov	r3, r0
 8002140:	73fb      	strb	r3, [r7, #15]
	//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, 65535);

	// if (crcRslt == RxData[RxSize - 2]) { // only for id#1
	if (crcRslt == RxData[idx+len]) {
 8002142:	79fa      	ldrb	r2, [r7, #7]
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	4413      	add	r3, r2
 8002148:	4a05      	ldr	r2, [pc, #20]	@ (8002160 <x68_rxCrcCheck8+0x48>)
 800214a:	5cd3      	ldrb	r3, [r2, r3]
 800214c:	7bfa      	ldrb	r2, [r7, #15]
 800214e:	429a      	cmp	r2, r3
 8002150:	d101      	bne.n	8002156 <x68_rxCrcCheck8+0x3e>
		return crcRslt;
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	e000      	b.n	8002158 <x68_rxCrcCheck8+0x40>
	} else
		return 0;
 8002156:	2300      	movs	r3, #0
}
 8002158:	4618      	mov	r0, r3
 800215a:	3710      	adds	r7, #16
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	24029f08 	.word	0x24029f08

08002164 <x68_txProcess>:

	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);

}

void x68_txProcess() {
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
   	   HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_RESET);
   	   DWT_Delay_us(100);*/

	// NAND gate check if all pin is HIGH ( unlock = idle )

	int txChecker = 0;
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
	if(myID > 0)
 800216e:	4b2a      	ldr	r3, [pc, #168]	@ (8002218 <x68_txProcess+0xb4>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d01f      	beq.n	80021b6 <x68_txProcess+0x52>
	{
		do
		{
			txChecker = 0;
 8002176:	2300      	movs	r3, #0
 8002178:	607b      	str	r3, [r7, #4]
			for(int i=0; 10000>i; i++)
 800217a:	2300      	movs	r3, #0
 800217c:	603b      	str	r3, [r7, #0]
 800217e:	e012      	b.n	80021a6 <x68_txProcess+0x42>
			{
				DWT_Delay_us(1);
 8002180:	2001      	movs	r0, #1
 8002182:	f7fe fcff 	bl	8000b84 <DWT_Delay_us>
				if(HAL_GPIO_ReadPin(RTSIN_PORT, RTSIN_PIN))
 8002186:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800218a:	4824      	ldr	r0, [pc, #144]	@ (800221c <x68_txProcess+0xb8>)
 800218c:	f008 fe24 	bl	800add8 <HAL_GPIO_ReadPin>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d002      	beq.n	800219c <x68_txProcess+0x38>
				{
					txChecker = 1;
 8002196:	2301      	movs	r3, #1
 8002198:	607b      	str	r3, [r7, #4]
 800219a:	e001      	b.n	80021a0 <x68_txProcess+0x3c>
				} else {
					txChecker = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	607b      	str	r3, [r7, #4]
			for(int i=0; 10000>i; i++)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	3301      	adds	r3, #1
 80021a4:	603b      	str	r3, [r7, #0]
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80021ac:	4293      	cmp	r3, r2
 80021ae:	dde7      	ble.n	8002180 <x68_txProcess+0x1c>
				}
			}
		} while ( txChecker == 1 );
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d0df      	beq.n	8002176 <x68_txProcess+0x12>
	}


	if(myID > 0)
 80021b6:	4b18      	ldr	r3, [pc, #96]	@ (8002218 <x68_txProcess+0xb4>)
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d005      	beq.n	80021ca <x68_txProcess+0x66>
	{
		rtsLock(myID, 1); // lock for myID xfer
 80021be:	4b16      	ldr	r3, [pc, #88]	@ (8002218 <x68_txProcess+0xb4>)
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2101      	movs	r1, #1
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff1f 	bl	8002008 <rtsLock>
		//HAL_Delay(3);
	}

	HAL_GPIO_WritePin(TXENABLE_PORT, TXENABLE_PIN, GPIO_PIN_SET);
 80021ca:	2201      	movs	r2, #1
 80021cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021d0:	4812      	ldr	r0, [pc, #72]	@ (800221c <x68_txProcess+0xb8>)
 80021d2:	f008 fe19 	bl	800ae08 <HAL_GPIO_WritePin>
	HAL_Delay(3);
 80021d6:	2003      	movs	r0, #3
 80021d8:	f002 fe98 	bl	8004f0c <HAL_Delay>
	//DWT_Delay_us(100);
	HAL_UART_Transmit(&huart1, (uint8_t *) (&TxData), TxLen + 1, 100);
 80021dc:	4b10      	ldr	r3, [pc, #64]	@ (8002220 <x68_txProcess+0xbc>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	3301      	adds	r3, #1
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	2364      	movs	r3, #100	@ 0x64
 80021e6:	490f      	ldr	r1, [pc, #60]	@ (8002224 <x68_txProcess+0xc0>)
 80021e8:	480f      	ldr	r0, [pc, #60]	@ (8002228 <x68_txProcess+0xc4>)
 80021ea:	f00d fc59 	bl	800faa0 <HAL_UART_Transmit>

	HAL_GPIO_WritePin(TXENABLE_PORT, TXENABLE_PIN, GPIO_PIN_RESET);
 80021ee:	2200      	movs	r2, #0
 80021f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021f4:	4809      	ldr	r0, [pc, #36]	@ (800221c <x68_txProcess+0xb8>)
 80021f6:	f008 fe07 	bl	800ae08 <HAL_GPIO_WritePin>

	if(myID > 0)
 80021fa:	4b07      	ldr	r3, [pc, #28]	@ (8002218 <x68_txProcess+0xb4>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d005      	beq.n	800220e <x68_txProcess+0xaa>
	{
		rtsLock(myID, 0); // unlock for other ID xfer
 8002202:	4b05      	ldr	r3, [pc, #20]	@ (8002218 <x68_txProcess+0xb4>)
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2100      	movs	r1, #0
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff fefd 	bl	8002008 <rtsLock>
	}

}
 800220e:	bf00      	nop
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	24000374 	.word	0x24000374
 800221c:	58020000 	.word	0x58020000
 8002220:	2402a110 	.word	0x2402a110
 8002224:	2402a008 	.word	0x2402a008
 8002228:	24000628 	.word	0x24000628

0800222c <x68_txFreq>:
//////////////////////////////////////////////////////////////////
// sending data format
// 0x68, 0xLN, 0xID, 0xFn(88),
// 0xCH 0xAABBCC

void x68_txFreq(U8 ch, float val) {
 800222c:	b580      	push	{r7, lr}
 800222e:	b088      	sub	sp, #32
 8002230:	af02      	add	r7, sp, #8
 8002232:	4603      	mov	r3, r0
 8002234:	ed87 0a00 	vstr	s0, [r7]
 8002238:	71fb      	strb	r3, [r7, #7]
	TxData[0] = 0x68;
 800223a:	4b27      	ldr	r3, [pc, #156]	@ (80022d8 <x68_txFreq+0xac>)
 800223c:	2268      	movs	r2, #104	@ 0x68
 800223e:	701a      	strb	r2, [r3, #0]
	TxData[1] = 0x08;
 8002240:	4b25      	ldr	r3, [pc, #148]	@ (80022d8 <x68_txFreq+0xac>)
 8002242:	2208      	movs	r2, #8
 8002244:	705a      	strb	r2, [r3, #1]
	TxData[2] = myID;
 8002246:	4b25      	ldr	r3, [pc, #148]	@ (80022dc <x68_txFreq+0xb0>)
 8002248:	781a      	ldrb	r2, [r3, #0]
 800224a:	4b23      	ldr	r3, [pc, #140]	@ (80022d8 <x68_txFreq+0xac>)
 800224c:	709a      	strb	r2, [r3, #2]
	TxData[3] = FnCode | 0x80;
 800224e:	4b24      	ldr	r3, [pc, #144]	@ (80022e0 <x68_txFreq+0xb4>)
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002256:	b2da      	uxtb	r2, r3
 8002258:	4b1f      	ldr	r3, [pc, #124]	@ (80022d8 <x68_txFreq+0xac>)
 800225a:	70da      	strb	r2, [r3, #3]
	TxData[4] =  ch;
 800225c:	4a1e      	ldr	r2, [pc, #120]	@ (80022d8 <x68_txFreq+0xac>)
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	7113      	strb	r3, [r2, #4]
	char freqbuf[9];

	snprintf(freqbuf, 8, "%+07.02f", val);
 8002262:	edd7 7a00 	vldr	s15, [r7]
 8002266:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800226a:	f107 030c 	add.w	r3, r7, #12
 800226e:	ed8d 7b00 	vstr	d7, [sp]
 8002272:	4a1c      	ldr	r2, [pc, #112]	@ (80022e4 <x68_txFreq+0xb8>)
 8002274:	2108      	movs	r1, #8
 8002276:	4618      	mov	r0, r3
 8002278:	f010 ffe8 	bl	801324c <sniprintf>

	TxData[5] = (freqbuf[1] - 0x30); // XA
 800227c:	7b7b      	ldrb	r3, [r7, #13]
 800227e:	3b30      	subs	r3, #48	@ 0x30
 8002280:	b2da      	uxtb	r2, r3
 8002282:	4b15      	ldr	r3, [pc, #84]	@ (80022d8 <x68_txFreq+0xac>)
 8002284:	715a      	strb	r2, [r3, #5]
	TxData[6] = (freqbuf[2] - 0x30) << 4 | (freqbuf[3] - 0x30); //BB
 8002286:	7bbb      	ldrb	r3, [r7, #14]
 8002288:	3b30      	subs	r3, #48	@ 0x30
 800228a:	b25b      	sxtb	r3, r3
 800228c:	011b      	lsls	r3, r3, #4
 800228e:	b25a      	sxtb	r2, r3
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	3b30      	subs	r3, #48	@ 0x30
 8002294:	b2db      	uxtb	r3, r3
 8002296:	b25b      	sxtb	r3, r3
 8002298:	4313      	orrs	r3, r2
 800229a:	b25b      	sxtb	r3, r3
 800229c:	b2da      	uxtb	r2, r3
 800229e:	4b0e      	ldr	r3, [pc, #56]	@ (80022d8 <x68_txFreq+0xac>)
 80022a0:	719a      	strb	r2, [r3, #6]
	TxData[7] = (freqbuf[5] - 0x30) << 4 | (freqbuf[6] - 0x30); // .CC
 80022a2:	7c7b      	ldrb	r3, [r7, #17]
 80022a4:	3b30      	subs	r3, #48	@ 0x30
 80022a6:	b25b      	sxtb	r3, r3
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	b25a      	sxtb	r2, r3
 80022ac:	7cbb      	ldrb	r3, [r7, #18]
 80022ae:	3b30      	subs	r3, #48	@ 0x30
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	4313      	orrs	r3, r2
 80022b6:	b25b      	sxtb	r3, r3
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	4b07      	ldr	r3, [pc, #28]	@ (80022d8 <x68_txFreq+0xac>)
 80022bc:	71da      	strb	r2, [r3, #7]

	TxData[8] = crc8(TxData + 1, 0x08 - 1);
 80022be:	4b0a      	ldr	r3, [pc, #40]	@ (80022e8 <x68_txFreq+0xbc>)
 80022c0:	2107      	movs	r1, #7
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff fdc6 	bl	8001e54 <crc8>
 80022c8:	4603      	mov	r3, r0
 80022ca:	461a      	mov	r2, r3
 80022cc:	4b02      	ldr	r3, [pc, #8]	@ (80022d8 <x68_txFreq+0xac>)
 80022ce:	721a      	strb	r2, [r3, #8]
}			//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, maxavgval);
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	2402a008 	.word	0x2402a008
 80022dc:	24000374 	.word	0x24000374
 80022e0:	2402a112 	.word	0x2402a112
 80022e4:	08016960 	.word	0x08016960
 80022e8:	2402a009 	.word	0x2402a009

080022ec <x68_txFreqNpwr>:
// sending data format
// 0x68, 0xLN, 0xID, 0xFn(88),
// 0xCH 0xAABBCC(freq) 0xAABBCC(max power)


void x68_txFreqNpwr(U8 ch, float val, float pwr) {
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b08c      	sub	sp, #48	@ 0x30
 80022f0:	af02      	add	r7, sp, #8
 80022f2:	4603      	mov	r3, r0
 80022f4:	ed87 0a02 	vstr	s0, [r7, #8]
 80022f8:	edc7 0a01 	vstr	s1, [r7, #4]
 80022fc:	73fb      	strb	r3, [r7, #15]
	TxData[0] = 0x68;
 80022fe:	4b57      	ldr	r3, [pc, #348]	@ (800245c <x68_txFreqNpwr+0x170>)
 8002300:	2268      	movs	r2, #104	@ 0x68
 8002302:	701a      	strb	r2, [r3, #0]
	TxData[1] = 0x0B;
 8002304:	4b55      	ldr	r3, [pc, #340]	@ (800245c <x68_txFreqNpwr+0x170>)
 8002306:	220b      	movs	r2, #11
 8002308:	705a      	strb	r2, [r3, #1]
	TxData[2] = myID;
 800230a:	4b55      	ldr	r3, [pc, #340]	@ (8002460 <x68_txFreqNpwr+0x174>)
 800230c:	781a      	ldrb	r2, [r3, #0]
 800230e:	4b53      	ldr	r3, [pc, #332]	@ (800245c <x68_txFreqNpwr+0x170>)
 8002310:	709a      	strb	r2, [r3, #2]
	TxData[3] = FnCode | 0x80;
 8002312:	4b54      	ldr	r3, [pc, #336]	@ (8002464 <x68_txFreqNpwr+0x178>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800231a:	b2da      	uxtb	r2, r3
 800231c:	4b4f      	ldr	r3, [pc, #316]	@ (800245c <x68_txFreqNpwr+0x170>)
 800231e:	70da      	strb	r2, [r3, #3]
	TxData[4] =  ch;
 8002320:	4a4e      	ldr	r2, [pc, #312]	@ (800245c <x68_txFreqNpwr+0x170>)
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	7113      	strb	r3, [r2, #4]
	char freqbuf[9], pwrbuf[9];

	snprintf(freqbuf, 8, "%+07.02f", val);
 8002326:	edd7 7a02 	vldr	s15, [r7, #8]
 800232a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800232e:	f107 031c 	add.w	r3, r7, #28
 8002332:	ed8d 7b00 	vstr	d7, [sp]
 8002336:	4a4c      	ldr	r2, [pc, #304]	@ (8002468 <x68_txFreqNpwr+0x17c>)
 8002338:	2108      	movs	r1, #8
 800233a:	4618      	mov	r0, r3
 800233c:	f010 ff86 	bl	801324c <sniprintf>

	TxData[5] = (freqbuf[1] - 0x30); // XA
 8002340:	7f7b      	ldrb	r3, [r7, #29]
 8002342:	3b30      	subs	r3, #48	@ 0x30
 8002344:	b2da      	uxtb	r2, r3
 8002346:	4b45      	ldr	r3, [pc, #276]	@ (800245c <x68_txFreqNpwr+0x170>)
 8002348:	715a      	strb	r2, [r3, #5]
	TxData[6] = (freqbuf[2] - 0x30) << 4 | (freqbuf[3] - 0x30); //BB
 800234a:	7fbb      	ldrb	r3, [r7, #30]
 800234c:	3b30      	subs	r3, #48	@ 0x30
 800234e:	b25b      	sxtb	r3, r3
 8002350:	011b      	lsls	r3, r3, #4
 8002352:	b25a      	sxtb	r2, r3
 8002354:	7ffb      	ldrb	r3, [r7, #31]
 8002356:	3b30      	subs	r3, #48	@ 0x30
 8002358:	b2db      	uxtb	r3, r3
 800235a:	b25b      	sxtb	r3, r3
 800235c:	4313      	orrs	r3, r2
 800235e:	b25b      	sxtb	r3, r3
 8002360:	b2da      	uxtb	r2, r3
 8002362:	4b3e      	ldr	r3, [pc, #248]	@ (800245c <x68_txFreqNpwr+0x170>)
 8002364:	719a      	strb	r2, [r3, #6]
	TxData[7] = (freqbuf[5] - 0x30) << 4 | (freqbuf[6] - 0x30); // .CC
 8002366:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800236a:	3b30      	subs	r3, #48	@ 0x30
 800236c:	b25b      	sxtb	r3, r3
 800236e:	011b      	lsls	r3, r3, #4
 8002370:	b25a      	sxtb	r2, r3
 8002372:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002376:	3b30      	subs	r3, #48	@ 0x30
 8002378:	b2db      	uxtb	r3, r3
 800237a:	b25b      	sxtb	r3, r3
 800237c:	4313      	orrs	r3, r2
 800237e:	b25b      	sxtb	r3, r3
 8002380:	b2da      	uxtb	r2, r3
 8002382:	4b36      	ldr	r3, [pc, #216]	@ (800245c <x68_txFreqNpwr+0x170>)
 8002384:	71da      	strb	r2, [r3, #7]

	snprintf(pwrbuf, 8, "%+07.02f", pwr);
 8002386:	edd7 7a01 	vldr	s15, [r7, #4]
 800238a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800238e:	f107 0310 	add.w	r3, r7, #16
 8002392:	ed8d 7b00 	vstr	d7, [sp]
 8002396:	4a34      	ldr	r2, [pc, #208]	@ (8002468 <x68_txFreqNpwr+0x17c>)
 8002398:	2108      	movs	r1, #8
 800239a:	4618      	mov	r0, r3
 800239c:	f010 ff56 	bl	801324c <sniprintf>
	if( pwr < 0.0 && pwr > -100.0)
 80023a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80023a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ac:	d527      	bpl.n	80023fe <x68_txFreqNpwr+0x112>
 80023ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80023b2:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800246c <x68_txFreqNpwr+0x180>
 80023b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023be:	dd1e      	ble.n	80023fe <x68_txFreqNpwr+0x112>
	{
		pwr = pwr * -1.0; // making plus
 80023c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80023c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80023c8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80023cc:	eef1 7a67 	vneg.f32	s15, s15
 80023d0:	edc7 7a01 	vstr	s15, [r7, #4]
		pwr = pwr+100;
 80023d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80023d8:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8002470 <x68_txFreqNpwr+0x184>
 80023dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023e0:	edc7 7a01 	vstr	s15, [r7, #4]
		snprintf(pwrbuf, 8, "%+07.02f", pwr);
 80023e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80023e8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80023ec:	f107 0310 	add.w	r3, r7, #16
 80023f0:	ed8d 7b00 	vstr	d7, [sp]
 80023f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002468 <x68_txFreqNpwr+0x17c>)
 80023f6:	2108      	movs	r1, #8
 80023f8:	4618      	mov	r0, r3
 80023fa:	f010 ff27 	bl	801324c <sniprintf>
	}
	TxData[8] = (pwrbuf[1] - 0x30); // XA
 80023fe:	7c7b      	ldrb	r3, [r7, #17]
 8002400:	3b30      	subs	r3, #48	@ 0x30
 8002402:	b2da      	uxtb	r2, r3
 8002404:	4b15      	ldr	r3, [pc, #84]	@ (800245c <x68_txFreqNpwr+0x170>)
 8002406:	721a      	strb	r2, [r3, #8]
	TxData[9] = (pwrbuf[2] - 0x30) << 4 | (pwrbuf[3] - 0x30); //BB
 8002408:	7cbb      	ldrb	r3, [r7, #18]
 800240a:	3b30      	subs	r3, #48	@ 0x30
 800240c:	b25b      	sxtb	r3, r3
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	b25a      	sxtb	r2, r3
 8002412:	7cfb      	ldrb	r3, [r7, #19]
 8002414:	3b30      	subs	r3, #48	@ 0x30
 8002416:	b2db      	uxtb	r3, r3
 8002418:	b25b      	sxtb	r3, r3
 800241a:	4313      	orrs	r3, r2
 800241c:	b25b      	sxtb	r3, r3
 800241e:	b2da      	uxtb	r2, r3
 8002420:	4b0e      	ldr	r3, [pc, #56]	@ (800245c <x68_txFreqNpwr+0x170>)
 8002422:	725a      	strb	r2, [r3, #9]
	TxData[10] = (pwrbuf[5] - 0x30) << 4 | (pwrbuf[6] - 0x30); // .CC
 8002424:	7d7b      	ldrb	r3, [r7, #21]
 8002426:	3b30      	subs	r3, #48	@ 0x30
 8002428:	b25b      	sxtb	r3, r3
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	b25a      	sxtb	r2, r3
 800242e:	7dbb      	ldrb	r3, [r7, #22]
 8002430:	3b30      	subs	r3, #48	@ 0x30
 8002432:	b2db      	uxtb	r3, r3
 8002434:	b25b      	sxtb	r3, r3
 8002436:	4313      	orrs	r3, r2
 8002438:	b25b      	sxtb	r3, r3
 800243a:	b2da      	uxtb	r2, r3
 800243c:	4b07      	ldr	r3, [pc, #28]	@ (800245c <x68_txFreqNpwr+0x170>)
 800243e:	729a      	strb	r2, [r3, #10]


	TxData[11] = crc8(TxData + 1, 0x0B - 1);
 8002440:	4b0c      	ldr	r3, [pc, #48]	@ (8002474 <x68_txFreqNpwr+0x188>)
 8002442:	210a      	movs	r1, #10
 8002444:	4618      	mov	r0, r3
 8002446:	f7ff fd05 	bl	8001e54 <crc8>
 800244a:	4603      	mov	r3, r0
 800244c:	461a      	mov	r2, r3
 800244e:	4b03      	ldr	r3, [pc, #12]	@ (800245c <x68_txFreqNpwr+0x170>)
 8002450:	72da      	strb	r2, [r3, #11]
}
 8002452:	bf00      	nop
 8002454:	3728      	adds	r7, #40	@ 0x28
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	2402a008 	.word	0x2402a008
 8002460:	24000374 	.word	0x24000374
 8002464:	2402a112 	.word	0x2402a112
 8002468:	08016960 	.word	0x08016960
 800246c:	c2c80000 	.word	0xc2c80000
 8002470:	42c80000 	.word	0x42c80000
 8002474:	2402a009 	.word	0x2402a009

08002478 <x68_txEcho>:
	TxData[4] =  val; // for dummy data or id for future use
	TxData[5] = crc8(TxData + 1, 0x05 - 1);
}


void x68_txEcho(U8 val) {
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	71fb      	strb	r3, [r7, #7]
	TxData[0] = 0x68;
 8002482:	4b10      	ldr	r3, [pc, #64]	@ (80024c4 <x68_txEcho+0x4c>)
 8002484:	2268      	movs	r2, #104	@ 0x68
 8002486:	701a      	strb	r2, [r3, #0]
	TxData[1] = 0x05;
 8002488:	4b0e      	ldr	r3, [pc, #56]	@ (80024c4 <x68_txEcho+0x4c>)
 800248a:	2205      	movs	r2, #5
 800248c:	705a      	strb	r2, [r3, #1]
	TxData[2] = myID;
 800248e:	4b0e      	ldr	r3, [pc, #56]	@ (80024c8 <x68_txEcho+0x50>)
 8002490:	781a      	ldrb	r2, [r3, #0]
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <x68_txEcho+0x4c>)
 8002494:	709a      	strb	r2, [r3, #2]
	TxData[3] = FnCode | 0x80;
 8002496:	4b0d      	ldr	r3, [pc, #52]	@ (80024cc <x68_txEcho+0x54>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	4b08      	ldr	r3, [pc, #32]	@ (80024c4 <x68_txEcho+0x4c>)
 80024a2:	70da      	strb	r2, [r3, #3]
	TxData[4] =  val; // for dummy data or id for future use
 80024a4:	4a07      	ldr	r2, [pc, #28]	@ (80024c4 <x68_txEcho+0x4c>)
 80024a6:	79fb      	ldrb	r3, [r7, #7]
 80024a8:	7113      	strb	r3, [r2, #4]
	TxData[5] = crc8(TxData + 1, 0x05 - 1);
 80024aa:	4b09      	ldr	r3, [pc, #36]	@ (80024d0 <x68_txEcho+0x58>)
 80024ac:	2104      	movs	r1, #4
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff fcd0 	bl	8001e54 <crc8>
 80024b4:	4603      	mov	r3, r0
 80024b6:	461a      	mov	r2, r3
 80024b8:	4b02      	ldr	r3, [pc, #8]	@ (80024c4 <x68_txEcho+0x4c>)
 80024ba:	715a      	strb	r2, [r3, #5]
}
 80024bc:	bf00      	nop
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	2402a008 	.word	0x2402a008
 80024c8:	24000374 	.word	0x24000374
 80024cc:	2402a112 	.word	0x2402a112
 80024d0:	2402a009 	.word	0x2402a009
 80024d4:	00000000 	.word	0x00000000

080024d8 <rfSensing>:

}


void rfSensing( U8 ch, float stfrequency, float spfrequency)
{
 80024d8:	b590      	push	{r4, r7, lr}
 80024da:	ed2d 8b02 	vpush	{d8}
 80024de:	b09b      	sub	sp, #108	@ 0x6c
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	ed87 0a02 	vstr	s0, [r7, #8]
 80024e8:	edc7 0a01 	vstr	s1, [r7, #4]
 80024ec:	73fb      	strb	r3, [r7, #15]

	peakFreq = 0.0;
 80024ee:	4b8e      	ldr	r3, [pc, #568]	@ (8002728 <rfSensing+0x250>)
 80024f0:	f04f 0200 	mov.w	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
	peakVal = 0;
 80024f6:	4b8d      	ldr	r3, [pc, #564]	@ (800272c <rfSensing+0x254>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	801a      	strh	r2, [r3, #0]
	/// get max frequency
	maxfreqval = 0;
 80024fc:	4b8c      	ldr	r3, [pc, #560]	@ (8002730 <rfSensing+0x258>)
 80024fe:	2200      	movs	r2, #0
 8002500:	601a      	str	r2, [r3, #0]
	maxfreqidx = 0;
 8002502:	4b8c      	ldr	r3, [pc, #560]	@ (8002734 <rfSensing+0x25c>)
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
	uint32_t tempEdge=0;
 8002508:	2300      	movs	r3, #0
 800250a:	667b      	str	r3, [r7, #100]	@ 0x64
	// uint32_t Rdivider = 2000;

	// mass data handling
	valIndex = 0;
 800250c:	4b8a      	ldr	r3, [pc, #552]	@ (8002738 <rfSensing+0x260>)
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
	// end of mass datahandling


	// atten level adjust
	maxSensVal[ch] = 0;
 8002512:	7bfb      	ldrb	r3, [r7, #15]
 8002514:	4a89      	ldr	r2, [pc, #548]	@ (800273c <rfSensing+0x264>)
 8002516:	2100      	movs	r1, #0
 8002518:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


	// initialize variables //
	for(int i=0; MAXINDX>i; i++)
 800251c:	2300      	movs	r3, #0
 800251e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002520:	e007      	b.n	8002532 <rfSensing+0x5a>
	{
		anaValTot[i]=0;
 8002522:	4a87      	ldr	r2, [pc, #540]	@ (8002740 <rfSensing+0x268>)
 8002524:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002526:	2100      	movs	r1, #0
 8002528:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0; MAXINDX>i; i++)
 800252c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800252e:	3301      	adds	r3, #1
 8002530:	663b      	str	r3, [r7, #96]	@ 0x60
 8002532:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002534:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002538:	dbf3      	blt.n	8002522 <rfSensing+0x4a>
		updateValF(fqhead[ch], j, TOTIDX, 0);
	}
#endif


	if (spfrequency - stfrequency > 5) {
 800253a:	ed97 7a01 	vldr	s14, [r7, #4]
 800253e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002542:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002546:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800254a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800254e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002552:	dd02      	ble.n	800255a <rfSensing+0x82>
		tempEdge = 16;
 8002554:	2310      	movs	r3, #16
 8002556:	667b      	str	r3, [r7, #100]	@ 0x64
 8002558:	e001      	b.n	800255e <rfSensing+0x86>
	} else {
		tempEdge = 6;
 800255a:	2306      	movs	r3, #6
 800255c:	667b      	str	r3, [r7, #100]	@ 0x64
	///////////////////// End of Display ////////////////////////

	// /////////////////////////////////////////////////////////
	// get value from RX data frame

	freqstep = (float) ((spfrequency - stfrequency) / division);
 800255e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002562:	edd7 7a02 	vldr	s15, [r7, #8]
 8002566:	ee77 6a67 	vsub.f32	s13, s14, s15
 800256a:	4b76      	ldr	r3, [pc, #472]	@ (8002744 <rfSensing+0x26c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	ee07 3a90 	vmov	s15, r3
 8002572:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002576:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800257a:	4b73      	ldr	r3, [pc, #460]	@ (8002748 <rfSensing+0x270>)
 800257c:	edc3 7a00 	vstr	s15, [r3]

	stfreqM = (stfrequency * 1000000);
 8002580:	edd7 7a02 	vldr	s15, [r7, #8]
 8002584:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 800274c <rfSensing+0x274>
 8002588:	ee67 7a87 	vmul.f32	s15, s15, s14
 800258c:	4b70      	ldr	r3, [pc, #448]	@ (8002750 <rfSensing+0x278>)
 800258e:	edc3 7a00 	vstr	s15, [r3]
	spfreqM = (spfrequency * 1000000);
 8002592:	edd7 7a01 	vldr	s15, [r7, #4]
 8002596:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 800274c <rfSensing+0x274>
 800259a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800259e:	4b6d      	ldr	r3, [pc, #436]	@ (8002754 <rfSensing+0x27c>)
 80025a0:	edc3 7a00 	vstr	s15, [r3]
	fstepM = ((spfreqM - stfreqM) / division);
 80025a4:	4b6b      	ldr	r3, [pc, #428]	@ (8002754 <rfSensing+0x27c>)
 80025a6:	ed93 7a00 	vldr	s14, [r3]
 80025aa:	4b69      	ldr	r3, [pc, #420]	@ (8002750 <rfSensing+0x278>)
 80025ac:	edd3 7a00 	vldr	s15, [r3]
 80025b0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80025b4:	4b63      	ldr	r3, [pc, #396]	@ (8002744 <rfSensing+0x26c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	ee07 3a90 	vmov	s15, r3
 80025bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025c4:	4b64      	ldr	r3, [pc, #400]	@ (8002758 <rfSensing+0x280>)
 80025c6:	edc3 7a00 	vstr	s15, [r3]
	curfreqM = stfreqM;
 80025ca:	4b61      	ldr	r3, [pc, #388]	@ (8002750 <rfSensing+0x278>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a63      	ldr	r2, [pc, #396]	@ (800275c <rfSensing+0x284>)
 80025d0:	6013      	str	r3, [r2, #0]

	if (freqstep < 0) {
 80025d2:	4b5d      	ldr	r3, [pc, #372]	@ (8002748 <rfSensing+0x270>)
 80025d4:	edd3 7a00 	vldr	s15, [r3]
 80025d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e0:	f100 85f4 	bmi.w	80031cc <rfSensing+0xcf4>
		return;
	}

	if (spfrequency < 1500.0) {
 80025e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80025e8:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8002760 <rfSensing+0x288>
 80025ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f4:	d51d      	bpl.n	8002632 <rfSensing+0x15a>
		for (int i = 62; i >= 2; i -= 2) {
 80025f6:	233e      	movs	r3, #62	@ 0x3e
 80025f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025fa:	e017      	b.n	800262c <rfSensing+0x154>
			if ((spfrequency * i) < 3000.0) {
 80025fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025fe:	ee07 3a90 	vmov	s15, r3
 8002602:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002606:	edd7 7a01 	vldr	s15, [r7, #4]
 800260a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800260e:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8002764 <rfSensing+0x28c>
 8002612:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800261a:	d504      	bpl.n	8002626 <rfSensing+0x14e>
				ndivider = i;
 800261c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800261e:	b2da      	uxtb	r2, r3
 8002620:	4b51      	ldr	r3, [pc, #324]	@ (8002768 <rfSensing+0x290>)
 8002622:	701a      	strb	r2, [r3, #0]
				break;
 8002624:	e005      	b.n	8002632 <rfSensing+0x15a>
		for (int i = 62; i >= 2; i -= 2) {
 8002626:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002628:	3b02      	subs	r3, #2
 800262a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800262c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800262e:	2b01      	cmp	r3, #1
 8002630:	dce4      	bgt.n	80025fc <rfSensing+0x124>
			}
		}
	}
	outputdivider = ndivider * rdivider; //2x8=16
 8002632:	4b4d      	ldr	r3, [pc, #308]	@ (8002768 <rfSensing+0x290>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	2208      	movs	r2, #8
 8002638:	fb13 f302 	smulbb	r3, r3, r2
 800263c:	b2da      	uxtb	r2, r3
 800263e:	4b4b      	ldr	r3, [pc, #300]	@ (800276c <rfSensing+0x294>)
 8002640:	701a      	strb	r2, [r3, #0]
	kval = ndivider; //2
 8002642:	4b49      	ldr	r3, [pc, #292]	@ (8002768 <rfSensing+0x290>)
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	461a      	mov	r2, r3
 8002648:	4b49      	ldr	r3, [pc, #292]	@ (8002770 <rfSensing+0x298>)
 800264a:	601a      	str	r2, [r3, #0]
	fxtal = 16000000;
 800264c:	4b49      	ldr	r3, [pc, #292]	@ (8002774 <rfSensing+0x29c>)
 800264e:	4a4a      	ldr	r2, [pc, #296]	@ (8002778 <rfSensing+0x2a0>)
 8002650:	601a      	str	r2, [r3, #0]
	fpd = fxtal / rdivider; // 2,000,000
 8002652:	4b48      	ldr	r3, [pc, #288]	@ (8002774 <rfSensing+0x29c>)
 8002654:	edd3 6a00 	vldr	s13, [r3]
 8002658:	2308      	movs	r3, #8
 800265a:	ee07 3a90 	vmov	s15, r3
 800265e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002662:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002666:	4b45      	ldr	r3, [pc, #276]	@ (800277c <rfSensing+0x2a4>)
 8002668:	edc3 7a00 	vstr	s15, [r3]
	/////////////////////////// RTX H/W Control /////////////////////////////////////




	SKYSW_RTX_OFF();
 800266c:	2201      	movs	r2, #1
 800266e:	2101      	movs	r1, #1
 8002670:	4843      	ldr	r0, [pc, #268]	@ (8002780 <rfSensing+0x2a8>)
 8002672:	f008 fbc9 	bl	800ae08 <HAL_GPIO_WritePin>
	F2910_RTX_OFF();
 8002676:	2200      	movs	r2, #0
 8002678:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800267c:	4841      	ldr	r0, [pc, #260]	@ (8002784 <rfSensing+0x2ac>)
 800267e:	f008 fbc3 	bl	800ae08 <HAL_GPIO_WritePin>
 8002682:	2200      	movs	r2, #0
 8002684:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002688:	483e      	ldr	r0, [pc, #248]	@ (8002784 <rfSensing+0x2ac>)
 800268a:	f008 fbbd 	bl	800ae08 <HAL_GPIO_WritePin>
 800268e:	2200      	movs	r2, #0
 8002690:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002694:	483b      	ldr	r0, [pc, #236]	@ (8002784 <rfSensing+0x2ac>)
 8002696:	f008 fbb7 	bl	800ae08 <HAL_GPIO_WritePin>

	/////////////////////////// End of RTX H/W Control ////////////////////////////////

	// initialize

	for (int i = 0; i < 45; i++) {
 800269a:	2300      	movs	r3, #0
 800269c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800269e:	e012      	b.n	80026c6 <rfSensing+0x1ee>
		HMC832_writeReg(initregs[i], initvals[i]);
 80026a0:	4a39      	ldr	r2, [pc, #228]	@ (8002788 <rfSensing+0x2b0>)
 80026a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026a4:	4413      	add	r3, r2
 80026a6:	781a      	ldrb	r2, [r3, #0]
 80026a8:	4938      	ldr	r1, [pc, #224]	@ (800278c <rfSensing+0x2b4>)
 80026aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80026b0:	4619      	mov	r1, r3
 80026b2:	4610      	mov	r0, r2
 80026b4:	f7fe fb32 	bl	8000d1c <HMC832_writeReg>
		//HMC832_writeReg(initregsauto[i], initvalsauto[i]);
		//HAL_Delay(0);
		DWT_Delay_us(200);
 80026b8:	20c8      	movs	r0, #200	@ 0xc8
 80026ba:	f7fe fa63 	bl	8000b84 <DWT_Delay_us>
		__NOP();
 80026be:	bf00      	nop
	for (int i = 0; i < 45; i++) {
 80026c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026c2:	3301      	adds	r3, #1
 80026c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80026c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026c8:	2b2c      	cmp	r3, #44	@ 0x2c
 80026ca:	dde9      	ble.n	80026a0 <rfSensing+0x1c8>
	}
	initvals[21] = initauto;
 80026cc:	4b30      	ldr	r3, [pc, #192]	@ (8002790 <rfSensing+0x2b8>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a2e      	ldr	r2, [pc, #184]	@ (800278c <rfSensing+0x2b4>)
 80026d2:	6553      	str	r3, [r2, #84]	@ 0x54
	if(firstLoop == 0)
 80026d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002794 <rfSensing+0x2bc>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d108      	bne.n	80026ee <rfSensing+0x216>
	{
		HMC832_writeReg(initautocaloff[0], setautocaloff[0]);
 80026dc:	4b2e      	ldr	r3, [pc, #184]	@ (8002798 <rfSensing+0x2c0>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	4a2e      	ldr	r2, [pc, #184]	@ (800279c <rfSensing+0x2c4>)
 80026e2:	6812      	ldr	r2, [r2, #0]
 80026e4:	4611      	mov	r1, r2
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fe fb18 	bl	8000d1c <HMC832_writeReg>
 80026ec:	e003      	b.n	80026f6 <rfSensing+0x21e>
	} else {
		HAL_Delay(600);
 80026ee:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80026f2:	f002 fc0b 	bl	8004f0c <HAL_Delay>
	}


	//////////////////////////////// MAXLOOP Loop start /////////////////////////////
	for(int loopCnt =0; MAXLOOP > loopCnt; loopCnt++)
 80026f6:	2300      	movs	r3, #0
 80026f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80026fa:	f000 bcd9 	b.w	80030b0 <rfSensing+0xbd8>
		/////////////////////////////////////////////
		// sweeping frequency ///
		//////////////////////////////////////////////
		// frequency loop

		curfreqM = stfreqM;
 80026fe:	4b14      	ldr	r3, [pc, #80]	@ (8002750 <rfSensing+0x278>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a16      	ldr	r2, [pc, #88]	@ (800275c <rfSensing+0x284>)
 8002704:	6013      	str	r3, [r2, #0]
		iter = 0;
 8002706:	4b26      	ldr	r3, [pc, #152]	@ (80027a0 <rfSensing+0x2c8>)
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]
		prereg03 = 0;
 800270c:	4b25      	ldr	r3, [pc, #148]	@ (80027a4 <rfSensing+0x2cc>)
 800270e:	2200      	movs	r2, #0
 8002710:	601a      	str	r2, [r3, #0]


		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 4095);
 8002712:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002716:	2200      	movs	r2, #0
 8002718:	2100      	movs	r1, #0
 800271a:	4823      	ldr	r0, [pc, #140]	@ (80027a8 <rfSensing+0x2d0>)
 800271c:	f005 f911 	bl	8007942 <HAL_DAC_SetValue>
		DWT_Delay_us(1);
 8002720:	2001      	movs	r0, #1
 8002722:	f7fe fa2f 	bl	8000b84 <DWT_Delay_us>
*/



		//////////////////////// Freq Sweeping ////////////////////////////////////
		while (curfreqM < spfreqM && iter < division) {
 8002726:	e32d      	b.n	8002d84 <rfSensing+0x8ac>
 8002728:	24019cfc 	.word	0x24019cfc
 800272c:	24019d00 	.word	0x24019d00
 8002730:	24019d04 	.word	0x24019d04
 8002734:	24019d08 	.word	0x24019d08
 8002738:	24029f04 	.word	0x24029f04
 800273c:	2402a3b0 	.word	0x2402a3b0
 8002740:	240006b8 	.word	0x240006b8
 8002744:	24029f00 	.word	0x24029f00
 8002748:	2402a368 	.word	0x2402a368
 800274c:	49742400 	.word	0x49742400
 8002750:	2402a38c 	.word	0x2402a38c
 8002754:	2402a388 	.word	0x2402a388
 8002758:	2402a394 	.word	0x2402a394
 800275c:	2402a390 	.word	0x2402a390
 8002760:	44bb8000 	.word	0x44bb8000
 8002764:	453b8000 	.word	0x453b8000
 8002768:	24019d0c 	.word	0x24019d0c
 800276c:	24000145 	.word	0x24000145
 8002770:	2402a36c 	.word	0x2402a36c
 8002774:	2402a374 	.word	0x2402a374
 8002778:	4b742400 	.word	0x4b742400
 800277c:	2402a370 	.word	0x2402a370
 8002780:	58020800 	.word	0x58020800
 8002784:	58020400 	.word	0x58020400
 8002788:	240000b4 	.word	0x240000b4
 800278c:	24000000 	.word	0x24000000
 8002790:	240000e4 	.word	0x240000e4
 8002794:	24000143 	.word	0x24000143
 8002798:	240000e8 	.word	0x240000e8
 800279c:	240000ec 	.word	0x240000ec
 80027a0:	2402a39c 	.word	0x2402a39c
 80027a4:	2402a384 	.word	0x2402a384
 80027a8:	2400046c 	.word	0x2400046c

			SKYSW_RTX_OFF();
 80027ac:	2201      	movs	r2, #1
 80027ae:	2101      	movs	r1, #1
 80027b0:	48af      	ldr	r0, [pc, #700]	@ (8002a70 <rfSensing+0x598>)
 80027b2:	f008 fb29 	bl	800ae08 <HAL_GPIO_WritePin>
			F2910_RTX_OFF();
 80027b6:	2200      	movs	r2, #0
 80027b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027bc:	48ad      	ldr	r0, [pc, #692]	@ (8002a74 <rfSensing+0x59c>)
 80027be:	f008 fb23 	bl	800ae08 <HAL_GPIO_WritePin>
 80027c2:	2200      	movs	r2, #0
 80027c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027c8:	48aa      	ldr	r0, [pc, #680]	@ (8002a74 <rfSensing+0x59c>)
 80027ca:	f008 fb1d 	bl	800ae08 <HAL_GPIO_WritePin>
 80027ce:	2200      	movs	r2, #0
 80027d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027d4:	48a7      	ldr	r0, [pc, #668]	@ (8002a74 <rfSensing+0x59c>)
 80027d6:	f008 fb17 	bl	800ae08 <HAL_GPIO_WritePin>
			// HAL_Delay(1);

			reg03 = floor(curfreqM * kval / fpd);
 80027da:	4ba7      	ldr	r3, [pc, #668]	@ (8002a78 <rfSensing+0x5a0>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	ee07 3a90 	vmov	s15, r3
 80027e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027e6:	4ba5      	ldr	r3, [pc, #660]	@ (8002a7c <rfSensing+0x5a4>)
 80027e8:	edd3 7a00 	vldr	s15, [r3]
 80027ec:	ee67 6a27 	vmul.f32	s13, s14, s15
 80027f0:	4ba3      	ldr	r3, [pc, #652]	@ (8002a80 <rfSensing+0x5a8>)
 80027f2:	ed93 7a00 	vldr	s14, [r3]
 80027f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027fe:	eeb0 0b47 	vmov.f64	d0, d7
 8002802:	f014 f825 	bl	8016850 <floor>
 8002806:	eeb0 7b40 	vmov.f64	d7, d0
 800280a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800280e:	ee17 2a90 	vmov	r2, s15
 8002812:	4b9c      	ldr	r3, [pc, #624]	@ (8002a84 <rfSensing+0x5ac>)
 8002814:	601a      	str	r2, [r3, #0]
			//// check if register 0x03 should changed or not

			///////////////////////////////////////////////////////////////
			// Calibration Procedure /////////////////////////////////////

			if (reg03 > prereg03) // if should be changed
 8002816:	4b9b      	ldr	r3, [pc, #620]	@ (8002a84 <rfSensing+0x5ac>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	4b9b      	ldr	r3, [pc, #620]	@ (8002a88 <rfSensing+0x5b0>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	429a      	cmp	r2, r3
 8002820:	d952      	bls.n	80028c8 <rfSensing+0x3f0>
			{

				reg0C = fpd / (hcf(fpd, fstepM * kval));
 8002822:	4b97      	ldr	r3, [pc, #604]	@ (8002a80 <rfSensing+0x5a8>)
 8002824:	ed93 8a00 	vldr	s16, [r3]
 8002828:	4b95      	ldr	r3, [pc, #596]	@ (8002a80 <rfSensing+0x5a8>)
 800282a:	edd3 7a00 	vldr	s15, [r3]
 800282e:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 8002832:	4b91      	ldr	r3, [pc, #580]	@ (8002a78 <rfSensing+0x5a0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	ee07 3a90 	vmov	s15, r3
 800283a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800283e:	4b93      	ldr	r3, [pc, #588]	@ (8002a8c <rfSensing+0x5b4>)
 8002840:	edd3 7a00 	vldr	s15, [r3]
 8002844:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002848:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800284c:	ee17 1a90 	vmov	r1, s15
 8002850:	ee16 0a90 	vmov	r0, s13
 8002854:	f7fe fc8a 	bl	800116c <hcf>
 8002858:	ee07 0a90 	vmov	s15, r0
 800285c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002860:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002864:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002868:	ee17 2a90 	vmov	r2, s15
 800286c:	4b88      	ldr	r3, [pc, #544]	@ (8002a90 <rfSensing+0x5b8>)
 800286e:	601a      	str	r2, [r3, #0]
				fNcurr = floor(curfreqM * kval / fpd) * fpd;
 8002870:	4b81      	ldr	r3, [pc, #516]	@ (8002a78 <rfSensing+0x5a0>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	ee07 3a90 	vmov	s15, r3
 8002878:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800287c:	4b7f      	ldr	r3, [pc, #508]	@ (8002a7c <rfSensing+0x5a4>)
 800287e:	edd3 7a00 	vldr	s15, [r3]
 8002882:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002886:	4b7e      	ldr	r3, [pc, #504]	@ (8002a80 <rfSensing+0x5a8>)
 8002888:	ed93 7a00 	vldr	s14, [r3]
 800288c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002890:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002894:	eeb0 0b47 	vmov.f64	d0, d7
 8002898:	f013 ffda 	bl	8016850 <floor>
 800289c:	eeb0 6b40 	vmov.f64	d6, d0
 80028a0:	4b77      	ldr	r3, [pc, #476]	@ (8002a80 <rfSensing+0x5a8>)
 80028a2:	edd3 7a00 	vldr	s15, [r3]
 80028a6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028aa:	ee26 7b07 	vmul.f64	d7, d6, d7
 80028ae:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80028b2:	ee17 2a90 	vmov	r2, s15
 80028b6:	4b77      	ldr	r3, [pc, #476]	@ (8002a94 <rfSensing+0x5bc>)
 80028b8:	601a      	str	r2, [r3, #0]

				setvals[0] = reg03;
 80028ba:	4b72      	ldr	r3, [pc, #456]	@ (8002a84 <rfSensing+0x5ac>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a76      	ldr	r2, [pc, #472]	@ (8002a98 <rfSensing+0x5c0>)
 80028c0:	6013      	str	r3, [r2, #0]
				setvals[1] = 0x000000;
 80028c2:	4b75      	ldr	r3, [pc, #468]	@ (8002a98 <rfSensing+0x5c0>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	605a      	str	r2, [r3, #4]


			}
			reg04 = (pow(2, 24) * (curfreqM * kval - fNcurr) / fpd);
 80028c8:	4b6b      	ldr	r3, [pc, #428]	@ (8002a78 <rfSensing+0x5a0>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	ee07 3a90 	vmov	s15, r3
 80028d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028d4:	4b69      	ldr	r3, [pc, #420]	@ (8002a7c <rfSensing+0x5a4>)
 80028d6:	edd3 7a00 	vldr	s15, [r3]
 80028da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028de:	4b6d      	ldr	r3, [pc, #436]	@ (8002a94 <rfSensing+0x5bc>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	ee07 3a90 	vmov	s15, r3
 80028e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028ee:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028f2:	ed9f 6b5d 	vldr	d6, [pc, #372]	@ 8002a68 <rfSensing+0x590>
 80028f6:	ee27 5b06 	vmul.f64	d5, d7, d6
 80028fa:	4b61      	ldr	r3, [pc, #388]	@ (8002a80 <rfSensing+0x5a8>)
 80028fc:	edd3 7a00 	vldr	s15, [r3]
 8002900:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002904:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002908:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800290c:	ee17 2a90 	vmov	r2, s15
 8002910:	4b62      	ldr	r3, [pc, #392]	@ (8002a9c <rfSensing+0x5c4>)
 8002912:	601a      	str	r2, [r3, #0]
			setvals[1] = reg04;
 8002914:	4b61      	ldr	r3, [pc, #388]	@ (8002a9c <rfSensing+0x5c4>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a5f      	ldr	r2, [pc, #380]	@ (8002a98 <rfSensing+0x5c0>)
 800291a:	6053      	str	r3, [r2, #4]

			if( firstLoop == 1)
 800291c:	4b60      	ldr	r3, [pc, #384]	@ (8002aa0 <rfSensing+0x5c8>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d163      	bne.n	80029ec <rfSensing+0x514>
			{

				//setvals[1] = reg0C;
				// set HMC832 frequency register 03//
				// initialize HMC832 //
				for (int j = 0; j < 23; j++) {
 8002924:	2300      	movs	r3, #0
 8002926:	653b      	str	r3, [r7, #80]	@ 0x50
 8002928:	e05c      	b.n	80029e4 <rfSensing+0x50c>
					if(j <2 || j == 3 || j == 5 || j == 7 || j == 9 || j == 11  ) // N freq set, Freq fraction set, 0x07 lock detector
 800292a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800292c:	2b01      	cmp	r3, #1
 800292e:	dd0e      	ble.n	800294e <rfSensing+0x476>
 8002930:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002932:	2b03      	cmp	r3, #3
 8002934:	d00b      	beq.n	800294e <rfSensing+0x476>
 8002936:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002938:	2b05      	cmp	r3, #5
 800293a:	d008      	beq.n	800294e <rfSensing+0x476>
 800293c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800293e:	2b07      	cmp	r3, #7
 8002940:	d005      	beq.n	800294e <rfSensing+0x476>
 8002942:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002944:	2b09      	cmp	r3, #9
 8002946:	d002      	beq.n	800294e <rfSensing+0x476>
 8002948:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800294a:	2b0b      	cmp	r3, #11
 800294c:	d10c      	bne.n	8002968 <rfSensing+0x490>
					{
						HMC832_writeReg(setregs[j], setvals[j]);
 800294e:	4a55      	ldr	r2, [pc, #340]	@ (8002aa4 <rfSensing+0x5cc>)
 8002950:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002952:	4413      	add	r3, r2
 8002954:	781a      	ldrb	r2, [r3, #0]
 8002956:	4950      	ldr	r1, [pc, #320]	@ (8002a98 <rfSensing+0x5c0>)
 8002958:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800295a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800295e:	4619      	mov	r1, r3
 8002960:	4610      	mov	r0, r2
 8002962:	f7fe f9db 	bl	8000d1c <HMC832_writeReg>
 8002966:	e030      	b.n	80029ca <rfSensing+0x4f2>
					} else if(j == 2 || j == 4 || j==6 || j== 8 || j== 10 || j == 12 || j == 13 || j == 14 ) // 0x07 read lock ( table 21)
 8002968:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800296a:	2b02      	cmp	r3, #2
 800296c:	d014      	beq.n	8002998 <rfSensing+0x4c0>
 800296e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002970:	2b04      	cmp	r3, #4
 8002972:	d011      	beq.n	8002998 <rfSensing+0x4c0>
 8002974:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002976:	2b06      	cmp	r3, #6
 8002978:	d00e      	beq.n	8002998 <rfSensing+0x4c0>
 800297a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800297c:	2b08      	cmp	r3, #8
 800297e:	d00b      	beq.n	8002998 <rfSensing+0x4c0>
 8002980:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002982:	2b0a      	cmp	r3, #10
 8002984:	d008      	beq.n	8002998 <rfSensing+0x4c0>
 8002986:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002988:	2b0c      	cmp	r3, #12
 800298a:	d005      	beq.n	8002998 <rfSensing+0x4c0>
 800298c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800298e:	2b0d      	cmp	r3, #13
 8002990:	d002      	beq.n	8002998 <rfSensing+0x4c0>
 8002992:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002994:	2b0e      	cmp	r3, #14
 8002996:	d118      	bne.n	80029ca <rfSensing+0x4f2>
					{
						HMC832_readReg3U8(setregs[j], setvals[j], anaCal[ch][iter]);
 8002998:	4a42      	ldr	r2, [pc, #264]	@ (8002aa4 <rfSensing+0x5cc>)
 800299a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800299c:	4413      	add	r3, r2
 800299e:	7818      	ldrb	r0, [r3, #0]
 80029a0:	4a3d      	ldr	r2, [pc, #244]	@ (8002a98 <rfSensing+0x5c0>)
 80029a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029a4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80029a8:	7bf9      	ldrb	r1, [r7, #15]
 80029aa:	4b3f      	ldr	r3, [pc, #252]	@ (8002aa8 <rfSensing+0x5d0>)
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	4613      	mov	r3, r2
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	4413      	add	r3, r2
 80029b4:	f241 7270 	movw	r2, #6000	@ 0x1770
 80029b8:	fb01 f202 	mul.w	r2, r1, r2
 80029bc:	4413      	add	r3, r2
 80029be:	4a3b      	ldr	r2, [pc, #236]	@ (8002aac <rfSensing+0x5d4>)
 80029c0:	4413      	add	r3, r2
 80029c2:	461a      	mov	r2, r3
 80029c4:	4621      	mov	r1, r4
 80029c6:	f7fe f901 	bl	8000bcc <HMC832_readReg3U8>
						updateCalF(fqhead[ch], iter, calVal);
#endif
					
					}

					if (j > 2)
 80029ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	dd03      	ble.n	80029d8 <rfSensing+0x500>
						DWT_Delay_us(120);
 80029d0:	2078      	movs	r0, #120	@ 0x78
 80029d2:	f7fe f8d7 	bl	8000b84 <DWT_Delay_us>
 80029d6:	e002      	b.n	80029de <rfSensing+0x506>
					else
						DWT_Delay_us(10);
 80029d8:	200a      	movs	r0, #10
 80029da:	f7fe f8d3 	bl	8000b84 <DWT_Delay_us>
				for (int j = 0; j < 23; j++) {
 80029de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029e0:	3301      	adds	r3, #1
 80029e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80029e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029e6:	2b16      	cmp	r3, #22
 80029e8:	dd9f      	ble.n	800292a <rfSensing+0x452>
 80029ea:	e075      	b.n	8002ad8 <rfSensing+0x600>

				//setvalsnoauto[2] = (0x002000 | (0x00FF00 & anaCal[ch][iter][0] << 8)); // D[7:0] => D[15:7] D[13]=1
				// 2 bit right shift required to cover HMC832 unbalanced data out
				//setvalsnoauto[2] = ((0x00FF00 & anaCal[ch][iter][1] << 8)); // D[7:0] => D[15:7] D[13]=1

				setvalsnoauto[2] = 0x002000 | ((0x00FF00 & (anaCal[ch][iter][1] << 9)) | (0x00FF00 & (anaCal[ch][iter][0] << 1))); // D[7:0] => D[15:7] D[13]=1
 80029ec:	7bf9      	ldrb	r1, [r7, #15]
 80029ee:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa8 <rfSensing+0x5d0>)
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	482e      	ldr	r0, [pc, #184]	@ (8002aac <rfSensing+0x5d4>)
 80029f4:	4613      	mov	r3, r2
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	4413      	add	r3, r2
 80029fa:	f241 7270 	movw	r2, #6000	@ 0x1770
 80029fe:	fb01 f202 	mul.w	r2, r1, r2
 8002a02:	4413      	add	r3, r2
 8002a04:	4403      	add	r3, r0
 8002a06:	3301      	adds	r3, #1
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	025b      	lsls	r3, r3, #9
 8002a0c:	b299      	uxth	r1, r3
 8002a0e:	7bf8      	ldrb	r0, [r7, #15]
 8002a10:	4b25      	ldr	r3, [pc, #148]	@ (8002aa8 <rfSensing+0x5d0>)
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	4c25      	ldr	r4, [pc, #148]	@ (8002aac <rfSensing+0x5d4>)
 8002a16:	4613      	mov	r3, r2
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	4413      	add	r3, r2
 8002a1c:	f241 7270 	movw	r2, #6000	@ 0x1770
 8002a20:	fb00 f202 	mul.w	r2, r0, r2
 8002a24:	4413      	add	r3, r2
 8002a26:	4423      	add	r3, r4
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8002a30:	430b      	orrs	r3, r1
 8002a32:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a36:	461a      	mov	r2, r3
 8002a38:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab0 <rfSensing+0x5d8>)
 8002a3a:	609a      	str	r2, [r3, #8]
#ifdef POINTERON
				setvalsnoauto[2] = 0x002000 | ((0x00FF00 & ( getCalF(fqhead[ch], iter, 1) << 9)) | \
						(0x00FF00 & ( getCalF(fqhead[ch], iter, 0) << 1))); // D[7:0] => D[15:7] D[13]=1
#endif				
				
				for (int j = 0; j < 3; j++) {
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a40:	e047      	b.n	8002ad2 <rfSensing+0x5fa>
					if( j < 2 )
 8002a42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	dc35      	bgt.n	8002ab4 <rfSensing+0x5dc>
					{
						HMC832_writeReg(setregs[j], setvals[j]);
 8002a48:	4a16      	ldr	r2, [pc, #88]	@ (8002aa4 <rfSensing+0x5cc>)
 8002a4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a4c:	4413      	add	r3, r2
 8002a4e:	781a      	ldrb	r2, [r3, #0]
 8002a50:	4911      	ldr	r1, [pc, #68]	@ (8002a98 <rfSensing+0x5c0>)
 8002a52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	f7fe f95e 	bl	8000d1c <HMC832_writeReg>
 8002a60:	e034      	b.n	8002acc <rfSensing+0x5f4>
 8002a62:	bf00      	nop
 8002a64:	f3af 8000 	nop.w
 8002a68:	00000000 	.word	0x00000000
 8002a6c:	41700000 	.word	0x41700000
 8002a70:	58020800 	.word	0x58020800
 8002a74:	58020400 	.word	0x58020400
 8002a78:	2402a36c 	.word	0x2402a36c
 8002a7c:	2402a390 	.word	0x2402a390
 8002a80:	2402a370 	.word	0x2402a370
 8002a84:	2402a37c 	.word	0x2402a37c
 8002a88:	2402a384 	.word	0x2402a384
 8002a8c:	2402a394 	.word	0x2402a394
 8002a90:	2402a378 	.word	0x2402a378
 8002a94:	2402a398 	.word	0x2402a398
 8002a98:	24000104 	.word	0x24000104
 8002a9c:	2402a380 	.word	0x2402a380
 8002aa0:	24000143 	.word	0x24000143
 8002aa4:	240000f4 	.word	0x240000f4
 8002aa8:	2402a39c 	.word	0x2402a39c
 8002aac:	24019d10 	.word	0x24019d10
 8002ab0:	24000378 	.word	0x24000378
					} else
					{
						HMC832_writeReg(setregsnoauto[j], setvalsnoauto[j]);
 8002ab4:	4a6e      	ldr	r2, [pc, #440]	@ (8002c70 <rfSensing+0x798>)
 8002ab6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ab8:	4413      	add	r3, r2
 8002aba:	781a      	ldrb	r2, [r3, #0]
 8002abc:	496d      	ldr	r1, [pc, #436]	@ (8002c74 <rfSensing+0x79c>)
 8002abe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ac0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	4610      	mov	r0, r2
 8002ac8:	f7fe f928 	bl	8000d1c <HMC832_writeReg>
				for (int j = 0; j < 3; j++) {
 8002acc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ace:	3301      	adds	r3, #1
 8002ad0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ad2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	ddb4      	ble.n	8002a42 <rfSensing+0x56a>

			// on the first freq iter, on the RF_P switch


			//////////////// cont average meas loop start /////////////
			for(int k=0; MAXAVGLOOP > k; k++)
 8002ad8:	2300      	movs	r3, #0
 8002ada:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002adc:	e092      	b.n	8002c04 <rfSensing+0x72c>
			{

				F2910_TX_ON();
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ae4:	4864      	ldr	r0, [pc, #400]	@ (8002c78 <rfSensing+0x7a0>)
 8002ae6:	f008 f98f 	bl	800ae08 <HAL_GPIO_WritePin>
 8002aea:	2201      	movs	r2, #1
 8002aec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002af0:	4861      	ldr	r0, [pc, #388]	@ (8002c78 <rfSensing+0x7a0>)
 8002af2:	f008 f989 	bl	800ae08 <HAL_GPIO_WritePin>
 8002af6:	2201      	movs	r2, #1
 8002af8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002afc:	485e      	ldr	r0, [pc, #376]	@ (8002c78 <rfSensing+0x7a0>)
 8002afe:	f008 f983 	bl	800ae08 <HAL_GPIO_WritePin>
				SKYSW_TX_ON();
 8002b02:	2200      	movs	r2, #0
 8002b04:	2101      	movs	r1, #1
 8002b06:	485d      	ldr	r0, [pc, #372]	@ (8002c7c <rfSensing+0x7a4>)
 8002b08:	f008 f97e 	bl	800ae08 <HAL_GPIO_WritePin>

				//DWT_Delay_us(1);


				//HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buff, MAXAVG);
				HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buff, MAXAVG);
 8002b0c:	2208      	movs	r2, #8
 8002b0e:	495c      	ldr	r1, [pc, #368]	@ (8002c80 <rfSensing+0x7a8>)
 8002b10:	485c      	ldr	r0, [pc, #368]	@ (8002c84 <rfSensing+0x7ac>)
 8002b12:	f002 ff89 	bl	8005a28 <HAL_ADC_Start_DMA>
				//


				DWT_Delay_us(1);
 8002b16:	2001      	movs	r0, #1
 8002b18:	f7fe f834 	bl	8000b84 <DWT_Delay_us>

				//HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buff, MAXAVG);
				F2910_RX_ON();
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b22:	4855      	ldr	r0, [pc, #340]	@ (8002c78 <rfSensing+0x7a0>)
 8002b24:	f008 f970 	bl	800ae08 <HAL_GPIO_WritePin>
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b2e:	4852      	ldr	r0, [pc, #328]	@ (8002c78 <rfSensing+0x7a0>)
 8002b30:	f008 f96a 	bl	800ae08 <HAL_GPIO_WritePin>
 8002b34:	203c      	movs	r0, #60	@ 0x3c
 8002b36:	f7ff fab5 	bl	80020a4 <nsdelay>
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002b40:	484d      	ldr	r0, [pc, #308]	@ (8002c78 <rfSensing+0x7a0>)
 8002b42:	f008 f961 	bl	800ae08 <HAL_GPIO_WritePin>
				SKYSW_RX_ON();
 8002b46:	2201      	movs	r2, #1
 8002b48:	2101      	movs	r1, #1
 8002b4a:	484c      	ldr	r0, [pc, #304]	@ (8002c7c <rfSensing+0x7a4>)
 8002b4c:	f008 f95c 	bl	800ae08 <HAL_GPIO_WritePin>

				while (ADC_ConvCpltFlag == 0)
 8002b50:	bf00      	nop
 8002b52:	4b4d      	ldr	r3, [pc, #308]	@ (8002c88 <rfSensing+0x7b0>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d0fb      	beq.n	8002b52 <rfSensing+0x67a>
					;




				ADC_ConvCpltFlag = 0;
 8002b5a:	4b4b      	ldr	r3, [pc, #300]	@ (8002c88 <rfSensing+0x7b0>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	601a      	str	r2, [r3, #0]
				HAL_ADC_Stop_DMA(&hadc1);
 8002b60:	4848      	ldr	r0, [pc, #288]	@ (8002c84 <rfSensing+0x7ac>)
 8002b62:	f003 f83d 	bl	8005be0 <HAL_ADC_Stop_DMA>

				///////////// getting min and max for difference //////////////
				minval = 65535; // initialize with maxval
 8002b66:	4b49      	ldr	r3, [pc, #292]	@ (8002c8c <rfSensing+0x7b4>)
 8002b68:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b6c:	601a      	str	r2, [r3, #0]
				int tmp = 0;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	647b      	str	r3, [r7, #68]	@ 0x44
				long sum = 0;
 8002b72:	2300      	movs	r3, #0
 8002b74:	643b      	str	r3, [r7, #64]	@ 0x40
				maxval = 0;
 8002b76:	4b46      	ldr	r3, [pc, #280]	@ (8002c90 <rfSensing+0x7b8>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
				for (tmp = 0; tmp < MAXAVG; tmp++) {
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b80:	e034      	b.n	8002bec <rfSensing+0x714>
					ADC_monitor = *((uint16_t*) (adc_buff + tmp));
 8002b82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	4a3e      	ldr	r2, [pc, #248]	@ (8002c80 <rfSensing+0x7a8>)
 8002b88:	4413      	add	r3, r2
 8002b8a:	881a      	ldrh	r2, [r3, #0]
 8002b8c:	4b41      	ldr	r3, [pc, #260]	@ (8002c94 <rfSensing+0x7bc>)
 8002b8e:	801a      	strh	r2, [r3, #0]
					sum += ADC_monitor;
 8002b90:	4b40      	ldr	r3, [pc, #256]	@ (8002c94 <rfSensing+0x7bc>)
 8002b92:	881b      	ldrh	r3, [r3, #0]
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	461a      	mov	r2, r3
 8002b98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b9a:	4413      	add	r3, r2
 8002b9c:	643b      	str	r3, [r7, #64]	@ 0x40
					// get max value
					if (ADC_monitor > maxval) {
 8002b9e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c94 <rfSensing+0x7bc>)
 8002ba0:	881b      	ldrh	r3, [r3, #0]
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	4b3a      	ldr	r3, [pc, #232]	@ (8002c90 <rfSensing+0x7b8>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d905      	bls.n	8002bba <rfSensing+0x6e2>
						maxval = ADC_monitor;
 8002bae:	4b39      	ldr	r3, [pc, #228]	@ (8002c94 <rfSensing+0x7bc>)
 8002bb0:	881b      	ldrh	r3, [r3, #0]
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	4b36      	ldr	r3, [pc, #216]	@ (8002c90 <rfSensing+0x7b8>)
 8002bb8:	601a      	str	r2, [r3, #0]


					}
					if (ADC_monitor < minval && ADC_monitor > 0) {
 8002bba:	4b36      	ldr	r3, [pc, #216]	@ (8002c94 <rfSensing+0x7bc>)
 8002bbc:	881b      	ldrh	r3, [r3, #0]
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	4b32      	ldr	r3, [pc, #200]	@ (8002c8c <rfSensing+0x7b4>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d20d      	bcs.n	8002be6 <rfSensing+0x70e>
 8002bca:	4b32      	ldr	r3, [pc, #200]	@ (8002c94 <rfSensing+0x7bc>)
 8002bcc:	881b      	ldrh	r3, [r3, #0]
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d008      	beq.n	8002be6 <rfSensing+0x70e>
						minval = ADC_monitor;
 8002bd4:	4b2f      	ldr	r3, [pc, #188]	@ (8002c94 <rfSensing+0x7bc>)
 8002bd6:	881b      	ldrh	r3, [r3, #0]
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	461a      	mov	r2, r3
 8002bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8002c8c <rfSensing+0x7b4>)
 8002bde:	601a      	str	r2, [r3, #0]
						minidx = tmp;
 8002be0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002be2:	4a2d      	ldr	r2, [pc, #180]	@ (8002c98 <rfSensing+0x7c0>)
 8002be4:	6013      	str	r3, [r2, #0]
				for (tmp = 0; tmp < MAXAVG; tmp++) {
 8002be6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002be8:	3301      	adds	r3, #1
 8002bea:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bee:	2b07      	cmp	r3, #7
 8002bf0:	ddc7      	ble.n	8002b82 <rfSensing+0x6aa>
				}
				/////////////// end of getting diff ////////////////////////////


				// measAvg[k] = (maxval-minval); // k for 6 times
				measAvg[k] = maxval;
 8002bf2:	4b27      	ldr	r3, [pc, #156]	@ (8002c90 <rfSensing+0x7b8>)
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	4929      	ldr	r1, [pc, #164]	@ (8002c9c <rfSensing+0x7c4>)
 8002bf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(int k=0; MAXAVGLOOP > k; k++)
 8002bfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c00:	3301      	adds	r3, #1
 8002c02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c06:	2b05      	cmp	r3, #5
 8002c08:	f77f af69 	ble.w	8002ade <rfSensing+0x606>

			} // end of MAXAVGLOOP 6

			// getting maxSensValue for ATTN control and
			if(maxSensVal[ch] < maxval)
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
 8002c0e:	4a24      	ldr	r2, [pc, #144]	@ (8002ca0 <rfSensing+0x7c8>)
 8002c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c14:	461a      	mov	r2, r3
 8002c16:	4b1e      	ldr	r3, [pc, #120]	@ (8002c90 <rfSensing+0x7b8>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d206      	bcs.n	8002c2c <rfSensing+0x754>
			{
				maxSensVal[ch] = maxval;
 8002c1e:	4b1c      	ldr	r3, [pc, #112]	@ (8002c90 <rfSensing+0x7b8>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	7bfb      	ldrb	r3, [r7, #15]
 8002c24:	4611      	mov	r1, r2
 8002c26:	4a1e      	ldr	r2, [pc, #120]	@ (8002ca0 <rfSensing+0x7c8>)
 8002c28:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			}

			U8 maxindex=0;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			uint32_t maxavgval=0;
 8002c32:	2300      	movs	r3, #0
 8002c34:	63bb      	str	r3, [r7, #56]	@ 0x38
			//////////////// end of contineous meas loop //////////////////
			// get maxvalue and it's index
			for(int k=0; MAXAVGLOOP > k; k++)
 8002c36:	2300      	movs	r3, #0
 8002c38:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c3a:	e011      	b.n	8002c60 <rfSensing+0x788>
			{
				if(  measAvg[k] > maxavgval)
 8002c3c:	4a17      	ldr	r2, [pc, #92]	@ (8002c9c <rfSensing+0x7c4>)
 8002c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d207      	bcs.n	8002c5a <rfSensing+0x782>
				{
					maxavgval=measAvg[k];
 8002c4a:	4a14      	ldr	r2, [pc, #80]	@ (8002c9c <rfSensing+0x7c4>)
 8002c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c52:	63bb      	str	r3, [r7, #56]	@ 0x38
					maxindex=k;
 8002c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c56:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			for(int k=0; MAXAVGLOOP > k; k++)
 8002c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c62:	2b05      	cmp	r3, #5
 8002c64:	ddea      	ble.n	8002c3c <rfSensing+0x764>
				}
			}


			// get average exclude maxvalue
			maxavgval=0;
 8002c66:	2300      	movs	r3, #0
 8002c68:	63bb      	str	r3, [r7, #56]	@ 0x38
			for(int k=0; MAXAVGLOOP > k; k++)
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c6e:	e028      	b.n	8002cc2 <rfSensing+0x7ea>
 8002c70:	24000140 	.word	0x24000140
 8002c74:	24000378 	.word	0x24000378
 8002c78:	58020400 	.word	0x58020400
 8002c7c:	58020800 	.word	0x58020800
 8002c80:	2400033c 	.word	0x2400033c
 8002c84:	24000384 	.word	0x24000384
 8002c88:	24000364 	.word	0x24000364
 8002c8c:	2402a3a0 	.word	0x2402a3a0
 8002c90:	24000370 	.word	0x24000370
 8002c94:	2400036c 	.word	0x2400036c
 8002c98:	2402a3a4 	.word	0x2402a3a4
 8002c9c:	24029ee0 	.word	0x24029ee0
 8002ca0:	2402a3b0 	.word	0x2402a3b0
			{
				if( k != maxindex)
 8002ca4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d006      	beq.n	8002cbc <rfSensing+0x7e4>
				{
					maxavgval += measAvg[k];
 8002cae:	4a86      	ldr	r2, [pc, #536]	@ (8002ec8 <rfSensing+0x9f0>)
 8002cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002cb8:	4413      	add	r3, r2
 8002cba:	63bb      	str	r3, [r7, #56]	@ 0x38
			for(int k=0; MAXAVGLOOP > k; k++)
 8002cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc4:	2b05      	cmp	r3, #5
 8002cc6:	dded      	ble.n	8002ca4 <rfSensing+0x7cc>
				}
			}
			maxavgval = (maxavgval / MAXAVGLOOP);
 8002cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cca:	4a80      	ldr	r2, [pc, #512]	@ (8002ecc <rfSensing+0x9f4>)
 8002ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd0:	089b      	lsrs	r3, r3, #2
 8002cd2:	63bb      	str	r3, [r7, #56]	@ 0x38

			// output to DAC output
			if(loopCnt > 0 || MAXLOOP == 1)
			{
				if(division-tempEdge >iter)
 8002cd4:	4b7e      	ldr	r3, [pc, #504]	@ (8002ed0 <rfSensing+0x9f8>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	461a      	mov	r2, r3
 8002cda:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	4a7d      	ldr	r2, [pc, #500]	@ (8002ed4 <rfSensing+0x9fc>)
 8002ce0:	6812      	ldr	r2, [r2, #0]
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d92f      	bls.n	8002d46 <rfSensing+0x86e>
				{
					anaValFltd[iter] = (uint32_t)(anaValFltd[iter]/15.0);
 8002ce6:	4b7b      	ldr	r3, [pc, #492]	@ (8002ed4 <rfSensing+0x9fc>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a7b      	ldr	r2, [pc, #492]	@ (8002ed8 <rfSensing+0xa00>)
 8002cec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cf0:	ee07 3a90 	vmov	s15, r3
 8002cf4:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8002cf8:	eeb2 5b0e 	vmov.f64	d5, #46	@ 0x41700000  15.0
 8002cfc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002d00:	4b74      	ldr	r3, [pc, #464]	@ (8002ed4 <rfSensing+0x9fc>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002d08:	ee17 1a90 	vmov	r1, s15
 8002d0c:	4a72      	ldr	r2, [pc, #456]	@ (8002ed8 <rfSensing+0xa00>)
 8002d0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, anaValFltd[iter]*0.5-1);
 8002d12:	4b70      	ldr	r3, [pc, #448]	@ (8002ed4 <rfSensing+0x9fc>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a70      	ldr	r2, [pc, #448]	@ (8002ed8 <rfSensing+0xa00>)
 8002d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d1c:	ee07 3a90 	vmov	s15, r3
 8002d20:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002d24:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8002d28:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002d2c:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8002d30:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002d34:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002d38:	ee17 3a90 	vmov	r3, s15
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	2100      	movs	r1, #0
 8002d40:	4866      	ldr	r0, [pc, #408]	@ (8002edc <rfSensing+0xa04>)
 8002d42:	f004 fdfe 	bl	8007942 <HAL_DAC_SetValue>

				}

			}
			//// data gathering: saving on 2 dimensional array, statcking and pushing data
			anaValTot[iter] = maxavgval;
 8002d46:	4b63      	ldr	r3, [pc, #396]	@ (8002ed4 <rfSensing+0x9fc>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4965      	ldr	r1, [pc, #404]	@ (8002ee0 <rfSensing+0xa08>)
 8002d4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


			// loop control
			prereg03 = reg03;
 8002d52:	4b64      	ldr	r3, [pc, #400]	@ (8002ee4 <rfSensing+0xa0c>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a64      	ldr	r2, [pc, #400]	@ (8002ee8 <rfSensing+0xa10>)
 8002d58:	6013      	str	r3, [r2, #0]
			curfreqM = curfreqM + fstepM;
 8002d5a:	4b64      	ldr	r3, [pc, #400]	@ (8002eec <rfSensing+0xa14>)
 8002d5c:	ed93 7a00 	vldr	s14, [r3]
 8002d60:	4b63      	ldr	r3, [pc, #396]	@ (8002ef0 <rfSensing+0xa18>)
 8002d62:	edd3 7a00 	vldr	s15, [r3]
 8002d66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d6a:	4b60      	ldr	r3, [pc, #384]	@ (8002eec <rfSensing+0xa14>)
 8002d6c:	edc3 7a00 	vstr	s15, [r3]
			iter++;
 8002d70:	4b58      	ldr	r3, [pc, #352]	@ (8002ed4 <rfSensing+0x9fc>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	3301      	adds	r3, #1
 8002d76:	4a57      	ldr	r2, [pc, #348]	@ (8002ed4 <rfSensing+0x9fc>)
 8002d78:	6013      	str	r3, [r2, #0]
			valIndex++;
 8002d7a:	4b5e      	ldr	r3, [pc, #376]	@ (8002ef4 <rfSensing+0xa1c>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	4a5c      	ldr	r2, [pc, #368]	@ (8002ef4 <rfSensing+0xa1c>)
 8002d82:	6013      	str	r3, [r2, #0]
		while (curfreqM < spfreqM && iter < division) {
 8002d84:	4b59      	ldr	r3, [pc, #356]	@ (8002eec <rfSensing+0xa14>)
 8002d86:	ed93 7a00 	vldr	s14, [r3]
 8002d8a:	4b5b      	ldr	r3, [pc, #364]	@ (8002ef8 <rfSensing+0xa20>)
 8002d8c:	edd3 7a00 	vldr	s15, [r3]
 8002d90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d98:	d506      	bpl.n	8002da8 <rfSensing+0x8d0>
 8002d9a:	4b4e      	ldr	r3, [pc, #312]	@ (8002ed4 <rfSensing+0x9fc>)
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	4b4c      	ldr	r3, [pc, #304]	@ (8002ed0 <rfSensing+0x9f8>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	f6ff ad02 	blt.w	80027ac <rfSensing+0x2d4>


		} // end of freq sweep ///////////////////////////////////////////////

		// Display the end of freq step
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, 4095 );
 8002da8:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002dac:	2200      	movs	r2, #0
 8002dae:	2100      	movs	r1, #0
 8002db0:	484a      	ldr	r0, [pc, #296]	@ (8002edc <rfSensing+0xa04>)
 8002db2:	f004 fdc6 	bl	8007942 <HAL_DAC_SetValue>


		/////////////////////////////////////////////////////
		// offset change to 0
		// get min peak index over division
		uint32_t minfreqval = 999999;
 8002db6:	4b51      	ldr	r3, [pc, #324]	@ (8002efc <rfSensing+0xa24>)
 8002db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		//uint32_t minfreqidx = 0;



		// -2 should be added for some frequency is not working example :
		for (int m = 0; ((MAXINDX-tempEdge > m) && ( division-tempEdge > m)); m++) {
 8002dba:	2300      	movs	r3, #0
 8002dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dbe:	e014      	b.n	8002dea <rfSensing+0x912>
			if (anaValTot[m] < minfreqval  && anaValTot[m] >0 ) {
 8002dc0:	4a47      	ldr	r2, [pc, #284]	@ (8002ee0 <rfSensing+0xa08>)
 8002dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d90a      	bls.n	8002de4 <rfSensing+0x90c>
 8002dce:	4a44      	ldr	r2, [pc, #272]	@ (8002ee0 <rfSensing+0xa08>)
 8002dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d004      	beq.n	8002de4 <rfSensing+0x90c>
				minfreqval = anaValTot[m];
 8002dda:	4a41      	ldr	r2, [pc, #260]	@ (8002ee0 <rfSensing+0xa08>)
 8002ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
		for (int m = 0; ((MAXINDX-tempEdge > m) && ( division-tempEdge > m)); m++) {
 8002de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002de6:	3301      	adds	r3, #1
 8002de8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002dec:	f5c3 62fa 	rsb	r2, r3, #2000	@ 0x7d0
 8002df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d907      	bls.n	8002e06 <rfSensing+0x92e>
 8002df6:	4b36      	ldr	r3, [pc, #216]	@ (8002ed0 <rfSensing+0x9f8>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002dfe:	1ad2      	subs	r2, r2, r3
 8002e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d8dc      	bhi.n	8002dc0 <rfSensing+0x8e8>
			}
		}



		for (int m = 0; ( MAXINDX-tempEdge > m) && (division > m) ; m++) {
 8002e06:	2300      	movs	r3, #0
 8002e08:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e0a:	e019      	b.n	8002e40 <rfSensing+0x968>
			if( (anaValTot[m]-minfreqval) > 0 )
 8002e0c:	4a34      	ldr	r2, [pc, #208]	@ (8002ee0 <rfSensing+0xa08>)
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d00a      	beq.n	8002e30 <rfSensing+0x958>
			{
				anaValTot[m] = anaValTot[m]-minfreqval;
 8002e1a:	4a31      	ldr	r2, [pc, #196]	@ (8002ee0 <rfSensing+0xa08>)
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e24:	1ad2      	subs	r2, r2, r3
 8002e26:	492e      	ldr	r1, [pc, #184]	@ (8002ee0 <rfSensing+0xa08>)
 8002e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002e2e:	e004      	b.n	8002e3a <rfSensing+0x962>
			} else {
				anaValTot[m] =0;
 8002e30:	4a2b      	ldr	r2, [pc, #172]	@ (8002ee0 <rfSensing+0xa08>)
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	2100      	movs	r1, #0
 8002e36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int m = 0; ( MAXINDX-tempEdge > m) && (division > m) ; m++) {
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e42:	f5c3 62fa 	rsb	r2, r3, #2000	@ 0x7d0
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d904      	bls.n	8002e56 <rfSensing+0x97e>
 8002e4c:	4b20      	ldr	r3, [pc, #128]	@ (8002ed0 <rfSensing+0x9f8>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e52:	429a      	cmp	r2, r3
 8002e54:	dbda      	blt.n	8002e0c <rfSensing+0x934>
		//////////////////// end of offset to 0 ////////////////////


		////////////  processing filter with average value /////////////////

		if (spfrequency - stfrequency > 5) {
 8002e56:	ed97 7a01 	vldr	s14, [r7, #4]
 8002e5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e62:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002e66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e6e:	dd04      	ble.n	8002e7a <rfSensing+0x9a2>
			softfilterNBW(anaValTot, anaValFltd);
 8002e70:	4919      	ldr	r1, [pc, #100]	@ (8002ed8 <rfSensing+0xa00>)
 8002e72:	481b      	ldr	r0, [pc, #108]	@ (8002ee0 <rfSensing+0xa08>)
 8002e74:	f7fe fba2 	bl	80015bc <softfilterNBW>
 8002e78:	e003      	b.n	8002e82 <rfSensing+0x9aa>
			//tempEdge = 16;
		} else {
			softfilterWBW(anaValTot, anaValFltd);
 8002e7a:	4917      	ldr	r1, [pc, #92]	@ (8002ed8 <rfSensing+0xa00>)
 8002e7c:	4818      	ldr	r0, [pc, #96]	@ (8002ee0 <rfSensing+0xa08>)
 8002e7e:	f7fe f9d3 	bl	8001228 <softfilterWBW>
		}



		// making average with pre variable for each channels //////////////
		for(int i=0; MAXINDX >i; i++)
 8002e82:	2300      	movs	r3, #0
 8002e84:	623b      	str	r3, [r7, #32]
 8002e86:	e0a3      	b.n	8002fd0 <rfSensing+0xaf8>
		{
			if( MAXINDX-(tempEdge > i ))
			{
				if(vergine){
 8002e88:	4b1d      	ldr	r3, [pc, #116]	@ (8002f00 <rfSensing+0xa28>)
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d03b      	beq.n	8002f08 <rfSensing+0xa30>
					anaValFltd[i] = anaValPreAvg[ch][i] = anaValFltd[i];
 8002e90:	7bfb      	ldrb	r3, [r7, #15]
 8002e92:	4911      	ldr	r1, [pc, #68]	@ (8002ed8 <rfSensing+0xa00>)
 8002e94:	6a3a      	ldr	r2, [r7, #32]
 8002e96:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002e9a:	4c1a      	ldr	r4, [pc, #104]	@ (8002f04 <rfSensing+0xa2c>)
 8002e9c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002ea0:	fb02 f003 	mul.w	r0, r2, r3
 8002ea4:	6a3a      	ldr	r2, [r7, #32]
 8002ea6:	4402      	add	r2, r0
 8002ea8:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8002eac:	4915      	ldr	r1, [pc, #84]	@ (8002f04 <rfSensing+0xa2c>)
 8002eae:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002eb2:	fb03 f202 	mul.w	r2, r3, r2
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
 8002eb8:	4413      	add	r3, r2
 8002eba:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8002ebe:	4906      	ldr	r1, [pc, #24]	@ (8002ed8 <rfSensing+0xa00>)
 8002ec0:	6a3b      	ldr	r3, [r7, #32]
 8002ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002ec6:	e05a      	b.n	8002f7e <rfSensing+0xaa6>
 8002ec8:	24029ee0 	.word	0x24029ee0
 8002ecc:	aaaaaaab 	.word	0xaaaaaaab
 8002ed0:	24029f00 	.word	0x24029f00
 8002ed4:	2402a39c 	.word	0x2402a39c
 8002ed8:	240025f8 	.word	0x240025f8
 8002edc:	2400046c 	.word	0x2400046c
 8002ee0:	240006b8 	.word	0x240006b8
 8002ee4:	2402a37c 	.word	0x2402a37c
 8002ee8:	2402a384 	.word	0x2402a384
 8002eec:	2402a390 	.word	0x2402a390
 8002ef0:	2402a394 	.word	0x2402a394
 8002ef4:	24029f04 	.word	0x24029f04
 8002ef8:	2402a388 	.word	0x2402a388
 8002efc:	000f423f 	.word	0x000f423f
 8002f00:	24000144 	.word	0x24000144
 8002f04:	24004538 	.word	0x24004538
				} else {
					anaValFltd[i] = anaValPreAvg[ch][i] = (anaValFltd[i]*0.5 + anaValPreAvg[ch][i]*0.5);
 8002f08:	4ab5      	ldr	r2, [pc, #724]	@ (80031e0 <rfSensing+0xd08>)
 8002f0a:	6a3b      	ldr	r3, [r7, #32]
 8002f0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f10:	ee07 3a90 	vmov	s15, r3
 8002f14:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002f18:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8002f1c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002f20:	7bfb      	ldrb	r3, [r7, #15]
 8002f22:	49b0      	ldr	r1, [pc, #704]	@ (80031e4 <rfSensing+0xd0c>)
 8002f24:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002f28:	fb03 f202 	mul.w	r2, r3, r2
 8002f2c:	6a3b      	ldr	r3, [r7, #32]
 8002f2e:	4413      	add	r3, r2
 8002f30:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f34:	ee07 3a90 	vmov	s15, r3
 8002f38:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002f3c:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8002f40:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002f44:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002f48:	7bfb      	ldrb	r3, [r7, #15]
 8002f4a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002f4e:	ee17 4a90 	vmov	r4, s15
 8002f52:	48a4      	ldr	r0, [pc, #656]	@ (80031e4 <rfSensing+0xd0c>)
 8002f54:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002f58:	fb02 f103 	mul.w	r1, r2, r3
 8002f5c:	6a3a      	ldr	r2, [r7, #32]
 8002f5e:	440a      	add	r2, r1
 8002f60:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
 8002f64:	499f      	ldr	r1, [pc, #636]	@ (80031e4 <rfSensing+0xd0c>)
 8002f66:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002f6a:	fb03 f202 	mul.w	r2, r3, r2
 8002f6e:	6a3b      	ldr	r3, [r7, #32]
 8002f70:	4413      	add	r3, r2
 8002f72:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8002f76:	499a      	ldr	r1, [pc, #616]	@ (80031e0 <rfSensing+0xd08>)
 8002f78:	6a3b      	ldr	r3, [r7, #32]
 8002f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				}
			}

			anaValTot[i] = 0;
 8002f7e:	4a9a      	ldr	r2, [pc, #616]	@ (80031e8 <rfSensing+0xd10>)
 8002f80:	6a3b      	ldr	r3, [r7, #32]
 8002f82:	2100      	movs	r1, #0
 8002f84:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if( MAXINDX-tempEdge > i )
 8002f88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f8a:	f5c3 62fa 	rsb	r2, r3, #2000	@ 0x7d0
 8002f8e:	6a3b      	ldr	r3, [r7, #32]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d90d      	bls.n	8002fb0 <rfSensing+0xad8>
			{

				anaValPreAvg[ch][i] = anaValFltd[i]; // NEW
 8002f94:	7bfb      	ldrb	r3, [r7, #15]
 8002f96:	4992      	ldr	r1, [pc, #584]	@ (80031e0 <rfSensing+0xd08>)
 8002f98:	6a3a      	ldr	r2, [r7, #32]
 8002f9a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002f9e:	4891      	ldr	r0, [pc, #580]	@ (80031e4 <rfSensing+0xd0c>)
 8002fa0:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002fa4:	fb03 f101 	mul.w	r1, r3, r1
 8002fa8:	6a3b      	ldr	r3, [r7, #32]
 8002faa:	440b      	add	r3, r1
 8002fac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
			}

			if(i > (division-tempEdge))
 8002fb0:	4b8e      	ldr	r3, [pc, #568]	@ (80031ec <rfSensing+0xd14>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fb8:	1ad2      	subs	r2, r2, r3
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d204      	bcs.n	8002fca <rfSensing+0xaf2>
            {
                    anaValFltd[i] =0;
 8002fc0:	4a87      	ldr	r2, [pc, #540]	@ (80031e0 <rfSensing+0xd08>)
 8002fc2:	6a3b      	ldr	r3, [r7, #32]
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i=0; MAXINDX >i; i++)
 8002fca:	6a3b      	ldr	r3, [r7, #32]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	623b      	str	r3, [r7, #32]
 8002fd0:	6a3b      	ldr	r3, [r7, #32]
 8002fd2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002fd6:	f6ff af57 	blt.w	8002e88 <rfSensing+0x9b0>
		}
		////////////////////////////////////////////////////////////////////



		maxfreqval = 0;
 8002fda:	4b85      	ldr	r3, [pc, #532]	@ (80031f0 <rfSensing+0xd18>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]
		for (int m = 0; division-(tempEdge+15) > m; m++) {
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	61fb      	str	r3, [r7, #28]
 8002fe4:	e013      	b.n	800300e <rfSensing+0xb36>
			if (anaValFltd[m] > maxfreqval) {
 8002fe6:	4a7e      	ldr	r2, [pc, #504]	@ (80031e0 <rfSensing+0xd08>)
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002fee:	4b80      	ldr	r3, [pc, #512]	@ (80031f0 <rfSensing+0xd18>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d908      	bls.n	8003008 <rfSensing+0xb30>
				maxfreqval = anaValFltd[m];
 8002ff6:	4a7a      	ldr	r2, [pc, #488]	@ (80031e0 <rfSensing+0xd08>)
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ffe:	4a7c      	ldr	r2, [pc, #496]	@ (80031f0 <rfSensing+0xd18>)
 8003000:	6013      	str	r3, [r2, #0]
				maxfreqidx = m;
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	4a7b      	ldr	r2, [pc, #492]	@ (80031f4 <rfSensing+0xd1c>)
 8003006:	6013      	str	r3, [r2, #0]
		for (int m = 0; division-(tempEdge+15) > m; m++) {
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	3301      	adds	r3, #1
 800300c:	61fb      	str	r3, [r7, #28]
 800300e:	4b77      	ldr	r3, [pc, #476]	@ (80031ec <rfSensing+0xd14>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	461a      	mov	r2, r3
 8003014:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	f1a3 020f 	sub.w	r2, r3, #15
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	429a      	cmp	r2, r3
 8003020:	d8e1      	bhi.n	8002fe6 <rfSensing+0xb0e>
			}
		}


		/// normalizing to 65535 = 2^16
		float rate = (65535.0/maxfreqval);
 8003022:	4b73      	ldr	r3, [pc, #460]	@ (80031f0 <rfSensing+0xd18>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	ee07 3a90 	vmov	s15, r3
 800302a:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800302e:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 80031d8 <rfSensing+0xd00>
 8003032:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003036:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800303a:	edc7 7a04 	vstr	s15, [r7, #16]
		//float rate = (16383/maxfreqval);

		for (int m = 0; MAXINDX-tempEdge > m; m++) {
 800303e:	2300      	movs	r3, #0
 8003040:	61bb      	str	r3, [r7, #24]
 8003042:	e01a      	b.n	800307a <rfSensing+0xba2>
			anaValFltd[m] = (uint32_t) ((anaValFltd[m] * rate)-1);
 8003044:	4a66      	ldr	r2, [pc, #408]	@ (80031e0 <rfSensing+0xd08>)
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800304c:	ee07 3a90 	vmov	s15, r3
 8003050:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003054:	edd7 7a04 	vldr	s15, [r7, #16]
 8003058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003060:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003064:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003068:	ee17 1a90 	vmov	r1, s15
 800306c:	4a5c      	ldr	r2, [pc, #368]	@ (80031e0 <rfSensing+0xd08>)
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int m = 0; MAXINDX-tempEdge > m; m++) {
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	3301      	adds	r3, #1
 8003078:	61bb      	str	r3, [r7, #24]
 800307a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800307c:	f5c3 62fa 	rsb	r2, r3, #2000	@ 0x7d0
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	429a      	cmp	r2, r3
 8003084:	d8de      	bhi.n	8003044 <rfSensing+0xb6c>
		}

		//peakFreq = stfreqM + (fstepM * maxfreqidx);
		peakFreq = stfrequency + (freqstep * maxfreqidx);
 8003086:	4b5b      	ldr	r3, [pc, #364]	@ (80031f4 <rfSensing+0xd1c>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	ee07 3a90 	vmov	s15, r3
 800308e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003092:	4b59      	ldr	r3, [pc, #356]	@ (80031f8 <rfSensing+0xd20>)
 8003094:	edd3 7a00 	vldr	s15, [r3]
 8003098:	ee27 7a27 	vmul.f32	s14, s14, s15
 800309c:	edd7 7a02 	vldr	s15, [r7, #8]
 80030a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030a4:	4b55      	ldr	r3, [pc, #340]	@ (80031fc <rfSensing+0xd24>)
 80030a6:	edc3 7a00 	vstr	s15, [r3]
	for(int loopCnt =0; MAXLOOP > loopCnt; loopCnt++)
 80030aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030ac:	3301      	adds	r3, #1
 80030ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80030b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f77f ab23 	ble.w	80026fe <rfSensing+0x226>
		////////////////////////////////////////////////////////////////////
	} // end of MAXLOOP ////////////////////////////////////////////////////////



	SKYSW_RTX_OFF();
 80030b8:	2201      	movs	r2, #1
 80030ba:	2101      	movs	r1, #1
 80030bc:	4850      	ldr	r0, [pc, #320]	@ (8003200 <rfSensing+0xd28>)
 80030be:	f007 fea3 	bl	800ae08 <HAL_GPIO_WritePin>
	F2910_RTX_OFF();
 80030c2:	2200      	movs	r2, #0
 80030c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80030c8:	484e      	ldr	r0, [pc, #312]	@ (8003204 <rfSensing+0xd2c>)
 80030ca:	f007 fe9d 	bl	800ae08 <HAL_GPIO_WritePin>
 80030ce:	2200      	movs	r2, #0
 80030d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80030d4:	484b      	ldr	r0, [pc, #300]	@ (8003204 <rfSensing+0xd2c>)
 80030d6:	f007 fe97 	bl	800ae08 <HAL_GPIO_WritePin>
 80030da:	2200      	movs	r2, #0
 80030dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80030e0:	4848      	ldr	r0, [pc, #288]	@ (8003204 <rfSensing+0xd2c>)
 80030e2:	f007 fe91 	bl	800ae08 <HAL_GPIO_WritePin>
	//DET_DISABLE();

	// initialize fraction for next integer set
	setvals[0] = 0x000000;
 80030e6:	4b48      	ldr	r3, [pc, #288]	@ (8003208 <rfSensing+0xd30>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	601a      	str	r2, [r3, #0]
	setvals[1] = 0x000000;
 80030ec:	4b46      	ldr	r3, [pc, #280]	@ (8003208 <rfSensing+0xd30>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	605a      	str	r2, [r3, #4]
	setvals[2] = 0x000000;
 80030f2:	4b45      	ldr	r3, [pc, #276]	@ (8003208 <rfSensing+0xd30>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	609a      	str	r2, [r3, #8]

	pullstart=0;
 80030f8:	4b44      	ldr	r3, [pc, #272]	@ (800320c <rfSensing+0xd34>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	701a      	strb	r2, [r3, #0]
	HAL_SPI_MspInit(&hspi1);
 80030fe:	4844      	ldr	r0, [pc, #272]	@ (8003210 <rfSensing+0xd38>)
 8003100:	f001 fab6 	bl	8004670 <HAL_SPI_MspInit>

	for (int j = 0; j < 10; j++) {
 8003104:	2300      	movs	r3, #0
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	e011      	b.n	800312e <rfSensing+0xc56>
		HMC832_writeReg(setregs[j], setvals[j]);
 800310a:	4a42      	ldr	r2, [pc, #264]	@ (8003214 <rfSensing+0xd3c>)
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	4413      	add	r3, r2
 8003110:	781a      	ldrb	r2, [r3, #0]
 8003112:	493d      	ldr	r1, [pc, #244]	@ (8003208 <rfSensing+0xd30>)
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800311a:	4619      	mov	r1, r3
 800311c:	4610      	mov	r0, r2
 800311e:	f7fd fdfd 	bl	8000d1c <HMC832_writeReg>
		//HAL_Delay(1);
		DWT_Delay_us(200);
 8003122:	20c8      	movs	r0, #200	@ 0xc8
 8003124:	f7fd fd2e 	bl	8000b84 <DWT_Delay_us>
	for (int j = 0; j < 10; j++) {
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	3301      	adds	r3, #1
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	2b09      	cmp	r3, #9
 8003132:	ddea      	ble.n	800310a <rfSensing+0xc32>
	}

	//HAL_Delay(2);

	//HAL_Delay(1);
	HMC832_SEN_Clr();
 8003134:	2200      	movs	r2, #0
 8003136:	2108      	movs	r1, #8
 8003138:	4837      	ldr	r0, [pc, #220]	@ (8003218 <rfSensing+0xd40>)
 800313a:	f007 fe65 	bl	800ae08 <HAL_GPIO_WritePin>
	//HAL_Delay(1);



	/////////////////// send freq through
	if( powerMeasOn == 0)
 800313e:	4b37      	ldr	r3, [pc, #220]	@ (800321c <rfSensing+0xd44>)
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10e      	bne.n	8003164 <rfSensing+0xc8c>
	{
		FnCode=0x09;
 8003146:	4b36      	ldr	r3, [pc, #216]	@ (8003220 <rfSensing+0xd48>)
 8003148:	2209      	movs	r2, #9
 800314a:	701a      	strb	r2, [r3, #0]
		TxLen = 0x08;
 800314c:	4b35      	ldr	r3, [pc, #212]	@ (8003224 <rfSensing+0xd4c>)
 800314e:	2208      	movs	r2, #8
 8003150:	701a      	strb	r2, [r3, #0]

		// calculate power level on the sensor....
		// float maxpower = calPowerRSSI(midcode[ch], maxSensVal[ch]);

		x68_txFreq(ch, peakFreq);
 8003152:	4b2a      	ldr	r3, [pc, #168]	@ (80031fc <rfSensing+0xd24>)
 8003154:	edd3 7a00 	vldr	s15, [r3]
 8003158:	7bfb      	ldrb	r3, [r7, #15]
 800315a:	eeb0 0a67 	vmov.f32	s0, s15
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff f864 	bl	800222c <x68_txFreq>
	}
	if( powerMeasOn == 1)
 8003164:	4b2d      	ldr	r3, [pc, #180]	@ (800321c <rfSensing+0xd44>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d11d      	bne.n	80031a8 <rfSensing+0xcd0>
	{
		FnCode=0x08;
 800316c:	4b2c      	ldr	r3, [pc, #176]	@ (8003220 <rfSensing+0xd48>)
 800316e:	2208      	movs	r2, #8
 8003170:	701a      	strb	r2, [r3, #0]
		TxLen = 0x0B;
 8003172:	4b2c      	ldr	r3, [pc, #176]	@ (8003224 <rfSensing+0xd4c>)
 8003174:	220b      	movs	r2, #11
 8003176:	701a      	strb	r2, [r3, #0]
		x68_txFreqNpwr(ch, peakFreq, calPowerRSSI(midcode[ch], maxSensVal[ch]));
 8003178:	4b20      	ldr	r3, [pc, #128]	@ (80031fc <rfSensing+0xd24>)
 800317a:	ed93 8a00 	vldr	s16, [r3]
 800317e:	7bfb      	ldrb	r3, [r7, #15]
 8003180:	4a29      	ldr	r2, [pc, #164]	@ (8003228 <rfSensing+0xd50>)
 8003182:	5cd2      	ldrb	r2, [r2, r3]
 8003184:	7bfb      	ldrb	r3, [r7, #15]
 8003186:	4929      	ldr	r1, [pc, #164]	@ (800322c <rfSensing+0xd54>)
 8003188:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800318c:	4619      	mov	r1, r3
 800318e:	4610      	mov	r0, r2
 8003190:	f7fd ff9e 	bl	80010d0 <calPowerRSSI>
 8003194:	eef0 7a40 	vmov.f32	s15, s0
 8003198:	7bfb      	ldrb	r3, [r7, #15]
 800319a:	eef0 0a67 	vmov.f32	s1, s15
 800319e:	eeb0 0a48 	vmov.f32	s0, s16
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff f8a2 	bl	80022ec <x68_txFreqNpwr>
	}
	x68_txProcess();
 80031a8:	f7fe ffdc 	bl	8002164 <x68_txProcess>

	/////////////////// END Of freq sending
	if (MAXINDX < valIndex)
 80031ac:	4b20      	ldr	r3, [pc, #128]	@ (8003230 <rfSensing+0xd58>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80031b4:	d903      	bls.n	80031be <rfSensing+0xce6>
		valIndex = MAXINDX - 1;
 80031b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003230 <rfSensing+0xd58>)
 80031b8:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80031bc:	601a      	str	r2, [r3, #0]

	//HAL_Delay(10);
	//delay_ms(10);

	//blockCtrl = MASS_BLOCK;
	vergine = 0;
 80031be:	4b1d      	ldr	r3, [pc, #116]	@ (8003234 <rfSensing+0xd5c>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	701a      	strb	r2, [r3, #0]
	preCh = ch;
 80031c4:	4a1c      	ldr	r2, [pc, #112]	@ (8003238 <rfSensing+0xd60>)
 80031c6:	7bfb      	ldrb	r3, [r7, #15]
 80031c8:	7013      	strb	r3, [r2, #0]
 80031ca:	e000      	b.n	80031ce <rfSensing+0xcf6>
		return;
 80031cc:	bf00      	nop

}
 80031ce:	376c      	adds	r7, #108	@ 0x6c
 80031d0:	46bd      	mov	sp, r7
 80031d2:	ecbd 8b02 	vpop	{d8}
 80031d6:	bd90      	pop	{r4, r7, pc}
 80031d8:	00000000 	.word	0x00000000
 80031dc:	40efffe0 	.word	0x40efffe0
 80031e0:	240025f8 	.word	0x240025f8
 80031e4:	24004538 	.word	0x24004538
 80031e8:	240006b8 	.word	0x240006b8
 80031ec:	24029f00 	.word	0x24029f00
 80031f0:	24019d04 	.word	0x24019d04
 80031f4:	24019d08 	.word	0x24019d08
 80031f8:	2402a368 	.word	0x2402a368
 80031fc:	24019cfc 	.word	0x24019cfc
 8003200:	58020800 	.word	0x58020800
 8003204:	58020400 	.word	0x58020400
 8003208:	24000104 	.word	0x24000104
 800320c:	24029efc 	.word	0x24029efc
 8003210:	24000480 	.word	0x24000480
 8003214:	240000f4 	.word	0x240000f4
 8003218:	58020000 	.word	0x58020000
 800321c:	2402a3ac 	.word	0x2402a3ac
 8003220:	2402a112 	.word	0x2402a112
 8003224:	2402a110 	.word	0x2402a110
 8003228:	2402a400 	.word	0x2402a400
 800322c:	2402a3b0 	.word	0x2402a3b0
 8003230:	24029f04 	.word	0x24029f04
 8003234:	24000144 	.word	0x24000144
 8003238:	24019cf8 	.word	0x24019cf8

0800323c <x68_rxProcess>:
///////////////////////////////// End of RF Sensing Process ///////////////////////////////////
///////////////////////////////////////////////////////////////////////////////////////////////

///////////////////////////////////// 68 protocol Rx Process //////////////////////////////////
///////////////////////////////////////////////////////////////////////////////////////////////
U8 x68_rxProcess() {
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0

	RxDLen = RxData[1];
 8003242:	4baf      	ldr	r3, [pc, #700]	@ (8003500 <x68_rxProcess+0x2c4>)
 8003244:	785b      	ldrb	r3, [r3, #1]
 8003246:	461a      	mov	r2, r3
 8003248:	4bae      	ldr	r3, [pc, #696]	@ (8003504 <x68_rxProcess+0x2c8>)
 800324a:	801a      	strh	r2, [r3, #0]
	RxAddr = RxData[2];
 800324c:	4bac      	ldr	r3, [pc, #688]	@ (8003500 <x68_rxProcess+0x2c4>)
 800324e:	789b      	ldrb	r3, [r3, #2]
 8003250:	461a      	mov	r2, r3
 8003252:	4bad      	ldr	r3, [pc, #692]	@ (8003508 <x68_rxProcess+0x2cc>)
 8003254:	801a      	strh	r2, [r3, #0]
	FnCode = RxData[3];
 8003256:	4baa      	ldr	r3, [pc, #680]	@ (8003500 <x68_rxProcess+0x2c4>)
 8003258:	78da      	ldrb	r2, [r3, #3]
 800325a:	4bac      	ldr	r3, [pc, #688]	@ (800350c <x68_rxProcess+0x2d0>)
 800325c:	701a      	strb	r2, [r3, #0]

	if (myID == RxAddr || 0x00 == RxAddr) {
 800325e:	4bac      	ldr	r3, [pc, #688]	@ (8003510 <x68_rxProcess+0x2d4>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	461a      	mov	r2, r3
 8003264:	4ba8      	ldr	r3, [pc, #672]	@ (8003508 <x68_rxProcess+0x2cc>)
 8003266:	881b      	ldrh	r3, [r3, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d004      	beq.n	8003276 <x68_rxProcess+0x3a>
 800326c:	4ba6      	ldr	r3, [pc, #664]	@ (8003508 <x68_rxProcess+0x2cc>)
 800326e:	881b      	ldrh	r3, [r3, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	f040 8140 	bne.w	80034f6 <x68_rxProcess+0x2ba>

		uartit_on=1;
 8003276:	4ba7      	ldr	r3, [pc, #668]	@ (8003514 <x68_rxProcess+0x2d8>)
 8003278:	2201      	movs	r2, #1
 800327a:	701a      	strb	r2, [r3, #0]

		/////////////////////////////////////////////////////
		// RF TX on, off, sweep on, sweep off FnCode == 0x01
		/////////////////////////////////////////////////////
		if (FnCode == 0x01) {
 800327c:	4ba3      	ldr	r3, [pc, #652]	@ (800350c <x68_rxProcess+0x2d0>)
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d119      	bne.n	80032b8 <x68_rxProcess+0x7c>
			TxLen = 0x05;
 8003284:	4ba4      	ldr	r3, [pc, #656]	@ (8003518 <x68_rxProcess+0x2dc>)
 8003286:	2205      	movs	r2, #5
 8003288:	701a      	strb	r2, [r3, #0]
			blockCtrl = CA_BLOCK;
 800328a:	4ba4      	ldr	r3, [pc, #656]	@ (800351c <x68_rxProcess+0x2e0>)
 800328c:	2205      	movs	r2, #5
 800328e:	701a      	strb	r2, [r3, #0]

			//////////// echo back /////////////// programmed
			if (RxData[6] == 0x00) {
 8003290:	4b9b      	ldr	r3, [pc, #620]	@ (8003500 <x68_rxProcess+0x2c4>)
 8003292:	799b      	ldrb	r3, [r3, #6]
 8003294:	2b00      	cmp	r3, #0
 8003296:	f040 8129 	bne.w	80034ec <x68_rxProcess+0x2b0>

				uartit_on=1;
 800329a:	4b9e      	ldr	r3, [pc, #632]	@ (8003514 <x68_rxProcess+0x2d8>)
 800329c:	2201      	movs	r2, #1
 800329e:	701a      	strb	r2, [r3, #0]
				FnCode=0x01;
 80032a0:	4b9a      	ldr	r3, [pc, #616]	@ (800350c <x68_rxProcess+0x2d0>)
 80032a2:	2201      	movs	r2, #1
 80032a4:	701a      	strb	r2, [r3, #0]
				TxLen = 0x05;
 80032a6:	4b9c      	ldr	r3, [pc, #624]	@ (8003518 <x68_rxProcess+0x2dc>)
 80032a8:	2205      	movs	r2, #5
 80032aa:	701a      	strb	r2, [r3, #0]
				x68_txEcho(0x00);
 80032ac:	2000      	movs	r0, #0
 80032ae:	f7ff f8e3 	bl	8002478 <x68_txEcho>
				x68_txProcess();
 80032b2:	f7fe ff57 	bl	8002164 <x68_txProcess>
 80032b6:	e119      	b.n	80034ec <x68_rxProcess+0x2b0>
		// 0xCH, 0x000000 (st), 0x000000(sp)
		// 0xCH, 0x000000 (st), 0x000000(sp) repeat
		// receiving data format


		else if (FnCode == 0x09 || FnCode == 0x08 ) {
 80032b8:	4b94      	ldr	r3, [pc, #592]	@ (800350c <x68_rxProcess+0x2d0>)
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	2b09      	cmp	r3, #9
 80032be:	d004      	beq.n	80032ca <x68_rxProcess+0x8e>
 80032c0:	4b92      	ldr	r3, [pc, #584]	@ (800350c <x68_rxProcess+0x2d0>)
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	2b08      	cmp	r3, #8
 80032c6:	f040 80d6 	bne.w	8003476 <x68_rxProcess+0x23a>

			TxLen = 0x05;
 80032ca:	4b93      	ldr	r3, [pc, #588]	@ (8003518 <x68_rxProcess+0x2dc>)
 80032cc:	2205      	movs	r2, #5
 80032ce:	701a      	strb	r2, [r3, #0]
			int RxLen = RxData[1];
 80032d0:	4b8b      	ldr	r3, [pc, #556]	@ (8003500 <x68_rxProcess+0x2c4>)
 80032d2:	785b      	ldrb	r3, [r3, #1]
 80032d4:	613b      	str	r3, [r7, #16]
			int chanSize = RxLen/7.0-1;
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	ee07 3a90 	vmov	s15, r3
 80032dc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80032e0:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80032e4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80032e8:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80032ec:	ee37 7b46 	vsub.f64	d7, d7, d6
 80032f0:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80032f4:	ee17 3a90 	vmov	r3, s15
 80032f8:	60fb      	str	r3, [r7, #12]

			blockCtrl = NO_MEAS_BLOCK;
 80032fa:	4b88      	ldr	r3, [pc, #544]	@ (800351c <x68_rxProcess+0x2e0>)
 80032fc:	220a      	movs	r2, #10
 80032fe:	701a      	strb	r2, [r3, #0]

			if(FnCode == 0x08)
 8003300:	4b82      	ldr	r3, [pc, #520]	@ (800350c <x68_rxProcess+0x2d0>)
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b08      	cmp	r3, #8
 8003306:	d103      	bne.n	8003310 <x68_rxProcess+0xd4>
			{
				powerMeasOn = 1;
 8003308:	4b85      	ldr	r3, [pc, #532]	@ (8003520 <x68_rxProcess+0x2e4>)
 800330a:	2201      	movs	r2, #1
 800330c:	701a      	strb	r2, [r3, #0]
 800330e:	e002      	b.n	8003316 <x68_rxProcess+0xda>
			} else {
				powerMeasOn = 0;
 8003310:	4b83      	ldr	r3, [pc, #524]	@ (8003520 <x68_rxProcess+0x2e4>)
 8003312:	2200      	movs	r2, #0
 8003314:	701a      	strb	r2, [r3, #0]
			}

			// display calibration
			uartit_on=1;
 8003316:	4b7f      	ldr	r3, [pc, #508]	@ (8003514 <x68_rxProcess+0x2d8>)
 8003318:	2201      	movs	r2, #1
 800331a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET); // start cal display
 800331c:	2201      	movs	r2, #1
 800331e:	2102      	movs	r1, #2
 8003320:	4880      	ldr	r0, [pc, #512]	@ (8003524 <x68_rxProcess+0x2e8>)
 8003322:	f007 fd71 	bl	800ae08 <HAL_GPIO_WritePin>


			if( chanSize > 0)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2b00      	cmp	r3, #0
 800332a:	f340 80de 	ble.w	80034ea <x68_rxProcess+0x2ae>



		    		//// SPI initialize for HMC832 ////////////////
	     			// SCLK to low
	     			pullstart=0;
 800332e:	4b7e      	ldr	r3, [pc, #504]	@ (8003528 <x68_rxProcess+0x2ec>)
 8003330:	2200      	movs	r2, #0
 8003332:	701a      	strb	r2, [r3, #0]
	     			MX_SPI1_Init();
 8003334:	f000 fd82 	bl	8003e3c <MX_SPI1_Init>
	     			//HAL_SPI_MspDeInit(&hspi1);
	     			HAL_SPI_MspInit(&hspi1);
 8003338:	487c      	ldr	r0, [pc, #496]	@ (800352c <x68_rxProcess+0x2f0>)
 800333a:	f001 f999 	bl	8004670 <HAL_SPI_MspInit>

	     			// SEN to low
	     			HMC832_SEN_Clr();
 800333e:	2200      	movs	r2, #0
 8003340:	2108      	movs	r1, #8
 8003342:	487b      	ldr	r0, [pc, #492]	@ (8003530 <x68_rxProcess+0x2f4>)
 8003344:	f007 fd60 	bl	800ae08 <HAL_GPIO_WritePin>

	     			HAL_Delay(10);
 8003348:	200a      	movs	r0, #10
 800334a:	f001 fddf 	bl	8004f0c <HAL_Delay>

	     			// power on
	     			PWR_ON();
 800334e:	2201      	movs	r2, #1
 8003350:	2110      	movs	r1, #16
 8003352:	4878      	ldr	r0, [pc, #480]	@ (8003534 <x68_rxProcess+0x2f8>)
 8003354:	f007 fd58 	bl	800ae08 <HAL_GPIO_WritePin>
 8003358:	2201      	movs	r2, #1
 800335a:	2120      	movs	r1, #32
 800335c:	4875      	ldr	r0, [pc, #468]	@ (8003534 <x68_rxProcess+0x2f8>)
 800335e:	f007 fd53 	bl	800ae08 <HAL_GPIO_WritePin>

	     			HAL_Delay(10);
 8003362:	200a      	movs	r0, #10
 8003364:	f001 fdd2 	bl	8004f0c <HAL_Delay>

	     			// SCLK to high
	     			pullstart=1;
 8003368:	4b6f      	ldr	r3, [pc, #444]	@ (8003528 <x68_rxProcess+0x2ec>)
 800336a:	2201      	movs	r2, #1
 800336c:	701a      	strb	r2, [r3, #0]
	     			MX_SPI1_Init();
 800336e:	f000 fd65 	bl	8003e3c <MX_SPI1_Init>

	     			// SEN to high
	     			HMC832_SEN_Set();
 8003372:	2201      	movs	r2, #1
 8003374:	2108      	movs	r1, #8
 8003376:	486e      	ldr	r0, [pc, #440]	@ (8003530 <x68_rxProcess+0x2f4>)
 8003378:	f007 fd46 	bl	800ae08 <HAL_GPIO_WritePin>

	     			HAL_SPI_MspInit(&hspi1);
 800337c:	486b      	ldr	r0, [pc, #428]	@ (800352c <x68_rxProcess+0x2f0>)
 800337e:	f001 f977 	bl	8004670 <HAL_SPI_MspInit>

	     			pullstart=2;
 8003382:	4b69      	ldr	r3, [pc, #420]	@ (8003528 <x68_rxProcess+0x2ec>)
 8003384:	2202      	movs	r2, #2
 8003386:	701a      	strb	r2, [r3, #0]
	     			HAL_SPI_MspInit(&hspi1);
 8003388:	4868      	ldr	r0, [pc, #416]	@ (800352c <x68_rxProcess+0x2f0>)
 800338a:	f001 f971 	bl	8004670 <HAL_SPI_MspInit>

	     			HAL_Delay(100);
 800338e:	2064      	movs	r0, #100	@ 0x64
 8003390:	f001 fdbc 	bl	8004f0c <HAL_Delay>

	     			DET_ENABLE();
 8003394:	2201      	movs	r2, #1
 8003396:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800339a:	4862      	ldr	r0, [pc, #392]	@ (8003524 <x68_rxProcess+0x2e8>)
 800339c:	f007 fd34 	bl	800ae08 <HAL_GPIO_WritePin>

	     			division = (int) hexatofloat((RxData + 4), 0);
 80033a0:	4b65      	ldr	r3, [pc, #404]	@ (8003538 <x68_rxProcess+0x2fc>)
 80033a2:	2100      	movs	r1, #0
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7fe fc9f 	bl	8001ce8 <hexatofloat>
 80033aa:	eef0 7a40 	vmov.f32	s15, s0
 80033ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033b2:	ee17 2a90 	vmov	r2, s15
 80033b6:	4b61      	ldr	r3, [pc, #388]	@ (800353c <x68_rxProcess+0x300>)
 80033b8:	601a      	str	r2, [r3, #0]
	     			if(division > (MAXINDX-100))
 80033ba:	4b60      	ldr	r3, [pc, #384]	@ (800353c <x68_rxProcess+0x300>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f240 726c 	movw	r2, #1900	@ 0x76c
 80033c2:	4293      	cmp	r3, r2
 80033c4:	dd03      	ble.n	80033ce <x68_rxProcess+0x192>
	     				division = MAXINDX-100;
 80033c6:	4b5d      	ldr	r3, [pc, #372]	@ (800353c <x68_rxProcess+0x300>)
 80033c8:	f240 726c 	movw	r2, #1900	@ 0x76c
 80033cc:	601a      	str	r2, [r3, #0]

	     			// initizlize channel value
	     			// create list and data input from RX
	     			if(head != NULL) delete(head);
 80033ce:	4b5c      	ldr	r3, [pc, #368]	@ (8003540 <x68_rxProcess+0x304>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d004      	beq.n	80033e0 <x68_rxProcess+0x1a4>
 80033d6:	4b5a      	ldr	r3, [pc, #360]	@ (8003540 <x68_rxProcess+0x304>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fd fd4c 	bl	8000e78 <delete>
	     			head = malloc(sizeof(NODE));
 80033e0:	2010      	movs	r0, #16
 80033e2:	f00e ff79 	bl	80122d8 <malloc>
 80033e6:	4603      	mov	r3, r0
 80033e8:	461a      	mov	r2, r3
 80033ea:	4b55      	ldr	r3, [pc, #340]	@ (8003540 <x68_rxProcess+0x304>)
 80033ec:	601a      	str	r2, [r3, #0]
	     			head->next = NULL;
 80033ee:	4b54      	ldr	r3, [pc, #336]	@ (8003540 <x68_rxProcess+0x304>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2200      	movs	r2, #0
 80033f4:	60da      	str	r2, [r3, #12]
	     			if(chhead != NULL) deleteCH(chhead);
	     			chhead = malloc(sizeof(CHANNELNODE));
	     			chhead->next = NULL;
#endif

	     			for(int i=0; chanSize > i; i++)
 80033f6:	2300      	movs	r3, #0
 80033f8:	617b      	str	r3, [r7, #20]
 80033fa:	e031      	b.n	8003460 <x68_rxProcess+0x224>
      				{
     					U8 ch = RxData[7+i*7];
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	1c5a      	adds	r2, r3, #1
 8003400:	4613      	mov	r3, r2
 8003402:	00db      	lsls	r3, r3, #3
 8003404:	1a9b      	subs	r3, r3, r2
 8003406:	4a3e      	ldr	r2, [pc, #248]	@ (8003500 <x68_rxProcess+0x2c4>)
 8003408:	5cd3      	ldrb	r3, [r2, r3]
 800340a:	72fb      	strb	r3, [r7, #11]
     					float st = hexatofloat((RxData + (8+i*7)), 2);
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	4613      	mov	r3, r2
 8003410:	00db      	lsls	r3, r3, #3
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	3308      	adds	r3, #8
 8003416:	461a      	mov	r2, r3
 8003418:	4b39      	ldr	r3, [pc, #228]	@ (8003500 <x68_rxProcess+0x2c4>)
 800341a:	4413      	add	r3, r2
 800341c:	2102      	movs	r1, #2
 800341e:	4618      	mov	r0, r3
 8003420:	f7fe fc62 	bl	8001ce8 <hexatofloat>
 8003424:	ed87 0a01 	vstr	s0, [r7, #4]
     					float sp = hexatofloat((RxData + (11+i*7)), 2);
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	4613      	mov	r3, r2
 800342c:	00db      	lsls	r3, r3, #3
 800342e:	1a9b      	subs	r3, r3, r2
 8003430:	330b      	adds	r3, #11
 8003432:	461a      	mov	r2, r3
 8003434:	4b32      	ldr	r3, [pc, #200]	@ (8003500 <x68_rxProcess+0x2c4>)
 8003436:	4413      	add	r3, r2
 8003438:	2102      	movs	r1, #2
 800343a:	4618      	mov	r0, r3
 800343c:	f7fe fc54 	bl	8001ce8 <hexatofloat>
 8003440:	ed87 0a00 	vstr	s0, [r7]
     					addLast(head, ch, st, sp);
 8003444:	4b3e      	ldr	r3, [pc, #248]	@ (8003540 <x68_rxProcess+0x304>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	7afa      	ldrb	r2, [r7, #11]
 800344a:	edd7 0a00 	vldr	s1, [r7]
 800344e:	ed97 0a01 	vldr	s0, [r7, #4]
 8003452:	4611      	mov	r1, r2
 8003454:	4618      	mov	r0, r3
 8003456:	f7fd fce3 	bl	8000e20 <addLast>
	     			for(int i=0; chanSize > i; i++)
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	3301      	adds	r3, #1
 800345e:	617b      	str	r3, [r7, #20]
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	429a      	cmp	r2, r3
 8003466:	dcc9      	bgt.n	80033fc <x68_rxProcess+0x1c0>
#ifdef POINTERON
     					addLastCH(chhead, ch, st, sp, division);
#endif

      				}
	     			blockCtrl = MEAS_BLOCK;
 8003468:	4b2c      	ldr	r3, [pc, #176]	@ (800351c <x68_rxProcess+0x2e0>)
 800346a:	2209      	movs	r2, #9
 800346c:	701a      	strb	r2, [r3, #0]
	     			vergine = 1;
 800346e:	4b35      	ldr	r3, [pc, #212]	@ (8003544 <x68_rxProcess+0x308>)
 8003470:	2201      	movs	r2, #1
 8003472:	701a      	strb	r2, [r3, #0]
		else if (FnCode == 0x09 || FnCode == 0x08 ) {
 8003474:	e039      	b.n	80034ea <x68_rxProcess+0x2ae>


		/////////////////////////////////////////////////////////
		//. Stop flag
		/////////////////////////////////////////////////////////
		else if (FnCode == 0x0A) {
 8003476:	4b25      	ldr	r3, [pc, #148]	@ (800350c <x68_rxProcess+0x2d0>)
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	2b0a      	cmp	r3, #10
 800347c:	d133      	bne.n	80034e6 <x68_rxProcess+0x2aa>
			// TxLen check value later
			// switch on for analog measure start
			test_var = 0;
 800347e:	4b32      	ldr	r3, [pc, #200]	@ (8003548 <x68_rxProcess+0x30c>)
 8003480:	2200      	movs	r2, #0
 8003482:	601a      	str	r2, [r3, #0]
			valIndex = 0;
 8003484:	4b31      	ldr	r3, [pc, #196]	@ (800354c <x68_rxProcess+0x310>)
 8003486:	2200      	movs	r2, #0
 8003488:	601a      	str	r2, [r3, #0]

			// clear memory
			if(head != NULL) {
 800348a:	4b2d      	ldr	r3, [pc, #180]	@ (8003540 <x68_rxProcess+0x304>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d007      	beq.n	80034a2 <x68_rxProcess+0x266>
				delete(head);
 8003492:	4b2b      	ldr	r3, [pc, #172]	@ (8003540 <x68_rxProcess+0x304>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f7fd fcee 	bl	8000e78 <delete>
				head = NULL;
 800349c:	4b28      	ldr	r3, [pc, #160]	@ (8003540 <x68_rxProcess+0x304>)
 800349e:	2200      	movs	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]
			}

	    		pullstart=0;
 80034a2:	4b21      	ldr	r3, [pc, #132]	@ (8003528 <x68_rxProcess+0x2ec>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	701a      	strb	r2, [r3, #0]
	    		MX_SPI1_Init();
 80034a8:	f000 fcc8 	bl	8003e3c <MX_SPI1_Init>
	    		HAL_SPI_MspDeInit(&hspi1);
 80034ac:	481f      	ldr	r0, [pc, #124]	@ (800352c <x68_rxProcess+0x2f0>)
 80034ae:	f001 f9f3 	bl	8004898 <HAL_SPI_MspDeInit>
	    		DET_DISABLE();
 80034b2:	2200      	movs	r2, #0
 80034b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80034b8:	481a      	ldr	r0, [pc, #104]	@ (8003524 <x68_rxProcess+0x2e8>)
 80034ba:	f007 fca5 	bl	800ae08 <HAL_GPIO_WritePin>



			PWR_OFF();
 80034be:	2200      	movs	r2, #0
 80034c0:	2110      	movs	r1, #16
 80034c2:	481c      	ldr	r0, [pc, #112]	@ (8003534 <x68_rxProcess+0x2f8>)
 80034c4:	f007 fca0 	bl	800ae08 <HAL_GPIO_WritePin>
 80034c8:	2200      	movs	r2, #0
 80034ca:	2120      	movs	r1, #32
 80034cc:	4819      	ldr	r0, [pc, #100]	@ (8003534 <x68_rxProcess+0x2f8>)
 80034ce:	f007 fc9b 	bl	800ae08 <HAL_GPIO_WritePin>

			blockCtrl = NO_MEAS_BLOCK;
 80034d2:	4b12      	ldr	r3, [pc, #72]	@ (800351c <x68_rxProcess+0x2e0>)
 80034d4:	220a      	movs	r2, #10
 80034d6:	701a      	strb	r2, [r3, #0]
			firstLoop = 1;
 80034d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003550 <x68_rxProcess+0x314>)
 80034da:	2201      	movs	r2, #1
 80034dc:	701a      	strb	r2, [r3, #0]
			uartit_on=1;
 80034de:	4b0d      	ldr	r3, [pc, #52]	@ (8003514 <x68_rxProcess+0x2d8>)
 80034e0:	2201      	movs	r2, #1
 80034e2:	701a      	strb	r2, [r3, #0]
 80034e4:	e002      	b.n	80034ec <x68_rxProcess+0x2b0>

			// HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET); // LED debug pin

			// end of FnCode == 0x0A
		} else {
			return 0;
 80034e6:	2300      	movs	r3, #0
 80034e8:	e006      	b.n	80034f8 <x68_rxProcess+0x2bc>
		else if (FnCode == 0x09 || FnCode == 0x08 ) {
 80034ea:	bf00      	nop
		}
		// wait until all execution finished
		TxData[4] = 0x00;
 80034ec:	4b19      	ldr	r3, [pc, #100]	@ (8003554 <x68_rxProcess+0x318>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	711a      	strb	r2, [r3, #4]

		// end of myID == 0x01 or myID == 0x00
	} else {
		return 0;
	}
	return 1;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <x68_rxProcess+0x2bc>
		return 0;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3718      	adds	r7, #24
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	24029f08 	.word	0x24029f08
 8003504:	2402a10c 	.word	0x2402a10c
 8003508:	2402a10e 	.word	0x2402a10e
 800350c:	2402a112 	.word	0x2402a112
 8003510:	24000374 	.word	0x24000374
 8003514:	2402a321 	.word	0x2402a321
 8003518:	2402a110 	.word	0x2402a110
 800351c:	24000146 	.word	0x24000146
 8003520:	2402a3ac 	.word	0x2402a3ac
 8003524:	58020c00 	.word	0x58020c00
 8003528:	24029efc 	.word	0x24029efc
 800352c:	24000480 	.word	0x24000480
 8003530:	58020000 	.word	0x58020000
 8003534:	58020800 	.word	0x58020800
 8003538:	24029f0c 	.word	0x24029f0c
 800353c:	24029f00 	.word	0x24029f00
 8003540:	24029ef8 	.word	0x24029ef8
 8003544:	24000144 	.word	0x24000144
 8003548:	2402a324 	.word	0x2402a324
 800354c:	24029f04 	.word	0x24029f04
 8003550:	24000143 	.word	0x24000143
 8003554:	2402a008 	.word	0x2402a008

08003558 <comm_rs485_rtxProcess>:

void comm_rs485_rtxProcess() {
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0

	FnErrCode = 0x00;
 800355e:	4b36      	ldr	r3, [pc, #216]	@ (8003638 <comm_rs485_rtxProcess+0xe0>)
 8003560:	2200      	movs	r2, #0
 8003562:	701a      	strb	r2, [r3, #0]
	ErrStatus = 0x00;
 8003564:	4b35      	ldr	r3, [pc, #212]	@ (800363c <comm_rs485_rtxProcess+0xe4>)
 8003566:	2200      	movs	r2, #0
 8003568:	701a      	strb	r2, [r3, #0]
	RxFlag = 1;
 800356a:	4b35      	ldr	r3, [pc, #212]	@ (8003640 <comm_rs485_rtxProcess+0xe8>)
 800356c:	2201      	movs	r2, #1
 800356e:	701a      	strb	r2, [r3, #0]
	rxiter=0;
 8003570:	4b34      	ldr	r3, [pc, #208]	@ (8003644 <comm_rs485_rtxProcess+0xec>)
 8003572:	2200      	movs	r2, #0
 8003574:	601a      	str	r2, [r3, #0]

	for(int i=0; RxSize >i; i++)
 8003576:	2300      	movs	r3, #0
 8003578:	607b      	str	r3, [r7, #4]
 800357a:	e051      	b.n	8003620 <comm_rs485_rtxProcess+0xc8>
	{

		std_rs485_rxGetId(i);
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f7fe fdab 	bl	80020d8 <std_rs485_rxGetId>

		////////////////////////////////////////////////////
		//// x68 protocol start
		////////////////////////////////////////////////////
		//else if (RxProtocol == 0x68)
		if (RxData[i+0] == 0x68 && ( myID == RxData[i+2] || 0x00 == RxData[i+2] )) {
 8003582:	4a31      	ldr	r2, [pc, #196]	@ (8003648 <comm_rs485_rtxProcess+0xf0>)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4413      	add	r3, r2
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	2b68      	cmp	r3, #104	@ 0x68
 800358c:	d145      	bne.n	800361a <comm_rs485_rtxProcess+0xc2>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	3302      	adds	r3, #2
 8003592:	4a2d      	ldr	r2, [pc, #180]	@ (8003648 <comm_rs485_rtxProcess+0xf0>)
 8003594:	5cd2      	ldrb	r2, [r2, r3]
 8003596:	4b2d      	ldr	r3, [pc, #180]	@ (800364c <comm_rs485_rtxProcess+0xf4>)
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	429a      	cmp	r2, r3
 800359c:	d005      	beq.n	80035aa <comm_rs485_rtxProcess+0x52>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	3302      	adds	r3, #2
 80035a2:	4a29      	ldr	r2, [pc, #164]	@ (8003648 <comm_rs485_rtxProcess+0xf0>)
 80035a4:	5cd3      	ldrb	r3, [r2, r3]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d137      	bne.n	800361a <comm_rs485_rtxProcess+0xc2>
			len = RxData[i+1];
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	3301      	adds	r3, #1
 80035ae:	4a26      	ldr	r2, [pc, #152]	@ (8003648 <comm_rs485_rtxProcess+0xf0>)
 80035b0:	5cd3      	ldrb	r3, [r2, r3]
 80035b2:	461a      	mov	r2, r3
 80035b4:	4b26      	ldr	r3, [pc, #152]	@ (8003650 <comm_rs485_rtxProcess+0xf8>)
 80035b6:	601a      	str	r2, [r3, #0]
			if(len < RxSize -i)
 80035b8:	4b26      	ldr	r3, [pc, #152]	@ (8003654 <comm_rs485_rtxProcess+0xfc>)
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	461a      	mov	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	1ad2      	subs	r2, r2, r3
 80035c2:	4b23      	ldr	r3, [pc, #140]	@ (8003650 <comm_rs485_rtxProcess+0xf8>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	dd0f      	ble.n	80035ea <comm_rs485_rtxProcess+0x92>
			{
				//  exclude x86 and last crc value: -2
				// if (x68_rxCrcCheck8((U8) (RxSize - 3)))  // working on #1 board
				if (x68_rxCrcCheck8(len, i)) {
 80035ca:	4b21      	ldr	r3, [pc, #132]	@ (8003650 <comm_rs485_rtxProcess+0xf8>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	6879      	ldr	r1, [r7, #4]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fe fda0 	bl	8002118 <x68_rxCrcCheck8>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <comm_rs485_rtxProcess+0x8a>

					if (x68_rxProcess()) {
 80035de:	f7ff fe2d 	bl	800323c <x68_rxProcess>
						;
					} 
				}
				rxiter=i;
 80035e2:	4a18      	ldr	r2, [pc, #96]	@ (8003644 <comm_rs485_rtxProcess+0xec>)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6013      	str	r3, [r2, #0]
 80035e8:	e017      	b.n	800361a <comm_rs485_rtxProcess+0xc2>
			} else { // end of frame size rest left to copy for next process
				memcpy(RxData, RxData+rxiter, RxSize-i);
 80035ea:	4b16      	ldr	r3, [pc, #88]	@ (8003644 <comm_rs485_rtxProcess+0xec>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	461a      	mov	r2, r3
 80035f0:	4b15      	ldr	r3, [pc, #84]	@ (8003648 <comm_rs485_rtxProcess+0xf0>)
 80035f2:	18d1      	adds	r1, r2, r3
 80035f4:	4b17      	ldr	r3, [pc, #92]	@ (8003654 <comm_rs485_rtxProcess+0xfc>)
 80035f6:	881b      	ldrh	r3, [r3, #0]
 80035f8:	461a      	mov	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	461a      	mov	r2, r3
 8003600:	4811      	ldr	r0, [pc, #68]	@ (8003648 <comm_rs485_rtxProcess+0xf0>)
 8003602:	f00f ff4e 	bl	80134a2 <memcpy>
				rxiter = RxSize-i;
 8003606:	4b13      	ldr	r3, [pc, #76]	@ (8003654 <comm_rs485_rtxProcess+0xfc>)
 8003608:	881b      	ldrh	r3, [r3, #0]
 800360a:	461a      	mov	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	4a0c      	ldr	r2, [pc, #48]	@ (8003644 <comm_rs485_rtxProcess+0xec>)
 8003612:	6013      	str	r3, [r2, #0]
				i = RxSize; // terminate for loop
 8003614:	4b0f      	ldr	r3, [pc, #60]	@ (8003654 <comm_rs485_rtxProcess+0xfc>)
 8003616:	881b      	ldrh	r3, [r3, #0]
 8003618:	607b      	str	r3, [r7, #4]
	for(int i=0; RxSize >i; i++)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	3301      	adds	r3, #1
 800361e:	607b      	str	r3, [r7, #4]
 8003620:	4b0c      	ldr	r3, [pc, #48]	@ (8003654 <comm_rs485_rtxProcess+0xfc>)
 8003622:	881b      	ldrh	r3, [r3, #0]
 8003624:	461a      	mov	r2, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4293      	cmp	r3, r2
 800362a:	dba7      	blt.n	800357c <comm_rs485_rtxProcess+0x24>
			}

		}
	}
}
 800362c:	bf00      	nop
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	2402a113 	.word	0x2402a113
 800363c:	2402a114 	.word	0x2402a114
 8003640:	2402a108 	.word	0x2402a108
 8003644:	2402a11c 	.word	0x2402a11c
 8003648:	24029f08 	.word	0x24029f08
 800364c:	24000374 	.word	0x24000374
 8003650:	2402a364 	.word	0x2402a364
 8003654:	2402a10a 	.word	0x2402a10a

08003658 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
	int i=0;
 8003664:	2300      	movs	r3, #0
 8003666:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]
 800366c:	e009      	b.n	8003682 <_write+0x2a>
		ITM_SendChar((*ptr++));
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	1c5a      	adds	r2, r3, #1
 8003672:	60ba      	str	r2, [r7, #8]
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	4618      	mov	r0, r3
 8003678:	f7fd fa5c 	bl	8000b34 <ITM_SendChar>
	for(i=0; i<len; i++)
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	3301      	adds	r3, #1
 8003680:	617b      	str	r3, [r7, #20]
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	429a      	cmp	r2, r3
 8003688:	dbf1      	blt.n	800366e <_write+0x16>
	return len;
 800368a:	687b      	ldr	r3, [r7, #4]
}
 800368c:	4618      	mov	r0, r3
 800368e:	3718      	adds	r7, #24
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <HAL_ADC_ConvHalfCpltCallback>:
uint8_t count=0;



void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b082      	sub	sp, #8
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
       	//memcpy(&user_buff[0], & adc_buff[0], NO_SAMPLE/2);

	memcpy(&user_buff[0], &adc_buff[0], sizeof(uint16_t)*MAXAVG/2);
 800369c:	2208      	movs	r2, #8
 800369e:	4905      	ldr	r1, [pc, #20]	@ (80036b4 <HAL_ADC_ConvHalfCpltCallback+0x20>)
 80036a0:	4805      	ldr	r0, [pc, #20]	@ (80036b8 <HAL_ADC_ConvHalfCpltCallback+0x24>)
 80036a2:	f00f fefe 	bl	80134a2 <memcpy>

	ADC_HalfConvCpltFlag = 1;
 80036a6:	4b05      	ldr	r3, [pc, #20]	@ (80036bc <HAL_ADC_ConvHalfCpltCallback+0x28>)
 80036a8:	2201      	movs	r2, #1
 80036aa:	601a      	str	r2, [r3, #0]

}
 80036ac:	bf00      	nop
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	2400033c 	.word	0x2400033c
 80036b8:	24000350 	.word	0x24000350
 80036bc:	24000368 	.word	0x24000368

080036c0 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
	//memcpy(&user_buff[NO_SAMPLE/2], & adc_buff[NO_SAMPLE/2], NO_SAMPLE/2);
	//memcpy(&user_buff[0], &adc_buff[0], MAXAVG);

	memcpy(&user_buff[0], &adc_buff[0], sizeof(uint16_t)*MAXAVG);
 80036c8:	2210      	movs	r2, #16
 80036ca:	4905      	ldr	r1, [pc, #20]	@ (80036e0 <HAL_ADC_ConvCpltCallback+0x20>)
 80036cc:	4805      	ldr	r0, [pc, #20]	@ (80036e4 <HAL_ADC_ConvCpltCallback+0x24>)
 80036ce:	f00f fee8 	bl	80134a2 <memcpy>

	ADC_ConvCpltFlag = 1;
 80036d2:	4b05      	ldr	r3, [pc, #20]	@ (80036e8 <HAL_ADC_ConvCpltCallback+0x28>)
 80036d4:	2201      	movs	r2, #1
 80036d6:	601a      	str	r2, [r3, #0]

}
 80036d8:	bf00      	nop
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	2400033c 	.word	0x2400033c
 80036e4:	24000350 	.word	0x24000350
 80036e8:	24000364 	.word	0x24000364

080036ec <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
      	if(htim->Instance == TIM6)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a07      	ldr	r2, [pc, #28]	@ (8003718 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d107      	bne.n	800370e <HAL_TIM_PeriodElapsedCallback+0x22>
      	{
      		memcpy(&user_buff[0], &adc_buff[0], MAXAVG);
 80036fe:	2208      	movs	r2, #8
 8003700:	4906      	ldr	r1, [pc, #24]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003702:	4807      	ldr	r0, [pc, #28]	@ (8003720 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003704:	f00f fecd 	bl	80134a2 <memcpy>
      		ADC_ConvCpltFlag = 1;
 8003708:	4b06      	ldr	r3, [pc, #24]	@ (8003724 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800370a:	2201      	movs	r2, #1
 800370c:	601a      	str	r2, [r3, #0]

      	}
}
 800370e:	bf00      	nop
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	40001000 	.word	0x40001000
 800371c:	2400033c 	.word	0x2400033c
 8003720:	24000350 	.word	0x24000350
 8003724:	24000364 	.word	0x24000364

08003728 <main>:
/**
 * @brief  The application entry point.
 * @retval int
*/
int main(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
      	/* USER CODE BEGIN 1 */

	int preRx_indx;
    	int setmyID = 0;
 800372e:	2300      	movs	r3, #0
 8003730:	617b      	str	r3, [r7, #20]

    	pullstart = 0;
 8003732:	4ba6      	ldr	r3, [pc, #664]	@ (80039cc <main+0x2a4>)
 8003734:	2200      	movs	r2, #0
 8003736:	701a      	strb	r2, [r3, #0]
    	uartit_on = 0;
 8003738:	4ba5      	ldr	r3, [pc, #660]	@ (80039d0 <main+0x2a8>)
 800373a:	2200      	movs	r2, #0
 800373c:	701a      	strb	r2, [r3, #0]
 
	uint8_t id1=0, id2=0;
 800373e:	2300      	movs	r3, #0
 8003740:	74fb      	strb	r3, [r7, #19]
 8003742:	2300      	movs	r3, #0
 8003744:	74bb      	strb	r3, [r7, #18]
      	/* USER CODE END 1 */

      	/* MCU Configuration--------------------------------------------------------*/

      	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
      	HAL_Init();
 8003746:	f001 fb4f 	bl	8004de8 <HAL_Init>
      	/* USER CODE BEGIN Init */

      	/* USER CODE END Init */

      	/* Configure the system clock */
      	SystemClock_Config();
 800374a:	f000 fa21 	bl	8003b90 <SystemClock_Config>

	/* Configure the peripherals common clocks */
      	PeriphCommonClock_Config();
 800374e:	f000 fa97 	bl	8003c80 <PeriphCommonClock_Config>
      	/* USER CODE BEGIN SysInit */

      	/* USER CODE END SysInit */

      	/* Initialize all configured peripherals */
      	MX_GPIO_Init();
 8003752:	f000 fd29 	bl	80041a8 <MX_GPIO_Init>
      	MX_SPI1_Init();
 8003756:	f000 fb71 	bl	8003e3c <MX_SPI1_Init>
      	MX_DMA_Init();
 800375a:	f000 fd05 	bl	8004168 <MX_DMA_Init>
      	MX_ADC1_Init();
 800375e:	f000 fabf 	bl	8003ce0 <MX_ADC1_Init>
      	MX_DAC1_Init();
 8003762:	f000 fb39 	bl	8003dd8 <MX_DAC1_Init>
      	MX_TIM6_Init();
 8003766:	f000 fc7d 	bl	8004064 <MX_TIM6_Init>
      	MX_USART1_UART_Init();
 800376a:	f000 fcb1 	bl	80040d0 <MX_USART1_UART_Init>
      	MX_TIM3_Init();
 800376e:	f000 fc2b 	bl	8003fc8 <MX_TIM3_Init>
      	MX_SPI2_Init();
 8003772:	f000 fbd1 	bl	8003f18 <MX_SPI2_Init>
      	/* USER CODE BEGIN 2 */

      	// us delay init
	DWT_Delay_Init();
 8003776:	f7fd f9ad 	bl	8000ad4 <DWT_Delay_Init>

	//HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_RESET); // OK pin
	//HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_RESET); // FL pin

	HAL_UART_Receive_IT(&huart1, &Rx_data, 1);// activate uart rx interrupt every time receiving 1 byte
 800377a:	2201      	movs	r2, #1
 800377c:	4995      	ldr	r1, [pc, #596]	@ (80039d4 <main+0x2ac>)
 800377e:	4896      	ldr	r0, [pc, #600]	@ (80039d8 <main+0x2b0>)
 8003780:	f00c fa24 	bl	800fbcc <HAL_UART_Receive_IT>
	//HAL_TIM_Base_Start_IT(&htim4);

	TIM4->CNT = 0;
 8003784:	4b95      	ldr	r3, [pc, #596]	@ (80039dc <main+0x2b4>)
 8003786:	2200      	movs	r2, #0
 8003788:	625a      	str	r2, [r3, #36]	@ 0x24

	test_var = 0;
 800378a:	4b95      	ldr	r3, [pc, #596]	@ (80039e0 <main+0x2b8>)
 800378c:	2200      	movs	r2, #0
 800378e:	601a      	str	r2, [r3, #0]
	// HAL_TIM_Base_Start_IT(&htim4); is not working
	HAL_TIM_Base_Start_IT(&htim3); // for STM32H723
 8003790:	4894      	ldr	r0, [pc, #592]	@ (80039e4 <main+0x2bc>)
 8003792:	f00b fc71 	bl	800f078 <HAL_TIM_Base_Start_IT>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8003796:	2100      	movs	r1, #0
 8003798:	4893      	ldr	r0, [pc, #588]	@ (80039e8 <main+0x2c0>)
 800379a:	f004 f826 	bl	80077ea <HAL_DAC_Start>
	//ST7789_Init();

	//// to initialize address index

	////
	RxFlag = 0;
 800379e:	4b93      	ldr	r3, [pc, #588]	@ (80039ec <main+0x2c4>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	701a      	strb	r2, [r3, #0]

	//// should get from eeprom later, firstly

	/// TEST PURPOSE, register value serialize to check
	valTestInit();
 80037a4:	f7fd fcfe 	bl	80011a4 <valTestInit>
	//id on eeprom

	// myID = 0x01;

	HAL_UART_Receive_IT(&huart1, &Rx_data, 1);// activate uart rx interrupt every time receiving 1 byte
 80037a8:	2201      	movs	r2, #1
 80037aa:	498a      	ldr	r1, [pc, #552]	@ (80039d4 <main+0x2ac>)
 80037ac:	488a      	ldr	r0, [pc, #552]	@ (80039d8 <main+0x2b0>)
 80037ae:	f00c fa0d 	bl	800fbcc <HAL_UART_Receive_IT>
	//HAL_TIM_Base_Start_IT(&htim4);

	//TIM4->CNT = 0;

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET); //DSR on
 80037b2:	2201      	movs	r2, #1
 80037b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80037b8:	488d      	ldr	r0, [pc, #564]	@ (80039f0 <main+0x2c8>)
 80037ba:	f007 fb25 	bl	800ae08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET); //RTS on for receive
 80037be:	2201      	movs	r2, #1
 80037c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80037c4:	488a      	ldr	r0, [pc, #552]	@ (80039f0 <main+0x2c8>)
 80037c6:	f007 fb1f 	bl	800ae08 <HAL_GPIO_WritePin>


    	////////////////////////////////////// hardware ID check ////////////////////////////////
   	if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_6))
 80037ca:	2140      	movs	r1, #64	@ 0x40
 80037cc:	4889      	ldr	r0, [pc, #548]	@ (80039f4 <main+0x2cc>)
 80037ce:	f007 fb03 	bl	800add8 <HAL_GPIO_ReadPin>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d001      	beq.n	80037dc <main+0xb4>
   	{
   		id1 = 1;
 80037d8:	2301      	movs	r3, #1
 80037da:	74fb      	strb	r3, [r7, #19]
   	}

   	if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_7))
 80037dc:	2180      	movs	r1, #128	@ 0x80
 80037de:	4885      	ldr	r0, [pc, #532]	@ (80039f4 <main+0x2cc>)
 80037e0:	f007 fafa 	bl	800add8 <HAL_GPIO_ReadPin>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <main+0xc6>
   	{
   		id2 = 1;
 80037ea:	2301      	movs	r3, #1
 80037ec:	74bb      	strb	r3, [r7, #18]
   	}

   	if(id1 && id2 )
 80037ee:	7cfb      	ldrb	r3, [r7, #19]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d005      	beq.n	8003800 <main+0xd8>
 80037f4:	7cbb      	ldrb	r3, [r7, #18]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d002      	beq.n	8003800 <main+0xd8>
   	{
   		setmyID = 0;
 80037fa:	2300      	movs	r3, #0
 80037fc:	617b      	str	r3, [r7, #20]
 80037fe:	e00a      	b.n	8003816 <main+0xee>
   	} else {
   		if(id1)
 8003800:	7cfb      	ldrb	r3, [r7, #19]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d002      	beq.n	800380c <main+0xe4>
   			setmyID = 1;
 8003806:	2301      	movs	r3, #1
 8003808:	617b      	str	r3, [r7, #20]
 800380a:	e004      	b.n	8003816 <main+0xee>
   		else if(id2)
 800380c:	7cbb      	ldrb	r3, [r7, #18]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <main+0xee>
   			setmyID = 2;
 8003812:	2302      	movs	r3, #2
 8003814:	617b      	str	r3, [r7, #20]
   	}

   	SPECIAL_MX_GPIO_Init(setmyID);
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	b2db      	uxtb	r3, r3
 800381a:	4618      	mov	r0, r3
 800381c:	f000 fdb8 	bl	8004390 <SPECIAL_MX_GPIO_Init>
   	myID = setmyID;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	b2da      	uxtb	r2, r3
 8003824:	4b74      	ldr	r3, [pc, #464]	@ (80039f8 <main+0x2d0>)
 8003826:	701a      	strb	r2, [r3, #0]

   	//HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);


	for(int i=0; myID > i; i++ )
 8003828:	2300      	movs	r3, #0
 800382a:	60fb      	str	r3, [r7, #12]
 800382c:	e012      	b.n	8003854 <main+0x12c>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 800382e:	2200      	movs	r2, #0
 8003830:	2102      	movs	r1, #2
 8003832:	4870      	ldr	r0, [pc, #448]	@ (80039f4 <main+0x2cc>)
 8003834:	f007 fae8 	bl	800ae08 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8003838:	2064      	movs	r0, #100	@ 0x64
 800383a:	f001 fb67 	bl	8004f0c <HAL_Delay>

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 800383e:	2201      	movs	r2, #1
 8003840:	2102      	movs	r1, #2
 8003842:	486c      	ldr	r0, [pc, #432]	@ (80039f4 <main+0x2cc>)
 8003844:	f007 fae0 	bl	800ae08 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8003848:	2064      	movs	r0, #100	@ 0x64
 800384a:	f001 fb5f 	bl	8004f0c <HAL_Delay>
	for(int i=0; myID > i; i++ )
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	3301      	adds	r3, #1
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	4b68      	ldr	r3, [pc, #416]	@ (80039f8 <main+0x2d0>)
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	461a      	mov	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4293      	cmp	r3, r2
 800385e:	dbe6      	blt.n	800382e <main+0x106>


	/////////////////////////// HMC832 HMC SPI mode ///


	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);	//HMC832 power reset
 8003860:	2200      	movs	r2, #0
 8003862:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003866:	4865      	ldr	r0, [pc, #404]	@ (80039fc <main+0x2d4>)
 8003868:	f007 face 	bl	800ae08 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800386c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003870:	f001 fb4c 	bl	8004f0c <HAL_Delay>

	rtsLock(0, 0); // unlock all for initialize
 8003874:	2100      	movs	r1, #0
 8003876:	2000      	movs	r0, #0
 8003878:	f7fe fbc6 	bl	8002008 <rtsLock>

	pullstart=0;
 800387c:	4b53      	ldr	r3, [pc, #332]	@ (80039cc <main+0x2a4>)
 800387e:	2200      	movs	r2, #0
 8003880:	701a      	strb	r2, [r3, #0]
	HAL_SPI_MspInit(&hspi1);
 8003882:	485f      	ldr	r0, [pc, #380]	@ (8003a00 <main+0x2d8>)
 8003884:	f000 fef4 	bl	8004670 <HAL_SPI_MspInit>

	// SPI2 LE disable
	PE43712_SEN_Set();
 8003888:	2201      	movs	r2, #1
 800388a:	2120      	movs	r1, #32
 800388c:	4859      	ldr	r0, [pc, #356]	@ (80039f4 <main+0x2cc>)
 800388e:	f007 fabb 	bl	800ae08 <HAL_GPIO_WritePin>




	setExecCtl(myID, 1); // I'm idle, initialize
 8003892:	4b59      	ldr	r3, [pc, #356]	@ (80039f8 <main+0x2d0>)
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2101      	movs	r1, #1
 8003898:	4618      	mov	r0, r3
 800389a:	f7fe fb5f 	bl	8001f5c <setExecCtl>

	//HAL_TIM_Base_Start(&htim8);

	HAL_Delay(100);
 800389e:	2064      	movs	r0, #100	@ 0x64
 80038a0:	f001 fb34 	bl	8004f0c <HAL_Delay>
	// HMC832_SEN_Set();

	HAL_Delay(100);
 80038a4:	2064      	movs	r0, #100	@ 0x64
 80038a6:	f001 fb31 	bl	8004f0c <HAL_Delay>


	//https://github.com/Embedfire-lwip/ebf_lwip_tutorial_code_stm32h743_pro_v/blob/master/lwip_udp_iperf/Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c

	//////////////// DMA ADC STAR /////////////////////
	HAL_SYSCFG_EnableBOOST();
 80038aa:	f001 fb69 	bl	8004f80 <HAL_SYSCFG_EnableBOOST>
	HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 80038ae:	2100      	movs	r1, #0
 80038b0:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 80038b4:	f001 fb4e 	bl	8004f54 <HAL_SYSCFG_AnalogSwitchConfig>

	while(HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,ADC_SINGLE_ENDED ) != HAL_OK);
 80038b8:	bf00      	nop
 80038ba:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80038be:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038c2:	4850      	ldr	r0, [pc, #320]	@ (8003a04 <main+0x2dc>)
 80038c4:	f003 fce8 	bl	8007298 <HAL_ADCEx_Calibration_Start>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1f5      	bne.n	80038ba <main+0x192>
      	while (1)
      	{

		// initialize index on HAL_UART_RxCpltCallback
		// Rx_indx = 0;
		xferDispOn = 0;
 80038ce:	4b4e      	ldr	r3, [pc, #312]	@ (8003a08 <main+0x2e0>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	701a      	strb	r2, [r3, #0]

		////////////// update data memory from buffer ////////////
		if (Rx_indx > 0) {
 80038d4:	4b4d      	ldr	r3, [pc, #308]	@ (8003a0c <main+0x2e4>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	dd2d      	ble.n	8003938 <main+0x210>
			//ST7789_WriteString(3, 150, "X68   Rx_idx ", Font_16x26, YELLOW, BLUE);
			do {
				preRx_indx = Rx_indx;
 80038dc:	4b4b      	ldr	r3, [pc, #300]	@ (8003a0c <main+0x2e4>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	607b      	str	r3, [r7, #4]
				HAL_Delay(10);
 80038e2:	200a      	movs	r0, #10
 80038e4:	f001 fb12 	bl	8004f0c <HAL_Delay>
			} while (Rx_indx > preRx_indx);
 80038e8:	4b48      	ldr	r3, [pc, #288]	@ (8003a0c <main+0x2e4>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	dbf4      	blt.n	80038dc <main+0x1b4>

			//if(TIM4->CNT > 200)
			//{
			memcpy(rxBuffer, Rx_Buffer, Rx_indx);
 80038f2:	4b46      	ldr	r3, [pc, #280]	@ (8003a0c <main+0x2e4>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	461a      	mov	r2, r3
 80038f8:	4945      	ldr	r1, [pc, #276]	@ (8003a10 <main+0x2e8>)
 80038fa:	4846      	ldr	r0, [pc, #280]	@ (8003a14 <main+0x2ec>)
 80038fc:	f00f fdd1 	bl	80134a2 <memcpy>
			//memcpy(RxData, Rx_Buffer, Rx_indx);
			memcpy(RxData+rxiter, Rx_Buffer, Rx_indx);
 8003900:	4b45      	ldr	r3, [pc, #276]	@ (8003a18 <main+0x2f0>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	461a      	mov	r2, r3
 8003906:	4b45      	ldr	r3, [pc, #276]	@ (8003a1c <main+0x2f4>)
 8003908:	4413      	add	r3, r2
 800390a:	4a40      	ldr	r2, [pc, #256]	@ (8003a0c <main+0x2e4>)
 800390c:	6812      	ldr	r2, [r2, #0]
 800390e:	4940      	ldr	r1, [pc, #256]	@ (8003a10 <main+0x2e8>)
 8003910:	4618      	mov	r0, r3
 8003912:	f00f fdc6 	bl	80134a2 <memcpy>
			xferDispOn = 1;
 8003916:	4b3c      	ldr	r3, [pc, #240]	@ (8003a08 <main+0x2e0>)
 8003918:	2201      	movs	r2, #1
 800391a:	701a      	strb	r2, [r3, #0]
			RxSize = dataSize = Rx_indx;
 800391c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a0c <main+0x2e4>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	b29a      	uxth	r2, r3
 8003922:	4b3f      	ldr	r3, [pc, #252]	@ (8003a20 <main+0x2f8>)
 8003924:	801a      	strh	r2, [r3, #0]
 8003926:	4b3e      	ldr	r3, [pc, #248]	@ (8003a20 <main+0x2f8>)
 8003928:	881a      	ldrh	r2, [r3, #0]
 800392a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a24 <main+0x2fc>)
 800392c:	801a      	strh	r2, [r3, #0]
			Rx_indx = 0;
 800392e:	4b37      	ldr	r3, [pc, #220]	@ (8003a0c <main+0x2e4>)
 8003930:	2200      	movs	r2, #0
 8003932:	601a      	str	r2, [r3, #0]
			//TIM4->CNT = 0;

			comm_rs485_rtxProcess();
 8003934:	f7ff fe10 	bl	8003558 <comm_rs485_rtxProcess>


		//// calibrating

		// writing ID
		if (blockCtrl == MEAS_BLOCK) {
 8003938:	4b3b      	ldr	r3, [pc, #236]	@ (8003a28 <main+0x300>)
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b09      	cmp	r3, #9
 8003940:	f040 80b3 	bne.w	8003aaa <main+0x382>

			// execution control
			blockCtrl = PAUSE_BLOCK;  //for every start require signal
 8003944:	4b38      	ldr	r3, [pc, #224]	@ (8003a28 <main+0x300>)
 8003946:	2206      	movs	r2, #6
 8003948:	701a      	strb	r2, [r3, #0]

			setExecCtl(myID, 0); // execution lock
 800394a:	4b2b      	ldr	r3, [pc, #172]	@ (80039f8 <main+0x2d0>)
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2100      	movs	r1, #0
 8003950:	4618      	mov	r0, r3
 8003952:	f7fe fb03 	bl	8001f5c <setExecCtl>

			NODE *curr = head->next;
 8003956:	4b35      	ldr	r3, [pc, #212]	@ (8003a2c <main+0x304>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	60bb      	str	r3, [r7, #8]
			while(curr != NULL)
 800395e:	e096      	b.n	8003a8e <main+0x366>
			{
				if( division > 1)
 8003960:	4b33      	ldr	r3, [pc, #204]	@ (8003a30 <main+0x308>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2b01      	cmp	r3, #1
 8003966:	f340 808f 	ble.w	8003a88 <main+0x360>
				{
					if( firstLoop == 1)
 800396a:	4b32      	ldr	r3, [pc, #200]	@ (8003a34 <main+0x30c>)
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d166      	bne.n	8003a40 <main+0x318>
					{
						valTestInit();
 8003972:	f7fd fc17 	bl	80011a4 <valTestInit>
						midcode[curr->ch]=0x00;
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	461a      	mov	r2, r3
 800397c:	4b2e      	ldr	r3, [pc, #184]	@ (8003a38 <main+0x310>)
 800397e:	2100      	movs	r1, #0
 8003980:	5499      	strb	r1, [r3, r2]

						PE43712_writeReg(0x00, midcode[curr->ch]); // ATTN level control
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	461a      	mov	r2, r3
 8003988:	4b2b      	ldr	r3, [pc, #172]	@ (8003a38 <main+0x310>)
 800398a:	5c9b      	ldrb	r3, [r3, r2]
 800398c:	4619      	mov	r1, r3
 800398e:	2000      	movs	r0, #0
 8003990:	f7fd fa14 	bl	8000dbc <PE43712_writeReg>
						rfSensing(curr->ch, curr->stFreq, curr->spFreq);
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	781a      	ldrb	r2, [r3, #0]
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	edd3 7a01 	vldr	s15, [r3, #4]
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	ed93 7a02 	vldr	s14, [r3, #8]
 80039a4:	eef0 0a47 	vmov.f32	s1, s14
 80039a8:	eeb0 0a67 	vmov.f32	s0, s15
 80039ac:	4610      	mov	r0, r2
 80039ae:	f7fe fd93 	bl	80024d8 <rfSensing>
						contBinSearch(maxSensVal[curr->ch], curr->ch);
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	4b20      	ldr	r3, [pc, #128]	@ (8003a3c <main+0x314>)
 80039ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	4619      	mov	r1, r3
 80039c4:	4610      	mov	r0, r2
 80039c6:	f7fd fabb 	bl	8000f40 <contBinSearch>
 80039ca:	e05d      	b.n	8003a88 <main+0x360>
 80039cc:	24029efc 	.word	0x24029efc
 80039d0:	2402a321 	.word	0x2402a321
 80039d4:	2402a322 	.word	0x2402a322
 80039d8:	24000628 	.word	0x24000628
 80039dc:	40000800 	.word	0x40000800
 80039e0:	2402a324 	.word	0x2402a324
 80039e4:	24000590 	.word	0x24000590
 80039e8:	2400046c 	.word	0x2400046c
 80039ec:	2402a108 	.word	0x2402a108
 80039f0:	58020000 	.word	0x58020000
 80039f4:	58020c00 	.word	0x58020c00
 80039f8:	24000374 	.word	0x24000374
 80039fc:	58020800 	.word	0x58020800
 8003a00:	24000480 	.word	0x24000480
 8003a04:	24000384 	.word	0x24000384
 8003a08:	2402a3a8 	.word	0x2402a3a8
 8003a0c:	2402a118 	.word	0x2402a118
 8003a10:	2402a220 	.word	0x2402a220
 8003a14:	2402a120 	.word	0x2402a120
 8003a18:	2402a11c 	.word	0x2402a11c
 8003a1c:	24029f08 	.word	0x24029f08
 8003a20:	2402a3aa 	.word	0x2402a3aa
 8003a24:	2402a10a 	.word	0x2402a10a
 8003a28:	24000146 	.word	0x24000146
 8003a2c:	24029ef8 	.word	0x24029ef8
 8003a30:	24029f00 	.word	0x24029f00
 8003a34:	24000143 	.word	0x24000143
 8003a38:	2402a400 	.word	0x2402a400
 8003a3c:	2402a3b0 	.word	0x2402a3b0

					} else {

						PE43712_writeReg(0x00, midcode[curr->ch]);
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	461a      	mov	r2, r3
 8003a46:	4b4b      	ldr	r3, [pc, #300]	@ (8003b74 <main+0x44c>)
 8003a48:	5c9b      	ldrb	r3, [r3, r2]
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	f7fd f9b5 	bl	8000dbc <PE43712_writeReg>
						//PE43712_writeReg(0x00, 0x7F);

						// end of atten level adjust
						rfSensing(curr->ch, curr->stFreq, curr->spFreq); // ATTN level control
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	781a      	ldrb	r2, [r3, #0]
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	ed93 7a02 	vldr	s14, [r3, #8]
 8003a62:	eef0 0a47 	vmov.f32	s1, s14
 8003a66:	eeb0 0a67 	vmov.f32	s0, s15
 8003a6a:	4610      	mov	r0, r2
 8003a6c:	f7fe fd34 	bl	80024d8 <rfSensing>
						contBinSearch(maxSensVal[curr->ch], curr->ch);
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	461a      	mov	r2, r3
 8003a76:	4b40      	ldr	r3, [pc, #256]	@ (8003b78 <main+0x450>)
 8003a78:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	4619      	mov	r1, r3
 8003a82:	4610      	mov	r0, r2
 8003a84:	f7fd fa5c 	bl	8000f40 <contBinSearch>

					}

				}
				curr = curr->next;
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	60bb      	str	r3, [r7, #8]
			while(curr != NULL)
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f47f af65 	bne.w	8003960 <main+0x238>


			}

			if( firstLoop == 1)
 8003a96:	4b39      	ldr	r3, [pc, #228]	@ (8003b7c <main+0x454>)
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d102      	bne.n	8003aa4 <main+0x37c>
				firstLoop = 0;
 8003a9e:	4b37      	ldr	r3, [pc, #220]	@ (8003b7c <main+0x454>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	701a      	strb	r2, [r3, #0]


			// execution control , master wait slave finish
			blockCtrl = PAUSE_BLOCK;
 8003aa4:	4b36      	ldr	r3, [pc, #216]	@ (8003b80 <main+0x458>)
 8003aa6:	2206      	movs	r2, #6
 8003aa8:	701a      	strb	r2, [r3, #0]

		}


		//// Sync ID1 and ID2 for
		if(blockCtrl == PAUSE_BLOCK)
 8003aaa:	4b35      	ldr	r3, [pc, #212]	@ (8003b80 <main+0x458>)
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b06      	cmp	r3, #6
 8003ab2:	d13d      	bne.n	8003b30 <main+0x408>
		{
			// check if it is
			// if master
			setExecCtl(myID, 1);
 8003ab4:	4b33      	ldr	r3, [pc, #204]	@ (8003b84 <main+0x45c>)
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	2101      	movs	r1, #1
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fe fa4e 	bl	8001f5c <setExecCtl>
			if(waitExecCtl(0))
 8003ac0:	2000      	movs	r0, #0
 8003ac2:	f7fe f9eb 	bl	8001e9c <waitExecCtl>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d025      	beq.n	8003b18 <main+0x3f0>
			{
				// if both sl#1 and sl#2 finished
				setExecCtl(myID, 0);
 8003acc:	4b2d      	ldr	r3, [pc, #180]	@ (8003b84 <main+0x45c>)
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7fe fa42 	bl	8001f5c <setExecCtl>
				DWT_Delay_us(100);
 8003ad8:	2064      	movs	r0, #100	@ 0x64
 8003ada:	f7fd f853 	bl	8000b84 <DWT_Delay_us>

				if(waitExecCtl(1)) // #if one of sl1# or sl#2 is low
 8003ade:	2001      	movs	r0, #1
 8003ae0:	f7fe f9dc 	bl	8001e9c <waitExecCtl>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d009      	beq.n	8003afe <main+0x3d6>
				{
					setExecCtl(myID, 1);
 8003aea:	4b26      	ldr	r3, [pc, #152]	@ (8003b84 <main+0x45c>)
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	2101      	movs	r1, #1
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7fe fa33 	bl	8001f5c <setExecCtl>
					blockCtrl = MEAS_BLOCK;
 8003af6:	4b22      	ldr	r3, [pc, #136]	@ (8003b80 <main+0x458>)
 8003af8:	2209      	movs	r2, #9
 8003afa:	701a      	strb	r2, [r3, #0]
 8003afc:	e018      	b.n	8003b30 <main+0x408>
				} else { // exception : no answer
					blockCtrl = PAUSE_BLOCK;
 8003afe:	4b20      	ldr	r3, [pc, #128]	@ (8003b80 <main+0x458>)
 8003b00:	2206      	movs	r2, #6
 8003b02:	701a      	strb	r2, [r3, #0]
					uartit_on = 0;
 8003b04:	4b20      	ldr	r3, [pc, #128]	@ (8003b88 <main+0x460>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	701a      	strb	r2, [r3, #0]
					setExecCtl(myID, 1);
 8003b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003b84 <main+0x45c>)
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	2101      	movs	r1, #1
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7fe fa23 	bl	8001f5c <setExecCtl>
 8003b16:	e00b      	b.n	8003b30 <main+0x408>
				}

			} else { // exception : no answer
				blockCtrl = PAUSE_BLOCK;
 8003b18:	4b19      	ldr	r3, [pc, #100]	@ (8003b80 <main+0x458>)
 8003b1a:	2206      	movs	r2, #6
 8003b1c:	701a      	strb	r2, [r3, #0]
				uartit_on = 0;
 8003b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8003b88 <main+0x460>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	701a      	strb	r2, [r3, #0]
				setExecCtl(myID, 1);
 8003b24:	4b17      	ldr	r3, [pc, #92]	@ (8003b84 <main+0x45c>)
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	2101      	movs	r1, #1
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7fe fa16 	bl	8001f5c <setExecCtl>




		// light on off
		if(uartit_on)
 8003b30:	4b15      	ldr	r3, [pc, #84]	@ (8003b88 <main+0x460>)
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d013      	beq.n	8003b60 <main+0x438>
     		{
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8003b38:	2200      	movs	r2, #0
 8003b3a:	2102      	movs	r1, #2
 8003b3c:	4813      	ldr	r0, [pc, #76]	@ (8003b8c <main+0x464>)
 8003b3e:	f007 f963 	bl	800ae08 <HAL_GPIO_WritePin>
	  		HAL_Delay(100);
 8003b42:	2064      	movs	r0, #100	@ 0x64
 8003b44:	f001 f9e2 	bl	8004f0c <HAL_Delay>

	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 8003b48:	2201      	movs	r2, #1
 8003b4a:	2102      	movs	r1, #2
 8003b4c:	480f      	ldr	r0, [pc, #60]	@ (8003b8c <main+0x464>)
 8003b4e:	f007 f95b 	bl	800ae08 <HAL_GPIO_WritePin>
	  		HAL_Delay(100);
 8003b52:	2064      	movs	r0, #100	@ 0x64
 8003b54:	f001 f9da 	bl	8004f0c <HAL_Delay>

	  		uartit_on = 0;
 8003b58:	4b0b      	ldr	r3, [pc, #44]	@ (8003b88 <main+0x460>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	701a      	strb	r2, [r3, #0]
 8003b5e:	e004      	b.n	8003b6a <main+0x442>

     		} else {
	 		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8003b60:	2200      	movs	r2, #0
 8003b62:	2102      	movs	r1, #2
 8003b64:	4809      	ldr	r0, [pc, #36]	@ (8003b8c <main+0x464>)
 8003b66:	f007 f94f 	bl	800ae08 <HAL_GPIO_WritePin>
     		}

		uartit_on = 0;
 8003b6a:	4b07      	ldr	r3, [pc, #28]	@ (8003b88 <main+0x460>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	701a      	strb	r2, [r3, #0]
		xferDispOn = 0;
 8003b70:	e6ad      	b.n	80038ce <main+0x1a6>
 8003b72:	bf00      	nop
 8003b74:	2402a400 	.word	0x2402a400
 8003b78:	2402a3b0 	.word	0x2402a3b0
 8003b7c:	24000143 	.word	0x24000143
 8003b80:	24000146 	.word	0x24000146
 8003b84:	24000374 	.word	0x24000374
 8003b88:	2402a321 	.word	0x2402a321
 8003b8c:	58020c00 	.word	0x58020c00

08003b90 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
*/
void SystemClock_Config(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b09c      	sub	sp, #112	@ 0x70
 8003b94:	af00      	add	r7, sp, #0
      	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b9a:	224c      	movs	r2, #76	@ 0x4c
 8003b9c:	2100      	movs	r1, #0
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f00f fbef 	bl	8013382 <memset>
      	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ba4:	1d3b      	adds	r3, r7, #4
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	2100      	movs	r1, #0
 8003baa:	4618      	mov	r0, r3
 8003bac:	f00f fbe9 	bl	8013382 <memset>

      	/** Supply configuration update enable
*/
      	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003bb0:	2002      	movs	r0, #2
 8003bb2:	f007 f943 	bl	800ae3c <HAL_PWREx_ConfigSupply>
      	/** Configure the main internal regulator output voltage
*/
      	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	603b      	str	r3, [r7, #0]
 8003bba:	4b2f      	ldr	r3, [pc, #188]	@ (8003c78 <SystemClock_Config+0xe8>)
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	4a2e      	ldr	r2, [pc, #184]	@ (8003c78 <SystemClock_Config+0xe8>)
 8003bc0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003bc4:	6193      	str	r3, [r2, #24]
 8003bc6:	4b2c      	ldr	r3, [pc, #176]	@ (8003c78 <SystemClock_Config+0xe8>)
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003bce:	603b      	str	r3, [r7, #0]
 8003bd0:	683b      	ldr	r3, [r7, #0]

      	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003bd2:	bf00      	nop
 8003bd4:	4b28      	ldr	r3, [pc, #160]	@ (8003c78 <SystemClock_Config+0xe8>)
 8003bd6:	699b      	ldr	r3, [r3, #24]
 8003bd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003be0:	d1f8      	bne.n	8003bd4 <SystemClock_Config+0x44>
      	/** Macro to configure the PLL clock source
*/
      	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8003be2:	4b26      	ldr	r3, [pc, #152]	@ (8003c7c <SystemClock_Config+0xec>)
 8003be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be6:	f023 0303 	bic.w	r3, r3, #3
 8003bea:	4a24      	ldr	r2, [pc, #144]	@ (8003c7c <SystemClock_Config+0xec>)
 8003bec:	f043 0302 	orr.w	r3, r3, #2
 8003bf0:	6293      	str	r3, [r2, #40]	@ 0x28
      	/** Initializes the RCC Oscillators according to the specified parameters
       	 * in the RCC_OscInitTypeDef structure.
*/
      	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	627b      	str	r3, [r7, #36]	@ 0x24
      	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003bf6:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8003bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
      	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	64bb      	str	r3, [r7, #72]	@ 0x48
      	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003c00:	2302      	movs	r3, #2
 8003c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
      	RCC_OscInitStruct.PLL.PLLM = 4;
 8003c04:	2304      	movs	r3, #4
 8003c06:	653b      	str	r3, [r7, #80]	@ 0x50
      	RCC_OscInitStruct.PLL.PLLN = 32;
 8003c08:	2320      	movs	r3, #32
 8003c0a:	657b      	str	r3, [r7, #84]	@ 0x54
      	RCC_OscInitStruct.PLL.PLLP = 1;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	65bb      	str	r3, [r7, #88]	@ 0x58
      	RCC_OscInitStruct.PLL.PLLQ = 2;
 8003c10:	2302      	movs	r3, #2
 8003c12:	65fb      	str	r3, [r7, #92]	@ 0x5c
      	RCC_OscInitStruct.PLL.PLLR = 2;
 8003c14:	2302      	movs	r3, #2
 8003c16:	663b      	str	r3, [r7, #96]	@ 0x60
      	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8003c18:	230c      	movs	r3, #12
 8003c1a:	667b      	str	r3, [r7, #100]	@ 0x64
      	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	66bb      	str	r3, [r7, #104]	@ 0x68
      	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003c20:	2300      	movs	r3, #0
 8003c22:	66fb      	str	r3, [r7, #108]	@ 0x6c
      	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f007 f941 	bl	800aeb0 <HAL_RCC_OscConfig>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d001      	beq.n	8003c38 <SystemClock_Config+0xa8>
      	{
	    	Error_Handler();
 8003c34:	f000 fc2e 	bl	8004494 <Error_Handler>
      	}
      	/** Initializes the CPU, AHB and APB buses clocks
*/
      	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c38:	233f      	movs	r3, #63	@ 0x3f
 8003c3a:	607b      	str	r3, [r7, #4]
		|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
		|RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
      	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	60bb      	str	r3, [r7, #8]
      	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003c40:	2300      	movs	r3, #0
 8003c42:	60fb      	str	r3, [r7, #12]
      	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8003c44:	2308      	movs	r3, #8
 8003c46:	613b      	str	r3, [r7, #16]
      	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8003c48:	2340      	movs	r3, #64	@ 0x40
 8003c4a:	617b      	str	r3, [r7, #20]
      	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003c4c:	2340      	movs	r3, #64	@ 0x40
 8003c4e:	61bb      	str	r3, [r7, #24]
      	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003c50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c54:	61fb      	str	r3, [r7, #28]
      	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8003c56:	2340      	movs	r3, #64	@ 0x40
 8003c58:	623b      	str	r3, [r7, #32]

      	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003c5a:	1d3b      	adds	r3, r7, #4
 8003c5c:	2102      	movs	r1, #2
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f007 fcd4 	bl	800b60c <HAL_RCC_ClockConfig>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d001      	beq.n	8003c6e <SystemClock_Config+0xde>
      	{
	    	Error_Handler();
 8003c6a:	f000 fc13 	bl	8004494 <Error_Handler>
      	}
}
 8003c6e:	bf00      	nop
 8003c70:	3770      	adds	r7, #112	@ 0x70
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	58024800 	.word	0x58024800
 8003c7c:	58024400 	.word	0x58024400

08003c80 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
*/
void PeriphCommonClock_Config(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b0ae      	sub	sp, #184	@ 0xb8
 8003c84:	af00      	add	r7, sp, #0
      	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c86:	1d3b      	adds	r3, r7, #4
 8003c88:	22b4      	movs	r2, #180	@ 0xb4
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f00f fb78 	bl	8013382 <memset>

      	/** Initializes the peripherals clock
*/
      	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI2
 8003c92:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 8003c96:	607b      	str	r3, [r7, #4]
		|RCC_PERIPHCLK_SPI1;
      	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8003c98:	2304      	movs	r3, #4
 8003c9a:	60bb      	str	r3, [r7, #8]
      	PeriphClkInitStruct.PLL2.PLL2N = 16;
 8003c9c:	2310      	movs	r3, #16
 8003c9e:	60fb      	str	r3, [r7, #12]
      	PeriphClkInitStruct.PLL2.PLL2P = 2;
 8003ca0:	2302      	movs	r3, #2
 8003ca2:	613b      	str	r3, [r7, #16]
      	PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	617b      	str	r3, [r7, #20]
      	PeriphClkInitStruct.PLL2.PLL2R = 2;
 8003ca8:	2302      	movs	r3, #2
 8003caa:	61bb      	str	r3, [r7, #24]
      	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8003cac:	23c0      	movs	r3, #192	@ 0xc0
 8003cae:	61fb      	str	r3, [r7, #28]
      	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	623b      	str	r3, [r7, #32]
      	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	627b      	str	r3, [r7, #36]	@ 0x24
      	PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8003cb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003cbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
      	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cc4:	1d3b      	adds	r3, r7, #4
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f008 f82c 	bl	800bd24 <HAL_RCCEx_PeriphCLKConfig>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <PeriphCommonClock_Config+0x56>
      	{
	    	Error_Handler();
 8003cd2:	f000 fbdf 	bl	8004494 <Error_Handler>
      	}
}
 8003cd6:	bf00      	nop
 8003cd8:	37b8      	adds	r7, #184	@ 0xb8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
*/
static void MX_ADC1_Init(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b08c      	sub	sp, #48	@ 0x30
 8003ce4:	af00      	add	r7, sp, #0

      	/* USER CODE BEGIN ADC1_Init 0 */

      	/* USER CODE END ADC1_Init 0 */

      	ADC_MultiModeTypeDef multimode = {0};
 8003ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003cea:	2200      	movs	r2, #0
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	605a      	str	r2, [r3, #4]
 8003cf0:	609a      	str	r2, [r3, #8]
      	ADC_ChannelConfTypeDef sConfig = {0};
 8003cf2:	463b      	mov	r3, r7
 8003cf4:	2224      	movs	r2, #36	@ 0x24
 8003cf6:	2100      	movs	r1, #0
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f00f fb42 	bl	8013382 <memset>
      	/* USER CODE BEGIN ADC1_Init 1 */

      	/* USER CODE END ADC1_Init 1 */
      	/** Common config
*/
      	hadc1.Instance = ADC1;
 8003cfe:	4b33      	ldr	r3, [pc, #204]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d00:	4a33      	ldr	r2, [pc, #204]	@ (8003dd0 <MX_ADC1_Init+0xf0>)
 8003d02:	601a      	str	r2, [r3, #0]
      	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8003d04:	4b31      	ldr	r3, [pc, #196]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d06:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003d0a:	605a      	str	r2, [r3, #4]
      	hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8003d0c:	4b2f      	ldr	r3, [pc, #188]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	609a      	str	r2, [r3, #8]
      	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003d12:	4b2e      	ldr	r3, [pc, #184]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	611a      	str	r2, [r3, #16]
      	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003d18:	4b2c      	ldr	r3, [pc, #176]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d1a:	2204      	movs	r2, #4
 8003d1c:	615a      	str	r2, [r3, #20]
      	hadc1.Init.LowPowerAutoWait = DISABLE;
 8003d1e:	4b2b      	ldr	r3, [pc, #172]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	761a      	strb	r2, [r3, #24]
      	hadc1.Init.ContinuousConvMode = ENABLE;
 8003d24:	4b29      	ldr	r3, [pc, #164]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d26:	2201      	movs	r2, #1
 8003d28:	765a      	strb	r2, [r3, #25]
      	hadc1.Init.NbrOfConversion = 1;
 8003d2a:	4b28      	ldr	r3, [pc, #160]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	61da      	str	r2, [r3, #28]
      	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003d30:	4b26      	ldr	r3, [pc, #152]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2020 	strb.w	r2, [r3, #32]
      	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003d38:	4b24      	ldr	r3, [pc, #144]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	629a      	str	r2, [r3, #40]	@ 0x28
      	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003d3e:	4b23      	ldr	r3, [pc, #140]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	62da      	str	r2, [r3, #44]	@ 0x2c
      	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 8003d44:	4b21      	ldr	r3, [pc, #132]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d46:	2201      	movs	r2, #1
 8003d48:	631a      	str	r2, [r3, #48]	@ 0x30
      	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003d4a:	4b20      	ldr	r3, [pc, #128]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d4c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d50:	63da      	str	r2, [r3, #60]	@ 0x3c
      	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003d52:	4b1e      	ldr	r3, [pc, #120]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	641a      	str	r2, [r3, #64]	@ 0x40
      	hadc1.Init.OversamplingMode = DISABLE;
 8003d58:	4b1c      	ldr	r3, [pc, #112]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003d60:	481a      	ldr	r0, [pc, #104]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d62:	f001 fc59 	bl	8005618 <HAL_ADC_Init>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <MX_ADC1_Init+0x90>
      	{
	    	Error_Handler();
 8003d6c:	f000 fb92 	bl	8004494 <Error_Handler>
      	}
      	/** Configure the ADC multi-mode
*/
      	multimode.Mode = ADC_MODE_INDEPENDENT;
 8003d70:	2300      	movs	r3, #0
 8003d72:	627b      	str	r3, [r7, #36]	@ 0x24
      	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003d74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d78:	4619      	mov	r1, r3
 8003d7a:	4814      	ldr	r0, [pc, #80]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003d7c:	f003 fb22 	bl	80073c4 <HAL_ADCEx_MultiModeConfigChannel>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <MX_ADC1_Init+0xaa>
      	{
	    	Error_Handler();
 8003d86:	f000 fb85 	bl	8004494 <Error_Handler>
      	}
      	/** Configure Regular Channel
*/
      	sConfig.Channel = ADC_CHANNEL_16;
 8003d8a:	4b12      	ldr	r3, [pc, #72]	@ (8003dd4 <MX_ADC1_Init+0xf4>)
 8003d8c:	603b      	str	r3, [r7, #0]
      	sConfig.Rank = ADC_REGULAR_RANK_1;
 8003d8e:	2306      	movs	r3, #6
 8003d90:	607b      	str	r3, [r7, #4]
      	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003d92:	2301      	movs	r3, #1
 8003d94:	60bb      	str	r3, [r7, #8]
      	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003d96:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003d9a:	60fb      	str	r3, [r7, #12]
      	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003d9c:	2304      	movs	r3, #4
 8003d9e:	613b      	str	r3, [r7, #16]
      	sConfig.Offset = 0;
 8003da0:	2300      	movs	r3, #0
 8003da2:	617b      	str	r3, [r7, #20]
      	sConfig.OffsetSignedSaturation = DISABLE;
 8003da4:	2300      	movs	r3, #0
 8003da6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003daa:	463b      	mov	r3, r7
 8003dac:	4619      	mov	r1, r3
 8003dae:	4807      	ldr	r0, [pc, #28]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003db0:	f002 f9c6 	bl	8006140 <HAL_ADC_ConfigChannel>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <MX_ADC1_Init+0xde>
      	{
	    	Error_Handler();
 8003dba:	f000 fb6b 	bl	8004494 <Error_Handler>
      	}
      	/* USER CODE BEGIN ADC1_Init 2 */

      	HAL_ADC_MspInit(&hadc1);
 8003dbe:	4803      	ldr	r0, [pc, #12]	@ (8003dcc <MX_ADC1_Init+0xec>)
 8003dc0:	f000 fb88 	bl	80044d4 <HAL_ADC_MspInit>



      	/* USER CODE END ADC1_Init 2 */

}
 8003dc4:	bf00      	nop
 8003dc6:	3730      	adds	r7, #48	@ 0x30
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	24000384 	.word	0x24000384
 8003dd0:	40022000 	.word	0x40022000
 8003dd4:	43210000 	.word	0x43210000

08003dd8 <MX_DAC1_Init>:
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
*/
static void MX_DAC1_Init(void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b08a      	sub	sp, #40	@ 0x28
 8003ddc:	af00      	add	r7, sp, #0

      	/* USER CODE BEGIN DAC1_Init 0 */

      	/* USER CODE END DAC1_Init 0 */

      	DAC_ChannelConfTypeDef sConfig = {0};
 8003dde:	1d3b      	adds	r3, r7, #4
 8003de0:	2224      	movs	r2, #36	@ 0x24
 8003de2:	2100      	movs	r1, #0
 8003de4:	4618      	mov	r0, r3
 8003de6:	f00f facc 	bl	8013382 <memset>
      	/* USER CODE BEGIN DAC1_Init 1 */

      	/* USER CODE END DAC1_Init 1 */
      	/** DAC Initialization
*/
      	hdac1.Instance = DAC1;
 8003dea:	4b12      	ldr	r3, [pc, #72]	@ (8003e34 <MX_DAC1_Init+0x5c>)
 8003dec:	4a12      	ldr	r2, [pc, #72]	@ (8003e38 <MX_DAC1_Init+0x60>)
 8003dee:	601a      	str	r2, [r3, #0]
      	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003df0:	4810      	ldr	r0, [pc, #64]	@ (8003e34 <MX_DAC1_Init+0x5c>)
 8003df2:	f003 fcd8 	bl	80077a6 <HAL_DAC_Init>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d001      	beq.n	8003e00 <MX_DAC1_Init+0x28>
      	{
	    	Error_Handler();
 8003dfc:	f000 fb4a 	bl	8004494 <Error_Handler>
      	}
      	/** DAC channel OUT1 config
*/
      	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003e00:	2300      	movs	r3, #0
 8003e02:	607b      	str	r3, [r7, #4]
      	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003e04:	2300      	movs	r3, #0
 8003e06:	60bb      	str	r3, [r7, #8]
      	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	60fb      	str	r3, [r7, #12]
      	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	613b      	str	r3, [r7, #16]
      	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003e10:	2300      	movs	r3, #0
 8003e12:	617b      	str	r3, [r7, #20]
      	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003e14:	1d3b      	adds	r3, r7, #4
 8003e16:	2200      	movs	r2, #0
 8003e18:	4619      	mov	r1, r3
 8003e1a:	4806      	ldr	r0, [pc, #24]	@ (8003e34 <MX_DAC1_Init+0x5c>)
 8003e1c:	f003 fdc0 	bl	80079a0 <HAL_DAC_ConfigChannel>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <MX_DAC1_Init+0x52>
      	{
	    	Error_Handler();
 8003e26:	f000 fb35 	bl	8004494 <Error_Handler>
      	}
      	/* USER CODE BEGIN DAC1_Init 2 */

      	/* USER CODE END DAC1_Init 2 */

}
 8003e2a:	bf00      	nop
 8003e2c:	3728      	adds	r7, #40	@ 0x28
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	2400046c 	.word	0x2400046c
 8003e38:	40007400 	.word	0x40007400

08003e3c <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
*/
static void MX_SPI1_Init(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0

      	/* USER CODE BEGIN SPI1_Init 1 */

      	/* USER CODE END SPI1_Init 1 */
      	/* SPI1 parameter configuration*/
      	hspi1.Instance = SPI1;
 8003e40:	4b32      	ldr	r3, [pc, #200]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e42:	4a33      	ldr	r2, [pc, #204]	@ (8003f10 <MX_SPI1_Init+0xd4>)
 8003e44:	601a      	str	r2, [r3, #0]
      	hspi1.Init.Mode = SPI_MODE_MASTER;
 8003e46:	4b31      	ldr	r3, [pc, #196]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e48:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003e4c:	605a      	str	r2, [r3, #4]
      	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	609a      	str	r2, [r3, #8]
      	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e54:	4b2d      	ldr	r3, [pc, #180]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e56:	2207      	movs	r2, #7
 8003e58:	60da      	str	r2, [r3, #12]
      	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003e5a:	4b2c      	ldr	r3, [pc, #176]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e5c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003e60:	611a      	str	r2, [r3, #16]
      	hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003e62:	4b2a      	ldr	r3, [pc, #168]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e68:	615a      	str	r2, [r3, #20]
      	hspi1.Init.NSS = SPI_NSS_SOFT;
 8003e6a:	4b28      	ldr	r3, [pc, #160]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e6c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003e70:	619a      	str	r2, [r3, #24]
      	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e72:	4b26      	ldr	r3, [pc, #152]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	61da      	str	r2, [r3, #28]
      	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e78:	4b24      	ldr	r3, [pc, #144]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	621a      	str	r2, [r3, #32]
      	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e7e:	4b23      	ldr	r3, [pc, #140]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	625a      	str	r2, [r3, #36]	@ 0x24
      	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e84:	4b21      	ldr	r3, [pc, #132]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	629a      	str	r2, [r3, #40]	@ 0x28
      	hspi1.Init.CRCPolynomial = 0x0;
 8003e8a:	4b20      	ldr	r3, [pc, #128]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	62da      	str	r2, [r3, #44]	@ 0x2c
      	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003e90:	4b1e      	ldr	r3, [pc, #120]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e92:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003e96:	635a      	str	r2, [r3, #52]	@ 0x34
      	hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003e98:	4b1c      	ldr	r3, [pc, #112]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	639a      	str	r2, [r3, #56]	@ 0x38
      	hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003e9e:	4b1b      	ldr	r3, [pc, #108]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	63da      	str	r2, [r3, #60]	@ 0x3c
      	hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003ea4:	4b19      	ldr	r3, [pc, #100]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	641a      	str	r2, [r3, #64]	@ 0x40
      	hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003eaa:	4b18      	ldr	r3, [pc, #96]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	645a      	str	r2, [r3, #68]	@ 0x44
      	hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003eb0:	4b16      	ldr	r3, [pc, #88]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	649a      	str	r2, [r3, #72]	@ 0x48
      	hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003eb6:	4b15      	ldr	r3, [pc, #84]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	64da      	str	r2, [r3, #76]	@ 0x4c
      	hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003ebc:	4b13      	ldr	r3, [pc, #76]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	651a      	str	r2, [r3, #80]	@ 0x50
      	hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003ec2:	4b12      	ldr	r3, [pc, #72]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	655a      	str	r2, [r3, #84]	@ 0x54
      	hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003ec8:	4b10      	ldr	r3, [pc, #64]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	659a      	str	r2, [r3, #88]	@ 0x58
      	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003ece:	480f      	ldr	r0, [pc, #60]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003ed0:	f009 ffbc 	bl	800de4c <HAL_SPI_Init>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <MX_SPI1_Init+0xa2>
      	{
	    	Error_Handler();
 8003eda:	f000 fadb 	bl	8004494 <Error_Handler>
      	}
      	/* USER CODE BEGIN SPI1_Init 2 */

      	if(pullstart >= 1)
 8003ede:	4b0d      	ldr	r3, [pc, #52]	@ (8003f14 <MX_SPI1_Init+0xd8>)
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d004      	beq.n	8003ef0 <MX_SPI1_Init+0xb4>
      	{
      		hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 8003ee6:	4b09      	ldr	r3, [pc, #36]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003ee8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003eec:	655a      	str	r2, [r3, #84]	@ 0x54
 8003eee:	e002      	b.n	8003ef6 <MX_SPI1_Init+0xba>
      	} else {
      		hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003ef0:	4b06      	ldr	r3, [pc, #24]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	655a      	str	r2, [r3, #84]	@ 0x54
      	}
      	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003ef6:	4805      	ldr	r0, [pc, #20]	@ (8003f0c <MX_SPI1_Init+0xd0>)
 8003ef8:	f009 ffa8 	bl	800de4c <HAL_SPI_Init>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <MX_SPI1_Init+0xca>
      	{
	    	Error_Handler();
 8003f02:	f000 fac7 	bl	8004494 <Error_Handler>
      	}


      	/* USER CODE END SPI1_Init 2 */

}
 8003f06:	bf00      	nop
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	24000480 	.word	0x24000480
 8003f10:	40013000 	.word	0x40013000
 8003f14:	24029efc 	.word	0x24029efc

08003f18 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
*/
static void MX_SPI2_Init(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0

      	/* USER CODE BEGIN SPI2_Init 1 */

      	/* USER CODE END SPI2_Init 1 */
      	/* SPI2 parameter configuration*/
      	hspi2.Instance = SPI2;
 8003f1c:	4b28      	ldr	r3, [pc, #160]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f1e:	4a29      	ldr	r2, [pc, #164]	@ (8003fc4 <MX_SPI2_Init+0xac>)
 8003f20:	601a      	str	r2, [r3, #0]
      	hspi2.Init.Mode = SPI_MODE_MASTER;
 8003f22:	4b27      	ldr	r3, [pc, #156]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f24:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003f28:	605a      	str	r2, [r3, #4]
      	hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8003f2a:	4b25      	ldr	r3, [pc, #148]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f2c:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8003f30:	609a      	str	r2, [r3, #8]
      	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f32:	4b23      	ldr	r3, [pc, #140]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f34:	2207      	movs	r2, #7
 8003f36:	60da      	str	r2, [r3, #12]
      	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f38:	4b21      	ldr	r3, [pc, #132]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	611a      	str	r2, [r3, #16]
      	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f3e:	4b20      	ldr	r3, [pc, #128]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	615a      	str	r2, [r3, #20]
      	hspi2.Init.NSS = SPI_NSS_SOFT;
 8003f44:	4b1e      	ldr	r3, [pc, #120]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f46:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003f4a:	619a      	str	r2, [r3, #24]
      	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f4e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003f52:	61da      	str	r2, [r3, #28]
      	hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8003f54:	4b1a      	ldr	r3, [pc, #104]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f56:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003f5a:	621a      	str	r2, [r3, #32]
      	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f5c:	4b18      	ldr	r3, [pc, #96]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	625a      	str	r2, [r3, #36]	@ 0x24
      	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f62:	4b17      	ldr	r3, [pc, #92]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f64:	2200      	movs	r2, #0
 8003f66:	629a      	str	r2, [r3, #40]	@ 0x28
      	hspi2.Init.CRCPolynomial = 0x0;
 8003f68:	4b15      	ldr	r3, [pc, #84]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	62da      	str	r2, [r3, #44]	@ 0x2c
      	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003f6e:	4b14      	ldr	r3, [pc, #80]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f70:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003f74:	635a      	str	r2, [r3, #52]	@ 0x34
      	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003f76:	4b12      	ldr	r3, [pc, #72]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	639a      	str	r2, [r3, #56]	@ 0x38
      	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003f7c:	4b10      	ldr	r3, [pc, #64]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	63da      	str	r2, [r3, #60]	@ 0x3c
      	hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003f82:	4b0f      	ldr	r3, [pc, #60]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	641a      	str	r2, [r3, #64]	@ 0x40
      	hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003f88:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	645a      	str	r2, [r3, #68]	@ 0x44
      	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	649a      	str	r2, [r3, #72]	@ 0x48
      	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003f94:	4b0a      	ldr	r3, [pc, #40]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	64da      	str	r2, [r3, #76]	@ 0x4c
      	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003f9a:	4b09      	ldr	r3, [pc, #36]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	651a      	str	r2, [r3, #80]	@ 0x50
      	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003fa0:	4b07      	ldr	r3, [pc, #28]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	655a      	str	r2, [r3, #84]	@ 0x54
      	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003fa6:	4b06      	ldr	r3, [pc, #24]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	659a      	str	r2, [r3, #88]	@ 0x58
      	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003fac:	4804      	ldr	r0, [pc, #16]	@ (8003fc0 <MX_SPI2_Init+0xa8>)
 8003fae:	f009 ff4d 	bl	800de4c <HAL_SPI_Init>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <MX_SPI2_Init+0xa4>
      	{
	    	Error_Handler();
 8003fb8:	f000 fa6c 	bl	8004494 <Error_Handler>
      	}
      	/* USER CODE BEGIN SPI2_Init 2 */

      	/* USER CODE END SPI2_Init 2 */

}
 8003fbc:	bf00      	nop
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	24000508 	.word	0x24000508
 8003fc4:	40003800 	.word	0x40003800

08003fc8 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
*/
static void MX_TIM3_Init(void)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b088      	sub	sp, #32
 8003fcc:	af00      	add	r7, sp, #0

      	/* USER CODE BEGIN TIM3_Init 0 */

      	/* USER CODE END TIM3_Init 0 */

      	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003fce:	f107 0310 	add.w	r3, r7, #16
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	601a      	str	r2, [r3, #0]
 8003fd6:	605a      	str	r2, [r3, #4]
 8003fd8:	609a      	str	r2, [r3, #8]
 8003fda:	60da      	str	r2, [r3, #12]
      	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fdc:	1d3b      	adds	r3, r7, #4
 8003fde:	2200      	movs	r2, #0
 8003fe0:	601a      	str	r2, [r3, #0]
 8003fe2:	605a      	str	r2, [r3, #4]
 8003fe4:	609a      	str	r2, [r3, #8]

      	/* USER CODE BEGIN TIM3_Init 1 */

      	/* USER CODE END TIM3_Init 1 */
      	htim3.Instance = TIM3;
 8003fe6:	4b1d      	ldr	r3, [pc, #116]	@ (800405c <MX_TIM3_Init+0x94>)
 8003fe8:	4a1d      	ldr	r2, [pc, #116]	@ (8004060 <MX_TIM3_Init+0x98>)
 8003fea:	601a      	str	r2, [r3, #0]
      	htim3.Init.Prescaler = 1-1;
 8003fec:	4b1b      	ldr	r3, [pc, #108]	@ (800405c <MX_TIM3_Init+0x94>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	605a      	str	r2, [r3, #4]
      	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ff2:	4b1a      	ldr	r3, [pc, #104]	@ (800405c <MX_TIM3_Init+0x94>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	609a      	str	r2, [r3, #8]
      	htim3.Init.Period = 65535;
 8003ff8:	4b18      	ldr	r3, [pc, #96]	@ (800405c <MX_TIM3_Init+0x94>)
 8003ffa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003ffe:	60da      	str	r2, [r3, #12]
      	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004000:	4b16      	ldr	r3, [pc, #88]	@ (800405c <MX_TIM3_Init+0x94>)
 8004002:	2200      	movs	r2, #0
 8004004:	611a      	str	r2, [r3, #16]
      	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004006:	4b15      	ldr	r3, [pc, #84]	@ (800405c <MX_TIM3_Init+0x94>)
 8004008:	2200      	movs	r2, #0
 800400a:	619a      	str	r2, [r3, #24]
      	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800400c:	4813      	ldr	r0, [pc, #76]	@ (800405c <MX_TIM3_Init+0x94>)
 800400e:	f00a ffdc 	bl	800efca <HAL_TIM_Base_Init>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <MX_TIM3_Init+0x54>
      	{
	    	Error_Handler();
 8004018:	f000 fa3c 	bl	8004494 <Error_Handler>
      	}
      	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800401c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004020:	613b      	str	r3, [r7, #16]
      	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004022:	f107 0310 	add.w	r3, r7, #16
 8004026:	4619      	mov	r1, r3
 8004028:	480c      	ldr	r0, [pc, #48]	@ (800405c <MX_TIM3_Init+0x94>)
 800402a:	f00b f9cb 	bl	800f3c4 <HAL_TIM_ConfigClockSource>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <MX_TIM3_Init+0x70>
      	{
	    	Error_Handler();
 8004034:	f000 fa2e 	bl	8004494 <Error_Handler>
      	}
      	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004038:	2300      	movs	r3, #0
 800403a:	607b      	str	r3, [r7, #4]
      	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800403c:	2300      	movs	r3, #0
 800403e:	60fb      	str	r3, [r7, #12]
      	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004040:	1d3b      	adds	r3, r7, #4
 8004042:	4619      	mov	r1, r3
 8004044:	4805      	ldr	r0, [pc, #20]	@ (800405c <MX_TIM3_Init+0x94>)
 8004046:	f00b fc21 	bl	800f88c <HAL_TIMEx_MasterConfigSynchronization>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <MX_TIM3_Init+0x8c>
      	{
	    	Error_Handler();
 8004050:	f000 fa20 	bl	8004494 <Error_Handler>
      	}
      	/* USER CODE BEGIN TIM3_Init 2 */

      	/* USER CODE END TIM3_Init 2 */

}
 8004054:	bf00      	nop
 8004056:	3720      	adds	r7, #32
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	24000590 	.word	0x24000590
 8004060:	40000400 	.word	0x40000400

08004064 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
*/
static void MX_TIM6_Init(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0

      	/* USER CODE BEGIN TIM6_Init 0 */

      	/* USER CODE END TIM6_Init 0 */

      	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800406a:	1d3b      	adds	r3, r7, #4
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	605a      	str	r2, [r3, #4]
 8004072:	609a      	str	r2, [r3, #8]

      	/* USER CODE BEGIN TIM6_Init 1 */

      	/* USER CODE END TIM6_Init 1 */
      	htim6.Instance = TIM6;
 8004074:	4b14      	ldr	r3, [pc, #80]	@ (80040c8 <MX_TIM6_Init+0x64>)
 8004076:	4a15      	ldr	r2, [pc, #84]	@ (80040cc <MX_TIM6_Init+0x68>)
 8004078:	601a      	str	r2, [r3, #0]
      	htim6.Init.Prescaler = 400;
 800407a:	4b13      	ldr	r3, [pc, #76]	@ (80040c8 <MX_TIM6_Init+0x64>)
 800407c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004080:	605a      	str	r2, [r3, #4]
      	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004082:	4b11      	ldr	r3, [pc, #68]	@ (80040c8 <MX_TIM6_Init+0x64>)
 8004084:	2200      	movs	r2, #0
 8004086:	609a      	str	r2, [r3, #8]
      	htim6.Init.Period = 100;
 8004088:	4b0f      	ldr	r3, [pc, #60]	@ (80040c8 <MX_TIM6_Init+0x64>)
 800408a:	2264      	movs	r2, #100	@ 0x64
 800408c:	60da      	str	r2, [r3, #12]
      	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800408e:	4b0e      	ldr	r3, [pc, #56]	@ (80040c8 <MX_TIM6_Init+0x64>)
 8004090:	2200      	movs	r2, #0
 8004092:	619a      	str	r2, [r3, #24]
      	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004094:	480c      	ldr	r0, [pc, #48]	@ (80040c8 <MX_TIM6_Init+0x64>)
 8004096:	f00a ff98 	bl	800efca <HAL_TIM_Base_Init>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d001      	beq.n	80040a4 <MX_TIM6_Init+0x40>
      	{
	    	Error_Handler();
 80040a0:	f000 f9f8 	bl	8004494 <Error_Handler>
      	}
      	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040a4:	2300      	movs	r3, #0
 80040a6:	607b      	str	r3, [r7, #4]
      	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040a8:	2300      	movs	r3, #0
 80040aa:	60fb      	str	r3, [r7, #12]
      	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80040ac:	1d3b      	adds	r3, r7, #4
 80040ae:	4619      	mov	r1, r3
 80040b0:	4805      	ldr	r0, [pc, #20]	@ (80040c8 <MX_TIM6_Init+0x64>)
 80040b2:	f00b fbeb 	bl	800f88c <HAL_TIMEx_MasterConfigSynchronization>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d001      	beq.n	80040c0 <MX_TIM6_Init+0x5c>
      	{
	    	Error_Handler();
 80040bc:	f000 f9ea 	bl	8004494 <Error_Handler>
      	}
      	/* USER CODE BEGIN TIM6_Init 2 */

      	/* USER CODE END TIM6_Init 2 */

}
 80040c0:	bf00      	nop
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	240005dc 	.word	0x240005dc
 80040cc:	40001000 	.word	0x40001000

080040d0 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
*/
static void MX_USART1_UART_Init(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
      	/* USER CODE END USART1_Init 0 */

      	/* USER CODE BEGIN USART1_Init 1 */

      	/* USER CODE END USART1_Init 1 */
      	huart1.Instance = USART1;
 80040d4:	4b22      	ldr	r3, [pc, #136]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 80040d6:	4a23      	ldr	r2, [pc, #140]	@ (8004164 <MX_USART1_UART_Init+0x94>)
 80040d8:	601a      	str	r2, [r3, #0]
      	huart1.Init.BaudRate = 115200;
 80040da:	4b21      	ldr	r3, [pc, #132]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 80040dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80040e0:	605a      	str	r2, [r3, #4]
      	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80040e2:	4b1f      	ldr	r3, [pc, #124]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	609a      	str	r2, [r3, #8]
      	huart1.Init.StopBits = UART_STOPBITS_1;
 80040e8:	4b1d      	ldr	r3, [pc, #116]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	60da      	str	r2, [r3, #12]
      	huart1.Init.Parity = UART_PARITY_NONE;
 80040ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	611a      	str	r2, [r3, #16]
      	huart1.Init.Mode = UART_MODE_TX_RX;
 80040f4:	4b1a      	ldr	r3, [pc, #104]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 80040f6:	220c      	movs	r2, #12
 80040f8:	615a      	str	r2, [r3, #20]
      	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040fa:	4b19      	ldr	r3, [pc, #100]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	619a      	str	r2, [r3, #24]
      	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004100:	4b17      	ldr	r3, [pc, #92]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 8004102:	2200      	movs	r2, #0
 8004104:	61da      	str	r2, [r3, #28]
      	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004106:	4b16      	ldr	r3, [pc, #88]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 8004108:	2200      	movs	r2, #0
 800410a:	621a      	str	r2, [r3, #32]
      	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800410c:	4b14      	ldr	r3, [pc, #80]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 800410e:	2200      	movs	r2, #0
 8004110:	625a      	str	r2, [r3, #36]	@ 0x24
      	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004112:	4b13      	ldr	r3, [pc, #76]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 8004114:	2200      	movs	r2, #0
 8004116:	629a      	str	r2, [r3, #40]	@ 0x28
      	if (HAL_UART_Init(&huart1) != HAL_OK)
 8004118:	4811      	ldr	r0, [pc, #68]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 800411a:	f00b fc71 	bl	800fa00 <HAL_UART_Init>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d001      	beq.n	8004128 <MX_USART1_UART_Init+0x58>
      	{
	    	Error_Handler();
 8004124:	f000 f9b6 	bl	8004494 <Error_Handler>
      	}
      	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004128:	2100      	movs	r1, #0
 800412a:	480d      	ldr	r0, [pc, #52]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 800412c:	f00e f809 	bl	8012142 <HAL_UARTEx_SetTxFifoThreshold>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d001      	beq.n	800413a <MX_USART1_UART_Init+0x6a>
      	{
	    	Error_Handler();
 8004136:	f000 f9ad 	bl	8004494 <Error_Handler>
      	}
      	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800413a:	2100      	movs	r1, #0
 800413c:	4808      	ldr	r0, [pc, #32]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 800413e:	f00e f83e 	bl	80121be <HAL_UARTEx_SetRxFifoThreshold>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <MX_USART1_UART_Init+0x7c>
      	{
	    	Error_Handler();
 8004148:	f000 f9a4 	bl	8004494 <Error_Handler>
      	}
      	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800414c:	4804      	ldr	r0, [pc, #16]	@ (8004160 <MX_USART1_UART_Init+0x90>)
 800414e:	f00d ffbf 	bl	80120d0 <HAL_UARTEx_DisableFifoMode>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <MX_USART1_UART_Init+0x8c>
      	{
	    	Error_Handler();
 8004158:	f000 f99c 	bl	8004494 <Error_Handler>
      	}
      	/* USER CODE BEGIN USART1_Init 2 */

      	/* USER CODE END USART1_Init 2 */

}
 800415c:	bf00      	nop
 800415e:	bd80      	pop	{r7, pc}
 8004160:	24000628 	.word	0x24000628
 8004164:	40011000 	.word	0x40011000

08004168 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
*/
static void MX_DMA_Init(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0

      	/* DMA controller clock enable */
      	__HAL_RCC_DMA1_CLK_ENABLE();
 800416e:	4b0d      	ldr	r3, [pc, #52]	@ (80041a4 <MX_DMA_Init+0x3c>)
 8004170:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004174:	4a0b      	ldr	r2, [pc, #44]	@ (80041a4 <MX_DMA_Init+0x3c>)
 8004176:	f043 0301 	orr.w	r3, r3, #1
 800417a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800417e:	4b09      	ldr	r3, [pc, #36]	@ (80041a4 <MX_DMA_Init+0x3c>)
 8004180:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004184:	f003 0301 	and.w	r3, r3, #1
 8004188:	607b      	str	r3, [r7, #4]
 800418a:	687b      	ldr	r3, [r7, #4]

      	/* DMA interrupt init */
      	/* DMA1_Stream0_IRQn interrupt configuration */
      	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800418c:	2200      	movs	r2, #0
 800418e:	2100      	movs	r1, #0
 8004190:	200b      	movs	r0, #11
 8004192:	f003 fad4 	bl	800773e <HAL_NVIC_SetPriority>
      	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004196:	200b      	movs	r0, #11
 8004198:	f003 faeb 	bl	8007772 <HAL_NVIC_EnableIRQ>

}
 800419c:	bf00      	nop
 800419e:	3708      	adds	r7, #8
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	58024400 	.word	0x58024400

080041a8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
*/
static void MX_GPIO_Init(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b08c      	sub	sp, #48	@ 0x30
 80041ac:	af00      	add	r7, sp, #0
      	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041ae:	f107 031c 	add.w	r3, r7, #28
 80041b2:	2200      	movs	r2, #0
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	605a      	str	r2, [r3, #4]
 80041b8:	609a      	str	r2, [r3, #8]
 80041ba:	60da      	str	r2, [r3, #12]
 80041bc:	611a      	str	r2, [r3, #16]

      	/* GPIO Ports Clock Enable */
      	__HAL_RCC_GPIOE_CLK_ENABLE();
 80041be:	4b6e      	ldr	r3, [pc, #440]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 80041c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041c4:	4a6c      	ldr	r2, [pc, #432]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 80041c6:	f043 0310 	orr.w	r3, r3, #16
 80041ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041ce:	4b6a      	ldr	r3, [pc, #424]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 80041d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041d4:	f003 0310 	and.w	r3, r3, #16
 80041d8:	61bb      	str	r3, [r7, #24]
 80041da:	69bb      	ldr	r3, [r7, #24]
      	__HAL_RCC_GPIOH_CLK_ENABLE();
 80041dc:	4b66      	ldr	r3, [pc, #408]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 80041de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041e2:	4a65      	ldr	r2, [pc, #404]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 80041e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041ec:	4b62      	ldr	r3, [pc, #392]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 80041ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041f6:	617b      	str	r3, [r7, #20]
 80041f8:	697b      	ldr	r3, [r7, #20]
      	__HAL_RCC_GPIOC_CLK_ENABLE();
 80041fa:	4b5f      	ldr	r3, [pc, #380]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 80041fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004200:	4a5d      	ldr	r2, [pc, #372]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 8004202:	f043 0304 	orr.w	r3, r3, #4
 8004206:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800420a:	4b5b      	ldr	r3, [pc, #364]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 800420c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004210:	f003 0304 	and.w	r3, r3, #4
 8004214:	613b      	str	r3, [r7, #16]
 8004216:	693b      	ldr	r3, [r7, #16]
      	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004218:	4b57      	ldr	r3, [pc, #348]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 800421a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800421e:	4a56      	ldr	r2, [pc, #344]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 8004220:	f043 0301 	orr.w	r3, r3, #1
 8004224:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004228:	4b53      	ldr	r3, [pc, #332]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 800422a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	60fb      	str	r3, [r7, #12]
 8004234:	68fb      	ldr	r3, [r7, #12]
      	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004236:	4b50      	ldr	r3, [pc, #320]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 8004238:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800423c:	4a4e      	ldr	r2, [pc, #312]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 800423e:	f043 0302 	orr.w	r3, r3, #2
 8004242:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004246:	4b4c      	ldr	r3, [pc, #304]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 8004248:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800424c:	f003 0302 	and.w	r3, r3, #2
 8004250:	60bb      	str	r3, [r7, #8]
 8004252:	68bb      	ldr	r3, [r7, #8]
      	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004254:	4b48      	ldr	r3, [pc, #288]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 8004256:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800425a:	4a47      	ldr	r2, [pc, #284]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 800425c:	f043 0308 	orr.w	r3, r3, #8
 8004260:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004264:	4b44      	ldr	r3, [pc, #272]	@ (8004378 <MX_GPIO_Init+0x1d0>)
 8004266:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800426a:	f003 0308 	and.w	r3, r3, #8
 800426e:	607b      	str	r3, [r7, #4]
 8004270:	687b      	ldr	r3, [r7, #4]

      	/*Configure GPIO pin Output Level */
      	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8004272:	2200      	movs	r2, #0
 8004274:	210c      	movs	r1, #12
 8004276:	4841      	ldr	r0, [pc, #260]	@ (800437c <MX_GPIO_Init+0x1d4>)
 8004278:	f006 fdc6 	bl	800ae08 <HAL_GPIO_WritePin>

      	/*Configure GPIO pin Output Level */
      	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 800427c:	2200      	movs	r2, #0
 800427e:	2111      	movs	r1, #17
 8004280:	483f      	ldr	r0, [pc, #252]	@ (8004380 <MX_GPIO_Init+0x1d8>)
 8004282:	f006 fdc1 	bl	800ae08 <HAL_GPIO_WritePin>

      	/*Configure GPIO pin Output Level */
      	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_8, GPIO_PIN_RESET);
 8004286:	2200      	movs	r2, #0
 8004288:	f44f 7184 	mov.w	r1, #264	@ 0x108
 800428c:	483d      	ldr	r0, [pc, #244]	@ (8004384 <MX_GPIO_Init+0x1dc>)
 800428e:	f006 fdbb 	bl	800ae08 <HAL_GPIO_WritePin>

      	/*Configure GPIO pin Output Level */
      	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8004292:	2200      	movs	r2, #0
 8004294:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8004298:	483b      	ldr	r0, [pc, #236]	@ (8004388 <MX_GPIO_Init+0x1e0>)
 800429a:	f006 fdb5 	bl	800ae08 <HAL_GPIO_WritePin>

      	/*Configure GPIO pin Output Level */
      	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_RESET);
 800429e:	2200      	movs	r2, #0
 80042a0:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80042a4:	4839      	ldr	r0, [pc, #228]	@ (800438c <MX_GPIO_Init+0x1e4>)
 80042a6:	f006 fdaf 	bl	800ae08 <HAL_GPIO_WritePin>

      	/*Configure GPIO pins : PE2 PE3 */
      	GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80042aa:	230c      	movs	r3, #12
 80042ac:	61fb      	str	r3, [r7, #28]
      	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042ae:	2301      	movs	r3, #1
 80042b0:	623b      	str	r3, [r7, #32]
      	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042b2:	2300      	movs	r3, #0
 80042b4:	627b      	str	r3, [r7, #36]	@ 0x24
      	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042b6:	2300      	movs	r3, #0
 80042b8:	62bb      	str	r3, [r7, #40]	@ 0x28
      	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80042ba:	f107 031c 	add.w	r3, r7, #28
 80042be:	4619      	mov	r1, r3
 80042c0:	482e      	ldr	r0, [pc, #184]	@ (800437c <MX_GPIO_Init+0x1d4>)
 80042c2:	f006 fadf 	bl	800a884 <HAL_GPIO_Init>

      	/*Configure GPIO pins : PC0 PC4 */
      	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 80042c6:	2311      	movs	r3, #17
 80042c8:	61fb      	str	r3, [r7, #28]
      	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042ca:	2301      	movs	r3, #1
 80042cc:	623b      	str	r3, [r7, #32]
      	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ce:	2300      	movs	r3, #0
 80042d0:	627b      	str	r3, [r7, #36]	@ 0x24
      	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042d2:	2300      	movs	r3, #0
 80042d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042d6:	f107 031c 	add.w	r3, r7, #28
 80042da:	4619      	mov	r1, r3
 80042dc:	4828      	ldr	r0, [pc, #160]	@ (8004380 <MX_GPIO_Init+0x1d8>)
 80042de:	f006 fad1 	bl	800a884 <HAL_GPIO_Init>

      	/*Configure GPIO pins : PA3 PA8 */
      	GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8;
 80042e2:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80042e6:	61fb      	str	r3, [r7, #28]
      	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042e8:	2301      	movs	r3, #1
 80042ea:	623b      	str	r3, [r7, #32]
      	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ec:	2300      	movs	r3, #0
 80042ee:	627b      	str	r3, [r7, #36]	@ 0x24
      	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042f0:	2300      	movs	r3, #0
 80042f2:	62bb      	str	r3, [r7, #40]	@ 0x28
      	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042f4:	f107 031c 	add.w	r3, r7, #28
 80042f8:	4619      	mov	r1, r3
 80042fa:	4822      	ldr	r0, [pc, #136]	@ (8004384 <MX_GPIO_Init+0x1dc>)
 80042fc:	f006 fac2 	bl	800a884 <HAL_GPIO_Init>

      	/*Configure GPIO pins : PB12 PB13 */
      	GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8004300:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8004304:	61fb      	str	r3, [r7, #28]
      	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004306:	2301      	movs	r3, #1
 8004308:	623b      	str	r3, [r7, #32]
      	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800430a:	2300      	movs	r3, #0
 800430c:	627b      	str	r3, [r7, #36]	@ 0x24
      	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800430e:	2300      	movs	r3, #0
 8004310:	62bb      	str	r3, [r7, #40]	@ 0x28
      	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004312:	f107 031c 	add.w	r3, r7, #28
 8004316:	4619      	mov	r1, r3
 8004318:	481b      	ldr	r0, [pc, #108]	@ (8004388 <MX_GPIO_Init+0x1e0>)
 800431a:	f006 fab3 	bl	800a884 <HAL_GPIO_Init>

      	/*Configure GPIO pins : PD8 PD1 PD5 */
      	GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_5;
 800431e:	f44f 7391 	mov.w	r3, #290	@ 0x122
 8004322:	61fb      	str	r3, [r7, #28]
      	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004324:	2301      	movs	r3, #1
 8004326:	623b      	str	r3, [r7, #32]
      	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004328:	2300      	movs	r3, #0
 800432a:	627b      	str	r3, [r7, #36]	@ 0x24
      	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800432c:	2300      	movs	r3, #0
 800432e:	62bb      	str	r3, [r7, #40]	@ 0x28
      	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004330:	f107 031c 	add.w	r3, r7, #28
 8004334:	4619      	mov	r1, r3
 8004336:	4815      	ldr	r0, [pc, #84]	@ (800438c <MX_GPIO_Init+0x1e4>)
 8004338:	f006 faa4 	bl	800a884 <HAL_GPIO_Init>

      	/*Configure GPIO pins : PD15 PD6 PD7 */
      	GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_6|GPIO_PIN_7;
 800433c:	f248 03c0 	movw	r3, #32960	@ 0x80c0
 8004340:	61fb      	str	r3, [r7, #28]
      	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004342:	2300      	movs	r3, #0
 8004344:	623b      	str	r3, [r7, #32]
      	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004346:	2300      	movs	r3, #0
 8004348:	627b      	str	r3, [r7, #36]	@ 0x24
      	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800434a:	f107 031c 	add.w	r3, r7, #28
 800434e:	4619      	mov	r1, r3
 8004350:	480e      	ldr	r0, [pc, #56]	@ (800438c <MX_GPIO_Init+0x1e4>)
 8004352:	f006 fa97 	bl	800a884 <HAL_GPIO_Init>

      	/*Configure GPIO pin : PA9 */
      	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004356:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800435a:	61fb      	str	r3, [r7, #28]
      	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800435c:	2300      	movs	r3, #0
 800435e:	623b      	str	r3, [r7, #32]
      	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004360:	2300      	movs	r3, #0
 8004362:	627b      	str	r3, [r7, #36]	@ 0x24
      	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004364:	f107 031c 	add.w	r3, r7, #28
 8004368:	4619      	mov	r1, r3
 800436a:	4806      	ldr	r0, [pc, #24]	@ (8004384 <MX_GPIO_Init+0x1dc>)
 800436c:	f006 fa8a 	bl	800a884 <HAL_GPIO_Init>

}
 8004370:	bf00      	nop
 8004372:	3730      	adds	r7, #48	@ 0x30
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	58024400 	.word	0x58024400
 800437c:	58021000 	.word	0x58021000
 8004380:	58020800 	.word	0x58020800
 8004384:	58020000 	.word	0x58020000
 8004388:	58020400 	.word	0x58020400
 800438c:	58020c00 	.word	0x58020c00

08004390 <SPECIAL_MX_GPIO_Init>:

/* USER CODE BEGIN 4 */
void SPECIAL_MX_GPIO_Init(uint8_t id)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b088      	sub	sp, #32
 8004394:	af00      	add	r7, sp, #0
 8004396:	4603      	mov	r3, r0
 8004398:	71fb      	strb	r3, [r7, #7]
      	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800439a:	f107 030c 	add.w	r3, r7, #12
 800439e:	2200      	movs	r2, #0
 80043a0:	601a      	str	r2, [r3, #0]
 80043a2:	605a      	str	r2, [r3, #4]
 80043a4:	609a      	str	r2, [r3, #8]
 80043a6:	60da      	str	r2, [r3, #12]
 80043a8:	611a      	str	r2, [r3, #16]

      	if(id==1)
 80043aa:	79fb      	ldrb	r3, [r7, #7]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d109      	bne.n	80043c4 <SPECIAL_MX_GPIO_Init+0x34>
      	{
      		/*Configure GPIO pin Output Level */
      		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_6
 80043b0:	2200      	movs	r2, #0
 80043b2:	f240 1151 	movw	r1, #337	@ 0x151
 80043b6:	4814      	ldr	r0, [pc, #80]	@ (8004408 <SPECIAL_MX_GPIO_Init+0x78>)
 80043b8:	f006 fd26 	bl	800ae08 <HAL_GPIO_WritePin>
      				|GPIO_PIN_8, GPIO_PIN_RESET);

      		/*Configure GPIO pins : PC0 PC4 PC6 PC7
		  PC8 PC9 */
      		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_6
 80043bc:	f240 1351 	movw	r3, #337	@ 0x151
 80043c0:	60fb      	str	r3, [r7, #12]
 80043c2:	e00f      	b.n	80043e4 <SPECIAL_MX_GPIO_Init+0x54>
			|GPIO_PIN_8;
      	} else if(id == 2){
 80043c4:	79fb      	ldrb	r3, [r7, #7]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d109      	bne.n	80043de <SPECIAL_MX_GPIO_Init+0x4e>
      		/*Configure GPIO pin Output Level */
      		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_7
 80043ca:	2200      	movs	r2, #0
 80043cc:	f240 2191 	movw	r1, #657	@ 0x291
 80043d0:	480d      	ldr	r0, [pc, #52]	@ (8004408 <SPECIAL_MX_GPIO_Init+0x78>)
 80043d2:	f006 fd19 	bl	800ae08 <HAL_GPIO_WritePin>
				|GPIO_PIN_9, GPIO_PIN_RESET);

      		/*Configure GPIO pins : PC0 PC4 PC6 PC7
		  PC8 PC9 */
      		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_7
 80043d6:	f240 2391 	movw	r3, #657	@ 0x291
 80043da:	60fb      	str	r3, [r7, #12]
 80043dc:	e002      	b.n	80043e4 <SPECIAL_MX_GPIO_Init+0x54>
			|GPIO_PIN_9;

      	} else if( id == 0){
 80043de:	79fb      	ldrb	r3, [r7, #7]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d00c      	beq.n	80043fe <SPECIAL_MX_GPIO_Init+0x6e>
      		return;
      	}


      	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043e4:	2301      	movs	r3, #1
 80043e6:	613b      	str	r3, [r7, #16]
      	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e8:	2300      	movs	r3, #0
 80043ea:	617b      	str	r3, [r7, #20]
      	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043ec:	2300      	movs	r3, #0
 80043ee:	61bb      	str	r3, [r7, #24]
      	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043f0:	f107 030c 	add.w	r3, r7, #12
 80043f4:	4619      	mov	r1, r3
 80043f6:	4804      	ldr	r0, [pc, #16]	@ (8004408 <SPECIAL_MX_GPIO_Init+0x78>)
 80043f8:	f006 fa44 	bl	800a884 <HAL_GPIO_Init>
 80043fc:	e000      	b.n	8004400 <SPECIAL_MX_GPIO_Init+0x70>
      		return;
 80043fe:	bf00      	nop

}
 8004400:	3720      	adds	r7, #32
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	58020800 	.word	0x58020800

0800440c <HAL_UART_RxCpltCallback>:




//Interrupt callback routine
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
	uint8_t i;

	// ST7789_WriteString1(3, 150, "0X68 ON", Font_16x26, YELLOW, BLUE); not working to slow
	if (huart->Instance == USART1) //current UART
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a18      	ldr	r2, [pc, #96]	@ (800447c <HAL_UART_RxCpltCallback+0x70>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d129      	bne.n	8004472 <HAL_UART_RxCpltCallback+0x66>
	{
		if (Rx_indx == 0) {
 800441e:	4b18      	ldr	r3, [pc, #96]	@ (8004480 <HAL_UART_RxCpltCallback+0x74>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10c      	bne.n	8004440 <HAL_UART_RxCpltCallback+0x34>
			for (i = 0; i < MAXSIZE - 1; i++)
 8004426:	2300      	movs	r3, #0
 8004428:	73fb      	strb	r3, [r7, #15]
 800442a:	e006      	b.n	800443a <HAL_UART_RxCpltCallback+0x2e>
				Rx_Buffer[i] = 0;
 800442c:	7bfb      	ldrb	r3, [r7, #15]
 800442e:	4a15      	ldr	r2, [pc, #84]	@ (8004484 <HAL_UART_RxCpltCallback+0x78>)
 8004430:	2100      	movs	r1, #0
 8004432:	54d1      	strb	r1, [r2, r3]
			for (i = 0; i < MAXSIZE - 1; i++)
 8004434:	7bfb      	ldrb	r3, [r7, #15]
 8004436:	3301      	adds	r3, #1
 8004438:	73fb      	strb	r3, [r7, #15]
 800443a:	7bfb      	ldrb	r3, [r7, #15]
 800443c:	2bff      	cmp	r3, #255	@ 0xff
 800443e:	d1f5      	bne.n	800442c <HAL_UART_RxCpltCallback+0x20>
			// TIM4->CNT=0;
		}   //clear Rx_Buffer before receiving new data
		if (Rx_indx < MAXSIZE) {
 8004440:	4b0f      	ldr	r3, [pc, #60]	@ (8004480 <HAL_UART_RxCpltCallback+0x74>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2bff      	cmp	r3, #255	@ 0xff
 8004446:	dc09      	bgt.n	800445c <HAL_UART_RxCpltCallback+0x50>
			Rx_Buffer[Rx_indx++] = Rx_data;    //add data to Rx_Buffe
 8004448:	4b0d      	ldr	r3, [pc, #52]	@ (8004480 <HAL_UART_RxCpltCallback+0x74>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	1c5a      	adds	r2, r3, #1
 800444e:	490c      	ldr	r1, [pc, #48]	@ (8004480 <HAL_UART_RxCpltCallback+0x74>)
 8004450:	600a      	str	r2, [r1, #0]
 8004452:	4a0d      	ldr	r2, [pc, #52]	@ (8004488 <HAL_UART_RxCpltCallback+0x7c>)
 8004454:	7811      	ldrb	r1, [r2, #0]
 8004456:	4a0b      	ldr	r2, [pc, #44]	@ (8004484 <HAL_UART_RxCpltCallback+0x78>)
 8004458:	54d1      	strb	r1, [r2, r3]
 800445a:	e005      	b.n	8004468 <HAL_UART_RxCpltCallback+0x5c>
		} else {
			Rx_indx = 0;
 800445c:	4b08      	ldr	r3, [pc, #32]	@ (8004480 <HAL_UART_RxCpltCallback+0x74>)
 800445e:	2200      	movs	r2, #0
 8004460:	601a      	str	r2, [r3, #0]
			//Rx_Buffer[Rx_indx++]=Rx_data;
			Transfer_cplt = 1;
 8004462:	4b0a      	ldr	r3, [pc, #40]	@ (800448c <HAL_UART_RxCpltCallback+0x80>)
 8004464:	2201      	movs	r2, #1
 8004466:	701a      	strb	r2, [r3, #0]
		}

		// initialize timer and restart uart receive//
		// HAL_TIM_Base_Start_IT(&htim4);
		//TIM4->CNT = 0; //__HAL_TIM_SetCounter(&htim4, 0); // set counter to 0
		HAL_UART_Receive_IT(&huart1, &Rx_data, 1);
 8004468:	2201      	movs	r2, #1
 800446a:	4907      	ldr	r1, [pc, #28]	@ (8004488 <HAL_UART_RxCpltCallback+0x7c>)
 800446c:	4808      	ldr	r0, [pc, #32]	@ (8004490 <HAL_UART_RxCpltCallback+0x84>)
 800446e:	f00b fbad 	bl	800fbcc <HAL_UART_Receive_IT>
		//ST7789_WriteString1(3, 150, "0x86", Font_16x26, YELLOW, BLUE);
	}

}
 8004472:	bf00      	nop
 8004474:	3710      	adds	r7, #16
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	40011000 	.word	0x40011000
 8004480:	2402a118 	.word	0x2402a118
 8004484:	2402a220 	.word	0x2402a220
 8004488:	2402a322 	.word	0x2402a322
 800448c:	2402a320 	.word	0x2402a320
 8004490:	24000628 	.word	0x24000628

08004494 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
*/
void Error_Handler(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004498:	b672      	cpsid	i
}
 800449a:	bf00      	nop
      	/* USER CODE BEGIN Error_Handler_Debug */
      	/* User can add his own implementation to report the HAL error return state */
      	__disable_irq();
      	while (1)
 800449c:	bf00      	nop
 800449e:	e7fd      	b.n	800449c <Error_Handler+0x8>

080044a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044a6:	4b0a      	ldr	r3, [pc, #40]	@ (80044d0 <HAL_MspInit+0x30>)
 80044a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80044ac:	4a08      	ldr	r2, [pc, #32]	@ (80044d0 <HAL_MspInit+0x30>)
 80044ae:	f043 0302 	orr.w	r3, r3, #2
 80044b2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80044b6:	4b06      	ldr	r3, [pc, #24]	@ (80044d0 <HAL_MspInit+0x30>)
 80044b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	607b      	str	r3, [r7, #4]
 80044c2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	58024400 	.word	0x58024400

080044d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b08a      	sub	sp, #40	@ 0x28
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044dc:	f107 0314 	add.w	r3, r7, #20
 80044e0:	2200      	movs	r2, #0
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	605a      	str	r2, [r3, #4]
 80044e6:	609a      	str	r2, [r3, #8]
 80044e8:	60da      	str	r2, [r3, #12]
 80044ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a33      	ldr	r2, [pc, #204]	@ (80045c0 <HAL_ADC_MspInit+0xec>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d160      	bne.n	80045b8 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80044f6:	4b33      	ldr	r3, [pc, #204]	@ (80045c4 <HAL_ADC_MspInit+0xf0>)
 80044f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80044fc:	4a31      	ldr	r2, [pc, #196]	@ (80045c4 <HAL_ADC_MspInit+0xf0>)
 80044fe:	f043 0320 	orr.w	r3, r3, #32
 8004502:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004506:	4b2f      	ldr	r3, [pc, #188]	@ (80045c4 <HAL_ADC_MspInit+0xf0>)
 8004508:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800450c:	f003 0320 	and.w	r3, r3, #32
 8004510:	613b      	str	r3, [r7, #16]
 8004512:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004514:	4b2b      	ldr	r3, [pc, #172]	@ (80045c4 <HAL_ADC_MspInit+0xf0>)
 8004516:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800451a:	4a2a      	ldr	r2, [pc, #168]	@ (80045c4 <HAL_ADC_MspInit+0xf0>)
 800451c:	f043 0301 	orr.w	r3, r3, #1
 8004520:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004524:	4b27      	ldr	r3, [pc, #156]	@ (80045c4 <HAL_ADC_MspInit+0xf0>)
 8004526:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	60fb      	str	r3, [r7, #12]
 8004530:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004532:	2301      	movs	r3, #1
 8004534:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004536:	2303      	movs	r3, #3
 8004538:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800453a:	2300      	movs	r3, #0
 800453c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800453e:	f107 0314 	add.w	r3, r7, #20
 8004542:	4619      	mov	r1, r3
 8004544:	4820      	ldr	r0, [pc, #128]	@ (80045c8 <HAL_ADC_MspInit+0xf4>)
 8004546:	f006 f99d 	bl	800a884 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 800454a:	4b20      	ldr	r3, [pc, #128]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 800454c:	4a20      	ldr	r2, [pc, #128]	@ (80045d0 <HAL_ADC_MspInit+0xfc>)
 800454e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004550:	4b1e      	ldr	r3, [pc, #120]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 8004552:	2209      	movs	r2, #9
 8004554:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004556:	4b1d      	ldr	r3, [pc, #116]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 8004558:	2200      	movs	r2, #0
 800455a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800455c:	4b1b      	ldr	r3, [pc, #108]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 800455e:	2200      	movs	r2, #0
 8004560:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004562:	4b1a      	ldr	r3, [pc, #104]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 8004564:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004568:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800456a:	4b18      	ldr	r3, [pc, #96]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 800456c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004570:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004572:	4b16      	ldr	r3, [pc, #88]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 8004574:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004578:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800457a:	4b14      	ldr	r3, [pc, #80]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 800457c:	2200      	movs	r2, #0
 800457e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004580:	4b12      	ldr	r3, [pc, #72]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 8004582:	2200      	movs	r2, #0
 8004584:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004586:	4b11      	ldr	r3, [pc, #68]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 8004588:	2200      	movs	r2, #0
 800458a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800458c:	480f      	ldr	r0, [pc, #60]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 800458e:	f003 fb41 	bl	8007c14 <HAL_DMA_Init>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d001      	beq.n	800459c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8004598:	f7ff ff7c 	bl	8004494 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a0b      	ldr	r2, [pc, #44]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 80045a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80045a2:	4a0a      	ldr	r2, [pc, #40]	@ (80045cc <HAL_ADC_MspInit+0xf8>)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80045a8:	2200      	movs	r2, #0
 80045aa:	2100      	movs	r1, #0
 80045ac:	2012      	movs	r0, #18
 80045ae:	f003 f8c6 	bl	800773e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80045b2:	2012      	movs	r0, #18
 80045b4:	f003 f8dd 	bl	8007772 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80045b8:	bf00      	nop
 80045ba:	3728      	adds	r7, #40	@ 0x28
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40022000 	.word	0x40022000
 80045c4:	58024400 	.word	0x58024400
 80045c8:	58020000 	.word	0x58020000
 80045cc:	240003f4 	.word	0x240003f4
 80045d0:	40020010 	.word	0x40020010

080045d4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b08a      	sub	sp, #40	@ 0x28
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045dc:	f107 0314 	add.w	r3, r7, #20
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	605a      	str	r2, [r3, #4]
 80045e6:	609a      	str	r2, [r3, #8]
 80045e8:	60da      	str	r2, [r3, #12]
 80045ea:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a1c      	ldr	r2, [pc, #112]	@ (8004664 <HAL_DAC_MspInit+0x90>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d131      	bne.n	800465a <HAL_DAC_MspInit+0x86>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 80045f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004668 <HAL_DAC_MspInit+0x94>)
 80045f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004668 <HAL_DAC_MspInit+0x94>)
 80045fe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004602:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004606:	4b18      	ldr	r3, [pc, #96]	@ (8004668 <HAL_DAC_MspInit+0x94>)
 8004608:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800460c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004610:	613b      	str	r3, [r7, #16]
 8004612:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004614:	4b14      	ldr	r3, [pc, #80]	@ (8004668 <HAL_DAC_MspInit+0x94>)
 8004616:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800461a:	4a13      	ldr	r2, [pc, #76]	@ (8004668 <HAL_DAC_MspInit+0x94>)
 800461c:	f043 0301 	orr.w	r3, r3, #1
 8004620:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004624:	4b10      	ldr	r3, [pc, #64]	@ (8004668 <HAL_DAC_MspInit+0x94>)
 8004626:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	60fb      	str	r3, [r7, #12]
 8004630:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004632:	2310      	movs	r3, #16
 8004634:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004636:	2303      	movs	r3, #3
 8004638:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463a:	2300      	movs	r3, #0
 800463c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800463e:	f107 0314 	add.w	r3, r7, #20
 8004642:	4619      	mov	r1, r3
 8004644:	4809      	ldr	r0, [pc, #36]	@ (800466c <HAL_DAC_MspInit+0x98>)
 8004646:	f006 f91d 	bl	800a884 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800464a:	2200      	movs	r2, #0
 800464c:	2100      	movs	r1, #0
 800464e:	2036      	movs	r0, #54	@ 0x36
 8004650:	f003 f875 	bl	800773e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004654:	2036      	movs	r0, #54	@ 0x36
 8004656:	f003 f88c 	bl	8007772 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800465a:	bf00      	nop
 800465c:	3728      	adds	r7, #40	@ 0x28
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	40007400 	.word	0x40007400
 8004668:	58024400 	.word	0x58024400
 800466c:	58020000 	.word	0x58020000

08004670 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b08c      	sub	sp, #48	@ 0x30
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004678:	f107 031c 	add.w	r3, r7, #28
 800467c:	2200      	movs	r2, #0
 800467e:	601a      	str	r2, [r3, #0]
 8004680:	605a      	str	r2, [r3, #4]
 8004682:	609a      	str	r2, [r3, #8]
 8004684:	60da      	str	r2, [r3, #12]
 8004686:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a7b      	ldr	r2, [pc, #492]	@ (800487c <HAL_SPI_MspInit+0x20c>)
 800468e:	4293      	cmp	r3, r2
 8004690:	f040 809d 	bne.w	80047ce <HAL_SPI_MspInit+0x15e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004694:	4b7a      	ldr	r3, [pc, #488]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 8004696:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800469a:	4a79      	ldr	r2, [pc, #484]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 800469c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80046a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80046a4:	4b76      	ldr	r3, [pc, #472]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 80046a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046ae:	61bb      	str	r3, [r7, #24]
 80046b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046b2:	4b73      	ldr	r3, [pc, #460]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 80046b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046b8:	4a71      	ldr	r2, [pc, #452]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80046c2:	4b6f      	ldr	r3, [pc, #444]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 80046c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046c8:	f003 0301 	and.w	r3, r3, #1
 80046cc:	617b      	str	r3, [r7, #20]
 80046ce:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80046d0:	23e0      	movs	r3, #224	@ 0xe0
 80046d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046d4:	2302      	movs	r3, #2
 80046d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80046d8:	2302      	movs	r3, #2
 80046da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046dc:	2303      	movs	r3, #3
 80046de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80046e0:	2305      	movs	r3, #5
 80046e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046e4:	f107 031c 	add.w	r3, r7, #28
 80046e8:	4619      	mov	r1, r3
 80046ea:	4866      	ldr	r0, [pc, #408]	@ (8004884 <HAL_SPI_MspInit+0x214>)
 80046ec:	f006 f8ca 	bl	800a884 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */



    if(pullstart == 0)
 80046f0:	4b65      	ldr	r3, [pc, #404]	@ (8004888 <HAL_SPI_MspInit+0x218>)
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d120      	bne.n	800473a <HAL_SPI_MspInit+0xca>
    {
        GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80046f8:	23a0      	movs	r3, #160	@ 0xa0
 80046fa:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046fc:	2302      	movs	r3, #2
 80046fe:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004700:	2302      	movs	r3, #2
 8004702:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004704:	2303      	movs	r3, #3
 8004706:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004708:	2305      	movs	r3, #5
 800470a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800470c:	f107 031c 	add.w	r3, r7, #28
 8004710:	4619      	mov	r1, r3
 8004712:	485c      	ldr	r0, [pc, #368]	@ (8004884 <HAL_SPI_MspInit+0x214>)
 8004714:	f006 f8b6 	bl	800a884 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004718:	2310      	movs	r3, #16
 800471a:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800471c:	2302      	movs	r3, #2
 800471e:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004720:	2302      	movs	r3, #2
 8004722:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004724:	2303      	movs	r3, #3
 8004726:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004728:	2305      	movs	r3, #5
 800472a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800472c:	f107 031c 	add.w	r3, r7, #28
 8004730:	4619      	mov	r1, r3
 8004732:	4856      	ldr	r0, [pc, #344]	@ (800488c <HAL_SPI_MspInit+0x21c>)
 8004734:	f006 f8a6 	bl	800a884 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004738:	e09c      	b.n	8004874 <HAL_SPI_MspInit+0x204>
    } else if( pullstart == 1 )
 800473a:	4b53      	ldr	r3, [pc, #332]	@ (8004888 <HAL_SPI_MspInit+0x218>)
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d120      	bne.n	8004784 <HAL_SPI_MspInit+0x114>
        GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004742:	2320      	movs	r3, #32
 8004744:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004746:	2302      	movs	r3, #2
 8004748:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 800474a:	2301      	movs	r3, #1
 800474c:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800474e:	2303      	movs	r3, #3
 8004750:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004752:	2305      	movs	r3, #5
 8004754:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004756:	f107 031c 	add.w	r3, r7, #28
 800475a:	4619      	mov	r1, r3
 800475c:	4849      	ldr	r0, [pc, #292]	@ (8004884 <HAL_SPI_MspInit+0x214>)
 800475e:	f006 f891 	bl	800a884 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004762:	2310      	movs	r3, #16
 8004764:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004766:	2302      	movs	r3, #2
 8004768:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800476a:	2302      	movs	r3, #2
 800476c:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800476e:	2303      	movs	r3, #3
 8004770:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004772:	2305      	movs	r3, #5
 8004774:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004776:	f107 031c 	add.w	r3, r7, #28
 800477a:	4619      	mov	r1, r3
 800477c:	4843      	ldr	r0, [pc, #268]	@ (800488c <HAL_SPI_MspInit+0x21c>)
 800477e:	f006 f881 	bl	800a884 <HAL_GPIO_Init>
}
 8004782:	e077      	b.n	8004874 <HAL_SPI_MspInit+0x204>
    } else if( pullstart == 2 )
 8004784:	4b40      	ldr	r3, [pc, #256]	@ (8004888 <HAL_SPI_MspInit+0x218>)
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	2b02      	cmp	r3, #2
 800478a:	d173      	bne.n	8004874 <HAL_SPI_MspInit+0x204>
        GPIO_InitStruct.Pin = GPIO_PIN_5;
 800478c:	2320      	movs	r3, #32
 800478e:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004790:	2302      	movs	r3, #2
 8004792:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004794:	2301      	movs	r3, #1
 8004796:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004798:	2303      	movs	r3, #3
 800479a:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800479c:	2305      	movs	r3, #5
 800479e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047a0:	f107 031c 	add.w	r3, r7, #28
 80047a4:	4619      	mov	r1, r3
 80047a6:	4837      	ldr	r0, [pc, #220]	@ (8004884 <HAL_SPI_MspInit+0x214>)
 80047a8:	f006 f86c 	bl	800a884 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_7;
 80047ac:	2390      	movs	r3, #144	@ 0x90
 80047ae:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b0:	2302      	movs	r3, #2
 80047b2:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80047b4:	2302      	movs	r3, #2
 80047b6:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047b8:	2303      	movs	r3, #3
 80047ba:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80047bc:	2305      	movs	r3, #5
 80047be:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047c0:	f107 031c 	add.w	r3, r7, #28
 80047c4:	4619      	mov	r1, r3
 80047c6:	4831      	ldr	r0, [pc, #196]	@ (800488c <HAL_SPI_MspInit+0x21c>)
 80047c8:	f006 f85c 	bl	800a884 <HAL_GPIO_Init>
}
 80047cc:	e052      	b.n	8004874 <HAL_SPI_MspInit+0x204>
  else if(hspi->Instance==SPI2)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a2f      	ldr	r2, [pc, #188]	@ (8004890 <HAL_SPI_MspInit+0x220>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d14d      	bne.n	8004874 <HAL_SPI_MspInit+0x204>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80047d8:	4b29      	ldr	r3, [pc, #164]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 80047da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047de:	4a28      	ldr	r2, [pc, #160]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 80047e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047e4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80047e8:	4b25      	ldr	r3, [pc, #148]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 80047ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047f2:	613b      	str	r3, [r7, #16]
 80047f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047f6:	4b22      	ldr	r3, [pc, #136]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 80047f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047fc:	4a20      	ldr	r2, [pc, #128]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 80047fe:	f043 0304 	orr.w	r3, r3, #4
 8004802:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004806:	4b1e      	ldr	r3, [pc, #120]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 8004808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800480c:	f003 0304 	and.w	r3, r3, #4
 8004810:	60fb      	str	r3, [r7, #12]
 8004812:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004814:	4b1a      	ldr	r3, [pc, #104]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 8004816:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800481a:	4a19      	ldr	r2, [pc, #100]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 800481c:	f043 0302 	orr.w	r3, r3, #2
 8004820:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004824:	4b16      	ldr	r3, [pc, #88]	@ (8004880 <HAL_SPI_MspInit+0x210>)
 8004826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	60bb      	str	r3, [r7, #8]
 8004830:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004832:	2302      	movs	r3, #2
 8004834:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004836:	2302      	movs	r3, #2
 8004838:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800483a:	2302      	movs	r3, #2
 800483c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800483e:	2302      	movs	r3, #2
 8004840:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004842:	2305      	movs	r3, #5
 8004844:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004846:	f107 031c 	add.w	r3, r7, #28
 800484a:	4619      	mov	r1, r3
 800484c:	4811      	ldr	r0, [pc, #68]	@ (8004894 <HAL_SPI_MspInit+0x224>)
 800484e:	f006 f819 	bl	800a884 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004852:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004856:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004858:	2302      	movs	r3, #2
 800485a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800485c:	2302      	movs	r3, #2
 800485e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004860:	2302      	movs	r3, #2
 8004862:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004864:	2305      	movs	r3, #5
 8004866:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004868:	f107 031c 	add.w	r3, r7, #28
 800486c:	4619      	mov	r1, r3
 800486e:	4807      	ldr	r0, [pc, #28]	@ (800488c <HAL_SPI_MspInit+0x21c>)
 8004870:	f006 f808 	bl	800a884 <HAL_GPIO_Init>
}
 8004874:	bf00      	nop
 8004876:	3730      	adds	r7, #48	@ 0x30
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}
 800487c:	40013000 	.word	0x40013000
 8004880:	58024400 	.word	0x58024400
 8004884:	58020000 	.word	0x58020000
 8004888:	24029efc 	.word	0x24029efc
 800488c:	58020400 	.word	0x58020400
 8004890:	40003800 	.word	0x40003800
 8004894:	58020800 	.word	0x58020800

08004898 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a14      	ldr	r2, [pc, #80]	@ (80048f8 <HAL_SPI_MspDeInit+0x60>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d10c      	bne.n	80048c4 <HAL_SPI_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80048aa:	4b14      	ldr	r3, [pc, #80]	@ (80048fc <HAL_SPI_MspDeInit+0x64>)
 80048ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048b0:	4a12      	ldr	r2, [pc, #72]	@ (80048fc <HAL_SPI_MspDeInit+0x64>)
 80048b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80048b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 80048ba:	21e0      	movs	r1, #224	@ 0xe0
 80048bc:	4810      	ldr	r0, [pc, #64]	@ (8004900 <HAL_SPI_MspDeInit+0x68>)
 80048be:	f006 f989 	bl	800abd4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 80048c2:	e015      	b.n	80048f0 <HAL_SPI_MspDeInit+0x58>
  else if(hspi->Instance==SPI2)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a0e      	ldr	r2, [pc, #56]	@ (8004904 <HAL_SPI_MspDeInit+0x6c>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d110      	bne.n	80048f0 <HAL_SPI_MspDeInit+0x58>
    __HAL_RCC_SPI2_CLK_DISABLE();
 80048ce:	4b0b      	ldr	r3, [pc, #44]	@ (80048fc <HAL_SPI_MspDeInit+0x64>)
 80048d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80048d4:	4a09      	ldr	r2, [pc, #36]	@ (80048fc <HAL_SPI_MspDeInit+0x64>)
 80048d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1);
 80048de:	2102      	movs	r1, #2
 80048e0:	4809      	ldr	r0, [pc, #36]	@ (8004908 <HAL_SPI_MspDeInit+0x70>)
 80048e2:	f006 f977 	bl	800abd4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80048e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80048ea:	4808      	ldr	r0, [pc, #32]	@ (800490c <HAL_SPI_MspDeInit+0x74>)
 80048ec:	f006 f972 	bl	800abd4 <HAL_GPIO_DeInit>
}
 80048f0:	bf00      	nop
 80048f2:	3708      	adds	r7, #8
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	40013000 	.word	0x40013000
 80048fc:	58024400 	.word	0x58024400
 8004900:	58020000 	.word	0x58020000
 8004904:	40003800 	.word	0x40003800
 8004908:	58020800 	.word	0x58020800
 800490c:	58020400 	.word	0x58020400

08004910 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a1d      	ldr	r2, [pc, #116]	@ (8004994 <HAL_TIM_Base_MspInit+0x84>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d117      	bne.n	8004952 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004922:	4b1d      	ldr	r3, [pc, #116]	@ (8004998 <HAL_TIM_Base_MspInit+0x88>)
 8004924:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004928:	4a1b      	ldr	r2, [pc, #108]	@ (8004998 <HAL_TIM_Base_MspInit+0x88>)
 800492a:	f043 0302 	orr.w	r3, r3, #2
 800492e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004932:	4b19      	ldr	r3, [pc, #100]	@ (8004998 <HAL_TIM_Base_MspInit+0x88>)
 8004934:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	60fb      	str	r3, [r7, #12]
 800493e:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004940:	2200      	movs	r2, #0
 8004942:	2100      	movs	r1, #0
 8004944:	201d      	movs	r0, #29
 8004946:	f002 fefa 	bl	800773e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800494a:	201d      	movs	r0, #29
 800494c:	f002 ff11 	bl	8007772 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004950:	e01b      	b.n	800498a <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM6)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a11      	ldr	r2, [pc, #68]	@ (800499c <HAL_TIM_Base_MspInit+0x8c>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d116      	bne.n	800498a <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800495c:	4b0e      	ldr	r3, [pc, #56]	@ (8004998 <HAL_TIM_Base_MspInit+0x88>)
 800495e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004962:	4a0d      	ldr	r2, [pc, #52]	@ (8004998 <HAL_TIM_Base_MspInit+0x88>)
 8004964:	f043 0310 	orr.w	r3, r3, #16
 8004968:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800496c:	4b0a      	ldr	r3, [pc, #40]	@ (8004998 <HAL_TIM_Base_MspInit+0x88>)
 800496e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004972:	f003 0310 	and.w	r3, r3, #16
 8004976:	60bb      	str	r3, [r7, #8]
 8004978:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800497a:	2200      	movs	r2, #0
 800497c:	2100      	movs	r1, #0
 800497e:	2036      	movs	r0, #54	@ 0x36
 8004980:	f002 fedd 	bl	800773e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004984:	2036      	movs	r0, #54	@ 0x36
 8004986:	f002 fef4 	bl	8007772 <HAL_NVIC_EnableIRQ>
}
 800498a:	bf00      	nop
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	40000400 	.word	0x40000400
 8004998:	58024400 	.word	0x58024400
 800499c:	40001000 	.word	0x40001000

080049a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b0b6      	sub	sp, #216	@ 0xd8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a8:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80049ac:	2200      	movs	r2, #0
 80049ae:	601a      	str	r2, [r3, #0]
 80049b0:	605a      	str	r2, [r3, #4]
 80049b2:	609a      	str	r2, [r3, #8]
 80049b4:	60da      	str	r2, [r3, #12]
 80049b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80049b8:	f107 0310 	add.w	r3, r7, #16
 80049bc:	22b4      	movs	r2, #180	@ 0xb4
 80049be:	2100      	movs	r1, #0
 80049c0:	4618      	mov	r0, r3
 80049c2:	f00e fcde 	bl	8013382 <memset>
  if(huart->Instance==USART1)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a29      	ldr	r2, [pc, #164]	@ (8004a70 <HAL_UART_MspInit+0xd0>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d14a      	bne.n	8004a66 <HAL_UART_MspInit+0xc6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80049d0:	2301      	movs	r3, #1
 80049d2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80049d4:	2300      	movs	r3, #0
 80049d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80049da:	f107 0310 	add.w	r3, r7, #16
 80049de:	4618      	mov	r0, r3
 80049e0:	f007 f9a0 	bl	800bd24 <HAL_RCCEx_PeriphCLKConfig>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80049ea:	f7ff fd53 	bl	8004494 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80049ee:	4b21      	ldr	r3, [pc, #132]	@ (8004a74 <HAL_UART_MspInit+0xd4>)
 80049f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049f4:	4a1f      	ldr	r2, [pc, #124]	@ (8004a74 <HAL_UART_MspInit+0xd4>)
 80049f6:	f043 0310 	orr.w	r3, r3, #16
 80049fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80049fe:	4b1d      	ldr	r3, [pc, #116]	@ (8004a74 <HAL_UART_MspInit+0xd4>)
 8004a00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a04:	f003 0310 	and.w	r3, r3, #16
 8004a08:	60fb      	str	r3, [r7, #12]
 8004a0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a0c:	4b19      	ldr	r3, [pc, #100]	@ (8004a74 <HAL_UART_MspInit+0xd4>)
 8004a0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a12:	4a18      	ldr	r2, [pc, #96]	@ (8004a74 <HAL_UART_MspInit+0xd4>)
 8004a14:	f043 0302 	orr.w	r3, r3, #2
 8004a18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004a1c:	4b15      	ldr	r3, [pc, #84]	@ (8004a74 <HAL_UART_MspInit+0xd4>)
 8004a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	60bb      	str	r3, [r7, #8]
 8004a28:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004a2a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004a2e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a32:	2302      	movs	r3, #2
 8004a34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004a44:	2304      	movs	r3, #4
 8004a46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a4a:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8004a4e:	4619      	mov	r1, r3
 8004a50:	4809      	ldr	r0, [pc, #36]	@ (8004a78 <HAL_UART_MspInit+0xd8>)
 8004a52:	f005 ff17 	bl	800a884 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004a56:	2200      	movs	r2, #0
 8004a58:	2100      	movs	r1, #0
 8004a5a:	2025      	movs	r0, #37	@ 0x25
 8004a5c:	f002 fe6f 	bl	800773e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004a60:	2025      	movs	r0, #37	@ 0x25
 8004a62:	f002 fe86 	bl	8007772 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004a66:	bf00      	nop
 8004a68:	37d8      	adds	r7, #216	@ 0xd8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	40011000 	.word	0x40011000
 8004a74:	58024400 	.word	0x58024400
 8004a78:	58020400 	.word	0x58020400

08004a7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004a80:	bf00      	nop
 8004a82:	e7fd      	b.n	8004a80 <NMI_Handler+0x4>

08004a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a84:	b480      	push	{r7}
 8004a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a88:	bf00      	nop
 8004a8a:	e7fd      	b.n	8004a88 <HardFault_Handler+0x4>

08004a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004a90:	bf00      	nop
 8004a92:	e7fd      	b.n	8004a90 <MemManage_Handler+0x4>

08004a94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004a94:	b480      	push	{r7}
 8004a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004a98:	bf00      	nop
 8004a9a:	e7fd      	b.n	8004a98 <BusFault_Handler+0x4>

08004a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004aa0:	bf00      	nop
 8004aa2:	e7fd      	b.n	8004aa0 <UsageFault_Handler+0x4>

08004aa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004aa8:	bf00      	nop
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr

08004ab2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ab2:	b480      	push	{r7}
 8004ab4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ab6:	bf00      	nop
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ac4:	bf00      	nop
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ad2:	f000 f9fb 	bl	8004ecc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ad6:	bf00      	nop
 8004ad8:	bd80      	pop	{r7, pc}
	...

08004adc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004ae0:	4802      	ldr	r0, [pc, #8]	@ (8004aec <DMA1_Stream0_IRQHandler+0x10>)
 8004ae2:	f004 fbbd 	bl	8009260 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004ae6:	bf00      	nop
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	240003f4 	.word	0x240003f4

08004af0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004af4:	4802      	ldr	r0, [pc, #8]	@ (8004b00 <ADC_IRQHandler+0x10>)
 8004af6:	f001 f8d5 	bl	8005ca4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004afa:	bf00      	nop
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	24000384 	.word	0x24000384

08004b04 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004b08:	4802      	ldr	r0, [pc, #8]	@ (8004b14 <TIM3_IRQHandler+0x10>)
 8004b0a:	f00a fb3b 	bl	800f184 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004b0e:	bf00      	nop
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	24000590 	.word	0x24000590

08004b18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004b1c:	4802      	ldr	r0, [pc, #8]	@ (8004b28 <USART1_IRQHandler+0x10>)
 8004b1e:	f00b f8ab 	bl	800fc78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004b22:	bf00      	nop
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	24000628 	.word	0x24000628

08004b2c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8004b30:	4803      	ldr	r0, [pc, #12]	@ (8004b40 <TIM6_DAC_IRQHandler+0x14>)
 8004b32:	f002 feac 	bl	800788e <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8004b36:	4803      	ldr	r0, [pc, #12]	@ (8004b44 <TIM6_DAC_IRQHandler+0x18>)
 8004b38:	f00a fb24 	bl	800f184 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004b3c:	bf00      	nop
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	2400046c 	.word	0x2400046c
 8004b44:	240005dc 	.word	0x240005dc

08004b48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	af00      	add	r7, sp, #0
	return 1;
 8004b4c:	2301      	movs	r3, #1
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <_kill>:

int _kill(int pid, int sig)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004b62:	f00e fc71 	bl	8013448 <__errno>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2216      	movs	r2, #22
 8004b6a:	601a      	str	r2, [r3, #0]
	return -1;
 8004b6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3708      	adds	r7, #8
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <_exit>:

void _exit (int status)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004b80:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7ff ffe7 	bl	8004b58 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004b8a:	bf00      	nop
 8004b8c:	e7fd      	b.n	8004b8a <_exit+0x12>

08004b8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b086      	sub	sp, #24
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	60f8      	str	r0, [r7, #12]
 8004b96:	60b9      	str	r1, [r7, #8]
 8004b98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	617b      	str	r3, [r7, #20]
 8004b9e:	e00a      	b.n	8004bb6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004ba0:	f3af 8000 	nop.w
 8004ba4:	4601      	mov	r1, r0
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	1c5a      	adds	r2, r3, #1
 8004baa:	60ba      	str	r2, [r7, #8]
 8004bac:	b2ca      	uxtb	r2, r1
 8004bae:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	617b      	str	r3, [r7, #20]
 8004bb6:	697a      	ldr	r2, [r7, #20]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	dbf0      	blt.n	8004ba0 <_read+0x12>
	}

return len;
 8004bbe:	687b      	ldr	r3, [r7, #4]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3718      	adds	r7, #24
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b083      	sub	sp, #12
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
	return -1;
 8004bd0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004bf0:	605a      	str	r2, [r3, #4]
	return 0;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <_isatty>:

int _isatty(int file)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
	return 1;
 8004c08:	2301      	movs	r3, #1
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b085      	sub	sp, #20
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	60f8      	str	r0, [r7, #12]
 8004c1e:	60b9      	str	r1, [r7, #8]
 8004c20:	607a      	str	r2, [r7, #4]
	return 0;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3714      	adds	r7, #20
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c38:	4a14      	ldr	r2, [pc, #80]	@ (8004c8c <_sbrk+0x5c>)
 8004c3a:	4b15      	ldr	r3, [pc, #84]	@ (8004c90 <_sbrk+0x60>)
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c44:	4b13      	ldr	r3, [pc, #76]	@ (8004c94 <_sbrk+0x64>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d102      	bne.n	8004c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c4c:	4b11      	ldr	r3, [pc, #68]	@ (8004c94 <_sbrk+0x64>)
 8004c4e:	4a12      	ldr	r2, [pc, #72]	@ (8004c98 <_sbrk+0x68>)
 8004c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c52:	4b10      	ldr	r3, [pc, #64]	@ (8004c94 <_sbrk+0x64>)
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4413      	add	r3, r2
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d207      	bcs.n	8004c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004c60:	f00e fbf2 	bl	8013448 <__errno>
 8004c64:	4603      	mov	r3, r0
 8004c66:	220c      	movs	r2, #12
 8004c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004c6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c6e:	e009      	b.n	8004c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004c70:	4b08      	ldr	r3, [pc, #32]	@ (8004c94 <_sbrk+0x64>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004c76:	4b07      	ldr	r3, [pc, #28]	@ (8004c94 <_sbrk+0x64>)
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4413      	add	r3, r2
 8004c7e:	4a05      	ldr	r2, [pc, #20]	@ (8004c94 <_sbrk+0x64>)
 8004c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004c82:	68fb      	ldr	r3, [r7, #12]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3718      	adds	r7, #24
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	24050000 	.word	0x24050000
 8004c90:	00000400 	.word	0x00000400
 8004c94:	2402a418 	.word	0x2402a418
 8004c98:	2402a570 	.word	0x2402a570

08004c9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004ca0:	4b34      	ldr	r3, [pc, #208]	@ (8004d74 <SystemInit+0xd8>)
 8004ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ca6:	4a33      	ldr	r2, [pc, #204]	@ (8004d74 <SystemInit+0xd8>)
 8004ca8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004cac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004cb0:	4b31      	ldr	r3, [pc, #196]	@ (8004d78 <SystemInit+0xdc>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 030f 	and.w	r3, r3, #15
 8004cb8:	2b06      	cmp	r3, #6
 8004cba:	d807      	bhi.n	8004ccc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004cbc:	4b2e      	ldr	r3, [pc, #184]	@ (8004d78 <SystemInit+0xdc>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f023 030f 	bic.w	r3, r3, #15
 8004cc4:	4a2c      	ldr	r2, [pc, #176]	@ (8004d78 <SystemInit+0xdc>)
 8004cc6:	f043 0307 	orr.w	r3, r3, #7
 8004cca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004ccc:	4b2b      	ldr	r3, [pc, #172]	@ (8004d7c <SystemInit+0xe0>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a2a      	ldr	r2, [pc, #168]	@ (8004d7c <SystemInit+0xe0>)
 8004cd2:	f043 0301 	orr.w	r3, r3, #1
 8004cd6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004cd8:	4b28      	ldr	r3, [pc, #160]	@ (8004d7c <SystemInit+0xe0>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004cde:	4b27      	ldr	r3, [pc, #156]	@ (8004d7c <SystemInit+0xe0>)
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	4926      	ldr	r1, [pc, #152]	@ (8004d7c <SystemInit+0xe0>)
 8004ce4:	4b26      	ldr	r3, [pc, #152]	@ (8004d80 <SystemInit+0xe4>)
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004cea:	4b23      	ldr	r3, [pc, #140]	@ (8004d78 <SystemInit+0xdc>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0308 	and.w	r3, r3, #8
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d007      	beq.n	8004d06 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004cf6:	4b20      	ldr	r3, [pc, #128]	@ (8004d78 <SystemInit+0xdc>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f023 030f 	bic.w	r3, r3, #15
 8004cfe:	4a1e      	ldr	r2, [pc, #120]	@ (8004d78 <SystemInit+0xdc>)
 8004d00:	f043 0307 	orr.w	r3, r3, #7
 8004d04:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004d06:	4b1d      	ldr	r3, [pc, #116]	@ (8004d7c <SystemInit+0xe0>)
 8004d08:	2200      	movs	r2, #0
 8004d0a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d7c <SystemInit+0xe0>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004d12:	4b1a      	ldr	r3, [pc, #104]	@ (8004d7c <SystemInit+0xe0>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004d18:	4b18      	ldr	r3, [pc, #96]	@ (8004d7c <SystemInit+0xe0>)
 8004d1a:	4a1a      	ldr	r2, [pc, #104]	@ (8004d84 <SystemInit+0xe8>)
 8004d1c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004d1e:	4b17      	ldr	r3, [pc, #92]	@ (8004d7c <SystemInit+0xe0>)
 8004d20:	4a19      	ldr	r2, [pc, #100]	@ (8004d88 <SystemInit+0xec>)
 8004d22:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004d24:	4b15      	ldr	r3, [pc, #84]	@ (8004d7c <SystemInit+0xe0>)
 8004d26:	4a19      	ldr	r2, [pc, #100]	@ (8004d8c <SystemInit+0xf0>)
 8004d28:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004d2a:	4b14      	ldr	r3, [pc, #80]	@ (8004d7c <SystemInit+0xe0>)
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004d30:	4b12      	ldr	r3, [pc, #72]	@ (8004d7c <SystemInit+0xe0>)
 8004d32:	4a16      	ldr	r2, [pc, #88]	@ (8004d8c <SystemInit+0xf0>)
 8004d34:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004d36:	4b11      	ldr	r3, [pc, #68]	@ (8004d7c <SystemInit+0xe0>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8004d7c <SystemInit+0xe0>)
 8004d3e:	4a13      	ldr	r2, [pc, #76]	@ (8004d8c <SystemInit+0xf0>)
 8004d40:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004d42:	4b0e      	ldr	r3, [pc, #56]	@ (8004d7c <SystemInit+0xe0>)
 8004d44:	2200      	movs	r2, #0
 8004d46:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004d48:	4b0c      	ldr	r3, [pc, #48]	@ (8004d7c <SystemInit+0xe0>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a0b      	ldr	r2, [pc, #44]	@ (8004d7c <SystemInit+0xe0>)
 8004d4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d52:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004d54:	4b09      	ldr	r3, [pc, #36]	@ (8004d7c <SystemInit+0xe0>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004d90 <SystemInit+0xf4>)
 8004d5c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004d60:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004d62:	4b04      	ldr	r3, [pc, #16]	@ (8004d74 <SystemInit+0xd8>)
 8004d64:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004d68:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8004d6a:	bf00      	nop
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr
 8004d74:	e000ed00 	.word	0xe000ed00
 8004d78:	52002000 	.word	0x52002000
 8004d7c:	58024400 	.word	0x58024400
 8004d80:	eaf6ed7f 	.word	0xeaf6ed7f
 8004d84:	02020200 	.word	0x02020200
 8004d88:	01ff0000 	.word	0x01ff0000
 8004d8c:	01010280 	.word	0x01010280
 8004d90:	52004000 	.word	0x52004000

08004d94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004d94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004dcc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004d98:	f7ff ff80 	bl	8004c9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004d9c:	480c      	ldr	r0, [pc, #48]	@ (8004dd0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004d9e:	490d      	ldr	r1, [pc, #52]	@ (8004dd4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004da0:	4a0d      	ldr	r2, [pc, #52]	@ (8004dd8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004da2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004da4:	e002      	b.n	8004dac <LoopCopyDataInit>

08004da6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004da6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004da8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004daa:	3304      	adds	r3, #4

08004dac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004dac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004dae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004db0:	d3f9      	bcc.n	8004da6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004db2:	4a0a      	ldr	r2, [pc, #40]	@ (8004ddc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004db4:	4c0a      	ldr	r4, [pc, #40]	@ (8004de0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004db6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004db8:	e001      	b.n	8004dbe <LoopFillZerobss>

08004dba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004dbc:	3204      	adds	r2, #4

08004dbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004dbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004dc0:	d3fb      	bcc.n	8004dba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004dc2:	f00e fb47 	bl	8013454 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004dc6:	f7fe fcaf 	bl	8003728 <main>
  bx  lr
 8004dca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004dcc:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8004dd0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004dd4:	24000320 	.word	0x24000320
  ldr r2, =_sidata
 8004dd8:	08016de4 	.word	0x08016de4
  ldr r2, =_sbss
 8004ddc:	24000320 	.word	0x24000320
  ldr r4, =_ebss
 8004de0:	2402a56c 	.word	0x2402a56c

08004de4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004de4:	e7fe      	b.n	8004de4 <ADC3_IRQHandler>
	...

08004de8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004dee:	2003      	movs	r0, #3
 8004df0:	f002 fc9a 	bl	8007728 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004df4:	f006 fdc0 	bl	800b978 <HAL_RCC_GetSysClockFreq>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	4b15      	ldr	r3, [pc, #84]	@ (8004e50 <HAL_Init+0x68>)
 8004dfc:	699b      	ldr	r3, [r3, #24]
 8004dfe:	0a1b      	lsrs	r3, r3, #8
 8004e00:	f003 030f 	and.w	r3, r3, #15
 8004e04:	4913      	ldr	r1, [pc, #76]	@ (8004e54 <HAL_Init+0x6c>)
 8004e06:	5ccb      	ldrb	r3, [r1, r3]
 8004e08:	f003 031f 	and.w	r3, r3, #31
 8004e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e10:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004e12:	4b0f      	ldr	r3, [pc, #60]	@ (8004e50 <HAL_Init+0x68>)
 8004e14:	699b      	ldr	r3, [r3, #24]
 8004e16:	f003 030f 	and.w	r3, r3, #15
 8004e1a:	4a0e      	ldr	r2, [pc, #56]	@ (8004e54 <HAL_Init+0x6c>)
 8004e1c:	5cd3      	ldrb	r3, [r2, r3]
 8004e1e:	f003 031f 	and.w	r3, r3, #31
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	fa22 f303 	lsr.w	r3, r2, r3
 8004e28:	4a0b      	ldr	r2, [pc, #44]	@ (8004e58 <HAL_Init+0x70>)
 8004e2a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e2c:	4a0b      	ldr	r2, [pc, #44]	@ (8004e5c <HAL_Init+0x74>)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e32:	200f      	movs	r0, #15
 8004e34:	f000 f814 	bl	8004e60 <HAL_InitTick>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e002      	b.n	8004e48 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004e42:	f7ff fb2d 	bl	80044a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3708      	adds	r7, #8
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	58024400 	.word	0x58024400
 8004e54:	0801696c 	.word	0x0801696c
 8004e58:	2400014c 	.word	0x2400014c
 8004e5c:	24000148 	.word	0x24000148

08004e60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004e68:	4b15      	ldr	r3, [pc, #84]	@ (8004ec0 <HAL_InitTick+0x60>)
 8004e6a:	781b      	ldrb	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d101      	bne.n	8004e74 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e021      	b.n	8004eb8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004e74:	4b13      	ldr	r3, [pc, #76]	@ (8004ec4 <HAL_InitTick+0x64>)
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	4b11      	ldr	r3, [pc, #68]	@ (8004ec0 <HAL_InitTick+0x60>)
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004e82:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f002 fc7f 	bl	800778e <HAL_SYSTICK_Config>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e00e      	b.n	8004eb8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2b0f      	cmp	r3, #15
 8004e9e:	d80a      	bhi.n	8004eb6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	6879      	ldr	r1, [r7, #4]
 8004ea4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ea8:	f002 fc49 	bl	800773e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004eac:	4a06      	ldr	r2, [pc, #24]	@ (8004ec8 <HAL_InitTick+0x68>)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	e000      	b.n	8004eb8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	24000154 	.word	0x24000154
 8004ec4:	24000148 	.word	0x24000148
 8004ec8:	24000150 	.word	0x24000150

08004ecc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004ed0:	4b06      	ldr	r3, [pc, #24]	@ (8004eec <HAL_IncTick+0x20>)
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	4b06      	ldr	r3, [pc, #24]	@ (8004ef0 <HAL_IncTick+0x24>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4413      	add	r3, r2
 8004edc:	4a04      	ldr	r2, [pc, #16]	@ (8004ef0 <HAL_IncTick+0x24>)
 8004ede:	6013      	str	r3, [r2, #0]
}
 8004ee0:	bf00      	nop
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	24000154 	.word	0x24000154
 8004ef0:	2402a41c 	.word	0x2402a41c

08004ef4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ef8:	4b03      	ldr	r3, [pc, #12]	@ (8004f08 <HAL_GetTick+0x14>)
 8004efa:	681b      	ldr	r3, [r3, #0]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	2402a41c 	.word	0x2402a41c

08004f0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f14:	f7ff ffee 	bl	8004ef4 <HAL_GetTick>
 8004f18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f24:	d005      	beq.n	8004f32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f26:	4b0a      	ldr	r3, [pc, #40]	@ (8004f50 <HAL_Delay+0x44>)
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4413      	add	r3, r2
 8004f30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f32:	bf00      	nop
 8004f34:	f7ff ffde 	bl	8004ef4 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d8f7      	bhi.n	8004f34 <HAL_Delay+0x28>
  {
  }
}
 8004f44:	bf00      	nop
 8004f46:	bf00      	nop
 8004f48:	3710      	adds	r7, #16
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	24000154 	.word	0x24000154

08004f54 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8004f5e:	4b07      	ldr	r3, [pc, #28]	@ (8004f7c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	43db      	mvns	r3, r3
 8004f66:	401a      	ands	r2, r3
 8004f68:	4904      	ldr	r1, [pc, #16]	@ (8004f7c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	604b      	str	r3, [r1, #4]
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr
 8004f7c:	58000400 	.word	0x58000400

08004f80 <HAL_SYSCFG_EnableBOOST>:
  *         when the supply voltage is below 2.7 V: in this case, the analog switch
  *         performance is the same on the full voltage range
  * @retval None
  */
void HAL_SYSCFG_EnableBOOST(void)
{
 8004f80:	b480      	push	{r7}
 8004f82:	af00      	add	r7, sp, #0
 SET_BIT(SYSCFG->PMCR, SYSCFG_PMCR_BOOSTEN) ;
 8004f84:	4b05      	ldr	r3, [pc, #20]	@ (8004f9c <HAL_SYSCFG_EnableBOOST+0x1c>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	4a04      	ldr	r2, [pc, #16]	@ (8004f9c <HAL_SYSCFG_EnableBOOST+0x1c>)
 8004f8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f8e:	6053      	str	r3, [r2, #4]
}
 8004f90:	bf00      	nop
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	58000400 	.word	0x58000400

08004fa0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	609a      	str	r2, [r3, #8]
}
 8004fba:	bf00      	nop
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b083      	sub	sp, #12
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
 8004fce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	609a      	str	r2, [r3, #8]
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005008:	b480      	push	{r7}
 800500a:	b087      	sub	sp, #28
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
 8005014:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	3360      	adds	r3, #96	@ 0x60
 800501a:	461a      	mov	r2, r3
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	4a10      	ldr	r2, [pc, #64]	@ (8005068 <LL_ADC_SetOffset+0x60>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d10b      	bne.n	8005044 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	4313      	orrs	r3, r2
 800503a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005042:	e00b      	b.n	800505c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	430b      	orrs	r3, r1
 8005056:	431a      	orrs	r2, r3
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	601a      	str	r2, [r3, #0]
}
 800505c:	bf00      	nop
 800505e:	371c      	adds	r7, #28
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr
 8005068:	58026000 	.word	0x58026000

0800506c <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	3360      	adds	r3, #96	@ 0x60
 800507a:	461a      	mov	r2, r3
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	4413      	add	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800508c:	4618      	mov	r0, r3
 800508e:	3714      	adds	r7, #20
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	f003 031f 	and.w	r3, r3, #31
 80050b2:	6879      	ldr	r1, [r7, #4]
 80050b4:	fa01 f303 	lsl.w	r3, r1, r3
 80050b8:	431a      	orrs	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	611a      	str	r2, [r3, #16]
}
 80050be:	bf00      	nop
 80050c0:	3714      	adds	r7, #20
 80050c2:	46bd      	mov	sp, r7
 80050c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c8:	4770      	bx	lr
	...

080050cc <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b087      	sub	sp, #28
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4a0c      	ldr	r2, [pc, #48]	@ (800510c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d00e      	beq.n	80050fe <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	3360      	adds	r3, #96	@ 0x60
 80050e4:	461a      	mov	r2, r3
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	4413      	add	r3, r2
 80050ec:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	431a      	orrs	r2, r3
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	601a      	str	r2, [r3, #0]
  }
}
 80050fe:	bf00      	nop
 8005100:	371c      	adds	r7, #28
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	58026000 	.word	0x58026000

08005110 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005110:	b480      	push	{r7}
 8005112:	b087      	sub	sp, #28
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	4a0c      	ldr	r2, [pc, #48]	@ (8005150 <LL_ADC_SetOffsetSaturation+0x40>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d10e      	bne.n	8005142 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	3360      	adds	r3, #96	@ 0x60
 8005128:	461a      	mov	r2, r3
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	4413      	add	r3, r2
 8005130:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	431a      	orrs	r2, r3
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8005142:	bf00      	nop
 8005144:	371c      	adds	r7, #28
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	58026000 	.word	0x58026000

08005154 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005154:	b480      	push	{r7}
 8005156:	b087      	sub	sp, #28
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	4a0c      	ldr	r2, [pc, #48]	@ (8005194 <LL_ADC_SetOffsetSign+0x40>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d10e      	bne.n	8005186 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	3360      	adds	r3, #96	@ 0x60
 800516c:	461a      	mov	r2, r3
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4413      	add	r3, r2
 8005174:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	431a      	orrs	r2, r3
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8005186:	bf00      	nop
 8005188:	371c      	adds	r7, #28
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	58026000 	.word	0x58026000

08005198 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	3360      	adds	r3, #96	@ 0x60
 80051a8:	461a      	mov	r2, r3
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	4413      	add	r3, r2
 80051b0:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	4a0c      	ldr	r2, [pc, #48]	@ (80051e8 <LL_ADC_SetOffsetState+0x50>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d108      	bne.n	80051cc <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	431a      	orrs	r2, r3
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80051ca:	e007      	b.n	80051dc <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	431a      	orrs	r2, r3
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	601a      	str	r2, [r3, #0]
}
 80051dc:	bf00      	nop
 80051de:	371c      	adds	r7, #28
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr
 80051e8:	58026000 	.word	0x58026000

080051ec <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d101      	bne.n	8005204 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005200:	2301      	movs	r3, #1
 8005202:	e000      	b.n	8005206 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	370c      	adds	r7, #12
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr

08005212 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005212:	b480      	push	{r7}
 8005214:	b087      	sub	sp, #28
 8005216:	af00      	add	r7, sp, #0
 8005218:	60f8      	str	r0, [r7, #12]
 800521a:	60b9      	str	r1, [r7, #8]
 800521c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	3330      	adds	r3, #48	@ 0x30
 8005222:	461a      	mov	r2, r3
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	0a1b      	lsrs	r3, r3, #8
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	f003 030c 	and.w	r3, r3, #12
 800522e:	4413      	add	r3, r2
 8005230:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	f003 031f 	and.w	r3, r3, #31
 800523c:	211f      	movs	r1, #31
 800523e:	fa01 f303 	lsl.w	r3, r1, r3
 8005242:	43db      	mvns	r3, r3
 8005244:	401a      	ands	r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	0e9b      	lsrs	r3, r3, #26
 800524a:	f003 011f 	and.w	r1, r3, #31
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	f003 031f 	and.w	r3, r3, #31
 8005254:	fa01 f303 	lsl.w	r3, r1, r3
 8005258:	431a      	orrs	r2, r3
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800525e:	bf00      	nop
 8005260:	371c      	adds	r7, #28
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr

0800526a <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800526a:	b480      	push	{r7}
 800526c:	b083      	sub	sp, #12
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
 8005272:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	f023 0203 	bic.w	r2, r3, #3
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	431a      	orrs	r2, r3
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	60da      	str	r2, [r3, #12]
}
 8005284:	bf00      	nop
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	f043 0201 	orr.w	r2, r3, #1
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	60da      	str	r2, [r3, #12]
}
 80052a4:	bf00      	nop
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a08      	ldr	r2, [pc, #32]	@ (80052e0 <LL_ADC_REG_SetDMATransferMode+0x30>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d107      	bne.n	80052d2 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	f023 0203 	bic.w	r2, r3, #3
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	431a      	orrs	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	60da      	str	r2, [r3, #12]
  }
}
 80052d2:	bf00      	nop
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	58026000 	.word	0x58026000

080052e4 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052f0:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d101      	bne.n	80052fc <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80052f8:	2301      	movs	r3, #1
 80052fa:	e000      	b.n	80052fe <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	370c      	adds	r7, #12
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr

0800530a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800530a:	b480      	push	{r7}
 800530c:	b087      	sub	sp, #28
 800530e:	af00      	add	r7, sp, #0
 8005310:	60f8      	str	r0, [r7, #12]
 8005312:	60b9      	str	r1, [r7, #8]
 8005314:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	3314      	adds	r3, #20
 800531a:	461a      	mov	r2, r3
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	0e5b      	lsrs	r3, r3, #25
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	f003 0304 	and.w	r3, r3, #4
 8005326:	4413      	add	r3, r2
 8005328:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	0d1b      	lsrs	r3, r3, #20
 8005332:	f003 031f 	and.w	r3, r3, #31
 8005336:	2107      	movs	r1, #7
 8005338:	fa01 f303 	lsl.w	r3, r1, r3
 800533c:	43db      	mvns	r3, r3
 800533e:	401a      	ands	r2, r3
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	0d1b      	lsrs	r3, r3, #20
 8005344:	f003 031f 	and.w	r3, r3, #31
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	fa01 f303 	lsl.w	r3, r1, r3
 800534e:	431a      	orrs	r2, r3
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005354:	bf00      	nop
 8005356:	371c      	adds	r7, #28
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005360:	b480      	push	{r7}
 8005362:	b085      	sub	sp, #20
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	4a1a      	ldr	r2, [pc, #104]	@ (80053d8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d115      	bne.n	80053a0 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005380:	43db      	mvns	r3, r3
 8005382:	401a      	ands	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f003 0318 	and.w	r3, r3, #24
 800538a:	4914      	ldr	r1, [pc, #80]	@ (80053dc <LL_ADC_SetChannelSingleDiff+0x7c>)
 800538c:	40d9      	lsrs	r1, r3
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	400b      	ands	r3, r1
 8005392:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005396:	431a      	orrs	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 800539e:	e014      	b.n	80053ca <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053ac:	43db      	mvns	r3, r3
 80053ae:	401a      	ands	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f003 0318 	and.w	r3, r3, #24
 80053b6:	4909      	ldr	r1, [pc, #36]	@ (80053dc <LL_ADC_SetChannelSingleDiff+0x7c>)
 80053b8:	40d9      	lsrs	r1, r3
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	400b      	ands	r3, r1
 80053be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053c2:	431a      	orrs	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80053ca:	bf00      	nop
 80053cc:	3714      	adds	r7, #20
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr
 80053d6:	bf00      	nop
 80053d8:	58026000 	.word	0x58026000
 80053dc:	000fffff 	.word	0x000fffff

080053e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f003 031f 	and.w	r3, r3, #31
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800540c:	4618      	mov	r0, r3
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	689a      	ldr	r2, [r3, #8]
 8005424:	4b04      	ldr	r3, [pc, #16]	@ (8005438 <LL_ADC_DisableDeepPowerDown+0x20>)
 8005426:	4013      	ands	r3, r2
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	6093      	str	r3, [r2, #8]
}
 800542c:	bf00      	nop
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr
 8005438:	5fffffc0 	.word	0x5fffffc0

0800543c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800544c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005450:	d101      	bne.n	8005456 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005452:	2301      	movs	r3, #1
 8005454:	e000      	b.n	8005458 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005456:	2300      	movs	r3, #0
}
 8005458:	4618      	mov	r0, r3
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005464:	b480      	push	{r7}
 8005466:	b083      	sub	sp, #12
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	4b05      	ldr	r3, [pc, #20]	@ (8005488 <LL_ADC_EnableInternalRegulator+0x24>)
 8005472:	4013      	ands	r3, r2
 8005474:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr
 8005488:	6fffffc0 	.word	0x6fffffc0

0800548c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800549c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054a0:	d101      	bne.n	80054a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80054a2:	2301      	movs	r3, #1
 80054a4:	e000      	b.n	80054a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689a      	ldr	r2, [r3, #8]
 80054c0:	4b05      	ldr	r3, [pc, #20]	@ (80054d8 <LL_ADC_Enable+0x24>)
 80054c2:	4013      	ands	r3, r2
 80054c4:	f043 0201 	orr.w	r2, r3, #1
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80054cc:	bf00      	nop
 80054ce:	370c      	adds	r7, #12
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr
 80054d8:	7fffffc0 	.word	0x7fffffc0

080054dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	689a      	ldr	r2, [r3, #8]
 80054e8:	4b05      	ldr	r3, [pc, #20]	@ (8005500 <LL_ADC_Disable+0x24>)
 80054ea:	4013      	ands	r3, r2
 80054ec:	f043 0202 	orr.w	r2, r3, #2
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80054f4:	bf00      	nop
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr
 8005500:	7fffffc0 	.word	0x7fffffc0

08005504 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f003 0301 	and.w	r3, r3, #1
 8005514:	2b01      	cmp	r3, #1
 8005516:	d101      	bne.n	800551c <LL_ADC_IsEnabled+0x18>
 8005518:	2301      	movs	r3, #1
 800551a:	e000      	b.n	800551e <LL_ADC_IsEnabled+0x1a>
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	370c      	adds	r7, #12
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr

0800552a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800552a:	b480      	push	{r7}
 800552c:	b083      	sub	sp, #12
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f003 0302 	and.w	r3, r3, #2
 800553a:	2b02      	cmp	r3, #2
 800553c:	d101      	bne.n	8005542 <LL_ADC_IsDisableOngoing+0x18>
 800553e:	2301      	movs	r3, #1
 8005540:	e000      	b.n	8005544 <LL_ADC_IsDisableOngoing+0x1a>
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689a      	ldr	r2, [r3, #8]
 800555c:	4b05      	ldr	r3, [pc, #20]	@ (8005574 <LL_ADC_REG_StartConversion+0x24>)
 800555e:	4013      	ands	r3, r2
 8005560:	f043 0204 	orr.w	r2, r3, #4
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005568:	bf00      	nop
 800556a:	370c      	adds	r7, #12
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr
 8005574:	7fffffc0 	.word	0x7fffffc0

08005578 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	689a      	ldr	r2, [r3, #8]
 8005584:	4b05      	ldr	r3, [pc, #20]	@ (800559c <LL_ADC_REG_StopConversion+0x24>)
 8005586:	4013      	ands	r3, r2
 8005588:	f043 0210 	orr.w	r2, r3, #16
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005590:	bf00      	nop
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr
 800559c:	7fffffc0 	.word	0x7fffffc0

080055a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	f003 0304 	and.w	r3, r3, #4
 80055b0:	2b04      	cmp	r3, #4
 80055b2:	d101      	bne.n	80055b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80055b4:	2301      	movs	r3, #1
 80055b6:	e000      	b.n	80055ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
	...

080055c8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689a      	ldr	r2, [r3, #8]
 80055d4:	4b05      	ldr	r3, [pc, #20]	@ (80055ec <LL_ADC_INJ_StopConversion+0x24>)
 80055d6:	4013      	ands	r3, r2
 80055d8:	f043 0220 	orr.w	r2, r3, #32
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80055e0:	bf00      	nop
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr
 80055ec:	7fffffc0 	.word	0x7fffffc0

080055f0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f003 0308 	and.w	r3, r3, #8
 8005600:	2b08      	cmp	r3, #8
 8005602:	d101      	bne.n	8005608 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005604:	2301      	movs	r3, #1
 8005606:	e000      	b.n	800560a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
	...

08005618 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005618:	b590      	push	{r4, r7, lr}
 800561a:	b089      	sub	sp, #36	@ 0x24
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005620:	2300      	movs	r3, #0
 8005622:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005624:	2300      	movs	r3, #0
 8005626:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d101      	bne.n	8005632 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e1ee      	b.n	8005a10 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800563c:	2b00      	cmp	r3, #0
 800563e:	d109      	bne.n	8005654 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f7fe ff47 	bl	80044d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4618      	mov	r0, r3
 800565a:	f7ff feef 	bl	800543c <LL_ADC_IsDeepPowerDownEnabled>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d004      	beq.n	800566e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4618      	mov	r0, r3
 800566a:	f7ff fed5 	bl	8005418 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4618      	mov	r0, r3
 8005674:	f7ff ff0a 	bl	800548c <LL_ADC_IsInternalRegulatorEnabled>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d114      	bne.n	80056a8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4618      	mov	r0, r3
 8005684:	f7ff feee 	bl	8005464 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005688:	4b8e      	ldr	r3, [pc, #568]	@ (80058c4 <HAL_ADC_Init+0x2ac>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	099b      	lsrs	r3, r3, #6
 800568e:	4a8e      	ldr	r2, [pc, #568]	@ (80058c8 <HAL_ADC_Init+0x2b0>)
 8005690:	fba2 2303 	umull	r2, r3, r2, r3
 8005694:	099b      	lsrs	r3, r3, #6
 8005696:	3301      	adds	r3, #1
 8005698:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800569a:	e002      	b.n	80056a2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	3b01      	subs	r3, #1
 80056a0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d1f9      	bne.n	800569c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f7ff feed 	bl	800548c <LL_ADC_IsInternalRegulatorEnabled>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d10d      	bne.n	80056d4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056bc:	f043 0210 	orr.w	r2, r3, #16
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056c8:	f043 0201 	orr.w	r2, r3, #1
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	f7ff ff61 	bl	80055a0 <LL_ADC_REG_IsConversionOngoing>
 80056de:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056e4:	f003 0310 	and.w	r3, r3, #16
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f040 8188 	bne.w	80059fe <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f040 8184 	bne.w	80059fe <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056fa:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80056fe:	f043 0202 	orr.w	r2, r3, #2
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4618      	mov	r0, r3
 800570c:	f7ff fefa 	bl	8005504 <LL_ADC_IsEnabled>
 8005710:	4603      	mov	r3, r0
 8005712:	2b00      	cmp	r3, #0
 8005714:	d136      	bne.n	8005784 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a6c      	ldr	r2, [pc, #432]	@ (80058cc <HAL_ADC_Init+0x2b4>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d004      	beq.n	800572a <HAL_ADC_Init+0x112>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a6a      	ldr	r2, [pc, #424]	@ (80058d0 <HAL_ADC_Init+0x2b8>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d10e      	bne.n	8005748 <HAL_ADC_Init+0x130>
 800572a:	4868      	ldr	r0, [pc, #416]	@ (80058cc <HAL_ADC_Init+0x2b4>)
 800572c:	f7ff feea 	bl	8005504 <LL_ADC_IsEnabled>
 8005730:	4604      	mov	r4, r0
 8005732:	4867      	ldr	r0, [pc, #412]	@ (80058d0 <HAL_ADC_Init+0x2b8>)
 8005734:	f7ff fee6 	bl	8005504 <LL_ADC_IsEnabled>
 8005738:	4603      	mov	r3, r0
 800573a:	4323      	orrs	r3, r4
 800573c:	2b00      	cmp	r3, #0
 800573e:	bf0c      	ite	eq
 8005740:	2301      	moveq	r3, #1
 8005742:	2300      	movne	r3, #0
 8005744:	b2db      	uxtb	r3, r3
 8005746:	e008      	b.n	800575a <HAL_ADC_Init+0x142>
 8005748:	4862      	ldr	r0, [pc, #392]	@ (80058d4 <HAL_ADC_Init+0x2bc>)
 800574a:	f7ff fedb 	bl	8005504 <LL_ADC_IsEnabled>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	bf0c      	ite	eq
 8005754:	2301      	moveq	r3, #1
 8005756:	2300      	movne	r3, #0
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d012      	beq.n	8005784 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a5a      	ldr	r2, [pc, #360]	@ (80058cc <HAL_ADC_Init+0x2b4>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d004      	beq.n	8005772 <HAL_ADC_Init+0x15a>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a58      	ldr	r2, [pc, #352]	@ (80058d0 <HAL_ADC_Init+0x2b8>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d101      	bne.n	8005776 <HAL_ADC_Init+0x15e>
 8005772:	4a59      	ldr	r2, [pc, #356]	@ (80058d8 <HAL_ADC_Init+0x2c0>)
 8005774:	e000      	b.n	8005778 <HAL_ADC_Init+0x160>
 8005776:	4a59      	ldr	r2, [pc, #356]	@ (80058dc <HAL_ADC_Init+0x2c4>)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	4619      	mov	r1, r3
 800577e:	4610      	mov	r0, r2
 8005780:	f7ff fc0e 	bl	8004fa0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a52      	ldr	r2, [pc, #328]	@ (80058d4 <HAL_ADC_Init+0x2bc>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d129      	bne.n	80057e2 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	7e5b      	ldrb	r3, [r3, #25]
 8005792:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8005798:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800579e:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	2b08      	cmp	r3, #8
 80057a6:	d013      	beq.n	80057d0 <HAL_ADC_Init+0x1b8>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	2b0c      	cmp	r3, #12
 80057ae:	d00d      	beq.n	80057cc <HAL_ADC_Init+0x1b4>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	2b1c      	cmp	r3, #28
 80057b6:	d007      	beq.n	80057c8 <HAL_ADC_Init+0x1b0>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	2b18      	cmp	r3, #24
 80057be:	d101      	bne.n	80057c4 <HAL_ADC_Init+0x1ac>
 80057c0:	2318      	movs	r3, #24
 80057c2:	e006      	b.n	80057d2 <HAL_ADC_Init+0x1ba>
 80057c4:	2300      	movs	r3, #0
 80057c6:	e004      	b.n	80057d2 <HAL_ADC_Init+0x1ba>
 80057c8:	2310      	movs	r3, #16
 80057ca:	e002      	b.n	80057d2 <HAL_ADC_Init+0x1ba>
 80057cc:	2308      	movs	r3, #8
 80057ce:	e000      	b.n	80057d2 <HAL_ADC_Init+0x1ba>
 80057d0:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80057d2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057da:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80057dc:	4313      	orrs	r3, r2
 80057de:	61bb      	str	r3, [r7, #24]
 80057e0:	e00e      	b.n	8005800 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	7e5b      	ldrb	r3, [r3, #25]
 80057e6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80057ec:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80057f2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057fa:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80057fc:	4313      	orrs	r3, r2
 80057fe:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005806:	2b01      	cmp	r3, #1
 8005808:	d106      	bne.n	8005818 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580e:	3b01      	subs	r3, #1
 8005810:	045b      	lsls	r3, r3, #17
 8005812:	69ba      	ldr	r2, [r7, #24]
 8005814:	4313      	orrs	r3, r2
 8005816:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800581c:	2b00      	cmp	r3, #0
 800581e:	d009      	beq.n	8005834 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005824:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800582e:	69ba      	ldr	r2, [r7, #24]
 8005830:	4313      	orrs	r3, r2
 8005832:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a26      	ldr	r2, [pc, #152]	@ (80058d4 <HAL_ADC_Init+0x2bc>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d115      	bne.n	800586a <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68da      	ldr	r2, [r3, #12]
 8005844:	4b26      	ldr	r3, [pc, #152]	@ (80058e0 <HAL_ADC_Init+0x2c8>)
 8005846:	4013      	ands	r3, r2
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	6812      	ldr	r2, [r2, #0]
 800584c:	69b9      	ldr	r1, [r7, #24]
 800584e:	430b      	orrs	r3, r1
 8005850:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	430a      	orrs	r2, r1
 8005866:	611a      	str	r2, [r3, #16]
 8005868:	e009      	b.n	800587e <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	4b1c      	ldr	r3, [pc, #112]	@ (80058e4 <HAL_ADC_Init+0x2cc>)
 8005872:	4013      	ands	r3, r2
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	6812      	ldr	r2, [r2, #0]
 8005878:	69b9      	ldr	r1, [r7, #24]
 800587a:	430b      	orrs	r3, r1
 800587c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4618      	mov	r0, r3
 8005884:	f7ff fe8c 	bl	80055a0 <LL_ADC_REG_IsConversionOngoing>
 8005888:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4618      	mov	r0, r3
 8005890:	f7ff feae 	bl	80055f0 <LL_ADC_INJ_IsConversionOngoing>
 8005894:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	2b00      	cmp	r3, #0
 800589a:	f040 808e 	bne.w	80059ba <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f040 808a 	bne.w	80059ba <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a0a      	ldr	r2, [pc, #40]	@ (80058d4 <HAL_ADC_Init+0x2bc>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d11b      	bne.n	80058e8 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	7e1b      	ldrb	r3, [r3, #24]
 80058b4:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80058bc:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80058be:	4313      	orrs	r3, r2
 80058c0:	61bb      	str	r3, [r7, #24]
 80058c2:	e018      	b.n	80058f6 <HAL_ADC_Init+0x2de>
 80058c4:	24000148 	.word	0x24000148
 80058c8:	053e2d63 	.word	0x053e2d63
 80058cc:	40022000 	.word	0x40022000
 80058d0:	40022100 	.word	0x40022100
 80058d4:	58026000 	.word	0x58026000
 80058d8:	40022300 	.word	0x40022300
 80058dc:	58026300 	.word	0x58026300
 80058e0:	fff04007 	.word	0xfff04007
 80058e4:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	7e1b      	ldrb	r3, [r3, #24]
 80058ec:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80058f2:	4313      	orrs	r3, r2
 80058f4:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	68da      	ldr	r2, [r3, #12]
 80058fc:	4b46      	ldr	r3, [pc, #280]	@ (8005a18 <HAL_ADC_Init+0x400>)
 80058fe:	4013      	ands	r3, r2
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	6812      	ldr	r2, [r2, #0]
 8005904:	69b9      	ldr	r1, [r7, #24]
 8005906:	430b      	orrs	r3, r1
 8005908:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005910:	2b01      	cmp	r3, #1
 8005912:	d137      	bne.n	8005984 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005918:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a3f      	ldr	r2, [pc, #252]	@ (8005a1c <HAL_ADC_Init+0x404>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d116      	bne.n	8005952 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	691a      	ldr	r2, [r3, #16]
 800592a:	4b3d      	ldr	r3, [pc, #244]	@ (8005a20 <HAL_ADC_Init+0x408>)
 800592c:	4013      	ands	r3, r2
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005936:	4311      	orrs	r1, r2
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800593c:	4311      	orrs	r1, r2
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005942:	430a      	orrs	r2, r1
 8005944:	431a      	orrs	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f042 0201 	orr.w	r2, r2, #1
 800594e:	611a      	str	r2, [r3, #16]
 8005950:	e020      	b.n	8005994 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	691a      	ldr	r2, [r3, #16]
 8005958:	4b32      	ldr	r3, [pc, #200]	@ (8005a24 <HAL_ADC_Init+0x40c>)
 800595a:	4013      	ands	r3, r2
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005960:	3a01      	subs	r2, #1
 8005962:	0411      	lsls	r1, r2, #16
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005968:	4311      	orrs	r1, r2
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800596e:	4311      	orrs	r1, r2
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005974:	430a      	orrs	r2, r1
 8005976:	431a      	orrs	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f042 0201 	orr.w	r2, r2, #1
 8005980:	611a      	str	r2, [r3, #16]
 8005982:	e007      	b.n	8005994 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	691a      	ldr	r2, [r3, #16]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f022 0201 	bic.w	r2, r2, #1
 8005992:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	430a      	orrs	r2, r1
 80059a8:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a1b      	ldr	r2, [pc, #108]	@ (8005a1c <HAL_ADC_Init+0x404>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d002      	beq.n	80059ba <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f001 fb29 	bl	800700c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d10c      	bne.n	80059dc <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c8:	f023 010f 	bic.w	r1, r3, #15
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	69db      	ldr	r3, [r3, #28]
 80059d0:	1e5a      	subs	r2, r3, #1
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	430a      	orrs	r2, r1
 80059d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80059da:	e007      	b.n	80059ec <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f022 020f 	bic.w	r2, r2, #15
 80059ea:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059f0:	f023 0303 	bic.w	r3, r3, #3
 80059f4:	f043 0201 	orr.w	r2, r3, #1
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	661a      	str	r2, [r3, #96]	@ 0x60
 80059fc:	e007      	b.n	8005a0e <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a02:	f043 0210 	orr.w	r2, r3, #16
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005a0e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3724      	adds	r7, #36	@ 0x24
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd90      	pop	{r4, r7, pc}
 8005a18:	ffffbffc 	.word	0xffffbffc
 8005a1c:	58026000 	.word	0x58026000
 8005a20:	fc00f81f 	.word	0xfc00f81f
 8005a24:	fc00f81e 	.word	0xfc00f81e

08005a28 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b086      	sub	sp, #24
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a60      	ldr	r2, [pc, #384]	@ (8005bbc <HAL_ADC_Start_DMA+0x194>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d004      	beq.n	8005a48 <HAL_ADC_Start_DMA+0x20>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a5f      	ldr	r2, [pc, #380]	@ (8005bc0 <HAL_ADC_Start_DMA+0x198>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d101      	bne.n	8005a4c <HAL_ADC_Start_DMA+0x24>
 8005a48:	4b5e      	ldr	r3, [pc, #376]	@ (8005bc4 <HAL_ADC_Start_DMA+0x19c>)
 8005a4a:	e000      	b.n	8005a4e <HAL_ADC_Start_DMA+0x26>
 8005a4c:	4b5e      	ldr	r3, [pc, #376]	@ (8005bc8 <HAL_ADC_Start_DMA+0x1a0>)
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7ff fcc6 	bl	80053e0 <LL_ADC_GetMultimode>
 8005a54:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f7ff fda0 	bl	80055a0 <LL_ADC_REG_IsConversionOngoing>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f040 80a2 	bne.w	8005bac <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <HAL_ADC_Start_DMA+0x4e>
 8005a72:	2302      	movs	r3, #2
 8005a74:	e09d      	b.n	8005bb2 <HAL_ADC_Start_DMA+0x18a>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d006      	beq.n	8005a92 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	2b05      	cmp	r3, #5
 8005a88:	d003      	beq.n	8005a92 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	2b09      	cmp	r3, #9
 8005a8e:	f040 8086 	bne.w	8005b9e <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f001 f93c 	bl	8006d10 <ADC_Enable>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005a9c:	7dfb      	ldrb	r3, [r7, #23]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d178      	bne.n	8005b94 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005aa6:	4b49      	ldr	r3, [pc, #292]	@ (8005bcc <HAL_ADC_Start_DMA+0x1a4>)
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a42      	ldr	r2, [pc, #264]	@ (8005bc0 <HAL_ADC_Start_DMA+0x198>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d002      	beq.n	8005ac2 <HAL_ADC_Start_DMA+0x9a>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	e000      	b.n	8005ac4 <HAL_ADC_Start_DMA+0x9c>
 8005ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8005bbc <HAL_ADC_Start_DMA+0x194>)
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	6812      	ldr	r2, [r2, #0]
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d002      	beq.n	8005ad2 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d105      	bne.n	8005ade <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ad6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ae2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d006      	beq.n	8005af8 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005aee:	f023 0206 	bic.w	r2, r3, #6
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	665a      	str	r2, [r3, #100]	@ 0x64
 8005af6:	e002      	b.n	8005afe <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2200      	movs	r2, #0
 8005afc:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b02:	4a33      	ldr	r2, [pc, #204]	@ (8005bd0 <HAL_ADC_Start_DMA+0x1a8>)
 8005b04:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b0a:	4a32      	ldr	r2, [pc, #200]	@ (8005bd4 <HAL_ADC_Start_DMA+0x1ac>)
 8005b0c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b12:	4a31      	ldr	r2, [pc, #196]	@ (8005bd8 <HAL_ADC_Start_DMA+0x1b0>)
 8005b14:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	221c      	movs	r2, #28
 8005b1c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	685a      	ldr	r2, [r3, #4]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f042 0210 	orr.w	r2, r2, #16
 8005b34:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a28      	ldr	r2, [pc, #160]	@ (8005bdc <HAL_ADC_Start_DMA+0x1b4>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d10f      	bne.n	8005b60 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	4610      	mov	r0, r2
 8005b50:	f7ff fbae 	bl	80052b0 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f7ff fb99 	bl	8005290 <LL_ADC_EnableDMAReq>
 8005b5e:	e007      	b.n	8005b70 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b68:	4619      	mov	r1, r3
 8005b6a:	4610      	mov	r0, r2
 8005b6c:	f7ff fb7d 	bl	800526a <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	3340      	adds	r3, #64	@ 0x40
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f002 fba0 	bl	80082c4 <HAL_DMA_Start_IT>
 8005b84:	4603      	mov	r3, r0
 8005b86:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7ff fcdf 	bl	8005550 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005b92:	e00d      	b.n	8005bb0 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8005b9c:	e008      	b.n	8005bb0 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8005baa:	e001      	b.n	8005bb0 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005bac:	2302      	movs	r3, #2
 8005bae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005bb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3718      	adds	r7, #24
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	40022000 	.word	0x40022000
 8005bc0:	40022100 	.word	0x40022100
 8005bc4:	40022300 	.word	0x40022300
 8005bc8:	58026300 	.word	0x58026300
 8005bcc:	fffff0fe 	.word	0xfffff0fe
 8005bd0:	08006ee3 	.word	0x08006ee3
 8005bd4:	08006fbb 	.word	0x08006fbb
 8005bd8:	08006fd7 	.word	0x08006fd7
 8005bdc:	58026000 	.word	0x58026000

08005be0 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d101      	bne.n	8005bf6 <HAL_ADC_Stop_DMA+0x16>
 8005bf2:	2302      	movs	r3, #2
 8005bf4:	e04f      	b.n	8005c96 <HAL_ADC_Stop_DMA+0xb6>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005bfe:	2103      	movs	r1, #3
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f000 ffc9 	bl	8006b98 <ADC_ConversionStop>
 8005c06:	4603      	mov	r3, r0
 8005c08:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005c0a:	7bfb      	ldrb	r3, [r7, #15]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d13d      	bne.n	8005c8c <HAL_ADC_Stop_DMA+0xac>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	68da      	ldr	r2, [r3, #12]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f022 0203 	bic.w	r2, r2, #3
 8005c1e:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c24:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d10f      	bne.n	8005c4e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c32:	4618      	mov	r0, r3
 8005c34:	f002 fdb0 	bl	8008798 <HAL_DMA_Abort>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8005c3c:	7bfb      	ldrb	r3, [r7, #15]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d005      	beq.n	8005c4e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c46:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685a      	ldr	r2, [r3, #4]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0210 	bic.w	r2, r2, #16
 8005c5c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8005c5e:	7bfb      	ldrb	r3, [r7, #15]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d105      	bne.n	8005c70 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f001 f8dd 	bl	8006e24 <ADC_Disable>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	73fb      	strb	r3, [r7, #15]
 8005c6e:	e002      	b.n	8005c76 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f001 f8d7 	bl	8006e24 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005c76:	7bfb      	ldrb	r3, [r7, #15]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d107      	bne.n	8005c8c <HAL_ADC_Stop_DMA+0xac>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005c80:	4b07      	ldr	r3, [pc, #28]	@ (8005ca0 <HAL_ADC_Stop_DMA+0xc0>)
 8005c82:	4013      	ands	r3, r2
 8005c84:	f043 0201 	orr.w	r2, r3, #1
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8005c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3710      	adds	r7, #16
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop
 8005ca0:	ffffeefe 	.word	0xffffeefe

08005ca4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b08a      	sub	sp, #40	@ 0x28
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005cac:	2300      	movs	r3, #0
 8005cae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a87      	ldr	r2, [pc, #540]	@ (8005ee4 <HAL_ADC_IRQHandler+0x240>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d004      	beq.n	8005cd4 <HAL_ADC_IRQHandler+0x30>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a86      	ldr	r2, [pc, #536]	@ (8005ee8 <HAL_ADC_IRQHandler+0x244>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d101      	bne.n	8005cd8 <HAL_ADC_IRQHandler+0x34>
 8005cd4:	4b85      	ldr	r3, [pc, #532]	@ (8005eec <HAL_ADC_IRQHandler+0x248>)
 8005cd6:	e000      	b.n	8005cda <HAL_ADC_IRQHandler+0x36>
 8005cd8:	4b85      	ldr	r3, [pc, #532]	@ (8005ef0 <HAL_ADC_IRQHandler+0x24c>)
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f7ff fb80 	bl	80053e0 <LL_ADC_GetMultimode>
 8005ce0:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	f003 0302 	and.w	r3, r3, #2
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d017      	beq.n	8005d1c <HAL_ADC_IRQHandler+0x78>
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	f003 0302 	and.w	r3, r3, #2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d012      	beq.n	8005d1c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cfa:	f003 0310 	and.w	r3, r3, #16
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d105      	bne.n	8005d0e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d06:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f001 fb4e 	bl	80073b0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2202      	movs	r2, #2
 8005d1a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	f003 0304 	and.w	r3, r3, #4
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d004      	beq.n	8005d30 <HAL_ADC_IRQHandler+0x8c>
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	f003 0304 	and.w	r3, r3, #4
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d10a      	bne.n	8005d46 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	f000 8083 	beq.w	8005e42 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	f003 0308 	and.w	r3, r3, #8
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d07d      	beq.n	8005e42 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d4a:	f003 0310 	and.w	r3, r3, #16
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d105      	bne.n	8005d5e <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d56:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7ff fa42 	bl	80051ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d062      	beq.n	8005e34 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a5d      	ldr	r2, [pc, #372]	@ (8005ee8 <HAL_ADC_IRQHandler+0x244>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d002      	beq.n	8005d7e <HAL_ADC_IRQHandler+0xda>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	e000      	b.n	8005d80 <HAL_ADC_IRQHandler+0xdc>
 8005d7e:	4b59      	ldr	r3, [pc, #356]	@ (8005ee4 <HAL_ADC_IRQHandler+0x240>)
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	6812      	ldr	r2, [r2, #0]
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d008      	beq.n	8005d9a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d005      	beq.n	8005d9a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	2b05      	cmp	r3, #5
 8005d92:	d002      	beq.n	8005d9a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	2b09      	cmp	r3, #9
 8005d98:	d104      	bne.n	8005da4 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	623b      	str	r3, [r7, #32]
 8005da2:	e00c      	b.n	8005dbe <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a4f      	ldr	r2, [pc, #316]	@ (8005ee8 <HAL_ADC_IRQHandler+0x244>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d002      	beq.n	8005db4 <HAL_ADC_IRQHandler+0x110>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	e000      	b.n	8005db6 <HAL_ADC_IRQHandler+0x112>
 8005db4:	4b4b      	ldr	r3, [pc, #300]	@ (8005ee4 <HAL_ADC_IRQHandler+0x240>)
 8005db6:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005dbe:	6a3b      	ldr	r3, [r7, #32]
 8005dc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d135      	bne.n	8005e34 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0308 	and.w	r3, r3, #8
 8005dd2:	2b08      	cmp	r3, #8
 8005dd4:	d12e      	bne.n	8005e34 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7ff fbe0 	bl	80055a0 <LL_ADC_REG_IsConversionOngoing>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d11a      	bne.n	8005e1c <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	685a      	ldr	r2, [r3, #4]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f022 020c 	bic.w	r2, r2, #12
 8005df4:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dfa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d112      	bne.n	8005e34 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e12:	f043 0201 	orr.w	r2, r3, #1
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	661a      	str	r2, [r3, #96]	@ 0x60
 8005e1a:	e00b      	b.n	8005e34 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e20:	f043 0210 	orr.w	r2, r3, #16
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e2c:	f043 0201 	orr.w	r2, r3, #1
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f7fd fc43 	bl	80036c0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	220c      	movs	r2, #12
 8005e40:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	f003 0320 	and.w	r3, r3, #32
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d004      	beq.n	8005e56 <HAL_ADC_IRQHandler+0x1b2>
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	f003 0320 	and.w	r3, r3, #32
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d10b      	bne.n	8005e6e <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f000 80a0 	beq.w	8005fa2 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 809a 	beq.w	8005fa2 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e72:	f003 0310 	and.w	r3, r3, #16
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d105      	bne.n	8005e86 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e7e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f7ff fa2a 	bl	80052e4 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005e90:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7ff f9a8 	bl	80051ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8005e9c:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a11      	ldr	r2, [pc, #68]	@ (8005ee8 <HAL_ADC_IRQHandler+0x244>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d002      	beq.n	8005eae <HAL_ADC_IRQHandler+0x20a>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	e000      	b.n	8005eb0 <HAL_ADC_IRQHandler+0x20c>
 8005eae:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee4 <HAL_ADC_IRQHandler+0x240>)
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	6812      	ldr	r2, [r2, #0]
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d008      	beq.n	8005eca <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d005      	beq.n	8005eca <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	2b06      	cmp	r3, #6
 8005ec2:	d002      	beq.n	8005eca <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	2b07      	cmp	r3, #7
 8005ec8:	d104      	bne.n	8005ed4 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	623b      	str	r3, [r7, #32]
 8005ed2:	e014      	b.n	8005efe <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a03      	ldr	r2, [pc, #12]	@ (8005ee8 <HAL_ADC_IRQHandler+0x244>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d00a      	beq.n	8005ef4 <HAL_ADC_IRQHandler+0x250>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	e008      	b.n	8005ef6 <HAL_ADC_IRQHandler+0x252>
 8005ee4:	40022000 	.word	0x40022000
 8005ee8:	40022100 	.word	0x40022100
 8005eec:	40022300 	.word	0x40022300
 8005ef0:	58026300 	.word	0x58026300
 8005ef4:	4b84      	ldr	r3, [pc, #528]	@ (8006108 <HAL_ADC_IRQHandler+0x464>)
 8005ef6:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	68db      	ldr	r3, [r3, #12]
 8005efc:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d047      	beq.n	8005f94 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005f04:	6a3b      	ldr	r3, [r7, #32]
 8005f06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d007      	beq.n	8005f1e <HAL_ADC_IRQHandler+0x27a>
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d03f      	beq.n	8005f94 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d13a      	bne.n	8005f94 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f28:	2b40      	cmp	r3, #64	@ 0x40
 8005f2a:	d133      	bne.n	8005f94 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005f2c:	6a3b      	ldr	r3, [r7, #32]
 8005f2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d12e      	bne.n	8005f94 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7ff fb58 	bl	80055f0 <LL_ADC_INJ_IsConversionOngoing>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d11a      	bne.n	8005f7c <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005f54:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f5a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d112      	bne.n	8005f94 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f72:	f043 0201 	orr.w	r2, r3, #1
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	661a      	str	r2, [r3, #96]	@ 0x60
 8005f7a:	e00b      	b.n	8005f94 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f80:	f043 0210 	orr.w	r2, r3, #16
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f8c:	f043 0201 	orr.w	r2, r3, #1
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f001 f9e3 	bl	8007360 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2260      	movs	r2, #96	@ 0x60
 8005fa0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d011      	beq.n	8005fd0 <HAL_ADC_IRQHandler+0x32c>
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00c      	beq.n	8005fd0 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 f8a8 	bl	8006118 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	2280      	movs	r2, #128	@ 0x80
 8005fce:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005fd0:	69fb      	ldr	r3, [r7, #28]
 8005fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d012      	beq.n	8006000 <HAL_ADC_IRQHandler+0x35c>
 8005fda:	69bb      	ldr	r3, [r7, #24]
 8005fdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00d      	beq.n	8006000 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fe8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f001 f9c9 	bl	8007388 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ffe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006006:	2b00      	cmp	r3, #0
 8006008:	d012      	beq.n	8006030 <HAL_ADC_IRQHandler+0x38c>
 800600a:	69bb      	ldr	r3, [r7, #24]
 800600c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00d      	beq.n	8006030 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006018:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f001 f9bb 	bl	800739c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800602e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	f003 0310 	and.w	r3, r3, #16
 8006036:	2b00      	cmp	r3, #0
 8006038:	d043      	beq.n	80060c2 <HAL_ADC_IRQHandler+0x41e>
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	f003 0310 	and.w	r3, r3, #16
 8006040:	2b00      	cmp	r3, #0
 8006042:	d03e      	beq.n	80060c2 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006048:	2b00      	cmp	r3, #0
 800604a:	d102      	bne.n	8006052 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 800604c:	2301      	movs	r3, #1
 800604e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006050:	e021      	b.n	8006096 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d015      	beq.n	8006084 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a2a      	ldr	r2, [pc, #168]	@ (8006108 <HAL_ADC_IRQHandler+0x464>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d004      	beq.n	800606c <HAL_ADC_IRQHandler+0x3c8>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a29      	ldr	r2, [pc, #164]	@ (800610c <HAL_ADC_IRQHandler+0x468>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d101      	bne.n	8006070 <HAL_ADC_IRQHandler+0x3cc>
 800606c:	4b28      	ldr	r3, [pc, #160]	@ (8006110 <HAL_ADC_IRQHandler+0x46c>)
 800606e:	e000      	b.n	8006072 <HAL_ADC_IRQHandler+0x3ce>
 8006070:	4b28      	ldr	r3, [pc, #160]	@ (8006114 <HAL_ADC_IRQHandler+0x470>)
 8006072:	4618      	mov	r0, r3
 8006074:	f7ff f9c2 	bl	80053fc <LL_ADC_GetMultiDMATransfer>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00b      	beq.n	8006096 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800607e:	2301      	movs	r3, #1
 8006080:	627b      	str	r3, [r7, #36]	@ 0x24
 8006082:	e008      	b.n	8006096 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	f003 0303 	and.w	r3, r3, #3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d001      	beq.n	8006096 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8006092:	2301      	movs	r3, #1
 8006094:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	2b01      	cmp	r3, #1
 800609a:	d10e      	bne.n	80060ba <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060a0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060ac:	f043 0202 	orr.w	r2, r3, #2
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 f839 	bl	800612c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2210      	movs	r2, #16
 80060c0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d018      	beq.n	80060fe <HAL_ADC_IRQHandler+0x45a>
 80060cc:	69bb      	ldr	r3, [r7, #24]
 80060ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d013      	beq.n	80060fe <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060da:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060e6:	f043 0208 	orr.w	r2, r3, #8
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80060f6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f001 f93b 	bl	8007374 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80060fe:	bf00      	nop
 8006100:	3728      	adds	r7, #40	@ 0x28
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	40022000 	.word	0x40022000
 800610c:	40022100 	.word	0x40022100
 8006110:	40022300 	.word	0x40022300
 8006114:	58026300 	.word	0x58026300

08006118 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006134:	bf00      	nop
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006140:	b590      	push	{r4, r7, lr}
 8006142:	b0b9      	sub	sp, #228	@ 0xe4
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800614a:	2300      	movs	r3, #0
 800614c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006150:	2300      	movs	r3, #0
 8006152:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800615a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	4aa9      	ldr	r2, [pc, #676]	@ (8006408 <HAL_ADC_ConfigChannel+0x2c8>)
 8006162:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800616a:	2b01      	cmp	r3, #1
 800616c:	d102      	bne.n	8006174 <HAL_ADC_ConfigChannel+0x34>
 800616e:	2302      	movs	r3, #2
 8006170:	f000 bcfa 	b.w	8006b68 <HAL_ADC_ConfigChannel+0xa28>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4618      	mov	r0, r3
 8006182:	f7ff fa0d 	bl	80055a0 <LL_ADC_REG_IsConversionOngoing>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	f040 84de 	bne.w	8006b4a <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a9e      	ldr	r2, [pc, #632]	@ (800640c <HAL_ADC_ConfigChannel+0x2cc>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d033      	beq.n	8006200 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d108      	bne.n	80061b6 <HAL_ADC_ConfigChannel+0x76>
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	0e9b      	lsrs	r3, r3, #26
 80061aa:	f003 031f 	and.w	r3, r3, #31
 80061ae:	2201      	movs	r2, #1
 80061b0:	fa02 f303 	lsl.w	r3, r2, r3
 80061b4:	e01d      	b.n	80061f2 <HAL_ADC_ConfigChannel+0xb2>
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80061c2:	fa93 f3a3 	rbit	r3, r3
 80061c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80061ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80061ce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80061d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d101      	bne.n	80061de <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 80061da:	2320      	movs	r3, #32
 80061dc:	e004      	b.n	80061e8 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 80061de:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80061e2:	fab3 f383 	clz	r3, r3
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	f003 031f 	and.w	r3, r3, #31
 80061ec:	2201      	movs	r2, #1
 80061ee:	fa02 f303 	lsl.w	r3, r2, r3
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	6812      	ldr	r2, [r2, #0]
 80061f6:	69d1      	ldr	r1, [r2, #28]
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	6812      	ldr	r2, [r2, #0]
 80061fc:	430b      	orrs	r3, r1
 80061fe:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6818      	ldr	r0, [r3, #0]
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	6859      	ldr	r1, [r3, #4]
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	461a      	mov	r2, r3
 800620e:	f7ff f800 	bl	8005212 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4618      	mov	r0, r3
 8006218:	f7ff f9c2 	bl	80055a0 <LL_ADC_REG_IsConversionOngoing>
 800621c:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4618      	mov	r0, r3
 8006226:	f7ff f9e3 	bl	80055f0 <LL_ADC_INJ_IsConversionOngoing>
 800622a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800622e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006232:	2b00      	cmp	r3, #0
 8006234:	f040 8270 	bne.w	8006718 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006238:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800623c:	2b00      	cmp	r3, #0
 800623e:	f040 826b 	bne.w	8006718 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6818      	ldr	r0, [r3, #0]
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	6819      	ldr	r1, [r3, #0]
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	461a      	mov	r2, r3
 8006250:	f7ff f85b 	bl	800530a <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a6c      	ldr	r2, [pc, #432]	@ (800640c <HAL_ADC_ConfigChannel+0x2cc>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d10d      	bne.n	800627a <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	695a      	ldr	r2, [r3, #20]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	08db      	lsrs	r3, r3, #3
 800626a:	f003 0303 	and.w	r3, r3, #3
 800626e:	005b      	lsls	r3, r3, #1
 8006270:	fa02 f303 	lsl.w	r3, r2, r3
 8006274:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006278:	e032      	b.n	80062e0 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800627a:	4b65      	ldr	r3, [pc, #404]	@ (8006410 <HAL_ADC_ConfigChannel+0x2d0>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006282:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006286:	d10b      	bne.n	80062a0 <HAL_ADC_ConfigChannel+0x160>
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	695a      	ldr	r2, [r3, #20]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	089b      	lsrs	r3, r3, #2
 8006294:	f003 0307 	and.w	r3, r3, #7
 8006298:	005b      	lsls	r3, r3, #1
 800629a:	fa02 f303 	lsl.w	r3, r2, r3
 800629e:	e01d      	b.n	80062dc <HAL_ADC_ConfigChannel+0x19c>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	f003 0310 	and.w	r3, r3, #16
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d10b      	bne.n	80062c6 <HAL_ADC_ConfigChannel+0x186>
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	695a      	ldr	r2, [r3, #20]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	089b      	lsrs	r3, r3, #2
 80062ba:	f003 0307 	and.w	r3, r3, #7
 80062be:	005b      	lsls	r3, r3, #1
 80062c0:	fa02 f303 	lsl.w	r3, r2, r3
 80062c4:	e00a      	b.n	80062dc <HAL_ADC_ConfigChannel+0x19c>
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	695a      	ldr	r2, [r3, #20]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	089b      	lsrs	r3, r3, #2
 80062d2:	f003 0304 	and.w	r3, r3, #4
 80062d6:	005b      	lsls	r3, r3, #1
 80062d8:	fa02 f303 	lsl.w	r3, r2, r3
 80062dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	2b04      	cmp	r3, #4
 80062e6:	d048      	beq.n	800637a <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6818      	ldr	r0, [r3, #0]
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	6919      	ldr	r1, [r3, #16]
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062f8:	f7fe fe86 	bl	8005008 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a42      	ldr	r2, [pc, #264]	@ (800640c <HAL_ADC_ConfigChannel+0x2cc>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d119      	bne.n	800633a <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6818      	ldr	r0, [r3, #0]
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	6919      	ldr	r1, [r3, #16]
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	69db      	ldr	r3, [r3, #28]
 8006312:	461a      	mov	r2, r3
 8006314:	f7fe ff1e 	bl	8005154 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6818      	ldr	r0, [r3, #0]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	6919      	ldr	r1, [r3, #16]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006326:	2b01      	cmp	r3, #1
 8006328:	d102      	bne.n	8006330 <HAL_ADC_ConfigChannel+0x1f0>
 800632a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800632e:	e000      	b.n	8006332 <HAL_ADC_ConfigChannel+0x1f2>
 8006330:	2300      	movs	r3, #0
 8006332:	461a      	mov	r2, r3
 8006334:	f7fe feec 	bl	8005110 <LL_ADC_SetOffsetSaturation>
 8006338:	e1ee      	b.n	8006718 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6818      	ldr	r0, [r3, #0]
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	6919      	ldr	r1, [r3, #16]
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006348:	2b01      	cmp	r3, #1
 800634a:	d102      	bne.n	8006352 <HAL_ADC_ConfigChannel+0x212>
 800634c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006350:	e000      	b.n	8006354 <HAL_ADC_ConfigChannel+0x214>
 8006352:	2300      	movs	r3, #0
 8006354:	461a      	mov	r2, r3
 8006356:	f7fe feb9 	bl	80050cc <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6818      	ldr	r0, [r3, #0]
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	6919      	ldr	r1, [r3, #16]
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	7e1b      	ldrb	r3, [r3, #24]
 8006366:	2b01      	cmp	r3, #1
 8006368:	d102      	bne.n	8006370 <HAL_ADC_ConfigChannel+0x230>
 800636a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800636e:	e000      	b.n	8006372 <HAL_ADC_ConfigChannel+0x232>
 8006370:	2300      	movs	r3, #0
 8006372:	461a      	mov	r2, r3
 8006374:	f7fe fe90 	bl	8005098 <LL_ADC_SetDataRightShift>
 8006378:	e1ce      	b.n	8006718 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a23      	ldr	r2, [pc, #140]	@ (800640c <HAL_ADC_ConfigChannel+0x2cc>)
 8006380:	4293      	cmp	r3, r2
 8006382:	f040 8181 	bne.w	8006688 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2100      	movs	r1, #0
 800638c:	4618      	mov	r0, r3
 800638e:	f7fe fe6d 	bl	800506c <LL_ADC_GetOffsetChannel>
 8006392:	4603      	mov	r3, r0
 8006394:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006398:	2b00      	cmp	r3, #0
 800639a:	d10a      	bne.n	80063b2 <HAL_ADC_ConfigChannel+0x272>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2100      	movs	r1, #0
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7fe fe62 	bl	800506c <LL_ADC_GetOffsetChannel>
 80063a8:	4603      	mov	r3, r0
 80063aa:	0e9b      	lsrs	r3, r3, #26
 80063ac:	f003 021f 	and.w	r2, r3, #31
 80063b0:	e01e      	b.n	80063f0 <HAL_ADC_ConfigChannel+0x2b0>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2100      	movs	r1, #0
 80063b8:	4618      	mov	r0, r3
 80063ba:	f7fe fe57 	bl	800506c <LL_ADC_GetOffsetChannel>
 80063be:	4603      	mov	r3, r0
 80063c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063c8:	fa93 f3a3 	rbit	r3, r3
 80063cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 80063d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80063d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 80063d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d101      	bne.n	80063e4 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 80063e0:	2320      	movs	r3, #32
 80063e2:	e004      	b.n	80063ee <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 80063e4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80063e8:	fab3 f383 	clz	r3, r3
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	461a      	mov	r2, r3
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d10b      	bne.n	8006414 <HAL_ADC_ConfigChannel+0x2d4>
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	0e9b      	lsrs	r3, r3, #26
 8006402:	f003 031f 	and.w	r3, r3, #31
 8006406:	e01e      	b.n	8006446 <HAL_ADC_ConfigChannel+0x306>
 8006408:	47ff0000 	.word	0x47ff0000
 800640c:	58026000 	.word	0x58026000
 8006410:	5c001000 	.word	0x5c001000
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800641c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006420:	fa93 f3a3 	rbit	r3, r3
 8006424:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8006428:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800642c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8006430:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8006438:	2320      	movs	r3, #32
 800643a:	e004      	b.n	8006446 <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 800643c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006440:	fab3 f383 	clz	r3, r3
 8006444:	b2db      	uxtb	r3, r3
 8006446:	429a      	cmp	r2, r3
 8006448:	d106      	bne.n	8006458 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2200      	movs	r2, #0
 8006450:	2100      	movs	r1, #0
 8006452:	4618      	mov	r0, r3
 8006454:	f7fe fea0 	bl	8005198 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2101      	movs	r1, #1
 800645e:	4618      	mov	r0, r3
 8006460:	f7fe fe04 	bl	800506c <LL_ADC_GetOffsetChannel>
 8006464:	4603      	mov	r3, r0
 8006466:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800646a:	2b00      	cmp	r3, #0
 800646c:	d10a      	bne.n	8006484 <HAL_ADC_ConfigChannel+0x344>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2101      	movs	r1, #1
 8006474:	4618      	mov	r0, r3
 8006476:	f7fe fdf9 	bl	800506c <LL_ADC_GetOffsetChannel>
 800647a:	4603      	mov	r3, r0
 800647c:	0e9b      	lsrs	r3, r3, #26
 800647e:	f003 021f 	and.w	r2, r3, #31
 8006482:	e01e      	b.n	80064c2 <HAL_ADC_ConfigChannel+0x382>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2101      	movs	r1, #1
 800648a:	4618      	mov	r0, r3
 800648c:	f7fe fdee 	bl	800506c <LL_ADC_GetOffsetChannel>
 8006490:	4603      	mov	r3, r0
 8006492:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006496:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800649a:	fa93 f3a3 	rbit	r3, r3
 800649e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80064a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80064a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80064aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d101      	bne.n	80064b6 <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 80064b2:	2320      	movs	r3, #32
 80064b4:	e004      	b.n	80064c0 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 80064b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80064ba:	fab3 f383 	clz	r3, r3
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	461a      	mov	r2, r3
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d105      	bne.n	80064da <HAL_ADC_ConfigChannel+0x39a>
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	0e9b      	lsrs	r3, r3, #26
 80064d4:	f003 031f 	and.w	r3, r3, #31
 80064d8:	e018      	b.n	800650c <HAL_ADC_ConfigChannel+0x3cc>
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80064e6:	fa93 f3a3 	rbit	r3, r3
 80064ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80064ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80064f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80064f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 80064fe:	2320      	movs	r3, #32
 8006500:	e004      	b.n	800650c <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 8006502:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006506:	fab3 f383 	clz	r3, r3
 800650a:	b2db      	uxtb	r3, r3
 800650c:	429a      	cmp	r2, r3
 800650e:	d106      	bne.n	800651e <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2200      	movs	r2, #0
 8006516:	2101      	movs	r1, #1
 8006518:	4618      	mov	r0, r3
 800651a:	f7fe fe3d 	bl	8005198 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	2102      	movs	r1, #2
 8006524:	4618      	mov	r0, r3
 8006526:	f7fe fda1 	bl	800506c <LL_ADC_GetOffsetChannel>
 800652a:	4603      	mov	r3, r0
 800652c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006530:	2b00      	cmp	r3, #0
 8006532:	d10a      	bne.n	800654a <HAL_ADC_ConfigChannel+0x40a>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2102      	movs	r1, #2
 800653a:	4618      	mov	r0, r3
 800653c:	f7fe fd96 	bl	800506c <LL_ADC_GetOffsetChannel>
 8006540:	4603      	mov	r3, r0
 8006542:	0e9b      	lsrs	r3, r3, #26
 8006544:	f003 021f 	and.w	r2, r3, #31
 8006548:	e01e      	b.n	8006588 <HAL_ADC_ConfigChannel+0x448>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2102      	movs	r1, #2
 8006550:	4618      	mov	r0, r3
 8006552:	f7fe fd8b 	bl	800506c <LL_ADC_GetOffsetChannel>
 8006556:	4603      	mov	r3, r0
 8006558:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800655c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006560:	fa93 f3a3 	rbit	r3, r3
 8006564:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8006568:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800656c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006570:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006574:	2b00      	cmp	r3, #0
 8006576:	d101      	bne.n	800657c <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8006578:	2320      	movs	r3, #32
 800657a:	e004      	b.n	8006586 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 800657c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006580:	fab3 f383 	clz	r3, r3
 8006584:	b2db      	uxtb	r3, r3
 8006586:	461a      	mov	r2, r3
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006590:	2b00      	cmp	r3, #0
 8006592:	d105      	bne.n	80065a0 <HAL_ADC_ConfigChannel+0x460>
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	0e9b      	lsrs	r3, r3, #26
 800659a:	f003 031f 	and.w	r3, r3, #31
 800659e:	e014      	b.n	80065ca <HAL_ADC_ConfigChannel+0x48a>
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80065a8:	fa93 f3a3 	rbit	r3, r3
 80065ac:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80065ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80065b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d101      	bne.n	80065c0 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 80065bc:	2320      	movs	r3, #32
 80065be:	e004      	b.n	80065ca <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 80065c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80065c4:	fab3 f383 	clz	r3, r3
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d106      	bne.n	80065dc <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	2200      	movs	r2, #0
 80065d4:	2102      	movs	r1, #2
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7fe fdde 	bl	8005198 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2103      	movs	r1, #3
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7fe fd42 	bl	800506c <LL_ADC_GetOffsetChannel>
 80065e8:	4603      	mov	r3, r0
 80065ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d10a      	bne.n	8006608 <HAL_ADC_ConfigChannel+0x4c8>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	2103      	movs	r1, #3
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7fe fd37 	bl	800506c <LL_ADC_GetOffsetChannel>
 80065fe:	4603      	mov	r3, r0
 8006600:	0e9b      	lsrs	r3, r3, #26
 8006602:	f003 021f 	and.w	r2, r3, #31
 8006606:	e017      	b.n	8006638 <HAL_ADC_ConfigChannel+0x4f8>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2103      	movs	r1, #3
 800660e:	4618      	mov	r0, r3
 8006610:	f7fe fd2c 	bl	800506c <LL_ADC_GetOffsetChannel>
 8006614:	4603      	mov	r3, r0
 8006616:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006618:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800661a:	fa93 f3a3 	rbit	r3, r3
 800661e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8006620:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006622:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8006624:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006626:	2b00      	cmp	r3, #0
 8006628:	d101      	bne.n	800662e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800662a:	2320      	movs	r3, #32
 800662c:	e003      	b.n	8006636 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800662e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006630:	fab3 f383 	clz	r3, r3
 8006634:	b2db      	uxtb	r3, r3
 8006636:	461a      	mov	r2, r3
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006640:	2b00      	cmp	r3, #0
 8006642:	d105      	bne.n	8006650 <HAL_ADC_ConfigChannel+0x510>
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	0e9b      	lsrs	r3, r3, #26
 800664a:	f003 031f 	and.w	r3, r3, #31
 800664e:	e011      	b.n	8006674 <HAL_ADC_ConfigChannel+0x534>
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006656:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006658:	fa93 f3a3 	rbit	r3, r3
 800665c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800665e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006660:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006662:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006664:	2b00      	cmp	r3, #0
 8006666:	d101      	bne.n	800666c <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8006668:	2320      	movs	r3, #32
 800666a:	e003      	b.n	8006674 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 800666c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800666e:	fab3 f383 	clz	r3, r3
 8006672:	b2db      	uxtb	r3, r3
 8006674:	429a      	cmp	r2, r3
 8006676:	d14f      	bne.n	8006718 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2200      	movs	r2, #0
 800667e:	2103      	movs	r1, #3
 8006680:	4618      	mov	r0, r3
 8006682:	f7fe fd89 	bl	8005198 <LL_ADC_SetOffsetState>
 8006686:	e047      	b.n	8006718 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800668e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	069b      	lsls	r3, r3, #26
 8006698:	429a      	cmp	r2, r3
 800669a:	d107      	bne.n	80066ac <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80066aa:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	069b      	lsls	r3, r3, #26
 80066bc:	429a      	cmp	r2, r3
 80066be:	d107      	bne.n	80066d0 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80066ce:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	069b      	lsls	r3, r3, #26
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d107      	bne.n	80066f4 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80066f2:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	069b      	lsls	r3, r3, #26
 8006704:	429a      	cmp	r2, r3
 8006706:	d107      	bne.n	8006718 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006716:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4618      	mov	r0, r3
 800671e:	f7fe fef1 	bl	8005504 <LL_ADC_IsEnabled>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	f040 8219 	bne.w	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6818      	ldr	r0, [r3, #0]
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	6819      	ldr	r1, [r3, #0]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	461a      	mov	r2, r3
 8006738:	f7fe fe12 	bl	8005360 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	4aa1      	ldr	r2, [pc, #644]	@ (80069c8 <HAL_ADC_ConfigChannel+0x888>)
 8006742:	4293      	cmp	r3, r2
 8006744:	f040 812e 	bne.w	80069a4 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006754:	2b00      	cmp	r3, #0
 8006756:	d10b      	bne.n	8006770 <HAL_ADC_ConfigChannel+0x630>
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	0e9b      	lsrs	r3, r3, #26
 800675e:	3301      	adds	r3, #1
 8006760:	f003 031f 	and.w	r3, r3, #31
 8006764:	2b09      	cmp	r3, #9
 8006766:	bf94      	ite	ls
 8006768:	2301      	movls	r3, #1
 800676a:	2300      	movhi	r3, #0
 800676c:	b2db      	uxtb	r3, r3
 800676e:	e019      	b.n	80067a4 <HAL_ADC_ConfigChannel+0x664>
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006776:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006778:	fa93 f3a3 	rbit	r3, r3
 800677c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800677e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006780:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8006782:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006784:	2b00      	cmp	r3, #0
 8006786:	d101      	bne.n	800678c <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8006788:	2320      	movs	r3, #32
 800678a:	e003      	b.n	8006794 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 800678c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800678e:	fab3 f383 	clz	r3, r3
 8006792:	b2db      	uxtb	r3, r3
 8006794:	3301      	adds	r3, #1
 8006796:	f003 031f 	and.w	r3, r3, #31
 800679a:	2b09      	cmp	r3, #9
 800679c:	bf94      	ite	ls
 800679e:	2301      	movls	r3, #1
 80067a0:	2300      	movhi	r3, #0
 80067a2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d079      	beq.n	800689c <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d107      	bne.n	80067c4 <HAL_ADC_ConfigChannel+0x684>
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	0e9b      	lsrs	r3, r3, #26
 80067ba:	3301      	adds	r3, #1
 80067bc:	069b      	lsls	r3, r3, #26
 80067be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80067c2:	e015      	b.n	80067f0 <HAL_ADC_ConfigChannel+0x6b0>
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067cc:	fa93 f3a3 	rbit	r3, r3
 80067d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80067d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067d4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80067d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d101      	bne.n	80067e0 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 80067dc:	2320      	movs	r3, #32
 80067de:	e003      	b.n	80067e8 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 80067e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067e2:	fab3 f383 	clz	r3, r3
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	3301      	adds	r3, #1
 80067ea:	069b      	lsls	r3, r3, #26
 80067ec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d109      	bne.n	8006810 <HAL_ADC_ConfigChannel+0x6d0>
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	0e9b      	lsrs	r3, r3, #26
 8006802:	3301      	adds	r3, #1
 8006804:	f003 031f 	and.w	r3, r3, #31
 8006808:	2101      	movs	r1, #1
 800680a:	fa01 f303 	lsl.w	r3, r1, r3
 800680e:	e017      	b.n	8006840 <HAL_ADC_ConfigChannel+0x700>
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006818:	fa93 f3a3 	rbit	r3, r3
 800681c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800681e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006820:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8006822:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006824:	2b00      	cmp	r3, #0
 8006826:	d101      	bne.n	800682c <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8006828:	2320      	movs	r3, #32
 800682a:	e003      	b.n	8006834 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 800682c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800682e:	fab3 f383 	clz	r3, r3
 8006832:	b2db      	uxtb	r3, r3
 8006834:	3301      	adds	r3, #1
 8006836:	f003 031f 	and.w	r3, r3, #31
 800683a:	2101      	movs	r1, #1
 800683c:	fa01 f303 	lsl.w	r3, r1, r3
 8006840:	ea42 0103 	orr.w	r1, r2, r3
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800684c:	2b00      	cmp	r3, #0
 800684e:	d10a      	bne.n	8006866 <HAL_ADC_ConfigChannel+0x726>
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	0e9b      	lsrs	r3, r3, #26
 8006856:	3301      	adds	r3, #1
 8006858:	f003 021f 	and.w	r2, r3, #31
 800685c:	4613      	mov	r3, r2
 800685e:	005b      	lsls	r3, r3, #1
 8006860:	4413      	add	r3, r2
 8006862:	051b      	lsls	r3, r3, #20
 8006864:	e018      	b.n	8006898 <HAL_ADC_ConfigChannel+0x758>
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800686c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800686e:	fa93 f3a3 	rbit	r3, r3
 8006872:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006876:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8006878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687a:	2b00      	cmp	r3, #0
 800687c:	d101      	bne.n	8006882 <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 800687e:	2320      	movs	r3, #32
 8006880:	e003      	b.n	800688a <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 8006882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006884:	fab3 f383 	clz	r3, r3
 8006888:	b2db      	uxtb	r3, r3
 800688a:	3301      	adds	r3, #1
 800688c:	f003 021f 	and.w	r2, r3, #31
 8006890:	4613      	mov	r3, r2
 8006892:	005b      	lsls	r3, r3, #1
 8006894:	4413      	add	r3, r2
 8006896:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006898:	430b      	orrs	r3, r1
 800689a:	e07e      	b.n	800699a <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d107      	bne.n	80068b8 <HAL_ADC_ConfigChannel+0x778>
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	0e9b      	lsrs	r3, r3, #26
 80068ae:	3301      	adds	r3, #1
 80068b0:	069b      	lsls	r3, r3, #26
 80068b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80068b6:	e015      	b.n	80068e4 <HAL_ADC_ConfigChannel+0x7a4>
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c0:	fa93 f3a3 	rbit	r3, r3
 80068c4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80068ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d101      	bne.n	80068d4 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 80068d0:	2320      	movs	r3, #32
 80068d2:	e003      	b.n	80068dc <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 80068d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d6:	fab3 f383 	clz	r3, r3
 80068da:	b2db      	uxtb	r3, r3
 80068dc:	3301      	adds	r3, #1
 80068de:	069b      	lsls	r3, r3, #26
 80068e0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d109      	bne.n	8006904 <HAL_ADC_ConfigChannel+0x7c4>
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	0e9b      	lsrs	r3, r3, #26
 80068f6:	3301      	adds	r3, #1
 80068f8:	f003 031f 	and.w	r3, r3, #31
 80068fc:	2101      	movs	r1, #1
 80068fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006902:	e017      	b.n	8006934 <HAL_ADC_ConfigChannel+0x7f4>
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	fa93 f3a3 	rbit	r3, r3
 8006910:	61bb      	str	r3, [r7, #24]
  return result;
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006916:	6a3b      	ldr	r3, [r7, #32]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d101      	bne.n	8006920 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 800691c:	2320      	movs	r3, #32
 800691e:	e003      	b.n	8006928 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 8006920:	6a3b      	ldr	r3, [r7, #32]
 8006922:	fab3 f383 	clz	r3, r3
 8006926:	b2db      	uxtb	r3, r3
 8006928:	3301      	adds	r3, #1
 800692a:	f003 031f 	and.w	r3, r3, #31
 800692e:	2101      	movs	r1, #1
 8006930:	fa01 f303 	lsl.w	r3, r1, r3
 8006934:	ea42 0103 	orr.w	r1, r2, r3
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006940:	2b00      	cmp	r3, #0
 8006942:	d10d      	bne.n	8006960 <HAL_ADC_ConfigChannel+0x820>
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	0e9b      	lsrs	r3, r3, #26
 800694a:	3301      	adds	r3, #1
 800694c:	f003 021f 	and.w	r2, r3, #31
 8006950:	4613      	mov	r3, r2
 8006952:	005b      	lsls	r3, r3, #1
 8006954:	4413      	add	r3, r2
 8006956:	3b1e      	subs	r3, #30
 8006958:	051b      	lsls	r3, r3, #20
 800695a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800695e:	e01b      	b.n	8006998 <HAL_ADC_ConfigChannel+0x858>
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	fa93 f3a3 	rbit	r3, r3
 800696c:	60fb      	str	r3, [r7, #12]
  return result;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d101      	bne.n	800697c <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 8006978:	2320      	movs	r3, #32
 800697a:	e003      	b.n	8006984 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	fab3 f383 	clz	r3, r3
 8006982:	b2db      	uxtb	r3, r3
 8006984:	3301      	adds	r3, #1
 8006986:	f003 021f 	and.w	r2, r3, #31
 800698a:	4613      	mov	r3, r2
 800698c:	005b      	lsls	r3, r3, #1
 800698e:	4413      	add	r3, r2
 8006990:	3b1e      	subs	r3, #30
 8006992:	051b      	lsls	r3, r3, #20
 8006994:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006998:	430b      	orrs	r3, r1
 800699a:	683a      	ldr	r2, [r7, #0]
 800699c:	6892      	ldr	r2, [r2, #8]
 800699e:	4619      	mov	r1, r3
 80069a0:	f7fe fcb3 	bl	800530a <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f280 80d7 	bge.w	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a06      	ldr	r2, [pc, #24]	@ (80069cc <HAL_ADC_ConfigChannel+0x88c>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d004      	beq.n	80069c2 <HAL_ADC_ConfigChannel+0x882>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a04      	ldr	r2, [pc, #16]	@ (80069d0 <HAL_ADC_ConfigChannel+0x890>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d10a      	bne.n	80069d8 <HAL_ADC_ConfigChannel+0x898>
 80069c2:	4b04      	ldr	r3, [pc, #16]	@ (80069d4 <HAL_ADC_ConfigChannel+0x894>)
 80069c4:	e009      	b.n	80069da <HAL_ADC_ConfigChannel+0x89a>
 80069c6:	bf00      	nop
 80069c8:	47ff0000 	.word	0x47ff0000
 80069cc:	40022000 	.word	0x40022000
 80069d0:	40022100 	.word	0x40022100
 80069d4:	40022300 	.word	0x40022300
 80069d8:	4b65      	ldr	r3, [pc, #404]	@ (8006b70 <HAL_ADC_ConfigChannel+0xa30>)
 80069da:	4618      	mov	r0, r3
 80069dc:	f7fe fb06 	bl	8004fec <LL_ADC_GetCommonPathInternalCh>
 80069e0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a62      	ldr	r2, [pc, #392]	@ (8006b74 <HAL_ADC_ConfigChannel+0xa34>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d004      	beq.n	80069f8 <HAL_ADC_ConfigChannel+0x8b8>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a61      	ldr	r2, [pc, #388]	@ (8006b78 <HAL_ADC_ConfigChannel+0xa38>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d10e      	bne.n	8006a16 <HAL_ADC_ConfigChannel+0x8d6>
 80069f8:	485e      	ldr	r0, [pc, #376]	@ (8006b74 <HAL_ADC_ConfigChannel+0xa34>)
 80069fa:	f7fe fd83 	bl	8005504 <LL_ADC_IsEnabled>
 80069fe:	4604      	mov	r4, r0
 8006a00:	485d      	ldr	r0, [pc, #372]	@ (8006b78 <HAL_ADC_ConfigChannel+0xa38>)
 8006a02:	f7fe fd7f 	bl	8005504 <LL_ADC_IsEnabled>
 8006a06:	4603      	mov	r3, r0
 8006a08:	4323      	orrs	r3, r4
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	bf0c      	ite	eq
 8006a0e:	2301      	moveq	r3, #1
 8006a10:	2300      	movne	r3, #0
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	e008      	b.n	8006a28 <HAL_ADC_ConfigChannel+0x8e8>
 8006a16:	4859      	ldr	r0, [pc, #356]	@ (8006b7c <HAL_ADC_ConfigChannel+0xa3c>)
 8006a18:	f7fe fd74 	bl	8005504 <LL_ADC_IsEnabled>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	bf0c      	ite	eq
 8006a22:	2301      	moveq	r3, #1
 8006a24:	2300      	movne	r3, #0
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	f000 8084 	beq.w	8006b36 <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a53      	ldr	r2, [pc, #332]	@ (8006b80 <HAL_ADC_ConfigChannel+0xa40>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d132      	bne.n	8006a9e <HAL_ADC_ConfigChannel+0x95e>
 8006a38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d12c      	bne.n	8006a9e <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a4c      	ldr	r2, [pc, #304]	@ (8006b7c <HAL_ADC_ConfigChannel+0xa3c>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	f040 8086 	bne.w	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a47      	ldr	r2, [pc, #284]	@ (8006b74 <HAL_ADC_ConfigChannel+0xa34>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d004      	beq.n	8006a64 <HAL_ADC_ConfigChannel+0x924>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a46      	ldr	r2, [pc, #280]	@ (8006b78 <HAL_ADC_ConfigChannel+0xa38>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d101      	bne.n	8006a68 <HAL_ADC_ConfigChannel+0x928>
 8006a64:	4a47      	ldr	r2, [pc, #284]	@ (8006b84 <HAL_ADC_ConfigChannel+0xa44>)
 8006a66:	e000      	b.n	8006a6a <HAL_ADC_ConfigChannel+0x92a>
 8006a68:	4a41      	ldr	r2, [pc, #260]	@ (8006b70 <HAL_ADC_ConfigChannel+0xa30>)
 8006a6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a6e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006a72:	4619      	mov	r1, r3
 8006a74:	4610      	mov	r0, r2
 8006a76:	f7fe faa6 	bl	8004fc6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006a7a:	4b43      	ldr	r3, [pc, #268]	@ (8006b88 <HAL_ADC_ConfigChannel+0xa48>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	099b      	lsrs	r3, r3, #6
 8006a80:	4a42      	ldr	r2, [pc, #264]	@ (8006b8c <HAL_ADC_ConfigChannel+0xa4c>)
 8006a82:	fba2 2303 	umull	r2, r3, r2, r3
 8006a86:	099b      	lsrs	r3, r3, #6
 8006a88:	3301      	adds	r3, #1
 8006a8a:	005b      	lsls	r3, r3, #1
 8006a8c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8006a8e:	e002      	b.n	8006a96 <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	3b01      	subs	r3, #1
 8006a94:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d1f9      	bne.n	8006a90 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006a9c:	e05e      	b.n	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a3b      	ldr	r2, [pc, #236]	@ (8006b90 <HAL_ADC_ConfigChannel+0xa50>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d120      	bne.n	8006aea <HAL_ADC_ConfigChannel+0x9aa>
 8006aa8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006aac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d11a      	bne.n	8006aea <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a30      	ldr	r2, [pc, #192]	@ (8006b7c <HAL_ADC_ConfigChannel+0xa3c>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d14e      	bne.n	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a2c      	ldr	r2, [pc, #176]	@ (8006b74 <HAL_ADC_ConfigChannel+0xa34>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d004      	beq.n	8006ad2 <HAL_ADC_ConfigChannel+0x992>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a2a      	ldr	r2, [pc, #168]	@ (8006b78 <HAL_ADC_ConfigChannel+0xa38>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d101      	bne.n	8006ad6 <HAL_ADC_ConfigChannel+0x996>
 8006ad2:	4a2c      	ldr	r2, [pc, #176]	@ (8006b84 <HAL_ADC_ConfigChannel+0xa44>)
 8006ad4:	e000      	b.n	8006ad8 <HAL_ADC_ConfigChannel+0x998>
 8006ad6:	4a26      	ldr	r2, [pc, #152]	@ (8006b70 <HAL_ADC_ConfigChannel+0xa30>)
 8006ad8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006adc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	4610      	mov	r0, r2
 8006ae4:	f7fe fa6f 	bl	8004fc6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006ae8:	e038      	b.n	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a29      	ldr	r2, [pc, #164]	@ (8006b94 <HAL_ADC_ConfigChannel+0xa54>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d133      	bne.n	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
 8006af4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006af8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d12d      	bne.n	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a1d      	ldr	r2, [pc, #116]	@ (8006b7c <HAL_ADC_ConfigChannel+0xa3c>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d128      	bne.n	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a19      	ldr	r2, [pc, #100]	@ (8006b74 <HAL_ADC_ConfigChannel+0xa34>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d004      	beq.n	8006b1e <HAL_ADC_ConfigChannel+0x9de>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a17      	ldr	r2, [pc, #92]	@ (8006b78 <HAL_ADC_ConfigChannel+0xa38>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d101      	bne.n	8006b22 <HAL_ADC_ConfigChannel+0x9e2>
 8006b1e:	4a19      	ldr	r2, [pc, #100]	@ (8006b84 <HAL_ADC_ConfigChannel+0xa44>)
 8006b20:	e000      	b.n	8006b24 <HAL_ADC_ConfigChannel+0x9e4>
 8006b22:	4a13      	ldr	r2, [pc, #76]	@ (8006b70 <HAL_ADC_ConfigChannel+0xa30>)
 8006b24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b28:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006b2c:	4619      	mov	r1, r3
 8006b2e:	4610      	mov	r0, r2
 8006b30:	f7fe fa49 	bl	8004fc6 <LL_ADC_SetCommonPathInternalCh>
 8006b34:	e012      	b.n	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b3a:	f043 0220 	orr.w	r2, r3, #32
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8006b48:	e008      	b.n	8006b5c <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b4e:	f043 0220 	orr.w	r2, r3, #32
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8006b64:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	37e4      	adds	r7, #228	@ 0xe4
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd90      	pop	{r4, r7, pc}
 8006b70:	58026300 	.word	0x58026300
 8006b74:	40022000 	.word	0x40022000
 8006b78:	40022100 	.word	0x40022100
 8006b7c:	58026000 	.word	0x58026000
 8006b80:	c7520000 	.word	0xc7520000
 8006b84:	40022300 	.word	0x40022300
 8006b88:	24000148 	.word	0x24000148
 8006b8c:	053e2d63 	.word	0x053e2d63
 8006b90:	c3210000 	.word	0xc3210000
 8006b94:	cb840000 	.word	0xcb840000

08006b98 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b088      	sub	sp, #32
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7fe fcf6 	bl	80055a0 <LL_ADC_REG_IsConversionOngoing>
 8006bb4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f7fe fd18 	bl	80055f0 <LL_ADC_INJ_IsConversionOngoing>
 8006bc0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d103      	bne.n	8006bd0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	f000 8098 	beq.w	8006d00 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d02a      	beq.n	8006c34 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	7e5b      	ldrb	r3, [r3, #25]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d126      	bne.n	8006c34 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	7e1b      	ldrb	r3, [r3, #24]
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d122      	bne.n	8006c34 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006bf2:	e014      	b.n	8006c1e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	4a45      	ldr	r2, [pc, #276]	@ (8006d0c <ADC_ConversionStop+0x174>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d90d      	bls.n	8006c18 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c00:	f043 0210 	orr.w	r2, r3, #16
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c0c:	f043 0201 	orr.w	r2, r3, #1
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	e074      	b.n	8006d02 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c28:	2b40      	cmp	r3, #64	@ 0x40
 8006c2a:	d1e3      	bne.n	8006bf4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2240      	movs	r2, #64	@ 0x40
 8006c32:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8006c34:	69bb      	ldr	r3, [r7, #24]
 8006c36:	2b02      	cmp	r3, #2
 8006c38:	d014      	beq.n	8006c64 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7fe fcae 	bl	80055a0 <LL_ADC_REG_IsConversionOngoing>
 8006c44:	4603      	mov	r3, r0
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d00c      	beq.n	8006c64 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f7fe fc6b 	bl	800552a <LL_ADC_IsDisableOngoing>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d104      	bne.n	8006c64 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f7fe fc8a 	bl	8005578 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d014      	beq.n	8006c94 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f7fe fcbe 	bl	80055f0 <LL_ADC_INJ_IsConversionOngoing>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d00c      	beq.n	8006c94 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7fe fc53 	bl	800552a <LL_ADC_IsDisableOngoing>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d104      	bne.n	8006c94 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f7fe fc9a 	bl	80055c8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	d005      	beq.n	8006ca6 <ADC_ConversionStop+0x10e>
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	2b03      	cmp	r3, #3
 8006c9e:	d105      	bne.n	8006cac <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006ca0:	230c      	movs	r3, #12
 8006ca2:	617b      	str	r3, [r7, #20]
        break;
 8006ca4:	e005      	b.n	8006cb2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006ca6:	2308      	movs	r3, #8
 8006ca8:	617b      	str	r3, [r7, #20]
        break;
 8006caa:	e002      	b.n	8006cb2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8006cac:	2304      	movs	r3, #4
 8006cae:	617b      	str	r3, [r7, #20]
        break;
 8006cb0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8006cb2:	f7fe f91f 	bl	8004ef4 <HAL_GetTick>
 8006cb6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006cb8:	e01b      	b.n	8006cf2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006cba:	f7fe f91b 	bl	8004ef4 <HAL_GetTick>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	1ad3      	subs	r3, r2, r3
 8006cc4:	2b05      	cmp	r3, #5
 8006cc6:	d914      	bls.n	8006cf2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	689a      	ldr	r2, [r3, #8]
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d00d      	beq.n	8006cf2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cda:	f043 0210 	orr.w	r2, r3, #16
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ce6:	f043 0201 	orr.w	r2, r3, #1
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e007      	b.n	8006d02 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	689a      	ldr	r2, [r3, #8]
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d1dc      	bne.n	8006cba <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006d00:	2300      	movs	r3, #0
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3720      	adds	r7, #32
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop
 8006d0c:	000cdbff 	.word	0x000cdbff

08006d10 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7fe fbf1 	bl	8005504 <LL_ADC_IsEnabled>
 8006d22:	4603      	mov	r3, r0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d16e      	bne.n	8006e06 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	689a      	ldr	r2, [r3, #8]
 8006d2e:	4b38      	ldr	r3, [pc, #224]	@ (8006e10 <ADC_Enable+0x100>)
 8006d30:	4013      	ands	r3, r2
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00d      	beq.n	8006d52 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d3a:	f043 0210 	orr.w	r2, r3, #16
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d46:	f043 0201 	orr.w	r2, r3, #1
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e05a      	b.n	8006e08 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7fe fbac 	bl	80054b4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006d5c:	f7fe f8ca 	bl	8004ef4 <HAL_GetTick>
 8006d60:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a2b      	ldr	r2, [pc, #172]	@ (8006e14 <ADC_Enable+0x104>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d004      	beq.n	8006d76 <ADC_Enable+0x66>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a29      	ldr	r2, [pc, #164]	@ (8006e18 <ADC_Enable+0x108>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d101      	bne.n	8006d7a <ADC_Enable+0x6a>
 8006d76:	4b29      	ldr	r3, [pc, #164]	@ (8006e1c <ADC_Enable+0x10c>)
 8006d78:	e000      	b.n	8006d7c <ADC_Enable+0x6c>
 8006d7a:	4b29      	ldr	r3, [pc, #164]	@ (8006e20 <ADC_Enable+0x110>)
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f7fe fb2f 	bl	80053e0 <LL_ADC_GetMultimode>
 8006d82:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a23      	ldr	r2, [pc, #140]	@ (8006e18 <ADC_Enable+0x108>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d002      	beq.n	8006d94 <ADC_Enable+0x84>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	e000      	b.n	8006d96 <ADC_Enable+0x86>
 8006d94:	4b1f      	ldr	r3, [pc, #124]	@ (8006e14 <ADC_Enable+0x104>)
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	6812      	ldr	r2, [r2, #0]
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d02c      	beq.n	8006df8 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d130      	bne.n	8006e06 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006da4:	e028      	b.n	8006df8 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4618      	mov	r0, r3
 8006dac:	f7fe fbaa 	bl	8005504 <LL_ADC_IsEnabled>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d104      	bne.n	8006dc0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7fe fb7a 	bl	80054b4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006dc0:	f7fe f898 	bl	8004ef4 <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	2b02      	cmp	r3, #2
 8006dcc:	d914      	bls.n	8006df8 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f003 0301 	and.w	r3, r3, #1
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d00d      	beq.n	8006df8 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006de0:	f043 0210 	orr.w	r2, r3, #16
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dec:	f043 0201 	orr.w	r2, r3, #1
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e007      	b.n	8006e08 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f003 0301 	and.w	r3, r3, #1
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d1cf      	bne.n	8006da6 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	8000003f 	.word	0x8000003f
 8006e14:	40022000 	.word	0x40022000
 8006e18:	40022100 	.word	0x40022100
 8006e1c:	40022300 	.word	0x40022300
 8006e20:	58026300 	.word	0x58026300

08006e24 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4618      	mov	r0, r3
 8006e32:	f7fe fb7a 	bl	800552a <LL_ADC_IsDisableOngoing>
 8006e36:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7fe fb61 	bl	8005504 <LL_ADC_IsEnabled>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d047      	beq.n	8006ed8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d144      	bne.n	8006ed8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	f003 030d 	and.w	r3, r3, #13
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d10c      	bne.n	8006e76 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4618      	mov	r0, r3
 8006e62:	f7fe fb3b 	bl	80054dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	2203      	movs	r2, #3
 8006e6c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006e6e:	f7fe f841 	bl	8004ef4 <HAL_GetTick>
 8006e72:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006e74:	e029      	b.n	8006eca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e7a:	f043 0210 	orr.w	r2, r3, #16
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e86:	f043 0201 	orr.w	r2, r3, #1
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e023      	b.n	8006eda <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006e92:	f7fe f82f 	bl	8004ef4 <HAL_GetTick>
 8006e96:	4602      	mov	r2, r0
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	d914      	bls.n	8006eca <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	f003 0301 	and.w	r3, r3, #1
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d00d      	beq.n	8006eca <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006eb2:	f043 0210 	orr.w	r2, r3, #16
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ebe:	f043 0201 	orr.w	r2, r3, #1
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e007      	b.n	8006eda <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	f003 0301 	and.w	r3, r3, #1
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1dc      	bne.n	8006e92 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3710      	adds	r7, #16
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}

08006ee2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b084      	sub	sp, #16
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eee:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ef4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d14b      	bne.n	8006f94 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f003 0308 	and.w	r3, r3, #8
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d021      	beq.n	8006f5a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f7fe f966 	bl	80051ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d032      	beq.n	8006f8c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d12b      	bne.n	8006f8c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d11f      	bne.n	8006f8c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f50:	f043 0201 	orr.w	r2, r3, #1
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	661a      	str	r2, [r3, #96]	@ 0x60
 8006f58:	e018      	b.n	8006f8c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	f003 0303 	and.w	r3, r3, #3
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d111      	bne.n	8006f8c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d105      	bne.n	8006f8c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f84:	f043 0201 	orr.w	r2, r3, #1
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006f8c:	68f8      	ldr	r0, [r7, #12]
 8006f8e:	f7fc fb97 	bl	80036c0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006f92:	e00e      	b.n	8006fb2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f98:	f003 0310 	and.w	r3, r3, #16
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d003      	beq.n	8006fa8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006fa0:	68f8      	ldr	r0, [r7, #12]
 8006fa2:	f7ff f8c3 	bl	800612c <HAL_ADC_ErrorCallback>
}
 8006fa6:	e004      	b.n	8006fb2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	4798      	blx	r3
}
 8006fb2:	bf00      	nop
 8006fb4:	3710      	adds	r7, #16
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b084      	sub	sp, #16
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fc6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f7fc fb63 	bl	8003694 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006fce:	bf00      	nop
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b084      	sub	sp, #16
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fe8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ff4:	f043 0204 	orr.w	r2, r3, #4
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006ffc:	68f8      	ldr	r0, [r7, #12]
 8006ffe:	f7ff f895 	bl	800612c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007002:	bf00      	nop
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
	...

0800700c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a6b      	ldr	r2, [pc, #428]	@ (80071c8 <ADC_ConfigureBoostMode+0x1bc>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d004      	beq.n	8007028 <ADC_ConfigureBoostMode+0x1c>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a6a      	ldr	r2, [pc, #424]	@ (80071cc <ADC_ConfigureBoostMode+0x1c0>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d109      	bne.n	800703c <ADC_ConfigureBoostMode+0x30>
 8007028:	4b69      	ldr	r3, [pc, #420]	@ (80071d0 <ADC_ConfigureBoostMode+0x1c4>)
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007030:	2b00      	cmp	r3, #0
 8007032:	bf14      	ite	ne
 8007034:	2301      	movne	r3, #1
 8007036:	2300      	moveq	r3, #0
 8007038:	b2db      	uxtb	r3, r3
 800703a:	e008      	b.n	800704e <ADC_ConfigureBoostMode+0x42>
 800703c:	4b65      	ldr	r3, [pc, #404]	@ (80071d4 <ADC_ConfigureBoostMode+0x1c8>)
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007044:	2b00      	cmp	r3, #0
 8007046:	bf14      	ite	ne
 8007048:	2301      	movne	r3, #1
 800704a:	2300      	moveq	r3, #0
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b00      	cmp	r3, #0
 8007050:	d01c      	beq.n	800708c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007052:	f004 fe0b 	bl	800bc6c <HAL_RCC_GetHCLKFreq>
 8007056:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007060:	d010      	beq.n	8007084 <ADC_ConfigureBoostMode+0x78>
 8007062:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007066:	d871      	bhi.n	800714c <ADC_ConfigureBoostMode+0x140>
 8007068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800706c:	d002      	beq.n	8007074 <ADC_ConfigureBoostMode+0x68>
 800706e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007072:	d16b      	bne.n	800714c <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	0c1b      	lsrs	r3, r3, #16
 800707a:	68fa      	ldr	r2, [r7, #12]
 800707c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007080:	60fb      	str	r3, [r7, #12]
        break;
 8007082:	e066      	b.n	8007152 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	089b      	lsrs	r3, r3, #2
 8007088:	60fb      	str	r3, [r7, #12]
        break;
 800708a:	e062      	b.n	8007152 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800708c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007090:	f005 fd42 	bl	800cb18 <HAL_RCCEx_GetPeriphCLKFreq>
 8007094:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800709e:	d051      	beq.n	8007144 <ADC_ConfigureBoostMode+0x138>
 80070a0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80070a4:	d854      	bhi.n	8007150 <ADC_ConfigureBoostMode+0x144>
 80070a6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80070aa:	d047      	beq.n	800713c <ADC_ConfigureBoostMode+0x130>
 80070ac:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80070b0:	d84e      	bhi.n	8007150 <ADC_ConfigureBoostMode+0x144>
 80070b2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80070b6:	d03d      	beq.n	8007134 <ADC_ConfigureBoostMode+0x128>
 80070b8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80070bc:	d848      	bhi.n	8007150 <ADC_ConfigureBoostMode+0x144>
 80070be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070c2:	d033      	beq.n	800712c <ADC_ConfigureBoostMode+0x120>
 80070c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070c8:	d842      	bhi.n	8007150 <ADC_ConfigureBoostMode+0x144>
 80070ca:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80070ce:	d029      	beq.n	8007124 <ADC_ConfigureBoostMode+0x118>
 80070d0:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80070d4:	d83c      	bhi.n	8007150 <ADC_ConfigureBoostMode+0x144>
 80070d6:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80070da:	d01a      	beq.n	8007112 <ADC_ConfigureBoostMode+0x106>
 80070dc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80070e0:	d836      	bhi.n	8007150 <ADC_ConfigureBoostMode+0x144>
 80070e2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80070e6:	d014      	beq.n	8007112 <ADC_ConfigureBoostMode+0x106>
 80070e8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80070ec:	d830      	bhi.n	8007150 <ADC_ConfigureBoostMode+0x144>
 80070ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070f2:	d00e      	beq.n	8007112 <ADC_ConfigureBoostMode+0x106>
 80070f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070f8:	d82a      	bhi.n	8007150 <ADC_ConfigureBoostMode+0x144>
 80070fa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80070fe:	d008      	beq.n	8007112 <ADC_ConfigureBoostMode+0x106>
 8007100:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007104:	d824      	bhi.n	8007150 <ADC_ConfigureBoostMode+0x144>
 8007106:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800710a:	d002      	beq.n	8007112 <ADC_ConfigureBoostMode+0x106>
 800710c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007110:	d11e      	bne.n	8007150 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	0c9b      	lsrs	r3, r3, #18
 8007118:	005b      	lsls	r3, r3, #1
 800711a:	68fa      	ldr	r2, [r7, #12]
 800711c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007120:	60fb      	str	r3, [r7, #12]
        break;
 8007122:	e016      	b.n	8007152 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	091b      	lsrs	r3, r3, #4
 8007128:	60fb      	str	r3, [r7, #12]
        break;
 800712a:	e012      	b.n	8007152 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	095b      	lsrs	r3, r3, #5
 8007130:	60fb      	str	r3, [r7, #12]
        break;
 8007132:	e00e      	b.n	8007152 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	099b      	lsrs	r3, r3, #6
 8007138:	60fb      	str	r3, [r7, #12]
        break;
 800713a:	e00a      	b.n	8007152 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	09db      	lsrs	r3, r3, #7
 8007140:	60fb      	str	r3, [r7, #12]
        break;
 8007142:	e006      	b.n	8007152 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	0a1b      	lsrs	r3, r3, #8
 8007148:	60fb      	str	r3, [r7, #12]
        break;
 800714a:	e002      	b.n	8007152 <ADC_ConfigureBoostMode+0x146>
        break;
 800714c:	bf00      	nop
 800714e:	e000      	b.n	8007152 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8007150:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	085b      	lsrs	r3, r3, #1
 8007156:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	4a1f      	ldr	r2, [pc, #124]	@ (80071d8 <ADC_ConfigureBoostMode+0x1cc>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d808      	bhi.n	8007172 <ADC_ConfigureBoostMode+0x166>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	689a      	ldr	r2, [r3, #8]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800716e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007170:	e025      	b.n	80071be <ADC_ConfigureBoostMode+0x1b2>
  else if (freq <= 12500000UL)
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	4a19      	ldr	r2, [pc, #100]	@ (80071dc <ADC_ConfigureBoostMode+0x1d0>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d80a      	bhi.n	8007190 <ADC_ConfigureBoostMode+0x184>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800718c:	609a      	str	r2, [r3, #8]
}
 800718e:	e016      	b.n	80071be <ADC_ConfigureBoostMode+0x1b2>
  else if (freq <= 25000000UL)
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	4a13      	ldr	r2, [pc, #76]	@ (80071e0 <ADC_ConfigureBoostMode+0x1d4>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d80a      	bhi.n	80071ae <ADC_ConfigureBoostMode+0x1a2>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071aa:	609a      	str	r2, [r3, #8]
}
 80071ac:	e007      	b.n	80071be <ADC_ConfigureBoostMode+0x1b2>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	689a      	ldr	r2, [r3, #8]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80071bc:	609a      	str	r2, [r3, #8]
}
 80071be:	bf00      	nop
 80071c0:	3710      	adds	r7, #16
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	40022000 	.word	0x40022000
 80071cc:	40022100 	.word	0x40022100
 80071d0:	40022300 	.word	0x40022300
 80071d4:	58026300 	.word	0x58026300
 80071d8:	005f5e10 	.word	0x005f5e10
 80071dc:	00bebc20 	.word	0x00bebc20
 80071e0:	017d7840 	.word	0x017d7840

080071e4 <LL_ADC_IsEnabled>:
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	f003 0301 	and.w	r3, r3, #1
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d101      	bne.n	80071fc <LL_ADC_IsEnabled+0x18>
 80071f8:	2301      	movs	r3, #1
 80071fa:	e000      	b.n	80071fe <LL_ADC_IsEnabled+0x1a>
 80071fc:	2300      	movs	r3, #0
}
 80071fe:	4618      	mov	r0, r3
 8007200:	370c      	adds	r7, #12
 8007202:	46bd      	mov	sp, r7
 8007204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007208:	4770      	bx	lr
	...

0800720c <LL_ADC_StartCalibration>:
{
 800720c:	b480      	push	{r7}
 800720e:	b085      	sub	sp, #20
 8007210:	af00      	add	r7, sp, #0
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	689a      	ldr	r2, [r3, #8]
 800721c:	4b09      	ldr	r3, [pc, #36]	@ (8007244 <LL_ADC_StartCalibration+0x38>)
 800721e:	4013      	ands	r3, r2
 8007220:	68ba      	ldr	r2, [r7, #8]
 8007222:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8007226:	687a      	ldr	r2, [r7, #4]
 8007228:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800722c:	430a      	orrs	r2, r1
 800722e:	4313      	orrs	r3, r2
 8007230:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	609a      	str	r2, [r3, #8]
}
 8007238:	bf00      	nop
 800723a:	3714      	adds	r7, #20
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr
 8007244:	3ffeffc0 	.word	0x3ffeffc0

08007248 <LL_ADC_IsCalibrationOnGoing>:
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007258:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800725c:	d101      	bne.n	8007262 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800725e:	2301      	movs	r3, #1
 8007260:	e000      	b.n	8007264 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <LL_ADC_REG_IsConversionOngoing>:
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f003 0304 	and.w	r3, r3, #4
 8007280:	2b04      	cmp	r3, #4
 8007282:	d101      	bne.n	8007288 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007284:	2301      	movs	r3, #1
 8007286:	e000      	b.n	800728a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	370c      	adds	r7, #12
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
	...

08007298 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b086      	sub	sp, #24
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80072a4:	2300      	movs	r3, #0
 80072a6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d101      	bne.n	80072b6 <HAL_ADCEx_Calibration_Start+0x1e>
 80072b2:	2302      	movs	r3, #2
 80072b4:	e04c      	b.n	8007350 <HAL_ADCEx_Calibration_Start+0xb8>
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2201      	movs	r2, #1
 80072ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f7ff fdb0 	bl	8006e24 <ADC_Disable>
 80072c4:	4603      	mov	r3, r0
 80072c6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80072c8:	7dfb      	ldrb	r3, [r7, #23]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d135      	bne.n	800733a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80072d2:	4b21      	ldr	r3, [pc, #132]	@ (8007358 <HAL_ADCEx_Calibration_Start+0xc0>)
 80072d4:	4013      	ands	r3, r2
 80072d6:	f043 0202 	orr.w	r2, r3, #2
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	68b9      	ldr	r1, [r7, #8]
 80072e6:	4618      	mov	r0, r3
 80072e8:	f7ff ff90 	bl	800720c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80072ec:	e014      	b.n	8007318 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	3301      	adds	r3, #1
 80072f2:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	4a19      	ldr	r2, [pc, #100]	@ (800735c <HAL_ADCEx_Calibration_Start+0xc4>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d30d      	bcc.n	8007318 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007300:	f023 0312 	bic.w	r3, r3, #18
 8007304:	f043 0210 	orr.w	r2, r3, #16
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2200      	movs	r2, #0
 8007310:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	e01b      	b.n	8007350 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4618      	mov	r0, r3
 800731e:	f7ff ff93 	bl	8007248 <LL_ADC_IsCalibrationOnGoing>
 8007322:	4603      	mov	r3, r0
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1e2      	bne.n	80072ee <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800732c:	f023 0303 	bic.w	r3, r3, #3
 8007330:	f043 0201 	orr.w	r2, r3, #1
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	661a      	str	r2, [r3, #96]	@ 0x60
 8007338:	e005      	b.n	8007346 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800733e:	f043 0210 	orr.w	r2, r3, #16
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800734e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007350:	4618      	mov	r0, r3
 8007352:	3718      	adds	r7, #24
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}
 8007358:	ffffeefd 	.word	0xffffeefd
 800735c:	25c3f800 	.word	0x25c3f800

08007360 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007360:	b480      	push	{r7}
 8007362:	b083      	sub	sp, #12
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007368:	bf00      	nop
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr

08007374 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800737c:	bf00      	nop
 800737e:	370c      	adds	r7, #12
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80073a4:	bf00      	nop
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ae:	4770      	bx	lr

080073b0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80073c4:	b590      	push	{r4, r7, lr}
 80073c6:	b0a3      	sub	sp, #140	@ 0x8c
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80073ce:	2300      	movs	r3, #0
 80073d0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d101      	bne.n	80073e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80073de:	2302      	movs	r3, #2
 80073e0:	e0c1      	b.n	8007566 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2201      	movs	r2, #1
 80073e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80073ea:	2300      	movs	r3, #0
 80073ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80073ee:	2300      	movs	r3, #0
 80073f0:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a5e      	ldr	r2, [pc, #376]	@ (8007570 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d102      	bne.n	8007402 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80073fc:	4b5d      	ldr	r3, [pc, #372]	@ (8007574 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80073fe:	60fb      	str	r3, [r7, #12]
 8007400:	e001      	b.n	8007406 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007402:	2300      	movs	r3, #0
 8007404:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d10b      	bne.n	8007424 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007410:	f043 0220 	orr.w	r2, r3, #32
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	e0a0      	b.n	8007566 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	4618      	mov	r0, r3
 8007428:	f7ff ff22 	bl	8007270 <LL_ADC_REG_IsConversionOngoing>
 800742c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4618      	mov	r0, r3
 8007436:	f7ff ff1b 	bl	8007270 <LL_ADC_REG_IsConversionOngoing>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	f040 8081 	bne.w	8007544 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007442:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007446:	2b00      	cmp	r3, #0
 8007448:	d17c      	bne.n	8007544 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a48      	ldr	r2, [pc, #288]	@ (8007570 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d004      	beq.n	800745e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a46      	ldr	r2, [pc, #280]	@ (8007574 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d101      	bne.n	8007462 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800745e:	4b46      	ldr	r3, [pc, #280]	@ (8007578 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007460:	e000      	b.n	8007464 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8007462:	4b46      	ldr	r3, [pc, #280]	@ (800757c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007464:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d039      	beq.n	80074e2 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800746e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	431a      	orrs	r2, r3
 800747c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800747e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a3a      	ldr	r2, [pc, #232]	@ (8007570 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d004      	beq.n	8007494 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a39      	ldr	r2, [pc, #228]	@ (8007574 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d10e      	bne.n	80074b2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8007494:	4836      	ldr	r0, [pc, #216]	@ (8007570 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007496:	f7ff fea5 	bl	80071e4 <LL_ADC_IsEnabled>
 800749a:	4604      	mov	r4, r0
 800749c:	4835      	ldr	r0, [pc, #212]	@ (8007574 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800749e:	f7ff fea1 	bl	80071e4 <LL_ADC_IsEnabled>
 80074a2:	4603      	mov	r3, r0
 80074a4:	4323      	orrs	r3, r4
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	bf0c      	ite	eq
 80074aa:	2301      	moveq	r3, #1
 80074ac:	2300      	movne	r3, #0
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	e008      	b.n	80074c4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80074b2:	4833      	ldr	r0, [pc, #204]	@ (8007580 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80074b4:	f7ff fe96 	bl	80071e4 <LL_ADC_IsEnabled>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	bf0c      	ite	eq
 80074be:	2301      	moveq	r3, #1
 80074c0:	2300      	movne	r3, #0
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d047      	beq.n	8007558 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80074c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80074ca:	689a      	ldr	r2, [r3, #8]
 80074cc:	4b2d      	ldr	r3, [pc, #180]	@ (8007584 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80074ce:	4013      	ands	r3, r2
 80074d0:	683a      	ldr	r2, [r7, #0]
 80074d2:	6811      	ldr	r1, [r2, #0]
 80074d4:	683a      	ldr	r2, [r7, #0]
 80074d6:	6892      	ldr	r2, [r2, #8]
 80074d8:	430a      	orrs	r2, r1
 80074da:	431a      	orrs	r2, r3
 80074dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80074de:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80074e0:	e03a      	b.n	8007558 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80074e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80074ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80074ec:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a1f      	ldr	r2, [pc, #124]	@ (8007570 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d004      	beq.n	8007502 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a1d      	ldr	r2, [pc, #116]	@ (8007574 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d10e      	bne.n	8007520 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8007502:	481b      	ldr	r0, [pc, #108]	@ (8007570 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007504:	f7ff fe6e 	bl	80071e4 <LL_ADC_IsEnabled>
 8007508:	4604      	mov	r4, r0
 800750a:	481a      	ldr	r0, [pc, #104]	@ (8007574 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800750c:	f7ff fe6a 	bl	80071e4 <LL_ADC_IsEnabled>
 8007510:	4603      	mov	r3, r0
 8007512:	4323      	orrs	r3, r4
 8007514:	2b00      	cmp	r3, #0
 8007516:	bf0c      	ite	eq
 8007518:	2301      	moveq	r3, #1
 800751a:	2300      	movne	r3, #0
 800751c:	b2db      	uxtb	r3, r3
 800751e:	e008      	b.n	8007532 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8007520:	4817      	ldr	r0, [pc, #92]	@ (8007580 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007522:	f7ff fe5f 	bl	80071e4 <LL_ADC_IsEnabled>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	bf0c      	ite	eq
 800752c:	2301      	moveq	r3, #1
 800752e:	2300      	movne	r3, #0
 8007530:	b2db      	uxtb	r3, r3
 8007532:	2b00      	cmp	r3, #0
 8007534:	d010      	beq.n	8007558 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007536:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007538:	689a      	ldr	r2, [r3, #8]
 800753a:	4b12      	ldr	r3, [pc, #72]	@ (8007584 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800753c:	4013      	ands	r3, r2
 800753e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007540:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007542:	e009      	b.n	8007558 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007548:	f043 0220 	orr.w	r2, r3, #32
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8007556:	e000      	b.n	800755a <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007558:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007562:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8007566:	4618      	mov	r0, r3
 8007568:	378c      	adds	r7, #140	@ 0x8c
 800756a:	46bd      	mov	sp, r7
 800756c:	bd90      	pop	{r4, r7, pc}
 800756e:	bf00      	nop
 8007570:	40022000 	.word	0x40022000
 8007574:	40022100 	.word	0x40022100
 8007578:	40022300 	.word	0x40022300
 800757c:	58026300 	.word	0x58026300
 8007580:	58026000 	.word	0x58026000
 8007584:	fffff0e0 	.word	0xfffff0e0

08007588 <__NVIC_SetPriorityGrouping>:
{
 8007588:	b480      	push	{r7}
 800758a:	b085      	sub	sp, #20
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f003 0307 	and.w	r3, r3, #7
 8007596:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007598:	4b0b      	ldr	r3, [pc, #44]	@ (80075c8 <__NVIC_SetPriorityGrouping+0x40>)
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800759e:	68ba      	ldr	r2, [r7, #8]
 80075a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80075a4:	4013      	ands	r3, r2
 80075a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80075b0:	4b06      	ldr	r3, [pc, #24]	@ (80075cc <__NVIC_SetPriorityGrouping+0x44>)
 80075b2:	4313      	orrs	r3, r2
 80075b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80075b6:	4a04      	ldr	r2, [pc, #16]	@ (80075c8 <__NVIC_SetPriorityGrouping+0x40>)
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	60d3      	str	r3, [r2, #12]
}
 80075bc:	bf00      	nop
 80075be:	3714      	adds	r7, #20
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr
 80075c8:	e000ed00 	.word	0xe000ed00
 80075cc:	05fa0000 	.word	0x05fa0000

080075d0 <__NVIC_GetPriorityGrouping>:
{
 80075d0:	b480      	push	{r7}
 80075d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80075d4:	4b04      	ldr	r3, [pc, #16]	@ (80075e8 <__NVIC_GetPriorityGrouping+0x18>)
 80075d6:	68db      	ldr	r3, [r3, #12]
 80075d8:	0a1b      	lsrs	r3, r3, #8
 80075da:	f003 0307 	and.w	r3, r3, #7
}
 80075de:	4618      	mov	r0, r3
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	e000ed00 	.word	0xe000ed00

080075ec <__NVIC_EnableIRQ>:
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	4603      	mov	r3, r0
 80075f4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80075f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	db0b      	blt.n	8007616 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80075fe:	88fb      	ldrh	r3, [r7, #6]
 8007600:	f003 021f 	and.w	r2, r3, #31
 8007604:	4907      	ldr	r1, [pc, #28]	@ (8007624 <__NVIC_EnableIRQ+0x38>)
 8007606:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800760a:	095b      	lsrs	r3, r3, #5
 800760c:	2001      	movs	r0, #1
 800760e:	fa00 f202 	lsl.w	r2, r0, r2
 8007612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007616:	bf00      	nop
 8007618:	370c      	adds	r7, #12
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	e000e100 	.word	0xe000e100

08007628 <__NVIC_SetPriority>:
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	4603      	mov	r3, r0
 8007630:	6039      	str	r1, [r7, #0]
 8007632:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007634:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007638:	2b00      	cmp	r3, #0
 800763a:	db0a      	blt.n	8007652 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	b2da      	uxtb	r2, r3
 8007640:	490c      	ldr	r1, [pc, #48]	@ (8007674 <__NVIC_SetPriority+0x4c>)
 8007642:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007646:	0112      	lsls	r2, r2, #4
 8007648:	b2d2      	uxtb	r2, r2
 800764a:	440b      	add	r3, r1
 800764c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007650:	e00a      	b.n	8007668 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	b2da      	uxtb	r2, r3
 8007656:	4908      	ldr	r1, [pc, #32]	@ (8007678 <__NVIC_SetPriority+0x50>)
 8007658:	88fb      	ldrh	r3, [r7, #6]
 800765a:	f003 030f 	and.w	r3, r3, #15
 800765e:	3b04      	subs	r3, #4
 8007660:	0112      	lsls	r2, r2, #4
 8007662:	b2d2      	uxtb	r2, r2
 8007664:	440b      	add	r3, r1
 8007666:	761a      	strb	r2, [r3, #24]
}
 8007668:	bf00      	nop
 800766a:	370c      	adds	r7, #12
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	e000e100 	.word	0xe000e100
 8007678:	e000ed00 	.word	0xe000ed00

0800767c <NVIC_EncodePriority>:
{
 800767c:	b480      	push	{r7}
 800767e:	b089      	sub	sp, #36	@ 0x24
 8007680:	af00      	add	r7, sp, #0
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	60b9      	str	r1, [r7, #8]
 8007686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f003 0307 	and.w	r3, r3, #7
 800768e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007690:	69fb      	ldr	r3, [r7, #28]
 8007692:	f1c3 0307 	rsb	r3, r3, #7
 8007696:	2b04      	cmp	r3, #4
 8007698:	bf28      	it	cs
 800769a:	2304      	movcs	r3, #4
 800769c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	3304      	adds	r3, #4
 80076a2:	2b06      	cmp	r3, #6
 80076a4:	d902      	bls.n	80076ac <NVIC_EncodePriority+0x30>
 80076a6:	69fb      	ldr	r3, [r7, #28]
 80076a8:	3b03      	subs	r3, #3
 80076aa:	e000      	b.n	80076ae <NVIC_EncodePriority+0x32>
 80076ac:	2300      	movs	r3, #0
 80076ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80076b4:	69bb      	ldr	r3, [r7, #24]
 80076b6:	fa02 f303 	lsl.w	r3, r2, r3
 80076ba:	43da      	mvns	r2, r3
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	401a      	ands	r2, r3
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80076c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	fa01 f303 	lsl.w	r3, r1, r3
 80076ce:	43d9      	mvns	r1, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076d4:	4313      	orrs	r3, r2
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3724      	adds	r7, #36	@ 0x24
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr
	...

080076e4 <SysTick_Config>:
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b082      	sub	sp, #8
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	3b01      	subs	r3, #1
 80076f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076f4:	d301      	bcc.n	80076fa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80076f6:	2301      	movs	r3, #1
 80076f8:	e00f      	b.n	800771a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80076fa:	4a0a      	ldr	r2, [pc, #40]	@ (8007724 <SysTick_Config+0x40>)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	3b01      	subs	r3, #1
 8007700:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007702:	210f      	movs	r1, #15
 8007704:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007708:	f7ff ff8e 	bl	8007628 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800770c:	4b05      	ldr	r3, [pc, #20]	@ (8007724 <SysTick_Config+0x40>)
 800770e:	2200      	movs	r2, #0
 8007710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007712:	4b04      	ldr	r3, [pc, #16]	@ (8007724 <SysTick_Config+0x40>)
 8007714:	2207      	movs	r2, #7
 8007716:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3708      	adds	r7, #8
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	e000e010 	.word	0xe000e010

08007728 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b082      	sub	sp, #8
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f7ff ff29 	bl	8007588 <__NVIC_SetPriorityGrouping>
}
 8007736:	bf00      	nop
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800773e:	b580      	push	{r7, lr}
 8007740:	b086      	sub	sp, #24
 8007742:	af00      	add	r7, sp, #0
 8007744:	4603      	mov	r3, r0
 8007746:	60b9      	str	r1, [r7, #8]
 8007748:	607a      	str	r2, [r7, #4]
 800774a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800774c:	f7ff ff40 	bl	80075d0 <__NVIC_GetPriorityGrouping>
 8007750:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	68b9      	ldr	r1, [r7, #8]
 8007756:	6978      	ldr	r0, [r7, #20]
 8007758:	f7ff ff90 	bl	800767c <NVIC_EncodePriority>
 800775c:	4602      	mov	r2, r0
 800775e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007762:	4611      	mov	r1, r2
 8007764:	4618      	mov	r0, r3
 8007766:	f7ff ff5f 	bl	8007628 <__NVIC_SetPriority>
}
 800776a:	bf00      	nop
 800776c:	3718      	adds	r7, #24
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}

08007772 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007772:	b580      	push	{r7, lr}
 8007774:	b082      	sub	sp, #8
 8007776:	af00      	add	r7, sp, #0
 8007778:	4603      	mov	r3, r0
 800777a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800777c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007780:	4618      	mov	r0, r3
 8007782:	f7ff ff33 	bl	80075ec <__NVIC_EnableIRQ>
}
 8007786:	bf00      	nop
 8007788:	3708      	adds	r7, #8
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}

0800778e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800778e:	b580      	push	{r7, lr}
 8007790:	b082      	sub	sp, #8
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f7ff ffa4 	bl	80076e4 <SysTick_Config>
 800779c:	4603      	mov	r3, r0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3708      	adds	r7, #8
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b082      	sub	sp, #8
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d101      	bne.n	80077b8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e014      	b.n	80077e2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	791b      	ldrb	r3, [r3, #4]
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d105      	bne.n	80077ce <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f7fc ff03 	bl	80045d4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2202      	movs	r2, #2
 80077d2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2200      	movs	r2, #0
 80077d8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2201      	movs	r2, #1
 80077de:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3708      	adds	r7, #8
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80077ea:	b480      	push	{r7}
 80077ec:	b083      	sub	sp, #12
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
 80077f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	795b      	ldrb	r3, [r3, #5]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d101      	bne.n	8007800 <HAL_DAC_Start+0x16>
 80077fc:	2302      	movs	r3, #2
 80077fe:	e040      	b.n	8007882 <HAL_DAC_Start+0x98>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2201      	movs	r2, #1
 8007804:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2202      	movs	r2, #2
 800780a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6819      	ldr	r1, [r3, #0]
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	f003 0310 	and.w	r3, r3, #16
 8007818:	2201      	movs	r2, #1
 800781a:	409a      	lsls	r2, r3
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	430a      	orrs	r2, r1
 8007822:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d10f      	bne.n	800784a <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8007834:	2b02      	cmp	r3, #2
 8007836:	d11d      	bne.n	8007874 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	685a      	ldr	r2, [r3, #4]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f042 0201 	orr.w	r2, r2, #1
 8007846:	605a      	str	r2, [r3, #4]
 8007848:	e014      	b.n	8007874 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	f003 0310 	and.w	r3, r3, #16
 800785a:	2102      	movs	r1, #2
 800785c:	fa01 f303 	lsl.w	r3, r1, r3
 8007860:	429a      	cmp	r2, r3
 8007862:	d107      	bne.n	8007874 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	685a      	ldr	r2, [r3, #4]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f042 0202 	orr.w	r2, r2, #2
 8007872:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007880:	2300      	movs	r3, #0
}
 8007882:	4618      	mov	r0, r3
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr

0800788e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800788e:	b580      	push	{r7, lr}
 8007890:	b082      	sub	sp, #8
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80078a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078a4:	d120      	bne.n	80078e8 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80078b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078b4:	d118      	bne.n	80078e8 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2204      	movs	r2, #4
 80078ba:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	691b      	ldr	r3, [r3, #16]
 80078c0:	f043 0201 	orr.w	r2, r3, #1
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80078d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80078e0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 f852 	bl	800798c <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078f6:	d120      	bne.n	800793a <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007902:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007906:	d118      	bne.n	800793a <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2204      	movs	r2, #4
 800790c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	691b      	ldr	r3, [r3, #16]
 8007912:	f043 0202 	orr.w	r2, r3, #2
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8007922:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8007932:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 f963 	bl	8007c00 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 800793a:	bf00      	nop
 800793c:	3708      	adds	r7, #8
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}

08007942 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007942:	b480      	push	{r7}
 8007944:	b087      	sub	sp, #28
 8007946:	af00      	add	r7, sp, #0
 8007948:	60f8      	str	r0, [r7, #12]
 800794a:	60b9      	str	r1, [r7, #8]
 800794c:	607a      	str	r2, [r7, #4]
 800794e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8007950:	2300      	movs	r3, #0
 8007952:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d105      	bne.n	800796c <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007960:	697a      	ldr	r2, [r7, #20]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	4413      	add	r3, r2
 8007966:	3308      	adds	r3, #8
 8007968:	617b      	str	r3, [r7, #20]
 800796a:	e004      	b.n	8007976 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800796c:	697a      	ldr	r2, [r7, #20]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4413      	add	r3, r2
 8007972:	3314      	adds	r3, #20
 8007974:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	461a      	mov	r2, r3
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	371c      	adds	r7, #28
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr

0800798c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8007994:	bf00      	nop
 8007996:	370c      	adds	r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr

080079a0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b088      	sub	sp, #32
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	795b      	ldrb	r3, [r3, #5]
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d101      	bne.n	80079b8 <HAL_DAC_ConfigChannel+0x18>
 80079b4:	2302      	movs	r3, #2
 80079b6:	e11d      	b.n	8007bf4 <HAL_DAC_ConfigChannel+0x254>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2201      	movs	r2, #1
 80079bc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2202      	movs	r2, #2
 80079c2:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	2b04      	cmp	r3, #4
 80079ca:	d174      	bne.n	8007ab6 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80079cc:	f7fd fa92 	bl	8004ef4 <HAL_GetTick>
 80079d0:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d134      	bne.n	8007a42 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80079d8:	e011      	b.n	80079fe <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80079da:	f7fd fa8b 	bl	8004ef4 <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d90a      	bls.n	80079fe <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	691b      	ldr	r3, [r3, #16]
 80079ec:	f043 0208 	orr.w	r2, r3, #8
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2203      	movs	r2, #3
 80079f8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80079fa:	2303      	movs	r3, #3
 80079fc:	e0fa      	b.n	8007bf4 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a04:	4b7d      	ldr	r3, [pc, #500]	@ (8007bfc <HAL_DAC_ConfigChannel+0x25c>)
 8007a06:	4013      	ands	r3, r2
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d1e6      	bne.n	80079da <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8007a0c:	2001      	movs	r0, #1
 8007a0e:	f7fd fa7d 	bl	8004f0c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68ba      	ldr	r2, [r7, #8]
 8007a18:	6992      	ldr	r2, [r2, #24]
 8007a1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8007a1c:	e01e      	b.n	8007a5c <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007a1e:	f7fd fa69 	bl	8004ef4 <HAL_GetTick>
 8007a22:	4602      	mov	r2, r0
 8007a24:	69bb      	ldr	r3, [r7, #24]
 8007a26:	1ad3      	subs	r3, r2, r3
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d90a      	bls.n	8007a42 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	691b      	ldr	r3, [r3, #16]
 8007a30:	f043 0208 	orr.w	r2, r3, #8
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2203      	movs	r2, #3
 8007a3c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8007a3e:	2303      	movs	r3, #3
 8007a40:	e0d8      	b.n	8007bf4 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	dbe8      	blt.n	8007a1e <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8007a4c:	2001      	movs	r0, #1
 8007a4e:	f7fd fa5d 	bl	8004f0c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	6992      	ldr	r2, [r2, #24]
 8007a5a:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f003 0310 	and.w	r3, r3, #16
 8007a68:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8007a70:	43db      	mvns	r3, r3
 8007a72:	ea02 0103 	and.w	r1, r2, r3
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	69da      	ldr	r2, [r3, #28]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f003 0310 	and.w	r3, r3, #16
 8007a80:	409a      	lsls	r2, r3
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	430a      	orrs	r2, r1
 8007a88:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f003 0310 	and.w	r3, r3, #16
 8007a96:	21ff      	movs	r1, #255	@ 0xff
 8007a98:	fa01 f303 	lsl.w	r3, r1, r3
 8007a9c:	43db      	mvns	r3, r3
 8007a9e:	ea02 0103 	and.w	r1, r2, r3
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	6a1a      	ldr	r2, [r3, #32]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f003 0310 	and.w	r3, r3, #16
 8007aac:	409a      	lsls	r2, r3
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	430a      	orrs	r2, r1
 8007ab4:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	691b      	ldr	r3, [r3, #16]
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d11d      	bne.n	8007afa <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ac4:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f003 0310 	and.w	r3, r3, #16
 8007acc:	221f      	movs	r2, #31
 8007ace:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad2:	43db      	mvns	r3, r3
 8007ad4:	697a      	ldr	r2, [r7, #20]
 8007ad6:	4013      	ands	r3, r2
 8007ad8:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	695b      	ldr	r3, [r3, #20]
 8007ade:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f003 0310 	and.w	r3, r3, #16
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8007aec:	697a      	ldr	r2, [r7, #20]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	697a      	ldr	r2, [r7, #20]
 8007af8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b00:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f003 0310 	and.w	r3, r3, #16
 8007b08:	2207      	movs	r2, #7
 8007b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b0e:	43db      	mvns	r3, r3
 8007b10:	697a      	ldr	r2, [r7, #20]
 8007b12:	4013      	ands	r3, r2
 8007b14:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	68db      	ldr	r3, [r3, #12]
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	d102      	bne.n	8007b24 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	61fb      	str	r3, [r7, #28]
 8007b22:	e00f      	b.n	8007b44 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	68db      	ldr	r3, [r3, #12]
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d102      	bne.n	8007b32 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	61fb      	str	r3, [r7, #28]
 8007b30:	e008      	b.n	8007b44 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d102      	bne.n	8007b40 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	61fb      	str	r3, [r7, #28]
 8007b3e:	e001      	b.n	8007b44 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007b40:	2300      	movs	r3, #0
 8007b42:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	69fa      	ldr	r2, [r7, #28]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f003 0310 	and.w	r3, r3, #16
 8007b5a:	693a      	ldr	r2, [r7, #16]
 8007b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	4313      	orrs	r3, r2
 8007b64:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	6819      	ldr	r1, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f003 0310 	and.w	r3, r3, #16
 8007b7a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b82:	43da      	mvns	r2, r3
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	400a      	ands	r2, r1
 8007b8a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f003 0310 	and.w	r3, r3, #16
 8007b9a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8007b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba2:	43db      	mvns	r3, r3
 8007ba4:	697a      	ldr	r2, [r7, #20]
 8007ba6:	4013      	ands	r3, r2
 8007ba8:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f003 0310 	and.w	r3, r3, #16
 8007bb6:	693a      	ldr	r2, [r7, #16]
 8007bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8007bbc:	697a      	ldr	r2, [r7, #20]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	697a      	ldr	r2, [r7, #20]
 8007bc8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	6819      	ldr	r1, [r3, #0]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f003 0310 	and.w	r3, r3, #16
 8007bd6:	22c0      	movs	r2, #192	@ 0xc0
 8007bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8007bdc:	43da      	mvns	r2, r3
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	400a      	ands	r2, r1
 8007be4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2201      	movs	r2, #1
 8007bea:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007bf2:	2300      	movs	r3, #0
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3720      	adds	r7, #32
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}
 8007bfc:	20008000 	.word	0x20008000

08007c00 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b083      	sub	sp, #12
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8007c08:	bf00      	nop
 8007c0a:	370c      	adds	r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b086      	sub	sp, #24
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007c1c:	f7fd f96a 	bl	8004ef4 <HAL_GetTick>
 8007c20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d101      	bne.n	8007c2c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	e312      	b.n	8008252 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a66      	ldr	r2, [pc, #408]	@ (8007dcc <HAL_DMA_Init+0x1b8>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d04a      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a65      	ldr	r2, [pc, #404]	@ (8007dd0 <HAL_DMA_Init+0x1bc>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d045      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a63      	ldr	r2, [pc, #396]	@ (8007dd4 <HAL_DMA_Init+0x1c0>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d040      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a62      	ldr	r2, [pc, #392]	@ (8007dd8 <HAL_DMA_Init+0x1c4>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d03b      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a60      	ldr	r2, [pc, #384]	@ (8007ddc <HAL_DMA_Init+0x1c8>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d036      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a5f      	ldr	r2, [pc, #380]	@ (8007de0 <HAL_DMA_Init+0x1cc>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d031      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a5d      	ldr	r2, [pc, #372]	@ (8007de4 <HAL_DMA_Init+0x1d0>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d02c      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a5c      	ldr	r2, [pc, #368]	@ (8007de8 <HAL_DMA_Init+0x1d4>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d027      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a5a      	ldr	r2, [pc, #360]	@ (8007dec <HAL_DMA_Init+0x1d8>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d022      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a59      	ldr	r2, [pc, #356]	@ (8007df0 <HAL_DMA_Init+0x1dc>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d01d      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a57      	ldr	r2, [pc, #348]	@ (8007df4 <HAL_DMA_Init+0x1e0>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d018      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a56      	ldr	r2, [pc, #344]	@ (8007df8 <HAL_DMA_Init+0x1e4>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d013      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a54      	ldr	r2, [pc, #336]	@ (8007dfc <HAL_DMA_Init+0x1e8>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d00e      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a53      	ldr	r2, [pc, #332]	@ (8007e00 <HAL_DMA_Init+0x1ec>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d009      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a51      	ldr	r2, [pc, #324]	@ (8007e04 <HAL_DMA_Init+0x1f0>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d004      	beq.n	8007ccc <HAL_DMA_Init+0xb8>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a50      	ldr	r2, [pc, #320]	@ (8007e08 <HAL_DMA_Init+0x1f4>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d101      	bne.n	8007cd0 <HAL_DMA_Init+0xbc>
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e000      	b.n	8007cd2 <HAL_DMA_Init+0xbe>
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	f000 813c 	beq.w	8007f50 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2202      	movs	r2, #2
 8007cdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a37      	ldr	r2, [pc, #220]	@ (8007dcc <HAL_DMA_Init+0x1b8>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d04a      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a36      	ldr	r2, [pc, #216]	@ (8007dd0 <HAL_DMA_Init+0x1bc>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d045      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a34      	ldr	r2, [pc, #208]	@ (8007dd4 <HAL_DMA_Init+0x1c0>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d040      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a33      	ldr	r2, [pc, #204]	@ (8007dd8 <HAL_DMA_Init+0x1c4>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d03b      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a31      	ldr	r2, [pc, #196]	@ (8007ddc <HAL_DMA_Init+0x1c8>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d036      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a30      	ldr	r2, [pc, #192]	@ (8007de0 <HAL_DMA_Init+0x1cc>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d031      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a2e      	ldr	r2, [pc, #184]	@ (8007de4 <HAL_DMA_Init+0x1d0>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d02c      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a2d      	ldr	r2, [pc, #180]	@ (8007de8 <HAL_DMA_Init+0x1d4>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d027      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a2b      	ldr	r2, [pc, #172]	@ (8007dec <HAL_DMA_Init+0x1d8>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d022      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4a2a      	ldr	r2, [pc, #168]	@ (8007df0 <HAL_DMA_Init+0x1dc>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d01d      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a28      	ldr	r2, [pc, #160]	@ (8007df4 <HAL_DMA_Init+0x1e0>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d018      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a27      	ldr	r2, [pc, #156]	@ (8007df8 <HAL_DMA_Init+0x1e4>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d013      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a25      	ldr	r2, [pc, #148]	@ (8007dfc <HAL_DMA_Init+0x1e8>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d00e      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a24      	ldr	r2, [pc, #144]	@ (8007e00 <HAL_DMA_Init+0x1ec>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d009      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a22      	ldr	r2, [pc, #136]	@ (8007e04 <HAL_DMA_Init+0x1f0>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d004      	beq.n	8007d88 <HAL_DMA_Init+0x174>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a21      	ldr	r2, [pc, #132]	@ (8007e08 <HAL_DMA_Init+0x1f4>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d108      	bne.n	8007d9a <HAL_DMA_Init+0x186>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f022 0201 	bic.w	r2, r2, #1
 8007d96:	601a      	str	r2, [r3, #0]
 8007d98:	e007      	b.n	8007daa <HAL_DMA_Init+0x196>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f022 0201 	bic.w	r2, r2, #1
 8007da8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007daa:	e02f      	b.n	8007e0c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007dac:	f7fd f8a2 	bl	8004ef4 <HAL_GetTick>
 8007db0:	4602      	mov	r2, r0
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	1ad3      	subs	r3, r2, r3
 8007db6:	2b05      	cmp	r3, #5
 8007db8:	d928      	bls.n	8007e0c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2220      	movs	r2, #32
 8007dbe:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2203      	movs	r2, #3
 8007dc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e242      	b.n	8008252 <HAL_DMA_Init+0x63e>
 8007dcc:	40020010 	.word	0x40020010
 8007dd0:	40020028 	.word	0x40020028
 8007dd4:	40020040 	.word	0x40020040
 8007dd8:	40020058 	.word	0x40020058
 8007ddc:	40020070 	.word	0x40020070
 8007de0:	40020088 	.word	0x40020088
 8007de4:	400200a0 	.word	0x400200a0
 8007de8:	400200b8 	.word	0x400200b8
 8007dec:	40020410 	.word	0x40020410
 8007df0:	40020428 	.word	0x40020428
 8007df4:	40020440 	.word	0x40020440
 8007df8:	40020458 	.word	0x40020458
 8007dfc:	40020470 	.word	0x40020470
 8007e00:	40020488 	.word	0x40020488
 8007e04:	400204a0 	.word	0x400204a0
 8007e08:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f003 0301 	and.w	r3, r3, #1
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1c8      	bne.n	8007dac <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007e22:	697a      	ldr	r2, [r7, #20]
 8007e24:	4b83      	ldr	r3, [pc, #524]	@ (8008034 <HAL_DMA_Init+0x420>)
 8007e26:	4013      	ands	r3, r2
 8007e28:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8007e32:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007e3e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	699b      	ldr	r3, [r3, #24]
 8007e44:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007e4a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6a1b      	ldr	r3, [r3, #32]
 8007e50:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8007e52:	697a      	ldr	r2, [r7, #20]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e5c:	2b04      	cmp	r3, #4
 8007e5e:	d107      	bne.n	8007e70 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	697a      	ldr	r2, [r7, #20]
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	2b28      	cmp	r3, #40	@ 0x28
 8007e76:	d903      	bls.n	8007e80 <HAL_DMA_Init+0x26c>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e7e:	d91f      	bls.n	8007ec0 <HAL_DMA_Init+0x2ac>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e86:	d903      	bls.n	8007e90 <HAL_DMA_Init+0x27c>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	2b42      	cmp	r3, #66	@ 0x42
 8007e8e:	d917      	bls.n	8007ec0 <HAL_DMA_Init+0x2ac>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	2b46      	cmp	r3, #70	@ 0x46
 8007e96:	d903      	bls.n	8007ea0 <HAL_DMA_Init+0x28c>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	2b48      	cmp	r3, #72	@ 0x48
 8007e9e:	d90f      	bls.n	8007ec0 <HAL_DMA_Init+0x2ac>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	2b4e      	cmp	r3, #78	@ 0x4e
 8007ea6:	d903      	bls.n	8007eb0 <HAL_DMA_Init+0x29c>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	2b52      	cmp	r3, #82	@ 0x52
 8007eae:	d907      	bls.n	8007ec0 <HAL_DMA_Init+0x2ac>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	2b73      	cmp	r3, #115	@ 0x73
 8007eb6:	d905      	bls.n	8007ec4 <HAL_DMA_Init+0x2b0>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	2b77      	cmp	r3, #119	@ 0x77
 8007ebe:	d801      	bhi.n	8007ec4 <HAL_DMA_Init+0x2b0>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e000      	b.n	8007ec6 <HAL_DMA_Init+0x2b2>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d003      	beq.n	8007ed2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ed0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	697a      	ldr	r2, [r7, #20]
 8007ed8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	695b      	ldr	r3, [r3, #20]
 8007ee0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	f023 0307 	bic.w	r3, r3, #7
 8007ee8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eee:	697a      	ldr	r2, [r7, #20]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ef8:	2b04      	cmp	r3, #4
 8007efa:	d117      	bne.n	8007f2c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f00:	697a      	ldr	r2, [r7, #20]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00e      	beq.n	8007f2c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f002 fb2e 	bl	800a570 <DMA_CheckFifoParam>
 8007f14:	4603      	mov	r3, r0
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d008      	beq.n	8007f2c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2240      	movs	r2, #64	@ 0x40
 8007f1e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e192      	b.n	8008252 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	697a      	ldr	r2, [r7, #20]
 8007f32:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f002 fa69 	bl	800a40c <DMA_CalcBaseAndBitshift>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f42:	f003 031f 	and.w	r3, r3, #31
 8007f46:	223f      	movs	r2, #63	@ 0x3f
 8007f48:	409a      	lsls	r2, r3
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	609a      	str	r2, [r3, #8]
 8007f4e:	e0c8      	b.n	80080e2 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a38      	ldr	r2, [pc, #224]	@ (8008038 <HAL_DMA_Init+0x424>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d022      	beq.n	8007fa0 <HAL_DMA_Init+0x38c>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a37      	ldr	r2, [pc, #220]	@ (800803c <HAL_DMA_Init+0x428>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d01d      	beq.n	8007fa0 <HAL_DMA_Init+0x38c>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a35      	ldr	r2, [pc, #212]	@ (8008040 <HAL_DMA_Init+0x42c>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d018      	beq.n	8007fa0 <HAL_DMA_Init+0x38c>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a34      	ldr	r2, [pc, #208]	@ (8008044 <HAL_DMA_Init+0x430>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d013      	beq.n	8007fa0 <HAL_DMA_Init+0x38c>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a32      	ldr	r2, [pc, #200]	@ (8008048 <HAL_DMA_Init+0x434>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d00e      	beq.n	8007fa0 <HAL_DMA_Init+0x38c>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a31      	ldr	r2, [pc, #196]	@ (800804c <HAL_DMA_Init+0x438>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d009      	beq.n	8007fa0 <HAL_DMA_Init+0x38c>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a2f      	ldr	r2, [pc, #188]	@ (8008050 <HAL_DMA_Init+0x43c>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d004      	beq.n	8007fa0 <HAL_DMA_Init+0x38c>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a2e      	ldr	r2, [pc, #184]	@ (8008054 <HAL_DMA_Init+0x440>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d101      	bne.n	8007fa4 <HAL_DMA_Init+0x390>
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e000      	b.n	8007fa6 <HAL_DMA_Init+0x392>
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f000 8092 	beq.w	80080d0 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a21      	ldr	r2, [pc, #132]	@ (8008038 <HAL_DMA_Init+0x424>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d021      	beq.n	8007ffa <HAL_DMA_Init+0x3e6>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a20      	ldr	r2, [pc, #128]	@ (800803c <HAL_DMA_Init+0x428>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d01c      	beq.n	8007ffa <HAL_DMA_Init+0x3e6>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a1e      	ldr	r2, [pc, #120]	@ (8008040 <HAL_DMA_Init+0x42c>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d017      	beq.n	8007ffa <HAL_DMA_Init+0x3e6>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4a1d      	ldr	r2, [pc, #116]	@ (8008044 <HAL_DMA_Init+0x430>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d012      	beq.n	8007ffa <HAL_DMA_Init+0x3e6>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a1b      	ldr	r2, [pc, #108]	@ (8008048 <HAL_DMA_Init+0x434>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d00d      	beq.n	8007ffa <HAL_DMA_Init+0x3e6>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a1a      	ldr	r2, [pc, #104]	@ (800804c <HAL_DMA_Init+0x438>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d008      	beq.n	8007ffa <HAL_DMA_Init+0x3e6>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a18      	ldr	r2, [pc, #96]	@ (8008050 <HAL_DMA_Init+0x43c>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d003      	beq.n	8007ffa <HAL_DMA_Init+0x3e6>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a17      	ldr	r2, [pc, #92]	@ (8008054 <HAL_DMA_Init+0x440>)
 8007ff8:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2202      	movs	r2, #2
 8007ffe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	4b10      	ldr	r3, [pc, #64]	@ (8008058 <HAL_DMA_Init+0x444>)
 8008016:	4013      	ands	r3, r2
 8008018:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	2b40      	cmp	r3, #64	@ 0x40
 8008020:	d01c      	beq.n	800805c <HAL_DMA_Init+0x448>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	2b80      	cmp	r3, #128	@ 0x80
 8008028:	d102      	bne.n	8008030 <HAL_DMA_Init+0x41c>
 800802a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800802e:	e016      	b.n	800805e <HAL_DMA_Init+0x44a>
 8008030:	2300      	movs	r3, #0
 8008032:	e014      	b.n	800805e <HAL_DMA_Init+0x44a>
 8008034:	fe10803f 	.word	0xfe10803f
 8008038:	58025408 	.word	0x58025408
 800803c:	5802541c 	.word	0x5802541c
 8008040:	58025430 	.word	0x58025430
 8008044:	58025444 	.word	0x58025444
 8008048:	58025458 	.word	0x58025458
 800804c:	5802546c 	.word	0x5802546c
 8008050:	58025480 	.word	0x58025480
 8008054:	58025494 	.word	0x58025494
 8008058:	fffe000f 	.word	0xfffe000f
 800805c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	68d2      	ldr	r2, [r2, #12]
 8008062:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008064:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	691b      	ldr	r3, [r3, #16]
 800806a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800806c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	695b      	ldr	r3, [r3, #20]
 8008072:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008074:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	699b      	ldr	r3, [r3, #24]
 800807a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800807c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	69db      	ldr	r3, [r3, #28]
 8008082:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8008084:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6a1b      	ldr	r3, [r3, #32]
 800808a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800808c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800808e:	697a      	ldr	r2, [r7, #20]
 8008090:	4313      	orrs	r3, r2
 8008092:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	697a      	ldr	r2, [r7, #20]
 800809a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	461a      	mov	r2, r3
 80080a2:	4b6e      	ldr	r3, [pc, #440]	@ (800825c <HAL_DMA_Init+0x648>)
 80080a4:	4413      	add	r3, r2
 80080a6:	4a6e      	ldr	r2, [pc, #440]	@ (8008260 <HAL_DMA_Init+0x64c>)
 80080a8:	fba2 2303 	umull	r2, r3, r2, r3
 80080ac:	091b      	lsrs	r3, r3, #4
 80080ae:	009a      	lsls	r2, r3, #2
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f002 f9a9 	bl	800a40c <DMA_CalcBaseAndBitshift>
 80080ba:	4603      	mov	r3, r0
 80080bc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080c2:	f003 031f 	and.w	r3, r3, #31
 80080c6:	2201      	movs	r2, #1
 80080c8:	409a      	lsls	r2, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	605a      	str	r2, [r3, #4]
 80080ce:	e008      	b.n	80080e2 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2240      	movs	r2, #64	@ 0x40
 80080d4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2203      	movs	r2, #3
 80080da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	e0b7      	b.n	8008252 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a5f      	ldr	r2, [pc, #380]	@ (8008264 <HAL_DMA_Init+0x650>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d072      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a5d      	ldr	r2, [pc, #372]	@ (8008268 <HAL_DMA_Init+0x654>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d06d      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a5c      	ldr	r2, [pc, #368]	@ (800826c <HAL_DMA_Init+0x658>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d068      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a5a      	ldr	r2, [pc, #360]	@ (8008270 <HAL_DMA_Init+0x65c>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d063      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a59      	ldr	r2, [pc, #356]	@ (8008274 <HAL_DMA_Init+0x660>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d05e      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a57      	ldr	r2, [pc, #348]	@ (8008278 <HAL_DMA_Init+0x664>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d059      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a56      	ldr	r2, [pc, #344]	@ (800827c <HAL_DMA_Init+0x668>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d054      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a54      	ldr	r2, [pc, #336]	@ (8008280 <HAL_DMA_Init+0x66c>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d04f      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a53      	ldr	r2, [pc, #332]	@ (8008284 <HAL_DMA_Init+0x670>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d04a      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a51      	ldr	r2, [pc, #324]	@ (8008288 <HAL_DMA_Init+0x674>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d045      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a50      	ldr	r2, [pc, #320]	@ (800828c <HAL_DMA_Init+0x678>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d040      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a4e      	ldr	r2, [pc, #312]	@ (8008290 <HAL_DMA_Init+0x67c>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d03b      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a4d      	ldr	r2, [pc, #308]	@ (8008294 <HAL_DMA_Init+0x680>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d036      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a4b      	ldr	r2, [pc, #300]	@ (8008298 <HAL_DMA_Init+0x684>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d031      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a4a      	ldr	r2, [pc, #296]	@ (800829c <HAL_DMA_Init+0x688>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d02c      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a48      	ldr	r2, [pc, #288]	@ (80082a0 <HAL_DMA_Init+0x68c>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d027      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a47      	ldr	r2, [pc, #284]	@ (80082a4 <HAL_DMA_Init+0x690>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d022      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a45      	ldr	r2, [pc, #276]	@ (80082a8 <HAL_DMA_Init+0x694>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d01d      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a44      	ldr	r2, [pc, #272]	@ (80082ac <HAL_DMA_Init+0x698>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d018      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a42      	ldr	r2, [pc, #264]	@ (80082b0 <HAL_DMA_Init+0x69c>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d013      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a41      	ldr	r2, [pc, #260]	@ (80082b4 <HAL_DMA_Init+0x6a0>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d00e      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a3f      	ldr	r2, [pc, #252]	@ (80082b8 <HAL_DMA_Init+0x6a4>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d009      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a3e      	ldr	r2, [pc, #248]	@ (80082bc <HAL_DMA_Init+0x6a8>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d004      	beq.n	80081d2 <HAL_DMA_Init+0x5be>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a3c      	ldr	r2, [pc, #240]	@ (80082c0 <HAL_DMA_Init+0x6ac>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d101      	bne.n	80081d6 <HAL_DMA_Init+0x5c2>
 80081d2:	2301      	movs	r3, #1
 80081d4:	e000      	b.n	80081d8 <HAL_DMA_Init+0x5c4>
 80081d6:	2300      	movs	r3, #0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d032      	beq.n	8008242 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f002 fa43 	bl	800a668 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	2b80      	cmp	r3, #128	@ 0x80
 80081e8:	d102      	bne.n	80081f0 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	685a      	ldr	r2, [r3, #4]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081f8:	b2d2      	uxtb	r2, r2
 80081fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008204:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d010      	beq.n	8008230 <HAL_DMA_Init+0x61c>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	685b      	ldr	r3, [r3, #4]
 8008212:	2b08      	cmp	r3, #8
 8008214:	d80c      	bhi.n	8008230 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f002 fac0 	bl	800a79c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008220:	2200      	movs	r2, #0
 8008222:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008228:	687a      	ldr	r2, [r7, #4]
 800822a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800822c:	605a      	str	r2, [r3, #4]
 800822e:	e008      	b.n	8008242 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2200      	movs	r2, #0
 800823a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	3718      	adds	r7, #24
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
 800825a:	bf00      	nop
 800825c:	a7fdabf8 	.word	0xa7fdabf8
 8008260:	cccccccd 	.word	0xcccccccd
 8008264:	40020010 	.word	0x40020010
 8008268:	40020028 	.word	0x40020028
 800826c:	40020040 	.word	0x40020040
 8008270:	40020058 	.word	0x40020058
 8008274:	40020070 	.word	0x40020070
 8008278:	40020088 	.word	0x40020088
 800827c:	400200a0 	.word	0x400200a0
 8008280:	400200b8 	.word	0x400200b8
 8008284:	40020410 	.word	0x40020410
 8008288:	40020428 	.word	0x40020428
 800828c:	40020440 	.word	0x40020440
 8008290:	40020458 	.word	0x40020458
 8008294:	40020470 	.word	0x40020470
 8008298:	40020488 	.word	0x40020488
 800829c:	400204a0 	.word	0x400204a0
 80082a0:	400204b8 	.word	0x400204b8
 80082a4:	58025408 	.word	0x58025408
 80082a8:	5802541c 	.word	0x5802541c
 80082ac:	58025430 	.word	0x58025430
 80082b0:	58025444 	.word	0x58025444
 80082b4:	58025458 	.word	0x58025458
 80082b8:	5802546c 	.word	0x5802546c
 80082bc:	58025480 	.word	0x58025480
 80082c0:	58025494 	.word	0x58025494

080082c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b086      	sub	sp, #24
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	60f8      	str	r0, [r7, #12]
 80082cc:	60b9      	str	r1, [r7, #8]
 80082ce:	607a      	str	r2, [r7, #4]
 80082d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082d2:	2300      	movs	r3, #0
 80082d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d101      	bne.n	80082e0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80082dc:	2301      	movs	r3, #1
 80082de:	e226      	b.n	800872e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d101      	bne.n	80082ee <HAL_DMA_Start_IT+0x2a>
 80082ea:	2302      	movs	r3, #2
 80082ec:	e21f      	b.n	800872e <HAL_DMA_Start_IT+0x46a>
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2201      	movs	r2, #1
 80082f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	2b01      	cmp	r3, #1
 8008300:	f040 820a 	bne.w	8008718 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2202      	movs	r2, #2
 8008308:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	2200      	movs	r2, #0
 8008310:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a68      	ldr	r2, [pc, #416]	@ (80084b8 <HAL_DMA_Start_IT+0x1f4>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d04a      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a66      	ldr	r2, [pc, #408]	@ (80084bc <HAL_DMA_Start_IT+0x1f8>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d045      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a65      	ldr	r2, [pc, #404]	@ (80084c0 <HAL_DMA_Start_IT+0x1fc>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d040      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a63      	ldr	r2, [pc, #396]	@ (80084c4 <HAL_DMA_Start_IT+0x200>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d03b      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a62      	ldr	r2, [pc, #392]	@ (80084c8 <HAL_DMA_Start_IT+0x204>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d036      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a60      	ldr	r2, [pc, #384]	@ (80084cc <HAL_DMA_Start_IT+0x208>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d031      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a5f      	ldr	r2, [pc, #380]	@ (80084d0 <HAL_DMA_Start_IT+0x20c>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d02c      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a5d      	ldr	r2, [pc, #372]	@ (80084d4 <HAL_DMA_Start_IT+0x210>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d027      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a5c      	ldr	r2, [pc, #368]	@ (80084d8 <HAL_DMA_Start_IT+0x214>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d022      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a5a      	ldr	r2, [pc, #360]	@ (80084dc <HAL_DMA_Start_IT+0x218>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d01d      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a59      	ldr	r2, [pc, #356]	@ (80084e0 <HAL_DMA_Start_IT+0x21c>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d018      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a57      	ldr	r2, [pc, #348]	@ (80084e4 <HAL_DMA_Start_IT+0x220>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d013      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a56      	ldr	r2, [pc, #344]	@ (80084e8 <HAL_DMA_Start_IT+0x224>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d00e      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a54      	ldr	r2, [pc, #336]	@ (80084ec <HAL_DMA_Start_IT+0x228>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d009      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a53      	ldr	r2, [pc, #332]	@ (80084f0 <HAL_DMA_Start_IT+0x22c>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d004      	beq.n	80083b2 <HAL_DMA_Start_IT+0xee>
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a51      	ldr	r2, [pc, #324]	@ (80084f4 <HAL_DMA_Start_IT+0x230>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d108      	bne.n	80083c4 <HAL_DMA_Start_IT+0x100>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	681a      	ldr	r2, [r3, #0]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f022 0201 	bic.w	r2, r2, #1
 80083c0:	601a      	str	r2, [r3, #0]
 80083c2:	e007      	b.n	80083d4 <HAL_DMA_Start_IT+0x110>
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f022 0201 	bic.w	r2, r2, #1
 80083d2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	68b9      	ldr	r1, [r7, #8]
 80083da:	68f8      	ldr	r0, [r7, #12]
 80083dc:	f001 fe6a 	bl	800a0b4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a34      	ldr	r2, [pc, #208]	@ (80084b8 <HAL_DMA_Start_IT+0x1f4>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d04a      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a33      	ldr	r2, [pc, #204]	@ (80084bc <HAL_DMA_Start_IT+0x1f8>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d045      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a31      	ldr	r2, [pc, #196]	@ (80084c0 <HAL_DMA_Start_IT+0x1fc>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d040      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a30      	ldr	r2, [pc, #192]	@ (80084c4 <HAL_DMA_Start_IT+0x200>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d03b      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a2e      	ldr	r2, [pc, #184]	@ (80084c8 <HAL_DMA_Start_IT+0x204>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d036      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a2d      	ldr	r2, [pc, #180]	@ (80084cc <HAL_DMA_Start_IT+0x208>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d031      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a2b      	ldr	r2, [pc, #172]	@ (80084d0 <HAL_DMA_Start_IT+0x20c>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d02c      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a2a      	ldr	r2, [pc, #168]	@ (80084d4 <HAL_DMA_Start_IT+0x210>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d027      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a28      	ldr	r2, [pc, #160]	@ (80084d8 <HAL_DMA_Start_IT+0x214>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d022      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a27      	ldr	r2, [pc, #156]	@ (80084dc <HAL_DMA_Start_IT+0x218>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d01d      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a25      	ldr	r2, [pc, #148]	@ (80084e0 <HAL_DMA_Start_IT+0x21c>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d018      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a24      	ldr	r2, [pc, #144]	@ (80084e4 <HAL_DMA_Start_IT+0x220>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d013      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a22      	ldr	r2, [pc, #136]	@ (80084e8 <HAL_DMA_Start_IT+0x224>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d00e      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a21      	ldr	r2, [pc, #132]	@ (80084ec <HAL_DMA_Start_IT+0x228>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d009      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a1f      	ldr	r2, [pc, #124]	@ (80084f0 <HAL_DMA_Start_IT+0x22c>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d004      	beq.n	8008480 <HAL_DMA_Start_IT+0x1bc>
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a1e      	ldr	r2, [pc, #120]	@ (80084f4 <HAL_DMA_Start_IT+0x230>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d101      	bne.n	8008484 <HAL_DMA_Start_IT+0x1c0>
 8008480:	2301      	movs	r3, #1
 8008482:	e000      	b.n	8008486 <HAL_DMA_Start_IT+0x1c2>
 8008484:	2300      	movs	r3, #0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d036      	beq.n	80084f8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f023 021e 	bic.w	r2, r3, #30
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f042 0216 	orr.w	r2, r2, #22
 800849c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d03e      	beq.n	8008524 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f042 0208 	orr.w	r2, r2, #8
 80084b4:	601a      	str	r2, [r3, #0]
 80084b6:	e035      	b.n	8008524 <HAL_DMA_Start_IT+0x260>
 80084b8:	40020010 	.word	0x40020010
 80084bc:	40020028 	.word	0x40020028
 80084c0:	40020040 	.word	0x40020040
 80084c4:	40020058 	.word	0x40020058
 80084c8:	40020070 	.word	0x40020070
 80084cc:	40020088 	.word	0x40020088
 80084d0:	400200a0 	.word	0x400200a0
 80084d4:	400200b8 	.word	0x400200b8
 80084d8:	40020410 	.word	0x40020410
 80084dc:	40020428 	.word	0x40020428
 80084e0:	40020440 	.word	0x40020440
 80084e4:	40020458 	.word	0x40020458
 80084e8:	40020470 	.word	0x40020470
 80084ec:	40020488 	.word	0x40020488
 80084f0:	400204a0 	.word	0x400204a0
 80084f4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f023 020e 	bic.w	r2, r3, #14
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f042 020a 	orr.w	r2, r2, #10
 800850a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008510:	2b00      	cmp	r3, #0
 8008512:	d007      	beq.n	8008524 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	681a      	ldr	r2, [r3, #0]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f042 0204 	orr.w	r2, r2, #4
 8008522:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a83      	ldr	r2, [pc, #524]	@ (8008738 <HAL_DMA_Start_IT+0x474>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d072      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	4a82      	ldr	r2, [pc, #520]	@ (800873c <HAL_DMA_Start_IT+0x478>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d06d      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a80      	ldr	r2, [pc, #512]	@ (8008740 <HAL_DMA_Start_IT+0x47c>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d068      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a7f      	ldr	r2, [pc, #508]	@ (8008744 <HAL_DMA_Start_IT+0x480>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d063      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a7d      	ldr	r2, [pc, #500]	@ (8008748 <HAL_DMA_Start_IT+0x484>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d05e      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a7c      	ldr	r2, [pc, #496]	@ (800874c <HAL_DMA_Start_IT+0x488>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d059      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a7a      	ldr	r2, [pc, #488]	@ (8008750 <HAL_DMA_Start_IT+0x48c>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d054      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a79      	ldr	r2, [pc, #484]	@ (8008754 <HAL_DMA_Start_IT+0x490>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d04f      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a77      	ldr	r2, [pc, #476]	@ (8008758 <HAL_DMA_Start_IT+0x494>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d04a      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a76      	ldr	r2, [pc, #472]	@ (800875c <HAL_DMA_Start_IT+0x498>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d045      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a74      	ldr	r2, [pc, #464]	@ (8008760 <HAL_DMA_Start_IT+0x49c>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d040      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a73      	ldr	r2, [pc, #460]	@ (8008764 <HAL_DMA_Start_IT+0x4a0>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d03b      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a71      	ldr	r2, [pc, #452]	@ (8008768 <HAL_DMA_Start_IT+0x4a4>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d036      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a70      	ldr	r2, [pc, #448]	@ (800876c <HAL_DMA_Start_IT+0x4a8>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d031      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a6e      	ldr	r2, [pc, #440]	@ (8008770 <HAL_DMA_Start_IT+0x4ac>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d02c      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a6d      	ldr	r2, [pc, #436]	@ (8008774 <HAL_DMA_Start_IT+0x4b0>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d027      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a6b      	ldr	r2, [pc, #428]	@ (8008778 <HAL_DMA_Start_IT+0x4b4>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d022      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a6a      	ldr	r2, [pc, #424]	@ (800877c <HAL_DMA_Start_IT+0x4b8>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d01d      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a68      	ldr	r2, [pc, #416]	@ (8008780 <HAL_DMA_Start_IT+0x4bc>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d018      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a67      	ldr	r2, [pc, #412]	@ (8008784 <HAL_DMA_Start_IT+0x4c0>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d013      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a65      	ldr	r2, [pc, #404]	@ (8008788 <HAL_DMA_Start_IT+0x4c4>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d00e      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a64      	ldr	r2, [pc, #400]	@ (800878c <HAL_DMA_Start_IT+0x4c8>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d009      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4a62      	ldr	r2, [pc, #392]	@ (8008790 <HAL_DMA_Start_IT+0x4cc>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d004      	beq.n	8008614 <HAL_DMA_Start_IT+0x350>
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a61      	ldr	r2, [pc, #388]	@ (8008794 <HAL_DMA_Start_IT+0x4d0>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d101      	bne.n	8008618 <HAL_DMA_Start_IT+0x354>
 8008614:	2301      	movs	r3, #1
 8008616:	e000      	b.n	800861a <HAL_DMA_Start_IT+0x356>
 8008618:	2300      	movs	r3, #0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d01a      	beq.n	8008654 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008628:	2b00      	cmp	r3, #0
 800862a:	d007      	beq.n	800863c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008636:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800863a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008640:	2b00      	cmp	r3, #0
 8008642:	d007      	beq.n	8008654 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800864e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008652:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a37      	ldr	r2, [pc, #220]	@ (8008738 <HAL_DMA_Start_IT+0x474>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d04a      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a36      	ldr	r2, [pc, #216]	@ (800873c <HAL_DMA_Start_IT+0x478>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d045      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a34      	ldr	r2, [pc, #208]	@ (8008740 <HAL_DMA_Start_IT+0x47c>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d040      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a33      	ldr	r2, [pc, #204]	@ (8008744 <HAL_DMA_Start_IT+0x480>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d03b      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a31      	ldr	r2, [pc, #196]	@ (8008748 <HAL_DMA_Start_IT+0x484>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d036      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a30      	ldr	r2, [pc, #192]	@ (800874c <HAL_DMA_Start_IT+0x488>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d031      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a2e      	ldr	r2, [pc, #184]	@ (8008750 <HAL_DMA_Start_IT+0x48c>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d02c      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a2d      	ldr	r2, [pc, #180]	@ (8008754 <HAL_DMA_Start_IT+0x490>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d027      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a2b      	ldr	r2, [pc, #172]	@ (8008758 <HAL_DMA_Start_IT+0x494>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d022      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a2a      	ldr	r2, [pc, #168]	@ (800875c <HAL_DMA_Start_IT+0x498>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d01d      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a28      	ldr	r2, [pc, #160]	@ (8008760 <HAL_DMA_Start_IT+0x49c>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d018      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a27      	ldr	r2, [pc, #156]	@ (8008764 <HAL_DMA_Start_IT+0x4a0>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d013      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a25      	ldr	r2, [pc, #148]	@ (8008768 <HAL_DMA_Start_IT+0x4a4>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d00e      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a24      	ldr	r2, [pc, #144]	@ (800876c <HAL_DMA_Start_IT+0x4a8>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d009      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a22      	ldr	r2, [pc, #136]	@ (8008770 <HAL_DMA_Start_IT+0x4ac>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d004      	beq.n	80086f4 <HAL_DMA_Start_IT+0x430>
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a21      	ldr	r2, [pc, #132]	@ (8008774 <HAL_DMA_Start_IT+0x4b0>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d108      	bne.n	8008706 <HAL_DMA_Start_IT+0x442>
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f042 0201 	orr.w	r2, r2, #1
 8008702:	601a      	str	r2, [r3, #0]
 8008704:	e012      	b.n	800872c <HAL_DMA_Start_IT+0x468>
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	681a      	ldr	r2, [r3, #0]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f042 0201 	orr.w	r2, r2, #1
 8008714:	601a      	str	r2, [r3, #0]
 8008716:	e009      	b.n	800872c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800871e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2200      	movs	r2, #0
 8008724:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8008728:	2301      	movs	r3, #1
 800872a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800872c:	7dfb      	ldrb	r3, [r7, #23]
}
 800872e:	4618      	mov	r0, r3
 8008730:	3718      	adds	r7, #24
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}
 8008736:	bf00      	nop
 8008738:	40020010 	.word	0x40020010
 800873c:	40020028 	.word	0x40020028
 8008740:	40020040 	.word	0x40020040
 8008744:	40020058 	.word	0x40020058
 8008748:	40020070 	.word	0x40020070
 800874c:	40020088 	.word	0x40020088
 8008750:	400200a0 	.word	0x400200a0
 8008754:	400200b8 	.word	0x400200b8
 8008758:	40020410 	.word	0x40020410
 800875c:	40020428 	.word	0x40020428
 8008760:	40020440 	.word	0x40020440
 8008764:	40020458 	.word	0x40020458
 8008768:	40020470 	.word	0x40020470
 800876c:	40020488 	.word	0x40020488
 8008770:	400204a0 	.word	0x400204a0
 8008774:	400204b8 	.word	0x400204b8
 8008778:	58025408 	.word	0x58025408
 800877c:	5802541c 	.word	0x5802541c
 8008780:	58025430 	.word	0x58025430
 8008784:	58025444 	.word	0x58025444
 8008788:	58025458 	.word	0x58025458
 800878c:	5802546c 	.word	0x5802546c
 8008790:	58025480 	.word	0x58025480
 8008794:	58025494 	.word	0x58025494

08008798 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b086      	sub	sp, #24
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80087a0:	f7fc fba8 	bl	8004ef4 <HAL_GetTick>
 80087a4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d101      	bne.n	80087b0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80087ac:	2301      	movs	r3, #1
 80087ae:	e2dc      	b.n	8008d6a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	2b02      	cmp	r3, #2
 80087ba:	d008      	beq.n	80087ce <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2280      	movs	r2, #128	@ 0x80
 80087c0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80087ca:	2301      	movs	r3, #1
 80087cc:	e2cd      	b.n	8008d6a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a76      	ldr	r2, [pc, #472]	@ (80089ac <HAL_DMA_Abort+0x214>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d04a      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a74      	ldr	r2, [pc, #464]	@ (80089b0 <HAL_DMA_Abort+0x218>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d045      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a73      	ldr	r2, [pc, #460]	@ (80089b4 <HAL_DMA_Abort+0x21c>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d040      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a71      	ldr	r2, [pc, #452]	@ (80089b8 <HAL_DMA_Abort+0x220>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d03b      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a70      	ldr	r2, [pc, #448]	@ (80089bc <HAL_DMA_Abort+0x224>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d036      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a6e      	ldr	r2, [pc, #440]	@ (80089c0 <HAL_DMA_Abort+0x228>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d031      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a6d      	ldr	r2, [pc, #436]	@ (80089c4 <HAL_DMA_Abort+0x22c>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d02c      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a6b      	ldr	r2, [pc, #428]	@ (80089c8 <HAL_DMA_Abort+0x230>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d027      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a6a      	ldr	r2, [pc, #424]	@ (80089cc <HAL_DMA_Abort+0x234>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d022      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a68      	ldr	r2, [pc, #416]	@ (80089d0 <HAL_DMA_Abort+0x238>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d01d      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a67      	ldr	r2, [pc, #412]	@ (80089d4 <HAL_DMA_Abort+0x23c>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d018      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a65      	ldr	r2, [pc, #404]	@ (80089d8 <HAL_DMA_Abort+0x240>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d013      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a64      	ldr	r2, [pc, #400]	@ (80089dc <HAL_DMA_Abort+0x244>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d00e      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a62      	ldr	r2, [pc, #392]	@ (80089e0 <HAL_DMA_Abort+0x248>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d009      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a61      	ldr	r2, [pc, #388]	@ (80089e4 <HAL_DMA_Abort+0x24c>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d004      	beq.n	800886e <HAL_DMA_Abort+0xd6>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a5f      	ldr	r2, [pc, #380]	@ (80089e8 <HAL_DMA_Abort+0x250>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d101      	bne.n	8008872 <HAL_DMA_Abort+0xda>
 800886e:	2301      	movs	r3, #1
 8008870:	e000      	b.n	8008874 <HAL_DMA_Abort+0xdc>
 8008872:	2300      	movs	r3, #0
 8008874:	2b00      	cmp	r3, #0
 8008876:	d013      	beq.n	80088a0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f022 021e 	bic.w	r2, r2, #30
 8008886:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	695a      	ldr	r2, [r3, #20]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008896:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	617b      	str	r3, [r7, #20]
 800889e:	e00a      	b.n	80088b6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f022 020e 	bic.w	r2, r2, #14
 80088ae:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a3c      	ldr	r2, [pc, #240]	@ (80089ac <HAL_DMA_Abort+0x214>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d072      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a3a      	ldr	r2, [pc, #232]	@ (80089b0 <HAL_DMA_Abort+0x218>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d06d      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a39      	ldr	r2, [pc, #228]	@ (80089b4 <HAL_DMA_Abort+0x21c>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d068      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a37      	ldr	r2, [pc, #220]	@ (80089b8 <HAL_DMA_Abort+0x220>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d063      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4a36      	ldr	r2, [pc, #216]	@ (80089bc <HAL_DMA_Abort+0x224>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d05e      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a34      	ldr	r2, [pc, #208]	@ (80089c0 <HAL_DMA_Abort+0x228>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d059      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a33      	ldr	r2, [pc, #204]	@ (80089c4 <HAL_DMA_Abort+0x22c>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d054      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a31      	ldr	r2, [pc, #196]	@ (80089c8 <HAL_DMA_Abort+0x230>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d04f      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a30      	ldr	r2, [pc, #192]	@ (80089cc <HAL_DMA_Abort+0x234>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d04a      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a2e      	ldr	r2, [pc, #184]	@ (80089d0 <HAL_DMA_Abort+0x238>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d045      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a2d      	ldr	r2, [pc, #180]	@ (80089d4 <HAL_DMA_Abort+0x23c>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d040      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a2b      	ldr	r2, [pc, #172]	@ (80089d8 <HAL_DMA_Abort+0x240>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d03b      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a2a      	ldr	r2, [pc, #168]	@ (80089dc <HAL_DMA_Abort+0x244>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d036      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a28      	ldr	r2, [pc, #160]	@ (80089e0 <HAL_DMA_Abort+0x248>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d031      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a27      	ldr	r2, [pc, #156]	@ (80089e4 <HAL_DMA_Abort+0x24c>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d02c      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a25      	ldr	r2, [pc, #148]	@ (80089e8 <HAL_DMA_Abort+0x250>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d027      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a24      	ldr	r2, [pc, #144]	@ (80089ec <HAL_DMA_Abort+0x254>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d022      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a22      	ldr	r2, [pc, #136]	@ (80089f0 <HAL_DMA_Abort+0x258>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d01d      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a21      	ldr	r2, [pc, #132]	@ (80089f4 <HAL_DMA_Abort+0x25c>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d018      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a1f      	ldr	r2, [pc, #124]	@ (80089f8 <HAL_DMA_Abort+0x260>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d013      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a1e      	ldr	r2, [pc, #120]	@ (80089fc <HAL_DMA_Abort+0x264>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d00e      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a1c      	ldr	r2, [pc, #112]	@ (8008a00 <HAL_DMA_Abort+0x268>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d009      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a1b      	ldr	r2, [pc, #108]	@ (8008a04 <HAL_DMA_Abort+0x26c>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d004      	beq.n	80089a6 <HAL_DMA_Abort+0x20e>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a19      	ldr	r2, [pc, #100]	@ (8008a08 <HAL_DMA_Abort+0x270>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d132      	bne.n	8008a0c <HAL_DMA_Abort+0x274>
 80089a6:	2301      	movs	r3, #1
 80089a8:	e031      	b.n	8008a0e <HAL_DMA_Abort+0x276>
 80089aa:	bf00      	nop
 80089ac:	40020010 	.word	0x40020010
 80089b0:	40020028 	.word	0x40020028
 80089b4:	40020040 	.word	0x40020040
 80089b8:	40020058 	.word	0x40020058
 80089bc:	40020070 	.word	0x40020070
 80089c0:	40020088 	.word	0x40020088
 80089c4:	400200a0 	.word	0x400200a0
 80089c8:	400200b8 	.word	0x400200b8
 80089cc:	40020410 	.word	0x40020410
 80089d0:	40020428 	.word	0x40020428
 80089d4:	40020440 	.word	0x40020440
 80089d8:	40020458 	.word	0x40020458
 80089dc:	40020470 	.word	0x40020470
 80089e0:	40020488 	.word	0x40020488
 80089e4:	400204a0 	.word	0x400204a0
 80089e8:	400204b8 	.word	0x400204b8
 80089ec:	58025408 	.word	0x58025408
 80089f0:	5802541c 	.word	0x5802541c
 80089f4:	58025430 	.word	0x58025430
 80089f8:	58025444 	.word	0x58025444
 80089fc:	58025458 	.word	0x58025458
 8008a00:	5802546c 	.word	0x5802546c
 8008a04:	58025480 	.word	0x58025480
 8008a08:	58025494 	.word	0x58025494
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d007      	beq.n	8008a22 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a20:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a6d      	ldr	r2, [pc, #436]	@ (8008bdc <HAL_DMA_Abort+0x444>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d04a      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a6b      	ldr	r2, [pc, #428]	@ (8008be0 <HAL_DMA_Abort+0x448>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d045      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a6a      	ldr	r2, [pc, #424]	@ (8008be4 <HAL_DMA_Abort+0x44c>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d040      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a68      	ldr	r2, [pc, #416]	@ (8008be8 <HAL_DMA_Abort+0x450>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d03b      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a67      	ldr	r2, [pc, #412]	@ (8008bec <HAL_DMA_Abort+0x454>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d036      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a65      	ldr	r2, [pc, #404]	@ (8008bf0 <HAL_DMA_Abort+0x458>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d031      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a64      	ldr	r2, [pc, #400]	@ (8008bf4 <HAL_DMA_Abort+0x45c>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d02c      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a62      	ldr	r2, [pc, #392]	@ (8008bf8 <HAL_DMA_Abort+0x460>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d027      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a61      	ldr	r2, [pc, #388]	@ (8008bfc <HAL_DMA_Abort+0x464>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d022      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a5f      	ldr	r2, [pc, #380]	@ (8008c00 <HAL_DMA_Abort+0x468>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d01d      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a5e      	ldr	r2, [pc, #376]	@ (8008c04 <HAL_DMA_Abort+0x46c>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d018      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a5c      	ldr	r2, [pc, #368]	@ (8008c08 <HAL_DMA_Abort+0x470>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d013      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a5b      	ldr	r2, [pc, #364]	@ (8008c0c <HAL_DMA_Abort+0x474>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d00e      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a59      	ldr	r2, [pc, #356]	@ (8008c10 <HAL_DMA_Abort+0x478>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d009      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a58      	ldr	r2, [pc, #352]	@ (8008c14 <HAL_DMA_Abort+0x47c>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d004      	beq.n	8008ac2 <HAL_DMA_Abort+0x32a>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a56      	ldr	r2, [pc, #344]	@ (8008c18 <HAL_DMA_Abort+0x480>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d108      	bne.n	8008ad4 <HAL_DMA_Abort+0x33c>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f022 0201 	bic.w	r2, r2, #1
 8008ad0:	601a      	str	r2, [r3, #0]
 8008ad2:	e007      	b.n	8008ae4 <HAL_DMA_Abort+0x34c>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f022 0201 	bic.w	r2, r2, #1
 8008ae2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008ae4:	e013      	b.n	8008b0e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008ae6:	f7fc fa05 	bl	8004ef4 <HAL_GetTick>
 8008aea:	4602      	mov	r2, r0
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	1ad3      	subs	r3, r2, r3
 8008af0:	2b05      	cmp	r3, #5
 8008af2:	d90c      	bls.n	8008b0e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2220      	movs	r2, #32
 8008af8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2203      	movs	r2, #3
 8008afe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	e12d      	b.n	8008d6a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f003 0301 	and.w	r3, r3, #1
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d1e5      	bne.n	8008ae6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a2f      	ldr	r2, [pc, #188]	@ (8008bdc <HAL_DMA_Abort+0x444>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d04a      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a2d      	ldr	r2, [pc, #180]	@ (8008be0 <HAL_DMA_Abort+0x448>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d045      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a2c      	ldr	r2, [pc, #176]	@ (8008be4 <HAL_DMA_Abort+0x44c>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d040      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a2a      	ldr	r2, [pc, #168]	@ (8008be8 <HAL_DMA_Abort+0x450>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d03b      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a29      	ldr	r2, [pc, #164]	@ (8008bec <HAL_DMA_Abort+0x454>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d036      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a27      	ldr	r2, [pc, #156]	@ (8008bf0 <HAL_DMA_Abort+0x458>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d031      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a26      	ldr	r2, [pc, #152]	@ (8008bf4 <HAL_DMA_Abort+0x45c>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d02c      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a24      	ldr	r2, [pc, #144]	@ (8008bf8 <HAL_DMA_Abort+0x460>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d027      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a23      	ldr	r2, [pc, #140]	@ (8008bfc <HAL_DMA_Abort+0x464>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d022      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a21      	ldr	r2, [pc, #132]	@ (8008c00 <HAL_DMA_Abort+0x468>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d01d      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a20      	ldr	r2, [pc, #128]	@ (8008c04 <HAL_DMA_Abort+0x46c>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d018      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a1e      	ldr	r2, [pc, #120]	@ (8008c08 <HAL_DMA_Abort+0x470>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d013      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	4a1d      	ldr	r2, [pc, #116]	@ (8008c0c <HAL_DMA_Abort+0x474>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d00e      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8008c10 <HAL_DMA_Abort+0x478>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d009      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4a1a      	ldr	r2, [pc, #104]	@ (8008c14 <HAL_DMA_Abort+0x47c>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d004      	beq.n	8008bba <HAL_DMA_Abort+0x422>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4a18      	ldr	r2, [pc, #96]	@ (8008c18 <HAL_DMA_Abort+0x480>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d101      	bne.n	8008bbe <HAL_DMA_Abort+0x426>
 8008bba:	2301      	movs	r3, #1
 8008bbc:	e000      	b.n	8008bc0 <HAL_DMA_Abort+0x428>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d02b      	beq.n	8008c1c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008bc8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bce:	f003 031f 	and.w	r3, r3, #31
 8008bd2:	223f      	movs	r2, #63	@ 0x3f
 8008bd4:	409a      	lsls	r2, r3
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	609a      	str	r2, [r3, #8]
 8008bda:	e02a      	b.n	8008c32 <HAL_DMA_Abort+0x49a>
 8008bdc:	40020010 	.word	0x40020010
 8008be0:	40020028 	.word	0x40020028
 8008be4:	40020040 	.word	0x40020040
 8008be8:	40020058 	.word	0x40020058
 8008bec:	40020070 	.word	0x40020070
 8008bf0:	40020088 	.word	0x40020088
 8008bf4:	400200a0 	.word	0x400200a0
 8008bf8:	400200b8 	.word	0x400200b8
 8008bfc:	40020410 	.word	0x40020410
 8008c00:	40020428 	.word	0x40020428
 8008c04:	40020440 	.word	0x40020440
 8008c08:	40020458 	.word	0x40020458
 8008c0c:	40020470 	.word	0x40020470
 8008c10:	40020488 	.word	0x40020488
 8008c14:	400204a0 	.word	0x400204a0
 8008c18:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c20:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c26:	f003 031f 	and.w	r3, r3, #31
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	409a      	lsls	r2, r3
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a4f      	ldr	r2, [pc, #316]	@ (8008d74 <HAL_DMA_Abort+0x5dc>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d072      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a4d      	ldr	r2, [pc, #308]	@ (8008d78 <HAL_DMA_Abort+0x5e0>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d06d      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a4c      	ldr	r2, [pc, #304]	@ (8008d7c <HAL_DMA_Abort+0x5e4>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d068      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a4a      	ldr	r2, [pc, #296]	@ (8008d80 <HAL_DMA_Abort+0x5e8>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d063      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a49      	ldr	r2, [pc, #292]	@ (8008d84 <HAL_DMA_Abort+0x5ec>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d05e      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a47      	ldr	r2, [pc, #284]	@ (8008d88 <HAL_DMA_Abort+0x5f0>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d059      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a46      	ldr	r2, [pc, #280]	@ (8008d8c <HAL_DMA_Abort+0x5f4>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d054      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a44      	ldr	r2, [pc, #272]	@ (8008d90 <HAL_DMA_Abort+0x5f8>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d04f      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a43      	ldr	r2, [pc, #268]	@ (8008d94 <HAL_DMA_Abort+0x5fc>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d04a      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a41      	ldr	r2, [pc, #260]	@ (8008d98 <HAL_DMA_Abort+0x600>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d045      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a40      	ldr	r2, [pc, #256]	@ (8008d9c <HAL_DMA_Abort+0x604>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d040      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a3e      	ldr	r2, [pc, #248]	@ (8008da0 <HAL_DMA_Abort+0x608>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d03b      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a3d      	ldr	r2, [pc, #244]	@ (8008da4 <HAL_DMA_Abort+0x60c>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d036      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a3b      	ldr	r2, [pc, #236]	@ (8008da8 <HAL_DMA_Abort+0x610>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d031      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a3a      	ldr	r2, [pc, #232]	@ (8008dac <HAL_DMA_Abort+0x614>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d02c      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a38      	ldr	r2, [pc, #224]	@ (8008db0 <HAL_DMA_Abort+0x618>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d027      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a37      	ldr	r2, [pc, #220]	@ (8008db4 <HAL_DMA_Abort+0x61c>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d022      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a35      	ldr	r2, [pc, #212]	@ (8008db8 <HAL_DMA_Abort+0x620>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d01d      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a34      	ldr	r2, [pc, #208]	@ (8008dbc <HAL_DMA_Abort+0x624>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d018      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a32      	ldr	r2, [pc, #200]	@ (8008dc0 <HAL_DMA_Abort+0x628>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d013      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a31      	ldr	r2, [pc, #196]	@ (8008dc4 <HAL_DMA_Abort+0x62c>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d00e      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a2f      	ldr	r2, [pc, #188]	@ (8008dc8 <HAL_DMA_Abort+0x630>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d009      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a2e      	ldr	r2, [pc, #184]	@ (8008dcc <HAL_DMA_Abort+0x634>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d004      	beq.n	8008d22 <HAL_DMA_Abort+0x58a>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8008dd0 <HAL_DMA_Abort+0x638>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d101      	bne.n	8008d26 <HAL_DMA_Abort+0x58e>
 8008d22:	2301      	movs	r3, #1
 8008d24:	e000      	b.n	8008d28 <HAL_DMA_Abort+0x590>
 8008d26:	2300      	movs	r3, #0
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d015      	beq.n	8008d58 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008d34:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d00c      	beq.n	8008d58 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008d4c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008d56:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2200      	movs	r2, #0
 8008d64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008d68:	2300      	movs	r3, #0
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3718      	adds	r7, #24
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}
 8008d72:	bf00      	nop
 8008d74:	40020010 	.word	0x40020010
 8008d78:	40020028 	.word	0x40020028
 8008d7c:	40020040 	.word	0x40020040
 8008d80:	40020058 	.word	0x40020058
 8008d84:	40020070 	.word	0x40020070
 8008d88:	40020088 	.word	0x40020088
 8008d8c:	400200a0 	.word	0x400200a0
 8008d90:	400200b8 	.word	0x400200b8
 8008d94:	40020410 	.word	0x40020410
 8008d98:	40020428 	.word	0x40020428
 8008d9c:	40020440 	.word	0x40020440
 8008da0:	40020458 	.word	0x40020458
 8008da4:	40020470 	.word	0x40020470
 8008da8:	40020488 	.word	0x40020488
 8008dac:	400204a0 	.word	0x400204a0
 8008db0:	400204b8 	.word	0x400204b8
 8008db4:	58025408 	.word	0x58025408
 8008db8:	5802541c 	.word	0x5802541c
 8008dbc:	58025430 	.word	0x58025430
 8008dc0:	58025444 	.word	0x58025444
 8008dc4:	58025458 	.word	0x58025458
 8008dc8:	5802546c 	.word	0x5802546c
 8008dcc:	58025480 	.word	0x58025480
 8008dd0:	58025494 	.word	0x58025494

08008dd4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b084      	sub	sp, #16
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d101      	bne.n	8008de6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8008de2:	2301      	movs	r3, #1
 8008de4:	e237      	b.n	8009256 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	2b02      	cmp	r3, #2
 8008df0:	d004      	beq.n	8008dfc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2280      	movs	r2, #128	@ 0x80
 8008df6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e22c      	b.n	8009256 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4a5c      	ldr	r2, [pc, #368]	@ (8008f74 <HAL_DMA_Abort_IT+0x1a0>)
 8008e02:	4293      	cmp	r3, r2
 8008e04:	d04a      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4a5b      	ldr	r2, [pc, #364]	@ (8008f78 <HAL_DMA_Abort_IT+0x1a4>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d045      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a59      	ldr	r2, [pc, #356]	@ (8008f7c <HAL_DMA_Abort_IT+0x1a8>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d040      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	4a58      	ldr	r2, [pc, #352]	@ (8008f80 <HAL_DMA_Abort_IT+0x1ac>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d03b      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4a56      	ldr	r2, [pc, #344]	@ (8008f84 <HAL_DMA_Abort_IT+0x1b0>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d036      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4a55      	ldr	r2, [pc, #340]	@ (8008f88 <HAL_DMA_Abort_IT+0x1b4>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d031      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	4a53      	ldr	r2, [pc, #332]	@ (8008f8c <HAL_DMA_Abort_IT+0x1b8>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d02c      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a52      	ldr	r2, [pc, #328]	@ (8008f90 <HAL_DMA_Abort_IT+0x1bc>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d027      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a50      	ldr	r2, [pc, #320]	@ (8008f94 <HAL_DMA_Abort_IT+0x1c0>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d022      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a4f      	ldr	r2, [pc, #316]	@ (8008f98 <HAL_DMA_Abort_IT+0x1c4>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d01d      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a4d      	ldr	r2, [pc, #308]	@ (8008f9c <HAL_DMA_Abort_IT+0x1c8>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d018      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a4c      	ldr	r2, [pc, #304]	@ (8008fa0 <HAL_DMA_Abort_IT+0x1cc>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d013      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4a4a      	ldr	r2, [pc, #296]	@ (8008fa4 <HAL_DMA_Abort_IT+0x1d0>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d00e      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4a49      	ldr	r2, [pc, #292]	@ (8008fa8 <HAL_DMA_Abort_IT+0x1d4>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d009      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a47      	ldr	r2, [pc, #284]	@ (8008fac <HAL_DMA_Abort_IT+0x1d8>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d004      	beq.n	8008e9c <HAL_DMA_Abort_IT+0xc8>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a46      	ldr	r2, [pc, #280]	@ (8008fb0 <HAL_DMA_Abort_IT+0x1dc>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d101      	bne.n	8008ea0 <HAL_DMA_Abort_IT+0xcc>
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	e000      	b.n	8008ea2 <HAL_DMA_Abort_IT+0xce>
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	f000 8086 	beq.w	8008fb4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2204      	movs	r2, #4
 8008eac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a2f      	ldr	r2, [pc, #188]	@ (8008f74 <HAL_DMA_Abort_IT+0x1a0>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d04a      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a2e      	ldr	r2, [pc, #184]	@ (8008f78 <HAL_DMA_Abort_IT+0x1a4>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d045      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a2c      	ldr	r2, [pc, #176]	@ (8008f7c <HAL_DMA_Abort_IT+0x1a8>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d040      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a2b      	ldr	r2, [pc, #172]	@ (8008f80 <HAL_DMA_Abort_IT+0x1ac>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d03b      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a29      	ldr	r2, [pc, #164]	@ (8008f84 <HAL_DMA_Abort_IT+0x1b0>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d036      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4a28      	ldr	r2, [pc, #160]	@ (8008f88 <HAL_DMA_Abort_IT+0x1b4>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d031      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a26      	ldr	r2, [pc, #152]	@ (8008f8c <HAL_DMA_Abort_IT+0x1b8>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d02c      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	4a25      	ldr	r2, [pc, #148]	@ (8008f90 <HAL_DMA_Abort_IT+0x1bc>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d027      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4a23      	ldr	r2, [pc, #140]	@ (8008f94 <HAL_DMA_Abort_IT+0x1c0>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d022      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4a22      	ldr	r2, [pc, #136]	@ (8008f98 <HAL_DMA_Abort_IT+0x1c4>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d01d      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a20      	ldr	r2, [pc, #128]	@ (8008f9c <HAL_DMA_Abort_IT+0x1c8>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d018      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a1f      	ldr	r2, [pc, #124]	@ (8008fa0 <HAL_DMA_Abort_IT+0x1cc>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d013      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a1d      	ldr	r2, [pc, #116]	@ (8008fa4 <HAL_DMA_Abort_IT+0x1d0>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d00e      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a1c      	ldr	r2, [pc, #112]	@ (8008fa8 <HAL_DMA_Abort_IT+0x1d4>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d009      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a1a      	ldr	r2, [pc, #104]	@ (8008fac <HAL_DMA_Abort_IT+0x1d8>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d004      	beq.n	8008f50 <HAL_DMA_Abort_IT+0x17c>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a19      	ldr	r2, [pc, #100]	@ (8008fb0 <HAL_DMA_Abort_IT+0x1dc>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d108      	bne.n	8008f62 <HAL_DMA_Abort_IT+0x18e>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681a      	ldr	r2, [r3, #0]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f022 0201 	bic.w	r2, r2, #1
 8008f5e:	601a      	str	r2, [r3, #0]
 8008f60:	e178      	b.n	8009254 <HAL_DMA_Abort_IT+0x480>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	681a      	ldr	r2, [r3, #0]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f022 0201 	bic.w	r2, r2, #1
 8008f70:	601a      	str	r2, [r3, #0]
 8008f72:	e16f      	b.n	8009254 <HAL_DMA_Abort_IT+0x480>
 8008f74:	40020010 	.word	0x40020010
 8008f78:	40020028 	.word	0x40020028
 8008f7c:	40020040 	.word	0x40020040
 8008f80:	40020058 	.word	0x40020058
 8008f84:	40020070 	.word	0x40020070
 8008f88:	40020088 	.word	0x40020088
 8008f8c:	400200a0 	.word	0x400200a0
 8008f90:	400200b8 	.word	0x400200b8
 8008f94:	40020410 	.word	0x40020410
 8008f98:	40020428 	.word	0x40020428
 8008f9c:	40020440 	.word	0x40020440
 8008fa0:	40020458 	.word	0x40020458
 8008fa4:	40020470 	.word	0x40020470
 8008fa8:	40020488 	.word	0x40020488
 8008fac:	400204a0 	.word	0x400204a0
 8008fb0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	681a      	ldr	r2, [r3, #0]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f022 020e 	bic.w	r2, r2, #14
 8008fc2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a6c      	ldr	r2, [pc, #432]	@ (800917c <HAL_DMA_Abort_IT+0x3a8>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d04a      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a6b      	ldr	r2, [pc, #428]	@ (8009180 <HAL_DMA_Abort_IT+0x3ac>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d045      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a69      	ldr	r2, [pc, #420]	@ (8009184 <HAL_DMA_Abort_IT+0x3b0>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d040      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a68      	ldr	r2, [pc, #416]	@ (8009188 <HAL_DMA_Abort_IT+0x3b4>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d03b      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a66      	ldr	r2, [pc, #408]	@ (800918c <HAL_DMA_Abort_IT+0x3b8>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d036      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4a65      	ldr	r2, [pc, #404]	@ (8009190 <HAL_DMA_Abort_IT+0x3bc>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d031      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a63      	ldr	r2, [pc, #396]	@ (8009194 <HAL_DMA_Abort_IT+0x3c0>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d02c      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	4a62      	ldr	r2, [pc, #392]	@ (8009198 <HAL_DMA_Abort_IT+0x3c4>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d027      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4a60      	ldr	r2, [pc, #384]	@ (800919c <HAL_DMA_Abort_IT+0x3c8>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d022      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a5f      	ldr	r2, [pc, #380]	@ (80091a0 <HAL_DMA_Abort_IT+0x3cc>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d01d      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a5d      	ldr	r2, [pc, #372]	@ (80091a4 <HAL_DMA_Abort_IT+0x3d0>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d018      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a5c      	ldr	r2, [pc, #368]	@ (80091a8 <HAL_DMA_Abort_IT+0x3d4>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d013      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a5a      	ldr	r2, [pc, #360]	@ (80091ac <HAL_DMA_Abort_IT+0x3d8>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d00e      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a59      	ldr	r2, [pc, #356]	@ (80091b0 <HAL_DMA_Abort_IT+0x3dc>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d009      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a57      	ldr	r2, [pc, #348]	@ (80091b4 <HAL_DMA_Abort_IT+0x3e0>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d004      	beq.n	8009064 <HAL_DMA_Abort_IT+0x290>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a56      	ldr	r2, [pc, #344]	@ (80091b8 <HAL_DMA_Abort_IT+0x3e4>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d108      	bne.n	8009076 <HAL_DMA_Abort_IT+0x2a2>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f022 0201 	bic.w	r2, r2, #1
 8009072:	601a      	str	r2, [r3, #0]
 8009074:	e007      	b.n	8009086 <HAL_DMA_Abort_IT+0x2b2>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	681a      	ldr	r2, [r3, #0]
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f022 0201 	bic.w	r2, r2, #1
 8009084:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4a3c      	ldr	r2, [pc, #240]	@ (800917c <HAL_DMA_Abort_IT+0x3a8>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d072      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a3a      	ldr	r2, [pc, #232]	@ (8009180 <HAL_DMA_Abort_IT+0x3ac>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d06d      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4a39      	ldr	r2, [pc, #228]	@ (8009184 <HAL_DMA_Abort_IT+0x3b0>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d068      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a37      	ldr	r2, [pc, #220]	@ (8009188 <HAL_DMA_Abort_IT+0x3b4>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d063      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a36      	ldr	r2, [pc, #216]	@ (800918c <HAL_DMA_Abort_IT+0x3b8>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d05e      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a34      	ldr	r2, [pc, #208]	@ (8009190 <HAL_DMA_Abort_IT+0x3bc>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d059      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a33      	ldr	r2, [pc, #204]	@ (8009194 <HAL_DMA_Abort_IT+0x3c0>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d054      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a31      	ldr	r2, [pc, #196]	@ (8009198 <HAL_DMA_Abort_IT+0x3c4>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d04f      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a30      	ldr	r2, [pc, #192]	@ (800919c <HAL_DMA_Abort_IT+0x3c8>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d04a      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a2e      	ldr	r2, [pc, #184]	@ (80091a0 <HAL_DMA_Abort_IT+0x3cc>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d045      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a2d      	ldr	r2, [pc, #180]	@ (80091a4 <HAL_DMA_Abort_IT+0x3d0>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d040      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a2b      	ldr	r2, [pc, #172]	@ (80091a8 <HAL_DMA_Abort_IT+0x3d4>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d03b      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	4a2a      	ldr	r2, [pc, #168]	@ (80091ac <HAL_DMA_Abort_IT+0x3d8>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d036      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a28      	ldr	r2, [pc, #160]	@ (80091b0 <HAL_DMA_Abort_IT+0x3dc>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d031      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4a27      	ldr	r2, [pc, #156]	@ (80091b4 <HAL_DMA_Abort_IT+0x3e0>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d02c      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4a25      	ldr	r2, [pc, #148]	@ (80091b8 <HAL_DMA_Abort_IT+0x3e4>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d027      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a24      	ldr	r2, [pc, #144]	@ (80091bc <HAL_DMA_Abort_IT+0x3e8>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d022      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a22      	ldr	r2, [pc, #136]	@ (80091c0 <HAL_DMA_Abort_IT+0x3ec>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d01d      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4a21      	ldr	r2, [pc, #132]	@ (80091c4 <HAL_DMA_Abort_IT+0x3f0>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d018      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a1f      	ldr	r2, [pc, #124]	@ (80091c8 <HAL_DMA_Abort_IT+0x3f4>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d013      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4a1e      	ldr	r2, [pc, #120]	@ (80091cc <HAL_DMA_Abort_IT+0x3f8>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d00e      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a1c      	ldr	r2, [pc, #112]	@ (80091d0 <HAL_DMA_Abort_IT+0x3fc>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d009      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a1b      	ldr	r2, [pc, #108]	@ (80091d4 <HAL_DMA_Abort_IT+0x400>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d004      	beq.n	8009176 <HAL_DMA_Abort_IT+0x3a2>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a19      	ldr	r2, [pc, #100]	@ (80091d8 <HAL_DMA_Abort_IT+0x404>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d132      	bne.n	80091dc <HAL_DMA_Abort_IT+0x408>
 8009176:	2301      	movs	r3, #1
 8009178:	e031      	b.n	80091de <HAL_DMA_Abort_IT+0x40a>
 800917a:	bf00      	nop
 800917c:	40020010 	.word	0x40020010
 8009180:	40020028 	.word	0x40020028
 8009184:	40020040 	.word	0x40020040
 8009188:	40020058 	.word	0x40020058
 800918c:	40020070 	.word	0x40020070
 8009190:	40020088 	.word	0x40020088
 8009194:	400200a0 	.word	0x400200a0
 8009198:	400200b8 	.word	0x400200b8
 800919c:	40020410 	.word	0x40020410
 80091a0:	40020428 	.word	0x40020428
 80091a4:	40020440 	.word	0x40020440
 80091a8:	40020458 	.word	0x40020458
 80091ac:	40020470 	.word	0x40020470
 80091b0:	40020488 	.word	0x40020488
 80091b4:	400204a0 	.word	0x400204a0
 80091b8:	400204b8 	.word	0x400204b8
 80091bc:	58025408 	.word	0x58025408
 80091c0:	5802541c 	.word	0x5802541c
 80091c4:	58025430 	.word	0x58025430
 80091c8:	58025444 	.word	0x58025444
 80091cc:	58025458 	.word	0x58025458
 80091d0:	5802546c 	.word	0x5802546c
 80091d4:	58025480 	.word	0x58025480
 80091d8:	58025494 	.word	0x58025494
 80091dc:	2300      	movs	r3, #0
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d028      	beq.n	8009234 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80091f0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091f6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091fc:	f003 031f 	and.w	r3, r3, #31
 8009200:	2201      	movs	r2, #1
 8009202:	409a      	lsls	r2, r3
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800920c:	687a      	ldr	r2, [r7, #4]
 800920e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009210:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009216:	2b00      	cmp	r3, #0
 8009218:	d00c      	beq.n	8009234 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009224:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009228:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800922e:	687a      	ldr	r2, [r7, #4]
 8009230:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009232:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2201      	movs	r2, #1
 8009238:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2200      	movs	r2, #0
 8009240:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009248:	2b00      	cmp	r3, #0
 800924a:	d003      	beq.n	8009254 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8009254:	2300      	movs	r3, #0
}
 8009256:	4618      	mov	r0, r3
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}
 800925e:	bf00      	nop

08009260 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b08a      	sub	sp, #40	@ 0x28
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009268:	2300      	movs	r3, #0
 800926a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800926c:	4b67      	ldr	r3, [pc, #412]	@ (800940c <HAL_DMA_IRQHandler+0x1ac>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4a67      	ldr	r2, [pc, #412]	@ (8009410 <HAL_DMA_IRQHandler+0x1b0>)
 8009272:	fba2 2303 	umull	r2, r3, r2, r3
 8009276:	0a9b      	lsrs	r3, r3, #10
 8009278:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800927e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009284:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8009286:	6a3b      	ldr	r3, [r7, #32]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800928c:	69fb      	ldr	r3, [r7, #28]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a5f      	ldr	r2, [pc, #380]	@ (8009414 <HAL_DMA_IRQHandler+0x1b4>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d04a      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a5d      	ldr	r2, [pc, #372]	@ (8009418 <HAL_DMA_IRQHandler+0x1b8>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d045      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a5c      	ldr	r2, [pc, #368]	@ (800941c <HAL_DMA_IRQHandler+0x1bc>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d040      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a5a      	ldr	r2, [pc, #360]	@ (8009420 <HAL_DMA_IRQHandler+0x1c0>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d03b      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a59      	ldr	r2, [pc, #356]	@ (8009424 <HAL_DMA_IRQHandler+0x1c4>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d036      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4a57      	ldr	r2, [pc, #348]	@ (8009428 <HAL_DMA_IRQHandler+0x1c8>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d031      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a56      	ldr	r2, [pc, #344]	@ (800942c <HAL_DMA_IRQHandler+0x1cc>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d02c      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a54      	ldr	r2, [pc, #336]	@ (8009430 <HAL_DMA_IRQHandler+0x1d0>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d027      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a53      	ldr	r2, [pc, #332]	@ (8009434 <HAL_DMA_IRQHandler+0x1d4>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d022      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a51      	ldr	r2, [pc, #324]	@ (8009438 <HAL_DMA_IRQHandler+0x1d8>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d01d      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4a50      	ldr	r2, [pc, #320]	@ (800943c <HAL_DMA_IRQHandler+0x1dc>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d018      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4a4e      	ldr	r2, [pc, #312]	@ (8009440 <HAL_DMA_IRQHandler+0x1e0>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d013      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	4a4d      	ldr	r2, [pc, #308]	@ (8009444 <HAL_DMA_IRQHandler+0x1e4>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d00e      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4a4b      	ldr	r2, [pc, #300]	@ (8009448 <HAL_DMA_IRQHandler+0x1e8>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d009      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4a4a      	ldr	r2, [pc, #296]	@ (800944c <HAL_DMA_IRQHandler+0x1ec>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d004      	beq.n	8009332 <HAL_DMA_IRQHandler+0xd2>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a48      	ldr	r2, [pc, #288]	@ (8009450 <HAL_DMA_IRQHandler+0x1f0>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d101      	bne.n	8009336 <HAL_DMA_IRQHandler+0xd6>
 8009332:	2301      	movs	r3, #1
 8009334:	e000      	b.n	8009338 <HAL_DMA_IRQHandler+0xd8>
 8009336:	2300      	movs	r3, #0
 8009338:	2b00      	cmp	r3, #0
 800933a:	f000 842b 	beq.w	8009b94 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009342:	f003 031f 	and.w	r3, r3, #31
 8009346:	2208      	movs	r2, #8
 8009348:	409a      	lsls	r2, r3
 800934a:	69bb      	ldr	r3, [r7, #24]
 800934c:	4013      	ands	r3, r2
 800934e:	2b00      	cmp	r3, #0
 8009350:	f000 80a2 	beq.w	8009498 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a2e      	ldr	r2, [pc, #184]	@ (8009414 <HAL_DMA_IRQHandler+0x1b4>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d04a      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	4a2d      	ldr	r2, [pc, #180]	@ (8009418 <HAL_DMA_IRQHandler+0x1b8>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d045      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a2b      	ldr	r2, [pc, #172]	@ (800941c <HAL_DMA_IRQHandler+0x1bc>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d040      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a2a      	ldr	r2, [pc, #168]	@ (8009420 <HAL_DMA_IRQHandler+0x1c0>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d03b      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a28      	ldr	r2, [pc, #160]	@ (8009424 <HAL_DMA_IRQHandler+0x1c4>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d036      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a27      	ldr	r2, [pc, #156]	@ (8009428 <HAL_DMA_IRQHandler+0x1c8>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d031      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a25      	ldr	r2, [pc, #148]	@ (800942c <HAL_DMA_IRQHandler+0x1cc>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d02c      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4a24      	ldr	r2, [pc, #144]	@ (8009430 <HAL_DMA_IRQHandler+0x1d0>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d027      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a22      	ldr	r2, [pc, #136]	@ (8009434 <HAL_DMA_IRQHandler+0x1d4>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d022      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a21      	ldr	r2, [pc, #132]	@ (8009438 <HAL_DMA_IRQHandler+0x1d8>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d01d      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a1f      	ldr	r2, [pc, #124]	@ (800943c <HAL_DMA_IRQHandler+0x1dc>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d018      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a1e      	ldr	r2, [pc, #120]	@ (8009440 <HAL_DMA_IRQHandler+0x1e0>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d013      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a1c      	ldr	r2, [pc, #112]	@ (8009444 <HAL_DMA_IRQHandler+0x1e4>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d00e      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a1b      	ldr	r2, [pc, #108]	@ (8009448 <HAL_DMA_IRQHandler+0x1e8>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d009      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a19      	ldr	r2, [pc, #100]	@ (800944c <HAL_DMA_IRQHandler+0x1ec>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d004      	beq.n	80093f4 <HAL_DMA_IRQHandler+0x194>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a18      	ldr	r2, [pc, #96]	@ (8009450 <HAL_DMA_IRQHandler+0x1f0>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d12f      	bne.n	8009454 <HAL_DMA_IRQHandler+0x1f4>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f003 0304 	and.w	r3, r3, #4
 80093fe:	2b00      	cmp	r3, #0
 8009400:	bf14      	ite	ne
 8009402:	2301      	movne	r3, #1
 8009404:	2300      	moveq	r3, #0
 8009406:	b2db      	uxtb	r3, r3
 8009408:	e02e      	b.n	8009468 <HAL_DMA_IRQHandler+0x208>
 800940a:	bf00      	nop
 800940c:	24000148 	.word	0x24000148
 8009410:	1b4e81b5 	.word	0x1b4e81b5
 8009414:	40020010 	.word	0x40020010
 8009418:	40020028 	.word	0x40020028
 800941c:	40020040 	.word	0x40020040
 8009420:	40020058 	.word	0x40020058
 8009424:	40020070 	.word	0x40020070
 8009428:	40020088 	.word	0x40020088
 800942c:	400200a0 	.word	0x400200a0
 8009430:	400200b8 	.word	0x400200b8
 8009434:	40020410 	.word	0x40020410
 8009438:	40020428 	.word	0x40020428
 800943c:	40020440 	.word	0x40020440
 8009440:	40020458 	.word	0x40020458
 8009444:	40020470 	.word	0x40020470
 8009448:	40020488 	.word	0x40020488
 800944c:	400204a0 	.word	0x400204a0
 8009450:	400204b8 	.word	0x400204b8
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f003 0308 	and.w	r3, r3, #8
 800945e:	2b00      	cmp	r3, #0
 8009460:	bf14      	ite	ne
 8009462:	2301      	movne	r3, #1
 8009464:	2300      	moveq	r3, #0
 8009466:	b2db      	uxtb	r3, r3
 8009468:	2b00      	cmp	r3, #0
 800946a:	d015      	beq.n	8009498 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	681a      	ldr	r2, [r3, #0]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f022 0204 	bic.w	r2, r2, #4
 800947a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009480:	f003 031f 	and.w	r3, r3, #31
 8009484:	2208      	movs	r2, #8
 8009486:	409a      	lsls	r2, r3
 8009488:	6a3b      	ldr	r3, [r7, #32]
 800948a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009490:	f043 0201 	orr.w	r2, r3, #1
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800949c:	f003 031f 	and.w	r3, r3, #31
 80094a0:	69ba      	ldr	r2, [r7, #24]
 80094a2:	fa22 f303 	lsr.w	r3, r2, r3
 80094a6:	f003 0301 	and.w	r3, r3, #1
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d06e      	beq.n	800958c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4a69      	ldr	r2, [pc, #420]	@ (8009658 <HAL_DMA_IRQHandler+0x3f8>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d04a      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4a67      	ldr	r2, [pc, #412]	@ (800965c <HAL_DMA_IRQHandler+0x3fc>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d045      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4a66      	ldr	r2, [pc, #408]	@ (8009660 <HAL_DMA_IRQHandler+0x400>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d040      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a64      	ldr	r2, [pc, #400]	@ (8009664 <HAL_DMA_IRQHandler+0x404>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d03b      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a63      	ldr	r2, [pc, #396]	@ (8009668 <HAL_DMA_IRQHandler+0x408>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d036      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a61      	ldr	r2, [pc, #388]	@ (800966c <HAL_DMA_IRQHandler+0x40c>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d031      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a60      	ldr	r2, [pc, #384]	@ (8009670 <HAL_DMA_IRQHandler+0x410>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d02c      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a5e      	ldr	r2, [pc, #376]	@ (8009674 <HAL_DMA_IRQHandler+0x414>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d027      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4a5d      	ldr	r2, [pc, #372]	@ (8009678 <HAL_DMA_IRQHandler+0x418>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d022      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a5b      	ldr	r2, [pc, #364]	@ (800967c <HAL_DMA_IRQHandler+0x41c>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d01d      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4a5a      	ldr	r2, [pc, #360]	@ (8009680 <HAL_DMA_IRQHandler+0x420>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d018      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a58      	ldr	r2, [pc, #352]	@ (8009684 <HAL_DMA_IRQHandler+0x424>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d013      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a57      	ldr	r2, [pc, #348]	@ (8009688 <HAL_DMA_IRQHandler+0x428>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d00e      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a55      	ldr	r2, [pc, #340]	@ (800968c <HAL_DMA_IRQHandler+0x42c>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d009      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a54      	ldr	r2, [pc, #336]	@ (8009690 <HAL_DMA_IRQHandler+0x430>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d004      	beq.n	800954e <HAL_DMA_IRQHandler+0x2ee>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	4a52      	ldr	r2, [pc, #328]	@ (8009694 <HAL_DMA_IRQHandler+0x434>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d10a      	bne.n	8009564 <HAL_DMA_IRQHandler+0x304>
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	695b      	ldr	r3, [r3, #20]
 8009554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009558:	2b00      	cmp	r3, #0
 800955a:	bf14      	ite	ne
 800955c:	2301      	movne	r3, #1
 800955e:	2300      	moveq	r3, #0
 8009560:	b2db      	uxtb	r3, r3
 8009562:	e003      	b.n	800956c <HAL_DMA_IRQHandler+0x30c>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	2300      	movs	r3, #0
 800956c:	2b00      	cmp	r3, #0
 800956e:	d00d      	beq.n	800958c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009574:	f003 031f 	and.w	r3, r3, #31
 8009578:	2201      	movs	r2, #1
 800957a:	409a      	lsls	r2, r3
 800957c:	6a3b      	ldr	r3, [r7, #32]
 800957e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009584:	f043 0202 	orr.w	r2, r3, #2
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009590:	f003 031f 	and.w	r3, r3, #31
 8009594:	2204      	movs	r2, #4
 8009596:	409a      	lsls	r2, r3
 8009598:	69bb      	ldr	r3, [r7, #24]
 800959a:	4013      	ands	r3, r2
 800959c:	2b00      	cmp	r3, #0
 800959e:	f000 808f 	beq.w	80096c0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a2c      	ldr	r2, [pc, #176]	@ (8009658 <HAL_DMA_IRQHandler+0x3f8>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d04a      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a2a      	ldr	r2, [pc, #168]	@ (800965c <HAL_DMA_IRQHandler+0x3fc>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d045      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a29      	ldr	r2, [pc, #164]	@ (8009660 <HAL_DMA_IRQHandler+0x400>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d040      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a27      	ldr	r2, [pc, #156]	@ (8009664 <HAL_DMA_IRQHandler+0x404>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d03b      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a26      	ldr	r2, [pc, #152]	@ (8009668 <HAL_DMA_IRQHandler+0x408>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d036      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a24      	ldr	r2, [pc, #144]	@ (800966c <HAL_DMA_IRQHandler+0x40c>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d031      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a23      	ldr	r2, [pc, #140]	@ (8009670 <HAL_DMA_IRQHandler+0x410>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d02c      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a21      	ldr	r2, [pc, #132]	@ (8009674 <HAL_DMA_IRQHandler+0x414>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d027      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a20      	ldr	r2, [pc, #128]	@ (8009678 <HAL_DMA_IRQHandler+0x418>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d022      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a1e      	ldr	r2, [pc, #120]	@ (800967c <HAL_DMA_IRQHandler+0x41c>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d01d      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a1d      	ldr	r2, [pc, #116]	@ (8009680 <HAL_DMA_IRQHandler+0x420>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d018      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a1b      	ldr	r2, [pc, #108]	@ (8009684 <HAL_DMA_IRQHandler+0x424>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d013      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a1a      	ldr	r2, [pc, #104]	@ (8009688 <HAL_DMA_IRQHandler+0x428>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d00e      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a18      	ldr	r2, [pc, #96]	@ (800968c <HAL_DMA_IRQHandler+0x42c>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d009      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a17      	ldr	r2, [pc, #92]	@ (8009690 <HAL_DMA_IRQHandler+0x430>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d004      	beq.n	8009642 <HAL_DMA_IRQHandler+0x3e2>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a15      	ldr	r2, [pc, #84]	@ (8009694 <HAL_DMA_IRQHandler+0x434>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d12a      	bne.n	8009698 <HAL_DMA_IRQHandler+0x438>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f003 0302 	and.w	r3, r3, #2
 800964c:	2b00      	cmp	r3, #0
 800964e:	bf14      	ite	ne
 8009650:	2301      	movne	r3, #1
 8009652:	2300      	moveq	r3, #0
 8009654:	b2db      	uxtb	r3, r3
 8009656:	e023      	b.n	80096a0 <HAL_DMA_IRQHandler+0x440>
 8009658:	40020010 	.word	0x40020010
 800965c:	40020028 	.word	0x40020028
 8009660:	40020040 	.word	0x40020040
 8009664:	40020058 	.word	0x40020058
 8009668:	40020070 	.word	0x40020070
 800966c:	40020088 	.word	0x40020088
 8009670:	400200a0 	.word	0x400200a0
 8009674:	400200b8 	.word	0x400200b8
 8009678:	40020410 	.word	0x40020410
 800967c:	40020428 	.word	0x40020428
 8009680:	40020440 	.word	0x40020440
 8009684:	40020458 	.word	0x40020458
 8009688:	40020470 	.word	0x40020470
 800968c:	40020488 	.word	0x40020488
 8009690:	400204a0 	.word	0x400204a0
 8009694:	400204b8 	.word	0x400204b8
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	2300      	movs	r3, #0
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d00d      	beq.n	80096c0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096a8:	f003 031f 	and.w	r3, r3, #31
 80096ac:	2204      	movs	r2, #4
 80096ae:	409a      	lsls	r2, r3
 80096b0:	6a3b      	ldr	r3, [r7, #32]
 80096b2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096b8:	f043 0204 	orr.w	r2, r3, #4
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096c4:	f003 031f 	and.w	r3, r3, #31
 80096c8:	2210      	movs	r2, #16
 80096ca:	409a      	lsls	r2, r3
 80096cc:	69bb      	ldr	r3, [r7, #24]
 80096ce:	4013      	ands	r3, r2
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	f000 80a6 	beq.w	8009822 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a85      	ldr	r2, [pc, #532]	@ (80098f0 <HAL_DMA_IRQHandler+0x690>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d04a      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a83      	ldr	r2, [pc, #524]	@ (80098f4 <HAL_DMA_IRQHandler+0x694>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d045      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a82      	ldr	r2, [pc, #520]	@ (80098f8 <HAL_DMA_IRQHandler+0x698>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d040      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a80      	ldr	r2, [pc, #512]	@ (80098fc <HAL_DMA_IRQHandler+0x69c>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d03b      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a7f      	ldr	r2, [pc, #508]	@ (8009900 <HAL_DMA_IRQHandler+0x6a0>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d036      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4a7d      	ldr	r2, [pc, #500]	@ (8009904 <HAL_DMA_IRQHandler+0x6a4>)
 800970e:	4293      	cmp	r3, r2
 8009710:	d031      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a7c      	ldr	r2, [pc, #496]	@ (8009908 <HAL_DMA_IRQHandler+0x6a8>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d02c      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a7a      	ldr	r2, [pc, #488]	@ (800990c <HAL_DMA_IRQHandler+0x6ac>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d027      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	4a79      	ldr	r2, [pc, #484]	@ (8009910 <HAL_DMA_IRQHandler+0x6b0>)
 800972c:	4293      	cmp	r3, r2
 800972e:	d022      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4a77      	ldr	r2, [pc, #476]	@ (8009914 <HAL_DMA_IRQHandler+0x6b4>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d01d      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a76      	ldr	r2, [pc, #472]	@ (8009918 <HAL_DMA_IRQHandler+0x6b8>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d018      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a74      	ldr	r2, [pc, #464]	@ (800991c <HAL_DMA_IRQHandler+0x6bc>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d013      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a73      	ldr	r2, [pc, #460]	@ (8009920 <HAL_DMA_IRQHandler+0x6c0>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d00e      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a71      	ldr	r2, [pc, #452]	@ (8009924 <HAL_DMA_IRQHandler+0x6c4>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d009      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a70      	ldr	r2, [pc, #448]	@ (8009928 <HAL_DMA_IRQHandler+0x6c8>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d004      	beq.n	8009776 <HAL_DMA_IRQHandler+0x516>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a6e      	ldr	r2, [pc, #440]	@ (800992c <HAL_DMA_IRQHandler+0x6cc>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d10a      	bne.n	800978c <HAL_DMA_IRQHandler+0x52c>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	f003 0308 	and.w	r3, r3, #8
 8009780:	2b00      	cmp	r3, #0
 8009782:	bf14      	ite	ne
 8009784:	2301      	movne	r3, #1
 8009786:	2300      	moveq	r3, #0
 8009788:	b2db      	uxtb	r3, r3
 800978a:	e009      	b.n	80097a0 <HAL_DMA_IRQHandler+0x540>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f003 0304 	and.w	r3, r3, #4
 8009796:	2b00      	cmp	r3, #0
 8009798:	bf14      	ite	ne
 800979a:	2301      	movne	r3, #1
 800979c:	2300      	moveq	r3, #0
 800979e:	b2db      	uxtb	r3, r3
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d03e      	beq.n	8009822 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097a8:	f003 031f 	and.w	r3, r3, #31
 80097ac:	2210      	movs	r2, #16
 80097ae:	409a      	lsls	r2, r3
 80097b0:	6a3b      	ldr	r3, [r7, #32]
 80097b2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d018      	beq.n	80097f4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d108      	bne.n	80097e2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d024      	beq.n	8009822 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	4798      	blx	r3
 80097e0:	e01f      	b.n	8009822 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d01b      	beq.n	8009822 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	4798      	blx	r3
 80097f2:	e016      	b.n	8009822 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d107      	bne.n	8009812 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f022 0208 	bic.w	r2, r2, #8
 8009810:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009816:	2b00      	cmp	r3, #0
 8009818:	d003      	beq.n	8009822 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009826:	f003 031f 	and.w	r3, r3, #31
 800982a:	2220      	movs	r2, #32
 800982c:	409a      	lsls	r2, r3
 800982e:	69bb      	ldr	r3, [r7, #24]
 8009830:	4013      	ands	r3, r2
 8009832:	2b00      	cmp	r3, #0
 8009834:	f000 8110 	beq.w	8009a58 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	4a2c      	ldr	r2, [pc, #176]	@ (80098f0 <HAL_DMA_IRQHandler+0x690>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d04a      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	4a2b      	ldr	r2, [pc, #172]	@ (80098f4 <HAL_DMA_IRQHandler+0x694>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d045      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4a29      	ldr	r2, [pc, #164]	@ (80098f8 <HAL_DMA_IRQHandler+0x698>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d040      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	4a28      	ldr	r2, [pc, #160]	@ (80098fc <HAL_DMA_IRQHandler+0x69c>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d03b      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4a26      	ldr	r2, [pc, #152]	@ (8009900 <HAL_DMA_IRQHandler+0x6a0>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d036      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a25      	ldr	r2, [pc, #148]	@ (8009904 <HAL_DMA_IRQHandler+0x6a4>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d031      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4a23      	ldr	r2, [pc, #140]	@ (8009908 <HAL_DMA_IRQHandler+0x6a8>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d02c      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a22      	ldr	r2, [pc, #136]	@ (800990c <HAL_DMA_IRQHandler+0x6ac>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d027      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a20      	ldr	r2, [pc, #128]	@ (8009910 <HAL_DMA_IRQHandler+0x6b0>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d022      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	4a1f      	ldr	r2, [pc, #124]	@ (8009914 <HAL_DMA_IRQHandler+0x6b4>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d01d      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009918 <HAL_DMA_IRQHandler+0x6b8>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d018      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4a1c      	ldr	r2, [pc, #112]	@ (800991c <HAL_DMA_IRQHandler+0x6bc>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d013      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	4a1a      	ldr	r2, [pc, #104]	@ (8009920 <HAL_DMA_IRQHandler+0x6c0>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d00e      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	4a19      	ldr	r2, [pc, #100]	@ (8009924 <HAL_DMA_IRQHandler+0x6c4>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d009      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4a17      	ldr	r2, [pc, #92]	@ (8009928 <HAL_DMA_IRQHandler+0x6c8>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d004      	beq.n	80098d8 <HAL_DMA_IRQHandler+0x678>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4a16      	ldr	r2, [pc, #88]	@ (800992c <HAL_DMA_IRQHandler+0x6cc>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d12b      	bne.n	8009930 <HAL_DMA_IRQHandler+0x6d0>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f003 0310 	and.w	r3, r3, #16
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	bf14      	ite	ne
 80098e6:	2301      	movne	r3, #1
 80098e8:	2300      	moveq	r3, #0
 80098ea:	b2db      	uxtb	r3, r3
 80098ec:	e02a      	b.n	8009944 <HAL_DMA_IRQHandler+0x6e4>
 80098ee:	bf00      	nop
 80098f0:	40020010 	.word	0x40020010
 80098f4:	40020028 	.word	0x40020028
 80098f8:	40020040 	.word	0x40020040
 80098fc:	40020058 	.word	0x40020058
 8009900:	40020070 	.word	0x40020070
 8009904:	40020088 	.word	0x40020088
 8009908:	400200a0 	.word	0x400200a0
 800990c:	400200b8 	.word	0x400200b8
 8009910:	40020410 	.word	0x40020410
 8009914:	40020428 	.word	0x40020428
 8009918:	40020440 	.word	0x40020440
 800991c:	40020458 	.word	0x40020458
 8009920:	40020470 	.word	0x40020470
 8009924:	40020488 	.word	0x40020488
 8009928:	400204a0 	.word	0x400204a0
 800992c:	400204b8 	.word	0x400204b8
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f003 0302 	and.w	r3, r3, #2
 800993a:	2b00      	cmp	r3, #0
 800993c:	bf14      	ite	ne
 800993e:	2301      	movne	r3, #1
 8009940:	2300      	moveq	r3, #0
 8009942:	b2db      	uxtb	r3, r3
 8009944:	2b00      	cmp	r3, #0
 8009946:	f000 8087 	beq.w	8009a58 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800994e:	f003 031f 	and.w	r3, r3, #31
 8009952:	2220      	movs	r2, #32
 8009954:	409a      	lsls	r2, r3
 8009956:	6a3b      	ldr	r3, [r7, #32]
 8009958:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009960:	b2db      	uxtb	r3, r3
 8009962:	2b04      	cmp	r3, #4
 8009964:	d139      	bne.n	80099da <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f022 0216 	bic.w	r2, r2, #22
 8009974:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	695a      	ldr	r2, [r3, #20]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009984:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800998a:	2b00      	cmp	r3, #0
 800998c:	d103      	bne.n	8009996 <HAL_DMA_IRQHandler+0x736>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009992:	2b00      	cmp	r3, #0
 8009994:	d007      	beq.n	80099a6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f022 0208 	bic.w	r2, r2, #8
 80099a4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099aa:	f003 031f 	and.w	r3, r3, #31
 80099ae:	223f      	movs	r2, #63	@ 0x3f
 80099b0:	409a      	lsls	r2, r3
 80099b2:	6a3b      	ldr	r3, [r7, #32]
 80099b4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2201      	movs	r2, #1
 80099ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	f000 834a 	beq.w	800a064 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	4798      	blx	r3
          }
          return;
 80099d8:	e344      	b.n	800a064 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d018      	beq.n	8009a1a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d108      	bne.n	8009a08 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d02c      	beq.n	8009a58 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	4798      	blx	r3
 8009a06:	e027      	b.n	8009a58 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d023      	beq.n	8009a58 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	4798      	blx	r3
 8009a18:	e01e      	b.n	8009a58 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d10f      	bne.n	8009a48 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	681a      	ldr	r2, [r3, #0]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f022 0210 	bic.w	r2, r2, #16
 8009a36:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d003      	beq.n	8009a58 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	f000 8306 	beq.w	800a06e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a66:	f003 0301 	and.w	r3, r3, #1
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	f000 8088 	beq.w	8009b80 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2204      	movs	r2, #4
 8009a74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a7a      	ldr	r2, [pc, #488]	@ (8009c68 <HAL_DMA_IRQHandler+0xa08>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d04a      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a79      	ldr	r2, [pc, #484]	@ (8009c6c <HAL_DMA_IRQHandler+0xa0c>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d045      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a77      	ldr	r2, [pc, #476]	@ (8009c70 <HAL_DMA_IRQHandler+0xa10>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d040      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a76      	ldr	r2, [pc, #472]	@ (8009c74 <HAL_DMA_IRQHandler+0xa14>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d03b      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	4a74      	ldr	r2, [pc, #464]	@ (8009c78 <HAL_DMA_IRQHandler+0xa18>)
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d036      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	4a73      	ldr	r2, [pc, #460]	@ (8009c7c <HAL_DMA_IRQHandler+0xa1c>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d031      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4a71      	ldr	r2, [pc, #452]	@ (8009c80 <HAL_DMA_IRQHandler+0xa20>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d02c      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	4a70      	ldr	r2, [pc, #448]	@ (8009c84 <HAL_DMA_IRQHandler+0xa24>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d027      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	4a6e      	ldr	r2, [pc, #440]	@ (8009c88 <HAL_DMA_IRQHandler+0xa28>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d022      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a6d      	ldr	r2, [pc, #436]	@ (8009c8c <HAL_DMA_IRQHandler+0xa2c>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d01d      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4a6b      	ldr	r2, [pc, #428]	@ (8009c90 <HAL_DMA_IRQHandler+0xa30>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d018      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4a6a      	ldr	r2, [pc, #424]	@ (8009c94 <HAL_DMA_IRQHandler+0xa34>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d013      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	4a68      	ldr	r2, [pc, #416]	@ (8009c98 <HAL_DMA_IRQHandler+0xa38>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d00e      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4a67      	ldr	r2, [pc, #412]	@ (8009c9c <HAL_DMA_IRQHandler+0xa3c>)
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d009      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	4a65      	ldr	r2, [pc, #404]	@ (8009ca0 <HAL_DMA_IRQHandler+0xa40>)
 8009b0a:	4293      	cmp	r3, r2
 8009b0c:	d004      	beq.n	8009b18 <HAL_DMA_IRQHandler+0x8b8>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	4a64      	ldr	r2, [pc, #400]	@ (8009ca4 <HAL_DMA_IRQHandler+0xa44>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d108      	bne.n	8009b2a <HAL_DMA_IRQHandler+0x8ca>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f022 0201 	bic.w	r2, r2, #1
 8009b26:	601a      	str	r2, [r3, #0]
 8009b28:	e007      	b.n	8009b3a <HAL_DMA_IRQHandler+0x8da>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f022 0201 	bic.w	r2, r2, #1
 8009b38:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	3301      	adds	r3, #1
 8009b3e:	60fb      	str	r3, [r7, #12]
 8009b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b42:	429a      	cmp	r2, r3
 8009b44:	d307      	bcc.n	8009b56 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f003 0301 	and.w	r3, r3, #1
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d1f2      	bne.n	8009b3a <HAL_DMA_IRQHandler+0x8da>
 8009b54:	e000      	b.n	8009b58 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009b56:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f003 0301 	and.w	r3, r3, #1
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d004      	beq.n	8009b70 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2203      	movs	r2, #3
 8009b6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8009b6e:	e003      	b.n	8009b78 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2201      	movs	r2, #1
 8009b74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	f000 8272 	beq.w	800a06e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	4798      	blx	r3
 8009b92:	e26c      	b.n	800a06e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	4a43      	ldr	r2, [pc, #268]	@ (8009ca8 <HAL_DMA_IRQHandler+0xa48>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d022      	beq.n	8009be4 <HAL_DMA_IRQHandler+0x984>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	4a42      	ldr	r2, [pc, #264]	@ (8009cac <HAL_DMA_IRQHandler+0xa4c>)
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d01d      	beq.n	8009be4 <HAL_DMA_IRQHandler+0x984>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	4a40      	ldr	r2, [pc, #256]	@ (8009cb0 <HAL_DMA_IRQHandler+0xa50>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d018      	beq.n	8009be4 <HAL_DMA_IRQHandler+0x984>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	4a3f      	ldr	r2, [pc, #252]	@ (8009cb4 <HAL_DMA_IRQHandler+0xa54>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d013      	beq.n	8009be4 <HAL_DMA_IRQHandler+0x984>
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4a3d      	ldr	r2, [pc, #244]	@ (8009cb8 <HAL_DMA_IRQHandler+0xa58>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d00e      	beq.n	8009be4 <HAL_DMA_IRQHandler+0x984>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a3c      	ldr	r2, [pc, #240]	@ (8009cbc <HAL_DMA_IRQHandler+0xa5c>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d009      	beq.n	8009be4 <HAL_DMA_IRQHandler+0x984>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	4a3a      	ldr	r2, [pc, #232]	@ (8009cc0 <HAL_DMA_IRQHandler+0xa60>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d004      	beq.n	8009be4 <HAL_DMA_IRQHandler+0x984>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4a39      	ldr	r2, [pc, #228]	@ (8009cc4 <HAL_DMA_IRQHandler+0xa64>)
 8009be0:	4293      	cmp	r3, r2
 8009be2:	d101      	bne.n	8009be8 <HAL_DMA_IRQHandler+0x988>
 8009be4:	2301      	movs	r3, #1
 8009be6:	e000      	b.n	8009bea <HAL_DMA_IRQHandler+0x98a>
 8009be8:	2300      	movs	r3, #0
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	f000 823f 	beq.w	800a06e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bfc:	f003 031f 	and.w	r3, r3, #31
 8009c00:	2204      	movs	r2, #4
 8009c02:	409a      	lsls	r2, r3
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	4013      	ands	r3, r2
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	f000 80cd 	beq.w	8009da8 <HAL_DMA_IRQHandler+0xb48>
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	f003 0304 	and.w	r3, r3, #4
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	f000 80c7 	beq.w	8009da8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c1e:	f003 031f 	and.w	r3, r3, #31
 8009c22:	2204      	movs	r2, #4
 8009c24:	409a      	lsls	r2, r3
 8009c26:	69fb      	ldr	r3, [r7, #28]
 8009c28:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d049      	beq.n	8009cc8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d109      	bne.n	8009c52 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	f000 8210 	beq.w	800a068 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009c50:	e20a      	b.n	800a068 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	f000 8206 	beq.w	800a068 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009c64:	e200      	b.n	800a068 <HAL_DMA_IRQHandler+0xe08>
 8009c66:	bf00      	nop
 8009c68:	40020010 	.word	0x40020010
 8009c6c:	40020028 	.word	0x40020028
 8009c70:	40020040 	.word	0x40020040
 8009c74:	40020058 	.word	0x40020058
 8009c78:	40020070 	.word	0x40020070
 8009c7c:	40020088 	.word	0x40020088
 8009c80:	400200a0 	.word	0x400200a0
 8009c84:	400200b8 	.word	0x400200b8
 8009c88:	40020410 	.word	0x40020410
 8009c8c:	40020428 	.word	0x40020428
 8009c90:	40020440 	.word	0x40020440
 8009c94:	40020458 	.word	0x40020458
 8009c98:	40020470 	.word	0x40020470
 8009c9c:	40020488 	.word	0x40020488
 8009ca0:	400204a0 	.word	0x400204a0
 8009ca4:	400204b8 	.word	0x400204b8
 8009ca8:	58025408 	.word	0x58025408
 8009cac:	5802541c 	.word	0x5802541c
 8009cb0:	58025430 	.word	0x58025430
 8009cb4:	58025444 	.word	0x58025444
 8009cb8:	58025458 	.word	0x58025458
 8009cbc:	5802546c 	.word	0x5802546c
 8009cc0:	58025480 	.word	0x58025480
 8009cc4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	f003 0320 	and.w	r3, r3, #32
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d160      	bne.n	8009d94 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a7f      	ldr	r2, [pc, #508]	@ (8009ed4 <HAL_DMA_IRQHandler+0xc74>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d04a      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a7d      	ldr	r2, [pc, #500]	@ (8009ed8 <HAL_DMA_IRQHandler+0xc78>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d045      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a7c      	ldr	r2, [pc, #496]	@ (8009edc <HAL_DMA_IRQHandler+0xc7c>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d040      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4a7a      	ldr	r2, [pc, #488]	@ (8009ee0 <HAL_DMA_IRQHandler+0xc80>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d03b      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a79      	ldr	r2, [pc, #484]	@ (8009ee4 <HAL_DMA_IRQHandler+0xc84>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d036      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a77      	ldr	r2, [pc, #476]	@ (8009ee8 <HAL_DMA_IRQHandler+0xc88>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d031      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a76      	ldr	r2, [pc, #472]	@ (8009eec <HAL_DMA_IRQHandler+0xc8c>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d02c      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a74      	ldr	r2, [pc, #464]	@ (8009ef0 <HAL_DMA_IRQHandler+0xc90>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d027      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a73      	ldr	r2, [pc, #460]	@ (8009ef4 <HAL_DMA_IRQHandler+0xc94>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d022      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a71      	ldr	r2, [pc, #452]	@ (8009ef8 <HAL_DMA_IRQHandler+0xc98>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d01d      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a70      	ldr	r2, [pc, #448]	@ (8009efc <HAL_DMA_IRQHandler+0xc9c>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d018      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a6e      	ldr	r2, [pc, #440]	@ (8009f00 <HAL_DMA_IRQHandler+0xca0>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d013      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4a6d      	ldr	r2, [pc, #436]	@ (8009f04 <HAL_DMA_IRQHandler+0xca4>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d00e      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4a6b      	ldr	r2, [pc, #428]	@ (8009f08 <HAL_DMA_IRQHandler+0xca8>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d009      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	4a6a      	ldr	r2, [pc, #424]	@ (8009f0c <HAL_DMA_IRQHandler+0xcac>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d004      	beq.n	8009d72 <HAL_DMA_IRQHandler+0xb12>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	4a68      	ldr	r2, [pc, #416]	@ (8009f10 <HAL_DMA_IRQHandler+0xcb0>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d108      	bne.n	8009d84 <HAL_DMA_IRQHandler+0xb24>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	681a      	ldr	r2, [r3, #0]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f022 0208 	bic.w	r2, r2, #8
 8009d80:	601a      	str	r2, [r3, #0]
 8009d82:	e007      	b.n	8009d94 <HAL_DMA_IRQHandler+0xb34>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	681a      	ldr	r2, [r3, #0]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f022 0204 	bic.w	r2, r2, #4
 8009d92:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	f000 8165 	beq.w	800a068 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009da6:	e15f      	b.n	800a068 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009dac:	f003 031f 	and.w	r3, r3, #31
 8009db0:	2202      	movs	r2, #2
 8009db2:	409a      	lsls	r2, r3
 8009db4:	697b      	ldr	r3, [r7, #20]
 8009db6:	4013      	ands	r3, r2
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	f000 80c5 	beq.w	8009f48 <HAL_DMA_IRQHandler+0xce8>
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	f003 0302 	and.w	r3, r3, #2
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	f000 80bf 	beq.w	8009f48 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009dce:	f003 031f 	and.w	r3, r3, #31
 8009dd2:	2202      	movs	r2, #2
 8009dd4:	409a      	lsls	r2, r3
 8009dd6:	69fb      	ldr	r3, [r7, #28]
 8009dd8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d018      	beq.n	8009e16 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009de4:	693b      	ldr	r3, [r7, #16]
 8009de6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d109      	bne.n	8009e02 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	f000 813a 	beq.w	800a06c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009e00:	e134      	b.n	800a06c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	f000 8130 	beq.w	800a06c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009e14:	e12a      	b.n	800a06c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	f003 0320 	and.w	r3, r3, #32
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	f040 8089 	bne.w	8009f34 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	4a2b      	ldr	r2, [pc, #172]	@ (8009ed4 <HAL_DMA_IRQHandler+0xc74>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d04a      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4a29      	ldr	r2, [pc, #164]	@ (8009ed8 <HAL_DMA_IRQHandler+0xc78>)
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d045      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	4a28      	ldr	r2, [pc, #160]	@ (8009edc <HAL_DMA_IRQHandler+0xc7c>)
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d040      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4a26      	ldr	r2, [pc, #152]	@ (8009ee0 <HAL_DMA_IRQHandler+0xc80>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d03b      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a25      	ldr	r2, [pc, #148]	@ (8009ee4 <HAL_DMA_IRQHandler+0xc84>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d036      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4a23      	ldr	r2, [pc, #140]	@ (8009ee8 <HAL_DMA_IRQHandler+0xc88>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d031      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4a22      	ldr	r2, [pc, #136]	@ (8009eec <HAL_DMA_IRQHandler+0xc8c>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d02c      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a20      	ldr	r2, [pc, #128]	@ (8009ef0 <HAL_DMA_IRQHandler+0xc90>)
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	d027      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4a1f      	ldr	r2, [pc, #124]	@ (8009ef4 <HAL_DMA_IRQHandler+0xc94>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d022      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a1d      	ldr	r2, [pc, #116]	@ (8009ef8 <HAL_DMA_IRQHandler+0xc98>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d01d      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8009efc <HAL_DMA_IRQHandler+0xc9c>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d018      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a1a      	ldr	r2, [pc, #104]	@ (8009f00 <HAL_DMA_IRQHandler+0xca0>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d013      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4a19      	ldr	r2, [pc, #100]	@ (8009f04 <HAL_DMA_IRQHandler+0xca4>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d00e      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a17      	ldr	r2, [pc, #92]	@ (8009f08 <HAL_DMA_IRQHandler+0xca8>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d009      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	4a16      	ldr	r2, [pc, #88]	@ (8009f0c <HAL_DMA_IRQHandler+0xcac>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d004      	beq.n	8009ec2 <HAL_DMA_IRQHandler+0xc62>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a14      	ldr	r2, [pc, #80]	@ (8009f10 <HAL_DMA_IRQHandler+0xcb0>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d128      	bne.n	8009f14 <HAL_DMA_IRQHandler+0xcb4>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	681a      	ldr	r2, [r3, #0]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f022 0214 	bic.w	r2, r2, #20
 8009ed0:	601a      	str	r2, [r3, #0]
 8009ed2:	e027      	b.n	8009f24 <HAL_DMA_IRQHandler+0xcc4>
 8009ed4:	40020010 	.word	0x40020010
 8009ed8:	40020028 	.word	0x40020028
 8009edc:	40020040 	.word	0x40020040
 8009ee0:	40020058 	.word	0x40020058
 8009ee4:	40020070 	.word	0x40020070
 8009ee8:	40020088 	.word	0x40020088
 8009eec:	400200a0 	.word	0x400200a0
 8009ef0:	400200b8 	.word	0x400200b8
 8009ef4:	40020410 	.word	0x40020410
 8009ef8:	40020428 	.word	0x40020428
 8009efc:	40020440 	.word	0x40020440
 8009f00:	40020458 	.word	0x40020458
 8009f04:	40020470 	.word	0x40020470
 8009f08:	40020488 	.word	0x40020488
 8009f0c:	400204a0 	.word	0x400204a0
 8009f10:	400204b8 	.word	0x400204b8
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	681a      	ldr	r2, [r3, #0]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f022 020a 	bic.w	r2, r2, #10
 8009f22:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2201      	movs	r2, #1
 8009f28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	f000 8097 	beq.w	800a06c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009f46:	e091      	b.n	800a06c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f4c:	f003 031f 	and.w	r3, r3, #31
 8009f50:	2208      	movs	r2, #8
 8009f52:	409a      	lsls	r2, r3
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	4013      	ands	r3, r2
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	f000 8088 	beq.w	800a06e <HAL_DMA_IRQHandler+0xe0e>
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	f003 0308 	and.w	r3, r3, #8
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	f000 8082 	beq.w	800a06e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4a41      	ldr	r2, [pc, #260]	@ (800a074 <HAL_DMA_IRQHandler+0xe14>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d04a      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4a3f      	ldr	r2, [pc, #252]	@ (800a078 <HAL_DMA_IRQHandler+0xe18>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d045      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a3e      	ldr	r2, [pc, #248]	@ (800a07c <HAL_DMA_IRQHandler+0xe1c>)
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d040      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4a3c      	ldr	r2, [pc, #240]	@ (800a080 <HAL_DMA_IRQHandler+0xe20>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d03b      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	4a3b      	ldr	r2, [pc, #236]	@ (800a084 <HAL_DMA_IRQHandler+0xe24>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d036      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a39      	ldr	r2, [pc, #228]	@ (800a088 <HAL_DMA_IRQHandler+0xe28>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d031      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a38      	ldr	r2, [pc, #224]	@ (800a08c <HAL_DMA_IRQHandler+0xe2c>)
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d02c      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4a36      	ldr	r2, [pc, #216]	@ (800a090 <HAL_DMA_IRQHandler+0xe30>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d027      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4a35      	ldr	r2, [pc, #212]	@ (800a094 <HAL_DMA_IRQHandler+0xe34>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d022      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a33      	ldr	r2, [pc, #204]	@ (800a098 <HAL_DMA_IRQHandler+0xe38>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d01d      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4a32      	ldr	r2, [pc, #200]	@ (800a09c <HAL_DMA_IRQHandler+0xe3c>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d018      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	4a30      	ldr	r2, [pc, #192]	@ (800a0a0 <HAL_DMA_IRQHandler+0xe40>)
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d013      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a2f      	ldr	r2, [pc, #188]	@ (800a0a4 <HAL_DMA_IRQHandler+0xe44>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d00e      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a2d      	ldr	r2, [pc, #180]	@ (800a0a8 <HAL_DMA_IRQHandler+0xe48>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d009      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4a2c      	ldr	r2, [pc, #176]	@ (800a0ac <HAL_DMA_IRQHandler+0xe4c>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d004      	beq.n	800a00a <HAL_DMA_IRQHandler+0xdaa>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a2a      	ldr	r2, [pc, #168]	@ (800a0b0 <HAL_DMA_IRQHandler+0xe50>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d108      	bne.n	800a01c <HAL_DMA_IRQHandler+0xdbc>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	681a      	ldr	r2, [r3, #0]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f022 021c 	bic.w	r2, r2, #28
 800a018:	601a      	str	r2, [r3, #0]
 800a01a:	e007      	b.n	800a02c <HAL_DMA_IRQHandler+0xdcc>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	681a      	ldr	r2, [r3, #0]
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f022 020e 	bic.w	r2, r2, #14
 800a02a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a030:	f003 031f 	and.w	r3, r3, #31
 800a034:	2201      	movs	r2, #1
 800a036:	409a      	lsls	r2, r3
 800a038:	69fb      	ldr	r3, [r7, #28]
 800a03a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2201      	movs	r2, #1
 800a040:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2201      	movs	r2, #1
 800a046:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a056:	2b00      	cmp	r3, #0
 800a058:	d009      	beq.n	800a06e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	4798      	blx	r3
 800a062:	e004      	b.n	800a06e <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a064:	bf00      	nop
 800a066:	e002      	b.n	800a06e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a068:	bf00      	nop
 800a06a:	e000      	b.n	800a06e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a06c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a06e:	3728      	adds	r7, #40	@ 0x28
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}
 800a074:	40020010 	.word	0x40020010
 800a078:	40020028 	.word	0x40020028
 800a07c:	40020040 	.word	0x40020040
 800a080:	40020058 	.word	0x40020058
 800a084:	40020070 	.word	0x40020070
 800a088:	40020088 	.word	0x40020088
 800a08c:	400200a0 	.word	0x400200a0
 800a090:	400200b8 	.word	0x400200b8
 800a094:	40020410 	.word	0x40020410
 800a098:	40020428 	.word	0x40020428
 800a09c:	40020440 	.word	0x40020440
 800a0a0:	40020458 	.word	0x40020458
 800a0a4:	40020470 	.word	0x40020470
 800a0a8:	40020488 	.word	0x40020488
 800a0ac:	400204a0 	.word	0x400204a0
 800a0b0:	400204b8 	.word	0x400204b8

0800a0b4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b087      	sub	sp, #28
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	60f8      	str	r0, [r7, #12]
 800a0bc:	60b9      	str	r1, [r7, #8]
 800a0be:	607a      	str	r2, [r7, #4]
 800a0c0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0c6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0cc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	4a7f      	ldr	r2, [pc, #508]	@ (800a2d0 <DMA_SetConfig+0x21c>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d072      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4a7d      	ldr	r2, [pc, #500]	@ (800a2d4 <DMA_SetConfig+0x220>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d06d      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a7c      	ldr	r2, [pc, #496]	@ (800a2d8 <DMA_SetConfig+0x224>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d068      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a7a      	ldr	r2, [pc, #488]	@ (800a2dc <DMA_SetConfig+0x228>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d063      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a79      	ldr	r2, [pc, #484]	@ (800a2e0 <DMA_SetConfig+0x22c>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d05e      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a77      	ldr	r2, [pc, #476]	@ (800a2e4 <DMA_SetConfig+0x230>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d059      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a76      	ldr	r2, [pc, #472]	@ (800a2e8 <DMA_SetConfig+0x234>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d054      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4a74      	ldr	r2, [pc, #464]	@ (800a2ec <DMA_SetConfig+0x238>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d04f      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4a73      	ldr	r2, [pc, #460]	@ (800a2f0 <DMA_SetConfig+0x23c>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d04a      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a71      	ldr	r2, [pc, #452]	@ (800a2f4 <DMA_SetConfig+0x240>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d045      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4a70      	ldr	r2, [pc, #448]	@ (800a2f8 <DMA_SetConfig+0x244>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d040      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a6e      	ldr	r2, [pc, #440]	@ (800a2fc <DMA_SetConfig+0x248>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d03b      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a6d      	ldr	r2, [pc, #436]	@ (800a300 <DMA_SetConfig+0x24c>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d036      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a6b      	ldr	r2, [pc, #428]	@ (800a304 <DMA_SetConfig+0x250>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d031      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4a6a      	ldr	r2, [pc, #424]	@ (800a308 <DMA_SetConfig+0x254>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d02c      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	4a68      	ldr	r2, [pc, #416]	@ (800a30c <DMA_SetConfig+0x258>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d027      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	4a67      	ldr	r2, [pc, #412]	@ (800a310 <DMA_SetConfig+0x25c>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d022      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4a65      	ldr	r2, [pc, #404]	@ (800a314 <DMA_SetConfig+0x260>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d01d      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4a64      	ldr	r2, [pc, #400]	@ (800a318 <DMA_SetConfig+0x264>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d018      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4a62      	ldr	r2, [pc, #392]	@ (800a31c <DMA_SetConfig+0x268>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d013      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4a61      	ldr	r2, [pc, #388]	@ (800a320 <DMA_SetConfig+0x26c>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d00e      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	4a5f      	ldr	r2, [pc, #380]	@ (800a324 <DMA_SetConfig+0x270>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d009      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4a5e      	ldr	r2, [pc, #376]	@ (800a328 <DMA_SetConfig+0x274>)
 800a1b0:	4293      	cmp	r3, r2
 800a1b2:	d004      	beq.n	800a1be <DMA_SetConfig+0x10a>
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a5c      	ldr	r2, [pc, #368]	@ (800a32c <DMA_SetConfig+0x278>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d101      	bne.n	800a1c2 <DMA_SetConfig+0x10e>
 800a1be:	2301      	movs	r3, #1
 800a1c0:	e000      	b.n	800a1c4 <DMA_SetConfig+0x110>
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d00d      	beq.n	800a1e4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a1cc:	68fa      	ldr	r2, [r7, #12]
 800a1ce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800a1d0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d004      	beq.n	800a1e4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a1e2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	4a39      	ldr	r2, [pc, #228]	@ (800a2d0 <DMA_SetConfig+0x21c>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d04a      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4a38      	ldr	r2, [pc, #224]	@ (800a2d4 <DMA_SetConfig+0x220>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d045      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4a36      	ldr	r2, [pc, #216]	@ (800a2d8 <DMA_SetConfig+0x224>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d040      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a35      	ldr	r2, [pc, #212]	@ (800a2dc <DMA_SetConfig+0x228>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d03b      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4a33      	ldr	r2, [pc, #204]	@ (800a2e0 <DMA_SetConfig+0x22c>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d036      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a32      	ldr	r2, [pc, #200]	@ (800a2e4 <DMA_SetConfig+0x230>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d031      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4a30      	ldr	r2, [pc, #192]	@ (800a2e8 <DMA_SetConfig+0x234>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d02c      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4a2f      	ldr	r2, [pc, #188]	@ (800a2ec <DMA_SetConfig+0x238>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d027      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4a2d      	ldr	r2, [pc, #180]	@ (800a2f0 <DMA_SetConfig+0x23c>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d022      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a2c      	ldr	r2, [pc, #176]	@ (800a2f4 <DMA_SetConfig+0x240>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d01d      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4a2a      	ldr	r2, [pc, #168]	@ (800a2f8 <DMA_SetConfig+0x244>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d018      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	4a29      	ldr	r2, [pc, #164]	@ (800a2fc <DMA_SetConfig+0x248>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d013      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4a27      	ldr	r2, [pc, #156]	@ (800a300 <DMA_SetConfig+0x24c>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d00e      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a26      	ldr	r2, [pc, #152]	@ (800a304 <DMA_SetConfig+0x250>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d009      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a24      	ldr	r2, [pc, #144]	@ (800a308 <DMA_SetConfig+0x254>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d004      	beq.n	800a284 <DMA_SetConfig+0x1d0>
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a23      	ldr	r2, [pc, #140]	@ (800a30c <DMA_SetConfig+0x258>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d101      	bne.n	800a288 <DMA_SetConfig+0x1d4>
 800a284:	2301      	movs	r3, #1
 800a286:	e000      	b.n	800a28a <DMA_SetConfig+0x1d6>
 800a288:	2300      	movs	r3, #0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d059      	beq.n	800a342 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a292:	f003 031f 	and.w	r3, r3, #31
 800a296:	223f      	movs	r2, #63	@ 0x3f
 800a298:	409a      	lsls	r2, r3
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	681a      	ldr	r2, [r3, #0]
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a2ac:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	683a      	ldr	r2, [r7, #0]
 800a2b4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	689b      	ldr	r3, [r3, #8]
 800a2ba:	2b40      	cmp	r3, #64	@ 0x40
 800a2bc:	d138      	bne.n	800a330 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	687a      	ldr	r2, [r7, #4]
 800a2c4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	68ba      	ldr	r2, [r7, #8]
 800a2cc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a2ce:	e086      	b.n	800a3de <DMA_SetConfig+0x32a>
 800a2d0:	40020010 	.word	0x40020010
 800a2d4:	40020028 	.word	0x40020028
 800a2d8:	40020040 	.word	0x40020040
 800a2dc:	40020058 	.word	0x40020058
 800a2e0:	40020070 	.word	0x40020070
 800a2e4:	40020088 	.word	0x40020088
 800a2e8:	400200a0 	.word	0x400200a0
 800a2ec:	400200b8 	.word	0x400200b8
 800a2f0:	40020410 	.word	0x40020410
 800a2f4:	40020428 	.word	0x40020428
 800a2f8:	40020440 	.word	0x40020440
 800a2fc:	40020458 	.word	0x40020458
 800a300:	40020470 	.word	0x40020470
 800a304:	40020488 	.word	0x40020488
 800a308:	400204a0 	.word	0x400204a0
 800a30c:	400204b8 	.word	0x400204b8
 800a310:	58025408 	.word	0x58025408
 800a314:	5802541c 	.word	0x5802541c
 800a318:	58025430 	.word	0x58025430
 800a31c:	58025444 	.word	0x58025444
 800a320:	58025458 	.word	0x58025458
 800a324:	5802546c 	.word	0x5802546c
 800a328:	58025480 	.word	0x58025480
 800a32c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	68ba      	ldr	r2, [r7, #8]
 800a336:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	60da      	str	r2, [r3, #12]
}
 800a340:	e04d      	b.n	800a3de <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a29      	ldr	r2, [pc, #164]	@ (800a3ec <DMA_SetConfig+0x338>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d022      	beq.n	800a392 <DMA_SetConfig+0x2de>
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a27      	ldr	r2, [pc, #156]	@ (800a3f0 <DMA_SetConfig+0x33c>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d01d      	beq.n	800a392 <DMA_SetConfig+0x2de>
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4a26      	ldr	r2, [pc, #152]	@ (800a3f4 <DMA_SetConfig+0x340>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d018      	beq.n	800a392 <DMA_SetConfig+0x2de>
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a24      	ldr	r2, [pc, #144]	@ (800a3f8 <DMA_SetConfig+0x344>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d013      	beq.n	800a392 <DMA_SetConfig+0x2de>
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a23      	ldr	r2, [pc, #140]	@ (800a3fc <DMA_SetConfig+0x348>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d00e      	beq.n	800a392 <DMA_SetConfig+0x2de>
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a21      	ldr	r2, [pc, #132]	@ (800a400 <DMA_SetConfig+0x34c>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d009      	beq.n	800a392 <DMA_SetConfig+0x2de>
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4a20      	ldr	r2, [pc, #128]	@ (800a404 <DMA_SetConfig+0x350>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d004      	beq.n	800a392 <DMA_SetConfig+0x2de>
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4a1e      	ldr	r2, [pc, #120]	@ (800a408 <DMA_SetConfig+0x354>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d101      	bne.n	800a396 <DMA_SetConfig+0x2e2>
 800a392:	2301      	movs	r3, #1
 800a394:	e000      	b.n	800a398 <DMA_SetConfig+0x2e4>
 800a396:	2300      	movs	r3, #0
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d020      	beq.n	800a3de <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3a0:	f003 031f 	and.w	r3, r3, #31
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	409a      	lsls	r2, r3
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	683a      	ldr	r2, [r7, #0]
 800a3b2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	689b      	ldr	r3, [r3, #8]
 800a3b8:	2b40      	cmp	r3, #64	@ 0x40
 800a3ba:	d108      	bne.n	800a3ce <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	687a      	ldr	r2, [r7, #4]
 800a3c2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	68ba      	ldr	r2, [r7, #8]
 800a3ca:	60da      	str	r2, [r3, #12]
}
 800a3cc:	e007      	b.n	800a3de <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	68ba      	ldr	r2, [r7, #8]
 800a3d4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	687a      	ldr	r2, [r7, #4]
 800a3dc:	60da      	str	r2, [r3, #12]
}
 800a3de:	bf00      	nop
 800a3e0:	371c      	adds	r7, #28
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr
 800a3ea:	bf00      	nop
 800a3ec:	58025408 	.word	0x58025408
 800a3f0:	5802541c 	.word	0x5802541c
 800a3f4:	58025430 	.word	0x58025430
 800a3f8:	58025444 	.word	0x58025444
 800a3fc:	58025458 	.word	0x58025458
 800a400:	5802546c 	.word	0x5802546c
 800a404:	58025480 	.word	0x58025480
 800a408:	58025494 	.word	0x58025494

0800a40c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b085      	sub	sp, #20
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	4a42      	ldr	r2, [pc, #264]	@ (800a524 <DMA_CalcBaseAndBitshift+0x118>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d04a      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4a41      	ldr	r2, [pc, #260]	@ (800a528 <DMA_CalcBaseAndBitshift+0x11c>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d045      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a3f      	ldr	r2, [pc, #252]	@ (800a52c <DMA_CalcBaseAndBitshift+0x120>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d040      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4a3e      	ldr	r2, [pc, #248]	@ (800a530 <DMA_CalcBaseAndBitshift+0x124>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d03b      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4a3c      	ldr	r2, [pc, #240]	@ (800a534 <DMA_CalcBaseAndBitshift+0x128>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d036      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	4a3b      	ldr	r2, [pc, #236]	@ (800a538 <DMA_CalcBaseAndBitshift+0x12c>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d031      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	4a39      	ldr	r2, [pc, #228]	@ (800a53c <DMA_CalcBaseAndBitshift+0x130>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d02c      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	4a38      	ldr	r2, [pc, #224]	@ (800a540 <DMA_CalcBaseAndBitshift+0x134>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d027      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	4a36      	ldr	r2, [pc, #216]	@ (800a544 <DMA_CalcBaseAndBitshift+0x138>)
 800a46a:	4293      	cmp	r3, r2
 800a46c:	d022      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	4a35      	ldr	r2, [pc, #212]	@ (800a548 <DMA_CalcBaseAndBitshift+0x13c>)
 800a474:	4293      	cmp	r3, r2
 800a476:	d01d      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	4a33      	ldr	r2, [pc, #204]	@ (800a54c <DMA_CalcBaseAndBitshift+0x140>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d018      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	4a32      	ldr	r2, [pc, #200]	@ (800a550 <DMA_CalcBaseAndBitshift+0x144>)
 800a488:	4293      	cmp	r3, r2
 800a48a:	d013      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4a30      	ldr	r2, [pc, #192]	@ (800a554 <DMA_CalcBaseAndBitshift+0x148>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d00e      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a2f      	ldr	r2, [pc, #188]	@ (800a558 <DMA_CalcBaseAndBitshift+0x14c>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d009      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	4a2d      	ldr	r2, [pc, #180]	@ (800a55c <DMA_CalcBaseAndBitshift+0x150>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d004      	beq.n	800a4b4 <DMA_CalcBaseAndBitshift+0xa8>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a2c      	ldr	r2, [pc, #176]	@ (800a560 <DMA_CalcBaseAndBitshift+0x154>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d101      	bne.n	800a4b8 <DMA_CalcBaseAndBitshift+0xac>
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e000      	b.n	800a4ba <DMA_CalcBaseAndBitshift+0xae>
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d024      	beq.n	800a508 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	b2db      	uxtb	r3, r3
 800a4c4:	3b10      	subs	r3, #16
 800a4c6:	4a27      	ldr	r2, [pc, #156]	@ (800a564 <DMA_CalcBaseAndBitshift+0x158>)
 800a4c8:	fba2 2303 	umull	r2, r3, r2, r3
 800a4cc:	091b      	lsrs	r3, r3, #4
 800a4ce:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	f003 0307 	and.w	r3, r3, #7
 800a4d6:	4a24      	ldr	r2, [pc, #144]	@ (800a568 <DMA_CalcBaseAndBitshift+0x15c>)
 800a4d8:	5cd3      	ldrb	r3, [r2, r3]
 800a4da:	461a      	mov	r2, r3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	2b03      	cmp	r3, #3
 800a4e4:	d908      	bls.n	800a4f8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	4b1f      	ldr	r3, [pc, #124]	@ (800a56c <DMA_CalcBaseAndBitshift+0x160>)
 800a4ee:	4013      	ands	r3, r2
 800a4f0:	1d1a      	adds	r2, r3, #4
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	659a      	str	r2, [r3, #88]	@ 0x58
 800a4f6:	e00d      	b.n	800a514 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	461a      	mov	r2, r3
 800a4fe:	4b1b      	ldr	r3, [pc, #108]	@ (800a56c <DMA_CalcBaseAndBitshift+0x160>)
 800a500:	4013      	ands	r3, r2
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	6593      	str	r3, [r2, #88]	@ 0x58
 800a506:	e005      	b.n	800a514 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3714      	adds	r7, #20
 800a51c:	46bd      	mov	sp, r7
 800a51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a522:	4770      	bx	lr
 800a524:	40020010 	.word	0x40020010
 800a528:	40020028 	.word	0x40020028
 800a52c:	40020040 	.word	0x40020040
 800a530:	40020058 	.word	0x40020058
 800a534:	40020070 	.word	0x40020070
 800a538:	40020088 	.word	0x40020088
 800a53c:	400200a0 	.word	0x400200a0
 800a540:	400200b8 	.word	0x400200b8
 800a544:	40020410 	.word	0x40020410
 800a548:	40020428 	.word	0x40020428
 800a54c:	40020440 	.word	0x40020440
 800a550:	40020458 	.word	0x40020458
 800a554:	40020470 	.word	0x40020470
 800a558:	40020488 	.word	0x40020488
 800a55c:	400204a0 	.word	0x400204a0
 800a560:	400204b8 	.word	0x400204b8
 800a564:	aaaaaaab 	.word	0xaaaaaaab
 800a568:	0801697c 	.word	0x0801697c
 800a56c:	fffffc00 	.word	0xfffffc00

0800a570 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a570:	b480      	push	{r7}
 800a572:	b085      	sub	sp, #20
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a578:	2300      	movs	r3, #0
 800a57a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	699b      	ldr	r3, [r3, #24]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d120      	bne.n	800a5c6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a588:	2b03      	cmp	r3, #3
 800a58a:	d858      	bhi.n	800a63e <DMA_CheckFifoParam+0xce>
 800a58c:	a201      	add	r2, pc, #4	@ (adr r2, 800a594 <DMA_CheckFifoParam+0x24>)
 800a58e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a592:	bf00      	nop
 800a594:	0800a5a5 	.word	0x0800a5a5
 800a598:	0800a5b7 	.word	0x0800a5b7
 800a59c:	0800a5a5 	.word	0x0800a5a5
 800a5a0:	0800a63f 	.word	0x0800a63f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d048      	beq.n	800a642 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a5b4:	e045      	b.n	800a642 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5ba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a5be:	d142      	bne.n	800a646 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a5c4:	e03f      	b.n	800a646 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	699b      	ldr	r3, [r3, #24]
 800a5ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5ce:	d123      	bne.n	800a618 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5d4:	2b03      	cmp	r3, #3
 800a5d6:	d838      	bhi.n	800a64a <DMA_CheckFifoParam+0xda>
 800a5d8:	a201      	add	r2, pc, #4	@ (adr r2, 800a5e0 <DMA_CheckFifoParam+0x70>)
 800a5da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5de:	bf00      	nop
 800a5e0:	0800a5f1 	.word	0x0800a5f1
 800a5e4:	0800a5f7 	.word	0x0800a5f7
 800a5e8:	0800a5f1 	.word	0x0800a5f1
 800a5ec:	0800a609 	.word	0x0800a609
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	73fb      	strb	r3, [r7, #15]
        break;
 800a5f4:	e030      	b.n	800a658 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d025      	beq.n	800a64e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a602:	2301      	movs	r3, #1
 800a604:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a606:	e022      	b.n	800a64e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a60c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a610:	d11f      	bne.n	800a652 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a612:	2301      	movs	r3, #1
 800a614:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a616:	e01c      	b.n	800a652 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a61c:	2b02      	cmp	r3, #2
 800a61e:	d902      	bls.n	800a626 <DMA_CheckFifoParam+0xb6>
 800a620:	2b03      	cmp	r3, #3
 800a622:	d003      	beq.n	800a62c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a624:	e018      	b.n	800a658 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a626:	2301      	movs	r3, #1
 800a628:	73fb      	strb	r3, [r7, #15]
        break;
 800a62a:	e015      	b.n	800a658 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a630:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a634:	2b00      	cmp	r3, #0
 800a636:	d00e      	beq.n	800a656 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a638:	2301      	movs	r3, #1
 800a63a:	73fb      	strb	r3, [r7, #15]
    break;
 800a63c:	e00b      	b.n	800a656 <DMA_CheckFifoParam+0xe6>
        break;
 800a63e:	bf00      	nop
 800a640:	e00a      	b.n	800a658 <DMA_CheckFifoParam+0xe8>
        break;
 800a642:	bf00      	nop
 800a644:	e008      	b.n	800a658 <DMA_CheckFifoParam+0xe8>
        break;
 800a646:	bf00      	nop
 800a648:	e006      	b.n	800a658 <DMA_CheckFifoParam+0xe8>
        break;
 800a64a:	bf00      	nop
 800a64c:	e004      	b.n	800a658 <DMA_CheckFifoParam+0xe8>
        break;
 800a64e:	bf00      	nop
 800a650:	e002      	b.n	800a658 <DMA_CheckFifoParam+0xe8>
        break;
 800a652:	bf00      	nop
 800a654:	e000      	b.n	800a658 <DMA_CheckFifoParam+0xe8>
    break;
 800a656:	bf00      	nop
    }
  }

  return status;
 800a658:	7bfb      	ldrb	r3, [r7, #15]
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3714      	adds	r7, #20
 800a65e:	46bd      	mov	sp, r7
 800a660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a664:	4770      	bx	lr
 800a666:	bf00      	nop

0800a668 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a668:	b480      	push	{r7}
 800a66a:	b085      	sub	sp, #20
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	4a38      	ldr	r2, [pc, #224]	@ (800a75c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a67c:	4293      	cmp	r3, r2
 800a67e:	d022      	beq.n	800a6c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4a36      	ldr	r2, [pc, #216]	@ (800a760 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d01d      	beq.n	800a6c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	4a35      	ldr	r2, [pc, #212]	@ (800a764 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a690:	4293      	cmp	r3, r2
 800a692:	d018      	beq.n	800a6c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	4a33      	ldr	r2, [pc, #204]	@ (800a768 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d013      	beq.n	800a6c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	4a32      	ldr	r2, [pc, #200]	@ (800a76c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d00e      	beq.n	800a6c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4a30      	ldr	r2, [pc, #192]	@ (800a770 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a6ae:	4293      	cmp	r3, r2
 800a6b0:	d009      	beq.n	800a6c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	4a2f      	ldr	r2, [pc, #188]	@ (800a774 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a6b8:	4293      	cmp	r3, r2
 800a6ba:	d004      	beq.n	800a6c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a2d      	ldr	r2, [pc, #180]	@ (800a778 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d101      	bne.n	800a6ca <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e000      	b.n	800a6cc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d01a      	beq.n	800a706 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	b2db      	uxtb	r3, r3
 800a6d6:	3b08      	subs	r3, #8
 800a6d8:	4a28      	ldr	r2, [pc, #160]	@ (800a77c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a6da:	fba2 2303 	umull	r2, r3, r2, r3
 800a6de:	091b      	lsrs	r3, r3, #4
 800a6e0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a6e2:	68fa      	ldr	r2, [r7, #12]
 800a6e4:	4b26      	ldr	r3, [pc, #152]	@ (800a780 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a6e6:	4413      	add	r3, r2
 800a6e8:	009b      	lsls	r3, r3, #2
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	4a24      	ldr	r2, [pc, #144]	@ (800a784 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800a6f4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	f003 031f 	and.w	r3, r3, #31
 800a6fc:	2201      	movs	r2, #1
 800a6fe:	409a      	lsls	r2, r3
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800a704:	e024      	b.n	800a750 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	b2db      	uxtb	r3, r3
 800a70c:	3b10      	subs	r3, #16
 800a70e:	4a1e      	ldr	r2, [pc, #120]	@ (800a788 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800a710:	fba2 2303 	umull	r2, r3, r2, r3
 800a714:	091b      	lsrs	r3, r3, #4
 800a716:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	4a1c      	ldr	r2, [pc, #112]	@ (800a78c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d806      	bhi.n	800a72e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	4a1b      	ldr	r2, [pc, #108]	@ (800a790 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d902      	bls.n	800a72e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	3308      	adds	r3, #8
 800a72c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800a72e:	68fa      	ldr	r2, [r7, #12]
 800a730:	4b18      	ldr	r3, [pc, #96]	@ (800a794 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800a732:	4413      	add	r3, r2
 800a734:	009b      	lsls	r3, r3, #2
 800a736:	461a      	mov	r2, r3
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	4a16      	ldr	r2, [pc, #88]	@ (800a798 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800a740:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	f003 031f 	and.w	r3, r3, #31
 800a748:	2201      	movs	r2, #1
 800a74a:	409a      	lsls	r2, r3
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a750:	bf00      	nop
 800a752:	3714      	adds	r7, #20
 800a754:	46bd      	mov	sp, r7
 800a756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75a:	4770      	bx	lr
 800a75c:	58025408 	.word	0x58025408
 800a760:	5802541c 	.word	0x5802541c
 800a764:	58025430 	.word	0x58025430
 800a768:	58025444 	.word	0x58025444
 800a76c:	58025458 	.word	0x58025458
 800a770:	5802546c 	.word	0x5802546c
 800a774:	58025480 	.word	0x58025480
 800a778:	58025494 	.word	0x58025494
 800a77c:	cccccccd 	.word	0xcccccccd
 800a780:	16009600 	.word	0x16009600
 800a784:	58025880 	.word	0x58025880
 800a788:	aaaaaaab 	.word	0xaaaaaaab
 800a78c:	400204b8 	.word	0x400204b8
 800a790:	4002040f 	.word	0x4002040f
 800a794:	10008200 	.word	0x10008200
 800a798:	40020880 	.word	0x40020880

0800a79c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b085      	sub	sp, #20
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	b2db      	uxtb	r3, r3
 800a7aa:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d04a      	beq.n	800a848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	2b08      	cmp	r3, #8
 800a7b6:	d847      	bhi.n	800a848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	4a25      	ldr	r2, [pc, #148]	@ (800a854 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d022      	beq.n	800a808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	4a24      	ldr	r2, [pc, #144]	@ (800a858 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d01d      	beq.n	800a808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	4a22      	ldr	r2, [pc, #136]	@ (800a85c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d018      	beq.n	800a808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	4a21      	ldr	r2, [pc, #132]	@ (800a860 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d013      	beq.n	800a808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	4a1f      	ldr	r2, [pc, #124]	@ (800a864 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d00e      	beq.n	800a808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4a1e      	ldr	r2, [pc, #120]	@ (800a868 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800a7f0:	4293      	cmp	r3, r2
 800a7f2:	d009      	beq.n	800a808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	4a1c      	ldr	r2, [pc, #112]	@ (800a86c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d004      	beq.n	800a808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	4a1b      	ldr	r2, [pc, #108]	@ (800a870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800a804:	4293      	cmp	r3, r2
 800a806:	d101      	bne.n	800a80c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800a808:	2301      	movs	r3, #1
 800a80a:	e000      	b.n	800a80e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800a80c:	2300      	movs	r3, #0
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d00a      	beq.n	800a828 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800a812:	68fa      	ldr	r2, [r7, #12]
 800a814:	4b17      	ldr	r3, [pc, #92]	@ (800a874 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800a816:	4413      	add	r3, r2
 800a818:	009b      	lsls	r3, r3, #2
 800a81a:	461a      	mov	r2, r3
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	4a15      	ldr	r2, [pc, #84]	@ (800a878 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800a824:	671a      	str	r2, [r3, #112]	@ 0x70
 800a826:	e009      	b.n	800a83c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a828:	68fa      	ldr	r2, [r7, #12]
 800a82a:	4b14      	ldr	r3, [pc, #80]	@ (800a87c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800a82c:	4413      	add	r3, r2
 800a82e:	009b      	lsls	r3, r3, #2
 800a830:	461a      	mov	r2, r3
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4a11      	ldr	r2, [pc, #68]	@ (800a880 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800a83a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	3b01      	subs	r3, #1
 800a840:	2201      	movs	r2, #1
 800a842:	409a      	lsls	r2, r3
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800a848:	bf00      	nop
 800a84a:	3714      	adds	r7, #20
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr
 800a854:	58025408 	.word	0x58025408
 800a858:	5802541c 	.word	0x5802541c
 800a85c:	58025430 	.word	0x58025430
 800a860:	58025444 	.word	0x58025444
 800a864:	58025458 	.word	0x58025458
 800a868:	5802546c 	.word	0x5802546c
 800a86c:	58025480 	.word	0x58025480
 800a870:	58025494 	.word	0x58025494
 800a874:	1600963f 	.word	0x1600963f
 800a878:	58025940 	.word	0x58025940
 800a87c:	1000823f 	.word	0x1000823f
 800a880:	40020940 	.word	0x40020940

0800a884 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a884:	b480      	push	{r7}
 800a886:	b089      	sub	sp, #36	@ 0x24
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
 800a88c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a88e:	2300      	movs	r3, #0
 800a890:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800a892:	4b86      	ldr	r3, [pc, #536]	@ (800aaac <HAL_GPIO_Init+0x228>)
 800a894:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a896:	e18c      	b.n	800abb2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	2101      	movs	r1, #1
 800a89e:	69fb      	ldr	r3, [r7, #28]
 800a8a0:	fa01 f303 	lsl.w	r3, r1, r3
 800a8a4:	4013      	ands	r3, r2
 800a8a6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800a8a8:	693b      	ldr	r3, [r7, #16]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	f000 817e 	beq.w	800abac <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	f003 0303 	and.w	r3, r3, #3
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d005      	beq.n	800a8c8 <HAL_GPIO_Init+0x44>
 800a8bc:	683b      	ldr	r3, [r7, #0]
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	f003 0303 	and.w	r3, r3, #3
 800a8c4:	2b02      	cmp	r3, #2
 800a8c6:	d130      	bne.n	800a92a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	689b      	ldr	r3, [r3, #8]
 800a8cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a8ce:	69fb      	ldr	r3, [r7, #28]
 800a8d0:	005b      	lsls	r3, r3, #1
 800a8d2:	2203      	movs	r2, #3
 800a8d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a8d8:	43db      	mvns	r3, r3
 800a8da:	69ba      	ldr	r2, [r7, #24]
 800a8dc:	4013      	ands	r3, r2
 800a8de:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	68da      	ldr	r2, [r3, #12]
 800a8e4:	69fb      	ldr	r3, [r7, #28]
 800a8e6:	005b      	lsls	r3, r3, #1
 800a8e8:	fa02 f303 	lsl.w	r3, r2, r3
 800a8ec:	69ba      	ldr	r2, [r7, #24]
 800a8ee:	4313      	orrs	r3, r2
 800a8f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	69ba      	ldr	r2, [r7, #24]
 800a8f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	685b      	ldr	r3, [r3, #4]
 800a8fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a8fe:	2201      	movs	r2, #1
 800a900:	69fb      	ldr	r3, [r7, #28]
 800a902:	fa02 f303 	lsl.w	r3, r2, r3
 800a906:	43db      	mvns	r3, r3
 800a908:	69ba      	ldr	r2, [r7, #24]
 800a90a:	4013      	ands	r3, r2
 800a90c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	091b      	lsrs	r3, r3, #4
 800a914:	f003 0201 	and.w	r2, r3, #1
 800a918:	69fb      	ldr	r3, [r7, #28]
 800a91a:	fa02 f303 	lsl.w	r3, r2, r3
 800a91e:	69ba      	ldr	r2, [r7, #24]
 800a920:	4313      	orrs	r3, r2
 800a922:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	69ba      	ldr	r2, [r7, #24]
 800a928:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	685b      	ldr	r3, [r3, #4]
 800a92e:	f003 0303 	and.w	r3, r3, #3
 800a932:	2b03      	cmp	r3, #3
 800a934:	d017      	beq.n	800a966 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	68db      	ldr	r3, [r3, #12]
 800a93a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a93c:	69fb      	ldr	r3, [r7, #28]
 800a93e:	005b      	lsls	r3, r3, #1
 800a940:	2203      	movs	r2, #3
 800a942:	fa02 f303 	lsl.w	r3, r2, r3
 800a946:	43db      	mvns	r3, r3
 800a948:	69ba      	ldr	r2, [r7, #24]
 800a94a:	4013      	ands	r3, r2
 800a94c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	689a      	ldr	r2, [r3, #8]
 800a952:	69fb      	ldr	r3, [r7, #28]
 800a954:	005b      	lsls	r3, r3, #1
 800a956:	fa02 f303 	lsl.w	r3, r2, r3
 800a95a:	69ba      	ldr	r2, [r7, #24]
 800a95c:	4313      	orrs	r3, r2
 800a95e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	69ba      	ldr	r2, [r7, #24]
 800a964:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	685b      	ldr	r3, [r3, #4]
 800a96a:	f003 0303 	and.w	r3, r3, #3
 800a96e:	2b02      	cmp	r3, #2
 800a970:	d123      	bne.n	800a9ba <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a972:	69fb      	ldr	r3, [r7, #28]
 800a974:	08da      	lsrs	r2, r3, #3
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	3208      	adds	r2, #8
 800a97a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a97e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a980:	69fb      	ldr	r3, [r7, #28]
 800a982:	f003 0307 	and.w	r3, r3, #7
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	220f      	movs	r2, #15
 800a98a:	fa02 f303 	lsl.w	r3, r2, r3
 800a98e:	43db      	mvns	r3, r3
 800a990:	69ba      	ldr	r2, [r7, #24]
 800a992:	4013      	ands	r3, r2
 800a994:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	691a      	ldr	r2, [r3, #16]
 800a99a:	69fb      	ldr	r3, [r7, #28]
 800a99c:	f003 0307 	and.w	r3, r3, #7
 800a9a0:	009b      	lsls	r3, r3, #2
 800a9a2:	fa02 f303 	lsl.w	r3, r2, r3
 800a9a6:	69ba      	ldr	r2, [r7, #24]
 800a9a8:	4313      	orrs	r3, r2
 800a9aa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a9ac:	69fb      	ldr	r3, [r7, #28]
 800a9ae:	08da      	lsrs	r2, r3, #3
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	3208      	adds	r2, #8
 800a9b4:	69b9      	ldr	r1, [r7, #24]
 800a9b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a9c0:	69fb      	ldr	r3, [r7, #28]
 800a9c2:	005b      	lsls	r3, r3, #1
 800a9c4:	2203      	movs	r2, #3
 800a9c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a9ca:	43db      	mvns	r3, r3
 800a9cc:	69ba      	ldr	r2, [r7, #24]
 800a9ce:	4013      	ands	r3, r2
 800a9d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	685b      	ldr	r3, [r3, #4]
 800a9d6:	f003 0203 	and.w	r2, r3, #3
 800a9da:	69fb      	ldr	r3, [r7, #28]
 800a9dc:	005b      	lsls	r3, r3, #1
 800a9de:	fa02 f303 	lsl.w	r3, r2, r3
 800a9e2:	69ba      	ldr	r2, [r7, #24]
 800a9e4:	4313      	orrs	r3, r2
 800a9e6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	69ba      	ldr	r2, [r7, #24]
 800a9ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	f000 80d8 	beq.w	800abac <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a9fc:	4b2c      	ldr	r3, [pc, #176]	@ (800aab0 <HAL_GPIO_Init+0x22c>)
 800a9fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800aa02:	4a2b      	ldr	r2, [pc, #172]	@ (800aab0 <HAL_GPIO_Init+0x22c>)
 800aa04:	f043 0302 	orr.w	r3, r3, #2
 800aa08:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800aa0c:	4b28      	ldr	r3, [pc, #160]	@ (800aab0 <HAL_GPIO_Init+0x22c>)
 800aa0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800aa12:	f003 0302 	and.w	r3, r3, #2
 800aa16:	60fb      	str	r3, [r7, #12]
 800aa18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800aa1a:	4a26      	ldr	r2, [pc, #152]	@ (800aab4 <HAL_GPIO_Init+0x230>)
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	089b      	lsrs	r3, r3, #2
 800aa20:	3302      	adds	r3, #2
 800aa22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800aa28:	69fb      	ldr	r3, [r7, #28]
 800aa2a:	f003 0303 	and.w	r3, r3, #3
 800aa2e:	009b      	lsls	r3, r3, #2
 800aa30:	220f      	movs	r2, #15
 800aa32:	fa02 f303 	lsl.w	r3, r2, r3
 800aa36:	43db      	mvns	r3, r3
 800aa38:	69ba      	ldr	r2, [r7, #24]
 800aa3a:	4013      	ands	r3, r2
 800aa3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	4a1d      	ldr	r2, [pc, #116]	@ (800aab8 <HAL_GPIO_Init+0x234>)
 800aa42:	4293      	cmp	r3, r2
 800aa44:	d04a      	beq.n	800aadc <HAL_GPIO_Init+0x258>
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	4a1c      	ldr	r2, [pc, #112]	@ (800aabc <HAL_GPIO_Init+0x238>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d02b      	beq.n	800aaa6 <HAL_GPIO_Init+0x222>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	4a1b      	ldr	r2, [pc, #108]	@ (800aac0 <HAL_GPIO_Init+0x23c>)
 800aa52:	4293      	cmp	r3, r2
 800aa54:	d025      	beq.n	800aaa2 <HAL_GPIO_Init+0x21e>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	4a1a      	ldr	r2, [pc, #104]	@ (800aac4 <HAL_GPIO_Init+0x240>)
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d01f      	beq.n	800aa9e <HAL_GPIO_Init+0x21a>
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	4a19      	ldr	r2, [pc, #100]	@ (800aac8 <HAL_GPIO_Init+0x244>)
 800aa62:	4293      	cmp	r3, r2
 800aa64:	d019      	beq.n	800aa9a <HAL_GPIO_Init+0x216>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	4a18      	ldr	r2, [pc, #96]	@ (800aacc <HAL_GPIO_Init+0x248>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d013      	beq.n	800aa96 <HAL_GPIO_Init+0x212>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	4a17      	ldr	r2, [pc, #92]	@ (800aad0 <HAL_GPIO_Init+0x24c>)
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d00d      	beq.n	800aa92 <HAL_GPIO_Init+0x20e>
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	4a16      	ldr	r2, [pc, #88]	@ (800aad4 <HAL_GPIO_Init+0x250>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d007      	beq.n	800aa8e <HAL_GPIO_Init+0x20a>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	4a15      	ldr	r2, [pc, #84]	@ (800aad8 <HAL_GPIO_Init+0x254>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d101      	bne.n	800aa8a <HAL_GPIO_Init+0x206>
 800aa86:	2309      	movs	r3, #9
 800aa88:	e029      	b.n	800aade <HAL_GPIO_Init+0x25a>
 800aa8a:	230a      	movs	r3, #10
 800aa8c:	e027      	b.n	800aade <HAL_GPIO_Init+0x25a>
 800aa8e:	2307      	movs	r3, #7
 800aa90:	e025      	b.n	800aade <HAL_GPIO_Init+0x25a>
 800aa92:	2306      	movs	r3, #6
 800aa94:	e023      	b.n	800aade <HAL_GPIO_Init+0x25a>
 800aa96:	2305      	movs	r3, #5
 800aa98:	e021      	b.n	800aade <HAL_GPIO_Init+0x25a>
 800aa9a:	2304      	movs	r3, #4
 800aa9c:	e01f      	b.n	800aade <HAL_GPIO_Init+0x25a>
 800aa9e:	2303      	movs	r3, #3
 800aaa0:	e01d      	b.n	800aade <HAL_GPIO_Init+0x25a>
 800aaa2:	2302      	movs	r3, #2
 800aaa4:	e01b      	b.n	800aade <HAL_GPIO_Init+0x25a>
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	e019      	b.n	800aade <HAL_GPIO_Init+0x25a>
 800aaaa:	bf00      	nop
 800aaac:	58000080 	.word	0x58000080
 800aab0:	58024400 	.word	0x58024400
 800aab4:	58000400 	.word	0x58000400
 800aab8:	58020000 	.word	0x58020000
 800aabc:	58020400 	.word	0x58020400
 800aac0:	58020800 	.word	0x58020800
 800aac4:	58020c00 	.word	0x58020c00
 800aac8:	58021000 	.word	0x58021000
 800aacc:	58021400 	.word	0x58021400
 800aad0:	58021800 	.word	0x58021800
 800aad4:	58021c00 	.word	0x58021c00
 800aad8:	58022400 	.word	0x58022400
 800aadc:	2300      	movs	r3, #0
 800aade:	69fa      	ldr	r2, [r7, #28]
 800aae0:	f002 0203 	and.w	r2, r2, #3
 800aae4:	0092      	lsls	r2, r2, #2
 800aae6:	4093      	lsls	r3, r2
 800aae8:	69ba      	ldr	r2, [r7, #24]
 800aaea:	4313      	orrs	r3, r2
 800aaec:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800aaee:	4938      	ldr	r1, [pc, #224]	@ (800abd0 <HAL_GPIO_Init+0x34c>)
 800aaf0:	69fb      	ldr	r3, [r7, #28]
 800aaf2:	089b      	lsrs	r3, r3, #2
 800aaf4:	3302      	adds	r3, #2
 800aaf6:	69ba      	ldr	r2, [r7, #24]
 800aaf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800aafc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	43db      	mvns	r3, r3
 800ab08:	69ba      	ldr	r2, [r7, #24]
 800ab0a:	4013      	ands	r3, r2
 800ab0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	685b      	ldr	r3, [r3, #4]
 800ab12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d003      	beq.n	800ab22 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800ab1a:	69ba      	ldr	r2, [r7, #24]
 800ab1c:	693b      	ldr	r3, [r7, #16]
 800ab1e:	4313      	orrs	r3, r2
 800ab20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800ab22:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab26:	69bb      	ldr	r3, [r7, #24]
 800ab28:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800ab2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ab2e:	685b      	ldr	r3, [r3, #4]
 800ab30:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ab32:	693b      	ldr	r3, [r7, #16]
 800ab34:	43db      	mvns	r3, r3
 800ab36:	69ba      	ldr	r2, [r7, #24]
 800ab38:	4013      	ands	r3, r2
 800ab3a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d003      	beq.n	800ab50 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800ab48:	69ba      	ldr	r2, [r7, #24]
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	4313      	orrs	r3, r2
 800ab4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800ab50:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ab54:	69bb      	ldr	r3, [r7, #24]
 800ab56:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	685b      	ldr	r3, [r3, #4]
 800ab5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	43db      	mvns	r3, r3
 800ab62:	69ba      	ldr	r2, [r7, #24]
 800ab64:	4013      	ands	r3, r2
 800ab66:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	685b      	ldr	r3, [r3, #4]
 800ab6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d003      	beq.n	800ab7c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800ab74:	69ba      	ldr	r2, [r7, #24]
 800ab76:	693b      	ldr	r3, [r7, #16]
 800ab78:	4313      	orrs	r3, r2
 800ab7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	69ba      	ldr	r2, [r7, #24]
 800ab80:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	43db      	mvns	r3, r3
 800ab8c:	69ba      	ldr	r2, [r7, #24]
 800ab8e:	4013      	ands	r3, r2
 800ab90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	685b      	ldr	r3, [r3, #4]
 800ab96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d003      	beq.n	800aba6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800ab9e:	69ba      	ldr	r2, [r7, #24]
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	4313      	orrs	r3, r2
 800aba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	69ba      	ldr	r2, [r7, #24]
 800abaa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800abac:	69fb      	ldr	r3, [r7, #28]
 800abae:	3301      	adds	r3, #1
 800abb0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	681a      	ldr	r2, [r3, #0]
 800abb6:	69fb      	ldr	r3, [r7, #28]
 800abb8:	fa22 f303 	lsr.w	r3, r2, r3
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	f47f ae6b 	bne.w	800a898 <HAL_GPIO_Init+0x14>
  }
}
 800abc2:	bf00      	nop
 800abc4:	bf00      	nop
 800abc6:	3724      	adds	r7, #36	@ 0x24
 800abc8:	46bd      	mov	sp, r7
 800abca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abce:	4770      	bx	lr
 800abd0:	58000400 	.word	0x58000400

0800abd4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b087      	sub	sp, #28
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
 800abdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800abde:	2300      	movs	r3, #0
 800abe0:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800abe2:	4b72      	ldr	r3, [pc, #456]	@ (800adac <HAL_GPIO_DeInit+0x1d8>)
 800abe4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800abe6:	e0d3      	b.n	800ad90 <HAL_GPIO_DeInit+0x1bc>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800abe8:	2201      	movs	r2, #1
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	fa02 f303 	lsl.w	r3, r2, r3
 800abf0:	683a      	ldr	r2, [r7, #0]
 800abf2:	4013      	ands	r3, r2
 800abf4:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	f000 80c6 	beq.w	800ad8a <HAL_GPIO_DeInit+0x1b6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 800abfe:	4a6c      	ldr	r2, [pc, #432]	@ (800adb0 <HAL_GPIO_DeInit+0x1dc>)
 800ac00:	697b      	ldr	r3, [r7, #20]
 800ac02:	089b      	lsrs	r3, r3, #2
 800ac04:	3302      	adds	r3, #2
 800ac06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac0a:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	f003 0303 	and.w	r3, r3, #3
 800ac12:	009b      	lsls	r3, r3, #2
 800ac14:	220f      	movs	r2, #15
 800ac16:	fa02 f303 	lsl.w	r3, r2, r3
 800ac1a:	68ba      	ldr	r2, [r7, #8]
 800ac1c:	4013      	ands	r3, r2
 800ac1e:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	4a64      	ldr	r2, [pc, #400]	@ (800adb4 <HAL_GPIO_DeInit+0x1e0>)
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d031      	beq.n	800ac8c <HAL_GPIO_DeInit+0xb8>
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	4a63      	ldr	r2, [pc, #396]	@ (800adb8 <HAL_GPIO_DeInit+0x1e4>)
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d02b      	beq.n	800ac88 <HAL_GPIO_DeInit+0xb4>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	4a62      	ldr	r2, [pc, #392]	@ (800adbc <HAL_GPIO_DeInit+0x1e8>)
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d025      	beq.n	800ac84 <HAL_GPIO_DeInit+0xb0>
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	4a61      	ldr	r2, [pc, #388]	@ (800adc0 <HAL_GPIO_DeInit+0x1ec>)
 800ac3c:	4293      	cmp	r3, r2
 800ac3e:	d01f      	beq.n	800ac80 <HAL_GPIO_DeInit+0xac>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	4a60      	ldr	r2, [pc, #384]	@ (800adc4 <HAL_GPIO_DeInit+0x1f0>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d019      	beq.n	800ac7c <HAL_GPIO_DeInit+0xa8>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	4a5f      	ldr	r2, [pc, #380]	@ (800adc8 <HAL_GPIO_DeInit+0x1f4>)
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d013      	beq.n	800ac78 <HAL_GPIO_DeInit+0xa4>
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	4a5e      	ldr	r2, [pc, #376]	@ (800adcc <HAL_GPIO_DeInit+0x1f8>)
 800ac54:	4293      	cmp	r3, r2
 800ac56:	d00d      	beq.n	800ac74 <HAL_GPIO_DeInit+0xa0>
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	4a5d      	ldr	r2, [pc, #372]	@ (800add0 <HAL_GPIO_DeInit+0x1fc>)
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d007      	beq.n	800ac70 <HAL_GPIO_DeInit+0x9c>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	4a5c      	ldr	r2, [pc, #368]	@ (800add4 <HAL_GPIO_DeInit+0x200>)
 800ac64:	4293      	cmp	r3, r2
 800ac66:	d101      	bne.n	800ac6c <HAL_GPIO_DeInit+0x98>
 800ac68:	2309      	movs	r3, #9
 800ac6a:	e010      	b.n	800ac8e <HAL_GPIO_DeInit+0xba>
 800ac6c:	230a      	movs	r3, #10
 800ac6e:	e00e      	b.n	800ac8e <HAL_GPIO_DeInit+0xba>
 800ac70:	2307      	movs	r3, #7
 800ac72:	e00c      	b.n	800ac8e <HAL_GPIO_DeInit+0xba>
 800ac74:	2306      	movs	r3, #6
 800ac76:	e00a      	b.n	800ac8e <HAL_GPIO_DeInit+0xba>
 800ac78:	2305      	movs	r3, #5
 800ac7a:	e008      	b.n	800ac8e <HAL_GPIO_DeInit+0xba>
 800ac7c:	2304      	movs	r3, #4
 800ac7e:	e006      	b.n	800ac8e <HAL_GPIO_DeInit+0xba>
 800ac80:	2303      	movs	r3, #3
 800ac82:	e004      	b.n	800ac8e <HAL_GPIO_DeInit+0xba>
 800ac84:	2302      	movs	r3, #2
 800ac86:	e002      	b.n	800ac8e <HAL_GPIO_DeInit+0xba>
 800ac88:	2301      	movs	r3, #1
 800ac8a:	e000      	b.n	800ac8e <HAL_GPIO_DeInit+0xba>
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	697a      	ldr	r2, [r7, #20]
 800ac90:	f002 0203 	and.w	r2, r2, #3
 800ac94:	0092      	lsls	r2, r2, #2
 800ac96:	4093      	lsls	r3, r2
 800ac98:	68ba      	ldr	r2, [r7, #8]
 800ac9a:	429a      	cmp	r2, r3
 800ac9c:	d136      	bne.n	800ad0c <HAL_GPIO_DeInit+0x138>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	681a      	ldr	r2, [r3, #0]
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	43db      	mvns	r3, r3
 800aca6:	401a      	ands	r2, r3
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800acac:	693b      	ldr	r3, [r7, #16]
 800acae:	685a      	ldr	r2, [r3, #4]
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	43db      	mvns	r3, r3
 800acb4:	401a      	ands	r2, r3
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800acba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800acbe:	685a      	ldr	r2, [r3, #4]
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	43db      	mvns	r3, r3
 800acc4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800acc8:	4013      	ands	r3, r2
 800acca:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800accc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800acd0:	681a      	ldr	r2, [r3, #0]
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	43db      	mvns	r3, r3
 800acd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800acda:	4013      	ands	r3, r2
 800acdc:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	f003 0303 	and.w	r3, r3, #3
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	220f      	movs	r2, #15
 800ace8:	fa02 f303 	lsl.w	r3, r2, r3
 800acec:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800acee:	4a30      	ldr	r2, [pc, #192]	@ (800adb0 <HAL_GPIO_DeInit+0x1dc>)
 800acf0:	697b      	ldr	r3, [r7, #20]
 800acf2:	089b      	lsrs	r3, r3, #2
 800acf4:	3302      	adds	r3, #2
 800acf6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	43da      	mvns	r2, r3
 800acfe:	482c      	ldr	r0, [pc, #176]	@ (800adb0 <HAL_GPIO_DeInit+0x1dc>)
 800ad00:	697b      	ldr	r3, [r7, #20]
 800ad02:	089b      	lsrs	r3, r3, #2
 800ad04:	400a      	ands	r2, r1
 800ad06:	3302      	adds	r3, #2
 800ad08:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681a      	ldr	r2, [r3, #0]
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	005b      	lsls	r3, r3, #1
 800ad14:	2103      	movs	r1, #3
 800ad16:	fa01 f303 	lsl.w	r3, r1, r3
 800ad1a:	431a      	orrs	r2, r3
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	08da      	lsrs	r2, r3, #3
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	3208      	adds	r2, #8
 800ad28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	f003 0307 	and.w	r3, r3, #7
 800ad32:	009b      	lsls	r3, r3, #2
 800ad34:	220f      	movs	r2, #15
 800ad36:	fa02 f303 	lsl.w	r3, r2, r3
 800ad3a:	43db      	mvns	r3, r3
 800ad3c:	697a      	ldr	r2, [r7, #20]
 800ad3e:	08d2      	lsrs	r2, r2, #3
 800ad40:	4019      	ands	r1, r3
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	3208      	adds	r2, #8
 800ad46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	68da      	ldr	r2, [r3, #12]
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	005b      	lsls	r3, r3, #1
 800ad52:	2103      	movs	r1, #3
 800ad54:	fa01 f303 	lsl.w	r3, r1, r3
 800ad58:	43db      	mvns	r3, r3
 800ad5a:	401a      	ands	r2, r3
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	685a      	ldr	r2, [r3, #4]
 800ad64:	2101      	movs	r1, #1
 800ad66:	697b      	ldr	r3, [r7, #20]
 800ad68:	fa01 f303 	lsl.w	r3, r1, r3
 800ad6c:	43db      	mvns	r3, r3
 800ad6e:	401a      	ands	r2, r3
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	689a      	ldr	r2, [r3, #8]
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	005b      	lsls	r3, r3, #1
 800ad7c:	2103      	movs	r1, #3
 800ad7e:	fa01 f303 	lsl.w	r3, r1, r3
 800ad82:	43db      	mvns	r3, r3
 800ad84:	401a      	ands	r2, r3
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	609a      	str	r2, [r3, #8]
    }

    position++;
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	3301      	adds	r3, #1
 800ad8e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 800ad90:	683a      	ldr	r2, [r7, #0]
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	fa22 f303 	lsr.w	r3, r2, r3
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	f47f af25 	bne.w	800abe8 <HAL_GPIO_DeInit+0x14>
  }
}
 800ad9e:	bf00      	nop
 800ada0:	bf00      	nop
 800ada2:	371c      	adds	r7, #28
 800ada4:	46bd      	mov	sp, r7
 800ada6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adaa:	4770      	bx	lr
 800adac:	58000080 	.word	0x58000080
 800adb0:	58000400 	.word	0x58000400
 800adb4:	58020000 	.word	0x58020000
 800adb8:	58020400 	.word	0x58020400
 800adbc:	58020800 	.word	0x58020800
 800adc0:	58020c00 	.word	0x58020c00
 800adc4:	58021000 	.word	0x58021000
 800adc8:	58021400 	.word	0x58021400
 800adcc:	58021800 	.word	0x58021800
 800add0:	58021c00 	.word	0x58021c00
 800add4:	58022400 	.word	0x58022400

0800add8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800add8:	b480      	push	{r7}
 800adda:	b085      	sub	sp, #20
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
 800ade0:	460b      	mov	r3, r1
 800ade2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	691a      	ldr	r2, [r3, #16]
 800ade8:	887b      	ldrh	r3, [r7, #2]
 800adea:	4013      	ands	r3, r2
 800adec:	2b00      	cmp	r3, #0
 800adee:	d002      	beq.n	800adf6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800adf0:	2301      	movs	r3, #1
 800adf2:	73fb      	strb	r3, [r7, #15]
 800adf4:	e001      	b.n	800adfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800adf6:	2300      	movs	r3, #0
 800adf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800adfa:	7bfb      	ldrb	r3, [r7, #15]
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3714      	adds	r7, #20
 800ae00:	46bd      	mov	sp, r7
 800ae02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae06:	4770      	bx	lr

0800ae08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b083      	sub	sp, #12
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
 800ae10:	460b      	mov	r3, r1
 800ae12:	807b      	strh	r3, [r7, #2]
 800ae14:	4613      	mov	r3, r2
 800ae16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800ae18:	787b      	ldrb	r3, [r7, #1]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d003      	beq.n	800ae26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800ae1e:	887a      	ldrh	r2, [r7, #2]
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800ae24:	e003      	b.n	800ae2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800ae26:	887b      	ldrh	r3, [r7, #2]
 800ae28:	041a      	lsls	r2, r3, #16
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	619a      	str	r2, [r3, #24]
}
 800ae2e:	bf00      	nop
 800ae30:	370c      	adds	r7, #12
 800ae32:	46bd      	mov	sp, r7
 800ae34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae38:	4770      	bx	lr
	...

0800ae3c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b084      	sub	sp, #16
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800ae44:	4b19      	ldr	r3, [pc, #100]	@ (800aeac <HAL_PWREx_ConfigSupply+0x70>)
 800ae46:	68db      	ldr	r3, [r3, #12]
 800ae48:	f003 0304 	and.w	r3, r3, #4
 800ae4c:	2b04      	cmp	r3, #4
 800ae4e:	d00a      	beq.n	800ae66 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800ae50:	4b16      	ldr	r3, [pc, #88]	@ (800aeac <HAL_PWREx_ConfigSupply+0x70>)
 800ae52:	68db      	ldr	r3, [r3, #12]
 800ae54:	f003 0307 	and.w	r3, r3, #7
 800ae58:	687a      	ldr	r2, [r7, #4]
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d001      	beq.n	800ae62 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800ae5e:	2301      	movs	r3, #1
 800ae60:	e01f      	b.n	800aea2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800ae62:	2300      	movs	r3, #0
 800ae64:	e01d      	b.n	800aea2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800ae66:	4b11      	ldr	r3, [pc, #68]	@ (800aeac <HAL_PWREx_ConfigSupply+0x70>)
 800ae68:	68db      	ldr	r3, [r3, #12]
 800ae6a:	f023 0207 	bic.w	r2, r3, #7
 800ae6e:	490f      	ldr	r1, [pc, #60]	@ (800aeac <HAL_PWREx_ConfigSupply+0x70>)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	4313      	orrs	r3, r2
 800ae74:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800ae76:	f7fa f83d 	bl	8004ef4 <HAL_GetTick>
 800ae7a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800ae7c:	e009      	b.n	800ae92 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800ae7e:	f7fa f839 	bl	8004ef4 <HAL_GetTick>
 800ae82:	4602      	mov	r2, r0
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	1ad3      	subs	r3, r2, r3
 800ae88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae8c:	d901      	bls.n	800ae92 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800ae8e:	2301      	movs	r3, #1
 800ae90:	e007      	b.n	800aea2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800ae92:	4b06      	ldr	r3, [pc, #24]	@ (800aeac <HAL_PWREx_ConfigSupply+0x70>)
 800ae94:	685b      	ldr	r3, [r3, #4]
 800ae96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ae9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae9e:	d1ee      	bne.n	800ae7e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800aea0:	2300      	movs	r3, #0
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	3710      	adds	r7, #16
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bd80      	pop	{r7, pc}
 800aeaa:	bf00      	nop
 800aeac:	58024800 	.word	0x58024800

0800aeb0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b08c      	sub	sp, #48	@ 0x30
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d101      	bne.n	800aec2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800aebe:	2301      	movs	r3, #1
 800aec0:	e39d      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f003 0301 	and.w	r3, r3, #1
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	f000 8087 	beq.w	800afde <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aed0:	4b88      	ldr	r3, [pc, #544]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800aed2:	691b      	ldr	r3, [r3, #16]
 800aed4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800aeda:	4b86      	ldr	r3, [pc, #536]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800aedc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aede:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800aee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aee2:	2b10      	cmp	r3, #16
 800aee4:	d007      	beq.n	800aef6 <HAL_RCC_OscConfig+0x46>
 800aee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aee8:	2b18      	cmp	r3, #24
 800aeea:	d110      	bne.n	800af0e <HAL_RCC_OscConfig+0x5e>
 800aeec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeee:	f003 0303 	and.w	r3, r3, #3
 800aef2:	2b02      	cmp	r3, #2
 800aef4:	d10b      	bne.n	800af0e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aef6:	4b7f      	ldr	r3, [pc, #508]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d06c      	beq.n	800afdc <HAL_RCC_OscConfig+0x12c>
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	685b      	ldr	r3, [r3, #4]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d168      	bne.n	800afdc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800af0a:	2301      	movs	r3, #1
 800af0c:	e377      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	685b      	ldr	r3, [r3, #4]
 800af12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af16:	d106      	bne.n	800af26 <HAL_RCC_OscConfig+0x76>
 800af18:	4b76      	ldr	r3, [pc, #472]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	4a75      	ldr	r2, [pc, #468]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af22:	6013      	str	r3, [r2, #0]
 800af24:	e02e      	b.n	800af84 <HAL_RCC_OscConfig+0xd4>
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d10c      	bne.n	800af48 <HAL_RCC_OscConfig+0x98>
 800af2e:	4b71      	ldr	r3, [pc, #452]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a70      	ldr	r2, [pc, #448]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af38:	6013      	str	r3, [r2, #0]
 800af3a:	4b6e      	ldr	r3, [pc, #440]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	4a6d      	ldr	r2, [pc, #436]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af40:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	e01d      	b.n	800af84 <HAL_RCC_OscConfig+0xd4>
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	685b      	ldr	r3, [r3, #4]
 800af4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800af50:	d10c      	bne.n	800af6c <HAL_RCC_OscConfig+0xbc>
 800af52:	4b68      	ldr	r3, [pc, #416]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4a67      	ldr	r2, [pc, #412]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800af5c:	6013      	str	r3, [r2, #0]
 800af5e:	4b65      	ldr	r3, [pc, #404]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	4a64      	ldr	r2, [pc, #400]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af68:	6013      	str	r3, [r2, #0]
 800af6a:	e00b      	b.n	800af84 <HAL_RCC_OscConfig+0xd4>
 800af6c:	4b61      	ldr	r3, [pc, #388]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	4a60      	ldr	r2, [pc, #384]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af76:	6013      	str	r3, [r2, #0]
 800af78:	4b5e      	ldr	r3, [pc, #376]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	4a5d      	ldr	r2, [pc, #372]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800af7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800af82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	685b      	ldr	r3, [r3, #4]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d013      	beq.n	800afb4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af8c:	f7f9 ffb2 	bl	8004ef4 <HAL_GetTick>
 800af90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800af92:	e008      	b.n	800afa6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800af94:	f7f9 ffae 	bl	8004ef4 <HAL_GetTick>
 800af98:	4602      	mov	r2, r0
 800af9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af9c:	1ad3      	subs	r3, r2, r3
 800af9e:	2b64      	cmp	r3, #100	@ 0x64
 800afa0:	d901      	bls.n	800afa6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800afa2:	2303      	movs	r3, #3
 800afa4:	e32b      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800afa6:	4b53      	ldr	r3, [pc, #332]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d0f0      	beq.n	800af94 <HAL_RCC_OscConfig+0xe4>
 800afb2:	e014      	b.n	800afde <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afb4:	f7f9 ff9e 	bl	8004ef4 <HAL_GetTick>
 800afb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800afba:	e008      	b.n	800afce <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800afbc:	f7f9 ff9a 	bl	8004ef4 <HAL_GetTick>
 800afc0:	4602      	mov	r2, r0
 800afc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afc4:	1ad3      	subs	r3, r2, r3
 800afc6:	2b64      	cmp	r3, #100	@ 0x64
 800afc8:	d901      	bls.n	800afce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800afca:	2303      	movs	r3, #3
 800afcc:	e317      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800afce:	4b49      	ldr	r3, [pc, #292]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d1f0      	bne.n	800afbc <HAL_RCC_OscConfig+0x10c>
 800afda:	e000      	b.n	800afde <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800afdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f003 0302 	and.w	r3, r3, #2
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	f000 808c 	beq.w	800b104 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800afec:	4b41      	ldr	r3, [pc, #260]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800afee:	691b      	ldr	r3, [r3, #16]
 800aff0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aff4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800aff6:	4b3f      	ldr	r3, [pc, #252]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800aff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800affa:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800affc:	6a3b      	ldr	r3, [r7, #32]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d007      	beq.n	800b012 <HAL_RCC_OscConfig+0x162>
 800b002:	6a3b      	ldr	r3, [r7, #32]
 800b004:	2b18      	cmp	r3, #24
 800b006:	d137      	bne.n	800b078 <HAL_RCC_OscConfig+0x1c8>
 800b008:	69fb      	ldr	r3, [r7, #28]
 800b00a:	f003 0303 	and.w	r3, r3, #3
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d132      	bne.n	800b078 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b012:	4b38      	ldr	r3, [pc, #224]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f003 0304 	and.w	r3, r3, #4
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d005      	beq.n	800b02a <HAL_RCC_OscConfig+0x17a>
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	68db      	ldr	r3, [r3, #12]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d101      	bne.n	800b02a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b026:	2301      	movs	r3, #1
 800b028:	e2e9      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b02a:	4b32      	ldr	r3, [pc, #200]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f023 0219 	bic.w	r2, r3, #25
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	68db      	ldr	r3, [r3, #12]
 800b036:	492f      	ldr	r1, [pc, #188]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b038:	4313      	orrs	r3, r2
 800b03a:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b03c:	f7f9 ff5a 	bl	8004ef4 <HAL_GetTick>
 800b040:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b042:	e008      	b.n	800b056 <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b044:	f7f9 ff56 	bl	8004ef4 <HAL_GetTick>
 800b048:	4602      	mov	r2, r0
 800b04a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b04c:	1ad3      	subs	r3, r2, r3
 800b04e:	2b02      	cmp	r3, #2
 800b050:	d901      	bls.n	800b056 <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 800b052:	2303      	movs	r3, #3
 800b054:	e2d3      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b056:	4b27      	ldr	r3, [pc, #156]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f003 0304 	and.w	r3, r3, #4
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d0f0      	beq.n	800b044 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b062:	4b24      	ldr	r3, [pc, #144]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	691b      	ldr	r3, [r3, #16]
 800b06e:	061b      	lsls	r3, r3, #24
 800b070:	4920      	ldr	r1, [pc, #128]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b072:	4313      	orrs	r3, r2
 800b074:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b076:	e045      	b.n	800b104 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	68db      	ldr	r3, [r3, #12]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d026      	beq.n	800b0ce <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b080:	4b1c      	ldr	r3, [pc, #112]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f023 0219 	bic.w	r2, r3, #25
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	68db      	ldr	r3, [r3, #12]
 800b08c:	4919      	ldr	r1, [pc, #100]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b08e:	4313      	orrs	r3, r2
 800b090:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b092:	f7f9 ff2f 	bl	8004ef4 <HAL_GetTick>
 800b096:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b098:	e008      	b.n	800b0ac <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b09a:	f7f9 ff2b 	bl	8004ef4 <HAL_GetTick>
 800b09e:	4602      	mov	r2, r0
 800b0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a2:	1ad3      	subs	r3, r2, r3
 800b0a4:	2b02      	cmp	r3, #2
 800b0a6:	d901      	bls.n	800b0ac <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800b0a8:	2303      	movs	r3, #3
 800b0aa:	e2a8      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b0ac:	4b11      	ldr	r3, [pc, #68]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	f003 0304 	and.w	r3, r3, #4
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d0f0      	beq.n	800b09a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b0b8:	4b0e      	ldr	r3, [pc, #56]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b0ba:	685b      	ldr	r3, [r3, #4]
 800b0bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	691b      	ldr	r3, [r3, #16]
 800b0c4:	061b      	lsls	r3, r3, #24
 800b0c6:	490b      	ldr	r1, [pc, #44]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b0c8:	4313      	orrs	r3, r2
 800b0ca:	604b      	str	r3, [r1, #4]
 800b0cc:	e01a      	b.n	800b104 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b0ce:	4b09      	ldr	r3, [pc, #36]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	4a08      	ldr	r2, [pc, #32]	@ (800b0f4 <HAL_RCC_OscConfig+0x244>)
 800b0d4:	f023 0301 	bic.w	r3, r3, #1
 800b0d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0da:	f7f9 ff0b 	bl	8004ef4 <HAL_GetTick>
 800b0de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b0e0:	e00a      	b.n	800b0f8 <HAL_RCC_OscConfig+0x248>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b0e2:	f7f9 ff07 	bl	8004ef4 <HAL_GetTick>
 800b0e6:	4602      	mov	r2, r0
 800b0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ea:	1ad3      	subs	r3, r2, r3
 800b0ec:	2b02      	cmp	r3, #2
 800b0ee:	d903      	bls.n	800b0f8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800b0f0:	2303      	movs	r3, #3
 800b0f2:	e284      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
 800b0f4:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b0f8:	4b96      	ldr	r3, [pc, #600]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	f003 0304 	and.w	r3, r3, #4
 800b100:	2b00      	cmp	r3, #0
 800b102:	d1ee      	bne.n	800b0e2 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f003 0310 	and.w	r3, r3, #16
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d06a      	beq.n	800b1e6 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b110:	4b90      	ldr	r3, [pc, #576]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b112:	691b      	ldr	r3, [r3, #16]
 800b114:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b118:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b11a:	4b8e      	ldr	r3, [pc, #568]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b11c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b11e:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b120:	69bb      	ldr	r3, [r7, #24]
 800b122:	2b08      	cmp	r3, #8
 800b124:	d007      	beq.n	800b136 <HAL_RCC_OscConfig+0x286>
 800b126:	69bb      	ldr	r3, [r7, #24]
 800b128:	2b18      	cmp	r3, #24
 800b12a:	d11b      	bne.n	800b164 <HAL_RCC_OscConfig+0x2b4>
 800b12c:	697b      	ldr	r3, [r7, #20]
 800b12e:	f003 0303 	and.w	r3, r3, #3
 800b132:	2b01      	cmp	r3, #1
 800b134:	d116      	bne.n	800b164 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b136:	4b87      	ldr	r3, [pc, #540]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d005      	beq.n	800b14e <HAL_RCC_OscConfig+0x29e>
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	69db      	ldr	r3, [r3, #28]
 800b146:	2b80      	cmp	r3, #128	@ 0x80
 800b148:	d001      	beq.n	800b14e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800b14a:	2301      	movs	r3, #1
 800b14c:	e257      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b14e:	4b81      	ldr	r3, [pc, #516]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b150:	68db      	ldr	r3, [r3, #12]
 800b152:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6a1b      	ldr	r3, [r3, #32]
 800b15a:	061b      	lsls	r3, r3, #24
 800b15c:	497d      	ldr	r1, [pc, #500]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b15e:	4313      	orrs	r3, r2
 800b160:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b162:	e040      	b.n	800b1e6 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	69db      	ldr	r3, [r3, #28]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d023      	beq.n	800b1b4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800b16c:	4b79      	ldr	r3, [pc, #484]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	4a78      	ldr	r2, [pc, #480]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b172:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b178:	f7f9 febc 	bl	8004ef4 <HAL_GetTick>
 800b17c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b17e:	e008      	b.n	800b192 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800b180:	f7f9 feb8 	bl	8004ef4 <HAL_GetTick>
 800b184:	4602      	mov	r2, r0
 800b186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b188:	1ad3      	subs	r3, r2, r3
 800b18a:	2b02      	cmp	r3, #2
 800b18c:	d901      	bls.n	800b192 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800b18e:	2303      	movs	r3, #3
 800b190:	e235      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b192:	4b70      	ldr	r3, [pc, #448]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d0f0      	beq.n	800b180 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b19e:	4b6d      	ldr	r3, [pc, #436]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b1a0:	68db      	ldr	r3, [r3, #12]
 800b1a2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6a1b      	ldr	r3, [r3, #32]
 800b1aa:	061b      	lsls	r3, r3, #24
 800b1ac:	4969      	ldr	r1, [pc, #420]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b1ae:	4313      	orrs	r3, r2
 800b1b0:	60cb      	str	r3, [r1, #12]
 800b1b2:	e018      	b.n	800b1e6 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b1b4:	4b67      	ldr	r3, [pc, #412]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	4a66      	ldr	r2, [pc, #408]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b1ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b1be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1c0:	f7f9 fe98 	bl	8004ef4 <HAL_GetTick>
 800b1c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b1c6:	e008      	b.n	800b1da <HAL_RCC_OscConfig+0x32a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800b1c8:	f7f9 fe94 	bl	8004ef4 <HAL_GetTick>
 800b1cc:	4602      	mov	r2, r0
 800b1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d0:	1ad3      	subs	r3, r2, r3
 800b1d2:	2b02      	cmp	r3, #2
 800b1d4:	d901      	bls.n	800b1da <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800b1d6:	2303      	movs	r3, #3
 800b1d8:	e211      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b1da:	4b5e      	ldr	r3, [pc, #376]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d1f0      	bne.n	800b1c8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	f003 0308 	and.w	r3, r3, #8
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d036      	beq.n	800b260 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	695b      	ldr	r3, [r3, #20]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d019      	beq.n	800b22e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b1fa:	4b56      	ldr	r3, [pc, #344]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b1fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b1fe:	4a55      	ldr	r2, [pc, #340]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b200:	f043 0301 	orr.w	r3, r3, #1
 800b204:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b206:	f7f9 fe75 	bl	8004ef4 <HAL_GetTick>
 800b20a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b20c:	e008      	b.n	800b220 <HAL_RCC_OscConfig+0x370>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b20e:	f7f9 fe71 	bl	8004ef4 <HAL_GetTick>
 800b212:	4602      	mov	r2, r0
 800b214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b216:	1ad3      	subs	r3, r2, r3
 800b218:	2b02      	cmp	r3, #2
 800b21a:	d901      	bls.n	800b220 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800b21c:	2303      	movs	r3, #3
 800b21e:	e1ee      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b220:	4b4c      	ldr	r3, [pc, #304]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b222:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b224:	f003 0302 	and.w	r3, r3, #2
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d0f0      	beq.n	800b20e <HAL_RCC_OscConfig+0x35e>
 800b22c:	e018      	b.n	800b260 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b22e:	4b49      	ldr	r3, [pc, #292]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b230:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b232:	4a48      	ldr	r2, [pc, #288]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b234:	f023 0301 	bic.w	r3, r3, #1
 800b238:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b23a:	f7f9 fe5b 	bl	8004ef4 <HAL_GetTick>
 800b23e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b240:	e008      	b.n	800b254 <HAL_RCC_OscConfig+0x3a4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b242:	f7f9 fe57 	bl	8004ef4 <HAL_GetTick>
 800b246:	4602      	mov	r2, r0
 800b248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b24a:	1ad3      	subs	r3, r2, r3
 800b24c:	2b02      	cmp	r3, #2
 800b24e:	d901      	bls.n	800b254 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800b250:	2303      	movs	r3, #3
 800b252:	e1d4      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b254:	4b3f      	ldr	r3, [pc, #252]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b256:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b258:	f003 0302 	and.w	r3, r3, #2
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d1f0      	bne.n	800b242 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f003 0320 	and.w	r3, r3, #32
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d036      	beq.n	800b2da <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	699b      	ldr	r3, [r3, #24]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d019      	beq.n	800b2a8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b274:	4b37      	ldr	r3, [pc, #220]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	4a36      	ldr	r2, [pc, #216]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b27a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b27e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b280:	f7f9 fe38 	bl	8004ef4 <HAL_GetTick>
 800b284:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b286:	e008      	b.n	800b29a <HAL_RCC_OscConfig+0x3ea>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800b288:	f7f9 fe34 	bl	8004ef4 <HAL_GetTick>
 800b28c:	4602      	mov	r2, r0
 800b28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b290:	1ad3      	subs	r3, r2, r3
 800b292:	2b02      	cmp	r3, #2
 800b294:	d901      	bls.n	800b29a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800b296:	2303      	movs	r3, #3
 800b298:	e1b1      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b29a:	4b2e      	ldr	r3, [pc, #184]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d0f0      	beq.n	800b288 <HAL_RCC_OscConfig+0x3d8>
 800b2a6:	e018      	b.n	800b2da <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b2a8:	4b2a      	ldr	r3, [pc, #168]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	4a29      	ldr	r2, [pc, #164]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b2ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b2b2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b2b4:	f7f9 fe1e 	bl	8004ef4 <HAL_GetTick>
 800b2b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b2ba:	e008      	b.n	800b2ce <HAL_RCC_OscConfig+0x41e>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800b2bc:	f7f9 fe1a 	bl	8004ef4 <HAL_GetTick>
 800b2c0:	4602      	mov	r2, r0
 800b2c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2c4:	1ad3      	subs	r3, r2, r3
 800b2c6:	2b02      	cmp	r3, #2
 800b2c8:	d901      	bls.n	800b2ce <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800b2ca:	2303      	movs	r3, #3
 800b2cc:	e197      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b2ce:	4b21      	ldr	r3, [pc, #132]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d1f0      	bne.n	800b2bc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	f003 0304 	and.w	r3, r3, #4
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	f000 8086 	beq.w	800b3f4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b2e8:	4b1b      	ldr	r3, [pc, #108]	@ (800b358 <HAL_RCC_OscConfig+0x4a8>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	4a1a      	ldr	r2, [pc, #104]	@ (800b358 <HAL_RCC_OscConfig+0x4a8>)
 800b2ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b2f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b2f4:	f7f9 fdfe 	bl	8004ef4 <HAL_GetTick>
 800b2f8:	6278      	str	r0, [r7, #36]	@ 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b2fa:	e008      	b.n	800b30e <HAL_RCC_OscConfig+0x45e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b2fc:	f7f9 fdfa 	bl	8004ef4 <HAL_GetTick>
 800b300:	4602      	mov	r2, r0
 800b302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b304:	1ad3      	subs	r3, r2, r3
 800b306:	2b64      	cmp	r3, #100	@ 0x64
 800b308:	d901      	bls.n	800b30e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800b30a:	2303      	movs	r3, #3
 800b30c:	e177      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b30e:	4b12      	ldr	r3, [pc, #72]	@ (800b358 <HAL_RCC_OscConfig+0x4a8>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b316:	2b00      	cmp	r3, #0
 800b318:	d0f0      	beq.n	800b2fc <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	689b      	ldr	r3, [r3, #8]
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d106      	bne.n	800b330 <HAL_RCC_OscConfig+0x480>
 800b322:	4b0c      	ldr	r3, [pc, #48]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b326:	4a0b      	ldr	r2, [pc, #44]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b328:	f043 0301 	orr.w	r3, r3, #1
 800b32c:	6713      	str	r3, [r2, #112]	@ 0x70
 800b32e:	e032      	b.n	800b396 <HAL_RCC_OscConfig+0x4e6>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	689b      	ldr	r3, [r3, #8]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d111      	bne.n	800b35c <HAL_RCC_OscConfig+0x4ac>
 800b338:	4b06      	ldr	r3, [pc, #24]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b33a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b33c:	4a05      	ldr	r2, [pc, #20]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b33e:	f023 0301 	bic.w	r3, r3, #1
 800b342:	6713      	str	r3, [r2, #112]	@ 0x70
 800b344:	4b03      	ldr	r3, [pc, #12]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b348:	4a02      	ldr	r2, [pc, #8]	@ (800b354 <HAL_RCC_OscConfig+0x4a4>)
 800b34a:	f023 0304 	bic.w	r3, r3, #4
 800b34e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b350:	e021      	b.n	800b396 <HAL_RCC_OscConfig+0x4e6>
 800b352:	bf00      	nop
 800b354:	58024400 	.word	0x58024400
 800b358:	58024800 	.word	0x58024800
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	2b05      	cmp	r3, #5
 800b362:	d10c      	bne.n	800b37e <HAL_RCC_OscConfig+0x4ce>
 800b364:	4b83      	ldr	r3, [pc, #524]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b368:	4a82      	ldr	r2, [pc, #520]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b36a:	f043 0304 	orr.w	r3, r3, #4
 800b36e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b370:	4b80      	ldr	r3, [pc, #512]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b372:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b374:	4a7f      	ldr	r2, [pc, #508]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b376:	f043 0301 	orr.w	r3, r3, #1
 800b37a:	6713      	str	r3, [r2, #112]	@ 0x70
 800b37c:	e00b      	b.n	800b396 <HAL_RCC_OscConfig+0x4e6>
 800b37e:	4b7d      	ldr	r3, [pc, #500]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b382:	4a7c      	ldr	r2, [pc, #496]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b384:	f023 0301 	bic.w	r3, r3, #1
 800b388:	6713      	str	r3, [r2, #112]	@ 0x70
 800b38a:	4b7a      	ldr	r3, [pc, #488]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b38c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b38e:	4a79      	ldr	r2, [pc, #484]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b390:	f023 0304 	bic.w	r3, r3, #4
 800b394:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	689b      	ldr	r3, [r3, #8]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d015      	beq.n	800b3ca <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b39e:	f7f9 fda9 	bl	8004ef4 <HAL_GetTick>
 800b3a2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b3a4:	e00a      	b.n	800b3bc <HAL_RCC_OscConfig+0x50c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b3a6:	f7f9 fda5 	bl	8004ef4 <HAL_GetTick>
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3ae:	1ad3      	subs	r3, r2, r3
 800b3b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d901      	bls.n	800b3bc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800b3b8:	2303      	movs	r3, #3
 800b3ba:	e120      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b3bc:	4b6d      	ldr	r3, [pc, #436]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b3be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3c0:	f003 0302 	and.w	r3, r3, #2
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d0ee      	beq.n	800b3a6 <HAL_RCC_OscConfig+0x4f6>
 800b3c8:	e014      	b.n	800b3f4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3ca:	f7f9 fd93 	bl	8004ef4 <HAL_GetTick>
 800b3ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b3d0:	e00a      	b.n	800b3e8 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b3d2:	f7f9 fd8f 	bl	8004ef4 <HAL_GetTick>
 800b3d6:	4602      	mov	r2, r0
 800b3d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3da:	1ad3      	subs	r3, r2, r3
 800b3dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	d901      	bls.n	800b3e8 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800b3e4:	2303      	movs	r3, #3
 800b3e6:	e10a      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b3e8:	4b62      	ldr	r3, [pc, #392]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b3ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3ec:	f003 0302 	and.w	r3, r3, #2
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d1ee      	bne.n	800b3d2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	f000 80ff 	beq.w	800b5fc <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b3fe:	4b5d      	ldr	r3, [pc, #372]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b400:	691b      	ldr	r3, [r3, #16]
 800b402:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b406:	2b18      	cmp	r3, #24
 800b408:	f000 80ba 	beq.w	800b580 <HAL_RCC_OscConfig+0x6d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b410:	2b02      	cmp	r3, #2
 800b412:	f040 8095 	bne.w	800b540 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b416:	4b57      	ldr	r3, [pc, #348]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	4a56      	ldr	r2, [pc, #344]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b41c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b420:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b422:	f7f9 fd67 	bl	8004ef4 <HAL_GetTick>
 800b426:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b428:	e008      	b.n	800b43c <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b42a:	f7f9 fd63 	bl	8004ef4 <HAL_GetTick>
 800b42e:	4602      	mov	r2, r0
 800b430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b432:	1ad3      	subs	r3, r2, r3
 800b434:	2b02      	cmp	r3, #2
 800b436:	d901      	bls.n	800b43c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800b438:	2303      	movs	r3, #3
 800b43a:	e0e0      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b43c:	4b4d      	ldr	r3, [pc, #308]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b444:	2b00      	cmp	r3, #0
 800b446:	d1f0      	bne.n	800b42a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b448:	4b4a      	ldr	r3, [pc, #296]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b44a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b44c:	4b4a      	ldr	r3, [pc, #296]	@ (800b578 <HAL_RCC_OscConfig+0x6c8>)
 800b44e:	4013      	ands	r3, r2
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800b454:	687a      	ldr	r2, [r7, #4]
 800b456:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b458:	0112      	lsls	r2, r2, #4
 800b45a:	430a      	orrs	r2, r1
 800b45c:	4945      	ldr	r1, [pc, #276]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b45e:	4313      	orrs	r3, r2
 800b460:	628b      	str	r3, [r1, #40]	@ 0x28
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b466:	3b01      	subs	r3, #1
 800b468:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b470:	3b01      	subs	r3, #1
 800b472:	025b      	lsls	r3, r3, #9
 800b474:	b29b      	uxth	r3, r3
 800b476:	431a      	orrs	r2, r3
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b47c:	3b01      	subs	r3, #1
 800b47e:	041b      	lsls	r3, r3, #16
 800b480:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b484:	431a      	orrs	r2, r3
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b48a:	3b01      	subs	r3, #1
 800b48c:	061b      	lsls	r3, r3, #24
 800b48e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b492:	4938      	ldr	r1, [pc, #224]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b494:	4313      	orrs	r3, r2
 800b496:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800b498:	4b36      	ldr	r3, [pc, #216]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b49a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b49c:	4a35      	ldr	r2, [pc, #212]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b49e:	f023 0301 	bic.w	r3, r3, #1
 800b4a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b4a4:	4b33      	ldr	r3, [pc, #204]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b4a8:	4b34      	ldr	r3, [pc, #208]	@ (800b57c <HAL_RCC_OscConfig+0x6cc>)
 800b4aa:	4013      	ands	r3, r2
 800b4ac:	687a      	ldr	r2, [r7, #4]
 800b4ae:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b4b0:	00d2      	lsls	r2, r2, #3
 800b4b2:	4930      	ldr	r1, [pc, #192]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800b4b8:	4b2e      	ldr	r3, [pc, #184]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4bc:	f023 020c 	bic.w	r2, r3, #12
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4c4:	492b      	ldr	r1, [pc, #172]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4c6:	4313      	orrs	r3, r2
 800b4c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800b4ca:	4b2a      	ldr	r3, [pc, #168]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4ce:	f023 0202 	bic.w	r2, r3, #2
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4d6:	4927      	ldr	r1, [pc, #156]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4d8:	4313      	orrs	r3, r2
 800b4da:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b4dc:	4b25      	ldr	r3, [pc, #148]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4e0:	4a24      	ldr	r2, [pc, #144]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b4e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b4e8:	4b22      	ldr	r3, [pc, #136]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4ec:	4a21      	ldr	r2, [pc, #132]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b4f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800b4f4:	4b1f      	ldr	r3, [pc, #124]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4f8:	4a1e      	ldr	r2, [pc, #120]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b4fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b4fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800b500:	4b1c      	ldr	r3, [pc, #112]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b504:	4a1b      	ldr	r2, [pc, #108]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b506:	f043 0301 	orr.w	r3, r3, #1
 800b50a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b50c:	4b19      	ldr	r3, [pc, #100]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4a18      	ldr	r2, [pc, #96]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b512:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b516:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b518:	f7f9 fcec 	bl	8004ef4 <HAL_GetTick>
 800b51c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b51e:	e008      	b.n	800b532 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b520:	f7f9 fce8 	bl	8004ef4 <HAL_GetTick>
 800b524:	4602      	mov	r2, r0
 800b526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b528:	1ad3      	subs	r3, r2, r3
 800b52a:	2b02      	cmp	r3, #2
 800b52c:	d901      	bls.n	800b532 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800b52e:	2303      	movs	r3, #3
 800b530:	e065      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b532:	4b10      	ldr	r3, [pc, #64]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d0f0      	beq.n	800b520 <HAL_RCC_OscConfig+0x670>
 800b53e:	e05d      	b.n	800b5fc <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b540:	4b0c      	ldr	r3, [pc, #48]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4a0b      	ldr	r2, [pc, #44]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b546:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b54a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b54c:	f7f9 fcd2 	bl	8004ef4 <HAL_GetTick>
 800b550:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b552:	e008      	b.n	800b566 <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b554:	f7f9 fcce 	bl	8004ef4 <HAL_GetTick>
 800b558:	4602      	mov	r2, r0
 800b55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b55c:	1ad3      	subs	r3, r2, r3
 800b55e:	2b02      	cmp	r3, #2
 800b560:	d901      	bls.n	800b566 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800b562:	2303      	movs	r3, #3
 800b564:	e04b      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b566:	4b03      	ldr	r3, [pc, #12]	@ (800b574 <HAL_RCC_OscConfig+0x6c4>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d1f0      	bne.n	800b554 <HAL_RCC_OscConfig+0x6a4>
 800b572:	e043      	b.n	800b5fc <HAL_RCC_OscConfig+0x74c>
 800b574:	58024400 	.word	0x58024400
 800b578:	fffffc0c 	.word	0xfffffc0c
 800b57c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800b580:	4b21      	ldr	r3, [pc, #132]	@ (800b608 <HAL_RCC_OscConfig+0x758>)
 800b582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b584:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800b586:	4b20      	ldr	r3, [pc, #128]	@ (800b608 <HAL_RCC_OscConfig+0x758>)
 800b588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b58a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b590:	2b01      	cmp	r3, #1
 800b592:	d031      	beq.n	800b5f8 <HAL_RCC_OscConfig+0x748>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b594:	693b      	ldr	r3, [r7, #16]
 800b596:	f003 0203 	and.w	r2, r3, #3
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b59e:	429a      	cmp	r2, r3
 800b5a0:	d12a      	bne.n	800b5f8 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b5a2:	693b      	ldr	r3, [r7, #16]
 800b5a4:	091b      	lsrs	r3, r3, #4
 800b5a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b5ae:	429a      	cmp	r2, r3
 800b5b0:	d122      	bne.n	800b5f8 <HAL_RCC_OscConfig+0x748>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5bc:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b5be:	429a      	cmp	r2, r3
 800b5c0:	d11a      	bne.n	800b5f8 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	0a5b      	lsrs	r3, r3, #9
 800b5c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5ce:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d111      	bne.n	800b5f8 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	0c1b      	lsrs	r3, r3, #16
 800b5d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5e0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b5e2:	429a      	cmp	r2, r3
 800b5e4:	d108      	bne.n	800b5f8 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	0e1b      	lsrs	r3, r3, #24
 800b5ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5f2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b5f4:	429a      	cmp	r2, r3
 800b5f6:	d001      	beq.n	800b5fc <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	e000      	b.n	800b5fe <HAL_RCC_OscConfig+0x74e>
      }
    }
  }
  return HAL_OK;
 800b5fc:	2300      	movs	r3, #0
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3730      	adds	r7, #48	@ 0x30
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}
 800b606:	bf00      	nop
 800b608:	58024400 	.word	0x58024400

0800b60c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b086      	sub	sp, #24
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
 800b614:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d101      	bne.n	800b620 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b61c:	2301      	movs	r3, #1
 800b61e:	e19c      	b.n	800b95a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b620:	4b8a      	ldr	r3, [pc, #552]	@ (800b84c <HAL_RCC_ClockConfig+0x240>)
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	f003 030f 	and.w	r3, r3, #15
 800b628:	683a      	ldr	r2, [r7, #0]
 800b62a:	429a      	cmp	r2, r3
 800b62c:	d910      	bls.n	800b650 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b62e:	4b87      	ldr	r3, [pc, #540]	@ (800b84c <HAL_RCC_ClockConfig+0x240>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f023 020f 	bic.w	r2, r3, #15
 800b636:	4985      	ldr	r1, [pc, #532]	@ (800b84c <HAL_RCC_ClockConfig+0x240>)
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	4313      	orrs	r3, r2
 800b63c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b63e:	4b83      	ldr	r3, [pc, #524]	@ (800b84c <HAL_RCC_ClockConfig+0x240>)
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f003 030f 	and.w	r3, r3, #15
 800b646:	683a      	ldr	r2, [r7, #0]
 800b648:	429a      	cmp	r2, r3
 800b64a:	d001      	beq.n	800b650 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	e184      	b.n	800b95a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f003 0304 	and.w	r3, r3, #4
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d010      	beq.n	800b67e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	691a      	ldr	r2, [r3, #16]
 800b660:	4b7b      	ldr	r3, [pc, #492]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b662:	699b      	ldr	r3, [r3, #24]
 800b664:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b668:	429a      	cmp	r2, r3
 800b66a:	d908      	bls.n	800b67e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b66c:	4b78      	ldr	r3, [pc, #480]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b66e:	699b      	ldr	r3, [r3, #24]
 800b670:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	691b      	ldr	r3, [r3, #16]
 800b678:	4975      	ldr	r1, [pc, #468]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b67a:	4313      	orrs	r3, r2
 800b67c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f003 0308 	and.w	r3, r3, #8
 800b686:	2b00      	cmp	r3, #0
 800b688:	d010      	beq.n	800b6ac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	695a      	ldr	r2, [r3, #20]
 800b68e:	4b70      	ldr	r3, [pc, #448]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b690:	69db      	ldr	r3, [r3, #28]
 800b692:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b696:	429a      	cmp	r2, r3
 800b698:	d908      	bls.n	800b6ac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b69a:	4b6d      	ldr	r3, [pc, #436]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b69c:	69db      	ldr	r3, [r3, #28]
 800b69e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	695b      	ldr	r3, [r3, #20]
 800b6a6:	496a      	ldr	r1, [pc, #424]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	f003 0310 	and.w	r3, r3, #16
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d010      	beq.n	800b6da <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	699a      	ldr	r2, [r3, #24]
 800b6bc:	4b64      	ldr	r3, [pc, #400]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b6be:	69db      	ldr	r3, [r3, #28]
 800b6c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b6c4:	429a      	cmp	r2, r3
 800b6c6:	d908      	bls.n	800b6da <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b6c8:	4b61      	ldr	r3, [pc, #388]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b6ca:	69db      	ldr	r3, [r3, #28]
 800b6cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	699b      	ldr	r3, [r3, #24]
 800b6d4:	495e      	ldr	r1, [pc, #376]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b6d6:	4313      	orrs	r3, r2
 800b6d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f003 0320 	and.w	r3, r3, #32
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d010      	beq.n	800b708 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	69da      	ldr	r2, [r3, #28]
 800b6ea:	4b59      	ldr	r3, [pc, #356]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b6ec:	6a1b      	ldr	r3, [r3, #32]
 800b6ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d908      	bls.n	800b708 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800b6f6:	4b56      	ldr	r3, [pc, #344]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b6f8:	6a1b      	ldr	r3, [r3, #32]
 800b6fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	69db      	ldr	r3, [r3, #28]
 800b702:	4953      	ldr	r1, [pc, #332]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b704:	4313      	orrs	r3, r2
 800b706:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f003 0302 	and.w	r3, r3, #2
 800b710:	2b00      	cmp	r3, #0
 800b712:	d010      	beq.n	800b736 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	68da      	ldr	r2, [r3, #12]
 800b718:	4b4d      	ldr	r3, [pc, #308]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b71a:	699b      	ldr	r3, [r3, #24]
 800b71c:	f003 030f 	and.w	r3, r3, #15
 800b720:	429a      	cmp	r2, r3
 800b722:	d908      	bls.n	800b736 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b724:	4b4a      	ldr	r3, [pc, #296]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b726:	699b      	ldr	r3, [r3, #24]
 800b728:	f023 020f 	bic.w	r2, r3, #15
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	68db      	ldr	r3, [r3, #12]
 800b730:	4947      	ldr	r1, [pc, #284]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b732:	4313      	orrs	r3, r2
 800b734:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f003 0301 	and.w	r3, r3, #1
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d055      	beq.n	800b7ee <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b742:	4b43      	ldr	r3, [pc, #268]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b744:	699b      	ldr	r3, [r3, #24]
 800b746:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	689b      	ldr	r3, [r3, #8]
 800b74e:	4940      	ldr	r1, [pc, #256]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b750:	4313      	orrs	r3, r2
 800b752:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	685b      	ldr	r3, [r3, #4]
 800b758:	2b02      	cmp	r3, #2
 800b75a:	d107      	bne.n	800b76c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b75c:	4b3c      	ldr	r3, [pc, #240]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b764:	2b00      	cmp	r3, #0
 800b766:	d121      	bne.n	800b7ac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b768:	2301      	movs	r3, #1
 800b76a:	e0f6      	b.n	800b95a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	685b      	ldr	r3, [r3, #4]
 800b770:	2b03      	cmp	r3, #3
 800b772:	d107      	bne.n	800b784 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b774:	4b36      	ldr	r3, [pc, #216]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d115      	bne.n	800b7ac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b780:	2301      	movs	r3, #1
 800b782:	e0ea      	b.n	800b95a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	2b01      	cmp	r3, #1
 800b78a:	d107      	bne.n	800b79c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b78c:	4b30      	ldr	r3, [pc, #192]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b794:	2b00      	cmp	r3, #0
 800b796:	d109      	bne.n	800b7ac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b798:	2301      	movs	r3, #1
 800b79a:	e0de      	b.n	800b95a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b79c:	4b2c      	ldr	r3, [pc, #176]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	f003 0304 	and.w	r3, r3, #4
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d101      	bne.n	800b7ac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	e0d6      	b.n	800b95a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b7ac:	4b28      	ldr	r3, [pc, #160]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b7ae:	691b      	ldr	r3, [r3, #16]
 800b7b0:	f023 0207 	bic.w	r2, r3, #7
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	685b      	ldr	r3, [r3, #4]
 800b7b8:	4925      	ldr	r1, [pc, #148]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b7ba:	4313      	orrs	r3, r2
 800b7bc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7be:	f7f9 fb99 	bl	8004ef4 <HAL_GetTick>
 800b7c2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b7c4:	e00a      	b.n	800b7dc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b7c6:	f7f9 fb95 	bl	8004ef4 <HAL_GetTick>
 800b7ca:	4602      	mov	r2, r0
 800b7cc:	697b      	ldr	r3, [r7, #20]
 800b7ce:	1ad3      	subs	r3, r2, r3
 800b7d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b7d4:	4293      	cmp	r3, r2
 800b7d6:	d901      	bls.n	800b7dc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800b7d8:	2303      	movs	r3, #3
 800b7da:	e0be      	b.n	800b95a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b7dc:	4b1c      	ldr	r3, [pc, #112]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b7de:	691b      	ldr	r3, [r3, #16]
 800b7e0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	685b      	ldr	r3, [r3, #4]
 800b7e8:	00db      	lsls	r3, r3, #3
 800b7ea:	429a      	cmp	r2, r3
 800b7ec:	d1eb      	bne.n	800b7c6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	f003 0302 	and.w	r3, r3, #2
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d010      	beq.n	800b81c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	68da      	ldr	r2, [r3, #12]
 800b7fe:	4b14      	ldr	r3, [pc, #80]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b800:	699b      	ldr	r3, [r3, #24]
 800b802:	f003 030f 	and.w	r3, r3, #15
 800b806:	429a      	cmp	r2, r3
 800b808:	d208      	bcs.n	800b81c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b80a:	4b11      	ldr	r3, [pc, #68]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b80c:	699b      	ldr	r3, [r3, #24]
 800b80e:	f023 020f 	bic.w	r2, r3, #15
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	68db      	ldr	r3, [r3, #12]
 800b816:	490e      	ldr	r1, [pc, #56]	@ (800b850 <HAL_RCC_ClockConfig+0x244>)
 800b818:	4313      	orrs	r3, r2
 800b81a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b81c:	4b0b      	ldr	r3, [pc, #44]	@ (800b84c <HAL_RCC_ClockConfig+0x240>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f003 030f 	and.w	r3, r3, #15
 800b824:	683a      	ldr	r2, [r7, #0]
 800b826:	429a      	cmp	r2, r3
 800b828:	d214      	bcs.n	800b854 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b82a:	4b08      	ldr	r3, [pc, #32]	@ (800b84c <HAL_RCC_ClockConfig+0x240>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	f023 020f 	bic.w	r2, r3, #15
 800b832:	4906      	ldr	r1, [pc, #24]	@ (800b84c <HAL_RCC_ClockConfig+0x240>)
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	4313      	orrs	r3, r2
 800b838:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b83a:	4b04      	ldr	r3, [pc, #16]	@ (800b84c <HAL_RCC_ClockConfig+0x240>)
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	f003 030f 	and.w	r3, r3, #15
 800b842:	683a      	ldr	r2, [r7, #0]
 800b844:	429a      	cmp	r2, r3
 800b846:	d005      	beq.n	800b854 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b848:	2301      	movs	r3, #1
 800b84a:	e086      	b.n	800b95a <HAL_RCC_ClockConfig+0x34e>
 800b84c:	52002000 	.word	0x52002000
 800b850:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	f003 0304 	and.w	r3, r3, #4
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d010      	beq.n	800b882 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	691a      	ldr	r2, [r3, #16]
 800b864:	4b3f      	ldr	r3, [pc, #252]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b866:	699b      	ldr	r3, [r3, #24]
 800b868:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b86c:	429a      	cmp	r2, r3
 800b86e:	d208      	bcs.n	800b882 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b870:	4b3c      	ldr	r3, [pc, #240]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b872:	699b      	ldr	r3, [r3, #24]
 800b874:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	691b      	ldr	r3, [r3, #16]
 800b87c:	4939      	ldr	r1, [pc, #228]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b87e:	4313      	orrs	r3, r2
 800b880:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f003 0308 	and.w	r3, r3, #8
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d010      	beq.n	800b8b0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	695a      	ldr	r2, [r3, #20]
 800b892:	4b34      	ldr	r3, [pc, #208]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b894:	69db      	ldr	r3, [r3, #28]
 800b896:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d208      	bcs.n	800b8b0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b89e:	4b31      	ldr	r3, [pc, #196]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b8a0:	69db      	ldr	r3, [r3, #28]
 800b8a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	695b      	ldr	r3, [r3, #20]
 800b8aa:	492e      	ldr	r1, [pc, #184]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b8ac:	4313      	orrs	r3, r2
 800b8ae:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f003 0310 	and.w	r3, r3, #16
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d010      	beq.n	800b8de <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	699a      	ldr	r2, [r3, #24]
 800b8c0:	4b28      	ldr	r3, [pc, #160]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b8c2:	69db      	ldr	r3, [r3, #28]
 800b8c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d208      	bcs.n	800b8de <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b8cc:	4b25      	ldr	r3, [pc, #148]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b8ce:	69db      	ldr	r3, [r3, #28]
 800b8d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	699b      	ldr	r3, [r3, #24]
 800b8d8:	4922      	ldr	r1, [pc, #136]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b8da:	4313      	orrs	r3, r2
 800b8dc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f003 0320 	and.w	r3, r3, #32
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d010      	beq.n	800b90c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	69da      	ldr	r2, [r3, #28]
 800b8ee:	4b1d      	ldr	r3, [pc, #116]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b8f0:	6a1b      	ldr	r3, [r3, #32]
 800b8f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b8f6:	429a      	cmp	r2, r3
 800b8f8:	d208      	bcs.n	800b90c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800b8fa:	4b1a      	ldr	r3, [pc, #104]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b8fc:	6a1b      	ldr	r3, [r3, #32]
 800b8fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	69db      	ldr	r3, [r3, #28]
 800b906:	4917      	ldr	r1, [pc, #92]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b908:	4313      	orrs	r3, r2
 800b90a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b90c:	f000 f834 	bl	800b978 <HAL_RCC_GetSysClockFreq>
 800b910:	4602      	mov	r2, r0
 800b912:	4b14      	ldr	r3, [pc, #80]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b914:	699b      	ldr	r3, [r3, #24]
 800b916:	0a1b      	lsrs	r3, r3, #8
 800b918:	f003 030f 	and.w	r3, r3, #15
 800b91c:	4912      	ldr	r1, [pc, #72]	@ (800b968 <HAL_RCC_ClockConfig+0x35c>)
 800b91e:	5ccb      	ldrb	r3, [r1, r3]
 800b920:	f003 031f 	and.w	r3, r3, #31
 800b924:	fa22 f303 	lsr.w	r3, r2, r3
 800b928:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b92a:	4b0e      	ldr	r3, [pc, #56]	@ (800b964 <HAL_RCC_ClockConfig+0x358>)
 800b92c:	699b      	ldr	r3, [r3, #24]
 800b92e:	f003 030f 	and.w	r3, r3, #15
 800b932:	4a0d      	ldr	r2, [pc, #52]	@ (800b968 <HAL_RCC_ClockConfig+0x35c>)
 800b934:	5cd3      	ldrb	r3, [r2, r3]
 800b936:	f003 031f 	and.w	r3, r3, #31
 800b93a:	693a      	ldr	r2, [r7, #16]
 800b93c:	fa22 f303 	lsr.w	r3, r2, r3
 800b940:	4a0a      	ldr	r2, [pc, #40]	@ (800b96c <HAL_RCC_ClockConfig+0x360>)
 800b942:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b944:	4a0a      	ldr	r2, [pc, #40]	@ (800b970 <HAL_RCC_ClockConfig+0x364>)
 800b946:	693b      	ldr	r3, [r7, #16]
 800b948:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800b94a:	4b0a      	ldr	r3, [pc, #40]	@ (800b974 <HAL_RCC_ClockConfig+0x368>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	4618      	mov	r0, r3
 800b950:	f7f9 fa86 	bl	8004e60 <HAL_InitTick>
 800b954:	4603      	mov	r3, r0
 800b956:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b958:	7bfb      	ldrb	r3, [r7, #15]
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	3718      	adds	r7, #24
 800b95e:	46bd      	mov	sp, r7
 800b960:	bd80      	pop	{r7, pc}
 800b962:	bf00      	nop
 800b964:	58024400 	.word	0x58024400
 800b968:	0801696c 	.word	0x0801696c
 800b96c:	2400014c 	.word	0x2400014c
 800b970:	24000148 	.word	0x24000148
 800b974:	24000150 	.word	0x24000150

0800b978 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b978:	b480      	push	{r7}
 800b97a:	b089      	sub	sp, #36	@ 0x24
 800b97c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b97e:	4bb3      	ldr	r3, [pc, #716]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b980:	691b      	ldr	r3, [r3, #16]
 800b982:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b986:	2b18      	cmp	r3, #24
 800b988:	f200 8155 	bhi.w	800bc36 <HAL_RCC_GetSysClockFreq+0x2be>
 800b98c:	a201      	add	r2, pc, #4	@ (adr r2, 800b994 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b98e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b992:	bf00      	nop
 800b994:	0800b9f9 	.word	0x0800b9f9
 800b998:	0800bc37 	.word	0x0800bc37
 800b99c:	0800bc37 	.word	0x0800bc37
 800b9a0:	0800bc37 	.word	0x0800bc37
 800b9a4:	0800bc37 	.word	0x0800bc37
 800b9a8:	0800bc37 	.word	0x0800bc37
 800b9ac:	0800bc37 	.word	0x0800bc37
 800b9b0:	0800bc37 	.word	0x0800bc37
 800b9b4:	0800ba1f 	.word	0x0800ba1f
 800b9b8:	0800bc37 	.word	0x0800bc37
 800b9bc:	0800bc37 	.word	0x0800bc37
 800b9c0:	0800bc37 	.word	0x0800bc37
 800b9c4:	0800bc37 	.word	0x0800bc37
 800b9c8:	0800bc37 	.word	0x0800bc37
 800b9cc:	0800bc37 	.word	0x0800bc37
 800b9d0:	0800bc37 	.word	0x0800bc37
 800b9d4:	0800ba25 	.word	0x0800ba25
 800b9d8:	0800bc37 	.word	0x0800bc37
 800b9dc:	0800bc37 	.word	0x0800bc37
 800b9e0:	0800bc37 	.word	0x0800bc37
 800b9e4:	0800bc37 	.word	0x0800bc37
 800b9e8:	0800bc37 	.word	0x0800bc37
 800b9ec:	0800bc37 	.word	0x0800bc37
 800b9f0:	0800bc37 	.word	0x0800bc37
 800b9f4:	0800ba2b 	.word	0x0800ba2b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b9f8:	4b94      	ldr	r3, [pc, #592]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	f003 0320 	and.w	r3, r3, #32
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d009      	beq.n	800ba18 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ba04:	4b91      	ldr	r3, [pc, #580]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	08db      	lsrs	r3, r3, #3
 800ba0a:	f003 0303 	and.w	r3, r3, #3
 800ba0e:	4a90      	ldr	r2, [pc, #576]	@ (800bc50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ba10:	fa22 f303 	lsr.w	r3, r2, r3
 800ba14:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800ba16:	e111      	b.n	800bc3c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800ba18:	4b8d      	ldr	r3, [pc, #564]	@ (800bc50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ba1a:	61bb      	str	r3, [r7, #24]
    break;
 800ba1c:	e10e      	b.n	800bc3c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800ba1e:	4b8d      	ldr	r3, [pc, #564]	@ (800bc54 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ba20:	61bb      	str	r3, [r7, #24]
    break;
 800ba22:	e10b      	b.n	800bc3c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800ba24:	4b8c      	ldr	r3, [pc, #560]	@ (800bc58 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800ba26:	61bb      	str	r3, [r7, #24]
    break;
 800ba28:	e108      	b.n	800bc3c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ba2a:	4b88      	ldr	r3, [pc, #544]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ba2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba2e:	f003 0303 	and.w	r3, r3, #3
 800ba32:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800ba34:	4b85      	ldr	r3, [pc, #532]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ba36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba38:	091b      	lsrs	r3, r3, #4
 800ba3a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ba3e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800ba40:	4b82      	ldr	r3, [pc, #520]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ba42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba44:	f003 0301 	and.w	r3, r3, #1
 800ba48:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800ba4a:	4b80      	ldr	r3, [pc, #512]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ba4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba4e:	08db      	lsrs	r3, r3, #3
 800ba50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ba54:	68fa      	ldr	r2, [r7, #12]
 800ba56:	fb02 f303 	mul.w	r3, r2, r3
 800ba5a:	ee07 3a90 	vmov	s15, r3
 800ba5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba62:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800ba66:	693b      	ldr	r3, [r7, #16]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	f000 80e1 	beq.w	800bc30 <HAL_RCC_GetSysClockFreq+0x2b8>
    {
      switch (pllsource)
 800ba6e:	697b      	ldr	r3, [r7, #20]
 800ba70:	2b02      	cmp	r3, #2
 800ba72:	f000 8083 	beq.w	800bb7c <HAL_RCC_GetSysClockFreq+0x204>
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	2b02      	cmp	r3, #2
 800ba7a:	f200 80a1 	bhi.w	800bbc0 <HAL_RCC_GetSysClockFreq+0x248>
 800ba7e:	697b      	ldr	r3, [r7, #20]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d003      	beq.n	800ba8c <HAL_RCC_GetSysClockFreq+0x114>
 800ba84:	697b      	ldr	r3, [r7, #20]
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	d056      	beq.n	800bb38 <HAL_RCC_GetSysClockFreq+0x1c0>
 800ba8a:	e099      	b.n	800bbc0 <HAL_RCC_GetSysClockFreq+0x248>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ba8c:	4b6f      	ldr	r3, [pc, #444]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	f003 0320 	and.w	r3, r3, #32
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d02d      	beq.n	800baf4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ba98:	4b6c      	ldr	r3, [pc, #432]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	08db      	lsrs	r3, r3, #3
 800ba9e:	f003 0303 	and.w	r3, r3, #3
 800baa2:	4a6b      	ldr	r2, [pc, #428]	@ (800bc50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800baa4:	fa22 f303 	lsr.w	r3, r2, r3
 800baa8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	ee07 3a90 	vmov	s15, r3
 800bab0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bab4:	693b      	ldr	r3, [r7, #16]
 800bab6:	ee07 3a90 	vmov	s15, r3
 800baba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800babe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bac2:	4b62      	ldr	r3, [pc, #392]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800baca:	ee07 3a90 	vmov	s15, r3
 800bace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bad2:	ed97 6a02 	vldr	s12, [r7, #8]
 800bad6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800bc5c <HAL_RCC_GetSysClockFreq+0x2e4>
 800bada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800baea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800baee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800baf2:	e087      	b.n	800bc04 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	ee07 3a90 	vmov	s15, r3
 800bafa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bafe:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800bc60 <HAL_RCC_GetSysClockFreq+0x2e8>
 800bb02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb06:	4b51      	ldr	r3, [pc, #324]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bb08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb0e:	ee07 3a90 	vmov	s15, r3
 800bb12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb16:	ed97 6a02 	vldr	s12, [r7, #8]
 800bb1a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800bc5c <HAL_RCC_GetSysClockFreq+0x2e4>
 800bb1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bb22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bb26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bb2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bb2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bb36:	e065      	b.n	800bc04 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	ee07 3a90 	vmov	s15, r3
 800bb3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb42:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800bc64 <HAL_RCC_GetSysClockFreq+0x2ec>
 800bb46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb4a:	4b40      	ldr	r3, [pc, #256]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bb4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb52:	ee07 3a90 	vmov	s15, r3
 800bb56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb5a:	ed97 6a02 	vldr	s12, [r7, #8]
 800bb5e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800bc5c <HAL_RCC_GetSysClockFreq+0x2e4>
 800bb62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bb66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bb6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bb6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bb72:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bb7a:	e043      	b.n	800bc04 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	ee07 3a90 	vmov	s15, r3
 800bb82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb86:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800bc68 <HAL_RCC_GetSysClockFreq+0x2f0>
 800bb8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb8e:	4b2f      	ldr	r3, [pc, #188]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bb90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb96:	ee07 3a90 	vmov	s15, r3
 800bb9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb9e:	ed97 6a02 	vldr	s12, [r7, #8]
 800bba2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800bc5c <HAL_RCC_GetSysClockFreq+0x2e4>
 800bba6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bbae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bbb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bbb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bbba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bbbe:	e021      	b.n	800bc04 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	ee07 3a90 	vmov	s15, r3
 800bbc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bbca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800bc64 <HAL_RCC_GetSysClockFreq+0x2ec>
 800bbce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bbd2:	4b1e      	ldr	r3, [pc, #120]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bbd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbda:	ee07 3a90 	vmov	s15, r3
 800bbde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bbe2:	ed97 6a02 	vldr	s12, [r7, #8]
 800bbe6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800bc5c <HAL_RCC_GetSysClockFreq+0x2e4>
 800bbea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bbf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bbf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bbfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bbfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc02:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800bc04:	4b11      	ldr	r3, [pc, #68]	@ (800bc4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc08:	0a5b      	lsrs	r3, r3, #9
 800bc0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc0e:	3301      	adds	r3, #1
 800bc10:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	ee07 3a90 	vmov	s15, r3
 800bc18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bc1c:	edd7 6a07 	vldr	s13, [r7, #28]
 800bc20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bc24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bc28:	ee17 3a90 	vmov	r3, s15
 800bc2c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800bc2e:	e005      	b.n	800bc3c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800bc30:	2300      	movs	r3, #0
 800bc32:	61bb      	str	r3, [r7, #24]
    break;
 800bc34:	e002      	b.n	800bc3c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800bc36:	4b07      	ldr	r3, [pc, #28]	@ (800bc54 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bc38:	61bb      	str	r3, [r7, #24]
    break;
 800bc3a:	bf00      	nop
  }

  return sysclockfreq;
 800bc3c:	69bb      	ldr	r3, [r7, #24]
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3724      	adds	r7, #36	@ 0x24
 800bc42:	46bd      	mov	sp, r7
 800bc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc48:	4770      	bx	lr
 800bc4a:	bf00      	nop
 800bc4c:	58024400 	.word	0x58024400
 800bc50:	03d09000 	.word	0x03d09000
 800bc54:	003d0900 	.word	0x003d0900
 800bc58:	02faf080 	.word	0x02faf080
 800bc5c:	46000000 	.word	0x46000000
 800bc60:	4c742400 	.word	0x4c742400
 800bc64:	4a742400 	.word	0x4a742400
 800bc68:	4c3ebc20 	.word	0x4c3ebc20

0800bc6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b082      	sub	sp, #8
 800bc70:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bc72:	f7ff fe81 	bl	800b978 <HAL_RCC_GetSysClockFreq>
 800bc76:	4602      	mov	r2, r0
 800bc78:	4b10      	ldr	r3, [pc, #64]	@ (800bcbc <HAL_RCC_GetHCLKFreq+0x50>)
 800bc7a:	699b      	ldr	r3, [r3, #24]
 800bc7c:	0a1b      	lsrs	r3, r3, #8
 800bc7e:	f003 030f 	and.w	r3, r3, #15
 800bc82:	490f      	ldr	r1, [pc, #60]	@ (800bcc0 <HAL_RCC_GetHCLKFreq+0x54>)
 800bc84:	5ccb      	ldrb	r3, [r1, r3]
 800bc86:	f003 031f 	and.w	r3, r3, #31
 800bc8a:	fa22 f303 	lsr.w	r3, r2, r3
 800bc8e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bc90:	4b0a      	ldr	r3, [pc, #40]	@ (800bcbc <HAL_RCC_GetHCLKFreq+0x50>)
 800bc92:	699b      	ldr	r3, [r3, #24]
 800bc94:	f003 030f 	and.w	r3, r3, #15
 800bc98:	4a09      	ldr	r2, [pc, #36]	@ (800bcc0 <HAL_RCC_GetHCLKFreq+0x54>)
 800bc9a:	5cd3      	ldrb	r3, [r2, r3]
 800bc9c:	f003 031f 	and.w	r3, r3, #31
 800bca0:	687a      	ldr	r2, [r7, #4]
 800bca2:	fa22 f303 	lsr.w	r3, r2, r3
 800bca6:	4a07      	ldr	r2, [pc, #28]	@ (800bcc4 <HAL_RCC_GetHCLKFreq+0x58>)
 800bca8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bcaa:	4a07      	ldr	r2, [pc, #28]	@ (800bcc8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800bcb0:	4b04      	ldr	r3, [pc, #16]	@ (800bcc4 <HAL_RCC_GetHCLKFreq+0x58>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	3708      	adds	r7, #8
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	bd80      	pop	{r7, pc}
 800bcbc:	58024400 	.word	0x58024400
 800bcc0:	0801696c 	.word	0x0801696c
 800bcc4:	2400014c 	.word	0x2400014c
 800bcc8:	24000148 	.word	0x24000148

0800bccc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800bcd0:	f7ff ffcc 	bl	800bc6c <HAL_RCC_GetHCLKFreq>
 800bcd4:	4602      	mov	r2, r0
 800bcd6:	4b06      	ldr	r3, [pc, #24]	@ (800bcf0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800bcd8:	69db      	ldr	r3, [r3, #28]
 800bcda:	091b      	lsrs	r3, r3, #4
 800bcdc:	f003 0307 	and.w	r3, r3, #7
 800bce0:	4904      	ldr	r1, [pc, #16]	@ (800bcf4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800bce2:	5ccb      	ldrb	r3, [r1, r3]
 800bce4:	f003 031f 	and.w	r3, r3, #31
 800bce8:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	bd80      	pop	{r7, pc}
 800bcf0:	58024400 	.word	0x58024400
 800bcf4:	0801696c 	.word	0x0801696c

0800bcf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800bcfc:	f7ff ffb6 	bl	800bc6c <HAL_RCC_GetHCLKFreq>
 800bd00:	4602      	mov	r2, r0
 800bd02:	4b06      	ldr	r3, [pc, #24]	@ (800bd1c <HAL_RCC_GetPCLK2Freq+0x24>)
 800bd04:	69db      	ldr	r3, [r3, #28]
 800bd06:	0a1b      	lsrs	r3, r3, #8
 800bd08:	f003 0307 	and.w	r3, r3, #7
 800bd0c:	4904      	ldr	r1, [pc, #16]	@ (800bd20 <HAL_RCC_GetPCLK2Freq+0x28>)
 800bd0e:	5ccb      	ldrb	r3, [r1, r3]
 800bd10:	f003 031f 	and.w	r3, r3, #31
 800bd14:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	bd80      	pop	{r7, pc}
 800bd1c:	58024400 	.word	0x58024400
 800bd20:	0801696c 	.word	0x0801696c

0800bd24 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b086      	sub	sp, #24
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bd30:	2300      	movs	r3, #0
 800bd32:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d03f      	beq.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800bd48:	d02a      	beq.n	800bda0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800bd4a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800bd4e:	d824      	bhi.n	800bd9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800bd50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bd54:	d018      	beq.n	800bd88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800bd56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bd5a:	d81e      	bhi.n	800bd9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d003      	beq.n	800bd68 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800bd60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd64:	d007      	beq.n	800bd76 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800bd66:	e018      	b.n	800bd9a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd68:	4ba4      	ldr	r3, [pc, #656]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bd6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd6c:	4aa3      	ldr	r2, [pc, #652]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bd6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bd72:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800bd74:	e015      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	3304      	adds	r3, #4
 800bd7a:	2102      	movs	r1, #2
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f001 ff01 	bl	800db84 <RCCEx_PLL2_Config>
 800bd82:	4603      	mov	r3, r0
 800bd84:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800bd86:	e00c      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	3324      	adds	r3, #36	@ 0x24
 800bd8c:	2102      	movs	r1, #2
 800bd8e:	4618      	mov	r0, r3
 800bd90:	f001 ffaa 	bl	800dce8 <RCCEx_PLL3_Config>
 800bd94:	4603      	mov	r3, r0
 800bd96:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800bd98:	e003      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	75fb      	strb	r3, [r7, #23]
      break;
 800bd9e:	e000      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800bda0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bda2:	7dfb      	ldrb	r3, [r7, #23]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d109      	bne.n	800bdbc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800bda8:	4b94      	ldr	r3, [pc, #592]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bdaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bdac:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bdb4:	4991      	ldr	r1, [pc, #580]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bdb6:	4313      	orrs	r3, r2
 800bdb8:	650b      	str	r3, [r1, #80]	@ 0x50
 800bdba:	e001      	b.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdbc:	7dfb      	ldrb	r3, [r7, #23]
 800bdbe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d03d      	beq.n	800be48 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdd0:	2b04      	cmp	r3, #4
 800bdd2:	d826      	bhi.n	800be22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800bdd4:	a201      	add	r2, pc, #4	@ (adr r2, 800bddc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800bdd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdda:	bf00      	nop
 800bddc:	0800bdf1 	.word	0x0800bdf1
 800bde0:	0800bdff 	.word	0x0800bdff
 800bde4:	0800be11 	.word	0x0800be11
 800bde8:	0800be29 	.word	0x0800be29
 800bdec:	0800be29 	.word	0x0800be29
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bdf0:	4b82      	ldr	r3, [pc, #520]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bdf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdf4:	4a81      	ldr	r2, [pc, #516]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bdf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bdfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800bdfc:	e015      	b.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	3304      	adds	r3, #4
 800be02:	2100      	movs	r1, #0
 800be04:	4618      	mov	r0, r3
 800be06:	f001 febd 	bl	800db84 <RCCEx_PLL2_Config>
 800be0a:	4603      	mov	r3, r0
 800be0c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800be0e:	e00c      	b.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	3324      	adds	r3, #36	@ 0x24
 800be14:	2100      	movs	r1, #0
 800be16:	4618      	mov	r0, r3
 800be18:	f001 ff66 	bl	800dce8 <RCCEx_PLL3_Config>
 800be1c:	4603      	mov	r3, r0
 800be1e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800be20:	e003      	b.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800be22:	2301      	movs	r3, #1
 800be24:	75fb      	strb	r3, [r7, #23]
      break;
 800be26:	e000      	b.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800be28:	bf00      	nop
    }

    if(ret == HAL_OK)
 800be2a:	7dfb      	ldrb	r3, [r7, #23]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d109      	bne.n	800be44 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800be30:	4b72      	ldr	r3, [pc, #456]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800be32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800be34:	f023 0207 	bic.w	r2, r3, #7
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be3c:	496f      	ldr	r1, [pc, #444]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800be3e:	4313      	orrs	r3, r2
 800be40:	650b      	str	r3, [r1, #80]	@ 0x50
 800be42:	e001      	b.n	800be48 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be44:	7dfb      	ldrb	r3, [r7, #23]
 800be46:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800be50:	2b00      	cmp	r3, #0
 800be52:	d051      	beq.n	800bef8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800be5a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800be5e:	d036      	beq.n	800bece <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800be60:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800be64:	d830      	bhi.n	800bec8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800be66:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800be6a:	d032      	beq.n	800bed2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800be6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800be70:	d82a      	bhi.n	800bec8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800be72:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800be76:	d02e      	beq.n	800bed6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 800be78:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800be7c:	d824      	bhi.n	800bec8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800be7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800be82:	d018      	beq.n	800beb6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800be84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800be88:	d81e      	bhi.n	800bec8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d003      	beq.n	800be96 <HAL_RCCEx_PeriphCLKConfig+0x172>
 800be8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800be92:	d007      	beq.n	800bea4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 800be94:	e018      	b.n	800bec8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be96:	4b59      	ldr	r3, [pc, #356]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800be98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be9a:	4a58      	ldr	r2, [pc, #352]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800be9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bea0:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800bea2:	e019      	b.n	800bed8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	3304      	adds	r3, #4
 800bea8:	2100      	movs	r1, #0
 800beaa:	4618      	mov	r0, r3
 800beac:	f001 fe6a 	bl	800db84 <RCCEx_PLL2_Config>
 800beb0:	4603      	mov	r3, r0
 800beb2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800beb4:	e010      	b.n	800bed8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	3324      	adds	r3, #36	@ 0x24
 800beba:	2100      	movs	r1, #0
 800bebc:	4618      	mov	r0, r3
 800bebe:	f001 ff13 	bl	800dce8 <RCCEx_PLL3_Config>
 800bec2:	4603      	mov	r3, r0
 800bec4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800bec6:	e007      	b.n	800bed8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800bec8:	2301      	movs	r3, #1
 800beca:	75fb      	strb	r3, [r7, #23]
      break;
 800becc:	e004      	b.n	800bed8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800bece:	bf00      	nop
 800bed0:	e002      	b.n	800bed8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800bed2:	bf00      	nop
 800bed4:	e000      	b.n	800bed8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800bed6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bed8:	7dfb      	ldrb	r3, [r7, #23]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d10a      	bne.n	800bef4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800bede:	4b47      	ldr	r3, [pc, #284]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bee2:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800beec:	4943      	ldr	r1, [pc, #268]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800beee:	4313      	orrs	r3, r2
 800bef0:	658b      	str	r3, [r1, #88]	@ 0x58
 800bef2:	e001      	b.n	800bef8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bef4:	7dfb      	ldrb	r3, [r7, #23]
 800bef6:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d051      	beq.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bf0a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800bf0e:	d036      	beq.n	800bf7e <HAL_RCCEx_PeriphCLKConfig+0x25a>
 800bf10:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800bf14:	d830      	bhi.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800bf16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bf1a:	d032      	beq.n	800bf82 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800bf1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bf20:	d82a      	bhi.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800bf22:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bf26:	d02e      	beq.n	800bf86 <HAL_RCCEx_PeriphCLKConfig+0x262>
 800bf28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bf2c:	d824      	bhi.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800bf2e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf32:	d018      	beq.n	800bf66 <HAL_RCCEx_PeriphCLKConfig+0x242>
 800bf34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf38:	d81e      	bhi.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d003      	beq.n	800bf46 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800bf3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf42:	d007      	beq.n	800bf54 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800bf44:	e018      	b.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf46:	4b2d      	ldr	r3, [pc, #180]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bf48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf4a:	4a2c      	ldr	r2, [pc, #176]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bf4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf50:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800bf52:	e019      	b.n	800bf88 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	3304      	adds	r3, #4
 800bf58:	2100      	movs	r1, #0
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f001 fe12 	bl	800db84 <RCCEx_PLL2_Config>
 800bf60:	4603      	mov	r3, r0
 800bf62:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800bf64:	e010      	b.n	800bf88 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	3324      	adds	r3, #36	@ 0x24
 800bf6a:	2100      	movs	r1, #0
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f001 febb 	bl	800dce8 <RCCEx_PLL3_Config>
 800bf72:	4603      	mov	r3, r0
 800bf74:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800bf76:	e007      	b.n	800bf88 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800bf78:	2301      	movs	r3, #1
 800bf7a:	75fb      	strb	r3, [r7, #23]
      break;
 800bf7c:	e004      	b.n	800bf88 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800bf7e:	bf00      	nop
 800bf80:	e002      	b.n	800bf88 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800bf82:	bf00      	nop
 800bf84:	e000      	b.n	800bf88 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800bf86:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bf88:	7dfb      	ldrb	r3, [r7, #23]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d10a      	bne.n	800bfa4 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800bf8e:	4b1b      	ldr	r3, [pc, #108]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bf90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf92:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bf9c:	4917      	ldr	r1, [pc, #92]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bf9e:	4313      	orrs	r3, r2
 800bfa0:	658b      	str	r3, [r1, #88]	@ 0x58
 800bfa2:	e001      	b.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfa4:	7dfb      	ldrb	r3, [r7, #23]
 800bfa6:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d035      	beq.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bfb8:	2b30      	cmp	r3, #48	@ 0x30
 800bfba:	d01c      	beq.n	800bff6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800bfbc:	2b30      	cmp	r3, #48	@ 0x30
 800bfbe:	d817      	bhi.n	800bff0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 800bfc0:	2b20      	cmp	r3, #32
 800bfc2:	d00c      	beq.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800bfc4:	2b20      	cmp	r3, #32
 800bfc6:	d813      	bhi.n	800bff0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d019      	beq.n	800c000 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 800bfcc:	2b10      	cmp	r3, #16
 800bfce:	d10f      	bne.n	800bff0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bfd0:	4b0a      	ldr	r3, [pc, #40]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bfd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfd4:	4a09      	ldr	r2, [pc, #36]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800bfd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bfda:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800bfdc:	e011      	b.n	800c002 <HAL_RCCEx_PeriphCLKConfig+0x2de>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	3304      	adds	r3, #4
 800bfe2:	2102      	movs	r1, #2
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	f001 fdcd 	bl	800db84 <RCCEx_PLL2_Config>
 800bfea:	4603      	mov	r3, r0
 800bfec:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800bfee:	e008      	b.n	800c002 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800bff0:	2301      	movs	r3, #1
 800bff2:	75fb      	strb	r3, [r7, #23]
      break;
 800bff4:	e005      	b.n	800c002 <HAL_RCCEx_PeriphCLKConfig+0x2de>
      break;
 800bff6:	bf00      	nop
 800bff8:	e003      	b.n	800c002 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800bffa:	bf00      	nop
 800bffc:	58024400 	.word	0x58024400
      break;
 800c000:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c002:	7dfb      	ldrb	r3, [r7, #23]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d109      	bne.n	800c01c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800c008:	4ba3      	ldr	r3, [pc, #652]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c00a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c00c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c014:	49a0      	ldr	r1, [pc, #640]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c016:	4313      	orrs	r3, r2
 800c018:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800c01a:	e001      	b.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c01c:	7dfb      	ldrb	r3, [r7, #23]
 800c01e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d047      	beq.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c030:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c034:	d030      	beq.n	800c098 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800c036:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c03a:	d82a      	bhi.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800c03c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c040:	d02c      	beq.n	800c09c <HAL_RCCEx_PeriphCLKConfig+0x378>
 800c042:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c046:	d824      	bhi.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800c048:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c04c:	d018      	beq.n	800c080 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800c04e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c052:	d81e      	bhi.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800c054:	2b00      	cmp	r3, #0
 800c056:	d003      	beq.n	800c060 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800c058:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c05c:	d007      	beq.n	800c06e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800c05e:	e018      	b.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c060:	4b8d      	ldr	r3, [pc, #564]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c064:	4a8c      	ldr	r2, [pc, #560]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c066:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c06a:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c06c:	e017      	b.n	800c09e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	3304      	adds	r3, #4
 800c072:	2100      	movs	r1, #0
 800c074:	4618      	mov	r0, r3
 800c076:	f001 fd85 	bl	800db84 <RCCEx_PLL2_Config>
 800c07a:	4603      	mov	r3, r0
 800c07c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c07e:	e00e      	b.n	800c09e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	3324      	adds	r3, #36	@ 0x24
 800c084:	2100      	movs	r1, #0
 800c086:	4618      	mov	r0, r3
 800c088:	f001 fe2e 	bl	800dce8 <RCCEx_PLL3_Config>
 800c08c:	4603      	mov	r3, r0
 800c08e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c090:	e005      	b.n	800c09e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c092:	2301      	movs	r3, #1
 800c094:	75fb      	strb	r3, [r7, #23]
      break;
 800c096:	e002      	b.n	800c09e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 800c098:	bf00      	nop
 800c09a:	e000      	b.n	800c09e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 800c09c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c09e:	7dfb      	ldrb	r3, [r7, #23]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d109      	bne.n	800c0b8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c0a4:	4b7c      	ldr	r3, [pc, #496]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c0a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c0a8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0b0:	4979      	ldr	r1, [pc, #484]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c0b2:	4313      	orrs	r3, r2
 800c0b4:	650b      	str	r3, [r1, #80]	@ 0x50
 800c0b6:	e001      	b.n	800c0bc <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0b8:	7dfb      	ldrb	r3, [r7, #23]
 800c0ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d049      	beq.n	800c15c <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c0cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c0d0:	d02e      	beq.n	800c130 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800c0d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c0d6:	d828      	bhi.n	800c12a <HAL_RCCEx_PeriphCLKConfig+0x406>
 800c0d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c0dc:	d02a      	beq.n	800c134 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800c0de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c0e2:	d822      	bhi.n	800c12a <HAL_RCCEx_PeriphCLKConfig+0x406>
 800c0e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c0e8:	d026      	beq.n	800c138 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800c0ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c0ee:	d81c      	bhi.n	800c12a <HAL_RCCEx_PeriphCLKConfig+0x406>
 800c0f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c0f4:	d010      	beq.n	800c118 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 800c0f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c0fa:	d816      	bhi.n	800c12a <HAL_RCCEx_PeriphCLKConfig+0x406>
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d01d      	beq.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0x418>
 800c100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c104:	d111      	bne.n	800c12a <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	3304      	adds	r3, #4
 800c10a:	2101      	movs	r1, #1
 800c10c:	4618      	mov	r0, r3
 800c10e:	f001 fd39 	bl	800db84 <RCCEx_PLL2_Config>
 800c112:	4603      	mov	r3, r0
 800c114:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800c116:	e012      	b.n	800c13e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	3324      	adds	r3, #36	@ 0x24
 800c11c:	2101      	movs	r1, #1
 800c11e:	4618      	mov	r0, r3
 800c120:	f001 fde2 	bl	800dce8 <RCCEx_PLL3_Config>
 800c124:	4603      	mov	r3, r0
 800c126:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800c128:	e009      	b.n	800c13e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c12a:	2301      	movs	r3, #1
 800c12c:	75fb      	strb	r3, [r7, #23]
      break;
 800c12e:	e006      	b.n	800c13e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800c130:	bf00      	nop
 800c132:	e004      	b.n	800c13e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800c134:	bf00      	nop
 800c136:	e002      	b.n	800c13e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800c138:	bf00      	nop
 800c13a:	e000      	b.n	800c13e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800c13c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c13e:	7dfb      	ldrb	r3, [r7, #23]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d109      	bne.n	800c158 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c144:	4b54      	ldr	r3, [pc, #336]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c148:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c150:	4951      	ldr	r1, [pc, #324]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c152:	4313      	orrs	r3, r2
 800c154:	650b      	str	r3, [r1, #80]	@ 0x50
 800c156:	e001      	b.n	800c15c <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c158:	7dfb      	ldrb	r3, [r7, #23]
 800c15a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c164:	2b00      	cmp	r3, #0
 800c166:	d04b      	beq.n	800c200 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c16e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c172:	d02e      	beq.n	800c1d2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800c174:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c178:	d828      	bhi.n	800c1cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800c17a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c17e:	d02a      	beq.n	800c1d6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 800c180:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c184:	d822      	bhi.n	800c1cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800c186:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c18a:	d026      	beq.n	800c1da <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 800c18c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c190:	d81c      	bhi.n	800c1cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800c192:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c196:	d010      	beq.n	800c1ba <HAL_RCCEx_PeriphCLKConfig+0x496>
 800c198:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c19c:	d816      	bhi.n	800c1cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d01d      	beq.n	800c1de <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 800c1a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c1a6:	d111      	bne.n	800c1cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	3304      	adds	r3, #4
 800c1ac:	2101      	movs	r1, #1
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f001 fce8 	bl	800db84 <RCCEx_PLL2_Config>
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800c1b8:	e012      	b.n	800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	3324      	adds	r3, #36	@ 0x24
 800c1be:	2101      	movs	r1, #1
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	f001 fd91 	bl	800dce8 <RCCEx_PLL3_Config>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800c1ca:	e009      	b.n	800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800c1cc:	2301      	movs	r3, #1
 800c1ce:	75fb      	strb	r3, [r7, #23]
      break;
 800c1d0:	e006      	b.n	800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800c1d2:	bf00      	nop
 800c1d4:	e004      	b.n	800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800c1d6:	bf00      	nop
 800c1d8:	e002      	b.n	800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800c1da:	bf00      	nop
 800c1dc:	e000      	b.n	800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800c1de:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c1e0:	7dfb      	ldrb	r3, [r7, #23]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d10a      	bne.n	800c1fc <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c1e6:	4b2c      	ldr	r3, [pc, #176]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c1e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1ea:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c1f4:	4928      	ldr	r1, [pc, #160]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	658b      	str	r3, [r1, #88]	@ 0x58
 800c1fa:	e001      	b.n	800c200 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1fc:	7dfb      	ldrb	r3, [r7, #23]
 800c1fe:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d02f      	beq.n	800c26c <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c210:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c214:	d00e      	beq.n	800c234 <HAL_RCCEx_PeriphCLKConfig+0x510>
 800c216:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c21a:	d814      	bhi.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d015      	beq.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0x528>
 800c220:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c224:	d10f      	bne.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c226:	4b1c      	ldr	r3, [pc, #112]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c22a:	4a1b      	ldr	r2, [pc, #108]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c22c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c230:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800c232:	e00c      	b.n	800c24e <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	3304      	adds	r3, #4
 800c238:	2101      	movs	r1, #1
 800c23a:	4618      	mov	r0, r3
 800c23c:	f001 fca2 	bl	800db84 <RCCEx_PLL2_Config>
 800c240:	4603      	mov	r3, r0
 800c242:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800c244:	e003      	b.n	800c24e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c246:	2301      	movs	r3, #1
 800c248:	75fb      	strb	r3, [r7, #23]
      break;
 800c24a:	e000      	b.n	800c24e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 800c24c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c24e:	7dfb      	ldrb	r3, [r7, #23]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d109      	bne.n	800c268 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c254:	4b10      	ldr	r3, [pc, #64]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c256:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c258:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c260:	490d      	ldr	r1, [pc, #52]	@ (800c298 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800c262:	4313      	orrs	r3, r2
 800c264:	650b      	str	r3, [r1, #80]	@ 0x50
 800c266:	e001      	b.n	800c26c <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c268:	7dfb      	ldrb	r3, [r7, #23]
 800c26a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c274:	2b00      	cmp	r3, #0
 800c276:	d034      	beq.n	800c2e2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c27c:	2b03      	cmp	r3, #3
 800c27e:	d81d      	bhi.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0x598>
 800c280:	a201      	add	r2, pc, #4	@ (adr r2, 800c288 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 800c282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c286:	bf00      	nop
 800c288:	0800c2c3 	.word	0x0800c2c3
 800c28c:	0800c29d 	.word	0x0800c29d
 800c290:	0800c2ab 	.word	0x0800c2ab
 800c294:	0800c2c3 	.word	0x0800c2c3
 800c298:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c29c:	4bb1      	ldr	r3, [pc, #708]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c29e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2a0:	4ab0      	ldr	r2, [pc, #704]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c2a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c2a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800c2a8:	e00c      	b.n	800c2c4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	3304      	adds	r3, #4
 800c2ae:	2102      	movs	r1, #2
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f001 fc67 	bl	800db84 <RCCEx_PLL2_Config>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800c2ba:	e003      	b.n	800c2c4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800c2bc:	2301      	movs	r3, #1
 800c2be:	75fb      	strb	r3, [r7, #23]
      break;
 800c2c0:	e000      	b.n	800c2c4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      break;
 800c2c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c2c4:	7dfb      	ldrb	r3, [r7, #23]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d109      	bne.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c2ca:	4ba6      	ldr	r3, [pc, #664]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c2cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c2ce:	f023 0203 	bic.w	r2, r3, #3
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c2d6:	49a3      	ldr	r1, [pc, #652]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c2d8:	4313      	orrs	r3, r2
 800c2da:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800c2dc:	e001      	b.n	800c2e2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2de:	7dfb      	ldrb	r3, [r7, #23]
 800c2e0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	f000 8086 	beq.w	800c3fc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c2f0:	4b9d      	ldr	r3, [pc, #628]	@ (800c568 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	4a9c      	ldr	r2, [pc, #624]	@ (800c568 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 800c2f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c2fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c2fc:	f7f8 fdfa 	bl	8004ef4 <HAL_GetTick>
 800c300:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c302:	e009      	b.n	800c318 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c304:	f7f8 fdf6 	bl	8004ef4 <HAL_GetTick>
 800c308:	4602      	mov	r2, r0
 800c30a:	693b      	ldr	r3, [r7, #16]
 800c30c:	1ad3      	subs	r3, r2, r3
 800c30e:	2b64      	cmp	r3, #100	@ 0x64
 800c310:	d902      	bls.n	800c318 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 800c312:	2303      	movs	r3, #3
 800c314:	75fb      	strb	r3, [r7, #23]
        break;
 800c316:	e005      	b.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0x600>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c318:	4b93      	ldr	r3, [pc, #588]	@ (800c568 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c320:	2b00      	cmp	r3, #0
 800c322:	d0ef      	beq.n	800c304 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      }
    }

    if(ret == HAL_OK)
 800c324:	7dfb      	ldrb	r3, [r7, #23]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d166      	bne.n	800c3f8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c32a:	4b8e      	ldr	r3, [pc, #568]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c32c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c334:	4053      	eors	r3, r2
 800c336:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d013      	beq.n	800c366 <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c33e:	4b89      	ldr	r3, [pc, #548]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c342:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c346:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c348:	4b86      	ldr	r3, [pc, #536]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c34a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c34c:	4a85      	ldr	r2, [pc, #532]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c34e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c352:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c354:	4b83      	ldr	r3, [pc, #524]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c358:	4a82      	ldr	r2, [pc, #520]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c35a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c35e:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c360:	4a80      	ldr	r2, [pc, #512]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c36c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c370:	d115      	bne.n	800c39e <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c372:	f7f8 fdbf 	bl	8004ef4 <HAL_GetTick>
 800c376:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c378:	e00b      	b.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c37a:	f7f8 fdbb 	bl	8004ef4 <HAL_GetTick>
 800c37e:	4602      	mov	r2, r0
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	1ad3      	subs	r3, r2, r3
 800c384:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c388:	4293      	cmp	r3, r2
 800c38a:	d902      	bls.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 800c38c:	2303      	movs	r3, #3
 800c38e:	75fb      	strb	r3, [r7, #23]
            break;
 800c390:	e005      	b.n	800c39e <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c392:	4b74      	ldr	r3, [pc, #464]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c396:	f003 0302 	and.w	r3, r3, #2
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d0ed      	beq.n	800c37a <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 800c39e:	7dfb      	ldrb	r3, [r7, #23]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d126      	bne.n	800c3f2 <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c3aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c3ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c3b2:	d10d      	bne.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 800c3b4:	4b6b      	ldr	r3, [pc, #428]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c3b6:	691b      	ldr	r3, [r3, #16]
 800c3b8:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c3c2:	0919      	lsrs	r1, r3, #4
 800c3c4:	4b69      	ldr	r3, [pc, #420]	@ (800c56c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c3c6:	400b      	ands	r3, r1
 800c3c8:	4966      	ldr	r1, [pc, #408]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	610b      	str	r3, [r1, #16]
 800c3ce:	e005      	b.n	800c3dc <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 800c3d0:	4b64      	ldr	r3, [pc, #400]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c3d2:	691b      	ldr	r3, [r3, #16]
 800c3d4:	4a63      	ldr	r2, [pc, #396]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c3d6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c3da:	6113      	str	r3, [r2, #16]
 800c3dc:	4b61      	ldr	r3, [pc, #388]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c3de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c3e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c3ea:	495e      	ldr	r1, [pc, #376]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	670b      	str	r3, [r1, #112]	@ 0x70
 800c3f0:	e004      	b.n	800c3fc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c3f2:	7dfb      	ldrb	r3, [r7, #23]
 800c3f4:	75bb      	strb	r3, [r7, #22]
 800c3f6:	e001      	b.n	800c3fc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3f8:	7dfb      	ldrb	r3, [r7, #23]
 800c3fa:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f003 0301 	and.w	r3, r3, #1
 800c404:	2b00      	cmp	r3, #0
 800c406:	d07e      	beq.n	800c506 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c40c:	2b28      	cmp	r3, #40	@ 0x28
 800c40e:	d867      	bhi.n	800c4e0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 800c410:	a201      	add	r2, pc, #4	@ (adr r2, 800c418 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 800c412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c416:	bf00      	nop
 800c418:	0800c4e7 	.word	0x0800c4e7
 800c41c:	0800c4e1 	.word	0x0800c4e1
 800c420:	0800c4e1 	.word	0x0800c4e1
 800c424:	0800c4e1 	.word	0x0800c4e1
 800c428:	0800c4e1 	.word	0x0800c4e1
 800c42c:	0800c4e1 	.word	0x0800c4e1
 800c430:	0800c4e1 	.word	0x0800c4e1
 800c434:	0800c4e1 	.word	0x0800c4e1
 800c438:	0800c4bd 	.word	0x0800c4bd
 800c43c:	0800c4e1 	.word	0x0800c4e1
 800c440:	0800c4e1 	.word	0x0800c4e1
 800c444:	0800c4e1 	.word	0x0800c4e1
 800c448:	0800c4e1 	.word	0x0800c4e1
 800c44c:	0800c4e1 	.word	0x0800c4e1
 800c450:	0800c4e1 	.word	0x0800c4e1
 800c454:	0800c4e1 	.word	0x0800c4e1
 800c458:	0800c4cf 	.word	0x0800c4cf
 800c45c:	0800c4e1 	.word	0x0800c4e1
 800c460:	0800c4e1 	.word	0x0800c4e1
 800c464:	0800c4e1 	.word	0x0800c4e1
 800c468:	0800c4e1 	.word	0x0800c4e1
 800c46c:	0800c4e1 	.word	0x0800c4e1
 800c470:	0800c4e1 	.word	0x0800c4e1
 800c474:	0800c4e1 	.word	0x0800c4e1
 800c478:	0800c4e7 	.word	0x0800c4e7
 800c47c:	0800c4e1 	.word	0x0800c4e1
 800c480:	0800c4e1 	.word	0x0800c4e1
 800c484:	0800c4e1 	.word	0x0800c4e1
 800c488:	0800c4e1 	.word	0x0800c4e1
 800c48c:	0800c4e1 	.word	0x0800c4e1
 800c490:	0800c4e1 	.word	0x0800c4e1
 800c494:	0800c4e1 	.word	0x0800c4e1
 800c498:	0800c4e7 	.word	0x0800c4e7
 800c49c:	0800c4e1 	.word	0x0800c4e1
 800c4a0:	0800c4e1 	.word	0x0800c4e1
 800c4a4:	0800c4e1 	.word	0x0800c4e1
 800c4a8:	0800c4e1 	.word	0x0800c4e1
 800c4ac:	0800c4e1 	.word	0x0800c4e1
 800c4b0:	0800c4e1 	.word	0x0800c4e1
 800c4b4:	0800c4e1 	.word	0x0800c4e1
 800c4b8:	0800c4e7 	.word	0x0800c4e7
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	3304      	adds	r3, #4
 800c4c0:	2101      	movs	r1, #1
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	f001 fb5e 	bl	800db84 <RCCEx_PLL2_Config>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800c4cc:	e00c      	b.n	800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	3324      	adds	r3, #36	@ 0x24
 800c4d2:	2101      	movs	r1, #1
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	f001 fc07 	bl	800dce8 <RCCEx_PLL3_Config>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800c4de:	e003      	b.n	800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	75fb      	strb	r3, [r7, #23]
      break;
 800c4e4:	e000      	b.n	800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 800c4e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c4e8:	7dfb      	ldrb	r3, [r7, #23]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d109      	bne.n	800c502 <HAL_RCCEx_PeriphCLKConfig+0x7de>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c4ee:	4b1d      	ldr	r3, [pc, #116]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c4f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4f2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c4fa:	491a      	ldr	r1, [pc, #104]	@ (800c564 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800c4fc:	4313      	orrs	r3, r2
 800c4fe:	654b      	str	r3, [r1, #84]	@ 0x54
 800c500:	e001      	b.n	800c506 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c502:	7dfb      	ldrb	r3, [r7, #23]
 800c504:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f003 0302 	and.w	r3, r3, #2
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d03e      	beq.n	800c590 <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c516:	2b05      	cmp	r3, #5
 800c518:	d820      	bhi.n	800c55c <HAL_RCCEx_PeriphCLKConfig+0x838>
 800c51a:	a201      	add	r2, pc, #4	@ (adr r2, 800c520 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 800c51c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c520:	0800c571 	.word	0x0800c571
 800c524:	0800c539 	.word	0x0800c539
 800c528:	0800c54b 	.word	0x0800c54b
 800c52c:	0800c571 	.word	0x0800c571
 800c530:	0800c571 	.word	0x0800c571
 800c534:	0800c571 	.word	0x0800c571
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	3304      	adds	r3, #4
 800c53c:	2101      	movs	r1, #1
 800c53e:	4618      	mov	r0, r3
 800c540:	f001 fb20 	bl	800db84 <RCCEx_PLL2_Config>
 800c544:	4603      	mov	r3, r0
 800c546:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800c548:	e013      	b.n	800c572 <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	3324      	adds	r3, #36	@ 0x24
 800c54e:	2101      	movs	r1, #1
 800c550:	4618      	mov	r0, r3
 800c552:	f001 fbc9 	bl	800dce8 <RCCEx_PLL3_Config>
 800c556:	4603      	mov	r3, r0
 800c558:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800c55a:	e00a      	b.n	800c572 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c55c:	2301      	movs	r3, #1
 800c55e:	75fb      	strb	r3, [r7, #23]
      break;
 800c560:	e007      	b.n	800c572 <HAL_RCCEx_PeriphCLKConfig+0x84e>
 800c562:	bf00      	nop
 800c564:	58024400 	.word	0x58024400
 800c568:	58024800 	.word	0x58024800
 800c56c:	00ffffcf 	.word	0x00ffffcf
      break;
 800c570:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c572:	7dfb      	ldrb	r3, [r7, #23]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d109      	bne.n	800c58c <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c578:	4b9f      	ldr	r3, [pc, #636]	@ (800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800c57a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c57c:	f023 0207 	bic.w	r2, r3, #7
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c584:	499c      	ldr	r1, [pc, #624]	@ (800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800c586:	4313      	orrs	r3, r2
 800c588:	654b      	str	r3, [r1, #84]	@ 0x54
 800c58a:	e001      	b.n	800c590 <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c58c:	7dfb      	ldrb	r3, [r7, #23]
 800c58e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f003 0304 	and.w	r3, r3, #4
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d039      	beq.n	800c610 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5a2:	2b05      	cmp	r3, #5
 800c5a4:	d820      	bhi.n	800c5e8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 800c5a6:	a201      	add	r2, pc, #4	@ (adr r2, 800c5ac <HAL_RCCEx_PeriphCLKConfig+0x888>)
 800c5a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ac:	0800c5ef 	.word	0x0800c5ef
 800c5b0:	0800c5c5 	.word	0x0800c5c5
 800c5b4:	0800c5d7 	.word	0x0800c5d7
 800c5b8:	0800c5ef 	.word	0x0800c5ef
 800c5bc:	0800c5ef 	.word	0x0800c5ef
 800c5c0:	0800c5ef 	.word	0x0800c5ef
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	3304      	adds	r3, #4
 800c5c8:	2101      	movs	r1, #1
 800c5ca:	4618      	mov	r0, r3
 800c5cc:	f001 fada 	bl	800db84 <RCCEx_PLL2_Config>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800c5d4:	e00c      	b.n	800c5f0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	3324      	adds	r3, #36	@ 0x24
 800c5da:	2101      	movs	r1, #1
 800c5dc:	4618      	mov	r0, r3
 800c5de:	f001 fb83 	bl	800dce8 <RCCEx_PLL3_Config>
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800c5e6:	e003      	b.n	800c5f0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	75fb      	strb	r3, [r7, #23]
      break;
 800c5ec:	e000      	b.n	800c5f0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 800c5ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c5f0:	7dfb      	ldrb	r3, [r7, #23]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d10a      	bne.n	800c60c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c5f6:	4b80      	ldr	r3, [pc, #512]	@ (800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800c5f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5fa:	f023 0207 	bic.w	r2, r3, #7
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c604:	497c      	ldr	r1, [pc, #496]	@ (800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800c606:	4313      	orrs	r3, r2
 800c608:	658b      	str	r3, [r1, #88]	@ 0x58
 800c60a:	e001      	b.n	800c610 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c60c:	7dfb      	ldrb	r3, [r7, #23]
 800c60e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	f003 0320 	and.w	r3, r3, #32
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d04b      	beq.n	800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c622:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c626:	d02e      	beq.n	800c686 <HAL_RCCEx_PeriphCLKConfig+0x962>
 800c628:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c62c:	d828      	bhi.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800c62e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c632:	d02a      	beq.n	800c68a <HAL_RCCEx_PeriphCLKConfig+0x966>
 800c634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c638:	d822      	bhi.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800c63a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c63e:	d026      	beq.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 800c640:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c644:	d81c      	bhi.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800c646:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c64a:	d010      	beq.n	800c66e <HAL_RCCEx_PeriphCLKConfig+0x94a>
 800c64c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c650:	d816      	bhi.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 800c652:	2b00      	cmp	r3, #0
 800c654:	d01d      	beq.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800c656:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c65a:	d111      	bne.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	3304      	adds	r3, #4
 800c660:	2100      	movs	r1, #0
 800c662:	4618      	mov	r0, r3
 800c664:	f001 fa8e 	bl	800db84 <RCCEx_PLL2_Config>
 800c668:	4603      	mov	r3, r0
 800c66a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800c66c:	e012      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	3324      	adds	r3, #36	@ 0x24
 800c672:	2102      	movs	r1, #2
 800c674:	4618      	mov	r0, r3
 800c676:	f001 fb37 	bl	800dce8 <RCCEx_PLL3_Config>
 800c67a:	4603      	mov	r3, r0
 800c67c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800c67e:	e009      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c680:	2301      	movs	r3, #1
 800c682:	75fb      	strb	r3, [r7, #23]
      break;
 800c684:	e006      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800c686:	bf00      	nop
 800c688:	e004      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800c68a:	bf00      	nop
 800c68c:	e002      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800c68e:	bf00      	nop
 800c690:	e000      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800c692:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c694:	7dfb      	ldrb	r3, [r7, #23]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d10a      	bne.n	800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c69a:	4b57      	ldr	r3, [pc, #348]	@ (800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800c69c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c69e:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6a8:	4953      	ldr	r1, [pc, #332]	@ (800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800c6aa:	4313      	orrs	r3, r2
 800c6ac:	654b      	str	r3, [r1, #84]	@ 0x54
 800c6ae:	e001      	b.n	800c6b4 <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6b0:	7dfb      	ldrb	r3, [r7, #23]
 800c6b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d04b      	beq.n	800c758 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c6c6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c6ca:	d02e      	beq.n	800c72a <HAL_RCCEx_PeriphCLKConfig+0xa06>
 800c6cc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c6d0:	d828      	bhi.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800c6d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c6d6:	d02a      	beq.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 800c6d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c6dc:	d822      	bhi.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800c6de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c6e2:	d026      	beq.n	800c732 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 800c6e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c6e8:	d81c      	bhi.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800c6ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c6ee:	d010      	beq.n	800c712 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 800c6f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c6f4:	d816      	bhi.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d01d      	beq.n	800c736 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 800c6fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c6fe:	d111      	bne.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	3304      	adds	r3, #4
 800c704:	2100      	movs	r1, #0
 800c706:	4618      	mov	r0, r3
 800c708:	f001 fa3c 	bl	800db84 <RCCEx_PLL2_Config>
 800c70c:	4603      	mov	r3, r0
 800c70e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800c710:	e012      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	3324      	adds	r3, #36	@ 0x24
 800c716:	2102      	movs	r1, #2
 800c718:	4618      	mov	r0, r3
 800c71a:	f001 fae5 	bl	800dce8 <RCCEx_PLL3_Config>
 800c71e:	4603      	mov	r3, r0
 800c720:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800c722:	e009      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c724:	2301      	movs	r3, #1
 800c726:	75fb      	strb	r3, [r7, #23]
      break;
 800c728:	e006      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800c72a:	bf00      	nop
 800c72c:	e004      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800c72e:	bf00      	nop
 800c730:	e002      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800c732:	bf00      	nop
 800c734:	e000      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 800c736:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c738:	7dfb      	ldrb	r3, [r7, #23]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d10a      	bne.n	800c754 <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c73e:	4b2e      	ldr	r3, [pc, #184]	@ (800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800c740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c742:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c74c:	492a      	ldr	r1, [pc, #168]	@ (800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800c74e:	4313      	orrs	r3, r2
 800c750:	658b      	str	r3, [r1, #88]	@ 0x58
 800c752:	e001      	b.n	800c758 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c754:	7dfb      	ldrb	r3, [r7, #23]
 800c756:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c760:	2b00      	cmp	r3, #0
 800c762:	d04d      	beq.n	800c800 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c76a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c76e:	d02e      	beq.n	800c7ce <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 800c770:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c774:	d828      	bhi.n	800c7c8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800c776:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c77a:	d02a      	beq.n	800c7d2 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 800c77c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c780:	d822      	bhi.n	800c7c8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800c782:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c786:	d026      	beq.n	800c7d6 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 800c788:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c78c:	d81c      	bhi.n	800c7c8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800c78e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c792:	d010      	beq.n	800c7b6 <HAL_RCCEx_PeriphCLKConfig+0xa92>
 800c794:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c798:	d816      	bhi.n	800c7c8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d01d      	beq.n	800c7da <HAL_RCCEx_PeriphCLKConfig+0xab6>
 800c79e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c7a2:	d111      	bne.n	800c7c8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	3304      	adds	r3, #4
 800c7a8:	2100      	movs	r1, #0
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	f001 f9ea 	bl	800db84 <RCCEx_PLL2_Config>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800c7b4:	e012      	b.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	3324      	adds	r3, #36	@ 0x24
 800c7ba:	2102      	movs	r1, #2
 800c7bc:	4618      	mov	r0, r3
 800c7be:	f001 fa93 	bl	800dce8 <RCCEx_PLL3_Config>
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800c7c6:	e009      	b.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	75fb      	strb	r3, [r7, #23]
      break;
 800c7cc:	e006      	b.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800c7ce:	bf00      	nop
 800c7d0:	e004      	b.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800c7d2:	bf00      	nop
 800c7d4:	e002      	b.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800c7d6:	bf00      	nop
 800c7d8:	e000      	b.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800c7da:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c7dc:	7dfb      	ldrb	r3, [r7, #23]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d10c      	bne.n	800c7fc <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c7e2:	4b05      	ldr	r3, [pc, #20]	@ (800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800c7e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c7f0:	4901      	ldr	r1, [pc, #4]	@ (800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800c7f2:	4313      	orrs	r3, r2
 800c7f4:	658b      	str	r3, [r1, #88]	@ 0x58
 800c7f6:	e003      	b.n	800c800 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800c7f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7fc:	7dfb      	ldrb	r3, [r7, #23]
 800c7fe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	f003 0308 	and.w	r3, r3, #8
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d018      	beq.n	800c83e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c810:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c814:	d10a      	bne.n	800c82c <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	3324      	adds	r3, #36	@ 0x24
 800c81a:	2102      	movs	r1, #2
 800c81c:	4618      	mov	r0, r3
 800c81e:	f001 fa63 	bl	800dce8 <RCCEx_PLL3_Config>
 800c822:	4603      	mov	r3, r0
 800c824:	2b00      	cmp	r3, #0
 800c826:	d001      	beq.n	800c82c <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 800c828:	2301      	movs	r3, #1
 800c82a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800c82c:	4b8a      	ldr	r3, [pc, #552]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c82e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c830:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c838:	4987      	ldr	r1, [pc, #540]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c83a:	4313      	orrs	r3, r2
 800c83c:	654b      	str	r3, [r1, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	f003 0310 	and.w	r3, r3, #16
 800c846:	2b00      	cmp	r3, #0
 800c848:	d01a      	beq.n	800c880 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c850:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c854:	d10a      	bne.n	800c86c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	3324      	adds	r3, #36	@ 0x24
 800c85a:	2102      	movs	r1, #2
 800c85c:	4618      	mov	r0, r3
 800c85e:	f001 fa43 	bl	800dce8 <RCCEx_PLL3_Config>
 800c862:	4603      	mov	r3, r0
 800c864:	2b00      	cmp	r3, #0
 800c866:	d001      	beq.n	800c86c <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 800c868:	2301      	movs	r3, #1
 800c86a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c86c:	4b7a      	ldr	r3, [pc, #488]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c86e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c870:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c87a:	4977      	ldr	r1, [pc, #476]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c87c:	4313      	orrs	r3, r2
 800c87e:	658b      	str	r3, [r1, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d034      	beq.n	800c8f6 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c892:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c896:	d01d      	beq.n	800c8d4 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800c898:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c89c:	d817      	bhi.n	800c8ce <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d003      	beq.n	800c8aa <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800c8a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c8a6:	d009      	beq.n	800c8bc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c8a8:	e011      	b.n	800c8ce <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	3304      	adds	r3, #4
 800c8ae:	2100      	movs	r1, #0
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	f001 f967 	bl	800db84 <RCCEx_PLL2_Config>
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800c8ba:	e00c      	b.n	800c8d6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	3324      	adds	r3, #36	@ 0x24
 800c8c0:	2102      	movs	r1, #2
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	f001 fa10 	bl	800dce8 <RCCEx_PLL3_Config>
 800c8c8:	4603      	mov	r3, r0
 800c8ca:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800c8cc:	e003      	b.n	800c8d6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	75fb      	strb	r3, [r7, #23]
      break;
 800c8d2:	e000      	b.n	800c8d6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 800c8d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c8d6:	7dfb      	ldrb	r3, [r7, #23]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d10a      	bne.n	800c8f2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c8dc:	4b5e      	ldr	r3, [pc, #376]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c8de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c8ea:	495b      	ldr	r1, [pc, #364]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c8ec:	4313      	orrs	r3, r2
 800c8ee:	658b      	str	r3, [r1, #88]	@ 0x58
 800c8f0:	e001      	b.n	800c8f6 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8f2:	7dfb      	ldrb	r3, [r7, #23]
 800c8f4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d033      	beq.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c908:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c90c:	d01c      	beq.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800c90e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c912:	d816      	bhi.n	800c942 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800c914:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c918:	d003      	beq.n	800c922 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800c91a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c91e:	d007      	beq.n	800c930 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 800c920:	e00f      	b.n	800c942 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c922:	4b4d      	ldr	r3, [pc, #308]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c926:	4a4c      	ldr	r2, [pc, #304]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c92c:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800c92e:	e00c      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	3324      	adds	r3, #36	@ 0x24
 800c934:	2101      	movs	r1, #1
 800c936:	4618      	mov	r0, r3
 800c938:	f001 f9d6 	bl	800dce8 <RCCEx_PLL3_Config>
 800c93c:	4603      	mov	r3, r0
 800c93e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800c940:	e003      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c942:	2301      	movs	r3, #1
 800c944:	75fb      	strb	r3, [r7, #23]
      break;
 800c946:	e000      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 800c948:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c94a:	7dfb      	ldrb	r3, [r7, #23]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d10a      	bne.n	800c966 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c950:	4b41      	ldr	r3, [pc, #260]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c954:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c95e:	493e      	ldr	r1, [pc, #248]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c960:	4313      	orrs	r3, r2
 800c962:	654b      	str	r3, [r1, #84]	@ 0x54
 800c964:	e001      	b.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c966:	7dfb      	ldrb	r3, [r7, #23]
 800c968:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c972:	2b00      	cmp	r3, #0
 800c974:	d029      	beq.n	800c9ca <HAL_RCCEx_PeriphCLKConfig+0xca6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d003      	beq.n	800c986 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 800c97e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c982:	d007      	beq.n	800c994 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800c984:	e00f      	b.n	800c9a6 <HAL_RCCEx_PeriphCLKConfig+0xc82>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c986:	4b34      	ldr	r3, [pc, #208]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c98a:	4a33      	ldr	r2, [pc, #204]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c98c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c990:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800c992:	e00b      	b.n	800c9ac <HAL_RCCEx_PeriphCLKConfig+0xc88>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	3304      	adds	r3, #4
 800c998:	2102      	movs	r1, #2
 800c99a:	4618      	mov	r0, r3
 800c99c:	f001 f8f2 	bl	800db84 <RCCEx_PLL2_Config>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800c9a4:	e002      	b.n	800c9ac <HAL_RCCEx_PeriphCLKConfig+0xc88>

    default:
      ret = HAL_ERROR;
 800c9a6:	2301      	movs	r3, #1
 800c9a8:	75fb      	strb	r3, [r7, #23]
      break;
 800c9aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c9ac:	7dfb      	ldrb	r3, [r7, #23]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d109      	bne.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0xca2>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c9b2:	4b29      	ldr	r3, [pc, #164]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c9b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c9b6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c9be:	4926      	ldr	r1, [pc, #152]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800c9c0:	4313      	orrs	r3, r2
 800c9c2:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800c9c4:	e001      	b.n	800c9ca <HAL_RCCEx_PeriphCLKConfig+0xca6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c9c6:	7dfb      	ldrb	r3, [r7, #23]
 800c9c8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d00a      	beq.n	800c9ec <HAL_RCCEx_PeriphCLKConfig+0xcc8>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	3324      	adds	r3, #36	@ 0x24
 800c9da:	2102      	movs	r1, #2
 800c9dc:	4618      	mov	r0, r3
 800c9de:	f001 f983 	bl	800dce8 <RCCEx_PLL3_Config>
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d001      	beq.n	800c9ec <HAL_RCCEx_PeriphCLKConfig+0xcc8>
    {
      status=HAL_ERROR;
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d033      	beq.n	800ca60 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c9fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ca00:	d017      	beq.n	800ca32 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800ca02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ca06:	d811      	bhi.n	800ca2c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800ca08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca0c:	d013      	beq.n	800ca36 <HAL_RCCEx_PeriphCLKConfig+0xd12>
 800ca0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca12:	d80b      	bhi.n	800ca2c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d010      	beq.n	800ca3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
 800ca18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca1c:	d106      	bne.n	800ca2c <HAL_RCCEx_PeriphCLKConfig+0xd08>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ca1e:	4b0e      	ldr	r3, [pc, #56]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800ca20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca22:	4a0d      	ldr	r2, [pc, #52]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800ca24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ca28:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800ca2a:	e007      	b.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0xd18>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ca2c:	2301      	movs	r3, #1
 800ca2e:	75fb      	strb	r3, [r7, #23]
      break;
 800ca30:	e004      	b.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 800ca32:	bf00      	nop
 800ca34:	e002      	b.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 800ca36:	bf00      	nop
 800ca38:	e000      	b.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 800ca3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ca3c:	7dfb      	ldrb	r3, [r7, #23]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d10c      	bne.n	800ca5c <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ca42:	4b05      	ldr	r3, [pc, #20]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800ca44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca46:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ca4e:	4902      	ldr	r1, [pc, #8]	@ (800ca58 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800ca50:	4313      	orrs	r3, r2
 800ca52:	654b      	str	r3, [r1, #84]	@ 0x54
 800ca54:	e004      	b.n	800ca60 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 800ca56:	bf00      	nop
 800ca58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca5c:	7dfb      	ldrb	r3, [r7, #23]
 800ca5e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d008      	beq.n	800ca7e <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ca6c:	4b29      	ldr	r3, [pc, #164]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800ca6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca70:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca78:	4926      	ldr	r1, [pc, #152]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800ca7a:	4313      	orrs	r3, r2
 800ca7c:	650b      	str	r3, [r1, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d008      	beq.n	800ca9c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ca8a:	4b22      	ldr	r3, [pc, #136]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800ca8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca8e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ca96:	491f      	ldr	r1, [pc, #124]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800ca98:	4313      	orrs	r3, r2
 800ca9a:	650b      	str	r3, [r1, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d00d      	beq.n	800cac4 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800caa8:	4b1a      	ldr	r3, [pc, #104]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800caaa:	691b      	ldr	r3, [r3, #16]
 800caac:	4a19      	ldr	r2, [pc, #100]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800caae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800cab2:	6113      	str	r3, [r2, #16]
 800cab4:	4b17      	ldr	r3, [pc, #92]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cab6:	691a      	ldr	r2, [r3, #16]
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cabe:	4915      	ldr	r1, [pc, #84]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cac0:	4313      	orrs	r3, r2
 800cac2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	da08      	bge.n	800cade <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800cacc:	4b11      	ldr	r3, [pc, #68]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cad0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cad8:	490e      	ldr	r1, [pc, #56]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cada:	4313      	orrs	r3, r2
 800cadc:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d009      	beq.n	800cafe <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800caea:	4b0a      	ldr	r3, [pc, #40]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800caec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800caee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800caf8:	4906      	ldr	r1, [pc, #24]	@ (800cb14 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cafa:	4313      	orrs	r3, r2
 800cafc:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  if (status == HAL_OK)
 800cafe:	7dbb      	ldrb	r3, [r7, #22]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d101      	bne.n	800cb08 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 800cb04:	2300      	movs	r3, #0
 800cb06:	e000      	b.n	800cb0a <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 800cb08:	2301      	movs	r3, #1
}
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	3718      	adds	r7, #24
 800cb0e:	46bd      	mov	sp, r7
 800cb10:	bd80      	pop	{r7, pc}
 800cb12:	bf00      	nop
 800cb14:	58024400 	.word	0x58024400

0800cb18 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b090      	sub	sp, #64	@ 0x40
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb26:	f040 8089 	bne.w	800cc3c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800cb2a:	4b95      	ldr	r3, [pc, #596]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cb2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb2e:	f003 0307 	and.w	r3, r3, #7
 800cb32:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (saiclocksource)
 800cb34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb36:	2b04      	cmp	r3, #4
 800cb38:	d87d      	bhi.n	800cc36 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 800cb3a:	a201      	add	r2, pc, #4	@ (adr r2, 800cb40 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 800cb3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb40:	0800cb55 	.word	0x0800cb55
 800cb44:	0800cb79 	.word	0x0800cb79
 800cb48:	0800cb9d 	.word	0x0800cb9d
 800cb4c:	0800cc31 	.word	0x0800cc31
 800cb50:	0800cbc1 	.word	0x0800cbc1
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cb54:	4b8a      	ldr	r3, [pc, #552]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cb5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cb60:	d107      	bne.n	800cb72 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cb62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cb66:	4618      	mov	r0, r3
 800cb68:	f000 feba 	bl	800d8e0 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800cb6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cb70:	e3ef      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800cb72:	2300      	movs	r3, #0
 800cb74:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cb76:	e3ec      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cb78:	4b81      	ldr	r3, [pc, #516]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cb80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cb84:	d107      	bne.n	800cb96 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cb86:	f107 0318 	add.w	r3, r7, #24
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f000 fc00 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cb90:	69bb      	ldr	r3, [r7, #24]
 800cb92:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cb94:	e3dd      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800cb96:	2300      	movs	r3, #0
 800cb98:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cb9a:	e3da      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cb9c:	4b78      	ldr	r3, [pc, #480]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cba4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cba8:	d107      	bne.n	800cbba <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cbaa:	f107 030c 	add.w	r3, r7, #12
 800cbae:	4618      	mov	r0, r3
 800cbb0:	f000 fd42 	bl	800d638 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cbb8:	e3cb      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800cbba:	2300      	movs	r3, #0
 800cbbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cbbe:	e3c8      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800cbc0:	4b6f      	ldr	r3, [pc, #444]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cbc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cbc4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cbc8:	637b      	str	r3, [r7, #52]	@ 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cbca:	4b6d      	ldr	r3, [pc, #436]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	f003 0304 	and.w	r3, r3, #4
 800cbd2:	2b04      	cmp	r3, #4
 800cbd4:	d10c      	bne.n	800cbf0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 800cbd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d109      	bne.n	800cbf0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800cbdc:	4b68      	ldr	r3, [pc, #416]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	08db      	lsrs	r3, r3, #3
 800cbe2:	f003 0303 	and.w	r3, r3, #3
 800cbe6:	4a67      	ldr	r2, [pc, #412]	@ (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 800cbe8:	fa22 f303 	lsr.w	r3, r2, r3
 800cbec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cbee:	e01e      	b.n	800cc2e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cbf0:	4b63      	ldr	r3, [pc, #396]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cbf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cbfc:	d106      	bne.n	800cc0c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800cbfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc04:	d102      	bne.n	800cc0c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800cc06:	4b60      	ldr	r3, [pc, #384]	@ (800cd88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cc08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc0a:	e010      	b.n	800cc2e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cc0c:	4b5c      	ldr	r3, [pc, #368]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc18:	d106      	bne.n	800cc28 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800cc1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc20:	d102      	bne.n	800cc28 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800cc22:	4b5a      	ldr	r3, [pc, #360]	@ (800cd8c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800cc24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc26:	e002      	b.n	800cc2e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800cc28:	2300      	movs	r3, #0
 800cc2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }

          break;
 800cc2c:	e391      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800cc2e:	e390      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800cc30:	4b57      	ldr	r3, [pc, #348]	@ (800cd90 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800cc32:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cc34:	e38d      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      default :
        {
          frequency = 0;
 800cc36:	2300      	movs	r3, #0
 800cc38:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cc3a:	e38a      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cc42:	f040 80a7 	bne.w	800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800cc46:	4b4e      	ldr	r3, [pc, #312]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cc48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc4a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800cc4e:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (saiclocksource)
 800cc50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cc56:	d054      	beq.n	800cd02 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800cc58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cc5e:	f200 808b 	bhi.w	800cd78 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800cc62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc64:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cc68:	f000 8083 	beq.w	800cd72 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800cc6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc6e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cc72:	f200 8081 	bhi.w	800cd78 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800cc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cc7c:	d02f      	beq.n	800ccde <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 800cc7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cc84:	d878      	bhi.n	800cd78 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800cc86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d004      	beq.n	800cc96 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 800cc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cc92:	d012      	beq.n	800ccba <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 800cc94:	e070      	b.n	800cd78 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cc96:	4b3a      	ldr	r3, [pc, #232]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cc9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cca2:	d107      	bne.n	800ccb4 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cca8:	4618      	mov	r0, r3
 800ccaa:	f000 fe19 	bl	800d8e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ccae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ccb2:	e34e      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800ccb8:	e34b      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ccba:	4b31      	ldr	r3, [pc, #196]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ccc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ccc6:	d107      	bne.n	800ccd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ccc8:	f107 0318 	add.w	r3, r7, #24
 800cccc:	4618      	mov	r0, r3
 800ccce:	f000 fb5f 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ccd2:	69bb      	ldr	r3, [r7, #24]
 800ccd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ccd6:	e33c      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800ccd8:	2300      	movs	r3, #0
 800ccda:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800ccdc:	e339      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ccde:	4b28      	ldr	r3, [pc, #160]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cce6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ccea:	d107      	bne.n	800ccfc <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ccec:	f107 030c 	add.w	r3, r7, #12
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	f000 fca1 	bl	800d638 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ccfa:	e32a      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cd00:	e327      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800cd02:	4b1f      	ldr	r3, [pc, #124]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cd04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cd06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cd0a:	637b      	str	r3, [r7, #52]	@ 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cd0c:	4b1c      	ldr	r3, [pc, #112]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f003 0304 	and.w	r3, r3, #4
 800cd14:	2b04      	cmp	r3, #4
 800cd16:	d10c      	bne.n	800cd32 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 800cd18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d109      	bne.n	800cd32 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800cd1e:	4b18      	ldr	r3, [pc, #96]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	08db      	lsrs	r3, r3, #3
 800cd24:	f003 0303 	and.w	r3, r3, #3
 800cd28:	4a16      	ldr	r2, [pc, #88]	@ (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 800cd2a:	fa22 f303 	lsr.w	r3, r2, r3
 800cd2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cd30:	e01e      	b.n	800cd70 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cd32:	4b13      	ldr	r3, [pc, #76]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd3e:	d106      	bne.n	800cd4e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 800cd40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd46:	d102      	bne.n	800cd4e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800cd48:	4b0f      	ldr	r3, [pc, #60]	@ (800cd88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cd4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cd4c:	e010      	b.n	800cd70 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cd4e:	4b0c      	ldr	r3, [pc, #48]	@ (800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cd56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cd5a:	d106      	bne.n	800cd6a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 800cd5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd62:	d102      	bne.n	800cd6a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800cd64:	4b09      	ldr	r3, [pc, #36]	@ (800cd8c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800cd66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cd68:	e002      	b.n	800cd70 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }

          break;
 800cd6e:	e2f0      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800cd70:	e2ef      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800cd72:	4b07      	ldr	r3, [pc, #28]	@ (800cd90 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800cd74:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cd76:	e2ec      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      default :
        {
          frequency = 0;
 800cd78:	2300      	movs	r3, #0
 800cd7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cd7c:	e2e9      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800cd7e:	bf00      	nop
 800cd80:	58024400 	.word	0x58024400
 800cd84:	03d09000 	.word	0x03d09000
 800cd88:	003d0900 	.word	0x003d0900
 800cd8c:	02faf080 	.word	0x02faf080
 800cd90:	00bb8000 	.word	0x00bb8000
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd9a:	f040 809c 	bne.w	800ced6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800cd9e:	4b9d      	ldr	r3, [pc, #628]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cda0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cda2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800cda6:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (saiclocksource)
 800cda8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdaa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cdae:	d054      	beq.n	800ce5a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800cdb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdb2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cdb6:	f200 808b 	bhi.w	800ced0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800cdba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdbc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cdc0:	f000 8083 	beq.w	800ceca <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800cdc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdc6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cdca:	f200 8081 	bhi.w	800ced0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800cdce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cdd4:	d02f      	beq.n	800ce36 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800cdd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cddc:	d878      	bhi.n	800ced0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800cdde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d004      	beq.n	800cdee <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 800cde4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cde6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cdea:	d012      	beq.n	800ce12 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800cdec:	e070      	b.n	800ced0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cdee:	4b89      	ldr	r3, [pc, #548]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cdf6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cdfa:	d107      	bne.n	800ce0c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cdfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ce00:	4618      	mov	r0, r3
 800ce02:	f000 fd6d 	bl	800d8e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ce06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce08:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ce0a:	e2a2      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800ce10:	e29f      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ce12:	4b80      	ldr	r3, [pc, #512]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ce1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ce1e:	d107      	bne.n	800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ce20:	f107 0318 	add.w	r3, r7, #24
 800ce24:	4618      	mov	r0, r3
 800ce26:	f000 fab3 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ce2a:	69bb      	ldr	r3, [r7, #24]
 800ce2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 800ce2e:	e290      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800ce30:	2300      	movs	r3, #0
 800ce32:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800ce34:	e28d      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ce36:	4b77      	ldr	r3, [pc, #476]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ce3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce42:	d107      	bne.n	800ce54 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ce44:	f107 030c 	add.w	r3, r7, #12
 800ce48:	4618      	mov	r0, r3
 800ce4a:	f000 fbf5 	bl	800d638 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ce52:	e27e      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800ce54:	2300      	movs	r3, #0
 800ce56:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800ce58:	e27b      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800ce5a:	4b6e      	ldr	r3, [pc, #440]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800ce5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ce62:	637b      	str	r3, [r7, #52]	@ 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ce64:	4b6b      	ldr	r3, [pc, #428]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	f003 0304 	and.w	r3, r3, #4
 800ce6c:	2b04      	cmp	r3, #4
 800ce6e:	d10c      	bne.n	800ce8a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800ce70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d109      	bne.n	800ce8a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ce76:	4b67      	ldr	r3, [pc, #412]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	08db      	lsrs	r3, r3, #3
 800ce7c:	f003 0303 	and.w	r3, r3, #3
 800ce80:	4a65      	ldr	r2, [pc, #404]	@ (800d018 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800ce82:	fa22 f303 	lsr.w	r3, r2, r3
 800ce86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce88:	e01e      	b.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ce8a:	4b62      	ldr	r3, [pc, #392]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce96:	d106      	bne.n	800cea6 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
 800ce98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce9e:	d102      	bne.n	800cea6 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800cea0:	4b5e      	ldr	r3, [pc, #376]	@ (800d01c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800cea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cea4:	e010      	b.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cea6:	4b5b      	ldr	r3, [pc, #364]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ceae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ceb2:	d106      	bne.n	800cec2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 800ceb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ceba:	d102      	bne.n	800cec2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800cebc:	4b58      	ldr	r3, [pc, #352]	@ (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 800cebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cec0:	e002      	b.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800cec2:	2300      	movs	r3, #0
 800cec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }

          break;
 800cec6:	e244      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800cec8:	e243      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800ceca:	4b56      	ldr	r3, [pc, #344]	@ (800d024 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800cecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cece:	e240      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      default :
        {
          frequency = 0;
 800ced0:	2300      	movs	r3, #0
 800ced2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800ced4:	e23d      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cedc:	f040 80a7 	bne.w	800d02e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800cee0:	4b4c      	ldr	r3, [pc, #304]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cee2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cee4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800cee8:	63bb      	str	r3, [r7, #56]	@ 0x38

      switch (srcclk)
 800ceea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cef0:	d055      	beq.n	800cf9e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 800cef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cef4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cef8:	f200 8096 	bhi.w	800d028 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 800cefc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cefe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cf02:	f000 8084 	beq.w	800d00e <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800cf06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf08:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cf0c:	f200 808c 	bhi.w	800d028 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 800cf10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cf16:	d030      	beq.n	800cf7a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 800cf18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cf1e:	f200 8083 	bhi.w	800d028 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 800cf22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d004      	beq.n	800cf32 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 800cf28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cf2e:	d012      	beq.n	800cf56 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
 800cf30:	e07a      	b.n	800d028 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cf32:	4b38      	ldr	r3, [pc, #224]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cf3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cf3e:	d107      	bne.n	800cf50 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cf40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cf44:	4618      	mov	r0, r3
 800cf46:	f000 fccb 	bl	800d8e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cf4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cf4e:	e200      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800cf50:	2300      	movs	r3, #0
 800cf52:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cf54:	e1fd      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cf56:	4b2f      	ldr	r3, [pc, #188]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cf5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cf62:	d107      	bne.n	800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf64:	f107 0318 	add.w	r3, r7, #24
 800cf68:	4618      	mov	r0, r3
 800cf6a:	f000 fa11 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cf6e:	69bb      	ldr	r3, [r7, #24]
 800cf70:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cf72:	e1ee      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800cf74:	2300      	movs	r3, #0
 800cf76:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cf78:	e1eb      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cf7a:	4b26      	ldr	r3, [pc, #152]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cf82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf86:	d107      	bne.n	800cf98 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cf88:	f107 030c 	add.w	r3, r7, #12
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	f000 fb53 	bl	800d638 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cf96:	e1dc      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800cf98:	2300      	movs	r3, #0
 800cf9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800cf9c:	e1d9      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800cf9e:	4b1d      	ldr	r3, [pc, #116]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cfa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cfa2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cfa6:	637b      	str	r3, [r7, #52]	@ 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cfa8:	4b1a      	ldr	r3, [pc, #104]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	f003 0304 	and.w	r3, r3, #4
 800cfb0:	2b04      	cmp	r3, #4
 800cfb2:	d10c      	bne.n	800cfce <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 800cfb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d109      	bne.n	800cfce <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800cfba:	4b16      	ldr	r3, [pc, #88]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	08db      	lsrs	r3, r3, #3
 800cfc0:	f003 0303 	and.w	r3, r3, #3
 800cfc4:	4a14      	ldr	r2, [pc, #80]	@ (800d018 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cfc6:	fa22 f303 	lsr.w	r3, r2, r3
 800cfca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cfcc:	e01e      	b.n	800d00c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cfce:	4b11      	ldr	r3, [pc, #68]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cfd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cfda:	d106      	bne.n	800cfea <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
 800cfdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cfe2:	d102      	bne.n	800cfea <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800cfe4:	4b0d      	ldr	r3, [pc, #52]	@ (800d01c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800cfe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cfe8:	e010      	b.n	800d00c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cfea:	4b0a      	ldr	r3, [pc, #40]	@ (800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cff2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cff6:	d106      	bne.n	800d006 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 800cff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cffa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cffe:	d102      	bne.n	800d006 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800d000:	4b07      	ldr	r3, [pc, #28]	@ (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 800d002:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d004:	e002      	b.n	800d00c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800d006:	2300      	movs	r3, #0
 800d008:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }

          break;
 800d00a:	e1a2      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800d00c:	e1a1      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800d00e:	4b05      	ldr	r3, [pc, #20]	@ (800d024 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800d010:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d012:	e19e      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800d014:	58024400 	.word	0x58024400
 800d018:	03d09000 	.word	0x03d09000
 800d01c:	003d0900 	.word	0x003d0900
 800d020:	02faf080 	.word	0x02faf080
 800d024:	00bb8000 	.word	0x00bb8000
        }
      default :
        {
          frequency = 0;
 800d028:	2300      	movs	r3, #0
 800d02a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d02c:	e191      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800d034:	d173      	bne.n	800d11e <HAL_RCCEx_GetPeriphCLKFreq+0x606>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800d036:	4b9b      	ldr	r3, [pc, #620]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d03a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d03e:	63bb      	str	r3, [r7, #56]	@ 0x38

      switch (srcclk)
 800d040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d042:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d046:	d02f      	beq.n	800d0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 800d048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d04a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d04e:	d863      	bhi.n	800d118 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 800d050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d052:	2b00      	cmp	r3, #0
 800d054:	d004      	beq.n	800d060 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 800d056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d058:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d05c:	d012      	beq.n	800d084 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 800d05e:	e05b      	b.n	800d118 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d060:	4b90      	ldr	r3, [pc, #576]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d068:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d06c:	d107      	bne.n	800d07e <HAL_RCCEx_GetPeriphCLKFreq+0x566>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d06e:	f107 0318 	add.w	r3, r7, #24
 800d072:	4618      	mov	r0, r3
 800d074:	f000 f98c 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d078:	69bb      	ldr	r3, [r7, #24]
 800d07a:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800d07c:	e169      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800d07e:	2300      	movs	r3, #0
 800d080:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d082:	e166      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d084:	4b87      	ldr	r3, [pc, #540]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d08c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d090:	d107      	bne.n	800d0a2 <HAL_RCCEx_GetPeriphCLKFreq+0x58a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d092:	f107 030c 	add.w	r3, r7, #12
 800d096:	4618      	mov	r0, r3
 800d098:	f000 face 	bl	800d638 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d09c:	697b      	ldr	r3, [r7, #20]
 800d09e:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800d0a0:	e157      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d0a6:	e154      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800d0a8:	4b7e      	ldr	r3, [pc, #504]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d0aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d0ac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d0b0:	637b      	str	r3, [r7, #52]	@ 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d0b2:	4b7c      	ldr	r3, [pc, #496]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	f003 0304 	and.w	r3, r3, #4
 800d0ba:	2b04      	cmp	r3, #4
 800d0bc:	d10c      	bne.n	800d0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 800d0be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d109      	bne.n	800d0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d0c4:	4b77      	ldr	r3, [pc, #476]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	08db      	lsrs	r3, r3, #3
 800d0ca:	f003 0303 	and.w	r3, r3, #3
 800d0ce:	4a76      	ldr	r2, [pc, #472]	@ (800d2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 800d0d0:	fa22 f303 	lsr.w	r3, r2, r3
 800d0d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d0d6:	e01e      	b.n	800d116 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d0d8:	4b72      	ldr	r3, [pc, #456]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d0e4:	d106      	bne.n	800d0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
 800d0e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d0ec:	d102      	bne.n	800d0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800d0ee:	4b6f      	ldr	r3, [pc, #444]	@ (800d2ac <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 800d0f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d0f2:	e010      	b.n	800d116 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d0f4:	4b6b      	ldr	r3, [pc, #428]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d100:	d106      	bne.n	800d110 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>
 800d102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d104:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d108:	d102      	bne.n	800d110 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800d10a:	4b69      	ldr	r3, [pc, #420]	@ (800d2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800d10c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d10e:	e002      	b.n	800d116 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800d110:	2300      	movs	r3, #0
 800d112:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }

          break;
 800d114:	e11d      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800d116:	e11c      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      default :
        {
          frequency = 0;
 800d118:	2300      	movs	r3, #0
 800d11a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d11c:	e119      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d124:	d133      	bne.n	800d18e <HAL_RCCEx_GetPeriphCLKFreq+0x676>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800d126:	4b5f      	ldr	r3, [pc, #380]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d12a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d12e:	63bb      	str	r3, [r7, #56]	@ 0x38

      switch (srcclk)
 800d130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d132:	2b00      	cmp	r3, #0
 800d134:	d004      	beq.n	800d140 <HAL_RCCEx_GetPeriphCLKFreq+0x628>
 800d136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d138:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d13c:	d012      	beq.n	800d164 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800d13e:	e023      	b.n	800d188 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d140:	4b58      	ldr	r3, [pc, #352]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d148:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d14c:	d107      	bne.n	800d15e <HAL_RCCEx_GetPeriphCLKFreq+0x646>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d14e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d152:	4618      	mov	r0, r3
 800d154:	f000 fbc4 	bl	800d8e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d15a:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d15c:	e0f9      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800d15e:	2300      	movs	r3, #0
 800d160:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d162:	e0f6      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d164:	4b4f      	ldr	r3, [pc, #316]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d16c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d170:	d107      	bne.n	800d182 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d172:	f107 0318 	add.w	r3, r7, #24
 800d176:	4618      	mov	r0, r3
 800d178:	f000 f90a 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d17c:	6a3b      	ldr	r3, [r7, #32]
 800d17e:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d180:	e0e7      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800d182:	2300      	movs	r3, #0
 800d184:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d186:	e0e4      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      default :
        {
          frequency = 0;
 800d188:	2300      	movs	r3, #0
 800d18a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d18c:	e0e1      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d194:	f040 808e 	bne.w	800d2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800d198:	4b42      	ldr	r3, [pc, #264]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d19a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d19c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800d1a0:	63bb      	str	r3, [r7, #56]	@ 0x38

      switch (srcclk)
 800d1a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d1a8:	d06b      	beq.n	800d282 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 800d1aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d1b0:	d874      	bhi.n	800d29c <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 800d1b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1b8:	d056      	beq.n	800d268 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
 800d1ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1c0:	d86c      	bhi.n	800d29c <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 800d1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d1c8:	d03b      	beq.n	800d242 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800d1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d1d0:	d864      	bhi.n	800d29c <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 800d1d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d1d8:	d021      	beq.n	800d21e <HAL_RCCEx_GetPeriphCLKFreq+0x706>
 800d1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d1e0:	d85c      	bhi.n	800d29c <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 800d1e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d004      	beq.n	800d1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800d1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d1ee:	d004      	beq.n	800d1fa <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 800d1f0:	e054      	b.n	800d29c <HAL_RCCEx_GetPeriphCLKFreq+0x784>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800d1f2:	f000 f8b7 	bl	800d364 <HAL_RCCEx_GetD3PCLK1Freq>
 800d1f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
          break;
 800d1f8:	e0ab      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d1fa:	4b2a      	ldr	r3, [pc, #168]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d202:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d206:	d107      	bne.n	800d218 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d208:	f107 0318 	add.w	r3, r7, #24
 800d20c:	4618      	mov	r0, r3
 800d20e:	f000 f8bf 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d212:	69fb      	ldr	r3, [r7, #28]
 800d214:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d216:	e09c      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800d218:	2300      	movs	r3, #0
 800d21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d21c:	e099      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d21e:	4b21      	ldr	r3, [pc, #132]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d226:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d22a:	d107      	bne.n	800d23c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d22c:	f107 030c 	add.w	r3, r7, #12
 800d230:	4618      	mov	r0, r3
 800d232:	f000 fa01 	bl	800d638 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d236:	693b      	ldr	r3, [r7, #16]
 800d238:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d23a:	e08a      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800d23c:	2300      	movs	r3, #0
 800d23e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d240:	e087      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d242:	4b18      	ldr	r3, [pc, #96]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f003 0304 	and.w	r3, r3, #4
 800d24a:	2b04      	cmp	r3, #4
 800d24c:	d109      	bne.n	800d262 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d24e:	4b15      	ldr	r3, [pc, #84]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	08db      	lsrs	r3, r3, #3
 800d254:	f003 0303 	and.w	r3, r3, #3
 800d258:	4a13      	ldr	r2, [pc, #76]	@ (800d2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 800d25a:	fa22 f303 	lsr.w	r3, r2, r3
 800d25e:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d260:	e077      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800d262:	2300      	movs	r3, #0
 800d264:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d266:	e074      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d268:	4b0e      	ldr	r3, [pc, #56]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d270:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d274:	d102      	bne.n	800d27c <HAL_RCCEx_GetPeriphCLKFreq+0x764>
         {
          frequency = CSI_VALUE;
 800d276:	4b0d      	ldr	r3, [pc, #52]	@ (800d2ac <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 800d278:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800d27a:	e06a      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800d27c:	2300      	movs	r3, #0
 800d27e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d280:	e067      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d282:	4b08      	ldr	r3, [pc, #32]	@ (800d2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d28a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d28e:	d102      	bne.n	800d296 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
         {
          frequency = HSE_VALUE;
 800d290:	4b07      	ldr	r3, [pc, #28]	@ (800d2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800d292:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d294:	e05d      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800d296:	2300      	movs	r3, #0
 800d298:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d29a:	e05a      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800d29c:	2300      	movs	r3, #0
 800d29e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d2a0:	e057      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800d2a2:	bf00      	nop
 800d2a4:	58024400 	.word	0x58024400
 800d2a8:	03d09000 	.word	0x03d09000
 800d2ac:	003d0900 	.word	0x003d0900
 800d2b0:	02faf080 	.word	0x02faf080
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d2ba:	d148      	bne.n	800d34e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800d2bc:	4b27      	ldr	r3, [pc, #156]	@ (800d35c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800d2be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d2c4:	63bb      	str	r3, [r7, #56]	@ 0x38

      switch (srcclk)
 800d2c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d2cc:	d02a      	beq.n	800d324 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
 800d2ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d2d4:	d838      	bhi.n	800d348 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 800d2d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d004      	beq.n	800d2e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
 800d2dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d2e2:	d00d      	beq.n	800d300 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
 800d2e4:	e030      	b.n	800d348 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d2e6:	4b1d      	ldr	r3, [pc, #116]	@ (800d35c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d2ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d2f2:	d102      	bne.n	800d2fa <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
         {
          frequency = HSE_VALUE;
 800d2f4:	4b1a      	ldr	r3, [pc, #104]	@ (800d360 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800d2f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d2f8:	e02b      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d2fe:	e028      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d300:	4b16      	ldr	r3, [pc, #88]	@ (800d35c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d308:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d30c:	d107      	bne.n	800d31e <HAL_RCCEx_GetPeriphCLKFreq+0x806>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d30e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d312:	4618      	mov	r0, r3
 800d314:	f000 fae4 	bl	800d8e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d31a:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d31c:	e019      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800d31e:	2300      	movs	r3, #0
 800d320:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d322:	e016      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d324:	4b0d      	ldr	r3, [pc, #52]	@ (800d35c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d32c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d330:	d107      	bne.n	800d342 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d332:	f107 0318 	add.w	r3, r7, #24
 800d336:	4618      	mov	r0, r3
 800d338:	f000 f82a 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d33c:	69fb      	ldr	r3, [r7, #28]
 800d33e:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d340:	e007      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800d342:	2300      	movs	r3, #0
 800d344:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d346:	e004      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      default :
        {
          frequency = 0;
 800d348:	2300      	movs	r3, #0
 800d34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800d34c:	e001      	b.n	800d352 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      }
    }
  else
    {
      frequency = 0;
 800d34e:	2300      	movs	r3, #0
 800d350:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

  return frequency;
 800d352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d354:	4618      	mov	r0, r3
 800d356:	3740      	adds	r7, #64	@ 0x40
 800d358:	46bd      	mov	sp, r7
 800d35a:	bd80      	pop	{r7, pc}
 800d35c:	58024400 	.word	0x58024400
 800d360:	02faf080 	.word	0x02faf080

0800d364 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d368:	f7fe fc80 	bl	800bc6c <HAL_RCC_GetHCLKFreq>
 800d36c:	4602      	mov	r2, r0
 800d36e:	4b06      	ldr	r3, [pc, #24]	@ (800d388 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d370:	6a1b      	ldr	r3, [r3, #32]
 800d372:	091b      	lsrs	r3, r3, #4
 800d374:	f003 0307 	and.w	r3, r3, #7
 800d378:	4904      	ldr	r1, [pc, #16]	@ (800d38c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d37a:	5ccb      	ldrb	r3, [r1, r3]
 800d37c:	f003 031f 	and.w	r3, r3, #31
 800d380:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d384:	4618      	mov	r0, r3
 800d386:	bd80      	pop	{r7, pc}
 800d388:	58024400 	.word	0x58024400
 800d38c:	0801696c 	.word	0x0801696c

0800d390 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800d390:	b480      	push	{r7}
 800d392:	b089      	sub	sp, #36	@ 0x24
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d398:	4ba1      	ldr	r3, [pc, #644]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d39a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d39c:	f003 0303 	and.w	r3, r3, #3
 800d3a0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800d3a2:	4b9f      	ldr	r3, [pc, #636]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d3a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3a6:	0b1b      	lsrs	r3, r3, #12
 800d3a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d3ac:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d3ae:	4b9c      	ldr	r3, [pc, #624]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d3b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3b2:	091b      	lsrs	r3, r3, #4
 800d3b4:	f003 0301 	and.w	r3, r3, #1
 800d3b8:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800d3ba:	4b99      	ldr	r3, [pc, #612]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d3bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3be:	08db      	lsrs	r3, r3, #3
 800d3c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d3c4:	693a      	ldr	r2, [r7, #16]
 800d3c6:	fb02 f303 	mul.w	r3, r2, r3
 800d3ca:	ee07 3a90 	vmov	s15, r3
 800d3ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3d2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d3d6:	697b      	ldr	r3, [r7, #20]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	f000 8111 	beq.w	800d600 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d3de:	69bb      	ldr	r3, [r7, #24]
 800d3e0:	2b02      	cmp	r3, #2
 800d3e2:	f000 8083 	beq.w	800d4ec <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d3e6:	69bb      	ldr	r3, [r7, #24]
 800d3e8:	2b02      	cmp	r3, #2
 800d3ea:	f200 80a1 	bhi.w	800d530 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d3ee:	69bb      	ldr	r3, [r7, #24]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d003      	beq.n	800d3fc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d3f4:	69bb      	ldr	r3, [r7, #24]
 800d3f6:	2b01      	cmp	r3, #1
 800d3f8:	d056      	beq.n	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d3fa:	e099      	b.n	800d530 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d3fc:	4b88      	ldr	r3, [pc, #544]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	f003 0320 	and.w	r3, r3, #32
 800d404:	2b00      	cmp	r3, #0
 800d406:	d02d      	beq.n	800d464 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d408:	4b85      	ldr	r3, [pc, #532]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	08db      	lsrs	r3, r3, #3
 800d40e:	f003 0303 	and.w	r3, r3, #3
 800d412:	4a84      	ldr	r2, [pc, #528]	@ (800d624 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d414:	fa22 f303 	lsr.w	r3, r2, r3
 800d418:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	ee07 3a90 	vmov	s15, r3
 800d420:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d424:	697b      	ldr	r3, [r7, #20]
 800d426:	ee07 3a90 	vmov	s15, r3
 800d42a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d42e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d432:	4b7b      	ldr	r3, [pc, #492]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d43a:	ee07 3a90 	vmov	s15, r3
 800d43e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d442:	ed97 6a03 	vldr	s12, [r7, #12]
 800d446:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d628 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d44a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d44e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d45a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d45e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d462:	e087      	b.n	800d574 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	ee07 3a90 	vmov	s15, r3
 800d46a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d46e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d62c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d476:	4b6a      	ldr	r3, [pc, #424]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d47a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d47e:	ee07 3a90 	vmov	s15, r3
 800d482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d486:	ed97 6a03 	vldr	s12, [r7, #12]
 800d48a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d628 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d48e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d496:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d49a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d49e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d4a6:	e065      	b.n	800d574 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d4a8:	697b      	ldr	r3, [r7, #20]
 800d4aa:	ee07 3a90 	vmov	s15, r3
 800d4ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4b2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d630 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d4b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4ba:	4b59      	ldr	r3, [pc, #356]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4c2:	ee07 3a90 	vmov	s15, r3
 800d4c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4ce:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d628 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d4d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d4de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d4ea:	e043      	b.n	800d574 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d4ec:	697b      	ldr	r3, [r7, #20]
 800d4ee:	ee07 3a90 	vmov	s15, r3
 800d4f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4f6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d634 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d4fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4fe:	4b48      	ldr	r3, [pc, #288]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d506:	ee07 3a90 	vmov	s15, r3
 800d50a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d50e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d512:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d628 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d516:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d51a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d51e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d522:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d52a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d52e:	e021      	b.n	800d574 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d530:	697b      	ldr	r3, [r7, #20]
 800d532:	ee07 3a90 	vmov	s15, r3
 800d536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d53a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d630 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d53e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d542:	4b37      	ldr	r3, [pc, #220]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d546:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d54a:	ee07 3a90 	vmov	s15, r3
 800d54e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d552:	ed97 6a03 	vldr	s12, [r7, #12]
 800d556:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d628 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d55a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d55e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d562:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d566:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d56a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d56e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d572:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800d574:	4b2a      	ldr	r3, [pc, #168]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d578:	0a5b      	lsrs	r3, r3, #9
 800d57a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d57e:	ee07 3a90 	vmov	s15, r3
 800d582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d586:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d58a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d58e:	edd7 6a07 	vldr	s13, [r7, #28]
 800d592:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d596:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d59a:	ee17 2a90 	vmov	r2, s15
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800d5a2:	4b1f      	ldr	r3, [pc, #124]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5a6:	0c1b      	lsrs	r3, r3, #16
 800d5a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d5ac:	ee07 3a90 	vmov	s15, r3
 800d5b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d5b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d5bc:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d5c8:	ee17 2a90 	vmov	r2, s15
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800d5d0:	4b13      	ldr	r3, [pc, #76]	@ (800d620 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5d4:	0e1b      	lsrs	r3, r3, #24
 800d5d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d5da:	ee07 3a90 	vmov	s15, r3
 800d5de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d5e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d5ea:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d5f6:	ee17 2a90 	vmov	r2, s15
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d5fe:	e008      	b.n	800d612 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	2200      	movs	r2, #0
 800d604:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	2200      	movs	r2, #0
 800d60a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2200      	movs	r2, #0
 800d610:	609a      	str	r2, [r3, #8]
}
 800d612:	bf00      	nop
 800d614:	3724      	adds	r7, #36	@ 0x24
 800d616:	46bd      	mov	sp, r7
 800d618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61c:	4770      	bx	lr
 800d61e:	bf00      	nop
 800d620:	58024400 	.word	0x58024400
 800d624:	03d09000 	.word	0x03d09000
 800d628:	46000000 	.word	0x46000000
 800d62c:	4c742400 	.word	0x4c742400
 800d630:	4a742400 	.word	0x4a742400
 800d634:	4c3ebc20 	.word	0x4c3ebc20

0800d638 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800d638:	b480      	push	{r7}
 800d63a:	b089      	sub	sp, #36	@ 0x24
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d640:	4ba1      	ldr	r3, [pc, #644]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d644:	f003 0303 	and.w	r3, r3, #3
 800d648:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800d64a:	4b9f      	ldr	r3, [pc, #636]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d64c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d64e:	0d1b      	lsrs	r3, r3, #20
 800d650:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d654:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d656:	4b9c      	ldr	r3, [pc, #624]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d65a:	0a1b      	lsrs	r3, r3, #8
 800d65c:	f003 0301 	and.w	r3, r3, #1
 800d660:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800d662:	4b99      	ldr	r3, [pc, #612]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d666:	08db      	lsrs	r3, r3, #3
 800d668:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d66c:	693a      	ldr	r2, [r7, #16]
 800d66e:	fb02 f303 	mul.w	r3, r2, r3
 800d672:	ee07 3a90 	vmov	s15, r3
 800d676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d67a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d67e:	697b      	ldr	r3, [r7, #20]
 800d680:	2b00      	cmp	r3, #0
 800d682:	f000 8111 	beq.w	800d8a8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d686:	69bb      	ldr	r3, [r7, #24]
 800d688:	2b02      	cmp	r3, #2
 800d68a:	f000 8083 	beq.w	800d794 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d68e:	69bb      	ldr	r3, [r7, #24]
 800d690:	2b02      	cmp	r3, #2
 800d692:	f200 80a1 	bhi.w	800d7d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d696:	69bb      	ldr	r3, [r7, #24]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d003      	beq.n	800d6a4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d69c:	69bb      	ldr	r3, [r7, #24]
 800d69e:	2b01      	cmp	r3, #1
 800d6a0:	d056      	beq.n	800d750 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d6a2:	e099      	b.n	800d7d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d6a4:	4b88      	ldr	r3, [pc, #544]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f003 0320 	and.w	r3, r3, #32
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d02d      	beq.n	800d70c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d6b0:	4b85      	ldr	r3, [pc, #532]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	08db      	lsrs	r3, r3, #3
 800d6b6:	f003 0303 	and.w	r3, r3, #3
 800d6ba:	4a84      	ldr	r2, [pc, #528]	@ (800d8cc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d6bc:	fa22 f303 	lsr.w	r3, r2, r3
 800d6c0:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	ee07 3a90 	vmov	s15, r3
 800d6c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d6cc:	697b      	ldr	r3, [r7, #20]
 800d6ce:	ee07 3a90 	vmov	s15, r3
 800d6d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d6da:	4b7b      	ldr	r3, [pc, #492]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d6dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6e2:	ee07 3a90 	vmov	s15, r3
 800d6e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d6ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800d6ee:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d8d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d6f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d6f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d6fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d6fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d702:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d706:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d70a:	e087      	b.n	800d81c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d70c:	697b      	ldr	r3, [r7, #20]
 800d70e:	ee07 3a90 	vmov	s15, r3
 800d712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d716:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d8d4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d71a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d71e:	4b6a      	ldr	r3, [pc, #424]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d722:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d726:	ee07 3a90 	vmov	s15, r3
 800d72a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d72e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d732:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d8d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d736:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d73a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d73e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d742:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d74a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d74e:	e065      	b.n	800d81c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	ee07 3a90 	vmov	s15, r3
 800d756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d75a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d8d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d75e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d762:	4b59      	ldr	r3, [pc, #356]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d76a:	ee07 3a90 	vmov	s15, r3
 800d76e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d772:	ed97 6a03 	vldr	s12, [r7, #12]
 800d776:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d8d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d77a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d77e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d782:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d786:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d78a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d78e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d792:	e043      	b.n	800d81c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	ee07 3a90 	vmov	s15, r3
 800d79a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d79e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d8dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d7a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7a6:	4b48      	ldr	r3, [pc, #288]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7ae:	ee07 3a90 	vmov	s15, r3
 800d7b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d7ba:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d8d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d7be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d7c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d7c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d7ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7d2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d7d6:	e021      	b.n	800d81c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d7d8:	697b      	ldr	r3, [r7, #20]
 800d7da:	ee07 3a90 	vmov	s15, r3
 800d7de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7e2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d8d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d7e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7ea:	4b37      	ldr	r3, [pc, #220]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7f2:	ee07 3a90 	vmov	s15, r3
 800d7f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800d7fe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d8d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d802:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d806:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d80a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d80e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d812:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d816:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d81a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800d81c:	4b2a      	ldr	r3, [pc, #168]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d81e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d820:	0a5b      	lsrs	r3, r3, #9
 800d822:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d826:	ee07 3a90 	vmov	s15, r3
 800d82a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d82e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d832:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d836:	edd7 6a07 	vldr	s13, [r7, #28]
 800d83a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d83e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d842:	ee17 2a90 	vmov	r2, s15
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800d84a:	4b1f      	ldr	r3, [pc, #124]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d84c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d84e:	0c1b      	lsrs	r3, r3, #16
 800d850:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d854:	ee07 3a90 	vmov	s15, r3
 800d858:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d85c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d860:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d864:	edd7 6a07 	vldr	s13, [r7, #28]
 800d868:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d86c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d870:	ee17 2a90 	vmov	r2, s15
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800d878:	4b13      	ldr	r3, [pc, #76]	@ (800d8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d87a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d87c:	0e1b      	lsrs	r3, r3, #24
 800d87e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d882:	ee07 3a90 	vmov	s15, r3
 800d886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d88a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d88e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d892:	edd7 6a07 	vldr	s13, [r7, #28]
 800d896:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d89a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d89e:	ee17 2a90 	vmov	r2, s15
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d8a6:	e008      	b.n	800d8ba <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	609a      	str	r2, [r3, #8]
}
 800d8ba:	bf00      	nop
 800d8bc:	3724      	adds	r7, #36	@ 0x24
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c4:	4770      	bx	lr
 800d8c6:	bf00      	nop
 800d8c8:	58024400 	.word	0x58024400
 800d8cc:	03d09000 	.word	0x03d09000
 800d8d0:	46000000 	.word	0x46000000
 800d8d4:	4c742400 	.word	0x4c742400
 800d8d8:	4a742400 	.word	0x4a742400
 800d8dc:	4c3ebc20 	.word	0x4c3ebc20

0800d8e0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800d8e0:	b480      	push	{r7}
 800d8e2:	b089      	sub	sp, #36	@ 0x24
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d8e8:	4ba0      	ldr	r3, [pc, #640]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d8ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8ec:	f003 0303 	and.w	r3, r3, #3
 800d8f0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800d8f2:	4b9e      	ldr	r3, [pc, #632]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d8f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8f6:	091b      	lsrs	r3, r3, #4
 800d8f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d8fc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d8fe:	4b9b      	ldr	r3, [pc, #620]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d902:	f003 0301 	and.w	r3, r3, #1
 800d906:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800d908:	4b98      	ldr	r3, [pc, #608]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d90a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d90c:	08db      	lsrs	r3, r3, #3
 800d90e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d912:	693a      	ldr	r2, [r7, #16]
 800d914:	fb02 f303 	mul.w	r3, r2, r3
 800d918:	ee07 3a90 	vmov	s15, r3
 800d91c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d920:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d924:	697b      	ldr	r3, [r7, #20]
 800d926:	2b00      	cmp	r3, #0
 800d928:	f000 8111 	beq.w	800db4e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d92c:	69bb      	ldr	r3, [r7, #24]
 800d92e:	2b02      	cmp	r3, #2
 800d930:	f000 8083 	beq.w	800da3a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d934:	69bb      	ldr	r3, [r7, #24]
 800d936:	2b02      	cmp	r3, #2
 800d938:	f200 80a1 	bhi.w	800da7e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d93c:	69bb      	ldr	r3, [r7, #24]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d003      	beq.n	800d94a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d942:	69bb      	ldr	r3, [r7, #24]
 800d944:	2b01      	cmp	r3, #1
 800d946:	d056      	beq.n	800d9f6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d948:	e099      	b.n	800da7e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d94a:	4b88      	ldr	r3, [pc, #544]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	f003 0320 	and.w	r3, r3, #32
 800d952:	2b00      	cmp	r3, #0
 800d954:	d02d      	beq.n	800d9b2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d956:	4b85      	ldr	r3, [pc, #532]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	08db      	lsrs	r3, r3, #3
 800d95c:	f003 0303 	and.w	r3, r3, #3
 800d960:	4a83      	ldr	r2, [pc, #524]	@ (800db70 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d962:	fa22 f303 	lsr.w	r3, r2, r3
 800d966:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800d968:	68bb      	ldr	r3, [r7, #8]
 800d96a:	ee07 3a90 	vmov	s15, r3
 800d96e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d972:	697b      	ldr	r3, [r7, #20]
 800d974:	ee07 3a90 	vmov	s15, r3
 800d978:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d97c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d980:	4b7a      	ldr	r3, [pc, #488]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d988:	ee07 3a90 	vmov	s15, r3
 800d98c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d990:	ed97 6a03 	vldr	s12, [r7, #12]
 800d994:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800db74 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d998:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d99c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d9a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d9a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9ac:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d9b0:	e087      	b.n	800dac2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800d9b2:	697b      	ldr	r3, [r7, #20]
 800d9b4:	ee07 3a90 	vmov	s15, r3
 800d9b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9bc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800db78 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d9c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d9c4:	4b69      	ldr	r3, [pc, #420]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d9c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9cc:	ee07 3a90 	vmov	s15, r3
 800d9d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d9d4:	ed97 6a03 	vldr	s12, [r7, #12]
 800d9d8:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800db74 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d9dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d9e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d9e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d9e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9f0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d9f4:	e065      	b.n	800dac2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800d9f6:	697b      	ldr	r3, [r7, #20]
 800d9f8:	ee07 3a90 	vmov	s15, r3
 800d9fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da00:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800db7c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800da04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da08:	4b58      	ldr	r3, [pc, #352]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da10:	ee07 3a90 	vmov	s15, r3
 800da14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da18:	ed97 6a03 	vldr	s12, [r7, #12]
 800da1c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800db74 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800da20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800da2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da30:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da34:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800da38:	e043      	b.n	800dac2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800da3a:	697b      	ldr	r3, [r7, #20]
 800da3c:	ee07 3a90 	vmov	s15, r3
 800da40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da44:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800db80 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800da48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da4c:	4b47      	ldr	r3, [pc, #284]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da54:	ee07 3a90 	vmov	s15, r3
 800da58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da5c:	ed97 6a03 	vldr	s12, [r7, #12]
 800da60:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800db74 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800da64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800da70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da74:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da78:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800da7c:	e021      	b.n	800dac2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800da7e:	697b      	ldr	r3, [r7, #20]
 800da80:	ee07 3a90 	vmov	s15, r3
 800da84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da88:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800db78 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800da8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da90:	4b36      	ldr	r3, [pc, #216]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da98:	ee07 3a90 	vmov	s15, r3
 800da9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800daa0:	ed97 6a03 	vldr	s12, [r7, #12]
 800daa4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800db74 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800daa8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800daac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dab0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dab4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dab8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dabc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800dac0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800dac2:	4b2a      	ldr	r3, [pc, #168]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dac6:	0a5b      	lsrs	r3, r3, #9
 800dac8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dacc:	ee07 3a90 	vmov	s15, r3
 800dad0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dad4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dad8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dadc:	edd7 6a07 	vldr	s13, [r7, #28]
 800dae0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dae4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dae8:	ee17 2a90 	vmov	r2, s15
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800daf0:	4b1e      	ldr	r3, [pc, #120]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800daf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800daf4:	0c1b      	lsrs	r3, r3, #16
 800daf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dafa:	ee07 3a90 	vmov	s15, r3
 800dafe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800db06:	ee37 7a87 	vadd.f32	s14, s15, s14
 800db0a:	edd7 6a07 	vldr	s13, [r7, #28]
 800db0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800db12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db16:	ee17 2a90 	vmov	r2, s15
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800db1e:	4b13      	ldr	r3, [pc, #76]	@ (800db6c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db22:	0e1b      	lsrs	r3, r3, #24
 800db24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800db28:	ee07 3a90 	vmov	s15, r3
 800db2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800db34:	ee37 7a87 	vadd.f32	s14, s15, s14
 800db38:	edd7 6a07 	vldr	s13, [r7, #28]
 800db3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800db40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db44:	ee17 2a90 	vmov	r2, s15
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800db4c:	e008      	b.n	800db60 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	2200      	movs	r2, #0
 800db52:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	2200      	movs	r2, #0
 800db58:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2200      	movs	r2, #0
 800db5e:	609a      	str	r2, [r3, #8]
}
 800db60:	bf00      	nop
 800db62:	3724      	adds	r7, #36	@ 0x24
 800db64:	46bd      	mov	sp, r7
 800db66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6a:	4770      	bx	lr
 800db6c:	58024400 	.word	0x58024400
 800db70:	03d09000 	.word	0x03d09000
 800db74:	46000000 	.word	0x46000000
 800db78:	4c742400 	.word	0x4c742400
 800db7c:	4a742400 	.word	0x4a742400
 800db80:	4c3ebc20 	.word	0x4c3ebc20

0800db84 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b084      	sub	sp, #16
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
 800db8c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800db8e:	2300      	movs	r3, #0
 800db90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800db92:	4b53      	ldr	r3, [pc, #332]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800db94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db96:	f003 0303 	and.w	r3, r3, #3
 800db9a:	2b03      	cmp	r3, #3
 800db9c:	d101      	bne.n	800dba2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800db9e:	2301      	movs	r3, #1
 800dba0:	e099      	b.n	800dcd6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800dba2:	4b4f      	ldr	r3, [pc, #316]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	4a4e      	ldr	r2, [pc, #312]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dba8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dbac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dbae:	f7f7 f9a1 	bl	8004ef4 <HAL_GetTick>
 800dbb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dbb4:	e008      	b.n	800dbc8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800dbb6:	f7f7 f99d 	bl	8004ef4 <HAL_GetTick>
 800dbba:	4602      	mov	r2, r0
 800dbbc:	68bb      	ldr	r3, [r7, #8]
 800dbbe:	1ad3      	subs	r3, r2, r3
 800dbc0:	2b02      	cmp	r3, #2
 800dbc2:	d901      	bls.n	800dbc8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800dbc4:	2303      	movs	r3, #3
 800dbc6:	e086      	b.n	800dcd6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dbc8:	4b45      	ldr	r3, [pc, #276]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d1f0      	bne.n	800dbb6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800dbd4:	4b42      	ldr	r3, [pc, #264]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dbd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbd8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	031b      	lsls	r3, r3, #12
 800dbe2:	493f      	ldr	r1, [pc, #252]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dbe4:	4313      	orrs	r3, r2
 800dbe6:	628b      	str	r3, [r1, #40]	@ 0x28
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	685b      	ldr	r3, [r3, #4]
 800dbec:	3b01      	subs	r3, #1
 800dbee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	689b      	ldr	r3, [r3, #8]
 800dbf6:	3b01      	subs	r3, #1
 800dbf8:	025b      	lsls	r3, r3, #9
 800dbfa:	b29b      	uxth	r3, r3
 800dbfc:	431a      	orrs	r2, r3
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	68db      	ldr	r3, [r3, #12]
 800dc02:	3b01      	subs	r3, #1
 800dc04:	041b      	lsls	r3, r3, #16
 800dc06:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800dc0a:	431a      	orrs	r2, r3
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	691b      	ldr	r3, [r3, #16]
 800dc10:	3b01      	subs	r3, #1
 800dc12:	061b      	lsls	r3, r3, #24
 800dc14:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800dc18:	4931      	ldr	r1, [pc, #196]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc1a:	4313      	orrs	r3, r2
 800dc1c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800dc1e:	4b30      	ldr	r3, [pc, #192]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc22:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	695b      	ldr	r3, [r3, #20]
 800dc2a:	492d      	ldr	r1, [pc, #180]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc2c:	4313      	orrs	r3, r2
 800dc2e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800dc30:	4b2b      	ldr	r3, [pc, #172]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc34:	f023 0220 	bic.w	r2, r3, #32
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	699b      	ldr	r3, [r3, #24]
 800dc3c:	4928      	ldr	r1, [pc, #160]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc3e:	4313      	orrs	r3, r2
 800dc40:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800dc42:	4b27      	ldr	r3, [pc, #156]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc46:	4a26      	ldr	r2, [pc, #152]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc48:	f023 0310 	bic.w	r3, r3, #16
 800dc4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800dc4e:	4b24      	ldr	r3, [pc, #144]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dc52:	4b24      	ldr	r3, [pc, #144]	@ (800dce4 <RCCEx_PLL2_Config+0x160>)
 800dc54:	4013      	ands	r3, r2
 800dc56:	687a      	ldr	r2, [r7, #4]
 800dc58:	69d2      	ldr	r2, [r2, #28]
 800dc5a:	00d2      	lsls	r2, r2, #3
 800dc5c:	4920      	ldr	r1, [pc, #128]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc5e:	4313      	orrs	r3, r2
 800dc60:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800dc62:	4b1f      	ldr	r3, [pc, #124]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc66:	4a1e      	ldr	r2, [pc, #120]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc68:	f043 0310 	orr.w	r3, r3, #16
 800dc6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800dc6e:	683b      	ldr	r3, [r7, #0]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d106      	bne.n	800dc82 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800dc74:	4b1a      	ldr	r3, [pc, #104]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc78:	4a19      	ldr	r2, [pc, #100]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc7a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800dc7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dc80:	e00f      	b.n	800dca2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800dc82:	683b      	ldr	r3, [r7, #0]
 800dc84:	2b01      	cmp	r3, #1
 800dc86:	d106      	bne.n	800dc96 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800dc88:	4b15      	ldr	r3, [pc, #84]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc8c:	4a14      	ldr	r2, [pc, #80]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dc92:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dc94:	e005      	b.n	800dca2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800dc96:	4b12      	ldr	r3, [pc, #72]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc9a:	4a11      	ldr	r2, [pc, #68]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dc9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800dca0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800dca2:	4b0f      	ldr	r3, [pc, #60]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	4a0e      	ldr	r2, [pc, #56]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dca8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800dcac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dcae:	f7f7 f921 	bl	8004ef4 <HAL_GetTick>
 800dcb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dcb4:	e008      	b.n	800dcc8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800dcb6:	f7f7 f91d 	bl	8004ef4 <HAL_GetTick>
 800dcba:	4602      	mov	r2, r0
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	1ad3      	subs	r3, r2, r3
 800dcc0:	2b02      	cmp	r3, #2
 800dcc2:	d901      	bls.n	800dcc8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dcc4:	2303      	movs	r3, #3
 800dcc6:	e006      	b.n	800dcd6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dcc8:	4b05      	ldr	r3, [pc, #20]	@ (800dce0 <RCCEx_PLL2_Config+0x15c>)
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d0f0      	beq.n	800dcb6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800dcd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	3710      	adds	r7, #16
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	bd80      	pop	{r7, pc}
 800dcde:	bf00      	nop
 800dce0:	58024400 	.word	0x58024400
 800dce4:	ffff0007 	.word	0xffff0007

0800dce8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b084      	sub	sp, #16
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
 800dcf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dcf2:	2300      	movs	r3, #0
 800dcf4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dcf6:	4b53      	ldr	r3, [pc, #332]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dcf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcfa:	f003 0303 	and.w	r3, r3, #3
 800dcfe:	2b03      	cmp	r3, #3
 800dd00:	d101      	bne.n	800dd06 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800dd02:	2301      	movs	r3, #1
 800dd04:	e099      	b.n	800de3a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800dd06:	4b4f      	ldr	r3, [pc, #316]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	4a4e      	ldr	r2, [pc, #312]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dd0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dd10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dd12:	f7f7 f8ef 	bl	8004ef4 <HAL_GetTick>
 800dd16:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800dd18:	e008      	b.n	800dd2c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800dd1a:	f7f7 f8eb 	bl	8004ef4 <HAL_GetTick>
 800dd1e:	4602      	mov	r2, r0
 800dd20:	68bb      	ldr	r3, [r7, #8]
 800dd22:	1ad3      	subs	r3, r2, r3
 800dd24:	2b02      	cmp	r3, #2
 800dd26:	d901      	bls.n	800dd2c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800dd28:	2303      	movs	r3, #3
 800dd2a:	e086      	b.n	800de3a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800dd2c:	4b45      	ldr	r3, [pc, #276]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d1f0      	bne.n	800dd1a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800dd38:	4b42      	ldr	r3, [pc, #264]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dd3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd3c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	051b      	lsls	r3, r3, #20
 800dd46:	493f      	ldr	r1, [pc, #252]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dd48:	4313      	orrs	r3, r2
 800dd4a:	628b      	str	r3, [r1, #40]	@ 0x28
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	685b      	ldr	r3, [r3, #4]
 800dd50:	3b01      	subs	r3, #1
 800dd52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	689b      	ldr	r3, [r3, #8]
 800dd5a:	3b01      	subs	r3, #1
 800dd5c:	025b      	lsls	r3, r3, #9
 800dd5e:	b29b      	uxth	r3, r3
 800dd60:	431a      	orrs	r2, r3
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	68db      	ldr	r3, [r3, #12]
 800dd66:	3b01      	subs	r3, #1
 800dd68:	041b      	lsls	r3, r3, #16
 800dd6a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800dd6e:	431a      	orrs	r2, r3
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	691b      	ldr	r3, [r3, #16]
 800dd74:	3b01      	subs	r3, #1
 800dd76:	061b      	lsls	r3, r3, #24
 800dd78:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800dd7c:	4931      	ldr	r1, [pc, #196]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dd7e:	4313      	orrs	r3, r2
 800dd80:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800dd82:	4b30      	ldr	r3, [pc, #192]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dd84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd86:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	695b      	ldr	r3, [r3, #20]
 800dd8e:	492d      	ldr	r1, [pc, #180]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dd90:	4313      	orrs	r3, r2
 800dd92:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800dd94:	4b2b      	ldr	r3, [pc, #172]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dd96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd98:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	699b      	ldr	r3, [r3, #24]
 800dda0:	4928      	ldr	r1, [pc, #160]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dda2:	4313      	orrs	r3, r2
 800dda4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800dda6:	4b27      	ldr	r3, [pc, #156]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800dda8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddaa:	4a26      	ldr	r2, [pc, #152]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800ddac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ddb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ddb2:	4b24      	ldr	r3, [pc, #144]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800ddb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ddb6:	4b24      	ldr	r3, [pc, #144]	@ (800de48 <RCCEx_PLL3_Config+0x160>)
 800ddb8:	4013      	ands	r3, r2
 800ddba:	687a      	ldr	r2, [r7, #4]
 800ddbc:	69d2      	ldr	r2, [r2, #28]
 800ddbe:	00d2      	lsls	r2, r2, #3
 800ddc0:	4920      	ldr	r1, [pc, #128]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800ddc2:	4313      	orrs	r3, r2
 800ddc4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ddc6:	4b1f      	ldr	r3, [pc, #124]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800ddc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddca:	4a1e      	ldr	r2, [pc, #120]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800ddcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ddd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d106      	bne.n	800dde6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ddd8:	4b1a      	ldr	r3, [pc, #104]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800ddda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dddc:	4a19      	ldr	r2, [pc, #100]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800ddde:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800dde2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dde4:	e00f      	b.n	800de06 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	2b01      	cmp	r3, #1
 800ddea:	d106      	bne.n	800ddfa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ddec:	4b15      	ldr	r3, [pc, #84]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800ddee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddf0:	4a14      	ldr	r2, [pc, #80]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800ddf2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ddf6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ddf8:	e005      	b.n	800de06 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800ddfa:	4b12      	ldr	r3, [pc, #72]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800ddfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddfe:	4a11      	ldr	r2, [pc, #68]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800de00:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800de04:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800de06:	4b0f      	ldr	r3, [pc, #60]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	4a0e      	ldr	r2, [pc, #56]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800de0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800de10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de12:	f7f7 f86f 	bl	8004ef4 <HAL_GetTick>
 800de16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800de18:	e008      	b.n	800de2c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800de1a:	f7f7 f86b 	bl	8004ef4 <HAL_GetTick>
 800de1e:	4602      	mov	r2, r0
 800de20:	68bb      	ldr	r3, [r7, #8]
 800de22:	1ad3      	subs	r3, r2, r3
 800de24:	2b02      	cmp	r3, #2
 800de26:	d901      	bls.n	800de2c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800de28:	2303      	movs	r3, #3
 800de2a:	e006      	b.n	800de3a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800de2c:	4b05      	ldr	r3, [pc, #20]	@ (800de44 <RCCEx_PLL3_Config+0x15c>)
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800de34:	2b00      	cmp	r3, #0
 800de36:	d0f0      	beq.n	800de1a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800de38:	7bfb      	ldrb	r3, [r7, #15]
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3710      	adds	r7, #16
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}
 800de42:	bf00      	nop
 800de44:	58024400 	.word	0x58024400
 800de48:	ffff0007 	.word	0xffff0007

0800de4c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b084      	sub	sp, #16
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d101      	bne.n	800de5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800de5a:	2301      	movs	r3, #1
 800de5c:	e0f1      	b.n	800e042 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2200      	movs	r2, #0
 800de62:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	4a78      	ldr	r2, [pc, #480]	@ (800e04c <HAL_SPI_Init+0x200>)
 800de6a:	4293      	cmp	r3, r2
 800de6c:	d00f      	beq.n	800de8e <HAL_SPI_Init+0x42>
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	4a77      	ldr	r2, [pc, #476]	@ (800e050 <HAL_SPI_Init+0x204>)
 800de74:	4293      	cmp	r3, r2
 800de76:	d00a      	beq.n	800de8e <HAL_SPI_Init+0x42>
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	4a75      	ldr	r2, [pc, #468]	@ (800e054 <HAL_SPI_Init+0x208>)
 800de7e:	4293      	cmp	r3, r2
 800de80:	d005      	beq.n	800de8e <HAL_SPI_Init+0x42>
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	68db      	ldr	r3, [r3, #12]
 800de86:	2b0f      	cmp	r3, #15
 800de88:	d901      	bls.n	800de8e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800de8a:	2301      	movs	r3, #1
 800de8c:	e0d9      	b.n	800e042 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800de8e:	6878      	ldr	r0, [r7, #4]
 800de90:	f001 f880 	bl	800ef94 <SPI_GetPacketSize>
 800de94:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	4a6c      	ldr	r2, [pc, #432]	@ (800e04c <HAL_SPI_Init+0x200>)
 800de9c:	4293      	cmp	r3, r2
 800de9e:	d00c      	beq.n	800deba <HAL_SPI_Init+0x6e>
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	4a6a      	ldr	r2, [pc, #424]	@ (800e050 <HAL_SPI_Init+0x204>)
 800dea6:	4293      	cmp	r3, r2
 800dea8:	d007      	beq.n	800deba <HAL_SPI_Init+0x6e>
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	4a69      	ldr	r2, [pc, #420]	@ (800e054 <HAL_SPI_Init+0x208>)
 800deb0:	4293      	cmp	r3, r2
 800deb2:	d002      	beq.n	800deba <HAL_SPI_Init+0x6e>
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	2b08      	cmp	r3, #8
 800deb8:	d811      	bhi.n	800dede <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800debe:	4a63      	ldr	r2, [pc, #396]	@ (800e04c <HAL_SPI_Init+0x200>)
 800dec0:	4293      	cmp	r3, r2
 800dec2:	d009      	beq.n	800ded8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	4a61      	ldr	r2, [pc, #388]	@ (800e050 <HAL_SPI_Init+0x204>)
 800deca:	4293      	cmp	r3, r2
 800decc:	d004      	beq.n	800ded8 <HAL_SPI_Init+0x8c>
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	4a60      	ldr	r2, [pc, #384]	@ (800e054 <HAL_SPI_Init+0x208>)
 800ded4:	4293      	cmp	r3, r2
 800ded6:	d104      	bne.n	800dee2 <HAL_SPI_Init+0x96>
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	2b10      	cmp	r3, #16
 800dedc:	d901      	bls.n	800dee2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800dede:	2301      	movs	r3, #1
 800dee0:	e0af      	b.n	800e042 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800dee8:	b2db      	uxtb	r3, r3
 800deea:	2b00      	cmp	r3, #0
 800deec:	d106      	bne.n	800defc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2200      	movs	r2, #0
 800def2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800def6:	6878      	ldr	r0, [r7, #4]
 800def8:	f7f6 fbba 	bl	8004670 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	2202      	movs	r2, #2
 800df00:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	681a      	ldr	r2, [r3, #0]
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	f022 0201 	bic.w	r2, r2, #1
 800df12:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	689b      	ldr	r3, [r3, #8]
 800df1a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800df1e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	699b      	ldr	r3, [r3, #24]
 800df24:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800df28:	d119      	bne.n	800df5e <HAL_SPI_Init+0x112>
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	685b      	ldr	r3, [r3, #4]
 800df2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800df32:	d103      	bne.n	800df3c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d008      	beq.n	800df4e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800df40:	2b00      	cmp	r3, #0
 800df42:	d10c      	bne.n	800df5e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800df48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800df4c:	d107      	bne.n	800df5e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	681a      	ldr	r2, [r3, #0]
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800df5c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	69da      	ldr	r2, [r3, #28]
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df66:	431a      	orrs	r2, r3
 800df68:	68bb      	ldr	r3, [r7, #8]
 800df6a:	431a      	orrs	r2, r3
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df70:	ea42 0103 	orr.w	r1, r2, r3
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	68da      	ldr	r2, [r3, #12]
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	430a      	orrs	r2, r1
 800df7e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df88:	431a      	orrs	r2, r3
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df8e:	431a      	orrs	r2, r3
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	699b      	ldr	r3, [r3, #24]
 800df94:	431a      	orrs	r2, r3
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	691b      	ldr	r3, [r3, #16]
 800df9a:	431a      	orrs	r2, r3
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	695b      	ldr	r3, [r3, #20]
 800dfa0:	431a      	orrs	r2, r3
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	6a1b      	ldr	r3, [r3, #32]
 800dfa6:	431a      	orrs	r2, r3
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	685b      	ldr	r3, [r3, #4]
 800dfac:	431a      	orrs	r2, r3
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dfb2:	431a      	orrs	r2, r3
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	689b      	ldr	r3, [r3, #8]
 800dfb8:	431a      	orrs	r2, r3
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dfbe:	ea42 0103 	orr.w	r1, r2, r3
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	430a      	orrs	r2, r1
 800dfcc:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	685b      	ldr	r3, [r3, #4]
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d113      	bne.n	800dffe <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	689b      	ldr	r3, [r3, #8]
 800dfdc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dfe8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	689b      	ldr	r3, [r3, #8]
 800dff0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800dffc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	f022 0201 	bic.w	r2, r2, #1
 800e00c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	685b      	ldr	r3, [r3, #4]
 800e012:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e016:	2b00      	cmp	r3, #0
 800e018:	d00a      	beq.n	800e030 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	68db      	ldr	r3, [r3, #12]
 800e020:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	430a      	orrs	r2, r1
 800e02e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2200      	movs	r2, #0
 800e034:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	2201      	movs	r2, #1
 800e03c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800e040:	2300      	movs	r3, #0
}
 800e042:	4618      	mov	r0, r3
 800e044:	3710      	adds	r7, #16
 800e046:	46bd      	mov	sp, r7
 800e048:	bd80      	pop	{r7, pc}
 800e04a:	bf00      	nop
 800e04c:	40013000 	.word	0x40013000
 800e050:	40003800 	.word	0x40003800
 800e054:	40003c00 	.word	0x40003c00

0800e058 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e058:	b580      	push	{r7, lr}
 800e05a:	b08a      	sub	sp, #40	@ 0x28
 800e05c:	af02      	add	r7, sp, #8
 800e05e:	60f8      	str	r0, [r7, #12]
 800e060:	60b9      	str	r1, [r7, #8]
 800e062:	603b      	str	r3, [r7, #0]
 800e064:	4613      	mov	r3, r2
 800e066:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	3320      	adds	r3, #32
 800e06e:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e070:	2300      	movs	r3, #0
 800e072:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e07a:	2b01      	cmp	r3, #1
 800e07c:	d101      	bne.n	800e082 <HAL_SPI_Transmit+0x2a>
 800e07e:	2302      	movs	r3, #2
 800e080:	e1d7      	b.n	800e432 <HAL_SPI_Transmit+0x3da>
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	2201      	movs	r2, #1
 800e086:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e08a:	f7f6 ff33 	bl	8004ef4 <HAL_GetTick>
 800e08e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e096:	b2db      	uxtb	r3, r3
 800e098:	2b01      	cmp	r3, #1
 800e09a:	d007      	beq.n	800e0ac <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800e09c:	2302      	movs	r3, #2
 800e09e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	2200      	movs	r2, #0
 800e0a4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800e0a8:	7efb      	ldrb	r3, [r7, #27]
 800e0aa:	e1c2      	b.n	800e432 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e0ac:	68bb      	ldr	r3, [r7, #8]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d002      	beq.n	800e0b8 <HAL_SPI_Transmit+0x60>
 800e0b2:	88fb      	ldrh	r3, [r7, #6]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d107      	bne.n	800e0c8 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800e0b8:	2301      	movs	r3, #1
 800e0ba:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	2200      	movs	r2, #0
 800e0c0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800e0c4:	7efb      	ldrb	r3, [r7, #27]
 800e0c6:	e1b4      	b.n	800e432 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	2203      	movs	r2, #3
 800e0cc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	68ba      	ldr	r2, [r7, #8]
 800e0dc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	88fa      	ldrh	r2, [r7, #6]
 800e0e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	88fa      	ldrh	r2, [r7, #6]
 800e0ea:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	2200      	movs	r2, #0
 800e100:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	2200      	movs	r2, #0
 800e108:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	2200      	movs	r2, #0
 800e10e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	689b      	ldr	r3, [r3, #8]
 800e114:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800e118:	d107      	bne.n	800e12a <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	681a      	ldr	r2, [r3, #0]
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e128:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	685a      	ldr	r2, [r3, #4]
 800e130:	4b96      	ldr	r3, [pc, #600]	@ (800e38c <HAL_SPI_Transmit+0x334>)
 800e132:	4013      	ands	r3, r2
 800e134:	88f9      	ldrh	r1, [r7, #6]
 800e136:	68fa      	ldr	r2, [r7, #12]
 800e138:	6812      	ldr	r2, [r2, #0]
 800e13a:	430b      	orrs	r3, r1
 800e13c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	681a      	ldr	r2, [r3, #0]
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	f042 0201 	orr.w	r2, r2, #1
 800e14c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	685b      	ldr	r3, [r3, #4]
 800e152:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e156:	d107      	bne.n	800e168 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	681a      	ldr	r2, [r3, #0]
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e166:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	68db      	ldr	r3, [r3, #12]
 800e16c:	2b0f      	cmp	r3, #15
 800e16e:	d947      	bls.n	800e200 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e170:	e03f      	b.n	800e1f2 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	695b      	ldr	r3, [r3, #20]
 800e178:	f003 0302 	and.w	r3, r3, #2
 800e17c:	2b02      	cmp	r3, #2
 800e17e:	d114      	bne.n	800e1aa <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	6812      	ldr	r2, [r2, #0]
 800e18a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e190:	1d1a      	adds	r2, r3, #4
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e19c:	b29b      	uxth	r3, r3
 800e19e:	3b01      	subs	r3, #1
 800e1a0:	b29a      	uxth	r2, r3
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e1a8:	e023      	b.n	800e1f2 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e1aa:	f7f6 fea3 	bl	8004ef4 <HAL_GetTick>
 800e1ae:	4602      	mov	r2, r0
 800e1b0:	697b      	ldr	r3, [r7, #20]
 800e1b2:	1ad3      	subs	r3, r2, r3
 800e1b4:	683a      	ldr	r2, [r7, #0]
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	d803      	bhi.n	800e1c2 <HAL_SPI_Transmit+0x16a>
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e1c0:	d102      	bne.n	800e1c8 <HAL_SPI_Transmit+0x170>
 800e1c2:	683b      	ldr	r3, [r7, #0]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d114      	bne.n	800e1f2 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e1c8:	68f8      	ldr	r0, [r7, #12]
 800e1ca:	f000 fe15 	bl	800edf8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e1dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	2201      	movs	r2, #1
 800e1ea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800e1ee:	2303      	movs	r3, #3
 800e1f0:	e11f      	b.n	800e432 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e1f8:	b29b      	uxth	r3, r3
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d1b9      	bne.n	800e172 <HAL_SPI_Transmit+0x11a>
 800e1fe:	e0f2      	b.n	800e3e6 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	68db      	ldr	r3, [r3, #12]
 800e204:	2b07      	cmp	r3, #7
 800e206:	f240 80e7 	bls.w	800e3d8 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e20a:	e05d      	b.n	800e2c8 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	695b      	ldr	r3, [r3, #20]
 800e212:	f003 0302 	and.w	r3, r3, #2
 800e216:	2b02      	cmp	r3, #2
 800e218:	d132      	bne.n	800e280 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e220:	b29b      	uxth	r3, r3
 800e222:	2b01      	cmp	r3, #1
 800e224:	d918      	bls.n	800e258 <HAL_SPI_Transmit+0x200>
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d014      	beq.n	800e258 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	6812      	ldr	r2, [r2, #0]
 800e238:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e23e:	1d1a      	adds	r2, r3, #4
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e24a:	b29b      	uxth	r3, r3
 800e24c:	3b02      	subs	r3, #2
 800e24e:	b29a      	uxth	r2, r3
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e256:	e037      	b.n	800e2c8 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e25c:	881a      	ldrh	r2, [r3, #0]
 800e25e:	69fb      	ldr	r3, [r7, #28]
 800e260:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e266:	1c9a      	adds	r2, r3, #2
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e272:	b29b      	uxth	r3, r3
 800e274:	3b01      	subs	r3, #1
 800e276:	b29a      	uxth	r2, r3
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e27e:	e023      	b.n	800e2c8 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e280:	f7f6 fe38 	bl	8004ef4 <HAL_GetTick>
 800e284:	4602      	mov	r2, r0
 800e286:	697b      	ldr	r3, [r7, #20]
 800e288:	1ad3      	subs	r3, r2, r3
 800e28a:	683a      	ldr	r2, [r7, #0]
 800e28c:	429a      	cmp	r2, r3
 800e28e:	d803      	bhi.n	800e298 <HAL_SPI_Transmit+0x240>
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e296:	d102      	bne.n	800e29e <HAL_SPI_Transmit+0x246>
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d114      	bne.n	800e2c8 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e29e:	68f8      	ldr	r0, [r7, #12]
 800e2a0:	f000 fdaa 	bl	800edf8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e2b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	2201      	movs	r2, #1
 800e2c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800e2c4:	2303      	movs	r3, #3
 800e2c6:	e0b4      	b.n	800e432 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e2ce:	b29b      	uxth	r3, r3
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d19b      	bne.n	800e20c <HAL_SPI_Transmit+0x1b4>
 800e2d4:	e087      	b.n	800e3e6 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	695b      	ldr	r3, [r3, #20]
 800e2dc:	f003 0302 	and.w	r3, r3, #2
 800e2e0:	2b02      	cmp	r3, #2
 800e2e2:	d155      	bne.n	800e390 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e2ea:	b29b      	uxth	r3, r3
 800e2ec:	2b03      	cmp	r3, #3
 800e2ee:	d918      	bls.n	800e322 <HAL_SPI_Transmit+0x2ca>
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e2f4:	2b40      	cmp	r3, #64	@ 0x40
 800e2f6:	d914      	bls.n	800e322 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	6812      	ldr	r2, [r2, #0]
 800e302:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e308:	1d1a      	adds	r2, r3, #4
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e314:	b29b      	uxth	r3, r3
 800e316:	3b04      	subs	r3, #4
 800e318:	b29a      	uxth	r2, r3
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e320:	e05a      	b.n	800e3d8 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e328:	b29b      	uxth	r3, r3
 800e32a:	2b01      	cmp	r3, #1
 800e32c:	d917      	bls.n	800e35e <HAL_SPI_Transmit+0x306>
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e332:	2b00      	cmp	r3, #0
 800e334:	d013      	beq.n	800e35e <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e33a:	881a      	ldrh	r2, [r3, #0]
 800e33c:	69fb      	ldr	r3, [r7, #28]
 800e33e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e344:	1c9a      	adds	r2, r3, #2
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e350:	b29b      	uxth	r3, r3
 800e352:	3b02      	subs	r3, #2
 800e354:	b29a      	uxth	r2, r3
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e35c:	e03c      	b.n	800e3d8 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	3320      	adds	r3, #32
 800e368:	7812      	ldrb	r2, [r2, #0]
 800e36a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e370:	1c5a      	adds	r2, r3, #1
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e37c:	b29b      	uxth	r3, r3
 800e37e:	3b01      	subs	r3, #1
 800e380:	b29a      	uxth	r2, r3
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e388:	e026      	b.n	800e3d8 <HAL_SPI_Transmit+0x380>
 800e38a:	bf00      	nop
 800e38c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e390:	f7f6 fdb0 	bl	8004ef4 <HAL_GetTick>
 800e394:	4602      	mov	r2, r0
 800e396:	697b      	ldr	r3, [r7, #20]
 800e398:	1ad3      	subs	r3, r2, r3
 800e39a:	683a      	ldr	r2, [r7, #0]
 800e39c:	429a      	cmp	r2, r3
 800e39e:	d803      	bhi.n	800e3a8 <HAL_SPI_Transmit+0x350>
 800e3a0:	683b      	ldr	r3, [r7, #0]
 800e3a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e3a6:	d102      	bne.n	800e3ae <HAL_SPI_Transmit+0x356>
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d114      	bne.n	800e3d8 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e3ae:	68f8      	ldr	r0, [r7, #12]
 800e3b0:	f000 fd22 	bl	800edf8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e3c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	2201      	movs	r2, #1
 800e3d0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800e3d4:	2303      	movs	r3, #3
 800e3d6:	e02c      	b.n	800e432 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e3de:	b29b      	uxth	r3, r3
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	f47f af78 	bne.w	800e2d6 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800e3e6:	683b      	ldr	r3, [r7, #0]
 800e3e8:	9300      	str	r3, [sp, #0]
 800e3ea:	697b      	ldr	r3, [r7, #20]
 800e3ec:	2200      	movs	r2, #0
 800e3ee:	2108      	movs	r1, #8
 800e3f0:	68f8      	ldr	r0, [r7, #12]
 800e3f2:	f000 fda1 	bl	800ef38 <SPI_WaitOnFlagUntilTimeout>
 800e3f6:	4603      	mov	r3, r0
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d007      	beq.n	800e40c <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e402:	f043 0220 	orr.w	r2, r3, #32
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e40c:	68f8      	ldr	r0, [r7, #12]
 800e40e:	f000 fcf3 	bl	800edf8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	2200      	movs	r2, #0
 800e416:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	2201      	movs	r2, #1
 800e41e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d001      	beq.n	800e430 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800e42c:	2301      	movs	r3, #1
 800e42e:	e000      	b.n	800e432 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800e430:	7efb      	ldrb	r3, [r7, #27]
}
 800e432:	4618      	mov	r0, r3
 800e434:	3720      	adds	r7, #32
 800e436:	46bd      	mov	sp, r7
 800e438:	bd80      	pop	{r7, pc}
 800e43a:	bf00      	nop

0800e43c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b08a      	sub	sp, #40	@ 0x28
 800e440:	af02      	add	r7, sp, #8
 800e442:	60f8      	str	r0, [r7, #12]
 800e444:	60b9      	str	r1, [r7, #8]
 800e446:	603b      	str	r3, [r7, #0]
 800e448:	4613      	mov	r3, r2
 800e44a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e44c:	2300      	movs	r3, #0
 800e44e:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	3330      	adds	r3, #48	@ 0x30
 800e456:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	685b      	ldr	r3, [r3, #4]
 800e45c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e460:	d112      	bne.n	800e488 <HAL_SPI_Receive+0x4c>
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	689b      	ldr	r3, [r3, #8]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d10e      	bne.n	800e488 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	2204      	movs	r2, #4
 800e46e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e472:	88fa      	ldrh	r2, [r7, #6]
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	9300      	str	r3, [sp, #0]
 800e478:	4613      	mov	r3, r2
 800e47a:	68ba      	ldr	r2, [r7, #8]
 800e47c:	68b9      	ldr	r1, [r7, #8]
 800e47e:	68f8      	ldr	r0, [r7, #12]
 800e480:	f000 f9ce 	bl	800e820 <HAL_SPI_TransmitReceive>
 800e484:	4603      	mov	r3, r0
 800e486:	e1c7      	b.n	800e818 <HAL_SPI_Receive+0x3dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e48e:	2b01      	cmp	r3, #1
 800e490:	d101      	bne.n	800e496 <HAL_SPI_Receive+0x5a>
 800e492:	2302      	movs	r3, #2
 800e494:	e1c0      	b.n	800e818 <HAL_SPI_Receive+0x3dc>
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	2201      	movs	r2, #1
 800e49a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e49e:	f7f6 fd29 	bl	8004ef4 <HAL_GetTick>
 800e4a2:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e4aa:	b2db      	uxtb	r3, r3
 800e4ac:	2b01      	cmp	r3, #1
 800e4ae:	d007      	beq.n	800e4c0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800e4b0:	2302      	movs	r3, #2
 800e4b2:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	2200      	movs	r2, #0
 800e4b8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800e4bc:	7ffb      	ldrb	r3, [r7, #31]
 800e4be:	e1ab      	b.n	800e818 <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e4c0:	68bb      	ldr	r3, [r7, #8]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d002      	beq.n	800e4cc <HAL_SPI_Receive+0x90>
 800e4c6:	88fb      	ldrh	r3, [r7, #6]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d107      	bne.n	800e4dc <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800e4cc:	2301      	movs	r3, #1
 800e4ce:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800e4d8:	7ffb      	ldrb	r3, [r7, #31]
 800e4da:	e19d      	b.n	800e818 <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	2204      	movs	r2, #4
 800e4e0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	68ba      	ldr	r2, [r7, #8]
 800e4f0:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	88fa      	ldrh	r2, [r7, #6]
 800e4f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	88fa      	ldrh	r2, [r7, #6]
 800e4fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	2200      	movs	r2, #0
 800e506:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	2200      	movs	r2, #0
 800e50c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	2200      	movs	r2, #0
 800e514:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	2200      	movs	r2, #0
 800e51c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	2200      	movs	r2, #0
 800e522:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	689b      	ldr	r3, [r3, #8]
 800e528:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800e52c:	d107      	bne.n	800e53e <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	681a      	ldr	r2, [r3, #0]
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e53c:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	685a      	ldr	r2, [r3, #4]
 800e544:	4b94      	ldr	r3, [pc, #592]	@ (800e798 <HAL_SPI_Receive+0x35c>)
 800e546:	4013      	ands	r3, r2
 800e548:	88f9      	ldrh	r1, [r7, #6]
 800e54a:	68fa      	ldr	r2, [r7, #12]
 800e54c:	6812      	ldr	r2, [r2, #0]
 800e54e:	430b      	orrs	r3, r1
 800e550:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	681a      	ldr	r2, [r3, #0]
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	f042 0201 	orr.w	r2, r2, #1
 800e560:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	685b      	ldr	r3, [r3, #4]
 800e566:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e56a:	d107      	bne.n	800e57c <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	681a      	ldr	r2, [r3, #0]
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e57a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	68db      	ldr	r3, [r3, #12]
 800e580:	2b0f      	cmp	r3, #15
 800e582:	d948      	bls.n	800e616 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800e584:	e040      	b.n	800e608 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	695a      	ldr	r2, [r3, #20]
 800e58c:	f248 0308 	movw	r3, #32776	@ 0x8008
 800e590:	4013      	ands	r3, r2
 800e592:	2b00      	cmp	r3, #0
 800e594:	d014      	beq.n	800e5c0 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	681a      	ldr	r2, [r3, #0]
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e59e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e5a0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5a6:	1d1a      	adds	r2, r3, #4
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5b2:	b29b      	uxth	r3, r3
 800e5b4:	3b01      	subs	r3, #1
 800e5b6:	b29a      	uxth	r2, r3
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800e5be:	e023      	b.n	800e608 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e5c0:	f7f6 fc98 	bl	8004ef4 <HAL_GetTick>
 800e5c4:	4602      	mov	r2, r0
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	1ad3      	subs	r3, r2, r3
 800e5ca:	683a      	ldr	r2, [r7, #0]
 800e5cc:	429a      	cmp	r2, r3
 800e5ce:	d803      	bhi.n	800e5d8 <HAL_SPI_Receive+0x19c>
 800e5d0:	683b      	ldr	r3, [r7, #0]
 800e5d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e5d6:	d102      	bne.n	800e5de <HAL_SPI_Receive+0x1a2>
 800e5d8:	683b      	ldr	r3, [r7, #0]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d114      	bne.n	800e608 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e5de:	68f8      	ldr	r0, [r7, #12]
 800e5e0:	f000 fc0a 	bl	800edf8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e5f2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	2201      	movs	r2, #1
 800e600:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800e604:	2303      	movs	r3, #3
 800e606:	e107      	b.n	800e818 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e60e:	b29b      	uxth	r3, r3
 800e610:	2b00      	cmp	r3, #0
 800e612:	d1b8      	bne.n	800e586 <HAL_SPI_Receive+0x14a>
 800e614:	e0ed      	b.n	800e7f2 <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	68db      	ldr	r3, [r3, #12]
 800e61a:	2b07      	cmp	r3, #7
 800e61c:	f240 80e2 	bls.w	800e7e4 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800e620:	e05b      	b.n	800e6da <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	695b      	ldr	r3, [r3, #20]
 800e628:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d030      	beq.n	800e692 <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	695b      	ldr	r3, [r3, #20]
 800e636:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d014      	beq.n	800e668 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	681a      	ldr	r2, [r3, #0]
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e646:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e648:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e64e:	1d1a      	adds	r2, r3, #4
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e65a:	b29b      	uxth	r3, r3
 800e65c:	3b02      	subs	r3, #2
 800e65e:	b29a      	uxth	r2, r3
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800e666:	e038      	b.n	800e6da <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e66c:	69ba      	ldr	r2, [r7, #24]
 800e66e:	8812      	ldrh	r2, [r2, #0]
 800e670:	b292      	uxth	r2, r2
 800e672:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e678:	1c9a      	adds	r2, r3, #2
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e684:	b29b      	uxth	r3, r3
 800e686:	3b01      	subs	r3, #1
 800e688:	b29a      	uxth	r2, r3
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800e690:	e023      	b.n	800e6da <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e692:	f7f6 fc2f 	bl	8004ef4 <HAL_GetTick>
 800e696:	4602      	mov	r2, r0
 800e698:	697b      	ldr	r3, [r7, #20]
 800e69a:	1ad3      	subs	r3, r2, r3
 800e69c:	683a      	ldr	r2, [r7, #0]
 800e69e:	429a      	cmp	r2, r3
 800e6a0:	d803      	bhi.n	800e6aa <HAL_SPI_Receive+0x26e>
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e6a8:	d102      	bne.n	800e6b0 <HAL_SPI_Receive+0x274>
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d114      	bne.n	800e6da <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e6b0:	68f8      	ldr	r0, [r7, #12]
 800e6b2:	f000 fba1 	bl	800edf8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e6c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	2201      	movs	r2, #1
 800e6d2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800e6d6:	2303      	movs	r3, #3
 800e6d8:	e09e      	b.n	800e818 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e6e0:	b29b      	uxth	r3, r3
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d19d      	bne.n	800e622 <HAL_SPI_Receive+0x1e6>
 800e6e6:	e084      	b.n	800e7f2 <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	695b      	ldr	r3, [r3, #20]
 800e6ee:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d052      	beq.n	800e79c <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	695b      	ldr	r3, [r3, #20]
 800e6fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e700:	2b00      	cmp	r3, #0
 800e702:	d014      	beq.n	800e72e <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	681a      	ldr	r2, [r3, #0]
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e70c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e70e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e714:	1d1a      	adds	r2, r3, #4
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e720:	b29b      	uxth	r3, r3
 800e722:	3b04      	subs	r3, #4
 800e724:	b29a      	uxth	r2, r3
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800e72c:	e05a      	b.n	800e7e4 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	695b      	ldr	r3, [r3, #20]
 800e734:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800e738:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e73c:	d914      	bls.n	800e768 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e742:	69ba      	ldr	r2, [r7, #24]
 800e744:	8812      	ldrh	r2, [r2, #0]
 800e746:	b292      	uxth	r2, r2
 800e748:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e74e:	1c9a      	adds	r2, r3, #2
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e75a:	b29b      	uxth	r3, r3
 800e75c:	3b02      	subs	r3, #2
 800e75e:	b29a      	uxth	r2, r3
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800e766:	e03d      	b.n	800e7e4 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e774:	7812      	ldrb	r2, [r2, #0]
 800e776:	b2d2      	uxtb	r2, r2
 800e778:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e77e:	1c5a      	adds	r2, r3, #1
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e78a:	b29b      	uxth	r3, r3
 800e78c:	3b01      	subs	r3, #1
 800e78e:	b29a      	uxth	r2, r3
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800e796:	e025      	b.n	800e7e4 <HAL_SPI_Receive+0x3a8>
 800e798:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e79c:	f7f6 fbaa 	bl	8004ef4 <HAL_GetTick>
 800e7a0:	4602      	mov	r2, r0
 800e7a2:	697b      	ldr	r3, [r7, #20]
 800e7a4:	1ad3      	subs	r3, r2, r3
 800e7a6:	683a      	ldr	r2, [r7, #0]
 800e7a8:	429a      	cmp	r2, r3
 800e7aa:	d803      	bhi.n	800e7b4 <HAL_SPI_Receive+0x378>
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e7b2:	d102      	bne.n	800e7ba <HAL_SPI_Receive+0x37e>
 800e7b4:	683b      	ldr	r3, [r7, #0]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d114      	bne.n	800e7e4 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e7ba:	68f8      	ldr	r0, [r7, #12]
 800e7bc:	f000 fb1c 	bl	800edf8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	2200      	movs	r2, #0
 800e7c4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e7ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	2201      	movs	r2, #1
 800e7dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800e7e0:	2303      	movs	r3, #3
 800e7e2:	e019      	b.n	800e818 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e7ea:	b29b      	uxth	r3, r3
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	f47f af7b 	bne.w	800e6e8 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e7f2:	68f8      	ldr	r0, [r7, #12]
 800e7f4:	f000 fb00 	bl	800edf8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	2201      	movs	r2, #1
 800e804:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d001      	beq.n	800e816 <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 800e812:	2301      	movs	r3, #1
 800e814:	e000      	b.n	800e818 <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 800e816:	7ffb      	ldrb	r3, [r7, #31]
}
 800e818:	4618      	mov	r0, r3
 800e81a:	3720      	adds	r7, #32
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bd80      	pop	{r7, pc}

0800e820 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b08e      	sub	sp, #56	@ 0x38
 800e824:	af02      	add	r7, sp, #8
 800e826:	60f8      	str	r0, [r7, #12]
 800e828:	60b9      	str	r1, [r7, #8]
 800e82a:	607a      	str	r2, [r7, #4]
 800e82c:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e82e:	2300      	movs	r3, #0
 800e830:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	3320      	adds	r3, #32
 800e83a:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	3330      	adds	r3, #48	@ 0x30
 800e842:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e84a:	2b01      	cmp	r3, #1
 800e84c:	d101      	bne.n	800e852 <HAL_SPI_TransmitReceive+0x32>
 800e84e:	2302      	movs	r3, #2
 800e850:	e2ce      	b.n	800edf0 <HAL_SPI_TransmitReceive+0x5d0>
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	2201      	movs	r2, #1
 800e856:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e85a:	f7f6 fb4b 	bl	8004ef4 <HAL_GetTick>
 800e85e:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 800e860:	887b      	ldrh	r3, [r7, #2]
 800e862:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  initial_RxXferCount = Size;
 800e864:	887b      	ldrh	r3, [r7, #2]
 800e866:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  tmp_state           = hspi->State;
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e86e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	685b      	ldr	r3, [r3, #4]
 800e874:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e876:	7efb      	ldrb	r3, [r7, #27]
 800e878:	2b01      	cmp	r3, #1
 800e87a:	d014      	beq.n	800e8a6 <HAL_SPI_TransmitReceive+0x86>
 800e87c:	697b      	ldr	r3, [r7, #20]
 800e87e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e882:	d106      	bne.n	800e892 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d102      	bne.n	800e892 <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800e88c:	7efb      	ldrb	r3, [r7, #27]
 800e88e:	2b04      	cmp	r3, #4
 800e890:	d009      	beq.n	800e8a6 <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 800e892:	2302      	movs	r3, #2
 800e894:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    __HAL_UNLOCK(hspi);
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	2200      	movs	r2, #0
 800e89c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800e8a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e8a4:	e2a4      	b.n	800edf0 <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800e8a6:	68bb      	ldr	r3, [r7, #8]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d005      	beq.n	800e8b8 <HAL_SPI_TransmitReceive+0x98>
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d002      	beq.n	800e8b8 <HAL_SPI_TransmitReceive+0x98>
 800e8b2:	887b      	ldrh	r3, [r7, #2]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d109      	bne.n	800e8cc <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 800e8b8:	2301      	movs	r3, #1
 800e8ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    __HAL_UNLOCK(hspi);
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800e8c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e8ca:	e291      	b.n	800edf0 <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e8d2:	b2db      	uxtb	r3, r3
 800e8d4:	2b04      	cmp	r3, #4
 800e8d6:	d003      	beq.n	800e8e0 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	2205      	movs	r2, #5
 800e8dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	687a      	ldr	r2, [r7, #4]
 800e8ec:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	887a      	ldrh	r2, [r7, #2]
 800e8f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	887a      	ldrh	r2, [r7, #2]
 800e8fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	68ba      	ldr	r2, [r7, #8]
 800e902:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	887a      	ldrh	r2, [r7, #2]
 800e908:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	887a      	ldrh	r2, [r7, #2]
 800e910:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	2200      	movs	r2, #0
 800e918:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	2200      	movs	r2, #0
 800e91e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	685a      	ldr	r2, [r3, #4]
 800e926:	4b81      	ldr	r3, [pc, #516]	@ (800eb2c <HAL_SPI_TransmitReceive+0x30c>)
 800e928:	4013      	ands	r3, r2
 800e92a:	8879      	ldrh	r1, [r7, #2]
 800e92c:	68fa      	ldr	r2, [r7, #12]
 800e92e:	6812      	ldr	r2, [r2, #0]
 800e930:	430b      	orrs	r3, r1
 800e932:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	681a      	ldr	r2, [r3, #0]
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	f042 0201 	orr.w	r2, r2, #1
 800e942:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	685b      	ldr	r3, [r3, #4]
 800e948:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e94c:	d107      	bne.n	800e95e <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	681a      	ldr	r2, [r3, #0]
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e95c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	68db      	ldr	r3, [r3, #12]
 800e962:	2b0f      	cmp	r3, #15
 800e964:	d970      	bls.n	800ea48 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e966:	e068      	b.n	800ea3a <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	695b      	ldr	r3, [r3, #20]
 800e96e:	f003 0302 	and.w	r3, r3, #2
 800e972:	2b02      	cmp	r3, #2
 800e974:	d11a      	bne.n	800e9ac <HAL_SPI_TransmitReceive+0x18c>
 800e976:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d017      	beq.n	800e9ac <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	6812      	ldr	r2, [r2, #0]
 800e986:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e98c:	1d1a      	adds	r2, r3, #4
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e998:	b29b      	uxth	r3, r3
 800e99a:	3b01      	subs	r3, #1
 800e99c:	b29a      	uxth	r2, r3
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e9aa:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	695a      	ldr	r2, [r3, #20]
 800e9b2:	f248 0308 	movw	r3, #32776	@ 0x8008
 800e9b6:	4013      	ands	r3, r2
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d01a      	beq.n	800e9f2 <HAL_SPI_TransmitReceive+0x1d2>
 800e9bc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d017      	beq.n	800e9f2 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	681a      	ldr	r2, [r3, #0]
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e9ca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e9cc:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e9d2:	1d1a      	adds	r2, r3, #4
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount --;
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e9de:	b29b      	uxth	r3, r3
 800e9e0:	3b01      	subs	r3, #1
 800e9e2:	b29a      	uxth	r2, r3
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e9f0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e9f2:	f7f6 fa7f 	bl	8004ef4 <HAL_GetTick>
 800e9f6:	4602      	mov	r2, r0
 800e9f8:	69fb      	ldr	r3, [r7, #28]
 800e9fa:	1ad3      	subs	r3, r2, r3
 800e9fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e9fe:	429a      	cmp	r2, r3
 800ea00:	d803      	bhi.n	800ea0a <HAL_SPI_TransmitReceive+0x1ea>
 800ea02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ea08:	d102      	bne.n	800ea10 <HAL_SPI_TransmitReceive+0x1f0>
 800ea0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d114      	bne.n	800ea3a <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800ea10:	68f8      	ldr	r0, [r7, #12]
 800ea12:	f000 f9f1 	bl	800edf8 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	2200      	movs	r2, #0
 800ea1a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea24:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	2201      	movs	r2, #1
 800ea32:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        return HAL_TIMEOUT;
 800ea36:	2303      	movs	r3, #3
 800ea38:	e1da      	b.n	800edf0 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ea3a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d193      	bne.n	800e968 <HAL_SPI_TransmitReceive+0x148>
 800ea40:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d190      	bne.n	800e968 <HAL_SPI_TransmitReceive+0x148>
 800ea46:	e1ac      	b.n	800eda2 <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	68db      	ldr	r3, [r3, #12]
 800ea4c:	2b07      	cmp	r3, #7
 800ea4e:	f240 81a0 	bls.w	800ed92 <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ea52:	e0a9      	b.n	800eba8 <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	695b      	ldr	r3, [r3, #20]
 800ea5a:	f003 0302 	and.w	r3, r3, #2
 800ea5e:	2b02      	cmp	r3, #2
 800ea60:	d139      	bne.n	800ead6 <HAL_SPI_TransmitReceive+0x2b6>
 800ea62:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d036      	beq.n	800ead6 <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ea68:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ea6a:	2b01      	cmp	r3, #1
 800ea6c:	d91c      	bls.n	800eaa8 <HAL_SPI_TransmitReceive+0x288>
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d018      	beq.n	800eaa8 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	6812      	ldr	r2, [r2, #0]
 800ea80:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea86:	1d1a      	adds	r2, r3, #4
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ea92:	b29b      	uxth	r3, r3
 800ea94:	3b02      	subs	r3, #2
 800ea96:	b29a      	uxth	r2, r3
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eaa4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800eaa6:	e016      	b.n	800ead6 <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eaac:	881a      	ldrh	r2, [r3, #0]
 800eaae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eab0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eab6:	1c9a      	adds	r2, r3, #2
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eac2:	b29b      	uxth	r3, r3
 800eac4:	3b01      	subs	r3, #1
 800eac6:	b29a      	uxth	r2, r3
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ead4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	695b      	ldr	r3, [r3, #20]
 800eadc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d03d      	beq.n	800eb60 <HAL_SPI_TransmitReceive+0x340>
 800eae4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d03a      	beq.n	800eb60 <HAL_SPI_TransmitReceive+0x340>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	695b      	ldr	r3, [r3, #20]
 800eaf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d01b      	beq.n	800eb30 <HAL_SPI_TransmitReceive+0x310>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	681a      	ldr	r2, [r3, #0]
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb00:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800eb02:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb08:	1d1a      	adds	r2, r3, #4
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eb14:	b29b      	uxth	r3, r3
 800eb16:	3b02      	subs	r3, #2
 800eb18:	b29a      	uxth	r2, r3
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eb26:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800eb28:	e01a      	b.n	800eb60 <HAL_SPI_TransmitReceive+0x340>
 800eb2a:	bf00      	nop
 800eb2c:	ffff0000 	.word	0xffff0000
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb34:	6a3a      	ldr	r2, [r7, #32]
 800eb36:	8812      	ldrh	r2, [r2, #0]
 800eb38:	b292      	uxth	r2, r2
 800eb3a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb40:	1c9a      	adds	r2, r3, #2
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eb4c:	b29b      	uxth	r3, r3
 800eb4e:	3b01      	subs	r3, #1
 800eb50:	b29a      	uxth	r2, r3
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eb5e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eb60:	f7f6 f9c8 	bl	8004ef4 <HAL_GetTick>
 800eb64:	4602      	mov	r2, r0
 800eb66:	69fb      	ldr	r3, [r7, #28]
 800eb68:	1ad3      	subs	r3, r2, r3
 800eb6a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800eb6c:	429a      	cmp	r2, r3
 800eb6e:	d803      	bhi.n	800eb78 <HAL_SPI_TransmitReceive+0x358>
 800eb70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800eb76:	d102      	bne.n	800eb7e <HAL_SPI_TransmitReceive+0x35e>
 800eb78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d114      	bne.n	800eba8 <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800eb7e:	68f8      	ldr	r0, [r7, #12]
 800eb80:	f000 f93a 	bl	800edf8 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	2200      	movs	r2, #0
 800eb88:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eb92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	2201      	movs	r2, #1
 800eba0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        return HAL_TIMEOUT;
 800eba4:	2303      	movs	r3, #3
 800eba6:	e123      	b.n	800edf0 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800eba8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	f47f af52 	bne.w	800ea54 <HAL_SPI_TransmitReceive+0x234>
 800ebb0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	f47f af4e 	bne.w	800ea54 <HAL_SPI_TransmitReceive+0x234>
 800ebb8:	e0f3      	b.n	800eda2 <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	695b      	ldr	r3, [r3, #20]
 800ebc0:	f003 0302 	and.w	r3, r3, #2
 800ebc4:	2b02      	cmp	r3, #2
 800ebc6:	d15a      	bne.n	800ec7e <HAL_SPI_TransmitReceive+0x45e>
 800ebc8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d057      	beq.n	800ec7e <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800ebce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ebd0:	2b03      	cmp	r3, #3
 800ebd2:	d91c      	bls.n	800ec0e <HAL_SPI_TransmitReceive+0x3ee>
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ebd8:	2b40      	cmp	r3, #64	@ 0x40
 800ebda:	d918      	bls.n	800ec0e <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	6812      	ldr	r2, [r2, #0]
 800ebe6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ebec:	1d1a      	adds	r2, r3, #4
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ebf8:	b29b      	uxth	r3, r3
 800ebfa:	3b04      	subs	r3, #4
 800ebfc:	b29a      	uxth	r2, r3
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ec0a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800ec0c:	e037      	b.n	800ec7e <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ec0e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ec10:	2b01      	cmp	r3, #1
 800ec12:	d91b      	bls.n	800ec4c <HAL_SPI_TransmitReceive+0x42c>
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d017      	beq.n	800ec4c <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ec20:	881a      	ldrh	r2, [r3, #0]
 800ec22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec24:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ec2a:	1c9a      	adds	r2, r3, #2
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ec36:	b29b      	uxth	r3, r3
 800ec38:	3b02      	subs	r3, #2
 800ec3a:	b29a      	uxth	r2, r3
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ec48:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800ec4a:	e018      	b.n	800ec7e <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	3320      	adds	r3, #32
 800ec56:	7812      	ldrb	r2, [r2, #0]
 800ec58:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ec5e:	1c5a      	adds	r2, r3, #1
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ec6a:	b29b      	uxth	r3, r3
 800ec6c:	3b01      	subs	r3, #1
 800ec6e:	b29a      	uxth	r2, r3
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ec7c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	695b      	ldr	r3, [r3, #20]
 800ec84:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d05e      	beq.n	800ed4a <HAL_SPI_TransmitReceive+0x52a>
 800ec8c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d05b      	beq.n	800ed4a <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	695b      	ldr	r3, [r3, #20]
 800ec98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d018      	beq.n	800ecd2 <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	681a      	ldr	r2, [r3, #0]
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eca8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ecaa:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ecb0:	1d1a      	adds	r2, r3, #4
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ecbc:	b29b      	uxth	r3, r3
 800ecbe:	3b04      	subs	r3, #4
 800ecc0:	b29a      	uxth	r2, r3
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ecce:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800ecd0:	e03b      	b.n	800ed4a <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	695b      	ldr	r3, [r3, #20]
 800ecd8:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800ecdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ece0:	d918      	bls.n	800ed14 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ece6:	6a3a      	ldr	r2, [r7, #32]
 800ece8:	8812      	ldrh	r2, [r2, #0]
 800ecea:	b292      	uxth	r2, r2
 800ecec:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ecf2:	1c9a      	adds	r2, r3, #2
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800ecf8:	68fb      	ldr	r3, [r7, #12]
 800ecfa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ecfe:	b29b      	uxth	r3, r3
 800ed00:	3b02      	subs	r3, #2
 800ed02:	b29a      	uxth	r2, r3
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ed10:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800ed12:	e01a      	b.n	800ed4a <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ed20:	7812      	ldrb	r2, [r2, #0]
 800ed22:	b2d2      	uxtb	r2, r2
 800ed24:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ed2a:	1c5a      	adds	r2, r3, #1
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ed36:	b29b      	uxth	r3, r3
 800ed38:	3b01      	subs	r3, #1
 800ed3a:	b29a      	uxth	r2, r3
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ed48:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ed4a:	f7f6 f8d3 	bl	8004ef4 <HAL_GetTick>
 800ed4e:	4602      	mov	r2, r0
 800ed50:	69fb      	ldr	r3, [r7, #28]
 800ed52:	1ad3      	subs	r3, r2, r3
 800ed54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ed56:	429a      	cmp	r2, r3
 800ed58:	d803      	bhi.n	800ed62 <HAL_SPI_TransmitReceive+0x542>
 800ed5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ed60:	d102      	bne.n	800ed68 <HAL_SPI_TransmitReceive+0x548>
 800ed62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d114      	bne.n	800ed92 <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800ed68:	68f8      	ldr	r0, [r7, #12]
 800ed6a:	f000 f845 	bl	800edf8 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	2200      	movs	r2, #0
 800ed72:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ed7c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	2201      	movs	r2, #1
 800ed8a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        return HAL_TIMEOUT;
 800ed8e:	2303      	movs	r3, #3
 800ed90:	e02e      	b.n	800edf0 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ed92:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	f47f af10 	bne.w	800ebba <HAL_SPI_TransmitReceive+0x39a>
 800ed9a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	f47f af0c 	bne.w	800ebba <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800eda2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eda4:	9300      	str	r3, [sp, #0]
 800eda6:	69fb      	ldr	r3, [r7, #28]
 800eda8:	2200      	movs	r2, #0
 800edaa:	2108      	movs	r1, #8
 800edac:	68f8      	ldr	r0, [r7, #12]
 800edae:	f000 f8c3 	bl	800ef38 <SPI_WaitOnFlagUntilTimeout>
 800edb2:	4603      	mov	r3, r0
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d007      	beq.n	800edc8 <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800edbe:	f043 0220 	orr.w	r2, r3, #32
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800edc8:	68f8      	ldr	r0, [r7, #12]
 800edca:	f000 f815 	bl	800edf8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	2200      	movs	r2, #0
 800edd2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	2201      	movs	r2, #1
 800edda:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d001      	beq.n	800edec <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 800ede8:	2301      	movs	r3, #1
 800edea:	e001      	b.n	800edf0 <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 800edec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800edf0:	4618      	mov	r0, r3
 800edf2:	3730      	adds	r7, #48	@ 0x30
 800edf4:	46bd      	mov	sp, r7
 800edf6:	bd80      	pop	{r7, pc}

0800edf8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800edf8:	b480      	push	{r7}
 800edfa:	b085      	sub	sp, #20
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	695b      	ldr	r3, [r3, #20]
 800ee06:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	699a      	ldr	r2, [r3, #24]
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	f042 0208 	orr.w	r2, r2, #8
 800ee16:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	699a      	ldr	r2, [r3, #24]
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	f042 0210 	orr.w	r2, r2, #16
 800ee26:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	681a      	ldr	r2, [r3, #0]
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	f022 0201 	bic.w	r2, r2, #1
 800ee36:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	6919      	ldr	r1, [r3, #16]
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681a      	ldr	r2, [r3, #0]
 800ee42:	4b3c      	ldr	r3, [pc, #240]	@ (800ef34 <SPI_CloseTransfer+0x13c>)
 800ee44:	400b      	ands	r3, r1
 800ee46:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	689a      	ldr	r2, [r3, #8]
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800ee56:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ee5e:	b2db      	uxtb	r3, r3
 800ee60:	2b04      	cmp	r3, #4
 800ee62:	d014      	beq.n	800ee8e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	f003 0320 	and.w	r3, r3, #32
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d00f      	beq.n	800ee8e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ee74:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	699a      	ldr	r2, [r3, #24]
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	f042 0220 	orr.w	r2, r2, #32
 800ee8c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ee94:	b2db      	uxtb	r3, r3
 800ee96:	2b03      	cmp	r3, #3
 800ee98:	d014      	beq.n	800eec4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d00f      	beq.n	800eec4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eeaa:	f043 0204 	orr.w	r2, r3, #4
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	699a      	ldr	r2, [r3, #24]
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eec2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d00f      	beq.n	800eeee <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eed4:	f043 0201 	orr.w	r2, r3, #1
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	699a      	ldr	r2, [r3, #24]
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800eeec:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d00f      	beq.n	800ef18 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eefe:	f043 0208 	orr.w	r2, r3, #8
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	699a      	ldr	r2, [r3, #24]
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ef16:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2200      	movs	r2, #0
 800ef24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800ef28:	bf00      	nop
 800ef2a:	3714      	adds	r7, #20
 800ef2c:	46bd      	mov	sp, r7
 800ef2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef32:	4770      	bx	lr
 800ef34:	fffffc90 	.word	0xfffffc90

0800ef38 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b084      	sub	sp, #16
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	60f8      	str	r0, [r7, #12]
 800ef40:	60b9      	str	r1, [r7, #8]
 800ef42:	603b      	str	r3, [r7, #0]
 800ef44:	4613      	mov	r3, r2
 800ef46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ef48:	e010      	b.n	800ef6c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ef4a:	f7f5 ffd3 	bl	8004ef4 <HAL_GetTick>
 800ef4e:	4602      	mov	r2, r0
 800ef50:	683b      	ldr	r3, [r7, #0]
 800ef52:	1ad3      	subs	r3, r2, r3
 800ef54:	69ba      	ldr	r2, [r7, #24]
 800ef56:	429a      	cmp	r2, r3
 800ef58:	d803      	bhi.n	800ef62 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800ef5a:	69bb      	ldr	r3, [r7, #24]
 800ef5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ef60:	d102      	bne.n	800ef68 <SPI_WaitOnFlagUntilTimeout+0x30>
 800ef62:	69bb      	ldr	r3, [r7, #24]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d101      	bne.n	800ef6c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800ef68:	2303      	movs	r3, #3
 800ef6a:	e00f      	b.n	800ef8c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	695a      	ldr	r2, [r3, #20]
 800ef72:	68bb      	ldr	r3, [r7, #8]
 800ef74:	4013      	ands	r3, r2
 800ef76:	68ba      	ldr	r2, [r7, #8]
 800ef78:	429a      	cmp	r2, r3
 800ef7a:	bf0c      	ite	eq
 800ef7c:	2301      	moveq	r3, #1
 800ef7e:	2300      	movne	r3, #0
 800ef80:	b2db      	uxtb	r3, r3
 800ef82:	461a      	mov	r2, r3
 800ef84:	79fb      	ldrb	r3, [r7, #7]
 800ef86:	429a      	cmp	r2, r3
 800ef88:	d0df      	beq.n	800ef4a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800ef8a:	2300      	movs	r3, #0
}
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	3710      	adds	r7, #16
 800ef90:	46bd      	mov	sp, r7
 800ef92:	bd80      	pop	{r7, pc}

0800ef94 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800ef94:	b480      	push	{r7}
 800ef96:	b085      	sub	sp, #20
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800efa0:	095b      	lsrs	r3, r3, #5
 800efa2:	3301      	adds	r3, #1
 800efa4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	68db      	ldr	r3, [r3, #12]
 800efaa:	3301      	adds	r3, #1
 800efac:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800efae:	68bb      	ldr	r3, [r7, #8]
 800efb0:	3307      	adds	r3, #7
 800efb2:	08db      	lsrs	r3, r3, #3
 800efb4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800efb6:	68bb      	ldr	r3, [r7, #8]
 800efb8:	68fa      	ldr	r2, [r7, #12]
 800efba:	fb02 f303 	mul.w	r3, r2, r3
}
 800efbe:	4618      	mov	r0, r3
 800efc0:	3714      	adds	r7, #20
 800efc2:	46bd      	mov	sp, r7
 800efc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc8:	4770      	bx	lr

0800efca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800efca:	b580      	push	{r7, lr}
 800efcc:	b082      	sub	sp, #8
 800efce:	af00      	add	r7, sp, #0
 800efd0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d101      	bne.n	800efdc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800efd8:	2301      	movs	r3, #1
 800efda:	e049      	b.n	800f070 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800efe2:	b2db      	uxtb	r3, r3
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d106      	bne.n	800eff6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	2200      	movs	r2, #0
 800efec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800eff0:	6878      	ldr	r0, [r7, #4]
 800eff2:	f7f5 fc8d 	bl	8004910 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	2202      	movs	r2, #2
 800effa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681a      	ldr	r2, [r3, #0]
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	3304      	adds	r3, #4
 800f006:	4619      	mov	r1, r3
 800f008:	4610      	mov	r0, r2
 800f00a:	f000 fafb 	bl	800f604 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	2201      	movs	r2, #1
 800f012:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	2201      	movs	r2, #1
 800f01a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	2201      	movs	r2, #1
 800f022:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	2201      	movs	r2, #1
 800f02a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	2201      	movs	r2, #1
 800f032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	2201      	movs	r2, #1
 800f03a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	2201      	movs	r2, #1
 800f042:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	2201      	movs	r2, #1
 800f04a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	2201      	movs	r2, #1
 800f052:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2201      	movs	r2, #1
 800f05a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	2201      	movs	r2, #1
 800f062:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	2201      	movs	r2, #1
 800f06a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f06e:	2300      	movs	r3, #0
}
 800f070:	4618      	mov	r0, r3
 800f072:	3708      	adds	r7, #8
 800f074:	46bd      	mov	sp, r7
 800f076:	bd80      	pop	{r7, pc}

0800f078 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f078:	b480      	push	{r7}
 800f07a:	b085      	sub	sp, #20
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f086:	b2db      	uxtb	r3, r3
 800f088:	2b01      	cmp	r3, #1
 800f08a:	d001      	beq.n	800f090 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f08c:	2301      	movs	r3, #1
 800f08e:	e05e      	b.n	800f14e <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	2202      	movs	r2, #2
 800f094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	68da      	ldr	r2, [r3, #12]
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	f042 0201 	orr.w	r2, r2, #1
 800f0a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	4a2b      	ldr	r2, [pc, #172]	@ (800f15c <HAL_TIM_Base_Start_IT+0xe4>)
 800f0ae:	4293      	cmp	r3, r2
 800f0b0:	d02c      	beq.n	800f10c <HAL_TIM_Base_Start_IT+0x94>
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f0ba:	d027      	beq.n	800f10c <HAL_TIM_Base_Start_IT+0x94>
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	4a27      	ldr	r2, [pc, #156]	@ (800f160 <HAL_TIM_Base_Start_IT+0xe8>)
 800f0c2:	4293      	cmp	r3, r2
 800f0c4:	d022      	beq.n	800f10c <HAL_TIM_Base_Start_IT+0x94>
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	4a26      	ldr	r2, [pc, #152]	@ (800f164 <HAL_TIM_Base_Start_IT+0xec>)
 800f0cc:	4293      	cmp	r3, r2
 800f0ce:	d01d      	beq.n	800f10c <HAL_TIM_Base_Start_IT+0x94>
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	4a24      	ldr	r2, [pc, #144]	@ (800f168 <HAL_TIM_Base_Start_IT+0xf0>)
 800f0d6:	4293      	cmp	r3, r2
 800f0d8:	d018      	beq.n	800f10c <HAL_TIM_Base_Start_IT+0x94>
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	4a23      	ldr	r2, [pc, #140]	@ (800f16c <HAL_TIM_Base_Start_IT+0xf4>)
 800f0e0:	4293      	cmp	r3, r2
 800f0e2:	d013      	beq.n	800f10c <HAL_TIM_Base_Start_IT+0x94>
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	4a21      	ldr	r2, [pc, #132]	@ (800f170 <HAL_TIM_Base_Start_IT+0xf8>)
 800f0ea:	4293      	cmp	r3, r2
 800f0ec:	d00e      	beq.n	800f10c <HAL_TIM_Base_Start_IT+0x94>
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	4a20      	ldr	r2, [pc, #128]	@ (800f174 <HAL_TIM_Base_Start_IT+0xfc>)
 800f0f4:	4293      	cmp	r3, r2
 800f0f6:	d009      	beq.n	800f10c <HAL_TIM_Base_Start_IT+0x94>
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	4a1e      	ldr	r2, [pc, #120]	@ (800f178 <HAL_TIM_Base_Start_IT+0x100>)
 800f0fe:	4293      	cmp	r3, r2
 800f100:	d004      	beq.n	800f10c <HAL_TIM_Base_Start_IT+0x94>
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	4a1d      	ldr	r2, [pc, #116]	@ (800f17c <HAL_TIM_Base_Start_IT+0x104>)
 800f108:	4293      	cmp	r3, r2
 800f10a:	d115      	bne.n	800f138 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	689a      	ldr	r2, [r3, #8]
 800f112:	4b1b      	ldr	r3, [pc, #108]	@ (800f180 <HAL_TIM_Base_Start_IT+0x108>)
 800f114:	4013      	ands	r3, r2
 800f116:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	2b06      	cmp	r3, #6
 800f11c:	d015      	beq.n	800f14a <HAL_TIM_Base_Start_IT+0xd2>
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f124:	d011      	beq.n	800f14a <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	681a      	ldr	r2, [r3, #0]
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	f042 0201 	orr.w	r2, r2, #1
 800f134:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f136:	e008      	b.n	800f14a <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	681a      	ldr	r2, [r3, #0]
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	f042 0201 	orr.w	r2, r2, #1
 800f146:	601a      	str	r2, [r3, #0]
 800f148:	e000      	b.n	800f14c <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f14a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f14c:	2300      	movs	r3, #0
}
 800f14e:	4618      	mov	r0, r3
 800f150:	3714      	adds	r7, #20
 800f152:	46bd      	mov	sp, r7
 800f154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f158:	4770      	bx	lr
 800f15a:	bf00      	nop
 800f15c:	40010000 	.word	0x40010000
 800f160:	40000400 	.word	0x40000400
 800f164:	40000800 	.word	0x40000800
 800f168:	40000c00 	.word	0x40000c00
 800f16c:	40010400 	.word	0x40010400
 800f170:	40001800 	.word	0x40001800
 800f174:	40014000 	.word	0x40014000
 800f178:	4000e000 	.word	0x4000e000
 800f17c:	4000e400 	.word	0x4000e400
 800f180:	00010007 	.word	0x00010007

0800f184 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b082      	sub	sp, #8
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	691b      	ldr	r3, [r3, #16]
 800f192:	f003 0302 	and.w	r3, r3, #2
 800f196:	2b02      	cmp	r3, #2
 800f198:	d122      	bne.n	800f1e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	68db      	ldr	r3, [r3, #12]
 800f1a0:	f003 0302 	and.w	r3, r3, #2
 800f1a4:	2b02      	cmp	r3, #2
 800f1a6:	d11b      	bne.n	800f1e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	f06f 0202 	mvn.w	r2, #2
 800f1b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	2201      	movs	r2, #1
 800f1b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	699b      	ldr	r3, [r3, #24]
 800f1be:	f003 0303 	and.w	r3, r3, #3
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d003      	beq.n	800f1ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f1c6:	6878      	ldr	r0, [r7, #4]
 800f1c8:	f000 f9fe 	bl	800f5c8 <HAL_TIM_IC_CaptureCallback>
 800f1cc:	e005      	b.n	800f1da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f1ce:	6878      	ldr	r0, [r7, #4]
 800f1d0:	f000 f9f0 	bl	800f5b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f000 fa01 	bl	800f5dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	2200      	movs	r2, #0
 800f1de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	691b      	ldr	r3, [r3, #16]
 800f1e6:	f003 0304 	and.w	r3, r3, #4
 800f1ea:	2b04      	cmp	r3, #4
 800f1ec:	d122      	bne.n	800f234 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	68db      	ldr	r3, [r3, #12]
 800f1f4:	f003 0304 	and.w	r3, r3, #4
 800f1f8:	2b04      	cmp	r3, #4
 800f1fa:	d11b      	bne.n	800f234 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	f06f 0204 	mvn.w	r2, #4
 800f204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	2202      	movs	r2, #2
 800f20a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	699b      	ldr	r3, [r3, #24]
 800f212:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f216:	2b00      	cmp	r3, #0
 800f218:	d003      	beq.n	800f222 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f21a:	6878      	ldr	r0, [r7, #4]
 800f21c:	f000 f9d4 	bl	800f5c8 <HAL_TIM_IC_CaptureCallback>
 800f220:	e005      	b.n	800f22e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f222:	6878      	ldr	r0, [r7, #4]
 800f224:	f000 f9c6 	bl	800f5b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f228:	6878      	ldr	r0, [r7, #4]
 800f22a:	f000 f9d7 	bl	800f5dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	2200      	movs	r2, #0
 800f232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	691b      	ldr	r3, [r3, #16]
 800f23a:	f003 0308 	and.w	r3, r3, #8
 800f23e:	2b08      	cmp	r3, #8
 800f240:	d122      	bne.n	800f288 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	68db      	ldr	r3, [r3, #12]
 800f248:	f003 0308 	and.w	r3, r3, #8
 800f24c:	2b08      	cmp	r3, #8
 800f24e:	d11b      	bne.n	800f288 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	f06f 0208 	mvn.w	r2, #8
 800f258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	2204      	movs	r2, #4
 800f25e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	69db      	ldr	r3, [r3, #28]
 800f266:	f003 0303 	and.w	r3, r3, #3
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d003      	beq.n	800f276 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f26e:	6878      	ldr	r0, [r7, #4]
 800f270:	f000 f9aa 	bl	800f5c8 <HAL_TIM_IC_CaptureCallback>
 800f274:	e005      	b.n	800f282 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f276:	6878      	ldr	r0, [r7, #4]
 800f278:	f000 f99c 	bl	800f5b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f27c:	6878      	ldr	r0, [r7, #4]
 800f27e:	f000 f9ad 	bl	800f5dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	2200      	movs	r2, #0
 800f286:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	691b      	ldr	r3, [r3, #16]
 800f28e:	f003 0310 	and.w	r3, r3, #16
 800f292:	2b10      	cmp	r3, #16
 800f294:	d122      	bne.n	800f2dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	68db      	ldr	r3, [r3, #12]
 800f29c:	f003 0310 	and.w	r3, r3, #16
 800f2a0:	2b10      	cmp	r3, #16
 800f2a2:	d11b      	bne.n	800f2dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	f06f 0210 	mvn.w	r2, #16
 800f2ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	2208      	movs	r2, #8
 800f2b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	69db      	ldr	r3, [r3, #28]
 800f2ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d003      	beq.n	800f2ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f2c2:	6878      	ldr	r0, [r7, #4]
 800f2c4:	f000 f980 	bl	800f5c8 <HAL_TIM_IC_CaptureCallback>
 800f2c8:	e005      	b.n	800f2d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f2ca:	6878      	ldr	r0, [r7, #4]
 800f2cc:	f000 f972 	bl	800f5b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f2d0:	6878      	ldr	r0, [r7, #4]
 800f2d2:	f000 f983 	bl	800f5dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	2200      	movs	r2, #0
 800f2da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	691b      	ldr	r3, [r3, #16]
 800f2e2:	f003 0301 	and.w	r3, r3, #1
 800f2e6:	2b01      	cmp	r3, #1
 800f2e8:	d10e      	bne.n	800f308 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	68db      	ldr	r3, [r3, #12]
 800f2f0:	f003 0301 	and.w	r3, r3, #1
 800f2f4:	2b01      	cmp	r3, #1
 800f2f6:	d107      	bne.n	800f308 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	f06f 0201 	mvn.w	r2, #1
 800f300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f302:	6878      	ldr	r0, [r7, #4]
 800f304:	f7f4 f9f2 	bl	80036ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	691b      	ldr	r3, [r3, #16]
 800f30e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f312:	2b80      	cmp	r3, #128	@ 0x80
 800f314:	d10e      	bne.n	800f334 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	68db      	ldr	r3, [r3, #12]
 800f31c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f320:	2b80      	cmp	r3, #128	@ 0x80
 800f322:	d107      	bne.n	800f334 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800f32c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f32e:	6878      	ldr	r0, [r7, #4]
 800f330:	f000 fb52 	bl	800f9d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	691b      	ldr	r3, [r3, #16]
 800f33a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f33e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f342:	d10e      	bne.n	800f362 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	68db      	ldr	r3, [r3, #12]
 800f34a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f34e:	2b80      	cmp	r3, #128	@ 0x80
 800f350:	d107      	bne.n	800f362 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f35a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f35c:	6878      	ldr	r0, [r7, #4]
 800f35e:	f000 fb45 	bl	800f9ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	691b      	ldr	r3, [r3, #16]
 800f368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f36c:	2b40      	cmp	r3, #64	@ 0x40
 800f36e:	d10e      	bne.n	800f38e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	68db      	ldr	r3, [r3, #12]
 800f376:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f37a:	2b40      	cmp	r3, #64	@ 0x40
 800f37c:	d107      	bne.n	800f38e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f386:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f388:	6878      	ldr	r0, [r7, #4]
 800f38a:	f000 f931 	bl	800f5f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	691b      	ldr	r3, [r3, #16]
 800f394:	f003 0320 	and.w	r3, r3, #32
 800f398:	2b20      	cmp	r3, #32
 800f39a:	d10e      	bne.n	800f3ba <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	68db      	ldr	r3, [r3, #12]
 800f3a2:	f003 0320 	and.w	r3, r3, #32
 800f3a6:	2b20      	cmp	r3, #32
 800f3a8:	d107      	bne.n	800f3ba <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	f06f 0220 	mvn.w	r2, #32
 800f3b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f3b4:	6878      	ldr	r0, [r7, #4]
 800f3b6:	f000 fb05 	bl	800f9c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f3ba:	bf00      	nop
 800f3bc:	3708      	adds	r7, #8
 800f3be:	46bd      	mov	sp, r7
 800f3c0:	bd80      	pop	{r7, pc}
	...

0800f3c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f3c4:	b580      	push	{r7, lr}
 800f3c6:	b084      	sub	sp, #16
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
 800f3cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f3ce:	2300      	movs	r3, #0
 800f3d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f3d8:	2b01      	cmp	r3, #1
 800f3da:	d101      	bne.n	800f3e0 <HAL_TIM_ConfigClockSource+0x1c>
 800f3dc:	2302      	movs	r3, #2
 800f3de:	e0dc      	b.n	800f59a <HAL_TIM_ConfigClockSource+0x1d6>
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2201      	movs	r2, #1
 800f3e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	2202      	movs	r2, #2
 800f3ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	689b      	ldr	r3, [r3, #8]
 800f3f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f3f8:	68ba      	ldr	r2, [r7, #8]
 800f3fa:	4b6a      	ldr	r3, [pc, #424]	@ (800f5a4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800f3fc:	4013      	ands	r3, r2
 800f3fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f400:	68bb      	ldr	r3, [r7, #8]
 800f402:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f406:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	68ba      	ldr	r2, [r7, #8]
 800f40e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f410:	683b      	ldr	r3, [r7, #0]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	4a64      	ldr	r2, [pc, #400]	@ (800f5a8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f416:	4293      	cmp	r3, r2
 800f418:	f000 80a9 	beq.w	800f56e <HAL_TIM_ConfigClockSource+0x1aa>
 800f41c:	4a62      	ldr	r2, [pc, #392]	@ (800f5a8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f41e:	4293      	cmp	r3, r2
 800f420:	f200 80ae 	bhi.w	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f424:	4a61      	ldr	r2, [pc, #388]	@ (800f5ac <HAL_TIM_ConfigClockSource+0x1e8>)
 800f426:	4293      	cmp	r3, r2
 800f428:	f000 80a1 	beq.w	800f56e <HAL_TIM_ConfigClockSource+0x1aa>
 800f42c:	4a5f      	ldr	r2, [pc, #380]	@ (800f5ac <HAL_TIM_ConfigClockSource+0x1e8>)
 800f42e:	4293      	cmp	r3, r2
 800f430:	f200 80a6 	bhi.w	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f434:	4a5e      	ldr	r2, [pc, #376]	@ (800f5b0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f436:	4293      	cmp	r3, r2
 800f438:	f000 8099 	beq.w	800f56e <HAL_TIM_ConfigClockSource+0x1aa>
 800f43c:	4a5c      	ldr	r2, [pc, #368]	@ (800f5b0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f43e:	4293      	cmp	r3, r2
 800f440:	f200 809e 	bhi.w	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f444:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f448:	f000 8091 	beq.w	800f56e <HAL_TIM_ConfigClockSource+0x1aa>
 800f44c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f450:	f200 8096 	bhi.w	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f454:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f458:	f000 8089 	beq.w	800f56e <HAL_TIM_ConfigClockSource+0x1aa>
 800f45c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f460:	f200 808e 	bhi.w	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f464:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f468:	d03e      	beq.n	800f4e8 <HAL_TIM_ConfigClockSource+0x124>
 800f46a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f46e:	f200 8087 	bhi.w	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f472:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f476:	f000 8086 	beq.w	800f586 <HAL_TIM_ConfigClockSource+0x1c2>
 800f47a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f47e:	d87f      	bhi.n	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f480:	2b70      	cmp	r3, #112	@ 0x70
 800f482:	d01a      	beq.n	800f4ba <HAL_TIM_ConfigClockSource+0xf6>
 800f484:	2b70      	cmp	r3, #112	@ 0x70
 800f486:	d87b      	bhi.n	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f488:	2b60      	cmp	r3, #96	@ 0x60
 800f48a:	d050      	beq.n	800f52e <HAL_TIM_ConfigClockSource+0x16a>
 800f48c:	2b60      	cmp	r3, #96	@ 0x60
 800f48e:	d877      	bhi.n	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f490:	2b50      	cmp	r3, #80	@ 0x50
 800f492:	d03c      	beq.n	800f50e <HAL_TIM_ConfigClockSource+0x14a>
 800f494:	2b50      	cmp	r3, #80	@ 0x50
 800f496:	d873      	bhi.n	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f498:	2b40      	cmp	r3, #64	@ 0x40
 800f49a:	d058      	beq.n	800f54e <HAL_TIM_ConfigClockSource+0x18a>
 800f49c:	2b40      	cmp	r3, #64	@ 0x40
 800f49e:	d86f      	bhi.n	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f4a0:	2b30      	cmp	r3, #48	@ 0x30
 800f4a2:	d064      	beq.n	800f56e <HAL_TIM_ConfigClockSource+0x1aa>
 800f4a4:	2b30      	cmp	r3, #48	@ 0x30
 800f4a6:	d86b      	bhi.n	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f4a8:	2b20      	cmp	r3, #32
 800f4aa:	d060      	beq.n	800f56e <HAL_TIM_ConfigClockSource+0x1aa>
 800f4ac:	2b20      	cmp	r3, #32
 800f4ae:	d867      	bhi.n	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d05c      	beq.n	800f56e <HAL_TIM_ConfigClockSource+0x1aa>
 800f4b4:	2b10      	cmp	r3, #16
 800f4b6:	d05a      	beq.n	800f56e <HAL_TIM_ConfigClockSource+0x1aa>
 800f4b8:	e062      	b.n	800f580 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	6818      	ldr	r0, [r3, #0]
 800f4be:	683b      	ldr	r3, [r7, #0]
 800f4c0:	6899      	ldr	r1, [r3, #8]
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	685a      	ldr	r2, [r3, #4]
 800f4c6:	683b      	ldr	r3, [r7, #0]
 800f4c8:	68db      	ldr	r3, [r3, #12]
 800f4ca:	f000 f9bf 	bl	800f84c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	689b      	ldr	r3, [r3, #8]
 800f4d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f4d6:	68bb      	ldr	r3, [r7, #8]
 800f4d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f4dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	68ba      	ldr	r2, [r7, #8]
 800f4e4:	609a      	str	r2, [r3, #8]
      break;
 800f4e6:	e04f      	b.n	800f588 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	6818      	ldr	r0, [r3, #0]
 800f4ec:	683b      	ldr	r3, [r7, #0]
 800f4ee:	6899      	ldr	r1, [r3, #8]
 800f4f0:	683b      	ldr	r3, [r7, #0]
 800f4f2:	685a      	ldr	r2, [r3, #4]
 800f4f4:	683b      	ldr	r3, [r7, #0]
 800f4f6:	68db      	ldr	r3, [r3, #12]
 800f4f8:	f000 f9a8 	bl	800f84c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	689a      	ldr	r2, [r3, #8]
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f50a:	609a      	str	r2, [r3, #8]
      break;
 800f50c:	e03c      	b.n	800f588 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	6818      	ldr	r0, [r3, #0]
 800f512:	683b      	ldr	r3, [r7, #0]
 800f514:	6859      	ldr	r1, [r3, #4]
 800f516:	683b      	ldr	r3, [r7, #0]
 800f518:	68db      	ldr	r3, [r3, #12]
 800f51a:	461a      	mov	r2, r3
 800f51c:	f000 f918 	bl	800f750 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	2150      	movs	r1, #80	@ 0x50
 800f526:	4618      	mov	r0, r3
 800f528:	f000 f972 	bl	800f810 <TIM_ITRx_SetConfig>
      break;
 800f52c:	e02c      	b.n	800f588 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	6818      	ldr	r0, [r3, #0]
 800f532:	683b      	ldr	r3, [r7, #0]
 800f534:	6859      	ldr	r1, [r3, #4]
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	68db      	ldr	r3, [r3, #12]
 800f53a:	461a      	mov	r2, r3
 800f53c:	f000 f937 	bl	800f7ae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	2160      	movs	r1, #96	@ 0x60
 800f546:	4618      	mov	r0, r3
 800f548:	f000 f962 	bl	800f810 <TIM_ITRx_SetConfig>
      break;
 800f54c:	e01c      	b.n	800f588 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	6818      	ldr	r0, [r3, #0]
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	6859      	ldr	r1, [r3, #4]
 800f556:	683b      	ldr	r3, [r7, #0]
 800f558:	68db      	ldr	r3, [r3, #12]
 800f55a:	461a      	mov	r2, r3
 800f55c:	f000 f8f8 	bl	800f750 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	2140      	movs	r1, #64	@ 0x40
 800f566:	4618      	mov	r0, r3
 800f568:	f000 f952 	bl	800f810 <TIM_ITRx_SetConfig>
      break;
 800f56c:	e00c      	b.n	800f588 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681a      	ldr	r2, [r3, #0]
 800f572:	683b      	ldr	r3, [r7, #0]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	4619      	mov	r1, r3
 800f578:	4610      	mov	r0, r2
 800f57a:	f000 f949 	bl	800f810 <TIM_ITRx_SetConfig>
      break;
 800f57e:	e003      	b.n	800f588 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f580:	2301      	movs	r3, #1
 800f582:	73fb      	strb	r3, [r7, #15]
      break;
 800f584:	e000      	b.n	800f588 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f586:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	2201      	movs	r2, #1
 800f58c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	2200      	movs	r2, #0
 800f594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f598:	7bfb      	ldrb	r3, [r7, #15]
}
 800f59a:	4618      	mov	r0, r3
 800f59c:	3710      	adds	r7, #16
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	bd80      	pop	{r7, pc}
 800f5a2:	bf00      	nop
 800f5a4:	ffceff88 	.word	0xffceff88
 800f5a8:	00100040 	.word	0x00100040
 800f5ac:	00100030 	.word	0x00100030
 800f5b0:	00100020 	.word	0x00100020

0800f5b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f5b4:	b480      	push	{r7}
 800f5b6:	b083      	sub	sp, #12
 800f5b8:	af00      	add	r7, sp, #0
 800f5ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f5bc:	bf00      	nop
 800f5be:	370c      	adds	r7, #12
 800f5c0:	46bd      	mov	sp, r7
 800f5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c6:	4770      	bx	lr

0800f5c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f5c8:	b480      	push	{r7}
 800f5ca:	b083      	sub	sp, #12
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f5d0:	bf00      	nop
 800f5d2:	370c      	adds	r7, #12
 800f5d4:	46bd      	mov	sp, r7
 800f5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5da:	4770      	bx	lr

0800f5dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f5dc:	b480      	push	{r7}
 800f5de:	b083      	sub	sp, #12
 800f5e0:	af00      	add	r7, sp, #0
 800f5e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f5e4:	bf00      	nop
 800f5e6:	370c      	adds	r7, #12
 800f5e8:	46bd      	mov	sp, r7
 800f5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ee:	4770      	bx	lr

0800f5f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f5f0:	b480      	push	{r7}
 800f5f2:	b083      	sub	sp, #12
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f5f8:	bf00      	nop
 800f5fa:	370c      	adds	r7, #12
 800f5fc:	46bd      	mov	sp, r7
 800f5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f602:	4770      	bx	lr

0800f604 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f604:	b480      	push	{r7}
 800f606:	b085      	sub	sp, #20
 800f608:	af00      	add	r7, sp, #0
 800f60a:	6078      	str	r0, [r7, #4]
 800f60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	4a44      	ldr	r2, [pc, #272]	@ (800f728 <TIM_Base_SetConfig+0x124>)
 800f618:	4293      	cmp	r3, r2
 800f61a:	d013      	beq.n	800f644 <TIM_Base_SetConfig+0x40>
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f622:	d00f      	beq.n	800f644 <TIM_Base_SetConfig+0x40>
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	4a41      	ldr	r2, [pc, #260]	@ (800f72c <TIM_Base_SetConfig+0x128>)
 800f628:	4293      	cmp	r3, r2
 800f62a:	d00b      	beq.n	800f644 <TIM_Base_SetConfig+0x40>
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	4a40      	ldr	r2, [pc, #256]	@ (800f730 <TIM_Base_SetConfig+0x12c>)
 800f630:	4293      	cmp	r3, r2
 800f632:	d007      	beq.n	800f644 <TIM_Base_SetConfig+0x40>
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	4a3f      	ldr	r2, [pc, #252]	@ (800f734 <TIM_Base_SetConfig+0x130>)
 800f638:	4293      	cmp	r3, r2
 800f63a:	d003      	beq.n	800f644 <TIM_Base_SetConfig+0x40>
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	4a3e      	ldr	r2, [pc, #248]	@ (800f738 <TIM_Base_SetConfig+0x134>)
 800f640:	4293      	cmp	r3, r2
 800f642:	d108      	bne.n	800f656 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f64a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f64c:	683b      	ldr	r3, [r7, #0]
 800f64e:	685b      	ldr	r3, [r3, #4]
 800f650:	68fa      	ldr	r2, [r7, #12]
 800f652:	4313      	orrs	r3, r2
 800f654:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	4a33      	ldr	r2, [pc, #204]	@ (800f728 <TIM_Base_SetConfig+0x124>)
 800f65a:	4293      	cmp	r3, r2
 800f65c:	d027      	beq.n	800f6ae <TIM_Base_SetConfig+0xaa>
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f664:	d023      	beq.n	800f6ae <TIM_Base_SetConfig+0xaa>
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	4a30      	ldr	r2, [pc, #192]	@ (800f72c <TIM_Base_SetConfig+0x128>)
 800f66a:	4293      	cmp	r3, r2
 800f66c:	d01f      	beq.n	800f6ae <TIM_Base_SetConfig+0xaa>
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	4a2f      	ldr	r2, [pc, #188]	@ (800f730 <TIM_Base_SetConfig+0x12c>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d01b      	beq.n	800f6ae <TIM_Base_SetConfig+0xaa>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	4a2e      	ldr	r2, [pc, #184]	@ (800f734 <TIM_Base_SetConfig+0x130>)
 800f67a:	4293      	cmp	r3, r2
 800f67c:	d017      	beq.n	800f6ae <TIM_Base_SetConfig+0xaa>
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	4a2d      	ldr	r2, [pc, #180]	@ (800f738 <TIM_Base_SetConfig+0x134>)
 800f682:	4293      	cmp	r3, r2
 800f684:	d013      	beq.n	800f6ae <TIM_Base_SetConfig+0xaa>
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	4a2c      	ldr	r2, [pc, #176]	@ (800f73c <TIM_Base_SetConfig+0x138>)
 800f68a:	4293      	cmp	r3, r2
 800f68c:	d00f      	beq.n	800f6ae <TIM_Base_SetConfig+0xaa>
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	4a2b      	ldr	r2, [pc, #172]	@ (800f740 <TIM_Base_SetConfig+0x13c>)
 800f692:	4293      	cmp	r3, r2
 800f694:	d00b      	beq.n	800f6ae <TIM_Base_SetConfig+0xaa>
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	4a2a      	ldr	r2, [pc, #168]	@ (800f744 <TIM_Base_SetConfig+0x140>)
 800f69a:	4293      	cmp	r3, r2
 800f69c:	d007      	beq.n	800f6ae <TIM_Base_SetConfig+0xaa>
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	4a29      	ldr	r2, [pc, #164]	@ (800f748 <TIM_Base_SetConfig+0x144>)
 800f6a2:	4293      	cmp	r3, r2
 800f6a4:	d003      	beq.n	800f6ae <TIM_Base_SetConfig+0xaa>
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	4a28      	ldr	r2, [pc, #160]	@ (800f74c <TIM_Base_SetConfig+0x148>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d108      	bne.n	800f6c0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f6b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f6b6:	683b      	ldr	r3, [r7, #0]
 800f6b8:	68db      	ldr	r3, [r3, #12]
 800f6ba:	68fa      	ldr	r2, [r7, #12]
 800f6bc:	4313      	orrs	r3, r2
 800f6be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	695b      	ldr	r3, [r3, #20]
 800f6ca:	4313      	orrs	r3, r2
 800f6cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	68fa      	ldr	r2, [r7, #12]
 800f6d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f6d4:	683b      	ldr	r3, [r7, #0]
 800f6d6:	689a      	ldr	r2, [r3, #8]
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f6dc:	683b      	ldr	r3, [r7, #0]
 800f6de:	681a      	ldr	r2, [r3, #0]
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	4a10      	ldr	r2, [pc, #64]	@ (800f728 <TIM_Base_SetConfig+0x124>)
 800f6e8:	4293      	cmp	r3, r2
 800f6ea:	d00f      	beq.n	800f70c <TIM_Base_SetConfig+0x108>
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	4a12      	ldr	r2, [pc, #72]	@ (800f738 <TIM_Base_SetConfig+0x134>)
 800f6f0:	4293      	cmp	r3, r2
 800f6f2:	d00b      	beq.n	800f70c <TIM_Base_SetConfig+0x108>
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	4a11      	ldr	r2, [pc, #68]	@ (800f73c <TIM_Base_SetConfig+0x138>)
 800f6f8:	4293      	cmp	r3, r2
 800f6fa:	d007      	beq.n	800f70c <TIM_Base_SetConfig+0x108>
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	4a10      	ldr	r2, [pc, #64]	@ (800f740 <TIM_Base_SetConfig+0x13c>)
 800f700:	4293      	cmp	r3, r2
 800f702:	d003      	beq.n	800f70c <TIM_Base_SetConfig+0x108>
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	4a0f      	ldr	r2, [pc, #60]	@ (800f744 <TIM_Base_SetConfig+0x140>)
 800f708:	4293      	cmp	r3, r2
 800f70a:	d103      	bne.n	800f714 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f70c:	683b      	ldr	r3, [r7, #0]
 800f70e:	691a      	ldr	r2, [r3, #16]
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2201      	movs	r2, #1
 800f718:	615a      	str	r2, [r3, #20]
}
 800f71a:	bf00      	nop
 800f71c:	3714      	adds	r7, #20
 800f71e:	46bd      	mov	sp, r7
 800f720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f724:	4770      	bx	lr
 800f726:	bf00      	nop
 800f728:	40010000 	.word	0x40010000
 800f72c:	40000400 	.word	0x40000400
 800f730:	40000800 	.word	0x40000800
 800f734:	40000c00 	.word	0x40000c00
 800f738:	40010400 	.word	0x40010400
 800f73c:	40014000 	.word	0x40014000
 800f740:	40014400 	.word	0x40014400
 800f744:	40014800 	.word	0x40014800
 800f748:	4000e000 	.word	0x4000e000
 800f74c:	4000e400 	.word	0x4000e400

0800f750 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f750:	b480      	push	{r7}
 800f752:	b087      	sub	sp, #28
 800f754:	af00      	add	r7, sp, #0
 800f756:	60f8      	str	r0, [r7, #12]
 800f758:	60b9      	str	r1, [r7, #8]
 800f75a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	6a1b      	ldr	r3, [r3, #32]
 800f760:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	6a1b      	ldr	r3, [r3, #32]
 800f766:	f023 0201 	bic.w	r2, r3, #1
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	699b      	ldr	r3, [r3, #24]
 800f772:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f774:	693b      	ldr	r3, [r7, #16]
 800f776:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f77a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	011b      	lsls	r3, r3, #4
 800f780:	693a      	ldr	r2, [r7, #16]
 800f782:	4313      	orrs	r3, r2
 800f784:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f786:	697b      	ldr	r3, [r7, #20]
 800f788:	f023 030a 	bic.w	r3, r3, #10
 800f78c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f78e:	697a      	ldr	r2, [r7, #20]
 800f790:	68bb      	ldr	r3, [r7, #8]
 800f792:	4313      	orrs	r3, r2
 800f794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	693a      	ldr	r2, [r7, #16]
 800f79a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	697a      	ldr	r2, [r7, #20]
 800f7a0:	621a      	str	r2, [r3, #32]
}
 800f7a2:	bf00      	nop
 800f7a4:	371c      	adds	r7, #28
 800f7a6:	46bd      	mov	sp, r7
 800f7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ac:	4770      	bx	lr

0800f7ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f7ae:	b480      	push	{r7}
 800f7b0:	b087      	sub	sp, #28
 800f7b2:	af00      	add	r7, sp, #0
 800f7b4:	60f8      	str	r0, [r7, #12]
 800f7b6:	60b9      	str	r1, [r7, #8]
 800f7b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	6a1b      	ldr	r3, [r3, #32]
 800f7be:	f023 0210 	bic.w	r2, r3, #16
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	699b      	ldr	r3, [r3, #24]
 800f7ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	6a1b      	ldr	r3, [r3, #32]
 800f7d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f7d2:	697b      	ldr	r3, [r7, #20]
 800f7d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f7d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	031b      	lsls	r3, r3, #12
 800f7de:	697a      	ldr	r2, [r7, #20]
 800f7e0:	4313      	orrs	r3, r2
 800f7e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f7e4:	693b      	ldr	r3, [r7, #16]
 800f7e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f7ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f7ec:	68bb      	ldr	r3, [r7, #8]
 800f7ee:	011b      	lsls	r3, r3, #4
 800f7f0:	693a      	ldr	r2, [r7, #16]
 800f7f2:	4313      	orrs	r3, r2
 800f7f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	697a      	ldr	r2, [r7, #20]
 800f7fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	693a      	ldr	r2, [r7, #16]
 800f800:	621a      	str	r2, [r3, #32]
}
 800f802:	bf00      	nop
 800f804:	371c      	adds	r7, #28
 800f806:	46bd      	mov	sp, r7
 800f808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f80c:	4770      	bx	lr
	...

0800f810 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f810:	b480      	push	{r7}
 800f812:	b085      	sub	sp, #20
 800f814:	af00      	add	r7, sp, #0
 800f816:	6078      	str	r0, [r7, #4]
 800f818:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	689b      	ldr	r3, [r3, #8]
 800f81e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f820:	68fa      	ldr	r2, [r7, #12]
 800f822:	4b09      	ldr	r3, [pc, #36]	@ (800f848 <TIM_ITRx_SetConfig+0x38>)
 800f824:	4013      	ands	r3, r2
 800f826:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f828:	683a      	ldr	r2, [r7, #0]
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	4313      	orrs	r3, r2
 800f82e:	f043 0307 	orr.w	r3, r3, #7
 800f832:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	68fa      	ldr	r2, [r7, #12]
 800f838:	609a      	str	r2, [r3, #8]
}
 800f83a:	bf00      	nop
 800f83c:	3714      	adds	r7, #20
 800f83e:	46bd      	mov	sp, r7
 800f840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f844:	4770      	bx	lr
 800f846:	bf00      	nop
 800f848:	ffcfff8f 	.word	0xffcfff8f

0800f84c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f84c:	b480      	push	{r7}
 800f84e:	b087      	sub	sp, #28
 800f850:	af00      	add	r7, sp, #0
 800f852:	60f8      	str	r0, [r7, #12]
 800f854:	60b9      	str	r1, [r7, #8]
 800f856:	607a      	str	r2, [r7, #4]
 800f858:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	689b      	ldr	r3, [r3, #8]
 800f85e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f860:	697b      	ldr	r3, [r7, #20]
 800f862:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f866:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	021a      	lsls	r2, r3, #8
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	431a      	orrs	r2, r3
 800f870:	68bb      	ldr	r3, [r7, #8]
 800f872:	4313      	orrs	r3, r2
 800f874:	697a      	ldr	r2, [r7, #20]
 800f876:	4313      	orrs	r3, r2
 800f878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	697a      	ldr	r2, [r7, #20]
 800f87e:	609a      	str	r2, [r3, #8]
}
 800f880:	bf00      	nop
 800f882:	371c      	adds	r7, #28
 800f884:	46bd      	mov	sp, r7
 800f886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f88a:	4770      	bx	lr

0800f88c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f88c:	b480      	push	{r7}
 800f88e:	b085      	sub	sp, #20
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
 800f894:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f89c:	2b01      	cmp	r3, #1
 800f89e:	d101      	bne.n	800f8a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f8a0:	2302      	movs	r3, #2
 800f8a2:	e077      	b.n	800f994 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	2201      	movs	r2, #1
 800f8a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	2202      	movs	r2, #2
 800f8b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	685b      	ldr	r3, [r3, #4]
 800f8ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	689b      	ldr	r3, [r3, #8]
 800f8c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	4a35      	ldr	r2, [pc, #212]	@ (800f9a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f8ca:	4293      	cmp	r3, r2
 800f8cc:	d004      	beq.n	800f8d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	4a34      	ldr	r2, [pc, #208]	@ (800f9a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f8d4:	4293      	cmp	r3, r2
 800f8d6:	d108      	bne.n	800f8ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f8de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f8e0:	683b      	ldr	r3, [r7, #0]
 800f8e2:	685b      	ldr	r3, [r3, #4]
 800f8e4:	68fa      	ldr	r2, [r7, #12]
 800f8e6:	4313      	orrs	r3, r2
 800f8e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f8f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f8f2:	683b      	ldr	r3, [r7, #0]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	68fa      	ldr	r2, [r7, #12]
 800f8f8:	4313      	orrs	r3, r2
 800f8fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	68fa      	ldr	r2, [r7, #12]
 800f902:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	4a25      	ldr	r2, [pc, #148]	@ (800f9a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f90a:	4293      	cmp	r3, r2
 800f90c:	d02c      	beq.n	800f968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f916:	d027      	beq.n	800f968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	4a22      	ldr	r2, [pc, #136]	@ (800f9a8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800f91e:	4293      	cmp	r3, r2
 800f920:	d022      	beq.n	800f968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	4a21      	ldr	r2, [pc, #132]	@ (800f9ac <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800f928:	4293      	cmp	r3, r2
 800f92a:	d01d      	beq.n	800f968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	4a1f      	ldr	r2, [pc, #124]	@ (800f9b0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800f932:	4293      	cmp	r3, r2
 800f934:	d018      	beq.n	800f968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	4a1a      	ldr	r2, [pc, #104]	@ (800f9a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f93c:	4293      	cmp	r3, r2
 800f93e:	d013      	beq.n	800f968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	4a1b      	ldr	r2, [pc, #108]	@ (800f9b4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800f946:	4293      	cmp	r3, r2
 800f948:	d00e      	beq.n	800f968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	4a1a      	ldr	r2, [pc, #104]	@ (800f9b8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800f950:	4293      	cmp	r3, r2
 800f952:	d009      	beq.n	800f968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	4a18      	ldr	r2, [pc, #96]	@ (800f9bc <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800f95a:	4293      	cmp	r3, r2
 800f95c:	d004      	beq.n	800f968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	4a17      	ldr	r2, [pc, #92]	@ (800f9c0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800f964:	4293      	cmp	r3, r2
 800f966:	d10c      	bne.n	800f982 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f968:	68bb      	ldr	r3, [r7, #8]
 800f96a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f96e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	689b      	ldr	r3, [r3, #8]
 800f974:	68ba      	ldr	r2, [r7, #8]
 800f976:	4313      	orrs	r3, r2
 800f978:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	68ba      	ldr	r2, [r7, #8]
 800f980:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	2201      	movs	r2, #1
 800f986:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	2200      	movs	r2, #0
 800f98e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f992:	2300      	movs	r3, #0
}
 800f994:	4618      	mov	r0, r3
 800f996:	3714      	adds	r7, #20
 800f998:	46bd      	mov	sp, r7
 800f99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99e:	4770      	bx	lr
 800f9a0:	40010000 	.word	0x40010000
 800f9a4:	40010400 	.word	0x40010400
 800f9a8:	40000400 	.word	0x40000400
 800f9ac:	40000800 	.word	0x40000800
 800f9b0:	40000c00 	.word	0x40000c00
 800f9b4:	40001800 	.word	0x40001800
 800f9b8:	40014000 	.word	0x40014000
 800f9bc:	4000e000 	.word	0x4000e000
 800f9c0:	4000e400 	.word	0x4000e400

0800f9c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f9c4:	b480      	push	{r7}
 800f9c6:	b083      	sub	sp, #12
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f9cc:	bf00      	nop
 800f9ce:	370c      	adds	r7, #12
 800f9d0:	46bd      	mov	sp, r7
 800f9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d6:	4770      	bx	lr

0800f9d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f9d8:	b480      	push	{r7}
 800f9da:	b083      	sub	sp, #12
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f9e0:	bf00      	nop
 800f9e2:	370c      	adds	r7, #12
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ea:	4770      	bx	lr

0800f9ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f9ec:	b480      	push	{r7}
 800f9ee:	b083      	sub	sp, #12
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f9f4:	bf00      	nop
 800f9f6:	370c      	adds	r7, #12
 800f9f8:	46bd      	mov	sp, r7
 800f9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fe:	4770      	bx	lr

0800fa00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fa00:	b580      	push	{r7, lr}
 800fa02:	b082      	sub	sp, #8
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d101      	bne.n	800fa12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fa0e:	2301      	movs	r3, #1
 800fa10:	e042      	b.n	800fa98 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d106      	bne.n	800fa2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	2200      	movs	r2, #0
 800fa20:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fa24:	6878      	ldr	r0, [r7, #4]
 800fa26:	f7f4 ffbb 	bl	80049a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	2224      	movs	r2, #36	@ 0x24
 800fa2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_UART_DISABLE(huart);
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	681a      	ldr	r2, [r3, #0]
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	f022 0201 	bic.w	r2, r2, #1
 800fa40:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fa42:	6878      	ldr	r0, [r7, #4]
 800fa44:	f000 fcd6 	bl	80103f4 <UART_SetConfig>
 800fa48:	4603      	mov	r3, r0
 800fa4a:	2b01      	cmp	r3, #1
 800fa4c:	d101      	bne.n	800fa52 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800fa4e:	2301      	movs	r3, #1
 800fa50:	e022      	b.n	800fa98 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d002      	beq.n	800fa60 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f001 fb36 	bl	80110cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	685a      	ldr	r2, [r3, #4]
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fa6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	689a      	ldr	r2, [r3, #8]
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fa7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	681a      	ldr	r2, [r3, #0]
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	f042 0201 	orr.w	r2, r2, #1
 800fa8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fa90:	6878      	ldr	r0, [r7, #4]
 800fa92:	f001 fbbd 	bl	8011210 <UART_CheckIdleState>
 800fa96:	4603      	mov	r3, r0
}
 800fa98:	4618      	mov	r0, r3
 800fa9a:	3708      	adds	r7, #8
 800fa9c:	46bd      	mov	sp, r7
 800fa9e:	bd80      	pop	{r7, pc}

0800faa0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b08a      	sub	sp, #40	@ 0x28
 800faa4:	af02      	add	r7, sp, #8
 800faa6:	60f8      	str	r0, [r7, #12]
 800faa8:	60b9      	str	r1, [r7, #8]
 800faaa:	603b      	str	r3, [r7, #0]
 800faac:	4613      	mov	r3, r2
 800faae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fab6:	2b20      	cmp	r3, #32
 800fab8:	f040 8083 	bne.w	800fbc2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800fabc:	68bb      	ldr	r3, [r7, #8]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d002      	beq.n	800fac8 <HAL_UART_Transmit+0x28>
 800fac2:	88fb      	ldrh	r3, [r7, #6]
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d101      	bne.n	800facc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800fac8:	2301      	movs	r3, #1
 800faca:	e07b      	b.n	800fbc4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800fad2:	2b01      	cmp	r3, #1
 800fad4:	d101      	bne.n	800fada <HAL_UART_Transmit+0x3a>
 800fad6:	2302      	movs	r3, #2
 800fad8:	e074      	b.n	800fbc4 <HAL_UART_Transmit+0x124>
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	2201      	movs	r2, #1
 800fade:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	2200      	movs	r2, #0
 800fae6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	2221      	movs	r2, #33	@ 0x21
 800faee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800faf2:	f7f5 f9ff 	bl	8004ef4 <HAL_GetTick>
 800faf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	88fa      	ldrh	r2, [r7, #6]
 800fafc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	88fa      	ldrh	r2, [r7, #6]
 800fb04:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	689b      	ldr	r3, [r3, #8]
 800fb0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fb10:	d108      	bne.n	800fb24 <HAL_UART_Transmit+0x84>
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	691b      	ldr	r3, [r3, #16]
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d104      	bne.n	800fb24 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	61bb      	str	r3, [r7, #24]
 800fb22:	e003      	b.n	800fb2c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800fb24:	68bb      	ldr	r3, [r7, #8]
 800fb26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fb28:	2300      	movs	r3, #0
 800fb2a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	2200      	movs	r2, #0
 800fb30:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    while (huart->TxXferCount > 0U)
 800fb34:	e02c      	b.n	800fb90 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fb36:	683b      	ldr	r3, [r7, #0]
 800fb38:	9300      	str	r3, [sp, #0]
 800fb3a:	697b      	ldr	r3, [r7, #20]
 800fb3c:	2200      	movs	r2, #0
 800fb3e:	2180      	movs	r1, #128	@ 0x80
 800fb40:	68f8      	ldr	r0, [r7, #12]
 800fb42:	f001 fbb0 	bl	80112a6 <UART_WaitOnFlagUntilTimeout>
 800fb46:	4603      	mov	r3, r0
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d001      	beq.n	800fb50 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800fb4c:	2303      	movs	r3, #3
 800fb4e:	e039      	b.n	800fbc4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800fb50:	69fb      	ldr	r3, [r7, #28]
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d10b      	bne.n	800fb6e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fb56:	69bb      	ldr	r3, [r7, #24]
 800fb58:	881b      	ldrh	r3, [r3, #0]
 800fb5a:	461a      	mov	r2, r3
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fb64:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800fb66:	69bb      	ldr	r3, [r7, #24]
 800fb68:	3302      	adds	r3, #2
 800fb6a:	61bb      	str	r3, [r7, #24]
 800fb6c:	e007      	b.n	800fb7e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fb6e:	69fb      	ldr	r3, [r7, #28]
 800fb70:	781a      	ldrb	r2, [r3, #0]
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800fb78:	69fb      	ldr	r3, [r7, #28]
 800fb7a:	3301      	adds	r3, #1
 800fb7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800fb84:	b29b      	uxth	r3, r3
 800fb86:	3b01      	subs	r3, #1
 800fb88:	b29a      	uxth	r2, r3
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800fb96:	b29b      	uxth	r3, r3
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d1cc      	bne.n	800fb36 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fb9c:	683b      	ldr	r3, [r7, #0]
 800fb9e:	9300      	str	r3, [sp, #0]
 800fba0:	697b      	ldr	r3, [r7, #20]
 800fba2:	2200      	movs	r2, #0
 800fba4:	2140      	movs	r1, #64	@ 0x40
 800fba6:	68f8      	ldr	r0, [r7, #12]
 800fba8:	f001 fb7d 	bl	80112a6 <UART_WaitOnFlagUntilTimeout>
 800fbac:	4603      	mov	r3, r0
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d001      	beq.n	800fbb6 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800fbb2:	2303      	movs	r3, #3
 800fbb4:	e006      	b.n	800fbc4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	2220      	movs	r2, #32
 800fbba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 800fbbe:	2300      	movs	r3, #0
 800fbc0:	e000      	b.n	800fbc4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800fbc2:	2302      	movs	r3, #2
  }
}
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	3720      	adds	r7, #32
 800fbc8:	46bd      	mov	sp, r7
 800fbca:	bd80      	pop	{r7, pc}

0800fbcc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fbcc:	b580      	push	{r7, lr}
 800fbce:	b08a      	sub	sp, #40	@ 0x28
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	60f8      	str	r0, [r7, #12]
 800fbd4:	60b9      	str	r1, [r7, #8]
 800fbd6:	4613      	mov	r3, r2
 800fbd8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fbe0:	2b20      	cmp	r3, #32
 800fbe2:	d142      	bne.n	800fc6a <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800fbe4:	68bb      	ldr	r3, [r7, #8]
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d002      	beq.n	800fbf0 <HAL_UART_Receive_IT+0x24>
 800fbea:	88fb      	ldrh	r3, [r7, #6]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d101      	bne.n	800fbf4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800fbf0:	2301      	movs	r3, #1
 800fbf2:	e03b      	b.n	800fc6c <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800fbfa:	2b01      	cmp	r3, #1
 800fbfc:	d101      	bne.n	800fc02 <HAL_UART_Receive_IT+0x36>
 800fbfe:	2302      	movs	r3, #2
 800fc00:	e034      	b.n	800fc6c <HAL_UART_Receive_IT+0xa0>
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	2201      	movs	r2, #1
 800fc06:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	4a17      	ldr	r2, [pc, #92]	@ (800fc74 <HAL_UART_Receive_IT+0xa8>)
 800fc16:	4293      	cmp	r3, r2
 800fc18:	d01f      	beq.n	800fc5a <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	685b      	ldr	r3, [r3, #4]
 800fc20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d018      	beq.n	800fc5a <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc2e:	697b      	ldr	r3, [r7, #20]
 800fc30:	e853 3f00 	ldrex	r3, [r3]
 800fc34:	613b      	str	r3, [r7, #16]
   return(result);
 800fc36:	693b      	ldr	r3, [r7, #16]
 800fc38:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fc3c:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	461a      	mov	r2, r3
 800fc44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc46:	623b      	str	r3, [r7, #32]
 800fc48:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc4a:	69f9      	ldr	r1, [r7, #28]
 800fc4c:	6a3a      	ldr	r2, [r7, #32]
 800fc4e:	e841 2300 	strex	r3, r2, [r1]
 800fc52:	61bb      	str	r3, [r7, #24]
   return(result);
 800fc54:	69bb      	ldr	r3, [r7, #24]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d1e6      	bne.n	800fc28 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800fc5a:	88fb      	ldrh	r3, [r7, #6]
 800fc5c:	461a      	mov	r2, r3
 800fc5e:	68b9      	ldr	r1, [r7, #8]
 800fc60:	68f8      	ldr	r0, [r7, #12]
 800fc62:	f001 fbe9 	bl	8011438 <UART_Start_Receive_IT>
 800fc66:	4603      	mov	r3, r0
 800fc68:	e000      	b.n	800fc6c <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800fc6a:	2302      	movs	r3, #2
  }
}
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	3728      	adds	r7, #40	@ 0x28
 800fc70:	46bd      	mov	sp, r7
 800fc72:	bd80      	pop	{r7, pc}
 800fc74:	58000c00 	.word	0x58000c00

0800fc78 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b0ba      	sub	sp, #232	@ 0xe8
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	69db      	ldr	r3, [r3, #28]
 800fc86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	681b      	ldr	r3, [r3, #0]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	689b      	ldr	r3, [r3, #8]
 800fc9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fc9e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fca2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fca6:	4013      	ands	r3, r2
 800fca8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fcac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d11b      	bne.n	800fcec <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fcb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcb8:	f003 0320 	and.w	r3, r3, #32
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d015      	beq.n	800fcec <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fcc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fcc4:	f003 0320 	and.w	r3, r3, #32
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d105      	bne.n	800fcd8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fccc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d009      	beq.n	800fcec <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	f000 835a 	beq.w	8010396 <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fce6:	6878      	ldr	r0, [r7, #4]
 800fce8:	4798      	blx	r3
      }
      return;
 800fcea:	e354      	b.n	8010396 <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800fcec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	f000 811f 	beq.w	800ff34 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800fcf6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fcfa:	4b8b      	ldr	r3, [pc, #556]	@ (800ff28 <HAL_UART_IRQHandler+0x2b0>)
 800fcfc:	4013      	ands	r3, r2
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d106      	bne.n	800fd10 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fd02:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fd06:	4b89      	ldr	r3, [pc, #548]	@ (800ff2c <HAL_UART_IRQHandler+0x2b4>)
 800fd08:	4013      	ands	r3, r2
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	f000 8112 	beq.w	800ff34 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fd10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd14:	f003 0301 	and.w	r3, r3, #1
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d011      	beq.n	800fd40 <HAL_UART_IRQHandler+0xc8>
 800fd1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d00b      	beq.n	800fd40 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	2201      	movs	r2, #1
 800fd2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fd36:	f043 0201 	orr.w	r2, r3, #1
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fd40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd44:	f003 0302 	and.w	r3, r3, #2
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d011      	beq.n	800fd70 <HAL_UART_IRQHandler+0xf8>
 800fd4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd50:	f003 0301 	and.w	r3, r3, #1
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d00b      	beq.n	800fd70 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	2202      	movs	r2, #2
 800fd5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fd66:	f043 0204 	orr.w	r2, r3, #4
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fd70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd74:	f003 0304 	and.w	r3, r3, #4
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d011      	beq.n	800fda0 <HAL_UART_IRQHandler+0x128>
 800fd7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd80:	f003 0301 	and.w	r3, r3, #1
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d00b      	beq.n	800fda0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	2204      	movs	r2, #4
 800fd8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fd96:	f043 0202 	orr.w	r2, r3, #2
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800fda0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fda4:	f003 0308 	and.w	r3, r3, #8
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d017      	beq.n	800fddc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fdac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdb0:	f003 0320 	and.w	r3, r3, #32
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d105      	bne.n	800fdc4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800fdb8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fdbc:	4b5a      	ldr	r3, [pc, #360]	@ (800ff28 <HAL_UART_IRQHandler+0x2b0>)
 800fdbe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d00b      	beq.n	800fddc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	2208      	movs	r2, #8
 800fdca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fdd2:	f043 0208 	orr.w	r2, r3, #8
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fde0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d012      	beq.n	800fe0e <HAL_UART_IRQHandler+0x196>
 800fde8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d00c      	beq.n	800fe0e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fdfc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fe04:	f043 0220 	orr.w	r2, r3, #32
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	f000 82c0 	beq.w	801039a <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fe1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe1e:	f003 0320 	and.w	r3, r3, #32
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d013      	beq.n	800fe4e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fe26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fe2a:	f003 0320 	and.w	r3, r3, #32
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d105      	bne.n	800fe3e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fe32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fe36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d007      	beq.n	800fe4e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d003      	beq.n	800fe4e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe4a:	6878      	ldr	r0, [r7, #4]
 800fe4c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fe54:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	689b      	ldr	r3, [r3, #8]
 800fe5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe62:	2b40      	cmp	r3, #64	@ 0x40
 800fe64:	d005      	beq.n	800fe72 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fe66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fe6a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d04f      	beq.n	800ff12 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fe72:	6878      	ldr	r0, [r7, #4]
 800fe74:	f001 fc0a 	bl	801168c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	689b      	ldr	r3, [r3, #8]
 800fe7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe82:	2b40      	cmp	r3, #64	@ 0x40
 800fe84:	d141      	bne.n	800ff0a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	3308      	adds	r3, #8
 800fe8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fe94:	e853 3f00 	ldrex	r3, [r3]
 800fe98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fe9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fea0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fea4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	3308      	adds	r3, #8
 800feae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800feb2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800feb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800feba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800febe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fec2:	e841 2300 	strex	r3, r2, [r1]
 800fec6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800feca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d1d9      	bne.n	800fe86 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d013      	beq.n	800ff02 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fede:	4a14      	ldr	r2, [pc, #80]	@ (800ff30 <HAL_UART_IRQHandler+0x2b8>)
 800fee0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fee6:	4618      	mov	r0, r3
 800fee8:	f7f8 ff74 	bl	8008dd4 <HAL_DMA_Abort_IT>
 800feec:	4603      	mov	r3, r0
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d017      	beq.n	800ff22 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fef8:	687a      	ldr	r2, [r7, #4]
 800fefa:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 800fefc:	4610      	mov	r0, r2
 800fefe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ff00:	e00f      	b.n	800ff22 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ff02:	6878      	ldr	r0, [r7, #4]
 800ff04:	f000 fa60 	bl	80103c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ff08:	e00b      	b.n	800ff22 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ff0a:	6878      	ldr	r0, [r7, #4]
 800ff0c:	f000 fa5c 	bl	80103c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ff10:	e007      	b.n	800ff22 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ff12:	6878      	ldr	r0, [r7, #4]
 800ff14:	f000 fa58 	bl	80103c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 800ff20:	e23b      	b.n	801039a <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ff22:	bf00      	nop
    return;
 800ff24:	e239      	b.n	801039a <HAL_UART_IRQHandler+0x722>
 800ff26:	bf00      	nop
 800ff28:	10000001 	.word	0x10000001
 800ff2c:	04000120 	.word	0x04000120
 800ff30:	08011759 	.word	0x08011759

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ff38:	2b01      	cmp	r3, #1
 800ff3a:	f040 81ce 	bne.w	80102da <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ff3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff42:	f003 0310 	and.w	r3, r3, #16
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	f000 81c7 	beq.w	80102da <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ff4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff50:	f003 0310 	and.w	r3, r3, #16
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	f000 81c0 	beq.w	80102da <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	2210      	movs	r2, #16
 800ff60:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	689b      	ldr	r3, [r3, #8]
 800ff68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff6c:	2b40      	cmp	r3, #64	@ 0x40
 800ff6e:	f040 813b 	bne.w	80101e8 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	4a8b      	ldr	r2, [pc, #556]	@ (80101a8 <HAL_UART_IRQHandler+0x530>)
 800ff7a:	4293      	cmp	r3, r2
 800ff7c:	d059      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	4a89      	ldr	r2, [pc, #548]	@ (80101ac <HAL_UART_IRQHandler+0x534>)
 800ff86:	4293      	cmp	r3, r2
 800ff88:	d053      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	4a87      	ldr	r2, [pc, #540]	@ (80101b0 <HAL_UART_IRQHandler+0x538>)
 800ff92:	4293      	cmp	r3, r2
 800ff94:	d04d      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	4a85      	ldr	r2, [pc, #532]	@ (80101b4 <HAL_UART_IRQHandler+0x53c>)
 800ff9e:	4293      	cmp	r3, r2
 800ffa0:	d047      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	4a83      	ldr	r2, [pc, #524]	@ (80101b8 <HAL_UART_IRQHandler+0x540>)
 800ffaa:	4293      	cmp	r3, r2
 800ffac:	d041      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	4a81      	ldr	r2, [pc, #516]	@ (80101bc <HAL_UART_IRQHandler+0x544>)
 800ffb6:	4293      	cmp	r3, r2
 800ffb8:	d03b      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	4a7f      	ldr	r2, [pc, #508]	@ (80101c0 <HAL_UART_IRQHandler+0x548>)
 800ffc2:	4293      	cmp	r3, r2
 800ffc4:	d035      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	4a7d      	ldr	r2, [pc, #500]	@ (80101c4 <HAL_UART_IRQHandler+0x54c>)
 800ffce:	4293      	cmp	r3, r2
 800ffd0:	d02f      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	4a7b      	ldr	r2, [pc, #492]	@ (80101c8 <HAL_UART_IRQHandler+0x550>)
 800ffda:	4293      	cmp	r3, r2
 800ffdc:	d029      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	4a79      	ldr	r2, [pc, #484]	@ (80101cc <HAL_UART_IRQHandler+0x554>)
 800ffe6:	4293      	cmp	r3, r2
 800ffe8:	d023      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	4a77      	ldr	r2, [pc, #476]	@ (80101d0 <HAL_UART_IRQHandler+0x558>)
 800fff2:	4293      	cmp	r3, r2
 800fff4:	d01d      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	4a75      	ldr	r2, [pc, #468]	@ (80101d4 <HAL_UART_IRQHandler+0x55c>)
 800fffe:	4293      	cmp	r3, r2
 8010000:	d017      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	4a73      	ldr	r2, [pc, #460]	@ (80101d8 <HAL_UART_IRQHandler+0x560>)
 801000a:	4293      	cmp	r3, r2
 801000c:	d011      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	4a71      	ldr	r2, [pc, #452]	@ (80101dc <HAL_UART_IRQHandler+0x564>)
 8010016:	4293      	cmp	r3, r2
 8010018:	d00b      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	4a6f      	ldr	r2, [pc, #444]	@ (80101e0 <HAL_UART_IRQHandler+0x568>)
 8010022:	4293      	cmp	r3, r2
 8010024:	d005      	beq.n	8010032 <HAL_UART_IRQHandler+0x3ba>
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	4a6d      	ldr	r2, [pc, #436]	@ (80101e4 <HAL_UART_IRQHandler+0x56c>)
 801002e:	4293      	cmp	r3, r2
 8010030:	d105      	bne.n	801003e <HAL_UART_IRQHandler+0x3c6>
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	685b      	ldr	r3, [r3, #4]
 801003a:	b29b      	uxth	r3, r3
 801003c:	e004      	b.n	8010048 <HAL_UART_IRQHandler+0x3d0>
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	685b      	ldr	r3, [r3, #4]
 8010046:	b29b      	uxth	r3, r3
 8010048:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 801004c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010050:	2b00      	cmp	r3, #0
 8010052:	f000 81a4 	beq.w	801039e <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801005c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010060:	429a      	cmp	r2, r3
 8010062:	f080 819c 	bcs.w	801039e <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801006c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010074:	69db      	ldr	r3, [r3, #28]
 8010076:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801007a:	f000 8086 	beq.w	801018a <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010086:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801008a:	e853 3f00 	ldrex	r3, [r3]
 801008e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010092:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010096:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801009a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	461a      	mov	r2, r3
 80100a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80100a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80100ac:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100b0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80100b4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80100b8:	e841 2300 	strex	r3, r2, [r1]
 80100bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80100c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d1da      	bne.n	801007e <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	3308      	adds	r3, #8
 80100ce:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80100d2:	e853 3f00 	ldrex	r3, [r3]
 80100d6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80100d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80100da:	f023 0301 	bic.w	r3, r3, #1
 80100de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	3308      	adds	r3, #8
 80100e8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80100ec:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80100f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100f2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80100f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80100f8:	e841 2300 	strex	r3, r2, [r1]
 80100fc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80100fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010100:	2b00      	cmp	r3, #0
 8010102:	d1e1      	bne.n	80100c8 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	3308      	adds	r3, #8
 801010a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801010c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801010e:	e853 3f00 	ldrex	r3, [r3]
 8010112:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010114:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010116:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801011a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	3308      	adds	r3, #8
 8010124:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010128:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801012a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801012c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801012e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010130:	e841 2300 	strex	r3, r2, [r1]
 8010134:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010136:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010138:	2b00      	cmp	r3, #0
 801013a:	d1e3      	bne.n	8010104 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	2220      	movs	r2, #32
 8010140:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	2200      	movs	r2, #0
 8010148:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010152:	e853 3f00 	ldrex	r3, [r3]
 8010156:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010158:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801015a:	f023 0310 	bic.w	r3, r3, #16
 801015e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	461a      	mov	r2, r3
 8010168:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801016c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801016e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010170:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010172:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010174:	e841 2300 	strex	r3, r2, [r1]
 8010178:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801017a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801017c:	2b00      	cmp	r3, #0
 801017e:	d1e4      	bne.n	801014a <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010184:	4618      	mov	r0, r3
 8010186:	f7f8 fb07 	bl	8008798 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010196:	b29b      	uxth	r3, r3
 8010198:	1ad3      	subs	r3, r2, r3
 801019a:	b29b      	uxth	r3, r3
 801019c:	4619      	mov	r1, r3
 801019e:	6878      	ldr	r0, [r7, #4]
 80101a0:	f000 f91c 	bl	80103dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80101a4:	e0fb      	b.n	801039e <HAL_UART_IRQHandler+0x726>
 80101a6:	bf00      	nop
 80101a8:	40020010 	.word	0x40020010
 80101ac:	40020028 	.word	0x40020028
 80101b0:	40020040 	.word	0x40020040
 80101b4:	40020058 	.word	0x40020058
 80101b8:	40020070 	.word	0x40020070
 80101bc:	40020088 	.word	0x40020088
 80101c0:	400200a0 	.word	0x400200a0
 80101c4:	400200b8 	.word	0x400200b8
 80101c8:	40020410 	.word	0x40020410
 80101cc:	40020428 	.word	0x40020428
 80101d0:	40020440 	.word	0x40020440
 80101d4:	40020458 	.word	0x40020458
 80101d8:	40020470 	.word	0x40020470
 80101dc:	40020488 	.word	0x40020488
 80101e0:	400204a0 	.word	0x400204a0
 80101e4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80101f4:	b29b      	uxth	r3, r3
 80101f6:	1ad3      	subs	r3, r2, r3
 80101f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010202:	b29b      	uxth	r3, r3
 8010204:	2b00      	cmp	r3, #0
 8010206:	f000 80cc 	beq.w	80103a2 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 801020a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801020e:	2b00      	cmp	r3, #0
 8010210:	f000 80c7 	beq.w	80103a2 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801021a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801021c:	e853 3f00 	ldrex	r3, [r3]
 8010220:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010224:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010228:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	461a      	mov	r2, r3
 8010232:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010236:	647b      	str	r3, [r7, #68]	@ 0x44
 8010238:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801023a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801023c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801023e:	e841 2300 	strex	r3, r2, [r1]
 8010242:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010244:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010246:	2b00      	cmp	r3, #0
 8010248:	d1e4      	bne.n	8010214 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	3308      	adds	r3, #8
 8010250:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010254:	e853 3f00 	ldrex	r3, [r3]
 8010258:	623b      	str	r3, [r7, #32]
   return(result);
 801025a:	6a3a      	ldr	r2, [r7, #32]
 801025c:	4b54      	ldr	r3, [pc, #336]	@ (80103b0 <HAL_UART_IRQHandler+0x738>)
 801025e:	4013      	ands	r3, r2
 8010260:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	3308      	adds	r3, #8
 801026a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801026e:	633a      	str	r2, [r7, #48]	@ 0x30
 8010270:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010272:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010274:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010276:	e841 2300 	strex	r3, r2, [r1]
 801027a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801027c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801027e:	2b00      	cmp	r3, #0
 8010280:	d1e3      	bne.n	801024a <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	2220      	movs	r2, #32
 8010286:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	2200      	movs	r2, #0
 801028e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	2200      	movs	r2, #0
 8010294:	671a      	str	r2, [r3, #112]	@ 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801029c:	693b      	ldr	r3, [r7, #16]
 801029e:	e853 3f00 	ldrex	r3, [r3]
 80102a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	f023 0310 	bic.w	r3, r3, #16
 80102aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	681b      	ldr	r3, [r3, #0]
 80102b2:	461a      	mov	r2, r3
 80102b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80102b8:	61fb      	str	r3, [r7, #28]
 80102ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102bc:	69b9      	ldr	r1, [r7, #24]
 80102be:	69fa      	ldr	r2, [r7, #28]
 80102c0:	e841 2300 	strex	r3, r2, [r1]
 80102c4:	617b      	str	r3, [r7, #20]
   return(result);
 80102c6:	697b      	ldr	r3, [r7, #20]
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d1e4      	bne.n	8010296 <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80102cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80102d0:	4619      	mov	r1, r3
 80102d2:	6878      	ldr	r0, [r7, #4]
 80102d4:	f000 f882 	bl	80103dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80102d8:	e063      	b.n	80103a2 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80102da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80102de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d00e      	beq.n	8010304 <HAL_UART_IRQHandler+0x68c>
 80102e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80102ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d008      	beq.n	8010304 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80102fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80102fc:	6878      	ldr	r0, [r7, #4]
 80102fe:	f001 fec9 	bl	8012094 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010302:	e051      	b.n	80103a8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010308:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801030c:	2b00      	cmp	r3, #0
 801030e:	d014      	beq.n	801033a <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010318:	2b00      	cmp	r3, #0
 801031a:	d105      	bne.n	8010328 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801031c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010320:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010324:	2b00      	cmp	r3, #0
 8010326:	d008      	beq.n	801033a <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801032c:	2b00      	cmp	r3, #0
 801032e:	d03a      	beq.n	80103a6 <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010334:	6878      	ldr	r0, [r7, #4]
 8010336:	4798      	blx	r3
    }
    return;
 8010338:	e035      	b.n	80103a6 <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801033a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801033e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010342:	2b00      	cmp	r3, #0
 8010344:	d009      	beq.n	801035a <HAL_UART_IRQHandler+0x6e2>
 8010346:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801034a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801034e:	2b00      	cmp	r3, #0
 8010350:	d003      	beq.n	801035a <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 8010352:	6878      	ldr	r0, [r7, #4]
 8010354:	f001 fa16 	bl	8011784 <UART_EndTransmit_IT>
    return;
 8010358:	e026      	b.n	80103a8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801035a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801035e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010362:	2b00      	cmp	r3, #0
 8010364:	d009      	beq.n	801037a <HAL_UART_IRQHandler+0x702>
 8010366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801036a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801036e:	2b00      	cmp	r3, #0
 8010370:	d003      	beq.n	801037a <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010372:	6878      	ldr	r0, [r7, #4]
 8010374:	f001 fea2 	bl	80120bc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010378:	e016      	b.n	80103a8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801037a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801037e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010382:	2b00      	cmp	r3, #0
 8010384:	d010      	beq.n	80103a8 <HAL_UART_IRQHandler+0x730>
 8010386:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801038a:	2b00      	cmp	r3, #0
 801038c:	da0c      	bge.n	80103a8 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 801038e:	6878      	ldr	r0, [r7, #4]
 8010390:	f001 fe8a 	bl	80120a8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010394:	e008      	b.n	80103a8 <HAL_UART_IRQHandler+0x730>
      return;
 8010396:	bf00      	nop
 8010398:	e006      	b.n	80103a8 <HAL_UART_IRQHandler+0x730>
    return;
 801039a:	bf00      	nop
 801039c:	e004      	b.n	80103a8 <HAL_UART_IRQHandler+0x730>
      return;
 801039e:	bf00      	nop
 80103a0:	e002      	b.n	80103a8 <HAL_UART_IRQHandler+0x730>
      return;
 80103a2:	bf00      	nop
 80103a4:	e000      	b.n	80103a8 <HAL_UART_IRQHandler+0x730>
    return;
 80103a6:	bf00      	nop
  }
}
 80103a8:	37e8      	adds	r7, #232	@ 0xe8
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}
 80103ae:	bf00      	nop
 80103b0:	effffffe 	.word	0xeffffffe

080103b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80103b4:	b480      	push	{r7}
 80103b6:	b083      	sub	sp, #12
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80103bc:	bf00      	nop
 80103be:	370c      	adds	r7, #12
 80103c0:	46bd      	mov	sp, r7
 80103c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c6:	4770      	bx	lr

080103c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80103c8:	b480      	push	{r7}
 80103ca:	b083      	sub	sp, #12
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80103d0:	bf00      	nop
 80103d2:	370c      	adds	r7, #12
 80103d4:	46bd      	mov	sp, r7
 80103d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103da:	4770      	bx	lr

080103dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80103dc:	b480      	push	{r7}
 80103de:	b083      	sub	sp, #12
 80103e0:	af00      	add	r7, sp, #0
 80103e2:	6078      	str	r0, [r7, #4]
 80103e4:	460b      	mov	r3, r1
 80103e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80103e8:	bf00      	nop
 80103ea:	370c      	adds	r7, #12
 80103ec:	46bd      	mov	sp, r7
 80103ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f2:	4770      	bx	lr

080103f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80103f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80103f8:	b092      	sub	sp, #72	@ 0x48
 80103fa:	af00      	add	r7, sp, #0
 80103fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80103fe:	2300      	movs	r3, #0
 8010400:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010404:	697b      	ldr	r3, [r7, #20]
 8010406:	689a      	ldr	r2, [r3, #8]
 8010408:	697b      	ldr	r3, [r7, #20]
 801040a:	691b      	ldr	r3, [r3, #16]
 801040c:	431a      	orrs	r2, r3
 801040e:	697b      	ldr	r3, [r7, #20]
 8010410:	695b      	ldr	r3, [r3, #20]
 8010412:	431a      	orrs	r2, r3
 8010414:	697b      	ldr	r3, [r7, #20]
 8010416:	69db      	ldr	r3, [r3, #28]
 8010418:	4313      	orrs	r3, r2
 801041a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801041c:	697b      	ldr	r3, [r7, #20]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	681a      	ldr	r2, [r3, #0]
 8010422:	4bbe      	ldr	r3, [pc, #760]	@ (801071c <UART_SetConfig+0x328>)
 8010424:	4013      	ands	r3, r2
 8010426:	697a      	ldr	r2, [r7, #20]
 8010428:	6812      	ldr	r2, [r2, #0]
 801042a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801042c:	430b      	orrs	r3, r1
 801042e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010430:	697b      	ldr	r3, [r7, #20]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	685b      	ldr	r3, [r3, #4]
 8010436:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801043a:	697b      	ldr	r3, [r7, #20]
 801043c:	68da      	ldr	r2, [r3, #12]
 801043e:	697b      	ldr	r3, [r7, #20]
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	430a      	orrs	r2, r1
 8010444:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010446:	697b      	ldr	r3, [r7, #20]
 8010448:	699b      	ldr	r3, [r3, #24]
 801044a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801044c:	697b      	ldr	r3, [r7, #20]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	4ab3      	ldr	r2, [pc, #716]	@ (8010720 <UART_SetConfig+0x32c>)
 8010452:	4293      	cmp	r3, r2
 8010454:	d004      	beq.n	8010460 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010456:	697b      	ldr	r3, [r7, #20]
 8010458:	6a1b      	ldr	r3, [r3, #32]
 801045a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801045c:	4313      	orrs	r3, r2
 801045e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010460:	697b      	ldr	r3, [r7, #20]
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	689a      	ldr	r2, [r3, #8]
 8010466:	4baf      	ldr	r3, [pc, #700]	@ (8010724 <UART_SetConfig+0x330>)
 8010468:	4013      	ands	r3, r2
 801046a:	697a      	ldr	r2, [r7, #20]
 801046c:	6812      	ldr	r2, [r2, #0]
 801046e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010470:	430b      	orrs	r3, r1
 8010472:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010474:	697b      	ldr	r3, [r7, #20]
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801047a:	f023 010f 	bic.w	r1, r3, #15
 801047e:	697b      	ldr	r3, [r7, #20]
 8010480:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010482:	697b      	ldr	r3, [r7, #20]
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	430a      	orrs	r2, r1
 8010488:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801048a:	697b      	ldr	r3, [r7, #20]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	4aa6      	ldr	r2, [pc, #664]	@ (8010728 <UART_SetConfig+0x334>)
 8010490:	4293      	cmp	r3, r2
 8010492:	d177      	bne.n	8010584 <UART_SetConfig+0x190>
 8010494:	4ba5      	ldr	r3, [pc, #660]	@ (801072c <UART_SetConfig+0x338>)
 8010496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010498:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801049c:	2b28      	cmp	r3, #40	@ 0x28
 801049e:	d86d      	bhi.n	801057c <UART_SetConfig+0x188>
 80104a0:	a201      	add	r2, pc, #4	@ (adr r2, 80104a8 <UART_SetConfig+0xb4>)
 80104a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104a6:	bf00      	nop
 80104a8:	0801054d 	.word	0x0801054d
 80104ac:	0801057d 	.word	0x0801057d
 80104b0:	0801057d 	.word	0x0801057d
 80104b4:	0801057d 	.word	0x0801057d
 80104b8:	0801057d 	.word	0x0801057d
 80104bc:	0801057d 	.word	0x0801057d
 80104c0:	0801057d 	.word	0x0801057d
 80104c4:	0801057d 	.word	0x0801057d
 80104c8:	08010555 	.word	0x08010555
 80104cc:	0801057d 	.word	0x0801057d
 80104d0:	0801057d 	.word	0x0801057d
 80104d4:	0801057d 	.word	0x0801057d
 80104d8:	0801057d 	.word	0x0801057d
 80104dc:	0801057d 	.word	0x0801057d
 80104e0:	0801057d 	.word	0x0801057d
 80104e4:	0801057d 	.word	0x0801057d
 80104e8:	0801055d 	.word	0x0801055d
 80104ec:	0801057d 	.word	0x0801057d
 80104f0:	0801057d 	.word	0x0801057d
 80104f4:	0801057d 	.word	0x0801057d
 80104f8:	0801057d 	.word	0x0801057d
 80104fc:	0801057d 	.word	0x0801057d
 8010500:	0801057d 	.word	0x0801057d
 8010504:	0801057d 	.word	0x0801057d
 8010508:	08010565 	.word	0x08010565
 801050c:	0801057d 	.word	0x0801057d
 8010510:	0801057d 	.word	0x0801057d
 8010514:	0801057d 	.word	0x0801057d
 8010518:	0801057d 	.word	0x0801057d
 801051c:	0801057d 	.word	0x0801057d
 8010520:	0801057d 	.word	0x0801057d
 8010524:	0801057d 	.word	0x0801057d
 8010528:	0801056d 	.word	0x0801056d
 801052c:	0801057d 	.word	0x0801057d
 8010530:	0801057d 	.word	0x0801057d
 8010534:	0801057d 	.word	0x0801057d
 8010538:	0801057d 	.word	0x0801057d
 801053c:	0801057d 	.word	0x0801057d
 8010540:	0801057d 	.word	0x0801057d
 8010544:	0801057d 	.word	0x0801057d
 8010548:	08010575 	.word	0x08010575
 801054c:	2301      	movs	r3, #1
 801054e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010552:	e326      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010554:	2304      	movs	r3, #4
 8010556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801055a:	e322      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801055c:	2308      	movs	r3, #8
 801055e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010562:	e31e      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010564:	2310      	movs	r3, #16
 8010566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801056a:	e31a      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801056c:	2320      	movs	r3, #32
 801056e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010572:	e316      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010574:	2340      	movs	r3, #64	@ 0x40
 8010576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801057a:	e312      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801057c:	2380      	movs	r3, #128	@ 0x80
 801057e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010582:	e30e      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010584:	697b      	ldr	r3, [r7, #20]
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	4a69      	ldr	r2, [pc, #420]	@ (8010730 <UART_SetConfig+0x33c>)
 801058a:	4293      	cmp	r3, r2
 801058c:	d130      	bne.n	80105f0 <UART_SetConfig+0x1fc>
 801058e:	4b67      	ldr	r3, [pc, #412]	@ (801072c <UART_SetConfig+0x338>)
 8010590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010592:	f003 0307 	and.w	r3, r3, #7
 8010596:	2b05      	cmp	r3, #5
 8010598:	d826      	bhi.n	80105e8 <UART_SetConfig+0x1f4>
 801059a:	a201      	add	r2, pc, #4	@ (adr r2, 80105a0 <UART_SetConfig+0x1ac>)
 801059c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105a0:	080105b9 	.word	0x080105b9
 80105a4:	080105c1 	.word	0x080105c1
 80105a8:	080105c9 	.word	0x080105c9
 80105ac:	080105d1 	.word	0x080105d1
 80105b0:	080105d9 	.word	0x080105d9
 80105b4:	080105e1 	.word	0x080105e1
 80105b8:	2300      	movs	r3, #0
 80105ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105be:	e2f0      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80105c0:	2304      	movs	r3, #4
 80105c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105c6:	e2ec      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80105c8:	2308      	movs	r3, #8
 80105ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105ce:	e2e8      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80105d0:	2310      	movs	r3, #16
 80105d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105d6:	e2e4      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80105d8:	2320      	movs	r3, #32
 80105da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105de:	e2e0      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80105e0:	2340      	movs	r3, #64	@ 0x40
 80105e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105e6:	e2dc      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80105e8:	2380      	movs	r3, #128	@ 0x80
 80105ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105ee:	e2d8      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80105f0:	697b      	ldr	r3, [r7, #20]
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	4a4f      	ldr	r2, [pc, #316]	@ (8010734 <UART_SetConfig+0x340>)
 80105f6:	4293      	cmp	r3, r2
 80105f8:	d130      	bne.n	801065c <UART_SetConfig+0x268>
 80105fa:	4b4c      	ldr	r3, [pc, #304]	@ (801072c <UART_SetConfig+0x338>)
 80105fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105fe:	f003 0307 	and.w	r3, r3, #7
 8010602:	2b05      	cmp	r3, #5
 8010604:	d826      	bhi.n	8010654 <UART_SetConfig+0x260>
 8010606:	a201      	add	r2, pc, #4	@ (adr r2, 801060c <UART_SetConfig+0x218>)
 8010608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801060c:	08010625 	.word	0x08010625
 8010610:	0801062d 	.word	0x0801062d
 8010614:	08010635 	.word	0x08010635
 8010618:	0801063d 	.word	0x0801063d
 801061c:	08010645 	.word	0x08010645
 8010620:	0801064d 	.word	0x0801064d
 8010624:	2300      	movs	r3, #0
 8010626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801062a:	e2ba      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801062c:	2304      	movs	r3, #4
 801062e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010632:	e2b6      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010634:	2308      	movs	r3, #8
 8010636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801063a:	e2b2      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801063c:	2310      	movs	r3, #16
 801063e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010642:	e2ae      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010644:	2320      	movs	r3, #32
 8010646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801064a:	e2aa      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801064c:	2340      	movs	r3, #64	@ 0x40
 801064e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010652:	e2a6      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010654:	2380      	movs	r3, #128	@ 0x80
 8010656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801065a:	e2a2      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801065c:	697b      	ldr	r3, [r7, #20]
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	4a35      	ldr	r2, [pc, #212]	@ (8010738 <UART_SetConfig+0x344>)
 8010662:	4293      	cmp	r3, r2
 8010664:	d130      	bne.n	80106c8 <UART_SetConfig+0x2d4>
 8010666:	4b31      	ldr	r3, [pc, #196]	@ (801072c <UART_SetConfig+0x338>)
 8010668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801066a:	f003 0307 	and.w	r3, r3, #7
 801066e:	2b05      	cmp	r3, #5
 8010670:	d826      	bhi.n	80106c0 <UART_SetConfig+0x2cc>
 8010672:	a201      	add	r2, pc, #4	@ (adr r2, 8010678 <UART_SetConfig+0x284>)
 8010674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010678:	08010691 	.word	0x08010691
 801067c:	08010699 	.word	0x08010699
 8010680:	080106a1 	.word	0x080106a1
 8010684:	080106a9 	.word	0x080106a9
 8010688:	080106b1 	.word	0x080106b1
 801068c:	080106b9 	.word	0x080106b9
 8010690:	2300      	movs	r3, #0
 8010692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010696:	e284      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010698:	2304      	movs	r3, #4
 801069a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801069e:	e280      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80106a0:	2308      	movs	r3, #8
 80106a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106a6:	e27c      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80106a8:	2310      	movs	r3, #16
 80106aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106ae:	e278      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80106b0:	2320      	movs	r3, #32
 80106b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106b6:	e274      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80106b8:	2340      	movs	r3, #64	@ 0x40
 80106ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106be:	e270      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80106c0:	2380      	movs	r3, #128	@ 0x80
 80106c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106c6:	e26c      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80106c8:	697b      	ldr	r3, [r7, #20]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	4a1b      	ldr	r2, [pc, #108]	@ (801073c <UART_SetConfig+0x348>)
 80106ce:	4293      	cmp	r3, r2
 80106d0:	d142      	bne.n	8010758 <UART_SetConfig+0x364>
 80106d2:	4b16      	ldr	r3, [pc, #88]	@ (801072c <UART_SetConfig+0x338>)
 80106d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106d6:	f003 0307 	and.w	r3, r3, #7
 80106da:	2b05      	cmp	r3, #5
 80106dc:	d838      	bhi.n	8010750 <UART_SetConfig+0x35c>
 80106de:	a201      	add	r2, pc, #4	@ (adr r2, 80106e4 <UART_SetConfig+0x2f0>)
 80106e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106e4:	080106fd 	.word	0x080106fd
 80106e8:	08010705 	.word	0x08010705
 80106ec:	0801070d 	.word	0x0801070d
 80106f0:	08010715 	.word	0x08010715
 80106f4:	08010741 	.word	0x08010741
 80106f8:	08010749 	.word	0x08010749
 80106fc:	2300      	movs	r3, #0
 80106fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010702:	e24e      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010704:	2304      	movs	r3, #4
 8010706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801070a:	e24a      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801070c:	2308      	movs	r3, #8
 801070e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010712:	e246      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010714:	2310      	movs	r3, #16
 8010716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801071a:	e242      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801071c:	cfff69f3 	.word	0xcfff69f3
 8010720:	58000c00 	.word	0x58000c00
 8010724:	11fff4ff 	.word	0x11fff4ff
 8010728:	40011000 	.word	0x40011000
 801072c:	58024400 	.word	0x58024400
 8010730:	40004400 	.word	0x40004400
 8010734:	40004800 	.word	0x40004800
 8010738:	40004c00 	.word	0x40004c00
 801073c:	40005000 	.word	0x40005000
 8010740:	2320      	movs	r3, #32
 8010742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010746:	e22c      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010748:	2340      	movs	r3, #64	@ 0x40
 801074a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801074e:	e228      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010750:	2380      	movs	r3, #128	@ 0x80
 8010752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010756:	e224      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010758:	697b      	ldr	r3, [r7, #20]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	4ab1      	ldr	r2, [pc, #708]	@ (8010a24 <UART_SetConfig+0x630>)
 801075e:	4293      	cmp	r3, r2
 8010760:	d176      	bne.n	8010850 <UART_SetConfig+0x45c>
 8010762:	4bb1      	ldr	r3, [pc, #708]	@ (8010a28 <UART_SetConfig+0x634>)
 8010764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010766:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801076a:	2b28      	cmp	r3, #40	@ 0x28
 801076c:	d86c      	bhi.n	8010848 <UART_SetConfig+0x454>
 801076e:	a201      	add	r2, pc, #4	@ (adr r2, 8010774 <UART_SetConfig+0x380>)
 8010770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010774:	08010819 	.word	0x08010819
 8010778:	08010849 	.word	0x08010849
 801077c:	08010849 	.word	0x08010849
 8010780:	08010849 	.word	0x08010849
 8010784:	08010849 	.word	0x08010849
 8010788:	08010849 	.word	0x08010849
 801078c:	08010849 	.word	0x08010849
 8010790:	08010849 	.word	0x08010849
 8010794:	08010821 	.word	0x08010821
 8010798:	08010849 	.word	0x08010849
 801079c:	08010849 	.word	0x08010849
 80107a0:	08010849 	.word	0x08010849
 80107a4:	08010849 	.word	0x08010849
 80107a8:	08010849 	.word	0x08010849
 80107ac:	08010849 	.word	0x08010849
 80107b0:	08010849 	.word	0x08010849
 80107b4:	08010829 	.word	0x08010829
 80107b8:	08010849 	.word	0x08010849
 80107bc:	08010849 	.word	0x08010849
 80107c0:	08010849 	.word	0x08010849
 80107c4:	08010849 	.word	0x08010849
 80107c8:	08010849 	.word	0x08010849
 80107cc:	08010849 	.word	0x08010849
 80107d0:	08010849 	.word	0x08010849
 80107d4:	08010831 	.word	0x08010831
 80107d8:	08010849 	.word	0x08010849
 80107dc:	08010849 	.word	0x08010849
 80107e0:	08010849 	.word	0x08010849
 80107e4:	08010849 	.word	0x08010849
 80107e8:	08010849 	.word	0x08010849
 80107ec:	08010849 	.word	0x08010849
 80107f0:	08010849 	.word	0x08010849
 80107f4:	08010839 	.word	0x08010839
 80107f8:	08010849 	.word	0x08010849
 80107fc:	08010849 	.word	0x08010849
 8010800:	08010849 	.word	0x08010849
 8010804:	08010849 	.word	0x08010849
 8010808:	08010849 	.word	0x08010849
 801080c:	08010849 	.word	0x08010849
 8010810:	08010849 	.word	0x08010849
 8010814:	08010841 	.word	0x08010841
 8010818:	2301      	movs	r3, #1
 801081a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801081e:	e1c0      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010820:	2304      	movs	r3, #4
 8010822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010826:	e1bc      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010828:	2308      	movs	r3, #8
 801082a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801082e:	e1b8      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010830:	2310      	movs	r3, #16
 8010832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010836:	e1b4      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010838:	2320      	movs	r3, #32
 801083a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801083e:	e1b0      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010840:	2340      	movs	r3, #64	@ 0x40
 8010842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010846:	e1ac      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010848:	2380      	movs	r3, #128	@ 0x80
 801084a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801084e:	e1a8      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010850:	697b      	ldr	r3, [r7, #20]
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	4a75      	ldr	r2, [pc, #468]	@ (8010a2c <UART_SetConfig+0x638>)
 8010856:	4293      	cmp	r3, r2
 8010858:	d130      	bne.n	80108bc <UART_SetConfig+0x4c8>
 801085a:	4b73      	ldr	r3, [pc, #460]	@ (8010a28 <UART_SetConfig+0x634>)
 801085c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801085e:	f003 0307 	and.w	r3, r3, #7
 8010862:	2b05      	cmp	r3, #5
 8010864:	d826      	bhi.n	80108b4 <UART_SetConfig+0x4c0>
 8010866:	a201      	add	r2, pc, #4	@ (adr r2, 801086c <UART_SetConfig+0x478>)
 8010868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801086c:	08010885 	.word	0x08010885
 8010870:	0801088d 	.word	0x0801088d
 8010874:	08010895 	.word	0x08010895
 8010878:	0801089d 	.word	0x0801089d
 801087c:	080108a5 	.word	0x080108a5
 8010880:	080108ad 	.word	0x080108ad
 8010884:	2300      	movs	r3, #0
 8010886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801088a:	e18a      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801088c:	2304      	movs	r3, #4
 801088e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010892:	e186      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010894:	2308      	movs	r3, #8
 8010896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801089a:	e182      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 801089c:	2310      	movs	r3, #16
 801089e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108a2:	e17e      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80108a4:	2320      	movs	r3, #32
 80108a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108aa:	e17a      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80108ac:	2340      	movs	r3, #64	@ 0x40
 80108ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108b2:	e176      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80108b4:	2380      	movs	r3, #128	@ 0x80
 80108b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108ba:	e172      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80108bc:	697b      	ldr	r3, [r7, #20]
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	4a5b      	ldr	r2, [pc, #364]	@ (8010a30 <UART_SetConfig+0x63c>)
 80108c2:	4293      	cmp	r3, r2
 80108c4:	d130      	bne.n	8010928 <UART_SetConfig+0x534>
 80108c6:	4b58      	ldr	r3, [pc, #352]	@ (8010a28 <UART_SetConfig+0x634>)
 80108c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108ca:	f003 0307 	and.w	r3, r3, #7
 80108ce:	2b05      	cmp	r3, #5
 80108d0:	d826      	bhi.n	8010920 <UART_SetConfig+0x52c>
 80108d2:	a201      	add	r2, pc, #4	@ (adr r2, 80108d8 <UART_SetConfig+0x4e4>)
 80108d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108d8:	080108f1 	.word	0x080108f1
 80108dc:	080108f9 	.word	0x080108f9
 80108e0:	08010901 	.word	0x08010901
 80108e4:	08010909 	.word	0x08010909
 80108e8:	08010911 	.word	0x08010911
 80108ec:	08010919 	.word	0x08010919
 80108f0:	2300      	movs	r3, #0
 80108f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108f6:	e154      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80108f8:	2304      	movs	r3, #4
 80108fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108fe:	e150      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010900:	2308      	movs	r3, #8
 8010902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010906:	e14c      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010908:	2310      	movs	r3, #16
 801090a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801090e:	e148      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010910:	2320      	movs	r3, #32
 8010912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010916:	e144      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010918:	2340      	movs	r3, #64	@ 0x40
 801091a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801091e:	e140      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010920:	2380      	movs	r3, #128	@ 0x80
 8010922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010926:	e13c      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010928:	697b      	ldr	r3, [r7, #20]
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	4a41      	ldr	r2, [pc, #260]	@ (8010a34 <UART_SetConfig+0x640>)
 801092e:	4293      	cmp	r3, r2
 8010930:	f040 8082 	bne.w	8010a38 <UART_SetConfig+0x644>
 8010934:	4b3c      	ldr	r3, [pc, #240]	@ (8010a28 <UART_SetConfig+0x634>)
 8010936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010938:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801093c:	2b28      	cmp	r3, #40	@ 0x28
 801093e:	d86d      	bhi.n	8010a1c <UART_SetConfig+0x628>
 8010940:	a201      	add	r2, pc, #4	@ (adr r2, 8010948 <UART_SetConfig+0x554>)
 8010942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010946:	bf00      	nop
 8010948:	080109ed 	.word	0x080109ed
 801094c:	08010a1d 	.word	0x08010a1d
 8010950:	08010a1d 	.word	0x08010a1d
 8010954:	08010a1d 	.word	0x08010a1d
 8010958:	08010a1d 	.word	0x08010a1d
 801095c:	08010a1d 	.word	0x08010a1d
 8010960:	08010a1d 	.word	0x08010a1d
 8010964:	08010a1d 	.word	0x08010a1d
 8010968:	080109f5 	.word	0x080109f5
 801096c:	08010a1d 	.word	0x08010a1d
 8010970:	08010a1d 	.word	0x08010a1d
 8010974:	08010a1d 	.word	0x08010a1d
 8010978:	08010a1d 	.word	0x08010a1d
 801097c:	08010a1d 	.word	0x08010a1d
 8010980:	08010a1d 	.word	0x08010a1d
 8010984:	08010a1d 	.word	0x08010a1d
 8010988:	080109fd 	.word	0x080109fd
 801098c:	08010a1d 	.word	0x08010a1d
 8010990:	08010a1d 	.word	0x08010a1d
 8010994:	08010a1d 	.word	0x08010a1d
 8010998:	08010a1d 	.word	0x08010a1d
 801099c:	08010a1d 	.word	0x08010a1d
 80109a0:	08010a1d 	.word	0x08010a1d
 80109a4:	08010a1d 	.word	0x08010a1d
 80109a8:	08010a05 	.word	0x08010a05
 80109ac:	08010a1d 	.word	0x08010a1d
 80109b0:	08010a1d 	.word	0x08010a1d
 80109b4:	08010a1d 	.word	0x08010a1d
 80109b8:	08010a1d 	.word	0x08010a1d
 80109bc:	08010a1d 	.word	0x08010a1d
 80109c0:	08010a1d 	.word	0x08010a1d
 80109c4:	08010a1d 	.word	0x08010a1d
 80109c8:	08010a0d 	.word	0x08010a0d
 80109cc:	08010a1d 	.word	0x08010a1d
 80109d0:	08010a1d 	.word	0x08010a1d
 80109d4:	08010a1d 	.word	0x08010a1d
 80109d8:	08010a1d 	.word	0x08010a1d
 80109dc:	08010a1d 	.word	0x08010a1d
 80109e0:	08010a1d 	.word	0x08010a1d
 80109e4:	08010a1d 	.word	0x08010a1d
 80109e8:	08010a15 	.word	0x08010a15
 80109ec:	2301      	movs	r3, #1
 80109ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80109f2:	e0d6      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80109f4:	2304      	movs	r3, #4
 80109f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80109fa:	e0d2      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 80109fc:	2308      	movs	r3, #8
 80109fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a02:	e0ce      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010a04:	2310      	movs	r3, #16
 8010a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a0a:	e0ca      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010a0c:	2320      	movs	r3, #32
 8010a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a12:	e0c6      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010a14:	2340      	movs	r3, #64	@ 0x40
 8010a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a1a:	e0c2      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010a1c:	2380      	movs	r3, #128	@ 0x80
 8010a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a22:	e0be      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010a24:	40011400 	.word	0x40011400
 8010a28:	58024400 	.word	0x58024400
 8010a2c:	40007800 	.word	0x40007800
 8010a30:	40007c00 	.word	0x40007c00
 8010a34:	40011800 	.word	0x40011800
 8010a38:	697b      	ldr	r3, [r7, #20]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	4aad      	ldr	r2, [pc, #692]	@ (8010cf4 <UART_SetConfig+0x900>)
 8010a3e:	4293      	cmp	r3, r2
 8010a40:	d176      	bne.n	8010b30 <UART_SetConfig+0x73c>
 8010a42:	4bad      	ldr	r3, [pc, #692]	@ (8010cf8 <UART_SetConfig+0x904>)
 8010a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010a46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010a4a:	2b28      	cmp	r3, #40	@ 0x28
 8010a4c:	d86c      	bhi.n	8010b28 <UART_SetConfig+0x734>
 8010a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8010a54 <UART_SetConfig+0x660>)
 8010a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a54:	08010af9 	.word	0x08010af9
 8010a58:	08010b29 	.word	0x08010b29
 8010a5c:	08010b29 	.word	0x08010b29
 8010a60:	08010b29 	.word	0x08010b29
 8010a64:	08010b29 	.word	0x08010b29
 8010a68:	08010b29 	.word	0x08010b29
 8010a6c:	08010b29 	.word	0x08010b29
 8010a70:	08010b29 	.word	0x08010b29
 8010a74:	08010b01 	.word	0x08010b01
 8010a78:	08010b29 	.word	0x08010b29
 8010a7c:	08010b29 	.word	0x08010b29
 8010a80:	08010b29 	.word	0x08010b29
 8010a84:	08010b29 	.word	0x08010b29
 8010a88:	08010b29 	.word	0x08010b29
 8010a8c:	08010b29 	.word	0x08010b29
 8010a90:	08010b29 	.word	0x08010b29
 8010a94:	08010b09 	.word	0x08010b09
 8010a98:	08010b29 	.word	0x08010b29
 8010a9c:	08010b29 	.word	0x08010b29
 8010aa0:	08010b29 	.word	0x08010b29
 8010aa4:	08010b29 	.word	0x08010b29
 8010aa8:	08010b29 	.word	0x08010b29
 8010aac:	08010b29 	.word	0x08010b29
 8010ab0:	08010b29 	.word	0x08010b29
 8010ab4:	08010b11 	.word	0x08010b11
 8010ab8:	08010b29 	.word	0x08010b29
 8010abc:	08010b29 	.word	0x08010b29
 8010ac0:	08010b29 	.word	0x08010b29
 8010ac4:	08010b29 	.word	0x08010b29
 8010ac8:	08010b29 	.word	0x08010b29
 8010acc:	08010b29 	.word	0x08010b29
 8010ad0:	08010b29 	.word	0x08010b29
 8010ad4:	08010b19 	.word	0x08010b19
 8010ad8:	08010b29 	.word	0x08010b29
 8010adc:	08010b29 	.word	0x08010b29
 8010ae0:	08010b29 	.word	0x08010b29
 8010ae4:	08010b29 	.word	0x08010b29
 8010ae8:	08010b29 	.word	0x08010b29
 8010aec:	08010b29 	.word	0x08010b29
 8010af0:	08010b29 	.word	0x08010b29
 8010af4:	08010b21 	.word	0x08010b21
 8010af8:	2301      	movs	r3, #1
 8010afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010afe:	e050      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b00:	2304      	movs	r3, #4
 8010b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b06:	e04c      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b08:	2308      	movs	r3, #8
 8010b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b0e:	e048      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b10:	2310      	movs	r3, #16
 8010b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b16:	e044      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b18:	2320      	movs	r3, #32
 8010b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b1e:	e040      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b20:	2340      	movs	r3, #64	@ 0x40
 8010b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b26:	e03c      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b28:	2380      	movs	r3, #128	@ 0x80
 8010b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b2e:	e038      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b30:	697b      	ldr	r3, [r7, #20]
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	4a71      	ldr	r2, [pc, #452]	@ (8010cfc <UART_SetConfig+0x908>)
 8010b36:	4293      	cmp	r3, r2
 8010b38:	d130      	bne.n	8010b9c <UART_SetConfig+0x7a8>
 8010b3a:	4b6f      	ldr	r3, [pc, #444]	@ (8010cf8 <UART_SetConfig+0x904>)
 8010b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b3e:	f003 0307 	and.w	r3, r3, #7
 8010b42:	2b05      	cmp	r3, #5
 8010b44:	d826      	bhi.n	8010b94 <UART_SetConfig+0x7a0>
 8010b46:	a201      	add	r2, pc, #4	@ (adr r2, 8010b4c <UART_SetConfig+0x758>)
 8010b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b4c:	08010b65 	.word	0x08010b65
 8010b50:	08010b6d 	.word	0x08010b6d
 8010b54:	08010b75 	.word	0x08010b75
 8010b58:	08010b7d 	.word	0x08010b7d
 8010b5c:	08010b85 	.word	0x08010b85
 8010b60:	08010b8d 	.word	0x08010b8d
 8010b64:	2302      	movs	r3, #2
 8010b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b6a:	e01a      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b6c:	2304      	movs	r3, #4
 8010b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b72:	e016      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b74:	2308      	movs	r3, #8
 8010b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b7a:	e012      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b7c:	2310      	movs	r3, #16
 8010b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b82:	e00e      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b84:	2320      	movs	r3, #32
 8010b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b8a:	e00a      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b8c:	2340      	movs	r3, #64	@ 0x40
 8010b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b92:	e006      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b94:	2380      	movs	r3, #128	@ 0x80
 8010b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b9a:	e002      	b.n	8010ba2 <UART_SetConfig+0x7ae>
 8010b9c:	2380      	movs	r3, #128	@ 0x80
 8010b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010ba2:	697b      	ldr	r3, [r7, #20]
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	4a55      	ldr	r2, [pc, #340]	@ (8010cfc <UART_SetConfig+0x908>)
 8010ba8:	4293      	cmp	r3, r2
 8010baa:	f040 80f8 	bne.w	8010d9e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010bae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010bb2:	2b20      	cmp	r3, #32
 8010bb4:	dc46      	bgt.n	8010c44 <UART_SetConfig+0x850>
 8010bb6:	2b02      	cmp	r3, #2
 8010bb8:	db75      	blt.n	8010ca6 <UART_SetConfig+0x8b2>
 8010bba:	3b02      	subs	r3, #2
 8010bbc:	2b1e      	cmp	r3, #30
 8010bbe:	d872      	bhi.n	8010ca6 <UART_SetConfig+0x8b2>
 8010bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8010bc8 <UART_SetConfig+0x7d4>)
 8010bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bc6:	bf00      	nop
 8010bc8:	08010c4b 	.word	0x08010c4b
 8010bcc:	08010ca7 	.word	0x08010ca7
 8010bd0:	08010c53 	.word	0x08010c53
 8010bd4:	08010ca7 	.word	0x08010ca7
 8010bd8:	08010ca7 	.word	0x08010ca7
 8010bdc:	08010ca7 	.word	0x08010ca7
 8010be0:	08010c63 	.word	0x08010c63
 8010be4:	08010ca7 	.word	0x08010ca7
 8010be8:	08010ca7 	.word	0x08010ca7
 8010bec:	08010ca7 	.word	0x08010ca7
 8010bf0:	08010ca7 	.word	0x08010ca7
 8010bf4:	08010ca7 	.word	0x08010ca7
 8010bf8:	08010ca7 	.word	0x08010ca7
 8010bfc:	08010ca7 	.word	0x08010ca7
 8010c00:	08010c73 	.word	0x08010c73
 8010c04:	08010ca7 	.word	0x08010ca7
 8010c08:	08010ca7 	.word	0x08010ca7
 8010c0c:	08010ca7 	.word	0x08010ca7
 8010c10:	08010ca7 	.word	0x08010ca7
 8010c14:	08010ca7 	.word	0x08010ca7
 8010c18:	08010ca7 	.word	0x08010ca7
 8010c1c:	08010ca7 	.word	0x08010ca7
 8010c20:	08010ca7 	.word	0x08010ca7
 8010c24:	08010ca7 	.word	0x08010ca7
 8010c28:	08010ca7 	.word	0x08010ca7
 8010c2c:	08010ca7 	.word	0x08010ca7
 8010c30:	08010ca7 	.word	0x08010ca7
 8010c34:	08010ca7 	.word	0x08010ca7
 8010c38:	08010ca7 	.word	0x08010ca7
 8010c3c:	08010ca7 	.word	0x08010ca7
 8010c40:	08010c99 	.word	0x08010c99
 8010c44:	2b40      	cmp	r3, #64	@ 0x40
 8010c46:	d02a      	beq.n	8010c9e <UART_SetConfig+0x8aa>
 8010c48:	e02d      	b.n	8010ca6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010c4a:	f7fc fb8b 	bl	800d364 <HAL_RCCEx_GetD3PCLK1Freq>
 8010c4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010c50:	e02f      	b.n	8010cb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010c52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010c56:	4618      	mov	r0, r3
 8010c58:	f7fc fb9a 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c60:	e027      	b.n	8010cb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010c62:	f107 0318 	add.w	r3, r7, #24
 8010c66:	4618      	mov	r0, r3
 8010c68:	f7fc fce6 	bl	800d638 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010c6c:	69fb      	ldr	r3, [r7, #28]
 8010c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c70:	e01f      	b.n	8010cb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010c72:	4b21      	ldr	r3, [pc, #132]	@ (8010cf8 <UART_SetConfig+0x904>)
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	f003 0320 	and.w	r3, r3, #32
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d009      	beq.n	8010c92 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8010cf8 <UART_SetConfig+0x904>)
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	08db      	lsrs	r3, r3, #3
 8010c84:	f003 0303 	and.w	r3, r3, #3
 8010c88:	4a1d      	ldr	r2, [pc, #116]	@ (8010d00 <UART_SetConfig+0x90c>)
 8010c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8010c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010c90:	e00f      	b.n	8010cb2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8010c92:	4b1b      	ldr	r3, [pc, #108]	@ (8010d00 <UART_SetConfig+0x90c>)
 8010c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c96:	e00c      	b.n	8010cb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010c98:	4b1a      	ldr	r3, [pc, #104]	@ (8010d04 <UART_SetConfig+0x910>)
 8010c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c9c:	e009      	b.n	8010cb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010c9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ca4:	e005      	b.n	8010cb2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010caa:	2301      	movs	r3, #1
 8010cac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010cb0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010cb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	f000 81ee 	beq.w	8011096 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010cba:	697b      	ldr	r3, [r7, #20]
 8010cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010cbe:	4a12      	ldr	r2, [pc, #72]	@ (8010d08 <UART_SetConfig+0x914>)
 8010cc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010cc4:	461a      	mov	r2, r3
 8010cc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010cc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ccc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010cce:	697b      	ldr	r3, [r7, #20]
 8010cd0:	685a      	ldr	r2, [r3, #4]
 8010cd2:	4613      	mov	r3, r2
 8010cd4:	005b      	lsls	r3, r3, #1
 8010cd6:	4413      	add	r3, r2
 8010cd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010cda:	429a      	cmp	r2, r3
 8010cdc:	d305      	bcc.n	8010cea <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010cde:	697b      	ldr	r3, [r7, #20]
 8010ce0:	685b      	ldr	r3, [r3, #4]
 8010ce2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010ce4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ce6:	429a      	cmp	r2, r3
 8010ce8:	d910      	bls.n	8010d0c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8010cea:	2301      	movs	r3, #1
 8010cec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010cf0:	e1d1      	b.n	8011096 <UART_SetConfig+0xca2>
 8010cf2:	bf00      	nop
 8010cf4:	40011c00 	.word	0x40011c00
 8010cf8:	58024400 	.word	0x58024400
 8010cfc:	58000c00 	.word	0x58000c00
 8010d00:	03d09000 	.word	0x03d09000
 8010d04:	003d0900 	.word	0x003d0900
 8010d08:	08016984 	.word	0x08016984
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d0e:	2200      	movs	r2, #0
 8010d10:	60bb      	str	r3, [r7, #8]
 8010d12:	60fa      	str	r2, [r7, #12]
 8010d14:	697b      	ldr	r3, [r7, #20]
 8010d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d18:	4ac0      	ldr	r2, [pc, #768]	@ (801101c <UART_SetConfig+0xc28>)
 8010d1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d1e:	b29b      	uxth	r3, r3
 8010d20:	2200      	movs	r2, #0
 8010d22:	603b      	str	r3, [r7, #0]
 8010d24:	607a      	str	r2, [r7, #4]
 8010d26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d2a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010d2e:	f7ef fd03 	bl	8000738 <__aeabi_uldivmod>
 8010d32:	4602      	mov	r2, r0
 8010d34:	460b      	mov	r3, r1
 8010d36:	4610      	mov	r0, r2
 8010d38:	4619      	mov	r1, r3
 8010d3a:	f04f 0200 	mov.w	r2, #0
 8010d3e:	f04f 0300 	mov.w	r3, #0
 8010d42:	020b      	lsls	r3, r1, #8
 8010d44:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010d48:	0202      	lsls	r2, r0, #8
 8010d4a:	6979      	ldr	r1, [r7, #20]
 8010d4c:	6849      	ldr	r1, [r1, #4]
 8010d4e:	0849      	lsrs	r1, r1, #1
 8010d50:	2000      	movs	r0, #0
 8010d52:	460c      	mov	r4, r1
 8010d54:	4605      	mov	r5, r0
 8010d56:	eb12 0804 	adds.w	r8, r2, r4
 8010d5a:	eb43 0905 	adc.w	r9, r3, r5
 8010d5e:	697b      	ldr	r3, [r7, #20]
 8010d60:	685b      	ldr	r3, [r3, #4]
 8010d62:	2200      	movs	r2, #0
 8010d64:	469a      	mov	sl, r3
 8010d66:	4693      	mov	fp, r2
 8010d68:	4652      	mov	r2, sl
 8010d6a:	465b      	mov	r3, fp
 8010d6c:	4640      	mov	r0, r8
 8010d6e:	4649      	mov	r1, r9
 8010d70:	f7ef fce2 	bl	8000738 <__aeabi_uldivmod>
 8010d74:	4602      	mov	r2, r0
 8010d76:	460b      	mov	r3, r1
 8010d78:	4613      	mov	r3, r2
 8010d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010d82:	d308      	bcc.n	8010d96 <UART_SetConfig+0x9a2>
 8010d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010d8a:	d204      	bcs.n	8010d96 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8010d8c:	697b      	ldr	r3, [r7, #20]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010d92:	60da      	str	r2, [r3, #12]
 8010d94:	e17f      	b.n	8011096 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8010d96:	2301      	movs	r3, #1
 8010d98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010d9c:	e17b      	b.n	8011096 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010d9e:	697b      	ldr	r3, [r7, #20]
 8010da0:	69db      	ldr	r3, [r3, #28]
 8010da2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010da6:	f040 80bd 	bne.w	8010f24 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8010daa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010dae:	2b20      	cmp	r3, #32
 8010db0:	dc48      	bgt.n	8010e44 <UART_SetConfig+0xa50>
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	db7b      	blt.n	8010eae <UART_SetConfig+0xaba>
 8010db6:	2b20      	cmp	r3, #32
 8010db8:	d879      	bhi.n	8010eae <UART_SetConfig+0xaba>
 8010dba:	a201      	add	r2, pc, #4	@ (adr r2, 8010dc0 <UART_SetConfig+0x9cc>)
 8010dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dc0:	08010e4b 	.word	0x08010e4b
 8010dc4:	08010e53 	.word	0x08010e53
 8010dc8:	08010eaf 	.word	0x08010eaf
 8010dcc:	08010eaf 	.word	0x08010eaf
 8010dd0:	08010e5b 	.word	0x08010e5b
 8010dd4:	08010eaf 	.word	0x08010eaf
 8010dd8:	08010eaf 	.word	0x08010eaf
 8010ddc:	08010eaf 	.word	0x08010eaf
 8010de0:	08010e6b 	.word	0x08010e6b
 8010de4:	08010eaf 	.word	0x08010eaf
 8010de8:	08010eaf 	.word	0x08010eaf
 8010dec:	08010eaf 	.word	0x08010eaf
 8010df0:	08010eaf 	.word	0x08010eaf
 8010df4:	08010eaf 	.word	0x08010eaf
 8010df8:	08010eaf 	.word	0x08010eaf
 8010dfc:	08010eaf 	.word	0x08010eaf
 8010e00:	08010e7b 	.word	0x08010e7b
 8010e04:	08010eaf 	.word	0x08010eaf
 8010e08:	08010eaf 	.word	0x08010eaf
 8010e0c:	08010eaf 	.word	0x08010eaf
 8010e10:	08010eaf 	.word	0x08010eaf
 8010e14:	08010eaf 	.word	0x08010eaf
 8010e18:	08010eaf 	.word	0x08010eaf
 8010e1c:	08010eaf 	.word	0x08010eaf
 8010e20:	08010eaf 	.word	0x08010eaf
 8010e24:	08010eaf 	.word	0x08010eaf
 8010e28:	08010eaf 	.word	0x08010eaf
 8010e2c:	08010eaf 	.word	0x08010eaf
 8010e30:	08010eaf 	.word	0x08010eaf
 8010e34:	08010eaf 	.word	0x08010eaf
 8010e38:	08010eaf 	.word	0x08010eaf
 8010e3c:	08010eaf 	.word	0x08010eaf
 8010e40:	08010ea1 	.word	0x08010ea1
 8010e44:	2b40      	cmp	r3, #64	@ 0x40
 8010e46:	d02e      	beq.n	8010ea6 <UART_SetConfig+0xab2>
 8010e48:	e031      	b.n	8010eae <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010e4a:	f7fa ff3f 	bl	800bccc <HAL_RCC_GetPCLK1Freq>
 8010e4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010e50:	e033      	b.n	8010eba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010e52:	f7fa ff51 	bl	800bcf8 <HAL_RCC_GetPCLK2Freq>
 8010e56:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010e58:	e02f      	b.n	8010eba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010e5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010e5e:	4618      	mov	r0, r3
 8010e60:	f7fc fa96 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e68:	e027      	b.n	8010eba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010e6a:	f107 0318 	add.w	r3, r7, #24
 8010e6e:	4618      	mov	r0, r3
 8010e70:	f7fc fbe2 	bl	800d638 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010e74:	69fb      	ldr	r3, [r7, #28]
 8010e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e78:	e01f      	b.n	8010eba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010e7a:	4b69      	ldr	r3, [pc, #420]	@ (8011020 <UART_SetConfig+0xc2c>)
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	f003 0320 	and.w	r3, r3, #32
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d009      	beq.n	8010e9a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010e86:	4b66      	ldr	r3, [pc, #408]	@ (8011020 <UART_SetConfig+0xc2c>)
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	08db      	lsrs	r3, r3, #3
 8010e8c:	f003 0303 	and.w	r3, r3, #3
 8010e90:	4a64      	ldr	r2, [pc, #400]	@ (8011024 <UART_SetConfig+0xc30>)
 8010e92:	fa22 f303 	lsr.w	r3, r2, r3
 8010e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010e98:	e00f      	b.n	8010eba <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8010e9a:	4b62      	ldr	r3, [pc, #392]	@ (8011024 <UART_SetConfig+0xc30>)
 8010e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e9e:	e00c      	b.n	8010eba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010ea0:	4b61      	ldr	r3, [pc, #388]	@ (8011028 <UART_SetConfig+0xc34>)
 8010ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ea4:	e009      	b.n	8010eba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010ea6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010eac:	e005      	b.n	8010eba <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8010eae:	2300      	movs	r3, #0
 8010eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010eb2:	2301      	movs	r3, #1
 8010eb4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010eb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010eba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	f000 80ea 	beq.w	8011096 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010ec2:	697b      	ldr	r3, [r7, #20]
 8010ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ec6:	4a55      	ldr	r2, [pc, #340]	@ (801101c <UART_SetConfig+0xc28>)
 8010ec8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010ecc:	461a      	mov	r2, r3
 8010ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ed0:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ed4:	005a      	lsls	r2, r3, #1
 8010ed6:	697b      	ldr	r3, [r7, #20]
 8010ed8:	685b      	ldr	r3, [r3, #4]
 8010eda:	085b      	lsrs	r3, r3, #1
 8010edc:	441a      	add	r2, r3
 8010ede:	697b      	ldr	r3, [r7, #20]
 8010ee0:	685b      	ldr	r3, [r3, #4]
 8010ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8010ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eea:	2b0f      	cmp	r3, #15
 8010eec:	d916      	bls.n	8010f1c <UART_SetConfig+0xb28>
 8010eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010ef4:	d212      	bcs.n	8010f1c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ef8:	b29b      	uxth	r3, r3
 8010efa:	f023 030f 	bic.w	r3, r3, #15
 8010efe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f02:	085b      	lsrs	r3, r3, #1
 8010f04:	b29b      	uxth	r3, r3
 8010f06:	f003 0307 	and.w	r3, r3, #7
 8010f0a:	b29a      	uxth	r2, r3
 8010f0c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010f0e:	4313      	orrs	r3, r2
 8010f10:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8010f12:	697b      	ldr	r3, [r7, #20]
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010f18:	60da      	str	r2, [r3, #12]
 8010f1a:	e0bc      	b.n	8011096 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8010f1c:	2301      	movs	r3, #1
 8010f1e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010f22:	e0b8      	b.n	8011096 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010f24:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010f28:	2b20      	cmp	r3, #32
 8010f2a:	dc4b      	bgt.n	8010fc4 <UART_SetConfig+0xbd0>
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	f2c0 8087 	blt.w	8011040 <UART_SetConfig+0xc4c>
 8010f32:	2b20      	cmp	r3, #32
 8010f34:	f200 8084 	bhi.w	8011040 <UART_SetConfig+0xc4c>
 8010f38:	a201      	add	r2, pc, #4	@ (adr r2, 8010f40 <UART_SetConfig+0xb4c>)
 8010f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f3e:	bf00      	nop
 8010f40:	08010fcb 	.word	0x08010fcb
 8010f44:	08010fd3 	.word	0x08010fd3
 8010f48:	08011041 	.word	0x08011041
 8010f4c:	08011041 	.word	0x08011041
 8010f50:	08010fdb 	.word	0x08010fdb
 8010f54:	08011041 	.word	0x08011041
 8010f58:	08011041 	.word	0x08011041
 8010f5c:	08011041 	.word	0x08011041
 8010f60:	08010feb 	.word	0x08010feb
 8010f64:	08011041 	.word	0x08011041
 8010f68:	08011041 	.word	0x08011041
 8010f6c:	08011041 	.word	0x08011041
 8010f70:	08011041 	.word	0x08011041
 8010f74:	08011041 	.word	0x08011041
 8010f78:	08011041 	.word	0x08011041
 8010f7c:	08011041 	.word	0x08011041
 8010f80:	08010ffb 	.word	0x08010ffb
 8010f84:	08011041 	.word	0x08011041
 8010f88:	08011041 	.word	0x08011041
 8010f8c:	08011041 	.word	0x08011041
 8010f90:	08011041 	.word	0x08011041
 8010f94:	08011041 	.word	0x08011041
 8010f98:	08011041 	.word	0x08011041
 8010f9c:	08011041 	.word	0x08011041
 8010fa0:	08011041 	.word	0x08011041
 8010fa4:	08011041 	.word	0x08011041
 8010fa8:	08011041 	.word	0x08011041
 8010fac:	08011041 	.word	0x08011041
 8010fb0:	08011041 	.word	0x08011041
 8010fb4:	08011041 	.word	0x08011041
 8010fb8:	08011041 	.word	0x08011041
 8010fbc:	08011041 	.word	0x08011041
 8010fc0:	08011033 	.word	0x08011033
 8010fc4:	2b40      	cmp	r3, #64	@ 0x40
 8010fc6:	d037      	beq.n	8011038 <UART_SetConfig+0xc44>
 8010fc8:	e03a      	b.n	8011040 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010fca:	f7fa fe7f 	bl	800bccc <HAL_RCC_GetPCLK1Freq>
 8010fce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010fd0:	e03c      	b.n	801104c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010fd2:	f7fa fe91 	bl	800bcf8 <HAL_RCC_GetPCLK2Freq>
 8010fd6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010fd8:	e038      	b.n	801104c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010fda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010fde:	4618      	mov	r0, r3
 8010fe0:	f7fc f9d6 	bl	800d390 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fe8:	e030      	b.n	801104c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010fea:	f107 0318 	add.w	r3, r7, #24
 8010fee:	4618      	mov	r0, r3
 8010ff0:	f7fc fb22 	bl	800d638 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010ff4:	69fb      	ldr	r3, [r7, #28]
 8010ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ff8:	e028      	b.n	801104c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010ffa:	4b09      	ldr	r3, [pc, #36]	@ (8011020 <UART_SetConfig+0xc2c>)
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	f003 0320 	and.w	r3, r3, #32
 8011002:	2b00      	cmp	r3, #0
 8011004:	d012      	beq.n	801102c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011006:	4b06      	ldr	r3, [pc, #24]	@ (8011020 <UART_SetConfig+0xc2c>)
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	08db      	lsrs	r3, r3, #3
 801100c:	f003 0303 	and.w	r3, r3, #3
 8011010:	4a04      	ldr	r2, [pc, #16]	@ (8011024 <UART_SetConfig+0xc30>)
 8011012:	fa22 f303 	lsr.w	r3, r2, r3
 8011016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011018:	e018      	b.n	801104c <UART_SetConfig+0xc58>
 801101a:	bf00      	nop
 801101c:	08016984 	.word	0x08016984
 8011020:	58024400 	.word	0x58024400
 8011024:	03d09000 	.word	0x03d09000
 8011028:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 801102c:	4b24      	ldr	r3, [pc, #144]	@ (80110c0 <UART_SetConfig+0xccc>)
 801102e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011030:	e00c      	b.n	801104c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011032:	4b24      	ldr	r3, [pc, #144]	@ (80110c4 <UART_SetConfig+0xcd0>)
 8011034:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011036:	e009      	b.n	801104c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011038:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801103c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801103e:	e005      	b.n	801104c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8011040:	2300      	movs	r3, #0
 8011042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8011044:	2301      	movs	r3, #1
 8011046:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801104a:	bf00      	nop
    }

    if (pclk != 0U)
 801104c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801104e:	2b00      	cmp	r3, #0
 8011050:	d021      	beq.n	8011096 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011052:	697b      	ldr	r3, [r7, #20]
 8011054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011056:	4a1c      	ldr	r2, [pc, #112]	@ (80110c8 <UART_SetConfig+0xcd4>)
 8011058:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801105c:	461a      	mov	r2, r3
 801105e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011060:	fbb3 f2f2 	udiv	r2, r3, r2
 8011064:	697b      	ldr	r3, [r7, #20]
 8011066:	685b      	ldr	r3, [r3, #4]
 8011068:	085b      	lsrs	r3, r3, #1
 801106a:	441a      	add	r2, r3
 801106c:	697b      	ldr	r3, [r7, #20]
 801106e:	685b      	ldr	r3, [r3, #4]
 8011070:	fbb2 f3f3 	udiv	r3, r2, r3
 8011074:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011078:	2b0f      	cmp	r3, #15
 801107a:	d909      	bls.n	8011090 <UART_SetConfig+0xc9c>
 801107c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801107e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011082:	d205      	bcs.n	8011090 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011086:	b29a      	uxth	r2, r3
 8011088:	697b      	ldr	r3, [r7, #20]
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	60da      	str	r2, [r3, #12]
 801108e:	e002      	b.n	8011096 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8011090:	2301      	movs	r3, #1
 8011092:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011096:	697b      	ldr	r3, [r7, #20]
 8011098:	2201      	movs	r2, #1
 801109a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801109e:	697b      	ldr	r3, [r7, #20]
 80110a0:	2201      	movs	r2, #1
 80110a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80110a6:	697b      	ldr	r3, [r7, #20]
 80110a8:	2200      	movs	r2, #0
 80110aa:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 80110ac:	697b      	ldr	r3, [r7, #20]
 80110ae:	2200      	movs	r2, #0
 80110b0:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 80110b2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80110b6:	4618      	mov	r0, r3
 80110b8:	3748      	adds	r7, #72	@ 0x48
 80110ba:	46bd      	mov	sp, r7
 80110bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80110c0:	03d09000 	.word	0x03d09000
 80110c4:	003d0900 	.word	0x003d0900
 80110c8:	08016984 	.word	0x08016984

080110cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80110cc:	b480      	push	{r7}
 80110ce:	b083      	sub	sp, #12
 80110d0:	af00      	add	r7, sp, #0
 80110d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110d8:	f003 0301 	and.w	r3, r3, #1
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d00a      	beq.n	80110f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	685b      	ldr	r3, [r3, #4]
 80110e6:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	430a      	orrs	r2, r1
 80110f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110fa:	f003 0302 	and.w	r3, r3, #2
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d00a      	beq.n	8011118 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	681b      	ldr	r3, [r3, #0]
 8011106:	685b      	ldr	r3, [r3, #4]
 8011108:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	430a      	orrs	r2, r1
 8011116:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801111c:	f003 0304 	and.w	r3, r3, #4
 8011120:	2b00      	cmp	r3, #0
 8011122:	d00a      	beq.n	801113a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	685b      	ldr	r3, [r3, #4]
 801112a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	681b      	ldr	r3, [r3, #0]
 8011136:	430a      	orrs	r2, r1
 8011138:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801113e:	f003 0308 	and.w	r3, r3, #8
 8011142:	2b00      	cmp	r3, #0
 8011144:	d00a      	beq.n	801115c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	685b      	ldr	r3, [r3, #4]
 801114c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	430a      	orrs	r2, r1
 801115a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011160:	f003 0310 	and.w	r3, r3, #16
 8011164:	2b00      	cmp	r3, #0
 8011166:	d00a      	beq.n	801117e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	689b      	ldr	r3, [r3, #8]
 801116e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	430a      	orrs	r2, r1
 801117c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011182:	f003 0320 	and.w	r3, r3, #32
 8011186:	2b00      	cmp	r3, #0
 8011188:	d00a      	beq.n	80111a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	689b      	ldr	r3, [r3, #8]
 8011190:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	430a      	orrs	r2, r1
 801119e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d01a      	beq.n	80111e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	685b      	ldr	r3, [r3, #4]
 80111b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	430a      	orrs	r2, r1
 80111c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80111c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80111ca:	d10a      	bne.n	80111e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	685b      	ldr	r3, [r3, #4]
 80111d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	430a      	orrs	r2, r1
 80111e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d00a      	beq.n	8011204 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	685b      	ldr	r3, [r3, #4]
 80111f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	430a      	orrs	r2, r1
 8011202:	605a      	str	r2, [r3, #4]
  }
}
 8011204:	bf00      	nop
 8011206:	370c      	adds	r7, #12
 8011208:	46bd      	mov	sp, r7
 801120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801120e:	4770      	bx	lr

08011210 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011210:	b580      	push	{r7, lr}
 8011212:	b086      	sub	sp, #24
 8011214:	af02      	add	r7, sp, #8
 8011216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	2200      	movs	r2, #0
 801121c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011220:	f7f3 fe68 	bl	8004ef4 <HAL_GetTick>
 8011224:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	f003 0308 	and.w	r3, r3, #8
 8011230:	2b08      	cmp	r3, #8
 8011232:	d10e      	bne.n	8011252 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011234:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011238:	9300      	str	r3, [sp, #0]
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	2200      	movs	r2, #0
 801123e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8011242:	6878      	ldr	r0, [r7, #4]
 8011244:	f000 f82f 	bl	80112a6 <UART_WaitOnFlagUntilTimeout>
 8011248:	4603      	mov	r3, r0
 801124a:	2b00      	cmp	r3, #0
 801124c:	d001      	beq.n	8011252 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801124e:	2303      	movs	r3, #3
 8011250:	e025      	b.n	801129e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	681b      	ldr	r3, [r3, #0]
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	f003 0304 	and.w	r3, r3, #4
 801125c:	2b04      	cmp	r3, #4
 801125e:	d10e      	bne.n	801127e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011260:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011264:	9300      	str	r3, [sp, #0]
 8011266:	68fb      	ldr	r3, [r7, #12]
 8011268:	2200      	movs	r2, #0
 801126a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801126e:	6878      	ldr	r0, [r7, #4]
 8011270:	f000 f819 	bl	80112a6 <UART_WaitOnFlagUntilTimeout>
 8011274:	4603      	mov	r3, r0
 8011276:	2b00      	cmp	r3, #0
 8011278:	d001      	beq.n	801127e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801127a:	2303      	movs	r3, #3
 801127c:	e00f      	b.n	801129e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	2220      	movs	r2, #32
 8011282:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	2220      	movs	r2, #32
 801128a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	2200      	movs	r2, #0
 8011292:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	2200      	movs	r2, #0
 8011298:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 801129c:	2300      	movs	r3, #0
}
 801129e:	4618      	mov	r0, r3
 80112a0:	3710      	adds	r7, #16
 80112a2:	46bd      	mov	sp, r7
 80112a4:	bd80      	pop	{r7, pc}

080112a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80112a6:	b580      	push	{r7, lr}
 80112a8:	b09c      	sub	sp, #112	@ 0x70
 80112aa:	af00      	add	r7, sp, #0
 80112ac:	60f8      	str	r0, [r7, #12]
 80112ae:	60b9      	str	r1, [r7, #8]
 80112b0:	603b      	str	r3, [r7, #0]
 80112b2:	4613      	mov	r3, r2
 80112b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80112b6:	e0a9      	b.n	801140c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80112b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80112ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80112be:	f000 80a5 	beq.w	801140c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80112c2:	f7f3 fe17 	bl	8004ef4 <HAL_GetTick>
 80112c6:	4602      	mov	r2, r0
 80112c8:	683b      	ldr	r3, [r7, #0]
 80112ca:	1ad3      	subs	r3, r2, r3
 80112cc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80112ce:	429a      	cmp	r2, r3
 80112d0:	d302      	bcc.n	80112d8 <UART_WaitOnFlagUntilTimeout+0x32>
 80112d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d140      	bne.n	801135a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80112e0:	e853 3f00 	ldrex	r3, [r3]
 80112e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80112e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112e8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80112ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	461a      	mov	r2, r3
 80112f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80112f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80112f8:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112fa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80112fc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80112fe:	e841 2300 	strex	r3, r2, [r1]
 8011302:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8011304:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011306:	2b00      	cmp	r3, #0
 8011308:	d1e6      	bne.n	80112d8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	3308      	adds	r3, #8
 8011310:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011314:	e853 3f00 	ldrex	r3, [r3]
 8011318:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801131a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801131c:	f023 0301 	bic.w	r3, r3, #1
 8011320:	663b      	str	r3, [r7, #96]	@ 0x60
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	3308      	adds	r3, #8
 8011328:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801132a:	64ba      	str	r2, [r7, #72]	@ 0x48
 801132c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801132e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011330:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011332:	e841 2300 	strex	r3, r2, [r1]
 8011336:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011338:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801133a:	2b00      	cmp	r3, #0
 801133c:	d1e5      	bne.n	801130a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 801133e:	68fb      	ldr	r3, [r7, #12]
 8011340:	2220      	movs	r2, #32
 8011342:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	2220      	movs	r2, #32
 801134a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	2200      	movs	r2, #0
 8011352:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8011356:	2303      	movs	r3, #3
 8011358:	e069      	b.n	801142e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	f003 0304 	and.w	r3, r3, #4
 8011364:	2b00      	cmp	r3, #0
 8011366:	d051      	beq.n	801140c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	69db      	ldr	r3, [r3, #28]
 801136e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011372:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011376:	d149      	bne.n	801140c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011378:	68fb      	ldr	r3, [r7, #12]
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011380:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801138a:	e853 3f00 	ldrex	r3, [r3]
 801138e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011392:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8011396:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8011398:	68fb      	ldr	r3, [r7, #12]
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	461a      	mov	r2, r3
 801139e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80113a2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113a4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80113a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80113a8:	e841 2300 	strex	r3, r2, [r1]
 80113ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80113ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d1e6      	bne.n	8011382 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	681b      	ldr	r3, [r3, #0]
 80113b8:	3308      	adds	r3, #8
 80113ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113bc:	697b      	ldr	r3, [r7, #20]
 80113be:	e853 3f00 	ldrex	r3, [r3]
 80113c2:	613b      	str	r3, [r7, #16]
   return(result);
 80113c4:	693b      	ldr	r3, [r7, #16]
 80113c6:	f023 0301 	bic.w	r3, r3, #1
 80113ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	3308      	adds	r3, #8
 80113d2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80113d4:	623a      	str	r2, [r7, #32]
 80113d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113d8:	69f9      	ldr	r1, [r7, #28]
 80113da:	6a3a      	ldr	r2, [r7, #32]
 80113dc:	e841 2300 	strex	r3, r2, [r1]
 80113e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80113e2:	69bb      	ldr	r3, [r7, #24]
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d1e5      	bne.n	80113b4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	2220      	movs	r2, #32
 80113ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	2220      	movs	r2, #32
 80113f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	2220      	movs	r2, #32
 80113fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	2200      	movs	r2, #0
 8011404:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8011408:	2303      	movs	r3, #3
 801140a:	e010      	b.n	801142e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	69da      	ldr	r2, [r3, #28]
 8011412:	68bb      	ldr	r3, [r7, #8]
 8011414:	4013      	ands	r3, r2
 8011416:	68ba      	ldr	r2, [r7, #8]
 8011418:	429a      	cmp	r2, r3
 801141a:	bf0c      	ite	eq
 801141c:	2301      	moveq	r3, #1
 801141e:	2300      	movne	r3, #0
 8011420:	b2db      	uxtb	r3, r3
 8011422:	461a      	mov	r2, r3
 8011424:	79fb      	ldrb	r3, [r7, #7]
 8011426:	429a      	cmp	r2, r3
 8011428:	f43f af46 	beq.w	80112b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801142c:	2300      	movs	r3, #0
}
 801142e:	4618      	mov	r0, r3
 8011430:	3770      	adds	r7, #112	@ 0x70
 8011432:	46bd      	mov	sp, r7
 8011434:	bd80      	pop	{r7, pc}
	...

08011438 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011438:	b480      	push	{r7}
 801143a:	b0a3      	sub	sp, #140	@ 0x8c
 801143c:	af00      	add	r7, sp, #0
 801143e:	60f8      	str	r0, [r7, #12]
 8011440:	60b9      	str	r1, [r7, #8]
 8011442:	4613      	mov	r3, r2
 8011444:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	68ba      	ldr	r2, [r7, #8]
 801144a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	88fa      	ldrh	r2, [r7, #6]
 8011450:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8011454:	68fb      	ldr	r3, [r7, #12]
 8011456:	88fa      	ldrh	r2, [r7, #6]
 8011458:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	2200      	movs	r2, #0
 8011460:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	689b      	ldr	r3, [r3, #8]
 8011466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801146a:	d10e      	bne.n	801148a <UART_Start_Receive_IT+0x52>
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	691b      	ldr	r3, [r3, #16]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d105      	bne.n	8011480 <UART_Start_Receive_IT+0x48>
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801147a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801147e:	e02d      	b.n	80114dc <UART_Start_Receive_IT+0xa4>
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	22ff      	movs	r2, #255	@ 0xff
 8011484:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011488:	e028      	b.n	80114dc <UART_Start_Receive_IT+0xa4>
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	689b      	ldr	r3, [r3, #8]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d10d      	bne.n	80114ae <UART_Start_Receive_IT+0x76>
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	691b      	ldr	r3, [r3, #16]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d104      	bne.n	80114a4 <UART_Start_Receive_IT+0x6c>
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	22ff      	movs	r2, #255	@ 0xff
 801149e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80114a2:	e01b      	b.n	80114dc <UART_Start_Receive_IT+0xa4>
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	227f      	movs	r2, #127	@ 0x7f
 80114a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80114ac:	e016      	b.n	80114dc <UART_Start_Receive_IT+0xa4>
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	689b      	ldr	r3, [r3, #8]
 80114b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80114b6:	d10d      	bne.n	80114d4 <UART_Start_Receive_IT+0x9c>
 80114b8:	68fb      	ldr	r3, [r7, #12]
 80114ba:	691b      	ldr	r3, [r3, #16]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d104      	bne.n	80114ca <UART_Start_Receive_IT+0x92>
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	227f      	movs	r2, #127	@ 0x7f
 80114c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80114c8:	e008      	b.n	80114dc <UART_Start_Receive_IT+0xa4>
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	223f      	movs	r2, #63	@ 0x3f
 80114ce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80114d2:	e003      	b.n	80114dc <UART_Start_Receive_IT+0xa4>
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	2200      	movs	r2, #0
 80114d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	2200      	movs	r2, #0
 80114e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	2222      	movs	r2, #34	@ 0x22
 80114e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	3308      	adds	r3, #8
 80114f2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80114f6:	e853 3f00 	ldrex	r3, [r3]
 80114fa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80114fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80114fe:	f043 0301 	orr.w	r3, r3, #1
 8011502:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	3308      	adds	r3, #8
 801150c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8011510:	673a      	str	r2, [r7, #112]	@ 0x70
 8011512:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011514:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8011516:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8011518:	e841 2300 	strex	r3, r2, [r1]
 801151c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 801151e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011520:	2b00      	cmp	r3, #0
 8011522:	d1e3      	bne.n	80114ec <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011528:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801152c:	d153      	bne.n	80115d6 <UART_Start_Receive_IT+0x19e>
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011534:	88fa      	ldrh	r2, [r7, #6]
 8011536:	429a      	cmp	r2, r3
 8011538:	d34d      	bcc.n	80115d6 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	689b      	ldr	r3, [r3, #8]
 801153e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011542:	d107      	bne.n	8011554 <UART_Start_Receive_IT+0x11c>
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	691b      	ldr	r3, [r3, #16]
 8011548:	2b00      	cmp	r3, #0
 801154a:	d103      	bne.n	8011554 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	4a4b      	ldr	r2, [pc, #300]	@ (801167c <UART_Start_Receive_IT+0x244>)
 8011550:	671a      	str	r2, [r3, #112]	@ 0x70
 8011552:	e002      	b.n	801155a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8011554:	68fb      	ldr	r3, [r7, #12]
 8011556:	4a4a      	ldr	r2, [pc, #296]	@ (8011680 <UART_Start_Receive_IT+0x248>)
 8011558:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	2200      	movs	r2, #0
 801155e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	691b      	ldr	r3, [r3, #16]
 8011566:	2b00      	cmp	r3, #0
 8011568:	d01a      	beq.n	80115a0 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011570:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011572:	e853 3f00 	ldrex	r3, [r3]
 8011576:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011578:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801157a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801157e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	461a      	mov	r2, r3
 8011588:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801158c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801158e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011590:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8011592:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011594:	e841 2300 	strex	r3, r2, [r1]
 8011598:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801159a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801159c:	2b00      	cmp	r3, #0
 801159e:	d1e4      	bne.n	801156a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	3308      	adds	r3, #8
 80115a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80115aa:	e853 3f00 	ldrex	r3, [r3]
 80115ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80115b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80115b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	3308      	adds	r3, #8
 80115be:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80115c0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80115c2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115c4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80115c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80115c8:	e841 2300 	strex	r3, r2, [r1]
 80115cc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80115ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80115d0:	2b00      	cmp	r3, #0
 80115d2:	d1e5      	bne.n	80115a0 <UART_Start_Receive_IT+0x168>
 80115d4:	e04a      	b.n	801166c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	689b      	ldr	r3, [r3, #8]
 80115da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80115de:	d107      	bne.n	80115f0 <UART_Start_Receive_IT+0x1b8>
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	691b      	ldr	r3, [r3, #16]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d103      	bne.n	80115f0 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	4a26      	ldr	r2, [pc, #152]	@ (8011684 <UART_Start_Receive_IT+0x24c>)
 80115ec:	671a      	str	r2, [r3, #112]	@ 0x70
 80115ee:	e002      	b.n	80115f6 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	4a25      	ldr	r2, [pc, #148]	@ (8011688 <UART_Start_Receive_IT+0x250>)
 80115f4:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	2200      	movs	r2, #0
 80115fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	691b      	ldr	r3, [r3, #16]
 8011602:	2b00      	cmp	r3, #0
 8011604:	d019      	beq.n	801163a <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801160c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801160e:	e853 3f00 	ldrex	r3, [r3]
 8011612:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011616:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 801161a:	677b      	str	r3, [r7, #116]	@ 0x74
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	461a      	mov	r2, r3
 8011622:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011624:	637b      	str	r3, [r7, #52]	@ 0x34
 8011626:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011628:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801162a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801162c:	e841 2300 	strex	r3, r2, [r1]
 8011630:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8011632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011634:	2b00      	cmp	r3, #0
 8011636:	d1e6      	bne.n	8011606 <UART_Start_Receive_IT+0x1ce>
 8011638:	e018      	b.n	801166c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011640:	697b      	ldr	r3, [r7, #20]
 8011642:	e853 3f00 	ldrex	r3, [r3]
 8011646:	613b      	str	r3, [r7, #16]
   return(result);
 8011648:	693b      	ldr	r3, [r7, #16]
 801164a:	f043 0320 	orr.w	r3, r3, #32
 801164e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	461a      	mov	r2, r3
 8011656:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011658:	623b      	str	r3, [r7, #32]
 801165a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801165c:	69f9      	ldr	r1, [r7, #28]
 801165e:	6a3a      	ldr	r2, [r7, #32]
 8011660:	e841 2300 	strex	r3, r2, [r1]
 8011664:	61bb      	str	r3, [r7, #24]
   return(result);
 8011666:	69bb      	ldr	r3, [r7, #24]
 8011668:	2b00      	cmp	r3, #0
 801166a:	d1e6      	bne.n	801163a <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 801166c:	2300      	movs	r3, #0
}
 801166e:	4618      	mov	r0, r3
 8011670:	378c      	adds	r7, #140	@ 0x8c
 8011672:	46bd      	mov	sp, r7
 8011674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011678:	4770      	bx	lr
 801167a:	bf00      	nop
 801167c:	08011d95 	.word	0x08011d95
 8011680:	08011a9d 	.word	0x08011a9d
 8011684:	0801193b 	.word	0x0801193b
 8011688:	080117db 	.word	0x080117db

0801168c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801168c:	b480      	push	{r7}
 801168e:	b095      	sub	sp, #84	@ 0x54
 8011690:	af00      	add	r7, sp, #0
 8011692:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	681b      	ldr	r3, [r3, #0]
 8011698:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801169a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801169c:	e853 3f00 	ldrex	r3, [r3]
 80116a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80116a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80116a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	461a      	mov	r2, r3
 80116b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80116b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80116b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80116b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80116ba:	e841 2300 	strex	r3, r2, [r1]
 80116be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80116c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d1e6      	bne.n	8011694 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	3308      	adds	r3, #8
 80116cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116ce:	6a3b      	ldr	r3, [r7, #32]
 80116d0:	e853 3f00 	ldrex	r3, [r3]
 80116d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80116d6:	69fa      	ldr	r2, [r7, #28]
 80116d8:	4b1e      	ldr	r3, [pc, #120]	@ (8011754 <UART_EndRxTransfer+0xc8>)
 80116da:	4013      	ands	r3, r2
 80116dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	3308      	adds	r3, #8
 80116e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80116e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80116e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80116ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80116ee:	e841 2300 	strex	r3, r2, [r1]
 80116f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80116f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d1e5      	bne.n	80116c6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80116fe:	2b01      	cmp	r3, #1
 8011700:	d118      	bne.n	8011734 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	681b      	ldr	r3, [r3, #0]
 8011706:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	e853 3f00 	ldrex	r3, [r3]
 801170e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011710:	68bb      	ldr	r3, [r7, #8]
 8011712:	f023 0310 	bic.w	r3, r3, #16
 8011716:	647b      	str	r3, [r7, #68]	@ 0x44
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	681b      	ldr	r3, [r3, #0]
 801171c:	461a      	mov	r2, r3
 801171e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011720:	61bb      	str	r3, [r7, #24]
 8011722:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011724:	6979      	ldr	r1, [r7, #20]
 8011726:	69ba      	ldr	r2, [r7, #24]
 8011728:	e841 2300 	strex	r3, r2, [r1]
 801172c:	613b      	str	r3, [r7, #16]
   return(result);
 801172e:	693b      	ldr	r3, [r7, #16]
 8011730:	2b00      	cmp	r3, #0
 8011732:	d1e6      	bne.n	8011702 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	2220      	movs	r2, #32
 8011738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	2200      	movs	r2, #0
 8011740:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	2200      	movs	r2, #0
 8011746:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8011748:	bf00      	nop
 801174a:	3754      	adds	r7, #84	@ 0x54
 801174c:	46bd      	mov	sp, r7
 801174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011752:	4770      	bx	lr
 8011754:	effffffe 	.word	0xeffffffe

08011758 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011758:	b580      	push	{r7, lr}
 801175a:	b084      	sub	sp, #16
 801175c:	af00      	add	r7, sp, #0
 801175e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011764:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	2200      	movs	r2, #0
 801176a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 801176e:	68fb      	ldr	r3, [r7, #12]
 8011770:	2200      	movs	r2, #0
 8011772:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011776:	68f8      	ldr	r0, [r7, #12]
 8011778:	f7fe fe26 	bl	80103c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801177c:	bf00      	nop
 801177e:	3710      	adds	r7, #16
 8011780:	46bd      	mov	sp, r7
 8011782:	bd80      	pop	{r7, pc}

08011784 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011784:	b580      	push	{r7, lr}
 8011786:	b088      	sub	sp, #32
 8011788:	af00      	add	r7, sp, #0
 801178a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011792:	68fb      	ldr	r3, [r7, #12]
 8011794:	e853 3f00 	ldrex	r3, [r3]
 8011798:	60bb      	str	r3, [r7, #8]
   return(result);
 801179a:	68bb      	ldr	r3, [r7, #8]
 801179c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80117a0:	61fb      	str	r3, [r7, #28]
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	681b      	ldr	r3, [r3, #0]
 80117a6:	461a      	mov	r2, r3
 80117a8:	69fb      	ldr	r3, [r7, #28]
 80117aa:	61bb      	str	r3, [r7, #24]
 80117ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117ae:	6979      	ldr	r1, [r7, #20]
 80117b0:	69ba      	ldr	r2, [r7, #24]
 80117b2:	e841 2300 	strex	r3, r2, [r1]
 80117b6:	613b      	str	r3, [r7, #16]
   return(result);
 80117b8:	693b      	ldr	r3, [r7, #16]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d1e6      	bne.n	801178c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	2220      	movs	r2, #32
 80117c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	2200      	movs	r2, #0
 80117ca:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80117cc:	6878      	ldr	r0, [r7, #4]
 80117ce:	f7fe fdf1 	bl	80103b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80117d2:	bf00      	nop
 80117d4:	3720      	adds	r7, #32
 80117d6:	46bd      	mov	sp, r7
 80117d8:	bd80      	pop	{r7, pc}

080117da <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80117da:	b580      	push	{r7, lr}
 80117dc:	b096      	sub	sp, #88	@ 0x58
 80117de:	af00      	add	r7, sp, #0
 80117e0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80117e8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80117f2:	2b22      	cmp	r3, #34	@ 0x22
 80117f4:	f040 8095 	bne.w	8011922 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80117fe:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011802:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8011806:	b2d9      	uxtb	r1, r3
 8011808:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 801180c:	b2da      	uxtb	r2, r3
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011812:	400a      	ands	r2, r1
 8011814:	b2d2      	uxtb	r2, r2
 8011816:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801181c:	1c5a      	adds	r2, r3, #1
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011828:	b29b      	uxth	r3, r3
 801182a:	3b01      	subs	r3, #1
 801182c:	b29a      	uxth	r2, r3
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801183a:	b29b      	uxth	r3, r3
 801183c:	2b00      	cmp	r3, #0
 801183e:	d178      	bne.n	8011932 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	681b      	ldr	r3, [r3, #0]
 8011844:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011848:	e853 3f00 	ldrex	r3, [r3]
 801184c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801184e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011850:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011854:	653b      	str	r3, [r7, #80]	@ 0x50
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	461a      	mov	r2, r3
 801185c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801185e:	647b      	str	r3, [r7, #68]	@ 0x44
 8011860:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011862:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011864:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011866:	e841 2300 	strex	r3, r2, [r1]
 801186a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801186c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801186e:	2b00      	cmp	r3, #0
 8011870:	d1e6      	bne.n	8011840 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	3308      	adds	r3, #8
 8011878:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801187a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801187c:	e853 3f00 	ldrex	r3, [r3]
 8011880:	623b      	str	r3, [r7, #32]
   return(result);
 8011882:	6a3b      	ldr	r3, [r7, #32]
 8011884:	f023 0301 	bic.w	r3, r3, #1
 8011888:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	3308      	adds	r3, #8
 8011890:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011892:	633a      	str	r2, [r7, #48]	@ 0x30
 8011894:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801189a:	e841 2300 	strex	r3, r2, [r1]
 801189e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80118a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d1e5      	bne.n	8011872 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	2220      	movs	r2, #32
 80118aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	2200      	movs	r2, #0
 80118b2:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118b8:	2b01      	cmp	r3, #1
 80118ba:	d12e      	bne.n	801191a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	2200      	movs	r2, #0
 80118c0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118c8:	693b      	ldr	r3, [r7, #16]
 80118ca:	e853 3f00 	ldrex	r3, [r3]
 80118ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	f023 0310 	bic.w	r3, r3, #16
 80118d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	461a      	mov	r2, r3
 80118de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80118e0:	61fb      	str	r3, [r7, #28]
 80118e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118e4:	69b9      	ldr	r1, [r7, #24]
 80118e6:	69fa      	ldr	r2, [r7, #28]
 80118e8:	e841 2300 	strex	r3, r2, [r1]
 80118ec:	617b      	str	r3, [r7, #20]
   return(result);
 80118ee:	697b      	ldr	r3, [r7, #20]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d1e6      	bne.n	80118c2 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	69db      	ldr	r3, [r3, #28]
 80118fa:	f003 0310 	and.w	r3, r3, #16
 80118fe:	2b10      	cmp	r3, #16
 8011900:	d103      	bne.n	801190a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	2210      	movs	r2, #16
 8011908:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011910:	4619      	mov	r1, r3
 8011912:	6878      	ldr	r0, [r7, #4]
 8011914:	f7fe fd62 	bl	80103dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011918:	e00b      	b.n	8011932 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 801191a:	6878      	ldr	r0, [r7, #4]
 801191c:	f7f2 fd76 	bl	800440c <HAL_UART_RxCpltCallback>
}
 8011920:	e007      	b.n	8011932 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	699a      	ldr	r2, [r3, #24]
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	f042 0208 	orr.w	r2, r2, #8
 8011930:	619a      	str	r2, [r3, #24]
}
 8011932:	bf00      	nop
 8011934:	3758      	adds	r7, #88	@ 0x58
 8011936:	46bd      	mov	sp, r7
 8011938:	bd80      	pop	{r7, pc}

0801193a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 801193a:	b580      	push	{r7, lr}
 801193c:	b096      	sub	sp, #88	@ 0x58
 801193e:	af00      	add	r7, sp, #0
 8011940:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011948:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011952:	2b22      	cmp	r3, #34	@ 0x22
 8011954:	f040 8095 	bne.w	8011a82 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	681b      	ldr	r3, [r3, #0]
 801195c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801195e:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011966:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8011968:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 801196c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8011970:	4013      	ands	r3, r2
 8011972:	b29a      	uxth	r2, r3
 8011974:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011976:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801197c:	1c9a      	adds	r2, r3, #2
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011988:	b29b      	uxth	r3, r3
 801198a:	3b01      	subs	r3, #1
 801198c:	b29a      	uxth	r2, r3
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801199a:	b29b      	uxth	r3, r3
 801199c:	2b00      	cmp	r3, #0
 801199e:	d178      	bne.n	8011a92 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80119a8:	e853 3f00 	ldrex	r3, [r3]
 80119ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80119ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80119b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	461a      	mov	r2, r3
 80119bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80119be:	643b      	str	r3, [r7, #64]	@ 0x40
 80119c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80119c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80119c6:	e841 2300 	strex	r3, r2, [r1]
 80119ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80119cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d1e6      	bne.n	80119a0 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	3308      	adds	r3, #8
 80119d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119da:	6a3b      	ldr	r3, [r7, #32]
 80119dc:	e853 3f00 	ldrex	r3, [r3]
 80119e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80119e2:	69fb      	ldr	r3, [r7, #28]
 80119e4:	f023 0301 	bic.w	r3, r3, #1
 80119e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	3308      	adds	r3, #8
 80119f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80119f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80119f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80119f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80119fa:	e841 2300 	strex	r3, r2, [r1]
 80119fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d1e5      	bne.n	80119d2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	2220      	movs	r2, #32
 8011a0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	2200      	movs	r2, #0
 8011a12:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011a18:	2b01      	cmp	r3, #1
 8011a1a:	d12e      	bne.n	8011a7a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	2200      	movs	r2, #0
 8011a20:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	e853 3f00 	ldrex	r3, [r3]
 8011a2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011a30:	68bb      	ldr	r3, [r7, #8]
 8011a32:	f023 0310 	bic.w	r3, r3, #16
 8011a36:	647b      	str	r3, [r7, #68]	@ 0x44
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	461a      	mov	r2, r3
 8011a3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a40:	61bb      	str	r3, [r7, #24]
 8011a42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a44:	6979      	ldr	r1, [r7, #20]
 8011a46:	69ba      	ldr	r2, [r7, #24]
 8011a48:	e841 2300 	strex	r3, r2, [r1]
 8011a4c:	613b      	str	r3, [r7, #16]
   return(result);
 8011a4e:	693b      	ldr	r3, [r7, #16]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d1e6      	bne.n	8011a22 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	681b      	ldr	r3, [r3, #0]
 8011a58:	69db      	ldr	r3, [r3, #28]
 8011a5a:	f003 0310 	and.w	r3, r3, #16
 8011a5e:	2b10      	cmp	r3, #16
 8011a60:	d103      	bne.n	8011a6a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	681b      	ldr	r3, [r3, #0]
 8011a66:	2210      	movs	r2, #16
 8011a68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011a70:	4619      	mov	r1, r3
 8011a72:	6878      	ldr	r0, [r7, #4]
 8011a74:	f7fe fcb2 	bl	80103dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011a78:	e00b      	b.n	8011a92 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8011a7a:	6878      	ldr	r0, [r7, #4]
 8011a7c:	f7f2 fcc6 	bl	800440c <HAL_UART_RxCpltCallback>
}
 8011a80:	e007      	b.n	8011a92 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	681b      	ldr	r3, [r3, #0]
 8011a86:	699a      	ldr	r2, [r3, #24]
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	f042 0208 	orr.w	r2, r2, #8
 8011a90:	619a      	str	r2, [r3, #24]
}
 8011a92:	bf00      	nop
 8011a94:	3758      	adds	r7, #88	@ 0x58
 8011a96:	46bd      	mov	sp, r7
 8011a98:	bd80      	pop	{r7, pc}
	...

08011a9c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b0a6      	sub	sp, #152	@ 0x98
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011aaa:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	69db      	ldr	r3, [r3, #28]
 8011ab4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	689b      	ldr	r3, [r3, #8]
 8011ac8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011ad2:	2b22      	cmp	r3, #34	@ 0x22
 8011ad4:	f040 814d 	bne.w	8011d72 <UART_RxISR_8BIT_FIFOEN+0x2d6>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011ade:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011ae2:	e0f4      	b.n	8011cce <UART_RxISR_8BIT_FIFOEN+0x232>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011aea:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011aee:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8011af2:	b2d9      	uxtb	r1, r3
 8011af4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011af8:	b2da      	uxtb	r2, r3
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011afe:	400a      	ands	r2, r1
 8011b00:	b2d2      	uxtb	r2, r2
 8011b02:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011b08:	1c5a      	adds	r2, r3, #1
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011b14:	b29b      	uxth	r3, r3
 8011b16:	3b01      	subs	r3, #1
 8011b18:	b29a      	uxth	r2, r3
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	69db      	ldr	r3, [r3, #28]
 8011b26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011b2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011b2e:	f003 0307 	and.w	r3, r3, #7
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d053      	beq.n	8011bde <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011b36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011b3a:	f003 0301 	and.w	r3, r3, #1
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	d011      	beq.n	8011b66 <UART_RxISR_8BIT_FIFOEN+0xca>
 8011b42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d00b      	beq.n	8011b66 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	2201      	movs	r2, #1
 8011b54:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011b5c:	f043 0201 	orr.w	r2, r3, #1
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011b66:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011b6a:	f003 0302 	and.w	r3, r3, #2
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d011      	beq.n	8011b96 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8011b72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011b76:	f003 0301 	and.w	r3, r3, #1
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	d00b      	beq.n	8011b96 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	2202      	movs	r2, #2
 8011b84:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011b8c:	f043 0204 	orr.w	r2, r3, #4
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011b96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011b9a:	f003 0304 	and.w	r3, r3, #4
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d011      	beq.n	8011bc6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8011ba2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011ba6:	f003 0301 	and.w	r3, r3, #1
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d00b      	beq.n	8011bc6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	2204      	movs	r2, #4
 8011bb4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011bbc:	f043 0202 	orr.w	r2, r3, #2
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d006      	beq.n	8011bde <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011bd0:	6878      	ldr	r0, [r7, #4]
 8011bd2:	f7fe fbf9 	bl	80103c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	2200      	movs	r2, #0
 8011bda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011be4:	b29b      	uxth	r3, r3
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d171      	bne.n	8011cce <UART_RxISR_8BIT_FIFOEN+0x232>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	681b      	ldr	r3, [r3, #0]
 8011bee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bf0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011bf2:	e853 3f00 	ldrex	r3, [r3]
 8011bf6:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8011bf8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011bfa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011bfe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	461a      	mov	r2, r3
 8011c08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011c0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011c0e:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c10:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8011c12:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011c14:	e841 2300 	strex	r3, r2, [r1]
 8011c18:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8011c1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d1e4      	bne.n	8011bea <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	3308      	adds	r3, #8
 8011c26:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011c2a:	e853 3f00 	ldrex	r3, [r3]
 8011c2e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011c30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011c32:	4b56      	ldr	r3, [pc, #344]	@ (8011d8c <UART_RxISR_8BIT_FIFOEN+0x2f0>)
 8011c34:	4013      	ands	r3, r2
 8011c36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	3308      	adds	r3, #8
 8011c3e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8011c40:	657a      	str	r2, [r7, #84]	@ 0x54
 8011c42:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c44:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011c46:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011c48:	e841 2300 	strex	r3, r2, [r1]
 8011c4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011c4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d1e5      	bne.n	8011c20 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	2220      	movs	r2, #32
 8011c58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	2200      	movs	r2, #0
 8011c60:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011c66:	2b01      	cmp	r3, #1
 8011c68:	d12e      	bne.n	8011cc8 <UART_RxISR_8BIT_FIFOEN+0x22c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c78:	e853 3f00 	ldrex	r3, [r3]
 8011c7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c80:	f023 0310 	bic.w	r3, r3, #16
 8011c84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	461a      	mov	r2, r3
 8011c8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011c8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8011c90:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011c94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011c96:	e841 2300 	strex	r3, r2, [r1]
 8011c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d1e6      	bne.n	8011c70 <UART_RxISR_8BIT_FIFOEN+0x1d4>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	69db      	ldr	r3, [r3, #28]
 8011ca8:	f003 0310 	and.w	r3, r3, #16
 8011cac:	2b10      	cmp	r3, #16
 8011cae:	d103      	bne.n	8011cb8 <UART_RxISR_8BIT_FIFOEN+0x21c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	2210      	movs	r2, #16
 8011cb6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011cbe:	4619      	mov	r1, r3
 8011cc0:	6878      	ldr	r0, [r7, #4]
 8011cc2:	f7fe fb8b 	bl	80103dc <HAL_UARTEx_RxEventCallback>
 8011cc6:	e002      	b.n	8011cce <UART_RxISR_8BIT_FIFOEN+0x232>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8011cc8:	6878      	ldr	r0, [r7, #4]
 8011cca:	f7f2 fb9f 	bl	800440c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011cce:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d006      	beq.n	8011ce4 <UART_RxISR_8BIT_FIFOEN+0x248>
 8011cd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011cda:	f003 0320 	and.w	r3, r3, #32
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	f47f af00 	bne.w	8011ae4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011cea:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011cee:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d045      	beq.n	8011d82 <UART_RxISR_8BIT_FIFOEN+0x2e6>
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011cfc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011d00:	429a      	cmp	r2, r3
 8011d02:	d23e      	bcs.n	8011d82 <UART_RxISR_8BIT_FIFOEN+0x2e6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	3308      	adds	r3, #8
 8011d0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d0c:	6a3b      	ldr	r3, [r7, #32]
 8011d0e:	e853 3f00 	ldrex	r3, [r3]
 8011d12:	61fb      	str	r3, [r7, #28]
   return(result);
 8011d14:	69fb      	ldr	r3, [r7, #28]
 8011d16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011d1a:	673b      	str	r3, [r7, #112]	@ 0x70
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	3308      	adds	r3, #8
 8011d22:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8011d24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011d26:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011d2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011d2c:	e841 2300 	strex	r3, r2, [r1]
 8011d30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d1e5      	bne.n	8011d04 <UART_RxISR_8BIT_FIFOEN+0x268>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	4a15      	ldr	r2, [pc, #84]	@ (8011d90 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8011d3c:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	681b      	ldr	r3, [r3, #0]
 8011d42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	e853 3f00 	ldrex	r3, [r3]
 8011d4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8011d4c:	68bb      	ldr	r3, [r7, #8]
 8011d4e:	f043 0320 	orr.w	r3, r3, #32
 8011d52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	461a      	mov	r2, r3
 8011d5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011d5c:	61bb      	str	r3, [r7, #24]
 8011d5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d60:	6979      	ldr	r1, [r7, #20]
 8011d62:	69ba      	ldr	r2, [r7, #24]
 8011d64:	e841 2300 	strex	r3, r2, [r1]
 8011d68:	613b      	str	r3, [r7, #16]
   return(result);
 8011d6a:	693b      	ldr	r3, [r7, #16]
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d1e6      	bne.n	8011d3e <UART_RxISR_8BIT_FIFOEN+0x2a2>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011d70:	e007      	b.n	8011d82 <UART_RxISR_8BIT_FIFOEN+0x2e6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	699a      	ldr	r2, [r3, #24]
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	f042 0208 	orr.w	r2, r2, #8
 8011d80:	619a      	str	r2, [r3, #24]
}
 8011d82:	bf00      	nop
 8011d84:	3798      	adds	r7, #152	@ 0x98
 8011d86:	46bd      	mov	sp, r7
 8011d88:	bd80      	pop	{r7, pc}
 8011d8a:	bf00      	nop
 8011d8c:	effffffe 	.word	0xeffffffe
 8011d90:	080117db 	.word	0x080117db

08011d94 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011d94:	b580      	push	{r7, lr}
 8011d96:	b0a8      	sub	sp, #160	@ 0xa0
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011da2:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	69db      	ldr	r3, [r3, #28]
 8011dac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	681b      	ldr	r3, [r3, #0]
 8011db6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	689b      	ldr	r3, [r3, #8]
 8011dc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011dca:	2b22      	cmp	r3, #34	@ 0x22
 8011dcc:	f040 8151 	bne.w	8012072 <UART_RxISR_16BIT_FIFOEN+0x2de>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011dd6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011dda:	e0f8      	b.n	8011fce <UART_RxISR_16BIT_FIFOEN+0x23a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011de2:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011dea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8011dee:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8011df2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8011df6:	4013      	ands	r3, r2
 8011df8:	b29a      	uxth	r2, r3
 8011dfa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011dfe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011e04:	1c9a      	adds	r2, r3, #2
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011e10:	b29b      	uxth	r3, r3
 8011e12:	3b01      	subs	r3, #1
 8011e14:	b29a      	uxth	r2, r3
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	69db      	ldr	r3, [r3, #28]
 8011e22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011e26:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011e2a:	f003 0307 	and.w	r3, r3, #7
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d053      	beq.n	8011eda <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011e32:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011e36:	f003 0301 	and.w	r3, r3, #1
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d011      	beq.n	8011e62 <UART_RxISR_16BIT_FIFOEN+0xce>
 8011e3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d00b      	beq.n	8011e62 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	2201      	movs	r2, #1
 8011e50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011e58:	f043 0201 	orr.w	r2, r3, #1
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011e62:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011e66:	f003 0302 	and.w	r3, r3, #2
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d011      	beq.n	8011e92 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8011e6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011e72:	f003 0301 	and.w	r3, r3, #1
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d00b      	beq.n	8011e92 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	2202      	movs	r2, #2
 8011e80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011e88:	f043 0204 	orr.w	r2, r3, #4
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011e92:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011e96:	f003 0304 	and.w	r3, r3, #4
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d011      	beq.n	8011ec2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8011e9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011ea2:	f003 0301 	and.w	r3, r3, #1
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d00b      	beq.n	8011ec2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	681b      	ldr	r3, [r3, #0]
 8011eae:	2204      	movs	r2, #4
 8011eb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011eb8:	f043 0202 	orr.w	r2, r3, #2
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d006      	beq.n	8011eda <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011ecc:	6878      	ldr	r0, [r7, #4]
 8011ece:	f7fe fa7b 	bl	80103c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	2200      	movs	r2, #0
 8011ed6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011ee0:	b29b      	uxth	r3, r3
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d173      	bne.n	8011fce <UART_RxISR_16BIT_FIFOEN+0x23a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011eec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011eee:	e853 3f00 	ldrex	r3, [r3]
 8011ef2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011ef4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011ef6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011efa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	461a      	mov	r2, r3
 8011f04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011f08:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8011f0a:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f0c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011f0e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011f10:	e841 2300 	strex	r3, r2, [r1]
 8011f14:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011f16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d1e4      	bne.n	8011ee6 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	681b      	ldr	r3, [r3, #0]
 8011f20:	3308      	adds	r3, #8
 8011f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011f26:	e853 3f00 	ldrex	r3, [r3]
 8011f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011f2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011f2e:	4b57      	ldr	r3, [pc, #348]	@ (801208c <UART_RxISR_16BIT_FIFOEN+0x2f8>)
 8011f30:	4013      	ands	r3, r2
 8011f32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	681b      	ldr	r3, [r3, #0]
 8011f3a:	3308      	adds	r3, #8
 8011f3c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011f40:	65ba      	str	r2, [r7, #88]	@ 0x58
 8011f42:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f44:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011f46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011f48:	e841 2300 	strex	r3, r2, [r1]
 8011f4c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011f4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d1e3      	bne.n	8011f1c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	2220      	movs	r2, #32
 8011f58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	2200      	movs	r2, #0
 8011f60:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011f66:	2b01      	cmp	r3, #1
 8011f68:	d12e      	bne.n	8011fc8 <UART_RxISR_16BIT_FIFOEN+0x234>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	2200      	movs	r2, #0
 8011f6e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f78:	e853 3f00 	ldrex	r3, [r3]
 8011f7c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f80:	f023 0310 	bic.w	r3, r3, #16
 8011f84:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	461a      	mov	r2, r3
 8011f8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011f8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8011f90:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011f94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011f96:	e841 2300 	strex	r3, r2, [r1]
 8011f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d1e6      	bne.n	8011f70 <UART_RxISR_16BIT_FIFOEN+0x1dc>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	69db      	ldr	r3, [r3, #28]
 8011fa8:	f003 0310 	and.w	r3, r3, #16
 8011fac:	2b10      	cmp	r3, #16
 8011fae:	d103      	bne.n	8011fb8 <UART_RxISR_16BIT_FIFOEN+0x224>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	2210      	movs	r2, #16
 8011fb6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011fbe:	4619      	mov	r1, r3
 8011fc0:	6878      	ldr	r0, [r7, #4]
 8011fc2:	f7fe fa0b 	bl	80103dc <HAL_UARTEx_RxEventCallback>
 8011fc6:	e002      	b.n	8011fce <UART_RxISR_16BIT_FIFOEN+0x23a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8011fc8:	6878      	ldr	r0, [r7, #4]
 8011fca:	f7f2 fa1f 	bl	800440c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011fce:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d006      	beq.n	8011fe4 <UART_RxISR_16BIT_FIFOEN+0x250>
 8011fd6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011fda:	f003 0320 	and.w	r3, r3, #32
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	f47f aefc 	bne.w	8011ddc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011fea:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011fee:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d045      	beq.n	8012082 <UART_RxISR_16BIT_FIFOEN+0x2ee>
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011ffc:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8012000:	429a      	cmp	r2, r3
 8012002:	d23e      	bcs.n	8012082 <UART_RxISR_16BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	3308      	adds	r3, #8
 801200a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801200c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801200e:	e853 3f00 	ldrex	r3, [r3]
 8012012:	623b      	str	r3, [r7, #32]
   return(result);
 8012014:	6a3b      	ldr	r3, [r7, #32]
 8012016:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801201a:	677b      	str	r3, [r7, #116]	@ 0x74
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	3308      	adds	r3, #8
 8012022:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8012024:	633a      	str	r2, [r7, #48]	@ 0x30
 8012026:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012028:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801202a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801202c:	e841 2300 	strex	r3, r2, [r1]
 8012030:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012034:	2b00      	cmp	r3, #0
 8012036:	d1e5      	bne.n	8012004 <UART_RxISR_16BIT_FIFOEN+0x270>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	4a15      	ldr	r2, [pc, #84]	@ (8012090 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 801203c:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	681b      	ldr	r3, [r3, #0]
 8012042:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012044:	693b      	ldr	r3, [r7, #16]
 8012046:	e853 3f00 	ldrex	r3, [r3]
 801204a:	60fb      	str	r3, [r7, #12]
   return(result);
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	f043 0320 	orr.w	r3, r3, #32
 8012052:	673b      	str	r3, [r7, #112]	@ 0x70
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	461a      	mov	r2, r3
 801205a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801205c:	61fb      	str	r3, [r7, #28]
 801205e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012060:	69b9      	ldr	r1, [r7, #24]
 8012062:	69fa      	ldr	r2, [r7, #28]
 8012064:	e841 2300 	strex	r3, r2, [r1]
 8012068:	617b      	str	r3, [r7, #20]
   return(result);
 801206a:	697b      	ldr	r3, [r7, #20]
 801206c:	2b00      	cmp	r3, #0
 801206e:	d1e6      	bne.n	801203e <UART_RxISR_16BIT_FIFOEN+0x2aa>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8012070:	e007      	b.n	8012082 <UART_RxISR_16BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	699a      	ldr	r2, [r3, #24]
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	f042 0208 	orr.w	r2, r2, #8
 8012080:	619a      	str	r2, [r3, #24]
}
 8012082:	bf00      	nop
 8012084:	37a0      	adds	r7, #160	@ 0xa0
 8012086:	46bd      	mov	sp, r7
 8012088:	bd80      	pop	{r7, pc}
 801208a:	bf00      	nop
 801208c:	effffffe 	.word	0xeffffffe
 8012090:	0801193b 	.word	0x0801193b

08012094 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8012094:	b480      	push	{r7}
 8012096:	b083      	sub	sp, #12
 8012098:	af00      	add	r7, sp, #0
 801209a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801209c:	bf00      	nop
 801209e:	370c      	adds	r7, #12
 80120a0:	46bd      	mov	sp, r7
 80120a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120a6:	4770      	bx	lr

080120a8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80120a8:	b480      	push	{r7}
 80120aa:	b083      	sub	sp, #12
 80120ac:	af00      	add	r7, sp, #0
 80120ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80120b0:	bf00      	nop
 80120b2:	370c      	adds	r7, #12
 80120b4:	46bd      	mov	sp, r7
 80120b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ba:	4770      	bx	lr

080120bc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80120bc:	b480      	push	{r7}
 80120be:	b083      	sub	sp, #12
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80120c4:	bf00      	nop
 80120c6:	370c      	adds	r7, #12
 80120c8:	46bd      	mov	sp, r7
 80120ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ce:	4770      	bx	lr

080120d0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80120d0:	b480      	push	{r7}
 80120d2:	b085      	sub	sp, #20
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80120de:	2b01      	cmp	r3, #1
 80120e0:	d101      	bne.n	80120e6 <HAL_UARTEx_DisableFifoMode+0x16>
 80120e2:	2302      	movs	r3, #2
 80120e4:	e027      	b.n	8012136 <HAL_UARTEx_DisableFifoMode+0x66>
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	2201      	movs	r2, #1
 80120ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	2224      	movs	r2, #36	@ 0x24
 80120f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	681a      	ldr	r2, [r3, #0]
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	f022 0201 	bic.w	r2, r2, #1
 801210c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8012114:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	2200      	movs	r2, #0
 801211a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	68fa      	ldr	r2, [r7, #12]
 8012122:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	2220      	movs	r2, #32
 8012128:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	2200      	movs	r2, #0
 8012130:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8012134:	2300      	movs	r3, #0
}
 8012136:	4618      	mov	r0, r3
 8012138:	3714      	adds	r7, #20
 801213a:	46bd      	mov	sp, r7
 801213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012140:	4770      	bx	lr

08012142 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012142:	b580      	push	{r7, lr}
 8012144:	b084      	sub	sp, #16
 8012146:	af00      	add	r7, sp, #0
 8012148:	6078      	str	r0, [r7, #4]
 801214a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8012152:	2b01      	cmp	r3, #1
 8012154:	d101      	bne.n	801215a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012156:	2302      	movs	r3, #2
 8012158:	e02d      	b.n	80121b6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	2201      	movs	r2, #1
 801215e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	2224      	movs	r2, #36	@ 0x24
 8012166:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	681b      	ldr	r3, [r3, #0]
 8012176:	681a      	ldr	r2, [r3, #0]
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	681b      	ldr	r3, [r3, #0]
 801217c:	f022 0201 	bic.w	r2, r2, #1
 8012180:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	689b      	ldr	r3, [r3, #8]
 8012188:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	683a      	ldr	r2, [r7, #0]
 8012192:	430a      	orrs	r2, r1
 8012194:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012196:	6878      	ldr	r0, [r7, #4]
 8012198:	f000 f850 	bl	801223c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	68fa      	ldr	r2, [r7, #12]
 80121a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	2220      	movs	r2, #32
 80121a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	2200      	movs	r2, #0
 80121b0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80121b4:	2300      	movs	r3, #0
}
 80121b6:	4618      	mov	r0, r3
 80121b8:	3710      	adds	r7, #16
 80121ba:	46bd      	mov	sp, r7
 80121bc:	bd80      	pop	{r7, pc}

080121be <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80121be:	b580      	push	{r7, lr}
 80121c0:	b084      	sub	sp, #16
 80121c2:	af00      	add	r7, sp, #0
 80121c4:	6078      	str	r0, [r7, #4]
 80121c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80121ce:	2b01      	cmp	r3, #1
 80121d0:	d101      	bne.n	80121d6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80121d2:	2302      	movs	r3, #2
 80121d4:	e02d      	b.n	8012232 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	2201      	movs	r2, #1
 80121da:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	2224      	movs	r2, #36	@ 0x24
 80121e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	681a      	ldr	r2, [r3, #0]
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	f022 0201 	bic.w	r2, r2, #1
 80121fc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	689b      	ldr	r3, [r3, #8]
 8012204:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	683a      	ldr	r2, [r7, #0]
 801220e:	430a      	orrs	r2, r1
 8012210:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012212:	6878      	ldr	r0, [r7, #4]
 8012214:	f000 f812 	bl	801223c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	68fa      	ldr	r2, [r7, #12]
 801221e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	2220      	movs	r2, #32
 8012224:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	2200      	movs	r2, #0
 801222c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8012230:	2300      	movs	r3, #0
}
 8012232:	4618      	mov	r0, r3
 8012234:	3710      	adds	r7, #16
 8012236:	46bd      	mov	sp, r7
 8012238:	bd80      	pop	{r7, pc}
	...

0801223c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801223c:	b480      	push	{r7}
 801223e:	b085      	sub	sp, #20
 8012240:	af00      	add	r7, sp, #0
 8012242:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012248:	2b00      	cmp	r3, #0
 801224a:	d108      	bne.n	801225e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	2201      	movs	r2, #1
 8012250:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	2201      	movs	r2, #1
 8012258:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801225c:	e031      	b.n	80122c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801225e:	2310      	movs	r3, #16
 8012260:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012262:	2310      	movs	r3, #16
 8012264:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	689b      	ldr	r3, [r3, #8]
 801226c:	0e5b      	lsrs	r3, r3, #25
 801226e:	b2db      	uxtb	r3, r3
 8012270:	f003 0307 	and.w	r3, r3, #7
 8012274:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	689b      	ldr	r3, [r3, #8]
 801227c:	0f5b      	lsrs	r3, r3, #29
 801227e:	b2db      	uxtb	r3, r3
 8012280:	f003 0307 	and.w	r3, r3, #7
 8012284:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012286:	7bbb      	ldrb	r3, [r7, #14]
 8012288:	7b3a      	ldrb	r2, [r7, #12]
 801228a:	4911      	ldr	r1, [pc, #68]	@ (80122d0 <UARTEx_SetNbDataToProcess+0x94>)
 801228c:	5c8a      	ldrb	r2, [r1, r2]
 801228e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012292:	7b3a      	ldrb	r2, [r7, #12]
 8012294:	490f      	ldr	r1, [pc, #60]	@ (80122d4 <UARTEx_SetNbDataToProcess+0x98>)
 8012296:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012298:	fb93 f3f2 	sdiv	r3, r3, r2
 801229c:	b29a      	uxth	r2, r3
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80122a4:	7bfb      	ldrb	r3, [r7, #15]
 80122a6:	7b7a      	ldrb	r2, [r7, #13]
 80122a8:	4909      	ldr	r1, [pc, #36]	@ (80122d0 <UARTEx_SetNbDataToProcess+0x94>)
 80122aa:	5c8a      	ldrb	r2, [r1, r2]
 80122ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80122b0:	7b7a      	ldrb	r2, [r7, #13]
 80122b2:	4908      	ldr	r1, [pc, #32]	@ (80122d4 <UARTEx_SetNbDataToProcess+0x98>)
 80122b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80122b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80122ba:	b29a      	uxth	r2, r3
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80122c2:	bf00      	nop
 80122c4:	3714      	adds	r7, #20
 80122c6:	46bd      	mov	sp, r7
 80122c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122cc:	4770      	bx	lr
 80122ce:	bf00      	nop
 80122d0:	0801699c 	.word	0x0801699c
 80122d4:	080169a4 	.word	0x080169a4

080122d8 <malloc>:
 80122d8:	4b02      	ldr	r3, [pc, #8]	@ (80122e4 <malloc+0xc>)
 80122da:	4601      	mov	r1, r0
 80122dc:	6818      	ldr	r0, [r3, #0]
 80122de:	f000 b82d 	b.w	801233c <_malloc_r>
 80122e2:	bf00      	nop
 80122e4:	24000164 	.word	0x24000164

080122e8 <free>:
 80122e8:	4b02      	ldr	r3, [pc, #8]	@ (80122f4 <free+0xc>)
 80122ea:	4601      	mov	r1, r0
 80122ec:	6818      	ldr	r0, [r3, #0]
 80122ee:	f001 bed5 	b.w	801409c <_free_r>
 80122f2:	bf00      	nop
 80122f4:	24000164 	.word	0x24000164

080122f8 <sbrk_aligned>:
 80122f8:	b570      	push	{r4, r5, r6, lr}
 80122fa:	4e0f      	ldr	r6, [pc, #60]	@ (8012338 <sbrk_aligned+0x40>)
 80122fc:	460c      	mov	r4, r1
 80122fe:	6831      	ldr	r1, [r6, #0]
 8012300:	4605      	mov	r5, r0
 8012302:	b911      	cbnz	r1, 801230a <sbrk_aligned+0x12>
 8012304:	f001 f87e 	bl	8013404 <_sbrk_r>
 8012308:	6030      	str	r0, [r6, #0]
 801230a:	4621      	mov	r1, r4
 801230c:	4628      	mov	r0, r5
 801230e:	f001 f879 	bl	8013404 <_sbrk_r>
 8012312:	1c43      	adds	r3, r0, #1
 8012314:	d103      	bne.n	801231e <sbrk_aligned+0x26>
 8012316:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801231a:	4620      	mov	r0, r4
 801231c:	bd70      	pop	{r4, r5, r6, pc}
 801231e:	1cc4      	adds	r4, r0, #3
 8012320:	f024 0403 	bic.w	r4, r4, #3
 8012324:	42a0      	cmp	r0, r4
 8012326:	d0f8      	beq.n	801231a <sbrk_aligned+0x22>
 8012328:	1a21      	subs	r1, r4, r0
 801232a:	4628      	mov	r0, r5
 801232c:	f001 f86a 	bl	8013404 <_sbrk_r>
 8012330:	3001      	adds	r0, #1
 8012332:	d1f2      	bne.n	801231a <sbrk_aligned+0x22>
 8012334:	e7ef      	b.n	8012316 <sbrk_aligned+0x1e>
 8012336:	bf00      	nop
 8012338:	2402a420 	.word	0x2402a420

0801233c <_malloc_r>:
 801233c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012340:	1ccd      	adds	r5, r1, #3
 8012342:	f025 0503 	bic.w	r5, r5, #3
 8012346:	3508      	adds	r5, #8
 8012348:	2d0c      	cmp	r5, #12
 801234a:	bf38      	it	cc
 801234c:	250c      	movcc	r5, #12
 801234e:	2d00      	cmp	r5, #0
 8012350:	4606      	mov	r6, r0
 8012352:	db01      	blt.n	8012358 <_malloc_r+0x1c>
 8012354:	42a9      	cmp	r1, r5
 8012356:	d904      	bls.n	8012362 <_malloc_r+0x26>
 8012358:	230c      	movs	r3, #12
 801235a:	6033      	str	r3, [r6, #0]
 801235c:	2000      	movs	r0, #0
 801235e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012362:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012438 <_malloc_r+0xfc>
 8012366:	f000 f869 	bl	801243c <__malloc_lock>
 801236a:	f8d8 3000 	ldr.w	r3, [r8]
 801236e:	461c      	mov	r4, r3
 8012370:	bb44      	cbnz	r4, 80123c4 <_malloc_r+0x88>
 8012372:	4629      	mov	r1, r5
 8012374:	4630      	mov	r0, r6
 8012376:	f7ff ffbf 	bl	80122f8 <sbrk_aligned>
 801237a:	1c43      	adds	r3, r0, #1
 801237c:	4604      	mov	r4, r0
 801237e:	d158      	bne.n	8012432 <_malloc_r+0xf6>
 8012380:	f8d8 4000 	ldr.w	r4, [r8]
 8012384:	4627      	mov	r7, r4
 8012386:	2f00      	cmp	r7, #0
 8012388:	d143      	bne.n	8012412 <_malloc_r+0xd6>
 801238a:	2c00      	cmp	r4, #0
 801238c:	d04b      	beq.n	8012426 <_malloc_r+0xea>
 801238e:	6823      	ldr	r3, [r4, #0]
 8012390:	4639      	mov	r1, r7
 8012392:	4630      	mov	r0, r6
 8012394:	eb04 0903 	add.w	r9, r4, r3
 8012398:	f001 f834 	bl	8013404 <_sbrk_r>
 801239c:	4581      	cmp	r9, r0
 801239e:	d142      	bne.n	8012426 <_malloc_r+0xea>
 80123a0:	6821      	ldr	r1, [r4, #0]
 80123a2:	1a6d      	subs	r5, r5, r1
 80123a4:	4629      	mov	r1, r5
 80123a6:	4630      	mov	r0, r6
 80123a8:	f7ff ffa6 	bl	80122f8 <sbrk_aligned>
 80123ac:	3001      	adds	r0, #1
 80123ae:	d03a      	beq.n	8012426 <_malloc_r+0xea>
 80123b0:	6823      	ldr	r3, [r4, #0]
 80123b2:	442b      	add	r3, r5
 80123b4:	6023      	str	r3, [r4, #0]
 80123b6:	f8d8 3000 	ldr.w	r3, [r8]
 80123ba:	685a      	ldr	r2, [r3, #4]
 80123bc:	bb62      	cbnz	r2, 8012418 <_malloc_r+0xdc>
 80123be:	f8c8 7000 	str.w	r7, [r8]
 80123c2:	e00f      	b.n	80123e4 <_malloc_r+0xa8>
 80123c4:	6822      	ldr	r2, [r4, #0]
 80123c6:	1b52      	subs	r2, r2, r5
 80123c8:	d420      	bmi.n	801240c <_malloc_r+0xd0>
 80123ca:	2a0b      	cmp	r2, #11
 80123cc:	d917      	bls.n	80123fe <_malloc_r+0xc2>
 80123ce:	1961      	adds	r1, r4, r5
 80123d0:	42a3      	cmp	r3, r4
 80123d2:	6025      	str	r5, [r4, #0]
 80123d4:	bf18      	it	ne
 80123d6:	6059      	strne	r1, [r3, #4]
 80123d8:	6863      	ldr	r3, [r4, #4]
 80123da:	bf08      	it	eq
 80123dc:	f8c8 1000 	streq.w	r1, [r8]
 80123e0:	5162      	str	r2, [r4, r5]
 80123e2:	604b      	str	r3, [r1, #4]
 80123e4:	4630      	mov	r0, r6
 80123e6:	f000 f82f 	bl	8012448 <__malloc_unlock>
 80123ea:	f104 000b 	add.w	r0, r4, #11
 80123ee:	1d23      	adds	r3, r4, #4
 80123f0:	f020 0007 	bic.w	r0, r0, #7
 80123f4:	1ac2      	subs	r2, r0, r3
 80123f6:	bf1c      	itt	ne
 80123f8:	1a1b      	subne	r3, r3, r0
 80123fa:	50a3      	strne	r3, [r4, r2]
 80123fc:	e7af      	b.n	801235e <_malloc_r+0x22>
 80123fe:	6862      	ldr	r2, [r4, #4]
 8012400:	42a3      	cmp	r3, r4
 8012402:	bf0c      	ite	eq
 8012404:	f8c8 2000 	streq.w	r2, [r8]
 8012408:	605a      	strne	r2, [r3, #4]
 801240a:	e7eb      	b.n	80123e4 <_malloc_r+0xa8>
 801240c:	4623      	mov	r3, r4
 801240e:	6864      	ldr	r4, [r4, #4]
 8012410:	e7ae      	b.n	8012370 <_malloc_r+0x34>
 8012412:	463c      	mov	r4, r7
 8012414:	687f      	ldr	r7, [r7, #4]
 8012416:	e7b6      	b.n	8012386 <_malloc_r+0x4a>
 8012418:	461a      	mov	r2, r3
 801241a:	685b      	ldr	r3, [r3, #4]
 801241c:	42a3      	cmp	r3, r4
 801241e:	d1fb      	bne.n	8012418 <_malloc_r+0xdc>
 8012420:	2300      	movs	r3, #0
 8012422:	6053      	str	r3, [r2, #4]
 8012424:	e7de      	b.n	80123e4 <_malloc_r+0xa8>
 8012426:	230c      	movs	r3, #12
 8012428:	6033      	str	r3, [r6, #0]
 801242a:	4630      	mov	r0, r6
 801242c:	f000 f80c 	bl	8012448 <__malloc_unlock>
 8012430:	e794      	b.n	801235c <_malloc_r+0x20>
 8012432:	6005      	str	r5, [r0, #0]
 8012434:	e7d6      	b.n	80123e4 <_malloc_r+0xa8>
 8012436:	bf00      	nop
 8012438:	2402a424 	.word	0x2402a424

0801243c <__malloc_lock>:
 801243c:	4801      	ldr	r0, [pc, #4]	@ (8012444 <__malloc_lock+0x8>)
 801243e:	f001 b82e 	b.w	801349e <__retarget_lock_acquire_recursive>
 8012442:	bf00      	nop
 8012444:	2402a568 	.word	0x2402a568

08012448 <__malloc_unlock>:
 8012448:	4801      	ldr	r0, [pc, #4]	@ (8012450 <__malloc_unlock+0x8>)
 801244a:	f001 b829 	b.w	80134a0 <__retarget_lock_release_recursive>
 801244e:	bf00      	nop
 8012450:	2402a568 	.word	0x2402a568

08012454 <__cvt>:
 8012454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012456:	ed2d 8b02 	vpush	{d8}
 801245a:	eeb0 8b40 	vmov.f64	d8, d0
 801245e:	b085      	sub	sp, #20
 8012460:	4617      	mov	r7, r2
 8012462:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8012464:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012466:	ee18 2a90 	vmov	r2, s17
 801246a:	f025 0520 	bic.w	r5, r5, #32
 801246e:	2a00      	cmp	r2, #0
 8012470:	bfb6      	itet	lt
 8012472:	222d      	movlt	r2, #45	@ 0x2d
 8012474:	2200      	movge	r2, #0
 8012476:	eeb1 8b40 	vneglt.f64	d8, d0
 801247a:	2d46      	cmp	r5, #70	@ 0x46
 801247c:	460c      	mov	r4, r1
 801247e:	701a      	strb	r2, [r3, #0]
 8012480:	d004      	beq.n	801248c <__cvt+0x38>
 8012482:	2d45      	cmp	r5, #69	@ 0x45
 8012484:	d100      	bne.n	8012488 <__cvt+0x34>
 8012486:	3401      	adds	r4, #1
 8012488:	2102      	movs	r1, #2
 801248a:	e000      	b.n	801248e <__cvt+0x3a>
 801248c:	2103      	movs	r1, #3
 801248e:	ab03      	add	r3, sp, #12
 8012490:	9301      	str	r3, [sp, #4]
 8012492:	ab02      	add	r3, sp, #8
 8012494:	9300      	str	r3, [sp, #0]
 8012496:	4622      	mov	r2, r4
 8012498:	4633      	mov	r3, r6
 801249a:	eeb0 0b48 	vmov.f64	d0, d8
 801249e:	f001 f89f 	bl	80135e0 <_dtoa_r>
 80124a2:	2d47      	cmp	r5, #71	@ 0x47
 80124a4:	d114      	bne.n	80124d0 <__cvt+0x7c>
 80124a6:	07fb      	lsls	r3, r7, #31
 80124a8:	d50a      	bpl.n	80124c0 <__cvt+0x6c>
 80124aa:	1902      	adds	r2, r0, r4
 80124ac:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80124b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124b4:	bf08      	it	eq
 80124b6:	9203      	streq	r2, [sp, #12]
 80124b8:	2130      	movs	r1, #48	@ 0x30
 80124ba:	9b03      	ldr	r3, [sp, #12]
 80124bc:	4293      	cmp	r3, r2
 80124be:	d319      	bcc.n	80124f4 <__cvt+0xa0>
 80124c0:	9b03      	ldr	r3, [sp, #12]
 80124c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80124c4:	1a1b      	subs	r3, r3, r0
 80124c6:	6013      	str	r3, [r2, #0]
 80124c8:	b005      	add	sp, #20
 80124ca:	ecbd 8b02 	vpop	{d8}
 80124ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80124d0:	2d46      	cmp	r5, #70	@ 0x46
 80124d2:	eb00 0204 	add.w	r2, r0, r4
 80124d6:	d1e9      	bne.n	80124ac <__cvt+0x58>
 80124d8:	7803      	ldrb	r3, [r0, #0]
 80124da:	2b30      	cmp	r3, #48	@ 0x30
 80124dc:	d107      	bne.n	80124ee <__cvt+0x9a>
 80124de:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80124e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124e6:	bf1c      	itt	ne
 80124e8:	f1c4 0401 	rsbne	r4, r4, #1
 80124ec:	6034      	strne	r4, [r6, #0]
 80124ee:	6833      	ldr	r3, [r6, #0]
 80124f0:	441a      	add	r2, r3
 80124f2:	e7db      	b.n	80124ac <__cvt+0x58>
 80124f4:	1c5c      	adds	r4, r3, #1
 80124f6:	9403      	str	r4, [sp, #12]
 80124f8:	7019      	strb	r1, [r3, #0]
 80124fa:	e7de      	b.n	80124ba <__cvt+0x66>

080124fc <__exponent>:
 80124fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80124fe:	2900      	cmp	r1, #0
 8012500:	bfba      	itte	lt
 8012502:	4249      	neglt	r1, r1
 8012504:	232d      	movlt	r3, #45	@ 0x2d
 8012506:	232b      	movge	r3, #43	@ 0x2b
 8012508:	2909      	cmp	r1, #9
 801250a:	7002      	strb	r2, [r0, #0]
 801250c:	7043      	strb	r3, [r0, #1]
 801250e:	dd29      	ble.n	8012564 <__exponent+0x68>
 8012510:	f10d 0307 	add.w	r3, sp, #7
 8012514:	461d      	mov	r5, r3
 8012516:	270a      	movs	r7, #10
 8012518:	461a      	mov	r2, r3
 801251a:	fbb1 f6f7 	udiv	r6, r1, r7
 801251e:	fb07 1416 	mls	r4, r7, r6, r1
 8012522:	3430      	adds	r4, #48	@ 0x30
 8012524:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012528:	460c      	mov	r4, r1
 801252a:	2c63      	cmp	r4, #99	@ 0x63
 801252c:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8012530:	4631      	mov	r1, r6
 8012532:	dcf1      	bgt.n	8012518 <__exponent+0x1c>
 8012534:	3130      	adds	r1, #48	@ 0x30
 8012536:	1e94      	subs	r4, r2, #2
 8012538:	f803 1c01 	strb.w	r1, [r3, #-1]
 801253c:	1c41      	adds	r1, r0, #1
 801253e:	4623      	mov	r3, r4
 8012540:	42ab      	cmp	r3, r5
 8012542:	d30a      	bcc.n	801255a <__exponent+0x5e>
 8012544:	f10d 0309 	add.w	r3, sp, #9
 8012548:	1a9b      	subs	r3, r3, r2
 801254a:	42ac      	cmp	r4, r5
 801254c:	bf88      	it	hi
 801254e:	2300      	movhi	r3, #0
 8012550:	3302      	adds	r3, #2
 8012552:	4403      	add	r3, r0
 8012554:	1a18      	subs	r0, r3, r0
 8012556:	b003      	add	sp, #12
 8012558:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801255a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801255e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012562:	e7ed      	b.n	8012540 <__exponent+0x44>
 8012564:	2330      	movs	r3, #48	@ 0x30
 8012566:	3130      	adds	r1, #48	@ 0x30
 8012568:	7083      	strb	r3, [r0, #2]
 801256a:	70c1      	strb	r1, [r0, #3]
 801256c:	1d03      	adds	r3, r0, #4
 801256e:	e7f1      	b.n	8012554 <__exponent+0x58>

08012570 <_printf_float>:
 8012570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012574:	b08d      	sub	sp, #52	@ 0x34
 8012576:	460c      	mov	r4, r1
 8012578:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801257c:	4616      	mov	r6, r2
 801257e:	461f      	mov	r7, r3
 8012580:	4605      	mov	r5, r0
 8012582:	f000 ff07 	bl	8013394 <_localeconv_r>
 8012586:	f8d0 b000 	ldr.w	fp, [r0]
 801258a:	4658      	mov	r0, fp
 801258c:	f7ed ff10 	bl	80003b0 <strlen>
 8012590:	2300      	movs	r3, #0
 8012592:	930a      	str	r3, [sp, #40]	@ 0x28
 8012594:	f8d8 3000 	ldr.w	r3, [r8]
 8012598:	f894 9018 	ldrb.w	r9, [r4, #24]
 801259c:	6822      	ldr	r2, [r4, #0]
 801259e:	9005      	str	r0, [sp, #20]
 80125a0:	3307      	adds	r3, #7
 80125a2:	f023 0307 	bic.w	r3, r3, #7
 80125a6:	f103 0108 	add.w	r1, r3, #8
 80125aa:	f8c8 1000 	str.w	r1, [r8]
 80125ae:	ed93 0b00 	vldr	d0, [r3]
 80125b2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8012810 <_printf_float+0x2a0>
 80125b6:	eeb0 7bc0 	vabs.f64	d7, d0
 80125ba:	eeb4 7b46 	vcmp.f64	d7, d6
 80125be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125c2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80125c6:	dd24      	ble.n	8012612 <_printf_float+0xa2>
 80125c8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80125cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125d0:	d502      	bpl.n	80125d8 <_printf_float+0x68>
 80125d2:	232d      	movs	r3, #45	@ 0x2d
 80125d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80125d8:	498f      	ldr	r1, [pc, #572]	@ (8012818 <_printf_float+0x2a8>)
 80125da:	4b90      	ldr	r3, [pc, #576]	@ (801281c <_printf_float+0x2ac>)
 80125dc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80125e0:	bf8c      	ite	hi
 80125e2:	4688      	movhi	r8, r1
 80125e4:	4698      	movls	r8, r3
 80125e6:	f022 0204 	bic.w	r2, r2, #4
 80125ea:	2303      	movs	r3, #3
 80125ec:	6123      	str	r3, [r4, #16]
 80125ee:	6022      	str	r2, [r4, #0]
 80125f0:	f04f 0a00 	mov.w	sl, #0
 80125f4:	9700      	str	r7, [sp, #0]
 80125f6:	4633      	mov	r3, r6
 80125f8:	aa0b      	add	r2, sp, #44	@ 0x2c
 80125fa:	4621      	mov	r1, r4
 80125fc:	4628      	mov	r0, r5
 80125fe:	f000 f9d1 	bl	80129a4 <_printf_common>
 8012602:	3001      	adds	r0, #1
 8012604:	f040 8089 	bne.w	801271a <_printf_float+0x1aa>
 8012608:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801260c:	b00d      	add	sp, #52	@ 0x34
 801260e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012612:	eeb4 0b40 	vcmp.f64	d0, d0
 8012616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801261a:	d709      	bvc.n	8012630 <_printf_float+0xc0>
 801261c:	ee10 3a90 	vmov	r3, s1
 8012620:	2b00      	cmp	r3, #0
 8012622:	bfbc      	itt	lt
 8012624:	232d      	movlt	r3, #45	@ 0x2d
 8012626:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801262a:	497d      	ldr	r1, [pc, #500]	@ (8012820 <_printf_float+0x2b0>)
 801262c:	4b7d      	ldr	r3, [pc, #500]	@ (8012824 <_printf_float+0x2b4>)
 801262e:	e7d5      	b.n	80125dc <_printf_float+0x6c>
 8012630:	6863      	ldr	r3, [r4, #4]
 8012632:	1c59      	adds	r1, r3, #1
 8012634:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8012638:	d139      	bne.n	80126ae <_printf_float+0x13e>
 801263a:	2306      	movs	r3, #6
 801263c:	6063      	str	r3, [r4, #4]
 801263e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8012642:	2300      	movs	r3, #0
 8012644:	6022      	str	r2, [r4, #0]
 8012646:	9303      	str	r3, [sp, #12]
 8012648:	ab0a      	add	r3, sp, #40	@ 0x28
 801264a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801264e:	ab09      	add	r3, sp, #36	@ 0x24
 8012650:	9300      	str	r3, [sp, #0]
 8012652:	6861      	ldr	r1, [r4, #4]
 8012654:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012658:	4628      	mov	r0, r5
 801265a:	f7ff fefb 	bl	8012454 <__cvt>
 801265e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012662:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012664:	4680      	mov	r8, r0
 8012666:	d129      	bne.n	80126bc <_printf_float+0x14c>
 8012668:	1cc8      	adds	r0, r1, #3
 801266a:	db02      	blt.n	8012672 <_printf_float+0x102>
 801266c:	6863      	ldr	r3, [r4, #4]
 801266e:	4299      	cmp	r1, r3
 8012670:	dd41      	ble.n	80126f6 <_printf_float+0x186>
 8012672:	f1a9 0902 	sub.w	r9, r9, #2
 8012676:	fa5f f989 	uxtb.w	r9, r9
 801267a:	3901      	subs	r1, #1
 801267c:	464a      	mov	r2, r9
 801267e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012682:	9109      	str	r1, [sp, #36]	@ 0x24
 8012684:	f7ff ff3a 	bl	80124fc <__exponent>
 8012688:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801268a:	1813      	adds	r3, r2, r0
 801268c:	2a01      	cmp	r2, #1
 801268e:	4682      	mov	sl, r0
 8012690:	6123      	str	r3, [r4, #16]
 8012692:	dc02      	bgt.n	801269a <_printf_float+0x12a>
 8012694:	6822      	ldr	r2, [r4, #0]
 8012696:	07d2      	lsls	r2, r2, #31
 8012698:	d501      	bpl.n	801269e <_printf_float+0x12e>
 801269a:	3301      	adds	r3, #1
 801269c:	6123      	str	r3, [r4, #16]
 801269e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d0a6      	beq.n	80125f4 <_printf_float+0x84>
 80126a6:	232d      	movs	r3, #45	@ 0x2d
 80126a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80126ac:	e7a2      	b.n	80125f4 <_printf_float+0x84>
 80126ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80126b2:	d1c4      	bne.n	801263e <_printf_float+0xce>
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d1c2      	bne.n	801263e <_printf_float+0xce>
 80126b8:	2301      	movs	r3, #1
 80126ba:	e7bf      	b.n	801263c <_printf_float+0xcc>
 80126bc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80126c0:	d9db      	bls.n	801267a <_printf_float+0x10a>
 80126c2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80126c6:	d118      	bne.n	80126fa <_printf_float+0x18a>
 80126c8:	2900      	cmp	r1, #0
 80126ca:	6863      	ldr	r3, [r4, #4]
 80126cc:	dd0b      	ble.n	80126e6 <_printf_float+0x176>
 80126ce:	6121      	str	r1, [r4, #16]
 80126d0:	b913      	cbnz	r3, 80126d8 <_printf_float+0x168>
 80126d2:	6822      	ldr	r2, [r4, #0]
 80126d4:	07d0      	lsls	r0, r2, #31
 80126d6:	d502      	bpl.n	80126de <_printf_float+0x16e>
 80126d8:	3301      	adds	r3, #1
 80126da:	440b      	add	r3, r1
 80126dc:	6123      	str	r3, [r4, #16]
 80126de:	65a1      	str	r1, [r4, #88]	@ 0x58
 80126e0:	f04f 0a00 	mov.w	sl, #0
 80126e4:	e7db      	b.n	801269e <_printf_float+0x12e>
 80126e6:	b913      	cbnz	r3, 80126ee <_printf_float+0x17e>
 80126e8:	6822      	ldr	r2, [r4, #0]
 80126ea:	07d2      	lsls	r2, r2, #31
 80126ec:	d501      	bpl.n	80126f2 <_printf_float+0x182>
 80126ee:	3302      	adds	r3, #2
 80126f0:	e7f4      	b.n	80126dc <_printf_float+0x16c>
 80126f2:	2301      	movs	r3, #1
 80126f4:	e7f2      	b.n	80126dc <_printf_float+0x16c>
 80126f6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80126fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80126fc:	4299      	cmp	r1, r3
 80126fe:	db05      	blt.n	801270c <_printf_float+0x19c>
 8012700:	6823      	ldr	r3, [r4, #0]
 8012702:	6121      	str	r1, [r4, #16]
 8012704:	07d8      	lsls	r0, r3, #31
 8012706:	d5ea      	bpl.n	80126de <_printf_float+0x16e>
 8012708:	1c4b      	adds	r3, r1, #1
 801270a:	e7e7      	b.n	80126dc <_printf_float+0x16c>
 801270c:	2900      	cmp	r1, #0
 801270e:	bfd4      	ite	le
 8012710:	f1c1 0202 	rsble	r2, r1, #2
 8012714:	2201      	movgt	r2, #1
 8012716:	4413      	add	r3, r2
 8012718:	e7e0      	b.n	80126dc <_printf_float+0x16c>
 801271a:	6823      	ldr	r3, [r4, #0]
 801271c:	055a      	lsls	r2, r3, #21
 801271e:	d407      	bmi.n	8012730 <_printf_float+0x1c0>
 8012720:	6923      	ldr	r3, [r4, #16]
 8012722:	4642      	mov	r2, r8
 8012724:	4631      	mov	r1, r6
 8012726:	4628      	mov	r0, r5
 8012728:	47b8      	blx	r7
 801272a:	3001      	adds	r0, #1
 801272c:	d12a      	bne.n	8012784 <_printf_float+0x214>
 801272e:	e76b      	b.n	8012608 <_printf_float+0x98>
 8012730:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012734:	f240 80e0 	bls.w	80128f8 <_printf_float+0x388>
 8012738:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801273c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012744:	d133      	bne.n	80127ae <_printf_float+0x23e>
 8012746:	4a38      	ldr	r2, [pc, #224]	@ (8012828 <_printf_float+0x2b8>)
 8012748:	2301      	movs	r3, #1
 801274a:	4631      	mov	r1, r6
 801274c:	4628      	mov	r0, r5
 801274e:	47b8      	blx	r7
 8012750:	3001      	adds	r0, #1
 8012752:	f43f af59 	beq.w	8012608 <_printf_float+0x98>
 8012756:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801275a:	4543      	cmp	r3, r8
 801275c:	db02      	blt.n	8012764 <_printf_float+0x1f4>
 801275e:	6823      	ldr	r3, [r4, #0]
 8012760:	07d8      	lsls	r0, r3, #31
 8012762:	d50f      	bpl.n	8012784 <_printf_float+0x214>
 8012764:	9b05      	ldr	r3, [sp, #20]
 8012766:	465a      	mov	r2, fp
 8012768:	4631      	mov	r1, r6
 801276a:	4628      	mov	r0, r5
 801276c:	47b8      	blx	r7
 801276e:	3001      	adds	r0, #1
 8012770:	f43f af4a 	beq.w	8012608 <_printf_float+0x98>
 8012774:	f04f 0900 	mov.w	r9, #0
 8012778:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801277c:	f104 0a1a 	add.w	sl, r4, #26
 8012780:	45c8      	cmp	r8, r9
 8012782:	dc09      	bgt.n	8012798 <_printf_float+0x228>
 8012784:	6823      	ldr	r3, [r4, #0]
 8012786:	079b      	lsls	r3, r3, #30
 8012788:	f100 8107 	bmi.w	801299a <_printf_float+0x42a>
 801278c:	68e0      	ldr	r0, [r4, #12]
 801278e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012790:	4298      	cmp	r0, r3
 8012792:	bfb8      	it	lt
 8012794:	4618      	movlt	r0, r3
 8012796:	e739      	b.n	801260c <_printf_float+0x9c>
 8012798:	2301      	movs	r3, #1
 801279a:	4652      	mov	r2, sl
 801279c:	4631      	mov	r1, r6
 801279e:	4628      	mov	r0, r5
 80127a0:	47b8      	blx	r7
 80127a2:	3001      	adds	r0, #1
 80127a4:	f43f af30 	beq.w	8012608 <_printf_float+0x98>
 80127a8:	f109 0901 	add.w	r9, r9, #1
 80127ac:	e7e8      	b.n	8012780 <_printf_float+0x210>
 80127ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127b0:	2b00      	cmp	r3, #0
 80127b2:	dc3b      	bgt.n	801282c <_printf_float+0x2bc>
 80127b4:	4a1c      	ldr	r2, [pc, #112]	@ (8012828 <_printf_float+0x2b8>)
 80127b6:	2301      	movs	r3, #1
 80127b8:	4631      	mov	r1, r6
 80127ba:	4628      	mov	r0, r5
 80127bc:	47b8      	blx	r7
 80127be:	3001      	adds	r0, #1
 80127c0:	f43f af22 	beq.w	8012608 <_printf_float+0x98>
 80127c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80127c8:	ea59 0303 	orrs.w	r3, r9, r3
 80127cc:	d102      	bne.n	80127d4 <_printf_float+0x264>
 80127ce:	6823      	ldr	r3, [r4, #0]
 80127d0:	07d9      	lsls	r1, r3, #31
 80127d2:	d5d7      	bpl.n	8012784 <_printf_float+0x214>
 80127d4:	9b05      	ldr	r3, [sp, #20]
 80127d6:	465a      	mov	r2, fp
 80127d8:	4631      	mov	r1, r6
 80127da:	4628      	mov	r0, r5
 80127dc:	47b8      	blx	r7
 80127de:	3001      	adds	r0, #1
 80127e0:	f43f af12 	beq.w	8012608 <_printf_float+0x98>
 80127e4:	f04f 0a00 	mov.w	sl, #0
 80127e8:	f104 0b1a 	add.w	fp, r4, #26
 80127ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127ee:	425b      	negs	r3, r3
 80127f0:	4553      	cmp	r3, sl
 80127f2:	dc01      	bgt.n	80127f8 <_printf_float+0x288>
 80127f4:	464b      	mov	r3, r9
 80127f6:	e794      	b.n	8012722 <_printf_float+0x1b2>
 80127f8:	2301      	movs	r3, #1
 80127fa:	465a      	mov	r2, fp
 80127fc:	4631      	mov	r1, r6
 80127fe:	4628      	mov	r0, r5
 8012800:	47b8      	blx	r7
 8012802:	3001      	adds	r0, #1
 8012804:	f43f af00 	beq.w	8012608 <_printf_float+0x98>
 8012808:	f10a 0a01 	add.w	sl, sl, #1
 801280c:	e7ee      	b.n	80127ec <_printf_float+0x27c>
 801280e:	bf00      	nop
 8012810:	ffffffff 	.word	0xffffffff
 8012814:	7fefffff 	.word	0x7fefffff
 8012818:	080169b0 	.word	0x080169b0
 801281c:	080169ac 	.word	0x080169ac
 8012820:	080169b8 	.word	0x080169b8
 8012824:	080169b4 	.word	0x080169b4
 8012828:	080169bc 	.word	0x080169bc
 801282c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801282e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012832:	4553      	cmp	r3, sl
 8012834:	bfa8      	it	ge
 8012836:	4653      	movge	r3, sl
 8012838:	2b00      	cmp	r3, #0
 801283a:	4699      	mov	r9, r3
 801283c:	dc37      	bgt.n	80128ae <_printf_float+0x33e>
 801283e:	2300      	movs	r3, #0
 8012840:	9307      	str	r3, [sp, #28]
 8012842:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012846:	f104 021a 	add.w	r2, r4, #26
 801284a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801284c:	9907      	ldr	r1, [sp, #28]
 801284e:	9306      	str	r3, [sp, #24]
 8012850:	eba3 0309 	sub.w	r3, r3, r9
 8012854:	428b      	cmp	r3, r1
 8012856:	dc31      	bgt.n	80128bc <_printf_float+0x34c>
 8012858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801285a:	459a      	cmp	sl, r3
 801285c:	dc3b      	bgt.n	80128d6 <_printf_float+0x366>
 801285e:	6823      	ldr	r3, [r4, #0]
 8012860:	07da      	lsls	r2, r3, #31
 8012862:	d438      	bmi.n	80128d6 <_printf_float+0x366>
 8012864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012866:	ebaa 0903 	sub.w	r9, sl, r3
 801286a:	9b06      	ldr	r3, [sp, #24]
 801286c:	ebaa 0303 	sub.w	r3, sl, r3
 8012870:	4599      	cmp	r9, r3
 8012872:	bfa8      	it	ge
 8012874:	4699      	movge	r9, r3
 8012876:	f1b9 0f00 	cmp.w	r9, #0
 801287a:	dc34      	bgt.n	80128e6 <_printf_float+0x376>
 801287c:	f04f 0800 	mov.w	r8, #0
 8012880:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012884:	f104 0b1a 	add.w	fp, r4, #26
 8012888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801288a:	ebaa 0303 	sub.w	r3, sl, r3
 801288e:	eba3 0309 	sub.w	r3, r3, r9
 8012892:	4543      	cmp	r3, r8
 8012894:	f77f af76 	ble.w	8012784 <_printf_float+0x214>
 8012898:	2301      	movs	r3, #1
 801289a:	465a      	mov	r2, fp
 801289c:	4631      	mov	r1, r6
 801289e:	4628      	mov	r0, r5
 80128a0:	47b8      	blx	r7
 80128a2:	3001      	adds	r0, #1
 80128a4:	f43f aeb0 	beq.w	8012608 <_printf_float+0x98>
 80128a8:	f108 0801 	add.w	r8, r8, #1
 80128ac:	e7ec      	b.n	8012888 <_printf_float+0x318>
 80128ae:	4642      	mov	r2, r8
 80128b0:	4631      	mov	r1, r6
 80128b2:	4628      	mov	r0, r5
 80128b4:	47b8      	blx	r7
 80128b6:	3001      	adds	r0, #1
 80128b8:	d1c1      	bne.n	801283e <_printf_float+0x2ce>
 80128ba:	e6a5      	b.n	8012608 <_printf_float+0x98>
 80128bc:	2301      	movs	r3, #1
 80128be:	4631      	mov	r1, r6
 80128c0:	4628      	mov	r0, r5
 80128c2:	9206      	str	r2, [sp, #24]
 80128c4:	47b8      	blx	r7
 80128c6:	3001      	adds	r0, #1
 80128c8:	f43f ae9e 	beq.w	8012608 <_printf_float+0x98>
 80128cc:	9b07      	ldr	r3, [sp, #28]
 80128ce:	9a06      	ldr	r2, [sp, #24]
 80128d0:	3301      	adds	r3, #1
 80128d2:	9307      	str	r3, [sp, #28]
 80128d4:	e7b9      	b.n	801284a <_printf_float+0x2da>
 80128d6:	9b05      	ldr	r3, [sp, #20]
 80128d8:	465a      	mov	r2, fp
 80128da:	4631      	mov	r1, r6
 80128dc:	4628      	mov	r0, r5
 80128de:	47b8      	blx	r7
 80128e0:	3001      	adds	r0, #1
 80128e2:	d1bf      	bne.n	8012864 <_printf_float+0x2f4>
 80128e4:	e690      	b.n	8012608 <_printf_float+0x98>
 80128e6:	9a06      	ldr	r2, [sp, #24]
 80128e8:	464b      	mov	r3, r9
 80128ea:	4442      	add	r2, r8
 80128ec:	4631      	mov	r1, r6
 80128ee:	4628      	mov	r0, r5
 80128f0:	47b8      	blx	r7
 80128f2:	3001      	adds	r0, #1
 80128f4:	d1c2      	bne.n	801287c <_printf_float+0x30c>
 80128f6:	e687      	b.n	8012608 <_printf_float+0x98>
 80128f8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80128fc:	f1b9 0f01 	cmp.w	r9, #1
 8012900:	dc01      	bgt.n	8012906 <_printf_float+0x396>
 8012902:	07db      	lsls	r3, r3, #31
 8012904:	d536      	bpl.n	8012974 <_printf_float+0x404>
 8012906:	2301      	movs	r3, #1
 8012908:	4642      	mov	r2, r8
 801290a:	4631      	mov	r1, r6
 801290c:	4628      	mov	r0, r5
 801290e:	47b8      	blx	r7
 8012910:	3001      	adds	r0, #1
 8012912:	f43f ae79 	beq.w	8012608 <_printf_float+0x98>
 8012916:	9b05      	ldr	r3, [sp, #20]
 8012918:	465a      	mov	r2, fp
 801291a:	4631      	mov	r1, r6
 801291c:	4628      	mov	r0, r5
 801291e:	47b8      	blx	r7
 8012920:	3001      	adds	r0, #1
 8012922:	f43f ae71 	beq.w	8012608 <_printf_float+0x98>
 8012926:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801292a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801292e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012932:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8012936:	d018      	beq.n	801296a <_printf_float+0x3fa>
 8012938:	464b      	mov	r3, r9
 801293a:	f108 0201 	add.w	r2, r8, #1
 801293e:	4631      	mov	r1, r6
 8012940:	4628      	mov	r0, r5
 8012942:	47b8      	blx	r7
 8012944:	3001      	adds	r0, #1
 8012946:	d10c      	bne.n	8012962 <_printf_float+0x3f2>
 8012948:	e65e      	b.n	8012608 <_printf_float+0x98>
 801294a:	2301      	movs	r3, #1
 801294c:	465a      	mov	r2, fp
 801294e:	4631      	mov	r1, r6
 8012950:	4628      	mov	r0, r5
 8012952:	47b8      	blx	r7
 8012954:	3001      	adds	r0, #1
 8012956:	f43f ae57 	beq.w	8012608 <_printf_float+0x98>
 801295a:	f108 0801 	add.w	r8, r8, #1
 801295e:	45c8      	cmp	r8, r9
 8012960:	dbf3      	blt.n	801294a <_printf_float+0x3da>
 8012962:	4653      	mov	r3, sl
 8012964:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012968:	e6dc      	b.n	8012724 <_printf_float+0x1b4>
 801296a:	f04f 0800 	mov.w	r8, #0
 801296e:	f104 0b1a 	add.w	fp, r4, #26
 8012972:	e7f4      	b.n	801295e <_printf_float+0x3ee>
 8012974:	2301      	movs	r3, #1
 8012976:	4642      	mov	r2, r8
 8012978:	e7e1      	b.n	801293e <_printf_float+0x3ce>
 801297a:	2301      	movs	r3, #1
 801297c:	464a      	mov	r2, r9
 801297e:	4631      	mov	r1, r6
 8012980:	4628      	mov	r0, r5
 8012982:	47b8      	blx	r7
 8012984:	3001      	adds	r0, #1
 8012986:	f43f ae3f 	beq.w	8012608 <_printf_float+0x98>
 801298a:	f108 0801 	add.w	r8, r8, #1
 801298e:	68e3      	ldr	r3, [r4, #12]
 8012990:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012992:	1a5b      	subs	r3, r3, r1
 8012994:	4543      	cmp	r3, r8
 8012996:	dcf0      	bgt.n	801297a <_printf_float+0x40a>
 8012998:	e6f8      	b.n	801278c <_printf_float+0x21c>
 801299a:	f04f 0800 	mov.w	r8, #0
 801299e:	f104 0919 	add.w	r9, r4, #25
 80129a2:	e7f4      	b.n	801298e <_printf_float+0x41e>

080129a4 <_printf_common>:
 80129a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80129a8:	4616      	mov	r6, r2
 80129aa:	4698      	mov	r8, r3
 80129ac:	688a      	ldr	r2, [r1, #8]
 80129ae:	690b      	ldr	r3, [r1, #16]
 80129b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80129b4:	4293      	cmp	r3, r2
 80129b6:	bfb8      	it	lt
 80129b8:	4613      	movlt	r3, r2
 80129ba:	6033      	str	r3, [r6, #0]
 80129bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80129c0:	4607      	mov	r7, r0
 80129c2:	460c      	mov	r4, r1
 80129c4:	b10a      	cbz	r2, 80129ca <_printf_common+0x26>
 80129c6:	3301      	adds	r3, #1
 80129c8:	6033      	str	r3, [r6, #0]
 80129ca:	6823      	ldr	r3, [r4, #0]
 80129cc:	0699      	lsls	r1, r3, #26
 80129ce:	bf42      	ittt	mi
 80129d0:	6833      	ldrmi	r3, [r6, #0]
 80129d2:	3302      	addmi	r3, #2
 80129d4:	6033      	strmi	r3, [r6, #0]
 80129d6:	6825      	ldr	r5, [r4, #0]
 80129d8:	f015 0506 	ands.w	r5, r5, #6
 80129dc:	d106      	bne.n	80129ec <_printf_common+0x48>
 80129de:	f104 0a19 	add.w	sl, r4, #25
 80129e2:	68e3      	ldr	r3, [r4, #12]
 80129e4:	6832      	ldr	r2, [r6, #0]
 80129e6:	1a9b      	subs	r3, r3, r2
 80129e8:	42ab      	cmp	r3, r5
 80129ea:	dc26      	bgt.n	8012a3a <_printf_common+0x96>
 80129ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80129f0:	6822      	ldr	r2, [r4, #0]
 80129f2:	3b00      	subs	r3, #0
 80129f4:	bf18      	it	ne
 80129f6:	2301      	movne	r3, #1
 80129f8:	0692      	lsls	r2, r2, #26
 80129fa:	d42b      	bmi.n	8012a54 <_printf_common+0xb0>
 80129fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012a00:	4641      	mov	r1, r8
 8012a02:	4638      	mov	r0, r7
 8012a04:	47c8      	blx	r9
 8012a06:	3001      	adds	r0, #1
 8012a08:	d01e      	beq.n	8012a48 <_printf_common+0xa4>
 8012a0a:	6823      	ldr	r3, [r4, #0]
 8012a0c:	6922      	ldr	r2, [r4, #16]
 8012a0e:	f003 0306 	and.w	r3, r3, #6
 8012a12:	2b04      	cmp	r3, #4
 8012a14:	bf02      	ittt	eq
 8012a16:	68e5      	ldreq	r5, [r4, #12]
 8012a18:	6833      	ldreq	r3, [r6, #0]
 8012a1a:	1aed      	subeq	r5, r5, r3
 8012a1c:	68a3      	ldr	r3, [r4, #8]
 8012a1e:	bf0c      	ite	eq
 8012a20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012a24:	2500      	movne	r5, #0
 8012a26:	4293      	cmp	r3, r2
 8012a28:	bfc4      	itt	gt
 8012a2a:	1a9b      	subgt	r3, r3, r2
 8012a2c:	18ed      	addgt	r5, r5, r3
 8012a2e:	2600      	movs	r6, #0
 8012a30:	341a      	adds	r4, #26
 8012a32:	42b5      	cmp	r5, r6
 8012a34:	d11a      	bne.n	8012a6c <_printf_common+0xc8>
 8012a36:	2000      	movs	r0, #0
 8012a38:	e008      	b.n	8012a4c <_printf_common+0xa8>
 8012a3a:	2301      	movs	r3, #1
 8012a3c:	4652      	mov	r2, sl
 8012a3e:	4641      	mov	r1, r8
 8012a40:	4638      	mov	r0, r7
 8012a42:	47c8      	blx	r9
 8012a44:	3001      	adds	r0, #1
 8012a46:	d103      	bne.n	8012a50 <_printf_common+0xac>
 8012a48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a50:	3501      	adds	r5, #1
 8012a52:	e7c6      	b.n	80129e2 <_printf_common+0x3e>
 8012a54:	18e1      	adds	r1, r4, r3
 8012a56:	1c5a      	adds	r2, r3, #1
 8012a58:	2030      	movs	r0, #48	@ 0x30
 8012a5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012a5e:	4422      	add	r2, r4
 8012a60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012a64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012a68:	3302      	adds	r3, #2
 8012a6a:	e7c7      	b.n	80129fc <_printf_common+0x58>
 8012a6c:	2301      	movs	r3, #1
 8012a6e:	4622      	mov	r2, r4
 8012a70:	4641      	mov	r1, r8
 8012a72:	4638      	mov	r0, r7
 8012a74:	47c8      	blx	r9
 8012a76:	3001      	adds	r0, #1
 8012a78:	d0e6      	beq.n	8012a48 <_printf_common+0xa4>
 8012a7a:	3601      	adds	r6, #1
 8012a7c:	e7d9      	b.n	8012a32 <_printf_common+0x8e>
	...

08012a80 <_printf_i>:
 8012a80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012a84:	7e0f      	ldrb	r7, [r1, #24]
 8012a86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012a88:	2f78      	cmp	r7, #120	@ 0x78
 8012a8a:	4691      	mov	r9, r2
 8012a8c:	4680      	mov	r8, r0
 8012a8e:	460c      	mov	r4, r1
 8012a90:	469a      	mov	sl, r3
 8012a92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012a96:	d807      	bhi.n	8012aa8 <_printf_i+0x28>
 8012a98:	2f62      	cmp	r7, #98	@ 0x62
 8012a9a:	d80a      	bhi.n	8012ab2 <_printf_i+0x32>
 8012a9c:	2f00      	cmp	r7, #0
 8012a9e:	f000 80d1 	beq.w	8012c44 <_printf_i+0x1c4>
 8012aa2:	2f58      	cmp	r7, #88	@ 0x58
 8012aa4:	f000 80b8 	beq.w	8012c18 <_printf_i+0x198>
 8012aa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012aac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012ab0:	e03a      	b.n	8012b28 <_printf_i+0xa8>
 8012ab2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012ab6:	2b15      	cmp	r3, #21
 8012ab8:	d8f6      	bhi.n	8012aa8 <_printf_i+0x28>
 8012aba:	a101      	add	r1, pc, #4	@ (adr r1, 8012ac0 <_printf_i+0x40>)
 8012abc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012ac0:	08012b19 	.word	0x08012b19
 8012ac4:	08012b2d 	.word	0x08012b2d
 8012ac8:	08012aa9 	.word	0x08012aa9
 8012acc:	08012aa9 	.word	0x08012aa9
 8012ad0:	08012aa9 	.word	0x08012aa9
 8012ad4:	08012aa9 	.word	0x08012aa9
 8012ad8:	08012b2d 	.word	0x08012b2d
 8012adc:	08012aa9 	.word	0x08012aa9
 8012ae0:	08012aa9 	.word	0x08012aa9
 8012ae4:	08012aa9 	.word	0x08012aa9
 8012ae8:	08012aa9 	.word	0x08012aa9
 8012aec:	08012c2b 	.word	0x08012c2b
 8012af0:	08012b57 	.word	0x08012b57
 8012af4:	08012be5 	.word	0x08012be5
 8012af8:	08012aa9 	.word	0x08012aa9
 8012afc:	08012aa9 	.word	0x08012aa9
 8012b00:	08012c4d 	.word	0x08012c4d
 8012b04:	08012aa9 	.word	0x08012aa9
 8012b08:	08012b57 	.word	0x08012b57
 8012b0c:	08012aa9 	.word	0x08012aa9
 8012b10:	08012aa9 	.word	0x08012aa9
 8012b14:	08012bed 	.word	0x08012bed
 8012b18:	6833      	ldr	r3, [r6, #0]
 8012b1a:	1d1a      	adds	r2, r3, #4
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	6032      	str	r2, [r6, #0]
 8012b20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012b24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012b28:	2301      	movs	r3, #1
 8012b2a:	e09c      	b.n	8012c66 <_printf_i+0x1e6>
 8012b2c:	6833      	ldr	r3, [r6, #0]
 8012b2e:	6820      	ldr	r0, [r4, #0]
 8012b30:	1d19      	adds	r1, r3, #4
 8012b32:	6031      	str	r1, [r6, #0]
 8012b34:	0606      	lsls	r6, r0, #24
 8012b36:	d501      	bpl.n	8012b3c <_printf_i+0xbc>
 8012b38:	681d      	ldr	r5, [r3, #0]
 8012b3a:	e003      	b.n	8012b44 <_printf_i+0xc4>
 8012b3c:	0645      	lsls	r5, r0, #25
 8012b3e:	d5fb      	bpl.n	8012b38 <_printf_i+0xb8>
 8012b40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012b44:	2d00      	cmp	r5, #0
 8012b46:	da03      	bge.n	8012b50 <_printf_i+0xd0>
 8012b48:	232d      	movs	r3, #45	@ 0x2d
 8012b4a:	426d      	negs	r5, r5
 8012b4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012b50:	4858      	ldr	r0, [pc, #352]	@ (8012cb4 <_printf_i+0x234>)
 8012b52:	230a      	movs	r3, #10
 8012b54:	e011      	b.n	8012b7a <_printf_i+0xfa>
 8012b56:	6821      	ldr	r1, [r4, #0]
 8012b58:	6833      	ldr	r3, [r6, #0]
 8012b5a:	0608      	lsls	r0, r1, #24
 8012b5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8012b60:	d402      	bmi.n	8012b68 <_printf_i+0xe8>
 8012b62:	0649      	lsls	r1, r1, #25
 8012b64:	bf48      	it	mi
 8012b66:	b2ad      	uxthmi	r5, r5
 8012b68:	2f6f      	cmp	r7, #111	@ 0x6f
 8012b6a:	4852      	ldr	r0, [pc, #328]	@ (8012cb4 <_printf_i+0x234>)
 8012b6c:	6033      	str	r3, [r6, #0]
 8012b6e:	bf14      	ite	ne
 8012b70:	230a      	movne	r3, #10
 8012b72:	2308      	moveq	r3, #8
 8012b74:	2100      	movs	r1, #0
 8012b76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012b7a:	6866      	ldr	r6, [r4, #4]
 8012b7c:	60a6      	str	r6, [r4, #8]
 8012b7e:	2e00      	cmp	r6, #0
 8012b80:	db05      	blt.n	8012b8e <_printf_i+0x10e>
 8012b82:	6821      	ldr	r1, [r4, #0]
 8012b84:	432e      	orrs	r6, r5
 8012b86:	f021 0104 	bic.w	r1, r1, #4
 8012b8a:	6021      	str	r1, [r4, #0]
 8012b8c:	d04b      	beq.n	8012c26 <_printf_i+0x1a6>
 8012b8e:	4616      	mov	r6, r2
 8012b90:	fbb5 f1f3 	udiv	r1, r5, r3
 8012b94:	fb03 5711 	mls	r7, r3, r1, r5
 8012b98:	5dc7      	ldrb	r7, [r0, r7]
 8012b9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012b9e:	462f      	mov	r7, r5
 8012ba0:	42bb      	cmp	r3, r7
 8012ba2:	460d      	mov	r5, r1
 8012ba4:	d9f4      	bls.n	8012b90 <_printf_i+0x110>
 8012ba6:	2b08      	cmp	r3, #8
 8012ba8:	d10b      	bne.n	8012bc2 <_printf_i+0x142>
 8012baa:	6823      	ldr	r3, [r4, #0]
 8012bac:	07df      	lsls	r7, r3, #31
 8012bae:	d508      	bpl.n	8012bc2 <_printf_i+0x142>
 8012bb0:	6923      	ldr	r3, [r4, #16]
 8012bb2:	6861      	ldr	r1, [r4, #4]
 8012bb4:	4299      	cmp	r1, r3
 8012bb6:	bfde      	ittt	le
 8012bb8:	2330      	movle	r3, #48	@ 0x30
 8012bba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012bbe:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8012bc2:	1b92      	subs	r2, r2, r6
 8012bc4:	6122      	str	r2, [r4, #16]
 8012bc6:	f8cd a000 	str.w	sl, [sp]
 8012bca:	464b      	mov	r3, r9
 8012bcc:	aa03      	add	r2, sp, #12
 8012bce:	4621      	mov	r1, r4
 8012bd0:	4640      	mov	r0, r8
 8012bd2:	f7ff fee7 	bl	80129a4 <_printf_common>
 8012bd6:	3001      	adds	r0, #1
 8012bd8:	d14a      	bne.n	8012c70 <_printf_i+0x1f0>
 8012bda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012bde:	b004      	add	sp, #16
 8012be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012be4:	6823      	ldr	r3, [r4, #0]
 8012be6:	f043 0320 	orr.w	r3, r3, #32
 8012bea:	6023      	str	r3, [r4, #0]
 8012bec:	4832      	ldr	r0, [pc, #200]	@ (8012cb8 <_printf_i+0x238>)
 8012bee:	2778      	movs	r7, #120	@ 0x78
 8012bf0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012bf4:	6823      	ldr	r3, [r4, #0]
 8012bf6:	6831      	ldr	r1, [r6, #0]
 8012bf8:	061f      	lsls	r7, r3, #24
 8012bfa:	f851 5b04 	ldr.w	r5, [r1], #4
 8012bfe:	d402      	bmi.n	8012c06 <_printf_i+0x186>
 8012c00:	065f      	lsls	r7, r3, #25
 8012c02:	bf48      	it	mi
 8012c04:	b2ad      	uxthmi	r5, r5
 8012c06:	6031      	str	r1, [r6, #0]
 8012c08:	07d9      	lsls	r1, r3, #31
 8012c0a:	bf44      	itt	mi
 8012c0c:	f043 0320 	orrmi.w	r3, r3, #32
 8012c10:	6023      	strmi	r3, [r4, #0]
 8012c12:	b11d      	cbz	r5, 8012c1c <_printf_i+0x19c>
 8012c14:	2310      	movs	r3, #16
 8012c16:	e7ad      	b.n	8012b74 <_printf_i+0xf4>
 8012c18:	4826      	ldr	r0, [pc, #152]	@ (8012cb4 <_printf_i+0x234>)
 8012c1a:	e7e9      	b.n	8012bf0 <_printf_i+0x170>
 8012c1c:	6823      	ldr	r3, [r4, #0]
 8012c1e:	f023 0320 	bic.w	r3, r3, #32
 8012c22:	6023      	str	r3, [r4, #0]
 8012c24:	e7f6      	b.n	8012c14 <_printf_i+0x194>
 8012c26:	4616      	mov	r6, r2
 8012c28:	e7bd      	b.n	8012ba6 <_printf_i+0x126>
 8012c2a:	6833      	ldr	r3, [r6, #0]
 8012c2c:	6825      	ldr	r5, [r4, #0]
 8012c2e:	6961      	ldr	r1, [r4, #20]
 8012c30:	1d18      	adds	r0, r3, #4
 8012c32:	6030      	str	r0, [r6, #0]
 8012c34:	062e      	lsls	r6, r5, #24
 8012c36:	681b      	ldr	r3, [r3, #0]
 8012c38:	d501      	bpl.n	8012c3e <_printf_i+0x1be>
 8012c3a:	6019      	str	r1, [r3, #0]
 8012c3c:	e002      	b.n	8012c44 <_printf_i+0x1c4>
 8012c3e:	0668      	lsls	r0, r5, #25
 8012c40:	d5fb      	bpl.n	8012c3a <_printf_i+0x1ba>
 8012c42:	8019      	strh	r1, [r3, #0]
 8012c44:	2300      	movs	r3, #0
 8012c46:	6123      	str	r3, [r4, #16]
 8012c48:	4616      	mov	r6, r2
 8012c4a:	e7bc      	b.n	8012bc6 <_printf_i+0x146>
 8012c4c:	6833      	ldr	r3, [r6, #0]
 8012c4e:	1d1a      	adds	r2, r3, #4
 8012c50:	6032      	str	r2, [r6, #0]
 8012c52:	681e      	ldr	r6, [r3, #0]
 8012c54:	6862      	ldr	r2, [r4, #4]
 8012c56:	2100      	movs	r1, #0
 8012c58:	4630      	mov	r0, r6
 8012c5a:	f7ed fb59 	bl	8000310 <memchr>
 8012c5e:	b108      	cbz	r0, 8012c64 <_printf_i+0x1e4>
 8012c60:	1b80      	subs	r0, r0, r6
 8012c62:	6060      	str	r0, [r4, #4]
 8012c64:	6863      	ldr	r3, [r4, #4]
 8012c66:	6123      	str	r3, [r4, #16]
 8012c68:	2300      	movs	r3, #0
 8012c6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012c6e:	e7aa      	b.n	8012bc6 <_printf_i+0x146>
 8012c70:	6923      	ldr	r3, [r4, #16]
 8012c72:	4632      	mov	r2, r6
 8012c74:	4649      	mov	r1, r9
 8012c76:	4640      	mov	r0, r8
 8012c78:	47d0      	blx	sl
 8012c7a:	3001      	adds	r0, #1
 8012c7c:	d0ad      	beq.n	8012bda <_printf_i+0x15a>
 8012c7e:	6823      	ldr	r3, [r4, #0]
 8012c80:	079b      	lsls	r3, r3, #30
 8012c82:	d413      	bmi.n	8012cac <_printf_i+0x22c>
 8012c84:	68e0      	ldr	r0, [r4, #12]
 8012c86:	9b03      	ldr	r3, [sp, #12]
 8012c88:	4298      	cmp	r0, r3
 8012c8a:	bfb8      	it	lt
 8012c8c:	4618      	movlt	r0, r3
 8012c8e:	e7a6      	b.n	8012bde <_printf_i+0x15e>
 8012c90:	2301      	movs	r3, #1
 8012c92:	4632      	mov	r2, r6
 8012c94:	4649      	mov	r1, r9
 8012c96:	4640      	mov	r0, r8
 8012c98:	47d0      	blx	sl
 8012c9a:	3001      	adds	r0, #1
 8012c9c:	d09d      	beq.n	8012bda <_printf_i+0x15a>
 8012c9e:	3501      	adds	r5, #1
 8012ca0:	68e3      	ldr	r3, [r4, #12]
 8012ca2:	9903      	ldr	r1, [sp, #12]
 8012ca4:	1a5b      	subs	r3, r3, r1
 8012ca6:	42ab      	cmp	r3, r5
 8012ca8:	dcf2      	bgt.n	8012c90 <_printf_i+0x210>
 8012caa:	e7eb      	b.n	8012c84 <_printf_i+0x204>
 8012cac:	2500      	movs	r5, #0
 8012cae:	f104 0619 	add.w	r6, r4, #25
 8012cb2:	e7f5      	b.n	8012ca0 <_printf_i+0x220>
 8012cb4:	080169be 	.word	0x080169be
 8012cb8:	080169cf 	.word	0x080169cf

08012cbc <_scanf_float>:
 8012cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cc0:	b087      	sub	sp, #28
 8012cc2:	4691      	mov	r9, r2
 8012cc4:	9303      	str	r3, [sp, #12]
 8012cc6:	688b      	ldr	r3, [r1, #8]
 8012cc8:	1e5a      	subs	r2, r3, #1
 8012cca:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012cce:	bf81      	itttt	hi
 8012cd0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8012cd4:	eb03 0b05 	addhi.w	fp, r3, r5
 8012cd8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012cdc:	608b      	strhi	r3, [r1, #8]
 8012cde:	680b      	ldr	r3, [r1, #0]
 8012ce0:	460a      	mov	r2, r1
 8012ce2:	f04f 0500 	mov.w	r5, #0
 8012ce6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8012cea:	f842 3b1c 	str.w	r3, [r2], #28
 8012cee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8012cf2:	4680      	mov	r8, r0
 8012cf4:	460c      	mov	r4, r1
 8012cf6:	bf98      	it	ls
 8012cf8:	f04f 0b00 	movls.w	fp, #0
 8012cfc:	9201      	str	r2, [sp, #4]
 8012cfe:	4616      	mov	r6, r2
 8012d00:	46aa      	mov	sl, r5
 8012d02:	462f      	mov	r7, r5
 8012d04:	9502      	str	r5, [sp, #8]
 8012d06:	68a2      	ldr	r2, [r4, #8]
 8012d08:	b15a      	cbz	r2, 8012d22 <_scanf_float+0x66>
 8012d0a:	f8d9 3000 	ldr.w	r3, [r9]
 8012d0e:	781b      	ldrb	r3, [r3, #0]
 8012d10:	2b4e      	cmp	r3, #78	@ 0x4e
 8012d12:	d863      	bhi.n	8012ddc <_scanf_float+0x120>
 8012d14:	2b40      	cmp	r3, #64	@ 0x40
 8012d16:	d83b      	bhi.n	8012d90 <_scanf_float+0xd4>
 8012d18:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8012d1c:	b2c8      	uxtb	r0, r1
 8012d1e:	280e      	cmp	r0, #14
 8012d20:	d939      	bls.n	8012d96 <_scanf_float+0xda>
 8012d22:	b11f      	cbz	r7, 8012d2c <_scanf_float+0x70>
 8012d24:	6823      	ldr	r3, [r4, #0]
 8012d26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012d2a:	6023      	str	r3, [r4, #0]
 8012d2c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8012d30:	f1ba 0f01 	cmp.w	sl, #1
 8012d34:	f200 8114 	bhi.w	8012f60 <_scanf_float+0x2a4>
 8012d38:	9b01      	ldr	r3, [sp, #4]
 8012d3a:	429e      	cmp	r6, r3
 8012d3c:	f200 8105 	bhi.w	8012f4a <_scanf_float+0x28e>
 8012d40:	2001      	movs	r0, #1
 8012d42:	b007      	add	sp, #28
 8012d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d48:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8012d4c:	2a0d      	cmp	r2, #13
 8012d4e:	d8e8      	bhi.n	8012d22 <_scanf_float+0x66>
 8012d50:	a101      	add	r1, pc, #4	@ (adr r1, 8012d58 <_scanf_float+0x9c>)
 8012d52:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012d56:	bf00      	nop
 8012d58:	08012ea1 	.word	0x08012ea1
 8012d5c:	08012d23 	.word	0x08012d23
 8012d60:	08012d23 	.word	0x08012d23
 8012d64:	08012d23 	.word	0x08012d23
 8012d68:	08012efd 	.word	0x08012efd
 8012d6c:	08012ed7 	.word	0x08012ed7
 8012d70:	08012d23 	.word	0x08012d23
 8012d74:	08012d23 	.word	0x08012d23
 8012d78:	08012eaf 	.word	0x08012eaf
 8012d7c:	08012d23 	.word	0x08012d23
 8012d80:	08012d23 	.word	0x08012d23
 8012d84:	08012d23 	.word	0x08012d23
 8012d88:	08012d23 	.word	0x08012d23
 8012d8c:	08012e6b 	.word	0x08012e6b
 8012d90:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8012d94:	e7da      	b.n	8012d4c <_scanf_float+0x90>
 8012d96:	290e      	cmp	r1, #14
 8012d98:	d8c3      	bhi.n	8012d22 <_scanf_float+0x66>
 8012d9a:	a001      	add	r0, pc, #4	@ (adr r0, 8012da0 <_scanf_float+0xe4>)
 8012d9c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012da0:	08012e5b 	.word	0x08012e5b
 8012da4:	08012d23 	.word	0x08012d23
 8012da8:	08012e5b 	.word	0x08012e5b
 8012dac:	08012eeb 	.word	0x08012eeb
 8012db0:	08012d23 	.word	0x08012d23
 8012db4:	08012dfd 	.word	0x08012dfd
 8012db8:	08012e41 	.word	0x08012e41
 8012dbc:	08012e41 	.word	0x08012e41
 8012dc0:	08012e41 	.word	0x08012e41
 8012dc4:	08012e41 	.word	0x08012e41
 8012dc8:	08012e41 	.word	0x08012e41
 8012dcc:	08012e41 	.word	0x08012e41
 8012dd0:	08012e41 	.word	0x08012e41
 8012dd4:	08012e41 	.word	0x08012e41
 8012dd8:	08012e41 	.word	0x08012e41
 8012ddc:	2b6e      	cmp	r3, #110	@ 0x6e
 8012dde:	d809      	bhi.n	8012df4 <_scanf_float+0x138>
 8012de0:	2b60      	cmp	r3, #96	@ 0x60
 8012de2:	d8b1      	bhi.n	8012d48 <_scanf_float+0x8c>
 8012de4:	2b54      	cmp	r3, #84	@ 0x54
 8012de6:	d07b      	beq.n	8012ee0 <_scanf_float+0x224>
 8012de8:	2b59      	cmp	r3, #89	@ 0x59
 8012dea:	d19a      	bne.n	8012d22 <_scanf_float+0x66>
 8012dec:	2d07      	cmp	r5, #7
 8012dee:	d198      	bne.n	8012d22 <_scanf_float+0x66>
 8012df0:	2508      	movs	r5, #8
 8012df2:	e02f      	b.n	8012e54 <_scanf_float+0x198>
 8012df4:	2b74      	cmp	r3, #116	@ 0x74
 8012df6:	d073      	beq.n	8012ee0 <_scanf_float+0x224>
 8012df8:	2b79      	cmp	r3, #121	@ 0x79
 8012dfa:	e7f6      	b.n	8012dea <_scanf_float+0x12e>
 8012dfc:	6821      	ldr	r1, [r4, #0]
 8012dfe:	05c8      	lsls	r0, r1, #23
 8012e00:	d51e      	bpl.n	8012e40 <_scanf_float+0x184>
 8012e02:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8012e06:	6021      	str	r1, [r4, #0]
 8012e08:	3701      	adds	r7, #1
 8012e0a:	f1bb 0f00 	cmp.w	fp, #0
 8012e0e:	d003      	beq.n	8012e18 <_scanf_float+0x15c>
 8012e10:	3201      	adds	r2, #1
 8012e12:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8012e16:	60a2      	str	r2, [r4, #8]
 8012e18:	68a3      	ldr	r3, [r4, #8]
 8012e1a:	3b01      	subs	r3, #1
 8012e1c:	60a3      	str	r3, [r4, #8]
 8012e1e:	6923      	ldr	r3, [r4, #16]
 8012e20:	3301      	adds	r3, #1
 8012e22:	6123      	str	r3, [r4, #16]
 8012e24:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8012e28:	3b01      	subs	r3, #1
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	f8c9 3004 	str.w	r3, [r9, #4]
 8012e30:	f340 8082 	ble.w	8012f38 <_scanf_float+0x27c>
 8012e34:	f8d9 3000 	ldr.w	r3, [r9]
 8012e38:	3301      	adds	r3, #1
 8012e3a:	f8c9 3000 	str.w	r3, [r9]
 8012e3e:	e762      	b.n	8012d06 <_scanf_float+0x4a>
 8012e40:	eb1a 0105 	adds.w	r1, sl, r5
 8012e44:	f47f af6d 	bne.w	8012d22 <_scanf_float+0x66>
 8012e48:	6822      	ldr	r2, [r4, #0]
 8012e4a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8012e4e:	6022      	str	r2, [r4, #0]
 8012e50:	460d      	mov	r5, r1
 8012e52:	468a      	mov	sl, r1
 8012e54:	f806 3b01 	strb.w	r3, [r6], #1
 8012e58:	e7de      	b.n	8012e18 <_scanf_float+0x15c>
 8012e5a:	6822      	ldr	r2, [r4, #0]
 8012e5c:	0610      	lsls	r0, r2, #24
 8012e5e:	f57f af60 	bpl.w	8012d22 <_scanf_float+0x66>
 8012e62:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8012e66:	6022      	str	r2, [r4, #0]
 8012e68:	e7f4      	b.n	8012e54 <_scanf_float+0x198>
 8012e6a:	f1ba 0f00 	cmp.w	sl, #0
 8012e6e:	d10c      	bne.n	8012e8a <_scanf_float+0x1ce>
 8012e70:	b977      	cbnz	r7, 8012e90 <_scanf_float+0x1d4>
 8012e72:	6822      	ldr	r2, [r4, #0]
 8012e74:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012e78:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012e7c:	d108      	bne.n	8012e90 <_scanf_float+0x1d4>
 8012e7e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012e82:	6022      	str	r2, [r4, #0]
 8012e84:	f04f 0a01 	mov.w	sl, #1
 8012e88:	e7e4      	b.n	8012e54 <_scanf_float+0x198>
 8012e8a:	f1ba 0f02 	cmp.w	sl, #2
 8012e8e:	d050      	beq.n	8012f32 <_scanf_float+0x276>
 8012e90:	2d01      	cmp	r5, #1
 8012e92:	d002      	beq.n	8012e9a <_scanf_float+0x1de>
 8012e94:	2d04      	cmp	r5, #4
 8012e96:	f47f af44 	bne.w	8012d22 <_scanf_float+0x66>
 8012e9a:	3501      	adds	r5, #1
 8012e9c:	b2ed      	uxtb	r5, r5
 8012e9e:	e7d9      	b.n	8012e54 <_scanf_float+0x198>
 8012ea0:	f1ba 0f01 	cmp.w	sl, #1
 8012ea4:	f47f af3d 	bne.w	8012d22 <_scanf_float+0x66>
 8012ea8:	f04f 0a02 	mov.w	sl, #2
 8012eac:	e7d2      	b.n	8012e54 <_scanf_float+0x198>
 8012eae:	b975      	cbnz	r5, 8012ece <_scanf_float+0x212>
 8012eb0:	2f00      	cmp	r7, #0
 8012eb2:	f47f af37 	bne.w	8012d24 <_scanf_float+0x68>
 8012eb6:	6822      	ldr	r2, [r4, #0]
 8012eb8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012ebc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012ec0:	f040 80fc 	bne.w	80130bc <_scanf_float+0x400>
 8012ec4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012ec8:	6022      	str	r2, [r4, #0]
 8012eca:	2501      	movs	r5, #1
 8012ecc:	e7c2      	b.n	8012e54 <_scanf_float+0x198>
 8012ece:	2d03      	cmp	r5, #3
 8012ed0:	d0e3      	beq.n	8012e9a <_scanf_float+0x1de>
 8012ed2:	2d05      	cmp	r5, #5
 8012ed4:	e7df      	b.n	8012e96 <_scanf_float+0x1da>
 8012ed6:	2d02      	cmp	r5, #2
 8012ed8:	f47f af23 	bne.w	8012d22 <_scanf_float+0x66>
 8012edc:	2503      	movs	r5, #3
 8012ede:	e7b9      	b.n	8012e54 <_scanf_float+0x198>
 8012ee0:	2d06      	cmp	r5, #6
 8012ee2:	f47f af1e 	bne.w	8012d22 <_scanf_float+0x66>
 8012ee6:	2507      	movs	r5, #7
 8012ee8:	e7b4      	b.n	8012e54 <_scanf_float+0x198>
 8012eea:	6822      	ldr	r2, [r4, #0]
 8012eec:	0591      	lsls	r1, r2, #22
 8012eee:	f57f af18 	bpl.w	8012d22 <_scanf_float+0x66>
 8012ef2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8012ef6:	6022      	str	r2, [r4, #0]
 8012ef8:	9702      	str	r7, [sp, #8]
 8012efa:	e7ab      	b.n	8012e54 <_scanf_float+0x198>
 8012efc:	6822      	ldr	r2, [r4, #0]
 8012efe:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8012f02:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8012f06:	d005      	beq.n	8012f14 <_scanf_float+0x258>
 8012f08:	0550      	lsls	r0, r2, #21
 8012f0a:	f57f af0a 	bpl.w	8012d22 <_scanf_float+0x66>
 8012f0e:	2f00      	cmp	r7, #0
 8012f10:	f000 80d4 	beq.w	80130bc <_scanf_float+0x400>
 8012f14:	0591      	lsls	r1, r2, #22
 8012f16:	bf58      	it	pl
 8012f18:	9902      	ldrpl	r1, [sp, #8]
 8012f1a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012f1e:	bf58      	it	pl
 8012f20:	1a79      	subpl	r1, r7, r1
 8012f22:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8012f26:	bf58      	it	pl
 8012f28:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8012f2c:	6022      	str	r2, [r4, #0]
 8012f2e:	2700      	movs	r7, #0
 8012f30:	e790      	b.n	8012e54 <_scanf_float+0x198>
 8012f32:	f04f 0a03 	mov.w	sl, #3
 8012f36:	e78d      	b.n	8012e54 <_scanf_float+0x198>
 8012f38:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012f3c:	4649      	mov	r1, r9
 8012f3e:	4640      	mov	r0, r8
 8012f40:	4798      	blx	r3
 8012f42:	2800      	cmp	r0, #0
 8012f44:	f43f aedf 	beq.w	8012d06 <_scanf_float+0x4a>
 8012f48:	e6eb      	b.n	8012d22 <_scanf_float+0x66>
 8012f4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012f4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012f52:	464a      	mov	r2, r9
 8012f54:	4640      	mov	r0, r8
 8012f56:	4798      	blx	r3
 8012f58:	6923      	ldr	r3, [r4, #16]
 8012f5a:	3b01      	subs	r3, #1
 8012f5c:	6123      	str	r3, [r4, #16]
 8012f5e:	e6eb      	b.n	8012d38 <_scanf_float+0x7c>
 8012f60:	1e6b      	subs	r3, r5, #1
 8012f62:	2b06      	cmp	r3, #6
 8012f64:	d824      	bhi.n	8012fb0 <_scanf_float+0x2f4>
 8012f66:	2d02      	cmp	r5, #2
 8012f68:	d836      	bhi.n	8012fd8 <_scanf_float+0x31c>
 8012f6a:	9b01      	ldr	r3, [sp, #4]
 8012f6c:	429e      	cmp	r6, r3
 8012f6e:	f67f aee7 	bls.w	8012d40 <_scanf_float+0x84>
 8012f72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012f76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012f7a:	464a      	mov	r2, r9
 8012f7c:	4640      	mov	r0, r8
 8012f7e:	4798      	blx	r3
 8012f80:	6923      	ldr	r3, [r4, #16]
 8012f82:	3b01      	subs	r3, #1
 8012f84:	6123      	str	r3, [r4, #16]
 8012f86:	e7f0      	b.n	8012f6a <_scanf_float+0x2ae>
 8012f88:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012f8c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012f90:	464a      	mov	r2, r9
 8012f92:	4640      	mov	r0, r8
 8012f94:	4798      	blx	r3
 8012f96:	6923      	ldr	r3, [r4, #16]
 8012f98:	3b01      	subs	r3, #1
 8012f9a:	6123      	str	r3, [r4, #16]
 8012f9c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8012fa0:	fa5f fa8a 	uxtb.w	sl, sl
 8012fa4:	f1ba 0f02 	cmp.w	sl, #2
 8012fa8:	d1ee      	bne.n	8012f88 <_scanf_float+0x2cc>
 8012faa:	3d03      	subs	r5, #3
 8012fac:	b2ed      	uxtb	r5, r5
 8012fae:	1b76      	subs	r6, r6, r5
 8012fb0:	6823      	ldr	r3, [r4, #0]
 8012fb2:	05da      	lsls	r2, r3, #23
 8012fb4:	d530      	bpl.n	8013018 <_scanf_float+0x35c>
 8012fb6:	055b      	lsls	r3, r3, #21
 8012fb8:	d511      	bpl.n	8012fde <_scanf_float+0x322>
 8012fba:	9b01      	ldr	r3, [sp, #4]
 8012fbc:	429e      	cmp	r6, r3
 8012fbe:	f67f aebf 	bls.w	8012d40 <_scanf_float+0x84>
 8012fc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012fc6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012fca:	464a      	mov	r2, r9
 8012fcc:	4640      	mov	r0, r8
 8012fce:	4798      	blx	r3
 8012fd0:	6923      	ldr	r3, [r4, #16]
 8012fd2:	3b01      	subs	r3, #1
 8012fd4:	6123      	str	r3, [r4, #16]
 8012fd6:	e7f0      	b.n	8012fba <_scanf_float+0x2fe>
 8012fd8:	46aa      	mov	sl, r5
 8012fda:	46b3      	mov	fp, r6
 8012fdc:	e7de      	b.n	8012f9c <_scanf_float+0x2e0>
 8012fde:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8012fe2:	6923      	ldr	r3, [r4, #16]
 8012fe4:	2965      	cmp	r1, #101	@ 0x65
 8012fe6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8012fea:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8012fee:	6123      	str	r3, [r4, #16]
 8012ff0:	d00c      	beq.n	801300c <_scanf_float+0x350>
 8012ff2:	2945      	cmp	r1, #69	@ 0x45
 8012ff4:	d00a      	beq.n	801300c <_scanf_float+0x350>
 8012ff6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012ffa:	464a      	mov	r2, r9
 8012ffc:	4640      	mov	r0, r8
 8012ffe:	4798      	blx	r3
 8013000:	6923      	ldr	r3, [r4, #16]
 8013002:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8013006:	3b01      	subs	r3, #1
 8013008:	1eb5      	subs	r5, r6, #2
 801300a:	6123      	str	r3, [r4, #16]
 801300c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013010:	464a      	mov	r2, r9
 8013012:	4640      	mov	r0, r8
 8013014:	4798      	blx	r3
 8013016:	462e      	mov	r6, r5
 8013018:	6822      	ldr	r2, [r4, #0]
 801301a:	f012 0210 	ands.w	r2, r2, #16
 801301e:	d001      	beq.n	8013024 <_scanf_float+0x368>
 8013020:	2000      	movs	r0, #0
 8013022:	e68e      	b.n	8012d42 <_scanf_float+0x86>
 8013024:	7032      	strb	r2, [r6, #0]
 8013026:	6823      	ldr	r3, [r4, #0]
 8013028:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801302c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013030:	d123      	bne.n	801307a <_scanf_float+0x3be>
 8013032:	9b02      	ldr	r3, [sp, #8]
 8013034:	429f      	cmp	r7, r3
 8013036:	d00a      	beq.n	801304e <_scanf_float+0x392>
 8013038:	1bda      	subs	r2, r3, r7
 801303a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801303e:	429e      	cmp	r6, r3
 8013040:	bf28      	it	cs
 8013042:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8013046:	491e      	ldr	r1, [pc, #120]	@ (80130c0 <_scanf_float+0x404>)
 8013048:	4630      	mov	r0, r6
 801304a:	f000 f935 	bl	80132b8 <siprintf>
 801304e:	9901      	ldr	r1, [sp, #4]
 8013050:	2200      	movs	r2, #0
 8013052:	4640      	mov	r0, r8
 8013054:	f002 faca 	bl	80155ec <_strtod_r>
 8013058:	9b03      	ldr	r3, [sp, #12]
 801305a:	6821      	ldr	r1, [r4, #0]
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	f011 0f02 	tst.w	r1, #2
 8013062:	f103 0204 	add.w	r2, r3, #4
 8013066:	d015      	beq.n	8013094 <_scanf_float+0x3d8>
 8013068:	9903      	ldr	r1, [sp, #12]
 801306a:	600a      	str	r2, [r1, #0]
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	ed83 0b00 	vstr	d0, [r3]
 8013072:	68e3      	ldr	r3, [r4, #12]
 8013074:	3301      	adds	r3, #1
 8013076:	60e3      	str	r3, [r4, #12]
 8013078:	e7d2      	b.n	8013020 <_scanf_float+0x364>
 801307a:	9b04      	ldr	r3, [sp, #16]
 801307c:	2b00      	cmp	r3, #0
 801307e:	d0e6      	beq.n	801304e <_scanf_float+0x392>
 8013080:	9905      	ldr	r1, [sp, #20]
 8013082:	230a      	movs	r3, #10
 8013084:	3101      	adds	r1, #1
 8013086:	4640      	mov	r0, r8
 8013088:	f002 fb30 	bl	80156ec <_strtol_r>
 801308c:	9b04      	ldr	r3, [sp, #16]
 801308e:	9e05      	ldr	r6, [sp, #20]
 8013090:	1ac2      	subs	r2, r0, r3
 8013092:	e7d2      	b.n	801303a <_scanf_float+0x37e>
 8013094:	f011 0f04 	tst.w	r1, #4
 8013098:	9903      	ldr	r1, [sp, #12]
 801309a:	600a      	str	r2, [r1, #0]
 801309c:	d1e6      	bne.n	801306c <_scanf_float+0x3b0>
 801309e:	eeb4 0b40 	vcmp.f64	d0, d0
 80130a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130a6:	681d      	ldr	r5, [r3, #0]
 80130a8:	d705      	bvc.n	80130b6 <_scanf_float+0x3fa>
 80130aa:	4806      	ldr	r0, [pc, #24]	@ (80130c4 <_scanf_float+0x408>)
 80130ac:	f000 fa08 	bl	80134c0 <nanf>
 80130b0:	ed85 0a00 	vstr	s0, [r5]
 80130b4:	e7dd      	b.n	8013072 <_scanf_float+0x3b6>
 80130b6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80130ba:	e7f9      	b.n	80130b0 <_scanf_float+0x3f4>
 80130bc:	2700      	movs	r7, #0
 80130be:	e635      	b.n	8012d2c <_scanf_float+0x70>
 80130c0:	080169e0 	.word	0x080169e0
 80130c4:	08016b21 	.word	0x08016b21

080130c8 <std>:
 80130c8:	2300      	movs	r3, #0
 80130ca:	b510      	push	{r4, lr}
 80130cc:	4604      	mov	r4, r0
 80130ce:	e9c0 3300 	strd	r3, r3, [r0]
 80130d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80130d6:	6083      	str	r3, [r0, #8]
 80130d8:	8181      	strh	r1, [r0, #12]
 80130da:	6643      	str	r3, [r0, #100]	@ 0x64
 80130dc:	81c2      	strh	r2, [r0, #14]
 80130de:	6183      	str	r3, [r0, #24]
 80130e0:	4619      	mov	r1, r3
 80130e2:	2208      	movs	r2, #8
 80130e4:	305c      	adds	r0, #92	@ 0x5c
 80130e6:	f000 f94c 	bl	8013382 <memset>
 80130ea:	4b0d      	ldr	r3, [pc, #52]	@ (8013120 <std+0x58>)
 80130ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80130ee:	4b0d      	ldr	r3, [pc, #52]	@ (8013124 <std+0x5c>)
 80130f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80130f2:	4b0d      	ldr	r3, [pc, #52]	@ (8013128 <std+0x60>)
 80130f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80130f6:	4b0d      	ldr	r3, [pc, #52]	@ (801312c <std+0x64>)
 80130f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80130fa:	4b0d      	ldr	r3, [pc, #52]	@ (8013130 <std+0x68>)
 80130fc:	6224      	str	r4, [r4, #32]
 80130fe:	429c      	cmp	r4, r3
 8013100:	d006      	beq.n	8013110 <std+0x48>
 8013102:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013106:	4294      	cmp	r4, r2
 8013108:	d002      	beq.n	8013110 <std+0x48>
 801310a:	33d0      	adds	r3, #208	@ 0xd0
 801310c:	429c      	cmp	r4, r3
 801310e:	d105      	bne.n	801311c <std+0x54>
 8013110:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013118:	f000 b9c0 	b.w	801349c <__retarget_lock_init_recursive>
 801311c:	bd10      	pop	{r4, pc}
 801311e:	bf00      	nop
 8013120:	080132fd 	.word	0x080132fd
 8013124:	0801331f 	.word	0x0801331f
 8013128:	08013357 	.word	0x08013357
 801312c:	0801337b 	.word	0x0801337b
 8013130:	2402a428 	.word	0x2402a428

08013134 <stdio_exit_handler>:
 8013134:	4a02      	ldr	r2, [pc, #8]	@ (8013140 <stdio_exit_handler+0xc>)
 8013136:	4903      	ldr	r1, [pc, #12]	@ (8013144 <stdio_exit_handler+0x10>)
 8013138:	4803      	ldr	r0, [pc, #12]	@ (8013148 <stdio_exit_handler+0x14>)
 801313a:	f000 b869 	b.w	8013210 <_fwalk_sglue>
 801313e:	bf00      	nop
 8013140:	24000158 	.word	0x24000158
 8013144:	08015aa9 	.word	0x08015aa9
 8013148:	24000168 	.word	0x24000168

0801314c <cleanup_stdio>:
 801314c:	6841      	ldr	r1, [r0, #4]
 801314e:	4b0c      	ldr	r3, [pc, #48]	@ (8013180 <cleanup_stdio+0x34>)
 8013150:	4299      	cmp	r1, r3
 8013152:	b510      	push	{r4, lr}
 8013154:	4604      	mov	r4, r0
 8013156:	d001      	beq.n	801315c <cleanup_stdio+0x10>
 8013158:	f002 fca6 	bl	8015aa8 <_fflush_r>
 801315c:	68a1      	ldr	r1, [r4, #8]
 801315e:	4b09      	ldr	r3, [pc, #36]	@ (8013184 <cleanup_stdio+0x38>)
 8013160:	4299      	cmp	r1, r3
 8013162:	d002      	beq.n	801316a <cleanup_stdio+0x1e>
 8013164:	4620      	mov	r0, r4
 8013166:	f002 fc9f 	bl	8015aa8 <_fflush_r>
 801316a:	68e1      	ldr	r1, [r4, #12]
 801316c:	4b06      	ldr	r3, [pc, #24]	@ (8013188 <cleanup_stdio+0x3c>)
 801316e:	4299      	cmp	r1, r3
 8013170:	d004      	beq.n	801317c <cleanup_stdio+0x30>
 8013172:	4620      	mov	r0, r4
 8013174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013178:	f002 bc96 	b.w	8015aa8 <_fflush_r>
 801317c:	bd10      	pop	{r4, pc}
 801317e:	bf00      	nop
 8013180:	2402a428 	.word	0x2402a428
 8013184:	2402a490 	.word	0x2402a490
 8013188:	2402a4f8 	.word	0x2402a4f8

0801318c <global_stdio_init.part.0>:
 801318c:	b510      	push	{r4, lr}
 801318e:	4b0b      	ldr	r3, [pc, #44]	@ (80131bc <global_stdio_init.part.0+0x30>)
 8013190:	4c0b      	ldr	r4, [pc, #44]	@ (80131c0 <global_stdio_init.part.0+0x34>)
 8013192:	4a0c      	ldr	r2, [pc, #48]	@ (80131c4 <global_stdio_init.part.0+0x38>)
 8013194:	601a      	str	r2, [r3, #0]
 8013196:	4620      	mov	r0, r4
 8013198:	2200      	movs	r2, #0
 801319a:	2104      	movs	r1, #4
 801319c:	f7ff ff94 	bl	80130c8 <std>
 80131a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80131a4:	2201      	movs	r2, #1
 80131a6:	2109      	movs	r1, #9
 80131a8:	f7ff ff8e 	bl	80130c8 <std>
 80131ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80131b0:	2202      	movs	r2, #2
 80131b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80131b6:	2112      	movs	r1, #18
 80131b8:	f7ff bf86 	b.w	80130c8 <std>
 80131bc:	2402a560 	.word	0x2402a560
 80131c0:	2402a428 	.word	0x2402a428
 80131c4:	08013135 	.word	0x08013135

080131c8 <__sfp_lock_acquire>:
 80131c8:	4801      	ldr	r0, [pc, #4]	@ (80131d0 <__sfp_lock_acquire+0x8>)
 80131ca:	f000 b968 	b.w	801349e <__retarget_lock_acquire_recursive>
 80131ce:	bf00      	nop
 80131d0:	2402a569 	.word	0x2402a569

080131d4 <__sfp_lock_release>:
 80131d4:	4801      	ldr	r0, [pc, #4]	@ (80131dc <__sfp_lock_release+0x8>)
 80131d6:	f000 b963 	b.w	80134a0 <__retarget_lock_release_recursive>
 80131da:	bf00      	nop
 80131dc:	2402a569 	.word	0x2402a569

080131e0 <__sinit>:
 80131e0:	b510      	push	{r4, lr}
 80131e2:	4604      	mov	r4, r0
 80131e4:	f7ff fff0 	bl	80131c8 <__sfp_lock_acquire>
 80131e8:	6a23      	ldr	r3, [r4, #32]
 80131ea:	b11b      	cbz	r3, 80131f4 <__sinit+0x14>
 80131ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80131f0:	f7ff bff0 	b.w	80131d4 <__sfp_lock_release>
 80131f4:	4b04      	ldr	r3, [pc, #16]	@ (8013208 <__sinit+0x28>)
 80131f6:	6223      	str	r3, [r4, #32]
 80131f8:	4b04      	ldr	r3, [pc, #16]	@ (801320c <__sinit+0x2c>)
 80131fa:	681b      	ldr	r3, [r3, #0]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d1f5      	bne.n	80131ec <__sinit+0xc>
 8013200:	f7ff ffc4 	bl	801318c <global_stdio_init.part.0>
 8013204:	e7f2      	b.n	80131ec <__sinit+0xc>
 8013206:	bf00      	nop
 8013208:	0801314d 	.word	0x0801314d
 801320c:	2402a560 	.word	0x2402a560

08013210 <_fwalk_sglue>:
 8013210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013214:	4607      	mov	r7, r0
 8013216:	4688      	mov	r8, r1
 8013218:	4614      	mov	r4, r2
 801321a:	2600      	movs	r6, #0
 801321c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013220:	f1b9 0901 	subs.w	r9, r9, #1
 8013224:	d505      	bpl.n	8013232 <_fwalk_sglue+0x22>
 8013226:	6824      	ldr	r4, [r4, #0]
 8013228:	2c00      	cmp	r4, #0
 801322a:	d1f7      	bne.n	801321c <_fwalk_sglue+0xc>
 801322c:	4630      	mov	r0, r6
 801322e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013232:	89ab      	ldrh	r3, [r5, #12]
 8013234:	2b01      	cmp	r3, #1
 8013236:	d907      	bls.n	8013248 <_fwalk_sglue+0x38>
 8013238:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801323c:	3301      	adds	r3, #1
 801323e:	d003      	beq.n	8013248 <_fwalk_sglue+0x38>
 8013240:	4629      	mov	r1, r5
 8013242:	4638      	mov	r0, r7
 8013244:	47c0      	blx	r8
 8013246:	4306      	orrs	r6, r0
 8013248:	3568      	adds	r5, #104	@ 0x68
 801324a:	e7e9      	b.n	8013220 <_fwalk_sglue+0x10>

0801324c <sniprintf>:
 801324c:	b40c      	push	{r2, r3}
 801324e:	b530      	push	{r4, r5, lr}
 8013250:	4b18      	ldr	r3, [pc, #96]	@ (80132b4 <sniprintf+0x68>)
 8013252:	1e0c      	subs	r4, r1, #0
 8013254:	681d      	ldr	r5, [r3, #0]
 8013256:	b09d      	sub	sp, #116	@ 0x74
 8013258:	da08      	bge.n	801326c <sniprintf+0x20>
 801325a:	238b      	movs	r3, #139	@ 0x8b
 801325c:	602b      	str	r3, [r5, #0]
 801325e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013262:	b01d      	add	sp, #116	@ 0x74
 8013264:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013268:	b002      	add	sp, #8
 801326a:	4770      	bx	lr
 801326c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013270:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013274:	f04f 0300 	mov.w	r3, #0
 8013278:	931b      	str	r3, [sp, #108]	@ 0x6c
 801327a:	bf14      	ite	ne
 801327c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8013280:	4623      	moveq	r3, r4
 8013282:	9304      	str	r3, [sp, #16]
 8013284:	9307      	str	r3, [sp, #28]
 8013286:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801328a:	9002      	str	r0, [sp, #8]
 801328c:	9006      	str	r0, [sp, #24]
 801328e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013292:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013294:	ab21      	add	r3, sp, #132	@ 0x84
 8013296:	a902      	add	r1, sp, #8
 8013298:	4628      	mov	r0, r5
 801329a:	9301      	str	r3, [sp, #4]
 801329c:	f002 fa84 	bl	80157a8 <_svfiprintf_r>
 80132a0:	1c43      	adds	r3, r0, #1
 80132a2:	bfbc      	itt	lt
 80132a4:	238b      	movlt	r3, #139	@ 0x8b
 80132a6:	602b      	strlt	r3, [r5, #0]
 80132a8:	2c00      	cmp	r4, #0
 80132aa:	d0da      	beq.n	8013262 <sniprintf+0x16>
 80132ac:	9b02      	ldr	r3, [sp, #8]
 80132ae:	2200      	movs	r2, #0
 80132b0:	701a      	strb	r2, [r3, #0]
 80132b2:	e7d6      	b.n	8013262 <sniprintf+0x16>
 80132b4:	24000164 	.word	0x24000164

080132b8 <siprintf>:
 80132b8:	b40e      	push	{r1, r2, r3}
 80132ba:	b510      	push	{r4, lr}
 80132bc:	b09d      	sub	sp, #116	@ 0x74
 80132be:	ab1f      	add	r3, sp, #124	@ 0x7c
 80132c0:	9002      	str	r0, [sp, #8]
 80132c2:	9006      	str	r0, [sp, #24]
 80132c4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80132c8:	480a      	ldr	r0, [pc, #40]	@ (80132f4 <siprintf+0x3c>)
 80132ca:	9107      	str	r1, [sp, #28]
 80132cc:	9104      	str	r1, [sp, #16]
 80132ce:	490a      	ldr	r1, [pc, #40]	@ (80132f8 <siprintf+0x40>)
 80132d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80132d4:	9105      	str	r1, [sp, #20]
 80132d6:	2400      	movs	r4, #0
 80132d8:	a902      	add	r1, sp, #8
 80132da:	6800      	ldr	r0, [r0, #0]
 80132dc:	9301      	str	r3, [sp, #4]
 80132de:	941b      	str	r4, [sp, #108]	@ 0x6c
 80132e0:	f002 fa62 	bl	80157a8 <_svfiprintf_r>
 80132e4:	9b02      	ldr	r3, [sp, #8]
 80132e6:	701c      	strb	r4, [r3, #0]
 80132e8:	b01d      	add	sp, #116	@ 0x74
 80132ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80132ee:	b003      	add	sp, #12
 80132f0:	4770      	bx	lr
 80132f2:	bf00      	nop
 80132f4:	24000164 	.word	0x24000164
 80132f8:	ffff0208 	.word	0xffff0208

080132fc <__sread>:
 80132fc:	b510      	push	{r4, lr}
 80132fe:	460c      	mov	r4, r1
 8013300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013304:	f000 f86c 	bl	80133e0 <_read_r>
 8013308:	2800      	cmp	r0, #0
 801330a:	bfab      	itete	ge
 801330c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801330e:	89a3      	ldrhlt	r3, [r4, #12]
 8013310:	181b      	addge	r3, r3, r0
 8013312:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013316:	bfac      	ite	ge
 8013318:	6563      	strge	r3, [r4, #84]	@ 0x54
 801331a:	81a3      	strhlt	r3, [r4, #12]
 801331c:	bd10      	pop	{r4, pc}

0801331e <__swrite>:
 801331e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013322:	461f      	mov	r7, r3
 8013324:	898b      	ldrh	r3, [r1, #12]
 8013326:	05db      	lsls	r3, r3, #23
 8013328:	4605      	mov	r5, r0
 801332a:	460c      	mov	r4, r1
 801332c:	4616      	mov	r6, r2
 801332e:	d505      	bpl.n	801333c <__swrite+0x1e>
 8013330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013334:	2302      	movs	r3, #2
 8013336:	2200      	movs	r2, #0
 8013338:	f000 f840 	bl	80133bc <_lseek_r>
 801333c:	89a3      	ldrh	r3, [r4, #12]
 801333e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013342:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013346:	81a3      	strh	r3, [r4, #12]
 8013348:	4632      	mov	r2, r6
 801334a:	463b      	mov	r3, r7
 801334c:	4628      	mov	r0, r5
 801334e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013352:	f000 b867 	b.w	8013424 <_write_r>

08013356 <__sseek>:
 8013356:	b510      	push	{r4, lr}
 8013358:	460c      	mov	r4, r1
 801335a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801335e:	f000 f82d 	bl	80133bc <_lseek_r>
 8013362:	1c43      	adds	r3, r0, #1
 8013364:	89a3      	ldrh	r3, [r4, #12]
 8013366:	bf15      	itete	ne
 8013368:	6560      	strne	r0, [r4, #84]	@ 0x54
 801336a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801336e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013372:	81a3      	strheq	r3, [r4, #12]
 8013374:	bf18      	it	ne
 8013376:	81a3      	strhne	r3, [r4, #12]
 8013378:	bd10      	pop	{r4, pc}

0801337a <__sclose>:
 801337a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801337e:	f000 b80d 	b.w	801339c <_close_r>

08013382 <memset>:
 8013382:	4402      	add	r2, r0
 8013384:	4603      	mov	r3, r0
 8013386:	4293      	cmp	r3, r2
 8013388:	d100      	bne.n	801338c <memset+0xa>
 801338a:	4770      	bx	lr
 801338c:	f803 1b01 	strb.w	r1, [r3], #1
 8013390:	e7f9      	b.n	8013386 <memset+0x4>
	...

08013394 <_localeconv_r>:
 8013394:	4800      	ldr	r0, [pc, #0]	@ (8013398 <_localeconv_r+0x4>)
 8013396:	4770      	bx	lr
 8013398:	240002a4 	.word	0x240002a4

0801339c <_close_r>:
 801339c:	b538      	push	{r3, r4, r5, lr}
 801339e:	4d06      	ldr	r5, [pc, #24]	@ (80133b8 <_close_r+0x1c>)
 80133a0:	2300      	movs	r3, #0
 80133a2:	4604      	mov	r4, r0
 80133a4:	4608      	mov	r0, r1
 80133a6:	602b      	str	r3, [r5, #0]
 80133a8:	f7f1 fc0e 	bl	8004bc8 <_close>
 80133ac:	1c43      	adds	r3, r0, #1
 80133ae:	d102      	bne.n	80133b6 <_close_r+0x1a>
 80133b0:	682b      	ldr	r3, [r5, #0]
 80133b2:	b103      	cbz	r3, 80133b6 <_close_r+0x1a>
 80133b4:	6023      	str	r3, [r4, #0]
 80133b6:	bd38      	pop	{r3, r4, r5, pc}
 80133b8:	2402a564 	.word	0x2402a564

080133bc <_lseek_r>:
 80133bc:	b538      	push	{r3, r4, r5, lr}
 80133be:	4d07      	ldr	r5, [pc, #28]	@ (80133dc <_lseek_r+0x20>)
 80133c0:	4604      	mov	r4, r0
 80133c2:	4608      	mov	r0, r1
 80133c4:	4611      	mov	r1, r2
 80133c6:	2200      	movs	r2, #0
 80133c8:	602a      	str	r2, [r5, #0]
 80133ca:	461a      	mov	r2, r3
 80133cc:	f7f1 fc23 	bl	8004c16 <_lseek>
 80133d0:	1c43      	adds	r3, r0, #1
 80133d2:	d102      	bne.n	80133da <_lseek_r+0x1e>
 80133d4:	682b      	ldr	r3, [r5, #0]
 80133d6:	b103      	cbz	r3, 80133da <_lseek_r+0x1e>
 80133d8:	6023      	str	r3, [r4, #0]
 80133da:	bd38      	pop	{r3, r4, r5, pc}
 80133dc:	2402a564 	.word	0x2402a564

080133e0 <_read_r>:
 80133e0:	b538      	push	{r3, r4, r5, lr}
 80133e2:	4d07      	ldr	r5, [pc, #28]	@ (8013400 <_read_r+0x20>)
 80133e4:	4604      	mov	r4, r0
 80133e6:	4608      	mov	r0, r1
 80133e8:	4611      	mov	r1, r2
 80133ea:	2200      	movs	r2, #0
 80133ec:	602a      	str	r2, [r5, #0]
 80133ee:	461a      	mov	r2, r3
 80133f0:	f7f1 fbcd 	bl	8004b8e <_read>
 80133f4:	1c43      	adds	r3, r0, #1
 80133f6:	d102      	bne.n	80133fe <_read_r+0x1e>
 80133f8:	682b      	ldr	r3, [r5, #0]
 80133fa:	b103      	cbz	r3, 80133fe <_read_r+0x1e>
 80133fc:	6023      	str	r3, [r4, #0]
 80133fe:	bd38      	pop	{r3, r4, r5, pc}
 8013400:	2402a564 	.word	0x2402a564

08013404 <_sbrk_r>:
 8013404:	b538      	push	{r3, r4, r5, lr}
 8013406:	4d06      	ldr	r5, [pc, #24]	@ (8013420 <_sbrk_r+0x1c>)
 8013408:	2300      	movs	r3, #0
 801340a:	4604      	mov	r4, r0
 801340c:	4608      	mov	r0, r1
 801340e:	602b      	str	r3, [r5, #0]
 8013410:	f7f1 fc0e 	bl	8004c30 <_sbrk>
 8013414:	1c43      	adds	r3, r0, #1
 8013416:	d102      	bne.n	801341e <_sbrk_r+0x1a>
 8013418:	682b      	ldr	r3, [r5, #0]
 801341a:	b103      	cbz	r3, 801341e <_sbrk_r+0x1a>
 801341c:	6023      	str	r3, [r4, #0]
 801341e:	bd38      	pop	{r3, r4, r5, pc}
 8013420:	2402a564 	.word	0x2402a564

08013424 <_write_r>:
 8013424:	b538      	push	{r3, r4, r5, lr}
 8013426:	4d07      	ldr	r5, [pc, #28]	@ (8013444 <_write_r+0x20>)
 8013428:	4604      	mov	r4, r0
 801342a:	4608      	mov	r0, r1
 801342c:	4611      	mov	r1, r2
 801342e:	2200      	movs	r2, #0
 8013430:	602a      	str	r2, [r5, #0]
 8013432:	461a      	mov	r2, r3
 8013434:	f7f0 f910 	bl	8003658 <_write>
 8013438:	1c43      	adds	r3, r0, #1
 801343a:	d102      	bne.n	8013442 <_write_r+0x1e>
 801343c:	682b      	ldr	r3, [r5, #0]
 801343e:	b103      	cbz	r3, 8013442 <_write_r+0x1e>
 8013440:	6023      	str	r3, [r4, #0]
 8013442:	bd38      	pop	{r3, r4, r5, pc}
 8013444:	2402a564 	.word	0x2402a564

08013448 <__errno>:
 8013448:	4b01      	ldr	r3, [pc, #4]	@ (8013450 <__errno+0x8>)
 801344a:	6818      	ldr	r0, [r3, #0]
 801344c:	4770      	bx	lr
 801344e:	bf00      	nop
 8013450:	24000164 	.word	0x24000164

08013454 <__libc_init_array>:
 8013454:	b570      	push	{r4, r5, r6, lr}
 8013456:	4d0d      	ldr	r5, [pc, #52]	@ (801348c <__libc_init_array+0x38>)
 8013458:	4c0d      	ldr	r4, [pc, #52]	@ (8013490 <__libc_init_array+0x3c>)
 801345a:	1b64      	subs	r4, r4, r5
 801345c:	10a4      	asrs	r4, r4, #2
 801345e:	2600      	movs	r6, #0
 8013460:	42a6      	cmp	r6, r4
 8013462:	d109      	bne.n	8013478 <__libc_init_array+0x24>
 8013464:	4d0b      	ldr	r5, [pc, #44]	@ (8013494 <__libc_init_array+0x40>)
 8013466:	4c0c      	ldr	r4, [pc, #48]	@ (8013498 <__libc_init_array+0x44>)
 8013468:	f003 fa6a 	bl	8016940 <_init>
 801346c:	1b64      	subs	r4, r4, r5
 801346e:	10a4      	asrs	r4, r4, #2
 8013470:	2600      	movs	r6, #0
 8013472:	42a6      	cmp	r6, r4
 8013474:	d105      	bne.n	8013482 <__libc_init_array+0x2e>
 8013476:	bd70      	pop	{r4, r5, r6, pc}
 8013478:	f855 3b04 	ldr.w	r3, [r5], #4
 801347c:	4798      	blx	r3
 801347e:	3601      	adds	r6, #1
 8013480:	e7ee      	b.n	8013460 <__libc_init_array+0xc>
 8013482:	f855 3b04 	ldr.w	r3, [r5], #4
 8013486:	4798      	blx	r3
 8013488:	3601      	adds	r6, #1
 801348a:	e7f2      	b.n	8013472 <__libc_init_array+0x1e>
 801348c:	08016ddc 	.word	0x08016ddc
 8013490:	08016ddc 	.word	0x08016ddc
 8013494:	08016ddc 	.word	0x08016ddc
 8013498:	08016de0 	.word	0x08016de0

0801349c <__retarget_lock_init_recursive>:
 801349c:	4770      	bx	lr

0801349e <__retarget_lock_acquire_recursive>:
 801349e:	4770      	bx	lr

080134a0 <__retarget_lock_release_recursive>:
 80134a0:	4770      	bx	lr

080134a2 <memcpy>:
 80134a2:	440a      	add	r2, r1
 80134a4:	4291      	cmp	r1, r2
 80134a6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80134aa:	d100      	bne.n	80134ae <memcpy+0xc>
 80134ac:	4770      	bx	lr
 80134ae:	b510      	push	{r4, lr}
 80134b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80134b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80134b8:	4291      	cmp	r1, r2
 80134ba:	d1f9      	bne.n	80134b0 <memcpy+0xe>
 80134bc:	bd10      	pop	{r4, pc}
	...

080134c0 <nanf>:
 80134c0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80134c8 <nanf+0x8>
 80134c4:	4770      	bx	lr
 80134c6:	bf00      	nop
 80134c8:	7fc00000 	.word	0x7fc00000

080134cc <quorem>:
 80134cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134d0:	6903      	ldr	r3, [r0, #16]
 80134d2:	690c      	ldr	r4, [r1, #16]
 80134d4:	42a3      	cmp	r3, r4
 80134d6:	4607      	mov	r7, r0
 80134d8:	db7e      	blt.n	80135d8 <quorem+0x10c>
 80134da:	3c01      	subs	r4, #1
 80134dc:	f101 0814 	add.w	r8, r1, #20
 80134e0:	00a3      	lsls	r3, r4, #2
 80134e2:	f100 0514 	add.w	r5, r0, #20
 80134e6:	9300      	str	r3, [sp, #0]
 80134e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80134ec:	9301      	str	r3, [sp, #4]
 80134ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80134f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80134f6:	3301      	adds	r3, #1
 80134f8:	429a      	cmp	r2, r3
 80134fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80134fe:	fbb2 f6f3 	udiv	r6, r2, r3
 8013502:	d32e      	bcc.n	8013562 <quorem+0x96>
 8013504:	f04f 0a00 	mov.w	sl, #0
 8013508:	46c4      	mov	ip, r8
 801350a:	46ae      	mov	lr, r5
 801350c:	46d3      	mov	fp, sl
 801350e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013512:	b298      	uxth	r0, r3
 8013514:	fb06 a000 	mla	r0, r6, r0, sl
 8013518:	0c02      	lsrs	r2, r0, #16
 801351a:	0c1b      	lsrs	r3, r3, #16
 801351c:	fb06 2303 	mla	r3, r6, r3, r2
 8013520:	f8de 2000 	ldr.w	r2, [lr]
 8013524:	b280      	uxth	r0, r0
 8013526:	b292      	uxth	r2, r2
 8013528:	1a12      	subs	r2, r2, r0
 801352a:	445a      	add	r2, fp
 801352c:	f8de 0000 	ldr.w	r0, [lr]
 8013530:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013534:	b29b      	uxth	r3, r3
 8013536:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801353a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801353e:	b292      	uxth	r2, r2
 8013540:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013544:	45e1      	cmp	r9, ip
 8013546:	f84e 2b04 	str.w	r2, [lr], #4
 801354a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801354e:	d2de      	bcs.n	801350e <quorem+0x42>
 8013550:	9b00      	ldr	r3, [sp, #0]
 8013552:	58eb      	ldr	r3, [r5, r3]
 8013554:	b92b      	cbnz	r3, 8013562 <quorem+0x96>
 8013556:	9b01      	ldr	r3, [sp, #4]
 8013558:	3b04      	subs	r3, #4
 801355a:	429d      	cmp	r5, r3
 801355c:	461a      	mov	r2, r3
 801355e:	d32f      	bcc.n	80135c0 <quorem+0xf4>
 8013560:	613c      	str	r4, [r7, #16]
 8013562:	4638      	mov	r0, r7
 8013564:	f001 f8a0 	bl	80146a8 <__mcmp>
 8013568:	2800      	cmp	r0, #0
 801356a:	db25      	blt.n	80135b8 <quorem+0xec>
 801356c:	4629      	mov	r1, r5
 801356e:	2000      	movs	r0, #0
 8013570:	f858 2b04 	ldr.w	r2, [r8], #4
 8013574:	f8d1 c000 	ldr.w	ip, [r1]
 8013578:	fa1f fe82 	uxth.w	lr, r2
 801357c:	fa1f f38c 	uxth.w	r3, ip
 8013580:	eba3 030e 	sub.w	r3, r3, lr
 8013584:	4403      	add	r3, r0
 8013586:	0c12      	lsrs	r2, r2, #16
 8013588:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801358c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013590:	b29b      	uxth	r3, r3
 8013592:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013596:	45c1      	cmp	r9, r8
 8013598:	f841 3b04 	str.w	r3, [r1], #4
 801359c:	ea4f 4022 	mov.w	r0, r2, asr #16
 80135a0:	d2e6      	bcs.n	8013570 <quorem+0xa4>
 80135a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80135a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80135aa:	b922      	cbnz	r2, 80135b6 <quorem+0xea>
 80135ac:	3b04      	subs	r3, #4
 80135ae:	429d      	cmp	r5, r3
 80135b0:	461a      	mov	r2, r3
 80135b2:	d30b      	bcc.n	80135cc <quorem+0x100>
 80135b4:	613c      	str	r4, [r7, #16]
 80135b6:	3601      	adds	r6, #1
 80135b8:	4630      	mov	r0, r6
 80135ba:	b003      	add	sp, #12
 80135bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135c0:	6812      	ldr	r2, [r2, #0]
 80135c2:	3b04      	subs	r3, #4
 80135c4:	2a00      	cmp	r2, #0
 80135c6:	d1cb      	bne.n	8013560 <quorem+0x94>
 80135c8:	3c01      	subs	r4, #1
 80135ca:	e7c6      	b.n	801355a <quorem+0x8e>
 80135cc:	6812      	ldr	r2, [r2, #0]
 80135ce:	3b04      	subs	r3, #4
 80135d0:	2a00      	cmp	r2, #0
 80135d2:	d1ef      	bne.n	80135b4 <quorem+0xe8>
 80135d4:	3c01      	subs	r4, #1
 80135d6:	e7ea      	b.n	80135ae <quorem+0xe2>
 80135d8:	2000      	movs	r0, #0
 80135da:	e7ee      	b.n	80135ba <quorem+0xee>
 80135dc:	0000      	movs	r0, r0
	...

080135e0 <_dtoa_r>:
 80135e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135e4:	ed2d 8b02 	vpush	{d8}
 80135e8:	69c7      	ldr	r7, [r0, #28]
 80135ea:	b091      	sub	sp, #68	@ 0x44
 80135ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 80135f0:	ec55 4b10 	vmov	r4, r5, d0
 80135f4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80135f6:	9107      	str	r1, [sp, #28]
 80135f8:	4681      	mov	r9, r0
 80135fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80135fc:	930d      	str	r3, [sp, #52]	@ 0x34
 80135fe:	b97f      	cbnz	r7, 8013620 <_dtoa_r+0x40>
 8013600:	2010      	movs	r0, #16
 8013602:	f7fe fe69 	bl	80122d8 <malloc>
 8013606:	4602      	mov	r2, r0
 8013608:	f8c9 001c 	str.w	r0, [r9, #28]
 801360c:	b920      	cbnz	r0, 8013618 <_dtoa_r+0x38>
 801360e:	4ba0      	ldr	r3, [pc, #640]	@ (8013890 <_dtoa_r+0x2b0>)
 8013610:	21ef      	movs	r1, #239	@ 0xef
 8013612:	48a0      	ldr	r0, [pc, #640]	@ (8013894 <_dtoa_r+0x2b4>)
 8013614:	f002 faa4 	bl	8015b60 <__assert_func>
 8013618:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801361c:	6007      	str	r7, [r0, #0]
 801361e:	60c7      	str	r7, [r0, #12]
 8013620:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013624:	6819      	ldr	r1, [r3, #0]
 8013626:	b159      	cbz	r1, 8013640 <_dtoa_r+0x60>
 8013628:	685a      	ldr	r2, [r3, #4]
 801362a:	604a      	str	r2, [r1, #4]
 801362c:	2301      	movs	r3, #1
 801362e:	4093      	lsls	r3, r2
 8013630:	608b      	str	r3, [r1, #8]
 8013632:	4648      	mov	r0, r9
 8013634:	f000 fdbc 	bl	80141b0 <_Bfree>
 8013638:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801363c:	2200      	movs	r2, #0
 801363e:	601a      	str	r2, [r3, #0]
 8013640:	1e2b      	subs	r3, r5, #0
 8013642:	bfbb      	ittet	lt
 8013644:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013648:	9303      	strlt	r3, [sp, #12]
 801364a:	2300      	movge	r3, #0
 801364c:	2201      	movlt	r2, #1
 801364e:	bfac      	ite	ge
 8013650:	6033      	strge	r3, [r6, #0]
 8013652:	6032      	strlt	r2, [r6, #0]
 8013654:	4b90      	ldr	r3, [pc, #576]	@ (8013898 <_dtoa_r+0x2b8>)
 8013656:	9e03      	ldr	r6, [sp, #12]
 8013658:	43b3      	bics	r3, r6
 801365a:	d110      	bne.n	801367e <_dtoa_r+0x9e>
 801365c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801365e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013662:	6013      	str	r3, [r2, #0]
 8013664:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8013668:	4323      	orrs	r3, r4
 801366a:	f000 84e6 	beq.w	801403a <_dtoa_r+0xa5a>
 801366e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013670:	4f8a      	ldr	r7, [pc, #552]	@ (801389c <_dtoa_r+0x2bc>)
 8013672:	2b00      	cmp	r3, #0
 8013674:	f000 84e8 	beq.w	8014048 <_dtoa_r+0xa68>
 8013678:	1cfb      	adds	r3, r7, #3
 801367a:	f000 bce3 	b.w	8014044 <_dtoa_r+0xa64>
 801367e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8013682:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801368a:	d10a      	bne.n	80136a2 <_dtoa_r+0xc2>
 801368c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801368e:	2301      	movs	r3, #1
 8013690:	6013      	str	r3, [r2, #0]
 8013692:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013694:	b113      	cbz	r3, 801369c <_dtoa_r+0xbc>
 8013696:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013698:	4b81      	ldr	r3, [pc, #516]	@ (80138a0 <_dtoa_r+0x2c0>)
 801369a:	6013      	str	r3, [r2, #0]
 801369c:	4f81      	ldr	r7, [pc, #516]	@ (80138a4 <_dtoa_r+0x2c4>)
 801369e:	f000 bcd3 	b.w	8014048 <_dtoa_r+0xa68>
 80136a2:	aa0e      	add	r2, sp, #56	@ 0x38
 80136a4:	a90f      	add	r1, sp, #60	@ 0x3c
 80136a6:	4648      	mov	r0, r9
 80136a8:	eeb0 0b48 	vmov.f64	d0, d8
 80136ac:	f001 f91c 	bl	80148e8 <__d2b>
 80136b0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80136b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80136b6:	9001      	str	r0, [sp, #4]
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d045      	beq.n	8013748 <_dtoa_r+0x168>
 80136bc:	eeb0 7b48 	vmov.f64	d7, d8
 80136c0:	ee18 1a90 	vmov	r1, s17
 80136c4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80136c8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80136cc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80136d0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80136d4:	2500      	movs	r5, #0
 80136d6:	ee07 1a90 	vmov	s15, r1
 80136da:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80136de:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013878 <_dtoa_r+0x298>
 80136e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80136e6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8013880 <_dtoa_r+0x2a0>
 80136ea:	eea7 6b05 	vfma.f64	d6, d7, d5
 80136ee:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013888 <_dtoa_r+0x2a8>
 80136f2:	ee07 3a90 	vmov	s15, r3
 80136f6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80136fa:	eeb0 7b46 	vmov.f64	d7, d6
 80136fe:	eea4 7b05 	vfma.f64	d7, d4, d5
 8013702:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8013706:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801370a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801370e:	ee16 8a90 	vmov	r8, s13
 8013712:	d508      	bpl.n	8013726 <_dtoa_r+0x146>
 8013714:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8013718:	eeb4 6b47 	vcmp.f64	d6, d7
 801371c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013720:	bf18      	it	ne
 8013722:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8013726:	f1b8 0f16 	cmp.w	r8, #22
 801372a:	d82b      	bhi.n	8013784 <_dtoa_r+0x1a4>
 801372c:	495e      	ldr	r1, [pc, #376]	@ (80138a8 <_dtoa_r+0x2c8>)
 801372e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8013732:	ed91 7b00 	vldr	d7, [r1]
 8013736:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801373a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801373e:	d501      	bpl.n	8013744 <_dtoa_r+0x164>
 8013740:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8013744:	2100      	movs	r1, #0
 8013746:	e01e      	b.n	8013786 <_dtoa_r+0x1a6>
 8013748:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801374a:	4413      	add	r3, r2
 801374c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8013750:	2920      	cmp	r1, #32
 8013752:	bfc1      	itttt	gt
 8013754:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8013758:	408e      	lslgt	r6, r1
 801375a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801375e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8013762:	bfd6      	itet	le
 8013764:	f1c1 0120 	rsble	r1, r1, #32
 8013768:	4331      	orrgt	r1, r6
 801376a:	fa04 f101 	lslle.w	r1, r4, r1
 801376e:	ee07 1a90 	vmov	s15, r1
 8013772:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8013776:	3b01      	subs	r3, #1
 8013778:	ee17 1a90 	vmov	r1, s15
 801377c:	2501      	movs	r5, #1
 801377e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8013782:	e7a8      	b.n	80136d6 <_dtoa_r+0xf6>
 8013784:	2101      	movs	r1, #1
 8013786:	1ad2      	subs	r2, r2, r3
 8013788:	1e53      	subs	r3, r2, #1
 801378a:	9306      	str	r3, [sp, #24]
 801378c:	bf45      	ittet	mi
 801378e:	f1c2 0301 	rsbmi	r3, r2, #1
 8013792:	9304      	strmi	r3, [sp, #16]
 8013794:	2300      	movpl	r3, #0
 8013796:	2300      	movmi	r3, #0
 8013798:	bf4c      	ite	mi
 801379a:	9306      	strmi	r3, [sp, #24]
 801379c:	9304      	strpl	r3, [sp, #16]
 801379e:	f1b8 0f00 	cmp.w	r8, #0
 80137a2:	910c      	str	r1, [sp, #48]	@ 0x30
 80137a4:	db18      	blt.n	80137d8 <_dtoa_r+0x1f8>
 80137a6:	9b06      	ldr	r3, [sp, #24]
 80137a8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80137ac:	4443      	add	r3, r8
 80137ae:	9306      	str	r3, [sp, #24]
 80137b0:	2300      	movs	r3, #0
 80137b2:	9a07      	ldr	r2, [sp, #28]
 80137b4:	2a09      	cmp	r2, #9
 80137b6:	d845      	bhi.n	8013844 <_dtoa_r+0x264>
 80137b8:	2a05      	cmp	r2, #5
 80137ba:	bfc4      	itt	gt
 80137bc:	3a04      	subgt	r2, #4
 80137be:	9207      	strgt	r2, [sp, #28]
 80137c0:	9a07      	ldr	r2, [sp, #28]
 80137c2:	f1a2 0202 	sub.w	r2, r2, #2
 80137c6:	bfcc      	ite	gt
 80137c8:	2400      	movgt	r4, #0
 80137ca:	2401      	movle	r4, #1
 80137cc:	2a03      	cmp	r2, #3
 80137ce:	d844      	bhi.n	801385a <_dtoa_r+0x27a>
 80137d0:	e8df f002 	tbb	[pc, r2]
 80137d4:	0b173634 	.word	0x0b173634
 80137d8:	9b04      	ldr	r3, [sp, #16]
 80137da:	2200      	movs	r2, #0
 80137dc:	eba3 0308 	sub.w	r3, r3, r8
 80137e0:	9304      	str	r3, [sp, #16]
 80137e2:	920a      	str	r2, [sp, #40]	@ 0x28
 80137e4:	f1c8 0300 	rsb	r3, r8, #0
 80137e8:	e7e3      	b.n	80137b2 <_dtoa_r+0x1d2>
 80137ea:	2201      	movs	r2, #1
 80137ec:	9208      	str	r2, [sp, #32]
 80137ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80137f0:	eb08 0b02 	add.w	fp, r8, r2
 80137f4:	f10b 0a01 	add.w	sl, fp, #1
 80137f8:	4652      	mov	r2, sl
 80137fa:	2a01      	cmp	r2, #1
 80137fc:	bfb8      	it	lt
 80137fe:	2201      	movlt	r2, #1
 8013800:	e006      	b.n	8013810 <_dtoa_r+0x230>
 8013802:	2201      	movs	r2, #1
 8013804:	9208      	str	r2, [sp, #32]
 8013806:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013808:	2a00      	cmp	r2, #0
 801380a:	dd29      	ble.n	8013860 <_dtoa_r+0x280>
 801380c:	4693      	mov	fp, r2
 801380e:	4692      	mov	sl, r2
 8013810:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8013814:	2100      	movs	r1, #0
 8013816:	2004      	movs	r0, #4
 8013818:	f100 0614 	add.w	r6, r0, #20
 801381c:	4296      	cmp	r6, r2
 801381e:	d926      	bls.n	801386e <_dtoa_r+0x28e>
 8013820:	6079      	str	r1, [r7, #4]
 8013822:	4648      	mov	r0, r9
 8013824:	9305      	str	r3, [sp, #20]
 8013826:	f000 fc83 	bl	8014130 <_Balloc>
 801382a:	9b05      	ldr	r3, [sp, #20]
 801382c:	4607      	mov	r7, r0
 801382e:	2800      	cmp	r0, #0
 8013830:	d13e      	bne.n	80138b0 <_dtoa_r+0x2d0>
 8013832:	4b1e      	ldr	r3, [pc, #120]	@ (80138ac <_dtoa_r+0x2cc>)
 8013834:	4602      	mov	r2, r0
 8013836:	f240 11af 	movw	r1, #431	@ 0x1af
 801383a:	e6ea      	b.n	8013612 <_dtoa_r+0x32>
 801383c:	2200      	movs	r2, #0
 801383e:	e7e1      	b.n	8013804 <_dtoa_r+0x224>
 8013840:	2200      	movs	r2, #0
 8013842:	e7d3      	b.n	80137ec <_dtoa_r+0x20c>
 8013844:	2401      	movs	r4, #1
 8013846:	2200      	movs	r2, #0
 8013848:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801384c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8013850:	2100      	movs	r1, #0
 8013852:	46da      	mov	sl, fp
 8013854:	2212      	movs	r2, #18
 8013856:	9109      	str	r1, [sp, #36]	@ 0x24
 8013858:	e7da      	b.n	8013810 <_dtoa_r+0x230>
 801385a:	2201      	movs	r2, #1
 801385c:	9208      	str	r2, [sp, #32]
 801385e:	e7f5      	b.n	801384c <_dtoa_r+0x26c>
 8013860:	f04f 0b01 	mov.w	fp, #1
 8013864:	46da      	mov	sl, fp
 8013866:	465a      	mov	r2, fp
 8013868:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801386c:	e7d0      	b.n	8013810 <_dtoa_r+0x230>
 801386e:	3101      	adds	r1, #1
 8013870:	0040      	lsls	r0, r0, #1
 8013872:	e7d1      	b.n	8013818 <_dtoa_r+0x238>
 8013874:	f3af 8000 	nop.w
 8013878:	636f4361 	.word	0x636f4361
 801387c:	3fd287a7 	.word	0x3fd287a7
 8013880:	8b60c8b3 	.word	0x8b60c8b3
 8013884:	3fc68a28 	.word	0x3fc68a28
 8013888:	509f79fb 	.word	0x509f79fb
 801388c:	3fd34413 	.word	0x3fd34413
 8013890:	080169f2 	.word	0x080169f2
 8013894:	08016a09 	.word	0x08016a09
 8013898:	7ff00000 	.word	0x7ff00000
 801389c:	080169ee 	.word	0x080169ee
 80138a0:	080169bd 	.word	0x080169bd
 80138a4:	080169bc 	.word	0x080169bc
 80138a8:	08016bb8 	.word	0x08016bb8
 80138ac:	08016a61 	.word	0x08016a61
 80138b0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80138b4:	f1ba 0f0e 	cmp.w	sl, #14
 80138b8:	6010      	str	r0, [r2, #0]
 80138ba:	d86e      	bhi.n	801399a <_dtoa_r+0x3ba>
 80138bc:	2c00      	cmp	r4, #0
 80138be:	d06c      	beq.n	801399a <_dtoa_r+0x3ba>
 80138c0:	f1b8 0f00 	cmp.w	r8, #0
 80138c4:	f340 80b4 	ble.w	8013a30 <_dtoa_r+0x450>
 80138c8:	4ac8      	ldr	r2, [pc, #800]	@ (8013bec <_dtoa_r+0x60c>)
 80138ca:	f008 010f 	and.w	r1, r8, #15
 80138ce:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80138d2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80138d6:	ed92 7b00 	vldr	d7, [r2]
 80138da:	ea4f 1128 	mov.w	r1, r8, asr #4
 80138de:	f000 809b 	beq.w	8013a18 <_dtoa_r+0x438>
 80138e2:	4ac3      	ldr	r2, [pc, #780]	@ (8013bf0 <_dtoa_r+0x610>)
 80138e4:	ed92 6b08 	vldr	d6, [r2, #32]
 80138e8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80138ec:	ed8d 6b02 	vstr	d6, [sp, #8]
 80138f0:	f001 010f 	and.w	r1, r1, #15
 80138f4:	2203      	movs	r2, #3
 80138f6:	48be      	ldr	r0, [pc, #760]	@ (8013bf0 <_dtoa_r+0x610>)
 80138f8:	2900      	cmp	r1, #0
 80138fa:	f040 808f 	bne.w	8013a1c <_dtoa_r+0x43c>
 80138fe:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013902:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8013906:	ed8d 7b02 	vstr	d7, [sp, #8]
 801390a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801390c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013910:	2900      	cmp	r1, #0
 8013912:	f000 80b3 	beq.w	8013a7c <_dtoa_r+0x49c>
 8013916:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801391a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801391e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013922:	f140 80ab 	bpl.w	8013a7c <_dtoa_r+0x49c>
 8013926:	f1ba 0f00 	cmp.w	sl, #0
 801392a:	f000 80a7 	beq.w	8013a7c <_dtoa_r+0x49c>
 801392e:	f1bb 0f00 	cmp.w	fp, #0
 8013932:	dd30      	ble.n	8013996 <_dtoa_r+0x3b6>
 8013934:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8013938:	ee27 7b06 	vmul.f64	d7, d7, d6
 801393c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013940:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8013944:	9105      	str	r1, [sp, #20]
 8013946:	3201      	adds	r2, #1
 8013948:	465c      	mov	r4, fp
 801394a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801394e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8013952:	ee07 2a90 	vmov	s15, r2
 8013956:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801395a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801395e:	ee15 2a90 	vmov	r2, s11
 8013962:	ec51 0b15 	vmov	r0, r1, d5
 8013966:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801396a:	2c00      	cmp	r4, #0
 801396c:	f040 808a 	bne.w	8013a84 <_dtoa_r+0x4a4>
 8013970:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8013974:	ee36 6b47 	vsub.f64	d6, d6, d7
 8013978:	ec41 0b17 	vmov	d7, r0, r1
 801397c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013984:	f300 826a 	bgt.w	8013e5c <_dtoa_r+0x87c>
 8013988:	eeb1 7b47 	vneg.f64	d7, d7
 801398c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013994:	d423      	bmi.n	80139de <_dtoa_r+0x3fe>
 8013996:	ed8d 8b02 	vstr	d8, [sp, #8]
 801399a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801399c:	2a00      	cmp	r2, #0
 801399e:	f2c0 8129 	blt.w	8013bf4 <_dtoa_r+0x614>
 80139a2:	f1b8 0f0e 	cmp.w	r8, #14
 80139a6:	f300 8125 	bgt.w	8013bf4 <_dtoa_r+0x614>
 80139aa:	4b90      	ldr	r3, [pc, #576]	@ (8013bec <_dtoa_r+0x60c>)
 80139ac:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80139b0:	ed93 6b00 	vldr	d6, [r3]
 80139b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	f280 80c8 	bge.w	8013b4c <_dtoa_r+0x56c>
 80139bc:	f1ba 0f00 	cmp.w	sl, #0
 80139c0:	f300 80c4 	bgt.w	8013b4c <_dtoa_r+0x56c>
 80139c4:	d10b      	bne.n	80139de <_dtoa_r+0x3fe>
 80139c6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80139ca:	ee26 6b07 	vmul.f64	d6, d6, d7
 80139ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80139d2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80139d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139da:	f2c0 823c 	blt.w	8013e56 <_dtoa_r+0x876>
 80139de:	2400      	movs	r4, #0
 80139e0:	4625      	mov	r5, r4
 80139e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80139e4:	43db      	mvns	r3, r3
 80139e6:	9305      	str	r3, [sp, #20]
 80139e8:	463e      	mov	r6, r7
 80139ea:	f04f 0800 	mov.w	r8, #0
 80139ee:	4621      	mov	r1, r4
 80139f0:	4648      	mov	r0, r9
 80139f2:	f000 fbdd 	bl	80141b0 <_Bfree>
 80139f6:	2d00      	cmp	r5, #0
 80139f8:	f000 80a2 	beq.w	8013b40 <_dtoa_r+0x560>
 80139fc:	f1b8 0f00 	cmp.w	r8, #0
 8013a00:	d005      	beq.n	8013a0e <_dtoa_r+0x42e>
 8013a02:	45a8      	cmp	r8, r5
 8013a04:	d003      	beq.n	8013a0e <_dtoa_r+0x42e>
 8013a06:	4641      	mov	r1, r8
 8013a08:	4648      	mov	r0, r9
 8013a0a:	f000 fbd1 	bl	80141b0 <_Bfree>
 8013a0e:	4629      	mov	r1, r5
 8013a10:	4648      	mov	r0, r9
 8013a12:	f000 fbcd 	bl	80141b0 <_Bfree>
 8013a16:	e093      	b.n	8013b40 <_dtoa_r+0x560>
 8013a18:	2202      	movs	r2, #2
 8013a1a:	e76c      	b.n	80138f6 <_dtoa_r+0x316>
 8013a1c:	07cc      	lsls	r4, r1, #31
 8013a1e:	d504      	bpl.n	8013a2a <_dtoa_r+0x44a>
 8013a20:	ed90 6b00 	vldr	d6, [r0]
 8013a24:	3201      	adds	r2, #1
 8013a26:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013a2a:	1049      	asrs	r1, r1, #1
 8013a2c:	3008      	adds	r0, #8
 8013a2e:	e763      	b.n	80138f8 <_dtoa_r+0x318>
 8013a30:	d022      	beq.n	8013a78 <_dtoa_r+0x498>
 8013a32:	f1c8 0100 	rsb	r1, r8, #0
 8013a36:	4a6d      	ldr	r2, [pc, #436]	@ (8013bec <_dtoa_r+0x60c>)
 8013a38:	f001 000f 	and.w	r0, r1, #15
 8013a3c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8013a40:	ed92 7b00 	vldr	d7, [r2]
 8013a44:	ee28 7b07 	vmul.f64	d7, d8, d7
 8013a48:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013a4c:	4868      	ldr	r0, [pc, #416]	@ (8013bf0 <_dtoa_r+0x610>)
 8013a4e:	1109      	asrs	r1, r1, #4
 8013a50:	2400      	movs	r4, #0
 8013a52:	2202      	movs	r2, #2
 8013a54:	b929      	cbnz	r1, 8013a62 <_dtoa_r+0x482>
 8013a56:	2c00      	cmp	r4, #0
 8013a58:	f43f af57 	beq.w	801390a <_dtoa_r+0x32a>
 8013a5c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013a60:	e753      	b.n	801390a <_dtoa_r+0x32a>
 8013a62:	07ce      	lsls	r6, r1, #31
 8013a64:	d505      	bpl.n	8013a72 <_dtoa_r+0x492>
 8013a66:	ed90 6b00 	vldr	d6, [r0]
 8013a6a:	3201      	adds	r2, #1
 8013a6c:	2401      	movs	r4, #1
 8013a6e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013a72:	1049      	asrs	r1, r1, #1
 8013a74:	3008      	adds	r0, #8
 8013a76:	e7ed      	b.n	8013a54 <_dtoa_r+0x474>
 8013a78:	2202      	movs	r2, #2
 8013a7a:	e746      	b.n	801390a <_dtoa_r+0x32a>
 8013a7c:	f8cd 8014 	str.w	r8, [sp, #20]
 8013a80:	4654      	mov	r4, sl
 8013a82:	e762      	b.n	801394a <_dtoa_r+0x36a>
 8013a84:	4a59      	ldr	r2, [pc, #356]	@ (8013bec <_dtoa_r+0x60c>)
 8013a86:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8013a8a:	ed12 4b02 	vldr	d4, [r2, #-8]
 8013a8e:	9a08      	ldr	r2, [sp, #32]
 8013a90:	ec41 0b17 	vmov	d7, r0, r1
 8013a94:	443c      	add	r4, r7
 8013a96:	b34a      	cbz	r2, 8013aec <_dtoa_r+0x50c>
 8013a98:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8013a9c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8013aa0:	463e      	mov	r6, r7
 8013aa2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8013aa6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013aaa:	ee35 7b47 	vsub.f64	d7, d5, d7
 8013aae:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013ab2:	ee14 2a90 	vmov	r2, s9
 8013ab6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013aba:	3230      	adds	r2, #48	@ 0x30
 8013abc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013ac0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ac8:	f806 2b01 	strb.w	r2, [r6], #1
 8013acc:	d438      	bmi.n	8013b40 <_dtoa_r+0x560>
 8013ace:	ee32 5b46 	vsub.f64	d5, d2, d6
 8013ad2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8013ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ada:	d46e      	bmi.n	8013bba <_dtoa_r+0x5da>
 8013adc:	42a6      	cmp	r6, r4
 8013ade:	f43f af5a 	beq.w	8013996 <_dtoa_r+0x3b6>
 8013ae2:	ee27 7b03 	vmul.f64	d7, d7, d3
 8013ae6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013aea:	e7e0      	b.n	8013aae <_dtoa_r+0x4ce>
 8013aec:	4621      	mov	r1, r4
 8013aee:	463e      	mov	r6, r7
 8013af0:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013af4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013af8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013afc:	ee14 2a90 	vmov	r2, s9
 8013b00:	3230      	adds	r2, #48	@ 0x30
 8013b02:	f806 2b01 	strb.w	r2, [r6], #1
 8013b06:	42a6      	cmp	r6, r4
 8013b08:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013b0c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013b10:	d119      	bne.n	8013b46 <_dtoa_r+0x566>
 8013b12:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8013b16:	ee37 4b05 	vadd.f64	d4, d7, d5
 8013b1a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8013b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b22:	dc4a      	bgt.n	8013bba <_dtoa_r+0x5da>
 8013b24:	ee35 5b47 	vsub.f64	d5, d5, d7
 8013b28:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8013b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b30:	f57f af31 	bpl.w	8013996 <_dtoa_r+0x3b6>
 8013b34:	460e      	mov	r6, r1
 8013b36:	3901      	subs	r1, #1
 8013b38:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013b3c:	2b30      	cmp	r3, #48	@ 0x30
 8013b3e:	d0f9      	beq.n	8013b34 <_dtoa_r+0x554>
 8013b40:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8013b44:	e027      	b.n	8013b96 <_dtoa_r+0x5b6>
 8013b46:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013b4a:	e7d5      	b.n	8013af8 <_dtoa_r+0x518>
 8013b4c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013b50:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8013b54:	463e      	mov	r6, r7
 8013b56:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8013b5a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8013b5e:	ee15 3a10 	vmov	r3, s10
 8013b62:	3330      	adds	r3, #48	@ 0x30
 8013b64:	f806 3b01 	strb.w	r3, [r6], #1
 8013b68:	1bf3      	subs	r3, r6, r7
 8013b6a:	459a      	cmp	sl, r3
 8013b6c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013b70:	eea3 7b46 	vfms.f64	d7, d3, d6
 8013b74:	d132      	bne.n	8013bdc <_dtoa_r+0x5fc>
 8013b76:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013b7a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b82:	dc18      	bgt.n	8013bb6 <_dtoa_r+0x5d6>
 8013b84:	eeb4 7b46 	vcmp.f64	d7, d6
 8013b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b8c:	d103      	bne.n	8013b96 <_dtoa_r+0x5b6>
 8013b8e:	ee15 3a10 	vmov	r3, s10
 8013b92:	07db      	lsls	r3, r3, #31
 8013b94:	d40f      	bmi.n	8013bb6 <_dtoa_r+0x5d6>
 8013b96:	9901      	ldr	r1, [sp, #4]
 8013b98:	4648      	mov	r0, r9
 8013b9a:	f000 fb09 	bl	80141b0 <_Bfree>
 8013b9e:	2300      	movs	r3, #0
 8013ba0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013ba2:	7033      	strb	r3, [r6, #0]
 8013ba4:	f108 0301 	add.w	r3, r8, #1
 8013ba8:	6013      	str	r3, [r2, #0]
 8013baa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	f000 824b 	beq.w	8014048 <_dtoa_r+0xa68>
 8013bb2:	601e      	str	r6, [r3, #0]
 8013bb4:	e248      	b.n	8014048 <_dtoa_r+0xa68>
 8013bb6:	f8cd 8014 	str.w	r8, [sp, #20]
 8013bba:	4633      	mov	r3, r6
 8013bbc:	461e      	mov	r6, r3
 8013bbe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013bc2:	2a39      	cmp	r2, #57	@ 0x39
 8013bc4:	d106      	bne.n	8013bd4 <_dtoa_r+0x5f4>
 8013bc6:	429f      	cmp	r7, r3
 8013bc8:	d1f8      	bne.n	8013bbc <_dtoa_r+0x5dc>
 8013bca:	9a05      	ldr	r2, [sp, #20]
 8013bcc:	3201      	adds	r2, #1
 8013bce:	9205      	str	r2, [sp, #20]
 8013bd0:	2230      	movs	r2, #48	@ 0x30
 8013bd2:	703a      	strb	r2, [r7, #0]
 8013bd4:	781a      	ldrb	r2, [r3, #0]
 8013bd6:	3201      	adds	r2, #1
 8013bd8:	701a      	strb	r2, [r3, #0]
 8013bda:	e7b1      	b.n	8013b40 <_dtoa_r+0x560>
 8013bdc:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013be0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013be8:	d1b5      	bne.n	8013b56 <_dtoa_r+0x576>
 8013bea:	e7d4      	b.n	8013b96 <_dtoa_r+0x5b6>
 8013bec:	08016bb8 	.word	0x08016bb8
 8013bf0:	08016b90 	.word	0x08016b90
 8013bf4:	9908      	ldr	r1, [sp, #32]
 8013bf6:	2900      	cmp	r1, #0
 8013bf8:	f000 80e9 	beq.w	8013dce <_dtoa_r+0x7ee>
 8013bfc:	9907      	ldr	r1, [sp, #28]
 8013bfe:	2901      	cmp	r1, #1
 8013c00:	f300 80cb 	bgt.w	8013d9a <_dtoa_r+0x7ba>
 8013c04:	2d00      	cmp	r5, #0
 8013c06:	f000 80c4 	beq.w	8013d92 <_dtoa_r+0x7b2>
 8013c0a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013c0e:	9e04      	ldr	r6, [sp, #16]
 8013c10:	461c      	mov	r4, r3
 8013c12:	9305      	str	r3, [sp, #20]
 8013c14:	9b04      	ldr	r3, [sp, #16]
 8013c16:	4413      	add	r3, r2
 8013c18:	9304      	str	r3, [sp, #16]
 8013c1a:	9b06      	ldr	r3, [sp, #24]
 8013c1c:	2101      	movs	r1, #1
 8013c1e:	4413      	add	r3, r2
 8013c20:	4648      	mov	r0, r9
 8013c22:	9306      	str	r3, [sp, #24]
 8013c24:	f000 fbc2 	bl	80143ac <__i2b>
 8013c28:	9b05      	ldr	r3, [sp, #20]
 8013c2a:	4605      	mov	r5, r0
 8013c2c:	b166      	cbz	r6, 8013c48 <_dtoa_r+0x668>
 8013c2e:	9a06      	ldr	r2, [sp, #24]
 8013c30:	2a00      	cmp	r2, #0
 8013c32:	dd09      	ble.n	8013c48 <_dtoa_r+0x668>
 8013c34:	42b2      	cmp	r2, r6
 8013c36:	9904      	ldr	r1, [sp, #16]
 8013c38:	bfa8      	it	ge
 8013c3a:	4632      	movge	r2, r6
 8013c3c:	1a89      	subs	r1, r1, r2
 8013c3e:	9104      	str	r1, [sp, #16]
 8013c40:	9906      	ldr	r1, [sp, #24]
 8013c42:	1ab6      	subs	r6, r6, r2
 8013c44:	1a8a      	subs	r2, r1, r2
 8013c46:	9206      	str	r2, [sp, #24]
 8013c48:	b30b      	cbz	r3, 8013c8e <_dtoa_r+0x6ae>
 8013c4a:	9a08      	ldr	r2, [sp, #32]
 8013c4c:	2a00      	cmp	r2, #0
 8013c4e:	f000 80c5 	beq.w	8013ddc <_dtoa_r+0x7fc>
 8013c52:	2c00      	cmp	r4, #0
 8013c54:	f000 80bf 	beq.w	8013dd6 <_dtoa_r+0x7f6>
 8013c58:	4629      	mov	r1, r5
 8013c5a:	4622      	mov	r2, r4
 8013c5c:	4648      	mov	r0, r9
 8013c5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013c60:	f000 fc5c 	bl	801451c <__pow5mult>
 8013c64:	9a01      	ldr	r2, [sp, #4]
 8013c66:	4601      	mov	r1, r0
 8013c68:	4605      	mov	r5, r0
 8013c6a:	4648      	mov	r0, r9
 8013c6c:	f000 fbb4 	bl	80143d8 <__multiply>
 8013c70:	9901      	ldr	r1, [sp, #4]
 8013c72:	9005      	str	r0, [sp, #20]
 8013c74:	4648      	mov	r0, r9
 8013c76:	f000 fa9b 	bl	80141b0 <_Bfree>
 8013c7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013c7c:	1b1b      	subs	r3, r3, r4
 8013c7e:	f000 80b0 	beq.w	8013de2 <_dtoa_r+0x802>
 8013c82:	9905      	ldr	r1, [sp, #20]
 8013c84:	461a      	mov	r2, r3
 8013c86:	4648      	mov	r0, r9
 8013c88:	f000 fc48 	bl	801451c <__pow5mult>
 8013c8c:	9001      	str	r0, [sp, #4]
 8013c8e:	2101      	movs	r1, #1
 8013c90:	4648      	mov	r0, r9
 8013c92:	f000 fb8b 	bl	80143ac <__i2b>
 8013c96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013c98:	4604      	mov	r4, r0
 8013c9a:	2b00      	cmp	r3, #0
 8013c9c:	f000 81da 	beq.w	8014054 <_dtoa_r+0xa74>
 8013ca0:	461a      	mov	r2, r3
 8013ca2:	4601      	mov	r1, r0
 8013ca4:	4648      	mov	r0, r9
 8013ca6:	f000 fc39 	bl	801451c <__pow5mult>
 8013caa:	9b07      	ldr	r3, [sp, #28]
 8013cac:	2b01      	cmp	r3, #1
 8013cae:	4604      	mov	r4, r0
 8013cb0:	f300 80a0 	bgt.w	8013df4 <_dtoa_r+0x814>
 8013cb4:	9b02      	ldr	r3, [sp, #8]
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	f040 8096 	bne.w	8013de8 <_dtoa_r+0x808>
 8013cbc:	9b03      	ldr	r3, [sp, #12]
 8013cbe:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8013cc2:	2a00      	cmp	r2, #0
 8013cc4:	f040 8092 	bne.w	8013dec <_dtoa_r+0x80c>
 8013cc8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8013ccc:	0d12      	lsrs	r2, r2, #20
 8013cce:	0512      	lsls	r2, r2, #20
 8013cd0:	2a00      	cmp	r2, #0
 8013cd2:	f000 808d 	beq.w	8013df0 <_dtoa_r+0x810>
 8013cd6:	9b04      	ldr	r3, [sp, #16]
 8013cd8:	3301      	adds	r3, #1
 8013cda:	9304      	str	r3, [sp, #16]
 8013cdc:	9b06      	ldr	r3, [sp, #24]
 8013cde:	3301      	adds	r3, #1
 8013ce0:	9306      	str	r3, [sp, #24]
 8013ce2:	2301      	movs	r3, #1
 8013ce4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013ce6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013ce8:	2b00      	cmp	r3, #0
 8013cea:	f000 81b9 	beq.w	8014060 <_dtoa_r+0xa80>
 8013cee:	6922      	ldr	r2, [r4, #16]
 8013cf0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8013cf4:	6910      	ldr	r0, [r2, #16]
 8013cf6:	f000 fb0d 	bl	8014314 <__hi0bits>
 8013cfa:	f1c0 0020 	rsb	r0, r0, #32
 8013cfe:	9b06      	ldr	r3, [sp, #24]
 8013d00:	4418      	add	r0, r3
 8013d02:	f010 001f 	ands.w	r0, r0, #31
 8013d06:	f000 8081 	beq.w	8013e0c <_dtoa_r+0x82c>
 8013d0a:	f1c0 0220 	rsb	r2, r0, #32
 8013d0e:	2a04      	cmp	r2, #4
 8013d10:	dd73      	ble.n	8013dfa <_dtoa_r+0x81a>
 8013d12:	9b04      	ldr	r3, [sp, #16]
 8013d14:	f1c0 001c 	rsb	r0, r0, #28
 8013d18:	4403      	add	r3, r0
 8013d1a:	9304      	str	r3, [sp, #16]
 8013d1c:	9b06      	ldr	r3, [sp, #24]
 8013d1e:	4406      	add	r6, r0
 8013d20:	4403      	add	r3, r0
 8013d22:	9306      	str	r3, [sp, #24]
 8013d24:	9b04      	ldr	r3, [sp, #16]
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	dd05      	ble.n	8013d36 <_dtoa_r+0x756>
 8013d2a:	9901      	ldr	r1, [sp, #4]
 8013d2c:	461a      	mov	r2, r3
 8013d2e:	4648      	mov	r0, r9
 8013d30:	f000 fc4e 	bl	80145d0 <__lshift>
 8013d34:	9001      	str	r0, [sp, #4]
 8013d36:	9b06      	ldr	r3, [sp, #24]
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	dd05      	ble.n	8013d48 <_dtoa_r+0x768>
 8013d3c:	4621      	mov	r1, r4
 8013d3e:	461a      	mov	r2, r3
 8013d40:	4648      	mov	r0, r9
 8013d42:	f000 fc45 	bl	80145d0 <__lshift>
 8013d46:	4604      	mov	r4, r0
 8013d48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	d060      	beq.n	8013e10 <_dtoa_r+0x830>
 8013d4e:	9801      	ldr	r0, [sp, #4]
 8013d50:	4621      	mov	r1, r4
 8013d52:	f000 fca9 	bl	80146a8 <__mcmp>
 8013d56:	2800      	cmp	r0, #0
 8013d58:	da5a      	bge.n	8013e10 <_dtoa_r+0x830>
 8013d5a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8013d5e:	9305      	str	r3, [sp, #20]
 8013d60:	9901      	ldr	r1, [sp, #4]
 8013d62:	2300      	movs	r3, #0
 8013d64:	220a      	movs	r2, #10
 8013d66:	4648      	mov	r0, r9
 8013d68:	f000 fa44 	bl	80141f4 <__multadd>
 8013d6c:	9b08      	ldr	r3, [sp, #32]
 8013d6e:	9001      	str	r0, [sp, #4]
 8013d70:	2b00      	cmp	r3, #0
 8013d72:	f000 8177 	beq.w	8014064 <_dtoa_r+0xa84>
 8013d76:	4629      	mov	r1, r5
 8013d78:	2300      	movs	r3, #0
 8013d7a:	220a      	movs	r2, #10
 8013d7c:	4648      	mov	r0, r9
 8013d7e:	f000 fa39 	bl	80141f4 <__multadd>
 8013d82:	f1bb 0f00 	cmp.w	fp, #0
 8013d86:	4605      	mov	r5, r0
 8013d88:	dc6e      	bgt.n	8013e68 <_dtoa_r+0x888>
 8013d8a:	9b07      	ldr	r3, [sp, #28]
 8013d8c:	2b02      	cmp	r3, #2
 8013d8e:	dc48      	bgt.n	8013e22 <_dtoa_r+0x842>
 8013d90:	e06a      	b.n	8013e68 <_dtoa_r+0x888>
 8013d92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013d94:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013d98:	e739      	b.n	8013c0e <_dtoa_r+0x62e>
 8013d9a:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 8013d9e:	42a3      	cmp	r3, r4
 8013da0:	db07      	blt.n	8013db2 <_dtoa_r+0x7d2>
 8013da2:	f1ba 0f00 	cmp.w	sl, #0
 8013da6:	eba3 0404 	sub.w	r4, r3, r4
 8013daa:	db0b      	blt.n	8013dc4 <_dtoa_r+0x7e4>
 8013dac:	9e04      	ldr	r6, [sp, #16]
 8013dae:	4652      	mov	r2, sl
 8013db0:	e72f      	b.n	8013c12 <_dtoa_r+0x632>
 8013db2:	1ae2      	subs	r2, r4, r3
 8013db4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013db6:	9e04      	ldr	r6, [sp, #16]
 8013db8:	4413      	add	r3, r2
 8013dba:	930a      	str	r3, [sp, #40]	@ 0x28
 8013dbc:	4652      	mov	r2, sl
 8013dbe:	4623      	mov	r3, r4
 8013dc0:	2400      	movs	r4, #0
 8013dc2:	e726      	b.n	8013c12 <_dtoa_r+0x632>
 8013dc4:	9a04      	ldr	r2, [sp, #16]
 8013dc6:	eba2 060a 	sub.w	r6, r2, sl
 8013dca:	2200      	movs	r2, #0
 8013dcc:	e721      	b.n	8013c12 <_dtoa_r+0x632>
 8013dce:	9e04      	ldr	r6, [sp, #16]
 8013dd0:	9d08      	ldr	r5, [sp, #32]
 8013dd2:	461c      	mov	r4, r3
 8013dd4:	e72a      	b.n	8013c2c <_dtoa_r+0x64c>
 8013dd6:	9a01      	ldr	r2, [sp, #4]
 8013dd8:	9205      	str	r2, [sp, #20]
 8013dda:	e752      	b.n	8013c82 <_dtoa_r+0x6a2>
 8013ddc:	9901      	ldr	r1, [sp, #4]
 8013dde:	461a      	mov	r2, r3
 8013de0:	e751      	b.n	8013c86 <_dtoa_r+0x6a6>
 8013de2:	9b05      	ldr	r3, [sp, #20]
 8013de4:	9301      	str	r3, [sp, #4]
 8013de6:	e752      	b.n	8013c8e <_dtoa_r+0x6ae>
 8013de8:	2300      	movs	r3, #0
 8013dea:	e77b      	b.n	8013ce4 <_dtoa_r+0x704>
 8013dec:	9b02      	ldr	r3, [sp, #8]
 8013dee:	e779      	b.n	8013ce4 <_dtoa_r+0x704>
 8013df0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013df2:	e778      	b.n	8013ce6 <_dtoa_r+0x706>
 8013df4:	2300      	movs	r3, #0
 8013df6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013df8:	e779      	b.n	8013cee <_dtoa_r+0x70e>
 8013dfa:	d093      	beq.n	8013d24 <_dtoa_r+0x744>
 8013dfc:	9b04      	ldr	r3, [sp, #16]
 8013dfe:	321c      	adds	r2, #28
 8013e00:	4413      	add	r3, r2
 8013e02:	9304      	str	r3, [sp, #16]
 8013e04:	9b06      	ldr	r3, [sp, #24]
 8013e06:	4416      	add	r6, r2
 8013e08:	4413      	add	r3, r2
 8013e0a:	e78a      	b.n	8013d22 <_dtoa_r+0x742>
 8013e0c:	4602      	mov	r2, r0
 8013e0e:	e7f5      	b.n	8013dfc <_dtoa_r+0x81c>
 8013e10:	f1ba 0f00 	cmp.w	sl, #0
 8013e14:	f8cd 8014 	str.w	r8, [sp, #20]
 8013e18:	46d3      	mov	fp, sl
 8013e1a:	dc21      	bgt.n	8013e60 <_dtoa_r+0x880>
 8013e1c:	9b07      	ldr	r3, [sp, #28]
 8013e1e:	2b02      	cmp	r3, #2
 8013e20:	dd1e      	ble.n	8013e60 <_dtoa_r+0x880>
 8013e22:	f1bb 0f00 	cmp.w	fp, #0
 8013e26:	f47f addc 	bne.w	80139e2 <_dtoa_r+0x402>
 8013e2a:	4621      	mov	r1, r4
 8013e2c:	465b      	mov	r3, fp
 8013e2e:	2205      	movs	r2, #5
 8013e30:	4648      	mov	r0, r9
 8013e32:	f000 f9df 	bl	80141f4 <__multadd>
 8013e36:	4601      	mov	r1, r0
 8013e38:	4604      	mov	r4, r0
 8013e3a:	9801      	ldr	r0, [sp, #4]
 8013e3c:	f000 fc34 	bl	80146a8 <__mcmp>
 8013e40:	2800      	cmp	r0, #0
 8013e42:	f77f adce 	ble.w	80139e2 <_dtoa_r+0x402>
 8013e46:	463e      	mov	r6, r7
 8013e48:	2331      	movs	r3, #49	@ 0x31
 8013e4a:	f806 3b01 	strb.w	r3, [r6], #1
 8013e4e:	9b05      	ldr	r3, [sp, #20]
 8013e50:	3301      	adds	r3, #1
 8013e52:	9305      	str	r3, [sp, #20]
 8013e54:	e5c9      	b.n	80139ea <_dtoa_r+0x40a>
 8013e56:	f8cd 8014 	str.w	r8, [sp, #20]
 8013e5a:	4654      	mov	r4, sl
 8013e5c:	4625      	mov	r5, r4
 8013e5e:	e7f2      	b.n	8013e46 <_dtoa_r+0x866>
 8013e60:	9b08      	ldr	r3, [sp, #32]
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	f000 8102 	beq.w	801406c <_dtoa_r+0xa8c>
 8013e68:	2e00      	cmp	r6, #0
 8013e6a:	dd05      	ble.n	8013e78 <_dtoa_r+0x898>
 8013e6c:	4629      	mov	r1, r5
 8013e6e:	4632      	mov	r2, r6
 8013e70:	4648      	mov	r0, r9
 8013e72:	f000 fbad 	bl	80145d0 <__lshift>
 8013e76:	4605      	mov	r5, r0
 8013e78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d058      	beq.n	8013f30 <_dtoa_r+0x950>
 8013e7e:	6869      	ldr	r1, [r5, #4]
 8013e80:	4648      	mov	r0, r9
 8013e82:	f000 f955 	bl	8014130 <_Balloc>
 8013e86:	4606      	mov	r6, r0
 8013e88:	b928      	cbnz	r0, 8013e96 <_dtoa_r+0x8b6>
 8013e8a:	4b82      	ldr	r3, [pc, #520]	@ (8014094 <_dtoa_r+0xab4>)
 8013e8c:	4602      	mov	r2, r0
 8013e8e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013e92:	f7ff bbbe 	b.w	8013612 <_dtoa_r+0x32>
 8013e96:	692a      	ldr	r2, [r5, #16]
 8013e98:	3202      	adds	r2, #2
 8013e9a:	0092      	lsls	r2, r2, #2
 8013e9c:	f105 010c 	add.w	r1, r5, #12
 8013ea0:	300c      	adds	r0, #12
 8013ea2:	f7ff fafe 	bl	80134a2 <memcpy>
 8013ea6:	2201      	movs	r2, #1
 8013ea8:	4631      	mov	r1, r6
 8013eaa:	4648      	mov	r0, r9
 8013eac:	f000 fb90 	bl	80145d0 <__lshift>
 8013eb0:	1c7b      	adds	r3, r7, #1
 8013eb2:	9304      	str	r3, [sp, #16]
 8013eb4:	eb07 030b 	add.w	r3, r7, fp
 8013eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8013eba:	9b02      	ldr	r3, [sp, #8]
 8013ebc:	f003 0301 	and.w	r3, r3, #1
 8013ec0:	46a8      	mov	r8, r5
 8013ec2:	9308      	str	r3, [sp, #32]
 8013ec4:	4605      	mov	r5, r0
 8013ec6:	9b04      	ldr	r3, [sp, #16]
 8013ec8:	9801      	ldr	r0, [sp, #4]
 8013eca:	4621      	mov	r1, r4
 8013ecc:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8013ed0:	f7ff fafc 	bl	80134cc <quorem>
 8013ed4:	4641      	mov	r1, r8
 8013ed6:	9002      	str	r0, [sp, #8]
 8013ed8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013edc:	9801      	ldr	r0, [sp, #4]
 8013ede:	f000 fbe3 	bl	80146a8 <__mcmp>
 8013ee2:	462a      	mov	r2, r5
 8013ee4:	9006      	str	r0, [sp, #24]
 8013ee6:	4621      	mov	r1, r4
 8013ee8:	4648      	mov	r0, r9
 8013eea:	f000 fbf9 	bl	80146e0 <__mdiff>
 8013eee:	68c2      	ldr	r2, [r0, #12]
 8013ef0:	4606      	mov	r6, r0
 8013ef2:	b9fa      	cbnz	r2, 8013f34 <_dtoa_r+0x954>
 8013ef4:	4601      	mov	r1, r0
 8013ef6:	9801      	ldr	r0, [sp, #4]
 8013ef8:	f000 fbd6 	bl	80146a8 <__mcmp>
 8013efc:	4602      	mov	r2, r0
 8013efe:	4631      	mov	r1, r6
 8013f00:	4648      	mov	r0, r9
 8013f02:	920a      	str	r2, [sp, #40]	@ 0x28
 8013f04:	f000 f954 	bl	80141b0 <_Bfree>
 8013f08:	9b07      	ldr	r3, [sp, #28]
 8013f0a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013f0c:	9e04      	ldr	r6, [sp, #16]
 8013f0e:	ea42 0103 	orr.w	r1, r2, r3
 8013f12:	9b08      	ldr	r3, [sp, #32]
 8013f14:	4319      	orrs	r1, r3
 8013f16:	d10f      	bne.n	8013f38 <_dtoa_r+0x958>
 8013f18:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013f1c:	d028      	beq.n	8013f70 <_dtoa_r+0x990>
 8013f1e:	9b06      	ldr	r3, [sp, #24]
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	dd02      	ble.n	8013f2a <_dtoa_r+0x94a>
 8013f24:	9b02      	ldr	r3, [sp, #8]
 8013f26:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8013f2a:	f88b a000 	strb.w	sl, [fp]
 8013f2e:	e55e      	b.n	80139ee <_dtoa_r+0x40e>
 8013f30:	4628      	mov	r0, r5
 8013f32:	e7bd      	b.n	8013eb0 <_dtoa_r+0x8d0>
 8013f34:	2201      	movs	r2, #1
 8013f36:	e7e2      	b.n	8013efe <_dtoa_r+0x91e>
 8013f38:	9b06      	ldr	r3, [sp, #24]
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	db04      	blt.n	8013f48 <_dtoa_r+0x968>
 8013f3e:	9907      	ldr	r1, [sp, #28]
 8013f40:	430b      	orrs	r3, r1
 8013f42:	9908      	ldr	r1, [sp, #32]
 8013f44:	430b      	orrs	r3, r1
 8013f46:	d120      	bne.n	8013f8a <_dtoa_r+0x9aa>
 8013f48:	2a00      	cmp	r2, #0
 8013f4a:	ddee      	ble.n	8013f2a <_dtoa_r+0x94a>
 8013f4c:	9901      	ldr	r1, [sp, #4]
 8013f4e:	2201      	movs	r2, #1
 8013f50:	4648      	mov	r0, r9
 8013f52:	f000 fb3d 	bl	80145d0 <__lshift>
 8013f56:	4621      	mov	r1, r4
 8013f58:	9001      	str	r0, [sp, #4]
 8013f5a:	f000 fba5 	bl	80146a8 <__mcmp>
 8013f5e:	2800      	cmp	r0, #0
 8013f60:	dc03      	bgt.n	8013f6a <_dtoa_r+0x98a>
 8013f62:	d1e2      	bne.n	8013f2a <_dtoa_r+0x94a>
 8013f64:	f01a 0f01 	tst.w	sl, #1
 8013f68:	d0df      	beq.n	8013f2a <_dtoa_r+0x94a>
 8013f6a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013f6e:	d1d9      	bne.n	8013f24 <_dtoa_r+0x944>
 8013f70:	2339      	movs	r3, #57	@ 0x39
 8013f72:	f88b 3000 	strb.w	r3, [fp]
 8013f76:	4633      	mov	r3, r6
 8013f78:	461e      	mov	r6, r3
 8013f7a:	3b01      	subs	r3, #1
 8013f7c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013f80:	2a39      	cmp	r2, #57	@ 0x39
 8013f82:	d052      	beq.n	801402a <_dtoa_r+0xa4a>
 8013f84:	3201      	adds	r2, #1
 8013f86:	701a      	strb	r2, [r3, #0]
 8013f88:	e531      	b.n	80139ee <_dtoa_r+0x40e>
 8013f8a:	2a00      	cmp	r2, #0
 8013f8c:	dd07      	ble.n	8013f9e <_dtoa_r+0x9be>
 8013f8e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013f92:	d0ed      	beq.n	8013f70 <_dtoa_r+0x990>
 8013f94:	f10a 0301 	add.w	r3, sl, #1
 8013f98:	f88b 3000 	strb.w	r3, [fp]
 8013f9c:	e527      	b.n	80139ee <_dtoa_r+0x40e>
 8013f9e:	9b04      	ldr	r3, [sp, #16]
 8013fa0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013fa2:	f803 ac01 	strb.w	sl, [r3, #-1]
 8013fa6:	4293      	cmp	r3, r2
 8013fa8:	d029      	beq.n	8013ffe <_dtoa_r+0xa1e>
 8013faa:	9901      	ldr	r1, [sp, #4]
 8013fac:	2300      	movs	r3, #0
 8013fae:	220a      	movs	r2, #10
 8013fb0:	4648      	mov	r0, r9
 8013fb2:	f000 f91f 	bl	80141f4 <__multadd>
 8013fb6:	45a8      	cmp	r8, r5
 8013fb8:	9001      	str	r0, [sp, #4]
 8013fba:	f04f 0300 	mov.w	r3, #0
 8013fbe:	f04f 020a 	mov.w	r2, #10
 8013fc2:	4641      	mov	r1, r8
 8013fc4:	4648      	mov	r0, r9
 8013fc6:	d107      	bne.n	8013fd8 <_dtoa_r+0x9f8>
 8013fc8:	f000 f914 	bl	80141f4 <__multadd>
 8013fcc:	4680      	mov	r8, r0
 8013fce:	4605      	mov	r5, r0
 8013fd0:	9b04      	ldr	r3, [sp, #16]
 8013fd2:	3301      	adds	r3, #1
 8013fd4:	9304      	str	r3, [sp, #16]
 8013fd6:	e776      	b.n	8013ec6 <_dtoa_r+0x8e6>
 8013fd8:	f000 f90c 	bl	80141f4 <__multadd>
 8013fdc:	4629      	mov	r1, r5
 8013fde:	4680      	mov	r8, r0
 8013fe0:	2300      	movs	r3, #0
 8013fe2:	220a      	movs	r2, #10
 8013fe4:	4648      	mov	r0, r9
 8013fe6:	f000 f905 	bl	80141f4 <__multadd>
 8013fea:	4605      	mov	r5, r0
 8013fec:	e7f0      	b.n	8013fd0 <_dtoa_r+0x9f0>
 8013fee:	f1bb 0f00 	cmp.w	fp, #0
 8013ff2:	bfcc      	ite	gt
 8013ff4:	465e      	movgt	r6, fp
 8013ff6:	2601      	movle	r6, #1
 8013ff8:	443e      	add	r6, r7
 8013ffa:	f04f 0800 	mov.w	r8, #0
 8013ffe:	9901      	ldr	r1, [sp, #4]
 8014000:	2201      	movs	r2, #1
 8014002:	4648      	mov	r0, r9
 8014004:	f000 fae4 	bl	80145d0 <__lshift>
 8014008:	4621      	mov	r1, r4
 801400a:	9001      	str	r0, [sp, #4]
 801400c:	f000 fb4c 	bl	80146a8 <__mcmp>
 8014010:	2800      	cmp	r0, #0
 8014012:	dcb0      	bgt.n	8013f76 <_dtoa_r+0x996>
 8014014:	d102      	bne.n	801401c <_dtoa_r+0xa3c>
 8014016:	f01a 0f01 	tst.w	sl, #1
 801401a:	d1ac      	bne.n	8013f76 <_dtoa_r+0x996>
 801401c:	4633      	mov	r3, r6
 801401e:	461e      	mov	r6, r3
 8014020:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014024:	2a30      	cmp	r2, #48	@ 0x30
 8014026:	d0fa      	beq.n	801401e <_dtoa_r+0xa3e>
 8014028:	e4e1      	b.n	80139ee <_dtoa_r+0x40e>
 801402a:	429f      	cmp	r7, r3
 801402c:	d1a4      	bne.n	8013f78 <_dtoa_r+0x998>
 801402e:	9b05      	ldr	r3, [sp, #20]
 8014030:	3301      	adds	r3, #1
 8014032:	9305      	str	r3, [sp, #20]
 8014034:	2331      	movs	r3, #49	@ 0x31
 8014036:	703b      	strb	r3, [r7, #0]
 8014038:	e4d9      	b.n	80139ee <_dtoa_r+0x40e>
 801403a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801403c:	4f16      	ldr	r7, [pc, #88]	@ (8014098 <_dtoa_r+0xab8>)
 801403e:	b11b      	cbz	r3, 8014048 <_dtoa_r+0xa68>
 8014040:	f107 0308 	add.w	r3, r7, #8
 8014044:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8014046:	6013      	str	r3, [r2, #0]
 8014048:	4638      	mov	r0, r7
 801404a:	b011      	add	sp, #68	@ 0x44
 801404c:	ecbd 8b02 	vpop	{d8}
 8014050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014054:	9b07      	ldr	r3, [sp, #28]
 8014056:	2b01      	cmp	r3, #1
 8014058:	f77f ae2c 	ble.w	8013cb4 <_dtoa_r+0x6d4>
 801405c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801405e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014060:	2001      	movs	r0, #1
 8014062:	e64c      	b.n	8013cfe <_dtoa_r+0x71e>
 8014064:	f1bb 0f00 	cmp.w	fp, #0
 8014068:	f77f aed8 	ble.w	8013e1c <_dtoa_r+0x83c>
 801406c:	463e      	mov	r6, r7
 801406e:	9801      	ldr	r0, [sp, #4]
 8014070:	4621      	mov	r1, r4
 8014072:	f7ff fa2b 	bl	80134cc <quorem>
 8014076:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801407a:	f806 ab01 	strb.w	sl, [r6], #1
 801407e:	1bf2      	subs	r2, r6, r7
 8014080:	4593      	cmp	fp, r2
 8014082:	ddb4      	ble.n	8013fee <_dtoa_r+0xa0e>
 8014084:	9901      	ldr	r1, [sp, #4]
 8014086:	2300      	movs	r3, #0
 8014088:	220a      	movs	r2, #10
 801408a:	4648      	mov	r0, r9
 801408c:	f000 f8b2 	bl	80141f4 <__multadd>
 8014090:	9001      	str	r0, [sp, #4]
 8014092:	e7ec      	b.n	801406e <_dtoa_r+0xa8e>
 8014094:	08016a61 	.word	0x08016a61
 8014098:	080169e5 	.word	0x080169e5

0801409c <_free_r>:
 801409c:	b538      	push	{r3, r4, r5, lr}
 801409e:	4605      	mov	r5, r0
 80140a0:	2900      	cmp	r1, #0
 80140a2:	d041      	beq.n	8014128 <_free_r+0x8c>
 80140a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80140a8:	1f0c      	subs	r4, r1, #4
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	bfb8      	it	lt
 80140ae:	18e4      	addlt	r4, r4, r3
 80140b0:	f7fe f9c4 	bl	801243c <__malloc_lock>
 80140b4:	4a1d      	ldr	r2, [pc, #116]	@ (801412c <_free_r+0x90>)
 80140b6:	6813      	ldr	r3, [r2, #0]
 80140b8:	b933      	cbnz	r3, 80140c8 <_free_r+0x2c>
 80140ba:	6063      	str	r3, [r4, #4]
 80140bc:	6014      	str	r4, [r2, #0]
 80140be:	4628      	mov	r0, r5
 80140c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80140c4:	f7fe b9c0 	b.w	8012448 <__malloc_unlock>
 80140c8:	42a3      	cmp	r3, r4
 80140ca:	d908      	bls.n	80140de <_free_r+0x42>
 80140cc:	6820      	ldr	r0, [r4, #0]
 80140ce:	1821      	adds	r1, r4, r0
 80140d0:	428b      	cmp	r3, r1
 80140d2:	bf01      	itttt	eq
 80140d4:	6819      	ldreq	r1, [r3, #0]
 80140d6:	685b      	ldreq	r3, [r3, #4]
 80140d8:	1809      	addeq	r1, r1, r0
 80140da:	6021      	streq	r1, [r4, #0]
 80140dc:	e7ed      	b.n	80140ba <_free_r+0x1e>
 80140de:	461a      	mov	r2, r3
 80140e0:	685b      	ldr	r3, [r3, #4]
 80140e2:	b10b      	cbz	r3, 80140e8 <_free_r+0x4c>
 80140e4:	42a3      	cmp	r3, r4
 80140e6:	d9fa      	bls.n	80140de <_free_r+0x42>
 80140e8:	6811      	ldr	r1, [r2, #0]
 80140ea:	1850      	adds	r0, r2, r1
 80140ec:	42a0      	cmp	r0, r4
 80140ee:	d10b      	bne.n	8014108 <_free_r+0x6c>
 80140f0:	6820      	ldr	r0, [r4, #0]
 80140f2:	4401      	add	r1, r0
 80140f4:	1850      	adds	r0, r2, r1
 80140f6:	4283      	cmp	r3, r0
 80140f8:	6011      	str	r1, [r2, #0]
 80140fa:	d1e0      	bne.n	80140be <_free_r+0x22>
 80140fc:	6818      	ldr	r0, [r3, #0]
 80140fe:	685b      	ldr	r3, [r3, #4]
 8014100:	6053      	str	r3, [r2, #4]
 8014102:	4408      	add	r0, r1
 8014104:	6010      	str	r0, [r2, #0]
 8014106:	e7da      	b.n	80140be <_free_r+0x22>
 8014108:	d902      	bls.n	8014110 <_free_r+0x74>
 801410a:	230c      	movs	r3, #12
 801410c:	602b      	str	r3, [r5, #0]
 801410e:	e7d6      	b.n	80140be <_free_r+0x22>
 8014110:	6820      	ldr	r0, [r4, #0]
 8014112:	1821      	adds	r1, r4, r0
 8014114:	428b      	cmp	r3, r1
 8014116:	bf04      	itt	eq
 8014118:	6819      	ldreq	r1, [r3, #0]
 801411a:	685b      	ldreq	r3, [r3, #4]
 801411c:	6063      	str	r3, [r4, #4]
 801411e:	bf04      	itt	eq
 8014120:	1809      	addeq	r1, r1, r0
 8014122:	6021      	streq	r1, [r4, #0]
 8014124:	6054      	str	r4, [r2, #4]
 8014126:	e7ca      	b.n	80140be <_free_r+0x22>
 8014128:	bd38      	pop	{r3, r4, r5, pc}
 801412a:	bf00      	nop
 801412c:	2402a424 	.word	0x2402a424

08014130 <_Balloc>:
 8014130:	b570      	push	{r4, r5, r6, lr}
 8014132:	69c6      	ldr	r6, [r0, #28]
 8014134:	4604      	mov	r4, r0
 8014136:	460d      	mov	r5, r1
 8014138:	b976      	cbnz	r6, 8014158 <_Balloc+0x28>
 801413a:	2010      	movs	r0, #16
 801413c:	f7fe f8cc 	bl	80122d8 <malloc>
 8014140:	4602      	mov	r2, r0
 8014142:	61e0      	str	r0, [r4, #28]
 8014144:	b920      	cbnz	r0, 8014150 <_Balloc+0x20>
 8014146:	4b18      	ldr	r3, [pc, #96]	@ (80141a8 <_Balloc+0x78>)
 8014148:	4818      	ldr	r0, [pc, #96]	@ (80141ac <_Balloc+0x7c>)
 801414a:	216b      	movs	r1, #107	@ 0x6b
 801414c:	f001 fd08 	bl	8015b60 <__assert_func>
 8014150:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014154:	6006      	str	r6, [r0, #0]
 8014156:	60c6      	str	r6, [r0, #12]
 8014158:	69e6      	ldr	r6, [r4, #28]
 801415a:	68f3      	ldr	r3, [r6, #12]
 801415c:	b183      	cbz	r3, 8014180 <_Balloc+0x50>
 801415e:	69e3      	ldr	r3, [r4, #28]
 8014160:	68db      	ldr	r3, [r3, #12]
 8014162:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014166:	b9b8      	cbnz	r0, 8014198 <_Balloc+0x68>
 8014168:	2101      	movs	r1, #1
 801416a:	fa01 f605 	lsl.w	r6, r1, r5
 801416e:	1d72      	adds	r2, r6, #5
 8014170:	0092      	lsls	r2, r2, #2
 8014172:	4620      	mov	r0, r4
 8014174:	f001 fd12 	bl	8015b9c <_calloc_r>
 8014178:	b160      	cbz	r0, 8014194 <_Balloc+0x64>
 801417a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801417e:	e00e      	b.n	801419e <_Balloc+0x6e>
 8014180:	2221      	movs	r2, #33	@ 0x21
 8014182:	2104      	movs	r1, #4
 8014184:	4620      	mov	r0, r4
 8014186:	f001 fd09 	bl	8015b9c <_calloc_r>
 801418a:	69e3      	ldr	r3, [r4, #28]
 801418c:	60f0      	str	r0, [r6, #12]
 801418e:	68db      	ldr	r3, [r3, #12]
 8014190:	2b00      	cmp	r3, #0
 8014192:	d1e4      	bne.n	801415e <_Balloc+0x2e>
 8014194:	2000      	movs	r0, #0
 8014196:	bd70      	pop	{r4, r5, r6, pc}
 8014198:	6802      	ldr	r2, [r0, #0]
 801419a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801419e:	2300      	movs	r3, #0
 80141a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80141a4:	e7f7      	b.n	8014196 <_Balloc+0x66>
 80141a6:	bf00      	nop
 80141a8:	080169f2 	.word	0x080169f2
 80141ac:	08016a72 	.word	0x08016a72

080141b0 <_Bfree>:
 80141b0:	b570      	push	{r4, r5, r6, lr}
 80141b2:	69c6      	ldr	r6, [r0, #28]
 80141b4:	4605      	mov	r5, r0
 80141b6:	460c      	mov	r4, r1
 80141b8:	b976      	cbnz	r6, 80141d8 <_Bfree+0x28>
 80141ba:	2010      	movs	r0, #16
 80141bc:	f7fe f88c 	bl	80122d8 <malloc>
 80141c0:	4602      	mov	r2, r0
 80141c2:	61e8      	str	r0, [r5, #28]
 80141c4:	b920      	cbnz	r0, 80141d0 <_Bfree+0x20>
 80141c6:	4b09      	ldr	r3, [pc, #36]	@ (80141ec <_Bfree+0x3c>)
 80141c8:	4809      	ldr	r0, [pc, #36]	@ (80141f0 <_Bfree+0x40>)
 80141ca:	218f      	movs	r1, #143	@ 0x8f
 80141cc:	f001 fcc8 	bl	8015b60 <__assert_func>
 80141d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80141d4:	6006      	str	r6, [r0, #0]
 80141d6:	60c6      	str	r6, [r0, #12]
 80141d8:	b13c      	cbz	r4, 80141ea <_Bfree+0x3a>
 80141da:	69eb      	ldr	r3, [r5, #28]
 80141dc:	6862      	ldr	r2, [r4, #4]
 80141de:	68db      	ldr	r3, [r3, #12]
 80141e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80141e4:	6021      	str	r1, [r4, #0]
 80141e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80141ea:	bd70      	pop	{r4, r5, r6, pc}
 80141ec:	080169f2 	.word	0x080169f2
 80141f0:	08016a72 	.word	0x08016a72

080141f4 <__multadd>:
 80141f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141f8:	690d      	ldr	r5, [r1, #16]
 80141fa:	4607      	mov	r7, r0
 80141fc:	460c      	mov	r4, r1
 80141fe:	461e      	mov	r6, r3
 8014200:	f101 0c14 	add.w	ip, r1, #20
 8014204:	2000      	movs	r0, #0
 8014206:	f8dc 3000 	ldr.w	r3, [ip]
 801420a:	b299      	uxth	r1, r3
 801420c:	fb02 6101 	mla	r1, r2, r1, r6
 8014210:	0c1e      	lsrs	r6, r3, #16
 8014212:	0c0b      	lsrs	r3, r1, #16
 8014214:	fb02 3306 	mla	r3, r2, r6, r3
 8014218:	b289      	uxth	r1, r1
 801421a:	3001      	adds	r0, #1
 801421c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8014220:	4285      	cmp	r5, r0
 8014222:	f84c 1b04 	str.w	r1, [ip], #4
 8014226:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801422a:	dcec      	bgt.n	8014206 <__multadd+0x12>
 801422c:	b30e      	cbz	r6, 8014272 <__multadd+0x7e>
 801422e:	68a3      	ldr	r3, [r4, #8]
 8014230:	42ab      	cmp	r3, r5
 8014232:	dc19      	bgt.n	8014268 <__multadd+0x74>
 8014234:	6861      	ldr	r1, [r4, #4]
 8014236:	4638      	mov	r0, r7
 8014238:	3101      	adds	r1, #1
 801423a:	f7ff ff79 	bl	8014130 <_Balloc>
 801423e:	4680      	mov	r8, r0
 8014240:	b928      	cbnz	r0, 801424e <__multadd+0x5a>
 8014242:	4602      	mov	r2, r0
 8014244:	4b0c      	ldr	r3, [pc, #48]	@ (8014278 <__multadd+0x84>)
 8014246:	480d      	ldr	r0, [pc, #52]	@ (801427c <__multadd+0x88>)
 8014248:	21ba      	movs	r1, #186	@ 0xba
 801424a:	f001 fc89 	bl	8015b60 <__assert_func>
 801424e:	6922      	ldr	r2, [r4, #16]
 8014250:	3202      	adds	r2, #2
 8014252:	f104 010c 	add.w	r1, r4, #12
 8014256:	0092      	lsls	r2, r2, #2
 8014258:	300c      	adds	r0, #12
 801425a:	f7ff f922 	bl	80134a2 <memcpy>
 801425e:	4621      	mov	r1, r4
 8014260:	4638      	mov	r0, r7
 8014262:	f7ff ffa5 	bl	80141b0 <_Bfree>
 8014266:	4644      	mov	r4, r8
 8014268:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801426c:	3501      	adds	r5, #1
 801426e:	615e      	str	r6, [r3, #20]
 8014270:	6125      	str	r5, [r4, #16]
 8014272:	4620      	mov	r0, r4
 8014274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014278:	08016a61 	.word	0x08016a61
 801427c:	08016a72 	.word	0x08016a72

08014280 <__s2b>:
 8014280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014284:	460c      	mov	r4, r1
 8014286:	4615      	mov	r5, r2
 8014288:	461f      	mov	r7, r3
 801428a:	2209      	movs	r2, #9
 801428c:	3308      	adds	r3, #8
 801428e:	4606      	mov	r6, r0
 8014290:	fb93 f3f2 	sdiv	r3, r3, r2
 8014294:	2100      	movs	r1, #0
 8014296:	2201      	movs	r2, #1
 8014298:	429a      	cmp	r2, r3
 801429a:	db09      	blt.n	80142b0 <__s2b+0x30>
 801429c:	4630      	mov	r0, r6
 801429e:	f7ff ff47 	bl	8014130 <_Balloc>
 80142a2:	b940      	cbnz	r0, 80142b6 <__s2b+0x36>
 80142a4:	4602      	mov	r2, r0
 80142a6:	4b19      	ldr	r3, [pc, #100]	@ (801430c <__s2b+0x8c>)
 80142a8:	4819      	ldr	r0, [pc, #100]	@ (8014310 <__s2b+0x90>)
 80142aa:	21d3      	movs	r1, #211	@ 0xd3
 80142ac:	f001 fc58 	bl	8015b60 <__assert_func>
 80142b0:	0052      	lsls	r2, r2, #1
 80142b2:	3101      	adds	r1, #1
 80142b4:	e7f0      	b.n	8014298 <__s2b+0x18>
 80142b6:	9b08      	ldr	r3, [sp, #32]
 80142b8:	6143      	str	r3, [r0, #20]
 80142ba:	2d09      	cmp	r5, #9
 80142bc:	f04f 0301 	mov.w	r3, #1
 80142c0:	6103      	str	r3, [r0, #16]
 80142c2:	dd16      	ble.n	80142f2 <__s2b+0x72>
 80142c4:	f104 0909 	add.w	r9, r4, #9
 80142c8:	46c8      	mov	r8, r9
 80142ca:	442c      	add	r4, r5
 80142cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80142d0:	4601      	mov	r1, r0
 80142d2:	3b30      	subs	r3, #48	@ 0x30
 80142d4:	220a      	movs	r2, #10
 80142d6:	4630      	mov	r0, r6
 80142d8:	f7ff ff8c 	bl	80141f4 <__multadd>
 80142dc:	45a0      	cmp	r8, r4
 80142de:	d1f5      	bne.n	80142cc <__s2b+0x4c>
 80142e0:	f1a5 0408 	sub.w	r4, r5, #8
 80142e4:	444c      	add	r4, r9
 80142e6:	1b2d      	subs	r5, r5, r4
 80142e8:	1963      	adds	r3, r4, r5
 80142ea:	42bb      	cmp	r3, r7
 80142ec:	db04      	blt.n	80142f8 <__s2b+0x78>
 80142ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80142f2:	340a      	adds	r4, #10
 80142f4:	2509      	movs	r5, #9
 80142f6:	e7f6      	b.n	80142e6 <__s2b+0x66>
 80142f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80142fc:	4601      	mov	r1, r0
 80142fe:	3b30      	subs	r3, #48	@ 0x30
 8014300:	220a      	movs	r2, #10
 8014302:	4630      	mov	r0, r6
 8014304:	f7ff ff76 	bl	80141f4 <__multadd>
 8014308:	e7ee      	b.n	80142e8 <__s2b+0x68>
 801430a:	bf00      	nop
 801430c:	08016a61 	.word	0x08016a61
 8014310:	08016a72 	.word	0x08016a72

08014314 <__hi0bits>:
 8014314:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8014318:	4603      	mov	r3, r0
 801431a:	bf36      	itet	cc
 801431c:	0403      	lslcc	r3, r0, #16
 801431e:	2000      	movcs	r0, #0
 8014320:	2010      	movcc	r0, #16
 8014322:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014326:	bf3c      	itt	cc
 8014328:	021b      	lslcc	r3, r3, #8
 801432a:	3008      	addcc	r0, #8
 801432c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014330:	bf3c      	itt	cc
 8014332:	011b      	lslcc	r3, r3, #4
 8014334:	3004      	addcc	r0, #4
 8014336:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801433a:	bf3c      	itt	cc
 801433c:	009b      	lslcc	r3, r3, #2
 801433e:	3002      	addcc	r0, #2
 8014340:	2b00      	cmp	r3, #0
 8014342:	db05      	blt.n	8014350 <__hi0bits+0x3c>
 8014344:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8014348:	f100 0001 	add.w	r0, r0, #1
 801434c:	bf08      	it	eq
 801434e:	2020      	moveq	r0, #32
 8014350:	4770      	bx	lr

08014352 <__lo0bits>:
 8014352:	6803      	ldr	r3, [r0, #0]
 8014354:	4602      	mov	r2, r0
 8014356:	f013 0007 	ands.w	r0, r3, #7
 801435a:	d00b      	beq.n	8014374 <__lo0bits+0x22>
 801435c:	07d9      	lsls	r1, r3, #31
 801435e:	d421      	bmi.n	80143a4 <__lo0bits+0x52>
 8014360:	0798      	lsls	r0, r3, #30
 8014362:	bf49      	itett	mi
 8014364:	085b      	lsrmi	r3, r3, #1
 8014366:	089b      	lsrpl	r3, r3, #2
 8014368:	2001      	movmi	r0, #1
 801436a:	6013      	strmi	r3, [r2, #0]
 801436c:	bf5c      	itt	pl
 801436e:	6013      	strpl	r3, [r2, #0]
 8014370:	2002      	movpl	r0, #2
 8014372:	4770      	bx	lr
 8014374:	b299      	uxth	r1, r3
 8014376:	b909      	cbnz	r1, 801437c <__lo0bits+0x2a>
 8014378:	0c1b      	lsrs	r3, r3, #16
 801437a:	2010      	movs	r0, #16
 801437c:	b2d9      	uxtb	r1, r3
 801437e:	b909      	cbnz	r1, 8014384 <__lo0bits+0x32>
 8014380:	3008      	adds	r0, #8
 8014382:	0a1b      	lsrs	r3, r3, #8
 8014384:	0719      	lsls	r1, r3, #28
 8014386:	bf04      	itt	eq
 8014388:	091b      	lsreq	r3, r3, #4
 801438a:	3004      	addeq	r0, #4
 801438c:	0799      	lsls	r1, r3, #30
 801438e:	bf04      	itt	eq
 8014390:	089b      	lsreq	r3, r3, #2
 8014392:	3002      	addeq	r0, #2
 8014394:	07d9      	lsls	r1, r3, #31
 8014396:	d403      	bmi.n	80143a0 <__lo0bits+0x4e>
 8014398:	085b      	lsrs	r3, r3, #1
 801439a:	f100 0001 	add.w	r0, r0, #1
 801439e:	d003      	beq.n	80143a8 <__lo0bits+0x56>
 80143a0:	6013      	str	r3, [r2, #0]
 80143a2:	4770      	bx	lr
 80143a4:	2000      	movs	r0, #0
 80143a6:	4770      	bx	lr
 80143a8:	2020      	movs	r0, #32
 80143aa:	4770      	bx	lr

080143ac <__i2b>:
 80143ac:	b510      	push	{r4, lr}
 80143ae:	460c      	mov	r4, r1
 80143b0:	2101      	movs	r1, #1
 80143b2:	f7ff febd 	bl	8014130 <_Balloc>
 80143b6:	4602      	mov	r2, r0
 80143b8:	b928      	cbnz	r0, 80143c6 <__i2b+0x1a>
 80143ba:	4b05      	ldr	r3, [pc, #20]	@ (80143d0 <__i2b+0x24>)
 80143bc:	4805      	ldr	r0, [pc, #20]	@ (80143d4 <__i2b+0x28>)
 80143be:	f240 1145 	movw	r1, #325	@ 0x145
 80143c2:	f001 fbcd 	bl	8015b60 <__assert_func>
 80143c6:	2301      	movs	r3, #1
 80143c8:	6144      	str	r4, [r0, #20]
 80143ca:	6103      	str	r3, [r0, #16]
 80143cc:	bd10      	pop	{r4, pc}
 80143ce:	bf00      	nop
 80143d0:	08016a61 	.word	0x08016a61
 80143d4:	08016a72 	.word	0x08016a72

080143d8 <__multiply>:
 80143d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143dc:	4617      	mov	r7, r2
 80143de:	690a      	ldr	r2, [r1, #16]
 80143e0:	693b      	ldr	r3, [r7, #16]
 80143e2:	429a      	cmp	r2, r3
 80143e4:	bfa8      	it	ge
 80143e6:	463b      	movge	r3, r7
 80143e8:	4689      	mov	r9, r1
 80143ea:	bfa4      	itt	ge
 80143ec:	460f      	movge	r7, r1
 80143ee:	4699      	movge	r9, r3
 80143f0:	693d      	ldr	r5, [r7, #16]
 80143f2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80143f6:	68bb      	ldr	r3, [r7, #8]
 80143f8:	6879      	ldr	r1, [r7, #4]
 80143fa:	eb05 060a 	add.w	r6, r5, sl
 80143fe:	42b3      	cmp	r3, r6
 8014400:	b085      	sub	sp, #20
 8014402:	bfb8      	it	lt
 8014404:	3101      	addlt	r1, #1
 8014406:	f7ff fe93 	bl	8014130 <_Balloc>
 801440a:	b930      	cbnz	r0, 801441a <__multiply+0x42>
 801440c:	4602      	mov	r2, r0
 801440e:	4b41      	ldr	r3, [pc, #260]	@ (8014514 <__multiply+0x13c>)
 8014410:	4841      	ldr	r0, [pc, #260]	@ (8014518 <__multiply+0x140>)
 8014412:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8014416:	f001 fba3 	bl	8015b60 <__assert_func>
 801441a:	f100 0414 	add.w	r4, r0, #20
 801441e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8014422:	4623      	mov	r3, r4
 8014424:	2200      	movs	r2, #0
 8014426:	4573      	cmp	r3, lr
 8014428:	d320      	bcc.n	801446c <__multiply+0x94>
 801442a:	f107 0814 	add.w	r8, r7, #20
 801442e:	f109 0114 	add.w	r1, r9, #20
 8014432:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8014436:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801443a:	9302      	str	r3, [sp, #8]
 801443c:	1beb      	subs	r3, r5, r7
 801443e:	3b15      	subs	r3, #21
 8014440:	f023 0303 	bic.w	r3, r3, #3
 8014444:	3304      	adds	r3, #4
 8014446:	3715      	adds	r7, #21
 8014448:	42bd      	cmp	r5, r7
 801444a:	bf38      	it	cc
 801444c:	2304      	movcc	r3, #4
 801444e:	9301      	str	r3, [sp, #4]
 8014450:	9b02      	ldr	r3, [sp, #8]
 8014452:	9103      	str	r1, [sp, #12]
 8014454:	428b      	cmp	r3, r1
 8014456:	d80c      	bhi.n	8014472 <__multiply+0x9a>
 8014458:	2e00      	cmp	r6, #0
 801445a:	dd03      	ble.n	8014464 <__multiply+0x8c>
 801445c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014460:	2b00      	cmp	r3, #0
 8014462:	d055      	beq.n	8014510 <__multiply+0x138>
 8014464:	6106      	str	r6, [r0, #16]
 8014466:	b005      	add	sp, #20
 8014468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801446c:	f843 2b04 	str.w	r2, [r3], #4
 8014470:	e7d9      	b.n	8014426 <__multiply+0x4e>
 8014472:	f8b1 a000 	ldrh.w	sl, [r1]
 8014476:	f1ba 0f00 	cmp.w	sl, #0
 801447a:	d01f      	beq.n	80144bc <__multiply+0xe4>
 801447c:	46c4      	mov	ip, r8
 801447e:	46a1      	mov	r9, r4
 8014480:	2700      	movs	r7, #0
 8014482:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014486:	f8d9 3000 	ldr.w	r3, [r9]
 801448a:	fa1f fb82 	uxth.w	fp, r2
 801448e:	b29b      	uxth	r3, r3
 8014490:	fb0a 330b 	mla	r3, sl, fp, r3
 8014494:	443b      	add	r3, r7
 8014496:	f8d9 7000 	ldr.w	r7, [r9]
 801449a:	0c12      	lsrs	r2, r2, #16
 801449c:	0c3f      	lsrs	r7, r7, #16
 801449e:	fb0a 7202 	mla	r2, sl, r2, r7
 80144a2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80144a6:	b29b      	uxth	r3, r3
 80144a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80144ac:	4565      	cmp	r5, ip
 80144ae:	f849 3b04 	str.w	r3, [r9], #4
 80144b2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80144b6:	d8e4      	bhi.n	8014482 <__multiply+0xaa>
 80144b8:	9b01      	ldr	r3, [sp, #4]
 80144ba:	50e7      	str	r7, [r4, r3]
 80144bc:	9b03      	ldr	r3, [sp, #12]
 80144be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80144c2:	3104      	adds	r1, #4
 80144c4:	f1b9 0f00 	cmp.w	r9, #0
 80144c8:	d020      	beq.n	801450c <__multiply+0x134>
 80144ca:	6823      	ldr	r3, [r4, #0]
 80144cc:	4647      	mov	r7, r8
 80144ce:	46a4      	mov	ip, r4
 80144d0:	f04f 0a00 	mov.w	sl, #0
 80144d4:	f8b7 b000 	ldrh.w	fp, [r7]
 80144d8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80144dc:	fb09 220b 	mla	r2, r9, fp, r2
 80144e0:	4452      	add	r2, sl
 80144e2:	b29b      	uxth	r3, r3
 80144e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80144e8:	f84c 3b04 	str.w	r3, [ip], #4
 80144ec:	f857 3b04 	ldr.w	r3, [r7], #4
 80144f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80144f4:	f8bc 3000 	ldrh.w	r3, [ip]
 80144f8:	fb09 330a 	mla	r3, r9, sl, r3
 80144fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8014500:	42bd      	cmp	r5, r7
 8014502:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014506:	d8e5      	bhi.n	80144d4 <__multiply+0xfc>
 8014508:	9a01      	ldr	r2, [sp, #4]
 801450a:	50a3      	str	r3, [r4, r2]
 801450c:	3404      	adds	r4, #4
 801450e:	e79f      	b.n	8014450 <__multiply+0x78>
 8014510:	3e01      	subs	r6, #1
 8014512:	e7a1      	b.n	8014458 <__multiply+0x80>
 8014514:	08016a61 	.word	0x08016a61
 8014518:	08016a72 	.word	0x08016a72

0801451c <__pow5mult>:
 801451c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014520:	4615      	mov	r5, r2
 8014522:	f012 0203 	ands.w	r2, r2, #3
 8014526:	4607      	mov	r7, r0
 8014528:	460e      	mov	r6, r1
 801452a:	d007      	beq.n	801453c <__pow5mult+0x20>
 801452c:	4c25      	ldr	r4, [pc, #148]	@ (80145c4 <__pow5mult+0xa8>)
 801452e:	3a01      	subs	r2, #1
 8014530:	2300      	movs	r3, #0
 8014532:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014536:	f7ff fe5d 	bl	80141f4 <__multadd>
 801453a:	4606      	mov	r6, r0
 801453c:	10ad      	asrs	r5, r5, #2
 801453e:	d03d      	beq.n	80145bc <__pow5mult+0xa0>
 8014540:	69fc      	ldr	r4, [r7, #28]
 8014542:	b97c      	cbnz	r4, 8014564 <__pow5mult+0x48>
 8014544:	2010      	movs	r0, #16
 8014546:	f7fd fec7 	bl	80122d8 <malloc>
 801454a:	4602      	mov	r2, r0
 801454c:	61f8      	str	r0, [r7, #28]
 801454e:	b928      	cbnz	r0, 801455c <__pow5mult+0x40>
 8014550:	4b1d      	ldr	r3, [pc, #116]	@ (80145c8 <__pow5mult+0xac>)
 8014552:	481e      	ldr	r0, [pc, #120]	@ (80145cc <__pow5mult+0xb0>)
 8014554:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014558:	f001 fb02 	bl	8015b60 <__assert_func>
 801455c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014560:	6004      	str	r4, [r0, #0]
 8014562:	60c4      	str	r4, [r0, #12]
 8014564:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014568:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801456c:	b94c      	cbnz	r4, 8014582 <__pow5mult+0x66>
 801456e:	f240 2171 	movw	r1, #625	@ 0x271
 8014572:	4638      	mov	r0, r7
 8014574:	f7ff ff1a 	bl	80143ac <__i2b>
 8014578:	2300      	movs	r3, #0
 801457a:	f8c8 0008 	str.w	r0, [r8, #8]
 801457e:	4604      	mov	r4, r0
 8014580:	6003      	str	r3, [r0, #0]
 8014582:	f04f 0900 	mov.w	r9, #0
 8014586:	07eb      	lsls	r3, r5, #31
 8014588:	d50a      	bpl.n	80145a0 <__pow5mult+0x84>
 801458a:	4631      	mov	r1, r6
 801458c:	4622      	mov	r2, r4
 801458e:	4638      	mov	r0, r7
 8014590:	f7ff ff22 	bl	80143d8 <__multiply>
 8014594:	4631      	mov	r1, r6
 8014596:	4680      	mov	r8, r0
 8014598:	4638      	mov	r0, r7
 801459a:	f7ff fe09 	bl	80141b0 <_Bfree>
 801459e:	4646      	mov	r6, r8
 80145a0:	106d      	asrs	r5, r5, #1
 80145a2:	d00b      	beq.n	80145bc <__pow5mult+0xa0>
 80145a4:	6820      	ldr	r0, [r4, #0]
 80145a6:	b938      	cbnz	r0, 80145b8 <__pow5mult+0x9c>
 80145a8:	4622      	mov	r2, r4
 80145aa:	4621      	mov	r1, r4
 80145ac:	4638      	mov	r0, r7
 80145ae:	f7ff ff13 	bl	80143d8 <__multiply>
 80145b2:	6020      	str	r0, [r4, #0]
 80145b4:	f8c0 9000 	str.w	r9, [r0]
 80145b8:	4604      	mov	r4, r0
 80145ba:	e7e4      	b.n	8014586 <__pow5mult+0x6a>
 80145bc:	4630      	mov	r0, r6
 80145be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80145c2:	bf00      	nop
 80145c4:	08016b84 	.word	0x08016b84
 80145c8:	080169f2 	.word	0x080169f2
 80145cc:	08016a72 	.word	0x08016a72

080145d0 <__lshift>:
 80145d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80145d4:	460c      	mov	r4, r1
 80145d6:	6849      	ldr	r1, [r1, #4]
 80145d8:	6923      	ldr	r3, [r4, #16]
 80145da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80145de:	68a3      	ldr	r3, [r4, #8]
 80145e0:	4607      	mov	r7, r0
 80145e2:	4691      	mov	r9, r2
 80145e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80145e8:	f108 0601 	add.w	r6, r8, #1
 80145ec:	42b3      	cmp	r3, r6
 80145ee:	db0b      	blt.n	8014608 <__lshift+0x38>
 80145f0:	4638      	mov	r0, r7
 80145f2:	f7ff fd9d 	bl	8014130 <_Balloc>
 80145f6:	4605      	mov	r5, r0
 80145f8:	b948      	cbnz	r0, 801460e <__lshift+0x3e>
 80145fa:	4602      	mov	r2, r0
 80145fc:	4b28      	ldr	r3, [pc, #160]	@ (80146a0 <__lshift+0xd0>)
 80145fe:	4829      	ldr	r0, [pc, #164]	@ (80146a4 <__lshift+0xd4>)
 8014600:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014604:	f001 faac 	bl	8015b60 <__assert_func>
 8014608:	3101      	adds	r1, #1
 801460a:	005b      	lsls	r3, r3, #1
 801460c:	e7ee      	b.n	80145ec <__lshift+0x1c>
 801460e:	2300      	movs	r3, #0
 8014610:	f100 0114 	add.w	r1, r0, #20
 8014614:	f100 0210 	add.w	r2, r0, #16
 8014618:	4618      	mov	r0, r3
 801461a:	4553      	cmp	r3, sl
 801461c:	db33      	blt.n	8014686 <__lshift+0xb6>
 801461e:	6920      	ldr	r0, [r4, #16]
 8014620:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014624:	f104 0314 	add.w	r3, r4, #20
 8014628:	f019 091f 	ands.w	r9, r9, #31
 801462c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014630:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014634:	d02b      	beq.n	801468e <__lshift+0xbe>
 8014636:	f1c9 0e20 	rsb	lr, r9, #32
 801463a:	468a      	mov	sl, r1
 801463c:	2200      	movs	r2, #0
 801463e:	6818      	ldr	r0, [r3, #0]
 8014640:	fa00 f009 	lsl.w	r0, r0, r9
 8014644:	4310      	orrs	r0, r2
 8014646:	f84a 0b04 	str.w	r0, [sl], #4
 801464a:	f853 2b04 	ldr.w	r2, [r3], #4
 801464e:	459c      	cmp	ip, r3
 8014650:	fa22 f20e 	lsr.w	r2, r2, lr
 8014654:	d8f3      	bhi.n	801463e <__lshift+0x6e>
 8014656:	ebac 0304 	sub.w	r3, ip, r4
 801465a:	3b15      	subs	r3, #21
 801465c:	f023 0303 	bic.w	r3, r3, #3
 8014660:	3304      	adds	r3, #4
 8014662:	f104 0015 	add.w	r0, r4, #21
 8014666:	4560      	cmp	r0, ip
 8014668:	bf88      	it	hi
 801466a:	2304      	movhi	r3, #4
 801466c:	50ca      	str	r2, [r1, r3]
 801466e:	b10a      	cbz	r2, 8014674 <__lshift+0xa4>
 8014670:	f108 0602 	add.w	r6, r8, #2
 8014674:	3e01      	subs	r6, #1
 8014676:	4638      	mov	r0, r7
 8014678:	612e      	str	r6, [r5, #16]
 801467a:	4621      	mov	r1, r4
 801467c:	f7ff fd98 	bl	80141b0 <_Bfree>
 8014680:	4628      	mov	r0, r5
 8014682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014686:	f842 0f04 	str.w	r0, [r2, #4]!
 801468a:	3301      	adds	r3, #1
 801468c:	e7c5      	b.n	801461a <__lshift+0x4a>
 801468e:	3904      	subs	r1, #4
 8014690:	f853 2b04 	ldr.w	r2, [r3], #4
 8014694:	f841 2f04 	str.w	r2, [r1, #4]!
 8014698:	459c      	cmp	ip, r3
 801469a:	d8f9      	bhi.n	8014690 <__lshift+0xc0>
 801469c:	e7ea      	b.n	8014674 <__lshift+0xa4>
 801469e:	bf00      	nop
 80146a0:	08016a61 	.word	0x08016a61
 80146a4:	08016a72 	.word	0x08016a72

080146a8 <__mcmp>:
 80146a8:	690a      	ldr	r2, [r1, #16]
 80146aa:	4603      	mov	r3, r0
 80146ac:	6900      	ldr	r0, [r0, #16]
 80146ae:	1a80      	subs	r0, r0, r2
 80146b0:	b530      	push	{r4, r5, lr}
 80146b2:	d10e      	bne.n	80146d2 <__mcmp+0x2a>
 80146b4:	3314      	adds	r3, #20
 80146b6:	3114      	adds	r1, #20
 80146b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80146bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80146c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80146c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80146c8:	4295      	cmp	r5, r2
 80146ca:	d003      	beq.n	80146d4 <__mcmp+0x2c>
 80146cc:	d205      	bcs.n	80146da <__mcmp+0x32>
 80146ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80146d2:	bd30      	pop	{r4, r5, pc}
 80146d4:	42a3      	cmp	r3, r4
 80146d6:	d3f3      	bcc.n	80146c0 <__mcmp+0x18>
 80146d8:	e7fb      	b.n	80146d2 <__mcmp+0x2a>
 80146da:	2001      	movs	r0, #1
 80146dc:	e7f9      	b.n	80146d2 <__mcmp+0x2a>
	...

080146e0 <__mdiff>:
 80146e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146e4:	4689      	mov	r9, r1
 80146e6:	4606      	mov	r6, r0
 80146e8:	4611      	mov	r1, r2
 80146ea:	4648      	mov	r0, r9
 80146ec:	4614      	mov	r4, r2
 80146ee:	f7ff ffdb 	bl	80146a8 <__mcmp>
 80146f2:	1e05      	subs	r5, r0, #0
 80146f4:	d112      	bne.n	801471c <__mdiff+0x3c>
 80146f6:	4629      	mov	r1, r5
 80146f8:	4630      	mov	r0, r6
 80146fa:	f7ff fd19 	bl	8014130 <_Balloc>
 80146fe:	4602      	mov	r2, r0
 8014700:	b928      	cbnz	r0, 801470e <__mdiff+0x2e>
 8014702:	4b3f      	ldr	r3, [pc, #252]	@ (8014800 <__mdiff+0x120>)
 8014704:	f240 2137 	movw	r1, #567	@ 0x237
 8014708:	483e      	ldr	r0, [pc, #248]	@ (8014804 <__mdiff+0x124>)
 801470a:	f001 fa29 	bl	8015b60 <__assert_func>
 801470e:	2301      	movs	r3, #1
 8014710:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014714:	4610      	mov	r0, r2
 8014716:	b003      	add	sp, #12
 8014718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801471c:	bfbc      	itt	lt
 801471e:	464b      	movlt	r3, r9
 8014720:	46a1      	movlt	r9, r4
 8014722:	4630      	mov	r0, r6
 8014724:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014728:	bfba      	itte	lt
 801472a:	461c      	movlt	r4, r3
 801472c:	2501      	movlt	r5, #1
 801472e:	2500      	movge	r5, #0
 8014730:	f7ff fcfe 	bl	8014130 <_Balloc>
 8014734:	4602      	mov	r2, r0
 8014736:	b918      	cbnz	r0, 8014740 <__mdiff+0x60>
 8014738:	4b31      	ldr	r3, [pc, #196]	@ (8014800 <__mdiff+0x120>)
 801473a:	f240 2145 	movw	r1, #581	@ 0x245
 801473e:	e7e3      	b.n	8014708 <__mdiff+0x28>
 8014740:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014744:	6926      	ldr	r6, [r4, #16]
 8014746:	60c5      	str	r5, [r0, #12]
 8014748:	f109 0310 	add.w	r3, r9, #16
 801474c:	f109 0514 	add.w	r5, r9, #20
 8014750:	f104 0e14 	add.w	lr, r4, #20
 8014754:	f100 0b14 	add.w	fp, r0, #20
 8014758:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801475c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014760:	9301      	str	r3, [sp, #4]
 8014762:	46d9      	mov	r9, fp
 8014764:	f04f 0c00 	mov.w	ip, #0
 8014768:	9b01      	ldr	r3, [sp, #4]
 801476a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801476e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014772:	9301      	str	r3, [sp, #4]
 8014774:	fa1f f38a 	uxth.w	r3, sl
 8014778:	4619      	mov	r1, r3
 801477a:	b283      	uxth	r3, r0
 801477c:	1acb      	subs	r3, r1, r3
 801477e:	0c00      	lsrs	r0, r0, #16
 8014780:	4463      	add	r3, ip
 8014782:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014786:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801478a:	b29b      	uxth	r3, r3
 801478c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014790:	4576      	cmp	r6, lr
 8014792:	f849 3b04 	str.w	r3, [r9], #4
 8014796:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801479a:	d8e5      	bhi.n	8014768 <__mdiff+0x88>
 801479c:	1b33      	subs	r3, r6, r4
 801479e:	3b15      	subs	r3, #21
 80147a0:	f023 0303 	bic.w	r3, r3, #3
 80147a4:	3415      	adds	r4, #21
 80147a6:	3304      	adds	r3, #4
 80147a8:	42a6      	cmp	r6, r4
 80147aa:	bf38      	it	cc
 80147ac:	2304      	movcc	r3, #4
 80147ae:	441d      	add	r5, r3
 80147b0:	445b      	add	r3, fp
 80147b2:	461e      	mov	r6, r3
 80147b4:	462c      	mov	r4, r5
 80147b6:	4544      	cmp	r4, r8
 80147b8:	d30e      	bcc.n	80147d8 <__mdiff+0xf8>
 80147ba:	f108 0103 	add.w	r1, r8, #3
 80147be:	1b49      	subs	r1, r1, r5
 80147c0:	f021 0103 	bic.w	r1, r1, #3
 80147c4:	3d03      	subs	r5, #3
 80147c6:	45a8      	cmp	r8, r5
 80147c8:	bf38      	it	cc
 80147ca:	2100      	movcc	r1, #0
 80147cc:	440b      	add	r3, r1
 80147ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80147d2:	b191      	cbz	r1, 80147fa <__mdiff+0x11a>
 80147d4:	6117      	str	r7, [r2, #16]
 80147d6:	e79d      	b.n	8014714 <__mdiff+0x34>
 80147d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80147dc:	46e6      	mov	lr, ip
 80147de:	0c08      	lsrs	r0, r1, #16
 80147e0:	fa1c fc81 	uxtah	ip, ip, r1
 80147e4:	4471      	add	r1, lr
 80147e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80147ea:	b289      	uxth	r1, r1
 80147ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80147f0:	f846 1b04 	str.w	r1, [r6], #4
 80147f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80147f8:	e7dd      	b.n	80147b6 <__mdiff+0xd6>
 80147fa:	3f01      	subs	r7, #1
 80147fc:	e7e7      	b.n	80147ce <__mdiff+0xee>
 80147fe:	bf00      	nop
 8014800:	08016a61 	.word	0x08016a61
 8014804:	08016a72 	.word	0x08016a72

08014808 <__ulp>:
 8014808:	b082      	sub	sp, #8
 801480a:	ed8d 0b00 	vstr	d0, [sp]
 801480e:	9a01      	ldr	r2, [sp, #4]
 8014810:	4b0f      	ldr	r3, [pc, #60]	@ (8014850 <__ulp+0x48>)
 8014812:	4013      	ands	r3, r2
 8014814:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8014818:	2b00      	cmp	r3, #0
 801481a:	dc08      	bgt.n	801482e <__ulp+0x26>
 801481c:	425b      	negs	r3, r3
 801481e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8014822:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014826:	da04      	bge.n	8014832 <__ulp+0x2a>
 8014828:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801482c:	4113      	asrs	r3, r2
 801482e:	2200      	movs	r2, #0
 8014830:	e008      	b.n	8014844 <__ulp+0x3c>
 8014832:	f1a2 0314 	sub.w	r3, r2, #20
 8014836:	2b1e      	cmp	r3, #30
 8014838:	bfda      	itte	le
 801483a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801483e:	40da      	lsrle	r2, r3
 8014840:	2201      	movgt	r2, #1
 8014842:	2300      	movs	r3, #0
 8014844:	4619      	mov	r1, r3
 8014846:	4610      	mov	r0, r2
 8014848:	ec41 0b10 	vmov	d0, r0, r1
 801484c:	b002      	add	sp, #8
 801484e:	4770      	bx	lr
 8014850:	7ff00000 	.word	0x7ff00000

08014854 <__b2d>:
 8014854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014858:	6906      	ldr	r6, [r0, #16]
 801485a:	f100 0814 	add.w	r8, r0, #20
 801485e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014862:	1f37      	subs	r7, r6, #4
 8014864:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014868:	4610      	mov	r0, r2
 801486a:	f7ff fd53 	bl	8014314 <__hi0bits>
 801486e:	f1c0 0320 	rsb	r3, r0, #32
 8014872:	280a      	cmp	r0, #10
 8014874:	600b      	str	r3, [r1, #0]
 8014876:	491b      	ldr	r1, [pc, #108]	@ (80148e4 <__b2d+0x90>)
 8014878:	dc15      	bgt.n	80148a6 <__b2d+0x52>
 801487a:	f1c0 0c0b 	rsb	ip, r0, #11
 801487e:	fa22 f30c 	lsr.w	r3, r2, ip
 8014882:	45b8      	cmp	r8, r7
 8014884:	ea43 0501 	orr.w	r5, r3, r1
 8014888:	bf34      	ite	cc
 801488a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801488e:	2300      	movcs	r3, #0
 8014890:	3015      	adds	r0, #21
 8014892:	fa02 f000 	lsl.w	r0, r2, r0
 8014896:	fa23 f30c 	lsr.w	r3, r3, ip
 801489a:	4303      	orrs	r3, r0
 801489c:	461c      	mov	r4, r3
 801489e:	ec45 4b10 	vmov	d0, r4, r5
 80148a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148a6:	45b8      	cmp	r8, r7
 80148a8:	bf3a      	itte	cc
 80148aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80148ae:	f1a6 0708 	subcc.w	r7, r6, #8
 80148b2:	2300      	movcs	r3, #0
 80148b4:	380b      	subs	r0, #11
 80148b6:	d012      	beq.n	80148de <__b2d+0x8a>
 80148b8:	f1c0 0120 	rsb	r1, r0, #32
 80148bc:	fa23 f401 	lsr.w	r4, r3, r1
 80148c0:	4082      	lsls	r2, r0
 80148c2:	4322      	orrs	r2, r4
 80148c4:	4547      	cmp	r7, r8
 80148c6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80148ca:	bf8c      	ite	hi
 80148cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80148d0:	2200      	movls	r2, #0
 80148d2:	4083      	lsls	r3, r0
 80148d4:	40ca      	lsrs	r2, r1
 80148d6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80148da:	4313      	orrs	r3, r2
 80148dc:	e7de      	b.n	801489c <__b2d+0x48>
 80148de:	ea42 0501 	orr.w	r5, r2, r1
 80148e2:	e7db      	b.n	801489c <__b2d+0x48>
 80148e4:	3ff00000 	.word	0x3ff00000

080148e8 <__d2b>:
 80148e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80148ec:	460f      	mov	r7, r1
 80148ee:	2101      	movs	r1, #1
 80148f0:	ec59 8b10 	vmov	r8, r9, d0
 80148f4:	4616      	mov	r6, r2
 80148f6:	f7ff fc1b 	bl	8014130 <_Balloc>
 80148fa:	4604      	mov	r4, r0
 80148fc:	b930      	cbnz	r0, 801490c <__d2b+0x24>
 80148fe:	4602      	mov	r2, r0
 8014900:	4b23      	ldr	r3, [pc, #140]	@ (8014990 <__d2b+0xa8>)
 8014902:	4824      	ldr	r0, [pc, #144]	@ (8014994 <__d2b+0xac>)
 8014904:	f240 310f 	movw	r1, #783	@ 0x30f
 8014908:	f001 f92a 	bl	8015b60 <__assert_func>
 801490c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014910:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014914:	b10d      	cbz	r5, 801491a <__d2b+0x32>
 8014916:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801491a:	9301      	str	r3, [sp, #4]
 801491c:	f1b8 0300 	subs.w	r3, r8, #0
 8014920:	d023      	beq.n	801496a <__d2b+0x82>
 8014922:	4668      	mov	r0, sp
 8014924:	9300      	str	r3, [sp, #0]
 8014926:	f7ff fd14 	bl	8014352 <__lo0bits>
 801492a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801492e:	b1d0      	cbz	r0, 8014966 <__d2b+0x7e>
 8014930:	f1c0 0320 	rsb	r3, r0, #32
 8014934:	fa02 f303 	lsl.w	r3, r2, r3
 8014938:	430b      	orrs	r3, r1
 801493a:	40c2      	lsrs	r2, r0
 801493c:	6163      	str	r3, [r4, #20]
 801493e:	9201      	str	r2, [sp, #4]
 8014940:	9b01      	ldr	r3, [sp, #4]
 8014942:	61a3      	str	r3, [r4, #24]
 8014944:	2b00      	cmp	r3, #0
 8014946:	bf0c      	ite	eq
 8014948:	2201      	moveq	r2, #1
 801494a:	2202      	movne	r2, #2
 801494c:	6122      	str	r2, [r4, #16]
 801494e:	b1a5      	cbz	r5, 801497a <__d2b+0x92>
 8014950:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014954:	4405      	add	r5, r0
 8014956:	603d      	str	r5, [r7, #0]
 8014958:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801495c:	6030      	str	r0, [r6, #0]
 801495e:	4620      	mov	r0, r4
 8014960:	b003      	add	sp, #12
 8014962:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014966:	6161      	str	r1, [r4, #20]
 8014968:	e7ea      	b.n	8014940 <__d2b+0x58>
 801496a:	a801      	add	r0, sp, #4
 801496c:	f7ff fcf1 	bl	8014352 <__lo0bits>
 8014970:	9b01      	ldr	r3, [sp, #4]
 8014972:	6163      	str	r3, [r4, #20]
 8014974:	3020      	adds	r0, #32
 8014976:	2201      	movs	r2, #1
 8014978:	e7e8      	b.n	801494c <__d2b+0x64>
 801497a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801497e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014982:	6038      	str	r0, [r7, #0]
 8014984:	6918      	ldr	r0, [r3, #16]
 8014986:	f7ff fcc5 	bl	8014314 <__hi0bits>
 801498a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801498e:	e7e5      	b.n	801495c <__d2b+0x74>
 8014990:	08016a61 	.word	0x08016a61
 8014994:	08016a72 	.word	0x08016a72

08014998 <__ratio>:
 8014998:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801499c:	4688      	mov	r8, r1
 801499e:	4669      	mov	r1, sp
 80149a0:	4681      	mov	r9, r0
 80149a2:	f7ff ff57 	bl	8014854 <__b2d>
 80149a6:	a901      	add	r1, sp, #4
 80149a8:	4640      	mov	r0, r8
 80149aa:	ec55 4b10 	vmov	r4, r5, d0
 80149ae:	f7ff ff51 	bl	8014854 <__b2d>
 80149b2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80149b6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80149ba:	1ad2      	subs	r2, r2, r3
 80149bc:	e9dd 3100 	ldrd	r3, r1, [sp]
 80149c0:	1a5b      	subs	r3, r3, r1
 80149c2:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80149c6:	ec57 6b10 	vmov	r6, r7, d0
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	bfd6      	itet	le
 80149ce:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80149d2:	462a      	movgt	r2, r5
 80149d4:	463a      	movle	r2, r7
 80149d6:	46ab      	mov	fp, r5
 80149d8:	46a2      	mov	sl, r4
 80149da:	bfce      	itee	gt
 80149dc:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80149e0:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80149e4:	ee00 3a90 	vmovle	s1, r3
 80149e8:	ec4b ab17 	vmov	d7, sl, fp
 80149ec:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80149f0:	b003      	add	sp, #12
 80149f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080149f6 <__copybits>:
 80149f6:	3901      	subs	r1, #1
 80149f8:	b570      	push	{r4, r5, r6, lr}
 80149fa:	1149      	asrs	r1, r1, #5
 80149fc:	6914      	ldr	r4, [r2, #16]
 80149fe:	3101      	adds	r1, #1
 8014a00:	f102 0314 	add.w	r3, r2, #20
 8014a04:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014a08:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014a0c:	1f05      	subs	r5, r0, #4
 8014a0e:	42a3      	cmp	r3, r4
 8014a10:	d30c      	bcc.n	8014a2c <__copybits+0x36>
 8014a12:	1aa3      	subs	r3, r4, r2
 8014a14:	3b11      	subs	r3, #17
 8014a16:	f023 0303 	bic.w	r3, r3, #3
 8014a1a:	3211      	adds	r2, #17
 8014a1c:	42a2      	cmp	r2, r4
 8014a1e:	bf88      	it	hi
 8014a20:	2300      	movhi	r3, #0
 8014a22:	4418      	add	r0, r3
 8014a24:	2300      	movs	r3, #0
 8014a26:	4288      	cmp	r0, r1
 8014a28:	d305      	bcc.n	8014a36 <__copybits+0x40>
 8014a2a:	bd70      	pop	{r4, r5, r6, pc}
 8014a2c:	f853 6b04 	ldr.w	r6, [r3], #4
 8014a30:	f845 6f04 	str.w	r6, [r5, #4]!
 8014a34:	e7eb      	b.n	8014a0e <__copybits+0x18>
 8014a36:	f840 3b04 	str.w	r3, [r0], #4
 8014a3a:	e7f4      	b.n	8014a26 <__copybits+0x30>

08014a3c <__any_on>:
 8014a3c:	f100 0214 	add.w	r2, r0, #20
 8014a40:	6900      	ldr	r0, [r0, #16]
 8014a42:	114b      	asrs	r3, r1, #5
 8014a44:	4298      	cmp	r0, r3
 8014a46:	b510      	push	{r4, lr}
 8014a48:	db11      	blt.n	8014a6e <__any_on+0x32>
 8014a4a:	dd0a      	ble.n	8014a62 <__any_on+0x26>
 8014a4c:	f011 011f 	ands.w	r1, r1, #31
 8014a50:	d007      	beq.n	8014a62 <__any_on+0x26>
 8014a52:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014a56:	fa24 f001 	lsr.w	r0, r4, r1
 8014a5a:	fa00 f101 	lsl.w	r1, r0, r1
 8014a5e:	428c      	cmp	r4, r1
 8014a60:	d10b      	bne.n	8014a7a <__any_on+0x3e>
 8014a62:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014a66:	4293      	cmp	r3, r2
 8014a68:	d803      	bhi.n	8014a72 <__any_on+0x36>
 8014a6a:	2000      	movs	r0, #0
 8014a6c:	bd10      	pop	{r4, pc}
 8014a6e:	4603      	mov	r3, r0
 8014a70:	e7f7      	b.n	8014a62 <__any_on+0x26>
 8014a72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014a76:	2900      	cmp	r1, #0
 8014a78:	d0f5      	beq.n	8014a66 <__any_on+0x2a>
 8014a7a:	2001      	movs	r0, #1
 8014a7c:	e7f6      	b.n	8014a6c <__any_on+0x30>

08014a7e <sulp>:
 8014a7e:	b570      	push	{r4, r5, r6, lr}
 8014a80:	4604      	mov	r4, r0
 8014a82:	460d      	mov	r5, r1
 8014a84:	4616      	mov	r6, r2
 8014a86:	ec45 4b10 	vmov	d0, r4, r5
 8014a8a:	f7ff febd 	bl	8014808 <__ulp>
 8014a8e:	b17e      	cbz	r6, 8014ab0 <sulp+0x32>
 8014a90:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014a94:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	dd09      	ble.n	8014ab0 <sulp+0x32>
 8014a9c:	051b      	lsls	r3, r3, #20
 8014a9e:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8014aa2:	2000      	movs	r0, #0
 8014aa4:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8014aa8:	ec41 0b17 	vmov	d7, r0, r1
 8014aac:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014ab0:	bd70      	pop	{r4, r5, r6, pc}
 8014ab2:	0000      	movs	r0, r0
 8014ab4:	0000      	movs	r0, r0
	...

08014ab8 <_strtod_l>:
 8014ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014abc:	ed2d 8b0a 	vpush	{d8-d12}
 8014ac0:	b097      	sub	sp, #92	@ 0x5c
 8014ac2:	4688      	mov	r8, r1
 8014ac4:	920e      	str	r2, [sp, #56]	@ 0x38
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	9212      	str	r2, [sp, #72]	@ 0x48
 8014aca:	9005      	str	r0, [sp, #20]
 8014acc:	f04f 0a00 	mov.w	sl, #0
 8014ad0:	f04f 0b00 	mov.w	fp, #0
 8014ad4:	460a      	mov	r2, r1
 8014ad6:	9211      	str	r2, [sp, #68]	@ 0x44
 8014ad8:	7811      	ldrb	r1, [r2, #0]
 8014ada:	292b      	cmp	r1, #43	@ 0x2b
 8014adc:	d04c      	beq.n	8014b78 <_strtod_l+0xc0>
 8014ade:	d839      	bhi.n	8014b54 <_strtod_l+0x9c>
 8014ae0:	290d      	cmp	r1, #13
 8014ae2:	d833      	bhi.n	8014b4c <_strtod_l+0x94>
 8014ae4:	2908      	cmp	r1, #8
 8014ae6:	d833      	bhi.n	8014b50 <_strtod_l+0x98>
 8014ae8:	2900      	cmp	r1, #0
 8014aea:	d03c      	beq.n	8014b66 <_strtod_l+0xae>
 8014aec:	2200      	movs	r2, #0
 8014aee:	9208      	str	r2, [sp, #32]
 8014af0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8014af2:	782a      	ldrb	r2, [r5, #0]
 8014af4:	2a30      	cmp	r2, #48	@ 0x30
 8014af6:	f040 80b7 	bne.w	8014c68 <_strtod_l+0x1b0>
 8014afa:	786a      	ldrb	r2, [r5, #1]
 8014afc:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014b00:	2a58      	cmp	r2, #88	@ 0x58
 8014b02:	d170      	bne.n	8014be6 <_strtod_l+0x12e>
 8014b04:	9302      	str	r3, [sp, #8]
 8014b06:	9b08      	ldr	r3, [sp, #32]
 8014b08:	9301      	str	r3, [sp, #4]
 8014b0a:	ab12      	add	r3, sp, #72	@ 0x48
 8014b0c:	9300      	str	r3, [sp, #0]
 8014b0e:	4a90      	ldr	r2, [pc, #576]	@ (8014d50 <_strtod_l+0x298>)
 8014b10:	9805      	ldr	r0, [sp, #20]
 8014b12:	ab13      	add	r3, sp, #76	@ 0x4c
 8014b14:	a911      	add	r1, sp, #68	@ 0x44
 8014b16:	f001 f8bd 	bl	8015c94 <__gethex>
 8014b1a:	f010 060f 	ands.w	r6, r0, #15
 8014b1e:	4604      	mov	r4, r0
 8014b20:	d005      	beq.n	8014b2e <_strtod_l+0x76>
 8014b22:	2e06      	cmp	r6, #6
 8014b24:	d12a      	bne.n	8014b7c <_strtod_l+0xc4>
 8014b26:	3501      	adds	r5, #1
 8014b28:	2300      	movs	r3, #0
 8014b2a:	9511      	str	r5, [sp, #68]	@ 0x44
 8014b2c:	9308      	str	r3, [sp, #32]
 8014b2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	f040 8537 	bne.w	80155a4 <_strtod_l+0xaec>
 8014b36:	9b08      	ldr	r3, [sp, #32]
 8014b38:	ec4b ab10 	vmov	d0, sl, fp
 8014b3c:	b1cb      	cbz	r3, 8014b72 <_strtod_l+0xba>
 8014b3e:	eeb1 0b40 	vneg.f64	d0, d0
 8014b42:	b017      	add	sp, #92	@ 0x5c
 8014b44:	ecbd 8b0a 	vpop	{d8-d12}
 8014b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b4c:	2920      	cmp	r1, #32
 8014b4e:	d1cd      	bne.n	8014aec <_strtod_l+0x34>
 8014b50:	3201      	adds	r2, #1
 8014b52:	e7c0      	b.n	8014ad6 <_strtod_l+0x1e>
 8014b54:	292d      	cmp	r1, #45	@ 0x2d
 8014b56:	d1c9      	bne.n	8014aec <_strtod_l+0x34>
 8014b58:	2101      	movs	r1, #1
 8014b5a:	9108      	str	r1, [sp, #32]
 8014b5c:	1c51      	adds	r1, r2, #1
 8014b5e:	9111      	str	r1, [sp, #68]	@ 0x44
 8014b60:	7852      	ldrb	r2, [r2, #1]
 8014b62:	2a00      	cmp	r2, #0
 8014b64:	d1c4      	bne.n	8014af0 <_strtod_l+0x38>
 8014b66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014b68:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	f040 8517 	bne.w	80155a0 <_strtod_l+0xae8>
 8014b72:	ec4b ab10 	vmov	d0, sl, fp
 8014b76:	e7e4      	b.n	8014b42 <_strtod_l+0x8a>
 8014b78:	2100      	movs	r1, #0
 8014b7a:	e7ee      	b.n	8014b5a <_strtod_l+0xa2>
 8014b7c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014b7e:	b13a      	cbz	r2, 8014b90 <_strtod_l+0xd8>
 8014b80:	2135      	movs	r1, #53	@ 0x35
 8014b82:	a814      	add	r0, sp, #80	@ 0x50
 8014b84:	f7ff ff37 	bl	80149f6 <__copybits>
 8014b88:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014b8a:	9805      	ldr	r0, [sp, #20]
 8014b8c:	f7ff fb10 	bl	80141b0 <_Bfree>
 8014b90:	1e73      	subs	r3, r6, #1
 8014b92:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014b94:	2b04      	cmp	r3, #4
 8014b96:	d806      	bhi.n	8014ba6 <_strtod_l+0xee>
 8014b98:	e8df f003 	tbb	[pc, r3]
 8014b9c:	201d0314 	.word	0x201d0314
 8014ba0:	14          	.byte	0x14
 8014ba1:	00          	.byte	0x00
 8014ba2:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8014ba6:	05e3      	lsls	r3, r4, #23
 8014ba8:	bf48      	it	mi
 8014baa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8014bae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014bb2:	0d1b      	lsrs	r3, r3, #20
 8014bb4:	051b      	lsls	r3, r3, #20
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	d1b9      	bne.n	8014b2e <_strtod_l+0x76>
 8014bba:	f7fe fc45 	bl	8013448 <__errno>
 8014bbe:	2322      	movs	r3, #34	@ 0x22
 8014bc0:	6003      	str	r3, [r0, #0]
 8014bc2:	e7b4      	b.n	8014b2e <_strtod_l+0x76>
 8014bc4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8014bc8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014bcc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8014bd0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8014bd4:	e7e7      	b.n	8014ba6 <_strtod_l+0xee>
 8014bd6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8014d58 <_strtod_l+0x2a0>
 8014bda:	e7e4      	b.n	8014ba6 <_strtod_l+0xee>
 8014bdc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8014be0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8014be4:	e7df      	b.n	8014ba6 <_strtod_l+0xee>
 8014be6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014be8:	1c5a      	adds	r2, r3, #1
 8014bea:	9211      	str	r2, [sp, #68]	@ 0x44
 8014bec:	785b      	ldrb	r3, [r3, #1]
 8014bee:	2b30      	cmp	r3, #48	@ 0x30
 8014bf0:	d0f9      	beq.n	8014be6 <_strtod_l+0x12e>
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	d09b      	beq.n	8014b2e <_strtod_l+0x76>
 8014bf6:	2301      	movs	r3, #1
 8014bf8:	9307      	str	r3, [sp, #28]
 8014bfa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014bfc:	930a      	str	r3, [sp, #40]	@ 0x28
 8014bfe:	2300      	movs	r3, #0
 8014c00:	9306      	str	r3, [sp, #24]
 8014c02:	4699      	mov	r9, r3
 8014c04:	461d      	mov	r5, r3
 8014c06:	220a      	movs	r2, #10
 8014c08:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8014c0a:	7804      	ldrb	r4, [r0, #0]
 8014c0c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8014c10:	b2d9      	uxtb	r1, r3
 8014c12:	2909      	cmp	r1, #9
 8014c14:	d92a      	bls.n	8014c6c <_strtod_l+0x1b4>
 8014c16:	494f      	ldr	r1, [pc, #316]	@ (8014d54 <_strtod_l+0x29c>)
 8014c18:	2201      	movs	r2, #1
 8014c1a:	f000 ff87 	bl	8015b2c <strncmp>
 8014c1e:	b398      	cbz	r0, 8014c88 <_strtod_l+0x1d0>
 8014c20:	2000      	movs	r0, #0
 8014c22:	4622      	mov	r2, r4
 8014c24:	462b      	mov	r3, r5
 8014c26:	4607      	mov	r7, r0
 8014c28:	4601      	mov	r1, r0
 8014c2a:	2a65      	cmp	r2, #101	@ 0x65
 8014c2c:	d001      	beq.n	8014c32 <_strtod_l+0x17a>
 8014c2e:	2a45      	cmp	r2, #69	@ 0x45
 8014c30:	d118      	bne.n	8014c64 <_strtod_l+0x1ac>
 8014c32:	b91b      	cbnz	r3, 8014c3c <_strtod_l+0x184>
 8014c34:	9b07      	ldr	r3, [sp, #28]
 8014c36:	4303      	orrs	r3, r0
 8014c38:	d095      	beq.n	8014b66 <_strtod_l+0xae>
 8014c3a:	2300      	movs	r3, #0
 8014c3c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8014c40:	f108 0201 	add.w	r2, r8, #1
 8014c44:	9211      	str	r2, [sp, #68]	@ 0x44
 8014c46:	f898 2001 	ldrb.w	r2, [r8, #1]
 8014c4a:	2a2b      	cmp	r2, #43	@ 0x2b
 8014c4c:	d074      	beq.n	8014d38 <_strtod_l+0x280>
 8014c4e:	2a2d      	cmp	r2, #45	@ 0x2d
 8014c50:	d07a      	beq.n	8014d48 <_strtod_l+0x290>
 8014c52:	f04f 0e00 	mov.w	lr, #0
 8014c56:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8014c5a:	2c09      	cmp	r4, #9
 8014c5c:	f240 8082 	bls.w	8014d64 <_strtod_l+0x2ac>
 8014c60:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8014c64:	2400      	movs	r4, #0
 8014c66:	e09d      	b.n	8014da4 <_strtod_l+0x2ec>
 8014c68:	2300      	movs	r3, #0
 8014c6a:	e7c5      	b.n	8014bf8 <_strtod_l+0x140>
 8014c6c:	2d08      	cmp	r5, #8
 8014c6e:	bfc8      	it	gt
 8014c70:	9906      	ldrgt	r1, [sp, #24]
 8014c72:	f100 0001 	add.w	r0, r0, #1
 8014c76:	bfca      	itet	gt
 8014c78:	fb02 3301 	mlagt	r3, r2, r1, r3
 8014c7c:	fb02 3909 	mlale	r9, r2, r9, r3
 8014c80:	9306      	strgt	r3, [sp, #24]
 8014c82:	3501      	adds	r5, #1
 8014c84:	9011      	str	r0, [sp, #68]	@ 0x44
 8014c86:	e7bf      	b.n	8014c08 <_strtod_l+0x150>
 8014c88:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014c8a:	1c5a      	adds	r2, r3, #1
 8014c8c:	9211      	str	r2, [sp, #68]	@ 0x44
 8014c8e:	785a      	ldrb	r2, [r3, #1]
 8014c90:	b3bd      	cbz	r5, 8014d02 <_strtod_l+0x24a>
 8014c92:	4607      	mov	r7, r0
 8014c94:	462b      	mov	r3, r5
 8014c96:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8014c9a:	2909      	cmp	r1, #9
 8014c9c:	d912      	bls.n	8014cc4 <_strtod_l+0x20c>
 8014c9e:	2101      	movs	r1, #1
 8014ca0:	e7c3      	b.n	8014c2a <_strtod_l+0x172>
 8014ca2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014ca4:	1c5a      	adds	r2, r3, #1
 8014ca6:	9211      	str	r2, [sp, #68]	@ 0x44
 8014ca8:	785a      	ldrb	r2, [r3, #1]
 8014caa:	3001      	adds	r0, #1
 8014cac:	2a30      	cmp	r2, #48	@ 0x30
 8014cae:	d0f8      	beq.n	8014ca2 <_strtod_l+0x1ea>
 8014cb0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8014cb4:	2b08      	cmp	r3, #8
 8014cb6:	f200 847a 	bhi.w	80155ae <_strtod_l+0xaf6>
 8014cba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014cbc:	930a      	str	r3, [sp, #40]	@ 0x28
 8014cbe:	4607      	mov	r7, r0
 8014cc0:	2000      	movs	r0, #0
 8014cc2:	4603      	mov	r3, r0
 8014cc4:	3a30      	subs	r2, #48	@ 0x30
 8014cc6:	f100 0101 	add.w	r1, r0, #1
 8014cca:	d014      	beq.n	8014cf6 <_strtod_l+0x23e>
 8014ccc:	440f      	add	r7, r1
 8014cce:	469c      	mov	ip, r3
 8014cd0:	f04f 0e0a 	mov.w	lr, #10
 8014cd4:	f10c 0401 	add.w	r4, ip, #1
 8014cd8:	1ae6      	subs	r6, r4, r3
 8014cda:	42b1      	cmp	r1, r6
 8014cdc:	dc13      	bgt.n	8014d06 <_strtod_l+0x24e>
 8014cde:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8014ce2:	1819      	adds	r1, r3, r0
 8014ce4:	2908      	cmp	r1, #8
 8014ce6:	f103 0301 	add.w	r3, r3, #1
 8014cea:	4403      	add	r3, r0
 8014cec:	dc19      	bgt.n	8014d22 <_strtod_l+0x26a>
 8014cee:	210a      	movs	r1, #10
 8014cf0:	fb01 2909 	mla	r9, r1, r9, r2
 8014cf4:	2100      	movs	r1, #0
 8014cf6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014cf8:	1c50      	adds	r0, r2, #1
 8014cfa:	9011      	str	r0, [sp, #68]	@ 0x44
 8014cfc:	7852      	ldrb	r2, [r2, #1]
 8014cfe:	4608      	mov	r0, r1
 8014d00:	e7c9      	b.n	8014c96 <_strtod_l+0x1de>
 8014d02:	4628      	mov	r0, r5
 8014d04:	e7d2      	b.n	8014cac <_strtod_l+0x1f4>
 8014d06:	f1bc 0f08 	cmp.w	ip, #8
 8014d0a:	dc03      	bgt.n	8014d14 <_strtod_l+0x25c>
 8014d0c:	fb0e f909 	mul.w	r9, lr, r9
 8014d10:	46a4      	mov	ip, r4
 8014d12:	e7df      	b.n	8014cd4 <_strtod_l+0x21c>
 8014d14:	2c10      	cmp	r4, #16
 8014d16:	bfde      	ittt	le
 8014d18:	9e06      	ldrle	r6, [sp, #24]
 8014d1a:	fb0e f606 	mulle.w	r6, lr, r6
 8014d1e:	9606      	strle	r6, [sp, #24]
 8014d20:	e7f6      	b.n	8014d10 <_strtod_l+0x258>
 8014d22:	290f      	cmp	r1, #15
 8014d24:	bfdf      	itttt	le
 8014d26:	9806      	ldrle	r0, [sp, #24]
 8014d28:	210a      	movle	r1, #10
 8014d2a:	fb01 2200 	mlale	r2, r1, r0, r2
 8014d2e:	9206      	strle	r2, [sp, #24]
 8014d30:	e7e0      	b.n	8014cf4 <_strtod_l+0x23c>
 8014d32:	2700      	movs	r7, #0
 8014d34:	2101      	movs	r1, #1
 8014d36:	e77d      	b.n	8014c34 <_strtod_l+0x17c>
 8014d38:	f04f 0e00 	mov.w	lr, #0
 8014d3c:	f108 0202 	add.w	r2, r8, #2
 8014d40:	9211      	str	r2, [sp, #68]	@ 0x44
 8014d42:	f898 2002 	ldrb.w	r2, [r8, #2]
 8014d46:	e786      	b.n	8014c56 <_strtod_l+0x19e>
 8014d48:	f04f 0e01 	mov.w	lr, #1
 8014d4c:	e7f6      	b.n	8014d3c <_strtod_l+0x284>
 8014d4e:	bf00      	nop
 8014d50:	08016c94 	.word	0x08016c94
 8014d54:	08016acb 	.word	0x08016acb
 8014d58:	7ff00000 	.word	0x7ff00000
 8014d5c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014d5e:	1c54      	adds	r4, r2, #1
 8014d60:	9411      	str	r4, [sp, #68]	@ 0x44
 8014d62:	7852      	ldrb	r2, [r2, #1]
 8014d64:	2a30      	cmp	r2, #48	@ 0x30
 8014d66:	d0f9      	beq.n	8014d5c <_strtod_l+0x2a4>
 8014d68:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8014d6c:	2c08      	cmp	r4, #8
 8014d6e:	f63f af79 	bhi.w	8014c64 <_strtod_l+0x1ac>
 8014d72:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8014d76:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014d78:	9209      	str	r2, [sp, #36]	@ 0x24
 8014d7a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014d7c:	1c54      	adds	r4, r2, #1
 8014d7e:	9411      	str	r4, [sp, #68]	@ 0x44
 8014d80:	7852      	ldrb	r2, [r2, #1]
 8014d82:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8014d86:	2e09      	cmp	r6, #9
 8014d88:	d937      	bls.n	8014dfa <_strtod_l+0x342>
 8014d8a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8014d8c:	1ba4      	subs	r4, r4, r6
 8014d8e:	2c08      	cmp	r4, #8
 8014d90:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8014d94:	dc02      	bgt.n	8014d9c <_strtod_l+0x2e4>
 8014d96:	4564      	cmp	r4, ip
 8014d98:	bfa8      	it	ge
 8014d9a:	4664      	movge	r4, ip
 8014d9c:	f1be 0f00 	cmp.w	lr, #0
 8014da0:	d000      	beq.n	8014da4 <_strtod_l+0x2ec>
 8014da2:	4264      	negs	r4, r4
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d14d      	bne.n	8014e44 <_strtod_l+0x38c>
 8014da8:	9b07      	ldr	r3, [sp, #28]
 8014daa:	4318      	orrs	r0, r3
 8014dac:	f47f aebf 	bne.w	8014b2e <_strtod_l+0x76>
 8014db0:	2900      	cmp	r1, #0
 8014db2:	f47f aed8 	bne.w	8014b66 <_strtod_l+0xae>
 8014db6:	2a69      	cmp	r2, #105	@ 0x69
 8014db8:	d027      	beq.n	8014e0a <_strtod_l+0x352>
 8014dba:	dc24      	bgt.n	8014e06 <_strtod_l+0x34e>
 8014dbc:	2a49      	cmp	r2, #73	@ 0x49
 8014dbe:	d024      	beq.n	8014e0a <_strtod_l+0x352>
 8014dc0:	2a4e      	cmp	r2, #78	@ 0x4e
 8014dc2:	f47f aed0 	bne.w	8014b66 <_strtod_l+0xae>
 8014dc6:	4997      	ldr	r1, [pc, #604]	@ (8015024 <_strtod_l+0x56c>)
 8014dc8:	a811      	add	r0, sp, #68	@ 0x44
 8014dca:	f001 f985 	bl	80160d8 <__match>
 8014dce:	2800      	cmp	r0, #0
 8014dd0:	f43f aec9 	beq.w	8014b66 <_strtod_l+0xae>
 8014dd4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014dd6:	781b      	ldrb	r3, [r3, #0]
 8014dd8:	2b28      	cmp	r3, #40	@ 0x28
 8014dda:	d12d      	bne.n	8014e38 <_strtod_l+0x380>
 8014ddc:	4992      	ldr	r1, [pc, #584]	@ (8015028 <_strtod_l+0x570>)
 8014dde:	aa14      	add	r2, sp, #80	@ 0x50
 8014de0:	a811      	add	r0, sp, #68	@ 0x44
 8014de2:	f001 f98d 	bl	8016100 <__hexnan>
 8014de6:	2805      	cmp	r0, #5
 8014de8:	d126      	bne.n	8014e38 <_strtod_l+0x380>
 8014dea:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8014dec:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8014df0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8014df4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8014df8:	e699      	b.n	8014b2e <_strtod_l+0x76>
 8014dfa:	240a      	movs	r4, #10
 8014dfc:	fb04 2c0c 	mla	ip, r4, ip, r2
 8014e00:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8014e04:	e7b9      	b.n	8014d7a <_strtod_l+0x2c2>
 8014e06:	2a6e      	cmp	r2, #110	@ 0x6e
 8014e08:	e7db      	b.n	8014dc2 <_strtod_l+0x30a>
 8014e0a:	4988      	ldr	r1, [pc, #544]	@ (801502c <_strtod_l+0x574>)
 8014e0c:	a811      	add	r0, sp, #68	@ 0x44
 8014e0e:	f001 f963 	bl	80160d8 <__match>
 8014e12:	2800      	cmp	r0, #0
 8014e14:	f43f aea7 	beq.w	8014b66 <_strtod_l+0xae>
 8014e18:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014e1a:	4985      	ldr	r1, [pc, #532]	@ (8015030 <_strtod_l+0x578>)
 8014e1c:	3b01      	subs	r3, #1
 8014e1e:	a811      	add	r0, sp, #68	@ 0x44
 8014e20:	9311      	str	r3, [sp, #68]	@ 0x44
 8014e22:	f001 f959 	bl	80160d8 <__match>
 8014e26:	b910      	cbnz	r0, 8014e2e <_strtod_l+0x376>
 8014e28:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014e2a:	3301      	adds	r3, #1
 8014e2c:	9311      	str	r3, [sp, #68]	@ 0x44
 8014e2e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8015044 <_strtod_l+0x58c>
 8014e32:	f04f 0a00 	mov.w	sl, #0
 8014e36:	e67a      	b.n	8014b2e <_strtod_l+0x76>
 8014e38:	487e      	ldr	r0, [pc, #504]	@ (8015034 <_strtod_l+0x57c>)
 8014e3a:	f000 fe89 	bl	8015b50 <nan>
 8014e3e:	ec5b ab10 	vmov	sl, fp, d0
 8014e42:	e674      	b.n	8014b2e <_strtod_l+0x76>
 8014e44:	ee07 9a90 	vmov	s15, r9
 8014e48:	1be2      	subs	r2, r4, r7
 8014e4a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8014e4e:	2d00      	cmp	r5, #0
 8014e50:	bf08      	it	eq
 8014e52:	461d      	moveq	r5, r3
 8014e54:	2b10      	cmp	r3, #16
 8014e56:	9209      	str	r2, [sp, #36]	@ 0x24
 8014e58:	461a      	mov	r2, r3
 8014e5a:	bfa8      	it	ge
 8014e5c:	2210      	movge	r2, #16
 8014e5e:	2b09      	cmp	r3, #9
 8014e60:	ec5b ab17 	vmov	sl, fp, d7
 8014e64:	dc15      	bgt.n	8014e92 <_strtod_l+0x3da>
 8014e66:	1be1      	subs	r1, r4, r7
 8014e68:	2900      	cmp	r1, #0
 8014e6a:	f43f ae60 	beq.w	8014b2e <_strtod_l+0x76>
 8014e6e:	eba4 0107 	sub.w	r1, r4, r7
 8014e72:	dd72      	ble.n	8014f5a <_strtod_l+0x4a2>
 8014e74:	2916      	cmp	r1, #22
 8014e76:	dc59      	bgt.n	8014f2c <_strtod_l+0x474>
 8014e78:	4b6f      	ldr	r3, [pc, #444]	@ (8015038 <_strtod_l+0x580>)
 8014e7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014e7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014e80:	ed93 7b00 	vldr	d7, [r3]
 8014e84:	ec4b ab16 	vmov	d6, sl, fp
 8014e88:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014e8c:	ec5b ab17 	vmov	sl, fp, d7
 8014e90:	e64d      	b.n	8014b2e <_strtod_l+0x76>
 8014e92:	4969      	ldr	r1, [pc, #420]	@ (8015038 <_strtod_l+0x580>)
 8014e94:	eddd 6a06 	vldr	s13, [sp, #24]
 8014e98:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8014e9c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8014ea0:	2b0f      	cmp	r3, #15
 8014ea2:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8014ea6:	eea7 6b05 	vfma.f64	d6, d7, d5
 8014eaa:	ec5b ab16 	vmov	sl, fp, d6
 8014eae:	ddda      	ble.n	8014e66 <_strtod_l+0x3ae>
 8014eb0:	1a9a      	subs	r2, r3, r2
 8014eb2:	1be1      	subs	r1, r4, r7
 8014eb4:	440a      	add	r2, r1
 8014eb6:	2a00      	cmp	r2, #0
 8014eb8:	f340 8094 	ble.w	8014fe4 <_strtod_l+0x52c>
 8014ebc:	f012 000f 	ands.w	r0, r2, #15
 8014ec0:	d00a      	beq.n	8014ed8 <_strtod_l+0x420>
 8014ec2:	495d      	ldr	r1, [pc, #372]	@ (8015038 <_strtod_l+0x580>)
 8014ec4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8014ec8:	ed91 7b00 	vldr	d7, [r1]
 8014ecc:	ec4b ab16 	vmov	d6, sl, fp
 8014ed0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014ed4:	ec5b ab17 	vmov	sl, fp, d7
 8014ed8:	f032 020f 	bics.w	r2, r2, #15
 8014edc:	d073      	beq.n	8014fc6 <_strtod_l+0x50e>
 8014ede:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8014ee2:	dd47      	ble.n	8014f74 <_strtod_l+0x4bc>
 8014ee4:	2400      	movs	r4, #0
 8014ee6:	4625      	mov	r5, r4
 8014ee8:	9407      	str	r4, [sp, #28]
 8014eea:	4626      	mov	r6, r4
 8014eec:	9a05      	ldr	r2, [sp, #20]
 8014eee:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8015044 <_strtod_l+0x58c>
 8014ef2:	2322      	movs	r3, #34	@ 0x22
 8014ef4:	6013      	str	r3, [r2, #0]
 8014ef6:	f04f 0a00 	mov.w	sl, #0
 8014efa:	9b07      	ldr	r3, [sp, #28]
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	f43f ae16 	beq.w	8014b2e <_strtod_l+0x76>
 8014f02:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014f04:	9805      	ldr	r0, [sp, #20]
 8014f06:	f7ff f953 	bl	80141b0 <_Bfree>
 8014f0a:	9805      	ldr	r0, [sp, #20]
 8014f0c:	4631      	mov	r1, r6
 8014f0e:	f7ff f94f 	bl	80141b0 <_Bfree>
 8014f12:	9805      	ldr	r0, [sp, #20]
 8014f14:	4629      	mov	r1, r5
 8014f16:	f7ff f94b 	bl	80141b0 <_Bfree>
 8014f1a:	9907      	ldr	r1, [sp, #28]
 8014f1c:	9805      	ldr	r0, [sp, #20]
 8014f1e:	f7ff f947 	bl	80141b0 <_Bfree>
 8014f22:	9805      	ldr	r0, [sp, #20]
 8014f24:	4621      	mov	r1, r4
 8014f26:	f7ff f943 	bl	80141b0 <_Bfree>
 8014f2a:	e600      	b.n	8014b2e <_strtod_l+0x76>
 8014f2c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8014f30:	1be0      	subs	r0, r4, r7
 8014f32:	4281      	cmp	r1, r0
 8014f34:	dbbc      	blt.n	8014eb0 <_strtod_l+0x3f8>
 8014f36:	4a40      	ldr	r2, [pc, #256]	@ (8015038 <_strtod_l+0x580>)
 8014f38:	f1c3 030f 	rsb	r3, r3, #15
 8014f3c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8014f40:	ed91 7b00 	vldr	d7, [r1]
 8014f44:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014f46:	ec4b ab16 	vmov	d6, sl, fp
 8014f4a:	1acb      	subs	r3, r1, r3
 8014f4c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8014f50:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014f54:	ed92 6b00 	vldr	d6, [r2]
 8014f58:	e796      	b.n	8014e88 <_strtod_l+0x3d0>
 8014f5a:	3116      	adds	r1, #22
 8014f5c:	dba8      	blt.n	8014eb0 <_strtod_l+0x3f8>
 8014f5e:	4b36      	ldr	r3, [pc, #216]	@ (8015038 <_strtod_l+0x580>)
 8014f60:	1b3c      	subs	r4, r7, r4
 8014f62:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8014f66:	ed94 7b00 	vldr	d7, [r4]
 8014f6a:	ec4b ab16 	vmov	d6, sl, fp
 8014f6e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014f72:	e78b      	b.n	8014e8c <_strtod_l+0x3d4>
 8014f74:	2000      	movs	r0, #0
 8014f76:	ec4b ab17 	vmov	d7, sl, fp
 8014f7a:	4e30      	ldr	r6, [pc, #192]	@ (801503c <_strtod_l+0x584>)
 8014f7c:	1112      	asrs	r2, r2, #4
 8014f7e:	4601      	mov	r1, r0
 8014f80:	2a01      	cmp	r2, #1
 8014f82:	dc23      	bgt.n	8014fcc <_strtod_l+0x514>
 8014f84:	b108      	cbz	r0, 8014f8a <_strtod_l+0x4d2>
 8014f86:	ec5b ab17 	vmov	sl, fp, d7
 8014f8a:	4a2c      	ldr	r2, [pc, #176]	@ (801503c <_strtod_l+0x584>)
 8014f8c:	482c      	ldr	r0, [pc, #176]	@ (8015040 <_strtod_l+0x588>)
 8014f8e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8014f92:	ed92 7b00 	vldr	d7, [r2]
 8014f96:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014f9a:	ec4b ab16 	vmov	d6, sl, fp
 8014f9e:	4a29      	ldr	r2, [pc, #164]	@ (8015044 <_strtod_l+0x58c>)
 8014fa0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014fa4:	ee17 1a90 	vmov	r1, s15
 8014fa8:	400a      	ands	r2, r1
 8014faa:	4282      	cmp	r2, r0
 8014fac:	ec5b ab17 	vmov	sl, fp, d7
 8014fb0:	d898      	bhi.n	8014ee4 <_strtod_l+0x42c>
 8014fb2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8014fb6:	4282      	cmp	r2, r0
 8014fb8:	bf86      	itte	hi
 8014fba:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8015048 <_strtod_l+0x590>
 8014fbe:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8014fc2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8014fc6:	2200      	movs	r2, #0
 8014fc8:	9206      	str	r2, [sp, #24]
 8014fca:	e076      	b.n	80150ba <_strtod_l+0x602>
 8014fcc:	f012 0f01 	tst.w	r2, #1
 8014fd0:	d004      	beq.n	8014fdc <_strtod_l+0x524>
 8014fd2:	ed96 6b00 	vldr	d6, [r6]
 8014fd6:	2001      	movs	r0, #1
 8014fd8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014fdc:	3101      	adds	r1, #1
 8014fde:	1052      	asrs	r2, r2, #1
 8014fe0:	3608      	adds	r6, #8
 8014fe2:	e7cd      	b.n	8014f80 <_strtod_l+0x4c8>
 8014fe4:	d0ef      	beq.n	8014fc6 <_strtod_l+0x50e>
 8014fe6:	4252      	negs	r2, r2
 8014fe8:	f012 000f 	ands.w	r0, r2, #15
 8014fec:	d00a      	beq.n	8015004 <_strtod_l+0x54c>
 8014fee:	4912      	ldr	r1, [pc, #72]	@ (8015038 <_strtod_l+0x580>)
 8014ff0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8014ff4:	ed91 7b00 	vldr	d7, [r1]
 8014ff8:	ec4b ab16 	vmov	d6, sl, fp
 8014ffc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8015000:	ec5b ab17 	vmov	sl, fp, d7
 8015004:	1112      	asrs	r2, r2, #4
 8015006:	d0de      	beq.n	8014fc6 <_strtod_l+0x50e>
 8015008:	2a1f      	cmp	r2, #31
 801500a:	dd1f      	ble.n	801504c <_strtod_l+0x594>
 801500c:	2400      	movs	r4, #0
 801500e:	4625      	mov	r5, r4
 8015010:	9407      	str	r4, [sp, #28]
 8015012:	4626      	mov	r6, r4
 8015014:	9a05      	ldr	r2, [sp, #20]
 8015016:	2322      	movs	r3, #34	@ 0x22
 8015018:	f04f 0a00 	mov.w	sl, #0
 801501c:	f04f 0b00 	mov.w	fp, #0
 8015020:	6013      	str	r3, [r2, #0]
 8015022:	e76a      	b.n	8014efa <_strtod_l+0x442>
 8015024:	080169b9 	.word	0x080169b9
 8015028:	08016c80 	.word	0x08016c80
 801502c:	080169b1 	.word	0x080169b1
 8015030:	080169e8 	.word	0x080169e8
 8015034:	08016b21 	.word	0x08016b21
 8015038:	08016bb8 	.word	0x08016bb8
 801503c:	08016b90 	.word	0x08016b90
 8015040:	7ca00000 	.word	0x7ca00000
 8015044:	7ff00000 	.word	0x7ff00000
 8015048:	7fefffff 	.word	0x7fefffff
 801504c:	f012 0110 	ands.w	r1, r2, #16
 8015050:	bf18      	it	ne
 8015052:	216a      	movne	r1, #106	@ 0x6a
 8015054:	9106      	str	r1, [sp, #24]
 8015056:	ec4b ab17 	vmov	d7, sl, fp
 801505a:	49af      	ldr	r1, [pc, #700]	@ (8015318 <_strtod_l+0x860>)
 801505c:	2000      	movs	r0, #0
 801505e:	07d6      	lsls	r6, r2, #31
 8015060:	d504      	bpl.n	801506c <_strtod_l+0x5b4>
 8015062:	ed91 6b00 	vldr	d6, [r1]
 8015066:	2001      	movs	r0, #1
 8015068:	ee27 7b06 	vmul.f64	d7, d7, d6
 801506c:	1052      	asrs	r2, r2, #1
 801506e:	f101 0108 	add.w	r1, r1, #8
 8015072:	d1f4      	bne.n	801505e <_strtod_l+0x5a6>
 8015074:	b108      	cbz	r0, 801507a <_strtod_l+0x5c2>
 8015076:	ec5b ab17 	vmov	sl, fp, d7
 801507a:	9a06      	ldr	r2, [sp, #24]
 801507c:	b1b2      	cbz	r2, 80150ac <_strtod_l+0x5f4>
 801507e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8015082:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8015086:	2a00      	cmp	r2, #0
 8015088:	4658      	mov	r0, fp
 801508a:	dd0f      	ble.n	80150ac <_strtod_l+0x5f4>
 801508c:	2a1f      	cmp	r2, #31
 801508e:	dd55      	ble.n	801513c <_strtod_l+0x684>
 8015090:	2a34      	cmp	r2, #52	@ 0x34
 8015092:	bfde      	ittt	le
 8015094:	f04f 32ff 	movle.w	r2, #4294967295	@ 0xffffffff
 8015098:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801509c:	408a      	lslle	r2, r1
 801509e:	f04f 0a00 	mov.w	sl, #0
 80150a2:	bfcc      	ite	gt
 80150a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80150a8:	ea02 0b00 	andle.w	fp, r2, r0
 80150ac:	ec4b ab17 	vmov	d7, sl, fp
 80150b0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80150b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150b8:	d0a8      	beq.n	801500c <_strtod_l+0x554>
 80150ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80150bc:	9805      	ldr	r0, [sp, #20]
 80150be:	f8cd 9000 	str.w	r9, [sp]
 80150c2:	462a      	mov	r2, r5
 80150c4:	f7ff f8dc 	bl	8014280 <__s2b>
 80150c8:	9007      	str	r0, [sp, #28]
 80150ca:	2800      	cmp	r0, #0
 80150cc:	f43f af0a 	beq.w	8014ee4 <_strtod_l+0x42c>
 80150d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80150d2:	1b3f      	subs	r7, r7, r4
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	bfb4      	ite	lt
 80150d8:	463b      	movlt	r3, r7
 80150da:	2300      	movge	r3, #0
 80150dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80150de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80150e0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8015308 <_strtod_l+0x850>
 80150e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80150e8:	2400      	movs	r4, #0
 80150ea:	930d      	str	r3, [sp, #52]	@ 0x34
 80150ec:	4625      	mov	r5, r4
 80150ee:	9b07      	ldr	r3, [sp, #28]
 80150f0:	9805      	ldr	r0, [sp, #20]
 80150f2:	6859      	ldr	r1, [r3, #4]
 80150f4:	f7ff f81c 	bl	8014130 <_Balloc>
 80150f8:	4606      	mov	r6, r0
 80150fa:	2800      	cmp	r0, #0
 80150fc:	f43f aef6 	beq.w	8014eec <_strtod_l+0x434>
 8015100:	9b07      	ldr	r3, [sp, #28]
 8015102:	691a      	ldr	r2, [r3, #16]
 8015104:	ec4b ab19 	vmov	d9, sl, fp
 8015108:	3202      	adds	r2, #2
 801510a:	f103 010c 	add.w	r1, r3, #12
 801510e:	0092      	lsls	r2, r2, #2
 8015110:	300c      	adds	r0, #12
 8015112:	f7fe f9c6 	bl	80134a2 <memcpy>
 8015116:	eeb0 0b49 	vmov.f64	d0, d9
 801511a:	9805      	ldr	r0, [sp, #20]
 801511c:	aa14      	add	r2, sp, #80	@ 0x50
 801511e:	a913      	add	r1, sp, #76	@ 0x4c
 8015120:	f7ff fbe2 	bl	80148e8 <__d2b>
 8015124:	9012      	str	r0, [sp, #72]	@ 0x48
 8015126:	2800      	cmp	r0, #0
 8015128:	f43f aee0 	beq.w	8014eec <_strtod_l+0x434>
 801512c:	9805      	ldr	r0, [sp, #20]
 801512e:	2101      	movs	r1, #1
 8015130:	f7ff f93c 	bl	80143ac <__i2b>
 8015134:	4605      	mov	r5, r0
 8015136:	b940      	cbnz	r0, 801514a <_strtod_l+0x692>
 8015138:	2500      	movs	r5, #0
 801513a:	e6d7      	b.n	8014eec <_strtod_l+0x434>
 801513c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8015140:	fa01 f202 	lsl.w	r2, r1, r2
 8015144:	ea02 0a0a 	and.w	sl, r2, sl
 8015148:	e7b0      	b.n	80150ac <_strtod_l+0x5f4>
 801514a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801514c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801514e:	2f00      	cmp	r7, #0
 8015150:	bfab      	itete	ge
 8015152:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8015154:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8015156:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801515a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801515e:	bfac      	ite	ge
 8015160:	eb07 0903 	addge.w	r9, r7, r3
 8015164:	eba3 0807 	sublt.w	r8, r3, r7
 8015168:	9b06      	ldr	r3, [sp, #24]
 801516a:	1aff      	subs	r7, r7, r3
 801516c:	4417      	add	r7, r2
 801516e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8015172:	4a6a      	ldr	r2, [pc, #424]	@ (801531c <_strtod_l+0x864>)
 8015174:	3f01      	subs	r7, #1
 8015176:	4297      	cmp	r7, r2
 8015178:	da51      	bge.n	801521e <_strtod_l+0x766>
 801517a:	1bd1      	subs	r1, r2, r7
 801517c:	291f      	cmp	r1, #31
 801517e:	eba3 0301 	sub.w	r3, r3, r1
 8015182:	f04f 0201 	mov.w	r2, #1
 8015186:	dc3e      	bgt.n	8015206 <_strtod_l+0x74e>
 8015188:	408a      	lsls	r2, r1
 801518a:	920c      	str	r2, [sp, #48]	@ 0x30
 801518c:	2200      	movs	r2, #0
 801518e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8015190:	eb09 0703 	add.w	r7, r9, r3
 8015194:	4498      	add	r8, r3
 8015196:	9b06      	ldr	r3, [sp, #24]
 8015198:	45b9      	cmp	r9, r7
 801519a:	4498      	add	r8, r3
 801519c:	464b      	mov	r3, r9
 801519e:	bfa8      	it	ge
 80151a0:	463b      	movge	r3, r7
 80151a2:	4543      	cmp	r3, r8
 80151a4:	bfa8      	it	ge
 80151a6:	4643      	movge	r3, r8
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	bfc2      	ittt	gt
 80151ac:	1aff      	subgt	r7, r7, r3
 80151ae:	eba8 0803 	subgt.w	r8, r8, r3
 80151b2:	eba9 0903 	subgt.w	r9, r9, r3
 80151b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	dd16      	ble.n	80151ea <_strtod_l+0x732>
 80151bc:	4629      	mov	r1, r5
 80151be:	9805      	ldr	r0, [sp, #20]
 80151c0:	461a      	mov	r2, r3
 80151c2:	f7ff f9ab 	bl	801451c <__pow5mult>
 80151c6:	4605      	mov	r5, r0
 80151c8:	2800      	cmp	r0, #0
 80151ca:	d0b5      	beq.n	8015138 <_strtod_l+0x680>
 80151cc:	4601      	mov	r1, r0
 80151ce:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80151d0:	9805      	ldr	r0, [sp, #20]
 80151d2:	f7ff f901 	bl	80143d8 <__multiply>
 80151d6:	900f      	str	r0, [sp, #60]	@ 0x3c
 80151d8:	2800      	cmp	r0, #0
 80151da:	f43f ae87 	beq.w	8014eec <_strtod_l+0x434>
 80151de:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80151e0:	9805      	ldr	r0, [sp, #20]
 80151e2:	f7fe ffe5 	bl	80141b0 <_Bfree>
 80151e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80151e8:	9312      	str	r3, [sp, #72]	@ 0x48
 80151ea:	2f00      	cmp	r7, #0
 80151ec:	dc1b      	bgt.n	8015226 <_strtod_l+0x76e>
 80151ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80151f0:	2b00      	cmp	r3, #0
 80151f2:	dd21      	ble.n	8015238 <_strtod_l+0x780>
 80151f4:	4631      	mov	r1, r6
 80151f6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80151f8:	9805      	ldr	r0, [sp, #20]
 80151fa:	f7ff f98f 	bl	801451c <__pow5mult>
 80151fe:	4606      	mov	r6, r0
 8015200:	b9d0      	cbnz	r0, 8015238 <_strtod_l+0x780>
 8015202:	2600      	movs	r6, #0
 8015204:	e672      	b.n	8014eec <_strtod_l+0x434>
 8015206:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801520a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801520e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8015212:	37e2      	adds	r7, #226	@ 0xe2
 8015214:	fa02 f107 	lsl.w	r1, r2, r7
 8015218:	910b      	str	r1, [sp, #44]	@ 0x2c
 801521a:	920c      	str	r2, [sp, #48]	@ 0x30
 801521c:	e7b8      	b.n	8015190 <_strtod_l+0x6d8>
 801521e:	2200      	movs	r2, #0
 8015220:	920b      	str	r2, [sp, #44]	@ 0x2c
 8015222:	2201      	movs	r2, #1
 8015224:	e7f9      	b.n	801521a <_strtod_l+0x762>
 8015226:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8015228:	9805      	ldr	r0, [sp, #20]
 801522a:	463a      	mov	r2, r7
 801522c:	f7ff f9d0 	bl	80145d0 <__lshift>
 8015230:	9012      	str	r0, [sp, #72]	@ 0x48
 8015232:	2800      	cmp	r0, #0
 8015234:	d1db      	bne.n	80151ee <_strtod_l+0x736>
 8015236:	e659      	b.n	8014eec <_strtod_l+0x434>
 8015238:	f1b8 0f00 	cmp.w	r8, #0
 801523c:	dd07      	ble.n	801524e <_strtod_l+0x796>
 801523e:	4631      	mov	r1, r6
 8015240:	9805      	ldr	r0, [sp, #20]
 8015242:	4642      	mov	r2, r8
 8015244:	f7ff f9c4 	bl	80145d0 <__lshift>
 8015248:	4606      	mov	r6, r0
 801524a:	2800      	cmp	r0, #0
 801524c:	d0d9      	beq.n	8015202 <_strtod_l+0x74a>
 801524e:	f1b9 0f00 	cmp.w	r9, #0
 8015252:	dd08      	ble.n	8015266 <_strtod_l+0x7ae>
 8015254:	4629      	mov	r1, r5
 8015256:	9805      	ldr	r0, [sp, #20]
 8015258:	464a      	mov	r2, r9
 801525a:	f7ff f9b9 	bl	80145d0 <__lshift>
 801525e:	4605      	mov	r5, r0
 8015260:	2800      	cmp	r0, #0
 8015262:	f43f ae43 	beq.w	8014eec <_strtod_l+0x434>
 8015266:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8015268:	9805      	ldr	r0, [sp, #20]
 801526a:	4632      	mov	r2, r6
 801526c:	f7ff fa38 	bl	80146e0 <__mdiff>
 8015270:	4604      	mov	r4, r0
 8015272:	2800      	cmp	r0, #0
 8015274:	f43f ae3a 	beq.w	8014eec <_strtod_l+0x434>
 8015278:	2300      	movs	r3, #0
 801527a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801527e:	60c3      	str	r3, [r0, #12]
 8015280:	4629      	mov	r1, r5
 8015282:	f7ff fa11 	bl	80146a8 <__mcmp>
 8015286:	2800      	cmp	r0, #0
 8015288:	da4c      	bge.n	8015324 <_strtod_l+0x86c>
 801528a:	ea58 080a 	orrs.w	r8, r8, sl
 801528e:	d172      	bne.n	8015376 <_strtod_l+0x8be>
 8015290:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015294:	2b00      	cmp	r3, #0
 8015296:	d16e      	bne.n	8015376 <_strtod_l+0x8be>
 8015298:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801529c:	0d1b      	lsrs	r3, r3, #20
 801529e:	051b      	lsls	r3, r3, #20
 80152a0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80152a4:	d967      	bls.n	8015376 <_strtod_l+0x8be>
 80152a6:	6963      	ldr	r3, [r4, #20]
 80152a8:	b913      	cbnz	r3, 80152b0 <_strtod_l+0x7f8>
 80152aa:	6923      	ldr	r3, [r4, #16]
 80152ac:	2b01      	cmp	r3, #1
 80152ae:	dd62      	ble.n	8015376 <_strtod_l+0x8be>
 80152b0:	4621      	mov	r1, r4
 80152b2:	2201      	movs	r2, #1
 80152b4:	9805      	ldr	r0, [sp, #20]
 80152b6:	f7ff f98b 	bl	80145d0 <__lshift>
 80152ba:	4629      	mov	r1, r5
 80152bc:	4604      	mov	r4, r0
 80152be:	f7ff f9f3 	bl	80146a8 <__mcmp>
 80152c2:	2800      	cmp	r0, #0
 80152c4:	dd57      	ble.n	8015376 <_strtod_l+0x8be>
 80152c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80152ca:	9a06      	ldr	r2, [sp, #24]
 80152cc:	0d1b      	lsrs	r3, r3, #20
 80152ce:	051b      	lsls	r3, r3, #20
 80152d0:	2a00      	cmp	r2, #0
 80152d2:	d06e      	beq.n	80153b2 <_strtod_l+0x8fa>
 80152d4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80152d8:	d86b      	bhi.n	80153b2 <_strtod_l+0x8fa>
 80152da:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80152de:	f67f ae99 	bls.w	8015014 <_strtod_l+0x55c>
 80152e2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8015310 <_strtod_l+0x858>
 80152e6:	ec4b ab16 	vmov	d6, sl, fp
 80152ea:	4b0d      	ldr	r3, [pc, #52]	@ (8015320 <_strtod_l+0x868>)
 80152ec:	ee26 7b07 	vmul.f64	d7, d6, d7
 80152f0:	ee17 2a90 	vmov	r2, s15
 80152f4:	4013      	ands	r3, r2
 80152f6:	ec5b ab17 	vmov	sl, fp, d7
 80152fa:	2b00      	cmp	r3, #0
 80152fc:	f47f ae01 	bne.w	8014f02 <_strtod_l+0x44a>
 8015300:	9a05      	ldr	r2, [sp, #20]
 8015302:	2322      	movs	r3, #34	@ 0x22
 8015304:	6013      	str	r3, [r2, #0]
 8015306:	e5fc      	b.n	8014f02 <_strtod_l+0x44a>
 8015308:	ffc00000 	.word	0xffc00000
 801530c:	41dfffff 	.word	0x41dfffff
 8015310:	00000000 	.word	0x00000000
 8015314:	39500000 	.word	0x39500000
 8015318:	08016ca8 	.word	0x08016ca8
 801531c:	fffffc02 	.word	0xfffffc02
 8015320:	7ff00000 	.word	0x7ff00000
 8015324:	46d9      	mov	r9, fp
 8015326:	d15d      	bne.n	80153e4 <_strtod_l+0x92c>
 8015328:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801532c:	f1b8 0f00 	cmp.w	r8, #0
 8015330:	d02a      	beq.n	8015388 <_strtod_l+0x8d0>
 8015332:	4aa9      	ldr	r2, [pc, #676]	@ (80155d8 <_strtod_l+0xb20>)
 8015334:	4293      	cmp	r3, r2
 8015336:	d12a      	bne.n	801538e <_strtod_l+0x8d6>
 8015338:	9b06      	ldr	r3, [sp, #24]
 801533a:	4652      	mov	r2, sl
 801533c:	b1fb      	cbz	r3, 801537e <_strtod_l+0x8c6>
 801533e:	4ba7      	ldr	r3, [pc, #668]	@ (80155dc <_strtod_l+0xb24>)
 8015340:	ea0b 0303 	and.w	r3, fp, r3
 8015344:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8015348:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801534c:	d81a      	bhi.n	8015384 <_strtod_l+0x8cc>
 801534e:	0d1b      	lsrs	r3, r3, #20
 8015350:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8015354:	fa01 f303 	lsl.w	r3, r1, r3
 8015358:	429a      	cmp	r2, r3
 801535a:	d118      	bne.n	801538e <_strtod_l+0x8d6>
 801535c:	4ba0      	ldr	r3, [pc, #640]	@ (80155e0 <_strtod_l+0xb28>)
 801535e:	4599      	cmp	r9, r3
 8015360:	d102      	bne.n	8015368 <_strtod_l+0x8b0>
 8015362:	3201      	adds	r2, #1
 8015364:	f43f adc2 	beq.w	8014eec <_strtod_l+0x434>
 8015368:	4b9c      	ldr	r3, [pc, #624]	@ (80155dc <_strtod_l+0xb24>)
 801536a:	ea09 0303 	and.w	r3, r9, r3
 801536e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8015372:	f04f 0a00 	mov.w	sl, #0
 8015376:	9b06      	ldr	r3, [sp, #24]
 8015378:	2b00      	cmp	r3, #0
 801537a:	d1b2      	bne.n	80152e2 <_strtod_l+0x82a>
 801537c:	e5c1      	b.n	8014f02 <_strtod_l+0x44a>
 801537e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015382:	e7e9      	b.n	8015358 <_strtod_l+0x8a0>
 8015384:	460b      	mov	r3, r1
 8015386:	e7e7      	b.n	8015358 <_strtod_l+0x8a0>
 8015388:	ea53 030a 	orrs.w	r3, r3, sl
 801538c:	d09b      	beq.n	80152c6 <_strtod_l+0x80e>
 801538e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015390:	b1c3      	cbz	r3, 80153c4 <_strtod_l+0x90c>
 8015392:	ea13 0f09 	tst.w	r3, r9
 8015396:	d0ee      	beq.n	8015376 <_strtod_l+0x8be>
 8015398:	9a06      	ldr	r2, [sp, #24]
 801539a:	4650      	mov	r0, sl
 801539c:	4659      	mov	r1, fp
 801539e:	f1b8 0f00 	cmp.w	r8, #0
 80153a2:	d013      	beq.n	80153cc <_strtod_l+0x914>
 80153a4:	f7ff fb6b 	bl	8014a7e <sulp>
 80153a8:	ee39 7b00 	vadd.f64	d7, d9, d0
 80153ac:	ec5b ab17 	vmov	sl, fp, d7
 80153b0:	e7e1      	b.n	8015376 <_strtod_l+0x8be>
 80153b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80153b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80153ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80153be:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80153c2:	e7d8      	b.n	8015376 <_strtod_l+0x8be>
 80153c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80153c6:	ea13 0f0a 	tst.w	r3, sl
 80153ca:	e7e4      	b.n	8015396 <_strtod_l+0x8de>
 80153cc:	f7ff fb57 	bl	8014a7e <sulp>
 80153d0:	ee39 0b40 	vsub.f64	d0, d9, d0
 80153d4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80153d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153dc:	ec5b ab10 	vmov	sl, fp, d0
 80153e0:	d1c9      	bne.n	8015376 <_strtod_l+0x8be>
 80153e2:	e617      	b.n	8015014 <_strtod_l+0x55c>
 80153e4:	4629      	mov	r1, r5
 80153e6:	4620      	mov	r0, r4
 80153e8:	f7ff fad6 	bl	8014998 <__ratio>
 80153ec:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 80153f0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80153f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153f8:	d85d      	bhi.n	80154b6 <_strtod_l+0x9fe>
 80153fa:	f1b8 0f00 	cmp.w	r8, #0
 80153fe:	d164      	bne.n	80154ca <_strtod_l+0xa12>
 8015400:	f1ba 0f00 	cmp.w	sl, #0
 8015404:	d14b      	bne.n	801549e <_strtod_l+0x9e6>
 8015406:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801540a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801540e:	2b00      	cmp	r3, #0
 8015410:	d160      	bne.n	80154d4 <_strtod_l+0xa1c>
 8015412:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8015416:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801541a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801541e:	d401      	bmi.n	8015424 <_strtod_l+0x96c>
 8015420:	ee20 8b08 	vmul.f64	d8, d0, d8
 8015424:	eeb1 ab48 	vneg.f64	d10, d8
 8015428:	486c      	ldr	r0, [pc, #432]	@ (80155dc <_strtod_l+0xb24>)
 801542a:	496e      	ldr	r1, [pc, #440]	@ (80155e4 <_strtod_l+0xb2c>)
 801542c:	ea09 0700 	and.w	r7, r9, r0
 8015430:	428f      	cmp	r7, r1
 8015432:	ec53 2b1a 	vmov	r2, r3, d10
 8015436:	d17d      	bne.n	8015534 <_strtod_l+0xa7c>
 8015438:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801543c:	ec4b ab1c 	vmov	d12, sl, fp
 8015440:	eeb0 0b4c 	vmov.f64	d0, d12
 8015444:	f7ff f9e0 	bl	8014808 <__ulp>
 8015448:	4864      	ldr	r0, [pc, #400]	@ (80155dc <_strtod_l+0xb24>)
 801544a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801544e:	ee1c 3a90 	vmov	r3, s25
 8015452:	4a65      	ldr	r2, [pc, #404]	@ (80155e8 <_strtod_l+0xb30>)
 8015454:	ea03 0100 	and.w	r1, r3, r0
 8015458:	4291      	cmp	r1, r2
 801545a:	ec5b ab1c 	vmov	sl, fp, d12
 801545e:	d93c      	bls.n	80154da <_strtod_l+0xa22>
 8015460:	ee19 2a90 	vmov	r2, s19
 8015464:	4b5e      	ldr	r3, [pc, #376]	@ (80155e0 <_strtod_l+0xb28>)
 8015466:	429a      	cmp	r2, r3
 8015468:	d104      	bne.n	8015474 <_strtod_l+0x9bc>
 801546a:	ee19 3a10 	vmov	r3, s18
 801546e:	3301      	adds	r3, #1
 8015470:	f43f ad3c 	beq.w	8014eec <_strtod_l+0x434>
 8015474:	f8df b168 	ldr.w	fp, [pc, #360]	@ 80155e0 <_strtod_l+0xb28>
 8015478:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801547c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801547e:	9805      	ldr	r0, [sp, #20]
 8015480:	f7fe fe96 	bl	80141b0 <_Bfree>
 8015484:	9805      	ldr	r0, [sp, #20]
 8015486:	4631      	mov	r1, r6
 8015488:	f7fe fe92 	bl	80141b0 <_Bfree>
 801548c:	9805      	ldr	r0, [sp, #20]
 801548e:	4629      	mov	r1, r5
 8015490:	f7fe fe8e 	bl	80141b0 <_Bfree>
 8015494:	9805      	ldr	r0, [sp, #20]
 8015496:	4621      	mov	r1, r4
 8015498:	f7fe fe8a 	bl	80141b0 <_Bfree>
 801549c:	e627      	b.n	80150ee <_strtod_l+0x636>
 801549e:	f1ba 0f01 	cmp.w	sl, #1
 80154a2:	d103      	bne.n	80154ac <_strtod_l+0x9f4>
 80154a4:	f1bb 0f00 	cmp.w	fp, #0
 80154a8:	f43f adb4 	beq.w	8015014 <_strtod_l+0x55c>
 80154ac:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80154b0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80154b4:	e7b8      	b.n	8015428 <_strtod_l+0x970>
 80154b6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80154ba:	ee20 8b08 	vmul.f64	d8, d0, d8
 80154be:	f1b8 0f00 	cmp.w	r8, #0
 80154c2:	d0af      	beq.n	8015424 <_strtod_l+0x96c>
 80154c4:	eeb0 ab48 	vmov.f64	d10, d8
 80154c8:	e7ae      	b.n	8015428 <_strtod_l+0x970>
 80154ca:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 80154ce:	eeb0 8b4a 	vmov.f64	d8, d10
 80154d2:	e7a9      	b.n	8015428 <_strtod_l+0x970>
 80154d4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80154d8:	e7a6      	b.n	8015428 <_strtod_l+0x970>
 80154da:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80154de:	9b06      	ldr	r3, [sp, #24]
 80154e0:	46d9      	mov	r9, fp
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d1ca      	bne.n	801547c <_strtod_l+0x9c4>
 80154e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80154ea:	0d1b      	lsrs	r3, r3, #20
 80154ec:	051b      	lsls	r3, r3, #20
 80154ee:	429f      	cmp	r7, r3
 80154f0:	d1c4      	bne.n	801547c <_strtod_l+0x9c4>
 80154f2:	ec51 0b18 	vmov	r0, r1, d8
 80154f6:	f7eb f937 	bl	8000768 <__aeabi_d2lz>
 80154fa:	f7eb f8ef 	bl	80006dc <__aeabi_l2d>
 80154fe:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8015502:	ec41 0b17 	vmov	d7, r0, r1
 8015506:	ea49 090a 	orr.w	r9, r9, sl
 801550a:	ea59 0908 	orrs.w	r9, r9, r8
 801550e:	ee38 8b47 	vsub.f64	d8, d8, d7
 8015512:	d03c      	beq.n	801558e <_strtod_l+0xad6>
 8015514:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80155c0 <_strtod_l+0xb08>
 8015518:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801551c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015520:	f53f acef 	bmi.w	8014f02 <_strtod_l+0x44a>
 8015524:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 80155c8 <_strtod_l+0xb10>
 8015528:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801552c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015530:	dda4      	ble.n	801547c <_strtod_l+0x9c4>
 8015532:	e4e6      	b.n	8014f02 <_strtod_l+0x44a>
 8015534:	9906      	ldr	r1, [sp, #24]
 8015536:	b1e1      	cbz	r1, 8015572 <_strtod_l+0xaba>
 8015538:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801553c:	d819      	bhi.n	8015572 <_strtod_l+0xaba>
 801553e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8015542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015546:	d811      	bhi.n	801556c <_strtod_l+0xab4>
 8015548:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801554c:	ee18 3a10 	vmov	r3, s16
 8015550:	2b01      	cmp	r3, #1
 8015552:	bf38      	it	cc
 8015554:	2301      	movcc	r3, #1
 8015556:	ee08 3a10 	vmov	s16, r3
 801555a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801555e:	f1b8 0f00 	cmp.w	r8, #0
 8015562:	d111      	bne.n	8015588 <_strtod_l+0xad0>
 8015564:	eeb1 7b48 	vneg.f64	d7, d8
 8015568:	ec53 2b17 	vmov	r2, r3, d7
 801556c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8015570:	1bcb      	subs	r3, r1, r7
 8015572:	eeb0 0b49 	vmov.f64	d0, d9
 8015576:	ec43 2b1a 	vmov	d10, r2, r3
 801557a:	f7ff f945 	bl	8014808 <__ulp>
 801557e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8015582:	ec5b ab19 	vmov	sl, fp, d9
 8015586:	e7aa      	b.n	80154de <_strtod_l+0xa26>
 8015588:	eeb0 7b48 	vmov.f64	d7, d8
 801558c:	e7ec      	b.n	8015568 <_strtod_l+0xab0>
 801558e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80155d0 <_strtod_l+0xb18>
 8015592:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8015596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801559a:	f57f af6f 	bpl.w	801547c <_strtod_l+0x9c4>
 801559e:	e4b0      	b.n	8014f02 <_strtod_l+0x44a>
 80155a0:	2300      	movs	r3, #0
 80155a2:	9308      	str	r3, [sp, #32]
 80155a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80155a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80155a8:	6013      	str	r3, [r2, #0]
 80155aa:	f7ff bac4 	b.w	8014b36 <_strtod_l+0x7e>
 80155ae:	2a65      	cmp	r2, #101	@ 0x65
 80155b0:	f43f abbf 	beq.w	8014d32 <_strtod_l+0x27a>
 80155b4:	2a45      	cmp	r2, #69	@ 0x45
 80155b6:	f43f abbc 	beq.w	8014d32 <_strtod_l+0x27a>
 80155ba:	2101      	movs	r1, #1
 80155bc:	f7ff bbf4 	b.w	8014da8 <_strtod_l+0x2f0>
 80155c0:	94a03595 	.word	0x94a03595
 80155c4:	3fdfffff 	.word	0x3fdfffff
 80155c8:	35afe535 	.word	0x35afe535
 80155cc:	3fe00000 	.word	0x3fe00000
 80155d0:	94a03595 	.word	0x94a03595
 80155d4:	3fcfffff 	.word	0x3fcfffff
 80155d8:	000fffff 	.word	0x000fffff
 80155dc:	7ff00000 	.word	0x7ff00000
 80155e0:	7fefffff 	.word	0x7fefffff
 80155e4:	7fe00000 	.word	0x7fe00000
 80155e8:	7c9fffff 	.word	0x7c9fffff

080155ec <_strtod_r>:
 80155ec:	4b01      	ldr	r3, [pc, #4]	@ (80155f4 <_strtod_r+0x8>)
 80155ee:	f7ff ba63 	b.w	8014ab8 <_strtod_l>
 80155f2:	bf00      	nop
 80155f4:	240001b4 	.word	0x240001b4

080155f8 <_strtol_l.isra.0>:
 80155f8:	2b24      	cmp	r3, #36	@ 0x24
 80155fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80155fe:	4686      	mov	lr, r0
 8015600:	4690      	mov	r8, r2
 8015602:	d801      	bhi.n	8015608 <_strtol_l.isra.0+0x10>
 8015604:	2b01      	cmp	r3, #1
 8015606:	d106      	bne.n	8015616 <_strtol_l.isra.0+0x1e>
 8015608:	f7fd ff1e 	bl	8013448 <__errno>
 801560c:	2316      	movs	r3, #22
 801560e:	6003      	str	r3, [r0, #0]
 8015610:	2000      	movs	r0, #0
 8015612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015616:	4834      	ldr	r0, [pc, #208]	@ (80156e8 <_strtol_l.isra.0+0xf0>)
 8015618:	460d      	mov	r5, r1
 801561a:	462a      	mov	r2, r5
 801561c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015620:	5d06      	ldrb	r6, [r0, r4]
 8015622:	f016 0608 	ands.w	r6, r6, #8
 8015626:	d1f8      	bne.n	801561a <_strtol_l.isra.0+0x22>
 8015628:	2c2d      	cmp	r4, #45	@ 0x2d
 801562a:	d110      	bne.n	801564e <_strtol_l.isra.0+0x56>
 801562c:	782c      	ldrb	r4, [r5, #0]
 801562e:	2601      	movs	r6, #1
 8015630:	1c95      	adds	r5, r2, #2
 8015632:	f033 0210 	bics.w	r2, r3, #16
 8015636:	d115      	bne.n	8015664 <_strtol_l.isra.0+0x6c>
 8015638:	2c30      	cmp	r4, #48	@ 0x30
 801563a:	d10d      	bne.n	8015658 <_strtol_l.isra.0+0x60>
 801563c:	782a      	ldrb	r2, [r5, #0]
 801563e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015642:	2a58      	cmp	r2, #88	@ 0x58
 8015644:	d108      	bne.n	8015658 <_strtol_l.isra.0+0x60>
 8015646:	786c      	ldrb	r4, [r5, #1]
 8015648:	3502      	adds	r5, #2
 801564a:	2310      	movs	r3, #16
 801564c:	e00a      	b.n	8015664 <_strtol_l.isra.0+0x6c>
 801564e:	2c2b      	cmp	r4, #43	@ 0x2b
 8015650:	bf04      	itt	eq
 8015652:	782c      	ldrbeq	r4, [r5, #0]
 8015654:	1c95      	addeq	r5, r2, #2
 8015656:	e7ec      	b.n	8015632 <_strtol_l.isra.0+0x3a>
 8015658:	2b00      	cmp	r3, #0
 801565a:	d1f6      	bne.n	801564a <_strtol_l.isra.0+0x52>
 801565c:	2c30      	cmp	r4, #48	@ 0x30
 801565e:	bf14      	ite	ne
 8015660:	230a      	movne	r3, #10
 8015662:	2308      	moveq	r3, #8
 8015664:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8015668:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 801566c:	2200      	movs	r2, #0
 801566e:	fbbc f9f3 	udiv	r9, ip, r3
 8015672:	4610      	mov	r0, r2
 8015674:	fb03 ca19 	mls	sl, r3, r9, ip
 8015678:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801567c:	2f09      	cmp	r7, #9
 801567e:	d80f      	bhi.n	80156a0 <_strtol_l.isra.0+0xa8>
 8015680:	463c      	mov	r4, r7
 8015682:	42a3      	cmp	r3, r4
 8015684:	dd1b      	ble.n	80156be <_strtol_l.isra.0+0xc6>
 8015686:	1c57      	adds	r7, r2, #1
 8015688:	d007      	beq.n	801569a <_strtol_l.isra.0+0xa2>
 801568a:	4581      	cmp	r9, r0
 801568c:	d314      	bcc.n	80156b8 <_strtol_l.isra.0+0xc0>
 801568e:	d101      	bne.n	8015694 <_strtol_l.isra.0+0x9c>
 8015690:	45a2      	cmp	sl, r4
 8015692:	db11      	blt.n	80156b8 <_strtol_l.isra.0+0xc0>
 8015694:	fb00 4003 	mla	r0, r0, r3, r4
 8015698:	2201      	movs	r2, #1
 801569a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801569e:	e7eb      	b.n	8015678 <_strtol_l.isra.0+0x80>
 80156a0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80156a4:	2f19      	cmp	r7, #25
 80156a6:	d801      	bhi.n	80156ac <_strtol_l.isra.0+0xb4>
 80156a8:	3c37      	subs	r4, #55	@ 0x37
 80156aa:	e7ea      	b.n	8015682 <_strtol_l.isra.0+0x8a>
 80156ac:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80156b0:	2f19      	cmp	r7, #25
 80156b2:	d804      	bhi.n	80156be <_strtol_l.isra.0+0xc6>
 80156b4:	3c57      	subs	r4, #87	@ 0x57
 80156b6:	e7e4      	b.n	8015682 <_strtol_l.isra.0+0x8a>
 80156b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80156bc:	e7ed      	b.n	801569a <_strtol_l.isra.0+0xa2>
 80156be:	1c53      	adds	r3, r2, #1
 80156c0:	d108      	bne.n	80156d4 <_strtol_l.isra.0+0xdc>
 80156c2:	2322      	movs	r3, #34	@ 0x22
 80156c4:	f8ce 3000 	str.w	r3, [lr]
 80156c8:	4660      	mov	r0, ip
 80156ca:	f1b8 0f00 	cmp.w	r8, #0
 80156ce:	d0a0      	beq.n	8015612 <_strtol_l.isra.0+0x1a>
 80156d0:	1e69      	subs	r1, r5, #1
 80156d2:	e006      	b.n	80156e2 <_strtol_l.isra.0+0xea>
 80156d4:	b106      	cbz	r6, 80156d8 <_strtol_l.isra.0+0xe0>
 80156d6:	4240      	negs	r0, r0
 80156d8:	f1b8 0f00 	cmp.w	r8, #0
 80156dc:	d099      	beq.n	8015612 <_strtol_l.isra.0+0x1a>
 80156de:	2a00      	cmp	r2, #0
 80156e0:	d1f6      	bne.n	80156d0 <_strtol_l.isra.0+0xd8>
 80156e2:	f8c8 1000 	str.w	r1, [r8]
 80156e6:	e794      	b.n	8015612 <_strtol_l.isra.0+0x1a>
 80156e8:	08016cd1 	.word	0x08016cd1

080156ec <_strtol_r>:
 80156ec:	f7ff bf84 	b.w	80155f8 <_strtol_l.isra.0>

080156f0 <__ssputs_r>:
 80156f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80156f4:	688e      	ldr	r6, [r1, #8]
 80156f6:	461f      	mov	r7, r3
 80156f8:	42be      	cmp	r6, r7
 80156fa:	680b      	ldr	r3, [r1, #0]
 80156fc:	4682      	mov	sl, r0
 80156fe:	460c      	mov	r4, r1
 8015700:	4690      	mov	r8, r2
 8015702:	d82d      	bhi.n	8015760 <__ssputs_r+0x70>
 8015704:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015708:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801570c:	d026      	beq.n	801575c <__ssputs_r+0x6c>
 801570e:	6965      	ldr	r5, [r4, #20]
 8015710:	6909      	ldr	r1, [r1, #16]
 8015712:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015716:	eba3 0901 	sub.w	r9, r3, r1
 801571a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801571e:	1c7b      	adds	r3, r7, #1
 8015720:	444b      	add	r3, r9
 8015722:	106d      	asrs	r5, r5, #1
 8015724:	429d      	cmp	r5, r3
 8015726:	bf38      	it	cc
 8015728:	461d      	movcc	r5, r3
 801572a:	0553      	lsls	r3, r2, #21
 801572c:	d527      	bpl.n	801577e <__ssputs_r+0x8e>
 801572e:	4629      	mov	r1, r5
 8015730:	f7fc fe04 	bl	801233c <_malloc_r>
 8015734:	4606      	mov	r6, r0
 8015736:	b360      	cbz	r0, 8015792 <__ssputs_r+0xa2>
 8015738:	6921      	ldr	r1, [r4, #16]
 801573a:	464a      	mov	r2, r9
 801573c:	f7fd feb1 	bl	80134a2 <memcpy>
 8015740:	89a3      	ldrh	r3, [r4, #12]
 8015742:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801574a:	81a3      	strh	r3, [r4, #12]
 801574c:	6126      	str	r6, [r4, #16]
 801574e:	6165      	str	r5, [r4, #20]
 8015750:	444e      	add	r6, r9
 8015752:	eba5 0509 	sub.w	r5, r5, r9
 8015756:	6026      	str	r6, [r4, #0]
 8015758:	60a5      	str	r5, [r4, #8]
 801575a:	463e      	mov	r6, r7
 801575c:	42be      	cmp	r6, r7
 801575e:	d900      	bls.n	8015762 <__ssputs_r+0x72>
 8015760:	463e      	mov	r6, r7
 8015762:	6820      	ldr	r0, [r4, #0]
 8015764:	4632      	mov	r2, r6
 8015766:	4641      	mov	r1, r8
 8015768:	f000 f9c6 	bl	8015af8 <memmove>
 801576c:	68a3      	ldr	r3, [r4, #8]
 801576e:	1b9b      	subs	r3, r3, r6
 8015770:	60a3      	str	r3, [r4, #8]
 8015772:	6823      	ldr	r3, [r4, #0]
 8015774:	4433      	add	r3, r6
 8015776:	6023      	str	r3, [r4, #0]
 8015778:	2000      	movs	r0, #0
 801577a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801577e:	462a      	mov	r2, r5
 8015780:	f000 fd6b 	bl	801625a <_realloc_r>
 8015784:	4606      	mov	r6, r0
 8015786:	2800      	cmp	r0, #0
 8015788:	d1e0      	bne.n	801574c <__ssputs_r+0x5c>
 801578a:	6921      	ldr	r1, [r4, #16]
 801578c:	4650      	mov	r0, sl
 801578e:	f7fe fc85 	bl	801409c <_free_r>
 8015792:	230c      	movs	r3, #12
 8015794:	f8ca 3000 	str.w	r3, [sl]
 8015798:	89a3      	ldrh	r3, [r4, #12]
 801579a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801579e:	81a3      	strh	r3, [r4, #12]
 80157a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80157a4:	e7e9      	b.n	801577a <__ssputs_r+0x8a>
	...

080157a8 <_svfiprintf_r>:
 80157a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157ac:	4698      	mov	r8, r3
 80157ae:	898b      	ldrh	r3, [r1, #12]
 80157b0:	061b      	lsls	r3, r3, #24
 80157b2:	b09d      	sub	sp, #116	@ 0x74
 80157b4:	4607      	mov	r7, r0
 80157b6:	460d      	mov	r5, r1
 80157b8:	4614      	mov	r4, r2
 80157ba:	d510      	bpl.n	80157de <_svfiprintf_r+0x36>
 80157bc:	690b      	ldr	r3, [r1, #16]
 80157be:	b973      	cbnz	r3, 80157de <_svfiprintf_r+0x36>
 80157c0:	2140      	movs	r1, #64	@ 0x40
 80157c2:	f7fc fdbb 	bl	801233c <_malloc_r>
 80157c6:	6028      	str	r0, [r5, #0]
 80157c8:	6128      	str	r0, [r5, #16]
 80157ca:	b930      	cbnz	r0, 80157da <_svfiprintf_r+0x32>
 80157cc:	230c      	movs	r3, #12
 80157ce:	603b      	str	r3, [r7, #0]
 80157d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80157d4:	b01d      	add	sp, #116	@ 0x74
 80157d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157da:	2340      	movs	r3, #64	@ 0x40
 80157dc:	616b      	str	r3, [r5, #20]
 80157de:	2300      	movs	r3, #0
 80157e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80157e2:	2320      	movs	r3, #32
 80157e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80157e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80157ec:	2330      	movs	r3, #48	@ 0x30
 80157ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801598c <_svfiprintf_r+0x1e4>
 80157f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80157f6:	f04f 0901 	mov.w	r9, #1
 80157fa:	4623      	mov	r3, r4
 80157fc:	469a      	mov	sl, r3
 80157fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015802:	b10a      	cbz	r2, 8015808 <_svfiprintf_r+0x60>
 8015804:	2a25      	cmp	r2, #37	@ 0x25
 8015806:	d1f9      	bne.n	80157fc <_svfiprintf_r+0x54>
 8015808:	ebba 0b04 	subs.w	fp, sl, r4
 801580c:	d00b      	beq.n	8015826 <_svfiprintf_r+0x7e>
 801580e:	465b      	mov	r3, fp
 8015810:	4622      	mov	r2, r4
 8015812:	4629      	mov	r1, r5
 8015814:	4638      	mov	r0, r7
 8015816:	f7ff ff6b 	bl	80156f0 <__ssputs_r>
 801581a:	3001      	adds	r0, #1
 801581c:	f000 80a7 	beq.w	801596e <_svfiprintf_r+0x1c6>
 8015820:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015822:	445a      	add	r2, fp
 8015824:	9209      	str	r2, [sp, #36]	@ 0x24
 8015826:	f89a 3000 	ldrb.w	r3, [sl]
 801582a:	2b00      	cmp	r3, #0
 801582c:	f000 809f 	beq.w	801596e <_svfiprintf_r+0x1c6>
 8015830:	2300      	movs	r3, #0
 8015832:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015836:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801583a:	f10a 0a01 	add.w	sl, sl, #1
 801583e:	9304      	str	r3, [sp, #16]
 8015840:	9307      	str	r3, [sp, #28]
 8015842:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015846:	931a      	str	r3, [sp, #104]	@ 0x68
 8015848:	4654      	mov	r4, sl
 801584a:	2205      	movs	r2, #5
 801584c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015850:	484e      	ldr	r0, [pc, #312]	@ (801598c <_svfiprintf_r+0x1e4>)
 8015852:	f7ea fd5d 	bl	8000310 <memchr>
 8015856:	9a04      	ldr	r2, [sp, #16]
 8015858:	b9d8      	cbnz	r0, 8015892 <_svfiprintf_r+0xea>
 801585a:	06d0      	lsls	r0, r2, #27
 801585c:	bf44      	itt	mi
 801585e:	2320      	movmi	r3, #32
 8015860:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015864:	0711      	lsls	r1, r2, #28
 8015866:	bf44      	itt	mi
 8015868:	232b      	movmi	r3, #43	@ 0x2b
 801586a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801586e:	f89a 3000 	ldrb.w	r3, [sl]
 8015872:	2b2a      	cmp	r3, #42	@ 0x2a
 8015874:	d015      	beq.n	80158a2 <_svfiprintf_r+0xfa>
 8015876:	9a07      	ldr	r2, [sp, #28]
 8015878:	4654      	mov	r4, sl
 801587a:	2000      	movs	r0, #0
 801587c:	f04f 0c0a 	mov.w	ip, #10
 8015880:	4621      	mov	r1, r4
 8015882:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015886:	3b30      	subs	r3, #48	@ 0x30
 8015888:	2b09      	cmp	r3, #9
 801588a:	d94b      	bls.n	8015924 <_svfiprintf_r+0x17c>
 801588c:	b1b0      	cbz	r0, 80158bc <_svfiprintf_r+0x114>
 801588e:	9207      	str	r2, [sp, #28]
 8015890:	e014      	b.n	80158bc <_svfiprintf_r+0x114>
 8015892:	eba0 0308 	sub.w	r3, r0, r8
 8015896:	fa09 f303 	lsl.w	r3, r9, r3
 801589a:	4313      	orrs	r3, r2
 801589c:	9304      	str	r3, [sp, #16]
 801589e:	46a2      	mov	sl, r4
 80158a0:	e7d2      	b.n	8015848 <_svfiprintf_r+0xa0>
 80158a2:	9b03      	ldr	r3, [sp, #12]
 80158a4:	1d19      	adds	r1, r3, #4
 80158a6:	681b      	ldr	r3, [r3, #0]
 80158a8:	9103      	str	r1, [sp, #12]
 80158aa:	2b00      	cmp	r3, #0
 80158ac:	bfbb      	ittet	lt
 80158ae:	425b      	neglt	r3, r3
 80158b0:	f042 0202 	orrlt.w	r2, r2, #2
 80158b4:	9307      	strge	r3, [sp, #28]
 80158b6:	9307      	strlt	r3, [sp, #28]
 80158b8:	bfb8      	it	lt
 80158ba:	9204      	strlt	r2, [sp, #16]
 80158bc:	7823      	ldrb	r3, [r4, #0]
 80158be:	2b2e      	cmp	r3, #46	@ 0x2e
 80158c0:	d10a      	bne.n	80158d8 <_svfiprintf_r+0x130>
 80158c2:	7863      	ldrb	r3, [r4, #1]
 80158c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80158c6:	d132      	bne.n	801592e <_svfiprintf_r+0x186>
 80158c8:	9b03      	ldr	r3, [sp, #12]
 80158ca:	1d1a      	adds	r2, r3, #4
 80158cc:	681b      	ldr	r3, [r3, #0]
 80158ce:	9203      	str	r2, [sp, #12]
 80158d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80158d4:	3402      	adds	r4, #2
 80158d6:	9305      	str	r3, [sp, #20]
 80158d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801599c <_svfiprintf_r+0x1f4>
 80158dc:	7821      	ldrb	r1, [r4, #0]
 80158de:	2203      	movs	r2, #3
 80158e0:	4650      	mov	r0, sl
 80158e2:	f7ea fd15 	bl	8000310 <memchr>
 80158e6:	b138      	cbz	r0, 80158f8 <_svfiprintf_r+0x150>
 80158e8:	9b04      	ldr	r3, [sp, #16]
 80158ea:	eba0 000a 	sub.w	r0, r0, sl
 80158ee:	2240      	movs	r2, #64	@ 0x40
 80158f0:	4082      	lsls	r2, r0
 80158f2:	4313      	orrs	r3, r2
 80158f4:	3401      	adds	r4, #1
 80158f6:	9304      	str	r3, [sp, #16]
 80158f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80158fc:	4824      	ldr	r0, [pc, #144]	@ (8015990 <_svfiprintf_r+0x1e8>)
 80158fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015902:	2206      	movs	r2, #6
 8015904:	f7ea fd04 	bl	8000310 <memchr>
 8015908:	2800      	cmp	r0, #0
 801590a:	d036      	beq.n	801597a <_svfiprintf_r+0x1d2>
 801590c:	4b21      	ldr	r3, [pc, #132]	@ (8015994 <_svfiprintf_r+0x1ec>)
 801590e:	bb1b      	cbnz	r3, 8015958 <_svfiprintf_r+0x1b0>
 8015910:	9b03      	ldr	r3, [sp, #12]
 8015912:	3307      	adds	r3, #7
 8015914:	f023 0307 	bic.w	r3, r3, #7
 8015918:	3308      	adds	r3, #8
 801591a:	9303      	str	r3, [sp, #12]
 801591c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801591e:	4433      	add	r3, r6
 8015920:	9309      	str	r3, [sp, #36]	@ 0x24
 8015922:	e76a      	b.n	80157fa <_svfiprintf_r+0x52>
 8015924:	fb0c 3202 	mla	r2, ip, r2, r3
 8015928:	460c      	mov	r4, r1
 801592a:	2001      	movs	r0, #1
 801592c:	e7a8      	b.n	8015880 <_svfiprintf_r+0xd8>
 801592e:	2300      	movs	r3, #0
 8015930:	3401      	adds	r4, #1
 8015932:	9305      	str	r3, [sp, #20]
 8015934:	4619      	mov	r1, r3
 8015936:	f04f 0c0a 	mov.w	ip, #10
 801593a:	4620      	mov	r0, r4
 801593c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015940:	3a30      	subs	r2, #48	@ 0x30
 8015942:	2a09      	cmp	r2, #9
 8015944:	d903      	bls.n	801594e <_svfiprintf_r+0x1a6>
 8015946:	2b00      	cmp	r3, #0
 8015948:	d0c6      	beq.n	80158d8 <_svfiprintf_r+0x130>
 801594a:	9105      	str	r1, [sp, #20]
 801594c:	e7c4      	b.n	80158d8 <_svfiprintf_r+0x130>
 801594e:	fb0c 2101 	mla	r1, ip, r1, r2
 8015952:	4604      	mov	r4, r0
 8015954:	2301      	movs	r3, #1
 8015956:	e7f0      	b.n	801593a <_svfiprintf_r+0x192>
 8015958:	ab03      	add	r3, sp, #12
 801595a:	9300      	str	r3, [sp, #0]
 801595c:	462a      	mov	r2, r5
 801595e:	4b0e      	ldr	r3, [pc, #56]	@ (8015998 <_svfiprintf_r+0x1f0>)
 8015960:	a904      	add	r1, sp, #16
 8015962:	4638      	mov	r0, r7
 8015964:	f7fc fe04 	bl	8012570 <_printf_float>
 8015968:	1c42      	adds	r2, r0, #1
 801596a:	4606      	mov	r6, r0
 801596c:	d1d6      	bne.n	801591c <_svfiprintf_r+0x174>
 801596e:	89ab      	ldrh	r3, [r5, #12]
 8015970:	065b      	lsls	r3, r3, #25
 8015972:	f53f af2d 	bmi.w	80157d0 <_svfiprintf_r+0x28>
 8015976:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015978:	e72c      	b.n	80157d4 <_svfiprintf_r+0x2c>
 801597a:	ab03      	add	r3, sp, #12
 801597c:	9300      	str	r3, [sp, #0]
 801597e:	462a      	mov	r2, r5
 8015980:	4b05      	ldr	r3, [pc, #20]	@ (8015998 <_svfiprintf_r+0x1f0>)
 8015982:	a904      	add	r1, sp, #16
 8015984:	4638      	mov	r0, r7
 8015986:	f7fd f87b 	bl	8012a80 <_printf_i>
 801598a:	e7ed      	b.n	8015968 <_svfiprintf_r+0x1c0>
 801598c:	08016acd 	.word	0x08016acd
 8015990:	08016ad7 	.word	0x08016ad7
 8015994:	08012571 	.word	0x08012571
 8015998:	080156f1 	.word	0x080156f1
 801599c:	08016ad3 	.word	0x08016ad3

080159a0 <__sflush_r>:
 80159a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80159a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80159a8:	0716      	lsls	r6, r2, #28
 80159aa:	4605      	mov	r5, r0
 80159ac:	460c      	mov	r4, r1
 80159ae:	d454      	bmi.n	8015a5a <__sflush_r+0xba>
 80159b0:	684b      	ldr	r3, [r1, #4]
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	dc02      	bgt.n	80159bc <__sflush_r+0x1c>
 80159b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80159b8:	2b00      	cmp	r3, #0
 80159ba:	dd48      	ble.n	8015a4e <__sflush_r+0xae>
 80159bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80159be:	2e00      	cmp	r6, #0
 80159c0:	d045      	beq.n	8015a4e <__sflush_r+0xae>
 80159c2:	2300      	movs	r3, #0
 80159c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80159c8:	682f      	ldr	r7, [r5, #0]
 80159ca:	6a21      	ldr	r1, [r4, #32]
 80159cc:	602b      	str	r3, [r5, #0]
 80159ce:	d030      	beq.n	8015a32 <__sflush_r+0x92>
 80159d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80159d2:	89a3      	ldrh	r3, [r4, #12]
 80159d4:	0759      	lsls	r1, r3, #29
 80159d6:	d505      	bpl.n	80159e4 <__sflush_r+0x44>
 80159d8:	6863      	ldr	r3, [r4, #4]
 80159da:	1ad2      	subs	r2, r2, r3
 80159dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80159de:	b10b      	cbz	r3, 80159e4 <__sflush_r+0x44>
 80159e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80159e2:	1ad2      	subs	r2, r2, r3
 80159e4:	2300      	movs	r3, #0
 80159e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80159e8:	6a21      	ldr	r1, [r4, #32]
 80159ea:	4628      	mov	r0, r5
 80159ec:	47b0      	blx	r6
 80159ee:	1c43      	adds	r3, r0, #1
 80159f0:	89a3      	ldrh	r3, [r4, #12]
 80159f2:	d106      	bne.n	8015a02 <__sflush_r+0x62>
 80159f4:	6829      	ldr	r1, [r5, #0]
 80159f6:	291d      	cmp	r1, #29
 80159f8:	d82b      	bhi.n	8015a52 <__sflush_r+0xb2>
 80159fa:	4a2a      	ldr	r2, [pc, #168]	@ (8015aa4 <__sflush_r+0x104>)
 80159fc:	40ca      	lsrs	r2, r1
 80159fe:	07d6      	lsls	r6, r2, #31
 8015a00:	d527      	bpl.n	8015a52 <__sflush_r+0xb2>
 8015a02:	2200      	movs	r2, #0
 8015a04:	6062      	str	r2, [r4, #4]
 8015a06:	04d9      	lsls	r1, r3, #19
 8015a08:	6922      	ldr	r2, [r4, #16]
 8015a0a:	6022      	str	r2, [r4, #0]
 8015a0c:	d504      	bpl.n	8015a18 <__sflush_r+0x78>
 8015a0e:	1c42      	adds	r2, r0, #1
 8015a10:	d101      	bne.n	8015a16 <__sflush_r+0x76>
 8015a12:	682b      	ldr	r3, [r5, #0]
 8015a14:	b903      	cbnz	r3, 8015a18 <__sflush_r+0x78>
 8015a16:	6560      	str	r0, [r4, #84]	@ 0x54
 8015a18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015a1a:	602f      	str	r7, [r5, #0]
 8015a1c:	b1b9      	cbz	r1, 8015a4e <__sflush_r+0xae>
 8015a1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015a22:	4299      	cmp	r1, r3
 8015a24:	d002      	beq.n	8015a2c <__sflush_r+0x8c>
 8015a26:	4628      	mov	r0, r5
 8015a28:	f7fe fb38 	bl	801409c <_free_r>
 8015a2c:	2300      	movs	r3, #0
 8015a2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8015a30:	e00d      	b.n	8015a4e <__sflush_r+0xae>
 8015a32:	2301      	movs	r3, #1
 8015a34:	4628      	mov	r0, r5
 8015a36:	47b0      	blx	r6
 8015a38:	4602      	mov	r2, r0
 8015a3a:	1c50      	adds	r0, r2, #1
 8015a3c:	d1c9      	bne.n	80159d2 <__sflush_r+0x32>
 8015a3e:	682b      	ldr	r3, [r5, #0]
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	d0c6      	beq.n	80159d2 <__sflush_r+0x32>
 8015a44:	2b1d      	cmp	r3, #29
 8015a46:	d001      	beq.n	8015a4c <__sflush_r+0xac>
 8015a48:	2b16      	cmp	r3, #22
 8015a4a:	d11e      	bne.n	8015a8a <__sflush_r+0xea>
 8015a4c:	602f      	str	r7, [r5, #0]
 8015a4e:	2000      	movs	r0, #0
 8015a50:	e022      	b.n	8015a98 <__sflush_r+0xf8>
 8015a52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015a56:	b21b      	sxth	r3, r3
 8015a58:	e01b      	b.n	8015a92 <__sflush_r+0xf2>
 8015a5a:	690f      	ldr	r7, [r1, #16]
 8015a5c:	2f00      	cmp	r7, #0
 8015a5e:	d0f6      	beq.n	8015a4e <__sflush_r+0xae>
 8015a60:	0793      	lsls	r3, r2, #30
 8015a62:	680e      	ldr	r6, [r1, #0]
 8015a64:	bf08      	it	eq
 8015a66:	694b      	ldreq	r3, [r1, #20]
 8015a68:	600f      	str	r7, [r1, #0]
 8015a6a:	bf18      	it	ne
 8015a6c:	2300      	movne	r3, #0
 8015a6e:	eba6 0807 	sub.w	r8, r6, r7
 8015a72:	608b      	str	r3, [r1, #8]
 8015a74:	f1b8 0f00 	cmp.w	r8, #0
 8015a78:	dde9      	ble.n	8015a4e <__sflush_r+0xae>
 8015a7a:	6a21      	ldr	r1, [r4, #32]
 8015a7c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015a7e:	4643      	mov	r3, r8
 8015a80:	463a      	mov	r2, r7
 8015a82:	4628      	mov	r0, r5
 8015a84:	47b0      	blx	r6
 8015a86:	2800      	cmp	r0, #0
 8015a88:	dc08      	bgt.n	8015a9c <__sflush_r+0xfc>
 8015a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015a8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015a92:	81a3      	strh	r3, [r4, #12]
 8015a94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a9c:	4407      	add	r7, r0
 8015a9e:	eba8 0800 	sub.w	r8, r8, r0
 8015aa2:	e7e7      	b.n	8015a74 <__sflush_r+0xd4>
 8015aa4:	20400001 	.word	0x20400001

08015aa8 <_fflush_r>:
 8015aa8:	b538      	push	{r3, r4, r5, lr}
 8015aaa:	690b      	ldr	r3, [r1, #16]
 8015aac:	4605      	mov	r5, r0
 8015aae:	460c      	mov	r4, r1
 8015ab0:	b913      	cbnz	r3, 8015ab8 <_fflush_r+0x10>
 8015ab2:	2500      	movs	r5, #0
 8015ab4:	4628      	mov	r0, r5
 8015ab6:	bd38      	pop	{r3, r4, r5, pc}
 8015ab8:	b118      	cbz	r0, 8015ac2 <_fflush_r+0x1a>
 8015aba:	6a03      	ldr	r3, [r0, #32]
 8015abc:	b90b      	cbnz	r3, 8015ac2 <_fflush_r+0x1a>
 8015abe:	f7fd fb8f 	bl	80131e0 <__sinit>
 8015ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d0f3      	beq.n	8015ab2 <_fflush_r+0xa>
 8015aca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015acc:	07d0      	lsls	r0, r2, #31
 8015ace:	d404      	bmi.n	8015ada <_fflush_r+0x32>
 8015ad0:	0599      	lsls	r1, r3, #22
 8015ad2:	d402      	bmi.n	8015ada <_fflush_r+0x32>
 8015ad4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015ad6:	f7fd fce2 	bl	801349e <__retarget_lock_acquire_recursive>
 8015ada:	4628      	mov	r0, r5
 8015adc:	4621      	mov	r1, r4
 8015ade:	f7ff ff5f 	bl	80159a0 <__sflush_r>
 8015ae2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015ae4:	07da      	lsls	r2, r3, #31
 8015ae6:	4605      	mov	r5, r0
 8015ae8:	d4e4      	bmi.n	8015ab4 <_fflush_r+0xc>
 8015aea:	89a3      	ldrh	r3, [r4, #12]
 8015aec:	059b      	lsls	r3, r3, #22
 8015aee:	d4e1      	bmi.n	8015ab4 <_fflush_r+0xc>
 8015af0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015af2:	f7fd fcd5 	bl	80134a0 <__retarget_lock_release_recursive>
 8015af6:	e7dd      	b.n	8015ab4 <_fflush_r+0xc>

08015af8 <memmove>:
 8015af8:	4288      	cmp	r0, r1
 8015afa:	b510      	push	{r4, lr}
 8015afc:	eb01 0402 	add.w	r4, r1, r2
 8015b00:	d902      	bls.n	8015b08 <memmove+0x10>
 8015b02:	4284      	cmp	r4, r0
 8015b04:	4623      	mov	r3, r4
 8015b06:	d807      	bhi.n	8015b18 <memmove+0x20>
 8015b08:	1e43      	subs	r3, r0, #1
 8015b0a:	42a1      	cmp	r1, r4
 8015b0c:	d008      	beq.n	8015b20 <memmove+0x28>
 8015b0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015b12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015b16:	e7f8      	b.n	8015b0a <memmove+0x12>
 8015b18:	4402      	add	r2, r0
 8015b1a:	4601      	mov	r1, r0
 8015b1c:	428a      	cmp	r2, r1
 8015b1e:	d100      	bne.n	8015b22 <memmove+0x2a>
 8015b20:	bd10      	pop	{r4, pc}
 8015b22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015b26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015b2a:	e7f7      	b.n	8015b1c <memmove+0x24>

08015b2c <strncmp>:
 8015b2c:	b510      	push	{r4, lr}
 8015b2e:	b16a      	cbz	r2, 8015b4c <strncmp+0x20>
 8015b30:	3901      	subs	r1, #1
 8015b32:	1884      	adds	r4, r0, r2
 8015b34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015b38:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8015b3c:	429a      	cmp	r2, r3
 8015b3e:	d103      	bne.n	8015b48 <strncmp+0x1c>
 8015b40:	42a0      	cmp	r0, r4
 8015b42:	d001      	beq.n	8015b48 <strncmp+0x1c>
 8015b44:	2a00      	cmp	r2, #0
 8015b46:	d1f5      	bne.n	8015b34 <strncmp+0x8>
 8015b48:	1ad0      	subs	r0, r2, r3
 8015b4a:	bd10      	pop	{r4, pc}
 8015b4c:	4610      	mov	r0, r2
 8015b4e:	e7fc      	b.n	8015b4a <strncmp+0x1e>

08015b50 <nan>:
 8015b50:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015b58 <nan+0x8>
 8015b54:	4770      	bx	lr
 8015b56:	bf00      	nop
 8015b58:	00000000 	.word	0x00000000
 8015b5c:	7ff80000 	.word	0x7ff80000

08015b60 <__assert_func>:
 8015b60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015b62:	4614      	mov	r4, r2
 8015b64:	461a      	mov	r2, r3
 8015b66:	4b09      	ldr	r3, [pc, #36]	@ (8015b8c <__assert_func+0x2c>)
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	4605      	mov	r5, r0
 8015b6c:	68d8      	ldr	r0, [r3, #12]
 8015b6e:	b14c      	cbz	r4, 8015b84 <__assert_func+0x24>
 8015b70:	4b07      	ldr	r3, [pc, #28]	@ (8015b90 <__assert_func+0x30>)
 8015b72:	9100      	str	r1, [sp, #0]
 8015b74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015b78:	4906      	ldr	r1, [pc, #24]	@ (8015b94 <__assert_func+0x34>)
 8015b7a:	462b      	mov	r3, r5
 8015b7c:	f000 fba8 	bl	80162d0 <fiprintf>
 8015b80:	f000 fbb8 	bl	80162f4 <abort>
 8015b84:	4b04      	ldr	r3, [pc, #16]	@ (8015b98 <__assert_func+0x38>)
 8015b86:	461c      	mov	r4, r3
 8015b88:	e7f3      	b.n	8015b72 <__assert_func+0x12>
 8015b8a:	bf00      	nop
 8015b8c:	24000164 	.word	0x24000164
 8015b90:	08016ae6 	.word	0x08016ae6
 8015b94:	08016af3 	.word	0x08016af3
 8015b98:	08016b21 	.word	0x08016b21

08015b9c <_calloc_r>:
 8015b9c:	b570      	push	{r4, r5, r6, lr}
 8015b9e:	fba1 5402 	umull	r5, r4, r1, r2
 8015ba2:	b934      	cbnz	r4, 8015bb2 <_calloc_r+0x16>
 8015ba4:	4629      	mov	r1, r5
 8015ba6:	f7fc fbc9 	bl	801233c <_malloc_r>
 8015baa:	4606      	mov	r6, r0
 8015bac:	b928      	cbnz	r0, 8015bba <_calloc_r+0x1e>
 8015bae:	4630      	mov	r0, r6
 8015bb0:	bd70      	pop	{r4, r5, r6, pc}
 8015bb2:	220c      	movs	r2, #12
 8015bb4:	6002      	str	r2, [r0, #0]
 8015bb6:	2600      	movs	r6, #0
 8015bb8:	e7f9      	b.n	8015bae <_calloc_r+0x12>
 8015bba:	462a      	mov	r2, r5
 8015bbc:	4621      	mov	r1, r4
 8015bbe:	f7fd fbe0 	bl	8013382 <memset>
 8015bc2:	e7f4      	b.n	8015bae <_calloc_r+0x12>

08015bc4 <rshift>:
 8015bc4:	6903      	ldr	r3, [r0, #16]
 8015bc6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015bca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015bce:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015bd2:	f100 0414 	add.w	r4, r0, #20
 8015bd6:	dd45      	ble.n	8015c64 <rshift+0xa0>
 8015bd8:	f011 011f 	ands.w	r1, r1, #31
 8015bdc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015be0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015be4:	d10c      	bne.n	8015c00 <rshift+0x3c>
 8015be6:	f100 0710 	add.w	r7, r0, #16
 8015bea:	4629      	mov	r1, r5
 8015bec:	42b1      	cmp	r1, r6
 8015bee:	d334      	bcc.n	8015c5a <rshift+0x96>
 8015bf0:	1a9b      	subs	r3, r3, r2
 8015bf2:	009b      	lsls	r3, r3, #2
 8015bf4:	1eea      	subs	r2, r5, #3
 8015bf6:	4296      	cmp	r6, r2
 8015bf8:	bf38      	it	cc
 8015bfa:	2300      	movcc	r3, #0
 8015bfc:	4423      	add	r3, r4
 8015bfe:	e015      	b.n	8015c2c <rshift+0x68>
 8015c00:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015c04:	f1c1 0820 	rsb	r8, r1, #32
 8015c08:	40cf      	lsrs	r7, r1
 8015c0a:	f105 0e04 	add.w	lr, r5, #4
 8015c0e:	46a1      	mov	r9, r4
 8015c10:	4576      	cmp	r6, lr
 8015c12:	46f4      	mov	ip, lr
 8015c14:	d815      	bhi.n	8015c42 <rshift+0x7e>
 8015c16:	1a9a      	subs	r2, r3, r2
 8015c18:	0092      	lsls	r2, r2, #2
 8015c1a:	3a04      	subs	r2, #4
 8015c1c:	3501      	adds	r5, #1
 8015c1e:	42ae      	cmp	r6, r5
 8015c20:	bf38      	it	cc
 8015c22:	2200      	movcc	r2, #0
 8015c24:	18a3      	adds	r3, r4, r2
 8015c26:	50a7      	str	r7, [r4, r2]
 8015c28:	b107      	cbz	r7, 8015c2c <rshift+0x68>
 8015c2a:	3304      	adds	r3, #4
 8015c2c:	1b1a      	subs	r2, r3, r4
 8015c2e:	42a3      	cmp	r3, r4
 8015c30:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015c34:	bf08      	it	eq
 8015c36:	2300      	moveq	r3, #0
 8015c38:	6102      	str	r2, [r0, #16]
 8015c3a:	bf08      	it	eq
 8015c3c:	6143      	streq	r3, [r0, #20]
 8015c3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c42:	f8dc c000 	ldr.w	ip, [ip]
 8015c46:	fa0c fc08 	lsl.w	ip, ip, r8
 8015c4a:	ea4c 0707 	orr.w	r7, ip, r7
 8015c4e:	f849 7b04 	str.w	r7, [r9], #4
 8015c52:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015c56:	40cf      	lsrs	r7, r1
 8015c58:	e7da      	b.n	8015c10 <rshift+0x4c>
 8015c5a:	f851 cb04 	ldr.w	ip, [r1], #4
 8015c5e:	f847 cf04 	str.w	ip, [r7, #4]!
 8015c62:	e7c3      	b.n	8015bec <rshift+0x28>
 8015c64:	4623      	mov	r3, r4
 8015c66:	e7e1      	b.n	8015c2c <rshift+0x68>

08015c68 <__hexdig_fun>:
 8015c68:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8015c6c:	2b09      	cmp	r3, #9
 8015c6e:	d802      	bhi.n	8015c76 <__hexdig_fun+0xe>
 8015c70:	3820      	subs	r0, #32
 8015c72:	b2c0      	uxtb	r0, r0
 8015c74:	4770      	bx	lr
 8015c76:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8015c7a:	2b05      	cmp	r3, #5
 8015c7c:	d801      	bhi.n	8015c82 <__hexdig_fun+0x1a>
 8015c7e:	3847      	subs	r0, #71	@ 0x47
 8015c80:	e7f7      	b.n	8015c72 <__hexdig_fun+0xa>
 8015c82:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8015c86:	2b05      	cmp	r3, #5
 8015c88:	d801      	bhi.n	8015c8e <__hexdig_fun+0x26>
 8015c8a:	3827      	subs	r0, #39	@ 0x27
 8015c8c:	e7f1      	b.n	8015c72 <__hexdig_fun+0xa>
 8015c8e:	2000      	movs	r0, #0
 8015c90:	4770      	bx	lr
	...

08015c94 <__gethex>:
 8015c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c98:	b085      	sub	sp, #20
 8015c9a:	468a      	mov	sl, r1
 8015c9c:	9302      	str	r3, [sp, #8]
 8015c9e:	680b      	ldr	r3, [r1, #0]
 8015ca0:	9001      	str	r0, [sp, #4]
 8015ca2:	4690      	mov	r8, r2
 8015ca4:	1c9c      	adds	r4, r3, #2
 8015ca6:	46a1      	mov	r9, r4
 8015ca8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8015cac:	2830      	cmp	r0, #48	@ 0x30
 8015cae:	d0fa      	beq.n	8015ca6 <__gethex+0x12>
 8015cb0:	eba9 0303 	sub.w	r3, r9, r3
 8015cb4:	f1a3 0b02 	sub.w	fp, r3, #2
 8015cb8:	f7ff ffd6 	bl	8015c68 <__hexdig_fun>
 8015cbc:	4605      	mov	r5, r0
 8015cbe:	2800      	cmp	r0, #0
 8015cc0:	d168      	bne.n	8015d94 <__gethex+0x100>
 8015cc2:	49a0      	ldr	r1, [pc, #640]	@ (8015f44 <__gethex+0x2b0>)
 8015cc4:	2201      	movs	r2, #1
 8015cc6:	4648      	mov	r0, r9
 8015cc8:	f7ff ff30 	bl	8015b2c <strncmp>
 8015ccc:	4607      	mov	r7, r0
 8015cce:	2800      	cmp	r0, #0
 8015cd0:	d167      	bne.n	8015da2 <__gethex+0x10e>
 8015cd2:	f899 0001 	ldrb.w	r0, [r9, #1]
 8015cd6:	4626      	mov	r6, r4
 8015cd8:	f7ff ffc6 	bl	8015c68 <__hexdig_fun>
 8015cdc:	2800      	cmp	r0, #0
 8015cde:	d062      	beq.n	8015da6 <__gethex+0x112>
 8015ce0:	4623      	mov	r3, r4
 8015ce2:	7818      	ldrb	r0, [r3, #0]
 8015ce4:	2830      	cmp	r0, #48	@ 0x30
 8015ce6:	4699      	mov	r9, r3
 8015ce8:	f103 0301 	add.w	r3, r3, #1
 8015cec:	d0f9      	beq.n	8015ce2 <__gethex+0x4e>
 8015cee:	f7ff ffbb 	bl	8015c68 <__hexdig_fun>
 8015cf2:	fab0 f580 	clz	r5, r0
 8015cf6:	096d      	lsrs	r5, r5, #5
 8015cf8:	f04f 0b01 	mov.w	fp, #1
 8015cfc:	464a      	mov	r2, r9
 8015cfe:	4616      	mov	r6, r2
 8015d00:	3201      	adds	r2, #1
 8015d02:	7830      	ldrb	r0, [r6, #0]
 8015d04:	f7ff ffb0 	bl	8015c68 <__hexdig_fun>
 8015d08:	2800      	cmp	r0, #0
 8015d0a:	d1f8      	bne.n	8015cfe <__gethex+0x6a>
 8015d0c:	498d      	ldr	r1, [pc, #564]	@ (8015f44 <__gethex+0x2b0>)
 8015d0e:	2201      	movs	r2, #1
 8015d10:	4630      	mov	r0, r6
 8015d12:	f7ff ff0b 	bl	8015b2c <strncmp>
 8015d16:	2800      	cmp	r0, #0
 8015d18:	d13f      	bne.n	8015d9a <__gethex+0x106>
 8015d1a:	b944      	cbnz	r4, 8015d2e <__gethex+0x9a>
 8015d1c:	1c74      	adds	r4, r6, #1
 8015d1e:	4622      	mov	r2, r4
 8015d20:	4616      	mov	r6, r2
 8015d22:	3201      	adds	r2, #1
 8015d24:	7830      	ldrb	r0, [r6, #0]
 8015d26:	f7ff ff9f 	bl	8015c68 <__hexdig_fun>
 8015d2a:	2800      	cmp	r0, #0
 8015d2c:	d1f8      	bne.n	8015d20 <__gethex+0x8c>
 8015d2e:	1ba4      	subs	r4, r4, r6
 8015d30:	00a7      	lsls	r7, r4, #2
 8015d32:	7833      	ldrb	r3, [r6, #0]
 8015d34:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015d38:	2b50      	cmp	r3, #80	@ 0x50
 8015d3a:	d13e      	bne.n	8015dba <__gethex+0x126>
 8015d3c:	7873      	ldrb	r3, [r6, #1]
 8015d3e:	2b2b      	cmp	r3, #43	@ 0x2b
 8015d40:	d033      	beq.n	8015daa <__gethex+0x116>
 8015d42:	2b2d      	cmp	r3, #45	@ 0x2d
 8015d44:	d034      	beq.n	8015db0 <__gethex+0x11c>
 8015d46:	1c71      	adds	r1, r6, #1
 8015d48:	2400      	movs	r4, #0
 8015d4a:	7808      	ldrb	r0, [r1, #0]
 8015d4c:	f7ff ff8c 	bl	8015c68 <__hexdig_fun>
 8015d50:	1e43      	subs	r3, r0, #1
 8015d52:	b2db      	uxtb	r3, r3
 8015d54:	2b18      	cmp	r3, #24
 8015d56:	d830      	bhi.n	8015dba <__gethex+0x126>
 8015d58:	f1a0 0210 	sub.w	r2, r0, #16
 8015d5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015d60:	f7ff ff82 	bl	8015c68 <__hexdig_fun>
 8015d64:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8015d68:	fa5f fc8c 	uxtb.w	ip, ip
 8015d6c:	f1bc 0f18 	cmp.w	ip, #24
 8015d70:	f04f 030a 	mov.w	r3, #10
 8015d74:	d91e      	bls.n	8015db4 <__gethex+0x120>
 8015d76:	b104      	cbz	r4, 8015d7a <__gethex+0xe6>
 8015d78:	4252      	negs	r2, r2
 8015d7a:	4417      	add	r7, r2
 8015d7c:	f8ca 1000 	str.w	r1, [sl]
 8015d80:	b1ed      	cbz	r5, 8015dbe <__gethex+0x12a>
 8015d82:	f1bb 0f00 	cmp.w	fp, #0
 8015d86:	bf0c      	ite	eq
 8015d88:	2506      	moveq	r5, #6
 8015d8a:	2500      	movne	r5, #0
 8015d8c:	4628      	mov	r0, r5
 8015d8e:	b005      	add	sp, #20
 8015d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d94:	2500      	movs	r5, #0
 8015d96:	462c      	mov	r4, r5
 8015d98:	e7b0      	b.n	8015cfc <__gethex+0x68>
 8015d9a:	2c00      	cmp	r4, #0
 8015d9c:	d1c7      	bne.n	8015d2e <__gethex+0x9a>
 8015d9e:	4627      	mov	r7, r4
 8015da0:	e7c7      	b.n	8015d32 <__gethex+0x9e>
 8015da2:	464e      	mov	r6, r9
 8015da4:	462f      	mov	r7, r5
 8015da6:	2501      	movs	r5, #1
 8015da8:	e7c3      	b.n	8015d32 <__gethex+0x9e>
 8015daa:	2400      	movs	r4, #0
 8015dac:	1cb1      	adds	r1, r6, #2
 8015dae:	e7cc      	b.n	8015d4a <__gethex+0xb6>
 8015db0:	2401      	movs	r4, #1
 8015db2:	e7fb      	b.n	8015dac <__gethex+0x118>
 8015db4:	fb03 0002 	mla	r0, r3, r2, r0
 8015db8:	e7ce      	b.n	8015d58 <__gethex+0xc4>
 8015dba:	4631      	mov	r1, r6
 8015dbc:	e7de      	b.n	8015d7c <__gethex+0xe8>
 8015dbe:	eba6 0309 	sub.w	r3, r6, r9
 8015dc2:	3b01      	subs	r3, #1
 8015dc4:	4629      	mov	r1, r5
 8015dc6:	2b07      	cmp	r3, #7
 8015dc8:	dc0a      	bgt.n	8015de0 <__gethex+0x14c>
 8015dca:	9801      	ldr	r0, [sp, #4]
 8015dcc:	f7fe f9b0 	bl	8014130 <_Balloc>
 8015dd0:	4604      	mov	r4, r0
 8015dd2:	b940      	cbnz	r0, 8015de6 <__gethex+0x152>
 8015dd4:	4b5c      	ldr	r3, [pc, #368]	@ (8015f48 <__gethex+0x2b4>)
 8015dd6:	4602      	mov	r2, r0
 8015dd8:	21e4      	movs	r1, #228	@ 0xe4
 8015dda:	485c      	ldr	r0, [pc, #368]	@ (8015f4c <__gethex+0x2b8>)
 8015ddc:	f7ff fec0 	bl	8015b60 <__assert_func>
 8015de0:	3101      	adds	r1, #1
 8015de2:	105b      	asrs	r3, r3, #1
 8015de4:	e7ef      	b.n	8015dc6 <__gethex+0x132>
 8015de6:	f100 0a14 	add.w	sl, r0, #20
 8015dea:	2300      	movs	r3, #0
 8015dec:	4655      	mov	r5, sl
 8015dee:	469b      	mov	fp, r3
 8015df0:	45b1      	cmp	r9, r6
 8015df2:	d337      	bcc.n	8015e64 <__gethex+0x1d0>
 8015df4:	f845 bb04 	str.w	fp, [r5], #4
 8015df8:	eba5 050a 	sub.w	r5, r5, sl
 8015dfc:	10ad      	asrs	r5, r5, #2
 8015dfe:	6125      	str	r5, [r4, #16]
 8015e00:	4658      	mov	r0, fp
 8015e02:	f7fe fa87 	bl	8014314 <__hi0bits>
 8015e06:	016d      	lsls	r5, r5, #5
 8015e08:	f8d8 6000 	ldr.w	r6, [r8]
 8015e0c:	1a2d      	subs	r5, r5, r0
 8015e0e:	42b5      	cmp	r5, r6
 8015e10:	dd54      	ble.n	8015ebc <__gethex+0x228>
 8015e12:	1bad      	subs	r5, r5, r6
 8015e14:	4629      	mov	r1, r5
 8015e16:	4620      	mov	r0, r4
 8015e18:	f7fe fe10 	bl	8014a3c <__any_on>
 8015e1c:	4681      	mov	r9, r0
 8015e1e:	b178      	cbz	r0, 8015e40 <__gethex+0x1ac>
 8015e20:	1e6b      	subs	r3, r5, #1
 8015e22:	1159      	asrs	r1, r3, #5
 8015e24:	f003 021f 	and.w	r2, r3, #31
 8015e28:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8015e2c:	f04f 0901 	mov.w	r9, #1
 8015e30:	fa09 f202 	lsl.w	r2, r9, r2
 8015e34:	420a      	tst	r2, r1
 8015e36:	d003      	beq.n	8015e40 <__gethex+0x1ac>
 8015e38:	454b      	cmp	r3, r9
 8015e3a:	dc36      	bgt.n	8015eaa <__gethex+0x216>
 8015e3c:	f04f 0902 	mov.w	r9, #2
 8015e40:	4629      	mov	r1, r5
 8015e42:	4620      	mov	r0, r4
 8015e44:	f7ff febe 	bl	8015bc4 <rshift>
 8015e48:	442f      	add	r7, r5
 8015e4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015e4e:	42bb      	cmp	r3, r7
 8015e50:	da42      	bge.n	8015ed8 <__gethex+0x244>
 8015e52:	9801      	ldr	r0, [sp, #4]
 8015e54:	4621      	mov	r1, r4
 8015e56:	f7fe f9ab 	bl	80141b0 <_Bfree>
 8015e5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015e5c:	2300      	movs	r3, #0
 8015e5e:	6013      	str	r3, [r2, #0]
 8015e60:	25a3      	movs	r5, #163	@ 0xa3
 8015e62:	e793      	b.n	8015d8c <__gethex+0xf8>
 8015e64:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015e68:	2a2e      	cmp	r2, #46	@ 0x2e
 8015e6a:	d012      	beq.n	8015e92 <__gethex+0x1fe>
 8015e6c:	2b20      	cmp	r3, #32
 8015e6e:	d104      	bne.n	8015e7a <__gethex+0x1e6>
 8015e70:	f845 bb04 	str.w	fp, [r5], #4
 8015e74:	f04f 0b00 	mov.w	fp, #0
 8015e78:	465b      	mov	r3, fp
 8015e7a:	7830      	ldrb	r0, [r6, #0]
 8015e7c:	9303      	str	r3, [sp, #12]
 8015e7e:	f7ff fef3 	bl	8015c68 <__hexdig_fun>
 8015e82:	9b03      	ldr	r3, [sp, #12]
 8015e84:	f000 000f 	and.w	r0, r0, #15
 8015e88:	4098      	lsls	r0, r3
 8015e8a:	ea4b 0b00 	orr.w	fp, fp, r0
 8015e8e:	3304      	adds	r3, #4
 8015e90:	e7ae      	b.n	8015df0 <__gethex+0x15c>
 8015e92:	45b1      	cmp	r9, r6
 8015e94:	d8ea      	bhi.n	8015e6c <__gethex+0x1d8>
 8015e96:	492b      	ldr	r1, [pc, #172]	@ (8015f44 <__gethex+0x2b0>)
 8015e98:	9303      	str	r3, [sp, #12]
 8015e9a:	2201      	movs	r2, #1
 8015e9c:	4630      	mov	r0, r6
 8015e9e:	f7ff fe45 	bl	8015b2c <strncmp>
 8015ea2:	9b03      	ldr	r3, [sp, #12]
 8015ea4:	2800      	cmp	r0, #0
 8015ea6:	d1e1      	bne.n	8015e6c <__gethex+0x1d8>
 8015ea8:	e7a2      	b.n	8015df0 <__gethex+0x15c>
 8015eaa:	1ea9      	subs	r1, r5, #2
 8015eac:	4620      	mov	r0, r4
 8015eae:	f7fe fdc5 	bl	8014a3c <__any_on>
 8015eb2:	2800      	cmp	r0, #0
 8015eb4:	d0c2      	beq.n	8015e3c <__gethex+0x1a8>
 8015eb6:	f04f 0903 	mov.w	r9, #3
 8015eba:	e7c1      	b.n	8015e40 <__gethex+0x1ac>
 8015ebc:	da09      	bge.n	8015ed2 <__gethex+0x23e>
 8015ebe:	1b75      	subs	r5, r6, r5
 8015ec0:	4621      	mov	r1, r4
 8015ec2:	9801      	ldr	r0, [sp, #4]
 8015ec4:	462a      	mov	r2, r5
 8015ec6:	f7fe fb83 	bl	80145d0 <__lshift>
 8015eca:	1b7f      	subs	r7, r7, r5
 8015ecc:	4604      	mov	r4, r0
 8015ece:	f100 0a14 	add.w	sl, r0, #20
 8015ed2:	f04f 0900 	mov.w	r9, #0
 8015ed6:	e7b8      	b.n	8015e4a <__gethex+0x1b6>
 8015ed8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015edc:	42bd      	cmp	r5, r7
 8015ede:	dd6f      	ble.n	8015fc0 <__gethex+0x32c>
 8015ee0:	1bed      	subs	r5, r5, r7
 8015ee2:	42ae      	cmp	r6, r5
 8015ee4:	dc34      	bgt.n	8015f50 <__gethex+0x2bc>
 8015ee6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015eea:	2b02      	cmp	r3, #2
 8015eec:	d022      	beq.n	8015f34 <__gethex+0x2a0>
 8015eee:	2b03      	cmp	r3, #3
 8015ef0:	d024      	beq.n	8015f3c <__gethex+0x2a8>
 8015ef2:	2b01      	cmp	r3, #1
 8015ef4:	d115      	bne.n	8015f22 <__gethex+0x28e>
 8015ef6:	42ae      	cmp	r6, r5
 8015ef8:	d113      	bne.n	8015f22 <__gethex+0x28e>
 8015efa:	2e01      	cmp	r6, #1
 8015efc:	d10b      	bne.n	8015f16 <__gethex+0x282>
 8015efe:	9a02      	ldr	r2, [sp, #8]
 8015f00:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015f04:	6013      	str	r3, [r2, #0]
 8015f06:	2301      	movs	r3, #1
 8015f08:	6123      	str	r3, [r4, #16]
 8015f0a:	f8ca 3000 	str.w	r3, [sl]
 8015f0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015f10:	2562      	movs	r5, #98	@ 0x62
 8015f12:	601c      	str	r4, [r3, #0]
 8015f14:	e73a      	b.n	8015d8c <__gethex+0xf8>
 8015f16:	1e71      	subs	r1, r6, #1
 8015f18:	4620      	mov	r0, r4
 8015f1a:	f7fe fd8f 	bl	8014a3c <__any_on>
 8015f1e:	2800      	cmp	r0, #0
 8015f20:	d1ed      	bne.n	8015efe <__gethex+0x26a>
 8015f22:	9801      	ldr	r0, [sp, #4]
 8015f24:	4621      	mov	r1, r4
 8015f26:	f7fe f943 	bl	80141b0 <_Bfree>
 8015f2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015f2c:	2300      	movs	r3, #0
 8015f2e:	6013      	str	r3, [r2, #0]
 8015f30:	2550      	movs	r5, #80	@ 0x50
 8015f32:	e72b      	b.n	8015d8c <__gethex+0xf8>
 8015f34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d1f3      	bne.n	8015f22 <__gethex+0x28e>
 8015f3a:	e7e0      	b.n	8015efe <__gethex+0x26a>
 8015f3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d1dd      	bne.n	8015efe <__gethex+0x26a>
 8015f42:	e7ee      	b.n	8015f22 <__gethex+0x28e>
 8015f44:	08016acb 	.word	0x08016acb
 8015f48:	08016a61 	.word	0x08016a61
 8015f4c:	08016b22 	.word	0x08016b22
 8015f50:	1e6f      	subs	r7, r5, #1
 8015f52:	f1b9 0f00 	cmp.w	r9, #0
 8015f56:	d130      	bne.n	8015fba <__gethex+0x326>
 8015f58:	b127      	cbz	r7, 8015f64 <__gethex+0x2d0>
 8015f5a:	4639      	mov	r1, r7
 8015f5c:	4620      	mov	r0, r4
 8015f5e:	f7fe fd6d 	bl	8014a3c <__any_on>
 8015f62:	4681      	mov	r9, r0
 8015f64:	117a      	asrs	r2, r7, #5
 8015f66:	2301      	movs	r3, #1
 8015f68:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015f6c:	f007 071f 	and.w	r7, r7, #31
 8015f70:	40bb      	lsls	r3, r7
 8015f72:	4213      	tst	r3, r2
 8015f74:	4629      	mov	r1, r5
 8015f76:	4620      	mov	r0, r4
 8015f78:	bf18      	it	ne
 8015f7a:	f049 0902 	orrne.w	r9, r9, #2
 8015f7e:	f7ff fe21 	bl	8015bc4 <rshift>
 8015f82:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8015f86:	1b76      	subs	r6, r6, r5
 8015f88:	2502      	movs	r5, #2
 8015f8a:	f1b9 0f00 	cmp.w	r9, #0
 8015f8e:	d047      	beq.n	8016020 <__gethex+0x38c>
 8015f90:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015f94:	2b02      	cmp	r3, #2
 8015f96:	d015      	beq.n	8015fc4 <__gethex+0x330>
 8015f98:	2b03      	cmp	r3, #3
 8015f9a:	d017      	beq.n	8015fcc <__gethex+0x338>
 8015f9c:	2b01      	cmp	r3, #1
 8015f9e:	d109      	bne.n	8015fb4 <__gethex+0x320>
 8015fa0:	f019 0f02 	tst.w	r9, #2
 8015fa4:	d006      	beq.n	8015fb4 <__gethex+0x320>
 8015fa6:	f8da 3000 	ldr.w	r3, [sl]
 8015faa:	ea49 0903 	orr.w	r9, r9, r3
 8015fae:	f019 0f01 	tst.w	r9, #1
 8015fb2:	d10e      	bne.n	8015fd2 <__gethex+0x33e>
 8015fb4:	f045 0510 	orr.w	r5, r5, #16
 8015fb8:	e032      	b.n	8016020 <__gethex+0x38c>
 8015fba:	f04f 0901 	mov.w	r9, #1
 8015fbe:	e7d1      	b.n	8015f64 <__gethex+0x2d0>
 8015fc0:	2501      	movs	r5, #1
 8015fc2:	e7e2      	b.n	8015f8a <__gethex+0x2f6>
 8015fc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015fc6:	f1c3 0301 	rsb	r3, r3, #1
 8015fca:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015fcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	d0f0      	beq.n	8015fb4 <__gethex+0x320>
 8015fd2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015fd6:	f104 0314 	add.w	r3, r4, #20
 8015fda:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015fde:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015fe2:	f04f 0c00 	mov.w	ip, #0
 8015fe6:	4618      	mov	r0, r3
 8015fe8:	f853 2b04 	ldr.w	r2, [r3], #4
 8015fec:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8015ff0:	d01b      	beq.n	801602a <__gethex+0x396>
 8015ff2:	3201      	adds	r2, #1
 8015ff4:	6002      	str	r2, [r0, #0]
 8015ff6:	2d02      	cmp	r5, #2
 8015ff8:	f104 0314 	add.w	r3, r4, #20
 8015ffc:	d13c      	bne.n	8016078 <__gethex+0x3e4>
 8015ffe:	f8d8 2000 	ldr.w	r2, [r8]
 8016002:	3a01      	subs	r2, #1
 8016004:	42b2      	cmp	r2, r6
 8016006:	d109      	bne.n	801601c <__gethex+0x388>
 8016008:	1171      	asrs	r1, r6, #5
 801600a:	2201      	movs	r2, #1
 801600c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016010:	f006 061f 	and.w	r6, r6, #31
 8016014:	fa02 f606 	lsl.w	r6, r2, r6
 8016018:	421e      	tst	r6, r3
 801601a:	d13a      	bne.n	8016092 <__gethex+0x3fe>
 801601c:	f045 0520 	orr.w	r5, r5, #32
 8016020:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016022:	601c      	str	r4, [r3, #0]
 8016024:	9b02      	ldr	r3, [sp, #8]
 8016026:	601f      	str	r7, [r3, #0]
 8016028:	e6b0      	b.n	8015d8c <__gethex+0xf8>
 801602a:	4299      	cmp	r1, r3
 801602c:	f843 cc04 	str.w	ip, [r3, #-4]
 8016030:	d8d9      	bhi.n	8015fe6 <__gethex+0x352>
 8016032:	68a3      	ldr	r3, [r4, #8]
 8016034:	459b      	cmp	fp, r3
 8016036:	db17      	blt.n	8016068 <__gethex+0x3d4>
 8016038:	6861      	ldr	r1, [r4, #4]
 801603a:	9801      	ldr	r0, [sp, #4]
 801603c:	3101      	adds	r1, #1
 801603e:	f7fe f877 	bl	8014130 <_Balloc>
 8016042:	4681      	mov	r9, r0
 8016044:	b918      	cbnz	r0, 801604e <__gethex+0x3ba>
 8016046:	4b1a      	ldr	r3, [pc, #104]	@ (80160b0 <__gethex+0x41c>)
 8016048:	4602      	mov	r2, r0
 801604a:	2184      	movs	r1, #132	@ 0x84
 801604c:	e6c5      	b.n	8015dda <__gethex+0x146>
 801604e:	6922      	ldr	r2, [r4, #16]
 8016050:	3202      	adds	r2, #2
 8016052:	f104 010c 	add.w	r1, r4, #12
 8016056:	0092      	lsls	r2, r2, #2
 8016058:	300c      	adds	r0, #12
 801605a:	f7fd fa22 	bl	80134a2 <memcpy>
 801605e:	4621      	mov	r1, r4
 8016060:	9801      	ldr	r0, [sp, #4]
 8016062:	f7fe f8a5 	bl	80141b0 <_Bfree>
 8016066:	464c      	mov	r4, r9
 8016068:	6923      	ldr	r3, [r4, #16]
 801606a:	1c5a      	adds	r2, r3, #1
 801606c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016070:	6122      	str	r2, [r4, #16]
 8016072:	2201      	movs	r2, #1
 8016074:	615a      	str	r2, [r3, #20]
 8016076:	e7be      	b.n	8015ff6 <__gethex+0x362>
 8016078:	6922      	ldr	r2, [r4, #16]
 801607a:	455a      	cmp	r2, fp
 801607c:	dd0b      	ble.n	8016096 <__gethex+0x402>
 801607e:	2101      	movs	r1, #1
 8016080:	4620      	mov	r0, r4
 8016082:	f7ff fd9f 	bl	8015bc4 <rshift>
 8016086:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801608a:	3701      	adds	r7, #1
 801608c:	42bb      	cmp	r3, r7
 801608e:	f6ff aee0 	blt.w	8015e52 <__gethex+0x1be>
 8016092:	2501      	movs	r5, #1
 8016094:	e7c2      	b.n	801601c <__gethex+0x388>
 8016096:	f016 061f 	ands.w	r6, r6, #31
 801609a:	d0fa      	beq.n	8016092 <__gethex+0x3fe>
 801609c:	4453      	add	r3, sl
 801609e:	f1c6 0620 	rsb	r6, r6, #32
 80160a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80160a6:	f7fe f935 	bl	8014314 <__hi0bits>
 80160aa:	42b0      	cmp	r0, r6
 80160ac:	dbe7      	blt.n	801607e <__gethex+0x3ea>
 80160ae:	e7f0      	b.n	8016092 <__gethex+0x3fe>
 80160b0:	08016a61 	.word	0x08016a61

080160b4 <L_shift>:
 80160b4:	f1c2 0208 	rsb	r2, r2, #8
 80160b8:	0092      	lsls	r2, r2, #2
 80160ba:	b570      	push	{r4, r5, r6, lr}
 80160bc:	f1c2 0620 	rsb	r6, r2, #32
 80160c0:	6843      	ldr	r3, [r0, #4]
 80160c2:	6804      	ldr	r4, [r0, #0]
 80160c4:	fa03 f506 	lsl.w	r5, r3, r6
 80160c8:	432c      	orrs	r4, r5
 80160ca:	40d3      	lsrs	r3, r2
 80160cc:	6004      	str	r4, [r0, #0]
 80160ce:	f840 3f04 	str.w	r3, [r0, #4]!
 80160d2:	4288      	cmp	r0, r1
 80160d4:	d3f4      	bcc.n	80160c0 <L_shift+0xc>
 80160d6:	bd70      	pop	{r4, r5, r6, pc}

080160d8 <__match>:
 80160d8:	b530      	push	{r4, r5, lr}
 80160da:	6803      	ldr	r3, [r0, #0]
 80160dc:	3301      	adds	r3, #1
 80160de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80160e2:	b914      	cbnz	r4, 80160ea <__match+0x12>
 80160e4:	6003      	str	r3, [r0, #0]
 80160e6:	2001      	movs	r0, #1
 80160e8:	bd30      	pop	{r4, r5, pc}
 80160ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80160ee:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80160f2:	2d19      	cmp	r5, #25
 80160f4:	bf98      	it	ls
 80160f6:	3220      	addls	r2, #32
 80160f8:	42a2      	cmp	r2, r4
 80160fa:	d0f0      	beq.n	80160de <__match+0x6>
 80160fc:	2000      	movs	r0, #0
 80160fe:	e7f3      	b.n	80160e8 <__match+0x10>

08016100 <__hexnan>:
 8016100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016104:	680b      	ldr	r3, [r1, #0]
 8016106:	6801      	ldr	r1, [r0, #0]
 8016108:	115e      	asrs	r6, r3, #5
 801610a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801610e:	f013 031f 	ands.w	r3, r3, #31
 8016112:	b087      	sub	sp, #28
 8016114:	bf18      	it	ne
 8016116:	3604      	addne	r6, #4
 8016118:	2500      	movs	r5, #0
 801611a:	1f37      	subs	r7, r6, #4
 801611c:	4682      	mov	sl, r0
 801611e:	4690      	mov	r8, r2
 8016120:	9301      	str	r3, [sp, #4]
 8016122:	f846 5c04 	str.w	r5, [r6, #-4]
 8016126:	46b9      	mov	r9, r7
 8016128:	463c      	mov	r4, r7
 801612a:	9502      	str	r5, [sp, #8]
 801612c:	46ab      	mov	fp, r5
 801612e:	784a      	ldrb	r2, [r1, #1]
 8016130:	1c4b      	adds	r3, r1, #1
 8016132:	9303      	str	r3, [sp, #12]
 8016134:	b342      	cbz	r2, 8016188 <__hexnan+0x88>
 8016136:	4610      	mov	r0, r2
 8016138:	9105      	str	r1, [sp, #20]
 801613a:	9204      	str	r2, [sp, #16]
 801613c:	f7ff fd94 	bl	8015c68 <__hexdig_fun>
 8016140:	2800      	cmp	r0, #0
 8016142:	d151      	bne.n	80161e8 <__hexnan+0xe8>
 8016144:	9a04      	ldr	r2, [sp, #16]
 8016146:	9905      	ldr	r1, [sp, #20]
 8016148:	2a20      	cmp	r2, #32
 801614a:	d818      	bhi.n	801617e <__hexnan+0x7e>
 801614c:	9b02      	ldr	r3, [sp, #8]
 801614e:	459b      	cmp	fp, r3
 8016150:	dd13      	ble.n	801617a <__hexnan+0x7a>
 8016152:	454c      	cmp	r4, r9
 8016154:	d206      	bcs.n	8016164 <__hexnan+0x64>
 8016156:	2d07      	cmp	r5, #7
 8016158:	dc04      	bgt.n	8016164 <__hexnan+0x64>
 801615a:	462a      	mov	r2, r5
 801615c:	4649      	mov	r1, r9
 801615e:	4620      	mov	r0, r4
 8016160:	f7ff ffa8 	bl	80160b4 <L_shift>
 8016164:	4544      	cmp	r4, r8
 8016166:	d952      	bls.n	801620e <__hexnan+0x10e>
 8016168:	2300      	movs	r3, #0
 801616a:	f1a4 0904 	sub.w	r9, r4, #4
 801616e:	f844 3c04 	str.w	r3, [r4, #-4]
 8016172:	f8cd b008 	str.w	fp, [sp, #8]
 8016176:	464c      	mov	r4, r9
 8016178:	461d      	mov	r5, r3
 801617a:	9903      	ldr	r1, [sp, #12]
 801617c:	e7d7      	b.n	801612e <__hexnan+0x2e>
 801617e:	2a29      	cmp	r2, #41	@ 0x29
 8016180:	d157      	bne.n	8016232 <__hexnan+0x132>
 8016182:	3102      	adds	r1, #2
 8016184:	f8ca 1000 	str.w	r1, [sl]
 8016188:	f1bb 0f00 	cmp.w	fp, #0
 801618c:	d051      	beq.n	8016232 <__hexnan+0x132>
 801618e:	454c      	cmp	r4, r9
 8016190:	d206      	bcs.n	80161a0 <__hexnan+0xa0>
 8016192:	2d07      	cmp	r5, #7
 8016194:	dc04      	bgt.n	80161a0 <__hexnan+0xa0>
 8016196:	462a      	mov	r2, r5
 8016198:	4649      	mov	r1, r9
 801619a:	4620      	mov	r0, r4
 801619c:	f7ff ff8a 	bl	80160b4 <L_shift>
 80161a0:	4544      	cmp	r4, r8
 80161a2:	d936      	bls.n	8016212 <__hexnan+0x112>
 80161a4:	f1a8 0204 	sub.w	r2, r8, #4
 80161a8:	4623      	mov	r3, r4
 80161aa:	f853 1b04 	ldr.w	r1, [r3], #4
 80161ae:	f842 1f04 	str.w	r1, [r2, #4]!
 80161b2:	429f      	cmp	r7, r3
 80161b4:	d2f9      	bcs.n	80161aa <__hexnan+0xaa>
 80161b6:	1b3b      	subs	r3, r7, r4
 80161b8:	f023 0303 	bic.w	r3, r3, #3
 80161bc:	3304      	adds	r3, #4
 80161be:	3401      	adds	r4, #1
 80161c0:	3e03      	subs	r6, #3
 80161c2:	42b4      	cmp	r4, r6
 80161c4:	bf88      	it	hi
 80161c6:	2304      	movhi	r3, #4
 80161c8:	4443      	add	r3, r8
 80161ca:	2200      	movs	r2, #0
 80161cc:	f843 2b04 	str.w	r2, [r3], #4
 80161d0:	429f      	cmp	r7, r3
 80161d2:	d2fb      	bcs.n	80161cc <__hexnan+0xcc>
 80161d4:	683b      	ldr	r3, [r7, #0]
 80161d6:	b91b      	cbnz	r3, 80161e0 <__hexnan+0xe0>
 80161d8:	4547      	cmp	r7, r8
 80161da:	d128      	bne.n	801622e <__hexnan+0x12e>
 80161dc:	2301      	movs	r3, #1
 80161de:	603b      	str	r3, [r7, #0]
 80161e0:	2005      	movs	r0, #5
 80161e2:	b007      	add	sp, #28
 80161e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161e8:	3501      	adds	r5, #1
 80161ea:	2d08      	cmp	r5, #8
 80161ec:	f10b 0b01 	add.w	fp, fp, #1
 80161f0:	dd06      	ble.n	8016200 <__hexnan+0x100>
 80161f2:	4544      	cmp	r4, r8
 80161f4:	d9c1      	bls.n	801617a <__hexnan+0x7a>
 80161f6:	2300      	movs	r3, #0
 80161f8:	f844 3c04 	str.w	r3, [r4, #-4]
 80161fc:	2501      	movs	r5, #1
 80161fe:	3c04      	subs	r4, #4
 8016200:	6822      	ldr	r2, [r4, #0]
 8016202:	f000 000f 	and.w	r0, r0, #15
 8016206:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801620a:	6020      	str	r0, [r4, #0]
 801620c:	e7b5      	b.n	801617a <__hexnan+0x7a>
 801620e:	2508      	movs	r5, #8
 8016210:	e7b3      	b.n	801617a <__hexnan+0x7a>
 8016212:	9b01      	ldr	r3, [sp, #4]
 8016214:	2b00      	cmp	r3, #0
 8016216:	d0dd      	beq.n	80161d4 <__hexnan+0xd4>
 8016218:	f1c3 0320 	rsb	r3, r3, #32
 801621c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016220:	40da      	lsrs	r2, r3
 8016222:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8016226:	4013      	ands	r3, r2
 8016228:	f846 3c04 	str.w	r3, [r6, #-4]
 801622c:	e7d2      	b.n	80161d4 <__hexnan+0xd4>
 801622e:	3f04      	subs	r7, #4
 8016230:	e7d0      	b.n	80161d4 <__hexnan+0xd4>
 8016232:	2004      	movs	r0, #4
 8016234:	e7d5      	b.n	80161e2 <__hexnan+0xe2>

08016236 <__ascii_mbtowc>:
 8016236:	b082      	sub	sp, #8
 8016238:	b901      	cbnz	r1, 801623c <__ascii_mbtowc+0x6>
 801623a:	a901      	add	r1, sp, #4
 801623c:	b142      	cbz	r2, 8016250 <__ascii_mbtowc+0x1a>
 801623e:	b14b      	cbz	r3, 8016254 <__ascii_mbtowc+0x1e>
 8016240:	7813      	ldrb	r3, [r2, #0]
 8016242:	600b      	str	r3, [r1, #0]
 8016244:	7812      	ldrb	r2, [r2, #0]
 8016246:	1e10      	subs	r0, r2, #0
 8016248:	bf18      	it	ne
 801624a:	2001      	movne	r0, #1
 801624c:	b002      	add	sp, #8
 801624e:	4770      	bx	lr
 8016250:	4610      	mov	r0, r2
 8016252:	e7fb      	b.n	801624c <__ascii_mbtowc+0x16>
 8016254:	f06f 0001 	mvn.w	r0, #1
 8016258:	e7f8      	b.n	801624c <__ascii_mbtowc+0x16>

0801625a <_realloc_r>:
 801625a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801625e:	4607      	mov	r7, r0
 8016260:	4614      	mov	r4, r2
 8016262:	460d      	mov	r5, r1
 8016264:	b921      	cbnz	r1, 8016270 <_realloc_r+0x16>
 8016266:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801626a:	4611      	mov	r1, r2
 801626c:	f7fc b866 	b.w	801233c <_malloc_r>
 8016270:	b92a      	cbnz	r2, 801627e <_realloc_r+0x24>
 8016272:	f7fd ff13 	bl	801409c <_free_r>
 8016276:	4625      	mov	r5, r4
 8016278:	4628      	mov	r0, r5
 801627a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801627e:	f000 f840 	bl	8016302 <_malloc_usable_size_r>
 8016282:	4284      	cmp	r4, r0
 8016284:	4606      	mov	r6, r0
 8016286:	d802      	bhi.n	801628e <_realloc_r+0x34>
 8016288:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801628c:	d8f4      	bhi.n	8016278 <_realloc_r+0x1e>
 801628e:	4621      	mov	r1, r4
 8016290:	4638      	mov	r0, r7
 8016292:	f7fc f853 	bl	801233c <_malloc_r>
 8016296:	4680      	mov	r8, r0
 8016298:	b908      	cbnz	r0, 801629e <_realloc_r+0x44>
 801629a:	4645      	mov	r5, r8
 801629c:	e7ec      	b.n	8016278 <_realloc_r+0x1e>
 801629e:	42b4      	cmp	r4, r6
 80162a0:	4622      	mov	r2, r4
 80162a2:	4629      	mov	r1, r5
 80162a4:	bf28      	it	cs
 80162a6:	4632      	movcs	r2, r6
 80162a8:	f7fd f8fb 	bl	80134a2 <memcpy>
 80162ac:	4629      	mov	r1, r5
 80162ae:	4638      	mov	r0, r7
 80162b0:	f7fd fef4 	bl	801409c <_free_r>
 80162b4:	e7f1      	b.n	801629a <_realloc_r+0x40>

080162b6 <__ascii_wctomb>:
 80162b6:	4603      	mov	r3, r0
 80162b8:	4608      	mov	r0, r1
 80162ba:	b141      	cbz	r1, 80162ce <__ascii_wctomb+0x18>
 80162bc:	2aff      	cmp	r2, #255	@ 0xff
 80162be:	d904      	bls.n	80162ca <__ascii_wctomb+0x14>
 80162c0:	228a      	movs	r2, #138	@ 0x8a
 80162c2:	601a      	str	r2, [r3, #0]
 80162c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80162c8:	4770      	bx	lr
 80162ca:	700a      	strb	r2, [r1, #0]
 80162cc:	2001      	movs	r0, #1
 80162ce:	4770      	bx	lr

080162d0 <fiprintf>:
 80162d0:	b40e      	push	{r1, r2, r3}
 80162d2:	b503      	push	{r0, r1, lr}
 80162d4:	4601      	mov	r1, r0
 80162d6:	ab03      	add	r3, sp, #12
 80162d8:	4805      	ldr	r0, [pc, #20]	@ (80162f0 <fiprintf+0x20>)
 80162da:	f853 2b04 	ldr.w	r2, [r3], #4
 80162de:	6800      	ldr	r0, [r0, #0]
 80162e0:	9301      	str	r3, [sp, #4]
 80162e2:	f000 f83f 	bl	8016364 <_vfiprintf_r>
 80162e6:	b002      	add	sp, #8
 80162e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80162ec:	b003      	add	sp, #12
 80162ee:	4770      	bx	lr
 80162f0:	24000164 	.word	0x24000164

080162f4 <abort>:
 80162f4:	b508      	push	{r3, lr}
 80162f6:	2006      	movs	r0, #6
 80162f8:	f000 fa08 	bl	801670c <raise>
 80162fc:	2001      	movs	r0, #1
 80162fe:	f7ee fc3b 	bl	8004b78 <_exit>

08016302 <_malloc_usable_size_r>:
 8016302:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016306:	1f18      	subs	r0, r3, #4
 8016308:	2b00      	cmp	r3, #0
 801630a:	bfbc      	itt	lt
 801630c:	580b      	ldrlt	r3, [r1, r0]
 801630e:	18c0      	addlt	r0, r0, r3
 8016310:	4770      	bx	lr

08016312 <__sfputc_r>:
 8016312:	6893      	ldr	r3, [r2, #8]
 8016314:	3b01      	subs	r3, #1
 8016316:	2b00      	cmp	r3, #0
 8016318:	b410      	push	{r4}
 801631a:	6093      	str	r3, [r2, #8]
 801631c:	da08      	bge.n	8016330 <__sfputc_r+0x1e>
 801631e:	6994      	ldr	r4, [r2, #24]
 8016320:	42a3      	cmp	r3, r4
 8016322:	db01      	blt.n	8016328 <__sfputc_r+0x16>
 8016324:	290a      	cmp	r1, #10
 8016326:	d103      	bne.n	8016330 <__sfputc_r+0x1e>
 8016328:	f85d 4b04 	ldr.w	r4, [sp], #4
 801632c:	f000 b932 	b.w	8016594 <__swbuf_r>
 8016330:	6813      	ldr	r3, [r2, #0]
 8016332:	1c58      	adds	r0, r3, #1
 8016334:	6010      	str	r0, [r2, #0]
 8016336:	7019      	strb	r1, [r3, #0]
 8016338:	4608      	mov	r0, r1
 801633a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801633e:	4770      	bx	lr

08016340 <__sfputs_r>:
 8016340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016342:	4606      	mov	r6, r0
 8016344:	460f      	mov	r7, r1
 8016346:	4614      	mov	r4, r2
 8016348:	18d5      	adds	r5, r2, r3
 801634a:	42ac      	cmp	r4, r5
 801634c:	d101      	bne.n	8016352 <__sfputs_r+0x12>
 801634e:	2000      	movs	r0, #0
 8016350:	e007      	b.n	8016362 <__sfputs_r+0x22>
 8016352:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016356:	463a      	mov	r2, r7
 8016358:	4630      	mov	r0, r6
 801635a:	f7ff ffda 	bl	8016312 <__sfputc_r>
 801635e:	1c43      	adds	r3, r0, #1
 8016360:	d1f3      	bne.n	801634a <__sfputs_r+0xa>
 8016362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016364 <_vfiprintf_r>:
 8016364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016368:	460d      	mov	r5, r1
 801636a:	b09d      	sub	sp, #116	@ 0x74
 801636c:	4614      	mov	r4, r2
 801636e:	4698      	mov	r8, r3
 8016370:	4606      	mov	r6, r0
 8016372:	b118      	cbz	r0, 801637c <_vfiprintf_r+0x18>
 8016374:	6a03      	ldr	r3, [r0, #32]
 8016376:	b90b      	cbnz	r3, 801637c <_vfiprintf_r+0x18>
 8016378:	f7fc ff32 	bl	80131e0 <__sinit>
 801637c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801637e:	07d9      	lsls	r1, r3, #31
 8016380:	d405      	bmi.n	801638e <_vfiprintf_r+0x2a>
 8016382:	89ab      	ldrh	r3, [r5, #12]
 8016384:	059a      	lsls	r2, r3, #22
 8016386:	d402      	bmi.n	801638e <_vfiprintf_r+0x2a>
 8016388:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801638a:	f7fd f888 	bl	801349e <__retarget_lock_acquire_recursive>
 801638e:	89ab      	ldrh	r3, [r5, #12]
 8016390:	071b      	lsls	r3, r3, #28
 8016392:	d501      	bpl.n	8016398 <_vfiprintf_r+0x34>
 8016394:	692b      	ldr	r3, [r5, #16]
 8016396:	b99b      	cbnz	r3, 80163c0 <_vfiprintf_r+0x5c>
 8016398:	4629      	mov	r1, r5
 801639a:	4630      	mov	r0, r6
 801639c:	f000 f938 	bl	8016610 <__swsetup_r>
 80163a0:	b170      	cbz	r0, 80163c0 <_vfiprintf_r+0x5c>
 80163a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80163a4:	07dc      	lsls	r4, r3, #31
 80163a6:	d504      	bpl.n	80163b2 <_vfiprintf_r+0x4e>
 80163a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80163ac:	b01d      	add	sp, #116	@ 0x74
 80163ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163b2:	89ab      	ldrh	r3, [r5, #12]
 80163b4:	0598      	lsls	r0, r3, #22
 80163b6:	d4f7      	bmi.n	80163a8 <_vfiprintf_r+0x44>
 80163b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80163ba:	f7fd f871 	bl	80134a0 <__retarget_lock_release_recursive>
 80163be:	e7f3      	b.n	80163a8 <_vfiprintf_r+0x44>
 80163c0:	2300      	movs	r3, #0
 80163c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80163c4:	2320      	movs	r3, #32
 80163c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80163ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80163ce:	2330      	movs	r3, #48	@ 0x30
 80163d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016580 <_vfiprintf_r+0x21c>
 80163d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80163d8:	f04f 0901 	mov.w	r9, #1
 80163dc:	4623      	mov	r3, r4
 80163de:	469a      	mov	sl, r3
 80163e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80163e4:	b10a      	cbz	r2, 80163ea <_vfiprintf_r+0x86>
 80163e6:	2a25      	cmp	r2, #37	@ 0x25
 80163e8:	d1f9      	bne.n	80163de <_vfiprintf_r+0x7a>
 80163ea:	ebba 0b04 	subs.w	fp, sl, r4
 80163ee:	d00b      	beq.n	8016408 <_vfiprintf_r+0xa4>
 80163f0:	465b      	mov	r3, fp
 80163f2:	4622      	mov	r2, r4
 80163f4:	4629      	mov	r1, r5
 80163f6:	4630      	mov	r0, r6
 80163f8:	f7ff ffa2 	bl	8016340 <__sfputs_r>
 80163fc:	3001      	adds	r0, #1
 80163fe:	f000 80a7 	beq.w	8016550 <_vfiprintf_r+0x1ec>
 8016402:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016404:	445a      	add	r2, fp
 8016406:	9209      	str	r2, [sp, #36]	@ 0x24
 8016408:	f89a 3000 	ldrb.w	r3, [sl]
 801640c:	2b00      	cmp	r3, #0
 801640e:	f000 809f 	beq.w	8016550 <_vfiprintf_r+0x1ec>
 8016412:	2300      	movs	r3, #0
 8016414:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016418:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801641c:	f10a 0a01 	add.w	sl, sl, #1
 8016420:	9304      	str	r3, [sp, #16]
 8016422:	9307      	str	r3, [sp, #28]
 8016424:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016428:	931a      	str	r3, [sp, #104]	@ 0x68
 801642a:	4654      	mov	r4, sl
 801642c:	2205      	movs	r2, #5
 801642e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016432:	4853      	ldr	r0, [pc, #332]	@ (8016580 <_vfiprintf_r+0x21c>)
 8016434:	f7e9 ff6c 	bl	8000310 <memchr>
 8016438:	9a04      	ldr	r2, [sp, #16]
 801643a:	b9d8      	cbnz	r0, 8016474 <_vfiprintf_r+0x110>
 801643c:	06d1      	lsls	r1, r2, #27
 801643e:	bf44      	itt	mi
 8016440:	2320      	movmi	r3, #32
 8016442:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016446:	0713      	lsls	r3, r2, #28
 8016448:	bf44      	itt	mi
 801644a:	232b      	movmi	r3, #43	@ 0x2b
 801644c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016450:	f89a 3000 	ldrb.w	r3, [sl]
 8016454:	2b2a      	cmp	r3, #42	@ 0x2a
 8016456:	d015      	beq.n	8016484 <_vfiprintf_r+0x120>
 8016458:	9a07      	ldr	r2, [sp, #28]
 801645a:	4654      	mov	r4, sl
 801645c:	2000      	movs	r0, #0
 801645e:	f04f 0c0a 	mov.w	ip, #10
 8016462:	4621      	mov	r1, r4
 8016464:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016468:	3b30      	subs	r3, #48	@ 0x30
 801646a:	2b09      	cmp	r3, #9
 801646c:	d94b      	bls.n	8016506 <_vfiprintf_r+0x1a2>
 801646e:	b1b0      	cbz	r0, 801649e <_vfiprintf_r+0x13a>
 8016470:	9207      	str	r2, [sp, #28]
 8016472:	e014      	b.n	801649e <_vfiprintf_r+0x13a>
 8016474:	eba0 0308 	sub.w	r3, r0, r8
 8016478:	fa09 f303 	lsl.w	r3, r9, r3
 801647c:	4313      	orrs	r3, r2
 801647e:	9304      	str	r3, [sp, #16]
 8016480:	46a2      	mov	sl, r4
 8016482:	e7d2      	b.n	801642a <_vfiprintf_r+0xc6>
 8016484:	9b03      	ldr	r3, [sp, #12]
 8016486:	1d19      	adds	r1, r3, #4
 8016488:	681b      	ldr	r3, [r3, #0]
 801648a:	9103      	str	r1, [sp, #12]
 801648c:	2b00      	cmp	r3, #0
 801648e:	bfbb      	ittet	lt
 8016490:	425b      	neglt	r3, r3
 8016492:	f042 0202 	orrlt.w	r2, r2, #2
 8016496:	9307      	strge	r3, [sp, #28]
 8016498:	9307      	strlt	r3, [sp, #28]
 801649a:	bfb8      	it	lt
 801649c:	9204      	strlt	r2, [sp, #16]
 801649e:	7823      	ldrb	r3, [r4, #0]
 80164a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80164a2:	d10a      	bne.n	80164ba <_vfiprintf_r+0x156>
 80164a4:	7863      	ldrb	r3, [r4, #1]
 80164a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80164a8:	d132      	bne.n	8016510 <_vfiprintf_r+0x1ac>
 80164aa:	9b03      	ldr	r3, [sp, #12]
 80164ac:	1d1a      	adds	r2, r3, #4
 80164ae:	681b      	ldr	r3, [r3, #0]
 80164b0:	9203      	str	r2, [sp, #12]
 80164b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80164b6:	3402      	adds	r4, #2
 80164b8:	9305      	str	r3, [sp, #20]
 80164ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016590 <_vfiprintf_r+0x22c>
 80164be:	7821      	ldrb	r1, [r4, #0]
 80164c0:	2203      	movs	r2, #3
 80164c2:	4650      	mov	r0, sl
 80164c4:	f7e9 ff24 	bl	8000310 <memchr>
 80164c8:	b138      	cbz	r0, 80164da <_vfiprintf_r+0x176>
 80164ca:	9b04      	ldr	r3, [sp, #16]
 80164cc:	eba0 000a 	sub.w	r0, r0, sl
 80164d0:	2240      	movs	r2, #64	@ 0x40
 80164d2:	4082      	lsls	r2, r0
 80164d4:	4313      	orrs	r3, r2
 80164d6:	3401      	adds	r4, #1
 80164d8:	9304      	str	r3, [sp, #16]
 80164da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80164de:	4829      	ldr	r0, [pc, #164]	@ (8016584 <_vfiprintf_r+0x220>)
 80164e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80164e4:	2206      	movs	r2, #6
 80164e6:	f7e9 ff13 	bl	8000310 <memchr>
 80164ea:	2800      	cmp	r0, #0
 80164ec:	d03f      	beq.n	801656e <_vfiprintf_r+0x20a>
 80164ee:	4b26      	ldr	r3, [pc, #152]	@ (8016588 <_vfiprintf_r+0x224>)
 80164f0:	bb1b      	cbnz	r3, 801653a <_vfiprintf_r+0x1d6>
 80164f2:	9b03      	ldr	r3, [sp, #12]
 80164f4:	3307      	adds	r3, #7
 80164f6:	f023 0307 	bic.w	r3, r3, #7
 80164fa:	3308      	adds	r3, #8
 80164fc:	9303      	str	r3, [sp, #12]
 80164fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016500:	443b      	add	r3, r7
 8016502:	9309      	str	r3, [sp, #36]	@ 0x24
 8016504:	e76a      	b.n	80163dc <_vfiprintf_r+0x78>
 8016506:	fb0c 3202 	mla	r2, ip, r2, r3
 801650a:	460c      	mov	r4, r1
 801650c:	2001      	movs	r0, #1
 801650e:	e7a8      	b.n	8016462 <_vfiprintf_r+0xfe>
 8016510:	2300      	movs	r3, #0
 8016512:	3401      	adds	r4, #1
 8016514:	9305      	str	r3, [sp, #20]
 8016516:	4619      	mov	r1, r3
 8016518:	f04f 0c0a 	mov.w	ip, #10
 801651c:	4620      	mov	r0, r4
 801651e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016522:	3a30      	subs	r2, #48	@ 0x30
 8016524:	2a09      	cmp	r2, #9
 8016526:	d903      	bls.n	8016530 <_vfiprintf_r+0x1cc>
 8016528:	2b00      	cmp	r3, #0
 801652a:	d0c6      	beq.n	80164ba <_vfiprintf_r+0x156>
 801652c:	9105      	str	r1, [sp, #20]
 801652e:	e7c4      	b.n	80164ba <_vfiprintf_r+0x156>
 8016530:	fb0c 2101 	mla	r1, ip, r1, r2
 8016534:	4604      	mov	r4, r0
 8016536:	2301      	movs	r3, #1
 8016538:	e7f0      	b.n	801651c <_vfiprintf_r+0x1b8>
 801653a:	ab03      	add	r3, sp, #12
 801653c:	9300      	str	r3, [sp, #0]
 801653e:	462a      	mov	r2, r5
 8016540:	4b12      	ldr	r3, [pc, #72]	@ (801658c <_vfiprintf_r+0x228>)
 8016542:	a904      	add	r1, sp, #16
 8016544:	4630      	mov	r0, r6
 8016546:	f7fc f813 	bl	8012570 <_printf_float>
 801654a:	4607      	mov	r7, r0
 801654c:	1c78      	adds	r0, r7, #1
 801654e:	d1d6      	bne.n	80164fe <_vfiprintf_r+0x19a>
 8016550:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016552:	07d9      	lsls	r1, r3, #31
 8016554:	d405      	bmi.n	8016562 <_vfiprintf_r+0x1fe>
 8016556:	89ab      	ldrh	r3, [r5, #12]
 8016558:	059a      	lsls	r2, r3, #22
 801655a:	d402      	bmi.n	8016562 <_vfiprintf_r+0x1fe>
 801655c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801655e:	f7fc ff9f 	bl	80134a0 <__retarget_lock_release_recursive>
 8016562:	89ab      	ldrh	r3, [r5, #12]
 8016564:	065b      	lsls	r3, r3, #25
 8016566:	f53f af1f 	bmi.w	80163a8 <_vfiprintf_r+0x44>
 801656a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801656c:	e71e      	b.n	80163ac <_vfiprintf_r+0x48>
 801656e:	ab03      	add	r3, sp, #12
 8016570:	9300      	str	r3, [sp, #0]
 8016572:	462a      	mov	r2, r5
 8016574:	4b05      	ldr	r3, [pc, #20]	@ (801658c <_vfiprintf_r+0x228>)
 8016576:	a904      	add	r1, sp, #16
 8016578:	4630      	mov	r0, r6
 801657a:	f7fc fa81 	bl	8012a80 <_printf_i>
 801657e:	e7e4      	b.n	801654a <_vfiprintf_r+0x1e6>
 8016580:	08016acd 	.word	0x08016acd
 8016584:	08016ad7 	.word	0x08016ad7
 8016588:	08012571 	.word	0x08012571
 801658c:	08016341 	.word	0x08016341
 8016590:	08016ad3 	.word	0x08016ad3

08016594 <__swbuf_r>:
 8016594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016596:	460e      	mov	r6, r1
 8016598:	4614      	mov	r4, r2
 801659a:	4605      	mov	r5, r0
 801659c:	b118      	cbz	r0, 80165a6 <__swbuf_r+0x12>
 801659e:	6a03      	ldr	r3, [r0, #32]
 80165a0:	b90b      	cbnz	r3, 80165a6 <__swbuf_r+0x12>
 80165a2:	f7fc fe1d 	bl	80131e0 <__sinit>
 80165a6:	69a3      	ldr	r3, [r4, #24]
 80165a8:	60a3      	str	r3, [r4, #8]
 80165aa:	89a3      	ldrh	r3, [r4, #12]
 80165ac:	071a      	lsls	r2, r3, #28
 80165ae:	d501      	bpl.n	80165b4 <__swbuf_r+0x20>
 80165b0:	6923      	ldr	r3, [r4, #16]
 80165b2:	b943      	cbnz	r3, 80165c6 <__swbuf_r+0x32>
 80165b4:	4621      	mov	r1, r4
 80165b6:	4628      	mov	r0, r5
 80165b8:	f000 f82a 	bl	8016610 <__swsetup_r>
 80165bc:	b118      	cbz	r0, 80165c6 <__swbuf_r+0x32>
 80165be:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80165c2:	4638      	mov	r0, r7
 80165c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80165c6:	6823      	ldr	r3, [r4, #0]
 80165c8:	6922      	ldr	r2, [r4, #16]
 80165ca:	1a98      	subs	r0, r3, r2
 80165cc:	6963      	ldr	r3, [r4, #20]
 80165ce:	b2f6      	uxtb	r6, r6
 80165d0:	4283      	cmp	r3, r0
 80165d2:	4637      	mov	r7, r6
 80165d4:	dc05      	bgt.n	80165e2 <__swbuf_r+0x4e>
 80165d6:	4621      	mov	r1, r4
 80165d8:	4628      	mov	r0, r5
 80165da:	f7ff fa65 	bl	8015aa8 <_fflush_r>
 80165de:	2800      	cmp	r0, #0
 80165e0:	d1ed      	bne.n	80165be <__swbuf_r+0x2a>
 80165e2:	68a3      	ldr	r3, [r4, #8]
 80165e4:	3b01      	subs	r3, #1
 80165e6:	60a3      	str	r3, [r4, #8]
 80165e8:	6823      	ldr	r3, [r4, #0]
 80165ea:	1c5a      	adds	r2, r3, #1
 80165ec:	6022      	str	r2, [r4, #0]
 80165ee:	701e      	strb	r6, [r3, #0]
 80165f0:	6962      	ldr	r2, [r4, #20]
 80165f2:	1c43      	adds	r3, r0, #1
 80165f4:	429a      	cmp	r2, r3
 80165f6:	d004      	beq.n	8016602 <__swbuf_r+0x6e>
 80165f8:	89a3      	ldrh	r3, [r4, #12]
 80165fa:	07db      	lsls	r3, r3, #31
 80165fc:	d5e1      	bpl.n	80165c2 <__swbuf_r+0x2e>
 80165fe:	2e0a      	cmp	r6, #10
 8016600:	d1df      	bne.n	80165c2 <__swbuf_r+0x2e>
 8016602:	4621      	mov	r1, r4
 8016604:	4628      	mov	r0, r5
 8016606:	f7ff fa4f 	bl	8015aa8 <_fflush_r>
 801660a:	2800      	cmp	r0, #0
 801660c:	d0d9      	beq.n	80165c2 <__swbuf_r+0x2e>
 801660e:	e7d6      	b.n	80165be <__swbuf_r+0x2a>

08016610 <__swsetup_r>:
 8016610:	b538      	push	{r3, r4, r5, lr}
 8016612:	4b29      	ldr	r3, [pc, #164]	@ (80166b8 <__swsetup_r+0xa8>)
 8016614:	4605      	mov	r5, r0
 8016616:	6818      	ldr	r0, [r3, #0]
 8016618:	460c      	mov	r4, r1
 801661a:	b118      	cbz	r0, 8016624 <__swsetup_r+0x14>
 801661c:	6a03      	ldr	r3, [r0, #32]
 801661e:	b90b      	cbnz	r3, 8016624 <__swsetup_r+0x14>
 8016620:	f7fc fdde 	bl	80131e0 <__sinit>
 8016624:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016628:	0719      	lsls	r1, r3, #28
 801662a:	d422      	bmi.n	8016672 <__swsetup_r+0x62>
 801662c:	06da      	lsls	r2, r3, #27
 801662e:	d407      	bmi.n	8016640 <__swsetup_r+0x30>
 8016630:	2209      	movs	r2, #9
 8016632:	602a      	str	r2, [r5, #0]
 8016634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016638:	81a3      	strh	r3, [r4, #12]
 801663a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801663e:	e033      	b.n	80166a8 <__swsetup_r+0x98>
 8016640:	0758      	lsls	r0, r3, #29
 8016642:	d512      	bpl.n	801666a <__swsetup_r+0x5a>
 8016644:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016646:	b141      	cbz	r1, 801665a <__swsetup_r+0x4a>
 8016648:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801664c:	4299      	cmp	r1, r3
 801664e:	d002      	beq.n	8016656 <__swsetup_r+0x46>
 8016650:	4628      	mov	r0, r5
 8016652:	f7fd fd23 	bl	801409c <_free_r>
 8016656:	2300      	movs	r3, #0
 8016658:	6363      	str	r3, [r4, #52]	@ 0x34
 801665a:	89a3      	ldrh	r3, [r4, #12]
 801665c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016660:	81a3      	strh	r3, [r4, #12]
 8016662:	2300      	movs	r3, #0
 8016664:	6063      	str	r3, [r4, #4]
 8016666:	6923      	ldr	r3, [r4, #16]
 8016668:	6023      	str	r3, [r4, #0]
 801666a:	89a3      	ldrh	r3, [r4, #12]
 801666c:	f043 0308 	orr.w	r3, r3, #8
 8016670:	81a3      	strh	r3, [r4, #12]
 8016672:	6923      	ldr	r3, [r4, #16]
 8016674:	b94b      	cbnz	r3, 801668a <__swsetup_r+0x7a>
 8016676:	89a3      	ldrh	r3, [r4, #12]
 8016678:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801667c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016680:	d003      	beq.n	801668a <__swsetup_r+0x7a>
 8016682:	4621      	mov	r1, r4
 8016684:	4628      	mov	r0, r5
 8016686:	f000 f883 	bl	8016790 <__smakebuf_r>
 801668a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801668e:	f013 0201 	ands.w	r2, r3, #1
 8016692:	d00a      	beq.n	80166aa <__swsetup_r+0x9a>
 8016694:	2200      	movs	r2, #0
 8016696:	60a2      	str	r2, [r4, #8]
 8016698:	6962      	ldr	r2, [r4, #20]
 801669a:	4252      	negs	r2, r2
 801669c:	61a2      	str	r2, [r4, #24]
 801669e:	6922      	ldr	r2, [r4, #16]
 80166a0:	b942      	cbnz	r2, 80166b4 <__swsetup_r+0xa4>
 80166a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80166a6:	d1c5      	bne.n	8016634 <__swsetup_r+0x24>
 80166a8:	bd38      	pop	{r3, r4, r5, pc}
 80166aa:	0799      	lsls	r1, r3, #30
 80166ac:	bf58      	it	pl
 80166ae:	6962      	ldrpl	r2, [r4, #20]
 80166b0:	60a2      	str	r2, [r4, #8]
 80166b2:	e7f4      	b.n	801669e <__swsetup_r+0x8e>
 80166b4:	2000      	movs	r0, #0
 80166b6:	e7f7      	b.n	80166a8 <__swsetup_r+0x98>
 80166b8:	24000164 	.word	0x24000164

080166bc <_raise_r>:
 80166bc:	291f      	cmp	r1, #31
 80166be:	b538      	push	{r3, r4, r5, lr}
 80166c0:	4605      	mov	r5, r0
 80166c2:	460c      	mov	r4, r1
 80166c4:	d904      	bls.n	80166d0 <_raise_r+0x14>
 80166c6:	2316      	movs	r3, #22
 80166c8:	6003      	str	r3, [r0, #0]
 80166ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80166ce:	bd38      	pop	{r3, r4, r5, pc}
 80166d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80166d2:	b112      	cbz	r2, 80166da <_raise_r+0x1e>
 80166d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80166d8:	b94b      	cbnz	r3, 80166ee <_raise_r+0x32>
 80166da:	4628      	mov	r0, r5
 80166dc:	f000 f830 	bl	8016740 <_getpid_r>
 80166e0:	4622      	mov	r2, r4
 80166e2:	4601      	mov	r1, r0
 80166e4:	4628      	mov	r0, r5
 80166e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80166ea:	f000 b817 	b.w	801671c <_kill_r>
 80166ee:	2b01      	cmp	r3, #1
 80166f0:	d00a      	beq.n	8016708 <_raise_r+0x4c>
 80166f2:	1c59      	adds	r1, r3, #1
 80166f4:	d103      	bne.n	80166fe <_raise_r+0x42>
 80166f6:	2316      	movs	r3, #22
 80166f8:	6003      	str	r3, [r0, #0]
 80166fa:	2001      	movs	r0, #1
 80166fc:	e7e7      	b.n	80166ce <_raise_r+0x12>
 80166fe:	2100      	movs	r1, #0
 8016700:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016704:	4620      	mov	r0, r4
 8016706:	4798      	blx	r3
 8016708:	2000      	movs	r0, #0
 801670a:	e7e0      	b.n	80166ce <_raise_r+0x12>

0801670c <raise>:
 801670c:	4b02      	ldr	r3, [pc, #8]	@ (8016718 <raise+0xc>)
 801670e:	4601      	mov	r1, r0
 8016710:	6818      	ldr	r0, [r3, #0]
 8016712:	f7ff bfd3 	b.w	80166bc <_raise_r>
 8016716:	bf00      	nop
 8016718:	24000164 	.word	0x24000164

0801671c <_kill_r>:
 801671c:	b538      	push	{r3, r4, r5, lr}
 801671e:	4d07      	ldr	r5, [pc, #28]	@ (801673c <_kill_r+0x20>)
 8016720:	2300      	movs	r3, #0
 8016722:	4604      	mov	r4, r0
 8016724:	4608      	mov	r0, r1
 8016726:	4611      	mov	r1, r2
 8016728:	602b      	str	r3, [r5, #0]
 801672a:	f7ee fa15 	bl	8004b58 <_kill>
 801672e:	1c43      	adds	r3, r0, #1
 8016730:	d102      	bne.n	8016738 <_kill_r+0x1c>
 8016732:	682b      	ldr	r3, [r5, #0]
 8016734:	b103      	cbz	r3, 8016738 <_kill_r+0x1c>
 8016736:	6023      	str	r3, [r4, #0]
 8016738:	bd38      	pop	{r3, r4, r5, pc}
 801673a:	bf00      	nop
 801673c:	2402a564 	.word	0x2402a564

08016740 <_getpid_r>:
 8016740:	f7ee ba02 	b.w	8004b48 <_getpid>

08016744 <__swhatbuf_r>:
 8016744:	b570      	push	{r4, r5, r6, lr}
 8016746:	460c      	mov	r4, r1
 8016748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801674c:	2900      	cmp	r1, #0
 801674e:	b096      	sub	sp, #88	@ 0x58
 8016750:	4615      	mov	r5, r2
 8016752:	461e      	mov	r6, r3
 8016754:	da0d      	bge.n	8016772 <__swhatbuf_r+0x2e>
 8016756:	89a3      	ldrh	r3, [r4, #12]
 8016758:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801675c:	f04f 0100 	mov.w	r1, #0
 8016760:	bf14      	ite	ne
 8016762:	2340      	movne	r3, #64	@ 0x40
 8016764:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016768:	2000      	movs	r0, #0
 801676a:	6031      	str	r1, [r6, #0]
 801676c:	602b      	str	r3, [r5, #0]
 801676e:	b016      	add	sp, #88	@ 0x58
 8016770:	bd70      	pop	{r4, r5, r6, pc}
 8016772:	466a      	mov	r2, sp
 8016774:	f000 f848 	bl	8016808 <_fstat_r>
 8016778:	2800      	cmp	r0, #0
 801677a:	dbec      	blt.n	8016756 <__swhatbuf_r+0x12>
 801677c:	9901      	ldr	r1, [sp, #4]
 801677e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016782:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8016786:	4259      	negs	r1, r3
 8016788:	4159      	adcs	r1, r3
 801678a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801678e:	e7eb      	b.n	8016768 <__swhatbuf_r+0x24>

08016790 <__smakebuf_r>:
 8016790:	898b      	ldrh	r3, [r1, #12]
 8016792:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016794:	079d      	lsls	r5, r3, #30
 8016796:	4606      	mov	r6, r0
 8016798:	460c      	mov	r4, r1
 801679a:	d507      	bpl.n	80167ac <__smakebuf_r+0x1c>
 801679c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80167a0:	6023      	str	r3, [r4, #0]
 80167a2:	6123      	str	r3, [r4, #16]
 80167a4:	2301      	movs	r3, #1
 80167a6:	6163      	str	r3, [r4, #20]
 80167a8:	b003      	add	sp, #12
 80167aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80167ac:	ab01      	add	r3, sp, #4
 80167ae:	466a      	mov	r2, sp
 80167b0:	f7ff ffc8 	bl	8016744 <__swhatbuf_r>
 80167b4:	9f00      	ldr	r7, [sp, #0]
 80167b6:	4605      	mov	r5, r0
 80167b8:	4639      	mov	r1, r7
 80167ba:	4630      	mov	r0, r6
 80167bc:	f7fb fdbe 	bl	801233c <_malloc_r>
 80167c0:	b948      	cbnz	r0, 80167d6 <__smakebuf_r+0x46>
 80167c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80167c6:	059a      	lsls	r2, r3, #22
 80167c8:	d4ee      	bmi.n	80167a8 <__smakebuf_r+0x18>
 80167ca:	f023 0303 	bic.w	r3, r3, #3
 80167ce:	f043 0302 	orr.w	r3, r3, #2
 80167d2:	81a3      	strh	r3, [r4, #12]
 80167d4:	e7e2      	b.n	801679c <__smakebuf_r+0xc>
 80167d6:	89a3      	ldrh	r3, [r4, #12]
 80167d8:	6020      	str	r0, [r4, #0]
 80167da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80167de:	81a3      	strh	r3, [r4, #12]
 80167e0:	9b01      	ldr	r3, [sp, #4]
 80167e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80167e6:	b15b      	cbz	r3, 8016800 <__smakebuf_r+0x70>
 80167e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80167ec:	4630      	mov	r0, r6
 80167ee:	f000 f81d 	bl	801682c <_isatty_r>
 80167f2:	b128      	cbz	r0, 8016800 <__smakebuf_r+0x70>
 80167f4:	89a3      	ldrh	r3, [r4, #12]
 80167f6:	f023 0303 	bic.w	r3, r3, #3
 80167fa:	f043 0301 	orr.w	r3, r3, #1
 80167fe:	81a3      	strh	r3, [r4, #12]
 8016800:	89a3      	ldrh	r3, [r4, #12]
 8016802:	431d      	orrs	r5, r3
 8016804:	81a5      	strh	r5, [r4, #12]
 8016806:	e7cf      	b.n	80167a8 <__smakebuf_r+0x18>

08016808 <_fstat_r>:
 8016808:	b538      	push	{r3, r4, r5, lr}
 801680a:	4d07      	ldr	r5, [pc, #28]	@ (8016828 <_fstat_r+0x20>)
 801680c:	2300      	movs	r3, #0
 801680e:	4604      	mov	r4, r0
 8016810:	4608      	mov	r0, r1
 8016812:	4611      	mov	r1, r2
 8016814:	602b      	str	r3, [r5, #0]
 8016816:	f7ee f9e3 	bl	8004be0 <_fstat>
 801681a:	1c43      	adds	r3, r0, #1
 801681c:	d102      	bne.n	8016824 <_fstat_r+0x1c>
 801681e:	682b      	ldr	r3, [r5, #0]
 8016820:	b103      	cbz	r3, 8016824 <_fstat_r+0x1c>
 8016822:	6023      	str	r3, [r4, #0]
 8016824:	bd38      	pop	{r3, r4, r5, pc}
 8016826:	bf00      	nop
 8016828:	2402a564 	.word	0x2402a564

0801682c <_isatty_r>:
 801682c:	b538      	push	{r3, r4, r5, lr}
 801682e:	4d06      	ldr	r5, [pc, #24]	@ (8016848 <_isatty_r+0x1c>)
 8016830:	2300      	movs	r3, #0
 8016832:	4604      	mov	r4, r0
 8016834:	4608      	mov	r0, r1
 8016836:	602b      	str	r3, [r5, #0]
 8016838:	f7ee f9e2 	bl	8004c00 <_isatty>
 801683c:	1c43      	adds	r3, r0, #1
 801683e:	d102      	bne.n	8016846 <_isatty_r+0x1a>
 8016840:	682b      	ldr	r3, [r5, #0]
 8016842:	b103      	cbz	r3, 8016846 <_isatty_r+0x1a>
 8016844:	6023      	str	r3, [r4, #0]
 8016846:	bd38      	pop	{r3, r4, r5, pc}
 8016848:	2402a564 	.word	0x2402a564
 801684c:	00000000 	.word	0x00000000

08016850 <floor>:
 8016850:	ee10 3a90 	vmov	r3, s1
 8016854:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8016858:	ee10 2a10 	vmov	r2, s0
 801685c:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8016860:	2913      	cmp	r1, #19
 8016862:	b530      	push	{r4, r5, lr}
 8016864:	4615      	mov	r5, r2
 8016866:	dc33      	bgt.n	80168d0 <floor+0x80>
 8016868:	2900      	cmp	r1, #0
 801686a:	da18      	bge.n	801689e <floor+0x4e>
 801686c:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 8016930 <floor+0xe0>
 8016870:	ee30 0b07 	vadd.f64	d0, d0, d7
 8016874:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8016878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801687c:	dd0a      	ble.n	8016894 <floor+0x44>
 801687e:	2b00      	cmp	r3, #0
 8016880:	da50      	bge.n	8016924 <floor+0xd4>
 8016882:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8016886:	4313      	orrs	r3, r2
 8016888:	2200      	movs	r2, #0
 801688a:	4293      	cmp	r3, r2
 801688c:	4b2a      	ldr	r3, [pc, #168]	@ (8016938 <floor+0xe8>)
 801688e:	bf08      	it	eq
 8016890:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8016894:	4619      	mov	r1, r3
 8016896:	4610      	mov	r0, r2
 8016898:	ec41 0b10 	vmov	d0, r0, r1
 801689c:	e01f      	b.n	80168de <floor+0x8e>
 801689e:	4827      	ldr	r0, [pc, #156]	@ (801693c <floor+0xec>)
 80168a0:	4108      	asrs	r0, r1
 80168a2:	ea03 0400 	and.w	r4, r3, r0
 80168a6:	4314      	orrs	r4, r2
 80168a8:	d019      	beq.n	80168de <floor+0x8e>
 80168aa:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8016930 <floor+0xe0>
 80168ae:	ee30 0b07 	vadd.f64	d0, d0, d7
 80168b2:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80168b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80168ba:	ddeb      	ble.n	8016894 <floor+0x44>
 80168bc:	2b00      	cmp	r3, #0
 80168be:	bfbe      	ittt	lt
 80168c0:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 80168c4:	410a      	asrlt	r2, r1
 80168c6:	189b      	addlt	r3, r3, r2
 80168c8:	ea23 0300 	bic.w	r3, r3, r0
 80168cc:	2200      	movs	r2, #0
 80168ce:	e7e1      	b.n	8016894 <floor+0x44>
 80168d0:	2933      	cmp	r1, #51	@ 0x33
 80168d2:	dd05      	ble.n	80168e0 <floor+0x90>
 80168d4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80168d8:	d101      	bne.n	80168de <floor+0x8e>
 80168da:	ee30 0b00 	vadd.f64	d0, d0, d0
 80168de:	bd30      	pop	{r4, r5, pc}
 80168e0:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 80168e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80168e8:	40e0      	lsrs	r0, r4
 80168ea:	4210      	tst	r0, r2
 80168ec:	d0f7      	beq.n	80168de <floor+0x8e>
 80168ee:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8016930 <floor+0xe0>
 80168f2:	ee30 0b07 	vadd.f64	d0, d0, d7
 80168f6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80168fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80168fe:	ddc9      	ble.n	8016894 <floor+0x44>
 8016900:	2b00      	cmp	r3, #0
 8016902:	da02      	bge.n	801690a <floor+0xba>
 8016904:	2914      	cmp	r1, #20
 8016906:	d103      	bne.n	8016910 <floor+0xc0>
 8016908:	3301      	adds	r3, #1
 801690a:	ea22 0200 	bic.w	r2, r2, r0
 801690e:	e7c1      	b.n	8016894 <floor+0x44>
 8016910:	2401      	movs	r4, #1
 8016912:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 8016916:	fa04 f101 	lsl.w	r1, r4, r1
 801691a:	440a      	add	r2, r1
 801691c:	42aa      	cmp	r2, r5
 801691e:	bf38      	it	cc
 8016920:	191b      	addcc	r3, r3, r4
 8016922:	e7f2      	b.n	801690a <floor+0xba>
 8016924:	2200      	movs	r2, #0
 8016926:	4613      	mov	r3, r2
 8016928:	e7b4      	b.n	8016894 <floor+0x44>
 801692a:	bf00      	nop
 801692c:	f3af 8000 	nop.w
 8016930:	8800759c 	.word	0x8800759c
 8016934:	7e37e43c 	.word	0x7e37e43c
 8016938:	bff00000 	.word	0xbff00000
 801693c:	000fffff 	.word	0x000fffff

08016940 <_init>:
 8016940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016942:	bf00      	nop
 8016944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016946:	bc08      	pop	{r3}
 8016948:	469e      	mov	lr, r3
 801694a:	4770      	bx	lr

0801694c <_fini>:
 801694c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801694e:	bf00      	nop
 8016950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016952:	bc08      	pop	{r3}
 8016954:	469e      	mov	lr, r3
 8016956:	4770      	bx	lr
