<?xml version="1.0" ?>
<RadiantModule architecture="LIFCL" date="2020 08 21 14:46:53" device="LIFCL-40" generator="ipgen" library="module" module="ram_dp" name="out_line_ram_dp" package="QFN72" source_format="Verilog" speed="9_High-Performance_1.0V" vendor="latticesemi.com" version="1.1.1">
 <Package>
  <File modified="2020 08 21 14:46:53" name="rtl/out_line_ram_dp_bb.v" type="black_box_verilog"/>
  <File modified="2020 08 21 14:46:53" name="out_line_ram_dp.cfg" type="cfg"/>
  <File modified="2020 08 21 14:46:53" name="misc/out_line_ram_dp_tmpl.v" type="template_verilog"/>
  <File modified="2020 08 21 14:46:53" name="misc/out_line_ram_dp_tmpl.vhd" type="template_vhdl"/>
  <File modified="2020 08 21 14:46:53" name="rtl/out_line_ram_dp.v" type="top_level_verilog"/>
  <File modified="2020 08 21 14:46:53" name="constraints/out_line_ram_dp.ldc" type="timing_constraints"/>
  <File modified="2020 08 21 14:46:53" name="testbench/dut_params.v" type="dependency_file"/>
  <File modified="2020 08 21 14:46:53" name="testbench/dut_inst.v" type="dependency_file"/>
  <File modified="2020 08 21 14:46:53" name="component.xml" type="IP-XACT_component"/>
  <File modified="2020 08 21 14:46:53" name="design.xml" type="IP-XACT_design"/>
  <File modified="2020 03 30 19:50:37" name="testbench/tb_top.v" type="testbench_verilog"/>
 </Package>
</RadiantModule>
