# Efinity Interface Configuration
# Version: 2023.2.307.2.17
# Date: 2024-05-29 00:31
#
# Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.
#
# Device: T20Q144
# Package: 144-pin QFP (final)
# Project: scope_test_v2
# Configuration mode: active (x1)
# Timing Model: C4 (final)


# Device setting
design.set_device_property("1A","VOLTAGE","3.3","IOBANK")
design.set_device_property("1B","VOLTAGE","3.3","IOBANK")
design.set_device_property("1C_1D","VOLTAGE","3.3","IOBANK")
design.set_device_property("1E","VOLTAGE","3.3","IOBANK")
design.set_device_property("3A","VOLTAGE","3.3","IOBANK")
design.set_device_property("3B_3C","VOLTAGE","3.3","IOBANK")
design.set_device_property("3D","VOLTAGE","3.3","IOBANK")
design.set_device_property("3E","VOLTAGE","3.3","IOBANK")
design.set_device_property("4A","VOLTAGE","3.3","IOBANK")
design.set_device_property("4B","VOLTAGE","3.3","IOBANK")
design.set_device_property("BR","VOLTAGE","1.2","IOBANK")
design.set_device_property("TL","VOLTAGE","1.2","IOBANK")
design.set_device_property("TR","VOLTAGE","1.2","IOBANK")
design.set_device_property("cfg","RECONFIG_EN","0","RU")

# Create instance
design.create_input_gpio("ADC_DDR",10,0)
design.create_output_gpio("sdram_A",12,0)
design.create_output_gpio("sdram_BA",1,0)
design.create_inout_gpio("sdram_DQ",15,0)
design.create_inout_gpio("ulpiDat",7,0)
design.create_output_gpio("sdram_CASb")
design.create_output_gpio("sdram_CKE")
design.create_output_gpio("sdram_CSb")
design.create_output_gpio("sdram_DQMH")
design.create_output_gpio("sdram_DQML")
design.create_output_gpio("sdram_RASb")
design.create_output_gpio("sdram_WEb")
design.create_output_gpio("sdram_clkout")
design.create_output_gpio("spiCSb")
design.create_input_gpio("spiMISO")
design.create_output_gpio("spiMOSI")
design.create_output_gpio("spiSClk")
design.create_input_gpio("ulpiDir")
design.create_input_gpio("ulpiNxt")
design.create_output_gpio("ulpiRstb")
design.create_inout_gpio("ulpiStp")
design.create_inout_gpio("i2cSDA")
design.create_inout_gpio("i2cSCL")
design.create_inout_gpio("gpioDat")
design.create_output_gpio("gpioDir")
design.create_output_gpio("adcSync")
design.create_output_gpio("adcSClk")
design.create_output_gpio("adcShdn")
design.create_inout_gpio("adcSDIO")
design.create_output_gpio("adcCSb")
design.create_output_gpio("pgaSClk")
design.create_output_gpio("pgaSDat")
design.create_output_gpio("pgaCSb",1,0)
design.create_output_gpio("led",12,0)
design.create_inout_gpio("expIO",1,0)
design.create_pll_input_clock_gpio("adcClk_inp")
design.create_pll_input_clock_gpio("ulpiClk_inp")
design.create_pll_input_clock_gpio("auxClk_inp")
design.create_block("adcPll","PLL")
design.create_block("ulpiPll","PLL")
design.create_block("auxPll","PLL")


# Set property, non-defaults
design.set_property("ADC_DDR","IN_REG","DDIO_RESYNC")
design.set_property("ADC_DDR","IN_CLK_PIN","adcClk")
design.set_property("sdram_A","OUT_REG","REG")
design.set_property("sdram_A","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_A","DRIVE_STRENGTH","4")
design.set_property("sdram_BA","OUT_REG","REG")
design.set_property("sdram_BA","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_BA","DRIVE_STRENGTH","4")
design.set_property("sdram_DQ","IN_REG","REG")
design.set_property("sdram_DQ","IN_CLK_PIN","sdram_smpl_clk")
design.set_property("sdram_DQ","OUT_REG","REG")
design.set_property("sdram_DQ","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_DQ","DRIVE_STRENGTH","4")
design.set_property("sdram_DQ","OE_REG","REG")
design.set_property("ulpiDat","DRIVE_STRENGTH","4")
design.set_property("sdram_CASb","OUT_REG","REG")
design.set_property("sdram_CASb","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_CASb","DRIVE_STRENGTH","4")
design.set_property("sdram_CKE","OUT_REG","REG")
design.set_property("sdram_CKE","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_CKE","DRIVE_STRENGTH","4")
design.set_property("sdram_CSb","OUT_REG","REG")
design.set_property("sdram_CSb","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_CSb","DRIVE_STRENGTH","4")
design.set_property("sdram_DQMH","OUT_REG","REG")
design.set_property("sdram_DQMH","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_DQMH","DRIVE_STRENGTH","4")
design.set_property("sdram_DQML","OUT_REG","REG")
design.set_property("sdram_DQML","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_DQML","DRIVE_STRENGTH","4")
design.set_property("sdram_RASb","OUT_REG","REG")
design.set_property("sdram_RASb","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_RASb","DRIVE_STRENGTH","4")
design.set_property("sdram_WEb","OUT_REG","REG")
design.set_property("sdram_WEb","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_WEb","DRIVE_STRENGTH","4")
design.set_property("sdram_clkout","OUT_REG","DDIO")
design.set_property("sdram_clkout","OUT_CLK_PIN","sdram_clk")
design.set_property("sdram_clkout","DRIVE_STRENGTH","4")
design.set_property("sdram_clkout","SLEW_RATE","1")
design.set_property("sdram_clkout","IS_OUTCLK_INVERTED","1")
design.set_property("ulpiStp","DRIVE_STRENGTH","4")
design.set_property("adcPll","CLKOUT0_EN","1","PLL")
design.set_property("adcPll","CLKOUT1_EN","0","PLL")
design.set_property("adcPll","CLKOUT2_EN","0","PLL")
design.set_property("adcPll","REFCLK_SOURCE","EXTERNAL","PLL")
design.set_property("adcPll","CLKOUT0_DIV","13","PLL")
design.set_property("adcPll","CLKOUT0_PHASE","0","PLL")
design.set_property("adcPll","CLKOUT0_PIN","adcClk","PLL")
design.set_property("adcPll","EXT_CLK","EXT_CLK1","PLL")
design.set_property("adcPll","LOCKED_PIN","adcPllLocked","PLL")
design.set_property("adcPll","M","2","PLL")
design.set_property("adcPll","N","2","PLL")
design.set_property("adcPll","O","2","PLL")
design.set_property("adcPll","REFCLK_FREQ","130.0","PLL")
design.set_property("adcPll","RSTN_PIN","","PLL")
design.set_property("adcPll","FEEDBACK_MODE","CORE","PLL")
design.set_property("adcPll","FEEDBACK_CLK","CLK0","PLL")
design.set_property("ulpiPll","CLKOUT0_EN","1","PLL")
design.set_property("ulpiPll","CLKOUT1_EN","1","PLL")
design.set_property("ulpiPll","CLKOUT2_EN","1","PLL")
design.set_property("ulpiPll","REFCLK_SOURCE","EXTERNAL","PLL")
design.set_property("ulpiPll","CLKOUT0_DIV","25","PLL")
design.set_property("ulpiPll","CLKOUT0_PHASE","0","PLL")
design.set_property("ulpiPll","CLKOUT0_PIN","ulpiClk","PLL")
design.set_property("ulpiPll","CLKOUT1_DIV","9","PLL")
design.set_property("ulpiPll","CLKOUT1_PHASE","0","PLL")
design.set_property("ulpiPll","CLKOUT1_PIN","sdram_smpl_clk","PLL")
design.set_property("ulpiPll","CLKOUT2_DIV","9","PLL")
design.set_property("ulpiPll","CLKOUT2_PHASE","0","PLL")
design.set_property("ulpiPll","CLKOUT2_PIN","sdram_clk","PLL")
design.set_property("ulpiPll","EXT_CLK","EXT_CLK0","PLL")
design.set_property("ulpiPll","LOCKED_PIN","ulpiPllLocked","PLL")
design.set_property("ulpiPll","M","2","PLL")
design.set_property("ulpiPll","N","2","PLL")
design.set_property("ulpiPll","O","2","PLL")
design.set_property("ulpiPll","REFCLK_FREQ","60.0","PLL")
design.set_property("ulpiPll","RSTN_PIN","","PLL")
design.set_property("ulpiPll","FEEDBACK_MODE","CORE","PLL")
design.set_property("ulpiPll","FEEDBACK_CLK","CLK0","PLL")

design.set_property("auxPll","CLKOUT0_EN","1","PLL")
design.set_property("auxPll","CLKOUT1_EN","0","PLL")
design.set_property("auxPll","CLKOUT2_EN","0","PLL")
design.set_property("auxPll","REFCLK_SOURCE","EXTERNAL","PLL")
design.set_property("auxPll","CLKOUT0_DIV","36","PLL")
design.set_property("auxPll","CLKOUT0_PHASE","0","PLL")
design.set_property("auxPll","CLKOUT0_PIN","auxClk","PLL")
design.set_property("auxPll","EXT_CLK","EXT_CLK0","PLL")
design.set_property("auxPll","LOCKED_PIN","auxPllLocked","PLL")
design.set_property("auxPll","M","2","PLL")
design.set_property("auxPll","N","1","PLL")
design.set_property("auxPll","O","2","PLL")
design.set_property("auxPll","REFCLK_FREQ","25.0","PLL")
design.set_property("auxPll","RSTN_PIN","","PLL")
design.set_property("auxPll","FEEDBACK_MODE","CORE","PLL")
design.set_property("auxPll","FEEDBACK_CLK","CLK0","PLL")

# Set resource assignment
design.assign_pkg_pin("ADC_DDR[1]","93")
design.assign_pkg_pin("ADC_DDR[2]","92")
design.assign_pkg_pin("ADC_DDR[3]","90")
design.assign_pkg_pin("ADC_DDR[4]","89")
design.assign_pkg_pin("ADC_DDR[5]","84")
design.assign_pkg_pin("ADC_DDR[6]","83")
design.assign_pkg_pin("ADC_DDR[7]","82")
design.assign_pkg_pin("ADC_DDR[8]","80")
design.assign_pkg_pin("ADC_DDR[9]","79")
design.assign_pkg_pin("ADC_DDR[10]","78")
design.assign_pkg_pin("ADC_DDR[0]","76")
design.assign_pkg_pin("sdram_A[0]","144")
design.assign_pkg_pin("sdram_A[1]","138")
design.assign_pkg_pin("sdram_A[2]","140")
design.assign_pkg_pin("sdram_A[3]","141")
design.assign_pkg_pin("sdram_A[4]","110")
design.assign_pkg_pin("sdram_A[5]","109")
design.assign_pkg_pin("sdram_A[6]","106")
design.assign_pkg_pin("sdram_A[7]","105")
design.assign_pkg_pin("sdram_A[8]","103")
design.assign_pkg_pin("sdram_A[9]","102")
design.assign_pkg_pin("sdram_A[10]","142")
design.assign_pkg_pin("sdram_A[11]","112")
design.assign_pkg_pin("sdram_A[12]","111")
design.assign_pkg_pin("sdram_BA[0]","4")
design.assign_pkg_pin("sdram_BA[1]","3")
design.assign_pkg_pin("sdram_DQ[0]","33")
design.assign_pkg_pin("sdram_DQ[1]","20")
design.assign_pkg_pin("sdram_DQ[2]","19")
design.assign_pkg_pin("sdram_DQ[3]","18")
design.assign_pkg_pin("sdram_DQ[4]","17")
design.assign_pkg_pin("sdram_DQ[5]","16")
design.assign_pkg_pin("sdram_DQ[6]","15")
design.assign_pkg_pin("sdram_DQ[7]","14")
design.assign_pkg_pin("sdram_DQ[8]","100")
design.assign_pkg_pin("sdram_DQ[9]","99")
design.assign_pkg_pin("sdram_DQ[10]","97")
design.assign_pkg_pin("sdram_DQ[11]","87")
design.assign_pkg_pin("sdram_DQ[12]","86")
design.assign_pkg_pin("sdram_DQ[13]","81")
design.assign_pkg_pin("sdram_DQ[14]","77")
design.assign_pkg_pin("sdram_DQ[15]","74")

design.assign_pkg_pin("ulpiDir","135")
design.assign_pkg_pin("ulpiClk_inp","132")
design.assign_pkg_pin("ulpiStp","136")
design.assign_pkg_pin("ulpiNxt","131")
design.assign_pkg_pin("ulpiDat[0]","123")
design.assign_pkg_pin("ulpiDat[1]","119")
design.assign_pkg_pin("ulpiDat[2]","118")
design.assign_pkg_pin("ulpiDat[3]","117")
design.assign_pkg_pin("ulpiDat[4]","116")
design.assign_pkg_pin("ulpiDat[5]","115")
design.assign_pkg_pin("ulpiDat[6]","114")
design.assign_pkg_pin("ulpiDat[7]","113")
design.assign_pkg_pin("ulpiRstb","137")


design.assign_pkg_pin("adcClk_inp","75")

design.assign_pkg_pin("sdram_CASb","8")
design.assign_pkg_pin("sdram_CKE","139")
design.assign_pkg_pin("sdram_CSb","6")
design.assign_pkg_pin("sdram_DQMH","101")
design.assign_pkg_pin("sdram_DQML","11")
design.assign_pkg_pin("sdram_RASb","7")
design.assign_pkg_pin("sdram_WEb","10")
design.assign_pkg_pin("sdram_clkout","98")
design.assign_pkg_pin("spiCSb","31")
design.assign_pkg_pin("spiMISO","28")
design.assign_pkg_pin("spiMOSI","29")
design.assign_pkg_pin("spiSClk","30")

design.assign_pkg_pin("adcShdn","53")
design.assign_pkg_pin("adcSync","66")
design.assign_pkg_pin("adcSDIO","72")
design.assign_pkg_pin("adcSClk","71")
design.assign_pkg_pin("adcCSb","70")

design.assign_pkg_pin("pgaSClk","69")
design.assign_pkg_pin("pgaCSb[0]","68")
design.assign_pkg_pin("pgaCSb[1]","67")
design.assign_pkg_pin("pgaSDat","65")


design.assign_pkg_pin("gpioDir","43")
design.assign_pkg_pin("gpioDat","42")

# front-right-R
design.assign_pkg_pin("led[0]","48")
# front-right-G
design.assign_pkg_pin("led[1]","45")
# front-right-B
design.assign_pkg_pin("led[2]","47")

# CHA-R
design.assign_pkg_pin("led[3]","60")
# CHA-G
design.assign_pkg_pin("led[4]","59")
# CHA-B
design.assign_pkg_pin("led[5]","55")

# CHB-R
design.assign_pkg_pin("led[6]","58")
# CHB-G
design.assign_pkg_pin("led[7]","61")
# CHB-B
design.assign_pkg_pin("led[8]","56")

# front-left-R
design.assign_pkg_pin("led[9]","32")
# front-left-G
design.assign_pkg_pin("led[10]","39")
# front-left-B
design.assign_pkg_pin("led[11]","41")
# front-right, single
design.assign_pkg_pin("led[12]","46")


design.assign_pkg_pin("expIO[0]","40")
design.assign_pkg_pin("expIO[1]","38")

design.assign_pkg_pin("auxClk_inp","124")

design.assign_pkg_pin("i2cSDA","54")
design.assign_pkg_pin("i2cSCL","134")

design.assign_resource("adcPll","PLL_BR0","PLL")
design.assign_resource("ulpiPll","PLL_TL0","PLL")
design.assign_resource("auxPll","PLL_TR0","PLL")
