<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../mmips.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1456934732" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1456934732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456934732" xil_pn:in_ck="-4052293083730513203" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1456934732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../verilog/add.v"/>
      <outfile xil_pn:name="../verilog/alu.v"/>
      <outfile xil_pn:name="../verilog/aluctrl.v"/>
      <outfile xil_pn:name="../verilog/branch_ctrl.v"/>
      <outfile xil_pn:name="../verilog/ctrl.v"/>
      <outfile xil_pn:name="../verilog/decoder.v"/>
      <outfile xil_pn:name="../verilog/hazard.v"/>
      <outfile xil_pn:name="../verilog/hazard_ctrl.v"/>
      <outfile xil_pn:name="../verilog/imm2word.v"/>
      <outfile xil_pn:name="../verilog/mMIPS_sim.v"/>
      <outfile xil_pn:name="../verilog/memdev.v"/>
      <outfile xil_pn:name="../verilog/mmips.v"/>
      <outfile xil_pn:name="../verilog/mmips_defines.v"/>
      <outfile xil_pn:name="../verilog/mux.v"/>
      <outfile xil_pn:name="../verilog/ram.v"/>
      <outfile xil_pn:name="../verilog/regfile16.v"/>
      <outfile xil_pn:name="../verilog/register.v"/>
      <outfile xil_pn:name="../verilog/rom.v"/>
      <outfile xil_pn:name="../verilog/shift.v"/>
      <outfile xil_pn:name="../verilog/signextend.v"/>
      <outfile xil_pn:name="../verilog/testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1456934732" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1854889385420917559" xil_pn:start_ts="1456934732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456934732" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4440119131342655243" xil_pn:start_ts="1456934732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456934732" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-516947113580470456" xil_pn:start_ts="1456934732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456934732" xil_pn:in_ck="-4052293083730513203" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1456934732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../verilog/add.v"/>
      <outfile xil_pn:name="../verilog/alu.v"/>
      <outfile xil_pn:name="../verilog/aluctrl.v"/>
      <outfile xil_pn:name="../verilog/branch_ctrl.v"/>
      <outfile xil_pn:name="../verilog/ctrl.v"/>
      <outfile xil_pn:name="../verilog/decoder.v"/>
      <outfile xil_pn:name="../verilog/hazard.v"/>
      <outfile xil_pn:name="../verilog/hazard_ctrl.v"/>
      <outfile xil_pn:name="../verilog/imm2word.v"/>
      <outfile xil_pn:name="../verilog/mMIPS_sim.v"/>
      <outfile xil_pn:name="../verilog/memdev.v"/>
      <outfile xil_pn:name="../verilog/mmips.v"/>
      <outfile xil_pn:name="../verilog/mmips_defines.v"/>
      <outfile xil_pn:name="../verilog/mux.v"/>
      <outfile xil_pn:name="../verilog/ram.v"/>
      <outfile xil_pn:name="../verilog/regfile16.v"/>
      <outfile xil_pn:name="../verilog/register.v"/>
      <outfile xil_pn:name="../verilog/rom.v"/>
      <outfile xil_pn:name="../verilog/shift.v"/>
      <outfile xil_pn:name="../verilog/signextend.v"/>
      <outfile xil_pn:name="../verilog/testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1456935012" xil_pn:in_ck="-4052293083730513203" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4369301261354119187" xil_pn:start_ts="1456934732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1456935014" xil_pn:in_ck="6624231805136169645" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3254652840144843728" xil_pn:start_ts="1456935012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
