Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ada8d124513f414aafab187de371c556 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'input0' [D:/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/TOP.v:268]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'input1' [D:/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/TOP.v:269]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [D:/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/TOP.v:271]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'input0' [D:/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/TOP.v:303]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [D:/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/TOP.v:306]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signext_5_32
Compiling module xil_defaultlib.Shift_26
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.ANDgate
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Forward_unit
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
