Loading plugins phase: Elapsed time ==> 0s.209ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\ProjektBIL.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.453ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.108ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ProjektBIL.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\ProjektBIL.cyprj -dcpsoc3 ProjektBIL.v -verilog
======================================================================

======================================================================
Compiling:  ProjektBIL.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\ProjektBIL.cyprj -dcpsoc3 ProjektBIL.v -verilog
======================================================================

======================================================================
Compiling:  ProjektBIL.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\ProjektBIL.cyprj -dcpsoc3 -verilog ProjektBIL.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 07 13:21:42 2020


======================================================================
Compiling:  ProjektBIL.v
Program  :   vpp
Options  :    -yv2 -q10 ProjektBIL.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 07 13:21:42 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ProjektBIL.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ProjektBIL.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\ProjektBIL.cyprj -dcpsoc3 -verilog ProjektBIL.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 07 13:21:42 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\codegentemp\ProjektBIL.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\codegentemp\ProjektBIL.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ProjektBIL.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\ProjektBIL.cyprj -dcpsoc3 -verilog ProjektBIL.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 07 13:21:45 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\codegentemp\ProjektBIL.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\codegentemp\ProjektBIL.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_1210
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1206
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\PWMA:PWMUDB:km_run\
	\PWMA:PWMUDB:ctrl_cmpmode2_2\
	\PWMA:PWMUDB:ctrl_cmpmode2_1\
	\PWMA:PWMUDB:ctrl_cmpmode2_0\
	\PWMA:PWMUDB:ctrl_cmpmode1_2\
	\PWMA:PWMUDB:ctrl_cmpmode1_1\
	\PWMA:PWMUDB:ctrl_cmpmode1_0\
	\PWMA:PWMUDB:capt_rising\
	\PWMA:PWMUDB:capt_falling\
	\PWMA:PWMUDB:trig_rise\
	\PWMA:PWMUDB:trig_fall\
	\PWMA:PWMUDB:sc_kill\
	\PWMA:PWMUDB:min_kill\
	\PWMA:PWMUDB:km_tc\
	\PWMA:PWMUDB:db_tc\
	\PWMA:PWMUDB:dith_sel\
	\PWMA:PWMUDB:compare2\
	\PWMA:Net_101\
	Net_1119
	Net_1120
	\PWMA:PWMUDB:MODULE_6:b_31\
	\PWMA:PWMUDB:MODULE_6:b_30\
	\PWMA:PWMUDB:MODULE_6:b_29\
	\PWMA:PWMUDB:MODULE_6:b_28\
	\PWMA:PWMUDB:MODULE_6:b_27\
	\PWMA:PWMUDB:MODULE_6:b_26\
	\PWMA:PWMUDB:MODULE_6:b_25\
	\PWMA:PWMUDB:MODULE_6:b_24\
	\PWMA:PWMUDB:MODULE_6:b_23\
	\PWMA:PWMUDB:MODULE_6:b_22\
	\PWMA:PWMUDB:MODULE_6:b_21\
	\PWMA:PWMUDB:MODULE_6:b_20\
	\PWMA:PWMUDB:MODULE_6:b_19\
	\PWMA:PWMUDB:MODULE_6:b_18\
	\PWMA:PWMUDB:MODULE_6:b_17\
	\PWMA:PWMUDB:MODULE_6:b_16\
	\PWMA:PWMUDB:MODULE_6:b_15\
	\PWMA:PWMUDB:MODULE_6:b_14\
	\PWMA:PWMUDB:MODULE_6:b_13\
	\PWMA:PWMUDB:MODULE_6:b_12\
	\PWMA:PWMUDB:MODULE_6:b_11\
	\PWMA:PWMUDB:MODULE_6:b_10\
	\PWMA:PWMUDB:MODULE_6:b_9\
	\PWMA:PWMUDB:MODULE_6:b_8\
	\PWMA:PWMUDB:MODULE_6:b_7\
	\PWMA:PWMUDB:MODULE_6:b_6\
	\PWMA:PWMUDB:MODULE_6:b_5\
	\PWMA:PWMUDB:MODULE_6:b_4\
	\PWMA:PWMUDB:MODULE_6:b_3\
	\PWMA:PWMUDB:MODULE_6:b_2\
	\PWMA:PWMUDB:MODULE_6:b_1\
	\PWMA:PWMUDB:MODULE_6:b_0\
	\PWMA:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWMA:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWMA:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWMA:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWMA:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWMA:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWMA:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWMA:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWMA:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWMA:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1121
	Net_1118
	\PWMA:Net_113\
	\PWMA:Net_107\
	\PWMA:Net_114\
	\PWMB:PWMUDB:km_run\
	\PWMB:PWMUDB:ctrl_cmpmode2_2\
	\PWMB:PWMUDB:ctrl_cmpmode2_1\
	\PWMB:PWMUDB:ctrl_cmpmode2_0\
	\PWMB:PWMUDB:ctrl_cmpmode1_2\
	\PWMB:PWMUDB:ctrl_cmpmode1_1\
	\PWMB:PWMUDB:ctrl_cmpmode1_0\
	\PWMB:PWMUDB:capt_rising\
	\PWMB:PWMUDB:capt_falling\
	\PWMB:PWMUDB:trig_rise\
	\PWMB:PWMUDB:trig_fall\
	\PWMB:PWMUDB:sc_kill\
	\PWMB:PWMUDB:min_kill\
	\PWMB:PWMUDB:km_tc\
	\PWMB:PWMUDB:db_tc\
	\PWMB:PWMUDB:dith_sel\
	\PWMB:PWMUDB:compare2\
	\PWMB:Net_101\
	Net_1195
	Net_1196
	\PWMB:PWMUDB:MODULE_7:b_31\
	\PWMB:PWMUDB:MODULE_7:b_30\
	\PWMB:PWMUDB:MODULE_7:b_29\
	\PWMB:PWMUDB:MODULE_7:b_28\
	\PWMB:PWMUDB:MODULE_7:b_27\
	\PWMB:PWMUDB:MODULE_7:b_26\
	\PWMB:PWMUDB:MODULE_7:b_25\
	\PWMB:PWMUDB:MODULE_7:b_24\
	\PWMB:PWMUDB:MODULE_7:b_23\
	\PWMB:PWMUDB:MODULE_7:b_22\
	\PWMB:PWMUDB:MODULE_7:b_21\
	\PWMB:PWMUDB:MODULE_7:b_20\
	\PWMB:PWMUDB:MODULE_7:b_19\
	\PWMB:PWMUDB:MODULE_7:b_18\
	\PWMB:PWMUDB:MODULE_7:b_17\
	\PWMB:PWMUDB:MODULE_7:b_16\
	\PWMB:PWMUDB:MODULE_7:b_15\
	\PWMB:PWMUDB:MODULE_7:b_14\
	\PWMB:PWMUDB:MODULE_7:b_13\
	\PWMB:PWMUDB:MODULE_7:b_12\
	\PWMB:PWMUDB:MODULE_7:b_11\
	\PWMB:PWMUDB:MODULE_7:b_10\
	\PWMB:PWMUDB:MODULE_7:b_9\
	\PWMB:PWMUDB:MODULE_7:b_8\
	\PWMB:PWMUDB:MODULE_7:b_7\
	\PWMB:PWMUDB:MODULE_7:b_6\
	\PWMB:PWMUDB:MODULE_7:b_5\
	\PWMB:PWMUDB:MODULE_7:b_4\
	\PWMB:PWMUDB:MODULE_7:b_3\
	\PWMB:PWMUDB:MODULE_7:b_2\
	\PWMB:PWMUDB:MODULE_7:b_1\
	\PWMB:PWMUDB:MODULE_7:b_0\
	\PWMB:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWMB:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWMB:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWMB:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWMB:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWMB:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWMB:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWMB:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWMB:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWMB:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1197
	Net_1194
	\PWMB:Net_113\
	\PWMB:Net_107\
	\PWMB:Net_114\
	\PWM_4:PWMUDB:km_run\
	\PWM_4:PWMUDB:ctrl_cmpmode2_2\
	\PWM_4:PWMUDB:ctrl_cmpmode2_1\
	\PWM_4:PWMUDB:ctrl_cmpmode2_0\
	\PWM_4:PWMUDB:ctrl_cmpmode1_2\
	\PWM_4:PWMUDB:ctrl_cmpmode1_1\
	\PWM_4:PWMUDB:ctrl_cmpmode1_0\
	\PWM_4:PWMUDB:capt_rising\
	\PWM_4:PWMUDB:capt_falling\
	\PWM_4:PWMUDB:trig_rise\
	\PWM_4:PWMUDB:trig_fall\
	\PWM_4:PWMUDB:sc_kill\
	\PWM_4:PWMUDB:min_kill\
	\PWM_4:PWMUDB:km_tc\
	\PWM_4:PWMUDB:db_tc\
	\PWM_4:PWMUDB:dith_sel\
	\PWM_4:PWMUDB:compare2\
	\PWM_4:Net_101\
	Net_1370
	Net_1371
	\PWM_4:PWMUDB:MODULE_8:b_31\
	\PWM_4:PWMUDB:MODULE_8:b_30\
	\PWM_4:PWMUDB:MODULE_8:b_29\
	\PWM_4:PWMUDB:MODULE_8:b_28\
	\PWM_4:PWMUDB:MODULE_8:b_27\
	\PWM_4:PWMUDB:MODULE_8:b_26\
	\PWM_4:PWMUDB:MODULE_8:b_25\
	\PWM_4:PWMUDB:MODULE_8:b_24\
	\PWM_4:PWMUDB:MODULE_8:b_23\
	\PWM_4:PWMUDB:MODULE_8:b_22\
	\PWM_4:PWMUDB:MODULE_8:b_21\
	\PWM_4:PWMUDB:MODULE_8:b_20\
	\PWM_4:PWMUDB:MODULE_8:b_19\
	\PWM_4:PWMUDB:MODULE_8:b_18\
	\PWM_4:PWMUDB:MODULE_8:b_17\
	\PWM_4:PWMUDB:MODULE_8:b_16\
	\PWM_4:PWMUDB:MODULE_8:b_15\
	\PWM_4:PWMUDB:MODULE_8:b_14\
	\PWM_4:PWMUDB:MODULE_8:b_13\
	\PWM_4:PWMUDB:MODULE_8:b_12\
	\PWM_4:PWMUDB:MODULE_8:b_11\
	\PWM_4:PWMUDB:MODULE_8:b_10\
	\PWM_4:PWMUDB:MODULE_8:b_9\
	\PWM_4:PWMUDB:MODULE_8:b_8\
	\PWM_4:PWMUDB:MODULE_8:b_7\
	\PWM_4:PWMUDB:MODULE_8:b_6\
	\PWM_4:PWMUDB:MODULE_8:b_5\
	\PWM_4:PWMUDB:MODULE_8:b_4\
	\PWM_4:PWMUDB:MODULE_8:b_3\
	\PWM_4:PWMUDB:MODULE_8:b_2\
	\PWM_4:PWMUDB:MODULE_8:b_1\
	\PWM_4:PWMUDB:MODULE_8:b_0\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1372
	Net_488
	\PWM_4:Net_113\
	\PWM_4:Net_107\
	\PWM_4:Net_114\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_1383
	Net_1384
	\PWM_2:PWMUDB:MODULE_9:b_31\
	\PWM_2:PWMUDB:MODULE_9:b_30\
	\PWM_2:PWMUDB:MODULE_9:b_29\
	\PWM_2:PWMUDB:MODULE_9:b_28\
	\PWM_2:PWMUDB:MODULE_9:b_27\
	\PWM_2:PWMUDB:MODULE_9:b_26\
	\PWM_2:PWMUDB:MODULE_9:b_25\
	\PWM_2:PWMUDB:MODULE_9:b_24\
	\PWM_2:PWMUDB:MODULE_9:b_23\
	\PWM_2:PWMUDB:MODULE_9:b_22\
	\PWM_2:PWMUDB:MODULE_9:b_21\
	\PWM_2:PWMUDB:MODULE_9:b_20\
	\PWM_2:PWMUDB:MODULE_9:b_19\
	\PWM_2:PWMUDB:MODULE_9:b_18\
	\PWM_2:PWMUDB:MODULE_9:b_17\
	\PWM_2:PWMUDB:MODULE_9:b_16\
	\PWM_2:PWMUDB:MODULE_9:b_15\
	\PWM_2:PWMUDB:MODULE_9:b_14\
	\PWM_2:PWMUDB:MODULE_9:b_13\
	\PWM_2:PWMUDB:MODULE_9:b_12\
	\PWM_2:PWMUDB:MODULE_9:b_11\
	\PWM_2:PWMUDB:MODULE_9:b_10\
	\PWM_2:PWMUDB:MODULE_9:b_9\
	\PWM_2:PWMUDB:MODULE_9:b_8\
	\PWM_2:PWMUDB:MODULE_9:b_7\
	\PWM_2:PWMUDB:MODULE_9:b_6\
	\PWM_2:PWMUDB:MODULE_9:b_5\
	\PWM_2:PWMUDB:MODULE_9:b_4\
	\PWM_2:PWMUDB:MODULE_9:b_3\
	\PWM_2:PWMUDB:MODULE_9:b_2\
	\PWM_2:PWMUDB:MODULE_9:b_1\
	\PWM_2:PWMUDB:MODULE_9:b_0\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1385
	Net_1382
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\PWM_6:PWMUDB:km_run\
	\PWM_6:PWMUDB:ctrl_cmpmode2_2\
	\PWM_6:PWMUDB:ctrl_cmpmode2_1\
	\PWM_6:PWMUDB:ctrl_cmpmode2_0\
	\PWM_6:PWMUDB:ctrl_cmpmode1_2\
	\PWM_6:PWMUDB:ctrl_cmpmode1_1\
	\PWM_6:PWMUDB:ctrl_cmpmode1_0\
	\PWM_6:PWMUDB:capt_rising\
	\PWM_6:PWMUDB:capt_falling\
	\PWM_6:PWMUDB:trig_rise\
	\PWM_6:PWMUDB:trig_fall\
	\PWM_6:PWMUDB:sc_kill\
	\PWM_6:PWMUDB:min_kill\
	\PWM_6:PWMUDB:km_tc\
	\PWM_6:PWMUDB:db_tc\
	\PWM_6:PWMUDB:dith_sel\
	\PWM_6:PWMUDB:compare2\
	\PWM_6:Net_101\
	Net_1394
	Net_1395
	\PWM_6:PWMUDB:MODULE_10:b_31\
	\PWM_6:PWMUDB:MODULE_10:b_30\
	\PWM_6:PWMUDB:MODULE_10:b_29\
	\PWM_6:PWMUDB:MODULE_10:b_28\
	\PWM_6:PWMUDB:MODULE_10:b_27\
	\PWM_6:PWMUDB:MODULE_10:b_26\
	\PWM_6:PWMUDB:MODULE_10:b_25\
	\PWM_6:PWMUDB:MODULE_10:b_24\
	\PWM_6:PWMUDB:MODULE_10:b_23\
	\PWM_6:PWMUDB:MODULE_10:b_22\
	\PWM_6:PWMUDB:MODULE_10:b_21\
	\PWM_6:PWMUDB:MODULE_10:b_20\
	\PWM_6:PWMUDB:MODULE_10:b_19\
	\PWM_6:PWMUDB:MODULE_10:b_18\
	\PWM_6:PWMUDB:MODULE_10:b_17\
	\PWM_6:PWMUDB:MODULE_10:b_16\
	\PWM_6:PWMUDB:MODULE_10:b_15\
	\PWM_6:PWMUDB:MODULE_10:b_14\
	\PWM_6:PWMUDB:MODULE_10:b_13\
	\PWM_6:PWMUDB:MODULE_10:b_12\
	\PWM_6:PWMUDB:MODULE_10:b_11\
	\PWM_6:PWMUDB:MODULE_10:b_10\
	\PWM_6:PWMUDB:MODULE_10:b_9\
	\PWM_6:PWMUDB:MODULE_10:b_8\
	\PWM_6:PWMUDB:MODULE_10:b_7\
	\PWM_6:PWMUDB:MODULE_10:b_6\
	\PWM_6:PWMUDB:MODULE_10:b_5\
	\PWM_6:PWMUDB:MODULE_10:b_4\
	\PWM_6:PWMUDB:MODULE_10:b_3\
	\PWM_6:PWMUDB:MODULE_10:b_2\
	\PWM_6:PWMUDB:MODULE_10:b_1\
	\PWM_6:PWMUDB:MODULE_10:b_0\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1396
	Net_556
	\PWM_6:Net_113\
	\PWM_6:Net_107\
	\PWM_6:Net_114\
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:km_tc\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	\PWM_3:Net_101\
	Net_1406
	Net_1407
	\PWM_3:PWMUDB:MODULE_11:b_31\
	\PWM_3:PWMUDB:MODULE_11:b_30\
	\PWM_3:PWMUDB:MODULE_11:b_29\
	\PWM_3:PWMUDB:MODULE_11:b_28\
	\PWM_3:PWMUDB:MODULE_11:b_27\
	\PWM_3:PWMUDB:MODULE_11:b_26\
	\PWM_3:PWMUDB:MODULE_11:b_25\
	\PWM_3:PWMUDB:MODULE_11:b_24\
	\PWM_3:PWMUDB:MODULE_11:b_23\
	\PWM_3:PWMUDB:MODULE_11:b_22\
	\PWM_3:PWMUDB:MODULE_11:b_21\
	\PWM_3:PWMUDB:MODULE_11:b_20\
	\PWM_3:PWMUDB:MODULE_11:b_19\
	\PWM_3:PWMUDB:MODULE_11:b_18\
	\PWM_3:PWMUDB:MODULE_11:b_17\
	\PWM_3:PWMUDB:MODULE_11:b_16\
	\PWM_3:PWMUDB:MODULE_11:b_15\
	\PWM_3:PWMUDB:MODULE_11:b_14\
	\PWM_3:PWMUDB:MODULE_11:b_13\
	\PWM_3:PWMUDB:MODULE_11:b_12\
	\PWM_3:PWMUDB:MODULE_11:b_11\
	\PWM_3:PWMUDB:MODULE_11:b_10\
	\PWM_3:PWMUDB:MODULE_11:b_9\
	\PWM_3:PWMUDB:MODULE_11:b_8\
	\PWM_3:PWMUDB:MODULE_11:b_7\
	\PWM_3:PWMUDB:MODULE_11:b_6\
	\PWM_3:PWMUDB:MODULE_11:b_5\
	\PWM_3:PWMUDB:MODULE_11:b_4\
	\PWM_3:PWMUDB:MODULE_11:b_3\
	\PWM_3:PWMUDB:MODULE_11:b_2\
	\PWM_3:PWMUDB:MODULE_11:b_1\
	\PWM_3:PWMUDB:MODULE_11:b_0\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1408
	Net_354
	\PWM_3:Net_113\
	\PWM_3:Net_107\
	\PWM_3:Net_114\
	Net_1417
	Net_1421
	\Timer_1:Net_102\
	Net_1422
	Net_1423
	Net_1424
	Net_1425
	Net_1426
	Net_1427
	Net_1428

    Synthesized names
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWMA:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWMB:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_6:PWMUDB:add_vi_vv_MODGEN_10_2\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 840 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \UART_1:BUART:tx_hd_send_break\
Aliasing zero to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \PWMA:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:trig_out\ to one
Aliasing \PWMA:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:final_kill\ to one
Aliasing \PWMA:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWMA_net_0 to one
Aliasing tmpOE__Ain2_net_0 to one
Aliasing tmpOE__Ain1_net_0 to one
Aliasing \PWMB:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:trig_out\ to one
Aliasing \PWMB:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:final_kill\ to one
Aliasing \PWMB:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWMB_net_0 to one
Aliasing tmpOE__Bin1_net_0 to one
Aliasing tmpOE__Bin2_net_0 to one
Aliasing tmpOE__stby_net_0 to one
Aliasing \PWM_4:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:trig_out\ to one
Aliasing \PWM_4:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:final_kill\ to one
Aliasing \PWM_4:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWM4_net_0 to one
Aliasing tmpOE__Pin_PWM2_net_0 to one
Aliasing \PWM_2:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:trig_out\ to one
Aliasing \PWM_2:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:final_kill\ to one
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_6:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:trig_out\ to one
Aliasing \PWM_6:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:final_kill\ to one
Aliasing \PWM_6:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWM6_net_0 to one
Aliasing \PWM_3:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:trig_out\ to one
Aliasing \PWM_3:PWMUDB:runmode_enable\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:final_kill\ to one
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:reset\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWM3_net_0 to one
Aliasing tmpOE__Echo_net_0 to one
Aliasing tmpOE__Trig_net_0 to one
Aliasing \Timer_1:Net_260\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Control_Reg_1:clk\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Control_Reg_1:rst\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWMA:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMA:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWMA:PWMUDB:prevCompare1\\D\ to \PWMA:PWMUDB:pwm_temp\
Aliasing \PWMA:PWMUDB:tc_i_reg\\D\ to \PWMA:PWMUDB:status_2\
Aliasing \PWMB:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWMB:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWMB:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWMB:PWMUDB:prevCompare1\\D\ to \PWMB:PWMUDB:pwm_temp\
Aliasing \PWMB:PWMUDB:tc_i_reg\\D\ to \PWMB:PWMUDB:status_2\
Aliasing \PWM_4:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_4:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_4:PWMUDB:prevCompare1\\D\ to \PWM_4:PWMUDB:pwm_temp\
Aliasing \PWM_4:PWMUDB:tc_i_reg\\D\ to \PWM_4:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:tc_i_reg\\D\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_6:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_6:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_6:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_6:PWMUDB:prevCompare1\\D\ to \PWM_6:PWMUDB:pwm_temp\
Aliasing \PWM_6:PWMUDB:tc_i_reg\\D\ to \PWM_6:PWMUDB:status_2\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_3:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:tc_i_reg\\D\ to \PWM_3:PWMUDB:status_2\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[8] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[9] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[10] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[11] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[12] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[13] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[14] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_14[21] = \UART_1:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[26] = \UART_1:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[73] = \UART_1:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[78] = \UART_1:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[80] = \UART_1:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[148] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[150] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[151] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[152] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[154] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[156] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[165] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[167] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[179] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[181] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[195] = \UART_1:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[197] = \UART_1:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[208] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[212] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = \UART_1:BUART:sRX:MODIN4_6\[217]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[217] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = \UART_1:BUART:sRX:MODIN4_5\[219]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[219] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = \UART_1:BUART:sRX:MODIN4_4\[221]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[221] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = \UART_1:BUART:sRX:MODIN4_3\[223]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[223] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_1_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[295] = one[4]
Removing Lhs of wire \PWMA:PWMUDB:ctrl_enable\[315] = \PWMA:PWMUDB:control_7\[307]
Removing Lhs of wire \PWMA:PWMUDB:hwCapture\[325] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:hwEnable\[326] = \PWMA:PWMUDB:control_7\[307]
Removing Lhs of wire \PWMA:PWMUDB:trig_out\[330] = one[4]
Removing Lhs of wire \PWMA:PWMUDB:runmode_enable\\R\[332] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:runmode_enable\\S\[333] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:final_enable\[334] = \PWMA:PWMUDB:runmode_enable\[331]
Removing Lhs of wire \PWMA:PWMUDB:ltch_kill_reg\\R\[338] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:ltch_kill_reg\\S\[339] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:min_kill_reg\\R\[340] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:min_kill_reg\\S\[341] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:final_kill\[344] = one[4]
Removing Lhs of wire \PWMA:PWMUDB:add_vi_vv_MODGEN_6_1\[348] = \PWMA:PWMUDB:MODULE_6:g2:a0:s_1\[588]
Removing Lhs of wire \PWMA:PWMUDB:add_vi_vv_MODGEN_6_0\[350] = \PWMA:PWMUDB:MODULE_6:g2:a0:s_0\[589]
Removing Lhs of wire \PWMA:PWMUDB:dith_count_1\\R\[351] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:dith_count_1\\S\[352] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:dith_count_0\\R\[353] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:dith_count_0\\S\[354] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:reset\[357] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:status_6\[358] = zero[27]
Removing Rhs of wire \PWMA:PWMUDB:status_5\[359] = \PWMA:PWMUDB:final_kill_reg\[373]
Removing Lhs of wire \PWMA:PWMUDB:status_4\[360] = zero[27]
Removing Rhs of wire \PWMA:PWMUDB:status_3\[361] = \PWMA:PWMUDB:fifo_full\[380]
Removing Rhs of wire \PWMA:PWMUDB:status_1\[363] = \PWMA:PWMUDB:cmp2_status_reg\[372]
Removing Rhs of wire \PWMA:PWMUDB:status_0\[364] = \PWMA:PWMUDB:cmp1_status_reg\[371]
Removing Lhs of wire \PWMA:PWMUDB:cmp2_status\[369] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:cmp2\[370] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:cmp1_status_reg\\R\[374] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:cmp1_status_reg\\S\[375] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:cmp2_status_reg\\R\[376] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:cmp2_status_reg\\S\[377] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:final_kill_reg\\R\[378] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:final_kill_reg\\S\[379] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:cs_addr_2\[381] = \PWMA:PWMUDB:tc_i\[336]
Removing Lhs of wire \PWMA:PWMUDB:cs_addr_1\[382] = \PWMA:PWMUDB:runmode_enable\[331]
Removing Lhs of wire \PWMA:PWMUDB:cs_addr_0\[383] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:compare1\[416] = \PWMA:PWMUDB:cmp1_less\[387]
Removing Lhs of wire \PWMA:PWMUDB:pwm1_i\[421] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:pwm2_i\[423] = zero[27]
Removing Rhs of wire \PWMA:Net_96\[426] = \PWMA:PWMUDB:pwm_i_reg\[418]
Removing Lhs of wire \PWMA:PWMUDB:pwm_temp\[429] = \PWMA:PWMUDB:cmp1\[367]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_23\[470] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_22\[471] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_21\[472] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_20\[473] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_19\[474] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_18\[475] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_17\[476] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_16\[477] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_15\[478] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_14\[479] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_13\[480] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_12\[481] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_11\[482] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_10\[483] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_9\[484] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_8\[485] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_7\[486] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_6\[487] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_5\[488] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_4\[489] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_3\[490] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_2\[491] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_1\[492] = \PWMA:PWMUDB:MODIN5_1\[493]
Removing Lhs of wire \PWMA:PWMUDB:MODIN5_1\[493] = \PWMA:PWMUDB:dith_count_1\[347]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:a_0\[494] = \PWMA:PWMUDB:MODIN5_0\[495]
Removing Lhs of wire \PWMA:PWMUDB:MODIN5_0\[495] = \PWMA:PWMUDB:dith_count_0\[349]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[627] = one[4]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[628] = one[4]
Removing Rhs of wire Net_100[629] = \PWMA:Net_96\[426]
Removing Lhs of wire tmpOE__Pin_PWMA_net_0[637] = one[4]
Removing Lhs of wire tmpOE__Ain2_net_0[643] = one[4]
Removing Lhs of wire tmpOE__Ain1_net_0[649] = one[4]
Removing Lhs of wire \PWMB:PWMUDB:ctrl_enable\[668] = \PWMB:PWMUDB:control_7\[660]
Removing Lhs of wire \PWMB:PWMUDB:hwCapture\[678] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:hwEnable\[679] = \PWMB:PWMUDB:control_7\[660]
Removing Lhs of wire \PWMB:PWMUDB:trig_out\[683] = one[4]
Removing Lhs of wire \PWMB:PWMUDB:runmode_enable\\R\[685] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:runmode_enable\\S\[686] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:final_enable\[687] = \PWMB:PWMUDB:runmode_enable\[684]
Removing Lhs of wire \PWMB:PWMUDB:ltch_kill_reg\\R\[691] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:ltch_kill_reg\\S\[692] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:min_kill_reg\\R\[693] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:min_kill_reg\\S\[694] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:final_kill\[697] = one[4]
Removing Lhs of wire \PWMB:PWMUDB:add_vi_vv_MODGEN_7_1\[701] = \PWMB:PWMUDB:MODULE_7:g2:a0:s_1\[941]
Removing Lhs of wire \PWMB:PWMUDB:add_vi_vv_MODGEN_7_0\[703] = \PWMB:PWMUDB:MODULE_7:g2:a0:s_0\[942]
Removing Lhs of wire \PWMB:PWMUDB:dith_count_1\\R\[704] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:dith_count_1\\S\[705] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:dith_count_0\\R\[706] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:dith_count_0\\S\[707] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:reset\[710] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:status_6\[711] = zero[27]
Removing Rhs of wire \PWMB:PWMUDB:status_5\[712] = \PWMB:PWMUDB:final_kill_reg\[726]
Removing Lhs of wire \PWMB:PWMUDB:status_4\[713] = zero[27]
Removing Rhs of wire \PWMB:PWMUDB:status_3\[714] = \PWMB:PWMUDB:fifo_full\[733]
Removing Rhs of wire \PWMB:PWMUDB:status_1\[716] = \PWMB:PWMUDB:cmp2_status_reg\[725]
Removing Rhs of wire \PWMB:PWMUDB:status_0\[717] = \PWMB:PWMUDB:cmp1_status_reg\[724]
Removing Lhs of wire \PWMB:PWMUDB:cmp2_status\[722] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:cmp2\[723] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:cmp1_status_reg\\R\[727] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:cmp1_status_reg\\S\[728] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:cmp2_status_reg\\R\[729] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:cmp2_status_reg\\S\[730] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:final_kill_reg\\R\[731] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:final_kill_reg\\S\[732] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:cs_addr_2\[734] = \PWMB:PWMUDB:tc_i\[689]
Removing Lhs of wire \PWMB:PWMUDB:cs_addr_1\[735] = \PWMB:PWMUDB:runmode_enable\[684]
Removing Lhs of wire \PWMB:PWMUDB:cs_addr_0\[736] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:compare1\[769] = \PWMB:PWMUDB:cmp1_less\[740]
Removing Lhs of wire \PWMB:PWMUDB:pwm1_i\[774] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:pwm2_i\[776] = zero[27]
Removing Rhs of wire \PWMB:Net_96\[779] = \PWMB:PWMUDB:pwm_i_reg\[771]
Removing Lhs of wire \PWMB:PWMUDB:pwm_temp\[782] = \PWMB:PWMUDB:cmp1\[720]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_23\[823] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_22\[824] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_21\[825] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_20\[826] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_19\[827] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_18\[828] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_17\[829] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_16\[830] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_15\[831] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_14\[832] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_13\[833] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_12\[834] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_11\[835] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_10\[836] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_9\[837] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_8\[838] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_7\[839] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_6\[840] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_5\[841] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_4\[842] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_3\[843] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_2\[844] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_1\[845] = \PWMB:PWMUDB:MODIN6_1\[846]
Removing Lhs of wire \PWMB:PWMUDB:MODIN6_1\[846] = \PWMB:PWMUDB:dith_count_1\[700]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:a_0\[847] = \PWMB:PWMUDB:MODIN6_0\[848]
Removing Lhs of wire \PWMB:PWMUDB:MODIN6_0\[848] = \PWMB:PWMUDB:dith_count_0\[702]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[980] = one[4]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[981] = one[4]
Removing Rhs of wire Net_1140[982] = \PWMB:Net_96\[779]
Removing Lhs of wire tmpOE__Pin_PWMB_net_0[990] = one[4]
Removing Lhs of wire tmpOE__Bin1_net_0[996] = one[4]
Removing Lhs of wire tmpOE__Bin2_net_0[1002] = one[4]
Removing Lhs of wire tmpOE__stby_net_0[1008] = one[4]
Removing Lhs of wire \PWM_4:PWMUDB:ctrl_enable\[1027] = \PWM_4:PWMUDB:control_7\[1019]
Removing Lhs of wire \PWM_4:PWMUDB:hwCapture\[1037] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:hwEnable\[1038] = \PWM_4:PWMUDB:control_7\[1019]
Removing Lhs of wire \PWM_4:PWMUDB:trig_out\[1042] = one[4]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\R\[1044] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\S\[1045] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:final_enable\[1046] = \PWM_4:PWMUDB:runmode_enable\[1043]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\R\[1050] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\S\[1051] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\R\[1052] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\S\[1053] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill\[1056] = one[4]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_1\[1060] = \PWM_4:PWMUDB:MODULE_8:g2:a0:s_1\[1348]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_0\[1062] = \PWM_4:PWMUDB:MODULE_8:g2:a0:s_0\[1349]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\R\[1063] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\S\[1064] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\R\[1065] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\S\[1066] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:reset\[1069] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:status_6\[1070] = zero[27]
Removing Rhs of wire \PWM_4:PWMUDB:status_5\[1071] = \PWM_4:PWMUDB:final_kill_reg\[1085]
Removing Lhs of wire \PWM_4:PWMUDB:status_4\[1072] = zero[27]
Removing Rhs of wire \PWM_4:PWMUDB:status_3\[1073] = \PWM_4:PWMUDB:fifo_full\[1092]
Removing Rhs of wire \PWM_4:PWMUDB:status_1\[1075] = \PWM_4:PWMUDB:cmp2_status_reg\[1084]
Removing Rhs of wire \PWM_4:PWMUDB:status_0\[1076] = \PWM_4:PWMUDB:cmp1_status_reg\[1083]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status\[1081] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2\[1082] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\R\[1086] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\S\[1087] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\R\[1088] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\S\[1089] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\R\[1090] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\S\[1091] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_2\[1093] = \PWM_4:PWMUDB:tc_i\[1048]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_1\[1094] = \PWM_4:PWMUDB:runmode_enable\[1043]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_0\[1095] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:compare1\[1176] = \PWM_4:PWMUDB:cmp1_less\[1147]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i\[1181] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i\[1183] = zero[27]
Removing Rhs of wire \PWM_4:Net_96\[1186] = \PWM_4:PWMUDB:pwm_i_reg\[1178]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_temp\[1189] = \PWM_4:PWMUDB:cmp1\[1079]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_23\[1230] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_22\[1231] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_21\[1232] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_20\[1233] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_19\[1234] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_18\[1235] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_17\[1236] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_16\[1237] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_15\[1238] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_14\[1239] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_13\[1240] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_12\[1241] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_11\[1242] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_10\[1243] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_9\[1244] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_8\[1245] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_7\[1246] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_6\[1247] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_5\[1248] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_4\[1249] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_3\[1250] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_2\[1251] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_1\[1252] = \PWM_4:PWMUDB:MODIN7_1\[1253]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN7_1\[1253] = \PWM_4:PWMUDB:dith_count_1\[1059]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:a_0\[1254] = \PWM_4:PWMUDB:MODIN7_0\[1255]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN7_0\[1255] = \PWM_4:PWMUDB:dith_count_0\[1061]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1387] = one[4]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1388] = one[4]
Removing Rhs of wire Net_1225[1389] = \PWM_4:Net_96\[1186]
Removing Lhs of wire tmpOE__Pin_PWM4_net_0[1396] = one[4]
Removing Lhs of wire tmpOE__Pin_PWM2_net_0[1403] = one[4]
Removing Rhs of wire Net_1351[1404] = \PWM_2:Net_96\[1583]
Removing Rhs of wire Net_1351[1404] = \PWM_2:PWMUDB:pwm_i_reg\[1575]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[1424] = \PWM_2:PWMUDB:control_7\[1416]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[1434] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[1435] = \PWM_2:PWMUDB:control_7\[1416]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[1439] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[1441] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[1442] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[1443] = \PWM_2:PWMUDB:runmode_enable\[1440]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[1447] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[1448] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[1449] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[1450] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[1453] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_1\[1457] = \PWM_2:PWMUDB:MODULE_9:g2:a0:s_1\[1745]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_0\[1459] = \PWM_2:PWMUDB:MODULE_9:g2:a0:s_0\[1746]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[1460] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[1461] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[1462] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[1463] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:reset\[1466] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[1467] = zero[27]
Removing Rhs of wire \PWM_2:PWMUDB:status_5\[1468] = \PWM_2:PWMUDB:final_kill_reg\[1482]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[1469] = zero[27]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[1470] = \PWM_2:PWMUDB:fifo_full\[1489]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[1472] = \PWM_2:PWMUDB:cmp2_status_reg\[1481]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[1473] = \PWM_2:PWMUDB:cmp1_status_reg\[1480]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[1478] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[1479] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[1483] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[1484] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[1485] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[1486] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[1487] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[1488] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[1490] = \PWM_2:PWMUDB:tc_i\[1445]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[1491] = \PWM_2:PWMUDB:runmode_enable\[1440]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[1492] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[1573] = \PWM_2:PWMUDB:cmp1_less\[1544]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[1578] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[1580] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[1586] = \PWM_2:PWMUDB:cmp1\[1476]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_23\[1627] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_22\[1628] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_21\[1629] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_20\[1630] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_19\[1631] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_18\[1632] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_17\[1633] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_16\[1634] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_15\[1635] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_14\[1636] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_13\[1637] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_12\[1638] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_11\[1639] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_10\[1640] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_9\[1641] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_8\[1642] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_7\[1643] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_6\[1644] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_5\[1645] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_4\[1646] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_3\[1647] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_2\[1648] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_1\[1649] = \PWM_2:PWMUDB:MODIN8_1\[1650]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN8_1\[1650] = \PWM_2:PWMUDB:dith_count_1\[1456]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:a_0\[1651] = \PWM_2:PWMUDB:MODIN8_0\[1652]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN8_0\[1652] = \PWM_2:PWMUDB:dith_count_0\[1458]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1784] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1785] = one[4]
Removing Lhs of wire \PWM_6:PWMUDB:ctrl_enable\[1805] = \PWM_6:PWMUDB:control_7\[1797]
Removing Lhs of wire \PWM_6:PWMUDB:hwCapture\[1815] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:hwEnable\[1816] = \PWM_6:PWMUDB:control_7\[1797]
Removing Lhs of wire \PWM_6:PWMUDB:trig_out\[1820] = one[4]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\R\[1822] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\S\[1823] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:final_enable\[1824] = \PWM_6:PWMUDB:runmode_enable\[1821]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\R\[1828] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\S\[1829] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\R\[1830] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\S\[1831] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill\[1834] = one[4]
Removing Lhs of wire \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_1\[1838] = \PWM_6:PWMUDB:MODULE_10:g2:a0:s_1\[2126]
Removing Lhs of wire \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_0\[1840] = \PWM_6:PWMUDB:MODULE_10:g2:a0:s_0\[2127]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_1\\R\[1841] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_1\\S\[1842] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_0\\R\[1843] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:dith_count_0\\S\[1844] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:reset\[1847] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:status_6\[1848] = zero[27]
Removing Rhs of wire \PWM_6:PWMUDB:status_5\[1849] = \PWM_6:PWMUDB:final_kill_reg\[1863]
Removing Lhs of wire \PWM_6:PWMUDB:status_4\[1850] = zero[27]
Removing Rhs of wire \PWM_6:PWMUDB:status_3\[1851] = \PWM_6:PWMUDB:fifo_full\[1870]
Removing Rhs of wire \PWM_6:PWMUDB:status_1\[1853] = \PWM_6:PWMUDB:cmp2_status_reg\[1862]
Removing Rhs of wire \PWM_6:PWMUDB:status_0\[1854] = \PWM_6:PWMUDB:cmp1_status_reg\[1861]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status\[1859] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2\[1860] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\R\[1864] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\S\[1865] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\R\[1866] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\S\[1867] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\R\[1868] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\S\[1869] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_2\[1871] = \PWM_6:PWMUDB:tc_i\[1826]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_1\[1872] = \PWM_6:PWMUDB:runmode_enable\[1821]
Removing Lhs of wire \PWM_6:PWMUDB:cs_addr_0\[1873] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:compare1\[1954] = \PWM_6:PWMUDB:cmp1_less\[1925]
Removing Lhs of wire \PWM_6:PWMUDB:pwm1_i\[1959] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:pwm2_i\[1961] = zero[27]
Removing Rhs of wire \PWM_6:Net_96\[1964] = \PWM_6:PWMUDB:pwm_i_reg\[1956]
Removing Lhs of wire \PWM_6:PWMUDB:pwm_temp\[1967] = \PWM_6:PWMUDB:cmp1\[1857]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_23\[2008] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_22\[2009] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_21\[2010] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_20\[2011] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_19\[2012] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_18\[2013] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_17\[2014] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_16\[2015] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_15\[2016] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_14\[2017] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_13\[2018] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_12\[2019] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_11\[2020] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_10\[2021] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_9\[2022] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_8\[2023] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_7\[2024] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_6\[2025] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_5\[2026] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_4\[2027] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_3\[2028] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_2\[2029] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_1\[2030] = \PWM_6:PWMUDB:MODIN9_1\[2031]
Removing Lhs of wire \PWM_6:PWMUDB:MODIN9_1\[2031] = \PWM_6:PWMUDB:dith_count_1\[1837]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:a_0\[2032] = \PWM_6:PWMUDB:MODIN9_0\[2033]
Removing Lhs of wire \PWM_6:PWMUDB:MODIN9_0\[2033] = \PWM_6:PWMUDB:dith_count_0\[1839]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2165] = one[4]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2166] = one[4]
Removing Rhs of wire Net_1253[2167] = \PWM_6:Net_96\[1964]
Removing Lhs of wire tmpOE__Pin_PWM6_net_0[2174] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[2194] = \PWM_3:PWMUDB:control_7\[2186]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[2204] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[2205] = \PWM_3:PWMUDB:control_7\[2186]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[2209] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[2211] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[2212] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[2213] = \PWM_3:PWMUDB:runmode_enable\[2210]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[2217] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[2218] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[2219] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[2220] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[2223] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_1\[2227] = \PWM_3:PWMUDB:MODULE_11:g2:a0:s_1\[2515]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_0\[2229] = \PWM_3:PWMUDB:MODULE_11:g2:a0:s_0\[2516]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[2230] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[2231] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[2232] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[2233] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:reset\[2236] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[2237] = zero[27]
Removing Rhs of wire \PWM_3:PWMUDB:status_5\[2238] = \PWM_3:PWMUDB:final_kill_reg\[2252]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[2239] = zero[27]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[2240] = \PWM_3:PWMUDB:fifo_full\[2259]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[2242] = \PWM_3:PWMUDB:cmp2_status_reg\[2251]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[2243] = \PWM_3:PWMUDB:cmp1_status_reg\[2250]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[2248] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[2249] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[2253] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[2254] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[2255] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[2256] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[2257] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[2258] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[2260] = \PWM_3:PWMUDB:tc_i\[2215]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[2261] = \PWM_3:PWMUDB:runmode_enable\[2210]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[2262] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:compare1\[2343] = \PWM_3:PWMUDB:cmp1_less\[2314]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[2348] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[2350] = zero[27]
Removing Rhs of wire \PWM_3:Net_96\[2353] = \PWM_3:PWMUDB:pwm_i_reg\[2345]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[2356] = \PWM_3:PWMUDB:cmp1\[2246]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_23\[2397] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_22\[2398] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_21\[2399] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_20\[2400] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_19\[2401] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_18\[2402] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_17\[2403] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_16\[2404] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_15\[2405] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_14\[2406] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_13\[2407] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_12\[2408] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_11\[2409] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_10\[2410] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_9\[2411] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_8\[2412] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_7\[2413] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_6\[2414] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_5\[2415] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_4\[2416] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_3\[2417] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_2\[2418] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_1\[2419] = \PWM_3:PWMUDB:MODIN10_1\[2420]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN10_1\[2420] = \PWM_3:PWMUDB:dith_count_1\[2226]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:a_0\[2421] = \PWM_3:PWMUDB:MODIN10_0\[2422]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN10_0\[2422] = \PWM_3:PWMUDB:dith_count_0\[2228]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2554] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2555] = one[4]
Removing Rhs of wire Net_1365[2556] = \PWM_3:Net_96\[2353]
Removing Lhs of wire tmpOE__Pin_PWM3_net_0[2563] = one[4]
Removing Lhs of wire tmpOE__Echo_net_0[2570] = one[4]
Removing Lhs of wire tmpOE__Trig_net_0[2576] = one[4]
Removing Rhs of wire Net_287[2577] = \Control_Reg_1:control_out_0\[2594]
Removing Rhs of wire Net_287[2577] = \Control_Reg_1:control_0\[2617]
Removing Lhs of wire \Timer_1:Net_260\[2584] = zero[27]
Removing Lhs of wire \Timer_1:Net_266\[2585] = Net_281[2571]
Removing Lhs of wire \Control_Reg_1:clk\[2592] = zero[27]
Removing Lhs of wire \Control_Reg_1:rst\[2593] = zero[27]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2619] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2634] = \UART_1:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2643] = \UART_1:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2644] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:min_kill_reg\\D\[2648] = one[4]
Removing Lhs of wire \PWMA:PWMUDB:prevCapture\\D\[2649] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:trig_last\\D\[2650] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:ltch_kill_reg\\D\[2653] = one[4]
Removing Lhs of wire \PWMA:PWMUDB:prevCompare1\\D\[2656] = \PWMA:PWMUDB:cmp1\[367]
Removing Lhs of wire \PWMA:PWMUDB:cmp1_status_reg\\D\[2657] = \PWMA:PWMUDB:cmp1_status\[368]
Removing Lhs of wire \PWMA:PWMUDB:cmp2_status_reg\\D\[2658] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:pwm_i_reg\\D\[2660] = \PWMA:PWMUDB:pwm_i\[419]
Removing Lhs of wire \PWMA:PWMUDB:pwm1_i_reg\\D\[2661] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:pwm2_i_reg\\D\[2662] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:tc_i_reg\\D\[2663] = \PWMA:PWMUDB:status_2\[362]
Removing Lhs of wire \PWMB:PWMUDB:min_kill_reg\\D\[2664] = one[4]
Removing Lhs of wire \PWMB:PWMUDB:prevCapture\\D\[2665] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:trig_last\\D\[2666] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:ltch_kill_reg\\D\[2669] = one[4]
Removing Lhs of wire \PWMB:PWMUDB:prevCompare1\\D\[2672] = \PWMB:PWMUDB:cmp1\[720]
Removing Lhs of wire \PWMB:PWMUDB:cmp1_status_reg\\D\[2673] = \PWMB:PWMUDB:cmp1_status\[721]
Removing Lhs of wire \PWMB:PWMUDB:cmp2_status_reg\\D\[2674] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:pwm_i_reg\\D\[2676] = \PWMB:PWMUDB:pwm_i\[772]
Removing Lhs of wire \PWMB:PWMUDB:pwm1_i_reg\\D\[2677] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:pwm2_i_reg\\D\[2678] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:tc_i_reg\\D\[2679] = \PWMB:PWMUDB:status_2\[715]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\D\[2680] = one[4]
Removing Lhs of wire \PWM_4:PWMUDB:prevCapture\\D\[2681] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:trig_last\\D\[2682] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\D\[2685] = one[4]
Removing Lhs of wire \PWM_4:PWMUDB:prevCompare1\\D\[2688] = \PWM_4:PWMUDB:cmp1\[1079]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\D\[2689] = \PWM_4:PWMUDB:cmp1_status\[1080]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\D\[2690] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_i_reg\\D\[2692] = \PWM_4:PWMUDB:pwm_i\[1179]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i_reg\\D\[2693] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i_reg\\D\[2694] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:tc_i_reg\\D\[2695] = \PWM_4:PWMUDB:status_2\[1074]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[2696] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[2697] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[2698] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[2701] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[2704] = \PWM_2:PWMUDB:cmp1\[1476]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[2705] = \PWM_2:PWMUDB:cmp1_status\[1477]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[2706] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[2708] = \PWM_2:PWMUDB:pwm_i\[1576]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[2709] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[2710] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:tc_i_reg\\D\[2711] = \PWM_2:PWMUDB:status_2\[1471]
Removing Lhs of wire \PWM_6:PWMUDB:min_kill_reg\\D\[2712] = one[4]
Removing Lhs of wire \PWM_6:PWMUDB:prevCapture\\D\[2713] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:trig_last\\D\[2714] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:ltch_kill_reg\\D\[2717] = one[4]
Removing Lhs of wire \PWM_6:PWMUDB:prevCompare1\\D\[2720] = \PWM_6:PWMUDB:cmp1\[1857]
Removing Lhs of wire \PWM_6:PWMUDB:cmp1_status_reg\\D\[2721] = \PWM_6:PWMUDB:cmp1_status\[1858]
Removing Lhs of wire \PWM_6:PWMUDB:cmp2_status_reg\\D\[2722] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:pwm_i_reg\\D\[2724] = \PWM_6:PWMUDB:pwm_i\[1957]
Removing Lhs of wire \PWM_6:PWMUDB:pwm1_i_reg\\D\[2725] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:pwm2_i_reg\\D\[2726] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:tc_i_reg\\D\[2727] = \PWM_6:PWMUDB:status_2\[1852]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[2728] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[2729] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[2730] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[2733] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[2736] = \PWM_3:PWMUDB:cmp1\[2246]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[2737] = \PWM_3:PWMUDB:cmp1_status\[2247]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[2738] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_i_reg\\D\[2740] = \PWM_3:PWMUDB:pwm_i\[2346]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i_reg\\D\[2741] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i_reg\\D\[2742] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:tc_i_reg\\D\[2743] = \PWM_3:PWMUDB:status_2\[2241]

------------------------------------------------------
Aliased 0 equations, 605 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWMA:PWMUDB:cmp1\' (cost = 0):
\PWMA:PWMUDB:cmp1\ <= (\PWMA:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMA:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWMA:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMA:PWMUDB:dith_count_1\ and \PWMA:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMB:PWMUDB:cmp1\' (cost = 0):
\PWMB:PWMUDB:cmp1\ <= (\PWMB:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWMB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMB:PWMUDB:dith_count_1\ and \PWMB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:cmp1\' (cost = 0):
\PWM_4:PWMUDB:cmp1\ <= (\PWM_4:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:cmp1\' (cost = 0):
\PWM_6:PWMUDB:cmp1\ <= (\PWM_6:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_6:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 0):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWMA:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWMA:PWMUDB:dith_count_0\ and \PWMA:PWMUDB:dith_count_1\)
	OR (not \PWMA:PWMUDB:dith_count_1\ and \PWMA:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWMB:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWMB:PWMUDB:dith_count_0\ and \PWMB:PWMUDB:dith_count_1\)
	OR (not \PWMB:PWMUDB:dith_count_1\ and \PWMB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_4:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:dith_count_1\)
	OR (not \PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_6:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:dith_count_1\)
	OR (not \PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_7 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_7 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_7 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_7 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_7 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 177 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWMA:PWMUDB:final_capture\ to zero
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWMB:PWMUDB:final_capture\ to zero
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_4:PWMUDB:final_capture\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_6:PWMUDB:final_capture\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWMA:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWMB:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_6:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[93] = \UART_1:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:final_capture\[385] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[598] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[608] = zero[27]
Removing Lhs of wire \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[618] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:final_capture\[738] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[951] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[961] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[971] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:final_capture\[1097] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1358] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1368] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1378] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[1494] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1755] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1765] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1775] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:final_capture\[1875] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2136] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2146] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2156] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[2264] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2525] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2535] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2545] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2626] = \UART_1:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2638] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2639] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2641] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2642] = \UART_1:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2647] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \PWMA:PWMUDB:runmode_enable\\D\[2651] = \PWMA:PWMUDB:control_7\[307]
Removing Lhs of wire \PWMA:PWMUDB:final_kill_reg\\D\[2659] = zero[27]
Removing Lhs of wire \PWMB:PWMUDB:runmode_enable\\D\[2667] = \PWMB:PWMUDB:control_7\[660]
Removing Lhs of wire \PWMB:PWMUDB:final_kill_reg\\D\[2675] = zero[27]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\D\[2683] = \PWM_4:PWMUDB:control_7\[1019]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\D\[2691] = zero[27]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[2699] = \PWM_2:PWMUDB:control_7\[1416]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[2707] = zero[27]
Removing Lhs of wire \PWM_6:PWMUDB:runmode_enable\\D\[2715] = \PWM_6:PWMUDB:control_7\[1797]
Removing Lhs of wire \PWM_6:PWMUDB:final_kill_reg\\D\[2723] = zero[27]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[2731] = \PWM_3:PWMUDB:control_7\[2186]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[2739] = zero[27]

------------------------------------------------------
Aliased 0 equations, 45 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_7 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_7 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\ProjektBIL.cyprj" -dcpsoc3 ProjektBIL.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.251ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 07 May 2020 13:21:46
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jesper\OneDrive - Aarhus universitet\Elektronik\3-Semester\PROJEKT3\ProjektBIL.cydsn\ProjektBIL.cyprj -d CY8C5888LTI-LP097 ProjektBIL.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWMA:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMA:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMA:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMA:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMA:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMA:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMB:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMB:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMB:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMB:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMB:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMB:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_6:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_277
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_PWM_4'. Fanout=1, Signal=Net_1284
    Digital Clock 3: Automatic-assigning  clock 'Clock_PWM'. Fanout=1, Signal=Net_46
    Digital Clock 4: Automatic-assigning  clock 'Clock_PWM_2'. Fanout=1, Signal=Net_1258
    Digital Clock 5: Automatic-assigning  clock 'Clock_PWM_5'. Fanout=1, Signal=Net_1405
    Digital Clock 6: Automatic-assigning  clock 'Clock_PWM_3'. Fanout=1, Signal=Net_1341
    Digital Clock 7: Automatic-assigning  clock 'Clock_PWM_1'. Fanout=1, Signal=Net_1130
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWMA:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWMB:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_4:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_3, EnableOut: Constant 1
    UDB Clk/Enable \PWM_6:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_4, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_5, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_7 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWMA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWMA(0)__PA ,
            pin_input => Net_100 ,
            pad => Pin_PWMA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ain2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ain2(0)__PA ,
            pad => Ain2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ain1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ain1(0)__PA ,
            pad => Ain1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWMB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWMB(0)__PA ,
            pin_input => Net_1140 ,
            pad => Pin_PWMB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bin1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bin1(0)__PA ,
            pad => Bin1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bin2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bin2(0)__PA ,
            pad => Bin2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = stby(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => stby(0)__PA ,
            pad => stby(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM4(0)__PA ,
            pin_input => Net_1225 ,
            pad => Pin_PWM4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM2(0)__PA ,
            pin_input => Net_1351 ,
            pad => Pin_PWM2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM6(0)__PA ,
            pin_input => Net_1253 ,
            pad => Pin_PWM6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM3(0)__PA ,
            pin_input => Net_1365 ,
            pad => Pin_PWM3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_281 ,
            pad => Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig(0)__PA ,
            pin_input => Net_287 ,
            pad => Trig(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_7 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWMA:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMA:PWMUDB:runmode_enable\ * \PWMA:PWMUDB:tc_i\
        );
        Output = \PWMA:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWMB:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB:PWMUDB:runmode_enable\ * \PWMB:PWMUDB:tc_i\
        );
        Output = \PWMB:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:tc_i\
        );
        Output = \PWM_4:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:runmode_enable\ * \PWM_6:PWMUDB:tc_i\
        );
        Output = \PWM_6:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_7 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_7 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_7
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWMA:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMA:PWMUDB:control_7\
        );
        Output = \PWMA:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMA:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMA:PWMUDB:cmp1_less\
        );
        Output = \PWMA:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMA:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMA:PWMUDB:prevCompare1\ * \PWMA:PWMUDB:cmp1_less\
        );
        Output = \PWMA:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_100, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMA:PWMUDB:runmode_enable\ * \PWMA:PWMUDB:cmp1_less\
        );
        Output = Net_100 (fanout=1)

    MacroCell: Name=\PWMB:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB:PWMUDB:control_7\
        );
        Output = \PWMB:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMB:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB:PWMUDB:cmp1_less\
        );
        Output = \PWMB:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMB:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMB:PWMUDB:prevCompare1\ * \PWMB:PWMUDB:cmp1_less\
        );
        Output = \PWMB:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1140, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB:PWMUDB:runmode_enable\ * \PWMB:PWMUDB:cmp1_less\
        );
        Output = Net_1140 (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1225, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_1225 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1351, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_1351 (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1284) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\
        );
        Output = \PWM_6:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_6:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1284) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_6:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1284) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_6:PWMUDB:prevCompare1\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1253, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1284) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:runmode_enable\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = Net_1253 (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1365, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_1365 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMA:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_46 ,
            cs_addr_2 => \PWMA:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMA:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMA:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMA:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMA:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMB:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1130 ,
            cs_addr_2 => \PWMB:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMB:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMB:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMB:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMB:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1258 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1258 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_4:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
            chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1341 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1341 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
            chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1284 ,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_6:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1284 ,
            cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_6:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_6:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\ ,
            chain_in => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_6:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1405 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1405 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
            chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_14 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMA:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_46 ,
            status_3 => \PWMA:PWMUDB:status_3\ ,
            status_2 => \PWMA:PWMUDB:status_2\ ,
            status_0 => \PWMA:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMB:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1130 ,
            status_3 => \PWMB:PWMUDB:status_3\ ,
            status_2 => \PWMB:PWMUDB:status_2\ ,
            status_0 => \PWMB:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1258 ,
            status_3 => \PWM_4:PWMUDB:status_3\ ,
            status_2 => \PWM_4:PWMUDB:status_2\ ,
            status_0 => \PWM_4:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1341 ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_6:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1284 ,
            status_3 => \PWM_6:PWMUDB:status_3\ ,
            status_2 => \PWM_6:PWMUDB:status_2\ ,
            status_0 => \PWM_6:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1405 ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:status_2\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWMA:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_46 ,
            control_7 => \PWMA:PWMUDB:control_7\ ,
            control_6 => \PWMA:PWMUDB:control_6\ ,
            control_5 => \PWMA:PWMUDB:control_5\ ,
            control_4 => \PWMA:PWMUDB:control_4\ ,
            control_3 => \PWMA:PWMUDB:control_3\ ,
            control_2 => \PWMA:PWMUDB:control_2\ ,
            control_1 => \PWMA:PWMUDB:control_1\ ,
            control_0 => \PWMA:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMB:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1130 ,
            control_7 => \PWMB:PWMUDB:control_7\ ,
            control_6 => \PWMB:PWMUDB:control_6\ ,
            control_5 => \PWMB:PWMUDB:control_5\ ,
            control_4 => \PWMB:PWMUDB:control_4\ ,
            control_3 => \PWMB:PWMUDB:control_3\ ,
            control_2 => \PWMB:PWMUDB:control_2\ ,
            control_1 => \PWMB:PWMUDB:control_1\ ,
            control_0 => \PWMB:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1258 ,
            control_7 => \PWM_4:PWMUDB:control_7\ ,
            control_6 => \PWM_4:PWMUDB:control_6\ ,
            control_5 => \PWM_4:PWMUDB:control_5\ ,
            control_4 => \PWM_4:PWMUDB:control_4\ ,
            control_3 => \PWM_4:PWMUDB:control_3\ ,
            control_2 => \PWM_4:PWMUDB:control_2\ ,
            control_1 => \PWM_4:PWMUDB:control_1\ ,
            control_0 => \PWM_4:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1341 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_6:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1284 ,
            control_7 => \PWM_6:PWMUDB:control_7\ ,
            control_6 => \PWM_6:PWMUDB:control_6\ ,
            control_5 => \PWM_6:PWMUDB:control_5\ ,
            control_4 => \PWM_6:PWMUDB:control_4\ ,
            control_3 => \PWM_6:PWMUDB:control_3\ ,
            control_2 => \PWM_6:PWMUDB:control_2\ ,
            control_1 => \PWM_6:PWMUDB:control_1\ ,
            control_0 => \PWM_6:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1405 ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_287 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_uart_rx
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   54 :  138 :  192 : 28.13 %
  Unique P-terms              :   74 :  310 :  384 : 19.27 %
  Total P-terms               :   83 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.189ms
Tech Mapping phase: Elapsed time ==> 0s.319ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(0)][IoId=(2)] : Ain1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Ain2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Bin1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Bin2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Echo(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_PWM2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_PWM3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_PWM4(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_PWM6(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_PWMA(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_PWMB(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Trig(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : stby(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.459ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   26 :   22 :   48 :  54.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            3.12
               Macrocells :            2.08
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.132ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       6.07 :       3.60
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_7 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_7 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_7
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_7 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_14 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_287 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1341 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
        chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1351, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_1351 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1405 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1341 ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1341 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_4:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:tc_i\
        );
        Output = \PWM_4:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1225, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_1225 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1258 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_4:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
        chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1258 ,
        status_3 => \PWM_4:PWMUDB:status_3\ ,
        status_2 => \PWM_4:PWMUDB:status_2\ ,
        status_0 => \PWM_4:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1258 ,
        control_7 => \PWM_4:PWMUDB:control_7\ ,
        control_6 => \PWM_4:PWMUDB:control_6\ ,
        control_5 => \PWM_4:PWMUDB:control_5\ ,
        control_4 => \PWM_4:PWMUDB:control_4\ ,
        control_3 => \PWM_4:PWMUDB:control_3\ ,
        control_2 => \PWM_4:PWMUDB:control_2\ ,
        control_1 => \PWM_4:PWMUDB:control_1\ ,
        control_0 => \PWM_4:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1253, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1284) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:runmode_enable\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = Net_1253 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1284 ,
        cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_6:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1341 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1405 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
        chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1405 ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:status_2\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1405 ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1365, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1405) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_1365 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1258 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_6:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1284) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:control_7\
        );
        Output = \PWM_6:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_6:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:runmode_enable\ * \PWM_6:PWMUDB:tc_i\
        );
        Output = \PWM_6:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_6:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1284) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_6:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1284) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_6:PWMUDB:prevCompare1\ * \PWM_6:PWMUDB:cmp1_less\
        );
        Output = \PWM_6:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_6:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1284 ,
        cs_addr_2 => \PWM_6:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_6:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_6:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_6:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_6:PWMUDB:status_3\ ,
        chain_in => \PWM_6:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_6:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_6:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1284 ,
        status_3 => \PWM_6:PWMUDB:status_3\ ,
        status_2 => \PWM_6:PWMUDB:status_2\ ,
        status_0 => \PWM_6:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_6:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1284 ,
        control_7 => \PWM_6:PWMUDB:control_7\ ,
        control_6 => \PWM_6:PWMUDB:control_6\ ,
        control_5 => \PWM_6:PWMUDB:control_5\ ,
        control_4 => \PWM_6:PWMUDB:control_4\ ,
        control_3 => \PWM_6:PWMUDB:control_3\ ,
        control_2 => \PWM_6:PWMUDB:control_2\ ,
        control_1 => \PWM_6:PWMUDB:control_1\ ,
        control_0 => \PWM_6:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWMA:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMA:PWMUDB:cmp1_less\
        );
        Output = \PWMA:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWMA:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMA:PWMUDB:runmode_enable\ * \PWMA:PWMUDB:tc_i\
        );
        Output = \PWMA:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWMA:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMA:PWMUDB:prevCompare1\ * \PWMA:PWMUDB:cmp1_less\
        );
        Output = \PWMA:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWMA:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_46 ,
        cs_addr_2 => \PWMA:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMA:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMA:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMA:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMA:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMA:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_46 ,
        status_3 => \PWMA:PWMUDB:status_3\ ,
        status_2 => \PWMA:PWMUDB:status_2\ ,
        status_0 => \PWMA:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWMA:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMA:PWMUDB:control_7\
        );
        Output = \PWMA:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_100, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMA:PWMUDB:runmode_enable\ * \PWMA:PWMUDB:cmp1_less\
        );
        Output = Net_100 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWMA:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_46 ,
        control_7 => \PWMA:PWMUDB:control_7\ ,
        control_6 => \PWMA:PWMUDB:control_6\ ,
        control_5 => \PWMA:PWMUDB:control_5\ ,
        control_4 => \PWMA:PWMUDB:control_4\ ,
        control_3 => \PWMA:PWMUDB:control_3\ ,
        control_2 => \PWMA:PWMUDB:control_2\ ,
        control_1 => \PWMA:PWMUDB:control_1\ ,
        control_0 => \PWMA:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWMB:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMB:PWMUDB:prevCompare1\ * \PWMB:PWMUDB:cmp1_less\
        );
        Output = \PWMB:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMB:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB:PWMUDB:cmp1_less\
        );
        Output = \PWMB:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1140, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB:PWMUDB:runmode_enable\ * \PWMB:PWMUDB:cmp1_less\
        );
        Output = Net_1140 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWMB:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB:PWMUDB:runmode_enable\ * \PWMB:PWMUDB:tc_i\
        );
        Output = \PWMB:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWMB:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB:PWMUDB:control_7\
        );
        Output = \PWMB:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMB:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1130 ,
        cs_addr_2 => \PWMB:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMB:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMB:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMB:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMB:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMB:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1130 ,
        status_3 => \PWMB:PWMUDB:status_3\ ,
        status_2 => \PWMB:PWMUDB:status_2\ ,
        status_0 => \PWMB:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMB:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1130 ,
        control_7 => \PWMB:PWMUDB:control_7\ ,
        control_6 => \PWMB:PWMUDB:control_6\ ,
        control_5 => \PWMB:PWMUDB:control_5\ ,
        control_4 => \PWMB:PWMUDB:control_4\ ,
        control_3 => \PWMB:PWMUDB:control_3\ ,
        control_2 => \PWMB:PWMUDB:control_2\ ,
        control_1 => \PWMB:PWMUDB:control_1\ ,
        control_0 => \PWMB:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_uart_rx
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_PWMA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWMA(0)__PA ,
        pin_input => Net_100 ,
        pad => Pin_PWMA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_PWMB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWMB(0)__PA ,
        pin_input => Net_1140 ,
        pad => Pin_PWMB(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Ain1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ain1(0)__PA ,
        pad => Ain1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Ain2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ain2(0)__PA ,
        pad => Ain2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Bin1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bin1(0)__PA ,
        pad => Bin1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Bin2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bin2(0)__PA ,
        pad => Bin2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = stby(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => stby(0)__PA ,
        pad => stby(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Trig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig(0)__PA ,
        pin_input => Net_287 ,
        pad => Trig(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_281 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_PWM2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM2(0)__PA ,
        pin_input => Net_1351 ,
        pad => Pin_PWM2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_PWM3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM3(0)__PA ,
        pin_input => Net_1365 ,
        pad => Pin_PWM3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PWM4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM4(0)__PA ,
        pin_input => Net_1225 ,
        pad => Pin_PWM4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_PWM6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM6(0)__PA ,
        pin_input => Net_1253 ,
        pad => Pin_PWM6(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_7 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_277 ,
            dclk_0 => Net_277_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => Net_1284 ,
            dclk_2 => Net_1284_local ,
            dclk_glb_3 => Net_46 ,
            dclk_3 => Net_46_local ,
            dclk_glb_4 => Net_1258 ,
            dclk_4 => Net_1258_local ,
            dclk_glb_5 => Net_1405 ,
            dclk_5 => Net_1405_local ,
            dclk_glb_6 => Net_1341 ,
            dclk_6 => Net_1341_local ,
            dclk_glb_7 => Net_1130 ,
            dclk_7 => Net_1130_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_277 ,
            enable => Net_281 ,
            timer_reset => Net_287 ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => \Timer_1:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-------------
   0 |   0 |     * |      NONE |         CMOS_OUT | Pin_PWMA(0) | In(Net_100)
     |   1 |     * |      NONE |         CMOS_OUT | Pin_PWMB(0) | In(Net_1140)
     |   2 |     * |      NONE |    RES_PULL_DOWN |     Ain1(0) | 
     |   3 |     * |      NONE |    RES_PULL_DOWN |     Ain2(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |     Bin1(0) | 
     |   5 |     * |      NONE |    RES_PULL_DOWN |     Bin2(0) | 
     |   6 |     * |      NONE |    RES_PULL_DOWN |     stby(0) | 
-----+-----+-------+-----------+------------------+-------------+-------------
   1 |   6 |     * |      NONE |         CMOS_OUT |     Trig(0) | In(Net_287)
     |   7 |     * |      NONE |    RES_PULL_DOWN |     Echo(0) | FB(Net_281)
-----+-----+-------+-----------+------------------+-------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT | Pin_PWM2(0) | In(Net_1351)
     |   3 |     * |      NONE |         CMOS_OUT | Pin_PWM3(0) | In(Net_1365)
     |   4 |     * |      NONE |         CMOS_OUT | Pin_PWM4(0) | In(Net_1225)
     |   6 |     * |      NONE |         CMOS_OUT | Pin_PWM6(0) | In(Net_1253)
-----+-----+-------+-----------+------------------+-------------+-------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |     Rx_1(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |     Tx_1(0) | In(Net_2)
------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.108ms
Digital Placement phase: Elapsed time ==> 2s.605ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ProjektBIL_r.vh2" --pcf-path "ProjektBIL.pco" --des-name "ProjektBIL" --dsf-path "ProjektBIL.dsf" --sdc-path "ProjektBIL.sdc" --lib-path "ProjektBIL_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.984ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ProjektBIL_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.898ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.362ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.249ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.249ms
API generation phase: Elapsed time ==> 2s.886ms
Dependency generation phase: Elapsed time ==> 0s.049ms
Cleanup phase: Elapsed time ==> 0s.000ms
