/*
###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID ws28)
#  Generated on:      Sun Nov 30 14:43:05 2025
#  Design:            pll
#  Command:           saveNetlist pll_apr.v
###############################################################
*/
/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : R-2020.09-SP5
// Date      : Thu Nov 27 16:32:55 2025
/////////////////////////////////////////////////////////////
module buffer_15_0 (
	out, 
	in);
   output out;
   input in;

   assign out = in ;
endmodule

module buffer_15 (
	out, 
	in);
   output out;
   input in;

   // Internal wires
   wire n1;

   CLKBUFX3 U0 (.A(in),
	.Y(n1));
   CLKBUFX3 U1 (.A(n1),
	.Y(out));
endmodule

module buffer_15_SPC_1 (
	out, 
	in);
   output out;
   input in;

   // Internal wires
   wire n1;

   CLKBUFX3 U0 (.A(in),
	.Y(n1));
   CLKBUFX3 U1 (.A(n1),
	.Y(out));
endmodule

module buffer_15_SPC_2 (
	out, 
	in);
   output out;
   input in;

   // Internal wires
   wire n1;

   CLKBUFX3 U0 (.A(in),
	.Y(n1));
   CLKBUFX3 U1 (.A(n1),
	.Y(out));
endmodule

module buffer_15_SPC_3 (
	out, 
	in);
   output out;
   input in;

   // Internal wires
   wire n1;

   CLKBUFX3 U0 (.A(in),
	.Y(n1));
   CLKBUFX3 U1 (.A(n1),
	.Y(out));
endmodule

module buffer_15_SPC_4 (
	out, 
	in);
   output out;
   input in;

   // Internal wires
   wire n1;

   CLKBUFX3 U0 (.A(in),
	.Y(n1));
   CLKBUFX3 U1 (.A(n1),
	.Y(out));
endmodule

module buffer_15_SPC_5 (
	out, 
	in);
   output out;
   input in;

   // Internal wires
   wire n1;

   CLKBUFX3 U0 (.A(in),
	.Y(n1));
   CLKBUFX3 U1 (.A(n1),
	.Y(out));
endmodule

module buffer_15_SPC_6 (
	out, 
	in);
   output out;
   input in;

   // Internal wires
   wire n1;

   CLKBUFX3 U0 (.A(in),
	.Y(n1));
   CLKBUFX3 U1 (.A(n1),
	.Y(out));
endmodule

module buffer_15_SPC_7 (
	out, 
	in);
   output out;
   input in;

   // Internal wires
   wire n1;

   CLKBUFX3 U0 (.A(in),
	.Y(n1));
   CLKBUFX3 U1 (.A(n1),
	.Y(out));
endmodule

module dco (
	clk_out, 
	lambda, 
	lambda_bar, 
	e);
   output clk_out;
   input [7:0] lambda;
   input [7:0] lambda_bar;
   input e;

   // Internal wires
   wire clk_preout;
   wire en_clk;
   wire clk_1;
   wire clk_2;
   wire clk_3;
   wire clk_4;
   wire clk_5;
   wire clk_6;
   wire clk_7;
   wire clk_8;
   wire clk_2_2;
   wire clk_3_2;
   wire clk_4_2;
   wire clk_5_2;
   wire clk_6_2;
   wire clk_7_2;
   wire clk_8_2;

   CLKNAND2X2 U1 (.A(e),
	.B(clk_preout),
	.Y(en_clk));
   buffer_15 bc1 (.out(clk_1),
	.in(en_clk));
   buffer_15_SPC_1 bc2 (.out(clk_2),
	.in(clk_1));
   buffer_15_SPC_2 bc3 (.out(clk_3),
	.in(clk_2));
   buffer_15_SPC_3 bc4 (.out(clk_4),
	.in(clk_3));
   buffer_15_SPC_4 bc5 (.out(clk_5),
	.in(clk_4));
   buffer_15_SPC_5 bc6 (.out(clk_6),
	.in(clk_5));
   buffer_15_SPC_6 bc7 (.out(clk_7),
	.in(clk_6));
   buffer_15_SPC_7 bc8 (.out(clk_8),
	.in(clk_7));
   TBUFX4 buf_1 (.A(clk_1),
	.OE(lambda[0]),
	.Y(clk_preout));
   TBUFX4 buf_2 (.A(clk_2),
	.OE(lambda[1]),
	.Y(clk_2_2));
   TBUFX4 buf_2_2 (.A(clk_2_2),
	.OE(lambda_bar[0]),
	.Y(clk_preout));
   TBUFX4 buf_3 (.A(clk_3),
	.OE(lambda[2]),
	.Y(clk_3_2));
   TBUFX4 buf_3_2 (.A(clk_3_2),
	.OE(lambda_bar[1]),
	.Y(clk_2_2));
   TBUFX4 buf_4 (.A(clk_4),
	.OE(lambda[3]),
	.Y(clk_4_2));
   TBUFX4 buf_4_2 (.A(clk_4_2),
	.OE(lambda_bar[2]),
	.Y(clk_3_2));
   TBUFX4 buf_5 (.A(clk_5),
	.OE(lambda[4]),
	.Y(clk_5_2));
   TBUFX4 buf_5_2 (.A(clk_5_2),
	.OE(lambda_bar[3]),
	.Y(clk_4_2));
   TBUFX4 buf_6 (.A(clk_6),
	.OE(lambda[5]),
	.Y(clk_6_2));
   TBUFX4 buf_6_2 (.A(clk_6_2),
	.OE(lambda_bar[4]),
	.Y(clk_5_2));
   TBUFX4 buf_7 (.A(clk_7),
	.OE(lambda[6]),
	.Y(clk_7_2));
   TBUFX4 buf_7_2 (.A(clk_7_2),
	.OE(lambda_bar[5]),
	.Y(clk_6_2));
   TBUFX4 buf_8 (.A(clk_8),
	.OE(lambda[7]),
	.Y(clk_8_2));
   TBUFX4 buf_8_2 (.A(clk_8_2),
	.OE(lambda_bar[6]),
	.Y(clk_7_2));
   CLKBUFX6 buf_out (.A(clk_preout),
	.Y(clk_out));
endmodule

module pll (
	clk_out, 
	locked, 
	clk, 
	rst_n);
   output clk_out;
   output locked;
   input clk;
   input rst_n;

   // Internal wires
   wire LTIE_LTIEHI_NET;
   wire start;
   wire N179;
   wire clk_ref;
   wire clk_ref_b1;
   wire clk_div_dff;
   wire clk_ref_dff;
   wire N193;
   wire racing_r;
   wire locker_s;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire [2:0] state;
   wire [1:0] cnt;
   wire [2:0] x;
   wire [7:0] lambda;
   wire [7:0] lambda_bar;
   wire [5:0] clk_shift;

   assign locked = N193 ;

   TIEHI LTIE_LTIEHI (.Y(LTIE_LTIEHI_NET));
   buffer_15_0 ub_1 (.out(clk_ref_b1),
	.in(clk_ref));
   dco u_dco (.clk_out(clk_out),
	.lambda(lambda),
	.lambda_bar(lambda_bar),
	.e(start));
   OAI21X1 U3 (.A0(n1),
	.A1(n2),
	.B0(clk_ref_dff),
	.Y(racing_r));
   AOI21X1 U4 (.A0(n3),
	.A1(n1),
	.B0(n2),
	.Y(locker_s));
   CLKINVX1 U5 (.A(racing_r),
	.Y(n2));
   CLKINVX1 U6 (.A(clk_div_dff),
	.Y(n1));
   AOI21BX1 U7 (.A0(clk_div_dff),
	.A1(clk_ref_dff),
	.B0N(start),
	.Y(n50));
   NOR2BX1 U8 (.AN(rst_n),
	.B(clk_ref_b1),
	.Y(n51));
   XNOR2X1 U9 (.A(cnt[1]),
	.B(n4),
	.Y(n52));
   OAI2BB1X1 U10 (.A0N(n5),
	.A1N(cnt[0]),
	.B0(n4),
	.Y(n53));
   CLKINVX1 U11 (.A(n6),
	.Y(n4));
   CLKNAND2X2 U13 (.A(n7),
	.B(n8),
	.Y(n55));
   AOI22XL U14 (.A0(n9),
	.A1(n10),
	.B0(lambda_bar[7]),
	.B1(n11),
	.Y(n7));
   CLKNAND2X2 U15 (.A(n12),
	.B(n8),
	.Y(n56));
   AOI22XL U16 (.A0(n9),
	.A1(n13),
	.B0(lambda_bar[6]),
	.B1(n11),
	.Y(n12));
   CLKNAND2X2 U17 (.A(n14),
	.B(n15),
	.Y(n57));
   AOI22XL U18 (.A0(n9),
	.A1(n10),
	.B0(lambda_bar[5]),
	.B1(n11),
	.Y(n14));
   OAI2B11X1 U19 (.A0(n16),
	.A1N(n13),
	.B0(n17),
	.C0(n18),
	.Y(n58));
   CLKNAND2X2 U20 (.A(lambda_bar[4]),
	.B(n11),
	.Y(n18));
   CLKNAND2X2 U21 (.A(n19),
	.B(n8),
	.Y(n59));
   AOI22XL U22 (.A0(n9),
	.A1(n20),
	.B0(lambda_bar[3]),
	.B1(n11),
	.Y(n19));
   CLKNAND2X2 U23 (.A(n21),
	.B(n8),
	.Y(n60));
   AND2X1 U24 (.A(n22),
	.B(n23),
	.Y(n8));
   AOI22XL U25 (.A0(n9),
	.A1(n24),
	.B0(lambda_bar[2]),
	.B1(n11),
	.Y(n21));
   CLKNAND2X2 U26 (.A(n25),
	.B(n15),
	.Y(n61));
   AOI22XL U27 (.A0(n9),
	.A1(n20),
	.B0(lambda_bar[1]),
	.B1(n11),
	.Y(n25));
   CLKNAND2X2 U28 (.A(n26),
	.B(n15),
	.Y(n62));
   AND2X1 U29 (.A(n17),
	.B(n23),
	.Y(n15));
   AOI22XL U30 (.A0(n9),
	.A1(n24),
	.B0(lambda_bar[0]),
	.B1(n11),
	.Y(n26));
   OAI2B2X1 U31 (.A0(n27),
	.A1N(lambda[7]),
	.B0(n17),
	.B1(n10),
	.Y(n63));
   OAI2B2X1 U32 (.A0(n27),
	.A1N(lambda[6]),
	.B0(n17),
	.B1(n13),
	.Y(n64));
   OAI2B2X1 U33 (.A0(n27),
	.A1N(lambda[5]),
	.B0(n10),
	.B1(n22),
	.Y(n65));
   CLKNAND2X2 U34 (.A(x[2]),
	.B(x[0]),
	.Y(n10));
   OAI211XL U35 (.A0(n13),
	.A1(n22),
	.B0(n23),
	.C0(n28),
	.Y(n66));
   CLKNAND2X2 U36 (.A(lambda[4]),
	.B(n11),
	.Y(n28));
   CLKNAND2X2 U37 (.A(x[2]),
	.B(n29),
	.Y(n13));
   OAI2B2X1 U38 (.A0(n27),
	.A1N(lambda[3]),
	.B0(n17),
	.B1(n20),
	.Y(n67));
   OAI2B2X1 U39 (.A0(n27),
	.A1N(lambda[2]),
	.B0(n17),
	.B1(n24),
	.Y(n68));
   CLKNAND2X2 U40 (.A(x[1]),
	.B(n9),
	.Y(n17));
   OAI2B2X1 U41 (.A0(n27),
	.A1N(lambda[1]),
	.B0(n22),
	.B1(n20),
	.Y(n69));
   CLKNAND2X2 U42 (.A(x[0]),
	.B(n30),
	.Y(n20));
   OAI2B2X1 U43 (.A0(n27),
	.A1N(lambda[0]),
	.B0(n22),
	.B1(n24),
	.Y(n70));
   CLKNAND2X2 U44 (.A(n30),
	.B(n29),
	.Y(n24));
   CLKNAND2X2 U45 (.A(n9),
	.B(n31),
	.Y(n22));
   OAI21X1 U46 (.A0(n30),
	.A1(n32),
	.B0(n33),
	.Y(n71));
   OAI2BB1X1 U47 (.A0N(n23),
	.A1N(n34),
	.B0(n32),
	.Y(n33));
   OAI21X1 U48 (.A0(n5),
	.A1(n35),
	.B0(n23),
	.Y(n32));
   CLKINVX1 U49 (.A(n36),
	.Y(n23));
   CLKINVX1 U50 (.A(x[2]),
	.Y(n30));
   OAI31X1 U51 (.A0(n31),
	.A1(n36),
	.A2(n37),
	.B0(n38),
	.Y(n72));
   OAI2B1X1 U52 (.A0(n39),
	.A1N(cnt[0]),
	.B0(n37),
	.Y(n38));
   CLKINVX1 U53 (.A(x[1]),
	.Y(n31));
   OAI32XL U54 (.A0(n5),
	.A1(n40),
	.A2(n34),
	.B0(n29),
	.B1(n41),
	.Y(n73));
   CLKINVX1 U55 (.A(n40),
	.Y(n41));
   CLKINVX1 U56 (.A(x[0]),
	.Y(n29));
   NOR2X1 U57 (.A(cnt[0]),
	.B(n39),
	.Y(n34));
   NOR2X1 U58 (.A(n42),
	.B(n3),
	.Y(n39));
   CLKINVX1 U59 (.A(locker_s),
	.Y(n3));
   AOI222XL U60 (.A0(x[2]),
	.A1(cnt[1]),
	.B0(n43),
	.B1(x[0]),
	.C0(x[1]),
	.C1(cnt[0]),
	.Y(n42));
   AOI221XL U61 (.A0(cnt[0]),
	.A1(n37),
	.B0(n35),
	.B1(n6),
	.C0(n36),
	.Y(n40));
   NOR2X1 U62 (.A(n11),
	.B(state[2]),
	.Y(n36));
   NOR2X1 U63 (.A(n5),
	.B(cnt[0]),
	.Y(n6));
   AOI211X1 U65 (.A0(cnt[1]),
	.A1(cnt[0]),
	.B0(n43),
	.C0(n5),
	.Y(n37));
   OAI221X1 U66 (.A0(n44),
	.A1(n45),
	.B0(state[2]),
	.B1(state[0]),
	.C0(n11),
	.Y(n74));
   OAI221X1 U67 (.A0(state[2]),
	.A1(n46),
	.B0(n44),
	.B1(n47),
	.C0(n48),
	.Y(n75));
   OAI2B11X1 U68 (.A0(n16),
	.A1N(n43),
	.B0(n5),
	.C0(n44),
	.Y(n76));
   AOI21X1 U69 (.A0(state[1]),
	.A1(state[2]),
	.B0(N193),
	.Y(n44));
   NAND3XL U70 (.A(state[0]),
	.B(n49),
	.C(state[1]),
	.Y(n5));
   CLKINVX1 U71 (.A(n9),
	.Y(n16));
   NOR2X1 U74 (.A(state[1]),
	.B(state[0]),
	.Y(n27));
   NOR2X1 U75 (.A(cnt[0]),
	.B(cnt[1]),
	.Y(n43));
   NOR2X1 U76 (.A(n46),
	.B(n49),
	.Y(N193));
   CLKNAND2X2 U77 (.A(n48),
	.B(n46),
	.Y(N179));
   CLKNAND2X2 U78 (.A(state[0]),
	.B(n47),
	.Y(n46));
   CLKINVX1 U79 (.A(state[1]),
	.Y(n47));
   NAND3XL U80 (.A(n45),
	.B(n49),
	.C(state[1]),
	.Y(n48));
   CLKINVX1 U81 (.A(state[2]),
	.Y(n49));
   CLKINVX1 U82 (.A(state[0]),
	.Y(n45));
   DFFRQX2 clk_div_dff_reg (.D(LTIE_LTIEHI_NET),
	.CK(clk_shift[5]),
	.RN(n50),
	.Q(clk_div_dff));
   DFFRQX2 clk_ref_dff_reg (.D(LTIE_LTIEHI_NET),
	.CK(clk_ref),
	.RN(n50),
	.Q(clk_ref_dff));
   DFFRQX2 clk_ref_reg (.D(LTIE_LTIEHI_NET),
	.CK(clk),
	.RN(n51),
	.Q(clk_ref));
   DFFRQX2 start_reg (.D(N179),
	.CK(clk),
	.RN(rst_n),
	.Q(start));
   DFFRQX2 \lambda_bar_reg[4]  (.D(n58),
	.CK(clk),
	.RN(rst_n),
	.Q(lambda_bar[4]));
   DFFRQX2 \lambda_reg[6]  (.D(n64),
	.CK(clk),
	.RN(rst_n),
	.Q(lambda[6]));
   DFFRQX2 \lambda_reg[2]  (.D(n68),
	.CK(clk),
	.RN(rst_n),
	.Q(lambda[2]));
   DFFRQX2 \lambda_reg[0]  (.D(n70),
	.CK(clk),
	.RN(rst_n),
	.Q(lambda[0]));
   DFFRQX2 \lambda_reg[7]  (.D(n63),
	.CK(clk),
	.RN(rst_n),
	.Q(lambda[7]));
   DFFRQX2 \lambda_reg[5]  (.D(n65),
	.CK(clk),
	.RN(rst_n),
	.Q(lambda[5]));
   DFFRQX2 \lambda_reg[3]  (.D(n67),
	.CK(clk),
	.RN(rst_n),
	.Q(lambda[3]));
   DFFRQX2 \lambda_reg[1]  (.D(n69),
	.CK(clk),
	.RN(rst_n),
	.Q(lambda[1]));
   DFFSQXL \lambda_reg[4]  (.D(n66),
	.CK(clk),
	.SN(rst_n),
	.Q(lambda[4]));
   DFFSQXL \lambda_bar_reg[7]  (.D(n55),
	.CK(clk),
	.SN(rst_n),
	.Q(lambda_bar[7]));
   DFFSQXL \lambda_bar_reg[6]  (.D(n56),
	.CK(clk),
	.SN(rst_n),
	.Q(lambda_bar[6]));
   DFFSQXL \lambda_bar_reg[2]  (.D(n60),
	.CK(clk),
	.SN(rst_n),
	.Q(lambda_bar[2]));
   DFFSHQX2 \lambda_bar_reg[0]  (.D(n62),
	.CK(clk),
	.SN(rst_n),
	.Q(lambda_bar[0]));
   DFFSHQX2 \lambda_bar_reg[5]  (.D(n57),
	.CK(clk),
	.SN(rst_n),
	.Q(lambda_bar[5]));
   DFFSQXL \lambda_bar_reg[3]  (.D(n59),
	.CK(clk),
	.SN(rst_n),
	.Q(lambda_bar[3]));
   DFFSQXL \lambda_bar_reg[1]  (.D(n61),
	.CK(clk),
	.SN(rst_n),
	.Q(lambda_bar[1]));
   DFFSQXL \x_reg[2]  (.D(n71),
	.CK(clk),
	.SN(rst_n),
	.Q(x[2]));
   DFFRQX2 \x_reg[0]  (.D(n73),
	.CK(clk),
	.RN(rst_n),
	.Q(x[0]));
   DFFRQX2 \x_reg[1]  (.D(n72),
	.CK(clk),
	.RN(rst_n),
	.Q(x[1]));
   DFFRQX2 \cnt_reg[0]  (.D(n53),
	.CK(clk),
	.RN(rst_n),
	.Q(cnt[0]));
   DFFRQX2 \state_reg[0]  (.D(n74),
	.CK(clk),
	.RN(rst_n),
	.Q(state[0]));
   DFFRQX2 \state_reg[1]  (.D(n75),
	.CK(clk),
	.RN(rst_n),
	.Q(state[1]));
   DFFRQX2 \state_reg[2]  (.D(n76),
	.CK(clk),
	.RN(rst_n),
	.Q(state[2]));
   DFFSQXL \clk_shift_reg[1]  (.D(n54),
	.CK(clk_out),
	.SN(start),
	.Q(clk_shift[1]));
   DFFSQXL \clk_shift_reg[2]  (.D(clk_shift[1]),
	.CK(clk_out),
	.SN(start),
	.Q(clk_shift[2]));
   DFFSQXL \clk_shift_reg[3]  (.D(clk_shift[2]),
	.CK(clk_out),
	.SN(start),
	.Q(clk_shift[3]));
   DFFSQXL \clk_shift_reg[4]  (.D(clk_shift[3]),
	.CK(clk_out),
	.SN(start),
	.Q(clk_shift[4]));
   DFFSX2 \clk_shift_reg[5]  (.D(clk_shift[4]),
	.CK(clk_out),
	.SN(start),
	.Q(clk_shift[5]),
	.QN(n54));
   DFFSX2 \cnt_reg[1]  (.D(n52),
	.CK(clk),
	.SN(rst_n),
	.Q(cnt[1]),
	.QN(n35));
   NOR2X2 U83 (.A(n49),
	.B(n11),
	.Y(n9));
   INVX2 U84 (.A(n27),
	.Y(n11));
endmodule

