ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_tx;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  63:Core/Src/stm32f4xx_hal_msp.c **** 
  64:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  65:Core/Src/stm32f4xx_hal_msp.c **** /**
  66:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32f4xx_hal_msp.c ****   */
  68:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 69 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 74 3 view .LVU1
  41              	.LBB2:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 3


  42              		.loc 1 74 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 74 3 view .LVU3
  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 74 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 74 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 74 3 view .LVU6
  75:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 75 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 75 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 75 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 75 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 75 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 75 3 view .LVU12
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  79:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 79 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00100 		mvn	r0, #1
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 84 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 4


  89              		.cfi_endproc
  90              	.LFE130:
  92              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  93              		.align	1
  94              		.global	HAL_I2C_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_I2C_MspInit:
 100              	.LVL1:
 101              	.LFB131:
  85:Core/Src/stm32f4xx_hal_msp.c **** 
  86:Core/Src/stm32f4xx_hal_msp.c **** /**
  87:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  88:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  90:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f4xx_hal_msp.c **** */
  92:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  93:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 93 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 32
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 93 1 is_stmt 0 view .LVU16
 107 0000 70B5     		push	{r4, r5, r6, lr}
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 16
 110              		.cfi_offset 4, -16
 111              		.cfi_offset 5, -12
 112              		.cfi_offset 6, -8
 113              		.cfi_offset 14, -4
 114 0002 88B0     		sub	sp, sp, #32
 115              	.LCFI4:
 116              		.cfi_def_cfa_offset 48
  94:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 117              		.loc 1 94 3 is_stmt 1 view .LVU17
 118              		.loc 1 94 20 is_stmt 0 view .LVU18
 119 0004 0023     		movs	r3, #0
 120 0006 0393     		str	r3, [sp, #12]
 121 0008 0493     		str	r3, [sp, #16]
 122 000a 0593     		str	r3, [sp, #20]
 123 000c 0693     		str	r3, [sp, #24]
 124 000e 0793     		str	r3, [sp, #28]
  95:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 125              		.loc 1 95 3 is_stmt 1 view .LVU19
 126              		.loc 1 95 10 is_stmt 0 view .LVU20
 127 0010 0268     		ldr	r2, [r0]
 128              		.loc 1 95 5 view .LVU21
 129 0012 254B     		ldr	r3, .L11
 130 0014 9A42     		cmp	r2, r3
 131 0016 01D0     		beq	.L9
 132              	.LVL2:
 133              	.L5:
  96:Core/Src/stm32f4xx_hal_msp.c ****   {
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  98:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 5


  99:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 101:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 103:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 104:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 105:Core/Src/stm32f4xx_hal_msp.c ****     */
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 114:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 DMA Init */
 117:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1_TX Init */
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Instance = DMA1_Stream6;
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 128:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 129:Core/Src/stm32f4xx_hal_msp.c ****     {
 130:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 131:Core/Src/stm32f4xx_hal_msp.c ****     }
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt Init */
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c ****   }
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c **** }
 134              		.loc 1 143 1 view .LVU22
 135 0018 08B0     		add	sp, sp, #32
 136              	.LCFI5:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 16
 139              		@ sp needed
 140 001a 70BD     		pop	{r4, r5, r6, pc}
 141              	.LVL3:
 142              	.L9:
 143              	.LCFI6:
 144              		.cfi_restore_state
 145              		.loc 1 143 1 view .LVU23
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 6


 146 001c 0446     		mov	r4, r0
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 101 5 is_stmt 1 view .LVU24
 148              	.LBB4:
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 149              		.loc 1 101 5 view .LVU25
 150 001e 0025     		movs	r5, #0
 151 0020 0195     		str	r5, [sp, #4]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 152              		.loc 1 101 5 view .LVU26
 153 0022 224E     		ldr	r6, .L11+4
 154 0024 336B     		ldr	r3, [r6, #48]
 155 0026 43F00203 		orr	r3, r3, #2
 156 002a 3363     		str	r3, [r6, #48]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 157              		.loc 1 101 5 view .LVU27
 158 002c 336B     		ldr	r3, [r6, #48]
 159 002e 03F00203 		and	r3, r3, #2
 160 0032 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 161              		.loc 1 101 5 view .LVU28
 162 0034 019B     		ldr	r3, [sp, #4]
 163              	.LBE4:
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 164              		.loc 1 101 5 view .LVU29
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 165              		.loc 1 106 5 view .LVU30
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 166              		.loc 1 106 25 is_stmt 0 view .LVU31
 167 0036 C023     		movs	r3, #192
 168 0038 0393     		str	r3, [sp, #12]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 107 5 is_stmt 1 view .LVU32
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 107 26 is_stmt 0 view .LVU33
 171 003a 1223     		movs	r3, #18
 172 003c 0493     		str	r3, [sp, #16]
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 173              		.loc 1 108 5 is_stmt 1 view .LVU34
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 174              		.loc 1 109 5 view .LVU35
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 175              		.loc 1 109 27 is_stmt 0 view .LVU36
 176 003e 0323     		movs	r3, #3
 177 0040 0693     		str	r3, [sp, #24]
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 178              		.loc 1 110 5 is_stmt 1 view .LVU37
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 179              		.loc 1 110 31 is_stmt 0 view .LVU38
 180 0042 0423     		movs	r3, #4
 181 0044 0793     		str	r3, [sp, #28]
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 182              		.loc 1 111 5 is_stmt 1 view .LVU39
 183 0046 03A9     		add	r1, sp, #12
 184 0048 1948     		ldr	r0, .L11+8
 185              	.LVL4:
 111:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 7


 186              		.loc 1 111 5 is_stmt 0 view .LVU40
 187 004a FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL5:
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 114 5 is_stmt 1 view .LVU41
 190              	.LBB5:
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 191              		.loc 1 114 5 view .LVU42
 192 004e 0295     		str	r5, [sp, #8]
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 193              		.loc 1 114 5 view .LVU43
 194 0050 336C     		ldr	r3, [r6, #64]
 195 0052 43F40013 		orr	r3, r3, #2097152
 196 0056 3364     		str	r3, [r6, #64]
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 197              		.loc 1 114 5 view .LVU44
 198 0058 336C     		ldr	r3, [r6, #64]
 199 005a 03F40013 		and	r3, r3, #2097152
 200 005e 0293     		str	r3, [sp, #8]
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 201              		.loc 1 114 5 view .LVU45
 202 0060 029B     		ldr	r3, [sp, #8]
 203              	.LBE5:
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 204              		.loc 1 114 5 view .LVU46
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 205              		.loc 1 118 5 view .LVU47
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 206              		.loc 1 118 27 is_stmt 0 view .LVU48
 207 0062 1448     		ldr	r0, .L11+12
 208 0064 144B     		ldr	r3, .L11+16
 209 0066 0360     		str	r3, [r0]
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 210              		.loc 1 119 5 is_stmt 1 view .LVU49
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 211              		.loc 1 119 31 is_stmt 0 view .LVU50
 212 0068 4FF00073 		mov	r3, #33554432
 213 006c 4360     		str	r3, [r0, #4]
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 214              		.loc 1 120 5 is_stmt 1 view .LVU51
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 215              		.loc 1 120 33 is_stmt 0 view .LVU52
 216 006e 4023     		movs	r3, #64
 217 0070 8360     		str	r3, [r0, #8]
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 218              		.loc 1 121 5 is_stmt 1 view .LVU53
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 219              		.loc 1 121 33 is_stmt 0 view .LVU54
 220 0072 C560     		str	r5, [r0, #12]
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 221              		.loc 1 122 5 is_stmt 1 view .LVU55
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 222              		.loc 1 122 30 is_stmt 0 view .LVU56
 223 0074 4FF48063 		mov	r3, #1024
 224 0078 0361     		str	r3, [r0, #16]
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 225              		.loc 1 123 5 is_stmt 1 view .LVU57
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 8


 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 226              		.loc 1 123 43 is_stmt 0 view .LVU58
 227 007a 4561     		str	r5, [r0, #20]
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 228              		.loc 1 124 5 is_stmt 1 view .LVU59
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 229              		.loc 1 124 40 is_stmt 0 view .LVU60
 230 007c 8561     		str	r5, [r0, #24]
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 231              		.loc 1 125 5 is_stmt 1 view .LVU61
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 232              		.loc 1 125 28 is_stmt 0 view .LVU62
 233 007e C561     		str	r5, [r0, #28]
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 234              		.loc 1 126 5 is_stmt 1 view .LVU63
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 235              		.loc 1 126 32 is_stmt 0 view .LVU64
 236 0080 0562     		str	r5, [r0, #32]
 127:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 237              		.loc 1 127 5 is_stmt 1 view .LVU65
 127:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 238              		.loc 1 127 32 is_stmt 0 view .LVU66
 239 0082 4562     		str	r5, [r0, #36]
 128:Core/Src/stm32f4xx_hal_msp.c ****     {
 240              		.loc 1 128 5 is_stmt 1 view .LVU67
 128:Core/Src/stm32f4xx_hal_msp.c ****     {
 241              		.loc 1 128 9 is_stmt 0 view .LVU68
 242 0084 FFF7FEFF 		bl	HAL_DMA_Init
 243              	.LVL6:
 128:Core/Src/stm32f4xx_hal_msp.c ****     {
 244              		.loc 1 128 8 view .LVU69
 245 0088 58B9     		cbnz	r0, .L10
 246              	.L7:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 247              		.loc 1 133 5 is_stmt 1 view .LVU70
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 248              		.loc 1 133 5 view .LVU71
 249 008a 0A4B     		ldr	r3, .L11+12
 250 008c 6363     		str	r3, [r4, #52]
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 251              		.loc 1 133 5 view .LVU72
 252 008e 9C63     		str	r4, [r3, #56]
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 253              		.loc 1 133 5 view .LVU73
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 254              		.loc 1 136 5 view .LVU74
 255 0090 0022     		movs	r2, #0
 256 0092 0521     		movs	r1, #5
 257 0094 1F20     		movs	r0, #31
 258 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 259              	.LVL7:
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 260              		.loc 1 137 5 view .LVU75
 261 009a 1F20     		movs	r0, #31
 262 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 263              	.LVL8:
 264              		.loc 1 143 1 is_stmt 0 view .LVU76
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 9


 265 00a0 BAE7     		b	.L5
 266              	.L10:
 130:Core/Src/stm32f4xx_hal_msp.c ****     }
 267              		.loc 1 130 7 is_stmt 1 view .LVU77
 268 00a2 FFF7FEFF 		bl	Error_Handler
 269              	.LVL9:
 270 00a6 F0E7     		b	.L7
 271              	.L12:
 272              		.align	2
 273              	.L11:
 274 00a8 00540040 		.word	1073763328
 275 00ac 00380240 		.word	1073887232
 276 00b0 00040240 		.word	1073873920
 277 00b4 00000000 		.word	hdma_i2c1_tx
 278 00b8 A0600240 		.word	1073897632
 279              		.cfi_endproc
 280              	.LFE131:
 282              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 283              		.align	1
 284              		.global	HAL_I2C_MspDeInit
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	HAL_I2C_MspDeInit:
 290              	.LVL10:
 291              	.LFB132:
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** /**
 146:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 147:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 148:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 149:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 150:Core/Src/stm32f4xx_hal_msp.c **** */
 151:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 152:Core/Src/stm32f4xx_hal_msp.c **** {
 292              		.loc 1 152 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		.loc 1 152 1 is_stmt 0 view .LVU79
 297 0000 38B5     		push	{r3, r4, r5, lr}
 298              	.LCFI7:
 299              		.cfi_def_cfa_offset 16
 300              		.cfi_offset 3, -16
 301              		.cfi_offset 4, -12
 302              		.cfi_offset 5, -8
 303              		.cfi_offset 14, -4
 153:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 304              		.loc 1 153 3 is_stmt 1 view .LVU80
 305              		.loc 1 153 10 is_stmt 0 view .LVU81
 306 0002 0268     		ldr	r2, [r0]
 307              		.loc 1 153 5 view .LVU82
 308 0004 0C4B     		ldr	r3, .L17
 309 0006 9A42     		cmp	r2, r3
 310 0008 00D0     		beq	.L16
 311              	.LVL11:
 312              	.L13:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 10


 154:Core/Src/stm32f4xx_hal_msp.c ****   {
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 158:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 159:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 162:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 163:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 164:Core/Src/stm32f4xx_hal_msp.c ****     */
 165:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 DMA DeInit */
 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 interrupt DeInit */
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 177:Core/Src/stm32f4xx_hal_msp.c ****   }
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c **** }
 313              		.loc 1 179 1 view .LVU83
 314 000a 38BD     		pop	{r3, r4, r5, pc}
 315              	.LVL12:
 316              	.L16:
 317              		.loc 1 179 1 view .LVU84
 318 000c 0446     		mov	r4, r0
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 319              		.loc 1 159 5 is_stmt 1 view .LVU85
 320 000e 0B4A     		ldr	r2, .L17+4
 321 0010 136C     		ldr	r3, [r2, #64]
 322 0012 23F40013 		bic	r3, r3, #2097152
 323 0016 1364     		str	r3, [r2, #64]
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 324              		.loc 1 165 5 view .LVU86
 325 0018 094D     		ldr	r5, .L17+8
 326 001a 4021     		movs	r1, #64
 327 001c 2846     		mov	r0, r5
 328              	.LVL13:
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 329              		.loc 1 165 5 is_stmt 0 view .LVU87
 330 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 331              	.LVL14:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 332              		.loc 1 167 5 is_stmt 1 view .LVU88
 333 0022 8021     		movs	r1, #128
 334 0024 2846     		mov	r0, r5
 335 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 336              	.LVL15:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 337              		.loc 1 170 5 view .LVU89
 338 002a 606B     		ldr	r0, [r4, #52]
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 11


 339 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 340              	.LVL16:
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 341              		.loc 1 173 5 view .LVU90
 342 0030 1F20     		movs	r0, #31
 343 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 344              	.LVL17:
 345              		.loc 1 179 1 is_stmt 0 view .LVU91
 346 0036 E8E7     		b	.L13
 347              	.L18:
 348              		.align	2
 349              	.L17:
 350 0038 00540040 		.word	1073763328
 351 003c 00380240 		.word	1073887232
 352 0040 00040240 		.word	1073873920
 353              		.cfi_endproc
 354              	.LFE132:
 356              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 357              		.align	1
 358              		.global	HAL_SPI_MspInit
 359              		.syntax unified
 360              		.thumb
 361              		.thumb_func
 363              	HAL_SPI_MspInit:
 364              	.LVL18:
 365              	.LFB133:
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c **** /**
 182:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 183:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 184:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 185:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 186:Core/Src/stm32f4xx_hal_msp.c **** */
 187:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 188:Core/Src/stm32f4xx_hal_msp.c **** {
 366              		.loc 1 188 1 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 32
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		.loc 1 188 1 is_stmt 0 view .LVU93
 371 0000 30B5     		push	{r4, r5, lr}
 372              	.LCFI8:
 373              		.cfi_def_cfa_offset 12
 374              		.cfi_offset 4, -12
 375              		.cfi_offset 5, -8
 376              		.cfi_offset 14, -4
 377 0002 89B0     		sub	sp, sp, #36
 378              	.LCFI9:
 379              		.cfi_def_cfa_offset 48
 189:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 380              		.loc 1 189 3 is_stmt 1 view .LVU94
 381              		.loc 1 189 20 is_stmt 0 view .LVU95
 382 0004 0023     		movs	r3, #0
 383 0006 0393     		str	r3, [sp, #12]
 384 0008 0493     		str	r3, [sp, #16]
 385 000a 0593     		str	r3, [sp, #20]
 386 000c 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 12


 387 000e 0793     		str	r3, [sp, #28]
 190:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 388              		.loc 1 190 3 is_stmt 1 view .LVU96
 389              		.loc 1 190 10 is_stmt 0 view .LVU97
 390 0010 0268     		ldr	r2, [r0]
 391              		.loc 1 190 5 view .LVU98
 392 0012 334B     		ldr	r3, .L27
 393 0014 9A42     		cmp	r2, r3
 394 0016 01D0     		beq	.L24
 395              	.LVL19:
 396              	.L19:
 191:Core/Src/stm32f4xx_hal_msp.c ****   {
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 196:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 199:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 200:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 201:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 202:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 203:Core/Src/stm32f4xx_hal_msp.c ****     */
 204:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 205:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 206:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 207:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 208:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 209:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA Init */
 212:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1_TX Init */
 213:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
 214:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 216:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 217:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 218:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 219:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 220:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 221:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 222:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 223:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 224:Core/Src/stm32f4xx_hal_msp.c ****     {
 225:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 226:Core/Src/stm32f4xx_hal_msp.c ****     }
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1_RX Init */
 231:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Instance = DMA2_Stream0;
 232:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 233:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 234:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 235:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 236:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 13


 237:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 238:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 239:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 240:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 241:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 242:Core/Src/stm32f4xx_hal_msp.c ****     {
 243:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 244:Core/Src/stm32f4xx_hal_msp.c ****     }
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 interrupt Init */
 249:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 250:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 254:Core/Src/stm32f4xx_hal_msp.c ****   }
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 256:Core/Src/stm32f4xx_hal_msp.c **** }
 397              		.loc 1 256 1 view .LVU99
 398 0018 09B0     		add	sp, sp, #36
 399              	.LCFI10:
 400              		.cfi_remember_state
 401              		.cfi_def_cfa_offset 12
 402              		@ sp needed
 403 001a 30BD     		pop	{r4, r5, pc}
 404              	.LVL20:
 405              	.L24:
 406              	.LCFI11:
 407              		.cfi_restore_state
 408              		.loc 1 256 1 view .LVU100
 409 001c 0446     		mov	r4, r0
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 410              		.loc 1 196 5 is_stmt 1 view .LVU101
 411              	.LBB6:
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 412              		.loc 1 196 5 view .LVU102
 413 001e 0025     		movs	r5, #0
 414 0020 0195     		str	r5, [sp, #4]
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 415              		.loc 1 196 5 view .LVU103
 416 0022 03F58433 		add	r3, r3, #67584
 417 0026 5A6C     		ldr	r2, [r3, #68]
 418 0028 42F48052 		orr	r2, r2, #4096
 419 002c 5A64     		str	r2, [r3, #68]
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 420              		.loc 1 196 5 view .LVU104
 421 002e 5A6C     		ldr	r2, [r3, #68]
 422 0030 02F48052 		and	r2, r2, #4096
 423 0034 0192     		str	r2, [sp, #4]
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 424              		.loc 1 196 5 view .LVU105
 425 0036 019A     		ldr	r2, [sp, #4]
 426              	.LBE6:
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 427              		.loc 1 196 5 view .LVU106
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 14


 198:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 428              		.loc 1 198 5 view .LVU107
 429              	.LBB7:
 198:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 430              		.loc 1 198 5 view .LVU108
 431 0038 0295     		str	r5, [sp, #8]
 198:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 432              		.loc 1 198 5 view .LVU109
 433 003a 1A6B     		ldr	r2, [r3, #48]
 434 003c 42F00102 		orr	r2, r2, #1
 435 0040 1A63     		str	r2, [r3, #48]
 198:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 436              		.loc 1 198 5 view .LVU110
 437 0042 1B6B     		ldr	r3, [r3, #48]
 438 0044 03F00103 		and	r3, r3, #1
 439 0048 0293     		str	r3, [sp, #8]
 198:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 440              		.loc 1 198 5 view .LVU111
 441 004a 029B     		ldr	r3, [sp, #8]
 442              	.LBE7:
 198:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 443              		.loc 1 198 5 view .LVU112
 204:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444              		.loc 1 204 5 view .LVU113
 204:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 445              		.loc 1 204 25 is_stmt 0 view .LVU114
 446 004c E023     		movs	r3, #224
 447 004e 0393     		str	r3, [sp, #12]
 205:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 448              		.loc 1 205 5 is_stmt 1 view .LVU115
 205:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 449              		.loc 1 205 26 is_stmt 0 view .LVU116
 450 0050 0223     		movs	r3, #2
 451 0052 0493     		str	r3, [sp, #16]
 206:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 452              		.loc 1 206 5 is_stmt 1 view .LVU117
 207:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 453              		.loc 1 207 5 view .LVU118
 207:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 454              		.loc 1 207 27 is_stmt 0 view .LVU119
 455 0054 0323     		movs	r3, #3
 456 0056 0693     		str	r3, [sp, #24]
 208:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 457              		.loc 1 208 5 is_stmt 1 view .LVU120
 208:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 458              		.loc 1 208 31 is_stmt 0 view .LVU121
 459 0058 0523     		movs	r3, #5
 460 005a 0793     		str	r3, [sp, #28]
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 461              		.loc 1 209 5 is_stmt 1 view .LVU122
 462 005c 03A9     		add	r1, sp, #12
 463 005e 2148     		ldr	r0, .L27+4
 464              	.LVL21:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 465              		.loc 1 209 5 is_stmt 0 view .LVU123
 466 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 467              	.LVL22:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 15


 213:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 468              		.loc 1 213 5 is_stmt 1 view .LVU124
 213:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 469              		.loc 1 213 27 is_stmt 0 view .LVU125
 470 0064 2048     		ldr	r0, .L27+8
 471 0066 214B     		ldr	r3, .L27+12
 472 0068 0360     		str	r3, [r0]
 214:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 473              		.loc 1 214 5 is_stmt 1 view .LVU126
 214:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 474              		.loc 1 214 31 is_stmt 0 view .LVU127
 475 006a 4FF0C063 		mov	r3, #100663296
 476 006e 4360     		str	r3, [r0, #4]
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 477              		.loc 1 215 5 is_stmt 1 view .LVU128
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 478              		.loc 1 215 33 is_stmt 0 view .LVU129
 479 0070 4023     		movs	r3, #64
 480 0072 8360     		str	r3, [r0, #8]
 216:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 481              		.loc 1 216 5 is_stmt 1 view .LVU130
 216:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 482              		.loc 1 216 33 is_stmt 0 view .LVU131
 483 0074 C560     		str	r5, [r0, #12]
 217:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 484              		.loc 1 217 5 is_stmt 1 view .LVU132
 217:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 485              		.loc 1 217 30 is_stmt 0 view .LVU133
 486 0076 4FF48063 		mov	r3, #1024
 487 007a 0361     		str	r3, [r0, #16]
 218:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 488              		.loc 1 218 5 is_stmt 1 view .LVU134
 218:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 489              		.loc 1 218 43 is_stmt 0 view .LVU135
 490 007c 4561     		str	r5, [r0, #20]
 219:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 491              		.loc 1 219 5 is_stmt 1 view .LVU136
 219:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 492              		.loc 1 219 40 is_stmt 0 view .LVU137
 493 007e 8561     		str	r5, [r0, #24]
 220:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 494              		.loc 1 220 5 is_stmt 1 view .LVU138
 220:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 495              		.loc 1 220 28 is_stmt 0 view .LVU139
 496 0080 C561     		str	r5, [r0, #28]
 221:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 497              		.loc 1 221 5 is_stmt 1 view .LVU140
 221:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 498              		.loc 1 221 32 is_stmt 0 view .LVU141
 499 0082 0562     		str	r5, [r0, #32]
 222:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 500              		.loc 1 222 5 is_stmt 1 view .LVU142
 222:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 501              		.loc 1 222 32 is_stmt 0 view .LVU143
 502 0084 4562     		str	r5, [r0, #36]
 223:Core/Src/stm32f4xx_hal_msp.c ****     {
 503              		.loc 1 223 5 is_stmt 1 view .LVU144
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 16


 223:Core/Src/stm32f4xx_hal_msp.c ****     {
 504              		.loc 1 223 9 is_stmt 0 view .LVU145
 505 0086 FFF7FEFF 		bl	HAL_DMA_Init
 506              	.LVL23:
 223:Core/Src/stm32f4xx_hal_msp.c ****     {
 507              		.loc 1 223 8 view .LVU146
 508 008a 10BB     		cbnz	r0, .L25
 509              	.L21:
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 510              		.loc 1 228 5 is_stmt 1 view .LVU147
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 511              		.loc 1 228 5 view .LVU148
 512 008c 164B     		ldr	r3, .L27+8
 513 008e A364     		str	r3, [r4, #72]
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 514              		.loc 1 228 5 view .LVU149
 515 0090 9C63     		str	r4, [r3, #56]
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 516              		.loc 1 228 5 view .LVU150
 231:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 517              		.loc 1 231 5 view .LVU151
 231:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 518              		.loc 1 231 27 is_stmt 0 view .LVU152
 519 0092 1748     		ldr	r0, .L27+16
 520 0094 174B     		ldr	r3, .L27+20
 521 0096 0360     		str	r3, [r0]
 232:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 522              		.loc 1 232 5 is_stmt 1 view .LVU153
 232:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 523              		.loc 1 232 31 is_stmt 0 view .LVU154
 524 0098 4FF0C063 		mov	r3, #100663296
 525 009c 4360     		str	r3, [r0, #4]
 233:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 526              		.loc 1 233 5 is_stmt 1 view .LVU155
 233:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 527              		.loc 1 233 33 is_stmt 0 view .LVU156
 528 009e 0023     		movs	r3, #0
 529 00a0 8360     		str	r3, [r0, #8]
 234:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 530              		.loc 1 234 5 is_stmt 1 view .LVU157
 234:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 531              		.loc 1 234 33 is_stmt 0 view .LVU158
 532 00a2 C360     		str	r3, [r0, #12]
 235:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 533              		.loc 1 235 5 is_stmt 1 view .LVU159
 235:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 534              		.loc 1 235 30 is_stmt 0 view .LVU160
 535 00a4 4FF48062 		mov	r2, #1024
 536 00a8 0261     		str	r2, [r0, #16]
 236:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 537              		.loc 1 236 5 is_stmt 1 view .LVU161
 236:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 538              		.loc 1 236 43 is_stmt 0 view .LVU162
 539 00aa 4361     		str	r3, [r0, #20]
 237:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 540              		.loc 1 237 5 is_stmt 1 view .LVU163
 237:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 17


 541              		.loc 1 237 40 is_stmt 0 view .LVU164
 542 00ac 8361     		str	r3, [r0, #24]
 238:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 543              		.loc 1 238 5 is_stmt 1 view .LVU165
 238:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 544              		.loc 1 238 28 is_stmt 0 view .LVU166
 545 00ae C361     		str	r3, [r0, #28]
 239:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 546              		.loc 1 239 5 is_stmt 1 view .LVU167
 239:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 547              		.loc 1 239 32 is_stmt 0 view .LVU168
 548 00b0 0362     		str	r3, [r0, #32]
 240:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 549              		.loc 1 240 5 is_stmt 1 view .LVU169
 240:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 550              		.loc 1 240 32 is_stmt 0 view .LVU170
 551 00b2 4362     		str	r3, [r0, #36]
 241:Core/Src/stm32f4xx_hal_msp.c ****     {
 552              		.loc 1 241 5 is_stmt 1 view .LVU171
 241:Core/Src/stm32f4xx_hal_msp.c ****     {
 553              		.loc 1 241 9 is_stmt 0 view .LVU172
 554 00b4 FFF7FEFF 		bl	HAL_DMA_Init
 555              	.LVL24:
 241:Core/Src/stm32f4xx_hal_msp.c ****     {
 556              		.loc 1 241 8 view .LVU173
 557 00b8 70B9     		cbnz	r0, .L26
 558              	.L22:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 559              		.loc 1 246 5 is_stmt 1 view .LVU174
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 560              		.loc 1 246 5 view .LVU175
 561 00ba 0D4B     		ldr	r3, .L27+16
 562 00bc E364     		str	r3, [r4, #76]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 563              		.loc 1 246 5 view .LVU176
 564 00be 9C63     		str	r4, [r3, #56]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 565              		.loc 1 246 5 view .LVU177
 249:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 566              		.loc 1 249 5 view .LVU178
 567 00c0 0022     		movs	r2, #0
 568 00c2 0521     		movs	r1, #5
 569 00c4 2320     		movs	r0, #35
 570 00c6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 571              	.LVL25:
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 572              		.loc 1 250 5 view .LVU179
 573 00ca 2320     		movs	r0, #35
 574 00cc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 575              	.LVL26:
 576              		.loc 1 256 1 is_stmt 0 view .LVU180
 577 00d0 A2E7     		b	.L19
 578              	.L25:
 225:Core/Src/stm32f4xx_hal_msp.c ****     }
 579              		.loc 1 225 7 is_stmt 1 view .LVU181
 580 00d2 FFF7FEFF 		bl	Error_Handler
 581              	.LVL27:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 18


 582 00d6 D9E7     		b	.L21
 583              	.L26:
 243:Core/Src/stm32f4xx_hal_msp.c ****     }
 584              		.loc 1 243 7 view .LVU182
 585 00d8 FFF7FEFF 		bl	Error_Handler
 586              	.LVL28:
 587 00dc EDE7     		b	.L22
 588              	.L28:
 589 00de 00BF     		.align	2
 590              	.L27:
 591 00e0 00300140 		.word	1073819648
 592 00e4 00000240 		.word	1073872896
 593 00e8 00000000 		.word	hdma_spi1_tx
 594 00ec 58640240 		.word	1073898584
 595 00f0 00000000 		.word	hdma_spi1_rx
 596 00f4 10640240 		.word	1073898512
 597              		.cfi_endproc
 598              	.LFE133:
 600              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 601              		.align	1
 602              		.global	HAL_SPI_MspDeInit
 603              		.syntax unified
 604              		.thumb
 605              		.thumb_func
 607              	HAL_SPI_MspDeInit:
 608              	.LVL29:
 609              	.LFB134:
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c **** /**
 259:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 260:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 261:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 262:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 263:Core/Src/stm32f4xx_hal_msp.c **** */
 264:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 265:Core/Src/stm32f4xx_hal_msp.c **** {
 610              		.loc 1 265 1 view -0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 0
 613              		@ frame_needed = 0, uses_anonymous_args = 0
 266:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 614              		.loc 1 266 3 view .LVU184
 615              		.loc 1 266 10 is_stmt 0 view .LVU185
 616 0000 0268     		ldr	r2, [r0]
 617              		.loc 1 266 5 view .LVU186
 618 0002 0C4B     		ldr	r3, .L36
 619 0004 9A42     		cmp	r2, r3
 620 0006 00D0     		beq	.L35
 621 0008 7047     		bx	lr
 622              	.L35:
 265:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 623              		.loc 1 265 1 view .LVU187
 624 000a 10B5     		push	{r4, lr}
 625              	.LCFI12:
 626              		.cfi_def_cfa_offset 8
 627              		.cfi_offset 4, -8
 628              		.cfi_offset 14, -4
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 19


 629 000c 0446     		mov	r4, r0
 267:Core/Src/stm32f4xx_hal_msp.c ****   {
 268:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 271:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 272:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 630              		.loc 1 272 5 is_stmt 1 view .LVU188
 631 000e 0A4A     		ldr	r2, .L36+4
 632 0010 536C     		ldr	r3, [r2, #68]
 633 0012 23F48053 		bic	r3, r3, #4096
 634 0016 5364     		str	r3, [r2, #68]
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 274:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 275:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 276:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 277:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 278:Core/Src/stm32f4xx_hal_msp.c ****     */
 279:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 635              		.loc 1 279 5 view .LVU189
 636 0018 E021     		movs	r1, #224
 637 001a 0848     		ldr	r0, .L36+8
 638              	.LVL30:
 639              		.loc 1 279 5 is_stmt 0 view .LVU190
 640 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 641              	.LVL31:
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 282:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 642              		.loc 1 282 5 is_stmt 1 view .LVU191
 643 0020 A06C     		ldr	r0, [r4, #72]
 644 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 645              	.LVL32:
 283:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 646              		.loc 1 283 5 view .LVU192
 647 0026 E06C     		ldr	r0, [r4, #76]
 648 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 649              	.LVL33:
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 285:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 286:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 650              		.loc 1 286 5 view .LVU193
 651 002c 2320     		movs	r0, #35
 652 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 653              	.LVL34:
 287:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 289:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 290:Core/Src/stm32f4xx_hal_msp.c ****   }
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c **** }
 654              		.loc 1 292 1 is_stmt 0 view .LVU194
 655 0032 10BD     		pop	{r4, pc}
 656              	.LVL35:
 657              	.L37:
 658              		.loc 1 292 1 view .LVU195
 659              		.align	2
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 20


 660              	.L36:
 661 0034 00300140 		.word	1073819648
 662 0038 00380240 		.word	1073887232
 663 003c 00000240 		.word	1073872896
 664              		.cfi_endproc
 665              	.LFE134:
 667              		.text
 668              	.Letext0:
 669              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 670              		.file 3 "c:\\libraries\\gcc\\11.2 2022.02\\arm-none-eabi\\include\\machine\\_default_types.h"
 671              		.file 4 "c:\\libraries\\gcc\\11.2 2022.02\\arm-none-eabi\\include\\sys\\_stdint.h"
 672              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 673              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 674              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 675              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 676              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 677              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 678              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:88     .text.HAL_MspInit:00000040 $d
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:93     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:99     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:274    .text.HAL_I2C_MspInit:000000a8 $d
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:283    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:289    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:350    .text.HAL_I2C_MspDeInit:00000038 $d
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:357    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:363    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:591    .text.HAL_SPI_MspInit:000000e0 $d
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:601    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:607    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\jdcox\AppData\Local\Temp\cchpBdPC.s:661    .text.HAL_SPI_MspDeInit:00000034 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_EnableIRQ
Error_Handler
hdma_i2c1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
hdma_spi1_tx
hdma_spi1_rx
