// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// config
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of config_V
//        bit 31~0 - config_V[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of status_currentDeltaTSHW
//        bit 31~0 - status_currentDeltaTSHW[31:0] (Read)
// 0x1c : Control signal of status_currentDeltaTSHW
//        bit 0  - status_currentDeltaTSHW_ap_vld (Read/COR)
//        others - reserved
// 0x20 : Data signal of status_currentAreaCntThr
//        bit 31~0 - status_currentAreaCntThr[31:0] (Read)
// 0x24 : Control signal of status_currentAreaCntThr
//        bit 0  - status_currentAreaCntThr_ap_vld (Read/COR)
//        others - reserved
// 0x28 : Data signal of status_currentFeedbackAreaCntThr
//        bit 31~0 - status_currentFeedbackAreaCntThr[31:0] (Read)
// 0x2c : Control signal of status_currentFeedbackAreaCntThr
//        bit 0  - status_currentFeedbackAreaCntThr_ap_vld (Read/COR)
//        others - reserved
// 0x30 : Data signal of status_currentOFHistCntSum
//        bit 31~0 - status_currentOFHistCntSum[31:0] (Read)
// 0x34 : Control signal of status_currentOFHistCntSum
//        bit 0  - status_currentOFHistCntSum_ap_vld (Read/COR)
//        others - reserved
// 0x38 : Data signal of status_currentOFHistRadiusSum
//        bit 31~0 - status_currentOFHistRadiusSum[31:0] (Read)
// 0x3c : Control signal of status_currentOFHistRadiusSum
//        bit 0  - status_currentOFHistRadiusSum_ap_vld (Read/COR)
//        others - reserved
// 0x40 : Data signal of status_currentAverageTgtValue
//        bit 31~0 - status_currentAverageTgtValue[31:0] (Read)
// 0x44 : Control signal of status_currentAverageTgtValue
//        bit 0  - status_currentAverageTgtValue_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_CONFIG_V_DATA                         0x10
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_BITS_CONFIG_V_DATA                         32
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTDELTATSHW_DATA          0x18
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_BITS_STATUS_CURRENTDELTATSHW_DATA          32
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTDELTATSHW_CTRL          0x1c
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTAREACNTTHR_DATA         0x20
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_BITS_STATUS_CURRENTAREACNTTHR_DATA         32
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTAREACNTTHR_CTRL         0x24
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTFEEDBACKAREACNTTHR_DATA 0x28
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_BITS_STATUS_CURRENTFEEDBACKAREACNTTHR_DATA 32
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTFEEDBACKAREACNTTHR_CTRL 0x2c
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTOFHISTCNTSUM_DATA       0x30
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_BITS_STATUS_CURRENTOFHISTCNTSUM_DATA       32
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTOFHISTCNTSUM_CTRL       0x34
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTOFHISTRADIUSSUM_DATA    0x38
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_BITS_STATUS_CURRENTOFHISTRADIUSSUM_DATA    32
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTOFHISTRADIUSSUM_CTRL    0x3c
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTAVERAGETGTVALUE_DATA    0x40
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_BITS_STATUS_CURRENTAVERAGETGTVALUE_DATA    32
#define XEVABMOFSTREAMWITHCONTROL_CONFIG_ADDR_STATUS_CURRENTAVERAGETGTVALUE_CTRL    0x44

