m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/Sim/questa
T_opt
!s110 1728994786
VjA[HA;0i90eRbnSf@mET63
04 13 4 work tb_decoder2_4 fast 0
=1-2c3358ba5b7b-670e5de1-2b9-6c98
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vdecoder2_4
2D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/rtl/decoder2_4.v
Z3 !s110 1728994784
!i10b 1
!s100 >fHHdh3aV4U;_O;;>KZa10
InDX>8Pcb5BEJ_UVf`acX53
R1
w1728986514
8D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/rtl/decoder2_4.v
FD:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/rtl/decoder2_4.v
!i122 0
L0 3 28
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1728994784.000000
!s107 D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/rtl/decoder2_4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/rtl|D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/rtl/decoder2_4.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_decoder2_4
2D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/Sim/tb_decoder2_4.v
R3
!i10b 1
!s100 MT;[=7kZM8nF6oL@;jh731
I3C7V:Q_4b_PYH>6;42ANh0
R1
w1728994763
8D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/Sim/tb_decoder2_4.v
FD:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/Sim/tb_decoder2_4.v
!i122 1
L0 4 40
R4
R5
r1
!s85 0
31
R6
!s107 D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/Sim/tb_decoder2_4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/Sim|D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/Sim/tb_decoder2_4.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/FPGA-Labotory/Lab2/2_24decoder/Quartus_prj/Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
