// Seed: 2335234249
module module_0 (
    input wire id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3
);
  wire id_5;
  wand id_6;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input uwire id_3,
    output tri1 id_4,
    output wor id_5,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    output tri id_11,
    input tri id_12,
    input wire id_13,
    output wor id_14,
    input wor id_15,
    input tri1 id_16,
    output wire id_17,
    input tri id_18,
    input uwire id_19,
    input supply0 id_20,
    output tri id_21
);
  wire id_23;
  module_0(
      id_20, id_10, id_19, id_10
  );
endmodule
