
*** Running vivado
    with args -log sevenSegTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sevenSegTop.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sevenSegTop.tcl -notrace
Command: synth_design -top sevenSegTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 306.820 ; gain = 83.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sevenSegTop' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegTop.vhd:28]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegDecoder.vhd:16' bound to instance 'u1' of component 'sevenSegDecoder' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegTop.vhd:91]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegDecoder.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (1#1) [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegDecoder.vhd:23]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/counter.vhd:20' bound to instance 'c1' of component 'counter' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegTop.vhd:92]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/counter.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/counter.vhd:26]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/debouncer.vhd:16' bound to instance 'd1' of component 'debouncer' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegTop.vhd:93]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/debouncer.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/debouncer.vhd:23]
INFO: [Synth 8-3491] module 'sevenSegMux' declared at 'C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegMux.vhd:16' bound to instance 'm1' of component 'sevenSegMux' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegTop.vhd:94]
INFO: [Synth 8-638] synthesizing module 'sevenSegMux' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegMux.vhd:25]
WARNING: [Synth 8-614] signal 'inputs' is read in the process but is not in the sensitivity list [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegMux.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'sevenSegMux' (4#1) [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegMux.vhd:25]
INFO: [Synth 8-3491] module 'fiftyMHzClkDivider' declared at 'C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/fiftyMHzClkDivider.vhd:18' bound to instance 'cd1' of component 'fiftyMHzClkDivider' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegTop.vhd:95]
INFO: [Synth 8-638] synthesizing module 'fiftyMHzClkDivider' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/fiftyMHzClkDivider.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fiftyMHzClkDivider' (5#1) [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/fiftyMHzClkDivider.vhd:24]
INFO: [Synth 8-3491] module 'msgArray' declared at 'C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/msgArray.vhd:18' bound to instance 'ma1' of component 'msgArray' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegTop.vhd:96]
INFO: [Synth 8-638] synthesizing module 'msgArray' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/msgArray.vhd:24]
WARNING: [Synth 8-614] signal 'tempClk' is read in the process but is not in the sensitivity list [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/msgArray.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'msgArray' (6#1) [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/msgArray.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sevenSegTop' (7#1) [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/sevenSegTop.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 356.465 ; gain = 132.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 356.465 ; gain = 132.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/constrs_1/new/7seg_pins.xdc]
Finished Parsing XDC File [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/constrs_1/new/7seg_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/constrs_1/new/7seg_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sevenSegTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sevenSegTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 670.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 670.223 ; gain = 446.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 670.223 ; gain = 446.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 670.223 ; gain = 446.555
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_div_reg was removed.  [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/counter.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element clkCounter_reg was removed.  [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/fiftyMHzClkDivider.vhd:38]
WARNING: [Synth 8-327] inferring latch for variable 'tempClk_reg' [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/msgArray.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 670.223 ; gain = 446.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               68 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sevenSegMux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module fiftyMHzClkDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module msgArray 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element c1/clk_div_reg was removed.  [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/counter.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element cd1/clkCounter_reg was removed.  [C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.srcs/sources_1/new/fiftyMHzClkDivider.vhd:38]
WARNING: [Synth 8-3917] design sevenSegTop has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 670.223 ; gain = 446.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 670.223 ; gain = 446.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 670.223 ; gain = 446.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 687.906 ; gain = 464.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 687.906 ; gain = 464.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 687.906 ; gain = 464.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 687.906 ; gain = 464.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 687.906 ; gain = 464.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 687.906 ; gain = 464.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 687.906 ; gain = 464.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sevenSegTop | ma1/tempMsg_reg[12] | 14     | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    30|
|4     |LUT2   |     7|
|5     |LUT3   |     3|
|6     |LUT4   |    10|
|7     |LUT5   |     5|
|8     |LUT6   |     9|
|9     |SRL16E |     4|
|10    |FDCE   |     5|
|11    |FDRE   |    56|
|12    |LD     |     1|
|13    |IBUF   |     3|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   153|
|2     |  c1     |counter            |    31|
|3     |  cd1    |fiftyMHzClkDivider |    70|
|4     |  d1     |debouncer          |     4|
|5     |  ma1    |msgArray           |    32|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 687.906 ; gain = 464.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 687.906 ; gain = 150.480
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 687.906 ; gain = 464.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

31 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:03 . Memory (MB): peak = 687.906 ; gain = 472.145
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jason/Documents/EGR426/Projects/EGR-426-Project-1/Project1.runs/synth_1/sevenSegTop.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 687.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 12 15:34:42 2018...
