Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 11:24:40 2018
| Host         : UFO-JB2O2NT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: switches[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[10] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[11] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[12] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[13] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[14] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switches[9] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu0/control_unit/alu_control_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu0/control_unit/alu_control_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu0/control_unit/alu_control_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu0/control_unit/alu_control_reg[4]/Q (HIGH)

 There are 1010 register/latch pins with no clock driven by root clock pin: div_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1379 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

       WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
       -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
1000000000.000           0.000                      0                   66           0.265           0.000                      0                   66           4.500           0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                     Period(ns)      Frequency(MHz)
-----        ------------                     ----------      --------------
sys_clk_pin  {0.000 5.000}                    1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk_pin   1000000000.000           0.000                      0                   66           0.265           0.000                      0                   66           4.500           0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.894ns (62.105%)  route 0.546ns (37.895%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.615     5.218    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.518     5.736 f  clk_count_reg[0]/Q
                         net (fo=3, routed)           0.546     6.281    clk_count_reg[0]
    SLICE_X66Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.405 r  clk_count[0]_i_8/O
                         net (fo=1, routed)           0.000     6.405    clk_count[0]_i_8_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.657 r  clk_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.657    clk_count_reg[0]_i_2_n_8
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    E3                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.497 1000000000.000    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[0]/C
                         clock pessimism              0.298 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.109 1000000000.000    clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 2.543ns (41.747%)  route 3.549ns (58.253%))
  Logic Levels:           10  (CARRY4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.615     5.218    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.518     5.736 r  clk_count_reg[0]/Q
                         net (fo=3, routed)           0.653     6.389    clk_count_reg[0]
    SLICE_X67Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.969 r  clk_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.969    clk_count_reg[0]_i_18_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  clk_count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.083    clk_count_reg[0]_i_11_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  clk_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.197    clk_count_reg[0]_i_10_n_1
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  clk_count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.311    clk_count_reg[0]_i_17_n_1
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  clk_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.425    clk_count_reg[0]_i_15_n_1
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  clk_count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.539    clk_count_reg[0]_i_14_n_1
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  clk_count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.653    clk_count_reg[0]_i_12_n_1
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.987 f  clk_count_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.965     8.952    clk_count_reg[0]_i_13_n_7
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.303     9.255 r  clk_count[0]_i_4/O
                         net (fo=1, routed)           1.012    10.267    clk_count[0]_i_4_n_1
    SLICE_X68Y79         LUT5 (Prop_lut5_I1_O)        0.124    10.391 r  clk_count[0]_i_1/O
                         net (fo=33, routed)          0.919    11.309    clear
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    E3                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.497 1000000000.000    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[0]/C
                         clock pessimism              0.298 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X66Y76         FDRE (Setup_fdre_C_R)       -0.524 1000000000.000    clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -11.309    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.531ns (72.241%)  route 0.588ns (27.759%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.615     5.218    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.518     5.736 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.324    clk_count_reg[1]
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.981 r  clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_count_reg[0]_i_2_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    clk_count_reg[4]_i_1_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.337 r  clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.337    clk_count_reg[8]_i_1_n_6
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    E3                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500 1000000000.000    clk_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[10]/C
                         clock pessimism              0.276 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X66Y78         FDRE (Setup_fdre_C_D)        0.109 1000000000.000    clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 2.543ns (42.825%)  route 3.395ns (57.175%))
  Logic Levels:           10  (CARRY4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.615     5.218    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.518     5.736 r  clk_count_reg[0]/Q
                         net (fo=3, routed)           0.653     6.389    clk_count_reg[0]
    SLICE_X67Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.969 r  clk_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.969    clk_count_reg[0]_i_18_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  clk_count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.083    clk_count_reg[0]_i_11_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  clk_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.197    clk_count_reg[0]_i_10_n_1
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  clk_count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.311    clk_count_reg[0]_i_17_n_1
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  clk_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.425    clk_count_reg[0]_i_15_n_1
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  clk_count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.539    clk_count_reg[0]_i_14_n_1
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  clk_count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.653    clk_count_reg[0]_i_12_n_1
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.987 f  clk_count_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.965     8.952    clk_count_reg[0]_i_13_n_7
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.303     9.255 r  clk_count[0]_i_4/O
                         net (fo=1, routed)           1.012    10.267    clk_count[0]_i_4_n_1
    SLICE_X68Y79         LUT5 (Prop_lut5_I1_O)        0.124    10.391 r  clk_count[0]_i_1/O
                         net (fo=33, routed)          0.765    11.156    clear
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    E3                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500 1000000000.000    clk_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[10]/C
                         clock pessimism              0.276 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X66Y78         FDRE (Setup_fdre_C_R)       -0.524 1000000000.000    clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 1.607ns (73.202%)  route 0.588ns (26.798%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.615     5.218    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.518     5.736 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.324    clk_count_reg[1]
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.981 r  clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_count_reg[0]_i_2_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    clk_count_reg[4]_i_1_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.413 r  clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.413    clk_count_reg[8]_i_1_n_5
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    E3                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500 1000000000.000    clk_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[11]/C
                         clock pessimism              0.276 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X66Y78         FDRE (Setup_fdre_C_D)        0.109 1000000000.000    clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 2.543ns (42.825%)  route 3.395ns (57.175%))
  Logic Levels:           10  (CARRY4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.615     5.218    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.518     5.736 r  clk_count_reg[0]/Q
                         net (fo=3, routed)           0.653     6.389    clk_count_reg[0]
    SLICE_X67Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.969 r  clk_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.969    clk_count_reg[0]_i_18_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  clk_count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.083    clk_count_reg[0]_i_11_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  clk_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.197    clk_count_reg[0]_i_10_n_1
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  clk_count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.311    clk_count_reg[0]_i_17_n_1
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  clk_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.425    clk_count_reg[0]_i_15_n_1
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  clk_count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.539    clk_count_reg[0]_i_14_n_1
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  clk_count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.653    clk_count_reg[0]_i_12_n_1
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.987 f  clk_count_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.965     8.952    clk_count_reg[0]_i_13_n_7
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.303     9.255 r  clk_count[0]_i_4/O
                         net (fo=1, routed)           1.012    10.267    clk_count[0]_i_4_n_1
    SLICE_X68Y79         LUT5 (Prop_lut5_I1_O)        0.124    10.391 r  clk_count[0]_i_1/O
                         net (fo=33, routed)          0.765    11.156    clear
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    E3                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500 1000000000.000    clk_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[11]/C
                         clock pessimism              0.276 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X66Y78         FDRE (Setup_fdre_C_R)       -0.524 1000000000.000    clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 1.628ns (73.456%)  route 0.588ns (26.544%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.615     5.218    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.518     5.736 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.324    clk_count_reg[1]
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.981 r  clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_count_reg[0]_i_2_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    clk_count_reg[4]_i_1_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clk_count_reg[8]_i_1_n_1
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.434 r  clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.434    clk_count_reg[12]_i_1_n_8
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    E3                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501 1000000000.000    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[12]/C
                         clock pessimism              0.276 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X66Y79         FDRE (Setup_fdre_C_D)        0.109 1000000000.000    clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.543ns (43.915%)  route 3.248ns (56.085%))
  Logic Levels:           10  (CARRY4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.615     5.218    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.518     5.736 r  clk_count_reg[0]/Q
                         net (fo=3, routed)           0.653     6.389    clk_count_reg[0]
    SLICE_X67Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.969 r  clk_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.969    clk_count_reg[0]_i_18_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  clk_count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.083    clk_count_reg[0]_i_11_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  clk_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.197    clk_count_reg[0]_i_10_n_1
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  clk_count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.311    clk_count_reg[0]_i_17_n_1
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  clk_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.425    clk_count_reg[0]_i_15_n_1
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  clk_count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.539    clk_count_reg[0]_i_14_n_1
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  clk_count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.653    clk_count_reg[0]_i_12_n_1
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.987 f  clk_count_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.965     8.952    clk_count_reg[0]_i_13_n_7
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.303     9.255 r  clk_count[0]_i_4/O
                         net (fo=1, routed)           1.012    10.267    clk_count[0]_i_4_n_1
    SLICE_X68Y79         LUT5 (Prop_lut5_I1_O)        0.124    10.391 r  clk_count[0]_i_1/O
                         net (fo=33, routed)          0.618    11.008    clear
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    E3                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501 1000000000.000    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[12]/C
                         clock pessimism              0.276 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X66Y79         FDRE (Setup_fdre_C_R)       -0.524 1000000000.000    clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 1.732ns (74.646%)  route 0.588ns (25.354%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.615     5.218    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.518     5.736 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.324    clk_count_reg[1]
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.981 r  clk_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_count_reg[0]_i_2_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    clk_count_reg[4]_i_1_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clk_count_reg[8]_i_1_n_1
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.538 r  clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.538    clk_count_reg[12]_i_1_n_7
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    E3                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501 1000000000.000    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[13]/C
                         clock pessimism              0.276 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X66Y79         FDRE (Setup_fdre_C_D)        0.109 1000000000.000    clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.543ns (43.915%)  route 3.248ns (56.085%))
  Logic Levels:           10  (CARRY4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.615     5.218    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.518     5.736 r  clk_count_reg[0]/Q
                         net (fo=3, routed)           0.653     6.389    clk_count_reg[0]
    SLICE_X67Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.969 r  clk_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.969    clk_count_reg[0]_i_18_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  clk_count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.083    clk_count_reg[0]_i_11_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  clk_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.197    clk_count_reg[0]_i_10_n_1
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  clk_count_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.311    clk_count_reg[0]_i_17_n_1
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  clk_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.425    clk_count_reg[0]_i_15_n_1
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  clk_count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.539    clk_count_reg[0]_i_14_n_1
    SLICE_X67Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  clk_count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.653    clk_count_reg[0]_i_12_n_1
    SLICE_X67Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.987 f  clk_count_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.965     8.952    clk_count_reg[0]_i_13_n_7
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.303     9.255 r  clk_count[0]_i_4/O
                         net (fo=1, routed)           1.012    10.267    clk_count[0]_i_4_n_1
    SLICE_X68Y79         LUT5 (Prop_lut5_I1_O)        0.124    10.391 r  clk_count[0]_i_1/O
                         net (fo=33, routed)          0.618    11.008    clear
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    E3                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501 1000000000.000    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[13]/C
                         clock pessimism              0.276 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X66Y79         FDRE (Setup_fdre_C_R)       -0.524 1000000000.000    clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.475    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clk_count_reg[2]/Q
                         net (fo=2, routed)           0.125     1.765    clk_count_reg[2]
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  clk_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.875    clk_count_reg[0]_i_2_n_6
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.990    clk_IBUF_BUFG
    SLICE_X66Y76         FDRE                                         r  clk_count_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X66Y76         FDRE (Hold_fdre_C_D)         0.134     1.609    clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clk_IBUF_BUFG
    SLICE_X66Y77         FDRE                                         r  clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  clk_count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.767    clk_count_reg[6]
    SLICE_X66Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    clk_count_reg[4]_i_1_n_6
    SLICE_X66Y77         FDRE                                         r  clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.992    clk_IBUF_BUFG
    SLICE_X66Y77         FDRE                                         r  clk_count_reg[6]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X66Y77         FDRE (Hold_fdre_C_D)         0.134     1.611    clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clk_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  clk_count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.767    clk_count_reg[10]
    SLICE_X66Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    clk_count_reg[8]_i_1_n_6
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clk_IBUF_BUFG
    SLICE_X66Y78         FDRE                                         r  clk_count_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X66Y78         FDRE (Hold_fdre_C_D)         0.134     1.611    clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.768    clk_count_reg[14]
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    clk_count_reg[12]_i_1_n_6
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X66Y79         FDRE (Hold_fdre_C_D)         0.134     1.612    clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X66Y80         FDRE                                         r  clk_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  clk_count_reg[18]/Q
                         net (fo=2, routed)           0.125     1.769    clk_count_reg[18]
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    clk_count_reg[16]_i_1_n_6
    SLICE_X66Y80         FDRE                                         r  clk_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X66Y80         FDRE                                         r  clk_count_reg[18]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X66Y80         FDRE (Hold_fdre_C_D)         0.134     1.613    clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X66Y81         FDRE                                         r  clk_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.770    clk_count_reg[22]
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  clk_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    clk_count_reg[20]_i_1_n_6
    SLICE_X66Y81         FDRE                                         r  clk_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.996    clk_IBUF_BUFG
    SLICE_X66Y81         FDRE                                         r  clk_count_reg[22]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X66Y81         FDRE (Hold_fdre_C_D)         0.134     1.614    clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X66Y82         FDRE                                         r  clk_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_count_reg[26]/Q
                         net (fo=2, routed)           0.125     1.771    clk_count_reg[26]
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  clk_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    clk_count_reg[24]_i_1_n_6
    SLICE_X66Y82         FDRE                                         r  clk_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.997    clk_IBUF_BUFG
    SLICE_X66Y82         FDRE                                         r  clk_count_reg[26]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X66Y82         FDRE (Hold_fdre_C_D)         0.134     1.615    clk_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X66Y83         FDRE                                         r  clk_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  clk_count_reg[30]/Q
                         net (fo=2, routed)           0.125     1.772    clk_count_reg[30]
    SLICE_X66Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  clk_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    clk_count_reg[28]_i_1_n_6
    SLICE_X66Y83         FDRE                                         r  clk_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X66Y83         FDRE                                         r  clk_count_reg[30]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X66Y83         FDRE (Hold_fdre_C_D)         0.134     1.616    clk_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 div_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.124%)  route 0.201ns (51.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X68Y79         FDRE                                         r  div_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y79         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  div_clk_reg/Q
                         net (fo=3, routed)           0.201     1.820    div_clk
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.865 r  div_clk_i_1/O
                         net (fo=1, routed)           0.000     1.865    div_clk_i_1_n_1
    SLICE_X68Y79         FDRE                                         r  div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X68Y79         FDRE                                         r  div_clk_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X68Y79         FDRE (Hold_fdre_C_D)         0.091     1.569    div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.768    clk_count_reg[14]
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.914 r  clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    clk_count_reg[12]_i_1_n_5
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  clk_count_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X66Y79         FDRE (Hold_fdre_C_D)         0.134     1.612    clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         1000000000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000000000.000  1000000000.000  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X66Y76    clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X66Y78    clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X66Y78    clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X66Y79    clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X66Y79    clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X66Y79    clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X66Y79    clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X66Y80    clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X66Y80    clk_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X66Y76    clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X66Y76    clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X66Y78    clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X66Y78    clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X66Y78    clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X66Y78    clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X66Y79    clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X66Y79    clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X66Y79    clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X66Y79    clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X66Y76    clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X66Y76    clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X66Y76    clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X66Y76    clk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X66Y77    clk_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X66Y77    clk_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X66Y77    clk_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X66Y77    clk_count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X66Y76    clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X66Y78    clk_count_reg[10]/C



