# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie -run-pass=regbankselect -regbankselect-fast %s -verify-machineinstrs -o - | FileCheck %s
# RUN: llc -mtriple aie -run-pass=regbankselect -regbankselect-greedy %s -verify-machineinstrs -o - | FileCheck %s
# RUN: llc -mtriple aie2 -run-pass=regbankselect -regbankselect-fast %s -verify-machineinstrs -o - | FileCheck %s
# RUN: llc -mtriple aie2 -run-pass=regbankselect -regbankselect-greedy %s -verify-machineinstrs -o - | FileCheck %s

---
name: load_s32_s8
legalized: true

body: |
  bb.0:
    liveins: $p0
    ; CHECK-LABEL: name: load_s32_s8
    ; CHECK: [[COPY:%[0-9]+]]:ptrregbank(p0) = COPY $p0
    ; CHECK-NEXT: [[SEXTLOAD:%[0-9]+]]:gprregbank(s32) = G_ZEXTLOAD [[COPY]](p0) :: (load (s8), align 4)
    ; CHECK-NEXT: $r0 = COPY [[SEXTLOAD]](s32)
    %0:_(p0) = COPY $p0
    %1:_(s32) = G_ZEXTLOAD %0 :: (load (s8), align 4)
    $r0 = COPY %1
...

---
name: load_s32_s16
legalized: true

body: |
  bb.0:
    liveins: $p0
    ; CHECK-LABEL: name: load_s32_s16
    ; CHECK: [[COPY:%[0-9]+]]:ptrregbank(p0) = COPY $p0
    ; CHECK-NEXT: [[SEXTLOAD:%[0-9]+]]:gprregbank(s32) = G_ZEXTLOAD [[COPY]](p0) :: (load (s16), align 4)
    ; CHECK-NEXT: $r0 = COPY [[SEXTLOAD]](s32)
    %0:_(p0) = COPY $p0
    %1:_(s32) = G_ZEXTLOAD %0 :: (load (s16), align 4)
    $r0 = COPY %1
...
