# TCL File Generated by Component Editor 18.1
# Thu Apr 01 11:42:39 CDT 2021
# DO NOT MODIFY


# 
# servo_control "servo_control" v1.0
# Ben Klemp 2021.04.01.11:42:39
# Servo control interface
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module servo_control
# 
set_module_property DESCRIPTION "Servo control interface"
set_module_property NAME servo_control
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Custom
set_module_property AUTHOR "Ben Klemp"
set_module_property DISPLAY_NAME servo_control
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL new_component
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file servo_control.vhd VHDL PATH ../components/lib/servo_control.vhd
add_fileset_file counter.vhd VHDL PATH ../components/lib/counter.vhd TOP_LEVEL_FILE
add_fileset_file edge_detector.vhd VHDL PATH ../components/lib/edge_detector.vhd
add_fileset_file prescaler.vhd VHDL PATH ../components/lib/prescaler.vhd
add_fileset_file reg.vhd VHDL PATH ../components/lib/reg.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""

add_interface_port clk clk clk Input 1


# 
# connection point rst
# 
add_interface rst reset end
set_interface_property rst associatedClock clk
set_interface_property rst synchronousEdges DEASSERT
set_interface_property rst ENABLED true
set_interface_property rst EXPORT_OF ""
set_interface_property rst PORT_NAME_MAP ""
set_interface_property rst CMSIS_SVD_VARIABLES ""
set_interface_property rst SVD_ADDRESS_GROUP ""

add_interface_port rst rst reset Input 1


# 
# connection point position
# 
add_interface position avalon end
set_interface_property position addressUnits WORDS
set_interface_property position associatedClock clk
set_interface_property position associatedReset rst
set_interface_property position bitsPerSymbol 8
set_interface_property position burstOnBurstBoundariesOnly false
set_interface_property position burstcountUnits WORDS
set_interface_property position explicitAddressSpan 0
set_interface_property position holdTime 0
set_interface_property position linewrapBursts false
set_interface_property position maximumPendingReadTransactions 0
set_interface_property position maximumPendingWriteTransactions 0
set_interface_property position readLatency 0
set_interface_property position readWaitTime 1
set_interface_property position setupTime 0
set_interface_property position timingUnits Cycles
set_interface_property position writeWaitTime 0
set_interface_property position ENABLED true
set_interface_property position EXPORT_OF ""
set_interface_property position PORT_NAME_MAP ""
set_interface_property position CMSIS_SVD_VARIABLES ""
set_interface_property position SVD_ADDRESS_GROUP ""

add_interface_port position address address Input 1
add_interface_port position read read Input 1
add_interface_port position readdata readdata Output 8
add_interface_port position write write Input 1
add_interface_port position writedata writedata Input 8
set_interface_assignment position embeddedsw.configuration.isFlash 0
set_interface_assignment position embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment position embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment position embeddedsw.configuration.isPrintableDevice 0

