ncvlog -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncvlog.log -errormax 19 -update -linedebug -status -sv /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/half_adder.v 
ncvlog -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncvlog.log -errormax 19 -update -linedebug -status -sv /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/full_adder.v 
ncvlog -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncvlog.log -errormax 19 -update -linedebug -status -sv /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/adder_4bits.v 
ncvlog -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncvlog.log -errormax 19 -update -linedebug -status -sv /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/half_subtractor.v 
ncvlog -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncvlog.log -errormax 19 -update -linedebug -status -sv /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/full_subtractor.v 
ncvlog -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncvlog.log -errormax 19 -update -linedebug -status -sv /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/subtractor_4bits.v 
ncvlog -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncvlog.log -errormax 19 -update -linedebug -status -sv /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/sum_sub_2_17_gen.v 
ncelab -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncelab.log -errormax 18 -access +wc -status worklib.half_adder 
ncelab -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncelab.log -errormax 18 -access +wc -status worklib.full_adder 
ncelab -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncelab.log -errormax 18 -access +wc -status worklib.adder_4bits 
ncelab -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncelab.log -errormax 18 -access +wc -status worklib.full_subtractor 
ncelab -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncelab.log -errormax 18 -access +wc -status worklib.half_subtractor 
ncelab -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncelab.log -errormax 18 -access +wc -status worklib.full_subtractor 
ncelab -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncelab.log -errormax 18 -access +wc -status worklib.subtractor_4bits 
ncelab -work worklib -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncelab.log -errormax 18 -access +wc -status worklib.sum_sub_2_16 
ncsim -gui -cdslib /home/student/my_melexis_projects/lab2/task_2_16_sum_sub_gen/cds.lib -logfile ncsim.log -errormax 15 -status worklib.sum_sub_2_16:module 
