t datapath schedul multipl suppli voltag level convert a present algorithm call mover multipl oper voltag energi reduct minim datapath energi dissip use multipl suppli voltag singl voltag design critic path length clock period number control step limit minim voltag power multipl suppli voltag permit local voltag reduct take remain schedul slack mover initi find one minimum voltag entir datapath determin second voltag oper still schedul slack new voltag con introduc minim schedul slack remain mover exercis varieti dsp datapath exampl energi save rang compar dual singl voltag result benefit go two three voltag never exceed power suppli cost reflect save simpl analysi show energi save achiev even rel ineffici dcdc convert datapath resourc requir found vari greatli respect number suppli area penalti rang implic multipl voltag design ic layout power suppli requir discuss b introduct great deal current research motiv need decreas power dissip satisfi requir increas comput capac portabl earlier abbrevi version work report proceed ieee intern symposium circuit system hong kong research support part arpa fc nsf career award mip assert program daah ibm attluc rockwel author address school electr comput engin purdu univers west lafayett indiana usa permiss make digit hard copi part work person classroom use grant without fee provid copi made distribut profit direct commerci advantag copi show notic first page initi screen display along full citat copyright compon work own other acm must honor abstract credit permit copi otherwis republish post server redistribut list use compon work work requir prior specif permiss andor fee permiss may request public dept acm inc broadway new york ny usa fax permissionsacmorg c associ comput machineri inc system batteri life primari constraint power howev even nonport system scientif workstat power still seriou constraint due limit heat dissip one design techniqu promis substanti power reduct voltag scale term voltag scale refer tradeoff suppli voltag circuit area cmo devic paramet achiev reduc power dissip maintain circuit perform domin sourc power dissip convent cmo circuit due charg discharg circuit capacit switch static cmo switch power proport dd rabaey relationship provid strong incent lower suppli voltag especi sinc chang design paramet achiev linear save respect paramet chang penalti voltag reduct loss circuit perform propag delay cmo approxim proport vdd rabaey vt transistor threshold voltag varieti techniqu appli compens loss perform respect v dd includ reduct threshold voltag increas transistor width optim devic technolog lower suppli voltag shorten critic path data path mean parallel architectur pipelin data path design benefit voltag scale even without chang devic technolog algorithm transform schedul techniqu use increas latenc avail data path oper increas latenc allow oper execut lower suppli voltag without violat schedul constraint architecturedriven voltag scale name appli approach number research develop system propos method incorpor architectur driven voltag scale chandrakasan et al raghunathan jha raghunathan jha goodbi et al kumar et al sanmartin knight raje sarrafzadeh geboti hyper lp chandrakasan et al system appli transform data flow graph algorithm optim low power system accept algorithm given appli varieti techniqu schedul modul select resourc bind etc minim power dissip system mention tri exploit parallel algorithm shorten critic path reduc suppli voltag use system chandrakasan et al raghunathan jha raghunathan jha goodbi et al kumar et al geboti also minim switch capacit data path voltag scale approach requir ic oper singl suppli voltag although substanti energi save realiz singl minimum suppli voltag one cannot alway take full advantag avail schedul slack reduc voltag nonuniform path length fix clock period fix number control step result schedul slack fulli exploit figur provid exampl type bottleneck nonuniform path length critic longest path determin minimum suppli voltag even though shorter path could execut still lower voltag meet time constraint clock period bottleneck oper use part clock period slack within clock period goe wast addit voltag would permit oper use entir clock period final fix number control step result fix clock period latenc constraint may lead unus clock cycl sequenc oper match number avail clock cycl unus slack unus slack unus slack nonuniform path length period number control step afig exampl schedul bottleneck literatur multipl voltag synthesi limit chang public address topic includ raje sarrafzadeh geboti johnson roy raje sarrafzadeh raje sarrafzadeh schedul data path assign voltag data path oper minim power given predetermin set suppli voltag logic level convers explicitli model formul geboti geboti use integ program approach schedul partit vlsi system across multipl chip oper differ suppli voltag johnson johnson roy use integ program choos voltag list candid schedul datapath oper model logic level convers assign voltag oper chang pedram chang pedram address nearli problem appli dynam program approach optim nonpipelin datapath modifi list schedul handl function pipelin datapath datapath specif datapath specifi form data flow graph dfg vertex repres oper arc repres data flow latenc constraint dfg represent similar sequenc graph represent describ demich demich except hierarch condit graph entiti support dfg direct acycl graph gv e vertex set v edg set vertex correspond onetoon oper data path edg correspond onetoon depend two oper data flow latenc constraint both associ vertex attribut specifi oper type adder multipli null oper no op associ edg attribut indic latenc constraint start time sourc destin oper posit valu indic minimum delay oper start time magnitud neg valu specifi maximum allow delay destin sourc figur provid simpl exampl datapath specif defin element dfg notat maximum latenc sampl period data flow min latenc clock cycl adder s complement multipli sourc sink fig sampl datapath specif key notat two type noop use refer transit non noop term transit use indic noop propag signal without delay cost neither type noop introduc delay power dissip serv vertic dfg latenc constraint attach transit noop treat signal logic level propag noop mover schedul algorithm mover gener schedul select user specifi number suppli voltag level assign voltag oper mover use ilp method evalu feasibl candid suppli voltag select partit oper among differ power suppli produc minimum area schedul latenc constraint voltag select algorithm proce sever phase first mover determin maximum minimum bound time window oper must execut search minimum singl suppli voltag next mover partit datapath oper two group assign higher suppli voltag assign lower suppli voltag high voltag group initi fix voltag somewhat minimum singl voltag mover search minimum voltag lower group voltag lower group fix new minimum voltag upper group sought find three suppli schedul partit lower voltag group search new minimum voltag bottom middl upper group ilp formul core mover integ linear program ilp use repeatedli evalu possibl suppli voltag partit oper differ power suppli produc schedul minim resourc usag case mover analyz dfg gener collect linear inequ repres preced constraint time constraint resourc constraint datapath schedul weight sum energi dissip oper use optim object partit oper evalu feasibl suppli voltag weight sum resourc usag serv optim object minim resourc inequ object function pack matrix coeffici fed ilp program solver cplex mover interpret result cplex annot dfg indic schedul time voltag assign architectur model assum mover depict figur oper output regist oper output feed one regist regist oper voltag oper suppli input level convers need perform oper input oper oper oper regist level convert fig mover architectur model mover ilp formul work dfg voltag assign oper may alreadi fix oper alreadi fix voltag formul choos two close space voltag minim energi voltag chosen close enough togeth level convers one ignor consequ level convers need account oper fix differ voltag interfac fix unfix oper ilp decis variabl three categori decis variabl use mover ilp formul one set variabl form x il indic start time suppli voltag assign oper alreadi fix particular suppli voltag x begin execut clock cycl l use suppli voltag s condit x il equal zero suppli voltag select limit two valu select lower select higher candid voltag anoth set variabl x il indic start time oper suppli voltag fix x indic oper start clock cycl l condit x il equal zero last group variabl ms indic alloc oper resourc possibl suppli voltag ms greater equal number resourc type alloc suppli voltag s case integ rang fix suppli correspond new candid suppli voltag correspond suppli voltag alreadi fix object function object function equat estim energi requir one execut data path function voltag assign oper consid energi express split two part first nest summat count total energi contribut associ oper alreadi fix suppli voltag second nest summat count total energi contribut oper alreadi fix particular suppli voltag oper j fix suppli voltag eg first nest summat accumul energi oper j onrgj regist output oper j rnrg j fanout j level convers requir input index suppli voltag assign oper j fanout j fanout capacit load oper j c reg input capacit regist oper output connect decis variabl x jl use select lookup tabl valu oper regist level convers energi ad total energi must sum candid suppli voltag j clock cycl l possibl execut time window r j oper j e conv set dfg arc may requir level convers depend voltag assign v oper set dfg vertic noop v fix set dfg vertic oper fix particular voltag v free set vertic previous fix voltag oper j fix suppli voltag accumul energi oper regist level convers differ express free oper voltag express constant determin prior solv ilp formul consequ index j remov summat decis variabl x jvfree voper x jl theta jvfix voper x jl theta convers energi input free fix oper respect c input capacit oper i ijijeconv ivfix ijijeconv ivfre cnrg fix ijijeconv ivfix ijijeconv ivfre equat object function use minim resourc usag here ms indic minimum number oper type suppli voltag need implement datapath oper type consid area aream oper repres set oper type exclud noop summat accumul estim total circuit resourc requir implement datapath mmoper aream theta ms ilp constraint inequ equat guarante one start time l assign oper suppli voltag alreadi fix equat guarante one start time l suppli voltag assign oper suppli voltag assign equat guarante voltag transit noop j match voltag oper suppli input transit noop v trnoop set vertic dfg correspond transient noop e set arc dfg l equat enforc preced constraint specifi dfg simplifi version constraint use sourc destin oper fix voltag constraint adapt structur preced constraint shown geboti geboti produc facet schedul polytop arc i j latenc lat ij specifi minimum latenc start oper start oper j equat defin set preced constraint inequ correspond dfg arc sourc destin oper free not fix voltag simplifi version constraint use sourc destin oper fix voltagex del is l l l l equat enforc maximum latenc constraint specifi dfg arc i j latenc lat ij specifi maximum delay oper j oper i equat defin set maximum latenc constraint inequ correspond arc sourc destin oper fix voltag simplifi version constraint use sourc destin oper fix voltag remain equat simplif equat x l lgammalat ij equat ensur resourc usag time step exceed resourc alloc given ms express left comput number oper type suppli voltag execut concurr clock cycl l ms indic number type resourc alloc suppli voltag s equat enforc resourc constraint enforc constraint fix oper free oper allow take one two candid voltag resourc constraint easili modifi support function pipelin sampl period l samp combin left hand side l l l l lgammadel is ms l l lgammadel is ms tabl i voltag search algorithm choos start voltag v creat matrix ilp constraint inequ obtain minimum energi solut inequ solut provid schedul map v v oper energi estim area estim datapath a solut found oper assign v choos new candid voltag midway v v lo go step els must littl benefit assign oper v fix oper v b els if problem infeas choos new candid voltag midway v vhi go step equat enforc user specifi resourc constraint maxresm repres total number resourc type regardless voltag permit left side express accumul number resourc type alloc suppli voltag total allow exceed user specifi number resourc ms maxresm oper voltag search mover search continu rang voltag seek minimum voltag one two three power suppli design user must specifi converg threshold v conv use determin voltag select accept close minimum let v hi v lo repres current upper lower bound suppli voltag search minimum singl suppli voltag oper initi consid free not fix voltag search minimum set two three suppli voltag mover consid one power suppli time voltag fix oper alloc suppli voltag consider tabl outlin voltag search algorithm partit partit process mover take free oper dfg alloc one two possibl power suppli partit perform singl minimum suppli voltag known group oper suppli voltag free oper choos two candid suppli voltag v v b one slightli v slightli below set ilp constraint inequ obtain minimum energi schedul oper assign v schedul slack avail may sever way oper partit case optim ilp solut maxim energi dissip lower voltag group ie put energi hungri oper lower voltag group tend maxim benefit reduc voltag lower group given success partit oper assign v put lower suppli voltag group oper assign v b put higher suppli voltag group partit fail oper alloc lower suppli voltag oper alloc higher suppli voltag ilp solver exce resourc limit first situat indic minimum singl voltag could bit lower event mover lower valu v v b vconvand tri partit again lower v v b far lead complet infeas ilp problem second situat indic enough schedul slack avail oper bear reduct voltag case mover termin remedi third situat either increas resourc time limit ilp solver make problem smaller character datapath resourc result present paper make use four type circuit resourc adder multipli regist level convert mover requir model energi delay type resourc function suppli voltag load capacit averag switch activ type resourc simul hspice use micron mosi librari model level mo model energi dissip worst case delay input capacit measur simul resourc bit wide load capacit output pf input vector gener provid switch activ datapath oper regist optim oper energi delay scale function voltag assign evalu energi dissip e oper regist scale respect suppli voltag tabl ii nomin energi delay valu use mover resourc energi dc energi delay delay cin type pj pjpf ns nspf pf adder multipli regist energi dissip oper regist measur nomin suppli voltag v delay oper regist scale respect suppli voltag theta p propag delay measur nomin suppli voltag v energi delay scale factor deriv directli cmo energi delay equat describ rabaey rabaey energi delay also scale linearli respect estim load capacit output signal tabl ii give model paramet use mover type resourc note regist delay given propag time rel clock edg regist setup time treat part datapath oper delay level convers whenev one resourc drive input anoth resourc oper higher voltag level convers need interfac four altern consid accomplish thi omit level convert use chain invert success higher voltag use activ passiv pullup use differenti cascod voltag switch dcv circuit level convert chandrakasan et al usami horowitz omit level convert stepdown convers use dcv circuit stepup convers given appropri transistor size circuit exhibit static current path oper full v v rang input output suppli voltag model need could accur indic power dissip propag delay dcv level convert function input logic suppli voltag v output logic suppli voltag v load capacit circuit studi analyt hspice simul result determin suitabl form model equat coeffici equat calibr model equat would produc famili curv close match simul result v rang v v rang suppli voltag level convert need typic energi dissip level convert found order pj per switch event per bit given pf load typic propag delay rang approxim ns level convers v v v v propag delay becom larg input voltag level convert fall toward v v v convers delay ns v v convers delay nearli ns transistor u length u width except note mn mn mn fig dcv level convert result datapath exampl ilp schedul optim result present six exampl data path four point fft fft th order ellipt wave filter benchmark ellip rao th order autoregress lattic filter lattic frequenc sampl filter fsamp three nd order stage one st order stage direct form tap linear phase fir filter lfir th order statespac realiz iir filter ssiir fft data path complex signal path split real imaginari data flow data path signal model noncomplex integ valu data flow taken bit wide switch activ node assum ie probabl transit select bit signal one sampl interv exampl model one sampl period data flow latenc constraint specifi feedback signal loop start finish within sampl period complet unrol loop span multipl sampl period broken data flow pass one sampl period next repres input output node dfg connect backward arc specifi maximum latenc constraint input output ns clock specifi exampl latenc constraint specifi data introduct interv equal maximum delay input output data path mover result figur present energi reduct result leftmost column identifi particular datapath topolog indic number oper addit name latclk x min datapath max max voltag exechost min latunlim resourc energi ratio vs suppli energi add nr nr add nr nr nr nr nr nr add mult nr nr nr add mult nr nr nr del add mult del add mult nr nr nr nr nr nr fig multivoltag energi save multipl sampl period delay perform one iter data path max latclk specifi maximum latenc equal data sampl rate maximum number control step clk given term number clock cycl max specifi maximum number adder multipli circuit permit design valu indic unlimit resourc permit column head voltag indic suppli voltag select mover use fill voltag column case one two suppli voltag result present string nr voltag column indic solut two suppli voltag could obtain nr three column indic solut three suppli voltag could obtain exec column report minut execut time real cpu requir obtain result number parenthesi identifi type machin use obtain result indic sparcserv processor mb ram indic sparc mb ram bar graph center repres normal energi consumpt test case energi result divid singl suppli voltag unlimit resourc minimum latenc result obtain normal valu singl suppli voltag result shown black bar result shown gray style present intend visual emphas effect differ latenc resourc suppli voltag constraint energi estim rightmost column present absolut energi estim unit figur present area penalti result two column mean correspond column figur except bar graph area column right area valu weight sum minimum circuit resourc requir implement datapath schedul resourc all bit wide weight follow adder multipli regist level convert weight proport transistor count resourc area valu divid area estim correspond singl voltag result singl voltag result shown black bar two three voltag result shown gray observ preced result permit sever observ made regard effect latenc circuit resourc suppli voltag constraint energi save area cost execut time primari object minim energi dissip use multipl voltag especi interest comparison multipl suppli voltag result minimum singl suppli voltag result energi save rang observ compar multipl singl voltag result estim area penalti rang slight improv increas area actual area penalti could higher sinc estim consid number circuit resourc use clear correl energi save area penalti look complet set result sometim substanti energi save achiev minim increas circuit resourc time even small energi save incur larg area cost name latclk x area ratio vs suppli adder area add nr nr add add mult nr nr nr add mult nr nr nr del add mult del add mult nr nr nr nr nr nr fig multivoltag area penalti consid impact latenc constraint alon effect area energi easier observ case multipl voltag area penalti greatest minimum latenc unlimit resourc test case also observ increas latenc constraint alway led lower energi given number suppli voltag howev effect latenc constraint singl vs multipl voltag tradeoff vari greatli one exampl anoth result multipl voltag favor situat singl suppli voltag solut benefit increas latenc perhap due control step bottleneck illustr earlier figur effect resourc constraint energi save also rel easi observ surprisingli resourc constraint tend produc lowest area penalti reason area penalti resourc constrain case sometim minimum singl suppli solut requir resourc permit energi estim base resourc constrain schedul consist higher estim base unlimit resourc schedul result present previous includ energi area cost associ multiplex would requir support share function unit regist howev analysi multiplex requir schedul indic multiplex would chang rel tradeoff number voltag energi dissip circuit area case energi area cost increas substanti up energi area comparison one two three voltag alway either similar earlier result shift somewhat favor multipl voltag maximum energi save averag compar two suppli voltag one maximum area penalti averag result three suppli voltag best slightli better two suppli result multiplex cost estim follow manner simpl greedi algorithm use assign function unit oper regist data valu given resourc bind determin fanin function unit regist assum passgat multiplex implement estim worst case capacit signal path total gate capacit switch control line rel circuit area function fanin data bu width singl pass gate turn on estim add ff load data input bit ff control input multiplex circuit area pass gate taken theta the area one bit slice full adder multiplex capacit area ad cost alreadi use mover mover use gener new datapath schedul account cost case suppli voltag elev slightli rel previou result order compens increas propag delay design issu sever design issu design need take consider multipl voltag design target fabric particular effect multipl voltag oper ic layout power suppli requir consid section discuss issu identifi improv would allow mover complet take account layout follow way multipl voltag design may affect ic layout multipl suppli gener offchip addit power ground pin requir may necessari partit chip separ region oper region oper suppli voltag kind isol need region oper differ voltag may limit voltag differ toler region protect latchup may need logic interfac region differ voltag design rule rout may need deal signal one voltag pass region anoth voltag isol requir differ voltag region probabl adequ address increas use substrat contact separ rout power ground increas minimum space rout for exampl one signal v swing anoth v swing slightli increas space well practic increas circuit area somewhat effect small comparison increas circuitri adder multipli regist etc need support parallel oper reduc suppli voltag area isol mitig group togeth resourc particular voltag common region isol need peripheri region layout issu incorpor multipl voltag schedul perhap greatest impact relat group oper particular suppli voltag common region close intermingl oper differ voltag could lead complex rout region increas need level convers increas risk latchup assign highli connect oper voltag could improv rout also lead fewer voltag region chip less space lost isol voltag region fewer signal pass region oper differ voltag circuit design circuit design issu still need address mover includ altern level convert design control logic design altern level convert design combin regist level convert consid dcv convert design consid paper exhibit static power consumpt short circuit energi problem delay energi also increas greatli input voltag level convert becom small mover make assumpt datapath control clock conveni schedul energi estim requir support control logic assum entir control datapath accomplish select clock regist switch multiplex requir special gate clock regist power suppli implement multipl voltag datapath decis must made regard voltag select type power suppli use regard voltag select must decid mani suppli use determin whether nonstandard voltag accept regard type power suppli consid choic gener voltag onchip offchip choic depend larg applic chip heat dissip primari constraint voltag would gener chip dcdc convers effici would low prioriti batteri life bottleneck dcdc convers effici determin whether multipl voltag reap energi save simpl analysi provid insight condit new suppli voltag could justifi batteri power system would need dc dc convert obtain new voltag let repres effici dc dc convert effici easili describ power output datapath divid power input dcdc convert model explicitli repres effect amount load choic voltag convert effici now tri determin degre convert effici need order make new suppli voltag viabl convers given dcdc convert known effici want know much voltag reduct need justifi use convert let ff repres fraction switch capacit datapath alloc new suppli voltag v repres primari suppli voltag repres new reduc suppli voltag consider e repres energi dissip datapath oper singl suppli voltag v energi e split portion ff repres circuitri run voltag v remain portion continu run new suppli voltag v introduc first term equat scale factor v v new datapath energi dissip ignor dcdc becom howev energi lost dcdc convert equal energi circuitri oper v divid effici convert bit algebra manipul reveal system energi save includ convert loss function ff v v lost consid simpl exampl let suppos circuit oper voltag v given ideal dcdc convert energi save would howev convert effici consid save drop half breakeven point occur last exampl convert effici least avoid lose energi practic breakeven point somewhat higher due logic level convers requir within datapath preced analysi suggest dc dc convert exceedingli effici order achiev energi save voltag reduct mere v v dcdc convert effici would least convert design avail easili exceed effici requir stratako et al stratako et al design dcdc convert achiev better effici v v voltag reduct conclus paper present mover tool reduc energi dissip datapath design use multipl suppli voltag area estim produc base minimum number circuit resourc requir implement design one two three suppli voltag design gener consider circuit design user control latenc constraint resourc constraint total number control step clock period voltag rang number power suppli mover use examin tradeoff effect constraint energi area estim mover iter search voltag rang minimum voltag feasibl one two three suppli solut exact ilp formul use evalu schedul feasibl voltag select ilp formul use determin oper assign power suppli mover exercis six differ datapath specif subject varieti latenc resourc power suppli constraint total test case test case modest size rang datapath oper control step result indic datapath specif benefit significantli use multipl voltag mani case energi reduc substanti go one two suppli voltag improv much observ save typic ad third suppli produc rel littl improv two suppli improv most result mover compar mani case better result obtain use mesv minimum energi schedul voltag select ilp formul present johnson roy behavior respect latenc resourc suppli voltag constraint similar mover mesv improv rel pure ilp formul due fact ilp formul could select discret set voltag wherea mover select continu rang voltag acknowledg would like thank jame cutler program work low power research group purdu anonym review critiqu r optim power use transform design portabl system energi minim use multipl suppli voltag synthesi optim digit circuit optim vlsi architectur synthesi area ilp model simultan schedul partit low power system map microarchitectur synthesi performanceconstrain optim select suppli voltag level convers data path schedul resourc constraint digit integr circuit behavior synthesi low power iter improvementalgorithm low power data path synthesi variabl voltag schedul fifth order ellipt wave filter benchmark cluster voltag scale techniqu lowpow design tr optim vlsi architectur synthesi powerprofil cluster voltag scale techniqu lowpow design variabl voltag schedul iter improv algorithm low power data path synthesi digit integr circuit energi minim use multipl suppli voltag synthesi optim digit circuit profiledriven behavior synthesi lowpow vlsi system optim select suppli voltag level convers data path schedul resourc constraint behavior synthesi low power microarchitectur synthesi performanceconstrain lowpow vlsi design ctr saraju p mohanti n ranganathan sunil k chappidi simultan peak averag power minim datapath schedul dsp processor proceed th acm great lake symposium vlsi april washington d c usa tohru ishihara hiroto yasuura voltag schedul problem dynam variabl voltag processor proceed intern symposium low power electron design p august monterey california unit state ling wang yingtao jiang henri selvaraj schedul optim voltag select multipl suppli voltag resourc constraint integr vlsi journal v n p februari ali manzak chaitali chakrabarti low power schedul scheme resourc oper multipl voltag ieee transact larg scale integr vlsi system v n p ling wang yingtao jiang henri selvaraj schedul partit scheme low power design use multipl suppli voltag journal supercomput v n p januari dongxin wen ling wang yingtao jiang henri selvaraj power optim simultan schedul partit multipl voltag proceed th wsea intern confer mathemat method comput techniqu electr engin p octob sofia bulgaria ashok kumar magdi bayoumi moham elgamel methodolog low power schedul resourc oper multipl voltag integr vlsi journal v n p februari amitabh menon s k nandi mahesh mehendal multivoltag schedul voltagepartit variabl storag proceed intern symposium low power electron design august seoul korea woocheol kwon taewhan kim optim voltag alloc techniqu dynam variabl voltag processor proceed th confer design autom june anaheim ca usa saraju p mohanti n ranganathan sunil k chappidi ilp model simultan energi transient power minim behavior synthesi acm transact design autom electron system toda v n p januari inki hong miodrag potkonjak mani b srivastava onlin schedul hard realtim task variabl voltag processor proceed ieeeacm intern confer computeraid design p novemb san jose california unit state inki hong darko kirovski gang qu miodrag potkonjak mani b srivastava power optim variabl voltag corebas system proceed th annual confer design autom p june san francisco california unit state ling wang yingtao jiang henri selvaraj multipl voltag synthesi scheme low power design time resourc constraint integr computeraid engin v n p octob shaoxiong hua gang qu approach maximum energi save embed system multipl voltag proceed ieeeacm intern confer computeraid design p novemb woocheol kwon taewhan kim optim voltag alloc techniqu dynam variabl voltag processor acm transact embed comput system tec v n p februari gang qu limit energi save dynam voltag scale proceed ieeeacm intern confer computeraid design novemb san jose california hsuehchih yang lanrong dung multiplevoltag highlevel synthesi use algorithm transform proceed confer asia south pacif design autom januari shanghai china deme chen jason cong yipe fan junjuan xu optim studi resourc bind multivdd proceed rd annual confer design autom juli san francisco ca usa saraju p mohanti n ranganathan energyeffici datapath schedul use multipl voltag dynam clock acm transact design autom electron system toda v n p april deme chen jason cong junjuan xu optim modul voltag assign lowpow proceed confer asia south pacif design autom januari shanghai china liqiong wei zhanp chen mark johnson kaushik roy vivek de design optim low voltag high perform dual threshold cmo circuit proceed th annual confer design autom p june san francisco california unit state deme chen jason cong junjuan xu optim simultan modul multivoltag assign low power acm transact design autom electron system toda v n p april krishnan srinivasan karam s chatha integ linear program heurist techniqu systemlevel low power schedul multiprocessor architectur throughput constraint integr vlsi journal v n p april diana marculescu anoop iyer applicationdriven processor design explor powerperform tradeoff analysi proceed ieeeacm intern confer computeraid design novemb san jose california