Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/" --output-directory="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/components/" --report-file="bsf:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/ProjectNiosII.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/ProjectNiosII.qsys"
Progress: Loading Project Qsys/ProjectNiosII.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/" --output-directory="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/components/synthesis/" --file-set=QUARTUS_SYNTH --report-file="html:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/ProjectNiosII.html" --report-file="sopcinfo:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/ProjectNiosII.sopcinfo" --report-file="cmp:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/ProjectNiosII.cmp" --report-file="qip:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/components/synthesis/ProjectNiosII.qip" --report-file=svd --report-file="regmap:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/components/synthesis/ProjectNiosII.regmap" --report-file="debuginfo:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/components/synthesis/ProjectNiosII.debuginfo" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/ProjectNiosII.qsys" --language=VERILOG
Progress: Loading Project Qsys/ProjectNiosII.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ProjectNiosII: Generating ProjectNiosII "ProjectNiosII" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 10 connections
Info: merlin_translator_transform: After transform: 7 modules, 26 connections
Info: merlin_domain_transform: After transform: 14 modules, 70 connections
Info: merlin_router_transform: After transform: 18 modules, 86 connections
Info: merlin_network_to_switch_transform: After transform: 25 modules, 106 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 27 modules, 132 connections
Info: merlin_hierarchy_transform: After transform: 4 modules, 13 connections
Info: merlin_mm_transform: After transform: 4 modules, 13 connections
Info: merlin_interrupt_mapper_transform: After transform: 5 modules, 17 connections
Info: reset_adaptation_transform: After transform: 7 modules, 19 connections
Info: nios2_qsys_0: Starting RTL generation for module 'ProjectNiosII_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/eperlcmd -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=ProjectNiosII_nios2_qsys_0 --dir=/tmp/alt7728_3761112446673897548.dir/0031_nios2_qsys_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7728_3761112446673897548.dir/0031_nios2_qsys_0_gen//ProjectNiosII_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2018.07.16 12:13:18 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.07.16 12:13:18 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.07.16 12:13:20 (*)   Couldn't query license setup in Quartus directory /home/gaut/Programs/altera/13.1/quartus
Info: nios2_qsys_0: # 2018.07.16 12:13:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2018.07.16 12:13:20 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2018.07.16 12:13:20 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.07.16 12:13:20 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.07.16 12:13:20 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.07.16 12:13:20 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.07.16 12:13:22 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.07.16 12:13:22 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.07.16 12:13:25 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'ProjectNiosII_nios2_qsys_0'
Info: nios2_qsys_0: "ProjectNiosII" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'ProjectNiosII_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ProjectNiosII_onchip_memory2_0 --dir=/tmp/alt7728_3761112446673897548.dir/0032_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7728_3761112446673897548.dir/0032_onchip_memory2_0_gen//ProjectNiosII_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'ProjectNiosII_onchip_memory2_0'
Info: onchip_memory2_0: "ProjectNiosII" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pipeline_bridge_swap_transform: After transform: 24 modules, 75 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: mm_interconnect_0: "ProjectNiosII" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "ProjectNiosII" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "ProjectNiosII" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/src/Project Qsys/components/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ProjectNiosII: Done "ProjectNiosII" with 16 modules, 29 files, 606075 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
