// Seed: 2614565123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_7 = 0;
  input wire id_1;
  parameter id_5 = "";
  wire [1 'h0 : 1] id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd72
) (
    input  uwire id_0,
    output uwire id_1,
    output wor   id_2,
    output wor   id_3
    , id_9,
    input  uwire _id_4,
    output uwire id_5,
    inout  uwire id_6,
    input  tri   id_7
);
  wire id_10[id_4 : 1 'b0], id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
endmodule
