DATA 4, 0x020c4068, 0xffffffff
DATA 4, 0x020c406c, 0xffffffff
DATA 4, 0x020c4070, 0xffffffff
DATA 4, 0x020c4074, 0xffffffff
DATA 4, 0x020c4078, 0xffffffff
DATA 4, 0x020c407c, 0xffffffff
DATA 4, 0x020c4080, 0xffffffff
DATA 4, 0x020c4084, 0xffffffff
			
//=============================================================================			
// IOMUX			
//=============================================================================			
//DDR IO TYPE:			
DATA 4, 0x020e0774, 0x000C0000
DATA 4, 0x020e0754, 0x00000000
			
//CLOCK:			
DATA 4, 0x020e04ac, 0x00000030
DATA 4, 0x020e04b0, 0x00000030
			
//ADDRESS:			
DATA 4, 0x020e0464, 0x00000030
DATA 4, 0x020e0490, 0x00000030
DATA 4, 0x020e074c, 0x00000030
			
//Control:			
DATA 4, 0x020e0494, 0x00000030
DATA 4, 0x020e04a0, 0x00000000
DATA 4, 0x020e04b4, 0x00000030
DATA 4, 0x020e04b8, 0x00000030
DATA 4, 0x020e076c, 0x00000030
			
//Data Strobes:			
DATA 4, 0x020e0750, 0x00020000
DATA 4, 0x020e04bc, 0x00000030
DATA 4, 0x020e04c0, 0x00000030
DATA 4, 0x020e04c4, 0x00000030
DATA 4, 0x020e04c8, 0x00000030
//DATA 4, 0x020e04cc, 0x00000030
//DATA 4, 0x020e04d0, 0x00000030
//DATA 4, 0x020e04d4, 0x00000030
//DATA 4, 0x020e04d8, 0x00000030
			
//Data:			
DATA 4, 0x020e0760, 0x00020000
DATA 4, 0x020e0764, 0x00000030
DATA 4, 0x020e0770, 0x00000030
DATA 4, 0x020e0778, 0x00000030
DATA 4, 0x020e077c, 0x00000030
//DATA 4, 0x020e0780, 0x00000030
//DATA 4, 0x020e0784, 0x00000030
//DATA 4, 0x020e078c, 0x00000030
//DATA 4, 0x020e0748, 0x00000030
			
DATA 4, 0x020e0470, 0x00000030
DATA 4, 0x020e0474, 0x00000030
DATA 4, 0x020e0478, 0x00000030
DATA 4, 0x020e047c, 0x00000030
//DATA 4, 0x020e0480, 0x00000030
//DATA 4, 0x020e0484, 0x00000030
//DATA 4, 0x020e0488, 0x00000030
//DATA 4, 0x020e048c, 0x00000030
			
			
//=============================================================================			
// DDR Controller Registers			
//=============================================================================			
// Manufacturer:	ISSI		
// Device Part Number:	IS43TR16128AL-15HBLI		
// Clock Freq.: 	400MHz		
// Density per CS in Gb: 	4		
// Chip Selects used:	1		
// Number of Banks:	8		
// Row address:    	14		
// Column address: 	10		
// Data bus width	32		
//=============================================================================			
			
//=============================================================================			
// Calibration setup.			
//=============================================================================			
DATA 4, 0x021b0800, 0xA1390003
			
// For target board, may need to run write leveling calibration to fine tune these settings.			
DATA 4, 0x021b080c, 0x00330033
DATA 4, 0x021b0810, 0x00390041
//DATA 4, 0x021b480c, 0x00000000
//DATA 4, 0x021b4810, 0x00000000
			
////Read DQS Gating calibration			
DATA 4, 0x021b083c, 0x02400238
DATA 4, 0x021b0840, 0x022C0234
//DATA 4, 0x021b483c, 0x00000000
//DATA 4, 0x021b4840, 0x00000000
			
//Read calibration			
DATA 4, 0x021b0848, 0x3C464644
//DATA 4, 0x021b4848, 0x40404040
			
//Write calibration                     			
DATA 4, 0x021b0850, 0x3632322E
//DATA 4, 0x021b4850, 0x40404040
			
//read data bit delay: (3 is the reccommended default value, although out of reset value is 0)			
DATA 4, 0x021b081c, 0x33333333
DATA 4, 0x021b0820, 0x33333333
DATA 4, 0x021b0824, 0x33333333
DATA 4, 0x021b0828, 0x33333333
//DATA 4, 0x021b481c, 0x33333333
//DATA 4, 0x021b4820, 0x33333333
//DATA 4, 0x021b4824, 0x33333333
//DATA 4, 0x021b4828, 0x33333333
			
//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
//DATA 4, 0x021b08c0, 0x24911492
//DATA 4, 0x021b48c0, 0x24911492
			
// Complete calibration by forced measurement:                  			
DATA 4, 0x021b08b8, 0x00000800
//DATA 4, 0x021b48b8, 0x00000800
//=============================================================================			
// Calibration setup end			
//=============================================================================			
			
//MMDC init: 			
DATA 4, 0x021b0004, 0x0002002D
DATA 4, 0x021b0008, 0x00333040
DATA 4, 0x021b000c, 0x3F435313
DATA 4, 0x021b0010, 0xB68E8B63
DATA 4, 0x021b0014, 0x01FF00DB
			
//MDMISC: RALAT kept to the high level of 5. 			
//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
//a. better operation at low frequency, for LPDDR2 freq < 100MHz, change RALAT to 3			
//b. Small performence improvment 			
DATA 4, 0x021b0018, 0x00011740
DATA 4, 0x021b001c, 0x00008000
DATA 4, 0x021b002c, 0x000026D2
DATA 4, 0x021b0030, 0x00431023
DATA 4, 0x021b0040, 0x00000017
DATA 4, 0x021b0000, 0x83190000
			
//Mode register writes                 			
DATA 4, 0x021b001c, 0x02808032
DATA 4, 0x021b001c, 0x00008033
DATA 4, 0x021b001c, 0x00448031
DATA 4, 0x021b001c, 0x05208030
DATA 4, 0x021b001c, 0x04008040
			
//DATA 4, 0x021b001c, 0x0280803A
//DATA 4, 0x021b001c, 0x0000803B
//DATA 4, 0x021b001c, 0x00448039
//DATA 4, 0x021b001c, 0x05208038
//DATA 4, 0x021b001c, 0x04008048
			
DATA 4, 0x021b0020, 0x00007800
			
DATA 4, 0x021b0818, 0x00033337
//DATA 4, 0x021b4818, 0x00033337
			
DATA 4, 0x021b0004, 0x0002556D
			
DATA 4, 0x021b0404, 0x00011006
			
DATA 4, 0x021b001c, 0x00000000
