target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.TraceEvent = type { i32, ptr, i8, ptr }

@.str = private unnamed_addr constant [15 x i8] c"pic_update_irq\00", align 1
@_TRACE_PIC_UPDATE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PIC_UPDATE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str, i8 1, ptr @_TRACE_PIC_UPDATE_IRQ_DSTATE }, align 8
@.str.1 = private unnamed_addr constant [12 x i8] c"pic_set_irq\00", align 1
@_TRACE_PIC_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PIC_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.1, i8 1, ptr @_TRACE_PIC_SET_IRQ_DSTATE }, align 8
@.str.2 = private unnamed_addr constant [14 x i8] c"pic_interrupt\00", align 1
@_TRACE_PIC_INTERRUPT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PIC_INTERRUPT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.2, i8 1, ptr @_TRACE_PIC_INTERRUPT_DSTATE }, align 8
@.str.3 = private unnamed_addr constant [17 x i8] c"pic_ioport_write\00", align 1
@_TRACE_PIC_IOPORT_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PIC_IOPORT_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.3, i8 1, ptr @_TRACE_PIC_IOPORT_WRITE_DSTATE }, align 8
@.str.4 = private unnamed_addr constant [16 x i8] c"pic_ioport_read\00", align 1
@_TRACE_PIC_IOPORT_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PIC_IOPORT_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.4, i8 1, ptr @_TRACE_PIC_IOPORT_READ_DSTATE }, align 8
@.str.5 = private unnamed_addr constant [18 x i8] c"cpu_set_apic_base\00", align 1
@_TRACE_CPU_SET_APIC_BASE_DSTATE = dso_local global i16 0, align 2
@_TRACE_CPU_SET_APIC_BASE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.5, i8 1, ptr @_TRACE_CPU_SET_APIC_BASE_DSTATE }, align 8
@.str.6 = private unnamed_addr constant [18 x i8] c"cpu_get_apic_base\00", align 1
@_TRACE_CPU_GET_APIC_BASE_DSTATE = dso_local global i16 0, align 2
@_TRACE_CPU_GET_APIC_BASE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.6, i8 1, ptr @_TRACE_CPU_GET_APIC_BASE_DSTATE }, align 8
@.str.7 = private unnamed_addr constant [19 x i8] c"apic_local_deliver\00", align 1
@_TRACE_APIC_LOCAL_DELIVER_DSTATE = dso_local global i16 0, align 2
@_TRACE_APIC_LOCAL_DELIVER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.7, i8 1, ptr @_TRACE_APIC_LOCAL_DELIVER_DSTATE }, align 8
@.str.8 = private unnamed_addr constant [17 x i8] c"apic_deliver_irq\00", align 1
@_TRACE_APIC_DELIVER_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_APIC_DELIVER_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.8, i8 1, ptr @_TRACE_APIC_DELIVER_IRQ_DSTATE }, align 8
@.str.9 = private unnamed_addr constant [15 x i8] c"apic_mem_readl\00", align 1
@_TRACE_APIC_MEM_READL_DSTATE = dso_local global i16 0, align 2
@_TRACE_APIC_MEM_READL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.9, i8 1, ptr @_TRACE_APIC_MEM_READL_DSTATE }, align 8
@.str.10 = private unnamed_addr constant [16 x i8] c"apic_mem_writel\00", align 1
@_TRACE_APIC_MEM_WRITEL_DSTATE = dso_local global i16 0, align 2
@_TRACE_APIC_MEM_WRITEL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.10, i8 1, ptr @_TRACE_APIC_MEM_WRITEL_DSTATE }, align 8
@.str.11 = private unnamed_addr constant [22 x i8] c"ioapic_set_remote_irr\00", align 1
@_TRACE_IOAPIC_SET_REMOTE_IRR_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOAPIC_SET_REMOTE_IRR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.11, i8 1, ptr @_TRACE_IOAPIC_SET_REMOTE_IRR_DSTATE }, align 8
@.str.12 = private unnamed_addr constant [24 x i8] c"ioapic_clear_remote_irr\00", align 1
@_TRACE_IOAPIC_CLEAR_REMOTE_IRR_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOAPIC_CLEAR_REMOTE_IRR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.12, i8 1, ptr @_TRACE_IOAPIC_CLEAR_REMOTE_IRR_DSTATE }, align 8
@.str.13 = private unnamed_addr constant [21 x i8] c"ioapic_eoi_broadcast\00", align 1
@_TRACE_IOAPIC_EOI_BROADCAST_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOAPIC_EOI_BROADCAST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.13, i8 1, ptr @_TRACE_IOAPIC_EOI_BROADCAST_DSTATE }, align 8
@.str.14 = private unnamed_addr constant [28 x i8] c"ioapic_eoi_delayed_reassert\00", align 1
@_TRACE_IOAPIC_EOI_DELAYED_REASSERT_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOAPIC_EOI_DELAYED_REASSERT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.14, i8 1, ptr @_TRACE_IOAPIC_EOI_DELAYED_REASSERT_DSTATE }, align 8
@.str.15 = private unnamed_addr constant [16 x i8] c"ioapic_mem_read\00", align 1
@_TRACE_IOAPIC_MEM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOAPIC_MEM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.15, i8 1, ptr @_TRACE_IOAPIC_MEM_READ_DSTATE }, align 8
@.str.16 = private unnamed_addr constant [17 x i8] c"ioapic_mem_write\00", align 1
@_TRACE_IOAPIC_MEM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOAPIC_MEM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.16, i8 1, ptr @_TRACE_IOAPIC_MEM_WRITE_DSTATE }, align 8
@.str.17 = private unnamed_addr constant [15 x i8] c"ioapic_set_irq\00", align 1
@_TRACE_IOAPIC_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOAPIC_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.17, i8 1, ptr @_TRACE_IOAPIC_SET_IRQ_DSTATE }, align 8
@.str.18 = private unnamed_addr constant [25 x i8] c"kvm_report_irq_delivered\00", align 1
@_TRACE_KVM_REPORT_IRQ_DELIVERED_DSTATE = dso_local global i16 0, align 2
@_TRACE_KVM_REPORT_IRQ_DELIVERED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.18, i8 1, ptr @_TRACE_KVM_REPORT_IRQ_DELIVERED_DSTATE }, align 8
@.str.19 = private unnamed_addr constant [24 x i8] c"kvm_reset_irq_delivered\00", align 1
@_TRACE_KVM_RESET_IRQ_DELIVERED_DSTATE = dso_local global i16 0, align 2
@_TRACE_KVM_RESET_IRQ_DELIVERED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.19, i8 1, ptr @_TRACE_KVM_RESET_IRQ_DELIVERED_DSTATE }, align 8
@.str.20 = private unnamed_addr constant [22 x i8] c"kvm_get_irq_delivered\00", align 1
@_TRACE_KVM_GET_IRQ_DELIVERED_DSTATE = dso_local global i16 0, align 2
@_TRACE_KVM_GET_IRQ_DELIVERED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.20, i8 1, ptr @_TRACE_KVM_GET_IRQ_DELIVERED_DSTATE }, align 8
@.str.21 = private unnamed_addr constant [24 x i8] c"slavio_intctl_mem_readl\00", align 1
@_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.21, i8 1, ptr @_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE }, align 8
@.str.22 = private unnamed_addr constant [25 x i8] c"slavio_intctl_mem_writel\00", align 1
@_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.22, i8 1, ptr @_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE }, align 8
@.str.23 = private unnamed_addr constant [31 x i8] c"slavio_intctl_mem_writel_clear\00", align 1
@_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.23, i8 1, ptr @_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE }, align 8
@.str.24 = private unnamed_addr constant [29 x i8] c"slavio_intctl_mem_writel_set\00", align 1
@_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.24, i8 1, ptr @_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE }, align 8
@.str.25 = private unnamed_addr constant [25 x i8] c"slavio_intctlm_mem_readl\00", align 1
@_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.25, i8 1, ptr @_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE }, align 8
@.str.26 = private unnamed_addr constant [26 x i8] c"slavio_intctlm_mem_writel\00", align 1
@_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.26, i8 1, ptr @_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE }, align 8
@.str.27 = private unnamed_addr constant [33 x i8] c"slavio_intctlm_mem_writel_enable\00", align 1
@_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.27, i8 1, ptr @_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE }, align 8
@.str.28 = private unnamed_addr constant [34 x i8] c"slavio_intctlm_mem_writel_disable\00", align 1
@_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.28, i8 1, ptr @_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE }, align 8
@.str.29 = private unnamed_addr constant [33 x i8] c"slavio_intctlm_mem_writel_target\00", align 1
@_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.29, i8 1, ptr @_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE }, align 8
@.str.30 = private unnamed_addr constant [24 x i8] c"slavio_check_interrupts\00", align 1
@_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.30, i8 1, ptr @_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE }, align 8
@.str.31 = private unnamed_addr constant [15 x i8] c"slavio_set_irq\00", align 1
@_TRACE_SLAVIO_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.31, i8 1, ptr @_TRACE_SLAVIO_SET_IRQ_DSTATE }, align 8
@.str.32 = private unnamed_addr constant [25 x i8] c"slavio_set_timer_irq_cpu\00", align 1
@_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.32, i8 1, ptr @_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE }, align 8
@.str.33 = private unnamed_addr constant [23 x i8] c"grlib_irqmp_check_irqs\00", align 1
@_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE = dso_local global i16 0, align 2
@_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.33, i8 1, ptr @_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE }, align 8
@.str.34 = private unnamed_addr constant [16 x i8] c"grlib_irqmp_ack\00", align 1
@_TRACE_GRLIB_IRQMP_ACK_DSTATE = dso_local global i16 0, align 2
@_TRACE_GRLIB_IRQMP_ACK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.34, i8 1, ptr @_TRACE_GRLIB_IRQMP_ACK_DSTATE }, align 8
@.str.35 = private unnamed_addr constant [20 x i8] c"grlib_irqmp_set_irq\00", align 1
@_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.35, i8 1, ptr @_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE }, align 8
@.str.36 = private unnamed_addr constant [26 x i8] c"grlib_irqmp_readl_unknown\00", align 1
@_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE = dso_local global i16 0, align 2
@_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.36, i8 1, ptr @_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE }, align 8
@.str.37 = private unnamed_addr constant [27 x i8] c"grlib_irqmp_writel_unknown\00", align 1
@_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE = dso_local global i16 0, align 2
@_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.37, i8 1, ptr @_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE }, align 8
@.str.38 = private unnamed_addr constant [19 x i8] c"xics_icp_check_ipi\00", align 1
@_TRACE_XICS_ICP_CHECK_IPI_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_ICP_CHECK_IPI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.38, i8 1, ptr @_TRACE_XICS_ICP_CHECK_IPI_DSTATE }, align 8
@.str.39 = private unnamed_addr constant [16 x i8] c"xics_icp_accept\00", align 1
@_TRACE_XICS_ICP_ACCEPT_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_ICP_ACCEPT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.39, i8 1, ptr @_TRACE_XICS_ICP_ACCEPT_DSTATE }, align 8
@.str.40 = private unnamed_addr constant [13 x i8] c"xics_icp_eoi\00", align 1
@_TRACE_XICS_ICP_EOI_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_ICP_EOI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.40, i8 1, ptr @_TRACE_XICS_ICP_EOI_DSTATE }, align 8
@.str.41 = private unnamed_addr constant [13 x i8] c"xics_icp_irq\00", align 1
@_TRACE_XICS_ICP_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_ICP_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.41, i8 1, ptr @_TRACE_XICS_ICP_IRQ_DSTATE }, align 8
@.str.42 = private unnamed_addr constant [15 x i8] c"xics_icp_raise\00", align 1
@_TRACE_XICS_ICP_RAISE_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_ICP_RAISE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.42, i8 1, ptr @_TRACE_XICS_ICP_RAISE_DSTATE }, align 8
@.str.43 = private unnamed_addr constant [21 x i8] c"xics_ics_set_irq_msi\00", align 1
@_TRACE_XICS_ICS_SET_IRQ_MSI_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_ICS_SET_IRQ_MSI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.43, i8 1, ptr @_TRACE_XICS_ICS_SET_IRQ_MSI_DSTATE }, align 8
@.str.44 = private unnamed_addr constant [20 x i8] c"xics_masked_pending\00", align 1
@_TRACE_XICS_MASKED_PENDING_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_MASKED_PENDING_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.44, i8 1, ptr @_TRACE_XICS_MASKED_PENDING_DSTATE }, align 8
@.str.45 = private unnamed_addr constant [21 x i8] c"xics_ics_set_irq_lsi\00", align 1
@_TRACE_XICS_ICS_SET_IRQ_LSI_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_ICS_SET_IRQ_LSI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.45, i8 1, ptr @_TRACE_XICS_ICS_SET_IRQ_LSI_DSTATE }, align 8
@.str.46 = private unnamed_addr constant [20 x i8] c"xics_ics_write_xive\00", align 1
@_TRACE_XICS_ICS_WRITE_XIVE_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_ICS_WRITE_XIVE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.46, i8 1, ptr @_TRACE_XICS_ICS_WRITE_XIVE_DSTATE }, align 8
@.str.47 = private unnamed_addr constant [16 x i8] c"xics_ics_reject\00", align 1
@_TRACE_XICS_ICS_REJECT_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_ICS_REJECT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.47, i8 1, ptr @_TRACE_XICS_ICS_REJECT_DSTATE }, align 8
@.str.48 = private unnamed_addr constant [13 x i8] c"xics_ics_eoi\00", align 1
@_TRACE_XICS_ICS_EOI_DSTATE = dso_local global i16 0, align 2
@_TRACE_XICS_ICS_EOI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.48, i8 1, ptr @_TRACE_XICS_ICS_EOI_DSTATE }, align 8
@.str.49 = private unnamed_addr constant [19 x i8] c"flic_create_device\00", align 1
@_TRACE_FLIC_CREATE_DEVICE_DSTATE = dso_local global i16 0, align 2
@_TRACE_FLIC_CREATE_DEVICE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.49, i8 1, ptr @_TRACE_FLIC_CREATE_DEVICE_DSTATE }, align 8
@.str.50 = private unnamed_addr constant [18 x i8] c"flic_reset_failed\00", align 1
@_TRACE_FLIC_RESET_FAILED_DSTATE = dso_local global i16 0, align 2
@_TRACE_FLIC_RESET_FAILED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.50, i8 1, ptr @_TRACE_FLIC_RESET_FAILED_DSTATE }, align 8
@.str.51 = private unnamed_addr constant [26 x i8] c"qemu_s390_airq_suppressed\00", align 1
@_TRACE_QEMU_S390_AIRQ_SUPPRESSED_DSTATE = dso_local global i16 0, align 2
@_TRACE_QEMU_S390_AIRQ_SUPPRESSED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.51, i8 1, ptr @_TRACE_QEMU_S390_AIRQ_SUPPRESSED_DSTATE }, align 8
@.str.52 = private unnamed_addr constant [24 x i8] c"qemu_s390_suppress_airq\00", align 1
@_TRACE_QEMU_S390_SUPPRESS_AIRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_QEMU_S390_SUPPRESS_AIRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.52, i8 1, ptr @_TRACE_QEMU_S390_SUPPRESS_AIRQ_DSTATE }, align 8
@.str.53 = private unnamed_addr constant [19 x i8] c"aspeed_vic_set_irq\00", align 1
@_TRACE_ASPEED_VIC_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_VIC_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.53, i8 1, ptr @_TRACE_ASPEED_VIC_SET_IRQ_DSTATE }, align 8
@.str.54 = private unnamed_addr constant [22 x i8] c"aspeed_vic_update_fiq\00", align 1
@_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.54, i8 1, ptr @_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE }, align 8
@.str.55 = private unnamed_addr constant [22 x i8] c"aspeed_vic_update_irq\00", align 1
@_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.55, i8 1, ptr @_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE }, align 8
@.str.56 = private unnamed_addr constant [16 x i8] c"aspeed_vic_read\00", align 1
@_TRACE_ASPEED_VIC_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_VIC_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.56, i8 1, ptr @_TRACE_ASPEED_VIC_READ_DSTATE }, align 8
@.str.57 = private unnamed_addr constant [17 x i8] c"aspeed_vic_write\00", align 1
@_TRACE_ASPEED_VIC_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_VIC_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.57, i8 1, ptr @_TRACE_ASPEED_VIC_WRITE_DSTATE }, align 8
@.str.58 = private unnamed_addr constant [15 x i8] c"gic_enable_irq\00", align 1
@_TRACE_GIC_ENABLE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_ENABLE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.58, i8 1, ptr @_TRACE_GIC_ENABLE_IRQ_DSTATE }, align 8
@.str.59 = private unnamed_addr constant [16 x i8] c"gic_disable_irq\00", align 1
@_TRACE_GIC_DISABLE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_DISABLE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.59, i8 1, ptr @_TRACE_GIC_DISABLE_IRQ_DSTATE }, align 8
@.str.60 = private unnamed_addr constant [12 x i8] c"gic_set_irq\00", align 1
@_TRACE_GIC_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.60, i8 1, ptr @_TRACE_GIC_SET_IRQ_DSTATE }, align 8
@.str.61 = private unnamed_addr constant [19 x i8] c"gic_update_bestirq\00", align 1
@_TRACE_GIC_UPDATE_BESTIRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_UPDATE_BESTIRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.61, i8 1, ptr @_TRACE_GIC_UPDATE_BESTIRQ_DSTATE }, align 8
@.str.62 = private unnamed_addr constant [19 x i8] c"gic_update_set_irq\00", align 1
@_TRACE_GIC_UPDATE_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_UPDATE_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.62, i8 1, ptr @_TRACE_GIC_UPDATE_SET_IRQ_DSTATE }, align 8
@.str.63 = private unnamed_addr constant [20 x i8] c"gic_acknowledge_irq\00", align 1
@_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.63, i8 1, ptr @_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE }, align 8
@.str.64 = private unnamed_addr constant [14 x i8] c"gic_cpu_write\00", align 1
@_TRACE_GIC_CPU_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_CPU_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.64, i8 1, ptr @_TRACE_GIC_CPU_WRITE_DSTATE }, align 8
@.str.65 = private unnamed_addr constant [13 x i8] c"gic_cpu_read\00", align 1
@_TRACE_GIC_CPU_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_CPU_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.65, i8 1, ptr @_TRACE_GIC_CPU_READ_DSTATE }, align 8
@.str.66 = private unnamed_addr constant [13 x i8] c"gic_hyp_read\00", align 1
@_TRACE_GIC_HYP_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_HYP_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.66, i8 1, ptr @_TRACE_GIC_HYP_READ_DSTATE }, align 8
@.str.67 = private unnamed_addr constant [14 x i8] c"gic_hyp_write\00", align 1
@_TRACE_GIC_HYP_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_HYP_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.67, i8 1, ptr @_TRACE_GIC_HYP_WRITE_DSTATE }, align 8
@.str.68 = private unnamed_addr constant [14 x i8] c"gic_dist_read\00", align 1
@_TRACE_GIC_DIST_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_DIST_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.68, i8 1, ptr @_TRACE_GIC_DIST_READ_DSTATE }, align 8
@.str.69 = private unnamed_addr constant [15 x i8] c"gic_dist_write\00", align 1
@_TRACE_GIC_DIST_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_DIST_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.69, i8 1, ptr @_TRACE_GIC_DIST_WRITE_DSTATE }, align 8
@.str.70 = private unnamed_addr constant [13 x i8] c"gic_lr_entry\00", align 1
@_TRACE_GIC_LR_ENTRY_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_LR_ENTRY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.70, i8 1, ptr @_TRACE_GIC_LR_ENTRY_DSTATE }, align 8
@.str.71 = private unnamed_addr constant [27 x i8] c"gic_update_maintenance_irq\00", align 1
@_TRACE_GIC_UPDATE_MAINTENANCE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GIC_UPDATE_MAINTENANCE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.71, i8 1, ptr @_TRACE_GIC_UPDATE_MAINTENANCE_IRQ_DSTATE }, align 8
@.str.72 = private unnamed_addr constant [19 x i8] c"gicv3_icc_pmr_read\00", align 1
@_TRACE_GICV3_ICC_PMR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_PMR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.72, i8 1, ptr @_TRACE_GICV3_ICC_PMR_READ_DSTATE }, align 8
@.str.73 = private unnamed_addr constant [20 x i8] c"gicv3_icc_pmr_write\00", align 1
@_TRACE_GICV3_ICC_PMR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_PMR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.73, i8 1, ptr @_TRACE_GICV3_ICC_PMR_WRITE_DSTATE }, align 8
@.str.74 = private unnamed_addr constant [19 x i8] c"gicv3_icc_bpr_read\00", align 1
@_TRACE_GICV3_ICC_BPR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_BPR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.74, i8 1, ptr @_TRACE_GICV3_ICC_BPR_READ_DSTATE }, align 8
@.str.75 = private unnamed_addr constant [20 x i8] c"gicv3_icc_bpr_write\00", align 1
@_TRACE_GICV3_ICC_BPR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_BPR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.75, i8 1, ptr @_TRACE_GICV3_ICC_BPR_WRITE_DSTATE }, align 8
@.str.76 = private unnamed_addr constant [18 x i8] c"gicv3_icc_ap_read\00", align 1
@_TRACE_GICV3_ICC_AP_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_AP_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.76, i8 1, ptr @_TRACE_GICV3_ICC_AP_READ_DSTATE }, align 8
@.str.77 = private unnamed_addr constant [19 x i8] c"gicv3_icc_ap_write\00", align 1
@_TRACE_GICV3_ICC_AP_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_AP_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.77, i8 1, ptr @_TRACE_GICV3_ICC_AP_WRITE_DSTATE }, align 8
@.str.78 = private unnamed_addr constant [22 x i8] c"gicv3_icc_igrpen_read\00", align 1
@_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_IGRPEN_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.78, i8 1, ptr @_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE }, align 8
@.str.79 = private unnamed_addr constant [23 x i8] c"gicv3_icc_igrpen_write\00", align 1
@_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.79, i8 1, ptr @_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE }, align 8
@.str.80 = private unnamed_addr constant [27 x i8] c"gicv3_icc_igrpen1_el3_read\00", align 1
@_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.80, i8 1, ptr @_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE }, align 8
@.str.81 = private unnamed_addr constant [28 x i8] c"gicv3_icc_igrpen1_el3_write\00", align 1
@_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.81, i8 1, ptr @_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE }, align 8
@.str.82 = private unnamed_addr constant [20 x i8] c"gicv3_icc_ctlr_read\00", align 1
@_TRACE_GICV3_ICC_CTLR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_CTLR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.82, i8 1, ptr @_TRACE_GICV3_ICC_CTLR_READ_DSTATE }, align 8
@.str.83 = private unnamed_addr constant [21 x i8] c"gicv3_icc_ctlr_write\00", align 1
@_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_CTLR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.83, i8 1, ptr @_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE }, align 8
@.str.84 = private unnamed_addr constant [24 x i8] c"gicv3_icc_ctlr_el3_read\00", align 1
@_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.84, i8 1, ptr @_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE }, align 8
@.str.85 = private unnamed_addr constant [25 x i8] c"gicv3_icc_ctlr_el3_write\00", align 1
@_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.85, i8 1, ptr @_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE }, align 8
@.str.86 = private unnamed_addr constant [19 x i8] c"gicv3_cpuif_update\00", align 1
@_TRACE_GICV3_CPUIF_UPDATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_CPUIF_UPDATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.86, i8 1, ptr @_TRACE_GICV3_CPUIF_UPDATE_DSTATE }, align 8
@.str.87 = private unnamed_addr constant [21 x i8] c"gicv3_cpuif_set_irqs\00", align 1
@_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_CPUIF_SET_IRQS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.87, i8 1, ptr @_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE }, align 8
@.str.88 = private unnamed_addr constant [23 x i8] c"gicv3_icc_generate_sgi\00", align 1
@_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_GENERATE_SGI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.88, i8 1, ptr @_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE }, align 8
@.str.89 = private unnamed_addr constant [20 x i8] c"gicv3_icc_iar0_read\00", align 1
@_TRACE_GICV3_ICC_IAR0_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_IAR0_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.89, i8 1, ptr @_TRACE_GICV3_ICC_IAR0_READ_DSTATE }, align 8
@.str.90 = private unnamed_addr constant [20 x i8] c"gicv3_icc_iar1_read\00", align 1
@_TRACE_GICV3_ICC_IAR1_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_IAR1_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.90, i8 1, ptr @_TRACE_GICV3_ICC_IAR1_READ_DSTATE }, align 8
@.str.91 = private unnamed_addr constant [21 x i8] c"gicv3_icc_eoir_write\00", align 1
@_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_EOIR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.91, i8 1, ptr @_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE }, align 8
@.str.92 = private unnamed_addr constant [22 x i8] c"gicv3_icc_hppir0_read\00", align 1
@_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_HPPIR0_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.92, i8 1, ptr @_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE }, align 8
@.str.93 = private unnamed_addr constant [22 x i8] c"gicv3_icc_hppir1_read\00", align 1
@_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_HPPIR1_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.93, i8 1, ptr @_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE }, align 8
@.str.94 = private unnamed_addr constant [20 x i8] c"gicv3_icc_dir_write\00", align 1
@_TRACE_GICV3_ICC_DIR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_DIR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.94, i8 1, ptr @_TRACE_GICV3_ICC_DIR_WRITE_DSTATE }, align 8
@.str.95 = private unnamed_addr constant [19 x i8] c"gicv3_icc_rpr_read\00", align 1
@_TRACE_GICV3_ICC_RPR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICC_RPR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.95, i8 1, ptr @_TRACE_GICV3_ICC_RPR_READ_DSTATE }, align 8
@.str.96 = private unnamed_addr constant [18 x i8] c"gicv3_ich_ap_read\00", align 1
@_TRACE_GICV3_ICH_AP_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_AP_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.96, i8 1, ptr @_TRACE_GICV3_ICH_AP_READ_DSTATE }, align 8
@.str.97 = private unnamed_addr constant [19 x i8] c"gicv3_ich_ap_write\00", align 1
@_TRACE_GICV3_ICH_AP_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_AP_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.97, i8 1, ptr @_TRACE_GICV3_ICH_AP_WRITE_DSTATE }, align 8
@.str.98 = private unnamed_addr constant [19 x i8] c"gicv3_ich_hcr_read\00", align 1
@_TRACE_GICV3_ICH_HCR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_HCR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.98, i8 1, ptr @_TRACE_GICV3_ICH_HCR_READ_DSTATE }, align 8
@.str.99 = private unnamed_addr constant [20 x i8] c"gicv3_ich_hcr_write\00", align 1
@_TRACE_GICV3_ICH_HCR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_HCR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.99, i8 1, ptr @_TRACE_GICV3_ICH_HCR_WRITE_DSTATE }, align 8
@.str.100 = private unnamed_addr constant [20 x i8] c"gicv3_ich_vmcr_read\00", align 1
@_TRACE_GICV3_ICH_VMCR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_VMCR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.100, i8 1, ptr @_TRACE_GICV3_ICH_VMCR_READ_DSTATE }, align 8
@.str.101 = private unnamed_addr constant [21 x i8] c"gicv3_ich_vmcr_write\00", align 1
@_TRACE_GICV3_ICH_VMCR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_VMCR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.101, i8 1, ptr @_TRACE_GICV3_ICH_VMCR_WRITE_DSTATE }, align 8
@.str.102 = private unnamed_addr constant [18 x i8] c"gicv3_ich_lr_read\00", align 1
@_TRACE_GICV3_ICH_LR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_LR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.102, i8 1, ptr @_TRACE_GICV3_ICH_LR_READ_DSTATE }, align 8
@.str.103 = private unnamed_addr constant [20 x i8] c"gicv3_ich_lr32_read\00", align 1
@_TRACE_GICV3_ICH_LR32_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_LR32_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.103, i8 1, ptr @_TRACE_GICV3_ICH_LR32_READ_DSTATE }, align 8
@.str.104 = private unnamed_addr constant [19 x i8] c"gicv3_ich_lrc_read\00", align 1
@_TRACE_GICV3_ICH_LRC_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_LRC_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.104, i8 1, ptr @_TRACE_GICV3_ICH_LRC_READ_DSTATE }, align 8
@.str.105 = private unnamed_addr constant [19 x i8] c"gicv3_ich_lr_write\00", align 1
@_TRACE_GICV3_ICH_LR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_LR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.105, i8 1, ptr @_TRACE_GICV3_ICH_LR_WRITE_DSTATE }, align 8
@.str.106 = private unnamed_addr constant [21 x i8] c"gicv3_ich_lr32_write\00", align 1
@_TRACE_GICV3_ICH_LR32_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_LR32_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.106, i8 1, ptr @_TRACE_GICV3_ICH_LR32_WRITE_DSTATE }, align 8
@.str.107 = private unnamed_addr constant [20 x i8] c"gicv3_ich_lrc_write\00", align 1
@_TRACE_GICV3_ICH_LRC_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_LRC_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.107, i8 1, ptr @_TRACE_GICV3_ICH_LRC_WRITE_DSTATE }, align 8
@.str.108 = private unnamed_addr constant [19 x i8] c"gicv3_ich_vtr_read\00", align 1
@_TRACE_GICV3_ICH_VTR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_VTR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.108, i8 1, ptr @_TRACE_GICV3_ICH_VTR_READ_DSTATE }, align 8
@.str.109 = private unnamed_addr constant [20 x i8] c"gicv3_ich_misr_read\00", align 1
@_TRACE_GICV3_ICH_MISR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_MISR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.109, i8 1, ptr @_TRACE_GICV3_ICH_MISR_READ_DSTATE }, align 8
@.str.110 = private unnamed_addr constant [20 x i8] c"gicv3_ich_eisr_read\00", align 1
@_TRACE_GICV3_ICH_EISR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_EISR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.110, i8 1, ptr @_TRACE_GICV3_ICH_EISR_READ_DSTATE }, align 8
@.str.111 = private unnamed_addr constant [21 x i8] c"gicv3_ich_elrsr_read\00", align 1
@_TRACE_GICV3_ICH_ELRSR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICH_ELRSR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.111, i8 1, ptr @_TRACE_GICV3_ICH_ELRSR_READ_DSTATE }, align 8
@.str.112 = private unnamed_addr constant [18 x i8] c"gicv3_icv_ap_read\00", align 1
@_TRACE_GICV3_ICV_AP_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_AP_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.112, i8 1, ptr @_TRACE_GICV3_ICV_AP_READ_DSTATE }, align 8
@.str.113 = private unnamed_addr constant [19 x i8] c"gicv3_icv_ap_write\00", align 1
@_TRACE_GICV3_ICV_AP_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_AP_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.113, i8 1, ptr @_TRACE_GICV3_ICV_AP_WRITE_DSTATE }, align 8
@.str.114 = private unnamed_addr constant [19 x i8] c"gicv3_icv_bpr_read\00", align 1
@_TRACE_GICV3_ICV_BPR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_BPR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.114, i8 1, ptr @_TRACE_GICV3_ICV_BPR_READ_DSTATE }, align 8
@.str.115 = private unnamed_addr constant [20 x i8] c"gicv3_icv_bpr_write\00", align 1
@_TRACE_GICV3_ICV_BPR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_BPR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.115, i8 1, ptr @_TRACE_GICV3_ICV_BPR_WRITE_DSTATE }, align 8
@.str.116 = private unnamed_addr constant [19 x i8] c"gicv3_icv_pmr_read\00", align 1
@_TRACE_GICV3_ICV_PMR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_PMR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.116, i8 1, ptr @_TRACE_GICV3_ICV_PMR_READ_DSTATE }, align 8
@.str.117 = private unnamed_addr constant [20 x i8] c"gicv3_icv_pmr_write\00", align 1
@_TRACE_GICV3_ICV_PMR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_PMR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.117, i8 1, ptr @_TRACE_GICV3_ICV_PMR_WRITE_DSTATE }, align 8
@.str.118 = private unnamed_addr constant [22 x i8] c"gicv3_icv_igrpen_read\00", align 1
@_TRACE_GICV3_ICV_IGRPEN_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_IGRPEN_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.118, i8 1, ptr @_TRACE_GICV3_ICV_IGRPEN_READ_DSTATE }, align 8
@.str.119 = private unnamed_addr constant [23 x i8] c"gicv3_icv_igrpen_write\00", align 1
@_TRACE_GICV3_ICV_IGRPEN_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_IGRPEN_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.119, i8 1, ptr @_TRACE_GICV3_ICV_IGRPEN_WRITE_DSTATE }, align 8
@.str.120 = private unnamed_addr constant [20 x i8] c"gicv3_icv_ctlr_read\00", align 1
@_TRACE_GICV3_ICV_CTLR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_CTLR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.120, i8 1, ptr @_TRACE_GICV3_ICV_CTLR_READ_DSTATE }, align 8
@.str.121 = private unnamed_addr constant [21 x i8] c"gicv3_icv_ctlr_write\00", align 1
@_TRACE_GICV3_ICV_CTLR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_CTLR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.121, i8 1, ptr @_TRACE_GICV3_ICV_CTLR_WRITE_DSTATE }, align 8
@.str.122 = private unnamed_addr constant [19 x i8] c"gicv3_icv_rpr_read\00", align 1
@_TRACE_GICV3_ICV_RPR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_RPR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.122, i8 1, ptr @_TRACE_GICV3_ICV_RPR_READ_DSTATE }, align 8
@.str.123 = private unnamed_addr constant [21 x i8] c"gicv3_icv_hppir_read\00", align 1
@_TRACE_GICV3_ICV_HPPIR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_HPPIR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.123, i8 1, ptr @_TRACE_GICV3_ICV_HPPIR_READ_DSTATE }, align 8
@.str.124 = private unnamed_addr constant [20 x i8] c"gicv3_icv_dir_write\00", align 1
@_TRACE_GICV3_ICV_DIR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_DIR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.124, i8 1, ptr @_TRACE_GICV3_ICV_DIR_WRITE_DSTATE }, align 8
@.str.125 = private unnamed_addr constant [19 x i8] c"gicv3_icv_iar_read\00", align 1
@_TRACE_GICV3_ICV_IAR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_IAR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.125, i8 1, ptr @_TRACE_GICV3_ICV_IAR_READ_DSTATE }, align 8
@.str.126 = private unnamed_addr constant [21 x i8] c"gicv3_icv_eoir_write\00", align 1
@_TRACE_GICV3_ICV_EOIR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ICV_EOIR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.126, i8 1, ptr @_TRACE_GICV3_ICV_EOIR_WRITE_DSTATE }, align 8
@.str.127 = private unnamed_addr constant [24 x i8] c"gicv3_cpuif_virt_update\00", align 1
@_TRACE_GICV3_CPUIF_VIRT_UPDATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_CPUIF_VIRT_UPDATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.127, i8 1, ptr @_TRACE_GICV3_CPUIF_VIRT_UPDATE_DSTATE }, align 8
@.str.128 = private unnamed_addr constant [26 x i8] c"gicv3_cpuif_virt_set_irqs\00", align 1
@_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.128, i8 1, ptr @_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_DSTATE }, align 8
@.str.129 = private unnamed_addr constant [31 x i8] c"gicv3_cpuif_virt_set_maint_irq\00", align 1
@_TRACE_GICV3_CPUIF_VIRT_SET_MAINT_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_CPUIF_VIRT_SET_MAINT_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.129, i8 1, ptr @_TRACE_GICV3_CPUIF_VIRT_SET_MAINT_IRQ_DSTATE }, align 8
@.str.130 = private unnamed_addr constant [16 x i8] c"gicv3_dist_read\00", align 1
@_TRACE_GICV3_DIST_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_DIST_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.130, i8 1, ptr @_TRACE_GICV3_DIST_READ_DSTATE }, align 8
@.str.131 = private unnamed_addr constant [19 x i8] c"gicv3_dist_badread\00", align 1
@_TRACE_GICV3_DIST_BADREAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_DIST_BADREAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.131, i8 1, ptr @_TRACE_GICV3_DIST_BADREAD_DSTATE }, align 8
@.str.132 = private unnamed_addr constant [17 x i8] c"gicv3_dist_write\00", align 1
@_TRACE_GICV3_DIST_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_DIST_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.132, i8 1, ptr @_TRACE_GICV3_DIST_WRITE_DSTATE }, align 8
@.str.133 = private unnamed_addr constant [20 x i8] c"gicv3_dist_badwrite\00", align 1
@_TRACE_GICV3_DIST_BADWRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_DIST_BADWRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.133, i8 1, ptr @_TRACE_GICV3_DIST_BADWRITE_DSTATE }, align 8
@.str.134 = private unnamed_addr constant [19 x i8] c"gicv3_dist_set_irq\00", align 1
@_TRACE_GICV3_DIST_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_DIST_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.134, i8 1, ptr @_TRACE_GICV3_DIST_SET_IRQ_DSTATE }, align 8
@.str.135 = private unnamed_addr constant [18 x i8] c"gicv3_redist_read\00", align 1
@_TRACE_GICV3_REDIST_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_REDIST_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.135, i8 1, ptr @_TRACE_GICV3_REDIST_READ_DSTATE }, align 8
@.str.136 = private unnamed_addr constant [21 x i8] c"gicv3_redist_badread\00", align 1
@_TRACE_GICV3_REDIST_BADREAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_REDIST_BADREAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.136, i8 1, ptr @_TRACE_GICV3_REDIST_BADREAD_DSTATE }, align 8
@.str.137 = private unnamed_addr constant [19 x i8] c"gicv3_redist_write\00", align 1
@_TRACE_GICV3_REDIST_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_REDIST_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.137, i8 1, ptr @_TRACE_GICV3_REDIST_WRITE_DSTATE }, align 8
@.str.138 = private unnamed_addr constant [22 x i8] c"gicv3_redist_badwrite\00", align 1
@_TRACE_GICV3_REDIST_BADWRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_REDIST_BADWRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.138, i8 1, ptr @_TRACE_GICV3_REDIST_BADWRITE_DSTATE }, align 8
@.str.139 = private unnamed_addr constant [21 x i8] c"gicv3_redist_set_irq\00", align 1
@_TRACE_GICV3_REDIST_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_REDIST_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.139, i8 1, ptr @_TRACE_GICV3_REDIST_SET_IRQ_DSTATE }, align 8
@.str.140 = private unnamed_addr constant [22 x i8] c"gicv3_redist_send_sgi\00", align 1
@_TRACE_GICV3_REDIST_SEND_SGI_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_REDIST_SEND_SGI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.140, i8 1, ptr @_TRACE_GICV3_REDIST_SEND_SGI_DSTATE }, align 8
@.str.141 = private unnamed_addr constant [15 x i8] c"gicv3_its_read\00", align 1
@_TRACE_GICV3_ITS_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.141, i8 1, ptr @_TRACE_GICV3_ITS_READ_DSTATE }, align 8
@.str.142 = private unnamed_addr constant [18 x i8] c"gicv3_its_badread\00", align 1
@_TRACE_GICV3_ITS_BADREAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_BADREAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.142, i8 1, ptr @_TRACE_GICV3_ITS_BADREAD_DSTATE }, align 8
@.str.143 = private unnamed_addr constant [16 x i8] c"gicv3_its_write\00", align 1
@_TRACE_GICV3_ITS_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.143, i8 1, ptr @_TRACE_GICV3_ITS_WRITE_DSTATE }, align 8
@.str.144 = private unnamed_addr constant [19 x i8] c"gicv3_its_badwrite\00", align 1
@_TRACE_GICV3_ITS_BADWRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_BADWRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.144, i8 1, ptr @_TRACE_GICV3_ITS_BADWRITE_DSTATE }, align 8
@.str.145 = private unnamed_addr constant [28 x i8] c"gicv3_its_translation_write\00", align 1
@_TRACE_GICV3_ITS_TRANSLATION_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_TRANSLATION_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.145, i8 1, ptr @_TRACE_GICV3_ITS_TRANSLATION_WRITE_DSTATE }, align 8
@.str.146 = private unnamed_addr constant [26 x i8] c"gicv3_its_process_command\00", align 1
@_TRACE_GICV3_ITS_PROCESS_COMMAND_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_PROCESS_COMMAND_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.146, i8 1, ptr @_TRACE_GICV3_ITS_PROCESS_COMMAND_DSTATE }, align 8
@.str.147 = private unnamed_addr constant [18 x i8] c"gicv3_its_cmd_int\00", align 1
@_TRACE_GICV3_ITS_CMD_INT_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_INT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.147, i8 1, ptr @_TRACE_GICV3_ITS_CMD_INT_DSTATE }, align 8
@.str.148 = private unnamed_addr constant [20 x i8] c"gicv3_its_cmd_clear\00", align 1
@_TRACE_GICV3_ITS_CMD_CLEAR_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_CLEAR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.148, i8 1, ptr @_TRACE_GICV3_ITS_CMD_CLEAR_DSTATE }, align 8
@.str.149 = private unnamed_addr constant [22 x i8] c"gicv3_its_cmd_discard\00", align 1
@_TRACE_GICV3_ITS_CMD_DISCARD_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_DISCARD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.149, i8 1, ptr @_TRACE_GICV3_ITS_CMD_DISCARD_DSTATE }, align 8
@.str.150 = private unnamed_addr constant [19 x i8] c"gicv3_its_cmd_sync\00", align 1
@_TRACE_GICV3_ITS_CMD_SYNC_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_SYNC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.150, i8 1, ptr @_TRACE_GICV3_ITS_CMD_SYNC_DSTATE }, align 8
@.str.151 = private unnamed_addr constant [19 x i8] c"gicv3_its_cmd_mapd\00", align 1
@_TRACE_GICV3_ITS_CMD_MAPD_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_MAPD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.151, i8 1, ptr @_TRACE_GICV3_ITS_CMD_MAPD_DSTATE }, align 8
@.str.152 = private unnamed_addr constant [19 x i8] c"gicv3_its_cmd_mapc\00", align 1
@_TRACE_GICV3_ITS_CMD_MAPC_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_MAPC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.152, i8 1, ptr @_TRACE_GICV3_ITS_CMD_MAPC_DSTATE }, align 8
@.str.153 = private unnamed_addr constant [19 x i8] c"gicv3_its_cmd_mapi\00", align 1
@_TRACE_GICV3_ITS_CMD_MAPI_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_MAPI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.153, i8 1, ptr @_TRACE_GICV3_ITS_CMD_MAPI_DSTATE }, align 8
@.str.154 = private unnamed_addr constant [20 x i8] c"gicv3_its_cmd_mapti\00", align 1
@_TRACE_GICV3_ITS_CMD_MAPTI_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_MAPTI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.154, i8 1, ptr @_TRACE_GICV3_ITS_CMD_MAPTI_DSTATE }, align 8
@.str.155 = private unnamed_addr constant [18 x i8] c"gicv3_its_cmd_inv\00", align 1
@_TRACE_GICV3_ITS_CMD_INV_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_INV_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.155, i8 1, ptr @_TRACE_GICV3_ITS_CMD_INV_DSTATE }, align 8
@.str.156 = private unnamed_addr constant [21 x i8] c"gicv3_its_cmd_invall\00", align 1
@_TRACE_GICV3_ITS_CMD_INVALL_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_INVALL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.156, i8 1, ptr @_TRACE_GICV3_ITS_CMD_INVALL_DSTATE }, align 8
@.str.157 = private unnamed_addr constant [21 x i8] c"gicv3_its_cmd_movall\00", align 1
@_TRACE_GICV3_ITS_CMD_MOVALL_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_MOVALL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.157, i8 1, ptr @_TRACE_GICV3_ITS_CMD_MOVALL_DSTATE }, align 8
@.str.158 = private unnamed_addr constant [19 x i8] c"gicv3_its_cmd_movi\00", align 1
@_TRACE_GICV3_ITS_CMD_MOVI_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_MOVI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.158, i8 1, ptr @_TRACE_GICV3_ITS_CMD_MOVI_DSTATE }, align 8
@.str.159 = private unnamed_addr constant [20 x i8] c"gicv3_its_cmd_vmapi\00", align 1
@_TRACE_GICV3_ITS_CMD_VMAPI_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_VMAPI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.159, i8 1, ptr @_TRACE_GICV3_ITS_CMD_VMAPI_DSTATE }, align 8
@.str.160 = private unnamed_addr constant [21 x i8] c"gicv3_its_cmd_vmapti\00", align 1
@_TRACE_GICV3_ITS_CMD_VMAPTI_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_VMAPTI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.160, i8 1, ptr @_TRACE_GICV3_ITS_CMD_VMAPTI_DSTATE }, align 8
@.str.161 = private unnamed_addr constant [20 x i8] c"gicv3_its_cmd_vmapp\00", align 1
@_TRACE_GICV3_ITS_CMD_VMAPP_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_VMAPP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.161, i8 1, ptr @_TRACE_GICV3_ITS_CMD_VMAPP_DSTATE }, align 8
@.str.162 = private unnamed_addr constant [20 x i8] c"gicv3_its_cmd_vmovp\00", align 1
@_TRACE_GICV3_ITS_CMD_VMOVP_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_VMOVP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.162, i8 1, ptr @_TRACE_GICV3_ITS_CMD_VMOVP_DSTATE }, align 8
@.str.163 = private unnamed_addr constant [20 x i8] c"gicv3_its_cmd_vsync\00", align 1
@_TRACE_GICV3_ITS_CMD_VSYNC_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_VSYNC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.163, i8 1, ptr @_TRACE_GICV3_ITS_CMD_VSYNC_DSTATE }, align 8
@.str.164 = private unnamed_addr constant [20 x i8] c"gicv3_its_cmd_vmovi\00", align 1
@_TRACE_GICV3_ITS_CMD_VMOVI_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_VMOVI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.164, i8 1, ptr @_TRACE_GICV3_ITS_CMD_VMOVI_DSTATE }, align 8
@.str.165 = private unnamed_addr constant [22 x i8] c"gicv3_its_cmd_vinvall\00", align 1
@_TRACE_GICV3_ITS_CMD_VINVALL_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_VINVALL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.165, i8 1, ptr @_TRACE_GICV3_ITS_CMD_VINVALL_DSTATE }, align 8
@.str.166 = private unnamed_addr constant [22 x i8] c"gicv3_its_cmd_unknown\00", align 1
@_TRACE_GICV3_ITS_CMD_UNKNOWN_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CMD_UNKNOWN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.166, i8 1, ptr @_TRACE_GICV3_ITS_CMD_UNKNOWN_DSTATE }, align 8
@.str.167 = private unnamed_addr constant [19 x i8] c"gicv3_its_cte_read\00", align 1
@_TRACE_GICV3_ITS_CTE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CTE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.167, i8 1, ptr @_TRACE_GICV3_ITS_CTE_READ_DSTATE }, align 8
@.str.168 = private unnamed_addr constant [20 x i8] c"gicv3_its_cte_write\00", align 1
@_TRACE_GICV3_ITS_CTE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CTE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.168, i8 1, ptr @_TRACE_GICV3_ITS_CTE_WRITE_DSTATE }, align 8
@.str.169 = private unnamed_addr constant [25 x i8] c"gicv3_its_cte_read_fault\00", align 1
@_TRACE_GICV3_ITS_CTE_READ_FAULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_CTE_READ_FAULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.169, i8 1, ptr @_TRACE_GICV3_ITS_CTE_READ_FAULT_DSTATE }, align 8
@.str.170 = private unnamed_addr constant [19 x i8] c"gicv3_its_ite_read\00", align 1
@_TRACE_GICV3_ITS_ITE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_ITE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.170, i8 1, ptr @_TRACE_GICV3_ITS_ITE_READ_DSTATE }, align 8
@.str.171 = private unnamed_addr constant [25 x i8] c"gicv3_its_ite_read_fault\00", align 1
@_TRACE_GICV3_ITS_ITE_READ_FAULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_ITE_READ_FAULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.171, i8 1, ptr @_TRACE_GICV3_ITS_ITE_READ_FAULT_DSTATE }, align 8
@.str.172 = private unnamed_addr constant [20 x i8] c"gicv3_its_ite_write\00", align 1
@_TRACE_GICV3_ITS_ITE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_ITE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.172, i8 1, ptr @_TRACE_GICV3_ITS_ITE_WRITE_DSTATE }, align 8
@.str.173 = private unnamed_addr constant [19 x i8] c"gicv3_its_dte_read\00", align 1
@_TRACE_GICV3_ITS_DTE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_DTE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.173, i8 1, ptr @_TRACE_GICV3_ITS_DTE_READ_DSTATE }, align 8
@.str.174 = private unnamed_addr constant [20 x i8] c"gicv3_its_dte_write\00", align 1
@_TRACE_GICV3_ITS_DTE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_DTE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.174, i8 1, ptr @_TRACE_GICV3_ITS_DTE_WRITE_DSTATE }, align 8
@.str.175 = private unnamed_addr constant [25 x i8] c"gicv3_its_dte_read_fault\00", align 1
@_TRACE_GICV3_ITS_DTE_READ_FAULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_DTE_READ_FAULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.175, i8 1, ptr @_TRACE_GICV3_ITS_DTE_READ_FAULT_DSTATE }, align 8
@.str.176 = private unnamed_addr constant [19 x i8] c"gicv3_its_vte_read\00", align 1
@_TRACE_GICV3_ITS_VTE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_VTE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.176, i8 1, ptr @_TRACE_GICV3_ITS_VTE_READ_DSTATE }, align 8
@.str.177 = private unnamed_addr constant [25 x i8] c"gicv3_its_vte_read_fault\00", align 1
@_TRACE_GICV3_ITS_VTE_READ_FAULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_VTE_READ_FAULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.177, i8 1, ptr @_TRACE_GICV3_ITS_VTE_READ_FAULT_DSTATE }, align 8
@.str.178 = private unnamed_addr constant [20 x i8] c"gicv3_its_vte_write\00", align 1
@_TRACE_GICV3_ITS_VTE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GICV3_ITS_VTE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.178, i8 1, ptr @_TRACE_GICV3_ITS_VTE_WRITE_DSTATE }, align 8
@.str.179 = private unnamed_addr constant [21 x i8] c"nvic_recompute_state\00", align 1
@_TRACE_NVIC_RECOMPUTE_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_RECOMPUTE_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.179, i8 1, ptr @_TRACE_NVIC_RECOMPUTE_STATE_DSTATE }, align 8
@.str.180 = private unnamed_addr constant [28 x i8] c"nvic_recompute_state_secure\00", align 1
@_TRACE_NVIC_RECOMPUTE_STATE_SECURE_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_RECOMPUTE_STATE_SECURE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.180, i8 1, ptr @_TRACE_NVIC_RECOMPUTE_STATE_SECURE_DSTATE }, align 8
@.str.181 = private unnamed_addr constant [14 x i8] c"nvic_set_prio\00", align 1
@_TRACE_NVIC_SET_PRIO_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_SET_PRIO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.181, i8 1, ptr @_TRACE_NVIC_SET_PRIO_DSTATE }, align 8
@.str.182 = private unnamed_addr constant [16 x i8] c"nvic_irq_update\00", align 1
@_TRACE_NVIC_IRQ_UPDATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_IRQ_UPDATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.182, i8 1, ptr @_TRACE_NVIC_IRQ_UPDATE_DSTATE }, align 8
@.str.183 = private unnamed_addr constant [19 x i8] c"nvic_escalate_prio\00", align 1
@_TRACE_NVIC_ESCALATE_PRIO_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_ESCALATE_PRIO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.183, i8 1, ptr @_TRACE_NVIC_ESCALATE_PRIO_DSTATE }, align 8
@.str.184 = private unnamed_addr constant [23 x i8] c"nvic_escalate_disabled\00", align 1
@_TRACE_NVIC_ESCALATE_DISABLED_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_ESCALATE_DISABLED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.184, i8 1, ptr @_TRACE_NVIC_ESCALATE_DISABLED_DSTATE }, align 8
@.str.185 = private unnamed_addr constant [17 x i8] c"nvic_set_pending\00", align 1
@_TRACE_NVIC_SET_PENDING_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_SET_PENDING_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.185, i8 1, ptr @_TRACE_NVIC_SET_PENDING_DSTATE }, align 8
@.str.186 = private unnamed_addr constant [19 x i8] c"nvic_clear_pending\00", align 1
@_TRACE_NVIC_CLEAR_PENDING_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_CLEAR_PENDING_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.186, i8 1, ptr @_TRACE_NVIC_CLEAR_PENDING_DSTATE }, align 8
@.str.187 = private unnamed_addr constant [21 x i8] c"nvic_acknowledge_irq\00", align 1
@_TRACE_NVIC_ACKNOWLEDGE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_ACKNOWLEDGE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.187, i8 1, ptr @_TRACE_NVIC_ACKNOWLEDGE_IRQ_DSTATE }, align 8
@.str.188 = private unnamed_addr constant [26 x i8] c"nvic_get_pending_irq_info\00", align 1
@_TRACE_NVIC_GET_PENDING_IRQ_INFO_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_GET_PENDING_IRQ_INFO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.188, i8 1, ptr @_TRACE_NVIC_GET_PENDING_IRQ_INFO_DSTATE }, align 8
@.str.189 = private unnamed_addr constant [18 x i8] c"nvic_complete_irq\00", align 1
@_TRACE_NVIC_COMPLETE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_COMPLETE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.189, i8 1, ptr @_TRACE_NVIC_COMPLETE_IRQ_DSTATE }, align 8
@.str.190 = private unnamed_addr constant [19 x i8] c"nvic_set_irq_level\00", align 1
@_TRACE_NVIC_SET_IRQ_LEVEL_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_SET_IRQ_LEVEL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.190, i8 1, ptr @_TRACE_NVIC_SET_IRQ_LEVEL_DSTATE }, align 8
@.str.191 = private unnamed_addr constant [19 x i8] c"nvic_set_nmi_level\00", align 1
@_TRACE_NVIC_SET_NMI_LEVEL_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_SET_NMI_LEVEL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.191, i8 1, ptr @_TRACE_NVIC_SET_NMI_LEVEL_DSTATE }, align 8
@.str.192 = private unnamed_addr constant [17 x i8] c"nvic_sysreg_read\00", align 1
@_TRACE_NVIC_SYSREG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_SYSREG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.192, i8 1, ptr @_TRACE_NVIC_SYSREG_READ_DSTATE }, align 8
@.str.193 = private unnamed_addr constant [18 x i8] c"nvic_sysreg_write\00", align 1
@_TRACE_NVIC_SYSREG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_NVIC_SYSREG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.193, i8 1, ptr @_TRACE_NVIC_SYSREG_WRITE_DSTATE }, align 8
@.str.194 = private unnamed_addr constant [15 x i8] c"heathrow_write\00", align 1
@_TRACE_HEATHROW_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_HEATHROW_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.194, i8 1, ptr @_TRACE_HEATHROW_WRITE_DSTATE }, align 8
@.str.195 = private unnamed_addr constant [14 x i8] c"heathrow_read\00", align 1
@_TRACE_HEATHROW_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_HEATHROW_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.195, i8 1, ptr @_TRACE_HEATHROW_READ_DSTATE }, align 8
@.str.196 = private unnamed_addr constant [17 x i8] c"heathrow_set_irq\00", align 1
@_TRACE_HEATHROW_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_HEATHROW_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.196, i8 1, ptr @_TRACE_HEATHROW_SET_IRQ_DSTATE }, align 8
@.str.197 = private unnamed_addr constant [23 x i8] c"bcm2835_ic_set_gpu_irq\00", align 1
@_TRACE_BCM2835_IC_SET_GPU_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_BCM2835_IC_SET_GPU_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.197, i8 1, ptr @_TRACE_BCM2835_IC_SET_GPU_IRQ_DSTATE }, align 8
@.str.198 = private unnamed_addr constant [23 x i8] c"bcm2835_ic_set_cpu_irq\00", align 1
@_TRACE_BCM2835_IC_SET_CPU_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_BCM2835_IC_SET_CPU_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.198, i8 1, ptr @_TRACE_BCM2835_IC_SET_CPU_IRQ_DSTATE }, align 8
@.str.199 = private unnamed_addr constant [21 x i8] c"spapr_xive_claim_irq\00", align 1
@_TRACE_SPAPR_XIVE_CLAIM_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_CLAIM_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.199, i8 1, ptr @_TRACE_SPAPR_XIVE_CLAIM_IRQ_DSTATE }, align 8
@.str.200 = private unnamed_addr constant [20 x i8] c"spapr_xive_free_irq\00", align 1
@_TRACE_SPAPR_XIVE_FREE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_FREE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.200, i8 1, ptr @_TRACE_SPAPR_XIVE_FREE_IRQ_DSTATE }, align 8
@.str.201 = private unnamed_addr constant [19 x i8] c"spapr_xive_set_irq\00", align 1
@_TRACE_SPAPR_XIVE_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.201, i8 1, ptr @_TRACE_SPAPR_XIVE_SET_IRQ_DSTATE }, align 8
@.str.202 = private unnamed_addr constant [27 x i8] c"spapr_xive_get_source_info\00", align 1
@_TRACE_SPAPR_XIVE_GET_SOURCE_INFO_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_GET_SOURCE_INFO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.202, i8 1, ptr @_TRACE_SPAPR_XIVE_GET_SOURCE_INFO_DSTATE }, align 8
@.str.203 = private unnamed_addr constant [29 x i8] c"spapr_xive_set_source_config\00", align 1
@_TRACE_SPAPR_XIVE_SET_SOURCE_CONFIG_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_SET_SOURCE_CONFIG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.203, i8 1, ptr @_TRACE_SPAPR_XIVE_SET_SOURCE_CONFIG_DSTATE }, align 8
@.str.204 = private unnamed_addr constant [29 x i8] c"spapr_xive_get_source_config\00", align 1
@_TRACE_SPAPR_XIVE_GET_SOURCE_CONFIG_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_GET_SOURCE_CONFIG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.204, i8 1, ptr @_TRACE_SPAPR_XIVE_GET_SOURCE_CONFIG_DSTATE }, align 8
@.str.205 = private unnamed_addr constant [26 x i8] c"spapr_xive_get_queue_info\00", align 1
@_TRACE_SPAPR_XIVE_GET_QUEUE_INFO_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_GET_QUEUE_INFO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.205, i8 1, ptr @_TRACE_SPAPR_XIVE_GET_QUEUE_INFO_DSTATE }, align 8
@.str.206 = private unnamed_addr constant [28 x i8] c"spapr_xive_set_queue_config\00", align 1
@_TRACE_SPAPR_XIVE_SET_QUEUE_CONFIG_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_SET_QUEUE_CONFIG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.206, i8 1, ptr @_TRACE_SPAPR_XIVE_SET_QUEUE_CONFIG_DSTATE }, align 8
@.str.207 = private unnamed_addr constant [28 x i8] c"spapr_xive_get_queue_config\00", align 1
@_TRACE_SPAPR_XIVE_GET_QUEUE_CONFIG_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_GET_QUEUE_CONFIG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.207, i8 1, ptr @_TRACE_SPAPR_XIVE_GET_QUEUE_CONFIG_DSTATE }, align 8
@.str.208 = private unnamed_addr constant [33 x i8] c"spapr_xive_set_os_reporting_line\00", align 1
@_TRACE_SPAPR_XIVE_SET_OS_REPORTING_LINE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_SET_OS_REPORTING_LINE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.208, i8 1, ptr @_TRACE_SPAPR_XIVE_SET_OS_REPORTING_LINE_DSTATE }, align 8
@.str.209 = private unnamed_addr constant [33 x i8] c"spapr_xive_get_os_reporting_line\00", align 1
@_TRACE_SPAPR_XIVE_GET_OS_REPORTING_LINE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_GET_OS_REPORTING_LINE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.209, i8 1, ptr @_TRACE_SPAPR_XIVE_GET_OS_REPORTING_LINE_DSTATE }, align 8
@.str.210 = private unnamed_addr constant [15 x i8] c"spapr_xive_esb\00", align 1
@_TRACE_SPAPR_XIVE_ESB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_ESB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.210, i8 1, ptr @_TRACE_SPAPR_XIVE_ESB_DSTATE }, align 8
@.str.211 = private unnamed_addr constant [16 x i8] c"spapr_xive_sync\00", align 1
@_TRACE_SPAPR_XIVE_SYNC_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_SYNC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.211, i8 1, ptr @_TRACE_SPAPR_XIVE_SYNC_DSTATE }, align 8
@.str.212 = private unnamed_addr constant [17 x i8] c"spapr_xive_reset\00", align 1
@_TRACE_SPAPR_XIVE_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_XIVE_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.212, i8 1, ptr @_TRACE_SPAPR_XIVE_RESET_DSTATE }, align 8
@.str.213 = private unnamed_addr constant [21 x i8] c"kvm_xive_cpu_connect\00", align 1
@_TRACE_KVM_XIVE_CPU_CONNECT_DSTATE = dso_local global i16 0, align 2
@_TRACE_KVM_XIVE_CPU_CONNECT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.213, i8 1, ptr @_TRACE_KVM_XIVE_CPU_CONNECT_DSTATE }, align 8
@.str.214 = private unnamed_addr constant [22 x i8] c"kvm_xive_source_reset\00", align 1
@_TRACE_KVM_XIVE_SOURCE_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_KVM_XIVE_SOURCE_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.214, i8 1, ptr @_TRACE_KVM_XIVE_SOURCE_RESET_DSTATE }, align 8
@.str.215 = private unnamed_addr constant [17 x i8] c"xive_tctx_accept\00", align 1
@_TRACE_XIVE_TCTX_ACCEPT_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_TCTX_ACCEPT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.215, i8 1, ptr @_TRACE_XIVE_TCTX_ACCEPT_DSTATE }, align 8
@.str.216 = private unnamed_addr constant [17 x i8] c"xive_tctx_notify\00", align 1
@_TRACE_XIVE_TCTX_NOTIFY_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_TCTX_NOTIFY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.216, i8 1, ptr @_TRACE_XIVE_TCTX_NOTIFY_DSTATE }, align 8
@.str.217 = private unnamed_addr constant [19 x i8] c"xive_tctx_set_cppr\00", align 1
@_TRACE_XIVE_TCTX_SET_CPPR_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_TCTX_SET_CPPR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.217, i8 1, ptr @_TRACE_XIVE_TCTX_SET_CPPR_DSTATE }, align 8
@.str.218 = private unnamed_addr constant [21 x i8] c"xive_source_esb_read\00", align 1
@_TRACE_XIVE_SOURCE_ESB_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_SOURCE_ESB_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.218, i8 1, ptr @_TRACE_XIVE_SOURCE_ESB_READ_DSTATE }, align 8
@.str.219 = private unnamed_addr constant [22 x i8] c"xive_source_esb_write\00", align 1
@_TRACE_XIVE_SOURCE_ESB_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_SOURCE_ESB_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.219, i8 1, ptr @_TRACE_XIVE_SOURCE_ESB_WRITE_DSTATE }, align 8
@.str.220 = private unnamed_addr constant [23 x i8] c"xive_router_end_notify\00", align 1
@_TRACE_XIVE_ROUTER_END_NOTIFY_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_ROUTER_END_NOTIFY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.220, i8 1, ptr @_TRACE_XIVE_ROUTER_END_NOTIFY_DSTATE }, align 8
@.str.221 = private unnamed_addr constant [25 x i8] c"xive_router_end_escalate\00", align 1
@_TRACE_XIVE_ROUTER_END_ESCALATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_ROUTER_END_ESCALATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.221, i8 1, ptr @_TRACE_XIVE_ROUTER_END_ESCALATE_DSTATE }, align 8
@.str.222 = private unnamed_addr constant [19 x i8] c"xive_tctx_tm_write\00", align 1
@_TRACE_XIVE_TCTX_TM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_TCTX_TM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.222, i8 1, ptr @_TRACE_XIVE_TCTX_TM_WRITE_DSTATE }, align 8
@.str.223 = private unnamed_addr constant [18 x i8] c"xive_tctx_tm_read\00", align 1
@_TRACE_XIVE_TCTX_TM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_TCTX_TM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.223, i8 1, ptr @_TRACE_XIVE_TCTX_TM_READ_DSTATE }, align 8
@.str.224 = private unnamed_addr constant [22 x i8] c"xive_presenter_notify\00", align 1
@_TRACE_XIVE_PRESENTER_NOTIFY_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_PRESENTER_NOTIFY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.224, i8 1, ptr @_TRACE_XIVE_PRESENTER_NOTIFY_DSTATE }, align 8
@.str.225 = private unnamed_addr constant [21 x i8] c"xive_end_source_read\00", align 1
@_TRACE_XIVE_END_SOURCE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_XIVE_END_SOURCE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.225, i8 1, ptr @_TRACE_XIVE_END_SOURCE_READ_DSTATE }, align 8
@.str.226 = private unnamed_addr constant [23 x i8] c"pnv_xive_ic_hw_trigger\00", align 1
@_TRACE_PNV_XIVE_IC_HW_TRIGGER_DSTATE = dso_local global i16 0, align 2
@_TRACE_PNV_XIVE_IC_HW_TRIGGER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.226, i8 1, ptr @_TRACE_PNV_XIVE_IC_HW_TRIGGER_DSTATE }, align 8
@.str.227 = private unnamed_addr constant [21 x i8] c"goldfish_irq_request\00", align 1
@_TRACE_GOLDFISH_IRQ_REQUEST_DSTATE = dso_local global i16 0, align 2
@_TRACE_GOLDFISH_IRQ_REQUEST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.227, i8 1, ptr @_TRACE_GOLDFISH_IRQ_REQUEST_DSTATE }, align 8
@.str.228 = private unnamed_addr constant [18 x i8] c"goldfish_pic_read\00", align 1
@_TRACE_GOLDFISH_PIC_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GOLDFISH_PIC_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.228, i8 1, ptr @_TRACE_GOLDFISH_PIC_READ_DSTATE }, align 8
@.str.229 = private unnamed_addr constant [19 x i8] c"goldfish_pic_write\00", align 1
@_TRACE_GOLDFISH_PIC_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GOLDFISH_PIC_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.229, i8 1, ptr @_TRACE_GOLDFISH_PIC_WRITE_DSTATE }, align 8
@.str.230 = private unnamed_addr constant [19 x i8] c"goldfish_pic_reset\00", align 1
@_TRACE_GOLDFISH_PIC_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_GOLDFISH_PIC_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.230, i8 1, ptr @_TRACE_GOLDFISH_PIC_RESET_DSTATE }, align 8
@.str.231 = private unnamed_addr constant [21 x i8] c"goldfish_pic_realize\00", align 1
@_TRACE_GOLDFISH_PIC_REALIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_GOLDFISH_PIC_REALIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.231, i8 1, ptr @_TRACE_GOLDFISH_PIC_REALIZE_DSTATE }, align 8
@.str.232 = private unnamed_addr constant [27 x i8] c"goldfish_pic_instance_init\00", align 1
@_TRACE_GOLDFISH_PIC_INSTANCE_INIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_GOLDFISH_PIC_INSTANCE_INIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.232, i8 1, ptr @_TRACE_GOLDFISH_PIC_INSTANCE_INIT_DSTATE }, align 8
@.str.233 = private unnamed_addr constant [16 x i8] c"sh_intc_sources\00", align 1
@_TRACE_SH_INTC_SOURCES_DSTATE = dso_local global i16 0, align 2
@_TRACE_SH_INTC_SOURCES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.233, i8 1, ptr @_TRACE_SH_INTC_SOURCES_DSTATE }, align 8
@.str.234 = private unnamed_addr constant [16 x i8] c"sh_intc_pending\00", align 1
@_TRACE_SH_INTC_PENDING_DSTATE = dso_local global i16 0, align 2
@_TRACE_SH_INTC_PENDING_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.234, i8 1, ptr @_TRACE_SH_INTC_PENDING_DSTATE }, align 8
@.str.235 = private unnamed_addr constant [17 x i8] c"sh_intc_register\00", align 1
@_TRACE_SH_INTC_REGISTER_DSTATE = dso_local global i16 0, align 2
@_TRACE_SH_INTC_REGISTER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.235, i8 1, ptr @_TRACE_SH_INTC_REGISTER_DSTATE }, align 8
@.str.236 = private unnamed_addr constant [13 x i8] c"sh_intc_read\00", align 1
@_TRACE_SH_INTC_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SH_INTC_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.236, i8 1, ptr @_TRACE_SH_INTC_READ_DSTATE }, align 8
@.str.237 = private unnamed_addr constant [14 x i8] c"sh_intc_write\00", align 1
@_TRACE_SH_INTC_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SH_INTC_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.237, i8 1, ptr @_TRACE_SH_INTC_WRITE_DSTATE }, align 8
@.str.238 = private unnamed_addr constant [12 x i8] c"sh_intc_set\00", align 1
@_TRACE_SH_INTC_SET_DSTATE = dso_local global i16 0, align 2
@_TRACE_SH_INTC_SET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.238, i8 1, ptr @_TRACE_SH_INTC_SET_DSTATE }, align 8
@.str.239 = private unnamed_addr constant [19 x i8] c"loongarch_ipi_read\00", align 1
@_TRACE_LOONGARCH_IPI_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_IPI_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.239, i8 1, ptr @_TRACE_LOONGARCH_IPI_READ_DSTATE }, align 8
@.str.240 = private unnamed_addr constant [20 x i8] c"loongarch_ipi_write\00", align 1
@_TRACE_LOONGARCH_IPI_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_IPI_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.240, i8 1, ptr @_TRACE_LOONGARCH_IPI_WRITE_DSTATE }, align 8
@.str.241 = private unnamed_addr constant [32 x i8] c"loongarch_ipi_unsupported_cpuid\00", align 1
@_TRACE_LOONGARCH_IPI_UNSUPPORTED_CPUID_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_IPI_UNSUPPORTED_CPUID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.241, i8 1, ptr @_TRACE_LOONGARCH_IPI_UNSUPPORTED_CPUID_DSTATE }, align 8
@.str.242 = private unnamed_addr constant [30 x i8] c"loongarch_pch_pic_irq_handler\00", align 1
@_TRACE_LOONGARCH_PCH_PIC_IRQ_HANDLER_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_PCH_PIC_IRQ_HANDLER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.242, i8 1, ptr @_TRACE_LOONGARCH_PCH_PIC_IRQ_HANDLER_DSTATE }, align 8
@.str.243 = private unnamed_addr constant [28 x i8] c"loongarch_pch_pic_low_readw\00", align 1
@_TRACE_LOONGARCH_PCH_PIC_LOW_READW_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_PCH_PIC_LOW_READW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.243, i8 1, ptr @_TRACE_LOONGARCH_PCH_PIC_LOW_READW_DSTATE }, align 8
@.str.244 = private unnamed_addr constant [29 x i8] c"loongarch_pch_pic_low_writew\00", align 1
@_TRACE_LOONGARCH_PCH_PIC_LOW_WRITEW_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_PCH_PIC_LOW_WRITEW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.244, i8 1, ptr @_TRACE_LOONGARCH_PCH_PIC_LOW_WRITEW_DSTATE }, align 8
@.str.245 = private unnamed_addr constant [29 x i8] c"loongarch_pch_pic_high_readw\00", align 1
@_TRACE_LOONGARCH_PCH_PIC_HIGH_READW_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_PCH_PIC_HIGH_READW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.245, i8 1, ptr @_TRACE_LOONGARCH_PCH_PIC_HIGH_READW_DSTATE }, align 8
@.str.246 = private unnamed_addr constant [30 x i8] c"loongarch_pch_pic_high_writew\00", align 1
@_TRACE_LOONGARCH_PCH_PIC_HIGH_WRITEW_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_PCH_PIC_HIGH_WRITEW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.246, i8 1, ptr @_TRACE_LOONGARCH_PCH_PIC_HIGH_WRITEW_DSTATE }, align 8
@.str.247 = private unnamed_addr constant [24 x i8] c"loongarch_pch_pic_readb\00", align 1
@_TRACE_LOONGARCH_PCH_PIC_READB_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_PCH_PIC_READB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.247, i8 1, ptr @_TRACE_LOONGARCH_PCH_PIC_READB_DSTATE }, align 8
@.str.248 = private unnamed_addr constant [25 x i8] c"loongarch_pch_pic_writeb\00", align 1
@_TRACE_LOONGARCH_PCH_PIC_WRITEB_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_PCH_PIC_WRITEB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.248, i8 1, ptr @_TRACE_LOONGARCH_PCH_PIC_WRITEB_DSTATE }, align 8
@.str.249 = private unnamed_addr constant [22 x i8] c"loongarch_msi_set_irq\00", align 1
@_TRACE_LOONGARCH_MSI_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_MSI_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.249, i8 1, ptr @_TRACE_LOONGARCH_MSI_SET_IRQ_DSTATE }, align 8
@.str.250 = private unnamed_addr constant [24 x i8] c"loongarch_extioi_setirq\00", align 1
@_TRACE_LOONGARCH_EXTIOI_SETIRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_EXTIOI_SETIRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.250, i8 1, ptr @_TRACE_LOONGARCH_EXTIOI_SETIRQ_DSTATE }, align 8
@.str.251 = private unnamed_addr constant [23 x i8] c"loongarch_extioi_readw\00", align 1
@_TRACE_LOONGARCH_EXTIOI_READW_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_EXTIOI_READW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.251, i8 1, ptr @_TRACE_LOONGARCH_EXTIOI_READW_DSTATE }, align 8
@.str.252 = private unnamed_addr constant [24 x i8] c"loongarch_extioi_writew\00", align 1
@_TRACE_LOONGARCH_EXTIOI_WRITEW_DSTATE = dso_local global i16 0, align 2
@_TRACE_LOONGARCH_EXTIOI_WRITEW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.252, i8 1, ptr @_TRACE_LOONGARCH_EXTIOI_WRITEW_DSTATE }, align 8
@hw_intc_trace_events = dso_local global [254 x ptr] [ptr @_TRACE_PIC_UPDATE_IRQ_EVENT, ptr @_TRACE_PIC_SET_IRQ_EVENT, ptr @_TRACE_PIC_INTERRUPT_EVENT, ptr @_TRACE_PIC_IOPORT_WRITE_EVENT, ptr @_TRACE_PIC_IOPORT_READ_EVENT, ptr @_TRACE_CPU_SET_APIC_BASE_EVENT, ptr @_TRACE_CPU_GET_APIC_BASE_EVENT, ptr @_TRACE_APIC_LOCAL_DELIVER_EVENT, ptr @_TRACE_APIC_DELIVER_IRQ_EVENT, ptr @_TRACE_APIC_MEM_READL_EVENT, ptr @_TRACE_APIC_MEM_WRITEL_EVENT, ptr @_TRACE_IOAPIC_SET_REMOTE_IRR_EVENT, ptr @_TRACE_IOAPIC_CLEAR_REMOTE_IRR_EVENT, ptr @_TRACE_IOAPIC_EOI_BROADCAST_EVENT, ptr @_TRACE_IOAPIC_EOI_DELAYED_REASSERT_EVENT, ptr @_TRACE_IOAPIC_MEM_READ_EVENT, ptr @_TRACE_IOAPIC_MEM_WRITE_EVENT, ptr @_TRACE_IOAPIC_SET_IRQ_EVENT, ptr @_TRACE_KVM_REPORT_IRQ_DELIVERED_EVENT, ptr @_TRACE_KVM_RESET_IRQ_DELIVERED_EVENT, ptr @_TRACE_KVM_GET_IRQ_DELIVERED_EVENT, ptr @_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT, ptr @_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT, ptr @_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT, ptr @_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT, ptr @_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT, ptr @_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT, ptr @_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT, ptr @_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT, ptr @_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT, ptr @_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT, ptr @_TRACE_SLAVIO_SET_IRQ_EVENT, ptr @_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT, ptr @_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT, ptr @_TRACE_GRLIB_IRQMP_ACK_EVENT, ptr @_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT, ptr @_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT, ptr @_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT, ptr @_TRACE_XICS_ICP_CHECK_IPI_EVENT, ptr @_TRACE_XICS_ICP_ACCEPT_EVENT, ptr @_TRACE_XICS_ICP_EOI_EVENT, ptr @_TRACE_XICS_ICP_IRQ_EVENT, ptr @_TRACE_XICS_ICP_RAISE_EVENT, ptr @_TRACE_XICS_ICS_SET_IRQ_MSI_EVENT, ptr @_TRACE_XICS_MASKED_PENDING_EVENT, ptr @_TRACE_XICS_ICS_SET_IRQ_LSI_EVENT, ptr @_TRACE_XICS_ICS_WRITE_XIVE_EVENT, ptr @_TRACE_XICS_ICS_REJECT_EVENT, ptr @_TRACE_XICS_ICS_EOI_EVENT, ptr @_TRACE_FLIC_CREATE_DEVICE_EVENT, ptr @_TRACE_FLIC_RESET_FAILED_EVENT, ptr @_TRACE_QEMU_S390_AIRQ_SUPPRESSED_EVENT, ptr @_TRACE_QEMU_S390_SUPPRESS_AIRQ_EVENT, ptr @_TRACE_ASPEED_VIC_SET_IRQ_EVENT, ptr @_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT, ptr @_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT, ptr @_TRACE_ASPEED_VIC_READ_EVENT, ptr @_TRACE_ASPEED_VIC_WRITE_EVENT, ptr @_TRACE_GIC_ENABLE_IRQ_EVENT, ptr @_TRACE_GIC_DISABLE_IRQ_EVENT, ptr @_TRACE_GIC_SET_IRQ_EVENT, ptr @_TRACE_GIC_UPDATE_BESTIRQ_EVENT, ptr @_TRACE_GIC_UPDATE_SET_IRQ_EVENT, ptr @_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT, ptr @_TRACE_GIC_CPU_WRITE_EVENT, ptr @_TRACE_GIC_CPU_READ_EVENT, ptr @_TRACE_GIC_HYP_READ_EVENT, ptr @_TRACE_GIC_HYP_WRITE_EVENT, ptr @_TRACE_GIC_DIST_READ_EVENT, ptr @_TRACE_GIC_DIST_WRITE_EVENT, ptr @_TRACE_GIC_LR_ENTRY_EVENT, ptr @_TRACE_GIC_UPDATE_MAINTENANCE_IRQ_EVENT, ptr @_TRACE_GICV3_ICC_PMR_READ_EVENT, ptr @_TRACE_GICV3_ICC_PMR_WRITE_EVENT, ptr @_TRACE_GICV3_ICC_BPR_READ_EVENT, ptr @_TRACE_GICV3_ICC_BPR_WRITE_EVENT, ptr @_TRACE_GICV3_ICC_AP_READ_EVENT, ptr @_TRACE_GICV3_ICC_AP_WRITE_EVENT, ptr @_TRACE_GICV3_ICC_IGRPEN_READ_EVENT, ptr @_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT, ptr @_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT, ptr @_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT, ptr @_TRACE_GICV3_ICC_CTLR_READ_EVENT, ptr @_TRACE_GICV3_ICC_CTLR_WRITE_EVENT, ptr @_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT, ptr @_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT, ptr @_TRACE_GICV3_CPUIF_UPDATE_EVENT, ptr @_TRACE_GICV3_CPUIF_SET_IRQS_EVENT, ptr @_TRACE_GICV3_ICC_GENERATE_SGI_EVENT, ptr @_TRACE_GICV3_ICC_IAR0_READ_EVENT, ptr @_TRACE_GICV3_ICC_IAR1_READ_EVENT, ptr @_TRACE_GICV3_ICC_EOIR_WRITE_EVENT, ptr @_TRACE_GICV3_ICC_HPPIR0_READ_EVENT, ptr @_TRACE_GICV3_ICC_HPPIR1_READ_EVENT, ptr @_TRACE_GICV3_ICC_DIR_WRITE_EVENT, ptr @_TRACE_GICV3_ICC_RPR_READ_EVENT, ptr @_TRACE_GICV3_ICH_AP_READ_EVENT, ptr @_TRACE_GICV3_ICH_AP_WRITE_EVENT, ptr @_TRACE_GICV3_ICH_HCR_READ_EVENT, ptr @_TRACE_GICV3_ICH_HCR_WRITE_EVENT, ptr @_TRACE_GICV3_ICH_VMCR_READ_EVENT, ptr @_TRACE_GICV3_ICH_VMCR_WRITE_EVENT, ptr @_TRACE_GICV3_ICH_LR_READ_EVENT, ptr @_TRACE_GICV3_ICH_LR32_READ_EVENT, ptr @_TRACE_GICV3_ICH_LRC_READ_EVENT, ptr @_TRACE_GICV3_ICH_LR_WRITE_EVENT, ptr @_TRACE_GICV3_ICH_LR32_WRITE_EVENT, ptr @_TRACE_GICV3_ICH_LRC_WRITE_EVENT, ptr @_TRACE_GICV3_ICH_VTR_READ_EVENT, ptr @_TRACE_GICV3_ICH_MISR_READ_EVENT, ptr @_TRACE_GICV3_ICH_EISR_READ_EVENT, ptr @_TRACE_GICV3_ICH_ELRSR_READ_EVENT, ptr @_TRACE_GICV3_ICV_AP_READ_EVENT, ptr @_TRACE_GICV3_ICV_AP_WRITE_EVENT, ptr @_TRACE_GICV3_ICV_BPR_READ_EVENT, ptr @_TRACE_GICV3_ICV_BPR_WRITE_EVENT, ptr @_TRACE_GICV3_ICV_PMR_READ_EVENT, ptr @_TRACE_GICV3_ICV_PMR_WRITE_EVENT, ptr @_TRACE_GICV3_ICV_IGRPEN_READ_EVENT, ptr @_TRACE_GICV3_ICV_IGRPEN_WRITE_EVENT, ptr @_TRACE_GICV3_ICV_CTLR_READ_EVENT, ptr @_TRACE_GICV3_ICV_CTLR_WRITE_EVENT, ptr @_TRACE_GICV3_ICV_RPR_READ_EVENT, ptr @_TRACE_GICV3_ICV_HPPIR_READ_EVENT, ptr @_TRACE_GICV3_ICV_DIR_WRITE_EVENT, ptr @_TRACE_GICV3_ICV_IAR_READ_EVENT, ptr @_TRACE_GICV3_ICV_EOIR_WRITE_EVENT, ptr @_TRACE_GICV3_CPUIF_VIRT_UPDATE_EVENT, ptr @_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_EVENT, ptr @_TRACE_GICV3_CPUIF_VIRT_SET_MAINT_IRQ_EVENT, ptr @_TRACE_GICV3_DIST_READ_EVENT, ptr @_TRACE_GICV3_DIST_BADREAD_EVENT, ptr @_TRACE_GICV3_DIST_WRITE_EVENT, ptr @_TRACE_GICV3_DIST_BADWRITE_EVENT, ptr @_TRACE_GICV3_DIST_SET_IRQ_EVENT, ptr @_TRACE_GICV3_REDIST_READ_EVENT, ptr @_TRACE_GICV3_REDIST_BADREAD_EVENT, ptr @_TRACE_GICV3_REDIST_WRITE_EVENT, ptr @_TRACE_GICV3_REDIST_BADWRITE_EVENT, ptr @_TRACE_GICV3_REDIST_SET_IRQ_EVENT, ptr @_TRACE_GICV3_REDIST_SEND_SGI_EVENT, ptr @_TRACE_GICV3_ITS_READ_EVENT, ptr @_TRACE_GICV3_ITS_BADREAD_EVENT, ptr @_TRACE_GICV3_ITS_WRITE_EVENT, ptr @_TRACE_GICV3_ITS_BADWRITE_EVENT, ptr @_TRACE_GICV3_ITS_TRANSLATION_WRITE_EVENT, ptr @_TRACE_GICV3_ITS_PROCESS_COMMAND_EVENT, ptr @_TRACE_GICV3_ITS_CMD_INT_EVENT, ptr @_TRACE_GICV3_ITS_CMD_CLEAR_EVENT, ptr @_TRACE_GICV3_ITS_CMD_DISCARD_EVENT, ptr @_TRACE_GICV3_ITS_CMD_SYNC_EVENT, ptr @_TRACE_GICV3_ITS_CMD_MAPD_EVENT, ptr @_TRACE_GICV3_ITS_CMD_MAPC_EVENT, ptr @_TRACE_GICV3_ITS_CMD_MAPI_EVENT, ptr @_TRACE_GICV3_ITS_CMD_MAPTI_EVENT, ptr @_TRACE_GICV3_ITS_CMD_INV_EVENT, ptr @_TRACE_GICV3_ITS_CMD_INVALL_EVENT, ptr @_TRACE_GICV3_ITS_CMD_MOVALL_EVENT, ptr @_TRACE_GICV3_ITS_CMD_MOVI_EVENT, ptr @_TRACE_GICV3_ITS_CMD_VMAPI_EVENT, ptr @_TRACE_GICV3_ITS_CMD_VMAPTI_EVENT, ptr @_TRACE_GICV3_ITS_CMD_VMAPP_EVENT, ptr @_TRACE_GICV3_ITS_CMD_VMOVP_EVENT, ptr @_TRACE_GICV3_ITS_CMD_VSYNC_EVENT, ptr @_TRACE_GICV3_ITS_CMD_VMOVI_EVENT, ptr @_TRACE_GICV3_ITS_CMD_VINVALL_EVENT, ptr @_TRACE_GICV3_ITS_CMD_UNKNOWN_EVENT, ptr @_TRACE_GICV3_ITS_CTE_READ_EVENT, ptr @_TRACE_GICV3_ITS_CTE_WRITE_EVENT, ptr @_TRACE_GICV3_ITS_CTE_READ_FAULT_EVENT, ptr @_TRACE_GICV3_ITS_ITE_READ_EVENT, ptr @_TRACE_GICV3_ITS_ITE_READ_FAULT_EVENT, ptr @_TRACE_GICV3_ITS_ITE_WRITE_EVENT, ptr @_TRACE_GICV3_ITS_DTE_READ_EVENT, ptr @_TRACE_GICV3_ITS_DTE_WRITE_EVENT, ptr @_TRACE_GICV3_ITS_DTE_READ_FAULT_EVENT, ptr @_TRACE_GICV3_ITS_VTE_READ_EVENT, ptr @_TRACE_GICV3_ITS_VTE_READ_FAULT_EVENT, ptr @_TRACE_GICV3_ITS_VTE_WRITE_EVENT, ptr @_TRACE_NVIC_RECOMPUTE_STATE_EVENT, ptr @_TRACE_NVIC_RECOMPUTE_STATE_SECURE_EVENT, ptr @_TRACE_NVIC_SET_PRIO_EVENT, ptr @_TRACE_NVIC_IRQ_UPDATE_EVENT, ptr @_TRACE_NVIC_ESCALATE_PRIO_EVENT, ptr @_TRACE_NVIC_ESCALATE_DISABLED_EVENT, ptr @_TRACE_NVIC_SET_PENDING_EVENT, ptr @_TRACE_NVIC_CLEAR_PENDING_EVENT, ptr @_TRACE_NVIC_ACKNOWLEDGE_IRQ_EVENT, ptr @_TRACE_NVIC_GET_PENDING_IRQ_INFO_EVENT, ptr @_TRACE_NVIC_COMPLETE_IRQ_EVENT, ptr @_TRACE_NVIC_SET_IRQ_LEVEL_EVENT, ptr @_TRACE_NVIC_SET_NMI_LEVEL_EVENT, ptr @_TRACE_NVIC_SYSREG_READ_EVENT, ptr @_TRACE_NVIC_SYSREG_WRITE_EVENT, ptr @_TRACE_HEATHROW_WRITE_EVENT, ptr @_TRACE_HEATHROW_READ_EVENT, ptr @_TRACE_HEATHROW_SET_IRQ_EVENT, ptr @_TRACE_BCM2835_IC_SET_GPU_IRQ_EVENT, ptr @_TRACE_BCM2835_IC_SET_CPU_IRQ_EVENT, ptr @_TRACE_SPAPR_XIVE_CLAIM_IRQ_EVENT, ptr @_TRACE_SPAPR_XIVE_FREE_IRQ_EVENT, ptr @_TRACE_SPAPR_XIVE_SET_IRQ_EVENT, ptr @_TRACE_SPAPR_XIVE_GET_SOURCE_INFO_EVENT, ptr @_TRACE_SPAPR_XIVE_SET_SOURCE_CONFIG_EVENT, ptr @_TRACE_SPAPR_XIVE_GET_SOURCE_CONFIG_EVENT, ptr @_TRACE_SPAPR_XIVE_GET_QUEUE_INFO_EVENT, ptr @_TRACE_SPAPR_XIVE_SET_QUEUE_CONFIG_EVENT, ptr @_TRACE_SPAPR_XIVE_GET_QUEUE_CONFIG_EVENT, ptr @_TRACE_SPAPR_XIVE_SET_OS_REPORTING_LINE_EVENT, ptr @_TRACE_SPAPR_XIVE_GET_OS_REPORTING_LINE_EVENT, ptr @_TRACE_SPAPR_XIVE_ESB_EVENT, ptr @_TRACE_SPAPR_XIVE_SYNC_EVENT, ptr @_TRACE_SPAPR_XIVE_RESET_EVENT, ptr @_TRACE_KVM_XIVE_CPU_CONNECT_EVENT, ptr @_TRACE_KVM_XIVE_SOURCE_RESET_EVENT, ptr @_TRACE_XIVE_TCTX_ACCEPT_EVENT, ptr @_TRACE_XIVE_TCTX_NOTIFY_EVENT, ptr @_TRACE_XIVE_TCTX_SET_CPPR_EVENT, ptr @_TRACE_XIVE_SOURCE_ESB_READ_EVENT, ptr @_TRACE_XIVE_SOURCE_ESB_WRITE_EVENT, ptr @_TRACE_XIVE_ROUTER_END_NOTIFY_EVENT, ptr @_TRACE_XIVE_ROUTER_END_ESCALATE_EVENT, ptr @_TRACE_XIVE_TCTX_TM_WRITE_EVENT, ptr @_TRACE_XIVE_TCTX_TM_READ_EVENT, ptr @_TRACE_XIVE_PRESENTER_NOTIFY_EVENT, ptr @_TRACE_XIVE_END_SOURCE_READ_EVENT, ptr @_TRACE_PNV_XIVE_IC_HW_TRIGGER_EVENT, ptr @_TRACE_GOLDFISH_IRQ_REQUEST_EVENT, ptr @_TRACE_GOLDFISH_PIC_READ_EVENT, ptr @_TRACE_GOLDFISH_PIC_WRITE_EVENT, ptr @_TRACE_GOLDFISH_PIC_RESET_EVENT, ptr @_TRACE_GOLDFISH_PIC_REALIZE_EVENT, ptr @_TRACE_GOLDFISH_PIC_INSTANCE_INIT_EVENT, ptr @_TRACE_SH_INTC_SOURCES_EVENT, ptr @_TRACE_SH_INTC_PENDING_EVENT, ptr @_TRACE_SH_INTC_REGISTER_EVENT, ptr @_TRACE_SH_INTC_READ_EVENT, ptr @_TRACE_SH_INTC_WRITE_EVENT, ptr @_TRACE_SH_INTC_SET_EVENT, ptr @_TRACE_LOONGARCH_IPI_READ_EVENT, ptr @_TRACE_LOONGARCH_IPI_WRITE_EVENT, ptr @_TRACE_LOONGARCH_IPI_UNSUPPORTED_CPUID_EVENT, ptr @_TRACE_LOONGARCH_PCH_PIC_IRQ_HANDLER_EVENT, ptr @_TRACE_LOONGARCH_PCH_PIC_LOW_READW_EVENT, ptr @_TRACE_LOONGARCH_PCH_PIC_LOW_WRITEW_EVENT, ptr @_TRACE_LOONGARCH_PCH_PIC_HIGH_READW_EVENT, ptr @_TRACE_LOONGARCH_PCH_PIC_HIGH_WRITEW_EVENT, ptr @_TRACE_LOONGARCH_PCH_PIC_READB_EVENT, ptr @_TRACE_LOONGARCH_PCH_PIC_WRITEB_EVENT, ptr @_TRACE_LOONGARCH_MSI_SET_IRQ_EVENT, ptr @_TRACE_LOONGARCH_EXTIOI_SETIRQ_EVENT, ptr @_TRACE_LOONGARCH_EXTIOI_READW_EVENT, ptr @_TRACE_LOONGARCH_EXTIOI_WRITEW_EVENT, ptr null], align 16
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 65535, ptr @do_qemu_init_trace_hw_intc_register_events, ptr null }]

; Function Attrs: nounwind sspstrong uwtable
define internal void @do_qemu_init_trace_hw_intc_register_events() #0 {
entry:
  call void @register_module_init(ptr noundef @trace_hw_intc_register_events, i32 noundef 4)
  ret void
}

declare void @register_module_init(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_hw_intc_register_events() #0 {
entry:
  call void @trace_event_register_group(ptr noundef @hw_intc_trace_events)
  ret void
}

declare void @trace_event_register_group(ptr noundef) #1

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
