Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Thu Sep 05 20:50:51 2019
| Host             : Ahrfry running 64-bit major release  (build 9200)
| Command          : report_power -file example_power_routed.rpt -pb example_power_summary_routed.pb -rpx example_power_routed.rpx
| Design           : example
| Device           : xcku060-ffva1156-1L-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.650  |
| Dynamic (W)              | 0.024  |
| Device Static (W)        | 0.626  |
| Effective TJA (C/W)      | 1.4    |
| Max Ambient (C)          | 99.1   |
| Junction Temperature (C) | 25.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.000 |        3 |       --- |             --- |
| CLB Logic               |     0.021 |     3933 |       --- |             --- |
|   LUT as Shift Register |     0.018 |     1216 |    146880 |            0.83 |
|   LUT as Logic          |     0.003 |     1579 |    331680 |            0.48 |
|   Register              |    <0.001 |      759 |    663360 |            0.11 |
|   CARRY8                |    <0.001 |        8 |     41460 |            0.02 |
|   Others                |     0.000 |       45 |       --- |             --- |
| Signals                 |     0.003 |     3081 |       --- |             --- |
| Static Power            |     0.626 |          |           |                 |
| Total                   |     0.650 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.243 |       0.026 |      0.217 |
| Vccaux     |       1.800 |     0.118 |       0.000 |      0.118 |
| Vccaux_io  |       1.800 |     0.081 |       0.000 |      0.081 |
| Vccint_io  |       0.950 |     0.019 |       0.000 |      0.019 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.019 |       0.000 |      0.019 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             4.6 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------+-----------+
| Name                                                                      | Power (W) |
+---------------------------------------------------------------------------+-----------+
| example                                                                   |     0.024 |
|   example_Block_codeRepl951_proc_U0                                       |     0.024 |
|     merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U                  |     0.004 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_data_V_ram    |     0.004 |
|     merger_host_0_V_id_V_merger_host_0_V_id_V_fifo_U                      |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_id_V_ram      |    <0.001 |
|     merger_host_0_V_keep_V_merger_host_0_V_keep_V_fifo_U                  |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_keep_V_ram    |    <0.001 |
|     merger_host_0_V_last_V_merger_host_0_V_last_V_fifo_U                  |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_last_V_ram    |    <0.001 |
|     merger_host_0_V_user_V_merger_host_0_V_user_V_fifo_U                  |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_host_0_V_user_V_ram    |    <0.001 |
|     merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U                  |     0.005 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_data_V_ram    |     0.005 |
|     merger_host_1_V_id_V_merger_host_1_V_id_V_fifo_U                      |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_id_V_ram      |    <0.001 |
|     merger_host_1_V_keep_V_merger_host_1_V_keep_V_fifo_U                  |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_keep_V_ram    |    <0.001 |
|     merger_host_1_V_last_V_merger_host_1_V_last_V_fifo_U                  |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_last_V_ram    |    <0.001 |
|     merger_host_1_V_user_V_merger_host_1_V_user_V_fifo_U                  |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_host_1_V_user_V_ram    |    <0.001 |
|     merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U            |     0.004 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_data_V_ram |     0.004 |
|     merger_network_0_V_id_V_merger_network_0_V_id_V_fifo_U                |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_id_V_ram   |    <0.001 |
|     merger_network_0_V_keep_V_merger_network_0_V_keep_V_fifo_U            |     0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_keep_V_ram |    <0.001 |
|     merger_network_0_V_last_V_merger_network_0_V_last_V_fifo_U            |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_last_V_ram |    <0.001 |
|     merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U            |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_network_0_V_user_V_ram |    <0.001 |
|     merger_network_1_V_data_V_merger_network_1_V_data_V_fifo_U            |     0.004 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_network_1_V_data_V_ram |     0.004 |
|     merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U                |     0.003 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_network_1_V_id_V_ram   |    <0.001 |
|     merger_network_1_V_keep_V_merger_network_1_V_keep_V_fifo_U            |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_network_1_V_keep_V_ram |    <0.001 |
|     merger_network_1_V_last_V_merger_network_1_V_last_V_fifo_U            |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_network_1_V_last_V_ram |    <0.001 |
|     merger_network_1_V_user_V_merger_network_1_V_user_V_fifo_U            |    <0.001 |
|       U_FIFO_example_Block_codeRepl951_proc_merger_network_1_V_user_V_ram |    <0.001 |
|     stg_378_example_axi_stream_pass_alt_fu_867                            |    <0.001 |
+---------------------------------------------------------------------------+-----------+


