{
  "file_name": "Intel Xeon Scalable Processor - Throughput Latency.pdf",
  "task_id": "6a35b963-dc73-4843-927d-484664ced5e7",
  "output": {
    "chunks": [
      {
        "segments": [
          {
            "segment_id": "8579899e-86a7-4944-b919-21a6b59f3132",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 1,
            "page_width": 612,
            "page_height": 792,
            "content": "August 2017\r\nRevision 1.1\r\n336289-002\r\nIntel® Xeon® Scalable Processor\r\nInstruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/8579899e-86a7-4944-b919-21a6b59f3132.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d338167cc2a5f296e2cc2c61249d5dceb180054acd4ec8f48a82bfedad7d9c57",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "eb7d3578-adaf-47ae-bb2b-c4e6f04f1b82",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 2,
            "page_width": 612,
            "page_height": 792,
            "content": "Document ID: 336289-002 Revision Number: 1.1\r\nDocument ID Description Date\r\n336289-001 Initial Release Jul-1\r\n336289-002 256bit memory accesses previously listed as having 0 cycles latency. \r\nUpdated to 7 cycles. Aug-1\r\nRevision History\r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/eb7d3578-adaf-47ae-bb2b-c4e6f04f1b82.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4d479979635aa884004c79316e5092cbe0f63432875ba1318b2e21f79debd427",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "2fbb0ba2-dd44-4bc1-99bc-7e77acfa3fcf",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 3,
            "page_width": 612,
            "page_height": 792,
            "content": "Document ID: 336289-002 Revision Number: 1.1\r\nLegal Notices and Disclaimers\r\nIntel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activationfrom the OEM or retailer.No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resultiYou may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.The products described may contain design defects or errors known as errata which may cause the product to deviate from published specerrata are available on request.This document contains information on products, services and/or processes in development. All information provided here is subject to chayour Intel representative to obtain the latest Intel product specifications and roadmaps.Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particinfringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.Warning: Altering PC clock or memory frequency and/or voltage may (i) reduce system stability and use life of the system, memory and prprocessor and other system components to fail; (iii) cause reductions in system performance; (iv) cause additional heat or other damage; integrity. Intel assumes no responsibility that the memory, included if used with altered clock frequencies and/or voltages, will be fit for anwith memory manufacturer for warranty and additional details.\r\nTests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration wConsult other sources of information to evaluate performance as you consider your purchase. For more complete information about performvisit http://www.intel.com/performance.\r\nResults have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for infordifferences in your system hardware, software or configuration may affect your actual performance.Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by vwww.intel.com/design/literature.htm.Intel, Xeon, and the Intel logo are trademarks of Intel Corporation in the U. S. and/or other countries.*Other names and brands may be claimed as the property of others.Copyright © 2017, Intel Corporation. All Rights Reserved.\r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/2fbb0ba2-dd44-4bc1-99bc-7e77acfa3fcf.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f6f3e0fc20f6d338b55be08c9094a2646c0d9970d17688207fd13fa50264cbf4",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 461
      },
      {
        "segments": [
          {
            "segment_id": "fdfcc564-f2a0-4f70-9a01-2a26dc946290",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 4,
            "page_width": 612,
            "page_height": 792,
            "content": "Date: August 2017 Intel® Xeon® Scalable Processor Instruction Throughput and Latency (DCU) hit.\r\nThe table describes throughput and latency for processors with two FMA units, assuming all sources come from the FMA unit.See FMA latency chapter in the optimization guide for more information.Memory latencies are assuming Data Cache Unit (DCU) hit.IFORM Instruction Example Latency [CycleXED_IFORM_ADC_MEMb_IMMb_82r2 adc [rdi], 1 \r\nXED_IFORM_ADC_MEMv_IMMz adc [rdi], 1 XED_IFORM_ADC_MEMv_IMMb adc [rdi], 1 \r\nXED_IFORM_ADC_MEMb_IMMb_80r2 adc [rdi], 1 \r\nXED_IFORM_ADC_MEMb_GPR8 adc [rdi], al \r\nXED_IFORM_ADC_MEMv_GPRv adc [rdi], rax XED_IFORM_ADC_GPR8_MEMb adc al, [rdi] \r\nXED_IFORM_ADC_GPR8_IMMb_80r2 adc al, 1 \r\nXED_IFORM_ADC_AL_IMMb adc al, 1 \r\nXED_IFORM_ADC_GPR8_IMMb_82r2 adc al, 1 \r\nXED_IFORM_ADC_GPR8_GPR8_12 adc al, cl \r\nXED_IFORM_ADC_GPR8_GPR8_10 adc al, cl \r\nXED_IFORM_ADC_OrAX_IMMz adc ax, 1 \r\nXED_IFORM_ADC_GPRv_MEMv adc rax, [rdi] \r\nXED_IFORM_ADC_GPRv_IMMb adc rax, 1 \r\nXED_IFORM_ADC_GPRv_IMMz adc rax, 1 \r\nXED_IFORM_ADC_GPRv_GPRv_13 adc rax, rcx \r\nXED_IFORM_ADC_GPRv_GPRv_11 adc rax, rcx \r\nXED_IFORM_ADCX_GPR32d_MEMd adcx eax, [rdi] \r\nXED_IFORM_ADCX_GPR32d_GPR32d adcx eax, ecx \r\nXED_IFORM_ADCX_GPR64q_MEMq adcx rax, [rdi] \r\nXED_IFORM_ADCX_GPR64q_GPR64q adcx rax, rcx \r\nXED_IFORM_ADD_MEMb_IMMb_82r0 add [rdi], 1 XED_IFORM_ADD_MEMv_IMMz add [rdi], 1 XED_IFORM_ADD_MEMv_IMMb add [rdi], 1 XED_IFORM_ADD_MEMb_IMMb_80r0 add [rdi], 1 XED_IFORM_ADD_MEMb_GPR8 add [rdi], al XED_IFORM_ADD_MEMv_GPRv add [rdi], rax XED_IFORM_ADD_GPR8_MEMb add al, [rdi] XED_IFORM_ADD_AL_IMMb add al, 1 XED_IFORM_ADD_GPR8_IMMb_80r0 add al, 1 XED_IFORM_ADD_GPR8_IMMb_82r0 add al, 1 XED_IFORM_ADD_GPR8_GPR8_00 add al, cl \r\nXED_IFORM_ADD_GPR8_GPR8_02 add al, cl \r\nXED_IFORM_ADD_OrAX_IMMz add ax, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/fdfcc564-f2a0-4f70-9a01-2a26dc946290.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=38d7921667b5437a48790f93e2125d881f5906591057c2f1f61924c6045b9036",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d726a461-3c59-4565-922a-fca13bfa9319",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 5,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_ADD_GPRv_MEMv add rax, [rdi] \r\nXED_IFORM_ADD_GPRv_IMMz add rax, 1 XED_IFORM_ADD_GPRv_IMMb add rax, 1 XED_IFORM_ADD_GPRv_GPRv_03 add rax, rcx \r\nXED_IFORM_ADD_GPRv_GPRv_01 add rax, rcx \r\nXED_IFORM_JECXZ_RELBRb addr32 jecxz 0xd \r\nXED_IFORM_ADOX_GPR32d_MEMd adox eax, [rdi] \r\nXED_IFORM_ADOX_GPR32d_GPR32d adox eax, ecx \r\nXED_IFORM_ADOX_GPR64q_MEMq adox rax, [rdi] XED_IFORM_ADOX_GPR64q_GPR64q adox rax, rcx \r\nXED_IFORM_AND_MEMv_IMMz and [rdi], 1 XED_IFORM_AND_MEMv_IMMb and [rdi], 1 XED_IFORM_AND_MEMb_IMMb_82r4 and [rdi], 1 XED_IFORM_AND_MEMb_IMMb_80r4 and [rdi], 1 XED_IFORM_AND_MEMb_GPR8 and [rdi], al XED_IFORM_AND_MEMv_GPRv and [rdi], rax XED_IFORM_AND_GPR8_MEMb and al, [rdi] \r\nXED_IFORM_AND_GPR8_IMMb_80r4 and al, 1 XED_IFORM_AND_GPR8_IMMb_82r4 and al, 1 XED_IFORM_AND_AL_IMMb and al, 1 XED_IFORM_AND_GPR8_GPR8_20 and al, cl \r\nXED_IFORM_AND_GPR8_GPR8_22 and al, cl \r\nXED_IFORM_AND_OrAX_IMMz and ax, 1 XED_IFORM_AND_GPRv_MEMv and rax, [rdi] \r\nXED_IFORM_AND_GPRv_IMMb and rax, 1 XED_IFORM_AND_GPRv_IMMz and rax, 1 XED_IFORM_AND_GPRv_GPRv_23 and rax, rcx \r\nXED_IFORM_AND_GPRv_GPRv_21 and rax, rcx \r\nXED_IFORM_ANDN_VGPR32d_VGPR32d_MEMd andn eax, ecx, [rdi] \r\nXED_IFORM_ANDN_VGPR32d_VGPR32d_VGPR32d andn eax, ecx, edx \r\nXED_IFORM_ANDN_VGPR64q_VGPR64q_MEMq andn rax, rcx, [rdi] \r\nXED_IFORM_ANDN_VGPR64q_VGPR64q_VGPR64q andn rax, rcx, rdx \r\nXED_IFORM_BEXTR_VGPR32d_MEMd_VGPR32d bextr eax, [rdi], ecx \r\nXED_IFORM_BEXTR_VGPR32d_VGPR32d_VGPR32d bextr eax, ecx, edx \r\nXED_IFORM_BEXTR_VGPR64q_MEMq_VGPR64q bextr rax, [rdi], rcx \r\nXED_IFORM_BEXTR_VGPR64q_VGPR64q_VGPR64q bextr rax, rcx, rdx \r\nXED_IFORM_BLSI_VGPR32d_MEMd blsi eax, [rdi] \r\nXED_IFORM_BLSI_VGPR32d_VGPR32d blsi eax, ecx \r\nXED_IFORM_BLSI_VGPR64q_MEMq blsi rax, [rdi] \r\nXED_IFORM_BLSI_VGPR64q_VGPR64q blsi rax, rcx \r\nXED_IFORM_BLSMSK_VGPR32d_MEMd blsmsk eax, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/d726a461-3c59-4565-922a-fca13bfa9319.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8cd96d5786f6bc736d7f52028c38dbd7e08a479f895c5beec7306de1dc06a802",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 382
      },
      {
        "segments": [
          {
            "segment_id": "ee04715a-53bc-4bf8-831c-d7c96393645d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 6,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_BLSMSK_VGPR32d_VGPR32d blsmsk eax, ecx \r\nXED_IFORM_BLSMSK_VGPR64q_MEMq blsmsk rax, [rdi] \r\nXED_IFORM_BLSMSK_VGPR64q_VGPR64q blsmsk rax, rcx \r\nXED_IFORM_BLSR_VGPR32d_MEMd blsr eax, [rdi] \r\nXED_IFORM_BLSR_VGPR32d_VGPR32d blsr eax, ecx \r\nXED_IFORM_BLSR_VGPR64q_MEMq blsr rax, [rdi] \r\nXED_IFORM_BLSR_VGPR64q_VGPR64q blsr rax, rcx \r\nXED_IFORM_BSF_GPRv_MEMv bsf rax, [rdi] XED_IFORM_BSF_GPRv_GPRv bsf rax, rcx \r\nXED_IFORM_BSR_GPRv_MEMv bsr rax, [rdi] \r\nXED_IFORM_BSR_GPRv_GPRv bsr rax, rcx XED_IFORM_BSWAP_GPRv bswap rax \r\nXED_IFORM_BT_MEMv_IMMb bt [rdi], 1 XED_IFORM_BT_GPRv_IMMb bt rax, 1 \r\nXED_IFORM_BT_GPRv_GPRv bt rax, rcx \r\nXED_IFORM_BTC_MEMv_IMMb btc [rdi], 1 XED_IFORM_BTC_GPRv_IMMb btc rax, 1 \r\nXED_IFORM_BTC_GPRv_GPRv btc rax, rcx \r\nXED_IFORM_BTR_MEMv_IMMb btr [rdi], 1 \r\nXED_IFORM_BTR_GPRv_IMMb btr rax, 1 \r\nXED_IFORM_BTR_GPRv_GPRv btr rax, rcx \r\nXED_IFORM_BTS_MEMv_IMMb bts [rdi], 1 XED_IFORM_BTS_GPRv_IMMb bts rax, 1 \r\nXED_IFORM_BTS_GPRv_GPRv bts rax, rcx \r\nXED_IFORM_BZHI_VGPR32d_MEMd_VGPR32d bzhi eax, [rdi], ecx \r\nXED_IFORM_BZHI_VGPR32d_VGPR32d_VGPR32d bzhi eax, ecx, edx \r\nXED_IFORM_BZHI_VGPR64q_MEMq_VGPR64q bzhi rax, [rdi], rcx XED_IFORM_BZHI_VGPR64q_VGPR64q_VGPR64q bzhi rax, rcx, rdx \r\nXED_IFORM_CALL_FAR_MEMp2 call [rdi] \r\nXED_IFORM_CALL_NEAR_MEMv call [rdi] XED_IFORM_CALL_NEAR_RELBRz call 0xf \r\nXED_IFORM_CALL_NEAR_RELBRd call 0xf XED_IFORM_CALL_NEAR_GPRv call rax XED_IFORM_CDQ cdq XED_IFORM_CDQE cdqe XED_IFORM_CLAC clac XED_IFORM_CLC clc XED_IFORM_CLD cld XED_IFORM_CLFLUSH_MEMmprefetch clflush [rdi] XED_IFORM_CMC cmc XED_IFORM_CMOVB_GPRv_MEMv cmovb rax, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/ee04715a-53bc-4bf8-831c-d7c96393645d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f89599a3072213093887ea035a350dc384f8abc3f07d6768267e9eca733ec2c9",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "6a2106e4-ecf7-427e-b47a-13d0b588bc30",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 7,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_CMOVB_GPRv_GPRv cmovb rax, rcx \r\nXED_IFORM_CMOVBE_GPRv_MEMv cmovbe rax, [rdi] XED_IFORM_CMOVBE_GPRv_GPRv cmovbe rax, rcx \r\nXED_IFORM_CMOVL_GPRv_MEMv cmovl rax, [rdi] \r\nXED_IFORM_CMOVL_GPRv_GPRv cmovl rax, rcx \r\nXED_IFORM_CMOVLE_GPRv_MEMv cmovle rax, [rdi] \r\nXED_IFORM_CMOVLE_GPRv_GPRv cmovle rax, rcx \r\nXED_IFORM_CMOVNB_GPRv_MEMv cmovnb rax, [rdi] \r\nXED_IFORM_CMOVNB_GPRv_GPRv cmovnb rax, rcx \r\nXED_IFORM_CMOVNBE_GPRv_MEMv cmovnbe rax, [rdi] XED_IFORM_CMOVNBE_GPRv_GPRv cmovnbe rax, rcx XED_IFORM_CMOVNL_GPRv_MEMv cmovnl rax, [rdi] \r\nXED_IFORM_CMOVNL_GPRv_GPRv cmovnl rax, rcx \r\nXED_IFORM_CMOVNLE_GPRv_MEMv cmovnle rax, [rdi] \r\nXED_IFORM_CMOVNLE_GPRv_GPRv cmovnle rax, rcx \r\nXED_IFORM_CMOVNO_GPRv_MEMv cmovno rax, [rdi] \r\nXED_IFORM_CMOVNO_GPRv_GPRv cmovno rax, rcx \r\nXED_IFORM_CMOVNP_GPRv_MEMv cmovnp rax, [rdi] \r\nXED_IFORM_CMOVNP_GPRv_GPRv cmovnp rax, rcx \r\nXED_IFORM_CMOVNS_GPRv_MEMv cmovns rax, [rdi] \r\nXED_IFORM_CMOVNS_GPRv_GPRv cmovns rax, rcx \r\nXED_IFORM_CMOVNZ_GPRv_MEMv cmovnz rax, [rdi] \r\nXED_IFORM_CMOVNZ_GPRv_GPRv cmovnz rax, rcx \r\nXED_IFORM_CMOVO_GPRv_MEMv cmovo rax, [rdi] \r\nXED_IFORM_CMOVO_GPRv_GPRv cmovo rax, rcx \r\nXED_IFORM_CMOVP_GPRv_MEMv cmovp rax, [rdi] \r\nXED_IFORM_CMOVP_GPRv_GPRv cmovp rax, rcx \r\nXED_IFORM_CMOVS_GPRv_MEMv cmovs rax, [rdi] \r\nXED_IFORM_CMOVS_GPRv_GPRv cmovs rax, rcx \r\nXED_IFORM_CMOVZ_GPRv_MEMv cmovz rax, [rdi] \r\nXED_IFORM_CMOVZ_GPRv_GPRv cmovz rax, rcx \r\nXED_IFORM_CMP_MEMb_IMMb_80r7 cmp [rdi], 1 \r\nXED_IFORM_CMP_MEMv_IMMz cmp [rdi], 1 \r\nXED_IFORM_CMP_MEMb_IMMb_82r7 cmp [rdi], 1 \r\nXED_IFORM_CMP_MEMv_IMMb cmp [rdi], 1 \r\nXED_IFORM_CMP_MEMb_GPR8 cmp [rdi], al \r\nXED_IFORM_CMP_MEMv_GPRv cmp [rdi], rax \r\nXED_IFORM_CMP_GPR8_MEMb cmp al, [rdi] \r\nXED_IFORM_CMP_AL_IMMb cmp al, 1 XED_IFORM_CMP_GPR8_IMMb_80r7 cmp al, 1 XED_IFORM_CMP_GPR8_IMMb_82r7 cmp al, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/6a2106e4-ecf7-427e-b47a-13d0b588bc30.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e0995a733af36785f20487565b4a8b5fa998369796eedca1ee9e079549088708",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "7f2fdf7e-d41a-4ad1-a152-680360812c4d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 8,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_CMP_GPR8_GPR8_3A cmp al, cl \r\nXED_IFORM_CMP_GPR8_GPR8_38 cmp al, cl \r\nXED_IFORM_CMP_OrAX_IMMz cmp ax, 1 XED_IFORM_CMP_GPRv_MEMv cmp rax, [rdi] \r\nXED_IFORM_CMP_GPRv_IMMb cmp rax, 1 \r\nXED_IFORM_CMP_GPRv_IMMz cmp rax, 1 XED_IFORM_CMP_GPRv_GPRv_39 cmp rax, rcx \r\nXED_IFORM_CMP_GPRv_GPRv_3B cmp rax, rcx \r\nXED_IFORM_CMPXCHG_MEMb_GPR8 cmpxchg [rdi], al XED_IFORM_CMPXCHG_MEMv_GPRv cmpxchg [rdi], rax XED_IFORM_CMPXCHG_GPR8_GPR8 cmpxchg al, cl XED_IFORM_CMPXCHG_GPRv_GPRv cmpxchg rax, rcx \r\nXED_IFORM_CMPXCHG16B_MEMdq cmpxchg16b [rdi] XED_IFORM_CMPXCHG8B_MEMq cmpxchg8b [rdi] XED_IFORM_CPUID cpuid XED_IFORM_CQO cqo \r\nXED_IFORM_CVTPD2PI_MMXq_MEMpd cvtpd2pi mmx0, [rdi] XED_IFORM_CVTPD2PI_MMXq_XMMpd cvtpd2pi mmx0, xmm1 XED_IFORM_CVTPI2PD_XMMpd_MEMq cvtpi2pd xmm1, [rdi] XED_IFORM_CVTPI2PD_XMMpd_MMXq cvtpi2pd xmm1, mmx0 XED_IFORM_CVTPI2PS_XMMq_MEMq cvtpi2ps xmm1, [rdi] XED_IFORM_CVTPI2PS_XMMq_MMXq cvtpi2ps xmm1, mmx0 \r\nXED_IFORM_CVTPS2PI_MMXq_MEMq cvtps2pi mmx0, [rdi] \r\nXED_IFORM_CVTPS2PI_MMXq_XMMq cvtps2pi mmx0, xmm1 \r\nXED_IFORM_CVTSD2SI_GPR32d_MEMsd cvtsd2si eax, [rdi] XED_IFORM_CVTSD2SI_GPR64q_MEMsd cvtsd2si rax, [rdi] XED_IFORM_CVTSS2SI_GPR32d_MEMss cvtss2si eax, [rdi] XED_IFORM_CVTSS2SI_GPR64q_MEMss cvtss2si rax, [rdi] XED_IFORM_CVTTPD2PI_MMXq_MEMpd cvttpd2pi mmx0, [rdi] XED_IFORM_CVTTPD2PI_MMXq_XMMpd cvttpd2pi mmx0, xmm1 XED_IFORM_CVTTPS2PI_MMXq_MEMq cvttps2pi mmx0, [rdi] XED_IFORM_CVTTPS2PI_MMXq_XMMq cvttps2pi mmx0, xmm1 \r\nXED_IFORM_CVTTSD2SI_GPR32d_MEMsd cvttsd2si eax, [rdi] XED_IFORM_CVTTSD2SI_GPR64q_MEMsd cvttsd2si rax, [rdi] XED_IFORM_CVTTSS2SI_GPR32d_MEMss cvttss2si eax, [rdi] XED_IFORM_CVTTSS2SI_GPR64q_MEMss cvttss2si rax, [rdi] XED_IFORM_CWDE cwde XED_IFORM_CBW data16 cbw \r\nXED_IFORM_CWD data16 cwd \r\nXED_IFORM_INSW data16 insw XED_IFORM_PUSHF data16 pushf \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/7f2fdf7e-d41a-4ad1-a152-680360812c4d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7fd0681c9fe3a877fe2dc29f502308ad7418442816265e9d30e5b5c6a468aa78",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 489
      },
      {
        "segments": [
          {
            "segment_id": "fbfda001-40f1-4ed8-8187-1d9e91391a2b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 9,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_DEC_MEMb dec [rdi] \r\nXED_IFORM_DEC_MEMv dec [rdi] XED_IFORM_DEC_GPR8 dec al XED_IFORM_DEC_GPRv_FFr1 dec rax XED_IFORM_DEC_GPRv_48 dec rax XED_IFORM_DIV_GPRv div rax XED_IFORM_EMMS emms \r\nXED_IFORM_ENTER_IMMw_IMMb enter 1, 1 \r\nXED_IFORM_F2XM1_ST0 f2xm1 st0 \r\nXED_IFORM_FABS_ST0 fabs st0 \r\nXED_IFORM_FADD_ST0_MEMm64real fadd st0, [rdi] XED_IFORM_FADD_ST0_MEMmem32real fadd st0, [rdi] \r\nXED_IFORM_FADDP_X87_ST0 faddp st1, st0 XED_IFORM_FADD_ST0_X87 faddp st1, st0 XED_IFORM_FADD_X87_ST0 faddp st1, st0 XED_IFORM_FBSTP_MEMmem80dec_ST0 fbstp ptr [rdi], st0 \r\nXED_IFORM_FCHS_ST0 fchs st0 XED_IFORM_FCOM_ST0_MEMmem32real fcom st0, [rdi] \r\nXED_IFORM_FCOM_ST0_MEMm64real fcom st0, [rdi] XED_IFORM_FCOM_ST0_X87 fcom st0, st1 \r\nXED_IFORM_FCOM_ST0_X87_DCD0 fcom st0, st1 XED_IFORM_FCOMP_ST0_MEMmem32real fcomp st0, [rdi] XED_IFORM_FCOMP_ST0_MEMm64real fcomp st0, [rdi] XED_IFORM_FCOMP_ST0_X87_DCD1 fcomp st0, st1 XED_IFORM_FCOMP_ST0_X87_DED0 fcomp st0, st1 XED_IFORM_FCOMP_ST0_X87 fcomp st0, st1 XED_IFORM_FCOMPP_ST0_ST1 fcompp st0, st1 \r\nXED_IFORM_FCOS_ST0 fcos st0 \r\nXED_IFORM_FDECSTP fdecstp \r\nXED_IFORM_FDIV_ST0_MEMmem32real fdiv st0, [rdi] XED_IFORM_FDIV_ST0_MEMm64real fdiv st0, [rdi] XED_IFORM_FDIV_ST0_X87 fdivp st1, st0 XED_IFORM_FDIVP_X87_ST0 fdivp st1, st0 \r\nXED_IFORM_FDIV_X87_ST0 fdivp st1, st0 XED_IFORM_FDIVR_ST0_MEMm64real fdivr st0, [rdi] XED_IFORM_FDIVR_ST0_MEMmem32real fdivr st0, [rdi] XED_IFORM_FDIVR_ST0_X87 fdivrp st1, st0 XED_IFORM_FDIVRP_X87_ST0 fdivrp st1, st0 \r\nXED_IFORM_FDIVR_X87_ST0 fdivrp st1, st0 XED_IFORM_FIADD_ST0_MEMmem16int fiadd st0, [rdi] XED_IFORM_FIADD_ST0_MEMmem32int fiadd st0, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/fbfda001-40f1-4ed8-8187-1d9e91391a2b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=266b11a314a4343e72b25e65a71221f3817f29c89d9c9842008021e37e70b928",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f2815a63-acca-408a-ab9d-b1e73a54503b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 10,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_FICOM_ST0_MEMmem16int ficom st0, [rdi] \r\nXED_IFORM_FICOM_ST0_MEMmem32int ficom st0, [rdi] XED_IFORM_FICOMP_ST0_MEMmem32int ficomp st0, [rdi] \r\nXED_IFORM_FICOMP_ST0_MEMmem16int ficomp st0, [rdi] \r\nXED_IFORM_FIDIV_ST0_MEMmem16int fidiv st0, [rdi] \r\nXED_IFORM_FIDIV_ST0_MEMmem32int fidiv st0, [rdi] \r\nXED_IFORM_FIDIVR_ST0_MEMmem16int fidivr st0, [rdi] XED_IFORM_FIDIVR_ST0_MEMmem32int fidivr st0, [rdi] XED_IFORM_FILD_ST0_MEMmem32int fild st0, [rdi] XED_IFORM_FILD_ST0_MEMm64int fild st0, [rdi] \r\nXED_IFORM_FILD_ST0_MEMmem16int fild st0, [rdi] XED_IFORM_FIMUL_ST0_MEMmem16int fimul st0, [rdi] \r\nXED_IFORM_FIMUL_ST0_MEMmem32int fimul st0, [rdi] \r\nXED_IFORM_FINCSTP fincstp \r\nXED_IFORM_FIST_MEMmem16int_ST0 fist [rdi], st0 XED_IFORM_FIST_MEMmem32int_ST0 fist [rdi], st0 XED_IFORM_FISTP_MEMm64int_ST0 fistp [rdi], st0 XED_IFORM_FISTP_MEMmem16int_ST0 fistp [rdi], st0 \r\nXED_IFORM_FISTP_MEMmem32int_ST0 fistp [rdi], st0 \r\nXED_IFORM_FISTTP_MEMmem32int_ST0 fisttp [rdi], st0 XED_IFORM_FISTTP_MEMmem16int_ST0 fisttp [rdi], st0 XED_IFORM_FISTTP_MEMm64int_ST0 fisttp [rdi], st0 \r\nXED_IFORM_FISUB_ST0_MEMmem16int fisub st0, [rdi] XED_IFORM_FISUB_ST0_MEMmem32int fisub st0, [rdi] XED_IFORM_FISUBR_ST0_MEMmem32int fisubr st0, [rdi] \r\nXED_IFORM_FISUBR_ST0_MEMmem16int fisubr st0, [rdi] \r\nXED_IFORM_FLD_ST0_MEMmem32real fld st0, [rdi] \r\nXED_IFORM_FLD_ST0_MEMm64real fld st0, [rdi] XED_IFORM_FLD_ST0_MEMmem80real fld st0, [rdi] XED_IFORM_FLD1_ST0 fld1 st0 XED_IFORM_FLDCW_MEMmem16 fldcw [rdi] XED_IFORM_FLDENV_MEMmem28 fldenv ptr [rdi] XED_IFORM_FLDENV_MEMmem14 fldenv ptr [rdi] XED_IFORM_FLDL2E_ST0 fldl2e st0 XED_IFORM_FLDL2T_ST0 fldl2t st0 XED_IFORM_FLDLG2_ST0 fldlg2 st0 XED_IFORM_FLDLN2_ST0 fldln2 st0 XED_IFORM_FLDPI_ST0 fldpi st0 XED_IFORM_FLDZ_ST0 fldz st0 XED_IFORM_FMUL_ST0_MEMm64real fmul st0, [rdi] XED_IFORM_FMUL_ST0_MEMmem32real fmul st0, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/f2815a63-acca-408a-ab9d-b1e73a54503b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8438a09c7c410b4ad4ca55e73e72bc022c652543620b05a055c9d4fb6acb84b0",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "9d55c94a-d64a-4beb-bb5e-b63995bda408",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 11,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_FMULP_X87_ST0 fmulp st1, st0 \r\nXED_IFORM_FMUL_X87_ST0 fmulp st1, st0 XED_IFORM_FMUL_ST0_X87 fmulp st1, st0 XED_IFORM_FNCLEX fnclex XED_IFORM_FNINIT fninit XED_IFORM_FNOP fnop XED_IFORM_FNSTCW_MEMmem16 fnstcw [rdi] XED_IFORM_FNSTENV_MEMmem28 fnstenv ptr [rdi] 1XED_IFORM_FNSTENV_MEMmem14 fnstenv ptr [rdi] 1XED_IFORM_FNSTSW_MEMmem16 fnstsw [rdi] XED_IFORM_FNSTSW_AX fnstsw ax XED_IFORM_FPATAN_ST0_ST1 fpatan st0, st1 1\r\nXED_IFORM_FPREM_ST0_ST1 fprem st0, st1 XED_IFORM_FPREM1_ST0_ST1 fprem1 st0, st1 XED_IFORM_FPTAN_ST0_ST1 fptan st0, st1 1XED_IFORM_FRNDINT_ST0 frndint st0 XED_IFORM_FSCALE_ST0_ST1 fscale st0, st1 \r\nXED_IFORM_FSIN_ST0 fsin st0 \r\nXED_IFORM_FSINCOS_ST0_ST1 fsincos st0, st1 1\r\nXED_IFORM_FSQRT_ST0 fsqrt st0 XED_IFORM_FSTP_MEMmem80real_ST0 fstp [rdi], st0 XED_IFORM_FSTP_MEMmem32real_ST0 fstp [rdi], st0 XED_IFORM_FSTP_MEMm64real_ST0 fstp [rdi], st0 XED_IFORM_FSUB_ST0_MEMmem32real fsub st0, [rdi] \r\nXED_IFORM_FSUB_ST0_MEMm64real fsub st0, [rdi] XED_IFORM_FSUB_X87_ST0 fsubp st1, st0 XED_IFORM_FSUBP_X87_ST0 fsubp st1, st0 XED_IFORM_FSUB_ST0_X87 fsubp st1, st0 XED_IFORM_FSUBR_ST0_MEMm64real fsubr st0, [rdi] XED_IFORM_FSUBR_ST0_MEMmem32real fsubr st0, [rdi] XED_IFORM_FSUBR_X87_ST0 fsubrp st1, st0 XED_IFORM_FSUBR_ST0_X87 fsubrp st1, st0 XED_IFORM_FSUBRP_X87_ST0 fsubrp st1, st0 XED_IFORM_FTST_ST0 ftst st0 XED_IFORM_FUCOM_ST0_X87 fucom st0, st1 XED_IFORM_FUCOMP_ST0_X87 fucomp st0, st1 \r\nXED_IFORM_FUCOMPP_ST0_ST1 fucompp st0, st1 XED_IFORM_FWAIT fwait XED_IFORM_FXAM_ST0 fxam st0 XED_IFORM_FXCH_ST0_X87_DDC1 fxch st0, st1 XED_IFORM_FXCH_ST0_X87 fxch st0, st1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/9d55c94a-d64a-4beb-bb5e-b63995bda408.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4e6393c0b64789d8a421d28962a25c91b3970c5380397aac9a050173fd7474df",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 479
      },
      {
        "segments": [
          {
            "segment_id": "7df4e4b5-79b8-443f-b04c-2e6f94e76ea1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 12,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_FXCH_ST0_X87_DFC1 fxch st0, st1 \r\nXED_IFORM_FXRSTOR_MEMmfpxenv fxrstor ptr [rdi] \r\nXED_IFORM_FXRSTOR64_MEMmfpxenv fxrstor64 ptr [rdi] \r\nXED_IFORM_FXTRACT_ST0_ST1 fxtract st0, st1 XED_IFORM_FYL2X_ST0_ST1 fyl2x st0, st1 XED_IFORM_FYL2XP1_ST0_ST1 fyl2xp1 st0, st1 XED_IFORM_IDIV_MEMv idiv [rdi] XED_IFORM_IDIV_MEMb idiv [rdi] \r\nXED_IFORM_IDIV_GPRv idiv rax 1XED_IFORM_IMUL_MEMv imul [rdi] XED_IFORM_IMUL_MEMb imul [rdi] XED_IFORM_IMUL_GPR8 imul al XED_IFORM_IMUL_GPRv imul rax XED_IFORM_IMUL_GPRv_MEMv imul rax, [rdi] XED_IFORM_IMUL_GPRv_MEMv_IMMb imul rax, [rdi], 1 XED_IFORM_IMUL_GPRv_MEMv_IMMz imul rax, [rdi], 1 XED_IFORM_IMUL_GPRv_GPRv imul rax, rcx XED_IFORM_IMUL_GPRv_GPRv_IMMz imul rax, rcx, 1 \r\nXED_IFORM_IMUL_GPRv_GPRv_IMMb imul rax, rcx, 1 XED_IFORM_INC_MEMv inc [rdi] XED_IFORM_INC_MEMb inc [rdi] \r\nXED_IFORM_INC_GPR8 inc al XED_IFORM_INC_GPRv_FFr0 inc rax XED_IFORM_INC_GPRv_40 inc rax XED_IFORM_INSB insb \r\nXED_IFORM_INSD insd XED_IFORM_JB_RELBRd jb 0xc \r\nXED_IFORM_JB_RELBRz jb 0xc XED_IFORM_JB_RELBRb jb 0xc XED_IFORM_JBE_RELBRz jbe 0xc \r\nXED_IFORM_JBE_RELBRd jbe 0xc XED_IFORM_JBE_RELBRb jbe 0xc XED_IFORM_JL_RELBRz jl 0xc \r\nXED_IFORM_JL_RELBRd jl 0xc XED_IFORM_JL_RELBRb jl 0xc XED_IFORM_JLE_RELBRb jle 0xc \r\nXED_IFORM_JLE_RELBRd jle 0xc XED_IFORM_JLE_RELBRz jle 0xc XED_IFORM_JMP_MEMv jmp [rdi] \r\nXED_IFORM_JMP_FAR_MEMp2 jmp [rdi] XED_IFORM_JMP_RELBRz jmp 0xc \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/7df4e4b5-79b8-443f-b04c-2e6f94e76ea1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e772ddd670e76f27ed52709d6123ff9c223c13c1cc97d0f7f10b36b9a70c9008",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "0851c10a-d640-479c-8852-95c98d3b89ea",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 13,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_JMP_RELBRb jmp 0xc \r\nXED_IFORM_JMP_RELBRd jmp 0xc XED_IFORM_JMP_GPRv jmp rax \r\nXED_IFORM_JNB_RELBRb jnb 0xc \r\nXED_IFORM_JNB_RELBRz jnb 0xc XED_IFORM_JNB_RELBRd jnb 0xc XED_IFORM_JNBE_RELBRd jnbe 0xc \r\nXED_IFORM_JNBE_RELBRz jnbe 0xc XED_IFORM_JNBE_RELBRb jnbe 0xc XED_IFORM_JNL_RELBRz jnl 0xc \r\nXED_IFORM_JNL_RELBRd jnl 0xc XED_IFORM_JNL_RELBRb jnl 0xc XED_IFORM_JNLE_RELBRd jnle 0xc \r\nXED_IFORM_JNLE_RELBRz jnle 0xc XED_IFORM_JNLE_RELBRb jnle 0xc XED_IFORM_JNO_RELBRd jno 0xc \r\nXED_IFORM_JNO_RELBRz jno 0xc XED_IFORM_JNO_RELBRb jno 0xc XED_IFORM_JNP_RELBRb jnp 0xc XED_IFORM_JNP_RELBRd jnp 0xc XED_IFORM_JNP_RELBRz jnp 0xc XED_IFORM_JNS_RELBRd jns 0xc \r\nXED_IFORM_JNS_RELBRz jns 0xc XED_IFORM_JNS_RELBRb jns 0xc XED_IFORM_JNZ_RELBRb jnz 0xc XED_IFORM_JNZ_RELBRz jnz 0xc XED_IFORM_JNZ_RELBRd jnz 0xc XED_IFORM_JO_RELBRd jo 0xc XED_IFORM_JO_RELBRz jo 0xc XED_IFORM_JO_RELBRb jo 0xc XED_IFORM_JP_RELBRb jp 0xc XED_IFORM_JP_RELBRd jp 0xc XED_IFORM_JP_RELBRz jp 0xc XED_IFORM_JRCXZ_RELBRb jrcxz 0xc \r\nXED_IFORM_JS_RELBRz js 0xc \r\nXED_IFORM_JS_RELBRb js 0xc XED_IFORM_JS_RELBRd js 0xc XED_IFORM_JZ_RELBRz jz 0xc \r\nXED_IFORM_JZ_RELBRb jz 0xc XED_IFORM_JZ_RELBRd jz 0xc XED_IFORM_KADDB_MASKmskw_MASKmskw_MASKmskw_AVX512 kaddb k1, k1, k1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/0851c10a-d640-479c-8852-95c98d3b89ea.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e339ef028aa339784ba768619e7aa1d21182b3feede55f00fcba63f89f515f31",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f6b39f34-5fa7-4edb-8106-ec7ba76b116d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 14,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_KADDD_MASKmskw_MASKmskw_MASKmskw_AVX512 kaddd k1, k1, k1 \r\nXED_IFORM_KADDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 kaddq k1, k1, k1 \r\nXED_IFORM_KADDW_MASKmskw_MASKmskw_MASKmskw_AVX512 kaddw k1, k1, k1 XED_IFORM_KANDB_MASKmskw_MASKmskw_MASKmskw_AVX512 kandb k1, k1, k1 XED_IFORM_KANDD_MASKmskw_MASKmskw_MASKmskw_AVX512 kandd k1, k1, k1 XED_IFORM_KANDNB_MASKmskw_MASKmskw_MASKmskw_AVX512 kandnb k1, k1, k1 XED_IFORM_KANDND_MASKmskw_MASKmskw_MASKmskw_AVX512 kandnd k1, k1, k1 \r\nXED_IFORM_KANDNQ_MASKmskw_MASKmskw_MASKmskw_AVX512 kandnq k1, k1, k1 XED_IFORM_KANDNW_MASKmskw_MASKmskw_MASKmskw_AVX512 kandnw k1, k1, k1 XED_IFORM_KANDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 kandq k1, k1, k1 XED_IFORM_KANDW_MASKmskw_MASKmskw_MASKmskw_AVX512 kandw k1, k1, k1 XED_IFORM_KMOVB_MEMu8_MASKmskw_AVX512 kmovb [rdi], k1 \r\nXED_IFORM_KMOVB_GPR32u32_MASKmskw_AVX512 kmovb eax, k1 XED_IFORM_KMOVB_MASKmskw_MEMu8_AVX512 kmovb k1, [rdi] \r\nXED_IFORM_KMOVB_MASKmskw_GPR32u32_AVX512 kmovb k1, eax XED_IFORM_KMOVB_MASKmskw_MASKu8_AVX512 kmovb k1, k1 \r\nXED_IFORM_KMOVD_MEMu32_MASKmskw_AVX512 kmovd [rdi], k1 \r\nXED_IFORM_KMOVD_GPR32u32_MASKmskw_AVX512 kmovd eax, k1 XED_IFORM_KMOVD_MASKmskw_MEMu32_AVX512 kmovd k1, [rdi] \r\nXED_IFORM_KMOVD_MASKmskw_GPR32u32_AVX512 kmovd k1, eax XED_IFORM_KMOVD_MASKmskw_MASKu32_AVX512 kmovd k1, k1 XED_IFORM_KMOVQ_MEMu64_MASKmskw_AVX512 kmovq [rdi], k1 XED_IFORM_KMOVQ_MASKmskw_MEMu64_AVX512 kmovq k1, [rdi] XED_IFORM_KMOVQ_MASKmskw_MASKu64_AVX512 kmovq k1, k1 XED_IFORM_KMOVQ_MASKmskw_GPR64u64_AVX512 kmovq k1, rax XED_IFORM_KMOVQ_GPR64u64_MASKmskw_AVX512 kmovq rax, k1 XED_IFORM_KMOVW_MEMu16_MASKmskw_AVX512 kmovw [rdi], k1 XED_IFORM_KMOVW_GPR32u32_MASKmskw_AVX512 kmovw eax, k1 XED_IFORM_KMOVW_MASKmskw_MEMu16_AVX512 kmovw k1, [rdi] XED_IFORM_KMOVW_MASKmskw_GPR32u32_AVX512 kmovw k1, eax XED_IFORM_KMOVW_MASKmskw_MASKu16_AVX512 kmovw k1, k1 XED_IFORM_KNOTB_MASKmskw_MASKmskw_AVX512 knotb k1, k1 \r\nXED_IFORM_KNOTD_MASKmskw_MASKmskw_AVX512 knotd k1, k1 XED_IFORM_KNOTQ_MASKmskw_MASKmskw_AVX512 knotq k1, k1 XED_IFORM_KNOTW_MASKmskw_MASKmskw_AVX512 knotw k1, k1 XED_IFORM_KORB_MASKmskw_MASKmskw_MASKmskw_AVX512 korb k1, k1, k1 \r\nXED_IFORM_KORD_MASKmskw_MASKmskw_MASKmskw_AVX512 kord k1, k1, k1 XED_IFORM_KORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 korq k1, k1, k1 \r\nXED_IFORM_KORTESTB_MASKmskw_MASKmskw_AVX512 kortestb k1, k1 \r\nXED_IFORM_KORTESTD_MASKmskw_MASKmskw_AVX512 kortestd k1, k1 XED_IFORM_KORTESTQ_MASKmskw_MASKmskw_AVX512 kortestq k1, k1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/f6b39f34-5fa7-4edb-8106-ec7ba76b116d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=faf96d1d1d102660af3d6d4959218ac22ad70aa25d64bfd3af30c3a95210f22d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 464
      },
      {
        "segments": [
          {
            "segment_id": "becd0479-93ac-4be9-8012-8b8b0347dc15",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 15,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_KORTESTW_MASKmskw_MASKmskw_AVX512 kortestw k1, k1 \r\nXED_IFORM_KORW_MASKmskw_MASKmskw_MASKmskw_AVX512 korw k1, k1, k1 \r\nXED_IFORM_KSHIFTLB_MASKmskw_MASKmskw_IMM8_AVX512 kshiftlb k1, k1, 1 \r\nXED_IFORM_KSHIFTLD_MASKmskw_MASKmskw_IMM8_AVX512 kshiftld k1, k1, 1 XED_IFORM_KSHIFTLQ_MASKmskw_MASKmskw_IMM8_AVX512 kshiftlq k1, k1, 1 XED_IFORM_KSHIFTLW_MASKmskw_MASKmskw_IMM8_AVX512 kshiftlw k1, k1, 1 XED_IFORM_KSHIFTRB_MASKmskw_MASKmskw_IMM8_AVX512 kshiftrb k1, k1, 1 \r\nXED_IFORM_KSHIFTRD_MASKmskw_MASKmskw_IMM8_AVX512 kshiftrd k1, k1, 1 XED_IFORM_KSHIFTRQ_MASKmskw_MASKmskw_IMM8_AVX512 kshiftrq k1, k1, 1 XED_IFORM_KSHIFTRW_MASKmskw_MASKmskw_IMM8_AVX512 kshiftrw k1, k1, 1 XED_IFORM_KTESTB_MASKmskw_MASKmskw_AVX512 ktestb k1, k1 XED_IFORM_KTESTD_MASKmskw_MASKmskw_AVX512 ktestd k1, k1 XED_IFORM_KTESTQ_MASKmskw_MASKmskw_AVX512 ktestq k1, k1 XED_IFORM_KTESTW_MASKmskw_MASKmskw_AVX512 ktestw k1, k1 \r\nXED_IFORM_KUNPCKBW_MASKmskw_MASKmskw_MASKmskw_AVX512 kunpckbw k1, k1, k1 \r\nXED_IFORM_KUNPCKDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 kunpckdq k1, k1, k1 XED_IFORM_KUNPCKWD_MASKmskw_MASKmskw_MASKmskw_AVX512 kunpckwd k1, k1, k1 \r\nXED_IFORM_KXNORB_MASKmskw_MASKmskw_MASKmskw_AVX512 kxnorb k1, k1, k1 XED_IFORM_KXNORD_MASKmskw_MASKmskw_MASKmskw_AVX512 kxnord k1, k1, k1 \r\nXED_IFORM_KXNORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 kxnorq k1, k1, k1 XED_IFORM_KXNORW_MASKmskw_MASKmskw_MASKmskw_AVX512 kxnorw k1, k1, k1 \r\nXED_IFORM_KXORB_MASKmskw_MASKmskw_MASKmskw_AVX512 kxorb k1, k1, k1 XED_IFORM_KXORD_MASKmskw_MASKmskw_MASKmskw_AVX512 kxord k1, k1, k1 XED_IFORM_KXORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 kxorq k1, k1, k1 XED_IFORM_KXORW_MASKmskw_MASKmskw_MASKmskw_AVX512 kxorw k1, k1, k1 XED_IFORM_LAHF lahf \r\nXED_IFORM_LAR_GPRv_MEMw lar rax, [rdi] \r\nXED_IFORM_LAR_GPRv_GPRv lar rax, rcx XED_IFORM_LEA_GPRv_AGEN lea rax, ptr [rdi] \r\nXED_IFORM_LEAVE leave XED_IFORM_LFENCE lfence XED_IFORM_ADC_LOCK_MEMb_GPR8 lock : adc [rdi], al \r\nXED_IFORM_ADC_LOCK_MEMv_GPRv lock adc [rdi], rax \r\nXED_IFORM_ADD_LOCK_MEMv_IMMz lock add [rdi], 1 \r\nXED_IFORM_ADD_LOCK_MEMv_IMMb lock add [rdi], 1 \r\nXED_IFORM_ADD_LOCK_MEMb_IMMb_80r0 lock add [rdi], 1 \r\nXED_IFORM_ADD_LOCK_MEMb_IMMb_82r0 lock add [rdi], 1 XED_IFORM_ADD_LOCK_MEMb_GPR8 lock add [rdi], al \r\nXED_IFORM_ADD_LOCK_MEMv_GPRv lock add [rdi], rax XED_IFORM_AND_LOCK_MEMb_IMMb_80r4 lock and [rdi], 1 \r\nXED_IFORM_AND_LOCK_MEMb_IMMb_82r4 lock and [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/becd0479-93ac-4be9-8012-8b8b0347dc15.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d575dee2b8e77123bc70efd14ee3698a757fa7f12430c99bfa31f19fad9379b6",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d34fc692-e5b8-4782-a8c2-48ed7001dcad",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 16,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_AND_LOCK_MEMv_IMMb lock and [rdi], 1 \r\nXED_IFORM_AND_LOCK_MEMv_IMMz lock and [rdi], 1 \r\nXED_IFORM_AND_LOCK_MEMb_GPR8 lock and [rdi], al XED_IFORM_AND_LOCK_MEMv_GPRv lock and [rdi], rax \r\nXED_IFORM_BTC_LOCK_MEMv_IMMb lock btc [rdi], 1 XED_IFORM_BTR_LOCK_MEMv_IMMb lock btr [rdi], 1 \r\nXED_IFORM_BTS_LOCK_MEMv_IMMb lock bts [rdi], 1 \r\nXED_IFORM_CMPXCHG_LOCK_MEMb_GPR8 lock cmpxchg [rdi], al XED_IFORM_CMPXCHG_LOCK_MEMv_GPRv lock cmpxchg [rdi], rax XED_IFORM_CMPXCHG16B_LOCK_MEMdq lock cmpxchg16b [rdi] \r\nXED_IFORM_CMPXCHG8B_LOCK_MEMq lock cmpxchg8b [rdi] \r\nXED_IFORM_DEC_LOCK_MEMb lock dec [rdi] XED_IFORM_DEC_LOCK_MEMv lock dec [rdi] XED_IFORM_INC_LOCK_MEMv lock inc [rdi] XED_IFORM_INC_LOCK_MEMb lock inc [rdi] XED_IFORM_NEG_LOCK_MEMv lock neg [rdi] XED_IFORM_NEG_LOCK_MEMb lock neg [rdi] XED_IFORM_NOT_LOCK_MEMb lock not [rdi] XED_IFORM_NOT_LOCK_MEMv lock not [rdi] XED_IFORM_OR_LOCK_MEMv_IMMb lock or [rdi], 1 \r\nXED_IFORM_OR_LOCK_MEMv_IMMz lock or [rdi], 1 XED_IFORM_OR_LOCK_MEMb_IMMb_82r1 lock or [rdi], 1 \r\nXED_IFORM_OR_LOCK_MEMb_IMMb_80r1 lock or [rdi], 1 \r\nXED_IFORM_OR_LOCK_MEMb_GPR8 lock or [rdi], al XED_IFORM_OR_LOCK_MEMv_GPRv lock or [rdi], rax XED_IFORM_SBB_LOCK_MEMb_GPR8 lock sbb [rdi], al XED_IFORM_SBB_LOCK_MEMv_GPRv lock sbb [rdi], rax \r\nXED_IFORM_SUB_LOCK_MEMb_IMMb_80r5 lock sub [rdi], 1 \r\nXED_IFORM_SUB_LOCK_MEMv_IMMz lock sub [rdi], 1 XED_IFORM_SUB_LOCK_MEMv_IMMb lock sub [rdi], 1 \r\nXED_IFORM_SUB_LOCK_MEMb_IMMb_82r5 lock sub [rdi], 1 \r\nXED_IFORM_SUB_LOCK_MEMb_GPR8 lock sub [rdi], al XED_IFORM_SUB_LOCK_MEMv_GPRv lock sub [rdi], rax XED_IFORM_XADD_LOCK_MEMb_GPR8 lock xadd [rdi], al XED_IFORM_XADD_LOCK_MEMv_GPRv lock xadd [rdi], rax \r\nXED_IFORM_XOR_LOCK_MEMb_IMMb_80r6 lock xor [rdi], 1 \r\nXED_IFORM_XOR_LOCK_MEMv_IMMb lock xor [rdi], 1 \r\nXED_IFORM_XOR_LOCK_MEMv_IMMz lock xor [rdi], 1 \r\nXED_IFORM_XOR_LOCK_MEMb_IMMb_82r6 lock xor [rdi], 1 \r\nXED_IFORM_XOR_LOCK_MEMb_GPR8 lock xor [rdi], al XED_IFORM_XOR_LOCK_MEMv_GPRv lock xor [rdi], rax \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/d34fc692-e5b8-4782-a8c2-48ed7001dcad.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=32c1b2006ea55c64a23c6f91aab4aca70581bde660bee8e02b246757278ff519",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 401
      },
      {
        "segments": [
          {
            "segment_id": "991451ea-ae86-4006-9b5b-5a74bfc39eda",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 17,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_LOOP_RELBRb loop 0xc \r\nXED_IFORM_LOOPE_RELBRb loope 0xc XED_IFORM_LOOPNE_RELBRb loopne 0xc \r\nXED_IFORM_LSL_GPRv_MEMw lsl rax, [rdi] XED_IFORM_LZCNT_GPRv_MEMv lzcnt rax, [rdi] XED_IFORM_LZCNT_GPRv_GPRv lzcnt rax, rcx XED_IFORM_MASKMOVQ_MMXq_MMXq maskmovq mmx0, mmx0 XED_IFORM_MOV_MEMb_IMMb mov [rdi], 1 XED_IFORM_MOV_MEMv_IMMz mov [rdi], 1 XED_IFORM_MOV_MEMb_AL mov [rdi], al \r\nXED_IFORM_MOV_MEMb_GPR8 mov [rdi], al XED_IFORM_MOV_MEMv_OrAX mov [rdi], ax XED_IFORM_MOV_MEMv_GPRv mov [rdi], rax XED_IFORM_MOV_AL_MEMb mov al, [rdi] \r\nXED_IFORM_MOV_GPR8_MEMb mov al, [rdi] XED_IFORM_MOV_GPR8_IMMb_D0 mov al, 1 XED_IFORM_MOV_GPR8_IMMb_C6r0 mov al, 1 XED_IFORM_MOV_GPR8_GPR8_88 mov al, cl XED_IFORM_MOV_GPR8_GPR8_8A mov al, cl XED_IFORM_MOV_OrAX_MEMv mov ax, [rdi] \r\nXED_IFORM_MOV_GPRv_MEMv mov rax, [rdi] \r\nXED_IFORM_MOV_GPRv_IMMz mov rax, 1 \r\nXED_IFORM_MOV_GPRv_IMMv mov rax, 1 \r\nXED_IFORM_MOV_GPRv_GPRv_8B mov rax, rcx \r\nXED_IFORM_MOV_GPRv_GPRv_89 mov rax, rcx \r\nXED_IFORM_MOVBE_MEMv_GPRv movbe [rdi], rax XED_IFORM_MOVBE_GPRv_MEMv movbe rax, [rdi] \r\nXED_IFORM_MOVD_MEMd_MMXd movd [rdi], mmx0 XED_IFORM_MOVD_GPR32_MMXd movd eax, mmx0 XED_IFORM_MOVD_MMXq_MEMd movd mmx0, [rdi] XED_IFORM_MOVD_MMXq_GPR32 movd mmx0, eax XED_IFORM_MOVDQ2Q_MMXq_XMMq movdq2q mmx0, xmm1 XED_IFORM_MOVNTI_MEMd_GPR32 movnti [rdi], eax XED_IFORM_MOVNTI_MEMq_GPR64 movnti [rdi], rax XED_IFORM_MOVNTQ_MEMq_MMXq movntq [rdi], mmx0 \r\nXED_IFORM_MOVQ_MEMq_MMXq_0F7F movq [rdi], mmx0 XED_IFORM_MOVQ_MEMq_MMXq_0F7E movq [rdi], mmx0 XED_IFORM_MOVQ_MMXq_MEMq_0F6F movq mmx0, [rdi] XED_IFORM_MOVQ_MMXq_MEMq_0F6E movq mmx0, [rdi] \r\nXED_IFORM_MOVQ_MMXq_MMXq_0F7F movq mmx0, mmx0 XED_IFORM_MOVQ_MMXq_MMXq_0F6F movq mmx0, mmx0 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/991451ea-ae86-4006-9b5b-5a74bfc39eda.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1b5e2b2911af3ebed0686e4d3f589e5335e73b13a54d12b779d6c57fdd7c662a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "85736fa7-6744-4ad0-be68-24889ea52ab1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 18,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_MOVQ_MMXq_GPR64 movq mmx0, rax \r\nXED_IFORM_MOVQ_GPR64_MMXq movq rax, mmx0 \r\nXED_IFORM_MOVQ2DQ_XMMdq_MMXq movq2dq xmm1, mmx0 XED_IFORM_MOVSX_GPRv_MEMb movsx rax, [rdi] \r\nXED_IFORM_MOVSX_GPRv_MEMw movsx rax, [rdi] \r\nXED_IFORM_MOVSX_GPRv_GPR8 movsx rax, al XED_IFORM_MOVSX_GPRv_GPR16 movsx rax, ax XED_IFORM_MOVSXD_GPRv_MEMd movsxd rax, [rdi] XED_IFORM_MOVSXD_GPRv_GPR32 movsxd rax, eax XED_IFORM_MOVZX_GPRv_MEMb movzx rax, [rdi] \r\nXED_IFORM_MOVZX_GPRv_MEMw movzx rax, [rdi] \r\nXED_IFORM_MOVZX_GPRv_GPR8 movzx rax, al XED_IFORM_MOVZX_GPRv_GPR16 movzx rax, ax XED_IFORM_MUL_MEMv mul [rdi] XED_IFORM_MUL_MEMb mul [rdi] XED_IFORM_MUL_GPR8 mul al XED_IFORM_MUL_GPRv mul rax XED_IFORM_MULX_VGPR32d_VGPR32d_MEMd mulx eax, ecx, [rdi] XED_IFORM_MULX_VGPR32d_VGPR32d_VGPR32d mulx eax, ecx, edx XED_IFORM_MULX_VGPR64q_VGPR64q_MEMq mulx rax, rcx, [rdi] XED_IFORM_MULX_VGPR64q_VGPR64q_VGPR64q mulx rax, rcx, rdx XED_IFORM_MWAIT mwait \r\nXED_IFORM_NEG_MEMb neg [rdi] \r\nXED_IFORM_NEG_MEMv neg [rdi] \r\nXED_IFORM_NEG_GPR8 neg al \r\nXED_IFORM_NEG_GPRv neg rax XED_IFORM_NOP_90 nop \r\nXED_IFORM_NOT_MEMv not [rdi] XED_IFORM_NOT_MEMb not [rdi] XED_IFORM_NOT_GPR8 not al XED_IFORM_NOT_GPRv not rax XED_IFORM_OR_MEMv_IMMz or [rdi], 1 XED_IFORM_OR_MEMb_IMMb_80r1 or [rdi], 1 XED_IFORM_OR_MEMv_IMMb or [rdi], 1 \r\nXED_IFORM_OR_MEMb_IMMb_82r1 or [rdi], 1 XED_IFORM_OR_MEMb_GPR8 or [rdi], al XED_IFORM_OR_MEMv_GPRv or [rdi], rax XED_IFORM_OR_GPR8_MEMb or al, [rdi] \r\nXED_IFORM_OR_GPR8_IMMb_80r1 or al, 1 \r\nXED_IFORM_OR_GPR8_IMMb_82r1 or al, 1 \r\nXED_IFORM_OR_AL_IMMb or al, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/85736fa7-6744-4ad0-be68-24889ea52ab1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0a0119e4fb67b4a12b1d0c47e882edf94f1560291d7f114731ad2f1bf1bd92ec",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "7ff5cfac-8364-4a06-9ee3-e489a79b94f7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 19,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_OR_GPR8_GPR8_08 or al, cl \r\nXED_IFORM_OR_GPR8_GPR8_0A or al, cl \r\nXED_IFORM_OR_OrAX_IMMz or ax, 1 XED_IFORM_OR_GPRv_MEMv or rax, [rdi] \r\nXED_IFORM_OR_GPRv_IMMz or rax, 1 \r\nXED_IFORM_OR_GPRv_IMMb or rax, 1 \r\nXED_IFORM_OR_GPRv_GPRv_0B or rax, rcx \r\nXED_IFORM_OR_GPRv_GPRv_09 or rax, rcx \r\nXED_IFORM_PABSB_MMXq_MEMq pabsb mmx0, [rdi] \r\nXED_IFORM_PABSB_MMXq_MMXq pabsb mmx0, mmx0 XED_IFORM_PABSD_MMXq_MEMq pabsd mmx0, [rdi] XED_IFORM_PABSD_MMXq_MMXq pabsd mmx0, mmx0 XED_IFORM_PABSW_MMXq_MEMq pabsw mmx0, [rdi] \r\nXED_IFORM_PABSW_MMXq_MMXq pabsw mmx0, mmx0 \r\nXED_IFORM_PACKSSDW_MMXq_MEMq packssdw mmx0, [rdi] XED_IFORM_PACKSSDW_MMXq_MMXq packssdw mmx0, mmx0 XED_IFORM_PACKSSWB_MMXq_MEMq packsswb mmx0, [rdi] \r\nXED_IFORM_PACKSSWB_MMXq_MMXq packsswb mmx0, mmx0 XED_IFORM_PACKUSWB_MMXq_MEMq packuswb mmx0, [rdi] XED_IFORM_PACKUSWB_MMXq_MMXq packuswb mmx0, mmx0 \r\nXED_IFORM_PADDB_MMXq_MEMq paddb mmx0, [rdi] XED_IFORM_PADDB_MMXq_MMXq paddb mmx0, mmx0 \r\nXED_IFORM_PADDD_MMXq_MEMq paddd mmx0, [rdi] XED_IFORM_PADDD_MMXq_MMXq paddd mmx0, mmx0 \r\nXED_IFORM_PADDQ_MMXq_MEMq paddq mmx0, [rdi] \r\nXED_IFORM_PADDQ_MMXq_MMXq paddq mmx0, mmx0 \r\nXED_IFORM_PADDSB_MMXq_MEMq paddsb mmx0, [rdi] \r\nXED_IFORM_PADDSB_MMXq_MMXq paddsb mmx0, mmx0 XED_IFORM_PADDSW_MMXq_MEMq paddsw mmx0, [rdi] \r\nXED_IFORM_PADDSW_MMXq_MMXq paddsw mmx0, mmx0 XED_IFORM_PADDUSB_MMXq_MEMq paddusb mmx0, [rdi] XED_IFORM_PADDUSB_MMXq_MMXq paddusb mmx0, mmx0 XED_IFORM_PADDUSW_MMXq_MEMq paddusw mmx0, [rdi] XED_IFORM_PADDUSW_MMXq_MMXq paddusw mmx0, mmx0 \r\nXED_IFORM_PADDW_MMXq_MEMq paddw mmx0, [rdi] XED_IFORM_PADDW_MMXq_MMXq paddw mmx0, mmx0 \r\nXED_IFORM_PALIGNR_MMXq_MEMq_IMMb palignr mmx0, [rdi], 1 \r\nXED_IFORM_PALIGNR_MMXq_MMXq_IMMb palignr mmx0, mmx0, 1 \r\nXED_IFORM_PAND_MMXq_MEMq pand mmx0, [rdi] \r\nXED_IFORM_PAND_MMXq_MMXq pand mmx0, mmx0 \r\nXED_IFORM_PANDN_MMXq_MEMq pandn mmx0, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/7ff5cfac-8364-4a06-9ee3-e489a79b94f7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e37e7e9cb658ece169074ce95928214428e24b8e019acd338d52e409cbb5f079",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 503
      },
      {
        "segments": [
          {
            "segment_id": "00bb7ee7-0646-4ae1-a893-dafb678d1e67",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 20,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PANDN_MMXq_MMXq pandn mmx0, mmx0 \r\nXED_IFORM_PAUSE pause 1XED_IFORM_PAVGB_MMXq_MEMq pavgb mmx0, [rdi] XED_IFORM_PAVGB_MMXq_MMXq pavgb mmx0, mmx0 XED_IFORM_PAVGW_MMXq_MEMq pavgw mmx0, [rdi] \r\nXED_IFORM_PAVGW_MMXq_MMXq pavgw mmx0, mmx0 XED_IFORM_PCMPEQB_MMXq_MEMq pcmpeqb mmx0, [rdi] XED_IFORM_PCMPEQB_MMXq_MMXq pcmpeqb mmx0, mmx0 \r\nXED_IFORM_PCMPEQD_MMXq_MEMq pcmpeqd mmx0, [rdi] XED_IFORM_PCMPEQD_MMXq_MMXq pcmpeqd mmx0, mmx0 XED_IFORM_PCMPEQW_MMXq_MEMq pcmpeqw mmx0, [rdi] XED_IFORM_PCMPEQW_MMXq_MMXq pcmpeqw mmx0, mmx0 \r\nXED_IFORM_PCMPGTB_MMXq_MEMq pcmpgtb mmx0, [rdi] XED_IFORM_PCMPGTB_MMXq_MMXq pcmpgtb mmx0, mmx0 \r\nXED_IFORM_PCMPGTD_MMXq_MEMq pcmpgtd mmx0, [rdi] XED_IFORM_PCMPGTD_MMXq_MMXq pcmpgtd mmx0, mmx0 \r\nXED_IFORM_PCMPGTW_MMXq_MEMq pcmpgtw mmx0, [rdi] XED_IFORM_PCMPGTW_MMXq_MMXq pcmpgtw mmx0, mmx0 XED_IFORM_PDEP_VGPR32d_VGPR32d_MEMd pdep eax, ecx, [rdi] XED_IFORM_PDEP_VGPR32d_VGPR32d_VGPR32d pdep eax, ecx, edx XED_IFORM_PDEP_VGPR64q_VGPR64q_MEMq pdep rax, rcx, [rdi] XED_IFORM_PDEP_VGPR64q_VGPR64q_VGPR64q pdep rax, rcx, rdx \r\nXED_IFORM_PEXT_VGPR32d_VGPR32d_MEMd pext eax, ecx, [rdi] XED_IFORM_PEXT_VGPR32d_VGPR32d_VGPR32d pext eax, ecx, edx XED_IFORM_PEXT_VGPR64q_VGPR64q_MEMq pext rax, rcx, [rdi] XED_IFORM_PEXT_VGPR64q_VGPR64q_VGPR64q pext rax, rcx, rdx XED_IFORM_PEXTRW_GPR32_MMXq_IMMb pextrw eax, mmx0, 1 XED_IFORM_PHADDD_MMXq_MEMq phaddd mmx0, [rdi] XED_IFORM_PHADDD_MMXq_MMXq phaddd mmx0, mmx0 XED_IFORM_PHADDSW_MMXq_MEMq phaddsw mmx0, [rdi] XED_IFORM_PHADDSW_MMXq_MMXq phaddsw mmx0, mmx0 \r\nXED_IFORM_PHADDW_MMXq_MEMq phaddw mmx0, [rdi] \r\nXED_IFORM_PHADDW_MMXq_MMXq phaddw mmx0, mmx0 XED_IFORM_PHSUBD_MMXq_MEMq phsubd mmx0, [rdi] XED_IFORM_PHSUBD_MMXq_MMXq phsubd mmx0, mmx0 XED_IFORM_PHSUBSW_MMXq_MEMq phsubsw mmx0, [rdi] XED_IFORM_PHSUBSW_MMXq_MMXq phsubsw mmx0, mmx0 XED_IFORM_PHSUBW_MMXq_MEMq phsubw mmx0, [rdi] \r\nXED_IFORM_PHSUBW_MMXq_MMXq phsubw mmx0, mmx0 \r\nXED_IFORM_PINSRW_MMXq_MEMw_IMMb pinsrw mmx0, [rdi], 1 XED_IFORM_PINSRW_MMXq_GPR32_IMMb pinsrw mmx0, eax, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/00bb7ee7-0646-4ae1-a893-dafb678d1e67.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9da335f3f46cd2facb6b29399bb6c82b8ba82b7bf331f6815aaf53ec2974e1b2",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "467409a7-0e73-46a7-b420-61f3b01eec40",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 21,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PMADDUBSW_MMXq_MEMq pmaddubsw mmx0, [rdi] \r\nXED_IFORM_PMADDUBSW_MMXq_MMXq pmaddubsw mmx0, mmx0 \r\nXED_IFORM_PMADDWD_MMXq_MEMq pmaddwd mmx0, [rdi] XED_IFORM_PMADDWD_MMXq_MMXq pmaddwd mmx0, mmx0 XED_IFORM_PMAXSW_MMXq_MEMq pmaxsw mmx0, [rdi] \r\nXED_IFORM_PMAXSW_MMXq_MMXq pmaxsw mmx0, mmx0 XED_IFORM_PMAXUB_MMXq_MEMq pmaxub mmx0, [rdi] XED_IFORM_PMAXUB_MMXq_MMXq pmaxub mmx0, mmx0 XED_IFORM_PMINSW_MMXq_MEMq pminsw mmx0, [rdi] XED_IFORM_PMINSW_MMXq_MMXq pminsw mmx0, mmx0 XED_IFORM_PMINUB_MMXq_MEMq pminub mmx0, [rdi] XED_IFORM_PMINUB_MMXq_MMXq pminub mmx0, mmx0 XED_IFORM_PMOVMSKB_GPR32_MMXq pmovmskb eax, mmx0 XED_IFORM_PMULHRSW_MMXq_MEMq pmulhrsw mmx0, [rdi] XED_IFORM_PMULHRSW_MMXq_MMXq pmulhrsw mmx0, mmx0 XED_IFORM_PMULHUW_MMXq_MEMq pmulhuw mmx0, [rdi] XED_IFORM_PMULHUW_MMXq_MMXq pmulhuw mmx0, mmx0 XED_IFORM_PMULHW_MMXq_MEMq pmulhw mmx0, [rdi] XED_IFORM_PMULHW_MMXq_MMXq pmulhw mmx0, mmx0 XED_IFORM_PMULLW_MMXq_MEMq pmullw mmx0, [rdi] \r\nXED_IFORM_PMULLW_MMXq_MMXq pmullw mmx0, mmx0 \r\nXED_IFORM_PMULUDQ_MMXq_MEMq pmuludq mmx0, [rdi] XED_IFORM_PMULUDQ_MMXq_MMXq pmuludq mmx0, mmx0 XED_IFORM_POP_MEMv pop [rdi] XED_IFORM_POP_GPRv_8F pop rax \r\nXED_IFORM_POP_GPRv_51 pop rax \r\nXED_IFORM_POPCNT_GPRv_MEMv popcnt rax, [rdi] \r\nXED_IFORM_POPCNT_GPRv_GPRv popcnt rax, rcx XED_IFORM_POR_MMXq_MEMq por mmx0, [rdi] \r\nXED_IFORM_POR_MMXq_MMXq por mmx0, mmx0 \r\nXED_IFORM_PREFETCHNTA_MEMmprefetch prefetchnta [rdi] \r\nXED_IFORM_PREFETCHT0_MEMmprefetch prefetcht0 [rdi] \r\nXED_IFORM_PREFETCHT1_MEMmprefetch prefetcht1 [rdi] \r\nXED_IFORM_PREFETCHT2_MEMmprefetch prefetcht2 [rdi] \r\nXED_IFORM_PSADBW_MMXq_MEMq psadbw mmx0, [rdi] XED_IFORM_PSADBW_MMXq_MMXq psadbw mmx0, mmx0 XED_IFORM_PSHUFB_MMXq_MEMq pshufb mmx0, [rdi] XED_IFORM_PSHUFB_MMXq_MMXq pshufb mmx0, mmx0 XED_IFORM_PSHUFW_MMXq_MEMq_IMMb pshufw mmx0, [rdi], 1 XED_IFORM_PSHUFW_MMXq_MMXq_IMMb pshufw mmx0, mmx0, 1 XED_IFORM_PSIGNB_MMXq_MEMq psignb mmx0, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/467409a7-0e73-46a7-b420-61f3b01eec40.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=537a38aae139bc943195a36c3405673cffc2e37aa45c87d0833b12ff7a67f67c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 348
      },
      {
        "segments": [
          {
            "segment_id": "6986cc71-25f5-4281-903d-5617214bad02",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 22,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PSIGNB_MMXq_MMXq psignb mmx0, mmx0 \r\nXED_IFORM_PSIGND_MMXq_MEMq psignd mmx0, [rdi] XED_IFORM_PSIGND_MMXq_MMXq psignd mmx0, mmx0 \r\nXED_IFORM_PSIGNW_MMXq_MEMq psignw mmx0, [rdi] \r\nXED_IFORM_PSIGNW_MMXq_MMXq psignw mmx0, mmx0 \r\nXED_IFORM_PSLLD_MMXq_MEMq pslld mmx0, [rdi] \r\nXED_IFORM_PSLLD_MMXq_IMMb pslld mmx0, 1 XED_IFORM_PSLLD_MMXq_MMXq pslld mmx0, mmx0 XED_IFORM_PSLLQ_MMXq_MEMq psllq mmx0, [rdi] XED_IFORM_PSLLQ_MMXq_IMMb psllq mmx0, 1 XED_IFORM_PSLLQ_MMXq_MMXq psllq mmx0, mmx0 XED_IFORM_PSLLW_MMXq_MEMq psllw mmx0, [rdi] \r\nXED_IFORM_PSLLW_MMXq_IMMb psllw mmx0, 1 \r\nXED_IFORM_PSLLW_MMXq_MMXq psllw mmx0, mmx0 XED_IFORM_PSRAD_MMXq_MEMq psrad mmx0, [rdi] XED_IFORM_PSRAD_MMXq_IMMb psrad mmx0, 1 XED_IFORM_PSRAD_MMXq_MMXq psrad mmx0, mmx0 XED_IFORM_PSRAW_MMXq_MEMq psraw mmx0, [rdi] XED_IFORM_PSRAW_MMXq_IMMb psraw mmx0, 1 \r\nXED_IFORM_PSRAW_MMXq_MMXq psraw mmx0, mmx0 \r\nXED_IFORM_PSRLD_MMXq_MEMq psrld mmx0, [rdi] XED_IFORM_PSRLD_MMXq_IMMb psrld mmx0, 1 XED_IFORM_PSRLD_MMXq_MMXq psrld mmx0, mmx0 XED_IFORM_PSRLQ_MMXq_MEMq psrlq mmx0, [rdi] XED_IFORM_PSRLQ_MMXq_IMMb psrlq mmx0, 1 \r\nXED_IFORM_PSRLQ_MMXq_MMXq psrlq mmx0, mmx0 \r\nXED_IFORM_PSRLW_MMXq_MEMq psrlw mmx0, [rdi] \r\nXED_IFORM_PSRLW_MMXq_IMMb psrlw mmx0, 1 XED_IFORM_PSRLW_MMXq_MMXq psrlw mmx0, mmx0 XED_IFORM_PSUBB_MMXq_MEMq psubb mmx0, [rdi] XED_IFORM_PSUBB_MMXq_MMXq psubb mmx0, mmx0 \r\nXED_IFORM_PSUBD_MMXq_MEMq psubd mmx0, [rdi] XED_IFORM_PSUBD_MMXq_MMXq psubd mmx0, mmx0 \r\nXED_IFORM_PSUBQ_MMXq_MEMq psubq mmx0, [rdi] XED_IFORM_PSUBQ_MMXq_MMXq psubq mmx0, mmx0 \r\nXED_IFORM_PSUBSB_MMXq_MEMq psubsb mmx0, [rdi] \r\nXED_IFORM_PSUBSB_MMXq_MMXq psubsb mmx0, mmx0 XED_IFORM_PSUBSW_MMXq_MEMq psubsw mmx0, [rdi] XED_IFORM_PSUBSW_MMXq_MMXq psubsw mmx0, mmx0 XED_IFORM_PSUBUSB_MMXq_MEMq psubusb mmx0, [rdi] XED_IFORM_PSUBUSB_MMXq_MMXq psubusb mmx0, mmx0 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/6986cc71-25f5-4281-903d-5617214bad02.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6791fd7152cde903d1b6ff61982a33321ab127cbcb3379b5e26abaea5f082111",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "34ceaac1-a973-4f17-8b41-63bf8de18ef1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 23,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PSUBUSW_MMXq_MEMq psubusw mmx0, [rdi] \r\nXED_IFORM_PSUBUSW_MMXq_MMXq psubusw mmx0, mmx0 \r\nXED_IFORM_PSUBW_MMXq_MEMq psubw mmx0, [rdi] XED_IFORM_PSUBW_MMXq_MMXq psubw mmx0, mmx0 \r\nXED_IFORM_PUNPCKHBW_MMXq_MEMq punpckhbw mmx0, [rdi] XED_IFORM_PUNPCKHBW_MMXq_MMXd punpckhbw mmx0, mmx0 \r\nXED_IFORM_PUNPCKHDQ_MMXq_MEMq punpckhdq mmx0, [rdi] XED_IFORM_PUNPCKHDQ_MMXq_MMXd punpckhdq mmx0, mmx0 XED_IFORM_PUNPCKHWD_MMXq_MEMq punpckhwd mmx0, [rdi] \r\nXED_IFORM_PUNPCKHWD_MMXq_MMXd punpckhwd mmx0, mmx0 XED_IFORM_PUNPCKLBW_MMXq_MEMd punpcklbw mmx0, [rdi] \r\nXED_IFORM_PUNPCKLBW_MMXq_MMXd punpcklbw mmx0, mmx0 XED_IFORM_PUNPCKLDQ_MMXq_MEMd punpckldq mmx0, [rdi] XED_IFORM_PUNPCKLDQ_MMXq_MMXd punpckldq mmx0, mmx0 XED_IFORM_PUNPCKLWD_MMXq_MEMd punpcklwd mmx0, [rdi] XED_IFORM_PUNPCKLWD_MMXq_MMXd punpcklwd mmx0, mmx0 \r\nXED_IFORM_PUSH_MEMv push [rdi] XED_IFORM_PUSH_IMMb push 1 \r\nXED_IFORM_PUSH_IMMz push 1 XED_IFORM_PUSH_GPRv_FFr6 push rax XED_IFORM_PUSH_GPRv_50 push rax XED_IFORM_PUSHFQ pushfq XED_IFORM_PXOR_MMXq_MEMq pxor mmx0, [rdi] XED_IFORM_PXOR_MMXq_MMXq pxor mmx0, mmx0 \r\nXED_IFORM_RCL_MEMb_ONE rcl [rdi], 1 XED_IFORM_RCL_MEMv_ONE rcl [rdi], 1 \r\nXED_IFORM_RCL_MEMv_IMMb rcl [rdi], 1 XED_IFORM_RCL_MEMb_IMMb rcl [rdi], 1 \r\nXED_IFORM_RCL_MEMv_CL rcl [rdi], cl XED_IFORM_RCL_MEMb_CL rcl [rdi], cl XED_IFORM_RCL_GPR8_ONE rcl al, 1 \r\nXED_IFORM_RCL_GPR8_IMMb rcl al, 1 XED_IFORM_RCL_GPR8_CL rcl al, cl XED_IFORM_RCL_GPRv_ONE rcl rax, 1 \r\nXED_IFORM_RCL_GPRv_IMMb rcl rax, 1 \r\nXED_IFORM_RCL_GPRv_CL rcl rax, cl XED_IFORM_RCR_MEMb_IMMb rcr [rdi], 1 \r\nXED_IFORM_RCR_MEMb_ONE rcr [rdi], 1 XED_IFORM_RCR_MEMv_IMMb rcr [rdi], 1 \r\nXED_IFORM_RCR_MEMv_ONE rcr [rdi], 1 XED_IFORM_RCR_MEMv_CL rcr [rdi], cl \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/34ceaac1-a973-4f17-8b41-63bf8de18ef1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=246149422a23ba3cbff0c491e85f9428625d0ec35356a00580772aeb832ef71c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "407b025e-f01a-4ceb-a653-0885edc01b40",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 24,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_RCR_MEMb_CL rcr [rdi], cl \r\nXED_IFORM_RCR_GPR8_ONE rcr al, 1 \r\nXED_IFORM_RCR_GPR8_IMMb rcr al, 1 \r\nXED_IFORM_RCR_GPR8_CL rcr al, cl \r\nXED_IFORM_RCR_GPRv_ONE rcr rax, 1 \r\nXED_IFORM_RCR_GPRv_IMMb rcr rax, 1 \r\nXED_IFORM_RCR_GPRv_CL rcr rax, cl XED_IFORM_RDTSC rdtsc XED_IFORM_RDTSCP rdtscp XED_IFORM_REPE_SCASB rep scasb [rdi] XED_IFORM_REPE_SCASD rep scasd [rdi] XED_IFORM_REPE_SCASQ rep scasq [rdi] XED_IFORM_REPE_SCASW rep scasw [rdi] \r\nXED_IFORM_REPNE_SCASB repne scasb [rdi] XED_IFORM_RET_NEAR ret \r\nXED_IFORM_RET_FAR ret XED_IFORM_RET_NEAR_IMMw ret 1 XED_IFORM_RET_FAR_IMMw ret 1 XED_IFORM_ROL_MEMv_ONE rol [rdi], 1 XED_IFORM_ROL_MEMv_IMMb rol [rdi], 1 XED_IFORM_ROL_MEMb_IMMb rol [rdi], 1 XED_IFORM_ROL_MEMb_ONE rol [rdi], 1 XED_IFORM_ROL_MEMv_CL rol [rdi], cl \r\nXED_IFORM_ROL_MEMb_CL rol [rdi], cl XED_IFORM_ROL_GPR8_IMMb rol al, 1 \r\nXED_IFORM_ROL_GPR8_ONE rol al, 1 XED_IFORM_ROL_GPR8_CL rol al, cl XED_IFORM_ROL_GPRv_ONE rol rax, 1 XED_IFORM_ROL_GPRv_IMMb rol rax, 1 XED_IFORM_ROL_GPRv_CL rol rax, cl XED_IFORM_ROR_MEMb_IMMb ror [rdi], 1 XED_IFORM_ROR_MEMv_ONE ror [rdi], 1 XED_IFORM_ROR_MEMb_ONE ror [rdi], 1 XED_IFORM_ROR_MEMv_IMMb ror [rdi], 1 XED_IFORM_ROR_MEMv_CL ror [rdi], cl \r\nXED_IFORM_ROR_MEMb_CL ror [rdi], cl \r\nXED_IFORM_ROR_GPR8_IMMb ror al, 1 XED_IFORM_ROR_GPR8_ONE ror al, 1 \r\nXED_IFORM_ROR_GPR8_CL ror al, cl \r\nXED_IFORM_ROR_GPRv_ONE ror rax, 1 XED_IFORM_ROR_GPRv_IMMb ror rax, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/407b025e-f01a-4ceb-a653-0885edc01b40.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6e1c44edc9ed6b2d4eee5ce9d82726e04b42b45e0dff7814931998e1772b5fe8",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 499
      },
      {
        "segments": [
          {
            "segment_id": "6271302d-ef52-47e9-bd03-70bc42eeee43",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 25,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_ROR_GPRv_CL ror rax, cl \r\nXED_IFORM_RORX_VGPR32d_MEMd_IMMb rorx eax, [rdi], 1 \r\nXED_IFORM_RORX_VGPR32d_VGPR32d_IMMb rorx eax, ecx, 1 \r\nXED_IFORM_RORX_VGPR64q_MEMq_IMMb rorx rax, [rdi], 1 \r\nXED_IFORM_RORX_VGPR64q_VGPR64q_IMMb rorx rax, rcx, 1 \r\nXED_IFORM_SAHF sahf \r\nXED_IFORM_SAR_MEMv_IMMb sar [rdi], 1 XED_IFORM_SAR_MEMb_ONE sar [rdi], 1 XED_IFORM_SAR_MEMv_ONE sar [rdi], 1 XED_IFORM_SAR_MEMb_IMMb sar [rdi], 1 \r\nXED_IFORM_SAR_MEMv_CL sar [rdi], cl XED_IFORM_SAR_MEMb_CL sar [rdi], cl \r\nXED_IFORM_SAR_GPR8_IMMb sar al, 1 \r\nXED_IFORM_SAR_GPR8_ONE sar al, 1 \r\nXED_IFORM_SAR_GPR8_CL sar al, cl XED_IFORM_SAR_GPRv_ONE sar rax, 1 \r\nXED_IFORM_SAR_GPRv_IMMb sar rax, 1 \r\nXED_IFORM_SAR_GPRv_CL sar rax, cl \r\nXED_IFORM_SARX_VGPR32d_MEMd_VGPR32d sarx eax, [rdi], ecx \r\nXED_IFORM_SARX_VGPR32d_VGPR32d_VGPR32d sarx eax, ecx, edx \r\nXED_IFORM_SARX_VGPR64q_MEMq_VGPR64q sarx rax, [rdi], rcx \r\nXED_IFORM_SARX_VGPR64q_VGPR64q_VGPR64q sarx rax, rcx, rdx \r\nXED_IFORM_SBB_MEMb_IMMb_82r3 sbb [rdi], 1 XED_IFORM_SBB_MEMv_IMMz sbb [rdi], 1 \r\nXED_IFORM_SBB_MEMv_IMMb sbb [rdi], 1 XED_IFORM_SBB_MEMb_IMMb_80r3 sbb [rdi], 1 \r\nXED_IFORM_SBB_MEMb_GPR8 sbb [rdi], al XED_IFORM_SBB_MEMv_GPRv sbb [rdi], rax \r\nXED_IFORM_SBB_GPR8_MEMb sbb al, [rdi] \r\nXED_IFORM_SBB_GPR8_IMMb_82r3 sbb al, 1 \r\nXED_IFORM_SBB_GPR8_IMMb_80r3 sbb al, 1 \r\nXED_IFORM_SBB_AL_IMMb sbb al, 1 XED_IFORM_SBB_GPR8_GPR8_18 sbb al, cl \r\nXED_IFORM_SBB_GPR8_GPR8_1A sbb al, cl \r\nXED_IFORM_SBB_OrAX_IMMz sbb ax, 1 XED_IFORM_SBB_GPRv_MEMv sbb rax, [rdi] \r\nXED_IFORM_SBB_GPRv_IMMz sbb rax, 1 \r\nXED_IFORM_SBB_GPRv_IMMb sbb rax, 1 \r\nXED_IFORM_SBB_GPRv_GPRv_19 sbb rax, rcx \r\nXED_IFORM_SBB_GPRv_GPRv_1B sbb rax, rcx \r\nXED_IFORM_SCASB scasb [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/6271302d-ef52-47e9-bd03-70bc42eeee43.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=00a7dd9f132bba65ef430e36bd425ce1f02a65fb0aac01b7429b92eec0846241",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "05997e98-fd60-4083-a3b0-db7eedff6a3e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 26,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_SCASD scasd [rdi] \r\nXED_IFORM_SCASQ scasq [rdi] \r\nXED_IFORM_SCASW scasw [rdi] \r\nXED_IFORM_SETB_MEMb setb [rdi] XED_IFORM_SETB_GPR8 setb al \r\nXED_IFORM_SETBE_MEMb setbe [rdi] XED_IFORM_SETBE_GPR8 setbe al XED_IFORM_SETL_MEMb setl [rdi] XED_IFORM_SETL_GPR8 setl al XED_IFORM_SETLE_MEMb setle [rdi] \r\nXED_IFORM_SETLE_GPR8 setle al \r\nXED_IFORM_SETNB_MEMb setnb [rdi] XED_IFORM_SETNB_GPR8 setnb al XED_IFORM_SETNBE_MEMb setnbe [rdi] XED_IFORM_SETNBE_GPR8 setnbe al \r\nXED_IFORM_SETNL_MEMb setnl [rdi] \r\nXED_IFORM_SETNL_GPR8 setnl al XED_IFORM_SETNLE_MEMb setnle [rdi] XED_IFORM_SETNLE_GPR8 setnle al \r\nXED_IFORM_SETNO_MEMb setno [rdi] \r\nXED_IFORM_SETNO_GPR8 setno al XED_IFORM_SETNP_MEMb setnp [rdi] XED_IFORM_SETNP_GPR8 setnp al XED_IFORM_SETNS_MEMb setns [rdi] XED_IFORM_SETNS_GPR8 setns al \r\nXED_IFORM_SETNZ_MEMb setnz [rdi] XED_IFORM_SETNZ_GPR8 setnz al XED_IFORM_SETO_MEMb seto [rdi] XED_IFORM_SETO_GPR8 seto al \r\nXED_IFORM_SETP_MEMb setp [rdi] XED_IFORM_SETP_GPR8 setp al XED_IFORM_SETS_MEMb sets [rdi] \r\nXED_IFORM_SETS_GPR8 sets al XED_IFORM_SETZ_MEMb setz [rdi] XED_IFORM_SETZ_GPR8 setz al XED_IFORM_SGDT_MEMs sgdt ptr [rdi] XED_IFORM_SGDT_MEMs64 sgdt ptr [rdi] \r\nXED_IFORM_SHL_MEMv_IMMb_C1r6 shl [rdi], 1 \r\nXED_IFORM_SHL_MEMv_ONE_D1r6 shl [rdi], 1 \r\nXED_IFORM_SHL_MEMv_ONE_D1r4 shl [rdi], 1 \r\nXED_IFORM_SHL_MEMb_ONE_D0r6 shl [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/05997e98-fd60-4083-a3b0-db7eedff6a3e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=44db6b2ba388efd3e7230394aa40bbe3e34b062114d04d1768509f847dd2f218",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "8f7a1996-09e7-471e-9cbf-cd02201976f2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 27,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_SHL_MEMb_IMMb_C0r4 shl [rdi], 1 \r\nXED_IFORM_SHL_MEMb_ONE_D0r4 shl [rdi], 1 \r\nXED_IFORM_SHL_MEMb_IMMb_C0r6 shl [rdi], 1 \r\nXED_IFORM_SHL_MEMv_IMMb_C1r4 shl [rdi], 1 \r\nXED_IFORM_SHL_MEMv_CL_D3r4 shl [rdi], cl XED_IFORM_SHL_MEMv_CL_D3r6 shl [rdi], cl XED_IFORM_SHL_MEMb_CL_D2r4 shl [rdi], cl XED_IFORM_SHL_MEMb_CL_D2r6 shl [rdi], cl XED_IFORM_SHL_GPR8_ONE_D0r4 shl al, 1 XED_IFORM_SHL_GPR8_IMMb_C0r4 shl al, 1 \r\nXED_IFORM_SHL_GPR8_ONE_D0r6 shl al, 1 XED_IFORM_SHL_GPR8_IMMb_C0r6 shl al, 1 \r\nXED_IFORM_SHL_GPR8_CL_D2r4 shl al, cl \r\nXED_IFORM_SHL_GPR8_CL_D2r6 shl al, cl \r\nXED_IFORM_SHL_GPRv_ONE_D1r4 shl rax, 1 \r\nXED_IFORM_SHL_GPRv_IMMb_C1r6 shl rax, 1 XED_IFORM_SHL_GPRv_IMMb_C1r4 shl rax, 1 XED_IFORM_SHL_GPRv_ONE_D1r6 shl rax, 1 \r\nXED_IFORM_SHL_GPRv_CL_D3r6 shl rax, cl \r\nXED_IFORM_SHL_GPRv_CL_D3r4 shl rax, cl \r\nXED_IFORM_SHLD_MEMv_GPRv_IMMb shld [rdi], rax, 1 XED_IFORM_SHLD_MEMv_GPRv_CL shld [rdi], rax, cl \r\nXED_IFORM_SHLD_GPRv_GPRv_IMMb shld rax, rcx, 1 XED_IFORM_SHLD_GPRv_GPRv_CL shld rax, rcx, cl XED_IFORM_SHLX_VGPR32d_MEMd_VGPR32d shlx eax, [rdi], ecx \r\nXED_IFORM_SHLX_VGPR32d_VGPR32d_VGPR32d shlx eax, ecx, edx XED_IFORM_SHLX_VGPR64q_MEMq_VGPR64q shlx rax, [rdi], rcx \r\nXED_IFORM_SHLX_VGPR64q_VGPR64q_VGPR64q shlx rax, rcx, rdx XED_IFORM_SHR_MEMv_ONE shr [rdi], 1 \r\nXED_IFORM_SHR_MEMb_IMMb shr [rdi], 1 \r\nXED_IFORM_SHR_MEMb_ONE shr [rdi], 1 XED_IFORM_SHR_MEMv_IMMb shr [rdi], 1 XED_IFORM_SHR_MEMb_CL shr [rdi], cl XED_IFORM_SHR_MEMv_CL shr [rdi], cl XED_IFORM_SHR_GPR8_ONE shr al, 1 \r\nXED_IFORM_SHR_GPR8_IMMb shr al, 1 XED_IFORM_SHR_GPR8_CL shr al, cl \r\nXED_IFORM_SHR_GPRv_IMMb shr rax, 1 \r\nXED_IFORM_SHR_GPRv_ONE shr rax, 1 \r\nXED_IFORM_SHR_GPRv_CL shr rax, cl \r\nXED_IFORM_SHRD_MEMv_GPRv_IMMb shrd [rdi], rax, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/8f7a1996-09e7-471e-9cbf-cd02201976f2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4c95ceba92ad21ec326f3ec46cdd35e74a366a629268b8040c7a596826823972",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 495
      },
      {
        "segments": [
          {
            "segment_id": "fc6781cd-97b1-4032-902f-94dc14675caa",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 28,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_SHRD_MEMv_GPRv_CL shrd [rdi], rax, cl \r\nXED_IFORM_SHRD_GPRv_GPRv_IMMb shrd rax, rcx, 1 XED_IFORM_SHRD_GPRv_GPRv_CL shrd rax, rcx, cl XED_IFORM_SHRX_VGPR32d_MEMd_VGPR32d shrx eax, [rdi], ecx \r\nXED_IFORM_SHRX_VGPR32d_VGPR32d_VGPR32d shrx eax, ecx, edx \r\nXED_IFORM_SHRX_VGPR64q_MEMq_VGPR64q shrx rax, [rdi], rcx \r\nXED_IFORM_SHRX_VGPR64q_VGPR64q_VGPR64q shrx rax, rcx, rdx \r\nXED_IFORM_SIDT_MEMs64 sidt ptr [rdi] \r\nXED_IFORM_SIDT_MEMs sidt ptr [rdi] XED_IFORM_SLDT_MEMw sldt [rdi] XED_IFORM_SLDT_GPRv sldt rax XED_IFORM_SMSW_MEMw smsw [rdi] XED_IFORM_STAC stac XED_IFORM_STC stc \r\nXED_IFORM_STD std XED_IFORM_STOSB stosb [rdi] \r\nXED_IFORM_STOSD stosd [rdi] XED_IFORM_STOSQ stosq [rdi] \r\nXED_IFORM_STOSW stosw [rdi] XED_IFORM_STR_MEMw str [rdi] XED_IFORM_STR_GPRv str rax XED_IFORM_SUB_MEMb_IMMb_80r5 sub [rdi], 1 XED_IFORM_SUB_MEMb_IMMb_82r5 sub [rdi], 1 XED_IFORM_SUB_MEMv_IMMb sub [rdi], 1 XED_IFORM_SUB_MEMv_IMMz sub [rdi], 1 \r\nXED_IFORM_SUB_MEMb_GPR8 sub [rdi], al XED_IFORM_SUB_MEMv_GPRv sub [rdi], rax \r\nXED_IFORM_SUB_GPR8_MEMb sub al, [rdi] XED_IFORM_SUB_GPR8_IMMb_80r5 sub al, 1 \r\nXED_IFORM_SUB_GPR8_IMMb_82r5 sub al, 1 \r\nXED_IFORM_SUB_AL_IMMb sub al, 1 XED_IFORM_SUB_GPR8_GPR8_2A sub al, cl \r\nXED_IFORM_SUB_GPR8_GPR8_28 sub al, cl XED_IFORM_SUB_OrAX_IMMz sub ax, 1 XED_IFORM_SUB_GPRv_MEMv sub rax, [rdi] \r\nXED_IFORM_SUB_GPRv_IMMz sub rax, 1 \r\nXED_IFORM_SUB_GPRv_IMMb sub rax, 1 XED_IFORM_SUB_GPRv_GPRv_29 sub rax, rcx \r\nXED_IFORM_SUB_GPRv_GPRv_2B sub rax, rcx \r\nXED_IFORM_SYSCALL syscall XED_IFORM_TEST_MEMv_IMMz_F7r1 test [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/fc6781cd-97b1-4032-902f-94dc14675caa.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1f4fd5e7f8c825b1e7c8f9a9fab38e65f7f6b2f2c730c675e7ed449234b7d05e",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "140ae5ee-11df-4e8f-8bc5-838c7322d710",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 29,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_TEST_MEMv_IMMz_F7r0 test [rdi], 1 \r\nXED_IFORM_TEST_MEMb_IMMb_F6r0 test [rdi], 1 \r\nXED_IFORM_TEST_MEMb_IMMb_F6r1 test [rdi], 1 \r\nXED_IFORM_TEST_MEMb_GPR8 test [rdi], al \r\nXED_IFORM_TEST_MEMv_GPRv test [rdi], rax \r\nXED_IFORM_TEST_GPR8_IMMb_F6r1 test al, 1 XED_IFORM_TEST_GPR8_IMMb_F6r0 test al, 1 XED_IFORM_TEST_AL_IMMb test al, 1 XED_IFORM_TEST_OrAX_IMMz test ax, 1 \r\nXED_IFORM_TEST_GPR8_GPR8 test cl, al \r\nXED_IFORM_TEST_GPRv_IMMz_F7r1 test rax, 1 \r\nXED_IFORM_TEST_GPRv_IMMz_F7r0 test rax, 1 \r\nXED_IFORM_TEST_GPRv_GPRv test rcx, rax \r\nXED_IFORM_TZCNT_GPRv_MEMv tzcnt rax, [rdi] \r\nXED_IFORM_TZCNT_GPRv_GPRv tzcnt rax, rcx \r\nXED_IFORM_ADDPD_XMMpd_MEMpd vaddpd xmm1, xmm1, [rdi] XED_IFORM_ADDPD_XMMpd_XMMpd vaddpd xmm1, xmm1, xmm2 \r\nXED_IFORM_VADDPD_XMMdq_XMMdq_MEMdq vaddpd xmm1, xmm2, [rdi] \r\nXED_IFORM_VADDPD_XMMdq_XMMdq_XMMdq vaddpd xmm1, xmm2, xmm3 \r\nXED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vaddpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vaddpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VADDPD_YMMqq_YMMqq_MEMqq vaddpd ymm1, ymm2, [rdi] XED_IFORM_VADDPD_YMMqq_YMMqq_YMMqq vaddpd ymm1, ymm2, ymm3 XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vaddpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vaddpd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vaddpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vaddpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_ADDPS_XMMps_MEMps vaddps xmm1, xmm1, [rdi] XED_IFORM_ADDPS_XMMps_XMMps vaddps xmm1, xmm1, xmm2 XED_IFORM_VADDPS_XMMdq_XMMdq_MEMdq vaddps xmm1, xmm2, [rdi] \r\nXED_IFORM_VADDPS_XMMdq_XMMdq_XMMdq vaddps xmm1, xmm2, xmm3 XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vaddps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vaddps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VADDPS_YMMqq_YMMqq_MEMqq vaddps ymm1, ymm2, [rdi] XED_IFORM_VADDPS_YMMqq_YMMqq_YMMqq vaddps ymm1, ymm2, ymm3 XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vaddps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vaddps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vaddps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vaddps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_ADDSD_XMMsd_MEMsd vaddsd xmm1, xmm1, [rdi] \r\nXED_IFORM_ADDSD_XMMsd_XMMsd vaddsd xmm1, xmm1, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/140ae5ee-11df-4e8f-8bc5-838c7322d710.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=96b0ea87e0a117e57562c593fe4ab704010853db4d6fee3468914759fc0ed5f7",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 360
      },
      {
        "segments": [
          {
            "segment_id": "9b059554-3613-467a-811d-c0186ba0fece",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 30,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VADDSD_XMMdq_XMMdq_MEMq vaddsd xmm1, xmm2, [rdi] \r\nXED_IFORM_VADDSD_XMMdq_XMMdq_XMMq vaddsd xmm1, xmm2, xmm3 \r\nXED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vaddsd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vaddsd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_ADDSS_XMMss_MEMss vaddss xmm1, xmm1, [rdi] XED_IFORM_ADDSS_XMMss_XMMss vaddss xmm1, xmm1, xmm2 XED_IFORM_VADDSS_XMMdq_XMMdq_MEMd vaddss xmm1, xmm2, [rdi] XED_IFORM_VADDSS_XMMdq_XMMdq_XMMd vaddss xmm1, xmm2, xmm3 \r\nXED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vaddss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vaddss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_ADDSUBPD_XMMpd_MEMpd vaddsubpd xmm1, xmm1, [rdi] XED_IFORM_ADDSUBPD_XMMpd_XMMpd vaddsubpd xmm1, xmm1, xmm2 XED_IFORM_VADDSUBPD_XMMdq_XMMdq_MEMdq vaddsubpd xmm1, xmm2, [rdi] \r\nXED_IFORM_VADDSUBPD_XMMdq_XMMdq_XMMdq vaddsubpd xmm1, xmm2, xmm3 \r\nXED_IFORM_VADDSUBPD_YMMqq_YMMqq_MEMqq vaddsubpd ymm1, ymm2, [rdi] \r\nXED_IFORM_VADDSUBPD_YMMqq_YMMqq_YMMqq vaddsubpd ymm1, ymm2, ymm3 \r\nXED_IFORM_ADDSUBPS_XMMps_MEMps vaddsubps xmm1, xmm1, [rdi] XED_IFORM_ADDSUBPS_XMMps_XMMps vaddsubps xmm1, xmm1, xmm2 \r\nXED_IFORM_VADDSUBPS_XMMdq_XMMdq_MEMdq vaddsubps xmm1, xmm2, [rdi] \r\nXED_IFORM_VADDSUBPS_XMMdq_XMMdq_XMMdq vaddsubps xmm1, xmm2, xmm3 \r\nXED_IFORM_VADDSUBPS_YMMqq_YMMqq_MEMqq vaddsubps ymm1, ymm2, [rdi] \r\nXED_IFORM_VADDSUBPS_YMMqq_YMMqq_YMMqq vaddsubps ymm1, ymm2, ymm3 \r\nXED_IFORM_AESDEC_XMMdq_MEMdq vaesdec xmm1, xmm1, [rdi] \r\nXED_IFORM_AESDEC_XMMdq_XMMdq vaesdec xmm1, xmm1, xmm2 XED_IFORM_VAESDEC_XMMdq_XMMdq_MEMdq vaesdec xmm1, xmm2, [rdi] XED_IFORM_VAESDEC_XMMdq_XMMdq_XMMdq vaesdec xmm1, xmm2, xmm3 \r\nXED_IFORM_AESDECLAST_XMMdq_MEMdq vaesdeclast xmm1, xmm1, [rdi] \r\nXED_IFORM_AESDECLAST_XMMdq_XMMdq vaesdeclast xmm1, xmm1, xmm2 XED_IFORM_VAESDECLAST_XMMdq_XMMdq_MEMdq vaesdeclast xmm1, xmm2, [rdi] \r\nXED_IFORM_VAESDECLAST_XMMdq_XMMdq_XMMdq vaesdeclast xmm1, xmm2, xmm3 XED_IFORM_AESENC_XMMdq_MEMdq vaesenc xmm1, xmm1, [rdi] XED_IFORM_AESENC_XMMdq_XMMdq vaesenc xmm1, xmm1, xmm2 \r\nXED_IFORM_VAESENC_XMMdq_XMMdq_MEMdq vaesenc xmm1, xmm2, [rdi] XED_IFORM_VAESENC_XMMdq_XMMdq_XMMdq vaesenc xmm1, xmm2, xmm3 XED_IFORM_AESENCLAST_XMMdq_MEMdq vaesenclast xmm1, xmm1, [rdi] XED_IFORM_AESENCLAST_XMMdq_XMMdq vaesenclast xmm1, xmm1, xmm2 XED_IFORM_VAESENCLAST_XMMdq_XMMdq_MEMdq vaesenclast xmm1, xmm2, [rdi] XED_IFORM_VAESENCLAST_XMMdq_XMMdq_XMMdq vaesenclast xmm1, xmm2, xmm3 XED_IFORM_AESIMC_XMMdq_MEMdq vaesimc xmm1, [rdi] XED_IFORM_VAESIMC_XMMdq_MEMdq vaesimc xmm1, [rdi] \r\nXED_IFORM_AESIMC_XMMdq_XMMdq vaesimc xmm1, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/9b059554-3613-467a-811d-c0186ba0fece.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9b83f018c2cc82698936ffe1a1cb494a6ec48ed4407bc38590aa3ef1562be5b7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "042d2498-c52c-4a8f-b956-3ec785ee056c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 31,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VAESIMC_XMMdq_XMMdq vaesimc xmm1, xmm2 \r\nXED_IFORM_AESKEYGENASSIST_XMMdq_MEMdq_IMMb vaeskeygenassist xmm1, [rdi], 1 XED_IFORM_VAESKEYGENASSIST_XMMdq_MEMdq_IMMb vaeskeygenassist xmm1, [rdi], 1 \r\nXED_IFORM_AESKEYGENASSIST_XMMdq_XMMdq_IMMb vaeskeygenassist xmm1, xmm2, 1 XED_IFORM_VAESKEYGENASSIST_XMMdq_XMMdq_IMMb vaeskeygenassist xmm1, xmm2, 1 \r\nXED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 valignd xmm1{k1}, xmm2, [rdi], 1 XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 valignd xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 valignd ymm1{k1}, ymm2, [rdi], 1 XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 valignd ymm1{k1}, ymm2, ymm3, 1 XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 valignd zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 valignd zmm1{k1}, zmm2, zmm3, 1 \r\nXED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 valignq xmm1{k1}, xmm2, [rdi], 1 XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 valignq xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 valignq ymm1{k1}, ymm2, [rdi], 1 XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 valignq ymm1{k1}, ymm2, ymm3, 1 XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 valignq zmm1{k1}, zmm2, [rdi], 1 XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 valignq zmm1{k1}, zmm2, zmm3, 1 XED_IFORM_ANDNPD_XMMpd_MEMpd vandnpd xmm1, xmm1, [rdi] XED_IFORM_ANDNPD_XMMpd_XMMpd vandnpd xmm1, xmm1, xmm2 XED_IFORM_VANDNPD_XMMdq_XMMdq_MEMdq vandnpd xmm1, xmm2, [rdi] XED_IFORM_VANDNPD_XMMdq_XMMdq_XMMdq vandnpd xmm1, xmm2, xmm3 XED_IFORM_VANDNPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vandnpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VANDNPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vandnpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VANDNPD_YMMqq_YMMqq_MEMqq vandnpd ymm1, ymm2, [rdi] \r\nXED_IFORM_VANDNPD_YMMqq_YMMqq_YMMqq vandnpd ymm1, ymm2, ymm3 \r\nXED_IFORM_VANDNPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vandnpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VANDNPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vandnpd ymm1{k1}, ymm2, ymm3 XED_IFORM_VANDNPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vandnpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VANDNPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vandnpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_ANDNPS_XMMps_MEMps vandnps xmm1, xmm1, [rdi] \r\nXED_IFORM_ANDNPS_XMMps_XMMps vandnps xmm1, xmm1, xmm2 XED_IFORM_VANDNPS_XMMdq_XMMdq_MEMdq vandnps xmm1, xmm2, [rdi] XED_IFORM_VANDNPS_XMMdq_XMMdq_XMMdq vandnps xmm1, xmm2, xmm3 XED_IFORM_VANDNPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vandnps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VANDNPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vandnps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VANDNPS_YMMqq_YMMqq_MEMqq vandnps ymm1, ymm2, [rdi] \r\nXED_IFORM_VANDNPS_YMMqq_YMMqq_YMMqq vandnps ymm1, ymm2, ymm3 \r\nXED_IFORM_VANDNPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vandnps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VANDNPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vandnps ymm1{k1}, ymm2, ymm3 XED_IFORM_VANDNPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vandnps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VANDNPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vandnps zmm1{k1}, zmm2, zmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/042d2498-c52c-4a8f-b956-3ec785ee056c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=17660de8a107556d0adeea7ab97332533c47d358d0c7bc22b549dc9aed033f8d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 434
      },
      {
        "segments": [
          {
            "segment_id": "3d43dc37-6fcd-463b-995e-9d5eaeebd3b0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 32,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_ANDPD_XMMpd_MEMpd vandpd xmm1, xmm1, [rdi] \r\nXED_IFORM_ANDPD_XMMpd_XMMpd vandpd xmm1, xmm1, xmm2 XED_IFORM_VANDPD_XMMdq_XMMdq_MEMdq vandpd xmm1, xmm2, [rdi] \r\nXED_IFORM_VANDPD_XMMdq_XMMdq_XMMdq vandpd xmm1, xmm2, xmm3 XED_IFORM_VANDPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vandpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VANDPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vandpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VANDPD_YMMqq_YMMqq_MEMqq vandpd ymm1, ymm2, [rdi] XED_IFORM_VANDPD_YMMqq_YMMqq_YMMqq vandpd ymm1, ymm2, ymm3 \r\nXED_IFORM_VANDPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vandpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VANDPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vandpd ymm1{k1}, ymm2, ymm3 XED_IFORM_VANDPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vandpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VANDPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vandpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_ANDPS_XMMps_MEMps vandps xmm1, xmm1, [rdi] \r\nXED_IFORM_ANDPS_XMMps_XMMps vandps xmm1, xmm1, xmm2 \r\nXED_IFORM_VANDPS_XMMdq_XMMdq_MEMdq vandps xmm1, xmm2, [rdi] XED_IFORM_VANDPS_XMMdq_XMMdq_XMMdq vandps xmm1, xmm2, xmm3 \r\nXED_IFORM_VANDPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vandps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VANDPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vandps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VANDPS_YMMqq_YMMqq_MEMqq vandps ymm1, ymm2, [rdi] \r\nXED_IFORM_VANDPS_YMMqq_YMMqq_YMMqq vandps ymm1, ymm2, ymm3 \r\nXED_IFORM_VANDPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vandps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VANDPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vandps ymm1{k1}, ymm2, ymm3 XED_IFORM_VANDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vandps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VANDPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vandps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vblendmpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vblendmpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vblendmpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vblendmpd ymm1{k1}, ymm2, ymm3 XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vblendmpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vblendmpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vblendmps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vblendmps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vblendmps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vblendmps ymm1{k1}, ymm2, ymm3 XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vblendmps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vblendmps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_BLENDPD_XMMdq_MEMdq_IMMb vblendpd xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_BLENDPD_XMMdq_XMMdq_IMMb vblendpd xmm1, xmm1, xmm2, 1 \r\nXED_IFORM_VBLENDPD_XMMdq_XMMdq_MEMdq_IMMb vblendpd xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VBLENDPD_XMMdq_XMMdq_XMMdq_IMMb vblendpd xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_VBLENDPD_YMMqq_YMMqq_MEMqq_IMMb vblendpd ymm1, ymm2, [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/3d43dc37-6fcd-463b-995e-9d5eaeebd3b0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=36b2b889f49541eac023e29e703e254b8432351178507ad146a33eea7ef1e7d3",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e43b4573-2418-43ac-8b8f-bf55809d1c6a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 33,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VBLENDPD_YMMqq_YMMqq_YMMqq_IMMb vblendpd ymm1, ymm2, ymm3, 1 \r\nXED_IFORM_BLENDPS_XMMdq_MEMdq_IMMb vblendps xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_BLENDPS_XMMdq_XMMdq_IMMb vblendps xmm1, xmm1, xmm2, 1 \r\nXED_IFORM_VBLENDPS_XMMdq_XMMdq_MEMdq_IMMb vblendps xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VBLENDPS_XMMdq_XMMdq_XMMdq_IMMb vblendps xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_VBLENDPS_YMMqq_YMMqq_MEMqq_IMMb vblendps ymm1, ymm2, [rdi], 1 \r\nXED_IFORM_VBLENDPS_YMMqq_YMMqq_YMMqq_IMMb vblendps ymm1, ymm2, ymm3, 1 \r\nXED_IFORM_BLENDVPD_XMMdq_MEMdq vblendvpd xmm1, xmm1, [rdi], xmm0 \r\nXED_IFORM_BLENDVPD_XMMdq_XMMdq vblendvpd xmm1, xmm1, xmm2, xmm0 \r\nXED_IFORM_VBLENDVPD_XMMdq_XMMdq_MEMdq_XMMdq vblendvpd xmm1, xmm2, [rdi], xmm3 \r\nXED_IFORM_VBLENDVPD_XMMdq_XMMdq_XMMdq_XMMdq vblendvpd xmm1, xmm2, xmm3, xmm4 \r\nXED_IFORM_VBLENDVPD_YMMqq_YMMqq_MEMqq_YMMqq vblendvpd ymm1, ymm2, [rdi], ymm3 \r\nXED_IFORM_VBLENDVPD_YMMqq_YMMqq_YMMqq_YMMqq vblendvpd ymm1, ymm2, ymm3, ymm4 \r\nXED_IFORM_BLENDVPS_XMMdq_MEMdq vblendvps xmm1, xmm1, [rdi], xmm0 \r\nXED_IFORM_BLENDVPS_XMMdq_XMMdq vblendvps xmm1, xmm1, xmm2, xmm0 XED_IFORM_VBLENDVPS_XMMdq_XMMdq_MEMdq_XMMdq vblendvps xmm1, xmm2, [rdi], xmm3 \r\nXED_IFORM_VBLENDVPS_XMMdq_XMMdq_XMMdq_XMMdq vblendvps xmm1, xmm2, xmm3, xmm4 \r\nXED_IFORM_VBLENDVPS_YMMqq_YMMqq_MEMqq_YMMqq vblendvps ymm1, ymm2, [rdi], ymm3 \r\nXED_IFORM_VBLENDVPS_YMMqq_YMMqq_YMMqq_YMMqq vblendvps ymm1, ymm2, ymm3, ymm4 XED_IFORM_VBROADCASTF128_YMMqq_MEMdq vbroadcastf128 ymm1, [rdi] \r\nXED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_MEMf32_AVX512 vbroadcastf32x2 ymm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_XMMf32_AVX512 vbroadcastf32x2 ymm1{k1}, xmm2 XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_MEMf32_AVX512 vbroadcastf32x2 zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_XMMf32_AVX512 vbroadcastf32x2 zmm1{k1}, xmm2 \r\nXED_IFORM_VBROADCASTF32X4_YMMf32_MASKmskw_MEMf32_AVX512 vbroadcastf32x4 ymm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTF32X4_ZMMf32_MASKmskw_MEMf32_AVX512 vbroadcastf32x4 zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTF32X8_ZMMf32_MASKmskw_MEMf32_AVX512 vbroadcastf32x8 zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTF64X2_YMMf64_MASKmskw_MEMf64_AVX512 vbroadcastf64x2 ymm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTF64X2_ZMMf64_MASKmskw_MEMf64_AVX512 vbroadcastf64x2 zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTF64X4_ZMMf64_MASKmskw_MEMf64_AVX512 vbroadcastf64x4 zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTI128_YMMqq_MEMdq vbroadcasti128 ymm1, [rdi] \r\nXED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_MEMu32_AVX512 vbroadcasti32x2 xmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_XMMu32_AVX512 vbroadcasti32x2 xmm1{k1}, xmm2 XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_MEMu32_AVX512 vbroadcasti32x2 ymm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_XMMu32_AVX512 vbroadcasti32x2 ymm1{k1}, xmm2 \r\nXED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_MEMu32_AVX512 vbroadcasti32x2 zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_XMMu32_AVX512 vbroadcasti32x2 zmm1{k1}, xmm2 XED_IFORM_VBROADCASTI32X4_YMMu32_MASKmskw_MEMu32_AVX512 vbroadcasti32x4 ymm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTI32X4_ZMMu32_MASKmskw_MEMu32_AVX512 vbroadcasti32x4 zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTI32X8_ZMMu32_MASKmskw_MEMu32_AVX512 vbroadcasti32x8 zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTI64X2_YMMu64_MASKmskw_MEMu64_AVX512 vbroadcasti64x2 ymm1{k1}, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/e43b4573-2418-43ac-8b8f-bf55809d1c6a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ee900ecda3c4881318746ae9d345a9608481d66a46d4f074dc9a8868504e2aa7",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 428
      },
      {
        "segments": [
          {
            "segment_id": "fa181750-388c-4c43-b593-560b90a44a4f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 34,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VBROADCASTI64X2_ZMMu64_MASKmskw_MEMu64_AVX512 vbroadcasti64x2 zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTI64X4_ZMMu64_MASKmskw_MEMu64_AVX512 vbroadcasti64x4 zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTSD_YMMqq_MEMq vbroadcastsd ymm1, [rdi] \r\nXED_IFORM_VBROADCASTSD_YMMqq_XMMdq vbroadcastsd ymm1, xmm2 \r\nXED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_MEMf64_AVX512 vbroadcastsd ymm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_XMMf64_AVX512 vbroadcastsd ymm1{k1}, xmm2 \r\nXED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_MEMf64_AVX512 vbroadcastsd zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_XMMf64_AVX512 vbroadcastsd zmm1{k1}, xmm2 XED_IFORM_VBROADCASTSS_XMMdq_MEMd vbroadcastss xmm1, [rdi] \r\nXED_IFORM_VBROADCASTSS_XMMdq_XMMdq vbroadcastss xmm1, xmm2 \r\nXED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_MEMf32_AVX512 vbroadcastss xmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_XMMf32_AVX512 vbroadcastss xmm1{k1}, xmm2 XED_IFORM_VBROADCASTSS_YMMqq_MEMd vbroadcastss ymm1, [rdi] XED_IFORM_VBROADCASTSS_YMMqq_XMMdq vbroadcastss ymm1, xmm2 XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_MEMf32_AVX512 vbroadcastss ymm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_XMMf32_AVX512 vbroadcastss ymm1{k1}, xmm2 XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_MEMf32_AVX512 vbroadcastss zmm1{k1}, [rdi] \r\nXED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_XMMf32_AVX512 vbroadcastss zmm1{k1}, xmm2 XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 vcmppd k1{k1}, xmm1, [rdi], 1 XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 vcmppd k1{k1}, xmm1, xmm2, 1 XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 vcmppd k1{k1}, ymm1, [rdi], 1 \r\nXED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 vcmppd k1{k1}, ymm1, ymm2, 1 XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 vcmppd k1{k1}, zmm1, [rdi], 1 XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 vcmppd k1{k1}, zmm1, zmm2, 1 XED_IFORM_CMPPD_XMMpd_MEMpd_IMMb vcmppd xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_CMPPD_XMMpd_XMMpd_IMMb vcmppd xmm1, xmm1, xmm2, 1 \r\nXED_IFORM_VCMPPD_XMMdq_XMMdq_MEMdq_IMMb vcmppd xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VCMPPD_XMMdq_XMMdq_XMMdq_IMMb vcmppd xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_VCMPPD_YMMqq_YMMqq_MEMqq_IMMb vcmppd ymm1, ymm2, [rdi], 1 \r\nXED_IFORM_VCMPPD_YMMqq_YMMqq_YMMqq_IMMb vcmppd ymm1, ymm2, ymm3, 1 \r\nXED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 vcmpps k1{k1}, xmm1, [rdi], 1 XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 vcmpps k1{k1}, xmm1, xmm2, 1 XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 vcmpps k1{k1}, ymm1, [rdi], 1 XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 vcmpps k1{k1}, ymm1, ymm2, 1 XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 vcmpps k1{k1}, zmm1, [rdi], 1 XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 vcmpps k1{k1}, zmm1, zmm2, 1 XED_IFORM_CMPPS_XMMps_MEMps_IMMb vcmpps xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_CMPPS_XMMps_XMMps_IMMb vcmpps xmm1, xmm1, xmm2, 1 \r\nXED_IFORM_VCMPPS_XMMdq_XMMdq_MEMdq_IMMb vcmpps xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VCMPPS_XMMdq_XMMdq_XMMdq_IMMb vcmpps xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_VCMPPS_YMMqq_YMMqq_MEMqq_IMMb vcmpps ymm1, ymm2, [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/fa181750-388c-4c43-b593-560b90a44a4f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bca3d120edcfe3f6cf80ed6605a43cc8ebf57fd6384d4d4b644c3563fb18565c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e4d68649-680b-44b2-8fb7-a6dc905b0fb5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 35,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VCMPPS_YMMqq_YMMqq_YMMqq_IMMb vcmpps ymm1, ymm2, ymm3, 1 \r\nXED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 vcmpsd k1{k1}, xmm1, [rdi], 1 XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 vcmpsd k1{k1}, xmm1, xmm2, 1 XED_IFORM_CMPSD_XMM_XMMsd_MEMsd_IMMb vcmpsd xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_CMPSD_XMM_XMMsd_XMMsd_IMMb vcmpsd xmm1, xmm1, xmm2, 1 \r\nXED_IFORM_VCMPSD_XMMdq_XMMdq_MEMq_IMMb vcmpsd xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VCMPSD_XMMdq_XMMdq_XMMq_IMMb vcmpsd xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 vcmpss k1{k1}, xmm1, [rdi], 1 XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 vcmpss k1{k1}, xmm1, xmm2, 1 \r\nXED_IFORM_CMPSS_XMMss_MEMss_IMMb vcmpss xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_CMPSS_XMMss_XMMss_IMMb vcmpss xmm1, xmm1, xmm2, 1 \r\nXED_IFORM_VCMPSS_XMMdq_XMMdq_MEMd_IMMb vcmpss xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VCMPSS_XMMdq_XMMdq_XMMd_IMMb vcmpss xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_VCOMISD_XMMq_MEMq vcomisd xmm1, [rdi] XED_IFORM_COMISD_XMMsd_MEMsd vcomisd xmm1, [rdi] \r\nXED_IFORM_VCOMISD_XMMf64_MEMf64_AVX512 vcomisd xmm1, [rdi] XED_IFORM_COMISD_XMMsd_XMMsd vcomisd xmm1, xmm2 \r\nXED_IFORM_VCOMISD_XMMf64_XMMf64_AVX512 vcomisd xmm1, xmm2 XED_IFORM_VCOMISD_XMMq_XMMq vcomisd xmm1, xmm2 \r\nXED_IFORM_COMISS_XMMss_MEMss vcomiss xmm1, [rdi] XED_IFORM_VCOMISS_XMMd_MEMd vcomiss xmm1, [rdi] XED_IFORM_VCOMISS_XMMf32_MEMf32_AVX512 vcomiss xmm1, [rdi] \r\nXED_IFORM_VCOMISS_XMMd_XMMd vcomiss xmm1, xmm2 \r\nXED_IFORM_VCOMISS_XMMf32_XMMf32_AVX512 vcomiss xmm1, xmm2 XED_IFORM_COMISS_XMMss_XMMss vcomiss xmm1, xmm2 \r\nXED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_XMMf64_AVX512 vcompresspd [rdi]{k1}, xmm1 \r\nXED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_YMMf64_AVX512 vcompresspd [rdi]{k1}, ymm1 XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_ZMMf64_AVX512 vcompresspd [rdi]{k1}, zmm1 \r\nXED_IFORM_VCOMPRESSPD_XMMf64_MASKmskw_XMMf64_AVX512 vcompresspd xmm1{k1}, xmm2 \r\nXED_IFORM_VCOMPRESSPD_YMMf64_MASKmskw_YMMf64_AVX512 vcompresspd ymm1{k1}, ymm2 \r\nXED_IFORM_VCOMPRESSPD_ZMMf64_MASKmskw_ZMMf64_AVX512 vcompresspd zmm1{k1}, zmm2 \r\nXED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_XMMf32_AVX512 vcompressps [rdi]{k1}, xmm1 XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_YMMf32_AVX512 vcompressps [rdi]{k1}, ymm1 XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_ZMMf32_AVX512 vcompressps [rdi]{k1}, zmm1 XED_IFORM_VCOMPRESSPS_XMMf32_MASKmskw_XMMf32_AVX512 vcompressps xmm1{k1}, xmm2 XED_IFORM_VCOMPRESSPS_YMMf32_MASKmskw_YMMf32_AVX512 vcompressps ymm1{k1}, ymm2 \r\nXED_IFORM_VCOMPRESSPS_ZMMf32_MASKmskw_ZMMf32_AVX512 vcompressps zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTDQ2PD_XMMdq_MEMq vcvtdq2pd xmm1, [rdi] XED_IFORM_CVTDQ2PD_XMMpd_MEMq vcvtdq2pd xmm1, [rdi] XED_IFORM_CVTDQ2PD_XMMpd_XMMq vcvtdq2pd xmm1, xmm2 XED_IFORM_VCVTDQ2PD_XMMdq_XMMq vcvtdq2pd xmm1, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/e4d68649-680b-44b2-8fb7-a6dc905b0fb5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=359cb4a6ef978e6f05911120979ceea87f04fe8f473d591667c8d474d80d3178",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 416
      },
      {
        "segments": [
          {
            "segment_id": "880a3e79-da75-4600-bd40-a2181e5efd69",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 36,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_MEMi32_AVX512 vcvtdq2pd xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_XMMi32_AVX512 vcvtdq2pd xmm1{k1}, xmm2 XED_IFORM_VCVTDQ2PD_YMMqq_MEMdq vcvtdq2pd ymm1, [rdi] XED_IFORM_VCVTDQ2PD_YMMqq_XMMdq vcvtdq2pd ymm1, xmm2 XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_MEMi32_AVX512 vcvtdq2pd ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_XMMi32_AVX512 vcvtdq2pd ymm1{k1}, xmm2 XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_MEMi32_AVX512 vcvtdq2pd zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_YMMi32_AVX512 vcvtdq2pd zmm1{k1}, ymm2 \r\nXED_IFORM_CVTDQ2PS_XMMps_MEMdq vcvtdq2ps xmm1, [rdi] XED_IFORM_VCVTDQ2PS_XMMdq_MEMdq vcvtdq2ps xmm1, [rdi] \r\nXED_IFORM_VCVTDQ2PS_XMMdq_XMMdq vcvtdq2ps xmm1, xmm2 XED_IFORM_CVTDQ2PS_XMMps_XMMdq vcvtdq2ps xmm1, xmm2 XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_MEMi32_AVX512 vcvtdq2ps xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_XMMi32_AVX512 vcvtdq2ps xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTDQ2PS_YMMqq_MEMqq vcvtdq2ps ymm1, [rdi] \r\nXED_IFORM_VCVTDQ2PS_YMMqq_YMMqq vcvtdq2ps ymm1, ymm2 XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_MEMi32_AVX512 vcvtdq2ps ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_YMMi32_AVX512 vcvtdq2ps ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_MEMi32_AVX512 vcvtdq2ps zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_ZMMi32_AVX512 vcvtdq2ps zmm1{k1}, zmm2 \r\nXED_IFORM_CVTPD2DQ_XMMdq_MEMpd vcvtpd2dq xmm1, [rdi] XED_IFORM_CVTPD2DQ_XMMdq_XMMpd vcvtpd2dq xmm1, xmm2 \r\nXED_IFORM_VCVTPD2DQ_XMMdq_XMMdq vcvtpd2dq xmm1, xmm2 \r\nXED_IFORM_VCVTPD2DQ_XMMdq_YMMqq vcvtpd2dq xmm1, ymm2 XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128 vcvtpd2dq xmm1{k1}, xmm2 XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256 vcvtpd2dq xmm1{k1}, ymm2 \r\nXED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512 vcvtpd2dq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512 vcvtpd2dq ymm1{k1}, zmm2 \r\nXED_IFORM_CVTPD2PS_XMMps_MEMpd vcvtpd2ps xmm1, [rdi] XED_IFORM_VCVTPD2PS_XMMdq_XMMdq vcvtpd2ps xmm1, xmm2 XED_IFORM_CVTPD2PS_XMMps_XMMpd vcvtpd2ps xmm1, xmm2 \r\nXED_IFORM_VCVTPD2PS_XMMdq_YMMqq vcvtpd2ps xmm1, ymm2 XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_XMMf64_AVX512_VL128 vcvtpd2ps xmm1{k1}, xmm2 XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_YMMf64_AVX512_VL256 vcvtpd2ps xmm1{k1}, ymm2 XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_MEMf64_AVX512_VL512 vcvtpd2ps ymm1{k1}, [rdi] XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_ZMMf64_AVX512_VL512 vcvtpd2ps ymm1{k1}, zmm2 XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512 vcvtpd2qq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512 vcvtpd2qq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512 vcvtpd2qq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512 vcvtpd2qq ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512 vcvtpd2qq zmm1{k1}, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/880a3e79-da75-4600-bd40-a2181e5efd69.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e911be5f6eb69bf49de34e14b90040bef965aa6236ec1991c0c33c13810562bb",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "78b7614b-cea6-4c84-bae8-14380936516e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 37,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512 vcvtpd2qq zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128 vcvtpd2udq xmm1{k1}, xmm2 XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256 vcvtpd2udq xmm1{k1}, ymm2 XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512 vcvtpd2udq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512 vcvtpd2udq ymm1{k1}, zmm2 XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512 vcvtpd2uqq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512 vcvtpd2uqq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512 vcvtpd2uqq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512 vcvtpd2uqq ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512 vcvtpd2uqq zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512 vcvtpd2uqq zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTPH2PS_XMMdq_MEMq vcvtph2ps xmm1, [rdi] \r\nXED_IFORM_VCVTPH2PS_XMMdq_XMMq vcvtph2ps xmm1, xmm2 \r\nXED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_MEMf16_AVX512 vcvtph2ps xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_XMMf16_AVX512 vcvtph2ps xmm1{k1}, xmm2 XED_IFORM_VCVTPH2PS_YMMqq_MEMdq vcvtph2ps ymm1, [rdi] XED_IFORM_VCVTPH2PS_YMMqq_XMMdq vcvtph2ps ymm1, xmm2 XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_MEMf16_AVX512 vcvtph2ps ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_XMMf16_AVX512 vcvtph2ps ymm1{k1}, xmm2 XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_MEMf16_AVX512 vcvtph2ps zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_YMMf16_AVX512 vcvtph2ps zmm1{k1}, ymm2 XED_IFORM_CVTPS2DQ_XMMdq_MEMps vcvtps2dq xmm1, [rdi] XED_IFORM_VCVTPS2DQ_XMMdq_MEMdq vcvtps2dq xmm1, [rdi] \r\nXED_IFORM_VCVTPS2DQ_XMMdq_XMMdq vcvtps2dq xmm1, xmm2 XED_IFORM_CVTPS2DQ_XMMdq_XMMps vcvtps2dq xmm1, xmm2 XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512 vcvtps2dq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512 vcvtps2dq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTPS2DQ_YMMqq_MEMqq vcvtps2dq ymm1, [rdi] \r\nXED_IFORM_VCVTPS2DQ_YMMqq_YMMqq vcvtps2dq ymm1, ymm2 XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512 vcvtps2dq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512 vcvtps2dq ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512 vcvtps2dq zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512 vcvtps2dq zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTPS2PD_XMMdq_MEMq vcvtps2pd xmm1, [rdi] XED_IFORM_CVTPS2PD_XMMpd_MEMq vcvtps2pd xmm1, [rdi] XED_IFORM_VCVTPS2PD_XMMdq_XMMq vcvtps2pd xmm1, xmm2 XED_IFORM_CVTPS2PD_XMMpd_XMMq vcvtps2pd xmm1, xmm2 XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_MEMf32_AVX512 vcvtps2pd xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_XMMf32_AVX512 vcvtps2pd xmm1{k1}, xmm2 XED_IFORM_VCVTPS2PD_YMMqq_MEMdq vcvtps2pd ymm1, [rdi] \r\nXED_IFORM_VCVTPS2PD_YMMqq_XMMdq vcvtps2pd ymm1, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/78b7614b-cea6-4c84-bae8-14380936516e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4f330184c0e007844b725391c6adce64d3cc129c9cda0fc39871543ad21cf2d3",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 344
      },
      {
        "segments": [
          {
            "segment_id": "553d2489-5434-48c0-b846-895cd1af8210",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 38,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_MEMf32_AVX512 vcvtps2pd ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_XMMf32_AVX512 vcvtps2pd ymm1{k1}, xmm2 XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_MEMf32_AVX512 vcvtps2pd zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_YMMf32_AVX512 vcvtps2pd zmm1{k1}, ymm2 XED_IFORM_VCVTPS2PH_MEMq_XMMdq_IMMb vcvtps2ph [rdi], xmm1, 1 \r\nXED_IFORM_VCVTPS2PH_MEMdq_YMMqq_IMMb vcvtps2ph [rdi], ymm1, 1 XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_XMMf32_IMM8_AVX512 vcvtps2ph [rdi]{k1}, xmm1, 1 \r\nXED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_YMMf32_IMM8_AVX512 vcvtps2ph [rdi]{k1}, ymm1, 1 XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_ZMMf32_IMM8_AVX512 vcvtps2ph [rdi]{k1}, zmm1, 1 XED_IFORM_VCVTPS2PH_XMMq_XMMdq_IMMb vcvtps2ph xmm1, xmm2, 1 XED_IFORM_VCVTPS2PH_XMMdq_YMMqq_IMMb vcvtps2ph xmm1, ymm2, 1 \r\nXED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_XMMf32_IMM8_AVX512 vcvtps2ph xmm1{k1}, xmm2, 1 XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_YMMf32_IMM8_AVX512 vcvtps2ph xmm1{k1}, ymm2, 1 \r\nXED_IFORM_VCVTPS2PH_YMMf16_MASKmskw_ZMMf32_IMM8_AVX512 vcvtps2ph ymm1{k1}, zmm2, 1 \r\nXED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512 vcvtps2qq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512 vcvtps2qq xmm1{k1}, xmm2 XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512 vcvtps2qq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512 vcvtps2qq ymm1{k1}, xmm2 XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512 vcvtps2qq zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512 vcvtps2qq zmm1{k1}, ymm2 XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512 vcvtps2udq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512 vcvtps2udq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512 vcvtps2udq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512 vcvtps2udq ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512 vcvtps2udq zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512 vcvtps2udq zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512 vcvtps2uqq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512 vcvtps2uqq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512 vcvtps2uqq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512 vcvtps2uqq ymm1{k1}, xmm2 XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512 vcvtps2uqq zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512 vcvtps2uqq zmm1{k1}, ymm2 XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_MEMf64_AVX512 vcvtqq2pd xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_XMMf64_AVX512 vcvtqq2pd xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_MEMf64_AVX512 vcvtqq2pd ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_YMMf64_AVX512 vcvtqq2pd ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_MEMf64_AVX512 vcvtqq2pd zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_ZMMf64_AVX512 vcvtqq2pd zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128 vcvtqq2ps xmm1{k1}, xmm2 XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256 vcvtqq2ps xmm1{k1}, ymm2 XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512 vcvtqq2ps ymm1{k1}, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/553d2489-5434-48c0-b846-895cd1af8210.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=be3f6906ca2692e7eff8d319769aa1f9d715ab0e4e366220bfbc99dbbe748bf5",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "0d4e4372-b3a7-4a2d-b0ea-cfee1b06196e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 39,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512 vcvtqq2ps ymm1{k1}, zmm2 \r\nXED_IFORM_VCVTSD2SI_GPR32i32_MEMf64_AVX512 vcvtsd2si eax, [rdi] \r\nXED_IFORM_VCVTSD2SI_GPR32d_MEMq vcvtsd2si eax, [rdi] \r\nXED_IFORM_CVTSD2SI_GPR32d_XMMsd vcvtsd2si eax, xmm1 XED_IFORM_VCVTSD2SI_GPR32i32_XMMf64_AVX512 vcvtsd2si eax, xmm1 XED_IFORM_VCVTSD2SI_GPR32d_XMMq vcvtsd2si eax, xmm1 XED_IFORM_VCVTSD2SI_GPR64i64_MEMf64_AVX512 vcvtsd2si rax, [rdi] \r\nXED_IFORM_VCVTSD2SI_GPR64q_MEMq vcvtsd2si rax, [rdi] \r\nXED_IFORM_CVTSD2SI_GPR64q_XMMsd vcvtsd2si rax, xmm1 \r\nXED_IFORM_VCVTSD2SI_GPR64i64_XMMf64_AVX512 vcvtsd2si rax, xmm1 \r\nXED_IFORM_VCVTSD2SI_GPR64q_XMMq vcvtsd2si rax, xmm1 XED_IFORM_CVTSD2SS_XMMss_MEMsd vcvtsd2ss xmm1, xmm1, [rdi] XED_IFORM_CVTSD2SS_XMMss_XMMsd vcvtsd2ss xmm1, xmm1, xmm2 \r\nXED_IFORM_VCVTSD2SS_XMMdq_XMMdq_MEMq vcvtsd2ss xmm1, xmm2, [rdi] XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_XMMq vcvtsd2ss xmm1, xmm2, xmm3 XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_MEMf64_AVX512 vcvtsd2ss xmm1{k1}, xmm2, [rdi] XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_XMMf64_AVX512 vcvtsd2ss xmm1{k1}, xmm2, xmm3 XED_IFORM_VCVTSD2USI_GPR32u32_MEMf64_AVX512 vcvtsd2usi eax, [rdi] \r\nXED_IFORM_VCVTSD2USI_GPR32u32_XMMf64_AVX512 vcvtsd2usi eax, xmm1 \r\nXED_IFORM_VCVTSD2USI_GPR64u64_MEMf64_AVX512 vcvtsd2usi rax, [rdi] \r\nXED_IFORM_VCVTSD2USI_GPR64u64_XMMf64_AVX512 vcvtsd2usi rax, xmm1 \r\nXED_IFORM_CVTSI2SD_XMMsd_GPR32d vcvtsi2sd xmm1, xmm1, eax \r\nXED_IFORM_CVTSI2SD_XMMsd_GPR64q vcvtsi2sd xmm1, xmm1, rax XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR32d vcvtsi2sd xmm1, xmm2, eax \r\nXED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR32i32_AVX512 vcvtsi2sd xmm1, xmm2, eax \r\nXED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR64i64_AVX512 vcvtsi2sd xmm1, xmm2, rax XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR64q vcvtsi2sd xmm1, xmm2, rax \r\nXED_IFORM_CVTSI2SS_XMMss_GPR32d vcvtsi2ss xmm1, xmm1, eax \r\nXED_IFORM_CVTSI2SS_XMMss_GPR64q vcvtsi2ss xmm1, xmm1, rax XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR32i32_AVX512 vcvtsi2ss xmm1, xmm2, eax XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR32d vcvtsi2ss xmm1, xmm2, eax \r\nXED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR64i64_AVX512 vcvtsi2ss xmm1, xmm2, rax \r\nXED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR64q vcvtsi2ss xmm1, xmm2, rax \r\nXED_IFORM_CVTSS2SD_XMMsd_MEMss vcvtss2sd xmm1, xmm1, [rdi] \r\nXED_IFORM_CVTSS2SD_XMMsd_XMMss vcvtss2sd xmm1, xmm1, xmm2 \r\nXED_IFORM_VCVTSS2SD_XMMdq_XMMdq_MEMd vcvtss2sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VCVTSS2SD_XMMdq_XMMdq_XMMd vcvtss2sd xmm1, xmm2, xmm3 XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_MEMf32_AVX512 vcvtss2sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_XMMf32_AVX512 vcvtss2sd xmm1{k1}, xmm2, xmm3 XED_IFORM_VCVTSS2SI_GPR32d_MEMd vcvtss2si eax, [rdi] XED_IFORM_VCVTSS2SI_GPR32i32_MEMf32_AVX512 vcvtss2si eax, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/0d4e4372-b3a7-4a2d-b0ea-cfee1b06196e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4e2b1d89998749ca3a105ff6b77d8bacfa7ae2cf11c2fe7c727ba601359dbf65",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 378
      },
      {
        "segments": [
          {
            "segment_id": "dee8f4d1-ba1a-4717-aa7e-762fc8e59ab2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 40,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VCVTSS2SI_GPR32d_XMMd vcvtss2si eax, xmm1 \r\nXED_IFORM_CVTSS2SI_GPR32d_XMMss vcvtss2si eax, xmm1 XED_IFORM_VCVTSS2SI_GPR32i32_XMMf32_AVX512 vcvtss2si eax, xmm1 \r\nXED_IFORM_VCVTSS2SI_GPR64q_MEMd vcvtss2si rax, [rdi] XED_IFORM_VCVTSS2SI_GPR64i64_MEMf32_AVX512 vcvtss2si rax, [rdi] \r\nXED_IFORM_VCVTSS2SI_GPR64i64_XMMf32_AVX512 vcvtss2si rax, xmm1 \r\nXED_IFORM_CVTSS2SI_GPR64q_XMMss vcvtss2si rax, xmm1 XED_IFORM_VCVTSS2SI_GPR64q_XMMd vcvtss2si rax, xmm1 XED_IFORM_VCVTSS2USI_GPR32u32_MEMf32_AVX512 vcvtss2usi eax, [rdi] \r\nXED_IFORM_VCVTSS2USI_GPR32u32_XMMf32_AVX512 vcvtss2usi eax, xmm1 \r\nXED_IFORM_VCVTSS2USI_GPR64u64_MEMf32_AVX512 vcvtss2usi rax, [rdi] \r\nXED_IFORM_VCVTSS2USI_GPR64u64_XMMf32_AVX512 vcvtss2usi rax, xmm1 \r\nXED_IFORM_CVTTPD2DQ_XMMdq_MEMpd vcvttpd2dq xmm1, [rdi] \r\nXED_IFORM_CVTTPD2DQ_XMMdq_XMMpd vcvttpd2dq xmm1, xmm2 \r\nXED_IFORM_VCVTTPD2DQ_XMMdq_XMMdq vcvttpd2dq xmm1, xmm2 XED_IFORM_VCVTTPD2DQ_XMMdq_YMMqq vcvttpd2dq xmm1, ymm2 XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128 vcvttpd2dq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256 vcvttpd2dq xmm1{k1}, ymm2 XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512 vcvttpd2dq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512 vcvttpd2dq ymm1{k1}, zmm2 \r\nXED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512 vcvttpd2qq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512 vcvttpd2qq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512 vcvttpd2qq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512 vcvttpd2qq ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512 vcvttpd2qq zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512 vcvttpd2qq zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128 vcvttpd2udq xmm1{k1}, xmm2 XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256 vcvttpd2udq xmm1{k1}, ymm2 \r\nXED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512 vcvttpd2udq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512 vcvttpd2udq ymm1{k1}, zmm2 \r\nXED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512 vcvttpd2uqq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512 vcvttpd2uqq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512 vcvttpd2uqq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512 vcvttpd2uqq ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512 vcvttpd2uqq zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512 vcvttpd2uqq zmm1{k1}, zmm2 \r\nXED_IFORM_CVTTPS2DQ_XMMdq_MEMps vcvttps2dq xmm1, [rdi] XED_IFORM_VCVTTPS2DQ_XMMdq_MEMdq vcvttps2dq xmm1, [rdi] XED_IFORM_VCVTTPS2DQ_XMMdq_XMMdq vcvttps2dq xmm1, xmm2 \r\nXED_IFORM_CVTTPS2DQ_XMMdq_XMMps vcvttps2dq xmm1, xmm2 XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512 vcvttps2dq xmm1{k1}, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/dee8f4d1-ba1a-4717-aa7e-762fc8e59ab2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=78d3171ae2f738c4f602a9fb25c7b9d7c07a2834546db513c58859826d0de88a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "cd5e8767-fd43-4a63-91d7-1745a2b87eb3",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 41,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512 vcvttps2dq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTTPS2DQ_YMMqq_MEMqq vcvttps2dq ymm1, [rdi] XED_IFORM_VCVTTPS2DQ_YMMqq_YMMqq vcvttps2dq ymm1, ymm2 XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512 vcvttps2dq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512 vcvttps2dq ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512 vcvttps2dq zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512 vcvttps2dq zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512 vcvttps2qq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512 vcvttps2qq xmm1{k1}, xmm2 XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512 vcvttps2qq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512 vcvttps2qq ymm1{k1}, xmm2 XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512 vcvttps2qq zmm1{k1}, [rdi] XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512 vcvttps2qq zmm1{k1}, ymm2 XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512 vcvttps2udq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512 vcvttps2udq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512 vcvttps2udq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512 vcvttps2udq ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512 vcvttps2udq zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512 vcvttps2udq zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512 vcvttps2uqq xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512 vcvttps2uqq xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512 vcvttps2uqq ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512 vcvttps2uqq ymm1{k1}, xmm2 XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512 vcvttps2uqq zmm1{k1}, [rdi] XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512 vcvttps2uqq zmm1{k1}, ymm2 XED_IFORM_VCVTTSD2SI_GPR32i32_MEMf64_AVX512 vcvttsd2si eax, [rdi] XED_IFORM_VCVTTSD2SI_GPR32d_MEMq vcvttsd2si eax, [rdi] XED_IFORM_CVTTSD2SI_GPR32d_XMMsd vcvttsd2si eax, xmm1 XED_IFORM_VCVTTSD2SI_GPR32i32_XMMf64_AVX512 vcvttsd2si eax, xmm1 \r\nXED_IFORM_VCVTTSD2SI_GPR32d_XMMq vcvttsd2si eax, xmm1 \r\nXED_IFORM_VCVTTSD2SI_GPR64i64_MEMf64_AVX512 vcvttsd2si rax, [rdi] XED_IFORM_VCVTTSD2SI_GPR64q_MEMq vcvttsd2si rax, [rdi] XED_IFORM_VCVTTSD2SI_GPR64q_XMMq vcvttsd2si rax, xmm1 XED_IFORM_VCVTTSD2SI_GPR64i64_XMMf64_AVX512 vcvttsd2si rax, xmm1 \r\nXED_IFORM_CVTTSD2SI_GPR64q_XMMsd vcvttsd2si rax, xmm1 \r\nXED_IFORM_VCVTTSD2USI_GPR32u32_MEMf64_AVX512 vcvttsd2usi eax, [rdi] \r\nXED_IFORM_VCVTTSD2USI_GPR32u32_XMMf64_AVX512 vcvttsd2usi eax, xmm1 XED_IFORM_VCVTTSD2USI_GPR64u64_MEMf64_AVX512 vcvttsd2usi rax, [rdi] \r\nXED_IFORM_VCVTTSD2USI_GPR64u64_XMMf64_AVX512 vcvttsd2usi rax, xmm1 XED_IFORM_VCVTTSS2SI_GPR32d_MEMd vcvttss2si eax, [rdi] XED_IFORM_VCVTTSS2SI_GPR32i32_MEMf32_AVX512 vcvttss2si eax, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/cd5e8767-fd43-4a63-91d7-1745a2b87eb3.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b1ce541dc45ee43c36972c1030773bf69049862463eb6f085071a69e455a0688",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 344
      },
      {
        "segments": [
          {
            "segment_id": "0a6c77da-a3f9-4fcb-8438-5b5257b003ec",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 42,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VCVTTSS2SI_GPR32d_XMMd vcvttss2si eax, xmm1 \r\nXED_IFORM_CVTTSS2SI_GPR32d_XMMss vcvttss2si eax, xmm1 \r\nXED_IFORM_VCVTTSS2SI_GPR32i32_XMMf32_AVX512 vcvttss2si eax, xmm1 \r\nXED_IFORM_VCVTTSS2SI_GPR64i64_MEMf32_AVX512 vcvttss2si rax, [rdi] \r\nXED_IFORM_VCVTTSS2SI_GPR64q_MEMd vcvttss2si rax, [rdi] XED_IFORM_VCVTTSS2SI_GPR64i64_XMMf32_AVX512 vcvttss2si rax, xmm1 \r\nXED_IFORM_CVTTSS2SI_GPR64q_XMMss vcvttss2si rax, xmm1 \r\nXED_IFORM_VCVTTSS2SI_GPR64q_XMMd vcvttss2si rax, xmm1 XED_IFORM_VCVTTSS2USI_GPR32u32_MEMf32_AVX512 vcvttss2usi eax, [rdi] XED_IFORM_VCVTTSS2USI_GPR32u32_XMMf32_AVX512 vcvttss2usi eax, xmm1 XED_IFORM_VCVTTSS2USI_GPR64u64_MEMf32_AVX512 vcvttss2usi rax, [rdi] XED_IFORM_VCVTTSS2USI_GPR64u64_XMMf32_AVX512 vcvttss2usi rax, xmm1 XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_MEMu32_AVX512 vcvtudq2pd xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_XMMu32_AVX512 vcvtudq2pd xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_MEMu32_AVX512 vcvtudq2pd ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_XMMu32_AVX512 vcvtudq2pd ymm1{k1}, xmm2 XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_MEMu32_AVX512 vcvtudq2pd zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_YMMu32_AVX512 vcvtudq2pd zmm1{k1}, ymm2 XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_MEMu32_AVX512 vcvtudq2ps xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_XMMu32_AVX512 vcvtudq2ps xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_MEMu32_AVX512 vcvtudq2ps ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_YMMu32_AVX512 vcvtudq2ps ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_MEMu32_AVX512 vcvtudq2ps zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_ZMMu32_AVX512 vcvtudq2ps zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_MEMu64_AVX512 vcvtuqq2pd xmm1{k1}, [rdi] \r\nXED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_XMMu64_AVX512 vcvtuqq2pd xmm1{k1}, xmm2 \r\nXED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_MEMu64_AVX512 vcvtuqq2pd ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_YMMu64_AVX512 vcvtuqq2pd ymm1{k1}, ymm2 \r\nXED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_MEMu64_AVX512 vcvtuqq2pd zmm1{k1}, [rdi] \r\nXED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_ZMMu64_AVX512 vcvtuqq2pd zmm1{k1}, zmm2 \r\nXED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128 vcvtuqq2ps xmm1{k1}, xmm2 XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256 vcvtuqq2ps xmm1{k1}, ymm2 XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512 vcvtuqq2ps ymm1{k1}, [rdi] \r\nXED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512 vcvtuqq2ps ymm1{k1}, zmm2 XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR32u32_AVX512 vcvtusi2sd xmm1, xmm2, eax \r\nXED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR64u64_AVX512 vcvtusi2sd xmm1, xmm2, rax \r\nXED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR32u32_AVX512 vcvtusi2ss xmm1, xmm2, eax XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR64u64_AVX512 vcvtusi2ss xmm1, xmm2, rax \r\nXED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 vdbpsadbw xmm1{k1}, xmm2, [rdi], 1 XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 vdbpsadbw xmm1{k1}, xmm2, xmm3, 1 XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 vdbpsadbw ymm1{k1}, ymm2, [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/0a6c77da-a3f9-4fcb-8438-5b5257b003ec.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6d368808a3fb5f05e0fe4f0006ecd254d4842c23eb81b33ccc1d123af8fa8ec7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a9e28c69-f28f-40fa-9721-37e312db251b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 43,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 vdbpsadbw ymm1{k1}, ymm2, ymm3, 1 \r\nXED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 vdbpsadbw zmm1{k1}, zmm2, [rdi], 1 XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 vdbpsadbw zmm1{k1}, zmm2, zmm3, 1 \r\nXED_IFORM_DIVPD_XMMpd_MEMpd vdivpd xmm1, xmm1, [rdi] XED_IFORM_DIVPD_XMMpd_XMMpd vdivpd xmm1, xmm1, xmm2 XED_IFORM_VDIVPD_XMMdq_XMMdq_MEMdq vdivpd xmm1, xmm2, [rdi] XED_IFORM_VDIVPD_XMMdq_XMMdq_XMMdq vdivpd xmm1, xmm2, xmm3 XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vdivpd xmm1{k1}, xmm2, [rdi] XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vdivpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VDIVPD_YMMqq_YMMqq_MEMqq vdivpd ymm1, ymm2, [rdi] \r\nXED_IFORM_VDIVPD_YMMqq_YMMqq_YMMqq vdivpd ymm1, ymm2, ymm3 \r\nXED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vdivpd ymm1{k1}, ymm2, [rdi] XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vdivpd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vdivpd zmm1{k1}, zmm2, [rdi] XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vdivpd zmm1{k1}, zmm2, zmm3 XED_IFORM_DIVPS_XMMps_MEMps vdivps xmm1, xmm1, [rdi] XED_IFORM_DIVPS_XMMps_XMMps vdivps xmm1, xmm1, xmm2 \r\nXED_IFORM_VDIVPS_XMMdq_XMMdq_MEMdq vdivps xmm1, xmm2, [rdi] XED_IFORM_VDIVPS_XMMdq_XMMdq_XMMdq vdivps xmm1, xmm2, xmm3 XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vdivps xmm1{k1}, xmm2, [rdi] XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vdivps xmm1{k1}, xmm2, xmm3 XED_IFORM_VDIVPS_YMMqq_YMMqq_MEMqq vdivps ymm1, ymm2, [rdi] XED_IFORM_VDIVPS_YMMqq_YMMqq_YMMqq vdivps ymm1, ymm2, ymm3 XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vdivps ymm1{k1}, ymm2, [rdi] XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vdivps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vdivps zmm1{k1}, zmm2, [rdi] XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vdivps zmm1{k1}, zmm2, zmm3 XED_IFORM_DIVSD_XMMsd_MEMsd vdivsd xmm1, xmm1, [rdi] XED_IFORM_DIVSD_XMMsd_XMMsd vdivsd xmm1, xmm1, xmm2 XED_IFORM_VDIVSD_XMMdq_XMMdq_MEMq vdivsd xmm1, xmm2, [rdi] XED_IFORM_VDIVSD_XMMdq_XMMdq_XMMq vdivsd xmm1, xmm2, xmm3 \r\nXED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vdivsd xmm1{k1}, xmm2, [rdi] XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vdivsd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_DIVSS_XMMss_MEMss vdivss xmm1, xmm1, [rdi] XED_IFORM_DIVSS_XMMss_XMMss vdivss xmm1, xmm1, xmm2 \r\nXED_IFORM_VDIVSS_XMMdq_XMMdq_MEMd vdivss xmm1, xmm2, [rdi] XED_IFORM_VDIVSS_XMMdq_XMMdq_XMMd vdivss xmm1, xmm2, xmm3 \r\nXED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vdivss xmm1{k1}, xmm2, [rdi] XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vdivss xmm1{k1}, xmm2, xmm3 XED_IFORM_DPPD_XMMdq_MEMdq_IMMb vdppd xmm1, xmm1, [rdi], 1 XED_IFORM_DPPD_XMMdq_XMMdq_IMMb vdppd xmm1, xmm1, xmm2, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/a9e28c69-f28f-40fa-9721-37e312db251b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=05418a09fb514865cafb2eb9adc86c94f5f61156c4f42b7153f39f5a82dee6c2",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 400
      },
      {
        "segments": [
          {
            "segment_id": "7be0466c-adc8-431a-9c71-eccdcc11a55a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 44,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VDPPD_XMMdq_XMMdq_MEMdq_IMMb vdppd xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VDPPD_XMMdq_XMMdq_XMMdq_IMMb vdppd xmm1, xmm2, xmm3, 1 XED_IFORM_DPPS_XMMdq_MEMdq_IMMb vdpps xmm1, xmm1, [rdi], 1 XED_IFORM_DPPS_XMMdq_XMMdq_IMMb vdpps xmm1, xmm1, xmm2, 1 XED_IFORM_VDPPS_XMMdq_XMMdq_MEMdq_IMMb vdpps xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VDPPS_XMMdq_XMMdq_XMMdq_IMMb vdpps xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_VDPPS_YMMqq_YMMqq_MEMqq_IMMb vdpps ymm1, ymm2, [rdi], 1 \r\nXED_IFORM_VDPPS_YMMqq_YMMqq_YMMqq_IMMb vdpps ymm1, ymm2, ymm3, 1 \r\nXED_IFORM_VEXPANDPD_XMMf64_MASKmskw_MEMf64_AVX512 vexpandpd xmm1{k1}, [rdi] XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_XMMf64_AVX512 vexpandpd xmm1{k1}, xmm2 XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_MEMf64_AVX512 vexpandpd ymm1{k1}, [rdi] XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_YMMf64_AVX512 vexpandpd ymm1{k1}, ymm2 \r\nXED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_MEMf64_AVX512 vexpandpd zmm1{k1}, [rdi] XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_ZMMf64_AVX512 vexpandpd zmm1{k1}, zmm2 XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_MEMf32_AVX512 vexpandps xmm1{k1}, [rdi] XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_XMMf32_AVX512 vexpandps xmm1{k1}, xmm2 XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_MEMf32_AVX512 vexpandps ymm1{k1}, [rdi] XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_YMMf32_AVX512 vexpandps ymm1{k1}, ymm2 \r\nXED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_MEMf32_AVX512 vexpandps zmm1{k1}, [rdi] XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_ZMMf32_AVX512 vexpandps zmm1{k1}, zmm2 XED_IFORM_VEXTRACTF128_MEMdq_YMMdq_IMMb vextractf128 [rdi], ymm1, 1 XED_IFORM_VEXTRACTF128_XMMdq_YMMdq_IMMb vextractf128 xmm1, ymm2, 1 \r\nXED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_YMMf32_IMM8_AVX512 vextractf32x4 [rdi]{k1}, ymm1, 1 XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512 vextractf32x4 [rdi]{k1}, zmm1, 1 XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_YMMf32_IMM8_AVX512 vextractf32x4 xmm1{k1}, ymm2, 1 XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_ZMMf32_IMM8_AVX512 vextractf32x4 xmm1{k1}, zmm2, 1 \r\nXED_IFORM_VEXTRACTF32X8_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512 vextractf32x8 [rdi]{k1}, zmm1, 1 XED_IFORM_VEXTRACTF32X8_YMMf32_MASKmskw_ZMMf32_IMM8_AVX512 vextractf32x8 ymm1{k1}, zmm2, 1 XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_YMMf64_IMM8_AVX512 vextractf64x2 [rdi]{k1}, ymm1, 1 XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512 vextractf64x2 [rdi]{k1}, zmm1, 1 XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_YMMf64_IMM8_AVX512 vextractf64x2 xmm1{k1}, ymm2, 1 XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_ZMMf64_IMM8_AVX512 vextractf64x2 xmm1{k1}, zmm2, 1 \r\nXED_IFORM_VEXTRACTF64X4_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512 vextractf64x4 [rdi]{k1}, zmm1, 1 XED_IFORM_VEXTRACTF64X4_YMMf64_MASKmskw_ZMMf64_IMM8_AVX512 vextractf64x4 ymm1{k1}, zmm2, 1 XED_IFORM_VEXTRACTI128_MEMdq_YMMqq_IMMb vextracti128 [rdi], ymm1, 1 XED_IFORM_VEXTRACTI128_XMMdq_YMMqq_IMMb vextracti128 xmm1, ymm2, 1 XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_YMMu32_IMM8_AVX512 vextracti32x4 [rdi]{k1}, ymm1, 1 XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512 vextracti32x4 [rdi]{k1}, zmm1, 1 XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_YMMu32_IMM8_AVX512 vextracti32x4 xmm1{k1}, ymm2, 1 \r\nXED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_ZMMu32_IMM8_AVX512 vextracti32x4 xmm1{k1}, zmm2, 1 XED_IFORM_VEXTRACTI32X8_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512 vextracti32x8 [rdi]{k1}, zmm1, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/7be0466c-adc8-431a-9c71-eccdcc11a55a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=85181b86ae14515621f505d6365e01d862a83840de5d5829d3dc95553fe36ed9",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "2294aaf1-a345-41f0-8986-a417439abd8a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 45,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VEXTRACTI32X8_YMMu32_MASKmskw_ZMMu32_IMM8_AVX512 vextracti32x8 ymm1{k1}, zmm2, 1 \r\nXED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_YMMu64_IMM8_AVX512 vextracti64x2 [rdi]{k1}, ymm1, 1 XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512 vextracti64x2 [rdi]{k1}, zmm1, 1 XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_YMMu64_IMM8_AVX512 vextracti64x2 xmm1{k1}, ymm2, 1 \r\nXED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_ZMMu64_IMM8_AVX512 vextracti64x2 xmm1{k1}, zmm2, 1 XED_IFORM_VEXTRACTI64X4_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512 vextracti64x4 [rdi]{k1}, zmm1, 1 XED_IFORM_VEXTRACTI64X4_YMMu64_MASKmskw_ZMMu64_IMM8_AVX512 vextracti64x4 ymm1{k1}, zmm2, 1 XED_IFORM_VEXTRACTPS_MEMd_XMMdq_IMMb vextractps [rdi], xmm1, 1 XED_IFORM_EXTRACTPS_MEMd_XMMps_IMMb vextractps [rdi], xmm1, 1 \r\nXED_IFORM_VEXTRACTPS_MEMf32_XMMf32_IMM8_AVX512 vextractps [rdi], xmm1, 1 \r\nXED_IFORM_VEXTRACTPS_GPR32_XMMdq_IMMb vextractps eax, xmm1, 1 \r\nXED_IFORM_EXTRACTPS_GPR32d_XMMdq_IMMb vextractps eax, xmm1, 1 \r\nXED_IFORM_VEXTRACTPS_GPR32f32_XMMf32_IMM8_AVX512 vextractps eax, xmm1, 1 \r\nXED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 vfixupimmpd xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 vfixupimmpd xmm1{k1}, xmm2, xmm3, \r\nXED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 vfixupimmpd ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 vfixupimmpd ymm1{k1}, ymm2, ymm3, \r\nXED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 vfixupimmpd zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 vfixupimmpd zmm1{k1}, zmm2, zmm3, \r\nXED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 vfixupimmps xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 vfixupimmps xmm1{k1}, xmm2, xmm3, \r\nXED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 vfixupimmps ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 vfixupimmps ymm1{k1}, ymm2, ymm3, \r\nXED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 vfixupimmps zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 vfixupimmps zmm1{k1}, zmm2, zmm3, 1 \r\nXED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 vfixupimmsd xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 vfixupimmsd xmm1{k1}, xmm2, xmm3, \r\nXED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 vfixupimmss xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 vfixupimmss xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VFMADD132PD_XMMdq_XMMdq_MEMdq vfmadd132pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD132PD_XMMdq_XMMdq_XMMdq vfmadd132pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmadd132pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmadd132pd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD132PD_YMMqq_YMMqq_MEMqq vfmadd132pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADD132PD_YMMqq_YMMqq_YMMqq vfmadd132pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmadd132pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmadd132pd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmadd132pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmadd132pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMADD132PS_XMMdq_XMMdq_MEMdq vfmadd132ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD132PS_XMMdq_XMMdq_XMMdq vfmadd132ps xmm1, xmm2, xmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/2294aaf1-a345-41f0-8986-a417439abd8a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bf7e86fda8b1bd5974a67752aaf13d7708658cc49d854def29489483b4a2e081",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 432
      },
      {
        "segments": [
          {
            "segment_id": "3dd3f425-8d0b-4739-ac6b-b0db7a7c841a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 46,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmadd132ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmadd132ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD132PS_YMMqq_YMMqq_MEMqq vfmadd132ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADD132PS_YMMqq_YMMqq_YMMqq vfmadd132ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmadd132ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmadd132ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmadd132ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmadd132ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMADD132SD_XMMdq_XMMq_MEMq vfmadd132sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD132SD_XMMdq_XMMq_XMMq vfmadd132sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmadd132sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmadd132sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD132SS_XMMdq_XMMd_MEMd vfmadd132ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD132SS_XMMdq_XMMd_XMMd vfmadd132ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmadd132ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmadd132ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD213PD_XMMdq_XMMdq_MEMdq vfmadd213pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD213PD_XMMdq_XMMdq_XMMdq vfmadd213pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmadd213pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmadd213pd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD213PD_YMMqq_YMMqq_MEMqq vfmadd213pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADD213PD_YMMqq_YMMqq_YMMqq vfmadd213pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmadd213pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmadd213pd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmadd213pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmadd213pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMADD213PS_XMMdq_XMMdq_MEMdq vfmadd213ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD213PS_XMMdq_XMMdq_XMMdq vfmadd213ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmadd213ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmadd213ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD213PS_YMMqq_YMMqq_MEMqq vfmadd213ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADD213PS_YMMqq_YMMqq_YMMqq vfmadd213ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmadd213ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmadd213ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmadd213ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmadd213ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMADD213SD_XMMdq_XMMq_MEMq vfmadd213sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD213SD_XMMdq_XMMq_XMMq vfmadd213sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmadd213sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmadd213sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD213SS_XMMdq_XMMd_MEMd vfmadd213ss xmm1, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/3dd3f425-8d0b-4739-ac6b-b0db7a7c841a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8c4acb861f3cf0f4e03036bd057b0f01ef5ded26c6ba4f679c7f06a90b507cb1",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "bf6676bf-e8fd-4e93-8045-050bc149b835",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 47,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFMADD213SS_XMMdq_XMMd_XMMd vfmadd213ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmadd213ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmadd213ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD231PD_XMMdq_XMMdq_MEMdq vfmadd231pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD231PD_XMMdq_XMMdq_XMMdq vfmadd231pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmadd231pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmadd231pd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD231PD_YMMqq_YMMqq_MEMqq vfmadd231pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADD231PD_YMMqq_YMMqq_YMMqq vfmadd231pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmadd231pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmadd231pd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmadd231pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmadd231pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMADD231PS_XMMdq_XMMdq_MEMdq vfmadd231ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD231PS_XMMdq_XMMdq_XMMdq vfmadd231ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmadd231ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmadd231ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD231PS_YMMqq_YMMqq_MEMqq vfmadd231ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADD231PS_YMMqq_YMMqq_YMMqq vfmadd231ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmadd231ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmadd231ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmadd231ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmadd231ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMADD231SD_XMMdq_XMMq_MEMq vfmadd231sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD231SD_XMMdq_XMMq_XMMq vfmadd231sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmadd231sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmadd231sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADD231SS_XMMdq_XMMd_MEMd vfmadd231ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADD231SS_XMMdq_XMMd_XMMd vfmadd231ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmadd231ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmadd231ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_MEMdq vfmaddsub132pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_XMMdq vfmaddsub132pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmaddsub132pd xmm1{k1}, xmm2, [rd \r\nXED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmaddsub132pd xmm1{k1}, xmm2, xm \r\nXED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_MEMqq vfmaddsub132pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_YMMqq vfmaddsub132pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmaddsub132pd ymm1{k1}, ymm2, [rd \r\nXED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmaddsub132pd ymm1{k1}, ymm2, ym \r\nXED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmaddsub132pd zmm1{k1}, zmm2, [rd \r\nXED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmaddsub132pd zmm1{k1}, zmm2, zm \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/bf6676bf-e8fd-4e93-8045-050bc149b835.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=45265e7d3b350cf21987698fc993ac638622a97a4ef334d491c84d33cd951ada",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "d418a188-34cb-4355-9043-721eb5c1c52e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 48,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_MEMdq vfmaddsub132ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_XMMdq vfmaddsub132ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmaddsub132ps xmm1{k1}, xmm2, [rdi \r\nXED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmaddsub132ps xmm1{k1}, xmm2, xm \r\nXED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_MEMqq vfmaddsub132ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_YMMqq vfmaddsub132ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmaddsub132ps ymm1{k1}, ymm2, [rdi \r\nXED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmaddsub132ps ymm1{k1}, ymm2, ym \r\nXED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmaddsub132ps zmm1{k1}, zmm2, [rdi \r\nXED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmaddsub132ps zmm1{k1}, zmm2, zmm \r\nXED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_MEMdq vfmaddsub213pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_XMMdq vfmaddsub213pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmaddsub213pd xmm1{k1}, xmm2, [rd \r\nXED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmaddsub213pd xmm1{k1}, xmm2, xm \r\nXED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_MEMqq vfmaddsub213pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_YMMqq vfmaddsub213pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmaddsub213pd ymm1{k1}, ymm2, [rd \r\nXED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmaddsub213pd ymm1{k1}, ymm2, ym \r\nXED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmaddsub213pd zmm1{k1}, zmm2, [rd \r\nXED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmaddsub213pd zmm1{k1}, zmm2, zm \r\nXED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_MEMdq vfmaddsub213ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_XMMdq vfmaddsub213ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmaddsub213ps xmm1{k1}, xmm2, [rdi \r\nXED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmaddsub213ps xmm1{k1}, xmm2, xm \r\nXED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_MEMqq vfmaddsub213ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_YMMqq vfmaddsub213ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmaddsub213ps ymm1{k1}, ymm2, [rdi \r\nXED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmaddsub213ps ymm1{k1}, ymm2, ym \r\nXED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmaddsub213ps zmm1{k1}, zmm2, [rdi \r\nXED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmaddsub213ps zmm1{k1}, zmm2, zmm \r\nXED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_MEMdq vfmaddsub231pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_XMMdq vfmaddsub231pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmaddsub231pd xmm1{k1}, xmm2, [rd \r\nXED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmaddsub231pd xmm1{k1}, xmm2, xm \r\nXED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_MEMqq vfmaddsub231pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_YMMqq vfmaddsub231pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmaddsub231pd ymm1{k1}, ymm2, [rd \r\nXED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmaddsub231pd ymm1{k1}, ymm2, ym \r\nXED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmaddsub231pd zmm1{k1}, zmm2, [rd \r\nXED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmaddsub231pd zmm1{k1}, zmm2, zm \r\nXED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_MEMdq vfmaddsub231ps xmm1, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/d418a188-34cb-4355-9043-721eb5c1c52e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=318911d6279f5f3aa1a720c8135187659960fc251e29138eab46f23ffc642e41",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "059aaff3-64f4-4f5b-995f-0393a10bd573",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 49,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_XMMdq vfmaddsub231ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmaddsub231ps xmm1{k1}, xmm2, [rdi \r\nXED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmaddsub231ps xmm1{k1}, xmm2, xm \r\nXED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_MEMqq vfmaddsub231ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_YMMqq vfmaddsub231ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmaddsub231ps ymm1{k1}, ymm2, [rdi \r\nXED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmaddsub231ps ymm1{k1}, ymm2, ym \r\nXED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmaddsub231ps zmm1{k1}, zmm2, [rdi \r\nXED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmaddsub231ps zmm1{k1}, zmm2, zmm \r\nXED_IFORM_VFMSUB132PD_XMMdq_XMMdq_MEMdq vfmsub132pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB132PD_XMMdq_XMMdq_XMMdq vfmsub132pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmsub132pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmsub132pd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUB132PD_YMMqq_YMMqq_MEMqq vfmsub132pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUB132PD_YMMqq_YMMqq_YMMqq vfmsub132pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmsub132pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmsub132pd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmsub132pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmsub132pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMSUB132PS_XMMdq_XMMdq_MEMdq vfmsub132ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB132PS_XMMdq_XMMdq_XMMdq vfmsub132ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmsub132ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmsub132ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUB132PS_YMMqq_YMMqq_MEMqq vfmsub132ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUB132PS_YMMqq_YMMqq_YMMqq vfmsub132ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmsub132ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmsub132ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmsub132ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmsub132ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMSUB132SD_XMMdq_XMMq_MEMq vfmsub132sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB132SD_XMMdq_XMMq_XMMq vfmsub132sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmsub132sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmsub132sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUB132SS_XMMdq_XMMd_MEMd vfmsub132ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB132SS_XMMdq_XMMd_XMMd vfmsub132ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmsub132ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmsub132ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUB213PD_XMMdq_XMMdq_MEMdq vfmsub213pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB213PD_XMMdq_XMMdq_XMMdq vfmsub213pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmsub213pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmsub213pd xmm1{k1}, xmm2, xmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/059aaff3-64f4-4f5b-995f-0393a10bd573.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2f7582395f7ed2be8da3eb7fff479ad37f12fc0e8496b55f8f6211ecb0034e86",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "68109288-58d7-435a-acc6-ff0be998ee08",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 50,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_MEMqq vfmsub213pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUB213PD_YMMqq_YMMqq_YMMqq vfmsub213pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmsub213pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmsub213pd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmsub213pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmsub213pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMSUB213PS_XMMdq_XMMdq_MEMdq vfmsub213ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB213PS_XMMdq_XMMdq_XMMdq vfmsub213ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmsub213ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmsub213ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUB213PS_YMMqq_YMMqq_MEMqq vfmsub213ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUB213PS_YMMqq_YMMqq_YMMqq vfmsub213ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmsub213ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmsub213ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmsub213ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmsub213ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMSUB213SD_XMMdq_XMMq_MEMq vfmsub213sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB213SD_XMMdq_XMMq_XMMq vfmsub213sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmsub213sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmsub213sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUB213SS_XMMdq_XMMd_MEMd vfmsub213ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB213SS_XMMdq_XMMd_XMMd vfmsub213ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmsub213ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmsub213ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUB231PD_XMMdq_XMMdq_MEMdq vfmsub231pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB231PD_XMMdq_XMMdq_XMMdq vfmsub231pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmsub231pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmsub231pd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUB231PD_YMMqq_YMMqq_MEMqq vfmsub231pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUB231PD_YMMqq_YMMqq_YMMqq vfmsub231pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmsub231pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmsub231pd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmsub231pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmsub231pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMSUB231PS_XMMdq_XMMdq_MEMdq vfmsub231ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB231PS_XMMdq_XMMdq_XMMdq vfmsub231ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmsub231ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmsub231ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUB231PS_YMMqq_YMMqq_MEMqq vfmsub231ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUB231PS_YMMqq_YMMqq_YMMqq vfmsub231ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmsub231ps ymm1{k1}, ymm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/68109288-58d7-435a-acc6-ff0be998ee08.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ce632ee65d1ef9525a0799850edb11d9a87019ea24b5685a2ca390baaefdc48e",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "5aeaa451-7329-49d8-953a-632ed9a83712",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 51,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmsub231ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmsub231ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmsub231ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFMSUB231SD_XMMdq_XMMq_MEMq vfmsub231sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB231SD_XMMdq_XMMq_XMMq vfmsub231sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmsub231sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmsub231sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUB231SS_XMMdq_XMMd_MEMd vfmsub231ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUB231SS_XMMdq_XMMd_XMMd vfmsub231ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmsub231ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmsub231ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_MEMdq vfmsubadd132pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_XMMdq vfmsubadd132pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmsubadd132pd xmm1{k1}, xmm2, [rd \r\nXED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmsubadd132pd xmm1{k1}, xmm2, x\r\nm \r\nXED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_MEMqq vfmsubadd132pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_YMMqq vfmsubadd132pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmsubadd132pd ymm1{k1}, ymm2, [rd \r\nXED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmsubadd132pd ymm1{k1}, ymm2, y\r\nm \r\nXED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmsubadd132pd zmm1{k1}, zmm2, [rd \r\nXED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmsubadd132pd zmm1{k1}, zmm2, zm \r\nXED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_MEMdq vfmsubadd132ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_XMMdq vfmsubadd132ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmsubadd132ps xmm1{k1}, xmm2, [rdi \r\nXED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmsubadd132ps xmm1{k1}, xmm2, xm \r\nXED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_MEMqq vfmsubadd132ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_YMMqq vfmsubadd132ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmsubadd132ps ymm1{k1}, ymm2, [rdi \r\nXED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmsubadd132ps ymm1{k1}, ymm2, ym \r\nXED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmsubadd132ps zmm1{k1}, zmm2, [rdi \r\nXED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmsubadd132ps zmm1{k1}, zmm2, zm\r\nm \r\nXED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_MEMdq vfmsubadd213pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_XMMdq vfmsubadd213pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmsubadd213pd xmm1{k1}, xmm2, [rd \r\nXED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmsubadd213pd xmm1{k1}, xmm2, x\r\nm \r\nXED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_MEMqq vfmsubadd213pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_YMMqq vfmsubadd213pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmsubadd213pd ymm1{k1}, ymm2, [rd \r\nXED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmsubadd213pd ymm1{k1}, ymm2, y\r\nm \r\nXED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmsubadd213pd zmm1{k1}, zmm2, [rd \r\nXED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmsubadd213pd zmm1{k1}, zmm2, zm \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/5aeaa451-7329-49d8-953a-632ed9a83712.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bcaf77bb9803c505084925ddf38cd1d01d4f180aab98841a1d40b2b18935dd0e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 431
      },
      {
        "segments": [
          {
            "segment_id": "5bbcf5b7-3aee-41f1-bb3c-1957bb73e3e8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 52,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_MEMdq vfmsubadd213ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_XMMdq vfmsubadd213ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmsubadd213ps xmm1{k1}, xmm2, [rdi \r\nXED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmsubadd213ps xmm1{k1}, xmm2, xm \r\nXED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_MEMqq vfmsubadd213ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_YMMqq vfmsubadd213ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmsubadd213ps ymm1{k1}, ymm2, [rdi \r\nXED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmsubadd213ps ymm1{k1}, ymm2, ym \r\nXED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmsubadd213ps zmm1{k1}, zmm2, [rdi \r\nXED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmsubadd213ps zmm1{k1}, zmm2, zmm \r\nXED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_MEMdq vfmsubadd231pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_XMMdq vfmsubadd231pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfmsubadd231pd xmm1{k1}, xmm2, [rd \r\nXED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfmsubadd231pd xmm1{k1}, xmm2, xm \r\nXED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_MEMqq vfmsubadd231pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_YMMqq vfmsubadd231pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfmsubadd231pd ymm1{k1}, ymm2, [rd \r\nXED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfmsubadd231pd ymm1{k1}, ymm2, ym \r\nXED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfmsubadd231pd zmm1{k1}, zmm2, [rd \r\nXED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfmsubadd231pd zmm1{k1}, zmm2, zm \r\nXED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_MEMdq vfmsubadd231ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_XMMdq vfmsubadd231ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfmsubadd231ps xmm1{k1}, xmm2, [rdi \r\nXED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfmsubadd231ps xmm1{k1}, xmm2, xm \r\nXED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_MEMqq vfmsubadd231ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_YMMqq vfmsubadd231ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfmsubadd231ps ymm1{k1}, ymm2, [rdi \r\nXED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfmsubadd231ps ymm1{k1}, ymm2, ym \r\nXED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfmsubadd231ps zmm1{k1}, zmm2, [rdi \r\nXED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfmsubadd231ps zmm1{k1}, zmm2, zmm \r\nXED_IFORM_VFNMADD132PD_XMMdq_XMMdq_MEMdq vfnmadd132pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD132PD_XMMdq_XMMdq_XMMdq vfnmadd132pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmadd132pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmadd132pd xmm1{k1}, xmm2, xmm \r\nXED_IFORM_VFNMADD132PD_YMMqq_YMMqq_MEMqq vfnmadd132pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMADD132PD_YMMqq_YMMqq_YMMqq vfnmadd132pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfnmadd132pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfnmadd132pd ymm1{k1}, ymm2, ymm \r\nXED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfnmadd132pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfnmadd132pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMADD132PS_XMMdq_XMMdq_MEMdq vfnmadd132ps xmm1, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/5bbcf5b7-3aee-41f1-bb3c-1957bb73e3e8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9642d89359cb729255989752924e3c0f521681d847410a2cffab4617e6615715",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e27c931a-48be-4066-824f-cfb2a8ca761d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 53,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_XMMdq vfnmadd132ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmadd132ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmadd132ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMADD132PS_YMMqq_YMMqq_MEMqq vfnmadd132ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMADD132PS_YMMqq_YMMqq_YMMqq vfnmadd132ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfnmadd132ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfnmadd132ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfnmadd132ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfnmadd132ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMADD132SD_XMMdq_XMMq_MEMq vfnmadd132sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD132SD_XMMdq_XMMq_XMMq vfnmadd132sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmadd132sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmadd132sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMADD132SS_XMMdq_XMMd_MEMd vfnmadd132ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD132SS_XMMdq_XMMd_XMMd vfnmadd132ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmadd132ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmadd132ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMADD213PD_XMMdq_XMMdq_MEMdq vfnmadd213pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD213PD_XMMdq_XMMdq_XMMdq vfnmadd213pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmadd213pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmadd213pd xmm1{k1}, xmm2, xmm \r\nXED_IFORM_VFNMADD213PD_YMMqq_YMMqq_MEMqq vfnmadd213pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMADD213PD_YMMqq_YMMqq_YMMqq vfnmadd213pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfnmadd213pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfnmadd213pd ymm1{k1}, ymm2, ymm \r\nXED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfnmadd213pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfnmadd213pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMADD213PS_XMMdq_XMMdq_MEMdq vfnmadd213ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD213PS_XMMdq_XMMdq_XMMdq vfnmadd213ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmadd213ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmadd213ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMADD213PS_YMMqq_YMMqq_MEMqq vfnmadd213ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMADD213PS_YMMqq_YMMqq_YMMqq vfnmadd213ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfnmadd213ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfnmadd213ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfnmadd213ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfnmadd213ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMADD213SD_XMMdq_XMMq_MEMq vfnmadd213sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD213SD_XMMdq_XMMq_XMMq vfnmadd213sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmadd213sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmadd213sd xmm1{k1}, xmm2, xmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/e27c931a-48be-4066-824f-cfb2a8ca761d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=199ce4e3bb6c11a79f151d0223dba4ad58ea7e5e1262667216decb18ab6081c3",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "18214a34-e294-49a8-bb80-26d764e39cb5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 54,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFNMADD213SS_XMMdq_XMMd_MEMd vfnmadd213ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD213SS_XMMdq_XMMd_XMMd vfnmadd213ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmadd213ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmadd213ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMADD231PD_XMMdq_XMMdq_MEMdq vfnmadd231pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD231PD_XMMdq_XMMdq_XMMdq vfnmadd231pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmadd231pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmadd231pd xmm1{k1}, xmm2, xmm \r\nXED_IFORM_VFNMADD231PD_YMMqq_YMMqq_MEMqq vfnmadd231pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMADD231PD_YMMqq_YMMqq_YMMqq vfnmadd231pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfnmadd231pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfnmadd231pd ymm1{k1}, ymm2, ymm \r\nXED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfnmadd231pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfnmadd231pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMADD231PS_XMMdq_XMMdq_MEMdq vfnmadd231ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD231PS_XMMdq_XMMdq_XMMdq vfnmadd231ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmadd231ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmadd231ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMADD231PS_YMMqq_YMMqq_MEMqq vfnmadd231ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMADD231PS_YMMqq_YMMqq_YMMqq vfnmadd231ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfnmadd231ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfnmadd231ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfnmadd231ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfnmadd231ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMADD231SD_XMMdq_XMMq_MEMq vfnmadd231sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD231SD_XMMdq_XMMq_XMMq vfnmadd231sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmadd231sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmadd231sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMADD231SS_XMMdq_XMMd_MEMd vfnmadd231ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMADD231SS_XMMdq_XMMd_XMMd vfnmadd231ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmadd231ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmadd231ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_MEMdq vfnmsub132pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_XMMdq vfnmsub132pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmsub132pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmsub132pd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_MEMqq vfnmsub132pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_YMMqq vfnmsub132pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfnmsub132pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfnmsub132pd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfnmsub132pd zmm1{k1}, zmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/18214a34-e294-49a8-bb80-26d764e39cb5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c9d72e90ddb1f76a890c9a71c35510f9b8f69f0e5bb8860c6adf4096471d5a1a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a867ac43-8741-47db-9437-2c2175261be8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 55,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfnmsub132pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_MEMdq vfnmsub132ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_XMMdq vfnmsub132ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmsub132ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmsub132ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_MEMqq vfnmsub132ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_YMMqq vfnmsub132ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfnmsub132ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfnmsub132ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfnmsub132ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfnmsub132ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMSUB132SD_XMMdq_XMMq_MEMq vfnmsub132sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB132SD_XMMdq_XMMq_XMMq vfnmsub132sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmsub132sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmsub132sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB132SS_XMMdq_XMMd_MEMd vfnmsub132ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB132SS_XMMdq_XMMd_XMMd vfnmsub132ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmsub132ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmsub132ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_MEMdq vfnmsub213pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_XMMdq vfnmsub213pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmsub213pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmsub213pd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_MEMqq vfnmsub213pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_YMMqq vfnmsub213pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfnmsub213pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfnmsub213pd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfnmsub213pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfnmsub213pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_MEMdq vfnmsub213ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_XMMdq vfnmsub213ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmsub213ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmsub213ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_MEMqq vfnmsub213ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_YMMqq vfnmsub213ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfnmsub213ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfnmsub213ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfnmsub213ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfnmsub213ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMSUB213SD_XMMdq_XMMq_MEMq vfnmsub213sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB213SD_XMMdq_XMMq_XMMq vfnmsub213sd xmm1, xmm2, xmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/a867ac43-8741-47db-9437-2c2175261be8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0afdd62151ad877fdd05d3f883dda9279053d1a20e9aaad974391b9c3eacd466",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "364ae244-a417-458e-8f42-50da04b3f99d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 56,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmsub213sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmsub213sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB213SS_XMMdq_XMMd_MEMd vfnmsub213ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB213SS_XMMdq_XMMd_XMMd vfnmsub213ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmsub213ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmsub213ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_MEMdq vfnmsub231pd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_XMMdq vfnmsub231pd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmsub231pd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmsub231pd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_MEMqq vfnmsub231pd ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_YMMqq vfnmsub231pd ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vfnmsub231pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vfnmsub231pd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vfnmsub231pd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vfnmsub231pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_MEMdq vfnmsub231ps xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_XMMdq vfnmsub231ps xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmsub231ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmsub231ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_MEMqq vfnmsub231ps ymm1, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_YMMqq vfnmsub231ps ymm1, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vfnmsub231ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vfnmsub231ps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vfnmsub231ps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vfnmsub231ps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VFNMSUB231SD_XMMdq_XMMq_MEMq vfnmsub231sd xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB231SD_XMMdq_XMMq_XMMq vfnmsub231sd xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vfnmsub231sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vfnmsub231sd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB231SS_XMMdq_XMMd_MEMd vfnmsub231ss xmm1, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB231SS_XMMdq_XMMd_XMMd vfnmsub231ss xmm1, xmm2, xmm3 \r\nXED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vfnmsub231ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vfnmsub231ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512 vfpclasspd k1{k1}, xmm1, 1 \r\nXED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_YMMf64_IMM8_AVX512 vfpclasspd k1{k1}, ymm1, 1 XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_ZMMf64_IMM8_AVX512 vfpclasspd k1{k1}, zmm1, 1 XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512 vfpclassps k1{k1}, xmm1, 1 \r\nXED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_YMMf32_IMM8_AVX512 vfpclassps k1{k1}, ymm1, 1 XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_ZMMf32_IMM8_AVX512 vfpclassps k1{k1}, zmm1, 1 \r\nXED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512 vfpclasssd k1{k1}, [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/364ae244-a417-458e-8f42-50da04b3f99d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2c7d871d189f80d0b687e86f98e17305e37ac42aec5cc2de67320639ec0e8c4f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "ba844571-07b7-4545-9d13-2938ffeaa239",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 57,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512 vfpclasssd k1{k1}, xmm1, 1 \r\nXED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512 vfpclassss k1{k1}, [rdi], 1 \r\nXED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512 vfpclassss k1{k1}, xmm1, 1 XED_IFORM_VGATHERDPD_XMMf64_MEMdq_XMMi64_VL128 vgatherdpd xmm1, [rdi+xmm2*1], xm\r\nm \r\nXED_IFORM_VGATHERDPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128 vgatherdpd xmm1{k1}, [rdi+xmm2*1] \r\nXED_IFORM_VGATHERDPD_YMMf64_MEMqq_YMMi64_VL256 vgatherdpd ymm1, [rdi+xmm2*1], ym\r\nm \r\nXED_IFORM_VGATHERDPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256 vgatherdpd ymm1{k1}, [rdi+xmm2*1] \r\nXED_IFORM_VGATHERDPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512 vgatherdpd zmm1{k1}, [rdi+ymm2*1] XED_IFORM_VGATHERDPS_YMMf32_MEMqq_YMMi32_VL256 vgatherdps ymm1, [rdi+ymm2*1], ymm \r\nXED_IFORM_VGATHERDPS_YMMf32_MASKmskw_MEMf32_AVX512_VL256 vgatherdps ymm1{k1}, [rdi+ymm2*1] \r\nXED_IFORM_VGATHERDPS_ZMMf32_MASKmskw_MEMf32_AVX512_VL512 vgatherdps zmm1{k1}, [rdi+zmm2*1] \r\nXED_IFORM_VGATHERQPD_XMMf64_MEMdq_XMMi64_VL128 vgatherqpd xmm1, [rdi+xmm2*1], xm\r\nm \r\nXED_IFORM_VGATHERQPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128 vgatherqpd xmm1{k1}, [rdi+xmm2*1] \r\nXED_IFORM_VGATHERQPD_YMMf64_MEMqq_YMMi64_VL256 vgatherqpd ymm1, [rdi+ymm2*1], ym\r\nm \r\nXED_IFORM_VGATHERQPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256 vgatherqpd ymm1{k1}, [rdi+ymm2*1] XED_IFORM_VGATHERQPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512 vgatherqpd zmm1{k1}, [rdi+zmm2*1] \r\nXED_IFORM_VGATHERQPS_XMMf32_MEMdq_XMMi32_VL256 vgatherqps xmm1, [rdi+xmm2*1], xmm \r\nXED_IFORM_VGATHERQPS_XMMf32_MEMq_XMMi32_VL128 vgatherqps xmm1, [rdi+xmm2*1], xmm XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL256 vgatherqps xmm1{k1}, [rdi+xmm2*1] \r\nXED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128 vgatherqps xmm1{k1}, [rdi+xmm2*1] XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_MEMf64_AVX512 vgetexppd xmm1{k1}, [rdi] \r\nXED_IFORM_VGETEXPPD_XMMf64_MASKmskw_XMMf64_AVX512 vgetexppd xmm1{k1}, xmm2 \r\nXED_IFORM_VGETEXPPD_YMMf64_MASKmskw_MEMf64_AVX512 vgetexppd ymm1{k1}, [rdi] \r\nXED_IFORM_VGETEXPPD_YMMf64_MASKmskw_YMMf64_AVX512 vgetexppd ymm1{k1}, ymm2 \r\nXED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_MEMf64_AVX512 vgetexppd zmm1{k1}, [rdi] \r\nXED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_ZMMf64_AVX512 vgetexppd zmm1{k1}, zmm2 \r\nXED_IFORM_VGETEXPPS_XMMf32_MASKmskw_MEMf32_AVX512 vgetexpps xmm1{k1}, [rdi] \r\nXED_IFORM_VGETEXPPS_XMMf32_MASKmskw_XMMf32_AVX512 vgetexpps xmm1{k1}, xmm2 \r\nXED_IFORM_VGETEXPPS_YMMf32_MASKmskw_MEMf32_AVX512 vgetexpps ymm1{k1}, [rdi] \r\nXED_IFORM_VGETEXPPS_YMMf32_MASKmskw_YMMf32_AVX512 vgetexpps ymm1{k1}, ymm2 \r\nXED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_MEMf32_AVX512 vgetexpps zmm1{k1}, [rdi] \r\nXED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_ZMMf32_AVX512 vgetexpps zmm1{k1}, zmm2 \r\nXED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vgetexpsd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vgetexpsd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vgetexpss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vgetexpss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VGETMANTPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 vgetmantpd xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VGETMANTPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 vgetmantpd xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VGETMANTPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 vgetmantpd ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VGETMANTPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 vgetmantpd ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 vgetmantpd zmm1{k1}, [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/ba844571-07b7-4545-9d13-2938ffeaa239.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5149fa31666816da48009bb5db7659b40e74ed0dfc9e0d49f015d28238600ffc",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 408
      },
      {
        "segments": [
          {
            "segment_id": "87b6c4a0-2e31-4404-a2aa-64c43b9eec77",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 58,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 vgetmantpd zmm1{k1}, zmm2, 1 \r\nXED_IFORM_VGETMANTPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 vgetmantps xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VGETMANTPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 vgetmantps xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VGETMANTPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 vgetmantps ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VGETMANTPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 vgetmantps ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 vgetmantps zmm1{k1}, [rdi], 1 \r\nXED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 vgetmantps zmm1{k1}, zmm2, 1 \r\nXED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 vgetmantsd xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 vgetmantsd xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 vgetmantss xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 vgetmantss xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_HADDPD_XMMpd_MEMpd vhaddpd xmm1, xmm1, [rdi] \r\nXED_IFORM_HADDPD_XMMpd_XMMpd vhaddpd xmm1, xmm1, xmm2 XED_IFORM_VHADDPD_XMMdq_XMMdq_MEMdq vhaddpd xmm1, xmm2, [rdi] \r\nXED_IFORM_VHADDPD_XMMdq_XMMdq_XMMdq vhaddpd xmm1, xmm2, xmm3 \r\nXED_IFORM_VHADDPD_YMMqq_YMMqq_MEMqq vhaddpd ymm1, ymm2, [rdi] XED_IFORM_VHADDPD_YMMqq_YMMqq_YMMqq vhaddpd ymm1, ymm2, ymm3 XED_IFORM_HADDPS_XMMps_MEMps vhaddps xmm1, xmm1, [rdi] \r\nXED_IFORM_HADDPS_XMMps_XMMps vhaddps xmm1, xmm1, xmm2 \r\nXED_IFORM_VHADDPS_XMMdq_XMMdq_MEMdq vhaddps xmm1, xmm2, [rdi] \r\nXED_IFORM_VHADDPS_XMMdq_XMMdq_XMMdq vhaddps xmm1, xmm2, xmm3 XED_IFORM_VHADDPS_YMMqq_YMMqq_MEMqq vhaddps ymm1, ymm2, [rdi] \r\nXED_IFORM_VHADDPS_YMMqq_YMMqq_YMMqq vhaddps ymm1, ymm2, ymm3 XED_IFORM_HSUBPD_XMMpd_MEMpd vhsubpd xmm1, xmm1, [rdi] \r\nXED_IFORM_HSUBPD_XMMpd_XMMpd vhsubpd xmm1, xmm1, xmm2 XED_IFORM_VHSUBPD_XMMdq_XMMdq_MEMdq vhsubpd xmm1, xmm2, [rdi] \r\nXED_IFORM_VHSUBPD_XMMdq_XMMdq_XMMdq vhsubpd xmm1, xmm2, xmm3 XED_IFORM_VHSUBPD_YMMqq_YMMqq_MEMqq vhsubpd ymm1, ymm2, [rdi] \r\nXED_IFORM_VHSUBPD_YMMqq_YMMqq_YMMqq vhsubpd ymm1, ymm2, ymm3 \r\nXED_IFORM_HSUBPS_XMMps_MEMps vhsubps xmm1, xmm1, [rdi] \r\nXED_IFORM_HSUBPS_XMMps_XMMps vhsubps xmm1, xmm1, xmm2 \r\nXED_IFORM_VHSUBPS_XMMdq_XMMdq_MEMdq vhsubps xmm1, xmm2, [rdi] \r\nXED_IFORM_VHSUBPS_XMMdq_XMMdq_XMMdq vhsubps xmm1, xmm2, xmm3 \r\nXED_IFORM_VHSUBPS_YMMqq_YMMqq_MEMqq vhsubps ymm1, ymm2, [rdi] \r\nXED_IFORM_VHSUBPS_YMMqq_YMMqq_YMMqq vhsubps ymm1, ymm2, ymm3 XED_IFORM_VINSERTF128_YMMqq_YMMqq_MEMdq_IMMb vinsertf128 ymm1, ymm2, [rdi], 1 \r\nXED_IFORM_VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb vinsertf128 ymm1, ymm2, xmm3, 1 \r\nXED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 vinsertf32x4 ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_XMMf32_IMM8_AVX512 vinsertf32x4 ymm1{k1}, ymm2, xmm3, 1 \r\nXED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 vinsertf32x4 zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_XMMf32_IMM8_AVX512 vinsertf32x4 zmm1{k1}, zmm2, xmm3, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/87b6c4a0-2e31-4404-a2aa-64c43b9eec77.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8cc922d41b2c549319bd2d0363445a38e37e5276cd26cba25a46fbd04cc505e6",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "9a49d9e2-8752-4bd4-999e-83969d58e195",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 59,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 vinsertf32x8 zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_YMMf32_IMM8_AVX512 vinsertf32x8 zmm1{k1}, zmm2, ymm3, 1 \r\nXED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 vinsertf64x2 ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_XMMf64_IMM8_AVX512 vinsertf64x2 ymm1{k1}, ymm2, xmm3, 1 \r\nXED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 vinsertf64x2 zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_XMMf64_IMM8_AVX512 vinsertf64x2 zmm1{k1}, zmm2, xmm3, 1 \r\nXED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 vinsertf64x4 zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_YMMf64_IMM8_AVX512 vinsertf64x4 zmm1{k1}, zmm2, ymm3, 1 \r\nXED_IFORM_VINSERTI128_YMMqq_YMMqq_MEMdq_IMMb vinserti128 ymm1, ymm2, [rdi], 1 \r\nXED_IFORM_VINSERTI128_YMMqq_YMMqq_XMMdq_IMMb vinserti128 ymm1, ymm2, xmm3, 1 XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 vinserti32x4 ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_XMMu32_IMM8_AVX512 vinserti32x4 ymm1{k1}, ymm2, xmm3, 1 \r\nXED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 vinserti32x4 zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_XMMu32_IMM8_AVX512 vinserti32x4 zmm1{k1}, zmm2, xmm3, 1 \r\nXED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 vinserti32x8 zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_YMMu32_IMM8_AVX512 vinserti32x8 zmm1{k1}, zmm2, ymm3, 1 \r\nXED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 vinserti64x2 ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_XMMu64_IMM8_AVX512 vinserti64x2 ymm1{k1}, ymm2, xmm3, 1 \r\nXED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 vinserti64x2 zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_XMMu64_IMM8_AVX512 vinserti64x2 zmm1{k1}, zmm2, xmm3, 1 \r\nXED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 vinserti64x4 zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_YMMu64_IMM8_AVX512 vinserti64x4 zmm1{k1}, zmm2, ymm3, 1 \r\nXED_IFORM_INSERTPS_XMMps_MEMd_IMMb vinsertps xmm1, xmm1, [rdi], 1 XED_IFORM_INSERTPS_XMMps_XMMps_IMMb vinsertps xmm1, xmm1, xmm2, 1 XED_IFORM_VINSERTPS_XMMdq_XMMdq_MEMd_IMMb vinsertps xmm1, xmm2, [rdi], 1 XED_IFORM_VINSERTPS_XMMf32_XMMf32_MEMf32_IMM8_AVX512 vinsertps xmm1, xmm2, [rdi], 1 XED_IFORM_VINSERTPS_XMMdq_XMMdq_XMMdq_IMMb vinsertps xmm1, xmm2, xmm3, 1 XED_IFORM_VINSERTPS_XMMf32_XMMf32_XMMf32_IMM8_AVX512 vinsertps xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_LDDQU_XMMpd_MEMdq vlddqu xmm1, [rdi] \r\nXED_IFORM_VLDDQU_XMMdq_MEMdq vlddqu xmm1, [rdi] \r\nXED_IFORM_VLDDQU_YMMqq_MEMqq vlddqu ymm1, [rdi] \r\nXED_IFORM_LDMXCSR_MEMd vldmxcsr [rdi] \r\nXED_IFORM_VLDMXCSR_MEMd vldmxcsr [rdi] XED_IFORM_MASKMOVDQU_XMMdq_XMMdq vmaskmovdqu xmm1, xmm2 XED_IFORM_VMASKMOVDQU_XMMdq_XMMdq vmaskmovdqu xmm1, xmm2 XED_IFORM_VMASKMOVPD_MEMdq_XMMdq_XMMdq vmaskmovpd [rdi], xmm1, xmm2 XED_IFORM_VMASKMOVPD_MEMqq_YMMqq_YMMqq vmaskmovpd [rdi], ymm1, ymm2 XED_IFORM_VMASKMOVPD_XMMdq_XMMdq_MEMdq vmaskmovpd xmm1, xmm2, [rdi] \r\nXED_IFORM_VMASKMOVPD_YMMqq_YMMqq_MEMqq vmaskmovpd ymm1, ymm2, [rdi] \r\nXED_IFORM_VMASKMOVPS_MEMdq_XMMdq_XMMdq vmaskmovps [rdi], xmm1, xmm2 XED_IFORM_VMASKMOVPS_MEMqq_YMMqq_YMMqq vmaskmovps [rdi], ymm1, ymm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/9a49d9e2-8752-4bd4-999e-83969d58e195.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6edd757f96b155df96e8503b7ca74cb96e8e99bf00e1bfaa4efd5a691b9d3ae7",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 455
      },
      {
        "segments": [
          {
            "segment_id": "862ee11b-eae4-48ab-a23b-b1203cb5a7ba",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 60,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VMASKMOVPS_XMMdq_XMMdq_MEMdq vmaskmovps xmm1, xmm2, [rdi] \r\nXED_IFORM_VMASKMOVPS_YMMqq_YMMqq_MEMqq vmaskmovps ymm1, ymm2, [rdi] \r\nXED_IFORM_MAXPD_XMMpd_MEMpd vmaxpd xmm1, xmm1, [rdi] \r\nXED_IFORM_MAXPD_XMMpd_XMMpd vmaxpd xmm1, xmm1, xmm2 \r\nXED_IFORM_VMAXPD_XMMdq_XMMdq_MEMdq vmaxpd xmm1, xmm2, [rdi] XED_IFORM_VMAXPD_XMMdq_XMMdq_XMMdq vmaxpd xmm1, xmm2, xmm3 \r\nXED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vmaxpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vmaxpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VMAXPD_YMMqq_YMMqq_MEMqq vmaxpd ymm1, ymm2, [rdi] \r\nXED_IFORM_VMAXPD_YMMqq_YMMqq_YMMqq vmaxpd ymm1, ymm2, ymm3 \r\nXED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vmaxpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vmaxpd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vmaxpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vmaxpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_MAXPS_XMMps_MEMps vmaxps xmm1, xmm1, [rdi] \r\nXED_IFORM_MAXPS_XMMps_XMMps vmaxps xmm1, xmm1, xmm2 \r\nXED_IFORM_VMAXPS_XMMdq_XMMdq_MEMdq vmaxps xmm1, xmm2, [rdi] XED_IFORM_VMAXPS_XMMdq_XMMdq_XMMdq vmaxps xmm1, xmm2, xmm3 XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vmaxps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vmaxps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VMAXPS_YMMqq_YMMqq_MEMqq vmaxps ymm1, ymm2, [rdi] XED_IFORM_VMAXPS_YMMqq_YMMqq_YMMqq vmaxps ymm1, ymm2, ymm3 \r\nXED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vmaxps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vmaxps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vmaxps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vmaxps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_MAXSD_XMMsd_MEMsd vmaxsd xmm1, xmm1, [rdi] \r\nXED_IFORM_MAXSD_XMMsd_XMMsd vmaxsd xmm1, xmm1, xmm2 \r\nXED_IFORM_VMAXSD_XMMdq_XMMdq_MEMq vmaxsd xmm1, xmm2, [rdi] XED_IFORM_VMAXSD_XMMdq_XMMdq_XMMq vmaxsd xmm1, xmm2, xmm3 XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vmaxsd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vmaxsd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_MAXSS_XMMss_MEMss vmaxss xmm1, xmm1, [rdi] \r\nXED_IFORM_MAXSS_XMMss_XMMss vmaxss xmm1, xmm1, xmm2 \r\nXED_IFORM_VMAXSS_XMMdq_XMMdq_MEMd vmaxss xmm1, xmm2, [rdi] XED_IFORM_VMAXSS_XMMdq_XMMdq_XMMd vmaxss xmm1, xmm2, xmm3 XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vmaxss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vmaxss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VMCLEAR_MEMq vmclear [rdi] XED_IFORM_MINPD_XMMpd_MEMpd vminpd xmm1, xmm1, [rdi] XED_IFORM_MINPD_XMMpd_XMMpd vminpd xmm1, xmm1, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/862ee11b-eae4-48ab-a23b-b1203cb5a7ba.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b1f57b3e04778095cc58be6f0fc6eedc81b38ddc4622a3c3703479792e65b459",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "add02c5a-8e64-4682-b066-0e74b0eef13c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 61,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VMINPD_XMMdq_XMMdq_MEMdq vminpd xmm1, xmm2, [rdi] \r\nXED_IFORM_VMINPD_XMMdq_XMMdq_XMMdq vminpd xmm1, xmm2, xmm3 XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vminpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vminpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VMINPD_YMMqq_YMMqq_MEMqq vminpd ymm1, ymm2, [rdi] XED_IFORM_VMINPD_YMMqq_YMMqq_YMMqq vminpd ymm1, ymm2, ymm3 XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vminpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vminpd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vminpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vminpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_MINPS_XMMps_MEMps vminps xmm1, xmm1, [rdi] \r\nXED_IFORM_MINPS_XMMps_XMMps vminps xmm1, xmm1, xmm2 \r\nXED_IFORM_VMINPS_XMMdq_XMMdq_MEMdq vminps xmm1, xmm2, [rdi] XED_IFORM_VMINPS_XMMdq_XMMdq_XMMdq vminps xmm1, xmm2, xmm3 \r\nXED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vminps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vminps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VMINPS_YMMqq_YMMqq_MEMqq vminps ymm1, ymm2, [rdi] \r\nXED_IFORM_VMINPS_YMMqq_YMMqq_YMMqq vminps ymm1, ymm2, ymm3 \r\nXED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vminps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vminps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vminps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vminps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_MINSD_XMMsd_MEMsd vminsd xmm1, xmm1, [rdi] XED_IFORM_MINSD_XMMsd_XMMsd vminsd xmm1, xmm1, xmm2 \r\nXED_IFORM_VMINSD_XMMdq_XMMdq_MEMq vminsd xmm1, xmm2, [rdi] XED_IFORM_VMINSD_XMMdq_XMMdq_XMMq vminsd xmm1, xmm2, xmm3 XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vminsd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vminsd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_MINSS_XMMss_MEMss vminss xmm1, xmm1, [rdi] \r\nXED_IFORM_MINSS_XMMss_XMMss vminss xmm1, xmm1, xmm2 \r\nXED_IFORM_VMINSS_XMMdq_XMMdq_MEMd vminss xmm1, xmm2, [rdi] XED_IFORM_VMINSS_XMMdq_XMMdq_XMMd vminss xmm1, xmm2, xmm3 XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vminss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vminss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VMOVAPD_MEMdq_XMMdq vmovapd [rdi], xmm1 \r\nXED_IFORM_MOVAPD_MEMpd_XMMpd vmovapd [rdi], xmm1 XED_IFORM_VMOVAPD_MEMqq_YMMqq vmovapd [rdi], ymm1 XED_IFORM_VMOVAPD_MEMf64_MASKmskw_XMMf64_AVX512 vmovapd [rdi]{k1}, xmm1 XED_IFORM_VMOVAPD_MEMf64_MASKmskw_YMMf64_AVX512 vmovapd [rdi]{k1}, ymm1 \r\nXED_IFORM_VMOVAPD_MEMf64_MASKmskw_ZMMf64_AVX512 vmovapd [rdi]{k1}, zmm1 XED_IFORM_MOVAPD_XMMpd_MEMpd vmovapd xmm1, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/add02c5a-8e64-4682-b066-0e74b0eef13c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=dff91a56ba07451d6c0e7232696b0cab11d5a8665a5f938e74229b76eaf79ebc",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 417
      },
      {
        "segments": [
          {
            "segment_id": "4337f890-d430-41eb-95b0-0915f3132a48",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 62,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VMOVAPD_XMMdq_MEMdq vmovapd xmm1, [rdi] \r\nXED_IFORM_VMOVAPD_XMMdq_XMMdq_29 vmovapd xmm1, xmm2 \r\nXED_IFORM_VMOVAPD_XMMdq_XMMdq_28 vmovapd xmm1, xmm2 \r\nXED_IFORM_MOVAPD_XMMpd_XMMpd_0F28 vmovapd xmm1, xmm2 \r\nXED_IFORM_MOVAPD_XMMpd_XMMpd_0F29 vmovapd xmm1, xmm2 \r\nXED_IFORM_VMOVAPD_XMMf64_MASKmskw_MEMf64_AVX512 vmovapd xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVAPD_XMMf64_MASKmskw_XMMf64_AVX512 vmovapd xmm1{k1}, xmm2 XED_IFORM_VMOVAPD_YMMqq_MEMqq vmovapd ymm1, [rdi] XED_IFORM_VMOVAPD_YMMqq_YMMqq_28 vmovapd ymm1, ymm2 \r\nXED_IFORM_VMOVAPD_YMMqq_YMMqq_29 vmovapd ymm1, ymm2 \r\nXED_IFORM_VMOVAPD_YMMf64_MASKmskw_MEMf64_AVX512 vmovapd ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVAPD_YMMf64_MASKmskw_YMMf64_AVX512 vmovapd ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVAPD_ZMMf64_MASKmskw_MEMf64_AVX512 vmovapd zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVAPD_ZMMf64_MASKmskw_ZMMf64_AVX512 vmovapd zmm1{k1}, zmm2 \r\nXED_IFORM_VMOVAPS_MEMdq_XMMdq vmovaps [rdi], xmm1 XED_IFORM_MOVAPS_MEMps_XMMps vmovaps [rdi], xmm1 XED_IFORM_VMOVAPS_MEMqq_YMMqq vmovaps [rdi], ymm1 XED_IFORM_VMOVAPS_MEMf32_MASKmskw_XMMf32_AVX512 vmovaps [rdi]{k1}, xmm1 XED_IFORM_VMOVAPS_MEMf32_MASKmskw_YMMf32_AVX512 vmovaps [rdi]{k1}, ymm1 \r\nXED_IFORM_VMOVAPS_MEMf32_MASKmskw_ZMMf32_AVX512 vmovaps [rdi]{k1}, zmm1 XED_IFORM_MOVAPS_XMMps_MEMps vmovaps xmm1, [rdi] XED_IFORM_VMOVAPS_XMMdq_MEMdq vmovaps xmm1, [rdi] XED_IFORM_MOVAPS_XMMps_XMMps_0F28 vmovaps xmm1, xmm2 \r\nXED_IFORM_VMOVAPS_XMMdq_XMMdq_28 vmovaps xmm1, xmm2 \r\nXED_IFORM_MOVAPS_XMMps_XMMps_0F29 vmovaps xmm1, xmm2 \r\nXED_IFORM_VMOVAPS_XMMdq_XMMdq_29 vmovaps xmm1, xmm2 \r\nXED_IFORM_VMOVAPS_XMMf32_MASKmskw_MEMf32_AVX512 vmovaps xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVAPS_XMMf32_MASKmskw_XMMf32_AVX512 vmovaps xmm1{k1}, xmm2 \r\nXED_IFORM_VMOVAPS_YMMqq_MEMqq vmovaps ymm1, [rdi] \r\nXED_IFORM_VMOVAPS_YMMqq_YMMqq_29 vmovaps ymm1, ymm2 \r\nXED_IFORM_VMOVAPS_YMMqq_YMMqq_28 vmovaps ymm1, ymm2 \r\nXED_IFORM_VMOVAPS_YMMf32_MASKmskw_MEMf32_AVX512 vmovaps ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVAPS_YMMf32_MASKmskw_YMMf32_AVX512 vmovaps ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVAPS_ZMMf32_MASKmskw_MEMf32_AVX512 vmovaps zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVAPS_ZMMf32_MASKmskw_ZMMf32_AVX512 vmovaps zmm1{k1}, zmm2 \r\nXED_IFORM_MOVD_MEMd_XMMd vmovd [rdi], xmm1 XED_IFORM_VMOVD_MEMu32_XMMu32_AVX512 vmovd [rdi], xmm1 XED_IFORM_VMOVD_MEMd_XMMd vmovd [rdi], xmm1 XED_IFORM_MOVD_GPR32_XMMd vmovd eax, xmm1 \r\nXED_IFORM_VMOVD_GPR32d_XMMd vmovd eax, xmm1 XED_IFORM_VMOVD_GPR32u32_XMMu32_AVX512 vmovd eax, xmm1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/4337f890-d430-41eb-95b0-0915f3132a48.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0fb81b81d781ea12bde51ef322c578f05fe661641895718d3df7d914bf6867a3",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e1592a11-710d-4f74-bccc-248d70919d03",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 63,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VMOVD_XMMu32_MEMu32_AVX512 vmovd xmm1, [rdi] \r\nXED_IFORM_MOVD_XMMdq_MEMd vmovd xmm1, [rdi] \r\nXED_IFORM_VMOVD_XMMdq_MEMd vmovd xmm1, [rdi] XED_IFORM_VMOVD_XMMdq_GPR32d vmovd xmm1, eax XED_IFORM_VMOVD_XMMu32_GPR32u32_AVX512 vmovd xmm1, eax XED_IFORM_MOVD_XMMdq_GPR32 vmovd xmm1, eax XED_IFORM_MOVDDUP_XMMdq_MEMq vmovddup xmm1, [rdi] XED_IFORM_VMOVDDUP_XMMdq_MEMq vmovddup xmm1, [rdi] XED_IFORM_VMOVDDUP_XMMdq_XMMdq vmovddup xmm1, xmm2 \r\nXED_IFORM_MOVDDUP_XMMdq_XMMq vmovddup xmm1, xmm2 XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_MEMf64_AVX512 vmovddup xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDDUP_XMMf64_MASKmskw_XMMf64_AVX512 vmovddup xmm1{k1}, xmm2 XED_IFORM_VMOVDDUP_YMMqq_MEMqq vmovddup ymm1, [rdi] XED_IFORM_VMOVDDUP_YMMqq_YMMqq vmovddup ymm1, ymm2 XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_MEMf64_AVX512 vmovddup ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVDDUP_YMMf64_MASKmskw_YMMf64_AVX512 vmovddup ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_MEMf64_AVX512 vmovddup zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_ZMMf64_AVX512 vmovddup zmm1{k1}, zmm2 XED_IFORM_MOVDQA_MEMdq_XMMdq vmovdqa [rdi], xmm1 XED_IFORM_VMOVDQA_MEMdq_XMMdq vmovdqa [rdi], xmm1 \r\nXED_IFORM_VMOVDQA_MEMqq_YMMqq vmovdqa [rdi], ymm1 XED_IFORM_VMOVDQA_XMMdq_MEMdq vmovdqa xmm1, [rdi] \r\nXED_IFORM_MOVDQA_XMMdq_MEMdq vmovdqa xmm1, [rdi] XED_IFORM_VMOVDQA_XMMdq_XMMdq_6F vmovdqa xmm1, xmm2 \r\nXED_IFORM_MOVDQA_XMMdq_XMMdq_0F6F vmovdqa xmm1, xmm2 \r\nXED_IFORM_VMOVDQA_XMMdq_XMMdq_7F vmovdqa xmm1, xmm2 \r\nXED_IFORM_MOVDQA_XMMdq_XMMdq_0F7F vmovdqa xmm1, xmm2 \r\nXED_IFORM_VMOVDQA_YMMqq_MEMqq vmovdqa ymm1, [rdi] XED_IFORM_VMOVDQA_YMMqq_YMMqq_6F vmovdqa ymm1, ymm2 \r\nXED_IFORM_VMOVDQA_YMMqq_YMMqq_7F vmovdqa ymm1, ymm2 \r\nXED_IFORM_VMOVDQA32_MEMu32_MASKmskw_XMMu32_AVX512 vmovdqa32 [rdi]{k1}, xmm1 XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_YMMu32_AVX512 vmovdqa32 [rdi]{k1}, ymm1 XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_ZMMu32_AVX512 vmovdqa32 [rdi]{k1}, zmm1 \r\nXED_IFORM_VMOVDQA32_XMMu32_MASKmskw_MEMu32_AVX512 vmovdqa32 xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQA32_XMMu32_MASKmskw_XMMu32_AVX512 vmovdqa32 xmm1{k1}, xmm2 XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_MEMu32_AVX512 vmovdqa32 ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQA32_YMMu32_MASKmskw_YMMu32_AVX512 vmovdqa32 ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_MEMu32_AVX512 vmovdqa32 zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_ZMMu32_AVX512 vmovdqa32 zmm1{k1}, zmm2 \r\nXED_IFORM_VMOVDQA64_MEMu64_MASKmskw_XMMu64_AVX512 vmovdqa64 [rdi]{k1}, xmm1 XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_YMMu64_AVX512 vmovdqa64 [rdi]{k1}, ymm1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/e1592a11-710d-4f74-bccc-248d70919d03.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=57d25a5cf684ab6b9947dd9a0ad2590d4c4a546b6d3c667531526b9d6ccb9048",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 344
      },
      {
        "segments": [
          {
            "segment_id": "ee45a914-f42b-4458-ab13-b21a6398516e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 64,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_ZMMu64_AVX512 vmovdqa64 [rdi]{k1}, zmm1 \r\nXED_IFORM_VMOVDQA64_XMMu64_MASKmskw_MEMu64_AVX512 vmovdqa64 xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQA64_XMMu64_MASKmskw_XMMu64_AVX512 vmovdqa64 xmm1{k1}, xmm2 XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_MEMu64_AVX512 vmovdqa64 ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQA64_YMMu64_MASKmskw_YMMu64_AVX512 vmovdqa64 ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_MEMu64_AVX512 vmovdqa64 zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_ZMMu64_AVX512 vmovdqa64 zmm1{k1}, zmm2 \r\nXED_IFORM_MOVDQU_MEMdq_XMMdq vmovdqu [rdi], xmm1 \r\nXED_IFORM_VMOVDQU_MEMdq_XMMdq vmovdqu [rdi], xmm1 XED_IFORM_VMOVDQU_MEMqq_YMMqq vmovdqu [rdi], ymm1 XED_IFORM_MOVDQU_XMMdq_MEMdq vmovdqu xmm1, [rdi] \r\nXED_IFORM_VMOVDQU_XMMdq_MEMdq vmovdqu xmm1, [rdi] \r\nXED_IFORM_VMOVDQU_XMMdq_XMMdq_6F vmovdqu xmm1, xmm2 XED_IFORM_MOVDQU_XMMdq_XMMdq_0F6F vmovdqu xmm1, xmm2 XED_IFORM_VMOVDQU_XMMdq_XMMdq_7F vmovdqu xmm1, xmm2 XED_IFORM_MOVDQU_XMMdq_XMMdq_0F7F vmovdqu xmm1, xmm2 XED_IFORM_VMOVDQU_YMMqq_MEMqq vmovdqu ymm1, [rdi] XED_IFORM_VMOVDQU_YMMqq_YMMqq_7F vmovdqu ymm1, ymm2 \r\nXED_IFORM_VMOVDQU_YMMqq_YMMqq_6F vmovdqu ymm1, ymm2 \r\nXED_IFORM_VMOVDQU16_MEMu16_MASKmskw_XMMu16_AVX512 vmovdqu16 [rdi]{k1}, xmm1 \r\nXED_IFORM_VMOVDQU16_MEMu16_MASKmskw_YMMu16_AVX512 vmovdqu16 [rdi]{k1}, ymm1 XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_ZMMu16_AVX512 vmovdqu16 [rdi]{k1}, zmm1 \r\nXED_IFORM_VMOVDQU16_XMMu16_MASKmskw_MEMu16_AVX512 vmovdqu16 xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU16_XMMu16_MASKmskw_XMMu16_AVX512 vmovdqu16 xmm1{k1}, xmm2 XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_MEMu16_AVX512 vmovdqu16 ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU16_YMMu16_MASKmskw_YMMu16_AVX512 vmovdqu16 ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_MEMu16_AVX512 vmovdqu16 zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_ZMMu16_AVX512 vmovdqu16 zmm1{k1}, zmm2 \r\nXED_IFORM_VMOVDQU32_MEMu32_MASKmskw_XMMu32_AVX512 vmovdqu32 [rdi]{k1}, xmm1 \r\nXED_IFORM_VMOVDQU32_MEMu32_MASKmskw_YMMu32_AVX512 vmovdqu32 [rdi]{k1}, ymm1 XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_ZMMu32_AVX512 vmovdqu32 [rdi]{k1}, zmm1 \r\nXED_IFORM_VMOVDQU32_XMMu32_MASKmskw_MEMu32_AVX512 vmovdqu32 xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU32_XMMu32_MASKmskw_XMMu32_AVX512 vmovdqu32 xmm1{k1}, xmm2 XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_MEMu32_AVX512 vmovdqu32 ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU32_YMMu32_MASKmskw_YMMu32_AVX512 vmovdqu32 ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_MEMu32_AVX512 vmovdqu32 zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_ZMMu32_AVX512 vmovdqu32 zmm1{k1}, zmm2 \r\nXED_IFORM_VMOVDQU64_MEMu64_MASKmskw_XMMu64_AVX512 vmovdqu64 [rdi]{k1}, xmm1 \r\nXED_IFORM_VMOVDQU64_MEMu64_MASKmskw_YMMu64_AVX512 vmovdqu64 [rdi]{k1}, ymm1 XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_ZMMu64_AVX512 vmovdqu64 [rdi]{k1}, zmm1 \r\nXED_IFORM_VMOVDQU64_XMMu64_MASKmskw_MEMu64_AVX512 vmovdqu64 xmm1{k1}, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/ee45a914-f42b-4458-ab13-b21a6398516e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ba7cdaa22c9d0dfc7fec8cb4626f6eff3c5335a12b8f366132463fc090642c28",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "93ab0ea2-5e67-4f17-8453-3a0e6c10eb9e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 65,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_XMMu64_AVX512 vmovdqu64 xmm1{k1}, xmm2 \r\nXED_IFORM_VMOVDQU64_YMMu64_MASKmskw_MEMu64_AVX512 vmovdqu64 ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU64_YMMu64_MASKmskw_YMMu64_AVX512 vmovdqu64 ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_MEMu64_AVX512 vmovdqu64 zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_ZMMu64_AVX512 vmovdqu64 zmm1{k1}, zmm2 \r\nXED_IFORM_VMOVDQU8_MEMu8_MASKmskw_XMMu8_AVX512 vmovdqu8 [rdi]{k1}, xmm1 XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_YMMu8_AVX512 vmovdqu8 [rdi]{k1}, ymm1 \r\nXED_IFORM_VMOVDQU8_MEMu8_MASKmskw_ZMMu8_AVX512 vmovdqu8 [rdi]{k1}, zmm1 XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_MEMu8_AVX512 vmovdqu8 xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU8_XMMu8_MASKmskw_XMMu8_AVX512 vmovdqu8 xmm1{k1}, xmm2 \r\nXED_IFORM_VMOVDQU8_YMMu8_MASKmskw_MEMu8_AVX512 vmovdqu8 ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU8_YMMu8_MASKmskw_YMMu8_AVX512 vmovdqu8 ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_MEMu8_AVX512 vmovdqu8 zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_ZMMu8_AVX512 vmovdqu8 zmm1{k1}, zmm2 \r\nXED_IFORM_MOVHLPS_XMMq_XMMq vmovhlps xmm1, xmm1, xmm2 XED_IFORM_VMOVHLPS_XMMdq_XMMdq_XMMdq vmovhlps xmm1, xmm2, xmm3 XED_IFORM_VMOVHLPS_XMMf32_XMMf32_XMMf32_AVX512 vmovhlps xmm1, xmm2, xmm3 XED_IFORM_MOVHPD_MEMq_XMMsd vmovhpd [rdi], xmm1 XED_IFORM_VMOVHPD_MEMf64_XMMf64_AVX512 vmovhpd [rdi], xmm1 XED_IFORM_VMOVHPD_MEMq_XMMdq vmovhpd [rdi], xmm1 \r\nXED_IFORM_MOVHPD_XMMsd_MEMq vmovhpd xmm1, xmm1, [rdi] XED_IFORM_VMOVHPD_XMMdq_XMMq_MEMq vmovhpd xmm1, xmm2, [rdi] XED_IFORM_VMOVHPD_XMMf64_XMMf64_MEMf64_AVX512 vmovhpd xmm1, xmm2, [rdi] XED_IFORM_MOVHPS_MEMq_XMMps vmovhps [rdi], xmm1 XED_IFORM_VMOVHPS_MEMf32_XMMf32_AVX512 vmovhps [rdi], xmm1 \r\nXED_IFORM_VMOVHPS_MEMq_XMMdq vmovhps [rdi], xmm1 \r\nXED_IFORM_MOVHPS_XMMq_MEMq vmovhps xmm1, xmm1, [rdi] XED_IFORM_VMOVHPS_XMMf32_XMMf32_MEMf32_AVX512 vmovhps xmm1, xmm2, [rdi] XED_IFORM_VMOVHPS_XMMdq_XMMq_MEMq vmovhps xmm1, xmm2, [rdi] XED_IFORM_MOVLHPS_XMMq_XMMq vmovlhps xmm1, xmm1, xmm2 XED_IFORM_VMOVLHPS_XMMdq_XMMq_XMMq vmovlhps xmm1, xmm2, xmm3 XED_IFORM_VMOVLHPS_XMMf32_XMMf32_XMMf32_AVX512 vmovlhps xmm1, xmm2, xmm3 XED_IFORM_MOVLPD_MEMq_XMMsd vmovlpd [rdi], xmm1 XED_IFORM_VMOVLPD_MEMf64_XMMf64_AVX512 vmovlpd [rdi], xmm1 XED_IFORM_VMOVLPD_MEMq_XMMq vmovlpd [rdi], xmm1 \r\nXED_IFORM_MOVLPD_XMMsd_MEMq vmovlpd xmm1, xmm1, [rdi] XED_IFORM_VMOVLPD_XMMf64_XMMf64_MEMf64_AVX512 vmovlpd xmm1, xmm2, [rdi] XED_IFORM_VMOVLPD_XMMdq_XMMdq_MEMq vmovlpd xmm1, xmm2, [rdi] XED_IFORM_MOVLPS_MEMq_XMMps vmovlps [rdi], xmm1 \r\nXED_IFORM_VMOVLPS_MEMq_XMMq vmovlps [rdi], xmm1 \r\nXED_IFORM_VMOVLPS_MEMf32_XMMf32_AVX512 vmovlps [rdi], xmm1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/93ab0ea2-5e67-4f17-8453-3a0e6c10eb9e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5a43034a51b43d18836efd3a1c4afe2c73e941217e302b394e74ba6de344a874",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 359
      },
      {
        "segments": [
          {
            "segment_id": "230c1bcb-d354-413a-9c85-88c378d7223d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 66,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_MOVLPS_XMMq_MEMq vmovlps xmm1, xmm1, [rdi] \r\nXED_IFORM_VMOVLPS_XMMdq_XMMdq_MEMq vmovlps xmm1, xmm2, [rdi] XED_IFORM_VMOVLPS_XMMf32_XMMf32_MEMf32_AVX512 vmovlps xmm1, xmm2, [rdi] XED_IFORM_VMOVMSKPD_GPR32d_XMMdq vmovmskpd eax, xmm1 XED_IFORM_MOVMSKPD_GPR32_XMMpd vmovmskpd eax, xmm1 \r\nXED_IFORM_VMOVMSKPD_GPR32d_YMMqq vmovmskpd eax, ymm1 XED_IFORM_MOVMSKPS_GPR32_XMMps vmovmskps eax, xmm1 \r\nXED_IFORM_VMOVMSKPS_GPR32d_XMMdq vmovmskps eax, xmm1 \r\nXED_IFORM_VMOVMSKPS_GPR32d_YMMqq vmovmskps eax, ymm1 XED_IFORM_MOVNTDQ_MEMdq_XMMdq vmovntdq [rdi], xmm1 \r\nXED_IFORM_VMOVNTDQ_MEMdq_XMMdq vmovntdq [rdi], xmm1 XED_IFORM_VMOVNTDQ_MEMu32_XMMu32_AVX512 vmovntdq [rdi], xmm1 XED_IFORM_VMOVNTDQ_MEMqq_YMMqq vmovntdq [rdi], ymm1 XED_IFORM_VMOVNTDQ_MEMu32_YMMu32_AVX512 vmovntdq [rdi], ymm1 \r\nXED_IFORM_VMOVNTDQ_MEMu32_ZMMu32_AVX512 vmovntdq [rdi], zmm1 XED_IFORM_MOVNTDQA_XMMdq_MEMdq vmovntdqa xmm1, [rdi] XED_IFORM_VMOVNTDQA_XMMdq_MEMdq vmovntdqa xmm1, [rdi] \r\nXED_IFORM_VMOVNTDQA_XMMu32_MEMu32_AVX512 vmovntdqa xmm1, [rdi] \r\nXED_IFORM_VMOVNTDQA_YMMqq_MEMqq vmovntdqa ymm1, [rdi] XED_IFORM_VMOVNTDQA_YMMu32_MEMu32_AVX512 vmovntdqa ymm1, [rdi] \r\nXED_IFORM_VMOVNTDQA_ZMMu32_MEMu32_AVX512 vmovntdqa zmm1, [rdi] XED_IFORM_VMOVNTPD_MEMf64_XMMf64_AVX512 vmovntpd [rdi], xmm1 XED_IFORM_VMOVNTPD_MEMdq_XMMdq vmovntpd [rdi], xmm1 \r\nXED_IFORM_MOVNTPD_MEMdq_XMMpd vmovntpd [rdi], xmm1 XED_IFORM_VMOVNTPD_MEMqq_YMMqq vmovntpd [rdi], ymm1 XED_IFORM_VMOVNTPD_MEMf64_YMMf64_AVX512 vmovntpd [rdi], ymm1 XED_IFORM_VMOVNTPD_MEMf64_ZMMf64_AVX512 vmovntpd [rdi], zmm1 \r\nXED_IFORM_VMOVNTPS_MEMf32_XMMf32_AVX512 vmovntps [rdi], xmm1 \r\nXED_IFORM_MOVNTPS_MEMdq_XMMps vmovntps [rdi], xmm1 XED_IFORM_VMOVNTPS_MEMdq_XMMdq vmovntps [rdi], xmm1 \r\nXED_IFORM_VMOVNTPS_MEMf32_YMMf32_AVX512 vmovntps [rdi], ymm1 XED_IFORM_VMOVNTPS_MEMqq_YMMqq vmovntps [rdi], ymm1 XED_IFORM_VMOVNTPS_MEMf32_ZMMf32_AVX512 vmovntps [rdi], zmm1 XED_IFORM_MOVQ_MEMq_XMMq_0FD6 vmovq [rdi], xmm1 XED_IFORM_VMOVQ_MEMq_XMMq_D6 vmovq [rdi], xmm1 XED_IFORM_VMOVQ_MEMq_XMMq_7E vmovq [rdi], xmm1 XED_IFORM_VMOVQ_MEMu64_XMMu64_AVX512 vmovq [rdi], xmm1 XED_IFORM_MOVQ_MEMq_XMMq_0F7E vmovq [rdi], xmm1 XED_IFORM_VMOVQ_GPR64q_XMMq vmovq rax, xmm1 XED_IFORM_MOVQ_GPR64_XMMq vmovq rax, xmm1 XED_IFORM_VMOVQ_GPR64u64_XMMu64_AVX512 vmovq rax, xmm1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/230c1bcb-d354-413a-9c85-88c378d7223d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8982f889ca90beb2e5a384877e2ab29b3fd34aac1579610357a1363fc9dd2a6d",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "15b3e580-169a-437f-9a36-95122497d1b2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 67,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_MOVQ_XMMdq_MEMq_0F7E vmovq xmm1, [rdi] \r\nXED_IFORM_VMOVQ_XMMu64_MEMu64_AVX512 vmovq xmm1, [rdi] \r\nXED_IFORM_VMOVQ_XMMdq_MEMq_6E vmovq xmm1, [rdi] XED_IFORM_VMOVQ_XMMdq_MEMq_7E vmovq xmm1, [rdi] XED_IFORM_MOVQ_XMMdq_MEMq_0F6E vmovq xmm1, [rdi] \r\nXED_IFORM_VMOVQ_XMMu64_GPR64u64_AVX512 vmovq xmm1, rax XED_IFORM_MOVQ_XMMdq_GPR64 vmovq xmm1, rax XED_IFORM_VMOVQ_XMMdq_GPR64q vmovq xmm1, rax XED_IFORM_VMOVQ_XMMu64_XMMu64_AVX512 vmovq xmm1, xmm2 \r\nXED_IFORM_MOVQ_XMMdq_XMMq_0FD6 vmovq xmm1, xmm2 \r\nXED_IFORM_VMOVQ_XMMdq_XMMq_D6 vmovq xmm1, xmm2 \r\nXED_IFORM_MOVQ_XMMdq_XMMq_0F7E vmovq xmm1, xmm2 \r\nXED_IFORM_VMOVQ_XMMdq_XMMq_7E vmovq xmm1, xmm2 \r\nXED_IFORM_MOVSD_XMM_MEMsd_XMMsd vmovsd [rdi], xmm1 XED_IFORM_VMOVSD_MEMq_XMMq vmovsd [rdi], xmm1 XED_IFORM_VMOVSD_MEMf64_MASKmskw_XMMf64_AVX512 vmovsd [rdi]{k1}, xmm1 \r\nXED_IFORM_MOVSD_XMM_XMMdq_MEMsd vmovsd xmm1, [rdi] XED_IFORM_VMOVSD_XMMdq_MEMq vmovsd xmm1, [rdi] XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F10 vmovsd xmm1, xmm1, xmm2 XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F11 vmovsd xmm1, xmm1, xmm2 XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_10 vmovsd xmm1, xmm2, xmm3 XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_11 vmovsd xmm1, xmm2, xmm3 XED_IFORM_VMOVSD_XMMf64_MASKmskw_MEMf64_AVX512 vmovsd xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vmovsd xmm1{k1}, xmm2, xmm3 XED_IFORM_VMOVSHDUP_XMMdq_MEMdq vmovshdup xmm1, [rdi] XED_IFORM_MOVSHDUP_XMMps_MEMps vmovshdup xmm1, [rdi] XED_IFORM_VMOVSHDUP_XMMdq_XMMdq vmovshdup xmm1, xmm2 XED_IFORM_MOVSHDUP_XMMps_XMMps vmovshdup xmm1, xmm2 XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_MEMf32_AVX512 vmovshdup xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_XMMf32_AVX512 vmovshdup xmm1{k1}, xmm2 XED_IFORM_VMOVSHDUP_YMMqq_MEMqq vmovshdup ymm1, [rdi] XED_IFORM_VMOVSHDUP_YMMqq_YMMqq vmovshdup ymm1, ymm2 XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_MEMf32_AVX512 vmovshdup ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_YMMf32_AVX512 vmovshdup ymm1{k1}, ymm2 XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_MEMf32_AVX512 vmovshdup zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_ZMMf32_AVX512 vmovshdup zmm1{k1}, zmm2 XED_IFORM_MOVSLDUP_XMMps_MEMps vmovsldup xmm1, [rdi] XED_IFORM_VMOVSLDUP_XMMdq_MEMdq vmovsldup xmm1, [rdi] \r\nXED_IFORM_VMOVSLDUP_XMMdq_XMMdq vmovsldup xmm1, xmm2 XED_IFORM_MOVSLDUP_XMMps_XMMps vmovsldup xmm1, xmm2 XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_MEMf32_AVX512 vmovsldup xmm1{k1}, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/15b3e580-169a-437f-9a36-95122497d1b2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1009bafe9c7cd12ea57978040f440329643456a979bd4f07220ada9b7cd6b446",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 352
      },
      {
        "segments": [
          {
            "segment_id": "fa7b7b9e-1bfb-4af3-947c-2a779e843af4",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 68,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_XMMf32_AVX512 vmovsldup xmm1{k1}, xmm2 \r\nXED_IFORM_VMOVSLDUP_YMMqq_MEMqq vmovsldup ymm1, [rdi] \r\nXED_IFORM_VMOVSLDUP_YMMqq_YMMqq vmovsldup ymm1, ymm2 XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_MEMf32_AVX512 vmovsldup ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_YMMf32_AVX512 vmovsldup ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_MEMf32_AVX512 vmovsldup zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_ZMMf32_AVX512 vmovsldup zmm1{k1}, zmm2 XED_IFORM_VMOVSS_MEMd_XMMd vmovss [rdi], xmm1 XED_IFORM_MOVSS_MEMss_XMMss vmovss [rdi], xmm1 \r\nXED_IFORM_VMOVSS_MEMf32_MASKmskw_XMMf32_AVX512 vmovss [rdi]{k1}, xmm1 XED_IFORM_MOVSS_XMMdq_MEMss vmovss xmm1, [rdi] XED_IFORM_VMOVSS_XMMdq_MEMd vmovss xmm1, [rdi] \r\nXED_IFORM_MOVSS_XMMss_XMMss_0F11 vmovss xmm1, xmm1, xmm2 \r\nXED_IFORM_MOVSS_XMMss_XMMss_0F10 vmovss xmm1, xmm1, xmm2 \r\nXED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_11 vmovss xmm1, xmm2, xmm3 \r\nXED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_10 vmovss xmm1, xmm2, xmm3 \r\nXED_IFORM_VMOVSS_XMMf32_MASKmskw_MEMf32_AVX512 vmovss xmm1{k1}, [rdi] XED_IFORM_VMOVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vmovss xmm1{k1}, xmm2, xmm3 XED_IFORM_VMOVUPD_MEMdq_XMMdq vmovupd [rdi], xmm1 \r\nXED_IFORM_MOVUPD_MEMpd_XMMpd vmovupd [rdi], xmm1 XED_IFORM_VMOVUPD_MEMqq_YMMqq vmovupd [rdi], ymm1 \r\nXED_IFORM_VMOVUPD_MEMf64_MASKmskw_XMMf64_AVX512 vmovupd [rdi]{k1}, xmm1 XED_IFORM_VMOVUPD_MEMf64_MASKmskw_YMMf64_AVX512 vmovupd [rdi]{k1}, ymm1 XED_IFORM_VMOVUPD_MEMf64_MASKmskw_ZMMf64_AVX512 vmovupd [rdi]{k1}, zmm1 \r\nXED_IFORM_VMOVUPD_XMMdq_MEMdq vmovupd xmm1, [rdi] \r\nXED_IFORM_MOVUPD_XMMpd_MEMpd vmovupd xmm1, [rdi] XED_IFORM_VMOVUPD_XMMdq_XMMdq_11 vmovupd xmm1, xmm2 XED_IFORM_VMOVUPD_XMMdq_XMMdq_10 vmovupd xmm1, xmm2 XED_IFORM_MOVUPD_XMMpd_XMMpd_0F11 vmovupd xmm1, xmm2 XED_IFORM_MOVUPD_XMMpd_XMMpd_0F10 vmovupd xmm1, xmm2 XED_IFORM_VMOVUPD_XMMf64_MASKmskw_MEMf64_AVX512 vmovupd xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVUPD_XMMf64_MASKmskw_XMMf64_AVX512 vmovupd xmm1{k1}, xmm2 XED_IFORM_VMOVUPD_YMMqq_MEMqq vmovupd ymm1, [rdi] \r\nXED_IFORM_VMOVUPD_YMMqq_YMMqq_10 vmovupd ymm1, ymm2 \r\nXED_IFORM_VMOVUPD_YMMqq_YMMqq_11 vmovupd ymm1, ymm2 \r\nXED_IFORM_VMOVUPD_YMMf64_MASKmskw_MEMf64_AVX512 vmovupd ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVUPD_YMMf64_MASKmskw_YMMf64_AVX512 vmovupd ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVUPD_ZMMf64_MASKmskw_MEMf64_AVX512 vmovupd zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVUPD_ZMMf64_MASKmskw_ZMMf64_AVX512 vmovupd zmm1{k1}, zmm2 \r\nXED_IFORM_VMOVUPS_MEMdq_XMMdq vmovups [rdi], xmm1 \r\nXED_IFORM_MOVUPS_MEMps_XMMps vmovups [rdi], xmm1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/fa7b7b9e-1bfb-4af3-947c-2a779e843af4.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=231fc5fad74a8cd310bff8ff46a8dac6b8b6ca65d8f5de003dd6e66336076900",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "1fccbd25-7969-4fd7-9c7f-1248926d6b32",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 69,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VMOVUPS_MEMqq_YMMqq vmovups [rdi], ymm1 \r\nXED_IFORM_VMOVUPS_MEMf32_MASKmskw_XMMf32_AVX512 vmovups [rdi]{k1}, xmm1 \r\nXED_IFORM_VMOVUPS_MEMf32_MASKmskw_YMMf32_AVX512 vmovups [rdi]{k1}, ymm1 \r\nXED_IFORM_VMOVUPS_MEMf32_MASKmskw_ZMMf32_AVX512 vmovups [rdi]{k1}, zmm1 XED_IFORM_MOVUPS_XMMps_MEMps vmovups xmm1, [rdi] \r\nXED_IFORM_VMOVUPS_XMMdq_MEMdq vmovups xmm1, [rdi] \r\nXED_IFORM_MOVUPS_XMMps_XMMps_0F10 vmovups xmm1, xmm2 \r\nXED_IFORM_MOVUPS_XMMps_XMMps_0F11 vmovups xmm1, xmm2 \r\nXED_IFORM_VMOVUPS_XMMdq_XMMdq_11 vmovups xmm1, xmm2 XED_IFORM_VMOVUPS_XMMdq_XMMdq_10 vmovups xmm1, xmm2 XED_IFORM_VMOVUPS_XMMf32_MASKmskw_MEMf32_AVX512 vmovups xmm1{k1}, [rdi] \r\nXED_IFORM_VMOVUPS_XMMf32_MASKmskw_XMMf32_AVX512 vmovups xmm1{k1}, xmm2 \r\nXED_IFORM_VMOVUPS_YMMqq_MEMqq vmovups ymm1, [rdi] XED_IFORM_VMOVUPS_YMMqq_YMMqq_10 vmovups ymm1, ymm2 \r\nXED_IFORM_VMOVUPS_YMMqq_YMMqq_11 vmovups ymm1, ymm2 \r\nXED_IFORM_VMOVUPS_YMMf32_MASKmskw_MEMf32_AVX512 vmovups ymm1{k1}, [rdi] \r\nXED_IFORM_VMOVUPS_YMMf32_MASKmskw_YMMf32_AVX512 vmovups ymm1{k1}, ymm2 \r\nXED_IFORM_VMOVUPS_ZMMf32_MASKmskw_MEMf32_AVX512 vmovups zmm1{k1}, [rdi] \r\nXED_IFORM_VMOVUPS_ZMMf32_MASKmskw_ZMMf32_AVX512 vmovups zmm1{k1}, zmm2 \r\nXED_IFORM_MPSADBW_XMMdq_MEMdq_IMMb vmpsadbw xmm1, xmm1, [rdi], 1 XED_IFORM_MPSADBW_XMMdq_XMMdq_IMMb vmpsadbw xmm1, xmm1, xmm2, 1 XED_IFORM_VMPSADBW_XMMdq_XMMdq_MEMdq_IMMb vmpsadbw xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VMPSADBW_XMMdq_XMMdq_XMMdq_IMMb vmpsadbw xmm1, xmm2, xmm3, 1 XED_IFORM_VMPSADBW_YMMqq_YMMqq_MEMqq_IMMb vmpsadbw ymm1, ymm2, [rdi], 1 XED_IFORM_VMPSADBW_YMMqq_YMMqq_YMMqq_IMMb vmpsadbw ymm1, ymm2, ymm3, 1 \r\nXED_IFORM_VMPTRST_MEMq vmptrst [rdi] XED_IFORM_MULPD_XMMpd_MEMpd vmulpd xmm1, xmm1, [rdi] XED_IFORM_MULPD_XMMpd_XMMpd vmulpd xmm1, xmm1, xmm2 XED_IFORM_VMULPD_XMMdq_XMMdq_MEMdq vmulpd xmm1, xmm2, [rdi] XED_IFORM_VMULPD_XMMdq_XMMdq_XMMdq vmulpd xmm1, xmm2, xmm3 XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vmulpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vmulpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VMULPD_YMMqq_YMMqq_MEMqq vmulpd ymm1, ymm2, [rdi] XED_IFORM_VMULPD_YMMqq_YMMqq_YMMqq vmulpd ymm1, ymm2, ymm3 \r\nXED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vmulpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vmulpd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vmulpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vmulpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_MULPS_XMMps_MEMps vmulps xmm1, xmm1, [rdi] XED_IFORM_MULPS_XMMps_XMMps vmulps xmm1, xmm1, xmm2 \r\nXED_IFORM_VMULPS_XMMdq_XMMdq_MEMdq vmulps xmm1, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/1fccbd25-7969-4fd7-9c7f-1248926d6b32.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5b15132227e487dd0484e7320c8d25c13989f2e6d352670d357308af150dd895",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 375
      },
      {
        "segments": [
          {
            "segment_id": "b1bb1f58-b2a4-429a-bc6f-ec0b432ec449",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 70,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VMULPS_XMMdq_XMMdq_XMMdq vmulps xmm1, xmm2, xmm3 \r\nXED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vmulps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vmulps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VMULPS_YMMqq_YMMqq_MEMqq vmulps ymm1, ymm2, [rdi] XED_IFORM_VMULPS_YMMqq_YMMqq_YMMqq vmulps ymm1, ymm2, ymm3 \r\nXED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vmulps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vmulps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vmulps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vmulps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_MULSD_XMMsd_MEMsd vmulsd xmm1, xmm1, [rdi] XED_IFORM_MULSD_XMMsd_XMMsd vmulsd xmm1, xmm1, xmm2 XED_IFORM_VMULSD_XMMdq_XMMdq_MEMq vmulsd xmm1, xmm2, [rdi] XED_IFORM_VMULSD_XMMdq_XMMdq_XMMq vmulsd xmm1, xmm2, xmm3 \r\nXED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vmulsd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vmulsd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_MULSS_XMMss_MEMss vmulss xmm1, xmm1, [rdi] XED_IFORM_MULSS_XMMss_XMMss vmulss xmm1, xmm1, xmm2 \r\nXED_IFORM_VMULSS_XMMdq_XMMdq_MEMd vmulss xmm1, xmm2, [rdi] XED_IFORM_VMULSS_XMMdq_XMMdq_XMMd vmulss xmm1, xmm2, xmm3 \r\nXED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vmulss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vmulss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_ORPD_XMMpd_MEMpd vorpd xmm1, xmm1, [rdi] XED_IFORM_ORPD_XMMpd_XMMpd vorpd xmm1, xmm1, xmm2 \r\nXED_IFORM_VORPD_XMMdq_XMMdq_MEMdq vorpd xmm1, xmm2, [rdi] XED_IFORM_VORPD_XMMdq_XMMdq_XMMdq vorpd xmm1, xmm2, xmm3 \r\nXED_IFORM_VORPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vorpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VORPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vorpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VORPD_YMMqq_YMMqq_MEMqq vorpd ymm1, ymm2, [rdi] \r\nXED_IFORM_VORPD_YMMqq_YMMqq_YMMqq vorpd ymm1, ymm2, ymm3 \r\nXED_IFORM_VORPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vorpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VORPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vorpd ymm1{k1}, ymm2, ymm3 XED_IFORM_VORPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vorpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VORPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vorpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_ORPS_XMMps_MEMps vorps xmm1, xmm1, [rdi] \r\nXED_IFORM_ORPS_XMMps_XMMps vorps xmm1, xmm1, xmm2 \r\nXED_IFORM_VORPS_XMMdq_XMMdq_MEMdq vorps xmm1, xmm2, [rdi] \r\nXED_IFORM_VORPS_XMMdq_XMMdq_XMMdq vorps xmm1, xmm2, xmm3 \r\nXED_IFORM_VORPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vorps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VORPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vorps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VORPS_YMMqq_YMMqq_MEMqq vorps ymm1, ymm2, [rdi] \r\nXED_IFORM_VORPS_YMMqq_YMMqq_YMMqq vorps ymm1, ymm2, ymm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/b1bb1f58-b2a4-429a-bc6f-ec0b432ec449.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e7d70c1e192ed82151c00f9eea3e499edd86c1bdb866b5f5f210e4e35810199f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "3c59dc9f-5cbb-41b7-936f-19fa239fe8c7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 71,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VORPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vorps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VORPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vorps ymm1{k1}, ymm2, ymm3 XED_IFORM_VORPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vorps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VORPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vorps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPABSB_XMMdq_MEMdq vpabsb xmm1, [rdi] XED_IFORM_PABSB_XMMdq_MEMdq vpabsb xmm1, [rdi] XED_IFORM_VPABSB_XMMdq_XMMdq vpabsb xmm1, xmm2 XED_IFORM_PABSB_XMMdq_XMMdq vpabsb xmm1, xmm2 \r\nXED_IFORM_VPABSB_XMMi8_MASKmskw_MEMi8_AVX512 vpabsb xmm1{k1}, [rdi] \r\nXED_IFORM_VPABSB_XMMi8_MASKmskw_XMMi8_AVX512 vpabsb xmm1{k1}, xmm2 \r\nXED_IFORM_VPABSB_YMMqq_MEMqq vpabsb ymm1, [rdi] XED_IFORM_VPABSB_YMMqq_YMMqq vpabsb ymm1, ymm2 \r\nXED_IFORM_VPABSB_YMMi8_MASKmskw_MEMi8_AVX512 vpabsb ymm1{k1}, [rdi] \r\nXED_IFORM_VPABSB_YMMi8_MASKmskw_YMMi8_AVX512 vpabsb ymm1{k1}, ymm2 \r\nXED_IFORM_VPABSB_ZMMi8_MASKmskw_MEMi8_AVX512 vpabsb zmm1{k1}, [rdi] XED_IFORM_VPABSB_ZMMi8_MASKmskw_ZMMi8_AVX512 vpabsb zmm1{k1}, zmm2 XED_IFORM_VPABSD_XMMdq_MEMdq vpabsd xmm1, [rdi] \r\nXED_IFORM_PABSD_XMMdq_MEMdq vpabsd xmm1, [rdi] XED_IFORM_VPABSD_XMMdq_XMMdq vpabsd xmm1, xmm2 XED_IFORM_PABSD_XMMdq_XMMdq vpabsd xmm1, xmm2 \r\nXED_IFORM_VPABSD_XMMi32_MASKmskw_MEMi32_AVX512 vpabsd xmm1{k1}, [rdi] \r\nXED_IFORM_VPABSD_XMMi32_MASKmskw_XMMi32_AVX512 vpabsd xmm1{k1}, xmm2 \r\nXED_IFORM_VPABSD_YMMqq_MEMqq vpabsd ymm1, [rdi] \r\nXED_IFORM_VPABSD_YMMqq_YMMqq vpabsd ymm1, ymm2 \r\nXED_IFORM_VPABSD_YMMi32_MASKmskw_MEMi32_AVX512 vpabsd ymm1{k1}, [rdi] \r\nXED_IFORM_VPABSD_YMMi32_MASKmskw_YMMi32_AVX512 vpabsd ymm1{k1}, ymm2 \r\nXED_IFORM_VPABSD_ZMMi32_MASKmskw_MEMi32_AVX512 vpabsd zmm1{k1}, [rdi] XED_IFORM_VPABSD_ZMMi32_MASKmskw_ZMMi32_AVX512 vpabsd zmm1{k1}, zmm2 XED_IFORM_VPABSQ_XMMi64_MASKmskw_MEMi64_AVX512 vpabsq xmm1{k1}, [rdi] \r\nXED_IFORM_VPABSQ_XMMi64_MASKmskw_XMMi64_AVX512 vpabsq xmm1{k1}, xmm2 \r\nXED_IFORM_VPABSQ_YMMi64_MASKmskw_MEMi64_AVX512 vpabsq ymm1{k1}, [rdi] \r\nXED_IFORM_VPABSQ_YMMi64_MASKmskw_YMMi64_AVX512 vpabsq ymm1{k1}, ymm2 \r\nXED_IFORM_VPABSQ_ZMMi64_MASKmskw_MEMi64_AVX512 vpabsq zmm1{k1}, [rdi] XED_IFORM_VPABSQ_ZMMi64_MASKmskw_ZMMi64_AVX512 vpabsq zmm1{k1}, zmm2 XED_IFORM_VPABSW_XMMdq_MEMdq vpabsw xmm1, [rdi] \r\nXED_IFORM_PABSW_XMMdq_MEMdq vpabsw xmm1, [rdi] \r\nXED_IFORM_VPABSW_XMMdq_XMMdq vpabsw xmm1, xmm2 XED_IFORM_PABSW_XMMdq_XMMdq vpabsw xmm1, xmm2 XED_IFORM_VPABSW_XMMi16_MASKmskw_MEMi16_AVX512 vpabsw xmm1{k1}, [rdi] \r\nXED_IFORM_VPABSW_XMMi16_MASKmskw_XMMi16_AVX512 vpabsw xmm1{k1}, xmm2 \r\nXED_IFORM_VPABSW_YMMqq_MEMqq vpabsw ymm1, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/3c59dc9f-5cbb-41b7-936f-19fa239fe8c7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=feaa0ce2da4ba91aa152f53b7aed1ec7db95537cffc22aee1dce9c41ba01ad83",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 389
      },
      {
        "segments": [
          {
            "segment_id": "e65a0b5e-1734-481d-a556-7c49d66aae64",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 72,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPABSW_YMMqq_YMMqq vpabsw ymm1, ymm2 \r\nXED_IFORM_VPABSW_YMMi16_MASKmskw_MEMi16_AVX512 vpabsw ymm1{k1}, [rdi] \r\nXED_IFORM_VPABSW_YMMi16_MASKmskw_YMMi16_AVX512 vpabsw ymm1{k1}, ymm2 \r\nXED_IFORM_VPABSW_ZMMi16_MASKmskw_MEMi16_AVX512 vpabsw zmm1{k1}, [rdi] \r\nXED_IFORM_VPABSW_ZMMi16_MASKmskw_ZMMi16_AVX512 vpabsw zmm1{k1}, zmm2 XED_IFORM_PACKSSDW_XMMdq_MEMdq vpackssdw xmm1, xmm1, [rdi] XED_IFORM_PACKSSDW_XMMdq_XMMdq vpackssdw xmm1, xmm1, xmm2 XED_IFORM_VPACKSSDW_XMMdq_XMMdq_MEMdq vpackssdw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPACKSSDW_XMMdq_XMMdq_XMMdq vpackssdw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_MEMi32_AVX512 vpackssdw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_XMMi32_AVX512 vpackssdw xmm1{k1}, xmm2, xmm3 XED_IFORM_VPACKSSDW_YMMqq_YMMqq_MEMqq vpackssdw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPACKSSDW_YMMqq_YMMqq_YMMqq vpackssdw ymm1, ymm2, ymm3 XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_MEMi32_AVX512 vpackssdw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_YMMi32_AVX512 vpackssdw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_MEMi32_AVX512 vpackssdw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_ZMMi32_AVX512 vpackssdw zmm1{k1}, zmm2, zmm3 XED_IFORM_PACKSSWB_XMMdq_MEMdq vpacksswb xmm1, xmm1, [rdi] XED_IFORM_PACKSSWB_XMMdq_XMMdq vpacksswb xmm1, xmm1, xmm2 XED_IFORM_VPACKSSWB_XMMdq_XMMdq_MEMdq vpacksswb xmm1, xmm2, [rdi] XED_IFORM_VPACKSSWB_XMMdq_XMMdq_XMMdq vpacksswb xmm1, xmm2, xmm3 \r\nXED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_MEMi16_AVX512 vpacksswb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_XMMi16_AVX512 vpacksswb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPACKSSWB_YMMqq_YMMqq_MEMqq vpacksswb ymm1, ymm2, [rdi] \r\nXED_IFORM_VPACKSSWB_YMMqq_YMMqq_YMMqq vpacksswb ymm1, ymm2, ymm3 XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_MEMi16_AVX512 vpacksswb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_YMMi16_AVX512 vpacksswb ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_MEMi16_AVX512 vpacksswb zmm1{k1}, zmm2, [rdi] XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_ZMMi16_AVX512 vpacksswb zmm1{k1}, zmm2, zmm3 XED_IFORM_PACKUSDW_XMMdq_MEMdq vpackusdw xmm1, xmm1, [rdi] XED_IFORM_PACKUSDW_XMMdq_XMMdq vpackusdw xmm1, xmm1, xmm2 XED_IFORM_VPACKUSDW_XMMdq_XMMdq_MEMdq vpackusdw xmm1, xmm2, [rdi] XED_IFORM_VPACKUSDW_XMMdq_XMMdq_XMMdq vpackusdw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_MEMu32_AVX512 vpackusdw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_XMMu32_AVX512 vpackusdw xmm1{k1}, xmm2, xmm3 XED_IFORM_VPACKUSDW_YMMqq_YMMqq_MEMqq vpackusdw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPACKUSDW_YMMqq_YMMqq_YMMqq vpackusdw ymm1, ymm2, ymm3 XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_MEMu32_AVX512 vpackusdw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_YMMu32_AVX512 vpackusdw ymm1{k1}, ymm2, ymm3 XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_MEMu32_AVX512 vpackusdw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_ZMMu32_AVX512 vpackusdw zmm1{k1}, zmm2, zmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/e65a0b5e-1734-481d-a556-7c49d66aae64.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=491bddf2bd1cf1dc07071b8d72c5cae1171194aaf87c27d31918310aeb0e457e",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "3618441b-f61d-482c-97df-a5881471ca5f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 73,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PACKUSWB_XMMdq_MEMdq vpackuswb xmm1, xmm1, [rdi] \r\nXED_IFORM_PACKUSWB_XMMdq_XMMdq vpackuswb xmm1, xmm1, xmm2 XED_IFORM_VPACKUSWB_XMMdq_XMMdq_MEMdq vpackuswb xmm1, xmm2, [rdi] XED_IFORM_VPACKUSWB_XMMdq_XMMdq_XMMdq vpackuswb xmm1, xmm2, xmm3 \r\nXED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_MEMu16_AVX512 vpackuswb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_XMMu16_AVX512 vpackuswb xmm1{k1}, xmm2, xmm3 XED_IFORM_VPACKUSWB_YMMqq_YMMqq_MEMqq vpackuswb ymm1, ymm2, [rdi] \r\nXED_IFORM_VPACKUSWB_YMMqq_YMMqq_YMMqq vpackuswb ymm1, ymm2, ymm3 XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_MEMu16_AVX512 vpackuswb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_YMMu16_AVX512 vpackuswb ymm1{k1}, ymm2, ymm3 XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_MEMu16_AVX512 vpackuswb zmm1{k1}, zmm2, [rdi] XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_ZMMu16_AVX512 vpackuswb zmm1{k1}, zmm2, zmm3 XED_IFORM_PADDB_XMMdq_MEMdq vpaddb xmm1, xmm1, [rdi] \r\nXED_IFORM_PADDB_XMMdq_XMMdq vpaddb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPADDB_XMMdq_XMMdq_MEMdq vpaddb xmm1, xmm2, [rdi] \r\nXED_IFORM_VPADDB_XMMdq_XMMdq_XMMdq vpaddb xmm1, xmm2, xmm3 \r\nXED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpaddb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpaddb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPADDB_YMMqq_YMMqq_MEMqq vpaddb ymm1, ymm2, [rdi] \r\nXED_IFORM_VPADDB_YMMqq_YMMqq_YMMqq vpaddb ymm1, ymm2, ymm3 \r\nXED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpaddb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpaddb ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpaddb zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpaddb zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PADDD_XMMdq_MEMdq vpaddd xmm1, xmm1, [rdi] \r\nXED_IFORM_PADDD_XMMdq_XMMdq vpaddd xmm1, xmm1, xmm2 XED_IFORM_VPADDD_XMMdq_XMMdq_MEMdq vpaddd xmm1, xmm2, [rdi] XED_IFORM_VPADDD_XMMdq_XMMdq_XMMdq vpaddd xmm1, xmm2, xmm3 \r\nXED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpaddd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpaddd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPADDD_YMMqq_YMMqq_MEMqq vpaddd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPADDD_YMMqq_YMMqq_YMMqq vpaddd ymm1, ymm2, ymm3 \r\nXED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpaddd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpaddd ymm1{k1}, ymm2, ymm3 XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpaddd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpaddd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PADDQ_XMMdq_MEMdq vpaddq xmm1, xmm1, [rdi] \r\nXED_IFORM_PADDQ_XMMdq_XMMdq vpaddq xmm1, xmm1, xmm2 \r\nXED_IFORM_VPADDQ_XMMdq_XMMdq_MEMdq vpaddq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPADDQ_XMMdq_XMMdq_XMMdq vpaddq xmm1, xmm2, xmm3 \r\nXED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpaddq xmm1{k1}, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/3618441b-f61d-482c-97df-a5881471ca5f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d39ad4ba2cae29eace8ff4ec4c55b93bfc7696fc3c0571db15fcf9be0e419c00",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 421
      },
      {
        "segments": [
          {
            "segment_id": "e06fd35f-b566-4399-a1b6-1251d1827f3a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 74,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpaddq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPADDQ_YMMqq_YMMqq_MEMqq vpaddq ymm1, ymm2, [rdi] \r\nXED_IFORM_VPADDQ_YMMqq_YMMqq_YMMqq vpaddq ymm1, ymm2, ymm3 \r\nXED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpaddq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpaddq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpaddq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpaddq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PADDSB_XMMdq_MEMdq vpaddsb xmm1, xmm1, [rdi] XED_IFORM_PADDSB_XMMdq_XMMdq vpaddsb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPADDSB_XMMdq_XMMdq_MEMdq vpaddsb xmm1, xmm2, [rdi] \r\nXED_IFORM_VPADDSB_XMMdq_XMMdq_XMMdq vpaddsb xmm1, xmm2, xmm3 XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 vpaddsb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 vpaddsb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPADDSB_YMMqq_YMMqq_MEMqq vpaddsb ymm1, ymm2, [rdi] XED_IFORM_VPADDSB_YMMqq_YMMqq_YMMqq vpaddsb ymm1, ymm2, ymm3 XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 vpaddsb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 vpaddsb ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 vpaddsb zmm1{k1}, zmm2, [rdi] XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 vpaddsb zmm1{k1}, zmm2, zmm3 XED_IFORM_PADDSW_XMMdq_MEMdq vpaddsw xmm1, xmm1, [rdi] XED_IFORM_PADDSW_XMMdq_XMMdq vpaddsw xmm1, xmm1, xmm2 XED_IFORM_VPADDSW_XMMdq_XMMdq_MEMdq vpaddsw xmm1, xmm2, [rdi] XED_IFORM_VPADDSW_XMMdq_XMMdq_XMMdq vpaddsw xmm1, xmm2, xmm3 XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 vpaddsw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 vpaddsw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPADDSW_YMMqq_YMMqq_MEMqq vpaddsw ymm1, ymm2, [rdi] XED_IFORM_VPADDSW_YMMqq_YMMqq_YMMqq vpaddsw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 vpaddsw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 vpaddsw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 vpaddsw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 vpaddsw zmm1{k1}, zmm2, zmm3 XED_IFORM_PADDUSB_XMMdq_MEMdq vpaddusb xmm1, xmm1, [rdi] XED_IFORM_PADDUSB_XMMdq_XMMdq vpaddusb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPADDUSB_XMMdq_XMMdq_MEMdq vpaddusb xmm1, xmm2, [rdi] \r\nXED_IFORM_VPADDUSB_XMMdq_XMMdq_XMMdq vpaddusb xmm1, xmm2, xmm3 XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpaddusb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpaddusb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPADDUSB_YMMqq_YMMqq_MEMqq vpaddusb ymm1, ymm2, [rdi] \r\nXED_IFORM_VPADDUSB_YMMqq_YMMqq_YMMqq vpaddusb ymm1, ymm2, ymm3 \r\nXED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpaddusb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpaddusb ymm1{k1}, ymm2, ymm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/e06fd35f-b566-4399-a1b6-1251d1827f3a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=60d3c076826b10a8b44ced1923fe104a936b3521c17423ae3a5a75b041274ebd",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d76bb07a-0127-4a8f-8758-f2f057f712b5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 75,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpaddusb zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpaddusb zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PADDUSW_XMMdq_MEMdq vpaddusw xmm1, xmm1, [rdi] \r\nXED_IFORM_PADDUSW_XMMdq_XMMdq vpaddusw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPADDUSW_XMMdq_XMMdq_MEMdq vpaddusw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPADDUSW_XMMdq_XMMdq_XMMdq vpaddusw xmm1, xmm2, xmm3 XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpaddusw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpaddusw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPADDUSW_YMMqq_YMMqq_MEMqq vpaddusw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPADDUSW_YMMqq_YMMqq_YMMqq vpaddusw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpaddusw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpaddusw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpaddusw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpaddusw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PADDW_XMMdq_MEMdq vpaddw xmm1, xmm1, [rdi] \r\nXED_IFORM_PADDW_XMMdq_XMMdq vpaddw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPADDW_XMMdq_XMMdq_MEMdq vpaddw xmm1, xmm2, [rdi] XED_IFORM_VPADDW_XMMdq_XMMdq_XMMdq vpaddw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpaddw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpaddw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPADDW_YMMqq_YMMqq_MEMqq vpaddw ymm1, ymm2, [rdi] XED_IFORM_VPADDW_YMMqq_YMMqq_YMMqq vpaddw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpaddw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpaddw ymm1{k1}, ymm2, ymm3 XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpaddw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpaddw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PALIGNR_XMMdq_MEMdq_IMMb vpalignr xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_PALIGNR_XMMdq_XMMdq_IMMb vpalignr xmm1, xmm1, xmm2, 1 \r\nXED_IFORM_VPALIGNR_XMMdq_XMMdq_MEMdq_IMMb vpalignr xmm1, xmm2, [rdi], 1 XED_IFORM_VPALIGNR_XMMdq_XMMdq_XMMdq_IMMb vpalignr xmm1, xmm2, xmm3, 1 XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 vpalignr xmm1{k1}, xmm2, [rdi], 1 XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 vpalignr xmm1{k1}, xmm2, xmm3, 1 XED_IFORM_VPALIGNR_YMMqq_YMMqq_MEMqq_IMMb vpalignr ymm1, ymm2, [rdi], 1 XED_IFORM_VPALIGNR_YMMqq_YMMqq_YMMqq_IMMb vpalignr ymm1, ymm2, ymm3, 1 XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 vpalignr ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 vpalignr ymm1{k1}, ymm2, ymm3, 1 XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 vpalignr zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 vpalignr zmm1{k1}, zmm2, zmm3, 1 XED_IFORM_PAND_XMMdq_MEMdq vpand xmm1, xmm1, [rdi] \r\nXED_IFORM_PAND_XMMdq_XMMdq vpand xmm1, xmm1, xmm2 \r\nXED_IFORM_VPAND_XMMdq_XMMdq_MEMdq vpand xmm1, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/d76bb07a-0127-4a8f-8758-f2f057f712b5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=722372f6306963d2578fd92447941c6e286b80f1c097eb63c89f409e4854a474",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 438
      },
      {
        "segments": [
          {
            "segment_id": "0d2795ba-db7c-42d5-bbc4-d211eabfee0e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 76,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPAND_XMMdq_XMMdq_XMMdq vpand xmm1, xmm2, xmm3 \r\nXED_IFORM_VPAND_YMMqq_YMMqq_MEMqq vpand ymm1, ymm2, [rdi] XED_IFORM_VPAND_YMMqq_YMMqq_YMMqq vpand ymm1, ymm2, ymm3 \r\nXED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpandd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpandd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpandd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpandd ymm1{k1}, ymm2, ymm3 XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpandd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpandd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PANDN_XMMdq_MEMdq vpandn xmm1, xmm1, [rdi] \r\nXED_IFORM_PANDN_XMMdq_XMMdq vpandn xmm1, xmm1, xmm2 XED_IFORM_VPANDN_XMMdq_XMMdq_MEMdq vpandn xmm1, xmm2, [rdi] \r\nXED_IFORM_VPANDN_XMMdq_XMMdq_XMMdq vpandn xmm1, xmm2, xmm3 \r\nXED_IFORM_VPANDN_YMMqq_YMMqq_MEMqq vpandn ymm1, ymm2, [rdi] XED_IFORM_VPANDN_YMMqq_YMMqq_YMMqq vpandn ymm1, ymm2, ymm3 \r\nXED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpandnd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpandnd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpandnd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpandnd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpandnd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpandnd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpandnq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpandnq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpandnq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpandnq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpandnq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpandnq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpandq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpandq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpandq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpandq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpandq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpandq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PAVGB_XMMdq_MEMdq vpavgb xmm1, xmm1, [rdi] \r\nXED_IFORM_PAVGB_XMMdq_XMMdq vpavgb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPAVGB_XMMdq_XMMdq_MEMdq vpavgb xmm1, xmm2, [rdi] XED_IFORM_VPAVGB_XMMdq_XMMdq_XMMdq vpavgb xmm1, xmm2, xmm3 \r\nXED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpavgb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpavgb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPAVGB_YMMqq_YMMqq_MEMqq vpavgb ymm1, ymm2, [rdi] \r\nXED_IFORM_VPAVGB_YMMqq_YMMqq_YMMqq vpavgb ymm1, ymm2, ymm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/0d2795ba-db7c-42d5-bbc4-d211eabfee0e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bebb6da98bb48140e06d81d5fafb12ec47e67000e68473552ae89bbf5942588c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e4b92c1e-c445-414f-95bf-6207a97cec3e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 77,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpavgb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpavgb ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpavgb zmm1{k1}, zmm2, [rdi] XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpavgb zmm1{k1}, zmm2, zmm3 XED_IFORM_PAVGW_XMMdq_MEMdq vpavgw xmm1, xmm1, [rdi] \r\nXED_IFORM_PAVGW_XMMdq_XMMdq vpavgw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPAVGW_XMMdq_XMMdq_MEMdq vpavgw xmm1, xmm2, [rdi] XED_IFORM_VPAVGW_XMMdq_XMMdq_XMMdq vpavgw xmm1, xmm2, xmm3 XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpavgw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpavgw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPAVGW_YMMqq_YMMqq_MEMqq vpavgw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPAVGW_YMMqq_YMMqq_YMMqq vpavgw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpavgw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpavgw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpavgw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpavgw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPBLENDD_XMMdq_XMMdq_MEMdq_IMMb vpblendd xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VPBLENDD_XMMdq_XMMdq_XMMdq_IMMb vpblendd xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_VPBLENDD_YMMqq_YMMqq_MEMqq_IMMb vpblendd ymm1, ymm2, [rdi], 1 \r\nXED_IFORM_VPBLENDD_YMMqq_YMMqq_YMMqq_IMMb vpblendd ymm1, ymm2, ymm3, 1 \r\nXED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpblendmb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpblendmb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpblendmb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpblendmb ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpblendmb zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpblendmb zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpblendmd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpblendmd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpblendmd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpblendmd ymm1{k1}, ymm2, ymm3 XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpblendmd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpblendmd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpblendmq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpblendmq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpblendmq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpblendmq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpblendmq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpblendmq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpblendmw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpblendmw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpblendmw ymm1{k1}, ymm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/e4b92c1e-c445-414f-95bf-6207a97cec3e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=529e0531c2fdf325b4ec3095dbeacf7e96f4c48ddf47ab44c9728831876007d9",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 430
      },
      {
        "segments": [
          {
            "segment_id": "628cd743-5d5a-4c12-9257-55fbe24c2313",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 78,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpblendmw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpblendmw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpblendmw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PBLENDVB_XMMdq_MEMdq vpblendvb xmm1, xmm1, [rdi], xmm0 \r\nXED_IFORM_PBLENDVB_XMMdq_XMMdq vpblendvb xmm1, xmm1, xmm2, xmm0 \r\nXED_IFORM_VPBLENDVB_XMMdq_XMMdq_MEMdq_XMMdq vpblendvb xmm1, xmm2, [rdi], xmm3 \r\nXED_IFORM_VPBLENDVB_XMMdq_XMMdq_XMMdq_XMMdq vpblendvb xmm1, xmm2, xmm3, xmm4 \r\nXED_IFORM_VPBLENDVB_YMMqq_YMMqq_MEMqq_YMMqq vpblendvb ymm1, ymm2, [rdi], ymm3 \r\nXED_IFORM_VPBLENDVB_YMMqq_YMMqq_YMMqq_YMMqq vpblendvb ymm1, ymm2, ymm3, ymm4 \r\nXED_IFORM_PBLENDW_XMMdq_MEMdq_IMMb vpblendw xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_PBLENDW_XMMdq_XMMdq_IMMb vpblendw xmm1, xmm1, xmm2, 1 \r\nXED_IFORM_VPBLENDW_XMMdq_XMMdq_MEMdq_IMMb vpblendw xmm1, xmm2, [rdi], 1 XED_IFORM_VPBLENDW_XMMdq_XMMdq_XMMdq_IMMb vpblendw xmm1, xmm2, xmm3, 1 XED_IFORM_VPBLENDW_YMMqq_YMMqq_MEMqq_IMMb vpblendw ymm1, ymm2, [rdi], 1 XED_IFORM_VPBLENDW_YMMqq_YMMqq_YMMqq_IMMb vpblendw ymm1, ymm2, ymm3, 1 XED_IFORM_VPBROADCASTB_XMMdq_MEMb vpbroadcastb xmm1, [rdi] \r\nXED_IFORM_VPBROADCASTB_XMMdq_XMMb vpbroadcastb xmm1, xmm2 XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_MEMu8_AVX512 vpbroadcastb xmm1{k1}, [rdi] XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_GPR32u8_AVX512 vpbroadcastb xmm1{k1}, eax \r\nXED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_XMMu8_AVX512 vpbroadcastb xmm1{k1}, xmm2 \r\nXED_IFORM_VPBROADCASTB_YMMqq_MEMb vpbroadcastb ymm1, [rdi] \r\nXED_IFORM_VPBROADCASTB_YMMqq_XMMb vpbroadcastb ymm1, xmm2 \r\nXED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_MEMu8_AVX512 vpbroadcastb ymm1{k1}, [rdi] XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_GPR32u8_AVX512 vpbroadcastb ymm1{k1}, eax XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_XMMu8_AVX512 vpbroadcastb ymm1{k1}, xmm2 XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_MEMu8_AVX512 vpbroadcastb zmm1{k1}, [rdi] \r\nXED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_GPR32u8_AVX512 vpbroadcastb zmm1{k1}, eax XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_XMMu8_AVX512 vpbroadcastb zmm1{k1}, xmm2 XED_IFORM_VPBROADCASTD_XMMdq_MEMd vpbroadcastd xmm1, [rdi] XED_IFORM_VPBROADCASTD_XMMdq_XMMd vpbroadcastd xmm1, xmm2 \r\nXED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_MEMu32_AVX512 vpbroadcastd xmm1{k1}, [rdi] \r\nXED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_GPR32u32_AVX512 vpbroadcastd xmm1{k1}, eax XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_XMMu32_AVX512 vpbroadcastd xmm1{k1}, xmm2 XED_IFORM_VPBROADCASTD_YMMqq_MEMd vpbroadcastd ymm1, [rdi] \r\nXED_IFORM_VPBROADCASTD_YMMqq_XMMd vpbroadcastd ymm1, xmm2 \r\nXED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_MEMu32_AVX512 vpbroadcastd ymm1{k1}, [rdi] \r\nXED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_GPR32u32_AVX512 vpbroadcastd ymm1{k1}, eax \r\nXED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_XMMu32_AVX512 vpbroadcastd ymm1{k1}, xmm2 XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_MEMu32_AVX512 vpbroadcastd zmm1{k1}, [rdi] \r\nXED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_GPR32u32_AVX512 vpbroadcastd zmm1{k1}, eax XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_XMMu32_AVX512 vpbroadcastd zmm1{k1}, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/628cd743-5d5a-4c12-9257-55fbe24c2313.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0d60c577b8703f5f9addf03d9d42bf4c9c864d0b45e95d6ceb86e55ff9452689",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "3b33264f-85e1-4144-8f1b-4c8cfd65c35a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 79,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPBROADCASTQ_XMMdq_MEMq vpbroadcastq xmm1, [rdi] \r\nXED_IFORM_VPBROADCASTQ_XMMdq_XMMq vpbroadcastq xmm1, xmm2 XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_MEMu64_AVX512 vpbroadcastq xmm1{k1}, [rdi] \r\nXED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_GPR64u64_AVX512 vpbroadcastq xmm1{k1}, rax \r\nXED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_XMMu64_AVX512 vpbroadcastq xmm1{k1}, xmm2 XED_IFORM_VPBROADCASTQ_YMMqq_MEMq vpbroadcastq ymm1, [rdi] XED_IFORM_VPBROADCASTQ_YMMqq_XMMq vpbroadcastq ymm1, xmm2 XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_MEMu64_AVX512 vpbroadcastq ymm1{k1}, [rdi] \r\nXED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_GPR64u64_AVX512 vpbroadcastq ymm1{k1}, rax XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_XMMu64_AVX512 vpbroadcastq ymm1{k1}, xmm2 \r\nXED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_MEMu64_AVX512 vpbroadcastq zmm1{k1}, [rdi] \r\nXED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_GPR64u64_AVX512 vpbroadcastq zmm1{k1}, rax XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_XMMu64_AVX512 vpbroadcastq zmm1{k1}, xmm2 XED_IFORM_VPBROADCASTW_XMMdq_MEMw vpbroadcastw xmm1, [rdi] XED_IFORM_VPBROADCASTW_XMMdq_XMMw vpbroadcastw xmm1, xmm2 XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_MEMu16_AVX512 vpbroadcastw xmm1{k1}, [rdi] XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_GPR32u16_AVX512 vpbroadcastw xmm1{k1}, eax \r\nXED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_XMMu16_AVX512 vpbroadcastw xmm1{k1}, xmm2 XED_IFORM_VPBROADCASTW_YMMqq_MEMw vpbroadcastw ymm1, [rdi] XED_IFORM_VPBROADCASTW_YMMqq_XMMw vpbroadcastw ymm1, xmm2 XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_MEMu16_AVX512 vpbroadcastw ymm1{k1}, [rdi] XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_GPR32u16_AVX512 vpbroadcastw ymm1{k1}, eax XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_XMMu16_AVX512 vpbroadcastw ymm1{k1}, xmm2 XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_MEMu16_AVX512 vpbroadcastw zmm1{k1}, [rdi] \r\nXED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_GPR32u16_AVX512 vpbroadcastw zmm1{k1}, eax \r\nXED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_XMMu16_AVX512 vpbroadcastw zmm1{k1}, xmm2 \r\nXED_IFORM_PCLMULQDQ_XMMdq_MEMdq_IMMb vpclmulqdq xmm1, xmm1, [rdi], 1 XED_IFORM_PCLMULQDQ_XMMdq_XMMdq_IMMb vpclmulqdq xmm1, xmm1, xmm2, 1 XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_MEMdq_IMMb vpclmulqdq xmm1, xmm2, [rdi], 1 XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_XMMdq_IMMb vpclmulqdq xmm1, xmm2, xmm3, 1 XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_MEMi8_IMM8_AVX512 vpcmpb k1{k1}, xmm1, [rdi], 1 XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_XMMi8_IMM8_AVX512 vpcmpb k1{k1}, xmm1, xmm2, 1 XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_MEMi8_IMM8_AVX512 vpcmpb k1{k1}, ymm1, [rdi], 1 XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_YMMi8_IMM8_AVX512 vpcmpb k1{k1}, ymm1, ymm2, 1 \r\nXED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_MEMi8_IMM8_AVX512 vpcmpb k1{k1}, zmm1, [rdi], 1 XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_ZMMi8_IMM8_AVX512 vpcmpb k1{k1}, zmm1, zmm2, 1 \r\nXED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_MEMi32_IMM8_AVX512 vpcmpd k1{k1}, xmm1, [rdi], 1 XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_XMMi32_IMM8_AVX512 vpcmpd k1{k1}, xmm1, xmm2, 1 XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_MEMi32_IMM8_AVX512 vpcmpd k1{k1}, ymm1, [rdi], 1 XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_YMMi32_IMM8_AVX512 vpcmpd k1{k1}, ymm1, ymm2, 1 XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_MEMi32_IMM8_AVX512 vpcmpd k1{k1}, zmm1, [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/3b33264f-85e1-4144-8f1b-4c8cfd65c35a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b63b0920c9e28f2cd31e4e034054442258f5e3ad6c7f5fdfaaf732285e789c33",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 401
      },
      {
        "segments": [
          {
            "segment_id": "3cf7f28e-3be4-456e-902b-ff9af8d1614a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 80,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_IMM8_AVX512 vpcmpd k1{k1}, zmm1, zmm2, 1 \r\nXED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 vpcmpeqb k1{k1}, xmm1, [rdi] XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 vpcmpeqb k1{k1}, xmm1, xmm2 XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 vpcmpeqb k1{k1}, ymm1, [rdi] XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 vpcmpeqb k1{k1}, ymm1, ymm2 \r\nXED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 vpcmpeqb k1{k1}, zmm1, [rdi] XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 vpcmpeqb k1{k1}, zmm1, zmm2 \r\nXED_IFORM_PCMPEQB_XMMdq_MEMdq vpcmpeqb xmm1, xmm1, [rdi] XED_IFORM_PCMPEQB_XMMdq_XMMdq vpcmpeqb xmm1, xmm1, xmm2 XED_IFORM_VPCMPEQB_XMMdq_XMMdq_MEMdq vpcmpeqb xmm1, xmm2, [rdi] XED_IFORM_VPCMPEQB_XMMdq_XMMdq_XMMdq vpcmpeqb xmm1, xmm2, xmm3 XED_IFORM_VPCMPEQB_YMMqq_YMMqq_MEMqq vpcmpeqb ymm1, ymm2, [rdi] XED_IFORM_VPCMPEQB_YMMqq_YMMqq_YMMqq vpcmpeqb ymm1, ymm2, ymm3 XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 vpcmpeqd k1{k1}, xmm1, [rdi] XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 vpcmpeqd k1{k1}, xmm1, xmm2 XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 vpcmpeqd k1{k1}, ymm1, [rdi] XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 vpcmpeqd k1{k1}, ymm1, ymm2 \r\nXED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 vpcmpeqd k1{k1}, zmm1, [rdi] XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 vpcmpeqd k1{k1}, zmm1, zmm2 \r\nXED_IFORM_PCMPEQD_XMMdq_MEMdq vpcmpeqd xmm1, xmm1, [rdi] XED_IFORM_PCMPEQD_XMMdq_XMMdq vpcmpeqd xmm1, xmm1, xmm2 \r\nXED_IFORM_VPCMPEQD_XMMdq_XMMdq_MEMdq vpcmpeqd xmm1, xmm2, [rdi] \r\nXED_IFORM_VPCMPEQD_XMMdq_XMMdq_XMMdq vpcmpeqd xmm1, xmm2, xmm3 \r\nXED_IFORM_VPCMPEQD_YMMqq_YMMqq_MEMqq vpcmpeqd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPCMPEQD_YMMqq_YMMqq_YMMqq vpcmpeqd ymm1, ymm2, ymm3 XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 vpcmpeqq k1{k1}, xmm1, [rdi] \r\nXED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 vpcmpeqq k1{k1}, xmm1, xmm2 \r\nXED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 vpcmpeqq k1{k1}, ymm1, [rdi] \r\nXED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 vpcmpeqq k1{k1}, ymm1, ymm2 XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 vpcmpeqq k1{k1}, zmm1, [rdi] XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 vpcmpeqq k1{k1}, zmm1, zmm2 XED_IFORM_PCMPEQQ_XMMdq_MEMdq vpcmpeqq xmm1, xmm1, [rdi] \r\nXED_IFORM_PCMPEQQ_XMMdq_XMMdq vpcmpeqq xmm1, xmm1, xmm2 \r\nXED_IFORM_VPCMPEQQ_XMMdq_XMMdq_MEMdq vpcmpeqq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPCMPEQQ_XMMdq_XMMdq_XMMdq vpcmpeqq xmm1, xmm2, xmm3 \r\nXED_IFORM_VPCMPEQQ_YMMqq_YMMqq_MEMqq vpcmpeqq ymm1, ymm2, [rdi] \r\nXED_IFORM_VPCMPEQQ_YMMqq_YMMqq_YMMqq vpcmpeqq ymm1, ymm2, ymm3 \r\nXED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 vpcmpeqw k1{k1}, xmm1, [rdi] XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 vpcmpeqw k1{k1}, xmm1, xmm2 XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 vpcmpeqw k1{k1}, ymm1, [rdi] XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 vpcmpeqw k1{k1}, ymm1, ymm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/3cf7f28e-3be4-456e-902b-ff9af8d1614a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=76aab7a11aee710e53506431b77522add996c2af0c1ce5f09190beabc59c1ffa",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "4d6f8c0b-0bb6-449a-83cc-2d299a7662c2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 81,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 vpcmpeqw k1{k1}, zmm1, [rdi] \r\nXED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 vpcmpeqw k1{k1}, zmm1, zmm2 XED_IFORM_PCMPEQW_XMMdq_MEMdq vpcmpeqw xmm1, xmm1, [rdi] \r\nXED_IFORM_PCMPEQW_XMMdq_XMMdq vpcmpeqw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPCMPEQW_XMMdq_XMMdq_MEMdq vpcmpeqw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPCMPEQW_XMMdq_XMMdq_XMMdq vpcmpeqw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPCMPEQW_YMMqq_YMMqq_MEMqq vpcmpeqw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPCMPEQW_YMMqq_YMMqq_YMMqq vpcmpeqw ymm1, ymm2, ymm3 \r\nXED_IFORM_PCMPESTRI_XMMdq_MEMdq_IMMb vpcmpestri xmm1, [rdi], 1 XED_IFORM_VPCMPESTRI_XMMdq_MEMdq_IMMb vpcmpestri xmm1, [rdi], 1 \r\nXED_IFORM_PCMPESTRI_XMMdq_XMMdq_IMMb vpcmpestri xmm1, xmm2, 1 \r\nXED_IFORM_VPCMPESTRI_XMMdq_XMMdq_IMMb vpcmpestri xmm1, xmm2, 1 XED_IFORM_PCMPESTRM_XMMdq_MEMdq_IMMb vpcmpestrm xmm1, [rdi], 1 XED_IFORM_VPCMPESTRM_XMMdq_MEMdq_IMMb vpcmpestrm xmm1, [rdi], 1 \r\nXED_IFORM_PCMPESTRM_XMMdq_XMMdq_IMMb vpcmpestrm xmm1, xmm2, 1 \r\nXED_IFORM_VPCMPESTRM_XMMdq_XMMdq_IMMb vpcmpestrm xmm1, xmm2, 1 XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 vpcmpgtb k1{k1}, xmm1, [rdi] XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 vpcmpgtb k1{k1}, xmm1, xmm2 XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 vpcmpgtb k1{k1}, ymm1, [rdi] XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 vpcmpgtb k1{k1}, ymm1, ymm2 XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 vpcmpgtb k1{k1}, zmm1, [rdi] XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 vpcmpgtb k1{k1}, zmm1, zmm2 \r\nXED_IFORM_PCMPGTB_XMMdq_MEMdq vpcmpgtb xmm1, xmm1, [rdi] \r\nXED_IFORM_PCMPGTB_XMMdq_XMMdq vpcmpgtb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPCMPGTB_XMMdq_XMMdq_MEMdq vpcmpgtb xmm1, xmm2, [rdi] \r\nXED_IFORM_VPCMPGTB_XMMdq_XMMdq_XMMdq vpcmpgtb xmm1, xmm2, xmm3 XED_IFORM_VPCMPGTB_YMMqq_YMMqq_MEMqq vpcmpgtb ymm1, ymm2, [rdi] \r\nXED_IFORM_VPCMPGTB_YMMqq_YMMqq_YMMqq vpcmpgtb ymm1, ymm2, ymm3 \r\nXED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_MEMi32_AVX512 vpcmpgtd k1{k1}, xmm1, [rdi] XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_XMMi32_AVX512 vpcmpgtd k1{k1}, xmm1, xmm2 XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_MEMi32_AVX512 vpcmpgtd k1{k1}, ymm1, [rdi] XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_YMMi32_AVX512 vpcmpgtd k1{k1}, ymm1, ymm2 XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_MEMi32_AVX512 vpcmpgtd k1{k1}, zmm1, [rdi] XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_AVX512 vpcmpgtd k1{k1}, zmm1, zmm2 XED_IFORM_PCMPGTD_XMMdq_MEMdq vpcmpgtd xmm1, xmm1, [rdi] \r\nXED_IFORM_PCMPGTD_XMMdq_XMMdq vpcmpgtd xmm1, xmm1, xmm2 \r\nXED_IFORM_VPCMPGTD_XMMdq_XMMdq_MEMdq vpcmpgtd xmm1, xmm2, [rdi] \r\nXED_IFORM_VPCMPGTD_XMMdq_XMMdq_XMMdq vpcmpgtd xmm1, xmm2, xmm3 XED_IFORM_VPCMPGTD_YMMqq_YMMqq_MEMqq vpcmpgtd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPCMPGTD_YMMqq_YMMqq_YMMqq vpcmpgtd ymm1, ymm2, ymm3 XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_MEMi64_AVX512 vpcmpgtq k1{k1}, xmm1, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/4d6f8c0b-0bb6-449a-83cc-2d299a7662c2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=73a3a3daf7504d5e1b617f024ae4b2a70c13ac0cd505432b596c6d2380cc31fc",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 427
      },
      {
        "segments": [
          {
            "segment_id": "46a12aab-6a41-45e7-aba0-a0867bd5d05b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 82,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_XMMi64_AVX512 vpcmpgtq k1{k1}, xmm1, xmm2 \r\nXED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_MEMi64_AVX512 vpcmpgtq k1{k1}, ymm1, [rdi] XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_YMMi64_AVX512 vpcmpgtq k1{k1}, ymm1, ymm2 XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_AVX512 vpcmpgtq k1{k1}, zmm1, [rdi] XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_AVX512 vpcmpgtq k1{k1}, zmm1, zmm2 XED_IFORM_PCMPGTQ_XMMdq_MEMdq vpcmpgtq xmm1, xmm1, [rdi] \r\nXED_IFORM_PCMPGTQ_XMMdq_XMMdq vpcmpgtq xmm1, xmm1, xmm2 \r\nXED_IFORM_VPCMPGTQ_XMMdq_XMMdq_MEMdq vpcmpgtq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPCMPGTQ_XMMdq_XMMdq_XMMdq vpcmpgtq xmm1, xmm2, xmm3 XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_MEMqq vpcmpgtq ymm1, ymm2, [rdi] \r\nXED_IFORM_VPCMPGTQ_YMMqq_YMMqq_YMMqq vpcmpgtq ymm1, ymm2, ymm3 \r\nXED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 vpcmpgtw k1{k1}, xmm1, [rdi] \r\nXED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 vpcmpgtw k1{k1}, xmm1, xmm2 \r\nXED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 vpcmpgtw k1{k1}, ymm1, [rdi] \r\nXED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 vpcmpgtw k1{k1}, ymm1, ymm2 XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 vpcmpgtw k1{k1}, zmm1, [rdi] XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 vpcmpgtw k1{k1}, zmm1, zmm2 XED_IFORM_PCMPGTW_XMMdq_MEMdq vpcmpgtw xmm1, xmm1, [rdi] \r\nXED_IFORM_PCMPGTW_XMMdq_XMMdq vpcmpgtw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPCMPGTW_XMMdq_XMMdq_MEMdq vpcmpgtw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPCMPGTW_XMMdq_XMMdq_XMMdq vpcmpgtw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPCMPGTW_YMMqq_YMMqq_MEMqq vpcmpgtw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPCMPGTW_YMMqq_YMMqq_YMMqq vpcmpgtw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPCMPISTRI_XMMdq_MEMdq_IMMb vpcmpistri xmm1, [rdi], 1 \r\nXED_IFORM_PCMPISTRI_XMMdq_MEMdq_IMMb vpcmpistri xmm1, [rdi], 1 \r\nXED_IFORM_VPCMPISTRI_XMMdq_XMMdq_IMMb vpcmpistri xmm1, xmm2, 1 \r\nXED_IFORM_PCMPISTRI_XMMdq_XMMdq_IMMb vpcmpistri xmm1, xmm2, 1 \r\nXED_IFORM_PCMPISTRM_XMMdq_MEMdq_IMMb vpcmpistrm xmm1, [rdi], 1 \r\nXED_IFORM_VPCMPISTRM_XMMdq_MEMdq_IMMb vpcmpistrm xmm1, [rdi], 1 \r\nXED_IFORM_VPCMPISTRM_XMMdq_XMMdq_IMMb vpcmpistrm xmm1, xmm2, 1 \r\nXED_IFORM_PCMPISTRM_XMMdq_XMMdq_IMMb vpcmpistrm xmm1, xmm2, 1 \r\nXED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_MEMi64_IMM8_AVX512 vpcmpq k1{k1}, xmm1, [rdi], 1 XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_XMMi64_IMM8_AVX512 vpcmpq k1{k1}, xmm1, xmm2, 1 XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_MEMi64_IMM8_AVX512 vpcmpq k1{k1}, ymm1, [rdi], 1 XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_YMMi64_IMM8_AVX512 vpcmpq k1{k1}, ymm1, ymm2, 1 XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_IMM8_AVX512 vpcmpq k1{k1}, zmm1, [rdi], 1 \r\nXED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_IMM8_AVX512 vpcmpq k1{k1}, zmm1, zmm2, 1 \r\nXED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 vpcmpub k1{k1}, xmm1, [rdi], 1 XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 vpcmpub k1{k1}, xmm1, xmm2, 1 XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 vpcmpub k1{k1}, ymm1, [rdi], 1 \r\nXED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 vpcmpub k1{k1}, ymm1, ymm2, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/46a12aab-6a41-45e7-aba0-a0867bd5d05b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9fc6def80ddf362f71e53e68675ee34355e57afa2ee03081d5bae65bcc29c659",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a06c4ea2-5aa9-4b79-b662-552d20cdac90",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 83,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 vpcmpub k1{k1}, zmm1, [rdi], 1 \r\nXED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 vpcmpub k1{k1}, zmm1, zmm2, 1 XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 vpcmpud k1{k1}, xmm1, [rdi], 1 XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 vpcmpud k1{k1}, xmm1, xmm2, 1 XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 vpcmpud k1{k1}, ymm1, [rdi], 1 XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 vpcmpud k1{k1}, ymm1, ymm2, 1 XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 vpcmpud k1{k1}, zmm1, [rdi], 1 XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 vpcmpud k1{k1}, zmm1, zmm2, 1 XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 vpcmpuq k1{k1}, xmm1, [rdi], 1 XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 vpcmpuq k1{k1}, xmm1, xmm2, 1 XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 vpcmpuq k1{k1}, ymm1, [rdi], 1 XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 vpcmpuq k1{k1}, ymm1, ymm2, 1 XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 vpcmpuq k1{k1}, zmm1, [rdi], 1 XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 vpcmpuq k1{k1}, zmm1, zmm2, 1 XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 vpcmpuw k1{k1}, xmm1, [rdi], 1 \r\nXED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 vpcmpuw k1{k1}, xmm1, xmm2, 1 XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 vpcmpuw k1{k1}, ymm1, [rdi], 1 XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 vpcmpuw k1{k1}, ymm1, ymm2, 1 XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 vpcmpuw k1{k1}, zmm1, [rdi], 1 XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 vpcmpuw k1{k1}, zmm1, zmm2, 1 XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_MEMi16_IMM8_AVX512 vpcmpw k1{k1}, xmm1, [rdi], 1 XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_XMMi16_IMM8_AVX512 vpcmpw k1{k1}, xmm1, xmm2, 1 XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_MEMi16_IMM8_AVX512 vpcmpw k1{k1}, ymm1, [rdi], 1 \r\nXED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_YMMi16_IMM8_AVX512 vpcmpw k1{k1}, ymm1, ymm2, 1 XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_MEMi16_IMM8_AVX512 vpcmpw k1{k1}, zmm1, [rdi], 1 XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_ZMMi16_IMM8_AVX512 vpcmpw k1{k1}, zmm1, zmm2, 1 XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_XMMu32_AVX512 vpcompressd [rdi]{k1}, xmm1 XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_YMMu32_AVX512 vpcompressd [rdi]{k1}, ymm1 XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_ZMMu32_AVX512 vpcompressd [rdi]{k1}, zmm1 XED_IFORM_VPCOMPRESSD_XMMu32_MASKmskw_XMMu32_AVX512 vpcompressd xmm1{k1}, xmm2 \r\nXED_IFORM_VPCOMPRESSD_YMMu32_MASKmskw_YMMu32_AVX512 vpcompressd ymm1{k1}, ymm2 \r\nXED_IFORM_VPCOMPRESSD_ZMMu32_MASKmskw_ZMMu32_AVX512 vpcompressd zmm1{k1}, zmm2 XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_XMMu64_AVX512 vpcompressq [rdi]{k1}, xmm1 \r\nXED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_YMMu64_AVX512 vpcompressq [rdi]{k1}, ymm1 XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_ZMMu64_AVX512 vpcompressq [rdi]{k1}, zmm1 \r\nXED_IFORM_VPCOMPRESSQ_XMMu64_MASKmskw_XMMu64_AVX512 vpcompressq xmm1{k1}, xmm2 XED_IFORM_VPCOMPRESSQ_YMMu64_MASKmskw_YMMu64_AVX512 vpcompressq ymm1{k1}, ymm2 \r\nXED_IFORM_VPCOMPRESSQ_ZMMu64_MASKmskw_ZMMu64_AVX512 vpcompressq zmm1{k1}, zmm2 \r\nXED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_MEMu32_AVX512 vpconflictd xmm1{k1}, [rdi] \r\nXED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_XMMu32_AVX512 vpconflictd xmm1{k1}, xmm2 \r\nXED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_MEMu32_AVX512 vpconflictd ymm1{k1}, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/a06c4ea2-5aa9-4b79-b662-552d20cdac90.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a342f226af0bd1bfa021c5ee052af4c9d1d1f288b092495a55baf8f6e27f9342",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 447
      },
      {
        "segments": [
          {
            "segment_id": "bc4ad5e3-6802-4007-bcbe-01a42484ab91",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 84,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_YMMu32_AVX512 vpconflictd ymm1{k1}, ymm2 \r\nXED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_MEMu32_AVX512CD vpconflictd zmm1{k1}, [rdi] \r\nXED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD vpconflictd zmm1{k1}, zmm2 \r\nXED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_MEMu64_AVX512 vpconflictq xmm1{k1}, [rdi] \r\nXED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_XMMu64_AVX512 vpconflictq xmm1{k1}, xmm2 \r\nXED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_MEMu64_AVX512 vpconflictq ymm1{k1}, [rdi] XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_YMMu64_AVX512 vpconflictq ymm1{k1}, ymm2 XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD vpconflictq zmm1{k1}, [rdi] XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD vpconflictq zmm1{k1}, zmm2 \r\nXED_IFORM_VPERM2F128_YMMqq_YMMqq_MEMqq_IMMb vperm2f128 ymm1, ymm2, [rdi], 1 XED_IFORM_VPERM2F128_YMMqq_YMMqq_YMMqq_IMMb vperm2f128 ymm1, ymm2, ymm3, 1 XED_IFORM_VPERM2I128_YMMqq_YMMqq_MEMqq_IMMb vperm2i128 ymm1, ymm2, [rdi], 1 \r\nXED_IFORM_VPERM2I128_YMMqq_YMMqq_YMMqq_IMMb vperm2i128 ymm1, ymm2, ymm3, 1 \r\nXED_IFORM_VPERMD_YMMqq_YMMqq_MEMqq vpermd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPERMD_YMMqq_YMMqq_YMMqq vpermd ymm1, ymm2, ymm3 XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpermd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpermd ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpermd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpermd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpermi2d xmm1{k1}, xmm2, [rdi] XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpermi2d xmm1{k1}, xmm2, xmm3 XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpermi2d ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpermi2d ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpermi2d zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpermi2d zmm1{k1}, zmm2, zmm3 XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vpermi2pd xmm1{k1}, xmm2, [rdi] XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vpermi2pd xmm1{k1}, xmm2, xmm3 XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vpermi2pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vpermi2pd ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vpermi2pd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vpermi2pd zmm1{k1}, zmm2, zmm3 XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vpermi2ps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vpermi2ps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vpermi2ps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vpermi2ps ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vpermi2ps zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vpermi2ps zmm1{k1}, zmm2, zmm3 XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpermi2q xmm1{k1}, xmm2, [rdi] XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpermi2q xmm1{k1}, xmm2, xmm3 XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpermi2q ymm1{k1}, ymm2, [rdi] XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpermi2q ymm1{k1}, ymm2, ymm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/bc4ad5e3-6802-4007-bcbe-01a42484ab91.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4f6ebff0a6a71cc76dee846134eb0a60fe19f59140e4f8cbef1fd303e4de6d59",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "51730f2c-17dc-46ee-b34d-33eb2704ebf7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 85,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpermi2q zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpermi2q zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpermi2w xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpermi2w xmm1{k1}, xmm2, xmm3 XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpermi2w ymm1{k1}, ymm2, [rdi] XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpermi2w ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpermi2w zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpermi2w zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPERMILPD_XMMdq_MEMdq_IMMb vpermilpd xmm1, [rdi], 1 XED_IFORM_VPERMILPD_XMMdq_XMMdq_MEMdq vpermilpd xmm1, xmm2, [rdi] XED_IFORM_VPERMILPD_XMMdq_XMMdq_IMMb vpermilpd xmm1, xmm2, 1 XED_IFORM_VPERMILPD_XMMdq_XMMdq_XMMdq vpermilpd xmm1, xmm2, xmm3 \r\nXED_IFORM_VPERMILPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 vpermilpd xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vpermilpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 vpermilpd xmm1{k1}, xmm2, 1 XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vpermilpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPERMILPD_YMMqq_MEMqq_IMMb vpermilpd ymm1, [rdi], 1 XED_IFORM_VPERMILPD_YMMqq_YMMqq_MEMqq vpermilpd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPERMILPD_YMMqq_YMMqq_IMMb vpermilpd ymm1, ymm2, 1 \r\nXED_IFORM_VPERMILPD_YMMqq_YMMqq_YMMqq vpermilpd ymm1, ymm2, ymm3 \r\nXED_IFORM_VPERMILPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 vpermilpd ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vpermilpd ymm1{k1}, ymm2, [rdi] XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 vpermilpd ymm1{k1}, ymm2, 1 XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vpermilpd ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 vpermilpd zmm1{k1}, [rdi], 1 XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vpermilpd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 vpermilpd zmm1{k1}, zmm2, 1 \r\nXED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vpermilpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPERMILPS_XMMdq_MEMdq_IMMb vpermilps xmm1, [rdi], 1 XED_IFORM_VPERMILPS_XMMdq_XMMdq_MEMdq vpermilps xmm1, xmm2, [rdi] \r\nXED_IFORM_VPERMILPS_XMMdq_XMMdq_IMMb vpermilps xmm1, xmm2, 1 \r\nXED_IFORM_VPERMILPS_XMMdq_XMMdq_XMMdq vpermilps xmm1, xmm2, xmm3 \r\nXED_IFORM_VPERMILPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 vpermilps xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vpermilps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 vpermilps xmm1{k1}, xmm2, 1 XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vpermilps xmm1{k1}, xmm2, xmm3 XED_IFORM_VPERMILPS_YMMqq_MEMqq_IMMb vpermilps ymm1, [rdi], 1 \r\nXED_IFORM_VPERMILPS_YMMqq_YMMqq_MEMqq vpermilps ymm1, ymm2, [rdi] XED_IFORM_VPERMILPS_YMMqq_YMMqq_IMMb vpermilps ymm1, ymm2, 1 XED_IFORM_VPERMILPS_YMMqq_YMMqq_YMMqq vpermilps ymm1, ymm2, ymm3 \r\nXED_IFORM_VPERMILPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 vpermilps ymm1{k1}, [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/51730f2c-17dc-46ee-b34d-33eb2704ebf7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4c8eefa0670685046049288cf228803fc99edcfb94eec755e3179b0ff5215068",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 421
      },
      {
        "segments": [
          {
            "segment_id": "560228b1-66b8-496f-a7ca-fc4e768ecdfd",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 86,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vpermilps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 vpermilps ymm1{k1}, ymm2, 1 XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vpermilps ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 vpermilps zmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vpermilps zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 vpermilps zmm1{k1}, zmm2, 1 XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vpermilps zmm1{k1}, zmm2, zmm3 XED_IFORM_VPERMPD_YMMqq_MEMqq_IMMb vpermpd ymm1, [rdi], 1 XED_IFORM_VPERMPD_YMMqq_YMMqq_IMMb vpermpd ymm1, ymm2, 1 XED_IFORM_VPERMPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 vpermpd ymm1{k1}, [rdi], 1 XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vpermpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 vpermpd ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vpermpd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPERMPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 vpermpd zmm1{k1}, [rdi], 1 XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vpermpd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 vpermpd zmm1{k1}, zmm2, 1 XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vpermpd zmm1{k1}, zmm2, zmm3 XED_IFORM_VPERMPS_YMMqq_YMMqq_MEMqq vpermps ymm1, ymm2, [rdi] XED_IFORM_VPERMPS_YMMqq_YMMqq_YMMqq vpermps ymm1, ymm2, ymm3 XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vpermps ymm1{k1}, ymm2, [rdi] XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vpermps ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vpermps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vpermps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPERMQ_YMMqq_MEMqq_IMMb vpermq ymm1, [rdi], 1 XED_IFORM_VPERMQ_YMMqq_YMMqq_IMMb vpermq ymm1, ymm2, 1 XED_IFORM_VPERMQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpermq ymm1{k1}, [rdi], 1 XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpermq ymm1{k1}, ymm2, [rdi] XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 vpermq ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpermq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpermq zmm1{k1}, [rdi], 1 XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpermq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 vpermq zmm1{k1}, zmm2, 1 \r\nXED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpermq zmm1{k1}, zmm2, zmm3 XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpermt2d xmm1{k1}, xmm2, [rdi] XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpermt2d xmm1{k1}, xmm2, xmm3 XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpermt2d ymm1{k1}, ymm2, [rdi] XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpermt2d ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpermt2d zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpermt2d zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vpermt2pd xmm1{k1}, xmm2, [rdi] XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vpermt2pd xmm1{k1}, xmm2, xmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/560228b1-66b8-496f-a7ca-fc4e768ecdfd.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c4aa318490b702ec869956e629b794913f2a1545c8918f942e41600de9d3c3ca",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "1183218e-edf5-43f3-b91f-dd1de980f956",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 87,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vpermt2pd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vpermt2pd ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vpermt2pd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vpermt2pd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vpermt2ps xmm1{k1}, xmm2, [rdi] XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vpermt2ps xmm1{k1}, xmm2, xmm3 XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vpermt2ps ymm1{k1}, ymm2, [rdi] XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vpermt2ps ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vpermt2ps zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vpermt2ps zmm1{k1}, zmm2, zmm3 XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpermt2q xmm1{k1}, xmm2, [rdi] XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpermt2q xmm1{k1}, xmm2, xmm3 XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpermt2q ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpermt2q ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpermt2q zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpermt2q zmm1{k1}, zmm2, zmm3 XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpermt2w xmm1{k1}, xmm2, [rdi] XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpermt2w xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpermt2w ymm1{k1}, ymm2, [rdi] XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpermt2w ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpermt2w zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpermt2w zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpermw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpermw xmm1{k1}, xmm2, xmm3 XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpermw ymm1{k1}, ymm2, [rdi] XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpermw ymm1{k1}, ymm2, ymm3 XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpermw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpermw zmm1{k1}, zmm2, zmm3 XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_MEMu32_AVX512 vpexpandd xmm1{k1}, [rdi] XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_XMMu32_AVX512 vpexpandd xmm1{k1}, xmm2 XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_MEMu32_AVX512 vpexpandd ymm1{k1}, [rdi] XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_YMMu32_AVX512 vpexpandd ymm1{k1}, ymm2 XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_MEMu32_AVX512 vpexpandd zmm1{k1}, [rdi] \r\nXED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_ZMMu32_AVX512 vpexpandd zmm1{k1}, zmm2 XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_MEMu64_AVX512 vpexpandq xmm1{k1}, [rdi] XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_XMMu64_AVX512 vpexpandq xmm1{k1}, xmm2 XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_MEMu64_AVX512 vpexpandq ymm1{k1}, [rdi] XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_YMMu64_AVX512 vpexpandq ymm1{k1}, ymm2 \r\nXED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_MEMu64_AVX512 vpexpandq zmm1{k1}, [rdi] XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_ZMMu64_AVX512 vpexpandq zmm1{k1}, zmm2 XED_IFORM_VPEXTRB_MEMb_XMMdq_IMMb vpextrb [rdi], xmm1, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/1183218e-edf5-43f3-b91f-dd1de980f956.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b9540d733c2b5b7049c8108e26d2085974d181057f2c09972954e8025f8e3742",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 414
      },
      {
        "segments": [
          {
            "segment_id": "88c8ce7a-34e9-4597-92f9-e1d6b2a7fa69",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 88,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PEXTRB_MEMb_XMMdq_IMMb vpextrb [rdi], xmm1, 1 \r\nXED_IFORM_VPEXTRB_MEMu8_XMMu8_IMM8_AVX512 vpextrb [rdi], xmm1, 1 \r\nXED_IFORM_VPEXTRB_GPR32u8_XMMu8_IMM8_AVX512 vpextrb eax, xmm1, 1 XED_IFORM_VPEXTRB_GPR32d_XMMdq_IMMb vpextrb eax, xmm1, 1 \r\nXED_IFORM_PEXTRB_GPR32d_XMMdq_IMMb vpextrb eax, xmm1, 1 XED_IFORM_VPEXTRD_MEMu32_XMMu32_IMM8_AVX512 vpextrd [rdi], xmm1, 1 XED_IFORM_VPEXTRD_MEMd_XMMdq_IMMb vpextrd [rdi], xmm1, 1 XED_IFORM_PEXTRD_MEMd_XMMdq_IMMb vpextrd [rdi], xmm1, 1 XED_IFORM_PEXTRD_GPR32d_XMMdq_IMMb vpextrd eax, xmm1, 1 XED_IFORM_VPEXTRD_GPR32d_XMMdq_IMMb vpextrd eax, xmm1, 1 XED_IFORM_VPEXTRD_GPR32u32_XMMu32_IMM8_AVX512 vpextrd eax, xmm1, 1 XED_IFORM_VPEXTRQ_MEMu64_XMMu64_IMM8_AVX512 vpextrq [rdi], xmm1, 1 \r\nXED_IFORM_PEXTRQ_MEMq_XMMdq_IMMb vpextrq [rdi], xmm1, 1 XED_IFORM_VPEXTRQ_MEMq_XMMdq_IMMb vpextrq [rdi], xmm1, 1 XED_IFORM_VPEXTRQ_GPR64q_XMMdq_IMMb vpextrq rax, xmm1, 1 XED_IFORM_PEXTRQ_GPR64q_XMMdq_IMMb vpextrq rax, xmm1, 1 XED_IFORM_VPEXTRQ_GPR64u64_XMMu64_IMM8_AVX512 vpextrq rax, xmm1, 1 \r\nXED_IFORM_VPEXTRW_MEMw_XMMdq_IMMb vpextrw [rdi], xmm1, 1 XED_IFORM_PEXTRW_SSE4_MEMw_XMMdq_IMMb vpextrw [rdi], xmm1, 1 \r\nXED_IFORM_VPEXTRW_MEMu16_XMMu16_IMM8_AVX512 vpextrw [rdi], xmm1, 1 XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_C5 vpextrw eax, xmm1, 1 XED_IFORM_PEXTRW_GPR32_XMMdq_IMMb vpextrw eax, xmm1, 1 \r\nXED_IFORM_PEXTRW_SSE4_GPR32_XMMdq_IMMb vpextrw eax, xmm1, 1 \r\nXED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_15 vpextrw eax, xmm1, 1 XED_IFORM_VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512 vpextrw eax, xmm1, 1 XED_IFORM_VPGATHERDD_YMMu32_MEMqq_YMMi32_VL256 vpgatherdd ymm1, [rdi+ymm2*1], ymm \r\nXED_IFORM_VPGATHERDD_YMMu32_MASKmskw_MEMu32_AVX512_VL256 vpgatherdd ymm1{k1}, [rdi+ymm2*1] XED_IFORM_VPGATHERDD_ZMMu32_MASKmskw_MEMu32_AVX512_VL512 vpgatherdd zmm1{k1}, [rdi+zmm2*1] \r\nXED_IFORM_VPGATHERDQ_XMMu64_MEMdq_XMMi64_VL128 vpgatherdq xmm1, [rdi+xmm2*1], xmm \r\nXED_IFORM_VPGATHERDQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128 vpgatherdq xmm1{k1}, [rdi+xmm2*1] \r\nXED_IFORM_VPGATHERDQ_YMMu64_MEMqq_YMMi64_VL256 vpgatherdq ymm1, [rdi+xmm2*1], ymm \r\nXED_IFORM_VPGATHERDQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256 vpgatherdq ymm1{k1}, [rdi+xmm2*1] XED_IFORM_VPGATHERDQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512 vpgatherdq zmm1{k1}, [rdi+ymm2*1] XED_IFORM_VPGATHERQD_XMMu32_MEMq_XMMi32_VL128 vpgatherqd xmm1, [rdi+ymm2*1], xmm XED_IFORM_VPGATHERQD_XMMu32_MEMdq_XMMi32_VL256 vpgatherqd xmm1, [rdi+ymm2*1], xmm XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL256 vpgatherqd xmm1{k1}, [rdi+ymm2*1] XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL128 vpgatherqd xmm1{k1}, [rdi+ymm2*1] XED_IFORM_VPGATHERQD_YMMu32_MASKmskw_MEMu32_AVX512_VL512 vpgatherqd ymm1{k1}, [rdi+zmm2*1] XED_IFORM_VPGATHERQQ_XMMu64_MEMdq_XMMi64_VL128 vpgatherqq xmm1, [rdi+xmm2*1], xmm XED_IFORM_VPGATHERQQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128 vpgatherqq xmm1{k1}, [rdi+xmm2*1] \r\nXED_IFORM_VPGATHERQQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256 vpgatherqq ymm1{k1}, [rdi+ymm2*1] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/88c8ce7a-34e9-4597-92f9-e1d6b2a7fa69.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=74ef0bb5774e8c067b0592237ffe29432f98cc74692fa2f3ef2ed8455c1bdf2d",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "5e778ef0-2ea2-4db0-95b7-4c28275f4264",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 89,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPGATHERQQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512 vpgatherqq zmm1{k1}, [rdi+zmm2*1] \r\nXED_IFORM_PHADDD_XMMdq_MEMdq vphaddd xmm1, xmm1, [rdi] XED_IFORM_PHADDD_XMMdq_XMMdq vphaddd xmm1, xmm1, xmm2 XED_IFORM_VPHADDD_XMMdq_XMMdq_MEMdq vphaddd xmm1, xmm2, [rdi] XED_IFORM_VPHADDD_XMMdq_XMMdq_XMMdq vphaddd xmm1, xmm2, xmm3 XED_IFORM_VPHADDD_YMMqq_YMMqq_MEMqq vphaddd ymm1, ymm2, [rdi] XED_IFORM_VPHADDD_YMMqq_YMMqq_YMMqq vphaddd ymm1, ymm2, ymm3 XED_IFORM_PHADDSW_XMMdq_MEMdq vphaddsw xmm1, xmm1, [rdi] XED_IFORM_PHADDSW_XMMdq_XMMdq vphaddsw xmm1, xmm1, xmm2 XED_IFORM_VPHADDSW_XMMdq_XMMdq_MEMdq vphaddsw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPHADDSW_XMMdq_XMMdq_XMMdq vphaddsw xmm1, xmm2, xmm3 XED_IFORM_VPHADDSW_YMMqq_YMMqq_MEMqq vphaddsw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPHADDSW_YMMqq_YMMqq_YMMqq vphaddsw ymm1, ymm2, ymm3 \r\nXED_IFORM_PHADDW_XMMdq_MEMdq vphaddw xmm1, xmm1, [rdi] XED_IFORM_PHADDW_XMMdq_XMMdq vphaddw xmm1, xmm1, xmm2 XED_IFORM_VPHADDW_XMMdq_XMMdq_MEMdq vphaddw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPHADDW_XMMdq_XMMdq_XMMdq vphaddw xmm1, xmm2, xmm3 XED_IFORM_VPHADDW_YMMqq_YMMqq_MEMqq vphaddw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPHADDW_YMMqq_YMMqq_YMMqq vphaddw ymm1, ymm2, ymm3 XED_IFORM_VPHMINPOSUW_XMMdq_MEMdq vphminposuw xmm1, [rdi] XED_IFORM_PHMINPOSUW_XMMdq_MEMdq vphminposuw xmm1, [rdi] XED_IFORM_PHMINPOSUW_XMMdq_XMMdq vphminposuw xmm1, xmm2 XED_IFORM_VPHMINPOSUW_XMMdq_XMMdq vphminposuw xmm1, xmm2 XED_IFORM_PHSUBD_XMMdq_MEMdq vphsubd xmm1, xmm1, [rdi] XED_IFORM_PHSUBD_XMMdq_XMMdq vphsubd xmm1, xmm1, xmm2 XED_IFORM_VPHSUBD_XMMdq_XMMdq_MEMdq vphsubd xmm1, xmm2, [rdi] XED_IFORM_VPHSUBD_XMMdq_XMMdq_XMMdq vphsubd xmm1, xmm2, xmm3 XED_IFORM_VPHSUBD_YMMqq_YMMqq_MEMqq vphsubd ymm1, ymm2, [rdi] XED_IFORM_VPHSUBD_YMMqq_YMMqq_YMMqq vphsubd ymm1, ymm2, ymm3 \r\nXED_IFORM_PHSUBSW_XMMdq_MEMdq vphsubsw xmm1, xmm1, [rdi] XED_IFORM_PHSUBSW_XMMdq_XMMdq vphsubsw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPHSUBSW_XMMdq_XMMdq_MEMdq vphsubsw xmm1, xmm2, [rdi] XED_IFORM_VPHSUBSW_XMMdq_XMMdq_XMMdq vphsubsw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPHSUBSW_YMMqq_YMMqq_MEMqq vphsubsw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPHSUBSW_YMMqq_YMMqq_YMMqq vphsubsw ymm1, ymm2, ymm3 \r\nXED_IFORM_PHSUBW_XMMdq_MEMdq vphsubw xmm1, xmm1, [rdi] \r\nXED_IFORM_PHSUBW_XMMdq_XMMdq vphsubw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPHSUBW_XMMdq_XMMdq_MEMdq vphsubw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPHSUBW_XMMdq_XMMdq_XMMdq vphsubw xmm1, xmm2, xmm3 XED_IFORM_VPHSUBW_YMMqq_YMMqq_MEMqq vphsubw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPHSUBW_YMMqq_YMMqq_YMMqq vphsubw ymm1, ymm2, ymm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/5e778ef0-2ea2-4db0-95b7-4c28275f4264.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ac09b8ddfefa5d6577f06e2b2909adc11a7af75b8790a1ab4ba77e173cf9d930",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 411
      },
      {
        "segments": [
          {
            "segment_id": "817ea714-fe32-4e41-8224-148cea6138ea",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 90,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PINSRB_XMMdq_MEMb_IMMb vpinsrb xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_PINSRB_XMMdq_GPR32d_IMMb vpinsrb xmm1, xmm1, eax, 1 \r\nXED_IFORM_VPINSRB_XMMu8_XMMu8_MEMu8_IMM8_AVX512 vpinsrb xmm1, xmm2, [rdi], 1 XED_IFORM_VPINSRB_XMMdq_XMMdq_MEMb_IMMb vpinsrb xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VPINSRB_XMMdq_XMMdq_GPR32d_IMMb vpinsrb xmm1, xmm2, eax, 1 XED_IFORM_VPINSRB_XMMu8_XMMu8_GPR32u8_IMM8_AVX512 vpinsrb xmm1, xmm2, eax, 1 \r\nXED_IFORM_PINSRD_XMMdq_MEMd_IMMb vpinsrd xmm1, xmm1, [rdi], 1 XED_IFORM_PINSRD_XMMdq_GPR32d_IMMb vpinsrd xmm1, xmm1, eax, 1 \r\nXED_IFORM_VPINSRD_XMMdq_XMMdq_MEMd_IMMb vpinsrd xmm1, xmm2, [rdi], 1 XED_IFORM_VPINSRD_XMMu32_XMMu32_MEMu32_IMM8_AVX512 vpinsrd xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VPINSRD_XMMu32_XMMu32_GPR32u32_IMM8_AVX512 vpinsrd xmm1, xmm2, eax, 1 XED_IFORM_VPINSRD_XMMdq_XMMdq_GPR32d_IMMb vpinsrd xmm1, xmm2, eax, 1 XED_IFORM_PINSRQ_XMMdq_MEMq_IMMb vpinsrq xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_PINSRQ_XMMdq_GPR64q_IMMb vpinsrq xmm1, xmm1, rax, 1 XED_IFORM_VPINSRQ_XMMdq_XMMdq_MEMq_IMMb vpinsrq xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VPINSRQ_XMMu64_XMMu64_MEMu64_IMM8_AVX512 vpinsrq xmm1, xmm2, [rdi], 1 XED_IFORM_VPINSRQ_XMMdq_XMMdq_GPR64q_IMMb vpinsrq xmm1, xmm2, rax, 1 XED_IFORM_VPINSRQ_XMMu64_XMMu64_GPR64u64_IMM8_AVX512 vpinsrq xmm1, xmm2, rax, 1 XED_IFORM_PINSRW_XMMdq_MEMw_IMMb vpinsrw xmm1, xmm1, [rdi], 1 XED_IFORM_PINSRW_XMMdq_GPR32_IMMb vpinsrw xmm1, xmm1, eax, 1 XED_IFORM_VPINSRW_XMMu16_XMMu16_MEMu16_IMM8_AVX512 vpinsrw xmm1, xmm2, [rdi], 1 XED_IFORM_VPINSRW_XMMdq_XMMdq_MEMw_IMMb vpinsrw xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VPINSRW_XMMu16_XMMu16_GPR32u16_IMM8_AVX512 vpinsrw xmm1, xmm2, eax, 1 XED_IFORM_VPINSRW_XMMdq_XMMdq_GPR32d_IMMb vpinsrw xmm1, xmm2, eax, 1 \r\nXED_IFORM_VPLZCNTD_XMMu32_MASKmskw_MEMu32_AVX512 vplzcntd xmm1{k1}, [rdi] \r\nXED_IFORM_VPLZCNTD_XMMu32_MASKmskw_XMMu32_AVX512 vplzcntd xmm1{k1}, xmm2 \r\nXED_IFORM_VPLZCNTD_YMMu32_MASKmskw_MEMu32_AVX512 vplzcntd ymm1{k1}, [rdi] \r\nXED_IFORM_VPLZCNTD_YMMu32_MASKmskw_YMMu32_AVX512 vplzcntd ymm1{k1}, ymm2 \r\nXED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_MEMu32_AVX512CD vplzcntd zmm1{k1}, [rdi] \r\nXED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD vplzcntd zmm1{k1}, zmm2 \r\nXED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_MEMu64_AVX512 vplzcntq xmm1{k1}, [rdi] \r\nXED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_XMMu64_AVX512 vplzcntq xmm1{k1}, xmm2 \r\nXED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_MEMu64_AVX512 vplzcntq ymm1{k1}, [rdi] \r\nXED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_YMMu64_AVX512 vplzcntq ymm1{k1}, ymm2 \r\nXED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD vplzcntq zmm1{k1}, [rdi] \r\nXED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD vplzcntq zmm1{k1}, zmm2 \r\nXED_IFORM_PMADDUBSW_XMMdq_MEMdq vpmaddubsw xmm1, xmm1, [rdi] XED_IFORM_PMADDUBSW_XMMdq_XMMdq vpmaddubsw xmm1, xmm1, xmm2 XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_MEMdq vpmaddubsw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMADDUBSW_XMMdq_XMMdq_XMMdq vpmaddubsw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 vpmaddubsw xmm1{k1}, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/817ea714-fe32-4e41-8224-148cea6138ea.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=515ded8dc6efd20383df128859a79c4be65f7a503110d6f82182b5f82bb0eb9d",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "4a0e6a2b-9321-4108-b190-7636255b8bec",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 91,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 vpmaddubsw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMADDUBSW_YMMqq_YMMqq_MEMqq vpmaddubsw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMADDUBSW_YMMqq_YMMqq_YMMqq vpmaddubsw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 vpmaddubsw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 vpmaddubsw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 vpmaddubsw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 vpmaddubsw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMADDWD_XMMdq_MEMdq vpmaddwd xmm1, xmm1, [rdi] XED_IFORM_PMADDWD_XMMdq_XMMdq vpmaddwd xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMADDWD_XMMdq_XMMdq_MEMdq vpmaddwd xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMADDWD_XMMdq_XMMdq_XMMdq vpmaddwd xmm1, xmm2, xmm3 XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_MEMi16_AVX512 vpmaddwd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_XMMi16_AVX512 vpmaddwd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMADDWD_YMMqq_YMMqq_MEMqq vpmaddwd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMADDWD_YMMqq_YMMqq_YMMqq vpmaddwd ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_MEMi16_AVX512 vpmaddwd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_YMMi16_AVX512 vpmaddwd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_MEMi16_AVX512 vpmaddwd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_ZMMi16_AVX512 vpmaddwd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPMASKMOVD_MEMdq_XMMdq_XMMdq vpmaskmovd [rdi], xmm1, xmm2 XED_IFORM_VPMASKMOVD_MEMqq_YMMqq_YMMqq vpmaskmovd [rdi], ymm1, ymm2 XED_IFORM_VPMASKMOVD_XMMdq_XMMdq_MEMdq vpmaskmovd xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMASKMOVD_YMMqq_YMMqq_MEMqq vpmaskmovd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMASKMOVQ_MEMdq_XMMdq_XMMdq vpmaskmovq [rdi], xmm1, xmm2 XED_IFORM_VPMASKMOVQ_MEMqq_YMMqq_YMMqq vpmaskmovq [rdi], ymm1, ymm2 XED_IFORM_VPMASKMOVQ_XMMdq_XMMdq_MEMdq vpmaskmovq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMASKMOVQ_YMMqq_YMMqq_MEMqq vpmaskmovq ymm1, ymm2, [rdi] \r\nXED_IFORM_PMAXSB_XMMdq_MEMdq vpmaxsb xmm1, xmm1, [rdi] XED_IFORM_PMAXSB_XMMdq_XMMdq vpmaxsb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMAXSB_XMMdq_XMMdq_MEMdq vpmaxsb xmm1, xmm2, [rdi] XED_IFORM_VPMAXSB_XMMdq_XMMdq_XMMdq vpmaxsb xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 vpmaxsb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 vpmaxsb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMAXSB_YMMqq_YMMqq_MEMqq vpmaxsb ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMAXSB_YMMqq_YMMqq_YMMqq vpmaxsb ymm1, ymm2, ymm3 XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 vpmaxsb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 vpmaxsb ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 vpmaxsb zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 vpmaxsb zmm1{k1}, zmm2, zmm3 XED_IFORM_PMAXSD_XMMdq_MEMdq vpmaxsd xmm1, xmm1, [rdi] XED_IFORM_PMAXSD_XMMdq_XMMdq vpmaxsd xmm1, xmm1, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/4a0e6a2b-9321-4108-b190-7636255b8bec.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=02da9518a1261135e59253d23d2290b26812d1aac4e04815c53fcfdbd7b2906b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 438
      },
      {
        "segments": [
          {
            "segment_id": "0b1f73a8-627a-4944-8643-0f2fb86e7246",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 92,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMAXSD_XMMdq_XMMdq_MEMdq vpmaxsd xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMAXSD_XMMdq_XMMdq_XMMdq vpmaxsd xmm1, xmm2, xmm3 XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512 vpmaxsd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512 vpmaxsd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMAXSD_YMMqq_YMMqq_MEMqq vpmaxsd ymm1, ymm2, [rdi] XED_IFORM_VPMAXSD_YMMqq_YMMqq_YMMqq vpmaxsd ymm1, ymm2, ymm3 XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512 vpmaxsd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512 vpmaxsd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512 vpmaxsd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512 vpmaxsd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512 vpmaxsq xmm1{k1}, xmm2, [rdi] XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512 vpmaxsq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512 vpmaxsq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512 vpmaxsq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512 vpmaxsq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512 vpmaxsq zmm1{k1}, zmm2, zmm3 XED_IFORM_PMAXSW_XMMdq_MEMdq vpmaxsw xmm1, xmm1, [rdi] \r\nXED_IFORM_PMAXSW_XMMdq_XMMdq vpmaxsw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMAXSW_XMMdq_XMMdq_MEMdq vpmaxsw xmm1, xmm2, [rdi] XED_IFORM_VPMAXSW_XMMdq_XMMdq_XMMdq vpmaxsw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 vpmaxsw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 vpmaxsw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMAXSW_YMMqq_YMMqq_MEMqq vpmaxsw ymm1, ymm2, [rdi] XED_IFORM_VPMAXSW_YMMqq_YMMqq_YMMqq vpmaxsw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 vpmaxsw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 vpmaxsw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 vpmaxsw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 vpmaxsw zmm1{k1}, zmm2, zmm3 XED_IFORM_PMAXUB_XMMdq_MEMdq vpmaxub xmm1, xmm1, [rdi] \r\nXED_IFORM_PMAXUB_XMMdq_XMMdq vpmaxub xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMAXUB_XMMdq_XMMdq_MEMdq vpmaxub xmm1, xmm2, [rdi] XED_IFORM_VPMAXUB_XMMdq_XMMdq_XMMdq vpmaxub xmm1, xmm2, xmm3 XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpmaxub xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpmaxub xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMAXUB_YMMqq_YMMqq_MEMqq vpmaxub ymm1, ymm2, [rdi] XED_IFORM_VPMAXUB_YMMqq_YMMqq_YMMqq vpmaxub ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpmaxub ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpmaxub ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpmaxub zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpmaxub zmm1{k1}, zmm2, zmm3 XED_IFORM_PMAXUD_XMMdq_MEMdq vpmaxud xmm1, xmm1, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/0b1f73a8-627a-4944-8643-0f2fb86e7246.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f64a0cc59454f556468b7af156f0d7ba7e8dba76b86958adc0d267142f2d72fa",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "4e3193e9-7c27-41c2-bb60-6ef082fdde34",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 93,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PMAXUD_XMMdq_XMMdq vpmaxud xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMAXUD_XMMdq_XMMdq_MEMdq vpmaxud xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMAXUD_XMMdq_XMMdq_XMMdq vpmaxud xmm1, xmm2, xmm3 XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpmaxud xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpmaxud xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMAXUD_YMMqq_YMMqq_MEMqq vpmaxud ymm1, ymm2, [rdi] XED_IFORM_VPMAXUD_YMMqq_YMMqq_YMMqq vpmaxud ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpmaxud ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpmaxud ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpmaxud zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpmaxud zmm1{k1}, zmm2, zmm3 XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpmaxuq xmm1{k1}, xmm2, [rdi] XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpmaxuq xmm1{k1}, xmm2, xmm3 XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpmaxuq ymm1{k1}, ymm2, [rdi] XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpmaxuq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpmaxuq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpmaxuq zmm1{k1}, zmm2, zmm3 XED_IFORM_PMAXUW_XMMdq_MEMdq vpmaxuw xmm1, xmm1, [rdi] \r\nXED_IFORM_PMAXUW_XMMdq_XMMdq vpmaxuw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMAXUW_XMMdq_XMMdq_MEMdq vpmaxuw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMAXUW_XMMdq_XMMdq_XMMdq vpmaxuw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpmaxuw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpmaxuw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMAXUW_YMMqq_YMMqq_MEMqq vpmaxuw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMAXUW_YMMqq_YMMqq_YMMqq vpmaxuw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpmaxuw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpmaxuw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpmaxuw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpmaxuw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMINSB_XMMdq_MEMdq vpminsb xmm1, xmm1, [rdi] \r\nXED_IFORM_PMINSB_XMMdq_XMMdq vpminsb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMINSB_XMMdq_XMMdq_MEMdq vpminsb xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMINSB_XMMdq_XMMdq_XMMdq vpminsb xmm1, xmm2, xmm3 XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 vpminsb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 vpminsb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMINSB_YMMqq_YMMqq_MEMqq vpminsb ymm1, ymm2, [rdi] XED_IFORM_VPMINSB_YMMqq_YMMqq_YMMqq vpminsb ymm1, ymm2, ymm3 XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 vpminsb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 vpminsb ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 vpminsb zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 vpminsb zmm1{k1}, zmm2, zmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/4e3193e9-7c27-41c2-bb60-6ef082fdde34.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=357216f54ae52104c10291ff497aac89a6816d87b04c3fb52e999db9ec17750b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "49cb218d-4024-4c1f-8720-b909fa1482ea",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 94,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PMINSD_XMMdq_MEMdq vpminsd xmm1, xmm1, [rdi] \r\nXED_IFORM_PMINSD_XMMdq_XMMdq vpminsd xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMINSD_XMMdq_XMMdq_MEMdq vpminsd xmm1, xmm2, [rdi] XED_IFORM_VPMINSD_XMMdq_XMMdq_XMMdq vpminsd xmm1, xmm2, xmm3 XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512 vpminsd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512 vpminsd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMINSD_YMMqq_YMMqq_MEMqq vpminsd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMINSD_YMMqq_YMMqq_YMMqq vpminsd ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512 vpminsd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512 vpminsd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512 vpminsd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512 vpminsd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512 vpminsq xmm1{k1}, xmm2, [rdi] XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512 vpminsq xmm1{k1}, xmm2, xmm3 XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512 vpminsq ymm1{k1}, ymm2, [rdi] XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512 vpminsq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512 vpminsq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512 vpminsq zmm1{k1}, zmm2, zmm3 XED_IFORM_PMINSW_XMMdq_MEMdq vpminsw xmm1, xmm1, [rdi] \r\nXED_IFORM_PMINSW_XMMdq_XMMdq vpminsw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMINSW_XMMdq_XMMdq_MEMdq vpminsw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMINSW_XMMdq_XMMdq_XMMdq vpminsw xmm1, xmm2, xmm3 XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 vpminsw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 vpminsw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMINSW_YMMqq_YMMqq_MEMqq vpminsw ymm1, ymm2, [rdi] XED_IFORM_VPMINSW_YMMqq_YMMqq_YMMqq vpminsw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 vpminsw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 vpminsw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 vpminsw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 vpminsw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMINUB_XMMdq_MEMdq vpminub xmm1, xmm1, [rdi] XED_IFORM_PMINUB_XMMdq_XMMdq vpminub xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMINUB_XMMdq_XMMdq_MEMdq vpminub xmm1, xmm2, [rdi] XED_IFORM_VPMINUB_XMMdq_XMMdq_XMMdq vpminub xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpminub xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpminub xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMINUB_YMMqq_YMMqq_MEMqq vpminub ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMINUB_YMMqq_YMMqq_YMMqq vpminub ymm1, ymm2, ymm3 XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpminub ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpminub ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpminub zmm1{k1}, zmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/49cb218d-4024-4c1f-8720-b909fa1482ea.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=34c0c5fb7d983a82ff426b87917b8c6f612f50e58e3cc892fd204948cec27f49",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "bd123e8a-9929-46fc-9018-aaf3711b2a83",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 95,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpminub zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMINUD_XMMdq_MEMdq vpminud xmm1, xmm1, [rdi] XED_IFORM_PMINUD_XMMdq_XMMdq vpminud xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMINUD_XMMdq_XMMdq_MEMdq vpminud xmm1, xmm2, [rdi] XED_IFORM_VPMINUD_XMMdq_XMMdq_XMMdq vpminud xmm1, xmm2, xmm3 XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpminud xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpminud xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMINUD_YMMqq_YMMqq_MEMqq vpminud ymm1, ymm2, [rdi] XED_IFORM_VPMINUD_YMMqq_YMMqq_YMMqq vpminud ymm1, ymm2, ymm3 XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpminud ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpminud ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpminud zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpminud zmm1{k1}, zmm2, zmm3 XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpminuq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpminuq xmm1{k1}, xmm2, xmm3 XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpminuq ymm1{k1}, ymm2, [rdi] XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpminuq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpminuq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpminuq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMINUW_XMMdq_MEMdq vpminuw xmm1, xmm1, [rdi] \r\nXED_IFORM_PMINUW_XMMdq_XMMdq vpminuw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMINUW_XMMdq_XMMdq_MEMdq vpminuw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMINUW_XMMdq_XMMdq_XMMdq vpminuw xmm1, xmm2, xmm3 XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpminuw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpminuw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMINUW_YMMqq_YMMqq_MEMqq vpminuw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMINUW_YMMqq_YMMqq_YMMqq vpminuw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpminuw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpminuw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpminuw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpminuw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPMOVB2M_MASKmskw_XMMu8_AVX512 vpmovb2m k1, xmm1 XED_IFORM_VPMOVB2M_MASKmskw_YMMu8_AVX512 vpmovb2m k1, ymm1 XED_IFORM_VPMOVB2M_MASKmskw_ZMMu8_AVX512 vpmovb2m k1, zmm1 \r\nXED_IFORM_VPMOVD2M_MASKmskw_XMMu32_AVX512 vpmovd2m k1, xmm1 \r\nXED_IFORM_VPMOVD2M_MASKmskw_YMMu32_AVX512 vpmovd2m k1, ymm1 XED_IFORM_VPMOVD2M_MASKmskw_ZMMu32_AVX512 vpmovd2m k1, zmm1 XED_IFORM_VPMOVDB_MEMu8_MASKmskw_XMMu32_AVX512 vpmovdb [rdi]{k1}, xmm1 \r\nXED_IFORM_VPMOVDB_MEMu8_MASKmskw_YMMu32_AVX512 vpmovdb [rdi]{k1}, ymm1 \r\nXED_IFORM_VPMOVDB_MEMu8_MASKmskw_ZMMu32_AVX512 vpmovdb [rdi]{k1}, zmm1 XED_IFORM_VPMOVDB_XMMu8_MASKmskw_XMMu32_AVX512 vpmovdb xmm1{k1}, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/bd123e8a-9929-46fc-9018-aaf3711b2a83.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=560b0b9464bc10d381b791fdc1f7629109cd41796df6d46e61b744dcb34da060",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 416
      },
      {
        "segments": [
          {
            "segment_id": "8200002c-287f-438b-af61-c78f92991f55",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 96,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMOVDB_XMMu8_MASKmskw_YMMu32_AVX512 vpmovdb xmm1{k1}, ymm2 \r\nXED_IFORM_VPMOVDB_XMMu8_MASKmskw_ZMMu32_AVX512 vpmovdb xmm1{k1}, zmm2 XED_IFORM_VPMOVDW_MEMu16_MASKmskw_XMMu32_AVX512 vpmovdw [rdi]{k1}, xmm1 XED_IFORM_VPMOVDW_MEMu16_MASKmskw_YMMu32_AVX512 vpmovdw [rdi]{k1}, ymm1 XED_IFORM_VPMOVDW_MEMu16_MASKmskw_ZMMu32_AVX512 vpmovdw [rdi]{k1}, zmm1 XED_IFORM_VPMOVDW_XMMu16_MASKmskw_XMMu32_AVX512 vpmovdw xmm1{k1}, xmm2 \r\nXED_IFORM_VPMOVDW_XMMu16_MASKmskw_YMMu32_AVX512 vpmovdw xmm1{k1}, ymm2 XED_IFORM_VPMOVDW_YMMu16_MASKmskw_ZMMu32_AVX512 vpmovdw ymm1{k1}, zmm2 XED_IFORM_PMOVMSKB_GPR32_XMMdq vpmovmskb eax, xmm1 XED_IFORM_VPMOVMSKB_GPR32d_XMMdq vpmovmskb eax, xmm1 XED_IFORM_VPMOVMSKB_GPR32d_YMMqq vpmovmskb eax, ymm1 XED_IFORM_VPMOVQ2M_MASKmskw_XMMu64_AVX512 vpmovq2m k1, xmm1 XED_IFORM_VPMOVQ2M_MASKmskw_YMMu64_AVX512 vpmovq2m k1, ymm1 \r\nXED_IFORM_VPMOVQ2M_MASKmskw_ZMMu64_AVX512 vpmovq2m k1, zmm1 \r\nXED_IFORM_VPMOVQB_MEMu8_MASKmskw_XMMu64_AVX512 vpmovqb [rdi]{k1}, xmm1 XED_IFORM_VPMOVQB_MEMu8_MASKmskw_YMMu64_AVX512 vpmovqb [rdi]{k1}, ymm1 XED_IFORM_VPMOVQB_MEMu8_MASKmskw_ZMMu64_AVX512 vpmovqb [rdi]{k1}, zmm1 \r\nXED_IFORM_VPMOVQB_XMMu8_MASKmskw_XMMu64_AVX512 vpmovqb xmm1{k1}, xmm2 XED_IFORM_VPMOVQB_XMMu8_MASKmskw_YMMu64_AVX512 vpmovqb xmm1{k1}, ymm2 XED_IFORM_VPMOVQB_XMMu8_MASKmskw_ZMMu64_AVX512 vpmovqb xmm1{k1}, zmm2 XED_IFORM_VPMOVQD_MEMu32_MASKmskw_XMMu64_AVX512 vpmovqd [rdi]{k1}, xmm1 XED_IFORM_VPMOVQD_MEMu32_MASKmskw_YMMu64_AVX512 vpmovqd [rdi]{k1}, ymm1 \r\nXED_IFORM_VPMOVQD_MEMu32_MASKmskw_ZMMu64_AVX512 vpmovqd [rdi]{k1}, zmm1 XED_IFORM_VPMOVQD_XMMu32_MASKmskw_XMMu64_AVX512 vpmovqd xmm1{k1}, xmm2 XED_IFORM_VPMOVQD_XMMu32_MASKmskw_YMMu64_AVX512 vpmovqd xmm1{k1}, ymm2 XED_IFORM_VPMOVQD_YMMu32_MASKmskw_ZMMu64_AVX512 vpmovqd ymm1{k1}, zmm2 XED_IFORM_VPMOVQW_MEMu16_MASKmskw_XMMu64_AVX512 vpmovqw [rdi]{k1}, xmm1 XED_IFORM_VPMOVQW_MEMu16_MASKmskw_YMMu64_AVX512 vpmovqw [rdi]{k1}, ymm1 XED_IFORM_VPMOVQW_MEMu16_MASKmskw_ZMMu64_AVX512 vpmovqw [rdi]{k1}, zmm1 XED_IFORM_VPMOVQW_XMMu16_MASKmskw_XMMu64_AVX512 vpmovqw xmm1{k1}, xmm2 XED_IFORM_VPMOVQW_XMMu16_MASKmskw_YMMu64_AVX512 vpmovqw xmm1{k1}, ymm2 XED_IFORM_VPMOVQW_XMMu16_MASKmskw_ZMMu64_AVX512 vpmovqw xmm1{k1}, zmm2 XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_XMMi32_AVX512 vpmovsdb [rdi]{k1}, xmm1 XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_YMMi32_AVX512 vpmovsdb [rdi]{k1}, ymm1 XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_ZMMi32_AVX512 vpmovsdb [rdi]{k1}, zmm1 XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_XMMi32_AVX512 vpmovsdb xmm1{k1}, xmm2 XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_YMMi32_AVX512 vpmovsdb xmm1{k1}, ymm2 \r\nXED_IFORM_VPMOVSDB_XMMi8_MASKmskw_ZMMi32_AVX512 vpmovsdb xmm1{k1}, zmm2 XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_XMMi32_AVX512 vpmovsdw [rdi]{k1}, xmm1 XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_YMMi32_AVX512 vpmovsdw [rdi]{k1}, ymm1 XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_ZMMi32_AVX512 vpmovsdw [rdi]{k1}, zmm1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/8200002c-287f-438b-af61-c78f92991f55.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ee2ccef3a3107bb2693c14ed1a7ccee1716163115027ac794f007111a1948f3c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "dcb228ef-5254-4e3b-859a-47cc32336428",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 97,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_XMMi32_AVX512 vpmovsdw xmm1{k1}, xmm2 \r\nXED_IFORM_VPMOVSDW_XMMi16_MASKmskw_YMMi32_AVX512 vpmovsdw xmm1{k1}, ymm2 XED_IFORM_VPMOVSDW_YMMi16_MASKmskw_ZMMi32_AVX512 vpmovsdw ymm1{k1}, zmm2 XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_XMMi64_AVX512 vpmovsqb [rdi]{k1}, xmm1 XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_YMMi64_AVX512 vpmovsqb [rdi]{k1}, ymm1 \r\nXED_IFORM_VPMOVSQB_MEMi8_MASKmskw_ZMMi64_AVX512 vpmovsqb [rdi]{k1}, zmm1 XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_XMMi64_AVX512 vpmovsqb xmm1{k1}, xmm2 XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_YMMi64_AVX512 vpmovsqb xmm1{k1}, ymm2 \r\nXED_IFORM_VPMOVSQB_XMMi8_MASKmskw_ZMMi64_AVX512 vpmovsqb xmm1{k1}, zmm2 XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_XMMi64_AVX512 vpmovsqd [rdi]{k1}, xmm1 \r\nXED_IFORM_VPMOVSQD_MEMi32_MASKmskw_YMMi64_AVX512 vpmovsqd [rdi]{k1}, ymm1 XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_ZMMi64_AVX512 vpmovsqd [rdi]{k1}, zmm1 \r\nXED_IFORM_VPMOVSQD_XMMi32_MASKmskw_XMMi64_AVX512 vpmovsqd xmm1{k1}, xmm2 XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_YMMi64_AVX512 vpmovsqd xmm1{k1}, ymm2 \r\nXED_IFORM_VPMOVSQD_YMMi32_MASKmskw_ZMMi64_AVX512 vpmovsqd ymm1{k1}, zmm2 XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_XMMi64_AVX512 vpmovsqw [rdi]{k1}, xmm1 XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_YMMi64_AVX512 vpmovsqw [rdi]{k1}, ymm1 XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_ZMMi64_AVX512 vpmovsqw [rdi]{k1}, zmm1 XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_XMMi64_AVX512 vpmovsqw xmm1{k1}, xmm2 XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_YMMi64_AVX512 vpmovsqw xmm1{k1}, ymm2 XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_ZMMi64_AVX512 vpmovsqw xmm1{k1}, zmm2 XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_XMMi16_AVX512 vpmovswb [rdi]{k1}, xmm1 \r\nXED_IFORM_VPMOVSWB_MEMi8_MASKmskw_YMMi16_AVX512 vpmovswb [rdi]{k1}, ymm1 \r\nXED_IFORM_VPMOVSWB_MEMi8_MASKmskw_ZMMi16_AVX512 vpmovswb [rdi]{k1}, zmm1 XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_XMMi16_AVX512 vpmovswb xmm1{k1}, xmm2 XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_YMMi16_AVX512 vpmovswb xmm1{k1}, ymm2 \r\nXED_IFORM_VPMOVSWB_YMMi8_MASKmskw_ZMMi16_AVX512 vpmovswb ymm1{k1}, zmm2 XED_IFORM_VPMOVSXBD_XMMdq_MEMd vpmovsxbd xmm1, [rdi] XED_IFORM_PMOVSXBD_XMMdq_MEMd vpmovsxbd xmm1, [rdi] XED_IFORM_VPMOVSXBD_XMMdq_XMMd vpmovsxbd xmm1, xmm2 XED_IFORM_PMOVSXBD_XMMdq_XMMd vpmovsxbd xmm1, xmm2 XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_MEMi8_AVX512 vpmovsxbd xmm1{k1}, [rdi] XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_XMMi8_AVX512 vpmovsxbd xmm1{k1}, xmm2 \r\nXED_IFORM_VPMOVSXBD_YMMqq_MEMq vpmovsxbd ymm1, [rdi] XED_IFORM_VPMOVSXBD_YMMqq_XMMq vpmovsxbd ymm1, xmm2 XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_MEMi8_AVX512 vpmovsxbd ymm1{k1}, [rdi] XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_XMMi8_AVX512 vpmovsxbd ymm1{k1}, xmm2 XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_MEMi8_AVX512 vpmovsxbd zmm1{k1}, [rdi] \r\nXED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_XMMi8_AVX512 vpmovsxbd zmm1{k1}, xmm2 \r\nXED_IFORM_PMOVSXBQ_XMMdq_MEMw vpmovsxbq xmm1, [rdi] XED_IFORM_VPMOVSXBQ_XMMdq_MEMw vpmovsxbq xmm1, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/dcb228ef-5254-4e3b-859a-47cc32336428.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=48fa707bc0fcca91f65430b828a2ef5910ce25af4afc11bd73bbe734f7db0c00",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 344
      },
      {
        "segments": [
          {
            "segment_id": "c79369a9-82b0-4899-a0ae-5d35664dda1f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 98,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMOVSXBQ_XMMdq_XMMw vpmovsxbq xmm1, xmm2 \r\nXED_IFORM_PMOVSXBQ_XMMdq_XMMw vpmovsxbq xmm1, xmm2 XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_MEMi8_AVX512 vpmovsxbq xmm1{k1}, [rdi] XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_XMMi8_AVX512 vpmovsxbq xmm1{k1}, xmm2 XED_IFORM_VPMOVSXBQ_YMMqq_MEMd vpmovsxbq ymm1, [rdi] \r\nXED_IFORM_VPMOVSXBQ_YMMqq_XMMd vpmovsxbq ymm1, xmm2 XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_MEMi8_AVX512 vpmovsxbq ymm1{k1}, [rdi] XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_XMMi8_AVX512 vpmovsxbq ymm1{k1}, xmm2 \r\nXED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_MEMi8_AVX512 vpmovsxbq zmm1{k1}, [rdi] XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_XMMi8_AVX512 vpmovsxbq zmm1{k1}, xmm2 \r\nXED_IFORM_VPMOVSXBW_XMMdq_MEMq vpmovsxbw xmm1, [rdi] \r\nXED_IFORM_PMOVSXBW_XMMdq_MEMq vpmovsxbw xmm1, [rdi] XED_IFORM_PMOVSXBW_XMMdq_XMMq vpmovsxbw xmm1, xmm2 XED_IFORM_VPMOVSXBW_XMMdq_XMMq vpmovsxbw xmm1, xmm2 XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_MEMi8_AVX512 vpmovsxbw xmm1{k1}, [rdi] \r\nXED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_XMMi8_AVX512 vpmovsxbw xmm1{k1}, xmm2 XED_IFORM_VPMOVSXBW_YMMqq_MEMdq vpmovsxbw ymm1, [rdi] XED_IFORM_VPMOVSXBW_YMMqq_XMMdq vpmovsxbw ymm1, xmm2 XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_MEMi8_AVX512 vpmovsxbw ymm1{k1}, [rdi] XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_XMMi8_AVX512 vpmovsxbw ymm1{k1}, xmm2 XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_MEMi8_AVX512 vpmovsxbw zmm1{k1}, [rdi] XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_YMMi8_AVX512 vpmovsxbw zmm1{k1}, ymm2 XED_IFORM_PMOVSXDQ_XMMdq_MEMq vpmovsxdq xmm1, [rdi] XED_IFORM_VPMOVSXDQ_XMMdq_MEMq vpmovsxdq xmm1, [rdi] XED_IFORM_VPMOVSXDQ_XMMdq_XMMq vpmovsxdq xmm1, xmm2 \r\nXED_IFORM_PMOVSXDQ_XMMdq_XMMq vpmovsxdq xmm1, xmm2 XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_MEMi32_AVX512 vpmovsxdq xmm1{k1}, [rdi] \r\nXED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_XMMi32_AVX512 vpmovsxdq xmm1{k1}, xmm2 \r\nXED_IFORM_VPMOVSXDQ_YMMqq_MEMdq vpmovsxdq ymm1, [rdi] \r\nXED_IFORM_VPMOVSXDQ_YMMqq_XMMdq vpmovsxdq ymm1, xmm2 XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_MEMi32_AVX512 vpmovsxdq ymm1{k1}, [rdi] XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_XMMi32_AVX512 vpmovsxdq ymm1{k1}, xmm2 XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_MEMi32_AVX512 vpmovsxdq zmm1{k1}, [rdi] XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_YMMi32_AVX512 vpmovsxdq zmm1{k1}, ymm2 \r\nXED_IFORM_PMOVSXWD_XMMdq_MEMq vpmovsxwd xmm1, [rdi] XED_IFORM_VPMOVSXWD_XMMdq_MEMq vpmovsxwd xmm1, [rdi] \r\nXED_IFORM_PMOVSXWD_XMMdq_XMMq vpmovsxwd xmm1, xmm2 XED_IFORM_VPMOVSXWD_XMMdq_XMMq vpmovsxwd xmm1, xmm2 \r\nXED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_MEMi16_AVX512 vpmovsxwd xmm1{k1}, [rdi] XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_XMMi16_AVX512 vpmovsxwd xmm1{k1}, xmm2 XED_IFORM_VPMOVSXWD_YMMqq_MEMdq vpmovsxwd ymm1, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/c79369a9-82b0-4899-a0ae-5d35664dda1f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=01c393e2e9a9f2232270030a05466e90afef3137274920f6309288e4b2a54e55",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "9fd16ddc-84b5-44e3-99de-491412a384e6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 99,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMOVSXWD_YMMqq_XMMdq vpmovsxwd ymm1, xmm2 \r\nXED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_MEMi16_AVX512 vpmovsxwd ymm1{k1}, [rdi] XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_XMMi16_AVX512 vpmovsxwd ymm1{k1}, xmm2 XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_MEMi16_AVX512 vpmovsxwd zmm1{k1}, [rdi] XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_YMMi16_AVX512 vpmovsxwd zmm1{k1}, ymm2 \r\nXED_IFORM_PMOVSXWQ_XMMdq_MEMd vpmovsxwq xmm1, [rdi] \r\nXED_IFORM_VPMOVSXWQ_XMMdq_MEMd vpmovsxwq xmm1, [rdi] XED_IFORM_PMOVSXWQ_XMMdq_XMMd vpmovsxwq xmm1, xmm2 XED_IFORM_VPMOVSXWQ_XMMdq_XMMd vpmovsxwq xmm1, xmm2 XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_MEMi16_AVX512 vpmovsxwq xmm1{k1}, [rdi] XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_XMMi16_AVX512 vpmovsxwq xmm1{k1}, xmm2 XED_IFORM_VPMOVSXWQ_YMMqq_MEMq vpmovsxwq ymm1, [rdi] XED_IFORM_VPMOVSXWQ_YMMqq_XMMq vpmovsxwq ymm1, xmm2 XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_MEMi16_AVX512 vpmovsxwq ymm1{k1}, [rdi] \r\nXED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_XMMi16_AVX512 vpmovsxwq ymm1{k1}, xmm2 XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_MEMi16_AVX512 vpmovsxwq zmm1{k1}, [rdi] \r\nXED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_XMMi16_AVX512 vpmovsxwq zmm1{k1}, xmm2 XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_XMMu32_AVX512 vpmovusdb [rdi]{k1}, xmm1 XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_YMMu32_AVX512 vpmovusdb [rdi]{k1}, ymm1 \r\nXED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_ZMMu32_AVX512 vpmovusdb [rdi]{k1}, zmm1 XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_XMMu32_AVX512 vpmovusdb xmm1{k1}, xmm2 XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_YMMu32_AVX512 vpmovusdb xmm1{k1}, ymm2 XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_ZMMu32_AVX512 vpmovusdb xmm1{k1}, zmm2 XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_XMMu32_AVX512 vpmovusdw [rdi]{k1}, xmm1 \r\nXED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_YMMu32_AVX512 vpmovusdw [rdi]{k1}, ymm1 XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_ZMMu32_AVX512 vpmovusdw [rdi]{k1}, zmm1 XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_XMMu32_AVX512 vpmovusdw xmm1{k1}, xmm2 XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_YMMu32_AVX512 vpmovusdw xmm1{k1}, ymm2 \r\nXED_IFORM_VPMOVUSDW_YMMu16_MASKmskw_ZMMu32_AVX512 vpmovusdw ymm1{k1}, zmm2 XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_XMMu64_AVX512 vpmovusqb [rdi]{k1}, xmm1 XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_YMMu64_AVX512 vpmovusqb [rdi]{k1}, ymm1 XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_ZMMu64_AVX512 vpmovusqb [rdi]{k1}, zmm1 XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_XMMu64_AVX512 vpmovusqb xmm1{k1}, xmm2 \r\nXED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_YMMu64_AVX512 vpmovusqb xmm1{k1}, ymm2 XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_ZMMu64_AVX512 vpmovusqb xmm1{k1}, zmm2 \r\nXED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_XMMu64_AVX512 vpmovusqd [rdi]{k1}, xmm1 XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_YMMu64_AVX512 vpmovusqd [rdi]{k1}, ymm1 XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_ZMMu64_AVX512 vpmovusqd [rdi]{k1}, zmm1 XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_XMMu64_AVX512 vpmovusqd xmm1{k1}, xmm2 XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_YMMu64_AVX512 vpmovusqd xmm1{k1}, ymm2 XED_IFORM_VPMOVUSQD_YMMu32_MASKmskw_ZMMu64_AVX512 vpmovusqd ymm1{k1}, zmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/9fd16ddc-84b5-44e3-99de-491412a384e6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=29019274e3fd0ca7480eddd4e6e40a061ef73b0ba9f0dbdf41861fe223287bdb",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 344
      },
      {
        "segments": [
          {
            "segment_id": "9b04d792-3763-4a99-878a-00b417092033",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 100,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_XMMu64_AVX512 vpmovusqw [rdi]{k1}, xmm1 \r\nXED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_YMMu64_AVX512 vpmovusqw [rdi]{k1}, ymm1 XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_ZMMu64_AVX512 vpmovusqw [rdi]{k1}, zmm1 \r\nXED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_XMMu64_AVX512 vpmovusqw xmm1{k1}, xmm2 XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_YMMu64_AVX512 vpmovusqw xmm1{k1}, ymm2 XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_ZMMu64_AVX512 vpmovusqw xmm1{k1}, zmm2 XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_XMMu16_AVX512 vpmovuswb [rdi]{k1}, xmm1 XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_YMMu16_AVX512 vpmovuswb [rdi]{k1}, ymm1 \r\nXED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_ZMMu16_AVX512 vpmovuswb [rdi]{k1}, zmm1 XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_XMMu16_AVX512 vpmovuswb xmm1{k1}, xmm2 XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_YMMu16_AVX512 vpmovuswb xmm1{k1}, ymm2 XED_IFORM_VPMOVUSWB_YMMu8_MASKmskw_ZMMu16_AVX512 vpmovuswb ymm1{k1}, zmm2 \r\nXED_IFORM_VPMOVW2M_MASKmskw_XMMu16_AVX512 vpmovw2m k1, xmm1 XED_IFORM_VPMOVW2M_MASKmskw_YMMu16_AVX512 vpmovw2m k1, ymm1 XED_IFORM_VPMOVW2M_MASKmskw_ZMMu16_AVX512 vpmovw2m k1, zmm1 XED_IFORM_VPMOVWB_MEMu8_MASKmskw_XMMu16_AVX512 vpmovwb [rdi]{k1}, xmm1 XED_IFORM_VPMOVWB_MEMu8_MASKmskw_YMMu16_AVX512 vpmovwb [rdi]{k1}, ymm1 XED_IFORM_VPMOVWB_MEMu8_MASKmskw_ZMMu16_AVX512 vpmovwb [rdi]{k1}, zmm1 \r\nXED_IFORM_VPMOVWB_XMMu8_MASKmskw_XMMu16_AVX512 vpmovwb xmm1{k1}, xmm2 XED_IFORM_VPMOVWB_XMMu8_MASKmskw_YMMu16_AVX512 vpmovwb xmm1{k1}, ymm2 XED_IFORM_VPMOVWB_YMMu8_MASKmskw_ZMMu16_AVX512 vpmovwb ymm1{k1}, zmm2 XED_IFORM_PMOVZXBD_XMMdq_MEMd vpmovzxbd xmm1, [rdi] XED_IFORM_VPMOVZXBD_XMMdq_MEMd vpmovzxbd xmm1, [rdi] XED_IFORM_VPMOVZXBD_XMMdq_XMMd vpmovzxbd xmm1, xmm2 \r\nXED_IFORM_PMOVZXBD_XMMdq_XMMd vpmovzxbd xmm1, xmm2 XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_MEMi8_AVX512 vpmovzxbd xmm1{k1}, [rdi] XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_XMMi8_AVX512 vpmovzxbd xmm1{k1}, xmm2 \r\nXED_IFORM_VPMOVZXBD_YMMqq_MEMq vpmovzxbd ymm1, [rdi] XED_IFORM_VPMOVZXBD_YMMqq_XMMq vpmovzxbd ymm1, xmm2 XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_MEMi8_AVX512 vpmovzxbd ymm1{k1}, [rdi] XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_XMMi8_AVX512 vpmovzxbd ymm1{k1}, xmm2 \r\nXED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_MEMi8_AVX512 vpmovzxbd zmm1{k1}, [rdi] XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_XMMi8_AVX512 vpmovzxbd zmm1{k1}, xmm2 \r\nXED_IFORM_PMOVZXBQ_XMMdq_MEMw vpmovzxbq xmm1, [rdi] XED_IFORM_VPMOVZXBQ_XMMdq_MEMw vpmovzxbq xmm1, [rdi] XED_IFORM_PMOVZXBQ_XMMdq_XMMw vpmovzxbq xmm1, xmm2 XED_IFORM_VPMOVZXBQ_XMMdq_XMMw vpmovzxbq xmm1, xmm2 \r\nXED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_MEMi8_AVX512 vpmovzxbq xmm1{k1}, [rdi] \r\nXED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_XMMi8_AVX512 vpmovzxbq xmm1{k1}, xmm2 XED_IFORM_VPMOVZXBQ_YMMqq_MEMd vpmovzxbq ymm1, [rdi] XED_IFORM_VPMOVZXBQ_YMMqq_XMMd vpmovzxbq ymm1, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/9b04d792-3763-4a99-878a-00b417092033.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6ecd9bfdc2c6937260b5e5464ba1a9c690a52b1cd4d77c821c89fcfa61dbb4b5",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "b65f2a06-7012-4591-afab-0a47f700433d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 101,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_MEMi8_AVX512 vpmovzxbq ymm1{k1}, [rdi] \r\nXED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_XMMi8_AVX512 vpmovzxbq ymm1{k1}, xmm2 XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_MEMi8_AVX512 vpmovzxbq zmm1{k1}, [rdi] \r\nXED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_XMMi8_AVX512 vpmovzxbq zmm1{k1}, xmm2 XED_IFORM_VPMOVZXBW_XMMdq_MEMq vpmovzxbw xmm1, [rdi] XED_IFORM_PMOVZXBW_XMMdq_MEMq vpmovzxbw xmm1, [rdi] \r\nXED_IFORM_VPMOVZXBW_XMMdq_XMMq vpmovzxbw xmm1, xmm2 XED_IFORM_PMOVZXBW_XMMdq_XMMq vpmovzxbw xmm1, xmm2 XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_MEMi8_AVX512 vpmovzxbw xmm1{k1}, [rdi] \r\nXED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_XMMi8_AVX512 vpmovzxbw xmm1{k1}, xmm2 \r\nXED_IFORM_VPMOVZXBW_YMMqq_MEMdq vpmovzxbw ymm1, [rdi] XED_IFORM_VPMOVZXBW_YMMqq_XMMdq vpmovzxbw ymm1, xmm2 \r\nXED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_MEMi8_AVX512 vpmovzxbw ymm1{k1}, [rdi] \r\nXED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_XMMi8_AVX512 vpmovzxbw ymm1{k1}, xmm2 XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_MEMi8_AVX512 vpmovzxbw zmm1{k1}, [rdi] \r\nXED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_YMMi8_AVX512 vpmovzxbw zmm1{k1}, ymm2 XED_IFORM_PMOVZXDQ_XMMdq_MEMq vpmovzxdq xmm1, [rdi] XED_IFORM_VPMOVZXDQ_XMMdq_MEMq vpmovzxdq xmm1, [rdi] XED_IFORM_PMOVZXDQ_XMMdq_XMMq vpmovzxdq xmm1, xmm2 XED_IFORM_VPMOVZXDQ_XMMdq_XMMq vpmovzxdq xmm1, xmm2 XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_MEMi32_AVX512 vpmovzxdq xmm1{k1}, [rdi] XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_XMMi32_AVX512 vpmovzxdq xmm1{k1}, xmm2 XED_IFORM_VPMOVZXDQ_YMMqq_MEMdq vpmovzxdq ymm1, [rdi] \r\nXED_IFORM_VPMOVZXDQ_YMMqq_XMMdq vpmovzxdq ymm1, xmm2 XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_MEMi32_AVX512 vpmovzxdq ymm1{k1}, [rdi] XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_XMMi32_AVX512 vpmovzxdq ymm1{k1}, xmm2 XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_MEMi32_AVX512 vpmovzxdq zmm1{k1}, [rdi] XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_YMMi32_AVX512 vpmovzxdq zmm1{k1}, ymm2 \r\nXED_IFORM_PMOVZXWD_XMMdq_MEMq vpmovzxwd xmm1, [rdi] \r\nXED_IFORM_VPMOVZXWD_XMMdq_MEMq vpmovzxwd xmm1, [rdi] XED_IFORM_PMOVZXWD_XMMdq_XMMq vpmovzxwd xmm1, xmm2 XED_IFORM_VPMOVZXWD_XMMdq_XMMq vpmovzxwd xmm1, xmm2 XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_MEMi16_AVX512 vpmovzxwd xmm1{k1}, [rdi] XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_XMMi16_AVX512 vpmovzxwd xmm1{k1}, xmm2 XED_IFORM_VPMOVZXWD_YMMqq_MEMdq vpmovzxwd ymm1, [rdi] XED_IFORM_VPMOVZXWD_YMMqq_XMMdq vpmovzxwd ymm1, xmm2 XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_MEMi16_AVX512 vpmovzxwd ymm1{k1}, [rdi] XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_XMMi16_AVX512 vpmovzxwd ymm1{k1}, xmm2 XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_MEMi16_AVX512 vpmovzxwd zmm1{k1}, [rdi] XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_YMMi16_AVX512 vpmovzxwd zmm1{k1}, ymm2 \r\nXED_IFORM_VPMOVZXWQ_XMMdq_MEMd vpmovzxwq xmm1, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/b65f2a06-7012-4591-afab-0a47f700433d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bcafda6479ebee179f314cc4a94a6a852b1719a36ca2cc1d17668749b6937676",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 344
      },
      {
        "segments": [
          {
            "segment_id": "e846076c-5c34-43d0-a72e-0f04fe1eb600",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 102,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PMOVZXWQ_XMMdq_MEMd vpmovzxwq xmm1, [rdi] \r\nXED_IFORM_PMOVZXWQ_XMMdq_XMMd vpmovzxwq xmm1, xmm2 XED_IFORM_VPMOVZXWQ_XMMdq_XMMd vpmovzxwq xmm1, xmm2 XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_MEMi16_AVX512 vpmovzxwq xmm1{k1}, [rdi] XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_XMMi16_AVX512 vpmovzxwq xmm1{k1}, xmm2 XED_IFORM_VPMOVZXWQ_YMMqq_MEMq vpmovzxwq ymm1, [rdi] XED_IFORM_VPMOVZXWQ_YMMqq_XMMq vpmovzxwq ymm1, xmm2 XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_MEMi16_AVX512 vpmovzxwq ymm1{k1}, [rdi] XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_XMMi16_AVX512 vpmovzxwq ymm1{k1}, xmm2 XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_MEMi16_AVX512 vpmovzxwq zmm1{k1}, [rdi] \r\nXED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_XMMi16_AVX512 vpmovzxwq zmm1{k1}, xmm2 XED_IFORM_PMULDQ_XMMdq_MEMdq vpmuldq xmm1, xmm1, [rdi] \r\nXED_IFORM_PMULDQ_XMMdq_XMMdq vpmuldq xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMULDQ_XMMdq_XMMdq_MEMdq vpmuldq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMULDQ_XMMdq_XMMdq_XMMdq vpmuldq xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_MEMi32_AVX512 vpmuldq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_XMMi32_AVX512 vpmuldq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMULDQ_YMMqq_YMMqq_MEMqq vpmuldq ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMULDQ_YMMqq_YMMqq_YMMqq vpmuldq ymm1, ymm2, ymm3 XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_MEMi32_AVX512 vpmuldq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_YMMi32_AVX512 vpmuldq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_MEMi32_AVX512 vpmuldq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_ZMMi32_AVX512 vpmuldq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMULHRSW_XMMdq_MEMdq vpmulhrsw xmm1, xmm1, [rdi] XED_IFORM_PMULHRSW_XMMdq_XMMdq vpmulhrsw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMULHRSW_XMMdq_XMMdq_MEMdq vpmulhrsw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMULHRSW_XMMdq_XMMdq_XMMdq vpmulhrsw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 vpmulhrsw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 vpmulhrsw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMULHRSW_YMMqq_YMMqq_MEMqq vpmulhrsw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMULHRSW_YMMqq_YMMqq_YMMqq vpmulhrsw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 vpmulhrsw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 vpmulhrsw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 vpmulhrsw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 vpmulhrsw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMULHUW_XMMdq_MEMdq vpmulhuw xmm1, xmm1, [rdi] \r\nXED_IFORM_PMULHUW_XMMdq_XMMdq vpmulhuw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMULHUW_XMMdq_XMMdq_MEMdq vpmulhuw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMULHUW_XMMdq_XMMdq_XMMdq vpmulhuw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpmulhuw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpmulhuw xmm1{k1}, xmm2, xmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/e846076c-5c34-43d0-a72e-0f04fe1eb600.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=38ff150f948e57008443198b4902cea107b9140a1e878ba1803c445283ec404c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f4e909df-1903-4578-9d35-18d6dd62ac76",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 103,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMULHUW_YMMqq_YMMqq_MEMqq vpmulhuw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMULHUW_YMMqq_YMMqq_YMMqq vpmulhuw ymm1, ymm2, ymm3 XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpmulhuw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpmulhuw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpmulhuw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpmulhuw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMULHW_XMMdq_MEMdq vpmulhw xmm1, xmm1, [rdi] \r\nXED_IFORM_PMULHW_XMMdq_XMMdq vpmulhw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMULHW_XMMdq_XMMdq_MEMdq vpmulhw xmm1, xmm2, [rdi] XED_IFORM_VPMULHW_XMMdq_XMMdq_XMMdq vpmulhw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpmulhw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpmulhw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMULHW_YMMqq_YMMqq_MEMqq vpmulhw ymm1, ymm2, [rdi] XED_IFORM_VPMULHW_YMMqq_YMMqq_YMMqq vpmulhw ymm1, ymm2, ymm3 XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpmulhw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpmulhw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpmulhw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpmulhw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMULLD_XMMdq_MEMdq vpmulld xmm1, xmm1, [rdi] XED_IFORM_PMULLD_XMMdq_XMMdq vpmulld xmm1, xmm1, xmm2 \r\nXED_IFORM_VPMULLD_XMMdq_XMMdq_MEMdq vpmulld xmm1, xmm2, [rdi] XED_IFORM_VPMULLD_XMMdq_XMMdq_XMMdq vpmulld xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpmulld xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpmulld xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMULLD_YMMqq_YMMqq_MEMqq vpmulld ymm1, ymm2, [rdi] XED_IFORM_VPMULLD_YMMqq_YMMqq_YMMqq vpmulld ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpmulld ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpmulld ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpmulld zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpmulld zmm1{k1}, zmm2, zmm3 XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpmullq xmm1{k1}, xmm2, [rdi] XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpmullq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpmullq ymm1{k1}, ymm2, [rdi] XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpmullq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpmullq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpmullq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMULLW_XMMdq_MEMdq vpmullw xmm1, xmm1, [rdi] XED_IFORM_PMULLW_XMMdq_XMMdq vpmullw xmm1, xmm1, xmm2 XED_IFORM_VPMULLW_XMMdq_XMMdq_MEMdq vpmullw xmm1, xmm2, [rdi] XED_IFORM_VPMULLW_XMMdq_XMMdq_XMMdq vpmullw xmm1, xmm2, xmm3 XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpmullw xmm1{k1}, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/f4e909df-1903-4578-9d35-18d6dd62ac76.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e91981360dafdd91acaf256fa8a15730656c3457c4520a2fe6cf5b0ee0e2678b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 415
      },
      {
        "segments": [
          {
            "segment_id": "b4ac593a-6d80-4dc7-bad7-36667e724aae",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 104,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpmullw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMULLW_YMMqq_YMMqq_MEMqq vpmullw ymm1, ymm2, [rdi] XED_IFORM_VPMULLW_YMMqq_YMMqq_YMMqq vpmullw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpmullw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpmullw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpmullw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpmullw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PMULUDQ_XMMdq_MEMdq vpmuludq xmm1, xmm1, [rdi] \r\nXED_IFORM_PMULUDQ_XMMdq_XMMdq vpmuludq xmm1, xmm1, xmm2 XED_IFORM_VPMULUDQ_XMMdq_XMMdq_MEMdq vpmuludq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPMULUDQ_XMMdq_XMMdq_XMMdq vpmuludq xmm1, xmm2, xmm3 \r\nXED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_MEMu32_AVX512 vpmuludq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_XMMu32_AVX512 vpmuludq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPMULUDQ_YMMqq_YMMqq_MEMqq vpmuludq ymm1, ymm2, [rdi] \r\nXED_IFORM_VPMULUDQ_YMMqq_YMMqq_YMMqq vpmuludq ymm1, ymm2, ymm3 XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_MEMu32_AVX512 vpmuludq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_YMMu32_AVX512 vpmuludq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_MEMu32_AVX512 vpmuludq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_ZMMu32_AVX512 vpmuludq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_POR_XMMdq_MEMdq vpor xmm1, xmm1, [rdi] \r\nXED_IFORM_POR_XMMdq_XMMdq vpor xmm1, xmm1, xmm2 \r\nXED_IFORM_VPOR_XMMdq_XMMdq_MEMdq vpor xmm1, xmm2, [rdi] XED_IFORM_VPOR_XMMdq_XMMdq_XMMdq vpor xmm1, xmm2, xmm3 \r\nXED_IFORM_VPOR_YMMqq_YMMqq_MEMqq vpor ymm1, ymm2, [rdi] XED_IFORM_VPOR_YMMqq_YMMqq_YMMqq vpor ymm1, ymm2, ymm3 \r\nXED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpord xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpord xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpord ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpord ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpord zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpord zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vporq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vporq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vporq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vporq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vporq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vporq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPROLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 vprold xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPROLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 vprold xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPROLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 vprold ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPROLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 vprold ymm1{k1}, ymm2, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/b4ac593a-6d80-4dc7-bad7-36667e724aae.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1ad7b8d55589e3232c527e834091824bd5b7c96ea74c1b3e402825b3814fb845",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "4bb57792-ac9b-4518-9cf7-679baf2ba979",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 105,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPROLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 vprold zmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPROLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 vprold zmm1{k1}, zmm2, 1 XED_IFORM_VPROLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 vprolq xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPROLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 vprolq xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPROLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 vprolq ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPROLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 vprolq ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPROLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 vprolq zmm1{k1}, [rdi], 1 XED_IFORM_VPROLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 vprolq zmm1{k1}, zmm2, 1 XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vprolvd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vprolvd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vprolvd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vprolvd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vprolvd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vprolvd zmm1{k1}, zmm2, zmm3 XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vprolvq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vprolvq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vprolvq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vprolvq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vprolvq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vprolvq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPRORD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 vprord xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPRORD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 vprord xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPRORD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 vprord ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPRORD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 vprord ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPRORD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 vprord zmm1{k1}, [rdi], 1 XED_IFORM_VPRORD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 vprord zmm1{k1}, zmm2, 1 XED_IFORM_VPRORQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 vprorq xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPRORQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 vprorq xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPRORQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 vprorq ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPRORQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 vprorq ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPRORQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 vprorq zmm1{k1}, [rdi], 1 XED_IFORM_VPRORQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 vprorq zmm1{k1}, zmm2, 1 XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vprorvd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vprorvd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vprorvd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vprorvd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vprorvd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vprorvd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vprorvq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vprorvq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vprorvq ymm1{k1}, ymm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/4bb57792-ac9b-4518-9cf7-679baf2ba979.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c3844b0f853b635d6625c421ff45f15641736df893c26c751d3866cbffc85017",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "0e675132-017f-43e5-8076-7572008e8a41",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 106,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vprorvq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vprorvq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vprorvq zmm1{k1}, zmm2, zmm3 XED_IFORM_PSADBW_XMMdq_MEMdq vpsadbw xmm1, xmm1, [rdi] XED_IFORM_PSADBW_XMMdq_XMMdq vpsadbw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPSADBW_XMMdq_XMMdq_MEMdq vpsadbw xmm1, xmm2, [rdi] XED_IFORM_VPSADBW_XMMu16_XMMu8_MEMu8_AVX512 vpsadbw xmm1, xmm2, [rdi] XED_IFORM_VPSADBW_XMMdq_XMMdq_XMMdq vpsadbw xmm1, xmm2, xmm3 XED_IFORM_VPSADBW_XMMu16_XMMu8_XMMu8_AVX512 vpsadbw xmm1, xmm2, xmm3 XED_IFORM_VPSADBW_YMMu16_YMMu8_MEMu8_AVX512 vpsadbw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSADBW_YMMqq_YMMqq_MEMqq vpsadbw ymm1, ymm2, [rdi] XED_IFORM_VPSADBW_YMMqq_YMMqq_YMMqq vpsadbw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPSADBW_YMMu16_YMMu8_YMMu8_AVX512 vpsadbw ymm1, ymm2, ymm3 XED_IFORM_VPSADBW_ZMMu16_ZMMu8_MEMu8_AVX512 vpsadbw zmm1, zmm2, [rdi] XED_IFORM_VPSADBW_ZMMu16_ZMMu8_ZMMu8_AVX512 vpsadbw zmm1, zmm2, zmm3 XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_XMMu32_AVX512_VL128 vpscatterdd [rdi+xmm1*1]{k1}, xmm2 \r\nXED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_YMMu32_AVX512_VL256 vpscatterdd [rdi+ymm1*1]{k1}, ymm2 XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_ZMMu32_AVX512_VL512 vpscatterdd [rdi+zmm1*1]{k1}, zmm2 XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128 vpscatterdq [rdi+xmm1*1]{k1}, xmm2 XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256 vpscatterdq [rdi+xmm1*1]{k1}, ymm2 \r\nXED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512 vpscatterdq [rdi+ymm1*1]{k1}, zmm2 XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL128 vpscatterqd [rdi+xmm1*1]{k1}, xmm2 XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL256 vpscatterqd [rdi+xmm1*1]{k1}, xmm2 XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128 vpscatterqq [rdi+xmm1*1]{k1}, xmm2 XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256 vpscatterqq [rdi+ymm1*1]{k1}, ymm2 XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512 vpscatterqq [rdi+zmm1*1]{k1}, zmm2 XED_IFORM_PSHUFB_XMMdq_MEMdq vpshufb xmm1, xmm1, [rdi] XED_IFORM_PSHUFB_XMMdq_XMMdq vpshufb xmm1, xmm1, xmm2 XED_IFORM_VPSHUFB_XMMdq_XMMdq_MEMdq vpshufb xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSHUFB_XMMdq_XMMdq_XMMdq vpshufb xmm1, xmm2, xmm3 XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpshufb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpshufb xmm1{k1}, xmm2, xmm3 XED_IFORM_VPSHUFB_YMMqq_YMMqq_MEMqq vpshufb ymm1, ymm2, [rdi] XED_IFORM_VPSHUFB_YMMqq_YMMqq_YMMqq vpshufb ymm1, ymm2, ymm3 XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpshufb ymm1{k1}, ymm2, [rdi] XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpshufb ymm1{k1}, ymm2, ymm3 XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpshufb zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpshufb zmm1{k1}, zmm2, zmm3 XED_IFORM_VPSHUFD_XMMdq_MEMdq_IMMb vpshufd xmm1, [rdi], 1 XED_IFORM_PSHUFD_XMMdq_MEMdq_IMMb vpshufd xmm1, [rdi], 1 XED_IFORM_VPSHUFD_XMMdq_XMMdq_IMMb vpshufd xmm1, xmm2, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/0e675132-017f-43e5-8076-7572008e8a41.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4866ca6af607a3e0c5c274097cf4376c00789044086f39681cf42364461e4cfa",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "5d931d61-c500-4021-8b2d-b9ab8068a447",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 107,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PSHUFD_XMMdq_XMMdq_IMMb vpshufd xmm1, xmm2, 1 \r\nXED_IFORM_VPSHUFD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpshufd xmm1{k1}, [rdi], 1 XED_IFORM_VPSHUFD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 vpshufd xmm1{k1}, xmm2, 1 XED_IFORM_VPSHUFD_YMMqq_MEMqq_IMMb vpshufd ymm1, [rdi], 1 \r\nXED_IFORM_VPSHUFD_YMMqq_YMMqq_IMMb vpshufd ymm1, ymm2, 1 XED_IFORM_VPSHUFD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpshufd ymm1{k1}, [rdi], 1 XED_IFORM_VPSHUFD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 vpshufd ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSHUFD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpshufd zmm1{k1}, [rdi], 1 XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 vpshufd zmm1{k1}, zmm2, 1 XED_IFORM_VPSHUFHW_XMMdq_MEMdq_IMMb vpshufhw xmm1, [rdi], 1 XED_IFORM_PSHUFHW_XMMdq_MEMdq_IMMb vpshufhw xmm1, [rdi], 1 \r\nXED_IFORM_PSHUFHW_XMMdq_XMMdq_IMMb vpshufhw xmm1, xmm2, 1 XED_IFORM_VPSHUFHW_XMMdq_XMMdq_IMMb vpshufhw xmm1, xmm2, 1 \r\nXED_IFORM_VPSHUFHW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpshufhw xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSHUFHW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 vpshufhw xmm1{k1}, xmm2, 1 XED_IFORM_VPSHUFHW_YMMqq_MEMqq_IMMb vpshufhw ymm1, [rdi], 1 XED_IFORM_VPSHUFHW_YMMqq_YMMqq_IMMb vpshufhw ymm1, ymm2, 1 XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpshufhw ymm1{k1}, [rdi], 1 XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 vpshufhw ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpshufhw zmm1{k1}, [rdi], 1 XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 vpshufhw zmm1{k1}, zmm2, 1 XED_IFORM_VPSHUFLW_XMMdq_MEMdq_IMMb vpshuflw xmm1, [rdi], 1 XED_IFORM_PSHUFLW_XMMdq_MEMdq_IMMb vpshuflw xmm1, [rdi], 1 XED_IFORM_VPSHUFLW_XMMdq_XMMdq_IMMb vpshuflw xmm1, xmm2, 1 XED_IFORM_PSHUFLW_XMMdq_XMMdq_IMMb vpshuflw xmm1, xmm2, 1 \r\nXED_IFORM_VPSHUFLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpshuflw xmm1{k1}, [rdi], 1 XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 vpshuflw xmm1{k1}, xmm2, 1 XED_IFORM_VPSHUFLW_YMMqq_MEMqq_IMMb vpshuflw ymm1, [rdi], 1 \r\nXED_IFORM_VPSHUFLW_YMMqq_YMMqq_IMMb vpshuflw ymm1, ymm2, 1 \r\nXED_IFORM_VPSHUFLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpshuflw ymm1{k1}, [rdi], 1 XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 vpshuflw ymm1{k1}, ymm2, 1 XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpshuflw zmm1{k1}, [rdi], 1 XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 vpshuflw zmm1{k1}, zmm2, 1 XED_IFORM_PSIGNB_XMMdq_MEMdq vpsignb xmm1, xmm1, [rdi] \r\nXED_IFORM_PSIGNB_XMMdq_XMMdq vpsignb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPSIGNB_XMMdq_XMMdq_MEMdq vpsignb xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSIGNB_XMMdq_XMMdq_XMMdq vpsignb xmm1, xmm2, xmm3 XED_IFORM_VPSIGNB_YMMqq_YMMqq_MEMqq vpsignb ymm1, ymm2, [rdi] XED_IFORM_VPSIGNB_YMMqq_YMMqq_YMMqq vpsignb ymm1, ymm2, ymm3 XED_IFORM_PSIGND_XMMdq_MEMdq vpsignd xmm1, xmm1, [rdi] \r\nXED_IFORM_PSIGND_XMMdq_XMMdq vpsignd xmm1, xmm1, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/5d931d61-c500-4021-8b2d-b9ab8068a447.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=dd9b675acd10540b693487e306318af2ac7464c27e7578ad10f0e7673f439579",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 415
      },
      {
        "segments": [
          {
            "segment_id": "a29e3afd-963d-4e19-8887-06aa3e40f19d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 108,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPSIGND_XMMdq_XMMdq_MEMdq vpsignd xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSIGND_XMMdq_XMMdq_XMMdq vpsignd xmm1, xmm2, xmm3 XED_IFORM_VPSIGND_YMMqq_YMMqq_MEMqq vpsignd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSIGND_YMMqq_YMMqq_YMMqq vpsignd ymm1, ymm2, ymm3 \r\nXED_IFORM_PSIGNW_XMMdq_MEMdq vpsignw xmm1, xmm1, [rdi] \r\nXED_IFORM_PSIGNW_XMMdq_XMMdq vpsignw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPSIGNW_XMMdq_XMMdq_MEMdq vpsignw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSIGNW_XMMdq_XMMdq_XMMdq vpsignw xmm1, xmm2, xmm3 XED_IFORM_VPSIGNW_YMMqq_YMMqq_MEMqq vpsignw ymm1, ymm2, [rdi] XED_IFORM_VPSIGNW_YMMqq_YMMqq_YMMqq vpsignw ymm1, ymm2, ymm3 \r\nXED_IFORM_PSLLD_XMMdq_MEMdq vpslld xmm1, xmm1, [rdi] XED_IFORM_PSLLD_XMMdq_IMMb vpslld xmm1, xmm1, 1 \r\nXED_IFORM_PSLLD_XMMdq_XMMdq vpslld xmm1, xmm1, xmm2 XED_IFORM_VPSLLD_XMMdq_XMMdq_MEMdq vpslld xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSLLD_XMMdq_XMMdq_IMMb vpslld xmm1, xmm2, 1 \r\nXED_IFORM_VPSLLD_XMMdq_XMMdq_XMMdq vpslld xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSLLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpslld xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpslld xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 vpslld xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpslld xmm1{k1}, xmm2, xmm3 XED_IFORM_VPSLLD_YMMqq_YMMqq_MEMdq vpslld ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSLLD_YMMqq_YMMqq_IMMb vpslld ymm1, ymm2, 1 XED_IFORM_VPSLLD_YMMqq_YMMqq_XMMq vpslld ymm1, ymm2, xmm3 XED_IFORM_VPSLLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpslld ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpslld ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 vpslld ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 vpslld ymm1{k1}, ymm2, xmm3 XED_IFORM_VPSLLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpslld zmm1{k1}, [rdi], 1 XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpslld zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 vpslld zmm1{k1}, zmm2, 1 XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 vpslld zmm1{k1}, zmm2, xmm3 XED_IFORM_VPSLLDQ_XMMu8_MEMu8_IMM8_AVX512 vpslldq xmm1, [rdi], 1 \r\nXED_IFORM_PSLLDQ_XMMdq_IMMb vpslldq xmm1, xmm1, 1 \r\nXED_IFORM_VPSLLDQ_XMMu8_XMMu8_IMM8_AVX512 vpslldq xmm1, xmm2, 1 XED_IFORM_VPSLLDQ_XMMdq_XMMdq_IMMb vpslldq xmm1, xmm2, 1 \r\nXED_IFORM_VPSLLDQ_YMMu8_MEMu8_IMM8_AVX512 vpslldq ymm1, [rdi], 1 \r\nXED_IFORM_VPSLLDQ_YMMqq_YMMqq_IMMb vpslldq ymm1, ymm2, 1 \r\nXED_IFORM_VPSLLDQ_YMMu8_YMMu8_IMM8_AVX512 vpslldq ymm1, ymm2, 1 \r\nXED_IFORM_VPSLLDQ_ZMMu8_MEMu8_IMM8_AVX512 vpslldq zmm1, [rdi], 1 \r\nXED_IFORM_VPSLLDQ_ZMMu8_ZMMu8_IMM8_AVX512 vpslldq zmm1, zmm2, 1 \r\nXED_IFORM_PSLLQ_XMMdq_MEMdq vpsllq xmm1, xmm1, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/a29e3afd-963d-4e19-8887-06aa3e40f19d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=495f9cfcfcc088333e1806cc1871b6582baaca9255a632f0ea30efa69e5fee42",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "85e4b740-963f-4915-aecc-aeb4ab287ef6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 109,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PSLLQ_XMMdq_IMMb vpsllq xmm1, xmm1, 1 \r\nXED_IFORM_PSLLQ_XMMdq_XMMdq vpsllq xmm1, xmm1, xmm2 \r\nXED_IFORM_VPSLLQ_XMMdq_XMMdq_MEMdq vpsllq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSLLQ_XMMdq_XMMdq_IMMb vpsllq xmm1, xmm2, 1 \r\nXED_IFORM_VPSLLQ_XMMdq_XMMdq_XMMdq vpsllq xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSLLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpsllq xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpsllq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 vpsllq xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpsllq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSLLQ_YMMqq_YMMqq_MEMdq vpsllq ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSLLQ_YMMqq_YMMqq_IMMb vpsllq ymm1, ymm2, 1 XED_IFORM_VPSLLQ_YMMqq_YMMqq_XMMq vpsllq ymm1, ymm2, xmm3 XED_IFORM_VPSLLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpsllq ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpsllq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 vpsllq ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 vpsllq ymm1{k1}, ymm2, xmm3 \r\nXED_IFORM_VPSLLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpsllq zmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpsllq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 vpsllq zmm1{k1}, zmm2, 1 XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 vpsllq zmm1{k1}, zmm2, xmm3 XED_IFORM_VPSLLVD_XMMdq_XMMdq_MEMdq vpsllvd xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSLLVD_XMMdq_XMMdq_XMMdq vpsllvd xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpsllvd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpsllvd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSLLVD_YMMqq_YMMqq_MEMqq vpsllvd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSLLVD_YMMqq_YMMqq_YMMqq vpsllvd ymm1, ymm2, ymm3 \r\nXED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpsllvd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpsllvd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpsllvd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpsllvd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPSLLVQ_XMMdq_XMMdq_MEMdq vpsllvq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSLLVQ_XMMdq_XMMdq_XMMdq vpsllvq xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpsllvq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpsllvq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSLLVQ_YMMqq_YMMqq_MEMqq vpsllvq ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSLLVQ_YMMqq_YMMqq_YMMqq vpsllvq ymm1, ymm2, ymm3 XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpsllvq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpsllvq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpsllvq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpsllvq zmm1{k1}, zmm2, zmm3 XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpsllvw xmm1{k1}, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/85e4b740-963f-4915-aecc-aeb4ab287ef6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=09bc98dafbf1f0dbdfeec35ed471ba63ea7e4448417df215d98460fd2c83d510",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "7fec1acb-e106-4bce-b4ad-540bfd2113cb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 110,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpsllvw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpsllvw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpsllvw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpsllvw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpsllvw zmm1{k1}, zmm2, zmm3 XED_IFORM_PSLLW_XMMdq_MEMdq vpsllw xmm1, xmm1, [rdi] \r\nXED_IFORM_PSLLW_XMMdq_IMMb vpsllw xmm1, xmm1, 1 XED_IFORM_PSLLW_XMMdq_XMMdq vpsllw xmm1, xmm1, xmm2 XED_IFORM_VPSLLW_XMMdq_XMMdq_MEMdq vpsllw xmm1, xmm2, [rdi] XED_IFORM_VPSLLW_XMMdq_XMMdq_IMMb vpsllw xmm1, xmm2, 1 \r\nXED_IFORM_VPSLLW_XMMdq_XMMdq_XMMdq vpsllw xmm1, xmm2, xmm3 XED_IFORM_VPSLLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpsllw xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpsllw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 vpsllw xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpsllw xmm1{k1}, xmm2, xmm3 XED_IFORM_VPSLLW_YMMqq_YMMqq_MEMdq vpsllw ymm1, ymm2, [rdi] XED_IFORM_VPSLLW_YMMqq_YMMqq_IMMb vpsllw ymm1, ymm2, 1 \r\nXED_IFORM_VPSLLW_YMMqq_YMMqq_XMMq vpsllw ymm1, ymm2, xmm3 XED_IFORM_VPSLLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpsllw ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpsllw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 vpsllw ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 vpsllw ymm1{k1}, ymm2, xmm3 \r\nXED_IFORM_VPSLLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpsllw zmm1{k1}, [rdi], 1 XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpsllw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 vpsllw zmm1{k1}, zmm2, 1 XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 vpsllw zmm1{k1}, zmm2, xmm3 XED_IFORM_PSRAD_XMMdq_MEMdq vpsrad xmm1, xmm1, [rdi] XED_IFORM_PSRAD_XMMdq_IMMb vpsrad xmm1, xmm1, 1 \r\nXED_IFORM_PSRAD_XMMdq_XMMdq vpsrad xmm1, xmm1, xmm2 \r\nXED_IFORM_VPSRAD_XMMdq_XMMdq_MEMdq vpsrad xmm1, xmm2, [rdi] XED_IFORM_VPSRAD_XMMdq_XMMdq_IMMb vpsrad xmm1, xmm2, 1 \r\nXED_IFORM_VPSRAD_XMMdq_XMMdq_XMMdq vpsrad xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSRAD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpsrad xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpsrad xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 vpsrad xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpsrad xmm1{k1}, xmm2, xmm3 XED_IFORM_VPSRAD_YMMqq_YMMqq_MEMdq vpsrad ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSRAD_YMMqq_YMMqq_IMMb vpsrad ymm1, ymm2, 1 XED_IFORM_VPSRAD_YMMqq_YMMqq_XMMq vpsrad ymm1, ymm2, xmm3 XED_IFORM_VPSRAD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpsrad ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpsrad ymm1{k1}, ymm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/7fec1acb-e106-4bce-b4ad-540bfd2113cb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0d93c8dd7f2e07dba449bdc9a4fa0592b88ddc271147101b020836e3b8e22b25",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "4f3cee32-72ec-4318-84fd-805b30e10330",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 111,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 vpsrad ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 vpsrad ymm1{k1}, ymm2, xmm3 XED_IFORM_VPSRAD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpsrad zmm1{k1}, [rdi], 1 XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpsrad zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 vpsrad zmm1{k1}, zmm2, 1 XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 vpsrad zmm1{k1}, zmm2, xmm3 XED_IFORM_VPSRAQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpsraq xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpsraq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 vpsraq xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpsraq xmm1{k1}, xmm2, xmm3 XED_IFORM_VPSRAQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpsraq ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpsraq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 vpsraq ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 vpsraq ymm1{k1}, ymm2, xmm3 \r\nXED_IFORM_VPSRAQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpsraq zmm1{k1}, [rdi], 1 XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpsraq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 vpsraq zmm1{k1}, zmm2, 1 XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 vpsraq zmm1{k1}, zmm2, xmm3 XED_IFORM_VPSRAVD_XMMdq_XMMdq_MEMdq vpsravd xmm1, xmm2, [rdi] XED_IFORM_VPSRAVD_XMMdq_XMMdq_XMMdq vpsravd xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpsravd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpsravd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSRAVD_YMMqq_YMMqq_MEMqq vpsravd ymm1, ymm2, [rdi] XED_IFORM_VPSRAVD_YMMqq_YMMqq_YMMqq vpsravd ymm1, ymm2, ymm3 XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpsravd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpsravd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpsravd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpsravd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpsravq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpsravq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpsravq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpsravq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpsravq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpsravq zmm1{k1}, zmm2, zmm3 XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpsravw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpsravw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpsravw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpsravw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpsravw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpsravw zmm1{k1}, zmm2, zmm3 XED_IFORM_PSRAW_XMMdq_MEMdq vpsraw xmm1, xmm1, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/4f3cee32-72ec-4318-84fd-805b30e10330.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=767282b126e754da8314f6fd72297f989584eab5ab709c094095d772146c968f",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "2cc783e2-b598-4795-8b92-5e9fdf48c492",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 112,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PSRAW_XMMdq_IMMb vpsraw xmm1, xmm1, 1 \r\nXED_IFORM_PSRAW_XMMdq_XMMdq vpsraw xmm1, xmm1, xmm2 XED_IFORM_VPSRAW_XMMdq_XMMdq_MEMdq vpsraw xmm1, xmm2, [rdi] XED_IFORM_VPSRAW_XMMdq_XMMdq_IMMb vpsraw xmm1, xmm2, 1 \r\nXED_IFORM_VPSRAW_XMMdq_XMMdq_XMMdq vpsraw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSRAW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpsraw xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpsraw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 vpsraw xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpsraw xmm1{k1}, xmm2, xmm3 XED_IFORM_VPSRAW_YMMqq_YMMqq_MEMdq vpsraw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSRAW_YMMqq_YMMqq_IMMb vpsraw ymm1, ymm2, 1 \r\nXED_IFORM_VPSRAW_YMMqq_YMMqq_XMMq vpsraw ymm1, ymm2, xmm3 \r\nXED_IFORM_VPSRAW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpsraw ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpsraw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 vpsraw ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 vpsraw ymm1{k1}, ymm2, xmm3 \r\nXED_IFORM_VPSRAW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpsraw zmm1{k1}, [rdi], 1 XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpsraw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 vpsraw zmm1{k1}, zmm2, 1 XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 vpsraw zmm1{k1}, zmm2, xmm3 \r\nXED_IFORM_PSRLD_XMMdq_MEMdq vpsrld xmm1, xmm1, [rdi] XED_IFORM_PSRLD_XMMdq_IMMb vpsrld xmm1, xmm1, 1 XED_IFORM_PSRLD_XMMdq_XMMdq vpsrld xmm1, xmm1, xmm2 XED_IFORM_VPSRLD_XMMdq_XMMdq_MEMdq vpsrld xmm1, xmm2, [rdi] XED_IFORM_VPSRLD_XMMdq_XMMdq_IMMb vpsrld xmm1, xmm2, 1 XED_IFORM_VPSRLD_XMMdq_XMMdq_XMMdq vpsrld xmm1, xmm2, xmm3 XED_IFORM_VPSRLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpsrld xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpsrld xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 vpsrld xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpsrld xmm1{k1}, xmm2, xmm3 XED_IFORM_VPSRLD_YMMqq_YMMqq_MEMdq vpsrld ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSRLD_YMMqq_YMMqq_IMMb vpsrld ymm1, ymm2, 1 XED_IFORM_VPSRLD_YMMqq_YMMqq_XMMq vpsrld ymm1, ymm2, xmm3 XED_IFORM_VPSRLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpsrld ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpsrld ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 vpsrld ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 vpsrld ymm1{k1}, ymm2, xmm3 XED_IFORM_VPSRLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 vpsrld zmm1{k1}, [rdi], 1 XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpsrld zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 vpsrld zmm1{k1}, zmm2, 1 XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 vpsrld zmm1{k1}, zmm2, xmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/2cc783e2-b598-4795-8b92-5e9fdf48c492.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=56d1413cd8d73ba1c1ff65d96e7eca8d86bae4c25b40179cb3a065a26bd7ac02",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "383eb48f-83d0-4869-b883-50ddb47f18bb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 113,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPSRLDQ_XMMu8_MEMu8_IMM8_AVX512 vpsrldq xmm1, [rdi], 1 \r\nXED_IFORM_PSRLDQ_XMMdq_IMMb vpsrldq xmm1, xmm1, 1 \r\nXED_IFORM_VPSRLDQ_XMMu8_XMMu8_IMM8_AVX512 vpsrldq xmm1, xmm2, 1 \r\nXED_IFORM_VPSRLDQ_XMMdq_XMMdq_IMMb vpsrldq xmm1, xmm2, 1 XED_IFORM_VPSRLDQ_YMMu8_MEMu8_IMM8_AVX512 vpsrldq ymm1, [rdi], 1 \r\nXED_IFORM_VPSRLDQ_YMMu8_YMMu8_IMM8_AVX512 vpsrldq ymm1, ymm2, 1 \r\nXED_IFORM_VPSRLDQ_YMMqq_YMMqq_IMMb vpsrldq ymm1, ymm2, 1 \r\nXED_IFORM_VPSRLDQ_ZMMu8_MEMu8_IMM8_AVX512 vpsrldq zmm1, [rdi], 1 \r\nXED_IFORM_VPSRLDQ_ZMMu8_ZMMu8_IMM8_AVX512 vpsrldq zmm1, zmm2, 1 \r\nXED_IFORM_PSRLQ_XMMdq_MEMdq vpsrlq xmm1, xmm1, [rdi] \r\nXED_IFORM_PSRLQ_XMMdq_IMMb vpsrlq xmm1, xmm1, 1 XED_IFORM_PSRLQ_XMMdq_XMMdq vpsrlq xmm1, xmm1, xmm2 XED_IFORM_VPSRLQ_XMMdq_XMMdq_MEMdq vpsrlq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSRLQ_XMMdq_XMMdq_IMMb vpsrlq xmm1, xmm2, 1 XED_IFORM_VPSRLQ_XMMdq_XMMdq_XMMdq vpsrlq xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSRLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpsrlq xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpsrlq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 vpsrlq xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpsrlq xmm1{k1}, xmm2, xmm3 XED_IFORM_VPSRLQ_YMMqq_YMMqq_MEMdq vpsrlq ymm1, ymm2, [rdi] XED_IFORM_VPSRLQ_YMMqq_YMMqq_IMMb vpsrlq ymm1, ymm2, 1 \r\nXED_IFORM_VPSRLQ_YMMqq_YMMqq_XMMq vpsrlq ymm1, ymm2, xmm3 XED_IFORM_VPSRLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpsrlq ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpsrlq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 vpsrlq ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 vpsrlq ymm1{k1}, ymm2, xmm3 \r\nXED_IFORM_VPSRLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 vpsrlq zmm1{k1}, [rdi], 1 XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpsrlq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 vpsrlq zmm1{k1}, zmm2, 1 XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 vpsrlq zmm1{k1}, zmm2, xmm3 \r\nXED_IFORM_VPSRLVD_XMMdq_XMMdq_MEMdq vpsrlvd xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSRLVD_XMMdq_XMMdq_XMMdq vpsrlvd xmm1, xmm2, xmm3 XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpsrlvd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpsrlvd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSRLVD_YMMqq_YMMqq_MEMqq vpsrlvd ymm1, ymm2, [rdi] XED_IFORM_VPSRLVD_YMMqq_YMMqq_YMMqq vpsrlvd ymm1, ymm2, ymm3 XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpsrlvd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpsrlvd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpsrlvd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpsrlvd zmm1{k1}, zmm2, zmm3 XED_IFORM_VPSRLVQ_XMMdq_XMMdq_MEMdq vpsrlvq xmm1, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/383eb48f-83d0-4869-b883-50ddb47f18bb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0882f4bbeeef0ee0576cff3f0cc215bd5bb01f6237f3ef7e8251df54318e9408",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "63496a75-8d10-41b3-8aae-cff38ab26de1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 114,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPSRLVQ_XMMdq_XMMdq_XMMdq vpsrlvq xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpsrlvq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpsrlvq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSRLVQ_YMMqq_YMMqq_MEMqq vpsrlvq ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSRLVQ_YMMqq_YMMqq_YMMqq vpsrlvq ymm1, ymm2, ymm3 XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpsrlvq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpsrlvq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpsrlvq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpsrlvq zmm1{k1}, zmm2, zmm3 XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpsrlvw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpsrlvw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpsrlvw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpsrlvw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpsrlvw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpsrlvw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PSRLW_XMMdq_MEMdq vpsrlw xmm1, xmm1, [rdi] XED_IFORM_PSRLW_XMMdq_IMMb vpsrlw xmm1, xmm1, 1 \r\nXED_IFORM_PSRLW_XMMdq_XMMdq vpsrlw xmm1, xmm1, xmm2 XED_IFORM_VPSRLW_XMMdq_XMMdq_MEMdq vpsrlw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSRLW_XMMdq_XMMdq_IMMb vpsrlw xmm1, xmm2, 1 \r\nXED_IFORM_VPSRLW_XMMdq_XMMdq_XMMdq vpsrlw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSRLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpsrlw xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpsrlw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 vpsrlw xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpsrlw xmm1{k1}, xmm2, xmm3 XED_IFORM_VPSRLW_YMMqq_YMMqq_MEMdq vpsrlw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSRLW_YMMqq_YMMqq_IMMb vpsrlw ymm1, ymm2, 1 XED_IFORM_VPSRLW_YMMqq_YMMqq_XMMq vpsrlw ymm1, ymm2, xmm3 XED_IFORM_VPSRLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpsrlw ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpsrlw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 vpsrlw ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 vpsrlw ymm1{k1}, ymm2, xmm3 XED_IFORM_VPSRLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 vpsrlw zmm1{k1}, [rdi], 1 XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpsrlw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 vpsrlw zmm1{k1}, zmm2, 1 XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 vpsrlw zmm1{k1}, zmm2, xmm3 XED_IFORM_PSUBB_XMMdq_MEMdq vpsubb xmm1, xmm1, [rdi] \r\nXED_IFORM_PSUBB_XMMdq_XMMdq vpsubb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPSUBB_XMMdq_XMMdq_MEMdq vpsubb xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSUBB_XMMdq_XMMdq_XMMdq vpsubb xmm1, xmm2, xmm3 XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpsubb xmm1{k1}, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/63496a75-8d10-41b3-8aae-cff38ab26de1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=19c8e9d88bc07d26acd8b1a000156dee3db342ff139c990bb0e026ab2ff4e8dd",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "ea4db226-27f2-4452-88d9-9e6e257d39ec",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 115,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpsubb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSUBB_YMMqq_YMMqq_MEMqq vpsubb ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSUBB_YMMqq_YMMqq_YMMqq vpsubb ymm1, ymm2, ymm3 \r\nXED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpsubb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpsubb ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpsubb zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpsubb zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PSUBD_XMMdq_MEMdq vpsubd xmm1, xmm1, [rdi] XED_IFORM_PSUBD_XMMdq_XMMdq vpsubd xmm1, xmm1, xmm2 XED_IFORM_VPSUBD_XMMdq_XMMdq_MEMdq vpsubd xmm1, xmm2, [rdi] XED_IFORM_VPSUBD_XMMdq_XMMdq_XMMdq vpsubd xmm1, xmm2, xmm3 XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpsubd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpsubd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSUBD_YMMqq_YMMqq_MEMqq vpsubd ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSUBD_YMMqq_YMMqq_YMMqq vpsubd ymm1, ymm2, ymm3 \r\nXED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpsubd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpsubd ymm1{k1}, ymm2, ymm3 XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpsubd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpsubd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PSUBQ_XMMdq_MEMdq vpsubq xmm1, xmm1, [rdi] \r\nXED_IFORM_PSUBQ_XMMdq_XMMdq vpsubq xmm1, xmm1, xmm2 XED_IFORM_VPSUBQ_XMMdq_XMMdq_MEMdq vpsubq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSUBQ_XMMdq_XMMdq_XMMdq vpsubq xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpsubq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpsubq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSUBQ_YMMqq_YMMqq_MEMqq vpsubq ymm1, ymm2, [rdi] XED_IFORM_VPSUBQ_YMMqq_YMMqq_YMMqq vpsubq ymm1, ymm2, ymm3 \r\nXED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpsubq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpsubq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpsubq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpsubq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PSUBSB_XMMdq_MEMdq vpsubsb xmm1, xmm1, [rdi] XED_IFORM_PSUBSB_XMMdq_XMMdq vpsubsb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPSUBSB_XMMdq_XMMdq_MEMdq vpsubsb xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSUBSB_XMMdq_XMMdq_XMMdq vpsubsb xmm1, xmm2, xmm3 XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 vpsubsb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 vpsubsb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSUBSB_YMMqq_YMMqq_MEMqq vpsubsb ymm1, ymm2, [rdi] XED_IFORM_VPSUBSB_YMMqq_YMMqq_YMMqq vpsubsb ymm1, ymm2, ymm3 XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 vpsubsb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 vpsubsb ymm1{k1}, ymm2, ymm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/ea4db226-27f2-4452-88d9-9e6e257d39ec.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=12aefdd575c82b37776cb574c6a683a60814de87aa9d0847636c2d3acd9d3dfe",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "a34e50ce-5545-4ac2-ad17-3e72b1441836",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 116,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 vpsubsb zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 vpsubsb zmm1{k1}, zmm2, zmm3 XED_IFORM_PSUBSW_XMMdq_MEMdq vpsubsw xmm1, xmm1, [rdi] XED_IFORM_PSUBSW_XMMdq_XMMdq vpsubsw xmm1, xmm1, xmm2 XED_IFORM_VPSUBSW_XMMdq_XMMdq_MEMdq vpsubsw xmm1, xmm2, [rdi] XED_IFORM_VPSUBSW_XMMdq_XMMdq_XMMdq vpsubsw xmm1, xmm2, xmm3 XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 vpsubsw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 vpsubsw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSUBSW_YMMqq_YMMqq_MEMqq vpsubsw ymm1, ymm2, [rdi] XED_IFORM_VPSUBSW_YMMqq_YMMqq_YMMqq vpsubsw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 vpsubsw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 vpsubsw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 vpsubsw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 vpsubsw zmm1{k1}, zmm2, zmm3 XED_IFORM_PSUBUSB_XMMdq_MEMdq vpsubusb xmm1, xmm1, [rdi] XED_IFORM_PSUBUSB_XMMdq_XMMdq vpsubusb xmm1, xmm1, xmm2 \r\nXED_IFORM_VPSUBUSB_XMMdq_XMMdq_MEMdq vpsubusb xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSUBUSB_XMMdq_XMMdq_XMMdq vpsubusb xmm1, xmm2, xmm3 XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpsubusb xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpsubusb xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSUBUSB_YMMqq_YMMqq_MEMqq vpsubusb ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSUBUSB_YMMqq_YMMqq_YMMqq vpsubusb ymm1, ymm2, ymm3 \r\nXED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpsubusb ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpsubusb ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpsubusb zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpsubusb zmm1{k1}, zmm2, zmm3 XED_IFORM_PSUBUSW_XMMdq_MEMdq vpsubusw xmm1, xmm1, [rdi] \r\nXED_IFORM_PSUBUSW_XMMdq_XMMdq vpsubusw xmm1, xmm1, xmm2 XED_IFORM_VPSUBUSW_XMMdq_XMMdq_MEMdq vpsubusw xmm1, xmm2, [rdi] \r\nXED_IFORM_VPSUBUSW_XMMdq_XMMdq_XMMdq vpsubusw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpsubusw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpsubusw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSUBUSW_YMMqq_YMMqq_MEMqq vpsubusw ymm1, ymm2, [rdi] \r\nXED_IFORM_VPSUBUSW_YMMqq_YMMqq_YMMqq vpsubusw ymm1, ymm2, ymm3 XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpsubusw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpsubusw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpsubusw zmm1{k1}, zmm2, [rdi] XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpsubusw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PSUBW_XMMdq_MEMdq vpsubw xmm1, xmm1, [rdi] XED_IFORM_PSUBW_XMMdq_XMMdq vpsubw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPSUBW_XMMdq_XMMdq_MEMdq vpsubw xmm1, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/a34e50ce-5545-4ac2-ad17-3e72b1441836.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=40362ed74c9d1c772c30356af51fd3e1c756b133717866737b56d9609aa1bd8e",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "94e8cd73-4726-4f7e-8138-3657ec29c018",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 117,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPSUBW_XMMdq_XMMdq_XMMdq vpsubw xmm1, xmm2, xmm3 \r\nXED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpsubw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpsubw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPSUBW_YMMqq_YMMqq_MEMqq vpsubw ymm1, ymm2, [rdi] XED_IFORM_VPSUBW_YMMqq_YMMqq_YMMqq vpsubw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpsubw ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpsubw ymm1{k1}, ymm2, ymm3 XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpsubw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpsubw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 vpternlogd xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 vpternlogd xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 vpternlogd ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 vpternlogd ymm1{k1}, ymm2, ymm3, 1 XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 vpternlogd zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 vpternlogd zmm1{k1}, zmm2, zmm3, 1 \r\nXED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 vpternlogq xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 vpternlogq xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 vpternlogq ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 vpternlogq ymm1{k1}, ymm2, ymm3, 1 XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 vpternlogq zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 vpternlogq zmm1{k1}, zmm2, zmm3, 1 \r\nXED_IFORM_PTEST_XMMdq_MEMdq vptest xmm1, [rdi] XED_IFORM_VPTEST_XMMdq_MEMdq vptest xmm1, [rdi] \r\nXED_IFORM_PTEST_XMMdq_XMMdq vptest xmm1, xmm2 XED_IFORM_VPTEST_XMMdq_XMMdq vptest xmm1, xmm2 XED_IFORM_VPTEST_YMMqq_MEMqq vptest ymm1, [rdi] XED_IFORM_VPTEST_YMMqq_YMMqq vptest ymm1, ymm2 XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 vptestmb k1{k1}, xmm1, [rdi] XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 vptestmb k1{k1}, xmm1, xmm2 \r\nXED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 vptestmb k1{k1}, ymm1, [rdi] XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 vptestmb k1{k1}, ymm1, ymm2 \r\nXED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 vptestmb k1{k1}, zmm1, [rdi] XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 vptestmb k1{k1}, zmm1, zmm2 XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 vptestmd k1{k1}, xmm1, [rdi] XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 vptestmd k1{k1}, xmm1, xmm2 XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 vptestmd k1{k1}, ymm1, [rdi] XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 vptestmd k1{k1}, ymm1, ymm2 XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 vptestmd k1{k1}, zmm1, [rdi] \r\nXED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 vptestmd k1{k1}, zmm1, zmm2 XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 vptestmq k1{k1}, xmm1, [rdi] XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 vptestmq k1{k1}, xmm1, xmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/94e8cd73-4726-4f7e-8138-3657ec29c018.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=730000111ac2d4f9231f6d0e74ea8037784a8e393c2c3a30916f796106fc3b8d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 432
      },
      {
        "segments": [
          {
            "segment_id": "9b1b2569-5b43-4f6c-af01-3c7b995d43fc",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 118,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 vptestmq k1{k1}, ymm1, [rdi] \r\nXED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 vptestmq k1{k1}, ymm1, ymm2 XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 vptestmq k1{k1}, zmm1, [rdi] XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 vptestmq k1{k1}, zmm1, zmm2 \r\nXED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 vptestmw k1{k1}, xmm1, [rdi] XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 vptestmw k1{k1}, xmm1, xmm2 XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 vptestmw k1{k1}, ymm1, [rdi] XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 vptestmw k1{k1}, ymm1, ymm2 \r\nXED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 vptestmw k1{k1}, zmm1, [rdi] XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 vptestmw k1{k1}, zmm1, zmm2 XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 vptestnmb k1{k1}, xmm1, [rdi] \r\nXED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 vptestnmb k1{k1}, xmm1, xmm2 XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 vptestnmb k1{k1}, ymm1, [rdi] XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 vptestnmb k1{k1}, ymm1, ymm2 XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 vptestnmb k1{k1}, zmm1, [rdi] XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 vptestnmb k1{k1}, zmm1, zmm2 \r\nXED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 vptestnmd k1{k1}, xmm1, [rdi] \r\nXED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 vptestnmd k1{k1}, xmm1, xmm2 XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 vptestnmd k1{k1}, ymm1, [rdi] XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 vptestnmd k1{k1}, ymm1, ymm2 XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 vptestnmd k1{k1}, zmm1, [rdi] XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 vptestnmd k1{k1}, zmm1, zmm2 XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 vptestnmq k1{k1}, xmm1, [rdi] XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 vptestnmq k1{k1}, xmm1, xmm2 XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 vptestnmq k1{k1}, ymm1, [rdi] \r\nXED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 vptestnmq k1{k1}, ymm1, ymm2 XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 vptestnmq k1{k1}, zmm1, [rdi] \r\nXED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 vptestnmq k1{k1}, zmm1, zmm2 XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 vptestnmw k1{k1}, xmm1, [rdi] XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 vptestnmw k1{k1}, xmm1, xmm2 \r\nXED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 vptestnmw k1{k1}, ymm1, [rdi] XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 vptestnmw k1{k1}, ymm1, ymm2 XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 vptestnmw k1{k1}, zmm1, [rdi] XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 vptestnmw k1{k1}, zmm1, zmm2 XED_IFORM_PUNPCKHBW_XMMdq_MEMdq vpunpckhbw xmm1, xmm1, [rdi] XED_IFORM_PUNPCKHBW_XMMdq_XMMq vpunpckhbw xmm1, xmm1, xmm2 XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_MEMdq vpunpckhbw xmm1, xmm2, [rdi] XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_XMMdq vpunpckhbw xmm1, xmm2, xmm3 XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpunpckhbw xmm1{k1}, xmm2, [rdi] XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpunpckhbw xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_MEMqq vpunpckhbw ymm1, ymm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/9b1b2569-5b43-4f6c-af01-3c7b995d43fc.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=00c7fd6fe858efa00c53b59764a812ff11809e9f11630bb6436433a54ae9bb91",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "6f3ab20e-e8cc-4018-a05d-5a2ccc118bec",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 119,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_YMMqq vpunpckhbw ymm1, ymm2, ymm3 \r\nXED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpunpckhbw ymm1{k1}, ymm2, [rdi] XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpunpckhbw ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpunpckhbw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpunpckhbw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PUNPCKHDQ_XMMdq_MEMdq vpunpckhdq xmm1, xmm1, [rdi] \r\nXED_IFORM_PUNPCKHDQ_XMMdq_XMMq vpunpckhdq xmm1, xmm1, xmm2 XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_MEMdq vpunpckhdq xmm1, xmm2, [rdi] XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_XMMdq vpunpckhdq xmm1, xmm2, xmm3 XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpunpckhdq xmm1{k1}, xmm2, [rdi] XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpunpckhdq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_MEMqq vpunpckhdq ymm1, ymm2, [rdi] XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_YMMqq vpunpckhdq ymm1, ymm2, ymm3 XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpunpckhdq ymm1{k1}, ymm2, [rdi] XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpunpckhdq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpunpckhdq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpunpckhdq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PUNPCKHQDQ_XMMdq_MEMdq vpunpckhqdq xmm1, xmm1, [rdi] XED_IFORM_PUNPCKHQDQ_XMMdq_XMMq vpunpckhqdq xmm1, xmm1, xmm2 XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_MEMdq vpunpckhqdq xmm1, xmm2, [rdi] \r\nXED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_XMMdq vpunpckhqdq xmm1, xmm2, xmm3 XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpunpckhqdq xmm1{k1}, xmm2, [rdi] XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpunpckhqdq xmm1{k1}, xmm2, xmm3 XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_MEMqq vpunpckhqdq ymm1, ymm2, [rdi] XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_YMMqq vpunpckhqdq ymm1, ymm2, ymm3 XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpunpckhqdq ymm1{k1}, ymm2, [rdi] XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpunpckhqdq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpunpckhqdq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpunpckhqdq zmm1{k1}, zmm2, zmm3 XED_IFORM_PUNPCKHWD_XMMdq_MEMdq vpunpckhwd xmm1, xmm1, [rdi] XED_IFORM_PUNPCKHWD_XMMdq_XMMq vpunpckhwd xmm1, xmm1, xmm2 XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_MEMdq vpunpckhwd xmm1, xmm2, [rdi] XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_XMMdq vpunpckhwd xmm1, xmm2, xmm3 XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpunpckhwd xmm1{k1}, xmm2, [rdi] XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpunpckhwd xmm1{k1}, xmm2, xmm3 XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_MEMqq vpunpckhwd ymm1, ymm2, [rdi] XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_YMMqq vpunpckhwd ymm1, ymm2, ymm3 XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpunpckhwd ymm1{k1}, ymm2, [rdi] XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpunpckhwd ymm1{k1}, ymm2, ymm3 XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpunpckhwd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpunpckhwd zmm1{k1}, zmm2, zmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/6f3ab20e-e8cc-4018-a05d-5a2ccc118bec.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=228bd934d94175211ac2c7463131fe74a87c5d474d768049f540f10e5d0d601d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "51b6a696-b246-48c3-aa84-3d02c9a5cd41",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 120,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_PUNPCKLBW_XMMdq_MEMdq vpunpcklbw xmm1, xmm1, [rdi] \r\nXED_IFORM_PUNPCKLBW_XMMdq_XMMq vpunpcklbw xmm1, xmm1, xmm2 \r\nXED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_MEMdq vpunpcklbw xmm1, xmm2, [rdi] XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_XMMdq vpunpcklbw xmm1, xmm2, xmm3 XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 vpunpcklbw xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 vpunpcklbw xmm1{k1}, xmm2, xmm3 XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_MEMqq vpunpcklbw ymm1, ymm2, [rdi] XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_YMMqq vpunpcklbw ymm1, ymm2, ymm3 XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 vpunpcklbw ymm1{k1}, ymm2, [rdi] XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 vpunpcklbw ymm1{k1}, ymm2, ymm3 XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 vpunpcklbw zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 vpunpcklbw zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PUNPCKLDQ_XMMdq_MEMdq vpunpckldq xmm1, xmm1, [rdi] XED_IFORM_PUNPCKLDQ_XMMdq_XMMq vpunpckldq xmm1, xmm1, xmm2 XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_MEMdq vpunpckldq xmm1, xmm2, [rdi] XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_XMMdq vpunpckldq xmm1, xmm2, xmm3 XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpunpckldq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpunpckldq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_MEMqq vpunpckldq ymm1, ymm2, [rdi] XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_YMMqq vpunpckldq ymm1, ymm2, ymm3 \r\nXED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpunpckldq ymm1{k1}, ymm2, [rdi] XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpunpckldq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpunpckldq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpunpckldq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_PUNPCKLQDQ_XMMdq_MEMdq vpunpcklqdq xmm1, xmm1, [rdi] \r\nXED_IFORM_PUNPCKLQDQ_XMMdq_XMMq vpunpcklqdq xmm1, xmm1, xmm2 \r\nXED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_MEMdq vpunpcklqdq xmm1, xmm2, [rdi] XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_XMMdq vpunpcklqdq xmm1, xmm2, xmm3 XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpunpcklqdq xmm1{k1}, xmm2, [rdi] XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpunpcklqdq xmm1{k1}, xmm2, xmm3 XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_MEMqq vpunpcklqdq ymm1, ymm2, [rdi] XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_YMMqq vpunpcklqdq ymm1, ymm2, ymm3 XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpunpcklqdq ymm1{k1}, ymm2, [rdi] XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpunpcklqdq ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpunpcklqdq zmm1{k1}, zmm2, [rdi] XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpunpcklqdq zmm1{k1}, zmm2, zmm3 XED_IFORM_PUNPCKLWD_XMMdq_MEMdq vpunpcklwd xmm1, xmm1, [rdi] \r\nXED_IFORM_PUNPCKLWD_XMMdq_XMMq vpunpcklwd xmm1, xmm1, xmm2 \r\nXED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_MEMdq vpunpcklwd xmm1, xmm2, [rdi] XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_XMMdq vpunpcklwd xmm1, xmm2, xmm3 \r\nXED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 vpunpcklwd xmm1{k1}, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/51b6a696-b246-48c3-aa84-3d02c9a5cd41.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=97e9bd931e20c0cf8c4f1d17c2956c35f0be1e27d0f71e46d35ec5e7a35e6590",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "9a273c1e-5ef9-4d8e-a871-53be5b23b57f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 121,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 vpunpcklwd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_MEMqq vpunpcklwd ymm1, ymm2, [rdi] XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_YMMqq vpunpcklwd ymm1, ymm2, ymm3 XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 vpunpcklwd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 vpunpcklwd ymm1{k1}, ymm2, ymm3 XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 vpunpcklwd zmm1{k1}, zmm2, [rdi] XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 vpunpcklwd zmm1{k1}, zmm2, zmm3 XED_IFORM_PXOR_XMMdq_MEMdq vpxor xmm1, xmm1, [rdi] \r\nXED_IFORM_PXOR_XMMdq_XMMdq vpxor xmm1, xmm1, xmm2 \r\nXED_IFORM_VPXOR_XMMdq_XMMdq_MEMdq vpxor xmm1, xmm2, [rdi] \r\nXED_IFORM_VPXOR_XMMdq_XMMdq_XMMdq vpxor xmm1, xmm2, xmm3 \r\nXED_IFORM_VPXOR_YMMqq_YMMqq_MEMqq vpxor ymm1, ymm2, [rdi] \r\nXED_IFORM_VPXOR_YMMqq_YMMqq_YMMqq vpxor ymm1, ymm2, ymm3 \r\nXED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 vpxord xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 vpxord xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 vpxord ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 vpxord ymm1{k1}, ymm2, ymm3 XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 vpxord zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 vpxord zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 vpxorq xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 vpxorq xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 vpxorq ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 vpxorq ymm1{k1}, ymm2, ymm3 XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 vpxorq zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 vpxorq zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 vrangepd xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 vrangepd xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 vrangepd ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 vrangepd ymm1{k1}, ymm2, ymm3, 1 \r\nXED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 vrangepd zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 vrangepd zmm1{k1}, zmm2, zmm3, 1 \r\nXED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 vrangeps xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 vrangeps xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 vrangeps ymm1{k1}, ymm2, [rdi], 1 \r\nXED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 vrangeps ymm1{k1}, ymm2, ymm3, 1 \r\nXED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 vrangeps zmm1{k1}, zmm2, [rdi], 1 \r\nXED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 vrangeps zmm1{k1}, zmm2, zmm3, 1 \r\nXED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 vrangesd xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 vrangesd xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 vrangess xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 vrangess xmm1{k1}, xmm2, xmm3, 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/9a273c1e-5ef9-4d8e-a871-53be5b23b57f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=87877ce01ed06965d69b4e2c75b24aa12618a9461977208a35c698a7abe74dab",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 442
      },
      {
        "segments": [
          {
            "segment_id": "f8a6b5de-315f-4d70-be52-05b2db1a78da",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 122,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VRCP14PD_XMMf64_MASKmskw_MEMf64_AVX512 vrcp14pd xmm1{k1}, [rdi] \r\nXED_IFORM_VRCP14PD_XMMf64_MASKmskw_XMMf64_AVX512 vrcp14pd xmm1{k1}, xmm2 XED_IFORM_VRCP14PD_YMMf64_MASKmskw_MEMf64_AVX512 vrcp14pd ymm1{k1}, [rdi] XED_IFORM_VRCP14PD_YMMf64_MASKmskw_YMMf64_AVX512 vrcp14pd ymm1{k1}, ymm2 \r\nXED_IFORM_VRCP14PD_ZMMf64_MASKmskw_MEMf64_AVX512 vrcp14pd zmm1{k1}, [rdi] XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_ZMMf64_AVX512 vrcp14pd zmm1{k1}, zmm2 XED_IFORM_VRCP14PS_XMMf32_MASKmskw_MEMf32_AVX512 vrcp14ps xmm1{k1}, [rdi] XED_IFORM_VRCP14PS_XMMf32_MASKmskw_XMMf32_AVX512 vrcp14ps xmm1{k1}, xmm2 XED_IFORM_VRCP14PS_YMMf32_MASKmskw_MEMf32_AVX512 vrcp14ps ymm1{k1}, [rdi] \r\nXED_IFORM_VRCP14PS_YMMf32_MASKmskw_YMMf32_AVX512 vrcp14ps ymm1{k1}, ymm2 XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_MEMf32_AVX512 vrcp14ps zmm1{k1}, [rdi] \r\nXED_IFORM_VRCP14PS_ZMMf32_MASKmskw_ZMMf32_AVX512 vrcp14ps zmm1{k1}, zmm2 XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vrcp14sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vrcp14sd xmm1{k1}, xmm2, xmm3 XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vrcp14ss xmm1{k1}, xmm2, [rdi] XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vrcp14ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_RCPPS_XMMps_MEMps vrcpps xmm1, [rdi] XED_IFORM_VRCPPS_XMMdq_MEMdq vrcpps xmm1, [rdi] XED_IFORM_VRCPPS_XMMdq_XMMdq vrcpps xmm1, xmm2 XED_IFORM_RCPPS_XMMps_XMMps vrcpps xmm1, xmm2 XED_IFORM_VRCPPS_YMMqq_MEMqq vrcpps ymm1, [rdi] XED_IFORM_VRCPPS_YMMqq_YMMqq vrcpps ymm1, ymm2 XED_IFORM_RCPSS_XMMss_MEMss vrcpss xmm1, xmm1, [rdi] XED_IFORM_RCPSS_XMMss_XMMss vrcpss xmm1, xmm1, xmm2 \r\nXED_IFORM_VRCPSS_XMMdq_XMMdq_MEMd vrcpss xmm1, xmm2, [rdi] XED_IFORM_VRCPSS_XMMdq_XMMdq_XMMd vrcpss xmm1, xmm2, xmm3 \r\nXED_IFORM_VREDUCEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 vreducepd xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VREDUCEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 vreducepd xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VREDUCEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 vreducepd ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VREDUCEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 vreducepd ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 vreducepd zmm1{k1}, [rdi], 1 \r\nXED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 vreducepd zmm1{k1}, zmm2, 1 \r\nXED_IFORM_VREDUCEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 vreduceps xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VREDUCEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 vreduceps xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VREDUCEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 vreduceps ymm1{k1}, [rdi], 1 \r\nXED_IFORM_VREDUCEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 vreduceps ymm1{k1}, ymm2, 1 \r\nXED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 vreduceps zmm1{k1}, [rdi], 1 \r\nXED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 vreduceps zmm1{k1}, zmm2, 1 \r\nXED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 vreducesd xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 vreducesd xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 vreducess xmm1{k1}, xmm2, [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/f8a6b5de-315f-4d70-be52-05b2db1a78da.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4de726c8225f686a8f9758ec05cf81c093a19145b353b6649a5026fde74584a6",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "2c914623-185d-49a2-b33a-0ae0fec01869",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 123,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 vreducess xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 vrndscalepd xmm1{k1}, [rdi], 1 XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 vrndscalepd xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 vrndscalepd ymm1{k1}, [rdi], 1 XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 vrndscalepd ymm1{k1}, ymm2, 1 XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 vrndscalepd zmm1{k1}, [rdi], 1 \r\nXED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 vrndscalepd zmm1{k1}, zmm2, 1 XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 vrndscaleps xmm1{k1}, [rdi], 1 \r\nXED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 vrndscaleps xmm1{k1}, xmm2, 1 \r\nXED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 vrndscaleps ymm1{k1}, [rdi], 1 XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 vrndscaleps ymm1{k1}, ymm2, 1 XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 vrndscaleps zmm1{k1}, [rdi], 1 XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 vrndscaleps zmm1{k1}, zmm2, 1 XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 vrndscalesd xmm1{k1}, xmm2, [rdi], 1 XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 vrndscalesd xmm1{k1}, xmm2, xmm3, 1 XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 vrndscaless xmm1{k1}, xmm2, [rdi], 1 XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 vrndscaless xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_ROUNDPD_XMMpd_MEMpd_IMMb vroundpd xmm1, [rdi], 1 XED_IFORM_VROUNDPD_XMMdq_MEMdq_IMMb vroundpd xmm1, [rdi], 1 XED_IFORM_VROUNDPD_XMMdq_XMMdq_IMMb vroundpd xmm1, xmm2, 1 XED_IFORM_ROUNDPD_XMMpd_XMMpd_IMMb vroundpd xmm1, xmm2, 1 XED_IFORM_VROUNDPD_YMMqq_MEMqq_IMMb vroundpd ymm1, [rdi], 1 XED_IFORM_VROUNDPD_YMMqq_YMMqq_IMMb vroundpd ymm1, ymm2, 1 XED_IFORM_VROUNDPS_XMMdq_MEMdq_IMMb vroundps xmm1, [rdi], 1 \r\nXED_IFORM_ROUNDPS_XMMps_MEMps_IMMb vroundps xmm1, [rdi], 1 XED_IFORM_VROUNDPS_XMMdq_XMMdq_IMMb vroundps xmm1, xmm2, 1 XED_IFORM_ROUNDPS_XMMps_XMMps_IMMb vroundps xmm1, xmm2, 1 XED_IFORM_VROUNDPS_YMMqq_MEMqq_IMMb vroundps ymm1, [rdi], 1 XED_IFORM_VROUNDPS_YMMqq_YMMqq_IMMb vroundps ymm1, ymm2, 1 XED_IFORM_ROUNDSD_XMMq_MEMq_IMMb vroundsd xmm1, xmm1, [rdi], 1 \r\nXED_IFORM_ROUNDSD_XMMq_XMMq_IMMb vroundsd xmm1, xmm1, xmm2, 1 XED_IFORM_VROUNDSD_XMMdq_XMMdq_MEMq_IMMb vroundsd xmm1, xmm2, [rdi], 1 XED_IFORM_VROUNDSD_XMMdq_XMMdq_XMMq_IMMb vroundsd xmm1, xmm2, xmm3, 1 XED_IFORM_ROUNDSS_XMMd_MEMd_IMMb vroundss xmm1, xmm1, [rdi], 1 XED_IFORM_ROUNDSS_XMMd_XMMd_IMMb vroundss xmm1, xmm1, xmm2, 1 \r\nXED_IFORM_VROUNDSS_XMMdq_XMMdq_MEMd_IMMb vroundss xmm1, xmm2, [rdi], 1 XED_IFORM_VROUNDSS_XMMdq_XMMdq_XMMd_IMMb vroundss xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_MEMf64_AVX512 vrsqrt14pd xmm1{k1}, [rdi] \r\nXED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_XMMf64_AVX512 vrsqrt14pd xmm1{k1}, xmm2 XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_MEMf64_AVX512 vrsqrt14pd ymm1{k1}, [rdi] XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_YMMf64_AVX512 vrsqrt14pd ymm1{k1}, ymm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/2c914623-185d-49a2-b33a-0ae0fec01869.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=74888663ce179583115c9df207fafa15c7eb6203ef9069fe1e0c33cc62b55e7e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 420
      },
      {
        "segments": [
          {
            "segment_id": "c3e027c5-a4c0-464f-bdb9-9c820d548125",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 124,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_MEMf64_AVX512 vrsqrt14pd zmm1{k1}, [rdi] \r\nXED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_ZMMf64_AVX512 vrsqrt14pd zmm1{k1}, zmm2 \r\nXED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_MEMf32_AVX512 vrsqrt14ps xmm1{k1}, [rdi] XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_XMMf32_AVX512 vrsqrt14ps xmm1{k1}, xmm2 \r\nXED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_MEMf32_AVX512 vrsqrt14ps ymm1{k1}, [rdi] \r\nXED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_YMMf32_AVX512 vrsqrt14ps ymm1{k1}, ymm2 XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_MEMf32_AVX512 vrsqrt14ps zmm1{k1}, [rdi] \r\nXED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_ZMMf32_AVX512 vrsqrt14ps zmm1{k1}, zmm2 \r\nXED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vrsqrt14sd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vrsqrt14sd xmm1{k1}, xmm2, xmm3 XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vrsqrt14ss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vrsqrt14ss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VRSQRTPS_XMMdq_MEMdq vrsqrtps xmm1, [rdi] XED_IFORM_RSQRTPS_XMMps_MEMps vrsqrtps xmm1, [rdi] XED_IFORM_VRSQRTPS_XMMdq_XMMdq vrsqrtps xmm1, xmm2 XED_IFORM_RSQRTPS_XMMps_XMMps vrsqrtps xmm1, xmm2 XED_IFORM_VRSQRTPS_YMMqq_MEMqq vrsqrtps ymm1, [rdi] XED_IFORM_VRSQRTPS_YMMqq_YMMqq vrsqrtps ymm1, ymm2 \r\nXED_IFORM_RSQRTSS_XMMss_MEMss vrsqrtss xmm1, xmm1, [rdi] XED_IFORM_RSQRTSS_XMMss_XMMss vrsqrtss xmm1, xmm1, xmm2 XED_IFORM_VRSQRTSS_XMMdq_XMMdq_MEMd vrsqrtss xmm1, xmm2, [rdi] \r\nXED_IFORM_VRSQRTSS_XMMdq_XMMdq_XMMd vrsqrtss xmm1, xmm2, xmm3 XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vscalefpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vscalefpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vscalefpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vscalefpd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vscalefpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vscalefpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vscalefps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vscalefps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vscalefps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vscalefps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vscalefps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vscalefps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vscalefsd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vscalefsd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vscalefss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vscalefss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128 vscatterdpd [rdi+xmm1*1]{k1}, xmm2 XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256 vscatterdpd [rdi+xmm1*1]{k1}, ymm2 XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512 vscatterdpd [rdi+ymm1*1]{k1}, zmm2 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/c3e027c5-a4c0-464f-bdb9-9c820d548125.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b9699d8028244a6f55ccd977e72b0cf48d5efd5ace02bf8031ccc4b991d585b0",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f593cb80-3168-49d3-8c19-8b05483264b1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 125,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128 vscatterdps [rdi+xmm1*1]{k1}, xmm2 \r\nXED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_YMMf32_AVX512_VL256 vscatterdps [rdi+ymm1*1]{k1}, ymm2 \r\nXED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_ZMMf32_AVX512_VL512 vscatterdps [rdi+zmm1*1]{k1}, zmm2 \r\nXED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128 vscatterqpd [rdi+xmm1*1]{k1}, xmm2 \r\nXED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256 vscatterqpd [rdi+ymm1*1]{k1}, ymm2 XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512 vscatterqpd [rdi+zmm1*1]{k1}, zmm2 XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128 vscatterqps [rdi+xmm1*1]{k1}, xmm2 XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL256 vscatterqps [rdi+xmm1*1]{k1}, xmm2 XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 vshuff32x4 ymm1{k1}, ymm2, [rdi], 1 XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 vshuff32x4 ymm1{k1}, ymm2, ymm3, 1 \r\nXED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 vshuff32x4 zmm1{k1}, zmm2, [rdi], 1 XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 vshuff32x4 zmm1{k1}, zmm2, zmm3, 1 XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 vshuff64x2 ymm1{k1}, ymm2, [rdi], 1 XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 vshuff64x2 ymm1{k1}, ymm2, ymm3, 1 \r\nXED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 vshuff64x2 zmm1{k1}, zmm2, [rdi], 1 XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 vshuff64x2 zmm1{k1}, zmm2, zmm3, 1 XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 vshufi32x4 ymm1{k1}, ymm2, [rdi], 1 XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 vshufi32x4 ymm1{k1}, ymm2, ymm3, 1 XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 vshufi32x4 zmm1{k1}, zmm2, [rdi], 1 XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 vshufi32x4 zmm1{k1}, zmm2, zmm3, 1 XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 vshufi64x2 ymm1{k1}, ymm2, [rdi], 1 XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 vshufi64x2 ymm1{k1}, ymm2, ymm3, 1 XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 vshufi64x2 zmm1{k1}, zmm2, [rdi], 1 XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 vshufi64x2 zmm1{k1}, zmm2, zmm3, 1 XED_IFORM_SHUFPD_XMMpd_MEMpd_IMMb vshufpd xmm1, xmm1, [rdi], 1 XED_IFORM_SHUFPD_XMMpd_XMMpd_IMMb vshufpd xmm1, xmm1, xmm2, 1 XED_IFORM_VSHUFPD_XMMdq_XMMdq_MEMdq_IMMb vshufpd xmm1, xmm2, [rdi], 1 XED_IFORM_VSHUFPD_XMMdq_XMMdq_XMMdq_IMMb vshufpd xmm1, xmm2, xmm3, 1 XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 vshufpd xmm1{k1}, xmm2, [rdi], 1 \r\nXED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 vshufpd xmm1{k1}, xmm2, xmm3, 1 XED_IFORM_VSHUFPD_YMMqq_YMMqq_MEMqq_IMMb vshufpd ymm1, ymm2, [rdi], 1 XED_IFORM_VSHUFPD_YMMqq_YMMqq_YMMqq_IMMb vshufpd ymm1, ymm2, ymm3, 1 XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 vshufpd ymm1{k1}, ymm2, [rdi], 1 XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 vshufpd ymm1{k1}, ymm2, ymm3, 1 XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 vshufpd zmm1{k1}, zmm2, [rdi], 1 XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 vshufpd zmm1{k1}, zmm2, zmm3, 1 XED_IFORM_SHUFPS_XMMps_MEMps_IMMb vshufps xmm1, xmm1, [rdi], 1 XED_IFORM_SHUFPS_XMMps_XMMps_IMMb vshufps xmm1, xmm1, xmm2, 1 XED_IFORM_VSHUFPS_XMMdq_XMMdq_MEMdq_IMMb vshufps xmm1, xmm2, [rdi], 1 \r\nXED_IFORM_VSHUFPS_XMMdq_XMMdq_XMMdq_IMMb vshufps xmm1, xmm2, xmm3, 1 \r\nXED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 vshufps xmm1{k1}, xmm2, [rdi], 1 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/f593cb80-3168-49d3-8c19-8b05483264b1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d1e9261a5e84aa1b16a2fdbfda6110478d6f69cae1134cab1ae687fd821adda3",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 434
      },
      {
        "segments": [
          {
            "segment_id": "8f797ff9-f27e-48b9-8661-02d3b833942f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 126,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 vshufps xmm1{k1}, xmm2, xmm3, 1 \r\nXED_IFORM_VSHUFPS_YMMqq_YMMqq_MEMqq_IMMb vshufps ymm1, ymm2, [rdi], 1 XED_IFORM_VSHUFPS_YMMqq_YMMqq_YMMqq_IMMb vshufps ymm1, ymm2, ymm3, 1 XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 vshufps ymm1{k1}, ymm2, [rdi], 1 XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 vshufps ymm1{k1}, ymm2, ymm3, 1 XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 vshufps zmm1{k1}, zmm2, [rdi], 1 XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 vshufps zmm1{k1}, zmm2, zmm3, 1 XED_IFORM_SQRTPD_XMMpd_MEMpd vsqrtpd xmm1, [rdi] XED_IFORM_VSQRTPD_XMMdq_MEMdq vsqrtpd xmm1, [rdi] \r\nXED_IFORM_SQRTPD_XMMpd_XMMpd vsqrtpd xmm1, xmm2 XED_IFORM_VSQRTPD_XMMdq_XMMdq vsqrtpd xmm1, xmm2 XED_IFORM_VSQRTPD_XMMf64_MASKmskw_MEMf64_AVX512 vsqrtpd xmm1{k1}, [rdi] \r\nXED_IFORM_VSQRTPD_XMMf64_MASKmskw_XMMf64_AVX512 vsqrtpd xmm1{k1}, xmm2 \r\nXED_IFORM_VSQRTPD_YMMqq_MEMqq vsqrtpd ymm1, [rdi] XED_IFORM_VSQRTPD_YMMqq_YMMqq vsqrtpd ymm1, ymm2 XED_IFORM_VSQRTPD_YMMf64_MASKmskw_MEMf64_AVX512 vsqrtpd ymm1{k1}, [rdi] XED_IFORM_VSQRTPD_YMMf64_MASKmskw_YMMf64_AVX512 vsqrtpd ymm1{k1}, ymm2 \r\nXED_IFORM_VSQRTPD_ZMMf64_MASKmskw_MEMf64_AVX512 vsqrtpd zmm1{k1}, [rdi] XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_ZMMf64_AVX512 vsqrtpd zmm1{k1}, zmm2 XED_IFORM_VSQRTPS_XMMdq_MEMdq vsqrtps xmm1, [rdi] \r\nXED_IFORM_SQRTPS_XMMps_MEMps vsqrtps xmm1, [rdi] \r\nXED_IFORM_VSQRTPS_XMMdq_XMMdq vsqrtps xmm1, xmm2 XED_IFORM_SQRTPS_XMMps_XMMps vsqrtps xmm1, xmm2 XED_IFORM_VSQRTPS_XMMf32_MASKmskw_MEMf32_AVX512 vsqrtps xmm1{k1}, [rdi] \r\nXED_IFORM_VSQRTPS_XMMf32_MASKmskw_XMMf32_AVX512 vsqrtps xmm1{k1}, xmm2 XED_IFORM_VSQRTPS_YMMqq_MEMqq vsqrtps ymm1, [rdi] \r\nXED_IFORM_VSQRTPS_YMMqq_YMMqq vsqrtps ymm1, ymm2 XED_IFORM_VSQRTPS_YMMf32_MASKmskw_MEMf32_AVX512 vsqrtps ymm1{k1}, [rdi] \r\nXED_IFORM_VSQRTPS_YMMf32_MASKmskw_YMMf32_AVX512 vsqrtps ymm1{k1}, ymm2 \r\nXED_IFORM_VSQRTPS_ZMMf32_MASKmskw_MEMf32_AVX512 vsqrtps zmm1{k1}, [rdi] XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_ZMMf32_AVX512 vsqrtps zmm1{k1}, zmm2 XED_IFORM_SQRTSD_XMMsd_MEMsd vsqrtsd xmm1, xmm1, [rdi] \r\nXED_IFORM_SQRTSD_XMMsd_XMMsd vsqrtsd xmm1, xmm1, xmm2 XED_IFORM_VSQRTSD_XMMdq_XMMdq_MEMq vsqrtsd xmm1, xmm2, [rdi] \r\nXED_IFORM_VSQRTSD_XMMdq_XMMdq_XMMq vsqrtsd xmm1, xmm2, xmm3 XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vsqrtsd xmm1{k1}, xmm2, [rdi] XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vsqrtsd xmm1{k1}, xmm2, xmm3 XED_IFORM_SQRTSS_XMMss_MEMss vsqrtss xmm1, xmm1, [rdi] XED_IFORM_SQRTSS_XMMss_XMMss vsqrtss xmm1, xmm1, xmm2 XED_IFORM_VSQRTSS_XMMdq_XMMdq_MEMd vsqrtss xmm1, xmm2, [rdi] XED_IFORM_VSQRTSS_XMMdq_XMMdq_XMMd vsqrtss xmm1, xmm2, xmm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/8f797ff9-f27e-48b9-8661-02d3b833942f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=44c5d0464070a0ba568f57126b834a6ddd40bc02a802f3a50606fbc7be4555ea",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "5fd27c8b-10e1-4db1-b2f1-d50fe760d672",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 127,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vsqrtss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vsqrtss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_STMXCSR_MEMd vstmxcsr [rdi] \r\nXED_IFORM_VSTMXCSR_MEMd vstmxcsr [rdi] XED_IFORM_SUBPD_XMMpd_MEMpd vsubpd xmm1, xmm1, [rdi] XED_IFORM_SUBPD_XMMpd_XMMpd vsubpd xmm1, xmm1, xmm2 \r\nXED_IFORM_VSUBPD_XMMdq_XMMdq_MEMdq vsubpd xmm1, xmm2, [rdi] \r\nXED_IFORM_VSUBPD_XMMdq_XMMdq_XMMdq vsubpd xmm1, xmm2, xmm3 \r\nXED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vsubpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vsubpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VSUBPD_YMMqq_YMMqq_MEMqq vsubpd ymm1, ymm2, [rdi] XED_IFORM_VSUBPD_YMMqq_YMMqq_YMMqq vsubpd ymm1, ymm2, ymm3 XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vsubpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vsubpd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vsubpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vsubpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_SUBPS_XMMps_MEMps vsubps xmm1, xmm1, [rdi] XED_IFORM_SUBPS_XMMps_XMMps vsubps xmm1, xmm1, xmm2 XED_IFORM_VSUBPS_XMMdq_XMMdq_MEMdq vsubps xmm1, xmm2, [rdi] \r\nXED_IFORM_VSUBPS_XMMdq_XMMdq_XMMdq vsubps xmm1, xmm2, xmm3 XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vsubps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vsubps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VSUBPS_YMMqq_YMMqq_MEMqq vsubps ymm1, ymm2, [rdi] XED_IFORM_VSUBPS_YMMqq_YMMqq_YMMqq vsubps ymm1, ymm2, ymm3 XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vsubps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vsubps ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vsubps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vsubps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_SUBSD_XMMsd_MEMsd vsubsd xmm1, xmm1, [rdi] XED_IFORM_SUBSD_XMMsd_XMMsd vsubsd xmm1, xmm1, xmm2 XED_IFORM_VSUBSD_XMMdq_XMMdq_MEMq vsubsd xmm1, xmm2, [rdi] \r\nXED_IFORM_VSUBSD_XMMdq_XMMdq_XMMq vsubsd xmm1, xmm2, xmm3 \r\nXED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vsubsd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vsubsd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_SUBSS_XMMss_MEMss vsubss xmm1, xmm1, [rdi] XED_IFORM_SUBSS_XMMss_XMMss vsubss xmm1, xmm1, xmm2 XED_IFORM_VSUBSS_XMMdq_XMMdq_MEMd vsubss xmm1, xmm2, [rdi] XED_IFORM_VSUBSS_XMMdq_XMMdq_XMMd vsubss xmm1, xmm2, xmm3 \r\nXED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vsubss xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vsubss xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VTESTPD_XMMdq_MEMdq vtestpd xmm1, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/5fd27c8b-10e1-4db1-b2f1-d50fe760d672.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=02789f2521ae8987b59563c6f01da8ca318454e5dd46dc4fa52fca3801b66901",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 404
      },
      {
        "segments": [
          {
            "segment_id": "49dd0dbe-e0e7-4f04-987e-a858c7aad5d9",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 128,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VTESTPD_XMMdq_XMMdq vtestpd xmm1, xmm2 \r\nXED_IFORM_VTESTPD_YMMqq_MEMqq vtestpd ymm1, [rdi] XED_IFORM_VTESTPD_YMMqq_YMMqq vtestpd ymm1, ymm2 XED_IFORM_VTESTPS_XMMdq_MEMdq vtestps xmm1, [rdi] XED_IFORM_VTESTPS_XMMdq_XMMdq vtestps xmm1, xmm2 \r\nXED_IFORM_VTESTPS_YMMqq_MEMqq vtestps ymm1, [rdi] XED_IFORM_VTESTPS_YMMqq_YMMqq vtestps ymm1, ymm2 XED_IFORM_VUCOMISD_XMMf64_MEMf64_AVX512 vucomisd xmm1, [rdi] XED_IFORM_VUCOMISD_XMMdq_MEMq vucomisd xmm1, [rdi] XED_IFORM_UCOMISD_XMMsd_MEMsd vucomisd xmm1, [rdi] XED_IFORM_UCOMISD_XMMsd_XMMsd vucomisd xmm1, xmm2 XED_IFORM_VUCOMISD_XMMdq_XMMq vucomisd xmm1, xmm2 \r\nXED_IFORM_VUCOMISD_XMMf64_XMMf64_AVX512 vucomisd xmm1, xmm2 XED_IFORM_VUCOMISS_XMMf32_MEMf32_AVX512 vucomiss xmm1, [rdi] XED_IFORM_VUCOMISS_XMMdq_MEMd vucomiss xmm1, [rdi] XED_IFORM_UCOMISS_XMMss_MEMss vucomiss xmm1, [rdi] XED_IFORM_VUCOMISS_XMMf32_XMMf32_AVX512 vucomiss xmm1, xmm2 XED_IFORM_VUCOMISS_XMMdq_XMMd vucomiss xmm1, xmm2 XED_IFORM_UCOMISS_XMMss_XMMss vucomiss xmm1, xmm2 XED_IFORM_UNPCKHPD_XMMpd_MEMdq vunpckhpd xmm1, xmm1, [rdi] \r\nXED_IFORM_UNPCKHPD_XMMpd_XMMq vunpckhpd xmm1, xmm1, xmm2 \r\nXED_IFORM_VUNPCKHPD_XMMdq_XMMdq_MEMdq vunpckhpd xmm1, xmm2, [rdi] XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_XMMdq vunpckhpd xmm1, xmm2, xmm3 \r\nXED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vunpckhpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vunpckhpd xmm1{k1}, xmm2, xmm3 XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_MEMqq vunpckhpd ymm1, ymm2, [rdi] XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_YMMqq vunpckhpd ymm1, ymm2, ymm3 \r\nXED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vunpckhpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vunpckhpd ymm1{k1}, ymm2, ymm3 XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vunpckhpd zmm1{k1}, zmm2, [rdi] XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vunpckhpd zmm1{k1}, zmm2, zmm3 XED_IFORM_UNPCKHPS_XMMps_MEMdq vunpckhps xmm1, xmm1, [rdi] \r\nXED_IFORM_UNPCKHPS_XMMps_XMMdq vunpckhps xmm1, xmm1, xmm2 \r\nXED_IFORM_VUNPCKHPS_XMMdq_XMMdq_MEMdq vunpckhps xmm1, xmm2, [rdi] XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_XMMdq vunpckhps xmm1, xmm2, xmm3 \r\nXED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vunpckhps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vunpckhps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VUNPCKHPS_YMMqq_YMMqq_MEMqq vunpckhps ymm1, ymm2, [rdi] \r\nXED_IFORM_VUNPCKHPS_YMMqq_YMMqq_YMMqq vunpckhps ymm1, ymm2, ymm3 \r\nXED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vunpckhps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vunpckhps ymm1{k1}, ymm2, ymm3 \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/49dd0dbe-e0e7-4f04-987e-a858c7aad5d9.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7f488e994b24e5bce6e2d4c49e9647687e98aafff6b93ec843e6a89fd1b011cc",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "01f59729-dab4-4154-836d-5b7d1741607e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 129,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vunpckhps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vunpckhps zmm1{k1}, zmm2, zmm3 XED_IFORM_UNPCKLPD_XMMpd_MEMdq vunpcklpd xmm1, xmm1, [rdi] XED_IFORM_UNPCKLPD_XMMpd_XMMq vunpcklpd xmm1, xmm1, xmm2 XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_MEMdq vunpcklpd xmm1, xmm2, [rdi] \r\nXED_IFORM_VUNPCKLPD_XMMdq_XMMdq_XMMdq vunpcklpd xmm1, xmm2, xmm3 \r\nXED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vunpcklpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vunpcklpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VUNPCKLPD_YMMqq_YMMqq_MEMqq vunpcklpd ymm1, ymm2, [rdi] \r\nXED_IFORM_VUNPCKLPD_YMMqq_YMMqq_YMMqq vunpcklpd ymm1, ymm2, ymm3 XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vunpcklpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vunpcklpd ymm1{k1}, ymm2, ymm3 \r\nXED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vunpcklpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vunpcklpd zmm1{k1}, zmm2, zmm3 XED_IFORM_UNPCKLPS_XMMps_MEMdq vunpcklps xmm1, xmm1, [rdi] \r\nXED_IFORM_UNPCKLPS_XMMps_XMMq vunpcklps xmm1, xmm1, xmm2 XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_MEMdq vunpcklps xmm1, xmm2, [rdi] \r\nXED_IFORM_VUNPCKLPS_XMMdq_XMMdq_XMMdq vunpcklps xmm1, xmm2, xmm3 \r\nXED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vunpcklps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vunpcklps xmm1{k1}, xmm2, xmm3 XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_MEMqq vunpcklps ymm1, ymm2, [rdi] XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_YMMqq vunpcklps ymm1, ymm2, ymm3 \r\nXED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vunpcklps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vunpcklps ymm1{k1}, ymm2, ymm3 XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vunpcklps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vunpcklps zmm1{k1}, zmm2, zmm3 XED_IFORM_XORPD_XMMpd_MEMpd vxorpd xmm1, xmm1, [rdi] XED_IFORM_XORPD_XMMpd_XMMpd vxorpd xmm1, xmm1, xmm2 \r\nXED_IFORM_VXORPD_XMMdq_XMMdq_MEMdq vxorpd xmm1, xmm2, [rdi] XED_IFORM_VXORPD_XMMdq_XMMdq_XMMdq vxorpd xmm1, xmm2, xmm3 \r\nXED_IFORM_VXORPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 vxorpd xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VXORPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 vxorpd xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VXORPD_YMMqq_YMMqq_MEMqq vxorpd ymm1, ymm2, [rdi] XED_IFORM_VXORPD_YMMqq_YMMqq_YMMqq vxorpd ymm1, ymm2, ymm3 \r\nXED_IFORM_VXORPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 vxorpd ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VXORPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 vxorpd ymm1{k1}, ymm2, ymm3 XED_IFORM_VXORPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 vxorpd zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VXORPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 vxorpd zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_XORPS_XMMps_MEMps vxorps xmm1, xmm1, [rdi] \r\nXED_IFORM_XORPS_XMMps_XMMps vxorps xmm1, xmm1, xmm2 \r\nXED_IFORM_VXORPS_XMMdq_XMMdq_MEMdq vxorps xmm1, xmm2, [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/01f59729-dab4-4154-836d-5b7d1741607e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7eb45eb04477bb3c09037d378371302ad224e45e75c2c7f1cd31b4ddf96a54f6",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 407
      },
      {
        "segments": [
          {
            "segment_id": "aca41f28-e36c-4e86-8509-2f9b0990ce6d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 130,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_VXORPS_XMMdq_XMMdq_XMMdq vxorps xmm1, xmm2, xmm3 \r\nXED_IFORM_VXORPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 vxorps xmm1{k1}, xmm2, [rdi] \r\nXED_IFORM_VXORPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 vxorps xmm1{k1}, xmm2, xmm3 \r\nXED_IFORM_VXORPS_YMMqq_YMMqq_MEMqq vxorps ymm1, ymm2, [rdi] XED_IFORM_VXORPS_YMMqq_YMMqq_YMMqq vxorps ymm1, ymm2, ymm3 \r\nXED_IFORM_VXORPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 vxorps ymm1{k1}, ymm2, [rdi] \r\nXED_IFORM_VXORPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 vxorps ymm1{k1}, ymm2, ymm3 XED_IFORM_VXORPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 vxorps zmm1{k1}, zmm2, [rdi] \r\nXED_IFORM_VXORPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 vxorps zmm1{k1}, zmm2, zmm3 \r\nXED_IFORM_VZEROALL vzeroall XED_IFORM_VZEROUPPER vzeroupper XED_IFORM_XADD_MEMb_GPR8 xadd [rdi], al XED_IFORM_XADD_MEMv_GPRv xadd [rdi], rax XED_IFORM_XADD_GPR8_GPR8 xadd al, cl XED_IFORM_XADD_GPRv_GPRv xadd rax, rcx XED_IFORM_XCHG_MEMb_GPR8 xchg [rdi], al XED_IFORM_XCHG_MEMv_GPRv xchg [rdi], rax XED_IFORM_XCHG_GPR8_GPR8 xchg cl, al XED_IFORM_XCHG_GPRv_GPRv xchg rcx, rax \r\nXED_IFORM_XGETBV xgetbv \r\nXED_IFORM_XOR_MEMv_IMMb xor [rdi], 1 \r\nXED_IFORM_XOR_MEMv_IMMz xor [rdi], 1 XED_IFORM_XOR_MEMb_IMMb_82r6 xor [rdi], 1 \r\nXED_IFORM_XOR_MEMb_IMMb_80r6 xor [rdi], 1 \r\nXED_IFORM_XOR_MEMb_GPR8 xor [rdi], al XED_IFORM_XOR_MEMv_GPRv xor [rdi], rax XED_IFORM_XOR_GPR8_MEMb xor al, [rdi] \r\nXED_IFORM_XOR_AL_IMMb xor al, 1 XED_IFORM_XOR_GPR8_IMMb_80r6 xor al, 1 \r\nXED_IFORM_XOR_GPR8_IMMb_82r6 xor al, 1 \r\nXED_IFORM_XOR_GPR8_GPR8_30 xor al, cl XED_IFORM_XOR_GPR8_GPR8_32 xor al, cl XED_IFORM_XOR_OrAX_IMMz xor ax, 1 XED_IFORM_XOR_GPRv_MEMv xor rax, [rdi] \r\nXED_IFORM_XOR_GPRv_IMMz xor rax, 1 \r\nXED_IFORM_XOR_GPRv_IMMb xor rax, 1 XED_IFORM_XOR_GPRv_GPRv_31 xor rax, rcx \r\nXED_IFORM_XOR_GPRv_GPRv_33 xor rax, rcx \r\nXED_IFORM_XRSTOR_MEMmxsave xrstor ptr [rdi] XED_IFORM_XRSTOR64_MEMmxsave xrstor64 ptr [rdi] \r\nXED_IFORM_XSAVE_MEMmxsave xsave ptr [rdi] \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/aca41f28-e36c-4e86-8509-2f9b0990ce6d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c3e39964c69cf1a509146c357f9cff0a19943625f4c8a8d9704c542731054502",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "1ad26ba2-aab4-4476-831c-1e820ca871be",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 131,
            "page_width": 612,
            "page_height": 792,
            "content": "XED_IFORM_XSAVE64_MEMmxsave xsave64 ptr [rdi] \r\nXED_IFORM_XSAVEOPT_MEMmxsave xsaveopt ptr [rdi] \r\nXED_IFORM_XSAVEOPT64_MEMmxsave xsaveopt64 ptr [rdi] XED_IFORM_XSETBV xsetbv \r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/1ad26ba2-aab4-4476-831c-1e820ca871be.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0839da7bebcb16cfca7a2762904cbb666680d3d1069e8fa24776de94a791ddfc",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f4070433-1790-4345-94c3-3a4c7a3ab2d7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 132,
            "page_width": 612,
            "page_height": 792,
            "content": "on]\r\nIntel® Xeon® Scalable Processor Instruction Throughput and Latency ",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/6a35b963-dc73-4843-927d-484664ced5e7/images/f4070433-1790-4345-94c3-3a4c7a3ab2d7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041818Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=94d22d48756c8288d90de2a84138f8f1913871ef175cc68853e76af765e401b4",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 206
      }
    ],
    "extracted_json": {
      "title": "Document Metadata",
      "schema_type": "object",
      "extracted_fields": [
        {
          "name": "title",
          "field_type": "string",
          "value": "No response"
        },
        {
          "name": "author",
          "field_type": "string",
          "value": "Intel Corporation\n"
        },
        {
          "name": "date_published",
          "field_type": "string",
          "value": "No response"
        },
        {
          "name": "location",
          "field_type": "string",
          "value": "No response"
        }
      ]
    }
  }
}