# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do MicroprocessadorCompleto_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/uce_aux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package uce_aux
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/UnidadeDeControle/uc_aux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package uc_aux
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture arquiteturaULA of ULA
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegistroSegmento
# -- Compiling architecture ArquiteturaRS of RegistroSegmento
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegistroPropositoGeral
# -- Compiling architecture ArquiteturaRPG of RegistroPropositoGeral
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegistroFlags
# -- Compiling architecture ArquiteturaRF of RegistroFlags
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/DetectorZeroFlag/DetectorZeroFlag.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DetectorZeroFlag
# -- Compiling architecture ArquiteturaDZF of DetectorZeroFlag
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/DetectorParidade/DetectorParidade.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DetectorParidade
# -- Compiling architecture ArquiteturaDP of DetectorParidade
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Subtrator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Subtrator
# -- Compiling architecture ArquiteturaSubtrator of Subtrator
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Somador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Somador
# -- Compiling architecture ArquiteturaSomador of Somador
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity DetectorAuxiliarFlag
# -- Compiling architecture ArquiteturaDAF of DetectorAuxiliarFlag
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Demultiplexador
# -- Compiling architecture ArquiteturaDemux of Demultiplexador
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity CalculadoraEndereco
# -- Compiling architecture rtl of CalculadoraEndereco
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MicroprocessadorCompleto
# -- Compiling architecture ArquiteturaMicro of MicroprocessadorCompleto
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package uce_aux
# -- Compiling entity UnidadeDeControleDeEnderecos
# -- Compiling architecture Arquitetura of UnidadeDeControleDeEnderecos
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/UnidadeDeControle/UnidadeDeControle.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package uc_aux
# -- Compiling entity UnidadeDeControle
# -- Compiling architecture Arquitetura of UnidadeDeControle
# 
# vcom -93 -work work {C:/Users/silvadenisaraujo/Desktop/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompletoTB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MicroprocessadorCompletoTB
# -- Compiling architecture ArquiteturaMicroTB of MicroprocessadorCompletoTB
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  MicroprocessadorCompletoTB
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps MicroprocessadorCompletoTB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.microprocessadorcompletotb(arquiteturamicrotb)
# Loading work.microprocessadorcompleto(arquiteturamicro)
# Loading work.demultiplexador(arquiteturademux)
# Loading work.uc_aux
# Loading work.unidadedecontrole(arquitetura)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ula(arquiteturaula)
# Loading work.detectorparidade(arquiteturadp)
# Loading work.detectorauxiliarflag(arquiteturadaf)
# Loading work.somador(arquiteturasomador)
# Loading work.subtrator(arquiteturasubtrator)
# Loading work.detectorzeroflag(arquiteturadzf)
# Loading work.registropropositogeral(arquiteturarpg)
# Loading work.registroflags(arquiteturarf)
# Loading work.uce_aux
# Loading work.unidadedecontroledeenderecos(arquitetura)
# Loading work.registrosegmento(arquiteturars)
# Loading work.calculadoraendereco(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2175 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/Calc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2375 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2375 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2425 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2475 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2525 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2575 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2625 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2675 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3775 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3825 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3875 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3925 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3975 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4025 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4075 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
add wave -position insertpoint  \
sim:/microprocessadorcompletotb/Micro/UC/Estado
add wave -position insertpoint  \
sim:/microprocessadorcompletotb/Micro/UC/sitEnd
add wave -position insertpoint  \
sim:/microprocessadorcompletotb/Micro/UC/leEnd
add wave -position insertpoint  \
sim:/microprocessadorcompletotb/Micro/UCE/habilita
add wave -position insertpoint  \
sim:/microprocessadorcompletotb/Micro/UCE/habUnidCtrl
add wave -position insertpoint  \
sim:/microprocessadorcompletotb/Micro/UCE/Estado
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2175 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/Calc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2375 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2375 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2425 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2475 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2525 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2575 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2625 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2675 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3775 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3825 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3875 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3925 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3975 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4025 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4075 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
add wave -position insertpoint  \
sim:/microprocessadorcompletotb/Micro/RegistroDados/AX
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2175 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/Calc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2375 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2375 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2425 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2475 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2525 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2575 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2625 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2675 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3775 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3825 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3875 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3925 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3975 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4025 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4075 ns  Iteration: 1  Instance: /microprocessadorcompletotb/Micro/UnidadeLogicaArit
