[
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "given": "Micheli"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Logic Synthesis and Verification"
    ],
    "date": [
      "2002"
    ],
    "editor": [
      {
        "family": "Hassoun",
        "given": "S."
      },
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "location": [
      "Norwell, MA, USA"
    ],
    "pages": [
      "197–223"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "G.D.: Logic synthesis for low power"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bernasconi",
        "given": "A."
      },
      {
        "family": "Ciriani",
        "given": "V."
      },
      {
        "family": "Cordone",
        "given": "R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "11th Euromicro Conference on Digital Systems Design: Architectures, Methods and Tools"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Parma, Italy"
    ],
    "title": [
      "On projecting sums of products"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bernasconi",
        "given": "A."
      },
      {
        "family": "Ciriani",
        "given": "V."
      },
      {
        "family": "Cordone",
        "given": "R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "1–31"
    ],
    "title": [
      "The optimization of kEP-SOPs: Computational complexity, approximability and experiments"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Bernasconi",
        "given": "A."
      },
      {
        "family": "Ciriani",
        "given": "V."
      },
      {
        "family": "Trucco",
        "given": "G."
      },
      {
        "family": "Villa",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Euromicro Conference on Digital Systems Design (DSD"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Greece"
    ],
    "publisher": [
      "Patras"
    ],
    "title": [
      "Logic Minimization and Testability of 2SPPP-Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bernasconi",
        "given": "A."
      },
      {
        "family": "Ciriani",
        "given": "V."
      },
      {
        "family": "Trucco",
        "given": "G."
      },
      {
        "family": "Villa",
        "given": "T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Design Automation and Test in Europe"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Nice, France"
    ],
    "title": [
      "On decomposing Boolean functions via extended cofactoring"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "Bioch"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Discrete Applied Mathematics"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1–3"
    ],
    "pages": [
      "1–13"
    ],
    "title": [
      "J.C.: The complexity of modular decomposition of Boolean functions"
    ],
    "type": "article-journal",
    "volume": [
      "149"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "McMullen",
        "given": "C."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Norwell, MA, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "A.L.: Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Brown"
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "F.: Boolean Reasoning"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "667–691"
    ],
    "title": [
      "Graph based algorithm for Boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Ciriani",
        "given": "V."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on CAD of Integrated Circuits and Systems"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1310–1323"
    ],
    "title": [
      "Synthesis of SPP three-level logic networks using affine spaces"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Cortadella",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Transactions on CAD of Integrated Circuits and Systems"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "675–685"
    ],
    "title": [
      "Timing-driven logic bi-decomposition"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Kerntopf",
        "given": "P."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "International Workshop on Applications of Reed-Muller Expansion in Circuit Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Starkville, Mississippi, USA"
    ],
    "pages": [
      "109–118"
    ],
    "title": [
      "New generalizations of Shannon decomposition"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "McGeer",
        "given": "P.C."
      },
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "32nd ACM/IEEE Conference on Design automation"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "254–260"
    ],
    "title": [
      "A.L.: Timed Shannon circuits: A power-efficient design style and synthesis tool"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McGeer",
        "given": "P.C."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      },
      {
        "family": "Sahni",
        "given": "S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Clara, CA, USA"
    ],
    "pages": [
      "184–187"
    ],
    "title": [
      "Performance enhancement through the generalized bypass transform"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "International Journal of High Speed Electronics and Systems"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "179–202"
    ],
    "title": [
      "Power estimation and optimization at the logic level"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Soviani",
        "given": "C."
      },
      {
        "family": "Tardieu",
        "given": "O."
      },
      {
        "given": "Edwards"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "DATE ’06: Proceedings of the conference on Design, Automation and Test in Europe",
      "European Design and Automation Association"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Leuven, Belgium, Belgium"
    ],
    "pages": [
      "1085–1090"
    ],
    "title": [
      "S.A.: Optimizing sequential cycles through Shannon decomposition and retiming"
    ],
    "type": "article-journal",
    "volume": [
      "3001"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1991"
    ],
    "publisher": [
      "User Guide, Microelectronics Center of North Carolina"
    ],
    "title": [
      "Logic synthesis and optimization benchmarks user guide version 3.0"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Ashenhurst"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Annals of Computation Laboratory, Harvard University"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "74–116"
    ],
    "title": [
      "R.L.: The decomposition of switching functions"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Baumgartner",
        "given": "J."
      },
      {
        "family": "Mony",
        "given": "H."
      },
      {
        "family": "Paruthi",
        "given": "V."
      },
      {
        "family": "Kanzelman",
        "given": "R."
      },
      {
        "family": "Janssen",
        "given": "G."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of ICCD"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "259–266"
    ],
    "title": [
      "Scalable sequential equivalence checking across arbitrary design transformations"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "3."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Brown, F.M",
      "Boston, MA"
    ],
    "publisher": [
      "Boolean Reasoning. Kluwer"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Bryant"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "677–691"
    ],
    "title": [
      "R.E.: Graph-based algorithms for Boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "C-35(6"
    ]
  },
  {
    "author": [
      {
        "family": "Case",
        "given": "M.L."
      },
      {
        "family": "Kravets",
        "given": "V.N."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "540–545"
    ],
    "title": [
      "R.K.: Merging nodes under sequential observability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Case",
        "given": "M.L."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "In",
      "Vail, CO"
    ],
    "pages": [
      "172–179"
    ],
    "publisher": [
      "IWLS"
    ],
    "title": [
      "R.K.: Inductive finding a reachable state-space overapproximation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Case",
        "given": "M.L."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IWLS, Lake Tahoe, CA"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "172–179"
    ],
    "title": [
      "R.K.: Cut-based inductive invariant computation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "K.T."
      },
      {
        "given": "Entrena"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "310–315"
    ],
    "title": [
      "L.A.: Sequential logic optimization by redundancy addition and removal"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "J."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Poncino",
        "given": "M."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1451–1464"
    ],
    "title": [
      "Automatic state decomposition for approximate FSM traversal based on circuit analysis"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Cortadella",
        "given": "J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "675–685"
    ],
    "title": [
      "Timing-driven logic bi-decomposition"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Een",
        "given": "N."
      },
      {
        "family": "Sorensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of SAT"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Santa Margherita Ligure, Italy"
    ],
    "pages": [
      "502–518"
    ],
    "title": [
      "An extensible SAT-solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eijk",
        "given": "C.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "814–819"
    ],
    "title": [
      "Sequential equivalence checking based on structural similarities"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Kravets",
        "given": "V.N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "note": [
      "Prior Art Database (ip.com) (March 2008"
    ],
    "title": [
      "Automated synthesis of limited-switch dynamic logic (LSDL) circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "R.-R."
      },
      {
        "family": "Jiang",
        "given": "J.-H."
      },
      {
        "given": "Hung"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "636–641"
    ],
    "title": [
      "W.-L.: Bi-decomposing large Boolean functions via interpolation and satisfiability solving"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "B."
      },
      {
        "family": "Touati",
        "given": "H."
      },
      {
        "family": "Newton",
        "given": "R."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "414–417"
    ],
    "title": [
      "Don’t care minimization of multi-level sequential networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Case",
        "given": "M.L."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Jang",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "234–241"
    ],
    "title": [
      "Scalable and scalable-verifiable sequential synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Steinbach",
        "given": "B."
      },
      {
        "family": "Perkowski",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of DAC, Las Vegas, NV"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "103–108"
    ],
    "title": [
      "An algorithm for bi-decomposition of logic functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      },
      {
        "family": "Karp",
        "given": "R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1962"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "227–238"
    ],
    "title": [
      "Minimization over Boolean graphs"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Butler",
        "given": "J."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "In",
      "Tahoe City, CA"
    ],
    "publisher": [
      "IWLS"
    ],
    "title": [
      "On bi-decomposition of logic functions"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "297–301"
    ],
    "title": [
      "R.K.: The use of observability and external don’t cares for the simplification of multi-level networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stanion",
        "given": "T."
      },
      {
        "family": "Sechen",
        "given": "C."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the 16th Conference on Advance Research in VLSI, Ann Arbor"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "358–367"
    ],
    "title": [
      "Quasi-algebraic decomposition of switching functions"
    ],
    "type": "paper-conference",
    "volume": [
      "MI"
    ]
  },
  {
    "author": [
      {
        "family": "Steinbach",
        "given": "B."
      },
      {
        "family": "Wereszczynski",
        "given": "A."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of IFIP WG 10.5 – Workshop on Application of the Reed-Muller Expansion in Circuit Design"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Chiba City, Japan"
    ],
    "pages": [
      "161–168"
    ],
    "title": [
      "Synthesis of multi-level circuits using EXOR-gates"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "C."
      },
      {
        "family": "Cieselski",
        "given": "M."
      },
      {
        "family": "Singhal",
        "given": "V."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "pages": [
      "92–97"
    ],
    "title": [
      "BDS: A BDD-based logic optimization system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abdollahi",
        "given": "A."
      },
      {
        "given": "Pedram"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of DAC ‘05"
    ],
    "pages": [
      "379–384"
    ],
    "title": [
      "M.: A new canonical form for fast Boolean matching in logic synthesis and verification"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "2."
    ],
    "title": [
      "Actel Corporation: ProASIC3 flash family FPGAs datasheet"
    ],
    "type": null
  },
  {
    "citation-number": [
      "3."
    ],
    "title": [
      "Altera Corporation: Stratix II device family data sheet"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ashenhurst",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of International Symposium on the Theory of Switching, Part I (Annals of the Computation Laboratory of Harvard University"
    ],
    "date": [
      "1959"
    ],
    "location": [
      "Cambridge"
    ],
    "pages": [
      "75–116"
    ],
    "publisher": [
      "Harvard University Press"
    ],
    "title": [
      "The decomposition of switching functions"
    ],
    "type": "paper-conference",
    "volume": [
      "XXIX"
    ]
  },
  {
    "citation-number": [
      "5."
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification, Release 70911"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Damiani",
        "given": "M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings ICCAD ’97"
    ],
    "pages": [
      "78–82"
    ],
    "title": [
      "The disjunctive decomposition of logic functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "McMullen",
        "given": "C."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings ISCAS ‘82"
    ],
    "pages": [
      "29–54"
    ],
    "title": [
      "The decomposition and factorization of Boolean expressions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chai",
        "given": "D."
      },
      {
        "given": "Kuehlmann"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings DATE ‘06"
    ],
    "pages": [
      "1079–1084"
    ],
    "title": [
      "A.: Building a better Boolean matcher and symmetry detector"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings ICCAD ’06"
    ],
    "pages": [
      "143–150"
    ],
    "title": [
      "Factor cuts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Kam",
        "given": "T."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings ICCAD ’05"
    ],
    "pages": [
      "519–526"
    ],
    "title": [
      "Reducing structural bias in technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings ICCAD ’04"
    ],
    "pages": [
      "752–757"
    ],
    "title": [
      "DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "C."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings FPGA’99"
    ],
    "pages": [
      "29–36"
    ],
    "title": [
      "Cut ranking and pruning: Enabling a general and efficient FPGA mapping solution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Curtis",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1962"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "publisher": [
      "Van Nostrand"
    ],
    "title": [
      "New approach to the design of switching circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Debnath",
        "given": "D."
      },
      {
        "given": "Sasao"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings ASP-DAC ‘04"
    ],
    "pages": [
      "591–596"
    ],
    "title": [
      "T.: Efficient computation of canonical form for Boolean matching in large libraries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Farrahi",
        "given": "A."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE TCAD"
    ],
    "date": [
      "1994-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "319–1332"
    ],
    "title": [
      "Complexity of lookup-table minimization problem for FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Files",
        "given": "C."
      },
      {
        "family": "Perkowski",
        "given": "M."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE TCAD"
    ],
    "issue": [
      "9"
    ],
    "note": [
      "Sept. 2000"
    ],
    "pages": [
      "1081–1086"
    ],
    "title": [
      "New multi-valued functional decomposition algorithms based on MDDs"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "Y."
      },
      {
        "family": "Shih",
        "given": "V."
      },
      {
        "family": "Majumdar",
        "given": "R."
      },
      {
        "family": "He",
        "given": "L."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings ICCAD ’07"
    ],
    "title": [
      "Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Kravets"
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "PhD thesis."
    ],
    "publisher": [
      "University of Michigan"
    ],
    "title": [
      "V.N.: Constructive multi-level synthesis by way of functional properties"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Kravets",
        "given": "V.N."
      },
      {
        "given": "Sakallah"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "2000-03"
    ],
    "pages": [
      "208–213"
    ],
    "title": [
      "K.A.: Constructive library-aware synthesis using symmetries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lehman",
        "given": "E."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Grodstein",
        "given": "J."
      },
      {
        "family": "Harkness",
        "given": "H."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE TCAD"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "813–833"
    ],
    "title": [
      "Logic decomposition during technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Ling",
        "given": "A."
      },
      {
        "family": "Singh",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of DAC ’05"
    ],
    "pages": [
      "427–432"
    ],
    "title": [
      "FPGA technology mapping: A study of optimality"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Manohara-rajah",
        "given": "V."
      },
      {
        "family": "Brown",
        "given": "S.D."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of IWLS ’04"
    ],
    "pages": [
      "14–21"
    ],
    "title": [
      "Vranesic, Z.G.: Heuristics for area minimization in LUT-based FPGA technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Matsunaga",
        "given": "Y."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of SASIMI ’98"
    ],
    "pages": [
      "44–50"
    ],
    "title": [
      "An exact and efficient algorithm for disjunctive decomposition"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Minkovich",
        "given": "K."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of FPGA’07"
    ],
    "title": [
      "An improved SAT-based Boolean matching using implicants for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "given": "Sasao"
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of IWLS ’02"
    ],
    "pages": [
      "115–120"
    ],
    "title": [
      "T.: Encoding of Boolean functions and its application to LUT cascade synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "given": "Kam"
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of DAC ’03"
    ],
    "pages": [
      "143–148"
    ],
    "title": [
      "T.: A new enhanced constructive decomposition and mapping algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of DAC’06"
    ],
    "pages": [
      "532–536"
    ],
    "title": [
      "DAG-aware AIG rewriting: A fresh look at combinational logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Een",
        "given": "N."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of ICCAD ’06"
    ],
    "pages": [
      "836–843"
    ],
    "title": [
      "Improvements to combinational equivalence checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE TCAD"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Feb 2007"
    ],
    "pages": [
      "240–253"
    ],
    "title": [
      "Improvements to technology mapping for LUT-based FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Jiang",
        "given": "J.-H.R."
      },
      {
        "family": "Jang",
        "given": "S."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of FPGA’09"
    ],
    "pages": [
      "151–160"
    ],
    "title": [
      "Scalable don’t care based logic optimization and resynthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Cho",
        "given": "S."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of ICCAD ’07"
    ],
    "title": [
      "Combinational and sequential mapping with priority cuts"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "32."
    ],
    "genre": [
      "ERL Technical Report, EECS Deptartment,"
    ],
    "publisher": [
      "UC Berkeley"
    ],
    "title": [
      "Fast Boolean matching for LUT structures"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "P."
      },
      {
        "given": "Lin"
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of FPGA ’98"
    ],
    "pages": [
      "35–42"
    ],
    "title": [
      "C.-C.: A new retiming-based technology mapping algorithm for LUT-based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Perkowski",
        "given": "M."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      },
      {
        "family": "Jozwiak",
        "given": "L."
      },
      {
        "family": "Luba",
        "given": "T."
      },
      {
        "family": "Grygiel",
        "given": "S."
      },
      {
        "family": "Nowicka",
        "given": "M."
      },
      {
        "family": "Malvi",
        "given": "R."
      },
      {
        "family": "Wang",
        "given": "Z."
      },
      {
        "given": "Zhang"
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of ISMVL’97"
    ],
    "pages": [
      "13–18"
    ],
    "title": [
      "J.S.: Decomposition of multiple-valued relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "J.P."
      },
      {
        "family": "Karp",
        "given": "R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1962"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "227–238"
    ],
    "title": [
      "Minimization over Boolean graphs"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Baeckler",
        "given": "G."
      },
      {
        "family": "Yuan",
        "given": "R."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of DAC ’06"
    ],
    "title": [
      "Efficient SAT-based Boolean matching for FPGA technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sawada",
        "given": "H."
      },
      {
        "family": "Suyama",
        "given": "T."
      },
      {
        "given": "Nagoya"
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "353–358,"
    ],
    "title": [
      "A.: Logic synthesis for lookup tables based FPGAs using functional decomposition and support minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Matsuura",
        "given": "M."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of IWLS‘98"
    ],
    "pages": [
      "471–477"
    ],
    "title": [
      "DECOMPOS: An integrated system for functional decomposition"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vemuri",
        "given": "N."
      },
      {
        "family": "Kalla",
        "given": "P."
      },
      {
        "family": "Tessier",
        "given": "R."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "ACM TODAES"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "501–525"
    ],
    "title": [
      "BDD-based logic synthesis for LUT-based FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Wurth",
        "given": "B."
      },
      {
        "family": "Schlichtmann",
        "given": "U."
      },
      {
        "family": "Eckl",
        "given": "K."
      },
      {
        "family": "Antreich",
        "given": "K."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "313–350"
    ],
    "title": [
      "Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "given": "Ashenhurst"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Computation Laboratory"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "74–116"
    ],
    "title": [
      "R.L.: The decomposition of switching functions"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "citation-number": [
      "2."
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Berkeley Logic Synthesis and Verification Group: ABC: A system for sequential synthesis and verification"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "S.C."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      },
      {
        "given": "Hwang"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1226–1236"
    ],
    "title": [
      "T.T.: Technology mapping for TLU FPGA’s based on decomposition of binary decision diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "given": "Hwang"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1077–1090"
    ],
    "title": [
      "Y.Y.: Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Craig",
        "given": "W."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Journal of Symbolic Logic"
    ],
    "date": [
      "1957"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "250–268"
    ],
    "title": [
      "Linear reasoning: A new form of the Herbrand-Gentzen theorem"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "given": "Curtis"
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1962"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "publisher": [
      "Van Nostrand"
    ],
    "title": [
      "A.: A New Approach to the Design of Switching Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Eén",
        "given": "N."
      },
      {
        "family": "Söensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Santa Margherita Ligure, Italy"
    ],
    "pages": [
      "502–518"
    ],
    "title": [
      "An extensible SAT-solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "J.H.R."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Verification"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "pages": [
      "268–280"
    ],
    "title": [
      "R.K.: Functional dependency for verification reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "J.H.R."
      },
      {
        "family": "Jou",
        "given": "J.Y."
      },
      {
        "family": "Huang",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "712–717"
    ],
    "title": [
      "Compatible class encoding in hyper-function decomposition for FPGA synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "J.H.R."
      },
      {
        "family": "Lee",
        "given": "C.C."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "given": "Huang"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "457–467"
    ],
    "title": [
      "C.Y.: To SAT or Not to SAT: Scalable exploration of functional dependency"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "given": "Karp"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Journal of the Society for Industrial and Applied Mathematics"
    ],
    "date": [
      "1963"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "291–335"
    ],
    "title": [
      "R.M.: Functional decomposition and switching circuit design"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Krajicek",
        "given": "J."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Journal of Symbolic Logic"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "457–486"
    ],
    "title": [
      "Interpolation theorems, lower bounds for proof systems, and independence results for bounded arithmetic"
    ],
    "type": "article-journal",
    "volume": [
      "62"
    ]
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "Y.T."
      },
      {
        "family": "Pan",
        "given": "K.R."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "977–990"
    ],
    "title": [
      "OBDD-based function decomposition: Algorithms and implementation"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "R.R."
      },
      {
        "family": "Jiang",
        "given": "J.H.R."
      },
      {
        "given": "Hung"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA, USA"
    ],
    "pages": [
      "636–641"
    ],
    "title": [
      "W.L.: Bi-decomposing large Boolean functions via interpolation and satisfiability solving"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ling",
        "given": "A."
      },
      {
        "family": "Singh",
        "given": "D."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "427–432"
    ],
    "title": [
      "FPGA technology mapping: A study of optimality"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McMillan",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Verification"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Boulder, CO, USA"
    ],
    "pages": [
      "1–13"
    ],
    "title": [
      "Interpolation and SAT-based model checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pudlak",
        "given": "P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Journal of Symbolic Logic"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "981–998"
    ],
    "title": [
      "Lower bounds for resolution and cutting plane proofs and monotone computations"
    ],
    "type": "article-journal",
    "volume": [
      "62"
    ]
  },
  {
    "author": [
      {
        "given": "Robinson"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1965"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "23–41"
    ],
    "title": [
      "J.A.: A machine-oriented logic based on the resolution principle"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Scholl",
        "given": "C."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Dordrecht, The Netherlands"
    ],
    "title": [
      "Functional Decomposition with Applications to FPGA Synthesis"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "679–686"
    ],
    "title": [
      "R.K.: Topologically constrained logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tseitin",
        "given": "G."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Studies in Constructive Mathematics and Mathematical Logic"
    ],
    "date": [
      "1968"
    ],
    "editor": [
      {
        "family": "Slisenko",
        "given": "A.O."
      }
    ],
    "location": [
      "Leningrad"
    ],
    "pages": [
      "280"
    ],
    "publisher": [
      "Serial Zap. Nauchn. Sem. LOMI. Nauka"
    ],
    "title": [
      "On the complexity of derivation in propositional calculus"
    ],
    "type": "chapter",
    "volume": [
      "Part II, vol. 8"
    ]
  },
  {
    "author": [
      {
        "family": "Wurth",
        "given": "B."
      },
      {
        "family": "Schlichtmann",
        "given": "U."
      },
      {
        "family": "Eckl",
        "given": "K."
      },
      {
        "family": "Antreich",
        "given": "K."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "313–350"
    ],
    "title": [
      "Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "given": "Ashenhurst"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Computation Laboratory"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "74–116"
    ],
    "title": [
      "R.L.: The decomposition of switching functions"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "citation-number": [
      "2."
    ],
    "date": [
      "2005",
      "2007"
    ],
    "title": [
      "Berkeley Logic Synthesis and Verification Group: ABC: A system for sequential synthesis and verification"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Damiani",
        "given": "M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Jose"
    ],
    "pages": [
      "78–82"
    ],
    "title": [
      "The disjunctive decomposition of logic functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bochmann",
        "given": "D."
      },
      {
        "family": "Dresig",
        "given": "F."
      },
      {
        "given": "Steinbach"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the European Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Amsterdam, The Netherlands"
    ],
    "pages": [
      "374–377"
    ],
    "title": [
      "B.: A new decomposition method for multilevel circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cortadella",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "675–685"
    ],
    "title": [
      "Timing-driven logic bi-decomposition"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Craig",
        "given": "W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Journal of Symbolic Logic"
    ],
    "date": [
      "1957"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "250–268"
    ],
    "title": [
      "Linear reasoning: A new form of the Herbrand-Gentzen theorem"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "given": "Curtis"
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1962"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "publisher": [
      "Van Nostrand"
    ],
    "title": [
      "A.: A New Approach to the Design of Switching Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Eén",
        "given": "N."
      },
      {
        "family": "Söensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Santa Margherita Ligure, Italy"
    ],
    "pages": [
      "502–518"
    ],
    "title": [
      "An extensible SAT-solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Mishchenko"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Lee, C.C., Jiang, J.H.R., Huang, C.Y",
      "San Jose"
    ],
    "pages": [
      "227–233"
    ],
    "title": [
      "A.: Scalable exploration of functional dependency by interpolation and incremental SAT solving"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McMillan",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Verification"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Boulder, CO, USA"
    ],
    "pages": [
      "1–13"
    ],
    "title": [
      "Interpolation and SAT-based model checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Steinbach",
        "given": "B."
      },
      {
        "given": "Perkowski"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Nevada, USA"
    ],
    "pages": [
      "103–108"
    ],
    "publisher": [
      "Las Vegas"
    ],
    "title": [
      "M.A.: An algorithm for bi-decomposition of logic functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oh",
        "given": "Y."
      },
      {
        "family": "Mneimneh",
        "given": "M."
      },
      {
        "family": "Andraus",
        "given": "Z."
      },
      {
        "family": "Sakallah",
        "given": "K."
      },
      {
        "given": "Markov"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "518–523"
    ],
    "title": [
      "I.: Amuse: A minimally unsatisfiable subformula extractor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Robinson"
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1965"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "23–41"
    ],
    "title": [
      "J.A.: A machine-oriented logic based on the resolution principle"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Butler",
        "given": "J."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis Tahoe"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "City, CA, USA"
    ],
    "title": [
      "On bi-decomposition of logic functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scholl",
        "given": "C."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Kluwer Dordrecht, The Netherlands"
    ],
    "title": [
      "Functional Decomposition with Applications to FPGA Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Steinbach",
        "given": "B."
      },
      {
        "family": "Wereszczynski",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of IFIP Workshop on Applications of the Reed-Muller Expansion in Circuit Design"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Makuhari, Japan"
    ],
    "pages": [
      "161–168"
    ],
    "title": [
      "Synthesis of multi-level circuits using EXOR-gates"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tseitin",
        "given": "G."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Studies in Constructive Mathematics and Mathematical Logic"
    ],
    "date": [
      "1968"
    ],
    "editor": [
      {
        "family": "Slisenko",
        "given": "A.O."
      }
    ],
    "location": [
      "Leningrad"
    ],
    "pages": [
      "280"
    ],
    "publisher": [
      "Serial Zap. Nauchn. Sem. LOMI. Nauka"
    ],
    "title": [
      "On the complexity of derivation in propositional calculus"
    ],
    "type": "chapter",
    "volume": [
      "Part II, vol. 8"
    ]
  },
  {
    "author": [
      {
        "family": "Yamashita",
        "given": "S."
      },
      {
        "family": "Sawada",
        "given": "H."
      },
      {
        "family": "Nagoya",
        "given": "A."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "note": [
      "Part II Boolean Satisfiability"
    ],
    "pages": [
      "59–68"
    ],
    "title": [
      "New methods to find optimal nondisjoint bidecompositions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alekhnovich",
        "given": "M."
      },
      {
        "given": "Razborov"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "SIAM Journal on Computing"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1347–1363"
    ],
    "title": [
      "A.: Resolution is not automatizable unless w[p] is tractable"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Bachmair",
        "given": "L."
      },
      {
        "family": "Ganzinger",
        "given": "H."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Handbook of Automated Reasoning"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "Robinson",
        "given": "A."
      },
      {
        "family": "Voronkov",
        "given": "A."
      }
    ],
    "issue": [
      "ap. 2"
    ],
    "pages": [
      "19–99"
    ],
    "publisher": [
      "North-Holland Elsevier Science"
    ],
    "title": [
      "Resolution theorem proving"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Biere",
        "given": "A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Journal of Substance Abuse Treatment"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2–4"
    ],
    "pages": [
      "75–97"
    ],
    "title": [
      "Picosat essentials"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Bonet",
        "given": "L."
      },
      {
        "family": "Pitassi",
        "given": "T."
      },
      {
        "family": "Raz",
        "given": "R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "SIAM Journal of Computing"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1939–1967"
    ],
    "title": [
      "On interpolation and automatization for Frege systems"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Babic",
        "given": "D."
      },
      {
        "family": "Bingham",
        "given": "J."
      },
      {
        "family": "Hu",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Anaheim, California, USA"
    ],
    "pages": [
      "744–749"
    ],
    "title": [
      "Efficient sat solving: Beyond supercubes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eén",
        "given": "N."
      },
      {
        "family": "Sörensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of SAT"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Santa Margherita Ligure, Italy"
    ],
    "pages": [
      "502–518"
    ],
    "title": [
      "An extensible sat-solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Journal of Automated Reasoning"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "417–434"
    ],
    "title": [
      "Proving unsatisfiability of CNFs locally"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "given": "Goldberg"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of SAT-08"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Guangzhou, China"
    ],
    "pages": [
      "119–132"
    ],
    "title": [
      "E.: A decision-making procedure for resolution-based sat-solvers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of SAT-09"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Swansea, Wales, United Kingdom"
    ],
    "pages": [
      "147–160"
    ],
    "title": [
      "Boundary points and resolution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E."
      },
      {
        "family": "Novikov",
        "given": "Y."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Discrete Applied Mathematics"
    ],
    "date": [
      "2007"
    ],
    "doi": [
      "10.1016/j.dam.2006.10.007"
    ],
    "issue": [
      "12"
    ],
    "note": [
      "Doi:"
    ],
    "pages": [
      "1549–1561"
    ],
    "title": [
      "Berkmin: A fast and robust sat-solver"
    ],
    "type": "article-journal",
    "url": [
      "http://dx.doi.org/10.1016/j.dam.2006.10.007"
    ],
    "volume": [
      "155"
    ]
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E."
      },
      {
        "family": "Prasad",
        "given": "M."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of DATE ’02"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "134–141"
    ],
    "title": [
      "Using problem symmetry in search based satisfiability algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "J."
      },
      {
        "family": "Sakallah",
        "given": "K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of ICCAD-96"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "220–227"
    ],
    "title": [
      "Grasp—A new search algorithm for satisfiability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moskewicz",
        "given": "M."
      },
      {
        "family": "Madigan",
        "given": "C."
      },
      {
        "family": "Zhao",
        "given": "Y."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Design Automation Conference-01"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York, NY"
    ],
    "note": [
      "Doi:"
    ],
    "pages": [
      "530–535"
    ],
    "title": [
      "Chaff: Engineering an efficient sat solver"
    ],
    "type": "paper-conference",
    "url": [
      "http://doi.acm.org/10.1145/378239.379017"
    ]
  },
  {
    "author": [
      {
        "given": "Nadel"
      },
      {
        "family": "Zhang",
        "given": "H."
      },
      {
        "given": "Sato"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of CADE-97"
    ],
    "date": [
      "2002",
      "1997"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "location": [
      "London"
    ],
    "pages": [
      "15",
      "272–275"
    ],
    "publisher": [
      "The Hebrew University",
      "Springer"
    ],
    "title": [
      "A.: Backtrack search algorithms for propositional logic satisfiability: Review and innovations",
      "An efficient propositional prover"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Ryan"
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2010"
    ],
    "title": [
      "L.: The siege sat-solver"
    ],
    "type": null,
    "url": [
      "http://www.cs.sfu.ca/"
    ]
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Benchmarks"
    ],
    "type": null,
    "url": [
      "http://eigold.tripod.com/benchmarks/book2010.tar.gz"
    ]
  },
  {
    "author": [
      {
        "family": "Blanchard",
        "given": "T."
      },
      {
        "family": "Ferreri",
        "given": "R."
      },
      {
        "family": "Whitmore",
        "given": "J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "69–74"
    ],
    "title": [
      "The OpenAccess coalition: The drive to an open industry standard information model, API, and reference implementation for IC design data"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brand",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "534–537"
    ],
    "title": [
      "Verification of large synthesized designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "618–623"
    ],
    "title": [
      "R.K.: Compatible observability don’t cares revisited"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "van Eijk, C.A.J",
      "Paris, France"
    ],
    "pages": [
      "618–623"
    ],
    "title": [
      "Sequential equivalence checking without state space traversal"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fu",
        "given": "Z."
      },
      {
        "family": "Yu",
        "given": "Y."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "1108–1113"
    ],
    "title": [
      "Considering circuit observability don’t cares in CNF satisfiability"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "E."
      },
      {
        "family": "Prasad",
        "given": "M.R."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Design Automation and Test in Europe Conference and Exposition"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "114–121"
    ],
    "title": [
      "R.K.: Using SAT in combinational equivalence checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Digest of Technical Papers of the IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "50–57"
    ],
    "title": [
      "Dynamic transition relation simplification for bounded property checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Krohm",
        "given": "F."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the 34th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "263–268"
    ],
    "title": [
      "Equivalence checking using cuts and heaps"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Paruthi",
        "given": "V."
      },
      {
        "family": "Krohm",
        "given": "F."
      },
      {
        "family": "Ganai",
        "given": "M.K."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1377–1394"
    ],
    "title": [
      "Robust Boolean reasoning for equivalence checking and functional property verification"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Kunz",
        "given": "W."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Digest of Technical Papers of the IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "538–543"
    ],
    "title": [
      "HANNIBAL: An efficient tool for logic verification based on recursive learning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kunz",
        "given": "W."
      },
      {
        "family": "Stoffel",
        "given": "D."
      },
      {
        "family": "Menon",
        "given": "P."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "266–281"
    ],
    "title": [
      "Logic optimization and equivalence checking by implication analysis"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "F."
      },
      {
        "family": "Wang",
        "given": "L.C."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      },
      {
        "given": "Huang"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Design Automation and Test in Europe"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "892–897"
    ],
    "title": [
      "R.C.Y.: A circuit SAT solver with signal correlation guided learning"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Q."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "148"
    ],
    "container-title": [
      "International Workshop on Logic Synthesis (IWLS’05"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Lake Arrowhead, CA"
    ],
    "title": [
      "13. McMillan, K.L.: Don’t-care computation using k-clause approximation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "412–417"
    ],
    "title": [
      "R.K.: SAT-based complete don’t-care computation for network optimization"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Drechsler",
        "given": "R."
      },
      {
        "family": "Lee",
        "given": "J."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "10260"
    ],
    "title": [
      "Managing don’t cares in Boolean satisfiability"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A.R."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the 26th ACM/IEEE Conference on Design Automation"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "277–282"
    ],
    "title": [
      "A.L.: Multi-level logic simplification using don’t cares and filters"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saluja",
        "given": "N."
      },
      {
        "given": "Khatri"
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the 41st Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "422–427"
    ],
    "title": [
      "S.P.: A robust algorithm for approximate compatible observability don’t care (CODC) computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the 27th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, FL"
    ],
    "pages": [
      "297–301"
    ],
    "title": [
      "R.K.: The use of observability and external don’t cares for the simplification of multi-level networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xiu",
        "given": "Z."
      },
      {
        "family": "Papa",
        "given": "D.A."
      },
      {
        "family": "Chong",
        "given": "P."
      },
      {
        "family": "Albrecht",
        "given": "C."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "94–100"
    ],
    "title": [
      "Markov, I.L.: Early research experience with OpenAccess Gear: An open source development environment for physical design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Q."
      },
      {
        "family": "Kitchen",
        "given": "N."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the 43rd Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "229–234"
    ],
    "title": [
      "A.: SAT sweeping with local observability don’t-cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aloul",
        "given": "F."
      },
      {
        "family": "Ramani",
        "given": "A."
      },
      {
        "family": "Markov",
        "given": "I."
      },
      {
        "family": "Sakallah",
        "given": "K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the 5th International Conference on the Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "46–353"
    ],
    "title": [
      "Pbs: A backtrack search pseudo-Boolean solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alsinet",
        "given": "T."
      },
      {
        "family": "Manyà",
        "given": "F."
      },
      {
        "given": "Planes"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of Advances in Artificial Intelligence – IBERAMIA"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "334–342"
    ],
    "title": [
      "J.: A max-sat solver with lazy data structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alsinet",
        "given": "T."
      },
      {
        "family": "Manyk",
        "given": "F."
      },
      {
        "family": "Planes",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of International Conference on the Theory and Applications of Satisfiability Testing (SAT"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "408–415"
    ],
    "title": [
      "Improved branch and bound algorithms for max-sat"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Asano",
        "given": "T."
      },
      {
        "family": "Ono",
        "given": "T."
      },
      {
        "family": "Hirata",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Nordic Journal of Computing"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "388–404"
    ],
    "title": [
      "Approximation algorithms for the maximum satisfiability problem"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Bailleux",
        "given": "O."
      },
      {
        "family": "Marquis",
        "given": "P."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the 14th National Conference on Artificial Intelligence (AAAI-06) and the Collocated 11th Conference on Innovative Applications of Artificial Intelligence (IAAI-06"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "642–647"
    ],
    "title": [
      "Distance-sat: Complexity and algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Barth"
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Technical Report MPI-I-95–2-2003,"
    ],
    "publisher": [
      "Max Plank Institute for Computer Science"
    ],
    "title": [
      "P.: A Davis-Putnam enumeration algorithm for linear pseudo-Boolean optimization"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Bertoni",
        "given": "A."
      },
      {
        "family": "Campadelli",
        "given": "P."
      },
      {
        "family": "Carpentieri",
        "given": "M."
      },
      {
        "given": "Grossi"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Evolutionary Computation"
    ],
    "date": [
      "2000"
    ],
    "doi": [
      "10.1162/106365600750078790"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Doi:"
    ],
    "pages": [
      "291–309"
    ],
    "title": [
      "G.: A genetic model: Analysis and application to maxsat"
    ],
    "type": "article-journal",
    "url": [
      "http://dx.doi.org/10.1162/106365600750078790"
    ],
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Bonet",
        "given": "M.L."
      },
      {
        "family": "Levy",
        "given": "J."
      },
      {
        "family": "Manyà",
        "given": "F."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Artificial Intelligence"
    ],
    "date": [
      "2007"
    ],
    "doi": [
      "10.1016/j.artint.2007.03.001"
    ],
    "issue": [
      "8–9"
    ],
    "note": [
      "Doi:"
    ],
    "pages": [
      "606–618"
    ],
    "title": [
      "Resolution for max-sat"
    ],
    "type": "article-journal",
    "url": [
      "http://dx.doi.org/10.1016/j.artint.2007.03.001"
    ],
    "volume": [
      "171"
    ]
  },
  {
    "author": [
      {
        "family": "Bonet",
        "given": "M.L."
      },
      {
        "family": "Levy",
        "given": "J.L."
      },
      {
        "given": "Manyà"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the 9th International Conference on the Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "240–251"
    ],
    "title": [
      "F.: A complete calculus for max-sat"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borchers",
        "given": "B."
      },
      {
        "given": "Furman"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Journal of Combinatorial Optimization"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "299–306"
    ],
    "title": [
      "J.: A two-phase exact algorithm for MAX-SAT and weighted MAXSAT problems"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "M."
      },
      {
        "family": "Logemann",
        "given": "G."
      },
      {
        "given": "Loveland"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1962"
    ],
    "pages": [
      "394–397"
    ],
    "title": [
      "D.W.: Machine program for theorem proving"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Eén",
        "given": "N."
      },
      {
        "family": "Sörensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the 6th International Conference on the Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "502–518"
    ],
    "title": [
      "An extensible sat-solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eén",
        "given": "N."
      },
      {
        "family": "Sörensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Journal on Satisfiability, Boolean Modeling and Computation"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–26"
    ],
    "title": [
      "Translating pseudo-Boolean constraints into sat"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Fu",
        "given": "Z."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Theory and Applications of Satisfiability Testing – SAT 2006"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "252–265"
    ],
    "title": [
      "On solving the partial max-sat problem"
    ],
    "type": "article-journal",
    "volume": [
      "4121"
    ]
  },
  {
    "author": [
      {
        "family": "Giunchiglia",
        "given": "E."
      },
      {
        "family": "Maratea",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the 17th European Conference on Artificial Intelligence"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "377–381"
    ],
    "title": [
      "Solving optimization problems with DLL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kriplani",
        "given": "H."
      },
      {
        "family": "Najm",
        "given": "F."
      },
      {
        "given": "Hajj"
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "PhD Thesis,"
    ],
    "publisher": [
      "University of Illinois at Urbana-Champaign"
    ],
    "title": [
      "I.: Worst case voltage drops in power and ground buses of CMOS VLSI circuits"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Menaï",
        "given": "M.E."
      },
      {
        "family": "Batouche",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Applied Intelligence"
    ],
    "date": [
      "2006"
    ],
    "doi": [
      "10.1007/s10489-006-8514-7"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Doi:"
    ],
    "pages": [
      "227–239"
    ],
    "title": [
      "An effective heuristic algorithm for the maximum satisfiability problem"
    ],
    "type": "article-journal",
    "url": [
      "http://dx.doi.org/10.1007/s10489-006-8514-7"
    ],
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Sheini",
        "given": "H.M."
      },
      {
        "given": "Sakallah"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "684–685"
    ],
    "title": [
      "K.A.: Pueblo: A modern pseudo-Boolean sat solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wedelin",
        "given": "D."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the Second Annual European Symposium on Algorithms"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "319–330"
    ],
    "title": [
      "An algorithm for 0–1 programming with application to airline crew scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xing",
        "given": "Z."
      },
      {
        "family": "Zhang",
        "given": "W."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Artificial Intelligence"
    ],
    "date": [
      "2005"
    ],
    "doi": [
      "10.1016/j.artint.2005.01.004"
    ],
    "issue": [
      "1–2"
    ],
    "note": [
      "Doi:"
    ],
    "pages": [
      "47–80"
    ],
    "title": [
      "Maxsolver: An efficient exact algorithm for (weighted) maximum satisfiability"
    ],
    "type": "article-journal",
    "url": [
      "http://dx.doi.org/"
    ],
    "volume": [
      "164"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "6th International Conference on the Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Extracting small unsatisfiable cores from unsatisfiable Boolean formulas"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the 6th Design, Automation and Test in Europe Conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "10880–10885"
    ],
    "title": [
      "Validating sat solvers using an independent resolution-based checker: Practical implementations and other applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ansótegui",
        "given": "C."
      },
      {
        "family": "Bonet",
        "given": "M.L."
      },
      {
        "family": "Levy",
        "given": "J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Swansea, UK"
    ],
    "pages": [
      "427–440"
    ],
    "title": [
      "Solving (weighted) partial MaxSAT through satisfiability testing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ansótegui",
        "given": "C."
      },
      {
        "family": "Bonet",
        "given": "M.L."
      },
      {
        "given": "Levy"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "National Conference on Artificial Intelligence"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Atlanta, USA"
    ],
    "title": [
      "J.: A new algorithm for weighted partial MaxSAT"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Argelich",
        "given": "J."
      },
      {
        "family": "Li",
        "given": "C.M."
      },
      {
        "family": "Manyá",
        "given": "F."
      },
      {
        "given": "Planes"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "J.: MaxSAT evaluation"
    ],
    "date": [
      "2008"
    ],
    "type": "article-journal",
    "url": [
      "http://www.maxsat07.udl.es/"
    ]
  },
  {
    "author": [
      {
        "family": "Argelich",
        "given": "J."
      },
      {
        "family": "Li",
        "given": "C.M."
      },
      {
        "family": "Manyá",
        "given": "F."
      },
      {
        "family": "Planes",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Journal on Satisfiability, Boolean Modeling and Computation"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "251–278"
    ],
    "title": [
      "The first and second Max-SAT evaluations"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Asín",
        "given": "R."
      },
      {
        "family": "Nieuwenhuis",
        "given": "R."
      },
      {
        "family": "Oliveras",
        "given": "A."
      },
      {
        "given": "Rodríguez-Carbonell"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Swansea, UK"
    ],
    "pages": [
      "167–180"
    ],
    "title": [
      "E.: Cardinality networks and their applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Banda",
        "given": "M.G.",
        "particle": "de la"
      },
      {
        "family": "Stuckey",
        "given": "P.J."
      },
      {
        "family": "Wazny",
        "given": "J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "International Conference on Principles and Practice of Declarative Programming"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Uppsala, Sweden"
    ],
    "pages": [
      "32–43"
    ],
    "title": [
      "Finding all minimal unsatisfiable sub-sets"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berre",
        "given": "D.L."
      },
      {
        "family": "Simon",
        "given": "L."
      },
      {
        "family": "Roussel",
        "given": "O."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2008"
    ],
    "title": [
      "SAT competition"
    ],
    "type": null,
    "url": [
      "http://www.satcompetition.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Biere",
        "given": "A."
      },
      {
        "family": "Cimatti",
        "given": "A."
      },
      {
        "family": "Clarke",
        "given": "E."
      },
      {
        "family": "Zhu",
        "given": "Y."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Tools and Algorithms for the Construction and Analysis of Systems"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "193–207"
    ],
    "title": [
      "Symbolic model checking without BDDs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bonet",
        "given": "M.L."
      },
      {
        "family": "Levy",
        "given": "J."
      },
      {
        "family": "Manyá",
        "given": "F."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Artificial Intelligence"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "8–9"
    ],
    "pages": [
      "606–618"
    ],
    "title": [
      "Resolution for Max-SAT"
    ],
    "type": "article-journal",
    "volume": [
      "171"
    ]
  },
  {
    "author": [
      {
        "family": "Bordeaux",
        "given": "L."
      },
      {
        "family": "Hamadi",
        "given": "Y."
      },
      {
        "family": "Zhang",
        "given": "L."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Propositional satisfiability and constraint programming: A comparative survey"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Veneris",
        "given": "A.G."
      },
      {
        "given": "Marques-Silva"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "ACM Great Lakes Symposium on VLSI"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Boston, USA"
    ],
    "pages": [
      "345–350"
    ],
    "title": [
      "J.: Spatial and temporal design debug using partial MaxSAT"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "M."
      },
      {
        "family": "Logemann",
        "given": "G."
      },
      {
        "given": "Loveland"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1962"
    ],
    "pages": [
      "394–397"
    ],
    "title": [
      "D.: A machine program for theorem-proving"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Dershowitz",
        "given": "N."
      },
      {
        "family": "Hanna",
        "given": "Z."
      },
      {
        "family": "Katz",
        "given": "J."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "St. Andrews, UK"
    ],
    "pages": [
      "408–414"
    ],
    "title": [
      "Bounded model checking with QBF"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Een",
        "given": "N."
      },
      {
        "family": "Sörensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Santa Margherita Ligure, Italy"
    ],
    "pages": [
      "502–518"
    ],
    "title": [
      "An extensible SAT solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Een",
        "given": "N."
      },
      {
        "family": "Sörensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Journal on Satisfiability, Boolean Modeling and Computation"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–26"
    ],
    "title": [
      "Translating pseudo-Boolean constraints into SAT"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Fu",
        "given": "Z."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Seattle, USA"
    ],
    "pages": [
      "252–265"
    ],
    "title": [
      "On solving the partial MAX-SAT problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heras",
        "given": "F."
      },
      {
        "family": "Larrosa",
        "given": "J."
      },
      {
        "family": "Oliveras",
        "given": "A."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Lisbon, Portugal"
    ],
    "pages": [
      "41–55"
    ],
    "title": [
      "MiniMaxSat: a new weighted Max-SAT solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hoos",
        "given": "H."
      },
      {
        "family": "Stützle",
        "given": "T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2008"
    ],
    "title": [
      "SAT lib"
    ],
    "type": null,
    "url": [
      "http://www.satlib.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Paruthi",
        "given": "V."
      },
      {
        "family": "Krohm",
        "given": "F."
      },
      {
        "given": "Ganai"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on CAD of Integrated Circuits and Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1377–1394"
    ],
    "title": [
      "M.K.: Robust Boolean reasoning for equivalence checking and functional property verification"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Kullmann",
        "given": "O."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Discrete Applied Mathematics"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "1–3"
    ],
    "pages": [
      "99–137"
    ],
    "title": [
      "Investigations on autark assignments"
    ],
    "type": "article-journal",
    "volume": [
      "107"
    ]
  },
  {
    "author": [
      {
        "family": "Kullmann",
        "given": "O."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Discrete Applied Mathematics"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "209–249"
    ],
    "title": [
      "Lean clause-sets: generalizations of minimally unsatisfiable clause-sets"
    ],
    "type": "article-journal",
    "volume": [
      "130"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "C.M."
      },
      {
        "family": "Manyá",
        "given": "F."
      },
      {
        "family": "Planes",
        "given": "J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "National Conference on Artificial Intelligence"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Boston, USA"
    ],
    "pages": [
      "86–91"
    ],
    "title": [
      "Detecting disjoint inconsistent subformulas for computing lower bounds for Max-SAT"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "C.M."
      },
      {
        "family": "Manyá",
        "given": "F."
      },
      {
        "family": "Planes",
        "given": "J."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Journal of Artificial Intelligence Research"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "321–359"
    ],
    "title": [
      "New inference rules for Max-SAT"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Liffiton",
        "given": "M.H."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "173–186"
    ],
    "title": [
      "On finding all minimally unsatisfiable subformulas"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liffiton",
        "given": "M.H."
      },
      {
        "given": "Sakallah"
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Swansea, UK"
    ],
    "pages": [
      "481–494"
    ],
    "title": [
      "K.A.: Generalizing core-guided max-sat"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "C."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, USA"
    ],
    "pages": [
      "326–333"
    ],
    "title": [
      "Moskewicz, M.W.: CAMA: A multi-valued satisfiability solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mangassarian",
        "given": "H."
      },
      {
        "family": "Veneris",
        "given": "A.G."
      },
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Najm",
        "given": "F.N."
      },
      {
        "given": "Abadir"
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Design, Automation and Testing in Europe Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Nice, France"
    ],
    "pages": [
      "1538–1543"
    ],
    "title": [
      "M.S.: Maximum circuit activity estimation using pseudo-Boolean satisfiability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Manquinho",
        "given": "V."
      },
      {
        "family": "Marques-Silva",
        "given": "J."
      },
      {
        "family": "Planes",
        "given": "J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Swansea, UK"
    ],
    "pages": [
      "495–508"
    ],
    "title": [
      "Algorithms for weighted Boolean optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "J."
      },
      {
        "family": "Manquinho",
        "given": "V."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "International Conference on Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Guangzhou, China"
    ],
    "pages": [
      "225–230"
    ],
    "title": [
      "Towards more effective unsatisfiability-based maximum satisfiability algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "J."
      },
      {
        "family": "Planes",
        "given": "J."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2007"
    ],
    "title": [
      "On using unsatisfiability for solving maximum satisfiability"
    ],
    "type": null,
    "url": [
      "http://arxiv.org/corr/"
    ]
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "J."
      },
      {
        "family": "Planes",
        "given": "J."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Design, Automation and Testing in Europe Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "408–413"
    ],
    "title": [
      "Algorithms for maximum satisfiability using unsatisfiable cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "McMillan"
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Computer-Aided Verification"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Boulders, USA"
    ],
    "pages": [
      "1–13"
    ],
    "title": [
      "K.L.: Interpolation and SAT-based model checking"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Mangassarian",
        "given": "H."
      },
      {
        "family": "Veneris",
        "given": "A.G."
      },
      {
        "family": "Liffiton",
        "given": "M.H."
      },
      {
        "given": "Sakallah"
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Formal Methods in Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Austin, USA"
    ],
    "pages": [
      "13–19"
    ],
    "title": [
      "K.A.: Improved design debugging using maximum satisfiability"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "A."
      },
      {
        "family": "Veneris",
        "given": "A.G."
      },
      {
        "family": "Ali",
        "given": "M.F."
      },
      {
        "family": "Viglas",
        "given": "A."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Transactions on CAD of Integrated Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1606–1621"
    ],
    "title": [
      "Fault diagnosis and logic debugging using Boolean satisfiability"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Sülflow",
        "given": "A."
      },
      {
        "family": "Fey",
        "given": "G."
      },
      {
        "family": "Bloem",
        "given": "R."
      },
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "ACM Great Lakes Symposium on VLSI"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Orlando, USA"
    ],
    "pages": [
      "77–82"
    ],
    "title": [
      "Using unsatisfiable cores to debug multiple design errors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "K.H."
      },
      {
        "family": "Chan",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, USA"
    ],
    "pages": [
      "234–239"
    ],
    "title": [
      "Incremental learning approach and SAT model for Boolean matching with don’t cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Design, Automation and Testing in Europe Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "Validating SAT solvers using an independent resolution-based checker: Practical implementations and other applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "S.",
        "given": "Chatterjee"
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "836–843"
    ],
    "title": [
      "En N.: Improvements to combinational equivalence checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Plaza",
        "given": "S."
      },
      {
        "family": "Chang",
        "given": "K."
      },
      {
        "family": "Markov",
        "given": "I."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "414–419"
    ],
    "title": [
      "Node mergers in the presence of don’t cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Qi"
      },
      {
        "family": "Kitchen",
        "given": "N."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "229–234"
    ],
    "title": [
      "A.: SAT sweeping with local observability don’t-cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Zhang",
        "given": "J.S."
      },
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Burch",
        "given": "J.R."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Chrzanowska-Jeske",
        "given": "M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Transaction on Computer-Aided-Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "743–755"
    ],
    "title": [
      "Using simulation and satisfiability to compute flexibilities in Boolean networks"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "J.S."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "given": "Chrzanowska-Jeske"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "510–515"
    ],
    "title": [
      "M.: Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "particle": "De"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "193–226"
    ],
    "title": [
      "G.: A survey of Boolean matching techniques for library binding"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Abdollahi",
        "given": "Afshin"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA, USA"
    ],
    "pages": [
      "642–647"
    ],
    "title": [
      "Signature based Boolean matching in the presence of don’t cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agosta",
        "given": "G."
      },
      {
        "family": "Bruschi",
        "given": "F."
      },
      {
        "family": "Pelosi",
        "given": "G."
      },
      {
        "given": "Sciuto"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "841–846"
    ],
    "title": [
      "D.: A unified approach to canonical form-based Boolean matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abdollahi",
        "given": "A."
      },
      {
        "given": "Pedram"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "379–384"
    ],
    "title": [
      "M.: A new canonical form for fast Boolean matching in logic synthesis and verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Debnath",
        "given": "D."
      },
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "591–596"
    ],
    "title": [
      "Efficient computation of canonical form for Boolean matching in large libraries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Baeckler",
        "given": "G."
      },
      {
        "family": "Yuan",
        "given": "R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "466–471"
    ],
    "title": [
      "Efficient SAT-based Boolean matching for FPGA technology mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "K.H."
      },
      {
        "family": "Chan",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "234–239"
    ],
    "title": [
      "Incremental learning approach and SAT model for Boolean matching with don’t cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "Z."
      },
      {
        "family": "Chai",
        "given": "D."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Santa Clara, CA, USA"
    ],
    "pages": [
      "346–351"
    ],
    "title": [
      "Newton A.R.: Fast Boolean matching with don’t cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "667–691"
    ],
    "title": [
      "Graph based algorithm for Boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "C-35(8"
    ]
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Paruthi",
        "given": "V."
      },
      {
        "family": "Krohm",
        "given": "F."
      },
      {
        "given": "Ranai"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "377–1394"
    ],
    "title": [
      "M.K.: Robust Boolean reasoning for equivalence checking and functional property verification"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Mohnke",
        "given": "J."
      },
      {
        "family": "Molitor",
        "given": "P."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Makuhari, Japan"
    ],
    "pages": [
      "459–464"
    ],
    "title": [
      "Limits of using signatures for permutation independent Boolean comparison"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "K.H."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "516–521"
    ],
    "title": [
      "Exploiting k-distance signature for Boolean matching and G -symmetry detection"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "J."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "506–521"
    ],
    "title": [
      "GRASP: a search algorithm for propositional satisfiability"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Moskewicz",
        "given": "M.W."
      },
      {
        "family": "Madigan",
        "given": "C.F."
      },
      {
        "family": "Zhao",
        "given": "Y."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Las Vegas, NV, USA"
    ],
    "pages": [
      "530–535"
    ],
    "title": [
      "Chaff: engineering an efficient SAT solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eén",
        "given": "N."
      },
      {
        "family": "Sörensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "20."
    ],
    "note": [
      "Cited 15 Jan 2008"
    ],
    "title": [
      "The MiniSat page"
    ],
    "type": null,
    "url": [
      "http://minisat.se/"
    ]
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "J.P."
      },
      {
        "given": "Sakallah"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Los Angeles, CA, USA"
    ],
    "pages": [
      "675–680"
    ],
    "title": [
      "K.A.: Boolean satisfiability in electronic design automation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Jiang",
        "given": "R."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "Technical Report, EECS Department,"
    ],
    "location": [
      "In"
    ],
    "publisher": [
      "ERL",
      "UC Berkeley"
    ],
    "title": [
      "FRAIGS: a unifying representation for logic synthesis and verification"
    ],
    "type": "report"
  },
  {
    "citation-number": [
      "23."
    ],
    "title": [
      "ABC: A System for Sequential Synthesis and Verification, by Berkeley Logic Synthesis and"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Abdollahi",
        "given": "A."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1128–1137"
    ],
    "title": [
      "Symmetry detection and Boolean matching utilizing a signature based canonical form of Boolean functions"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C."
      },
      {
        "family": "Chu",
        "given": "C."
      },
      {
        "family": "Villarrubia",
        "given": "P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "246–249"
    ],
    "title": [
      "The coming of age of physical synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brand",
        "given": "D."
      },
      {
        "family": "Drumm",
        "given": "A."
      },
      {
        "family": "Kundu",
        "given": "S."
      },
      {
        "family": "Narain",
        "given": "P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "14–18"
    ],
    "title": [
      "Incremental synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Design and Test Magazine"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "2"
    ],
    "location": [
      "Chang, K.H., Papa, D.A., Markov, I.L., Bertacco, V"
    ],
    "pages": [
      "34–43"
    ],
    "publisher": [
      "Invers"
    ],
    "title": [
      "An incremental verification system with circuit similarity metrics and error visualization"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Ganai",
        "given": "M."
      },
      {
        "given": "Kuehlmann"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Dana Point, CA"
    ],
    "title": [
      "A.: On-the-fly compression of logical circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Goering"
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2006"
    ],
    "publisher": [
      "EETimes"
    ],
    "title": [
      "R.: CAD foundations must change"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Goering"
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2007"
    ],
    "publisher": [
      "EETimes"
    ],
    "title": [
      "R.: Xilinx ISE handles incremental changes"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kleinberg",
        "given": "J."
      },
      {
        "family": "Tardos",
        "given": "E."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Algorithm Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kravets",
        "given": "V."
      },
      {
        "family": "Kudva",
        "given": "P."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "438–441"
    ],
    "title": [
      "Implicit enumeration of structural changes in circuit optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Paruthi",
        "given": "V."
      },
      {
        "family": "Krohm",
        "given": "F."
      },
      {
        "family": "Ganai",
        "given": "M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1355–1394"
    ],
    "title": [
      "Robust Boolean reasoning for equivalence checking and functional property verification"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Y.L."
      },
      {
        "family": "Li",
        "given": "J.Y."
      },
      {
        "given": "Chen"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "345–358"
    ],
    "title": [
      "W.B.: An efficient tile-based eco router using routing graph reduction and enhanced global routing flow"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.C."
      },
      {
        "family": "Chen",
        "given": "K.C."
      },
      {
        "given": "Marek-Sadowska"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "282–292"
    ],
    "title": [
      "M.: Logic synthesis for engineering change"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Ling",
        "given": "A.C."
      },
      {
        "family": "Brown",
        "given": "S.D."
      },
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "family": "Safarpour",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the International Symposium on FPGAs"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "3–12"
    ],
    "title": [
      "Towards automated ECOs in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "532–536"
    ],
    "title": [
      "Dag-aware AIG rewriting: A fresh look at combinational logic synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Jiang",
        "given": "R."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2005-03"
    ],
    "genre": [
      "ERL Technical Report, EECS Department,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "UC"
    ],
    "title": [
      "Fraigs: A unifying representation for logic synthesis and verification"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Muroga",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1979"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley"
    ],
    "title": [
      "Logic Design and Switching Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Osler",
        "given": "P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2009"
    ],
    "genre": [
      "Personal communication"
    ],
    "type": "personal_communication"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "J."
      },
      {
        "family": "Markov",
        "given": "I."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2173–2185"
    ],
    "title": [
      "Eco-system: Embracing the change in placement"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Mangassarian",
        "given": "H."
      },
      {
        "family": "Veneris",
        "given": "A.G."
      },
      {
        "family": "Liffiton",
        "given": "M.H."
      },
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Mangassarian",
        "given": "H."
      },
      {
        "family": "Veneris",
        "given": "A.G."
      },
      {
        "given": "Liffiton"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of Formal Methods in Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "13–19"
    ],
    "title": [
      "M.H.: Improved design debugging using maximum satisfiability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shinsha",
        "given": "T."
      },
      {
        "family": "Kubo",
        "given": "T."
      },
      {
        "family": "Sakataya",
        "given": "Y."
      },
      {
        "family": "Ishihara",
        "given": "K."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference, Las Vegas, NV"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "391–397"
    ],
    "title": [
      "Incremental logic synthesis through gate logic structure identification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stok",
        "given": "L."
      },
      {
        "family": "Kung",
        "given": "D.S."
      },
      {
        "family": "Brand",
        "given": "D."
      },
      {
        "family": "Drumm",
        "given": "A.D."
      },
      {
        "family": "Sullivan",
        "given": "A.J."
      },
      {
        "family": "Reddy",
        "given": "L.N."
      },
      {
        "family": "Hieter",
        "given": "N."
      },
      {
        "family": "Geiger",
        "given": "D.J."
      },
      {
        "family": "Chao",
        "given": "H.H."
      },
      {
        "given": "Osler"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "407–430"
    ],
    "title": [
      "P.J.: Booledozer: Logic synthesis for ASICs"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Swamy",
        "given": "G."
      },
      {
        "family": "Rajamani",
        "given": "S."
      },
      {
        "family": "Lennard",
        "given": "C."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Circuits and Systems, Hong Kong"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1596–1599"
    ],
    "title": [
      "R.K.: Minimal logic re-synthesis for engineering change"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Trevillyan",
        "given": "L."
      },
      {
        "family": "Kung",
        "given": "D."
      },
      {
        "family": "Puri",
        "given": "R."
      },
      {
        "family": "Reddy",
        "given": "L.N."
      },
      {
        "given": "Kazda"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Design and Test Magazine"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "14–22"
    ],
    "title": [
      "M.A.: An integrated environment for technology closure of deep-submicron IC designs"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Visweswariah",
        "given": "C."
      },
      {
        "family": "Ravindran",
        "given": "K."
      },
      {
        "family": "Kalafa",
        "given": "K."
      },
      {
        "family": "Walker",
        "given": "S."
      },
      {
        "family": "Narayan",
        "given": "S."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "331–336"
    ],
    "title": [
      "First-order incremental block-based statistical timing analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Werber",
        "given": "C."
      },
      {
        "family": "Rautenback",
        "given": "D."
      },
      {
        "family": "Szegedy",
        "given": "C."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "536–543"
    ],
    "title": [
      "Timing optimization by restructuring long combinatorial paths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xiang",
        "given": "H."
      },
      {
        "family": "Chao",
        "given": "K.Y."
      },
      {
        "family": "Wong",
        "given": "M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1754–1762"
    ],
    "title": [
      "An ECO routing algorithm for eliminating coupling capacitance violations"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Q."
      },
      {
        "family": "Kitchen",
        "given": "N."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "229–234"
    ],
    "title": [
      "A.L.: SAT sweeping with local observability don’t-cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abdollahi",
        "given": "A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "DAC ’08: Proceedings of the 45th annual Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "New York, NY"
    ],
    "note": [
      "DOI:"
    ],
    "pages": [
      "642–647"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Signature based Boolean matching in the presence of don’t cares"
    ],
    "type": "paper-conference",
    "url": [
      "http://doi.acm.org/10.1145/1391469.1391635"
    ]
  },
  {
    "author": [
      {
        "family": "Abdollahi",
        "given": "A."
      },
      {
        "given": "Pedram"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "DAC ’05: Proceedings of the 42nd annual Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York, NY"
    ],
    "note": [
      "DOI:"
    ],
    "pages": [
      "379–384"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "M.: A new canonical form for fast Boolean matching in logic synthesis and verification"
    ],
    "type": "paper-conference",
    "url": [
      "http://doi.acm.org/10.1145/1065579.1065681"
    ]
  },
  {
    "author": [
      {
        "family": "Agosta",
        "given": "G."
      },
      {
        "family": "Bruschi",
        "given": "F."
      },
      {
        "family": "Pelosi",
        "given": "G."
      },
      {
        "given": "Sciuto"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "DAC ’07: Proceedings of the 44th annual Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York, NY"
    ],
    "note": [
      "DOI:"
    ],
    "pages": [
      "841–846"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "D.: A unified approach to canonical form-based Boolean matching"
    ],
    "type": "paper-conference",
    "url": [
      "http://doi.acm.org/10.1145/1278480.1278689"
    ]
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "given": "Micheli"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "193–226"
    ],
    "title": [
      "G.D.: A survey of Boolean matching techniques for library binding"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Chai",
        "given": "D."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "DATE ’06: Proceedings of the conference on Design, automation and test in Europe",
      "European Design and Automation Association"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Leuven, Belgium, Belgium"
    ],
    "pages": [
      "1079–1084"
    ],
    "title": [
      "Building a better Boolean matcher and symmetry detector"
    ],
    "type": "article-journal",
    "volume": [
      "3001"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "M."
      },
      {
        "family": "Logemann",
        "given": "G."
      },
      {
        "given": "Loveland"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1962"
    ],
    "issue": [
      "7"
    ],
    "note": [
      "DOI:"
    ],
    "pages": [
      "394–397"
    ],
    "title": [
      "D.: A machine program for theorem-proving"
    ],
    "type": "article-journal",
    "url": [
      "http://doi.acm.org/10.1145/368273.368557"
    ],
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "M."
      },
      {
        "given": "Putnam"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1960"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "DOI:"
    ],
    "pages": [
      "201–215"
    ],
    "title": [
      "H.: A computing procedure for quantification theory"
    ],
    "type": "article-journal",
    "url": [
      "http://doi.acm.org/10.1145/321033.321034"
    ],
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Eén",
        "given": "N."
      },
      {
        "family": "Sörensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "SAT, Lecture Notes in Computer Science"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "Giunchiglia",
        "given": "E."
      },
      {
        "family": "Tacchella",
        "given": "A."
      }
    ],
    "location": [
      "Heidelberg"
    ],
    "pages": [
      "502–518"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "An extensible SAT-solver"
    ],
    "type": "chapter",
    "volume": [
      "2919"
    ]
  },
  {
    "author": [
      {
        "given": "Goering"
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2009"
    ],
    "title": [
      "R.: Xilinx ISE handles incremental changes"
    ],
    "type": null,
    "url": [
      "http://www.eetimes.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Ren",
        "given": "H."
      },
      {
        "family": "Modi",
        "given": "N."
      },
      {
        "family": "Puri",
        "given": "R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "ICCAD ’09: Proceedings of the 2009 International Conference on Computer-Aided Design"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "New York, NY"
    ],
    "note": [
      "DOI:"
    ],
    "pages": [
      "789–796"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Deltasyn: An efficient logic difference optimizer for ECO synthesis"
    ],
    "type": "paper-conference",
    "url": [
      "http://doi.acm.org/10.1145/1687399.1687546"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C.C."
      },
      {
        "family": "Jiang",
        "given": "J.H.R."
      },
      {
        "family": "Huang",
        "given": "C.Y.R."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "ICCAD ’07: Proceedings of the 2007 IEEE/ACM International Conference on Computer-aided design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "pages": [
      "227–233"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Scalable exploration of functional dependency by interpolation and incremental SAT solving"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Mishchenko"
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2008"
    ],
    "title": [
      "A.: Logic synthesis and verification group. ABC: A system for sequential synthesis and verification, release 70930"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "UC Berkeley"
    ],
    "title": [
      "FRAIGs: A unifying representation for logic synthesis and verification"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Een",
        "given": "N."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "ICCAD ’06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "New York, NY"
    ],
    "note": [
      "DOI:"
    ],
    "pages": [
      "836–843"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Improvements to combinational equivalence checking"
    ],
    "type": "paper-conference",
    "url": [
      "http://doi.acm.org/10.1145/1233501.1233679"
    ]
  },
  {
    "author": [
      {
        "family": "Nocco",
        "given": "S."
      },
      {
        "given": "Stefano"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Journal of Satisfiability, Boolean Modeling and Computation"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "111–132"
    ],
    "title": [
      "Q.: A probabilistic and approximated approach to circuit-based formal verification"
    ],
    "type": "article-journal",
    "url": [
      "http://jsat.ewi.tudelft.nl/content/volume5/JSAT5_5_Nocco.pdf"
    ],
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Ray",
        "given": "S."
      },
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the International Workshop on Logic Synthesis"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "37–42"
    ],
    "title": [
      "Incremental sequential equivalence checking and subgraph isomorphism"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "K.H."
      },
      {
        "family": "Chan",
        "given": "C.M."
      },
      {
        "given": "Liu"
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "DAC ’09: Proceedings of the 46th Annual Design Automation Conference"
    ],
    "date": [
      "2009"
    ],
    "doi": [
      "DOI:"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "396–401"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "J.C.: Simulation and SAT-based Boolean matching for large Boolean networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Arvind",
        "given": "Shen"
      },
      {
        "given": "X."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "36–46"
    ],
    "title": [
      "Using term rewriting systems to design and verify processors"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "given": "Buchberger"
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1965"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Philosophiesche Fakultat an der Leopold-Franzens-Universitat, Austria"
    ],
    "title": [
      "B.: Ein Algorithmus zum Auffinden der Basiselemente des Restklassenringes nach einem nulldimensionalen Polynomideal"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "given": "Buchberger"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "ACM SIG-SAM Bulletin"
    ],
    "date": [
      "1976"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "19–29"
    ],
    "title": [
      "B.: A theoretical basis for reduction of polynomials to canonical forms"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Z."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Discrete Mathematics"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1–3"
    ],
    "pages": [
      "67–76"
    ],
    "title": [
      "On polynomial functions from Zn1 × Zn2 × · · · × Znr to Zm"
    ],
    "type": "article-journal",
    "volume": [
      "162"
    ]
  },
  {
    "author": [
      {
        "family": "Ciesielski",
        "given": "M."
      },
      {
        "family": "Kalla",
        "given": "P."
      },
      {
        "given": "Askar"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1188–1201"
    ],
    "title": [
      "S.: Taylor expansion diagrams: A canonical representation for verification of dataflow designs"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Cohen",
        "given": "J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Wellesley, MA"
    ],
    "publisher": [
      "A. K. Peters"
    ],
    "title": [
      "Computer Algebra and Symbolic Computation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DeMicheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis and Optimization of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DeMicheli",
        "given": "G."
      },
      {
        "family": "Sami",
        "given": "M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Hardware/Software Co-Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gomez-Prado",
        "given": "D."
      },
      {
        "family": "Ciesielski",
        "given": "M."
      },
      {
        "family": "Guillot",
        "given": "J."
      },
      {
        "family": "Boutillon",
        "given": "E."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of Design Automation and Test in Europe"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Nice, France"
    ],
    "pages": [
      "117–122"
    ],
    "title": [
      "Optimizing data flow graphs to minimize hardware implementation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gopalakrishnan",
        "given": "S."
      },
      {
        "family": "Kalla",
        "given": "P."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic System"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "49"
    ],
    "title": [
      "Optimization of polynomial datapaths using finite ring algebra"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Gopalakrishnan",
        "given": "S."
      },
      {
        "family": "Kalla",
        "given": "P."
      },
      {
        "family": "Meredith",
        "given": "B."
      },
      {
        "family": "Enescu",
        "given": "F."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "143–148"
    ],
    "title": [
      "Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      },
      {
        "family": "Ringenberg",
        "given": "J.S."
      },
      {
        "family": "Ernst",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T.M."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "given": "Brown"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE 4th Annual Workshop on Workload Characterization"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "R.B.: Mibench: A free, commercially representative embedded benchmark suite"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hosangadi",
        "given": "A."
      },
      {
        "family": "Fallah",
        "given": "F."
      },
      {
        "family": "Kastner",
        "given": "R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2012–2022"
    ],
    "title": [
      "Optimizing polynomial expressions by algebraic factorization and common subexpression elimination"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Gopalakrishnan",
        "given": "S."
      },
      {
        "family": "Kalla",
        "given": "P."
      }
    ],
    "citation-number": [
      "266"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "JuanCSE"
      }
    ],
    "citation-number": [
      "14."
    ],
    "note": [
      "Maple."
    ],
    "title": [
      "Extensible, programmable and reconfigurable embedded systems group"
    ],
    "type": null,
    "url": [
      "http://express.ece.ucsb.edu/suif/cse.html",
      "http://www.maplesoft.com"
    ]
  },
  {
    "author": [
      {
        "family": "Mathews",
        "given": "V.J."
      },
      {
        "given": "Sicuranza"
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "G.L.: Polynomial Signal Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "M.A.T.L.A.B./Simulink"
      }
    ],
    "citation-number": [
      "17."
    ],
    "type": null,
    "url": [
      "http://www.mathworks.com/products/simulink"
    ]
  },
  {
    "author": [
      {
        "family": "Nicolau",
        "given": "A."
      },
      {
        "family": "Potasman",
        "given": "R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Incremental tree-height reduction for high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Peymandoust",
        "given": "A."
      },
      {
        "family": "DeMicheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1154–11656"
    ],
    "title": [
      "Application of symbolic computer algebra in high-level data-flow synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J."
      },
      {
        "family": "DeMicheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Polynomial methods for component matching and verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J."
      },
      {
        "family": "DeMicheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of Design, Automation, and Test in Europe"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "Polynomial methods for allocating complex components"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J."
      },
      {
        "family": "DeMicheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "783–800"
    ],
    "title": [
      "Polynomial circuit models for component matching in high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "citation-number": [
      "23."
    ],
    "title": [
      "Synopsys: Synopsys Design Compiler and DesignWare library"
    ],
    "type": null,
    "url": [
      "htpp://www.synopsys.com"
    ]
  },
  {
    "author": [
      {
        "family": "Verma",
        "given": "A.K."
      },
      {
        "family": "Ienne",
        "given": "P."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Improved use of the Carry-save representation for the synthesis of complex arithmetic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abadir",
        "given": "M.S."
      },
      {
        "family": "Ferguson",
        "given": "J."
      },
      {
        "given": "Kirkland"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "138–148"
    ],
    "title": [
      "T.E.: Logic verification via test generation"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Transactions on Computer"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "205–213"
    ],
    "title": [
      "On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "184–188"
    ],
    "title": [
      "Fixing design errors with counterexamples and resynthesis"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "8"
    ],
    "location": [
      "Chang, S.C., Cheng, D.I"
    ],
    "pages": [
      "1096–1106"
    ],
    "title": [
      "Efficient Boolean division and substitution using redundancy addition and removing"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "S.C."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      },
      {
        "family": "Cheng",
        "given": "K.T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1494–1504"
    ],
    "title": [
      "Perturb and simplify: Multi-level Boolean network optimizer"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Y.-S."
      },
      {
        "others": true
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "J.Y."
      },
      {
        "family": "Long",
        "given": "W."
      },
      {
        "family": "Eén",
        "given": "N."
      },
      {
        "family": "Sörensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "286"
    ],
    "container-title": [
      "International Symposium on FPGAs",
      "Theory and Applications of Satisfiability Testing, Lecture Notes in Computer Science",
      "IEEE Transactions on VLSI Systems",
      "Journal on Satisfiability, Boolean Modeling and Computation"
    ],
    "date": [
      "1997",
      "2002",
      "2006",
      "2004"
    ],
    "editor": [
      {
        "family": "Giunchiglia",
        "given": "E."
      },
      {
        "family": "Tacchella",
        "given": "A."
      }
    ],
    "issue": [
      "2"
    ],
    "location": [
      "Chung, P.Y., Hajj, I.N",
      "Monterey, CA, USA",
      "Berlin / Heidelberg"
    ],
    "pages": [
      "233–237",
      "7",
      "77–84",
      "8",
      "1–26",
      "9",
      "333–336"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "6",
      "Diagnosis and correction of multiple design errors in digital circuits",
      "SPFD-based global rewiring",
      "Translating pseudo-Boolean constraints into SAT"
    ],
    "type": "article-journal",
    "volume": [
      "5",
      "2",
      "2919"
    ]
  },
  {
    "author": [
      {
        "family": "Entrena",
        "given": "L."
      },
      {
        "given": "Cheng"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "909–916"
    ],
    "title": [
      "K.T.: Combinational and sequential logic optimization by redundancy addition and removal"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "J.H."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "686–697"
    ],
    "title": [
      "R.K.: On the verification of sequential equivalence"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Kunz",
        "given": "W."
      },
      {
        "family": "Stoffel",
        "given": "D."
      },
      {
        "given": "Menon"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "266–281"
    ],
    "title": [
      "P.R.: Logic optimization and equivalence checking by implication analysis"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.C."
      },
      {
        "family": "Chen",
        "given": "K.C."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "282–292"
    ],
    "title": [
      "Logic synthesis for engineering change"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Ling",
        "given": "A.C."
      },
      {
        "family": "Brown",
        "given": "S.D."
      },
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "family": "Saparpour",
        "given": "S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "International symposium on field programmable gate arrays"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Monterey, CA, USA"
    ],
    "pages": [
      "3–12"
    ],
    "title": [
      "Towards automated ECOs in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "J.P."
      },
      {
        "given": "Sakallah"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Transactions on Computer"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "506–521"
    ],
    "title": [
      "K.A.: GRASP: A new search algorithm for satisfiability"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Eén",
        "given": "N."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of International Conference on CAD"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "836–843"
    ],
    "title": [
      "Improvements to combinational equivalence checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moskewicz",
        "given": "M.W."
      },
      {
        "family": "Madigan",
        "given": "C.F."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Las Vegas, NV, USA"
    ],
    "pages": [
      "530–535"
    ],
    "title": [
      "Chaff: Engineering an efficient SAT solver"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nayak",
        "given": "D."
      },
      {
        "given": "Walker"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "VLSI Test Symposium"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "70–78"
    ],
    "title": [
      "D.M.H.: Simulation-based design error diagnosis and correction in combinational digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Fey",
        "given": "G."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Great Lakes VLSI Symposium"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Chicago, IL, USA"
    ],
    "title": [
      "Utilizing don’t care states in SAT-based bounded sequential problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "SPFDs: A new approach to flexibility in logic synthesis"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of International Conference on CAD"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "103–110"
    ],
    "title": [
      "R.K.: Implementation and use of SPFDs in optimizing Boolean networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of International Conference on CAD"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "84–90"
    ],
    "title": [
      "R.K.: Sequential SPFDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "A."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Ali",
        "given": "M.F."
      },
      {
        "given": "Viglas"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1606–1621"
    ],
    "title": [
      "A.: Fault diagnosis and logic debugging using Boolean satisfiability"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Veneris",
        "given": "A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1469–1479"
    ],
    "title": [
      "Abadir, M.S.: Design rewiring using ATPG"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Hajj",
        "given": "I.N."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1803–1816"
    ],
    "title": [
      "Design error diagnosis and correction via test vector simulation"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "International Conference on Computer Design"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Cambridge, MA, USA"
    ],
    "pages": [
      "40–43"
    ],
    "title": [
      "R.K.: Incremental synthesis for engineering changes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamashita",
        "given": "S."
      },
      {
        "family": "H.Sawada",
        "given": "Nagoya"
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of International Conference on CAD"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "254–261"
    ],
    "title": [
      "A.: A new method to express functional permissibilities for LUT based FPGAs and its applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Y.S."
      },
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of ASP Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "402–407"
    ],
    "title": [
      "R.K.: Automating logic rectification by approximate SPFDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Baneres",
        "given": "D."
      },
      {
        "family": "Cortadella",
        "given": "J."
      },
      {
        "given": "Kishinevsky"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "416–421"
    ],
    "title": [
      "M.: A recursive paradigm to solve Boolean relations"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "2."
    ],
    "date": [
      "2005",
      "2009"
    ],
    "title": [
      "Berkeley Logic Synthesis and Verification Group: ABC: A system for sequential synthesis and verification"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Bloem",
        "given": "R."
      },
      {
        "family": "Galler",
        "given": "S."
      },
      {
        "family": "Jobstmann",
        "given": "B."
      },
      {
        "family": "Piterman",
        "given": "N."
      },
      {
        "family": "Pnueli",
        "given": "A."
      },
      {
        "family": "Weiglhofer",
        "given": "M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the Conference on Design Automation and Test in Europe"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Nice, France"
    ],
    "title": [
      "Automatic hardware synthesis from specifications: A case study"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings IFIP International Conference on Very Large Scale Integration"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "231–240"
    ],
    "title": [
      "Boolean relations and the incomplete specification of logic networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "316–319"
    ],
    "title": [
      "An exact minimizer for Boolean relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Craig",
        "given": "W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Journal of Symbolic Logic"
    ],
    "date": [
      "1957"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "250–268"
    ],
    "title": [
      "Linear reasoning: A new form of the Herbrand-Gentzen theorem"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Ghosh",
        "given": "A."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "given": "Newton"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Cambridge, MA, USA"
    ],
    "title": [
      "A.: Heuristic minimization of Boolean relations using testing techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jeong",
        "given": "S."
      },
      {
        "given": "Somenzi"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "417–420"
    ],
    "title": [
      "F.: A new algorithm for the binate covering problem and its application to the minimization of Boolean relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "J.H.R."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Verification"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Grenoble, France"
    ],
    "pages": [
      "383–397"
    ],
    "title": [
      "Quantifier elimination via functional composition"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kukula",
        "given": "J."
      },
      {
        "family": "Shiple",
        "given": "T."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Verification"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Chicago, IL, USA"
    ],
    "pages": [
      "113–123"
    ],
    "title": [
      "Building circuits from relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Mishchenko"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Lee, C.C., Jiang, J.H.R., Huang, C.Y",
      "San Jose, CA, USA"
    ],
    "pages": [
      "227–233"
    ],
    "title": [
      "A.: Scalable exploration of functional dependency by interpolation and incremental SAT solving"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "R.R."
      },
      {
        "family": "Jiang",
        "given": "J.H.R."
      },
      {
        "given": "Hung"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA, USA"
    ],
    "pages": [
      "636–641"
    ],
    "title": [
      "W.L.: Bi-decomposing large Boolean functions via interpolation and satisfiability solving"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "B."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "88–91"
    ],
    "title": [
      "Minimization of symbolic relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "H.P."
      },
      {
        "family": "Jiang",
        "given": "J.H.R."
      },
      {
        "given": "Lee"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "32–37"
    ],
    "title": [
      "R.R.: To SAT or not to SAT: Ashenhurst decomposition in a large scale"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McMillan",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Verification"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Boulder, CO, USA"
    ],
    "pages": [
      "1–13"
    ],
    "title": [
      "Interpolation and SAT-based model checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "557–562"
    ],
    "title": [
      "R.K.: Simplification of non-deterministic multi-valued networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Jiang",
        "given": "J.H.R."
      },
      {
        "family": "Jang",
        "given": "S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Monterey, CA, USA"
    ],
    "pages": [
      "151–160"
    ],
    "title": [
      "Scalable don’t care based logic optimization and resynthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Chatterjee",
        "given": "S."
      },
      {
        "family": "Jiang",
        "given": "J.H.R."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "Technical report, ERL Technical Report,"
    ],
    "publisher": [
      "UC Berkeley"
    ],
    "title": [
      "R.K.: FRAIGs: A unifying representation for logic synthesis and verification"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "727–750"
    ],
    "title": [
      "A.: Multiple-valued minimization for PLA optimization"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6(5"
    ]
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1458–1472"
    ],
    "title": [
      "Heuristic minimization of multi-valued relations"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Wurth",
        "given": "B."
      },
      {
        "family": "Wehn",
        "given": "N."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the European Design and Test Conference"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "630–634"
    ],
    "title": [
      "Efficient calculation of Boolean relations for multi-level logic optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "J."
      },
      {
        "family": "Albin",
        "given": "K."
      },
      {
        "family": "Aziz",
        "given": "A."
      },
      {
        "family": "Pixley",
        "given": "C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, CA, USA"
    ],
    "pages": [
      "296–299"
    ],
    "title": [
      "Constraint synthesis for environment modeling in functional verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "J."
      },
      {
        "family": "Shultz",
        "given": "K."
      },
      {
        "family": "Pixley",
        "given": "C."
      },
      {
        "family": "Miller",
        "given": "H."
      },
      {
        "family": "Aziz",
        "given": "A."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of the International. Conference on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "584–589"
    ],
    "title": [
      "Modeling design constraints and biasing in simulation using BDDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Baneres",
        "given": "D."
      },
      {
        "family": "Cortadella",
        "given": "J."
      },
      {
        "given": "Kishinevsky"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "416–421"
    ],
    "title": [
      "M.: A recursive paradigm to solve Boolean relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "618–623"
    ],
    "title": [
      "Compatible output don’t cares revisited"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Transactions on CAD/ICAS"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "1062–1082"
    ],
    "title": [
      "MIS: A multiple-level logic optimization system"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6(6"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "McMullen",
        "given": "C.T."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "A.L.: Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of IEEE"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "264–300"
    ],
    "title": [
      "A.L.: Multilevel logic synthesis"
    ],
    "type": "paper-conference",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of International Conference on VLSI"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "title": [
      "Boolean relations and the incomplete specification of logic networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Bryant"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "677–690"
    ],
    "title": [
      "R.E.: Graph based algorithms for Boolean function representation"
    ],
    "type": "article-journal",
    "volume": [
      "C-35"
    ]
  },
  {
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of International Conference on VLSI"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Burch, J.R., Clarke, E.M., Long, D.E",
      "Cambridge, MA"
    ],
    "title": [
      "Symbolic model checking with partitioned transition relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cerny",
        "given": "E."
      },
      {
        "given": "Marin"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of IEEE Transactions on Computers"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "745–756"
    ],
    "title": [
      "M.A.: An approach to unified methodology of combinational switching circuits"
    ],
    "type": "paper-conference",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "K.C."
      },
      {
        "family": "Fujita",
        "given": "M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "443–448"
    ],
    "title": [
      "Efficient sum-to-one subsets algorithm for logic optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dey",
        "given": "S."
      },
      {
        "family": "Brglez",
        "given": "F."
      },
      {
        "family": "Kedem",
        "given": "G."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of Custom Integrated Circuits Conference"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "29 4 1–29 4 5"
    ],
    "title": [
      "Circuit partitioning and resynthesis"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Logic Synthesis and Verification"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "Hassoun",
        "given": "S."
      }
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "R.K.: Don’t cares and multi-valued logic network minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "50–57"
    ],
    "title": [
      "Dynamic transition relation simplification for bounded property checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cobb",
        "given": "J.L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "334"
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "1990"
    ],
    "director": [
      {
        "family": "Limqueco",
        "given": "J.C."
      },
      {
        "family": "Muroga",
        "given": "S."
      }
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "282–285"
    ],
    "title": [
      "15",
      "SYLON-REDUCE: An MOS network optimization algorithms using permissible functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Limqueco",
        "given": "J.C."
      },
      {
        "family": "Muroga",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems, ISCAS"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "1993–1996"
    ],
    "title": [
      "Optimizing large networks by repeated local optimization using windowing scheme"
    ],
    "type": "paper-conference",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "412–417"
    ],
    "title": [
      "R.K.: SAT-based complete don’t care computation for network optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saluja",
        "given": "N."
      },
      {
        "given": "Khatri"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "422–427"
    ],
    "title": [
      "S.P.: A robust algorithm for approximate compatible observability don’t care (CODC) computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Touati",
        "given": "H."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Santa Clara, CA, USA"
    ],
    "pages": [
      "514–517"
    ],
    "title": [
      "Extracting local don’t cares for network optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Orlando, Florida"
    ],
    "pages": [
      "297–301"
    ],
    "title": [
      "R.K.: The use of observability and external don’t cares for the simplification of multi-level networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of International Workshop on Logic Synthesis"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Tahoe City, CA"
    ],
    "title": [
      "R.K.: Observability relations for multi-output nodes"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sentovich",
        "given": "E.M."
      },
      {
        "family": "Singh",
        "given": "K.J."
      },
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Moon",
        "given": "C."
      },
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Stephan",
        "given": "P.R."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Technical Report, UCB/ERL M92/41,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "Electronics Research Lab, University of California"
    ],
    "title": [
      "A.L.: SIS: A System for Sequential Circuit Synthesis"
    ],
    "type": "report",
    "volume": [
      "94720"
    ]
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "103–110"
    ],
    "title": [
      "R.K.: Implementation and use of SPFDs in optimizing Boolean networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "24."
    ],
    "note": [
      "Accessed November 2007 [Online]."
    ],
    "title": [
      "CUDD: CU decision diagram package"
    ],
    "type": null,
    "url": [
      "http://vlsi.colorado.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Somenzi",
        "given": "F."
      },
      {
        "given": "Brayton"
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "316–319"
    ],
    "title": [
      "R.K.: An exact minimizer for Boolean relations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Brayton",
        "given": "R."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1458–1472"
    ],
    "title": [
      "Heuristic minimization of multi-valued relations"
    ],
    "type": "paper-conference",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Wurth",
        "given": "B."
      },
      {
        "family": "Wehn",
        "given": "N."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of European Design and Test Conference"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "630–634"
    ],
    "title": [
      "Efficient calculation of Boolean relations for multi-level logic optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamashita",
        "given": "S."
      },
      {
        "family": "Sawada",
        "given": "H."
      },
      {
        "given": "Nagoya"
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer-Aided Design"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "254–261"
    ],
    "title": [
      "A.: A new method to express functional permissibilities for LUT based FPGAs and its applications",
      "Part V Applications to Specialized Design Scenarios"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "75"
    ],
    "title": [
      "Design and reliability challenges in nanometer technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chakrapani",
        "given": "L."
      },
      {
        "family": "Korkmaz",
        "given": "P."
      },
      {
        "family": "Akgul",
        "given": "B."
      },
      {
        "family": "Palem",
        "given": "K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "1–28"
    ],
    "title": [
      "Probabilistic system-on-a-chip architecture"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Cheemalavagu",
        "given": "S."
      },
      {
        "family": "Korkmaz",
        "given": "P."
      },
      {
        "family": "Palem",
        "given": "K."
      },
      {
        "family": "Akgul",
        "given": "B."
      },
      {
        "given": "Chakrapani"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IFIP International Conference on VLSI"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Perth, Western Australia"
    ],
    "pages": [
      "535–541"
    ],
    "title": [
      "L.: A probabilistic CMOS switch and its realization by exploiting noise"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Gill"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Journal of the Franklin Institute"
    ],
    "date": [
      "1962"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–19"
    ],
    "title": [
      "A.: Synthesis of probability transformers"
    ],
    "type": "article-journal",
    "volume": [
      "274"
    ]
  },
  {
    "author": [
      {
        "family": "Gill",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1963"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "110–121"
    ],
    "title": [
      "On a weight distribution problem, with application to the design of stochastic generators"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "203–206"
    ],
    "title": [
      "Sub-90 nm technologies: Challenges and opportunities for CAD"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2007",
      "2010"
    ],
    "title": [
      "ABC: A system for sequential synthesis and verification"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Nepal",
        "given": "K."
      },
      {
        "family": "Bahar",
        "given": "R."
      },
      {
        "family": "Mundy",
        "given": "J."
      },
      {
        "family": "Patterson",
        "given": "W."
      },
      {
        "family": "Zaslavsky",
        "given": "A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Anaheim, CA, USA"
    ],
    "pages": [
      "485–490"
    ],
    "title": [
      "Designing logic circuits for probabilistic computation in the presence of noise"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neumann",
        "given": "J.",
        "particle": "von"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Automata Studies"
    ],
    "date": [
      "1956"
    ],
    "editor": [
      {
        "family": "Shannon",
        "given": "C.E."
      },
      {
        "family": "McCarthy",
        "given": "J."
      }
    ],
    "location": [
      "Princeton, NJ"
    ],
    "pages": [
      "43–98"
    ],
    "publisher": [
      "Princeton University Press"
    ],
    "title": [
      "Probabilistic logics and the synthesis of reliable organisms from unreliable components"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Qian",
        "given": "W."
      },
      {
        "family": "Riedel",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA, USA"
    ],
    "pages": [
      "648–653"
    ],
    "title": [
      "The synthesis of robust polynomial arithmetic with stochastic logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilhelm",
        "given": "D."
      },
      {
        "family": "Bruck",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "International Symposium on Information Theory"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Toronto, ON, Canada"
    ],
    "pages": [
      "1388–1392"
    ],
    "title": [
      "Stochastic switching circuit synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2008"
    ],
    "genre": [
      "Dissertation,"
    ],
    "publisher": [
      "University of Michigan at Ann Arbor"
    ],
    "title": [
      "Design, analysis, and test of logic circuits under uncertainty"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Rabey",
        "given": "J.M."
      },
      {
        "family": "Chankrakasan",
        "given": "A."
      },
      {
        "family": "Nikolic",
        "given": "B."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "445–490"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "113–116"
    ],
    "title": [
      "Silicon nanoelectronics for the 21st century"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "literal": "Bahar, R.I., Lau, C., Hammerstrom, D., Marculescu, D., Harlow, J., Orailoglu, A., Joyner, W.H. Jr., Pedram, M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "25–33"
    ],
    "title": [
      "Architectures for silicon nanoelectronics and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Krishnaswamy",
        "given": "S."
      },
      {
        "family": "Viamontes",
        "given": "G.F."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "given": "Hayes"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of Design, Automation and Test in Europe (DATE"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "282–287"
    ],
    "title": [
      "J.P.: Accurate reliability evaluation and enhancement via probabilistic transfer matrices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Abdollahi",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of International Conference on Computer Aided Design (ICCAD"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Probabilistic decision diagrams for exact probabilistic analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mehta",
        "given": "H."
      },
      {
        "family": "Borah",
        "given": "M."
      },
      {
        "family": "Owens",
        "given": "R.M."
      },
      {
        "given": "Irwin"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the Design Automation Conference, (DAC"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "618–622"
    ],
    "title": [
      "M.J.: Accurate estimation of combinational circuit activity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhaduri",
        "given": "D."
      },
      {
        "family": "Shukla",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of 14th ACM Great Lakes Symposium VLSI"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "109–112"
    ],
    "title": [
      "NANOPRISM: A tool for evaluating granularity versus reliability trade-offs in nano architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Norman",
        "given": "G."
      },
      {
        "family": "Parker",
        "given": "D."
      },
      {
        "family": "Kwiatkowska",
        "given": "M."
      },
      {
        "family": "Shukla",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design Integrated Circuits System"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1629–1637"
    ],
    "title": [
      "Evaluating the reliability of NAND multiplexing with PRISM"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Bhaduri",
        "given": "D."
      },
      {
        "family": "Shukla",
        "given": "S.K."
      },
      {
        "family": "Graham",
        "given": "P.S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2447–2460"
    ],
    "title": [
      "Gokhale, M.B.: Reliability analysis of large circuits using scalable techniques and tools"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Sellers",
        "given": "F.F."
      },
      {
        "family": "Hsiao",
        "given": "M.Y."
      },
      {
        "given": "Bearnson"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1968"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "676–683"
    ],
    "title": [
      "L.W.: Analyzing errors with the boolean difference"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Akers",
        "given": "S.B.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "SIAM Journal on Applied Mathematics"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "487–498"
    ],
    "title": [
      "On the theory of Boolean functions"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Ku",
        "given": "C.T."
      },
      {
        "given": "Masson"
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1975"
    ],
    "pages": [
      "62–71"
    ],
    "title": [
      "G.M.: The Boolean difference and multiple fault analysis"
    ],
    "type": "article-journal",
    "volume": [
      "c-24"
    ]
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "S.R."
      },
      {
        "family": "Srimani",
        "given": "P.K."
      },
      {
        "given": "Dutta"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1976"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1447–1449"
    ],
    "title": [
      "C.R.: On multiple fault analysis in combinational circuits by means of boolean difference"
    ],
    "type": "article-journal",
    "volume": [
      "64"
    ]
  },
  {
    "author": [
      {
        "family": "Rejimon",
        "given": "T."
      },
      {
        "family": "Bhanja",
        "given": "S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of 18th International Conference on VLSI Design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "717–722"
    ],
    "title": [
      "An accurate probabilistic model for error detection"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ercolani",
        "given": "S."
      },
      {
        "family": "Favalli",
        "given": "M."
      },
      {
        "family": "Damiani",
        "given": "M."
      },
      {
        "family": "Olivo",
        "given": "P."
      },
      {
        "family": "Ricco",
        "given": "B."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "794–800"
    ],
    "title": [
      "Testability measures in pseudorandom testing"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Marculescu",
        "given": "R."
      },
      {
        "family": "Marculescu",
        "given": "D."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "73–83"
    ],
    "title": [
      "Probabilistic modeling of dependencies during switching activity analysis"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "K.P."
      },
      {
        "given": "McCluskey"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1975"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "668–670"
    ],
    "title": [
      "E.J.: Probabilistic treatment of general combinational networks"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "J."
      },
      {
        "family": "Gao",
        "given": "J.B."
      },
      {
        "family": "Jonker",
        "given": "P."
      },
      {
        "family": "Qi",
        "given": "Y."
      },
      {
        "given": "Fortes"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on Design and Test of Computers"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "22–24 328–339"
    ],
    "title": [
      "J.A.B.: Toward hardware-redundant faulttolerant logic for nanoelectronics"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sentovich",
        "given": "E.M."
      },
      {
        "family": "Singh",
        "given": "K.J."
      },
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Moon",
        "given": "C."
      },
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Stephan",
        "given": "P.R."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "SangiovanniVincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Technical Report,"
    ],
    "location": [
      "Berkeley"
    ],
    "title": [
      "SIS: A system for sequential circuit synthesis,“ U.C"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "L."
      },
      {
        "family": "Degalahal",
        "given": "V."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the international symposium on low power electronics and design ISPLD’04"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Soft error and energy consumption interactions: A data cache perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lent",
        "given": "C.S."
      },
      {
        "family": "Tougaw",
        "given": "P.D."
      },
      {
        "family": "Porod",
        "given": "W."
      },
      {
        "given": "Bernstein"
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "49–57"
    ],
    "title": [
      "G.H.: Quantum cellular automata"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Rejimon",
        "given": "T."
      },
      {
        "family": "Bhanja",
        "given": "S."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings NANO"
    ],
    "date": [
      "2006"
    ],
    "editor": [
      {
        "family": "Bollapalli",
        "given": "Sunil P.Khatri"
      },
      {
        "family": "Kish",
        "given": "Laszlo B."
      }
    ],
    "pages": [
      "47–50"
    ],
    "title": [
      "Probabilistic error model for unreliable nano-logic gates",
      "Chapter 20 Digital Logic Using Non-DC Signals Kalyana C"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "given": "Cao"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "J. Emerging Technol. Comput. System"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Y.: Predictive technology model for nano-CMOS design exploration"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "citation-number": [
      "2."
    ],
    "title": [
      "The International Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net/(2009)"
    ]
  },
  {
    "author": [
      {
        "family": "Cordero",
        "given": "V.H."
      },
      {
        "given": "Khatri"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Design Automation, and Test in Europe (DATE) Conference"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "985–990"
    ],
    "title": [
      "S.P.: Clock distribution scheme using coplanar transmission lines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karkala",
        "given": "V."
      },
      {
        "family": "Bollapalli",
        "given": "K.C."
      },
      {
        "family": "Garg",
        "given": "R."
      },
      {
        "given": "Khatri"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "International Conference on Computer Design"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "S.P.: A PLL design based on a standing wave resonant oscillator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Kish"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "144104"
    ],
    "title": [
      "L.B.: Thermal noise driven computing"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Kish",
        "given": "L.B."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Physics Letters A"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "911–918"
    ],
    "title": [
      "Noise-based logic: Binary, multi-valued, or fuzzy, with optional superposition of logic states"
    ],
    "type": "article-journal",
    "volume": [
      "373"
    ]
  },
  {
    "author": [
      {
        "family": "Kish",
        "given": "L.B."
      },
      {
        "family": "Khatri",
        "given": "S."
      },
      {
        "family": "Sethuraman",
        "given": "S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Physics Letters A"
    ],
    "date": [
      "2009",
      "2009"
    ],
    "doi": [
      "10.1016/j.physleta."
    ],
    "pages": [
      "1928–1934"
    ],
    "title": [
      "Noise-based logic hyperspace with the superposition of 2N states in a single wire"
    ],
    "type": "article-journal",
    "volume": [
      "373"
    ]
  },
  {
    "author": [
      {
        "given": "Meta-Software"
      }
    ],
    "citation-number": [
      "8."
    ],
    "location": [
      "Meta-Software, Campbell, CA"
    ],
    "title": [
      "I.: HSPICE user’s Manual"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "O’Mahony",
        "given": "F."
      },
      {
        "family": "Yue",
        "given": "P."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Wong",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "DAC ’03: Proceedings of the 40th Conference on Design automation"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "682–687"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Design of a 10 GHz clock distribution network using coupled standing-wave oscillators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Peper",
        "given": "F."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Japan, Catalog"
    ],
    "pages": [
      "23–26"
    ],
    "title": [
      "Noise-Driven Computation and Communication. The Society of Instrument and Control Engineers (SICE"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ueda",
        "given": "M."
      },
      {
        "family": "Ueda",
        "given": "M."
      },
      {
        "family": "Takagi",
        "given": "H."
      },
      {
        "family": "Sato",
        "given": "M."
      },
      {
        "family": "Yanagida",
        "given": "T."
      },
      {
        "family": "Yamashita",
        "given": "I."
      },
      {
        "family": "Setsune",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Physica"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "4475–4481"
    ],
    "title": [
      "Biologically-inspired stochastic vector matching for noise-robust information processing"
    ],
    "type": "article-journal",
    "volume": [
      "387"
    ]
  },
  {
    "author": [
      {
        "family": "Ginosar",
        "given": "R."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Vancouver, BC, Canada"
    ],
    "pages": [
      "89–96"
    ],
    "title": [
      "Fourteen ways to fool your synchronizer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Greenstreet",
        "given": "Mark R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Design (ICCD"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "pages": [
      "38–43"
    ],
    "title": [
      "Implementing a STARI chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Fairbanks",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Salt Lake City, UT, USA"
    ],
    "pages": [
      "46–53,"
    ],
    "title": [
      ":GasP: a minimal FIFO control"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Chapiro"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1984"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Stanford, CA"
    ],
    "publisher": [
      "Standford University"
    ],
    "title": [
      "D.M.: Globally asynchronous locally synchronous systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Yun",
        "given": "K.Y."
      },
      {
        "family": "Donohue",
        "given": "R."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Design (ICCD"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "pages": [
      "118–123,"
    ],
    "title": [
      "Pausible clocking: A first step toward heterogeneous system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bormann",
        "given": "D.B."
      },
      {
        "family": "Cheung",
        "given": "P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings International Conference Computer Design (ICCD"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "pages": [
      "307–314,"
    ],
    "title": [
      "Asynchronous wrapper for heterogeneous systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sjogren",
        "given": "A.E."
      },
      {
        "given": "Myers"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings International Symposium Advanced Research in VLSI"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Ann Arbor, MI, USA"
    ],
    "pages": [
      "47–61,"
    ],
    "title": [
      "C.J.: Interfacing synchronous and asynchronous modules within a high-speed pipeline"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muttersbach",
        "given": "J."
      },
      {
        "family": "Villiger",
        "given": "T."
      },
      {
        "family": "Fichtner",
        "given": "W."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Eilat, Israel"
    ],
    "pages": [
      "52–59,"
    ],
    "title": [
      "Practical design of globally-asynchronous locallysynchronous systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "S."
      },
      {
        "family": "Taylor",
        "given": "G."
      },
      {
        "family": "Mullins",
        "given": "R."
      },
      {
        "family": "Robinson",
        "given": "P."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Manchester, UK"
    ],
    "pages": [
      "69–75,"
    ],
    "title": [
      "Point to point GALS interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kessels",
        "given": "J."
      },
      {
        "family": "Peeters",
        "given": "A."
      },
      {
        "family": "Wielage",
        "given": "P."
      },
      {
        "given": "Kim"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Manchester, UK"
    ],
    "pages": [
      "59–68,"
    ],
    "title": [
      "S.-J.: Clock synchronization through handshaking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mekie",
        "given": "J."
      },
      {
        "family": "Chakraborty",
        "given": "S."
      },
      {
        "given": "Sharma"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the International Conference on VLSI Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Mumbai, India"
    ],
    "pages": [
      "559–564,"
    ],
    "title": [
      "D.K.: Evaluation of pausible clocking for interfacing high speed IP cores in GALS framework"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dobkin",
        "given": "R."
      },
      {
        "family": "Ginosar",
        "given": "R."
      },
      {
        "family": "Sotirou",
        "given": "C.P."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Crete, Greece"
    ],
    "pages": [
      "170–179,"
    ],
    "title": [
      "Data synchronization issues in GALS SoCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beigne",
        "given": "E."
      },
      {
        "family": "Clermidy",
        "given": "F."
      },
      {
        "family": "Miermont",
        "given": "S."
      },
      {
        "family": "Vivet",
        "given": "P."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the International Symposium Networks-on-Chip (NoC"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Newcastle upon Tyne, UK"
    ],
    "pages": [
      "129–138,"
    ],
    "title": [
      "Dynamic voltage and frequency scaling architecture for units integration within a GALS NoC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muttersbach",
        "given": "J."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "ETH Zurich"
    ],
    "title": [
      "Globally asynchronous locally synchronous architecture for VLSI systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Villiger",
        "given": "T."
      },
      {
        "family": "Kaslin",
        "given": "H."
      },
      {
        "family": "Gurkaynak",
        "given": "F.K."
      },
      {
        "family": "Oetiker",
        "given": "S."
      },
      {
        "family": "Fichter",
        "given": "W."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Vancouver, B.C., Canada"
    ],
    "pages": [
      "141–150,"
    ],
    "title": [
      "Self-time ring for globallyasynchronous locally-synchronous systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "S.W."
      },
      {
        "family": "Taylor",
        "given": "G.S."
      },
      {
        "family": "Cunningham",
        "given": "P.A."
      },
      {
        "family": "Mullins",
        "given": "R.D."
      },
      {
        "family": "Robinson",
        "given": "P."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Design (ICCD"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "pages": [
      "73–78,"
    ],
    "title": [
      "Self-calibrating clocks for globally asynchronous locally synchronous systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dobkin",
        "given": "Rostislav"
      },
      {
        "family": "Ran Ginosar",
        "given": "C.P.Sotiriou"
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Transaction on VLSI Systems"
    ],
    "date": [
      "2006"
    ],
    "note": [
      "Volume: 14 Issue:"
    ],
    "pages": [
      "1063–1074,"
    ],
    "title": [
      "High rate data synchronization in GALS SoCs"
    ],
    "type": "chapter",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Bormann",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Electronic Notes in Theoretical Computer Science"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "ue 2"
    ],
    "pages": [
      "29–40,"
    ],
    "title": [
      "GALS test chip on 130 nm process"
    ],
    "type": "article-journal",
    "volume": [
      "146"
    ]
  },
  {
    "author": [
      {
        "family": "Gurkaynak",
        "given": "F."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2006"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "ETH Zurich"
    ],
    "title": [
      "K.: GALS system design – side channel attach secure cryptographic accelerator"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Kinniment",
        "given": "D.J."
      },
      {
        "family": "Bystrov",
        "given": "A."
      },
      {
        "family": "Yakovlev",
        "given": "A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "ue 2"
    ],
    "pages": [
      "202–209,"
    ],
    "title": [
      "Synchronization circuit performance"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Cortadella",
        "given": "J."
      },
      {
        "family": "Kishinevsky",
        "given": "M."
      },
      {
        "family": "Kondratyev",
        "given": "A."
      },
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Yakovlev",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEICE Transaction on Information and Systems"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "315–325,"
    ],
    "title": [
      "Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers"
    ],
    "type": "article-journal",
    "volume": [
      "80"
    ]
  }
]
