# SPDX.-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/reset/renesas,rzv2h-usbphy-ctrl.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Renesas RZ/V2H USBPHY Control

maintainers:
  - Biju Das <biju.das.jz@bp.renesas.com>

description:
  The RZ/V2H USBPHY Control mainly controls reset and power down of the
  USB/PHY.

properties:
  compatible:
    items:
      - enum:
          - renesas,r9a09g057-usbphy-ctrl # RZ/V2H
          - renesas,r9a09g056-usbphy-ctrl # RZ/V2N
      - const: renesas,rzv2h-usbphy-ctrl

  reg:
    maxItems: 1

  clocks:
    maxItems: 1

  resets:
    maxItems: 1

  power-domains:
    maxItems: 1

  '#reset-cells':
    const: 1
    description: |
      The phandle's argument in the reset specifier is the PHY reset associated
      with the USB port.
      0 = Port 1 Phy reset
      1 = Port 2 Phy reset

required:
  - compatible
  - reg
  - clocks
  - resets
  - power-domains
  - '#reset-cells'

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/r9a09g057-cpg.h>

    usb20phyrst: usb20phy-ctrl@15830000 {
        compatible = "renesas,r9a09g057-usbphy-ctrl",
                     "renesas,rzv2h-usbphy-ctrl";
	reg = <0 0x15830000 0 0x10000>;
	clocks = <&cpg CPG_MOD R9A09G057_USB2_PCLK_USBTST0>;
	resets = <&cpg R9A09G057_USB2_PRESETN>;
	power-domains = <&cpg>;
	#reset-cells = <1>;
    };

    usb21phyrst: usb21phy-ctrl@15840000 {
	compatible = "renesas,r9a09g057-usbphy-ctrl",
		     "renesas,rzv2h-usbphy-ctrl";
	reg = <0 0x15840000 0 0x10000>;
	clocks = <&cpg CPG_MOD R9A09G057_USB2_PCLK_USBTST1>;
	resets = <&cpg R9A09G057_USB2_PRESETN>;
	power-domains = <&cpg>;
	#reset-cells = <1>;
    };
