//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 32

	// .globl	_Z22lanczos_interpolation2PKffifS0_i
// _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218524_34_non_const_lanczos_window2 has been demoted
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .func  (.param .b32 func_retval0) _Z22lanczos_interpolation2PKffifS0_i(
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_0,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_1,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_2,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_3,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_4,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_5
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<27>;
	.reg .b32 	%r<21>;


	ld.param.u32 	%r8, [_Z22lanczos_interpolation2PKffifS0_i_param_0];
	ld.param.f32 	%f6, [_Z22lanczos_interpolation2PKffifS0_i_param_1];
	ld.param.u32 	%r11, [_Z22lanczos_interpolation2PKffifS0_i_param_2];
	ld.param.f32 	%f7, [_Z22lanczos_interpolation2PKffifS0_i_param_3];
	ld.param.u32 	%r9, [_Z22lanczos_interpolation2PKffifS0_i_param_4];
	ld.param.u32 	%r10, [_Z22lanczos_interpolation2PKffifS0_i_param_5];
	cvt.rzi.s32.f32	%r12, %f6;
	cvt.rn.f32.s32	%f9, %r12;
	sub.f32 	%f10, %f9, %f7;
	add.f32 	%f11, %f10, 0f3F800000;
	cvt.rzi.s32.f32	%r20, %f11;
	add.f32 	%f12, %f9, %f7;
	cvt.rzi.s32.f32	%r2, %f12;
	setp.lt.s32	%p1, %r20, 0;
	add.s32 	%r13, %r11, -1;
	setp.ge.s32	%p2, %r2, %r13;
	or.pred  	%p3, %p1, %p2;
	setp.gt.s32	%p4, %r20, %r2;
	or.pred  	%p5, %p3, %p4;
	mov.f32 	%f26, 0f00000000;
	@%p5 bra 	BB0_3;

	add.f32 	%f1, %f7, %f7;
	add.s32 	%r14, %r10, -1;
	cvt.rn.f32.s32	%f2, %r14;
	shl.b32 	%r15, %r20, 2;
	add.s32 	%r19, %r8, %r15;
	mov.f32 	%f26, 0f00000000;

BB0_2:
	mov.u32 	%r5, %r20;
	cvt.rn.f32.s32	%f14, %r5;
	sub.f32 	%f15, %f6, %f14;
	add.f32 	%f16, %f15, %f7;
	div.rn.f32 	%f17, %f16, %f1;
	mul.f32 	%f18, %f2, %f17;
	cvt.rzi.s32.f32	%r16, %f18;
	shl.b32 	%r17, %r16, 2;
	add.s32 	%r18, %r9, %r17;
	cvt.rn.f32.s32	%f19, %r16;
	sub.f32 	%f20, %f18, %f19;
	ld.f32 	%f21, [%r18+4];
	ld.f32 	%f22, [%r18];
	sub.f32 	%f23, %f21, %f22;
	fma.rn.f32 	%f24, %f20, %f23, %f22;
	ld.f32 	%f25, [%r19];
	fma.rn.f32 	%f26, %f25, %f24, %f26;
	add.s32 	%r20, %r5, 1;
	add.s32 	%r19, %r19, 4;
	setp.lt.s32	%p6, %r5, %r2;
	@%p6 bra 	BB0_2;

BB0_3:
	st.param.f32	[func_retval0+0], %f26;
	ret;
}

	// .globl	_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f
.visible .entry _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f(
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_0,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_1,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_2,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_3,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_4,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_5,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_6,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_7,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_8,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_9,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_10,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_11,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_12,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_13,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_14,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_15,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_16,
	.param .u32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_17,
	.param .f32 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_18
)
{
	.local .align 4 .b8 	__local_depot1[28];
	.reg .b32 	%SP;
	.reg .b32 	%SPL;
	.reg .pred 	%p<54>;
	.reg .f32 	%f<279>;
	.reg .b32 	%r<376>;
	.reg .f64 	%fd<8>;
	// demoted variable
	.shared .align 4 .b8 _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218524_34_non_const_lanczos_window2[4004];

	mov.u32 	%r375, __local_depot1;
	cvta.local.u32 	%SP, %r375;
	ld.param.u32 	%r118, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_0];
	ld.param.u32 	%r119, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_1];
	ld.param.u32 	%r120, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_2];
	ld.param.u32 	%r121, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_3];
	ld.param.u32 	%r122, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_4];
	ld.param.u32 	%r123, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_5];
	ld.param.u32 	%r124, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_6];
	ld.param.u32 	%r125, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_7];
	ld.param.u32 	%r126, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_8];
	ld.param.u32 	%r127, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_9];
	ld.param.u32 	%r128, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_10];
	ld.param.u32 	%r129, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_11];
	ld.param.u32 	%r130, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_12];
	ld.param.u32 	%r131, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_13];
	ld.param.u32 	%r132, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_14];
	ld.param.u32 	%r133, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_15];
	ld.param.u32 	%r134, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_16];
	ld.param.u32 	%r135, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_17];
	ld.param.f32 	%f75, [_Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f_param_18];
	mov.u32 	%r338, %tid.x;
	setp.gt.s32	%p3, %r338, 1000;
	@%p3 bra 	BB1_52;

	mov.f32 	%f76, 0f3F800000;
	abs.f32 	%f77, %f76;
	sub.f32 	%f78, %f76, %f77;
	mul.f32 	%f79, %f78, 0f3F000000;
	sqrt.rn.f32 	%f80, %f79;
	setp.gt.f32	%p4, %f77, 0f3F11EB85;
	selp.f32	%f81, %f80, %f77, %p4;
	mul.f32 	%f82, %f81, %f81;
	mov.f32 	%f83, 0f3C94D2E9;
	mov.f32 	%f84, 0f3D53F941;
	fma.rn.f32 	%f85, %f84, %f82, %f83;
	mov.f32 	%f86, 0f3D3F841F;
	fma.rn.f32 	%f87, %f85, %f82, %f86;
	mov.f32 	%f88, 0f3D994929;
	fma.rn.f32 	%f89, %f87, %f82, %f88;
	mov.f32 	%f90, 0f3E2AAB94;
	fma.rn.f32 	%f91, %f89, %f82, %f90;
	mul.f32 	%f92, %f82, %f91;
	fma.rn.f32 	%f93, %f92, %f81, %f81;
	mov.f32 	%f94, 0f3FC90FDB;
	mov.f32 	%f95, 0fC0000000;
	fma.rn.f32 	%f96, %f95, %f93, %f94;
	selp.f32	%f97, %f96, %f93, %p4;
	add.f32 	%f1, %f97, %f97;

BB1_2:
	cvt.rn.f64.s32	%fd1, %r338;
	add.f64 	%fd2, %fd1, %fd1;
	cvt.f64.f32	%fd3, %f75;
	mul.f64 	%fd4, %fd3, %fd2;
	div.rn.f64 	%fd5, %fd4, 0d408F400000000000;
	sub.f64 	%fd6, %fd5, %fd3;
	cvt.rn.f32.f64	%f2, %fd6;
	abs.f32 	%f3, %f2;
	setp.gt.f32	%p5, %f3, %f75;
	@%p5 bra 	BB1_50;
	bra.uni 	BB1_3;

BB1_50:
	shl.b32 	%r245, %r338, 2;
	mov.u32 	%r246, _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218524_34_non_const_lanczos_window2;
	add.s32 	%r247, %r246, %r245;
	mov.u32 	%r248, 0;
	st.shared.u32 	[%r247], %r248;
	bra.uni 	BB1_51;

BB1_3:
	cvt.f64.f32	%fd7, %f3;
	setp.lt.f64	%p6, %fd7, 0d3E7AD7F29ABCAF48;
	@%p6 bra 	BB1_49;
	bra.uni 	BB1_4;

BB1_49:
	shl.b32 	%r241, %r338, 2;
	mov.u32 	%r242, _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218524_34_non_const_lanczos_window2;
	add.s32 	%r243, %r242, %r241;
	mov.u32 	%r244, 1065353216;
	st.shared.u32 	[%r243], %r244;
	bra.uni 	BB1_51;

BB1_4:
	mul.f32 	%f4, %f1, %f2;
	div.rn.f32 	%f235, %f4, %f75;
	abs.f32 	%f98, %f235;
	setp.neu.f32	%p7, %f98, 0f7F800000;
	@%p7 bra 	BB1_6;

	mov.f32 	%f99, 0f00000000;
	mul.rn.f32 	%f235, %f235, %f99;

BB1_6:
	mul.f32 	%f100, %f235, 0f3F22F983;
	cvt.rni.s32.f32	%r350, %f100;
	cvt.rn.f32.s32	%f101, %r350;
	neg.f32 	%f102, %f101;
	mov.f32 	%f103, 0f3FC90FDA;
	fma.rn.f32 	%f104, %f102, %f103, %f235;
	mov.f32 	%f105, 0f33A22168;
	fma.rn.f32 	%f106, %f102, %f105, %f104;
	mov.f32 	%f107, 0f27C234C5;
	fma.rn.f32 	%f236, %f102, %f107, %f106;
	abs.f32 	%f108, %f235;
	setp.leu.f32	%p8, %f108, 0f47CE4780;
	@%p8 bra 	BB1_16;

	mov.b32 	 %r4, %f235;
	shr.u32 	%r5, %r4, 23;
	bfe.u32 	%r139, %r4, 23, 8;
	add.s32 	%r140, %r139, -128;
	shl.b32 	%r141, %r4, 8;
	or.b32  	%r6, %r141, -2147483648;
	shr.u32 	%r7, %r140, 5;
	add.u32 	%r142, %SP, 0;
	cvta.to.local.u32 	%r341, %r142;
	mov.u32 	%r342, 0;
	mov.u32 	%r340, 6;
	mov.u32 	%r339, __cudart_i2opi_f;

BB1_8:
	.pragma "nounroll";
	ld.const.u32 	%r145, [%r339];
	// inline asm
	{
	mad.lo.cc.u32   %r143, %r145, %r6, %r342;
	madc.hi.u32     %r342, %r145, %r6,  0;
	}
	// inline asm
	st.local.u32 	[%r341], %r143;
	add.s32 	%r341, %r341, 4;
	add.s32 	%r339, %r339, 4;
	add.s32 	%r340, %r340, -1;
	setp.ne.s32	%p9, %r340, 0;
	@%p9 bra 	BB1_8;

	and.b32  	%r17, %r4, -2147483648;
	cvta.to.local.u32 	%r149, %r142;
	mov.u32 	%r150, 4;
	sub.s32 	%r151, %r150, %r7;
	shl.b32 	%r152, %r151, 2;
	add.s32 	%r153, %r152, %r149;
	st.local.u32 	[%r149+24], %r342;
	ld.local.u32 	%r343, [%r153+8];
	ld.local.u32 	%r344, [%r153+4];
	and.b32  	%r21, %r5, 31;
	setp.eq.s32	%p10, %r21, 0;
	@%p10 bra 	BB1_11;

	mov.u32 	%r154, 32;
	sub.s32 	%r155, %r154, %r21;
	shr.u32 	%r156, %r344, %r155;
	shl.b32 	%r157, %r343, %r21;
	add.s32 	%r343, %r156, %r157;
	add.s32 	%r336, %r153, 8;
	ld.local.u32 	%r158, [%r336+-8];
	shr.u32 	%r159, %r158, %r155;
	shl.b32 	%r160, %r344, %r21;
	add.s32 	%r344, %r159, %r160;

BB1_11:
	shr.u32 	%r161, %r344, 30;
	shl.b32 	%r162, %r343, 2;
	add.s32 	%r345, %r161, %r162;
	shl.b32 	%r27, %r344, 2;
	shr.u32 	%r163, %r345, 31;
	shr.u32 	%r164, %r343, 30;
	add.s32 	%r28, %r163, %r164;
	setp.eq.s32	%p11, %r163, 0;
	mov.u32 	%r346, %r17;
	mov.u32 	%r347, %r27;
	@%p11 bra 	BB1_13;

	not.b32 	%r165, %r345;
	neg.s32 	%r29, %r27;
	setp.eq.s32	%p12, %r27, 0;
	selp.u32	%r166, 1, 0, %p12;
	add.s32 	%r345, %r166, %r165;
	xor.b32  	%r31, %r17, -2147483648;
	mov.u32 	%r346, %r31;
	mov.u32 	%r347, %r29;

BB1_13:
	mov.u32 	%r33, %r346;
	neg.s32 	%r167, %r28;
	setp.eq.s32	%p13, %r17, 0;
	selp.b32	%r350, %r28, %r167, %p13;
	clz.b32 	%r349, %r345;
	setp.eq.s32	%p14, %r349, 0;
	shl.b32 	%r168, %r345, %r349;
	mov.u32 	%r169, 32;
	sub.s32 	%r170, %r169, %r349;
	shr.u32 	%r171, %r347, %r170;
	add.s32 	%r172, %r171, %r168;
	selp.b32	%r37, %r345, %r172, %p14;
	mov.u32 	%r173, -921707870;
	mul.hi.u32 	%r348, %r37, %r173;
	setp.lt.s32	%p15, %r348, 1;
	@%p15 bra 	BB1_15;

	mul.lo.s32 	%r174, %r37, -921707870;
	shr.u32 	%r175, %r174, 31;
	shl.b32 	%r176, %r348, 1;
	add.s32 	%r348, %r175, %r176;
	add.s32 	%r349, %r349, 1;

BB1_15:
	mov.u32 	%r177, 126;
	sub.s32 	%r178, %r177, %r349;
	shl.b32 	%r179, %r178, 23;
	add.s32 	%r180, %r348, 1;
	shr.u32 	%r181, %r180, 7;
	add.s32 	%r182, %r181, 1;
	shr.u32 	%r183, %r182, 1;
	add.s32 	%r184, %r183, %r179;
	or.b32  	%r185, %r184, %r33;
	mov.b32 	 %f236, %r185;

BB1_16:
	mul.rn.f32 	%f11, %f236, %f236;
	and.b32  	%r44, %r350, 1;
	setp.eq.s32	%p16, %r44, 0;
	@%p16 bra 	BB1_18;
	bra.uni 	BB1_17;

BB1_18:
	mov.f32 	%f111, 0f3C08839E;
	mov.f32 	%f112, 0fB94CA1F9;
	fma.rn.f32 	%f237, %f112, %f11, %f111;
	bra.uni 	BB1_19;

BB1_17:
	mov.f32 	%f109, 0fBAB6061A;
	mov.f32 	%f110, 0f37CCF5CE;
	fma.rn.f32 	%f237, %f110, %f11, %f109;

BB1_19:
	@%p16 bra 	BB1_21;
	bra.uni 	BB1_20;

BB1_21:
	mov.f32 	%f116, 0fBE2AAAA3;
	fma.rn.f32 	%f117, %f237, %f11, %f116;
	mov.f32 	%f118, 0f00000000;
	fma.rn.f32 	%f238, %f117, %f11, %f118;
	bra.uni 	BB1_22;

BB1_20:
	mov.f32 	%f113, 0f3D2AAAA5;
	fma.rn.f32 	%f114, %f237, %f11, %f113;
	mov.f32 	%f115, 0fBF000000;
	fma.rn.f32 	%f238, %f114, %f11, %f115;

BB1_22:
	fma.rn.f32 	%f239, %f238, %f236, %f236;
	@%p16 bra 	BB1_24;

	fma.rn.f32 	%f239, %f238, %f11, %f76;

BB1_24:
	and.b32  	%r186, %r350, 2;
	setp.eq.s32	%p19, %r186, 0;
	@%p19 bra 	BB1_26;

	mov.f32 	%f120, 0f00000000;
	mov.f32 	%f121, 0fBF800000;
	fma.rn.f32 	%f239, %f239, %f121, %f120;

BB1_26:
	abs.f32 	%f122, %f4;
	setp.neu.f32	%p20, %f122, 0f7F800000;
	mov.f32 	%f240, %f4;
	@%p20 bra 	BB1_28;

	mov.f32 	%f123, 0f00000000;
	mul.rn.f32 	%f23, %f4, %f123;
	mov.f32 	%f240, %f23;

BB1_28:
	mov.f32 	%f24, %f240;
	mul.f32 	%f124, %f24, 0f3F22F983;
	cvt.rni.s32.f32	%r362, %f124;
	cvt.rn.f32.s32	%f125, %r362;
	neg.f32 	%f126, %f125;
	fma.rn.f32 	%f128, %f126, %f103, %f24;
	fma.rn.f32 	%f130, %f126, %f105, %f128;
	fma.rn.f32 	%f241, %f126, %f107, %f130;
	abs.f32 	%f132, %f24;
	setp.leu.f32	%p21, %f132, 0f47CE4780;
	@%p21 bra 	BB1_38;

	mov.b32 	 %r46, %f24;
	shr.u32 	%r47, %r46, 23;
	bfe.u32 	%r190, %r46, 23, 8;
	add.s32 	%r191, %r190, -128;
	shl.b32 	%r192, %r46, 8;
	or.b32  	%r48, %r192, -2147483648;
	shr.u32 	%r49, %r191, 5;
	add.u32 	%r193, %SP, 0;
	cvta.to.local.u32 	%r353, %r193;
	mov.u32 	%r354, 0;
	mov.u32 	%r352, 6;
	mov.u32 	%r351, __cudart_i2opi_f;

BB1_30:
	.pragma "nounroll";
	ld.const.u32 	%r196, [%r351];
	// inline asm
	{
	mad.lo.cc.u32   %r194, %r196, %r48, %r354;
	madc.hi.u32     %r354, %r196, %r48,  0;
	}
	// inline asm
	st.local.u32 	[%r353], %r194;
	add.s32 	%r353, %r353, 4;
	add.s32 	%r351, %r351, 4;
	add.s32 	%r352, %r352, -1;
	setp.ne.s32	%p22, %r352, 0;
	@%p22 bra 	BB1_30;

	and.b32  	%r59, %r46, -2147483648;
	cvta.to.local.u32 	%r200, %r193;
	mov.u32 	%r201, 4;
	sub.s32 	%r202, %r201, %r49;
	shl.b32 	%r203, %r202, 2;
	add.s32 	%r204, %r203, %r200;
	st.local.u32 	[%r200+24], %r354;
	ld.local.u32 	%r355, [%r204+8];
	ld.local.u32 	%r356, [%r204+4];
	and.b32  	%r63, %r47, 31;
	setp.eq.s32	%p23, %r63, 0;
	@%p23 bra 	BB1_33;

	mov.u32 	%r205, 32;
	sub.s32 	%r206, %r205, %r63;
	shr.u32 	%r207, %r356, %r206;
	shl.b32 	%r208, %r355, %r63;
	add.s32 	%r355, %r207, %r208;
	add.s32 	%r337, %r204, 8;
	ld.local.u32 	%r209, [%r337+-8];
	shr.u32 	%r210, %r209, %r206;
	shl.b32 	%r211, %r356, %r63;
	add.s32 	%r356, %r210, %r211;

BB1_33:
	shr.u32 	%r212, %r356, 30;
	shl.b32 	%r213, %r355, 2;
	add.s32 	%r357, %r212, %r213;
	shl.b32 	%r69, %r356, 2;
	shr.u32 	%r214, %r357, 31;
	shr.u32 	%r215, %r355, 30;
	add.s32 	%r70, %r214, %r215;
	setp.eq.s32	%p24, %r214, 0;
	mov.u32 	%r358, %r59;
	mov.u32 	%r359, %r69;
	@%p24 bra 	BB1_35;

	not.b32 	%r216, %r357;
	neg.s32 	%r71, %r69;
	setp.eq.s32	%p25, %r69, 0;
	selp.u32	%r217, 1, 0, %p25;
	add.s32 	%r357, %r217, %r216;
	xor.b32  	%r73, %r59, -2147483648;
	mov.u32 	%r358, %r73;
	mov.u32 	%r359, %r71;

BB1_35:
	mov.u32 	%r75, %r358;
	neg.s32 	%r218, %r70;
	setp.eq.s32	%p26, %r59, 0;
	selp.b32	%r362, %r70, %r218, %p26;
	clz.b32 	%r361, %r357;
	setp.eq.s32	%p27, %r361, 0;
	shl.b32 	%r219, %r357, %r361;
	mov.u32 	%r220, 32;
	sub.s32 	%r221, %r220, %r361;
	shr.u32 	%r222, %r359, %r221;
	add.s32 	%r223, %r222, %r219;
	selp.b32	%r79, %r357, %r223, %p27;
	mov.u32 	%r224, -921707870;
	mul.hi.u32 	%r360, %r79, %r224;
	setp.lt.s32	%p28, %r360, 1;
	@%p28 bra 	BB1_37;

	mul.lo.s32 	%r225, %r79, -921707870;
	shr.u32 	%r226, %r225, 31;
	shl.b32 	%r227, %r360, 1;
	add.s32 	%r360, %r226, %r227;
	add.s32 	%r361, %r361, 1;

BB1_37:
	mov.u32 	%r228, 126;
	sub.s32 	%r229, %r228, %r361;
	shl.b32 	%r230, %r229, 23;
	add.s32 	%r231, %r360, 1;
	shr.u32 	%r232, %r231, 7;
	add.s32 	%r233, %r232, 1;
	shr.u32 	%r234, %r233, 1;
	add.s32 	%r235, %r234, %r230;
	or.b32  	%r236, %r235, %r75;
	mov.b32 	 %f241, %r236;

BB1_38:
	mul.rn.f32 	%f28, %f241, %f241;
	and.b32  	%r86, %r362, 1;
	setp.eq.s32	%p29, %r86, 0;
	@%p29 bra 	BB1_40;
	bra.uni 	BB1_39;

BB1_40:
	mov.f32 	%f135, 0f3C08839E;
	mov.f32 	%f136, 0fB94CA1F9;
	fma.rn.f32 	%f242, %f136, %f28, %f135;
	bra.uni 	BB1_41;

BB1_39:
	mov.f32 	%f133, 0fBAB6061A;
	mov.f32 	%f134, 0f37CCF5CE;
	fma.rn.f32 	%f242, %f134, %f28, %f133;

BB1_41:
	@%p29 bra 	BB1_43;
	bra.uni 	BB1_42;

BB1_43:
	mov.f32 	%f140, 0fBE2AAAA3;
	fma.rn.f32 	%f141, %f242, %f28, %f140;
	mov.f32 	%f142, 0f00000000;
	fma.rn.f32 	%f243, %f141, %f28, %f142;
	bra.uni 	BB1_44;

BB1_42:
	mov.f32 	%f137, 0f3D2AAAA5;
	fma.rn.f32 	%f138, %f242, %f28, %f137;
	mov.f32 	%f139, 0fBF000000;
	fma.rn.f32 	%f243, %f138, %f28, %f139;

BB1_44:
	fma.rn.f32 	%f244, %f243, %f241, %f241;
	@%p29 bra 	BB1_46;

	fma.rn.f32 	%f244, %f243, %f28, %f76;

BB1_46:
	and.b32  	%r237, %r362, 2;
	setp.eq.s32	%p32, %r237, 0;
	@%p32 bra 	BB1_48;

	mov.f32 	%f144, 0f00000000;
	mov.f32 	%f145, 0fBF800000;
	fma.rn.f32 	%f244, %f244, %f145, %f144;

BB1_48:
	mul.f32 	%f146, %f239, %f75;
	mul.f32 	%f147, %f4, %f4;
	mul.f32 	%f148, %f146, %f244;
	div.rn.f32 	%f149, %f148, %f147;
	shl.b32 	%r238, %r338, 2;
	mov.u32 	%r239, _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218524_34_non_const_lanczos_window2;
	add.s32 	%r240, %r239, %r238;
	st.shared.f32 	[%r240], %f149;

BB1_51:
	mov.u32 	%r249, %ntid.x;
	add.s32 	%r338, %r249, %r338;
	setp.lt.s32	%p33, %r338, 1001;
	@%p33 bra 	BB1_2;

BB1_52:
	mov.u32 	%r88, %ntid.x;
	bar.sync 	0;
	mov.u32 	%r250, %ctaid.x;
	mov.u32 	%r251, %tid.x;
	mad.lo.s32 	%r363, %r88, %r250, %r251;
	setp.ge.s32	%p34, %r363, %r129;
	@%p34 bra 	BB1_75;

	add.f32 	%f40, %f75, %f75;
	cvta.to.global.u32 	%r254, %r124;
	cvta.to.global.u32 	%r259, %r125;
	mul.lo.s32 	%r263, %r131, %r130;
	mul.lo.s32 	%r264, %r263, %r132;
	cvta.to.global.u32 	%r267, %r126;
	cvta.to.global.u32 	%r270, %r127;
	cvta.to.global.u32 	%r275, %r133;
	cvta.to.global.u32 	%r277, %r134;
	cvta.to.global.u32 	%r279, %r135;
	cvta.to.global.u32 	%r329, %r118;
	cvta.to.global.u32 	%r332, %r119;

BB1_54:
	cvta.to.global.u32 	%r253, %r128;
	ld.global.f32 	%f41, [%r253];
	ld.global.f32 	%f154, [%r253+4];
	sub.f32 	%f155, %f154, %f41;
	rcp.rn.f32 	%f42, %f155;
	mov.f32 	%f275, 0f00000000;
	mov.f32 	%f265, %f275;
	mov.f32 	%f278, %f275;
	mov.f32 	%f268, %f275;
	mov.u32 	%r364, 0;
	setp.lt.s32	%p35, %r121, 1;
	@%p35 bra 	BB1_74;

BB1_55:
	mov.f32 	%f271, %f278;
	mov.f32 	%f44, %f271;
	mov.f32 	%f261, %f268;
	mov.f32 	%f43, %f261;
	shl.b32 	%r255, %r364, 2;
	add.s32 	%r256, %r254, %r255;
	ld.global.u32 	%r257, [%r256];
	add.s32 	%r258, %r257, -1;
	add.s32 	%r260, %r259, %r255;
	ld.global.u32 	%r261, [%r260];
	add.s32 	%r262, %r261, -1;
	mad.lo.s32 	%r265, %r264, %r258, %r363;
	mad.lo.s32 	%r266, %r264, %r262, %r363;
	shl.b32 	%r268, %r265, 2;
	add.s32 	%r269, %r267, %r268;
	shl.b32 	%r271, %r266, 2;
	add.s32 	%r272, %r270, %r271;
	ld.global.f32 	%f156, [%r272];
	ld.global.f32 	%f157, [%r269];
	add.f32 	%f45, %f157, %f156;
	add.s32 	%r273, %r267, %r271;
	add.s32 	%r274, %r270, %r268;
	ld.global.f32 	%f158, [%r274];
	ld.global.f32 	%f159, [%r273];
	add.f32 	%f46, %f159, %f158;
	add.s32 	%r276, %r275, %r268;
	add.s32 	%r278, %r277, %r271;
	ld.global.f32 	%f160, [%r278];
	ld.global.f32 	%f161, [%r276];
	mul.f32 	%f162, %f161, %f160;
	add.s32 	%r280, %r279, %r255;
	ld.global.f32 	%f163, [%r280];
	mul.f32 	%f164, %f162, %f163;
	mul.f32 	%f47, %f164, 0f3F000000;
	add.s32 	%r281, %r275, %r271;
	add.s32 	%r282, %r277, %r268;
	ld.global.f32 	%f165, [%r282];
	ld.global.f32 	%f166, [%r281];
	mul.f32 	%f167, %f166, %f165;
	mul.f32 	%f48, %f167, %f163;
	sub.f32 	%f49, %f45, %f41;
	sub.f32 	%f50, %f46, %f41;
	setp.lt.f32	%p36, %f49, 0f00000000;
	mov.f32 	%f266, %f43;
	mov.f32 	%f276, %f44;
	@%p36 bra 	BB1_64;

	shl.b32 	%r284, %r120, 2;
	add.s32 	%r285, %r284, %r253;
	ld.global.f32 	%f168, [%r285+-4];
	setp.gt.f32	%p37, %f45, %f168;
	mov.f32 	%f262, %f43;
	mov.f32 	%f266, %f262;
	mov.f32 	%f272, %f44;
	mov.f32 	%f276, %f272;
	@%p37 bra 	BB1_64;

	mul.f32 	%f51, %f42, %f49;
	cvt.rzi.s32.f32	%r286, %f51;
	cvt.rn.f32.s32	%f170, %r286;
	sub.f32 	%f171, %f170, %f75;
	add.f32 	%f172, %f171, 0f3F800000;
	cvt.rzi.s32.f32	%r92, %f172;
	add.f32 	%f173, %f170, %f75;
	cvt.rzi.s32.f32	%r93, %f173;
	setp.lt.s32	%p38, %r92, 0;
	add.s32 	%r287, %r120, -1;
	setp.ge.s32	%p39, %r93, %r287;
	or.pred  	%p40, %p38, %p39;
	setp.gt.s32	%p41, %r92, %r93;
	or.pred  	%p1, %p40, %p41;
	mov.f32 	%f169, 0f00000000;
	mov.f32 	%f250, %f169;
	@%p1 bra 	BB1_60;

	cvta.to.global.u32 	%r288, %r122;
	mul.lo.s32 	%r289, %r120, %r364;
	shl.b32 	%r290, %r289, 2;
	add.s32 	%r291, %r288, %r290;
	shl.b32 	%r292, %r92, 2;
	add.s32 	%r365, %r291, %r292;
	mov.f32 	%f251, 0f00000000;
	mov.u32 	%r369, %r92;

BB1_59:
	mov.u32 	%r96, %r369;
	cvt.rn.f32.s32	%f175, %r96;
	sub.f32 	%f176, %f51, %f175;
	add.f32 	%f177, %f176, %f75;
	div.rn.f32 	%f178, %f177, %f40;
	mul.f32 	%f179, %f178, 0f447A0000;
	cvt.rzi.s32.f32	%r293, %f179;
	shl.b32 	%r294, %r293, 2;
	mov.u32 	%r295, _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218524_34_non_const_lanczos_window2;
	add.s32 	%r296, %r295, %r294;
	cvt.rn.f32.s32	%f180, %r293;
	sub.f32 	%f181, %f179, %f180;
	ld.shared.f32 	%f182, [%r296+4];
	ld.shared.f32 	%f183, [%r296];
	sub.f32 	%f184, %f182, %f183;
	fma.rn.f32 	%f185, %f181, %f184, %f183;
	ld.global.f32 	%f186, [%r365];
	fma.rn.f32 	%f251, %f186, %f185, %f251;
	add.s32 	%r97, %r96, 1;
	add.s32 	%r365, %r365, 4;
	setp.lt.s32	%p42, %r96, %r93;
	mov.u32 	%r369, %r97;
	mov.f32 	%f245, %f251;
	mov.f32 	%f250, %f245;
	@%p42 bra 	BB1_59;

BB1_60:
	mov.f32 	%f54, %f250;
	mov.f32 	%f248, %f169;
	@%p1 bra 	BB1_63;

	cvta.to.global.u32 	%r297, %r123;
	mul.lo.s32 	%r298, %r120, %r364;
	shl.b32 	%r299, %r298, 2;
	add.s32 	%r300, %r297, %r299;
	shl.b32 	%r301, %r92, 2;
	add.s32 	%r366, %r300, %r301;
	mov.f32 	%f249, 0f00000000;
	mov.u32 	%r368, %r92;

BB1_62:
	mov.u32 	%r101, %r368;
	cvt.rn.f32.s32	%f189, %r101;
	sub.f32 	%f190, %f51, %f189;
	add.f32 	%f191, %f190, %f75;
	div.rn.f32 	%f192, %f191, %f40;
	mul.f32 	%f193, %f192, 0f447A0000;
	cvt.rzi.s32.f32	%r302, %f193;
	shl.b32 	%r303, %r302, 2;
	mov.u32 	%r304, _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218524_34_non_const_lanczos_window2;
	add.s32 	%r305, %r304, %r303;
	cvt.rn.f32.s32	%f194, %r302;
	sub.f32 	%f195, %f193, %f194;
	ld.shared.f32 	%f196, [%r305+4];
	ld.shared.f32 	%f197, [%r305];
	sub.f32 	%f198, %f196, %f197;
	fma.rn.f32 	%f199, %f195, %f198, %f197;
	ld.global.f32 	%f200, [%r366];
	fma.rn.f32 	%f249, %f200, %f199, %f249;
	add.s32 	%r368, %r101, 1;
	add.s32 	%r366, %r366, 4;
	setp.lt.s32	%p43, %r101, %r93;
	mov.f32 	%f248, %f249;
	@%p43 bra 	BB1_62;

BB1_63:
	fma.rn.f32 	%f276, %f47, %f54, %f44;
	fma.rn.f32 	%f266, %f47, %f248, %f43;

BB1_64:
	mov.f32 	%f60, %f276;
	mov.f32 	%f61, %f266;
	setp.lt.f32	%p44, %f50, 0f00000000;
	mov.f32 	%f267, %f61;
	mov.f32 	%f277, %f60;
	@%p44 bra 	BB1_73;

	shl.b32 	%r307, %r120, 2;
	add.s32 	%r308, %r307, %r253;
	ld.global.f32 	%f201, [%r308+-4];
	setp.gt.f32	%p45, %f46, %f201;
	mov.f32 	%f260, %f61;
	mov.f32 	%f267, %f260;
	mov.f32 	%f270, %f60;
	mov.f32 	%f277, %f270;
	@%p45 bra 	BB1_73;

	mul.f32 	%f62, %f42, %f50;
	cvt.rzi.s32.f32	%r309, %f62;
	cvt.rn.f32.s32	%f203, %r309;
	sub.f32 	%f204, %f203, %f75;
	add.f32 	%f205, %f204, 0f3F800000;
	cvt.rzi.s32.f32	%r104, %f205;
	add.f32 	%f206, %f203, %f75;
	cvt.rzi.s32.f32	%r105, %f206;
	setp.lt.s32	%p46, %r104, 0;
	add.s32 	%r310, %r120, -1;
	setp.ge.s32	%p47, %r105, %r310;
	or.pred  	%p48, %p46, %p47;
	setp.gt.s32	%p49, %r104, %r105;
	or.pred  	%p2, %p48, %p49;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f257, %f202;
	@%p2 bra 	BB1_69;

	cvta.to.global.u32 	%r311, %r122;
	mul.lo.s32 	%r312, %r120, %r364;
	shl.b32 	%r313, %r312, 2;
	add.s32 	%r314, %r311, %r313;
	shl.b32 	%r315, %r104, 2;
	add.s32 	%r370, %r314, %r315;
	mov.f32 	%f258, 0f00000000;
	mov.u32 	%r374, %r104;

BB1_68:
	mov.u32 	%r108, %r374;
	cvt.rn.f32.s32	%f208, %r108;
	sub.f32 	%f209, %f62, %f208;
	add.f32 	%f210, %f209, %f75;
	div.rn.f32 	%f211, %f210, %f40;
	mul.f32 	%f212, %f211, 0f447A0000;
	cvt.rzi.s32.f32	%r316, %f212;
	shl.b32 	%r317, %r316, 2;
	mov.u32 	%r318, _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218524_34_non_const_lanczos_window2;
	add.s32 	%r319, %r318, %r317;
	cvt.rn.f32.s32	%f213, %r316;
	sub.f32 	%f214, %f212, %f213;
	ld.shared.f32 	%f215, [%r319+4];
	ld.shared.f32 	%f216, [%r319];
	sub.f32 	%f217, %f215, %f216;
	fma.rn.f32 	%f218, %f214, %f217, %f216;
	ld.global.f32 	%f219, [%r370];
	fma.rn.f32 	%f258, %f219, %f218, %f258;
	add.s32 	%r109, %r108, 1;
	add.s32 	%r370, %r370, 4;
	setp.lt.s32	%p50, %r108, %r105;
	mov.u32 	%r374, %r109;
	mov.f32 	%f252, %f258;
	mov.f32 	%f257, %f252;
	@%p50 bra 	BB1_68;

BB1_69:
	mov.f32 	%f65, %f257;
	mov.f32 	%f255, %f202;
	@%p2 bra 	BB1_72;

	cvta.to.global.u32 	%r320, %r123;
	mul.lo.s32 	%r321, %r120, %r364;
	shl.b32 	%r322, %r321, 2;
	add.s32 	%r323, %r320, %r322;
	shl.b32 	%r324, %r104, 2;
	add.s32 	%r371, %r323, %r324;
	mov.f32 	%f256, 0f00000000;
	mov.u32 	%r373, %r104;

BB1_71:
	mov.u32 	%r113, %r373;
	cvt.rn.f32.s32	%f222, %r113;
	sub.f32 	%f223, %f62, %f222;
	add.f32 	%f224, %f223, %f75;
	div.rn.f32 	%f225, %f224, %f40;
	mul.f32 	%f226, %f225, 0f447A0000;
	cvt.rzi.s32.f32	%r325, %f226;
	shl.b32 	%r326, %r325, 2;
	mov.u32 	%r327, _Z29gpu_tfm_lanczos2_arb_2dly_hmcPfS_iiPKfS1_PKiS3_S1_S1_S1_iiiiS1_S1_S1_f$__cuda_local_var_218524_34_non_const_lanczos_window2;
	add.s32 	%r328, %r327, %r326;
	cvt.rn.f32.s32	%f227, %r325;
	sub.f32 	%f228, %f226, %f227;
	ld.shared.f32 	%f229, [%r328+4];
	ld.shared.f32 	%f230, [%r328];
	sub.f32 	%f231, %f229, %f230;
	fma.rn.f32 	%f232, %f228, %f231, %f230;
	ld.global.f32 	%f233, [%r371];
	fma.rn.f32 	%f256, %f233, %f232, %f256;
	add.s32 	%r373, %r113, 1;
	add.s32 	%r371, %r371, 4;
	setp.lt.s32	%p51, %r113, %r105;
	mov.f32 	%f255, %f256;
	@%p51 bra 	BB1_71;

BB1_72:
	mul.f32 	%f234, %f48, 0f3F000000;
	fma.rn.f32 	%f277, %f234, %f65, %f60;
	fma.rn.f32 	%f267, %f234, %f255, %f61;

BB1_73:
	mov.f32 	%f278, %f277;
	mov.f32 	%f268, %f267;
	add.s32 	%r364, %r364, 1;
	setp.lt.s32	%p52, %r364, %r121;
	mov.f32 	%f265, %f268;
	mov.f32 	%f275, %f278;
	@%p52 bra 	BB1_55;

BB1_74:
	shl.b32 	%r330, %r363, 2;
	add.s32 	%r331, %r329, %r330;
	st.global.f32 	[%r331], %f275;
	add.s32 	%r333, %r332, %r330;
	st.global.f32 	[%r333], %f265;
	mov.u32 	%r335, %nctaid.x;
	mad.lo.s32 	%r363, %r335, %r88, %r363;
	setp.lt.s32	%p53, %r363, %r129;
	@%p53 bra 	BB1_54;

BB1_75:
	ret;
}


