# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:42 on Oct 29,2023
# vlog -reportprogress 300 ./counter_datapath.sv 
# -- Compiling module counter_datapath
# -- Compiling module counter_datapath_tb
# 
# Top level modules:
# 	counter_datapath_tb
# End time: 21:15:42 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_datapath_tb 
# Start time: 21:15:42 on Oct 29,2023
# Loading sv_std.std
# Loading work.counter_datapath_tb
# Loading work.counter_datapath
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter_datapath.sv(61)
#    Time: 155 ps  Iteration: 1  Instance: /counter_datapath_tb
# Break in Module counter_datapath_tb at ./counter_datapath.sv line 61
# End time: 21:16:15 on Oct 29,2023, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
