vendor_name = ModelSim
source_file = 1, E:/FPGA_experiment/smg_display/smg_display.vhd
source_file = 1, E:/FPGA_experiment/smg_display/db/smg_display.cbx.xml
source_file = 1, d:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = smg_display
instance = comp, \SEL[0]~output\, SEL[0]~output, smg_display, 1
instance = comp, \SEL[1]~output\, SEL[1]~output, smg_display, 1
instance = comp, \SEL[2]~output\, SEL[2]~output, smg_display, 1
instance = comp, \LED7s[0]~output\, LED7s[0]~output, smg_display, 1
instance = comp, \LED7s[1]~output\, LED7s[1]~output, smg_display, 1
instance = comp, \LED7s[2]~output\, LED7s[2]~output, smg_display, 1
instance = comp, \LED7s[3]~output\, LED7s[3]~output, smg_display, 1
instance = comp, \LED7s[4]~output\, LED7s[4]~output, smg_display, 1
instance = comp, \LED7s[5]~output\, LED7s[5]~output, smg_display, 1
instance = comp, \LED7s[6]~output\, LED7s[6]~output, smg_display, 1
instance = comp, \CLK~input\, CLK~input, smg_display, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, smg_display, 1
instance = comp, \num[0]~3\, num[0]~3, smg_display, 1
instance = comp, \num[0]\, num[0], smg_display, 1
instance = comp, \num[1]~0\, num[1]~0, smg_display, 1
instance = comp, \num[1]\, num[1], smg_display, 1
instance = comp, \num[2]~1\, num[2]~1, smg_display, 1
instance = comp, \num[2]\, num[2], smg_display, 1
instance = comp, \num[3]~2\, num[3]~2, smg_display, 1
instance = comp, \num[3]\, num[3], smg_display, 1
instance = comp, \Mux6~0\, Mux6~0, smg_display, 1
instance = comp, \Mux5~0\, Mux5~0, smg_display, 1
instance = comp, \Mux4~0\, Mux4~0, smg_display, 1
instance = comp, \Mux3~0\, Mux3~0, smg_display, 1
instance = comp, \Mux2~0\, Mux2~0, smg_display, 1
instance = comp, \Mux1~0\, Mux1~0, smg_display, 1
instance = comp, \Mux0~0\, Mux0~0, smg_display, 1
