Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 11 17:30:13 2025
| Host         : W1125 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -74.366   -45249.301                   7864                16189        0.058        0.000                      0                16189        3.750        0.000                       0                  6119  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -74.366   -44709.848                   7747                16072        0.058        0.000                      0                16072        3.750        0.000                       0                  6119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -7.156     -539.456                    117                  117        4.274        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         7747  Failing Endpoints,  Worst Slack      -74.366ns,  Total Violation   -44709.846ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -74.366ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        84.191ns  (logic 50.185ns (59.609%)  route 34.006ns (40.391%))
  Logic Levels:           239  (CARRY4=207 LUT2=20 LUT3=4 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652     2.946    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/Q
                         net (fo=41, routed)          0.858     4.322    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.784     5.230    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124     5.354 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/HOGv22_0/U0_n_48
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.691     6.752    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.329     7.081 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.081    design_1_i/HOGv22_0/U0_n_658
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.631 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.631    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          0.971     8.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     8.954    design_1_i/HOGv22_0/U0_n_662
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.618    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.003 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.875    10.878    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.373    11.251 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.251    design_1_i/HOGv22_0/U0_n_666
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.915    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.029 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.825    13.011    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.329    13.340 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.340    design_1_i/HOGv22_0/U0_n_670
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.890    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.118    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.711    15.057    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.313    15.370 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16/O
                         net (fo=1, routed)           0.000    15.370    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.016    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          0.990    17.120    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.244 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/HOGv22_0/U0_n_678
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.894 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.894    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.128 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.128    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.382 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.826    19.208    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.367    19.575 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    19.575    design_1_i/HOGv22_0/U0_n_682
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.972    21.596    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.329    21.925 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    21.925    design_1_i/HOGv22_0/U0_n_686
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.458 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.458    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.575 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.575    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.692 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.692    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.038 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.690    23.727    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    24.037 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.037    design_1_i/HOGv22_0/U0_n_690
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.587 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.587    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.701 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.701    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.815    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.929 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.929    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.180    26.223    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.347 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.347    design_1_i/HOGv22_0/U0_n_694
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.897 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.958    28.582    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.373    28.955 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    28.955    design_1_i/HOGv22_0/U0_n_698
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.488 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.488    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.839 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.839    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.956 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.956    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.113 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.874    30.987    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    31.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.739    33.226    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.310    33.536 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.536    design_1_i/HOGv22_0/U0_n_182
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.200 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.314 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.314    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.428 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.428    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.542 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.656 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.220    35.876    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.570    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.684    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.798 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.798    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.912 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.912    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.026 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.026    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.297 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.947    38.244    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X40Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.073 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.073    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.187 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.187    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.301 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.301    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.415 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.415    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.529 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.529    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.643 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.643    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.800 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          1.023    40.823    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.329    41.152 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    41.152    design_1_i/HOGv22_0/U0_n_701
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.702 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.702    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.044 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.044    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.272    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.500 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.864    43.364    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.313    43.677 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_32/O
                         net (fo=1, routed)           0.000    43.677    design_1_i/HOGv22_0/U0_n_702
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.053 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.053    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.287 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.287    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.404 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.404    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.521 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.521    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.009    44.647    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.764 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.215    45.979    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X36Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.574 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.574    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.691 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.691    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.808 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.808    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.042 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.009    47.051    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.168    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.285    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.937    48.476    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.367    48.843 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    48.843    design_1_i/HOGv22_0/U0_n_710
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.393    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.507 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.009    49.516    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.630 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.630    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.744 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.744    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.858 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.858    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.972 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.972    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.243 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.980    51.222    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.329    51.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35/O
                         net (fo=1, routed)           0.000    51.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.083 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.083    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.197    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.311 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.311    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.425 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.425    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.539    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.653 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.653    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.881 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.707    53.589    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.313    53.902 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    53.902    design_1_i/HOGv22_0/U0_n_717
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.452    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.566 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.566    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.680 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.680    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.794 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.794    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.908 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.908    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.022    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.250 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.234    56.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[8]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.124    56.608 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_42/O
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.375 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.375    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.609 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.609    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.726 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.843 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.843    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.960 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.960    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.214 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          1.021    59.236    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.367    59.603 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.603    design_1_i/HOGv22_0/U0_n_725
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.153 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.266    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.380    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.221 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.094    62.316    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.373    62.689 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.689    design_1_i/HOGv22_0/U0_n_729
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.134    65.441    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.373    65.814 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.814    design_1_i/HOGv22_0/U0_n_733
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.364 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.364    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.478    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.592    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.706    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.820    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.934    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.048    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    67.162    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.433 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.041    68.474    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.373    68.847 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    68.847    design_1_i/HOGv22_0/U0_n_737
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.397 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.397    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.625 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.625    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.853 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.853    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.967 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.967    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.081 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.081    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.195 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.001    70.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.106    71.573    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.373    71.946 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.946    design_1_i/HOGv22_0/U0_n_741
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.496 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.952 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.001    72.952    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.066 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.066    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.180    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.294    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.019    74.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.373    74.958 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.958    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.508    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001    75.623    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.307    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.578 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.240    77.818    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.373    78.191 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    78.191    design_1_i/HOGv22_0/U0_n_749
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.841 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    78.841    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.958 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.958    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.075 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.075    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.192 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.192    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.309 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.309    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.426 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.426    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.543 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.543    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.797 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.942    80.739    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.367    81.106 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_41/O
                         net (fo=1, routed)           0.000    81.106    design_1_i/HOGv22_0/U0_n_752
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.639 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    81.640    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.757 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.757    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.991 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.991    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.108 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.108    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.225 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    82.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.342    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.459 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.257    83.716    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X39Y110        LUT3 (Prop_lut3_I1_O)        0.124    83.840 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_62/O
                         net (fo=1, routed)           0.000    83.840    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_62_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    84.372 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.372    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_43_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_29_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.600 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_15_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.906    85.620    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin212_in
    SLICE_X39Y114        LUT2 (Prop_lut2_I0_O)        0.124    85.744 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_4/O
                         net (fo=2, routed)           0.801    86.545    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_4_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I1_O)        0.124    86.669 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[2]_i_2/O
                         net (fo=1, routed)           0.154    86.823    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[2]
    SLICE_X37Y114        LUT4 (Prop_lut4_I3_O)        0.124    86.947 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[2]_i_1/O
                         net (fo=2, routed)           0.189    87.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[0]
    SLICE_X36Y114        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.648    12.827    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X36Y114        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X36Y114        FDRE (Setup_fdre_C_D)       -0.031    12.771    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -87.137    
  -------------------------------------------------------------------
                         slack                                -74.366    

Slack (VIOLATED) :        -74.313ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        84.138ns  (logic 50.536ns (60.063%)  route 33.602ns (39.937%))
  Logic Levels:           239  (CARRY4=207 LUT2=19 LUT3=5 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652     2.946    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/Q
                         net (fo=41, routed)          0.858     4.322    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.784     5.230    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124     5.354 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/HOGv22_0/U0_n_48
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.691     6.752    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.329     7.081 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.081    design_1_i/HOGv22_0/U0_n_658
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.631 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.631    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          0.971     8.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     8.954    design_1_i/HOGv22_0/U0_n_662
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.618    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.003 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.875    10.878    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.373    11.251 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.251    design_1_i/HOGv22_0/U0_n_666
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.915    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.029 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.825    13.011    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.329    13.340 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.340    design_1_i/HOGv22_0/U0_n_670
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.890    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.118    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.711    15.057    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.313    15.370 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16/O
                         net (fo=1, routed)           0.000    15.370    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.016    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          0.990    17.120    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.244 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/HOGv22_0/U0_n_678
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.894 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.894    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.128 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.128    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.382 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.826    19.208    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.367    19.575 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    19.575    design_1_i/HOGv22_0/U0_n_682
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.972    21.596    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.329    21.925 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    21.925    design_1_i/HOGv22_0/U0_n_686
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.458 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.458    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.575 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.575    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.692 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.692    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.038 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.690    23.727    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    24.037 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.037    design_1_i/HOGv22_0/U0_n_690
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.587 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.587    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.701 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.701    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.815    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.929 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.929    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.180    26.223    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.347 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.347    design_1_i/HOGv22_0/U0_n_694
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.897 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.958    28.582    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.373    28.955 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    28.955    design_1_i/HOGv22_0/U0_n_698
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.488 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.488    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.839 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.839    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.956 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.956    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.113 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.874    30.987    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    31.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.739    33.226    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.310    33.536 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.536    design_1_i/HOGv22_0/U0_n_182
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.200 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.314 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.314    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.428 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.428    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.542 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.656 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.220    35.876    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.570    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.684    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.798 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.798    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.912 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.912    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.026 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.026    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.297 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.947    38.244    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X40Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.073 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.073    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.187 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.187    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.301 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.301    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.415 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.415    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.529 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.529    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.643 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.643    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.800 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          1.023    40.823    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.329    41.152 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    41.152    design_1_i/HOGv22_0/U0_n_701
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.702 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.702    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.044 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.044    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.272    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.500 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.864    43.364    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.313    43.677 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_32/O
                         net (fo=1, routed)           0.000    43.677    design_1_i/HOGv22_0/U0_n_702
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.053 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.053    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.287 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.287    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.404 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.404    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.521 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.521    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.009    44.647    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.764 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.215    45.979    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X36Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.574 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.574    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.691 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.691    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.808 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.808    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.042 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.009    47.051    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.168    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.285    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.937    48.476    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.367    48.843 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    48.843    design_1_i/HOGv22_0/U0_n_710
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.393    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.507 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.009    49.516    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.630 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.630    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.744 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.744    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.858 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.858    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.972 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.972    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.243 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.980    51.222    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.329    51.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35/O
                         net (fo=1, routed)           0.000    51.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.083 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.083    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.197    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.311 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.311    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.425 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.425    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.539    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.653 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.653    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.881 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.707    53.589    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.313    53.902 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    53.902    design_1_i/HOGv22_0/U0_n_717
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.452    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.566 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.566    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.680 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.680    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.794 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.794    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.908 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.908    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.022    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.250 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.234    56.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[8]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.124    56.608 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_42/O
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.375 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.375    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.609 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.609    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.726 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.843 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.843    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.960 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.960    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.214 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          1.021    59.236    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.367    59.603 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.603    design_1_i/HOGv22_0/U0_n_725
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.153 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.266    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.380    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.221 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.094    62.316    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.373    62.689 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.689    design_1_i/HOGv22_0/U0_n_729
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.134    65.441    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.373    65.814 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.814    design_1_i/HOGv22_0/U0_n_733
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.364 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.364    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.478    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.592    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.706    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.820    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.934    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.048    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    67.162    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.433 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.041    68.474    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.373    68.847 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    68.847    design_1_i/HOGv22_0/U0_n_737
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.397 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.397    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.625 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.625    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.853 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.853    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.967 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.967    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.081 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.081    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.195 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.001    70.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.106    71.573    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.373    71.946 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.946    design_1_i/HOGv22_0/U0_n_741
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.496 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.952 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.001    72.952    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.066 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.066    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.180    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.294    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.019    74.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.373    74.958 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.958    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.508    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001    75.623    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.307    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.578 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.240    77.818    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.373    78.191 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    78.191    design_1_i/HOGv22_0/U0_n_749
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.841 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    78.841    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.958 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.958    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.075 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.075    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.192 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.192    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.309 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.309    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.426 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.426    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.543 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.543    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.797 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.942    80.739    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.367    81.106 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_41/O
                         net (fo=1, routed)           0.000    81.106    design_1_i/HOGv22_0/U0_n_752
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.639 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    81.640    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.757 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.757    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.991 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.991    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.108 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.108    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.225 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    82.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.342    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.459 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          0.933    83.391    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.124    83.515 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.333    83.848    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    84.428 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.428    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.542    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.656 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.656    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.884 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           0.613    85.497    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X39Y114        LUT3 (Prop_lut3_I0_O)        0.313    85.810 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6/O
                         net (fo=1, routed)           0.433    86.244    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.124    86.368 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_3/O
                         net (fo=1, routed)           0.403    86.771    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[3]_0
    SLICE_X39Y114        LUT5 (Prop_lut5_I2_O)        0.124    86.895 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[3]_i_1/O
                         net (fo=2, routed)           0.189    87.084    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[1]
    SLICE_X38Y114        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.648    12.827    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X38Y114        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X38Y114        FDRE (Setup_fdre_C_D)       -0.031    12.771    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -87.084    
  -------------------------------------------------------------------
                         slack                                -74.313    

Slack (VIOLATED) :        -74.129ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.919ns  (logic 50.061ns (59.654%)  route 33.858ns (40.346%))
  Logic Levels:           238  (CARRY4=207 LUT2=20 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652     2.946    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/Q
                         net (fo=41, routed)          0.858     4.322    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.784     5.230    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124     5.354 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/HOGv22_0/U0_n_48
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.691     6.752    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.329     7.081 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.081    design_1_i/HOGv22_0/U0_n_658
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.631 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.631    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          0.971     8.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     8.954    design_1_i/HOGv22_0/U0_n_662
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.618    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.003 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.875    10.878    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.373    11.251 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.251    design_1_i/HOGv22_0/U0_n_666
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.915    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.029 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.825    13.011    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.329    13.340 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.340    design_1_i/HOGv22_0/U0_n_670
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.890    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.118    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.711    15.057    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.313    15.370 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16/O
                         net (fo=1, routed)           0.000    15.370    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.016    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          0.990    17.120    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.244 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/HOGv22_0/U0_n_678
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.894 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.894    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.128 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.128    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.382 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.826    19.208    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.367    19.575 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    19.575    design_1_i/HOGv22_0/U0_n_682
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.972    21.596    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.329    21.925 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    21.925    design_1_i/HOGv22_0/U0_n_686
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.458 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.458    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.575 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.575    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.692 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.692    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.038 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.690    23.727    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    24.037 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.037    design_1_i/HOGv22_0/U0_n_690
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.587 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.587    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.701 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.701    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.815    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.929 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.929    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.180    26.223    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.347 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.347    design_1_i/HOGv22_0/U0_n_694
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.897 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.958    28.582    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.373    28.955 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    28.955    design_1_i/HOGv22_0/U0_n_698
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.488 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.488    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.839 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.839    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.956 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.956    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.113 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.874    30.987    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    31.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.739    33.226    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.310    33.536 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.536    design_1_i/HOGv22_0/U0_n_182
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.200 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.314 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.314    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.428 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.428    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.542 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.656 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.220    35.876    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.570    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.684    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.798 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.798    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.912 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.912    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.026 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.026    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.297 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.947    38.244    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X40Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.073 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.073    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.187 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.187    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.301 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.301    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.415 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.415    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.529 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.529    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.643 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.643    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.800 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          1.023    40.823    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.329    41.152 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    41.152    design_1_i/HOGv22_0/U0_n_701
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.702 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.702    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.044 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.044    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.272    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.500 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.864    43.364    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.313    43.677 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_32/O
                         net (fo=1, routed)           0.000    43.677    design_1_i/HOGv22_0/U0_n_702
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.053 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.053    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.287 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.287    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.404 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.404    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.521 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.521    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.009    44.647    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.764 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.215    45.979    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X36Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.574 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.574    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.691 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.691    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.808 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.808    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.042 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.009    47.051    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.168    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.285    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.937    48.476    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.367    48.843 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    48.843    design_1_i/HOGv22_0/U0_n_710
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.393    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.507 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.009    49.516    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.630 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.630    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.744 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.744    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.858 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.858    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.972 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.972    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.243 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.980    51.222    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.329    51.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35/O
                         net (fo=1, routed)           0.000    51.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.083 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.083    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.197    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.311 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.311    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.425 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.425    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.539    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.653 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.653    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.881 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.707    53.589    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.313    53.902 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    53.902    design_1_i/HOGv22_0/U0_n_717
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.452    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.566 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.566    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.680 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.680    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.794 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.794    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.908 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.908    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.022    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.250 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.234    56.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[8]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.124    56.608 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_42/O
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.375 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.375    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.609 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.609    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.726 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.843 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.843    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.960 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.960    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.214 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          1.021    59.236    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.367    59.603 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.603    design_1_i/HOGv22_0/U0_n_725
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.153 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.266    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.380    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.221 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.094    62.316    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.373    62.689 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.689    design_1_i/HOGv22_0/U0_n_729
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.134    65.441    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.373    65.814 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.814    design_1_i/HOGv22_0/U0_n_733
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.364 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.364    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.478    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.592    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.706    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.820    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.934    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.048    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    67.162    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.433 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.041    68.474    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.373    68.847 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    68.847    design_1_i/HOGv22_0/U0_n_737
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.397 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.397    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.625 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.625    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.853 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.853    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.967 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.967    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.081 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.081    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.195 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.001    70.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.106    71.573    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.373    71.946 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.946    design_1_i/HOGv22_0/U0_n_741
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.496 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.952 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.001    72.952    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.066 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.066    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.180    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.294    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.019    74.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.373    74.958 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.958    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.508    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001    75.623    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.307    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.578 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.240    77.818    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.373    78.191 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    78.191    design_1_i/HOGv22_0/U0_n_749
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.841 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    78.841    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.958 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.958    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.075 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.075    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.192 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.192    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.309 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.309    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.426 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.426    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.543 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.543    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.797 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.942    80.739    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.367    81.106 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_41/O
                         net (fo=1, routed)           0.000    81.106    design_1_i/HOGv22_0/U0_n_752
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.639 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    81.640    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.757 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.757    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.991 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.991    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.108 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.108    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.225 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    82.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.342    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.459 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.257    83.716    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X39Y110        LUT3 (Prop_lut3_I1_O)        0.124    83.840 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_62/O
                         net (fo=1, routed)           0.000    83.840    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_62_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    84.372 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.372    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_43_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_29_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.600 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_15_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.906    85.620    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin212_in
    SLICE_X39Y114        LUT2 (Prop_lut2_I0_O)        0.124    85.744 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_4/O
                         net (fo=2, routed)           0.808    86.552    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_4_n_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.124    86.676 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1/O
                         net (fo=2, routed)           0.189    86.865    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1_n_0
    SLICE_X41Y112        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.649    12.828    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X41Y112        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)       -0.067    12.736    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -86.865    
  -------------------------------------------------------------------
                         slack                                -74.129    

Slack (VIOLATED) :        -74.117ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        84.002ns  (logic 50.185ns (59.743%)  route 33.817ns (40.257%))
  Logic Levels:           239  (CARRY4=207 LUT2=20 LUT3=4 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652     2.946    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/Q
                         net (fo=41, routed)          0.858     4.322    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.784     5.230    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124     5.354 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/HOGv22_0/U0_n_48
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.691     6.752    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.329     7.081 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.081    design_1_i/HOGv22_0/U0_n_658
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.631 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.631    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          0.971     8.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     8.954    design_1_i/HOGv22_0/U0_n_662
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.618    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.003 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.875    10.878    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.373    11.251 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.251    design_1_i/HOGv22_0/U0_n_666
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.915    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.029 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.825    13.011    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.329    13.340 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.340    design_1_i/HOGv22_0/U0_n_670
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.890    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.118    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.711    15.057    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.313    15.370 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16/O
                         net (fo=1, routed)           0.000    15.370    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.016    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          0.990    17.120    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.244 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/HOGv22_0/U0_n_678
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.894 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.894    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.128 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.128    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.382 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.826    19.208    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.367    19.575 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    19.575    design_1_i/HOGv22_0/U0_n_682
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.972    21.596    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.329    21.925 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    21.925    design_1_i/HOGv22_0/U0_n_686
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.458 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.458    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.575 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.575    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.692 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.692    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.038 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.690    23.727    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    24.037 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.037    design_1_i/HOGv22_0/U0_n_690
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.587 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.587    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.701 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.701    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.815    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.929 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.929    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.180    26.223    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.347 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.347    design_1_i/HOGv22_0/U0_n_694
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.897 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.958    28.582    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.373    28.955 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    28.955    design_1_i/HOGv22_0/U0_n_698
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.488 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.488    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.839 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.839    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.956 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.956    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.113 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.874    30.987    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    31.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.739    33.226    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.310    33.536 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.536    design_1_i/HOGv22_0/U0_n_182
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.200 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.314 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.314    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.428 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.428    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.542 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.656 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.220    35.876    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.570    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.684    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.798 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.798    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.912 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.912    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.026 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.026    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.297 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.947    38.244    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X40Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.073 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.073    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.187 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.187    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.301 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.301    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.415 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.415    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.529 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.529    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.643 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.643    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.800 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          1.023    40.823    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.329    41.152 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    41.152    design_1_i/HOGv22_0/U0_n_701
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.702 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.702    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.044 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.044    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.272    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.500 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.864    43.364    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.313    43.677 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_32/O
                         net (fo=1, routed)           0.000    43.677    design_1_i/HOGv22_0/U0_n_702
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.053 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.053    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.287 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.287    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.404 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.404    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.521 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.521    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.009    44.647    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.764 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.215    45.979    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X36Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.574 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.574    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.691 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.691    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.808 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.808    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.042 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.009    47.051    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.168    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.285    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.937    48.476    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.367    48.843 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    48.843    design_1_i/HOGv22_0/U0_n_710
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.393    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.507 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.009    49.516    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.630 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.630    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.744 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.744    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.858 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.858    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.972 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.972    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.243 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.980    51.222    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.329    51.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35/O
                         net (fo=1, routed)           0.000    51.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.083 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.083    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.197    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.311 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.311    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.425 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.425    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.539    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.653 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.653    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.881 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.707    53.589    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.313    53.902 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    53.902    design_1_i/HOGv22_0/U0_n_717
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.452    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.566 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.566    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.680 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.680    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.794 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.794    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.908 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.908    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.022    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.250 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.234    56.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[8]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.124    56.608 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_42/O
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.375 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.375    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.609 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.609    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.726 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.843 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.843    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.960 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.960    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.214 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          1.021    59.236    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.367    59.603 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.603    design_1_i/HOGv22_0/U0_n_725
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.153 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.266    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.380    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.221 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.094    62.316    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.373    62.689 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.689    design_1_i/HOGv22_0/U0_n_729
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.134    65.441    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.373    65.814 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.814    design_1_i/HOGv22_0/U0_n_733
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.364 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.364    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.478    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.592    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.706    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.820    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.934    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.048    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    67.162    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.433 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.041    68.474    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.373    68.847 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    68.847    design_1_i/HOGv22_0/U0_n_737
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.397 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.397    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.625 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.625    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.853 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.853    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.967 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.967    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.081 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.081    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.195 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.001    70.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.106    71.573    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.373    71.946 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.946    design_1_i/HOGv22_0/U0_n_741
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.496 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.952 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.001    72.952    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.066 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.066    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.180    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.294    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.019    74.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.373    74.958 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.958    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.508    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001    75.623    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.307    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.578 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.240    77.818    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.373    78.191 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    78.191    design_1_i/HOGv22_0/U0_n_749
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.841 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    78.841    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.958 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.958    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.075 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.075    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.192 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.192    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.309 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.309    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.426 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.426    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.543 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.543    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.797 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.942    80.739    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.367    81.106 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_41/O
                         net (fo=1, routed)           0.000    81.106    design_1_i/HOGv22_0/U0_n_752
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.639 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    81.640    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.757 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.757    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.991 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.991    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.108 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.108    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.225 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    82.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.342    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.459 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.257    83.716    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X39Y110        LUT3 (Prop_lut3_I1_O)        0.124    83.840 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_62/O
                         net (fo=1, routed)           0.000    83.840    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_62_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    84.372 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.372    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_43_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_29_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.600 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_15_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.906    85.620    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin212_in
    SLICE_X39Y114        LUT2 (Prop_lut2_I0_O)        0.124    85.744 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_4/O
                         net (fo=2, routed)           0.801    86.545    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_4_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I1_O)        0.124    86.669 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[2]_i_2/O
                         net (fo=1, routed)           0.154    86.823    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[2]
    SLICE_X37Y114        LUT4 (Prop_lut4_I3_O)        0.124    86.947 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[2]_i_1/O
                         net (fo=2, routed)           0.000    86.947    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[0]
    SLICE_X37Y114        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.648    12.827    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X37Y114        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X37Y114        FDRE (Setup_fdre_C_D)        0.029    12.831    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -86.948    
  -------------------------------------------------------------------
                         slack                                -74.117    

Slack (VIOLATED) :        -74.064ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.949ns  (logic 50.536ns (60.199%)  route 33.413ns (39.801%))
  Logic Levels:           239  (CARRY4=207 LUT2=19 LUT3=5 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652     2.946    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/Q
                         net (fo=41, routed)          0.858     4.322    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.784     5.230    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124     5.354 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/HOGv22_0/U0_n_48
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.691     6.752    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.329     7.081 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.081    design_1_i/HOGv22_0/U0_n_658
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.631 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.631    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          0.971     8.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     8.954    design_1_i/HOGv22_0/U0_n_662
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.618    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.003 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.875    10.878    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.373    11.251 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.251    design_1_i/HOGv22_0/U0_n_666
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.915    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.029 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.825    13.011    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.329    13.340 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.340    design_1_i/HOGv22_0/U0_n_670
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.890    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.118    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.711    15.057    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.313    15.370 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16/O
                         net (fo=1, routed)           0.000    15.370    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.016    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          0.990    17.120    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.244 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/HOGv22_0/U0_n_678
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.894 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.894    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.128 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.128    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.382 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.826    19.208    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.367    19.575 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    19.575    design_1_i/HOGv22_0/U0_n_682
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.972    21.596    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.329    21.925 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    21.925    design_1_i/HOGv22_0/U0_n_686
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.458 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.458    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.575 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.575    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.692 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.692    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.038 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.690    23.727    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    24.037 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.037    design_1_i/HOGv22_0/U0_n_690
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.587 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.587    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.701 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.701    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.815    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.929 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.929    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.180    26.223    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.347 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.347    design_1_i/HOGv22_0/U0_n_694
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.897 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.958    28.582    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.373    28.955 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    28.955    design_1_i/HOGv22_0/U0_n_698
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.488 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.488    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.839 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.839    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.956 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.956    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.113 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.874    30.987    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    31.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.739    33.226    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.310    33.536 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.536    design_1_i/HOGv22_0/U0_n_182
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.200 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.314 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.314    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.428 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.428    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.542 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.656 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.220    35.876    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.570    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.684    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.798 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.798    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.912 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.912    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.026 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.026    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.297 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.947    38.244    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X40Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.073 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.073    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.187 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.187    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.301 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.301    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.415 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.415    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.529 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.529    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.643 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.643    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.800 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          1.023    40.823    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.329    41.152 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    41.152    design_1_i/HOGv22_0/U0_n_701
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.702 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.702    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.044 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.044    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.272    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.500 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.864    43.364    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.313    43.677 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_32/O
                         net (fo=1, routed)           0.000    43.677    design_1_i/HOGv22_0/U0_n_702
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.053 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.053    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.287 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.287    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.404 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.404    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.521 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.521    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.009    44.647    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.764 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.215    45.979    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X36Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.574 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.574    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.691 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.691    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.808 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.808    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.042 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.009    47.051    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.168    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.285    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.937    48.476    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.367    48.843 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    48.843    design_1_i/HOGv22_0/U0_n_710
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.393    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.507 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.009    49.516    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.630 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.630    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.744 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.744    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.858 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.858    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.972 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.972    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.243 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.980    51.222    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.329    51.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35/O
                         net (fo=1, routed)           0.000    51.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.083 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.083    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.197    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.311 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.311    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.425 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.425    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.539    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.653 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.653    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.881 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.707    53.589    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.313    53.902 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    53.902    design_1_i/HOGv22_0/U0_n_717
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.452    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.566 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.566    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.680 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.680    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.794 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.794    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.908 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.908    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.022    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.250 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.234    56.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[8]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.124    56.608 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_42/O
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.375 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.375    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.609 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.609    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.726 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.843 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.843    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.960 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.960    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.214 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          1.021    59.236    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.367    59.603 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.603    design_1_i/HOGv22_0/U0_n_725
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.153 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.266    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.380    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.221 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.094    62.316    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.373    62.689 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.689    design_1_i/HOGv22_0/U0_n_729
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.134    65.441    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.373    65.814 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.814    design_1_i/HOGv22_0/U0_n_733
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.364 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.364    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.478    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.592    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.706    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.820    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.934    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.048    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    67.162    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.433 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.041    68.474    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.373    68.847 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    68.847    design_1_i/HOGv22_0/U0_n_737
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.397 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.397    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.625 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.625    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.853 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.853    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.967 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.967    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.081 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.081    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.195 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.001    70.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.106    71.573    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.373    71.946 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.946    design_1_i/HOGv22_0/U0_n_741
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.496 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.952 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.001    72.952    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.066 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.066    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.180    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.294    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.019    74.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.373    74.958 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.958    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.508    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001    75.623    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.307    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.578 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.240    77.818    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.373    78.191 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    78.191    design_1_i/HOGv22_0/U0_n_749
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.841 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    78.841    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.958 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.958    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.075 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.075    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.192 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.192    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.309 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.309    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.426 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.426    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.543 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.543    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.797 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.942    80.739    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.367    81.106 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_41/O
                         net (fo=1, routed)           0.000    81.106    design_1_i/HOGv22_0/U0_n_752
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.639 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    81.640    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.757 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.757    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.991 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.991    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.108 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.108    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.225 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    82.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.342    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.459 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          0.933    83.391    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.124    83.515 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.333    83.848    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    84.428 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.428    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.542    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.656 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.656    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.884 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           0.613    85.497    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X39Y114        LUT3 (Prop_lut3_I0_O)        0.313    85.810 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6/O
                         net (fo=1, routed)           0.433    86.244    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.124    86.368 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_3/O
                         net (fo=1, routed)           0.403    86.771    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[3]_0
    SLICE_X39Y114        LUT5 (Prop_lut5_I2_O)        0.124    86.895 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[3]_i_1/O
                         net (fo=2, routed)           0.000    86.895    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[1]
    SLICE_X39Y114        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.648    12.827    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X39Y114        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X39Y114        FDRE (Setup_fdre_C_D)        0.029    12.831    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -86.895    
  -------------------------------------------------------------------
                         slack                                -74.064    

Slack (VIOLATED) :        -73.844ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.730ns  (logic 50.061ns (59.788%)  route 33.669ns (40.212%))
  Logic Levels:           238  (CARRY4=207 LUT2=20 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652     2.946    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/Q
                         net (fo=41, routed)          0.858     4.322    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.784     5.230    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124     5.354 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/HOGv22_0/U0_n_48
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.691     6.752    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.329     7.081 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.081    design_1_i/HOGv22_0/U0_n_658
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.631 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.631    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          0.971     8.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     8.954    design_1_i/HOGv22_0/U0_n_662
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.618    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.003 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.875    10.878    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.373    11.251 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.251    design_1_i/HOGv22_0/U0_n_666
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.915    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.029 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.825    13.011    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.329    13.340 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.340    design_1_i/HOGv22_0/U0_n_670
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.890    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.118    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.711    15.057    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.313    15.370 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16/O
                         net (fo=1, routed)           0.000    15.370    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.016    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          0.990    17.120    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.244 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/HOGv22_0/U0_n_678
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.894 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.894    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.128 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.128    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.382 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.826    19.208    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.367    19.575 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    19.575    design_1_i/HOGv22_0/U0_n_682
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.972    21.596    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.329    21.925 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    21.925    design_1_i/HOGv22_0/U0_n_686
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.458 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.458    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.575 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.575    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.692 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.692    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.038 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.690    23.727    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    24.037 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.037    design_1_i/HOGv22_0/U0_n_690
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.587 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.587    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.701 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.701    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.815    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.929 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.929    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.180    26.223    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.347 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.347    design_1_i/HOGv22_0/U0_n_694
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.897 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.958    28.582    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.373    28.955 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    28.955    design_1_i/HOGv22_0/U0_n_698
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.488 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.488    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.839 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.839    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.956 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.956    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.113 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.874    30.987    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    31.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.739    33.226    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.310    33.536 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.536    design_1_i/HOGv22_0/U0_n_182
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.200 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.314 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.314    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.428 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.428    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.542 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.656 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.220    35.876    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.570    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.684    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.798 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.798    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.912 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.912    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.026 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.026    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.297 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.947    38.244    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X40Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.073 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.073    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.187 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.187    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.301 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.301    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.415 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.415    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.529 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.529    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.643 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.643    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.800 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          1.023    40.823    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.329    41.152 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    41.152    design_1_i/HOGv22_0/U0_n_701
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.702 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.702    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.044 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.044    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.272    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.500 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.864    43.364    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.313    43.677 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_32/O
                         net (fo=1, routed)           0.000    43.677    design_1_i/HOGv22_0/U0_n_702
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.053 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.053    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.287 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.287    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.404 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.404    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.521 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.521    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.009    44.647    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.764 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.215    45.979    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X36Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.574 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.574    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.691 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.691    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.808 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.808    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.042 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.009    47.051    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.168    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.285    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.937    48.476    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.367    48.843 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    48.843    design_1_i/HOGv22_0/U0_n_710
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.393    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.507 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.009    49.516    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.630 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.630    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.744 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.744    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.858 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.858    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.972 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.972    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.243 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.980    51.222    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.329    51.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35/O
                         net (fo=1, routed)           0.000    51.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.083 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.083    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.197    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.311 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.311    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.425 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.425    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.539    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.653 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.653    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.881 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.707    53.589    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.313    53.902 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    53.902    design_1_i/HOGv22_0/U0_n_717
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.452    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.566 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.566    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.680 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.680    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.794 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.794    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.908 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.908    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.022    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.250 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.234    56.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[8]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.124    56.608 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_42/O
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.375 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.375    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.609 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.609    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.726 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.843 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.843    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.960 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.960    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.214 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          1.021    59.236    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.367    59.603 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.603    design_1_i/HOGv22_0/U0_n_725
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.153 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.266    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.380    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.221 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.094    62.316    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.373    62.689 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.689    design_1_i/HOGv22_0/U0_n_729
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.134    65.441    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.373    65.814 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.814    design_1_i/HOGv22_0/U0_n_733
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.364 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.364    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.478    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.592    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.706    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.820    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.934    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.048    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    67.162    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.433 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.041    68.474    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.373    68.847 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    68.847    design_1_i/HOGv22_0/U0_n_737
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.397 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.397    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.625 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.625    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.853 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.853    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.967 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.967    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.081 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.081    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.195 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.001    70.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.106    71.573    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.373    71.946 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.946    design_1_i/HOGv22_0/U0_n_741
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.496 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.952 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.001    72.952    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.066 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.066    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.180    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.294    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.019    74.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.373    74.958 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.958    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.508    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001    75.623    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.307    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.578 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.240    77.818    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.373    78.191 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    78.191    design_1_i/HOGv22_0/U0_n_749
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.841 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    78.841    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.958 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.958    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.075 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.075    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.192 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.192    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.309 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.309    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.426 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.426    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.543 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.543    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.797 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.942    80.739    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.367    81.106 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_41/O
                         net (fo=1, routed)           0.000    81.106    design_1_i/HOGv22_0/U0_n_752
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.639 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    81.640    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.757 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.757    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.991 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.991    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.108 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.108    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.225 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    82.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.342    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.459 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.257    83.716    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X39Y110        LUT3 (Prop_lut3_I1_O)        0.124    83.840 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_62/O
                         net (fo=1, routed)           0.000    83.840    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_62_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    84.372 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.372    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_43_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_29_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.600 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_15_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.906    85.620    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin212_in
    SLICE_X39Y114        LUT2 (Prop_lut2_I0_O)        0.124    85.744 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_4/O
                         net (fo=2, routed)           0.808    86.552    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_4_n_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.124    86.676 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1/O
                         net (fo=2, routed)           0.000    86.676    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1_n_0
    SLICE_X40Y112        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.649    12.828    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X40Y112        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.029    12.832    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -86.676    
  -------------------------------------------------------------------
                         slack                                -73.844    

Slack (VIOLATED) :        -73.709ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.500ns  (logic 49.927ns (59.793%)  route 33.573ns (40.207%))
  Logic Levels:           237  (CARRY4=207 LUT2=19 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652     2.946    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/Q
                         net (fo=41, routed)          0.858     4.322    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.784     5.230    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124     5.354 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/HOGv22_0/U0_n_48
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.691     6.752    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.329     7.081 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.081    design_1_i/HOGv22_0/U0_n_658
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.631 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.631    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          0.971     8.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     8.954    design_1_i/HOGv22_0/U0_n_662
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.618    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.003 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.875    10.878    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.373    11.251 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.251    design_1_i/HOGv22_0/U0_n_666
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.915    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.029 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.825    13.011    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.329    13.340 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.340    design_1_i/HOGv22_0/U0_n_670
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.890    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.118    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.711    15.057    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.313    15.370 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16/O
                         net (fo=1, routed)           0.000    15.370    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.016    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          0.990    17.120    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.244 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/HOGv22_0/U0_n_678
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.894 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.894    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.128 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.128    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.382 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.826    19.208    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.367    19.575 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    19.575    design_1_i/HOGv22_0/U0_n_682
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.972    21.596    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.329    21.925 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    21.925    design_1_i/HOGv22_0/U0_n_686
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.458 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.458    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.575 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.575    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.692 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.692    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.038 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.690    23.727    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    24.037 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.037    design_1_i/HOGv22_0/U0_n_690
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.587 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.587    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.701 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.701    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.815    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.929 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.929    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.180    26.223    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.347 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.347    design_1_i/HOGv22_0/U0_n_694
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.897 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.958    28.582    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.373    28.955 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    28.955    design_1_i/HOGv22_0/U0_n_698
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.488 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.488    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.839 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.839    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.956 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.956    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.113 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.874    30.987    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    31.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.739    33.226    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.310    33.536 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.536    design_1_i/HOGv22_0/U0_n_182
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.200 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.314 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.314    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.428 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.428    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.542 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.656 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.220    35.876    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.570    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.684    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.798 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.798    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.912 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.912    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.026 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.026    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.297 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.947    38.244    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X40Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.073 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.073    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.187 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.187    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.301 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.301    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.415 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.415    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.529 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.529    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.643 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.643    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.800 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          1.023    40.823    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.329    41.152 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    41.152    design_1_i/HOGv22_0/U0_n_701
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.702 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.702    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.044 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.044    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.272    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.500 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.864    43.364    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.313    43.677 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_32/O
                         net (fo=1, routed)           0.000    43.677    design_1_i/HOGv22_0/U0_n_702
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.053 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.053    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.287 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.287    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.404 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.404    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.521 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.521    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.009    44.647    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.764 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.215    45.979    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X36Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.574 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.574    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.691 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.691    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.808 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.808    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.042 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.009    47.051    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.168    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.285    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.937    48.476    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.367    48.843 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    48.843    design_1_i/HOGv22_0/U0_n_710
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.393    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.507 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.009    49.516    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.630 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.630    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.744 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.744    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.858 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.858    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.972 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.972    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.243 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.980    51.222    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.329    51.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35/O
                         net (fo=1, routed)           0.000    51.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.083 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.083    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.197    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.311 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.311    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.425 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.425    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.539    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.653 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.653    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.881 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.707    53.589    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.313    53.902 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    53.902    design_1_i/HOGv22_0/U0_n_717
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.452    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.566 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.566    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.680 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.680    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.794 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.794    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.908 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.908    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.022    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.250 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.234    56.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[8]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.124    56.608 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_42/O
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.375 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.375    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.609 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.609    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.726 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.843 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.843    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.960 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.960    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.214 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          1.021    59.236    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.367    59.603 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.603    design_1_i/HOGv22_0/U0_n_725
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.153 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.266    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.380    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.221 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.094    62.316    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.373    62.689 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.689    design_1_i/HOGv22_0/U0_n_729
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.134    65.441    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.373    65.814 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.814    design_1_i/HOGv22_0/U0_n_733
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.364 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.364    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.478    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.592    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.706    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.820    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.934    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.048    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    67.162    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.433 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.041    68.474    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.373    68.847 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    68.847    design_1_i/HOGv22_0/U0_n_737
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.397 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.397    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.625 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.625    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.853 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.853    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.967 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.967    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.081 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.081    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.195 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.001    70.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.106    71.573    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.373    71.946 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.946    design_1_i/HOGv22_0/U0_n_741
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.496 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.952 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.001    72.952    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.066 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.066    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.180    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.294    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.019    74.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.373    74.958 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.958    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.508    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001    75.623    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.307    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.578 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.240    77.818    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.373    78.191 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    78.191    design_1_i/HOGv22_0/U0_n_749
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.841 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    78.841    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.958 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.958    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.075 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.075    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.192 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.192    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.309 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.309    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.426 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.426    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.543 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.543    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.797 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.942    80.739    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.367    81.106 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_41/O
                         net (fo=1, routed)           0.000    81.106    design_1_i/HOGv22_0/U0_n_752
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.639 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    81.640    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.757 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.757    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.991 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.991    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.108 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.108    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.225 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    82.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.342    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.459 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.255    83.714    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X38Y111        LUT3 (Prop_lut3_I2_O)        0.124    83.838 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_55/O
                         net (fo=1, routed)           0.000    83.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_55_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.351 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.351    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_34_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.468 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.468    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_20_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.585 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_6_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.702 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.430    86.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin213_in
    SLICE_X40Y111        LUT6 (Prop_lut6_I1_O)        0.124    86.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1/O
                         net (fo=2, routed)           0.189    86.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1_n_0
    SLICE_X41Y111        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.650    12.829    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X41Y111        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X41Y111        FDRE (Setup_fdre_C_D)       -0.067    12.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -86.446    
  -------------------------------------------------------------------
                         slack                                -73.709    

Slack (VIOLATED) :        -73.423ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.310ns  (logic 49.927ns (59.929%)  route 33.383ns (40.071%))
  Logic Levels:           237  (CARRY4=207 LUT2=19 LUT3=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652     2.946    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/Q
                         net (fo=41, routed)          0.858     4.322    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.784     5.230    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124     5.354 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/HOGv22_0/U0_n_48
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.691     6.752    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.329     7.081 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.081    design_1_i/HOGv22_0/U0_n_658
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.631 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.631    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          0.971     8.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     8.954    design_1_i/HOGv22_0/U0_n_662
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.618    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.003 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.875    10.878    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.373    11.251 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.251    design_1_i/HOGv22_0/U0_n_666
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.915    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.029 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.825    13.011    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.329    13.340 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.340    design_1_i/HOGv22_0/U0_n_670
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.890    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.118    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.711    15.057    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.313    15.370 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16/O
                         net (fo=1, routed)           0.000    15.370    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.016    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          0.990    17.120    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.244 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/HOGv22_0/U0_n_678
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.894 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.894    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.128 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.128    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.382 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.826    19.208    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.367    19.575 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    19.575    design_1_i/HOGv22_0/U0_n_682
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.972    21.596    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.329    21.925 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    21.925    design_1_i/HOGv22_0/U0_n_686
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.458 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.458    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.575 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.575    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.692 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.692    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.038 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.690    23.727    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    24.037 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.037    design_1_i/HOGv22_0/U0_n_690
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.587 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.587    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.701 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.701    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.815    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.929 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.929    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.180    26.223    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.347 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.347    design_1_i/HOGv22_0/U0_n_694
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.897 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.958    28.582    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.373    28.955 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    28.955    design_1_i/HOGv22_0/U0_n_698
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.488 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.488    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.839 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.839    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.956 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.956    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.113 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.874    30.987    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    31.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.739    33.226    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.310    33.536 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.536    design_1_i/HOGv22_0/U0_n_182
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.200 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.314 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.314    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.428 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.428    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.542 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.656 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.220    35.876    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.570    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.684    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.798 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.798    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.912 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.912    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.026 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.026    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.297 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.947    38.244    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X40Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.073 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.073    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.187 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.187    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.301 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.301    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.415 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.415    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.529 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.529    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.643 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.643    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.800 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          1.023    40.823    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.329    41.152 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    41.152    design_1_i/HOGv22_0/U0_n_701
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.702 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.702    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.044 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.044    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.272    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.500 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.864    43.364    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.313    43.677 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_32/O
                         net (fo=1, routed)           0.000    43.677    design_1_i/HOGv22_0/U0_n_702
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.053 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.053    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.287 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.287    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.404 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.404    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.521 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.521    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.009    44.647    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.764 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.215    45.979    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X36Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.574 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.574    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.691 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.691    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.808 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.808    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.042 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.009    47.051    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.168    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.285    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.937    48.476    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.367    48.843 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    48.843    design_1_i/HOGv22_0/U0_n_710
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.393    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.507 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.009    49.516    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.630 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.630    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.744 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.744    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.858 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.858    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.972 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.972    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.243 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.980    51.222    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.329    51.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35/O
                         net (fo=1, routed)           0.000    51.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.083 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.083    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.197    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.311 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.311    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.425 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.425    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.539    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.653 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.653    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.881 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.707    53.589    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.313    53.902 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    53.902    design_1_i/HOGv22_0/U0_n_717
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.452    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.566 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.566    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.680 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.680    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.794 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.794    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.908 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.908    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.022    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.250 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.234    56.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[8]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.124    56.608 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_42/O
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.375 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.375    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.609 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.609    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.726 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.843 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.843    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.960 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.960    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.214 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          1.021    59.236    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.367    59.603 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.603    design_1_i/HOGv22_0/U0_n_725
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.153 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.266    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.380    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.221 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.094    62.316    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.373    62.689 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.689    design_1_i/HOGv22_0/U0_n_729
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.134    65.441    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.373    65.814 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.814    design_1_i/HOGv22_0/U0_n_733
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.364 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.364    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.478    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.592    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.706    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.820    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.934    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.048    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    67.162    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.433 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.041    68.474    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.373    68.847 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    68.847    design_1_i/HOGv22_0/U0_n_737
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.397 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.397    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.625 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.625    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.853 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.853    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.967 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.967    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.081 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.081    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.195 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.001    70.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.106    71.573    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.373    71.946 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.946    design_1_i/HOGv22_0/U0_n_741
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.496 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.952 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.001    72.952    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.066 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.066    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.180    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.294    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.019    74.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.373    74.958 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.958    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.508    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001    75.623    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.307    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.578 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.240    77.818    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.373    78.191 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    78.191    design_1_i/HOGv22_0/U0_n_749
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.841 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    78.841    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.958 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.958    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.075 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.075    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.192 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.192    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.309 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.309    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.426 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.426    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.543 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.543    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.797 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.942    80.739    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.367    81.106 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_41/O
                         net (fo=1, routed)           0.000    81.106    design_1_i/HOGv22_0/U0_n_752
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.639 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    81.640    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.757 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.757    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.991 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.991    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.108 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.108    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.225 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    82.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.342    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.459 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.255    83.714    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X38Y111        LUT3 (Prop_lut3_I2_O)        0.124    83.838 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_55/O
                         net (fo=1, routed)           0.000    83.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_55_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.351 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.351    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_34_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.468 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.468    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_20_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.585 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_6_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.702 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]_i_2/CO[3]
                         net (fo=3, routed)           1.430    86.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin213_in
    SLICE_X40Y111        LUT6 (Prop_lut6_I1_O)        0.124    86.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1/O
                         net (fo=2, routed)           0.000    86.256    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1_n_0
    SLICE_X40Y111        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.650    12.829    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X40Y111        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X40Y111        FDRE (Setup_fdre_C_D)        0.029    12.833    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -86.256    
  -------------------------------------------------------------------
                         slack                                -73.423    

Slack (VIOLATED) :        -70.437ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.416ns  (logic 48.932ns (60.849%)  route 31.484ns (39.151%))
  Logic Levels:           232  (CARRY4=203 LUT2=19 LUT3=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652     2.946    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/Q
                         net (fo=41, routed)          0.858     4.322    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.784     5.230    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124     5.354 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/HOGv22_0/U0_n_48
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.691     6.752    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.329     7.081 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.081    design_1_i/HOGv22_0/U0_n_658
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.631 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.631    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          0.971     8.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     8.954    design_1_i/HOGv22_0/U0_n_662
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.618    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.003 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.875    10.878    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.373    11.251 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.251    design_1_i/HOGv22_0/U0_n_666
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.915    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.029 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.825    13.011    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.329    13.340 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.340    design_1_i/HOGv22_0/U0_n_670
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.890    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.118    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.711    15.057    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.313    15.370 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16/O
                         net (fo=1, routed)           0.000    15.370    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.016    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          0.990    17.120    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.244 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/HOGv22_0/U0_n_678
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.894 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.894    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.128 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.128    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.382 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.826    19.208    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.367    19.575 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    19.575    design_1_i/HOGv22_0/U0_n_682
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.972    21.596    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.329    21.925 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    21.925    design_1_i/HOGv22_0/U0_n_686
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.458 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.458    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.575 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.575    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.692 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.692    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.038 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.690    23.727    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    24.037 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.037    design_1_i/HOGv22_0/U0_n_690
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.587 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.587    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.701 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.701    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.815    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.929 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.929    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.180    26.223    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.347 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.347    design_1_i/HOGv22_0/U0_n_694
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.897 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.958    28.582    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.373    28.955 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    28.955    design_1_i/HOGv22_0/U0_n_698
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.488 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.488    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.839 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.839    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.956 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.956    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.113 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.874    30.987    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    31.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.739    33.226    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.310    33.536 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.536    design_1_i/HOGv22_0/U0_n_182
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.200 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.314 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.314    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.428 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.428    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.542 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.656 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.220    35.876    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.570    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.684    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.798 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.798    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.912 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.912    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.026 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.026    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.297 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.947    38.244    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X40Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.073 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.073    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.187 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.187    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.301 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.301    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.415 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.415    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.529 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.529    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.643 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.643    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.800 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          1.023    40.823    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.329    41.152 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    41.152    design_1_i/HOGv22_0/U0_n_701
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.702 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.702    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.044 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.044    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.272    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.500 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.864    43.364    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.313    43.677 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_32/O
                         net (fo=1, routed)           0.000    43.677    design_1_i/HOGv22_0/U0_n_702
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.053 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.053    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.287 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.287    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.404 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.404    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.521 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.521    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.009    44.647    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.764 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.215    45.979    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X36Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.574 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.574    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.691 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.691    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.808 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.808    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.042 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.009    47.051    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.168    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.285    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.937    48.476    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.367    48.843 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    48.843    design_1_i/HOGv22_0/U0_n_710
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.393    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.507 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.009    49.516    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.630 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.630    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.744 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.744    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.858 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.858    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.972 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.972    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.243 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.980    51.222    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.329    51.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35/O
                         net (fo=1, routed)           0.000    51.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.083 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.083    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.197    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.311 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.311    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.425 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.425    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.539    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.653 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.653    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.881 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.707    53.589    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.313    53.902 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    53.902    design_1_i/HOGv22_0/U0_n_717
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.452    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.566 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.566    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.680 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.680    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.794 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.794    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.908 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.908    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.022    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.250 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.234    56.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[8]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.124    56.608 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_42/O
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.375 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.375    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.609 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.609    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.726 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.843 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.843    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.960 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.960    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.214 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          1.021    59.236    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.367    59.603 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.603    design_1_i/HOGv22_0/U0_n_725
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.153 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.266    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.380    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.221 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.094    62.316    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.373    62.689 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.689    design_1_i/HOGv22_0/U0_n_729
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.134    65.441    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.373    65.814 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.814    design_1_i/HOGv22_0/U0_n_733
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.364 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.364    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.478    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.592    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.706    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.820    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.934    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.048    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    67.162    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.433 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.041    68.474    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.373    68.847 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    68.847    design_1_i/HOGv22_0/U0_n_737
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.397 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.397    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.625 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.625    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.853 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.853    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.967 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.967    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.081 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.081    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.195 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.001    70.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.106    71.573    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.373    71.946 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.946    design_1_i/HOGv22_0/U0_n_741
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.496 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.952 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.001    72.952    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.066 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.066    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.180    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.294    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.019    74.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.373    74.958 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.958    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.508    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001    75.623    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.307    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.578 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.240    77.818    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.373    78.191 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    78.191    design_1_i/HOGv22_0/U0_n_749
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.841 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    78.841    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.958 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.958    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.075 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.075    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.192 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.192    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.309 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.309    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.426 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.426    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.543 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.543    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.797 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.942    80.739    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.367    81.106 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_41/O
                         net (fo=1, routed)           0.000    81.106    design_1_i/HOGv22_0/U0_n_752
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.639 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    81.640    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.757 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.757    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.991 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.991    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.108 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.108    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.225 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    82.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    82.342    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.459 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          0.786    83.245    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio_reg[0][0]
    SLICE_X38Y106        LUT4 (Prop_lut4_I2_O)        0.117    83.362 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[0]_i_1/O
                         net (fo=1, routed)           0.000    83.362    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[31]_1[0]
    SLICE_X38Y106        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.653    12.832    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X38Y106        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X38Y106        FDRE (Setup_fdre_C_D)        0.118    12.925    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -83.362    
  -------------------------------------------------------------------
                         slack                                -70.437    

Slack (VIOLATED) :        -67.750ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        77.641ns  (logic 47.463ns (61.131%)  route 30.178ns (38.869%))
  Logic Levels:           223  (CARRY4=195 LUT2=19 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652     2.946    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[2]/Q
                         net (fo=41, routed)          0.858     4.322    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.784     5.230    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.124     5.354 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/HOGv22_0/U0_n_48
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.691     6.752    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.329     7.081 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.081    design_1_i/HOGv22_0/U0_n_658
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.631 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.631    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.859 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          0.971     8.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X41Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.954 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     8.954    design_1_i/HOGv22_0/U0_n_662
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.618    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.003 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.875    10.878    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.373    11.251 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.251    design_1_i/HOGv22_0/U0_n_666
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.801 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.801    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.915    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.029 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.029    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.825    13.011    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.329    13.340 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.340    design_1_i/HOGv22_0/U0_n_670
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.890    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.118    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.711    15.057    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X37Y55         LUT3 (Prop_lut3_I0_O)        0.313    15.370 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16/O
                         net (fo=1, routed)           0.000    15.370    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_16_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.016    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          0.990    17.120    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.244 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/HOGv22_0/U0_n_678
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.894 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.894    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.128 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.128    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.382 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.826    19.208    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.367    19.575 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    19.575    design_1_i/HOGv22_0/U0_n_682
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.972    21.596    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.329    21.925 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    21.925    design_1_i/HOGv22_0/U0_n_686
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.458 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.458    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.575 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.575    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.692 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.692    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.038 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.690    23.727    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    24.037 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.037    design_1_i/HOGv22_0/U0_n_690
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.587 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.587    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.701 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.701    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.815 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.815    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.929 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.929    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.043 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.180    26.223    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.347 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.347    design_1_i/HOGv22_0/U0_n_694
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.897 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.125 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.624 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.958    28.582    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.373    28.955 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    28.955    design_1_i/HOGv22_0/U0_n_698
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.488 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.488    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.839 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.839    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.956 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.956    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.113 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.874    30.987    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    31.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.739    33.226    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.310    33.536 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.536    design_1_i/HOGv22_0/U0_n_182
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.200 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.314 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.314    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.428 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.428    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.542 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.542    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.656 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.220    35.876    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.570    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.684 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.684    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.798 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.798    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.912 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.912    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.026 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.026    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.297 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.947    38.244    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X40Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.073 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.073    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_25_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.187 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.187    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.301 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.301    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.415 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.415    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.529 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.529    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.643 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.643    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.800 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          1.023    40.823    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.329    41.152 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    41.152    design_1_i/HOGv22_0/U0_n_701
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.702 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.702    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.044 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.044    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.272    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.500 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.864    43.364    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.313    43.677 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_32/O
                         net (fo=1, routed)           0.000    43.677    design_1_i/HOGv22_0/U0_n_702
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.053 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.053    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.287 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.287    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.404 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.404    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.521 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.521    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.009    44.647    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.764 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.215    45.979    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X36Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    46.574 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.574    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.691 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.691    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.808 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.808    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.042 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.009    47.051    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.168    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.285    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.937    48.476    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.367    48.843 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    48.843    design_1_i/HOGv22_0/U0_n_710
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.393    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.507 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.009    49.516    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.630 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.630    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.744 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.744    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.858 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.858    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.972 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.972    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.086 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.086    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.243 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.980    51.222    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.329    51.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35/O
                         net (fo=1, routed)           0.000    51.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_35_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.083 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.083    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.197    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.311 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.311    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.425 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.425    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.539 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.539    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.653 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.653    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.881 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.707    53.589    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.313    53.902 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    53.902    design_1_i/HOGv22_0/U0_n_717
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.452    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.566 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.566    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.680 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.680    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.794 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.794    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.908 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.908    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.022    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.250 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.234    56.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[8]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.124    56.608 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_42/O
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.258 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.258    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.375 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.375    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.609 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.609    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.726 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.843 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.843    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.960 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.960    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.214 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          1.021    59.236    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.367    59.603 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.603    design_1_i/HOGv22_0/U0_n_725
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.153 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.153    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.266 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.266    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.380 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.380    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.221 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.094    62.316    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.373    62.689 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.689    design_1_i/HOGv22_0/U0_n_729
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.239 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.239    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.353 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.353    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.467    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.134    65.441    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.373    65.814 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.814    design_1_i/HOGv22_0/U0_n_733
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.364 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.364    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.478 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.478    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.592 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.592    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.706 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.706    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.820    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.934    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.048    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    67.162    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.433 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.041    68.474    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.373    68.847 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    68.847    design_1_i/HOGv22_0/U0_n_737
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.397 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.397    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.625 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.625    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.853 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.853    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.967 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.967    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.081 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.081    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.195 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.001    70.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.467 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.106    71.573    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.373    71.946 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.946    design_1_i/HOGv22_0/U0_n_741
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.496 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.952 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.001    72.952    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.066 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.066    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.180    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.294    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.019    74.585    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.373    74.958 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.958    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.508    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.001    75.623    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.307    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.578 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.240    77.818    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.373    78.191 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    78.191    design_1_i/HOGv22_0/U0_n_749
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.841 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.001    78.841    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.958 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.958    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.075 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.075    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.192 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.192    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.309 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.309    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.426 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.426    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.543 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.543    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.797 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.423    80.220    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/ratio10_in[0]
    SLICE_X39Y107        LUT4 (Prop_lut4_I2_O)        0.367    80.587 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[1]_i_1/O
                         net (fo=1, routed)           0.000    80.587    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[31]_1[1]
    SLICE_X39Y107        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.652    12.831    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X39Y107        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X39Y107        FDRE (Setup_fdre_C_D)        0.031    12.837    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -80.587    
  -------------------------------------------------------------------
                         slack                                -67.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.246%)  route 0.313ns (62.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.553     0.889    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[0]/Q
                         net (fo=1, routed)           0.313     1.343    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg_n_0_[0]
    SLICE_X53Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.388 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.388    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[0]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.907     1.273    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.092     1.330    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.854%)  route 0.252ns (64.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.636     0.972    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/Q
                         net (fo=11, routed)          0.252     1.365    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[2]
    SLICE_X53Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.906     1.272    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y106        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[2]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X53Y106        FDRE (Hold_fdre_C_D)         0.070     1.303    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A3/sv_pixel_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.256ns (55.767%)  route 0.203ns (44.233%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.563     0.899    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X47Y48         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[8]/Q
                         net (fo=2, routed)           0.203     1.243    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[279]_0[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.288 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/sv_pixel_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/sv_pixel_out_reg[3]_0[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.358 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/sv_pixel_out0_carry/O[0]
                         net (fo=1, routed)           0.000     1.358    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/sv_pixel_out0[0]
    SLICE_X42Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/sv_pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.825     1.191    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/s00_axis_aclk
    SLICE_X42Y50         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/sv_pixel_out_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.134     1.295    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/sv_pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.496%)  route 0.197ns (46.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.633     0.969    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.128     1.097 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_reg/Q
                         net (fo=2, routed)           0.197     1.294    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_5
    SLICE_X47Y107        LUT6 (Prop_lut6_I3_O)        0.099     1.393 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.393    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0
    SLICE_X47Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.909     1.275    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X47Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.091     1.327    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.128%)  route 0.168ns (46.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.639     0.975    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_reg[1]/Q
                         net (fo=4, routed)           0.168     1.284    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2[1]
    SLICE_X44Y98         LUT5 (Prop_lut5_I4_O)        0.049     1.333 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_im2[2]
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y98         FDRE (Hold_fdre_C_D)         0.107     1.263    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.729%)  route 0.304ns (59.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.558     0.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/m_axi_mm2s_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/Q
                         net (fo=3, routed)           0.304     1.362    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_halt_cmplt
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.407 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_halted_set_i_1/O
                         net (fo=1, routed)           0.000     1.407    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0
    SLICE_X35Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.910     1.276    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/s_axi_lite_aclk
    SLICE_X35Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set_reg/C
                         clock pessimism             -0.035     1.241    
    SLICE_X35Y107        FDRE (Hold_fdre_C_D)         0.091     1.332    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.192ns (52.846%)  route 0.171ns (47.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.639     0.975    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_reg[1]/Q
                         net (fo=4, routed)           0.171     1.287    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/I_STRT_STRB_GEN/Q[1]
    SLICE_X44Y98         LUT5 (Prop_lut5_I4_O)        0.051     1.338 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/I_STRT_STRB_GEN/GEN_4BIT_CASE.lsig_end_vect/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_4BIT_CASE.lsig_end_vect[3]
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y98         FDRE (Hold_fdre_C_D)         0.107     1.263    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.001%)  route 0.319ns (57.999%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.578     0.914    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X57Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=4, routed)           0.172     1.226    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[6]
    SLICE_X57Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.271 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2/O
                         net (fo=2, routed)           0.147     1.419    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/leaving_empty0
    SLICE_X58Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.464 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     1.464    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst_n_8
    SLICE_X58Y100        FDSE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.934     1.300    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X58Y100        FDSE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDSE (Hold_fdse_C_D)         0.121     1.386    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.598%)  route 0.168ns (47.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.639     0.975    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_reg[1]/Q
                         net (fo=4, routed)           0.168     1.284    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2[1]
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.329 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3[1]_i_1_n_0
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X44Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y98         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.274%)  route 0.170ns (47.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.639     0.975    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X47Y101        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[3]/Q
                         net (fo=4, routed)           0.170     1.286    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg_n_0_[3]
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.331 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_i_1/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_im2
    SLICE_X45Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_ireg3_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y50    design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y56    design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y56    design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y56    design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y57    design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y103   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          117  Failing Endpoints,  Worst Slack       -7.156ns,  Total Violation     -539.456ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.156ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.615ns  (logic 0.580ns (3.491%)  route 16.035ns (96.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.755     3.049    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.425     5.930    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.054 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)       13.610    19.664    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X26Y44         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.572    12.752    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X26Y44         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_2/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X26Y44         FDCE (Recov_fdce_C_CLR)     -0.319    12.508    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                         -19.664    
  -------------------------------------------------------------------
                         slack                                 -7.156    

Slack (VIOLATED) :        -7.156ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.615ns  (logic 0.580ns (3.491%)  route 16.035ns (96.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.755     3.049    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.425     5.930    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.054 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)       13.610    19.664    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X26Y44         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.572    12.752    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X26Y44         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_3/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X26Y44         FDCE (Recov_fdce_C_CLR)     -0.319    12.508    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                         -19.664    
  -------------------------------------------------------------------
                         slack                                 -7.156    

Slack (VIOLATED) :        -7.041ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_4/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.422ns  (logic 0.580ns (3.532%)  route 15.842ns (96.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.755     3.049    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.425     5.930    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.054 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)       13.417    19.471    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X32Y42         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.494    12.674    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X32Y42         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_4/C
                         clock pessimism              0.230    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X32Y42         FDCE (Recov_fdce_C_CLR)     -0.319    12.430    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -19.471    
  -------------------------------------------------------------------
                         slack                                 -7.041    

Slack (VIOLATED) :        -7.041ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_5/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.422ns  (logic 0.580ns (3.532%)  route 15.842ns (96.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.755     3.049    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.425     5.930    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.054 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)       13.417    19.471    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X32Y42         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.494    12.674    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X32Y42         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_5/C
                         clock pessimism              0.230    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X32Y42         FDCE (Recov_fdce_C_CLR)     -0.319    12.430    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_5
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -19.471    
  -------------------------------------------------------------------
                         slack                                 -7.041    

Slack (VIOLATED) :        -7.041ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_6/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.422ns  (logic 0.580ns (3.532%)  route 15.842ns (96.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.755     3.049    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.425     5.930    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.054 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)       13.417    19.471    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X32Y42         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.494    12.674    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X32Y42         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_6/C
                         clock pessimism              0.230    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X32Y42         FDCE (Recov_fdce_C_CLR)     -0.319    12.430    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_6
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -19.471    
  -------------------------------------------------------------------
                         slack                                 -7.041    

Slack (VIOLATED) :        -7.041ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_7/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.422ns  (logic 0.580ns (3.532%)  route 15.842ns (96.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.755     3.049    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.425     5.930    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.054 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)       13.417    19.471    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X32Y42         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.494    12.674    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X32Y42         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_7/C
                         clock pessimism              0.230    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X32Y42         FDCE (Recov_fdce_C_CLR)     -0.319    12.430    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -19.471    
  -------------------------------------------------------------------
                         slack                                 -7.041    

Slack (VIOLATED) :        -6.863ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_12/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.245ns  (logic 0.580ns (3.570%)  route 15.665ns (96.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.755     3.049    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.425     5.930    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.054 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)       13.240    19.294    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X32Y44         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.495    12.674    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X32Y44         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_12/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.319    12.431    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -19.294    
  -------------------------------------------------------------------
                         slack                                 -6.863    

Slack (VIOLATED) :        -6.863ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_13/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.245ns  (logic 0.580ns (3.570%)  route 15.665ns (96.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.755     3.049    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.425     5.930    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.054 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)       13.240    19.294    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X32Y44         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.495    12.674    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X32Y44         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_13/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.319    12.431    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_13
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -19.294    
  -------------------------------------------------------------------
                         slack                                 -6.863    

Slack (VIOLATED) :        -6.724ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_10/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.106ns  (logic 0.580ns (3.601%)  route 15.526ns (96.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.755     3.049    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.425     5.930    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.054 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)       13.101    19.155    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X32Y43         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.495    12.674    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X32Y43         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_10/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.319    12.431    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -19.155    
  -------------------------------------------------------------------
                         slack                                 -6.724    

Slack (VIOLATED) :        -6.724ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_11/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.106ns  (logic 0.580ns (3.601%)  route 15.526ns (96.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.755     3.049    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          2.425     5.930    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.054 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)       13.101    19.155    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X32Y43         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        1.495    12.674    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X32Y43         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_11/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.319    12.431    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -19.155    
  -------------------------------------------------------------------
                         slack                                 -6.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.274ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[558]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.186ns (4.389%)  route 4.052ns (95.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.595     0.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.954     2.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.071 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)        3.098     5.169    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X30Y49         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[558]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.859     1.225    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X30Y49         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[558]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[558]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[559]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.186ns (4.389%)  route 4.052ns (95.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.595     0.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.954     2.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.071 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)        3.098     5.169    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X30Y49         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[559]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.859     1.225    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X30Y49         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[559]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[559]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[566]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.186ns (4.389%)  route 4.052ns (95.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.595     0.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.954     2.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.071 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)        3.098     5.169    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X30Y49         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[566]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.859     1.225    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X30Y49         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[566]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[566]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[567]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.186ns (4.389%)  route 4.052ns (95.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.595     0.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.954     2.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.071 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)        3.098     5.169    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X30Y49         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[567]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.859     1.225    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X30Y49         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[567]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[567]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.534ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[553]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.186ns (4.158%)  route 4.287ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.595     0.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.954     2.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.071 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)        3.333     5.404    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X28Y48         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[553]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.859     1.225    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X28Y48         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[553]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.870    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[553]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           5.404    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[555]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.186ns (4.158%)  route 4.287ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.595     0.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.954     2.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.071 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)        3.333     5.404    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X28Y48         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[555]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.859     1.225    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X28Y48         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[555]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.870    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[555]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           5.404    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[556]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.186ns (4.158%)  route 4.287ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.595     0.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.954     2.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.071 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)        3.333     5.404    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X28Y48         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[556]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.859     1.225    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X28Y48         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[556]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.870    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[556]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           5.404    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[557]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.186ns (4.158%)  route 4.287ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.595     0.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.954     2.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.071 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)        3.333     5.404    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X28Y48         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[557]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.859     1.225    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X28Y48         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[557]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.870    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[557]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           5.404    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[561]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.186ns (4.158%)  route 4.287ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.595     0.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.954     2.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.071 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)        3.333     5.404    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X28Y48         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[561]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.859     1.225    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X28Y48         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[561]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.870    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[561]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           5.404    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[563]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.186ns (4.158%)  route 4.287ns (95.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.595     0.931    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.954     2.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X49Y102        LUT1 (Prop_lut1_I0_O)        0.045     2.071 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3288, routed)        3.333     5.404    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X28Y48         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[563]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6119, routed)        0.859     1.225    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X28Y48         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[563]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.870    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[563]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           5.404    
  -------------------------------------------------------------------
                         slack                                  4.534    





