ISim log file
Running: D:\single_CPU\test_isim_beh.exe -gui -tclbatch isim.cmd -wdb D:/single_CPU/test_isim_beh.wdb 
ISim M.81d (signature 0xcb73ee62)
This is a Full version of ISim.
WARNING:  For instance alut/m0/, width 1 of formal port Ctr is not equal to width 32 of actual constant.
WARNING:  For instance alut/m1/, width 1 of formal port Ctr is not equal to width 32 of actual constant.
WARNING: File "D:/single_CPU/test.v" Line 43.  For instance test/uut/, width 32 of formal port o_ins is not equal to width 1 of actual signal o_ins.
WARNING: File "D:/single_CPU/test.v" Line 44.  For instance test/uut/, width 32 of formal port o_pc is not equal to width 1 of actual signal o_pc.
WARNING: File "D:/single_CPU/test.v" Line 46.  For instance test/uut/, width 32 of formal port dpdata is not equal to width 1 of actual signal dpdata.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Finished circuit initialization process.
