-- generated by newgenasym Wed Jul 30 14:12:41 2003

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity gs8161z36t_133i is
    port (    
	A:         IN     STD_LOGIC_VECTOR (18 DOWNTO 0);    
	ADV:       IN     STD_LOGIC;    
	\ba*\:     IN     STD_LOGIC;    
	\bb*\:     IN     STD_LOGIC;    
	\bc*\:     IN     STD_LOGIC;    
	\bd*\:     IN     STD_LOGIC;    
	CK:        IN     STD_LOGIC;    
	\cke*\:    IN     STD_LOGIC;    
	DQA:       INOUT  STD_LOGIC_VECTOR (9 DOWNTO 1);    
	DQB:       INOUT  STD_LOGIC_VECTOR (9 DOWNTO 1);    
	DQC:       INOUT  STD_LOGIC_VECTOR (9 DOWNTO 1);    
	DQD:       INOUT  STD_LOGIC_VECTOR (9 DOWNTO 1);    
	\e1*\:     IN     STD_LOGIC;    
	E2:        IN     STD_LOGIC;    
	\e3*\:     IN     STD_LOGIC;    
	\ft*\:     IN     STD_LOGIC;    
	\g*\:      IN     STD_LOGIC;    
	\lbo*\:    IN     STD_LOGIC;    
	TCK:       IN     STD_LOGIC;    
	TDI:       IN     STD_LOGIC;    
	TDO:       IN     STD_LOGIC;    
	TMS:       IN     STD_LOGIC;    
	\w*\:      IN     STD_LOGIC;    
	ZZ:        IN     STD_LOGIC);
end gs8161z36t_133i;
