xmverilog(64): 20.09-s007: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xmverilog	20.09-s007: Started on Mar 08, 2023 at 19:29:18 CST
ncverilog
	register_tb.v
	+define+FSDB_ALL
	+access+r
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
file: register_tb.v
	module worklib.register_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.register_tb:v <0x4ac60f70>
			streams:   4, words: 18435
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               13      13
		Scalar wires:             3       -
		Vectored wires:           6       -
		Always blocks:            4       4
		Initial blocks:           2       2
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.register_tb:v
Loading snapshot worklib.register_tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/xcelium/files/xmsimrc
xcelium> run
FSDB Dumper for IUS, Release Verdi_N-2017.12, Linux x86_64/64bit, 11/12/2017
(C) 1996 - 2017 by Synopsys, Inc.
***********************************************************************
*  ERROR -                                                            *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'register.fsdb'
*Verdi* : Begin traversing the scope (register_tb.R1), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.




        ****************************               
        **                        **       |__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


Simulation complete via $finish(1) at time 850 NS + 0
./register_tb.v:120 			$finish;
xcelium> exit
TOOL:	xmverilog	20.09-s007: Exiting on Mar 08, 2023 at 19:29:19 CST  (total: 00:00:01)
