

================================================================
== Vitis HLS Report for 'trVecAccum'
================================================================
* Date:           Sun Jun 23 03:33:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max  |   Type  |
    +---------+---------+----------+----------+------+--------+---------+
    |     1537|   328449|  7.685 us|  1.642 ms|  1538|  328450|       no|
    +---------+---------+----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+-----------+----------+-----+------+---------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min    |    max   | min |  max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+-----------+----------+-----+------+---------+
        |grp_trVecAccum_Pipeline_loop_1_fu_81  |trVecAccum_Pipeline_loop_1  |        2|     1279|  10.000 ns|  6.395 us|    2|  1279|       no|
        +--------------------------------------+----------------------------+---------+---------+-----------+----------+-----+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |     1536|   328448|  6 ~ 1283|          -|          -|   256|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10]   --->   Operation 6 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 's_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:8]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln12 = store i9 0, i9 %i" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 14 'store' 'store_ln12' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln10 = store i17 0, i17 %ii" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10]   --->   Operation 15 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln12 = br void %loop_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 16 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ii_1 = load i17 %ii" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 17 'load' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i17 %ii_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 19 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i9 %i_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 20 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.90ns)   --->   "%icmp_ln12 = icmp_eq  i9 %i_1, i9 256" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 21 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.90ns)   --->   "%add_ln12 = add i9 %i_1, i9 1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 22 'add' 'add_ln12' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %loop_1.split, void %for.end14" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 23 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %i_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 24 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln12" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 25 'getelementptr' 'r_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.29ns)   --->   "%r_load = load i16 %r_addr" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 26 'load' 'r_load' <Predicate = (!icmp_ln12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %i_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 27 'zext' 'zext_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (1.08ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 28 'mul' 'mul_ln17' <Predicate = (!icmp_ln12)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (1.12ns)   --->   "%add_ln18 = add i17 %ii_1, i17 256" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:18]   --->   Operation 29 'add' 'add_ln18' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln12 = store i9 %add_ln12, i9 %i" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 30 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln10 = store i17 %add_ln18, i17 %ii" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:10]   --->   Operation 31 'store' 'store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:20]   --->   Operation 32 'ret' 'ret_ln20' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 33 [1/2] (1.29ns)   --->   "%r_load = load i16 %r_addr" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 33 'load' 'r_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%s = bitcast i32 %r_load" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 34 'bitcast' 's' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.33ns)   --->   "%call_ln13 = call void @trVecAccum_Pipeline_loop_1, i32 %s, i8 %trunc_ln12_1, i16 %trunc_ln12, i32 %a, i32 %s_1_loc" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 35 'call' 'call_ln13' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 36 [2/3] (1.08ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 36 'mul' 'mul_ln17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln13 = call void @trVecAccum_Pipeline_loop_1, i32 %s, i8 %trunc_ln12_1, i16 %trunc_ln12, i32 %a, i32 %s_1_loc" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:13]   --->   Operation 37 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 38 'mul' 'mul_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17 = add i16 %mul_ln17, i16 7" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 39 'add' 'add_ln17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 41 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%s_1_loc_load = load i32 %s_1_loc"   --->   Operation 42 'load' 's_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17 = add i16 %mul_ln17, i16 7" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 43 'add' 'add_ln17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i16 %add_ln17" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 44 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %s_1_loc_load" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 45 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr i32 %r, i64 0, i64 %zext_ln17_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 46 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.29ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i16 %r_addr_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:17]   --->   Operation 47 'store' 'store_ln17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln12 = br void %loop_1" [HLS-benchmarks/C-Slow/trVecAccum/trVecAccum.cpp:12]   --->   Operation 48 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii                     (alloca           ) [ 011111]
i                      (alloca           ) [ 011111]
s_1_loc                (alloca           ) [ 001111]
spectopmodule_ln8      (spectopmodule    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
store_ln12             (store            ) [ 000000]
store_ln10             (store            ) [ 000000]
br_ln12                (br               ) [ 000000]
ii_1                   (load             ) [ 000000]
i_1                    (load             ) [ 000000]
trunc_ln12             (trunc            ) [ 000110]
trunc_ln12_1           (trunc            ) [ 000110]
icmp_ln12              (icmp             ) [ 001111]
add_ln12               (add              ) [ 000000]
br_ln12                (br               ) [ 000000]
zext_ln12              (zext             ) [ 000000]
r_addr                 (getelementptr    ) [ 000100]
zext_ln17              (zext             ) [ 000110]
add_ln18               (add              ) [ 000000]
store_ln12             (store            ) [ 000000]
store_ln10             (store            ) [ 000000]
ret_ln20               (ret              ) [ 000000]
r_load                 (load             ) [ 000000]
s                      (bitcast          ) [ 000010]
call_ln13              (call             ) [ 000000]
mul_ln17               (mul              ) [ 000001]
speclooptripcount_ln12 (speclooptripcount) [ 000000]
specloopname_ln12      (specloopname     ) [ 000000]
s_1_loc_load           (load             ) [ 000000]
add_ln17               (add              ) [ 000000]
zext_ln17_1            (zext             ) [ 000000]
bitcast_ln17           (bitcast          ) [ 000000]
r_addr_1               (getelementptr    ) [ 000000]
store_ln17             (store            ) [ 000000]
br_ln12                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trVecAccum_Pipeline_loop_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="ii_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="s_1_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_1_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="r_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="0"/>
<pin id="64" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_load/2 store_ln17/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="r_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="16" slack="0"/>
<pin id="77" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_1/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_trVecAccum_Pipeline_loop_1_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="1"/>
<pin id="85" dir="0" index="3" bw="16" slack="1"/>
<pin id="86" dir="0" index="4" bw="32" slack="0"/>
<pin id="87" dir="0" index="5" bw="32" slack="2"/>
<pin id="88" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln12_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="9" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln10_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="17" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="ii_1_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="17" slack="1"/>
<pin id="103" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_1_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="1"/>
<pin id="106" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln12_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="17" slack="0"/>
<pin id="109" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="trunc_ln12_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln12_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="0"/>
<pin id="117" dir="0" index="1" bw="9" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln12_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln12_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln17_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln18_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="17" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln12_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="1"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln10_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="17" slack="0"/>
<pin id="149" dir="0" index="1" bw="17" slack="1"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="s/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="s_1_loc_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="4"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_1_loc_load/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln17_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="bitcast_ln17_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/5 "/>
</bind>
</comp>

<comp id="169" class="1007" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="0" index="1" bw="9" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17/2 add_ln17/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="ii_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="17" slack="0"/>
<pin id="180" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="192" class="1005" name="s_1_loc_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2"/>
<pin id="194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="s_1_loc "/>
</bind>
</comp>

<comp id="198" class="1005" name="trunc_ln12_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="203" class="1005" name="trunc_ln12_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="r_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="1"/>
<pin id="213" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="zext_ln17_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="1"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="222" class="1005" name="s_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="81" pin=4"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="110"><net_src comp="101" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="104" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="104" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="104" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="135"><net_src comp="104" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="101" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="121" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="136" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="67" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="174"><net_src comp="132" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="132" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="181"><net_src comp="48" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="188"><net_src comp="52" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="195"><net_src comp="56" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="81" pin=5"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="201"><net_src comp="107" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="81" pin=3"/></net>

<net id="206"><net_src comp="111" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="214"><net_src comp="60" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="219"><net_src comp="132" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="225"><net_src comp="152" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="81" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {5 }
 - Input state : 
	Port: trVecAccum : a | {3 4 }
	Port: trVecAccum : r | {2 3 }
  - Chain level:
	State 1
		store_ln12 : 1
		store_ln10 : 1
	State 2
		trunc_ln12 : 1
		trunc_ln12_1 : 1
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		zext_ln12 : 1
		r_addr : 2
		r_load : 3
		zext_ln17 : 1
		mul_ln17 : 2
		add_ln18 : 1
		store_ln12 : 2
		store_ln10 : 2
	State 3
		s : 1
		call_ln13 : 2
	State 4
		add_ln17 : 1
	State 5
		zext_ln17_1 : 1
		bitcast_ln17 : 1
		r_addr_1 : 2
		store_ln17 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_trVecAccum_Pipeline_loop_1_fu_81 |    2    |   1.38  |   390   |   276   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    add   |            add_ln12_fu_121           |    0    |    0    |    0    |    16   |
|          |            add_ln18_fu_136           |    0    |    0    |    0    |    24   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   icmp   |           icmp_ln12_fu_115           |    0    |    0    |    0    |    16   |
|----------|--------------------------------------|---------|---------|---------|---------|
|  muladd  |              grp_fu_169              |    1    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   trunc  |           trunc_ln12_fu_107          |    0    |    0    |    0    |    0    |
|          |          trunc_ln12_1_fu_111         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           zext_ln12_fu_127           |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln17_fu_132           |    0    |    0    |    0    |    0    |
|          |          zext_ln17_1_fu_160          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    3    |   1.38  |   390   |   332   |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_185     |    9   |
|     ii_reg_178     |   17   |
|   r_addr_reg_211   |   16   |
|   s_1_loc_reg_192  |   32   |
|      s_reg_222     |   32   |
|trunc_ln12_1_reg_203|    8   |
| trunc_ln12_reg_198 |   16   |
|  zext_ln17_reg_216 |   16   |
+--------------------+--------+
|        Total       |   146  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|           grp_access_fu_67           |  p0  |   3  |  16  |   48   ||    14   |
| grp_trVecAccum_Pipeline_loop_1_fu_81 |  p1  |   2  |  32  |   64   ||    9    |
|              grp_fu_169              |  p0  |   2  |   9  |   18   ||    9    |
|              grp_fu_169              |  p1  |   2  |   9  |   18   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   148  || 1.88214 ||    41   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    1   |   390  |   332  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   146  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   536  |   373  |
+-----------+--------+--------+--------+--------+
