============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Aug 05 2025  08:01:41 am
  Module:                 poker_player
  Operating conditions:   PVT_1P32V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (7856 ps) Setup Check with Pin u_fsm_card_counter_reg[2]/CK->D
          Group: clk
     Startpoint: (F) cr_rdata[2]
          Clock: (R) clk
       Endpoint: (R) u_fsm_card_counter_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      11                  
     Required Time:=    9989                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     133                  
             Slack:=    7856                  

Exceptions/Constraints:
  input_delay             2000            constraints.sdc_line_2_9_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  cr_rdata[2]                 -       -     F     (arrival)        3  0.9     0     0    2000    (-,-) 
  g27388__4319/Y              -       A->Y  F     OR4X1LVT         1  0.5     9    40    2040    (-,-) 
  g27350__2883/Y              -       A2->Y R     OAI31X1LVT       2  0.6    22    15    2056    (-,-) 
  g24962/Y                    -       A->Y  F     INVXLLVT         1  0.5     8     9    2064    (-,-) 
  g24940__5115/Y              -       A0->Y R     OAI211X1LVT      1  0.3    16    14    2078    (-,-) 
  g24937/Y                    -       A->Y  F     INVXLLVT         2  1.0    10     9    2087    (-,-) 
  g24924__3680/Y              -       B0->Y R     OAI211X1LVT      2  0.9    21     9    2097    (-,-) 
  g24920/Y                    -       A->Y  F     INVXLLVT         1  0.3     6     8    2104    (-,-) 
  g24908__5477/Y              -       B0->Y R     OAI21XLLVT       1  0.6    19     8    2112    (-,-) 
  g24885__2883/Y              -       B0->Y F     AOI32X1LVT       1  0.3    26    11    2123    (-,-) 
  g24884/Y                    -       A->Y  R     INVXLLVT         1  0.5     9    10    2133    (-,-) 
  u_fsm_card_counter_reg[2]/D <<<     -     R     DFFRHQX1LVT      1    -     -     0    2133    (-,-) 
#------------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Aug 05 2025  08:01:41 am
  Module:                 poker_player
  Operating conditions:   PVT_1P32V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

  Instance   Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
------------------------------------------------------------------------------
poker_player                302    735.300     0.000      735.300 <none> (D)  
  (D) = wireload is default in technology library
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Instance: /poker_player
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     2.31439e-07  4.82749e-06  5.50057e-07  5.60898e-06  62.80%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     2.75443e-07  1.99758e-06  1.05012e-06  3.32314e-06  37.20%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     5.06881e-07  6.82506e-06  1.60018e-06  8.93212e-06 100.00%
  Percentage           5.67%       76.41%       17.91%      100.00% 100.00%
  -------------------------------------------------------------------------
