###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:42:39 2022
#  Design:            Integrator
#  Command:           timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.551
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.208
- Arrival Time                 20.511
= Slack Time                   29.697
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.697 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   29.699 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   30.381 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   30.460 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   31.225 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   31.225 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   32.114 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   32.114 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   32.994 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   32.994 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   34.004 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   34.004 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   34.882 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   34.883 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   35.800 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.103 |   35.800 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.024 |   36.721 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   36.722 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   37.609 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   37.609 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   38.541 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   38.558 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   39.468 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   39.468 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   40.488 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.828 |   40.525 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   41.391 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   41.392 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  12.531 |   42.228 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.532 |   42.228 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  13.369 |   43.066 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.369 |   43.066 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  14.203 |   43.900 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   43.900 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  15.036 |   44.733 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.036 |   44.733 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  15.891 |   45.588 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.891 |   45.588 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.837 |  16.728 |   46.425 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.728 |   46.425 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.832 |  17.560 |   47.257 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.561 |   47.258 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.824 |  18.385 |   48.082 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.385 |   48.082 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.831 |  19.216 |   48.913 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.217 |   48.914 | 
     | add_123_40/g517/CO                 |   v   | add_123_40/n_40                  | FA_5VX1    | 0.737 |  19.954 |   49.651 | 
     | add_123_40/g516/A                  |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  19.954 |   49.651 | 
     | add_123_40/g516/Q                  |   v   | Out[21]                          | EO3_5VX1   | 0.534 |  20.488 |   50.185 | 
     | Delay2_reg_reg[0][21]/D            |   v   | Out[21]                          | DFRRQ_5VX1 | 0.023 |  20.511 |   50.208 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -29.697 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -29.697 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -29.249 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -29.247 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -28.742 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -28.738 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.336
- Arrival Time                 20.335
= Slack Time                   30.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.001 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   30.003 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   30.685 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   30.764 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   31.529 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   31.530 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   32.418 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   32.419 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   33.298 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   33.298 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   34.308 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   34.308 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   35.186 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   35.187 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   36.104 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.103 |   36.105 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.024 |   37.026 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   37.026 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   37.913 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   37.913 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   38.845 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   38.863 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   39.772 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   39.772 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   40.792 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.828 |   40.830 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   41.696 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   41.696 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  12.531 |   42.532 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.532 |   42.533 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  13.369 |   43.370 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.369 |   43.370 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  14.203 |   44.204 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   44.204 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  15.036 |   45.037 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.036 |   45.038 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  15.891 |   45.892 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.891 |   45.892 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.837 |  16.728 |   46.729 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.728 |   46.729 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.832 |  17.560 |   47.561 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.561 |   47.562 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.824 |  18.385 |   48.386 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.385 |   48.386 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.831 |  19.216 |   49.217 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.217 |   49.218 | 
     | add_123_40/g517/S                  |   ^   | Out[20]                          | FA_5VX1    | 1.118 |  20.334 |   50.335 | 
     | Delay2_reg_reg[0][20]/D            |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  20.335 |   50.336 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -30.001 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -30.001 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -29.554 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -29.551 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -29.046 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -29.042 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 19.496
= Slack Time                   30.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.841 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   30.843 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   31.525 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   31.604 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   32.369 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.529 |   32.369 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   33.258 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   33.258 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   34.138 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   34.138 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   35.147 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   35.148 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   36.026 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   36.026 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   36.944 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.104 |   36.944 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.025 |   37.865 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   37.866 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   38.752 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   38.753 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   39.685 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.862 |   39.702 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   40.611 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   40.612 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   41.632 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.829 |   41.669 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   42.535 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   42.535 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  12.531 |   43.372 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.532 |   43.372 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  13.369 |   44.209 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.369 |   44.210 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  14.203 |   45.043 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   45.044 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  15.036 |   45.877 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.037 |   45.877 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  15.891 |   46.732 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.891 |   46.732 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.837 |  16.728 |   47.569 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.728 |   47.569 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.832 |  17.560 |   48.401 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.561 |   48.401 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.824 |  18.385 |   49.225 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.385 |   49.226 | 
     | add_123_40/g518/S                  |   ^   | Out[19]                          | FA_5VX1    | 1.111 |  19.496 |   50.337 | 
     | Delay2_reg_reg[0][19]/D            |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  19.496 |   50.337 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -30.841 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -30.841 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -30.393 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -30.390 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -29.886 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -29.881 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.335
- Arrival Time                 18.702
= Slack Time                   31.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   31.633 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   31.636 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   32.318 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   32.397 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   33.162 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.529 |   33.162 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   34.051 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   34.051 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   34.931 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   34.931 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   35.940 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   35.941 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   36.819 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   36.819 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   37.736 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.104 |   37.737 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.025 |   38.658 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   38.659 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   39.545 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   39.546 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   40.478 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.862 |   40.495 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   41.404 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   41.405 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   42.425 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.829 |   42.462 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   43.328 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   43.328 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  12.531 |   44.165 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.532 |   44.165 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  13.369 |   45.002 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.369 |   45.003 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  14.203 |   45.836 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   45.837 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  15.036 |   46.670 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.037 |   46.670 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  15.891 |   47.524 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.891 |   47.525 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.837 |  16.728 |   48.362 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.728 |   48.362 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.832 |  17.560 |   49.194 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.561 |   49.194 | 
     | add_123_40/g519/S                  |   ^   | Out[18]                          | FA_5VX1    | 1.126 |  18.687 |   50.320 | 
     | Delay2_reg_reg[0][18]/D            |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.014 |  18.702 |   50.335 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -31.633 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -31.633 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -31.186 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -31.183 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -30.678 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -30.674 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.959
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.339
- Arrival Time                 17.822
= Slack Time                   32.517
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   32.517 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   32.519 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   33.201 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   33.280 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   34.045 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   34.045 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   34.934 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   34.934 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   35.814 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   35.814 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   36.823 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   36.824 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   37.702 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   37.702 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   38.620 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.103 |   38.620 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.024 |   39.541 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   39.542 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   40.428 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   40.429 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   41.361 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   41.378 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   42.287 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   42.288 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   43.308 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.828 |   43.345 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   44.211 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   44.211 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  12.531 |   45.048 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.532 |   45.048 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  13.369 |   45.885 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.369 |   45.886 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  14.203 |   46.719 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   46.720 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  15.036 |   47.553 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.036 |   47.553 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  15.891 |   48.408 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.891 |   48.408 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.837 |  16.728 |   49.245 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.728 |   49.245 | 
     | add_123_40/g520/S                  |   ^   | Out[17]                          | FA_5VX1    | 1.094 |  17.822 |   50.339 | 
     | Delay2_reg_reg[0][17]/D            |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  17.822 |   50.339 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -32.517 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -32.517 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -32.069 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -32.067 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -31.562 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.959 |  -31.558 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 17.003
= Slack Time                   33.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   33.334 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   33.337 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   34.019 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   34.098 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   34.863 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   34.863 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   35.752 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   35.752 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   36.632 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   36.632 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   37.641 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   37.641 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   38.520 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   38.520 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   39.437 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.104 |   39.438 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.025 |   40.359 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   40.359 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   41.246 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   41.246 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   42.178 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   42.196 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   43.105 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   43.106 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   44.126 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.829 |   44.163 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   45.029 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   45.029 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  12.531 |   45.866 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.532 |   45.866 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  13.369 |   46.703 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.369 |   46.703 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  14.203 |   47.537 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   47.537 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  15.036 |   48.371 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.037 |   48.371 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.854 |  15.891 |   49.225 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.891 |   49.226 | 
     | add_123_40/g521/S                  |   ^   | Out[16]                          | FA_5VX1    | 1.111 |  17.003 |   50.337 | 
     | Delay2_reg_reg[0][16]/D            |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  17.003 |   50.337 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -33.334 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -33.334 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -32.887 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.450 |  -32.884 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.505 |   0.955 |  -32.379 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.958 |  -32.376 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 16.138
= Slack Time                   34.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   34.199 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   34.201 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   34.883 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   34.962 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   35.727 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   35.727 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   36.616 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   36.616 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   37.496 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   37.496 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   38.505 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   38.506 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   39.384 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   39.384 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   40.302 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.104 |   40.302 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.025 |   41.223 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   41.224 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   42.110 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   42.111 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   43.043 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   43.060 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   43.969 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   43.970 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   44.990 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.829 |   45.027 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   45.893 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   45.893 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  12.531 |   46.730 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.532 |   46.730 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  13.369 |   47.567 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.369 |   47.568 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  14.203 |   48.401 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   48.402 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.833 |  15.036 |   49.235 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.037 |   49.235 | 
     | add_123_40/g522/S                  |   ^   | Out[15]                          | FA_5VX1    | 1.101 |  16.138 |   50.336 | 
     | Delay2_reg_reg[0][15]/D            |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  16.138 |   50.337 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -34.199 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -34.199 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -33.751 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -33.749 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -33.244 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.002 |   0.957 |  -33.241 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 15.301
= Slack Time                   35.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.035 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   35.038 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   35.720 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   35.799 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   36.564 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   36.564 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   37.453 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   37.453 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   38.333 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   38.333 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   39.342 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   39.342 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   40.221 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   40.221 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   41.138 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.103 |   41.139 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.024 |   42.060 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   42.060 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   42.947 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   42.947 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   43.879 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   43.897 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   44.806 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   44.807 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   45.827 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.828 |   45.864 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   46.730 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   46.730 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  12.531 |   47.567 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.532 |   47.567 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  13.369 |   48.404 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.369 |   48.404 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.834 |  14.203 |   49.238 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   49.238 | 
     | add_123_40/g523/S                  |   ^   | Out[14]                          | FA_5VX1    | 1.098 |  15.301 |   50.337 | 
     | Delay2_reg_reg[0][14]/D            |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  15.301 |   50.337 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -35.035 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -35.035 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -34.588 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -34.585 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -34.081 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.002 |   0.957 |  -34.078 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 14.470
= Slack Time                   35.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.867 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   35.869 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   36.551 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   36.630 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   37.395 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   37.395 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   38.284 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   38.284 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   39.164 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   39.164 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   40.173 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   40.174 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   41.052 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   41.052 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   41.970 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.103 |   41.970 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.024 |   42.891 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   42.892 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   43.778 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   43.779 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   44.711 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   44.728 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   45.638 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   45.638 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   46.658 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.828 |   46.695 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   47.561 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   47.562 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  12.531 |   48.398 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.532 |   48.398 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.837 |  13.369 |   49.236 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.369 |   49.236 | 
     | add_123_40/g524/S                  |   ^   | Out[13]                          | FA_5VX1    | 1.101 |  14.470 |   50.337 | 
     | Delay2_reg_reg[0][13]/D            |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  14.470 |   50.337 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -35.867 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -35.867 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -35.419 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -35.417 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -34.912 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -34.909 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 13.665
= Slack Time                   36.671
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   36.671 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   36.674 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   37.356 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   37.435 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   38.200 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   38.200 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   39.089 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   39.089 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   39.969 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   39.969 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   40.978 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   40.979 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   41.857 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   41.857 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   42.774 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.103 |   42.775 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.024 |   43.696 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   43.697 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   44.583 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   44.583 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   45.516 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   45.533 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   46.442 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   46.443 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   47.463 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.828 |   47.500 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   48.366 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   48.366 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.836 |  12.531 |   49.203 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.532 |   49.203 | 
     | add_123_40/g525/S                  |   ^   | Out[12]                          | FA_5VX1    | 1.107 |  13.639 |   50.310 | 
     | Delay2_reg_reg[0][12]/D            |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.026 |  13.665 |   50.337 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -36.671 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -36.671 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -36.224 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -36.221 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -35.717 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -35.714 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.337
- Arrival Time                 12.793
= Slack Time                   37.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   37.544 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   37.546 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   38.228 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   38.307 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   39.072 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   39.072 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   39.961 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   39.961 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   40.841 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   40.841 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   41.850 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   41.851 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   42.729 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   42.729 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   43.647 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.103 |   43.647 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.024 |   44.568 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   44.569 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   45.455 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   45.456 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   46.388 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   46.405 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   47.315 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   47.315 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   48.335 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.828 |   48.372 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.866 |  11.695 |   49.238 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.695 |   49.239 | 
     | add_123_40/g526/S                  |   ^   | Out[11]                          | FA_5VX1    | 1.098 |  12.793 |   50.337 | 
     | Delay2_reg_reg[0][11]/D            |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  12.793 |   50.337 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -37.544 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -37.544 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -37.096 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -37.094 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -36.589 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -36.586 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.332
- Arrival Time                 12.019
= Slack Time                   38.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   38.313 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   38.315 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   38.997 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   39.076 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   39.841 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   39.841 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   40.730 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   40.730 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   41.610 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   41.610 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   42.619 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   42.620 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   43.498 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   43.498 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   44.416 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.103 |   44.416 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.024 |   45.337 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   45.338 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   46.224 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   46.225 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   47.157 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   47.174 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   48.084 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   48.084 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.020 |  10.791 |   49.104 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.037 |  10.828 |   49.141 | 
     | add_123_40/g527/S                  |   ^   | Out[10]                          | FA_5VX1    | 1.190 |  12.018 |   50.331 | 
     | Delay2_reg_reg[0][10]/D            |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  12.019 |   50.332 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -38.313 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -38.313 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -37.865 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -37.863 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -37.358 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -37.355 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.326
- Arrival Time                 11.071
= Slack Time                   39.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   39.255 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   39.257 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   39.939 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   40.018 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   40.783 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   40.784 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   41.672 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   41.673 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   42.552 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   42.552 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   43.562 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   43.562 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   44.440 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   44.441 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   45.358 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.104 |   45.359 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.025 |   46.280 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   46.280 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   47.167 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   47.167 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   48.099 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.861 |   48.117 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.771 |   49.026 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.771 |   49.026 | 
     | add_123_40/g528/S                  |   ^   | Out[9]                           | FA_5VX1    | 1.300 |  11.071 |   50.326 | 
     | Delay2_reg_reg[0][9]/D             |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.000 |  11.071 |   50.326 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -39.255 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -39.255 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -38.808 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -38.805 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -38.291 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.968 |  -38.287 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.311
- Arrival Time                 10.220
= Slack Time                   40.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   40.091 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   40.093 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   40.775 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   40.854 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   41.619 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.529 |   41.619 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   42.508 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   42.509 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   43.388 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   43.388 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   44.398 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   44.398 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   45.276 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   45.277 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   46.194 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.104 |   46.194 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.025 |   47.116 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   47.116 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   48.003 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   48.003 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.932 |   8.844 |   48.935 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.017 |   8.862 |   48.952 | 
     | add_123_40/g529/S                  |   ^   | Out[8]                           | FA_5VX1    | 1.308 |  10.169 |   50.260 | 
     | Delay2_reg_reg[0][8]/D             |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.051 |  10.220 |   50.311 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -40.091 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -40.091 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -39.643 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -39.640 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -39.139 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -39.138 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.431
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.322
- Arrival Time                  9.129
= Slack Time                   41.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   41.193 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   41.196 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   41.877 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   41.956 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   42.721 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   42.722 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   43.610 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   43.611 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   44.490 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   44.491 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   45.500 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   45.500 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   46.378 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   46.379 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   47.296 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.103 |   47.297 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.024 |   48.218 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   48.218 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.912 |   49.105 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.912 |   49.105 | 
     | add_123_40/g530/S                  |   ^   | Out[7]                           | FA_5VX1    | 1.216 |   9.128 |   50.321 | 
     | Delay2_reg_reg[0][7]/D             |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.000 |   9.129 |   50.322 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -41.193 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -41.193 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -40.746 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -40.742 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -40.241 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -40.240 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.429
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.324
- Arrival Time                  8.234
= Slack Time                   42.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   42.090 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   42.093 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   42.774 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   42.853 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   43.618 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   43.619 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   44.507 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   44.508 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   45.387 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   45.388 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.009 |   4.307 |   46.397 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.307 |   46.397 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.185 |   47.276 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.186 |   47.276 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.917 |   6.103 |   48.193 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.103 |   48.194 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.921 |   7.024 |   49.115 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.025 |   49.115 | 
     | add_123_40/g531/S                  |   ^   | Out[6]                           | FA_5VX1    | 1.208 |   8.233 |   50.324 | 
     | Delay2_reg_reg[0][6]/D             |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |   8.234 |   50.324 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -42.090 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -42.090 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -41.643 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -41.639 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -41.138 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -41.137 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.331
- Arrival Time                  7.300
= Slack Time                   43.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   43.031 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   43.033 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   43.715 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   43.794 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   44.559 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   44.560 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   45.448 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   45.449 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   46.328 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   46.328 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   4.131 |   47.162 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.131 |   47.162 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.840 |   4.971 |   48.002 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.971 |   48.002 | 
     | csa_tree_add_110_31_groupi/g501/S  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 1.209 |   6.180 |   49.211 | 
     | add_123_40/g532/A                  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 0.000 |   6.181 |   49.212 | 
     | add_123_40/g532/S                  |   ^   | Out[5]                           | FA_5VX1    | 1.119 |   7.300 |   50.331 | 
     | Delay2_reg_reg[0][5]/D             |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |   7.300 |   50.331 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -43.031 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -43.031 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -42.584 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -42.580 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -42.079 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -42.078 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.330
- Arrival Time                  6.531
= Slack Time                   43.799
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   43.799 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   43.801 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   44.483 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   44.562 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   45.327 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.529 |   45.327 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   46.216 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   46.217 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   47.096 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   47.096 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   4.131 |   47.930 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.131 |   47.930 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.219 |   5.350 |   49.149 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.000 |   5.350 |   49.149 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.174 |   6.524 |   50.323 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.007 |   6.531 |   50.330 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -43.799 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -43.799 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -43.351 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -43.348 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -42.847 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -42.846 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.953
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.331
- Arrival Time                  5.693
= Slack Time                   44.638
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   44.638 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   44.641 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   45.322 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   45.401 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   46.166 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.529 |   46.167 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   47.055 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   47.056 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.880 |   3.297 |   47.935 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.297 |   47.936 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.213 |   4.511 |   49.149 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   4.511 |   49.149 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.163 |   5.674 |   50.312 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.019 |   5.693 |   50.331 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -44.638 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -44.638 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -44.191 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -44.187 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -43.686 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.953 |  -43.685 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.954
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.332
- Arrival Time                  4.843
= Slack Time                   45.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   45.489 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   45.492 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   46.174 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   46.253 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   47.018 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.528 |   47.018 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   2.417 |   47.907 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.418 |   47.907 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.253 |   3.671 |   49.160 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.671 |   49.161 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.158 |   4.829 |   50.319 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.014 |   4.843 |   50.332 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -45.489 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -45.489 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -45.042 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -45.038 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.501 |   0.952 |  -44.537 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.953 |  -44.536 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.968
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.344
- Arrival Time                  3.918
= Slack Time                   46.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   46.427 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   46.429 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   47.111 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.079 |   0.763 |   47.190 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.765 |   1.528 |   47.955 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.529 |   47.955 | 
     | csa_tree_add_110_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.232 |   2.761 |   49.187 | 
     | add_123_40/g536/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   2.761 |   49.187 | 
     | add_123_40/g536/S                  |   ^   | Out[1]                           | FA_5VX1    | 1.136 |   3.897 |   50.323 | 
     | Delay2_reg_reg[0][1]/D             |   ^   | Out[1]                           | DFRRQ_5VX1 | 0.021 |   3.918 |   50.344 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -46.426 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.426 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -45.979 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -45.976 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -45.462 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.968 |  -45.458 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.960
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.243
- Arrival Time                  3.632
= Slack Time                   46.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.612 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.612 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.111 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.152 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.184 | 
     | Delay1_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.059 |   3.632 |   50.243 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.612 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.612 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.164 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.161 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.656 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -45.652 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.960
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.243
- Arrival Time                  3.631
= Slack Time                   46.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.612 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.613 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.111 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.153 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.184 | 
     | Delay_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.059 |   3.631 |   50.243 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.612 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.612 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.165 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.161 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.656 | 
     | Delay_out1_reg[13]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -45.652 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.960
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.243
- Arrival Time                  3.630
= Slack Time                   46.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.613 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.613 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.112 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.154 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.185 | 
     | Delay1_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.058 |   3.630 |   50.243 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.613 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.613 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.165 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.162 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.657 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -45.653 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.960
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.243
- Arrival Time                  3.630
= Slack Time                   46.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.613 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.613 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.112 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.154 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.185 | 
     | Delay_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.058 |   3.630 |   50.243 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.613 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.613 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.166 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.162 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.657 | 
     | Delay_out1_reg[9]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -45.653 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.629
= Slack Time                   46.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.614 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.615 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.113 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.155 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.186 | 
     | Delay_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.057 |   3.629 |   50.244 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.614 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.614 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.167 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.163 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.658 | 
     | Delay_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.961 |  -45.654 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.629
= Slack Time                   46.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.614 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.615 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.113 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.155 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.186 | 
     | Delay1_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.057 |   3.629 |   50.244 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.614 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.614 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.167 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.163 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.658 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.961 |  -45.654 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.629
= Slack Time                   46.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.615 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.615 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.114 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.155 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.187 | 
     | Delay_out1_reg[11]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.057 |   3.629 |   50.244 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.615 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.615 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.167 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.164 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.658 | 
     | Delay_out1_reg[11]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.961 |  -45.654 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.246
- Arrival Time                  3.631
= Slack Time                   46.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.615 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.615 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.114 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.156 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.187 | 
     | Delay1_out1_reg[15]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.059 |   3.631 |   50.246 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.615 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.615 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.167 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -46.164 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -45.655 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.963 |  -45.652 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.246
- Arrival Time                  3.631
= Slack Time                   46.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.615 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.615 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.114 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.156 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.187 | 
     | Delay_out1_reg[16]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.059 |   3.631 |   50.246 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.615 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.615 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.167 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -46.164 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -45.655 | 
     | Delay_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.963 |  -45.652 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.246
- Arrival Time                  3.631
= Slack Time                   46.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.615 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.616 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.114 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.156 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.187 | 
     | Delay1_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.059 |   3.631 |   50.246 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.615 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.615 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.168 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -46.165 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -45.655 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.963 |  -45.652 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.628
= Slack Time                   46.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.615 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.616 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.114 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.156 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.187 | 
     | Delay_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.056 |   3.628 |   50.244 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.615 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.615 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.168 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.164 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.659 | 
     | Delay_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -45.655 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.246
- Arrival Time                  3.631
= Slack Time                   46.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.615 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.616 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.114 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.156 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.187 | 
     | Delay_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.059 |   3.631 |   50.246 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.615 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.615 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.168 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -46.165 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -45.655 | 
     | Delay_out1_reg[14]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.963 |  -45.652 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.246
- Arrival Time                  3.631
= Slack Time                   46.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.615 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.616 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.114 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.156 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.187 | 
     | Delay1_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.059 |   3.631 |   50.246 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.615 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.615 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.168 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.451 |  -46.165 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.510 |   0.960 |  -45.655 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.963 |  -45.652 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.628
= Slack Time                   46.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.616 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.616 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.115 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.156 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.188 | 
     | Delay_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.056 |   3.628 |   50.244 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.615 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.615 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.168 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.164 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.659 | 
     | Delay_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -45.655 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.626
= Slack Time                   46.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.617 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.618 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.116 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.158 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.189 | 
     | Delay_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.054 |   3.626 |   50.244 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.617 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.617 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.170 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.166 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.661 | 
     | Delay_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -45.657 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.626
= Slack Time                   46.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.618 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.618 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.117 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.158 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.190 | 
     | Delay1_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.054 |   3.626 |   50.244 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.618 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.618 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.170 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.167 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.661 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -45.657 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.626
= Slack Time                   46.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.618 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.618 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.117 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.158 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.190 | 
     | Delay1_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.054 |   3.626 |   50.244 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.618 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.618 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.170 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.167 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.662 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.961 |  -45.657 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.625
= Slack Time                   46.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.618 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.619 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.117 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.159 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.190 | 
     | Delay_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.053 |   3.625 |   50.244 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.618 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.618 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.171 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.167 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.662 | 
     | Delay_out1_reg[4]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.961 |  -45.658 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.961
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.625
= Slack Time                   46.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.619 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.619 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.118 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.159 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.191 | 
     | Delay_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.053 |   3.625 |   50.244 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.619 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.619 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.171 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.168 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -45.662 | 
     | Delay_out1_reg[5]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.961 |  -45.658 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.240
- Arrival Time                  3.613
= Slack Time                   46.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                          |       |             |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset       |            |       |   0.000 |   46.627 | 
     | g62/A                    |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.628 | 
     | g62/Q                    |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.126 | 
     | FE_OFC0_n_0/A            |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.168 | 
     | FE_OFC0_n_0/Q            |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.199 | 
     | Delay2_reg_reg[0][10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.041 |   3.613 |   50.240 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -46.627 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.627 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.180 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -46.177 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.505 |   0.955 |  -45.673 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.958 |  -45.669 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.251
- Arrival Time                  3.621
= Slack Time                   46.630
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.630 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.630 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.129 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.171 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.202 | 
     | Delay1_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.049 |   3.621 |   50.251 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.630 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.630 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.182 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -46.180 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -45.666 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.967 |  -45.663 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.251
- Arrival Time                  3.619
= Slack Time                   46.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.631 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.632 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.130 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.172 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.203 | 
     | Delay_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.047 |   3.619 |   50.251 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.631 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.631 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.184 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -46.181 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -45.667 | 
     | Delay_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.967 |  -45.664 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.250
- Arrival Time                  3.614
= Slack Time                   46.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.636 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.637 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.135 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.177 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.208 | 
     | Delay1_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.042 |   3.614 |   50.250 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.636 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.636 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.189 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -46.186 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -45.672 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.967 |  -45.669 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.250
- Arrival Time                  3.614
= Slack Time                   46.637
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.637 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.637 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.136 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.178 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.209 | 
     | Delay_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.042 |   3.614 |   50.250 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.637 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.637 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.189 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -46.187 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -45.673 | 
     | Delay_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.967 |  -45.670 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.250
- Arrival Time                  3.613
= Slack Time                   46.637
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.637 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.638 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.136 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.178 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.209 | 
     | Delay_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.041 |   3.613 |   50.250 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.637 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.637 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.190 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -46.187 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -45.673 | 
     | Delay_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.967 |  -45.670 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.250
- Arrival Time                  3.610
= Slack Time                   46.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.640 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.641 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.139 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.181 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.212 | 
     | Delay1_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.038 |   3.610 |   50.250 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.640 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.640 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.193 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -46.190 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -45.676 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.967 |  -45.674 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.966
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.249
- Arrival Time                  3.607
= Slack Time                   46.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.642 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.642 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.141 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.182 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.214 | 
     | Delay1_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.036 |   3.607 |   50.249 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.642 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.642 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.194 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -46.192 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -45.678 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   0.966 |  -45.676 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.250
- Arrival Time                  3.607
= Slack Time                   46.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.643 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.643 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.499 |   1.499 |   48.142 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.042 |   1.541 |   48.183 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.031 |   3.572 |   50.215 | 
     | Delay1_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.035 |   3.607 |   50.250 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.643 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.643 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.448 |  -46.195 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.450 |  -46.193 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.514 |   0.964 |  -45.678 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   0.967 |  -45.676 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[9]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.960
- Setup                         0.540
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.220
- Arrival Time                  2.836
= Slack Time                   47.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                     |       |                |            |       |  Time   |   Time   | 
     |---------------------+-------+----------------+------------+-------+---------+----------| 
     | In[9]               |   v   | In[9]          |            |       |   0.000 |   47.384 | 
     | FE_PHC21_In_9_/A    |   v   | In[9]          | DLY2_5VX1  | 0.003 |   0.003 |   47.388 | 
     | FE_PHC21_In_9_/Q    |   v   | FE_PHN21_In_9_ | DLY2_5VX1  | 2.796 |   2.800 |   50.184 | 
     | Delay_out1_reg[9]/D |   v   | FE_PHN21_In_9_ | DFRRQ_5VX1 | 0.036 |   2.836 |   50.220 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -47.384 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.384 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.447 |   0.447 |  -46.937 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.451 |  -46.933 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.505 |   0.956 |  -46.428 | 
     | Delay_out1_reg[9]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.960 |  -46.424 | 
     +------------------------------------------------------------------------------------+ 

