
F466_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cec  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08002ebc  08002ebc  00012ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f14  08002f14  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002f14  08002f14  00012f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002f1c  08002f1c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f1c  08002f1c  00012f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f20  08002f20  00012f20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002f24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000070  08002f94  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  08002f94  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000826e  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001617  00000000  00000000  0002830e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000858  00000000  00000000  00029928  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000790  00000000  00000000  0002a180  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002062a  00000000  00000000  0002a910  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000705f  00000000  00000000  0004af3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8dcf  00000000  00000000  00051f99  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011ad68  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024ac  00000000  00000000  0011ade4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002ea4 	.word	0x08002ea4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08002ea4 	.word	0x08002ea4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005b4:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <HAL_Init+0x40>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a0d      	ldr	r2, [pc, #52]	; (80005f0 <HAL_Init+0x40>)
 80005ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <HAL_Init+0x40>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a0a      	ldr	r2, [pc, #40]	; (80005f0 <HAL_Init+0x40>)
 80005c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005cc:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <HAL_Init+0x40>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a07      	ldr	r2, [pc, #28]	; (80005f0 <HAL_Init+0x40>)
 80005d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005d8:	2003      	movs	r0, #3
 80005da:	f000 f90d 	bl	80007f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005de:	2000      	movs	r0, #0
 80005e0:	f000 f808 	bl	80005f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005e4:	f001 feb4 	bl	8002350 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005e8:	2300      	movs	r3, #0
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40023c00 	.word	0x40023c00

080005f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005fc:	4b12      	ldr	r3, [pc, #72]	; (8000648 <HAL_InitTick+0x54>)
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	4b12      	ldr	r3, [pc, #72]	; (800064c <HAL_InitTick+0x58>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	4619      	mov	r1, r3
 8000606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800060a:	fbb3 f3f1 	udiv	r3, r3, r1
 800060e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000612:	4618      	mov	r0, r3
 8000614:	f000 f917 	bl	8000846 <HAL_SYSTICK_Config>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800061e:	2301      	movs	r3, #1
 8000620:	e00e      	b.n	8000640 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	2b0f      	cmp	r3, #15
 8000626:	d80a      	bhi.n	800063e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000628:	2200      	movs	r2, #0
 800062a:	6879      	ldr	r1, [r7, #4]
 800062c:	f04f 30ff 	mov.w	r0, #4294967295
 8000630:	f000 f8ed 	bl	800080e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000634:	4a06      	ldr	r2, [pc, #24]	; (8000650 <HAL_InitTick+0x5c>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800063a:	2300      	movs	r3, #0
 800063c:	e000      	b.n	8000640 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800063e:	2301      	movs	r3, #1
}
 8000640:	4618      	mov	r0, r3
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000008 	.word	0x20000008
 800064c:	20000004 	.word	0x20000004
 8000650:	20000000 	.word	0x20000000

08000654 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000658:	4b06      	ldr	r3, [pc, #24]	; (8000674 <HAL_IncTick+0x20>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	461a      	mov	r2, r3
 800065e:	4b06      	ldr	r3, [pc, #24]	; (8000678 <HAL_IncTick+0x24>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4413      	add	r3, r2
 8000664:	4a04      	ldr	r2, [pc, #16]	; (8000678 <HAL_IncTick+0x24>)
 8000666:	6013      	str	r3, [r2, #0]
}
 8000668:	bf00      	nop
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	20000004 	.word	0x20000004
 8000678:	20000098 	.word	0x20000098

0800067c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  return uwTick;
 8000680:	4b03      	ldr	r3, [pc, #12]	; (8000690 <HAL_GetTick+0x14>)
 8000682:	681b      	ldr	r3, [r3, #0]
}
 8000684:	4618      	mov	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	20000098 	.word	0x20000098

08000694 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	f003 0307 	and.w	r3, r3, #7
 80006a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a4:	4b0c      	ldr	r3, [pc, #48]	; (80006d8 <__NVIC_SetPriorityGrouping+0x44>)
 80006a6:	68db      	ldr	r3, [r3, #12]
 80006a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006aa:	68ba      	ldr	r2, [r7, #8]
 80006ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006b0:	4013      	ands	r3, r2
 80006b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006c6:	4a04      	ldr	r2, [pc, #16]	; (80006d8 <__NVIC_SetPriorityGrouping+0x44>)
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	60d3      	str	r3, [r2, #12]
}
 80006cc:	bf00      	nop
 80006ce:	3714      	adds	r7, #20
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e0:	4b04      	ldr	r3, [pc, #16]	; (80006f4 <__NVIC_GetPriorityGrouping+0x18>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	0a1b      	lsrs	r3, r3, #8
 80006e6:	f003 0307 	and.w	r3, r3, #7
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	e000ed00 	.word	0xe000ed00

080006f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	6039      	str	r1, [r7, #0]
 8000702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000708:	2b00      	cmp	r3, #0
 800070a:	db0a      	blt.n	8000722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	b2da      	uxtb	r2, r3
 8000710:	490c      	ldr	r1, [pc, #48]	; (8000744 <__NVIC_SetPriority+0x4c>)
 8000712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000716:	0112      	lsls	r2, r2, #4
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	440b      	add	r3, r1
 800071c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000720:	e00a      	b.n	8000738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	b2da      	uxtb	r2, r3
 8000726:	4908      	ldr	r1, [pc, #32]	; (8000748 <__NVIC_SetPriority+0x50>)
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	f003 030f 	and.w	r3, r3, #15
 800072e:	3b04      	subs	r3, #4
 8000730:	0112      	lsls	r2, r2, #4
 8000732:	b2d2      	uxtb	r2, r2
 8000734:	440b      	add	r3, r1
 8000736:	761a      	strb	r2, [r3, #24]
}
 8000738:	bf00      	nop
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	e000e100 	.word	0xe000e100
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800074c:	b480      	push	{r7}
 800074e:	b089      	sub	sp, #36	; 0x24
 8000750:	af00      	add	r7, sp, #0
 8000752:	60f8      	str	r0, [r7, #12]
 8000754:	60b9      	str	r1, [r7, #8]
 8000756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	f003 0307 	and.w	r3, r3, #7
 800075e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000760:	69fb      	ldr	r3, [r7, #28]
 8000762:	f1c3 0307 	rsb	r3, r3, #7
 8000766:	2b04      	cmp	r3, #4
 8000768:	bf28      	it	cs
 800076a:	2304      	movcs	r3, #4
 800076c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800076e:	69fb      	ldr	r3, [r7, #28]
 8000770:	3304      	adds	r3, #4
 8000772:	2b06      	cmp	r3, #6
 8000774:	d902      	bls.n	800077c <NVIC_EncodePriority+0x30>
 8000776:	69fb      	ldr	r3, [r7, #28]
 8000778:	3b03      	subs	r3, #3
 800077a:	e000      	b.n	800077e <NVIC_EncodePriority+0x32>
 800077c:	2300      	movs	r3, #0
 800077e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000780:	f04f 32ff 	mov.w	r2, #4294967295
 8000784:	69bb      	ldr	r3, [r7, #24]
 8000786:	fa02 f303 	lsl.w	r3, r2, r3
 800078a:	43da      	mvns	r2, r3
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	401a      	ands	r2, r3
 8000790:	697b      	ldr	r3, [r7, #20]
 8000792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000794:	f04f 31ff 	mov.w	r1, #4294967295
 8000798:	697b      	ldr	r3, [r7, #20]
 800079a:	fa01 f303 	lsl.w	r3, r1, r3
 800079e:	43d9      	mvns	r1, r3
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a4:	4313      	orrs	r3, r2
         );
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3724      	adds	r7, #36	; 0x24
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
	...

080007b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	3b01      	subs	r3, #1
 80007c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007c4:	d301      	bcc.n	80007ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007c6:	2301      	movs	r3, #1
 80007c8:	e00f      	b.n	80007ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ca:	4a0a      	ldr	r2, [pc, #40]	; (80007f4 <SysTick_Config+0x40>)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	3b01      	subs	r3, #1
 80007d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007d2:	210f      	movs	r1, #15
 80007d4:	f04f 30ff 	mov.w	r0, #4294967295
 80007d8:	f7ff ff8e 	bl	80006f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <SysTick_Config+0x40>)
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007e2:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <SysTick_Config+0x40>)
 80007e4:	2207      	movs	r2, #7
 80007e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	e000e010 	.word	0xe000e010

080007f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff ff47 	bl	8000694 <__NVIC_SetPriorityGrouping>
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}

0800080e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800080e:	b580      	push	{r7, lr}
 8000810:	b086      	sub	sp, #24
 8000812:	af00      	add	r7, sp, #0
 8000814:	4603      	mov	r3, r0
 8000816:	60b9      	str	r1, [r7, #8]
 8000818:	607a      	str	r2, [r7, #4]
 800081a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800081c:	2300      	movs	r3, #0
 800081e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000820:	f7ff ff5c 	bl	80006dc <__NVIC_GetPriorityGrouping>
 8000824:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000826:	687a      	ldr	r2, [r7, #4]
 8000828:	68b9      	ldr	r1, [r7, #8]
 800082a:	6978      	ldr	r0, [r7, #20]
 800082c:	f7ff ff8e 	bl	800074c <NVIC_EncodePriority>
 8000830:	4602      	mov	r2, r0
 8000832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000836:	4611      	mov	r1, r2
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff ff5d 	bl	80006f8 <__NVIC_SetPriority>
}
 800083e:	bf00      	nop
 8000840:	3718      	adds	r7, #24
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000846:	b580      	push	{r7, lr}
 8000848:	b082      	sub	sp, #8
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800084e:	6878      	ldr	r0, [r7, #4]
 8000850:	f7ff ffb0 	bl	80007b4 <SysTick_Config>
 8000854:	4603      	mov	r3, r0
}
 8000856:	4618      	mov	r0, r3
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
	...

08000860 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000860:	b480      	push	{r7}
 8000862:	b089      	sub	sp, #36	; 0x24
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800086a:	2300      	movs	r3, #0
 800086c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800086e:	2300      	movs	r3, #0
 8000870:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000872:	2300      	movs	r3, #0
 8000874:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000876:	2300      	movs	r3, #0
 8000878:	61fb      	str	r3, [r7, #28]
 800087a:	e165      	b.n	8000b48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800087c:	2201      	movs	r2, #1
 800087e:	69fb      	ldr	r3, [r7, #28]
 8000880:	fa02 f303 	lsl.w	r3, r2, r3
 8000884:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	697a      	ldr	r2, [r7, #20]
 800088c:	4013      	ands	r3, r2
 800088e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000890:	693a      	ldr	r2, [r7, #16]
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	429a      	cmp	r2, r3
 8000896:	f040 8154 	bne.w	8000b42 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	2b02      	cmp	r3, #2
 80008a0:	d003      	beq.n	80008aa <HAL_GPIO_Init+0x4a>
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	2b12      	cmp	r3, #18
 80008a8:	d123      	bne.n	80008f2 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	08da      	lsrs	r2, r3, #3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	3208      	adds	r2, #8
 80008b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80008b8:	69fb      	ldr	r3, [r7, #28]
 80008ba:	f003 0307 	and.w	r3, r3, #7
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	220f      	movs	r2, #15
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	43db      	mvns	r3, r3
 80008c8:	69ba      	ldr	r2, [r7, #24]
 80008ca:	4013      	ands	r3, r2
 80008cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	691a      	ldr	r2, [r3, #16]
 80008d2:	69fb      	ldr	r3, [r7, #28]
 80008d4:	f003 0307 	and.w	r3, r3, #7
 80008d8:	009b      	lsls	r3, r3, #2
 80008da:	fa02 f303 	lsl.w	r3, r2, r3
 80008de:	69ba      	ldr	r2, [r7, #24]
 80008e0:	4313      	orrs	r3, r2
 80008e2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80008e4:	69fb      	ldr	r3, [r7, #28]
 80008e6:	08da      	lsrs	r2, r3, #3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	3208      	adds	r2, #8
 80008ec:	69b9      	ldr	r1, [r7, #24]
 80008ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008f8:	69fb      	ldr	r3, [r7, #28]
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	2203      	movs	r2, #3
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	43db      	mvns	r3, r3
 8000904:	69ba      	ldr	r2, [r7, #24]
 8000906:	4013      	ands	r3, r2
 8000908:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	f003 0203 	and.w	r2, r3, #3
 8000912:	69fb      	ldr	r3, [r7, #28]
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	69ba      	ldr	r2, [r7, #24]
 800091c:	4313      	orrs	r3, r2
 800091e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	69ba      	ldr	r2, [r7, #24]
 8000924:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	2b01      	cmp	r3, #1
 800092c:	d00b      	beq.n	8000946 <HAL_GPIO_Init+0xe6>
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	2b02      	cmp	r3, #2
 8000934:	d007      	beq.n	8000946 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800093a:	2b11      	cmp	r3, #17
 800093c:	d003      	beq.n	8000946 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	2b12      	cmp	r3, #18
 8000944:	d130      	bne.n	80009a8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	689b      	ldr	r3, [r3, #8]
 800094a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	005b      	lsls	r3, r3, #1
 8000950:	2203      	movs	r2, #3
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	43db      	mvns	r3, r3
 8000958:	69ba      	ldr	r2, [r7, #24]
 800095a:	4013      	ands	r3, r2
 800095c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	68da      	ldr	r2, [r3, #12]
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	005b      	lsls	r3, r3, #1
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	69ba      	ldr	r2, [r7, #24]
 800096c:	4313      	orrs	r3, r2
 800096e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	69ba      	ldr	r2, [r7, #24]
 8000974:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800097c:	2201      	movs	r2, #1
 800097e:	69fb      	ldr	r3, [r7, #28]
 8000980:	fa02 f303 	lsl.w	r3, r2, r3
 8000984:	43db      	mvns	r3, r3
 8000986:	69ba      	ldr	r2, [r7, #24]
 8000988:	4013      	ands	r3, r2
 800098a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	091b      	lsrs	r3, r3, #4
 8000992:	f003 0201 	and.w	r2, r3, #1
 8000996:	69fb      	ldr	r3, [r7, #28]
 8000998:	fa02 f303 	lsl.w	r3, r2, r3
 800099c:	69ba      	ldr	r2, [r7, #24]
 800099e:	4313      	orrs	r3, r2
 80009a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	69ba      	ldr	r2, [r7, #24]
 80009a6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	68db      	ldr	r3, [r3, #12]
 80009ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80009ae:	69fb      	ldr	r3, [r7, #28]
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	2203      	movs	r2, #3
 80009b4:	fa02 f303 	lsl.w	r3, r2, r3
 80009b8:	43db      	mvns	r3, r3
 80009ba:	69ba      	ldr	r2, [r7, #24]
 80009bc:	4013      	ands	r3, r2
 80009be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	689a      	ldr	r2, [r3, #8]
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	69ba      	ldr	r2, [r7, #24]
 80009ce:	4313      	orrs	r3, r2
 80009d0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	69ba      	ldr	r2, [r7, #24]
 80009d6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	f000 80ae 	beq.w	8000b42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e6:	2300      	movs	r3, #0
 80009e8:	60fb      	str	r3, [r7, #12]
 80009ea:	4b5c      	ldr	r3, [pc, #368]	; (8000b5c <HAL_GPIO_Init+0x2fc>)
 80009ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ee:	4a5b      	ldr	r2, [pc, #364]	; (8000b5c <HAL_GPIO_Init+0x2fc>)
 80009f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009f4:	6453      	str	r3, [r2, #68]	; 0x44
 80009f6:	4b59      	ldr	r3, [pc, #356]	; (8000b5c <HAL_GPIO_Init+0x2fc>)
 80009f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a02:	4a57      	ldr	r2, [pc, #348]	; (8000b60 <HAL_GPIO_Init+0x300>)
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	089b      	lsrs	r3, r3, #2
 8000a08:	3302      	adds	r3, #2
 8000a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a10:	69fb      	ldr	r3, [r7, #28]
 8000a12:	f003 0303 	and.w	r3, r3, #3
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	220f      	movs	r2, #15
 8000a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1e:	43db      	mvns	r3, r3
 8000a20:	69ba      	ldr	r2, [r7, #24]
 8000a22:	4013      	ands	r3, r2
 8000a24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4a4e      	ldr	r2, [pc, #312]	; (8000b64 <HAL_GPIO_Init+0x304>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d025      	beq.n	8000a7a <HAL_GPIO_Init+0x21a>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a4d      	ldr	r2, [pc, #308]	; (8000b68 <HAL_GPIO_Init+0x308>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d01f      	beq.n	8000a76 <HAL_GPIO_Init+0x216>
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a4c      	ldr	r2, [pc, #304]	; (8000b6c <HAL_GPIO_Init+0x30c>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d019      	beq.n	8000a72 <HAL_GPIO_Init+0x212>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4a4b      	ldr	r2, [pc, #300]	; (8000b70 <HAL_GPIO_Init+0x310>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d013      	beq.n	8000a6e <HAL_GPIO_Init+0x20e>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4a4a      	ldr	r2, [pc, #296]	; (8000b74 <HAL_GPIO_Init+0x314>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d00d      	beq.n	8000a6a <HAL_GPIO_Init+0x20a>
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4a49      	ldr	r2, [pc, #292]	; (8000b78 <HAL_GPIO_Init+0x318>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d007      	beq.n	8000a66 <HAL_GPIO_Init+0x206>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a48      	ldr	r2, [pc, #288]	; (8000b7c <HAL_GPIO_Init+0x31c>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d101      	bne.n	8000a62 <HAL_GPIO_Init+0x202>
 8000a5e:	2306      	movs	r3, #6
 8000a60:	e00c      	b.n	8000a7c <HAL_GPIO_Init+0x21c>
 8000a62:	2307      	movs	r3, #7
 8000a64:	e00a      	b.n	8000a7c <HAL_GPIO_Init+0x21c>
 8000a66:	2305      	movs	r3, #5
 8000a68:	e008      	b.n	8000a7c <HAL_GPIO_Init+0x21c>
 8000a6a:	2304      	movs	r3, #4
 8000a6c:	e006      	b.n	8000a7c <HAL_GPIO_Init+0x21c>
 8000a6e:	2303      	movs	r3, #3
 8000a70:	e004      	b.n	8000a7c <HAL_GPIO_Init+0x21c>
 8000a72:	2302      	movs	r3, #2
 8000a74:	e002      	b.n	8000a7c <HAL_GPIO_Init+0x21c>
 8000a76:	2301      	movs	r3, #1
 8000a78:	e000      	b.n	8000a7c <HAL_GPIO_Init+0x21c>
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	69fa      	ldr	r2, [r7, #28]
 8000a7e:	f002 0203 	and.w	r2, r2, #3
 8000a82:	0092      	lsls	r2, r2, #2
 8000a84:	4093      	lsls	r3, r2
 8000a86:	69ba      	ldr	r2, [r7, #24]
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a8c:	4934      	ldr	r1, [pc, #208]	; (8000b60 <HAL_GPIO_Init+0x300>)
 8000a8e:	69fb      	ldr	r3, [r7, #28]
 8000a90:	089b      	lsrs	r3, r3, #2
 8000a92:	3302      	adds	r3, #2
 8000a94:	69ba      	ldr	r2, [r7, #24]
 8000a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a9a:	4b39      	ldr	r3, [pc, #228]	; (8000b80 <HAL_GPIO_Init+0x320>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000aa0:	693b      	ldr	r3, [r7, #16]
 8000aa2:	43db      	mvns	r3, r3
 8000aa4:	69ba      	ldr	r2, [r7, #24]
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d003      	beq.n	8000abe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000ab6:	69ba      	ldr	r2, [r7, #24]
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000abe:	4a30      	ldr	r2, [pc, #192]	; (8000b80 <HAL_GPIO_Init+0x320>)
 8000ac0:	69bb      	ldr	r3, [r7, #24]
 8000ac2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ac4:	4b2e      	ldr	r3, [pc, #184]	; (8000b80 <HAL_GPIO_Init+0x320>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	43db      	mvns	r3, r3
 8000ace:	69ba      	ldr	r2, [r7, #24]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d003      	beq.n	8000ae8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000ae0:	69ba      	ldr	r2, [r7, #24]
 8000ae2:	693b      	ldr	r3, [r7, #16]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ae8:	4a25      	ldr	r2, [pc, #148]	; (8000b80 <HAL_GPIO_Init+0x320>)
 8000aea:	69bb      	ldr	r3, [r7, #24]
 8000aec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000aee:	4b24      	ldr	r3, [pc, #144]	; (8000b80 <HAL_GPIO_Init+0x320>)
 8000af0:	689b      	ldr	r3, [r3, #8]
 8000af2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	43db      	mvns	r3, r3
 8000af8:	69ba      	ldr	r2, [r7, #24]
 8000afa:	4013      	ands	r3, r2
 8000afc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d003      	beq.n	8000b12 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000b0a:	69ba      	ldr	r2, [r7, #24]
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b12:	4a1b      	ldr	r2, [pc, #108]	; (8000b80 <HAL_GPIO_Init+0x320>)
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b18:	4b19      	ldr	r3, [pc, #100]	; (8000b80 <HAL_GPIO_Init+0x320>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	43db      	mvns	r3, r3
 8000b22:	69ba      	ldr	r2, [r7, #24]
 8000b24:	4013      	ands	r3, r2
 8000b26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d003      	beq.n	8000b3c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000b34:	69ba      	ldr	r2, [r7, #24]
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b3c:	4a10      	ldr	r2, [pc, #64]	; (8000b80 <HAL_GPIO_Init+0x320>)
 8000b3e:	69bb      	ldr	r3, [r7, #24]
 8000b40:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b42:	69fb      	ldr	r3, [r7, #28]
 8000b44:	3301      	adds	r3, #1
 8000b46:	61fb      	str	r3, [r7, #28]
 8000b48:	69fb      	ldr	r3, [r7, #28]
 8000b4a:	2b0f      	cmp	r3, #15
 8000b4c:	f67f ae96 	bls.w	800087c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b50:	bf00      	nop
 8000b52:	3724      	adds	r7, #36	; 0x24
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40013800 	.word	0x40013800
 8000b64:	40020000 	.word	0x40020000
 8000b68:	40020400 	.word	0x40020400
 8000b6c:	40020800 	.word	0x40020800
 8000b70:	40020c00 	.word	0x40020c00
 8000b74:	40021000 	.word	0x40021000
 8000b78:	40021400 	.word	0x40021400
 8000b7c:	40021800 	.word	0x40021800
 8000b80:	40013c00 	.word	0x40013c00

08000b84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d101      	bne.n	8000b98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000b94:	2301      	movs	r3, #1
 8000b96:	e0ca      	b.n	8000d2e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000b98:	4b67      	ldr	r3, [pc, #412]	; (8000d38 <HAL_RCC_ClockConfig+0x1b4>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f003 030f 	and.w	r3, r3, #15
 8000ba0:	683a      	ldr	r2, [r7, #0]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d90c      	bls.n	8000bc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ba6:	4b64      	ldr	r3, [pc, #400]	; (8000d38 <HAL_RCC_ClockConfig+0x1b4>)
 8000ba8:	683a      	ldr	r2, [r7, #0]
 8000baa:	b2d2      	uxtb	r2, r2
 8000bac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bae:	4b62      	ldr	r3, [pc, #392]	; (8000d38 <HAL_RCC_ClockConfig+0x1b4>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f003 030f 	and.w	r3, r3, #15
 8000bb6:	683a      	ldr	r2, [r7, #0]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d001      	beq.n	8000bc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	e0b6      	b.n	8000d2e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f003 0302 	and.w	r3, r3, #2
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d020      	beq.n	8000c0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f003 0304 	and.w	r3, r3, #4
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d005      	beq.n	8000be4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000bd8:	4b58      	ldr	r3, [pc, #352]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000bda:	689b      	ldr	r3, [r3, #8]
 8000bdc:	4a57      	ldr	r2, [pc, #348]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000bde:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000be2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f003 0308 	and.w	r3, r3, #8
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d005      	beq.n	8000bfc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000bf0:	4b52      	ldr	r3, [pc, #328]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000bf2:	689b      	ldr	r3, [r3, #8]
 8000bf4:	4a51      	ldr	r2, [pc, #324]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000bf6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000bfa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000bfc:	4b4f      	ldr	r3, [pc, #316]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000bfe:	689b      	ldr	r3, [r3, #8]
 8000c00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	689b      	ldr	r3, [r3, #8]
 8000c08:	494c      	ldr	r1, [pc, #304]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d044      	beq.n	8000ca4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d107      	bne.n	8000c32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c22:	4b46      	ldr	r3, [pc, #280]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d119      	bne.n	8000c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e07d      	b.n	8000d2e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	2b02      	cmp	r3, #2
 8000c38:	d003      	beq.n	8000c42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c3e:	2b03      	cmp	r3, #3
 8000c40:	d107      	bne.n	8000c52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c42:	4b3e      	ldr	r3, [pc, #248]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d109      	bne.n	8000c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e06d      	b.n	8000d2e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c52:	4b3a      	ldr	r3, [pc, #232]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 0302 	and.w	r3, r3, #2
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d101      	bne.n	8000c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e065      	b.n	8000d2e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c62:	4b36      	ldr	r3, [pc, #216]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000c64:	689b      	ldr	r3, [r3, #8]
 8000c66:	f023 0203 	bic.w	r2, r3, #3
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	4933      	ldr	r1, [pc, #204]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000c70:	4313      	orrs	r3, r2
 8000c72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000c74:	f7ff fd02 	bl	800067c <HAL_GetTick>
 8000c78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c7a:	e00a      	b.n	8000c92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c7c:	f7ff fcfe 	bl	800067c <HAL_GetTick>
 8000c80:	4602      	mov	r2, r0
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d901      	bls.n	8000c92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	e04d      	b.n	8000d2e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c92:	4b2a      	ldr	r3, [pc, #168]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000c94:	689b      	ldr	r3, [r3, #8]
 8000c96:	f003 020c 	and.w	r2, r3, #12
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d1eb      	bne.n	8000c7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000ca4:	4b24      	ldr	r3, [pc, #144]	; (8000d38 <HAL_RCC_ClockConfig+0x1b4>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f003 030f 	and.w	r3, r3, #15
 8000cac:	683a      	ldr	r2, [r7, #0]
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	d20c      	bcs.n	8000ccc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cb2:	4b21      	ldr	r3, [pc, #132]	; (8000d38 <HAL_RCC_ClockConfig+0x1b4>)
 8000cb4:	683a      	ldr	r2, [r7, #0]
 8000cb6:	b2d2      	uxtb	r2, r2
 8000cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cba:	4b1f      	ldr	r3, [pc, #124]	; (8000d38 <HAL_RCC_ClockConfig+0x1b4>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f003 030f 	and.w	r3, r3, #15
 8000cc2:	683a      	ldr	r2, [r7, #0]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d001      	beq.n	8000ccc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e030      	b.n	8000d2e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f003 0304 	and.w	r3, r3, #4
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d008      	beq.n	8000cea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000cd8:	4b18      	ldr	r3, [pc, #96]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000cda:	689b      	ldr	r3, [r3, #8]
 8000cdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	4915      	ldr	r1, [pc, #84]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0308 	and.w	r3, r3, #8
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d009      	beq.n	8000d0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000cf8:	689b      	ldr	r3, [r3, #8]
 8000cfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	691b      	ldr	r3, [r3, #16]
 8000d02:	00db      	lsls	r3, r3, #3
 8000d04:	490d      	ldr	r1, [pc, #52]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000d06:	4313      	orrs	r3, r2
 8000d08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d0a:	f000 f851 	bl	8000db0 <HAL_RCC_GetSysClockFreq>
 8000d0e:	4601      	mov	r1, r0
 8000d10:	4b0a      	ldr	r3, [pc, #40]	; (8000d3c <HAL_RCC_ClockConfig+0x1b8>)
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	091b      	lsrs	r3, r3, #4
 8000d16:	f003 030f 	and.w	r3, r3, #15
 8000d1a:	4a09      	ldr	r2, [pc, #36]	; (8000d40 <HAL_RCC_ClockConfig+0x1bc>)
 8000d1c:	5cd3      	ldrb	r3, [r2, r3]
 8000d1e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d22:	4a08      	ldr	r2, [pc, #32]	; (8000d44 <HAL_RCC_ClockConfig+0x1c0>)
 8000d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d26:	2000      	movs	r0, #0
 8000d28:	f7ff fc64 	bl	80005f4 <HAL_InitTick>

  return HAL_OK;
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40023c00 	.word	0x40023c00
 8000d3c:	40023800 	.word	0x40023800
 8000d40:	08002ec8 	.word	0x08002ec8
 8000d44:	20000008 	.word	0x20000008

08000d48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000d4c:	4b03      	ldr	r3, [pc, #12]	; (8000d5c <HAL_RCC_GetHCLKFreq+0x14>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	20000008 	.word	0x20000008

08000d60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000d64:	f7ff fff0 	bl	8000d48 <HAL_RCC_GetHCLKFreq>
 8000d68:	4601      	mov	r1, r0
 8000d6a:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	0a9b      	lsrs	r3, r3, #10
 8000d70:	f003 0307 	and.w	r3, r3, #7
 8000d74:	4a03      	ldr	r2, [pc, #12]	; (8000d84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000d76:	5cd3      	ldrb	r3, [r2, r3]
 8000d78:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40023800 	.word	0x40023800
 8000d84:	08002ed8 	.word	0x08002ed8

08000d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000d8c:	f7ff ffdc 	bl	8000d48 <HAL_RCC_GetHCLKFreq>
 8000d90:	4601      	mov	r1, r0
 8000d92:	4b05      	ldr	r3, [pc, #20]	; (8000da8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000d94:	689b      	ldr	r3, [r3, #8]
 8000d96:	0b5b      	lsrs	r3, r3, #13
 8000d98:	f003 0307 	and.w	r3, r3, #7
 8000d9c:	4a03      	ldr	r2, [pc, #12]	; (8000dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8000d9e:	5cd3      	ldrb	r3, [r2, r3]
 8000da0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40023800 	.word	0x40023800
 8000dac:	08002ed8 	.word	0x08002ed8

08000db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000db2:	b087      	sub	sp, #28
 8000db4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000db6:	2300      	movs	r3, #0
 8000db8:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000dca:	4b9f      	ldr	r3, [pc, #636]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8000dcc:	689b      	ldr	r3, [r3, #8]
 8000dce:	f003 030c 	and.w	r3, r3, #12
 8000dd2:	2b0c      	cmp	r3, #12
 8000dd4:	f200 8130 	bhi.w	8001038 <HAL_RCC_GetSysClockFreq+0x288>
 8000dd8:	a201      	add	r2, pc, #4	; (adr r2, 8000de0 <HAL_RCC_GetSysClockFreq+0x30>)
 8000dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dde:	bf00      	nop
 8000de0:	08000e15 	.word	0x08000e15
 8000de4:	08001039 	.word	0x08001039
 8000de8:	08001039 	.word	0x08001039
 8000dec:	08001039 	.word	0x08001039
 8000df0:	08000e1b 	.word	0x08000e1b
 8000df4:	08001039 	.word	0x08001039
 8000df8:	08001039 	.word	0x08001039
 8000dfc:	08001039 	.word	0x08001039
 8000e00:	08000e21 	.word	0x08000e21
 8000e04:	08001039 	.word	0x08001039
 8000e08:	08001039 	.word	0x08001039
 8000e0c:	08001039 	.word	0x08001039
 8000e10:	08000f2f 	.word	0x08000f2f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000e14:	4b8d      	ldr	r3, [pc, #564]	; (800104c <HAL_RCC_GetSysClockFreq+0x29c>)
 8000e16:	613b      	str	r3, [r7, #16]
       break;
 8000e18:	e111      	b.n	800103e <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000e1a:	4b8d      	ldr	r3, [pc, #564]	; (8001050 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8000e1c:	613b      	str	r3, [r7, #16]
      break;
 8000e1e:	e10e      	b.n	800103e <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e20:	4b89      	ldr	r3, [pc, #548]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000e28:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000e2a:	4b87      	ldr	r3, [pc, #540]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d023      	beq.n	8000e7e <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e36:	4b84      	ldr	r3, [pc, #528]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	099b      	lsrs	r3, r3, #6
 8000e3c:	f04f 0400 	mov.w	r4, #0
 8000e40:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000e44:	f04f 0200 	mov.w	r2, #0
 8000e48:	ea03 0501 	and.w	r5, r3, r1
 8000e4c:	ea04 0602 	and.w	r6, r4, r2
 8000e50:	4a7f      	ldr	r2, [pc, #508]	; (8001050 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8000e52:	fb02 f106 	mul.w	r1, r2, r6
 8000e56:	2200      	movs	r2, #0
 8000e58:	fb02 f205 	mul.w	r2, r2, r5
 8000e5c:	440a      	add	r2, r1
 8000e5e:	497c      	ldr	r1, [pc, #496]	; (8001050 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8000e60:	fba5 0101 	umull	r0, r1, r5, r1
 8000e64:	1853      	adds	r3, r2, r1
 8000e66:	4619      	mov	r1, r3
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	f04f 0400 	mov.w	r4, #0
 8000e6e:	461a      	mov	r2, r3
 8000e70:	4623      	mov	r3, r4
 8000e72:	f7ff fa1d 	bl	80002b0 <__aeabi_uldivmod>
 8000e76:	4603      	mov	r3, r0
 8000e78:	460c      	mov	r4, r1
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	e049      	b.n	8000f12 <HAL_RCC_GetSysClockFreq+0x162>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000e7e:	4b72      	ldr	r3, [pc, #456]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	099b      	lsrs	r3, r3, #6
 8000e84:	f04f 0400 	mov.w	r4, #0
 8000e88:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000e8c:	f04f 0200 	mov.w	r2, #0
 8000e90:	ea03 0501 	and.w	r5, r3, r1
 8000e94:	ea04 0602 	and.w	r6, r4, r2
 8000e98:	4629      	mov	r1, r5
 8000e9a:	4632      	mov	r2, r6
 8000e9c:	f04f 0300 	mov.w	r3, #0
 8000ea0:	f04f 0400 	mov.w	r4, #0
 8000ea4:	0154      	lsls	r4, r2, #5
 8000ea6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000eaa:	014b      	lsls	r3, r1, #5
 8000eac:	4619      	mov	r1, r3
 8000eae:	4622      	mov	r2, r4
 8000eb0:	1b49      	subs	r1, r1, r5
 8000eb2:	eb62 0206 	sbc.w	r2, r2, r6
 8000eb6:	f04f 0300 	mov.w	r3, #0
 8000eba:	f04f 0400 	mov.w	r4, #0
 8000ebe:	0194      	lsls	r4, r2, #6
 8000ec0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8000ec4:	018b      	lsls	r3, r1, #6
 8000ec6:	1a5b      	subs	r3, r3, r1
 8000ec8:	eb64 0402 	sbc.w	r4, r4, r2
 8000ecc:	f04f 0100 	mov.w	r1, #0
 8000ed0:	f04f 0200 	mov.w	r2, #0
 8000ed4:	00e2      	lsls	r2, r4, #3
 8000ed6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8000eda:	00d9      	lsls	r1, r3, #3
 8000edc:	460b      	mov	r3, r1
 8000ede:	4614      	mov	r4, r2
 8000ee0:	195b      	adds	r3, r3, r5
 8000ee2:	eb44 0406 	adc.w	r4, r4, r6
 8000ee6:	f04f 0100 	mov.w	r1, #0
 8000eea:	f04f 0200 	mov.w	r2, #0
 8000eee:	02a2      	lsls	r2, r4, #10
 8000ef0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8000ef4:	0299      	lsls	r1, r3, #10
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	4614      	mov	r4, r2
 8000efa:	4618      	mov	r0, r3
 8000efc:	4621      	mov	r1, r4
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f04f 0400 	mov.w	r4, #0
 8000f04:	461a      	mov	r2, r3
 8000f06:	4623      	mov	r3, r4
 8000f08:	f7ff f9d2 	bl	80002b0 <__aeabi_uldivmod>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	460c      	mov	r4, r1
 8000f10:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000f12:	4b4d      	ldr	r3, [pc, #308]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	0c1b      	lsrs	r3, r3, #16
 8000f18:	f003 0303 	and.w	r3, r3, #3
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	005b      	lsls	r3, r3, #1
 8000f20:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8000f22:	697a      	ldr	r2, [r7, #20]
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f2a:	613b      	str	r3, [r7, #16]
      break;
 8000f2c:	e087      	b.n	800103e <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000f2e:	4b46      	ldr	r3, [pc, #280]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000f36:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000f38:	4b43      	ldr	r3, [pc, #268]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d023      	beq.n	8000f8c <HAL_RCC_GetSysClockFreq+0x1dc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000f44:	4b40      	ldr	r3, [pc, #256]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	099b      	lsrs	r3, r3, #6
 8000f4a:	f04f 0400 	mov.w	r4, #0
 8000f4e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000f52:	f04f 0200 	mov.w	r2, #0
 8000f56:	ea03 0501 	and.w	r5, r3, r1
 8000f5a:	ea04 0602 	and.w	r6, r4, r2
 8000f5e:	4a3c      	ldr	r2, [pc, #240]	; (8001050 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8000f60:	fb02 f106 	mul.w	r1, r2, r6
 8000f64:	2200      	movs	r2, #0
 8000f66:	fb02 f205 	mul.w	r2, r2, r5
 8000f6a:	440a      	add	r2, r1
 8000f6c:	4938      	ldr	r1, [pc, #224]	; (8001050 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8000f6e:	fba5 0101 	umull	r0, r1, r5, r1
 8000f72:	1853      	adds	r3, r2, r1
 8000f74:	4619      	mov	r1, r3
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	f04f 0400 	mov.w	r4, #0
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4623      	mov	r3, r4
 8000f80:	f7ff f996 	bl	80002b0 <__aeabi_uldivmod>
 8000f84:	4603      	mov	r3, r0
 8000f86:	460c      	mov	r4, r1
 8000f88:	617b      	str	r3, [r7, #20]
 8000f8a:	e049      	b.n	8001020 <HAL_RCC_GetSysClockFreq+0x270>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000f8c:	4b2e      	ldr	r3, [pc, #184]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	099b      	lsrs	r3, r3, #6
 8000f92:	f04f 0400 	mov.w	r4, #0
 8000f96:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000f9a:	f04f 0200 	mov.w	r2, #0
 8000f9e:	ea03 0501 	and.w	r5, r3, r1
 8000fa2:	ea04 0602 	and.w	r6, r4, r2
 8000fa6:	4629      	mov	r1, r5
 8000fa8:	4632      	mov	r2, r6
 8000faa:	f04f 0300 	mov.w	r3, #0
 8000fae:	f04f 0400 	mov.w	r4, #0
 8000fb2:	0154      	lsls	r4, r2, #5
 8000fb4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000fb8:	014b      	lsls	r3, r1, #5
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4622      	mov	r2, r4
 8000fbe:	1b49      	subs	r1, r1, r5
 8000fc0:	eb62 0206 	sbc.w	r2, r2, r6
 8000fc4:	f04f 0300 	mov.w	r3, #0
 8000fc8:	f04f 0400 	mov.w	r4, #0
 8000fcc:	0194      	lsls	r4, r2, #6
 8000fce:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8000fd2:	018b      	lsls	r3, r1, #6
 8000fd4:	1a5b      	subs	r3, r3, r1
 8000fd6:	eb64 0402 	sbc.w	r4, r4, r2
 8000fda:	f04f 0100 	mov.w	r1, #0
 8000fde:	f04f 0200 	mov.w	r2, #0
 8000fe2:	00e2      	lsls	r2, r4, #3
 8000fe4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8000fe8:	00d9      	lsls	r1, r3, #3
 8000fea:	460b      	mov	r3, r1
 8000fec:	4614      	mov	r4, r2
 8000fee:	195b      	adds	r3, r3, r5
 8000ff0:	eb44 0406 	adc.w	r4, r4, r6
 8000ff4:	f04f 0100 	mov.w	r1, #0
 8000ff8:	f04f 0200 	mov.w	r2, #0
 8000ffc:	02a2      	lsls	r2, r4, #10
 8000ffe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001002:	0299      	lsls	r1, r3, #10
 8001004:	460b      	mov	r3, r1
 8001006:	4614      	mov	r4, r2
 8001008:	4618      	mov	r0, r3
 800100a:	4621      	mov	r1, r4
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f04f 0400 	mov.w	r4, #0
 8001012:	461a      	mov	r2, r3
 8001014:	4623      	mov	r3, r4
 8001016:	f7ff f94b 	bl	80002b0 <__aeabi_uldivmod>
 800101a:	4603      	mov	r3, r0
 800101c:	460c      	mov	r4, r1
 800101e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001020:	4b09      	ldr	r3, [pc, #36]	; (8001048 <HAL_RCC_GetSysClockFreq+0x298>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	0f1b      	lsrs	r3, r3, #28
 8001026:	f003 0307 	and.w	r3, r3, #7
 800102a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800102c:	697a      	ldr	r2, [r7, #20]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	fbb2 f3f3 	udiv	r3, r2, r3
 8001034:	613b      	str	r3, [r7, #16]
      break;
 8001036:	e002      	b.n	800103e <HAL_RCC_GetSysClockFreq+0x28e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001038:	4b04      	ldr	r3, [pc, #16]	; (800104c <HAL_RCC_GetSysClockFreq+0x29c>)
 800103a:	613b      	str	r3, [r7, #16]
      break;
 800103c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800103e:	693b      	ldr	r3, [r7, #16]
}
 8001040:	4618      	mov	r0, r3
 8001042:	371c      	adds	r7, #28
 8001044:	46bd      	mov	sp, r7
 8001046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001048:	40023800 	.word	0x40023800
 800104c:	00f42400 	.word	0x00f42400
 8001050:	017d7840 	.word	0x017d7840

08001054 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800105c:	2300      	movs	r3, #0
 800105e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f003 0301 	and.w	r3, r3, #1
 8001068:	2b00      	cmp	r3, #0
 800106a:	f000 8083 	beq.w	8001174 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800106e:	4b95      	ldr	r3, [pc, #596]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f003 030c 	and.w	r3, r3, #12
 8001076:	2b04      	cmp	r3, #4
 8001078:	d019      	beq.n	80010ae <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800107a:	4b92      	ldr	r3, [pc, #584]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001082:	2b08      	cmp	r3, #8
 8001084:	d106      	bne.n	8001094 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001086:	4b8f      	ldr	r3, [pc, #572]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800108e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001092:	d00c      	beq.n	80010ae <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001094:	4b8b      	ldr	r3, [pc, #556]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800109c:	2b0c      	cmp	r3, #12
 800109e:	d112      	bne.n	80010c6 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010a0:	4b88      	ldr	r3, [pc, #544]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010ac:	d10b      	bne.n	80010c6 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ae:	4b85      	ldr	r3, [pc, #532]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d05b      	beq.n	8001172 <HAL_RCC_OscConfig+0x11e>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d157      	bne.n	8001172 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e216      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010ce:	d106      	bne.n	80010de <HAL_RCC_OscConfig+0x8a>
 80010d0:	4b7c      	ldr	r3, [pc, #496]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a7b      	ldr	r2, [pc, #492]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80010d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010da:	6013      	str	r3, [r2, #0]
 80010dc:	e01d      	b.n	800111a <HAL_RCC_OscConfig+0xc6>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010e6:	d10c      	bne.n	8001102 <HAL_RCC_OscConfig+0xae>
 80010e8:	4b76      	ldr	r3, [pc, #472]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a75      	ldr	r2, [pc, #468]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80010ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010f2:	6013      	str	r3, [r2, #0]
 80010f4:	4b73      	ldr	r3, [pc, #460]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a72      	ldr	r2, [pc, #456]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80010fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010fe:	6013      	str	r3, [r2, #0]
 8001100:	e00b      	b.n	800111a <HAL_RCC_OscConfig+0xc6>
 8001102:	4b70      	ldr	r3, [pc, #448]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a6f      	ldr	r2, [pc, #444]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001108:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800110c:	6013      	str	r3, [r2, #0]
 800110e:	4b6d      	ldr	r3, [pc, #436]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a6c      	ldr	r2, [pc, #432]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001114:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001118:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d013      	beq.n	800114a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001122:	f7ff faab 	bl	800067c <HAL_GetTick>
 8001126:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001128:	e008      	b.n	800113c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800112a:	f7ff faa7 	bl	800067c <HAL_GetTick>
 800112e:	4602      	mov	r2, r0
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	2b64      	cmp	r3, #100	; 0x64
 8001136:	d901      	bls.n	800113c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001138:	2303      	movs	r3, #3
 800113a:	e1db      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800113c:	4b61      	ldr	r3, [pc, #388]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d0f0      	beq.n	800112a <HAL_RCC_OscConfig+0xd6>
 8001148:	e014      	b.n	8001174 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800114a:	f7ff fa97 	bl	800067c <HAL_GetTick>
 800114e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001150:	e008      	b.n	8001164 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001152:	f7ff fa93 	bl	800067c <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b64      	cmp	r3, #100	; 0x64
 800115e:	d901      	bls.n	8001164 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e1c7      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001164:	4b57      	ldr	r3, [pc, #348]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116c:	2b00      	cmp	r3, #0
 800116e:	d1f0      	bne.n	8001152 <HAL_RCC_OscConfig+0xfe>
 8001170:	e000      	b.n	8001174 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001172:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d06f      	beq.n	8001260 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001180:	4b50      	ldr	r3, [pc, #320]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	f003 030c 	and.w	r3, r3, #12
 8001188:	2b00      	cmp	r3, #0
 800118a:	d017      	beq.n	80011bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800118c:	4b4d      	ldr	r3, [pc, #308]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001194:	2b08      	cmp	r3, #8
 8001196:	d105      	bne.n	80011a4 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001198:	4b4a      	ldr	r3, [pc, #296]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d00b      	beq.n	80011bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011a4:	4b47      	ldr	r3, [pc, #284]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80011ac:	2b0c      	cmp	r3, #12
 80011ae:	d11c      	bne.n	80011ea <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011b0:	4b44      	ldr	r3, [pc, #272]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d116      	bne.n	80011ea <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011bc:	4b41      	ldr	r3, [pc, #260]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0302 	and.w	r3, r3, #2
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d005      	beq.n	80011d4 <HAL_RCC_OscConfig+0x180>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d001      	beq.n	80011d4 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	e18f      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d4:	4b3b      	ldr	r3, [pc, #236]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	691b      	ldr	r3, [r3, #16]
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	4938      	ldr	r1, [pc, #224]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 80011e4:	4313      	orrs	r3, r2
 80011e6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011e8:	e03a      	b.n	8001260 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	68db      	ldr	r3, [r3, #12]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d020      	beq.n	8001234 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011f2:	4b35      	ldr	r3, [pc, #212]	; (80012c8 <HAL_RCC_OscConfig+0x274>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f8:	f7ff fa40 	bl	800067c <HAL_GetTick>
 80011fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011fe:	e008      	b.n	8001212 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001200:	f7ff fa3c 	bl	800067c <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b02      	cmp	r3, #2
 800120c:	d901      	bls.n	8001212 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e170      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001212:	4b2c      	ldr	r3, [pc, #176]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d0f0      	beq.n	8001200 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800121e:	4b29      	ldr	r3, [pc, #164]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	691b      	ldr	r3, [r3, #16]
 800122a:	00db      	lsls	r3, r3, #3
 800122c:	4925      	ldr	r1, [pc, #148]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 800122e:	4313      	orrs	r3, r2
 8001230:	600b      	str	r3, [r1, #0]
 8001232:	e015      	b.n	8001260 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001234:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <HAL_RCC_OscConfig+0x274>)
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800123a:	f7ff fa1f 	bl	800067c <HAL_GetTick>
 800123e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001240:	e008      	b.n	8001254 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001242:	f7ff fa1b 	bl	800067c <HAL_GetTick>
 8001246:	4602      	mov	r2, r0
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	2b02      	cmp	r3, #2
 800124e:	d901      	bls.n	8001254 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e14f      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001254:	4b1b      	ldr	r3, [pc, #108]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1f0      	bne.n	8001242 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0308 	and.w	r3, r3, #8
 8001268:	2b00      	cmp	r3, #0
 800126a:	d037      	beq.n	80012dc <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	695b      	ldr	r3, [r3, #20]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d016      	beq.n	80012a2 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001274:	4b15      	ldr	r3, [pc, #84]	; (80012cc <HAL_RCC_OscConfig+0x278>)
 8001276:	2201      	movs	r2, #1
 8001278:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800127a:	f7ff f9ff 	bl	800067c <HAL_GetTick>
 800127e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001280:	e008      	b.n	8001294 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001282:	f7ff f9fb 	bl	800067c <HAL_GetTick>
 8001286:	4602      	mov	r2, r0
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	2b02      	cmp	r3, #2
 800128e:	d901      	bls.n	8001294 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	e12f      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001294:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <HAL_RCC_OscConfig+0x270>)
 8001296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	2b00      	cmp	r3, #0
 800129e:	d0f0      	beq.n	8001282 <HAL_RCC_OscConfig+0x22e>
 80012a0:	e01c      	b.n	80012dc <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012a2:	4b0a      	ldr	r3, [pc, #40]	; (80012cc <HAL_RCC_OscConfig+0x278>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012a8:	f7ff f9e8 	bl	800067c <HAL_GetTick>
 80012ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012ae:	e00f      	b.n	80012d0 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012b0:	f7ff f9e4 	bl	800067c <HAL_GetTick>
 80012b4:	4602      	mov	r2, r0
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d908      	bls.n	80012d0 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e118      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
 80012c2:	bf00      	nop
 80012c4:	40023800 	.word	0x40023800
 80012c8:	42470000 	.word	0x42470000
 80012cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012d0:	4b8a      	ldr	r3, [pc, #552]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 80012d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1e9      	bne.n	80012b0 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0304 	and.w	r3, r3, #4
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	f000 8097 	beq.w	8001418 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012ea:	2300      	movs	r3, #0
 80012ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012ee:	4b83      	ldr	r3, [pc, #524]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d10f      	bne.n	800131a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012fa:	2300      	movs	r3, #0
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	4b7f      	ldr	r3, [pc, #508]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	4a7e      	ldr	r2, [pc, #504]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001308:	6413      	str	r3, [r2, #64]	; 0x40
 800130a:	4b7c      	ldr	r3, [pc, #496]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001316:	2301      	movs	r3, #1
 8001318:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800131a:	4b79      	ldr	r3, [pc, #484]	; (8001500 <HAL_RCC_OscConfig+0x4ac>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001322:	2b00      	cmp	r3, #0
 8001324:	d118      	bne.n	8001358 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001326:	4b76      	ldr	r3, [pc, #472]	; (8001500 <HAL_RCC_OscConfig+0x4ac>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a75      	ldr	r2, [pc, #468]	; (8001500 <HAL_RCC_OscConfig+0x4ac>)
 800132c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001330:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001332:	f7ff f9a3 	bl	800067c <HAL_GetTick>
 8001336:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001338:	e008      	b.n	800134c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800133a:	f7ff f99f 	bl	800067c <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	2b02      	cmp	r3, #2
 8001346:	d901      	bls.n	800134c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001348:	2303      	movs	r3, #3
 800134a:	e0d3      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800134c:	4b6c      	ldr	r3, [pc, #432]	; (8001500 <HAL_RCC_OscConfig+0x4ac>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0f0      	beq.n	800133a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d106      	bne.n	800136e <HAL_RCC_OscConfig+0x31a>
 8001360:	4b66      	ldr	r3, [pc, #408]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001364:	4a65      	ldr	r2, [pc, #404]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001366:	f043 0301 	orr.w	r3, r3, #1
 800136a:	6713      	str	r3, [r2, #112]	; 0x70
 800136c:	e01c      	b.n	80013a8 <HAL_RCC_OscConfig+0x354>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	2b05      	cmp	r3, #5
 8001374:	d10c      	bne.n	8001390 <HAL_RCC_OscConfig+0x33c>
 8001376:	4b61      	ldr	r3, [pc, #388]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800137a:	4a60      	ldr	r2, [pc, #384]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 800137c:	f043 0304 	orr.w	r3, r3, #4
 8001380:	6713      	str	r3, [r2, #112]	; 0x70
 8001382:	4b5e      	ldr	r3, [pc, #376]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001386:	4a5d      	ldr	r2, [pc, #372]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	6713      	str	r3, [r2, #112]	; 0x70
 800138e:	e00b      	b.n	80013a8 <HAL_RCC_OscConfig+0x354>
 8001390:	4b5a      	ldr	r3, [pc, #360]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001394:	4a59      	ldr	r2, [pc, #356]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001396:	f023 0301 	bic.w	r3, r3, #1
 800139a:	6713      	str	r3, [r2, #112]	; 0x70
 800139c:	4b57      	ldr	r3, [pc, #348]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 800139e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013a0:	4a56      	ldr	r2, [pc, #344]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 80013a2:	f023 0304 	bic.w	r3, r3, #4
 80013a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d015      	beq.n	80013dc <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013b0:	f7ff f964 	bl	800067c <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013b6:	e00a      	b.n	80013ce <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013b8:	f7ff f960 	bl	800067c <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e092      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013ce:	4b4b      	ldr	r3, [pc, #300]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 80013d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d0ee      	beq.n	80013b8 <HAL_RCC_OscConfig+0x364>
 80013da:	e014      	b.n	8001406 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013dc:	f7ff f94e 	bl	800067c <HAL_GetTick>
 80013e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013e2:	e00a      	b.n	80013fa <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013e4:	f7ff f94a 	bl	800067c <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e07c      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013fa:	4b40      	ldr	r3, [pc, #256]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 80013fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d1ee      	bne.n	80013e4 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001406:	7dfb      	ldrb	r3, [r7, #23]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d105      	bne.n	8001418 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800140c:	4b3b      	ldr	r3, [pc, #236]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 800140e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001410:	4a3a      	ldr	r2, [pc, #232]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001412:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001416:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d068      	beq.n	80014f2 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001420:	4b36      	ldr	r3, [pc, #216]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 030c 	and.w	r3, r3, #12
 8001428:	2b08      	cmp	r3, #8
 800142a:	d060      	beq.n	80014ee <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d145      	bne.n	80014c0 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001434:	4b33      	ldr	r3, [pc, #204]	; (8001504 <HAL_RCC_OscConfig+0x4b0>)
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143a:	f7ff f91f 	bl	800067c <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001440:	e008      	b.n	8001454 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001442:	f7ff f91b 	bl	800067c <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b02      	cmp	r3, #2
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e04f      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001454:	4b29      	ldr	r3, [pc, #164]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d1f0      	bne.n	8001442 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	69da      	ldr	r2, [r3, #28]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	431a      	orrs	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146e:	019b      	lsls	r3, r3, #6
 8001470:	431a      	orrs	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001476:	085b      	lsrs	r3, r3, #1
 8001478:	3b01      	subs	r3, #1
 800147a:	041b      	lsls	r3, r3, #16
 800147c:	431a      	orrs	r2, r3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001482:	061b      	lsls	r3, r3, #24
 8001484:	431a      	orrs	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	071b      	lsls	r3, r3, #28
 800148c:	491b      	ldr	r1, [pc, #108]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 800148e:	4313      	orrs	r3, r2
 8001490:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001492:	4b1c      	ldr	r3, [pc, #112]	; (8001504 <HAL_RCC_OscConfig+0x4b0>)
 8001494:	2201      	movs	r2, #1
 8001496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001498:	f7ff f8f0 	bl	800067c <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014a0:	f7ff f8ec 	bl	800067c <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e020      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014b2:	4b12      	ldr	r3, [pc, #72]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0f0      	beq.n	80014a0 <HAL_RCC_OscConfig+0x44c>
 80014be:	e018      	b.n	80014f2 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c0:	4b10      	ldr	r3, [pc, #64]	; (8001504 <HAL_RCC_OscConfig+0x4b0>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c6:	f7ff f8d9 	bl	800067c <HAL_GetTick>
 80014ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014cc:	e008      	b.n	80014e0 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ce:	f7ff f8d5 	bl	800067c <HAL_GetTick>
 80014d2:	4602      	mov	r2, r0
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d901      	bls.n	80014e0 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e009      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014e0:	4b06      	ldr	r3, [pc, #24]	; (80014fc <HAL_RCC_OscConfig+0x4a8>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1f0      	bne.n	80014ce <HAL_RCC_OscConfig+0x47a>
 80014ec:	e001      	b.n	80014f2 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e000      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80014f2:	2300      	movs	r3, #0
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3718      	adds	r7, #24
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40023800 	.word	0x40023800
 8001500:	40007000 	.word	0x40007000
 8001504:	42470060 	.word	0x42470060

08001508 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d101      	bne.n	800151a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e056      	b.n	80015c8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2200      	movs	r2, #0
 800151e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001526:	b2db      	uxtb	r3, r3
 8001528:	2b00      	cmp	r3, #0
 800152a:	d106      	bne.n	800153a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f000 ff33 	bl	80023a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2202      	movs	r2, #2
 800153e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001550:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685a      	ldr	r2, [r3, #4]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	431a      	orrs	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	431a      	orrs	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	431a      	orrs	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	695b      	ldr	r3, [r3, #20]
 800156c:	431a      	orrs	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	699b      	ldr	r3, [r3, #24]
 8001572:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001576:	431a      	orrs	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	69db      	ldr	r3, [r3, #28]
 800157c:	431a      	orrs	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6a1b      	ldr	r3, [r3, #32]
 8001582:	ea42 0103 	orr.w	r1, r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	430a      	orrs	r2, r1
 8001590:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	0c1b      	lsrs	r3, r3, #16
 8001598:	f003 0104 	and.w	r1, r3, #4
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	430a      	orrs	r2, r1
 80015a6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	69da      	ldr	r2, [r3, #28]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015b6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2201      	movs	r2, #1
 80015c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08c      	sub	sp, #48	; 0x30
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80015de:	2301      	movs	r3, #1
 80015e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80015e2:	2300      	movs	r3, #0
 80015e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d101      	bne.n	80015f6 <HAL_SPI_TransmitReceive+0x26>
 80015f2:	2302      	movs	r3, #2
 80015f4:	e18a      	b.n	800190c <HAL_SPI_TransmitReceive+0x33c>
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2201      	movs	r2, #1
 80015fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80015fe:	f7ff f83d 	bl	800067c <HAL_GetTick>
 8001602:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800160a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001614:	887b      	ldrh	r3, [r7, #2]
 8001616:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001618:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800161c:	2b01      	cmp	r3, #1
 800161e:	d00f      	beq.n	8001640 <HAL_SPI_TransmitReceive+0x70>
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001626:	d107      	bne.n	8001638 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d103      	bne.n	8001638 <HAL_SPI_TransmitReceive+0x68>
 8001630:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001634:	2b04      	cmp	r3, #4
 8001636:	d003      	beq.n	8001640 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001638:	2302      	movs	r3, #2
 800163a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800163e:	e15b      	b.n	80018f8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d005      	beq.n	8001652 <HAL_SPI_TransmitReceive+0x82>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d002      	beq.n	8001652 <HAL_SPI_TransmitReceive+0x82>
 800164c:	887b      	ldrh	r3, [r7, #2]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d103      	bne.n	800165a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001658:	e14e      	b.n	80018f8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b04      	cmp	r3, #4
 8001664:	d003      	beq.n	800166e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2205      	movs	r2, #5
 800166a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2200      	movs	r2, #0
 8001672:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	887a      	ldrh	r2, [r7, #2]
 800167e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	887a      	ldrh	r2, [r7, #2]
 8001684:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	68ba      	ldr	r2, [r7, #8]
 800168a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	887a      	ldrh	r2, [r7, #2]
 8001690:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	887a      	ldrh	r2, [r7, #2]
 8001696:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2200      	movs	r2, #0
 800169c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2200      	movs	r2, #0
 80016a2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016ae:	2b40      	cmp	r3, #64	; 0x40
 80016b0:	d007      	beq.n	80016c2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80016ca:	d178      	bne.n	80017be <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d002      	beq.n	80016da <HAL_SPI_TransmitReceive+0x10a>
 80016d4:	8b7b      	ldrh	r3, [r7, #26]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d166      	bne.n	80017a8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	881a      	ldrh	r2, [r3, #0]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	1c9a      	adds	r2, r3, #2
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	3b01      	subs	r3, #1
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80016fe:	e053      	b.n	80017a8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b02      	cmp	r3, #2
 800170c:	d11b      	bne.n	8001746 <HAL_SPI_TransmitReceive+0x176>
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001712:	b29b      	uxth	r3, r3
 8001714:	2b00      	cmp	r3, #0
 8001716:	d016      	beq.n	8001746 <HAL_SPI_TransmitReceive+0x176>
 8001718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800171a:	2b01      	cmp	r3, #1
 800171c:	d113      	bne.n	8001746 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	881a      	ldrh	r2, [r3, #0]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	1c9a      	adds	r2, r3, #2
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001738:	b29b      	uxth	r3, r3
 800173a:	3b01      	subs	r3, #1
 800173c:	b29a      	uxth	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001742:	2300      	movs	r3, #0
 8001744:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	f003 0301 	and.w	r3, r3, #1
 8001750:	2b01      	cmp	r3, #1
 8001752:	d119      	bne.n	8001788 <HAL_SPI_TransmitReceive+0x1b8>
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001758:	b29b      	uxth	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	d014      	beq.n	8001788 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	68da      	ldr	r2, [r3, #12]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001768:	b292      	uxth	r2, r2
 800176a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001770:	1c9a      	adds	r2, r3, #2
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800177a:	b29b      	uxth	r3, r3
 800177c:	3b01      	subs	r3, #1
 800177e:	b29a      	uxth	r2, r3
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001784:	2301      	movs	r3, #1
 8001786:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001788:	f7fe ff78 	bl	800067c <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001794:	429a      	cmp	r2, r3
 8001796:	d807      	bhi.n	80017a8 <HAL_SPI_TransmitReceive+0x1d8>
 8001798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800179a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800179e:	d003      	beq.n	80017a8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80017a6:	e0a7      	b.n	80018f8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d1a6      	bne.n	8001700 <HAL_SPI_TransmitReceive+0x130>
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d1a1      	bne.n	8001700 <HAL_SPI_TransmitReceive+0x130>
 80017bc:	e07c      	b.n	80018b8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d002      	beq.n	80017cc <HAL_SPI_TransmitReceive+0x1fc>
 80017c6:	8b7b      	ldrh	r3, [r7, #26]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d16b      	bne.n	80018a4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	330c      	adds	r3, #12
 80017d6:	7812      	ldrb	r2, [r2, #0]
 80017d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	1c5a      	adds	r2, r3, #1
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	3b01      	subs	r3, #1
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80017f2:	e057      	b.n	80018a4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d11c      	bne.n	800183c <HAL_SPI_TransmitReceive+0x26c>
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001806:	b29b      	uxth	r3, r3
 8001808:	2b00      	cmp	r3, #0
 800180a:	d017      	beq.n	800183c <HAL_SPI_TransmitReceive+0x26c>
 800180c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800180e:	2b01      	cmp	r3, #1
 8001810:	d114      	bne.n	800183c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	330c      	adds	r3, #12
 800181c:	7812      	ldrb	r2, [r2, #0]
 800181e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001824:	1c5a      	adds	r2, r3, #1
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800182e:	b29b      	uxth	r3, r3
 8001830:	3b01      	subs	r3, #1
 8001832:	b29a      	uxth	r2, r3
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001838:	2300      	movs	r3, #0
 800183a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	2b01      	cmp	r3, #1
 8001848:	d119      	bne.n	800187e <HAL_SPI_TransmitReceive+0x2ae>
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800184e:	b29b      	uxth	r3, r3
 8001850:	2b00      	cmp	r3, #0
 8001852:	d014      	beq.n	800187e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	68da      	ldr	r2, [r3, #12]
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001866:	1c5a      	adds	r2, r3, #1
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001870:	b29b      	uxth	r3, r3
 8001872:	3b01      	subs	r3, #1
 8001874:	b29a      	uxth	r2, r3
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800187a:	2301      	movs	r3, #1
 800187c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800187e:	f7fe fefd 	bl	800067c <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800188a:	429a      	cmp	r2, r3
 800188c:	d803      	bhi.n	8001896 <HAL_SPI_TransmitReceive+0x2c6>
 800188e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001894:	d102      	bne.n	800189c <HAL_SPI_TransmitReceive+0x2cc>
 8001896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001898:	2b00      	cmp	r3, #0
 800189a:	d103      	bne.n	80018a4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80018a2:	e029      	b.n	80018f8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1a2      	bne.n	80017f4 <HAL_SPI_TransmitReceive+0x224>
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d19d      	bne.n	80017f4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80018b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018ba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80018bc:	68f8      	ldr	r0, [r7, #12]
 80018be:	f000 f893 	bl	80019e8 <SPI_EndRxTxTransaction>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d006      	beq.n	80018d6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2220      	movs	r2, #32
 80018d2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80018d4:	e010      	b.n	80018f8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d10b      	bne.n	80018f6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	617b      	str	r3, [r7, #20]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	e000      	b.n	80018f8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80018f6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2201      	movs	r2, #1
 80018fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2200      	movs	r2, #0
 8001904:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001908:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800190c:	4618      	mov	r0, r3
 800190e:	3730      	adds	r7, #48	; 0x30
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	603b      	str	r3, [r7, #0]
 8001920:	4613      	mov	r3, r2
 8001922:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001924:	e04c      	b.n	80019c0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800192c:	d048      	beq.n	80019c0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800192e:	f7fe fea5 	bl	800067c <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	429a      	cmp	r2, r3
 800193c:	d902      	bls.n	8001944 <SPI_WaitFlagStateUntilTimeout+0x30>
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d13d      	bne.n	80019c0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	685a      	ldr	r2, [r3, #4]
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001952:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800195c:	d111      	bne.n	8001982 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001966:	d004      	beq.n	8001972 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001970:	d107      	bne.n	8001982 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001980:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001986:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800198a:	d10f      	bne.n	80019ac <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80019aa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2201      	movs	r2, #1
 80019b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2200      	movs	r2, #0
 80019b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e00f      	b.n	80019e0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	4013      	ands	r3, r2
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	bf0c      	ite	eq
 80019d0:	2301      	moveq	r3, #1
 80019d2:	2300      	movne	r3, #0
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	461a      	mov	r2, r3
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d1a3      	bne.n	8001926 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80019de:	2300      	movs	r3, #0
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b088      	sub	sp, #32
 80019ec:	af02      	add	r7, sp, #8
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80019f4:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <SPI_EndRxTxTransaction+0x7c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a1b      	ldr	r2, [pc, #108]	; (8001a68 <SPI_EndRxTxTransaction+0x80>)
 80019fa:	fba2 2303 	umull	r2, r3, r2, r3
 80019fe:	0d5b      	lsrs	r3, r3, #21
 8001a00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a04:	fb02 f303 	mul.w	r3, r2, r3
 8001a08:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001a12:	d112      	bne.n	8001a3a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2180      	movs	r1, #128	; 0x80
 8001a1e:	68f8      	ldr	r0, [r7, #12]
 8001a20:	f7ff ff78 	bl	8001914 <SPI_WaitFlagStateUntilTimeout>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d016      	beq.n	8001a58 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a2e:	f043 0220 	orr.w	r2, r3, #32
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e00f      	b.n	8001a5a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d00a      	beq.n	8001a56 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a50:	2b80      	cmp	r3, #128	; 0x80
 8001a52:	d0f2      	beq.n	8001a3a <SPI_EndRxTxTransaction+0x52>
 8001a54:	e000      	b.n	8001a58 <SPI_EndRxTxTransaction+0x70>
        break;
 8001a56:	bf00      	nop
  }

  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	20000008 	.word	0x20000008
 8001a68:	165e9f81 	.word	0x165e9f81

08001a6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e03f      	b.n	8001afe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d106      	bne.n	8001a98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 fccc 	bl	8002430 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2224      	movs	r2, #36	; 0x24
 8001a9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68da      	ldr	r2, [r3, #12]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001aae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 f90b 	bl	8001ccc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	691a      	ldr	r2, [r3, #16]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ac4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	695a      	ldr	r2, [r3, #20]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ad4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	68da      	ldr	r2, [r3, #12]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ae4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2220      	movs	r2, #32
 8001af0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2220      	movs	r2, #32
 8001af8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b088      	sub	sp, #32
 8001b0a:	af02      	add	r7, sp, #8
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	603b      	str	r3, [r7, #0]
 8001b12:	4613      	mov	r3, r2
 8001b14:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2b20      	cmp	r3, #32
 8001b24:	f040 8083 	bne.w	8001c2e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d002      	beq.n	8001b34 <HAL_UART_Transmit+0x2e>
 8001b2e:	88fb      	ldrh	r3, [r7, #6]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e07b      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d101      	bne.n	8001b46 <HAL_UART_Transmit+0x40>
 8001b42:	2302      	movs	r3, #2
 8001b44:	e074      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2200      	movs	r2, #0
 8001b52:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2221      	movs	r2, #33	; 0x21
 8001b58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001b5c:	f7fe fd8e 	bl	800067c <HAL_GetTick>
 8001b60:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	88fa      	ldrh	r2, [r7, #6]
 8001b66:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	88fa      	ldrh	r2, [r7, #6]
 8001b6c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001b6e:	e042      	b.n	8001bf6 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	3b01      	subs	r3, #1
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b86:	d122      	bne.n	8001bce <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2180      	movs	r1, #128	; 0x80
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	f000 f850 	bl	8001c38 <UART_WaitOnFlagUntilTimeout>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e046      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	881b      	ldrh	r3, [r3, #0]
 8001baa:	461a      	mov	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001bb4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	691b      	ldr	r3, [r3, #16]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d103      	bne.n	8001bc6 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	3302      	adds	r3, #2
 8001bc2:	60bb      	str	r3, [r7, #8]
 8001bc4:	e017      	b.n	8001bf6 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	e013      	b.n	8001bf6 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2180      	movs	r1, #128	; 0x80
 8001bd8:	68f8      	ldr	r0, [r7, #12]
 8001bda:	f000 f82d 	bl	8001c38 <UART_WaitOnFlagUntilTimeout>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e023      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	1c5a      	adds	r2, r3, #1
 8001bec:	60ba      	str	r2, [r7, #8]
 8001bee:	781a      	ldrb	r2, [r3, #0]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d1b7      	bne.n	8001b70 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	2200      	movs	r2, #0
 8001c08:	2140      	movs	r1, #64	; 0x40
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	f000 f814 	bl	8001c38 <UART_WaitOnFlagUntilTimeout>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e00a      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2220      	movs	r2, #32
 8001c1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2200      	movs	r2, #0
 8001c26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e000      	b.n	8001c30 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001c2e:	2302      	movs	r3, #2
  }
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	603b      	str	r3, [r7, #0]
 8001c44:	4613      	mov	r3, r2
 8001c46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c48:	e02c      	b.n	8001ca4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c50:	d028      	beq.n	8001ca4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d007      	beq.n	8001c68 <UART_WaitOnFlagUntilTimeout+0x30>
 8001c58:	f7fe fd10 	bl	800067c <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d21d      	bcs.n	8001ca4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	68da      	ldr	r2, [r3, #12]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001c76:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	695a      	ldr	r2, [r3, #20]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0201 	bic.w	r2, r2, #1
 8001c86:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2220      	movs	r2, #32
 8001c8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2220      	movs	r2, #32
 8001c94:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e00f      	b.n	8001cc4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	4013      	ands	r3, r2
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	bf0c      	ite	eq
 8001cb4:	2301      	moveq	r3, #1
 8001cb6:	2300      	movne	r3, #0
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	461a      	mov	r2, r3
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d0c3      	beq.n	8001c4a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ccc:	b5b0      	push	{r4, r5, r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68da      	ldr	r2, [r3, #12]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	430a      	orrs	r2, r1
 8001ce8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689a      	ldr	r2, [r3, #8]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	695b      	ldr	r3, [r3, #20]
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	69db      	ldr	r3, [r3, #28]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001d0c:	f023 030c 	bic.w	r3, r3, #12
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	68f9      	ldr	r1, [r7, #12]
 8001d16:	430b      	orrs	r3, r1
 8001d18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	695b      	ldr	r3, [r3, #20]
 8001d20:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	699a      	ldr	r2, [r3, #24]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	69db      	ldr	r3, [r3, #28]
 8001d34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d38:	f040 80e4 	bne.w	8001f04 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4aab      	ldr	r2, [pc, #684]	; (8001ff0 <UART_SetConfig+0x324>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d004      	beq.n	8001d50 <UART_SetConfig+0x84>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4aaa      	ldr	r2, [pc, #680]	; (8001ff4 <UART_SetConfig+0x328>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d16c      	bne.n	8001e2a <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001d50:	f7ff f81a 	bl	8000d88 <HAL_RCC_GetPCLK2Freq>
 8001d54:	4602      	mov	r2, r0
 8001d56:	4613      	mov	r3, r2
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4413      	add	r3, r2
 8001d5c:	009a      	lsls	r2, r3, #2
 8001d5e:	441a      	add	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6a:	4aa3      	ldr	r2, [pc, #652]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d70:	095b      	lsrs	r3, r3, #5
 8001d72:	011c      	lsls	r4, r3, #4
 8001d74:	f7ff f808 	bl	8000d88 <HAL_RCC_GetPCLK2Freq>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4413      	add	r3, r2
 8001d80:	009a      	lsls	r2, r3, #2
 8001d82:	441a      	add	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	fbb2 f5f3 	udiv	r5, r2, r3
 8001d8e:	f7fe fffb 	bl	8000d88 <HAL_RCC_GetPCLK2Freq>
 8001d92:	4602      	mov	r2, r0
 8001d94:	4613      	mov	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4413      	add	r3, r2
 8001d9a:	009a      	lsls	r2, r3, #2
 8001d9c:	441a      	add	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da8:	4a93      	ldr	r2, [pc, #588]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001daa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	2264      	movs	r2, #100	; 0x64
 8001db2:	fb02 f303 	mul.w	r3, r2, r3
 8001db6:	1aeb      	subs	r3, r5, r3
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	3332      	adds	r3, #50	; 0x32
 8001dbc:	4a8e      	ldr	r2, [pc, #568]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc2:	095b      	lsrs	r3, r3, #5
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001dca:	441c      	add	r4, r3
 8001dcc:	f7fe ffdc 	bl	8000d88 <HAL_RCC_GetPCLK2Freq>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	4413      	add	r3, r2
 8001dd8:	009a      	lsls	r2, r3, #2
 8001dda:	441a      	add	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	fbb2 f5f3 	udiv	r5, r2, r3
 8001de6:	f7fe ffcf 	bl	8000d88 <HAL_RCC_GetPCLK2Freq>
 8001dea:	4602      	mov	r2, r0
 8001dec:	4613      	mov	r3, r2
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	4413      	add	r3, r2
 8001df2:	009a      	lsls	r2, r3, #2
 8001df4:	441a      	add	r2, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e00:	4a7d      	ldr	r2, [pc, #500]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001e02:	fba2 2303 	umull	r2, r3, r2, r3
 8001e06:	095b      	lsrs	r3, r3, #5
 8001e08:	2264      	movs	r2, #100	; 0x64
 8001e0a:	fb02 f303 	mul.w	r3, r2, r3
 8001e0e:	1aeb      	subs	r3, r5, r3
 8001e10:	00db      	lsls	r3, r3, #3
 8001e12:	3332      	adds	r3, #50	; 0x32
 8001e14:	4a78      	ldr	r2, [pc, #480]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001e16:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1a:	095b      	lsrs	r3, r3, #5
 8001e1c:	f003 0207 	and.w	r2, r3, #7
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4422      	add	r2, r4
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	e154      	b.n	80020d4 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001e2a:	f7fe ff99 	bl	8000d60 <HAL_RCC_GetPCLK1Freq>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	4613      	mov	r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	4413      	add	r3, r2
 8001e36:	009a      	lsls	r2, r3, #2
 8001e38:	441a      	add	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e44:	4a6c      	ldr	r2, [pc, #432]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001e46:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4a:	095b      	lsrs	r3, r3, #5
 8001e4c:	011c      	lsls	r4, r3, #4
 8001e4e:	f7fe ff87 	bl	8000d60 <HAL_RCC_GetPCLK1Freq>
 8001e52:	4602      	mov	r2, r0
 8001e54:	4613      	mov	r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	4413      	add	r3, r2
 8001e5a:	009a      	lsls	r2, r3, #2
 8001e5c:	441a      	add	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	005b      	lsls	r3, r3, #1
 8001e64:	fbb2 f5f3 	udiv	r5, r2, r3
 8001e68:	f7fe ff7a 	bl	8000d60 <HAL_RCC_GetPCLK1Freq>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	4613      	mov	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	4413      	add	r3, r2
 8001e74:	009a      	lsls	r2, r3, #2
 8001e76:	441a      	add	r2, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e82:	4a5d      	ldr	r2, [pc, #372]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001e84:	fba2 2303 	umull	r2, r3, r2, r3
 8001e88:	095b      	lsrs	r3, r3, #5
 8001e8a:	2264      	movs	r2, #100	; 0x64
 8001e8c:	fb02 f303 	mul.w	r3, r2, r3
 8001e90:	1aeb      	subs	r3, r5, r3
 8001e92:	00db      	lsls	r3, r3, #3
 8001e94:	3332      	adds	r3, #50	; 0x32
 8001e96:	4a58      	ldr	r2, [pc, #352]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001e98:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9c:	095b      	lsrs	r3, r3, #5
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001ea4:	441c      	add	r4, r3
 8001ea6:	f7fe ff5b 	bl	8000d60 <HAL_RCC_GetPCLK1Freq>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	4613      	mov	r3, r2
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	4413      	add	r3, r2
 8001eb2:	009a      	lsls	r2, r3, #2
 8001eb4:	441a      	add	r2, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	fbb2 f5f3 	udiv	r5, r2, r3
 8001ec0:	f7fe ff4e 	bl	8000d60 <HAL_RCC_GetPCLK1Freq>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	009a      	lsls	r2, r3, #2
 8001ece:	441a      	add	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eda:	4a47      	ldr	r2, [pc, #284]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001edc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee0:	095b      	lsrs	r3, r3, #5
 8001ee2:	2264      	movs	r2, #100	; 0x64
 8001ee4:	fb02 f303 	mul.w	r3, r2, r3
 8001ee8:	1aeb      	subs	r3, r5, r3
 8001eea:	00db      	lsls	r3, r3, #3
 8001eec:	3332      	adds	r3, #50	; 0x32
 8001eee:	4a42      	ldr	r2, [pc, #264]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef4:	095b      	lsrs	r3, r3, #5
 8001ef6:	f003 0207 	and.w	r2, r3, #7
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4422      	add	r2, r4
 8001f00:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8001f02:	e0e7      	b.n	80020d4 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a39      	ldr	r2, [pc, #228]	; (8001ff0 <UART_SetConfig+0x324>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d004      	beq.n	8001f18 <UART_SetConfig+0x24c>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a38      	ldr	r2, [pc, #224]	; (8001ff4 <UART_SetConfig+0x328>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d171      	bne.n	8001ffc <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001f18:	f7fe ff36 	bl	8000d88 <HAL_RCC_GetPCLK2Freq>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	4613      	mov	r3, r2
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	4413      	add	r3, r2
 8001f24:	009a      	lsls	r2, r3, #2
 8001f26:	441a      	add	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f32:	4a31      	ldr	r2, [pc, #196]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001f34:	fba2 2303 	umull	r2, r3, r2, r3
 8001f38:	095b      	lsrs	r3, r3, #5
 8001f3a:	011c      	lsls	r4, r3, #4
 8001f3c:	f7fe ff24 	bl	8000d88 <HAL_RCC_GetPCLK2Freq>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4613      	mov	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4413      	add	r3, r2
 8001f48:	009a      	lsls	r2, r3, #2
 8001f4a:	441a      	add	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	fbb2 f5f3 	udiv	r5, r2, r3
 8001f56:	f7fe ff17 	bl	8000d88 <HAL_RCC_GetPCLK2Freq>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4413      	add	r3, r2
 8001f62:	009a      	lsls	r2, r3, #2
 8001f64:	441a      	add	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f70:	4a21      	ldr	r2, [pc, #132]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001f72:	fba2 2303 	umull	r2, r3, r2, r3
 8001f76:	095b      	lsrs	r3, r3, #5
 8001f78:	2264      	movs	r2, #100	; 0x64
 8001f7a:	fb02 f303 	mul.w	r3, r2, r3
 8001f7e:	1aeb      	subs	r3, r5, r3
 8001f80:	011b      	lsls	r3, r3, #4
 8001f82:	3332      	adds	r3, #50	; 0x32
 8001f84:	4a1c      	ldr	r2, [pc, #112]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001f86:	fba2 2303 	umull	r2, r3, r2, r3
 8001f8a:	095b      	lsrs	r3, r3, #5
 8001f8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f90:	441c      	add	r4, r3
 8001f92:	f7fe fef9 	bl	8000d88 <HAL_RCC_GetPCLK2Freq>
 8001f96:	4602      	mov	r2, r0
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	009a      	lsls	r2, r3, #2
 8001fa0:	441a      	add	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	fbb2 f5f3 	udiv	r5, r2, r3
 8001fac:	f7fe feec 	bl	8000d88 <HAL_RCC_GetPCLK2Freq>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	009a      	lsls	r2, r3, #2
 8001fba:	441a      	add	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc6:	4a0c      	ldr	r2, [pc, #48]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fcc:	095b      	lsrs	r3, r3, #5
 8001fce:	2264      	movs	r2, #100	; 0x64
 8001fd0:	fb02 f303 	mul.w	r3, r2, r3
 8001fd4:	1aeb      	subs	r3, r5, r3
 8001fd6:	011b      	lsls	r3, r3, #4
 8001fd8:	3332      	adds	r3, #50	; 0x32
 8001fda:	4a07      	ldr	r2, [pc, #28]	; (8001ff8 <UART_SetConfig+0x32c>)
 8001fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe0:	095b      	lsrs	r3, r3, #5
 8001fe2:	f003 020f 	and.w	r2, r3, #15
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4422      	add	r2, r4
 8001fec:	609a      	str	r2, [r3, #8]
 8001fee:	e071      	b.n	80020d4 <UART_SetConfig+0x408>
 8001ff0:	40011000 	.word	0x40011000
 8001ff4:	40011400 	.word	0x40011400
 8001ff8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001ffc:	f7fe feb0 	bl	8000d60 <HAL_RCC_GetPCLK1Freq>
 8002000:	4602      	mov	r2, r0
 8002002:	4613      	mov	r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	4413      	add	r3, r2
 8002008:	009a      	lsls	r2, r3, #2
 800200a:	441a      	add	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	fbb2 f3f3 	udiv	r3, r2, r3
 8002016:	4a31      	ldr	r2, [pc, #196]	; (80020dc <UART_SetConfig+0x410>)
 8002018:	fba2 2303 	umull	r2, r3, r2, r3
 800201c:	095b      	lsrs	r3, r3, #5
 800201e:	011c      	lsls	r4, r3, #4
 8002020:	f7fe fe9e 	bl	8000d60 <HAL_RCC_GetPCLK1Freq>
 8002024:	4602      	mov	r2, r0
 8002026:	4613      	mov	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	4413      	add	r3, r2
 800202c:	009a      	lsls	r2, r3, #2
 800202e:	441a      	add	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	fbb2 f5f3 	udiv	r5, r2, r3
 800203a:	f7fe fe91 	bl	8000d60 <HAL_RCC_GetPCLK1Freq>
 800203e:	4602      	mov	r2, r0
 8002040:	4613      	mov	r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	4413      	add	r3, r2
 8002046:	009a      	lsls	r2, r3, #2
 8002048:	441a      	add	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	fbb2 f3f3 	udiv	r3, r2, r3
 8002054:	4a21      	ldr	r2, [pc, #132]	; (80020dc <UART_SetConfig+0x410>)
 8002056:	fba2 2303 	umull	r2, r3, r2, r3
 800205a:	095b      	lsrs	r3, r3, #5
 800205c:	2264      	movs	r2, #100	; 0x64
 800205e:	fb02 f303 	mul.w	r3, r2, r3
 8002062:	1aeb      	subs	r3, r5, r3
 8002064:	011b      	lsls	r3, r3, #4
 8002066:	3332      	adds	r3, #50	; 0x32
 8002068:	4a1c      	ldr	r2, [pc, #112]	; (80020dc <UART_SetConfig+0x410>)
 800206a:	fba2 2303 	umull	r2, r3, r2, r3
 800206e:	095b      	lsrs	r3, r3, #5
 8002070:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002074:	441c      	add	r4, r3
 8002076:	f7fe fe73 	bl	8000d60 <HAL_RCC_GetPCLK1Freq>
 800207a:	4602      	mov	r2, r0
 800207c:	4613      	mov	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4413      	add	r3, r2
 8002082:	009a      	lsls	r2, r3, #2
 8002084:	441a      	add	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	fbb2 f5f3 	udiv	r5, r2, r3
 8002090:	f7fe fe66 	bl	8000d60 <HAL_RCC_GetPCLK1Freq>
 8002094:	4602      	mov	r2, r0
 8002096:	4613      	mov	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	009a      	lsls	r2, r3, #2
 800209e:	441a      	add	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020aa:	4a0c      	ldr	r2, [pc, #48]	; (80020dc <UART_SetConfig+0x410>)
 80020ac:	fba2 2303 	umull	r2, r3, r2, r3
 80020b0:	095b      	lsrs	r3, r3, #5
 80020b2:	2264      	movs	r2, #100	; 0x64
 80020b4:	fb02 f303 	mul.w	r3, r2, r3
 80020b8:	1aeb      	subs	r3, r5, r3
 80020ba:	011b      	lsls	r3, r3, #4
 80020bc:	3332      	adds	r3, #50	; 0x32
 80020be:	4a07      	ldr	r2, [pc, #28]	; (80020dc <UART_SetConfig+0x410>)
 80020c0:	fba2 2303 	umull	r2, r3, r2, r3
 80020c4:	095b      	lsrs	r3, r3, #5
 80020c6:	f003 020f 	and.w	r2, r3, #15
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4422      	add	r2, r4
 80020d0:	609a      	str	r2, [r3, #8]
}
 80020d2:	e7ff      	b.n	80020d4 <UART_SetConfig+0x408>
 80020d4:	bf00      	nop
 80020d6:	3710      	adds	r7, #16
 80020d8:	46bd      	mov	sp, r7
 80020da:	bdb0      	pop	{r4, r5, r7, pc}
 80020dc:	51eb851f 	.word	0x51eb851f

080020e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b0ca      	sub	sp, #296	; 0x128
 80020e4:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020e6:	f7fe fa63 	bl	80005b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020ea:	f000 f853 	bl	8002194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020ee:	f000 f90d 	bl	800230c <MX_GPIO_Init>
  MX_SPI1_Init();
 80020f2:	f000 f8af 	bl	8002254 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80020f6:	f000 f8df 	bl	80022b8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  char rxbuf[]="\r\n";
 80020fa:	4a22      	ldr	r2, [pc, #136]	; (8002184 <main+0xa4>)
 80020fc:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 8002100:	6812      	ldr	r2, [r2, #0]
 8002102:	4611      	mov	r1, r2
 8002104:	8019      	strh	r1, [r3, #0]
 8002106:	3302      	adds	r3, #2
 8002108:	0c12      	lsrs	r2, r2, #16
 800210a:	701a      	strb	r2, [r3, #0]
  uint8_t txdata[9] = {0};
 800210c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	721a      	strb	r2, [r3, #8]
  uint8_t aTxBuffer[] = {0};
 8002118:	2300      	movs	r3, #0
 800211a:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
  uint8_t aRxBuffer[10]={0};
 800211e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	811a      	strh	r2, [r3, #8]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
 while(1){
	 HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)aTxBuffer,(uint8_t*)aRxBuffer,1,100);
 800212a:	f507 7280 	add.w	r2, r7, #256	; 0x100
 800212e:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 8002132:	2364      	movs	r3, #100	; 0x64
 8002134:	9300      	str	r3, [sp, #0]
 8002136:	2301      	movs	r3, #1
 8002138:	4813      	ldr	r0, [pc, #76]	; (8002188 <main+0xa8>)
 800213a:	f7ff fa49 	bl	80015d0 <HAL_SPI_TransmitReceive>
	 if(aRxBuffer[0]!=0){
 800213e:	f897 3100 	ldrb.w	r3, [r7, #256]	; 0x100
 8002142:	2b00      	cmp	r3, #0
 8002144:	d0f1      	beq.n	800212a <main+0x4a>
		 aTxBuffer[0]+=5;
 8002146:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 800214a:	3305      	adds	r3, #5
 800214c:	b2db      	uxtb	r3, r3
 800214e:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
		 break;
 8002152:	bf00      	nop
	  	}
 	 }
 	 char PC_txdata[256]={'\0'};
 8002154:	463b      	mov	r3, r7
 8002156:	4618      	mov	r0, r3
 8002158:	f44f 7380 	mov.w	r3, #256	; 0x100
 800215c:	461a      	mov	r2, r3
 800215e:	2100      	movs	r1, #0
 8002160:	f000 fa92 	bl	8002688 <memset>
 	 sprintf(PC_txdata,"0x%d\n\r",aRxBuffer[0]);
 8002164:	f897 3100 	ldrb.w	r3, [r7, #256]	; 0x100
 8002168:	461a      	mov	r2, r3
 800216a:	463b      	mov	r3, r7
 800216c:	4907      	ldr	r1, [pc, #28]	; (800218c <main+0xac>)
 800216e:	4618      	mov	r0, r3
 8002170:	f000 fa92 	bl	8002698 <siprintf>
 	 HAL_UART_Transmit(&huart2,(uint8_t*)PC_txdata, sizeof(PC_txdata), 100);
 8002174:	4639      	mov	r1, r7
 8002176:	2364      	movs	r3, #100	; 0x64
 8002178:	f44f 7280 	mov.w	r2, #256	; 0x100
 800217c:	4804      	ldr	r0, [pc, #16]	; (8002190 <main+0xb0>)
 800217e:	f7ff fcc2 	bl	8001b06 <HAL_UART_Transmit>
  {
 8002182:	e7d2      	b.n	800212a <main+0x4a>
 8002184:	08002ec4 	.word	0x08002ec4
 8002188:	2000009c 	.word	0x2000009c
 800218c:	08002ebc 	.word	0x08002ebc
 8002190:	200000f4 	.word	0x200000f4

08002194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b094      	sub	sp, #80	; 0x50
 8002198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800219a:	f107 031c 	add.w	r3, r7, #28
 800219e:	2234      	movs	r2, #52	; 0x34
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f000 fa70 	bl	8002688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021a8:	f107 0308 	add.w	r3, r7, #8
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	60da      	str	r2, [r3, #12]
 80021b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021b8:	2300      	movs	r3, #0
 80021ba:	607b      	str	r3, [r7, #4]
 80021bc:	4b23      	ldr	r3, [pc, #140]	; (800224c <SystemClock_Config+0xb8>)
 80021be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c0:	4a22      	ldr	r2, [pc, #136]	; (800224c <SystemClock_Config+0xb8>)
 80021c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021c6:	6413      	str	r3, [r2, #64]	; 0x40
 80021c8:	4b20      	ldr	r3, [pc, #128]	; (800224c <SystemClock_Config+0xb8>)
 80021ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d0:	607b      	str	r3, [r7, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80021d4:	2300      	movs	r3, #0
 80021d6:	603b      	str	r3, [r7, #0]
 80021d8:	4b1d      	ldr	r3, [pc, #116]	; (8002250 <SystemClock_Config+0xbc>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80021e0:	4a1b      	ldr	r2, [pc, #108]	; (8002250 <SystemClock_Config+0xbc>)
 80021e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021e6:	6013      	str	r3, [r2, #0]
 80021e8:	4b19      	ldr	r3, [pc, #100]	; (8002250 <SystemClock_Config+0xbc>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80021f0:	603b      	str	r3, [r7, #0]
 80021f2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021f4:	2302      	movs	r3, #2
 80021f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021f8:	2301      	movs	r3, #1
 80021fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021fc:	2310      	movs	r3, #16
 80021fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002200:	2300      	movs	r3, #0
 8002202:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002204:	f107 031c 	add.w	r3, r7, #28
 8002208:	4618      	mov	r0, r3
 800220a:	f7fe ff23 	bl	8001054 <HAL_RCC_OscConfig>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002214:	f000 f894 	bl	8002340 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002218:	230f      	movs	r3, #15
 800221a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800221c:	2300      	movs	r3, #0
 800221e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002220:	2300      	movs	r3, #0
 8002222:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002224:	2300      	movs	r3, #0
 8002226:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002228:	2300      	movs	r3, #0
 800222a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800222c:	f107 0308 	add.w	r3, r7, #8
 8002230:	2100      	movs	r1, #0
 8002232:	4618      	mov	r0, r3
 8002234:	f7fe fca6 	bl	8000b84 <HAL_RCC_ClockConfig>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800223e:	f000 f87f 	bl	8002340 <Error_Handler>
  }
}
 8002242:	bf00      	nop
 8002244:	3750      	adds	r7, #80	; 0x50
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40023800 	.word	0x40023800
 8002250:	40007000 	.word	0x40007000

08002254 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002258:	4b15      	ldr	r3, [pc, #84]	; (80022b0 <MX_SPI1_Init+0x5c>)
 800225a:	4a16      	ldr	r2, [pc, #88]	; (80022b4 <MX_SPI1_Init+0x60>)
 800225c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800225e:	4b14      	ldr	r3, [pc, #80]	; (80022b0 <MX_SPI1_Init+0x5c>)
 8002260:	2200      	movs	r2, #0
 8002262:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002264:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <MX_SPI1_Init+0x5c>)
 8002266:	2200      	movs	r2, #0
 8002268:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800226a:	4b11      	ldr	r3, [pc, #68]	; (80022b0 <MX_SPI1_Init+0x5c>)
 800226c:	2200      	movs	r2, #0
 800226e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002270:	4b0f      	ldr	r3, [pc, #60]	; (80022b0 <MX_SPI1_Init+0x5c>)
 8002272:	2200      	movs	r2, #0
 8002274:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002276:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <MX_SPI1_Init+0x5c>)
 8002278:	2200      	movs	r2, #0
 800227a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800227c:	4b0c      	ldr	r3, [pc, #48]	; (80022b0 <MX_SPI1_Init+0x5c>)
 800227e:	2200      	movs	r2, #0
 8002280:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002282:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <MX_SPI1_Init+0x5c>)
 8002284:	2200      	movs	r2, #0
 8002286:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002288:	4b09      	ldr	r3, [pc, #36]	; (80022b0 <MX_SPI1_Init+0x5c>)
 800228a:	2200      	movs	r2, #0
 800228c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800228e:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <MX_SPI1_Init+0x5c>)
 8002290:	2200      	movs	r2, #0
 8002292:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002294:	4b06      	ldr	r3, [pc, #24]	; (80022b0 <MX_SPI1_Init+0x5c>)
 8002296:	220a      	movs	r2, #10
 8002298:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800229a:	4805      	ldr	r0, [pc, #20]	; (80022b0 <MX_SPI1_Init+0x5c>)
 800229c:	f7ff f934 	bl	8001508 <HAL_SPI_Init>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 80022a6:	f000 f84b 	bl	8002340 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	2000009c 	.word	0x2000009c
 80022b4:	40013000 	.word	0x40013000

080022b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022bc:	4b11      	ldr	r3, [pc, #68]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022be:	4a12      	ldr	r2, [pc, #72]	; (8002308 <MX_USART2_UART_Init+0x50>)
 80022c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80022c2:	4b10      	ldr	r3, [pc, #64]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022c4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80022c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022ca:	4b0e      	ldr	r3, [pc, #56]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022d0:	4b0c      	ldr	r3, [pc, #48]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022d6:	4b0b      	ldr	r3, [pc, #44]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022d8:	2200      	movs	r2, #0
 80022da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022dc:	4b09      	ldr	r3, [pc, #36]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022de:	220c      	movs	r2, #12
 80022e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022e2:	4b08      	ldr	r3, [pc, #32]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e8:	4b06      	ldr	r3, [pc, #24]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ee:	4805      	ldr	r0, [pc, #20]	; (8002304 <MX_USART2_UART_Init+0x4c>)
 80022f0:	f7ff fbbc 	bl	8001a6c <HAL_UART_Init>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022fa:	f000 f821 	bl	8002340 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	200000f4 	.word	0x200000f4
 8002308:	40004400 	.word	0x40004400

0800230c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	607b      	str	r3, [r7, #4]
 8002316:	4b09      	ldr	r3, [pc, #36]	; (800233c <MX_GPIO_Init+0x30>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	4a08      	ldr	r2, [pc, #32]	; (800233c <MX_GPIO_Init+0x30>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	6313      	str	r3, [r2, #48]	; 0x30
 8002322:	4b06      	ldr	r3, [pc, #24]	; (800233c <MX_GPIO_Init+0x30>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	607b      	str	r3, [r7, #4]
 800232c:	687b      	ldr	r3, [r7, #4]

}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	40023800 	.word	0x40023800

08002340 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002344:	bf00      	nop
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
	...

08002350 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	607b      	str	r3, [r7, #4]
 800235a:	4b10      	ldr	r3, [pc, #64]	; (800239c <HAL_MspInit+0x4c>)
 800235c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800235e:	4a0f      	ldr	r2, [pc, #60]	; (800239c <HAL_MspInit+0x4c>)
 8002360:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002364:	6453      	str	r3, [r2, #68]	; 0x44
 8002366:	4b0d      	ldr	r3, [pc, #52]	; (800239c <HAL_MspInit+0x4c>)
 8002368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800236e:	607b      	str	r3, [r7, #4]
 8002370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	603b      	str	r3, [r7, #0]
 8002376:	4b09      	ldr	r3, [pc, #36]	; (800239c <HAL_MspInit+0x4c>)
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	4a08      	ldr	r2, [pc, #32]	; (800239c <HAL_MspInit+0x4c>)
 800237c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002380:	6413      	str	r3, [r2, #64]	; 0x40
 8002382:	4b06      	ldr	r3, [pc, #24]	; (800239c <HAL_MspInit+0x4c>)
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800238a:	603b      	str	r3, [r7, #0]
 800238c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	40023800 	.word	0x40023800

080023a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b08a      	sub	sp, #40	; 0x28
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	60da      	str	r2, [r3, #12]
 80023b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a19      	ldr	r2, [pc, #100]	; (8002424 <HAL_SPI_MspInit+0x84>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d12b      	bne.n	800241a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
 80023c6:	4b18      	ldr	r3, [pc, #96]	; (8002428 <HAL_SPI_MspInit+0x88>)
 80023c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ca:	4a17      	ldr	r2, [pc, #92]	; (8002428 <HAL_SPI_MspInit+0x88>)
 80023cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023d0:	6453      	str	r3, [r2, #68]	; 0x44
 80023d2:	4b15      	ldr	r3, [pc, #84]	; (8002428 <HAL_SPI_MspInit+0x88>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023de:	2300      	movs	r3, #0
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	4b11      	ldr	r3, [pc, #68]	; (8002428 <HAL_SPI_MspInit+0x88>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	4a10      	ldr	r2, [pc, #64]	; (8002428 <HAL_SPI_MspInit+0x88>)
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	6313      	str	r3, [r2, #48]	; 0x30
 80023ee:	4b0e      	ldr	r3, [pc, #56]	; (8002428 <HAL_SPI_MspInit+0x88>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80023fa:	23f0      	movs	r3, #240	; 0xf0
 80023fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fe:	2302      	movs	r3, #2
 8002400:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002406:	2303      	movs	r3, #3
 8002408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800240a:	2305      	movs	r3, #5
 800240c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800240e:	f107 0314 	add.w	r3, r7, #20
 8002412:	4619      	mov	r1, r3
 8002414:	4805      	ldr	r0, [pc, #20]	; (800242c <HAL_SPI_MspInit+0x8c>)
 8002416:	f7fe fa23 	bl	8000860 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800241a:	bf00      	nop
 800241c:	3728      	adds	r7, #40	; 0x28
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40013000 	.word	0x40013000
 8002428:	40023800 	.word	0x40023800
 800242c:	40020000 	.word	0x40020000

08002430 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08a      	sub	sp, #40	; 0x28
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002438:	f107 0314 	add.w	r3, r7, #20
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	605a      	str	r2, [r3, #4]
 8002442:	609a      	str	r2, [r3, #8]
 8002444:	60da      	str	r2, [r3, #12]
 8002446:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a19      	ldr	r2, [pc, #100]	; (80024b4 <HAL_UART_MspInit+0x84>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d12b      	bne.n	80024aa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002452:	2300      	movs	r3, #0
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	4b18      	ldr	r3, [pc, #96]	; (80024b8 <HAL_UART_MspInit+0x88>)
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	4a17      	ldr	r2, [pc, #92]	; (80024b8 <HAL_UART_MspInit+0x88>)
 800245c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002460:	6413      	str	r3, [r2, #64]	; 0x40
 8002462:	4b15      	ldr	r3, [pc, #84]	; (80024b8 <HAL_UART_MspInit+0x88>)
 8002464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	4b11      	ldr	r3, [pc, #68]	; (80024b8 <HAL_UART_MspInit+0x88>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002476:	4a10      	ldr	r2, [pc, #64]	; (80024b8 <HAL_UART_MspInit+0x88>)
 8002478:	f043 0301 	orr.w	r3, r3, #1
 800247c:	6313      	str	r3, [r2, #48]	; 0x30
 800247e:	4b0e      	ldr	r3, [pc, #56]	; (80024b8 <HAL_UART_MspInit+0x88>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800248a:	230c      	movs	r3, #12
 800248c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248e:	2302      	movs	r3, #2
 8002490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002492:	2301      	movs	r3, #1
 8002494:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002496:	2303      	movs	r3, #3
 8002498:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800249a:	2307      	movs	r3, #7
 800249c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800249e:	f107 0314 	add.w	r3, r7, #20
 80024a2:	4619      	mov	r1, r3
 80024a4:	4805      	ldr	r0, [pc, #20]	; (80024bc <HAL_UART_MspInit+0x8c>)
 80024a6:	f7fe f9db 	bl	8000860 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80024aa:	bf00      	nop
 80024ac:	3728      	adds	r7, #40	; 0x28
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40004400 	.word	0x40004400
 80024b8:	40023800 	.word	0x40023800
 80024bc:	40020000 	.word	0x40020000

080024c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024ce:	b480      	push	{r7}
 80024d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024d2:	e7fe      	b.n	80024d2 <HardFault_Handler+0x4>

080024d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d8:	e7fe      	b.n	80024d8 <MemManage_Handler+0x4>

080024da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024da:	b480      	push	{r7}
 80024dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024de:	e7fe      	b.n	80024de <BusFault_Handler+0x4>

080024e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e4:	e7fe      	b.n	80024e4 <UsageFault_Handler+0x4>

080024e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024e6:	b480      	push	{r7}
 80024e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr

08002502 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002502:	b480      	push	{r7}
 8002504:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002506:	bf00      	nop
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002514:	f7fe f89e 	bl	8000654 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002518:	bf00      	nop
 800251a:	bd80      	pop	{r7, pc}

0800251c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002524:	4b11      	ldr	r3, [pc, #68]	; (800256c <_sbrk+0x50>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d102      	bne.n	8002532 <_sbrk+0x16>
		heap_end = &end;
 800252c:	4b0f      	ldr	r3, [pc, #60]	; (800256c <_sbrk+0x50>)
 800252e:	4a10      	ldr	r2, [pc, #64]	; (8002570 <_sbrk+0x54>)
 8002530:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002532:	4b0e      	ldr	r3, [pc, #56]	; (800256c <_sbrk+0x50>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002538:	4b0c      	ldr	r3, [pc, #48]	; (800256c <_sbrk+0x50>)
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4413      	add	r3, r2
 8002540:	466a      	mov	r2, sp
 8002542:	4293      	cmp	r3, r2
 8002544:	d907      	bls.n	8002556 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002546:	f000 f875 	bl	8002634 <__errno>
 800254a:	4602      	mov	r2, r0
 800254c:	230c      	movs	r3, #12
 800254e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002550:	f04f 33ff 	mov.w	r3, #4294967295
 8002554:	e006      	b.n	8002564 <_sbrk+0x48>
	}

	heap_end += incr;
 8002556:	4b05      	ldr	r3, [pc, #20]	; (800256c <_sbrk+0x50>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4413      	add	r3, r2
 800255e:	4a03      	ldr	r2, [pc, #12]	; (800256c <_sbrk+0x50>)
 8002560:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002562:	68fb      	ldr	r3, [r7, #12]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	2000008c 	.word	0x2000008c
 8002570:	20000138 	.word	0x20000138

08002574 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002578:	4b16      	ldr	r3, [pc, #88]	; (80025d4 <SystemInit+0x60>)
 800257a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800257e:	4a15      	ldr	r2, [pc, #84]	; (80025d4 <SystemInit+0x60>)
 8002580:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002584:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002588:	4b13      	ldr	r3, [pc, #76]	; (80025d8 <SystemInit+0x64>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a12      	ldr	r2, [pc, #72]	; (80025d8 <SystemInit+0x64>)
 800258e:	f043 0301 	orr.w	r3, r3, #1
 8002592:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002594:	4b10      	ldr	r3, [pc, #64]	; (80025d8 <SystemInit+0x64>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800259a:	4b0f      	ldr	r3, [pc, #60]	; (80025d8 <SystemInit+0x64>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a0e      	ldr	r2, [pc, #56]	; (80025d8 <SystemInit+0x64>)
 80025a0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80025a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025a8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80025aa:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <SystemInit+0x64>)
 80025ac:	4a0b      	ldr	r2, [pc, #44]	; (80025dc <SystemInit+0x68>)
 80025ae:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80025b0:	4b09      	ldr	r3, [pc, #36]	; (80025d8 <SystemInit+0x64>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a08      	ldr	r2, [pc, #32]	; (80025d8 <SystemInit+0x64>)
 80025b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80025bc:	4b06      	ldr	r3, [pc, #24]	; (80025d8 <SystemInit+0x64>)
 80025be:	2200      	movs	r2, #0
 80025c0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80025c2:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <SystemInit+0x60>)
 80025c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025c8:	609a      	str	r2, [r3, #8]
#endif
}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	e000ed00 	.word	0xe000ed00
 80025d8:	40023800 	.word	0x40023800
 80025dc:	24003010 	.word	0x24003010

080025e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002618 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80025e4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80025e6:	e003      	b.n	80025f0 <LoopCopyDataInit>

080025e8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80025e8:	4b0c      	ldr	r3, [pc, #48]	; (800261c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80025ea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80025ec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80025ee:	3104      	adds	r1, #4

080025f0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80025f0:	480b      	ldr	r0, [pc, #44]	; (8002620 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80025f2:	4b0c      	ldr	r3, [pc, #48]	; (8002624 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80025f4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80025f6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80025f8:	d3f6      	bcc.n	80025e8 <CopyDataInit>
  ldr  r2, =_sbss
 80025fa:	4a0b      	ldr	r2, [pc, #44]	; (8002628 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80025fc:	e002      	b.n	8002604 <LoopFillZerobss>

080025fe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80025fe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002600:	f842 3b04 	str.w	r3, [r2], #4

08002604 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002604:	4b09      	ldr	r3, [pc, #36]	; (800262c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002606:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002608:	d3f9      	bcc.n	80025fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800260a:	f7ff ffb3 	bl	8002574 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800260e:	f000 f817 	bl	8002640 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002612:	f7ff fd65 	bl	80020e0 <main>
  bx  lr    
 8002616:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002618:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800261c:	08002f24 	.word	0x08002f24
  ldr  r0, =_sdata
 8002620:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002624:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8002628:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 800262c:	20000138 	.word	0x20000138

08002630 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002630:	e7fe      	b.n	8002630 <ADC_IRQHandler>
	...

08002634 <__errno>:
 8002634:	4b01      	ldr	r3, [pc, #4]	; (800263c <__errno+0x8>)
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	2000000c 	.word	0x2000000c

08002640 <__libc_init_array>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	4e0d      	ldr	r6, [pc, #52]	; (8002678 <__libc_init_array+0x38>)
 8002644:	4c0d      	ldr	r4, [pc, #52]	; (800267c <__libc_init_array+0x3c>)
 8002646:	1ba4      	subs	r4, r4, r6
 8002648:	10a4      	asrs	r4, r4, #2
 800264a:	2500      	movs	r5, #0
 800264c:	42a5      	cmp	r5, r4
 800264e:	d109      	bne.n	8002664 <__libc_init_array+0x24>
 8002650:	4e0b      	ldr	r6, [pc, #44]	; (8002680 <__libc_init_array+0x40>)
 8002652:	4c0c      	ldr	r4, [pc, #48]	; (8002684 <__libc_init_array+0x44>)
 8002654:	f000 fc26 	bl	8002ea4 <_init>
 8002658:	1ba4      	subs	r4, r4, r6
 800265a:	10a4      	asrs	r4, r4, #2
 800265c:	2500      	movs	r5, #0
 800265e:	42a5      	cmp	r5, r4
 8002660:	d105      	bne.n	800266e <__libc_init_array+0x2e>
 8002662:	bd70      	pop	{r4, r5, r6, pc}
 8002664:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002668:	4798      	blx	r3
 800266a:	3501      	adds	r5, #1
 800266c:	e7ee      	b.n	800264c <__libc_init_array+0xc>
 800266e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002672:	4798      	blx	r3
 8002674:	3501      	adds	r5, #1
 8002676:	e7f2      	b.n	800265e <__libc_init_array+0x1e>
 8002678:	08002f1c 	.word	0x08002f1c
 800267c:	08002f1c 	.word	0x08002f1c
 8002680:	08002f1c 	.word	0x08002f1c
 8002684:	08002f20 	.word	0x08002f20

08002688 <memset>:
 8002688:	4402      	add	r2, r0
 800268a:	4603      	mov	r3, r0
 800268c:	4293      	cmp	r3, r2
 800268e:	d100      	bne.n	8002692 <memset+0xa>
 8002690:	4770      	bx	lr
 8002692:	f803 1b01 	strb.w	r1, [r3], #1
 8002696:	e7f9      	b.n	800268c <memset+0x4>

08002698 <siprintf>:
 8002698:	b40e      	push	{r1, r2, r3}
 800269a:	b500      	push	{lr}
 800269c:	b09c      	sub	sp, #112	; 0x70
 800269e:	ab1d      	add	r3, sp, #116	; 0x74
 80026a0:	9002      	str	r0, [sp, #8]
 80026a2:	9006      	str	r0, [sp, #24]
 80026a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80026a8:	4809      	ldr	r0, [pc, #36]	; (80026d0 <siprintf+0x38>)
 80026aa:	9107      	str	r1, [sp, #28]
 80026ac:	9104      	str	r1, [sp, #16]
 80026ae:	4909      	ldr	r1, [pc, #36]	; (80026d4 <siprintf+0x3c>)
 80026b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80026b4:	9105      	str	r1, [sp, #20]
 80026b6:	6800      	ldr	r0, [r0, #0]
 80026b8:	9301      	str	r3, [sp, #4]
 80026ba:	a902      	add	r1, sp, #8
 80026bc:	f000 f866 	bl	800278c <_svfiprintf_r>
 80026c0:	9b02      	ldr	r3, [sp, #8]
 80026c2:	2200      	movs	r2, #0
 80026c4:	701a      	strb	r2, [r3, #0]
 80026c6:	b01c      	add	sp, #112	; 0x70
 80026c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80026cc:	b003      	add	sp, #12
 80026ce:	4770      	bx	lr
 80026d0:	2000000c 	.word	0x2000000c
 80026d4:	ffff0208 	.word	0xffff0208

080026d8 <__ssputs_r>:
 80026d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026dc:	688e      	ldr	r6, [r1, #8]
 80026de:	429e      	cmp	r6, r3
 80026e0:	4682      	mov	sl, r0
 80026e2:	460c      	mov	r4, r1
 80026e4:	4690      	mov	r8, r2
 80026e6:	4699      	mov	r9, r3
 80026e8:	d837      	bhi.n	800275a <__ssputs_r+0x82>
 80026ea:	898a      	ldrh	r2, [r1, #12]
 80026ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80026f0:	d031      	beq.n	8002756 <__ssputs_r+0x7e>
 80026f2:	6825      	ldr	r5, [r4, #0]
 80026f4:	6909      	ldr	r1, [r1, #16]
 80026f6:	1a6f      	subs	r7, r5, r1
 80026f8:	6965      	ldr	r5, [r4, #20]
 80026fa:	2302      	movs	r3, #2
 80026fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002700:	fb95 f5f3 	sdiv	r5, r5, r3
 8002704:	f109 0301 	add.w	r3, r9, #1
 8002708:	443b      	add	r3, r7
 800270a:	429d      	cmp	r5, r3
 800270c:	bf38      	it	cc
 800270e:	461d      	movcc	r5, r3
 8002710:	0553      	lsls	r3, r2, #21
 8002712:	d530      	bpl.n	8002776 <__ssputs_r+0x9e>
 8002714:	4629      	mov	r1, r5
 8002716:	f000 fb2b 	bl	8002d70 <_malloc_r>
 800271a:	4606      	mov	r6, r0
 800271c:	b950      	cbnz	r0, 8002734 <__ssputs_r+0x5c>
 800271e:	230c      	movs	r3, #12
 8002720:	f8ca 3000 	str.w	r3, [sl]
 8002724:	89a3      	ldrh	r3, [r4, #12]
 8002726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800272a:	81a3      	strh	r3, [r4, #12]
 800272c:	f04f 30ff 	mov.w	r0, #4294967295
 8002730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002734:	463a      	mov	r2, r7
 8002736:	6921      	ldr	r1, [r4, #16]
 8002738:	f000 faa8 	bl	8002c8c <memcpy>
 800273c:	89a3      	ldrh	r3, [r4, #12]
 800273e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002742:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002746:	81a3      	strh	r3, [r4, #12]
 8002748:	6126      	str	r6, [r4, #16]
 800274a:	6165      	str	r5, [r4, #20]
 800274c:	443e      	add	r6, r7
 800274e:	1bed      	subs	r5, r5, r7
 8002750:	6026      	str	r6, [r4, #0]
 8002752:	60a5      	str	r5, [r4, #8]
 8002754:	464e      	mov	r6, r9
 8002756:	454e      	cmp	r6, r9
 8002758:	d900      	bls.n	800275c <__ssputs_r+0x84>
 800275a:	464e      	mov	r6, r9
 800275c:	4632      	mov	r2, r6
 800275e:	4641      	mov	r1, r8
 8002760:	6820      	ldr	r0, [r4, #0]
 8002762:	f000 fa9e 	bl	8002ca2 <memmove>
 8002766:	68a3      	ldr	r3, [r4, #8]
 8002768:	1b9b      	subs	r3, r3, r6
 800276a:	60a3      	str	r3, [r4, #8]
 800276c:	6823      	ldr	r3, [r4, #0]
 800276e:	441e      	add	r6, r3
 8002770:	6026      	str	r6, [r4, #0]
 8002772:	2000      	movs	r0, #0
 8002774:	e7dc      	b.n	8002730 <__ssputs_r+0x58>
 8002776:	462a      	mov	r2, r5
 8002778:	f000 fb54 	bl	8002e24 <_realloc_r>
 800277c:	4606      	mov	r6, r0
 800277e:	2800      	cmp	r0, #0
 8002780:	d1e2      	bne.n	8002748 <__ssputs_r+0x70>
 8002782:	6921      	ldr	r1, [r4, #16]
 8002784:	4650      	mov	r0, sl
 8002786:	f000 faa5 	bl	8002cd4 <_free_r>
 800278a:	e7c8      	b.n	800271e <__ssputs_r+0x46>

0800278c <_svfiprintf_r>:
 800278c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002790:	461d      	mov	r5, r3
 8002792:	898b      	ldrh	r3, [r1, #12]
 8002794:	061f      	lsls	r7, r3, #24
 8002796:	b09d      	sub	sp, #116	; 0x74
 8002798:	4680      	mov	r8, r0
 800279a:	460c      	mov	r4, r1
 800279c:	4616      	mov	r6, r2
 800279e:	d50f      	bpl.n	80027c0 <_svfiprintf_r+0x34>
 80027a0:	690b      	ldr	r3, [r1, #16]
 80027a2:	b96b      	cbnz	r3, 80027c0 <_svfiprintf_r+0x34>
 80027a4:	2140      	movs	r1, #64	; 0x40
 80027a6:	f000 fae3 	bl	8002d70 <_malloc_r>
 80027aa:	6020      	str	r0, [r4, #0]
 80027ac:	6120      	str	r0, [r4, #16]
 80027ae:	b928      	cbnz	r0, 80027bc <_svfiprintf_r+0x30>
 80027b0:	230c      	movs	r3, #12
 80027b2:	f8c8 3000 	str.w	r3, [r8]
 80027b6:	f04f 30ff 	mov.w	r0, #4294967295
 80027ba:	e0c8      	b.n	800294e <_svfiprintf_r+0x1c2>
 80027bc:	2340      	movs	r3, #64	; 0x40
 80027be:	6163      	str	r3, [r4, #20]
 80027c0:	2300      	movs	r3, #0
 80027c2:	9309      	str	r3, [sp, #36]	; 0x24
 80027c4:	2320      	movs	r3, #32
 80027c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80027ca:	2330      	movs	r3, #48	; 0x30
 80027cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80027d0:	9503      	str	r5, [sp, #12]
 80027d2:	f04f 0b01 	mov.w	fp, #1
 80027d6:	4637      	mov	r7, r6
 80027d8:	463d      	mov	r5, r7
 80027da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80027de:	b10b      	cbz	r3, 80027e4 <_svfiprintf_r+0x58>
 80027e0:	2b25      	cmp	r3, #37	; 0x25
 80027e2:	d13e      	bne.n	8002862 <_svfiprintf_r+0xd6>
 80027e4:	ebb7 0a06 	subs.w	sl, r7, r6
 80027e8:	d00b      	beq.n	8002802 <_svfiprintf_r+0x76>
 80027ea:	4653      	mov	r3, sl
 80027ec:	4632      	mov	r2, r6
 80027ee:	4621      	mov	r1, r4
 80027f0:	4640      	mov	r0, r8
 80027f2:	f7ff ff71 	bl	80026d8 <__ssputs_r>
 80027f6:	3001      	adds	r0, #1
 80027f8:	f000 80a4 	beq.w	8002944 <_svfiprintf_r+0x1b8>
 80027fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027fe:	4453      	add	r3, sl
 8002800:	9309      	str	r3, [sp, #36]	; 0x24
 8002802:	783b      	ldrb	r3, [r7, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 809d 	beq.w	8002944 <_svfiprintf_r+0x1b8>
 800280a:	2300      	movs	r3, #0
 800280c:	f04f 32ff 	mov.w	r2, #4294967295
 8002810:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002814:	9304      	str	r3, [sp, #16]
 8002816:	9307      	str	r3, [sp, #28]
 8002818:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800281c:	931a      	str	r3, [sp, #104]	; 0x68
 800281e:	462f      	mov	r7, r5
 8002820:	2205      	movs	r2, #5
 8002822:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002826:	4850      	ldr	r0, [pc, #320]	; (8002968 <_svfiprintf_r+0x1dc>)
 8002828:	f7fd fcf2 	bl	8000210 <memchr>
 800282c:	9b04      	ldr	r3, [sp, #16]
 800282e:	b9d0      	cbnz	r0, 8002866 <_svfiprintf_r+0xda>
 8002830:	06d9      	lsls	r1, r3, #27
 8002832:	bf44      	itt	mi
 8002834:	2220      	movmi	r2, #32
 8002836:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800283a:	071a      	lsls	r2, r3, #28
 800283c:	bf44      	itt	mi
 800283e:	222b      	movmi	r2, #43	; 0x2b
 8002840:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002844:	782a      	ldrb	r2, [r5, #0]
 8002846:	2a2a      	cmp	r2, #42	; 0x2a
 8002848:	d015      	beq.n	8002876 <_svfiprintf_r+0xea>
 800284a:	9a07      	ldr	r2, [sp, #28]
 800284c:	462f      	mov	r7, r5
 800284e:	2000      	movs	r0, #0
 8002850:	250a      	movs	r5, #10
 8002852:	4639      	mov	r1, r7
 8002854:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002858:	3b30      	subs	r3, #48	; 0x30
 800285a:	2b09      	cmp	r3, #9
 800285c:	d94d      	bls.n	80028fa <_svfiprintf_r+0x16e>
 800285e:	b1b8      	cbz	r0, 8002890 <_svfiprintf_r+0x104>
 8002860:	e00f      	b.n	8002882 <_svfiprintf_r+0xf6>
 8002862:	462f      	mov	r7, r5
 8002864:	e7b8      	b.n	80027d8 <_svfiprintf_r+0x4c>
 8002866:	4a40      	ldr	r2, [pc, #256]	; (8002968 <_svfiprintf_r+0x1dc>)
 8002868:	1a80      	subs	r0, r0, r2
 800286a:	fa0b f000 	lsl.w	r0, fp, r0
 800286e:	4318      	orrs	r0, r3
 8002870:	9004      	str	r0, [sp, #16]
 8002872:	463d      	mov	r5, r7
 8002874:	e7d3      	b.n	800281e <_svfiprintf_r+0x92>
 8002876:	9a03      	ldr	r2, [sp, #12]
 8002878:	1d11      	adds	r1, r2, #4
 800287a:	6812      	ldr	r2, [r2, #0]
 800287c:	9103      	str	r1, [sp, #12]
 800287e:	2a00      	cmp	r2, #0
 8002880:	db01      	blt.n	8002886 <_svfiprintf_r+0xfa>
 8002882:	9207      	str	r2, [sp, #28]
 8002884:	e004      	b.n	8002890 <_svfiprintf_r+0x104>
 8002886:	4252      	negs	r2, r2
 8002888:	f043 0302 	orr.w	r3, r3, #2
 800288c:	9207      	str	r2, [sp, #28]
 800288e:	9304      	str	r3, [sp, #16]
 8002890:	783b      	ldrb	r3, [r7, #0]
 8002892:	2b2e      	cmp	r3, #46	; 0x2e
 8002894:	d10c      	bne.n	80028b0 <_svfiprintf_r+0x124>
 8002896:	787b      	ldrb	r3, [r7, #1]
 8002898:	2b2a      	cmp	r3, #42	; 0x2a
 800289a:	d133      	bne.n	8002904 <_svfiprintf_r+0x178>
 800289c:	9b03      	ldr	r3, [sp, #12]
 800289e:	1d1a      	adds	r2, r3, #4
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	9203      	str	r2, [sp, #12]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	bfb8      	it	lt
 80028a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80028ac:	3702      	adds	r7, #2
 80028ae:	9305      	str	r3, [sp, #20]
 80028b0:	4d2e      	ldr	r5, [pc, #184]	; (800296c <_svfiprintf_r+0x1e0>)
 80028b2:	7839      	ldrb	r1, [r7, #0]
 80028b4:	2203      	movs	r2, #3
 80028b6:	4628      	mov	r0, r5
 80028b8:	f7fd fcaa 	bl	8000210 <memchr>
 80028bc:	b138      	cbz	r0, 80028ce <_svfiprintf_r+0x142>
 80028be:	2340      	movs	r3, #64	; 0x40
 80028c0:	1b40      	subs	r0, r0, r5
 80028c2:	fa03 f000 	lsl.w	r0, r3, r0
 80028c6:	9b04      	ldr	r3, [sp, #16]
 80028c8:	4303      	orrs	r3, r0
 80028ca:	3701      	adds	r7, #1
 80028cc:	9304      	str	r3, [sp, #16]
 80028ce:	7839      	ldrb	r1, [r7, #0]
 80028d0:	4827      	ldr	r0, [pc, #156]	; (8002970 <_svfiprintf_r+0x1e4>)
 80028d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80028d6:	2206      	movs	r2, #6
 80028d8:	1c7e      	adds	r6, r7, #1
 80028da:	f7fd fc99 	bl	8000210 <memchr>
 80028de:	2800      	cmp	r0, #0
 80028e0:	d038      	beq.n	8002954 <_svfiprintf_r+0x1c8>
 80028e2:	4b24      	ldr	r3, [pc, #144]	; (8002974 <_svfiprintf_r+0x1e8>)
 80028e4:	bb13      	cbnz	r3, 800292c <_svfiprintf_r+0x1a0>
 80028e6:	9b03      	ldr	r3, [sp, #12]
 80028e8:	3307      	adds	r3, #7
 80028ea:	f023 0307 	bic.w	r3, r3, #7
 80028ee:	3308      	adds	r3, #8
 80028f0:	9303      	str	r3, [sp, #12]
 80028f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028f4:	444b      	add	r3, r9
 80028f6:	9309      	str	r3, [sp, #36]	; 0x24
 80028f8:	e76d      	b.n	80027d6 <_svfiprintf_r+0x4a>
 80028fa:	fb05 3202 	mla	r2, r5, r2, r3
 80028fe:	2001      	movs	r0, #1
 8002900:	460f      	mov	r7, r1
 8002902:	e7a6      	b.n	8002852 <_svfiprintf_r+0xc6>
 8002904:	2300      	movs	r3, #0
 8002906:	3701      	adds	r7, #1
 8002908:	9305      	str	r3, [sp, #20]
 800290a:	4619      	mov	r1, r3
 800290c:	250a      	movs	r5, #10
 800290e:	4638      	mov	r0, r7
 8002910:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002914:	3a30      	subs	r2, #48	; 0x30
 8002916:	2a09      	cmp	r2, #9
 8002918:	d903      	bls.n	8002922 <_svfiprintf_r+0x196>
 800291a:	2b00      	cmp	r3, #0
 800291c:	d0c8      	beq.n	80028b0 <_svfiprintf_r+0x124>
 800291e:	9105      	str	r1, [sp, #20]
 8002920:	e7c6      	b.n	80028b0 <_svfiprintf_r+0x124>
 8002922:	fb05 2101 	mla	r1, r5, r1, r2
 8002926:	2301      	movs	r3, #1
 8002928:	4607      	mov	r7, r0
 800292a:	e7f0      	b.n	800290e <_svfiprintf_r+0x182>
 800292c:	ab03      	add	r3, sp, #12
 800292e:	9300      	str	r3, [sp, #0]
 8002930:	4622      	mov	r2, r4
 8002932:	4b11      	ldr	r3, [pc, #68]	; (8002978 <_svfiprintf_r+0x1ec>)
 8002934:	a904      	add	r1, sp, #16
 8002936:	4640      	mov	r0, r8
 8002938:	f3af 8000 	nop.w
 800293c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002940:	4681      	mov	r9, r0
 8002942:	d1d6      	bne.n	80028f2 <_svfiprintf_r+0x166>
 8002944:	89a3      	ldrh	r3, [r4, #12]
 8002946:	065b      	lsls	r3, r3, #25
 8002948:	f53f af35 	bmi.w	80027b6 <_svfiprintf_r+0x2a>
 800294c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800294e:	b01d      	add	sp, #116	; 0x74
 8002950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002954:	ab03      	add	r3, sp, #12
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	4622      	mov	r2, r4
 800295a:	4b07      	ldr	r3, [pc, #28]	; (8002978 <_svfiprintf_r+0x1ec>)
 800295c:	a904      	add	r1, sp, #16
 800295e:	4640      	mov	r0, r8
 8002960:	f000 f882 	bl	8002a68 <_printf_i>
 8002964:	e7ea      	b.n	800293c <_svfiprintf_r+0x1b0>
 8002966:	bf00      	nop
 8002968:	08002ee0 	.word	0x08002ee0
 800296c:	08002ee6 	.word	0x08002ee6
 8002970:	08002eea 	.word	0x08002eea
 8002974:	00000000 	.word	0x00000000
 8002978:	080026d9 	.word	0x080026d9

0800297c <_printf_common>:
 800297c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002980:	4691      	mov	r9, r2
 8002982:	461f      	mov	r7, r3
 8002984:	688a      	ldr	r2, [r1, #8]
 8002986:	690b      	ldr	r3, [r1, #16]
 8002988:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800298c:	4293      	cmp	r3, r2
 800298e:	bfb8      	it	lt
 8002990:	4613      	movlt	r3, r2
 8002992:	f8c9 3000 	str.w	r3, [r9]
 8002996:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800299a:	4606      	mov	r6, r0
 800299c:	460c      	mov	r4, r1
 800299e:	b112      	cbz	r2, 80029a6 <_printf_common+0x2a>
 80029a0:	3301      	adds	r3, #1
 80029a2:	f8c9 3000 	str.w	r3, [r9]
 80029a6:	6823      	ldr	r3, [r4, #0]
 80029a8:	0699      	lsls	r1, r3, #26
 80029aa:	bf42      	ittt	mi
 80029ac:	f8d9 3000 	ldrmi.w	r3, [r9]
 80029b0:	3302      	addmi	r3, #2
 80029b2:	f8c9 3000 	strmi.w	r3, [r9]
 80029b6:	6825      	ldr	r5, [r4, #0]
 80029b8:	f015 0506 	ands.w	r5, r5, #6
 80029bc:	d107      	bne.n	80029ce <_printf_common+0x52>
 80029be:	f104 0a19 	add.w	sl, r4, #25
 80029c2:	68e3      	ldr	r3, [r4, #12]
 80029c4:	f8d9 2000 	ldr.w	r2, [r9]
 80029c8:	1a9b      	subs	r3, r3, r2
 80029ca:	42ab      	cmp	r3, r5
 80029cc:	dc28      	bgt.n	8002a20 <_printf_common+0xa4>
 80029ce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80029d2:	6822      	ldr	r2, [r4, #0]
 80029d4:	3300      	adds	r3, #0
 80029d6:	bf18      	it	ne
 80029d8:	2301      	movne	r3, #1
 80029da:	0692      	lsls	r2, r2, #26
 80029dc:	d42d      	bmi.n	8002a3a <_printf_common+0xbe>
 80029de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029e2:	4639      	mov	r1, r7
 80029e4:	4630      	mov	r0, r6
 80029e6:	47c0      	blx	r8
 80029e8:	3001      	adds	r0, #1
 80029ea:	d020      	beq.n	8002a2e <_printf_common+0xb2>
 80029ec:	6823      	ldr	r3, [r4, #0]
 80029ee:	68e5      	ldr	r5, [r4, #12]
 80029f0:	f8d9 2000 	ldr.w	r2, [r9]
 80029f4:	f003 0306 	and.w	r3, r3, #6
 80029f8:	2b04      	cmp	r3, #4
 80029fa:	bf08      	it	eq
 80029fc:	1aad      	subeq	r5, r5, r2
 80029fe:	68a3      	ldr	r3, [r4, #8]
 8002a00:	6922      	ldr	r2, [r4, #16]
 8002a02:	bf0c      	ite	eq
 8002a04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a08:	2500      	movne	r5, #0
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	bfc4      	itt	gt
 8002a0e:	1a9b      	subgt	r3, r3, r2
 8002a10:	18ed      	addgt	r5, r5, r3
 8002a12:	f04f 0900 	mov.w	r9, #0
 8002a16:	341a      	adds	r4, #26
 8002a18:	454d      	cmp	r5, r9
 8002a1a:	d11a      	bne.n	8002a52 <_printf_common+0xd6>
 8002a1c:	2000      	movs	r0, #0
 8002a1e:	e008      	b.n	8002a32 <_printf_common+0xb6>
 8002a20:	2301      	movs	r3, #1
 8002a22:	4652      	mov	r2, sl
 8002a24:	4639      	mov	r1, r7
 8002a26:	4630      	mov	r0, r6
 8002a28:	47c0      	blx	r8
 8002a2a:	3001      	adds	r0, #1
 8002a2c:	d103      	bne.n	8002a36 <_printf_common+0xba>
 8002a2e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a36:	3501      	adds	r5, #1
 8002a38:	e7c3      	b.n	80029c2 <_printf_common+0x46>
 8002a3a:	18e1      	adds	r1, r4, r3
 8002a3c:	1c5a      	adds	r2, r3, #1
 8002a3e:	2030      	movs	r0, #48	; 0x30
 8002a40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a44:	4422      	add	r2, r4
 8002a46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a4e:	3302      	adds	r3, #2
 8002a50:	e7c5      	b.n	80029de <_printf_common+0x62>
 8002a52:	2301      	movs	r3, #1
 8002a54:	4622      	mov	r2, r4
 8002a56:	4639      	mov	r1, r7
 8002a58:	4630      	mov	r0, r6
 8002a5a:	47c0      	blx	r8
 8002a5c:	3001      	adds	r0, #1
 8002a5e:	d0e6      	beq.n	8002a2e <_printf_common+0xb2>
 8002a60:	f109 0901 	add.w	r9, r9, #1
 8002a64:	e7d8      	b.n	8002a18 <_printf_common+0x9c>
	...

08002a68 <_printf_i>:
 8002a68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002a6c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002a70:	460c      	mov	r4, r1
 8002a72:	7e09      	ldrb	r1, [r1, #24]
 8002a74:	b085      	sub	sp, #20
 8002a76:	296e      	cmp	r1, #110	; 0x6e
 8002a78:	4617      	mov	r7, r2
 8002a7a:	4606      	mov	r6, r0
 8002a7c:	4698      	mov	r8, r3
 8002a7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002a80:	f000 80b3 	beq.w	8002bea <_printf_i+0x182>
 8002a84:	d822      	bhi.n	8002acc <_printf_i+0x64>
 8002a86:	2963      	cmp	r1, #99	; 0x63
 8002a88:	d036      	beq.n	8002af8 <_printf_i+0x90>
 8002a8a:	d80a      	bhi.n	8002aa2 <_printf_i+0x3a>
 8002a8c:	2900      	cmp	r1, #0
 8002a8e:	f000 80b9 	beq.w	8002c04 <_printf_i+0x19c>
 8002a92:	2958      	cmp	r1, #88	; 0x58
 8002a94:	f000 8083 	beq.w	8002b9e <_printf_i+0x136>
 8002a98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a9c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002aa0:	e032      	b.n	8002b08 <_printf_i+0xa0>
 8002aa2:	2964      	cmp	r1, #100	; 0x64
 8002aa4:	d001      	beq.n	8002aaa <_printf_i+0x42>
 8002aa6:	2969      	cmp	r1, #105	; 0x69
 8002aa8:	d1f6      	bne.n	8002a98 <_printf_i+0x30>
 8002aaa:	6820      	ldr	r0, [r4, #0]
 8002aac:	6813      	ldr	r3, [r2, #0]
 8002aae:	0605      	lsls	r5, r0, #24
 8002ab0:	f103 0104 	add.w	r1, r3, #4
 8002ab4:	d52a      	bpl.n	8002b0c <_printf_i+0xa4>
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6011      	str	r1, [r2, #0]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	da03      	bge.n	8002ac6 <_printf_i+0x5e>
 8002abe:	222d      	movs	r2, #45	; 0x2d
 8002ac0:	425b      	negs	r3, r3
 8002ac2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002ac6:	486f      	ldr	r0, [pc, #444]	; (8002c84 <_printf_i+0x21c>)
 8002ac8:	220a      	movs	r2, #10
 8002aca:	e039      	b.n	8002b40 <_printf_i+0xd8>
 8002acc:	2973      	cmp	r1, #115	; 0x73
 8002ace:	f000 809d 	beq.w	8002c0c <_printf_i+0x1a4>
 8002ad2:	d808      	bhi.n	8002ae6 <_printf_i+0x7e>
 8002ad4:	296f      	cmp	r1, #111	; 0x6f
 8002ad6:	d020      	beq.n	8002b1a <_printf_i+0xb2>
 8002ad8:	2970      	cmp	r1, #112	; 0x70
 8002ada:	d1dd      	bne.n	8002a98 <_printf_i+0x30>
 8002adc:	6823      	ldr	r3, [r4, #0]
 8002ade:	f043 0320 	orr.w	r3, r3, #32
 8002ae2:	6023      	str	r3, [r4, #0]
 8002ae4:	e003      	b.n	8002aee <_printf_i+0x86>
 8002ae6:	2975      	cmp	r1, #117	; 0x75
 8002ae8:	d017      	beq.n	8002b1a <_printf_i+0xb2>
 8002aea:	2978      	cmp	r1, #120	; 0x78
 8002aec:	d1d4      	bne.n	8002a98 <_printf_i+0x30>
 8002aee:	2378      	movs	r3, #120	; 0x78
 8002af0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002af4:	4864      	ldr	r0, [pc, #400]	; (8002c88 <_printf_i+0x220>)
 8002af6:	e055      	b.n	8002ba4 <_printf_i+0x13c>
 8002af8:	6813      	ldr	r3, [r2, #0]
 8002afa:	1d19      	adds	r1, r3, #4
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6011      	str	r1, [r2, #0]
 8002b00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e08c      	b.n	8002c26 <_printf_i+0x1be>
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	6011      	str	r1, [r2, #0]
 8002b10:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002b14:	bf18      	it	ne
 8002b16:	b21b      	sxthne	r3, r3
 8002b18:	e7cf      	b.n	8002aba <_printf_i+0x52>
 8002b1a:	6813      	ldr	r3, [r2, #0]
 8002b1c:	6825      	ldr	r5, [r4, #0]
 8002b1e:	1d18      	adds	r0, r3, #4
 8002b20:	6010      	str	r0, [r2, #0]
 8002b22:	0628      	lsls	r0, r5, #24
 8002b24:	d501      	bpl.n	8002b2a <_printf_i+0xc2>
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	e002      	b.n	8002b30 <_printf_i+0xc8>
 8002b2a:	0668      	lsls	r0, r5, #25
 8002b2c:	d5fb      	bpl.n	8002b26 <_printf_i+0xbe>
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	4854      	ldr	r0, [pc, #336]	; (8002c84 <_printf_i+0x21c>)
 8002b32:	296f      	cmp	r1, #111	; 0x6f
 8002b34:	bf14      	ite	ne
 8002b36:	220a      	movne	r2, #10
 8002b38:	2208      	moveq	r2, #8
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b40:	6865      	ldr	r5, [r4, #4]
 8002b42:	60a5      	str	r5, [r4, #8]
 8002b44:	2d00      	cmp	r5, #0
 8002b46:	f2c0 8095 	blt.w	8002c74 <_printf_i+0x20c>
 8002b4a:	6821      	ldr	r1, [r4, #0]
 8002b4c:	f021 0104 	bic.w	r1, r1, #4
 8002b50:	6021      	str	r1, [r4, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d13d      	bne.n	8002bd2 <_printf_i+0x16a>
 8002b56:	2d00      	cmp	r5, #0
 8002b58:	f040 808e 	bne.w	8002c78 <_printf_i+0x210>
 8002b5c:	4665      	mov	r5, ip
 8002b5e:	2a08      	cmp	r2, #8
 8002b60:	d10b      	bne.n	8002b7a <_printf_i+0x112>
 8002b62:	6823      	ldr	r3, [r4, #0]
 8002b64:	07db      	lsls	r3, r3, #31
 8002b66:	d508      	bpl.n	8002b7a <_printf_i+0x112>
 8002b68:	6923      	ldr	r3, [r4, #16]
 8002b6a:	6862      	ldr	r2, [r4, #4]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	bfde      	ittt	le
 8002b70:	2330      	movle	r3, #48	; 0x30
 8002b72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002b76:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002b7a:	ebac 0305 	sub.w	r3, ip, r5
 8002b7e:	6123      	str	r3, [r4, #16]
 8002b80:	f8cd 8000 	str.w	r8, [sp]
 8002b84:	463b      	mov	r3, r7
 8002b86:	aa03      	add	r2, sp, #12
 8002b88:	4621      	mov	r1, r4
 8002b8a:	4630      	mov	r0, r6
 8002b8c:	f7ff fef6 	bl	800297c <_printf_common>
 8002b90:	3001      	adds	r0, #1
 8002b92:	d14d      	bne.n	8002c30 <_printf_i+0x1c8>
 8002b94:	f04f 30ff 	mov.w	r0, #4294967295
 8002b98:	b005      	add	sp, #20
 8002b9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002b9e:	4839      	ldr	r0, [pc, #228]	; (8002c84 <_printf_i+0x21c>)
 8002ba0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002ba4:	6813      	ldr	r3, [r2, #0]
 8002ba6:	6821      	ldr	r1, [r4, #0]
 8002ba8:	1d1d      	adds	r5, r3, #4
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6015      	str	r5, [r2, #0]
 8002bae:	060a      	lsls	r2, r1, #24
 8002bb0:	d50b      	bpl.n	8002bca <_printf_i+0x162>
 8002bb2:	07ca      	lsls	r2, r1, #31
 8002bb4:	bf44      	itt	mi
 8002bb6:	f041 0120 	orrmi.w	r1, r1, #32
 8002bba:	6021      	strmi	r1, [r4, #0]
 8002bbc:	b91b      	cbnz	r3, 8002bc6 <_printf_i+0x15e>
 8002bbe:	6822      	ldr	r2, [r4, #0]
 8002bc0:	f022 0220 	bic.w	r2, r2, #32
 8002bc4:	6022      	str	r2, [r4, #0]
 8002bc6:	2210      	movs	r2, #16
 8002bc8:	e7b7      	b.n	8002b3a <_printf_i+0xd2>
 8002bca:	064d      	lsls	r5, r1, #25
 8002bcc:	bf48      	it	mi
 8002bce:	b29b      	uxthmi	r3, r3
 8002bd0:	e7ef      	b.n	8002bb2 <_printf_i+0x14a>
 8002bd2:	4665      	mov	r5, ip
 8002bd4:	fbb3 f1f2 	udiv	r1, r3, r2
 8002bd8:	fb02 3311 	mls	r3, r2, r1, r3
 8002bdc:	5cc3      	ldrb	r3, [r0, r3]
 8002bde:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002be2:	460b      	mov	r3, r1
 8002be4:	2900      	cmp	r1, #0
 8002be6:	d1f5      	bne.n	8002bd4 <_printf_i+0x16c>
 8002be8:	e7b9      	b.n	8002b5e <_printf_i+0xf6>
 8002bea:	6813      	ldr	r3, [r2, #0]
 8002bec:	6825      	ldr	r5, [r4, #0]
 8002bee:	6961      	ldr	r1, [r4, #20]
 8002bf0:	1d18      	adds	r0, r3, #4
 8002bf2:	6010      	str	r0, [r2, #0]
 8002bf4:	0628      	lsls	r0, r5, #24
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	d501      	bpl.n	8002bfe <_printf_i+0x196>
 8002bfa:	6019      	str	r1, [r3, #0]
 8002bfc:	e002      	b.n	8002c04 <_printf_i+0x19c>
 8002bfe:	066a      	lsls	r2, r5, #25
 8002c00:	d5fb      	bpl.n	8002bfa <_printf_i+0x192>
 8002c02:	8019      	strh	r1, [r3, #0]
 8002c04:	2300      	movs	r3, #0
 8002c06:	6123      	str	r3, [r4, #16]
 8002c08:	4665      	mov	r5, ip
 8002c0a:	e7b9      	b.n	8002b80 <_printf_i+0x118>
 8002c0c:	6813      	ldr	r3, [r2, #0]
 8002c0e:	1d19      	adds	r1, r3, #4
 8002c10:	6011      	str	r1, [r2, #0]
 8002c12:	681d      	ldr	r5, [r3, #0]
 8002c14:	6862      	ldr	r2, [r4, #4]
 8002c16:	2100      	movs	r1, #0
 8002c18:	4628      	mov	r0, r5
 8002c1a:	f7fd faf9 	bl	8000210 <memchr>
 8002c1e:	b108      	cbz	r0, 8002c24 <_printf_i+0x1bc>
 8002c20:	1b40      	subs	r0, r0, r5
 8002c22:	6060      	str	r0, [r4, #4]
 8002c24:	6863      	ldr	r3, [r4, #4]
 8002c26:	6123      	str	r3, [r4, #16]
 8002c28:	2300      	movs	r3, #0
 8002c2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c2e:	e7a7      	b.n	8002b80 <_printf_i+0x118>
 8002c30:	6923      	ldr	r3, [r4, #16]
 8002c32:	462a      	mov	r2, r5
 8002c34:	4639      	mov	r1, r7
 8002c36:	4630      	mov	r0, r6
 8002c38:	47c0      	blx	r8
 8002c3a:	3001      	adds	r0, #1
 8002c3c:	d0aa      	beq.n	8002b94 <_printf_i+0x12c>
 8002c3e:	6823      	ldr	r3, [r4, #0]
 8002c40:	079b      	lsls	r3, r3, #30
 8002c42:	d413      	bmi.n	8002c6c <_printf_i+0x204>
 8002c44:	68e0      	ldr	r0, [r4, #12]
 8002c46:	9b03      	ldr	r3, [sp, #12]
 8002c48:	4298      	cmp	r0, r3
 8002c4a:	bfb8      	it	lt
 8002c4c:	4618      	movlt	r0, r3
 8002c4e:	e7a3      	b.n	8002b98 <_printf_i+0x130>
 8002c50:	2301      	movs	r3, #1
 8002c52:	464a      	mov	r2, r9
 8002c54:	4639      	mov	r1, r7
 8002c56:	4630      	mov	r0, r6
 8002c58:	47c0      	blx	r8
 8002c5a:	3001      	adds	r0, #1
 8002c5c:	d09a      	beq.n	8002b94 <_printf_i+0x12c>
 8002c5e:	3501      	adds	r5, #1
 8002c60:	68e3      	ldr	r3, [r4, #12]
 8002c62:	9a03      	ldr	r2, [sp, #12]
 8002c64:	1a9b      	subs	r3, r3, r2
 8002c66:	42ab      	cmp	r3, r5
 8002c68:	dcf2      	bgt.n	8002c50 <_printf_i+0x1e8>
 8002c6a:	e7eb      	b.n	8002c44 <_printf_i+0x1dc>
 8002c6c:	2500      	movs	r5, #0
 8002c6e:	f104 0919 	add.w	r9, r4, #25
 8002c72:	e7f5      	b.n	8002c60 <_printf_i+0x1f8>
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1ac      	bne.n	8002bd2 <_printf_i+0x16a>
 8002c78:	7803      	ldrb	r3, [r0, #0]
 8002c7a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c7e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c82:	e76c      	b.n	8002b5e <_printf_i+0xf6>
 8002c84:	08002ef1 	.word	0x08002ef1
 8002c88:	08002f02 	.word	0x08002f02

08002c8c <memcpy>:
 8002c8c:	b510      	push	{r4, lr}
 8002c8e:	1e43      	subs	r3, r0, #1
 8002c90:	440a      	add	r2, r1
 8002c92:	4291      	cmp	r1, r2
 8002c94:	d100      	bne.n	8002c98 <memcpy+0xc>
 8002c96:	bd10      	pop	{r4, pc}
 8002c98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ca0:	e7f7      	b.n	8002c92 <memcpy+0x6>

08002ca2 <memmove>:
 8002ca2:	4288      	cmp	r0, r1
 8002ca4:	b510      	push	{r4, lr}
 8002ca6:	eb01 0302 	add.w	r3, r1, r2
 8002caa:	d807      	bhi.n	8002cbc <memmove+0x1a>
 8002cac:	1e42      	subs	r2, r0, #1
 8002cae:	4299      	cmp	r1, r3
 8002cb0:	d00a      	beq.n	8002cc8 <memmove+0x26>
 8002cb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002cb6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002cba:	e7f8      	b.n	8002cae <memmove+0xc>
 8002cbc:	4283      	cmp	r3, r0
 8002cbe:	d9f5      	bls.n	8002cac <memmove+0xa>
 8002cc0:	1881      	adds	r1, r0, r2
 8002cc2:	1ad2      	subs	r2, r2, r3
 8002cc4:	42d3      	cmn	r3, r2
 8002cc6:	d100      	bne.n	8002cca <memmove+0x28>
 8002cc8:	bd10      	pop	{r4, pc}
 8002cca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002cce:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002cd2:	e7f7      	b.n	8002cc4 <memmove+0x22>

08002cd4 <_free_r>:
 8002cd4:	b538      	push	{r3, r4, r5, lr}
 8002cd6:	4605      	mov	r5, r0
 8002cd8:	2900      	cmp	r1, #0
 8002cda:	d045      	beq.n	8002d68 <_free_r+0x94>
 8002cdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ce0:	1f0c      	subs	r4, r1, #4
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	bfb8      	it	lt
 8002ce6:	18e4      	addlt	r4, r4, r3
 8002ce8:	f000 f8d2 	bl	8002e90 <__malloc_lock>
 8002cec:	4a1f      	ldr	r2, [pc, #124]	; (8002d6c <_free_r+0x98>)
 8002cee:	6813      	ldr	r3, [r2, #0]
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	b933      	cbnz	r3, 8002d02 <_free_r+0x2e>
 8002cf4:	6063      	str	r3, [r4, #4]
 8002cf6:	6014      	str	r4, [r2, #0]
 8002cf8:	4628      	mov	r0, r5
 8002cfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002cfe:	f000 b8c8 	b.w	8002e92 <__malloc_unlock>
 8002d02:	42a3      	cmp	r3, r4
 8002d04:	d90c      	bls.n	8002d20 <_free_r+0x4c>
 8002d06:	6821      	ldr	r1, [r4, #0]
 8002d08:	1862      	adds	r2, r4, r1
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	bf04      	itt	eq
 8002d0e:	681a      	ldreq	r2, [r3, #0]
 8002d10:	685b      	ldreq	r3, [r3, #4]
 8002d12:	6063      	str	r3, [r4, #4]
 8002d14:	bf04      	itt	eq
 8002d16:	1852      	addeq	r2, r2, r1
 8002d18:	6022      	streq	r2, [r4, #0]
 8002d1a:	6004      	str	r4, [r0, #0]
 8002d1c:	e7ec      	b.n	8002cf8 <_free_r+0x24>
 8002d1e:	4613      	mov	r3, r2
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	b10a      	cbz	r2, 8002d28 <_free_r+0x54>
 8002d24:	42a2      	cmp	r2, r4
 8002d26:	d9fa      	bls.n	8002d1e <_free_r+0x4a>
 8002d28:	6819      	ldr	r1, [r3, #0]
 8002d2a:	1858      	adds	r0, r3, r1
 8002d2c:	42a0      	cmp	r0, r4
 8002d2e:	d10b      	bne.n	8002d48 <_free_r+0x74>
 8002d30:	6820      	ldr	r0, [r4, #0]
 8002d32:	4401      	add	r1, r0
 8002d34:	1858      	adds	r0, r3, r1
 8002d36:	4282      	cmp	r2, r0
 8002d38:	6019      	str	r1, [r3, #0]
 8002d3a:	d1dd      	bne.n	8002cf8 <_free_r+0x24>
 8002d3c:	6810      	ldr	r0, [r2, #0]
 8002d3e:	6852      	ldr	r2, [r2, #4]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	4401      	add	r1, r0
 8002d44:	6019      	str	r1, [r3, #0]
 8002d46:	e7d7      	b.n	8002cf8 <_free_r+0x24>
 8002d48:	d902      	bls.n	8002d50 <_free_r+0x7c>
 8002d4a:	230c      	movs	r3, #12
 8002d4c:	602b      	str	r3, [r5, #0]
 8002d4e:	e7d3      	b.n	8002cf8 <_free_r+0x24>
 8002d50:	6820      	ldr	r0, [r4, #0]
 8002d52:	1821      	adds	r1, r4, r0
 8002d54:	428a      	cmp	r2, r1
 8002d56:	bf04      	itt	eq
 8002d58:	6811      	ldreq	r1, [r2, #0]
 8002d5a:	6852      	ldreq	r2, [r2, #4]
 8002d5c:	6062      	str	r2, [r4, #4]
 8002d5e:	bf04      	itt	eq
 8002d60:	1809      	addeq	r1, r1, r0
 8002d62:	6021      	streq	r1, [r4, #0]
 8002d64:	605c      	str	r4, [r3, #4]
 8002d66:	e7c7      	b.n	8002cf8 <_free_r+0x24>
 8002d68:	bd38      	pop	{r3, r4, r5, pc}
 8002d6a:	bf00      	nop
 8002d6c:	20000090 	.word	0x20000090

08002d70 <_malloc_r>:
 8002d70:	b570      	push	{r4, r5, r6, lr}
 8002d72:	1ccd      	adds	r5, r1, #3
 8002d74:	f025 0503 	bic.w	r5, r5, #3
 8002d78:	3508      	adds	r5, #8
 8002d7a:	2d0c      	cmp	r5, #12
 8002d7c:	bf38      	it	cc
 8002d7e:	250c      	movcc	r5, #12
 8002d80:	2d00      	cmp	r5, #0
 8002d82:	4606      	mov	r6, r0
 8002d84:	db01      	blt.n	8002d8a <_malloc_r+0x1a>
 8002d86:	42a9      	cmp	r1, r5
 8002d88:	d903      	bls.n	8002d92 <_malloc_r+0x22>
 8002d8a:	230c      	movs	r3, #12
 8002d8c:	6033      	str	r3, [r6, #0]
 8002d8e:	2000      	movs	r0, #0
 8002d90:	bd70      	pop	{r4, r5, r6, pc}
 8002d92:	f000 f87d 	bl	8002e90 <__malloc_lock>
 8002d96:	4a21      	ldr	r2, [pc, #132]	; (8002e1c <_malloc_r+0xac>)
 8002d98:	6814      	ldr	r4, [r2, #0]
 8002d9a:	4621      	mov	r1, r4
 8002d9c:	b991      	cbnz	r1, 8002dc4 <_malloc_r+0x54>
 8002d9e:	4c20      	ldr	r4, [pc, #128]	; (8002e20 <_malloc_r+0xb0>)
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	b91b      	cbnz	r3, 8002dac <_malloc_r+0x3c>
 8002da4:	4630      	mov	r0, r6
 8002da6:	f000 f863 	bl	8002e70 <_sbrk_r>
 8002daa:	6020      	str	r0, [r4, #0]
 8002dac:	4629      	mov	r1, r5
 8002dae:	4630      	mov	r0, r6
 8002db0:	f000 f85e 	bl	8002e70 <_sbrk_r>
 8002db4:	1c43      	adds	r3, r0, #1
 8002db6:	d124      	bne.n	8002e02 <_malloc_r+0x92>
 8002db8:	230c      	movs	r3, #12
 8002dba:	6033      	str	r3, [r6, #0]
 8002dbc:	4630      	mov	r0, r6
 8002dbe:	f000 f868 	bl	8002e92 <__malloc_unlock>
 8002dc2:	e7e4      	b.n	8002d8e <_malloc_r+0x1e>
 8002dc4:	680b      	ldr	r3, [r1, #0]
 8002dc6:	1b5b      	subs	r3, r3, r5
 8002dc8:	d418      	bmi.n	8002dfc <_malloc_r+0x8c>
 8002dca:	2b0b      	cmp	r3, #11
 8002dcc:	d90f      	bls.n	8002dee <_malloc_r+0x7e>
 8002dce:	600b      	str	r3, [r1, #0]
 8002dd0:	50cd      	str	r5, [r1, r3]
 8002dd2:	18cc      	adds	r4, r1, r3
 8002dd4:	4630      	mov	r0, r6
 8002dd6:	f000 f85c 	bl	8002e92 <__malloc_unlock>
 8002dda:	f104 000b 	add.w	r0, r4, #11
 8002dde:	1d23      	adds	r3, r4, #4
 8002de0:	f020 0007 	bic.w	r0, r0, #7
 8002de4:	1ac3      	subs	r3, r0, r3
 8002de6:	d0d3      	beq.n	8002d90 <_malloc_r+0x20>
 8002de8:	425a      	negs	r2, r3
 8002dea:	50e2      	str	r2, [r4, r3]
 8002dec:	e7d0      	b.n	8002d90 <_malloc_r+0x20>
 8002dee:	428c      	cmp	r4, r1
 8002df0:	684b      	ldr	r3, [r1, #4]
 8002df2:	bf16      	itet	ne
 8002df4:	6063      	strne	r3, [r4, #4]
 8002df6:	6013      	streq	r3, [r2, #0]
 8002df8:	460c      	movne	r4, r1
 8002dfa:	e7eb      	b.n	8002dd4 <_malloc_r+0x64>
 8002dfc:	460c      	mov	r4, r1
 8002dfe:	6849      	ldr	r1, [r1, #4]
 8002e00:	e7cc      	b.n	8002d9c <_malloc_r+0x2c>
 8002e02:	1cc4      	adds	r4, r0, #3
 8002e04:	f024 0403 	bic.w	r4, r4, #3
 8002e08:	42a0      	cmp	r0, r4
 8002e0a:	d005      	beq.n	8002e18 <_malloc_r+0xa8>
 8002e0c:	1a21      	subs	r1, r4, r0
 8002e0e:	4630      	mov	r0, r6
 8002e10:	f000 f82e 	bl	8002e70 <_sbrk_r>
 8002e14:	3001      	adds	r0, #1
 8002e16:	d0cf      	beq.n	8002db8 <_malloc_r+0x48>
 8002e18:	6025      	str	r5, [r4, #0]
 8002e1a:	e7db      	b.n	8002dd4 <_malloc_r+0x64>
 8002e1c:	20000090 	.word	0x20000090
 8002e20:	20000094 	.word	0x20000094

08002e24 <_realloc_r>:
 8002e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e26:	4607      	mov	r7, r0
 8002e28:	4614      	mov	r4, r2
 8002e2a:	460e      	mov	r6, r1
 8002e2c:	b921      	cbnz	r1, 8002e38 <_realloc_r+0x14>
 8002e2e:	4611      	mov	r1, r2
 8002e30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002e34:	f7ff bf9c 	b.w	8002d70 <_malloc_r>
 8002e38:	b922      	cbnz	r2, 8002e44 <_realloc_r+0x20>
 8002e3a:	f7ff ff4b 	bl	8002cd4 <_free_r>
 8002e3e:	4625      	mov	r5, r4
 8002e40:	4628      	mov	r0, r5
 8002e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e44:	f000 f826 	bl	8002e94 <_malloc_usable_size_r>
 8002e48:	42a0      	cmp	r0, r4
 8002e4a:	d20f      	bcs.n	8002e6c <_realloc_r+0x48>
 8002e4c:	4621      	mov	r1, r4
 8002e4e:	4638      	mov	r0, r7
 8002e50:	f7ff ff8e 	bl	8002d70 <_malloc_r>
 8002e54:	4605      	mov	r5, r0
 8002e56:	2800      	cmp	r0, #0
 8002e58:	d0f2      	beq.n	8002e40 <_realloc_r+0x1c>
 8002e5a:	4631      	mov	r1, r6
 8002e5c:	4622      	mov	r2, r4
 8002e5e:	f7ff ff15 	bl	8002c8c <memcpy>
 8002e62:	4631      	mov	r1, r6
 8002e64:	4638      	mov	r0, r7
 8002e66:	f7ff ff35 	bl	8002cd4 <_free_r>
 8002e6a:	e7e9      	b.n	8002e40 <_realloc_r+0x1c>
 8002e6c:	4635      	mov	r5, r6
 8002e6e:	e7e7      	b.n	8002e40 <_realloc_r+0x1c>

08002e70 <_sbrk_r>:
 8002e70:	b538      	push	{r3, r4, r5, lr}
 8002e72:	4c06      	ldr	r4, [pc, #24]	; (8002e8c <_sbrk_r+0x1c>)
 8002e74:	2300      	movs	r3, #0
 8002e76:	4605      	mov	r5, r0
 8002e78:	4608      	mov	r0, r1
 8002e7a:	6023      	str	r3, [r4, #0]
 8002e7c:	f7ff fb4e 	bl	800251c <_sbrk>
 8002e80:	1c43      	adds	r3, r0, #1
 8002e82:	d102      	bne.n	8002e8a <_sbrk_r+0x1a>
 8002e84:	6823      	ldr	r3, [r4, #0]
 8002e86:	b103      	cbz	r3, 8002e8a <_sbrk_r+0x1a>
 8002e88:	602b      	str	r3, [r5, #0]
 8002e8a:	bd38      	pop	{r3, r4, r5, pc}
 8002e8c:	20000134 	.word	0x20000134

08002e90 <__malloc_lock>:
 8002e90:	4770      	bx	lr

08002e92 <__malloc_unlock>:
 8002e92:	4770      	bx	lr

08002e94 <_malloc_usable_size_r>:
 8002e94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e98:	1f18      	subs	r0, r3, #4
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	bfbc      	itt	lt
 8002e9e:	580b      	ldrlt	r3, [r1, r0]
 8002ea0:	18c0      	addlt	r0, r0, r3
 8002ea2:	4770      	bx	lr

08002ea4 <_init>:
 8002ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ea6:	bf00      	nop
 8002ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eaa:	bc08      	pop	{r3}
 8002eac:	469e      	mov	lr, r3
 8002eae:	4770      	bx	lr

08002eb0 <_fini>:
 8002eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eb2:	bf00      	nop
 8002eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eb6:	bc08      	pop	{r3}
 8002eb8:	469e      	mov	lr, r3
 8002eba:	4770      	bx	lr
