
01_demo_stm32f407discovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c00  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00070810  08001d88  08001d88  00011d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08072598  08072598  00090010  2**0
                  CONTENTS
  4 .ARM          00000008  08072598  08072598  00082598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080725a0  080725a0  00090010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080725a0  080725a0  000825a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080725a4  080725a4  000825a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080725a8  00090000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00090010  2**0
                  CONTENTS
 10 .bss          00005048  20000010  20000010  00090010  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005058  20005058  00090010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00090010  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00090040  2**0
                  CONTENTS, READONLY
 14 .debug_info   00004300  00000000  00000000  00090083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000113c  00000000  00000000  00094383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000540  00000000  00000000  000954c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000003a4  00000000  00000000  00095a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00036398  00000000  00000000  00095da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00005c03  00000000  00000000  000cc13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c3142  00000000  00000000  000d1d3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000012dc  00000000  00000000  00194e84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008a  00000000  00000000  00196160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001d70 	.word	0x08001d70

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08001d70 	.word	0x08001d70

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <write_frame>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void write_frame(uint8_t *fb_addr, uint32_t nbytes)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	6039      	str	r1, [r7, #0]
	bsp_lcd_set_display_area(0, BSP_LCD_ACTIVE_WIDTH-1, 0, BSP_LCD_ACTIVE_HEIGHT-1);
 80004ce:	23ef      	movs	r3, #239	; 0xef
 80004d0:	2200      	movs	r2, #0
 80004d2:	f240 113f 	movw	r1, #319	; 0x13f
 80004d6:	2000      	movs	r0, #0
 80004d8:	f001 fb32 	bl	8001b40 <bsp_lcd_set_display_area>
	bsp_lcd_send_cmd_mem_write();
 80004dc:	f000 ff50 	bl	8001380 <bsp_lcd_send_cmd_mem_write>
	bsp_lcd_write(fb_addr, nbytes);
 80004e0:	6839      	ldr	r1, [r7, #0]
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	f000 ff54 	bl	8001390 <bsp_lcd_write>
}
 80004e8:	bf00      	nop
 80004ea:	3708      	adds	r7, #8
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}

080004f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f4:	f000 f924 	bl	8000740 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f8:	f000 f824 	bl	8000544 <SystemClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  //MX_GPIO_Init();
  /* USER CODE BEGIN 2 */
  bsp_lcd_init();
 80004fc:	f000 ff00 	bl	8001300 <bsp_lcd_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	write_frame((uint8_t*)t1_320x240_map, (320 * 240 * 2));
 8000500:	f44f 3116 	mov.w	r1, #153600	; 0x25800
 8000504:	480c      	ldr	r0, [pc, #48]	; (8000538 <main+0x48>)
 8000506:	f7ff ffdd 	bl	80004c4 <write_frame>
	HAL_Delay(333);
 800050a:	f240 104d 	movw	r0, #333	; 0x14d
 800050e:	f000 f989 	bl	8000824 <HAL_Delay>
	write_frame((uint8_t*)t2_320x240_map,(320 * 240 * 2));
 8000512:	f44f 3116 	mov.w	r1, #153600	; 0x25800
 8000516:	4809      	ldr	r0, [pc, #36]	; (800053c <main+0x4c>)
 8000518:	f7ff ffd4 	bl	80004c4 <write_frame>
	HAL_Delay(333);
 800051c:	f240 104d 	movw	r0, #333	; 0x14d
 8000520:	f000 f980 	bl	8000824 <HAL_Delay>
	write_frame((uint8_t*)t3_320x240_map,(320 * 240 * 2));
 8000524:	f44f 3116 	mov.w	r1, #153600	; 0x25800
 8000528:	4805      	ldr	r0, [pc, #20]	; (8000540 <main+0x50>)
 800052a:	f7ff ffcb 	bl	80004c4 <write_frame>
	HAL_Delay(333);
 800052e:	f240 104d 	movw	r0, #333	; 0x14d
 8000532:	f000 f977 	bl	8000824 <HAL_Delay>
	write_frame((uint8_t*)t1_320x240_map, (320 * 240 * 2));
 8000536:	e7e3      	b.n	8000500 <main+0x10>
 8000538:	08001d98 	.word	0x08001d98
 800053c:	08027598 	.word	0x08027598
 8000540:	0804cd98 	.word	0x0804cd98

08000544 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b094      	sub	sp, #80	; 0x50
 8000548:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054a:	f107 0320 	add.w	r3, r7, #32
 800054e:	2230      	movs	r2, #48	; 0x30
 8000550:	2100      	movs	r1, #0
 8000552:	4618      	mov	r0, r3
 8000554:	f001 fbe0 	bl	8001d18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000558:	f107 030c 	add.w	r3, r7, #12
 800055c:	2200      	movs	r2, #0
 800055e:	601a      	str	r2, [r3, #0]
 8000560:	605a      	str	r2, [r3, #4]
 8000562:	609a      	str	r2, [r3, #8]
 8000564:	60da      	str	r2, [r3, #12]
 8000566:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000568:	2300      	movs	r3, #0
 800056a:	60bb      	str	r3, [r7, #8]
 800056c:	4b28      	ldr	r3, [pc, #160]	; (8000610 <SystemClock_Config+0xcc>)
 800056e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000570:	4a27      	ldr	r2, [pc, #156]	; (8000610 <SystemClock_Config+0xcc>)
 8000572:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000576:	6413      	str	r3, [r2, #64]	; 0x40
 8000578:	4b25      	ldr	r3, [pc, #148]	; (8000610 <SystemClock_Config+0xcc>)
 800057a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800057c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000580:	60bb      	str	r3, [r7, #8]
 8000582:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000584:	2300      	movs	r3, #0
 8000586:	607b      	str	r3, [r7, #4]
 8000588:	4b22      	ldr	r3, [pc, #136]	; (8000614 <SystemClock_Config+0xd0>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a21      	ldr	r2, [pc, #132]	; (8000614 <SystemClock_Config+0xd0>)
 800058e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000592:	6013      	str	r3, [r2, #0]
 8000594:	4b1f      	ldr	r3, [pc, #124]	; (8000614 <SystemClock_Config+0xd0>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800059c:	607b      	str	r3, [r7, #4]
 800059e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005a0:	2302      	movs	r3, #2
 80005a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a4:	2301      	movs	r3, #1
 80005a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a8:	2310      	movs	r3, #16
 80005aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ac:	2302      	movs	r3, #2
 80005ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005b0:	2300      	movs	r3, #0
 80005b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005b4:	2308      	movs	r3, #8
 80005b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80005b8:	23a8      	movs	r3, #168	; 0xa8
 80005ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005bc:	2302      	movs	r3, #2
 80005be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005c0:	2307      	movs	r3, #7
 80005c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c4:	f107 0320 	add.w	r3, r7, #32
 80005c8:	4618      	mov	r0, r3
 80005ca:	f000 fa35 	bl	8000a38 <HAL_RCC_OscConfig>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d001      	beq.n	80005d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005d4:	f000 f820 	bl	8000618 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d8:	230f      	movs	r3, #15
 80005da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005dc:	2302      	movs	r3, #2
 80005de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005e0:	2300      	movs	r3, #0
 80005e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005f0:	f107 030c 	add.w	r3, r7, #12
 80005f4:	2105      	movs	r1, #5
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 fc96 	bl	8000f28 <HAL_RCC_ClockConfig>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000602:	f000 f809 	bl	8000618 <Error_Handler>
  }
}
 8000606:	bf00      	nop
 8000608:	3750      	adds	r7, #80	; 0x50
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	40023800 	.word	0x40023800
 8000614:	40007000 	.word	0x40007000

08000618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800061c:	b672      	cpsid	i
}
 800061e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000620:	e7fe      	b.n	8000620 <Error_Handler+0x8>
	...

08000624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800062a:	2300      	movs	r3, #0
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	4b10      	ldr	r3, [pc, #64]	; (8000670 <HAL_MspInit+0x4c>)
 8000630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000632:	4a0f      	ldr	r2, [pc, #60]	; (8000670 <HAL_MspInit+0x4c>)
 8000634:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000638:	6453      	str	r3, [r2, #68]	; 0x44
 800063a:	4b0d      	ldr	r3, [pc, #52]	; (8000670 <HAL_MspInit+0x4c>)
 800063c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800063e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	603b      	str	r3, [r7, #0]
 800064a:	4b09      	ldr	r3, [pc, #36]	; (8000670 <HAL_MspInit+0x4c>)
 800064c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800064e:	4a08      	ldr	r2, [pc, #32]	; (8000670 <HAL_MspInit+0x4c>)
 8000650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000654:	6413      	str	r3, [r2, #64]	; 0x40
 8000656:	4b06      	ldr	r3, [pc, #24]	; (8000670 <HAL_MspInit+0x4c>)
 8000658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800065a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800065e:	603b      	str	r3, [r7, #0]
 8000660:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000662:	2007      	movs	r0, #7
 8000664:	f000 f9b4 	bl	80009d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000668:	bf00      	nop
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40023800 	.word	0x40023800

08000674 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000678:	e7fe      	b.n	8000678 <NMI_Handler+0x4>

0800067a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800067a:	b480      	push	{r7}
 800067c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800067e:	e7fe      	b.n	800067e <HardFault_Handler+0x4>

08000680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000684:	e7fe      	b.n	8000684 <MemManage_Handler+0x4>

08000686 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000686:	b480      	push	{r7}
 8000688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800068a:	e7fe      	b.n	800068a <BusFault_Handler+0x4>

0800068c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000690:	e7fe      	b.n	8000690 <UsageFault_Handler+0x4>

08000692 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000692:	b480      	push	{r7}
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000696:	bf00      	nop
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr

080006a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006a4:	bf00      	nop
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr

080006ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006b2:	bf00      	nop
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006c0:	f000 f890 	bl	80007e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006c4:	bf00      	nop
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006cc:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <SystemInit+0x20>)
 80006ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006d2:	4a05      	ldr	r2, [pc, #20]	; (80006e8 <SystemInit+0x20>)
 80006d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80006ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000724 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80006f0:	480d      	ldr	r0, [pc, #52]	; (8000728 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80006f2:	490e      	ldr	r1, [pc, #56]	; (800072c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80006f4:	4a0e      	ldr	r2, [pc, #56]	; (8000730 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80006f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006f8:	e002      	b.n	8000700 <LoopCopyDataInit>

080006fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006fe:	3304      	adds	r3, #4

08000700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000704:	d3f9      	bcc.n	80006fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000706:	4a0b      	ldr	r2, [pc, #44]	; (8000734 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000708:	4c0b      	ldr	r4, [pc, #44]	; (8000738 <LoopFillZerobss+0x26>)
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800070c:	e001      	b.n	8000712 <LoopFillZerobss>

0800070e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800070e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000710:	3204      	adds	r2, #4

08000712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000714:	d3fb      	bcc.n	800070e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000716:	f7ff ffd7 	bl	80006c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800071a:	f001 fb05 	bl	8001d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800071e:	f7ff fee7 	bl	80004f0 <main>
  bx  lr    
 8000722:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000724:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000728:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800072c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000730:	080725a8 	.word	0x080725a8
  ldr r2, =_sbss
 8000734:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000738:	20005058 	.word	0x20005058

0800073c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800073c:	e7fe      	b.n	800073c <ADC_IRQHandler>
	...

08000740 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000744:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <HAL_Init+0x40>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a0d      	ldr	r2, [pc, #52]	; (8000780 <HAL_Init+0x40>)
 800074a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800074e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000750:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <HAL_Init+0x40>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a0a      	ldr	r2, [pc, #40]	; (8000780 <HAL_Init+0x40>)
 8000756:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800075a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800075c:	4b08      	ldr	r3, [pc, #32]	; (8000780 <HAL_Init+0x40>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a07      	ldr	r2, [pc, #28]	; (8000780 <HAL_Init+0x40>)
 8000762:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000766:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000768:	2003      	movs	r0, #3
 800076a:	f000 f931 	bl	80009d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800076e:	2000      	movs	r0, #0
 8000770:	f000 f808 	bl	8000784 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000774:	f7ff ff56 	bl	8000624 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000778:	2300      	movs	r3, #0
}
 800077a:	4618      	mov	r0, r3
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40023c00 	.word	0x40023c00

08000784 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800078c:	4b12      	ldr	r3, [pc, #72]	; (80007d8 <HAL_InitTick+0x54>)
 800078e:	681a      	ldr	r2, [r3, #0]
 8000790:	4b12      	ldr	r3, [pc, #72]	; (80007dc <HAL_InitTick+0x58>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	4619      	mov	r1, r3
 8000796:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800079a:	fbb3 f3f1 	udiv	r3, r3, r1
 800079e:	fbb2 f3f3 	udiv	r3, r2, r3
 80007a2:	4618      	mov	r0, r3
 80007a4:	f000 f93b 	bl	8000a1e <HAL_SYSTICK_Config>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007ae:	2301      	movs	r3, #1
 80007b0:	e00e      	b.n	80007d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	2b0f      	cmp	r3, #15
 80007b6:	d80a      	bhi.n	80007ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007b8:	2200      	movs	r2, #0
 80007ba:	6879      	ldr	r1, [r7, #4]
 80007bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007c0:	f000 f911 	bl	80009e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007c4:	4a06      	ldr	r2, [pc, #24]	; (80007e0 <HAL_InitTick+0x5c>)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007ca:	2300      	movs	r3, #0
 80007cc:	e000      	b.n	80007d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	20000000 	.word	0x20000000
 80007dc:	20000008 	.word	0x20000008
 80007e0:	20000004 	.word	0x20000004

080007e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007e8:	4b06      	ldr	r3, [pc, #24]	; (8000804 <HAL_IncTick+0x20>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	461a      	mov	r2, r3
 80007ee:	4b06      	ldr	r3, [pc, #24]	; (8000808 <HAL_IncTick+0x24>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4413      	add	r3, r2
 80007f4:	4a04      	ldr	r2, [pc, #16]	; (8000808 <HAL_IncTick+0x24>)
 80007f6:	6013      	str	r3, [r2, #0]
}
 80007f8:	bf00      	nop
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	20000008 	.word	0x20000008
 8000808:	2000002c 	.word	0x2000002c

0800080c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  return uwTick;
 8000810:	4b03      	ldr	r3, [pc, #12]	; (8000820 <HAL_GetTick+0x14>)
 8000812:	681b      	ldr	r3, [r3, #0]
}
 8000814:	4618      	mov	r0, r3
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	2000002c 	.word	0x2000002c

08000824 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800082c:	f7ff ffee 	bl	800080c <HAL_GetTick>
 8000830:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800083c:	d005      	beq.n	800084a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800083e:	4b0a      	ldr	r3, [pc, #40]	; (8000868 <HAL_Delay+0x44>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	461a      	mov	r2, r3
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	4413      	add	r3, r2
 8000848:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800084a:	bf00      	nop
 800084c:	f7ff ffde 	bl	800080c <HAL_GetTick>
 8000850:	4602      	mov	r2, r0
 8000852:	68bb      	ldr	r3, [r7, #8]
 8000854:	1ad3      	subs	r3, r2, r3
 8000856:	68fa      	ldr	r2, [r7, #12]
 8000858:	429a      	cmp	r2, r3
 800085a:	d8f7      	bhi.n	800084c <HAL_Delay+0x28>
  {
  }
}
 800085c:	bf00      	nop
 800085e:	bf00      	nop
 8000860:	3710      	adds	r7, #16
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000008 	.word	0x20000008

0800086c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800086c:	b480      	push	{r7}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	f003 0307 	and.w	r3, r3, #7
 800087a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800087c:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <__NVIC_SetPriorityGrouping+0x44>)
 800087e:	68db      	ldr	r3, [r3, #12]
 8000880:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000882:	68ba      	ldr	r2, [r7, #8]
 8000884:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000888:	4013      	ands	r3, r2
 800088a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000894:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000898:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800089c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800089e:	4a04      	ldr	r2, [pc, #16]	; (80008b0 <__NVIC_SetPriorityGrouping+0x44>)
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	60d3      	str	r3, [r2, #12]
}
 80008a4:	bf00      	nop
 80008a6:	3714      	adds	r7, #20
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr
 80008b0:	e000ed00 	.word	0xe000ed00

080008b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008b8:	4b04      	ldr	r3, [pc, #16]	; (80008cc <__NVIC_GetPriorityGrouping+0x18>)
 80008ba:	68db      	ldr	r3, [r3, #12]
 80008bc:	0a1b      	lsrs	r3, r3, #8
 80008be:	f003 0307 	and.w	r3, r3, #7
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	e000ed00 	.word	0xe000ed00

080008d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4603      	mov	r3, r0
 80008d8:	6039      	str	r1, [r7, #0]
 80008da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	db0a      	blt.n	80008fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	b2da      	uxtb	r2, r3
 80008e8:	490c      	ldr	r1, [pc, #48]	; (800091c <__NVIC_SetPriority+0x4c>)
 80008ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ee:	0112      	lsls	r2, r2, #4
 80008f0:	b2d2      	uxtb	r2, r2
 80008f2:	440b      	add	r3, r1
 80008f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008f8:	e00a      	b.n	8000910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	b2da      	uxtb	r2, r3
 80008fe:	4908      	ldr	r1, [pc, #32]	; (8000920 <__NVIC_SetPriority+0x50>)
 8000900:	79fb      	ldrb	r3, [r7, #7]
 8000902:	f003 030f 	and.w	r3, r3, #15
 8000906:	3b04      	subs	r3, #4
 8000908:	0112      	lsls	r2, r2, #4
 800090a:	b2d2      	uxtb	r2, r2
 800090c:	440b      	add	r3, r1
 800090e:	761a      	strb	r2, [r3, #24]
}
 8000910:	bf00      	nop
 8000912:	370c      	adds	r7, #12
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr
 800091c:	e000e100 	.word	0xe000e100
 8000920:	e000ed00 	.word	0xe000ed00

08000924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000924:	b480      	push	{r7}
 8000926:	b089      	sub	sp, #36	; 0x24
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	60b9      	str	r1, [r7, #8]
 800092e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	f003 0307 	and.w	r3, r3, #7
 8000936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000938:	69fb      	ldr	r3, [r7, #28]
 800093a:	f1c3 0307 	rsb	r3, r3, #7
 800093e:	2b04      	cmp	r3, #4
 8000940:	bf28      	it	cs
 8000942:	2304      	movcs	r3, #4
 8000944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	3304      	adds	r3, #4
 800094a:	2b06      	cmp	r3, #6
 800094c:	d902      	bls.n	8000954 <NVIC_EncodePriority+0x30>
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	3b03      	subs	r3, #3
 8000952:	e000      	b.n	8000956 <NVIC_EncodePriority+0x32>
 8000954:	2300      	movs	r3, #0
 8000956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000958:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800095c:	69bb      	ldr	r3, [r7, #24]
 800095e:	fa02 f303 	lsl.w	r3, r2, r3
 8000962:	43da      	mvns	r2, r3
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	401a      	ands	r2, r3
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800096c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	fa01 f303 	lsl.w	r3, r1, r3
 8000976:	43d9      	mvns	r1, r3
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800097c:	4313      	orrs	r3, r2
         );
}
 800097e:	4618      	mov	r0, r3
 8000980:	3724      	adds	r7, #36	; 0x24
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
	...

0800098c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	3b01      	subs	r3, #1
 8000998:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800099c:	d301      	bcc.n	80009a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800099e:	2301      	movs	r3, #1
 80009a0:	e00f      	b.n	80009c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009a2:	4a0a      	ldr	r2, [pc, #40]	; (80009cc <SysTick_Config+0x40>)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009aa:	210f      	movs	r1, #15
 80009ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009b0:	f7ff ff8e 	bl	80008d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009b4:	4b05      	ldr	r3, [pc, #20]	; (80009cc <SysTick_Config+0x40>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ba:	4b04      	ldr	r3, [pc, #16]	; (80009cc <SysTick_Config+0x40>)
 80009bc:	2207      	movs	r2, #7
 80009be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	e000e010 	.word	0xe000e010

080009d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009d8:	6878      	ldr	r0, [r7, #4]
 80009da:	f7ff ff47 	bl	800086c <__NVIC_SetPriorityGrouping>
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b086      	sub	sp, #24
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	4603      	mov	r3, r0
 80009ee:	60b9      	str	r1, [r7, #8]
 80009f0:	607a      	str	r2, [r7, #4]
 80009f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009f4:	2300      	movs	r3, #0
 80009f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009f8:	f7ff ff5c 	bl	80008b4 <__NVIC_GetPriorityGrouping>
 80009fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	68b9      	ldr	r1, [r7, #8]
 8000a02:	6978      	ldr	r0, [r7, #20]
 8000a04:	f7ff ff8e 	bl	8000924 <NVIC_EncodePriority>
 8000a08:	4602      	mov	r2, r0
 8000a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a0e:	4611      	mov	r1, r2
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff ff5d 	bl	80008d0 <__NVIC_SetPriority>
}
 8000a16:	bf00      	nop
 8000a18:	3718      	adds	r7, #24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b082      	sub	sp, #8
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a26:	6878      	ldr	r0, [r7, #4]
 8000a28:	f7ff ffb0 	bl	800098c <SysTick_Config>
 8000a2c:	4603      	mov	r3, r0
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
	...

08000a38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d101      	bne.n	8000a4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a46:	2301      	movs	r3, #1
 8000a48:	e267      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d075      	beq.n	8000b42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a56:	4b88      	ldr	r3, [pc, #544]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000a58:	689b      	ldr	r3, [r3, #8]
 8000a5a:	f003 030c 	and.w	r3, r3, #12
 8000a5e:	2b04      	cmp	r3, #4
 8000a60:	d00c      	beq.n	8000a7c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a62:	4b85      	ldr	r3, [pc, #532]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000a64:	689b      	ldr	r3, [r3, #8]
 8000a66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a6a:	2b08      	cmp	r3, #8
 8000a6c:	d112      	bne.n	8000a94 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a6e:	4b82      	ldr	r3, [pc, #520]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000a7a:	d10b      	bne.n	8000a94 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a7c:	4b7e      	ldr	r3, [pc, #504]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d05b      	beq.n	8000b40 <HAL_RCC_OscConfig+0x108>
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d157      	bne.n	8000b40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000a90:	2301      	movs	r3, #1
 8000a92:	e242      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a9c:	d106      	bne.n	8000aac <HAL_RCC_OscConfig+0x74>
 8000a9e:	4b76      	ldr	r3, [pc, #472]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a75      	ldr	r2, [pc, #468]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000aa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000aa8:	6013      	str	r3, [r2, #0]
 8000aaa:	e01d      	b.n	8000ae8 <HAL_RCC_OscConfig+0xb0>
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ab4:	d10c      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x98>
 8000ab6:	4b70      	ldr	r3, [pc, #448]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4a6f      	ldr	r2, [pc, #444]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000abc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ac0:	6013      	str	r3, [r2, #0]
 8000ac2:	4b6d      	ldr	r3, [pc, #436]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4a6c      	ldr	r2, [pc, #432]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000acc:	6013      	str	r3, [r2, #0]
 8000ace:	e00b      	b.n	8000ae8 <HAL_RCC_OscConfig+0xb0>
 8000ad0:	4b69      	ldr	r3, [pc, #420]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a68      	ldr	r2, [pc, #416]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000ad6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ada:	6013      	str	r3, [r2, #0]
 8000adc:	4b66      	ldr	r3, [pc, #408]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a65      	ldr	r2, [pc, #404]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000ae2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ae6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d013      	beq.n	8000b18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000af0:	f7ff fe8c 	bl	800080c <HAL_GetTick>
 8000af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000af6:	e008      	b.n	8000b0a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000af8:	f7ff fe88 	bl	800080c <HAL_GetTick>
 8000afc:	4602      	mov	r2, r0
 8000afe:	693b      	ldr	r3, [r7, #16]
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	2b64      	cmp	r3, #100	; 0x64
 8000b04:	d901      	bls.n	8000b0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000b06:	2303      	movs	r3, #3
 8000b08:	e207      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b0a:	4b5b      	ldr	r3, [pc, #364]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d0f0      	beq.n	8000af8 <HAL_RCC_OscConfig+0xc0>
 8000b16:	e014      	b.n	8000b42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b18:	f7ff fe78 	bl	800080c <HAL_GetTick>
 8000b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b1e:	e008      	b.n	8000b32 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b20:	f7ff fe74 	bl	800080c <HAL_GetTick>
 8000b24:	4602      	mov	r2, r0
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	2b64      	cmp	r3, #100	; 0x64
 8000b2c:	d901      	bls.n	8000b32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000b2e:	2303      	movs	r3, #3
 8000b30:	e1f3      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b32:	4b51      	ldr	r3, [pc, #324]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d1f0      	bne.n	8000b20 <HAL_RCC_OscConfig+0xe8>
 8000b3e:	e000      	b.n	8000b42 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f003 0302 	and.w	r3, r3, #2
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d063      	beq.n	8000c16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000b4e:	4b4a      	ldr	r3, [pc, #296]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000b50:	689b      	ldr	r3, [r3, #8]
 8000b52:	f003 030c 	and.w	r3, r3, #12
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d00b      	beq.n	8000b72 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b5a:	4b47      	ldr	r3, [pc, #284]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000b5c:	689b      	ldr	r3, [r3, #8]
 8000b5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000b62:	2b08      	cmp	r3, #8
 8000b64:	d11c      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b66:	4b44      	ldr	r3, [pc, #272]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d116      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b72:	4b41      	ldr	r3, [pc, #260]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f003 0302 	and.w	r3, r3, #2
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d005      	beq.n	8000b8a <HAL_RCC_OscConfig+0x152>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	68db      	ldr	r3, [r3, #12]
 8000b82:	2b01      	cmp	r3, #1
 8000b84:	d001      	beq.n	8000b8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e1c7      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b8a:	4b3b      	ldr	r3, [pc, #236]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	691b      	ldr	r3, [r3, #16]
 8000b96:	00db      	lsls	r3, r3, #3
 8000b98:	4937      	ldr	r1, [pc, #220]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b9e:	e03a      	b.n	8000c16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	68db      	ldr	r3, [r3, #12]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d020      	beq.n	8000bea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ba8:	4b34      	ldr	r3, [pc, #208]	; (8000c7c <HAL_RCC_OscConfig+0x244>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bae:	f7ff fe2d 	bl	800080c <HAL_GetTick>
 8000bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb4:	e008      	b.n	8000bc8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bb6:	f7ff fe29 	bl	800080c <HAL_GetTick>
 8000bba:	4602      	mov	r2, r0
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d901      	bls.n	8000bc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	e1a8      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc8:	4b2b      	ldr	r3, [pc, #172]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d0f0      	beq.n	8000bb6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bd4:	4b28      	ldr	r3, [pc, #160]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	691b      	ldr	r3, [r3, #16]
 8000be0:	00db      	lsls	r3, r3, #3
 8000be2:	4925      	ldr	r1, [pc, #148]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000be4:	4313      	orrs	r3, r2
 8000be6:	600b      	str	r3, [r1, #0]
 8000be8:	e015      	b.n	8000c16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bea:	4b24      	ldr	r3, [pc, #144]	; (8000c7c <HAL_RCC_OscConfig+0x244>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bf0:	f7ff fe0c 	bl	800080c <HAL_GetTick>
 8000bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bf6:	e008      	b.n	8000c0a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bf8:	f7ff fe08 	bl	800080c <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d901      	bls.n	8000c0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000c06:	2303      	movs	r3, #3
 8000c08:	e187      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f003 0302 	and.w	r3, r3, #2
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d1f0      	bne.n	8000bf8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f003 0308 	and.w	r3, r3, #8
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d036      	beq.n	8000c90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	695b      	ldr	r3, [r3, #20]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d016      	beq.n	8000c58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c2a:	4b15      	ldr	r3, [pc, #84]	; (8000c80 <HAL_RCC_OscConfig+0x248>)
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c30:	f7ff fdec 	bl	800080c <HAL_GetTick>
 8000c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c36:	e008      	b.n	8000c4a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c38:	f7ff fde8 	bl	800080c <HAL_GetTick>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d901      	bls.n	8000c4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000c46:	2303      	movs	r3, #3
 8000c48:	e167      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <HAL_RCC_OscConfig+0x240>)
 8000c4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d0f0      	beq.n	8000c38 <HAL_RCC_OscConfig+0x200>
 8000c56:	e01b      	b.n	8000c90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c58:	4b09      	ldr	r3, [pc, #36]	; (8000c80 <HAL_RCC_OscConfig+0x248>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c5e:	f7ff fdd5 	bl	800080c <HAL_GetTick>
 8000c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c64:	e00e      	b.n	8000c84 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c66:	f7ff fdd1 	bl	800080c <HAL_GetTick>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	2b02      	cmp	r3, #2
 8000c72:	d907      	bls.n	8000c84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000c74:	2303      	movs	r3, #3
 8000c76:	e150      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	42470000 	.word	0x42470000
 8000c80:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c84:	4b88      	ldr	r3, [pc, #544]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000c86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c88:	f003 0302 	and.w	r3, r3, #2
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d1ea      	bne.n	8000c66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f003 0304 	and.w	r3, r3, #4
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	f000 8097 	beq.w	8000dcc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ca2:	4b81      	ldr	r3, [pc, #516]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d10f      	bne.n	8000cce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60bb      	str	r3, [r7, #8]
 8000cb2:	4b7d      	ldr	r3, [pc, #500]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb6:	4a7c      	ldr	r2, [pc, #496]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000cb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8000cbe:	4b7a      	ldr	r3, [pc, #488]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cce:	4b77      	ldr	r3, [pc, #476]	; (8000eac <HAL_RCC_OscConfig+0x474>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d118      	bne.n	8000d0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cda:	4b74      	ldr	r3, [pc, #464]	; (8000eac <HAL_RCC_OscConfig+0x474>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a73      	ldr	r2, [pc, #460]	; (8000eac <HAL_RCC_OscConfig+0x474>)
 8000ce0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ce4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ce6:	f7ff fd91 	bl	800080c <HAL_GetTick>
 8000cea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cec:	e008      	b.n	8000d00 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cee:	f7ff fd8d 	bl	800080c <HAL_GetTick>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d901      	bls.n	8000d00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	e10c      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d00:	4b6a      	ldr	r3, [pc, #424]	; (8000eac <HAL_RCC_OscConfig+0x474>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d0f0      	beq.n	8000cee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d106      	bne.n	8000d22 <HAL_RCC_OscConfig+0x2ea>
 8000d14:	4b64      	ldr	r3, [pc, #400]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d18:	4a63      	ldr	r2, [pc, #396]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	6713      	str	r3, [r2, #112]	; 0x70
 8000d20:	e01c      	b.n	8000d5c <HAL_RCC_OscConfig+0x324>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	2b05      	cmp	r3, #5
 8000d28:	d10c      	bne.n	8000d44 <HAL_RCC_OscConfig+0x30c>
 8000d2a:	4b5f      	ldr	r3, [pc, #380]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d2e:	4a5e      	ldr	r2, [pc, #376]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d30:	f043 0304 	orr.w	r3, r3, #4
 8000d34:	6713      	str	r3, [r2, #112]	; 0x70
 8000d36:	4b5c      	ldr	r3, [pc, #368]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d3a:	4a5b      	ldr	r2, [pc, #364]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	6713      	str	r3, [r2, #112]	; 0x70
 8000d42:	e00b      	b.n	8000d5c <HAL_RCC_OscConfig+0x324>
 8000d44:	4b58      	ldr	r3, [pc, #352]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d48:	4a57      	ldr	r2, [pc, #348]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d4a:	f023 0301 	bic.w	r3, r3, #1
 8000d4e:	6713      	str	r3, [r2, #112]	; 0x70
 8000d50:	4b55      	ldr	r3, [pc, #340]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d54:	4a54      	ldr	r2, [pc, #336]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d56:	f023 0304 	bic.w	r3, r3, #4
 8000d5a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d015      	beq.n	8000d90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d64:	f7ff fd52 	bl	800080c <HAL_GetTick>
 8000d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d6a:	e00a      	b.n	8000d82 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d6c:	f7ff fd4e 	bl	800080c <HAL_GetTick>
 8000d70:	4602      	mov	r2, r0
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d901      	bls.n	8000d82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000d7e:	2303      	movs	r3, #3
 8000d80:	e0cb      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d82:	4b49      	ldr	r3, [pc, #292]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000d84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d86:	f003 0302 	and.w	r3, r3, #2
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d0ee      	beq.n	8000d6c <HAL_RCC_OscConfig+0x334>
 8000d8e:	e014      	b.n	8000dba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d90:	f7ff fd3c 	bl	800080c <HAL_GetTick>
 8000d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d96:	e00a      	b.n	8000dae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d98:	f7ff fd38 	bl	800080c <HAL_GetTick>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	693b      	ldr	r3, [r7, #16]
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d901      	bls.n	8000dae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000daa:	2303      	movs	r3, #3
 8000dac:	e0b5      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dae:	4b3e      	ldr	r3, [pc, #248]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000db2:	f003 0302 	and.w	r3, r3, #2
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d1ee      	bne.n	8000d98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000dba:	7dfb      	ldrb	r3, [r7, #23]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d105      	bne.n	8000dcc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dc0:	4b39      	ldr	r3, [pc, #228]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc4:	4a38      	ldr	r2, [pc, #224]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000dc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000dca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	f000 80a1 	beq.w	8000f18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000dd6:	4b34      	ldr	r3, [pc, #208]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	f003 030c 	and.w	r3, r3, #12
 8000dde:	2b08      	cmp	r3, #8
 8000de0:	d05c      	beq.n	8000e9c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	2b02      	cmp	r3, #2
 8000de8:	d141      	bne.n	8000e6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000dea:	4b31      	ldr	r3, [pc, #196]	; (8000eb0 <HAL_RCC_OscConfig+0x478>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df0:	f7ff fd0c 	bl	800080c <HAL_GetTick>
 8000df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000df6:	e008      	b.n	8000e0a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000df8:	f7ff fd08 	bl	800080c <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d901      	bls.n	8000e0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e087      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e0a:	4b27      	ldr	r3, [pc, #156]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d1f0      	bne.n	8000df8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	69da      	ldr	r2, [r3, #28]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6a1b      	ldr	r3, [r3, #32]
 8000e1e:	431a      	orrs	r2, r3
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e24:	019b      	lsls	r3, r3, #6
 8000e26:	431a      	orrs	r2, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e2c:	085b      	lsrs	r3, r3, #1
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	041b      	lsls	r3, r3, #16
 8000e32:	431a      	orrs	r2, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e38:	061b      	lsls	r3, r3, #24
 8000e3a:	491b      	ldr	r1, [pc, #108]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e40:	4b1b      	ldr	r3, [pc, #108]	; (8000eb0 <HAL_RCC_OscConfig+0x478>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e46:	f7ff fce1 	bl	800080c <HAL_GetTick>
 8000e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e4c:	e008      	b.n	8000e60 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e4e:	f7ff fcdd 	bl	800080c <HAL_GetTick>
 8000e52:	4602      	mov	r2, r0
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	2b02      	cmp	r3, #2
 8000e5a:	d901      	bls.n	8000e60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	e05c      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e60:	4b11      	ldr	r3, [pc, #68]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d0f0      	beq.n	8000e4e <HAL_RCC_OscConfig+0x416>
 8000e6c:	e054      	b.n	8000f18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e6e:	4b10      	ldr	r3, [pc, #64]	; (8000eb0 <HAL_RCC_OscConfig+0x478>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e74:	f7ff fcca 	bl	800080c <HAL_GetTick>
 8000e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e7a:	e008      	b.n	8000e8e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e7c:	f7ff fcc6 	bl	800080c <HAL_GetTick>
 8000e80:	4602      	mov	r2, r0
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	1ad3      	subs	r3, r2, r3
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	d901      	bls.n	8000e8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	e045      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e8e:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <HAL_RCC_OscConfig+0x470>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d1f0      	bne.n	8000e7c <HAL_RCC_OscConfig+0x444>
 8000e9a:	e03d      	b.n	8000f18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d107      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	e038      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40007000 	.word	0x40007000
 8000eb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000eb4:	4b1b      	ldr	r3, [pc, #108]	; (8000f24 <HAL_RCC_OscConfig+0x4ec>)
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	699b      	ldr	r3, [r3, #24]
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d028      	beq.n	8000f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d121      	bne.n	8000f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d11a      	bne.n	8000f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000ede:	68fa      	ldr	r2, [r7, #12]
 8000ee0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000eea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d111      	bne.n	8000f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000efa:	085b      	lsrs	r3, r3, #1
 8000efc:	3b01      	subs	r3, #1
 8000efe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d107      	bne.n	8000f14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d001      	beq.n	8000f18 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	e000      	b.n	8000f1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3718      	adds	r7, #24
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40023800 	.word	0x40023800

08000f28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d101      	bne.n	8000f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e0cc      	b.n	80010d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f3c:	4b68      	ldr	r3, [pc, #416]	; (80010e0 <HAL_RCC_ClockConfig+0x1b8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0307 	and.w	r3, r3, #7
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d90c      	bls.n	8000f64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f4a:	4b65      	ldr	r3, [pc, #404]	; (80010e0 <HAL_RCC_ClockConfig+0x1b8>)
 8000f4c:	683a      	ldr	r2, [r7, #0]
 8000f4e:	b2d2      	uxtb	r2, r2
 8000f50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f52:	4b63      	ldr	r3, [pc, #396]	; (80010e0 <HAL_RCC_ClockConfig+0x1b8>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f003 0307 	and.w	r3, r3, #7
 8000f5a:	683a      	ldr	r2, [r7, #0]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d001      	beq.n	8000f64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000f60:	2301      	movs	r3, #1
 8000f62:	e0b8      	b.n	80010d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f003 0302 	and.w	r3, r3, #2
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d020      	beq.n	8000fb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f003 0304 	and.w	r3, r3, #4
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d005      	beq.n	8000f88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f7c:	4b59      	ldr	r3, [pc, #356]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	4a58      	ldr	r2, [pc, #352]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8000f82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000f86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f003 0308 	and.w	r3, r3, #8
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d005      	beq.n	8000fa0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f94:	4b53      	ldr	r3, [pc, #332]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	4a52      	ldr	r2, [pc, #328]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8000f9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000f9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fa0:	4b50      	ldr	r3, [pc, #320]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	494d      	ldr	r1, [pc, #308]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d044      	beq.n	8001048 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d107      	bne.n	8000fd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fc6:	4b47      	ldr	r3, [pc, #284]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d119      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e07f      	b.n	80010d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d003      	beq.n	8000fe6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fe2:	2b03      	cmp	r3, #3
 8000fe4:	d107      	bne.n	8000ff6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe6:	4b3f      	ldr	r3, [pc, #252]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d109      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e06f      	b.n	80010d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff6:	4b3b      	ldr	r3, [pc, #236]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d101      	bne.n	8001006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e067      	b.n	80010d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001006:	4b37      	ldr	r3, [pc, #220]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	f023 0203 	bic.w	r2, r3, #3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	4934      	ldr	r1, [pc, #208]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001014:	4313      	orrs	r3, r2
 8001016:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001018:	f7ff fbf8 	bl	800080c <HAL_GetTick>
 800101c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800101e:	e00a      	b.n	8001036 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001020:	f7ff fbf4 	bl	800080c <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	f241 3288 	movw	r2, #5000	; 0x1388
 800102e:	4293      	cmp	r3, r2
 8001030:	d901      	bls.n	8001036 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e04f      	b.n	80010d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001036:	4b2b      	ldr	r3, [pc, #172]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	f003 020c 	and.w	r2, r3, #12
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	429a      	cmp	r2, r3
 8001046:	d1eb      	bne.n	8001020 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001048:	4b25      	ldr	r3, [pc, #148]	; (80010e0 <HAL_RCC_ClockConfig+0x1b8>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	429a      	cmp	r2, r3
 8001054:	d20c      	bcs.n	8001070 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001056:	4b22      	ldr	r3, [pc, #136]	; (80010e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001058:	683a      	ldr	r2, [r7, #0]
 800105a:	b2d2      	uxtb	r2, r2
 800105c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800105e:	4b20      	ldr	r3, [pc, #128]	; (80010e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 0307 	and.w	r3, r3, #7
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	429a      	cmp	r2, r3
 800106a:	d001      	beq.n	8001070 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800106c:	2301      	movs	r3, #1
 800106e:	e032      	b.n	80010d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0304 	and.w	r3, r3, #4
 8001078:	2b00      	cmp	r3, #0
 800107a:	d008      	beq.n	800108e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800107c:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	4916      	ldr	r1, [pc, #88]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 800108a:	4313      	orrs	r3, r2
 800108c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	2b00      	cmp	r3, #0
 8001098:	d009      	beq.n	80010ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800109a:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 800109c:	689b      	ldr	r3, [r3, #8]
 800109e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	691b      	ldr	r3, [r3, #16]
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	490e      	ldr	r1, [pc, #56]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 80010aa:	4313      	orrs	r3, r2
 80010ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010ae:	f000 f821 	bl	80010f4 <HAL_RCC_GetSysClockFreq>
 80010b2:	4602      	mov	r2, r0
 80010b4:	4b0b      	ldr	r3, [pc, #44]	; (80010e4 <HAL_RCC_ClockConfig+0x1bc>)
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	091b      	lsrs	r3, r3, #4
 80010ba:	f003 030f 	and.w	r3, r3, #15
 80010be:	490a      	ldr	r1, [pc, #40]	; (80010e8 <HAL_RCC_ClockConfig+0x1c0>)
 80010c0:	5ccb      	ldrb	r3, [r1, r3]
 80010c2:	fa22 f303 	lsr.w	r3, r2, r3
 80010c6:	4a09      	ldr	r2, [pc, #36]	; (80010ec <HAL_RCC_ClockConfig+0x1c4>)
 80010c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80010ca:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <HAL_RCC_ClockConfig+0x1c8>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff fb58 	bl	8000784 <HAL_InitTick>

  return HAL_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40023c00 	.word	0x40023c00
 80010e4:	40023800 	.word	0x40023800
 80010e8:	08001d88 	.word	0x08001d88
 80010ec:	20000000 	.word	0x20000000
 80010f0:	20000004 	.word	0x20000004

080010f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010f8:	b094      	sub	sp, #80	; 0x50
 80010fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80010fc:	2300      	movs	r3, #0
 80010fe:	647b      	str	r3, [r7, #68]	; 0x44
 8001100:	2300      	movs	r3, #0
 8001102:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001104:	2300      	movs	r3, #0
 8001106:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001108:	2300      	movs	r3, #0
 800110a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800110c:	4b79      	ldr	r3, [pc, #484]	; (80012f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	f003 030c 	and.w	r3, r3, #12
 8001114:	2b08      	cmp	r3, #8
 8001116:	d00d      	beq.n	8001134 <HAL_RCC_GetSysClockFreq+0x40>
 8001118:	2b08      	cmp	r3, #8
 800111a:	f200 80e1 	bhi.w	80012e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800111e:	2b00      	cmp	r3, #0
 8001120:	d002      	beq.n	8001128 <HAL_RCC_GetSysClockFreq+0x34>
 8001122:	2b04      	cmp	r3, #4
 8001124:	d003      	beq.n	800112e <HAL_RCC_GetSysClockFreq+0x3a>
 8001126:	e0db      	b.n	80012e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001128:	4b73      	ldr	r3, [pc, #460]	; (80012f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800112a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800112c:	e0db      	b.n	80012e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800112e:	4b73      	ldr	r3, [pc, #460]	; (80012fc <HAL_RCC_GetSysClockFreq+0x208>)
 8001130:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001132:	e0d8      	b.n	80012e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001134:	4b6f      	ldr	r3, [pc, #444]	; (80012f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800113c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800113e:	4b6d      	ldr	r3, [pc, #436]	; (80012f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d063      	beq.n	8001212 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800114a:	4b6a      	ldr	r3, [pc, #424]	; (80012f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	099b      	lsrs	r3, r3, #6
 8001150:	2200      	movs	r2, #0
 8001152:	63bb      	str	r3, [r7, #56]	; 0x38
 8001154:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001158:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800115c:	633b      	str	r3, [r7, #48]	; 0x30
 800115e:	2300      	movs	r3, #0
 8001160:	637b      	str	r3, [r7, #52]	; 0x34
 8001162:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001166:	4622      	mov	r2, r4
 8001168:	462b      	mov	r3, r5
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	f04f 0100 	mov.w	r1, #0
 8001172:	0159      	lsls	r1, r3, #5
 8001174:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001178:	0150      	lsls	r0, r2, #5
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4621      	mov	r1, r4
 8001180:	1a51      	subs	r1, r2, r1
 8001182:	6139      	str	r1, [r7, #16]
 8001184:	4629      	mov	r1, r5
 8001186:	eb63 0301 	sbc.w	r3, r3, r1
 800118a:	617b      	str	r3, [r7, #20]
 800118c:	f04f 0200 	mov.w	r2, #0
 8001190:	f04f 0300 	mov.w	r3, #0
 8001194:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001198:	4659      	mov	r1, fp
 800119a:	018b      	lsls	r3, r1, #6
 800119c:	4651      	mov	r1, sl
 800119e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80011a2:	4651      	mov	r1, sl
 80011a4:	018a      	lsls	r2, r1, #6
 80011a6:	4651      	mov	r1, sl
 80011a8:	ebb2 0801 	subs.w	r8, r2, r1
 80011ac:	4659      	mov	r1, fp
 80011ae:	eb63 0901 	sbc.w	r9, r3, r1
 80011b2:	f04f 0200 	mov.w	r2, #0
 80011b6:	f04f 0300 	mov.w	r3, #0
 80011ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011c6:	4690      	mov	r8, r2
 80011c8:	4699      	mov	r9, r3
 80011ca:	4623      	mov	r3, r4
 80011cc:	eb18 0303 	adds.w	r3, r8, r3
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	462b      	mov	r3, r5
 80011d4:	eb49 0303 	adc.w	r3, r9, r3
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	f04f 0200 	mov.w	r2, #0
 80011de:	f04f 0300 	mov.w	r3, #0
 80011e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80011e6:	4629      	mov	r1, r5
 80011e8:	024b      	lsls	r3, r1, #9
 80011ea:	4621      	mov	r1, r4
 80011ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80011f0:	4621      	mov	r1, r4
 80011f2:	024a      	lsls	r2, r1, #9
 80011f4:	4610      	mov	r0, r2
 80011f6:	4619      	mov	r1, r3
 80011f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011fa:	2200      	movs	r2, #0
 80011fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80011fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001200:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001204:	f7fe ffe0 	bl	80001c8 <__aeabi_uldivmod>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4613      	mov	r3, r2
 800120e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001210:	e058      	b.n	80012c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001212:	4b38      	ldr	r3, [pc, #224]	; (80012f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	099b      	lsrs	r3, r3, #6
 8001218:	2200      	movs	r2, #0
 800121a:	4618      	mov	r0, r3
 800121c:	4611      	mov	r1, r2
 800121e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001222:	623b      	str	r3, [r7, #32]
 8001224:	2300      	movs	r3, #0
 8001226:	627b      	str	r3, [r7, #36]	; 0x24
 8001228:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800122c:	4642      	mov	r2, r8
 800122e:	464b      	mov	r3, r9
 8001230:	f04f 0000 	mov.w	r0, #0
 8001234:	f04f 0100 	mov.w	r1, #0
 8001238:	0159      	lsls	r1, r3, #5
 800123a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800123e:	0150      	lsls	r0, r2, #5
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4641      	mov	r1, r8
 8001246:	ebb2 0a01 	subs.w	sl, r2, r1
 800124a:	4649      	mov	r1, r9
 800124c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	f04f 0300 	mov.w	r3, #0
 8001258:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800125c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001260:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001264:	ebb2 040a 	subs.w	r4, r2, sl
 8001268:	eb63 050b 	sbc.w	r5, r3, fp
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	f04f 0300 	mov.w	r3, #0
 8001274:	00eb      	lsls	r3, r5, #3
 8001276:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800127a:	00e2      	lsls	r2, r4, #3
 800127c:	4614      	mov	r4, r2
 800127e:	461d      	mov	r5, r3
 8001280:	4643      	mov	r3, r8
 8001282:	18e3      	adds	r3, r4, r3
 8001284:	603b      	str	r3, [r7, #0]
 8001286:	464b      	mov	r3, r9
 8001288:	eb45 0303 	adc.w	r3, r5, r3
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	f04f 0300 	mov.w	r3, #0
 8001296:	e9d7 4500 	ldrd	r4, r5, [r7]
 800129a:	4629      	mov	r1, r5
 800129c:	028b      	lsls	r3, r1, #10
 800129e:	4621      	mov	r1, r4
 80012a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80012a4:	4621      	mov	r1, r4
 80012a6:	028a      	lsls	r2, r1, #10
 80012a8:	4610      	mov	r0, r2
 80012aa:	4619      	mov	r1, r3
 80012ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012ae:	2200      	movs	r2, #0
 80012b0:	61bb      	str	r3, [r7, #24]
 80012b2:	61fa      	str	r2, [r7, #28]
 80012b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012b8:	f7fe ff86 	bl	80001c8 <__aeabi_uldivmod>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4613      	mov	r3, r2
 80012c2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80012c4:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	0c1b      	lsrs	r3, r3, #16
 80012ca:	f003 0303 	and.w	r3, r3, #3
 80012ce:	3301      	adds	r3, #1
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80012d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80012d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80012dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80012de:	e002      	b.n	80012e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80012e0:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80012e2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80012e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3750      	adds	r7, #80	; 0x50
 80012ec:	46bd      	mov	sp, r7
 80012ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80012f2:	bf00      	nop
 80012f4:	40023800 	.word	0x40023800
 80012f8:	00f42400 	.word	0x00f42400
 80012fc:	007a1200 	.word	0x007a1200

08001300 <bsp_lcd_init>:




void bsp_lcd_init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
	lcd_pin_init();
 8001304:	f000 f8a6 	bl	8001454 <lcd_pin_init>
	lcd_spi_init();
 8001308:	f000 f9c4 	bl	8001694 <lcd_spi_init>
	lcd_spi_enable();
 800130c:	f000 f9b2 	bl	8001674 <lcd_spi_enable>
	lcd_handle.orientation = BSP_LCD_ORIENTATION;
 8001310:	4b19      	ldr	r3, [pc, #100]	; (8001378 <bsp_lcd_init+0x78>)
 8001312:	2201      	movs	r2, #1
 8001314:	701a      	strb	r2, [r3, #0]
	lcd_handle.pixel_format = BSP_LCD_PIXEL_FMT;
 8001316:	4b18      	ldr	r3, [pc, #96]	; (8001378 <bsp_lcd_init+0x78>)
 8001318:	2202      	movs	r2, #2
 800131a:	705a      	strb	r2, [r3, #1]
	lcd_reset();
 800131c:	f000 fa28 	bl	8001770 <lcd_reset>
	lcd_config();
 8001320:	f000 fa54 	bl	80017cc <lcd_config>
	hlcd->area.x1 = 0;
 8001324:	4b15      	ldr	r3, [pc, #84]	; (800137c <bsp_lcd_init+0x7c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2200      	movs	r2, #0
 800132a:	831a      	strh	r2, [r3, #24]
	hlcd->area.x2 = BSP_LCD_ACTIVE_WIDTH-1;
 800132c:	4b13      	ldr	r3, [pc, #76]	; (800137c <bsp_lcd_init+0x7c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f240 123f 	movw	r2, #319	; 0x13f
 8001334:	835a      	strh	r2, [r3, #26]
	hlcd->area.y1 = 0;
 8001336:	4b11      	ldr	r3, [pc, #68]	; (800137c <bsp_lcd_init+0x7c>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2200      	movs	r2, #0
 800133c:	839a      	strh	r2, [r3, #28]
	hlcd->area.y2 = BSP_LCD_ACTIVE_HEIGHT-1;
 800133e:	4b0f      	ldr	r3, [pc, #60]	; (800137c <bsp_lcd_init+0x7c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	22ef      	movs	r2, #239	; 0xef
 8001344:	83da      	strh	r2, [r3, #30]
	lcd_set_display_area(&hlcd->area);
 8001346:	4b0d      	ldr	r3, [pc, #52]	; (800137c <bsp_lcd_init+0x7c>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	3318      	adds	r3, #24
 800134c:	4618      	mov	r0, r3
 800134e:	f000 fc17 	bl	8001b80 <lcd_set_display_area>
	lcd_set_orientation(hlcd->orientation);
 8001352:	4b0a      	ldr	r3, [pc, #40]	; (800137c <bsp_lcd_init+0x7c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	4618      	mov	r0, r3
 800135a:	f000 fb4b 	bl	80019f4 <lcd_set_orientation>
	lcd_buffer_init(hlcd);
 800135e:	4b07      	ldr	r3, [pc, #28]	; (800137c <bsp_lcd_init+0x7c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fc4e 	bl	8001c04 <lcd_buffer_init>
	lcd_dma_init(hlcd);
 8001368:	4b04      	ldr	r3, [pc, #16]	; (800137c <bsp_lcd_init+0x7c>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4618      	mov	r0, r3
 800136e:	f000 fc63 	bl	8001c38 <lcd_dma_init>
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000030 	.word	0x20000030
 800137c:	2000000c 	.word	0x2000000c

08001380 <bsp_lcd_send_cmd_mem_write>:
{
	lcd_set_orientation(orientation);
}

void bsp_lcd_send_cmd_mem_write(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
	lcd_write_cmd(ILI9341_GRAM);
 8001384:	202c      	movs	r0, #44	; 0x2c
 8001386:	f000 fb53 	bl	8001a30 <lcd_write_cmd>
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <bsp_lcd_write>:
{
	return (void*)hlcd->draw_buffer2;
}

void bsp_lcd_write(uint8_t *buffer, uint32_t nbytes)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
	uint16_t *buff_ptr;

	__disable_spi();
 800139a:	4b2c      	ldr	r3, [pc, #176]	; (800144c <bsp_lcd_write+0xbc>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f9      	bne.n	800139a <bsp_lcd_write+0xa>
 80013a6:	4b29      	ldr	r3, [pc, #164]	; (800144c <bsp_lcd_write+0xbc>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a28      	ldr	r2, [pc, #160]	; (800144c <bsp_lcd_write+0xbc>)
 80013ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013b0:	6013      	str	r3, [r2, #0]
	__spi_set_dff_16bit();
 80013b2:	4b26      	ldr	r3, [pc, #152]	; (800144c <bsp_lcd_write+0xbc>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a25      	ldr	r2, [pc, #148]	; (800144c <bsp_lcd_write+0xbc>)
 80013b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80013bc:	6013      	str	r3, [r2, #0]
	__enable_spi();
 80013be:	4b23      	ldr	r3, [pc, #140]	; (800144c <bsp_lcd_write+0xbc>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a22      	ldr	r2, [pc, #136]	; (800144c <bsp_lcd_write+0xbc>)
 80013c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013c8:	6013      	str	r3, [r2, #0]

	LCD_CSX_LOW();
 80013ca:	4b21      	ldr	r3, [pc, #132]	; (8001450 <bsp_lcd_write+0xc0>)
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	4a20      	ldr	r2, [pc, #128]	; (8001450 <bsp_lcd_write+0xc0>)
 80013d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80013d4:	6153      	str	r3, [r2, #20]

	buff_ptr = (uint16_t*)buffer;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	60fb      	str	r3, [r7, #12]
	while(nbytes){
 80013da:	e010      	b.n	80013fe <bsp_lcd_write+0x6e>
		while(!REG_READ_BIT(SPI->SR,SPI_SR_TXE_Pos));
 80013dc:	bf00      	nop
 80013de:	4b1b      	ldr	r3, [pc, #108]	; (800144c <bsp_lcd_write+0xbc>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f9      	beq.n	80013de <bsp_lcd_write+0x4e>
		REG_WRITE(SPI->DR,*buff_ptr);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	881a      	ldrh	r2, [r3, #0]
 80013ee:	4b17      	ldr	r3, [pc, #92]	; (800144c <bsp_lcd_write+0xbc>)
 80013f0:	60da      	str	r2, [r3, #12]
		++buff_ptr;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	3302      	adds	r3, #2
 80013f6:	60fb      	str	r3, [r7, #12]
		nbytes -= 2;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	3b02      	subs	r3, #2
 80013fc:	603b      	str	r3, [r7, #0]
	while(nbytes){
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d1eb      	bne.n	80013dc <bsp_lcd_write+0x4c>
	}

	__disable_spi();
 8001404:	4b11      	ldr	r3, [pc, #68]	; (800144c <bsp_lcd_write+0xbc>)
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1f9      	bne.n	8001404 <bsp_lcd_write+0x74>
 8001410:	4b0e      	ldr	r3, [pc, #56]	; (800144c <bsp_lcd_write+0xbc>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a0d      	ldr	r2, [pc, #52]	; (800144c <bsp_lcd_write+0xbc>)
 8001416:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800141a:	6013      	str	r3, [r2, #0]
	LCD_CSX_HIGH();
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <bsp_lcd_write+0xc0>)
 800141e:	695b      	ldr	r3, [r3, #20]
 8001420:	4a0b      	ldr	r2, [pc, #44]	; (8001450 <bsp_lcd_write+0xc0>)
 8001422:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001426:	6153      	str	r3, [r2, #20]
	__spi_set_dff_8bit();
 8001428:	4b08      	ldr	r3, [pc, #32]	; (800144c <bsp_lcd_write+0xbc>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a07      	ldr	r2, [pc, #28]	; (800144c <bsp_lcd_write+0xbc>)
 800142e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001432:	6013      	str	r3, [r2, #0]
	__enable_spi();
 8001434:	4b05      	ldr	r3, [pc, #20]	; (800144c <bsp_lcd_write+0xbc>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a04      	ldr	r2, [pc, #16]	; (800144c <bsp_lcd_write+0xbc>)
 800143a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800143e:	6013      	str	r3, [r2, #0]

}
 8001440:	bf00      	nop
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	40003800 	.word	0x40003800
 8001450:	40020400 	.word	0x40020400

08001454 <lcd_pin_init>:




 void lcd_pin_init(void)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
	RCC_TypeDef *pRCC = RCC;
 800145a:	4b82      	ldr	r3, [pc, #520]	; (8001664 <lcd_pin_init+0x210>)
 800145c:	607b      	str	r3, [r7, #4]

	/* Enable the clock for GPIOB,GPIOC, GPIOD  peripherals */
	REG_SET_BIT(pRCC->AHB1ENR,RCC_AHB1ENR_GPIOBEN_Pos);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	f043 0202 	orr.w	r2, r3, #2
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	631a      	str	r2, [r3, #48]	; 0x30
	REG_SET_BIT(pRCC->AHB1ENR,RCC_AHB1ENR_GPIOCEN_Pos);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	f043 0204 	orr.w	r2, r3, #4
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	631a      	str	r2, [r3, #48]	; 0x30
	REG_SET_BIT(pRCC->AHB1ENR,RCC_AHB1ENR_GPIODEN_Pos);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f043 0208 	orr.w	r2, r3, #8
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	631a      	str	r2, [r3, #48]	; 0x30

	//RESX
	REG_SET_VAL(LCD_RESX_PORT->MODER,0x1U,0x3,(LCD_RESX_PIN * 2U)); 		/*mode*/
 8001482:	4b79      	ldr	r3, [pc, #484]	; (8001668 <lcd_pin_init+0x214>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a78      	ldr	r2, [pc, #480]	; (8001668 <lcd_pin_init+0x214>)
 8001488:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800148c:	6013      	str	r3, [r2, #0]
 800148e:	4b76      	ldr	r3, [pc, #472]	; (8001668 <lcd_pin_init+0x214>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a75      	ldr	r2, [pc, #468]	; (8001668 <lcd_pin_init+0x214>)
 8001494:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001498:	6013      	str	r3, [r2, #0]
	REG_CLR_BIT(LCD_RESX_PORT->OTYPER,LCD_RESX_PIN); 						/*Output type*/
 800149a:	4b73      	ldr	r3, [pc, #460]	; (8001668 <lcd_pin_init+0x214>)
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	4a72      	ldr	r2, [pc, #456]	; (8001668 <lcd_pin_init+0x214>)
 80014a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80014a4:	6053      	str	r3, [r2, #4]
	REG_SET_VAL(LCD_RESX_PORT->OSPEEDR,2U,0x3U,(LCD_RESX_PIN * 2U)); 		/*speed*/
 80014a6:	4b70      	ldr	r3, [pc, #448]	; (8001668 <lcd_pin_init+0x214>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	4a6f      	ldr	r2, [pc, #444]	; (8001668 <lcd_pin_init+0x214>)
 80014ac:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80014b0:	6093      	str	r3, [r2, #8]
 80014b2:	4b6d      	ldr	r3, [pc, #436]	; (8001668 <lcd_pin_init+0x214>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	4a6c      	ldr	r2, [pc, #432]	; (8001668 <lcd_pin_init+0x214>)
 80014b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014bc:	6093      	str	r3, [r2, #8]



	//D/CX
	REG_SET_VAL(LCD_DCX_PORT->MODER,0x1U,0x3,(LCD_DCX_PIN * 2U)); 		/*mode*/
 80014be:	4b6a      	ldr	r3, [pc, #424]	; (8001668 <lcd_pin_init+0x214>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a69      	ldr	r2, [pc, #420]	; (8001668 <lcd_pin_init+0x214>)
 80014c4:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80014c8:	6013      	str	r3, [r2, #0]
 80014ca:	4b67      	ldr	r3, [pc, #412]	; (8001668 <lcd_pin_init+0x214>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a66      	ldr	r2, [pc, #408]	; (8001668 <lcd_pin_init+0x214>)
 80014d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014d4:	6013      	str	r3, [r2, #0]
	REG_CLR_BIT(LCD_DCX_PORT->OTYPER,LCD_DCX_PIN); 					/*Output type*/
 80014d6:	4b64      	ldr	r3, [pc, #400]	; (8001668 <lcd_pin_init+0x214>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	4a63      	ldr	r2, [pc, #396]	; (8001668 <lcd_pin_init+0x214>)
 80014dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80014e0:	6053      	str	r3, [r2, #4]
	REG_SET_VAL(LCD_DCX_PORT->OSPEEDR,2U,0x3U,(LCD_DCX_PIN * 2U)); 		/*speed*/
 80014e2:	4b61      	ldr	r3, [pc, #388]	; (8001668 <lcd_pin_init+0x214>)
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	4a60      	ldr	r2, [pc, #384]	; (8001668 <lcd_pin_init+0x214>)
 80014e8:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80014ec:	6093      	str	r3, [r2, #8]
 80014ee:	4b5e      	ldr	r3, [pc, #376]	; (8001668 <lcd_pin_init+0x214>)
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	4a5d      	ldr	r2, [pc, #372]	; (8001668 <lcd_pin_init+0x214>)
 80014f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80014f8:	6093      	str	r3, [r2, #8]

	//SCL PB13
	REG_SET_VAL(LCD_SCL_PORT->MODER,2U,0x3U,(LCD_SCL_PIN * 2U));
 80014fa:	4b5c      	ldr	r3, [pc, #368]	; (800166c <lcd_pin_init+0x218>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a5b      	ldr	r2, [pc, #364]	; (800166c <lcd_pin_init+0x218>)
 8001500:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001504:	6013      	str	r3, [r2, #0]
 8001506:	4b59      	ldr	r3, [pc, #356]	; (800166c <lcd_pin_init+0x218>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a58      	ldr	r2, [pc, #352]	; (800166c <lcd_pin_init+0x218>)
 800150c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001510:	6013      	str	r3, [r2, #0]
	REG_CLR_BIT(LCD_SCL_PORT->OTYPER,LCD_SCL_PIN);
 8001512:	4b56      	ldr	r3, [pc, #344]	; (800166c <lcd_pin_init+0x218>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	4a55      	ldr	r2, [pc, #340]	; (800166c <lcd_pin_init+0x218>)
 8001518:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800151c:	6053      	str	r3, [r2, #4]
	REG_SET_VAL(LCD_SCL_PORT->OSPEEDR,2U,0x3U,(LCD_SCL_PIN * 2U));
 800151e:	4b53      	ldr	r3, [pc, #332]	; (800166c <lcd_pin_init+0x218>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	4a52      	ldr	r2, [pc, #328]	; (800166c <lcd_pin_init+0x218>)
 8001524:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001528:	6093      	str	r3, [r2, #8]
 800152a:	4b50      	ldr	r3, [pc, #320]	; (800166c <lcd_pin_init+0x218>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	4a4f      	ldr	r2, [pc, #316]	; (800166c <lcd_pin_init+0x218>)
 8001530:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001534:	6093      	str	r3, [r2, #8]
	REG_SET_VAL(LCD_SCL_PORT->AFR[1],5U,0xFU,((LCD_SCL_PIN %8) * 4U));
 8001536:	4b4d      	ldr	r3, [pc, #308]	; (800166c <lcd_pin_init+0x218>)
 8001538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153a:	4a4c      	ldr	r2, [pc, #304]	; (800166c <lcd_pin_init+0x218>)
 800153c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001540:	6253      	str	r3, [r2, #36]	; 0x24
 8001542:	4b4a      	ldr	r3, [pc, #296]	; (800166c <lcd_pin_init+0x218>)
 8001544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001546:	4a49      	ldr	r2, [pc, #292]	; (800166c <lcd_pin_init+0x218>)
 8001548:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 800154c:	6253      	str	r3, [r2, #36]	; 0x24

	//SPI_SDI(PB15)(PICO)
	REG_SET_VAL(LCD_SDI_PORT->MODER,2U,0x3U,(LCD_SDI_PIN * 2U));
 800154e:	4b47      	ldr	r3, [pc, #284]	; (800166c <lcd_pin_init+0x218>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a46      	ldr	r2, [pc, #280]	; (800166c <lcd_pin_init+0x218>)
 8001554:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001558:	6013      	str	r3, [r2, #0]
 800155a:	4b44      	ldr	r3, [pc, #272]	; (800166c <lcd_pin_init+0x218>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a43      	ldr	r2, [pc, #268]	; (800166c <lcd_pin_init+0x218>)
 8001560:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001564:	6013      	str	r3, [r2, #0]
	REG_CLR_BIT(LCD_SDI_PORT->OTYPER,LCD_SDI_PIN);
 8001566:	4b41      	ldr	r3, [pc, #260]	; (800166c <lcd_pin_init+0x218>)
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	4a40      	ldr	r2, [pc, #256]	; (800166c <lcd_pin_init+0x218>)
 800156c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001570:	6053      	str	r3, [r2, #4]
	REG_SET_VAL(LCD_SDI_PORT->OSPEEDR,2U,0x3U,(LCD_SDI_PIN * 2U));
 8001572:	4b3e      	ldr	r3, [pc, #248]	; (800166c <lcd_pin_init+0x218>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	4a3d      	ldr	r2, [pc, #244]	; (800166c <lcd_pin_init+0x218>)
 8001578:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800157c:	6093      	str	r3, [r2, #8]
 800157e:	4b3b      	ldr	r3, [pc, #236]	; (800166c <lcd_pin_init+0x218>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	4a3a      	ldr	r2, [pc, #232]	; (800166c <lcd_pin_init+0x218>)
 8001584:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001588:	6093      	str	r3, [r2, #8]
	REG_SET_VAL(LCD_SDI_PORT->AFR[1],5U,0xFU,((LCD_SDI_PIN % 8) * 4U));
 800158a:	4b38      	ldr	r3, [pc, #224]	; (800166c <lcd_pin_init+0x218>)
 800158c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158e:	4a37      	ldr	r2, [pc, #220]	; (800166c <lcd_pin_init+0x218>)
 8001590:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001594:	6253      	str	r3, [r2, #36]	; 0x24
 8001596:	4b35      	ldr	r3, [pc, #212]	; (800166c <lcd_pin_init+0x218>)
 8001598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800159a:	4a34      	ldr	r2, [pc, #208]	; (800166c <lcd_pin_init+0x218>)
 800159c:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 80015a0:	6253      	str	r3, [r2, #36]	; 0x24

	//SPI_SDO(PC2)(POCI)
	REG_SET_VAL(LCD_SDO_PORT->MODER,2U,0x3U,(LCD_SDO_PIN * 2U));
 80015a2:	4b33      	ldr	r3, [pc, #204]	; (8001670 <lcd_pin_init+0x21c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a32      	ldr	r2, [pc, #200]	; (8001670 <lcd_pin_init+0x21c>)
 80015a8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80015ac:	6013      	str	r3, [r2, #0]
 80015ae:	4b30      	ldr	r3, [pc, #192]	; (8001670 <lcd_pin_init+0x21c>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a2f      	ldr	r2, [pc, #188]	; (8001670 <lcd_pin_init+0x21c>)
 80015b4:	f043 0320 	orr.w	r3, r3, #32
 80015b8:	6013      	str	r3, [r2, #0]
	REG_CLR_BIT(LCD_SDO_PORT->OTYPER,LCD_SDO_PIN);
 80015ba:	4b2d      	ldr	r3, [pc, #180]	; (8001670 <lcd_pin_init+0x21c>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	4a2c      	ldr	r2, [pc, #176]	; (8001670 <lcd_pin_init+0x21c>)
 80015c0:	f023 0304 	bic.w	r3, r3, #4
 80015c4:	6053      	str	r3, [r2, #4]
	REG_SET_VAL(LCD_SDO_PORT->OSPEEDR,2U,0x3U,(LCD_SDO_PIN * 2U));
 80015c6:	4b2a      	ldr	r3, [pc, #168]	; (8001670 <lcd_pin_init+0x21c>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	4a29      	ldr	r2, [pc, #164]	; (8001670 <lcd_pin_init+0x21c>)
 80015cc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80015d0:	6093      	str	r3, [r2, #8]
 80015d2:	4b27      	ldr	r3, [pc, #156]	; (8001670 <lcd_pin_init+0x21c>)
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	4a26      	ldr	r2, [pc, #152]	; (8001670 <lcd_pin_init+0x21c>)
 80015d8:	f043 0320 	orr.w	r3, r3, #32
 80015dc:	6093      	str	r3, [r2, #8]
	REG_SET_VAL(LCD_SDO_PORT->AFR[0],5U,0xFU,(LCD_SDO_PIN * 4U));
 80015de:	4b24      	ldr	r3, [pc, #144]	; (8001670 <lcd_pin_init+0x21c>)
 80015e0:	6a1b      	ldr	r3, [r3, #32]
 80015e2:	4a23      	ldr	r2, [pc, #140]	; (8001670 <lcd_pin_init+0x21c>)
 80015e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80015e8:	6213      	str	r3, [r2, #32]
 80015ea:	4b21      	ldr	r3, [pc, #132]	; (8001670 <lcd_pin_init+0x21c>)
 80015ec:	6a1b      	ldr	r3, [r3, #32]
 80015ee:	4a20      	ldr	r2, [pc, #128]	; (8001670 <lcd_pin_init+0x21c>)
 80015f0:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 80015f4:	6213      	str	r3, [r2, #32]
	REG_CLR_BIT(LCD_CSX_PORT->OTYPER,LCD_CSX_PIN);
	REG_SET_VAL(LCD_CSX_PORT->OSPEEDR,2U,0x3U,(LCD_CSX_PIN * 2U));
	REG_SET_VAL(LCD_CSX_PORT->AFR[1],5U,0xFU,((LCD_CSX_PIN % 8) * 4U));
#else
	//CSX
	REG_SET_VAL(LCD_CSX_PORT->MODER,0x1U,0x3,(LCD_CSX_PIN * 2U)); 		/*mode*/
 80015f6:	4b1d      	ldr	r3, [pc, #116]	; (800166c <lcd_pin_init+0x218>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a1c      	ldr	r2, [pc, #112]	; (800166c <lcd_pin_init+0x218>)
 80015fc:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001600:	6013      	str	r3, [r2, #0]
 8001602:	4b1a      	ldr	r3, [pc, #104]	; (800166c <lcd_pin_init+0x218>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a19      	ldr	r2, [pc, #100]	; (800166c <lcd_pin_init+0x218>)
 8001608:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800160c:	6013      	str	r3, [r2, #0]
	REG_CLR_BIT(LCD_CSX_PORT->OTYPER,LCD_CSX_PIN); 						/*Output type*/
 800160e:	4b17      	ldr	r3, [pc, #92]	; (800166c <lcd_pin_init+0x218>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	4a16      	ldr	r2, [pc, #88]	; (800166c <lcd_pin_init+0x218>)
 8001614:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001618:	6053      	str	r3, [r2, #4]
	REG_SET_VAL(LCD_CSX_PORT->OSPEEDR,2U,0x3U,(LCD_CSX_PIN * 2U)); 		/*speed*/
 800161a:	4b14      	ldr	r3, [pc, #80]	; (800166c <lcd_pin_init+0x218>)
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	4a13      	ldr	r2, [pc, #76]	; (800166c <lcd_pin_init+0x218>)
 8001620:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001624:	6093      	str	r3, [r2, #8]
 8001626:	4b11      	ldr	r3, [pc, #68]	; (800166c <lcd_pin_init+0x218>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	4a10      	ldr	r2, [pc, #64]	; (800166c <lcd_pin_init+0x218>)
 800162c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001630:	6093      	str	r3, [r2, #8]
	//CSX = HIGH
	REG_SET_BIT(LCD_CSX_PORT->ODR,LCD_CSX_PIN);
 8001632:	4b0e      	ldr	r3, [pc, #56]	; (800166c <lcd_pin_init+0x218>)
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	4a0d      	ldr	r2, [pc, #52]	; (800166c <lcd_pin_init+0x218>)
 8001638:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800163c:	6153      	str	r3, [r2, #20]
#endif

	//RESX = HIGH
	REG_SET_BIT(LCD_RESX_PORT->ODR,LCD_RESX_PIN);
 800163e:	4b0a      	ldr	r3, [pc, #40]	; (8001668 <lcd_pin_init+0x214>)
 8001640:	695b      	ldr	r3, [r3, #20]
 8001642:	4a09      	ldr	r2, [pc, #36]	; (8001668 <lcd_pin_init+0x214>)
 8001644:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001648:	6153      	str	r3, [r2, #20]
	//D/CX = HIGH
	REG_SET_BIT(LCD_DCX_PORT->ODR,LCD_DCX_PIN);
 800164a:	4b07      	ldr	r3, [pc, #28]	; (8001668 <lcd_pin_init+0x214>)
 800164c:	695b      	ldr	r3, [r3, #20]
 800164e:	4a06      	ldr	r2, [pc, #24]	; (8001668 <lcd_pin_init+0x214>)
 8001650:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001654:	6153      	str	r3, [r2, #20]

}
 8001656:	bf00      	nop
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	40023800 	.word	0x40023800
 8001668:	40020c00 	.word	0x40020c00
 800166c:	40020400 	.word	0x40020400
 8001670:	40020800 	.word	0x40020800

08001674 <lcd_spi_enable>:

 void lcd_spi_enable(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
	__enable_spi();
 8001678:	4b05      	ldr	r3, [pc, #20]	; (8001690 <lcd_spi_enable+0x1c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a04      	ldr	r2, [pc, #16]	; (8001690 <lcd_spi_enable+0x1c>)
 800167e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001682:	6013      	str	r3, [r2, #0]
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40003800 	.word	0x40003800

08001694 <lcd_spi_init>:



 void lcd_spi_init(void)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
	SPI_TypeDef *pSPI = SPI;
 800169a:	4b28      	ldr	r3, [pc, #160]	; (800173c <lcd_spi_init+0xa8>)
 800169c:	607b      	str	r3, [r7, #4]
	RCC_TypeDef *pRCC = RCC;
 800169e:	4b28      	ldr	r3, [pc, #160]	; (8001740 <lcd_spi_init+0xac>)
 80016a0:	603b      	str	r3, [r7, #0]

	REG_SET_BIT(pRCC->APB1ENR,RCC_APB1ENR_SPI2EN_Pos);
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	641a      	str	r2, [r3, #64]	; 0x40

	REG_SET_BIT(pSPI->CR1,SPI_CR1_MSTR_Pos); 		/*Controller mode*/
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f043 0204 	orr.w	r2, r3, #4
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR1,SPI_CR1_BIDIMODE_Pos);    /* 2 lines uni directional lines*/
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR1,SPI_CR1_DFF_Pos);			/* DFF = 8bits */
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	601a      	str	r2, [r3, #0]
	REG_SET_BIT(pSPI->CR1,SPI_CR1_SSM_Pos);			/* SSM enable */
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	601a      	str	r2, [r3, #0]
	REG_SET_BIT(pSPI->CR1,SPI_CR1_SSI_Pos);			/* SSI enable */
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR1,SPI_CR1_LSBFIRST_Pos);     /* Send msb first */
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	601a      	str	r2, [r3, #0]
	REG_SET_VAL(pSPI->CR1,0x00U,0x7U,SPI_CR1_BR_Pos); /* SPI clck = 42MHz/2 ==> 21 MHz */
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR1,SPI_CR1_CPOL_Pos); 		 /* CPOL = 0 */
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f023 0202 	bic.w	r2, r3, #2
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR1,SPI_CR1_CPHA_Pos); 		 /* CPHA = 0 */
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f023 0201 	bic.w	r2, r3, #1
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR2,SPI_CR2_FRF_Pos);			 /* SPI Motorola frame format*/
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f023 0210 	bic.w	r2, r3, #16
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	605a      	str	r2, [r3, #4]

#if (BSP_LCD_CS_MANAGE == AUTO)
	__disable_spi_ssm();
	__enable_spi_ssoe();
#endif
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	40003800 	.word	0x40003800
 8001740:	40023800 	.word	0x40023800

08001744 <delay_50ms>:

static void delay_50ms(void){
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i<(0xFFFFU * 10U);i++);
 800174a:	2300      	movs	r3, #0
 800174c:	607b      	str	r3, [r7, #4]
 800174e:	e002      	b.n	8001756 <delay_50ms+0x12>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	3301      	adds	r3, #1
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a04      	ldr	r2, [pc, #16]	; (800176c <delay_50ms+0x28>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d9f8      	bls.n	8001750 <delay_50ms+0xc>
}
 800175e:	bf00      	nop
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	0009fff5 	.word	0x0009fff5

08001770 <lcd_reset>:

 void lcd_reset(void)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
	LCD_RESX_LOW();
 8001776:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <lcd_reset+0x54>)
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	4a12      	ldr	r2, [pc, #72]	; (80017c4 <lcd_reset+0x54>)
 800177c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001780:	6153      	str	r3, [r2, #20]
	for(uint32_t i = 0 ; i<(0xFFFFU * 10U);i++);
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	e002      	b.n	800178e <lcd_reset+0x1e>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3301      	adds	r3, #1
 800178c:	607b      	str	r3, [r7, #4]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a0d      	ldr	r2, [pc, #52]	; (80017c8 <lcd_reset+0x58>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d9f8      	bls.n	8001788 <lcd_reset+0x18>
	LCD_RESX_HIGH();
 8001796:	4b0b      	ldr	r3, [pc, #44]	; (80017c4 <lcd_reset+0x54>)
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	4a0a      	ldr	r2, [pc, #40]	; (80017c4 <lcd_reset+0x54>)
 800179c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017a0:	6153      	str	r3, [r2, #20]
	for(uint32_t i = 0 ; i<(0xFFFFU * 10U);i++);
 80017a2:	2300      	movs	r3, #0
 80017a4:	603b      	str	r3, [r7, #0]
 80017a6:	e002      	b.n	80017ae <lcd_reset+0x3e>
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	3301      	adds	r3, #1
 80017ac:	603b      	str	r3, [r7, #0]
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	4a05      	ldr	r2, [pc, #20]	; (80017c8 <lcd_reset+0x58>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d9f8      	bls.n	80017a8 <lcd_reset+0x38>
}
 80017b6:	bf00      	nop
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	40020c00 	.word	0x40020c00
 80017c8:	0009fff5 	.word	0x0009fff5

080017cc <lcd_config>:

 void lcd_config(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
	uint8_t params[15];
	lcd_write_cmd(ILI9341_SWRESET);
 80017d2:	2001      	movs	r0, #1
 80017d4:	f000 f92c 	bl	8001a30 <lcd_write_cmd>
	lcd_write_cmd(ILI9341_POWERB);
 80017d8:	20cf      	movs	r0, #207	; 0xcf
 80017da:	f000 f929 	bl	8001a30 <lcd_write_cmd>
	params[0] = 0x00;
 80017de:	2300      	movs	r3, #0
 80017e0:	703b      	strb	r3, [r7, #0]
	params[1] = 0xD9;
 80017e2:	23d9      	movs	r3, #217	; 0xd9
 80017e4:	707b      	strb	r3, [r7, #1]
	params[2] = 0x30;
 80017e6:	2330      	movs	r3, #48	; 0x30
 80017e8:	70bb      	strb	r3, [r7, #2]
	lcd_write_data(params, 3);
 80017ea:	463b      	mov	r3, r7
 80017ec:	2103      	movs	r1, #3
 80017ee:	4618      	mov	r0, r3
 80017f0:	f000 f962 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_POWER_SEQ);
 80017f4:	20ed      	movs	r0, #237	; 0xed
 80017f6:	f000 f91b 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x64;
 80017fa:	2364      	movs	r3, #100	; 0x64
 80017fc:	703b      	strb	r3, [r7, #0]
	params[1]= 0x03;
 80017fe:	2303      	movs	r3, #3
 8001800:	707b      	strb	r3, [r7, #1]
	params[2]= 0X12;
 8001802:	2312      	movs	r3, #18
 8001804:	70bb      	strb	r3, [r7, #2]
	params[3]= 0X81;
 8001806:	2381      	movs	r3, #129	; 0x81
 8001808:	70fb      	strb	r3, [r7, #3]
	lcd_write_data(params, 4);
 800180a:	463b      	mov	r3, r7
 800180c:	2104      	movs	r1, #4
 800180e:	4618      	mov	r0, r3
 8001810:	f000 f952 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_DTCA);
 8001814:	20e8      	movs	r0, #232	; 0xe8
 8001816:	f000 f90b 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x85;
 800181a:	2385      	movs	r3, #133	; 0x85
 800181c:	703b      	strb	r3, [r7, #0]
	params[1]= 0x10;
 800181e:	2310      	movs	r3, #16
 8001820:	707b      	strb	r3, [r7, #1]
	params[2]= 0x7A;
 8001822:	237a      	movs	r3, #122	; 0x7a
 8001824:	70bb      	strb	r3, [r7, #2]
	lcd_write_data(params, 3);
 8001826:	463b      	mov	r3, r7
 8001828:	2103      	movs	r1, #3
 800182a:	4618      	mov	r0, r3
 800182c:	f000 f944 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_POWERA);
 8001830:	20cb      	movs	r0, #203	; 0xcb
 8001832:	f000 f8fd 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x39;
 8001836:	2339      	movs	r3, #57	; 0x39
 8001838:	703b      	strb	r3, [r7, #0]
	params[1]= 0x2C;
 800183a:	232c      	movs	r3, #44	; 0x2c
 800183c:	707b      	strb	r3, [r7, #1]
	params[2]= 0x00;
 800183e:	2300      	movs	r3, #0
 8001840:	70bb      	strb	r3, [r7, #2]
	params[3]= 0x34;
 8001842:	2334      	movs	r3, #52	; 0x34
 8001844:	70fb      	strb	r3, [r7, #3]
	params[4]= 0x02;
 8001846:	2302      	movs	r3, #2
 8001848:	713b      	strb	r3, [r7, #4]
	lcd_write_data(params, 5);
 800184a:	463b      	mov	r3, r7
 800184c:	2105      	movs	r1, #5
 800184e:	4618      	mov	r0, r3
 8001850:	f000 f932 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_PRC);
 8001854:	20f7      	movs	r0, #247	; 0xf7
 8001856:	f000 f8eb 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x20;
 800185a:	2320      	movs	r3, #32
 800185c:	703b      	strb	r3, [r7, #0]
	lcd_write_data(params, 1);
 800185e:	463b      	mov	r3, r7
 8001860:	2101      	movs	r1, #1
 8001862:	4618      	mov	r0, r3
 8001864:	f000 f928 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_DTCB);
 8001868:	20ea      	movs	r0, #234	; 0xea
 800186a:	f000 f8e1 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x00;
 800186e:	2300      	movs	r3, #0
 8001870:	703b      	strb	r3, [r7, #0]
	params[1]= 0x00;
 8001872:	2300      	movs	r3, #0
 8001874:	707b      	strb	r3, [r7, #1]
	lcd_write_data(params, 2);
 8001876:	463b      	mov	r3, r7
 8001878:	2102      	movs	r1, #2
 800187a:	4618      	mov	r0, r3
 800187c:	f000 f91c 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_POWER1);
 8001880:	20c0      	movs	r0, #192	; 0xc0
 8001882:	f000 f8d5 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x1B;
 8001886:	231b      	movs	r3, #27
 8001888:	703b      	strb	r3, [r7, #0]
	lcd_write_data(params, 1);
 800188a:	463b      	mov	r3, r7
 800188c:	2101      	movs	r1, #1
 800188e:	4618      	mov	r0, r3
 8001890:	f000 f912 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_POWER2);
 8001894:	20c1      	movs	r0, #193	; 0xc1
 8001896:	f000 f8cb 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x12;
 800189a:	2312      	movs	r3, #18
 800189c:	703b      	strb	r3, [r7, #0]
	lcd_write_data(params, 1);
 800189e:	463b      	mov	r3, r7
 80018a0:	2101      	movs	r1, #1
 80018a2:	4618      	mov	r0, r3
 80018a4:	f000 f908 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_VCOM1);
 80018a8:	20c5      	movs	r0, #197	; 0xc5
 80018aa:	f000 f8c1 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x08;
 80018ae:	2308      	movs	r3, #8
 80018b0:	703b      	strb	r3, [r7, #0]
	params[1]= 0x26;
 80018b2:	2326      	movs	r3, #38	; 0x26
 80018b4:	707b      	strb	r3, [r7, #1]
	lcd_write_data(params, 2);
 80018b6:	463b      	mov	r3, r7
 80018b8:	2102      	movs	r1, #2
 80018ba:	4618      	mov	r0, r3
 80018bc:	f000 f8fc 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_VCOM2);
 80018c0:	20c7      	movs	r0, #199	; 0xc7
 80018c2:	f000 f8b5 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0XB7;
 80018c6:	23b7      	movs	r3, #183	; 0xb7
 80018c8:	703b      	strb	r3, [r7, #0]
	lcd_write_data(params, 1);
 80018ca:	463b      	mov	r3, r7
 80018cc:	2101      	movs	r1, #1
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 f8f2 	bl	8001ab8 <lcd_write_data>


	lcd_write_cmd(ILI9341_PIXEL_FORMAT);
 80018d4:	203a      	movs	r0, #58	; 0x3a
 80018d6:	f000 f8ab 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x55; //select RGB565
 80018da:	2355      	movs	r3, #85	; 0x55
 80018dc:	703b      	strb	r3, [r7, #0]
	lcd_write_data(params, 1);
 80018de:	463b      	mov	r3, r7
 80018e0:	2101      	movs	r1, #1
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 f8e8 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_FRMCTR1);
 80018e8:	20b1      	movs	r0, #177	; 0xb1
 80018ea:	f000 f8a1 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x00;
 80018ee:	2300      	movs	r3, #0
 80018f0:	703b      	strb	r3, [r7, #0]
	params[1]= 0x1B;//frame rate = 70
 80018f2:	231b      	movs	r3, #27
 80018f4:	707b      	strb	r3, [r7, #1]
	lcd_write_data(params, 2);
 80018f6:	463b      	mov	r3, r7
 80018f8:	2102      	movs	r1, #2
 80018fa:	4618      	mov	r0, r3
 80018fc:	f000 f8dc 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_DFC);    // Display Function Control
 8001900:	20b6      	movs	r0, #182	; 0xb6
 8001902:	f000 f895 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x0A;
 8001906:	230a      	movs	r3, #10
 8001908:	703b      	strb	r3, [r7, #0]
	params[1]= 0xA2;
 800190a:	23a2      	movs	r3, #162	; 0xa2
 800190c:	707b      	strb	r3, [r7, #1]
	lcd_write_data(params, 2);
 800190e:	463b      	mov	r3, r7
 8001910:	2102      	movs	r1, #2
 8001912:	4618      	mov	r0, r3
 8001914:	f000 f8d0 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_3GAMMA_EN);    // 3Gamma Function Disable
 8001918:	20f2      	movs	r0, #242	; 0xf2
 800191a:	f000 f889 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x02; //LCD_WR_DATA(0x00);
 800191e:	2302      	movs	r3, #2
 8001920:	703b      	strb	r3, [r7, #0]
	lcd_write_data(params, 1);
 8001922:	463b      	mov	r3, r7
 8001924:	2101      	movs	r1, #1
 8001926:	4618      	mov	r0, r3
 8001928:	f000 f8c6 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_GAMMA);
 800192c:	2026      	movs	r0, #38	; 0x26
 800192e:	f000 f87f 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x01;
 8001932:	2301      	movs	r3, #1
 8001934:	703b      	strb	r3, [r7, #0]
	lcd_write_data(params, 1);
 8001936:	463b      	mov	r3, r7
 8001938:	2101      	movs	r1, #1
 800193a:	4618      	mov	r0, r3
 800193c:	f000 f8bc 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_PGAMMA);    //Set Gamma
 8001940:	20e0      	movs	r0, #224	; 0xe0
 8001942:	f000 f875 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x0F;
 8001946:	230f      	movs	r3, #15
 8001948:	703b      	strb	r3, [r7, #0]
	params[1]= 0x1D;
 800194a:	231d      	movs	r3, #29
 800194c:	707b      	strb	r3, [r7, #1]
	params[2]= 0x1A;
 800194e:	231a      	movs	r3, #26
 8001950:	70bb      	strb	r3, [r7, #2]
	params[3]= 0x0A;
 8001952:	230a      	movs	r3, #10
 8001954:	70fb      	strb	r3, [r7, #3]
	params[4]= 0x0D;
 8001956:	230d      	movs	r3, #13
 8001958:	713b      	strb	r3, [r7, #4]
	params[5]= 0x07;
 800195a:	2307      	movs	r3, #7
 800195c:	717b      	strb	r3, [r7, #5]
	params[6]= 0x49;
 800195e:	2349      	movs	r3, #73	; 0x49
 8001960:	71bb      	strb	r3, [r7, #6]
	params[7]= 0X66;
 8001962:	2366      	movs	r3, #102	; 0x66
 8001964:	71fb      	strb	r3, [r7, #7]
	params[8]= 0x3B;
 8001966:	233b      	movs	r3, #59	; 0x3b
 8001968:	723b      	strb	r3, [r7, #8]
	params[9]= 0x07;
 800196a:	2307      	movs	r3, #7
 800196c:	727b      	strb	r3, [r7, #9]
	params[10]= 0x11;
 800196e:	2311      	movs	r3, #17
 8001970:	72bb      	strb	r3, [r7, #10]
	params[11]= 0x01;
 8001972:	2301      	movs	r3, #1
 8001974:	72fb      	strb	r3, [r7, #11]
	params[12]= 0x09;
 8001976:	2309      	movs	r3, #9
 8001978:	733b      	strb	r3, [r7, #12]
	params[13]= 0x05;
 800197a:	2305      	movs	r3, #5
 800197c:	737b      	strb	r3, [r7, #13]
	params[14]= 0x04;
 800197e:	2304      	movs	r3, #4
 8001980:	73bb      	strb	r3, [r7, #14]
	lcd_write_data(params, 15);
 8001982:	463b      	mov	r3, r7
 8001984:	210f      	movs	r1, #15
 8001986:	4618      	mov	r0, r3
 8001988:	f000 f896 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_NGAMMA);
 800198c:	20e1      	movs	r0, #225	; 0xe1
 800198e:	f000 f84f 	bl	8001a30 <lcd_write_cmd>
	params[0]= 0x00;
 8001992:	2300      	movs	r3, #0
 8001994:	703b      	strb	r3, [r7, #0]
	params[1]= 0x18;
 8001996:	2318      	movs	r3, #24
 8001998:	707b      	strb	r3, [r7, #1]
	params[2]= 0x1D;
 800199a:	231d      	movs	r3, #29
 800199c:	70bb      	strb	r3, [r7, #2]
	params[3]= 0x02;
 800199e:	2302      	movs	r3, #2
 80019a0:	70fb      	strb	r3, [r7, #3]
	params[4]= 0x0F;
 80019a2:	230f      	movs	r3, #15
 80019a4:	713b      	strb	r3, [r7, #4]
	params[5]= 0x04;
 80019a6:	2304      	movs	r3, #4
 80019a8:	717b      	strb	r3, [r7, #5]
	params[6]= 0x36;
 80019aa:	2336      	movs	r3, #54	; 0x36
 80019ac:	71bb      	strb	r3, [r7, #6]
	params[7]= 0x13;
 80019ae:	2313      	movs	r3, #19
 80019b0:	71fb      	strb	r3, [r7, #7]
	params[8]= 0x4C;
 80019b2:	234c      	movs	r3, #76	; 0x4c
 80019b4:	723b      	strb	r3, [r7, #8]
	params[9]= 0x07;
 80019b6:	2307      	movs	r3, #7
 80019b8:	727b      	strb	r3, [r7, #9]
	params[10]= 0x13;
 80019ba:	2313      	movs	r3, #19
 80019bc:	72bb      	strb	r3, [r7, #10]
	params[11]= 0x0F;
 80019be:	230f      	movs	r3, #15
 80019c0:	72fb      	strb	r3, [r7, #11]
	params[12]= 0x2E;
 80019c2:	232e      	movs	r3, #46	; 0x2e
 80019c4:	733b      	strb	r3, [r7, #12]
	params[13]= 0x2F;
 80019c6:	232f      	movs	r3, #47	; 0x2f
 80019c8:	737b      	strb	r3, [r7, #13]
	params[14]= 0x05;
 80019ca:	2305      	movs	r3, #5
 80019cc:	73bb      	strb	r3, [r7, #14]
	lcd_write_data(params, 15);
 80019ce:	463b      	mov	r3, r7
 80019d0:	210f      	movs	r1, #15
 80019d2:	4618      	mov	r0, r3
 80019d4:	f000 f870 	bl	8001ab8 <lcd_write_data>

	lcd_write_cmd(ILI9341_SLEEP_OUT); //Exit Sleep
 80019d8:	2011      	movs	r0, #17
 80019da:	f000 f829 	bl	8001a30 <lcd_write_cmd>
	delay_50ms();
 80019de:	f7ff feb1 	bl	8001744 <delay_50ms>
	delay_50ms();
 80019e2:	f7ff feaf 	bl	8001744 <delay_50ms>
	lcd_write_cmd(ILI9341_DISPLAY_ON); //display on
 80019e6:	2029      	movs	r0, #41	; 0x29
 80019e8:	f000 f822 	bl	8001a30 <lcd_write_cmd>

}
 80019ec:	bf00      	nop
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <lcd_set_orientation>:



 void lcd_set_orientation(uint8_t orientation)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	71fb      	strb	r3, [r7, #7]
	uint8_t param;

	if(orientation == LANDSCAPE){
 80019fe:	79fb      	ldrb	r3, [r7, #7]
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d102      	bne.n	8001a0a <lcd_set_orientation+0x16>
		param = MADCTL_MV | MADCTL_MY | MADCTL_BGR; /*Memory Access Control <Landscape setting>*/
 8001a04:	23a8      	movs	r3, #168	; 0xa8
 8001a06:	73fb      	strb	r3, [r7, #15]
 8001a08:	e004      	b.n	8001a14 <lcd_set_orientation+0x20>
	}else if(orientation == PORTRAIT){
 8001a0a:	79fb      	ldrb	r3, [r7, #7]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d101      	bne.n	8001a14 <lcd_set_orientation+0x20>
		param = MADCTL_MY| MADCTL_MX| MADCTL_BGR;  /* Memory Access Control <portrait setting> */
 8001a10:	23c8      	movs	r3, #200	; 0xc8
 8001a12:	73fb      	strb	r3, [r7, #15]
	}

	lcd_write_cmd(ILI9341_MAC);    // Memory Access Control command
 8001a14:	2036      	movs	r0, #54	; 0x36
 8001a16:	f000 f80b 	bl	8001a30 <lcd_write_cmd>
	lcd_write_data(&param, 1);
 8001a1a:	f107 030f 	add.w	r3, r7, #15
 8001a1e:	2101      	movs	r1, #1
 8001a20:	4618      	mov	r0, r3
 8001a22:	f000 f849 	bl	8001ab8 <lcd_write_data>
}
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
	...

08001a30 <lcd_write_cmd>:

 void lcd_write_cmd(uint8_t cmd)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
	SPI_TypeDef *pSPI = SPI;
 8001a3a:	4b1c      	ldr	r3, [pc, #112]	; (8001aac <lcd_write_cmd+0x7c>)
 8001a3c:	60fb      	str	r3, [r7, #12]
	LCD_CSX_LOW();
 8001a3e:	4b1c      	ldr	r3, [pc, #112]	; (8001ab0 <lcd_write_cmd+0x80>)
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	4a1b      	ldr	r2, [pc, #108]	; (8001ab0 <lcd_write_cmd+0x80>)
 8001a44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a48:	6153      	str	r3, [r2, #20]
	LCD_DCX_LOW(); //DCX = 0 , for command
 8001a4a:	4b1a      	ldr	r3, [pc, #104]	; (8001ab4 <lcd_write_cmd+0x84>)
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	4a19      	ldr	r2, [pc, #100]	; (8001ab4 <lcd_write_cmd+0x84>)
 8001a50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a54:	6153      	str	r3, [r2, #20]
	while(!REG_READ_BIT(pSPI->SR,SPI_SR_TXE_Pos));
 8001a56:	bf00      	nop
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d0f9      	beq.n	8001a58 <lcd_write_cmd+0x28>
	REG_WRITE(pSPI->DR,cmd);
 8001a64:	79fa      	ldrb	r2, [r7, #7]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	60da      	str	r2, [r3, #12]
	while(!REG_READ_BIT(pSPI->SR,SPI_SR_TXE_Pos));
 8001a6a:	bf00      	nop
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f9      	beq.n	8001a6c <lcd_write_cmd+0x3c>
	while(REG_READ_BIT(pSPI->SR,SPI_SR_BSY_Pos));
 8001a78:	bf00      	nop
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1f9      	bne.n	8001a7a <lcd_write_cmd+0x4a>
	LCD_DCX_HIGH();
 8001a86:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <lcd_write_cmd+0x84>)
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	4a0a      	ldr	r2, [pc, #40]	; (8001ab4 <lcd_write_cmd+0x84>)
 8001a8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a90:	6153      	str	r3, [r2, #20]
	LCD_CSX_HIGH();
 8001a92:	4b07      	ldr	r3, [pc, #28]	; (8001ab0 <lcd_write_cmd+0x80>)
 8001a94:	695b      	ldr	r3, [r3, #20]
 8001a96:	4a06      	ldr	r2, [pc, #24]	; (8001ab0 <lcd_write_cmd+0x80>)
 8001a98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a9c:	6153      	str	r3, [r2, #20]

}
 8001a9e:	bf00      	nop
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	40003800 	.word	0x40003800
 8001ab0:	40020400 	.word	0x40020400
 8001ab4:	40020c00 	.word	0x40020c00

08001ab8 <lcd_write_data>:

 void lcd_write_data(uint8_t *buffer,uint32_t len)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
	SPI_TypeDef *pSPI = SPI;
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <lcd_write_data+0x80>)
 8001ac4:	60bb      	str	r3, [r7, #8]
	LCD_CSX_LOW();
 8001ac6:	4b1d      	ldr	r3, [pc, #116]	; (8001b3c <lcd_write_data+0x84>)
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	4a1c      	ldr	r2, [pc, #112]	; (8001b3c <lcd_write_data+0x84>)
 8001acc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001ad0:	6153      	str	r3, [r2, #20]
	for(uint32_t i = 0 ; i < len ;i++){
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	e010      	b.n	8001afa <lcd_write_data+0x42>
		while(!REG_READ_BIT(pSPI->SR,SPI_SR_TXE_Pos));
 8001ad8:	bf00      	nop
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d0f9      	beq.n	8001ada <lcd_write_data+0x22>
		REG_WRITE(pSPI->DR,buffer[i]);
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	4413      	add	r3, r2
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	461a      	mov	r2, r3
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	60da      	str	r2, [r3, #12]
	for(uint32_t i = 0 ; i < len ;i++){
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	3301      	adds	r3, #1
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d3ea      	bcc.n	8001ad8 <lcd_write_data+0x20>
	}
	while(!REG_READ_BIT(pSPI->SR,SPI_SR_TXE_Pos));
 8001b02:	bf00      	nop
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d0f9      	beq.n	8001b04 <lcd_write_data+0x4c>
	while(REG_READ_BIT(pSPI->SR,SPI_SR_BSY_Pos));
 8001b10:	bf00      	nop
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f9      	bne.n	8001b12 <lcd_write_data+0x5a>
	LCD_CSX_HIGH();
 8001b1e:	4b07      	ldr	r3, [pc, #28]	; (8001b3c <lcd_write_data+0x84>)
 8001b20:	695b      	ldr	r3, [r3, #20]
 8001b22:	4a06      	ldr	r2, [pc, #24]	; (8001b3c <lcd_write_data+0x84>)
 8001b24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b28:	6153      	str	r3, [r2, #20]
}
 8001b2a:	bf00      	nop
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	40003800 	.word	0x40003800
 8001b3c:	40020400 	.word	0x40020400

08001b40 <bsp_lcd_set_display_area>:


 void bsp_lcd_set_display_area(uint16_t x1, uint16_t x2, uint16_t y1, uint16_t y2)
 {
 8001b40:	b590      	push	{r4, r7, lr}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4604      	mov	r4, r0
 8001b48:	4608      	mov	r0, r1
 8001b4a:	4611      	mov	r1, r2
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4623      	mov	r3, r4
 8001b50:	80fb      	strh	r3, [r7, #6]
 8001b52:	4603      	mov	r3, r0
 8001b54:	80bb      	strh	r3, [r7, #4]
 8001b56:	460b      	mov	r3, r1
 8001b58:	807b      	strh	r3, [r7, #2]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	803b      	strh	r3, [r7, #0]
	 lcd_area_t area;
	 area.x1 = x1;
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	813b      	strh	r3, [r7, #8]
	 area.x2 = x2;
 8001b62:	88bb      	ldrh	r3, [r7, #4]
 8001b64:	817b      	strh	r3, [r7, #10]
	 area.y1 = y1;
 8001b66:	887b      	ldrh	r3, [r7, #2]
 8001b68:	81bb      	strh	r3, [r7, #12]
	 area.y2 = y2;
 8001b6a:	883b      	ldrh	r3, [r7, #0]
 8001b6c:	81fb      	strh	r3, [r7, #14]
	 lcd_set_display_area(&area);
 8001b6e:	f107 0308 	add.w	r3, r7, #8
 8001b72:	4618      	mov	r0, r3
 8001b74:	f000 f804 	bl	8001b80 <lcd_set_display_area>
 }
 8001b78:	bf00      	nop
 8001b7a:	3714      	adds	r7, #20
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd90      	pop	{r4, r7, pc}

08001b80 <lcd_set_display_area>:

void lcd_set_display_area(lcd_area_t *area)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	uint8_t params[4];
	/*Column address set(2Ah) */
	params[0] = HIGH_16(area->x1);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	0a1b      	lsrs	r3, r3, #8
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	733b      	strb	r3, [r7, #12]
	params[1] = LOW_16(area->x1);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	881b      	ldrh	r3, [r3, #0]
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	737b      	strb	r3, [r7, #13]
	params[2] = HIGH_16(area->x2);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	885b      	ldrh	r3, [r3, #2]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	73bb      	strb	r3, [r7, #14]
	params[3] = LOW_16(area->x2);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	885b      	ldrh	r3, [r3, #2]
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	73fb      	strb	r3, [r7, #15]
	lcd_write_cmd(ILI9341_CASET);
 8001bb0:	202a      	movs	r0, #42	; 0x2a
 8001bb2:	f7ff ff3d 	bl	8001a30 <lcd_write_cmd>
	lcd_write_data(params, 4);
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	2104      	movs	r1, #4
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff ff7b 	bl	8001ab8 <lcd_write_data>

	params[0] = HIGH_16(area->y1);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	889b      	ldrh	r3, [r3, #4]
 8001bc6:	0a1b      	lsrs	r3, r3, #8
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	733b      	strb	r3, [r7, #12]
	params[1] = LOW_16(area->y1);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	889b      	ldrh	r3, [r3, #4]
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	737b      	strb	r3, [r7, #13]
	params[2] = HIGH_16(area->y2);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	88db      	ldrh	r3, [r3, #6]
 8001bda:	0a1b      	lsrs	r3, r3, #8
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	73bb      	strb	r3, [r7, #14]
	params[3] = LOW_16(area->y2);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	88db      	ldrh	r3, [r3, #6]
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	73fb      	strb	r3, [r7, #15]
	lcd_write_cmd(ILI9341_RASET);
 8001bea:	202b      	movs	r0, #43	; 0x2b
 8001bec:	f7ff ff20 	bl	8001a30 <lcd_write_cmd>
	lcd_write_data(params, 4);
 8001bf0:	f107 030c 	add.w	r3, r7, #12
 8001bf4:	2104      	movs	r1, #4
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff ff5e 	bl	8001ab8 <lcd_write_data>

}
 8001bfc:	bf00      	nop
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <lcd_buffer_init>:

void lcd_buffer_init(bsp_lcd_t *lcd)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
	lcd->draw_buffer1 = bsp_db;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a08      	ldr	r2, [pc, #32]	; (8001c30 <lcd_buffer_init+0x2c>)
 8001c10:	605a      	str	r2, [r3, #4]
	lcd->draw_buffer2 = bsp_wb;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a07      	ldr	r2, [pc, #28]	; (8001c34 <lcd_buffer_init+0x30>)
 8001c16:	609a      	str	r2, [r3, #8]
	lcd->buff_to_draw = NULL;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	611a      	str	r2, [r3, #16]
	lcd->buff_to_flush = NULL;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	615a      	str	r2, [r3, #20]
}
 8001c24:	bf00      	nop
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	20000058 	.word	0x20000058
 8001c34:	20002858 	.word	0x20002858

08001c38 <lcd_dma_init>:

void lcd_dma_init(bsp_lcd_t *lcd)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
#if (USE_DMA == 1)
	initialize_lcd_write_dma((uint32_t)bsp_wb,(uint32_t)&SPI2->DR);
#endif
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <DMA_TransferError>:
}

/////////////////////////////////////////////////////DMA functions///////////////////////////////////////////

__attribute__((weak)) void DMA_TransferError(bsp_lcd_t *lcd)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
	UNUSED(lcd);
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <DMA_TransferComplete>:

__attribute__((weak)) void DMA_TransferComplete(bsp_lcd_t *lcd)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
	UNUSED(lcd);
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <dma_lcd_write_error>:
	__enable_dma(pStream);
	REG_SET_BIT(SPI->CR2,SPI_CR2_TXDMAEN_Pos);
}

static void dma_lcd_write_error(bsp_lcd_t *lcd)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	DMA_TransferError(lcd);
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f7ff ffe5 	bl	8001c4c <DMA_TransferError>
	while(1);
 8001c82:	e7fe      	b.n	8001c82 <dma_lcd_write_error+0xe>

08001c84 <dma_cmplt_callback_spi_write>:
}



static void dma_cmplt_callback_spi_write(bsp_lcd_t *lcd)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	lcd->buff_to_flush = NULL;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	615a      	str	r2, [r3, #20]
	 LCD_CSX_HIGH();
	__disable_spi();
	__spi_set_dff_8bit();
	__enable_spi();
#endif
	DMA_TransferComplete(lcd);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7ff ffe4 	bl	8001c60 <DMA_TransferComplete>
}
 8001c98:	bf00      	nop
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <DMA1_Stream4_IRQHandler>:
}



void dma_lcd_write_irq_handler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
	uint32_t tmp;
	DMA_TypeDef *pDMA = DMA1;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <DMA1_Stream4_IRQHandler+0x70>)
 8001ca8:	607b      	str	r3, [r7, #4]
	tmp = pDMA->HISR;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	603b      	str	r3, [r7, #0]
	if(REG_READ_BIT(tmp,DMA_HISR_TCIF4_Pos)){
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	f003 0320 	and.w	r3, r3, #32
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d009      	beq.n	8001cce <DMA1_Stream4_IRQHandler+0x2e>
		REG_SET_BIT(pDMA->HIFCR,DMA_HIFCR_CTCIF4_Pos);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	f043 0220 	orr.w	r2, r3, #32
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	60da      	str	r2, [r3, #12]
		dma_cmplt_callback_spi_write(&lcd_handle);
 8001cc6:	4813      	ldr	r0, [pc, #76]	; (8001d14 <DMA1_Stream4_IRQHandler+0x74>)
 8001cc8:	f7ff ffdc 	bl	8001c84 <dma_cmplt_callback_spi_write>

	else if(REG_READ_BIT(tmp,DMA_HISR_FEIF4_Pos)){
		REG_SET_BIT(pDMA->HIFCR,DMA_HIFCR_CFEIF4_Pos);
		dma_lcd_write_error(&lcd_handle);
	}
}
 8001ccc:	e01c      	b.n	8001d08 <DMA1_Stream4_IRQHandler+0x68>
	else if(REG_READ_BIT(tmp,DMA_HISR_TEIF4_Pos)){
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	f003 0308 	and.w	r3, r3, #8
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d009      	beq.n	8001cec <DMA1_Stream4_IRQHandler+0x4c>
		REG_SET_BIT(pDMA->HIFCR,DMA_HIFCR_CTEIF4_Pos);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	f043 0208 	orr.w	r2, r3, #8
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	60da      	str	r2, [r3, #12]
		dma_lcd_write_error(&lcd_handle);
 8001ce4:	480b      	ldr	r0, [pc, #44]	; (8001d14 <DMA1_Stream4_IRQHandler+0x74>)
 8001ce6:	f7ff ffc5 	bl	8001c74 <dma_lcd_write_error>
}
 8001cea:	e00d      	b.n	8001d08 <DMA1_Stream4_IRQHandler+0x68>
	else if(REG_READ_BIT(tmp,DMA_HISR_FEIF4_Pos)){
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d008      	beq.n	8001d08 <DMA1_Stream4_IRQHandler+0x68>
		REG_SET_BIT(pDMA->HIFCR,DMA_HIFCR_CFEIF4_Pos);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	f043 0201 	orr.w	r2, r3, #1
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	60da      	str	r2, [r3, #12]
		dma_lcd_write_error(&lcd_handle);
 8001d02:	4804      	ldr	r0, [pc, #16]	; (8001d14 <DMA1_Stream4_IRQHandler+0x74>)
 8001d04:	f7ff ffb6 	bl	8001c74 <dma_lcd_write_error>
}
 8001d08:	bf00      	nop
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40026000 	.word	0x40026000
 8001d14:	20000030 	.word	0x20000030

08001d18 <memset>:
 8001d18:	4402      	add	r2, r0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d100      	bne.n	8001d22 <memset+0xa>
 8001d20:	4770      	bx	lr
 8001d22:	f803 1b01 	strb.w	r1, [r3], #1
 8001d26:	e7f9      	b.n	8001d1c <memset+0x4>

08001d28 <__libc_init_array>:
 8001d28:	b570      	push	{r4, r5, r6, lr}
 8001d2a:	4d0d      	ldr	r5, [pc, #52]	; (8001d60 <__libc_init_array+0x38>)
 8001d2c:	4c0d      	ldr	r4, [pc, #52]	; (8001d64 <__libc_init_array+0x3c>)
 8001d2e:	1b64      	subs	r4, r4, r5
 8001d30:	10a4      	asrs	r4, r4, #2
 8001d32:	2600      	movs	r6, #0
 8001d34:	42a6      	cmp	r6, r4
 8001d36:	d109      	bne.n	8001d4c <__libc_init_array+0x24>
 8001d38:	4d0b      	ldr	r5, [pc, #44]	; (8001d68 <__libc_init_array+0x40>)
 8001d3a:	4c0c      	ldr	r4, [pc, #48]	; (8001d6c <__libc_init_array+0x44>)
 8001d3c:	f000 f818 	bl	8001d70 <_init>
 8001d40:	1b64      	subs	r4, r4, r5
 8001d42:	10a4      	asrs	r4, r4, #2
 8001d44:	2600      	movs	r6, #0
 8001d46:	42a6      	cmp	r6, r4
 8001d48:	d105      	bne.n	8001d56 <__libc_init_array+0x2e>
 8001d4a:	bd70      	pop	{r4, r5, r6, pc}
 8001d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d50:	4798      	blx	r3
 8001d52:	3601      	adds	r6, #1
 8001d54:	e7ee      	b.n	8001d34 <__libc_init_array+0xc>
 8001d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d5a:	4798      	blx	r3
 8001d5c:	3601      	adds	r6, #1
 8001d5e:	e7f2      	b.n	8001d46 <__libc_init_array+0x1e>
 8001d60:	080725a0 	.word	0x080725a0
 8001d64:	080725a0 	.word	0x080725a0
 8001d68:	080725a0 	.word	0x080725a0
 8001d6c:	080725a4 	.word	0x080725a4

08001d70 <_init>:
 8001d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d72:	bf00      	nop
 8001d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d76:	bc08      	pop	{r3}
 8001d78:	469e      	mov	lr, r3
 8001d7a:	4770      	bx	lr

08001d7c <_fini>:
 8001d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d7e:	bf00      	nop
 8001d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d82:	bc08      	pop	{r3}
 8001d84:	469e      	mov	lr, r3
 8001d86:	4770      	bx	lr
