{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 11:15:30 2017 " "Info: Processing started: Tue Apr 18 11:15:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[31\]~63 " "Warning: Node \"MuxA:MuxA\|AOut\[31\]~63\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[30\]~62 " "Warning: Node \"MuxA:MuxA\|AOut\[30\]~62\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[29\]~61 " "Warning: Node \"MuxA:MuxA\|AOut\[29\]~61\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[28\]~60 " "Warning: Node \"MuxA:MuxA\|AOut\[28\]~60\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[27\]~59 " "Warning: Node \"MuxA:MuxA\|AOut\[27\]~59\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[26\]~58 " "Warning: Node \"MuxA:MuxA\|AOut\[26\]~58\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[25\]~57 " "Warning: Node \"MuxA:MuxA\|AOut\[25\]~57\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[24\]~56 " "Warning: Node \"MuxA:MuxA\|AOut\[24\]~56\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[23\]~55 " "Warning: Node \"MuxA:MuxA\|AOut\[23\]~55\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[22\]~54 " "Warning: Node \"MuxA:MuxA\|AOut\[22\]~54\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[21\]~53 " "Warning: Node \"MuxA:MuxA\|AOut\[21\]~53\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[20\]~52 " "Warning: Node \"MuxA:MuxA\|AOut\[20\]~52\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[19\]~51 " "Warning: Node \"MuxA:MuxA\|AOut\[19\]~51\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[18\]~50 " "Warning: Node \"MuxA:MuxA\|AOut\[18\]~50\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[17\]~49 " "Warning: Node \"MuxA:MuxA\|AOut\[17\]~49\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[16\]~48 " "Warning: Node \"MuxA:MuxA\|AOut\[16\]~48\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[15\]~47 " "Warning: Node \"MuxA:MuxA\|AOut\[15\]~47\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[14\]~46 " "Warning: Node \"MuxA:MuxA\|AOut\[14\]~46\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[13\]~45 " "Warning: Node \"MuxA:MuxA\|AOut\[13\]~45\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[12\]~44 " "Warning: Node \"MuxA:MuxA\|AOut\[12\]~44\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[11\]~43 " "Warning: Node \"MuxA:MuxA\|AOut\[11\]~43\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[10\]~42 " "Warning: Node \"MuxA:MuxA\|AOut\[10\]~42\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[9\]~41 " "Warning: Node \"MuxA:MuxA\|AOut\[9\]~41\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[8\]~40 " "Warning: Node \"MuxA:MuxA\|AOut\[8\]~40\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[7\]~39 " "Warning: Node \"MuxA:MuxA\|AOut\[7\]~39\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[6\]~38 " "Warning: Node \"MuxA:MuxA\|AOut\[6\]~38\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[5\]~37 " "Warning: Node \"MuxA:MuxA\|AOut\[5\]~37\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[4\]~36 " "Warning: Node \"MuxA:MuxA\|AOut\[4\]~36\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[3\]~35 " "Warning: Node \"MuxA:MuxA\|AOut\[3\]~35\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[2\]~34 " "Warning: Node \"MuxA:MuxA\|AOut\[2\]~34\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[1\]~33 " "Warning: Node \"MuxA:MuxA\|AOut\[1\]~33\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MuxA:MuxA\|AOut\[0\]~32 " "Warning: Node \"MuxA:MuxA\|AOut\[0\]~32\"" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register unidadeControle:unidadeControle\|state.Break register Registrador:ALUOut\|Saida\[29\] 94.83 MHz 10.545 ns Internal " "Info: Clock \"clock\" has Internal fmax of 94.83 MHz between source register \"unidadeControle:unidadeControle\|state.Break\" and destination register \"Registrador:ALUOut\|Saida\[29\]\" (period= 10.545 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.356 ns + Longest register register " "Info: + Longest register to register delay is 10.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Break 1 REG LCFF_X71_Y43_N25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X71_Y43_N25; Fanout = 12; REG Node = 'unidadeControle:unidadeControle\|state.Break'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Break } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.438 ns) 0.778 ns unidadeControle:unidadeControle\|WideOr30~0 2 COMB LCCOMB_X71_Y43_N20 64 " "Info: 2: + IC(0.340 ns) + CELL(0.438 ns) = 0.778 ns; Loc. = LCCOMB_X71_Y43_N20; Fanout = 64; COMB Node = 'unidadeControle:unidadeControle\|WideOr30~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { unidadeControle:unidadeControle|state.Break unidadeControle:unidadeControle|WideOr30~0 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.106 ns) 1.884 ns MuxA:MuxA\|AOut\[1\]~33 3 COMB LOOP LCCOMB_X71_Y44_N30 4 " "Info: 3: + IC(0.000 ns) + CELL(1.106 ns) = 1.884 ns; Loc. = LCCOMB_X71_Y44_N30; Fanout = 4; COMB LOOP Node = 'MuxA:MuxA\|AOut\[1\]~33'" { { "Info" "ITDB_PART_OF_SCC" "MuxA:MuxA\|AOut\[1\]~33 LCCOMB_X71_Y44_N30 " "Info: Loc. = LCCOMB_X71_Y44_N30; Node \"MuxA:MuxA\|AOut\[1\]~33\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxA:MuxA|AOut[1]~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxA:MuxA|AOut[1]~33 } "NODE_NAME" } } { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { unidadeControle:unidadeControle|WideOr30~0 MuxA:MuxA|AOut[1]~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 2.786 ns Ula32:Ula\|carry_temp\[1\]~1 4 COMB LCCOMB_X71_Y43_N30 3 " "Info: 4: + IC(0.752 ns) + CELL(0.150 ns) = 2.786 ns; Loc. = LCCOMB_X71_Y43_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { MuxA:MuxA|AOut[1]~33 Ula32:Ula|carry_temp[1]~1 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 3.195 ns Ula32:Ula\|carry_temp\[3\]~2 5 COMB LCCOMB_X71_Y43_N0 3 " "Info: 5: + IC(0.259 ns) + CELL(0.150 ns) = 3.195 ns; Loc. = LCCOMB_X71_Y43_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[1]~1 Ula32:Ula|carry_temp[3]~2 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 3.607 ns Ula32:Ula\|carry_temp\[5\]~3 6 COMB LCCOMB_X71_Y43_N18 3 " "Info: 6: + IC(0.262 ns) + CELL(0.150 ns) = 3.607 ns; Loc. = LCCOMB_X71_Y43_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[3]~2 Ula32:Ula|carry_temp[5]~3 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.150 ns) 4.523 ns Ula32:Ula\|carry_temp\[7\]~4 7 COMB LCCOMB_X72_Y45_N6 3 " "Info: 7: + IC(0.766 ns) + CELL(0.150 ns) = 4.523 ns; Loc. = LCCOMB_X72_Y45_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { Ula32:Ula|carry_temp[5]~3 Ula32:Ula|carry_temp[7]~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 4.928 ns Ula32:Ula\|carry_temp\[9\]~5 8 COMB LCCOMB_X72_Y45_N26 3 " "Info: 8: + IC(0.255 ns) + CELL(0.150 ns) = 4.928 ns; Loc. = LCCOMB_X72_Y45_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[9]~5 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 5.333 ns Ula32:Ula\|carry_temp\[11\]~6 9 COMB LCCOMB_X72_Y45_N0 3 " "Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 5.333 ns; Loc. = LCCOMB_X72_Y45_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:Ula|carry_temp[9]~5 Ula32:Ula|carry_temp[11]~6 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 5.771 ns Ula32:Ula\|carry_temp\[13\]~7 10 COMB LCCOMB_X72_Y45_N30 3 " "Info: 10: + IC(0.288 ns) + CELL(0.150 ns) = 5.771 ns; Loc. = LCCOMB_X72_Y45_N30; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { Ula32:Ula|carry_temp[11]~6 Ula32:Ula|carry_temp[13]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.175 ns Ula32:Ula\|carry_temp\[15\]~8 11 COMB LCCOMB_X72_Y45_N10 3 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 6.175 ns; Loc. = LCCOMB_X72_Y45_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:Ula|carry_temp[13]~7 Ula32:Ula|carry_temp[15]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.578 ns Ula32:Ula\|carry_temp\[17\]~9 12 COMB LCCOMB_X72_Y45_N2 3 " "Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 6.578 ns; Loc. = LCCOMB_X72_Y45_N2; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|carry_temp[15]~8 Ula32:Ula|carry_temp[17]~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 6.990 ns Ula32:Ula\|carry_temp\[19\]~10 13 COMB LCCOMB_X72_Y45_N12 3 " "Info: 13: + IC(0.262 ns) + CELL(0.150 ns) = 6.990 ns; Loc. = LCCOMB_X72_Y45_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[17]~9 Ula32:Ula|carry_temp[19]~10 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 7.395 ns Ula32:Ula\|carry_temp\[21\]~11 14 COMB LCCOMB_X72_Y45_N22 3 " "Info: 14: + IC(0.255 ns) + CELL(0.150 ns) = 7.395 ns; Loc. = LCCOMB_X72_Y45_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:Ula|carry_temp[19]~10 Ula32:Ula|carry_temp[21]~11 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 7.806 ns Ula32:Ula\|carry_temp\[23\]~12 15 COMB LCCOMB_X72_Y45_N28 3 " "Info: 15: + IC(0.261 ns) + CELL(0.150 ns) = 7.806 ns; Loc. = LCCOMB_X72_Y45_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[21]~11 Ula32:Ula|carry_temp[23]~12 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 8.209 ns Ula32:Ula\|carry_temp\[25\]~13 16 COMB LCCOMB_X72_Y45_N18 3 " "Info: 16: + IC(0.253 ns) + CELL(0.150 ns) = 8.209 ns; Loc. = LCCOMB_X72_Y45_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|carry_temp[23]~12 Ula32:Ula|carry_temp[25]~13 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.619 ns Ula32:Ula\|carry_temp\[27\]~14 17 COMB LCCOMB_X72_Y45_N24 4 " "Info: 17: + IC(0.260 ns) + CELL(0.150 ns) = 8.619 ns; Loc. = LCCOMB_X72_Y45_N24; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[25]~13 Ula32:Ula|carry_temp[27]~14 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.150 ns) 9.454 ns Ula32:Ula\|soma_temp\[29\]~13 18 COMB LCCOMB_X74_Y45_N26 1 " "Info: 18: + IC(0.685 ns) + CELL(0.150 ns) = 9.454 ns; Loc. = LCCOMB_X74_Y45_N26; Fanout = 1; COMB Node = 'Ula32:Ula\|soma_temp\[29\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { Ula32:Ula|carry_temp[27]~14 Ula32:Ula|soma_temp[29]~13 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 9.851 ns Registrador:PC\|Saida\[29\]~29 19 COMB LCCOMB_X74_Y45_N12 2 " "Info: 19: + IC(0.247 ns) + CELL(0.150 ns) = 9.851 ns; Loc. = LCCOMB_X74_Y45_N12; Fanout = 2; COMB Node = 'Registrador:PC\|Saida\[29\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|soma_temp[29]~13 Registrador:PC|Saida[29]~29 } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.149 ns) 10.272 ns Registrador:ALUOut\|Saida\[29\]~feeder 20 COMB LCCOMB_X74_Y45_N24 1 " "Info: 20: + IC(0.272 ns) + CELL(0.149 ns) = 10.272 ns; Loc. = LCCOMB_X74_Y45_N24; Fanout = 1; COMB Node = 'Registrador:ALUOut\|Saida\[29\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { Registrador:PC|Saida[29]~29 Registrador:ALUOut|Saida[29]~feeder } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.356 ns Registrador:ALUOut\|Saida\[29\] 21 REG LCFF_X74_Y45_N25 2 " "Info: 21: + IC(0.000 ns) + CELL(0.084 ns) = 10.356 ns; Loc. = LCFF_X74_Y45_N25; Fanout = 2; REG Node = 'Registrador:ALUOut\|Saida\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Registrador:ALUOut|Saida[29]~feeder Registrador:ALUOut|Saida[29] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.177 ns ( 40.33 % ) " "Info: Total cell delay = 4.177 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.179 ns ( 59.67 % ) " "Info: Total interconnect delay = 6.179 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.356 ns" { unidadeControle:unidadeControle|state.Break unidadeControle:unidadeControle|WideOr30~0 MuxA:MuxA|AOut[1]~33 Ula32:Ula|carry_temp[1]~1 Ula32:Ula|carry_temp[3]~2 Ula32:Ula|carry_temp[5]~3 Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[9]~5 Ula32:Ula|carry_temp[11]~6 Ula32:Ula|carry_temp[13]~7 Ula32:Ula|carry_temp[15]~8 Ula32:Ula|carry_temp[17]~9 Ula32:Ula|carry_temp[19]~10 Ula32:Ula|carry_temp[21]~11 Ula32:Ula|carry_temp[23]~12 Ula32:Ula|carry_temp[25]~13 Ula32:Ula|carry_temp[27]~14 Ula32:Ula|soma_temp[29]~13 Registrador:PC|Saida[29]~29 Registrador:ALUOut|Saida[29]~feeder Registrador:ALUOut|Saida[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.356 ns" { unidadeControle:unidadeControle|state.Break {} unidadeControle:unidadeControle|WideOr30~0 {} MuxA:MuxA|AOut[1]~33 {} Ula32:Ula|carry_temp[1]~1 {} Ula32:Ula|carry_temp[3]~2 {} Ula32:Ula|carry_temp[5]~3 {} Ula32:Ula|carry_temp[7]~4 {} Ula32:Ula|carry_temp[9]~5 {} Ula32:Ula|carry_temp[11]~6 {} Ula32:Ula|carry_temp[13]~7 {} Ula32:Ula|carry_temp[15]~8 {} Ula32:Ula|carry_temp[17]~9 {} Ula32:Ula|carry_temp[19]~10 {} Ula32:Ula|carry_temp[21]~11 {} Ula32:Ula|carry_temp[23]~12 {} Ula32:Ula|carry_temp[25]~13 {} Ula32:Ula|carry_temp[27]~14 {} Ula32:Ula|soma_temp[29]~13 {} Registrador:PC|Saida[29]~29 {} Registrador:ALUOut|Saida[29]~feeder {} Registrador:ALUOut|Saida[29] {} } { 0.000ns 0.340ns 0.000ns 0.752ns 0.259ns 0.262ns 0.766ns 0.255ns 0.255ns 0.288ns 0.254ns 0.253ns 0.262ns 0.255ns 0.261ns 0.253ns 0.260ns 0.685ns 0.247ns 0.272ns 0.000ns } { 0.000ns 0.438ns 1.106ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.025 ns - Smallest " "Info: - Smallest clock skew is 0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.872 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 231 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 231; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.537 ns) 2.872 ns Registrador:ALUOut\|Saida\[29\] 3 REG LCFF_X74_Y45_N25 2 " "Info: 3: + IC(1.232 ns) + CELL(0.537 ns) = 2.872 ns; Loc. = LCFF_X74_Y45_N25; Fanout = 2; REG Node = 'Registrador:ALUOut\|Saida\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { clock~clkctrl Registrador:ALUOut|Saida[29] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.13 % ) " "Info: Total cell delay = 1.526 ns ( 53.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.346 ns ( 46.87 % ) " "Info: Total interconnect delay = 1.346 ns ( 46.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { clock clock~clkctrl Registrador:ALUOut|Saida[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ALUOut|Saida[29] {} } { 0.000ns 0.000ns 0.114ns 1.232ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 231 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 231; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.537 ns) 2.847 ns unidadeControle:unidadeControle\|state.Break 3 REG LCFF_X71_Y43_N25 12 " "Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X71_Y43_N25; Fanout = 12; REG Node = 'unidadeControle:unidadeControle\|state.Break'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { clock~clkctrl unidadeControle:unidadeControle|state.Break } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.60 % ) " "Info: Total cell delay = 1.526 ns ( 53.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.40 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Break } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Break {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { clock clock~clkctrl Registrador:ALUOut|Saida[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ALUOut|Saida[29] {} } { 0.000ns 0.000ns 0.114ns 1.232ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Break } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Break {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.356 ns" { unidadeControle:unidadeControle|state.Break unidadeControle:unidadeControle|WideOr30~0 MuxA:MuxA|AOut[1]~33 Ula32:Ula|carry_temp[1]~1 Ula32:Ula|carry_temp[3]~2 Ula32:Ula|carry_temp[5]~3 Ula32:Ula|carry_temp[7]~4 Ula32:Ula|carry_temp[9]~5 Ula32:Ula|carry_temp[11]~6 Ula32:Ula|carry_temp[13]~7 Ula32:Ula|carry_temp[15]~8 Ula32:Ula|carry_temp[17]~9 Ula32:Ula|carry_temp[19]~10 Ula32:Ula|carry_temp[21]~11 Ula32:Ula|carry_temp[23]~12 Ula32:Ula|carry_temp[25]~13 Ula32:Ula|carry_temp[27]~14 Ula32:Ula|soma_temp[29]~13 Registrador:PC|Saida[29]~29 Registrador:ALUOut|Saida[29]~feeder Registrador:ALUOut|Saida[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.356 ns" { unidadeControle:unidadeControle|state.Break {} unidadeControle:unidadeControle|WideOr30~0 {} MuxA:MuxA|AOut[1]~33 {} Ula32:Ula|carry_temp[1]~1 {} Ula32:Ula|carry_temp[3]~2 {} Ula32:Ula|carry_temp[5]~3 {} Ula32:Ula|carry_temp[7]~4 {} Ula32:Ula|carry_temp[9]~5 {} Ula32:Ula|carry_temp[11]~6 {} Ula32:Ula|carry_temp[13]~7 {} Ula32:Ula|carry_temp[15]~8 {} Ula32:Ula|carry_temp[17]~9 {} Ula32:Ula|carry_temp[19]~10 {} Ula32:Ula|carry_temp[21]~11 {} Ula32:Ula|carry_temp[23]~12 {} Ula32:Ula|carry_temp[25]~13 {} Ula32:Ula|carry_temp[27]~14 {} Ula32:Ula|soma_temp[29]~13 {} Registrador:PC|Saida[29]~29 {} Registrador:ALUOut|Saida[29]~feeder {} Registrador:ALUOut|Saida[29] {} } { 0.000ns 0.340ns 0.000ns 0.752ns 0.259ns 0.262ns 0.766ns 0.255ns 0.255ns 0.288ns 0.254ns 0.253ns 0.262ns 0.255ns 0.261ns 0.253ns 0.260ns 0.685ns 0.247ns 0.272ns 0.000ns } { 0.000ns 0.438ns 1.106ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { clock clock~clkctrl Registrador:ALUOut|Saida[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ALUOut|Saida[29] {} } { 0.000ns 0.000ns 0.114ns 1.232ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Break } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Break {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock StateOut\[3\] unidadeControle:unidadeControle\|state.Nop 10.736 ns register " "Info: tco from clock \"clock\" to destination pin \"StateOut\[3\]\" through register \"unidadeControle:unidadeControle\|state.Nop\" is 10.736 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.847 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 231 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 231; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.537 ns) 2.847 ns unidadeControle:unidadeControle\|state.Nop 3 REG LCFF_X71_Y43_N23 11 " "Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X71_Y43_N23; Fanout = 11; REG Node = 'unidadeControle:unidadeControle\|state.Nop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { clock~clkctrl unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.60 % ) " "Info: Total cell delay = 1.526 ns ( 53.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.40 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Nop {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.639 ns + Longest register pin " "Info: + Longest register to pin delay is 7.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Nop 1 REG LCFF_X71_Y43_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X71_Y43_N23; Fanout = 11; REG Node = 'unidadeControle:unidadeControle\|state.Nop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.398 ns) 0.942 ns unidadeControle:unidadeControle\|WideOr38~0 2 COMB LCCOMB_X71_Y43_N4 4 " "Info: 2: + IC(0.544 ns) + CELL(0.398 ns) = 0.942 ns; Loc. = LCCOMB_X71_Y43_N4; Fanout = 4; COMB Node = 'unidadeControle:unidadeControle\|WideOr38~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { unidadeControle:unidadeControle|state.Nop unidadeControle:unidadeControle|WideOr38~0 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 2.058 ns unidadeControle:unidadeControle\|WideOr40 3 COMB LCCOMB_X69_Y43_N30 1 " "Info: 3: + IC(0.696 ns) + CELL(0.420 ns) = 2.058 ns; Loc. = LCCOMB_X69_Y43_N30; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle\|WideOr40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { unidadeControle:unidadeControle|WideOr38~0 unidadeControle:unidadeControle|WideOr40 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(2.798 ns) 7.639 ns StateOut\[3\] 4 PIN PIN_A14 0 " "Info: 4: + IC(2.783 ns) + CELL(2.798 ns) = 7.639 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'StateOut\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { unidadeControle:unidadeControle|WideOr40 StateOut[3] } "NODE_NAME" } } { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.616 ns ( 47.34 % ) " "Info: Total cell delay = 3.616 ns ( 47.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.023 ns ( 52.66 % ) " "Info: Total interconnect delay = 4.023 ns ( 52.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.639 ns" { unidadeControle:unidadeControle|state.Nop unidadeControle:unidadeControle|WideOr38~0 unidadeControle:unidadeControle|WideOr40 StateOut[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.639 ns" { unidadeControle:unidadeControle|state.Nop {} unidadeControle:unidadeControle|WideOr38~0 {} unidadeControle:unidadeControle|WideOr40 {} StateOut[3] {} } { 0.000ns 0.544ns 0.696ns 2.783ns } { 0.000ns 0.398ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Nop } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Nop {} } { 0.000ns 0.000ns 0.114ns 1.207ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.639 ns" { unidadeControle:unidadeControle|state.Nop unidadeControle:unidadeControle|WideOr38~0 unidadeControle:unidadeControle|WideOr40 StateOut[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.639 ns" { unidadeControle:unidadeControle|state.Nop {} unidadeControle:unidadeControle|WideOr38~0 {} unidadeControle:unidadeControle|WideOr40 {} StateOut[3] {} } { 0.000ns 0.544ns 0.696ns 2.783ns } { 0.000ns 0.398ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 65 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 11:15:30 2017 " "Info: Processing ended: Tue Apr 18 11:15:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
