{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 20:03:23 2019 " "Info: Processing started: Tue Aug 13 20:03:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off solo -c solo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off solo -c solo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifotimer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifotimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifotimer " "Info: Found entity 1: fifotimer" {  } { { "fifotimer.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/fifotimer.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfiforam.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file myfiforam.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfiforam " "Info: Found entity 1: myfiforam" {  } { { "myfiforam.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/myfiforam.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "solo.v(182) " "Warning (10268): Verilog HDL information at solo.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "solo.v(444) " "Warning (10268): Verilog HDL information at solo.v(444): always construct contains both blocking and non-blocking assignments" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 444 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "solo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file solo.v" { { "Info" "ISGN_ENTITY_NAME" "1 solo " "Info: Found entity 1: solo" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pllgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllgen " "Info: Found entity 1: pllgen" {  } { { "pllgen.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/pllgen.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "solo " "Info: Elaborating entity \"solo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 solo.v(142) " "Warning (10230): Verilog HDL assignment warning at solo.v(142): truncated value with size 32 to match size of target (31)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 solo.v(144) " "Warning (10230): Verilog HDL assignment warning at solo.v(144): truncated value with size 32 to match size of target (14)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 solo.v(153) " "Warning (10230): Verilog HDL assignment warning at solo.v(153): truncated value with size 32 to match size of target (16)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 solo.v(162) " "Warning (10230): Verilog HDL assignment warning at solo.v(162): truncated value with size 32 to match size of target (4)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 solo.v(169) " "Warning (10230): Verilog HDL assignment warning at solo.v(169): truncated value with size 32 to match size of target (1)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 solo.v(189) " "Warning (10230): Verilog HDL assignment warning at solo.v(189): truncated value with size 32 to match size of target (19)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 solo.v(195) " "Warning (10230): Verilog HDL assignment warning at solo.v(195): truncated value with size 32 to match size of target (4)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 solo.v(206) " "Warning (10230): Verilog HDL assignment warning at solo.v(206): truncated value with size 32 to match size of target (19)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 solo.v(225) " "Warning (10230): Verilog HDL assignment warning at solo.v(225): truncated value with size 32 to match size of target (19)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 solo.v(225) " "Warning (10230): Verilog HDL assignment warning at solo.v(225): truncated value with size 32 to match size of target (1)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 solo.v(240) " "Warning (10230): Verilog HDL assignment warning at solo.v(240): truncated value with size 32 to match size of target (9)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 solo.v(242) " "Warning (10230): Verilog HDL assignment warning at solo.v(242): truncated value with size 32 to match size of target (11)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 solo.v(258) " "Warning (10230): Verilog HDL assignment warning at solo.v(258): truncated value with size 32 to match size of target (19)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 solo.v(338) " "Warning (10230): Verilog HDL assignment warning at solo.v(338): truncated value with size 32 to match size of target (1)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 solo.v(339) " "Warning (10230): Verilog HDL assignment warning at solo.v(339): truncated value with size 32 to match size of target (1)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRKSRAM solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRKSRAM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRAM3 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRAM3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRAM2 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRAM2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRAM1 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRAM1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRAM0 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRAM0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrFIFO3 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrFIFO3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrFIFO2 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrFIFO2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrFIFO1 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrFIFO1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrFIFO0 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrFIFO0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrTIMER3 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrTIMER3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrTIMER2 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrTIMER2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrTIMER1 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrTIMER1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrTIMER0 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrTIMER0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrDATA solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrPOROG1 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrPOROG1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrPOROG0 solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrPOROG0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRKSMEM solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRKSMEM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrRKS solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"adrRKS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs solo.v(395) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(395): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "go solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"go\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intakadr solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"intakadr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intckadr solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"intckadr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "getfifo solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"getfifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timerempty solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"timerempty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timerfull solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"timerfull\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vistrel solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"vistrel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RKS solo.v(396) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(396): variable \"RKS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RKSMEM solo.v(399) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(399): variable \"RKSMEM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "POROG solo.v(400) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(400): variable \"POROG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 400 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "POROG solo.v(401) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(401): variable \"POROG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datamem solo.v(402) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(402): variable \"datamem\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REGTIMER solo.v(403) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(403): variable \"REGTIMER\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REGTIMER solo.v(404) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(404): variable \"REGTIMER\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 404 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REGTIMER solo.v(405) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(405): variable \"REGTIMER\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REGTIMER solo.v(406) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(406): variable \"REGTIMER\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 406 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datafifo solo.v(407) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(407): variable \"datafifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datafifo solo.v(408) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(408): variable \"datafifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 408 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datafifo solo.v(409) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(409): variable \"datafifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 409 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datafifo solo.v(410) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(410): variable \"datafifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 410 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramfifo solo.v(411) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(411): variable \"ramfifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 411 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramfifo solo.v(412) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(412): variable \"ramfifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramfifo solo.v(413) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(413): variable \"ramfifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramfifo solo.v(414) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(414): variable \"ramfifo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 414 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "getfiforam solo.v(415) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(415): variable \"getfiforam\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramempty solo.v(415) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(415): variable \"ramempty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ramfull solo.v(415) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(415): variable \"ramfull\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "solo.v(395) " "Info (10264): Verilog HDL Case Statement information at solo.v(395): all case item expressions in this case statement are onehot" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrregADC solo.v(425) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(425): variable \"adrregADC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adrreg solo.v(426) " "Warning (10235): Verilog HDL Always Construct warning at solo.v(426): variable \"adrreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 solo.v(447) " "Warning (10230): Verilog HDL assignment warning at solo.v(447): truncated value with size 32 to match size of target (3)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 solo.v(449) " "Warning (10230): Verilog HDL assignment warning at solo.v(449): truncated value with size 32 to match size of target (19)" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllgen pllgen:mypll " "Info: Elaborating entity \"pllgen\" for hierarchy \"pllgen:mypll\"" {  } { { "solo.v" "mypll" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllgen:mypll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pllgen:mypll\|altpll:altpll_component\"" {  } { { "pllgen.v" "altpll_component" { Text "D:/work/OLO/PLIS/plis2_fw/pllgen.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pllgen:mypll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pllgen:mypll\|altpll:altpll_component\"" {  } { { "pllgen.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/pllgen.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllgen:mypll\|altpll:altpll_component " "Info: Instantiated megafunction \"pllgen:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Info: Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 16 " "Info: Parameter \"clk1_multiply_by\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Info: Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pllgen " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pllgen\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pllgen.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/pllgen.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifotimer fifotimer:myfifotimer " "Info: Elaborating entity \"fifotimer\" for hierarchy \"fifotimer:myfifotimer\"" {  } { { "solo.v" "myfifotimer" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifotimer:myfifotimer\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\"" {  } { { "fifotimer.v" "scfifo_component" { Text "D:/work/OLO/PLIS/plis2_fw/fifotimer.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifotimer:myfifotimer\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"fifotimer:myfifotimer\|scfifo:scfifo_component\"" {  } { { "fifotimer.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/fifotimer.v" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifotimer:myfifotimer\|scfifo:scfifo_component " "Info: Instantiated megafunction \"fifotimer:myfifotimer\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Info: Parameter \"lpm_width\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifotimer.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/fifotimer.v" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8j71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_8j71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8j71 " "Info: Found entity 1: scfifo_8j71" {  } { { "db/scfifo_8j71.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/scfifo_8j71.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8j71 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated " "Info: Elaborating entity \"scfifo_8j71\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fp71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_fp71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fp71 " "Info: Found entity 1: a_dpfifo_fp71" {  } { { "db/a_dpfifo_fp71.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_fp71.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fp71 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo " "Info: Elaborating entity \"a_dpfifo_fp71\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\"" {  } { { "db/scfifo_8j71.tdf" "dpfifo" { Text "D:/work/OLO/PLIS/plis2_fw/db/scfifo_8j71.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_kae.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_kae " "Info: Found entity 1: a_fefifo_kae" {  } { { "db/a_fefifo_kae.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_fefifo_kae.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_kae fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|a_fefifo_kae:fifo_state " "Info: Elaborating entity \"a_fefifo_kae\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|a_fefifo_kae:fifo_state\"" {  } { { "db/a_dpfifo_fp71.tdf" "fifo_state" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_fp71.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6l7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6l7 " "Info: Found entity 1: cntr_6l7" {  } { { "db/cntr_6l7.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/cntr_6l7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6l7 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|a_fefifo_kae:fifo_state\|cntr_6l7:count_usedw " "Info: Elaborating entity \"cntr_6l7\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|a_fefifo_kae:fifo_state\|cntr_6l7:count_usedw\"" {  } { { "db/a_fefifo_kae.tdf" "count_usedw" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_fefifo_kae.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_tk51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_tk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_tk51 " "Info: Found entity 1: dpram_tk51" {  } { { "db/dpram_tk51.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/dpram_tk51.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_tk51 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram " "Info: Elaborating entity \"dpram_tk51\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\"" {  } { { "db/a_dpfifo_fp71.tdf" "FIFOram" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_fp71.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gtl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gtl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gtl1 " "Info: Found entity 1: altsyncram_gtl1" {  } { { "db/altsyncram_gtl1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_gtl1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gtl1 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_gtl1\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\"" {  } { { "db/dpram_tk51.tdf" "altsyncram2" { Text "D:/work/OLO/PLIS/plis2_fw/db/dpram_tk51.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fne1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fne1 " "Info: Found entity 1: altsyncram_fne1" {  } { { "db/altsyncram_fne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_fne1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fne1 fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3 " "Info: Elaborating entity \"altsyncram_fne1\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3\"" {  } { { "db/altsyncram_gtl1.tdf" "altsyncram3" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_gtl1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkb " "Info: Found entity 1: cntr_qkb" {  } { { "db/cntr_qkb.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/cntr_qkb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qkb fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|cntr_qkb:rd_ptr_count " "Info: Elaborating entity \"cntr_qkb\" for hierarchy \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|cntr_qkb:rd_ptr_count\"" {  } { { "db/a_dpfifo_fp71.tdf" "rd_ptr_count" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_fp71.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfiforam myfiforam:fiforam " "Info: Elaborating entity \"myfiforam\" for hierarchy \"myfiforam:fiforam\"" {  } { { "solo.v" "fiforam" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo myfiforam:fiforam\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\"" {  } { { "myfiforam.v" "scfifo_component" { Text "D:/work/OLO/PLIS/plis2_fw/myfiforam.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "myfiforam:fiforam\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"myfiforam:fiforam\|scfifo:scfifo_component\"" {  } { { "myfiforam.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/myfiforam.v" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myfiforam:fiforam\|scfifo:scfifo_component " "Info: Instantiated megafunction \"myfiforam:fiforam\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info: Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Info: Parameter \"lpm_width\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "myfiforam.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/myfiforam.v" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rj71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_rj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rj71 " "Info: Found entity 1: scfifo_rj71" {  } { { "db/scfifo_rj71.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/scfifo_rj71.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rj71 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated " "Info: Elaborating entity \"scfifo_rj71\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2q71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_2q71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2q71 " "Info: Found entity 1: a_dpfifo_2q71" {  } { { "db/a_dpfifo_2q71.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_2q71.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2q71 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo " "Info: Elaborating entity \"a_dpfifo_2q71\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\"" {  } { { "db/scfifo_rj71.tdf" "dpfifo" { Text "D:/work/OLO/PLIS/plis2_fw/db/scfifo_rj71.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_2be.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_2be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_2be " "Info: Found entity 1: a_fefifo_2be" {  } { { "db/a_fefifo_2be.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_fefifo_2be.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_2be myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|a_fefifo_2be:fifo_state " "Info: Elaborating entity \"a_fefifo_2be\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|a_fefifo_2be:fifo_state\"" {  } { { "db/a_dpfifo_2q71.tdf" "fifo_state" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_2q71.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8l7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8l7 " "Info: Found entity 1: cntr_8l7" {  } { { "db/cntr_8l7.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/cntr_8l7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8l7 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|a_fefifo_2be:fifo_state\|cntr_8l7:count_usedw " "Info: Elaborating entity \"cntr_8l7\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|a_fefifo_2be:fifo_state\|cntr_8l7:count_usedw\"" {  } { { "db/a_fefifo_2be.tdf" "count_usedw" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_fefifo_2be.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4l51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_4l51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4l51 " "Info: Found entity 1: dpram_4l51" {  } { { "db/dpram_4l51.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/dpram_4l51.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4l51 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram " "Info: Elaborating entity \"dpram_4l51\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\"" {  } { { "db/a_dpfifo_2q71.tdf" "FIFOram" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_2q71.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_stl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_stl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_stl1 " "Info: Found entity 1: altsyncram_stl1" {  } { { "db/altsyncram_stl1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_stl1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_stl1 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_stl1\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\"" {  } { { "db/dpram_4l51.tdf" "altsyncram2" { Text "D:/work/OLO/PLIS/plis2_fw/db/dpram_4l51.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sne1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sne1 " "Info: Found entity 1: altsyncram_sne1" {  } { { "db/altsyncram_sne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_sne1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sne1 myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3 " "Info: Elaborating entity \"altsyncram_sne1\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\"" {  } { { "db/altsyncram_stl1.tdf" "altsyncram3" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_stl1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skb " "Info: Found entity 1: cntr_skb" {  } { { "db/cntr_skb.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/cntr_skb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skb myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|cntr_skb:rd_ptr_count " "Info: Elaborating entity \"cntr_skb\" for hierarchy \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|cntr_skb:rd_ptr_count\"" {  } { { "db/a_dpfifo_2q71.tdf" "rd_ptr_count" { Text "D:/work/OLO/PLIS/plis2_fw/db/a_dpfifo_2q71.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "mreset VCC " "Warning (13410): Pin \"mreset\" is stuck at VCC" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mfield VCC " "Warning (13410): Pin \"mfield\" is stuck at VCC" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "acdata\[0\] " "Warning (15610): No output dependent on input pin \"acdata\[0\]\"" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "acdata\[1\] " "Warning (15610): No output dependent on input pin \"acdata\[1\]\"" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "acdata\[12\] " "Warning (15610): No output dependent on input pin \"acdata\[12\]\"" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "890 " "Info: Implemented 890 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Info: Implemented 31 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "768 " "Info: Implemented 768 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Info: Implemented 49 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work/OLO/PLIS/plis2_fw/solo.map.smsg " "Info: Generated suppressed messages file D:/work/OLO/PLIS/plis2_fw/solo.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4462 " "Info: Peak virtual memory: 4462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 20:03:27 2019 " "Info: Processing ended: Tue Aug 13 20:03:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 20:03:27 2019 " "Info: Processing started: Tue Aug 13 20:03:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off solo -c solo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off solo -c solo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "solo EP2C5T144I8 " "Info: Selected device EP2C5T144I8 for design \"solo\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllgen:mypll\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pllgen:mypll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllgen:mypll\|altpll:altpll_component\|_clk0 8 1 0 0 " "Info: Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for pllgen:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllgen:mypll\|altpll:altpll_component\|_clk1 16 1 0 0 " "Info: Implementing clock multiplication of 16, clock division of 1, and phase shift of 0 degrees (0 ps) for pllgen:mypll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllgen:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pllgen:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllgen:mypll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node pllgen:mypll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RKSMEM\[7\]  " "Info: Automatically promoted node RKSMEM\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector1~0 " "Info: Destination node Selector1~0" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RKSMEM[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resadd  " "Info: Automatically promoted node resadd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "resadd~4 " "Info: Destination node resadd~4" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resadd~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resadd } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resvistrel  " "Info: Automatically promoted node resvistrel " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 58 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resvistrel } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register adrreg\[0\] register adrreg\[18\] 863 ps " "Info: Slack time is 863 ps between source register \"adrreg\[0\]\" and destination register \"adrreg\[18\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.944 ns + Largest register register " "Info: + Largest register to register requirement is 4.944 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 destination 2.338 ns   Shortest register " "Info:   Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to destination register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.000 ns) 0.840 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 23 " "Info: 2: + IC(0.840 ns) + CELL(0.000 ns) = 0.840 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.338 ns adrreg\[18\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.338 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.498 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.49 % ) " "Info: Total cell delay = 0.666 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.672 ns ( 71.51 % ) " "Info: Total interconnect delay = 1.672 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 destination 2.338 ns   Longest register " "Info:   Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to destination register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.000 ns) 0.840 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 23 " "Info: 2: + IC(0.840 ns) + CELL(0.000 ns) = 0.840 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.338 ns adrreg\[18\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.338 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.498 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.49 % ) " "Info: Total cell delay = 0.666 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.672 ns ( 71.51 % ) " "Info: Total interconnect delay = 1.672 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 source 2.338 ns   Shortest register " "Info:   Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to source register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.000 ns) 0.840 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 23 " "Info: 2: + IC(0.840 ns) + CELL(0.000 ns) = 0.840 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.338 ns adrreg\[0\] 3 REG Unassigned 4 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.338 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.498 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.49 % ) " "Info: Total cell delay = 0.666 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.672 ns ( 71.51 % ) " "Info: Total interconnect delay = 1.672 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 source 2.338 ns   Longest register " "Info:   Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to source register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.000 ns) 0.840 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 23 " "Info: 2: + IC(0.840 ns) + CELL(0.000 ns) = 0.840 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.338 ns adrreg\[0\] 3 REG Unassigned 4 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.338 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.498 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.49 % ) " "Info: Total cell delay = 0.666 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.672 ns ( 71.51 % ) " "Info: Total interconnect delay = 1.672 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.081 ns - Longest register register " "Info: - Longest register to register delay is 4.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adrreg\[0\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.621 ns) 1.984 ns adrreg\[1\]~20 2 COMB Unassigned 2 " "Info: 2: + IC(1.363 ns) + CELL(0.621 ns) = 1.984 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[1\]~20'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.984 ns" { adrreg[0] adrreg[1]~20 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.070 ns adrreg\[2\]~22 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.070 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[2\]~22'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[1]~20 adrreg[2]~22 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.156 ns adrreg\[3\]~24 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.156 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[3\]~24'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[2]~22 adrreg[3]~24 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.242 ns adrreg\[4\]~26 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.242 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[4\]~26'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[3]~24 adrreg[4]~26 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.328 ns adrreg\[5\]~28 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.328 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[5\]~28'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[4]~26 adrreg[5]~28 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.414 ns adrreg\[6\]~30 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[6\]~30'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[5]~28 adrreg[6]~30 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.500 ns adrreg\[7\]~32 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.500 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[7\]~32'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[6]~30 adrreg[7]~32 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.586 ns adrreg\[8\]~34 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.586 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[8\]~34'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[7]~32 adrreg[8]~34 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.672 ns adrreg\[9\]~36 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[9\]~36'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[8]~34 adrreg[9]~36 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 2.865 ns adrreg\[10\]~38 11 COMB Unassigned 2 " "Info: 11: + IC(0.107 ns) + CELL(0.086 ns) = 2.865 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[10\]~38'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.193 ns" { adrreg[9]~36 adrreg[10]~38 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.951 ns adrreg\[11\]~40 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.951 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[11\]~40'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[10]~38 adrreg[11]~40 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.037 ns adrreg\[12\]~42 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.037 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[12\]~42'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[11]~40 adrreg[12]~42 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.123 ns adrreg\[13\]~44 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.123 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[13\]~44'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[12]~42 adrreg[13]~44 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.209 ns adrreg\[14\]~46 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.209 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[14\]~46'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[13]~44 adrreg[14]~46 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.295 ns adrreg\[15\]~48 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.295 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[15\]~48'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[14]~46 adrreg[15]~48 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.381 ns adrreg\[16\]~50 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.381 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'adrreg\[16\]~50'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[15]~48 adrreg[16]~50 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.467 ns adrreg\[17\]~52 18 COMB Unassigned 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.467 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'adrreg\[17\]~52'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[16]~50 adrreg[17]~52 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.973 ns adrreg\[18\]~53 19 COMB Unassigned 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 3.973 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'adrreg\[18\]~53'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { adrreg[17]~52 adrreg[18]~53 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.081 ns adrreg\[18\] 20 REG Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.108 ns) = 4.081 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 63.98 % ) " "Info: Total cell delay = 2.611 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.470 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.470 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.081 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.081 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.081 ns register register " "Info: Estimated most critical path is register to register delay of 4.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adrreg\[0\] 1 REG LAB_X12_Y5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y5; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.621 ns) 1.984 ns adrreg\[1\]~20 2 COMB LAB_X12_Y6 2 " "Info: 2: + IC(1.363 ns) + CELL(0.621 ns) = 1.984 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'adrreg\[1\]~20'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.984 ns" { adrreg[0] adrreg[1]~20 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.070 ns adrreg\[2\]~22 3 COMB LAB_X12_Y6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.070 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'adrreg\[2\]~22'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[1]~20 adrreg[2]~22 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.156 ns adrreg\[3\]~24 4 COMB LAB_X12_Y6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.156 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'adrreg\[3\]~24'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[2]~22 adrreg[3]~24 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.242 ns adrreg\[4\]~26 5 COMB LAB_X12_Y6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.242 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'adrreg\[4\]~26'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[3]~24 adrreg[4]~26 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.328 ns adrreg\[5\]~28 6 COMB LAB_X12_Y6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.328 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'adrreg\[5\]~28'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[4]~26 adrreg[5]~28 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.414 ns adrreg\[6\]~30 7 COMB LAB_X12_Y6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.414 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'adrreg\[6\]~30'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[5]~28 adrreg[6]~30 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.500 ns adrreg\[7\]~32 8 COMB LAB_X12_Y6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.500 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'adrreg\[7\]~32'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[6]~30 adrreg[7]~32 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.586 ns adrreg\[8\]~34 9 COMB LAB_X12_Y6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.586 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'adrreg\[8\]~34'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[7]~32 adrreg[8]~34 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.672 ns adrreg\[9\]~36 10 COMB LAB_X12_Y6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.672 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'adrreg\[9\]~36'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[8]~34 adrreg[9]~36 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 2.865 ns adrreg\[10\]~38 11 COMB LAB_X12_Y5 2 " "Info: 11: + IC(0.107 ns) + CELL(0.086 ns) = 2.865 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'adrreg\[10\]~38'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.193 ns" { adrreg[9]~36 adrreg[10]~38 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.951 ns adrreg\[11\]~40 12 COMB LAB_X12_Y5 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.951 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'adrreg\[11\]~40'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[10]~38 adrreg[11]~40 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.037 ns adrreg\[12\]~42 13 COMB LAB_X12_Y5 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.037 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'adrreg\[12\]~42'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[11]~40 adrreg[12]~42 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.123 ns adrreg\[13\]~44 14 COMB LAB_X12_Y5 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.123 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'adrreg\[13\]~44'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[12]~42 adrreg[13]~44 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.209 ns adrreg\[14\]~46 15 COMB LAB_X12_Y5 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.209 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'adrreg\[14\]~46'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[13]~44 adrreg[14]~46 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.295 ns adrreg\[15\]~48 16 COMB LAB_X12_Y5 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.295 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'adrreg\[15\]~48'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[14]~46 adrreg[15]~48 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.381 ns adrreg\[16\]~50 17 COMB LAB_X12_Y5 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.381 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'adrreg\[16\]~50'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[15]~48 adrreg[16]~50 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.467 ns adrreg\[17\]~52 18 COMB LAB_X12_Y5 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.467 ns; Loc. = LAB_X12_Y5; Fanout = 1; COMB Node = 'adrreg\[17\]~52'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[16]~50 adrreg[17]~52 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.973 ns adrreg\[18\]~53 19 COMB LAB_X12_Y5 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 3.973 ns; Loc. = LAB_X12_Y5; Fanout = 1; COMB Node = 'adrreg\[18\]~53'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { adrreg[17]~52 adrreg[18]~53 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.081 ns adrreg\[18\] 20 REG LAB_X12_Y5 2 " "Info: 20: + IC(0.000 ns) + CELL(0.108 ns) = 4.081 ns; Loc. = LAB_X12_Y5; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 63.98 % ) " "Info: Total cell delay = 2.611 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.470 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.470 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.081 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "mreset VCC " "Info: Pin mreset has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { mreset } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mreset" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 15 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mreset } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "mfield VCC " "Info: Pin mfield has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { mfield } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mfield" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 15 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mfield } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "databus\[7\]~1 " "Info: Following pins have the same output enable: databus\[7\]~1" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional databus\[2\] 3.3-V LVCMOS " "Info: Type bi-directional pin databus\[2\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { databus[2] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[2\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional databus\[6\] 3.3-V LVCMOS " "Info: Type bi-directional pin databus\[6\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { databus[6] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[6\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional databus\[1\] 3.3-V LVCMOS " "Info: Type bi-directional pin databus\[1\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { databus[1] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[1\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional databus\[5\] 3.3-V LVCMOS " "Info: Type bi-directional pin databus\[5\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { databus[5] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[5\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional databus\[0\] 3.3-V LVCMOS " "Info: Type bi-directional pin databus\[0\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { databus[0] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[0\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional databus\[4\] 3.3-V LVCMOS " "Info: Type bi-directional pin databus\[4\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { databus[4] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[4\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional databus\[3\] 3.3-V LVCMOS " "Info: Type bi-directional pin databus\[3\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { databus[3] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[3\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional databus\[7\] 3.3-V LVCMOS " "Info: Type bi-directional pin databus\[7\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { databus[7] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "databus\[7\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "oemem~1 " "Info: Following pins have the same output enable: oemem~1" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional datamem\[2\] 3.3-V LVCMOS " "Info: Type bi-directional pin datamem\[2\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { datamem[2] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datamem\[2\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 98 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datamem[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional datamem\[6\] 3.3-V LVCMOS " "Info: Type bi-directional pin datamem\[6\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { datamem[6] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datamem\[6\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 98 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datamem[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional datamem\[1\] 3.3-V LVCMOS " "Info: Type bi-directional pin datamem\[1\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { datamem[1] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datamem\[1\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 98 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datamem[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional datamem\[5\] 3.3-V LVCMOS " "Info: Type bi-directional pin datamem\[5\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { datamem[5] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datamem\[5\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 98 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datamem[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional datamem\[0\] 3.3-V LVCMOS " "Info: Type bi-directional pin datamem\[0\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { datamem[0] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datamem\[0\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 98 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datamem[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional datamem\[4\] 3.3-V LVCMOS " "Info: Type bi-directional pin datamem\[4\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { datamem[4] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datamem\[4\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 98 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datamem[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional datamem\[3\] 3.3-V LVCMOS " "Info: Type bi-directional pin datamem\[3\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { datamem[3] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datamem\[3\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 98 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datamem[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional datamem\[7\] 3.3-V LVCMOS " "Info: Type bi-directional pin datamem\[7\] uses the 3.3-V LVCMOS I/O standard" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { datamem[7] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datamem\[7\]" } } } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 98 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datamem[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work/OLO/PLIS/plis2_fw/solo.fit.smsg " "Info: Generated suppressed messages file D:/work/OLO/PLIS/plis2_fw/solo.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4525 " "Info: Peak virtual memory: 4525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 20:03:31 2019 " "Info: Processing ended: Tue Aug 13 20:03:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 20:03:32 2019 " "Info: Processing started: Tue Aug 13 20:03:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off solo -c solo " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off solo -c solo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4400 " "Info: Peak virtual memory: 4400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 20:03:33 2019 " "Info: Processing ended: Tue Aug 13 20:03:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 20:03:34 2019 " "Info: Processing started: Tue Aug 13 20:03:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off solo -c solo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off solo -c solo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ingo " "Info: Assuming node \"ingo\" is an undefined clock" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 49 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ingo" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "bls0we " "Info: Assuming node \"bls0we\" is an undefined clock" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bls0we" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "oe " "Info: Assuming node \"oe\" is an undefined clock" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oe" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "pllgen:mypll\|altpll:altpll_component\|_clk0 96.01 MHz 160.0 MHz " "Warning: ClockLock PLL \"pllgen:mypll\|altpll:altpll_component\|_clk0\" input frequency requirement of 96.01 MHz overrides default required fmax of 160.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "pllgen:mypll\|altpll:altpll_component\|_clk1 192.01 MHz 160.0 MHz " "Warning: ClockLock PLL \"pllgen:mypll\|altpll:altpll_component\|_clk1\" input frequency requirement of 192.01 MHz overrides default required fmax of 160.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "readfifo " "Info: Detected ripple clock \"readfifo\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 65 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "readfifo" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "readfiforam " "Info: Detected ripple clock \"readfiforam\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 81 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "readfiforam" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "autovistrel " "Info: Detected gated clock \"autovistrel\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 38 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "autovistrel" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testimit " "Info: Detected ripple clock \"testimit\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 95 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "testimit" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ready~reg0 " "Info: Detected ripple clock \"ready~reg0\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 0 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ready~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "flash " "Info: Detected gated clock \"flash\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 71 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "go~reg0 " "Info: Detected ripple clock \"go~reg0\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 324 0 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "go~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 register linecount\[3\] register adrregADC\[8\] 2.56 ns " "Info: Slack time is 2.56 ns for clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" between source register \"linecount\[3\]\" and destination register \"adrregADC\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "127.29 MHz 7.856 ns " "Info: Fmax is 127.29 MHz (period= 7.856 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.143 ns + Largest register register " "Info: + Largest register to register requirement is 10.143 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.416 ns + " "Info: + Setup relationship between source and destination is 10.416 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.173 ns " "Info: + Latch edge is 8.173 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns + Largest " "Info: + Largest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 destination 2.325 ns + Shortest register " "Info: + Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.325 ns adrregADC\[8\] 3 REG LCFF_X13_Y6_N31 3 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.325 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 3; REG Node = 'adrregADC\[8\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.488 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl adrregADC[8] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.65 % ) " "Info: Total cell delay = 0.666 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 71.35 % ) " "Info: Total interconnect delay = 1.659 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl adrregADC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} adrregADC[8] {} } { 0.000ns 0.837ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.334 ns - Longest register " "Info: - Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.334 ns linecount\[3\] 3 REG LCFF_X10_Y9_N9 5 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y9_N9; Fanout = 5; REG Node = 'linecount\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.497 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl linecount[3] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.53 % ) " "Info: Total cell delay = 0.666 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.668 ns ( 71.47 % ) " "Info: Total interconnect delay = 1.668 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl linecount[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} linecount[3] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl adrregADC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} adrregADC[8] {} } { 0.000ns 0.837ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl linecount[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} linecount[3] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl adrregADC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} adrregADC[8] {} } { 0.000ns 0.837ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl linecount[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} linecount[3] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.583 ns - Longest register register " "Info: - Longest register to register delay is 7.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns linecount\[3\] 1 REG LCFF_X10_Y9_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y9_N9; Fanout = 5; REG Node = 'linecount\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { linecount[3] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.624 ns) 1.734 ns always1~38 2 COMB LCCOMB_X9_Y9_N16 1 " "Info: 2: + IC(1.110 ns) + CELL(0.624 ns) = 1.734 ns; Loc. = LCCOMB_X9_Y9_N16; Fanout = 1; COMB Node = 'always1~38'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.734 ns" { linecount[3] always1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.370 ns) 2.477 ns always1~40 3 COMB LCCOMB_X9_Y9_N18 1 " "Info: 3: + IC(0.373 ns) + CELL(0.370 ns) = 2.477 ns; Loc. = LCCOMB_X9_Y9_N18; Fanout = 1; COMB Node = 'always1~40'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.743 ns" { always1~38 always1~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.606 ns) 3.787 ns always1~41 4 COMB LCCOMB_X9_Y9_N10 3 " "Info: 4: + IC(0.704 ns) + CELL(0.606 ns) = 3.787 ns; Loc. = LCCOMB_X9_Y9_N10; Fanout = 3; COMB Node = 'always1~41'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.310 ns" { always1~40 always1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.370 ns) 5.665 ns adrregADC\[7\]~98 5 COMB LCCOMB_X13_Y5_N22 19 " "Info: 5: + IC(1.508 ns) + CELL(0.370 ns) = 5.665 ns; Loc. = LCCOMB_X13_Y5_N22; Fanout = 19; COMB Node = 'adrregADC\[7\]~98'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.878 ns" { always1~41 adrregADC[7]~98 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.855 ns) 7.583 ns adrregADC\[8\] 6 REG LCFF_X13_Y6_N31 3 " "Info: 6: + IC(1.063 ns) + CELL(0.855 ns) = 7.583 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 3; REG Node = 'adrregADC\[8\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.918 ns" { adrregADC[7]~98 adrregADC[8] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.825 ns ( 37.25 % ) " "Info: Total cell delay = 2.825 ns ( 37.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.758 ns ( 62.75 % ) " "Info: Total interconnect delay = 4.758 ns ( 62.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.583 ns" { linecount[3] always1~38 always1~40 always1~41 adrregADC[7]~98 adrregADC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.583 ns" { linecount[3] {} always1~38 {} always1~40 {} always1~41 {} adrregADC[7]~98 {} adrregADC[8] {} } { 0.000ns 1.110ns 0.373ns 0.704ns 1.508ns 1.063ns } { 0.000ns 0.624ns 0.370ns 0.606ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl adrregADC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} adrregADC[8] {} } { 0.000ns 0.837ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl linecount[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} linecount[3] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.583 ns" { linecount[3] always1~38 always1~40 always1~41 adrregADC[7]~98 adrregADC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.583 ns" { linecount[3] {} always1~38 {} always1~40 {} always1~41 {} adrregADC[7]~98 {} adrregADC[8] {} } { 0.000ns 1.110ns 0.373ns 0.704ns 1.508ns 1.063ns } { 0.000ns 0.624ns 0.370ns 0.606ns 0.370ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 register adrreg\[0\] register adrreg\[18\] 855 ps " "Info: Slack time is 855 ps for clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" between source register \"adrreg\[0\]\" and destination register \"adrreg\[18\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "229.73 MHz 4.353 ns " "Info: Fmax is 229.73 MHz (period= 4.353 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.944 ns + Largest register register " "Info: + Largest register to register requirement is 4.944 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.208 ns + " "Info: + Setup relationship between source and destination is 5.208 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.965 ns " "Info: + Latch edge is 2.965 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 destination 2.336 ns + Shortest register " "Info: + Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to destination register is 2.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.336 ns adrreg\[18\] 3 REG LCFF_X12_Y5_N17 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.336 ns; Loc. = LCFF_X12_Y5_N17; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.499 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.51 % ) " "Info: Total cell delay = 0.666 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 71.49 % ) " "Info: Total interconnect delay = 1.670 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 source 2.336 ns - Longest register " "Info: - Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to source register is 2.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.336 ns adrreg\[0\] 3 REG LCFF_X12_Y5_N27 4 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.336 ns; Loc. = LCFF_X12_Y5_N27; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.499 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.51 % ) " "Info: Total cell delay = 0.666 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 71.49 % ) " "Info: Total interconnect delay = 1.670 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.089 ns - Longest register register " "Info: - Longest register to register delay is 4.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adrreg\[0\] 1 REG LCFF_X12_Y5_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y5_N27; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.735 ns) 1.906 ns adrreg\[1\]~20 2 COMB LCCOMB_X12_Y6_N14 2 " "Info: 2: + IC(1.171 ns) + CELL(0.735 ns) = 1.906 ns; Loc. = LCCOMB_X12_Y6_N14; Fanout = 2; COMB Node = 'adrreg\[1\]~20'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.906 ns" { adrreg[0] adrreg[1]~20 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.992 ns adrreg\[2\]~22 3 COMB LCCOMB_X12_Y6_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.992 ns; Loc. = LCCOMB_X12_Y6_N16; Fanout = 2; COMB Node = 'adrreg\[2\]~22'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[1]~20 adrreg[2]~22 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.078 ns adrreg\[3\]~24 4 COMB LCCOMB_X12_Y6_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.078 ns; Loc. = LCCOMB_X12_Y6_N18; Fanout = 2; COMB Node = 'adrreg\[3\]~24'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[2]~22 adrreg[3]~24 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.164 ns adrreg\[4\]~26 5 COMB LCCOMB_X12_Y6_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.164 ns; Loc. = LCCOMB_X12_Y6_N20; Fanout = 2; COMB Node = 'adrreg\[4\]~26'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[3]~24 adrreg[4]~26 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.250 ns adrreg\[5\]~28 6 COMB LCCOMB_X12_Y6_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.250 ns; Loc. = LCCOMB_X12_Y6_N22; Fanout = 2; COMB Node = 'adrreg\[5\]~28'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[4]~26 adrreg[5]~28 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.336 ns adrreg\[6\]~30 7 COMB LCCOMB_X12_Y6_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.336 ns; Loc. = LCCOMB_X12_Y6_N24; Fanout = 2; COMB Node = 'adrreg\[6\]~30'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[5]~28 adrreg[6]~30 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.422 ns adrreg\[7\]~32 8 COMB LCCOMB_X12_Y6_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.422 ns; Loc. = LCCOMB_X12_Y6_N26; Fanout = 2; COMB Node = 'adrreg\[7\]~32'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[6]~30 adrreg[7]~32 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.508 ns adrreg\[8\]~34 9 COMB LCCOMB_X12_Y6_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.508 ns; Loc. = LCCOMB_X12_Y6_N28; Fanout = 2; COMB Node = 'adrreg\[8\]~34'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[7]~32 adrreg[8]~34 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.683 ns adrreg\[9\]~36 10 COMB LCCOMB_X12_Y6_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 2.683 ns; Loc. = LCCOMB_X12_Y6_N30; Fanout = 2; COMB Node = 'adrreg\[9\]~36'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.175 ns" { adrreg[8]~34 adrreg[9]~36 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.769 ns adrreg\[10\]~38 11 COMB LCCOMB_X12_Y5_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.769 ns; Loc. = LCCOMB_X12_Y5_N0; Fanout = 2; COMB Node = 'adrreg\[10\]~38'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[9]~36 adrreg[10]~38 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.855 ns adrreg\[11\]~40 12 COMB LCCOMB_X12_Y5_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.855 ns; Loc. = LCCOMB_X12_Y5_N2; Fanout = 2; COMB Node = 'adrreg\[11\]~40'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[10]~38 adrreg[11]~40 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.941 ns adrreg\[12\]~42 13 COMB LCCOMB_X12_Y5_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.941 ns; Loc. = LCCOMB_X12_Y5_N4; Fanout = 2; COMB Node = 'adrreg\[12\]~42'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[11]~40 adrreg[12]~42 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.027 ns adrreg\[13\]~44 14 COMB LCCOMB_X12_Y5_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.027 ns; Loc. = LCCOMB_X12_Y5_N6; Fanout = 2; COMB Node = 'adrreg\[13\]~44'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[12]~42 adrreg[13]~44 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.113 ns adrreg\[14\]~46 15 COMB LCCOMB_X12_Y5_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.113 ns; Loc. = LCCOMB_X12_Y5_N8; Fanout = 2; COMB Node = 'adrreg\[14\]~46'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[13]~44 adrreg[14]~46 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.199 ns adrreg\[15\]~48 16 COMB LCCOMB_X12_Y5_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.199 ns; Loc. = LCCOMB_X12_Y5_N10; Fanout = 2; COMB Node = 'adrreg\[15\]~48'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[14]~46 adrreg[15]~48 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.285 ns adrreg\[16\]~50 17 COMB LCCOMB_X12_Y5_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.285 ns; Loc. = LCCOMB_X12_Y5_N12; Fanout = 2; COMB Node = 'adrreg\[16\]~50'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[15]~48 adrreg[16]~50 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.475 ns adrreg\[17\]~52 18 COMB LCCOMB_X12_Y5_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 3.475 ns; Loc. = LCCOMB_X12_Y5_N14; Fanout = 1; COMB Node = 'adrreg\[17\]~52'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.190 ns" { adrreg[16]~50 adrreg[17]~52 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.981 ns adrreg\[18\]~53 19 COMB LCCOMB_X12_Y5_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 3.981 ns; Loc. = LCCOMB_X12_Y5_N16; Fanout = 1; COMB Node = 'adrreg\[18\]~53'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { adrreg[17]~52 adrreg[18]~53 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.089 ns adrreg\[18\] 20 REG LCFF_X12_Y5_N17 2 " "Info: 20: + IC(0.000 ns) + CELL(0.108 ns) = 4.089 ns; Loc. = LCFF_X12_Y5_N17; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.918 ns ( 71.36 % ) " "Info: Total cell delay = 2.918 ns ( 71.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 28.64 % ) " "Info: Total interconnect delay = 1.171 ns ( 28.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.089 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.089 ns" { adrreg[0] {} adrreg[1]~20 {} adrreg[2]~22 {} adrreg[3]~24 {} adrreg[4]~26 {} adrreg[5]~28 {} adrreg[6]~30 {} adrreg[7]~32 {} adrreg[8]~34 {} adrreg[9]~36 {} adrreg[10]~38 {} adrreg[11]~40 {} adrreg[12]~42 {} adrreg[13]~44 {} adrreg[14]~46 {} adrreg[15]~48 {} adrreg[16]~50 {} adrreg[17]~52 {} adrreg[18]~53 {} adrreg[18] {} } { 0.000ns 1.171ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.089 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.089 ns" { adrreg[0] {} adrreg[1]~20 {} adrreg[2]~22 {} adrreg[3]~24 {} adrreg[4]~26 {} adrreg[5]~28 {} adrreg[6]~30 {} adrreg[7]~32 {} adrreg[8]~34 {} adrreg[9]~36 {} adrreg[10]~38 {} adrreg[11]~40 {} adrreg[12]~42 {} adrreg[13]~44 {} adrreg[14]~46 {} adrreg[15]~48 {} adrreg[16]~50 {} adrreg[17]~52 {} adrreg[18]~53 {} adrreg[18] {} } { 0.000ns 1.171ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a12mhz " "Info: No valid register-to-register data paths exist for clock \"a12mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ingo " "Info: No valid register-to-register data paths exist for clock \"ingo\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "bls0we register RKSMEM\[2\] register write 5.239 ns " "Info: Slack time is 5.239 ns for clock \"bls0we\" between source register \"RKSMEM\[2\]\" and destination register \"write\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.985 ns + Largest register register " "Info: + Largest register to register requirement is 5.985 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.250 ns + " "Info: + Setup relationship between source and destination is 6.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.250 ns " "Info: + Latch edge is 6.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination bls0we 6.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"bls0we\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source bls0we 6.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"bls0we\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.592 ns + Shortest register " "Info: + Shortest clock path from clock \"bls0we\" to destination register is 4.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns bls0we 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.666 ns) 4.592 ns write 2 REG LCFF_X10_Y4_N31 5 " "Info: 2: + IC(3.002 ns) + CELL(0.666 ns) = 4.592 ns; Loc. = LCFF_X10_Y4_N31; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.668 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 34.63 % ) " "Info: Total cell delay = 1.590 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.002 ns ( 65.37 % ) " "Info: Total interconnect delay = 3.002 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.592 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.592 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.002ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we source 4.593 ns - Longest register " "Info: - Longest clock path from clock \"bls0we\" to source register is 4.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns bls0we 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.003 ns) + CELL(0.666 ns) 4.593 ns RKSMEM\[2\] 2 REG LCFF_X10_Y4_N19 2 " "Info: 2: + IC(3.003 ns) + CELL(0.666 ns) = 4.593 ns; Loc. = LCFF_X10_Y4_N19; Fanout = 2; REG Node = 'RKSMEM\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.669 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 34.62 % ) " "Info: Total cell delay = 1.590 ns ( 34.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.003 ns ( 65.38 % ) " "Info: Total interconnect delay = 3.003 ns ( 65.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.593 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.593 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 3.003ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.592 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.592 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.002ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.593 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.593 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 3.003ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.592 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.592 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.002ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.593 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.593 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 3.003ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.746 ns - Longest register register " "Info: - Longest register to register delay is 0.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RKSMEM\[2\] 1 REG LCFF_X10_Y4_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N19; Fanout = 2; REG Node = 'RKSMEM\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RKSMEM[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns write~0 2 COMB LCCOMB_X10_Y4_N30 1 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X10_Y4_N30; Fanout = 1; COMB Node = 'write~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.638 ns" { RKSMEM[2] write~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.746 ns write 3 REG LCFF_X10_Y4_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.746 ns; Loc. = LCFF_X10_Y4_N31; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { write~0 write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.09 % ) " "Info: Total cell delay = 0.314 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.432 ns ( 57.91 % ) " "Info: Total interconnect delay = 0.432 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.746 ns" { RKSMEM[2] write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.746 ns" { RKSMEM[2] {} write~0 {} write {} } { 0.000ns 0.432ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.592 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.592 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.002ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.593 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.593 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 3.003ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.746 ns" { RKSMEM[2] write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.746 ns" { RKSMEM[2] {} write~0 {} write {} } { 0.000ns 0.432ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "oe register read register read 5.485 ns " "Info: Slack time is 5.485 ns for clock \"oe\" between source register \"read\" and destination register \"read\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.986 ns + Largest register register " "Info: + Largest register to register requirement is 5.986 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.250 ns + " "Info: + Setup relationship between source and destination is 6.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.250 ns " "Info: + Latch edge is 6.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination oe 6.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"oe\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source oe 6.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"oe\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe destination 2.939 ns + Shortest register " "Info: + Shortest clock path from clock \"oe\" to destination register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns oe 1 CLK PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.666 ns) 2.939 ns read 2 REG LCFF_X12_Y3_N9 5 " "Info: 2: + IC(1.339 ns) + CELL(0.666 ns) = 2.939 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 54.44 % ) " "Info: Total cell delay = 1.600 ns ( 54.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 45.56 % ) " "Info: Total interconnect delay = 1.339 ns ( 45.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.939 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.939 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe source 2.939 ns - Longest register " "Info: - Longest clock path from clock \"oe\" to source register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns oe 1 CLK PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.666 ns) 2.939 ns read 2 REG LCFF_X12_Y3_N9 5 " "Info: 2: + IC(1.339 ns) + CELL(0.666 ns) = 2.939 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 54.44 % ) " "Info: Total cell delay = 1.600 ns ( 54.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 45.56 % ) " "Info: Total interconnect delay = 1.339 ns ( 45.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.939 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.939 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.939 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.939 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.939 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.939 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Longest register register " "Info: - Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read 1 REG LCFF_X12_Y3_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns read~0 2 COMB LCCOMB_X12_Y3_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y3_N8; Fanout = 1; COMB Node = 'read~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { read read~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns read 3 REG LCFF_X12_Y3_N9 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { read~0 read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.939 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.939 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.934ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 register sdvigpsw\[1\] register sdvigpsw\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" between source register \"sdvigpsw\[1\]\" and destination register \"sdvigpsw\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdvigpsw\[1\] 1 REG LCFF_X14_Y10_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N23; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns sdvigpsw~132 2 COMB LCCOMB_X14_Y10_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 1; COMB Node = 'sdvigpsw~132'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { sdvigpsw[1] sdvigpsw~132 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns sdvigpsw\[1\] 3 REG LCFF_X14_Y10_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y10_N23; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { sdvigpsw~132 sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { sdvigpsw[1] sdvigpsw~132 sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { sdvigpsw[1] {} sdvigpsw~132 {} sdvigpsw[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 destination 2.340 ns + Longest register " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 2.340 ns sdvigpsw\[1\] 3 REG LCFF_X14_Y10_N23 2 " "Info: 3: + IC(0.837 ns) + CELL(0.666 ns) = 2.340 ns; Loc. = LCFF_X14_Y10_N23; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.503 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.46 % ) " "Info: Total cell delay = 0.666 ns ( 28.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.674 ns ( 71.54 % ) " "Info: Total interconnect delay = 1.674 ns ( 71.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.837ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.340 ns - Shortest register " "Info: - Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 2.340 ns sdvigpsw\[1\] 3 REG LCFF_X14_Y10_N23 2 " "Info: 3: + IC(0.837 ns) + CELL(0.666 ns) = 2.340 ns; Loc. = LCFF_X14_Y10_N23; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.503 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.46 % ) " "Info: Total cell delay = 0.666 ns ( 28.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.674 ns ( 71.54 % ) " "Info: Total interconnect delay = 1.674 ns ( 71.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.837ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.837ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.837ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { sdvigpsw[1] sdvigpsw~132 sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { sdvigpsw[1] {} sdvigpsw~132 {} sdvigpsw[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.837ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 register resadd register resadd 499 ps " "Info: Minimum slack time is 499 ps for clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" between source register \"resadd\" and destination register \"resadd\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns resadd 1 REG LCFF_X12_Y5_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y5_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns resadd~4 2 COMB LCCOMB_X12_Y5_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y5_N22; Fanout = 1; COMB Node = 'resadd~4'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { resadd resadd~4 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns resadd 3 REG LCFF_X12_Y5_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y5_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { resadd~4 resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { resadd resadd~4 resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { resadd {} resadd~4 {} resadd {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 destination 2.336 ns + Longest register " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to destination register is 2.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.336 ns resadd 3 REG LCFF_X12_Y5_N23 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.336 ns; Loc. = LCFF_X12_Y5_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.499 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.51 % ) " "Info: Total cell delay = 0.666 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 71.49 % ) " "Info: Total interconnect delay = 1.670 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 source 2.336 ns - Shortest register " "Info: - Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to source register is 2.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.336 ns resadd 3 REG LCFF_X12_Y5_N23 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.336 ns; Loc. = LCFF_X12_Y5_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.499 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.51 % ) " "Info: Total cell delay = 0.666 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.670 ns ( 71.49 % ) " "Info: Total interconnect delay = 1.670 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { resadd resadd~4 resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { resadd {} resadd~4 {} resadd {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.336 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.833ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "bls0we register write register write 499 ps " "Info: Minimum slack time is 499 ps for clock \"bls0we\" between source register \"write\" and destination register \"write\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns write 1 REG LCFF_X10_Y4_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N31; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns write~0 2 COMB LCCOMB_X10_Y4_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y4_N30; Fanout = 1; COMB Node = 'write~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { write write~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns write 3 REG LCFF_X10_Y4_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y4_N31; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { write~0 write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { write write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { write {} write~0 {} write {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination bls0we 6.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"bls0we\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source bls0we 6.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"bls0we\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.592 ns + Longest register " "Info: + Longest clock path from clock \"bls0we\" to destination register is 4.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns bls0we 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.666 ns) 4.592 ns write 2 REG LCFF_X10_Y4_N31 5 " "Info: 2: + IC(3.002 ns) + CELL(0.666 ns) = 4.592 ns; Loc. = LCFF_X10_Y4_N31; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.668 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 34.63 % ) " "Info: Total cell delay = 1.590 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.002 ns ( 65.37 % ) " "Info: Total interconnect delay = 3.002 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.592 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.592 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.002ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we source 4.592 ns - Shortest register " "Info: - Shortest clock path from clock \"bls0we\" to source register is 4.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns bls0we 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.666 ns) 4.592 ns write 2 REG LCFF_X10_Y4_N31 5 " "Info: 2: + IC(3.002 ns) + CELL(0.666 ns) = 4.592 ns; Loc. = LCFF_X10_Y4_N31; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.668 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 34.63 % ) " "Info: Total cell delay = 1.590 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.002 ns ( 65.37 % ) " "Info: Total interconnect delay = 3.002 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.592 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.592 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.002ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.592 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.592 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.002ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.592 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.592 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.002ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { write write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { write {} write~0 {} write {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.592 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.592 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.002ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "oe register read register read 499 ps " "Info: Minimum slack time is 499 ps for clock \"oe\" between source register \"read\" and destination register \"read\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read 1 REG LCFF_X12_Y3_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns read~0 2 COMB LCCOMB_X12_Y3_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y3_N8; Fanout = 1; COMB Node = 'read~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { read read~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns read 3 REG LCFF_X12_Y3_N9 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { read~0 read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination oe 6.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"oe\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source oe 6.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"oe\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe destination 2.939 ns + Longest register " "Info: + Longest clock path from clock \"oe\" to destination register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns oe 1 CLK PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.666 ns) 2.939 ns read 2 REG LCFF_X12_Y3_N9 5 " "Info: 2: + IC(1.339 ns) + CELL(0.666 ns) = 2.939 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 54.44 % ) " "Info: Total cell delay = 1.600 ns ( 54.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 45.56 % ) " "Info: Total interconnect delay = 1.339 ns ( 45.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.939 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.939 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe source 2.939 ns - Shortest register " "Info: - Shortest clock path from clock \"oe\" to source register is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns oe 1 CLK PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.666 ns) 2.939 ns read 2 REG LCFF_X12_Y3_N9 5 " "Info: 2: + IC(1.339 ns) + CELL(0.666 ns) = 2.939 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.005 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 54.44 % ) " "Info: Total cell delay = 1.600 ns ( 54.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 45.56 % ) " "Info: Total interconnect delay = 1.339 ns ( 45.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.939 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.939 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.939 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.939 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.939 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.939 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.939 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.939 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.339ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "adrregADC\[0\] ingo a12mhz 11.160 ns register " "Info: tsu for register \"adrregADC\[0\]\" (data pin = \"ingo\", clock pin = \"a12mhz\") is 11.160 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.282 ns + Longest pin register " "Info: + Longest pin to register delay is 11.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns ingo 1 CLK PIN_4 13 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 13; CLK Node = 'ingo'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ingo } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.671 ns) + CELL(0.370 ns) 7.996 ns sdvig\[9\]~193 2 COMB LCCOMB_X13_Y9_N16 2 " "Info: 2: + IC(6.671 ns) + CELL(0.370 ns) = 7.996 ns; Loc. = LCCOMB_X13_Y9_N16; Fanout = 2; COMB Node = 'sdvig\[9\]~193'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.041 ns" { ingo sdvig[9]~193 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.206 ns) 9.364 ns adrregADC\[7\]~98 3 COMB LCCOMB_X13_Y5_N22 19 " "Info: 3: + IC(1.162 ns) + CELL(0.206 ns) = 9.364 ns; Loc. = LCCOMB_X13_Y5_N22; Fanout = 19; COMB Node = 'adrregADC\[7\]~98'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.368 ns" { sdvig[9]~193 adrregADC[7]~98 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.855 ns) 11.282 ns adrregADC\[0\] 4 REG LCFF_X13_Y6_N15 3 " "Info: 4: + IC(1.063 ns) + CELL(0.855 ns) = 11.282 ns; Loc. = LCFF_X13_Y6_N15; Fanout = 3; REG Node = 'adrregADC\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.918 ns" { adrregADC[7]~98 adrregADC[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.386 ns ( 21.15 % ) " "Info: Total cell delay = 2.386 ns ( 21.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.896 ns ( 78.85 % ) " "Info: Total interconnect delay = 8.896 ns ( 78.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.282 ns" { ingo sdvig[9]~193 adrregADC[7]~98 adrregADC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "11.282 ns" { ingo {} ingo~combout {} sdvig[9]~193 {} adrregADC[7]~98 {} adrregADC[0] {} } { 0.000ns 0.000ns 6.671ns 1.162ns 1.063ns } { 0.000ns 0.955ns 0.370ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "a12mhz pllgen:mypll\|altpll:altpll_component\|_clk0 -2.243 ns - " "Info: - Offset between input clock \"a12mhz\" and output clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 26 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 destination 2.325 ns - Shortest register " "Info: - Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.325 ns adrregADC\[0\] 3 REG LCFF_X13_Y6_N15 3 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.325 ns; Loc. = LCFF_X13_Y6_N15; Fanout = 3; REG Node = 'adrregADC\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.488 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl adrregADC[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.65 % ) " "Info: Total cell delay = 0.666 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 71.35 % ) " "Info: Total interconnect delay = 1.659 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl adrregADC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} adrregADC[0] {} } { 0.000ns 0.837ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.282 ns" { ingo sdvig[9]~193 adrregADC[7]~98 adrregADC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "11.282 ns" { ingo {} ingo~combout {} sdvig[9]~193 {} adrregADC[7]~98 {} adrregADC[0] {} } { 0.000ns 0.000ns 6.671ns 1.162ns 1.063ns } { 0.000ns 0.955ns 0.370ns 0.206ns 0.855ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl adrregADC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} adrregADC[0] {} } { 0.000ns 0.837ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "a12mhz databus\[3\] myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a12~porta_address_reg0 18.588 ns memory " "Info: tco from clock \"a12mhz\" to destination pin \"databus\[3\]\" through memory \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a12~porta_address_reg0\" is 18.588 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "a12mhz pllgen:mypll\|altpll:altpll_component\|_clk0 -2.243 ns + " "Info: + Offset between input clock \"a12mhz\" and output clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 26 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.428 ns + Longest memory " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source memory is 2.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.835 ns) 2.428 ns myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a12~porta_address_reg0 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(0.756 ns) + CELL(0.835 ns) = 2.428 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a12~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.591 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_sne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_sne1.tdf" 391 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.835 ns ( 34.39 % ) " "Info: Total cell delay = 0.835 ns ( 34.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 65.61 % ) " "Info: Total interconnect delay = 1.593 ns ( 65.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.428 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.428 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_sne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_sne1.tdf" 391 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.143 ns + Longest memory pin " "Info: + Longest memory to pin delay is 18.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a12~porta_address_reg0 1 MEM M4K_X23_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a12~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_sne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_sne1.tdf" 391 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|q_a\[12\] 2 MEM M4K_X23_Y7 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|q_a\[12\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.761 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[12] } "NODE_NAME" } } { "db/altsyncram_sne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_sne1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.187 ns) + CELL(0.370 ns) 6.318 ns Selector8~7 3 COMB LCCOMB_X12_Y4_N14 1 " "Info: 3: + IC(2.187 ns) + CELL(0.370 ns) = 6.318 ns; Loc. = LCCOMB_X12_Y4_N14; Fanout = 1; COMB Node = 'Selector8~7'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.557 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[12] Selector8~7 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.651 ns) 8.477 ns Selector8~8 4 COMB LCCOMB_X10_Y5_N28 1 " "Info: 4: + IC(1.508 ns) + CELL(0.651 ns) = 8.477 ns; Loc. = LCCOMB_X10_Y5_N28; Fanout = 1; COMB Node = 'Selector8~8'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.159 ns" { Selector8~7 Selector8~8 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 9.466 ns Selector8~9 5 COMB LCCOMB_X10_Y5_N26 1 " "Info: 5: + IC(0.365 ns) + CELL(0.624 ns) = 9.466 ns; Loc. = LCCOMB_X10_Y5_N26; Fanout = 1; COMB Node = 'Selector8~9'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.989 ns" { Selector8~8 Selector8~9 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 10.032 ns Selector8~10 6 COMB LCCOMB_X10_Y5_N8 1 " "Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 10.032 ns; Loc. = LCCOMB_X10_Y5_N8; Fanout = 1; COMB Node = 'Selector8~10'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.566 ns" { Selector8~9 Selector8~10 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.623 ns) 12.510 ns Selector8~11 7 COMB LCCOMB_X12_Y2_N14 1 " "Info: 7: + IC(1.855 ns) + CELL(0.623 ns) = 12.510 ns; Loc. = LCCOMB_X12_Y2_N14; Fanout = 1; COMB Node = 'Selector8~11'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { Selector8~10 Selector8~11 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(3.750 ns) 18.143 ns databus\[3\] 8 PIN PIN_31 0 " "Info: 8: + IC(1.883 ns) + CELL(3.750 ns) = 18.143 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'databus\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.633 ns" { Selector8~11 databus[3] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.985 ns ( 55.03 % ) " "Info: Total cell delay = 9.985 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.158 ns ( 44.97 % ) " "Info: Total interconnect delay = 8.158 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "18.143 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[12] Selector8~7 Selector8~8 Selector8~9 Selector8~10 Selector8~11 databus[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "18.143 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 {} myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[12] {} Selector8~7 {} Selector8~8 {} Selector8~9 {} Selector8~10 {} Selector8~11 {} databus[3] {} } { 0.000ns 0.000ns 2.187ns 1.508ns 0.365ns 0.360ns 1.855ns 1.883ns } { 0.000ns 3.761ns 0.370ns 0.651ns 0.624ns 0.206ns 0.623ns 3.750ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.428 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.428 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.835ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "18.143 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[12] Selector8~7 Selector8~8 Selector8~9 Selector8~10 Selector8~11 databus[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "18.143 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a12~porta_address_reg0 {} myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[12] {} Selector8~7 {} Selector8~8 {} Selector8~9 {} Selector8~10 {} Selector8~11 {} databus[3] {} } { 0.000ns 0.000ns 2.187ns 1.508ns 0.365ns 0.360ns 1.855ns 1.883ns } { 0.000ns 3.761ns 0.370ns 0.651ns 0.624ns 0.206ns 0.623ns 3.750ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "adresbus\[3\] databus\[3\] 21.816 ns Longest " "Info: Longest tpd from source pin \"adresbus\[3\]\" to destination pin \"databus\[3\]\" is 21.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns adresbus\[3\] 1 PIN PIN_48 36 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 36; PIN Node = 'adresbus\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adresbus[3] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.203 ns) + CELL(0.624 ns) 7.771 ns Selector9~10 2 COMB LCCOMB_X10_Y2_N2 9 " "Info: 2: + IC(6.203 ns) + CELL(0.624 ns) = 7.771 ns; Loc. = LCCOMB_X10_Y2_N2; Fanout = 9; COMB Node = 'Selector9~10'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.827 ns" { adresbus[3] Selector9~10 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.651 ns) 9.991 ns Selector8~7 3 COMB LCCOMB_X12_Y4_N14 1 " "Info: 3: + IC(1.569 ns) + CELL(0.651 ns) = 9.991 ns; Loc. = LCCOMB_X12_Y4_N14; Fanout = 1; COMB Node = 'Selector8~7'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.220 ns" { Selector9~10 Selector8~7 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.651 ns) 12.150 ns Selector8~8 4 COMB LCCOMB_X10_Y5_N28 1 " "Info: 4: + IC(1.508 ns) + CELL(0.651 ns) = 12.150 ns; Loc. = LCCOMB_X10_Y5_N28; Fanout = 1; COMB Node = 'Selector8~8'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.159 ns" { Selector8~7 Selector8~8 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 13.139 ns Selector8~9 5 COMB LCCOMB_X10_Y5_N26 1 " "Info: 5: + IC(0.365 ns) + CELL(0.624 ns) = 13.139 ns; Loc. = LCCOMB_X10_Y5_N26; Fanout = 1; COMB Node = 'Selector8~9'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.989 ns" { Selector8~8 Selector8~9 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 13.705 ns Selector8~10 6 COMB LCCOMB_X10_Y5_N8 1 " "Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 13.705 ns; Loc. = LCCOMB_X10_Y5_N8; Fanout = 1; COMB Node = 'Selector8~10'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.566 ns" { Selector8~9 Selector8~10 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.623 ns) 16.183 ns Selector8~11 7 COMB LCCOMB_X12_Y2_N14 1 " "Info: 7: + IC(1.855 ns) + CELL(0.623 ns) = 16.183 ns; Loc. = LCCOMB_X12_Y2_N14; Fanout = 1; COMB Node = 'Selector8~11'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { Selector8~10 Selector8~11 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(3.750 ns) 21.816 ns databus\[3\] 8 PIN PIN_31 0 " "Info: 8: + IC(1.883 ns) + CELL(3.750 ns) = 21.816 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'databus\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.633 ns" { Selector8~11 databus[3] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.073 ns ( 37.00 % ) " "Info: Total cell delay = 8.073 ns ( 37.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.743 ns ( 63.00 % ) " "Info: Total interconnect delay = 13.743 ns ( 63.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "21.816 ns" { adresbus[3] Selector9~10 Selector8~7 Selector8~8 Selector8~9 Selector8~10 Selector8~11 databus[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "21.816 ns" { adresbus[3] {} adresbus[3]~combout {} Selector9~10 {} Selector8~7 {} Selector8~8 {} Selector8~9 {} Selector8~10 {} Selector8~11 {} databus[3] {} } { 0.000ns 0.000ns 6.203ns 1.569ns 1.508ns 0.365ns 0.360ns 1.855ns 1.883ns } { 0.000ns 0.944ns 0.624ns 0.651ns 0.651ns 0.624ns 0.206ns 0.623ns 3.750ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RKSMEM\[1\] databus\[1\] bls0we -2.665 ns register " "Info: th for register \"RKSMEM\[1\]\" (data pin = \"databus\[1\]\", clock pin = \"bls0we\") is -2.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.593 ns + Longest register " "Info: + Longest clock path from clock \"bls0we\" to destination register is 4.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns bls0we 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.003 ns) + CELL(0.666 ns) 4.593 ns RKSMEM\[1\] 2 REG LCFF_X10_Y4_N17 2 " "Info: 2: + IC(3.003 ns) + CELL(0.666 ns) = 4.593 ns; Loc. = LCFF_X10_Y4_N17; Fanout = 2; REG Node = 'RKSMEM\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.669 ns" { bls0we RKSMEM[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 34.62 % ) " "Info: Total cell delay = 1.590 ns ( 34.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.003 ns ( 65.38 % ) " "Info: Total interconnect delay = 3.003 ns ( 65.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.593 ns" { bls0we RKSMEM[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.593 ns" { bls0we {} bls0we~combout {} RKSMEM[1] {} } { 0.000ns 0.000ns 3.003ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.564 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns databus\[1\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'databus\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns databus\[1\]~21 2 COMB IOC_X0_Y4_N3 5 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y4_N3; Fanout = 5; COMB Node = 'databus\[1\]~21'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.955 ns" { databus[1] databus[1]~21 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.149 ns) + CELL(0.460 ns) 7.564 ns RKSMEM\[1\] 3 REG LCFF_X10_Y4_N17 2 " "Info: 3: + IC(6.149 ns) + CELL(0.460 ns) = 7.564 ns; Loc. = LCFF_X10_Y4_N17; Fanout = 2; REG Node = 'RKSMEM\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.609 ns" { databus[1]~21 RKSMEM[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.415 ns ( 18.71 % ) " "Info: Total cell delay = 1.415 ns ( 18.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.149 ns ( 81.29 % ) " "Info: Total interconnect delay = 6.149 ns ( 81.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.564 ns" { databus[1] databus[1]~21 RKSMEM[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.564 ns" { databus[1] {} databus[1]~21 {} RKSMEM[1] {} } { 0.000ns 0.000ns 6.149ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.593 ns" { bls0we RKSMEM[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.593 ns" { bls0we {} bls0we~combout {} RKSMEM[1] {} } { 0.000ns 0.000ns 3.003ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.564 ns" { databus[1] databus[1]~21 RKSMEM[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.564 ns" { databus[1] {} databus[1]~21 {} RKSMEM[1] {} } { 0.000ns 0.000ns 6.149ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4402 " "Info: Peak virtual memory: 4402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 20:03:34 2019 " "Info: Processing ended: Tue Aug 13 20:03:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Info: Quartus II Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
