19:07:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\cihem\488\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\temp_xsdb_launch_script.tcl
19:07:22 INFO  : Registering command handlers for Vitis TCF services
19:07:23 INFO  : XSCT server has started successfully.
19:07:23 INFO  : Platform repository initialization has completed.
19:07:23 INFO  : Successfully done setting XSCT server connection channel  
19:07:23 INFO  : Successfully done query RDI_DATADIR 
19:07:23 INFO  : Successfully done setting workspace for the tool. 
19:07:23 INFO  : plnx-install-location is set to ''
19:08:55 INFO  : Result from executing command 'getProjects': VGA_design_1_wrapper
19:08:55 INFO  : Result from executing command 'getPlatforms': 
19:08:55 INFO  : Platform 'VGA_design_1_wrapper' is added to custom repositories.
19:09:02 INFO  : Platform 'VGA_design_1_wrapper' is added to custom repositories.
19:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
19:11:56 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit"
19:12:30 INFO  : Result from executing command 'getProjects': VGA_design_1_wrapper
19:12:30 INFO  : Result from executing command 'getPlatforms': VGA_design_1_wrapper|C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/VGA_design_1_wrapper.xpfm
19:12:30 INFO  : Checking for BSP changes to sync application flags for project 'VGA-Shit-test1'...
12:12:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\temp_xsdb_launch_script.tcl
12:12:25 INFO  : XSCT server has started successfully.
12:12:25 INFO  : plnx-install-location is set to ''
12:12:25 INFO  : Successfully done setting XSCT server connection channel  
12:12:25 INFO  : Successfully done setting workspace for the tool. 
12:12:28 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


12:12:28 INFO  : Platform repository initialization has completed.
12:12:28 INFO  : Registering command handlers for Vitis TCF services
12:12:31 INFO  : Successfully done query RDI_DATADIR 
12:13:06 ERROR : Error encountered while updating custom repository paths
Reason: No Platforms Found.


12:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
12:14:15 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit"
12:17:38 INFO  : The hardware specfication used by project 'VGA-Shit-test1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:17:40 INFO  : The file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\bitstream\VGA_design_1_wrapper.bit' stored in project is removed.
12:17:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\bitstream' in project 'VGA-Shit-test1'.
12:17:40 INFO  : The file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:17:43 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\psinit' in project 'VGA-Shit-test1'.
12:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
12:19:15 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/bitstream/design_1_wrapper.bit"
12:19:39 INFO  : Checking for BSP changes to sync application flags for project 'VGA-Shit-test1'...
12:19:39 INFO  : Updating application flags with new BSP settings...
12:19:39 INFO  : Successfully updated application flags for project VGA-Shit-test1.
12:20:15 INFO  : Checking for BSP changes to sync application flags for project 'VGA-Shit-test1'...
12:23:18 INFO  : The hardware specfication used by project 'VGA-Shit-test1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:23:19 INFO  : The file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
12:23:19 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\bitstream' in project 'VGA-Shit-test1'.
12:23:19 INFO  : The file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:23:21 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\psinit' in project 'VGA-Shit-test1'.
12:23:45 INFO  : Result from executing command 'getProjects': VGA_design_1_wrapper
12:23:45 INFO  : Result from executing command 'getPlatforms': VGA_design_1_wrapper|C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/VGA_design_1_wrapper.xpfm;design_1_wrapper|C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
12:23:46 INFO  : Checking for BSP changes to sync application flags for project 'VGA-Shit-test1'...
12:23:49 INFO  : Updating application flags with new BSP settings...
12:23:49 INFO  : Successfully updated application flags for project VGA-Shit-test1.
13:00:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\temp_xsdb_launch_script.tcl
13:00:27 INFO  : XSCT server has started successfully.
13:00:27 INFO  : Successfully done setting XSCT server connection channel  
13:00:27 INFO  : plnx-install-location is set to ''
13:00:27 INFO  : Successfully done setting workspace for the tool. 
13:00:29 INFO  : Platform repository initialization has completed.
13:00:29 INFO  : Successfully done query RDI_DATADIR 
13:00:29 INFO  : Registering command handlers for Vitis TCF services
13:52:13 INFO  : Checking for BSP changes to sync application flags for project 'VGA-Shit-test1'...
13:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
13:52:45 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/bitstream/design_1_wrapper.bit"
13:53:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
13:53:16 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/bitstream/VGA_design_1_wrapper.bit"
13:53:22 INFO  : Checking for BSP changes to sync application flags for project 'VGA-Shit-test1'...
13:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:30 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
13:53:30 INFO  : 'jtag frequency' command is executed.
13:53:30 INFO  : Context for 'APU' is selected.
13:53:30 INFO  : System reset is completed.
13:53:33 INFO  : 'after 3000' command is executed.
13:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
13:53:36 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit"
13:53:36 INFO  : Context for 'APU' is selected.
13:53:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa'.
13:53:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:36 INFO  : Context for 'APU' is selected.
13:53:36 INFO  : Sourcing of 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/psinit/ps7_init.tcl' is done.
13:53:36 INFO  : 'ps7_init' command is executed.
13:53:36 INFO  : 'ps7_post_config' command is executed.
13:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:36 INFO  : The application 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/Debug/VGA-Shit-test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/Debug/VGA-Shit-test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:36 INFO  : 'con' command is executed.
13:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:53:36 INFO  : Launch script is exported to file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\.sdk\launch_scripts\single_application_debug\systemdebugger_vga-shit-test1_system_standalone.tcl'
13:54:51 INFO  : Disconnected from the channel tcfchan#1.
13:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:51 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
13:54:51 INFO  : 'jtag frequency' command is executed.
13:54:51 INFO  : Context for 'APU' is selected.
13:54:51 INFO  : System reset is completed.
13:54:54 INFO  : 'after 3000' command is executed.
13:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
13:54:56 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit"
13:54:56 INFO  : Context for 'APU' is selected.
13:54:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa'.
13:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:59 INFO  : Context for 'APU' is selected.
13:54:59 INFO  : Sourcing of 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/psinit/ps7_init.tcl' is done.
13:54:59 INFO  : 'ps7_init' command is executed.
13:54:59 INFO  : 'ps7_post_config' command is executed.
13:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:59 INFO  : The application 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/Debug/VGA-Shit-test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/Debug/VGA-Shit-test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:59 INFO  : 'con' command is executed.
13:54:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:54:59 INFO  : Launch script is exported to file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\.sdk\launch_scripts\single_application_debug\systemdebugger_vga-shit-test1_system_standalone.tcl'
13:55:41 INFO  : Disconnected from the channel tcfchan#2.
13:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:44 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
13:55:44 INFO  : 'jtag frequency' command is executed.
13:55:44 INFO  : Context for 'APU' is selected.
13:55:44 INFO  : System reset is completed.
13:55:47 INFO  : 'after 3000' command is executed.
13:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
13:55:50 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit"
13:55:50 INFO  : Context for 'APU' is selected.
13:55:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa'.
13:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:53 INFO  : Context for 'APU' is selected.
13:55:53 INFO  : Sourcing of 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/psinit/ps7_init.tcl' is done.
13:55:53 INFO  : 'ps7_init' command is executed.
13:55:53 INFO  : 'ps7_post_config' command is executed.
13:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:53 INFO  : The application 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/Debug/VGA-Shit-test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/hw/VGA_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/Debug/VGA-Shit-test1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:53 INFO  : 'con' command is executed.
13:55:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:55:53 INFO  : Launch script is exported to file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\.sdk\launch_scripts\single_application_debug\systemdebugger_vga-shit-test1_system_standalone.tcl'
13:56:00 INFO  : Disconnected from the channel tcfchan#3.
13:56:12 INFO  : Checking for BSP changes to sync application flags for project 'VGA-Shit-test1'...
16:17:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\temp_xsdb_launch_script.tcl
16:17:36 INFO  : XSCT server has started successfully.
16:17:36 INFO  : Successfully done setting XSCT server connection channel  
16:17:36 INFO  : plnx-install-location is set to ''
16:17:36 INFO  : Successfully done setting workspace for the tool. 
16:17:37 INFO  : Platform repository initialization has completed.
16:17:37 INFO  : Registering command handlers for Vitis TCF services
16:17:37 INFO  : Successfully done query RDI_DATADIR 
19:28:39 INFO  : Hardware specification for platform project 'VGA_design_1_wrapper' is updated.
19:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}' command is executed.
19:29:03 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/bitstream/design_1_wrapper.bit"
19:29:31 INFO  : Result from executing command 'getProjects': VGA_design_1_wrapper
19:29:31 INFO  : Result from executing command 'getPlatforms': VGA_design_1_wrapper|C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/VGA_design_1_wrapper.xpfm;design_1_wrapper|C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:29:31 INFO  : Checking for BSP changes to sync application flags for project 'VGA-Shit-test1'...
19:29:44 INFO  : The hardware specfication used by project 'VGA-Shit-test1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:29:44 INFO  : The file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\bitstream\VGA_design_1_wrapper.bit' stored in project is removed.
19:29:44 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\bitstream' in project 'VGA-Shit-test1'.
19:29:44 INFO  : The file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:29:46 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\VGA-Shit-test1\_ide\psinit' in project 'VGA-Shit-test1'.
19:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:46 INFO  : Jtag cable 'Digilent Zed 210248526090' is selected.
19:29:46 INFO  : 'jtag frequency' command is executed.
19:29:46 INFO  : Context for 'APU' is selected.
19:29:47 INFO  : System reset is completed.
19:29:50 INFO  : 'after 3000' command is executed.
19:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}' command is executed.
19:29:50 ERROR : couldn't open "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit": no such file or directory
19:29:50 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit": no such file or directory
19:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:29:50 ERROR : couldn't open "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA_design_1_wrapper.bit": no such file or directory
19:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}' command is executed.
19:31:48 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/bitstream/VGA2_design_1_wrapper.bit"
19:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:03 INFO  : Jtag cable 'Digilent Zed 210248526090' is selected.
19:32:03 INFO  : 'jtag frequency' command is executed.
19:32:03 INFO  : Context for 'APU' is selected.
19:32:03 INFO  : System reset is completed.
19:32:06 INFO  : 'after 3000' command is executed.
19:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}' command is executed.
19:32:08 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA2_design_1_wrapper.bit"
19:32:08 INFO  : Context for 'APU' is selected.
19:32:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/hw/VGA2_design_1_wrapper.xsa'.
19:32:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:09 INFO  : Context for 'APU' is selected.
19:32:09 INFO  : Sourcing of 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/psinit/ps7_init.tcl' is done.
19:32:09 INFO  : 'ps7_init' command is executed.
19:32:09 INFO  : 'ps7_post_config' command is executed.
19:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:09 INFO  : The application 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/Debug/VGA-Shit-test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}
fpga -file C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/bitstream/VGA2_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA_design_1_wrapper/export/VGA_design_1_wrapper/hw/VGA2_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA/VGA-Shit-test1/Debug/VGA-Shit-test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:09 INFO  : 'con' command is executed.
19:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:09 INFO  : Launch script is exported to file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA\.sdk\launch_scripts\single_application_debug\systemdebugger_vga-shit-test1_system_standalone.tcl'
