Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Study/2019-2020/Second Semester/CPE433 - Advanced Digital/Home Work 4/SHL-SHR-Register/sh_reg_tb_isim_beh.exe -prj D:/Study/2019-2020/Second Semester/CPE433 - Advanced Digital/Home Work 4/SHL-SHR-Register/sh_reg_tb_beh.prj work.sh_reg_tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Study/2019-2020/Second Semester/CPE433 - Advanced Digital/Home Work 4/SHL-SHR-Register/sh_reg.v" into library work
Analyzing Verilog file "D:/Study/2019-2020/Second Semester/CPE433 - Advanced Digital/Home Work 4/SHL-SHR-Register/sh_reg_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module sh_reg
Compiling module sh_reg_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Study/2019-2020/Second Semester/CPE433 - Advanced Digital/Home Work 4/SHL-SHR-Register/sh_reg_tb_isim_beh.exe
Fuse Memory Usage: 28160 KB
Fuse CPU Usage: 718 ms
