Aeroflex Gaisler. 2012. Leon3 processor. online.
Agarwala, S., Rajagopal, A., et al. 2007. A 65nm c64x&plus; multi-core dsp platform for communications infrastructure. In Proceedings of the IEEE International Solid-State Circuits Conference. 262--601.
I. Anagnostopoulos , S. Xydis , A. Bartzas , Zhonghai Lu , D. Soudris , A. Jantsch, Custom Microcoded Dynamic Memory Management for Distributed On-Chip Memory Organizations, IEEE Embedded Systems Letters, v.3 n.2, p.66-69, June 2011[doi>10.1109/LES.2011.2146228]
E. Beigné , F. Clermidy , S. Miermont , P. Vivet, Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.129-138, April 07-10, 2008
Emery D. Berger , Kathryn S. McKinley , Robert D. Blumofe , Paul R. Wilson, Hoard: a scalable memory allocator for multithreaded applications, ACM SIGPLAN Notices, v.35 n.11, p.117-128, Nov. 2000[doi>10.1145/356989.357000]
Bhatti, M., Belleudi, C., and Auguin, M. 2010. An inter-task real time DVFS scheme for multiprocessor embedded systems. In Proceedings of the Conference on Design and Architectures for Signal and Image Processing. 136--143.
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
Jean-Michel Chabloz , Ahmed Hemani, A flexible communication scheme for rationally-related clock frequencies, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Jean-Michel Chabloz , Ahmed Hemani, Distributed DVFS using rationally-related frequencies and discrete voltage levels, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840897]
Chabloz, J.-M. and Hemani, A. 2010b. Lowering the latency of interfaces for rationally-related frequencies. In Proceedings of the IEEE International Conference on Computer Design. 23--30.
Chabloz, J.-M. and Hemani, A. 2012. Power Management Architecture in McNoC. Springer, 55.
J. Morris Chang , Edward F. Gehringer, A High-Performance Memory Allocator for Object-Oriented Systems, IEEE Transactions on Computers, v.45 n.3, p.357-366, March 1996[doi>10.1109/12.485574]
Daniel Marcos Chapiro, Globally-asynchronous locally-synchronous systems (performance, reliability, digital), Stanford University, Stanford, CA, 1985
Xiaowen Chen , Zhonghai Lu , Axel Jantsch , Shuming Chen, Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Jeffrey Dean , Sanjay Ghemawat, MapReduce: simplified data processing on large clusters, Communications of the ACM, v.51 n.1, January 2008[doi>10.1145/1327452.1327492]
Vadim Gutnik , Anantha P. Chandrakasan, Embedded power supply for low-power DSP, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.425-435, Dec. 1997[doi>10.1109/92.645069]
Sebastian Herbert , Diana Marculescu, Analysis of dynamic voltage/frequency scaling in chip-multiprocessors, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283790]
Kazuyuki Hirata , John Goodacre, ARM MPCore; The streamlined and scalable ARM11 processor core, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.747-748, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358077]
Horowitz, M., Indermaur, T., and Gonzalez, R. 1994. Low-power digital design. In Proceedings of the IEEE Symposium on Low Power Electronics. 8--11.
Iyengar, Parallel dynamic storage allocation algorithms, Proceedings of the 1993 5th IEEE Symposium on Parallel and Distributed Processing, p.82-91, December 02-05, 1993[doi>10.1109/SPDP.1993.395547]
Per-Åke Larson , Murali Krishnan, Memory allocation for long-running server applications, Proceedings of the 1st international symposium on Memory management, p.176-185, October 17-19, 1998, Vancouver, British Columbia, Canada[doi>10.1145/286860.286880]
Lea, D. 2007. A memory allocator. online, http://gee.cs.oswego.edu/dl/html/malloc.
Stylianos Mamagkakis , David Atienza , Christophe Poucet , Francky Catthoor , Dimitrios Soudris, Energy-efficient dynamic memory allocators at the middleware level of embedded systems, Proceedings of the 6th ACM & IEEE International conference on Embedded software, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176887.1176919]
David Atienza , Jose M. Mendias , Stylianos Mamagkakis , Dimitrios Soudris , Francky Catthoor, Systematic dynamic memory management design methodology for reduced memory footprint, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.465-489, April 2006[doi>10.1145/1142155.1142165]
Matteo Monchiero , Gianluca Palermo , Cristina Silvano , Oreste Villa, Exploration of distributed shared memory architectures for NoC-based multiprocessors, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.10, p.719-732, October, 2007[doi>10.1016/j.sysarc.2007.01.008]
Sakurai, T. and Newton, A. 1990. Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas. IEEE J. Solid-State Circ. 25, 2, 584--594.
Mohamed Shalan , Vincent J. Mooney, III, Hardware support for real-time embedded multiprocessor system-on-a-chip memory management, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774806]
Youngsoo Shin , Kiyoung Choi , Takayasu Sakurai, Power optimization of real-time embedded systems on variable speed processors, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
SIA. 2011. International Technology Roadmap for Semiconductors. Semiconductor Industry Association.
Justin Talbot , Richard M. Yoo , Christos Kozyrakis, Phoenix++: modular MapReduce for shared-memory systems, Proceedings of the second international workshop on MapReduce and its applications, June 08-08, 2011, San Jose, California, USA[doi>10.1145/1996092.1996095]
Paul Teehan , Mark Greenstreet , Guy Lemieux, A Survey and Taxonomy of GALS Design Styles, IEEE Design & Test, v.24 n.5, p.418-428, September 2007[doi>10.1109/MDT.2007.151]
Anh T. Tran , Dean N. Truong , Bevan M. Baas, A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.214-223, May 10-13, 2009[doi>10.1109/NOCS.2009.5071470]
Voon-Yee Vee , Wen-Jing Hsu, A Scalable and Efficient Storage Allocator on Shared Memory Multiprocessors, Proceedings of the 1999 International Symposium on Parallel Architectures, Algorithms and Networks, p.230, June 23-25, 1999
Vo, K. P. 1996. Vmalloc: A general and efficient memory allocator. Softw. Pract. Exper. 26, 1--18.
Paul R. Wilson , Mark S. Johnstone , Michael Neely , David Boles, Dynamic Storage Allocation: A Survey and Critical Review, Proceedings of the International Workshop on Memory Management, p.1-116, September 27-29, 1995
Xydis, S., Bartzas, A., Anagnostopoulos, I., Soudris, D., and Pekmestzi, K. 2010. Custom mutli-threaded dynamic memory management for multiprocessor system-on-chip platforms. In Proceedings of the International Conference on Embedded Computer Systems. 102--109.
Richard M. Yoo , Anthony Romano , Christos Kozyrakis, Phoenix rebirth: Scalable MapReduce on a large-scale shared-memory system, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.198-207, October 04-06, 2009[doi>10.1109/IISWC.2009.5306783]
