id	area	title	year	x	y	ix
1163312	EDA	a method for the automatic selection of test frequencies in analog fault diagnosis	2007	-5.346095092538838	10.54233690044951	1163339
1164364	AI	a reordering operation for an ordered binary decision diagram and an extended framework for combinatorics of graphs	1994	-6.655136688118888	9.866150916136831	1164391
1164716	Robotics	a purely map procedure for two-level multiple-output logic minimization	2007	-6.6988202381874915	9.602780000274212	1164743
1165040	Arch	a testable realization for decimal multipliers	2011	-6.16006817909995	10.831556230519046	1165067
1165447	EDA	the generation of the reversible gate network-based the variable system numbers	2009	-6.237518647200197	10.12378025721039	1165474
1165452	Arch	design of high-speed and cost-effective self-testing checkers for low-cost arithmetic codes	1990	-6.0654543554480815	10.864554265583351	1165479
1165860	EDA	efficient deterministic test generation for bist schemes with lfsr reseeding	2006	-5.809034136338395	10.75181202700224	1165887
1165887	Theory	m. j. fischer: on the complexity of 2-output boolean networks	1981	-7.198839612649428	9.89122421640396	1165914
1166019	EDA	synthesis of self-testing finite state machines from high-level specifications	1996	-5.599668736250149	10.333945978235072	1166046
1166366	EDA	optimal variable ordering in zbdd-based path representations for directed acyclic graphs	2014	-7.0375072523989655	10.032422805881957	1166393
1166528	EDA	graph partitioning for concurrent test scheduling in vlsi circuit	1991	-5.919821057581311	11.020744236811504	1166555
1167173	EDA	a novel test-data compression technique using application-aware bitmask and dictionary selection methods	2008	-5.914527324756639	11.284424297354539	1167200
1167856	EDA	graph partition based path selection for testing of small delay defects	2010	-6.839758914153363	10.942277698389043	1167883
1168434	EDA	statistical path selection for at-speed test	2008	-5.926561808747892	10.924144891937079	1168461
1169245	AI	on threshold bdds and the optimal variable ordering problem	2007	-6.911350703837737	9.533055252661914	1169272
1169930	SE	identify unrepairability to speed-up spare allocation for repairing memories	2005	-5.436939203066636	10.84791231430862	1169957
1170004	Theory	a two-stage algorithm for combinatorial testing	2017	-6.061738545591371	9.970046220900551	1170031
1170759	EDA	a low cost partial scan approach based on balanced sequential graph transformation	2018	-6.096183908683418	10.719090739617274	1170786
1170811	EDA	efficient selection of observation points for functional tests	2008	-5.6226741044383655	10.799495638840888	1170838
1170963	EDA	masking of unknown output values during output response compression by using comparison units	2004	-5.7547003757810895	10.765396658890396	1170990
1171199	EDA	simulation of mos circuits by decision diagrams	1985	-6.112126546175211	10.882700453772669	1171226
1171207	OS	non-scan design for testable data paths using thru operation	1997	-6.270101138770782	10.892104331242006	1171234
1171724	HCI	test data compression for system-on-chip using flexible runs-aware prl coding	2016	-5.87231421739519	11.214605861299326	1171751
1172054	EDA	theorems for fault collapsing in combinational circuits	2006	-5.912724280029893	10.014767005321408	1172081
1173199	EDA	sequential faults and aliasing	1993	-6.073641490833826	10.44742223521764	1173226
1173210	EDA	improving the stuck-at fault coverage of functional test sequences by using limited-scan operations	2004	-5.411086007192237	11.070071050173283	1173237
1173277	EDA	minimization method of finite state machines for low power design	2015	-6.242950066019054	10.638649541881415	1173304
1173333	NLP	an algorithm for nearly-minimal collapsing of finite-state machine networks	1990	-6.421963101411297	9.80275307884691	1173360
1173622	Crypto	the analysis of one dimensional multiple-valued linear cellular automata	1990	-7.009271980798718	10.056065112363706	1173649
1174527	EDA	multi-level and multi-objective design optimisation of a mems bandpass filter	2017	-5.62891309795758	9.937475905205645	1174554
1175221	AI	rt level test scheduling	1997	-5.85920967239064	10.933246472755703	1175248
1175226	EDA	locating bridging faults using dynamically computed stuck-at fault dictionaries	1998	-5.3854007410617815	10.784969246361067	1175253
1175479	Crypto	the output permutation for the multiple-valued logic minimization with universal literals	1999	-7.047210156854286	10.36535694488292	1175506
1175623	Visualization	a method to generate the prime cascades of an arbitrary switching function	1977	-7.172710189727226	9.837591612891377	1175650
1175922	NLP	efficient diagnosis of single/double bridging faults with delta iddq probabilistic signatures and viterbi algorithm	2000	-5.621992231087408	10.747451432058682	1175949
1176471	EDA	incremental power network analysis using backward random walks	2012	-5.933506669624448	10.918691703350497	1176498
1178420	EDA	design for testability view on placement and routing	1992	-5.3667685917886	10.784923839982893	1178447
1178426	EDA	delay minimal mapping of rtl structures onto lut based fpgas	1995	-6.905581725749077	11.278765246277684	1178453
1178534	EDA	maximizing impossibilities for untestable fault identification	2002	-5.472017552943896	10.540522546835298	1178561
1178696	EDA	using the stuck-at fault model: how well does it work?	1990	-5.580403674209702	10.972847901830967	1178723
1179823	EDA	a transformation based algorithm for reversible logic synthesis	2003	-6.812134889455372	10.677051983152033	1179850
1179908	EDA	locstep: a logic simulation based test generation procedure	1995	-5.696110705792375	10.530713737242287	1179935
1180496	EDA	state assignment for pal-based cplds	2005	-6.5484355508769525	10.544943771489876	1180523
1180521	Logic	towards a mathematical theory of the delays of the asynchronous circuits	2002	-5.776901244033973	9.427297046889482	1180548
1180861	EDA	mocsyn: multiobjective core-based single-chip system synthesis	1999	-7.036637038976942	10.86280527788814	1180888
1180884	Logic	efficient fault collapsing via generalized dominance relations	2006	-5.653332196938367	10.523087701098463	1180911
1181193	EDA	a-diagnosis: a complement to z-diagnosis	2007	-5.319583526736387	10.556178827475179	1181220
1182112	EDA	design of integrated circuits fully testable for delay-faults and multifaults	1990	-5.55500630296528	10.837902392478538	1182139
1182696	EDA	design and analysis of multiple weight linear compactors of responses containing unknown values	2005	-5.7211023191592645	11.019867941381344	1182723
1182833	Logic	exact minimization of fixed polarity reed-muller expressions for incompletely specified functions	2000	-7.03350063584962	10.170341374481453	1182860
1182898	EDA	solving boolean equations using rosop forms	1998	-6.723992052089548	9.865314696707586	1182925
1182939	EDA	methodology of logic synthesis for implementation using heterogeneous lut fpgas	1999	-6.51367689215988	10.869420293975788	1182966
1183014	EDA	two novel multiway circuit partitioning algorithms using relaxed locking	1997	-7.168017728958558	10.746225543958538	1183041
1183047	EDA	array folding using heuristics and simulated annealing	1991	-7.022527350942737	10.384858740751277	1183074
1183293	EDA	classification of faults in synchronous sequential circuits	1993	-5.494991635012648	10.507492276601734	1183320
1183571	EDA	a synthesis method of quantum reversible logic circuit based on elementary qutrit quantum logic gates	2015	-7.210043390261577	10.356209578941543	1183598
1184037	EDA	a flexible path selection procedure for path delay fault testing	1999	-5.59175972827837	10.479792132820855	1184064
1184220	EDA	optimization-based multiple target test generation for highly compacted test sets	2014	-5.538697508995495	10.631445240222721	1184247
1184277	Theory	maximal diagnosis of interconnects of random access memories	1999	-5.388320168536033	11.281003730764365	1184304
1184650	EDA	identifying sequentially untestable faults using illegal states	1995	-5.527015741920151	10.385807243027962	1184677
1185075	EDA	phipla--a new algorithm for logic minimization	1985	-6.673978828786333	9.710205179951405	1185102
1185602	ML	: experiments on aliasing in signature analysis registers	1989	-5.4360420413818185	10.844910636610797	1185629
1185772	EDA	concurrent logic restructuring and placement for timing closure	1999	-6.892315417302613	11.189185879654426	1185799
1185811	EDA	automatic state space decomposition for approximate fsm traversal based on circuit analysis	1996	-5.733528085057237	10.281669019106987	1185838
1185876	Theory	linear boolean equations and generalized minterms	1983	-7.120854653458286	9.871532597751196	1185903
1186315	Vision	circuit optimization by rewiring	1999	-5.7717429529192845	10.694140254589566	1186342
1186609	Arch	high rate realization of finite-state machines	1975	-6.55332252107254	9.975810623399203	1186636
1187028	EDA	a heuristic global optimization algorithm and its application to cmos circuit variability minimization	1993	-6.127251501545751	10.034179739709957	1187055
1188111	Vision	on control memory minimization in microprogrammed digital computers	1973	-6.861308307300495	10.093461829016904	1188138
1188586	EDA	fast multilevel floorplanning for large scale modules	2004	-6.8394474445838584	11.233290145696053	1188613
1189185	AI	the logic of optics and the optics of logic	2004	-7.130139770938038	10.833835077174893	1189212
1189673	DB	an efficient algorithm for enumerating minimal pathsets in communication networks	2012	-7.157013403667659	9.720515041659056	1189700
1190876	EDA	a hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in ssta	2009	-6.53146205880968	10.472250329001453	1190903
1191152	EDA	lazy man's logic synthesis	2012	-6.4064892927263335	10.485600438323457	1191179
1191243	Theory	minimal shift-register realizations of sequential machines	1965	-7.1168429733133305	9.721398342849858	1191270
1191551	EDA	universal base functions and modules for realizing arbitrary switching functions	1972	-7.0618848852609615	10.11376445444637	1191578
1191900	Arch	energy and peak-current per-cycle estimation at rtl	2003	-6.079459292729587	11.275253016788636	1191927
1192834	AI	a conjunctive canonical expansion of multiple-valued functions	2002	-7.181099410402203	9.744183394085855	1192861
1193519	EDA	optimizing an ldo voltage regulator by evolutionary algorithms considering tolerances of the circuit elements	2015	-5.768643350403282	9.663262378910071	1193546
1194408	EDA	synthesis of sequential machines with reduced testing cost	1994	-5.62728319383494	10.325502162635576	1194435
1195003	EDA	automatic variable-width routing for vlsi	1983	-7.161236907139102	11.280844202785433	1195030
1195319	EDA	on properties of algebraic transformation and the multifault testability of multilevel logic	1989	-5.891895668682383	10.276316200531012	1195346
1195752	EDA	symbolic analysis of large linear circuits with the bilinear-splitting transformation	1995	-6.046021224595855	10.285708514165568	1195779
1196217	EDA	improved path recovery in pseudo functional path delay test using extended value algebra	2017	-5.7027450303066125	11.041696025774096	1196244
1196551	Arch	a new test data compression scheme for multi-scan designs	2007	-5.957752009641464	11.144352462196418	1196578
1197089	EDA	positive davio-based synthesis algorithm for reversible logic	2011	-6.728360607832041	10.483361461891274	1197116
1197114	EDA	macro-cell placement for analog physical designs using a hybrid genetic algorithm with simulated annealing	2005	-7.048002427626223	11.151613875958187	1197141
1197604	EDA	easily testable pla-based fsms	1993	-5.62600076513893	10.30746815743357	1197631
1198082	Vision	statistical resistance to detection	1992	-5.675875471165647	10.815322245608957	1198109
1198092	EDA	an enhanced path delay fault simulator for combinational circuits	2011	-5.697497582358893	11.14943771914174	1198119
1198230	EDA	on maximizing the fault coverage for a given test length limit in a synchronous sequential circuit	2004	-5.708874425730946	10.597404912227264	1198257
1200412	Robotics	design for strong testability of rtl data paths to provide complete fault efficiency	2000	-5.524117512628923	11.250783001640446	1200439
1201592	EDA	a real delay switching activity simulator based on petri net modeling	2002	-5.724990219948396	11.106922728063537	1201619
1201637	EDA	implication and evaluation techniques for proving fault equivalence	1999	-5.460258133556813	10.388903401311858	1201664
1201778	Theory	using consensusless covers for fast operating on boolean functions	1994	-6.962582714509632	9.87472466455792	1201805
1201975	EDA	pinpoint: an algorithm for enhancing diagnostic resolution using capture cycle power information	2013	-5.402578307073619	10.855036296599405	1202002
1202797	EDA	gradient-based optimization of custom circuits using a static-timing formulation	1999	-6.126898311358559	10.903147100854335	1202824
1205163	Embedded	structural factors in the fault diagnosis of combinational networks	1971	-5.625347526856174	10.08682473152034	1205190
1206225	Logic	embedding and assembling techniques for spatial computing structure design using decision trees and diagrams	2006	-6.954242519749753	10.013498263387794	1206252
1206370	EDA	analog performance space exploration by normal-boundary intersection and by fourier–motzkin elimination	2007	-5.951622658804965	10.198507457188326	1206397
1206507	EDA	a method of diagnosing single stuck-at faults in combinational circuits	1992	-5.464569174023254	10.608984314776581	1206534
1207713	EDA	a depth-first branch-and-bound algorithm for optimal pla folding	1982	-7.227466246309043	10.354910059648667	1207740
1207929	EDA	test generation for single and multiple stuck-at faults of a combinational circuit designed by covering shared robdd with clbs	2007	-5.735615532545027	10.692185751913645	1207956
1208168	EDA	acceleration of test generation for sequential circuits using knowledge obtained from synthesis for testability	2007	-5.5415942867583725	10.396974627689287	1208195
1209054	EDA	using conjugate symmetries to enhance gate-level simulations	2006	-5.963960907287638	10.218539327373476	1209081
1209516	EDA	random testing of interconnects in a boundary scan environment	1994	-5.331584062657377	11.284130629396872	1209543
1209665	EDA	heuristic technology mapper for lut based fpgas	1999	-6.496061300279537	11.100343514334279	1209692
1210305	EDA	: identifying redundant gate replacements in verification by error modeling	2001	-5.687975487900529	10.558374376768947	1210332
1211090	EDA	test pattern generation for stuck-open faults using stuck-at test sets in cmos combinational circuits	1989	-5.6672353034266925	11.226005670734812	1211117
1211207	EDA	exact logic and fault simulation in presence of unknowns	2014	-5.5101405765168945	10.748489373270994	1211234
1211888	Embedded	algebraic fault analysis for constrained combinational networks	1971	-5.508023858179382	10.300605871146905	1211915
1211921	EDA	a meet-in-the-middle algorithm for fast synthesis of depth-optimal quantum circuits	2013	-7.052702224908245	10.143947498625772	1211948
1212214	HCI	extracting precise diagnosis of bridging faults from stuck-at fault information	2003	-5.32975364759193	10.746241627913252	1212241
1212290	Theory	testing vlsi regular arrays	1995	-5.430663718353597	10.77793681659276	1212317
1212965	EDA	block-based quantum-logic synthesis	2011	-7.124710774145592	10.276029992254516	1212992
1213259	EDA	fast optimization of nano-cmos mixed-signal circuits through accurate metamodeling	2011	-5.95798808628279	10.398200697709786	1213286
1213927	Theory	a functional canonical form	1959	-7.109179540960199	9.780197228683393	1213954
1214040	EDA	application of mo-tribes to the design of analog electronic circuits	2009	-5.831507170695215	9.682557357592703	1214067
1214198	EDA	syndrome-testability can be achieved by circuit modification	1981	-6.008898309200388	10.582076709978976	1214225
1214482	EDA	a universal stt state assignment method for pulse input asynchronous sequential circuits	1971	-5.678867168980071	10.230793990384207	1214509
1214634	EDA	technology mapping for fpgas with complex block architectures by fuzzy logic techniques	1995	-5.994576374769639	10.271440299359897	1214661
1215550	Arch	general decomposition of incompletely specified sequential machines with multi-state behavior realization	2004	-5.943396109006046	9.806373795352657	1215577
1215650	EDA	synthesis by spectral translation using boolean decision diagrams	1996	-6.379519301073674	10.248401472885547	1215677
1215961	EDA	built-in generation of functional broadside tests considering primary input constraints	2014	-5.584518642161008	11.183218140579825	1215988
1216161	EDA	on the complexity of encoding in analog circuits	1996	-6.858060686338832	10.425794151585011	1216188
1216706	EDA	finding a small set of longest testable paths that cover every gate	2002	-6.380761670462598	10.724046853037963	1216733
1217393	EDA	a one-pass test-selection method for maximizing test coverage	2015	-5.435125213938763	11.003665795703393	1217420
1217990	EDA	an efficient algorithm for exact computation of system and survival signatures using binary decision diagrams	2017	-6.046265296031307	9.835324794678376	1218017
1218192	EDA	semiconcurrent online testing of transition faults through output response comparison of identical circuits	2009	-5.5010359822576165	10.907892858363937	1218219
1218445	EDA	parasitic-aware design and optimization of a fully integrated cmos wideband amplifier	2003	-5.8464695543252105	9.929063054447083	1218472
1218620	EDA	an accurate and efficient yield optimization method for analog circuits based on computing budget allocation and memetic search technique	2010	-6.004715579004532	9.978110779163853	1218647
1218817	EDA	global objectives for standard cell placement	2001	-6.919283162615111	11.21277556162334	1218844
1219432	EDA	yield optimization using k-means clustering algorithm to reduce monte carlo simulations	2016	-6.107495554721969	10.367767484468454	1219459
1219475	EDA	an evolutionary synthesis algorithm to design optimum performance cmos rfsscas	2007	-5.746572450060658	9.68511442452399	1219502
1219959	Vision	realization of fault-tolerant and fail-safe sequential machines	1977	-5.555913405744686	10.582349812117751	1219986
1220338	EDA	identification of robust untestable path delay faults	1995	-5.589816956848675	10.744216178317716	1220365
1220379	Logic	an improved input-output encoding approach for functional decomposition	2001	-6.493239793860044	10.081072209652328	1220406
1220662	EDA	maximizing the weighted switching activity in combinational cmos circuits under the variable delay model	1997	-6.091425583544242	11.036967804251562	1220689
1220790	EDA	a unified approach to test generation and test data volume reduction	2006	-5.477993321070434	11.209521127115858	1220817
1221130	Logic	decomposition and isomorphism of logical systems	2012	-7.040048673878673	9.383888533565136	1221157
1221869	Theory	a multi-objective evolutionary algorithm for channel routing problems	2007	-6.896036437308124	10.45259612081782	1221896
1223015	EDA	compaction of pass/fail-based diagnostic test vectors for combinational and sequential circuits	2006	-5.560401027763701	10.484907623079524	1223042
1223105	EDA	synthesis of circuits derived from decision diagrams-combining small delay and testability	1999	-5.73602981766644	10.279593582387307	1223132
1223586	EDA	notes on majority boolean algebra	2016	-7.035676699733644	10.240681740624279	1223613
1224080	EDA	on the calculation of optimal clocking parameters in synchronous circuits with level-sensitive latches	1989	-6.598584591188997	11.188702078612774	1224107
1224319	Logic	solving constraints on the invisible bits of the intermediate result for floating-point verification	2005	-5.914928903048727	10.038342382325485	1224346
1224623	EDA	atpg for reversible circuits using simulation, boolean satisfiability, and pseudo boolean optimization	2011	-5.855505292043572	10.280766603502244	1224650
1224645	EDA	a random and pseudo-gradient approach for analog circuit sizing with non-uniformly discretized parameters	2008	-6.343006381379218	10.57143971959632	1224672
1225709	Theory	synthesis of reversible asynchronous cellular automata for pattern generation with specific hamming distance	2012	-6.714741068987789	11.127428137425207	1225736
1225738	EDA	automatic derivation of timing constraints by failure analysis	2002	-5.5296894325911055	10.12688593771243	1225765
1226529	EDA	afsem: advanced frequent subcircuit extraction method by graph mining approach for optimized cell library developments	2016	-6.874229575962162	11.190968412284969	1226556
1227386	EDA	scan-bist based on transition probabilities	2004	-5.681533261894461	10.646014608099968	1227413
1227561	Vision	optimal robust compression of test responses	1990	-5.688094395605397	10.83973615772104	1227588
1228545	EDA	faster solution of nonlinear equations using logical effort method and curve fitting in low power design	2009	-6.528304490237337	10.470237225315957	1228572
1228683	EDA	freezeframe: compact test generation using a frozen clock strategy	1999	-5.6145589385350325	10.913409260122917	1228710
1228778	EDA	reducing test dat volume using lfsr reseeding with seed compression	2002	-6.4831541909153625	10.680797149868301	1228805
1229178	EDA	nearest neighbour based synthesis of quantum boolean circuits	2007	-6.835960259153845	10.130340764611873	1229205
1229724	EDA	efficient test compaction for combinational circuits based on fault detection count-directed clustering	2007	-5.723471146875496	10.89922823568926	1229751
1231548	EDA	resynthesis of combinational circuts for path count reduction and for path delay fault testability	1996	-5.611443535271691	11.062288517027302	1231575
1231922	EDA	delay abstraction in combinational logic circuits	1995	-6.704663892452363	10.193894570123778	1231949
1232462	EDA	analysis of cyclic combinational circuits	1994	-5.533633376552663	10.186843024136556	1232489
1232788	EDA	covering of transient simulation of feedback-free circuits by binary analysis	2006	-7.189389838563906	10.204630346682563	1232815
1233495	Arch	test generation for mixed-signal devices using signal flow graphs	1996	-5.359731143070562	10.880369555297621	1233522
1233682	EDA	high sensitivity test signatures for unconventional analog circuit test paradigms	2013	-5.428470465199993	10.968712070894773	1233709
1233731	EDA	a global feedback detection algorithm for vlsi circuits	1990	-6.253431140225298	10.591516383709395	1233758
1233862	EDA	creating hard problem instances in logic synthesis using exact minimization	1999	-6.155610528321962	10.141291931360943	1233889
1235322	EDA	optimization based on surrogate modeling for analog integrated circuits	2012	-6.389273714794081	10.609882734283282	1235349
1235668	EDA	sequential test generation at the register-transfer and logic levels	1990	-5.35371122219036	10.449592757365199	1235695
1235701	EDA	a novel negative-correlation redundancy evolutionary framework based on stochastic ranking for fault-tolerant design of analog circuit	2013	-5.348561868950385	9.467000391059727	1235728
1237458	EDA	optimization of asynchronous sequential circuit realizations	1974	-6.115074490441941	9.851497060624128	1237485
1237478	Theory	verification of arithmetic circuits by comparing two similar circuits	1996	-6.868893437225807	10.326640596751645	1237505
1237982	EDA	implementation of a symbolic circuit simulator for topological network analysis	2006	-5.3002887897176585	10.146943678631237	1238009
1238008	AI	labeled rough partitions - a new general purpose representation for multiple-valued functions and relations	2001	-6.6907657224239	9.718801635958453	1238035
1238358	DB	extending the definition of prime compatibility classes of states in incomplete sequential machine reduction	1969	-6.8854706826846375	9.534062695932311	1238385
1238399	EDA	testability analysis of synchronous sequential circuits based on structural data	1989	-5.529398823229246	10.648748921813594	1238426
1238593	EDA	some properties of ternary threshold logic	1964	-7.126849386262938	9.694929450885251	1238620
1238998	EDA	a power optimization method for cmos op-amps using sub-space based geometric programming	2010	-6.632680834492023	10.802058339960814	1239025
1240043	Logic	fast multilevel & always cancelation-free method for large electric networks exact symbolic analysis	2012	-5.727807784013715	9.883687680561478	1240070
1240218	Theory	realization of elementary cellular automata with random minimal memory	2017	-7.099966843786861	10.063727936853027	1240245
1240602	EDA	a new hierarchical layout compactor using simplified graph models	1992	-7.139882405491254	11.105316502172933	1240629
1241333	EDA	procedures for identifying undetectable and redundant faults in synchronous sequential circuits	1999	-5.4824052474881935	10.703278187229984	1241360
1241553	EDA	asynchronous sequential switching circuits with unrestricted input changes	1970	-5.73398561714015	9.858106923490306	1241580
1241623	AI	test generation for (sequential) multi-valued logic networks based on genetic algorithm	1998	-5.501702304171867	10.357535508075328	1241650
1241730	EDA	mixed-level sequential test generation using a nine-valued relaxation algorithm	1990	-5.6286175622220735	10.681421768194038	1241757
1242156	EDA	timing-based delay test for screening small delay defects	2006	-5.570913825309435	11.095521243274598	1242183
1243005	EDA	test set embedding in a built-in self-test environment	1989	-5.736566846451825	10.811042459047956	1243032
1243395	EDA	state minimization of incompletely specified sequential machines	1974	-6.770331571373867	9.588040296856212	1243422
1243843	EDA	a probabilistic model for path delay fault testing	2000	-5.731033259487847	11.259485856960346	1243870
1243861	Theory	generic universal switch blocks	2000	-7.067733635704742	11.135613599208536	1243888
1245042	EDA	esop-based toffoli network generation with transformations	2010	-6.800337827496167	10.335626883944547	1245069
1245160	EDA	heuristic algorithm of two-level minimization of fuzzy logic functions	2014	-6.97938479582812	10.123764189893793	1245187
1245510	EDA	an algorithm for quantum template matching	2014	-6.49791333684106	10.171334711299817	1245537
1245738	EDA	multi-level logic optimization using binary decision diagrams	1989	-6.276032047662388	10.057568169620543	1245765
1246246	Logic	detecting state coding conflicts in stg unfoldings using sat	2003	-5.404295000365733	9.821782551324407	1246273
1246551	EDA	a new approach for factorizing fsm's	1994	-6.287386166974593	10.043417465583074	1246578
1246590	EDA	integrated synthesis of linear nearest neighbor ancilla-free mct circuits	2016	-6.85552488198931	10.420212667120786	1246617
1247140	EDA	performance-driven technology mapping for heterogeneous fpgas	2000	-6.996722741195043	11.243033841416278	1247167
1247220	AI	simplification of the covering problem with application to boolean expressions	1970	-7.1761954283469525	9.466442221350091	1247247
1247639	Embedded	improving x-tolerant combinational output compaction via input rotation	2015	-5.756303067965192	10.938859303166542	1247666
1247869	EDA	efficient space/time compression to reduce test data volume and testing time for ip cores	2005	-5.775913759757676	11.168866371899707	1247896
1248126	ML	the word-level models for efficient computation of multiple-valued functions. part 1: lar based model	2002	-7.041884547028255	10.044659756457401	1248153
1251694	EDA	xwrc: externally-loaded weighted random pattern testing for input test data compression	2005	-5.863810709236349	11.17500173951253	1251721
1251860	Crypto	parallel pseudorandom sequences for built-in test	1984	-5.7083415997118605	10.678143355877124	1251887
1252955	EDA	heuristic synthesis of multi-terminal bdds based on local width/cost minimization	2009	-6.100121926811045	10.102887781631924	1252982
1253552	Robotics	a per-test fault diagnosis method based on the x-fault model	2006	-5.3005323292019115	10.64407469700233	1253579
1253716	EDA	investigation of simulation-based verification methods for descriptions with functional indeterminacy	2012	-5.715620683373976	9.867123219456383	1253743
1254205	EDA	scan to nonscan conversion via test cube analysis	2013	-5.648920930781583	11.182883643475176	1254232
1254737	EDA	simplification of fully delay testable combinational circuits	2015	-6.281753008428287	10.32628957198724	1254764
1254916	EDA	optimum functional decomposition for lut-based fpga synthesis	2000	-6.7370760982762015	10.281706247208957	1254943
1255205	Logic	semi-external ltl model checking	2008	-7.178877083158268	9.41029029862621	1255232
1255783	Theory	test points selection for analog fault dictionary techniques	2009	-5.890293960245378	10.089541832325452	1255810
1256303	NLP	a constraint satisfaction algorithm for the automated decryption of simple substitution ciphers	1988	-6.74277827230365	9.452134811237537	1256330
1256564	EDA	fast optimization of nano-cmos voltage-controlled oscillator using polynomial regression and genetic algorithm	2013	-6.130417989607209	10.422229720831183	1256591
1256849	EDA	a synthesis method for quaternary quantum logic circuits	2012	-7.0979391641440355	10.917680015843425	1256876
1257176	EDA	on fault testing for reversible circuits	2008	-6.502251792455662	10.270031282492075	1257203
1257700	EDA	an algorithm for synthesis of reversible logic circuits	2006	-6.639166121329776	10.238274554894193	1257727
1257953	EDA	fault detection and diagnosis of k-ucp circuits under totally observable condition	1990	-5.857283375942424	10.700457820101873	1257980
1258035	EDA	reduction in the number of lut elements for control units with code sharing	2010	-5.784243145899531	11.040988837816453	1258062
1258792	EDA	combining gas and symbolic methods for high quality tests of sequential circuits	2001	-5.37763892341947	10.235232334172471	1258819
1258864	ML	test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (fdr) codes	2003	-6.253810252471705	10.947550333421171	1258891
1259670	EDA	signal representation guided synthesis using carry-save adders for synchronous data-path circuits	2001	-6.747786897433751	11.259772927671795	1259697
1259965	EDA	on constrained pin-mapping for fpga-pcb codesign	2006	-6.653332517958537	11.25927090187569	1259992
1260039	Robotics	a genetic algorithm for vlsi floorplanning	2000	-6.432962610886137	10.07354988356402	1260066
1260399	EDA	a new approach to the design of built-in self-testing plas for high fault coverage	1988	-5.518318752674377	11.11702269685244	1260426
1260902	EDA	variables bounding based retiming algorithm	2002	-6.577655062937922	10.937411165071769	1260929
1261060	AI	fault diagnosis using state information	1996	-5.3605991252933824	10.785532686008988	1261087
1261236	EDA	analysis of error-detection possibilities of ced circuits based on hamming and berger codes	2013	-6.11267199152754	10.7316324650677	1261263
1261327	EDA	reducing the physical design cycle by means of topological placement with hard timing restraints	1993	-7.127981515824548	10.927193774748389	1261354
1261863	EDA	variability-aware, discrete optimization for analog circuits	2012	-6.106687803243245	10.1243467968216	1261890
1262100	EDA	improving structural fsm traversal by constraint-satisfying logic simulation	2002	-5.345423921048881	10.078575639341974	1262127
1262576	Theory	path detection in multidimensional iterative arrays	1967	-7.110642177059464	9.501156609224566	1262603
1262886	EDA	fault-tolerant asynchronous networks	1973	-5.674033458764124	9.56096515094166	1262913
1263196	ML	fault dictionary compaction by output sequence removal	1994	-5.623695684513613	10.768684393163182	1263223
1263581	EDA	a synthesis method to propagate false path information from rtl to gate level	2010	-5.36771556546187	10.797432056897378	1263608
1264015	EDA	on necessary and nonconflicting assignments in algorithmic test pattern generation	1994	-5.540375515146033	10.154660937483415	1264042
1264192	EDA	defect-aware soc test scheduling	2004	-5.647823305788194	11.276326046504865	1264219
1265480	EDA	efficient exact and heuristic minimization of hazard-free logic	1998	-6.198550246906768	9.903669086771265	1265507
1265647	EDA	simulation and generation of iddq tests for bridging faults in combinational circuits	1993	-5.504870268870699	10.766123313579895	1265674
1266202	EDA	simulation-based optimization of cciis' performances in weak inversion	2010	-6.2702544667185585	10.361228225585167	1266229
1267449	EDA	the analysis and design of a class of quotient digit selectors	1972	-6.819769072551415	10.203270863480931	1267476
1267927	ML	a solvable class of quadratic 0-1 programming	1992	-6.9494112555197445	10.296619779626075	1267954
1267969	EDA	automated optimal design of switched-capacitor filters	2002	-5.645327341994332	10.367696295879764	1267996
1268868	EDA	a direct method for optimal vlsi realization of deeply nested n-d loop problems	2013	-6.95997603550475	10.52211108623132	1268895
1268921	EDA	sigma: a simulator for segment delay faults	1996	-5.750213499402553	10.616444020094594	1268948
1269179	EDA	a systematic design method for two-variable numeric function generators using multiple-valued decision diagrams	2010	-6.854644621887273	10.120208307351866	1269206
1269346	EDA	automatic synthesis of rf front-end blocks using multi-objective evolutionary techniques	2016	-5.760632438530498	9.837705424198827	1269373
1269447	Robotics	on the implementation of a margolus neighborhood cellular automata on fpga	2003	-6.113039281819222	9.507127483284007	1269474
1271253	EDA	input variable assignment and output phase optimization of pla's	1984	-6.699206869378303	10.364516320330123	1271280
1271403	EDA	a unified framework for equivalence verification of datapath oriented applications	2009	-6.094302251405718	9.868512503041496	1271430
1271699	EDA	adaptive sparse matrix indexing technique for simulation of electronic circuits based on λ-calculus	2015	-6.825726247215765	9.632872884915924	1271726
1271904	EDA	on random pattern generation with the selfish gene algorithm for testing digital sequential circuits	2004	-6.001623530641331	10.852941135241988	1271931
1271935	Metrics	a stochastic approach for the analysis of fault trees with priority and gates	2014	-5.984411104967892	10.872515416726095	1271962
1272594	EDA	a flow graph technique for dft controller modification	2005	-5.515873574879387	10.824934681057906	1272621
1273174	EDA	a parallel genetic algorithm for performance-driven vlsi routing	1997	-7.1630967358763025	11.120450405438907	1273201
1273235	EDA	automated logic synthesis of random-pattern-testable circuits	1994	-5.735748190091129	10.652153984362569	1273262
1273359	EDA	timing optimization on mapped circuits	1991	-6.75147806854877	11.118391518543275	1273386
1273517	EDA	accurate x-propagation for test applications by sat-based reasoning	2012	-5.553003999080207	10.780724712785648	1273544
1273631	EDA	forward-looking reverse order fault simulation for $n$ -detection test sets	2009	-5.513392469765022	10.618878029858523	1273658
1273654	EDA	sensitivity analysis in the optimal sizing of analog circuits by evolutionary algorithms	2010	-6.218997434207468	10.104648654420906	1273681
1274331	EDA	characteristic states and cooperative game based search for efficient sequential atpg and design validation	2006	-5.437691654923718	10.30147822624848	1274358
1274451	EDA	a deterministic bist scheme based on edt-compressed test patterns	2015	-5.695376806318586	11.144754943796856	1274478
1274640	EDA	atv: an abstract timing verifier	1988	-5.703479262641733	11.173898917488954	1274667
1274887	EDA	collective test generation and test set compaction	1995	-5.398940737065351	10.094745612591492	1274914
1275080	EDA	logic and physical synthesis of cell arrays	2007	-6.413466455209613	10.478649955556461	1275107
1275676	EDA	logic synthesis for look-up table based fpgas using functional decomposition and support minimization	1995	-6.491309870275852	10.2290124766358	1275703
1275776	EDA	a new atpg algorithm to limit test set size and achieve multiple detections of all faults	2002	-5.6502525920517614	10.724159630541607	1275803
1276486	EDA	comprehensive improved simulated annealing optimization for floorplanning of heterogeneous 3d networks-on-chip	2015	-6.175153353174548	10.490465976081556	1276513
1276807	EDA	boolean matching for incompletely specified functions	1995	-6.511140462893144	10.279607250297797	1276834
1276813	EDA	test point placement to simplify fault detection	1974	-6.53518424843818	10.671913970131444	1276840
1277460	EDA	a fast, accurate, and non-statistical method for fault coverage estimation	1998	-5.621394120476018	10.921369836780476	1277487
1278134	EDA	novel spectral methods for built-in self-test in a system-on-a-chip environment	2001	-5.6050586615743665	11.107420317107854	1278161
1280306	EDA	minimization of quantum multiple-valued decision diagrams using data structure metrics	2009	-6.660008507652496	9.940328257349114	1280333
1282047	AI	linearmerge: efficient computation of minimal hitting sets for conflict sets in a linear structure	2018	-5.897925074845753	9.917815367961527	1282074
1282060	EDA	incorporating performance and testability constraints during binding in high-level synthesis	1996	-6.146923190760334	10.860491139794934	1282087
1283035	EDA	test cost reduction through a reconfigurable scan architecture	2004	-5.315134737639382	11.268230276172874	1283062
1283065	Visualization	is there any advantage of ternary logic as compared with binary?	1970	-6.516578998546041	9.801498668789176	1283092
1283288	Logic	skip techniques for high-speed carry-propagation in binary arithmetic units	1961	-6.953888527694267	10.279416719069305	1283315
1283585	AI	recursive learning: an attractive alternative to the decision tree for test genration in digital circuits	1992	-6.017559870559603	10.043904823030976	1283612
1283686	EDA	equivalence checking using trace partitioning	2015	-5.340825453330298	10.152100629552855	1283713
1283699	EDA	accumulator based 3-weight pattern generation	2012	-5.992797987520437	11.256995150023572	1283726
1283880	EDA	an efficient cut enumeration for depth-optimum technology mapping for lut-based fpgas	2009	-6.9176880849857625	10.581652210829724	1283907
1284208	EDA	preventing and masking trojan circuits triggering out of working area	2017	-5.501780894669785	10.714282095296515	1284235
1284239	EDA	checking delay-insensitivity: 104 gates and beyond	2002	-5.59804390090692	10.929524686022193	1284266
1284510	EDA	design of efficient quantum circuits using nearest neighbor constraint in 2d architecture	2017	-6.896394521023816	10.614880033949149	1284537
1285293	EDA	a fault model for plas	1991	-5.661476835211425	10.76210635020052	1285320
1285584	Theory	a 3-state asynchronous ca for the simulation of delay-insensitive circuits	2012	-7.10676767364277	9.727582474182537	1285611
1286340	EDA	efficient variable ordering using abdd based sampling	2000	-6.044597747821782	10.034778421600798	1286367
1286621	EDA	exact stuck-at fault classification in presence of unknowns	2012	-5.409851760001604	10.563590460411648	1286648
1286717	EDA	multilevel circuit partitioning	1997	-7.072000184022263	10.885325825033547	1286744
1286973	EDA	removing user specified false paths from timing graphs	2000	-6.3247385514403085	10.502668082000142	1287000
1287753	EDA	verifying analog oscillator circuits using forward/backward abstraction refinement	2006	-6.29382388045521	10.755311888256076	1287780
1288236	EDA	an efficient algorithm for sequential generation of failure states in a network with multi-mode components	2002	-6.4245380976831	9.470618045995831	1288263
1288301	EDA	automatic test pattern generation for multiple missing gate faults in reversible circuits - work in progress report	2017	-5.320447846968227	11.0645066660788	1288328
1288872	EDA	multiple-fault diagnosis based on single-fault activation and single-output observation	2006	-5.384762689589455	10.918039279186935	1288899
1289242	EDA	a novel approach to random pattern testing of sequential circuits	1998	-5.793684931972329	10.696260302847888	1289269
1289249	EDA	on concurrent error detection with bounded latency in fsms	2004	-6.5490611616082415	10.974820275442102	1289276
1289579	EDA	simultaneous signature and syndrome compression	1988	-6.167873568865702	10.570537824281248	1289606
1290273	Vision	accelerating motion analysis algorithms with a pixel change-driven scheme	2009	-5.605412205855251	10.904868869580216	1290300
1290740	Theory	square root of “not”: a major difference between fuzzy and quantum logics	2008	-6.62738032457134	9.4814146571062	1290767
1291549	EDA	crosstalk minimization in logic synthesis for pla	2004	-6.4376902806058895	11.102979988628089	1291576
1291702	EDA	random testability of redundant circuits	1991	-5.503768940839901	10.457017676576497	1291729
1292040	Crypto	on-chip test embedding for multi-weighted random lfsrs	1998	-6.028225206287876	10.692459182492144	1292067
1292671	EDA	synthesis of clock gating logic through factored form matching	2012	-5.877135686259037	10.588063728241758	1292698
1292780	EDA	atpg for ultra-large structured designs	1990	-5.367698507636086	10.761727743439005	1292807
1293771	EDA	exclusive test and its applications to fault diagnosis	2003	-5.33005929988455	10.599487303637122	1293798
1294680	EDA	an efficient zero-aliasing space compactor based on elementary gates combined with xor gates	2013	-5.861885160059599	10.753536575057495	1294707
1294780	EDA	adaptation of an event-driven simulation environment to sequentially propagated concurrent fault simulation	2001	-5.516167540880059	11.033616611852123	1294807
1295061	EDA	logic simulation and fault collapsing with shared structurally synthesized bdds	2014	-5.726627995224736	10.282190634597498	1295088
1295390	EDA	optimal quantum circuits of three qubits	2012	-6.761314914920366	10.324106728646354	1295417
1295440	EDA	multiple fault detection in fan-out free circuits using minimal single fault test set	1996	-5.717020561853889	10.783749083221615	1295467
1295513	EDA	pdf testability of the circuits derived by special covering robdds with gates	2013	-6.068124392413039	10.21040614713907	1295540
1295695	EDA	area-oriented technology mapping for lut-based logic blocks	2017	-5.8043079204261145	10.703166788119434	1295722
1296014	EDA	on using twisted-ring counters for test set embedding in bist	2001	-5.343167498830795	11.281831300113584	1296041
1296034	Logic	improving the theory of truth table verification of iterative logic arrays	1992	-6.771328567428397	10.380242601628057	1296061
1296362	EDA	synthesis and optimization procedures for robustly delay-fault testable combinational logic circuits	1990	-5.761575869711216	10.372197452009749	1296389
1297650	EDA	covering conditions and algorithms for the synthesis of speed-independent circuits	1998	-6.02823862788244	10.130473100731656	1297677
1297741	EDA	automated generation of layout and control for quantum circuits	2007	-6.775140034434718	10.919590223368669	1297768
1298112	EDA	quantum physical synthesis: improving physical design by netlist modifications	2010	-6.101159125728585	11.259036200981535	1298139
1298127	EDA	a fast graph-based alternative wiring scheme for boolean networks	2000	-6.5165242440338575	10.816706467644025	1298154
1298575	EDA	a two-step layout-in-the-loop design automation tool	2015	-5.527988133334183	10.974025685583658	1298602
1298692	EDA	finding the optimal variable ordering for binary decision diagrams	1990	-6.895214991185968	10.101785190633695	1298719
1298905	EDA	fast factorization method for implicit cube set representation	1996	-6.434954800996728	10.058139133823634	1298932
1299250	Logic	whirlpool plas: a regular logic structure and their synthesis	2002	-6.112317514791969	10.923780898348658	1299277
1299731	EDA	an efficient linear time algorithm for scan chain optimization and repartitioning	2002	-6.940884645489937	10.92791507313632	1299758
1300719	Theory	a class of boolean functions with linear combinational complexity	1975	-7.104662737191745	9.835202369612915	1300746
1301009	EDA	logic bist using constrained scan cells	2004	-5.577186041790039	11.049998614611956	1301036
1301323	AI	linearity of word-level representations of multiple-valued networks	2004	-6.213776343439957	9.837804578200858	1301350
1302245	EDA	necessary and sufficient conditions for hazard-free robust transistor stuck-open-fault testability in multilevel networks	1992	-5.4682163782455815	10.736387553210443	1302272
1302524	EDA	resynthesis of combinational logic circuits for improved path delay fault testability using comparison units	2001	-5.840008029940834	10.64526334372319	1302551
1302699	EDA	a design-driven partitioning algorithm for distributed verilog simulation	2007	-6.815853308770527	10.965625724792952	1302726
1302842	EDA	minimal test set generation for fault diagnosis in r-valued plas	1998	-5.677053102274244	10.530164683582028	1302869
1303167	ML	testability properties of divergent trees	1997	-5.865744164413918	10.438668347655806	1303194
1303806	EDA	towards binary circuit models that faithfully capture physical solvability	2015	-5.352596006455204	9.726871103175997	1303833
1303817	EDA	design for diagnosability of linear digital filters using time-space expansion	1994	-5.4024023464566095	10.921308822066317	1303844
1305574	Theory	evolutionary algorithms for group/non-group decision in periodic boundary ca	2006	-6.0536776471021225	9.369454083621278	1305601
1305804	Visualization	systematic procedures for realizing synchronous sequential machines using flip-flop memory: part i	1969	-6.34467627195976	10.015142022630775	1305831
1306228	EDA	fast computation of data correlation using bdds	2003	-5.777603831686464	10.681051671763882	1306255
1308308	EDA	complete solution of boolean equations	1980	-7.0148436093402085	9.642183896514306	1308335
1308604	EDA	structural diagnosis of interconnects by coloring	1998	-5.6661625908155475	10.499735820180527	1308631
1308885	Arch	nonlinear binary codes and their utilization for test	2018	-7.122871483535152	10.441073261035141	1308912
1309097	SE	a simulation-based test generation scheme using genetic algorithms	1993	-5.6159825063479465	10.464356841373435	1309124
1310651	ML	generation of an ordered sequence of test vectors for single state transition faults in large sequential machines	2001	-5.558896304814278	10.495581422647883	1310678
1311156	EDA	a graph approach to dft hardware placement for robust delay fault bist	1995	-5.594581558365084	11.155707592812517	1311183
1311549	EDA	realization of digital fuzzy operations using multi-valued fredkin gates	2006	-7.020564275828026	10.266391108799805	1311576
1312460	EDA	cpld-oriented synthesis of finite state machines	2009	-6.369152725552606	10.657411170329805	1312487
1312643	EDA	improving the efficiency of circuit-to-bdd conversion by gate and input ordering	2002	-6.287072054276093	10.182707547033765	1312670
1313288	EDA	test point insertion for compact test sets	2000	-5.366229707637298	10.717333010416082	1313315
1313356	EDA	optimization of area under a delay constraint in digital filter synthesis using sat-based integer linear programming	2006	-7.0456996089821065	10.706106164964053	1313383
1313433	Metrics	probability of state transition errors in a finite state machine containing soft failures	1984	-6.2625297161342095	10.271016459047868	1313460
1314102	EDA	delay fault coverage and performance tradeoffs	1993	-5.605967359392741	10.797141288481042	1314129
1314491	EDA	a fast symbolic transformation based algorithm for reversible logic synthesis	2016	-6.1497036783089865	9.94836267789494	1314518
1315226	EDA	toward unification of synthesis and verification in topologically constrained logic design	2015	-5.4455896068308425	10.219767379738578	1315253
1315527	PL	exorcism-mv-2: minimization of exclusive sum of products expressions for multiple-valued input incompletely specified functions	1993	-6.790581009447728	10.05209707425178	1315554
1315730	EDA	dynamic hazards and speed independent delay model	1996	-5.50644554210977	10.576710246175608	1315757
1315778	EDA	a gauss-elimination based prpg for combinational circuits	1995	-5.737108953009838	10.726020679837747	1315805
1315941	EDA	an efficient divide and conquer algorithm for exact hazard free logic minimization	1998	-5.919686432176348	9.783541188144307	1315968
1316235	EDA	effective signal restoration in post-silicon validation	2017	-5.677702680462389	10.812852845755758	1316262
1316498	EDA	mixing global and local competition in genetic optimization based design space exploration of analog circuits	2005	-5.8502165853388055	9.829618892377187	1316525
1316922	EDA	optimized layout of mos cells	1988	-5.677475693642785	10.491772373330377	1316949
1318185	EDA	efficient generation of test patterns using boolean difference	1989	-5.4636893124349815	10.194058020149642	1318212
1318775	Logic	exploiting symmetry of state tree structures for discrete-event systems with parallel components	2016	-6.849630034699652	9.44122076436064	1318802
1320204	Theory	extended binary nonlinear codes and their application in testing and compression	2017	-6.301330031200074	10.631500025047464	1320231
1320388	Theory	speed-efficiency-complexity tradeoffs in universal diagnosis algorithms	1981	-5.4110100592657915	9.562021117686383	1320415
1320670	Arch	a multi-dimensional pattern run-length method for test data compression	2009	-5.9405563612318435	11.258468328213839	1320697
1320745	EDA	evaluation and improvement of boolean comparison method based on binary decision diagrams	1988	-6.043324657067263	9.941196429632944	1320772
1320925	Arch	multiple codes state assignment and code length reduction for power minimization of finite state machines	2018	-6.161314666661824	11.041838203009156	1320952
1321231	EDA	automated generation of the optimal performance trade-offs of integrated inductors	2014	-5.9935296140023695	10.218965792947811	1321258
1321936	Embedded	a scheme for synchronizing high-speed logic part ii	1970	-6.303490476495326	10.021103229208713	1321963
1323889	EDA	an algorithm for hazard-free minimization of incompletely specified switching function	1994	-5.642382657671638	10.38852677109423	1323916
1324427	EDA	fast evaluation of test vector sets using a simulation-based statistical metric	2014	-5.517330995365459	11.24450936640526	1324454
1324620	EDA	efficient identification of multicycle false path	2006	-5.92248002366086	11.01142047249767	1324647
1324996	EDA	fault location based on circuit partitioning	1996	-5.3525675669507535	10.930708598804877	1325023
1325392	EDA	fault detection in redundant circuits	1967	-5.432330171497141	10.443997810272009	1325419
1325506	EDA	optimizing dd-based synthesis of reversible circuits using negative control lines	2014	-5.487499367977659	10.924357295551848	1325533
1325542	EDA	optimizing the mapping of reversible circuits to four-valued quantum gate circuits	2012	-6.7861681194421415	10.250024176497199	1325569
1326323	EDA	look-ahead schemes for nearest neighbor optimization of 1d and 2d quantum circuits	2016	-6.946725998836349	10.477769450406386	1326350
1327038	EDA	genie: a generalized array optimizer for vlsi synthesis	1986	-6.939374823023639	11.031481360852572	1327065
1327881	ML	logic optimization of mos networks	1991	-6.786307491246585	10.349423040861645	1327908
1328359	EDA	cost effective implementation of asynchronous two-level logic	2007	-6.176338846784858	10.582546526062703	1328386
1328469	EDA	structurally synthesized multiple input bdds for simulation of digital circuits	2009	-5.575565729834699	10.117170120778095	1328496
1328721	Logic	probabilistic modeling and fault analysis in sequential logic using computer simulation	1990	-5.776935294462129	10.559110137107591	1328748
1328782	EDA	a novel transition fault atpg that reduces yield loss	2005	-5.413997455888786	10.733254717542716	1328809
1329347	ML	a regularity-based hierarchical symbolic analysis method for large-scale analog networks	2001	-5.848350933964486	9.969718078178936	1329374
1329735	EDA	exploiting communication complexity for boolean matching	1996	-6.737293531866693	9.75131376283569	1329762
1330375	HCI	combined input test data volume reduction for mixed broadside and skewed-load test sets	2016	-5.582753961092979	11.034612249778009	1330402
1330495	Theory	an efficient approach to decomposition of multi-output boolean functions with large sets of bound variables	1998	-6.709621240798611	10.10348718813084	1330522
1330914	EDA	an analysis of parallel synchronous and conservative asynchronous logic simulation schemes	1994	-6.623237881895218	10.06844477830158	1330941
1331446	EDA	delay defect diagnosis using segment network faults	2007	-5.339363811315517	11.239759518178737	1331473
1331763	EDA	reseeding using compaction of pre-generated lfsr sub-sequences	2008	-5.743569425361737	10.492007006613546	1331790
1331849	EDA	annealing placement by thermodynamic combinatorial optimization	2004	-6.363436187240352	9.995620141770187	1331876
1333438	Embedded	reinn: efficient error resilience in artificial neural networks using encoded consistency checks	2018	-5.697165706877303	10.718524846770825	1333465
1333803	Theory	engineering multilevel graph partitioning algorithms	2011	-7.173812870074398	10.60842303672984	1333830
1334005	EDA	retiming for sequential circuits with a specified initial state and its application to testability enhancement	1995	-5.375983745548703	10.5223340350274	1334032
1334453	EDA	computing the initial states of retimed circuits	1993	-6.2773164720857135	10.773034079445376	1334480
1335426	EDA	a unified method to detect transistor stuck-open faults and transition delay faults	2006	-5.450836138362634	11.267014988302009	1335453
1335868	EDA	novel architectures for tsc/cd and sfs/scd synchronous controllers	1994	-5.751530370168593	10.939163128664424	1335895
1336767	EDA	statistical delay fault coverage estimation for synchronous sequential circuits	1998	-5.769865748774342	10.707293892994832	1336794
1336952	EDA	layer assignment for high-performance multi-chip modules	1994	-6.930043371724187	11.239761855707634	1336979
1336966	EDA	an extension of transformation-based reversible and quantum circuit synthesis	2016	-6.474683980169141	10.267319144879297	1336993
1336975	EDA	timing-independent testing of crosstalk in the presence of delay producing defects using surrogate fault models	2004	-5.656612442465638	11.137456078277197	1337002
1337042	Theory	maximum sequence test pattern generators with irreducible characteristic polynomials	2006	-6.433866280142032	10.641329784415415	1337069
1337553	EDA	test compression based on lossy image encoding	2011	-5.915704117643942	11.202100396611316	1337580
1337982	Logic	tautology checking using cross-controllability and cross-observability relations	1990	-5.521150860279073	9.932881826304099	1338009
1338058	EDA	on test data compression using selective don’t-care identification	2005	-5.86623810233035	11.069178368784977	1338085
1338275	EDA	sat-based resource binding for reducing critical path delays	2008	-6.389009127019192	10.678842855709984	1338302
1338286	EDA	on the detectability of scan chain internal faults an industrial case study	2008	-5.44887441054804	11.102594502684697	1338313
1340091	Theory	on the generation of weights for weighted pseudo random testing	1993	-6.041351147465832	10.436713895468367	1340118
1340316	EDA	cell assignment in hybrid cmos/nanodevices architecture using tabu search	2013	-6.902062579699594	11.205796825064962	1340343
1341402	EDA	a verification method for single-flux-quantum circuits using delay-based time frame model	2015	-5.678558384943303	11.039143621510824	1341429
1341439	Arch	a minimum cut based re-synthesis approach	2005	-6.8013374384283605	10.836729139547751	1341466
1341539	Theory	onn-column 0, 1-matrices with allk-projections surjective	1994	-6.786034863578372	10.220608630584822	1341566
1342003	Theory	spectral approach to verifying non-linear arithmetic circuits	2019	-6.242130007905892	9.900564096985807	1342030
1342123	EDA	z-dfd: design-for-diagnosability based on the concept of z-detection	2004	-5.566449651740706	10.502184881601645	1342150
1342246	EDA	a delay line circuit design for crosstalk minimization using genetic algorithm	2006	-5.881157187691923	10.170950454032251	1342273
1342287	EDA	a heuristic covering technique for optimizing average-case delay in the technology mapping of asynchronous burst-mode circuits	1996	-6.179023651896143	10.74540368594116	1342314
1342967	EDA	a new methodology for the design centering of ic fabrication processes	1989	-6.5389641558315255	10.936137520491481	1342994
1343197	EDA	floorplan-aware analog ic sizing and optimization based on topological constraints	2015	-6.227347915352883	11.036936131624772	1343224
1343204	Visualization	cellular interconnection arrays	1968	-6.999918094977689	10.336418809568947	1343231
1343653	HCI	the computer — my life	1993	-7.11456967186184	10.310212860616954	1343680
1344077	Visualization	multiple match resolvers: a new design method	1974	-6.10212511300174	10.381288060850565	1344104
1344772	EDA	on the minimization of average path lengths for heterogeneous mdds [multi-valued decision diagrams]	2004	-6.656190429518151	9.961779608491868	1344799
1344789	EDA	multi-objective optimization of doping profile in semiconductor design	2010	-6.073541445668156	9.806711552166348	1344816
1346216	EDA	characterizing, modeling, and analyzing soft error propagation in asynchronous and synchronous digital circuits	2015	-5.5669250829263	11.243823653780872	1346243
1346274	EDA	conflict driven techniques for improving deterministic test pattern generation	2002	-5.450781313566325	10.57986332030775	1346301
1346576	EDA	unknown-tolerance analysis and test-quality control for test response compaction using space compactors	2006	-5.601771301522003	10.902980323978818	1346603
1348748	EDA	efficient test pattern compression method using hard fault preferring	2008	-5.8341688633238205	11.020165247986505	1348775
1350372	EDA	decomposition of a system of incompletely specified boolean functions defined with a binary decision diagram	2014	-6.63482407673447	9.793823695702137	1350399
1351194	EDA	series-parallel functions and fpga logic module design	1996	-6.5923511719295815	10.934649595151262	1351221
1351486	Logic	five determinisation algorithms	2008	-7.181467670100808	9.504273662740744	1351513
1351768	EDA	error diagnosis of sequential circuits using region-based model	2005	-5.4380915328262045	10.819894894760928	1351795
1351944	Embedded	an efficient approach for memory repair by reducing the number of spares	2015	-5.443824828408072	11.09869546533942	1351971
1351990	EDA	are floorplan representations important in digital design?	2005	-6.971463094337594	10.915167583756975	1352017
1352184	EDA	fast timing driven placement using tabu search	1999	-6.801195742330598	10.933558148498582	1352211
1352186	AI	simplification in a satisfiability checker for vlsi applications	1993	-5.936888688560543	9.872474415087071	1352213
1352797	EDA	a scan-based delay test method for reduction of overtesting	2008	-5.5333146047246204	11.258122908356569	1352824
1353550	EDA	bist reseeding with very few seeds	2003	-5.774290064054192	10.822244562436943	1353577
1354069	AI	a hybrid evolutionary algorithm for multiobjective variation tolerant logic mapping on nanoscale crossbar architectures	2016	-6.8156599959662865	10.924116402984838	1354096
1354072	EDA	synthesis of analog circuits by genetic algorithms and their optimization by particle swarm optimization	2010	-5.502024499776338	9.736264245634358	1354099
1354527	Theory	design of nonlinear ca based tpg without prohibited pattern set in linear time	2005	-5.765227383745736	10.692048476912294	1354554
1354561	EDA	hyhope: a fast fault simulator with efficient simulation of hypertrophic faults	1994	-5.392097217302487	10.866589731639712	1354588
1354904	EDA	local transformations and robust dependent path delay	1996	-5.618386843964026	10.53273841371227	1354931
1355466	EDA	pops: a tool for delay/power performance optimization	2001	-6.5941381970191335	11.098393854324089	1355493
1355951	EDA	reducing fault dictionary size for million-gate large circuits	2009	-5.567153366497417	10.570847882065992	1355978
1356258	EDA	automatic test pattern generation for sequential circuits using genetic algorithms	1998	-5.871518889109911	10.094162143668868	1356285
1356510	DB	functional transformation in simplification of multivalued switching functions	1972	-7.225980857871205	9.763951780410093	1356537
1356665	AI	circuit partitioning using a tabu search approach	1993	-6.787936602785997	10.523151315328706	1356692
1356947	EDA	deep-submicron placement minimizing crosstalk	2001	-7.046440602557349	11.221970835575556	1356974
1357005	EDA	efficient observation-point insertion for diagnosability enhancement in digital circuits	2015	-5.411544790250276	10.903170600035157	1357032
1357428	EDA	a new bist approach for delay fault testing	1994	-5.5845556447771845	10.689740477113633	1357455
1357641	EDA	hard-fault detection and diagnosis during the application of model-based data converter testing	2007	-5.59018027731322	10.235317603526015	1357668
1357975	EDA	a robust algorithm for approximate compatible observability don't care (codc) computation	2004	-6.0512990498530055	10.097236989602793	1358002
1358473	EDA	an algorithm for the generation of test sets for combinational logic networks	1975	-5.417521577372836	10.610780236016387	1358500
1358557	EDA	symbolic compaction with analogue constraints	1995	-6.6825904985085165	10.747987996689318	1358584
1358722	EDA	accelerating the compaction of test sequences in sequential circuits through problem size reduction	2003	-6.6958234029248045	9.928568340302263	1358749
1358847	EDA	an algorithm for automatic design of logical cryogenic circuits	1961	-5.987201338426807	10.46653376355312	1358874
1358968	EDA	a novel synthesis algorithm for reversible circuits	2007	-5.518877147110624	10.01416019738109	1358995
1359083	Theory	detecting symmetric variables in boolean functions using generalized reel-muller forms	1994	-6.767665462657203	9.853533839611801	1359110
1359134	EDA	generalizing logic circuit designs by analyzing proofs of correctness	1985	-6.2488151973208295	9.938353146935542	1359161
1360617	EDA	an algorithm for finding secondary assignments of synchronous sequential circuits	1968	-6.186116770638701	9.706076060404078	1360644
1361266	EDA	exploitation signal flow and logic dependency in standard cell placement	1995	-7.069764236020047	11.192764357352283	1361293
1361275	EDA	an efficient heuristic for standard-cell placement	1991	-7.194071654451968	10.770946455139566	1361302
1361323	EDA	structure design and optimization of 2-d lfsr-based multisequence test generator in built-in self-test	2008	-5.847760804310429	10.712501793695154	1361350
1361833	EDA	test generation for designs with multiple clocks	2003	-5.542061625054865	11.274307011594193	1361860
1361905	Robotics	diagnosability analysis and sensor selection in discrete-event systems with permanent failures	2007	-5.2970222061691645	9.843310209432918	1361932
1361993	EDA	an interactive maze router with hints	1988	-7.038099786903953	11.222607533008897	1362020
1362122	SE	improving the efficiency of static compaction based on chronological order enumeration of test sequences [logic testing]	2002	-5.540593547787137	10.308751527615721	1362149
1362159	EDA	ic/ip piracy assessment of reversible logic	2018	-6.632382507838916	10.691779257393486	1362186
1362928	EDA	identification of threshold functions and synthesis of threshold networks	2011	-6.675333890285201	9.960782363553962	1362955
1362941	Logic	towards a verification technique for large synchronous circuits	1992	-5.770293122773078	9.852760991848873	1362968
1363302	EDA	improve the compression ratios for code-based test vector compressions by decomposing	2015	-5.797626206634419	11.231493332792924	1363329
1363459	EDA	a functional approach to delay faults test generation for sequential circuits	1994	-5.490130584244187	10.600848798909807	1363486
1363732	EDA	a multiseed counter tpg with performance guarantee	1996	-5.8258125342352445	10.787047711805585	1363759
1364599	EDA	slim--the translation of symbolic layouts into mask data	1980	-7.006090148883801	11.049262242566009	1364626
1365571	EDA	an efficient procedure for the synthesis of fast self-testable controller structures	1994	-5.467260965499567	10.598331638542287	1365598
1366440	EDA	the use of symbolic-numerical methods for electronic circuit analysis	1993	-5.306189238473974	9.856597343967842	1366467
1366767	EDA	pattern-based behavior synthesis for fpga resource reduction	2008	-6.1236409383021675	10.688700308473614	1366794
1367704	DB	sequential evaluation of boolean functions	1979	-6.991354826057934	9.723982695157495	1367731
1368614	EDA	a novel approach for designing online testable reversible circuits	2012	-6.717509967738573	10.572476431747527	1368641
1368653	Arch	index generation functions: recent developments	2011	-6.889564768284988	9.855682375468492	1368680
1368874	EDA	a genetic algorithm for channel routing in vlsi circuits	1993	-5.743801454805091	9.714408475393055	1368901
1368934	EDA	non-scan design-for-testability techniques for sequential circuits	1993	-5.6399811276610485	11.104067014797204	1368961
1369150	EDA	delay fault simulation of sequential circuits	1993	-5.530268136292005	10.024719615874082	1369177
1369299	EDA	on the use of term trees for effective and efficient test pattern generation	1997	-5.6205687174348	10.634295440170897	1369326
1369325	AI	tackling cost optimization in testable design by forward inferencing	1992	-5.818322339476204	10.017315326568331	1369352
1369344	Embedded	sequential boolean equations	1969	-7.050594315379041	9.41756334795761	1369371
1370454	EDA	universal test generation using fault tuples	2000	-5.506858668245481	10.550249165843207	1370481
1370680	EDA	gauss-elimination-based generation of multiple seed-polynomial pairs for lfsr	1997	-5.779449092356745	10.776509326924076	1370707
1371283	EDA	optimized selection of frequencies for faster-than-at-speed test	2015	-5.617524336977879	10.817482333341164	1371310
1372517	EDA	self-correction of fpga-based control units	2005	-6.1166857460975805	11.278091945384405	1372544
1374045	Metrics	accelerating switch-level simulation by function caching	1991	-6.47677055373511	11.223162528996637	1374072
1374192	EDA	a syntax-directed translation for the synthesis of delay-insensitive circuits	1994	-5.875380223041304	10.544682745486742	1374219
1374431	Crypto	a multiple seed linear feedback shift register	1990	-5.760992698380378	10.803274099994836	1374458
1374620	EDA	a corner-based hierarchical circuit extractor	1988	-5.447360193089256	10.520238073646317	1374647
1375548	EDA	a scan-bist structure to test delay faults in sequential circuits	1999	-5.522053511598097	11.000338424573288	1375575
1375935	AI	multiple-valued index generation functions: reduction of variables by linear transformation	2013	-6.978455449827178	9.981626786315337	1375962
1376114	EDA	a fast state assignment procedure for large fsms	1995	-6.908499012211995	10.968764943094714	1376141
1376335	EDA	best polarity searching for ternary fprm logic circuit area based on whole annealing genetic algorithm	2013	-5.882954870042484	9.725615995082023	1376362
1376409	EDA	efficient reversible logic synthesis via isomorphic subgraph matching	2014	-6.789166021673356	10.881266532134669	1376436
1376418	EDA	on test application time and defect detection capabilities of test sets for scan designs	2000	-5.547043542623408	10.820840897457249	1376445
1376762	EDA	large-scale nonlinear optimization in circuit tuning	2005	-6.823653968457978	10.721917556064623	1376789
1377656	Crypto	novel single and double output tsc berger code checkers	1998	-6.10690957229474	11.087143633383818	1377683
1378671	Theory	prediction of area and length complexity measures for binary decision diagrams	2010	-6.8224797578823795	10.339478943294305	1378698
1378872	EDA	an efficient prpg strategy by utilizing essential faults	1996	-5.820409328892891	10.642523043575393	1378899
1379478	Theory	bounds on the average number of products in the minimum sum-of-products expressions for multiple-valued input two-valued output functions	1991	-7.112086399351155	10.151420518339398	1379505
1379787	Crypto	realization of logical functions by a network of threshold components with specified sensitivity	1963	-7.012931657142488	9.81659003290786	1379814
1380722	EDA	frosty: a fast hierarchy extractor for industrial cmos circuits	2003	-5.544438360725999	10.413492071843491	1380749
1381134	EDA	generation of compact stuck-at test sets targeting unmodeled defects	2011	-5.518528595626385	10.826515726170216	1381161
1381252	EDA	iterative symmetry indices decomposition for ternary logic synthesis in three-dimensional space	2003	-6.86257660308462	9.906866986104411	1381279
1382374	ECom	the combinational complexity of equivalence	1976	-6.918394311271995	9.79479475878428	1382401
1382530	EDA	using deferential evolution algorithm for the multi-objective optimization of a switched-current circuit	2007	-5.890458738073655	9.630067668020411	1382557
1383060	EDA	a distributed algorithm for layout geometry operations	2011	-6.839276694187541	10.709752364136467	1383087
1383365	EDA	test resource partitioning based on efficient response compaction for test time and tester channels reduction	2005	-5.753064852970808	11.142783796164165	1383392
1383374	EDA	improved synthesis of reversible sequential circuits	2016	-6.595472832639913	10.89253172121408	1383401
1383589	EDA	a heuristic procedure for the partitioning and mapping of computer logic graphs	1971	-6.334175421111556	10.592492068349022	1383616
1384320	EDA	computer-aided preliminary layout design of customized mos arrays	1971	-6.378306266971853	10.85654107272954	1384347
1384642	EDA	a galois field-based logic synthesis with testability	2010	-6.073699988335134	10.479764828767227	1384669
1385005	EDA	performance optimization using separator sets	1999	-6.80404368074783	11.231485924911173	1385032
1385967	EDA	a learning-based method to match a test pattern generator to a circuit-under-test	1993	-5.578786572013806	10.40693173006184	1385994
1386744	DB	(t, k)-diagnosable system: a generalization of the pmc models	2003	-5.813536122479621	9.926583006140703	1386771
1386749	EDA	xpand: an efficient test stimulus compression technique	2006	-5.620805284137407	11.139156561938801	1386776
1387272	EDA	re-encoding for low power state assignment of fsms	1995	-6.1410161430895736	10.780928574008382	1387299
1387645	EDA	a novel collaborative scheme of test data compression based on fixed-plus-variable-length coding	2007	-6.2856999250707934	11.211990268133421	1387672
1387855	EDA	on the complexity of gate duplication	2001	-6.012925615561103	9.910429848640263	1387882
1388378	Embedded	maintaining digital clocks in step	1991	-6.363713310472709	9.503105721420113	1388405
1388506	EDA	input test data volume reduction based on test vector chains	2010	-5.548402984786563	10.851941292457292	1388533
1388543	EDA	single and variable-state-skip lfsrs: bridging the gap between test data compression and test set embedding for ip cores	2008	-5.870394697422812	10.789029581010826	1388570
1389171	EDA	sequential optimization in the absence of global reset	2003	-5.314195834966151	10.310814424563967	1389198
1390253	Embedded	state assignments in combinational networks	1965	-6.866024805159	10.116595518966752	1390280
1390320	EDA	reducing test application time for full scan circuits by the addition of transfer sequences	2000	-5.704825215393562	10.692086250950238	1390347
1390640	EDA	faster manipulation of large quantum circuits using wire label reference diagrams	2018	-5.377297152749091	10.37114264295848	1390667
1391049	EDA	adjustable width linear combinational scan vector decompression	2003	-5.948944544293276	11.06736303957501	1391076
1391306	EDA	a fast and accurate gate-level transient fault simulation environment	1993	-5.300837961180108	11.237437125784735	1391333
1391537	EDA	built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers	1995	-5.993621925618827	10.843966590551858	1391564
1391855	EDA	a parameter adjustment method for analog circuits based on convex fuzzy decision using constraints of satisfactory level	1990	-5.707784137871831	9.402544933715934	1391882
1392233	Robotics	an adaptive hybrid memetic algorithm for thermal-aware non-slicing vlsi floorplanning	2017	-5.50836234342118	9.681906105290839	1392260
1392563	EDA	a totally self-checking checker for borden's code	1989	-6.462890185251823	10.622299399344923	1392590
1392598	EDA	mini: a heuristic approach for logic minimization	1974	-6.685787097227179	9.93443505825854	1392625
1392711	EDA	finite state machine decomposition using multiway partitioning	1992	-6.345350732238632	10.025908727509263	1392738
1392860	EDA	spec based flip-flop and buffer insertion	2003	-6.8397939327437225	11.196882652513237	1392887
1395459	EDA	approximate disjoint bi-decomposition and its application to approximate logic synthesis	2017	-6.5197855972184975	11.02489751804976	1395486
1395566	Theory	design of embedded self-testing checkers for t-ued and bued codes	2004	-6.427019703798517	10.597110527453513	1395593
1395814	Theory	note on self-checking checkers	1974	-5.509377643439722	10.556272137998736	1395841
1396672	HCI	synthesis of pla-based moore fsm with unconventional presentation of state codes	2013	-6.22572746927136	10.00594563516326	1396699
1396951	Crypto	linear test sequences for detecting functionally faulty ram's	1993	-5.7823929668556735	10.610889333588002	1396978
1397588	EDA	multilevel logic synthesis with extended arrays	1992	-6.034954422444753	10.113930421660468	1397615
1397818	EDA	two clustering preprocessing techniques for large-scale circuits	2007	-6.589957944369936	10.702844212823221	1397845
1398267	EDA	column parity and row selection (cprs): a bist diagnosis technique for multiple errors in multiple scan chains	2005	-5.403154487414539	11.03258281548642	1398294
1399151	EDA	pattern generation for a deterministic bist scheme	1995	-5.829306372861159	10.923679723278232	1399178
1399232	EDA	structural equivalences in wave digital systems based on dynamic scattering cells	2006	-6.541517727526869	9.792277582559967	1399259
1399294	EDA	new schemes for self-testing ram	2005	-5.482796613903122	11.220508360511657	1399321
1400934	Visualization	detection of pattern-sensitive faults in random-access memories	1975	-5.569356559612221	10.549899864205226	1400961
1401256	EDA	efficient test generation for built-in self-test boundary-scan template	1991	-6.273132157372091	10.680640706492113	1401283
1401458	EDA	fanout fault analysis for digital logic circuits	1995	-5.5680438678993305	11.00103645933464	1401485
1402705	EDA	an easily testable optimal-time vlsi-multiplier	1987	-6.471402189885466	10.432857266331151	1402732
1403236	EDA	eyecharts: constructive benchmarking of gate sizing heuristics	2010	-5.951036899584869	10.233999163004716	1403263
1403462	Theory	a correction network for n-sorters	1989	-6.3889891061468855	10.275659136531637	1403489
1403796	EDA	fault coverage improvement and test vector generation for combinational circuits using spectral analysis	2012	-5.523503232497162	10.839603257464724	1403823
1403978	EDA	xiden: crosstalk target identification framework	2002	-5.423677219553918	10.754629090867873	1404005
1404146	EDA	reducing soc test time and test power in hierarchical scan test : scan architecture and algorithms	2007	-5.725019785297066	11.224010099195798	1404173
1405331	EDA	a new strategy for test pattern generation in sequential circuits	1994	-5.374816890580016	10.87626593565592	1405358
1406118	EDA	circuit partitioning using particle swarm optimization for pseudo-exhaustive testing	2009	-5.639100302817612	9.981289603307687	1406145
1406251	EDA	simulation-equation-based methodology for design of cmos amplifiers using geometric programming	2008	-6.451381307892679	10.943569460749574	1406278
1407663	AI	representation of incompletely specified index generation functions using minimal number of compound variables	2009	-6.778846356498822	9.881188945127711	1407690
1407828	EDA	encoding multi-valued functions for symmetry	2013	-6.622009119888278	9.9092563227243	1407855
1408823	EDA	circuit layout through an analogy with neural networks	1992	-5.377825103100789	9.720359569269588	1408850
1409065	EDA	a new algorithm for generating prime implicants	1970	-7.1706965921531785	9.769089088614834	1409092
1409919	EDA	selecting measurements to test the functional behavior of analog circuits	1996	-5.441880609264319	10.296401515240737	1409946
1410763	Vision	multigate synthesis of general boolean functions by threshold logic elements	1969	-7.190237772284862	9.946110506965605	1410790
1410827	EDA	implicit critical pdf test generation with maximal test efficiency	2006	-5.64129371042124	10.642265017280867	1410854
1411975	EDA	a sequential latin hypercube sampling method for metamodeling	2016	-6.823361828761003	9.633770700060722	1412002
1412103	EDA	ant colony optimization for power efficient routing in manhattan and non-manhattan vlsi architectures	2009	-6.806313707011824	11.051176569222644	1412130
1412448	EDA	efficient compression and application of deterministic patterns in a logic bist architecture	2003	-5.7560012094622115	11.120166611316938	1412475
1413135	EDA	a two phase approach for minimal diagnostic test set generation	2009	-5.635237597927606	10.418109740617089	1413162
1414730	EDA	minimization and encoding of high performance asynchronous state machines based on genetic algorithm	2015	-5.959560249868054	11.023419810400908	1414757
1415434	EDA	advanced scan chain configuration method for broadcast decompressor architecture	2011	-5.80213837835981	11.198477265215852	1415461
1416236	EDA	variable ordering algorithms for ordered binary decision diagrams and their evaluation	1993	-6.699642698465652	10.07768502877021	1416263
1416891	EDA	the mcboole logic minimizer	1985	-7.165044149747253	10.017159617040964	1416918
1417442	EDA	grouping heuristics for word-level decision diagrams	1999	-6.134797119263392	9.838361694960737	1417469
1417716	EDA	automated layout generation using gate matrix approach	1987	-7.036514711235743	10.85108909274107	1417743
1418453	EDA	enhancing logic synthesis of switching lattices by generalized shannon decomposition methods	2018	-7.09416623646702	10.103386567310766	1418480
1419241	EDA	double-patterning friendly grid-based detailed routing with online conflict resolution	2012	-7.215103539335494	11.166680543813607	1419268
1419339	EDA	on finding don't cares in test sequences for sequential circuits	2006	-5.429334664477702	11.130712303853297	1419366
1419702	AI	on improving genetic optimization based test generation	1997	-5.634036487599968	10.29875164948117	1419729
1422760	EDA	holmes: capturing the yield-optimized design space boundaries of analog and rf integrated circuits	2003	-6.0017457798808325	11.051859680354678	1422787
1422901	Visualization	a decomposition method of determining maximum compatibles	1972	-6.963022553508963	9.571634536537626	1422928
1423249	EDA	two-level logic minimization for low power	1995	-6.812845608397304	10.977594102186847	1423276
1423281	SE	a quasi-best random testing	2010	-5.3852175965905404	10.058046991426252	1423308
1423797	EDA	an algorithm for diagnosing two-line bridging faults in combinational circuits	1993	-5.33098299054416	10.731857072569063	1423824
1424806	AI	grmin: a heuristic simplification algorithm for generalized reed-muller expressions	1995	-6.799363870537362	9.913966705734047	1424833
1426204	EDA	an atpg-based approach to sequential logic optimization	1991	-5.54973141108554	10.585742322022048	1426231
1426886	EDA	an integrated input encoding and symbolic functional decomposition for lut-based fpgas	2008	-6.0655494382232495	10.188057877486534	1426913
1426984	EDA	efficient testing of multi-output combinational cells in nano-complementary metal oxide semiconductor integrated circuits	2014	-5.352663251640627	10.517800372769797	1427011
1427369	EDA	evolving component library for approximate high level synthesis	2016	-5.342851721221701	10.602562909505465	1427396
1427644	EDA	functional composition: a new paradigm for performing logic synthesis	2012	-6.345092139774732	9.798549194076662	1427671
1427920	EDA	on improving static test compaction for sequential circuits	2001	-5.7102007308426135	10.515435638801137	1427947
1428030	Vision	a primary algorithm for the understanding of logic circuit diagrams	1984	-5.487146738356682	10.76198369895478	1428057
1428463	EDA	convex piecewise-linear modeling method for circuit optimization via geometric programming	2010	-6.718262016530822	11.143726059594247	1428490
1428471	EDA	generalized sensitization using fault tuples	2004	-5.417085070190608	10.319591751405014	1428498
1428768	EDA	dynamic fault grouping for proofs: a win for large sequential circuits	1997	-5.329506396770289	10.297801207972352	1428795
1429528	EDA	optimal retiming for initial state computation	1999	-5.893563164796381	10.730888491701506	1429555
1429621	Logic	interconnection structure of injective counters composed entirely of jk flip-flps	1977	-6.760590258267282	10.024471211511273	1429648
1429718	EDA	test and non-test cubes for diagnostic test generation based on merging of test cubes	2014	-5.516298578865812	10.530447635997698	1429745
1430062	EDA	identification of viable paths using binary decision diagrams	1991	-6.177439614978329	11.152296462261608	1430089
1430257	EDA	fast online synthesis of generally programmable digital microfluidic biochips	2012	-6.776462937177677	11.256494227409576	1430284
1430888	EDA	on the characterization and efficient computation of hard-to-detect bridging faults	2004	-5.588357061324898	10.548513041789471	1430915
1431304	EDA	on test program compaction	2015	-5.474741001377724	10.748046146280242	1431331
1431335	EDA	improved synthesis of clifford+t quantum functionality	2018	-6.533039969674371	10.18779319738863	1431362
1431610	EDA	technology mapping for speed-independent circuits: decomposition and resynthesis	1997	-6.103343283738999	10.126885589869632	1431637
1432018	EDA	on the coverage of delay faults in scan designs with multiple scan chains	2002	-5.6755031174883195	11.149523579751072	1432045
1434162	EDA	a note on internal state minimization in incompletely specified sequential networks	1967	-6.601561202074316	9.733410600250187	1434189
1434386	Theory	vector sets for exhaustive testing of logic circuits	1988	-6.2038054948580275	10.29408000325552	1434413
1434388	EDA	syndrome-testable design and syndrome computing method for large pla's	1986	-5.4810405740199055	10.70843657360005	1434415
1434950	Theory	determinate stg decomposition of marked graphs	2005	-6.053208915500629	9.603109162541354	1434977
1436833	EDA	hierarchical synthesis of quantum and reversible architectures	2015	-6.7718156068035285	10.462452376188406	1436860
1436847	Theory	design of tsc code-disjoint inverter-free pla's for separable unordered codes	1994	-6.293135099614968	10.396953413992597	1436874
1437036	Theory	minimally testable reed-muller canonical forms	1980	-6.406822474000378	10.109139820675717	1437063
1437709	EDA	redundancy identification and removal based on implicit state enumeration	1991	-5.57709822736455	10.402250335436127	1437736
1438124	EDA	transmission gate modeling in an existing three-value simulator	1982	-5.395102988036616	10.822052338732707	1438151
1438524	EDA	recursion and testing of combinational circuits	1976	-6.638236275951778	9.721150038522387	1438551
1438920	EDA	on static test compaction and test pattern ordering for scan designs	2001	-5.6034874942241295	10.698844640882415	1438947
1438946	EDA	transition fault testing for sequential circuits	1993	-5.520010869899592	10.616680636748788	1438973
1439828	EDA	robust window-based multi-node technology-independent logic minimization	2009	-6.521484027843603	10.702679683562716	1439855
1441157	EDA	application of semi-template in reversible logic circuit	2007	-6.6072643444107495	10.349843842975199	1441184
1441467	Logic	weighted sum code without carries — is an optimum code with detection of any double errors in data vectors	2016	-6.394845862895227	10.634229650401318	1441494
1441958	EDA	progressive decomposition: a heuristic to structure arithmetic circuits	2007	-6.637747114314455	10.360543619087963	1441985
1443636	EDA	neural network model for testing stuck-at and delay faults in digital circuit	2004	-5.895297682472863	10.365391933575966	1443663
1444459	EDA	partitioning of separating edges: a new approach to combinational logic design	1977	-7.087300324308715	10.473877132558613	1444486
1444480	Visualization	minimization of linear sequential machines	1974	-6.206566196301002	9.471990303320943	1444507
1444518	EDA	hierarchical approach to exact symbolic analysis of large analog circuits	2004	-6.313650347625607	9.967338996824305	1444545
1444694	EDA	fast minimization of multi-output boolean functions in sum-of-condition-decoders structures	1997	-6.8915529160876	10.539262460116461	1444721
1445413	EDA	bddcut: towards scalable symbolic cut enumeration	2007	-6.532004759190061	10.47582794299693	1445440
1445530	EDA	improve transition fault diagnosability via observation point insertion	2015	-5.595046401638651	10.733999232532332	1445557
1445638	EDA	mapping ncv circuits to optimized clifford+t circuits	2014	-6.781789749945017	10.830634255872926	1445665
1445730	EDA	a diagnostic atpg for delay faults based on genetic algorithms	1996	-5.361642298482479	9.958341937512415	1445757
1447412	EDA	on the quality of accumulator-based compaction of test responses	1997	-5.8434482193707415	10.71719483134679	1447439
1447788	Arch	a new look at reversible memory elements	2006	-6.558427285476991	10.51075370998286	1447815
1447822	EDA	nova: state assignment of finite state machines for optimal two-level logic implementations	1989	-6.214269167266117	10.280480974042707	1447849
1447955	EDA	greedy hardware optimization for linear digital circuits using number splitting and refactorization	1993	-6.566633765663153	10.52827169469804	1447982
1448094	EDA	partially-dependent functional decomposition with applications in fpga synthesis and mapping	1997	-6.739097311337784	11.264872868813525	1448121
1448230	EDA	built-in self-test and fault diagnosis for lookup table fpgas	2000	-5.598823694864426	11.191503687630453	1448257
1449343	EDA	on static compaction of test sequences for synchronous sequential circuits	1996	-5.7155587230688605	10.60860690338004	1449370
1449686	EDA	timing verification of sequential dynamic circuits	1999	-5.618893108708515	10.8972725823661	1449713
1449827	SE	testing of non-feedback bridging faults	1990	-5.6857583865025045	10.590913062190648	1449854
1449989	EDA	timing optimization of logic network using gate duplication	1999	-6.593747571984088	11.025742068899827	1450016
1450515	EDA	test cycle count reduction in a parallel scan bist environment	2000	-5.784815436484402	11.234609290960398	1450542
1450664	EDA	a new transition count method for testing of logic circuits	1991	-5.933784083280469	11.1468367297384	1450691
1450884	EDA	zero-aliasing space compaction of test responses using a single periodic output	2003	-5.7588316156727535	10.766364966196571	1450911
1451373	EDA	an improved branch and bound algorithm for exact bdd minimization	2003	-6.303344578580612	9.826265794997255	1451400
1452111	EDA	non-enumerative path delay fault diagnosis	2003	-5.40078540434803	10.544910849811464	1452138
1453546	Visualization	a testable design of iterative logic arrays	1981	-6.065412571920319	10.400187639025651	1453573
1455105	EDA	fault detection and design complextity in c-testable vlsi arrays	1990	-5.852668223713432	10.749936430322	1455132
1455642	EDA	bist linear generator based on complemented outputs	1992	-6.201677671324543	10.389166886389393	1455669
1456144	EDA	transition fault simulation considering broadside tests as partially-functional broadside tests	2013	-5.594770100701996	10.652576264217807	1456171
1456269	EDA	desa: a new hybrid global optimization method and its application to analog integrated circuit sizing	2009	-5.84162266646618	9.39830986343017	1456296
1456681	EDA	mars: matching-driven analog sizing	2012	-6.371569203985603	10.661123603116593	1456708
1458957	EDA	methodology of generating dual-cell-aware tests	2017	-5.3587915117127904	10.629377982451619	1458984
1460832	EDA	improving the efficiency of static timing analysis with false paths	2005	-6.016638708853133	10.609299128629406	1460859
1461709	EDA	a test-vector generation methodology for crosstalk noise faults	2002	-5.615225794873038	11.124658123161066	1461736
1462189	EDA	functional approach in self-timed circuit design	2015	-6.536863447861174	10.92695969731208	1462216
1462894	Vision	combined optimal and heuristic approaches for multiple constant multiplication	2010	-7.092705492958835	10.876414331205087	1462921
1464026	EDA	haar wavelet transforms and haar spectral transform decision diagrams for switching and multiple-valued functions.	2005	-6.798146953215362	9.697644629112997	1464053
1464454	EDA	a novel approach to minimizing the logic of combinatorial multiplexing circuits in product-term-based hardware	2000	-6.628826359055513	10.95740777320271	1464481
1465187	EDA	hybrid bist optimization for core-based systems with test pattern broadcasting	2004	-5.6392618948013675	10.720239712218369	1465214
1465679	EDA	parallel sequence fault simulation for synchronous sequential circuits	1996	-5.423174756361406	10.623813936577674	1465706
1466241	Logic	modeling non-slicing floorplans with binary trees	2000	-7.202786394576233	10.818273326688297	1466268
1467599	EDA	lfsr-based generation of partially-functional broadside tests	2016	-5.749439407291733	10.535498059294321	1467626
1467830	EDA	delay-testable implementations of symmetric functions	1995	-6.784006119569128	9.950238740568585	1467857
1467831	EDA	3-valued trace-based fault simulation of synchronous sequential circuits	1993	-5.3125375755258455	10.253794436924816	1467858
1467957	EDA	design of moore finite state machine with extended state codes	2013	-6.089108400383997	10.42035527944874	1467984
1469223	EDA	a method of automatic fault-detection test generation for four-phase mos lsi circuits	1969	-5.422791030144904	10.765205267636174	1469250
1469499	EDA	sat-based generation of optimum function implementations with xor gates	2017	-5.791984701834125	9.815363718582702	1469526
1469785	EDA	design for testability based on single-port-change delay testing for data paths	2005	-5.714636636003092	10.57493478692428	1469812
1471522	EDA	plade: a two-stage pla decomposition	1992	-7.049173325186947	10.390015380929187	1471549
1471881	SE	safe fault collapsing based on dominance relations	2008	-5.516049733596052	10.668765906549256	1471908
1472564	Arch	checkpoint faults are not sufficient target faults for test generation	1986	-5.419890294363794	10.690886734649846	1472591
1473551	SE	iterative [simulation-based genetics + deterministic techniques]= complete atpg0	1994	-5.556993851030369	10.238569219111053	1473578
1473886	EDA	logic rewiring for delay and power minimization	2004	-5.699712317644496	11.152586184685333	1473913
1474104	EDA	variability-aware multilevel integrated spiral inductor synthesis	2006	-6.012778115861268	10.11658196053178	1474131
1474838	EDA	static test compaction for scan circuits by using restoration to modify and remove tests	2014	-5.614122787043788	10.570475351411732	1474865
1475750	EDA	using statistical transformations to improve compression for linear decompressors	2005	-5.990177324314747	11.065735804616251	1475777
1475885	EDA	synthesis of multi-level combinational circuits for complete robust path delay fault testability	1992	-6.0410604052038535	10.56770881705639	1475912
1476300	EDA	covering undetected transition fault sites with optimistic unspecified transition faults under multicycle tests	2018	-5.486788731309531	11.007481817706644	1476327
1476901	EDA	extending fault periodicity table for testing external memory faults	2016	-6.1359842686328046	10.282853675861869	1476928
1476982	SE	a novel algorithm to extract two-node bridges	2000	-7.049021933995572	10.523310113724357	1477009
1477084	EDA	multilevel logic synthesis of very high complexity circuits	1994	-5.970927188326563	10.051720549395164	1477111
1477227	EDA	exact synthesis of majority-inverter graphs and its applications	2017	-6.0545466933124565	9.88675377396896	1477254
1478071	EDA	asynchronous sequential circuits with feedback	1969	-6.487723267655232	9.978261760609154	1478098
1478269	EDA	logic partitioning for minimizing gate arrays	1983	-5.6667255179422975	10.81973674898772	1478296
1478285	EDA	efficient modular design of tsc checkers for m-out-of-2m codes	1988	-6.112539487504471	11.262710415498447	1478312
1478307	EDA	a novel test point selection method for analog fault dictionary techniques	2010	-5.924133457676921	10.236496401532431	1478334
1478618	EDA	on test time reduction using pattern overlapping, broadcasting and on-chip decompression	2012	-5.790539245976204	11.256993817303602	1478645
1478937	EDA	hyac: a hybrid structural sat based atpg for crosstalk	2003	-5.579793127916265	10.812462119706119	1478964
1479673	EDA	dft and probabilistic testability analysis at rtl	2006	-5.329152561674747	10.43874060742292	1479700
1479796	EDA	the synthesis of cyclic combinational circuits	2003	-6.181239915060046	10.4925036390392	1479823
1479929	EDA	on autonomous logic nets of threshold elements	1968	-6.842226764228985	9.712965577897757	1479956
1480746	Vision	a new framework for designing and analyzing bist techniques and zero aliasing compression	1991	-6.058794333703567	10.582755840577496	1480773
1480963	EDA	problems due to open faults in the interconnections of self-checking data-paths	2002	-5.532730486672821	11.266666937485688	1480990
1481029	EDA	building toffoli network for reversible logic synthesis based on swapping bit strings	2010	-6.992711153093013	10.64876417858226	1481056
1481183	EDA	testing of a parallel ternary multiplier using i/sup 2/l logic	1995	-6.472962097995776	10.622235948029529	1481210
1481410	SE	an algorithm for generating dataflow diagrams	1994	-6.61828246292563	9.569440227716033	1481437
1481430	Logic	binary decision diagrams	2018	-6.325052328260107	9.745026499446114	1481457
1481776	EDA	aliasing probability calculations in nonlinear compactors	2003	-5.821020724618472	10.38952484225394	1481803
1482117	EDA	test generation for global delay faults	1996	-5.38726032070848	10.993904806412056	1482144
1482552	EDA	easily path delay fault testable non-restoring cellular array dividers	1999	-5.8022684866491385	10.715506207139773	1482579
1482683	EDA	a fast simulator in fpga for lut-based combinational logic circuits of arbitrary topology for evolutionary algorithms	2016	-5.640888551877718	10.438270833586511	1482710
1482886	EDA	exact two-level minimization of hazard-free logic with multiple-input changes	1995	-6.3776648012536175	10.320969118840525	1482913
1483131	EDA	optimal algorithms for recovery point insertion in recoverable microarchitectures	1997	-6.9147370837943525	10.987613061364927	1483158
1483174	SE	a unified dft approach for bist and external test	2003	-5.494724581234147	10.96820139461481	1483201
1483405	EDA	an efficient nonenumerative method to estimate the path delay fault coverage in combinational circuits	1994	-5.742315580025274	10.559601928410807	1483432
1484139	EDA	garda: a diagnostic atpg for large synchronous sequential circuits	1995	-5.43253225276543	10.239191222906085	1484166
1484620	EDA	layout driven decomposition with congestion consideration	2002	-7.129663255428731	11.184610082322733	1484647
1485717	EDA	modeling and processing using reversible conservative noisy elementary cellular automata circuits and their m-ary quantum computing	2008	-6.792304837448516	10.289496776208518	1485744
1486607	EDA	adisi- an efficient tool for the automatic design of integrated spiral inductors	2009	-5.948685983311504	10.234371997944054	1486634
1487023	EDA	logic synthesis based on decomposition for cplds	2010	-6.6731330065767045	10.316167317710539	1487050
1487081	EDA	an approach to test compaction for scan circuits that enhances at-speed testing	2001	-5.682900793907155	10.805731655655839	1487108
1487597	Theory	redundancy in number representations as an aspect of computational complexity of arithmetic functions	1975	-6.823210231438672	9.885081042293102	1487624
1487611	EDA	an efficient diagnosis scheme for rams with simple functional faults	2007	-5.764252136083888	10.783433194063296	1487638
1488650	EDA	constant function independent test set for fault detection in bit parallel multipliers in gf(2^m)	2007	-6.123330646489617	11.111355289868007	1488677
1488651	Graphics	exclusive-or representations of boolean functions	1983	-7.0215696480557845	9.873791536568925	1488678
1488654	EDA	a structure based clustering algorithm with applications to vlsi physical design	2005	-6.942561137807608	10.974124043849189	1488681
1489440	EDA	a method of test generation for fault location in combinational logic	1970	-5.460371509389553	10.615282744974849	1489467
1489448	EDA	on removing redundant faults in synchronous sequential circuits	1998	-5.558562892418271	10.46485854078996	1489475
1489810	EDA	identifying redundant path delay faults in sequential circuits	1996	-5.692887198716623	10.450028458355703	1489837
1491655	SE	deterministic pattern generation for weighted random pattern testing	1996	-5.660852636905296	10.601128737563679	1491682
1491777	EDA	hybrid test application in hybrid delay scan design	2010	-5.727878365947484	11.15912325018701	1491804
1492455	EDA	lfsr-based generation of multicycle tests	2017	-5.7348267810907485	10.87420151485126	1492482
1493500	EDA	efficient symbolic computation for word-level abstraction from combinational circuits for verification over finite fields	2016	-5.996789631446711	9.850350877364805	1493527
1494204	Robotics	boolean matrices and the stability of neural nets	1963	-7.107156232743722	9.674108385583542	1494231
1494219	EDA	reduction of average path length in binary decision diagrams by spectral methods	2008	-7.206497561921488	10.004614226638587	1494246
1494357	EDA	a new and fast approach to very large scale integrated sequential circuit test generation	1997	-5.885475774010433	9.714727197684473	1494384
1494878	EDA	test quality and fault risk in digital filter datapath bist	2000	-5.452105184824655	11.216083966514006	1494905
1495105	SE	an efficient compatibility-based test data compression and its decoder architecture	2011	-5.892300905585387	11.10355009559762	1495132
1495216	EDA	some improved designs for the digital summation threshold logic (dstl) gate	1978	-5.948594797270791	9.602855546488207	1495243
1495309	EDA	generating synthetic benchmark circuits for accelerated life testing of field programmable gate arrays using genetic algorithm and particle swarm optimization	2015	-5.4007451994439855	10.018137040007176	1495336
1495832	EDA	an accumulator-based bist approach for two-pattern testing	1999	-5.909493605710867	11.098157989316633	1495859
1496192	EDA	static test compaction for delay fault test sets consisting of broadside and skewed-load tests	2011	-5.625778993332263	10.741576928217874	1496219
1496256	Logic	applications of boolean satisfiability to verification and testing of switch-level circuits	2014	-5.306387810037762	10.29234856415389	1496283
1498272	Logic	fdpic: generation of functional test sequences based on fault-dependent primary input cubes	2014	-5.533500253644458	10.393946897415995	1498299
1498434	EDA	testability-driven layout of combinational circuits	1998	-5.576845353665234	10.915670719680953	1498461
1498648	EDA	reversible and quantum circuits: optimization and complexity analysis	2015	-6.81445954576465	9.948877243182976	1498675
1498955	EDA	dynamic scheduling and clustering in symbolic image computation	2002	-5.479524845676035	9.610389547923825	1498982
1499194	EDA	improving eas for sequencing problems	2000	-5.431612558551217	9.381534116858623	1499221
1499586	EDA	programmable deterministic built-in self-test	2007	-5.821967538470835	11.248249958718594	1499613
1499605	EDA	generation of transparent-scan sequences for diagnosis of scan chain faults	2017	-5.473609278797039	10.84534044262458	1499632
1499768	EDA	a hierarchical, path-oriented approach to fault diagnosis in modular combinational circuits	1982	-5.423801001080123	10.521865392110476	1499795
1500176	EDA	comedi: combinatorial election of diagnostic vectors from detection test sets for logic circuits	2017	-5.666744791305352	10.671946136651231	1500203
1500295	EDA	hierarchical verification of galois field circuits	2007	-6.745980949371655	10.017825085181588	1500322
1500652	EDA	test generation and verification for highly sequential circuits	1991	-5.415236416286384	10.291207437233208	1500679
1500834	ML	exact minimization of and-exor expressions of practical benchmark functions	2009	-6.7973656527267625	9.937300800924868	1500861
1501496	EDA	logic analysis and optimization with quick identification of invariants through one time frame analysis	2015	-5.535600837386105	10.378192554871896	1501523
1501845	Crypto	exmin: a simplification algorithm for exclusive-or-sum-of-products expressions for multiple-valued input two-valued output functions	1990	-6.8132811805506845	10.223857375299284	1501872
1502282	EDA	low overhead dft using cdfg by modifying controller	2007	-5.325604671932318	10.851892763671216	1502309
1502429	EDA	a fast gate-level register relocation method for circuit size reduction in general-synchronous framework	2008	-5.717554280336688	10.005552046282336	1502456
1502588	EDA	performance-constrained template-driven retargeting for analog and rf layouts	2010	-6.616080914562671	10.973061376734798	1502615
1502969	EDA	knapsack on vlsi: from algorithm to optimal circuit	1997	-6.3891442831900775	10.370752541381863	1502996
1503021	EDA	improved decomposition of multiple-control ternary toffoli gates using muthukrishnan-stroud quantum gates	2017	-6.978004829337992	10.378825784197037	1503048
1503063	EDA	a new approach to test generation and test compaction for scan circuits	2003	-5.642612798039902	10.738723333042298	1503090
1503150	EDA	skol: a system for logic synthesis and technology mapping	1991	-6.5744078988061085	10.613255691025302	1503177
1504280	AI	column table approach for the minimization of fuzzy functions	1977	-7.204765908050625	9.549179890811867	1504307
1505150	EDA	tbsa: threshold-based simulation accuracy method for fast analog dc fault simulation	2006	-5.633938613486335	10.802533498676937	1505177
1505976	ML	constrained optimization applied to the parameter setting problem for analog circuits	1991	-5.407904239315363	9.942598591092107	1506003
1507432	EDA	alps: a peak power estimation tool for sequential circuits	1999	-6.387967659496776	11.209925247745614	1507459
1507533	EDA	iddt atpg based on ambiguous delay assignments	2003	-5.57969069636061	10.425171750378334	1507560
1508353	EDA	using genetic algorithms to automate system implementation in a novel three-dimensional packaging technolog	1996	-5.592667098644286	10.389591953706104	1508380
1509582	EDA	canonical symbolic analysis of large analog circuits withdeterminant decision diagrams	2000	-6.324927426469232	9.868626558544062	1509609
1509769	Crypto	signature analysis with modified linear feedback shift registers (m-lfsrs)	1991	-5.823834827974775	10.927326575343423	1509796
1509775	Visualization	a note on easily testable realizations for logic functions	1974	-6.419797200924058	10.408840724949666	1509802
1510002	EDA	impact of partial reset on fault independent testing and bist	1997	-5.608361184854517	10.690899641591999	1510029
1510973	EDA	hill climbing with reduced search space (logic optimization)	1988	-6.21543491646339	9.714248487465124	1511000
1511135	SE	on computing tests for bridging and leakage faults: complexity results and universal test sets	1992	-5.537624976695652	10.724236097004422	1511162
1511184	NLP	decompression of test data using variable-length seed lfsrs	1995	-5.884467244450987	11.11386428140203	1511211
1512437	EDA	oscillation and transition tests for synchronous sequential circuits	2013	-5.499257063759257	11.041400558134049	1512464
1512753	EDA	totally self checking reconfigurable duplication system with separate internal fault indication	1995	-5.371141045411441	11.039330467881275	1512780
1513701	EDA	reconfigurable linear decompressors using symbolic gaussian elimination	2005	-6.678708443862424	10.48622004444826	1513728
1513776	EDA	nanoscale digital computation through percolation	2009	-6.797026361996352	10.89358992422729	1513803
1514148	Graphics	conversion of limited-entry decision tables to optimal computer programs i: minimum average processing time	1966	-6.4828071535007465	9.485165305136741	1514175
1514971	EDA	a tool for single-fault diagnosis in linear analog circuits with tolerance using the t-vector approach	2008	-5.3524623926186985	10.66875683575792	1514998
1515754	EDA	fast true delay estimation during high level synthesis	1996	-5.847246398233846	10.930903992742627	1515781
1515777	Embedded	efficient testing of optimal time adders	1988	-6.636028903125571	10.626329966394252	1515804
1515863	EDA	observation points on state variables for the compaction of multicycle tests	2018	-5.621584087534685	10.790956230657851	1515890
1515916	EDA	cluster-based delta-qmc technique for fast yield analysis	2017	-6.0963342517740005	11.236404569446531	1515943
1516687	Logic	aliasing probability in multiple input linear signature automata for q-ary symmetric errors	1991	-6.463988571710871	10.377221988831801	1516714
1516802	EDA	algebraic topological methods for the synthesis of switching systems - part iii: minimization of nonsingular boolean trees	1959	-7.084838603740632	9.74154551540312	1516829
1516940	EDA	low-power scan-based built-in self-test based on weighted pseudorandom test pattern generation and reseeding	2017	-5.817570935453321	11.021825421211283	1516967
1517042	EDA	a distributed algorithm for the estimation of average switching activity in combinational circuits	1999	-5.839566245906775	11.245764526648767	1517069
1517280	EDA	quantified synthesis of reversible logic	2008	-6.450085302680832	10.15402712198478	1517307
1517796	EDA	a design for multiple-valued logic gates based on mesfet's	1979	-6.9375009187749415	10.772893304603992	1517823
1518485	EDA	elimination of static and dynamic hazards for multiple input changes in combinatorial switching circuits	1972	-5.433251866036127	10.111599334037939	1518512
1518897	NLP	a ga with heuristic-based decoder for ic floorplanning	2000	-7.212511187350825	11.19537563544328	1518924
1518948	Theory	multiple real-constant multiplication with improved cost model and greedy and optimal searches	2012	-7.212976728693116	10.766957314832485	1518975
1519267	EDA	semiconductor device design using the bimads algorithm	2013	-6.379359210675952	10.257000601254617	1519294
1520386	EDA	a hierarchy preserving hierarchical compactor	1990	-7.154659211230018	11.188849926727832	1520413
1521060	EDA	efficient tiling patterns for reconfigurable gate arrays	2008	-6.818793577074455	11.158450195577402	1521087
1521283	EDA	fast exact and quasi-minimal minimization of highly testable fixed-polarity and/xor canonical networks	1992	-6.990648357622246	10.03695216672331	1521310
1521397	EDA	identification of multiple stuck-type faults in combinational networks	1976	-5.635280979087303	10.349615405263703	1521424
1521573	Logic	low cost concurrent error detection based on modulo weight-based codes	2000	-6.182676593148923	10.635440403316224	1521600
1522125	Arch	simulated performance of analog viterbi detectors	1992	-6.5327417422493745	9.830037507353476	1522152
1522327	EDA	redundant faults in tsc networks: definition and removal	1996	-5.4783509145915446	10.655430797179164	1522354
1523877	EDA	an efficient methodology for symbolic compaction of analog ic's with multiple symmetry constraints	1992	-7.087083277931784	10.940107588499227	1523904
1524117	DB	an efficient state minimization algorithm for some special classes of incompletely specified sequential machines	1979	-6.852410937451707	9.509206548798668	1524144
1524306	Visualization	algebraic properties of functions affecting optimum fault-tolerant realizations	1976	-6.675793943286059	10.33955639545314	1524333
1524529	EDA	computing subsets of equivalence classes for large fsms	1995	-6.264464227553747	9.902105924955825	1524556
1524658	EDA	implicit resolution of the chapman-kolmogorov equations for sequential circuits: an application in power estimation	2003	-6.229236574570763	10.928871520768702	1524685
1525220	EDA	test-per-clock logic bist with semi-deterministic test patterns and zero-aliasing compactor	2004	-5.9423714006281925	11.014059781940496	1525247
1525813	EDA	a high-throughput and arbitrary-distribution pattern generator for the constrained random verification	2014	-5.7590211576275685	10.420840152388543	1525840
1525919	EDA	partial scan design methods based on internally balanced structure	1998	-5.792725908194676	10.610841471668667	1525946
1527358	EDA	efficient representation and manipulation of switching functions based on ordered kronecker functional decision diagrams	1994	-6.364431173074987	9.549867753076787	1527385
1528366	EDA	design methods for symmetric function generators based on threshold elements	2007	-6.902172165239778	10.777072208699774	1528393
1529215	EDA	using glfsrs for pseudo-random memory bist	2000	-5.71473584582409	10.970987935588576	1529242
1529334	EDA	boolean expression diagrams (extended abstract)	1997	-6.2772049421810445	9.759711415915957	1529361
1529475	EDA	area minimization of power distribution network using efficient nonlinear programming techniques	2001	-6.908698790860621	11.131699181367257	1529502
1529529	EDA	efficient false path elimination algorithms for timing verification by event graph preprocessing	1989	-6.1102355817261556	10.154557863786872	1529556
1529583	EDA	estimation of state line statistics in sequential circuits	2002	-5.998853258657331	11.042573348359957	1529610
1530156	Theory	linear dependencies in extended lfsms	2002	-6.4467412066833365	10.250641456755751	1530183
1530550	EDA	counter-based compaction: delay and stuck-open faults	1995	-5.820164742396673	10.760587762819332	1530577
1530892	SE	locating and detecting arrays for interaction faults	2008	-5.407321175957403	9.49190107551038	1530919
1531157	EDA	scan chain organization for embedded diagnosis	2008	-5.3892396921074095	10.987882660015249	1531184
1531356	EDA	test pattern generation for width compression in bist	1999	-6.175055884910357	10.474799188028234	1531383
1531668	EDA	an extension of the method of cohn and lindaman	1964	-6.913171392889391	9.751341613734743	1531695
1532027	Vision	analysis of detection capability of parallel signature analyzers	1991	-6.066524263169264	10.836108414369953	1532054
1532722	EDA	digital simulation with multiple logic values	1986	-5.7948481431984336	9.831431266374132	1532749
1532824	EDA	design of multivalued circuits based on an algebra for current-mode cmos multivalued circuits	1995	-6.955462935786457	10.468809463445815	1532851
1533461	EDA	composite sequence compaction for finite-state machines using block entropy and high-order markov models	1997	-6.187440064424679	11.064919310397642	1533488
1534737	EDA	recursively combine floorplan and q-place in mixed mode placement based on circuit's variety of block configuration	2004	-7.106452812582173	11.232414619800545	1534764
1534900	EDA	static test compaction for scan-based designs to reduce test application time	2000	-5.750791939236881	10.701949779866778	1534927
1535013	EDA	primary input cones based on test sequences in synchronous sequential circuits	2011	-5.642391288477389	10.345175333134637	1535040
1535433	EDA	self-checking combinational circuit design for single and unidirectional multibit error	1994	-6.3789870534400475	10.845934964537502	1535460
1536033	HPC	a shift registered-based systolic array for the unbounded knapsack problem	1995	-7.2019093720716825	10.44161685109979	1536060
1536142	EDA	path selection for transition path delay faults	2010	-5.652327025603397	10.729053645590039	1536169
1536849	EDA	optimal layout of cmos functional arrays	1979	-6.2512961489890335	11.237606999351396	1536876
1537082	EDA	hierarchical synthesis of reversible circuits using positive and negative davio decomposition	2010	-6.569622124198822	10.454687835180296	1537109
1537108	EDA	classification and test generation for path-delay faults using single stuck-fault tests	1995	-5.5480133253023425	10.681183335020727	1537135
1537149	HPC	generating sequential code from parallel code	1988	-7.014981657228091	9.479503614804496	1537176
1537266	EDA	built-in self-testing of logic circuits using imperfect duplication	1987	-5.482212399519645	11.226283663384853	1537293
1537851	EDA	automated design of modular arithmetic devices: might cad replace an engineer	2009	-5.964210966638218	10.60879358922624	1537878
1537893	EDA	high-quality fpga designs through functional decomposition with sub-function input support selection based on information relationship measures	2001	-5.605914470142278	11.05467933133405	1537920
1537984	EDA	an enhanced test generator for capacitance induced crosstalk delay faults	2003	-5.337997875403037	11.03276778403529	1538011
1538088	SE	compact: a hybrid method for compressing test data	1998	-6.316937387616985	11.151478323508382	1538115
1538356	EDA	structural fault based specification reduction for testing analog circuits	2002	-5.407897650820041	11.095204055684986	1538383
1538413	EDA	untestable fault identification using recurrence relations and impossible value assignments	2004	-5.468234405010895	10.219553715510447	1538440
1538708	EDA	synthesis of sequential circuits for robust path delay fault testability	1993	-5.599145016888349	10.80651250328244	1538735
1538739	EDA	a new hybrid methodology for power estimation	1996	-5.66214206671813	10.515517386614988	1538766
1539007	EDA	translation of the problem of complete test set generation to pseudo-boolean programming	1991	-5.61557412901345	10.050891584966493	1539034
1539469	EDA	minimization of cts of k-cnot circuits for ssf and msf model	2008	-6.06619895659364	10.444472009071507	1539496
1539503	EDA	reducing the cost of test pattern generation by information reusing	1993	-5.5237271067130775	10.681670257784745	1539530
1539796	Logic	a cut-based algorithm for reliability analysis of terminal-pair network using obdd	2003	-7.222718378089466	10.49024533585114	1539823
1539877	Visualization	the necessity of feedback in minimal monotone combinational circuits	1977	-6.994361863279965	10.141845337786037	1539904
1540205	EDA	sat-based algorithms for logic minimization	2003	-5.862096650203992	9.716804254160571	1540232
1540405	EDA	iterative realization of multivalued logic systems	1978	-6.759594441118175	10.237673137064013	1540432
1540637	EDA	actas: an accurate timing analysis system for vlsi	1985	-5.353326926004242	10.719789728814288	1540664
1540788	EDA	logic minimization and testability of 2spp-p-circuits	2009	-6.682185953539858	10.358210526573489	1540815
1542668	EDA	analysis of cyclic combinational circuits	1993	-5.514566814378655	10.175997420817305	1542695
1543063	EDA	logical qubit layout problem for icm representation	2018	-7.2184844038865075	10.194584021119514	1543090
1543120	EDA	hierarchy based statistical fault simulation of mixed-signal ics	1996	-5.998985742623688	11.283610928513195	1543147
1543813	EDA	a power modeling and characterization method for macrocells using structure information	1997	-5.785027245853727	11.035379352127576	1543840
1544020	EDA	improving time-efficiency of fault-coverage simulation for mos analog circuit	2018	-5.594810067818459	10.829125414990845	1544047
1544329	SE	a comparative study of pseudo stuck-at and leakage fault model	1999	-5.3742304019132785	11.192029207221227	1544356
1544661	EDA	test patterns compression technique based on a dedicated sat-based atpg	2010	-5.71320890589547	10.887611320900191	1544688
1546187	EDA	combinational equivalence checking using boolean satisfiability and binary decision diagrams	2001	-5.30885864860646	10.208869042148663	1546214
1546208	Embedded	cacop-a random pattern testability analyzer	1995	-5.614086373621942	10.615965715392788	1546235
1546485	EDA	analysis of reversible logic based sequential computing structures using quantum mechanics principles	2012	-6.885162473355906	10.195602441604901	1546512
1546736	Graphics	a technology mapping method based on perfect and semi-perfect matchings	1991	-7.0581957083829066	10.56363615645736	1546763
1546979	EDA	neural network based estimation of vlsi building block dimensions from schematics	1995	-7.053056134942078	10.994952461625457	1547006
1546986	EDA	panamap-b: a mask verification system for bipolar ic	1981	-6.50649828357616	11.008351180525718	1547013
1547042	EDA	algebraic division for multilevel logic synthesis of multi-valued logic circuits	1994	-7.015810393605755	10.615896409279262	1547069
1547956	EDA	further reducing the redundancy of a notation over a minimally redundant digit set	2003	-7.136795869094138	10.156943028510113	1547983
1548137	Robotics	genetic algorithm based approach for segmented testing	2011	-5.487261475889668	10.956985709140769	1548164
1550636	SE	an analytical model for the aliasing probability in signature analysis testing	1989	-6.155961537887193	10.56910730218924	1550663
1550872	EDA	a diagrammatic approach to multilevel logic synthesis	1965	-6.099337128993789	9.908350382374627	1550899
1551083	EDA	interpretable symbolic small-signal characterization of large analog circuits using determinant decision diagrams	1999	-6.3591468674143785	9.884499135070834	1551110
1551626	EDA	folded circuit synthesis: logic simplification using dual edge-triggered flip-flops	2013	-6.219357092774872	10.927948381920354	1551653
1552605	EDA	compaction of atpg-generated test sequences for sequential circuits	1988	-5.396491967701888	10.467597036127245	1552632
1554208	AI	minimization of ordered pseudo kronecker decision diagrams	2000	-6.646265083334512	10.04606451623456	1554235
1554550	EDA	on designing ulm-based fpga logic modules	1995	-6.451843660766166	10.85051264675997	1554577
1554944	EDA	using contrapositive law in an implication graph to identify logic redundancies	2005	-5.733998968711903	10.320285957176036	1554971
1555083	EDA	a technology mapping algorithm for pal-based devices using multi-output function graphs	2000	-6.402618494799553	10.461935776332199	1555110
1555240	EDA	testable design of sequential circuits with improved fault efficiency	2001	-5.659661498488973	10.533811612907439	1555267
1557145	EDA	automatic error correction of tri-state circuits	1999	-5.422835101515187	10.896393441814242	1557172
1558402	EDA	efficient synthesis of and/xor networks	1997	-6.823821052385857	10.312763174673579	1558429
1560025	Crypto	efficient signatures with linear space complexity for detecting boolean function equivalence	1998	-6.0213616654050455	10.48495860650155	1560052
1560101	EDA	synthetic circuit generation using clustering and iteration	2003	-5.539458301472845	10.889441681920452	1560128
1560390	Logic	the p-valued-input, q-valued-output threshold logic and its application to the synthesis of p-valued logical networks	1984	-7.146757961008463	9.755468980705553	1560417
1561856	HCI	worst-case and average-case analysis of n-detection test sets and test generation strategies	2007	-5.684100729950074	10.395291196010463	1561883
1562782	Logic	a convergent procedure for partially-reachable states	2016	-5.611133690655385	10.161735756531481	1562809
1563996	EDA	hardware reduction for fsm - based control units using pal technology	2010	-5.9713293111912975	10.770898709549556	1564023
1564700	EDA	a broad strategy to detect crosstalk faults in network-on-chip interconnects	2010	-5.618730623941424	11.019334008459479	1564727
1565036	Theory	efficient scheduling techniques for robdd construction	1999	-6.26144564247624	10.054559592725447	1565063
1565391	EDA	estimating the quality of complexity measures in heuristics for reversible logic synthesis	2010	-6.297415146677066	10.365097451844868	1565418
1566021	EDA	fanin ordering in multi-slot timing analysis	1992	-7.2286180902901345	10.973115077405245	1566048
1566115	AI	sample method for minimization of obdds	1998	-6.290766163882202	9.906481615677407	1566142
1566868	EDA	towards a symbolic logic minimization algorithm	1993	-6.548894318593955	9.789265730226928	1566895
1568526	EDA	theory and design of adjacent asymmetric error masking codes	1998	-6.837780118797853	11.026157895745303	1568553
1568791	EDA	efficient trace signal selection for silicon debug by error transmission analysis	2012	-5.330701736291687	11.174656271160107	1568818
1569219	Theory	the minimal test set for sorting networks and the use of sorting networks in self-testing checkers for unordered codes	1990	-6.388233762589753	10.551401191568797	1569246
1570000	AI	key-node-based local search discrete artificial bee colony algorithm for obstacle-avoiding rectilinear steiner tree construction	2014	-6.176539277539457	9.3856472959137	1570027
1570230	EDA	a new approach for cmos op-amp synthesis	1999	-6.902062457808539	10.837870214524353	1570257
1570739	EDA	reduction of feedback loops in sequential circuits and carry leads in iterative networks	1963	-6.102411436654194	9.939135570384417	1570766
1571174	EDA	boolean decomposition for aig optimization	2017	-6.3201370016748095	10.189181879368496	1571201
1571689	Arch	on sequential machine decompositions for reducing the number of delay elements	1969	-6.535650345046616	9.950748814548193	1571716
1571833	EDA	a design scheme for pla-based control tables with reduced area and time-delay cost	1990	-6.34195450291159	10.215367097169032	1571860
1572050	Theory	2d qubit layout optimization for topological quantum computation	2014	-7.120865305486914	10.401796980304267	1572077
1572757	EDA	testability analysis of pufs leveraging correlation-spectra in boolean functions	2018	-6.011977958420398	10.2663089867932	1572784
1572980	EDA	a new class of sequential circuits with combinational test generation complexity	2000	-5.978011411516598	10.20127165645768	1573007
1573093	AI	context-aware dfm rule analysis and scoring using machine learning	2017	-5.376119161735778	10.933518773516457	1573120
1573444	EDA	icat: incremental combinational atpg	1994	-5.43497160459558	10.259396484908462	1573471
1573590	EDA	simulation and generation of i/sub ddq/ tests for bridging faults in combinational circuits	1993	-5.543838797219541	10.75814575919958	1573617
1573625	EDA	sequential fault occurrence and reconfiguration in system level diagnosis	1990	-5.343912621068495	9.79319502698264	1573652
1573925	Theory	logic properties of unate discrete and switching functions	1977	-6.8459624086625785	9.911684634613122	1573952
1573968	EDA	multi-frequency approach to fault dictionary of linear analog fault diagnosis	2008	-5.5436080513274835	10.581594947601786	1573995
1574748	EDA	on primitive fault test generation in non-scan sequential circuits	1998	-5.548306612847789	10.447395788146661	1574775
1574889	EDA	a parallel and randomized algorithm for large-scale discrete dual-vt assignment and continuous gate sizing	2008	-7.014489533192968	10.627494816190984	1574916
1574992	EDA	generation of representative input vectors for parametric designs: from low precision to high precision	2003	-5.87332365227795	10.69520017219046	1575019
1575633	EDA	polarized observability don't cares	1996	-5.5232878088648745	10.244800396536819	1575660
1575796	EDA	test compaction for sequential circuits	1992	-5.661882702831516	10.624684837678199	1575823
1576095	EDA	experimental results of forward-looking reverse order fault simulation on industrial circuits with scan	2001	-5.542465514110766	10.490719825643794	1576122
1576277	EDA	feedback in asynchronous sequential circuits	1965	-6.164719431553607	10.148320400622158	1576304
1576459	EDA	one-to-many: context-oriented code for concurrent error detection	2010	-6.2481116657772935	10.628495122324443	1576486
1577400	Theory	the synthesis of self-checking combinational devices based on properties of codes with summation of weighted transitions and selection of testable outputs groups	2017	-6.216606739969944	10.470084098576104	1577427
1577913	EDA	equivalence checking in multi-level quantum systems	2014	-6.548181896323029	10.07742574941674	1577940
1578439	EDA	constrained parity testing	1991	-5.641124568937802	10.63924704713792	1578466
1578641	Theory	r70-41 diagnosis and utilization of faulty universal tree circuits	1970	-5.9514773555378495	10.380497726342169	1578668
1578776	AI	boolean function representation using parallel-access diagrams	1996	-6.386270740723772	9.689725008695243	1578803
1578833	ML	design of multiple attractor gf (2p) cellular automatafor diagnosis of vlsi circuits	2001	-5.4702390207778935	10.48350102664794	1578860
1579148	EDA	towards synthetic benchmark circuits for evaluating timing-driven cad tools	1999	-5.528881771227497	10.540752092320703	1579175
1579535	EDA	sequential path delay fault identification using encoded delay propagation signatures	2008	-5.53484619657954	10.530888289423986	1579562
1580652	EDA	test generation for programmable logic arrays	1982	-5.433496703407032	10.556848174352721	1580679
1580990	Theory	minimizing esct forms for two-variable multiple-valued input binary output functions	2014	-7.1888653624939325	10.08077753233393	1581017
1581320	EDA	large-scale sop minimization using decomposition and functional properties	2003	-6.513507904621731	9.952188591787918	1581347
1581554	EDA	nine-coded compression technique for testing embedded cores in socs	2005	-5.765739223873857	11.269675234680422	1581581
1581930	EDA	reversible logic synthesis by quantum rotation gates	2013	-7.2197732152604175	10.205832813888602	1581957
1582576	EDA	transforming cyclic circuits into acyclic equivalents	2008	-5.632750393655247	10.216928326256037	1582603
1583616	EDA	intermittent faults: a model and a detection procedure	1974	-5.670722653570489	10.259078825653678	1583643
1583953	EDA	on the synthesis of mvmt functions for pla implementation using ccds	1990	-6.605084933150973	11.117583820849516	1583980
1584608	EDA	performance-optimal clustering with retiming for sequential circuits	2000	-7.137530042321592	11.186231779481009	1584635
1584957	EDA	test pattern generation for i/sub ddq/: increasing test quality	1995	-5.314253937564343	11.278682918438502	1584984
1585105	EDA	synthesis of delay verifiable sequential circuits using partial enhanced scan	1997	-5.59056517037297	10.378715324872276	1585132
1586500	EDA	cellular automata for generating deterministic test sequences	1997	-5.882482316614003	10.690508440616922	1586527
1586840	EDA	unknown output values of faulty circuits and output response compaction	2014	-5.4531755611178	10.818172493280924	1586867
1587754	EDA	algorithms for detailed placement of standard cells	1998	-6.960349615896599	10.929108949593523	1587781
1587960	Theory	optimum test patterns for parity networks	1970	-5.736679117668464	10.937698749857724	1587987
1588009	EDA	design-for-testability for path delay faults in large combinational circuits using test-points	1994	-5.687319358624082	10.897322625746462	1588036
1588107	EDA	space compression revisited	2000	-5.8563461440573485	10.925150802231975	1588134
1588518	EDA	retiming and resynthesis: optimizing sequential networks with combinational techniques	1991	-6.301873977393013	11.190151165440348	1588545
1588673	EDA	fault equivalence identification using redundancy information and static and dynamic extraction	2001	-5.547358191104242	10.458983270468114	1588700
1589625	EDA	new boolean equation for orthogonalizing of disjunctive normal form based on the method of orthogonalizing difference-building	2016	-7.215732245144879	10.014469538690543	1589652
1590240	EDA	a unified approach to the decomposition and re-decomposition of sequential machines	1990	-5.649031991658711	10.088745875921022	1590267
1590399	EDA	on the fault testing for reversible circuits	2007	-6.500392905859691	10.337237491734896	1590426
1590440	EDA	exact probabilistic testability measures for multi-output circuits	1990	-6.219907852092541	10.874253566022745	1590467
1590461	EDA	saposm: an optimization method applied to parameter extraction of mosfet models	1993	-6.333555796822418	10.086336833330494	1590488
1591049	EDA	net diagnosis using stuck-at and transition fault models	2012	-5.500932945326368	10.691966041685923	1591076
1592675	EDA	a partial scan methodology for testing self-timed circuits	1995	-5.539389901498375	11.191305721740987	1592702
1592792	EDA	the probability of error detection in sequential circuits using random test vectors	1991	-6.067944709907065	10.62973452225508	1592819
1593137	EDA	application of mixed integer linear programming in the generation of vectors with maximum datapath coverage for combinational logic circuits	2010	-5.681217506584728	10.177425773638332	1593164
1593597	EDA	fast heuristic and exact algorithms for two-level hazard-free logic minimization	1998	-6.57433501877696	10.04157956974649	1593624
1593847	EDA	a unified approach to combinational hazards	1974	-5.9029852411117	10.15723015408024	1593874
1594297	EDA	a nonenumerative algorithm to find the k longest (shortest) paths in a dag	2013	-7.089197002179444	10.196385467093693	1594324
1594699	EDA	representations of multiple-output switching functions using multiple-valued pseudo-kronecker decision diagrams	2000	-6.927686377212208	10.026357419856948	1594726
1595230	EDA	property-based test generation for scan designs and the effects ofthe test application scheme and scan selection on the number ofdetectable faults	2002	-5.558038951305907	10.721759045048877	1595257
1595475	EDA	designing genetic algorithms for the state assignment problem	1995	-6.3391662568660045	9.681147677903775	1595502
1595629	EDA	consistency checking for mos/vlsi circuits	1983	-5.785833589340219	10.24372925278898	1595656
1596022	EDA	minimum parallel binary adders with nor (nand) gates	1979	-7.0700025173932985	10.412973667195024	1596049
1596285	EDA	probabilistic ctss: analysis of timing error probability in asynchronous logic circuits	1991	-5.6586372128215086	10.767635562232206	1596312
1596376	AI	testability of spp three-level logic networks	2003	-6.46487838847889	10.042301011676006	1596403
1597078	Logic	evolutionary strategy for learning multiple-valued logic functions	2004	-7.115760246427947	9.818200509719349	1597105
1597761	EDA	on the detection of missing-gate faults in reversible circuits by a universal test set	2008	-6.304047143087492	10.572968303917294	1597788
1598258	EDA	optimal aspect ratios of building blocks in vlsi	1988	-7.219320198673204	10.98960963740456	1598285
1598766	EDA	simultaneous placement and module optimization of analog ic's	1994	-6.619342952635844	11.176342544676633	1598793
1599495	EDA	information relationships and measures in application to logic design	1999	-5.369938779058892	9.56096678013425	1599522
1600216	Arch	single shift-register realizations for sequential machines	1968	-7.157903460683793	9.831113947128896	1600243
1600254	EDA	gaussian fitness functions for optimizing analog cmos integrated circuits	2017	-5.7317236412221435	9.634711095274447	1600281
1600366	EDA	an optimal test compression procedure for combinational circuits	1996	-5.961281778439231	10.304705560442057	1600393
1600623	Robotics	hs: a hierarchical search package for cad data	1990	-6.753599389618237	10.597706972641221	1600650
1600769	Vision	an optimal encoding to represent a single set in an robdd	2010	-6.550157188535029	9.868447914663424	1600796
1601183	EDA	on test compaction objectives for combinational and sequential circuits	1998	-5.512274085111148	11.028385698093246	1601210
1601484	EDA	application of tools developed at the university of iowa to itc benchmarks	1999	-5.607133167905868	10.657881195055829	1601511
1601892	AI	generation of optimized single distributions of weights for random built-in self-test	1993	-5.959990001593832	11.210095005226677	1601919
1601922	EDA	a simulation-based hybrid optimization technique for low noise amplifier design automation	2007	-6.088791126658377	9.803818898798829	1601949
1602018	Logic	the or-k method for on-line checking of programmable logic arrays	1992	-5.602000070070349	10.814696319465055	1602045
1602124	EDA	applying two-pattern tests using scan-mapping	1996	-5.381450994352408	10.957248386794307	1602151
1602241	Theory	stochastic switching circuit synthesis	2008	-7.0301961677212255	9.899725761621172	1602268
1602296	Visualization	an approach for simplifying switching functions by utilizing the cover table representation	1971	-7.166265792924756	9.742490768304645	1602323
1602384	EDA	reduced complexity test generation algorithms for transition fault diagnosis	2011	-5.464818302172524	10.690518832351904	1602411
1602452	EDA	design of an on-chip test pattern generator without prohibited pattern set (pps)	2002	-5.902305911578796	11.227746826762004	1602479
1603030	EDA	performance targeted minimization of incompletely specified finite state machines for implementation in fpga devices	2017	-6.195099254053048	10.56003343950577	1603057
1603315	EDA	accurate synthesis of integrated rf passive components using surrogate models	2016	-6.642966266274509	11.23024268166661	1603342
1603656	EDA	autonomous multicycle tests with low storage and test application time overheads	2018	-5.567791539192922	10.904433450683255	1603683
1604321	Arch	on minimally testable logic networks	1974	-5.346595586785246	10.549393269469157	1604348
1604714	EDA	generating synthetic benchmark circuits for evaluating cad tools	2000	-5.4194997833032135	10.553841422089468	1604741
1605015	HCI	growing particle swarm optimizers for multi-objective problems in design of dc-ac inverters	2011	-5.756227047694202	9.395289024764317	1605042
1605569	EDA	a mathematical model for estimating acceptable ratio of test patterns	2014	-5.337911989951434	10.534132808925676	1605596
1605770	Logic	towards efficient verification of arithmetic algorithms over galois fields gf(2m)	2001	-6.425619650725769	10.087905076679238	1605797
1607915	EDA	a neural network approach to pla folding problems	1996	-7.005027246425164	10.336494139444897	1607942
1608887	EDA	genetic method for compressed skewed-load delay test generation	2012	-5.521866910368332	11.07794471730058	1608914
1609203	EDA	test compaction for transition faults under transparent-scan	2006	-5.60154183767013	10.556864269103224	1609230
1609665	ML	efficient exercising of switching elements in nets of identical gates	1973	-6.639275153267418	9.981926818634317	1609692
1610087	EDA	expediting ga-based evolution using group testing techniques for reconfigurable hardware	2006	-5.320655990551535	10.50563181939958	1610114
1610127	EDA	horizontal partitioning of pla-based finite state machines	1989	-6.137811416887604	10.481360025226165	1610154
1610432	EDA	shared binary decision diagram with attributed edges for efficient boolean function manipulation	1990	-6.544406665973831	9.721851311474667	1610459
1611147	EDA	count-based bist compaction schemes and aliasing probability computation	1992	-5.969787735528741	10.575565693823961	1611174
1611525	EDA	minimization of exclusive sum-of-products expressions for multiple-valued input, incompletely specified functions	1996	-6.895535485520368	10.021752756209631	1611552
1612653	EDA	model for delay faults based upon paths	1985	-5.551537667488425	11.072968843246771	1612680
1612736	EDA	on built-in self-test for adders	2009	-5.560276282082957	10.43123151261172	1612763
1612805	EDA	probabilistic identification of critical components for circuit delays	1993	-5.385212287947256	11.155368658249316	1612832
1613437	EDA	logic minimization based on dual logic	2013	-6.178277606319715	10.425506296768573	1613464
1614519	SE	a fault dependent test generation method for state-observable fsms to increase defect coverage under the test length constraint	2010	-5.3253846199951616	11.033137221209033	1614546
1617236	EDA	fast identification of robust dependent path delay faults	1995	-5.333962790915873	10.986187387674349	1617263
1617942	EDA	a non-linear pattern generator for testing digital vlsi circuitry	1991	-5.757996988484473	10.894470926012897	1617969
1617983	SE	on multiple bridging faults	2010	-5.3970889060232174	10.743981357125984	1618010
1619148	EDA	acceleration techniques for dynamic vector compaction	1995	-5.598517555326195	10.688607353545466	1619175
1619209	EDA	state look ahead technique for cycle optimization of interacting finite state moore machines	1993	-5.493222309495937	10.13093343123967	1619236
1619694	EDA	test generation for stuck-at and gate-delay faults in sequential circuits: a mixed functional/structural method	1994	-5.437884772037664	10.551584591586302	1619721
1619990	EDA	improving xor-dominated circuits by exploiting dependencies between operands	2007	-5.318131429931096	10.030016299147787	1620017
1620034	Visualization	multiple-valued logic&#8212;its status and its future	1984	-5.514108009762075	9.504858823315537	1620061
1620288	Robotics	reversibility in asynchronous cellular automata	2012	-6.232413859532017	9.528137100060343	1620315
1620358	AI	restructuring logic representations with easily detectable simple disjunctive decompositions	1998	-6.716910967107285	9.945683693487897	1620385
1620567	EDA	macromodeling of analog circuits for hierarchical circuit design	1994	-5.609104720533616	10.298190911888641	1620594
1621561	Logic	compact dsop and partial dsop forms	2013	-7.034459456699555	9.721717190751123	1621588
1622262	Theory	a characterization of ternary simulation of gate networks	1987	-6.977200883552946	10.070364299349732	1622289
1622375	EDA	encoding of asynchronous sequential networks	1967	-7.151306183462106	9.998043131609505	1622402
1622496	Arch	signature and residue testing of microprogrammable control units	2016	-6.108613438398881	10.80602602455436	1622523
1622979	EDA	phifact, a boolean preprocessor for multi-level logic synthesis	1990	-5.8495326472383224	10.173324629169064	1623006
1623862	EDA	random pattern testable design with partial circuit duplication	1997	-5.53855548567328	11.046408474825716	1623889
1623875	EDA	lfsr based hybrid pattern scheme achieving low power dissipation and high fault coverage	2008	-5.7872388762393125	10.976777906576904	1623902
1624678	EDA	a new optimal test node selection method for analog circuit	2012	-5.5412936462718285	10.618952931910878	1624705
1624911	AI	optimization of fpga configurations using parallel genetic algorithm	2001	-7.0376953687245365	10.470351671953749	1624938
1624995	EDA	building a better boolean matcher and symmetry detector	2006	-6.6174264841549775	9.826726923092547	1625022
1625011	EDA	multiple fault diagnosis based on multiple fault simulation using particle swarm optimization	2011	-5.299404515692085	10.91974544773032	1625038
1625293	Embedded	on the use of multi-cycle tests for storage of two-cycle broadside tests	2014	-5.571016008159318	11.083928110179007	1625320
1625508	EDA	a comparative study of two boolean formulations of fpga detailed routing constraints	2004	-6.925169976378554	10.429370878750856	1625535
1627565	Embedded	optimizing operational amplifiers by metaheuristics and considering tolerance analysis	2015	-5.8988902241363705	9.784567226108189	1627592
1627745	EDA	genom-pof: multi-objective evolutionary synthesis of analog ics with corners validation	2012	-5.768069263535052	10.061083873412617	1627772
1628692	EDA	synthesis of wiring signature-invariant equivalence class circuit mutants and applications to benchmarking	1998	-5.856161662504221	10.049349552846769	1628719
1628923	EDA	an exact optimization method using zdds for linear decomposition of index generation functions	2018	-6.943643594201876	9.923532019552033	1628950
1629663	EDA	evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness	1999	-5.423250768281739	9.756203481289454	1629690
1629682	EDA	space compression methods with output data modification	1987	-5.79202352806167	10.939723866900227	1629709
1629738	AI	on optimizing bist-architecture by using obdd-based approaches and genetic algorithms	1997	-5.671029115473154	10.758580770704544	1629765
1629895	Logic	tree-structured linear cellular automata and their applications in bist	1999	-5.714387755154643	10.30255989202432	1629922
1630353	EDA	on fault equivalence, fault dominance, and incompletely specified test sets	2005	-5.482044737866448	10.10751941733376	1630380
1631727	EDA	a built-in repair analyzer with optimal repair rate for word-oriented memories	2013	-5.608469853386557	10.94998242082668	1631754
1632163	Crypto	on the complexity of the hidden weighted bit function for various bdd models	1999	-6.203774366696429	9.938850218007437	1632190
1632275	EDA	multiple-valued logic minimization using universal literals and cost tables	1998	-6.761106520700491	10.209802990343649	1632302
1632320	EDA	a comparison of classical scheduling approaches in power-constrained block-test scheduling	2000	-6.651268147285611	11.245002259868533	1632347
1632931	Arch	sequential machines with less delay elements than feedback paths	1969	-6.584349187551582	9.832072491022764	1632958
1633156	Theory	general conditions for the decomposition of state holding elements	1996	-5.892507041663187	9.587578206797652	1633183
1634234	Embedded	a signed digit adder with error correction and graceful degradation capabilities	2004	-5.654928642537026	11.141414099129443	1634261
1634953	Theory	quantum finite state machines - a circuit based approach	2013	-6.278762026494727	9.845396341549836	1634980
1635463	EDA	multiple error diagnosis based on xlists	1999	-5.30246137623541	10.446386444101199	1635490
1636681	EDA	top-k aggressors sets in delay noise analysis	2007	-5.918229668021746	10.422764710988053	1636708
1638233	EDA	on efficient error diagnosis of digital circuits	2001	-5.37119596695261	11.007789964987674	1638260
1638235	EDA	mustang: state assignment of finite state machines targeting multilevel logic implementations	1988	-6.1403907660957415	10.438182696177694	1638262
1638679	Vision	an algorithm for locating logic design errors	1990	-5.342344200973328	10.828842311049595	1638706
1639848	EDA	on the testable design of bilateral bit-level systolic arrays	1991	-6.077079061793981	10.18000138525342	1639875
1640754	Arch	a hybrid-type test pattern generating mechanism	2004	-5.318207746899216	10.711052136182195	1640781
1643091	EDA	selective scan slice grouping technique for efficient test data compression	2010	-5.809999131763633	11.228767404928751	1643118
1643558	Visualization	prime implicants, minimum covers, and the complexity of logic simplification	1986	-7.038081036146448	9.777463656798338	1643585
1643818	EDA	reducing test time and area overhead of an embedded memory array built-in repair analyzer with optimal repair rate	2010	-5.6076224164619015	11.0091343497944	1643845
1645061	EDA	mos test pattern generation using path algebras	1987	-5.548446573394996	10.385984051269203	1645088
1645137	EDA	design verification via simulation and automatic test pattern generation	1995	-5.427824947207501	10.809187126368398	1645164
1646339	EDA	goal-oriented decomposition of switching functions	1993	-5.977282234752946	9.951916951144463	1646366
1647313	EDA	native-conflict and stitch-aware wire perturbation for double patterning technology	2012	-5.8308753647997404	10.777879133445358	1647340
1647343	EDA	efficient fault simulation algorithms for analyzing soft error propagation in sequential circuits	2013	-5.398427494268044	11.131587423234592	1647370
1648096	EDA	double–single stuck-at faults: a delay fault model for synchronous sequential circuits	2009	-5.5577713284031285	10.875487132920144	1648123
1648371	EDA	subgemini: identifying subcircuits using a fast subgraph isomorphism algorithm	1993	-6.7621813990936674	10.663409646664123	1648398
1649966	EDA	scalable compact test pattern generation for path delay faults based on functions	2009	-5.5622255679577295	10.471822158342373	1649993
1650005	EDA	design of totally self-checking code-disjoint synchronous sequential circuits	1999	-5.382115018089774	10.706370979965982	1650032
1650444	EDA	bdd based synthesis of symmetric functions with full path-delay fault testability	2003	-6.006204453408786	10.426179074856814	1650471
1650631	EDA	a test evaluation technique for vlsi circuits using register-transfer level fault modeling	2003	-5.4630679484660325	10.715471266004048	1650658
1650745	Theory	using variable-entered karnaugh maps to solve boolean equations	2001	-7.15249845654482	9.784080256200372	1650772
1650823	EDA	novel totally self-checking berger code checker designs based on generalized berger code partitioning	1993	-6.3022280196825635	10.414235019817307	1650850
1651014	Theory	feed-forward threshold logic nets for digital switching and pattern recognition	1967	-7.192251554959196	9.8906148939023	1651041
1651086	EDA	application of permutation group theory in reversible logic synthesis	2016	-7.119484664086184	10.35961968091551	1651113
1651211	EDA	evbdd-based algorithms for integer linear programming, spectral transformation, and function decomposition	1994	-6.7286094378535655	9.864715642749712	1651238
1651526	EDA	path delay faults and enf	2010	-5.574483392972392	10.778942619958112	1651553
1651674	EDA	a test cost reduction method by test response and test vector overlapping for full-scan test architecture	2005	-5.6359468132544634	11.190261924181394	1651701
1652409	AI	a model for sequential machine testing and diagnosis	1992	-5.433544548582907	9.964414022927288	1652436
1652755	EDA	an algorithmic study of exact route matching for integrated circuits	2011	-6.843762605711576	10.852548158504023	1652782
1653388	Logic	implementation of read- k-times bdds on top of standard bdd packages	2001	-6.4297819971520696	9.865567195033114	1653415
1654022	EDA	combined spectral techniques for boolean matching	1996	-6.539376017556949	9.943800080389368	1654049
1654202	EDA	computer aided minimization procedure for boolean functions	1984	-6.8402193017870365	9.914644541078557	1654229
1654376	EDA	towards finding path delay fault tests with high test efficiency using zbdds	2005	-5.742218162891835	10.348334454454358	1654403
1654469	EDA	note on fast bridge fault test generation based on critical area	2015	-5.735911144921071	11.278085588087027	1654496
1654532	EDA	robust tests for stuck-open faults and design for testability of reconvergent fan-out cmos logic networks	1990	-5.536072764389323	10.918594800563117	1654559
1654962	EDA	hierarchical strategy of model partitioning for vlsi-design using an improved mixture of experts approach	1996	-6.622825635353031	10.477869587542068	1654989
1655525	Theory	factoring boolean functions using graph partitioning	2005	-6.725082926777255	9.662653232900018	1655552
1656030	EDA	optimization of embedded controllers based on redundant transition removal and fault simulation using k-wise tests	2009	-5.501416729731077	10.320426979722411	1656057
1656539	EDA	multiplexor network generation in high level synthesis	1996	-6.712178669586884	10.756565724975726	1656566
1656910	EDA	novel synthesis methodology for fault tolerant reversible circuits by bounded model checking for linear temporal logic	2015	-5.6969136952259705	10.36127001729304	1656937
1657363	EDA	partial scan beyond cycle cutting	1997	-5.779444002827869	10.695705117890757	1657390
1657535	EDA	shortfinder: a graphical cad tool for locating net-to-net shorts in vlsi chip layouts	1990	-6.359914315138638	10.929086685550775	1657562
1657556	EDA	on verifying the correctness of retimed circuits	1996	-5.476316916955191	10.607077751536721	1657583
1658058	AI	an approach to the diagnosis of intermittent faults	1975	-5.398409299509096	10.24181839799776	1658085
1658527	Theory	aliasing probability transients	1992	-6.0446095720262285	10.651344973913254	1658554
1658849	ML	a method of search space pruning based on search state dominance	1994	-6.181049248922505	9.614710387675807	1658876
1659631	EDA	on gid-testable two-dimensional iterative arrays	1994	-6.02242071881918	10.436419110720244	1659658
1660109	EDA	circuit-level dictionaries of cmos bridging faults	1994	-5.419561790132113	11.261233316034328	1660136
1660268	EDA	on delay fault testing in logic circuits	1987	-5.6176874666055365	11.222529584564283	1660295
1660616	EDA	synthesis of robust delay-fault-testable circuits: theory	1992	-5.684950569533457	10.304966705212754	1660643
1660638	EDA	technology mapping using boolean matching and don't care sets	1990	-6.739323912906058	9.813654693439975	1660665
1661454	Arch	weighted pseudo-random bist for n-detection of single stuck-at faults	2004	-5.8058318876715385	10.681743245102227	1661481
1661526	EDA	state minimization of incompletely specified sequential machines	1970	-6.5622752725267	9.880855406547356	1661553
1661619	EDA	concurrent detection of erroneous responses in linear analog circuits	2006	-5.732411175861237	10.87913765399759	1661646
1662521	EDA	design technique of fail-safe sequential circuits using flip-flops for internal memory	1974	-5.380241426440059	11.000965035829404	1662548
1662979	EDA	verification of reconfigurable binary decision diagram-based single-electron transistor arrays	2013	-5.804899997472062	10.428843719525137	1663006
1663771	EDA	diagnosing the interconnect of bus-connected multi-ram systems under restricted and general fault models	2000	-5.304317764511281	11.061596296057235	1663798
1664371	EDA	reversible circuit synthesis by genetic programming using dynamic gate libraries	2017	-6.713966757639012	10.274438667423775	1664398
1664441	Visualization	speeding up the synthesis of programs from traces	1975	-7.077452962030602	9.630509985854587	1664468
1665082	Embedded	a comparative study of probabilistic and worst-case tolerance synthesis	2006	-5.702851218542813	9.906647711006894	1665109
1665611	EDA	circuit reliability estimation based on an iterative ptm model with hybrid coding	2016	-5.6809755021369375	11.061949815791356	1665638
1665853	Theory	a march-based fault location algorithm for static random access memories	2002	-5.843213055425978	10.635256947743374	1665880
1666515	Theory	density of tautologies in logics with one variable	2012	-7.19786830895607	9.625428523813703	1666542
1666727	EDA	tutorial on vlsi partitioning	2000	-7.122275271849243	10.699515901051958	1666754
1666898	EDA	projected don't cares	2012	-6.243018796410452	9.754345889047377	1666925
1666982	Crypto	a transformation of multiple-valued input two-valued output functions and its application to simplification of exclusive-or sum-of-products expressions	1991	-7.180797021330704	9.908782707553566	1667009
1667148	EDA	efficient algorithms for subcircuit enumeration and classification for the module identification problem	2001	-5.996392926188527	10.126924167695833	1667175
1667162	EDA	permanent and transient fault tolerance for reconfigurable nano-crossbar arrays	2017	-5.898802298552426	10.913890923269655	1667189
1667364	EDA	easily testable realization of grm and esop networks for detecting stuck-at and bridging faults	2004	-5.9453609650377635	10.625721357739234	1667391
1667798	EDA	a new method for partial scan design based on propagation and justification requirements of faults	1995	-5.4314856071543085	10.693985565576604	1667825
1668051	EDA	repairable cell-based chip design for simultaneous yield enhancement and fault diagnosis	2016	-5.468767685083429	11.160939609515342	1668078
1668136	EDA	partial scan delay fault testing of asynchronous circuits	1997	-5.571537225639535	10.541656477644823	1668163
1668208	EDA	quasim — cloud service for digital circuits simulation	2016	-6.098877910268563	10.811461374001999	1668235
1668479	EDA	cellular automata for weighted random pattern generation	1997	-5.800844040726367	10.585457681059324	1668506
1668930	EDA	non-scan design for testability for mixed rtl circuits with both data paths and controller via conflict analysis	2003	-5.557666547133384	10.706004805944405	1668957
1669146	Logic	ordered binary decision diagrams and minimal trellises	1999	-7.028612074564718	9.720557195338493	1669173
1669244	Embedded	mems built-in-self-test using mls	2004	-5.517582547098455	11.23673876962468	1669271
1669474	Graphics	optimization by simulated evolution with applications to standard cell placement	1990	-6.223234408981267	10.132068395425435	1669501
1669477	Theory	quantum circuits for incompletely specified two-qubit operators	2005	-6.9848989079938875	9.599981529408216	1669504
1670327	AI	minimization of word-level decision diagrams	2002	-6.260092253654728	10.056559554233012	1670354
1670679	EDA	plato: a cad tool for logic synthesis based on decomposition	1991	-5.9641456169004075	10.782860442498968	1670706
1671336	Robotics	mathematical framework for representing discrete functions as word-level polynomials	2003	-5.8604865958907055	9.82243497328433	1671363
1671669	EDA	abeemap: a mapping algorithm based on multi-objective artificial bee colony	2015	-6.092043091286089	11.015691313986672	1671696
1671738	PL	test generation for mixed-signal devices using signal flow graphs	1999	-5.379450787452003	10.911560945647595	1671765
1671746	AI	using symbolic techniques to find the maximum clique in very large sparse graphs	1995	-6.634810711537334	9.96000934269498	1671773
1671872	EDA	efficient design-specific worst-case corner extraction for integrated circuits	2009	-6.9408349898558175	11.128401954322088	1671899
1672175	EDA	"""kernighan: """"a proper model for the partitioning of electrical circuits"""	1972	-6.592339382163402	10.811667585277206	1672202
1672460	Logic	communication based fpga synthesis for multi-output boolean functions	1995	-6.685820193152154	9.873056163455137	1672487
1673815	EDA	a statistical study of defect maps of large area vlsi ic's	1994	-6.198871578168565	11.083717501441877	1673842
1673863	EDA	partial reset methodology and experiments for improving random-pattern testability and bist of sequential circuits	1999	-5.558814963651677	11.092138315463641	1673890
1674863	EDA	constrained interpolation for guided logic synthesis	2014	-6.253998460085156	10.291405183627333	1674890
1674955	EDA	an efficient signature computation method	1992	-5.899025005688293	10.77935342774304	1674982
1674981	EDA	analog circuits testing using digitally coded indirect measurements	2015	-5.605487479005786	11.102898051133403	1675008
1675168	HPC	parallel algorithms for generating harmonised state identifiers and characterising sets	2016	-6.745015007250652	9.392999773108816	1675195
1675226	HCI	a theorem for deriving majority-logic networks within an augmented boolean algebra	1960	-6.583018745915263	9.935783092071556	1675253
1675352	Security	algebra of transient states of postan signals	2018	-6.194191486375611	9.792619584487523	1675379
1675949	EDA	generation of bdds from hardware algorithm descriptions	1996	-5.349729000453349	9.99921139367998	1675976
1676750	EDA	bi-decomposing large boolean functions via interpolation and satisfiability solving	2008	-6.512562474414941	10.111933111746877	1676777
1676785	EDA	on identifying undetectable and redundant faults in synchronous sequential circuits	1994	-5.401982955042971	10.452610074551426	1676812
1677251	EDA	fault diagnosis for rams using walsh spectrum	2004	-6.025970341078466	10.75501247669472	1677278
1678113	Visualization	multiple fault detection in arrays of combinational cells	1975	-6.175515579974178	10.350249965095069	1678140
1678439	EDA	a design for testability technique for test pattern generation with lfsrs	1994	-6.071003451346294	10.63188033715723	1678466
1678638	EDA	foundations for applications of gibbs derivatives in logic design and vlsi	2002	-6.234595146457341	9.47544612514377	1678665
1678905	Logic	variable order verification use of logic representation	2003	-5.664419896924825	10.12616444494189	1678932
1679125	Theory	techniques for the diagnosis of switching circuit failures	1961	-5.879000905163607	10.613850981714362	1679152
1679356	EDA	integrated optimization of partitioning, scheduling and floorplanning for partially dynamically reconfigurable systems	2017	-7.099414988032407	11.260897014384215	1679383
1680084	EDA	unspecified transition faults: a transition fault model for at-speed fault simulation and test generation	2008	-5.583671916748578	10.734472252886617	1680111
1680110	EDA	mapping decision diagrams for multiple-valued logic functions into threshold logic networks	2011	-6.52172125723346	10.218021470666844	1680137
1681345	Embedded	on the check base selection problem for fast adders	1993	-6.434451124512795	9.94848190148059	1681372
1681684	EDA	acv: an arithmetic circuit verifier	1996	-6.24451476062678	9.917354955676144	1681711
1683214	EDA	a fault partitioning method in parallel test generation for large scale vlsi circuits	1999	-5.988597545940255	10.582466000742627	1683241
1683451	EDA	fast functional evaluation of candidate obdd variable orderings	1991	-5.899809033414629	9.964256737158316	1683478
1683746	EDA	critical path minimization using retiming and algebraic speed-up	1993	-6.326087436243575	10.496245293252468	1683773
1684225	EDA	tutorial: macro-modeling for solving soc physical design automation problems	2013	-6.957062574716552	11.041244845261954	1684252
1684316	EDA	a parallel-vector concurrent-fault simulator and generation of single-input-change tests for path-delay faults	1998	-5.9819163856944035	10.621240924942725	1684343
1685522	EDA	an efficient technique for obtaining unate implementation of functions through input encoding	1994	-5.915202405232722	10.349624594948525	1685549
1685805	EDA	a functionality fault model: feasibility and applications	1994	-5.486687878055204	10.867044430168969	1685832
1686405	EDA	using stack reconstruction on rtl orthogonal scan chain design	2006	-6.044951871362394	11.257638633214134	1686432
1687215	HPC	an error-driven adaptive grid refinement algorithm for automatic generation of analog circuit performance macromodels	2005	-6.0177367830964075	11.106807066058986	1687242
1687834	Logic	modified approach to automata state encoding for lut fpga implementation	1998	-5.498060552224529	10.181312340869534	1687861
1687886	EDA	an evolutionary algorithm for the routing of multi-chip modules	1994	-7.1925607091768216	11.264048174467876	1687913
1688014	EDA	facts: fault coverage estimation by test vector sampling	1994	-5.6723408244671285	10.562472159378562	1688041
1688302	EDA	validatable nonrobust delay-fault testable circuits via logic synthesis	1992	-5.406535359356626	10.448762265976484	1688329
1689099	EDA	spectral rtl test generation for microprocessors	2007	-5.801680521974737	10.705578164647664	1689126
1689255	Theory	calculation of minimum number of registers in arbitrary life time chart	1994	-6.063691586343701	10.761166043757358	1689282
1689680	Logic	boolean functions classification via fixed polarity reed-muller forms	1997	-7.135567349741493	9.957771207375515	1689707
1690384	EDA	a power efficient test data compression method on count compatible prl coding	2015	-5.987424137226138	11.067949249648445	1690411
1690556	EDA	efficient techniques for reducing iddq observation time for sequential circuits	1999	-5.5962033527667625	10.905437109866275	1690583
1690689	Arch	learning of fuzzy automata	2001	-5.749482214586522	9.96397818766175	1690716
1691236	AI	multiple-valued logic minimization by genetic algorithms	1997	-6.982342228299339	10.051777223849923	1691263
1691351	EDA	architecture-aware fpga placement using metric embedding	2006	-7.155331260822675	11.24374784995416	1691378
1691748	EDA	technique of computing logic derivatives for mvl-functions	1996	-6.908786261456537	9.58209990319519	1691775
1693026	EDA	microword length minimization in microprogrammed controller synthesis	1993	-6.628569548934901	10.098002460663906	1693053
1693559	EDA	a semi - symbolic method of electronic circuit design by pole and zero distribution optimization using time - constants approximation including inductors	2009	-6.0689280606408635	9.749048821129046	1693586
1693862	EDA	evolutionary digital circuit design using genetic programming	2006	-5.6858364726504735	9.926825213739393	1693889
1694343	EDA	on interconnecting circuits with multiple scan chains for improved test data compression	2004	-5.826834574340119	11.01302686862449	1694370
1694596	EDA	on the optimization power of redundancy addition and removal techniques for sequential circuits	2001	-5.6515733996699415	10.277516555001313	1694623
1694651	EDA	structure-based specification-constrained test frequency generation for linear analog circuits	2003	-5.384336929746128	10.973836142456355	1694678
1695567	EDA	an efficient low-overhead policy for constructing multiple scan-chains	2004	-6.708819064316683	11.219653381635585	1695594
1695879	EDA	functional area lower bound and upper bound on multicomponentselection for interval scheduling	2000	-7.0752834215936025	11.201986728049876	1695906
1696185	EDA	modeling logic gates and circuits with generalized nets	2015	-6.9563114290698636	10.252553528795316	1696212
1697018	Crypto	the word-level models for efficient computation of multiple-valued functions. part 2: lwl based model	2002	-6.7544082530901735	10.367555461630198	1697045
1697261	Logic	decomposition-based synthesis of multiple-valued functions for threshold logic network realization	1994	-6.778364830737679	10.11633757697957	1697288
1697323	EDA	data structures and algorithms for simplifying reversible circuits	2006	-6.291475700401745	10.370529002118797	1697350
1697461	EDA	analog circuit design space description based on ordered clustering of feature uniqueness and similarity	2014	-5.362330510390171	9.910565710511127	1697488
1697522	Arch	design-for-fast: supporting x-tolerant compaction during faster-than-at-speed test	2017	-5.616805229201495	11.245771949819147	1697549
1697574	EDA	simplification of c-rtl equivalent checking for fused multiply add unit using intermediate models	2013	-5.303446707159936	9.752422056549749	1697601
1697849	EDA	generation of minimal vertex covers for row/column allocation in self-repairable arrays	1996	-6.60309891226305	10.324067366204154	1697876
1697856	EDA	efficient ddd-based term generation algorithm for analog circuit behavioral modeling	2003	-6.40040028280656	9.993373401308489	1697883
1698172	EDA	fast performance evaluation for analog circuit synthesis frameworks	2018	-6.051093435634796	10.5645178022935	1698199
1698740	Arch	floating-point numerical function generators using evmdds for monotone elementary functions	2009	-6.945828616521605	10.14333744334025	1698767
1699740	Logic	synthesis of counters with threshold elements	1965	-6.864348201369678	9.828569877082641	1699767
1700206	EDA	a kernel-finding state assignment algorithm for multi-level logic	1988	-6.134530240815978	10.196502840025277	1700233
1700418	EDA	improving run times by pruned application of synthesis transforms	2005	-6.693359614319358	11.12564356620678	1700445
1700527	EDA	static test data volume reduction using complementation or modulo-$m$ addition	2011	-6.069577389272103	10.637711196952496	1700554
1701297	EDA	more accurate polynomial-time min-max timing simulation	1997	-6.235996057334738	10.871911048489505	1701324
1702054	EDA	slack matching asynchronous designs	2006	-6.853652589203388	11.254632285105526	1702081
1702320	EDA	error masking with approximate logic circuits using dynamic probability estimations	2014	-5.894596775073018	10.996571143910579	1702347
1703119	EDA	a rated-clock test method for path delay faults	1998	-5.611254495335713	10.495509595428137	1703146
1703431	EDA	a super switch algebra for quantum device based systems	1999	-6.820453554423784	9.79778416616962	1703458
1703947	Arch	error correction circuit using difference-set cyclic code	2003	-6.067986546270968	11.035443344820724	1703974
1704330	EDA	designing sets of fault-detection tests ror combinational logic circuits	1971	-5.342516819764825	10.908592636870813	1704357
1704920	SE	a reduction approach to improve the quantification of linked fault trees through binary decision diagrams	2010	-5.368820443548212	9.46907247975166	1704947
1704928	EDA	dv-tse: difference vector based test set embedding	2003	-5.703334487202669	10.650098048833787	1704955
1705594	Logic	k-disjointness paradigm with application to symmetry detection for incompletely specified functions	2005	-6.255291108384907	10.164833501062624	1705621
1706016	EDA	polynomial algorithms for the synthesis for hazard-free circuits from signal transition graphs	1993	-5.471288708480487	10.408011717451206	1706043
1706541	Logic	heuristic minimization of synchronous relations	1993	-6.213314872974137	10.143804106154963	1706568
1706560	Visualization	unate cellular logic	1969	-6.664012011714652	10.305102000440742	1706587
1707392	Visualization	on tracey's internal state assignment method	1970	-6.216581352214151	9.837808744261137	1707419
1707453	EDA	an effective and efficient atpg-based combinational equivalence checker	2005	-5.428828863902355	10.046924066510863	1707480
1707507	EDA	multiple distributions for biased random test patterns	1988	-5.783974354261602	10.668818034009119	1707534
1709153	EDA	prop: a recursive paradigm for area-efficient and performance oriented partitioning of large fpga netlists	1995	-7.0598949203922485	11.102455432750931	1709180
1709213	EDA	digital circuit optimization via geometric programming	2005	-6.749901883059143	11.199566617038071	1709240
1709638	HCI	timing-, heat- and area-driven placement using self-organizing semantic maps	1993	-5.725439072694972	11.040348261907248	1709665
1709815	EDA	evolutionary methods in the design of quaternery digital circuits	1998	-6.540250232190531	10.294481208920113	1709842
1710393	PL	increase in reliability of on-line testing methods using natural time redundancy	2010	-5.385368747712872	10.938004264544736	1710420
1710465	EDA	polarity searching for mprm logic circuit based on improved adaptive genetic algorithm	2015	-6.4355225448457904	10.303673362112512	1710492
1711230	EDA	stoic: state assignment based on output/input functions	1993	-5.501967598597091	10.251767521785943	1711257
1711536	Graphics	a transistor pulse generator for digital systems	1958	-6.848240400619468	9.803572168582908	1711563
1712357	EDA	imperfect linear duplication of combinational circuits	1995	-5.5747489328824695	11.03994554640955	1712384
1712978	EDA	probabilistic representation and manipulation of boolean functions using free boolean diagrams	1994	-5.898170433616983	9.794312796047905	1713005
1713034	EDA	optimal lfsr-coding test data compression based on test cube dividing	2009	-6.1275930121872015	11.094007759136202	1713061
1714336	EDA	an effective combinatorial algorithm for gate-level threshold voltage assignment	2006	-6.531179550454737	11.119240116941032	1714363
1714392	EDA	layout-driven timing optimization by generalized de morgan transform	2002	-6.4500343045087085	10.974113880130172	1714419
1714705	EDA	restoration-based merging of functional test sequences	2017	-5.753870596432322	10.692062784739393	1714732
1714788	EDA	low-complexity fault simulation under the multiple observation time and the restricted multiple observation time testing approaches	1998	-5.525474246049868	10.756361208900984	1714815
1714939	HPC	"""neural network processing elements as a new generation of """"flip-flops"""""""	1991	-6.2913474158662535	9.856558838803098	1714966
1715142	EDA	zero aliasing for modeled faults	1995	-6.00791581222817	10.606828853653225	1715169
1715444	Vision	systolic merging and ranking of votes for the generalized hough transform	1995	-5.69722482566774	11.233088246713292	1715471
1715568	EDA	a dft method for rtl data paths based on partially strong testability to guarantee complete fault efficiency	2005	-5.6078923790627995	10.783198024154126	1715595
1716787	EDA	bipartite full scan design: a dft method for asynchronous circuits	2010	-5.597489514654422	11.0572009590807	1716814
1717425	DB	a comparative analysis of multiplexer techniques for the minimization of function cost using the costtable approach	1990	-7.018874588362608	10.30370268540277	1717452
1718485	EDA	bdd representation for incompletely specified multiple-output logic functions and its applications to the design of lut cascades	2007	-6.899114153467328	10.376456066938811	1718512
1719265	Metrics	aliasing probability calculations for arbitrary compaction under independently selected random test vectors	2005	-5.951215016141357	10.541919404937078	1719292
1719821	EDA	a recursive method for breaking complex logic loops in boolean system models	2007	-6.583561364337117	9.597711128663256	1719848
1719910	EDA	3-stage variable length continuous-flow scan vector decompression scheme	2004	-5.875894311623513	11.049343850177927	1719937
1720492	EDA	design for sequential testability: an internal state reseeding approach for 100 % fault coverage	2000	-5.604401271312028	11.093013539499523	1720519
1720681	EDA	applications of modular summation codes to concurrent error detection systems for combinational boolean circuits	2015	-6.507466738507255	10.524230622159898	1720708
1721209	Logic	tradeoffs in multichip module yield and cost with known good die probability and repair	2001	-5.424027088778584	11.25410950538107	1721236
1721490	Vision	transformation of switching functions to completely symmetric switching functions	1968	-7.19062176368618	9.759231448153997	1721517
1721683	AI	synthesis of finite state machines for improved state verification	2006	-5.794448756458504	10.104400481897144	1721710
1721826	Logic	effective concurrent test for a parallel-input multiplier using modulo 3	1992	-6.103651244819773	10.62819190609026	1721853
1722002	EDA	properties of wired logic	1986	-6.754189664038154	10.859259988470251	1722029
1724265	EDA	a constraint-driven methodology for placement of analog and mixed-signal integrated circuits	2008	-5.819164722776509	10.90894210490196	1724292
1724801	EDA	a bridging fault model where undetectable faults imply logic redundancy	2008	-5.592582931488977	10.683339929921043	1724828
1725190	EDA	improving compression ratio, area overhead, and test application time for system-on-a-chip test data compression/decompression	2002	-5.974597857583393	11.282874716595733	1725217
1725875	EDA	a new approach for initialization sequences computation for synchronous sequential circuits	1997	-5.552029022768848	10.238008352453775	1725902
1726640	EDA	the disjunctive decomposition of logic functions	1997	-6.147363888605923	10.079771161176762	1726667
1727533	EDA	fast hierarchical test path construction for dft-free controller-datapath circuits	2000	-5.597630633013908	10.639189621747095	1727560
1727606	SE	the impacts of untestable defects on transition fault testing	2006	-5.415728105573435	11.086610460384193	1727633
1727787	EDA	performance-driven multi-level clustering for combinational circuits	2003	-6.57695616147171	10.650644306752426	1727814
1728016	EDA	transduction method for design of logic cell structure	2004	-6.97048382188428	10.173195075868431	1728043
1728141	EDA	synthesis for broadside testability of transition faults	2008	-5.496283382802537	10.841539625242543	1728168
1729348	EDA	multi-tone testing of linear and nonlinear analog circuits using polynomial coefficients	2009	-5.4185313279050416	10.780474910901058	1729375
1729386	EDA	contest: a concurrent test generator for sequential circuits	1988	-5.426078549323432	10.309958137717077	1729413
1729582	EDA	test sets for robust path delay fault testing on two-rail logic circuits	2011	-5.697688568838951	10.714935157573926	1729609
1729725	Vision	synthesis of multilevel feed-forward mos networks	1977	-6.4427500957447705	10.971578220730006	1729752
1729812	EDA	dr-scan: dual-rail asynchronous scan dft and atpg	2019	-5.692098810188402	10.835743417532232	1729839
1730814	Theory	embedded two-rail checkers with on-line testing ability	1996	-5.954679021371391	10.819182185906982	1730841
1731087	HCI	pert time calculations without topological ordering	1965	-6.8377607809106395	9.844455912354183	1731114
1731088	HPC	a sequential detailed router for huge grid graphs	1998	-7.125389261413512	11.210286021340627	1731115
1731617	EDA	a transformational approach to synthesizing combinational circuits	1991	-6.496610702031505	10.07347313784203	1731644
1732034	EDA	optimizing average-case delay in technology mapping of burst-mode circuits	1996	-6.0863840921016035	10.740365982848836	1732061
1732765	PL	technology mapping into general programmable cells	2015	-5.755094499396857	11.274530190353277	1732792
1733612	AI	variable reordering for shared binary decision diagrams using output probabilities	1999	-6.481509151723902	9.933961963529693	1733639
1733875	EDA	a new faster algorithm for iterative placement improvement	1996	-6.994946008721047	10.949592432925618	1733902
1734730	Robotics	genetic vlsi circuit partitioning with two-dimensional geographic crossover and zigzag mapping	1997	-6.174260383718798	9.497380795706071	1734757
1734771	Arch	donut: a threshold gate computer	1964	-6.337195506191129	10.780045561508274	1734798
1735248	EDA	delay-fault test generation and synthesis for testability under a standard scan design methodology	1993	-5.680760424521457	10.49281897699566	1735275
1735670	Arch	a note on detecting sneak paths in transistor networks	1989	-6.692456185455903	11.063765038025462	1735697
1735690	Metrics	multiple-valued-input tant networks	1994	-6.910253546504692	10.473855564840068	1735717
1735788	EDA	binary time frame expansion	2002	-5.313497826398244	9.49918762632924	1735815
1736139	EDA	computing support-minimal subfunctions during functional decomposition	1998	-6.665488455471925	10.421859203765688	1736166
1736192	EDA	a method for logic circuit test generation based on boolean partial derivative and bdd	2009	-5.817587063759245	10.441731802607476	1736219
1736305	SE	ertg: a test generator for error-rate testing	2007	-5.50864378442017	11.01495260326822	1736332
1736525	EDA	on an effective selection of iddq measurement vectors for sequential circuits	1999	-5.745130216902383	10.738454562879665	1736552
1737013	EDA	test data compression for minimum test application time	2007	-5.920775699619759	11.16895756664457	1737040
1737482	EDA	test generators need to be modified to handle cmos designs	2001	-5.524531282484518	11.216122367387863	1737509
1737514	EDA	on the number of distinct state assignments for synchronous sequential machines	1967	-6.6504879382916915	9.771580741705149	1737541
1737535	EDA	an evolutionary algorithm for reducing integrated-circuit test application time	2002	-5.880048800720383	10.888661370247618	1737562
1737784	EDA	consistent floorplanning with super hierarchical constraints	2001	-7.043386271360086	10.933811296161414	1737811
1737989	EDA	feedback-free circuits in the algebra of transients	2002	-6.550521779426786	9.971794748455943	1738016
1738802	EDA	flip-flop selection for mixed scan and reset design based on test generation and structure of sequential circuits	2000	-5.594065836963996	10.696896837397242	1738829
1738837	Robotics	design of c-testable multipliers based on the modified booth algorithm	1997	-5.6015735321168245	10.933610380034551	1738864
1738942	Arch	fault tolerant computing paradigm for random molecular phenomena: hopfield gates and logic networks	2011	-5.311999790246269	10.971967440236547	1738969
1740443	AI	dynamic properties of a multiway arbiter	2000	-5.837124182480836	9.915660027343307	1740470
1740875	EDA	automatic word-level abstraction of datapath	2016	-5.675354940836103	10.01958930346832	1740902
1741191	NLP	skewed-load transition test: part 2, coverage	1992	-5.746711921092869	10.6413395397662	1741218
1742282	Theory	a mathematical model of finite random sequential automata	1968	-6.816178154748135	9.63279683333211	1742309
1742455	EDA	multi-terminal bdd synthesis and applications	2009	-5.741212843174126	10.03479726726593	1742482
1742790	EDA	recursive coverage projection of test sets	1979	-5.4327807677101045	10.291435580778439	1742817
1744442	EDA	computation of floating mode delay in combinational circuits: practice and implementation	1993	-5.557619876380963	10.236298222186367	1744469
1744814	EDA	hazard algebras	2003	-5.4747146973253615	10.336677005445855	1744841
1745495	ML	minimizing robdd size of incompletely specified multiple output functions	1994	-6.202565794259638	10.108252128258195	1745522
1746295	Robotics	optimal test generation in combinational networks by pseudo-boolean programming	1977	-6.403607148160742	10.29422184011892	1746322
1746377	EDA	an efficient greedy approach to pla folding	2008	-6.581911820420357	10.458736725889695	1746404
1746650	EDA	on an improved design approach for c-testable orthogonal iterative arrays	1988	-6.0863363358066565	10.318522311349296	1746677
1746706	EDA	design of an all-magnetic computing system: part ii-logical design	1961	-6.711737694212304	10.140944465153066	1746733
1747118	EDA	generalized constraint generation in the presence of non-deterministic parasitics	1996	-5.697858276431357	10.541252989448862	1747145
1748268	EDA	bee colony inspired metamodeling based fast optimization of a nano-cmos pll	2011	-6.1023522107055905	10.320020154954305	1748295
1749588	EDA	on the optimal design of multiple-valued pla's	1989	-7.080420421891247	10.345922704091038	1749615
1750733	EDA	static and dynamic test sequence compaction methods for acyclic sequential circuits using a time expansion model	1999	-5.679840070623101	10.572364432326166	1750760
1751488	EDA	theory and application of gf(2p) cellular automata as on-chip test pattern generator	2000	-6.016418661302239	10.971813049003618	1751515
1751932	Theory	wrapture: a tool for evaluation and optimization of weights for weighted random pattern testing	1994	-6.120093972897163	10.405726064731699	1751959
1752452	EDA	a novel combinational testability analysis by considering signal correlation	1998	-5.379950337778674	10.929099944691007	1752479
1752558	Robotics	fault-detection experiments for parallel-decomposable sequential machines	1975	-6.206556381723769	9.763746449194015	1752585
1753055	EDA	fast multidimensional optimization of analog circuits initiated by monodimensional global peano explorations	2015	-6.196374190937061	10.4262073957264	1753082
1753319	EDA	reduction of quantum cost by making temporary changes to the function	2017	-6.456326714608602	10.651357044506854	1753346
1753448	EDA	evolutionary-reduced ordered binary decision diagram	2009	-5.5936106399856325	9.774022258878345	1753475
1754920	EDA	a robust min-cut improvement algorithm based on dynamic look-ahead weighting	1995	-7.107107685096665	10.676927048978868	1754947
1755343	Robotics	an intrinsic order criterion to evaluate large, complex fault trees	2004	-6.475120670575542	9.757044470784797	1755370
1756263	EDA	decomposition of multi-output logic function in reed-muller spectral domain	2011	-7.046720948531682	9.975690178387604	1756290
1756441	EDA	post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations	2010	-5.35381558654053	11.059855089474087	1756468
1756471	EDA	partial scan designs without using a separate scan clock	1995	-5.967331585672548	10.753553013050094	1756498
1756486	EDA	functional versus random test generation for sequential circuits	1993	-5.544472829219031	10.40152925372698	1756513
1757537	EDA	time slot specification based approach to analog fault diagnosis using built-in current sensors and test point insertion	2002	-5.311767171665974	11.053159384477413	1757564
1757669	EDA	on undetectable faults in partial scan circuits using transparent-scan	2004	-5.485182624509879	10.880874464817724	1757696
1757988	EDA	to sat or not to sat: ashenhurst decomposition in a large scale	2008	-5.641649590213348	9.43262449549146	1758015
1758339	EDA	sequential synthesis for table look up programmable gate arrays	1993	-6.714929504306512	10.753916249901923	1758366
1759512	EDA	syndrome-testable design of combinational circuits	1980	-5.405157702051783	10.634811958614726	1759539
1759534	EDA	a multi-objective optimization for memory bist sharing using a genetic algorithm	2011	-5.459978466461546	10.387594867341845	1759561
1760251	AI	synthesis of linear sequential machines	1976	-7.030363571113244	9.43876717703428	1760278
1760595	Theory	a linear-time algorithm for finding all double-vertex dominators of a given vertex	2015	-6.442425668571832	10.4014023977034	1760622
1760695	EDA	on masking of redundant faults in synchronous sequential circuits with design-for-testability logic	2005	-5.484529405307836	10.884744414232767	1760722
1761285	EDA	representation of multiple-valued functions with flat vilenkin-chrestenson spectra by decision diagrams	2014	-6.611410692549777	9.51579317585538	1761312
1761706	EDA	on the existence of hazard-free multi-level logic	2003	-5.992550666239136	10.037973208568486	1761733
1761732	EDA	fault simulation based test generation for combinational circuits using dynamically selected sub-circuits	1999	-5.436635227021531	10.845160806566478	1761759
1761771	EDA	an improved algorithm for minimum-area retiming	1997	-6.728390904952188	10.764267102585151	1761798
1762171	HPC	realistic linked memory cell array faults	1996	-5.427541406235973	10.743967122924944	1762198
1762658	EDA	on the feasibility of fault simulation using partial circuit descriptions	2000	-5.7043216537690355	10.351355729389168	1762685
1762878	PL	tackling the qubit mapping problem for nisq-era quantum devices	2018	-6.888498510696175	10.177475099970415	1762905
1762962	EDA	predicting the number of contacts and dimensions of full-custom integrated circuit blocks using neural network techniques	1992	-6.940208406899209	11.101809757124162	1762989
1763201	EDA	improving synthesis of reversible circuits: exploiting redundancies in paths and nodes of qmdds	2017	-6.0714013395961395	10.40426216935134	1763228
1763282	EDA	an evaluation of bipartitioning techniques	1995	-6.669652029904237	10.924214098220856	1763309
1764028	EDA	models and methods checking mantissas by inequalities for on-line testing of digital circuits in critical applications	2017	-5.89871892108183	10.645970996500058	1764055
1764203	DB	a topological approach to failure diagnosis of large-scale systems	1985	-5.325497903340442	9.973433485671316	1764230
1764254	EDA	a diagnostic test generation procedure for synchronous sequential circuits based on test elimination	1998	-5.484382949176842	10.556600586043212	1764281
1764273	EDA	a universal literal circuit and its application to quaternary logic networks	1992	-7.107321176656117	10.121885627769071	1764300
1764322	EDA	ncube: an automatic test generation program for iterative logic arrays	1988	-6.189463506763545	10.458048279873527	1764349
1765674	EDA	new scheme of reducing shift and capture power using the x-filling methodology	2009	-5.625866921685937	11.11339997521795	1765701
1767240	EDA	a testable realization of cmos combinational circuits	1989	-6.444351560041035	10.578958393337768	1767267
1767921	EDA	race-hazard and skip-hazard in multivalued combinational circuits	1995	-5.407539656300728	10.391877754463065	1767948
1768349	EDA	r70-17 asynchronous sequential circuits with feedback	1970	-6.647660963228833	9.819609055588737	1768376
1769094	EDA	performance driven synthesis for pass-transistor logic	1999	-6.415184576554682	11.193770161085439	1769121
1769304	EDA	compact and highly testable error indicator for self-checking circuits	1996	-5.42531568387655	10.638018935261037	1769331
1769564	Theory	on instruction sets for boolean registers in program algebra	2016	-7.161156936280108	9.376922919695351	1769591
1769589	EDA	application of fuzzy logic to the detection of static hazards in combinational switching systems	1974	-5.5847914344973875	9.673188603438552	1769616
1770516	EDA	balanced multi-level multi-way partitioning of analog integrated circuits for hierarchical symbolic analysis	2003	-6.894698752998103	10.27703963432172	1770543
1770677	EDA	deterministic logic bist for transition fault testing	2006	-5.33083371250218	10.55206327760912	1770704
1771768	EDA	deriving logic systems for path delay test generation	1998	-5.707491840091487	10.218250747890558	1771795
1772130	EDA	boolean division and factorization using binary decision diagrams	1994	-6.862228073327885	9.962968298613829	1772157
1772470	EDA	block-level fault model-free debug and diagnosis in digital systems	2009	-5.443836699591521	10.578685246688524	1772497
1772975	EDA	area-oriented synthesis for pass-transistor logic	1998	-6.4303042314277	11.228057228041642	1773002
1773328	EDA	a response surface method for design space exploration and optimization of analog circuits	2011	-6.504751521476788	10.755008216002619	1773355
1773660	EDA	fpga placement by graph isomorphism (abstract only)	2011	-7.1357601773902	10.942953173605114	1773687
1773996	EDA	fault simulation with test switching for static test compaction	2014	-5.488665067240873	10.664953397627073	1774023
1774596	HCI	phase shifter merging	2005	-5.8222116658720795	10.9993405166719	1774623
1774718	EDA	improving test effectiveness of scan-based bist by scan chain partitioning	2005	-5.708199067209913	11.064014026725411	1774745
1774826	EDA	new techniques for deterministic test pattern generation	1999	-5.528806824365353	10.312965083751081	1774853
1775063	EDA	a synthesis for testability scheme for finite state machines using clock control	1999	-5.441341587882812	10.545096393492113	1775090
1775570	Theory	self-testing embedded two-rail checkers	1998	-6.2314469564795685	10.574890547751263	1775597
1776835	EDA	logic decomposition during technology mapping	1995	-6.372498256059782	10.246482916568857	1776862
1777251	EDA	design for primitive delay fault testability	1997	-5.588777293391119	10.513334680003533	1777278
1777866	EDA	efficient obdd-based boolean manipulation in cad beyond current limits	1994	-6.662597700517492	9.820296717967306	1777893
1779704	EDA	skipping embedding in the design of reversible circuits	2017	-6.494005532100745	10.2453481232598	1779731
1779940	EDA	a microcanonical optimization algorithm for bdd minimization problem	2007	-6.085164636800414	9.75475424926468	1779967
1780342	EDA	squaring in reversible logic using zero garbage and reduced ancillary inputs	2016	-6.8867477278524145	10.702372102076804	1780369
1781228	EDA	increasing encoding efficiency of lfsr reseeding-based test compression	2006	-6.0321888415437686	10.905200082779468	1781255
1782170	EDA	optimization of primitive gate networks using multiple output two-level minimization	1992	-6.46038558889494	10.394389524258477	1782197
1782459	EDA	functional and partially-functional skewed-load tests	2010	-5.561025190997852	10.751530405309367	1782486
1782638	EDA	mogamap: an application of multi-objective genetic algorithm for lut-based fpga technology mapping	2013	-6.287389781625269	11.143976100297396	1782665
1783167	Robotics	a pso-based intelligent decision algorithm for vlsi floorplanning	2010	-5.707063442177518	9.791649873395803	1783194
1783465	EDA	the generalization of the extra element theorem for symbolic circuit tolerance analysis	2011	-6.574314387311481	9.588697670210328	1783492
1783930	EDA	a fault simulation based test pattern generator for synchronous sequential circuits	1999	-5.529485901175097	10.791110098458539	1783957
1784343	EDA	a delay model of multiple-valued logic circuits consisting of min, max, and literal operations	2010	-6.868570772965414	10.691597448753962	1784370
1785187	EDA	on the use of hash tables for efficient analog circuit synthesis	2008	-5.6683328660459775	10.708620639250391	1785214
1785628	EDA	an evolutionary-based methodology for symbolic simplification of analog circuits using genetic algorithm and simulated annealing	2015	-5.7356611427578255	9.689956164283034	1785655
1785883	EDA	module level weighted random patterns	1997	-5.801951500028234	10.986018831184184	1785910
1786415	Crypto	increasing implementability of beta-driven threshold checkers	2003	-5.8982619153110445	10.824979544986908	1786442
1786532	EDA	window optimization of reversible and quantum circuits	2010	-6.192558748932313	11.044460639705957	1786559
1787353	EDA	on the generation of test patterns for multiple faults	1993	-5.539255444817228	10.451885601599834	1787380
1787528	EDA	hw implementation of the backtrace algorithm with conflict-driven dynamic reconfiguration	2006	-5.51313841195613	10.68706721384305	1787555
1787698	EDA	fault secure property versus strongly code disjoint checkers	1994	-6.010128992558322	10.40363657930177	1787725
1787856	EDA	detecting delay faults using power supply transient signal analysis	2001	-5.753235923966815	10.90588473259311	1787883
1788041	EDA	an adaptive bist to detect multiple stuck-open faults in cmos circuits	1999	-5.771863223970809	10.873277801054812	1788068
1788283	EDA	adaptive techniques for improving delay fault diagnosis	1999	-5.485395095801919	10.688618698216938	1788310
1788941	EDA	efficient test-response compression for multiple-output cicuits	1994	-5.800469516015174	11.019503872226503	1788968
1789044	EDA	a quadratic programming approach to estimating the testability and coverage distributions of a vlsi circuit	1992	-5.7022481226319	10.728712788055027	1789071
1789059	AI	computing all minimal hitting sets by subset recombination	2017	-6.142162190277299	9.370498057736787	1789086
1789075	ML	a discrete fully recurrent network of max product units for associative memory and classification	2002	-7.164878171543295	9.584048606770397	1789102
1789546	EDA	indirect detection of clock skew induced hold-time violations on functional paths using scan shift operations	2011	-5.818208916240477	11.253623864699511	1789573
1789804	EDA	tuning stochastic space compaction to faster-than-at-speed test	2018	-5.714591065589112	11.03078751952627	1789831
1790110	AI	an efficient diagnosis scheme for random access memories	2004	-5.603764923144364	10.863370525785987	1790137
1790833	EDA	a customized control store design in microprogrammed control units	1985	-6.494584374044693	10.560737407738536	1790860
1791964	NLP	comparison of random test vector generation strategies	1991	-5.8263767315251735	10.604990477074312	1791991
1792139	EDA	a new a priori net length estimation technique for integrated circuits using radial basis functions	2013	-6.569136781570535	11.279678125722782	1792166
1792180	EDA	cdr: a rewriting based tool to design fpla circuits	2000	-6.078705799305231	9.975725205330392	1792207
1793175	PL	efficient building and placing of gating functions	1995	-6.038466732658906	10.396779118490176	1793202
1793471	HCI	switching activity reduction for scan-based bist using weighted scan input data	2012	-5.8531277124026015	11.05164961042547	1793498
1794321	EDA	masking of x-values by use of a hierarchically configurable register	2009	-5.618025513746712	11.231938708858307	1794348
1795778	EDA	graph-optimization techniques for ic layout and compaction	1983	-6.705172732510417	10.44593932363374	1795805
1796119	EDA	trojan circuits preventing and masking in sequential circuits	2017	-5.510984750691099	10.705859135930078	1796146
1796152	EDA	smipref: an efficient method for multi-domain clock skew scheduling	2013	-7.0476660534526445	11.084277951538894	1796179
1796339	SE	test generation for iterative logic arrays based on an n-cube of cell states model	1991	-6.452079431233254	10.368438480569141	1796366
1796749	EDA	symbolic two-dimensional minimization of strongly unspecified finite state machines	2001	-6.552878074792659	9.775611677707325	1796776
1797410	EDA	comparison of the cost metrics through investigation of the relation between optimal ncv and optimal nct three-qubit reversible circuits	2007	-7.016556239203229	10.556010457695175	1797437
1797507	EDA	a conditional resource-sharing method for behavior synthesis of highly- testable data paths	1993	-5.321531383831751	10.884951559207204	1797534
1797826	EDA	an extended class of sequential circuits with combinational test generation complexity	2002	-5.574631715883681	10.645378511326069	1797853
1797876	AI	a new approach to single-fault-tolerant realization of synchronous sequential machines	1982	-6.266796754051503	10.067904771413048	1797903
1797937	EDA	efficient algorithms for exact two-level hazard-free logic minimization	2002	-6.318654676660254	10.312382526167893	1797964
1798228	EDA	approximate hardware generation using symbolic computer algebra employing grobner basis	2018	-5.498817429126394	10.101332820938216	1798255
1798450	EDA	design of fpga-based mealy fsms with counters	2018	-6.103317089198952	10.49030371024128	1798477
1798803	EDA	highly x-tolerant selective compaction of test responses	2009	-5.462046768387216	10.906351219220635	1798830
1798818	EDA	worst case examples for operations on obdds	2000	-5.929697114919192	9.667917613267372	1798845
1799120	EDA	static timing analysis using backward signal propagation	2004	-5.837007638259145	10.919911640912957	1799147
1799808	EDA	constrained circuit optimization via library table genetic algorithms	1999	-5.9294981530842925	9.777688620347016	1799835
1800585	EDA	detectability of cmos stuck-open faults using random and pseudorandom test sequences	1988	-5.776792494895664	10.617389924822806	1800612
1800625	EDA	fault analysis of the multiple valued logic using spectral method	2000	-5.774765247105187	10.44849747046777	1800652
1800811	Crypto	fast seed computation for reseeding shift register in test pattern compression	2002	-5.953249397705617	11.073849277876997	1800838
1800855	EDA	test minimization technique for multiple stuck-at faults of combinational circuit	2010	-6.171110782828364	10.43023484506064	1800882
1800957	EDA	automated design and optimization of low-noise oscillators	2009	-6.3704028842106295	10.274012132193796	1800984
1801230	EDA	minimization of linear dependencies through the use of phase shifters	2007	-6.044002849564184	10.894140082309107	1801257
1801429	EDA	a fast and accurate delay dependent method for switching estimation of large combinational circuits	2002	-5.99984035813427	11.228748969464615	1801456
1801755	EDA	improving accuracy in path delay fault coverage estimation	1996	-5.854928730621233	10.58373095873953	1801782
1801921	EDA	factor: a hierarchical methodology for functional test generation and testability analysis	2002	-5.56116625294992	10.585544149010095	1801948
1802142	EDA	block placement with a boltzmann machine	1994	-7.012035426791841	10.422634402716648	1802169
1802271	EDA	calculation of lfsr seed and polynomial pair for bist applications	2008	-5.459394239137331	11.186088598624396	1802298
1802291	Theory	optimal structural diagnosis of wiring networks	1997	-6.5286585004628135	10.14914598092432	1802318
1803087	Theory	simulation of quantum circuits via stabilizer frames	2015	-6.953690533780322	10.042997855673804	1803114
1803352	EDA	approximate bdd minimization by weighted a.	2009	-6.920283933107424	9.81681937623125	1803379
1803430	HCI	test width compression for built-in self testing	1997	-5.880709164197495	10.928635201478265	1803457
1803469	EDA	integrated through-silicon via placement and application mapping for 3d mesh-based noc design	2016	-6.469313955313732	10.297431797590512	1803496
1804450	EDA	quest for a quantum search algorithm for testing stuck-at faults in digital circuits	2015	-5.724099748703416	10.1888568605204	1804477
1804860	EDA	device-level placement for analog layout: an opportunity for non-slicing topological representations	2001	-6.395345070511652	10.990880206808402	1804887
1804969	EDA	circuit design for low overhead delay-fault bist using constrained quadratic 0-1 programming	1995	-6.003513710208782	10.902256361877289	1804996
1805661	SE	evolutionary approach to test generation for functional bist	2010	-5.4202965478309055	9.881726344903546	1805688
1807057	EDA	experimental analysis of the fastest optimum cycle ratio and mean algorithms	2004	-7.155172142169317	10.567780242572425	1807084
1807385	EDA	a state assignment for p-valued sequential machines	1990	-6.812989120634284	9.795307797527348	1807412
1808006	EDA	a state assignment procedure for asynchronous sequential circuits	1971	-6.407631446267533	10.112452114916387	1808033
1808316	EDA	sequential circuit delay optimization using global path delays	1993	-6.648090788963006	11.205303060101711	1808343
1808378	EDA	design-for-testability for synchronous sequential circuits using locally available lines	1998	-5.572352954828887	10.674267072815024	1808405
1809100	EDA	vlsi circuit partitioning by cluster-removal using iterative improvement techniques	1996	-7.120802177986692	11.220099915885546	1809127
1809229	EDA	path delay testing: variable-clock versus rated-clock	1998	-5.5764339692499245	10.598429515261047	1809256
1809973	EDA	global clustering-based performance-driven circuit partitioning	2002	-7.119341821529042	11.21202914291843	1810000
1810321	EDA	decomposition and technology mapping of speed-independent circuits using boolean relations	1997	-6.2305019927953795	10.11583927911444	1810348
1810348	EDA	robust mixed-size placement under tight white-space constraints	2005	-7.0460403628361545	11.204775948353825	1810375
1810553	EDA	utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits	1996	-6.551760199806262	11.103571854941377	1810580
1811032	EDA	massively parallel/reconfigurable emulation model for the d-algorithm	2002	-6.031768858373628	10.981504213924458	1811059
1811676	DB	family of fuzzy j-k flip-flops based on bounded product, bounded sum and complementation	1998	-7.077678092752747	10.023994813030676	1811703
1811909	EDA	single-objective front optimization: application to rf circuit design	2008	-5.802901390975375	9.65068161667339	1811936
1812548	EDA	transformation rules for designing cnot-based quantum circuits	2002	-6.959053804094042	9.975168569969167	1812575
1812756	Robotics	a nonscan dft method for controllers to provide complete fault efficiency	2002	-5.620289237639549	10.889711503164273	1812783
1813145	EDA	using cone structures for circuit partitioning into fpga packages	1998	-7.134542364660491	10.996662257497263	1813172
1813399	EDA	a novel alienor-based heuristic for the optimal design of analog circuits	2009	-5.948850308347428	9.716783464169275	1813426
1814020	EDA	multiple fault detection in two-level multi-output circuits	1992	-5.821412212492469	10.553387815424587	1814047
1814330	EDA	degree-of-freedom analysis for sequential machines targeting bist quality and gate area	2002	-5.580974323929407	10.665426260751106	1814357
1815068	EDA	bit-fixing in pseudorandom sequences for scan bist	2001	-5.7978727742149125	11.213115491482816	1815095
1815145	EDA	a history-based diagnosis technique for static and dynamic faults in srams	2008	-5.314287986537017	10.6721214244793	1815172
1816525	HPC	test pattern length required to reach the desired fault coverage	2003	-5.931324409321379	10.711596424576683	1816552
1816590	EDA	on the computation of lfsr characteristic polynomials for built-in deterministic test pattern generation	2016	-5.992615976813814	10.537041939963226	1816617
1816719	AI	reasoning from first principles in electronic troubleshooting	1983	-5.672217429450325	10.409191520451182	1816746
1817264	EDA	mis-mv: optimization of multi-level logic with multiple-valued inputs	1990	-6.12663260772251	10.289327216688193	1817291
1817505	EDA	statistical test compaction using binary decision trees	2006	-5.3085950582087715	10.804186168919511	1817532
1817641	EDA	random generation of test instances for logic optimizers	1994	-6.140916658415677	9.991911868894551	1817668
1817697	EDA	bdd minimization by scatter search	2002	-5.725496086418255	9.501115425704471	1817724
1817903	EDA	fredkin/toffoli templates for reversible logic synthesis	2003	-6.912975188275232	10.589785989952317	1817930
1818618	EDA	re-encoding sequential circuits to reduce power dissipation	1994	-6.300260319985533	11.060453660302839	1818645
1818695	EDA	truth-table verification of an iterative logic array	1976	-6.012402226343942	10.459318522731452	1818722
1819101	Visualization	an algorithm for testing 2-asummability of boolean functions	1977	-6.652407539342453	10.223293153413863	1819128
1819299	EDA	an exact algorithm for selecting partial scan flip-flops	1994	-7.040365053205361	10.952028524932551	1819326
1820475	EDA	structured placement with topological regularity evaluation	2007	-7.144595714326551	10.911402573589429	1820502
1821029	EDA	on-chip test generation for combinational circuits by lfsr modification	1993	-5.541310457326492	11.089064572453246	1821056
1821349	EDA	state assignment for area minimization of sequential circuits based on cuckoo search optimization	2015	-5.611671815973637	9.831490626795961	1821376
1821973	EDA	retiming by combination of relocation and clock delay adjustment	1993	-6.266998330634315	11.094404239377782	1822000
1822093	Embedded	instant multiunit resource hardware deadlock detection scheme for system-on-chips	2012	-5.481405115088497	10.851127738775656	1822120
1822215	Visualization	identification of disjunctively decomposable logic functions employing a karnaugh map	1969	-6.87093218810938	9.937947722789154	1822242
1822262	EDA	output bit selection methodology for test response compaction	2016	-5.7286752984274765	11.032704004222893	1822289
1823431	EDA	a new reasoning scheme for efficient redundancy addition and removal	2003	-5.544773865463442	10.348457675428822	1823458
1823478	EDA	state encoding and minimization methodology for self-checking sequential machines	2011	-5.830290134682135	10.29179268697169	1823505
1826204	EDA	evolutionary design of reconfiguration strategies to reduce the test application time	2010	-5.3906823495405725	10.269924366198737	1826231
1826809	EDA	a pre-simulation measure of d.c. design-for-testability fault diagnosis quality	2000	-5.535989766956127	11.172274690453348	1826836
1828068	EDA	circuit structure relations to redundancy and delay	1994	-5.870725734887607	10.644079875830943	1828095
1828391	EDA	evolutionary algorithms for vlsi multi-objective netlist partitioning	2006	-5.627762942788403	9.506840528861764	1828418
1828527	EDA	a distance reduction approach to design for testability	1995	-5.678631635871352	10.586221423430086	1828554
1828704	EDA	a lower bound on the gate count of toffoli-based reversible logic circuits	2014	-7.121301571603486	10.624270901415343	1828731
1828829	ML	further results on the structure of sequential machines	1963	-6.942504674433022	9.606882782432626	1828856
1829115	EDA	using cutwidth to improve symbolic simulation and boolean satisfiability	2001	-5.64891266955197	9.842972513892725	1829142
1829136	EDA	test sequences to achieve high defect coverage for synchronous sequential circuits	1998	-5.478640375497215	10.655824875042557	1829163
1829551	EDA	boolean integral calculus for digital systems	1985	-5.944890815120603	9.904327292799346	1829578
1829865	SE	a distance-based test cube merging procedure for compatible and incompatible test cubes	2014	-5.58023585438317	10.49393285673471	1829892
1830020	EDA	exact required time analysis via false path detection	1997	-5.9747063618788125	10.741903384223757	1830047
1830345	NLP	dynamic redundancy identification in automatic test generation	1989	-5.342766734267696	10.169630077547797	1830372
1830971	EDA	logic test pattern generation using linear codes	1984	-6.0816739091706475	10.660772303725745	1830998
1831204	EDA	a fast transformation-based synthesis algorithm for reversible circuits	2008	-6.3739020379543	10.110080804480118	1831231
1831363	EDA	a new method for testing eepla's	1998	-5.370917876481347	11.157088345284302	1831390
1831893	EDA	redundancy removal for sequential circuits without reset states	1993	-5.554216843185706	10.508621716931776	1831920
1831956	EDA	universal test sets for logic networks	1973	-6.3764947652814135	9.813576556175803	1831983
1832067	Visualization	an implementation technique for walsh functions	1971	-7.033082834747317	9.935818873932762	1832094
1832787	EDA	test decompressor effectivity improvement	2016	-5.831951633600529	11.138197663876113	1832814
1833445	EDA	analysis of short-circuit conditions in logic circuits	2017	-5.649984938699324	10.311982444777763	1833472
1833829	Theory	generalization of independent faults for transition faults	1992	-5.6246994521980485	10.493764938529255	1833856
1834458	EDA	retiming algorithms with application to vlsi testability	1994	-6.820849615932068	10.89738080847343	1834485
1834654	EDA	layout optimization of cmos functional cells	1987	-6.966748060833927	10.915725044817732	1834681
1835457	EDA	many-valued r-s memory circuits	2008	-6.996776604620775	10.102633915442565	1835484
1836030	EDA	a new decomposition method for multilevel circuit design	1991	-6.517494600275644	9.763739170772087	1836057
1836120	EDA	a new definition and a new class of sequential circuits with combinational test generation complexity	2000	-6.01579360808099	10.172723204177787	1836147
1836472	EDA	partitioning and placement for multi-fpga systems using genetic algorithms	2000	-6.566441377818086	11.096443171669115	1836499
1836473	AI	synthesis of p-circuits for logic restructuring	2012	-6.7728058532149875	10.867089640259747	1836500
1836798	Arch	optimizing technology mapping for fpgas using cams	2005	-6.169876600964948	10.540318496398534	1836825
1837000	EDA	test sequence compaction for sequential circuits with reset states	2000	-5.594389495227709	10.53568998849764	1837027
1837154	Visualization	counting responders in an associative memory	1971	-6.803446577629591	10.479985020480397	1837181
1838049	EDA	an approach to diagnose logical faults in partially observable sequential circuits	1997	-5.311515785980658	10.603209508766033	1838076
1838062	Robotics	improved genetic algorithm for vlsi floorplan design with non-slicing structure	2006	-7.22001003422857	10.616035593596123	1838089
1838264	Vision	on a new class of c-testable systolic arrays	1989	-6.522060579248217	10.140448757632091	1838291
1838440	Arch	efficient diagnosis algorithms for drowsy srams	2009	-5.507022390697822	11.272178909963221	1838467
1838732	Logic	level-testability of multi-operand adders	2008	-6.10702250642274	10.765112059764617	1838759
1838973	EDA	a static test compaction technique for combinational circuits based on independent fault clustering	2003	-5.534271332227219	11.013875950854613	1839000
1839071	Logic	test response compaction method with improved detection and diagnostic abilities	2018	-5.517784747448901	11.050427974302325	1839098
1839679	HPC	accelerating concurrent fault simulation by parallel pattern emptiness checking of fault lists	1997	-5.592791326079831	10.258805342098839	1839706
1840470	Visualization	computer-aided synthesis or multiple-output multilevel nand networks witk fan-in and fan-out constraints	1971	-5.757432804423591	11.086241028106038	1840497
1840993	EDA	duplex: simultaneous parameter-performance exploration for optimizing analog circuits	2016	-5.9491219348681845	9.969340728399882	1841020
1842020	EDA	optimal interconnect diagnosis of wiring networks	1995	-6.943991839529697	11.219652670147019	1842047
1843951	EDA	huffman encoding of test sets for sequential circuits	1998	-5.3077597092973585	11.18233954633778	1843978
1844160	Embedded	complementary multiple-valued encoding scheme for interconnect-fault-resilient bidirectional asynchronous links	2011	-5.8435704456098865	10.392956959925858	1844187
1844329	EDA	critical fault-based pattern generation for screening sdds	2011	-5.398615129946967	11.263100414038409	1844356
1844672	EDA	stochastic optimization approach to transistor sizing for cmos vlsi circuits	1994	-6.733437082511499	11.17007288829222	1844699
1844782	EDA	a probabilistic approach to clock cycle prediction	2002	-6.374012196736741	11.216006264207657	1844809
1845007	EDA	linear decomposition of index generation functions	2012	-6.77260972048903	9.941561106525953	1845034
1845259	EDA	efficient global fault collapsing for combinational library modules.	2007	-5.586324163076561	10.568423230944868	1845286
1845554	EDA	the magic vlsi layout system	1984	-6.775357270487017	10.843363562415623	1845581
1846168	EDA	multiple stuck-fault detection and location in multivalued linear circuits	1986	-6.298800263531178	10.094803373096076	1846195
1846411	Arch	a general methodology on designing acyclic channel dependency graphs in interconnection networks	2018	-7.078634925692699	10.355513893652988	1846438
1846624	EDA	functional decomposition using majority	2018	-6.784011490246631	10.358743463754418	1846651
1846825	EDA	exploration-based high-level synthesis of linear analog systems operating at low/medium frequencies	2003	-5.3355123853607225	10.645173952541645	1846852
1847470	EDA	gadisi - genetic algorithms applied to the automatic design of integrated spiral inductors	2010	-5.730033510721017	9.97004447548634	1847497
1847478	EDA	lot: logic optimization with testability-new transformations using recursive learning	1995	-5.611752958766613	10.628242644923217	1847505
1847934	EDA	comparison of state assignment methods for “quantum circuit” model of permutative quantum state machines	2010	-6.7048551746922715	9.870176134842241	1847961
1848158	EDA	a diagnostic test generation procedure based on test elimination byvector omission for synchronous sequential circuits	2000	-5.482789569511953	10.559736458255916	1848185
1848260	EDA	macromodeling and optimization of digital mos vlsi circuits	1985	-6.6162455221256105	10.978744519641356	1848287
1848280	EDA	a transform approach to logic design	1970	-7.055589541287053	10.361833342554624	1848307
1848522	EDA	a graph partitioning heuristic for the parallel pseudo-exhaustive logical test of vlsi combinational circuits	1994	-7.118037533772651	10.84650919146108	1848549
1848685	Logic	self-testing embedded checkers for bose-lin, bose, and a class of borden codes	2003	-6.117113114037048	10.563675641878193	1848712
1848975	EDA	the design and use of hazard-free switching networks	1957	-5.841285825744514	10.028567336467226	1849002
1849144	EDA	effective combination of algebraic techniques and decision diagrams to formally verify large arithmetic circuits	2014	-5.7252784848574825	9.85579413964097	1849171
1849621	EDA	a neural inverse function for automatic test pattern generation using strictly digital neural networks	1993	-6.632307633970034	10.496117231480449	1849648
1849749	EDA	on-line pruning of zbdd for path delay fault coverage calculation	2005	-5.661057504548327	10.39087897492226	1849776
1850683	EDA	cell compilation with constraints	1984	-5.9782485188344445	11.2307542641242	1850710
1850697	EDA	circuit carving: a methodology for the design of approximate hardware	2018	-6.637428702453088	11.089854295834924	1850724
1850762	HCI	delay testing with clock control: an alternative to enhanced scan	1997	-5.587980661504873	11.246020991593404	1850789
1850769	EDA	deterministic and low power bist based on scan slice overlapping	2005	-5.813579591471332	11.267507233938431	1850796
1851460	EDA	the analysis and metric algorithm of delay in reversible network	2012	-6.6059051647850024	11.024584240323383	1851487
1851641	Metrics	using routers to build logic circuits: how powerful is bgp?	2013	-6.4450880796837815	10.397180376857587	1851668
1853549	EDA	synthesis of low-cost parity-based partially self-checking circuits	2003	-5.869590885871066	11.144701892665166	1853576
1853637	EDA	hybrid bist optimization using reseeding and test set compaction	2007	-5.603561712290884	10.872297190024927	1853664
1853728	AI	hierarchical diagnosis of multiple faults	2007	-5.482688679687741	10.327292244166074	1853755
1853761	EDA	automatic synthesis, placement, and routing of an amplifier circuit by means of genetic programming	2000	-5.49050465788678	10.465151459415571	1853788
1854810	EDA	built-in self test for c-testable ila's	1995	-6.041705003572029	10.65342102722759	1854837
1855044	EDA	considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints	1995	-5.491969845254904	10.316439583347117	1855071
1855111	EDA	a new state assignment technique for asynchronous finite state machines	1993	-5.711985536956571	9.993802597457009	1855138
1855628	Logic	boolean expression diagrams	2002	-6.00218684940417	9.693486894115344	1855655
1856537	Logic	extended bdds: trading off canonicity for structure in verification algorithms	1994	-5.654614048763982	9.675116170882829	1856564
1856792	EDA	defining cost functions for robust ic design and optimization	2003	-5.63542642165067	10.360205255417174	1856819
1856867	EDA	on covering distant minterms by the camp algorithm	1990	-6.805138665914773	9.971126113509497	1856894
1857286	EDA	a dft method for time expansion model at register transfer level	2007	-5.702995010314696	10.64146396037835	1857313
1857424	Embedded	on the detectability of hardware trojans embedded in parallel multipliers	2018	-5.531487797456008	10.646161481320577	1857451
1858189	Robotics	synthesizing finite state machines for minimum length synchronizing sequence using partial scan	1995	-5.594973336739732	10.525111578230408	1858216
1860115	Embedded	a recursive paradigm to solve boolean relations	2009	-6.171729692295867	9.910876637237171	1860142
1860255	EDA	oscillator phase noise verification accounting for process variations	2013	-6.492814705114894	10.581937483215787	1860282
1860377	EDA	fixed-state tests for delay faults in scan designs	2011	-5.6729189365300225	11.081865453033451	1860404
1860536	EDA	automatic selective hardening against soft errors: a cost-based and regularity-aware approach	2012	-5.4180399971437225	10.911595340698652	1860563
1861663	EDA	worst-case analysis and optimization of vlsi circuit performances	1995	-6.67471584141754	11.282672104254091	1861690
1861745	EDA	fault diagnosis under transparent-scan	2009	-5.5423690146846125	10.7725234977005	1861772
1864008	EDA	fault collapsing via functional dominance	2003	-6.077736937904893	10.311130051017422	1864035
1864281	EDA	white dots do matter: rewriting reversible logic circuits	2013	-6.570895178603577	10.509839989328876	1864308
1864451	EDA	optimization and resynthesis of complex data-paths	1993	-6.018757532093991	10.594225948678186	1864478
1864527	EDA	synthesis of discrete functions using i2l technology	1981	-7.065134530146279	10.181384879828114	1864554
1864574	EDA	probabilistic construction and manipulation of free boolean diagrams	1993	-5.589511446701906	9.646751436520187	1864601
1865108	EDA	a study on relating redundancy removal in classical circuits to reversible mapping	2011	-6.045524471788457	10.684228735692665	1865135
1865123	EDA	compas — advanced test compressor	2010	-5.801672742920752	11.002095954820195	1865150
1866946	EDA	an efficient scan chain partitioning scheme with reduction of test data under routing constraint	2006	-6.205219660427106	11.206061769582293	1866973
1867573	EDA	an improved markov source design for scan bist	2003	-5.843100851625202	10.87124045956536	1867600
1868010	EDA	vlsi placement and area optimization using a genetic algorithm to breed normalized postfix expressions	2002	-6.511810943408199	10.018182817537536	1868037
1868457	EDA	an implementation of decomposition algorithm and its application in information system analysis and logic synthesis	1993	-5.9956582597207815	9.745021824760206	1868484
1869016	SE	an approach to modeling and testing memories and its application to cams	1998	-5.958894003617173	10.690092117051773	1869043
1870565	EDA	on nominal delay minimization in lut-based fpga technology mapping	1995	-7.148740065519282	11.179776447584855	1870592
1870683	Arch	metamodel-assisted fast and accurate optimization of an op-amp for biomedical applications	2012	-6.032439870683691	10.434552428346855	1870710
1870695	EDA	logic restructuring using node addition and removal	2012	-5.357224570852491	9.987867416254208	1870722
1871307	Logic	logic minimization using exclusive or gates	2001	-7.074300134931403	9.997213172612243	1871334
1871602	EDA	the use of simulated annealing with fuzzy objective function to optimal frequency selection for analog circuit diagnosis	2007	-5.382203448588188	9.547576071809953	1871629
1871647	EDA	fault-secure parity prediction arithmetic operators	1997	-6.581736996105996	10.0773166666556	1871674
1871657	EDA	design of a mcml gate library applying multiobjective optimization	2007	-5.898774449520472	9.850893972839504	1871684
1871875	EDA	multiple-valued minimization for pla optimization	1987	-6.872477042328438	10.470775263282388	1871902
1872767	Arch	synthesis of permutative quantum circuits with toffoli and tisc gates	2012	-7.1270612767663755	10.271799405849313	1872794
1872942	ML	complete sets of hamiltonian circuits for classification of documents	2009	-6.5736800433903335	9.792558332152895	1872969
1873169	EDA	factoring logic functions using graph partitioning	1999	-6.6480602794524595	9.793305153660778	1873196
1873598	AI	on the connection assignment problem of diagnosable systems	1967	-5.378739330071795	9.83138111748918	1873625
1873996	EDA	finite state machine synthesis with fault tolerant test function	1992	-5.516945576889161	10.47376972208441	1874023
1874699	EDA	complexity of the lookup-table minimization problem for fpga technology mapping	1994	-7.020814901335871	10.865967491888776	1874726
1874800	EDA	test generation for synchronous sequential circuits using multiple observation times	1991	-5.504013341818788	10.588452704471393	1874827
1876214	EDA	the generation of minimal threshold nets by an integer program	1964	-7.183703024287079	10.28388704413844	1876241
1876312	EDA	hierarchical floorplanning based on analog structure tree	2018	-6.919886543555489	11.207419017553267	1876339
1876699	EDA	a boolean paradigm in multi-valued logic synthesis	2002	-6.4304395400828405	10.025800670057992	1876726
1877844	EDA	on using implied values in edt-based test compression	2014	-5.638578101504419	11.076951746380317	1877871
1878692	EDA	a cellular automata based bist for detecting npsfs in high speed memories	2018	-5.548520256158588	10.646805091539852	1878719
1880309	AI	hybrid knowledge representation scheme for expert system	2008	-6.326448593652848	10.566483021080025	1880336
1880351	EDA	recurrence equations and the optimization of synchronous logic circuits	1992	-6.078841430942004	9.913408876720824	1880378
1880563	EDA	global stacking for analog circuits	1996	-6.732276775865572	11.175609939449739	1880590
1880870	Logic	generalized ternary simulation of sequential circuits	1994	-7.015030577465586	9.535900415309683	1880897
1880996	EDA	retiming scan circuit to eliminate timing penalty	2012	-5.843565455539758	11.0560705049049	1881023
1881418	Theory	a method for switching activity analysis of vhdl-rtl combinatorial circuits	2006	-5.500680412005909	10.8636652217548	1881445
1881925	EDA	on the exploration of promising analog ic designs via artificial neural networks	2018	-5.48190418421502	9.93601202135421	1881952
1882846	EDA	static compaction by merging of seeds for lfsr-based test generation	2017	-5.855879820199548	10.908130285466347	1882873
1883406	EDA	a hybrid simulated annealing algorithm for nonslicing vlsi floorplanning	2011	-6.514223510832722	10.36682670738642	1883433
1883695	SE	two dimensional reordering of functional test data for compression by ate	2005	-5.7674006608056905	10.950796719236255	1883722
1884062	EDA	fast exact minimization of bdd's	2000	-6.490488527573626	10.135828331021054	1884089
1885303	AI	design of multiple-valued arithmetic circuits using counter tree diagrams	2007	-6.5940863532972624	9.824529824035274	1885330
1885879	EDA	equivalence checking using cuts and heaps	1997	-5.351311855865085	10.25782935131333	1885906
1886142	EDA	viper: an efficient vigorously sensitizable path extractor	1993	-5.46985195262837	10.879324401461503	1886169
1886282	EDA	design automation tools for efficient implementation of logic functions by decomposition	1989	-6.972504698379135	9.999847175138221	1886309
1886606	EDA	test-set embedding based on width compression for mixed-mode bist	2000	-5.768441929283142	11.06725812211541	1886633
1886833	Arch	efficient fault locations for globally controlled and comparison-based multistage interconnection networks	1996	-6.185682961363219	11.203309536484994	1886860
1887780	EDA	considering nearest neighbor constraints of quantum circuits at the reversible circuit level	2014	-6.850403682156642	10.232810521099193	1887807
1887859	EDA	line coverage of path delay faults	2000	-5.684836991400111	10.611624658171412	1887886
1888203	EDA	an entropy measure for the complexity of multi-output boolean functions	1990	-6.6487940531068705	10.055326823419119	1888230
1888718	EDA	routability-driven technology mapping for lookup table-based fpga's	1994	-6.738716491613598	11.222393925586164	1888745
1889052	EDA	a scalable threshold logic synthesis method using zbdds	2012	-5.738952478888696	10.409048092202179	1889079
1889138	Logic	an optimization problem for topological quantum computation	2012	-7.020290981909992	10.166044440323548	1889165
1889341	Arch	built-in tpg with designed phaseshifts	2003	-5.980420646694852	10.851897257037274	1889368
1889712	EDA	timing-driven partitioning and timing optimization of mixedstatic-domino implementations	2000	-6.386185842841883	11.06484497830106	1889739
1890136	EDA	segment delay faults: a new fault model	1996	-5.675941299035518	10.620180742359123	1890163
1890417	EDA	complexity of sequential atpg	1995	-5.526629900078764	10.480494882664043	1890444
1890684	EDA	practical random sampling of potential defects for analog fault simulation	2014	-5.936282899332103	11.216687416461552	1890711
1890976	EDA	design of efficient bist test pattern generators for delay testing	1996	-5.522167255204941	10.807727986438971	1891003
1891736	EDA	efficient compression of x-masking control data via dynamic channel allocation	2013	-5.817595784874282	11.044450598335905	1891763
1892470	EDA	a new class of efficient algorithms for reconfiguration of memory arrays	1996	-6.995952010101411	10.827922208947356	1892497
1893454	EDA	a simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays	1994	-6.7574620657470135	10.908448598756175	1893481
1893595	SE	dynamic testing of redundant logic networks	1978	-5.298201055856113	10.521902090550071	1893622
1893679	EDA	concurrent test generation	2005	-5.467524832578781	10.3910617203132	1893706
1894494	EDA	an efficient global search algorithm for test generation	1993	-5.528712942418609	10.141508173433392	1894521
1894522	EDA	statistical timing analysis of combinational logic circuits	1993	-6.205385044669852	11.194972263748125	1894549
1894555	EDA	a rectangular logic array	1972	-6.798711930296039	10.174338775020532	1894582
1894895	Logic	finite state machine decomposition by transition pairing	1991	-6.099026427104572	9.888194429572703	1894922
1894904	EDA	design of an online testable ternary circuit from the truth table	2012	-6.3430880412506205	10.6711995169951	1894931
1895694	EDA	improving initialization through reversed retiming	1995	-5.725591584217285	10.413633090037903	1895721
1896291	EDA	a branching process model for observability analysis of combinational circuits	1991	-5.948545753766799	10.848928115070207	1896318
1896860	EDA	derivation of optimal test set for detection of multiple missing-gate faults in reversible circuits	2010	-5.605854202771862	10.689321315745973	1896887
1897156	Logic	efficient evolutionary approaches for the data ordering problem with inversion	2006	-6.530063677856381	10.670052670443336	1897183
1897574	EDA	on the use of hard faults to generate test sets	2015	-5.4107334350754215	10.742071393319328	1897601
1897848	EDA	a logic synthesis system based on global dynamic extraction and flexible cost	1993	-6.059270213554872	10.342367509627783	1897875
1897886	EDA	automatic test generation using genetically-engineered distinguishing sequences	1996	-5.3742861071075145	10.227706276821491	1897913
1898197	EDA	a novel approach to multi-level evolutionary design optimization of a mems device	2010	-5.377622673939023	9.767374976959607	1898224
1898372	Arch	on the minimization of multiple-valued input binary-valued output functions [logic synthesis]	2004	-6.8782228872408036	10.002022482950014	1898399
1898429	EDA	constrained test generation for embedded synchronous sequential circuits with serial-input access	2004	-5.696751012876532	10.658127154818393	1898456
1898884	Metrics	a symbolic multilevel method with sparse submatrix representation for memory-speed-tradeoff	2008	-5.876984081030287	9.679480225857578	1898911
1899189	EDA	delay estimation for technology independent synthesis	1997	-6.237957588531728	11.121023734598772	1899216
1899945	EDA	lower bounds of the size of shared structurally synthesized bdds	2014	-5.727209116273639	10.268592587113377	1899972
1901314	Theory	self-testing of quantum circuits	2006	-7.198799235938384	9.798299776128577	1901341
1901692	EDA	on finding undetectable and redundant faults in synchronous sequential circuits	1998	-5.595238524251322	10.552750485816864	1901719
1901912	EDA	an optimal test pattern selection method to improve the defect coverage	2005	-5.5078657392081185	10.85981171712294	1901939
1901969	EDA	impact of hazards on pattern selection for small delay defects	2009	-5.457276411618526	11.048097172887738	1901996
1904387	Logic	logic synthesis of 100-percent testable logic networks	1991	-5.615763601902027	10.621845309792226	1904414
1904816	EDA	transition logic circuits and a synthesis method	1969	-5.92314009875733	10.670390011492039	1904843
1905136	EDA	automatic synthesis for quantum circuits using genetic algorithms	2007	-5.780925761779179	10.009792739941556	1905163
1907300	EDA	rt-level design-for-testability and expansion of functional test sequences for enhanced defect coverage	2010	-5.499104998685454	10.6863775173321	1907327
1907396	Robotics	multiple-valued programmable logic arrays with universal literals	1997	-6.900504716098983	10.157177417780721	1907423
1907642	EDA	a synthesis and optimization procedure for fully and easily testable sequential machines	1989	-5.6194006703939925	10.273267902245266	1907669
1907673	Visualization	topological solution of bilateral switching networks	1971	-6.509879668548557	10.586540427807027	1907700
1907682	EDA	circuit tolerance design by differential evolution with hybrid analysis method	2016	-5.591272828067654	9.578626998288064	1907709
1907741	Theory	universal syndrome-testable design of programmable logic arrays	1990	-5.693299291706892	10.724422913662089	1907768
1907882	Visualization	variable-mode counting with straight binary counters	1971	-6.0384572156740735	11.116028704958424	1907909
1908098	Theory	optimal and heuristic algorithms to synthesize lattices of four-terminal switches	2019	-6.816274647218162	10.157608767219275	1908125
1908100	EDA	determining the number of paths in decision diagrams by using autocorrelation coefficients	2011	-7.128935347561246	9.992651147818467	1908127
1910211	EDA	probabilistic manipulation of boolean functions using free boolean diagrams	1995	-5.684882839591022	9.617869044732496	1910238
1910514	EDA	bist fault diagnosis in scan-based vlsi environments	1996	-5.448421165579853	10.960345251897119	1910541
1911400	EDA	a built-in self test scheme for vlsi	1995	-5.691210278069332	10.997719188014331	1911427
1911565	Theory	a bdd-based algorithm for computation of exact fault detection probabilities	1993	-5.9858861742797895	9.845357379276708	1911592
1912639	EDA	spectral techniques in binary and multiple-valued switching theory.	2001	-5.839830281101724	9.76050427128831	1912666
1912661	EDA	binary input/ternary output switching circuits designed via the sign transformation	1992	-6.859081287128952	10.115214129261409	1912688
1912833	Robotics	optimal wafer probe testing and diagnosis of k-out-of-n structures	1989	-5.297744771726637	10.692526583065534	1912860
1913240	EDA	ant colony based efficient triplet calculation methodology for arithmetic built-in self test	2008	-5.985382211649419	10.42151655776934	1913267
1913875	EDA	a nonenumerative atpg for functionally sensitizable path delay faults	1998	-5.533452275100454	10.68233186820307	1913902
1914011	EDA	huffman-based test response coding	2005	-5.852453335335789	11.167740878833106	1914038
1914176	EDA	formal verification of sequential galois field arithmetic circuits using algebraic geometry	2015	-6.155946769285044	9.960720035156053	1914203
1914264	EDA	optimal register assignment with minimum-delay compensation for latch-based design	2010	-6.807781940602963	11.25098480297472	1914291
1915844	SE	built-in testing of memory using an on-chip compact testing scheme	1984	-5.297277768755247	10.976191936172588	1915871
1916380	EDA	using dummy bridging faults to define reduced sets of target faults	2005	-5.597863959855748	10.46057111730464	1916407
1916943	EDA	circuit optimization based on speed indicators	2005	-5.982734737815707	10.6481906620817	1916970
1917544	ML	feature transformation by function decomposition	1998	-7.121976875244245	9.704533688898117	1917571
1917581	EDA	latch redundancy removal without global reset	1996	-5.621757122914055	10.938185607226043	1917608
1918372	EDA	on the generation of area-time optimal testable adders	1995	-6.338629438481327	10.497002206818633	1918399
1918403	EDA	placement algorithms for custom vlsi	1983	-7.078737777450093	11.17879552749578	1918430
1918470	EDA	at-speed logic bist using a frozen clock testing strategy	2001	-5.51390048492578	10.987423459750907	1918497
1918615	EDA	test-quality/cost optimization using output-deviation-based reordering of test patterns	2008	-5.403533054839551	11.173154047119183	1918642
1918883	EDA	hybrid floorplanning based on partial clustering and module restructuring	1996	-7.179645594110327	10.976290334606636	1918910
1918988	EDA	a graph partitioning algorithm with application in synthesizing single flux quantum logic circuits	2018	-6.976593953510452	11.236192104034997	1919015
1919136	EDA	combining partitioning and global routing in sea-of-cells design	1989	-6.990595224991924	11.169668753601773	1919163
1919148	Logic	generalized decomposition of incomplete finite automata	1966	-6.935839490993461	9.64431991574864	1919175
1919921	Theory	reducing bdd size by exploiting structural connectivity	1999	-5.594619302663312	10.162938191246793	1919948
1921004	AI	a survey on b*-tree-based evolutionary algorithms for vlsi floorplanning optimisation	2013	-6.7586711934050845	10.69271363771728	1921031
1922962	EDA	path sensitization	1997	-5.755147669375466	10.736753768297618	1922989
1923389	AI	constraint multi-objective automated synthesis for cmos operational amplifier	2012	-5.8668354948967245	9.605923167905877	1923416
1924259	SE	on reducing test length for fsms with extra states	2012	-5.856037655358588	9.912384411440335	1924286
1924292	EDA	evolutionary optimization of markov sources for pseudo random scan bist	2003	-5.581548562863682	10.445343048421586	1924319
1924413	EDA	differential evolutionary optimization algorithm applied to esd mosfet model fitting problem	2012	-6.348016932840349	10.650642885192301	1924440
1925022	EDA	code assignment algorithm for highly parallel multiple-valued combinatorial circuits	1992	-6.688953509455678	9.820002540217564	1925049
1925272	EDA	an o(n) algorithm for transistor stacking with performance constraints	1996	-7.188212890359969	11.171118654861457	1925299
1925273	EDA	advanced compressor tree synthesis for fpgas	2018	-6.893213904017994	11.158090898878124	1925300
1925586	EDA	analogue placement using guided enumeration	1995	-6.611017433467468	11.010060636273883	1925613
1925762	SE	evaluation of detectability in bist environment	1991	-5.599388583032683	10.834297810005026	1925789
1925793	EDA	constrained atpg for functional rtl circuits using f-scan	2010	-5.541832246426259	11.166662927267026	1925820
1926585	Theory	a method of synthesis and decomposition of autonomous linear sequential circuits	1973	-6.8740375376305725	9.56238622580759	1926612
1929819	EDA	efficient analog performance macromodeling via sequential design space decomposition	2006	-6.493004173649791	11.079605675003593	1929846
1929919	EDA	improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits	2009	-6.117959373762491	11.223161144190588	1929946
1930601	EDA	tabu search: a meta heuristic for netlist partitioning	2000	-7.083362078076148	10.708362393663393	1930628
1930607	EDA	improving the diagnosability of scan chain faults under transparent-scan by observation points	2018	-5.464130349784762	10.854196846889165	1930634
1930870	EDA	on the use of zbdds for implicit and compact critical path delay fault test generation	2008	-5.624505883828801	10.144046793152274	1930897
1931079	EDA	partial scan flip flop selection for simulation-based sequential atpgs	1996	-5.530265157188038	10.536165604118136	1931106
1931681	EDA	k-map analysis of digital circuits with uncertain inputs	2005	-6.558317083320235	9.97075660461232	1931708
1932130	EDA	synchronous test generation model for asynchronous circuits	1996	-5.321307886607436	10.750714696165982	1932157
1933334	EDA	combinational logic design with decoders	1978	-6.469287339131856	10.459106877928336	1933361
1934404	SE	a novel decision diagrams extension method	2014	-6.183858500743809	9.612794334655657	1934431
1934761	EDA	efficient vlsi routing optimization employing discrete differential evolution technique	2015	-6.302176230003461	9.975717686580982	1934788
1935774	EDA	symmetry within the sequence-pair representation in the context ofplacement for analog design	2000	-6.860862491842184	11.044100430238576	1935801
1936387	EDA	reduction of number of paths to be tested in delay testing	2000	-5.7224362506339785	10.231437361623554	1936414
1936519	EDA	test pattern decompression in parallel scan chain architecture	2013	-5.907812331795095	11.046731271238668	1936546
1936887	SE	on improving defect coverage of stuck-at fault tests	2005	-5.4629741170239665	11.24537456341959	1936914
1937373	Arch	explaining metastability in real synchronizers	2018	-5.809866442591379	10.355739147533908	1937400
1937486	EDA	combining logic minimization and folding for pla's	1991	-6.8732181111590505	10.336035907318553	1937513
1938615	EDA	ordered kronecker functional decision diagrams-a data structure for representation and manipulation of boolean functions	1998	-6.23035887664509	9.49362734025316	1938642
1939132	EDA	test generation for acyclic sequential circuits with hold registers	2000	-5.850001337603108	10.411653197891251	1939159
1939218	EDA	placement with symmetry constraints for analog layout using red-black trees	2003	-6.915639064537115	10.635220252024801	1939245
1939244	EDA	a variable reordering method for fast optimization of binary decision diagrams	1997	-6.289084572543684	9.961107794784297	1939271
1939421	AI	assignment-space exploration approach to concurrent data-path/floorplan synthesis	2000	-6.37806641041556	11.071518880739202	1939448
1939454	EDA	placement algorithms for arbitrarily shaped blocks	1979	-7.197291544438375	11.053091123612296	1939481
1939486	EDA	diagnosis of interconnects using a structured walking-1 approach	1995	-5.533127887045049	10.42207221434172	1939513
1939651	EDA	synthesis of initializable asynchronous circuits	1994	-5.574595354048323	10.35457000785102	1939678
1939822	EDA	fault tolerance in systems design in vlsi using data compression under constraints of failure probabilities	2001	-5.812797052094898	11.027577465114485	1939849
1940418	Embedded	diagnosis of faults in linear tree networks	1977	-6.585579352490885	9.974419302639161	1940445
1941138	Logic	solving equations in abstract algebras: a rule-based survey of unification	1991	-6.722246741821697	10.114881787417207	1941165
1941418	EDA	compactest: a method to generate compact test sets for combinatorial circuits	1991	-5.5116575695451955	10.267359809107916	1941445
1942267	EDA	$x$-canceling misr architectures for output response compaction with unknown values	2012	-5.974014218298295	10.717462492135056	1942294
1942912	EDA	fault coverage estimation by test vector sampling	1995	-5.772984430423207	10.322886071021172	1942939
1942938	EDA	optimized design of the universal ternary gates for quantum/reversible computing	2015	-6.420285176150813	10.162954615465289	1942965
1943858	EDA	constraint-based dogleg channel routing with via minimization	2010	-7.17304978161738	10.520863337338335	1943885
1945485	EDA	a built-in self-test method for diagnosis of synchronous sequential circuits	2001	-5.382423565160964	10.99397955614496	1945512
1945543	EDA	a boolean approach to performance-directed technology mapping for lut-based fpga designs	1996	-6.638378316779232	10.794417277092819	1945570
1946645	EDA	autotesting speed-independent sequential circuits	1978	-5.956348108027238	10.17993697740514	1946672
1946978	EDA	boolean process-an analytical approach to circuit representation (ii)	1995	-5.49881669309308	10.570744656503267	1947005
1947063	EDA	nonconcurrent error detection and correction in fault-tolerant linear finite-state machines	2003	-5.7152071983732196	10.345303956379242	1947090
1947936	EDA	redundancy identification and removal in combinational circuits	1994	-6.0478877988255055	10.42139220895784	1947963
1947969	EDA	efficient power estimation for highly correlated input streams	1995	-5.826906022256549	11.236420340930586	1947996
1948339	EDA	edge-map: optimal performance driven technology mapping for iterative lut based fpga designs	1994	-7.087344361734778	11.154541697828838	1948366
1949382	Embedded	an iterative structure for synthesizing symmetric functions using quantum-dot cellular automata	2017	-6.869528577249032	10.762199973797069	1949409
1951052	SE	defect level estimation of random and pseudorandom testing	1991	-5.712550682011727	10.641906460779907	1951079
1951074	EDA	two-qubit quantum gates to reduce the quantum cost of reversible circuit	2011	-6.771326096863446	10.480072878542119	1951101
1951458	Logic	a signature-based approach to formal logic verification	1999	-5.9120834955089725	10.025019376566538	1951485
1951961	EDA	designing hfpga-based fsms with counters	2017	-5.8518404226910095	10.118710937562128	1951988
1952483	EDA	evolutionary algorithms for vlsi cad [book review]	1999	-6.8781293304172575	10.79072474714428	1952510
1952518	PL	an elimination algorithm for bidirectional data flow problems using edge placement	1993	-5.616961958087546	9.738566068929496	1952545
1952599	EDA	single and variable-state-skip lfsrs: bridging the gap between test data compression and test set embedding for ip cores	2010	-5.926576360518492	11.276446222381797	1952626
1952863	EDA	hierarchical test generation for analog circuits using incremental test development	1999	-5.326482835576353	10.757940168375931	1952890
1952956	EDA	a timing-driven pseudo-exhaustive testing of vlsi circuits	2000	-6.00585766112764	10.813060206526655	1952983
1953525	EDA	tackling the complexity of exact path delay fault grading for path intensive circuits	2015	-5.4721866968420825	10.507553050262157	1953552
1954361	Arch	several remarks on index generation functions	2012	-6.74145333605455	9.816241526221502	1954388
1954383	SE	an evaluation of pseudo random testing for detecting real defects	2001	-5.689510581448713	10.595341278614617	1954410
1954495	EDA	minimization of reversible wave cascades	2005	-6.928059467483277	10.088639216334906	1954522
1955250	EDA	an efficient scan chain diagnosis method using a new symbolic simulation	2008	-5.339559947323856	10.863037587855326	1955277
1955886	SE	incomplete fault coverage in modular miltiprocessor systems	1978	-5.446562957656615	9.956140107400612	1955913
1956435	EDA	design of self-parity combinational circuits for self-testing and on-line detection	1993	-5.514148845190881	11.135447707174722	1956462
1956470	EDA	a new classification of path-delay fault testability in terms of stuck-at faults	2004	-5.754853907485728	10.4489033113098	1956497
1956551	EDA	application of design style in evolutionary multi-level networks synthesis	2000	-6.1015976679219435	9.847061828439893	1956578
1957002	Arch	a test function architecture for interconnected finite state machines	1994	-5.670120498554763	10.368077869079256	1957029
1958112	EDA	statistical timing verification for transparently latched circuits through structural graph traversal	2010	-6.27037261674765	11.026702273245334	1958139
1958684	EDA	on the design of path delay fault testable combinational circuits	1990	-5.79546571128387	10.322483211374497	1958711
1959011	Logic	efficient combinational verification using overlapping local bdds and a hash table	2002	-5.7833150449988135	10.357163669474339	1959038
1959022	EDA	technology driven multilevel logic synthesis based on functional decomposition into gates	1999	-6.057945921065634	10.785351043488694	1959049
1960007	EDA	on maximizing the coverage of catastrophic and parametric faults	1999	-5.506378682015864	10.532331754878637	1960034
1960109	Vision	recognition of monotonic and unate cascade realizable functions using an informational model of switching circuits	1971	-7.091889263691996	9.800013310282218	1960136
1960206	EDA	on test generation with test vector improvement	2010	-5.652565734452562	10.588587781589347	1960233
1961133	EDA	fault masking in combinational logic circuits	1975	-5.56302827753502	10.341851502402395	1961160
1961542	PL	on the number of distinct state assignments for a sequential machine	1977	-6.393841344190347	9.80853887029571	1961569
1962026	EDA	a complete characterization of path delay faults through stuck-at faults	1999	-5.754576944575722	10.414290816065376	1962053
1962682	EDA	synthesis of single-output space compactors for scan-based sequential circuits	2002	-5.703503143374684	10.584498435716345	1962709
1963062	Visualization	a minimization technique for tant networks	1971	-6.7227394572528585	9.936271671864318	1963089
1963278	EDA	initializability consideration in sequential machine synthesis	1992	-5.418684928480073	10.354698300395263	1963305
1963779	EDA	on logic synthesis of conventionally hard to synthesize circuits using genetic programming	2010	-5.317991656763125	9.95989589975919	1963806
1963981	EDA	an algorithm for face-constrained encoding of symbols using minimum code length	1999	-6.51021969505933	10.427199590182823	1964008
1963984	EDA	column-matching based mixed-mode test pattern generator design technique for bist	2008	-6.320609392147603	11.017168570975256	1964011
1964029	EDA	satisfiability modulo theory based methodology for floorplanning in vlsi circuits	2016	-6.413284888178134	10.72159514843759	1964056
1965022	EDA	hierarchical cellular automata as an on-chip test pattern generator	2001	-6.550068664193161	10.937378565267887	1965049
1965100	EDA	composition of switching lattices and autosymmetric boolean function synthesis	2017	-7.038378538045377	10.177739182060392	1965127
1965546	EDA	a scalable test structure for multicore chip	2010	-6.621846492307949	10.817024895773281	1965573
1966363	EDA	generation of compact delay tests by multiple-path activation	1993	-5.5276381768652865	10.428225496178236	1966390
1966450	Theory	on error control in sequential machines	1972	-6.7278341839017	10.22918681999591	1966477
1967223	EDA	an exact algorithm for the maximal sharing of partial terms in multiple constant multiplications	2005	-6.825993825822307	10.168861897822422	1967250
1968055	Vision	efficient implementations of self-checking multiply and divide arrays	1994	-6.0361898466491475	11.263255292387846	1968082
1968360	Theory	a new type of computer for problems in propositional logic, with greatly reduced scanning procedures	1961	-6.905253945910482	9.601539560878566	1968387
1968423	EDA	complexity analysis of reversible logic synthesis	2014	-6.4560437421131365	10.408455754276872	1968450
1969111	EDA	a balanced decision tree based heuristic for linear decomposition of index generation functions	2017	-6.790398204610412	9.959162246125176	1969138
1969253	EDA	sequential logic minimization based on functional testability	1995	-5.478657117267456	10.756048758996377	1969280
1969473	EDA	an enhanced perturbing algorithm for floorplan design using the o-tree representation	2000	-7.220845282606378	10.839906885562216	1969500
1969743	EDA	min-cut partitioning with functional replication for technology mapped circuits using minimum area overhead	2001	-7.0148724125815205	10.921618300003548	1969770
1970573	EDA	a new pla design for universal testability	1984	-5.7028621684099425	11.138141498356912	1970600
1970840	EDA	enhanced analog and rf ic sizing methodology using pca and nsga-ii optimization kernel	2018	-5.764199282747962	9.649184785158148	1970867
1971119	EDA	a specification invariant technique for operation cost minimisation in flow-graphs	1994	-5.776412256537864	9.933818504300103	1971146
1971246	EDA	a diagnosability metric for test set selection targeting better fault detection	2012	-5.323101270500488	10.686169124194024	1971273
1971871	EDA	timing analysis of combinational circuits containing complex gates	1998	-5.301572416525186	10.628931672508964	1971898
1972480	Theory	multiple-output parity bit signature for exhaustive testing	1990	-5.860488815794934	10.750503380779364	1972507
1973181	EDA	test point insertion based on path tracing	1996	-5.715099240321176	10.710802568753929	1973208
1973215	EDA	template style considerations for sea-of-gates layout generation	1989	-6.11488733500834	11.251418389310176	1973242
1973269	EDA	bi-decomposition of large boolean functions using blocking edge graphs	2010	-6.648595748967315	10.709004836479098	1973296
1973539	EDA	an efficient method to identify untestable path delay faults	2001	-5.748135477511807	10.374084730043911	1973566
1974295	EDA	a regular network of symmetric functions in quantum-dot cellular automata	2014	-6.8518722146305935	11.092910417600656	1974322
1974421	Robotics	on transition fault diagnosis using multicycle at-speed broadside tests	2011	-5.486663717841419	10.953442590830662	1974448
1975649	EDA	a pattern ordering algorithm for reducing the size of fault dictionaries	2006	-5.544569478889887	10.791283748055754	1975676
1976108	EDA	statechart-based hw/sw-codesign of a multi-fpga-board and a microprocessor	1998	-6.4719330038179885	10.755960846445687	1976135
1976519	NLP	an output/state encoding for self-checking finite state machine	1995	-5.97804179095622	10.518499745753935	1976546
1976524	EDA	a storage-based built-in test pattern generation method for scan circuits based on partitioning and reduction of a precomputed test set	2002	-5.7843235302370895	10.799446919303458	1976551
1976647	Logic	corebist: a cellular automata based core for self testing system-on-chips	2008	-5.360946192619664	11.187943606260422	1976674
1976928	EDA	delay-free asynchronous circuits with constrained line delays	1969	-6.522373489864254	9.90482871641258	1976955
1977196	Graphics	topi - a special-purpose computer for boolean analysis and synthesis	1971	-6.383431209639259	10.086186365041069	1977223
1978093	EDA	cellular scan test generation for sequential circuits	1992	-5.5832414252445615	10.558873677042769	1978120
1978439	Embedded	a matrix method for determining all pairs of compatible states of a sequential machine	1972	-7.195092355103097	9.439557295782727	1978466
1978917	Embedded	fundamental complexity of optical systems	2007	-7.119140062349594	9.958629531549148	1978944
1979021	EDA	effective hash-based algorithm for reversible logic circuits synthesis with minimum cost	2008	-6.90744765552362	10.662370690760376	1979048
1979774	EDA	equivalence class based parity reasoning with dpll(xor)	2011	-5.759847676911808	9.69871847117689	1979801
1980251	EDA	optimization-based multifrequency test generation for analog circuits	1996	-5.494162461397965	10.950951783110288	1980278
1980711	EDA	physical synthesis of quantum circuits using templates	2016	-5.707680684306187	11.16493971816494	1980738
1981428	EDA	an approach for improving the levels of compaction achieved by vector omission	1999	-5.702738464957052	10.491267143265187	1981455
1981721	EDA	a new double-rank realization of sequential machines	1978	-6.433472692707026	10.170938370873783	1981748
1984912	EDA	classification and identification of nonrobust untestable path delay faults	1996	-5.655294259331696	10.654534302149607	1984939
1985352	EDA	pseudo functional path delay test through embedded memories	2015	-5.576457875204681	11.247542799491649	1985379
1985361	EDA	on achieving complete testability of synchronous sequential circuits with synchronizing sequences	1994	-5.5156963812562925	10.625918617151346	1985388
1985482	EDA	an efficient critical race-free state assignment technique for asynchronous finite state machines	1993	-5.763714938978271	10.081634504090848	1985509
1987007	EDA	concurrent error detection and fault-tolerance in linear analog circuits using continuous checksums	1993	-5.461880987211359	11.156492125496237	1987034
1987316	EDA	the unison algorithm: fast evaluation of boolean expressions	1996	-6.472947641403806	10.2747716050729	1987343
1987399	SE	on minimizing aliasing in scan-based compaction	1994	-5.732579462330233	10.883210651543655	1987426
1987434	EDA	powerdrive: a fast, canonical power estimator for driving synthesis	1998	-6.902057664624287	9.964227918368753	1987461
1987546	EDA	tolerance design of analog circuits using a branch-and-bound based approach	2012	-6.3710070638738525	10.740760535323167	1987573
1987662	EDA	function-based compact test pattern generation for path delay faults	2005	-5.508367570994004	10.423764826177674	1987689
1987805	Metrics	analysis of a multistage interconnection network using binary decision diagrams	1996	-5.741573039651345	10.582537964425683	1987832
1988138	EDA	decomposition based approach for synthesis of multi-level threshold logic circuits	2008	-6.5438372623306185	10.50120100069891	1988165
1988465	EDA	test pattern compression for probabilistic circuits	2017	-5.941749580386991	11.179707968758335	1988492
1988469	EDA	general iterative heuristics for vlsi multiobjective partitioning	2003	-5.667150383457245	9.494297918090396	1988496
1989230	EDA	the pld-implementation of boolean function characterized by minimum delay	1998	-7.176460024578095	10.123040018801778	1989257
1991158	EDA	analysis of iterative nor autonomous sequential machines	1966	-7.098445145177788	9.733565879554085	1991185
1991562	EDA	composition of switching lattices for regular and for decomposed functions	2018	-6.911058143025228	10.111363636225242	1991589
1991624	EDA	boom-a heuristic boolean minimizer	2001	-6.748689002411162	9.926578151064518	1991651
1991882	EDA	functional constraints vs. test compression in scan-based delay testing	2006	-5.432847713639927	10.935878764049678	1991909
1992248	EDA	functional comparison of logic designs for vlsi circuits	1989	-5.7002434313756165	10.253578736949127	1992275
1992325	EDA	designing combinational circuits with list homomorphisms	2005	-6.255452700875487	10.043761591253084	1992352
1992351	EDA	performance-constrained parasitic-aware retargeting and optimization of analog layouts	2009	-6.591621272210957	10.943271720209944	1992378
1992891	AI	hierarchical approach for vlsi components placement	2015	-6.895857141758466	10.014256896142893	1992918
1993609	EDA	a universal test set for cmos circuits	1988	-5.765633358098986	10.673722832429533	1993636
1993783	EDA	a pla-based fsm design technique	1993	-6.106183280693455	10.654716628137633	1993810
1994153	SE	minimal march tests for dynamic faults in random access memories	2006	-5.5176474868765215	10.66560932208605	1994180
1994395	EDA	synthesis methodology for built-in at-speed testing	2005	-5.571572183203415	10.916709922699726	1994422
1994515	DB	prominent classes of the most general subsumptive solutions of boolean equations	2014	-6.6133514425975575	9.429076223795944	1994542
1994529	EDA	timing-driven logic bi-decomposition	2003	-6.573510310069128	10.603033445669537	1994556
1994695	EDA	multiple output minimization	1985	-6.9362872417950365	9.94498922408817	1994722
1994812	EDA	topological symbolic simplification for analog design	2015	-5.925179606882027	11.138448629824884	1994839
1994857	EDA	alternative approaches for fast boolean calculations using the gpu	2015	-6.061607175974929	9.858730216821519	1994884
1994956	Logic	lex-partitioning: a new option for bdd search	2012	-5.998498350577573	9.994363855099387	1994983
1995651	EDA	pseudoexhaustive test pattern generator with enhanced fault coverage	1988	-5.4003369651704265	10.897505460375292	1995678
1996275	EDA	efficient final placement based on nets-as-points	1989	-6.897249750788782	11.124794425275876	1996302
1997866	EDA	hierarchical constraint solving in the parametric form with applications to efficient symbolic simulation based verification	1993	-6.625239089889332	9.696466235723463	1997893
1998130	SE	m-s test based on specification validation using octrees in the measure space	2013	-5.3214994311447805	10.499548329163133	1998157
1998783	EDA	high quality pattern generation for delay defects with functional sensitized paths	2008	-5.520208839072152	10.732096188156717	1998810
1999029	Theory	computational complexity of controllability/observability problems for combinational circuits	1988	-6.563513735793129	10.309834441333678	1999056
1999171	AI	optimization of petlyuk sequences using a multi objective genetic algorithm with constraints	2011	-6.262266792334856	9.778397297255324	1999198
1999260	Logic	efficient modeling of memory arrays in symbolic simulation	1997	-5.801099481451205	9.874190798462637	1999287
1999755	Visualization	testability conditions for bilateral arrays of combinational cells	1986	-6.503804071063954	10.458236618215858	1999782
1999829	EDA	large-scale boolean matching	2010	-5.430703498508071	10.241140018887627	1999856
1999838	EDA	logic optimization for asynchronous speed independent controllers using transduction method	2003	-5.835043285386307	10.210930029520725	1999865
2000049	EDA	a sequential circuit fault tolerance technique with enhanced area and power	2015	-5.670951267353329	11.019551862261839	2000076
2000167	EDA	a single-path-oriented fault-effect propagation in digital circuits considering multiple-path sensitization	1995	-5.60281395234075	10.558076349452149	2000194
2000365	Theory	notes on multiple input signature analysis	1993	-6.326132181086928	10.453268224269616	2000392
2000781	EDA	calculation of reed-muller-fourier coefficients of multiple-valued functions through multiple-place decision diagrams	1994	-7.144459590691023	9.977822084336237	2000808
2001649	Logic	construction of an robdd for a pb-constraint in band form and related techniques for pb-solvers	2015	-5.89353465972239	9.447552171053148	2001676
2001738	EDA	information measures in detecting and recognizing symmetries	2002	-7.180404298729032	9.69313592263182	2001765
2002029	EDA	sensitivity levels of test patterns and their usefulness in simulation-based test generation	2000	-5.442594925196456	11.01163410501992	2002056
2002470	EDA	efficient implementation for accurate analysis of ced circuits against multiple faults	2014	-5.503485749575557	10.848379854676397	2002497
2002997	EDA	generation of compact multi-cycle diagnostic test sets	2013	-5.629502883182436	10.862751316994386	2003024
2003222	EDA	extraction and use of neural network models in automated synthesis of operational amplifiers	2003	-5.480795610003833	9.837253265390071	2003249
2004247	Logic	generalized transforms for multiple valued circuits and their fault detection	1992	-6.25380290843601	10.306861142149637	2004274
2004423	EDA	transition path delay faults: a new path delay fault model for small and large delay defects	2008	-5.612833396363393	10.886332394724784	2004450
2004586	EDA	implicit deductive fault simulation for complex delay fault models	2004	-5.314492030167016	10.2223169805003	2004613
2004742	EDA	multi-output functional decomposition with exploitation of don't cares	1998	-6.30257287373898	10.062481633489693	2004769
2004792	EDA	test sequence compaction by reduced scan shift and retiming	1995	-5.858802954103255	11.097257005210846	2004819
2005444	EDA	a novel reversible design for double edge triggered flip-flops and new designs of reversible sequential circuits	2014	-5.9094651686132815	10.885275994994533	2005471
2006134	EDA	optimum design of ic power/ground nets subject to reliability constraints	1988	-6.9270466618044875	11.19525475786176	2006161
2006222	EDA	investigation of particle swarm optimization for switching characterization of inverter design	2011	-5.618318865647587	9.456862974906297	2006249
2006561	AI	implementing a multiple-valued decision diagram package	1998	-5.347646173442906	10.029527935103234	2006588
2006860	EDA	untestable fault identification through enhanced necessary value assignments	2005	-5.370117649726933	10.516579039154623	2006887
2006876	EDA	efficient ddd-based symbolic analysis of large linear analog circuits	2001	-6.134196217914293	10.040524531934864	2006903
2006958	EDA	particle swarm optimization over non-polynomial metamodels for fast process variation resilient design of nano-cmos pll	2012	-6.251806610410982	11.051225625851217	2006985
2007213	EDA	logical machine design: a selected bibliography	1958	-7.228451352136013	10.859056105357523	2007240
2007710	SE	test vector encoding using partial lfsr reseeding	2001	-6.556952112811582	10.664164898249686	2007737
2008759	EDA	testability insertion in behavioral descriptions	1996	-5.489181376004982	10.722485757740307	2008786
2009321	EDA	identification of critical primitive path delay faults without any path enumeration	2010	-5.643000979552133	10.292139795162807	2009348
2009658	EDA	test response data volume and wire length reductions for extended compatibilities scan tree construction	2008	-5.927736531108044	11.097897844146443	2009685
2009779	EDA	a fast and robust exact algorithm for face embedding	1997	-6.092959573277163	10.077463517494973	2009806
2012016	EDA	sequential circuit bist synthesis using spectrum and noise from atpg patterns	2008	-5.869142394347907	10.780448874787051	2012043
2012288	SE	error identification and data retrieval in signature analysis based data compaction	1996	-5.687903077459935	11.037733340851544	2012315
2013544	EDA	cost reduction in bottom-up hierarchical-based vlsi floorplanning designs	2015	-7.035682464486272	11.095585554288864	2013571
2013592	EDA	global flow optimization in automatic logic design	1991	-5.301232426105667	10.230018195599616	2013619
2013650	AI	functional extension of structural logic optimization techniques	2001	-6.15246461890754	9.92867382892042	2013677
2015195	Logic	description and verification of input constraints and input-output specifications of logic circuits	1987	-6.17997619283389	9.947606433751627	2015222
2015254	EDA	sensitization criterion for threshold logic circuits and its application	2013	-6.492339328783183	11.151315092256734	2015281
2015764	EDA	about algorithm for transformation of logic functions (atlf)	2007	-6.566440437569335	9.666313522941255	2015791
2015775	NLP	ic variability minimization using a new c/sub p/ and c/sub pk/ based variability/performance measure	1994	-6.288795486764214	10.976494645826149	2015802
2016167	EDA	a note on realizing multiple-valued logic functions using akers' cells - cell sizes and path lengths	1998	-7.206278295964775	10.406910541931069	2016194
2016862	Arch	a general model for memory-based finite-state machines	1987	-6.172409096751312	10.598740015349977	2016889
2017932	EDA	hard: a hypercube embedding algorithm for state assignment of finite state machines	2003	-6.7527099556661065	10.14476073472385	2017959
2018042	EDA	fpga technology mapping optimization by rewiring algorithms	2005	-6.1767694044727754	11.220649209932745	2018069
2018804	EDA	concurrent error detection of combinational circuits by the method of boolean complement on the base of «2-out-of-4» code	2016	-5.887113845089622	10.476672164974246	2018831
2019054	Vision	a fast algorithm for optimum syndrome space compression	1988	-6.1677177002634425	10.655756694898496	2019081
2019517	EDA	multi-level logic simplification using don't cares and filters	1989	-6.255224300265034	10.302511233286447	2019544
2019627	EDA	on-chip constrained random stimuli generation for post-silicon validation using compact masks	2014	-5.465389943185494	11.162235580946524	2019654
2020072	NLP	easily testable logical networks based on a 'widened long flip-flop'	2008	-5.991532168072809	10.381794750934397	2020099
2020337	EDA	on rewiring and simplification for canonicity in threshold logic circuits	2011	-6.682829063336014	10.80775907847498	2020364
2020510	EDA	test application time reduction for scan based sequential circuits	1995	-5.521098750657651	11.004309784535844	2020537
2020761	EDA	efficient sat-based circuit initialization for larger designs	2014	-5.522326667018454	9.994720534425355	2020788
2020763	EDA	manipulation algorithms for k*bmds	1997	-5.796516915437772	9.89425946847524	2020790
2021739	EDA	boolean logic with fault tolerant coding	2009	-5.875157783519723	10.330742408540576	2021766
2021873	EDA	an algorithm for the place-and-route problem in the layout of analog circuits	1994	-7.217355076070409	11.221728984410714	2021900
2022325	EDA	logic synthesis for large pass transistor circuits	1997	-6.4416173146004745	11.098181972132876	2022352
2023531	Visualization	an image rejection mixer with ai-based improved performance for wcdma applications	2006	-5.529834752590113	9.606167960341212	2023558
2023817	EDA	on the synthesis of 4-valued current mode cmos circuits	1991	-6.53732861029448	10.9263093099441	2023844
2025385	EDA	putting wasted clock cycles to use: enhancing fortuitous cell-aware fault detection with scan shift capture	2016	-5.5612683734975565	10.992150838808444	2025412
2025604	Robotics	switch-level modeling of feedback faults using global oscillation control	1997	-5.4343061272854944	11.069776768671002	2025631
2025901	Arch	a gracefully degradable vlsi system for linear programming	1989	-6.503927367936536	10.84252612962002	2025928
2025929	EDA	integrated logic synthesis using simulated annealing	2011	-6.225755909494299	10.302658613761631	2025956
2027304	EDA	improved gate matrix layout	1989	-7.085922846407379	10.795301442010468	2027331
2027828	AI	efficient pseudo-boolean satisfiability encodings for routing and wavelength assignment in optical networks	2011	-7.019605880909972	10.14787774590195	2027855
2027969	Vision	self-checking comparator with one periodic output	1996	-5.899426136036968	10.731926898800623	2027996
2028330	EDA	distinguishing dynamic bridging faults and transition delay faults	2015	-5.490939802065056	10.753749598683662	2028357
2028470	AI	efficient graph based representation of multi-valued functions with an application to genetic algorithms	1994	-6.423795226820445	9.599251939186797	2028497
2028730	EDA	sequential engineering change order under retiming and resynthesis	2017	-5.362219556066099	10.834795120354428	2028757
2028831	Vision	reducing the misr size	1996	-5.632556086170303	11.20665795745613	2028858
2028880	Visualization	a note on synchronizer or interlock maloperation	1977	-5.406955661509465	9.95383348834843	2028907
2029198	AI	yise - a novel framework for boolean networks using y-inverter graphs	2017	-6.310561078927977	10.291572121741714	2029225
2029521	EDA	boolean matching for large libraries	1998	-6.419919669229434	10.278359649058055	2029548
2029806	EDA	autoscan-invert: an improved scan design without external scan inputs or outputs	2007	-5.663714930787356	10.880303726989005	2029833
2030359	EDA	reversible computing: from mathematical group theory to electronical circuit experiment	2005	-6.99975506610297	10.411476201469537	2030386
2030399	ML	hidden markov models with patterns to learn boolean vector sequences and application to the built-in self-test for integrated circuits	2001	-5.6132412598656725	10.308407190068255	2030426
2030971	Logic	functional decomposition through structural analysis of decision diagrams - the binary and multiple-valued cases	1999	-6.0226811016358175	9.606316632750133	2030998
2031638	EDA	optimal design of low power high gain and high speed cmos circuits using fish swarm optimization algorithm	2018	-5.72118375961618	9.499442315591915	2031665
2031898	EDA	area and speed oriented synthesis of fsms for pal-based cplds	2012	-6.461321936919532	10.743334141340203	2031925
2032642	EDA	logical core algorithm: improving global placement	2010	-6.895192068484682	11.20992678049221	2032669
2033142	EDA	testability consideration based on a test pattern length estimation	1987	-5.739480250272777	10.662920990728695	2033169
2033338	Theory	test data compression using multi-dimensional pattern run-length codes	2010	-5.889449831482628	11.13966113246418	2033365
2034021	Logic	a method for concurrent decomposition and factorization of boolean expressions	1990	-6.756931086278717	9.952995968839751	2034048
2034755	EDA	synthesis for mixed cmos/ptl logic (poster paper)	2000	-6.354120944190639	10.825041428862571	2034782
2034966	SE	randomness properties of partial \gamma-\beta planes as lsi test inputs and their implementations	1995	-6.2146597355889535	10.457790019609812	2034993
2035129	EDA	nonlinear ca based scalable design of on-chip tpg for multiple cores	2004	-6.2933430229038505	11.233327609284599	2035156
2035141	EDA	highly testable and compact 1-out-of-n cmos checkers	1994	-5.715469551080765	11.200796513559926	2035168
2036199	DB	fragtique: an oo distribution design methodology	1999	-6.781316758273153	11.0658165164853	2036226
2036791	EDA	analog behavioral modeling flow using statistical learning method	2010	-6.086205285399696	11.282558331512215	2036818
2037152	EDA	a generalized and unified spfd-based rewiring technique	2007	-5.430604360662287	10.939854752960684	2037179
2037353	EDA	improving critical path identification in functional timing analysis	2003	-5.669908984107405	11.007432818207873	2037380
2039497	EDA	scan chain configuration based x-filling for low power and high quality testing	2010	-5.8110810008425275	11.079351422903724	2039524
2040599	EDA	coordinating routing resources for hex pips test in island-style fpgas (abstract only)	2014	-5.75660739586126	11.24515448261096	2040626
2040827	EDA	error injection & correction: an efficient formal logic restructuring algorithm	2012	-5.3039434062133495	10.935183090843315	2040854
2040984	EDA	an optimization approach of ant colony algorithm and adaptive genetic algorithm for mcm interconnect test	2009	-5.396933237220483	9.627182570394496	2041011
2041963	EDA	register binding guided by the size of variables	2007	-6.181216847660179	11.159728477642245	2041990
2042042	EDA	semi-modular latch chains for asynchronous circuit design	2000	-5.8996706286830936	10.902708620823644	2042069
2043525	Visualization	the generation of completion signals in iterative combinational circuits	1977	-5.3965236756151915	10.433493882278508	2043552
2044090	Embedded	probabilistic methods for the impact of an set in combinational logic	2010	-5.698779566449348	11.085409618193896	2044117
2044410	EDA	cost minimization of partitioned circuits with complex resource constraints in fpgas (poster abstract)	2000	-7.078944012664929	10.91432519164482	2044437
2045057	EDA	a discrete dynamic convexized method for vlsi circuit partitioning	2013	-6.598404356843543	10.065751539148577	2045084
2045286	Embedded	generation and decomposition of digital filter topology	2017	-5.974433781825352	9.755562258920284	2045313
2045306	EDA	layout-based defect-driven diagnosis for intracell bridging defects	2009	-5.4560883607418225	11.276388071117106	2045333
2045311	AI	boolean constrained encoding: a new formulation and a case study	1994	-6.410903317142892	9.915715199220877	2045338
2045414	EDA	x-tolerant compactor with on-chip registration and signature-based diagnosis	2007	-5.478484620459359	11.247089521914663	2045441
2045628	EDA	simplification of incompletely specified flow tables with the help of prime closed sets	1969	-6.975431329921516	9.718043375950296	2045655
2045923	EDA	on the detection of reset faults in synchronous sequential circuits	1997	-5.512716902222806	10.96469621139008	2045950
2046793	EDA	scan-bist based on cluster analysis and the encoding of repeating sequences	2007	-5.716450495767595	10.949816174489861	2046820
2047643	EDA	generation of correlated random patterns for the complete testing of synthesized multi-level circuits	1991	-5.870805898475486	10.810785010743176	2047670
2048253	EDA	polynomial-metamodel assisted fast power optimization of nano-cmos pll components	2012	-5.926035710007974	10.248264175085382	2048280
2048967	EDA	a state assignment scheme targeting performance and area	1999	-6.261732950147373	10.394089638500947	2048994
2049284	EDA	a serial-scan test-vector-compression methodology	1993	-5.779108040273641	10.954016761923995	2049311
2049681	Crypto	n-fail-safe sequential machines	1972	-6.067322332668378	10.175742150503504	2049708
2050365	EDA	a new 3-d fuse architecture to improve yield of 3-d memories	2016	-5.351579397365212	11.099837606162968	2050392
2050963	EDA	test function embedding algorithms with application to interconnected finite state machines	1993	-5.488233757481956	10.306938183733177	2050990
2051552	AI	adaptive algorithms for maximal diagnosis of wiring interconnects	2003	-5.8939849904964055	10.409123208243011	2051579
2052266	EDA	cnb: a critical-network-based timing optimization method for standard cell global routing	2003	-6.915133942001767	11.2799338050445	2052293
2053384	EDA	a probability-based approach to vlsi circuit partitioning	1996	-7.120077869270941	11.230832090381789	2053411
2053601	Embedded	optimal selection of ate frequencies for test time reduction using aperiodic clock	2014	-6.023717504965407	11.105787446331478	2053628
2053618	SE	a method of test plan grouping to shorten test length for rtl data paths under a test controller area constraint	2003	-5.357406988712419	10.855861388298633	2053645
2054055	EDA	automatic generation of parasitic constraints for performance-constrained physical design of analog circuits	1993	-5.6605857477893355	11.004005728392585	2054082
2054203	Crypto	a diagnosis method using pseudo-random vectors without intermediate signatures	1989	-5.349638929653316	10.594379328676675	2054230
2054608	EDA	a new vlsi ic design automation methodology with reduced nre costs and time-to-market using the npn class representation and functional symmetry	2014	-6.0561039261286815	10.562321837976693	2054635
2055061	Theory	combinatorial static cmod networks (extended summary)	1986	-6.325377754082148	11.157671429483269	2055088
2055265	Visualization	synthesis of multithreshold tree networks	1977	-7.167298129919572	9.985884547925053	2055292
2055576	EDA	a realization procedure for multithreshold threshold elements	1967	-7.027785908044548	9.894536638831694	2055603
2055898	EDA	flip-flop selection for transition test pattern reduction using partial enhanced scan	2009	-5.6293342448308845	11.200577338120027	2055925
2056099	Logic	non-robust tests for stuck-fault detection using signal waveform analysis: feasibility and advantages	1996	-5.471477804092936	10.990782516421074	2056126
2056227	SE	determining aliasing probabilities in bist by counting strings	1997	-6.095904196630845	10.61943678377444	2056254
2056422	EDA	generation of high quality non-robust tests for path delay faults	1994	-5.475422274654499	11.260939486740325	2056449
2057336	Vision	"""comments on """"weighting method for the determination of the irredundant set of prime implicants"""""""	1974	-7.0221293590738805	9.557534264114906	2057363
2057477	EDA	reducing control bit overhead for x-masking/x-canceling hybrid architecture via pattern partitioning	2016	-5.71899932831345	11.063669011686482	2057504
2059299	Arch	effective bist for crosstalk faults in interconnects	2009	-5.6568422215432035	11.018009394192026	2059326
2060522	EDA	optimal logic synthesis and testability : two sides of the same coin	1988	-5.530642687363873	10.271801140114226	2060549
2061492	EDA	diagnostic fault equivalence identification using redundancy information and structural analysis	1996	-5.428915250420289	10.424099422096733	2061519
2061922	Theory	combinatorial aspects of automated designs	1966	-6.656025991339064	9.54275437649553	2061949
2062436	EDA	depth optimal incremental mapping for field programmable gate arrays	2000	-6.535749263799543	10.952419587057346	2062463
2062638	EDA	automatic simplified symbolic analysis of analog circuits using modified nodal analysis and genetic algorithm	2015	-5.781961172783313	9.713218045536047	2062665
2062652	Logic	improved probabilistic verification by hash compaction	1995	-5.858876568533026	10.740126998548195	2062679
2062751	EDA	unateness test of a boolean function and two general synthesis methods using threshold logic elements	1969	-7.1809896774000075	9.399383186181211	2062778
2063527	Visualization	self-testing embedded parity checkers	1984	-6.1629592306321515	10.546671073787753	2063554
2063597	EDA	automatic synthesis and technology mapping of combinational logic	1988	-6.293203687454393	10.172725315553187	2063624
2063850	Embedded	deterministic built-in tpg with segmented fsms	2008	-5.875442348456732	10.829890511487427	2063877
2064750	EDA	area optimization of dataflow-graph mappings	1992	-6.788546813162558	11.114122653436398	2064777
2064938	Embedded	a novel methodology for functional test data compression	2006	-5.737255606327914	10.995922069742235	2064965
2065119	Arch	reducing reversible circuit cost by adding lines	2010	-6.4974716272397295	10.915691100251761	2065146
2065297	EDA	an efficient delay test generation system for combinational logic circuits	1990	-5.587967339213767	10.853344662392766	2065324
2066602	EDA	bdd-based synthesis of reversible logic for large functions	2009	-6.532338322641138	10.446111150763254	2066629
2066642	Theory	universal base functions and modules for realizing arbitrary switching functions	1971	-7.082897342160696	10.087696701978382	2066669
2067651	EDA	an examination of the cost function for programmable logic arrays	1979	-6.793664904551513	10.254859813036603	2067678
2067696	SE	reducing fsm-based test suites with guaranteed fault coverage	2016	-5.658218533287921	10.542064790546462	2067723
2068190	SE	an exercise in weakest preconditions	1990	-5.8301545282495475	9.891168123027668	2068217
2068235	EDA	passiot: a pareto-optimal multi-objective optimization approach for synthesis of analog circuits using sobol' indices-based engine	2016	-5.723714242480669	9.776664984600213	2068262
2068365	DB	disjoint disjunctive form of boolean functions and its applications	1987	-6.992439543887997	9.762679094302944	2068392
2068492	EDA	behavioural modelling of analog circuits by dynamic semi-symbolic analysis	2004	-6.3057518211613965	10.021503304452883	2068519
2068496	Theory	detection of coupling faults in rams	1990	-5.9336825898351435	10.052478140172646	2068523
2069044	EDA	minimal length diagnostic tests for analog circuits using test history	1999	-5.297058248026379	10.920077452237331	2069071
2069966	EDA	logic synthesis techniques for reduced area implementation of multilevel circuits with concurrent error detection	1994	-5.941187069805339	11.138608288824477	2069993
2070205	Crypto	logical not polynomial forms to represent multiple-valued functions	1996	-7.114069692109166	9.73039991325801	2070232
2070263	Logic	minimal length test vectors for multiple-fault detection	2004	-5.877691295494702	10.073712317066347	2070290
2070428	EDA	placement using a localization probability model (lpm)	2004	-7.221302121090482	11.166154925209064	2070455
2070559	Arch	error correction by alternate-data retry	1978	-5.563905643254825	10.688662348338644	2070586
2070762	AI	improving circuit miniaturization and its efficiency using rough set theory	2013	-5.768610644148637	10.104956994880608	2070789
2071307	EDA	efficient sat-based search for longest sensitisable paths	2011	-5.3280903963330015	10.73520223686162	2071334
2071312	EDA	a degree-of-freedom based synthesis scheme for sequential machines with enhanced bist quality and reduced area	2005	-5.609674571001649	10.620794655757784	2071339
2071604	EDA	flexible optimization of fixed polarity reed-muller expansions for multiple and output completely and incompletely specified boolean functions	1995	-6.978851632964727	10.099584093948842	2071631
2071833	EDA	reversible circuit technology mapping from non-reversible specifications	2007	-6.5443193097578725	10.451373693430721	2071860
2071868	EDA	random fault analysis	1981	-5.455052311594171	10.753202131467875	2071895
2071919	EDA	high-level synthesis of dsp applications using adaptive negative cycle detection	2002	-6.502425912355138	10.829682747836168	2071946
2073052	Visualization	modd for cf: a representation for fast evaluation of multiple-output functions	2004	-7.012877872120247	9.966743913775751	2073079
2073415	EDA	«quantum» processor for digital systems analysis	2015	-6.61392124296879	10.585649601528814	2073442
2073641	EDA	are xors in logic synthesis really necessary?	2017	-6.279860691552912	10.267856534600677	2073668
2073804	EDA	a structure and technique for pseudorandom-based testing of sequential circuits	1995	-5.6811635523894175	11.097689059767164	2073831
2074007	EDA	bit-width optimization by divide-and-conquer for fixed-point digital signal processing systems	2015	-6.506022524516507	10.360403474452568	2074034
2074392	EDA	recursive circuit clustering for minimum delay and area	2003	-6.585904535203777	10.850868383345036	2074419
2074539	EDA	synthesis of spp three-level logic networks using affine spaces	2003	-7.106150873549664	10.009702097156495	2074566
2074703	EDA	equivalence verification of arithmetic datapaths with multiple word-length operands	2006	-6.499329750148567	9.974154879704724	2074730
2074764	AI	on the construction of multiple-valued decision diagrams	2002	-6.1933020720410505	9.705267596450506	2074791
2074867	EDA	test points selection process and diagnosability analysis of analog integrated circuits	1998	-5.5150266880819885	10.765885294352731	2074894
2074873	EDA	minimum dynamic power cmos circuit design by a reduced constraint set linear program	2003	-6.327003784549409	10.780665347615338	2074900
2075358	NLP	transition submatrices in regular homing experiments and identification of sequential machines of known class using direct-sum transition matrices	1987	-7.143682470163996	9.438086825703767	2075385
2075591	EDA	chain reduction for binary and zero-suppressed decision diagrams	2018	-6.302944622081558	10.053431453737193	2075618
2075910	EDA	scan tests with multiple fault activation cycles for delay faults	2006	-5.370417722782212	11.11188761638603	2075937
2076218	EDA	a new test pattern generation method for delay fault testing	1996	-5.653888414339797	10.685433615873778	2076245
2076387	Visualization	optimal one-bit full adders with different types of gates	1974	-6.97019552013047	10.693572415189657	2076414
2076456	EDA	"""comments on """"test efficiency analysis of random self-test of sequential circuits"""""""	1995	-5.393957421822939	10.341531696703946	2076483
2076600	EDA	test data volume reduction by test data realignment	2003	-5.986580234168483	11.066024373787982	2076627
2076795	EDA	evolutionary quantum logic synthesis of boolean reversible logic circuits embedded in ternary quantum space using heuristics	2011	-6.656470562895034	10.140377765339176	2076822
2077458	EDA	analogue integrated circuits design-for-testability flow oriented onto obist strategy	2018	-5.352312002869256	11.253612138582492	2077485
2079559	DB	the simplification of sequential machines with input restrictions	1972	-6.922550091581208	9.4590538338155	2079586
2079937	EDA	estimation of average multiple-valued logic circuit size using monte carlo simulation technique	2005	-6.1987795737459495	10.854654053179996	2079964
2079964	EDA	an automated design methodology for yield aware analog circuit synthesis in submicron technology	2011	-6.2552723666947685	11.206163580658963	2079991
2082970	EDA	multilevel logic optimization of very high complexity circuits	1994	-6.4445135510157785	10.138508478791461	2082997
2083068	EDA	a new approach for selecting inputs of logic functions during debug	2017	-5.465185199976599	10.340971499572207	2083095
2083190	EDA	combinational and sequential logic optimization by redundancy addition and removal	1995	-5.744354003245505	10.668376232504938	2083217
2083356	EDA	launch-on-shift test generation for testing scan designs containing synchronous and asynchronous clock domains	2012	-5.715407329417753	11.268826659976131	2083383
2083514	EDA	a design automation system for cmos analog integrated circuits using new hybrid shuffled frog leaping algorithm	2012	-5.714132064272146	9.581498168583535	2083541
2083940	EDA	timing yield calculation using an impulse-train approach	2002	-6.113752393372781	10.778375418995315	2083967
2085307	EDA	design space exploration and trade-offs in analog amplifier design	2003	-5.855585673176763	10.355278840419409	2085334
2085780	Crypto	quasi-linear fsms and their application to the generation of deterministic and pseudo-random test vectors	1992	-6.148717617601925	10.396017350266355	2085807
2086323	Embedded	cascaded binary counters with feedback	1963	-6.753626912784893	10.177403412127523	2086350
2086898	EDA	high-speed event-driven rtl compiled simulation	2004	-6.146385031721724	10.569709571503461	2086925
2087719	EDA	a method of delay fault test generation	1988	-5.671772984775685	10.57557879691706	2087746
2087769	Embedded	identification of equivalent faults in logic networks	1980	-6.309974969061848	10.109003880943591	2087796
2089202	EDA	net cluster: a net-reduction-based clustering preprocessing algorithm for partitioning and placement	2006	-6.9291136145077825	11.005409954049576	2089229
2089361	EDA	synthesis of memristive circuits based on stateful imply gates using an evolutionary algorithm with a correction function	2016	-6.192515635131315	10.863910890685506	2089388
2089988	EDA	improving a nonenumerative method to estimate path delay fault coverage	1997	-5.870184006253709	10.549563765761286	2090015
2090152	EDA	improved alternative wiring scheme applying dominator relationship	2001	-7.092675782083076	11.105971210879336	2090179
2090958	EDA	synthesis of logic circuits using fractional-order dynamic fitness functions	2004	-5.4673553582105825	9.54367158577173	2090985
2091360	EDA	state variable extraction and partitioning to reduce problem complexity for atpg and design validation	2006	-5.531613441309567	10.385328131815923	2091387
2092398	EDA	kl-cuts: a new approach for logic synthesis targeting multiple output blocks	2010	-7.141396821115457	10.252959992526339	2092425
2092612	EDA	systematic methodology for high-level performance modeling of analog systems	2009	-6.105730170962431	10.586680239713703	2092639
2092836	EDA	multi-terminal multi-valued decision diagrams for characteristic function representing cluster decomposition	2012	-6.5428626214285615	10.00212616210852	2092863
2093822	EDA	optimization of state encoding in distributed circuits	1994	-6.448720964289718	10.05325330692518	2093849
2094143	EDA	bist test pattern generators for stuck-open and delay testing	1994	-5.636993829103483	10.80772780116984	2094170
2095110	ML	neighbor selection for variance reduction in i_ddq and other parametric data	2001	-5.653890008927286	11.22426181827642	2095137
2095947	EDA	test generation for analog circuits using partial numerical simulation	1999	-5.33029303508077	10.502864093716958	2095974
2096696	EDA	synthesis of self-resetting stage logic pipelines	2005	-6.126225095785415	10.886926352816923	2096723
2096752	Visualization	weighting method for the determination of the irredundant set of prime implicants	1972	-7.172820463895434	9.824901354405553	2096779
2096772	Arch	a transform for nand network design	1972	-6.978088053070625	10.931259513239935	2096799
2097805	EDA	aliasing-free compaction revisited	2008	-6.1015122953292105	10.547309654378353	2097832
2099351	EDA	twofold state assignment for fpga-based mealy fsms	2018	-5.944089886980585	10.061411217095085	2099378
2099848	EDA	new static compaction techniques of test sequences for sequential circuits	1997	-5.512578115235937	10.366550767262256	2099875
2101133	EDA	data compression via logic synthesis	2014	-6.1991288453464675	11.182859918877295	2101160
2101338	EDA	testable design of grm network with exor-tree for detecting stuck-at and bridging faults	2004	-6.3882168348278165	10.379060706329328	2101365
2102128	EDA	new perspectives in vlsi design automation: deterministic packing by sequence pair	2010	-6.754697306959693	10.124702267976607	2102155
2102165	EDA	delay test generation for synchronous sequential circuits	1989	-5.645767600959082	10.502583573970943	2102192
2102358	EDA	technology retargeting for ic layout	1997	-6.818169150321308	11.212505223325742	2102385
2103142	EDA	arithmetic circuit fault detection by modular encoding	1978	-6.632126146444517	10.680954944141376	2103169
2103773	EDA	input-driven partitioning methods and application to synthesis on table-lookup-based fpgas	1993	-6.5716313291522725	10.290252088017029	2103800
2104733	EDA	a decision diagram package for reversible and quantum circuit simulation	2006	-6.784513889057709	10.300718702789311	2104760
2105459	EDA	fast postplacement optimization using functional symmetries	2004	-7.12950152775814	10.94339892198184	2105486
2106330	EDA	a technology-independent methodology of placement generation for analog circuit	1999	-6.909852524082464	11.221714767472296	2106357
2108069	NLP	library mapping of cmos-switch-level-circuits by extraction of isomorphic subgraphs	1992	-5.698652085334351	10.145521444899673	2108096
2108749	NLP	neighbor selection for variance reduction in iddq and other parametric data	2002	-5.635506788431249	11.267044434741413	2108776
2109245	Arch	spectral response of ternary logic netlists	2013	-6.413212791372738	10.115641370307122	2109272
2109355	DB	on the effect of local changes in the variable ordering of ordered decision diagrams	1996	-6.430195722026857	9.770991646063486	2109382
2109425	Theory	on the construction of optimal time adders (extended abstract)	1988	-7.150020305256914	10.599015455865002	2109452
2109958	Theory	ac strength of a pattern generator	1992	-5.406970940883053	10.664864933321974	2109985
2110079	EDA	selection of paths for delay testing	2005	-5.90641685523512	10.797455567252047	2110106
2110152	EDA	a framework for reversible circuit complexity	2014	-7.159885093994821	10.236386628136485	2110179
2110191	EDA	a non-scan dft method at register-transfer level to achieve complete fault efficiency	2000	-5.298125860437131	11.197307004044898	2110218
2111341	EDA	methods for hierarchical automatic layout of custom lsi circuit masks	1978	-6.779560408340355	11.16548615792322	2111368
2111443	EDA	design for testability for path delay faults in sequential circuits	1993	-5.545079850276232	10.768577574240906	2111470
2111795	EDA	detection of test patterns with unreachable states through efficient inductive-invariant identification	2015	-5.6448341119811225	10.461036480056258	2111822
2112786	Theory	modular replacement of combinational switching networls	1975	-6.765566078670242	10.2544811422855	2112813
2113171	AI	reconstruct the logical network from the transition matrix	2017	-6.999591648914747	9.42065293709239	2113198
2113748	EDA	n-detection under transparent-scan	2005	-5.5423283380819806	10.580960412456461	2113775
2113912	EDA	rev-map: a direct gateway from classical irreversible network to reversible network	2011	-6.636437864186705	10.634034615196564	2113939
2113920	EDA	implicit fsm decomposition applied to low-power design	2002	-5.404533879242729	10.381337996556304	2113947
2114231	EDA	exact computation of maximally dominating faults and its application to n-detection tests	2002	-5.711554533013909	10.367046879212396	2114258
2115706	EDA	enhanced 3-valued logic/fault simulation for full scan circuits using implicit logic values	2004	-5.5073534095094585	10.439327604625756	2115733
2116337	Embedded	synthesis of up-down counters	1967	-7.068240088298744	10.243333842341533	2116364
2116593	EDA	logic synthesis method for dual-rail rsfq digital circuits using root-shared binary decision diagrams	2007	-6.281762262513034	10.981008785261805	2116620
2118288	EDA	design of experiments for evaluation of bdd packages using controlled circuit mutations	1998	-5.63034038923026	9.893432057739266	2118315
2118546	EDA	a compact set of seeds for lfsr-based test generation from a fully-specified compact test set	2016	-5.808417321579283	10.589532695142793	2118573
2119781	SE	on selection of testable paths with specified lengths for faster-than-at-speed testing	2010	-5.620168764341901	10.789422764409762	2119808
2120439	EDA	fpad: a fuzzy nonlinear programming approach to analog circuit design	1995	-5.820916469471282	9.549014275301897	2120466
2120847	EDA	testability properties of acyclic structures and applications to partial scan design	1992	-5.794114852543975	10.62380257647674	2120874
2121049	Embedded	modeling of mos transistors based on genetic algorithm and simulated annealing	2005	-6.091314734843089	10.24215916351231	2121076
2121440	EDA	fast: fpga targeted rtl structure synthesis technique	1994	-6.155928481689088	10.623364507952804	2121467
2121758	EDA	a scalable algorithm for rtl insertion of gated clocks based on odcs computation	2005	-5.4087364259735145	11.00279965524797	2121785
2122358	Mobile	fault detection capabilities of alternating logic	1978	-6.105008876329795	10.212945845817089	2122385
2123047	EDA	automated synthesis of passive filter circuits including parasitic effects by genetic programming	2006	-5.626306054778589	10.033266516417827	2123074
2123131	EDA	test generation in the presence of timing exceptions and constraints	2007	-5.382633002367867	10.764433875080886	2123158
2123703	EDA	a deterministic built-in-self-test generator based on cellular automata structures	1995	-5.4007941937841935	10.52571663573826	2123730
2124024	EDA	bdd decomposition for efficient logic synthesis	1999	-6.621803413553998	10.040986667710678	2124051
2125672	Metrics	efficient trace data compression using statically selected dictionary	2011	-5.496538392654512	11.23557758378083	2125699
2125706	EDA	addressable procedures for logic and arithmetic operations with dna strands	2003	-7.225763775602793	9.691792264831026	2125733
2126161	EDA	a method for evaluating upper bound of simultaneous switching gates using circuit partition	1999	-6.860208571809649	10.60781993056723	2126188
2127401	EDA	robustness enhancement and detection threshold reduction in atpg for gate delay faults	1992	-5.6857777475813895	10.499766353215737	2127428
2128162	EDA	on evolutionary synthesis of linear transforms in fpga	2008	-5.377968155645913	10.420380425967233	2128189
2128239	EDA	incremental autojogging using range spaces	1998	-5.720717272307434	10.69844343114853	2128266
2128828	EDA	automatic generation of saturation constraints and performance expressions for geometric programming based analog circuit sizing	2011	-6.044568898322406	10.88598255099978	2128855
2128904	NLP	multiscan-based test data compression using ubi dictionary and bitmask	2011	-6.020697070363358	11.157432695783413	2128931
2129807	EDA	designing for high-level test generation	1990	-5.9844111473326524	10.68814036731032	2129834
2130347	Theory	decomposition of a synchronous machine into an asynchronous submachine driving a synchronous one	1968	-6.647941724843927	9.732069886191168	2130374
2130350	EDA	fixed-outline floorplanning: enabling hierarchical design	2003	-7.0178343064535245	11.153371746350043	2130377
2131967	EDA	a unified test architecture for on-line and off-line delay fault detections	2011	-5.362482849212036	10.929892870814784	2131994
2131982	EDA	designing moore fsm with transformation of state codes	2017	-5.5694130999691085	10.212243924625263	2132009
2132664	EDA	computation on stochastic bit streams digital image processing case studies	2014	-6.277473528477116	11.176226840796671	2132691
2132814	EDA	combination of interpolation and self-organizing approximation techniques-a new approach to circuit performance modeling	1993	-6.288377950729591	10.324336590951754	2132841
2134007	EDA	on the generation of scan-based test sets with reachable states for testing under functional operation conditions	2004	-5.500284617556847	10.579196878579236	2134034
2134014	EDA	an integrated optimization framework for partitioning, scheduling and floorplanning on partially dynamically reconfigurable fpgas	2017	-7.149595225156197	11.197255064314186	2134041
2134061	EDA	dynamic state traversal for sequential circuit test generation	2000	-5.343796432198932	10.184145198216571	2134088
2134116	EDA	a simplified six-waveform type method for delay fault testing	1989	-5.472767291651597	10.73152740419806	2134143
2134242	EDA	further improve circuit partitioning using gbaw logic perturbation techniques	2001	-6.734849435201338	11.022483174954598	2134269
2134362	EDA	an ilp-based diagnosis framework for multiple open-segment defects	2009	-5.469309806807963	10.710057373670926	2134389
2134719	Robotics	information-theoretic and statistical methods of failure log selection for improved diagnosis	2015	-5.304043759350595	10.88303606941968	2134746
2135034	EDA	on diagnosing multiple stuck-at faults using multiple and singlefault simulation in combinational circuits	2002	-5.302094828599177	10.904752536592326	2135061
2135059	EDA	a method for the realization of fail-safe asynchronous sequential circuits	1974	-6.028404892238434	9.99013679435562	2135086
2135285	Arch	synthesis of topological quantum circuits	2012	-6.490132738654184	9.905909409465297	2135312
2135623	EDA	performance study of harmony search algorithm for analog circuit sizing	2011	-5.679465320601988	9.584052552936734	2135650
2135640	EDA	test-point insertion to enhance test compaction for scan designs	2000	-5.5749330902128085	11.021403409959284	2135667
2136722	EDA	on the generation of multiplexer circuits for pass transistor logic	2000	-6.389051815883973	10.436373467010123	2136749
2136850	EDA	efficient synthesis of approximate threshold logic circuits with an error rate guarantee	2018	-6.7004865948203305	10.443874202283293	2136877
2137114	EDA	scan-based bist using an improved scan forest architecture	2004	-5.708222704876324	11.23589616630475	2137141
2137152	EDA	a heuristic for decomposition in multilevel logic optimization	1993	-6.438368588767826	10.01307155605098	2137179
2138322	EDA	pdf testability of a combinational circuit derived by covering robdd nodes using invert-and-or circuits	2015	-5.552481768486527	10.804082287539533	2138349
2138440	SE	an efficient compact test generator for iddq testing	1996	-5.556433159152858	10.997733681953893	2138467
2138586	Embedded	on the design of combinational totally self-checking i-out-of3 code checkers	1990	-5.505522327806277	11.202687214533093	2138613
2138870	EDA	word level functional coverage computation	2006	-6.139144652802565	9.861893764947329	2138897
2139255	EDA	a multi-mode scannable memory element for high test application efficiency and delay testing	1998	-5.460291646635999	11.053311449265951	2139282
2139302	AI	an integrated approach for synthesizing lut networks	1999	-6.2011098170534025	10.152030984310642	2139329
2139591	EDA	general modeling and technology-mapping technique for lut-based fpgas	1997	-6.881630064716883	11.09789698730691	2139618
2139598	EDA	a grasp based algorithm for multi-constraint circuit partitioning	2010	-7.129031161755233	10.922698033108034	2139625
2139727	Vision	synchronous sequential machines: a modular and testable design	1980	-7.15692351740454	9.54495514659335	2139754
2140173	EDA	timing optimization by an improved redundancy addition and removal technique	1996	-5.644517740446067	11.122115270382764	2140200
2141181	EDA	fault detection and diagnosis with parity trees for space compaction of test responses	2006	-5.5353858126658935	11.189523165796166	2141208
2141913	EDA	a procedure for obtaining an economical asynchronous sequential circuit directly from a set of regular expressions	1962	-5.782054967661973	10.159552592636132	2141940
2142561	AI	new metrics for static variable ordering in decision diagrams	2006	-7.021443238883723	9.731032135121303	2142588
2142703	EDA	a new methodology for the design centering of ic fabrication processes	1991	-6.500651189967803	10.985748049702478	2142730
2143318	EDA	ca based built-in self-test structure for soc	2009	-6.129456753293883	11.080691684001524	2143345
2143462	EDA	generating synthetic mvl benchmarks from random mdds under restrictions	2018	-6.31343974466535	10.127310297003582	2143489
2144486	EDA	tacue: a timing-aware cuts enumeration algorithm for parallel synthesis	2014	-5.9685813616911485	11.213828535232523	2144513
2144781	EDA	improving test compression by retaining non-pivot free variables in sequential linear decompressors	2012	-5.865888642204743	11.203027660085151	2144808
2145368	EDA	a mixed-mode bist scheme based on folding compression	2002	-5.9969955012161735	10.99895086519392	2145395
2146679	EDA	multiple fault diagnosis in combinational circuits based on an effect-cause analysis	1980	-5.355553720581316	10.190015560970805	2146706
2146774	EDA	sequential circuit synthesis using input delays	1963	-5.822170535730756	10.06001402518026	2146801
2146948	EDA	surprises in sequential redundancy identification	1996	-5.5763547374816005	10.758932585674529	2146975
2147021	EDA	a parallel and randomized algorithm for large-scale discrete dual-vt assignment and continuous gate sizing	2008	-7.0227211863470265	10.66939940553918	2147048
2147231	EDA	ring generators - new devices for embedded test applications	2004	-6.160611918325403	10.96281180291327	2147258
2147509	EDA	rtl test point insertion to reduce delay test volume	2007	-5.649463612045842	10.893764162961064	2147536
2149216	EDA	consistent floorplanning with hierarchical superconstraints	2002	-6.989878247829615	10.936688410314572	2149243
2149621	EDA	design of testable reversible sequential circuits	2013	-6.320437996099264	11.20182827880934	2149648
2149958	EDA	combinational test generation for various classes of acyclic sequential circuits	2001	-5.779377586159264	10.527019271906832	2149985
2150079	Logic	satisfiability checking using boolean expression diagrams	2001	-5.721520067563446	9.783991138365783	2150106
2150221	Vision	on evaluating and optimizing weights for weighted random pattern testing	1996	-6.308625441262064	10.245499159537632	2150248
2150350	EDA	georg: vlsi circuit partitioner with a new genetic algorithm framework	1998	-6.286304054644346	9.803679199996047	2150377
2151203	EDA	optimized test application timing for ac test	1992	-6.913843239145371	10.952371309021627	2151230
2152173	DB	logical model for representing uncertain statuses of multiple-valued logic systems realized by min, max and literals	1999	-6.924646917528786	9.65386309896683	2152200
2152702	EDA	testability of sequential circuits with multi-cycle false path	1997	-5.6669600110982525	10.679995083331217	2152729
2154211	Theory	quipu: high-performance simulation of quantum circuits using stabilizer frames	2013	-6.940350128820901	10.069531197590008	2154238
2154352	EDA	combinational trace signal selection with improved state restoration for post-silicon debug	2016	-5.332060101229725	11.174665305314075	2154379
2154478	EDA	particle swarm optimization for macrocell overlap removal and placement	2005	-7.188663759356726	10.899081788018016	2154505
2154605	EDA	multilevel circuit clustering for delay minimization	2002	-6.651426397562887	10.650335315011416	2154632
2154776	EDA	novel verification method for timing optimization based on dpso	2018	-5.317520920897971	10.245010717384064	2154803
2156142	Embedded	unate cascade realization of synchronous sequential machines	1974	-6.731061995559203	9.84853605123203	2156169
2156267	EDA	on broad-side delay test	1994	-5.595835173070426	10.429699759892367	2156294
2156684	EDA	diagnosing cmos bridging faults with stuck-at fault dictionaries	1990	-5.41058407369482	11.194074656849676	2156711
2156931	AI	physical impossibility instead of fault models	1990	-5.720466410254528	9.723993527486034	2156958
2157066	EDA	efficient transition fault atpg algorithms based on stuck-at test vectors	2003	-5.619638106495472	10.600559332906707	2157093
2157134	EDA	trans: efficient sequential verification of loop-free circuits	2002	-5.9518630612317525	9.650454650334613	2157161
2157440	EDA	on n-detection test sets and variable n-detection test sets for transition faults	1999	-5.475874632442068	10.850894920662682	2157467
2158524	ML	calculating the effects of linear dependencies in m-sequences used as test stimuli	1989	-5.713897502872879	10.317104667430874	2158551
2158579	EDA	concurrent analogue fault simulation, the equation formulation aspect	2004	-5.348958138082195	10.541219032205024	2158606
2158605	EDA	optimum state assignment for synchronous sequential circuits	1972	-6.2520535273755815	10.149554277418613	2158632
2158722	Logic	use of conditional developmental operators and free variables in automatically synthesizing generalized circuits using genetic programming	2000	-6.103629743489273	9.717429921006175	2158749
2159449	EDA	a enhanced algorithm for floorplan design using evolutionary technique	2012	-6.846487850814135	11.000470683104274	2159476
2159700	AI	partitioning methods for satisfiability testing on large formulas	1996	-5.710361459595215	9.52887345234257	2159727
2159987	EDA	evolutionary multiobjective design of combinational logic circuits	2000	-5.563051132221929	9.672282907568206	2160014
2160113	EDA	a hamming distance based vliw/epic code compression technique	2004	-6.021071414460965	11.247265451269069	2160140
2160199	PL	asynchronous sequential circuits with (2,1) type state assignments	1970	-6.743582341651316	9.514818953810668	2160226
2160810	EDA	a technique for fault diagnosis of defects in scan chains	2001	-5.501153406880713	10.740235421726661	2160837
2161035	EDA	cooperative encoding strategy for gate array placement on integrated circuits	2018	-7.1497450433101974	10.991644021721964	2161062
2161347	EDA	practical logic synthesis for cplds and fpgas with pla-style logic blocks	2001	-6.533617080570559	10.985748996439698	2161374
2161550	EDA	on generation of a universal path candidate set containing testable long paths	2010	-5.831163880003145	10.320810719166642	2161577
2161691	DB	error identification and data recovery in misr-based data compaction	1997	-5.7284836122754	11.173293128483168	2161718
2162157	EDA	a method of test generation for path delay faults using stuck-at fault test generation algorithms	2003	-5.617075786059232	10.518317676062264	2162184
2163870	EDA	pitfalls in delay fault testing	1997	-5.35705744090544	11.230464084236177	2163897
2164210	SE	aliasing properties of circular misrs	1993	-6.312959995771383	10.529795527121598	2164237
2164655	EDA	a new approach to structural partitioning of computer logic	1975	-6.987580661247339	10.670677813469505	2164682
2165311	EDA	prest: a system for logic partitioning and resynthesis for testability	1993	-5.80025411581286	10.571942170085084	2165338
2165442	EDA	perturb+mutate: semisynthetic circuit generation for incremental placement and routing	2008	-5.397086995732112	10.12558235984782	2165469
2165894	HCI	partial scan using reverse direction empirical testability	1993	-5.732112690008035	10.785924250737033	2165921
2165923	EDA	architecture synthesis for cost-constrained fault-tolerant flow-based biochips	2016	-6.149604214675514	10.25120054644282	2165950
2165930	Logic	formal verification of digital circuits using symbolic ternary system models	1990	-5.348199441337991	10.031933735355622	2165957
2166494	EDA	jiffytune: circuit optimization using time-domain sensitivities	1998	-6.757793704279643	11.195702538666678	2166521
2166808	Theory	circuit integration through lattice hyperterms	2011	-7.141912608461803	9.776366588927248	2166835
2169051	EDA	self-timed full adder designs based on hybrid input encoding	2009	-6.225612954213887	11.077494596035526	2169078
2169082	EDA	a novel hybrid delay testing scheme with low test power, volume, and time	2010	-5.736756274485961	11.213701065419949	2169109
2169100	Embedded	maintaining proximity to functional operation conditions under enhanced-scan tests based on functional broadside tests	2012	-5.56134983507697	10.568921390046413	2169127
2169278	EDA	a c-testable carry-free divider	1994	-6.168982819441473	10.857266966903676	2169305
2169749	Arch	testable design of single-output sequential machines using checking experiments	1986	-6.031375612077436	9.887650818714947	2169776
2170002	ML	design of cover circuits for monitoring the output of a misa	1994	-5.4831489432279685	10.870150843416994	2170029
2170374	EDA	optimizing the performance of the simulated annealing based placement algorithms for island-style fpgas	2004	-6.677214595817793	10.88631693984993	2170401
2170387	EDA	logical design theory of nor gate networks with no complemented inputs	1963	-6.583221691457511	10.338355144321564	2170414
2170588	EDA	exmin2: a simplification algorithm for exclusive-or-sum-of-products expressions for multiple-valued-input two-valued-output functions	1993	-6.784163964010163	10.196313962161831	2170615
2170691	EDA	reducing quantum cost in reversible toffoli circuits	2011	-7.1596078556746034	10.677830021381844	2170718
2170753	ML	a justification of, and an improvement on, a useful rule for predicting circuit-to-pin ratios	1969	-6.482524870848823	9.652631732343062	2170780
2170773	EDA	effective memetic algorithms for vlsi design = genetic algorithms local search multi-level clustering	2004	-5.5792947568363465	9.63803107882401	2170800
2170946	EDA	on testing the path delay faults of a microprocessor using its instruction set	2000	-5.547201174421737	10.920099074960394	2170973
2172097	EDA	low-power fir filter design using hybrid artificial bee colony algorithm with experimental validation over fpga	2017	-5.7852678559540225	9.730494381626654	2172124
2172606	EDA	syndrome signature in output compaction for vlsi built-in self-test	1998	-5.818741054554678	10.75588884694718	2172633
2173855	EDA	systematic offset detection and evaluation using hierarchical graph-based sizing and biasing	2007	-6.4756199588043675	11.017790179249237	2173882
2174400	EDA	logic transformations by multiple wire network addition	2008	-5.898547817850658	10.637044021789434	2174427
2174682	EDA	an optimal time expansion model based on combinational atpg for rt level circuits	1998	-5.640451753041037	10.713114529124775	2174709
2174969	EDA	the normal form of reversible circuits consisting of cnot and not gates	2005	-6.911854347086687	10.133826674697238	2174996
2175110	EDA	nova: state assignment of finite state machines for optimal two-level logic implementation	1990	-6.159158847565874	10.16914342892565	2175137
2175546	EDA	verification of arithmetic datapaths using polynomial function models and congruence solving	2008	-6.416584325411767	9.963328185767617	2175573
2175801	EDA	fault coverage and test length estimation for random pattern testing	1995	-6.012813963301404	10.368012419995363	2175828
2176099	EDA	a cost-effective scan architecture for scan testing with non-scan test power and test application cost	2003	-5.682877803429638	11.270634010756915	2176126
2176219	Vision	a self-testing nonincreasing order checker	1997	-6.180393439444853	10.4830347227109	2176246
2176630	Embedded	delay fault testing of iterative arithmetic arrays	1992	-5.649754701115309	10.571398951046813	2176657
2177226	Theory	multipliers and dividers: insights on arithmetic circuits verification (extended abstract)	1995	-6.168002647624638	9.89877731889673	2177253
2177705	EDA	using reiterative lfsr based x-masking to increase output compression in presence of unknowns	2008	-5.6659536338603775	11.067134030502208	2177732
2178658	EDA	shrinking wide compressors [bist]	1995	-5.6494453465895935	11.237236064749618	2178685
2178982	EDA	equivalence test and ordering transformation for parity-obdds of different variable ordering	1998	-6.817766099881058	9.666167971501132	2179009
2179047	EDA	generating a family of testable designs using the bilbo methodology	1993	-5.349352834797257	10.263036825202931	2179074
2179698	EDA	totally undecomposable functions: applications to efficient multiple-valued decompositions	1999	-6.716761013279022	10.123128332430555	2179725
2180329	EDA	a design method for look-up table type fpga by pseudo-kronecker expansion	1994	-6.2506271832232185	10.712095554497196	2180356
2180715	EDA	efficient test compaction for pseudo-random testing	2005	-5.8664506306876865	10.65661043195561	2180742
2181816	EDA	a robust constraint solving framework for multiple constraint sets in constrained random verification	2013	-5.764991981742178	10.382369854795275	2181843
2183456	EDA	an efficient algorithm for generating complete test sets for combinational logic circuits	1971	-5.646290061559122	10.473738644783307	2183483
2183471	AI	test vector chains for increased resolution and reduced storage of diagnostic tests	2012	-5.504713642796042	10.794925727714428	2183498
2184219	EDA	resolution of diagnosis based on transition faults	2012	-5.415896028145415	11.080859430292163	2184246
2184787	EDA	the synthesis of redundant threshold- logic elements	1970	-7.015642244351612	9.936475617077607	2184814
2186400	EDA	a polynomial-time heuristic approach to approximate a solution to the false path problem	1993	-5.742096439323782	10.192868621751344	2186427
2186476	EDA	threshold logic: a simplified synthesis by a recursive method	1969	-7.074821947909374	9.880971982944573	2186503
2186725	EDA	test data compression using efficient bitmask and dictionary selection methods	2010	-5.893270179207803	11.276117792207756	2186752
2187287	EDA	fault group pattern matching with efficient early termination for high-speed redundancy analysis	2018	-5.499007303368154	10.797669483166622	2187314
2187482	EDA	on a general synthesis algorithm of logical circuits using a restricted inventory of integrated circuits	1968	-6.412461240323231	9.945221064409576	2187509
2188363	EDA	toward architecture-based test-vector generation for timing verification of fast parallel multipliers	2006	-5.532962687984941	11.130288817200872	2188390
2188612	Embedded	a synthesis technique for binary input-binary output synchronous sequential moore machines	1968	-6.609106663404042	9.828850413707103	2188639
2189490	EDA	an efficient design of embedded memories and their testability analysis using markov chains	1992	-5.452602336374611	11.268279659630199	2189517
2189501	EDA	coefficient-based test of parametric faults in analog circuits	2006	-5.308319359313677	10.680828696200507	2189528
2190758	EDA	identification of symmetry, redundancy and equivalence of boolean functions	1967	-6.967659806732531	9.713946734588596	2190785
2191504	EDA	on variable ordering of binary decision diagrams for the application of multi-level logic synthesis	1991	-6.2953043274005545	10.164463499626141	2191531
2191677	EDA	n-pass n-detection fault simulation and its applications	2002	-5.319977793044643	10.652789557870467	2191704
2191743	EDA	a new algorithm for layout of dark field alternating phase shifting masks	2005	-7.193429631758401	11.150838495450095	2191770
2192558	EDA	improved nonenumerative path-delay fault-coverage estimation based on optimal polynomial-time algorithms	1997	-6.851982671418276	10.567899647630496	2192585
2193633	EDA	reversible and quantum circuit optimization: a functional approach	2012	-6.8144371712253164	10.180203125022523	2193660
2193872	Theory	register allocation with simultaneous bist intrusio	1998	-6.211259874486951	11.234640051294804	2193899
2194226	Theory	asynchronous speed-independent arbiter in a form of a hardware control module	1976	-5.895937837001294	10.169377243818175	2194253
2194272	Embedded	a probabilistic approach of designing more reliable logic gates with asymmetric input faults	1975	-5.463270041178289	10.799485266327084	2194299
2194379	EDA	star-atpg: a high speed test pattern generator for large scan designs	1999	-5.366616870488919	10.594806744185606	2194406
2194455	EDA	design entropy concept: a measurement for complexity	2011	-5.952974074763023	9.874676777028343	2194482
2194802	Logic	built-in generation of multi-cycle broadside tests	2012	-5.7178524073863946	10.912462800044331	2194829
2194898	EDA	a new retiming algorithm for circuit design	1994	-6.617138392703523	10.301321050857744	2194925
2194915	Arch	accumulator-based pseudo-exhaustive two-pattern generation	2007	-6.103054114480363	11.23774934635088	2194942
2195114	Logic	mod-p decision diagrams: a data structure for multiple-valued functions	1999	-6.190664558421293	9.626587488933065	2195141
2195243	AI	multistage interconnection network reliability	1989	-5.762886297689202	11.037318814363552	2195270
2195331	EDA	vlsi design parsing (preliminary version)	1992	-5.417986963698696	9.885235261290259	2195358
2195463	EDA	testing self-timed circuits using partial scan	1995	-5.569387136173006	11.001337368532267	2195490
2195693	EDA	statistical diagnosis for intermittent scan chain hold-time fault	2003	-5.361501810631203	10.845575353860836	2195720
2195957	Theory	on solving covering problems	1996	-7.0893036805207545	10.28028556778122	2195984
2197299	EDA	an evolutionary approach to timing driven fpga placement	2000	-5.488460668659427	9.683787044895643	2197326
2197353	EDA	feedback-testing by using multiple input signature registers	1990	-5.627161181818935	11.157918338586018	2197380
2198879	EDA	generalized optimum path search	1995	-5.665055389503581	10.0137669545965	2198906
2198922	EDA	an examination of the ncv-|u1 > quantum library based on minimal circuits	2015	-5.649343579053007	9.977277379792698	2198949
2199324	Logic	k*bmds: a new data structure for verification	1996	-6.6107667147640745	9.90662860097648	2199351
2200223	EDA	teg: a new post-layout optimization method	2002	-6.8696181970002375	11.259426363619014	2200250
2201060	AI	reed-muller function optimization techniques with onset table	2011	-6.595493795101563	10.15792169104975	2201087
2201220	Theory	application of karnaugh maps to maitra cascades	1968	-7.162245697292763	9.850150841630137	2201247
2201323	EDA	test pattern generation in presence of unknown values based on restricted symbolic logic	2014	-5.559326451801205	10.329884162454695	2201350
2202044	EDA	permissible observability relations in fsm networks	1994	-5.736342912827997	9.898329039654648	2202071
2203618	EDA	a framework for satisfying input and output encoding constraints	1991	-6.417184720457255	9.857446310648696	2203645
2203738	Embedded	decompositions of logical functions using majority decision elements	1964	-6.49582252334833	9.939526677503396	2203765
2203981	EDA	optimal latch mapping and retiming within a tree	1994	-6.6438572209125795	11.28287783591041	2204008
2205465	EDA	bist design for detecting multiple stuck-open faults in cmos circuits using transition count	2002	-5.680366650693593	10.981593164868126	2205492
2205726	EDA	evolutionary optimization in code-based test compression	2005	-5.665907415278486	10.392574190610203	2205753
2206149	EDA	synthesis of reversible circuits for testing with universal test set and c-testability of reversible iterative logic arrays	2005	-6.760024791192653	10.34646864989806	2206176
2206733	EDA	design of asynchronous unit delays	1970	-6.583591089538876	10.175517907358515	2206760
2207137	EDA	an fsm reengineering approach to sequential circuit synthesis by state splitting	2008	-5.850300009836613	10.806484146234169	2207164
2207584	EDA	pareto-front computation and automatic sizing of cpplls	2007	-5.874148513651433	10.16801416525345	2207611
2208087	Arch	detailed-routability of fpgas with extremal switch-block structures	1996	-7.182491153465688	10.754273229171051	2208114
2208098	Comp.	variable-length distinguishing sequences and their application to the design of fault-detection experiments	1968	-6.597965503136464	9.749204746014604	2208125
2208300	EDA	false-path removal using delay fault simulation	1998	-5.548385518372776	10.70556860582201	2208327
2208389	EDA	an optimization technique for the design of multiple valued pla's	1994	-6.617019081096282	10.420220200952818	2208416
2208424	EDA	algebraic and combinatorial algorithms for translinear network synthesis	2008	-5.8449158917089985	9.897422659665592	2208451
2208481	EDA	non-disjoint decomposition of boolean functions and its application in fpga-oriented technology mapping	1997	-6.468942554932751	10.43447694156245	2208508
2208632	EDA	design-for-testability for multi-cycle broadside tests by holding of state variables	2014	-5.5765271559644205	10.846765403048881	2208659
2209815	EDA	register-transfer level fault modeling and test evaluation techniques for vlsi circuits	2000	-5.429414961736753	10.730291279000989	2209842
2209917	EDA	a heuristic for linear nearest neighbor realization of quantum circuits by swap gate insertion using $n$-gate lookahead	2016	-6.645284798130626	10.451810932968808	2209944
2210506	Robotics	waveform polynomial manipulation using bdds	1996	-5.440741258697484	10.382202581725682	2210533
2210594	EDA	an efficient iterative improvement technique for vlsi circuit partitioning using hybrid bucket structures	1999	-6.456848703295269	10.612184648332834	2210621
2211131	EDA	bds: a bdd-based logic optimization system	2002	-6.3400038184503655	10.010470675490202	2211158
2211627	EDA	performance driven technology mapper for fpgas with complex logic block structures	1995	-6.0026644461206295	11.058514356330063	2211654
2211837	EDA	diagnosis methods for gate delay faults with various amounts of delays	2016	-5.315245044697148	11.269091307829239	2211864
2212140	EDA	applying hopfield network to find the minimum cost coverage of a boolean function	1991	-6.911274976619893	9.798964589877896	2212167
2212262	NLP	 n-gram-based text compression	2016	-7.0107753104308275	10.459306277531024	2212289
2213257	EDA	on clustering of undetectable single stuck-at faults and test quality in full-scan circuits	2010	-5.527153365864844	10.685801001629097	2213284
2213706	EDA	dynamite: an efficient automatic test pattern generation system for path delay faults	1991	-5.361766254752738	10.472326059529335	2213733
2214771	Theory	embedded self-testing checkers for low-cost arithmetic codes	1998	-6.200438561189481	10.96470474996841	2214798
2215111	Embedded	an efficient tsc 1-out-of-3 code checker	1990	-5.394466274826633	10.492506395084328	2215138
2215196	EDA	a new topology oriented method for symbolic analysis of electronic circuits	2010	-5.6166556845348845	10.09756187700713	2215223
2215294	Logic	on the reconfiguration of memory arrays containing clustered faults	1991	-7.207526088482164	11.110341570241593	2215321
2216467	EDA	optimal circuits for parallel multipliers	1998	-7.014363040782815	10.98354930244463	2216494
2216519	EDA	scan-based bist fault diagnosis	1999	-5.491297069295854	10.908612635662761	2216546
2217048	EDA	on selection of state variables for delay test of identical functional units	2010	-5.661616564277077	10.777594105849683	2217075
2219217	EDA	a scheduling method in high-level synthesis for acyclic partial scan design	2002	-6.140044150666468	11.087973017223826	2219244
2219306	EDA	enhancing a layout-aware synthesis methodology for analog ics by embedding statistical knowledge into the evolutionary optimization kernel	2013	-5.893293813139358	9.987546356396237	2219333
2220591	HCI	a fast access algorithm for cellular dynamic memories	1975	-6.605330865658269	9.772512853288706	2220618
2220645	EDA	improved fault diagnosis for reversible circuits	2011	-6.00457054978987	10.517526365567946	2220672
2220840	EDA	proptest: a property-based test generator for synchronous sequential circuits	2003	-5.544298306336897	10.404017440131913	2220867
2220846	EDA	3-weight pseudo-random test generation based on a deterministic test set	1992	-5.791338185963332	10.575302421519137	2220873
2221122	EDA	on synchronizing sequences and test sequence partitioning	1998	-5.618227857079182	10.542118449362869	2221149
2221594	EDA	reorganizing circuits to aid testability	1991	-5.466490353923243	10.413791994042436	2221621
2222611	PL	decision diagram optimization using copy properties	2002	-7.093770003654723	9.985610051283183	2222638
2222884	EDA	graph representation of logic functions to design two-level mos networks	1992	-6.986739997814972	10.073830667481824	2222911
2223460	EDA	digital circuit design through simulated evolution (sime)	2003	-5.382817332426707	9.95185380493857	2223487
2223565	EDA	the design of totally self-checking tmr fault-tolerant systems	1988	-5.304544994277278	10.922503232753836	2223592
2224596	EDA	test time minimization for hybrid bist of core-based systems	2003	-6.0730757118327325	10.790739045864443	2224623
2224875	EDA	an adaptive bist design for detecting multiple stuck-open faults in a cmos complex cell	2008	-5.851137017187603	10.758675618784352	2224902
2225111	EDA	test set generation with a large number of unspecified bits using static and dynamic techniques	2010	-5.7931490318538055	10.488608707164953	2225138
2225196	EDA	mix: a test generation system for synchronous sequential circuits	1998	-5.370926131532654	10.346916356248213	2225223
2225482	EDA	a verification algorithm for logic circuits with internal variables	1995	-5.537575952197302	10.053150975873114	2225509
2225504	EDA	a computer-oriented factoring algorithm for nor logic design	1965	-6.3559938836447145	10.421726915631107	2225531
2227207	EDA	identification of gates for covering all critical paths	2004	-6.041642965043953	10.75957336170614	2227234
2227646	EDA	improved algorithms for constructive multi-phase test point insertion for scan based bist	2002	-5.449325055717913	10.907020739021444	2227673
2227839	EDA	probabilistic sensitization analysis for variation-aware path delay fault test evaluation	2017	-5.676929726373498	10.902493274749306	2227866
2227910	EDA	optimal cmos cell transistor placement: a relaxation approach	1988	-6.251536861443262	11.102614134339108	2227937
2229146	EDA	optimum and suboptimum algorithms for input encoding and its relationship to logic minimization	1991	-6.750578366449326	10.013121813498296	2229173
2229511	Theory	multiple-output optimization with mosaics of boolean functions	1975	-6.905962570219537	9.678621789512762	2229538
2230446	EDA	improving output compaction efficiency with high observability scan chains	2014	-5.677371855564553	10.98067181851909	2230473
2230973	EDA	multiple-valued decomposition of generalized boolean functions and the complexity of programmable logic arrays	1981	-7.046314176281103	10.37250700520982	2231000
2232232	EDA	heuristics to compute variable orderings for efficient manipulation of ordered binary decision diagrams	1991	-6.02041259157633	9.890167158433828	2232259
2232777	EDA	multiple test set generation method for lfsr-based bist	2003	-5.788527985517014	10.752506391417906	2232804
2234377	EDA	identification of primitive faults in combinational and sequentialcircuits	2001	-5.609604497154354	10.465859630201402	2234404
2234506	EDA	sequential circuit testability enhancement using a nonscan approach	1995	-5.6431422755373735	11.24314801265883	2234533
2235725	EDA	r70-42 synthesis of linear sequential machines with unspecified outputs	1970	-7.175375764283882	9.41867352223657	2235752
2235785	EDA	efficient synthesis of quantum circuits implementing clifford group operations	2014	-6.635829431596523	10.241757435063633	2235812
2236829	EDA	a high-level synthesis approach to partial scan design based on acyclic structure	1999	-6.3351050923612675	11.059812290598876	2236856
2237651	EDA	on diagnosing path delay faults in an at-speed environment	2001	-5.3127605617308165	11.118314280683752	2237678
2238818	EDA	a scalable scan-path test point insertion technique to enhance delay fault coverage for standard scan designs	2003	-5.8474463655776905	11.1370553531309	2238845
2239171	EDA	low-complexity fault simulation under the multiple observation time testing approach	1995	-5.5158079183638	10.830412948782797	2239198
2239214	Logic	a design of lut-array-based pld and a synthesis approach based on sum of generalized complex terms expression	2001	-6.723961019313011	11.136751983537943	2239241
2239511	EDA	an efficient algorithm for local don't care sets calculation	1995	-5.818259954387126	10.23338933187472	2239538
2239986	EDA	reversible circuit synthesis using binary decision diagrams	2016	-6.654605477036477	10.452882232878958	2240013
2240109	EDA	multilevel-huffman test-data compression for ip cores with multiple scan chains	2008	-6.3974183396390005	11.19743916219662	2240136
2240651	EDA	pathfinder based on simulated annealing for solving placement and routing problem	2010	-6.793942893036088	10.091532992562877	2240678
2240701	EDA	linear programming techniques for the identification of place/transition nets	2008	-6.264576387290331	9.429454268410515	2240728
2241376	AI	a note on designing logical circuits using sat	2003	-6.250548549543487	9.87852654207618	2241403
2242118	EDA	easily tested three-level gate networks for t or more of n symmetric functions	1975	-6.2980742260488505	10.986045698925405	2242145
2242424	EDA	fsimac: a fault simulator for asynchronous sequential circuits	2000	-5.57320957207664	11.156030918133359	2242451
2243203	Embedded	minimal closed partitions for incompletely specified flow tables	1966	-6.660480661420047	9.78758295442308	2243230
2244044	EDA	logic simulation with current-limited switches	1990	-5.346140735963506	11.24401081702296	2244071
2244081	Arch	analyses of two run march tests with address decimation for bist procedure	2013	-5.389609768008121	11.20476812641138	2244108
2244162	EDA	estimating testing effectiveness of the circular self-test path technique	1992	-5.645911719178293	10.875041921193624	2244189
2244572	SE	random test generation with input cube avoidance	2009	-5.547890804069467	10.417679865872325	2244599
2244861	EDA	test pattern generation system for delay faults using a high speed simulation processor 'sp'	1992	-5.419297951881074	10.872729476363368	2244888
2245593	EDA	retiming, resynthesis, and partitioning for the pseudo-exhaustive testing of sequential circuits	1995	-6.1800944294013025	10.864534085190957	2245620
2246403	Theory	state assignment for realizing modular input-free sequential logical networks without invertors	1973	-6.384347601461037	9.619537409552182	2246430
2246576	EDA	a comprehensive approach to the partial scan problem using implicit state enumeration	1998	-5.665967275472252	10.509607639766843	2246603
2246691	Logic	the utlea: uniformization of non-uniform iteration spaces in three-level perfect nested loops using an evolutionary algorithm	2011	-6.786854947978602	9.742416729361203	2246718
2247036	Theory	qlib: quantum module library	2014	-7.0078616500312885	10.196580518291334	2247063
2247615	EDA	verilat: verification using logic augmentation and transformations	1996	-5.743254748389712	10.13191231667587	2247642
2247973	EDA	a new retiming-based technology mapping algorithm for lut-based fpgas	1998	-6.892521951340897	10.705650270918307	2248000
2249345	EDA	the datapath merging problem in reconfigurable systems: complexity, dual bounds and heuristic evaluation	2005	-6.857627374882293	10.644850037760074	2249372
2249995	Arch	single-reference multiple intermediate signature (sremis) analysis for bist	1995	-5.535228387813087	11.059874368915002	2250022
2250134	AI	knowledge discovery from decision tables by the use of multiple-valued logic	2003	-7.206496086064571	9.957128472607694	2250161
2250272	EDA	path-delay fault simulation for circuits with large numbers of paths for very large test sets	2003	-5.5116752960159525	10.469844077789487	2250299
2250386	Visualization	redundancy and don't cares in logic synthesis	1983	-5.509866950763072	10.493810916750794	2250413
2251692	Visualization	an approach to optimum tolerance adaptive threshold elements	1968	-6.994344041172544	9.748205443467018	2251719
2251861	Crypto	concept of level-controlled r-s fuzzy memory circuit.	2005	-7.027708137826992	10.095204464596485	2251888
2251983	AI	fault diagnosis in reversible circuits under missing-gate fault model	2011	-5.857530904174327	10.485802337965122	2252010
2253005	Logic	optimization problems on concurrent testing solved by neural networks	1991	-6.519147201170956	9.986756279496657	2253032
2253511	EDA	novel test pattern generators for pseudoexhaustive testing	2000	-5.671699513661438	10.447305580373435	2253538
2253807	Crypto	tree-structured linear cellular automata and their applications as prpgs	1997	-5.654278742341777	10.262476735975321	2253834
2253860	EDA	gpcad: a tool for cmos op-amp synthesis	1998	-6.521078113535131	10.618700036747454	2253887
2255655	Logic	vhdl framework for modeling fuzzy automata	2012	-6.706504855575405	9.475443762878484	2255682
2256009	EDA	cell library for automatic synthesis of analog error control decoders	2002	-6.318492718857768	10.993446849944801	2256036
2256787	EDA	a new maximal diagnosis algorithm for bus-structured systems	2003	-5.360220621190281	11.015125990922034	2256814
2257806	EDA	design of one-vector testable binary systems based on ternary logic	1996	-6.39505048808409	10.462520292440614	2257833
2257874	EDA	a note on the number of internal variable assignments for sequential switching circuits	1959	-6.8146298390135005	9.924748023045966	2257901
2258718	Theory	bounds on the sizes of irredundant test sets and sequences for combinational logic networks	1991	-5.865862977993928	10.510606585368716	2258745
2259155	EDA	xid: don't care identification of test patterns for combinational circuits	2004	-5.634763578303112	10.595034637452962	2259182
2259917	DB	loop-free structure of sequential machines	1962	-7.050807453158125	9.429938362856717	2259944
2260708	EDA	functional decomposition - the value and implication for both neural networks and digital designing	2006	-5.767947063695141	10.439046884977014	2260735
2262050	Robotics	design of p-valued deutsch quantum gates with multiple control signals and mixed polarity	2016	-7.1731913843061745	9.77993111722002	2262077
2262198	SE	embedded test for highly accurate defect localization	2011	-5.36121421965496	11.06149649600197	2262225
2262234	EDA	a mixed mode bist scheme based on reseeding of folding counters	2000	-6.051256053514894	10.71463540629795	2262261
2262861	EDA	on random testing of sequential digital logic with a high confidence measure (abstract)	1986	-5.799827027498507	10.582586923497011	2262888
2263429	EDA	diagnosis of single gate delay faults in combinational circuits using delay fault simulation	1998	-5.379392679817778	10.812719324587887	2263456
2263699	EDA	enhancing test compression with dependency analysis for multiple expansion ratios	2017	-5.869847675582519	11.101230049924538	2263726
2263971	Arch	fpga switch block layout and evaluation	2002	-6.8783197705148735	11.205194035123654	2263998
2264622	EDA	analysis of hamming count compaction scheme	1991	-5.827725777725232	10.884813713353665	2264649
2264769	EDA	page: parallel agile genetic exploration towards utmost performance for analog circuit design	2013	-5.334307479602741	9.62947558118726	2264796
2264895	EDA	speeding up the byzantine fault diagnosis using symbolic simulation	2002	-5.360356669735403	10.350156241235274	2264922
2265532	EDA	a systematic generation of initial register-reuse chains for dependence minimization	2001	-5.358925179351937	10.60923224899927	2265559
2265693	Logic	tabu search: implementation & complexity analysis for netlist partitioning.	2003	-5.510047047425712	9.881259826409153	2265720
2265769	EDA	x-block: an efficient lfsr reseeding-based method to block unknowns for temporal compactors	2008	-5.836889999224251	10.982262077215132	2265796
2266269	Embedded	generation of new power processing structures exploiting genetic programming	2017	-5.482845389999034	9.616010743339599	2266296
2266338	EDA	input assignment algorithm for decoded-plas with multi-input decoders	1988	-6.63489677847178	10.706035972455087	2266365
2266421	EDA	efficient sat-based boolean matching for fpga technology mapping	2006	-6.2318213038358765	10.432871311895592	2266448
2266730	Logic	current-mode cmos multiple-valued logic function realization using a direct cover algorithm	1995	-7.080240460298231	10.993016354020453	2266757
2266958	EDA	improving linear test data compression	2006	-6.370493855416994	10.672508363708909	2266985
2267065	EDA	a novel state encoding algorithm for low power implementation	2005	-6.349523624657443	11.271592929178734	2267092
2267138	EDA	dynamic test compaction for a random test generation procedure with input cube avoidance	2009	-5.477723533824763	10.51632100692691	2267165
2267990	Visualization	on multivalued multithreshold networks composed of conventional threshold elements	1977	-7.038723418200606	9.957226333542039	2268017
2268242	EDA	an efficient two-level partitioning algorithm for vlsi circuits	1999	-7.2287258406326975	10.860909980182953	2268269
2268727	Theory	on-line error detecting constant delay adder	2003	-5.857875290587819	11.258126736684792	2268754
2269376	EDA	reversible circuit optimization via leaving the boolean domain	2011	-7.052178523923912	10.168086611874713	2269403
2269711	EDA	cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits	1993	-5.768112104083254	10.527914363499836	2269738
2271083	Robotics	a sampling technique for diagnostic fault simulation	1996	-5.3346693110677785	10.057951364428297	2271110
2271351	EDA	testable combinational circuit design based on zdd-implementation of isop boolean function	2010	-6.271679288186954	10.465219010507091	2271378
2272148	EDA	a test pattern ordering algorithm for diagnosis with truncated fail data	2006	-5.465798094755229	10.498057080086376	2272175
2272211	AI	on scan chain diagnosis for intermittent faults	2009	-5.2977733499356585	11.266536492304116	2272238
2272582	Arch	deterministic path delay measurement using short cycle test pattern	2017	-5.764290541892122	11.069475950975773	2272609
2273515	EDA	on broad-side delay test	1994	-5.6028387717612835	10.898305228208756	2273542
2273526	EDA	a semi-canonical form for sequential aigs	2013	-6.3186576594743	10.45454521759216	2273553
2274226	Theory	fast and efficient totally self-checking checkers for m-out-of-(2m ±1) codes	1983	-6.156055336133112	10.648713308556953	2274253
2274432	EDA	automatic synthesis of gate-level speed-independent control circuits from signal transition graphs	1995	-5.358265051471678	10.361048804147547	2274459
2275803	EDA	automatic optimization of robust analog cmos ics: an interactive genetic algorithm driven by human knowledge	2018	-5.328777277003218	9.670320617716822	2275830
2277115	EDA	an efficient deterministic test pattern generator for scan-based bist environment	2002	-5.890590927070714	11.008605302448276	2277142
2277529	EDA	efficient test generation for transient testing of analog circuits using partial numerical simulation	1999	-5.661561679636308	10.690448144124254	2277556
2278545	EDA	current-operated diode logic gates	1960	-7.163899581652144	10.38598352142207	2278572
2278647	EDA	random pattern testing for sequential circuits revisited	1996	-5.791078780907996	10.665058410966607	2278674
2279126	ML	optimal opamp sizing based on a fuzzy-genetic kernel	2011	-5.683769913979657	9.754212709859683	2279153
2279202	EDA	threshold gate building blocks	1969	-6.545748014563808	11.169368207400515	2279229
2279730	EDA	an efficient algorithm to synthesize quantum circuits and optimization	2014	-6.810977504837892	10.315979195831897	2279757
2279879	EDA	on properties of algebraic transformations and the synthesis of multifault-irredundant circuits	1992	-5.895886920127273	10.261177091598409	2279906
2281170	EDA	autoscan: a scan design without external scan inputs or outputs	2005	-5.5827228208787565	10.846185189452708	2281197
2281578	EDA	diagnosis of faulty units in regular graphs under the pmc model	2009	-6.1345141155529115	9.868269928545839	2281605
2282487	EDA	test resource partitioning based on efficient response compaction for test time and teste	2003	-5.935661320684607	11.178424718959171	2282514
2282806	EDA	improving circuit mapping performance through mig-based synthesis for carry chains	2017	-6.542132669263957	11.135904168247569	2282833
2283070	EDA	a delay model for logic synthesis of continuously-sized networks	1995	-6.891157234303384	10.2315339385789	2283097
2283328	EDA	a power efficient bist tpg method on don't care bit based 2-d adjusting and hamming distance based 2-d reordering	2015	-5.841130353803363	11.18531397061178	2283355
2283666	EDA	parallel order atpg for test compaction	2018	-5.571690243282528	10.888819992033556	2283693
2283788	EDA	an experiment on nonlinear synthesis using evolutionary techniques based only on cmos transistors	2003	-5.4274445861798615	9.840832748558414	2283815
2284160	EDA	the complexity of fault detection in mos vlsi circuits	1990	-6.146093414040357	10.504620118875476	2284187
2284350	EDA	improving the testability and reliability of sequential circuits with invariant logic	2010	-5.494089604215693	11.02465579064425	2284377
2285226	EDA	stability of the 4-2 binary addition circuit cells. part i	2008	-7.047400051157847	10.18848015017932	2285253
2285742	Logic	equivalence checking using abstract bdds	1997	-5.8224786587842825	10.069461944793185	2285769
2286762	EDA	accumulator compression testing	1986	-6.079191885596192	10.351429429044027	2286789
2287380	EDA	overview of an arithmetic design system	1981	-6.8190508038326385	9.891228525378596	2287407
2287737	Visualization	reduction of test data volume and improvement of diagnosability using hybrid compression	2010	-5.4182645842057005	10.93301781398956	2287764
2288280	EDA	differential evolution with group crossover for automatic synthesis of analog circuit	2013	-5.3549875349629845	9.55163694474104	2288307
2288333	EDA	an efficient algorithm for bipartite pla folding	1993	-6.669321603691267	10.832165261896703	2288360
2288574	Embedded	on the detection of path delay faults by functional broadside tests	2012	-5.58450090197553	10.76556320147838	2288601
2289243	EDA	test data compression technique using selective don't-care identification	2004	-5.872871430713192	10.971244256047962	2289270
2289254	EDA	sop based logic synthesis for memristive imply stateful logic	2015	-6.994424251728621	10.371583082194821	2289281
2289476	Logic	optimal input-output variable assignments for multivariable systems	1991	-7.1156941415682615	9.969999698949039	2289503
2289515	Robotics	on optimization of coefficient-sensitivity and state-structure for two dimensional (2-d) digital systems	2008	-5.744675889388227	10.19349944684564	2289542
2289611	Logic	ta-psv - timing analysis for partially specified vectors	2002	-5.5713777408685825	10.494063966444307	2289638
2291801	EDA	a fully automatic hierarchical compactor	1985	-6.853967336566608	11.074683984515904	2291828
2292040	EDA	board-level multiterminal net assignment for the partial cross-bar architecture	2003	-6.202207584063902	10.3688619853527	2292067
2293384	Arch	fully testable pla design with minimal extra input	1990	-6.085158191336973	10.610172184514779	2293411
2293827	HPC	easily testable iterative logic arrays	1990	-6.526544865442999	10.46011054230464	2293854
2293980	EDA	a high-level simulation and synthesis environment for /spl delta//spl sigma/ modulators	2003	-5.7588224945579025	9.912650303129043	2294007
2294356	EDA	bounds on fsm switching activity	2008	-6.321095311038352	10.696745044580998	2294383
2294416	EDA	bist with negligible aliasing through random cover circuits	1995	-5.7593553805538615	10.774318383405463	2294443
2294914	Embedded	asynchronous state assignments with unateness properties and fault-secure design	1978	-6.519461099658159	9.923894309306913	2294941
2295649	ML	a note on contact networks for switching functions of four variables	1958	-7.1830446178174165	9.653222025185027	2295676
2295831	EDA	neighborhood pattern-sensitive fault testing and diagnostics for random-access memories	2002	-5.540179226841782	11.023250732168114	2295858
2296156	EDA	failing vector identification based on overlapping intervals of test vectors in a scan-bist environment	2003	-5.695513665912785	10.495982730943412	2296183
2296345	Arch	locating bridging faults in memory arrays	1991	-5.6120590245277855	11.138118901435645	2296372
2297603	EDA	a hybrid approach for the sensitivity analysis of integrated inductors	2016	-6.3239935281669295	10.010233078326172	2297630
2297679	Logic	placement of vlsi fragments based on a multilayered approach	2016	-6.972568265514357	10.493213214999493	2297706
2298098	Embedded	the construction of optimal deterministic partitionings in scan-based bist fault diagnosis: mathematical foundations and cost-effective implementations	2005	-5.426491352777796	10.556632719831637	2298125
2298239	EDA	generating small test sets for test compression/decompression scheme using statistical coding	2002	-5.968856670943702	11.063892861747236	2298266
2298419	EDA	linear sifting of decision diagrams and its application insynthesis	2000	-6.729884541442416	9.903895285560141	2298446
2298484	EDA	synthesis of all-digital delay lines	2017	-6.397575906085664	11.172535264887369	2298511
2299042	HCI	cascaded switching networks of two-input flexible cells	1962	-7.147260255228346	9.925354639153557	2299069
2299134	EDA	a modified simulated annealing algorithm and an excessive area model for floorplanning using fixed-outline constraints	2016	-7.2015144595444704	11.210512979909813	2299161
2299663	NLP	generation of search state equivalence for automatic test pattern generation	1995	-5.510025473463868	9.99297910254405	2299690
2299929	EDA	a graph representation for programmable logic arrays to facilitate testing and logic design	1998	-6.075802444950483	10.679182828604036	2299956
2300007	EDA	layout-dependent effects aware gm/id-based many-objective sizing optimization for analog integrated circuits	2018	-5.949874529080438	9.962565733545844	2300034
2300104	EDA	initial sizing of analog integrated circuits by centering within topology-given implicit specification	2003	-6.2731234277081445	10.56181634817761	2300131
2300933	EDA	test set embedding into hardware generated sequences using an embedding algorithm	2015	-5.646556611862751	10.80711720517425	2300960
2301202	EDA	simultaneous depth and area minimization in lut-based fpga mapping	1995	-7.144251906386073	11.06961295983274	2301229
2301430	EDA	coverage of delay faults: when 13% and 99% mean the same	1994	-5.527268907058397	10.806357542906351	2301457
2301842	SE	synchronizing sequences and symbolic traversal techniques in test generation	1993	-5.597036762734102	10.566806718224138	2301869
2301848	SE	gradual diagnostic test generation based on the structural distance between indistinguished fault pairs	2010	-5.428207781956806	10.544248088456989	2301875
2302117	EDA	efficient building blocks for delay insensitive circuits	1994	-6.3205127580380855	10.15574479740799	2302144
2303204	EDA	testable combinational circuit design based on free zdd-implementation of irredundant sopof boolean function	2013	-6.284136346219334	10.46475188214729	2303231
2303413	EDA	fire: a fault-independent combinational redundancy identification algorithm	1996	-5.485545639615773	10.399208181759082	2303440
2303691	EDA	corolla based circuit partitioning and resynthesis	1990	-6.477117909226687	11.068298154342857	2303718
2303864	EDA	optimal detection of bridge faults and stuck-at faults in two-level logic	1978	-5.427269496571605	11.200154261886182	2303891
2304148	AI	diagnosing tree-decomposable circuits	1995	-5.795381439762227	9.835857673232637	2304175
2304903	EDA	hardware reduction for matrix circuit of control moore automaton	2011	-6.232234340637117	10.10176911024269	2304930
2305975	SE	safety computations in integrated circuits	1996	-6.696573211484363	10.109225579839778	2306002
2306042	EDA	new three-level boolean expression based on exor gates	2004	-6.756721592766628	10.504485733814409	2306069
2306769	EDA	search space reduction for low-power test generation	2013	-5.598733614671434	10.873922407356305	2306796
2306848	EDA	circuit design optimisation using a modified genetic algorithm and device layout motifs	2014	-5.497075792166191	9.67841267909359	2306875
2307230	Logic	controllable self-checking checkers for conditional concurrent checking	1994	-5.470093506707534	10.367789349094867	2307257
2307892	DB	transformation of bdd into heterogeneous mdd with minimal cost	2009	-6.6722161272359255	9.951634634322373	2307919
2308078	EDA	on the number of dependent variables for incompletely specified multiple-valued functions	2000	-6.517832920495724	9.800864323232798	2308105
2309105	EDA	hybrid selector for high-x scan compression	2012	-5.618177211487779	11.076994923407204	2309132
2309133	EDA	delay optimization of combinational logic circuits by clustering and partial collapsing	1991	-6.5758145971873745	10.720386551458047	2309160
2310850	ECom	a design for (d, k) graphs	1966	-6.957051317704482	9.984950574587787	2310877
2311840	Robotics	sum codes with efficient detection of twofold errors for organization of concurrent error-detection systems of logical devices	2018	-5.646558972127821	10.544657853839405	2311867
2312054	SE	on hazard-free patterns for fine-delay fault testing	2004	-5.530448358244598	10.909420002205222	2312081
2312368	EDA	mongrel: hybrid techniques for standard cell placement	2000	-6.869269505949418	11.158782477217667	2312395
2312393	EDA	concurrent device/specification cause–effect monitoring for yield diagnosis using alternate diagnostic signatures	2012	-5.316355132316351	11.278396995207348	2312420
2313280	Vision	a structural matching for two-dimensional visual pattern inspection	1998	-7.005221563252972	10.356246967215792	2313307
2313347	EDA	optimization of quantum circuits for interaction distance in linear nearest neighbor architectures	2013	-6.916833158965059	10.314586456328565	2313374
2313377	Embedded	"""comments on """"an o(n^2.5) fault identification algorithm for diagnosable systems"""""""	1994	-7.2280904731658335	9.8918622028196	2313404
2313760	EDA	integrated particle swarm optimization (i-pso): an adaptive design space exploration framework for power-performance tradeoff in architectural synthesis	2014	-6.001882261278845	9.801289479818953	2313787
2315379	SE	on the use of functional test generation in diagnostic test generation for synchronous sequential circuits	2007	-5.3903070824806525	10.646699821308278	2315406
2316598	EDA	boolean function representation and spectral characterization using and/or graphs	2000	-5.725867584026817	10.069912324153076	2316625
2316896	Visualization	short-cut method of deriving nearly optimal arrays of nand trees	1979	-6.741513645748151	10.409641716885007	2316923
2317510	EDA	multiterminal net routing for partial crossbar-based multi-fpga systems	2003	-7.203885525822432	10.795085256697039	2317537
2318373	EDA	pseudo-exhaustive test and segmentation: formal definitions and extended fault coverage results	1989	-5.317232704762463	10.221071847285698	2318400
2319109	Arch	synthesis of static multiple input multiple output mite networks	2004	-6.694964618723838	10.494665228186708	2319136
2319315	EDA	statistical viability analysis for detecting false paths under delay variation	2013	-5.595856282115717	11.22727332548499	2319342
2320262	ML	computation of spectral information from logic netlists	2000	-5.915317121026024	10.07670055271752	2320289
2320355	EDA	espresso-hf: a heuristic hazard-free minimizer for two-level logic	1996	-6.95585958530542	10.431147705870586	2320382
2320928	Embedded	hierarchical compactor design for diagnosis in deterministic logic bist	2005	-5.3849639002209	11.284552601068714	2320955
2320934	EDA	concurrent analysis techniques for data path timing optimization	1996	-5.5609645407030595	10.240557667085753	2320961
2321024	EDA	efficient implementation of a bdd package	1990	-6.191399546943338	10.036937009043543	2321051
2321632	ML	channel width test data compression under a limited number of test inputs and outputs	2003	-5.9229619024608295	11.027054973068518	2321659
2321746	EDA	computing observability don't cares efficiently through polarization	1998	-5.519269648173722	10.248879207940547	2321773
2322061	SE	a test generation method for state-observable fsms to increase defect coverage under the test length constraint	2008	-5.369079265891178	10.977439697325392	2322088
2322114	Theory	an optimal allocation of carry-save-adders in arithmetic circuits	2001	-6.636639470646645	10.619432823369811	2322141
2322738	DB	some existence theorems for probabilistically diagnosable systems	1978	-5.4138695708260345	9.813095006533821	2322765
2322882	EDA	the avoidance and elimination of function hazards in asynchronous sequential circuits	1971	-5.423343119112762	10.227339487646324	2322909
2323035	Logic	a short note on improved logic circuits in a hexagonal minesweeper	2016	-6.670402883232438	10.432852288561048	2323062
2323374	EDA	spar: a schematic place and route system	1993	-6.7498038283910144	11.084024731599778	2323401
2324872	EDA	pipeline optimization for asynchronous circuits: complexity analysis and an efficient optimal algorithm	2000	-6.846145988276098	11.107312603094304	2324899
2324913	EDA	on theoretical upper bounds for routing estimation	2005	-6.573651036662952	10.862451941005173	2324940
2325204	EDA	vector replacement to improve static-test compaction forsynchronous sequential circuits	2001	-5.7252826200194065	10.723632362663345	2325231
2325359	EDA	on the minimal test set for single fault location	1993	-6.1359479851504455	10.217617708337539	2325386
2325667	AI	gpe: a new representation for vlsi floorplan problem	2002	-6.21431938593732	10.453534199355726	2325694
2326067	EDA	exact synthesis of esop forms	2018	-6.552075540862907	9.941781868262847	2326094
2328647	EDA	area minimization algorithm for parallel prefix adders under bitwise delay constraints	2007	-6.744039689619807	10.77855519442509	2328674
2329123	EDA	functional test generation based on unate function theory	1988	-5.795847160269179	10.147905027818478	2329150
2329151	EDA	output sufficient modules for uniform decomposition of synchronous sequential circuits	1972	-6.702747709316034	9.742086795642788	2329178
2329530	EDA	multiple-valued logic design using multiple-valued exor	1995	-6.98399974278146	10.164649391455985	2329557
2329561	Embedded	space compaction under generalized mergeability	1998	-5.768694561419336	10.531685497642087	2329588
2330045	EDA	retiming for the global optimization of synchronous sequential circuits	1994	-6.844433834550947	10.64393724734428	2330072
2330082	EDA	variable-order ant system for vlsi multiobjective floorplanning	2013	-6.077328444053402	9.578114150109123	2330109
2330877	EDA	an efficient method for computing exact path delay fault coverage	1995	-5.475118393797761	10.441225933829058	2330904
2330893	EDA	a hierarchical algorithm for one-dimensional gate assignment based on contraction of nets	1989	-6.523854239436727	9.984696769997859	2330920
2331550	EDA	rtl dft techniques to enhance defect coverage for functional test sequences	2009	-5.296565860720254	11.14385627389781	2331577
2331771	EDA	a performance driven generator for efficient testable conditional-sum-adders	1992	-6.388301434084322	10.438283305307364	2331798
2332198	EDA	orbdds direct mapping for structured logic circuits	2006	-6.2467972831645096	11.04444943146197	2332225
2332727	EDA	a design for testability scheme to reduce test application time in full scan	1992	-5.309802558335679	11.060166173444008	2332754
2333398	EDA	circuit level verification of a high-speed toggle	2007	-6.2923307824261006	11.133838768086543	2333425
2334650	EDA	user power-delay budget driven pso based design space exploration of optimal k-cycle transient fault secured datapath during high level synthesis	2015	-6.339903465044477	11.121916967541456	2334677
2334885	EDA	aliasing-free space and time compactions with limited overhead	2000	-5.745627069796415	10.974467412670233	2334912
2335010	EDA	an algebraic approach to test generation for sequential circuits	1991	-5.384997452153251	10.293307682923697	2335037
2335539	EDA	gradual diagnostic test generation and observation point insertion based on the structural distance between indistinguished fault pairs	2012	-5.421792334807006	10.544085641264774	2335566
2335975	EDA	an efficient automatic test generation system for path delay faults in combinational circuits	1995	-5.5887946025842306	10.645541851467794	2336002
2336074	EDA	search algorithm for fully tested elements in combinational circuits, controlled on the basis of berger codes	2017	-6.104302209540648	10.438517327009103	2336101
2337764	EDA	parasitic-aware gm/id-based many-objective analog/rf circuit sizing	2018	-5.7951163078029	9.897294274299083	2337791
2337776	EDA	on retiming for fpga logic module minimization	1994	-7.056616384981336	11.139450370101779	2337803
2338018	Embedded	single-output embedded checkers for systematic unordered codes	2004	-6.308200333136151	10.446697687404956	2338045
2338274	EDA	why is less information from logic simulation more useful in fault simulation	1990	-5.5060558403610536	10.565403643125817	2338301
2338726	Crypto	changing the gate order for optimal lnn conversion	2011	-7.169882203833611	10.340354429561273	2338753
2338783	PL	entropic bounds on fsm switching	1996	-6.636175844556501	10.422322734625943	2338810
2339155	EDA	progressive bridge identification	2003	-5.411473900391715	10.794136669929637	2339182
2339395	EDA	checking reversibility of boolean functions	2016	-6.505135989610527	10.245686841372958	2339422
2339492	EDA	defect level estimation of circuit testing using sequential statistical analysis	1993	-5.743672825533558	10.570100877499343	2339519
2340150	EDA	universal methodology to handle differential pairs during pin assignment	2008	-6.787137364398001	11.26336341940462	2340177
2340543	EDA	concurrent pseudo-exhaustive testing of combinational vlsi circuits	2004	-5.509998468791553	10.906448134435044	2340570
2340580	EDA	quality transition fault tests suitable for small delay defects	2005	-5.361374859450601	10.359860218648345	2340607
2340635	EDA	polylinear decomposition of synchronous sequential machines	1978	-6.776842681189708	9.532736058224927	2340662
2340822	EDA	fof: functionally observable fault and its atpg techniques	2013	-5.560301614381182	10.501338346395034	2340849
2341590	AI	doing two-level logic minimization 100 times faster	1995	-6.684720824101785	9.617719429821133	2341617
2342084	EDA	sequential test decompressors with fast variable wide spreading	2016	-5.8598542960173035	11.086580469425686	2342111
2342114	EDA	a deterministic approach to adjacency testing for delay faults	1989	-5.640346064615536	10.55464657882691	2342141
2342625	Logic	digital circuit implementation of a continuous-time inference network for the transitive closure problem	1993	-7.12805233551189	10.067803702708158	2342652
2342736	EDA	automatic design of low-power vlsi circuits: accurate and approximate multipliers	2015	-5.492248903964595	10.137809327728231	2342763
2343324	EDA	a linear decomposition for sequential machines	1970	-6.9455567575809	9.525195709803699	2343351
2343333	EDA	sequential logic optimization by redundancy addition and removal	1993	-5.708074843604653	10.783998012597813	2343360
2343358	Visualization	a cyclic algebra for the synthesis of ternary digital systems	1970	-6.399274861312602	9.941302805218994	2343385
2343450	EDA	logic synthesis using power-sensitive don't care sets	1996	-6.288449921851451	11.072493184636919	2343477
2343782	EDA	using stuck-at tests to form scan-based tests for transition faults in standard-scan circuits	2009	-5.564820137009884	10.769870218514917	2343809
2344177	EDA	a method for testability analysis and bist insertion at the rtl	1995	-5.513295051445224	10.85294822740432	2344204
2344438	Vision	fault detecting test sets for reed-muller canonic networks	1975	-6.182855545100483	10.452850556059827	2344465
2344674	EDA	synthesis algorithm of parallel index generation units	2014	-6.233174112349283	10.317100607119675	2344701
2344959	EDA	an efficient approach for hierarchical submodule extraction	2004	-5.546896537029808	10.444179486290494	2344986
2345842	EDA	a methodology for the design of sfs/scd circuits for a class of unordered codes	1991	-6.259767958777857	10.67399590340185	2345869
2345945	EDA	iteratively realized sequential circuits	1970	-5.7840691055276485	10.506096932141498	2345972
2347157	EDA	max-testable class of sequential circuits having combinational test generation complexity	2004	-5.843573502751858	10.314709022183518	2347184
2347174	EDA	regular expressions for linear sequential circuits	1965	-6.715867267029632	9.392927955527924	2347201
2347272	EDA	polynomial datapath optimization using constraint solving and formal modelling	2010	-5.407287854772343	10.146238745535118	2347299
2347391	EDA	cell mapping for nanohybrid circuit architecture using genetic algorithm	2012	-5.942975678376555	10.780827339574154	2347418
2347524	EDA	restructuring vlsi layout representations for efficiency	1991	-6.336679925263804	10.552237311014373	2347551
2347786	EDA	efficient test application for core-based systems using twisted-ring counters	2001	-5.525015213510296	11.244824933588932	2347813
2348333	EDA	improving test compression with multiple-polynomial lfsrs	2017	-6.015911848149703	10.965876871328977	2348360
2349243	EDA	synthesis of reversible logic	2004	-6.717003581749122	10.289749600726726	2349270
2349966	EDA	gate level fault diagnosis in scan-based bist	2002	-5.348549897519696	10.907724676343351	2349993
2350060	EDA	history-based dynamic bdd minimization	2001	-5.36358843107228	9.899629119114486	2350087
2351836	EDA	on path selection in combinational logic circuits	1988	-5.628164650894626	10.98372799471771	2351863
2351958	Arch	foundations of generalized reversible computing	2017	-7.10814613089833	9.542519064568571	2351985
2352678	EDA	minimum length synchronizing sequences of finite state machine	1993	-5.7399492722504135	9.990770948499042	2352705
2353330	EDA	analytical placement: a linear or a quadratic objective function?	1991	-7.20275899144902	11.168039509350374	2353357
2353461	Robotics	applications of fuzzy algebra to hazard detection in combinational switching circuits	1977	-5.574139790011257	9.776925608055246	2353488
2353551	EDA	comprehensive generation of hierarchical placement rules for analog integrated circuits	2011	-6.5805803248728	11.123822875113133	2353578
2354510	EDA	the canonical functional design based on the domination-relationship among data	2001	-6.6577850049279474	9.746112512086576	2354537
2354954	EDA	finite state machine synthesis for at-speed oscillation testability	2005	-5.5207093084695416	11.094540352490387	2354981
2357444	EDA	partial order based approach to synthesis of speed-independent circuits	1997	-5.5775575403487405	9.91146686727182	2357471
2358229	EDA	state assignment and logic optimization for finite state machines	2009	-6.245996590750995	10.379040327717238	2358256
2360493	EDA	redundant via insertion under timing constraints	2011	-5.856818178143767	10.997792391538113	2360520
2361023	EDA	on test generation for combinational circuits consisting of and and exor gates	1992	-6.299393615535959	10.414659517179695	2361050
2361156	EDA	reducing scan shifts using configurations of compatible and folding scan trees	2005	-5.719114036973018	11.213402812499629	2361183
2361478	EDA	on the behavior of substitution-based reversible circuit synthesis algorithms: investigation and improvement	2007	-5.457586566375523	9.767061289350536	2361505
2362489	PL	generalized algorithms for systematic synthesis of branch-and-combine clock networks for meshes, tori, and hypercubes	1995	-6.103856700971898	10.415306442432078	2362516
2362583	Logic	fast and efficient construction of bdds by reordering based synthesis	1997	-5.375698577136476	10.281528678624001	2362610
2362793	SE	test compaction for synchronous sequential circuits by test sequence recycling	1998	-5.599032364011254	10.535893436243132	2362820
2363106	EDA	gemini-a logic system for fault diagnosis based on set functions	1988	-5.371921457769312	10.033791398674603	2363133
2363165	EDA	handling wrong mapping: a new direction towards better diagnosis with low pin convolution compressors	2016	-5.30362645545382	10.987207925333799	2363192
2363351	EDA	a timing-driven synthesis of arithmetic circuits using carry-save-adders (short paper)	2000	-6.238562644240383	10.424564687578462	2363378
2363486	Embedded	when to use random testing	1978	-5.518430867324348	10.389121174491958	2363513
2363822	EDA	checkpoints in irredundant two-level combinational circuits	1991	-5.322605447783772	10.864849430934115	2363849
2364088	SE	stuck-at-fault testing for quasi-delay-insensitive logic circuits	1998	-5.655402096233457	10.689389336928887	2364115
2364507	EDA	a partitioning-based logic optimization method for large scale circuits with boolean matrix	1995	-6.633190187722536	10.494507490068756	2364534
2364594	EDA	performance of signature analysis: a survey of bounds, exact, and heuristic algorithms	1992	-5.538176511489584	10.483991502909452	2364621
2364812	EDA	decomposition of multi-output functions for cplds	2005	-6.688757463839879	10.36685801089628	2364839
2364936	EDA	multi-objective optimization tool for a free structure analog circuits design using genetic algorithms and incorporating parasitics	2007	-5.885355875003746	9.748731196229397	2364963
2365089	EDA	a test-application-count based learning technique for test time reduction	2015	-5.601488774294137	10.857946133028829	2365116
2365533	EDA	reducing test-data volume using random-testable and periodic-testable scan chains in circuits with multiple scan chains	2003	-5.550999956063866	11.194020539618936	2365560
2366014	EDA	on the zbdd-based nonenumerative path delay fault coverage calculation	2005	-5.759272888980943	10.357825996824268	2366041
2366288	EDA	exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking	2016	-6.59616991482952	10.18301969656919	2366315
2366342	EDA	non-intrusive concurrent error detection in fsms through state/output compaction and monitoring via parity trees	2003	-5.81050565113132	10.906186259427702	2366369
2366446	EDA	parameter optimization of an on-chip voltage reference circuit using evolutionary programming	2001	-5.6456149594861325	9.729867235247077	2366473
2366503	EDA	genetic algorithm application to analog integrated circuit design	2012	-5.579888119891347	9.60891821639669	2366530
2366836	EDA	fast algorithms for thermal-aware floorplanning	2014	-7.042516220491432	10.798469720734047	2366863
2367320	SE	putting the squeeze on test sequences	1997	-5.572833517198665	10.323323402884256	2367347
2367778	AI	weighted logical inference for pattern recognition	1980	-5.897113065163524	9.553381124402751	2367805
2367912	EDA	practical method for obtaining a feasible integer solution in hierarchical layout optimization	2007	-7.1268941381875255	11.241737490728731	2367939
2367961	EDA	runtime-coordinated scalable incremental checksum testing of combinational circuits	2005	-5.302189012961566	11.087446879104949	2367988
2368081	EDA	matching-based algorithm for fpga channel segmentation design	2001	-7.0446435181314015	10.996225471933341	2368108
2368360	EDA	using range-equivalent circuits for facilitating bounded sequential equivalence checking	2018	-5.577323530639533	10.694838340592842	2368387
2368493	Theory	the diameter of graphs of convex polytopes and f-vector theory	1990	-6.934625915012736	10.117102736939712	2368520
2368990	EDA	a graph theoretic approach to partial scan design by k-cycle elimination	1992	-5.954372246095359	10.750902810876253	2369017
2369091	EDA	relaxed simulated tempering for vlsi floorplan designs	1999	-6.703628119850777	10.162207983702316	2369118
2369094	Logic	broadside and skewed-load tests under primary input constraints	2013	-5.652548884044991	10.859333100889602	2369121
2369740	Embedded	a diagnostic fault simulation method for a single universal logical fault model	2017	-5.3396344386176136	10.56837374455593	2369767
2370107	EDA	global flow analysis in automatic logic design	1986	-5.957869190809783	10.478235651490772	2370134
2370297	EDA	error correction method based on the short-duration offline test	2016	-5.556472322011238	11.155504285106733	2370324
2370396	EDA	testing iterative logic arrays for sequential faults with a constant number of patterns	1994	-6.094833590703798	10.549948029567355	2370423
2370591	EDA	a validation fault model for timing-induced functional errors	2001	-5.313654266083568	11.181548463890737	2370618
2370689	EDA	properties of pairs of test vectors detecting path delay faults in high performance vlsi logical circuits	2015	-5.660028346911695	10.36436371120319	2370716
2371015	EDA	construction of linearly transformed planar bdd by walsh coefficients	2004	-6.8062210079801915	10.968684949547052	2371042
2371021	EDA	on state reduction of incompletely specified finite state machines	2007	-5.907598390922468	10.165464029348977	2371048
2372033	EDA	yield-aware pareto front extraction for discrete hierarchical optimization of analog circuits	2014	-6.210280135359283	10.265495417512755	2372060
2373138	EDA	the testability of generalized counters under multiple faulty cells	1990	-5.853327848415992	10.449411196697667	2373165
2373514	EDA	an implicit method for hazard-free two-level logic minimization	1998	-6.278755123103077	10.04026817206408	2373541
2374117	EDA	a unified algorithm for the estimation and scheduling of data flow graphs	1996	-6.987821044220621	11.025823014621155	2374144
2374816	Theory	design of totally self-checking check circuits for m-out-of-n codes	1973	-6.060801957731055	10.59981511544349	2374843
2375177	DB	competitive evolutionary algorithms for building performance database of a microwave transistor	2018	-5.884652332160837	9.601759272169296	2375204
2375264	PL	compiling path expressions into vlsi circuits	1985	-6.87598742115576	9.718496226367307	2375291
2376376	EDA	an add-based algorithm for shortest path back-tracing of large graphs	1994	-7.132807196381465	9.843310888662707	2376403
2376416	EDA	reducing search space for fault diagnosis: a probability-based scoring approach	2017	-5.519379865899607	10.400471195807818	2376443
2376775	Theory	towards a theory of universal speed-independent modules	1974	-5.537741839175912	10.059527223441483	2376802
2377204	EDA	a comparison of two circuit representations for evolutionary digital circuit design	2004	-5.691658832537862	9.944866277419354	2377231
2377470	EDA	multiple fault detection in cmos logic circuits	1992	-5.3227239406515725	11.057758057039564	2377497
2377521	Theory	synthesis of multiple-valued logic networks based on tree-type universal logic module	1977	-6.830229410998343	9.825174021550172	2377548
2377529	SE	using an asymmetric error model to study aliasing in signature analysis registers	1992	-5.674209143035745	10.705298946576463	2377556
2378218	EDA	diagnosis of logic-to-chain bridging faults	2008	-5.427596175294508	10.824275148256273	2378245
2379846	HCI	comparative study of meta-heuristic 3d floorplanning algorithms	2015	-6.666253781157867	11.004284289138527	2379873
2380073	EDA	on the superiority of do-re-me/mpg-d over stuck-at-based defective part level prediction	2000	-5.364237631562258	10.926550322773368	2380100
2380368	EDA	testable path delay fault cover for sequential circuits	1996	-5.454621774781786	10.619965612406817	2380395
2380393	EDA	use of fault dropping for multiple fault analysis	1994	-5.467627519231272	10.749100176924836	2380420
2380612	EDA	automatic test pattern generation with branch testing	1991	-5.753089231212611	10.790398987508777	2380639
2381852	EDA	decomposition of asynchronous sequential switching circuits	1970	-6.586550506669937	9.931466748203269	2381879
2381911	EDA	a method for synthesizing area efficient multilevel ptl circuits	1997	-6.41592145603745	11.030678851441648	2381938
2382046	EDA	deterministic test pattern generation techniques for sequential circuits	2000	-5.625530780560896	10.4514683343936	2382073
2382904	EDA	optimizing s-box implementations for several criteria using sat solvers	2016	-6.663196040955943	10.743553984006814	2382931
2383115	EDA	modeling stuck-open faults in cmos iterative circuits	1993	-5.666076255596999	10.808894159786313	2383142
2383601	EDA	exact calculation of synchronizing sequences based on binary decision diagrams	1994	-5.582648064637394	10.14563673544718	2383628
2383698	Arch	a quantum cellular automata architecture with nearest neighbor interactions using one quantum gate type.	2016	-6.989975883220213	10.054436298218391	2383725
2384109	EDA	bist test pattern generators for two-pattern testing-theory and design algorithms	1996	-5.7333737899572625	10.634805253441217	2384136
2384146	EDA	exact algorithms for output encoding, state assignment, and four-level boolean minimization	1991	-6.754685412205613	10.009147115874448	2384173
2384200	EDA	neural models for transistor and mixed-level test generation	1994	-5.711596142209919	11.072091294864654	2384227
2384898	Theory	parallel algorithms for the circuit value update problem	1995	-6.125845864889478	10.4372718593325	2384925
2384951	EDA	enhanced ted: a new data structure for rtl verification	2008	-5.862728652125738	9.721655438842419	2384978
2385009	EDA	automated transient input stimuli generation for analog circuits	2016	-5.481782380749621	9.938859845761618	2385036
2385705	EDA	computation of yield-optimized pareto fronts for analog integrated circuit specifications	2010	-5.908978656268068	10.28646884060677	2385732
2385901	EDA	static power optimization for cmos combinational circuit based on bacterial colony chemotaxis algorithm	2008	-5.539364662068252	9.616160314077435	2385928
2386228	EDA	logic systems for path delay test generation	1993	-5.809187923929317	10.134034771003556	2386255
2386350	EDA	performance driven optimization for mux based fpgas	2001	-6.203638881115325	11.042953250656373	2386377
2386458	EDA	boolean logic function synthesis for generalised threshold gate circuits	2009	-6.863933835296942	10.368844153267087	2386485
2386539	EDA	scalable identification of threshold logic functions	2010	-6.477549503144531	9.808240763390398	2386566
2386690	EDA	a method of fault simulation based on stem regions	1990	-5.482638661940158	10.580460895055658	2386717
2386925	EDA	an algebra for current-mode cmos multivalued circuits	1993	-6.956741687009548	10.588228075702446	2386952
2387201	EDA	exploiting bist approach for two-pattern testing	1998	-5.89395475477337	10.928487275780935	2387228
2387708	SE	high-order syndrome testing for vlsi circuits	2005	-5.368773680537561	10.343241218224998	2387735
2388298	EDA	test sequence generation for realistic faults in cmos ics based on standard cell library	1996	-5.402361595720381	11.284537065964205	2388325
2390291	EDA	an effective hybrid test data compression method using scan chain compaction and dictionary-based scheme	2008	-5.844568903041233	11.246018521631044	2390318
2391073	EDA	close-to-functional broadside tests with a safety margin	2017	-5.572986481872362	10.571245276231279	2391100
2391491	EDA	test-set preserving logic transformations	1992	-6.209841802719781	10.17797995071173	2391518
2391535	EDA	complete-k-distinguishability for retiming and resynthesis equivalence checking without restricting synthesis	2009	-5.452076320802148	9.814521321703463	2391562
2392101	Robotics	gabist: a new methodology to find near optimal lfsr for bist structure	2007	-5.4463944820295	10.063173257070872	2392128
2392184	EDA	the use of parenthesis-free notation for the automatic design of switching circuits	1960	-6.881995468712755	9.901832572253074	2392211
2392997	EDA	study of circuit-specific error bounds for fault-tolerant computation using maximum a posteriori (map) hypothesis	2009	-6.160928235566662	11.23540639885339	2393024
2394003	Logic	can we trust module-respect heuristics?	2013	-5.861369743187555	9.425148045080068	2394030
2394067	EDA	fast and effective fault simulation for path delay faults based on selected testable paths	2007	-5.573356426370309	10.62144088534254	2394094
2394126	EDA	an integrated approach to state assignment and sequential element selection for fsm synthesis	1994	-5.794777149180285	10.780670192043306	2394153
2394536	EDA	the necessity of closed circuit loops in minimal combinational circuits	1970	-6.607555489087826	9.90388201069889	2394563
2394971	PL	fault diagnosis in scan-based bist using both time and space information	1999	-5.551531202630437	10.899431890136693	2394998
2395054	EDA	toward a switching theory of cmos circuits	1987	-7.116840164029691	10.239193481429847	2395081
2395746	EDA	swarm intelligence driven design space exploration of optimal k-cycle transient fault secured datapath during high level synthesis based on user power-delay budget	2015	-6.214455698858832	11.082169740114775	2395773
2397123	EDA	sierpinski gaskets for logic functions representation	2002	-6.515950720199895	9.950829713885543	2397150
2397263	EDA	incremental logic synthesis through gate logic structure identification	1986	-5.3066825577180685	10.32282263113701	2397290
2397803	Logic	non-linear celluar automata based prpg design (without prohibited pattern set) in linear time complexity	2003	-5.7730715594175175	10.671974117844977	2397830
2398525	EDA	fast heuristic algorithms for finite state machine minimization	1991	-6.37331038023888	10.039323642475344	2398552
2398618	EDA	test generation for multiple faults based on parallel vector pair analysis	1993	-5.4397628912653655	10.600292312290707	2398645
2398687	EDA	output phase optimization for and-or-exor plas with decoders and its application to design of adders	2005	-7.039883961232658	10.854416616083343	2398714
2399164	EDA	noise-based algorithms for functional equivalence and tautology checking	2013	-6.536240464334012	9.867692029169561	2399191
2399229	EDA	synthesis of asynchronous sequential circuits with master-slave subcircuits	1971	-6.4070351276224295	10.017179659345217	2399256
2399458	EDA	transforming arbitrary structures into topologically equivalent slicing structures	2002	-7.207252141018007	11.090454805641086	2399485
2399758	Visualization	on the implementation of failure-tolerant counters	1968	-6.510462329461403	11.152735107364464	2399785
2399778	Theory	using a wlfsr to embed test pattern pairs in minimum time	2001	-6.1023499643612285	10.574469244347677	2399805
2400012	Robotics	a heuristic for (+)-obdd minimization	2001	-6.920580125850713	9.499756094557634	2400039
2400503	EDA	fitting ate channels with scan chains: a comparison between a test data compression technique and serial loading of scan chains	2006	-5.819768790632912	11.134238422024369	2400530
2401173	EDA	generalized faulty block model for automatic test pattern generation	2010	-5.494471564033498	10.164141728458812	2401200
2401646	EDA	black box delay fault models for non-scan sequential circuits	2017	-5.5434172706096145	10.642982650263477	2401673
2403125	EDA	diagnosis of timing faults in scan chains using single excitation patterns	2005	-5.4533756048882855	11.085993965597039	2403152
2404038	EDA	a new effective and efficient multi-level partitioning algorithm	2000	-7.144313378442867	11.092122662835939	2404065
2404375	EDA	alto: an iterative area/performance tradeoff algorithm for lut-based fpga technology mapping	2000	-6.756890445935865	11.087539292729916	2404402
2404775	EDA	on removing redundancy in sequential circuits	1991	-5.610104938905575	10.599233266084862	2404802
2405569	EDA	on the computational power of binary decision diagram with redundant variables	1996	-6.538153912586062	9.930899012603849	2405596
2406334	Visualization	nornand maitra cascades	1968	-6.662971277366418	10.146785717511948	2406361
2406628	EDA	on finding functionally identical and functionally opposite lines in combinational logic circuits	1996	-5.786265486308952	10.473682380067077	2406655
2407371	EDA	placement and routing optimization for circuits derived from bdds	2004	-6.487238350585115	11.176631480300191	2407398
2407464	EDA	an input variable partitioning algorithm for functional decomposition of a system of boolean functions based on the tabular method	2015	-6.746730477439991	9.976307247042977	2407491
2407790	EDA	functional synthesis using discrete particle swarm optimization	2008	-5.733439545646714	9.707464918082293	2407817
2407911	EDA	a synthesis algorithm for two-level xor based circuits	1992	-6.651235421013143	10.222187126017053	2407938
2407916	EDA	on the design of at-speed testable vlsi circuits	1995	-5.552236108478477	11.074103407102541	2407943
2408075	EDA	on application of output masking to undetectable faults in synchronous sequential circuits with design-for-testability logic	2003	-5.504071669694254	10.955598085517497	2408102
2408280	EDA	a mixed-integer nonlinear programming approach to analog circuit synthesis	1992	-6.653233506526521	11.181666320140538	2408307
2408342	EDA	topological simplification of electrical circuits by super-component analysis	2015	-7.184659570729659	10.757327157690778	2408369
2408949	EDA	optima: a nonlinear model parameter extraction program with statistical confidence region algorithms	1993	-6.5829571885965725	11.25732597512951	2408976
2409482	EDA	the use of inverse layout trees for hierarchical design rule checking	1989	-5.831507313376813	10.407110506397464	2409509
2409669	EDA	design techniques for testable embedded error checkers	1990	-5.833231139374127	10.659300992061153	2409696
2409944	EDA	a new switch-level test pattern generation algorithm based on single path over a graph representation	1990	-5.42682138564012	11.165728024938373	2409971
2410335	EDA	improved built-in test pattern generators based on comparison units for synchronous sequential circuits	1998	-5.757616539207988	10.721475482721619	2410362
2410560	AI	low power fir filter design using modified multi-objective artificial bee colony algorithm	2016	-5.847756802558969	9.529209478379476	2410587
2411500	EDA	low-power fsm synthesis using a fuzzy c-mean clustering-based decomposition	2017	-6.345121633074318	10.697724254208726	2411527
2411806	EDA	design space exploration of multi-output logic function approximations	2018	-5.45418674971328	10.204345552424178	2411833
2411850	Visualization	a simple technique for determination of essential multiple output prime implicants	1972	-7.0618497978400265	9.609197779229818	2411877
2412092	EDA	a circuit generating mechanism with evolutionary programming for improving the diversity of circuit topology in population-based analog circuit design	2013	-5.296397397107426	9.664649409645321	2412119
2412549	EDA	bounded model debugging	2010	-5.527061772406273	10.643922846031435	2412576
2412609	EDA	functional simulation using binary decision diagrams	1997	-5.9418336281815565	10.481025056338474	2412636
2412623	EDA	hybrid bist based on repeating sequences and cluster analysis	2005	-5.706343828348771	10.952573705325682	2412650
2413025	EDA	fuzzy logic approach to placement problem	1992	-5.637189443048888	9.602548873698057	2413052
2413280	EDA	functional delay test generation approach using a software prototype of the circuit	2013	-5.402766414514704	10.687988565882614	2413307
2413578	EDA	complexity reduction of mamdani fuzzy systems through multi-valued logic minimization	2008	-6.5058864342157365	9.853215682458966	2413605
2413632	Theory	test-set partitioning for multi-weighted random lfsrs	2000	-5.916490358334188	10.292509257393098	2413659
2414927	EDA	stochastic evolution: a fast effective heuristic for some generic layout problems	1990	-6.34599273245574	9.740222296945268	2414954
2415065	EDA	automatic synthesis of cmos operational amplifiers: a fuzzy optimization approach	2002	-5.8748048248842375	9.601745179146787	2415092
2416438	EDA	a best-fit mapping algorithm to facilitate esop-decomposition in clifford+t quantum network synthesis	2018	-6.724983839589902	10.246714234393751	2416465
2416485	EDA	hybrid bist using partially rotational scan	2001	-5.692698974627464	10.996064097085952	2416512
2416558	EDA	gate model networks for minimization of multiple-valued logic functions	1993	-7.006652063332074	10.07643896022349	2416585
2417350	HPC	identification of steganography software based on register dependence	2011	-6.090573544670511	10.354550987862414	2417377
2417356	EDA	an industrial case study for x-canceling misr	2009	-5.914103747151782	10.716512423710453	2417383
2417533	EDA	adaptive branch and bound using sat to estimate false crosstalk	2008	-6.090890810778038	11.137838814936352	2417560
2417565	Arch	simplified bit parallel systolic multipliers for special class of galois field (2m) with testability	2010	-6.224738001141045	11.032012222936414	2417592
2417828	Comp.	modeling a set of functional test sequences as a single sequence for test compaction	2015	-5.649081696162304	10.607648663030538	2417855
2417890	EDA	simplified symbolic transfer function factorization using combined artificial bee colony and simulated annealing	2017	-5.9505362920300575	9.761250563603296	2417917
2417964	EDA	synthesis of small reversible and pseudo-reversible circuits using y-gates and inverse y-gates	2010	-6.969837628972347	10.203721196288154	2417991
2418358	EDA	new atpg techniques for logic optimization	1989	-5.3092730184852925	10.634843992075345	2418385
2418479	EDA	a test data compression method for system-on-a-chip	2008	-5.958231897565358	11.230543136460902	2418506
2418537	EDA	algorithms in computer-aided design of vlsi circuits	2006	-6.472150302958228	10.339699939131796	2418564
2418913	Vision	principle of a one-step msd adder for a ternary optical computer	2012	-7.178804112007558	10.078424680171057	2418940
2419685	EDA	derivation of test set for detecting multiple missing-gate faults in reversible circuits	2013	-5.591725512941127	10.658990005327825	2419712
2420578	EDA	controllable decoding for automated analog circuit structure design	2004	-5.839378824345891	10.869796670945897	2420605
2420738	Logic	expanded definition of functional operation conditions and its effects on the computation of functional broadside tests	2008	-5.509936592981446	10.214660705492712	2420765
2421623	EDA	automating analog circuit design using constrained optimization techniques	1991	-5.748557324943002	10.334343642361947	2421650
2421940	EDA	a symbolic approach to design centering of analog circuits	2007	-6.39417052101452	10.504670553290767	2421967
2422905	EDA	functional multiple-output decomposition with application to technology mapping for lookup table-based fpgas	1999	-6.783010939123543	10.08386225138056	2422932
2423403	EDA	robust analog circuit design: a set theoretic approach	2006	-6.601624879504127	10.69562691630364	2423430
2424098	EDA	delay test generation 1: concepts and coverage metrics	1988	-5.493036365201709	10.937049620784009	2424125
2424403	Theory	concurrent checking with split-parity codes	2009	-5.655125123253023	10.82072068457517	2424430
2425423	EDA	extracting a simplified view of design functionality via vector simulation	2006	-5.5366325435422565	9.942044593633145	2425450
2426335	EDA	logics circuit diagnosis by using neural networks	2001	-5.448136459535314	10.343878340021245	2426362
2426799	DB	tandem networks of universal cells	1978	-7.176476116978402	9.996516864997178	2426826
2426941	EDA	synthesis-for-initializability of asynchronous sequential machines	1996	-5.383326902414543	10.164475035934707	2426968
2426966	EDA	regular layout generation of logically optimized datapaths	1997	-5.4352992562261715	10.383055629157706	2426993
2427524	Robotics	an improvised mos transistor model suitable for geometric program based analog circuit sizing in sub-micron technology	2010	-6.525730866289128	10.945426108175068	2427551
2427798	EDA	the path-status graph with application to delay fault simulation	1998	-5.587753776261192	10.612670029862704	2427825
2428756	EDA	recursive boolean formula minimization algorithms for implication logic	2013	-7.071513212964508	10.012759102818109	2428783
2429217	SE	an efficient method for compressing test data	1997	-6.115080943136193	11.210934808386442	2429244
2429307	EDA	a new approach to the fault location of combinational circuits	1972	-5.335408457005204	10.561241671607194	2429334
2429634	NLP	a simplification method for and-exor expressions for multiple-output functions	1996	-7.018573628460809	10.032913421766755	2429661
2429771	Robotics	fault diagnosis as a graph coloring problem	1974	-5.581098472271097	10.435648491135355	2429798
2429781	EDA	state-structures and minimal state-structures for arbitrary digital filters	1978	-6.791540897745113	9.81988933714242	2429808
2429926	EDA	toggle equivalence preserving (tep) logic optimization	2007	-6.485015514381804	10.217809820625137	2429953
2430279	EDA	an utilisation of boolean differential calculus in variables partition calculation for decomposition of logic functions	2009	-6.901606714679524	10.0218227281541	2430306
2430858	EDA	fmssqp: an efficient global optimization tool for the robust design of rail-to-rail op-amp	2013	-6.32107227076064	11.072583676172297	2430885
2430952	EDA	an efficient design of non-linear ca based prpg for vlsi circuit testing	2004	-6.286243088528768	10.884505851372163	2430979
2431103	EDA	a novel, low-cost algorithm for sequentially untestable fault identification	2003	-5.30470032107324	10.57661325468315	2431130
2431114	ECom	local search for k-medians and facility location	2008	-7.2111817464397525	11.280169725021114	2431141
2431433	EDA	finding all simple disjunctive decompositions using irredundant sum-of-products forms	1998	-6.980038315650781	9.934970257758753	2431460
2431438	Arch	measures of the effectiveness of fault signature analysis	1980	-5.888194616516793	11.092548831633058	2431465
2431548	EDA	a realization algorithm using three-input majority elements	1967	-6.829988559279614	9.899514821402876	2431575
2431743	EDA	atpg based on a novel grid-addressable latch element	1991	-5.463434852390485	11.246470116622	2431770
2432744	EDA	on nominal delay minimization in lut-based fpga technology mapping	1994	-7.120061417791304	11.164547749436652	2432771
2432767	Crypto	achieving fault secureness in parity prediction arithmetic operators: general conditions and implementations	1996	-6.355596496951589	10.534349221619095	2432794
2433158	PL	efficient type inclusion tests	1997	-6.649109922612718	10.045589979470325	2433185
2433510	Embedded	failure-erasure circuitry: a duplicative technique of failure-masking systems	1967	-5.513411013430723	11.022379092907732	2433537
2434410	EDA	external memory layout vs. schematic	2009	-6.422909412196505	10.520117129800628	2434437
2435260	AI	generalized reasoning scheme for redundancy addition and removal logic optimization	2001	-6.377671957470927	9.859756552802937	2435287
2435405	Vision	design of self-checking iterative networks	1988	-5.7344960231187585	10.904351778919446	2435432
2435555	EDA	synthesis techniques for ternary quantum logic	2011	-7.09374986255444	10.351368746134241	2435582
2435931	EDA	functional timing analysis using atpg	1995	-5.337397245990691	10.999545340456796	2435958
2435955	EDA	testing transition delay faults in modified booth multipliers	2008	-5.895351856713946	10.777902816583863	2435982
2437203	Visualization	polylogic realization of switching functions	1980	-6.750953901127853	9.767041617118874	2437230
2437234	EDA	analysis and synthesis of nonlinear reversible cellular automata in linear time	2013	-6.382478837682336	9.97074388960944	2437261
2437340	EDA	test set identification for improved delay defect coverage in the presence of statistical delays	2018	-5.348558494880372	11.185101915969534	2437367
2437988	EDA	a parallel evolutionary algorithm for circuit partitioning	2003	-6.926651332788419	10.691208917710618	2438015
2438020	Crypto	computing the prime factoring of an integer in o(n^4)	2009	-6.667796291701912	11.223648082657188	2438047
2438288	EDA	constructive benchmarking for placement	2004	-6.993649174796207	11.284184710291367	2438315
2440332	EDA	efficient neighborhood pattern-sensitive fault test algorithms for semiconductor memories	2001	-5.536185359257059	10.876385725727923	2440359
2440929	EDA	path delay test generation at functional level	2015	-5.5975024259403465	10.623517040197044	2440956
2441387	Logic	on properties of kleene tdds	1997	-7.009218358810724	9.968126514740893	2441414
2442844	EDA	a truth table method for the synthesis of combinational logic	1961	-6.8735237542815755	10.095301091020307	2442871
2443930	EDA	on synthesis of easily testable (k, k) circuits	2003	-6.455281711148889	10.195710713382496	2443957
2444060	Robotics	on realization of fault-tolerant fuzzy controllers	2000	-6.160963267182944	9.93130561812502	2444087
2444277	EDA	iterative minimization of partial finite state machines	2013	-6.224836387971924	9.632064777530832	2444304
2444586	EDA	quantum logic synthesis by symbolic reachability analysis	2004	-6.5306777937704075	10.115234355286812	2444613
2445087	EDA	testing high speed vlsi devices using slower testers	1999	-5.454268592114935	11.163005318032754	2445114
2445586	EDA	an efficient false path-aware heuristic critical path selection method with high coverage of the process variation space	2018	-5.8572308546514	11.174890265374348	2445613
2447601	EDA	restoration-based procedures with set covering heuristics for static test compaction of functional test sequences	2014	-6.024187234012366	10.165306710209123	2447628
2448289	EDA	disjoint region partitioning for probabilistic switching activity estimation at register transfer level	2008	-5.871409448210441	10.81273376769968	2448316
2448400	EDA	rate optimal vlsi design from data flow graph	1998	-6.954003908985069	10.605085871360536	2448427
2449269	EDA	diagnostic simulation of stuck-at faults in combinational circuits	1994	-5.965446113997574	10.200891625557583	2449296
2449657	SE	multi-vector tests: a path to perfect error-rate testing	2008	-5.604761035014031	10.798595370106733	2449684
2449730	EDA	an heuristic circuit-generation technique for the design-automation of analog circuits	2003	-6.03382023980867	10.827091143773039	2449757
2449983	Arch	some dangers in state reduction of sequential machines	1962	-5.875140621991585	9.755334918937196	2450010
2450169	EDA	evolutionary algorithms in the optimal sizing of analog circuits	2011	-5.721073860561777	9.599207625904773	2450196
2450381	Theory	a march-based fault location algorithm with partial and full diagnosis for all simple static faults in random access memories	2007	-5.329320558361156	10.769950709177213	2450408
2451405	Theory	on a weight distribution problem, with application to the design of stochastic generators	1963	-7.035059457118534	9.717920317706415	2451432
2451712	EDA	a fast state reduction algorithm for incompletely specified finite state machines	1996	-5.800003334556234	9.894112757673007	2451739
2452009	EDA	improving fpga placement with dynamically adaptive stochastic tunneling	2010	-6.671238555008944	10.904435074627518	2452036
2452207	EDA	skewed-load transition test: part 1, calculus	1992	-5.609857368680982	10.632540535061864	2452234
2453492	EDA	equivalence verification of large galois field arithmetic circuits using word-level abstraction via gröbner bases	2014	-6.129052002842891	9.95878464734849	2453519
2453713	EDA	extracting schematic-like information from cmos circuit net-lists	1989	-5.529041443343557	10.714688612593811	2453740
2454000	EDA	on test data compression and n-detection test sets	2003	-5.784295366141603	10.964808011147198	2454027
2455885	EDA	specification-driven test design for analog circuits	1998	-5.306141931381509	10.468535131670244	2455912
2456344	ECom	a time-sequential tabular analysis of flip-flop logical operation	1957	-5.431987974996577	10.1397011299741	2456371
2456423	Mobile	the maximum rate accumulator	1966	-6.607004276623052	10.156847597734624	2456450
2456608	EDA	a linear programming-based algorithm for floorplanning in vlsi design	2003	-7.194895450444315	10.924415281466972	2456635
2456874	EDA	behavioral synthesis of field programmable analog array circuits	2002	-6.412222401005027	10.784013958710425	2456901
2458000	EDA	quantum finite state machines as sequential quantum circuits	2009	-6.169924866481428	9.997745033354523	2458027
2458091	Theory	optimal resilience for short-circuit noise in formulas	2016	-6.530454499241563	11.026774125362657	2458118
2458903	EDA	logic synthesis and a generalized notation for memristor-realized material implication gates	2014	-6.907153424206988	10.45769520801072	2458930
2459904	EDA	robust fault models where undetectable faults imply logic redundancy	2010	-5.6131485474854745	10.702279605487373	2459931
2460064	Visualization	detecting i/o and internal feedback bridging faults	1985	-5.6898216205072725	11.010216317631972	2460091
2461293	Visualization	easily testable two-dimensional cellular logic arrays	1974	-6.234880654889637	10.388729850143047	2461320
2461320	EDA	design of logic circuits with wired-logic utilizing transduction method	1996	-6.737919619277172	10.50621815330341	2461347
2461777	Embedded	convolutional compactors with variable polynomials	2006	-5.710589752042438	10.797680969222817	2461804
2464676	EDA	simulation bounds for equivalence verification of polynomial datapaths using finite ring algebra	2008	-5.948668967746724	9.849647156891855	2464703
2464896	EDA	minimal delay test sets for unate gate networks	1996	-5.85627430274968	10.497485128620674	2464923
2465264	EDA	a hybrid algorithm to conservatively check the robustness of circuits	2016	-5.2999381660227645	10.743113242622876	2465291
2466207	ML	fault masking by probabilistic voting	2009	-5.626747269315903	10.6437664689911	2466234
2466627	EDA	design of multiple-valued linear digital circuits for highly parallel unary operations	1993	-6.8096882867372415	10.174490281535206	2466654
2466665	Robotics	automatic generation of motion sequence for error recovery in programmable logic control using plant information	2001	-5.560444997646956	9.963339427205977	2466692
2466724	Theory	graph driven bdds - a new data structure for boolean functions	1995	-6.712870461817865	9.846977666659727	2466751
2467627	Visualization	a higher radix technique for fault detection in many-valued multithreshold networks	1978	-6.564031625629988	10.10216602663	2467654
2468887	EDA	a new approach to derive robust tests for stuck-open faults in cmos combinational logic circuits	1989	-5.598890700640081	10.640347438860925	2468914
2470165	EDA	on bias in transition coverage of test sets for path delay faults	2010	-5.4902256222737025	10.853376924293089	2470192
2470548	AI	perceptron-perceptron net	1998	-7.141441879569738	9.863178236271496	2470575
2470662	EDA	generation of close-to-functional broadside tests with equal primary input vectors	2015	-5.579900501171127	10.899860657802611	2470689
2471088	EDA	optimal two-level delay - insensitive implementation of logic functions	2002	-6.636118252205724	11.054183187496042	2471115
2471284	EDA	on the efficiency of the transition fault model for delay faults	1990	-5.338437627612693	11.177786094584748	2471311
2471564	EDA	reduction in the number of pal macrocells for moore fsm implemented with cpld	2010	-5.95798921526896	10.668412569649307	2471591
2471708	DB	operation management in object-oriented knowledge bases	1988	-6.639862297710726	10.000130005819583	2471735
2471729	Theory	"""some methods for simplifying switching circuits using """"don't care"""" conditions"""	1961	-7.122757831033218	9.679319412921515	2471756
2472453	EDA	reversible logic synthesis based on decision diagram variable ordering	2012	-6.781765675240406	10.311031674703576	2472480
2473144	EDA	sharing logic for built-in generationof functional broadside tests	2014	-5.307596820584518	11.234885235519322	2473171
2474016	Embedded	synthesis of logical systems of given activity	1963	-6.0783637538773885	9.797980581267982	2474043
2474738	ML	testability conditions for two-dimensional bilateral arrays	1991	-5.5219107448438045	10.614060337173287	2474765
2475112	EDA	concurrent error detection for combinational and sequential logic via output compaction	2004	-5.460022429748732	10.685415061313797	2475139
2475161	NLP	low-power test sets under test-related primary input constraints	2013	-5.685754686097892	11.101290303373599	2475188
2475556	EDA	bist technique by equally spaced test vector sequences	2004	-5.839911564285469	10.797916755239262	2475583
2475707	EDA	realization methods for asynchronous sequential circuits	1971	-5.649187600458663	10.297812922687475	2475734
2475887	ECom	on the glitch phenomenon	1976	-5.800237309140277	9.731255668409341	2475914
2476363	AI	an efficient method for generating optimal obdd of boolean functions	2008	-6.854849852526561	9.78733149413092	2476390
2477399	Theory	verifying the concentration property of permutation networks by bdds	2016	-6.898818171539617	10.501074898352623	2477426
2477816	Vision	"""comments on """"the synthesis of binary sequence detectors"""""""	1970	-7.229769968567639	9.780210982574843	2477843
2479747	EDA	optimal scan tree construction with test vector modification for test compression	2003	-5.776069949074702	10.087185596810588	2479774
2479859	EDA	functional test generation for sequential circuits	1992	-5.3608208620773965	10.384271402851477	2479886
2480126	EDA	multiple scan tree design with test vector modification	2004	-5.9659605306994505	11.061277862792137	2480153
2480230	EDA	exact esct minimization for functions of up to six input variables	2008	-7.061716399808889	9.93629181706963	2480257
2480376	EDA	an efficient diagnosis-aware pattern generation procedure for transition faults	2014	-5.706172920803763	10.740354592025044	2480403
2480998	EDA	a state variable assignment method for asynchronous sequential switching circuits	1963	-6.224194510785347	10.013936999032188	2481025
2482576	EDA	efficient atpg for design validation based on partitioned state exploration histories	2004	-5.442230251595934	10.366792629266694	2482603
2482711	EDA	improving esop-based synthesis of reversible logic using evolutionary algorithms	2011	-6.631429163576408	10.23467920605074	2482738
2483638	Logic	multi-valued logic gates, continuous sensitivity, reversibility, and threshold functions	2016	-6.949209199510947	10.14307153803412	2483665
2483858	EDA	symmetry-aware placement with transitive closure graphs for analog layout design	2008	-6.859033915171198	10.385905599495347	2483885
2483884	EDA	controlling event spacing in self-timed rings	2005	-5.3356548873276095	10.125713730821207	2483911
2484164	EDA	synthesis of qubit models for logic circuits	2013	-6.765590895118026	10.375180419652708	2484191
2485355	EDA	efficient identification of non-robustly untestable path delay faults	1997	-5.4982126640055835	10.80618060714057	2485382
2487355	Visualization	failsafe logic nets	1971	-6.13150252289025	10.028858505038873	2487382
2487993	EDA	clustering of behavioral phases in fsms and its applications to vlsi test	2002	-5.319723579327241	10.424190358629364	2488020
2488533	EDA	an analog sat solver based on a deterministic dynamical system: (invited paper)	2017	-5.987907768023968	9.90591198235417	2488560
2488888	EDA	an algorithm for optimal logic design using multiplexers	1986	-6.56496845531765	10.264231266060019	2488915
2489164	EDA	on flip-flop selection for multi-cycle scan test with partial observation in logic bist	2018	-5.505241217161458	10.722745299732198	2489191
2489472	Robotics	combining state assignment with pla folding	1993	-7.096295071182303	10.107333744510075	2489499
2489719	EDA	code sharing in cpld-based moore fsms	2017	-6.22668697896538	10.45554066227152	2489746
2490511	AI	learning heuristics by genetic algorithms	1995	-5.943533792996982	9.42881743172124	2490538
2491334	Mobile	search for all d-mps for all d levels in multistate two-terminal networks	2015	-6.868299737031715	9.71088155066916	2491361
2491515	Visualization	a method of solution for multiple-valued logic expressions	1971	-6.423973017089581	9.649420081330163	2491542
2492318	Logic	sequence binary decision diagram: minimization, relationship to acyclic automata, and complexities of boolean set operations	2016	-7.045374168438762	9.618354622641268	2492345
2492327	EDA	symbolic representation with ordered function templates	2003	-6.185000928145167	9.822334654551284	2492354
2492360	EDA	logic clause analysis for delay optimization	1995	-6.501645001850165	10.782868090566716	2492387
2492443	Logic	the multifunctional current logical element for digital computing devices, operating on the principles of linear (not boolean) algebra	2016	-6.923903103837192	9.854137419032693	2492470
2492510	EDA	consistency checking and optimization of macromodels	1991	-5.67986578504602	10.984141638782882	2492537
2492747	AI	verification of multi-valued logic networks	1996	-6.566629590099415	9.805720203502863	2492774
2493234	EDA	an innovative methodology for scan chain insertion and analysis at rtl	2011	-5.38195270408305	10.833825406271488	2493261
2493762	EDA	embedded totally self-checking checkers: a practical design	1990	-5.749062344828162	10.733022523814704	2493789
2494443	EDA	multiple-valued logic and optimization of programmable logic arrays	1988	-6.965754167013144	10.241345479360119	2494470
2494483	EDA	evaluating geometric aspects of non-series-parallel cells	2015	-7.013601743214013	11.218218347513409	2494510
2494948	EDA	a fast method to derive minimum sops for decomposable functions	2004	-6.941267626222963	10.035669905775816	2494975
2496031	EDA	optimal swap gate insertion for nearest neighbor quantum circuits	2014	-6.6335268373568725	10.168041930136086	2496058
2496140	EDA	derivation of minimal complete sets of test-input sequences using boolean differences	1971	-6.9121037410555175	9.53748589374699	2496167
2496899	EDA	a directed search method for test generation using a concurrent simulator	1989	-5.4606338782396255	10.225889946720157	2496926
2497095	Theory	the upper bound of k in k-lossless sequential machines	1971	-7.086764366400795	9.502312516472507	2497122
2497807	EDA	multiple-fault diagnosis using faulty-region identification	2009	-5.3436510254720435	10.918179438720305	2497834
2497936	EDA	architecture oriented logic optimization for lookup table based fpgas	1994	-6.03054931376104	11.123040532721589	2497963
2498237	EDA	new designs of universal reversible gate library	2015	-6.6470876978038005	10.208296950289053	2498264
2498271	EDA	exact path delay fault coverage with fundamental zbdd operations	2003	-5.8953706176527545	9.912525957724712	2498298
2499680	EDA	sop restructuring by exploiting don't cares	2013	-6.801158773443585	9.710752746773972	2499707
2499685	EDA	high-quality sub-function construction in functional decomposition based on information relationship measures	2001	-6.254333057982096	10.51755220007883	2499712
2500091	EDA	nonlinear ca based design of test set generator targeting pseudo-random pattern resistant faults	2004	-5.598044809317654	10.37247389647757	2500118
2500127	EDA	a hybrid bist architecture and its optimization for soc testing	2002	-5.6885373159187305	10.959719824122107	2500154
2500300	Logic	sequential n -detection criteria: keep it simple	2002	-5.5840500868839715	10.50247387101057	2500327
2500352	EDA	computational complexity of controllability/observability problems for combinational circuits	1990	-6.61098567224192	10.311423842404981	2500379
2500457	EDA	synthesis of multithreshold threshold gates based on negative differential resistance devices	2013	-7.132705777002872	10.06159111500186	2500484
2500804	EDA	efficient synthesis of speed-independent combinational logic circuits	2005	-5.328782684353253	10.376539314908747	2500831
2501093	EDA	non-slicing floorplans with boundary constraints using generalized polish expression	2003	-7.185327666412975	11.219087371402004	2501120
2501165	EDA	improvements to satisfiability-based boolean function bi-decomposition	2011	-5.888534695771747	9.463614696101157	2501192
2501239	EDA	experimental results for self-dual multi-output combinational circuits	1999	-6.3985006337729	10.014535195463417	2501266
2501353	EDA	fast, small, and static combinatorial cmos circuits	1987	-6.104850138923513	10.546686547135641	2501380
2501668	EDA	graph-pair decision diagram construction for topological symbolic circuit analysis	2013	-6.227329522368442	9.875497150881008	2501695
2502011	SE	detection and location of input and feedback bridging faults among input and output lines	1980	-5.466401222485834	10.5248455677714	2502038
2502263	EDA	a hybrid scheme for compacting test responses with unknown values	2007	-5.633723276448728	10.894864134704203	2502290
2502556	EDA	rational numbers and regular events	1964	-6.708815082544356	9.420972464860496	2502583
2503284	EDA	overview of continuous optimization advances and applications to circuit tuning	2001	-6.5946852853680165	10.889906259621368	2503311
2503673	EDA	on local transformations and path delay fault testability	1995	-5.440690555250948	10.189633927237427	2503700
2504917	EDA	generating single-stuck-fault coverage from a collapsed-fault set	1989	-5.657016697146207	10.519750628389119	2504944
2505017	EDA	sequential circuit test generation using dynamic justification equivalence	1996	-5.427084035063599	10.066232110803725	2505044
2505200	EDA	design of testable sequential circuits by repositioning flip-flops	1995	-6.091660488001923	10.733843761965877	2505227
2505250	EDA	technology mapping of heterogeneous lookup table based field programmable gate arrays	1998	-6.961194775164247	10.943414607115047	2505277
2506366	EDA	network-driven boolean normal forms	2010	-6.3038278908505765	9.852721602640775	2506393
2507175	EDA	improved logic synthesis for memristive stateful logic using multi-memristor implication	2015	-6.723266745780228	10.39613468437124	2507202
2507253	EDA	automatic design of optimal concurrent fault detector for linear analog systems	1999	-5.338680996834877	10.716350161863279	2507280
2507864	EDA	a fast procedure for canonical ambiguity groups determination in nonlinear analog circuits	2010	-5.552376222836107	10.163901504621796	2507891
2508141	EDA	static timing analysis using interval constraints	1991	-5.669533178622516	11.087372938314958	2508168
2508423	Robotics	generalized hopfield neural network for concurrent testing	1993	-6.070814729316196	10.408642595660146	2508450
2508620	EDA	tests for small gate delay faults in combinational circuits and a test generation method	1997	-5.610437436940348	11.054690843432988	2508647
2509147	EDA	a simple self-testing decoder checking circuit	1971	-5.726597244288479	11.2008980306731	2509174
2509799	EDA	acceleration of transition test generation for acyclic sequential circuits utilizing constrained combinational stuck-at test generation	2005	-5.571737963109661	10.370890968355159	2509826
2511757	EDA	a probabilistic method for the computation of testability of rtl constructs	2004	-5.368443761205086	10.491240131613592	2511784
2511935	AI	the maximum set of permissible behaviors for fsm networks	1993	-5.803217430643432	9.883874408266538	2511962
2512451	EDA	exor decomposition with common variables and its application to multiple-output networks	1999	-6.978288259380741	10.099012246188273	2512478
2512853	Vision	an easily computed functional level testability measure	1989	-5.581971462749308	10.617591094817069	2512880
2512870	EDA	board-level partitioning for partial scan using fuzzy logic	1999	-6.2631601947443185	10.678015271601506	2512897
2513356	Visualization	modified twisted-ring counter circuit	1969	-7.0699185182383575	9.94271659012458	2513383
2514264	NLP	lattice structure of d, t, and sr fuzzy flip-flops under max-min logic	2005	-6.320938415233406	9.552213087092904	2514291
2514414	EDA	technology mapping for large complex plds	1998	-5.738849999136714	11.276649311556973	2514441
2515287	Theory	an algorithm for modular partitioning	1970	-6.568264126888279	9.848475920286504	2515314
2516278	Vision	a necessary and sufficient criterion for the monotonicity of boolean functions with deterministic and stochastic	1996	-7.126044391706866	9.623219690829783	2516305
2516318	ML	neighbour state transition method for vlsi optimization problems	1993	-7.1326148662742135	10.48552283520598	2516345
2516499	EDA	"""syndrome-testing of """" syndrome-untestable"""" combinational circuits"""	1981	-5.404866787301368	10.359656025720122	2516526
2518083	EDA	design rewiring based on diagnosis techniques	2001	-5.6134968863349854	11.005832593518736	2518110
2518754	EDA	output-dependent diagnostic test generation	2010	-5.361060288273658	10.690270655920765	2518781
2520168	EDA	an advanced diagnostic method for delay faults in combinational faulty circuits	1995	-5.433844969368561	10.850639531445891	2520195
2520305	EDA	pre-layout physical connectivity prediction with application in clustering-based placement	2005	-7.104420731019174	11.183414921780924	2520332
2520804	EDA	global parametric faults identification with the use of differential evolution	2009	-5.390137787610266	10.19227033528554	2520831
2521729	ML	design of diagnosable sequential machines utilizing extra outputs	1974	-6.653291238601892	9.827819386517794	2521756
2521756	Visualization	timing-constrained area minimization algorithm for parallel prefix adders	2007	-6.763583902967074	10.837486131469724	2521783
2521951	Crypto	fault detection in a linear cascade of identical machines	1968	-6.450058164252868	9.950739473096997	2521978
2522340	Visualization	minimization of fuzzy functions	1972	-7.134273153572923	9.715148435454617	2522367
2522456	Arch	the use of multiple connected pseudo minterms in the synthesis of mvl functions	2009	-5.920380190949385	10.634002732231863	2522483
2523501	EDA	identifying invalid states for sequential circuit test generation	1997	-5.51310418818058	10.420717195626988	2523528
2523768	EDA	hybrid bist based on weighted pseudo-random testing: a new test resource partitioning scheme	2001	-5.768821190237661	11.062941193016494	2523795
2524202	EDA	matrix implementation of moore fsm with nonstandard presentation of state codes	2013	-6.287380498474531	9.90892009287644	2524229
2524743	EDA	an implicit algorithm for support minimization during functional decomposition	1996	-6.837332960840567	10.139605505062674	2524770
2524880	EDA	diagnostic of path and gate delay faults in non-scan sequential circuits	1995	-5.375575094948922	10.747715219802737	2524907
2524929	Theory	using variable-entered karnaugh maps to produce compact parametric general solutions of boolean equations	2011	-7.016948189984888	9.766896570021258	2524956
2525072	EDA	path representation in circuit netlists using linear-sized zdds with optimal variable ordering	2018	-5.530173679845957	10.107613225553386	2525099
2525086	SE	pseudo-exhaustive testing of sequential machines using signature analysis	1984	-5.764649875612734	10.527667281335924	2525113
2525198	Vision	linear dependencies in linear feedback shift registers	1986	-6.05585995894954	10.630429831434544	2525225
2525464	Theory	on the number of functions realized by cascades and disjunctive networks	1975	-7.19050069609747	9.95186857956294	2525491
2526311	EDA	detailed placement for modern fpgas using 2d dynamic programming	2016	-6.869271521557629	11.118511486768815	2526338
2526370	EDA	a method of lfsr seed generation for hierarchical bist	2015	-5.775366308290288	10.834967812950211	2526397
2527263	DB	on fault identification in diagnosable systems	1981	-5.5863827404106825	9.789090505065793	2527290
2527392	EDA	an analog behavioral equivalence boundary search methodology for simulink models and circuit level designs utilizing evolutionary computation	2016	-5.631619579843212	10.044710962898202	2527419
2527513	EDA	minimizing the routing cost during logic extraction	1995	-6.919237681644459	10.728106118336056	2527540
2528001	Logic	the theory of zero-suppressed bdds and the number of knight‘s tours	1998	-6.654321151329942	9.821533149994748	2528028
2529032	EDA	built in self test input generator for programmable logic arrays	1985	-6.198664705144798	10.62879882742886	2529059
2529426	EDA	reversible synthesis of symmetric functions with a simple regular structure and easy testability	2016	-6.28271769072734	10.418924779291542	2529453
2529482	EDA	sequential circuits with combinational test generation complexity	1996	-5.858197427689402	10.947772702430818	2529509
2529838	EDA	auxiliary qubit selection: a physical synthesis technique for quantum circuits	2011	-6.0372325352250895	11.118418943894996	2529865
2529960	EDA	improving reliability of a sequential machine by error-correcting state assignments	1966	-6.41492368065797	9.808464320006756	2529987
2530281	EDA	on an optimization technique using binary decision diagram	2012	-6.2211334223839625	9.657147069268506	2530308
2530455	EDA	optimal interconnect atpg under a ground-bounce constraint	2005	-5.958179774946068	10.749688721369916	2530482
2530685	EDA	evolutionary multi-level network synthesis in given design style	2000	-6.054479864294152	9.799727304987412	2530712
2531129	EDA	test vector decomposition-based static compaction algorithms for combinational circuits	2003	-5.575670466436175	10.814501751293502	2531156
2531290	EDA	group theory based synthesis of binary reversible circuits	2006	-7.227006130787839	10.259201669041081	2531317
2531432	EDA	elitist nondominated sorting genetic algorithm based rf ic optimizer	2005	-5.961137867229893	9.677707149186526	2531459
2531514	EDA	scan-chain optimization algorithms for multiple scan-paths	1998	-6.4159771060900095	10.858395976758608	2531541
2531757	EDA	kgpmin: an efficient multilevel multioutput and-or-xor minimizer	1997	-6.758989427509893	10.30343597453029	2531784
2532021	EDA	data compression in space under generalized mergeability based on concepts of cover table and frequency ordering	2002	-5.69660153011267	10.933057783730884	2532048
2532206	Arch	on the testing of microprogrammed processor	1990	-5.716011936871411	11.25025400661279	2532233
2532277	EDA	selecting target bridging faults for uniform circuit coverage	2017	-5.4855229248910495	10.70180111212424	2532304
2532408	EDA	using launch-on-capture for testing scan designs containing synchronous and asynchronous clock domains	2010	-5.6956516108158155	11.264439514335663	2532435
2532636	EDA	luru: global-scope fpga technology mapping with content-addressable memories	2004	-6.316889679069893	10.785092252366375	2532663
2532711	Embedded	area-time-power tradeoff in cellular arrays vlsi implementations	2000	-6.2131021740522865	11.009807249486572	2532738
2533271	EDA	synthesis of pseudo kronecker lattice diagrams	1999	-6.472729069771	10.340077139399773	2533298
2533831	EDA	the use of binary decision diagrams for the decomposition of programmable logic arrays	2011	-6.455108120036608	9.9655817621835	2533858
2534280	EDA	using the asynchronous paradigm for reversible sequential circuit implementation	2012	-6.655618101249972	10.377317187816695	2534307
2534421	EDA	a don't care identification method for test compaction	2013	-5.610415314457767	10.758201694070415	2534448
2534957	SE	deterministic tests for detecting singlev-coupling faults in rams	1994	-6.106531179224634	10.482764943931207	2534984
2535530	EDA	partitioning and ordering of cmos circuits for switch level analysis	1991	-6.406160291807179	10.46478712768394	2535557
2535581	EDA	projective measurement-based logic synthesis of quantum circuits	2008	-6.779818175018015	10.206102818499057	2535608
2535769	EDA	area and delay mapping for table-look-up based field programmable gate arrays	1992	-7.039187966194833	10.946515099051194	2535796
2535930	EDA	efficient parasitic-aware hybrid sizing methodology for analog and rf integrated circuits	2018	-5.966162519442942	10.086186427610553	2535957
2536685	EDA	dag based library-free technology mapping	2007	-6.494007588633917	10.920649250759496	2536712
2537268	EDA	synthetic circuit generation using clustering and iteration	2004	-6.963401149600082	11.237348396209883	2537295
2537955	EDA	functional test generation for full scan circuits	2000	-5.464078602087749	10.774779428994057	2537982
2538064	EDA	state assignment for hardwired vlsi control units	1993	-6.266832913978874	10.144372509102904	2538091
2538717	EDA	application of high-quality built-in test to industrial designs	2002	-5.591483283487022	11.018188454377015	2538744
2538774	EDA	multiple detection test generation with diversified fault partitioning paths	2014	-5.481376535254059	10.869975198491185	2538801
2539211	EDA	synthesis of reversible circuits based on exors of products of exors	2014	-6.9201522044351975	10.298651446464893	2539238
2539333	Logic	application of an exact transversal hypergraph in selection of sm-components	2013	-6.326325249165449	9.673692845080405	2539360
2539991	EDA	checking equivalence of quantum circuits and states	2007	-6.421419206777595	10.396554500684552	2540018
2541523	EDA	accurate timing analysis using sat and pattern-dependent delay models	2007	-5.451216910764604	10.905803594288953	2541550
2541772	Theory	minimizing and-exor expressions for multiple-valued two-input logic functions	2009	-7.026150096755942	10.195496813464407	2541799
2542486	EDA	aliasing analysis of spectral statistical response compaction techniques	2006	-6.018851771614454	10.576547883434289	2542513
2542639	EDA	an efficient design of cmos comparator and folded cascode op-amp circuits using particle swarm optimization with an aging leader and challengers algorithm	2016	-5.567015093902608	9.675195531677687	2542666
2542731	EDA	a new dft methodology for sequential circuits	1995	-5.491073580781508	10.974763878566286	2542758
2543584	EDA	an efficient test vector compression technique based on block merging	2006	-5.866544997350522	11.201088084362643	2543611
2543921	EDA	design of a bist ram with row/column pattern sensitive fault detection capability	1989	-5.552466196764464	10.985378609978476	2543948
2544018	EDA	using arithmetic transform for verification of datapath circuits via error modeling	2000	-5.9977589824502395	10.300587208072756	2544045
2544433	EDA	sequential logic rectifications with approximate spfds	2009	-5.760633832626658	10.585019026405751	2544460
2544543	EDA	algebraic techniques for the optimization of control flow checking	1996	-5.5637372156155145	10.661984724844316	2544570
2544986	Arch	a quaternary decision diagram machine and the optimization of its code	2009	-6.336672707812313	10.297687927770847	2545013
2545085	EDA	using context based methods for test data compression	2010	-5.750660657033986	10.790056057112427	2545112
2547102	EDA	automatic test generation for linear analog circuits under parameter variations	1998	-5.656499110812193	10.294214774675057	2547129
2547276	EDA	precise error determination of approximated components in sequential circuits with model checking	2016	-5.4821994611709055	10.65315378926208	2547303
2547773	ML	care bit density and test cube clusters: multi-level compression opportunities	2003	-6.031002242576786	11.269125555469806	2547800
2548124	EDA	synthesis of quantum multiple-valued circuits	2006	-6.633161335823151	10.243954744342103	2548151
2548319	EDA	circuit design from optimal wavelet packet series expressions	2003	-7.180151297625789	9.920755920793901	2548346
2548440	EDA	accurate power estimation for sequential cmos circuits using graph-based methods	2001	-5.3312512234358325	10.229427999632602	2548467
2548624	EDA	fault equivalence identification in combinational circuits using implication and evaluation techniques	2003	-5.544109843711718	10.39662298894076	2548651
2549137	EDA	improved$n$-detection test sequences under transparent scan	2006	-5.6884552922311995	10.58851625981757	2549164
2549470	EDA	an improved cellular automata-based bist architecture for sequential circuits	2000	-5.6299211501999675	10.927603138458009	2549497
2549514	EDA	parallel–series multiobjective genetic algorithm for optimal tests selection with multiple constraints	2018	-5.543421370748779	9.70935376189359	2549541
2549535	EDA	reversible circuit rewriting with simulated annealing	2015	-6.328392528768593	10.045214383598974	2549562
2549626	EDA	complete search in test generation for industrial circuits with improved bus-conflict detection	1998	-5.533228734659977	10.018592080676106	2549653
2549861	EDA	implementation of multiple-valued functions using literal-splitting technique	2003	-6.724912550411814	10.417827484953406	2549888
2550232	EDA	a modified clock scheme for a low power bist test pattern generator	2001	-5.7154539219312275	10.483273046316727	2550259
2550690	EDA	on the use of random limited-scan to improve at-speed randompattern testing of scan circuits	2002	-5.6443547587194125	10.920234773183221	2550717
2550987	EDA	estimation of delay test quality and its application to test generation	2007	-5.491461480296562	10.950273033040617	2551014
2551409	EDA	optimal sizing of cmos analog circuits using gravitational search algorithm with particle swarm optimization	2017	-5.703793079605543	9.594522479367603	2551436
2551786	EDA	massively multi-topology sizing of analog integrated circuits	2009	-5.424741141216941	9.674667054505967	2551813
2551825	EDA	an extended xqdd representation for multiple-valued quantum logic	2011	-6.8197377197840146	10.16584887647309	2551852
2552514	EDA	defect-tolerant cmol cell assignment via satisfiability	2008	-6.298866397742192	11.064528480243741	2552541
2552598	Embedded	scan-based delay fault tests for diagnosis of transition faults	2006	-5.376564208898903	10.822314724571767	2552625
2552797	EDA	an automatic test pattern generator for at-speed robust path delay testing	1998	-5.552639466461792	10.878209433765738	2552824
2553160	EDA	an xqdd-based verification method for quantum circuits	2008	-6.172727977690059	10.048931770174034	2553187
2553174	EDA	faulty resistance sectioning technique for resistive bridging fault atpg systems	2001	-5.517455746977893	11.074371261666997	2553201
2553879	EDA	on fault simulation for synchronous sequential circuits	1995	-5.298069158090332	10.780195838878825	2553906
2554619	EDA	advanced datapath synthesis using graph isomorphism	2017	-6.7881662068977855	10.62364157161016	2554646
2555454	EDA	formal verification of self-testing properties of combinational circuits	1996	-5.394628255252492	10.082946375176938	2555481
2555599	EDA	new techniques for deterministic test pattern generation	1998	-5.527515253774168	10.472068688934458	2555626
2555863	EDA	teg: a new post-layout optimization method	2003	-6.82778787278753	11.24524191654086	2555890
2556093	EDA	automatic addition of reset in asynchronous sequential control circuits	2013	-5.594442290164562	11.240582863838933	2556120
2557356	EDA	trace signal selection methods for post silicon debugging	2015	-5.669869518144929	11.265803396097072	2557383
2557877	EDA	on realizations of synchronous sequential machines	1967	-7.07866685320995	9.747919745340148	2557904
2558309	EDA	ltx - a system for the directed automatic design of lsi circuits	1976	-7.2191736359705985	11.190408672543876	2558336
2559113	Theory	irredundant and redundant boolean branch-networks	1959	-7.120061001876067	9.824258823481742	2559140
2559126	EDA	transparent scan: a new approach to test generation and test compaction for scan circuits that incorporates limited scan operations	2003	-5.651658828815073	10.929411228433883	2559153
2559762	Robotics	nostradamus: a floorplanner of uncertain design	1998	-6.276285605695107	11.170989713259045	2559789
2560708	Arch	signal processing algorithms and multiple-valued logic design methods	2006	-6.770591998196799	10.420267928682529	2560735
2561736	Theory	on boolean functions having maximal number of subfunction classes	1974	-6.927236988425252	10.06452982397446	2561763
2562319	EDA	on achieving complete coverage of delay faults in full scan circuits using locally available lines	1999	-5.505871434455859	11.075549279043855	2562346
2562396	HCI	on multi-cycle test cubes	2013	-5.6960654766298315	10.835381658644302	2562423
2562754	Embedded	an on-line algorithm for the location of cross point faults in programmable logic arrays	1983	-5.527942965558566	10.199482638987009	2562781
2562880	Theory	two-dimensional test data compression for scan-based deterministic bist	2002	-5.9117251134994415	11.168412778460457	2562907
2562915	Logic	polynomial time solvable fault detection problems	1990	-6.921705360519472	10.340498504478347	2562942
2566745	EDA	dft optimization for pre-bond testing of 3d-sics containing tsvs	2010	-5.5408712837719785	11.19522651524017	2566772
2566811	Arch	search state equivalence for redundancy identification and test generation	1991	-5.541152960857223	10.39189651937772	2566838
2567035	HCI	boolean matrix equations in digital circuit design	1959	-6.700650313600384	9.904863485678645	2567062
2567155	EDA	exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation	1999	-5.485368949789258	10.125442518535756	2567182
2568555	EDA	synthesis of synchronous sequential logic circuits from partial input/output sequences	1998	-5.781464227558857	10.73157234834436	2568582
2568756	EDA	on finding a minimal functional description of a finite-state machine for test generation for adjacent machines	2000	-5.534428111083417	10.23127198910982	2568783
2568789	EDA	an algorithm to find quantum templates	2012	-6.619234836855981	10.402514742321351	2568816
2568836	EDA	low cost boolean function generation	2016	-6.121732393679994	11.22672489423657	2568863
2568876	AI	an error reducing approach to machine learning using multi-valued functional decomposition	1998	-6.3503776089017085	9.843279359553774	2568903
2568913	Embedded	design of totally fault locatable combinational networks	1980	-6.221677259090346	10.048612974188977	2568940
2569312	EDA	delay-verifiability of combinational circuits based on primitive faults	1994	-5.390947332679828	10.677150675929248	2569339
2569530	Vision	the synthesis of minimal hazardless tant networks	1972	-6.694593648318792	9.964809904152046	2569557
2570066	ML	an interval-based diagnosis scheme for identifying failing vectors in a scan-bist environment	2002	-5.6141293653215145	10.446455983259616	2570093
2570150	SE	realizing a high measure of confidence for defect level analysis of random testing	1993	-5.423108315644996	11.115749243924432	2570177
2570227	EDA	counterexample-guided diagnosis	2016	-5.405441522530491	10.113557981461717	2570254
2570438	EDA	a procedure for selecting diagnostic tests	1969	-5.474924699032968	10.43599746975033	2570465
2571508	EDA	generating new benchmark designs using a multi-terminal net model	1999	-6.38480221639177	10.872947412806864	2571535
2571799	EDA	new techniques for accelerating small delay atpg and generating compact test sets	2009	-5.757104789080612	11.264954111469702	2571826
2573016	Robotics	an efficient pruning algorithm for value independent knapsack problem using a dag structure	1995	-6.906321122631698	9.565695562319194	2573043
2573107	EDA	real time models of the asynchronous circuits: the delay theory	2004	-5.392052673377813	9.602554256617918	2573134
2573198	EDA	an enhanced optimization kernel for analog ic design automation using the shrinking circles technique	2017	-5.79350643060801	9.700145230463932	2573225
2573390	EDA	on multiple input change hazard-free combinatorial switching circuits without feedback	1973	-5.727129404731599	10.237295279043936	2573417
2573504	EDA	measured performance of a programmed implementation of the subscripted d-algorithm	1983	-5.4990380132204	10.256693002570632	2573531
2573571	Embedded	design of embedded m-out-of-n code checkers using complete parallel counters	2007	-6.272667095962857	10.711483444582756	2573598
2573776	EDA	automated test pattern generation for analog integrated circuits	1997	-5.367926671137111	10.781313957970506	2573803
2574048	Logic	a new self-checking code-disjoint carry-skip adder	2002	-5.77486336986008	11.128990612012787	2574075
2574327	EDA	seed encoding with lfsrs and cellular automata	2003	-5.788063785181558	11.1068624903618	2574354
2574534	Theory	gate scheduling for quantum algorithms	2017	-6.837232645400658	10.559892696783589	2574561
2574699	EDA	error masking in self-testable circuits	1990	-5.621994497625249	10.893749880155923	2574726
2574842	Crypto	concurrently self-checking structures for fsms	1993	-5.590196941044702	10.34899990069861	2574869
2575400	EDA	a coordinated approach to partitioning and test pattern generation for pseudoexhaustive testing	1989	-5.746629538496929	10.975162090482778	2575427
2575449	EDA	double-strength caffeine: fast template-free symbolic modeling of analog circuits via implicit canonical form functions and explicit introns	2006	-5.322137964797865	10.107277051377356	2575476
2575830	EDA	stochastic-based placement template generator for analog ic layout-aware synthesis	2017	-6.681410564913692	11.068469371157398	2575857
2576070	EDA	balanced multi-level multi-way partitioning of large analog circuits for hierarchical symbolic analysis	1999	-6.283096471606255	10.093919900512509	2576097
2576227	EDA	partitioning with cone structures	1993	-6.711881158985107	10.841364959491363	2576254
2576436	EDA	automatic synthesis of low-power gated-clock finite-state machines	1996	-5.9599357318697175	11.238964364068684	2576463
2577206	EDA	a new fpga technology mapping approach by cluster merging	1996	-6.626221934025336	10.858274333800313	2577233
2577344	EDA	matrix method to detect logic hazards in combinational circuits with ex-or gates	1999	-5.3734839577097215	10.49914770584509	2577371
2577882	Theory	an approximation algorithm for fully testable kep-sop networks	2007	-6.749287943347268	10.158545005290195	2577909
2578254	EDA	performance-directed compaction for vlsi symbolic layouts	1995	-7.093252919383611	10.963287316116412	2578281
2578410	EDA	the placement of computer logic modules	1966	-6.880005967023215	11.216808678580835	2578437
2579269	Robotics	split and merge strategies for solving uncertain equations using affine arithmetic	2015	-6.673207023415508	10.840985921565967	2579296
2579358	EDA	feasibility study of designing tsc sequential circuits with 100% fault coverage	2002	-5.7539646476995525	10.583493059847727	2579385
2581032	EDA	exploiting negative control lines in the optimization of reversible circuits	2013	-6.412659759235548	10.43071199181636	2581059
2581300	AI	performance-driven integration of retiming and resynthesis	1999	-6.959761829709034	11.087452819779406	2581327
2581714	EDA	on the use of fully specified initial states for testing of synchronous sequential circuits	2000	-5.604478887856604	10.509512126740518	2581741
2582018	EDA	a halting algorithm to determine the existence of the decoder	2010	-6.892127221686309	9.45898477824993	2582045
2582181	EDA	a vlsi artwork legalization technique based on a new criterion of minimum layout perturbation	1997	-7.085368009516107	11.158626661078246	2582208
2582483	Vision	on the adaptation of viterbi algorithm for diagnosis of multiple bridging faults	2000	-5.748390337336772	10.675990849403373	2582510
2582995	EDA	limits to a correct operation in rtd-based ternary inverters	2008	-6.715899903315472	10.343660116151232	2583022
2583271	EDA	a method of representative fault selection in digital circuits for atpg	1994	-5.396580220011756	10.646020156349717	2583298
2583342	EDA	implicit grading of multiple path delay faults	2006	-5.432079457760607	10.377875445601537	2583369
2583992	Theory	on the size of pla's required to realize binary and multiple-valued functions	1989	-7.038529602128822	10.407010399565724	2584019
2584837	Crypto	test length for random testing of sequential machines application to rams	1997	-5.929540588129102	10.555964084612787	2584864
2584878	EDA	the evaluation of full sensitivity for test generation in mvl circuits	1995	-5.989836882355857	10.52246401646572	2584905
2585134	EDA	diagnosis framework for locating failed segments of path delay faults	2005	-5.550919008346354	10.61482057333167	2585161
2585397	EDA	formal verification of integer multipliers by combining gröbner basis with logic reduction	2016	-6.172278866847694	9.925163739786877	2585424
2585516	EDA	design and synthesis for testability of synchronous sequential circuits based on strong-connectivity	1993	-5.474296154262271	10.61865365569787	2585543
2585839	EDA	minimal fault tests for combinational networks	1974	-5.672789581192409	10.374902765417836	2585866
2586404	DB	data structures for extension violations in a query range	2011	-6.407639401258591	10.102049767872751	2586431
2586990	ML	a new test data compression scheme	2011	-5.968122292726807	11.20504720397507	2587017
2587130	SE	refined bounds on signature analysis aliasing for random testing	1991	-6.45850444629524	10.413115426613864	2587157
2587587	Embedded	an effective solution for building memory bist infrastructure based on fault periodicity	2013	-5.377592784569787	9.888882581844678	2587614
2587868	EDA	test compression for robust testable path delay fault testing using interleaving and statistical coding	2009	-5.86781982741689	11.085297692926412	2587895
2588059	Theory	one-way quantum computer simulation	2015	-7.193630731169001	10.47151125563223	2588086
2588104	EDA	broad-side delay test	1994	-5.6267437509650495	10.739683986038196	2588131
2588199	EDA	selecting replacements for undetectable path delay faults	2017	-5.685135877940588	10.74327828025168	2588226
2588442	EDA	automated passive filter design using multi-objective genetic algorithms with variable parameters	2012	-5.301726572004341	9.489501209962336	2588469
2588917	Vision	on algebraic and graph structural properties of assembly petri net - searching by linear programming	1993	-5.9602339567087546	9.476778034627683	2588944
2589848	EDA	arithmetic transforms for compositions of sequential and imprecise datapaths	2006	-5.981464437058983	9.887052682271946	2589875
2589883	Logic	a parametric yield model	1995	-5.822787312478361	10.695641506441987	2589910
2593137	EDA	isometric test compression with low toggling activity	2014	-5.697691873072094	11.212917248453717	2593164
2593956	EDA	board-level multiterminal net assignment	2002	-6.307871933727842	10.404249274260305	2593983
2594027	EDA	towards totally self-c hecking delay-insensit ive systems	1995	-5.56732924693029	10.527264166000037	2594054
2595028	EDA	removal of redundancy in logic circuits under classification of undetectable faults	1992	-5.504807541872935	10.676118647671217	2595055
2595335	EDA	performance-oriented technology mapping for lut-based fpga's	1995	-6.988734086930985	11.226520908578664	2595362
2595410	EDA	on functional broadside tests with functional propagation conditions	2011	-5.540619353003242	10.471404331295224	2595437
2595606	EDA	novel single and double output tsc cmos checkers for m-out-of-n codes	2000	-5.843380192641772	11.028393357217364	2595633
2595924	EDA	binary decision diagrams and neural networks	2006	-6.307513437773062	10.498357397341405	2595951
2596494	EDA	record and play: a structural fixed point iteration for sequential circuit verification	1997	-5.524226202804276	10.138554284796891	2596521
2596594	EDA	egfc: an exact global fault collapsing tool for combinational circuits	2005	-5.627669358132309	10.63417551291734	2596621
2596632	EDA	evaluation of generalized lfsrs as test pattern generators in two-dimensional scan designs	2008	-6.016196555482216	11.028075985080967	2596659
2596640	AI	multiterminal net assignments by scatter search	2005	-5.541651475318742	9.519848395517243	2596667
2597166	EDA	feedback in synchronous sequential switching circuits	1966	-6.354469275611929	10.067133014446496	2597193
2597376	Arch	using partial masking in x-chains to increase output compaction for an x-canceling misr	2012	-5.60696459338956	11.165163552218484	2597403
2597404	EDA	perturber: semi-synthetic circuit generation using ancestor control for testing incremental place and route	2006	-6.02925079953256	10.845321729911387	2597431
2597692	EDA	soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm	2009	-6.287931915304919	11.263048182870314	2597719
2598848	EDA	post-silicon fault localisation using maximum satisfiability and backbones	2011	-5.4306117482074345	11.079265000965206	2598875
2599013	EDA	cmos op-amp sizing using a geometric programming formulation	2001	-6.860124093957349	10.88676779889022	2599040
2599336	EDA	the accidental detection index as a fault ordering heuristic for full-scan circuits	2005	-5.37571904590167	10.425982100263528	2599363
2600424	EDA	analyzing and improving delay defect tolerance in pipelined combinational circuits	1995	-5.802959544454839	10.833578527710216	2600451
2600996	EDA	multiple-valued programmable logic array minimization by simulated annealing	1992	-6.9269517646670415	10.244025052759637	2601023
2601549	EDA	new approach of exploiting symmetry in sat-based boolean matching for fpga technology mapping	2013	-5.907545223707901	10.15355807270823	2601576
2601976	Vision	static compaction using overlapped restoration and segment pruning	1998	-6.413015438281023	10.72436730064627	2602003
2602189	EDA	synthesis of finite state machines for cplds	2009	-6.30798072256618	10.432356201900856	2602216
2602359	Embedded	bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing	1999	-5.500211624712751	11.015079429464354	2602386
2603444	EDA	a cost-based approach to partial scan	1993	-5.582031321987797	10.742874389252837	2603471
2604278	EDA	bounds and analysis of aliasing errors in linear feedback shift registers	1988	-6.556002468287227	10.396752533564422	2604305
2604312	EDA	exciting stuck-open faults in cmos circuits using ilp techniques	2006	-5.546614693218143	10.684170436496512	2604339
2605973	EDA	delay-reduced combinational logic synthesis using multiplexers	2006	-6.273246752928169	10.901847413801857	2606000
2606065	Theory	stochastic computing elements and systems	1967	-6.844133726572398	10.528346515224547	2606092
2606161	EDA	algorithmic test generation for supply current testing of ttl combinational circuits	1996	-5.5538772893745705	10.648941283204945	2606188
2606293	EDA	clustering network modules with different implementations for delay minimization	1998	-6.9427192238546045	10.945702372422588	2606320
2607137	EDA	scalable selector architecture for x-tolerant deterministic bist	2004	-5.65915898847386	10.96544848914597	2607164
2607270	EDA	fully delay and multiple stuck-at faults testable fsm design	2015	-5.5839540059256665	10.87445540254714	2607297
2607727	EDA	design of mos networks in single-rail input logic for incompletely specified functions	1988	-6.690131327771129	10.507504832652575	2607754
2608490	EDA	exploiting regularities for boolean function synthesis	2004	-6.905059936724879	9.635575568147912	2608517
2609125	EDA	an enhanced approach to reduce test application time through limited shift operations in scan chains	2017	-5.786726509161456	11.050339524790258	2609152
2609276	EDA	optimum pla folding through boolean satisfiability	1995	-6.712828082408505	10.0682823927709	2609303
2609873	EDA	on heuristics for seeding the initial population of cartesian genetic programming applied to combinational logic circuits	2016	-5.2986023778189	9.5116901961306	2609900
2610174	EDA	achieving high encoding efficiency with partial dynamic lfsr reseeding	2004	-5.914568356257764	10.925340834069784	2610201
2610371	EDA	modeling hierarchical combinational circuits	1993	-5.823499127854202	9.762135374652972	2610398
2610609	EDA	hazard-based detection conditions for improved transition fault coverage of scan-based tests	2010	-5.476298312024288	10.823600887904822	2610636
2610807	EDA	a new paradigm for synthesis of linear decompressors	2017	-5.980404861296327	10.189325508039897	2610834
2611721	EDA	self-checking synchronous fsm network design with low overhead	2000	-5.726387781472067	10.629289880967953	2611748
2611829	EDA	an improved hierarchical test generation technique for combinational circuits with repetitive sub-circuits	1995	-5.319419259474491	10.309158462056619	2611856
2612319	EDA	test pattern generation for circuits with tri-state modules by z-algorithm	1989	-5.343519093052668	10.805897731146858	2612346
2612474	EDA	testing cmos combinational iterative logic arrays for realistic faults	1996	-5.473321051699291	10.696466631852317	2612501
2612555	EDA	an esop-based reversible circuit synthesis flow using simulated annealing	2014	-6.713684001117616	10.350461688864367	2612582
2612556	EDA	scheduling high-level blocks for functional simulation	1989	-6.447383005569218	10.210182605103867	2612583
2613081	EDA	a three-stage partial scan design method to ease atpg	1995	-5.96636656763595	10.772428444711453	2613108
2613647	Visualization	a two-rail cascade synthesis of boolean functions	1968	-7.153067016018308	9.984811704153843	2613674
2613739	Theory	a new explanation of the glitch phenomenon	1991	-5.720314498507056	9.380770043460338	2613766
2614205	EDA	a limited exponential complexity algorithm for increasing the testability of digital circuits by testing-module insertion	1992	-5.666935372439064	10.3299118480445	2614232
2614824	EDA	joint module selection and retiming with carry-save representation	2000	-6.754532629490062	10.872276733769288	2614851
2614984	EDA	structural constraints for circular self-test paths	1995	-5.518290368715003	10.896247994126966	2615011
2615900	EDA	"""cad transactions best paper a ward """"spfd: a new method to express functional flexibility"""""""	2000	-6.975129832241241	9.717515306669485	2615927
2616763	Embedded	an efficient march test for detection of all two-operation dynamic faults from subclass sav	2010	-5.460690247189877	10.624854530985306	2616790
2617055	EDA	on synthesizing and identifying stuck-open testable cmos combinational circuits (extended abstract)	1990	-5.775417232949635	10.364705676631033	2617082
2617209	EDA	a circuit-level simulation model of pnpn devices	1990	-5.333020045136259	11.26456163120204	2617236
2618292	EDA	a branch and bound algorithm for optimal pla folding	1984	-7.089837111493982	10.409744209269242	2618319
2619383	EDA	extended selection of switching target faults in cont algorithm for test generation	1990	-5.4466074978551084	10.371960443228565	2619410
2619534	EDA	a new logic minimization method for multiplexor-based fpga synthesis	1993	-6.251392181959113	10.22558427893293	2619561
2619561	Logic	boolean satisfiability and equivalence checking using general binary decision diagrams	1991	-5.775024963227569	9.950181485216053	2619588
2619946	EDA	test application time reduction for scan circuits using limited scan operations	2004	-5.773917318250418	10.978608590646912	2619973
2621491	Embedded	an efficient algorithm for finding a universal set of testable long paths	2010	-5.942642393641311	10.401396227674686	2621518
2621498	EDA	efficient techniques for transition testing	2005	-5.497673913018031	10.976666101827574	2621525
2621517	EDA	testing the path delay faults of iscas85 circuit c6288	2003	-5.6445717019567585	10.753193107449516	2621544
2622941	EDA	genetic-algorithm-based method for optimal analog test points selection	2007	-5.449279164045912	9.47769779512452	2622968
2623647	EDA	implicit and exact path delay fault grading in sequential circuits	2005	-5.323974343627203	10.353410275618101	2623674
2623819	Theory	an optimization of and-or-exor three-level networks	1997	-7.152156457922933	10.137614884799287	2623846
2623920	EDA	reversible circuit optimization using modified toffoli templates	2017	-6.7663181059376445	10.723789205863174	2623947
2624773	Logic	multiple-valued input index generation functions: optimization by linear transformation	2012	-7.216805274386928	9.932144837346733	2624800
2625060	EDA	an efficient logic fault diagnosis framework based on effect-cause approach	2009	-5.3877971096750406	10.688340556766061	2625087
2625153	EDA	on the impact of structural circuit partitioning on sat-based combinational circuit verification	2004	-5.3729640123639655	10.237657746693447	2625180
2626134	EDA	automatic design and yield enhancement of data converters	2017	-5.759195195378817	10.137908670986826	2626161
2626581	SE	search state compatibility based incremental learning framework and output deviation based x-filling for diagnostic test generation	2010	-5.393272434802418	10.651090190893632	2626608
2626952	EDA	grouped scan slice repetition method for reducing test data volume and test application time	2009	-5.776711845123468	11.177989070220315	2626979
2627235	EDA	high quality test vectors for bridging faults in the presence of ic's parameters variations	2007	-5.669732757276798	11.260562201260063	2627262
2627367	EDA	equivalence of clock gating and synchronization with applicability to gals communication	2014	-5.3377949860502465	10.855790585841188	2627394
2627659	Embedded	dynamic fault dictionaries and two-stage fault isolation	1998	-5.333040035396365	10.684530388882273	2627686
2627767	EDA	subgen: a genetic approach for subcircuit extraction	1996	-5.7954871830749095	10.210566111682606	2627794
2627914	EDA	reliability analysis of multiple-outputs logic circuits based on structure function approach	2017	-5.342382022468279	10.909776609326514	2627941
2628549	EDA	equivalence checking of combinational circuits using boolean expression diagrams	1999	-6.317233205082888	9.687257121932177	2628576
2629753	EDA	a synthesis procedure for flexible logic functions	1998	-6.420664459811367	10.37381263969626	2629780
2630381	EDA	computation of seeds for lfsr -based n -detection test generation	2017	-5.573005439606796	10.57795526498909	2630408
2630460	EDA	"""sequentially untestable faults identified without search (""""simple implications beat exhaustive search!"""")"""	1994	-5.509449876646221	10.356811412941367	2630487
2630780	EDA	a building block placement tool	1997	-7.183042350007326	10.70207084538059	2630807
2631108	EDA	fast fault simulation for nonlinear analog circuits	2003	-5.473111524994496	11.221799492106094	2631135
2631671	EDA	novel hazard-free majority voter for n-modular redundancy-based fault tolerance in asynchronous circuits	2011	-5.436343815399076	11.192004122131927	2631698
2631771	EDA	reversible logic circuit synthesis	2002	-7.12581464682661	10.469987918110236	2631798
2632681	EDA	constructing an mvl patterned after boolean logic using a practical approach	1998	-6.436224486634207	9.948132148130561	2632708
2632750	EDA	simulated annealing algorithm with multi-molecule: an approach to analog synthesis	1996	-5.781490518868162	9.77197524902176	2632777
2633457	PL	code compaction using genetic algorithms	2000	-5.798149182460951	9.798789834394917	2633484
2633709	EDA	on optimization-based atpg and its application for highly compacted test sets	2016	-5.516792317142067	10.655880630447149	2633736
2633722	EDA	modular equivalence verification of polynomial datapaths with multiple word-length operands	2011	-6.350475551144582	9.956593786944644	2633749
2633810	EDA	a method of test generation for path delay faults in balanced sequential circuits	2002	-5.5347412323777565	10.72700461834346	2633837
2634236	EDA	test vector chains for increased targeted and untargeted fault coverage	2008	-5.404161051452224	10.874723329417677	2634263
2634785	EDA	a new asynchronous parallel global optimization method based on simulated annealing and differential evolution	2011	-5.847794719079981	9.8824526223796	2634812
2635506	SE	"""comments on """"cause-effect analysis for multiple fault detection in combinational networks"""""""	1974	-7.139314203455736	9.845720691362716	2635533
2636163	EDA	a comprehensive fault diagnosis technique for reversible logic circuits	2014	-5.639776647751041	10.461150665040977	2636190
2636419	EDA	using boolean tests to improve detection of transistor stuck-open faults in cmos digital logic circuits	2015	-5.539596433110184	11.115288156069958	2636446
2636531	EDA	simplified decomposition of boolean functions	1976	-6.287522399738037	9.520568545923103	2636558
2637130	Arch	on the design of easily testable iterative systems of combinational cells	1979	-6.659984551450151	10.059480406830216	2637157
2637151	EDA	generation of layouts from mos circuit schematics: a graph theoretic approach	1985	-7.060795841018537	11.247547379585788	2637178
2637259	Robotics	a reduced offset based method for fast computation of the prime implicants covering a given cube	2010	-7.091268348514638	10.108191450814466	2637286
2637365	EDA	stochastic circuit synthesis by cube assignment	2018	-6.752990477806554	10.529946413444273	2637392
2637616	EDA	entropy-based design of low power fsms	1998	-5.755436607146407	10.997985926387834	2637643
2637742	EDA	synthesis of hazard-free asynchronous circuits based on characteristic graph	1997	-5.7417034085115946	10.2263875252872	2637769
2637834	EDA	optimal two-level boolean minimization	2016	-7.004292924273492	10.020509368944372	2637861
2638049	EDA	bottom-up disjoint-support decomposition based on cofactor and boolean difference analysis	2015	-7.0223556089545065	10.16312370084334	2638076
2638253	EDA	parametric fault simulation and test vector generation	2000	-5.524372388575238	11.081762448096194	2638280
2640472	EDA	yield-area optimizations of digital circuits using non-dominated sorting genetic algorithm (yoga)	2006	-5.93791667370386	10.179804758401842	2640499
2640538	EDA	an automated design methodology of rf circuits by using pareto-optimal fronts of em-simulated inductors	2017	-5.991115366322173	9.748993601427566	2640565
2640788	EDA	determining the best ordering of variables in cascade switching circuits	1963	-6.467501828617079	10.281190732277373	2640815
2641039	EDA	gate delay fault test generation for non-scan circuits	1995	-5.428476446449912	10.709661478194748	2641066
2641846	EDA	exact and heuristic algorithms for the minimization of incompletely specified state machines	1991	-6.178020405335678	9.559274369691792	2641873
2641998	EDA	spanning tree based state encoding for low power dissipation	1999	-6.627941792641711	10.725202483392392	2642025
2642146	EDA	an efficient method for large-scale gate sizing	2008	-6.803362314372062	10.946146274405448	2642173
2642391	EDA	detection of symmetry of boolean functions represented by robdds	1993	-6.241877812298548	10.158179254652818	2642418
2642674	EDA	complete test set for multiple-valued logic networks	1994	-6.472100948714389	10.301361171245935	2642701
2645023	EDA	register minimization beyond sharing among variables	1996	-5.961934092361273	11.117246962092867	2645050
2645389	EDA	deterministic seed selection and pattern reduction in logic bist	2014	-5.779639534665402	10.911270508283673	2645416
2646005	EDA	a genetic programming approach to logic function synthesis by means of multiplexers	1999	-5.78068872745961	9.83383769154068	2646032
2646563	EDA	a generally applicable calibration algorithm for digitally reconfigurable self-healing rfics	2016	-5.971553225501554	9.68169566486593	2646590
2646737	EDA	a simple implementation of determinant decision diagram	2010	-6.366082021305113	9.839676103734648	2646764
2647138	EDA	a new approach to synthesize multiple-output functions using reversible programmable logic array	2006	-6.495457439711246	10.400538864351267	2647165
2647182	EDA	effectiveness of scan-based delay fault tests in diagnosis of transition faults	2007	-5.352868320829597	10.78842524570956	2647209
2647479	EDA	an area-efficient timing closure technique for fpgas using shannon's expansion	2003	-6.172082129022959	11.219371697545176	2647506
2647721	EDA	on synthesis of boolean expressions for memristive devices using sequential implication logic	2012	-6.702957879104714	10.073870647257683	2647748
2648297	Visualization	on identification of redundancy and symmetry of switching functions	1971	-7.099926907472212	9.883236453723407	2648324
2649138	EDA	test reordering for improved scan chain diagnosis using an enhanced defect diagnosis procedure	2017	-5.303993464154384	10.955650996775516	2649165
2649231	EDA	partial scan design for technology mapped circuits	1995	-6.026772500605404	11.182159198390886	2649258
2649616	EDA	staggered atpg with capture-per-cycle observation test points	2018	-5.524456286107634	11.156575943241872	2649643
2649672	EDA	state relaxation based subsequence removal for fast static compaction in sequential circuits	1998	-5.73416440495866	10.516349499166227	2649699
2649809	EDA	two-step dynamic encoding for linear decompressors	2014	-5.836286296117025	11.157917234036612	2649836
2649946	EDA	basic arithmetics based on analog signal with molecular reactions	2018	-6.096670778173305	11.227423349905967	2649973
2650337	EDA	a nand model ror fault diagnosis in combinational logic networks	1971	-5.4923607059980455	10.356731555335005	2650364
2650569	EDA	test generation for synchronous sequential circuits to reduce storage requirements	1998	-5.52633515889717	10.89625216625123	2650596
2650812	EDA	fast incremental circuit analysis using extracted hierarchy	1988	-5.647140047188945	10.348401261977708	2650839
2651322	EDA	pidisc: pattern independent design independent seed compression technique	2006	-5.835678970910138	11.177821096285227	2651349
2652368	EDA	a memetic approach for nanoscale hybrid circuit cell mapping	2010	-5.300963907090853	9.68940360604376	2652395
2652970	EDA	generation and evaluation of current and logic tests for switch-level sequential circuits	1992	-5.389705684903357	10.996568896032471	2652997
2654268	EDA	a hardware simulation engine based on decision diagrams (short paper)	2000	-5.8821290515451015	10.384043618500623	2654295
2654337	Logic	near-optimal tests for classes of write-triggered coupling faults in rams	1992	-6.066261037822776	10.50294985399867	2654364
2654716	EDA	satisfaction of input and output encoding constraints	1994	-6.436458694656048	9.834845500439432	2654743
2655543	EDA	a new formulation of yield enhancement problems for reconfigurable chips	1988	-6.9464078424211335	10.854397081892678	2655570
2655631	EDA	functional approaches to generating orderings for efficient symbolic representations	1992	-6.3066589004395235	9.99148517511987	2655658
2655692	EDA	the design of random-testable sequential circuits	1989	-5.8428633465835045	10.719851619880902	2655719
2656953	SE	resolution-oriented fault interrelationships in combinational logic networks	1977	-5.587765836064352	10.00544900647716	2656980
2657131	EDA	an evolutionary strategy based state assignment for area-minimization finite state machines	2015	-5.383186483811332	9.368850388075805	2657158
2657147	ML	fault detection in multiple valued logic circuits	1990	-6.44860277296687	10.222169851003462	2657174
2657349	EDA	a genetic approach to analog module placement with simulated annealing	2002	-5.885729452648685	9.811382673061606	2657376
2657480	EDA	a novel method for watermarking sequential circuits	2012	-5.780150892342961	10.55277425375178	2657507
2657494	EDA	a partitioning method for achieving maximal test concurrency in pseudo-exhaustive testing	1991	-5.593459819818044	10.522581219934569	2657521
2658414	EDA	constraints space management for the layout of analog ic's	1998	-5.9742653623231625	10.29089182054686	2658441
2658463	AI	genetic algorithm for embedding a complete graph in a hypercube with a vlsi application	1994	-6.914001734445849	10.125937416188963	2658490
2658539	EDA	action: combining logic synthesis and technology mapping for mux-based fpgas	2000	-6.308220780777655	10.948045846556118	2658566
2659001	Theory	checking experiments ror sequential machines	1971	-6.501053530649494	9.749778262062273	2659028
2659499	EDA	on test pattern compaction using random pattern fault simulation	1998	-5.678265248630027	10.562981418851434	2659526
2661071	Theory	mirror, mirror, on the wall...is the new release any different at all? [bdds]	1999	-5.552753111775793	9.877913032674014	2661098
2662551	EDA	selective fault tolerance for finite state machines	2011	-5.635514580854499	10.86381211026215	2662578
2664014	EDA	computer-aided minimization procedure for boolean functions	1984	-6.80802208877487	9.951059322675256	2664041
2664750	Crypto	estimation of circuit output measurements including statistically dependent parameters	2003	-5.997535930515992	10.694049891956851	2664777
2664835	Robotics	an optimization of resource arrangement for network-on-chip using genetic algorithm	2015	-6.537614234144707	11.252376853754878	2664862
2665751	EDA	random pattern fault simulation in multi-valued circuits	1995	-5.6049192926975016	10.429542711257398	2665778
2665840	Logic	symbolic path-based protocol verification	2000	-6.026078980006673	9.543203776248877	2665867
2666005	EDA	combining ordered best-first search with branch and bound for exact bdd minimization	2004	-5.861903134752934	9.62363597738654	2666032
2667490	EDA	high-level optimization of σδ modulators using multi-objetive evolutionary algorithms	2016	-5.823253721237907	9.981770798826373	2667517
2667719	AI	simulation cost reduction strategies for behavioral model verification in bayesian based stopping rule	2006	-5.976252009476933	11.03505760849292	2667746
2668487	EDA	design of phase shifters for bist applications	1998	-5.518247854950478	11.204275376078801	2668514
2668543	HPC	complete and partial fault tolerance of feedforward neural nets	1995	-5.5820920463272365	10.46372363165612	2668570
2668587	EDA	test generation at the algorithm-level for gate-level fault coverage	2008	-5.315838068212568	10.610379316083852	2668614
2668627	EDA	vector restoration using accelerated validation and refinement	1998	-5.6991588995165126	10.606585643887618	2668654
2669350	EDA	upper bounding fault coverage by structural analysis and signal monitoring	2006	-5.507220465574892	10.674015350259033	2669377
2669709	EDA	a computer program for the synthesis of switching circuits by decomposition	1972	-6.8155060863762325	9.93115963285309	2669736
2670307	Theory	graph-based algorithms for boolean function manipulation	1986	-7.028236876578952	9.755526489392713	2670334
2670650	EDA	fault detection and automated fault diagnosis for embedded integrated electrical passives	1999	-5.328753420648	10.834003653562057	2670677
2670707	EDA	domain compression of incompletely specified boolean functions	1992	-6.804656051175201	10.151419253779894	2670734
2670846	Theory	integrated on-line and off-line error detection mechanisms in the coding theory framework	1998	-5.663587567765332	10.829824663546601	2670873
2671134	SE	a fault-driven, comprehensive redundancy algorithm for repair of dynamic rams	1984	-5.49467671379887	10.878918746902935	2671161
2671205	Embedded	piecewise-functional broadside tests based on intersections of reachable states	2015	-5.5650053633032375	10.528087146320503	2671232
2671633	EDA	multiobjective optimization techniques: a study of the energy minimization method and its application to the synthesis of ota amplifiers	2000	-5.8220078530932176	9.61955181647398	2671660
2672115	EDA	an error model to study the behavior of transient errors in sequential circuits	2009	-5.988063657709295	11.279557080569225	2672142
2672406	Logic	combinational logic verification with fbdds	1993	-7.0070516613766625	9.866904989226331	2672433
2673094	Theory	the compilation of regular expressions into integrated circuits	1980	-5.813079428603883	10.141535571028756	2673121
2674155	EDA	lot: logic optimization with testability. new transformations for logic synthesis	1998	-5.609805853035349	10.751753628623225	2674182
2674499	EDA	design of vhdl-based totally self-checking finite-state machine and data-path descriptions	2000	-6.038116590956244	10.667594196214523	2674526
2674652	EDA	on the composition problem for obdds with multiple variable orders	1998	-6.728751750698034	9.717499532414287	2674679
2675023	EDA	accelerated test points selection method for scan-based bist	1997	-5.806470309772365	11.092811490386584	2675050
2675368	EDA	an efficient and reliable approach for semiconductor device parameter extraction	1986	-6.567851995735589	10.699440377059696	2675395
2675779	EDA	ga-svm optimization kernel applied to analog ic design automation	2006	-5.815759717930415	9.930971783382956	2675806
2676090	EDA	circuit line minimization in the hdl-based synthesis of reversible logic	2012	-5.981180304163528	10.797958355462738	2676117
2676520	Theory	on codeword testing of two-rail and parity tsc checkers	1994	-5.844223819046517	10.783843175175463	2676547
2677329	HPC	performance improvement of edge expansion technique for bdd-based network reliability analysis	2013	-6.723737092496773	10.471649000877624	2677356
2678343	EDA	on probabilistic testing of large-scale sequential circuits using circuit decomposition	1994	-5.73427367369633	10.489625681333981	2678370
2678393	EDA	simpl: an algorithm for placing vlsi circuits	2013	-6.62888547057235	11.26949727348346	2678420
2678462	EDA	application of the novel associative programmable array-structure multi-match-pla in synthesis of decomposed finite state machines	1993	-6.215380637011365	10.051355291333461	2678489
2678678	EDA	diagnosis with convolutional compactors in presence of unknown states	2005	-5.305636275244408	10.547916799043369	2678705
2679093	EDA	prime indicants: a synthesis method for indicating combinational logic blocks	2009	-5.452742238691768	11.001136685393817	2679120
2679821	EDA	modeling fault coverage of random test patterns	2003	-5.799560788179325	10.8420925670377	2679848
2680423	Embedded	totally self-checking checkers with separate internal fault indication	1988	-5.782524321141157	10.612079273800852	2680450
2680715	EDA	statistical methods for delay fault coverage analysis	1995	-5.812417170099331	10.683480462946466	2680742
2681224	Embedded	expanding trace buffer observation window for in-system silicon debug through selective capture	2008	-5.6044083849191	11.0630876832674	2681251
2681273	EDA	innovative structures for cmos combinational gates synthesis	1994	-6.708514008891371	11.174358606651875	2681300
2681413	EDA	an exact solution to the fitting problem in the application specific state machine device	1994	-6.924673319635469	10.762849185420333	2681440
2682028	EDA	reversible synthesis of symmetric boolean functions based on unate decomposition	2013	-7.090978023707672	10.276701549037636	2682055
2684000	EDA	on reducing test application time for scan circuits using limited scan operations and transfer sequences	2005	-5.818352052039822	10.978502219975493	2684027
2684156	EDA	muse: a multilevel symbolic encoding algorithm for state assignment	1991	-6.1811826365854685	9.989811778998947	2684183
2684881	EDA	optimization of threshold logic networks with odc-based node merging	2018	-6.0597438730220246	10.594146427721443	2684908
2684926	EDA	aliasing in signature analysis testing with multiple input shift registers	1990	-6.3202887763083435	10.547659487377178	2684953
2685206	EDA	formal hardware verification based on signal correlation properties	2004	-5.545684403611165	9.972990262996753	2685233
2685327	EDA	area conscious state assignment with flip-flop and output polarity selection for finite state machine synthesis?a genetic algorithm approach	2005	-6.109613875550128	10.187910038864226	2685354
2685405	EDA	boolean function representation based on disjoint-support decompositions	1996	-6.489205775469582	9.96006922891365	2685432
2685530	DB	connection assignments for probabilistically diagnosable systems	1978	-5.430064830839439	9.77805841975448	2685557
2685798	EDA	algorithms for iddq measurement based diagnosis of bridging faults	1992	-5.300311116617981	11.102804375252848	2685825
2685878	EDA	a practical approach to multiple-class retiming	1999	-6.073550475090223	10.12823483024823	2685905
2686941	AI	system-level diagnosis: analysis of two new models	1986	-5.309574280003992	9.983325954948668	2686968
2686942	EDA	cut ranking and pruning: enabling a general and efficient fpga mapping solution	1999	-6.728924223121167	10.23429783119257	2686969
2687068	EDA	a synthesis flow for sequential reversible circuits	2012	-6.059746002918504	10.15110582483062	2687095
2687305	EDA	zero aliasing compression based on groups of weakly independent outputs in circuits with high complexity for two fault models	1994	-5.952082759063786	10.380071666983538	2687332
2687793	Robotics	test data compression based on the reuse of parts of the dictionary entries	2011	-5.989857310822858	10.70488060467492	2687820
2687817	EDA	testing for multiple faults in domino-cmos logic circuits	1988	-5.456223977835288	11.074120828520785	2687844
2688340	EDA	von neumann hybrid cellular automata for generating deterministic test sequences	2001	-5.883260900502286	10.66153466175349	2688367
2688822	Theory	on the efficient assignment of internal codes to sequential machines	1962	-6.77419604437105	9.820877393900489	2688849
2689319	EDA	fast isomorphism testing for a graph-based analog circuit synthesis framework	2012	-5.306760802323251	10.476545591221694	2689346
2689491	EDA	array optimization for vlsi synthesis	1987	-6.80649732727312	11.165954560068217	2689518
2689654	EDA	fault-coverage analysis techniques of crosstalk in chip interconnects	2003	-5.360618999291581	11.229073743121658	2689681
2690280	EDA	varying dimensional particle swarm optimizers for design of switching signals	2011	-5.795811195860412	9.584353565379134	2690307
2691246	EDA	towards quick solutions for generalized placement problem	2011	-6.702426178196012	10.061512034409409	2691273
2693047	EDA	optimization based design of synthetic oscillators from standard biological parts	2014	-6.3762820006230925	10.33961843811435	2693074
2693117	Embedded	an efficient march-based three-phase fault location and full diagnosis algorithm for realistic two-operation dynamic faults in random access memories	2008	-5.515426903704189	10.641539425613074	2693144
2693234	EDA	a test pattern quality metric for diagnosis of multiple stuck-at and transition faults	2017	-5.359939218482516	10.872345616162699	2693261
2693387	EDA	warning: 100% fault coverage may be misleading!!	1992	-5.34045640137042	11.07781839825265	2693414
2693458	Robotics	localization of faulty multi-output unit in discrete device	2015	-5.612736665199538	10.101923149840882	2693485
2693842	EDA	on diagnosis of multiple faults using compacted responses	2011	-5.432918157803779	11.023074267253845	2693869
2693930	EDA	an efficient synthesis method for ternary reversible logic	2016	-6.905062540110338	10.29236478992806	2693957
2694001	EDA	delay estimation vlsi circuits from a high-level view	1998	-6.073764297092277	11.24942252845649	2694028
2694031	EDA	realization of asynchronous sequential circuits without inserted delay elements	1968	-5.859925885849887	10.567554505996712	2694058
2694121	EDA	algorithms for balanced graph bi-partitioning	2014	-7.178778452463932	10.576495102511439	2694148
2694151	EDA	defect-oriented fault simulation and test generation in digital circuits	2001	-5.3677654988880965	10.869165529956534	2694178
2695469	SE	tagged bdds: combining reduction rules from different decision diagram types	2017	-5.57085825175808	9.818391127478645	2695496
2695949	EDA	analog circuits for constrained optimization	1989	-6.374926510775883	10.624467873207196	2695976
2696080	EDA	a concurrent testing technique for digital circuits	1988	-5.643841650894728	10.8858109313661	2696107
2697432	EDA	to design logic circuits by using symmetrical coordinate	2009	-6.801895553474277	9.96171596412337	2697459
2698186	EDA	generation of compact test sets with high defect coverage	2009	-5.54265571985894	10.895594656197266	2698213
2698393	EDA	probability models for pseudorandom test sequences	1988	-5.8378595856851305	10.708668123921818	2698420
2698639	EDA	a research of heuristic optimization approaches to the test set compaction procedure based on a decomposition tree for combinational circuits	2013	-6.159473138279928	10.171069336318984	2698666
2698972	EDA	an efficient non-enumerative method to estimate path delay fault coverage	1992	-5.737747009012746	10.560763800069733	2698999
2699344	EDA	resynthesis of multi-level circuits under tight constraints using symbolic optimization	2002	-5.773920841037764	9.975711026450039	2699371
2699389	SE	compaction of iddq test sequence using reassignment method	1999	-5.709804823927128	11.053117975279452	2699416
2699981	Security	a signature analyzer for analog and mixed-signal circuits	1994	-5.635279755706347	10.739683155349406	2700008
2700085	EDA	a reduction method for the number of variables to represent index generation functions: s-min method	2015	-7.093667672483544	9.942091990261904	2700112
2700576	EDA	limits to a correct evaluation in rtd-based ternary inverters	2006	-6.748686666923082	10.306348607654286	2700603
2700623	EDA	the linear logic synthesis of k-valued digital structures in the analogous circuitry basis	2014	-6.653217663336438	10.412657534925225	2700650
2700841	EDA	multilevel synthesis of finite state machines based on symbolic functional decomposition	2006	-5.784780130331958	10.156244654515923	2700868
2700868	Theory	an analysis of self-diagnosis model by conditional fault set	1985	-6.002198208723419	9.890515124743196	2700895
2700919	EDA	symbolic manipulation of boolean functions using a graphical representation	1985	-6.966598008869207	9.700521973901866	2700946
2701822	EDA	path verification using boolean satisfiability	1998	-5.681079513818909	10.650865604464244	2701849
2702089	EDA	encoding of terms in lut-based mealy fsms	2018	-5.882430501327791	10.883830793187164	2702116
2702169	EDA	full scan fault coverage with partial scan	1999	-5.585167477815274	10.903768801280117	2702196
2702196	EDA	circular bist with state skipping	2002	-5.5937967685002175	10.975883963396788	2702223
2702290	AI	bi-decomposition of function sets in multiple-valued logic for circuit design and data mining	2003	-6.513270431056174	9.893989018343973	2702317
2702448	EDA	testing of analog systems using behavioral models and optimal experimental design techniques	1994	-5.685321111862563	11.126684779099557	2702475
2703066	EDA	combinatorial optimization by stochastic evolution	1991	-6.407039927376768	9.946730299594584	2703093
2704117	EDA	algorithms for technology mapping based on binary decision diagrams and on boolean operations	1993	-6.460196945724531	10.345198651034973	2704144
2704168	EDA	a self-checking generalized prediction checker and its use for built-in testing	1987	-6.2981384732487635	10.662610400005377	2704195
2704364	EDA	population based ant colony optimization on fpga	2002	-6.541987125358419	10.641726835332582	2704391
2704475	EDA	fault diagnosis in designs with convolutional compactors	2004	-5.361859655355546	10.628196806743805	2704502
2705558	EDA	an adaptive path selection method for delay testing	2001	-5.554267179416696	10.975270905358805	2705585
2705865	EDA	m-s specification binning based on digitally coded indirect measurements	2014	-5.591427967220147	11.092036566131227	2705892
2706408	EDA	a post-layout optimization method with automatic device type selection for bicmos analog circuits	2009	-5.626714485762656	10.715818924616752	2706435
2706874	EDA	bounding fault detection probabilities in combinational circuits	1991	-5.522342506519524	10.376245142410637	2706901
2707332	EDA	an approach to lfsr-based x-masking for built-in self-test	2017	-5.702162527998557	10.85822768622539	2707359
2708915	EDA	improved interconnect sharing by identity operation insertion	1999	-6.338936245170003	11.118639926362436	2708942
2708916	EDA	parametric yield optimization for mos circuit blocks	1988	-6.80360153913916	10.681676520302322	2708943
2709034	EDA	efficient sequential atpg based on partitioned finite-state-machine traversal	2003	-5.497977062387578	10.302107903693878	2709061
2709062	EDA	accelerated test pattern generation by cone-oriented circuit partitioning	1990	-6.1480953172672725	10.657699666519775	2709089
2709259	EDA	universal modular trees: a design procedure	1978	-5.70832347258438	10.25096759328077	2709286
2709431	EDA	a method for designing a deterministic test pattern generator based on cellular automata	1999	-5.5786806409729195	10.422233641253928	2709458
2709705	AI	a new scheme to compute variable orders for binary decision diagrams	1994	-6.8925235952503074	9.633939772202421	2709732
2709751	EDA	multiobjective genetic algorithm for k-way equipartitioning of a point set with application to cad-vlsi	2006	-6.901268709110497	11.231202674941411	2709778
2710548	EDA	a complete test set to diagnose scan chain failures	2007	-5.352015389716552	10.935944469631913	2710575
2711613	Logic	identification of incompletely specified fuzzy unate logic function	2001	-7.015154224009754	9.42491484556797	2711640
2711627	EDA	diagnosis of gate delay faults in the presence of clock delay faults	2014	-5.482598224720388	10.786269485550537	2711654
2711737	EDA	error masking method based on the short-duration offline test	2017	-5.5583324007575134	11.17845358211299	2711764
2711989	EDA	a march-based algorithm for location and full diagnosis of all unlinked static faults	2006	-5.583486499824053	10.631075295782388	2712016
2711995	EDA	test-data compression with low number of channels and short test time	2014	-5.811548053049773	11.25478078642852	2712022
2712188	EDA	local search for final placement in vlsi design	2001	-7.134980547091876	10.715683262241985	2712215
2712301	EDA	low overhead partial enhanced scan technique for compact and high fault coverage transition delay test patterns	2008	-5.718028510837715	11.142679476678925	2712328
2712526	EDA	testability analysis and test-point insertion in rtl vhdl specifications for scan-based bist	1999	-5.310320411017872	10.483570369140669	2712553
2713434	EDA	an array layout methodology for vlsi circuits	1986	-6.703447991969265	11.05808134882031	2713461
2713771	EDA	synthesis of logic units for calculating self-dual symmetric boolean functions	2014	-7.046373252779066	10.642127542544408	2713798
2713775	EDA	improved technology mapping using a new approach to boolean matching	1995	-5.840228856974636	10.287598553060317	2713802
2714324	EDA	a combined simplex-trust-region method for analog circuit optimization	2008	-5.359356073858457	9.831351808744435	2714351
2714373	SE	finite state machine testing based on growth and dissappearance faults	1992	-5.4171684160803295	10.48165590992448	2714400
2714452	EDA	logic decomposition for pal-based cplds	2015	-6.808940695817549	10.561446399434523	2714479
2716136	EDA	dynamic diagnosis of sequential circuits based on stuck-at faults	1996	-5.32566226593151	10.77762973689559	2716163
2716705	EDA	synthesizing designs with low-cardinality minimum feedback vertex set for partial scan application	1994	-6.0721126968646875	11.088851014286316	2716732
2716763	EDA	reconfigured scan forest for test application cost, test data volume, and test power reduction	2007	-5.709428675113106	11.245441375290588	2716790
2716907	EDA	modeling and test generation algorithms for mos circuits	1985	-5.692340136382395	10.862439001992275	2716934
2717627	EDA	multiple fault diagnosis in combinational networks	1979	-5.684202216280801	10.320177436051619	2717654
2718982	HPC	handling stuck-at-faults in memristor crossbar arrays using matrix transformations	2019	-5.712734069879776	11.171065500980589	2719009
2719649	EDA	the application of the rademacher&#8211;walsh transform to boolean function classification and threshold logic synthesis	1975	-6.049108544750596	10.930286399010171	2719676
2719839	Robotics	a genetic algorithm for vlsi floorplanning using o-tree representation	2005	-6.9160885227758415	10.312300764837929	2719866
2720875	EDA	switch-level fault simulation based on local algorithms	1995	-5.6084701811454245	11.1393104524506	2720902
2721240	EDA	the transduction method-design of logic networks based on permissible functions	1989	-6.354027155497347	10.513420970468973	2721267
2721251	Robotics	a new improved maxnet based on a hybrid neural network that does not need to be trained	2006	-6.998693743415692	9.781215382926456	2721278
2721294	SE	aliasing probabilities for feedback signature compression of test data	1991	-6.458981558185662	10.512010651986671	2721321
2722532	EDA	application of bdds in boolean matching techniques for formal logic combinational verification	2001	-5.659521961101284	10.1138266440414	2722559
2722574	EDA	elementary quantum gate realizations for multiple-control toffoli gates	2011	-6.863454267986289	10.190544571560515	2722601
2723248	EDA	optimal order of the vlsi ic testing sequence	1986	-5.317532027663773	11.207910098024804	2723275
2723300	Visualization	transformation of ternary switching functions to completely symmetric ternary switching functions	1969	-7.210229063288269	9.791810089128404	2723327
2723678	EDA	design error diagnosis with re-synthesis in combinational circuits	2003	-5.4322006616235505	10.84596904812975	2723705
2724307	EDA	evolution of automatic semiconductor test equipment: automatic test pattern learning, classification, optimisation and generation for power supply noise	2003	-5.308114542460878	11.229143299277126	2724334
2724310	EDA	an implicit approach to minimizing range-equivalent circuits	2008	-5.7250663581524766	10.489837270027762	2724337
2724729	EDA	self-timed is self-checking	1995	-5.526697058432026	10.5886800434656	2724756
2725111	EDA	a counter-based pseudo-exhaustive pattern generator for bist applications	2004	-5.824280404003464	10.781733779449567	2725138
2726078	EDA	a dynamic test compaction procedure for high-quality path delay testing	2006	-5.5373453274832976	10.977354747741993	2726105
2726224	Logic	the failure risk analysis of digital circuits	2013	-5.5167989285574555	10.144635403801267	2726251
2726271	EDA	logic optimization with considering boolean relations	2018	-5.8279228855221685	10.317854689366882	2726298
2727173	AI	generating reduced tests for fsms with extra states	2009	-5.527904328704709	10.234575389833198	2727200
2727933	EDA	efficient techniques for dynamic test sequence compaction	1999	-5.597395745156064	10.413806756621153	2727960
2728337	EDA	sinmef - a decomposition based synthesis tool for large fsms	1999	-5.63025488910401	10.220472944606897	2728364
2728338	EDA	acyclic multi-way partitioning of boolean networks	1994	-6.410186089241412	10.381768434568846	2728365
2728915	Arch	hcompare: a hierarchical netlist comparison program	1992	-5.563375491824275	10.45279971658698	2728942
2729074	EDA	a unified design space for regular parallel prefix adders	2004	-6.794908675606942	10.517332297915779	2729101
2729154	EDA	reducing test application time in scan design schemes	1995	-5.580461456532442	10.580536769426402	2729181
2729685	Theory	multiple attractor cellular automata for hierarchical diagnosis of vlsi circuits	2001	-5.413871288992765	10.461233714464363	2729712
2729923	EDA	dynamic prediction of critical paths and nets for constructive timing-driven placement	1991	-6.796347903714068	11.272064484986586	2729950
2729975	EDA	test generation for path-delay faults in one-dimensional iterative logic arrays	2000	-5.5764871974267605	10.859443910185787	2730002
2730379	EDA	a novel random approach to diagnostic test generation	2016	-5.354631457693412	10.136467262428775	2730406
2731542	EDA	test generation for cyclic combinational circuits	1995	-5.584266525998723	10.382307785997718	2731569
2731590	Arch	dynamic test compaction for bridging faults	2005	-5.77563633133229	10.694096552980266	2731617
2731633	Logic	fast execution for circuit consistency verification	1986	-5.340958076588121	10.170144987608717	2731660
2732279	EDA	experiments with autonomous test of plas	1991	-5.452064468900048	10.73730144063547	2732306
2732371	EDA	the reproducing placement problem with applications	1994	-7.22541664998649	10.89511542216939	2732398
2733124	EDA	zero-aliasing space compaction using linear compactors with bounded overhead	1998	-5.752298730746403	10.733100494085498	2733151
2733358	Embedded	theoretical analysis for low-power test decompression using test-slice duplication	2010	-5.700698760149173	11.086128515239892	2733385
2734088	EDA	test compaction for small-delay defects using an effective path selection scheme	2013	-5.619703715224563	10.714531039342168	2734115
2734264	EDA	timing optimization by restructuring long combinatorial paths	2007	-6.208116988394443	11.056379258189182	2734291
2734725	EDA	mixed-level fault coverage estimation	1986	-5.486929352397414	11.116548604299474	2734752
2735610	EDA	quantum memory-driven computing for test synthesis	2017	-6.661874343070461	10.070965810239327	2735637
2737198	EDA	oscillation control in logic simulation using dynamic dominance grahps	1996	-5.296492012911249	10.7071772854511	2737225
2737628	EDA	an evolutionary algorithm-based approach to robust analog circuit design using constrained multi-objective optimization	2007	-5.910300488708043	9.816356823146224	2737655
2738142	HCI	control units for sequencing complex asynchronous operations	1962	-5.940288434086673	9.975964121198505	2738169
2739111	EDA	state assignment for detecting erroneous transitions in finite state machines	2006	-5.688709548637754	10.778365259600749	2739138
2740315	EDA	on polynomial-time testable classes of combinational circuits	1991	-6.550316118394744	9.974425634372084	2740342
2741204	EDA	resynthesis for sequential circuits designed with a specified initial state	1995	-5.661719428960433	10.595799314438137	2741231
2741447	EDA	on the equivalence of fanout-point faults	1993	-5.643479148618362	10.633255716522333	2741474
2741984	EDA	defect level evaluation in an ic design environment	1996	-5.380355595036386	11.028654189851503	2742011
2742733	EDA	functional scan chain testing	1998	-5.469644257957648	11.149564092250392	2742760
2743286	EDA	dynamic minimization of okfdds	1995	-6.203516618023963	9.517286038116339	2743313
2743340	EDA	zatpg: sat-based test patterns generator with zero-aliasing in temporal compaction	2018	-5.5693843997573795	10.734723759059245	2743367
2743669	Robotics	the range of logical flexibility of tree networks	1975	-7.166875210456822	9.779362595112776	2743696
2743722	EDA	configuration-specific test pattern extraction for field programmable gate arrays	1997	-5.483251683790495	10.53992794760698	2743749
2745133	EDA	decomposition techniques for efficient robdd construction	1996	-5.5043050943781315	10.114781593730774	2745160
2745198	NLP	sequences of state configurations realizable by the network of a single threshold element	1987	-7.095022945627104	9.846251398893463	2745225
2745435	EDA	testing complex couplings in multiport memories	1995	-5.325514808130992	10.736081050101104	2745462
2745617	EDA	shift register realizations of asynchronous sequential machines	1969	-6.100810622350572	10.13384329324858	2745644
2745842	Vision	fault diagnosis on multiple fault models by using pass/fail information	2008	-5.417786249259769	10.724837204264725	2745869
2746042	ML	search space reduction through clustering in test generation	1995	-5.478390622598269	10.098005106100294	2746069
2746167	EDA	a bist pla design for high fault coverage and testing by an interleavingly crosspoint counting	1994	-5.5790490796409165	11.082579944018686	2746194
2746174	SE	between-core vector overlapping for test cost reduction in core testing	2003	-5.839414683028983	11.160848854160873	2746201
2746701	EDA	improvements to technology mapping for lut-based fpgas	2006	-6.9489967194215225	11.150108359180514	2746728
2747298	Robotics	a reversible carry-look-ahead adder using control gates	2002	-6.793519285393557	10.635778063149383	2747325
2748441	EDA	a multi-valued algebra for capacitance induced crosstalk delay faults	2008	-5.481888506301059	10.57761746080647	2748468
2748685	EDA	a rectangular logic array	1971	-6.739339031980236	10.185372920671524	2748712
2749261	SE	efficient algorithms for testing semiconductor random-access memories	1978	-5.487423490666132	11.085875186398539	2749288
2749433	EDA	embedded multi-detect atpg and its effect on the detection of unmodeled defects	2007	-5.2962526701643045	11.228333288134344	2749460
2750017	EDA	a new simultaneous circuit partitioning and chip placement approach based on simulated annealing	1990	-7.054001256083964	11.272768843537312	2750044
2750210	EDA	path delay fault test generation for standard scan designs using state tuples	2002	-5.35456907107874	10.488671260307672	2750237
2750321	EDA	optimal zero-aliasing space compaction of test responses	1998	-5.77505481576099	10.695112046064864	2750348
2751264	EDA	diagnostic and detection fault collapsing for multiple output circuits	2005	-5.942763743732012	10.3986192659043	2751291
2752114	EDA	circuit optimization driven by worst-case distances	1991	-6.252332128337607	10.553780899396351	2752141
2752453	Logic	formal verification of truncated multipliers using algebraic approach and re-synthesis	2017	-6.186591922990644	9.913836965204931	2752480
2753547	EDA	an efficient data-path synthesis based on algorithmic description under the constraints of time and area	1993	-6.814539112144352	11.237938853464934	2753574
2753767	EDA	towards a new benchmarking paradigm in eda: analysis of equivalence class mutant circuit distributions	1997	-5.692037606158982	9.855820304789058	2753794
2754280	EDA	on generating tests that avoid the detection of redundant faults in synchronous sequential circuits with full scan	2006	-5.540598524118972	10.747501546620157	2754307
2754483	EDA	cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits	1995	-5.607693203127627	10.841060754307817	2754510
2754949	EDA	detecting vlsi layout, connectivity errors in a query window	2011	-6.659248519485521	10.961251274070001	2754976
2756394	EDA	parameterized random testing	1984	-5.796855055475272	10.703775748673598	2756421
2756651	EDA	internal state assignments for asynchronous sequential machines	1966	-6.28881958978212	10.037555102673148	2756678
2757132	EDA	design of totally self-checking comparators with an arbitrary number of inputs	1984	-6.22164515126244	10.944297396017204	2757159
2757190	EDA	developments in logic network path delay analysis	1982	-5.7401703487905005	11.18358776297538	2757217
2757298	EDA	a test data compression scheme for reducing power based on olelc and nbet	2008	-6.301071217479062	11.159713106550166	2757325
2758090	EDA	distance restricted scan chain reordering to enhance delay fault coverage	2005	-5.840242492197028	11.051017055893087	2758117
2758201	EDA	aliasing reduction in accumulator-based response verification	2014	-5.610644924676103	11.097492604359362	2758228
2758676	EDA	retiming with logic duplication transformation: theory and an application to partial scan	1996	-6.1731012103414	10.755944459236211	2758703
2758827	EDA	a unified approach to canonical form-based boolean matching	2007	-6.440314228808634	9.47576360360256	2758854
2758937	EDA	incorporating logic exclusivity (le) constraints in noise analysis using gain guided backtracking method	2008	-6.301191298749732	10.959560268534092	2758964
2759070	Logic	synthesis and optimization of programs by means of p-functions	1982	-6.706840449488398	9.649697963250038	2759097
2759582	EDA	optimal on-line built-in self-test structure for system-reliability improvement	2011	-5.5461811798527085	10.91950651939457	2759609
2760394	Embedded	optimal and near-optimal checking experiments for output faults in sequential machines	1974	-6.158604314500325	9.511313358590582	2760421
2760577	EDA	an efficient heterogeneous tree multiplexer synthesis technique	2005	-6.936917355024455	11.207088164285462	2760604
2761084	EDA	design of low noise amplifiers using particle swarm optimization	2012	-5.868753728539655	9.578854763978972	2761111
2761458	EDA	macdas: multi-level and-or circuit synthesis using two-variable function generators	1986	-6.271076799668616	10.533643474410011	2761485
2761488	EDA	a comprehensive approach to logic synthesis and physical design for two-dimensional logic arrays	1994	-6.572665353576842	10.730073881051746	2761515
2761502	EDA	synthesis of full-adder circuit using reversible logic	2004	-7.102810233277356	10.272201169027117	2761529
2761672	EDA	signature based boolean matching in the presence of don’t cares	2008	-6.941026477866576	9.709877189789788	2761699
2762207	EDA	finite state machine synthesis with embedded test function	1990	-5.76161993837456	10.252339749422216	2762234
2762213	EDA	esop-based synthesis of reversible circuit using improved cube list	2013	-6.5837005700843205	10.395325428330537	2762240
2763170	EDA	on output response compression in the presence of unknown output values	2002	-5.866873466826239	10.593628963200741	2763197
2763234	EDA	boolean algebraic test generation using a distributed system	1993	-5.498295499516279	10.027451923263456	2763261
2763474	EDA	library binding for high-level synthesis of analog systems	2001	-6.473461940681214	10.611033998439256	2763501
2763660	EDA	compact test pattern selection for small delay defect	2013	-5.649759901617012	10.773233400635707	2763687
2764183	EDA	a multilevel pseudo-boolean satisfiability-based approach for segmented channel routing	2015	-7.1418990545248064	10.878508910895192	2764210
2764187	EDA	timing-driven bipartitioning with replication using iterative quadratic programming	1999	-7.166771578155685	10.980216615167226	2764214
2764357	EDA	illegal state space identification for sequential circuit test generation	1999	-5.477214881642247	10.545374618033007	2764384
2766056	EDA	sat-based formulation for logical capacity evaluation of via-configurable structured asic	2017	-6.243712240989496	10.655817133712887	2766083
2766209	EDA	block placement with symmetry constraints based on the o-tree non-slicing representation	2000	-7.180568308462561	11.130328117318726	2766236
2766685	EDA	using target faults to achieve a minimized partial scan path	1991	-5.403196904413019	10.660033140633816	2766712
2766908	EDA	an improved graph-theoretic model for the circuit layout problem	1974	-7.125022774086603	11.092777685166624	2766935
2767283	EDA	memory management optimization problems for integrated circuit simulators	2007	-6.671191869271562	10.7065039009234	2767310
2768004	EDA	the design of self-checking multi-output combinational circuits	1977	-5.9048213645678365	10.499027483560596	2768031
2769773	EDA	approximate logic synthesis under general error magnitude and frequency constraints	2013	-6.9418050549919155	10.415187267657801	2769800
2769824	EDA	factorization and circuit in the connection method	1993	-6.4828019276012725	10.009679582274916	2769851
2769962	EDA	a comparison of parallel approaches for algebraic factorization in logic synthesis	1997	-6.697756121961937	10.151345271575543	2769989
2770690	EDA	heuristic minimization of boolean relations using testing techniques	1992	-6.40272693435943	10.002411613974887	2770717
2770938	Arch	duplication based one-to-many coding for trojan hw detection	2010	-5.627419181613294	11.009115850079947	2770965
2771460	EDA	using weighted scan enable signals to improve the effectiveness of scan-based bist	2005	-5.785779778257017	10.952029649309347	2771487
2772278	EDA	"""comments on """"a characterization of binary decision diagrams"""""""	1994	-6.170935320212219	9.657599710913649	2772305
2773770	EDA	compound synthesis of threshold-logic network for the realization of general boolean functions	1965	-7.188214471338433	9.83458606875894	2773797
2773778	Logic	comparison of test pattern decompression techniques	2003	-5.683361640085028	10.75853059706286	2773805
2773787	EDA	elimination of false aggressors using the functional relationship for full-chip crosstalk analysis	2003	-5.530811909285629	11.15508634350786	2773814
2773877	EDA	compacting randomly generated test sets	1990	-5.503900797976138	9.943349884887438	2773904
2773940	Arch	an improved factorization approach to reversible circuit synthesis based on exors of products of exors	2016	-6.9669674693465575	10.295353084380988	2773967
2774496	EDA	multi-stage detailed placement algorithm for large-scale mixed-mode layout design	2005	-6.875051838211036	11.282811814162894	2774523
2775156	EDA	design of radio-frequency integrated cmos discrete tuning varactors using the particle swarm optimization algorithm	2009	-5.818926418149476	9.614364665682738	2775183
2775847	EDA	incorporating testability considerations in high-level synthesis	1994	-6.025586665374255	10.643133503380225	2775874
2776142	EDA	diagnosis of short-circuit faults in combinational circuits	1974	-5.560305074080999	10.966413090964387	2776169
2776399	EDA	"""comments on """"minimal fault tests for combinational networks"""""""	1977	-5.669565013697334	10.46426821400022	2776426
2776676	EDA	analog circuit sizing based on formal methods using affine arithmetic	2002	-6.688801334180568	11.077714609749655	2776703
2777560	EDA	sat-based techniques for determining backbones for post-silicon fault localisation	2011	-5.332685756302086	10.92813810269687	2777587
2778404	EDA	an algorithm for the multi-level minimazation of reed-muller rpresentations	1991	-7.0741453011622175	9.947680423330516	2778431
2778623	EDA	analysis of signal probability in logic circuits using stochastic models	1993	-6.266128150341574	10.866392450776837	2778650
2778718	EDA	timing-driven test point insertion for full-scan and partial-scan bist	1995	-5.80009310073469	11.221709542052107	2778745
2778949	AI	exact and heuristic minimization of the average path length in decision diagrams	2005	-7.102832728075875	10.047574422930232	2778976
2779155	EDA	an efficient hybrid heuristic for the gate matrix layout problem in vlsi design	1994	-6.761959264346218	10.104262319130996	2779182
2779257	EDA	concurrent error detection in nonlinear digital circuits using time-freeze linearization	1997	-5.391946646984973	11.049432842232752	2779284
2779856	EDA	low-power test generation by merging of functional broadside test cubes	2014	-5.5460872078134	11.096369274841605	2779883
2779874	EDA	sat-based redundancy removal	2018	-5.924586879860146	11.061941210935057	2779901
2780188	EDA	partial detectability profiles	1990	-5.520065799614407	10.714457772144804	2780215
2780410	Visualization	a simplified summation array for cellular logic modules	1974	-6.938832425931572	10.205760598073706	2780437
2780434	EDA	a double-layer genetic algorithm for gm-c filter design	2010	-5.446379778407744	9.665037886676267	2780461
2780437	EDA	design of a switch-level analog model for verilog	2008	-5.310260269456507	11.281072604171815	2780464
2780814	AI	fault dictionary compression and equivalence class computation for sequential circuits	1993	-5.630185484417219	10.807219497364004	2780841
2781433	EDA	a new representation for faults in combinational digital circuits	1972	-5.6899561134338725	10.3070611727514	2781460
2781531	EDA	two tests for the linearity of sequential machines	1965	-6.843173901711007	9.4154781512422	2781558
2781738	EDA	parity-scan design to reduce the cost of test application	1993	-5.721019752153213	11.199240643499923	2781765
2781801	EDA	delay testing for non-robust untestable circuits	1993	-5.66001283626064	10.671208473911335	2781828
2781862	EDA	engineering a memetic algorithm from discrete cuckoo search and tabu search for cell assignment of hybrid nanoscale cmol circuits	2016	-5.656989474005907	9.471474089667293	2781889
2781943	EDA	predicting signal degeneration and gate compatibility in logic circuits	1963	-6.203206286610526	10.178697667580064	2781970
2781992	EDA	interpolating functions from large boolean relations	2009	-5.688603178745206	9.646459581204752	2782019
2782108	EDA	automated design of analog circuits starting with idealized elements	2006	-5.612833360003452	10.619131542275033	2782135
2782645	AI	efficiently exploiting symmetries in real time dynamic programming	2007	-6.258495482655918	9.512298432006077	2782672
2782871	EDA	scan chain ordering to reduce test data for bist-aided scan test using compatible scan flip-flops	2010	-5.755214992889004	11.169639834529564	2782898
2783275	EDA	cost reduction in nearest neighbour based synthesis of quantum boolean circuits.	2008	-6.941196557421026	10.352679949347422	2783302
2783455	EDA	symmetry detection for incompletely specified functions	2004	-6.745661043478981	9.8647762759038	2783482
2783509	Logic	on exploring alternatives for transition verification	2012	-6.10694862482907	9.485233691680149	2783536
2783599	EDA	on concurrent multiple error diagnosability in linear analog circuits using continuous checksum	1998	-5.5554169088946255	10.491168140597116	2783626
2783849	Theory	a statistical theory of digital circuit testability	1990	-6.44768517078546	10.460338620095245	2783876
2784021	EDA	on accelerating path delay fault simulation of long test sequences	2008	-5.491909496007117	10.46817399343265	2784048
2785159	AI	checking experiments for sequential machines	1974	-5.553996051102475	9.798073644113552	2785186
2785647	EDA	self-dual duplication for error detection	1998	-5.906295263881034	10.582806286094332	2785674
2787115	Robotics	multiobjective design optimization of a nano-cmos voltage-controlled oscillator using game theoretic-differential evolution	2015	-5.8172133375987976	9.62481860860712	2787142
2787243	EDA	functional vector generation for combinational circuits based on data path coverage metric and mixed integer linear programming	2004	-5.857161680781967	10.390361451755718	2787270
2789058	EDA	a constructive genetic algorithm for gate matrix layout problems	2002	-5.950678849955572	9.74047351225089	2789085
2790086	EDA	on the role of hardware reset in synchronous sequential circuit test generation	1994	-5.545728326817236	10.520874318228307	2790113
2790531	EDA	accelerated fault simulation by propagating disjoint fault-sets	1988	-5.30072375586265	10.592279063045403	2790558
2790834	EDA	fixed points for multi-cycle path detection	2009	-6.009214479953815	11.09243088349076	2790861
2791335	EDA	a complexity analysis of sequential atpg	1996	-5.633938404969138	10.429767294722776	2791362
2792256	EDA	optimization of clifford circuits	2013	-6.976176679915129	10.241831466767328	2792283
2792314	ML	partitioning approach to find an exact solution to the fitting problem in an application-specific epld device	1993	-7.059794284884116	10.972202753484904	2792341
2792646	EDA	a comprehensive approach to the partial scan problem using implicitstate enumeration	2002	-5.526006858997391	10.317288812827268	2792673
2793228	Logic	handshake controller for 3-alternative conditional transition	2016	-5.816431226614983	10.809775962961858	2793255
2793323	EDA	parasitic-aware optimization and retargeting of analog layouts: a symbolic-template approach	2008	-6.711470785099995	11.241918235902784	2793350
2793972	EDA	automatic test generation using quadratic 0-1 programming	1990	-6.628696557930491	10.106737607734061	2793999
2794309	EDA	built-in test generation for synchronous sequential circuits	1997	-5.666003902819197	10.888315955519863	2794336
2794395	EDA	spades-ace: a simulator for path delay faults in sequential circuits with extensions to arbitrary clocking schemes	1994	-5.633354387323125	10.94532879988042	2794422
2794776	EDA	a self-timed implementation of boolean functions	1999	-6.137682175725366	10.450964209990312	2794803
2795049	Logic	functional synthesis via input-output separation	2018	-5.7011752855799775	9.653874184520316	2795076
2795304	Metrics	a systematic design of cellular permutation arrays	1989	-6.795730559612644	10.423872693757676	2795331
2795901	EDA	functional broadside tests for multistep defect diagnosis	2014	-5.366419956891922	10.577258706098279	2795928
2795906	EDA	i/o placement for fpgas with multiple i/o standards	2004	-7.113059034924966	11.06560672648892	2795933
2796818	EDA	integer programming models for optimization problems in test generation	1998	-5.998519692503807	10.210645823632783	2796845
2796909	EDA	an output encoding problem and a solution technique	1997	-6.199870779893625	10.456760640745252	2796936
2796956	Vision	"""comments on """"derivation of minimal complete sets of test-input sequences using boolean differences"""""""	1975	-6.436082729863078	9.508559160252007	2796983
2796995	EDA	optimal fpga mapping and retiming with efficient initial state computation	1999	-6.623905582800287	11.10936552673873	2797022
2797075	EDA	search space reduction for the non-exact projective npnp boolean matching problem	2017	-6.261917270744827	9.906967865476592	2797102
2798120	EDA	a transitive closure based algorithm for test generation	1991	-5.5401345445955865	10.251587730313126	2798147
2798332	EDA	reducibility of sequential test generation to combinational test generation for several delay fault models	2003	-5.576912032869849	10.49679279311265	2798359
2798603	EDA	on the selection of solutions in multiobjective analog circuit design	2015	-6.02050230129712	9.921493397255064	2798630
2799320	EDA	on minimizing hardware overhead for pseudoexhaustive circuit testability	1992	-5.788086360693117	10.718088575581712	2799347
2799486	EDA	timing analysis of combinational circuits using adds	1994	-5.91566735128579	10.620676750792331	2799513
2800044	EDA	a hierarchical approach to timing verification in cmos vlsi design	1991	-5.331972003657797	10.459287072534847	2800071
2801135	EDA	longest-path selection for delay test under process variation	2004	-5.714108053942024	10.923549981822012	2801162
2801414	EDA	application of bipartite graphs for achieving race-free state assignment	1995	-6.313286361873609	10.216555268359828	2801441
2803213	EDA	scalable min-register retiming under timing and initializability constraints	2008	-6.0602319972930125	11.210390438532352	2803240
2803227	EDA	fault detection and fault diagnosis techniques for lookup table fpgas	2002	-5.637654058113407	11.160441254067733	2803254
2803264	EDA	test generation for path delay faults using binary decision diagrams	1995	-5.6557040574644	10.294634558767088	2803291
2803776	Logic	bi-objective memetic evolutionary algorithm for automated microwave filter synthesis	2008	-5.790223836840813	9.506743185965126	2803803
2804257	EDA	the use of models of incompletely specified boolean functions in logical circuit synthesis based on vhdl descriptions	2013	-5.639592151364943	10.208204580256183	2804284
2804397	SE	path sensitization and sub-circuit partition of cut using t-distribution for pseudo-exhaustive testing	2004	-5.707332072811083	10.60730577300888	2804424
2804766	Vision	an a priori approach to the evaluation of signature analysis efficiency	1991	-5.802544112053233	10.545420587143564	2804793
2805112	Logic	a totally self-checking dynamic asynchronous datapath	2002	-5.58756515134565	9.985885117605749	2805139
2805157	EDA	symbolic-event-propagation-based minimal test set generation for robust path delay faults	2012	-5.658943463936509	10.581878422545943	2805184
2805241	EDA	improving the test quality for scan-based bist using a general test application scheme	1999	-5.614875892998638	10.73580404320337	2805268
2805798	EDA	optimal state assignment for finite state machines	1985	-5.959914131202457	10.164240319208302	2805825
2806665	SE	an industrial case study of sticky path-delay faults	2008	-5.410429094974222	11.19762477293145	2806692
2806979	EDA	on the c-testability of generalized counters	1987	-6.029417565338372	10.574093416129493	2807006
2807082	EDA	algorithms to select iddq measurement vectors for bridging faults in sequential circuits	2000	-5.589549522082146	10.881460649931855	2807109
2807212	EDA	efficient sat-based dynamic compaction and relaxation for longest sensitizable paths	2013	-5.832285997677492	10.930663343217228	2807239
2807834	EDA	feedback driven backtrace of analog signals and its application to circuit verification and test	1999	-5.336895775572955	10.765388842790113	2807861
2807957	EDA	modular design for symmetric functions using quantum quaternary logic	2013	-7.055788945160496	10.436410316315943	2807984
2808702	EDA	optimum clustering for delay minimization	1995	-7.2094838872669875	10.633632930364707	2808729
2809328	EDA	compact representations of logic functions using heterogeneous mdds	2003	-6.583260209614968	9.92777958414017	2809355
2809492	EDA	a new algorithm for retiming-based partial scan	1999	-5.727606051191522	10.918577588138607	2809519
2809493	AI	representations of logic functions using qrmdds	2002	-6.846076956666086	10.087187833963073	2809520
2809679	EDA	optimization of test power and data volume in bist scheme based on scan slice overlapping	2011	-5.970269884789965	11.251655257033002	2809706
2810135	EDA	a structural method for output compaction of sequential automata implemented as circuits	1999	-5.760460875746727	10.5354089020559	2810162
2810201	EDA	multiplex logic circuits	1969	-6.5724175563325575	10.537188105262107	2810228
2810824	EDA	solving the state assignment problem for signal transition graphs	1992	-5.569997168918708	9.906027278559325	2810851
2811366	PL	a system for heuristic modifications on pla - specifications	1996	-6.926919341986054	10.052635377880376	2811393
2811379	SE	pseudorandom test-length analysis using differential solutions	1996	-5.7411187169871685	10.587326344300386	2811406
2811829	EDA	psta-based branch and bound approach to the silicon speedpath isolation problem	2009	-5.693372310421967	11.179523356339695	2811856
2812299	Theory	transformation rules for cnot-based quantum circuits and their applications	2003	-7.083087741912928	9.858218531905658	2812326
2813171	EDA	study on test generation of sequential circuits based on particle swarm optimization and ant algorithm	2008	-5.375714092878172	9.63643879161678	2813198
2813251	EDA	evaluation and optimization of gpu based unate covering algorithms	2015	-6.782504986274768	10.314517507391079	2813278
2813599	Visualization	spectral fault signatures for single stuck-at faults in combinational networks	1984	-5.61471340116137	10.49906058531577	2813626
2813667	EDA	integrated layout synthesis for fpgas	1994	-6.83631100948134	11.25986254713274	2813694
2813776	Visualization	logical networks of flexible cells	1973	-7.013644697660983	9.757016628069355	2813803
2814114	EDA	at-speed path delay test	2015	-5.770553475903221	10.95677863368508	2814141
2814961	EDA	on achieving a complete fault coverage for sequential machines using the transition fault model	1991	-5.616814858008857	10.549164645898577	2814988
2815010	EDA	the ballast methodology for structured partial scan design	1990	-5.640487443595848	11.147706535787707	2815037
2815209	Embedded	synthesis of x-tolerant convolutional compactors	2005	-5.661750503984607	11.03491058686181	2815236
2815354	EDA	a fast sop minimizer for logic funcions described by many product terms	2009	-6.324399060135755	10.208046918019487	2815381
2815494	EDA	linear cofactor relationships in boolean functions	2006	-6.880009000438367	9.843995008648909	2815521
2815574	EDA	a robust general constrained random pattern generator for constraints with variable ordering	2012	-5.817375148097176	10.26332381067824	2815601
2815861	EDA	diagnosis of path delay faults based on low-coverage tests	2010	-5.340648836631322	10.932835360926797	2815888
2815996	Theory	three-state neumann neighbor cellular automata capable of constructing self-reproducing machines	1987	-6.590526373859825	9.824643131255474	2816023
2816621	EDA	application of fast dc analysis to partitioning hypergraphs	2007	-6.9108338281881645	10.757568698503869	2816648
2817454	EDA	diagnosis of small-signal parameters for broadband amplifiers through s-parameter measurements and sensitivity-guided evolutionary search	2004	-6.32145057862751	10.550685702202586	2817481
2818316	SE	compact test generation with an influence input measure for launch-on-capture transition fault testing	2014	-5.490199279680394	10.49748495347122	2818343
2818442	EDA	efficient test generation with maximal crosstalk-induced noise using unconstrained aggressor excitation	2010	-5.945251131638909	11.144344628033645	2818469
2818577	EDA	new efficient totally self-checking berger code checkers	1999	-6.049490973526585	10.43047664708937	2818604
2819739	Crypto	efficient decomposition of assigned sequential machines and boolean functions for pld implementations	1995	-6.620799635056634	9.992947957814037	2819766
2819765	EDA	calculation of unate cube set algebra using zero-suppressed bdds	1994	-6.959436118143788	9.855223236907252	2819792
2820191	EDA	minimal shift counters and frequency division	1993	-6.733453022056056	10.923259715738011	2820218
2820279	Logic	mining complex boolean expressions for sequential equivalence checking	2010	-5.335192064422052	9.53698722983984	2820306
2820518	EDA	communication based multilevel synthesis for multi-output boolean functions	1994	-6.634095496521937	10.065419707070467	2820545
2821597	EDA	atpg-based grading of strong fault-secureness	2009	-5.334712576150416	11.160512731455785	2821624
2822289	EDA	scan-cell reordering for minimizing scan-shift power based on nonspecified test cubes	2010	-5.786557519220118	11.271552923166293	2822316
2822381	EDA	path delay fault diagnosis in combinational circuits with implicitfault enumeration	2001	-5.41274258842187	10.566911388385376	2822408
2823245	EDA	selection of test nodes for analog fault diagnosis in dictionary approach	2000	-6.007226803034463	10.173598303213168	2823272
2823798	EDA	identification of single gate delay fault redundancies	1992	-5.5497939134547565	11.106374228394207	2823825
2825056	EDA	a method for minimization design of two-level logic networks using multiplexer universal logic modules	1994	-6.226702354609883	10.548313086571467	2825083
2825220	EDA	efficient and accurate statistical analog yield optimization and variation-aware circuit sizing based on computational intelligence techniques	2011	-6.278016256365119	10.502405455254443	2825247
2825251	Embedded	fault folding for irredundant and redundant combinational circuits	1973	-5.337805559248825	10.219802402098196	2825278
2825923	HCI	design of multiple-output networks using time domain multiplexing and shared multi-terminal multiple-valued decision diagrams	1998	-6.930484035085195	10.325976372341538	2825950
2826026	Theory	consistency and observability invariance in multi-level logic synthesis	1989	-6.51525082016236	9.94849217645333	2826053
2826325	EDA	multi-level logic minimization across latch boundaries	1990	-6.327289951752879	10.558847435862862	2826352
2826674	EDA	a parallel test pattern generation algorithm to meet multiple quality objectives	2011	-5.8031712083783145	10.801211766080069	2826701
2827023	EDA	a new test vector search algorithm for a single stuck-at fault using probabilistic correlation	2014	-5.752280145198919	10.452012955071721	2827050
2827223	EDA	test vector minimization during logic synthesis	1990	-5.766713944204813	10.591901111855185	2827250
2827373	Vision	sequential-machine realization using feedback shift registers	1964	-6.649762647054232	9.896173474682527	2827400
2828160	EDA	a characterization of some asynchronous sequential networks and state assignments	1971	-6.271040504622777	9.852190958203737	2828187
2828757	EDA	using hasse diagrams to synthesize ternary quantum circuits	2012	-7.020279536234199	10.088770761061928	2828784
2829509	EDA	a quick generation method of sequence pair for block placement	2005	-6.9698618244155774	10.90964186027992	2829536
2829940	EDA	synthesis of reversible logic circuits	2003	-7.124928407056142	10.455820157766869	2829967
2830882	Logic	logic circuit design for testability using orthonormal expansions	1995	-6.404206042057954	10.248489946085806	2830909
2831986	EDA	make it reversible: efficient embedding of non-reversible functions	2017	-7.170154916564077	10.155637669013831	2832013
2832108	EDA	path hashing to accelerate delay fault simulation	1994	-5.3497096137847455	10.7649467860255	2832135
2832291	SE	a novel method to improve the test efficiency of vlsi tests	2002	-5.637988978022263	10.750734954257775	2832318
2832848	EDA	bist-oriented test pattern generator for detection of transition faults	2003	-5.750979866966139	10.823053542208388	2832875
2832957	EDA	a new method for generating tests for delay faults in non-scan circuits	1992	-5.543008536151831	10.696662576013942	2832984
2833198	EDA	improved cube list based cube pairing approach for synthesis of esop based reversible logic	2014	-6.6213712561311615	10.412625915775935	2833225
2833455	EDA	comparison between random and pseudo-random generation for bist of delay, stuck-at and bridging faults	2000	-5.573058420498805	11.260681292199685	2833482
2833906	EDA	multiple fault testing in systems-on-chip with high-level decision diagrams	2015	-5.362414752853901	10.437813935511382	2833933
2833949	EDA	regularity extraction via clan-based structural circuit decomposition	1999	-6.308978634835055	9.938774581928142	2833976
2834065	EDA	area-efficient high-coverage lbist	2014	-5.561007390879339	11.108492720756345	2834092
2834296	AI	the multiple variable order problem for binary decision diagrams: theory and practical application	2001	-5.5527280674264565	10.086847814883647	2834323
2834796	EDA	a computer program for the synthesis of combinational switching circuits	1961	-6.947836294732044	9.76166646411291	2834823
2834812	SE	condensed linear feedback shift register (lfsr) testing&#8212;a pseudoexhaustive test technique	1986	-5.440316334518942	10.855715648433444	2834839
2834996	EDA	multi-frequency test generation for incipient faults in analog circuits based on the aliasing measuring model	2018	-5.41803514080738	10.820894216803774	2835023
2835041	AI	and/or reasoning graphs for determining prime implicants in multi-level combinational networks	1997	-6.186809772331246	9.921489234269481	2835068
2835187	EDA	post-optimization design centering for rf integrated circuits	2004	-6.593583686060947	11.043203667407584	2835214
2835527	AI	a synthesis of sub-optimal decision programs	1995	-6.270457490536659	10.173198790847973	2835554
2836160	EDA	possibilistic worst case distance and applications to circuit sizing	2007	-6.630545944073945	10.992777076258653	2836187
2836216	EDA	nearly-2-sat solutions for segmented-channel routing	2016	-6.926559331496015	10.398683070673718	2836243
2837056	Arch	r70-15 realization of sequential machines with threshold elements	1970	-6.3839023323732285	9.9882567191808	2837083
2837681	EDA	an improved algorithm for protocol validation by extended circular exploration	1993	-5.524164679536854	10.360309098995618	2837708
2837685	EDA	improving the efficiency of bdd-based operators by means of partitioning	1999	-6.313891547959781	9.701496329204613	2837712
2837771	EDA	generalized modular design of testable m-out-of-n code checker	1995	-6.088890460313901	10.244970731720292	2837798
2837955	EDA	c-testable one-dimensional ilas with respect to path delay faults: theory and applications	1998	-6.063600684325845	10.721292470924578	2837982
2838403	EDA	increasing output compaction in presence of unknowns using an x-canceling misr with deterministic observation	2008	-5.6489241747218655	11.034715732065143	2838430
2838640	ML	on-chip compression of output responses with unknown values using lfsr reseeding	2003	-5.6932032147188965	10.935145885888176	2838667
2838653	EDA	integrating symbolic techniques in atpg-based sequential logic optimization	1999	-5.4057330757627575	10.15030475805442	2838680
2838744	EDA	logic bist with scan chain segmentation	2004	-5.814482724513639	11.054021160201097	2838771
2838958	EDA	scan-chain reordering for minimizing scan-shift power based on non-specified test cubes	2008	-5.830615427305039	11.157368153717874	2838985
2839289	EDA	low-cost fault localization and error correction for a signed digit adder design utilizing the self-dual concept	2015	-5.791279734104236	11.048964346923432	2839316
2839654	EDA	antirandom test vectors for bist in hardware/software systems	2012	-5.687578860412903	10.293664544982745	2839681
2840499	EDA	component characterization and constraint transformation based on directed intervals for analog synthesis	1999	-5.7522420275748685	10.065663936339783	2840526
2840674	Robotics	signal probability calculations using partial functional manipulation	1993	-5.8324308602248065	10.787659214171043	2840701
2841109	EDA	a bist scheme based on selecting state generation of folding counters	2005	-5.8361124612967785	10.96126970203527	2841136
2841881	Logic	parallel algorithm for finding modules of large-scale coherent fault trees	2015	-6.672766188031283	9.719447691349846	2841908
2842146	EDA	compatible class encoding in roth-karp decomposition for two-output lut architecture	1995	-6.5840353790624775	10.429780064751336	2842173
2842740	EDA	theory of the in-circuit observation of vlsics using autocorrelation functions	2009	-5.679574513590878	9.890800019353296	2842767
2843239	EDA	circuit partitioned automatic test pattern generation constrained by three-state buses and restrictors	1996	-6.087701523947419	10.993940319121798	2843266
2843293	EDA	effcient approaches to overcome non-convexity issues in analog design automation	2012	-6.767920762240054	11.170562127018547	2843320
2843786	EDA	on the intrinsic complexity of logical transformation problems	2018	-5.938277414472318	10.023321786961146	2843813
2843838	EDA	broadside and functional broadside tests for partial-scan circuits	2011	-5.538608400181642	10.60110693166393	2843865
2844251	EDA	optimization of area in digital fir filters using gate-level metrics	2007	-7.135929198543772	11.066621625161698	2844278
2844293	EDA	a cppll hierarchical optimization methodology considering jitter, power and locking time	2006	-5.906379774976622	10.052833082633564	2844320
2844329	EDA	a mixed mode bist scheme based on reseeding of folding counters	2001	-6.029300630607832	10.718121192252372	2844356
2845001	HCI	synthesizing for scan dependence in built-in self-testable desings	1993	-5.432164056917912	11.261723080175175	2845028
2845558	EDA	automatic translation of quantum circuits to optimized one-way quantum computation patterns	2014	-6.96901489198194	10.31827788409828	2845585
2846052	EDA	an efficient polarity optimization approach for fixed polarity reed-muller logic circuits based on novel binary differential evolution algorithm	2017	-6.299790251161264	10.32195110234066	2846079
2846148	Logic	lec: learning driven data-path equivalence checking	2013	-5.6799772793037935	9.751625108074547	2846175
2846963	Visualization	spectral fault signatures for internally unate combinational networks	1983	-5.798575622154338	10.360153171275881	2846990
2847108	EDA	structural rewriting in xor-majority graphs	2019	-6.636305899585588	10.231320321151943	2847135
2847355	Arch	representations of two-variable elementary functions using evmdds and their applications to function generators	2008	-7.156285054396328	10.055820216788488	2847382
2847368	Theory	top: an algorithm for three-level optimization of plds	2000	-6.917041620698668	10.289227416131007	2847395
2848315	EDA	functions for quality transition-fault tests and their applications in test-set enhancement	2006	-5.52677746544246	10.582828282017344	2848342
2848772	EDA	optimum routing of multicast streams	1994	-7.0389182036879205	10.304773995810974	2848799
2848908	EDA	on decomposition of kleene tdds	1997	-6.33884050762395	9.834113665541759	2848935
2849030	EDA	functional broadside templates for low-power test generation	2013	-5.500562056680423	11.016208864801738	2849057
2849134	EDA	a ga based simple and efficient technique to design combinational logic circuits using universal logic modules	2016	-6.775627005997407	10.868697144198926	2849161
2849600	EDA	structural simplification and decomposition of asynchronous sequential circuits	1968	-6.110547283495836	9.925499680270695	2849627
2849629	EDA	logic synthesis for fpgas based on cutting of bdd	2017	-6.2866270494691205	10.405207461124276	2849656
2849651	Arch	datapath and control for quantum wires	2004	-7.2108985921825095	10.57808216737552	2849678
2849962	EDA	the boundary matrix of threshold functions	1965	-5.94690583043259	11.11937535902302	2849989
2850345	EDA	partitioning algorithm to enhance pseudoexhaustive testing of digital vlsi circuits	2000	-5.371825400970417	11.205091705722092	2850372
2851547	EDA	minimal input solutions	1971	-6.942375274389943	9.735542677597943	2851574
2851587	SE	testing of multi-output circuits by means of signature analyzer	1993	-5.682332984825566	10.3430638348572	2851614
2851772	EDA	test data compression based on input-output dependence	2003	-5.9775842318090096	10.861498395499801	2851799
2852074	EDA	fault-tolerant asynchronous networks using read-only memories	1978	-6.074887058250228	10.093009376520321	2852101
2853457	EDA	area-efficient implication circuits for very dense lukasiewicz logic arrays	1992	-7.219872911610565	10.701917571491064	2853484
2853503	EDA	performance optimization for the cmos voltage reference circuit based on nsga-ii	2018	-5.826986446622428	9.636716668079456	2853530
2854157	Theory	a new tool for random testability evaluation using simulation and formal proof	1992	-5.523677069369545	10.427596842786519	2854184
2854699	EDA	clustering based pruning for statistical criticality computation under process variations	2007	-6.695495836221349	11.21831011739	2854726
2855155	Embedded	edge reduction for evmdds to speed up analysis of multi-state systems	2015	-6.411656774737297	9.834249650736352	2855182
2855935	EDA	compact test sets for industrial circuits	1995	-5.69282262918562	10.870986824415533	2855962
2856076	Arch	the design of a testable parallel multiplier	1990	-6.086012398645297	10.705921796254954	2856103
2856835	EDA	a simple and effective heuristic method for threshold logic identification	2018	-6.68172035764614	11.044274968411276	2856862
2857759	EDA	reversible logic synthesis of k-input, m-output lookup tables	2013	-6.96841321597023	10.255988393792318	2857786
2857876	EDA	automated analog circuit design using two-layer genetic programming	2007	-5.296492961067294	9.608304551665338	2857903
2860013	EDA	built-in reseeding for serial bist	2003	-5.4748883679030875	11.198930547518946	2860040
2860117	EDA	a new heuristic algorithm for reversible logic synthesis	2004	-6.468472069295634	10.129595000069994	2860144
2860382	EDA	a method of test pattern generation for multiple-valued pla's	1993	-5.516618003783392	10.829690461581688	2860409
2860476	EDA	delay and area optimization for fprm circuits based on mspso algorithm	2017	-5.690154048982657	9.760732340198855	2860503
2860498	EDA	algorithms to compute bridging fault coverage of iddq test sets	1997	-5.739224850242577	10.315051993895516	2860525
2860554	EDA	fault dictionary size reduction for million-gate large circuits	2007	-5.578389563918222	10.551272683755878	2860581
2860729	Logic	designing networks with error detection properties through the fault-error relation	1997	-5.433165446506064	10.46758280314045	2860756
2860802	Robotics	fault diagnosis in analog and mixed mode low testability system	2000	-5.371872125804044	10.652014161283141	2860829
2860821	EDA	partitioning circuits for improved testability	1991	-5.959783357179941	10.720679355449912	2860848
2861009	Embedded	an arithmetic module for efficient evaluation of functions	1978	-6.6465643738454006	10.215947362189477	2861036
2861201	EDA	on the saturation of $n$-detection test generation by different definitions with increased  $n$	2008	-5.5948117764487995	10.575706362549257	2861228
2861353	EDA	isomorphism elimination to enhanced design centering of analog circuits using ga and the regionalization method	2003	-5.920311418970343	9.980375833225906	2861380
2861429	EDA	efficient gate and input ordering for circuit-to-bdd conversion	2002	-6.299320742625168	10.173409041642174	2861456
2861690	Theory	on the complexity of terminal stuck-at fault detection tests for monotone boolean functions	1994	-6.259750084874232	10.22806610666987	2861717
2862226	EDA	plato: a tool for computation of exact signal probabilities	1993	-5.591812423334458	10.41439279450075	2862253
2862521	EDA	symbolic traversals of data paths with auxiliary variables	1994	-5.77112399113493	9.706019590386084	2862548
2865107	EDA	fpga placement improvement using a genetic algorithm and the routing algorithm as a cost function	2018	-6.226754127244825	11.062862958427786	2865134
2865438	Arch	a method to evaluate logic functions in the presence of unknown inputs using lut cascades	2004	-6.504952556736647	10.445945450979412	2865465
2865927	EDA	classification of sequential circuits based on /spl tau//sup k/ notation	2004	-5.860769921880354	10.001079570326487	2865954
2866533	Visualization	systematic procedures for realizing synchronous sequential machines using flip-flop memory: part ii	1970	-6.341817209996858	9.993383242091873	2866560
2866554	Logic	synchronous counters constructed entirely of j-k flip-flops	1976	-6.535716247222438	10.747874065218733	2866581
2867184	EDA	on the cascade implementation of multiple-output sparse logic functions	2011	-6.770862800999037	10.319165829336082	2867211
2867280	ML	error masking in compact testing based on the hamming code and its modifications	1995	-5.948553167377763	10.650970137381632	2867307
2867679	ML	a new multiple weight set calculation algorithm	2001	-5.934404430567737	10.68291107395856	2867706
2868190	EDA	test responses compaction in accumulators with rotate carry adders	1993	-6.145622067614423	10.732917922260189	2868217
2868395	EDA	invariant-strengthened elimination of dependent state elements	2008	-5.527403931077676	10.746936011310263	2868422
2868450	EDA	efficient realization of control logic in reversible circuits	2011	-5.6048775790468275	10.894305440702576	2868477
2870029	PL	on the capabilities of systolic systems	1991	-6.936341665777729	10.139814217752932	2870056
2870146	EDA	delay testing of digital circuits by output waveform analysis	1991	-5.5701542151528525	11.062229384040732	2870173
2870340	EDA	a testable static ram structure for efficient coverage of pattern sensitive faults	1992	-5.48011475831846	11.127402188057774	2870367
2871092	EDA	functional broadside tests with different levels of reachability	2007	-5.558279975491652	10.523560562079286	2871119
2871712	EDA	pattern sensitivity: a property to guide test generation for combinational circuits	1999	-5.371954817829229	10.93764006581425	2871739
2871781	ML	vlsi computations: from physics to algorithms	1987	-5.9562414316154815	10.761430025490155	2871808
2872661	EDA	set-cover heuristics for two-level logic minimization	2012	-6.9171164518837465	10.644419512981775	2872688
2873565	EDA	area targeted minimization method of finite state machines for fpga devices	2018	-6.192324268000742	10.311637211843099	2873592
2874001	Theory	implicit manipulation of polynomials using zero-suppressed bdds	1995	-6.606832576989299	9.663512131563099	2874028
2874369	EDA	systematic design methodology for robust genetic transistors based on i/o specifications via promoter-rbs libraries	2013	-5.422726264313068	9.49593195924506	2874396
2875168	ML	mapping constrained optimization problems to quantum annealing with application to fault diagnosis	2016	-5.570444057047577	9.820747594502043	2875195
2875213	NLP	linear finite state machine for ld ilas	1994	-6.029936250217235	10.663471788753137	2875240
2875321	Robotics	design of fuzzy plas using fuzzy decision diagrams	1995	-6.80164434589541	9.466546408353468	2875348
2875498	EDA	efficiently computing communication complexity for multilevel logic synthesis	1992	-6.703666130079541	10.143902972814207	2875525
2876081	EDA	boolean matching using binary decision diagrams with applications to logic synthesis and verification	1992	-6.071358052761876	10.087994141320165	2876108
2876270	EDA	an effective and flexible multiple defect diagnosis methodology using error propagation analysis	2008	-5.394325096197875	10.765455001103295	2876297
2877040	EDA	an analytical approach to floorplan design and optimization	1990	-7.133463832504506	11.134835144175424	2877067
2877134	EDA	automated synthesis of passive analog filters using graph representation	2010	-5.372726411945472	9.858846731459948	2877161
2877330	Theory	a quaternary decision diagram machine: optimization of its code	2010	-6.261220785266173	10.80261681764146	2877357
2877376	EDA	compact and complete test set generation for multiple stuck-faults	1996	-5.5854104733065055	10.391557457452254	2877403
2877403	EDA	fault detection for testable realizations of multiple-valued logic functions	2003	-6.3728142671191526	10.463067112339754	2877430
2877870	EDA	an efficient critical path tracing algorithm for designing high performance vlsi systems	1997	-5.508451701219159	10.90775126277799	2877897
2878131	EDA	a generalized definition of unnecessary test vectors in functional test sequences	2015	-5.418485202600535	10.505203341976236	2878158
2878999	EDA	hierarchical topological sorting of apparent loops via partitioning	1992	-5.724949003900638	9.903295242312588	2879026
2879256	EDA	algorithms for library-specific sizing of combinational logic	1990	-7.102961243014983	11.092890705289047	2879283
2879421	EDA	test vector embedding into accumulator-generated sequences: a linear-time solution	2005	-6.0351558262226455	10.487437681480039	2879448
2880016	EDA	transition count testing of cmos combinational circuits	1991	-5.750574418683796	10.683585878031936	2880043
2880223	Arch	arithmetic for a high-speed adaptive learning network element	1983	-6.665484994235566	10.613634524014593	2880250
2880453	SE	rtl dft techniques to enhance defect coverage for functional test sequences	2010	-5.303290418045526	11.09397958670576	2880480
2881185	EDA	integrated circuit optimization by means of evolutionary multi-objective optimization	2011	-5.895292844627976	9.998998086599274	2881212
2881804	EDA	dc_iatp : an iterative analog circuit test generation program for generating dc single pattern tests	1988	-5.334930461448802	11.051032170882637	2881831
2882014	EDA	designing polymorphic circuits with polymorphic gates: a general design approach	2007	-6.123617954850579	11.222032891650834	2882041
2882981	AI	on single-loop realizations of sequential machines	1967	-6.545507252321796	9.913959992681065	2883008
2883514	Visualization	asynchronous modular arbiter	1986	-6.19799653518854	9.834072514571837	2883541
2884520	EDA	practical public puf enabled by solving max-flow problem on chip	2016	-7.048588061196151	10.907073738159633	2884547
2884580	Logic	testability improvement during high-level synthesis	2003	-6.409627734241616	10.842202785273724	2884607
2884599	EDA	automated synthesis of configurable two-dimensional linear feedback shifter registers for random/embedded test patterns	2003	-5.741293550679415	11.142560991611907	2884626
2884911	Theory	on asymmetric invalidation with partial tests	1993	-5.884374394764952	9.701302848579193	2884938
2885107	EDA	a device-level placement with multi-directional convex clustering	2004	-6.946447842041946	11.112497392444864	2885134
2885271	EDA	an examination of algebraic test generation methods for multiple faults	1974	-5.528714931889333	10.32290157583751	2885298
2885301	EDA	an iterative area/performance trade-off algorithm for lut-based fpga technology mapping	1996	-6.714875732688695	11.15660738220818	2885328
2885449	EDA	aspects of digital evolution: geometry and learning	1998	-6.419606446669638	10.384281883515019	2885476
2885532	ML	constant testability of combinational cellular tree structures	1992	-6.6935640904373175	10.047455236835065	2885559
2885717	EDA	symbolic cover minimization of fully i/o specified finite state machines	1990	-6.296492785001731	9.906400301830306	2885744
2889352	EDA	high-level design verification using taylor expansion diagrams: first results	2002	-5.794896294073497	9.672149184973446	2889379
2889670	EDA	using flexibility in p-circuits by boolean relations	2015	-6.870693652706916	9.78164387467286	2889697
2890643	EDA	diagnostic test generation for silicon diagnosis with an incremental learning framework based on search state compatibility	2009	-5.384805811171737	10.635638451388212	2890670
2891120	EDA	towards multistage design of modular systems	2013	-6.852897693994326	9.479072859803793	2891147
2891499	EDA	using non-uniform crossover in genetic algorithm methods to speed up the generation of test patterns for sequential circuits	2002	-5.4584048791776105	10.07997195921523	2891526
2891511	Logic	guaranteed fault detection sequences for single transition faults in finite state machine models using concurrent fault simulation	1996	-5.559509304520754	10.526057476635552	2891538
2891776	EDA	a statistical optimization-based approach for automated sizing of analog cells	1994	-6.417518113873989	10.863393327946083	2891803
2892284	SE	a variable-length coding adjustable for compressed test application	2007	-6.009464503540603	11.243166971581717	2892311
2893338	EDA	an improvement on a theorem of e. f. moore	1965	-6.735939263854273	9.54932765299385	2893365
2893948	EDA	boolean analysis of mos circuits	1987	-5.761810984264736	10.600820345630149	2893975
2894218	EDA	efficient don't care computation for hierarchical designs	2006	-6.043715021261631	10.10334357880904	2894245
2894453	EDA	a don't-care based image circuit for function verification	2002	-5.662831590869065	10.524228217661744	2894480
2894923	EDA	using sat-based craig interpolation to enlarge clock gating functions	2011	-5.629933527950906	11.118353892200252	2894950
2895195	EDA	spin-test: automatic test pattern generation for speed-independent circuits	2004	-5.372153545471347	10.589591581868588	2895222
2895307	Graphics	irredundant disjunctive and conjunctive forms of a boolean function	1957	-6.827903343804438	9.705941280793503	2895334
2895343	EDA	on the circuit implementation problem	1992	-7.1039798011547335	10.887012430277533	2895370
2895610	EDA	symbolic design of combinational and sequential logic circuits implemented by two-level logic macros	1986	-6.259158765425885	10.168369020119604	2895637
2895763	EDA	synthesis of symmetric functions for path-delay fault testability	2000	-6.132777146172201	10.226790697590335	2895790
2895775	Vision	an approach to organizing microinstructions which minimizes the width of control store words	1976	-6.783191424837019	10.257176614200231	2895802
2895852	EDA	efficient exact spare allocation via boolean satisfiability	2005	-6.689438178580117	11.194597321675225	2895879
2895871	EDA	adaptive simulated annealing for standard cell placement	2005	-6.800441416817413	10.768855748267882	2895898
2896084	EDA	satisfiability models and algorithms for circuit delay computation	2002	-5.910273572541906	10.951948798318726	2896111
2896677	EDA	asynchronous two-level logic of reduced cost	2009	-6.077042548212702	10.634853878695552	2896704
2897273	EDA	a tabular minimization procedure for ternary switching functions	1966	-7.103023852988988	9.91211571237662	2897300
2897649	EDA	power electronic circuits design: a particle swarm optimization approach	2008	-5.673123003971538	9.379304380133158	2897676
2897723	EDA	a class of sequential circuits with combinational test generation complexity under single-fault assumption	2000	-5.920102872072724	10.408902182028788	2897750
2897861	Visualization	diagnose failures caused by multiple locations at a time	2014	-5.363653837066617	10.787213541793589	2897888
2898234	EDA	secure and testable scan design using extended de bruijn graphs	2010	-5.851779306024112	10.611214245203236	2898261
2898609	EDA	examples of models of the asynchronous circuits	2003	-5.514068267877956	9.9289995638275	2898636
2898902	EDA	bi-decomposition using boolean relations	2015	-6.646685642178304	10.343915703573812	2898929
2899166	Theory	results of the synthesis of optimal networks of and and or gates for four-variable switching functions	1979	-6.911617624306055	10.27413064810243	2899193
2899871	Theory	on totally self-checking checkers for separable codes	1977	-6.328984188706984	10.370661921083624	2899898
2899920	EDA	extended selective encoding of scan slices for reducing test data and test power	2009	-5.981060601283112	11.243811558932785	2899947
2900186	EDA	local encoding transformations for optimizing obdd-representations of finite state machines	2001	-5.730794232150542	9.6670652692508	2900213
2900548	EDA	partition of boolean functions ror realization with multithreshold threshold logic elements	1973	-7.041292260562675	10.162732122825672	2900575
2901938	EDA	node normalization and decomposition in low power technology mapping	1997	-6.4745881462512855	11.214792421261315	2901965
2902707	EDA	reduction of power consumption in scan-based circuits during testapplication by an input control technique	2001	-5.772440590736362	11.26780301548898	2902734
2902826	Logic	an improved layout verification algorithm (lava)	1990	-6.158855731520232	10.278079422967581	2902853
2902926	EDA	optimization of memory-constrained hybrid bist for testing core-based systems	2007	-5.541025784165387	10.697110346424708	2902953
2904230	EDA	method of diagnosing single bridging faults in combinational circuit	1991	-5.475551899298495	10.732233068264039	2904257
2904517	EDA	a method of diagnostic test generation for transition faults	2015	-5.447681326286678	10.707877874469915	2904544
2904712	Theory	is cut sequence necessary in dynamic fault trees?	2014	-6.19787653732379	9.662087267656807	2904739
2904908	EDA	selecting state variables for improved on-line testability through output response comparison of identical circuits	2010	-5.622959434568924	10.65254643262362	2904935
2904941	EDA	evolutionary approach to quantum and reversible circuits synthesis	2003	-6.632768321881166	10.122090327964496	2904968
2905142	EDA	efficient constrained encoding for vlsi sequential logic synthesis	1992	-5.891583106406282	9.465819723186993	2905169
2905189	EDA	combining gas and symbolic methods for high quality tests of sequential circuits	1999	-5.38003076958334	10.269374953416714	2905216
2905313	Arch	a study of trigger machines	1973	-6.484312615209437	9.845935998895392	2905340
2905660	EDA	the equations of the ideal latches	2004	-6.653240049937166	10.666035352401023	2905687
2905664	EDA	seed ordering and selection for high quality delay test	2010	-5.815088423854379	10.988738509427778	2905691
2906108	EDA	sat-based complete don't-care computation for network optimization	2005	-5.7259535870678935	10.08211146672379	2906135
2906303	EDA	performance-driven system partitioning on multi-chip modules	1992	-6.989139761242153	11.112174398594695	2906330
2906387	EDA	improved state assignment for burst mode finite state machines	1997	-5.897667243221939	10.172027372493073	2906414
2906587	EDA	exact grading of multiple path delay faults	2002	-5.416507024512981	10.469358147713162	2906614
2906780	EDA	minimum universal logic module sequential circuits with decoders	1977	-6.131873088343338	10.163727385129052	2906807
2906801	EDA	on wafer-packing problems	1993	-7.214921988444082	11.201756000522552	2906828
2906862	EDA	a fast testing method for sequential circuits at the state trasition level	1992	-5.5740303778401765	10.630876572964533	2906889
2907072	Theory	a three-level hierarchy of models for lattices of boolean functions	2017	-6.826074242388726	9.94338493375666	2907099
2908165	EDA	a diagnosis algorithm for extreme space compaction	2009	-5.2972437957544765	11.219957973968825	2908192
2908221	Crypto	design of a parity preserving reversible full adder/subtractor circuit	2018	-6.820634551636082	10.863041809385996	2908248
2908761	EDA	incremental test pattern generation	1993	-5.6465047301140885	10.477409292302227	2908788
2909306	NLP	fault detection effectiveness of weighted random patterns	1988	-5.733817943373803	10.596464979369301	2909333
2909335	EDA	complete test sets for logic functions	1973	-6.227815984004304	10.141675689370354	2909362
2910025	Logic	modular verification of multipliers	1996	-6.345446352938018	9.823961764328264	2910052
2910296	EDA	flowmap: an optimal technology mapping algorithm for delay optimization in lookup-table based fpga designs	1994	-7.165252960429034	11.030092352481503	2910323
2911115	EDA	pbmap: a path balancing technology mapping algorithm for single flux quantum logic circuits	2019	-6.724991803014853	11.165997741924066	2911142
2911432	EDA	an approxmimate algorithm for delay-constraint technology mapping	1999	-7.0163442610106825	11.115787738792934	2911459
2911879	EDA	richardson extrapolation-based sensitivity analysis in the multi-objective optimization of analog circuits	2013	-5.970349209028956	9.73202183181537	2911906
2912516	EDA	reducing test time in the high-volume production of analog circuits using efficient test-vector generation and interpolation techniques	2001	-5.426043549660842	11.003942955114743	2912543
2913540	EDA	general microprogram width reduction using generator sets	1981	-6.59078336767555	10.460681351510289	2913567
2914748	EDA	comparative analog circuit design automation based on multi-objective evolutionary algorithms: an application on cmos opamp	2015	-5.532194108227631	9.580207188549178	2914775
2915289	EDA	leveraging efficient parallel pattern search for clock mesh optimization	2009	-6.712099801802824	11.131327730476118	2915316
2915628	EDA	variable reordering and sifting for qmdd	2007	-6.96112954560237	10.095298418715547	2915655
2915778	EDA	fault testing for reversible circuits	2004	-5.815753033415008	10.918467787092156	2915805
2916519	EDA	a cycle-based synthesis algorithm for reversible logic	2009	-6.95251577544088	10.338850031981506	2916546
2916795	OS	fault detection in a testable pla with low overhead for production testing	1989	-5.647436525159099	10.631605675490748	2916822
2918515	EDA	a new class of cellular automata	2007	-6.107167343184327	10.590826444844977	2918542
2919298	EDA	built-in test for folded programmable logic arrays	1987	-5.841445917168068	10.601907019299922	2919325
2919795	EDA	domino logic synthesis system and its applications	2006	-6.380134824715119	11.225536052711076	2919822
2922927	EDA	the reversible network cascade based on reversible logic gate coding method	2009	-6.742176043246447	10.435075441628207	2922954
2923139	EDA	a new built-in self-test design for pla's with hligh fault coverage and low overhead	1987	-5.762158037584411	10.924404591764366	2923166
2923612	Security	restricted checking sequences for sequential machines	1973	-5.897587783233808	9.842271635638198	2923639
2924398	EDA	design methodology for optimization of analog building blocks using genetic algorithms	2001	-5.45800847965791	10.006001753198762	2924425
2925307	EDA	improving the proportion of at-speed tests in scan bist	2000	-5.753639999499419	11.084812156669669	2925334
2926382	EDA	efficient analog layout prototyping by layout reuse with routing preservation	2013	-5.308490959411467	10.740939435768533	2926409
2926458	EDA	techniques to prioritize paths for diagnosis	2010	-5.307992545257416	10.624327737642972	2926485
2927319	EDA	combined approach to place electronic computing equipment circuit elements	2015	-7.190572167255932	9.937727275507486	2927346
2927448	EDA	fast boolean minimizer for completely specified functions	2008	-6.406392050096552	10.039623060623443	2927475
2927930	SE	analog circuits fault detection using cross-entropy approach	2013	-5.69428769666904	10.783071044725096	2927957
2928078	EDA	characteristic faults and spectral information for logic bist	2002	-5.724172077475394	10.749436778338818	2928105
2928377	EDA	sifar: static test compaction for synchronous sequential circuits based on single fault restoration	2000	-5.638225625761643	10.560247641577668	2928404
2928492	EDA	asf: a practical simulation-based methodology for the synthesis of custom analog circuits	2001	-5.819524220059657	10.934991300090614	2928519
2928855	NLP	an efficient test generation algorithm based on search state dominance	1992	-6.1857448287649905	9.556453649973738	2928882
2929000	ML	how effective are compression codes for reducing test data volume?	2002	-6.3044834822657165	11.0155594017969	2929027
2929407	SE	test compaction with dynamic updating of faults for coverage of undetected transition fault sites	2017	-5.499912167754507	10.824871607434108	2929434
2931223	EDA	an economical scan design for sequential logic test generation	1989	-5.867429845437447	10.63169705778943	2931250
2931797	EDA	synthesis of minimal threshold logic networks	1965	-7.062388766364781	9.991012042536802	2931824
2931858	EDA	improving the quantum cost of nct-based reversible circuit	2015	-7.0038805643069395	10.285230643039746	2931885
2932271	EDA	set-theoretical constructions of boolean functions and theirs applications in logic synthesis	2010	-6.291289196982428	9.954554749691214	2932298
2932924	EDA	bdd representation for incompletely specified multiple-output logic functions and its applications to functional decomposition	2005	-6.699083200922209	10.324331433945387	2932951
2932949	EDA	on the generation of pseudo-deterministic two-patterns test sequence with lfsrs	1997	-5.958502239036477	10.521407586042258	2932976
2935232	EDA	a simulated annealing approach with sequence-pair encoding using a penalty function for the placement problem with boundary constraints	2003	-7.025215157018242	10.587999378117457	2935259
2935403	EDA	fast algorithms for static compaction of sequential circuit test vectors	1997	-5.652963911224573	10.271423053794878	2935430
2935736	AI	multi-objective evolutionary algorithms and pattern search methods for circuit design problems	2006	-5.7754297952818385	9.579261943542653	2935763
2935982	EDA	delay abstraction in combinational logic circuits	1997	-6.712890673559338	10.117859346850263	2936009
2935995	Arch	transistor circuitry for digital computers	1955	-7.108281604222179	10.23131541235682	2936022
2936043	EDA	a characterization of binary decision diagrams	1993	-6.812453352932472	9.867061329229443	2936070
2936126	Visualization	application of multithreshold elements in the realization of many-valued logic networks	1974	-6.775569448381374	9.960893845938537	2936153
2936630	EDA	a new coding method inspired by the generation process of graph for analog circuits automatic evolutionary design	2016	-5.352090553053007	9.715918748784167	2936657
2937197	EDA	space compaction of test responses using orthogonal transmission functions [logic testing]	2003	-5.770728759076762	10.559196732638227	2937224
2937248	SE	aliasing in multiple-valued test data compaction	1992	-6.758000484714096	10.354694994182497	2937275
2937760	EDA	a method for minimizing the number of internal states in incompletely specified sequential networks	1965	-6.863647926162276	9.664209154485398	2937787
2937781	EDA	design technique of i2l circuits based on multi-valued logic	1996	-6.403801513515223	10.771355718981402	2937808
2939529	SE	maximum likelihood estimation for yield analysis	1996	-5.579742236372352	11.147740742957044	2939556
2939780	Robotics	application of information theory to sequential fault diagnosis	1982	-6.209907588687794	9.950512578705009	2939807
2941157	SE	algorithms to select iddq measurement points to detect bridging faults	1996	-5.403590622205986	11.156005979304464	2941184
2941208	EDA	test function embedding algorithms with application to interconnected finite state machines	1995	-5.710556566735951	10.229924288010313	2941235
2941468	PL	evaluation of placer suboptimality via zero-change netlist transformations	2005	-7.170979085801684	11.168981486875674	2941495
2941575	DB	derivation of maximal compatibles using boolean algebra	1964	-7.0627533086466965	9.720781014813024	2941602
2943521	EDA	practical exact synthesis	2018	-6.611652240033313	10.463915362441158	2943548
2944076	DB	a useful skew tree framework for inserting large safety margins	2015	-6.005629887052801	10.648036598895512	2944103
2944221	EDA	a new heuristic for $n$ -dimensional nearest neighbor realization of a quantum circuit	2018	-7.1388918546204	10.37769854164732	2944248
2944339	EDA	test generation for specification test of analog circuits using efficient test response observation methods	2005	-5.3977878052171695	11.198017976855146	2944366
2945223	SE	a new technique for finding a generating family of siphons, traps and st-components. application to colored petri nets	1991	-6.96919692991145	9.518178322186747	2945250
2945359	EDA	partial reset and scan for flip-flops based on states requirement for test generation	1998	-5.516403507893362	10.743259493579119	2945386
2945492	EDA	hardware reduction for ram-based moore fsms	2014	-6.157250407053888	11.059067080378199	2945519
2945510	Embedded	qubit modeling digital systems	2014	-5.847507932909791	9.959118426591372	2945537
2945550	EDA	genetic algorithm as self-test path and circular self-test path design method	2018	-5.409647562521522	10.434451767060565	2945577
2945696	EDA	testable realizations for fet stuck-open faults in cmos combinational logic circuits	1986	-5.570698515791718	11.238785160539043	2945723
2946490	EDA	two-dimensional test data decompressor for multiple scan designs	1996	-5.696625532808512	10.993654729783671	2946517
2947698	EDA	evolutionary search for optimized lna components geometry	2014	-5.837189782067987	10.000187128897707	2947725
2948286	EDA	algebraic approach to arithmetic design verification	2011	-5.823606292425945	9.963865996150613	2948313
2948375	EDA	computing seeds for lfsr-based test generation from nontest cubes	2016	-5.625699463210758	10.562421545527805	2948402
2948783	EDA	a methodology for custom vlsi layout	1983	-6.229664060737001	10.975088510484444	2948810
2949188	AI	a heterogeneous multi-valued decision diagram machine for encoded characteristic function for non-zero outputs	2014	-7.183036401281932	9.759610260492934	2949215
2949585	EDA	circular bist with partial scan	1988	-5.604197339867637	10.843287660652322	2949612
2949957	Logic	prove that a faulty multiplier is faulty!?	2000	-7.154520561157504	9.875779044219383	2949984
2950175	EDA	three-level decomposition with application to plds	1991	-6.125390795464756	10.536652603185212	2950202
2950594	EDA	concurrent online testing of identical circuits using nonidentical input vectors	2005	-5.550609448536391	10.676736915009084	2950621
2950694	Theory	pseudorandom arrays for built-in tests	1986	-5.889549009830987	10.781121542868505	2950721
2951197	EDA	timing-driven n-way decomposition	2009	-6.339923543735571	11.08396771367292	2951224
2951507	EDA	on test generation for interconnected finite-state machines: the input sequence propagation problem	1996	-5.500691919346008	10.195029218580894	2951534
2951658	EDA	bsssn: bit string swapping sorting network for reversible logic synthesis	2010	-7.155041823704692	10.770325522904864	2951685
2951739	EDA	defect-oriented test scheduling	1999	-5.917174903071022	10.819055883096313	2951766
2952810	EDA	interconnect test pattern generation algorithm for meeting device and global sso limits with safe initial vectors	2004	-5.609553802028349	10.722348529694477	2952837
2953328	EDA	improved monitoring-path selection algorithm for suspicious timing error prediction based timing speculation	2015	-5.694031332108332	11.220579071691704	2953355
2953423	Arch	an optimization system with parallel processing for reducing common-mode current on electronic control unit	2010	-5.845066507575472	9.692766091746009	2953450
2953456	EDA	test generation for path delay faults based on learning	1993	-5.435989884366064	10.657969055677512	2953483
2953572	EDA	cellular automata based synthesis of easily and fully testable fsms	1993	-5.391822544034216	10.947499896500359	2953599
2955462	EDA	a functional approach to efficient fault detection in iterative logic arrays	1994	-6.702632037628683	9.854489447164642	2955489
2955792	EDA	hierarchical partitioning	1996	-6.80821547412886	11.044987920624942	2955819
2956242	EDA	a neural network algorithm for testing stuck-open faults in cmos combinational circuits	1993	-5.689385310498764	10.857397306345227	2956269
2956284	EDA	eb tester fault localization algorithm for combinational circuits by utilizing fault simulation and test pattern sequence for eb tester	2000	-5.6445267132157095	10.626225909488145	2956311
2956291	EDA	fsm decomposition revisited: algebraic structure theory applied to mcnc benchmark fsms	1991	-6.145977980955213	9.80523308253636	2956318
2956357	EDA	mogamap and dynpack: multi-objective mapping and packing algorithms for optimization of area, performance and power consumption in fpgas	2014	-6.093501904255972	11.13731939958411	2956384
2956738	EDA	timing verification using statically sensitizable paths	1990	-5.484060759678456	10.42596465267337	2956765
2956895	EDA	what is the cost of delay insensitivity?	1999	-5.492521499838894	10.87397204387156	2956922
2957263	EDA	automatic test generation for analog circuits using compact test transfer function models	2001	-5.320229846334178	10.948873394122598	2957290
2957442	Theory	computational analysis of counter-based schemes for vlsi test pattern generation	2001	-7.040334453792815	10.533584645015367	2957469
2959076	EDA	statistical timing analysis for latch-controlled circuits with reduced iterations and graph transformations	2012	-6.578601866271996	11.257275945580961	2959103
2959119	Logic	enhancing realistic fault secureness in parity prediction array arithmetic operators by i/sub ddq/ monitoring	1996	-5.877653343487313	10.773244607269792	2959146
2959132	EDA	minimization of the expected path length in bdds based on local changes	2004	-6.235233719627214	11.187732969950185	2959159
2959539	EDA	probabilistic fault detection and the selection of measurements for analog integrated circuits	1998	-5.704956780426665	11.09732337149817	2959566
2961093	EDA	efficient board interconnect testing using the split boundary scan register	1993	-5.6361910929289065	10.978435725373487	2961120
2961662	Arch	enhanced identification of strong robustly testable paths	2007	-5.433093804021087	11.010658047840456	2961689
2961682	SE	heuristic minimization of boolean relations using testing techniques	1990	-6.197743503959322	10.025027742803582	2961709
2961785	EDA	a new test generation methodology using selective clocking for the clock line controlled circuits	1994	-5.477900195589597	11.252078766784656	2961812
2962025	Theory	a unified framework for race analysis of asynchronous networks	1989	-5.558483347407655	10.488499663761024	2962052
2962721	Visualization	discussion of some flaws in the classical theory of two-level minimization of multiple-output switching networks	1968	-6.929197240770823	9.899541797690524	2962748
2962770	EDA	on-chip dynamic signal sequence slicing for efficient post-silicon debugging	2011	-5.535019484721642	11.143265191117463	2962797
2962865	EDA	a study of composition schemes for mixed apply/compose based construction of robdds	1996	-6.1485738947561055	10.056089618755342	2962892
2963115	EDA	function-based test generation for (non-robust) path delay faults using the launch-off-capture scan architecture	2007	-5.509366482349575	10.565119437222203	2963142
2963136	EDA	improved reachability analysis of large finite state machines	1996	-5.3612162060413535	10.036450614668718	2963163
2964758	PL	the application of a sequence notation to the design of systolic computations	1989	-6.669882968867888	9.65300240669294	2964785
2965000	EDA	test pattern generation for combinatorial multi-valued networks based on generalized d-algorithm	1997	-6.752289734126989	9.897398032264324	2965027
2965580	ML	an algorithm for the disjunctive decomposition of switching functions	1970	-7.138918976031422	9.542606619314617	2965607
2965667	Visualization	some aids to the detection of hazards in combinational switching circuits	1969	-5.399676304060276	10.04714681600927	2965694
2965752	EDA	simultaneous vt selection and assignment for leakage optimization	2003	-7.21211033744401	11.078283231050355	2965779
2965784	Robotics	analysis of digital systems using a new measure of system diagnosis	1979	-5.388977401877567	9.966415544237204	2965811
2966399	EDA	placement based multiplier rewiring for cell-based designs	2008	-6.542165359383228	10.710343914077317	2966426
2966468	EDA	concurrent on-line testing of identical circuits through output comparison using non-identical input vectors	2004	-5.5507032925062765	10.76105368578034	2966495
2966567	EDA	exact routing for digital microfluidic biochips with temporary blockages	2014	-5.921543441904012	9.397696117149195	2966594
2966578	Arch	a comparison of heterogeneous multi-valued decision diagram machines for multiple-output logic functions	2011	-6.6395957342460905	10.132937160147632	2966605
2967140	EDA	switch-level delay test	1999	-5.5025839495009565	10.822648263845814	2967167
2967320	EDA	compressed skewed-load delay test generation based on evolution and deterministic initialization of populations	2013	-5.612645370264474	11.092303513872961	2967347
2967391	EDA	applying fuzzy logic to the design, verification and analysis of binary hardware circuits	2015	-5.5744190040505615	9.810721044806485	2967418
2967682	Robotics	generation of optimal transition count tests	1978	-5.920354544191499	10.384614776652413	2967709
2967776	SE	fast antirandom (far) test generation	1998	-5.575644118557012	9.59726501254784	2967803
2967841	EDA	an implication-based method to detect multi-cycle paths in large sequential circuits	2002	-5.506651490397255	10.810483976416274	2967868
2967938	EDA	a novel method of synthesizing reversible logic	2011	-6.6148513301267275	10.51764017186006	2967965
2967999	Crypto	bit-level and word-level polynomial expressions for functions in fibonacci interconnection topologies	2001	-6.792525063210357	10.177496585877408	2968026
2968015	EDA	counterexample-guided choice of projections in approximate symbolic model checking	2000	-5.7050207849322625	9.99513392830564	2968042
2969026	EDA	a robust over-the-cell channel router	1993	-5.7267419695028865	10.052646727997056	2969053
2969642	EDA	fault diagnosis of logical circuits	1969	-5.355445949923019	10.930510834989526	2969669
2969672	EDA	path criticality computation in parameterized statistical timing analysis	2011	-6.361369095155768	11.131864225775276	2969699
2969791	EDA	a test methodology for finite state machines using partial scan design	1992	-5.635512094407639	10.71572980258356	2969818
2970047	EDA	technology mapping of speed-independent circuits based on combinational decomposition and resynthesis	1997	-6.19998230379484	10.234672868820226	2970074
2970603	PL	negative radix transformation algorithms and a sequential logic machine for bidirectional binary implementation	1977	-6.707011500630252	10.135423562912102	2970630
2971127	EDA	a new test generation model for broadside transition testing of partial scan circuits	2006	-5.662879621564697	10.69273543449003	2971154
2971245	Embedded	embedding game of life into a simple asynchronous cellular automaton	2014	-6.173601949882532	10.1941872757256	2971272
2971336	EDA	implementation of a test generation algorithm for hardware fault diagnosis in asynchronous sequential circuits	1995	-5.579760089035826	10.514092449168093	2971363
2971429	EDA	recursive bipartitioning of bdds for performance driven synthesis of pass transistor logic circuits	2001	-6.5908012640007225	10.85192320242951	2971456
2971474	Embedded	a linear-time algorithm to find modules of fault trees	1996	-7.010261416993327	10.143645887007876	2971501
2971773	EDA	an algorithm for bi-decomposition of logic functions	2001	-6.360155891242392	10.20801080555543	2971800
2974381	EDA	genetic synthesis: performance-driven logic synthesis using genetic evolution	1991	-5.36463066724683	10.312459083164066	2974408
2974462	EDA	fast fault simulation for extended class of faults in scan path circuits	2010	-5.385717723988003	10.743482025250573	2974489
2974987	EDA	a diagnostic test generation procedure for combinational circuits based on test elimination	1998	-5.414253515251403	10.703183162012957	2975014
2975251	EDA	test pattern generation with restrictors	1993	-5.518200885821629	10.509977925790006	2975278
2975391	EDA	post-placement rewiring and rebuffering by exhaustive search for functional symmetries	2005	-6.875665623991528	11.262561831878061	2975418
2975463	EDA	optimal hardware pattern generation for functional bist	2000	-5.750609932119454	10.912209360884312	2975490
2975714	Theory	linear algorithms for two cmos layout problems	1986	-7.011032024098769	10.934944771030164	2975741
2975907	Logic	implicit verification of structurally dissimilar arithmetic circuits	1999	-6.5191186007853865	9.639987879088476	2975934
2976087	EDA	on the capability of delay tests to detect bridges and opens	1997	-5.3425301323422385	11.278749975117892	2976114
2976325	EDA	fast synthesis of threshold logic networks with optimization	2016	-6.730462344785724	10.813667809189802	2976352
2977658	EDA	slicing floorplans with handling symmetry and general placement constraints	2014	-7.182887328235547	11.258592352494556	2977685
2977800	Theory	on periodicity of states in linear modular sequential circuits (corresp.)	1959	-5.574317990886927	9.57400456999986	2977827
2978567	EDA	in&out: restructuring for threshold logic network optimization	2017	-6.383346538617546	10.97802646387326	2978594
2979304	EDA	incremental synthesis for engineering changes	1991	-5.59346396229694	10.377469936205944	2979331
2979816	EDA	kl-cut based digital circuit remapping	2012	-6.422717894912987	10.640490559031802	2979843
2979849	Vision	simplification of the covering problem for multiple output logical networks	1966	-7.092976533653481	10.041460540590704	2979876
2980321	EDA	derivation and refinement of fan-out constraints to generate tests in combinational logic circuits	1986	-5.588903061100629	10.367543647489283	2980348
2980468	EDA	about robustness of test patterns regarding multiple faults	2012	-5.500196700693731	10.393913706677033	2980495
2981574	EDA	test data compression using four-coded and sparse storage for testing embedded core	2010	-5.784160655276742	11.26766743223317	2981601
2982215	EDA	resynthesis and retiming for optimum partial scan	1994	-6.2304224806119874	10.94431045737952	2982242
2982487	EDA	a two-phase fault simulation scheme for sequential circuits	1998	-5.346108346971029	10.709184326652915	2982514
2982755	Visualization	bypass switching for cellular cascades	1970	-5.974891712970211	10.574336169490387	2982782
2983490	ML	applications of zero-suppressed decision diagrams	2014	-6.819424219296766	9.858567850317792	2983517
2983595	EDA	efficient minimization of fully testable 2-spp networks	2006	-6.893293000670695	10.433593995779331	2983622
2984051	DB	bi-decompositions of multi-valued functions for circuit design and data mining applications	1999	-6.163608984368858	9.58524556178859	2984078
2984573	EDA	multilevel logic synthesis of symmetric switching functions	1991	-6.945437210829714	9.924618032296653	2984600
2984715	EDA	satisfiability-based layout revisited: detailed routing of complex fpgas vis search-based boolean sat	1999	-5.880362818940427	10.083693864351565	2984742
2985147	EDA	node addition and removal in the presence of don't cares	2010	-5.344272999856034	9.97559900204718	2985174
2985412	EDA	location of stuck-at faults and bridging faults based on circuit partitioning	1998	-5.410808192697085	10.8026947803388	2985439
2986259	EDA	exact two-level minimization of hazard-free logic with multiple-input changes	1992	-6.2413014779031615	10.315057614893224	2986286
2987106	EDA	logical redundancies in irredundant combinational circuits	1993	-6.137473793621824	10.381558542488866	2987133
2987306	EDA	one-dimensional search algorithms for hardware/software partitioning	2007	-6.54091962917946	10.049225160696565	2987333
2987742	EDA	an extended march test algorithm for embedded memories	1997	-5.3231608329237305	10.777062627298855	2987769
2987922	Logic	efficient realization of a threshold voter for self-purging redundancy	2001	-6.918850397946607	10.247451179111724	2987949
2988235	EDA	x-press: two-stage x-tolerant compactor with programmable selector	2008	-5.731477424802174	11.270871635316805	2988262
2989001	EDA	area recovery under depth constraint by cut substitution for technology mapping for lut-based fpgas	2008	-7.101117403114048	10.913816063948287	2989028
2989451	EDA	a fuzzy partitioning system	1995	-7.160633886930045	10.784680603944741	2989478
2990343	EDA	order statistics for correlated random variables and its application to at-speed testing	2013	-6.307122319770687	10.758835981401317	2990370
2990402	EDA	optimization of combinational logic circuits based on compatible gates	1993	-6.526956993452759	10.145964061104165	2990429
2990563	Visualization	synthesis of feed-forward mos networks with cells of similar complexities	1977	-6.4276118293033	10.57886312641211	2990590
2990712	Vision	minimal hardware multiple signature analysis for bist	1993	-5.4151113648930895	11.15787964509434	2990739
2990984	EDA	signature analysis for analog and mixed-signal circuit test response compaction	1998	-5.685056910445353	10.739061119643802	2991011
2991010	EDA	concurrently self-testing embedded checkers for ultra-reliable fault-tolerant systems	1996	-6.128156979292855	10.68781318888437	2991037
2991411	EDA	built-in self-test design for large embedded plas	1992	-5.5436157628493135	10.955661803680034	2991438
2991571	EDA	combinational circuit synthesis with time and component bounds	1977	-6.401262987137133	10.148611168711037	2991598
2992023	Arch	reduction of sizes of multi-valued decision diagrams by copy properties	2004	-7.092144213335582	9.97152378846683	2992050
2992173	EDA	isometric test data compression	2015	-5.731606109984548	11.268293224501713	2992200
2992345	EDA	local ratio cut and set covering partitioning for huge logic emulation systems	1995	-6.567845871526919	11.007741914310534	2992372
2992939	EDA	efficient boolean manipulation with obdd's can be extended to fbdd's	1993	-6.7238978813376455	9.652795800443467	2992966
2993271	EDA	a synthesis algorithm for 4-bit reversible logic circuits with minimum quantum cost	2014	-7.1610884644248785	10.826925508827317	2993298
2994444	EDA	fsm implementation in embedded memory blocks of programmable logic devices using functional decomposition	2002	-5.913504674853133	10.914694287578804	2994471
2994562	Theory	quick detection of faults in combinational networks designed in minterm format by computing a single novel parameter	2009	-5.882373778855874	10.431066273907266	2994589
2996009	SE	padloc: physically-aware defect localization and characterization	2017	-5.377444574146463	11.024089853764384	2996036
2996239	EDA	re-mapping for low power under tight timing constraints	1997	-6.619742819571665	11.28247478921507	2996266
2996678	EDA	minimum area retiming with equivalent initial states	1997	-6.631035587691097	10.862302221672662	2996705
2996794	EDA	cellular automata based test structures with logic folding	2005	-6.339300210036446	10.768348043160367	2996821
2996975	ML	optimal ordering of analog integrated circuit tests to minimize test time	1991	-5.826722296380107	11.003133559633763	2997002
2997188	EDA	design of a compact ternary parallel adder/subtractor circuit in quantum computing	2015	-7.1502992550683615	10.783353516035948	2997215
2997432	EDA	symbolic analysis based on graph transformations	2007	-6.101944382991271	10.068810461089779	2997459
2997995	EDA	automated passive filter synthesis using a novel tree representation and genetic programming	2006	-5.414190602396446	9.827192128045613	2998022
2998957	ML	calculatoin of multiple sets of weights for weighted-random testing	1993	-5.455527987759282	10.537071984812268	2998984
2999454	AI	introducing fault-tolerance to multiple-valued logic with error-correcting decision diagrams	2014	-6.341442775246191	9.881509856646492	2999481
3000143	EDA	efficent suboptimal state assignment for large sequential machines	1990	-6.107178603314751	10.109541327048417	3000170
3000265	SE	test set size minimization and fault detection effectiveness: a case study in a space application	1999	-5.368004360271839	10.107197496069213	3000292
3000891	Graphics	improved state assignment selection tests	1972	-5.8013301257072065	10.453873765525293	3000918
3000940	EDA	a multiple-valued logic approach to the design and verification of hardware circuits	2016	-5.741886002743242	9.828885907432523	3000967
3001532	EDA	parametric fault diagnosis of nonlinear analog circuits using polynomial coefficients	2010	-5.3314255401191915	10.586070011553664	3001559
3001946	AI	comparison among evolutionary algorithms and classical optimization methods for circuit design problems	2005	-5.674544410105004	9.714848518062393	3001973
3003283	SE	tailoring atpg for embedded testing	2001	-5.385089928785593	11.2146425233638	3003310
3003457	EDA	state encoding of finite-state machines targeting threshold and majority logic based implementations with application to nanotechnologies	2006	-5.309703677240281	10.030826008188113	3003484
3003807	EDA	cutpoint cellular logic	1964	-6.3857722331269535	10.879978829267788	3003834
3003833	EDA	a new fuzzy-clustering-based approach for two-way circuit partitioning	1995	-7.145320486248746	10.724416049419002	3003860
3004140	Arch	identification of redundant crosspoint faults in sequential plas with fault-free hardware reset	1999	-5.351355421387418	10.961457379790833	3004167
3004344	EDA	index generation functions: minimization methods	2017	-6.850855861996733	9.735044137920363	3004371
3004604	EDA	template-driven parasitic-aware optimization of analog integrated circuit layouts	2005	-6.555575453973142	11.228466257719457	3004631
3004756	EDA	simultaneous logic decomposition with technology mapping in fpga designs	2001	-6.6118581371388725	10.665604699196512	3004783
3004876	Logic	exact minimization of esop expressions with less than eight product terms	2004	-6.827192946928176	9.962991740764961	3004903
3005247	Logic	fold: extreme static test compaction by folding of functional test sequences	2015	-5.6754191938055865	10.568050458754543	3005274
3005540	Theory	a generalization of the theory of incompletely specified machines	1972	-6.472904768289808	9.7591906482088	3005567
3006688	EDA	on the guidance of reversible logic synthesis by dynamic variable reordering	2009	-6.528046561002742	10.16952867888268	3006715
3007175	AI	a method for approximate equivalence checking	2000	-7.0354257049050055	9.80566058414728	3007202
3007306	EDA	an alternative method of generating tests for path delay faults using n -detection test sets	2002	-5.70090049893763	10.6132058088404	3007333
3007603	Visualization	design of totally self-checking checker for 1-out-of-3 code	1984	-5.390083765647261	10.495176642368332	3007630
3008754	EDA	starbist: scan autocorrelated random pattern generation	1997	-5.747322773005968	10.991246181344957	3008781
3008897	EDA	combinational equivalence checking for threshold logic circuits	2007	-5.9937071395133446	10.41155905161058	3008924
3009109	EDA	analytic approach to nullor transformations for fet circuit synthesis. part i. nullator-norator tree transformations	2006	-5.993050075315923	9.972519792484826	3009136
3009329	EDA	a survey of path search algorithms for vlsi detailed routing	2017	-6.871881160046168	11.07817524819043	3009356
3009512	EDA	particle swarm optimization design of low-power multistage amplifier using gm/id methodology	2016	-5.850992937110944	9.70351274520748	3009539
3009919	EDA	sat-based {cnot, t} quantum circuit synthesis	2018	-6.234382334985387	9.991327871271624	3009946
3010808	EDA	decrease-radix design principle for carrying/borrowing free multi-valued and application in ternary optical computer	2008	-6.911811942385322	10.498819876187774	3010835
3011909	DB	new non-scan dft techniques to achieve 100% fault efficiency	2004	-5.417743561846264	10.986445133757869	3011936
3012651	Arch	output-bit selection with x-avoidance using multiple counters for test-response compaction	2014	-5.725816126805898	11.076398752176917	3012678
3014157	EDA	artificial bee colony for the standard cell placement problem	2013	-6.572350149787476	10.012185495663182	3014184
3014243	EDA	synthesis of asynchronous circuits for stuck-at and robust path delay fault testability	1997	-5.556478014654522	10.489963819463485	3014270
3014870	EDA	test vector overlapping based compression tool for narrow test access mechanism	2011	-5.7358607157407375	11.059789354410881	3014897
3015552	Metrics	state variable model for a class of multiprocessor systems	1991	-6.387703558244544	9.744380460335616	3015579
3016127	Embedded	on the use of counters for reproducing deterministic test sets	1996	-5.876536804825904	10.563617839246147	3016154
3017243	EDA	input test data volume reduction for skewed-load tests by additional shifting of scan-in states	2014	-5.679839443954845	11.087934215802699	3017270
3017310	EDA	accurate computation of field reject ratio based on fault latency	1993	-5.731553099001032	11.024170386490187	3017337
3017856	Robotics	design and fault diagnosis of cellular arrays realizing multiple-valued logic functions	1994	-5.361181130802707	10.660956180569194	3017883
3017920	EDA	on invalidation mechanisms for non-robust delay tests	2000	-5.381124320460389	11.047956003829906	3017947
3018802	EDA	improving the mapping of reversible circuits to quantum circuits using multiple target lines	2013	-6.734331520555536	10.284263660465198	3018829
3020509	Vision	the k1-map reduction for pattern classifications	1997	-7.138843436627255	9.777314491944608	3020536
3020706	EDA	reliability evaluation of flip-flops based on probabilistic transfer matrices	2010	-5.5916806326964785	11.024764008921185	3020733
3020754	EDA	fpga area reduction by multi-output function based sequential resynthesis	2008	-6.209288529870582	10.39456289950416	3020781
3020869	Theory	universal modules for bounded signal fan-out synchronous sequential circuits	1972	-6.799739464943102	10.131521357201187	3020896
3021517	EDA	robust analog circuit sizing using ellipsoid method and affine arithmetic	2007	-6.747756292466687	11.09779405068644	3021544
3021752	EDA	hybrid test data compression technique for soc scan testing	2005	-6.030415779089543	11.17701795252558	3021779
3022170	EDA	product transformation and heuristic exor-and-or logic synthesis of incompletely specified functions	2017	-6.83559439849258	10.11275956069434	3022197
3022323	EDA	efficient bist design for sequential machines using fif-fof values in machine states	2003	-5.677500765050815	10.768456809867796	3022350
3022488	EDA	a dynamic programming approach to the test point insertion problem	1987	-6.189127321280153	10.534312490154766	3022515
3023605	EDA	sibling-substitution-based bdd minimization using don't cares	2000	-5.444027253146119	10.2951521960316	3023632
3024509	EDA	minimal march-based fault location algorithm with partial diagnosis for all static faults in random access memories	2006	-5.693591317083767	10.681840729060326	3024536
3024770	EDA	algorithmic optimization of bdds and performance evaluation for multi-level logic circuits with area and power trade-offs	2011	-6.014743400576394	10.068356273372645	3024797
3024910	EDA	identification of delay measurable pdfs using linear dependency relationships	2010	-5.395477705848046	10.419740592833902	3024937
3025009	EDA	flags and algebra for sequential circuit vnr path delay fault test generation	1997	-5.587206392944827	10.44508898290744	3025036
3025046	EDA	on the realizability and synthesis of delay-insensitive behaviors	1995	-6.3003690227548494	9.793868275164302	3025073
3025583	EDA	functional broadside tests with incompletely specified scan-in states	2013	-5.508176654927511	10.411138191933324	3025610
3026889	EDA	approximate reasoning about logic circuits with single-fan-out unreliable gates	2014	-5.60195620541166	9.926301311836742	3026916
3027020	EDA	markov source based test length optimized scan-bist architecture	2009	-5.886773146222477	10.858172927667269	3027047
3027340	EDA	a method to derive compact test sets for path delay faults in combinational circuits	1993	-5.6905836644859535	10.48798393776127	3027367
3027545	Vision	an effective bist scheme for rom's	1992	-5.855676928040155	10.981033919266839	3027572
3027756	EDA	a nonlinear analytical optimization method for standard cell placement of vlsi circuits	2015	-7.217193878517701	10.99937955769532	3027783
3027782	EDA	simulation-based reusable posynomial models for mos transistor parameters	2007	-6.365481613573696	10.940501303226497	3027809
3028043	EDA	design automation of analog circuit considering the process variations	2013	-6.054466692897973	10.601844126318289	3028070
3028619	EDA	boolean matching using generalized reed-muller forms	1994	-6.725392825792327	9.879270633969345	3028646
3028867	EDA	design for testability and test generation for static redundancy system level fault-tolerant circuits	1989	-5.472493449055982	10.697673036975019	3028894
3029311	EDA	statistical ordering of correlated timing quantities and its application for path ranking	2009	-5.548466157112754	11.191656314517612	3029338
3029344	Theory	robust tests for parity trees	1990	-5.7919241441628015	10.725603660899383	3029371
3029515	EDA	subhunter: a high-performance and scalable sub-circuit recognition method with prüfer-encoding	2015	-6.494217080610232	10.530143490490477	3029542
3030391	EDA	a hierarchical technique for statistical path selection and criticality computation	2017	-6.170040499137747	10.83303806590086	3030418
3031413	Logic	error resilient obdds	2013	-5.652950810331559	10.30317096491074	3031440
3032377	EDA	a novel approach for automatic common-centroid pattern generation	2017	-6.748120083569129	11.080862913948385	3032404
3032405	EDA	provably optimal test cube generation using quantified boolean formula solving	2013	-6.023308565853036	9.732894764588497	3032432
3032610	EDA	estimators for logic minimization and implementation selection of finite state machines	1992	-5.8593245932845255	10.705370006013807	3032637
3032880	SE	evaluation of test metrics: stuck-at, bridge coverage estimate and gate exhaustive	2006	-5.372239789021807	11.227584190371964	3032907
3033642	ECom	transient behavior in iterative combinatorial switching networks	1961	-6.520947202448951	9.834366958613046	3033669
3034071	EDA	increasing testability by clock transformation (getting rid of those darn states)	1996	-5.4667318886443095	11.194470280822943	3034098
3034445	Theory	polybori: a framework for gröbner-basis computations with boolean polynomials	2009	-6.704640047278461	9.47771424154034	3034472
3034490	EDA	designing fault tolerant fsm by nano-pla	2009	-5.421084813057384	11.191212580798984	3034517
3034527	EDA	augmented sifting of multiple-valued decision diagrams	2003	-6.906876518316923	10.075048332643203	3034554
3035297	EDA	design of built-in test generator circuits using width compression	1998	-5.874785886435494	10.939193751467107	3035324
3035555	EDA	a binding algorithm in high-level synthesis for path delay testability	2013	-5.4450732319765045	10.982462151943269	3035582
3035602	SE	techniques for estimating test length under random test	1994	-5.9415372799002375	10.57967005832991	3035629
3035608	EDA	hyperneural network-an efficient model for test generation in digital circuits	1996	-6.550835144749299	10.295555912464232	3035635
3035727	EDA	a novel critical path heuristic for fast fault grading	1991	-5.5907330554202685	10.70078189302379	3035754
3035887	EDA	fault simulation using small fault samples	1991	-5.9087512335799905	10.90477376484426	3035914
3036095	EDA	periodic realization of synchronous sequential machines	1973	-6.670369307082474	9.775794541476154	3036122
3036705	AI	multiple reduction of variable dependency of sequential machines	1962	-6.776947704416113	9.49572068486922	3036732
3037253	EDA	a performance-driven placement algorithm with simultaneous place&route optimization for analog ics	1997	-6.97327292318395	11.121017554497024	3037280
3037345	EDA	a symbolic algorithm for low-power sequential synthesis	1997	-5.496822320208032	10.446643129781961	3037372
3038033	Theory	built-in generation of m -sequences with irreducible characteristic polynomials	2002	-6.1337267143297	10.652209624274473	3038060
3038337	EDA	an efficient method for generating exhaustive test sets	1995	-5.583489783167755	10.3973026099139	3038364
3038467	EDA	a flip-flop matching engine to verify sequential optimizations	2004	-5.305252735383756	10.312088588329242	3038494
3038639	EDA	a method for finding good ashenhurst decompositions and its application to fpga synthesis	1995	-6.534129691837734	10.222945654672698	3038666
3039122	Theory	almost sure diagnosis of almost every good element	1994	-6.048128582472793	10.392629126995557	3039149
3040954	EDA	synthesis of mapping logic for generating transformed pseudo-random patterns for bist	1995	-5.821870872237987	10.719940373059467	3040981
3041134	Embedded	hazard-based detection conditions for improved transition fault coverage of functional test sequences	2009	-5.475645514006912	10.776666360480435	3041161
3041724	EDA	a self-driven test structure for pseudorandom testing of non-scan sequential circuits	1996	-5.460289314675468	11.26637360672259	3041751
3043384	EDA	a practical design method for instruction decoder plas for microprogrammed controllers	1993	-6.052800213627767	10.763784717313321	3043411
3043623	Embedded	enhancing diagnosis resolution for delay faults by path extension method	2006	-5.418552656085998	10.807163850162814	3043650
3043639	EDA	improved sat-based boolean matching using implicants for lut-based fpgas	2007	-6.267210896754994	10.206601413118461	3043666
3043914	PL	towards efficient parameterized synthesis	2013	-6.28706087758155	10.008991129691957	3043941
3044015	EDA	cellular automata with large channel separations	2007	-6.335146413706883	10.93251656933582	3044042
3044597	EDA	tailor: a layout system based on trapezoidal corner stitching	1990	-6.645347994827191	11.113195692559238	3044624
3044668	EDA	a sat based test generation method for delay fault testing of macro based circuits	2011	-5.298484385067337	10.246831069264562	3044695
3045467	EDA	cell delay fault testing for iterative logic arrays	1996	-5.781153872108687	10.663669739630413	3045494
3045671	EDA	modified quine-mccluskey method	2012	-6.478185729952557	10.475135240895733	3045698
3045783	EDA	full sensitivity and test generation for multiple-valued logic circuits	1994	-5.6961877992505245	9.933612537419696	3045810
3046024	EDA	lower bound sifting for mdds	2000	-6.5341392551517306	9.887360650838248	3046051
3046064	EDA	a generalized control-flow-aware pattern recognition algorithm for behavioral synthesis	2010	-6.488951944846336	10.684213047981117	3046091
3046760	EDA	marsh:min-area retiming with setup and hold constraints	1999	-7.0277174651688	11.20198320149736	3046787
3047304	AI	multi-objective optimization and analysis for the design space exploration of analog circuits and solar cells	2017	-5.9508712068392935	9.884225825654113	3047331
3047923	Arch	an intermediate value theorem for sequential analog to digital converters without sample-hold	1965	-7.108964928360191	10.018085173541966	3047950
3048214	Logic	state persistence: a property for guiding test generation	2009	-5.64895322363807	10.517664266681226	3048241
3049140	EDA	efficient computation of dominators in multiple-output circuit graphs	2005	-6.32968203517457	10.161622261290113	3049167
3050359	EDA	on codes with summation of data bits in concurrent error detection systems	2014	-6.8583339993296395	10.886538653003893	3050386
3051579	EDA	coupling-aware functional timing analysis for tighter bounds: how much margin can we relax?	2017	-5.770791079827659	10.816303351833227	3051606
3051610	EDA	efficient static timing analysis using a unified framework for false paths and multi-cycle paths	2006	-5.543571170155543	10.554991253308504	3051637
3051973	EDA	area recovery under depth constraint for technology mapping for lut-based fpgas	2009	-6.961917362516703	10.965608139813027	3052000
3052658	EDA	a constraint driven technique for mos amplifier design	2016	-6.650339493519911	10.649945846578687	3052685
3052697	Theory	test compression using extended nonlinear binary codes	2018	-6.1312123623853365	10.922383308202367	3052724
3052972	EDA	digital circuit verification using partially-ordered state models	1994	-5.390810806386046	9.921413010614408	3052999
3053163	EDA	the effect of filling the unspecified values of a test set on the test set quality	2009	-5.588698077267699	10.755441167281045	3053190
3053803	EDA	dpals: a dynamic programming-based algorithm for two-level approximate logic synthesis	2015	-6.653128570926649	10.794804247946294	3053830
3053846	EDA	on n-detect pattern set optimization	2006	-6.9108084696500525	11.19791188678472	3053873
3054158	EDA	testable design of and-exor logic networks with universal test sets	2009	-6.169376058345848	10.643262829682307	3054185
3054449	EDA	logic optimization of unidirectional circuits with structural methods	2001	-5.661945229432582	10.537946644708873	3054476
3054456	EDA	the design of easily tastabel vlsi array multipliers	1984	-6.211897101125194	10.68464402583512	3054483
3054923	EDA	fast post-placement rewiring using easily detectable functional symmetries	2000	-7.04167150697132	10.95910046418274	3054950
3055759	EDA	on figures of merit in reversible and quantum logic designs	2009	-7.000418934565316	10.36406484706268	3055786
3055946	EDA	fpga technology mapping: a study of optimality	2005	-6.58770245530914	11.102996491297466	3055973
3056065	EDA	logic synthesis of multilevel circuits with concurrent error detection	1997	-5.945345787242809	11.0149725250946	3056092
3056401	EDA	synthesis of asynchronous sequential circuits with minimum number of delay elements	1967	-5.81838458907276	10.561998273268435	3056428
3057168	EDA	synthesis of bist hardware for performance testing of mcm interconnections	1998	-5.68712364837199	11.230260637433434	3057195
3057343	EDA	on the number of tests to detect all path delay faults in combinational logic circuits	1996	-5.5861717555386265	10.787244830318013	3057370
3057378	EDA	functional fault equivalence and diagnostic test generation in combinational logic circuits using conventional atpg	2005	-5.35998634991817	10.381616032619537	3057405
3057580	Arch	on the minimization of the width of the control memory of microprogammed processors	1979	-7.000038892329551	10.447279672775228	3057607
3057816	SE	test modification for reduced volumes of fail data	2017	-5.377588166053445	10.750404331262514	3057843
3058160	EDA	iterative refinement of computational circuits using genetic programming	2002	-5.8294629266243865	9.862623739053305	3058187
3058235	EDA	bist-guided atpg	2005	-5.632216863242253	11.001127754908076	3058262
3059126	EDA	an advanced minimization technique for multiple valued multiple output logic expressions using lut and realization using current mode cmos	2005	-6.79604027117761	10.827479239363802	3059153
3060213	EDA	approach to partially self-checking combinational circuits design	2004	-5.4663682639539735	10.628105339483977	3060240
3060280	EDA	dual-rail asynchronous logic multi-level implementation	2014	-6.4866078957917175	11.267428439503444	3060307
3060553	Theory	bounds on size of decision diagrams	1997	-6.885292485754343	10.043694705753252	3060580
3060909	EDA	hybrid routing for fpgas by integrating boolean satisfiability with geometric search	2002	-6.946968589621504	10.691835441661453	3060936
3062283	EDA	a new metaheuristc combining gradient models with nsga-ii to enhance analog ic synthesis	2013	-5.8695556591421125	9.898772823117826	3062310
3064233	EDA	circuit design from kronecker galois field decision diagrams for multiple-valued functions	1997	-7.075194015036553	10.115882817425113	3064260
3064719	AI	bitwise encoding of finite state machines	1994	-6.217679601795987	9.967165871151334	3064746
3065090	EDA	on random testing for combinational circuits with a high measure of confidence	1992	-5.564428901556755	10.957239648855927	3065117
3065352	EDA	a methodology for automatic transistor-level sizing of cmos opamps	2011	-6.025824838492923	10.885635907499488	3065379
3065721	HPC	a parallel multi-layer channel router on the hvh model	1993	-7.208182026654537	11.275672052302776	3065748
3066067	Logic	minimization of ternary reversible logic cascades using a universal subset of generalized ternary gates	2007	-6.7944840957842745	9.986712508315216	3066094
3066341	Logic	reversible logic circuit complexity analysis via functional decomposition	2016	-6.928397292693709	10.268990908382477	3066368
3066804	EDA	carlos: an automated multilevel logic design system for cmos semi-custom integrated circuits	1988	-6.126439102207137	10.220827404323453	3066831
3066815	EDA	iddq measurement based diagnosis of bridging faults in full scan circuits	1994	-5.40900592654207	10.745354103550142	3066842
3067178	EDA	on the computational power of linearly transformed bdds	2000	-6.551273204336168	9.742794357191128	3067205
3067194	EDA	particle swarm optimization based reversible circuit synthesis using mixed control toffoli gates	2013	-5.468981881649452	10.04040058240875	3067221
3067250	Robotics	nostradamus: a floorplanner of uncertain designs	1999	-6.166329355835012	11.168384928633888	3067277
3067780	EDA	bist hardware generator for mixed test scheme	1995	-5.640930374250148	11.091551029668834	3067807
3068472	EDA	area optimization of delay-optimized structures using intrinsic constraint graphs	2004	-6.877994903984188	10.836096689174216	3068499
3069499	Arch	revlib: an online resource for reversible functions and reversible circuits	2008	-6.334819088849846	10.277183034590037	3069526
3069523	EDA	an efficient algorithm for finding the k longest testable paths through each gate in a combinational circuit	2003	-5.878748310851684	10.893805826370409	3069550
3069694	EDA	implicit state enumeration of finite state machines using bdds	1990	-6.080376461804555	9.82193368355284	3069721
3069725	PL	compiling path expressions into vlsi circuits	1986	-6.841102500483397	9.745329985596717	3069752
3071120	EDA	evolutionary derivation of optimal test sets for neural network based analog and mixed signal circuits fault diagnosis approach	2009	-5.422433885297805	10.896517509982944	3071147
3071830	EDA	partial scan selection based on dynamic reachability and observability information	1998	-5.502264852729481	10.734970822882888	3071857
3071853	EDA	new ideas for solving covering problems	1995	-6.835822823823904	10.033454176271768	3071880
3072500	DB	design and implementation of counting networks	2013	-6.237367577451504	10.744964487919221	3072527
3073298	EDA	decoupled optimal design for power electronic circuits with adaptive migration in coevolutionary environment	2011	-5.54245701434161	9.381985334867764	3073325
3073450	Vision	weighted realizations of switching functions	1975	-7.088839748751576	10.433251035258227	3073477
3074788	EDA	quantum circuit simplification using templates	2005	-6.579611981616646	10.145517024093673	3074815
3074994	EDA	a non-scan approach to dft for controllers achieving 100% fault efficiency	2000	-5.484147329308685	10.84191460162796	3075021
3075104	EDA	self-testing and self-checking combinational circuits with weakly independent outputs	1992	-5.530909690456113	10.880885391602256	3075131
3075311	EDA	static test compaction procedure for large pools of multicycle functional broadside tests	2018	-5.593353026484755	10.739816726216226	3075338
3075745	EDA	a new approach to online testing of tgfsop-based ternary toffoli circuits	2012	-6.131031857801787	10.603740179812158	3075772
3076030	EDA	use of evolutionary algorithms for design optimization of power converters	2012	-5.892960058954588	9.68842845310492	3076057
3076646	EDA	generalized symmetries in boolean functions	2000	-6.329855530268884	9.718472124455172	3076673
3076818	ML	a time optimal robust path-delay-fault self-testable adder	1992	-6.235402907375652	10.562405775300787	3076845
3076867	SE	synthesized transparent bist for detecting scrambled pattern-sensitive faults in rams	1995	-5.505008259302651	11.141656244543178	3076894
3077539	Robotics	the influence of masking phenomenon on coverage capability of single fault test sets in pla's	1986	-5.56003619996696	10.796276488408331	3077566
3077953	EDA	optimum address pointer assignment for digital signal processors	2004	-6.862596141470191	10.732718120768551	3077980
3079474	EDA	test strategies for bist at the algorithmic and register-transfer levels	2001	-5.304195120253953	10.790709370624816	3079501
3079881	EDA	novel probabilistic combinational equivalence checking	2008	-5.545731652996283	10.632632726117436	3079908
3080469	EDA	reducing the number of variable movements in exact bdd minimization	2003	-5.524789922682346	9.767117983404225	3080496
3080785	EDA	switching activity analysis using boolean approximation method	1995	-6.238529943869443	11.116284923866337	3080812
3082212	EDA	pre-synthesis optimization of multiplications to improve circuit performance	2006	-6.4487571361764635	10.677241660258977	3082239
3084018	EDA	split circuit model for test generation	1988	-5.412716577558559	10.210554288804962	3084045
3084142	EDA	optimization techniques for two-dimensional placement	1984	-6.782003373152177	10.997017629156003	3084169
3084745	EDA	testing configurable lut-based fpga's	1998	-5.671186071907068	11.152542470369179	3084772
3084765	EDA	hidden markov and independence models with patterns for sequential bist	2000	-5.472094598636537	10.829529630964155	3084792
3084837	EDA	substituting transition faults with path delay faults as a basic delay fault model	2014	-5.570893160770155	10.808987819890051	3084864
3084994	EDA	placement and routing of boolean functions in constrained fpgas using a distributed genetic algorithm and local search	2006	-6.8330459564341925	10.812595272077811	3085021
3085433	EDA	state assignment for power optimization of sequential circuits based on a probabilistic pairwise swap search algorithm	2015	-5.988413360746588	10.220183054135598	3085460
3085675	EDA	fast path selection for testing of small delay defects considering path correlations	2010	-6.21361975205721	11.17786391863822	3085702
3087814	EDA	implementation of multiple-output functions using pqmdds	2000	-6.290602552943631	10.428028510518873	3087841
3088150	Arch	embedding space-constrained quantum-dot cellular automata in three-dimensional tile-based self-assembly systems	2017	-7.052649208730232	10.325475737283275	3088177
3088427	EDA	x-tolerant compression and application of scan-atpg patterns in a bist architecture	2003	-5.466457502286327	11.279432762104273	3088454
3088572	EDA	a deductive technique for diagnosis of bridging faults	1997	-5.535232614719881	10.430665272844804	3088599
3088817	Theory	hazard analysis of asynchronous circuits in muller-bartky's sense	1976	-5.341823208363117	9.994823576180618	3088844
3089253	Metrics	on the design of logic networks with redundancy and testability considerations	1974	-5.378498004002743	10.563455058311343	3089280
3090228	EDA	synthesis of majority expressions through primitive function manipulation	2018	-7.0447264124179485	10.462259153682727	3090255
3090460	Logic	novel synthesis method of mixed polarity reed-muller functions.	2005	-6.950771744487053	10.246710222018015	3090487
3090464	EDA	an efficient algorithm for sequential circuit test generation	1993	-5.5511831790287305	10.58933720541727	3090491
3090963	EDA	compacting mimola microcode	1987	-6.38904015736586	10.775179331273	3090990
3091431	SE	on the computation of common test data for broadside and skewed-load tests	2012	-5.62233035154351	10.673806204587333	3091458
3091437	Visualization	testing for faults in wiring networks	1974	-7.154547047556322	11.21238634990222	3091464
3091816	EDA	complete test-set generation for bridging faults in combinational-logic circuits	1986	-5.550577047021153	10.506444557895136	3091843
3092001	EDA	gate array layout automation: a tutorial	1981	-6.928486089521912	10.919038868767498	3092028
3092086	EDA	majority logic circuits optimisation by node merging	2017	-6.186540096195609	11.026948605262016	3092113
3092497	Theory	on designing a reconfigurable modular fault-tolerant binary tree architecture	1991	-5.754082775797845	9.878085913553534	3092524
3092793	EDA	signature analysis for test responses of sequential circuits	1999	-6.022454850524645	10.489234907674986	3092820
3093485	EDA	differential evolution and swarm intelligence techniques for analog circuit synthesis	2009	-5.455221860273077	9.485229439862312	3093512
3093873	Arch	analysis of noncoherent systems and an architecture for the computation of the system reliability	1993	-6.778670607174695	11.050873814630174	3093900
3094675	EDA	strategy of logic synthesis using mtbdd dedicated to fpga	2018	-6.0198897789452825	10.134114738152896	3094702
3094745	Vision	a study of the optimization of dc parametric tests	1990	-5.841608189516776	11.2625389295005	3094772
3094833	EDA	online missing/repeated gate faults detection in reversible circuits	2011	-5.765229741788871	11.184644833728374	3094860
3095254	EDA	coupling reverse engineering and sat to tackle np-complete arithmetic circuitry verification in ∼o(# of gates)	2016	-5.58471436101172	10.334271831475851	3095281
3095537	EDA	reds: resistance extraction for digital simulation	1987	-6.614154831530732	11.029783654494851	3095564
3096181	AI	efficient modeling of linear circuits to perform qualitative reasoning tasks	2000	-5.805258128566476	9.715319149532414	3096208
3096258	EDA	efficient overdetection elimination of acceptable faults for yield improvement	2012	-5.5066093205036895	10.880608296440084	3096285
3096299	SE	test pattern selection for defect-aware test	2011	-5.423690754225979	11.226834169440274	3096326
3096395	EDA	a delay fault model for at-speed fault simulation and test generation	2006	-5.524452911476616	10.845522596939128	3096422
3097023	EDA	built-in self-test for state faults induced by crosstalk in sequential circuits	2001	-5.7313439882698525	11.067671612113127	3097050
3097045	EDA	an exact optimization of two-level acyclic sequential circuits	1994	-6.5051493785307075	10.927336766360273	3097072
3097543	EDA	ternary decision diagrams with inverted edges and cofactoring - an application to discrete neural networks synthesis	1998	-6.154397231610751	9.889931295414682	3097570
3097688	Embedded	test-decompression mechanism using a variable-length multiple-polynomial lfsr	2003	-6.141399830844356	10.849557502679612	3097715
3098122	EDA	the performance study of two genetic algorithm approaches for vlsi macro-cell layout area optimization	2008	-6.333752351599608	10.224236615000683	3098149
3098432	EDA	test pattern compression based on pattern overlapping	2007	-5.82760929902951	11.094737105122379	3098459
3098583	Robotics	a non-scan dft method for controllers to achieve complete fault efficiency	1998	-5.475738306284972	10.851740827211684	3098610
3098863	Vision	a totally self-chicking error indicator	1985	-5.461815563707912	10.929060250597226	3098890
3098922	EDA	time-aware congestion-free routing reconfiguration	2016	-7.037033138697599	10.781545082853807	3098949
3099034	EDA	radio-frequency inductor synthesis using evolutionary computation and gaussian-process surrogate modeling	2017	-6.427146528698769	10.812073520659947	3099061
3099455	EDA	cascade scheme for concurrent errors detection	2006	-5.846396758361492	10.340289028399662	3099482
3099805	EDA	isomorph-redundancy in sequential circuits	2000	-6.133978788779956	10.179479849171264	3099832
3101758	Logic	extended bdd's: trading off canonicity for structure in verification algorithms	1991	-5.8351363893120025	9.844961102162724	3101785
3102492	EDA	an algebraic model of fault-masking logic circuits	1983	-6.84485163901179	9.908978797911098	3102519
3102805	EDA	on the design of 4-valued digital systems	1981	-5.905753520161022	10.511237388000108	3102832
3103045	EDA	online fault detection in reversible logic	2011	-6.2040079720512376	10.544275722686539	3103072
3103385	EDA	integrated approach to area-time tradeoff for built-in-self-test in vlsi circuits	1991	-6.218246108221457	11.139851143757234	3103412
3103638	EDA	gasbor: a genetic algorithm for switchbox routing in integrated circuits	1994	-6.073307609263789	9.826508788830084	3103665
3103646	EDA	on utilizing test cube properties to reduce test data volume further	2012	-5.708877785469718	11.093970387264068	3103673
3103649	Visualization	stuck-at fault tests in the presence of undetectable bridging faults	1984	-5.646630602972152	10.542405775086223	3103676
3103820	EDA	design and optimization of combinational digital circuits using modified evolutionary algorithm	2004	-5.3929130925818525	9.566516320086404	3103847
3103827	EDA	majority-inverter graph: a novel data-structure and algorithms for efficient logic optimization	2014	-6.3453317394750846	10.279146354787256	3103854
3104026	EDA	an efficient reduction of common control lines for reversible circuit optimization	2015	-6.026081155696343	10.485822441322863	3104053
3104167	EDA	a test-per-clock lfsr reseeding algorithm for concurrent reduction on test sequence length and test data volume	2012	-5.754733383557854	10.754971671148894	3104194
3104794	EDA	decomposition of finite state machines for area, delay minimization	1999	-6.246716680070585	10.535724206434232	3104821
3104931	EDA	programmable array realizations of synchronous sequential machines	1977	-6.296993738515591	10.063103951426855	3104958
3104995	EDA	a multivalued algebra for modeling physical failures in mos vlsi circuits	1985	-5.7845453727029135	10.863255858848154	3105022
3105535	EDA	an efficient and fast polarity optimization approach for mixed polarity reed-muller logic circuits	2016	-6.223531688622294	9.998647579441148	3105562
3106201	EDA	gate sizing for cell-library-based designs	2007	-6.332834322176902	11.18356174523403	3106228
3106319	SE	multiple fault analysis using a fault dropping technique	1991	-5.470381325142962	10.80298133884915	3106346
3107115	EDA	synthesis of autosymmetric functions in a new three-level form	2007	-6.902306666148963	10.146571737822553	3107142
3108171	EDA	analog circuit synthesis by superimposing of sub-circuits	2001	-5.822860926479723	10.800097512549424	3108198
3108401	EDA	determining the minimal number of lines for large reversible circuits	2011	-6.5016770805307065	10.537138284166284	3108428
3108469	Vision	realization of arbitrary logic functions by completely monotonic functions and its applications to threshold logic	1968	-7.090961314303125	9.710732388226493	3108496
3108626	HPC	a parallel distributed processing approach to vlsi global routing	1990	-7.1880884093132495	11.003185481109893	3108653
3109039	EDA	on the size and generation of minimal n-detection tests	2006	-5.92460606745688	10.279848051542956	3109066
3109717	EDA	a novel graph algorithm for circuit recognition	1995	-6.560568946610434	10.389269788531614	3109744
3109766	Logic	combinational verification based on high-level functional specifications	1998	-5.4871312629370745	10.24063496117695	3109793
3110596	EDA	easily testable implementation for bit parallel multipliers in gf (2m)	2006	-6.116744980800218	10.822452956114834	3110623
3110962	Theory	analysis of sorting algorithms	1973	-6.158896613132406	9.448876878527463	3110989
3111040	EDA	a technique for representing multiple output binary functions with applications to verification and simulation	2007	-6.688596857983731	10.1526922266858	3111067
3111083	Theory	circuit partitioning algorithms: graph model versus geometry model	1991	-7.097180486396023	10.652236970585703	3111110
3111493	EDA	using weighted scan enable signals to improve test effectiveness of scan-based bist	2007	-5.7767210147350285	10.896715507452061	3111520
3113109	Embedded	accumulator based test-per-scan bist	2004	-6.6384566198753845	10.919406048401676	3113136
3114806	NLP	hardware implementation of fuzzy logic in early days of “fuzzy” era	2015	-5.678682403899508	10.70488337794076	3114833
3114945	EDA	conflict driven scan chain configuration for high transition fault coverage and low test power	2009	-5.633379343226974	11.093592796416821	3114972
3114958	EDA	palmini-fast boolean minimizer for personal computer	1987	-6.8179223789044805	10.419642499616062	3114985
3115211	EDA	efficient dc fault simulation of nonlinear analog circuits: one-step relaxation and adaptive simulation continuation	1998	-5.509350166838957	10.890961048134956	3115238
3115456	EDA	tair: testability analysis by implication reasoning	2000	-5.4507438752886435	10.674546857989489	3115483
3115477	EDA	a path selection algorithm for timing analysis	1988	-5.895227379434946	10.984635604488748	3115504
3115711	EDA	a state assignment technique for sequential machines using j-k flip-flops	1974	-5.925807167172942	10.201209972989114	3115738
3116015	EDA	can redundancy enhance testability?	1991	-5.599821777760639	10.418988389262733	3116042
3116240	Crypto	fault detection in cvs parity trees: application in ssc cvs parity and two-rail checkers	1989	-5.962429697960409	11.005274120826078	3116267
3116571	EDA	a comparison of universal-logic-module realizations and their application in the synthesis of combinatorial and sequential logic networks	1982	-6.838578070322593	10.806991713532689	3116598
3116803	PL	graph layout using subgraph isomorphisms	2000	-5.906931230438638	9.940854386523826	3116830
3117281	EDA	easily testable nonrestoring and restoring gate-level cellular array dividers	1993	-6.247205600264912	10.970862528216395	3117308
3117675	EDA	toward efficient programming of reconfigurable radio frequency (rf) receivers	2014	-5.9504267698051825	9.706569317728404	3117702
3118126	EDA	a novel design approach of boolean functions with 2-input universal nand gates using µ-graph method	2008	-6.629836470652197	10.245862000053702	3118153
3118201	EDA	design of optimal cmos analog amplifier circuits using a hybrid evolutionary optimization technique	2018	-5.83154440635887	9.656520154842804	3118228
3118406	EDA	test point insertion with control points driven by existing functional flip-flops	2012	-5.6575759230204605	10.991159385515543	3118433
3119133	EDA	analog circuits soft fault diagnosis using rényi's entropy	2015	-5.5695485054850105	10.832919601799617	3119160
3119305	EDA	testable pla design with minimal overheads	1990	-5.626742566891181	10.589247233008187	3119332
3119898	EDA	states of sequential machines whose logical elements involve delay	1962	-6.8607741710760575	9.383857445500675	3119925
3119944	EDA	exhaustive test pattern generation with constant weight vectors	1983	-6.388050478854375	10.35602857388106	3119971
3120819	EDA	an application of functional decomposition in rom-based fsm implementation in fpga devices	2003	-5.903799058595525	10.923980595193507	3120846
3120850	EDA	optimization of sc σδ modulators based on worst-case-aware pareto-optimal fronts	2007	-5.946358246379888	10.015207459634556	3120877
3121526	EDA	automatic synthesis of speed-independent circuits from signal transition graph specifications	1996	-5.6255430243805815	10.31181722699509	3121553
3121827	EDA	automated optimization of scan chain structure for test compression-based designs	2016	-5.385008979439029	11.20519104073393	3121854
3122441	Visualization	design of a mutated adder and its optimization using ilp formulation	2005	-5.723983337949207	10.015349028698893	3122468
3123119	EDA	a beta model for estimating the testability and coverage distributions of a vlsi circuit	1993	-5.689075820965424	10.892033989945777	3123146
3123201	EDA	utilizing circuit structure for scan chain diagnosis	2013	-5.566350266173357	10.9835190167114	3123228
3123287	SE	improving the accuracy of defect diagnosis with multiple sets of candidate faults	2016	-5.43993866477179	10.547132325787333	3123314
3123470	EDA	definition and design of strongly language disjoint checkers	1988	-5.7380672179340415	10.069979337236212	3123497
3123798	EDA	fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods	2010	-6.391370036201738	11.164964115737668	3123825
3123922	EDA	analog design optimization by means of a tabu search approach	1994	-5.981834031024616	10.218539115340873	3123949
3124105	Visualization	a computer algorithm for minimizing reed-muller canonical forms	1987	-6.697800734040259	10.03418393443291	3124132
3124283	EDA	merging multiple fsm controllers for dft/bist hardware	1993	-6.217712799639964	10.878486401195829	3124310
3125052	SE	the weighted random test-pattern generator	1975	-5.720208955429071	10.657885002026747	3125079
3125399	AI	grouped genetic algorithm based optimal tests selection for system with multiple operation modes	2017	-5.369133079977008	10.117826242058394	3125426
3125660	AI	constrained atpg for broadside transition testing	2003	-5.530741896879437	10.569016034765507	3125687
3125948	EDA	a heuristic procedure for ordering mos arrays	1975	-6.685606046188294	10.928038581785982	3125975
3126362	Vision	adaptive universal fault-tolerant logic networks	1975	-6.719109669530523	9.605308063040509	3126389
3126605	EDA	multiple fault detection for combinational logic circuits	1975	-5.81691290753936	10.500729712326503	3126632
3126672	EDA	analysis of path delay fault testability for two-rail logic circuits	2009	-5.8032440502809965	10.841830829362467	3126699
3127452	Theory	universal delay-insensitive circuits with bidirectional and buffering lines	2004	-6.793041784398861	11.218548240608715	3127479
3128615	EDA	tolerance design of passive filter circuits using genetic programming	2005	-5.426934027469208	10.100430560055502	3128642
3129384	EDA	reduction of sizes of decision diagrams by autocorrelation functions	2003	-7.195711104218932	10.015042460450006	3129411
3130093	EDA	partitioned robdds-a compact, canonical and efficiently manipulable representation for boolean functions	1996	-6.562337383339004	9.847546115119076	3130120
3131090	EDA	a new reversible circuit synthesis algorithm based on cycle representations of permutations	2015	-6.8671510794195765	10.226125737508934	3131117
3131235	EDA	fdp: fault detection probability function for analog circuits	2001	-5.451238892150184	10.725273881397094	3131262
3131771	EDA	a multicycle test set based on a two-cycle test set with constant primary input vectors	2015	-5.723117655275883	10.724442489582183	3131798
3132319	EDA	timing verification of asynchronous sequential circuits with specifications - a method of reducing state transitions to be verified in detail	1996	-5.659400428426774	9.907703770509393	3132346
3132446	EDA	design and analysis of test schemes for algorithm-based fault tolerance	1990	-5.9461689804518985	9.443790106574536	3132473
3132701	Arch	extending path profiling across loop backedges and procedure boundaries	2004	-6.022158127313854	10.393303003819307	3132728
3133260	EDA	an efficient seeds selection method for lfsr-based test-per-clock bist	2002	-5.82009315101694	10.45683628019424	3133287
3133886	EDA	synthesis of reversible circuits using a moving forward strategy	2008	-6.607981358873973	9.959647763180632	3133913
3136811	AI	general design of reversible sequential machines based on reversible logic elements	2015	-6.900908356118232	9.98817618968117	3136838
3137525	EDA	partitioning algorithm to enhance vlsi testability	1998	-5.3891646062910805	10.966738412907645	3137552
3137785	Vision	p-functions-ternary logic functions capable of correcting input failures and suitable for treating ambiguities	1992	-6.964525432167523	9.57697475345351	3137812
3139040	EDA	test and diagnosis of analog circuits using moment generating functions	2011	-5.615745833806477	10.878314486356416	3139067
3139084	EDA	analysis of faults in reversible computing	2014	-5.6592622566011705	10.309944528804873	3139111
3139460	EDA	hamming distance based reordering and columnwise bit stuffing with difference vector: a better scheme for test data compression with run length based codes	2010	-6.039542525883603	11.254999003305798	3139487
3139510	EDA	synthesis of configurable linear feedback shifter registers for detecting random-pattern-resistant faults	2001	-5.772736918958466	11.238046019800768	3139537
3139769	EDA	efficient solution of systems of boolean equations	1996	-7.047631169193612	10.026690023121283	3139796
3139990	Logic	pla based synthesis and testing of hazard free logic	1995	-5.374943885833742	10.521766712488981	3140017
3140685	EDA	on selecting testable paths in scan designs	2003	-5.713667529860176	10.566882403895374	3140712
3140977	Visualization	a note on testing logic circuits by transition counting	1977	-5.705746784126776	10.531274668767056	3141004
3141327	EDA	troy: a tree-based approach to logic synthesis and technology mapping	1996	-6.9584689745084765	10.911154098732906	3141354
3141637	EDA	cube-packing and two-level minimization	1993	-6.760904335130106	10.541039868152644	3141664
3141804	EDA	a novel genetic algorithm with cell crossover for circuit design optimization	2009	-5.300140518511531	9.4914662089375	3141831
3142112	EDA	a unified approach to the synthesis of fully testable sequential machines	1991	-5.684099690494155	10.260074575999074	3142139
3142269	Logic	hybrid decision diagrams	1995	-6.322256141899331	9.810950240062112	3142296
3145996	EDA	a yield-enhanced global optimization methodology for analog circuit based on extreme value theory	2015	-6.033611344120893	10.162783825842695	3146023
3147103	Logic	towards and/xor balanced synthesis: logic circuits rewriting with xor	2018	-6.711053903573941	10.75348199372769	3147130
3148332	EDA	test pattern generation for path delay faults in synchronous sequential circuits using multiple fast clocks and multiple observations times	1994	-5.598149770063123	10.761799378038326	3148359
3148549	EDA	improved boolean function hashing based on multiple-vertex dominators	2005	-5.3221211425732555	10.015935012686247	3148576
3149117	EDA	deterministic algorithms for atpg under leakage constraints	2009	-5.819375846110983	11.239701267431307	3149144
3151391	EDA	an algorithm for nand decomposition under network constraints	1969	-6.843887842914159	10.091595283957496	3151418
3151636	EDA	a net-oriented method for realistic fault analysis	1993	-5.693531584843472	11.017803179742787	3151663
3152231	EDA	accumulator-based output selection for test response compaction	2012	-5.8731676399479475	11.169811241394507	3152258
3152609	EDA	an incremental placement algorithm for building block layout design based on the o-tree representation	2005	-6.889860852161942	10.94024719488818	3152636
3152664	AI	disjoint sum of product minimization by evolutionary algorithms	2004	-6.191287616234303	9.621204790317806	3152691
3154518	EDA	ddbdd: delay-driven bdd synthesis for fpgas	2008	-6.453744046440043	10.936827313573144	3154545
3154616	EDA	predicting the functional complexity of combinational circuits by symbolic spectral analysis of boolean functions	1995	-5.604381183069661	10.052450293513841	3154643
3154691	EDA	design of second-generation current conveyors employing bacterial foraging optimization	2010	-5.876772285849709	9.588496232487307	3154718
3155054	EDA	an enhanced iterative improvement method for evaluating the maximum number of simultaneous switching gates for combinational circuits	1997	-6.676596617254872	10.741762748729153	3155081
3155330	EDA	a digital system of simultaneous addition of several binary numbers	1968	-6.6111680080336495	10.187033426571592	3155357
3156807	Logic	universal multicode stt state assignments for asynchronous sequential machines	1979	-7.117891918741536	9.504248431740805	3156834
3156839	EDA	on the design of robust multiple fault testable cmos combinational logic circuits	1988	-5.419292859884248	11.211173838738992	3156866
3157597	EDA	optimization of the quine-mccluskey method for the minimization of the boolean expressions	2008	-6.010312525453397	10.144715587466113	3157624
3158825	Vision	loop-free threshold element structures	1969	-7.208578870366401	9.909037158169477	3158852
3159643	EDA	design for circuit quality: yield maximization, minimax, and taguchi approach	1990	-6.549754670013241	10.741004592056074	3159670
3160635	EDA	design of reversible synchronous sequential circuits using pseudo reed-muller expressions	2014	-6.4855430580501485	11.253955162940779	3160662
3160998	EDA	reduction of feedback loops in sequential circuits and carry leads in iterative networks	1962	-6.409600473654834	9.83086021034207	3161025
3161158	EDA	rf circuit synthesis using particle swarm optimization	2004	-5.311085330415983	9.6396632783241	3161185
3161209	EDA	recursive bi-partitioning of netlists for large number of partitions	2002	-5.370126744016108	9.741879888900186	3161236
3161212	EDA	on the completeness of the polymorphic gate set	2010	-5.776452583016463	10.36148399478752	3161239
3162266	EDA	polynomial time testability of circuits generated by input decomposition	1994	-5.821421632337812	10.244998808070493	3162293
3162634	EDA	sat-based atpg for zero-aliasing compaction	2017	-5.5894726024984625	10.754348345743194	3162661
3162869	EDA	robust delay-fault test generation and synthesis for testability under a standard scan design methodology	1991	-5.538717884735742	10.538704406199304	3162896
3163560	EDA	optimal and heuristic algorithms for solving the binding problem	1994	-6.910523614362861	11.086018829220698	3163587
3163881	Theory	easily testable realizations ror logic functions	1972	-6.382178100774044	10.431533483117102	3163908
3164370	EDA	resynthesis of combinational circuits for path count reduction and for path delay fault testability	1996	-5.592907275694292	11.009587734617265	3164397
3164555	HPC	design and implementation of a parallel weighted random pattern and logic built in self test algorithm	1999	-5.376244830095922	10.801376784757533	3164582
3164762	EDA	adolt-an adaptable on-line testing scheme for vlsi circuits	1999	-5.7343967195407854	10.729433403452589	3164789
3165274	EDA	an entropy measure for power estimation of boolean functions	1997	-5.949509908722267	11.034367306149639	3165301
3165351	SE	equivalence class verification and oracle-free testing using two-layer covering arrays	2015	-5.596188620915672	9.979090338887724	3165378
3165536	EDA	multifault and delay-fault testability of multilevel circuits	1995	-5.528623940156863	10.699789372221083	3165563
3165603	EDA	accelerate fpga routing with parallel recursive partitioning	2015	-6.687697196196328	11.02157062965412	3165630
3165910	SE	a succinct and efficient implementation of a 2^32 bdd package	2012	-5.308546068218979	9.56734213731991	3165937
3166490	EDA	analysis and measurement of fault coverage in a combined ate and bist environment	2004	-5.430669967868812	11.223780484655693	3166517
3166766	EDA	on diagnosis and diagnostic test generation for pattern-dependent transition faults	2001	-5.4350198954545	10.707536499280161	3166793
3167094	EDA	test pattern generation using boolean satisfiability	1992	-5.542780924269597	10.042885286485648	3167121
3167259	Crypto	multiple-seed tpg structures	2003	-6.310125560912812	10.645047997516397	3167286
3168815	EDA	bridging fault diagnosis to identify the layer of systematic defects	2009	-5.313001741327762	11.099830834513986	3168842
3169883	EDA	learning as applied to stochastic optimization for standard-cellplacement	2001	-5.403640199205039	9.66003420686034	3169910
3170303	EDA	accumulator-based bist approach for stuck-open and delay fault testing	1995	-6.186173161083998	10.851399117925354	3170330
3171111	Logic	vsop (valued-sum-of-products) calculator for knowledge processing based on zero-suppressed bdds	2005	-6.564517407175022	9.502769666563886	3171138
3171751	EDA	drc-based hotspot detection considering edge tolerance and incomplete specification	2014	-6.331515723132802	11.051469972460547	3171778
3172477	EDA	a multiway design-driven partitioning algorithm for distributed verilog simulation	2009	-6.831365991367153	10.921551466512922	3172504
3172800	EDA	fast calculation of exact minimal unate coverings on both the cpu and the gpu	2013	-7.030576209552407	10.417591652291085	3172827
3172806	EDA	efficient minimization of multiple-valued decision diagrams for incompletely specified functions	2003	-6.430371046575358	10.038570415540367	3172833
3172948	EDA	hyperactive faults dictionary to increase diagnosis throughput	2008	-5.5327401683737385	11.000808949780517	3172975
3173058	EDA	ternary threshold logic	1963	-7.133357506896656	9.675850574554104	3173085
3173182	EDA	speeding up verification of rtl designs by computing one-to-one abstractions with reduced signal widths	2001	-5.2994297489845605	10.001539202441602	3173209
3173204	EDA	high-level synthesis for orthogonal sca	1997	-5.453651506724013	11.221227518528616	3173231
3173506	EDA	time-space test response compaction and diagnosis based on bch codes	2009	-5.740710776623527	10.718163513316302	3173533
3174227	EDA	robust gate sizing by uncertainty second order cone	2010	-6.825095419757282	11.15005368326637	3174254
3174758	EDA	system decomposition, partitioning, and integration for microelectronics	1968	-5.417105412635611	10.86060671225738	3174785
3175081	EDA	two-pattern test capabilities of autonomous tpg circuits	1991	-5.92630486552097	10.576655716104618	3175108
3175188	EDA	sequential spectral atpg using the wavelet transform and compaction	2006	-5.8388897010871865	10.61131763516167	3175215
3175598	EDA	accumulator-based compaction of test responses	1993	-6.138836376921754	10.704310509834958	3175625
3175713	EDA	functional test generation for path delay faults	1995	-5.7191574866408335	10.464127597019859	3175740
3176473	EDA	replace: an incremental placement algorithm for field programmable gate arrays	2009	-6.540472836524326	11.259229587977801	3176500
3176792	EDA	inferring assertion for complementary synthesis	2011	-5.840978637066892	10.198370762340852	3176819
3176873	EDA	code transformation in sequential machines	1965	-6.838438474515879	9.748945859874024	3176900
3177159	NLP	efficient translation of statecharts to hardware circuits	1999	-5.590541821056603	10.157123291140547	3177186
3177273	EDA	generalised threshold gate synthesis based on and/or/not representation of boolean function	2010	-6.8880548718327	10.332143625846774	3177300
3177279	EDA	quantum circuit compilers using gate commutation rules	2019	-6.0269595301258665	10.230268571508157	3177306
3177533	EDA	area and search space control for technology mapping	2000	-6.697611040473768	10.764210061428292	3177560
3178214	EDA	evolvable systems in hardware design: taxonomy, survey and applications	1996	-6.201519850967987	10.654344008439177	3178241
3178819	EDA	groebner basis based formal verification of large arithmetic circuits using gaussian elimination and cone-based polynomial extraction	2015	-5.7121364244000254	9.886609570946883	3178846
3178940	EDA	a multiway partitioning algorithm for parallel gate level verilog simulation	2008	-6.514528713314999	10.778073630608109	3178967
3178979	EDA	diagnosing realistic bridging faults with single stuck-at information	1998	-5.304246359921581	10.804685588503707	3179006
3179274	EDA	generalized cofactoring for logic function evaluation	2003	-6.7085582565017425	10.076853632586284	3179301
3179312	EDA	a novel seed selection algorithm for test time reduction in bist	2009	-5.824194087579078	10.87536811354526	3179339
3179819	Crypto	realization of arbitrary logical functions using majority elements	1963	-7.105840216326653	10.065390566547553	3179846
3179841	EDA	a cellular array for multivalued logic functions	1978	-7.021557725615951	9.499798386050472	3179868
3179858	EDA	sequential optimisation without state space exploration	1997	-5.5224352497310205	10.2568358804663	3179885
3180356	EDA	an exact algorithm dealing with shared signals in the go methodology	2001	-7.104945718304108	9.586843740975393	3180383
3180459	EDA	unfaithful glitch propagation in existing binary circuit models	2013	-5.32181763049633	9.463957977179476	3180486
3181138	EDA	an incomplete scan design approach to test generation for sequential machines	1988	-5.5049535696816445	10.408908855935245	3181165
3182054	Visualization	on the minimization of wordwidth in the control memory of a microprogrammed digital computer	1983	-6.351992763881079	10.183979087727804	3182081
3182698	EDA	improvements on the detection of false paths by using unateness and satisfiability	2010	-5.543010435334146	10.396037904203407	3182725
3182844	EDA	a statistical fault coverage metric for realistic path delay faults	2004	-5.617391746907809	10.917526400828828	3182871
3183506	EDA	an automatic synthesis tool for nanometer low dropout regulator using simulation based model and geometric programming	2014	-5.757281030702377	10.869510475201958	3183533
3184007	EDA	fast heuristics for near-optimal signal restoration in post-silicon validation	2018	-5.7317194877465	10.820855073938644	3184034
3184732	EDA	an efficient multiple-parity generator design for on-line testing on fpga	2008	-6.015344710235914	10.952000101362787	3184759
3184843	EDA	a new synthesis of symmetric functions	2002	-7.1326198047358735	9.932098107394204	3184870
3184932	Theory	analysis of shift register counters	1958	-7.200674690951071	10.81068692900076	3184959
3186150	EDA	near-optimal y-routed delay trees in nanometric interconnect design	2011	-6.052004368354982	9.937485258499352	3186177
3186308	EDA	layout techniques for fpga switch blocks	2005	-6.583456416351558	10.968213409551359	3186335
3186683	EDA	a postprocessing procedure of test enrichment for path delay faults	2004	-5.519706754543939	10.547158653645644	3186710
3187086	EDA	on test coverage of path delay faults	1996	-5.68749768335642	10.609916941532768	3187113
3187223	Graphics	readily programmable procedures for the analysis of nonlinear feedback shift registers	1969	-6.7600433512629685	9.606121736238716	3187250
3188087	EDA	on the use of or-bdds for test generation	1992	-5.51865681236764	10.351426834182963	3188114
3188392	EDA	encoding algorithms for logic synthesis	2007	-6.294674997015479	10.149320343862216	3188419
3188547	EDA	a complete logic bist technology with no storage requirement	2010	-5.596996896815815	11.101342766026782	3188574
3189980	EDA	the use of carry-save representation in joint module selection and retiming	2000	-6.680237836065254	10.897896980759622	3190007
3190337	Arch	optimal unknown bit filtering for test response masking	2012	-5.4323014252068536	10.76181912404138	3190364
3190938	EDA	improving path delay testability of sequential circuits	2000	-5.5402911126764165	10.797939646848569	3190965
3191300	EDA	hazard detection in combinational and sequential switching circuits	1965	-5.3356306505040285	10.235709788435493	3191327
3191420	EDA	a tree-structured lfsr synthesis scheme for pseudo-exhaustive testing of vlsi circuits	1998	-5.432262204559561	11.013070261331036	3191447
3191461	Theory	provably good pattern generators for a random pattern test	1994	-5.931146553431209	10.56469349742253	3191488
3191789	EDA	on-chip area-efficient binary sequence storage	2013	-6.1538511456036	11.050821494137244	3191816
3191879	EDA	exact and approximate methods for calculating signal and transition probabilities in fsms	1994	-6.072576255514478	10.664914425617528	3191906
3192279	EDA	efficient test vectors for iscas sequential benchmark circuits	1993	-5.518736433260144	10.697683025195095	3192306
3192505	EDA	a new genetic algorithm for the channel routing problem	1994	-6.5641677385911095	10.693354958411348	3192532
3192655	EDA	optimal design of high speed symmetric switching cmos inverter using hybrid harmony search with differential evolution	2016	-5.7262482286713565	9.445659944536313	3192682
3192800	EDA	a new hybrid algorithm for analog ics optimization based on the shrinking circles technique	2017	-5.823409558961848	9.69551275725093	3192827
3193074	EDA	functional test generation for synchronous sequential circuits	1996	-5.298940621462795	10.266622678695487	3193101
3194211	EDA	a model for testing reliable vlsi routing architectures	1993	-7.1549554107212066	11.19850120691933	3194238
3194894	EDA	improving encoding efficiency for linear decompressors using scan inversion	2004	-6.468859591554973	10.626858733121237	3194921
3195566	EDA	on generating compact test sequences for synchronous sequential circuits	1995	-5.465978047983633	10.626013179373317	3195593
3195808	EDA	estimating the relative single stuck-at fault coverage of test sets for a combinational logic block from its functional description	2001	-5.424260453826814	10.751834187795367	3195835
3196612	EDA	a simulation-based evolutionary approach to lna circuit design optimization	2009	-6.0320135186157975	9.755004243485645	3196639
3196780	EDA	on the fault coverage of gate delay fault detecting tests	1997	-5.504659958690107	11.260753732379012	3196807
3197443	AI	on the decomposition of boolean functions via boolean equations	2004	-6.559107749271023	9.80180389047076	3197470
3198461	Arch	algorithm-level interpretation of fast adder structures in binary and multiple-valued logic	2006	-6.645710775675068	10.152140002955106	3198488
3198478	EDA	experimental evaluation of testability measures for test generation (logic circuits)	1989	-5.413903479178071	10.71048011401881	3198505
3198632	EDA	improving path delay fault testability by path removal	1998	-5.632583986400642	10.691066554403047	3198659
3199168	Embedded	fault sampling revisited	1990	-5.358355620044837	10.519473662846343	3199195
3199469	EDA	design of cpld-based mealy fsms with counters	2018	-5.837679335965084	10.094639670703543	3199496
3199611	EDA	using place invariants and test point placement to isolate faults in discrete event systems	2007	-5.709649919877486	9.903125120062452	3199638
3199654	EDA	parallel algorithm of soi layout decomposition for double patterning lithography on high-performance computer platforms	2014	-7.159709872737468	11.053503203199758	3199681
3199866	EDA	method of combinational circuits testing by dividing its outputs into groups and using codes, that effectively detect double errors	2017	-6.1387559580408215	10.64925581894395	3199893
3200025	Robotics	cactus: a symbolic cmos two-dimensional compactor	1990	-7.024674541368525	10.873964864263565	3200052
3200088	EDA	a fast fault simulation algorithm for combinational circuits	1988	-5.469604356493858	10.569103582924496	3200115
3200232	EDA	monsoon: sat-based atpg for path delay faults using multiple-valued logics	2010	-5.323049104107006	11.278232107924902	3200259
3201286	EDA	analysis methods of multi-state systems partially having dependent components using multiple-valued decision diagrams	2014	-6.3327165504510905	10.213712190554212	3201313
3201587	EDA	error detection with latency in sequential circuits	1988	-6.131709149808077	11.107120168101456	3201614
3201839	EDA	mfbist: a bist method for random pattern resistant circuits	1996	-5.666885864384455	11.23868396773732	3201866
3202732	Arch	a learning network using adaptive threshold elements	1965	-7.173359236260317	9.751659363314076	3202759
3202948	EDA	spirit: satisfiability problem implementation for redundancy identification and test generation	2000	-5.498682157811307	10.094931854902406	3202975
3203071	EDA	selection of a fault model for fault diagnosis based on unique responses	2009	-5.358257213641717	10.65407366610934	3203098
3203672	Embedded	a scheme for synchronizing high-speed logic: part i	1970	-6.266513163982962	10.028017489482894	3203699
3204271	EDA	interleaving based variable ordering methods for ordered binary decision diagrams	1993	-5.49333327387352	10.108305853309421	3204298
3204323	EDA	improving redundancy addition and removal using unreachable states for sequential circuits	2010	-5.5295638907624864	10.885666993675633	3204350
3204664	EDA	on completely robust path delay fault testable realization of logic functions	1996	-6.752128575504059	10.153640395974966	3204691
3205947	EDA	general bist-amenable method of test generation for iterative logic arrays	2000	-5.925282812751252	10.548260196365089	3205974
3207074	EDA	multi-valued sub-function encoding in functional decomposition based on information relationships measures	2000	-6.640627411013553	10.11899279124724	3207101
3207420	EDA	clp-based multifrequency test generation for analog circuits	1997	-5.456176434483091	9.680030060966477	3207447
3207562	EDA	symmetry detection for large boolean functions using circuit representation, simulation, and satisfiability	2006	-5.411786524132942	9.991916030552764	3207589
3207629	EDA	on methods to improve location based logic diagnosis	2006	-5.322025399809738	10.7171316217061	3207656
3207647	EDA	a framework of high-quality transition fault atpg for scan circuits	2006	-5.5644491882240406	10.785182130293133	3207674
3209709	Robotics	post-bist fault diagnosis for multiple faults	2008	-5.320115385961909	10.810493836187339	3209736
3209716	EDA	algorithmic aspects of mos vlsi switch-level simulation with race detection	1986	-5.852451731663653	10.917570064900193	3209743
3209944	EDA	an exact solution to the minimum size test pattern problem	2001	-5.805717412892378	10.110811797145338	3209971
3210325	EDA	multi-level approximate logic synthesis under general error constraints	2014	-6.2364258111780115	11.13512524004574	3210352
3211358	EDA	correlation-reduced scan-path design to improve delay fault coverage	1991	-5.838723831515358	10.821241933203009	3211385
3211870	EDA	efficient algorithms for extracting the k most critical paths in timing analysis	1989	-5.681018110403043	10.562374790605428	3211897
3212295	EDA	column parity row selection (cprs) bist diagnosis technique: modeling and analysis	2007	-5.5612314005098185	10.80262195301799	3212322
3213600	EDA	an algebraic decision diagram (add) based technique to find leakage histograms of combinational designs	2005	-6.371481486330566	10.717228127568724	3213627
3213630	EDA	logic optimization algorithm by linear programming approach	1990	-6.295716751206341	10.218503690685175	3213657
3213677	EDA	on removing redundancies from synchronous sequential circuits with synchronizing sequences	1996	-5.583215450590074	10.558948242041684	3213704
3213770	EDA	minimum fault covering in reconfigurable arrays	1991	-6.57871704860222	11.211515046381917	3213797
3214889	EDA	on the relationship between stuck-at fault coverage and transition fault coverage	2009	-5.515592609060156	10.771773080384717	3214916
3215212	EDA	increased cmos ic stuck-at fault coverage with reduced i/sub ddq/ test sets	1990	-5.383479275702372	11.270325339559324	3215239
3215847	Theory	next-state equations of asynchronous sequential machines	1972	-7.0751772466938565	9.378366701115146	3215874
3215868	EDA	improving test quality of scan-based bist by scan chain partitioning	2003	-5.700712289337716	11.08858733760366	3215895
3216638	Logic	taylor expansion diagrams: a new representation for rtl verification	2001	-6.1518379920833155	9.701497045798913	3216665
3216780	EDA	an approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities	2011	-6.207071421668662	10.92422532608856	3216807
3217424	EDA	risce - a reduced instruction set circuit extractor for hierarchical vlsi layout verification	1988	-7.080813866602483	11.003869939803543	3217451
3219051	EDA	mapping symmetric functions to hierarchical modules for path-delay fault testability	2003	-6.518582282934742	10.361978320104232	3219078
3220669	EDA	a fast heuristic algorithm for redundancy removal	2015	-5.751191275747775	10.78923019423873	3220696
3220760	EDA	a global bayesian optimization algorithm and its application to integrated system design	2018	-6.473932897644452	10.909199855719454	3220787
3221595	EDA	a bist approach to delay fault testing with reduced test length	1995	-5.729688052016496	10.623480033396696	3221622
3221781	EDA	finding an optimal functional decomposition for lut-based fpga synthesis	2001	-6.2126114884700545	10.307746446593196	3221808
3221808	Theory	a new equivalence relation of logic functions and its application in the design of and-or-exor networks	2007	-7.156584423577173	10.10552513128744	3221835
3222554	EDA	the cut delay fault model for guiding the generation of n-detection test sets for transition faults	2006	-5.561376887050545	10.619199914722957	3222581
3222673	EDA	optimal error detection circuits for sequential circuits with observable states	1991	-5.311217985703314	11.079356408421226	3222700
3222683	EDA	statistical path selection for at-speed test	2008	-5.9415157246232475	10.957849928131916	3222710
3222763	EDA	multiple-response resolution in associative systems	1977	-6.919305222892237	10.435222075141333	3222790
3222910	EDA	design of an optimal test pattern generator for built-in self testing of path delay faults	1998	-6.2854363514209375	10.536923659392436	3222937
3223080	EDA	an efficient method of computing generalized reed-muller expansions from binary decision diagram	1991	-7.2135298470232065	10.026783279103618	3223107
3223756	AI	solver for hierarchical csp containing several constraint types and multi-output constraints	1997	-6.557305494545018	10.083468514277023	3223783
3224267	Logic	saturation: an efficient iteration strategy for symbolic state-space generation	2001	-5.637142927447173	9.656993526402916	3224294
3224433	Theory	boolean functions over nano-fabrics: improving resilience through coding	2010	-5.670231669005914	10.504213751254351	3224460
3224726	EDA	combinational fault simulation in sequential circuits	2015	-5.581177433706783	10.833918374820476	3224753
3224816	EDA	asynchronous sum-of-products logic minimization and orthogonalization	2014	-6.5079390851669965	10.274025503689662	3224843
3225404	EDA	the complexity of fault detection problems for combinational logic circuits	1982	-6.515152021772794	10.365063561577028	3225431
3226001	Arch	efficient seed utilization for reseeding based compression	2003	-6.006041106690461	11.166015505220747	3226028
3226256	EDA	rsyn: a system for automated synthesis of reliable multilevel circuits	1994	-5.867553102588523	10.946130053942383	3226283
3226545	Theory	diagnosing single faults in fanout-free combinational circuits	1979	-5.730270097321358	10.345983287744561	3226572
3227314	EDA	design of self-diagnostic boards by multiple signature analysis	1993	-5.869397312724748	11.060606378748737	3227341
3227983	EDA	on murphy's yield formula	1983	-5.385536725183271	11.17325095451835	3228010
3228490	EDA	global routing for lookup-table based fpgas using genetic algorithms	2003	-6.505439544336079	10.594276424931033	3228517
3228702	EDA	a new approach to topology selection for cell-level analog circuits	2004	-6.475297554362726	10.908219444856863	3228729
3229682	EDA	comparing two-level and ordered binary decision diagram representations of logic functions	1993	-6.784399220571027	10.130849542266283	3229709
3230451	Theory	an algorithmic method for increasing adc fault resilience	2011	-5.479234067116345	10.629542352744094	3230478
3230859	EDA	synthesis of reversible circuits with no ancilla bits for large reversible functions specified with bit equations	2010	-6.690711399463281	10.442364092006226	3230886
3231132	AI	decomposition-based logic synthesis for pal-based cplds	2010	-6.3955411600294925	10.423560891554935	3231159
3232091	EDA	hybrid bist time minimization for core-based systems with stumps architecture	2003	-5.98381541277838	10.592349490783695	3232118
3232628	EDA	compact test generation for small-delay defects using testable-path information	2009	-5.568085684915854	10.822236587085849	3232655
3232812	HCI	on delay test quality for test cubes	2010	-5.673863537143049	10.636910997519118	3232839
3233313	EDA	sharing bist with multiple cores for system-on-a-chip	2003	-5.8201758963600865	11.188549143893228	3233340
3234003	EDA	design of testable cmos logic circuits under arbitrary delays	1985	-5.777838223254857	10.696862930800489	3234030
3235453	DB	equivalence, dominance, and similarity relations between fault pairs and a fault pair collapsing process for fault diagnosis	2010	-5.542083828742293	10.053654449064648	3235480
3235693	Arch	hybrid bist using an incrementally guided lfsr	2003	-5.656588115465998	11.157152349371703	3235720
3236067	PL	scaling network verification using symmetry and surgery	2016	-6.46838753406824	9.830153638105754	3236094
3236078	EDA	fault detection and location using idd waveform analysis	2001	-5.441478406533348	11.035662976621587	3236105
3236198	EDA	efficient scan-based bist using multiple lfsrs and dictionary coding	2007	-5.888653362958706	11.17046071337176	3236225
3236332	EDA	critic - an integrated circuit design rule checking program	1974	-6.739691202557768	10.817505445217057	3236359
3238498	Theory	design of reversible/quantum ternary comparator circuits	2008	-7.163484973784138	10.309380752292236	3238525
3238594	EDA	logic synthesis for programmable gate arrays	1990	-5.899706995082767	11.199210212033432	3238621
3239087	SE	calculating the fault coverage for dual neighboring faults using single stuck-at fault patterns	2008	-5.483125391940703	11.042123983180929	3239114
3240040	Arch	a class of linear space compactors for enhanced diagnostic	2005	-5.372765392771035	11.084936449535267	3240067
3240066	Crypto	the synthesis of boolean functions using a single rrhreshold element	1962	-7.2176943748360225	9.737276239033298	3240093
3240083	EDA	a novel fault-detection technique for the parallel multipliers and dividers	1999	-6.177481735936563	10.750038935239337	3240110
3241216	EDA	concurrent error detection in linear analog circuits using state estimation	2003	-5.577267818330691	10.93710578038768	3241243
3241476	EDA	intrinsic circuit evolution using programmable analogue arrays	1998	-5.492851558921927	9.673582990801602	3241503
3241478	EDA	synthesis of multi-level logic with one symbolic input	1991	-5.887392085975397	10.030006830485958	3241505
3242905	EDA	a heuristic approach for design of easily testable plas using pass transistor logic	2003	-5.4028779861907354	11.119335602945226	3242932
3243128	EDA	sequential test decompressors with fast tester bits wide-spreading	2017	-5.842661573862548	11.164846036207113	3243155
3243195	Robotics	uclock: automated design of high-peformance unclocked state machines	1994	-5.41204838882588	10.23522028471106	3243222
3243411	EDA	novel approaches for fault detection in two-dimensional combinational arrays	2001	-6.2179064960551855	10.356917062940793	3243438
3243941	EDA	a new framework for designing and analyzing bist techniques: computation of exact aliasing probability	1988	-6.210300082261392	10.55330829096536	3243968
3243972	EDA	test of bridging faults in scan-based sequential circuits	1994	-5.451351924751772	11.133348464854297	3243999
3245250	Robotics	bridging fault detection in double fixed-polarity reed-muller (dfprm) pla	2005	-6.3265216841404115	10.435985844569725	3245277
3245640	EDA	initialization for synchronous sequential circuits based on chaotic particle swarm optimization	2010	-5.521371388804528	9.873835649373742	3245667
3246756	EDA	test response compaction using multiplexed parity trees	1996	-5.944448050422237	11.005970703560843	3246783
3246860	EDA	minimization of k-variable-mixed-polarity reed-muller expansions	2000	-6.52373023668476	10.704637864836187	3246887
3247585	EDA	a pre-optimization technique to generate initial reversible circuits with low quantum cost	2016	-6.964724277023091	10.290923733333717	3247612
3247657	EDA	stbm: a fast algorithm to simulate iddq tests forleakage faults	2000	-5.448916910480496	11.14672929009167	3247684
3247726	EDA	xpdf-atpg: an efficient test pattern generation for crosstalk-induced faults	2008	-5.78874662532832	11.116944076743911	3247753
3248904	SE	characterization of possibly detected faults by accurately computing their detection probability	2018	-5.439890079578539	10.94407692971431	3248931
3249071	EDA	test data compression using dictionaries with selective entries and fixed-length indices	2003	-5.857584114145228	11.07982051638558	3249098
3249418	SE	sequence compaction for probabilistic analysis of finite-state machines	1997	-5.995383445620117	10.657209839090324	3249445
3249491	EDA	retiming revisited and reversed	1996	-5.658229297703196	10.27812868157867	3249518
3250307	EDA	improvements on efficiency and efficacy of spfd-based rewiring for lut-based circuits	2010	-6.628710713250741	10.64117498102588	3250334
3250519	EDA	synthesis of logical clifford operators via symplectic geometry	2018	-7.215588409375785	10.30171442509649	3250546
3250659	EDA	a dynamic accuracy-refinement approach to timing-driven technology mapping	2008	-7.049462065356742	11.242713945216005	3250686
3251389	EDA	diagnosis framework for locating failed segments of path delay faults	2008	-5.487498475553359	10.668790650271372	3251416
3252147	EDA	a new method for the state reduction of incompletely specified finite sequential machines	1990	-6.883134434190996	9.524906779488257	3252174
3252187	EDA	on finding a nearly minimal set of fault detection tests for combinational logic nets	1966	-5.6005542243178565	10.374821925894038	3252214
3252271	EDA	equivalence verification of polynomial datapaths using ideal membership testing	2007	-6.421344586829725	9.929151011348546	3252298
3253310	Arch	limits to a correct evaluation in rtd-based quaternary inverters	2007	-6.746034560382315	10.316125803505637	3253337
3253697	EDA	timing-driven optimization using lookahead logic circuits	2009	-6.241062600842477	10.865119091206827	3253724
3253728	EDA	boolean decomposition in multi-level logic optimization	1988	-6.743578361258813	10.079757127063566	3253755
3254271	EDA	target: timing-aware gate exhaustive transition atpg for cell-internal defects	2015	-5.408332432851887	11.281914703735412	3254298
3254530	EDA	estimation of delay test quality and its application to test generation	2007	-5.480071844390396	10.97815712076343	3254557
3254948	EDA	diagnosis of multiple arbitrary faults with mask and reinforcement effect	2010	-5.389987893189184	10.61054884900811	3254975
3255030	EDA	fault grading using instruction-execution graph	2010	-5.371060802717227	10.728368910915334	3255057
3255242	Logic	embedded parity and two-rail tsc checkers with error-memorizing capability	1998	-5.780104708830327	11.083911288394122	3255269
3255454	EDA	analytic approach for error masking elimination in on-line multipliers	1995	-5.711874794251216	11.138087280038118	3255481
3255481	EDA	test generation for primitive path delay faults in combinational circuits	1997	-5.456314843208907	10.446013505345412	3255508
3256380	EDA	multi objective optimization of a lna using genetic algorithm based on nsga-ii	2011	-5.868458601360687	9.783857401324145	3256407
3256730	EDA	synthesis of active cell balancing architectures for battery packs	2016	-6.142397030669858	10.323445506107007	3256757
3256738	EDA	local encoding transformations for optimizing obdd-representations of finite state machines	1996	-5.625320972084265	9.598583969951454	3256765
3258358	EDA	an efficient critical path tracing algorithm for sequential circuits	1994	-5.43307369308629	10.842297064619435	3258385
3258772	EDA	diagnosis of large combinational networks	1967	-5.880546573771416	10.623134095370851	3258799
3259674	EDA	diagnosis by image recovery: finding mixed multiple timing faults in a scan chain	2007	-5.310155405758269	10.840064193935962	3259701
3260033	AI	hs-robdd: an efficient variable order binary decision diagram	2009	-5.573632253003441	9.721021194243344	3260060
3260451	EDA	effective scan chain failure analysis method	2017	-5.360158308264241	10.980277845947402	3260478
3260843	EDA	an efficient dc root solving algorithm with guaranteed convergence for analog integrated cmos circuits	1998	-6.30713134874242	10.769092457148103	3260870
3261159	EDA	probability-based approaches to vlsi circuit partitioning	2000	-7.221408364993068	11.222772575763269	3261186
3261794	EDA	sat-based atpg for path delay faults in sequential circuits	2007	-5.471332412833951	10.630661797397607	3261821
3261935	EDA	systematic and optimized layout of mos cells	1985	-5.387424626543623	10.07192512560381	3261962
3262105	AI	threshold logic realization of discrete functions through heterogeneous decision diagrams	2014	-5.7843642193091025	9.62709844695433	3262132
3263132	EDA	an improved reversible circuit synthesis approach using clustering of esop cubes	2014	-6.553457570446269	10.320005682380216	3263159
3263960	Logic	efficient synthesis of a class of boolean programs from i-o data: application to genetic networks	2011	-6.778829114848639	9.758003846775184	3263987
3264776	Arch	a novel reseeding mechanism for pseudo-random testing of vlsi circuits	2005	-5.6271173195722595	10.831666908980507	3264803
3264948	EDA	average-case technology mapping of asynchronous burst-mode circuits	1999	-6.318401709855043	11.152490612555749	3264975
3265160	EDA	combination of structural and state analysis for partial scan	2001	-5.543383240781719	10.627872946292397	3265187
3265563	EDA	improved launch for higher tdf coverage with fewer test patterns	2010	-5.447036103680083	10.97751085878007	3265590
3265711	EDA	resist: a recursive test pattern generation algorithm for path delay faults	1994	-5.7126798731835615	10.585307585125713	3265738
3266079	EDA	partial scan using multi-hop state reachability analysis	1999	-5.5241738771671285	10.586560602845347	3266106
3266095	EDA	a hybrid sa-ea method for finding the maximum number of switching gates in a combinational circuit	2008	-6.598318243152511	10.79274972417316	3266122
3266237	EDA	propagation of last-transition-time constraints in gate-level timing analysis	1998	-5.404186368071527	10.498572197273	3266264
3266280	EDA	merit based directed random test generation (mdrtg) scheme for combinational circuits	2010	-5.5941373416882945	10.42524370077073	3266307
3266321	EDA	partitioning under timing and area constraints	1997	-6.711892733383978	11.009561898571839	3266348
3266328	EDA	a cost minimization approach to synthesis of linear reversible circuits	2014	-6.779337317340533	9.998218742655123	3266355
3266934	EDA	analog circuits optimization based on evolutionary computation techniques	2010	-5.670373275350442	9.935261171998661	3266961
3267242	EDA	mitigating observability loss of toggle-based x-masking via scan chain partitioning	2018	-5.755810199987201	11.274401479007187	3267269
3267408	EDA	delay test generation with all reachable output propagation and multiple excitations	2005	-5.536819118313058	10.822183527827306	3267435
3267454	Arch	testability of one dimensional ilas under multiple faults	1993	-6.003442326889738	10.509006748332853	3267481
3267654	EDA	deriving signal constraints to accelerate sequential test generation	1997	-5.702247592584934	10.589057587715539	3267681
3269627	EDA	efficient parametric yield optimization of vlsi circuit by uniform design sampling method	2005	-6.728191628719452	11.275205205287929	3269654
3269862	EDA	formal verification of arithmetic circuits by function extraction	2016	-6.1306102067099175	10.091145788244496	3269889
3270421	EDA	recursive pseudo-exhaustive two-pattern generation	2010	-5.733542725690408	10.907577315107467	3270448
3270748	AI	finding composition trees for multiple-valued functions	1997	-6.792105591064637	9.674125704932164	3270775
3271594	EDA	fast identification of untestable delay faults using implications	1997	-5.689450141908928	10.38284691634441	3271621
3271605	EDA	design and analysis of skewed-distribution scan chain partition for improved test data compression	2008	-6.065090964334952	11.184237595350186	3271632
3272143	EDA	advanced techniques for ga-based sequential atpgs	1996	-5.303188513298789	9.950489869054367	3272170
3272214	EDA	a genetic algorithm for the computation of initialization sequences for synchronous sequential circuits	1997	-5.539768308448192	10.108168078834977	3272241
3272306	EDA	functional broadside tests under an expanded definition of functional operation conditions	2009	-5.5556944426393935	10.208638482269064	3272333
3273100	EDA	on the relaxation of n-detect test sets	2008	-5.580873106228771	10.867966380586328	3273127
3273324	EDA	$z$-diagnosis: a framework for diagnostic fault simulation and test generation utilizing subsets of outputs	2007	-5.4684225146208965	10.57070487880552	3273351
3273465	EDA	testability-based partial scan analysis	1995	-5.633381710727143	10.75674887914681	3273492
3273703	EDA	latch inference for equivalence checking	2007	-5.802230123405439	10.442880119238364	3273730
3273712	EDA	synthesis and optimization of multiple-valued combinational and sequential reversible circuits with don't cares	2013	-6.386595764100719	10.37149629435156	3273739
3273834	EDA	quantum circuit synthesis targeting to improve one-way quantum computation pattern cost metrics	2017	-6.7165027902245535	10.027941656564275	3273861
3274750	EDA	timing analysis with crosstalk as fixpoints on complete lattice	2001	-5.325109682203268	9.787867888004874	3274777
3276593	Embedded	automatic generation of diagnostic memory tests based on fault decomposition and output tracing	2004	-5.386560909937595	10.328409738869782	3276620
3276885	EDA	synthesis of multilevel multiplexer circuits for incompletely specified multioutput boolean functions with mapping to multiplexer based fpga's	1993	-6.376931987309889	10.351685641645565	3276912
3277116	EDA	universal fault simulation using fault tuples	2000	-5.640761338638827	10.433504656109827	3277143
3277209	EDA	design of self-testing and on-line fault detection combinational circuits with weakly independent outputs	1993	-5.709658497635287	10.658886414526354	3277236
3277783	EDA	combining linear and nonlinear test vector compression using correlation-based rectangular encoding	2006	-5.916276037641449	11.26357064828751	3277810
3278004	EDA	on synthesis-for-testability of combinational logic circuits	1995	-5.836582423593254	10.730752325713668	3278031
3279240	Logic	decomposition of boolean functions specified by cubes	2003	-7.103883303902014	9.928142388214118	3279267
3279715	EDA	obtaining high fault coverage with circular bist via state skipping	1997	-5.580173135914325	11.022882508175742	3279742
3279762	EDA	fast floorplanning for fixed-outline and nonrectangular regions	2012	-7.212595264156278	11.239568308318482	3279789
3281894	AI	design of repairable and fully testable folded plas	1990	-5.525531751538668	9.872839006607652	3281921
3281996	EDA	a reconfigurable scan architecture with weighted scan-enable signals for deterministic bist	2008	-5.688916106001488	11.05329181670392	3282023
3281999	EDA	seoa-based optimal design of analogue cmos amplifier circuits	2017	-5.496513122493781	9.389909591013613	3282026
3282231	PL	machete: synthesis of sequential machines for easy testability	1991	-5.442630465975069	10.092361509566638	3282258
3282669	Visualization	on the minimization of read-only memories in microprogrammed digital computers	1970	-6.755180053256817	10.348919269282495	3282696
3282985	Logic	application of ternary algebra to the study of static hazards	1964	-5.617844052798847	9.911347542948283	3283012
3283556	EDA	synthesis of self-testable sequential logic using programmable cellular automata	1992	-5.472709004325156	10.083666180156033	3283583
3283733	EDA	synthesis of finite state algorithms in a galois field gf[pn]	1981	-6.682139839609595	9.849135457808034	3283760
3284420	Vision	suggestion for a new representation for binary function	1996	-6.7850739703744445	9.6854661791983	3284447
3284422	EDA	donald: a workbench for interactive design space exploration and sizing of analog circuits	1991	-5.795697771524208	9.78484936313848	3284449
3284464	EDA	a formal model and efficient traversal algorithm for generating testbenches for verification of ieee standard floating point division	2006	-6.0432388845456435	10.252370489313387	3284491
3285156	Theory	logic networks with a minimum number of nor(nand) gates for parity functions of n variables	1987	-7.123536898359226	10.36899806789083	3285183
3285461	Theory	a characterization of some asynchronous state assignments	1968	-6.5248022451970735	9.739703365872293	3285488
3286104	Vision	ulm implicants for minimization of univers logic module circuits	1977	-6.935811192101487	9.767001498269662	3286131
3286409	EDA	testability of spp three-level logic networks in static fault models	2006	-6.198625224197241	10.220284651908887	3286436
3287101	Theory	constant error masking behavior of an internal exclusive-or type signature analyzer due to the changed polynomial seeds	2002	-5.955560104009516	10.775459528623507	3287128
3287317	EDA	built-in self-diagnosis targeting arbitrary defects with partial pseudo-exhaustive test	2012	-5.3270044449794645	10.785507971008427	3287344
3287320	ML	a model-based active testing approach to sequential diagnosis	2010	-5.510559928084952	10.093064715444916	3287347
3287343	EDA	a bist tpg approach for interconnect testing with the ieee 1149.1 std	1999	-5.310681435222245	11.23935716666392	3287370
3287919	EDA	optimal fpga mapping and retiming with efficient initial state computation	1998	-6.008958350623561	10.360770086494771	3287946
3289541	EDA	logic design of programmable logic arrays	1979	-6.804618620978057	10.544759897717062	3289568
3291469	EDA	race-free state assignment for synthesizing large-scale asynchronous sequential logic circuits	1993	-5.303108403244382	10.316145058794003	3291496
3291830	EDA	finite state machine decomposition for i/o minimization	1995	-6.03525488585338	10.42707193114925	3291857
3292100	EDA	simplifying circuits for formal verification using parametric representation	2002	-5.744187068344588	9.875352975003695	3292127
3292726	EDA	definition and application of approximate necessary assignments	2009	-5.3476081882689295	10.668307026745364	3292753
3292767	EDA	technology mapping for field programmable gate arrays using content-addressable memory (cam)	2006	-6.245883932595619	10.908541832955473	3292794
3293464	EDA	partially invariant patterns for lfsr-based generation of close-to-functional broadside tests	2018	-5.654607114581988	10.423459410844481	3293491
3293873	Logic	detection and identification of input/output stuck-at and bridging faults in combinational and sequential vlsi networks by universal tests	1983	-5.918025618025728	10.015028065191387	3293900
3294467	EDA	the h diagram: a graphical approach to logic design	1971	-6.991146766698862	9.789847162423051	3294494
3294724	EDA	a novel efficient optimal reversible circuit synthesis algorithm	2015	-6.8077158333295325	10.458818234068977	3294751
3295442	Robotics	implementing a margolus neighborhood cellular automata on a fpga	2003	-6.133590169455184	9.432484673770244	3295469
3295483	EDA	an approach for quantifying path correlation in digital circuits without any path or segment enumeration	2011	-5.309340009496361	10.700537101646882	3295510
3296036	EDA	taylor expansion diagrams: a compact, canonical representation with applications to symbolic verification	2002	-5.890313405402692	9.693652568878312	3296063
3296189	Robotics	a hybrid estimation of distribution algorithm for the minimal switching graph problem	2005	-6.248144536732456	9.70086650274719	3296216
3296195	EDA	encoding of boolean functions and its application to lut cascade synthesis	2002	-6.605959131868769	10.19246502151079	3296222
3296208	Theory	self-dual parity checking-a new method for on-line testing	1996	-6.168137624605285	10.462816221353304	3296235
3296539	EDA	analyzing fault models for reversible logic circuits	2006	-5.724227623465284	11.088785145576914	3296566
3296652	Graphics	complementary synthesis for encoder with flow control mechanism	2015	-6.529908629327247	9.827147353969384	3296679
3296979	Arch	x-handling for current x-tolerant compactors with more unknowns and maximal compaction	2009	-5.6829380200357065	11.013699778714896	3297006
3296983	Theory	controlled graphs and instructions	1973	-7.179474546898209	9.400593897823663	3297010
3297361	EDA	on the sensitivity of bdds with respect to path-related objective functions	2006	-6.649848061453849	9.670901896749225	3297388
3298100	EDA	greedy hardware optimization for linear digital systems using number splitting	1993	-6.534780668948123	10.450386158627724	3298127
3298175	EDA	a layout approach for electrical and physical design integration of high-performance analog circuits	2000	-5.33411755165649	11.057605921559132	3298202
3300041	EDA	multivalued logic and fuzzy logic - their relationship, minimization, and application to fault diagnosis	1984	-7.02676265733749	9.816443938573627	3300068
3300055	Theory	rst flip-flop input equations	1967	-7.006108042996974	9.757323151499039	3300082
3300306	Logic	properties of code with summation for logical circuit test organization	2013	-7.00523313187929	10.479896416576043	3300333
3300413	EDA	cellular automata as a built in self test structure	2001	-6.160819319084276	10.96818365900902	3300440
3300421	EDA	variation-aware structural synthesis of analog circuits via hierarchical building blocks and structural homotopy	2009	-5.4722349027103325	10.25083290001273	3300448
3300461	EDA	robust test generation algorithm for stuck-open fault in cmos circuits	1986	-5.4973856605164455	11.097415784994908	3300488
3300788	EDA	tools and devices supporting the pseudo-exhaustive test	1990	-5.748427902617072	10.561922445489786	3300815
3301041	EDA	on the repair of redundant rams	1989	-5.859797879945147	11.063077425779653	3301068
3301304	EDA	probabilistic testability analysis and dft methods at rtl	2006	-5.311360341326722	10.49420958623224	3301331
3301811	EDA	effect of the design space sampling on the design performances	2018	-5.727057352792706	9.578457528222426	3301838
3301910	EDA	minimization of bdds using linear transformations based on evolutionary techniques	1999	-5.815556141991698	9.55925174802098	3301937
3302802	EDA	a test compaction oriented don't care identification method based on x-bit distribution	2013	-5.436186129268703	11.190137551623542	3302829
3303010	EDA	fast test cost calculation for hybrid bist in digital systems	2001	-5.735248968194652	10.922383489758756	3303037
3303104	EDA	on the saturation of n-detection test sets with increased n	2007	-5.5796274256964615	10.62809746204334	3303131
3303564	Arch	address generation for array access based on modulus m counters	1991	-6.272151257193708	10.800422261461325	3303591
3304477	EDA	combinatorial approach to multiple contact faults coverage in programmable logic arrays	1985	-5.5002212785192	10.92354186458174	3304504
3305663	EDA	optimality study of logic synthesis for lut-based fpgas	2006	-7.125970099116139	11.198062354701333	3305690
3306489	EDA	a technique for making asynchronous sequential circuits readily testable	1984	-5.881952054244295	10.03868000274242	3306516
3307037	SE	compact test sets for high defect coverage	1997	-5.584673747412967	10.65626712544941	3307064
3307554	Logic	disjunctive partitioning and partial iterative squaring: an effective approach for symbolic traversal of large circuits	1997	-5.839592185979322	9.559107354728184	3307581
3307666	EDA	synthesis of threshold logic gates to nanoelectronics	2013	-6.683026452358009	11.088521212678039	3307693
3307944	AI	simple bounds on serial signature analysis aliasing for random testing	1992	-6.5164216717789545	10.417740643243263	3307971
3308114	EDA	non-scan design for testable data paths using thru operation	1997	-5.679221022745423	10.444530060219497	3308141
3308988	EDA	on identifying functionally untestable transition faults	2004	-5.580532930936187	10.487527067164716	3309015
3310797	EDA	fault simulation and response compaction in full scan circuits using hope	2005	-5.460465377271079	10.537513681663711	3310824
3310995	OS	conditions for detecting a logical element fault in a combination device under concurrent checking based on berger's code	2017	-5.939333903170296	10.48839115682595	3311022
3310997	EDA	decomposition-based synthesis and its application in pal-oriented technology mapping	2000	-6.605594576291471	10.61700798890818	3311024
3311156	EDA	fault nodes in implication graph for equivalence/dominance collapsing, and identifying untestable and independent faults	2008	-5.712713732821059	10.38948247715634	3311183
3311500	SE	dynamically determined preferred values and a design-for-testability approach for multiplexer select inputs under functional test sequences	2018	-5.4299831767693485	10.854657261490843	3311527
3311567	EDA	efficient description of the design space of analog circuits	2003	-6.242649628710545	10.127946307888855	3311594
3311697	EDA	induction-based gate-level verification of multipliers	2001	-5.984866957090364	9.92052096010708	3311724
3312632	EDA	testable path selection and grouping for faster than at-speed testing	2012	-5.614239163627799	10.79483205060791	3312659
3312967	EDA	on the selection of a partial scan path with respect to target faults	1991	-5.434764168456977	10.632117714537827	3312994
3313490	EDA	spot defect diagnosis in analog nonlinear circuits with possible multiple operating points	2015	-5.2969632800043005	10.885551280839014	3313517
3313715	EDA	transparency-based hierarchical test generation for modular rtl designs	2000	-5.420438467517222	10.195278979072668	3313742
3313852	EDA	nine-coded compression technique with application to reduced pin-count testing and flexible on-chip decompression	2004	-5.850828316393206	11.25096296339303	3313879
3315612	EDA	a boolean neural network approach for the traveling salesman problem	1993	-5.810279768551959	9.752846474646075	3315639
3315730	Arch	test generation for multiple state-table faults in finite-state machines	1997	-5.352379162987312	10.18464808562378	3315757
3315986	EDA	stuck-open and transition fault testing in cmos complex gates	1988	-5.424483574964288	10.966020573584556	3316013
3316090	AI	multiple-valued decision diagrams with symmetric variable nodes	1996	-6.9372450828667045	9.86467722558259	3316117
3316465	EDA	balance testing and balance-testable design of logic circuits	1996	-5.4424885682504565	10.904475414718325	3316492
3316701	Embedded	periodic boundary cellular automata based test structure for memory	2017	-5.413872380693107	10.907407275949746	3316728
3316900	EDA	optimizing current conveyors by evolutionary algorithms including differential evolution	2009	-5.673578452132444	9.657395022319212	3316927
3317266	AI	verification and diagnosis of digital systems by termary reasoning	1993	-5.602026084785972	10.2772836358448	3317293
3317450	EDA	complementary circuits for on-line detection for 1-out-of-3 codes	2004	-6.152690995726853	10.389654462312725	3317477
3317533	EDA	formulating the empirical strategies in module generation of analog mos layout	2006	-6.5206266711633045	10.285354773802196	3317560
3318187	EDA	drc-based selection of optimal probing points for chip-internal measurements	1992	-6.23258989139859	11.18910519741535	3318214
3318305	EDA	quantum circuit physical design methodology with emphasis on physical synthesis	2014	-5.956674067692942	10.998710229009841	3318332
3318530	HPC	performance-driven mcm partitioning through an adaptive genetic algorithm	1996	-5.912592656568411	9.880117048079256	3318557
3318582	Theory	function-patterns and fan-backtracking for logic programming	1993	-6.3008430566774365	9.868917812366623	3318609
3318779	EDA	a testable design of logic circuits under highly observable condition	1992	-5.4560054517153365	10.777691156272995	3318806
3319033	EDA	gasbor: a genetic algorithm approach for solving the switchbox routing problem	1996	-6.2284643061223415	9.925553802552463	3319060
3319178	EDA	the influences of fault type and topology on fault model performance and the implications to test and testable design	1990	-5.372092006457051	10.468013363180232	3319205
3319332	EDA	testing of mos combinational networks - a procedure for efficient fault simulation and test generation	1979	-5.422342015810551	10.564051861608972	3319359
3319534	EDA	multilevel verification of mos circuits	1990	-5.608080790340863	10.397506544469564	3319561
3320939	EDA	improved technology mapping for pal-based devices using a new approach to multi-output boolean functions	2002	-6.494758615711985	10.50362757497974	3320966
3321830	EDA	test pattern compression using prelude vectors in fan-out scan chain with feedback architecture	2003	-5.869133341892596	10.981623868846052	3321857
3322237	EDA	designing parity preserving reversible circuits	2017	-5.8952380258035815	10.765160515688649	3322264
3322969	Arch	abstractions of finite-state machines and immediately-detectable output faults	1992	-6.393748523956359	9.373700202159503	3322996
3323199	EDA	syrel: a symbolic reliability algorithm based on path and cutset methods	1987	-6.56544390888442	9.833359204884477	3323226
3325396	SE	comparative study by solving the test compaction problem	2008	-6.3888539120633485	10.650107760839783	3325423
3325474	EDA	a variable observation time method for testing delay faults	1990	-5.5788658993206885	10.972458092200217	3325501
3325512	Embedded	the concept of fuzzy flip-flop	1989	-7.059750648268003	9.954542608650737	3325539
3325970	Theory	an experimental comparison of some algorithms for self-organizing systems	1962	-7.086947665818284	9.567568938985085	3325997
3326106	EDA	frosty: a program for fast extraction of high-level structural representation from circuit description for industrial cmos circuits	2006	-5.627489816402018	10.111088507654152	3326133
3326134	EDA	uniform decomposition of incompletely specified sequential machines	1975	-6.541780307112822	9.811496772598863	3326161
3326421	EDA	quantitative transformation for implementation of adder circuits in physical systems	2015	-6.9416380160891915	9.622926531220964	3326448
3327708	EDA	using dummy bridging faults to define reduced sets of target faults	2006	-5.584697310260223	10.489139702243456	3327735
3328181	SE	on efficiently and reliably achieving low defective part levels	1995	-5.347333689110124	11.25990535906349	3328208
3329096	Arch	quantum circuit designs for gate-model quantum computer architectures	2018	-7.068271407634107	10.15887175554143	3329123
3329849	EDA	synthesis of integrated passive components for high-frequency rf ics based on evolutionary computation and machine learning techniques	2011	-6.192781268540058	9.905442290897073	3329876
3330378	Visualization	application of an ordinal optimization algorithm to the wafer testing process	2006	-6.111479436098206	11.161608796336308	3330405
3330838	EDA	optimal graph constraint reduction for symbolic layout compaction	1993	-7.10396086427965	10.493215450509826	3330865
3330898	EDA	sequential multiobjective optimization for large-scale passive filter synthesis	2013	-6.376583128361141	10.12192060327033	3330925
3331632	EDA	analyzing errors with the boolean difference	1968	-5.348344106089395	10.205113943673627	3331659
3332371	EDA	a hybrid reliability assessment method and its support of sequential logic modelling	2014	-5.3888835303144	10.8735656281832	3332398
3332582	EDA	critical path tracing based simulation of transition delay faults	2014	-5.474515685209735	10.644146435264972	3332609
3333537	EDA	ema-fprms: an efficient minimization algorithm for fixed polarity reed-muller expressions	2016	-6.655768628286573	10.105714679243015	3333564
3335155	EDA	topological placement with multiple symmetry groups of devices for analog layout design	2007	-6.625361723873483	9.854441039491832	3335182
3335619	EDA	robust test generation for precise crosstalk-induced path delay faults	2006	-5.612398473932441	11.116155148590211	3335646
3336000	EDA	a testable design of logic circuits under highly observable condition	1990	-5.8258377464916435	10.702231863262444	3336027
3336095	EDA	a proof concerning infinite nets of logic elements without feedback	1965	-6.869947177782644	10.057445309876258	3336122
3337104	EDA	robust chemical circuits	2018	-6.265740007916782	10.508779926495986	3337131
3337649	EDA	an evolutionary method for analog circuits optimization exploiting mosfet-c filters	2011	-5.3555500066565385	9.665297953095688	3337676
3337695	EDA	improving the transition fault coverage of functional broadside tests by observation point insertion	2008	-5.599895182930238	10.70198674062751	3337722
3338129	EDA	circuit structure relations to redundancy and delay: the kms algorithm revisited	1992	-5.852867682448579	10.670655243361079	3338156
3338844	EDA	input cubes with lingering synchronization effects and their use in random sequential test generation	2009	-5.536300391679228	10.659670341662354	3338871
3339335	EDA	an efficient small-delay faults simulator based on critical path tracing	2015	-5.4010722166067655	10.814695073569627	3339362
3339367	EDA	lfsr based deterministic hardware for at-speed bist	1993	-5.8057836939835035	10.773227113321004	3339394
3339643	AI	who are the variables in your neighborhood	1995	-5.93360295890055	9.488148358546393	3339670
3340126	EDA	optimum transistor sizing of cmos logic circuits using logical effort theory and evolutionary algorithms	2018	-6.20526945439669	10.540624092704913	3340153
3340253	Theory	on-chip weighted random patterns	1998	-5.67002604025537	11.267269079170154	3340280
3340471	EDA	techniques for improving the accuracy of geometric-programming based analog circuit design optimization	2004	-6.652704195700135	10.969862474804769	3340498
3340806	EDA	dynamic variable ordering for ordered binary decision diagrams	1993	-6.127862733875965	9.92655642196532	3340833
3340977	Vision	a golden-block-based self-refining scheme for repetitive patterned wafer inspections	2003	-5.833524278190748	10.848917857681183	3341004
3341272	EDA	multivalued i2l circuits for tsc checkers	1980	-6.300408673768773	10.631117408862004	3341299
3341299	EDA	an rbf-pso technique for the rapid optimization of (cmos) analog circuits	2018	-5.805933409555774	9.874381700218551	3341326
3341873	EDA	dynamic boolean algebras	1980	-5.957786476157651	9.86637557181286	3341900
3341888	EDA	fast reliability analysis of combinatorial logic circuits using conditional probabilities	2010	-5.869631500914168	11.255737116135016	3341915
3343142	EDA	effective and efficient fpga synthesis through functional decomposition based on information relationship measures	2001	-5.714695307010324	10.368878571818016	3343169
3343289	EDA	exact multi-level benchmark circuit generation for logic synthesis evaluation	2018	-5.9737611967228785	10.411834307110489	3343316
3343325	PL	automated optimization of large quantum circuits with continuous parameters	2017	-5.9932900732425765	10.321026357071524	3343352
3344055	EDA	"""comments on """"derivation of minimal complete sets of test-input sequences using boolean differences"""""""	1976	-6.898931730576254	9.52187498444164	3344082
3344507	ML	the effectiveness of different test sets for plas	1990	-5.645117951825206	10.98435608505552	3344534
3344718	Arch	unitary shift-register realizations of sequential machines	1968	-7.107385928017447	9.868278026286832	3344745
3344954	Embedded	a combinatorial solution to the reliability of interwoven redundant logic networks	1975	-5.970035437342249	10.422793086835117	3344981
3345500	EDA	detection of single, stuck-type failures in multivalued combinational networks	1977	-6.440415221253562	9.95068083379083	3345527
3348711	EDA	a ring architecture strategy for bist test pattern generation	2003	-5.834155347340612	10.85804034958714	3348738
3348735	Arch	serial transistor network modeling for bridging fault simulation	1995	-5.343016781781772	11.109318417049826	3348762
3348871	EDA	on-chip test generation using linear subspaces	2006	-6.043415434200965	10.581061151445077	3348898
3348902	Logic	dot: new deterministic defect-oriented atpg tool	2005	-5.42486847628429	11.00587688005033	3348929
3349833	Logic	minimal cost set covering using probabilistic methods	1993	-6.614514143622349	9.893320263682874	3349860
3350309	EDA	an experimental analysis of the effectiveness of the circular self-test path technique	1994	-5.490880402953698	10.442888762043557	3350336
3350477	EDA	dynamic redundancy identification in automatic test generation	1992	-5.371040028281945	10.185304234808743	3350504
3351034	EDA	optimal space compaction of test responses	1995	-5.77685787894955	10.699362654159144	3351061
3351151	EDA	an efficient heuristic method for state assignment of large sequential machines	1992	-6.4085813625178325	9.945128054032876	3351178
3351197	EDA	a cell-based approach to performance optimization of fanout-free circuits	1992	-6.803759076449425	10.578349017276214	3351224
3351257	EDA	on candidate fault sets for fault diagnosis and dominance graphs of equivalence classes	2013	-5.4606496369672906	10.179774275801938	3351284
3351368	Robotics	a composition method to realize self-checking fault locators	1988	-5.5059939968004254	10.512561651818089	3351395
3351782	Logic	a method to represent multiple-output switching functions by using multi-valued decision diagrams	1996	-6.52849268084204	10.115596358338562	3351809
3351875	Embedded	on coding the states of sequential machines with the use of partition pairs	1966	-6.709548181480477	9.70290633308384	3351902
3351918	EDA	controlling peak power during scan testing	2002	-5.737531153695105	11.206857409485314	3351945
3352266	EDA	generating diverse test sets for multiple fault detections based on fault cone partitioning	2009	-5.500684303780134	10.775429008662142	3352293
3352431	EDA	a graph partitioning problem for multiple-chip design	1993	-6.530247728082843	11.228723280656398	3352458
3353638	EDA	optimizing multi-level combinational circuits for generating random bits	2013	-6.45309344443472	10.392643365928246	3353665
3353739	EDA	on variable ordering and decomposition type choice in okfdds	1998	-6.331036704424652	9.623509577832417	3353766
3353761	Logic	n-distinguishing tests for enhanced defect diagnosis	2009	-5.421453778619094	10.731264956011339	3353788
3354536	EDA	fast state minimization of incompletely specified sequential machines	1973	-6.736867624812843	9.907358360198863	3354563
3355512	Crypto	the theory of signature testing for vlsi	1982	-5.807757335098176	10.623157172688488	3355539
3356655	EDA	state encoding of asynchronous controllers using pseudo-boolean optimization	2018	-6.544169370121577	10.870531882550132	3356682
3356767	EDA	test generation for multiple-threshold gate-delay fault model	2001	-5.556077421033105	10.812911881013695	3356794
3356923	EDA	parallel lfsr reseeding with selection register for mixed-mode bist	2010	-5.7571858981626285	11.018596337928424	3356950
3357026	Theory	a novel methodology for designing tsc networks based on the parity bit code	1997	-6.158307464470044	10.437093273801953	3357053
3358800	EDA	trade-off prediction and circuit performance optimization using a second-order model	1992	-6.3828400493328274	10.408970559287637	3358827
3358833	EDA	diagnosis of defects on scan enable and clock trees	2006	-5.4935275527739975	10.950025958531738	3358860
3359891	EDA	sorting network for reversible logic synthesis	2010	-7.1040836560295775	10.733097578057253	3359918
3360053	Vision	a design of a fast cellular associative memory for ordered retrieval	1978	-6.602088693242268	10.237849478104737	3360080
3360479	EDA	random pattern testable logic synthesis	1994	-5.602527375412474	10.970260555435338	3360506
3360628	EDA	frequency response verification of analog circuits using global optimization techniques	2001	-5.451085931009811	10.402420641988284	3360655
3360893	SE	defect aware test patterns	2005	-5.325769430766949	11.189640731583939	3360920
3361911	Arch	analysis of minimization algorithms for multiple-valued programmable logic arrays	1988	-6.826094109967665	9.921771806717713	3361938
3362060	Networks	strongly fault secure logic networks	1978	-6.050589401511179	10.298884187563417	3362087
3362448	Embedded	a design methodology to realize delay testable controllers using state transition information	2004	-5.387386855020616	10.776583567283122	3362475
3363991	EDA	an efficient algorithm for parametric fault simulation of monolithic ic's	1991	-5.356073630046388	10.684582595884557	3364018
3364637	EDA	synthesis of zero-aliasing elementary-tree space compactors	1998	-5.872527072410186	10.71305159186272	3364664
3364777	EDA	a discrete heuristics approach to predictive evaluation of semi-custom ic layouts	1987	-6.641997969077746	11.071558167702706	3364804
3365187	EDA	test point insertion using functional flip-flops to drive control points	2009	-5.683593239901169	10.965810695751959	3365214
3365263	EDA	a practical and efficient method for compare-point matching	2002	-5.474621816350871	10.05654268478408	3365290
3366138	Logic	a uniform framework for weighted decision diagrams and its implementation	2008	-6.185383362866411	9.64515277780924	3366165
3366275	EDA	efficient, scalable hardware engine for boolean satisfiability and unsatisfiable core extraction	2008	-6.577133244798239	11.279983403867641	3366302
3366504	EDA	identifying legal and illegal states in synchronous sequential circuits using test generation	2003	-5.531262080377981	10.294828904096745	3366531
3366586	EDA	rc-in rc-out model order reduction accurate up to second order moments	2001	-6.024494267903229	11.083933808142703	3366613
3366626	EDA	d-extended petri nets for simulating of digital devices	2002	-5.649597391739216	9.958926295264039	3366653
3366789	EDA	efficient symbolic simulation via dynamic scheduling, don't caring, and case splitting	2005	-6.790918764948613	11.061474724321025	3366816
3368064	EDA	multi-level logic optimization of fsm networks	1995	-5.8509054336507615	10.244858917080993	3368091
3369793	EDA	an efficient scan tree design for compact test pattern set	2007	-5.769653807361291	10.730130052165828	3369820
3369947	EDA	an esop based cube decomposition technique for reversible circuits	2017	-6.753409371490782	10.405482618110485	3369974
3370161	Arch	algorithm based fault tolerance versus result-checking for matrix computations	1999	-6.0777112282349774	10.807333144160022	3370188
3370349	EDA	tester memory requirements and test application time reduction for delay faults with digital captureless test sensors	2012	-5.483636318993306	11.159348078517576	3370376
3370831	EDA	retiming control logic	1999	-6.4408567595501784	10.853002004197302	3370858
3370943	EDA	on the use of mutations in boolean minimization	2001	-5.616745385253765	9.593763357955536	3370970
3371255	ML	iterative exhaustive pattern generation for logic testing	1984	-6.797357388414713	10.219216681211877	3371282
3371307	EDA	incremental evaluation of computational circuits	1990	-6.2184472833035205	10.241276362749957	3371334
3371904	EDA	a single universal n-bit gate for reversible circuit synthesis	2013	-7.157182722310567	11.129041107225484	3371931
3372711	EDA	effectiveness of heuristics measures for automatic test pattern generation	1986	-5.418479257267047	10.271986762401854	3372738
3373351	EDA	incremental testability analysis for partial scan selection and design transformations	1999	-5.328534624895035	10.459246760802873	3373378
3373424	EDA	march dss: a new diagnostic march test for all memory simple static faults	2007	-5.475157814088062	10.44706655441034	3373451
3373705	Theory	computer arithmetic preserving hamming distance of operands in operation result	2011	-5.6797078227180755	10.871754298858152	3373732
3373727	EDA	path-delay-fault testable nonscan sequential circuits	1995	-5.635173989584548	10.472183747567069	3373754
3373795	Logic	polynomial formal verification of multipliers	2003	-6.6619853403054705	9.936178638037752	3373822
3374186	EDA	identification and minimization of linear machines	1965	-6.900639047460477	9.762870143093094	3374213
3374448	EDA	the multiple observation time test strategy	1992	-5.555431841703557	10.650733353047585	3374475
3375371	EDA	low power logic synthesis for xor based circuits	1997	-6.7154124199688265	11.074262458637884	3375398
3375720	ML	reed-muller weight and literal vectors for npn classification	1999	-7.118689919163941	9.948198659442342	3375747
3376262	EDA	efficient static compaction techniques for sequential circuits based on reverse-order restoration and test relaxation	1997	-5.704981060550601	10.521831529626077	3376289
3376476	EDA	taylor expansion diagrams: a canonical representation for verification of data flow designs	2006	-5.83564639379697	9.637339608373676	3376503
3376682	EDA	hazards, critical races, and metastability	1995	-5.355580825541509	10.392175129025487	3376709
3376952	EDA	synthesis of minimal-state machines	1959	-6.170960489765352	9.85063503462306	3376979
3377168	EDA	heuristic methods to use don't cares in automated design of reversible and quantum logic circuits	2008	-5.868829575910912	9.804721008668247	3377195
3377383	EDA	rapid frequency-domain analog fault simulation under parameter tolerances	1997	-5.825706859895787	10.677397991126773	3377410
3377434	EDA	wirelength minimization in partitioning and floorplanning using evolutionary algorithms	2011	-6.967082038998715	10.927442817516585	3377461
3377933	EDA	combinational test generation for acyclic sequentialcircuits using a balanced atpg model	2001	-5.732777038758688	10.425681644042669	3377960
3378093	EDA	detecting exitory stuck-at faults in semimodular asynchronous circuits	1999	-5.844010843508832	10.541284439859304	3378120
3378334	Theory	unified interval classification and unified 3-classification for associative memories	1969	-6.95353345467145	9.657837445950364	3378361
3378379	EDA	proptest: a property based test pattern generator for sequential circuits using test compaction	1999	-5.5384302414895865	10.706436257086539	3378406
3378659	EDA	fast-bist: faster-than-at-speed bist targeting hidden delay defects	2014	-5.421669061943262	11.198798768970187	3378686
3378925	Logic	reset and partial-reset-based functional broadside tests	2012	-5.52070984954191	10.393652435151726	3378952
3379095	EDA	automatic design for testability via testability measures	1985	-5.598037138698975	10.896310997823294	3379122
3380161	EDA	behavioral synthesis of combinational logic using spectral-based heuristics	1999	-6.135180172645532	9.966883998887866	3380188
3380271	EDA	a new design method for self-checking unidirectional combinational circuits	1998	-5.865479942490798	10.994860046981039	3380298
3380389	Crypto	test data compression scheme based on variable-to-fixed-plus-variable-length coding	2007	-6.2712462040724875	11.206666692739448	3380416
3380398	Visualization	multivalued integrated injection logic	1977	-6.893740122482396	10.116162534515064	3380425
3380812	EDA	built-in self testing of sequential circuits using precomputed test sets	1998	-5.444256429537512	11.043805434355537	3380839
3381152	EDA	on the optimization power of retiming and resynthesis transformations	1998	-5.65323702904733	10.083990510794322	3381179
3381690	Logic	heuristic npn classification for large functions using aigs and lexsat	2016	-6.6439086765601685	9.878251800847675	3381717
3381746	EDA	optimal allocation of carry-save-adders in arithmetic optimization	1999	-6.610030449542205	10.601989322007471	3381773
3381942	Visualization	computational work of combinational machines	1977	-6.961426420788492	9.784990789003356	3381969
3381950	EDA	test generation and site of fault for combinational circuits using logic petri nets	2006	-5.5005983209470735	10.066962641526843	3381977
3382046	Theory	the complexity of some graph colouring problems	1992	-6.865599304551147	11.023411752262604	3382073
3382057	ML	on the decomposition of periodic representations of sequential machines	1971	-6.994496684444281	9.375811830164182	3382084
3382259	EDA	logic verification of incomplete functions and design error location	1993	-5.48019835047771	10.32581604605377	3382286
3382549	EDA	switch level random pattern testability analysis	1988	-5.874249941094184	10.758233569442185	3382576
3383464	EDA	reducing the number of lines in reversible circuits	2010	-6.704630265558079	10.796494015052554	3383491
3383833	EDA	trangen: a sat-based atpg for path-oriented transition faults	2004	-5.500958801127678	10.715019358481458	3383860
3383983	EDA	improving approximate-tmr using multi-objective optimization genetic algorithm	2018	-5.425206398372446	10.288069704103489	3384010
3384034	EDA	efficient design for testability solution based on unsatisfiability for register-transfer level circuits	2007	-5.502924316056894	10.26763776158778	3384061
3384140	EDA	evolutionary approach to approximate digital circuits design	2015	-5.5275038587404905	10.76086481251617	3384167
3385294	Visualization	an error-detecting binary adder: a hardware-shared implementation	1970	-5.972405957105062	10.925676365925927	3385321
3385461	EDA	an input control technique for power reduction in scan circuits during test application	1999	-5.8699094596771415	11.271405629380991	3385488
3386585	EDA	synthesis of the optimal 4-bit reversible circuits	2010	-6.9759489896474305	10.352916773846204	3386612
3386791	EDA	equivalence checking using gröbner bases	2016	-5.7621251078188935	9.949302816964007	3386818
3387867	EDA	forward-looking fault simulation for improved static compaction	2001	-5.4566217578710114	10.684986571832033	3387894
3388552	EDA	generating pattern sequences for the pseudo-exhaustive test of mos-circuits	1988	-5.934693441437126	10.577885335773498	3388579
3389443	EDA	using limited dependence sequential expansion for decompressing test vectors	2006	-5.6325453398403384	10.553432736053782	3389470
3389639	EDA	efficient calculation of boolean relations for multi-level logic optimization	1994	-6.23876586195166	10.200558226084476	3389666
3389773	Visualization	a minimization technique for multiple-valued logic systems	1968	-6.397994604019601	9.722126807232256	3389800
3390326	Vision	pla logic minimization by simulated annealing	1990	-6.149183852035727	9.904818335756527	3390353
3390706	EDA	correspondence between ternary simulation and binary race analysis in gate networks	1986	-6.855026983845924	10.162022331812144	3390733
3390971	EDA	an enhanced algorithm for the minimization of exclusive-or sum-of-products for incompletely specified functions	1995	-6.476734956383697	10.081601018667515	3390998
3391598	EDA	algorithms for analog vlsi 2d stack generation and block merging	2003	-7.073237162832477	10.769549599090317	3391625
3392170	EDA	optimal and efficient algorithms for multidomain clock skew scheduling	2014	-7.0943647417698745	11.284361636351292	3392197
3392588	EDA	n-detection test sets for circuits with multiple independent scan chains	2016	-5.577038516545584	10.982970332257539	3392615
3393695	Vision	accurate entropy calculation for large logic circuits based on output clustering	1997	-6.01542471851458	10.401128161442745	3393722
3394276	EDA	using piecewise-functional broadside tests for functional broadside test compaction	2017	-5.577029613903049	10.64639997513335	3394303
3394364	EDA	utilizing circuit structure for scan chain diagnosis	2014	-5.503777317994492	10.926296785234463	3394391
3394681	EDA	compaction-based concurrent error detection for digital circuits	2005	-5.6345205280435815	10.832142707985033	3394708
3394747	EDA	absolute minimization of completely specified switching functions	1991	-6.374500574798765	10.30013581922474	3394774
3394995	EDA	iccad-2016 cad contest in non-exact projective npnp boolean matching and benchmark suite	2016	-6.230773998530054	9.965357055884487	3395022
3395174	ECom	simulation of gate circuits in the algebra of transients	2002	-5.937257922499191	9.76597362736243	3395201
3395203	EDA	a software tool for uncertainty modeling using interpolative boolean algebra	2014	-6.412421725253849	9.55933724720276	3395230
3395282	EDA	acyclic modeling of combinational loops	2005	-5.89286796737447	10.517914776753823	3395309
3397546	EDA	path delay fault simulation of sequential circuits	1993	-5.562197174715513	10.763648018198145	3397573
3397565	Theory	diagnosis of faults in modular trees	1979	-5.653682955777452	10.33374302468548	3397592
3397674	EDA	an efficient unknown blocking scheme for low control data volume and high observability	2007	-5.737312627266786	11.081493925181837	3397701
3397819	EDA	a unified approach to partial scan design using genetic algorithm	2005	-6.1246787036696135	11.15409105039772	3397846
3398243	EDA	fractional dynamic fitness functions for ga-based circuit design	2005	-5.486424608080165	9.388136666839891	3398270
3398414	Logic	satisfiability checking using boolean expression diagrams	2002	-5.687423905270909	9.753842315077591	3398441
3398465	EDA	a sequential procedure for average power analysis of sequential circuits	1997	-6.2151269115935275	11.102100255622648	3398492
3398730	EDA	diagnosis of scan-chains by use of a configurable signature register and error-correcting codes	2004	-6.039415663746028	10.721659616469012	3398757
3398949	EDA	on using sat to ordered escape problems	2009	-6.6197761244489035	10.829328912350366	3398976
3399229	Arch	a novel and efficient routing architecture for multi-fpga systems	2000	-6.9737434998145105	11.253121492393966	3399256
3399728	EDA	ocba in the yield optimization of analog integrated circuits by evolutionary algorithms	2015	-5.893342195922472	10.058006342461042	3399755
3401075	EDA	partial scan design based on circuit state information	1996	-5.78036736661956	10.75824781670886	3401102
3401165	EDA	automated selection of signals to observe for efficient silicon debug	2009	-5.341129890950692	11.062985436640806	3401192
3401793	EDA	threshold logic design of pulse-type sequential networks	1969	-6.529184136300943	10.392962691894489	3401820
3402157	EDA	exact combinational logic synthesis and non-standard circuit design	2008	-6.009200895948022	9.860476584087836	3402184
3402273	EDA	functionally testable path delay faults on a microprocessor	2000	-5.370907886897148	11.2161881826405	3402300
3402544	EDA	a new method to express functional permissibilities for lut based fpgas and its applications	1996	-5.783956550564008	10.736418025832066	3402571
3403317	EDA	a reconvergent fanout analysis for efficient exact fault simulation of combinational circuits	1988	-5.533443396704147	10.57786775875295	3403344
3403940	ML	test sequencing problems arising in test planning and design for testability	1999	-5.659542689562006	10.569426597807473	3403967
3405044	EDA	a new atpg technique (expotan) for testing analog circuits	2007	-5.478649288358341	10.869528389397011	3405071
3405375	SE	a highly tunable virtual topology controller	2014	-5.505503761730259	10.163300322300133	3405402
3405654	Theory	design of optimal switching networks by integer programming	1972	-6.971268266857207	10.395011861510168	3405681
3406138	EDA	fast differential fault simulation by dynamic fault ordering	1991	-5.3313663124643575	10.673203332639	3406165
3406332	AI	search strategy switching: a cost model and an analysis of backtracking	1990	-5.3416410695955925	10.057633954544253	3406359
3406438	EDA	optimal selective count compatible runlength encoding for soc test data compression	2016	-5.9727688302594295	11.258809493298688	3406465
3406907	EDA	toggle-masking scheme for x-filtering	2012	-5.62619524389616	11.138043847913126	3406934
3407008	EDA	automated design of operational transconductance amplifiers using reversed geometric programming	2004	-6.650740893111869	10.777696129881775	3407035
3407032	EDA	nearest-neighbor and fault-tolerant quantum circuit implementation	2016	-6.829255186882506	10.365331343501197	3407059
3407402	HCI	a method for the design of pattern recognition logic	1960	-6.807270512817008	10.001451501660526	3407429
3407579	EDA	an implicit path-delay fault diagnosis methodology	2003	-5.394033186276472	10.541034166939264	3407606
3408668	EDA	fast computation of symmetries in boolean functions	2003	-6.656306951655487	9.972951285749279	3408695
3408746	EDA	synthesis of reversible circuits using heuristic search method	2012	-6.471043491860428	10.18433364778421	3408773
3409242	EDA	realizing reversible circuits using a new class of quantum gates	2012	-7.218013622692922	10.41033281528108	3409269
3409794	EDA	a performance-driven ic/mcm placement algorithm featuring explicit design space exploration	1997	-7.005974868469597	11.117765879754925	3409821
3410546	EDA	technology mapping and packing for coarse-grained, anti-fuse based fpgas	2004	-6.888128462530776	10.98385223293293	3410573
3410993	EDA	achieving fast and exact hazard-free logic minimization of extended burst-mode gc finite state machines	2000	-6.42257582792274	10.395641424824277	3411020
3411295	EDA	a graph theoretical approach for the yield enhancement of reconfigurable vlsi/wsi arrays	1999	-7.078210423280373	11.200440891538177	3411322
3411386	OS	advanced binary encoded matrix representation for rule base verification	1995	-6.6845610668863085	10.218929431907881	3411413
3411387	Graphics	a method for automatic inspection of printed circuit boards	1991	-7.226153202080815	10.544896540112996	3411414
3411453	EDA	on the optimality of k longest path generation algorithm under memory constraints	2012	-6.018911738338912	10.781116145993332	3411480
3411762	EDA	accurate detection for process-hotspots with vias and incomplete specification	2007	-5.4462777986372	10.802841073549015	3411789
3412004	SE	test case generation for boolean expressions by cell covering	2018	-6.181021175837348	10.556684836318325	3412031
3412008	EDA	application of the maximum weighted matching to quantum cost reduction in reversible circuits	2017	-6.6748375222202805	10.504598018315354	3412035
3412028	EDA	boolean completeness in multiple-valued set logic.	2003	-6.1995487896478805	9.55296435668138	3412055
3412223	EDA	ancilla-free reversible logic synthesis via sorting	2016	-6.46735331712375	10.316985101187255	3412250
3413035	EDA	simulation and sat-based boolean matching for large boolean networks	2009	-5.613765337857913	9.912849864411	3413062
3413214	Vision	hardware-based weighted random pattern generation for boundary scan	1989	-5.745766745213876	10.880861032016416	3413241
3413635	EDA	substantial fault pair at-a-time (sfpat): an automatic diagnostic pattern generation method	2010	-5.490954685675981	10.652540969383278	3413662
3413852	EDA	test cycle count reduction in a parallel scan bist environment	1998	-5.706554864921621	11.141392205779944	3413879
3413882	EDA	optimal clock period clustering for sequential circuits with retiming	1997	-6.801726500501739	11.27581891655544	3413909
3414023	EDA	efficient multiple starting point optimization for automated analog circuit optimization via recycling simulation data	2016	-6.909277763956133	10.257663786972518	3414050
3414585	Arch	optical arithmetic using high-radix symbolic substitution rules	1989	-5.890060747029737	9.711777778451095	3414612
3414779	SE	definitions of the numbers of detections of target faults and their effectiveness in guiding test generation for high defect coverage	2001	-5.399922863426953	10.404184224416749	3414806
3415175	EDA	self synchronized asynchronous sequential pass transistor circuits	1992	-5.5130136958579365	10.987594228388776	3415202
3415345	EDA	two-dimensional partially functional broadside tests	2011	-5.528287914954782	10.647538861009265	3415372
3415807	EDA	analytical design of resistor-coupled transistor logical circuits	1958	-5.710235938136654	11.170201141971123	3415834
3416015	EDA	optimal wire retiming without binary search	2004	-6.988635424991545	10.980628222740341	3416042
3416059	EDA	enhanced spfd rewiring on improving rewiring ability	2002	-6.579663597342027	10.566911297568149	3416086
3417654	Embedded	generalized reed-muller forms as a tool to detect symmetries	1996	-6.791098471551755	9.858068298471476	3417681
3418194	EDA	at-speed scan test method for the timing optimization and calibration	2009	-5.4447947774329855	11.027118614157162	3418221
3418297	EDA	efficient signature-based sub-circuit matching	2015	-6.65799158691871	10.344050790899892	3418324
3418670	EDA	perturb and simplify: multi-level boolean network optimizer	1994	-5.77648753473107	10.465324962569428	3418697
3419272	EDA	lfsr characteristic polynomial and phase shifter computation for two-dimensional test set generation	2017	-5.828396060447135	10.67422505493574	3419299
3419353	SE	defect-oriented sampling of non-equally probable faults in vlsi systems	1999	-5.390691704907867	11.00476807261112	3419380
3419568	EDA	diagnostic test set minimization and full-response fault dictionary	2012	-5.671939737642277	10.385276163562262	3419595
3419690	EDA	path delay fault testing using test points	2003	-7.023457845328915	11.025114260729902	3419717
3419942	Embedded	optimization and selection of diagnosis-oriented fault-insertion points for system test	2010	-5.33169196119175	10.606106343726557	3419969
3420488	Theory	phi-test: perfect hashed index test for test response validation	1993	-5.601131237218101	10.12693214732076	3420515
3420704	EDA	hardware implementation	1968	-6.855270659902338	11.140577035717698	3420731
3420782	AI	a bdd-based fast heuristic algorithm for disjoint decomposition	2003	-6.760743923830647	10.074300207795126	3420809
3421192	EDA	on the identification of optimal cellular automata for built-in self-test of sequential circuits	1998	-5.543875495010144	10.879054365605606	3421219
3421362	EDA	perturb and simplify: optimizing combinational circuits with external don't cares	1996	-5.612641403317778	10.321198201898373	3421389
3421454	EDA	least fixpoint approximations for reachability analysis	1999	-5.452837718075552	9.637823695046867	3421481
3421799	SE	improved path clustering for adaptive path-delay testing	2012	-5.909445806192958	11.053636053575651	3421826
3422045	EDA	synthesis of robust delay-fault-testable circuits: practice	1992	-5.647336278281549	10.796350446880636	3422072
3422828	Arch	control memory word width optimization using multiple-valued circuits	1981	-6.930087154913528	10.608865926562913	3422855
3423026	PL	automatic pattern generation for diagnosis of wiring interconnect faults	1992	-5.374078984854778	10.653776140437992	3423053
3423255	EDA	design of parameterizable error-propagating space compactors for response observation	2001	-5.7418066880581735	10.45319082391198	3423282
3424680	EDA	optimista: state minimization of asynchronous fsms for optimum output logic	1990	-6.230856459293277	10.056073341060632	3424707
3424785	EDA	finite memory test response compactors for embedded test applications	2005	-5.636786668635657	10.861030738578837	3424812
3424922	EDA	an approach to the synthesis of synchronizable finite state machines with partial scan	1996	-5.68225355820225	10.268301125936814	3424949
3425723	Theory	synthesis of multiple sequential machines having different inputs	1970	-6.9275436273299285	9.610775694306065	3425750
3425840	EDA	transistor level synthesis for static cmos combinational circuits	1999	-6.003229977632825	10.65627243111835	3425867
3426863	EDA	a novel toffoli network synthesis algorithm for reversible logic	2009	-6.8164772695694005	10.391718983360825	3426890
3427064	EDA	optimizing interacting finite state machines using sequential don't cares	1991	-5.521548911369751	10.15429664194748	3427091
3427545	EDA	exact channel routing using symbolic representation	1999	-7.078202499956593	10.422691017881698	3427572
3427602	Logic	delay-fault testability preservation of the concurrent decomposition and factorization transformations	1994	-6.054771859510647	10.121748852304128	3427629
3427604	Robotics	constructive evolution of morphological filters for high-speed embedded image processing	2004	-6.270258578254894	9.789665996383516	3427631
3428238	Theory	matrix-valued exor-tdds in decompositon of switching functions	1999	-7.1765489237384115	9.81737785023302	3428265
3428417	EDA	symbolic analysis of analog circuits by boolean logic operations	2006	-6.161309567073767	9.8997816016994	3428444
3428971	EDA	a study on the ternary parallel circuit design with dcg properties based on the matrix equation	2000	-7.069392201103011	10.196158566867123	3428998
3429393	SE	effective taro pattern generation	2005	-5.331757725565259	11.225519724008837	3429420
3429503	EDA	a svm surrogate model-based method for parametric yield optimization	2016	-6.182289870214365	10.241541592090245	3429530
3430416	EDA	generation of hazard identification functions	2003	-5.437032710096625	10.105918488859018	3430443
3430436	EDA	multiple-input change asynchronous machines using controlled excitation and flip-flops	1973	-5.9654787978508095	10.343940592461596	3430463
3431743	EDA	analysis of variable reordering on the qmdd representation of quantum circuits	2007	-6.271623560046151	10.052549388534112	3431770
3431825	EDA	scheduling blocks of hierarchical compiled simulation of combinational circuits	1991	-6.428733790514849	10.598041860275153	3431852
3432071	EDA	fast floorplanning by look-ahead enabled recursive bipartitioning	2005	-7.037760362200809	11.248745446307767	3432098
3432144	EDA	characterization of boolean functions for rapid matching in fpga technology mapping	1992	-6.384857773325522	9.891697171639187	3432171
3432156	EDA	a low cost test data compression technique for high n-detection fault coverage	2007	-5.8244647549116335	11.131520960984602	3432183
3432538	Visualization	asynchronous arbiter module	1975	-6.244473389667437	10.092735570753009	3432565
3432962	EDA	the parameters tuning for evolutionary synthesis algorithm	2004	-5.3736270208814885	9.606502288167707	3432989
3433627	Logic	feasible regions quantify the configuration power of arrays with multiple fault types	1994	-5.792676351483467	9.945681007017846	3433654
3434135	EDA	refactoring of timing graphs and its use in capturing topological correlation in ssta	2012	-6.4804378930961875	10.42619502829451	3434162
3434269	EDA	an efficient approach for designing and minimizing reversible programmable logic arrays	2012	-6.869520067071058	10.928119856081466	3434296
3434525	Arch	parity bit calculation and test signal compaction for bist applications	1991	-5.525413101441264	10.610300954778484	3434552
3435403	SE	test data compression strategy while using hybrid-bist methodology	2013	-5.473101169665002	11.261435774324118	3435430
3435406	Theory	cylindrical algebraic sub-decompositions	2014	-7.088478530664292	9.544101825386381	3435433
3436810	EDA	fault detection in parity preserving reversible circuits	2016	-5.535446953612992	10.939652557346694	3436837
3436896	EDA	exact at-speed delay fault grading in sequential circuits	2006	-5.628834500618512	11.061138424519827	3436923
3437344	EDA	a static linear behavior analog fault model for switched-capacitor circuits	2012	-5.324750521943993	11.103508246046989	3437371
3437635	Visualization	modular tree structures	1968	-6.189055369766848	9.613479128291212	3437662
3437823	EDA	combining unspecified test data bit filling methods and run length based codes to estimate compression, power and area overhead	2010	-5.865911083758688	11.229022305979251	3437850
3437875	EDA	cube-contained random patterns and their applications to the complete testing of synthesized multi-level circuits	1991	-5.843013141368827	10.783486804791997	3437902
3438021	EDA	spectral transforms for large boolean functions with applications to technology mapping	1993	-6.495294448765705	10.15464572158994	3438048
3438118	EDA	pairwise decomposition of toffoli gates in a quantum circuit	2008	-6.522338435785251	10.204523363283894	3438145
3438210	HPC	minimizing garbage size by generating reversible simulations	2012	-6.3823202947515085	10.186255676727457	3438237
3439323	EDA	on test compaction of broadside and skewed-load test cubes	2013	-5.638787961346877	10.685644573155038	3439350
3439470	EDA	designer-driven topology optimization for pipelined analog to digital converters	2003	-5.704504726896657	10.710667953688072	3439497
3439938	EDA	fast, robust dc and transient fault simulation for nonlinear analogue circuits	1999	-5.470814543143608	10.905425013050694	3439965
3440500	EDA	maximizing stuck-open fault coverage using stuck-at test vectors	2008	-5.551376033527324	10.951952469901414	3440527
3440568	EDA	a diagnostic test generation system	2010	-5.469404244345318	10.692904486162453	3440595
3441683	EDA	evolutionary approximation of complex digital circuits	2015	-5.348890215295793	10.091745371578602	3441710
3441853	EDA	pseudo circuit model for representing uncertainty in waveforms	2011	-6.162894463288919	10.966676821487168	3441880
3442189	EDA	multipattern scan-based test sets with small numbers of primary input sequences	2012	-5.5953843281806686	10.941063063247995	3442216
3442572	Vision	branch & bound algorithm with partial prediction for use with recursive and non-recursive criterion forms	2001	-6.857708934428937	9.523519559184084	3442599
3442797	Logic	special session: how approximate computing impacts verification, test and reliability	2018	-5.328854564946423	11.226788251703148	3442824
3443295	Embedded	static test compaction for transition faults under the hazard-based detection conditions	2012	-5.405050208951737	10.860563126970826	3443322
3443626	EDA	diagnosis of bridging faults in sequential circuits using adaptive simulation, state storage, and path-tracing	1997	-5.385136427177451	10.85419659390276	3443653
3443851	Embedded	on the multiple fault detection of a nano crossbar	2012	-6.160918141007482	11.148653088553417	3443878
3443888	EDA	the evolution of robdds: preliminary results and a first analysis	1999	-5.319384704238159	9.847152072295325	3443915
3444523	EDA	a modification of lee's path connection algorithm	1967	-5.413013745084083	10.424869692177197	3444550
3444600	EDA	automated placement of multi-terminal components	1971	-6.830029568019619	10.833879110813994	3444627
3444679	EDA	reduction of test power and data volume in bist scheme based on scan slice overlapping	2009	-5.933542010817206	11.210156190084795	3444706
3445319	EDA	making cyclic circuits acyclic	2003	-6.01127924227621	10.330230612458159	3445346
3445500	EDA	evolutionary design for energy-efficient approximate digital circuits	2018	-5.4060240664338455	10.225755505986095	3445527
3446781	EDA	computing logic-stage delays using circuit simulation and symbolic elmore analysis	2001	-5.3595684759147995	10.38558562096132	3446808
3447225	EDA	using lower bounds during dynamic bdd minimization	2001	-6.599783672780608	10.056898171512564	3447252
3447763	EDA	basic gate implementation of speed-independendent circuits	1994	-5.494821392930324	10.035662290291935	3447790
3447926	EDA	boolean matching for incompletely specified functions	1997	-6.547200633125395	10.253758638162504	3447953
3448057	EDA	stafan: an alternative to fault simulation	1984	-5.8227198578870905	10.859763451795216	3448084
3448058	EDA	a practical approach to fault simulation and test generation for bridging faults	1983	-5.484632741538202	10.457025808126867	3448085
3448562	EDA	generation of disjoint cubes for multiple-valued functions	2004	-7.141381556944639	9.929505015650081	3448589
3448571	Robotics	a test selection procedure for improving the accuracy of defect diagnosis	2016	-5.350876076039373	10.579191000714664	3448598
3448649	EDA	sequential test generation with advanced illegal state search	1997	-5.4936154291461055	10.381655909440225	3448676
3448864	EDA	automating the sizing of analog cmos circuits by consideration of structural constraints	1999	-6.363494802936892	11.1056796848438	3448891
3448960	EDA	a synthesis approach for esop-based reversible circuit	2016	-6.0909781614917184	10.459212956128596	3448987
3449282	EDA	dynamic test compaction for synchronous sequential circuits using static compaction techniques	1996	-5.700157583157655	10.590580310076962	3449309
3449339	EDA	dynamic fault collapsing and diagnostic test pattern generation for sequential circuits	1998	-5.551664704606863	10.30711135502189	3449366
3449361	EDA	reversible logic synthesis by iterative compositions	2002	-6.985301233001934	10.88718258822708	3449388
3452588	EDA	design and optimization of lc oscillators	1999	-6.468505133033174	10.615109951143083	3452615
3452653	EDA	bds: a bdd-based logic optimization system	2000	-6.052139412668335	9.928711466542742	3452680
3452698	EDA	reversible cascades with minimal garbage	2004	-6.723170660532029	10.308279734099305	3452725
3452889	EDA	test-experiments for detection and location of intermittent faults in sequential circuits	1981	-5.365642895246396	10.610393123456998	3452916
3453172	EDA	design of multivalued circuits using genetic algorithms	1996	-5.6171591345754335	9.700319284487108	3453199
3453471	EDA	optimal 4-bit reversible mixed-polarity toffoli circuits	2012	-6.999300254930238	10.672538801953008	3453498
3453873	EDA	paqcs: physical design-aware fault-tolerant quantum circuit synthesis	2015	-6.945806327890698	10.869501201619942	3453900
3454119	EDA	a resynthesis approach for network optimization	1991	-7.07757396929747	11.23047818711538	3454146
3454432	EDA	an efficient method of partitioning circuits for multiple-fpga implementation.	1993	-6.518094958165178	10.304388444748945	3454459
3454821	EDA	earth: combined state assignment of pla-based fsm's targeting area and testability	1996	-5.503856134771565	11.215977419413054	3454848
3455241	EDA	a novel heuristic and provable bounds for reconfigurable architecture design	2006	-6.867218127423606	11.215104234807011	3455268
3455351	EDA	cube-embedding based state encoding for low power design	1997	-6.7090630852481	11.101789965381988	3455378
3455508	Embedded	timing analysis using functional analysis	1988	-5.730914781462313	9.869851007799817	3455535
3455788	EDA	hierarchical analysis of short defects between metal lines in cmos ic	2008	-5.428830881877725	11.130366380643178	3455815
3456680	EDA	output hazard-free transition delay fault test generation	1998	-5.497069190543312	11.203226175148302	3456707
3457723	SE	test vector chains for increasing the fault coverage and numbers of detections	2009	-5.520825659151419	10.64909832525706	3457750
3458177	NLP	test set embedding based on phase shifters	2002	-5.824075839785162	10.835522429767673	3458204
3458472	Theory	"""reducing multi-qubit interactions in adiabatic quantum computation without adding auxiliary qubits. part 1: the """"deduc-reduc"""" method and its application to quantum factorization of numbers"""	2015	-7.126773100334471	10.00484968164604	3458499
3459197	Logic	vlsi testing	1984	-5.482370344143701	10.97611026245743	3459224
3459257	Robotics	combinatorial methods for the evaluation of yield and operational reliability of fault-tolerant systems-on-chip	2004	-5.388323639319375	10.70027405370706	3459284
3459340	EDA	energy characterization based on clustering	1996	-6.71279791990204	11.251940850082512	3459367
3459382	EDA	synthesizing complementary circuits automatically	2009	-6.326555161250532	10.602504039903662	3459409
3459752	EDA	layout influences testability	1985	-5.350142549269033	10.693476715786682	3459779
3459895	SE	fortuitous detection and its impact on test set sizes using stuck-at and transition faults	2002	-5.513017266334745	10.812041908700712	3459922
3461221	EDA	fpga placement by thermodynamic combinatorial optimization	2002	-6.337206687429798	10.021980370212981	3461248
3461318	EDA	exact and approximate algorithms for the optimization of area and delay in multiple constant multiplications	2008	-6.877324887853607	10.412942846175	3461345
3461377	EDA	analog performance space exploration by fourier-motzkin elimination with application to hierarchical sizing	2004	-6.337382128070557	10.623161077347632	3461404
3461687	EDA	path sensitization in critical path problem [logic circuit design]	1993	-5.904628674929006	10.894594243973264	3461714
3461862	EDA	a new switching-level approach to multiple-output functions synthesis	1995	-5.429636756645559	10.594010996698977	3461889
3461960	EDA	an efficient path delay fault coverage estimator	1994	-5.523345682968586	10.751533693041587	3461987
3463429	EDA	a row assignment for delay-free realizations of flow tables without essential hazards	1968	-5.9004581845733775	9.842772866498898	3463456
3463433	HCI	cyclic code weight spectra and bist aliasing	1991	-6.097019654677289	10.711744933897544	3463460
3463874	EDA	the non-linear feedback shift-register as a built-in self-test (bist) resource	1988	-5.8908056975919205	10.722050837059783	3463901
3464290	EDA	reducing the depth of quantum circuits using additional circuit lines	2013	-6.886625708007231	10.571657823509044	3464317
3464466	Robotics	alu control code assignment	1986	-6.6146932733538035	10.535306691198064	3464493
3464820	ML	decomposing data machines	1991	-6.451636531595924	9.857176978665171	3464847
3465039	EDA	a constraint-based placement refinement method for cmos analog cell layout	1999	-6.347067890962611	11.185434659143944	3465066
3465339	EDA	fault detection in cvs parity trees with application to strongly self-checking parity and two-rail checkers	1993	-5.9594128727690885	10.980042440254246	3465366
3465802	Vision	"""comments on """"a new algorithm for generating prime implicants"""""""	1971	-6.744418340067653	9.730438712056866	3465829
3466316	EDA	an efficient partitioning algorithm of combinational cmos circuits	2002	-6.063518704526423	10.726066563671074	3466343
3467809	EDA	experimental realization of a reconfigurable three input, one output logic function based on a chaotic circuit	2010	-6.9426921223623275	10.648382781790591	3467836
3467920	DB	compacting sequences with invariant transition frequencies	2003	-6.1571912065969014	10.970228292571003	3467947
3468119	EDA	using structural relations for checking combinationality of cyclic circuits	2015	-6.27571733867534	10.4780460205504	3468146
3468239	EDA	simultaneous generation of functional and low-power non-functional broadside tests	2014	-5.581846656282066	11.262959067972341	3468266
3468368	EDA	synthesis for mixed arithmetic	2000	-6.498864891211658	9.768386546485596	3468395
3468513	Logic	high speed and highly testable parallel two-rail code checker	2003	-5.8111556660711905	10.901933323869438	3468540
3468930	EDA	on-chip generation of the second primary input vectors of broadside tests	2009	-5.5233150062717735	11.1547937996758	3468957
3469109	EDA	design of a ternary edge-sensitive d fff for multiple-valued sequential logic	2017	-6.422185685018227	10.16122240724942	3469136
3469495	EDA	linear transformations and exact minimization of bdds	1998	-6.511258314239981	9.936934038563164	3469522
3469628	AI	fault detection of ttl combinational circuits based on supply current	1991	-5.5815514164236335	10.207619314631367	3469655
3469704	Logic	exploiting arithmetic built-in-self-test techniques for path delay fault testing	2006	-5.763040139944336	10.720541132918068	3469731
3470181	EDA	evaluation and improvement of quantum synthesis algorithms based on a thorough set of metrics	2008	-5.747445635581273	9.850877898886218	3470208
3470231	Vision	acceleration of ram-tests with associative pattern recognition methods	1991	-5.681421829259795	9.817614138319602	3470258
3470442	Arch	an optimized testable architecture for finite state machines	1995	-6.576244601286869	10.058750416480873	3470469
3470448	EDA	fast algorithm for 4-qubit reversible logic circuits synthesis	2008	-7.1203499519185804	11.092618000473756	3470475
3470535	HCI	iterative combinational switching networksߞ general design considerations	1958	-6.244000119135728	10.627984299203073	3470562
3470802	EDA	structural gate decomposition for depth-optimal technology mapping in lut-based fpga design	1996	-7.1895205236979685	10.617661490590287	3470829
3471102	EDA	static test compaction for synchronous sequential circuits based on vector restoration	1999	-5.690020153360924	10.462134390546384	3471129
3471627	EDA	extraction of functional regularity in datapath circuits	1999	-5.49128482966162	10.283486592279171	3471654
3471917	EDA	pseudo-random pattern generator design for column-matching bist	2007	-5.744443459364136	10.769173922577341	3471944
3475009	EDA	dynamic compaction for high quality delay test	2008	-5.760028439811332	10.84077124793503	3475036
3475977	Logic	the datapath merging problem in reconfigurable systems: lower bounds and heuristic evaluation	2004	-6.912774382970008	10.651958308323703	3476004
3476044	EDA	synthesis for testability by sequential redundancy removal using retiming	1995	-5.6749219753085285	10.617908558543524	3476071
3476899	EDA	a test generation program for sequential circuits	1994	-5.4480697437998655	10.257371171071846	3476926
3477162	EDA	circuit partitioning via set partitioning and column generation	1996	-6.551471634201183	10.782116204451592	3477189
3477422	EDA	a diagnostic test pattern generation algorithm	1990	-5.4513581624997824	10.563450976832168	3477449
3477666	EDA	convolutional compaction of test responses	2003	-5.552644750448617	10.863162218492887	3477693
3477782	EDA	2-spp approximate synthesis for error tolerant applications	2014	-6.543349423143681	10.45493816626284	3477809
3477784	EDA	spectrum-based bist in complex socs	2002	-5.7387388806487545	10.487806292986226	3477811
3478528	DB	minimization of logic networks under a generalized cost function	1976	-7.086840947337447	10.42930478723939	3478555
3478649	EDA	low power bulk-driven ota design optimization using cuckoo search algorithm	2018	-6.020312976132808	10.356743332516217	3478676
3479087	EDA	on a new graph theory approach to designing zero-aliasing space compressors for built-in self-testing	2006	-6.0455327288218665	10.52108795382684	3479114
3479255	EDA	a new algorithm for the reduction of incompletely specified finite state machines	1998	-6.535025432306856	9.564466911767145	3479282
3479793	EDA	efficient dynamic minimization of word-level dds based on lower bound computation	2000	-6.52043193774801	9.958891220257764	3479820
3480229	EDA	methods for on-chip embedding of path delay test vectors	2000	-5.907090291186539	10.873358904833216	3480256
3482151	EDA	forming n-detection test sets from one-detection test sets without test generation	2005	-5.510224417332998	10.57489381919778	3482178
3482897	EDA	fuzzified ant colony optimization algorithm for efficient combinational circuits synthesis	2004	-5.542466676301094	9.645208305989145	3482924
3483573	EDA	exact minimization of binary decision diagrams using implicit techniques	1998	-6.3624618131363295	9.681537107669222	3483600
3484298	EDA	boolean difference technique for detecting all missing gate faults in reversible circuits	2015	-5.662046426724413	10.937391082608157	3484325
3484325	EDA	compaction-based test generation using state and fault information	2000	-5.627339321399284	10.554978663536199	3484352
3484929	DB	verbalizing time-series data: with an example of stock price trends	2009	-7.173061039133493	10.209199207335997	3484956
3485400	EDA	area-optimal technology mapping for field-programmable gate arrays based on lookup tables	2005	-6.9230000409325445	10.882874339725324	3485427
3485450	AI	switching function using edge-valued decision diagram	2011	-5.960048009733613	10.191971903286225	3485477
3485874		a strategy for detecting faults in sequential machines not possessing distinguishing sequences	1970	-6.012794266024418	9.930333799551377	3485901
3486435	EDA	exor projected sum of products	2006	-6.980170573958181	10.314906147057274	3486462
3486990	EDA	a new reconfigurable test vector generator for built-in self-test applications	1996	-5.728797512182809	11.04369518948489	3487017
3487639	EDA	an implicit delay-fault simulation method with approximate detection threshold calculation	1993	-5.537789349844521	11.105499353963676	3487666
3487982	EDA	process compilation of thin film microdevices	1996	-6.1765410816037045	10.032240060766236	3488009
3488230	EDA	multiplexer-based multi-level circuit synthesis with area-power trade-off	2012	-6.515217870562629	10.961064805849755	3488257
3488735	Theory	exploring cycle structures of additive cellular automata	2008	-7.068705058769623	10.400887171202154	3488762
3488972	EDA	efficient analog circuits for boolean satisfiability	2018	-6.045746004450648	9.923977709604136	3488999
3489256	Robotics	local search approach to genetic programming for rf-pas modeling implemented in fpga	2015	-5.471423657035376	9.527364650729362	3489283
3489439	EDA	gate exhaustive testing	2005	-5.470827524394858	10.840253983356805	3489466
3489725	ML	a minimum test set for multiple fault detection in ripple carry adders	1987	-5.8087601590282505	10.768885395813667	3489752
3489880	Arch	fault-tolerant computers using ``dotted logic'' redundancy techniques	1972	-5.912860438063102	10.744522125534045	3489907
3489975	Arch	three dimensional multiple valued circuits design based on single-electron logic	2004	-6.334879021668863	10.879463324792061	3490002
3490196	EDA	circuit partitioning for efficient logic bist synthesis	2001	-6.119018017706986	10.71443303703784	3490223
3490493	EDA	low cost and high speed embedded two-rail code checker	2005	-5.751035196040343	10.825678009853828	3490520
3490495	EDA	clustering and linear placement	1972	-7.006642870163024	11.121941101929517	3490522
3490777	EDA	design partitioning for large-scale equivalence checking and functional correction	2016	-5.8945824453060665	10.236812094638589	3490804
3491899	AI	hierarchical power delivery network analysis using markov chains	2007	-6.5945429549821295	11.08949721788816	3491926
3492067	Logic	complex disjunctive decomposition of incompletely specified boolean functions	1973	-7.111268215715147	9.590638538054408	3492094
3492104	Embedded	sequential logic and its application to the synthesis of finite automata	1965	-6.216878591248329	9.834745533918849	3492131
3492843	EDA	an efficient algorithm for finding double-vertex dominators in circuit graphs	2005	-6.513128158185563	10.473951646746404	3492870
3492908	EDA	evaluation time estimation for pass transistor logic circuits	2006	-5.6876007503987625	10.078075110100386	3492935
3492947	Robotics	integration of constraint programming and evolution programs: application to channel routing	1998	-5.537076235909245	9.762204271568741	3492974
3493223	HCI	separating interaction effects using locating and detecting arrays	2018	-5.636875445806223	9.57127831164028	3493250
3494077	EDA	particle swarm optimization with aging leader and challengers for optimal design of analog active filters	2015	-5.588254052796144	9.48293544972381	3494104
3494261	EDA	eagle: a regression model for fault coverage estimation using a simulation based metric	2014	-5.391838786954608	10.936071495849717	3494288
3494694	Graphics	efficient algorithms for creation of linearly-independent decision diagrams and their mapping to regular layouts	2002	-6.891763782090513	10.060010111707962	3494721
3494828	SE	a measure of quality for n-detection test sets	2004	-5.370561094688757	10.812543259160476	3494855
3494847	EDA	a method to calculate necessary assignments in algorithmic test pattern generation	1990	-5.64085351790042	9.866757551761943	3494874
3495351	EDA	some relationships between delay testing and stuck-open testing in cmos circuits	1990	-5.470686429873979	11.097947047908086	3495378
3495913	Theory	on the generation of a class of multithreshold functions	1969	-6.46703649372476	9.970147272997801	3495940
3496575	EDA	scan-based transition test	1993	-5.566487538818111	10.682389224555829	3496602
3496588	EDA	explicit expression and simultaneous optimization of placement and routing for analog ic layouts	2002	-6.748668918545142	11.25949420243212	3496615
3496786	EDA	partially programmable circuit design	2014	-5.9322206501617565	10.692509152965595	3496813
3497231	Arch	test generation and fault localization for quantum circuits	2005	-5.323258704442599	10.295042358241624	3497258
3497357	Logic	arithmetic bit-level verification using network flow model	2013	-5.855404264295495	9.936149438752844	3497384
3498483	EDA	on optimal extraction of combinational logic and don't care sets from hardware description languages	1989	-5.5887744625294635	10.296845565519074	3498510
3498808	EDA	clock-domain-aware test for improving pattern compression	2015	-5.375137986058217	11.181978727009163	3498835
3499491	Theory	an incremental algorithm for identification of longest (shortest) paths	1994	-6.286864083122015	10.760892713800974	3499518
3499892	AI	obstacle-avoiding rectilinear steiner tree construction in sequential and parallel approach	2014	-7.125139361240762	10.755688966089902	3499919
3499904	EDA	optimal constraint-preserving netlist simplification	2008	-5.308173530519404	10.064642322406193	3499931
3499961	Robotics	analog behavioral equivalence boundary computation under the effect of process variations	2018	-6.301576590546629	11.158572617868359	3499988
3502582	EDA	a numerical expansion technique and its application to minimal multiplexer logic circuits	1976	-6.784394345577827	10.199560928639961	3502609
3503601	Theory	applications of one-dimensional cellular automata and linear feedback shift registers for pseudo-exhaustive testing	1993	-6.385402116935005	10.696136344792132	3503628
3503817	Theory	the fanout structure of switching functions	1975	-6.839097697299585	10.055127727946363	3503844
3504071	EDA	rp-syn: synthesis of random pattern testable circuits with test point insertion	1999	-5.691629616969372	10.889417567965591	3504098
3504388	EDA	joint design-time and post-silicon optimization for digitally tuned analog circuits	2009	-6.189776461475169	10.541574517359278	3504415
3505549	Visualization	a synthesis method for cutpoint cellular arrays	1972	-7.147608304270222	9.872360519208963	3505576
3506197	Logic	efficient analysis of fault trees with voting gates	2011	-5.604845472752764	10.130082257022066	3506224
3506790	EDA	analysis of digital circuits through symbolic reduction	1991	-5.750570799691535	9.472897875153082	3506817
3506977	EDA	a new path tracing algorithm with dynamic circuit extraction for sequential circuit fault diagnosis	1998	-5.343508298137048	10.878280574294894	3507004
3507080	EDA	robust sequential fault testing of iterative logic arrays	1997	-5.642662312758799	10.995429811295061	3507107
3509702	EDA	test data compression using dictionaries with fixed-length indices	2003	-5.848454384672396	10.997708780517037	3509729
3510401	EDA	circuit-based preprocessing of ilp and its applications in leakage minimization and power estimation	2004	-6.745166177809991	11.057738636888919	3510428
3510498	EDA	functional timing optimization	1999	-5.869621834641162	11.195300957460237	3510525
3510531	EDA	encoding multiple outputs for improved column compaction	1991	-6.136102584323628	10.849275405430667	3510558
3511026	EDA	power invariant vector sequence compaction	1998	-6.225001654549361	10.856553028783848	3511053
3511162	EDA	revival of partial scan: test cube analysis driven conversion of flip-flops	2011	-5.628357932068728	11.194456773404172	3511189
3511435	EDA	synthesis of asynchronous sequential circuits with multiple-input changes	1968	-5.946972903703867	10.2027275785879	3511462
3511578	Logic	efficient test methodologies for conditional sum adders	2004	-6.336997599233261	10.635865853806587	3511605
3511869	NLP	optimally generalizing neural networks with the ability to recover from single stuck-at r faults	2002	-6.106931974958795	10.149234822181016	3511896
3512050	EDA	on variable clock methods for path delay testing of sequential circuits	1997	-5.608135966826255	10.737249234070436	3512077
3513080	EDA	advanced fault collapsing (logic circuits testing)	1992	-5.710164003653218	10.265228434372837	3513107
3513212	DB	controlling uncertainty in discretization of continuous data	2004	-6.052675895354296	9.416785766739073	3513239
3513399	EDA	delay test generation 2: algebra and algorithms	1988	-5.3359447640337265	10.122029456295564	3513426
3513645	EDA	an efficient diagnosis pattern generation procedure to distinguish stuck-at faults and bridging faults	2014	-5.653143160597125	10.699859980480317	3513672
3513784	EDA	a gate-level simulation environment for alpha-particle-induced transient faults	1996	-5.32033149054016	11.230101422634512	3513811
3515752	Crypto	using symbolic rademacher-walsh spectral transforms to evaluate the correlation between boolean functions	1995	-7.137612947636364	9.993280997884881	3515779
3515899	EDA	match and replace: a functional eco engine for multierror circuit rectification	2011	-6.4754318672104425	11.063997535957999	3515926
3516156	EDA	on the design of three-valued asynchronous modules	1980	-5.947024526017394	10.079057555390287	3516183
3516190	Theory	a framework for solving vlsi graph layout problems	1984	-7.199236523954737	11.237489315354848	3516217
3516202	EDA	technology mapping algorithms for domino logic	2002	-6.82311568695382	10.807834589150891	3516229
3517255	AI	the profile technique for the design of threshold device logic	1961	-7.064261710258178	9.798410213431984	3517282
3517586	EDA	two step evolution strategy for device motif bsim model parameter extraction	2014	-6.297236201162129	10.869486504655258	3517613
3518617	EDA	cell based performance optimization of combinational circuits	1990	-6.289131842375682	11.12590165460593	3518644
3518926	PL	symbolic incompletely specified functions for correct evaluation in the presence of indeterminate input values	1995	-7.03220912109166	9.586305818481726	3518953
3519610	EDA	effect of bdd optimization on synthesis of reversible and quantum logic	2010	-6.626643903612206	10.303744534283457	3519637
3520601	EDA	abstraction of data path registers for multilevel verification of large circuits	1994	-5.505766260589434	10.274261241216264	3520628
3521257	EDA	some problems in relay circuit design	1965	-6.6397003896621705	10.858366604149756	3521284
3521834	EDA	on the testability of one-dimensional ila's for multiple sequential faults	1992	-6.363548362363693	10.351375165955897	3521861
3523125	EDA	a new c-space method to automate the layout design of injection mould cooling system	2012	-6.157041774570553	10.260377164331327	3523152
3523392	EDA	elimination of multi-cycle false paths by state encoding	1995	-5.701661524887563	10.158441078372643	3523419
3523785	EDA	testing analog electronic circuits using n-terminal network	2010	-5.326008725487032	10.538548279489355	3523812
3524034	EDA	a test generator for segment delay faults	1999	-5.7311507883122506	10.448608447695888	3524061
3524666	EDA	comparison of decision diagrams for multiple-output logic functions	2002	-6.578101434996184	10.196612876835284	3524693
3525846	EDA	power estimation methods for sequential logic circuits	1995	-5.698217787820635	10.189514214618043	3525873
3527113	EDA	lut-based fpga technology mapping using permissible functions	1996	-6.055818487328727	11.07350014136964	3527140
3527599	Logic	reduction of obdds in linear time	1993	-6.351084683302518	9.860953529510471	3527626
3527756	EDA	a three-stage partial scan design method using the sequential circuit flow graph	1994	-5.9677983162450765	10.719719525982502	3527783
3527767	EDA	fast fault coverage estimation of sequential tests using entropy measurements	2018	-5.764165982050391	10.662867804901124	3527794
3529223	DB	a relational approach to functional decomposition of logic circuits	2011	-6.3873525474500585	9.922052285318493	3529250
3530273	Logic	bmb synthesis of binary functions using symbolic functional decomposition for lut-based fpgas	2018	-6.0210816603510295	10.111275420468823	3530300
3530514	EDA	design of combinational logic circuits through an evolutionary multiobjective optimization approach	2002	-5.4292114551334025	9.714044443953147	3530541
3531349	EDA	on designing testable reversible circuits using gate duplication	2013	-6.701391782344991	10.298833963832903	3531376
3533373	EDA	on evolutionary synthesis of compact polymorphic combinational circuits	2011	-5.845344343595227	9.60912423805695	3533400
3533661	EDA	random adjacent sequences: an efficient solution for logic bist	2001	-5.5032040193642535	11.275730452210373	3533688
3534344	EDA	a dft technique to improve atpg efficiency for sequential circuits	1993	-5.630412982901442	10.696285973521881	3534371
3535065	EDA	simulation and sat based atpg for compressed test generation	2013	-5.381614044340763	10.680249784175873	3535092
3535262	EDA	bdd based lambda set selection in roth-karp decomposition for lut architecture	1997	-6.341254304900128	10.611313839944676	3535289
3536124	EDA	introduction of permissible bridges with application to logic optimization after technology mapping	1994	-6.390857802611572	10.427165182849935	3536151
3536314	Logic	limits of using signatures for permutation independent boolean comparison	1995	-6.1067337631306415	9.950371595789996	3536341
3536846	EDA	non-linear analog circuit test and diagnosis under process variation using v-transform coefficients	2011	-5.665100916377914	11.076955432342752	3536873
3537173	EDA	on the fault diagnosis in the presence of unknown fault models using pass/fail information	2005	-5.392546967118795	10.736545836987213	3537200
3538077	EDA	optimization of inductor circuits via geometric programming	1999	-6.648311910244293	10.762172076050467	3538104
3539100	EDA	on timing-independent false path identification	2010	-5.4847674975231815	10.824289163229807	3539127
3539115	EDA	simulation-in-the-loop analog circuit sizing method using adaptive model-based simulated annealing	2004	-6.312249633187548	10.399061947120321	3539142
3539184	EDA	analysis of digital circuit dynamic behavior with timed ternary decision diagrams for better-than-worst-case design	2012	-5.900136260682046	11.088427392888162	3539211
3539883	EDA	nest: a nonenumerative test generation method for path delay faults in combinational circuits	1995	-5.481044940456654	10.706613208808921	3539910
3540650	EDA	recursive and iterative algorithms for n-ary search problems	2006	-6.646112114486338	9.82512840097285	3540677
3540665	EDA	redi: an efficient fault oriented procedure to identify redundant faults in combinational logic circuits	2001	-5.496391120570373	10.767482341130547	3540692
3540799	EDA	combination of lower bounds in exact bdd minimization	2003	-6.419524332034437	9.846725982788564	3540826
3541371	SE	techniques to reduce data volume and application time for transition test	2002	-5.382842098228839	11.223207291363153	3541398
3542062	Logic	a test generation procedure for avoiding the detection of functionally redundant transition faults	2006	-5.543983214249702	10.58756446171886	3542089
3542074	EDA	efficient symbolic algorithms for computing the minimum and bounded leakage states	2006	-7.012340389546088	11.047724510707738	3542101
3542420	Vision	synthesis of combinational logic using decomposition and probability	1980	-6.85551526427134	9.943786304722282	3542447
3542991	EDA	efficient multiple path propagating tests for delay faults	1995	-5.3625056984262605	10.568203343323724	3543018
3543870	Vision	algorithms for multiple shift register realizations of sequential machines	1973	-6.642302893947887	9.901599784640904	3543897
3543941	EDA	testability preserving and enhancing transformations for robust delay fault testabilit	1998	-5.583765524249211	10.587580498297783	3543968
3544105	EDA	on projecting sums of products	2008	-6.8083769373346135	10.096795629027831	3544132
3544229	EDA	level compaction in quantum circuits	2006	-6.584310154757519	10.38225624508766	3544256
3544292	PL	clustering based simulated annealing for standard cell placement	1988	-7.031318888703246	11.125006623784977	3544319
3544473	ML	a novel generalized flip-flop for memory association and maximization in artificial neural network	1990	-7.011496669001597	9.822435782690409	3544500
3545020	EDA	factored forms for memristive material implication stateful logic	2015	-6.973994046516568	10.340159591151037	3545047
3545151	EDA	exact route matching algorithms for analog and mixed signal integrated circuits	2009	-6.702784877095145	10.87596198020239	3545178
3545795	EDA	an efficient algorithm for layout compaction problem with symmetry constraints	1989	-6.987794105721584	10.654443922808554	3545822
3546493	EDA	multiple stuck-at fault testability analysis of robdd based combinational circuit design	2018	-5.846135521654578	10.587625313957501	3546520
3546551	EDA	a new optimizer for performance optimization of analog integrated circuits	1993	-6.754926795750366	10.274468641949248	3546578
3546647	SE	independent test sequence compaction through integer programming	2003	-5.703583881820773	10.512764137724245	3546674
3547078	EDA	testability measures in pseudorandom testing	1992	-5.679679272735537	10.733079697097196	3547105
3547169	EDA	fault coverage estimation for early stage of vlsi design	1999	-5.650299293897817	11.246908481547052	3547196
3547583	EDA	dfbt: a design-for-testability method based on balance testing	1994	-5.380324133766337	11.243540792872864	3547610
3548264	EDA	maximizing the reuse of routing resources in a reconfiguration-aware connection router	2012	-6.184648492945176	11.147307432507851	3548291
3548294	EDA	a diagnosis method for single logic design errors in gate-level combinational circuits	1997	-5.4379750130312585	10.783447854317368	3548321
3548685	EDA	topologically constrained logic synthesis	2002	-6.1443908405323375	9.996864645283816	3548712
3548859	EDA	multiple distributions for biased random test patterns	1990	-5.763533299659129	10.740618914991376	3548886
3548863	EDA	cellular image processing techniques for vlsi circuit layout validation and routing	1982	-6.636204618973537	11.222213397678107	3548890
3549641	EDA	efficient pattern mapping for deterministic logic bist	2004	-5.761408488589064	10.663219685395617	3549668
3550438	EDA	path delay fault diagnosis and coverage-a metric and an estimationtechnique	2001	-5.526860107602925	11.080239811456533	3550465
3550649	EDA	a snap-on placement tool	2000	-6.951566244077963	11.076163689398891	3550676
3551753	EDA	test compaction by sharing of transparent-scan sequences among logic blocks	2014	-5.57103101126937	10.861572584793858	3551780
3552025	EDA	optimal detector design for on-line testing of linear analog systems	2000	-5.336829749683521	10.753895105354164	3552052
3552313	AI	cube diagram bundles: a new representation of strongly unspecified multiple-valued functions and relations	1997	-7.045039600930839	9.70738548973247	3552340
3553455	EDA	redundancy removal and simplification of combinational circuits	1992	-5.5031416175075645	10.739477407493563	3553482
3553516	EDA	centrality indicators for efficient and scalable logic masking	2017	-5.645850650451305	10.80776766280409	3553543
3553526	EDA	power routing in channelless floorplan layouts	1989	-6.9143914473275565	11.0901341116517	3553553
3553674	EDA	a systolic design-rule checker	1984	-5.981387521790315	10.448428029205877	3553701
3553779	EDA	a hierarchical cost tree mutation approach to optimization of analog circuits	2005	-5.879481066217008	9.845326510854706	3553806
3555078	SE	an intra-cell defect grading tool	2014	-5.319039190309106	11.03144772901456	3555105
3555192	EDA	a fast global gate collapsing technique for high performance designs using static cmos and pass transistor logic	1998	-6.4049777242591235	11.216790848922178	3555219
3555384	EDA	computational complexity in test-generation algorithms	2014	-6.0642297234459726	9.93534177892575	3555411
3556348	SE	optimizing alloy for multi-objective software product line configuration	2014	-5.859624050165053	9.501178739776737	3556375
3556670	EDA	a heuristic algorithm for automatic generation of march tests	2017	-5.6144569220046	10.54176047839241	3556697
3556998	EDA	line ordering of reversible circuits for linear nearest neighbor realization	2013	-6.855818596852326	10.281824448819696	3557025
3557428	EDA	output selection for test response compaction based on multiple counters	2014	-5.754943155154296	11.094507692470028	3557455
3558037	EDA	efficient sat-based atpg techniques for all multiple stuck-at faults	2014	-5.46931241312137	10.428100556447175	3558064
3558691	AI	a global approach to the variable ordering problem in psbdds	2001	-6.799819743246907	10.528156398835412	3558718
3560065	HCI	test data compression for system-on-a-chip using count compatible pattern run-length coding	2014	-5.99945303790622	11.116441225394674	3560092
3560110	EDA	a catalog of three-variable or-invert and and-invert logical circuits	1963	-6.999177488595878	9.987036227150952	3560137
3560117	EDA	deterministic bist with multiple scan chains	1998	-5.583345769097303	11.168719376972033	3560144
3560892	EDA	ibaw: an implication-tree based alternative-wiring logic transformation algorithm	2000	-6.9111379790989576	11.022641386027964	3560919
3561048	EDA	unknown response masking with minimized observable response loss and mask data	2008	-5.594045121769783	11.01818375241706	3561075
3561340	EDA	efficiency of random compact testing	1978	-5.650739812504572	10.843188956317906	3561367
3561716	Crypto	minimization of functions with multiple-valued outputs: theory and applications	1990	-6.649863649062661	9.948250707740849	3561743
3561813	EDA	design of practical broadband matching networks with mixed lumped and distributed elements	2014	-6.725595668320827	10.875130764873466	3561840
3562476	EDA	sequential test generation based on circuit pseudo-transformation	1997	-5.553323432347015	10.488070495220237	3562503
3562581	EDA	an efficient method to synthesize reversible logic by using positive davio decision diagrams	2014	-6.762086223514041	10.3293126035189	3562608
3563060	EDA	latency analysis for sequential circuits	2011	-5.429904816107056	11.01044758005034	3563087
3563106	EDA	multiple signature analysis method using fault simulation	1994	-5.620424072603186	10.986682818385537	3563133
3564312	EDA	sls: an advanced symbolic layout system for bipolar and fet design	1986	-6.940678911201186	11.058103528171792	3564339
3564367	EDA	a repairable and diagnosable cellular array on multiple-valued logic	1993	-5.454979399388504	10.555588808910386	3564394
3564647	Crypto	signature analysers based on additive cellular automata	1990	-5.743819966373409	10.519946518324057	3564674
3564831	EDA	a modification to the shr-optimal state assignment procedure	1974	-6.229990258781202	9.911323216130207	3564858
3564981	EDA	a geometric approach to register transfer level satisfiability	2009	-7.045597285520956	10.569213498066349	3565008
3566743	EDA	harmony-search algorithm for 2d nearest neighbor quantum circuits realization	2016	-6.798542074547122	10.199231208276936	3566770
3566989	Arch	design of fail-safe sequential machines using separable codes	1978	-6.287081229933604	10.229341082982202	3567016
3567942	Vision	an efficient framework of using various decomposition methods to synthesize lut networks and its evaluation	2000	-6.254015948008575	10.183722495643167	3567969
3568214	EDA	iterative performance model upgradation in geometric programming based analog circuit sizing for improved design accuracy	2012	-6.429407136777499	11.218791500820325	3568241
3568681	Theory	on circuits and numbers	1994	-6.887193411994032	9.454445699399576	3568708
3569187	EDA	a new algorithm for esd protection device extraction based on subgraph isomorphism	2002	-6.750080770000747	10.899264839091938	3569214
3569190	Logic	decomposition of linear sequential machines. ii	1970	-7.14687868544554	9.424310803713908	3569217
3569635	EDA	finding compact bdds using genetic programming	2006	-6.559068103591798	9.809969285670585	3569662
3570100	EDA	incremental component implementation selection: enabling eco in compositional system synthesis	2007	-6.272120419277064	11.241353228391237	3570127
3570352	EDA	on the multiple-fault testability of generalized counters	1993	-5.850736791094178	10.752394397514276	3570379
3570373	EDA	dft & atpg: together again	1995	-5.581141889918194	10.988135805938091	3570400
3570453	EDA	structural approach for performance driven ecc circuit synthesis	1997	-6.039780170243953	10.743737291436208	3570480
3571330	EDA	optimal differential routing based on finite state machine theory	1999	-5.502062338380688	10.391191586420128	3571357
3571467	EDA	a maximum power algorithm to find frequencies for aperiodic clock testing	2015	-5.8456404185116915	10.758356765180471	3571494
3572283	EDA	on-the-fly reseeding: a new reseeding technique for test-per-clock bist	2002	-5.838442264392982	10.891695053020946	3572310
3572414	EDA	a partial scan design by unifying structural analysis and testabilities	2000	-5.611539265963531	10.628413377504057	3572441
3573909	EDA	sequence reordering to improve the levels of compaction achievable by static compaction procedures	2001	-5.721751464827577	10.676312330696488	3573936
3574087	EDA	a symbolic method to reduce power consumption of circuits containing false paths	1994	-6.101373400275657	11.1019317002493	3574114
3574162	EDA	diagnostic test-pattern generation targeting open-segment defects and its diagnosis flow	2012	-5.3489462531808725	10.944836537875586	3574189
3574203	EDA	a multiobjective optimization tool for very large scale integrated nonslicing floorplanning	2013	-6.526149134585191	10.382455132628568	3574230
3575162	EDA	partial scan design based on state transition modeling	1996	-5.492746424935196	10.657334871780458	3575189
3575813	EDA	generation of functional broadside tests for logic blocks with constrained primary input sequences	2013	-5.57404677068848	10.473285997668741	3575840
3575878	EDA	routing of printed circuit boards	1981	-7.13461226058392	11.272551362851631	3575905
3576013	EDA	e-groups: a new technique for fast backward propagation in system level test generation	1996	-5.3858985020159205	10.606984025979699	3576040
3576643	Vision	on modular networks satisfying the shift-register rule	1978	-6.233944247715027	9.531916985847737	3576670
3576776	EDA	a new dynamic test vector compaction for automatic test pattern generation	1994	-5.700531766188893	10.68316343318688	3576803
3577111	EDA	exact multiple-control toffoli network synthesis with sat techniques	2009	-6.558006011207966	10.085860216837787	3577138
3577719	Robotics	a method to search fallible branch in fpga programs	2015	-5.4216129020172135	9.932074848636653	3577746
3578901	EDA	testing for missing-gate faults in reversible circuits	2004	-5.597390064215577	11.095143453143518	3578928
3578953	Logic	improved approximate reachability using auxiliary state variables	1999	-5.7638697185755525	9.810796884623793	3578980
3579381	EDA	a seed selection procedure for lfsr-based random pattern generators	2003	-5.8411559923465095	10.919210325497676	3579408
3579446	EDA	exploiting k-distance signature for boolean matching and g-symmetry detection	2006	-6.965517002801233	9.759942725182098	3579473
3579763	Logic	exploring abstraction techniques for scalable bit-precise verification of embedded software	2009	-5.3417495312674115	9.666348323058854	3579790
3579954	EDA	constraints for using iddq testing to detect cmos bridging faults	1991	-5.525874233656004	11.065028227127499	3579981
3580839	EDA	novel design and verification of a 16 x 16-b self-repairable reconfigurable inner product processor	2002	-5.670650772239581	11.280190431361373	3580866
3581376	EDA	sequential test generation based on preferred primary input cubes	2017	-5.7326206777418625	10.72511598178656	3581403
3581561	Robotics	hardware implementation of fuzzy petri net as a controller	2004	-5.49847045786727	9.6225618737904	3581588
3582303	Theory	an 0(n2.5) fault identification algorithm for diagnosable systems	1984	-5.615359268538872	9.73765320453725	3582330
3582444	SE	minimum test patterns for residue networks	1971	-6.253150663883231	10.43015046008865	3582471
3584069	EDA	wire routing by optimizing channel assignment within large apertures	1971	-7.182868905644193	11.185730639858878	3584096
3585092	ML	lsat-an algorithm for the synthesis of two level threshold gate networks	1991	-6.6639591121905495	9.91890639003417	3585119
3585557	Logic	reversible synthesis through shared functional decision diagrams	2009	-6.822656838683446	10.35295992041763	3585584
3586129	Vision	the complexity of horizontal word encoding in microprogrammed machines	1984	-7.051359074859931	9.909889380589618	3586156
3587053	EDA	fault equivalence and diagnostic test generation using atpg	1991	-5.392060192750325	10.389450138342534	3587080
3588830	Embedded	design of a cellular automata cell with rule 30 on quantum-dot cellular automata	2014	-5.95266962952582	10.651257972718744	3588857
3589559	EDA	modified standard cell methodology for vlsi layout compaction	2012	-5.808881989869459	11.142838338582802	3589586
3589639	EDA	fault simulation techniques to reduce iddq measurement vectors for sequential circuits	1999	-5.449649913029657	10.875861431980292	3589666
3589770	EDA	zero-suppressed bdds and their applications	2001	-6.202877875524211	9.614396307357676	3589797
3590006	NLP	on state assignment of finite state machines using hypercube embedding approach	1999	-6.722037741420411	10.178170263962008	3590033
3590865	EDA	an algorithmic technique for diagnosis of faulty scan chains	2006	-5.340765575081062	10.929759634698057	3590892
3591350	EDA	a parallel method to extract critical areas of net pairs for diagnosing bridge faults	2008	-5.634107973363229	10.79620851934	3591377
3591503	EDA	parallel fpga router using sub-gradient method and steiner tree	2018	-7.175913782336638	11.263776967238698	3591530
3591550	EDA	qubit model for solving the coverage problem	2013	-6.895472945120512	10.221284508071314	3591577
3591611	ML	a note on the relationship between signal probability and switching activity	1997	-6.236601515135697	11.047987469390712	3591638
3591982	EDA	automated synthesis of large phase shifters for built-in self-test	1998	-5.649435957437116	11.061136994544947	3592009
3592201	EDA	diagnostic simulation of sequential circuits using fault sampling	1998	-5.356252554284864	10.539119268677009	3592228
3592913	EDA	chortle: a technology mapping program for lookup table-based field programmable gate arrays	1990	-6.340017912950812	10.925201053181288	3592940
3593088	EDA	reordering tests for efficient fail data collection and tester time reduction	2017	-5.34789785184839	10.860661862196004	3593115
3593391	EDA	fault diagnosis and fault model aliasing	2005	-5.47063635457874	10.726802012372405	3593418
3593394	EDA	qubit placement to minimize communication overhead in 2d quantum architectures	2014	-7.1307296700834275	10.759953273914244	3593421
3594160	EDA	partitioning logic circuits to maximize fault resolution	1976	-5.666342706106841	10.630387238337393	3594187
3594404	Theory	disjoint covers in replicated heterogeneous arrays	1991	-6.537431219554598	11.264173253851366	3594431
3594434	Theory	realizing boolean functions on disjoint sets of variables	1976	-7.166332317493316	9.891382705394834	3594461
3594491	EDA	hardware-optimal test register insertion	1998	-6.431331560819878	11.22633888128416	3594518
3595463	EDA	syndrome signature in output compaction for vlsi bist	1996	-5.932867024055571	10.576464785679796	3595490
3595654	EDA	on achieving complete fault coverage for sequential machines	1994	-5.632904891793723	10.49031371287538	3595681
3596647	EDA	a fast and exact cell matching method for mux-based fpga technology mapping	1999	-6.47532474481794	10.600314757064147	3596674
3596726	Vision	on ternary cellular arrays designed from ternary decision diagrams	1995	-6.549073472305912	9.925465693475317	3596753
3597038	Logic	systolic array synthesis using sfg representations	2002	-6.708651473702446	10.942929123050492	3597065
3597051	PL	synthesis of four-phase asynchronous control circuits from pipeline dependency graphs	2001	-5.397298986965673	10.268633617295496	3597078
3597576	EDA	a complement-based fast algorithm to generate universal test sets for multi-output functions	1994	-6.3081941532126935	10.850426693459776	3597603
3598243	EDA	performance-constrained different cell count minimization for continuously-sized circuits	2008	-7.139765888758376	11.086304559683844	3598270
3598270	EDA	direct implementation of asynchronous control units	1982	-6.167150482196789	10.438803669440484	3598297
3598403	Arch	signal flow graphs vs fuzzy cognitive maps in application to qualitative circuit analysis	1991	-5.88283153993506	9.409650109331237	3598430
3598545	EDA	design of parity testable combinational circuits	1989	-5.898619339884447	10.610997844940137	3598572
3598967	Arch	defect list compression	2008	-5.789400355251554	11.232325429041694	3598994
3598988	Robotics	robust testability of primitive faults using test points	1999	-5.5032289806174886	10.490901487487823	3599015
3599759	DB	fault tolerant sequential machines	1971	-5.547693466352557	10.507385586503649	3599786
3599851	Arch	a novel probabilistic set propagation method	2010	-5.79443846370682	11.228147615410723	3599878
3600170	EDA	synthesis of continuous-time filters and analog to digital converters by integrated constraint transformation, floorplanning and routing	2003	-6.248321033392137	11.012661690657966	3600197
3600480	Vision	on easily diagnosable sequential machines	1978	-5.6283087954735125	9.634797934935756	3600507
3601073	EDA	a revisit to the primal-dual based clock skew scheduling algorithm	2010	-7.092452005341565	10.897277357176481	3601100
3602649	EDA	exact synthesis of 3-qubit quantum circuits from non-binary quantum gates using multiple-valued logic and group theory	2005	-6.8963199379846705	10.22250885119749	3602676
3602927	Security	selection and implementation of a ternary switching algebra	1968	-6.499040480590834	9.761684410130881	3602954
3603631	EDA	a synthesis-based test generation and compaction algorithm for multifaults	1991	-5.524775218667693	10.15824098923338	3603658
3604161	EDA	the use of the simplex algorithm in the mechanization of boolean switching functions by means of magnetic cores	1961	-6.638046988417788	10.040433338648684	3604188
3604282	Theory	inductive verification of iterative systems	1992	-5.387935408297984	9.85006104181134	3604309
3604996	AI	an expanding products algorithm of logic functions optimization	2009	-7.208155825651769	10.453590853663584	3605023
3605174	NLP	state assignment based on the reduced dependency theory and recent experimental results	1991	-6.7131351959031225	9.733533811473263	3605201
3605700	EDA	the universal logic block (ulb) and its application to logic design	1966	-5.464879595874437	10.592808225893695	3605727
3605826	Logic	remarks on applications of shapes of decision diagrams in classification of multiple-valued logic functions	2013	-7.215450675097129	9.855935574589981	3605853
3605840	DB	object-oriented cell library manager	1994	-6.795407810848676	10.464109870813903	3605867
3606080	EDA	on determining the real output xs by sat-based reasoning	2010	-5.406281265741191	10.95597935887208	3606107
3606294	EDA	zero-suppressed bdds for set manipulation in combinatorial problems	1993	-6.1401364685636475	9.636168143651423	3606321
3607148	EDA	a clocked multivalued flip-flop	1977	-5.773648237826035	10.720879908499189	3607175
3607335	Arch	floorplanning for partially-reconfigurable fpgas via feasible placements detection	2015	-7.18004863475592	11.25842008018758	3607362
3607595	EDA	error tracer: a fault-simualtion-based approach to design error diagnosis	1997	-5.446144242669425	10.867534162931316	3607622
3608060	EDA	fast simulated diffusion: an optimization algorithm for multiminimum problems and its application to mosfet model parameter extraction	1992	-6.24160745719341	9.918833487433822	3608087
3608119	EDA	efficient preprocessing for vlsi optimization problems	2010	-6.731047059347769	10.444628045556962	3608146
3608573	EDA	improving gate-level simulation accuracy when unknowns exist	2012	-5.417907781779796	10.706877764346618	3608600
3608904	EDA	exploiting bit-level delay calculations to soften read-after-write dependences in behavioral synthesis	2007	-6.508614904495713	10.643721795810984	3608931
3610351	EDA	minimization of transitions by complementation and resequencing using evolutionary algorithms.	2003	-6.5590177954484155	10.795822901225703	3610378
3610486	EDA	parallel pla fault simulation based on boolean vector operations	1988	-5.854639899382881	10.64253082215336	3610513
3612083	EDA	optimal design of checksum-based checkers for fault detection in linear analog circuits	1997	-6.184409053322662	10.683397316053297	3612110
3612709	Theory	time separation of events: an inverse method	2008	-6.657366041550957	10.830927631307251	3612736
3612954	EDA	reduction of detected acceptable faults for yield improvement via error-tolerance	2007	-5.495778886609883	11.054451354795775	3612981
3613010	Theory	design optimization of radio frequency discrete tuning varactors	2009	-5.842749134691192	9.659265035804381	3613037
3613271	EDA	a fast and efficient algorithm for determining fanout trees in large networks	1991	-7.129842991910207	11.276319306653614	3613298
3613285	Vision	universal tests for detection of input/output stuck-at and bridging faults	1983	-5.53485360307727	10.529494668147985	3613312
3613342	Embedded	an approach to the optimal specification of read-only memories in microprogrammed digital computers	1974	-6.7750453509167015	9.777326302623068	3613369
3614527	EDA	numerical determination of possible multiple dc solutions of nonlinear circuits	2008	-5.883510355593407	10.759305155498268	3614554
3615289	SE	using a minimal number of resets when testing from a finite state machine	2004	-6.565532032737523	9.623979235859595	3615316
3615554	Theory	optical solver of combinatorial problems: nano-technological approach	2013	-6.9992035959908305	10.304947870210132	3615581
3616309	EDA	on computing optimized input probabilities for random tests	1987	-5.3107985251600525	11.22562757054996	3616336
3617343	EDA	a heuristic for multiple weight set generation	2001	-5.920385166075745	10.582592282884463	3617370
3618061	EDA	obdd-based function decomposition: algorithms and implementation	1996	-6.229481085088773	10.039369368096756	3618088
3618329	EDA	test set embedding into accumulator-generated sequences targeting hard-to-detect faults	2013	-5.645619710112864	10.703762824123462	3618356
3618363	EDA	transistor size optimization in digital circuits using ant colony optimization for continuous domain	2014	-5.82917901411476	9.951326200897268	3618390
3618723	EDA	state and fault information for compaction-based test generation	2002	-5.630574042905486	10.558802040705233	3618750
3618895	EDA	an optimization technique for lowering the iteration bound of dsp programs	1993	-6.5080820407354105	10.30486579023687	3618922
3619209	EDA	on the existence of combinational logic circuits exhibiting multiple redundancy	1978	-6.016743173844408	10.326881539228076	3619236
3620384	EDA	boolean resubstitution with permissible functions and binary decision diagrams	1990	-6.442749280289954	10.086449301974712	3620411
3621483	Logic	a comparison between two approaches to categorical automata theory	1981	-6.078822312011318	10.179470169932737	3621510
3621929	EDA	robust latch mapping for combinational equivalence checking	1998	-5.572510515904648	10.479445410850458	3621956
3622348	EDA	useless prime implicants of incompletely specified multiple-output switching functions	1980	-7.120910650129333	9.93903733822158	3622375
3622369	EDA	generation of yield-aware pareto surfaces for hierarchical circuit design space exploration	2006	-5.9799062942005525	9.906309308233448	3622396
3623322	Theory	depth optimization for topological quantum circuits	2015	-6.85486872083316	10.668084550071832	3623349
3623379	EDA	test cost reduction for logic circuits: reduction of test data volume and test application time	2005	-5.301282551542913	11.269435778749006	3623406
3623705	Graphics	finding candidate keys for relational data bases	1975	-7.199846308356098	9.540446241015141	3623732
3624403	EDA	efficient sat-based generation of hazard-activated tsof tests	2017	-5.379124908702225	11.274716090331532	3624430
3624466	EDA	how many decomposition types do we need? [decision diagrams]	1995	-5.558040976267719	9.788322066159518	3624493
3624745	EDA	isomorph-redundancy in sequential circuits	1996	-5.957483051263325	10.222046068591872	3624772
3625126	Embedded	extending fault periodicity table for testing faults in memories under 20nm	2014	-6.094266160447539	10.331041067863737	3625153
3625546	EDA	reversible circuit synthesis of symmetric functions using a simple regular structure	2013	-6.931780927445053	10.526621168128509	3625573
3625772	EDA	improved deterministic test pattern generation with applications to redundancy identification	1989	-5.411143546198153	10.442766795390638	3625799
3625831	EDA	analysis and design of linear finite state machines for signature analysis testing	1991	-6.5505907109738795	10.36635108195851	3625858
3625959	EDA	synthesis for fpgas with embedded memory blocks	2000	-6.573227957707157	11.096476122615245	3625986
3626108	EDA	incorporating logic exclusivity (le) constraints in noise analysis using gain guided backtracking method	2002	-6.292966157176024	10.918305562391124	3626135
3626592	SE	iddq test vector selection for transistor short fault testing	1997	-5.414324187311581	10.67841628486867	3626619
3626903	EDA	on the nonenumerative path delay fault simulation problem	2002	-5.936274846657076	10.603832005511169	3626930
3627679	EDA	a semi-gray encoding algorithm for low-power state assignment	2003	-6.380315598651881	11.183359551729056	3627706
3628586	EDA	dag-aware aig rewriting: a fresh look at combinational logic synthesis	2006	-6.2242247300786975	10.291579639008024	3628613
3628732	EDA	efficient yield optimization method using a variable k-means algorithm for analog ic sizing	2017	-6.157632647859803	10.391853034612176	3628759
3629393	EDA	generation of tenacious tests for small gate delay faults in combinational circuits	1995	-5.594581543046379	11.055453718862093	3629420
3629533	Logic	limits of using signatures for permutation independent boolean comparison	2002	-6.03524781008968	9.965685231723617	3629560
3629740	EDA	using atpg vectors for bist test pattern generator	2001	-5.763251985589367	10.664848099913373	3629767
3629826	EDA	an algorithm for area and delay optimization of sequential machines through decomposition	1994	-6.299053554629066	10.040790800527402	3629853
3630618	EDA	gate-size optimization under timing constraints for coupling-noise reduction	2006	-6.906119566560999	10.870049285103953	3630645
3630736	EDA	an evolutionary algorithm-based approach to automated design of analog and rf circuits using adaptive normalized cost functions	2007	-5.953737403086103	10.058096506443636	3630763
3631030	EDA	the calculation of signal stable ranges in combinational circuits	1991	-6.032205755120013	10.692731778632773	3631057
3631131	EDA	reduced scan shift: a new testing method for sequential circuit	1994	-5.705092102650918	10.871607997052381	3631158
3631231	EDA	categorical semantics of digital circuits	2016	-5.5754390466412485	9.769842108404461	3631258
3632490	EDA	fast and near optimal scheduling in automatic data path synthesis	1991	-5.685261280645231	9.786428471573906	3632517
3632845	EDA	an optimization based approach to the partial scan design problem	1990	-6.449346403502853	11.230751607313769	3632872
3632915	EDA	fault diagnosis in integrated circuits with bist	2007	-5.667401727208906	10.550724567575475	3632942
3633082	EDA	a new method for the efficient state-assignment of pla-based sequential machines	1988	-6.123721999002899	10.202488947810524	3633109
3633141	Theory	improving the quantum cost of reversible boolean functions using reorder algorithm	2018	-6.857523390257577	10.364289892375421	3633168
3633338	EDA	multiple stuck-at fault testability of a combinational circuit derived by covering robdd nodes by invert-and-or sub-circuits	2015	-5.968966377388532	10.556657246265603	3633365
3633917	EDA	a new approach using symbolic analysis to compute path-dependent effective properties preserving hierarchy	2014	-6.160797930006878	10.998621222733753	3633944
3633987	EDA	design automation of self checking circuits	1994	-5.373708791094144	10.68557278684965	3634014
3633994	EDA	compact fault dictionary construction for efficient isolation of faults in analog and mixed-signal circuits	1999	-5.354336154623552	10.836092592465278	3634021
3635219	EDA	a statistic-based approach to testability analysis	2008	-6.006838405505824	11.2114467086855	3635246
3635643	Theory	sequences of optimal identifying codes	2002	-5.404065703208399	9.722124699917236	3635670
3635683	EDA	concurrent operation scheduling and unit allocation with an evolutionary technique	2003	-5.306495547085816	9.939115271256057	3635710
3636153	EDA	skewed-load test cubes based on functional broadside tests for a low-power test set	2015	-5.578026291466474	11.093504654367388	3636180
3636267	EDA	on n-detection test sets and variable n-detection test sets fortransition faults	2000	-5.454597852296542	10.964712392694638	3636294
3637520	EDA	entropic bounds on fsm switching	1997	-6.650407480407616	10.461377109198422	3637547
3637643	EDA	two designs of a fault-tolerant clocking system	1984	-5.508379351662001	11.007035146796495	3637670
3637811	EDA	an efficient test data reduction technique through dynamic pattern mixing across multiple fault models	2011	-5.509236625719521	11.121898846341882	3637838
3638599	Logic	high-speed zero-sum detection	1975	-6.016683024349184	9.47294470261146	3638626
3639461	EDA	a quadrisection-based combined place and route scheme for standard cells	1989	-7.212950050227021	11.127548050172797	3639488
3639488	EDA	detection and masking of trojan circuits in sequential logic	2017	-5.540349502898484	10.760010726040518	3639515
3639888	EDA	an efficient heuristic to identify threshold logic functions	2012	-6.784503927277227	9.777707773737149	3639915
3640273	Theory	diagnosability analysis of analogue circuits	1998	-5.4226980188384575	10.88777346565406	3640300
3640566	EDA	multi-objective genetic algorithms based approach to optimize the electrical performances of the gate stack double gate (gsdg) mosfet	2011	-5.9517001943714245	9.795053641194347	3640593
3640729	EDA	non-scan design for testability for synchronous sequential circuits based on conflict analysis	2000	-5.554627081573478	10.515749422154624	3640756
3641345	EDA	technology mapping for high-performance static cmos and pass transistor logic designs	2001	-6.3677566166702215	11.168666572829936	3641372
3641445	EDA	non-crossing obdds for mapping to regular circuit structures	2003	-7.164924960707058	10.91337310769176	3641472
3643460	EDA	on efficient extraction of partially specified test sets for synchronous sequential circuits	2003	-5.650889194990497	10.780937239435922	3643487
3643604	EDA	efficient mapping of mathematical expressions to fpgas: exploring different design methodologies	2011	-6.404238207659841	11.127872765405003	3643631
3644272	EDA	on the inadmissible class of multiple-valued faulty-functions under stuck-at faults	2016	-6.306287166326307	10.16707465195401	3644299
3644549	Arch	design methods for multiple-valued input address generators	2006	-6.608877725998711	10.324121842002706	3644576
3644724	EDA	design strategies for optimal multiplier circuits	1995	-7.091947246771762	10.968429900419984	3644751
3645552	EDA	a rapid and scalable diagnosis scheme for bist environments with a large number of scan chains	2000	-5.55948352189888	11.17564840052289	3645579
3645584	EDA	bounds on population coverage using test generation by fault sampling	1992	-5.570569156872005	10.827423254573526	3645611
3646020	Theory	circuit partitioning into small sets: a tool to support testing with further applications	1991	-7.096924959768822	10.812565864434703	3646047
3646222	EDA	on delayed-input asynchronous sequential circuits	1971	-6.556239892263366	10.166205884032786	3646249
3646961	EDA	methods for generalized deductive fault simulation	1980	-5.3492621489684655	9.91010812424376	3646988
3647801	EDA	software solution for reliability analysis based on interpolative boolean algebra	2014	-6.804574725044027	9.810661570303566	3647828
3648302	EDA	specifying and verifying imprecise sequential datapaths by arithmetic transforms	2002	-6.437164430476642	10.512037346006467	3648329
3648384	EDA	multiple fault testing in analog circuits	1994	-5.377367323110212	10.75739737606805	3648411
3650516	EDA	sensitivity analysis in the optimal sizing of analog ics by evolutionary algorithms	2010	-5.991425239980639	9.782992471808024	3650543
3650551	Arch	performance evaluation of a reconfiguration-algorithm for memory arrays containing clustered faults	1996	-7.1594762627374235	11.049546428464014	3650578
3651161	EDA	p.size: a sizing aid for optimized designs	1992	-6.227487578622137	10.568634119640484	3651188
3651576	EDA	a memetic algorithm for vlsi floorplanning	2007	-6.153544983622375	10.044381323427553	3651603
3651966	EDA	unified design of self-checking and fail-safe combinational circuits and sequential machines	1979	-5.455774812639593	10.112226950364283	3651993
3652514	EDA	design-for-test methodology for non-scan at-speed testing	2011	-5.654579330717317	10.90269632024693	3652541
3652901	EDA	warning: launch off shift tests for delay faults may contribute to test escapes	2007	-5.440947266587336	11.120436277564778	3652928
3653819	Logic	a methodology for minimum area cellular automata generation	1998	-5.702880847791637	10.464836179945467	3653846
3654144	EDA	diagnostic simulation of stuck-at faults in sequential circuits using compact lists	2001	-5.3776416581404325	10.574388627507911	3654171
3654171	EDA	an approach to unified methodology of combinational switching circuits	1977	-6.876185036992544	9.878505137188569	3654198
3654228	EDA	a synthesis method for mvl reversible logic [multiple value logic]	2004	-6.728770353812242	10.251150936180998	3654255
3655772	Robotics	test data compression using a hybrid run-length code method	2005	-5.914750934930072	11.280756464093347	3655799
3656874	EDA	an improved output compaction technique for built-in self-test in vlsi circuits	1995	-5.764506573358058	10.886168048934168	3656901
3657385	EDA	a genetic algorithm framework for test generation	1997	-5.400973412329834	9.816439847995122	3657412
3657457	EDA	a design of programmable logic arrays with random pattern-testability	1988	-5.600597249810442	11.231023700351793	3657484
3658040	EDA	fault simulation in sequential multi-valued logic networks	1997	-5.416863620470421	10.495207939835096	3658067
3658346	EDA	efficient unknown blocking using lfsr reseeding	2006	-5.7506186180164365	11.069578032390197	3658373
3658386	EDA	dynamic re-encoding during mdd minimization	2000	-6.419965295845713	10.063700713873725	3658413
3658909	EDA	who are the alternative wires in your neighborhood? (alternative wires identification without search)	2001	-5.664812872689284	10.283444792128966	3658936
3659043	EDA	exploring alternate trade-offs of placement quality versus runtime in simulated annealing algorithm	2014	-6.486094476081954	10.84381721968047	3659070
3659221	EDA	a novel sat all-solutions solver for efficient preimage computation	2004	-5.8548821263161965	9.580567329517548	3659248
3659271	Logic	on implementation of lut with large numbers of inputs (abstract only)	2015	-6.236575640657575	11.102929230116773	3659298
3659743	EDA	a method to decompose multiple-output logic functions	2004	-6.8351123168967245	10.78220608922714	3659770
3659833	EDA	a fast partitioning method for pla-based fpgas	1992	-5.945597865959586	10.587199555012104	3659860
3659945	EDA	a class of sic circuits: theory and application in bist design	2008	-5.7572085120197585	10.994760977376023	3659972
3659959	EDA	logic optimization by an improved sequential redundancy addition and removal techniques	1995	-5.624338774115852	10.380828171089735	3659986
3660571	EDA	m-of-n code decomposition for indicating combinational logic	2010	-5.829608928172277	10.46442268292068	3660598
3660843	SE	automated design space exploration of multi-cycle transient fault detectable datapath based on multi-objective user constraints for application specific computing	2015	-5.692905312812048	10.804944912230873	3660870
3661231	EDA	exploring the use of approximate tmr to mask transient faults in logic with low area overhead	2015	-5.924028994959238	11.19592087809616	3661258
3661494	EDA	laser: layout-aware analog synthesis environment on laker	2013	-6.105120441457608	11.26081011294878	3661521
3662636	Embedded	efficiency improvements for force-directed scheduling	1992	-6.459329593111616	9.44069005216102	3662663
3662747	EDA	finding the shortest transfer sequence of sequential circuit based on simplified robdds	2017	-6.501157260064733	9.814165180398737	3662774
3663845	Robotics	synthesis of self-checking combination devices based on allocating special groups of outputs	2018	-6.0703825963627445	10.575359073846471	3663872
3664175	EDA	choice of tests for logic verification and equivalence checking	2000	-5.6330477226581435	10.471069738132128	3664202
3664223	HCI	an exact algorithm for selecting partial scan flip-flops	1995	-7.004836034018109	10.934618370902438	3664250
3664496	EDA	hybrid reed-muller haar representations of logic functions	2009	-6.625391086583292	9.645395036317769	3664523
3664543	EDA	delay-fault testability preservation of the concurrent decomposition and factorization transformations	1995	-5.957387840110098	10.194047455510065	3664570
3664909	EDA	state assignment of controllers for optimal area implementation	1990	-6.197089537670569	10.28262130434117	3664936
3665072	EDA	structural gate decomposition for depth-optimal technology mapping in lut-based fpga designs	2000	-7.0252488879138175	10.551848026737169	3665099
3665134	EDA	qmdd: a decision diagram structure for reversible and quantum circuits	2006	-6.735240665049899	10.128589774585178	3665161
3666253	EDA	exact minimum factoring of incompletely specified logic functions via quantified boolean satisfiability	2011	-6.427398180645143	9.633547279015296	3666280
3666627	EDA	response shaper: a novel technique to enhance unknown tolerance for output response compaction	2005	-5.724669247447639	11.027155508916898	3666654
3666737	EDA	statistical timing analysis of combinational circuits	1992	-6.118214920790657	11.138565143632677	3666764
3667082	EDA	design of sequential machines for efficient test generation	1989	-5.697051586487353	10.176680585965524	3667109
3668624	EDA	configuring multiple scan chains for minimum test time	1992	-5.649250941707907	10.1145596419344	3668651
3668646	EDA	state assignment for sequential circuits using multi-objective genetic algorithm	2011	-5.879775477262256	11.174154453100533	3668673
3669009	EDA	decomposition and factorization of sequential finite state machines	1988	-6.497393878310205	9.398332677578493	3669036
3669760	Theory	lfsr-based deterministic tpg for two-pattern testing	2000	-5.665537566771321	10.897603688681254	3669787
3670316	EDA	simplifying clock gating logic by matching factored forms	2014	-5.932914867565717	10.606269633218169	3670343
3670618	EDA	an anytime algorithm for generalized symmetry detection in robdds	2008	-7.169244712248029	9.53536026090286	3670645
3670741	EDA	automatic synthesis of electronic circuits using genetic algorithms	2007	-5.5447018284958425	9.592452648291804	3670768
3673052	EDA	sat-based generation of compressed skewed-load tests for transition delay faults	2013	-5.744631457496928	11.02284850521304	3673079
3673348	EDA	use of granular method to design centering	2006	-6.061854587223205	9.680567003135502	3673375
3673839	Theory	on the design of multiple-input shift-registers for signature analysis testing	1989	-6.689962388851112	10.216074943031835	3673866
3674455	EDA	rcm-mvl: a recursive consensus mvl minimization algorithm	1990	-6.26332034523938	9.762005950592467	3674482
3675309	EDA	recursive path selection for delay fault testing	2009	-5.896157017423944	10.747275044744164	3675336
3676062	EDA	efficient exact two-level hazard-free logic minimization	2001	-6.2681931596036895	9.789387178217792	3676089
3676116	AI	succinct set-encoding for state-space search	2011	-6.005564842724973	9.405040602867775	3676143
3676206	EDA	test point insertion that facilitates atpg in reducing test time and data volume	2002	-5.391440215419617	11.151940982087174	3676233
3676215	EDA	power optimized combinational logic design	2003	-6.395227305852791	11.145500372569337	3676242
3676220	HPC	built-in test pattern generation for high-performance cir cuits using twisted-ring counters	1999	-5.735084859113218	11.027448055244005	3676247
3676414	EDA	a structure-oriented power modeling technique for macrocells	1999	-5.8205310486364175	11.140381549077524	3676441
3676933	Logic	determination of the optimal initial states for multiple-run ram testing	2008	-5.849630516056267	10.113687101772014	3676960
3677649	EDA	test efficiency analysis of random self-test of sequential circuits	1991	-6.041977567074778	10.361683814692183	3677676
3677783	Theory	an external memory circuit validation algorithm for large vlsi layouts	2007	-6.7043272294893494	10.605876539889193	3677810
3677796	EDA	embedding test patterns in accumulator-generated sequences in o(1) time	2009	-5.592528840200017	10.805820482962305	3677823
3678080	AI	state minimization of pseudo non-deterministic fsm's	1994	-5.620623284197364	9.73814538331183	3678107
3678610	EDA	"""fractal generation from the """"luque method"""" for simplification of logic functions"""	2003	-5.595989173898425	9.904982949594784	3678637
3679008	Theory	undetectable transition faults under broadside tests with constant primary input vectors	2012	-5.572850665224625	10.809085816829569	3679035
3679192	EDA	direct synthesis of hazard-free asynchronous circuits from stgs based on lock relation and bg-decomposition approach	1994	-5.3461478925679335	9.899434000455289	3679219
3679772	EDA	combinational logic circuit design with the buchberger algorithm	2004	-6.727027663138451	10.311557958214976	3679799
3681965	Arch	a new type double-rank sequential machine	1973	-6.657117827488885	9.643998059123668	3681992
3682402	EDA	automatic synthesis of asynchronous circuits	1991	-5.566322284491314	10.382490371282637	3682429
3682441	EDA	partial scan with pre-selected scan signals	1995	-5.8330753781806495	10.999962386635644	3682468
3682633	EDA	mutual testing based on wavelet transforms	2003	-5.614971319225237	10.993696852748934	3682660
3682687	AI	literal decomposition for lut-oriented asynchronous dual-rail logic synthesis	2015	-6.617079592044525	10.243646319693148	3682714
3682723	AI	generating complete and optimal march tests for linked faults in memories	2003	-5.506141020126382	10.456233245562707	3682750
3682931	Robotics	solving the minimum dominating set problem with instance-specific hardware on fpgas	2005	-7.110101375593858	10.641042484581265	3682958
3683811	EDA	synthesis of speed-independent circuits from stg-unfolding segment	1997	-5.926569077459574	9.885657340950694	3683838
3684335	EDA	minimal feedback realizations of sequential machines	1966	-6.889482249546803	9.515941303673497	3684362
3684477	EDA	operations research in the high-level synthesis of integrated circuits	1993	-6.529244650327537	11.186923375908084	3684504
3684855	Logic	methods of organization of totally self-checking concurrent error detection system on the basis of constant-weight «1-out-of-3»-code	2016	-5.832966716433637	10.587162017217183	3684882
3684942	EDA	test set selection for structural faults in analog ic's	1999	-5.901455448696294	10.762165318534787	3684969
3684975	HCI	analysis of test data compression techniques emphasizing statistical coding schemes	2011	-6.798709600574052	11.217128520499845	3685002
3685389	EDA	a numerical procedure for determination of the prime implicants of a boolean function	1967	-7.1883689195203475	9.626447147743676	3685416
3685837	EDA	a new approach to the use of satisfiability in false path detection	2005	-5.539368811657555	10.350504082557512	3685864
3687067	EDA	low cost test vector compression/decompression scheme for circuits with a reconfigurable serial multiplier	2005	-5.8237910993482185	11.282288292834233	3687094
3688071	SE	scan-chain intra-cell aware testing	2018	-5.561612360615089	11.124695728295283	3688098
3688122	EDA	theory and application of nongroup cellular automata for synthesis of easily testable finite state machines	1996	-5.907522511400385	10.761594145989637	3688149
3688556	EDA	improving annealing via directed moves	2007	-7.161584451582799	11.014036114769066	3688583
3688640	EDA	efficient test compression technique based on block merging	2008	-5.8877804591943566	11.245228337856963	3688667
3688932	EDA	pseudo-exhaustive testing of sequential circuits for multiple stuck-at faults	2016	-5.8825890125920095	10.528560642154382	3688959
3689422	EDA	sylon-reduce: a mos network optimization algorithm using permissible functions	1990	-5.999523372866507	10.86262698916103	3689449
3689963	Logic	symbolic circuit-noise analysis and modeling with determinant decision diagrams	2000	-6.121832323624671	9.93475970502618	3689990
3690161	EDA	on the use of reset to increase the testability of interconnected finite-state machines	1997	-5.683462328898349	10.2906062605755	3690188
3690796	EDA	realization of a novel fault tolerant reversible full adder circuit in nanotechnology	2010	-6.323856891222287	10.859599412412386	3690823
3691208	EDA	an approach to approximate computing: logic transformations for one-minterm changes in specification	2017	-6.094889617065323	10.384972267087301	3691235
3691676	EDA	a strongly fault-secure and strongly code-disjoint realization of combinational circuits	1989	-5.857156296282676	10.603776254277928	3691703
3691820	SE	fault analysis and test generation for programmable logic arrays (pla's)	1979	-5.593179241103282	10.387216649831867	3691847
3691953	EDA	reasoning about real circuits	1994	-5.710602588114807	9.944753664312305	3691980
3693359	EDA	on the set of target path delay faults in sequential subcircuits of lut-based fpgas	2002	-5.730354690863326	10.599928116544376	3693386
3694643	Theory	a note on logical gain	1964	-7.076717006737829	10.281512297702239	3694670
3695121	EDA	circuit partitioning into small sets	1992	-7.055550381184419	10.80626654986082	3695148
3695321	EDA	extracting a simplified view of design functionality based on vector simulation	2006	-5.631713096203336	9.92662861214472	3695348
3695959	EDA	approximate reachability with bdds using overlapping projections	1998	-5.538140214880884	9.792987302697476	3695986
3697945	Embedded	a new family of bridged and twisted hypercubes	1994	-6.053252596407178	10.457989753291878	3697972
3698299	EDA	the detection of small size multiple faults by single fault test sets n programmable logic arrays	1984	-5.642701222951798	10.851273266230766	3698326
3698596	EDA	run-length-based test data compression techniques: how far from entropy and power bounds? - a survey	2010	-6.234089491401995	11.214400297664687	3698623
3698603	EDA	analytic approaches to the collapse operation and equivalence verification of threshold logic circuits	2016	-6.906591353117945	10.27508530371234	3698630
3699394	EDA	on the general false path problem in timing analysis	1989	-5.846433340998683	10.5323599901991	3699421
3701021	EDA	fast analog circuit synthesis using sensitivity based near neighbor searches	2008	-5.845157534965361	10.644596136305843	3701048
3701243	EDA	towards efficient calculation of information measures for reordering of binary decision diagrams	2002	-6.306243473958143	10.627630122287735	3701270
3701582	EDA	state assignment for multilevel logic using dynamic literal estimation	1989	-6.177145236041515	10.176955427924886	3701609
3701935	EDA	equivalence checking of reversible circuits	2005	-5.578719137813366	10.049042939931454	3701962
3702058	EDA	accumulator-based test generation for robust sequential fault testing in dsp cores in near-optimal time	2005	-5.613487899159613	11.182190154444747	3702085
3702340	Logic	avoiding unknown states when scanning mutually exclusive latches	1995	-5.4603072719425985	11.230595175167387	3702367
3702421	EDA	busy man's synthesis: combinational delay optimization with sat	2017	-6.851601389760518	10.521817350286684	3702448
3703231	EDA	enhancing the multiple-fault detection of single-fault test sets	1992	-5.491360216383625	10.420531652446265	3703258
3704487	EDA	an implicit enumeration algorithm to generate tests for combinational logic circuits	1981	-5.635458741065978	9.995040590793943	3704514
3704731	Logic	when is a concept algebra boolean?	2004	-6.780930647332369	9.989088525467768	3704758
3705436	EDA	on the effectiveness of simultaneous self-test techniques	1992	-5.608689391715057	11.133890582768373	3705463
3705493	EDA	essential: an efficient self-learning test pattern generation algorithm for sequential circuits	1989	-5.301229936007574	10.334431563227213	3705520
3705545	EDA	fast algebraic rewriting based on and-inverter graphs	2018	-6.4137869607989	9.787358100385882	3705572
3706120	EDA	fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models	2004	-5.372439309168612	11.060304362793683	3706147
3707253	EDA	multilevel optimization for large-scale circuit placement	2000	-7.196574341272223	11.122845632921877	3707280
3707616	Theory	synchronous to asynchronous transformation of polyautomata	1981	-6.614849988792492	9.504402140294257	3707643
3707954	EDA	using \pi dds for nearest neighbor optimization of quantum circuits	2016	-6.923733081161353	9.830806348925316	3707981
3708237	Logic	efficient set sharing using zbdds	2008	-6.086244964449162	9.764961488977088	3708264
3709236	EDA	path controllability analysis for high quality designs	2019	-5.718357475680758	10.419751233345515	3709263
3709628	AI	design illustration of a symmetric ota using multiobjective genetic algorithms	2011	-5.635000239069999	9.696583181731954	3709655
3709652	Embedded	algorithms for compacting error traces	2003	-5.512189480387083	10.122991074547857	3709679
3710051	EDA	lexicographical expressions of boolean functions with application to multilevel synthesis	1993	-6.950319282618934	10.445070601953075	3710078
3710448	EDA	test response compression based on huffman coding	2003	-5.898157883657856	11.115012299366684	3710475
3710535	EDA	easily testable pla-based finite state machines	1990	-5.4823015798531065	10.379383135668313	3710562
3710807	EDA	dft + dfd: an integrated method for design for testability and diagnosability	2010	-5.487422088445637	11.035269080375302	3710834
3710875	EDA	polynomial-time t-depth optimization of clifford+t circuits via matroid partitioning	2014	-5.93682660088495	10.887080116520215	3710902
3711071	EDA	"""comments on """"the use of the simplex algorithm in the mechanization of boolean switching functions by means of magnetic cores"""	1962	-6.368348418880731	9.552216680716118	3711098
3711360	EDA	particle swarm-based optimal partitioning algorithm for combinational cmos circuits	2007	-6.097270878396662	10.895623223349665	3711387
3712194	EDA	multiobjective evolution of approximate multiple constant multipliers	2013	-5.689856443135259	10.531286605305556	3712221
3712435	EDA	an explorative tile-based technique for automated constraint transformation, placement and routing of high frequency analog filters	2005	-6.162519042855167	10.855214383070523	3712462
3713388	EDA	observability don't care sets and boolean relations	1990	-5.915540323107394	9.751166116925068	3713415
3713872	EDA	mixed level test generation for synchronous sequential circuits using the fogbuster algorithm	1996	-5.332742243598667	10.977642338356883	3713899
3713996	Theory	detection and location of given sets of errors by nonbinary linear codes	1993	-5.3997443290484535	9.561742434787279	3714023
3714062	EDA	retiming-based partial scan	1996	-6.018790008286428	10.916494748485665	3714089
3714591	EDA	theoretical comparison between sequential redundancy addition and removal and retiming optimization techniques	2003	-5.582686036262759	10.167589239652038	3714618
3714787	EDA	on test data volume reduction for multiple scan chain designs	2003	-5.73006169878896	11.083281947382183	3714814
3715596	EDA	analog macromodeling of capacitive coupling faults in digital circuit interconnects	2002	-5.581679498989434	10.887446600036714	3715623
3715608	EDA	reliable logic circuits with byte error control codes-a feasibility study	1996	-6.150361507553963	10.641753501240904	3715635
3716333	EDA	evaluation and analysis of heuristic techniques for vector ordering of vlsi test sets	2008	-6.0007716561306434	10.824371855143273	3716360
3717092	PL	vlsi programming for the compact disc player	1990	-6.208114869054775	9.74636610935164	3717119
3717172	AI	cmos analogue amplifier circuits optimisation using hybrid backtracking search algorithm with differential evolution	2016	-5.460576282676492	9.496134053905216	3717199
3717193	EDA	a global postsynthesis optimization method for combinational circuits	2011	-5.312579382093823	9.731125598069319	3717220
3717244	Logic	t-type fuzzy memory cells	1999	-6.972695542019206	10.047148487869217	3717271
3718150	Theory	extracting local don't cares for network optimization	1991	-6.094607680114006	10.122308354487053	3718177
3718293	EDA	optimizing sequential cycles through shannon decomposition and retiming	2006	-5.577847990358219	10.320890014745832	3718320
3718331	Logic	minimizing and-exor expressions for two-variable multiple-valued input binary output functions	2010	-7.039558345850542	9.664131716784919	3718358
3718460	EDA	digital architectures implementing piecewise-affine functions: an overview	2010	-6.534969275698364	9.871223140307993	3718487
3718505	EDA	the dangers of simplistic delay models	1996	-5.7584039459755765	11.159879311270974	3718532
3718926	EDA	pfgasat - a genetic sat solver combining partitioning and fuzzy strategies	2004	-5.777230802588545	9.388467734090916	3718953
3719638	EDA	analog placement constraint extraction and exploration with the application to layout retargeting	2018	-5.500975339096461	11.234941198433642	3719665
3720747	EDA	theory and design of two-rail totally self-checking basic building blocks	1992	-6.2383015636371795	10.277479145275962	3720774
3721871	EDA	adaptive delay estimation for partitioning-driven pld placement	2003	-6.755989711115191	11.248644845881673	3721898
3721901	EDA	communication based logic partitioning	1992	-6.495940013761535	10.803475178300113	3721928
3722603	EDA	optimist: state minimization for optimal 2-level logic implementation	1997	-6.486563399610157	9.587878780084583	3722630
3722719	EDA	ternary max-min algebra for representation of reversible logic functions	2016	-7.113943024761744	10.16009815051744	3722746
3722906	EDA	defect-oriented module-level fault diagnosis in digital circuits	2011	-5.365318121225523	10.571188896764118	3722933
3723621	EDA	a new enhanced spfd rewiring algorithm [logic ic layout]	2002	-6.610628737338147	10.605709298341424	3723648
3724580	EDA	an error diagnosis technique based on clustering of elements	2010	-5.779589175294022	11.20305167977568	3724607
3724932	Metrics	testing and evaluating the quality-level of stratified multichip module instrumentation	2001	-5.532108256106684	11.248157733920982	3724959
3727353	EDA	"""addendum to """"synthesis of robust delay-fault testable circuits: theory"""""""	1996	-5.994349360787616	10.008427521746318	3727380
3727583	EDA	two-level logic synthesis on pal-based cpld and fpga using decomposition	1999	-6.243317909066374	10.700322101716452	3727610
3727709	EDA	alternating strategies for sequential circuit atpg	1996	-5.430568575806061	10.485295161389622	3727736
3727751	EDA	advanced automatic test pattern generation and redundancy identification techniques	1988	-5.4006457601553945	10.52748586946516	3727778
3727791	EDA	state encoding of finite state machines for low power design	1996	-6.3302256842173525	10.8094307586293	3727818
3727975	EDA	and/exor based synthesis of testable kfdd-circuits with small depth	1996	-6.152495516147933	10.241772558296637	3728002
3728110	EDA	broadside transition test generation for partial scan circuits through stuck-at test generation	2006	-5.590963435818668	10.864998692668834	3728137
3728536	EDA	improving topological atpg with symbolic techniques	1995	-5.4870619320520655	10.132656565742558	3728563
3728537	EDA	externally hazard-free implementations of asynchronous circuits	1995	-5.523225778291827	10.185624232948642	3728564
3728829	EDA	verification of arithmetic circuits with binary moment diagrams	1995	-6.450174208576563	10.05922444483816	3728856
3729539	EDA	improving simulated annealing-based fpga placement with directed moves	2009	-7.134139644434889	10.992992488492384	3729566
3730885	EDA	critical comparison among some analog fault diagnosis procedures based on symbolic techniques	2002	-5.411138593760552	10.304573822167947	3730912
3731153	EDA	arrangement of latches in scan-path design to improve delay fault coverage	1990	-6.6159844776596115	10.754919279796583	3731180
3731192	EDA	optimizing quantum teleportation circuit using genetic algorithm	2009	-6.631025341551463	9.864607419195687	3731219
3731260	EDA	identification and test generation for primitive faults	1996	-5.638224255825522	10.517710717459924	3731287
3731896	NLP	design consideration for multi-lingual cascading text compressors	1999	-6.9030324360811735	10.309519713564654	3731923
3732361	EDA	testing embedded ram modules in sram-based fpgas	2006	-5.636881037458657	11.204127798876598	3732388
3732664	EDA	efficient translation of boolean formulas to cnf in formal verification of microprocessors	2004	-5.572728260033337	9.82189454461081	3732691
3732772	EDA	mmp: a novel placement algorithm for combined macro block and standard cell layout design	2000	-6.909527246455604	11.262442960483598	3732799
3732947	EDA	probability distribution of signal arrival times using bayesian networks	2005	-6.920075451668841	11.018030062531052	3732974
3733433	Visualization	cascade realizations of magnetic bubble logic using a small set of primitives	1975	-6.844557631510823	10.26311099701144	3733460
3733484	EDA	a methodology to design efficient bist test pattern generators	1995	-5.609005820002254	11.171510984520399	3733511
3733543	EDA	implication algorithms for mos switch level functional macromodeling, implication and testing	1982	-5.8639503221536105	10.920398445125585	3733570
3733638	Embedded	minimization of the number of edges in an evmdd by variable grouping for fast analysis of multi-state systems	2013	-6.732317687073412	9.940577974833923	3733665
3734662	EDA	fault simulation of i/sub ddq/ tests for bridging faults in sequential circuits	1995	-5.757146450009871	10.318393162111908	3734689
3734824	Arch	logic testing with test-per-clock pattern loading and improved diagnostic abilities	2017	-5.420728346912104	11.016091612472579	3734851
3734894	Arch	unified theory to build cell-level transistor networks from bdds	2003	-5.7007998263883115	11.245855653376674	3734921
3735062	Visualization	analysis of the terminal behavior of some classes of iterative arrays of linear machines	1972	-6.907441612555377	10.088873223605232	3735089
3735177	EDA	cmos standard cells characterization for defect based testing	2001	-5.367866609212504	11.191181430050824	3735204
3735361	EDA	reduction of output dependency in sequential machines	1965	-6.8429243346336905	9.802853408312249	3735388
3735420	EDA	designing polymorphic circuits with evolutionary algorithm based on weighted sum method	2007	-5.575147509426639	9.791223073697056	3735447
3736259	EDA	x-tolerant test response compaction	2005	-5.4241984553154685	11.169516532856083	3736286
3737452	EDA	spectral transforms for large boolean functions with applications to technology mapping	1997	-6.618350916811532	10.127474862613127	3737479
3737933	EDA	"""comments on """"some additions to solution of switching equations based on a tabular algebra"""""""	1995	-7.1494133110807905	9.475208650809762	3737960
3738869	EDA	parallel processing in boolean algebra	1973	-6.958030622814534	10.082791307549284	3738896
3738881	EDA	peripheral partitioning and tree decomposition for partial scan	1998	-6.1221322186931975	10.77601497121511	3738908
3741675	EDA	evaluating bayes nets with concurrent process networks	1995	-6.417461530230247	9.751845657244397	3741702
3741864	EDA	checkers' no-harm alarms and design approaches to tolerate them	2008	-5.478338640670869	10.84390793518549	3741891
3742451	AI	susceptibility propagation for constraint satisfaction problems	2009	-5.8737888733747115	10.20448560006616	3742478
3742794	EDA	some aspects of an evolvable hardware approach for multiple-valued combinational circuit design	1998	-6.0994769002521725	10.447812778921179	3742821
3743170	EDA	a general model for performance optimization of sequential systems	2007	-6.623385348321017	11.083254298616419	3743197
3743694	EDA	sequential logic path delay test generation by symbolic analysis	1995	-5.614161519887624	10.407093746690858	3743721
3743767	EDA	a methodology for calculating the undetectable double-faults in self-checking circuits	2003	-5.762467071922402	10.904484444536495	3743794
3745221	EDA	a comparison of four two-dimensional gate matrix layout tools	1989	-6.873331908382124	10.826769835954464	3745248
3745322	EDA	quantum ternary circuit synthesis using projection operations	2015	-7.214505156276539	10.383387301207627	3745349
3745786	Robotics	two-staged tabu search for floorplan problem using o-tree representation	2006	-7.0452027262853125	10.455521701184002	3745813
3745903	EDA	data path testability evaluation via functional testability measures	1994	-5.5638623262002085	10.45819086308461	3745930
3746170	EDA	design of totally self-checking circuits with an unrestricted stuck-at fault-set using redundancy in space and time domains	1983	-6.177973976669433	10.483740429639283	3746197
3746232	EDA	synthesis for testability: circuits derived from ordered kronecker functional decision diagrams	1995	-5.9210463081426274	10.349119351443862	3746259
3747100	EDA	towards a cost metric for nearest neighbor constraints in reversible circuits	2015	-6.7684488935232485	10.077209267734764	3747127
3747675	EDA	reversible online bist using bidirectional bilbo	2010	-5.84672380853996	10.770800171394878	3747702
3748099	EDA	ordered escape routing based on boolean satisfiability	2008	-6.634876695831901	10.992758969624655	3748126
3748347	EDA	sat-based group method for verification of logical descriptions with functional indeterminacy	2010	-6.319414500960286	9.885460997674588	3748374
3748735	EDA	cyclic-cprs : a diagnosis technique for bisted circuits for nano-meter technologies	2007	-5.4230992099145165	11.09716417455536	3748762
3749851	EDA	improving and extending the algebraic approach for verifying gate-level multipliers	2018	-5.849174787629575	9.886505395777402	3749878
3749972	EDA	a new canonical form for fast boolean matching in logic synthesis and verification	2005	-6.791746945171676	9.847964640178434	3749999
3750194	EDA	is redundancy necessary to reduce delay?	1991	-6.160528019833697	10.872225232372513	3750221
3750287	EDA	abacus: a technique for automated behavioral synthesis of approximate computing circuits	2014	-5.434566636288543	10.898777795855539	3750314
3751021	EDA	asynchronous logiс one-level lut design based on partial acknowledgement	2018	-6.565324395318104	10.754069608981032	3751048
3751425	EDA	an architecture for synthesis of testable finite state machines	1990	-5.774440256221533	10.227029023951431	3751452
3751711	Logic	a fast bdd algorithm for large coherent fault trees analysis	2004	-6.878384933984607	9.809478544368297	3751738
3752040	EDA	gallop: genetic algorithm based low power fsm synthesis by simultaneous partitioning and state assignment	2003	-6.281423189642326	10.92234601162736	3752067
3752067	EDA	new bist techniques for universal and robust testing of cmos stuck-open faults	1997	-5.7660703824978405	10.719751982517794	3752094
3752611	EDA	detecting state coding conflicts in stgs using integer programming	2002	-5.554494924521875	9.863085852608672	3752638
3752726	EDA	improvement of the search method for parametric fault diagnosis of analog integrated circuits	2016	-5.367322108169335	10.750605809189178	3752753
3752761	SE	a characterization of robust test-pairs for stuck-open faults	1991	-5.468708828311021	11.055046448780043	3752788
3753653	EDA	unsatisfiability based efficient design for testability solution for register-transfer level circuits	2005	-5.438470824215787	10.173942805372775	3753680
3753700	Crypto	fsm shift register realization for improved testability	1993	-6.101685196462853	10.731865767362528	3753727
3753755	Theory	exhaustive generation of bit patterns with applications to vlsi self-testing	1983	-6.604881832898974	10.634232592733646	3753782
3753767	SE	concatenation of functional test subsequences for improved fault coverage and reduced test length	2012	-5.732225799763838	10.774421479874361	3753794
3754294	EDA	switching activity analysis for sequential circuits using boolean approximation method	1996	-6.198558391797901	10.822143823391798	3754321
3754399	SE	analyzing test and repair times for 2d integrated memory built-in test and repair	2007	-5.5664476553685995	10.662863912233377	3754426
3754554	AI	and/or multi-valued decision diagrams for constraint networks	2008	-5.877851942529232	9.455258157146599	3754581
3754575	EDA	false-path removal using delay fault simulation	2000	-5.557515891993245	10.724482616670103	3754602
3755314	EDA	on-the-fly exploration of placement templates for analog ic layout-aware sizing methodologies	2016	-6.68461578946514	11.063724994933548	3755341
3755506	EDA	an improved graph-based fpga techology mapping algorithm for delay optimization	1992	-7.13668446579629	11.017912627097123	3755533
3755515	EDA	on the switching activity and static test compaction of multicycle scan-based tests	2012	-5.648124413524225	10.88734297647098	3755542
3755615	EDA	output-pattern directed decomposition for low power design	2004	-5.447474123775012	10.84500881116019	3755642
3756116	EDA	a path analysis approach to the diagnosis of combinational circuits	1971	-5.591270083662948	10.469191650541887	3756143
3756217	EDA	structural simplification and decomposition of asynchronous sequential circuits	1969	-6.081081734681287	9.918526434191193	3756244
3758489	EDA	fuzzy set based initial placement for ic layout	1990	-5.507670119161388	9.511104445762383	3758516
3758721	EDA	multi-cycle test with partial observation on scan-based bist structure	2011	-5.460591345999008	10.976908005784026	3758748
3759231	SE	ga based diagnostic test pattern generation for transition faults	2015	-5.429893599815637	10.727059897104914	3759258
3759684	EDA	majority-inverter graph: a new paradigm for logic optimization	2016	-6.725734868597172	10.769020625213177	3759711
3760341	EDA	betsy: synthesizing circuits for a specified bist environment	1998	-5.648331591056388	10.655252192504411	3760368
3760530	SE	constructive pattern generation heuristic for meeting sso limits	2003	-6.58129364563296	9.77827573795556	3760557
3760693	Embedded	combinatorial rule explosion eliminated by a fuzzy rule configuration	1998	-7.2220300546317695	10.044718183525562	3760720
3760817	EDA	probabilistic modeling during power estimation for mixed polarity reed-muller logic circuits	2013	-5.783024978404223	11.170405627249787	3760844
3760855	Visualization	generation of a precise binary logarithm with difference grouping programmable logic array	1985	-6.208576553807776	11.087791660652403	3760882
3760910	Arch	a new taxonomy for reconfigurable prefix adders	2012	-5.972460367904255	10.7664822286276	3760937
3760921	EDA	simulation-based techniques for dynamic test sequence compaction	1996	-5.6240282583454055	10.596866280148436	3760948
3761366	EDA	space compactor design in vlsi circuits based on graph theoretic concepts	2005	-5.642681502027929	10.700048319171973	3761393
3761405	EDA	a methodology for integrated transformer compact modeling	2017	-5.914431505189032	10.21603733745001	3761432
3762910	NLP	highly testable and compact single output comparator	1997	-6.14335148006437	10.525033166525006	3762937
3762993	DB	design of fuzzy systems with fuzzy flip-flops	1995	-6.874228477640327	9.469529416733938	3763020
3763751	EDA	improved trace buffer observation via selective data capture using 2-d compaction for post-silicon debug	2013	-5.593804379812789	11.050355837935024	3763778
3763811	EDA	$2^{n}$ pattern run-length for test data compression	2012	-5.942495830768768	11.206948908456297	3763838
3765485	EDA	biconditional binary decision diagrams: a novel canonical logic representation form	2014	-5.553015333908975	10.589946195624997	3765512
3766182	EDA	metamodel-assisted ultra-fast memetic optimization of a pll for wimax and mmds applications	2012	-5.661167343638519	9.897624148029431	3766209
3766482	SE	test compaction by test cube merging for four-way bridging faults	2015	-5.639932165377599	10.611145341676377	3766509
3766654	EDA	a functional decomposition method for redundancy identification and test generation	1997	-5.374481743732495	10.35957601754577	3766681
3766840	EDA	replication-based deterministic testing of 2-dimensional arrays with highly interrelated cells	2018	-5.477469948484651	10.512844830373526	3766867
3767263	EDA	weighted pseudorandom hybrid bist	2004	-5.724298107124684	11.266558164048293	3767290
3769406	EDA	synthesis of minimal binary decision trees	1979	-6.678154155745398	9.966779800054033	3769433
3769579	EDA	paralar: a parallel fpga router based on lagrangian relaxation	2015	-7.102919129599563	11.272619109012311	3769606
3770638	EDA	genetic-algorithm-based test generation for current testing of bridging faults in cmos vlsi circuits	1996	-5.534409573117671	11.136518100457522	3770665
3770872	Logic	fast ofdd based minimization of fixed polarity reed-muller expressions	1994	-7.11655416109766	9.808128983457634	3770899
3771054	EDA	a partitioning and storage based built-in test pattern generation method for delay faults in scan circuits	2002	-5.842595427358378	10.784733771185083	3771081
3771189	EDA	maximum independent sets on transitive graphs and their applications in testing and cad	1997	-6.94811344279894	10.592705481047394	3771216
3771446	EDA	a test pattern generation method with high compression ratio	2011	-5.825140596053567	11.14557954636082	3771473
3771655	EDA	redundancy identification/removal and test generation for sequential circuits using implicit state enumeration	1993	-5.516852781696835	10.311183556943082	3771682
3771712	EDA	modular decomposition of combinational multiple-valued circuits	1988	-6.410656161434725	10.2878642003271	3771739
3771877	EDA	optimized synthesis of concurrently checked controllers	1990	-5.341032686355539	10.886610106938988	3771904
3771971	HPC	throughput maximization with s-graph framework using global branching tree	2015	-7.180737519867562	10.515589374507154	3771998
3772247	EDA	testability and test generation for majority voting fault-tolerant circuits	1993	-5.704541934151589	10.498281300413298	3772274
3772696	EDA	using functional information and strategy switching in sequential atpg	1996	-5.546998768284644	10.300450627004171	3772723
3772828	EDA	signature-based ser analysis and design of logic circuits	2009	-5.538019721914325	10.807089092474136	3772855
3772997	EDA	deviation-based lfsr reseeding for test-data compression	2009	-5.695074013317172	10.734517748947669	3773024
3773860	EDA	a graph coloring based approach for self-checking logic circuit design	1995	-6.131073784373722	10.586247067427836	3773887
3774736	EDA	efficient algorithms for computing the longest viable path in a combinational network	1989	-6.403192049719436	10.699527687858504	3774763
3775057	EDA	an integrated built-in test and repair approach for memories with 2d redundancy	2007	-5.565472632884902	10.692289461530883	3775084
3775651	Logic	multiway decision graphs for automated hardware verification	1997	-5.381870616370231	9.896454062788534	3775678
3775669	Embedded	built-in self-diagnostic by space-time compression of test responses	1992	-6.2649472094307415	11.14290680183504	3775696
3776270	SE	chiba scan delay fault testing with short test application time	2010	-5.574703834736421	10.862190885950486	3776297
3776525	EDA	phase correct routing for alternating phase shift masks	2004	-5.581889481270684	11.23816868298685	3776552
3777037	EDA	minimizing reversible circuits in the 2n scheme using two and three bits patterns	2014	-6.603595294095318	10.356504970316003	3777064
3777110	EDA	an algebraic method for designing multivalued logic circuits using principally binary components	1975	-7.028752795802213	9.900678778874932	3777137
3777465	EDA	fail data reduction for diagnosis of scan chain faults under transparent-scan	2017	-5.454254810761976	10.93084796212296	3777492
3777735	EDA	an extrinsic function-level evolvable hardware approach	2000	-6.588987417213419	10.469572325746556	3777762
3779919	Embedded	design of crosspoint-irredundant pla's using minimal number of control inputs	1988	-6.6729558319559406	9.814258813339073	3779946
3781049	EDA	optimal synthesis of boolean functions by threshold functions	2006	-6.785201435992392	10.369077364426508	3781076
3781376	EDA	monitoring power dissipation for fault detection	1997	-5.631173027187824	11.247676225893693	3781403
3781652	EDA	diagnosis and correction of logic design errors in digital circuits	1993	-5.426981429495815	10.41157097081385	3781679
3782423	Logic	reducing multi-valued algebraic operations to binary	2002	-6.200828765237112	9.690671517845542	3782450
3782509	Crypto	testing and realization of threshold functions with don't cares	1967	-7.221705651224009	9.809795693400373	3782536
3782681	DB	on the impossible class of faulty functions in logic networks under short circuit faults	1986	-5.923693612848051	10.146704243149186	3782708
3783181	EDA	rényi's entropy based method for analog circuits soft fault detection	2014	-5.570978770927316	10.90823275954651	3783208
3783533	EDA	improved ncv gate realization of arbitrary size toffoli gates	2017	-6.5886121222301925	10.274653673787274	3783560
3784026	EDA	probabilistic bottom-up rtl power estimation	2000	-5.427999565545127	10.351184671465887	3784053
