<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="seq_core_pipeline_imem_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="seq_core_pipeline_imem_testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1,699.734 ns"></ZoomStartTime>
      <ZoomEndTime time="2,060.054 ns"></ZoomEndTime>
      <Cursor1Time time="2,000.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="265"></NameColumnWidth>
      <ValueColumnWidth column_width="144"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="11" />
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/imem_pipeline/pc" type="array">
      <obj_property name="ElementShortName">pc[9:0]</obj_property>
      <obj_property name="ObjectShortName">pc[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/imem_pipeline/instruction" type="array">
      <obj_property name="ElementShortName">instruction[15:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/seq_core_pipeline/fetch/instruction" type="array">
      <obj_property name="ElementShortName">instruction[15:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/seq_core_pipeline/fetch/instruction_register_out" type="array">
      <obj_property name="ElementShortName">instruction_register_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_register_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/seq_core_pipeline/read/instruction_out_read" type="array">
      <obj_property name="ElementShortName">instruction_out_read[79:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_out_read[79:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/seq_core_pipeline/execute/instruction_out_exec_3" type="array">
      <obj_property name="ElementShortName">instruction_out_exec_3[79:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_out_exec_3[79:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/seq_core_pipeline/write_back/instruction_in" type="array">
      <obj_property name="ElementShortName">instruction_in[79:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_in[79:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/seq_core_pipeline/regs/reg_block" type="array">
      <obj_property name="ElementShortName">reg_block[0:8][31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_block[0:8][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/seq_core_pipeline_imem_testbench/imem_pipeline/mem" type="array">
      <obj_property name="ElementShortName">mem[0:1023][31:0]</obj_property>
      <obj_property name="ObjectShortName">mem[0:1023][31:0]</obj_property>
   </wvobject>
</wave_config>
