// Seed: 3576652907
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_9;
  assign id_1 = id_9[1];
endmodule
module module_1 #(
    parameter id_9 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire _id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_10,
      id_10,
      id_8,
      id_5,
      id_10,
      id_10
  );
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic ["" : id_9] id_12;
  ;
endmodule
