<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\08_Functional_Timing\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/08_Functional_Timing/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="EFC_Interface_d0e676_slave" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676_slave.xml" xtrc="topic:1;2:120">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676_slave.xml" xtrc="title:1;3:10">SPI Slave Interface for Secure
  Configuration</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676_slave.xml" xtrc="body:1;6:9">
    <fig id="SPI_Interface_Timing_for_24-bit_Addresse_1gk0enqwk1" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676_slave.xml" xtrc="fig:1;7:67">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676_slave.xml" xtrc="title:2;8:14">SPI Interface 16-bit Address Functional
      Timing</title>

      <image href="../Graphics/Functional_Timing__SPI_Slave_16bit.svg" placement="break" width="5.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676_slave.xml" xtrc="image:1;11:105"/>
    </fig>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676_slave.xml" xtrc="p:1;14:8">The read and write functional timing diagrams above
    show that SPI slave uses address and data interleaving for multiple
    transactions. The first serial input bit decodes whether it is a read or
    write operation. The SPI_SLV_SSB chip select has to be asserted before the
    first sampling clock edge of the first transaction and de-asserted at the
    end of the last clock cycle of the last transaction.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676_slave.xml" xtrc="p:2;21:8">Every write transaction or a burst of interleaved
    transactions must be completed with a transaction on the SPI_FLUSH
    register. During this time, SPI_SLV_SSB has to stay asserted and de-assert
    only after the last SPI_FLUSH transaction has completed. If a SPI master
    does not have enough flexibility for the chip select, an external GPO with
    software control can be used to drive this pin.</p>
  </body>
</topic>