<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1735203655002" as="style"/><link rel="stylesheet" href="styles.css?v=1735203655002"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://danielmangum.com/posts/vpr-nordic-risc-v-processor/">VPR: Nordic&#x27;s First RISC-V Processor</a> <span class="domain">(<a href="https://danielmangum.com">danielmangum.com</a>)</span></div><div class="subtext"><span>hasheddan</span> | <span>11 comments</span></div><br/><div><div id="42505644" class="c"><input type="checkbox" id="c-42505644" checked=""/><div class="controls bullet"><span class="by">vardump</span><span>|</span><a href="#42512070">next</a><span>|</span><label class="collapse" for="c-42505644">[-]</label><label class="expand" for="c-42505644">[1 more]</label></div><br/><div class="children"><div class="content">So many different cores.<p>Dual M33s, VPR, consisting of PPR (a low power 16 MHz RISC-V RV32E? for external I&#x2F;O) and FLPR (a RISC-V RV32E running at 320 MHz, for software defined peripherals).<p>I wonder what the max square wave GPIO toggle rate is with FLPR. Can it compete with for example RP2040&#x2F;2350 PIO?</div><br/></div></div><div id="42512070" class="c"><input type="checkbox" id="c-42512070" checked=""/><div class="controls bullet"><span class="by">hasheddan</span><span>|</span><a href="#42505644">prev</a><span>|</span><a href="#42512236">next</a><span>|</span><label class="collapse" for="c-42512070">[-]</label><label class="expand" for="c-42512070">[5 more]</label></div><br/><div class="children"><div class="content">Author here. I’ve got a few more posts on VPR coming in the next couple of weeks. If you have any requests for deep dives into specific aspects of the architecture, feel free to drop them here!</div><br/><div id="42513424" class="c"><input type="checkbox" id="c-42513424" checked=""/><div class="controls bullet"><span class="by">hn3er1q</span><span>|</span><a href="#42512070">parent</a><span>|</span><a href="#42513883">next</a><span>|</span><label class="collapse" for="c-42513424">[-]</label><label class="expand" for="c-42513424">[1 more]</label></div><br/><div class="children"><div class="content">Thank you so much for asking, I have oh so many requests...<p>Personally, I&#x27;m mostly interested in the ARM vs RISCV compare and contrast.<p>- I&#x27;d be very interested in comparing static memory and ram memory requirements for programs that are as similar as you can make them at the c-level using whatever toolchain Nordic wants you to use.<p>- Since you&#x27;re looking to do deep dives I think looking into differences in the interrupt architecture and any implications on stack memory requirements and&#x2F;or latency would be interesting, especially as VPR is a &quot;peripheral processor&quot;<p>- It would be interesting to get cycle counts for similar programs between ARM and RISCV.  This might not be very comparable though as it seems the ARM architectures are more complex thus we expect a lower CPI from them.  Anyway I think CPI numbers would be interesting.<p>I could go on but I don&#x27;t want to be greedy. :)</div><br/></div></div><div id="42513883" class="c"><input type="checkbox" id="c-42513883" checked=""/><div class="controls bullet"><span class="by">rwmj</span><span>|</span><a href="#42512070">parent</a><span>|</span><a href="#42513424">prev</a><span>|</span><a href="#42513058">next</a><span>|</span><label class="collapse" for="c-42513883">[-]</label><label class="expand" for="c-42513883">[1 more]</label></div><br/><div class="children"><div class="content">Why did they go with the 64 bit Arm core instead of an RV64 core?  (Or an alternative question: why go with the 32 bit RISC-V core instead of an Arm M0?)<p>Does having mixed architectures cause any issues, for example in developer tools or build systems?  (I guess not, since already having 32 vs 64 bit cores means you have effectively a &quot;mixed architecture&quot; even if they were both Arm or RISC-V)<p>What&#x27;s the RISC-V core derived from (eg. Rocket Chip? Pico?) or is it their own design?</div><br/></div></div><div id="42513058" class="c"><input type="checkbox" id="c-42513058" checked=""/><div class="controls bullet"><span class="by">SV_BubbleTime</span><span>|</span><a href="#42512070">parent</a><span>|</span><a href="#42513883">prev</a><span>|</span><a href="#42512236">next</a><span>|</span><label class="collapse" for="c-42513058">[-]</label><label class="expand" for="c-42513058">[2 more]</label></div><br/><div class="children"><div class="content">All of this wreaks of complexity crisis to me. That you need to know much and do do so much work - just in order to do the work you want to do.<p>Explain why I’m wrong, please.</div><br/><div id="42513199" class="c"><input type="checkbox" id="c-42513199" checked=""/><div class="controls bullet"><span class="by">AlotOfReading</span><span>|</span><a href="#42512070">root</a><span>|</span><a href="#42513058">parent</a><span>|</span><a href="#42512236">next</a><span>|</span><label class="collapse" for="c-42513199">[-]</label><label class="expand" for="c-42513199">[1 more]</label></div><br/><div class="children"><div class="content">The article goes into more detail than it strictly needs to because the purpose is educational. However, a lot of what it&#x27;s presenting is simplified interfaces and relevant details rather than the true complexity of the whole.<p>Modern hardware is just fundamentally complex, especially if you want to make full use of the particular features of each platform.</div><br/></div></div></div></div></div></div><div id="42512236" class="c"><input type="checkbox" id="c-42512236" checked=""/><div class="controls bullet"><span class="by">Scene_Cast2</span><span>|</span><a href="#42512070">prev</a><span>|</span><a href="#42512987">next</a><span>|</span><label class="collapse" for="c-42512236">[-]</label><label class="expand" for="c-42512236">[2 more]</label></div><br/><div class="children"><div class="content">I was looking into these recently. The current batch of the nRF54L15&#x27;s was recalled, so I wonder when mass availability will happen. It looks like an interesting upgrade to the nRF52 though.<p>The reason why I was looking at it is because I&#x27;m trying to hook up a 1kHz sampling ADC while streaming the data over BLE, and I need either a good DMA engine that can trigger on an external pin without a CPU interrupt, or a second core. I went down the dual core route, but I&#x27;d love to hear people&#x27;s experience with DMA on the nRF52&#x27;s and esp32-h2&#x27;s and if it&#x27;s finicky or not, and it&#x27;s worth investing time into.</div><br/><div id="42512334" class="c"><input type="checkbox" id="c-42512334" checked=""/><div class="controls bullet"><span class="by">dwnw</span><span>|</span><a href="#42512236">parent</a><span>|</span><a href="#42512987">next</a><span>|</span><label class="collapse" for="c-42512334">[-]</label><label class="expand" for="c-42512334">[1 more]</label></div><br/><div class="children"><div class="content">DMA will work fine.  I remember a time when we were rewarded for making do with what we had rather than putting a handful of CPU cores on a sensor.  These do not sound interesting to me, honestly.  It sounds more like they can&#x27;t figure out what they need to make.</div><br/></div></div></div></div><div id="42512987" class="c"><input type="checkbox" id="c-42512987" checked=""/><div class="controls bullet"><span class="by">bfrog</span><span>|</span><a href="#42512236">prev</a><span>|</span><label class="collapse" for="c-42512987">[-]</label><label class="expand" for="c-42512987">[2 more]</label></div><br/><div class="children"><div class="content">I kind of wonder why Nordic bothered sticking with arm cores at all. The competition isnt</div><br/><div id="42513854" class="c"><input type="checkbox" id="c-42513854" checked=""/><div class="controls bullet"><span class="by">IshKebab</span><span>|</span><a href="#42512987">parent</a><span>|</span><label class="collapse" for="c-42513854">[-]</label><label class="expand" for="c-42513854">[1 more]</label></div><br/><div class="children"><div class="content">They&#x27;ll probably replace them but given they had no RISC-V expertise I imagine they made these small coprocessors first in order to gain experience. You can&#x27;t magically do everything all at once.</div><br/></div></div></div></div></div></div></div></div></div></body></html>