# compile vhdl design source files
vhdl xil_defaultlib  "../../../AND_NOR_DF.srcs/sources_1/new/AND_NOR_DF.vhd"
vhdl xil_defaultlib  "../../../AND_NOR_DF.srcs/sim_1/new/AND_NOR_TBW.vhd"

# Do not sort compile order
nosort
