// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="TrackletProcessor_L2L3C,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.313813,HLS_SYN_LAT=177,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=73,HLS_SYN_FF=9738,HLS_SYN_LUT=11109,HLS_VERSION=2019_2_1}" *)

module TrackletProcessor_L2L3C (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        lut_V_address0,
        lut_V_ce0,
        lut_V_q0,
        regionlut_V_address0,
        regionlut_V_ce0,
        regionlut_V_q0,
        innerStubs_dataarray_data_V_address0,
        innerStubs_dataarray_data_V_ce0,
        innerStubs_dataarray_data_V_q0,
        innerStubs_0_nentries_0_V,
        innerStubs_0_nentries_1_V,
        innerStubs_0_nentries_2_V,
        innerStubs_0_nentries_3_V,
        innerStubs_0_nentries_4_V,
        innerStubs_0_nentries_5_V,
        innerStubs_0_nentries_6_V,
        innerStubs_0_nentries_7_V,
        innerStubs_1_nentries_0_V,
        innerStubs_1_nentries_1_V,
        innerStubs_1_nentries_2_V,
        innerStubs_1_nentries_3_V,
        innerStubs_1_nentries_4_V,
        innerStubs_1_nentries_5_V,
        innerStubs_1_nentries_6_V,
        innerStubs_1_nentries_7_V,
        innerStubs_2_nentries_0_V,
        innerStubs_2_nentries_1_V,
        innerStubs_2_nentries_2_V,
        innerStubs_2_nentries_3_V,
        innerStubs_2_nentries_4_V,
        innerStubs_2_nentries_5_V,
        innerStubs_2_nentries_6_V,
        innerStubs_2_nentries_7_V,
        outerStubs_dataarray_data_V_address0,
        outerStubs_dataarray_data_V_ce0,
        outerStubs_dataarray_data_V_q0,
        outerVMStubs_dataarray_data_V_0_address0,
        outerVMStubs_dataarray_data_V_0_ce0,
        outerVMStubs_dataarray_data_V_0_q0,
        outerVMStubs_dataarray_data_V_1_address0,
        outerVMStubs_dataarray_data_V_1_ce0,
        outerVMStubs_dataarray_data_V_1_q0,
        outerVMStubs_binmask8_V_0_0,
        outerVMStubs_binmask8_V_0_1,
        outerVMStubs_binmask8_V_0_2,
        outerVMStubs_binmask8_V_0_3,
        outerVMStubs_binmask8_V_0_4,
        outerVMStubs_binmask8_V_0_5,
        outerVMStubs_binmask8_V_0_6,
        outerVMStubs_binmask8_V_0_7,
        outerVMStubs_binmask8_V_1_0,
        outerVMStubs_binmask8_V_1_1,
        outerVMStubs_binmask8_V_1_2,
        outerVMStubs_binmask8_V_1_3,
        outerVMStubs_binmask8_V_1_4,
        outerVMStubs_binmask8_V_1_5,
        outerVMStubs_binmask8_V_1_6,
        outerVMStubs_binmask8_V_1_7,
        outerVMStubs_nentries8_V_0_0,
        outerVMStubs_nentries8_V_0_1,
        outerVMStubs_nentries8_V_0_2,
        outerVMStubs_nentries8_V_0_3,
        outerVMStubs_nentries8_V_0_4,
        outerVMStubs_nentries8_V_0_5,
        outerVMStubs_nentries8_V_0_6,
        outerVMStubs_nentries8_V_0_7,
        outerVMStubs_nentries8_V_1_0,
        outerVMStubs_nentries8_V_1_1,
        outerVMStubs_nentries8_V_1_2,
        outerVMStubs_nentries8_V_1_3,
        outerVMStubs_nentries8_V_1_4,
        outerVMStubs_nentries8_V_1_5,
        outerVMStubs_nentries8_V_1_6,
        outerVMStubs_nentries8_V_1_7,
        trackletParameters_dataarray_data_V_address0,
        trackletParameters_dataarray_data_V_ce0,
        trackletParameters_dataarray_data_V_we0,
        trackletParameters_dataarray_data_V_d0,
        projout_barrel_ps_3_dataarray_data_V_address0,
        projout_barrel_ps_3_dataarray_data_V_ce0,
        projout_barrel_ps_3_dataarray_data_V_we0,
        projout_barrel_ps_3_dataarray_data_V_d0,
        projout_barrel_ps_4_dataarray_data_V_address0,
        projout_barrel_ps_4_dataarray_data_V_ce0,
        projout_barrel_ps_4_dataarray_data_V_we0,
        projout_barrel_ps_4_dataarray_data_V_d0,
        projout_barrel_ps_5_dataarray_data_V_address0,
        projout_barrel_ps_5_dataarray_data_V_ce0,
        projout_barrel_ps_5_dataarray_data_V_we0,
        projout_barrel_ps_5_dataarray_data_V_d0,
        projout_barrel_ps_6_dataarray_data_V_address0,
        projout_barrel_ps_6_dataarray_data_V_ce0,
        projout_barrel_ps_6_dataarray_data_V_we0,
        projout_barrel_ps_6_dataarray_data_V_d0,
        projout_barrel_2s_1_dataarray_data_V_address0,
        projout_barrel_2s_1_dataarray_data_V_ce0,
        projout_barrel_2s_1_dataarray_data_V_we0,
        projout_barrel_2s_1_dataarray_data_V_d0,
        projout_barrel_2s_2_dataarray_data_V_address0,
        projout_barrel_2s_2_dataarray_data_V_ce0,
        projout_barrel_2s_2_dataarray_data_V_we0,
        projout_barrel_2s_2_dataarray_data_V_d0,
        projout_barrel_2s_3_dataarray_data_V_address0,
        projout_barrel_2s_3_dataarray_data_V_ce0,
        projout_barrel_2s_3_dataarray_data_V_we0,
        projout_barrel_2s_3_dataarray_data_V_d0,
        projout_barrel_2s_5_dataarray_data_V_address0,
        projout_barrel_2s_5_dataarray_data_V_ce0,
        projout_barrel_2s_5_dataarray_data_V_we0,
        projout_barrel_2s_5_dataarray_data_V_d0,
        projout_barrel_2s_6_dataarray_data_V_address0,
        projout_barrel_2s_6_dataarray_data_V_ce0,
        projout_barrel_2s_6_dataarray_data_V_we0,
        projout_barrel_2s_6_dataarray_data_V_d0,
        projout_barrel_2s_7_dataarray_data_V_address0,
        projout_barrel_2s_7_dataarray_data_V_ce0,
        projout_barrel_2s_7_dataarray_data_V_we0,
        projout_barrel_2s_7_dataarray_data_V_d0,
        projout_disk_1_dataarray_data_V_address0,
        projout_disk_1_dataarray_data_V_ce0,
        projout_disk_1_dataarray_data_V_we0,
        projout_disk_1_dataarray_data_V_d0,
        projout_disk_2_dataarray_data_V_address0,
        projout_disk_2_dataarray_data_V_ce0,
        projout_disk_2_dataarray_data_V_we0,
        projout_disk_2_dataarray_data_V_d0,
        projout_disk_3_dataarray_data_V_address0,
        projout_disk_3_dataarray_data_V_ce0,
        projout_disk_3_dataarray_data_V_we0,
        projout_disk_3_dataarray_data_V_d0,
        projout_disk_5_dataarray_data_V_address0,
        projout_disk_5_dataarray_data_V_ce0,
        projout_disk_5_dataarray_data_V_we0,
        projout_disk_5_dataarray_data_V_d0,
        projout_disk_6_dataarray_data_V_address0,
        projout_disk_6_dataarray_data_V_ce0,
        projout_disk_6_dataarray_data_V_we0,
        projout_disk_6_dataarray_data_V_d0,
        projout_disk_7_dataarray_data_V_address0,
        projout_disk_7_dataarray_data_V_ce0,
        projout_disk_7_dataarray_data_V_we0,
        projout_disk_7_dataarray_data_V_d0,
        projout_disk_9_dataarray_data_V_address0,
        projout_disk_9_dataarray_data_V_ce0,
        projout_disk_9_dataarray_data_V_we0,
        projout_disk_9_dataarray_data_V_d0,
        projout_disk_10_dataarray_data_V_address0,
        projout_disk_10_dataarray_data_V_ce0,
        projout_disk_10_dataarray_data_V_we0,
        projout_disk_10_dataarray_data_V_d0,
        projout_disk_11_dataarray_data_V_address0,
        projout_disk_11_dataarray_data_V_ce0,
        projout_disk_11_dataarray_data_V_we0,
        projout_disk_11_dataarray_data_V_d0,
        projout_disk_13_dataarray_data_V_address0,
        projout_disk_13_dataarray_data_V_ce0,
        projout_disk_13_dataarray_data_V_we0,
        projout_disk_13_dataarray_data_V_d0,
        projout_disk_14_dataarray_data_V_address0,
        projout_disk_14_dataarray_data_V_ce0,
        projout_disk_14_dataarray_data_V_we0,
        projout_disk_14_dataarray_data_V_d0,
        projout_disk_15_dataarray_data_V_address0,
        projout_disk_15_dataarray_data_V_ce0,
        projout_disk_15_dataarray_data_V_we0,
        projout_disk_15_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp0_stage0 = 6'd16;
parameter    ap_ST_fsm_state30 = 6'd32;
parameter    ap_const_lv64_70381C0E0783C1E0 = 64'd8086243977524920800;


input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [10:0] lut_V_address0;
output   lut_V_ce0;
input  [9:0] lut_V_q0;
output  [10:0] regionlut_V_address0;
output   regionlut_V_ce0;
input  [7:0] regionlut_V_q0;
output  [11:0] innerStubs_dataarray_data_V_address0;
output   innerStubs_dataarray_data_V_ce0;
input  [50:0] innerStubs_dataarray_data_V_q0;
input  [6:0] innerStubs_0_nentries_0_V;
input  [6:0] innerStubs_0_nentries_1_V;
input  [6:0] innerStubs_0_nentries_2_V;
input  [6:0] innerStubs_0_nentries_3_V;
input  [6:0] innerStubs_0_nentries_4_V;
input  [6:0] innerStubs_0_nentries_5_V;
input  [6:0] innerStubs_0_nentries_6_V;
input  [6:0] innerStubs_0_nentries_7_V;
input  [6:0] innerStubs_1_nentries_0_V;
input  [6:0] innerStubs_1_nentries_1_V;
input  [6:0] innerStubs_1_nentries_2_V;
input  [6:0] innerStubs_1_nentries_3_V;
input  [6:0] innerStubs_1_nentries_4_V;
input  [6:0] innerStubs_1_nentries_5_V;
input  [6:0] innerStubs_1_nentries_6_V;
input  [6:0] innerStubs_1_nentries_7_V;
input  [6:0] innerStubs_2_nentries_0_V;
input  [6:0] innerStubs_2_nentries_1_V;
input  [6:0] innerStubs_2_nentries_2_V;
input  [6:0] innerStubs_2_nentries_3_V;
input  [6:0] innerStubs_2_nentries_4_V;
input  [6:0] innerStubs_2_nentries_5_V;
input  [6:0] innerStubs_2_nentries_6_V;
input  [6:0] innerStubs_2_nentries_7_V;
output  [9:0] outerStubs_dataarray_data_V_address0;
output   outerStubs_dataarray_data_V_ce0;
input  [35:0] outerStubs_dataarray_data_V_q0;
output  [10:0] outerVMStubs_dataarray_data_V_0_address0;
output   outerVMStubs_dataarray_data_V_0_ce0;
input  [15:0] outerVMStubs_dataarray_data_V_0_q0;
output  [10:0] outerVMStubs_dataarray_data_V_1_address0;
output   outerVMStubs_dataarray_data_V_1_ce0;
input  [15:0] outerVMStubs_dataarray_data_V_1_q0;
input  [7:0] outerVMStubs_binmask8_V_0_0;
input  [7:0] outerVMStubs_binmask8_V_0_1;
input  [7:0] outerVMStubs_binmask8_V_0_2;
input  [7:0] outerVMStubs_binmask8_V_0_3;
input  [7:0] outerVMStubs_binmask8_V_0_4;
input  [7:0] outerVMStubs_binmask8_V_0_5;
input  [7:0] outerVMStubs_binmask8_V_0_6;
input  [7:0] outerVMStubs_binmask8_V_0_7;
input  [7:0] outerVMStubs_binmask8_V_1_0;
input  [7:0] outerVMStubs_binmask8_V_1_1;
input  [7:0] outerVMStubs_binmask8_V_1_2;
input  [7:0] outerVMStubs_binmask8_V_1_3;
input  [7:0] outerVMStubs_binmask8_V_1_4;
input  [7:0] outerVMStubs_binmask8_V_1_5;
input  [7:0] outerVMStubs_binmask8_V_1_6;
input  [7:0] outerVMStubs_binmask8_V_1_7;
input  [31:0] outerVMStubs_nentries8_V_0_0;
input  [31:0] outerVMStubs_nentries8_V_0_1;
input  [31:0] outerVMStubs_nentries8_V_0_2;
input  [31:0] outerVMStubs_nentries8_V_0_3;
input  [31:0] outerVMStubs_nentries8_V_0_4;
input  [31:0] outerVMStubs_nentries8_V_0_5;
input  [31:0] outerVMStubs_nentries8_V_0_6;
input  [31:0] outerVMStubs_nentries8_V_0_7;
input  [31:0] outerVMStubs_nentries8_V_1_0;
input  [31:0] outerVMStubs_nentries8_V_1_1;
input  [31:0] outerVMStubs_nentries8_V_1_2;
input  [31:0] outerVMStubs_nentries8_V_1_3;
input  [31:0] outerVMStubs_nentries8_V_1_4;
input  [31:0] outerVMStubs_nentries8_V_1_5;
input  [31:0] outerVMStubs_nentries8_V_1_6;
input  [31:0] outerVMStubs_nentries8_V_1_7;
output  [9:0] trackletParameters_dataarray_data_V_address0;
output   trackletParameters_dataarray_data_V_ce0;
output   trackletParameters_dataarray_data_V_we0;
output  [69:0] trackletParameters_dataarray_data_V_d0;
output  [7:0] projout_barrel_ps_3_dataarray_data_V_address0;
output   projout_barrel_ps_3_dataarray_data_V_ce0;
output   projout_barrel_ps_3_dataarray_data_V_we0;
output  [59:0] projout_barrel_ps_3_dataarray_data_V_d0;
output  [7:0] projout_barrel_ps_4_dataarray_data_V_address0;
output   projout_barrel_ps_4_dataarray_data_V_ce0;
output   projout_barrel_ps_4_dataarray_data_V_we0;
output  [59:0] projout_barrel_ps_4_dataarray_data_V_d0;
output  [7:0] projout_barrel_ps_5_dataarray_data_V_address0;
output   projout_barrel_ps_5_dataarray_data_V_ce0;
output   projout_barrel_ps_5_dataarray_data_V_we0;
output  [59:0] projout_barrel_ps_5_dataarray_data_V_d0;
output  [7:0] projout_barrel_ps_6_dataarray_data_V_address0;
output   projout_barrel_ps_6_dataarray_data_V_ce0;
output   projout_barrel_ps_6_dataarray_data_V_we0;
output  [59:0] projout_barrel_ps_6_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_1_dataarray_data_V_address0;
output   projout_barrel_2s_1_dataarray_data_V_ce0;
output   projout_barrel_2s_1_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_1_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_2_dataarray_data_V_address0;
output   projout_barrel_2s_2_dataarray_data_V_ce0;
output   projout_barrel_2s_2_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_2_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_3_dataarray_data_V_address0;
output   projout_barrel_2s_3_dataarray_data_V_ce0;
output   projout_barrel_2s_3_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_3_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_5_dataarray_data_V_address0;
output   projout_barrel_2s_5_dataarray_data_V_ce0;
output   projout_barrel_2s_5_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_5_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_6_dataarray_data_V_address0;
output   projout_barrel_2s_6_dataarray_data_V_ce0;
output   projout_barrel_2s_6_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_6_dataarray_data_V_d0;
output  [7:0] projout_barrel_2s_7_dataarray_data_V_address0;
output   projout_barrel_2s_7_dataarray_data_V_ce0;
output   projout_barrel_2s_7_dataarray_data_V_we0;
output  [57:0] projout_barrel_2s_7_dataarray_data_V_d0;
output  [7:0] projout_disk_1_dataarray_data_V_address0;
output   projout_disk_1_dataarray_data_V_ce0;
output   projout_disk_1_dataarray_data_V_we0;
output  [58:0] projout_disk_1_dataarray_data_V_d0;
output  [7:0] projout_disk_2_dataarray_data_V_address0;
output   projout_disk_2_dataarray_data_V_ce0;
output   projout_disk_2_dataarray_data_V_we0;
output  [58:0] projout_disk_2_dataarray_data_V_d0;
output  [7:0] projout_disk_3_dataarray_data_V_address0;
output   projout_disk_3_dataarray_data_V_ce0;
output   projout_disk_3_dataarray_data_V_we0;
output  [58:0] projout_disk_3_dataarray_data_V_d0;
output  [7:0] projout_disk_5_dataarray_data_V_address0;
output   projout_disk_5_dataarray_data_V_ce0;
output   projout_disk_5_dataarray_data_V_we0;
output  [58:0] projout_disk_5_dataarray_data_V_d0;
output  [7:0] projout_disk_6_dataarray_data_V_address0;
output   projout_disk_6_dataarray_data_V_ce0;
output   projout_disk_6_dataarray_data_V_we0;
output  [58:0] projout_disk_6_dataarray_data_V_d0;
output  [7:0] projout_disk_7_dataarray_data_V_address0;
output   projout_disk_7_dataarray_data_V_ce0;
output   projout_disk_7_dataarray_data_V_we0;
output  [58:0] projout_disk_7_dataarray_data_V_d0;
output  [7:0] projout_disk_9_dataarray_data_V_address0;
output   projout_disk_9_dataarray_data_V_ce0;
output   projout_disk_9_dataarray_data_V_we0;
output  [58:0] projout_disk_9_dataarray_data_V_d0;
output  [7:0] projout_disk_10_dataarray_data_V_address0;
output   projout_disk_10_dataarray_data_V_ce0;
output   projout_disk_10_dataarray_data_V_we0;
output  [58:0] projout_disk_10_dataarray_data_V_d0;
output  [7:0] projout_disk_11_dataarray_data_V_address0;
output   projout_disk_11_dataarray_data_V_ce0;
output   projout_disk_11_dataarray_data_V_we0;
output  [58:0] projout_disk_11_dataarray_data_V_d0;
output  [7:0] projout_disk_13_dataarray_data_V_address0;
output   projout_disk_13_dataarray_data_V_ce0;
output   projout_disk_13_dataarray_data_V_we0;
output  [58:0] projout_disk_13_dataarray_data_V_d0;
output  [7:0] projout_disk_14_dataarray_data_V_address0;
output   projout_disk_14_dataarray_data_V_ce0;
output   projout_disk_14_dataarray_data_V_we0;
output  [58:0] projout_disk_14_dataarray_data_V_d0;
output  [7:0] projout_disk_15_dataarray_data_V_address0;
output   projout_disk_15_dataarray_data_V_ce0;
output   projout_disk_15_dataarray_data_V_we0;
output  [58:0] projout_disk_15_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg lut_V_ce0;
reg regionlut_V_ce0;
reg innerStubs_dataarray_data_V_ce0;
reg outerStubs_dataarray_data_V_ce0;
reg outerVMStubs_dataarray_data_V_0_ce0;
reg outerVMStubs_dataarray_data_V_1_ce0;
reg trackletParameters_dataarray_data_V_ce0;
reg trackletParameters_dataarray_data_V_we0;
reg projout_barrel_ps_3_dataarray_data_V_ce0;
reg projout_barrel_ps_3_dataarray_data_V_we0;
reg projout_barrel_ps_4_dataarray_data_V_ce0;
reg projout_barrel_ps_4_dataarray_data_V_we0;
reg projout_barrel_ps_5_dataarray_data_V_ce0;
reg projout_barrel_ps_5_dataarray_data_V_we0;
reg projout_barrel_ps_6_dataarray_data_V_ce0;
reg projout_barrel_ps_6_dataarray_data_V_we0;
reg projout_barrel_2s_1_dataarray_data_V_ce0;
reg projout_barrel_2s_1_dataarray_data_V_we0;
reg projout_barrel_2s_2_dataarray_data_V_ce0;
reg projout_barrel_2s_2_dataarray_data_V_we0;
reg projout_barrel_2s_3_dataarray_data_V_ce0;
reg projout_barrel_2s_3_dataarray_data_V_we0;
reg projout_barrel_2s_5_dataarray_data_V_ce0;
reg projout_barrel_2s_5_dataarray_data_V_we0;
reg projout_barrel_2s_6_dataarray_data_V_ce0;
reg projout_barrel_2s_6_dataarray_data_V_we0;
reg projout_barrel_2s_7_dataarray_data_V_ce0;
reg projout_barrel_2s_7_dataarray_data_V_we0;
reg projout_disk_1_dataarray_data_V_ce0;
reg projout_disk_1_dataarray_data_V_we0;
reg projout_disk_2_dataarray_data_V_ce0;
reg projout_disk_2_dataarray_data_V_we0;
reg projout_disk_3_dataarray_data_V_ce0;
reg projout_disk_3_dataarray_data_V_we0;
reg projout_disk_5_dataarray_data_V_ce0;
reg projout_disk_5_dataarray_data_V_we0;
reg projout_disk_6_dataarray_data_V_ce0;
reg projout_disk_6_dataarray_data_V_we0;
reg projout_disk_7_dataarray_data_V_ce0;
reg projout_disk_7_dataarray_data_V_we0;
reg projout_disk_9_dataarray_data_V_ce0;
reg projout_disk_9_dataarray_data_V_we0;
reg projout_disk_10_dataarray_data_V_ce0;
reg projout_disk_10_dataarray_data_V_we0;
reg projout_disk_11_dataarray_data_V_ce0;
reg projout_disk_11_dataarray_data_V_we0;
reg projout_disk_13_dataarray_data_V_ce0;
reg projout_disk_13_dataarray_data_V_we0;
reg projout_disk_14_dataarray_data_V_ce0;
reg projout_disk_14_dataarray_data_V_we0;
reg projout_disk_15_dataarray_data_V_ce0;
reg projout_disk_15_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] tebuffer_imemend_V;
reg   [6:0] tebuffer_istub_V;
reg   [1:0] tebuffer_imem_V;
reg   [2:0] tebuffer_writeptr_V;
reg   [2:0] tebuffer_readptr_V;
wire   [8:0] LUT_drinv_V_address0;
reg    LUT_drinv_V_ce0;
wire   [15:0] LUT_drinv_V_q0;
wire   [11:0] LUT_invt_V_address0;
reg    LUT_invt_V_ce0;
wire   [17:0] LUT_invt_V_q0;
reg   [75:0] tebuffer_buffer_V_7;
reg   [75:0] tebuffer_buffer_V_0;
reg   [75:0] tebuffer_buffer_V_1;
reg   [75:0] tebuffer_buffer_V_2;
reg   [75:0] tebuffer_buffer_V_3;
reg   [75:0] tebuffer_buffer_V_4;
reg   [75:0] tebuffer_buffer_V_5;
reg   [75:0] tebuffer_buffer_V_6;
reg   [6:0] istep_0_i_reg_2060;
reg   [50:0] p_Val2_s_reg_2071;
reg   [50:0] p_Val2_s_reg_2071_pp0_iter2_reg;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state10_pp0_stage0_iter5;
wire    ap_block_state11_pp0_stage0_iter6;
wire    ap_block_state12_pp0_stage0_iter7;
wire    ap_block_state13_pp0_stage0_iter8;
wire    ap_block_state14_pp0_stage0_iter9;
wire    ap_block_state15_pp0_stage0_iter10;
wire    ap_block_state16_pp0_stage0_iter11;
wire    ap_block_state17_pp0_stage0_iter12;
wire    ap_block_state18_pp0_stage0_iter13;
wire    ap_block_state19_pp0_stage0_iter14;
wire    ap_block_state20_pp0_stage0_iter15;
wire    ap_block_state21_pp0_stage0_iter16;
wire    ap_block_state22_pp0_stage0_iter17;
wire    ap_block_state23_pp0_stage0_iter18;
wire    ap_block_state24_pp0_stage0_iter19;
wire    ap_block_state25_pp0_stage0_iter20;
wire    ap_block_state26_pp0_stage0_iter21;
wire    ap_block_state27_pp0_stage0_iter22;
wire    ap_block_state28_pp0_stage0_iter23;
wire    ap_block_state29_pp0_stage0_iter24;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] teunits_istub_V_1_2_reg_2083;
reg   [3:0] teunits_istub_V_0_2_reg_2094;
reg   [0:0] teunits_idle_1_0_reg_2105;
reg   [0:0] teunits_idle_0_0_reg_2116;
reg   [2:0] teureadindex_1_V_reg_2128;
reg   [2:0] teureadindex_0_V_reg_2139;
reg   [3:0] teunits_ns_V_1_13_048_reg_2150;
reg   [3:0] teunits_ns_V_1_12_047_reg_2161;
reg   [3:0] teunits_ns_V_1_11_046_reg_2172;
reg   [3:0] teunits_ns_V_1_10_045_reg_2183;
reg   [3:0] teunits_ns_V_1_9_044_reg_2194;
reg   [3:0] teunits_ns_V_1_8_043_reg_2205;
reg   [3:0] teunits_ns_V_1_7_042_reg_2216;
reg   [3:0] teunits_ns_V_1_6_041_reg_2227;
reg   [3:0] teunits_ns_V_1_5_040_reg_2238;
reg   [3:0] teunits_ns_V_1_4_039_reg_2249;
reg   [3:0] teunits_ns_V_1_3_038_reg_2260;
reg   [3:0] teunits_ns_V_1_2_037_reg_2271;
reg   [3:0] teunits_ns_V_1_1_036_reg_2282;
reg   [3:0] teunits_ns_V_1_0_035_reg_2293;
reg   [3:0] teunits_ns_V_0_13_032_reg_2304;
reg   [3:0] teunits_ns_V_0_12_031_reg_2315;
reg   [3:0] teunits_ns_V_0_11_030_reg_2326;
reg   [3:0] teunits_ns_V_0_10_029_reg_2337;
reg   [3:0] teunits_ns_V_0_9_028_reg_2348;
reg   [3:0] teunits_ns_V_0_8_027_reg_2359;
reg   [3:0] teunits_ns_V_0_7_026_reg_2370;
reg   [3:0] teunits_ns_V_0_6_025_reg_2381;
reg   [3:0] teunits_ns_V_0_5_024_reg_2392;
reg   [3:0] teunits_ns_V_0_4_023_reg_2403;
reg   [3:0] teunits_ns_V_0_3_022_reg_2414;
reg   [3:0] teunits_ns_V_0_2_021_reg_2425;
reg   [3:0] teunits_ns_V_0_1_020_reg_2436;
reg   [3:0] teunits_ns_V_0_0_019_reg_2447;
reg   [15:0] teunits_memmask_V_1_0_reg_2458;
reg   [15:0] teunits_memmask_V_0_0_reg_2469;
reg   [50:0] v1_V_reg_2480;
reg   [0:0] goodstub_0_i_reg_2492;
reg   [0:0] goodstub_s_reg_2503;
reg   [15:0] teunits_outervmstub_data_V_1_2_reg_2714;
reg   [15:0] teunits_outervmstub_data_V_0_2_reg_2726;
reg   [15:0] teunits_1_outervmstub_data_V_reg_2738;
reg   [15:0] teunits_0_outervmstub_data_V_reg_2751;
reg   [0:0] teunits_good_V_1_0_reg_2764;
reg   [0:0] teunits_good_V_0_0_reg_2775;
reg   [0:0] teunits_1_good_V_reg_2786;
reg   [0:0] teunits_0_good_V_reg_2799;
reg   [50:0] teunits_innerstub_data_V_1_2_reg_2812;
reg   [50:0] teunits_innerstub_data_V_0_2_reg_2823;
wire   [3:0] add_ln561_fu_2859_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] nproj_barrel_ps_3_1_fu_2865_p18;
reg   [31:0] nproj_barrel_ps_3_1_reg_14834;
wire   [31:0] nproj_barrel_ps_4_1_fu_2903_p18;
reg   [31:0] nproj_barrel_ps_4_1_reg_14839;
wire   [31:0] nproj_barrel_ps_5_1_fu_2941_p18;
reg   [31:0] nproj_barrel_ps_5_1_reg_14844;
wire   [31:0] nproj_barrel_ps_6_1_fu_2979_p18;
reg   [31:0] nproj_barrel_ps_6_1_reg_14849;
wire   [3:0] add_ln562_fu_3061_p2;
wire    ap_CS_fsm_state3;
wire   [31:0] nproj_barrel_2s_1_1_fu_3067_p18;
reg   [31:0] nproj_barrel_2s_1_1_reg_14898;
wire   [31:0] nproj_barrel_2s_2_1_fu_3105_p18;
reg   [31:0] nproj_barrel_2s_2_1_reg_14903;
wire   [31:0] nproj_barrel_2s_3_1_fu_3143_p18;
reg   [31:0] nproj_barrel_2s_3_1_reg_14908;
wire   [31:0] nproj_barrel_2s_5_1_fu_3181_p18;
reg   [31:0] nproj_barrel_2s_5_1_reg_14913;
wire   [31:0] nproj_barrel_2s_6_1_fu_3219_p18;
reg   [31:0] nproj_barrel_2s_6_1_reg_14918;
wire   [31:0] nproj_barrel_2s_7_1_fu_3257_p18;
reg   [31:0] nproj_barrel_2s_7_1_reg_14923;
wire   [3:0] add_ln563_fu_3367_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln563_fu_3829_p2;
wire   [0:0] trunc_ln209_fu_3925_p1;
reg   [0:0] trunc_ln209_reg_15373;
wire   [9:0] zext_ln56_fu_3936_p1;
reg   [9:0] zext_ln56_reg_15379;
wire   [63:0] vmstubsentries_0_V_fu_3952_p3;
reg   [63:0] vmstubsentries_0_V_reg_15405;
wire   [15:0] vmstubsmask_0_V_fu_3972_p3;
reg   [15:0] vmstubsmask_0_V_reg_15410;
wire   [63:0] vmstubsentries_1_V_fu_3986_p3;
reg   [63:0] vmstubsentries_1_V_reg_15415;
wire   [15:0] vmstubsmask_1_V_fu_4000_p3;
reg   [15:0] vmstubsmask_1_V_reg_15420;
wire   [63:0] vmstubsentries_2_V_fu_4014_p3;
reg   [63:0] vmstubsentries_2_V_reg_15425;
wire   [15:0] vmstubsmask_2_V_fu_4028_p3;
reg   [15:0] vmstubsmask_2_V_reg_15430;
wire   [63:0] vmstubsentries_3_V_fu_4042_p3;
reg   [63:0] vmstubsentries_3_V_reg_15435;
wire   [15:0] vmstubsmask_3_V_fu_4056_p3;
reg   [15:0] vmstubsmask_3_V_reg_15440;
wire   [63:0] vmstubsentries_4_V_fu_4070_p3;
reg   [63:0] vmstubsentries_4_V_reg_15445;
wire   [15:0] vmstubsmask_4_V_fu_4084_p3;
reg   [15:0] vmstubsmask_4_V_reg_15450;
wire   [63:0] vmstubsentries_5_V_fu_4098_p3;
reg   [63:0] vmstubsentries_5_V_reg_15455;
wire   [15:0] vmstubsmask_5_V_fu_4112_p3;
reg   [15:0] vmstubsmask_5_V_reg_15460;
wire   [63:0] vmstubsentries_6_V_fu_4126_p3;
reg   [63:0] vmstubsentries_6_V_reg_15465;
wire   [15:0] vmstubsmask_6_V_fu_4140_p3;
reg   [15:0] vmstubsmask_6_V_reg_15470;
wire   [63:0] p_Result_s_fu_4148_p3;
reg   [63:0] p_Result_s_reg_15475;
wire   [15:0] p_Result_3_fu_4156_p3;
reg   [15:0] p_Result_3_reg_15480;
wire   [11:0] zext_ln619_fu_4171_p1;
reg   [11:0] zext_ln619_reg_15485;
wire   [0:0] icmp_ln619_fu_4305_p2;
reg   [0:0] icmp_ln619_reg_15490;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter1_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter2_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter3_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter4_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter5_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter6_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter7_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter8_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter9_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter10_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter11_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter12_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter13_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter14_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter15_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter16_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter17_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter18_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter19_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter20_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter21_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter22_reg;
reg   [0:0] icmp_ln619_reg_15490_pp0_iter23_reg;
wire   [6:0] istep_fu_4311_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [6:0] istub_V_reg_15499;
reg   [1:0] imem_V_reg_15506;
wire   [6:0] tmp_10_fu_4332_p26;
reg   [6:0] tmp_10_reg_15513;
reg   [2:0] readptr_V_reg_15524;
reg   [2:0] tebuffer_writeptr_V_load_reg_15531;
wire   [2:0] writeptrnext_V_fu_4408_p2;
reg   [2:0] writeptrnext_V_reg_15538;
wire   [75:0] select_ln17_6_fu_4566_p3;
reg   [75:0] select_ln17_6_reg_15543;
reg   [75:0] select_ln17_6_reg_15543_pp0_iter2_reg;
wire   [0:0] goodstub_s_452_fu_4688_p2;
reg   [0:0] goodstub_s_452_reg_15594;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] goodstub_s_452_reg_15594_pp0_iter2_reg;
reg   [0:0] teunits_0_next_V_load_reg_15599;
reg   [0:0] teunits_1_next_V_load_reg_15604;
reg   [2:0] teunits_0_ireg_V_load_reg_15609;
reg   [2:0] teunits_1_ireg_V_load_reg_15614;
reg   [2:0] teunits_0_writeindex_V_load_reg_15619;
reg   [2:0] teunits_0_writeindex_V_load_reg_15619_pp0_iter3_reg;
reg   [2:0] teunits_1_writeindex_V_load_reg_15626;
reg   [2:0] teunits_1_writeindex_V_load_reg_15626_pp0_iter3_reg;
wire   [0:0] trunc_ln321_fu_4758_p1;
wire   [0:0] trunc_ln321_1_fu_4762_p1;
wire   [0:0] trunc_ln769_fu_4871_p1;
reg   [0:0] trunc_ln769_reg_15641;
reg   [0:0] trunc_ln769_reg_15641_pp0_iter3_reg;
reg   [0:0] trunc_ln769_reg_15641_pp0_iter4_reg;
wire   [0:0] HaveTEData_V_fu_4875_p2;
reg   [0:0] HaveTEData_V_reg_15646;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter3_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter4_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter5_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter6_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter7_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter8_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter9_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter10_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter11_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter12_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter13_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter14_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter15_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter16_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter17_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter18_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter19_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter20_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter21_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter22_reg;
reg   [0:0] HaveTEData_V_reg_15646_pp0_iter23_reg;
wire   [2:0] select_ln544_fu_4912_p3;
reg   [2:0] select_ln544_reg_15650;
reg   [2:0] select_ln544_reg_15650_pp0_iter3_reg;
wire   [2:0] teureadindex_1_V_1_fu_4930_p3;
reg    ap_enable_reg_pp0_iter2;
wire   [2:0] teunits_1_readindex_V_1_fu_4938_p3;
wire   [0:0] and_ln704_1_fu_4958_p2;
reg   [0:0] and_ln704_1_reg_15665;
wire   [0:0] trunc_ln765_fu_4967_p1;
wire   [0:0] tmp_71_fu_5209_p3;
wire   [0:0] tmp_72_fu_5216_p3;
wire   [0:0] tmp_73_fu_5223_p3;
wire   [0:0] tmp_74_fu_5230_p3;
wire   [0:0] tmp_75_fu_5237_p3;
wire   [0:0] tmp_76_fu_5244_p3;
wire   [0:0] tmp_77_fu_5251_p3;
wire   [0:0] tmp_78_fu_5258_p3;
wire   [0:0] tmp_79_fu_5265_p3;
wire   [0:0] tmp_80_fu_5272_p3;
wire   [0:0] tmp_81_fu_5279_p3;
wire   [0:0] tmp_82_fu_5286_p3;
wire   [0:0] tmp_83_fu_5293_p3;
wire   [0:0] tmp_86_fu_5448_p3;
wire   [0:0] tmp_87_fu_5456_p3;
wire   [0:0] tmp_88_fu_5464_p3;
wire   [0:0] tmp_89_fu_5472_p3;
wire   [0:0] tmp_90_fu_5480_p3;
wire   [0:0] tmp_91_fu_5488_p3;
wire   [0:0] tmp_92_fu_5496_p3;
wire   [0:0] tmp_93_fu_5504_p3;
wire   [0:0] tmp_94_fu_5512_p3;
wire   [0:0] tmp_95_fu_5520_p3;
wire   [0:0] tmp_96_fu_5528_p3;
wire   [0:0] tmp_97_fu_5536_p3;
wire   [0:0] tmp_98_fu_5544_p3;
wire   [0:0] or_ln796_1_fu_5612_p2;
wire   [0:0] teunits_0_good_V_443_fu_5725_p3;
reg   [0:0] teunits_0_good_V_443_reg_15786;
reg   [0:0] teunits_0_good_V_443_reg_15786_pp0_iter3_reg;
reg   [15:0] teunits_0_memmask_V_fu_5765_p4;
wire   [3:0] teunits_0_ns_0_V_fu_5941_p1;
wire   [3:0] teunits_0_istub_V_fu_5945_p3;
wire   [0:0] teunits_0_idle_s_fu_5961_p3;
reg   [0:0] teunits_0_idle_s_reg_15871;
wire   [0:0] and_ln704_3_fu_5981_p2;
reg   [0:0] and_ln704_3_reg_15876;
wire   [0:0] tmp_102_fu_6017_p3;
wire   [0:0] tmp_103_fu_6024_p3;
wire   [0:0] tmp_104_fu_6031_p3;
wire   [0:0] tmp_105_fu_6038_p3;
wire   [0:0] tmp_106_fu_6045_p3;
wire   [0:0] tmp_107_fu_6052_p3;
wire   [0:0] tmp_108_fu_6059_p3;
wire   [0:0] tmp_109_fu_6066_p3;
wire   [0:0] tmp_110_fu_6073_p3;
wire   [0:0] tmp_111_fu_6080_p3;
wire   [0:0] tmp_112_fu_6087_p3;
wire   [0:0] tmp_113_fu_6094_p3;
wire   [0:0] tmp_114_fu_6101_p3;
wire   [0:0] tmp_116_fu_6228_p3;
wire   [0:0] tmp_117_fu_6236_p3;
wire   [0:0] tmp_118_fu_6244_p3;
wire   [0:0] tmp_119_fu_6252_p3;
wire   [0:0] tmp_120_fu_6260_p3;
wire   [0:0] tmp_121_fu_6268_p3;
wire   [0:0] tmp_122_fu_6276_p3;
wire   [0:0] tmp_123_fu_6284_p3;
wire   [0:0] tmp_124_fu_6292_p3;
wire   [0:0] tmp_125_fu_6300_p3;
wire   [0:0] tmp_126_fu_6308_p3;
wire   [0:0] tmp_127_fu_6316_p3;
wire   [0:0] tmp_128_fu_6324_p3;
wire   [0:0] tmp_131_fu_6386_p3;
wire   [0:0] teunits_1_good_V_449_fu_6509_p3;
reg   [0:0] teunits_1_good_V_449_reg_15993;
reg   [0:0] teunits_1_good_V_449_reg_15993_pp0_iter3_reg;
reg   [15:0] teunits_1_memmask_V_fu_6549_p4;
wire   [3:0] teunits_1_ns_0_V_fu_6725_p1;
wire   [3:0] teunits_1_istub_V_fu_6729_p3;
wire   [0:0] teunits_1_idle_s_fu_6745_p3;
reg    ap_enable_reg_pp0_iter3;
reg   [42:0] tmp_4_reg_16101;
reg   [42:0] tmp_9_reg_16109;
reg    ap_enable_reg_pp0_iter4;
wire   [6:0] tmpVal1_V_fu_9664_p4;
reg   [6:0] tmpVal1_V_reg_16134;
reg   [6:0] tmpVal1_V_reg_16134_pp0_iter6_reg;
reg   [6:0] tmpVal1_V_reg_16134_pp0_iter7_reg;
reg   [6:0] tmpVal1_V_reg_16134_pp0_iter8_reg;
reg   [6:0] tmpVal1_V_reg_16134_pp0_iter9_reg;
reg   [6:0] tmpVal1_V_reg_16134_pp0_iter10_reg;
reg   [6:0] tmpVal1_V_reg_16134_pp0_iter11_reg;
reg   [6:0] tmpVal1_V_reg_16134_pp0_iter12_reg;
reg   [6:0] tmpVal1_V_reg_16134_pp0_iter13_reg;
reg   [6:0] tmpVal1_V_reg_16134_pp0_iter14_reg;
reg   [6:0] tmpVal1_V_reg_16134_pp0_iter15_reg;
wire   [6:0] Part2_V_fu_9674_p1;
reg   [6:0] Part2_V_reg_16139;
reg   [6:0] Part2_V_reg_16139_pp0_iter6_reg;
reg   [6:0] Part2_V_reg_16139_pp0_iter7_reg;
reg   [6:0] Part2_V_reg_16139_pp0_iter8_reg;
reg   [6:0] Part2_V_reg_16139_pp0_iter9_reg;
reg   [6:0] Part2_V_reg_16139_pp0_iter10_reg;
reg   [6:0] Part2_V_reg_16139_pp0_iter11_reg;
reg   [6:0] Part2_V_reg_16139_pp0_iter12_reg;
reg   [6:0] Part2_V_reg_16139_pp0_iter13_reg;
reg   [6:0] Part2_V_reg_16139_pp0_iter14_reg;
reg   [6:0] Part2_V_reg_16139_pp0_iter15_reg;
reg   [6:0] tmp_14_reg_16149;
reg   [6:0] tmp_14_reg_16149_pp0_iter6_reg;
reg   [13:0] tmp_16_reg_16154;
reg   [13:0] tmp_16_reg_16154_pp0_iter6_reg;
reg   [13:0] tmp_16_reg_16154_pp0_iter7_reg;
reg   [13:0] tmp_16_reg_16154_pp0_iter8_reg;
reg   [13:0] tmp_16_reg_16154_pp0_iter9_reg;
reg   [13:0] tmp_16_reg_16154_pp0_iter10_reg;
reg   [13:0] tmp_16_reg_16154_pp0_iter11_reg;
reg   [13:0] tmp_16_reg_16154_pp0_iter12_reg;
reg   [13:0] tmp_16_reg_16154_pp0_iter13_reg;
reg   [13:0] tmp_16_reg_16154_pp0_iter14_reg;
reg   [13:0] tmp_16_reg_16154_pp0_iter15_reg;
reg   [12:0] tmp_18_reg_16159;
reg   [12:0] tmp_18_reg_16159_pp0_iter6_reg;
reg   [10:0] trunc_ln1354_1_reg_16164;
reg   [10:0] trunc_ln1354_1_reg_16164_pp0_iter6_reg;
reg   [10:0] trunc_ln1354_1_reg_16164_pp0_iter7_reg;
reg   [10:0] trunc_ln1354_1_reg_16164_pp0_iter8_reg;
reg   [10:0] trunc_ln1354_1_reg_16164_pp0_iter9_reg;
reg   [10:0] trunc_ln1354_1_reg_16164_pp0_iter10_reg;
reg   [10:0] trunc_ln1354_1_reg_16164_pp0_iter11_reg;
reg   [10:0] trunc_ln1354_1_reg_16164_pp0_iter12_reg;
reg   [10:0] trunc_ln1354_1_reg_16164_pp0_iter13_reg;
reg   [10:0] trunc_ln1354_1_reg_16164_pp0_iter14_reg;
wire  signed [7:0] r_V_17_fu_9730_p3;
reg  signed [7:0] r_V_17_reg_16170;
wire  signed [7:0] r_V_19_fu_9765_p3;
reg  signed [7:0] r_V_19_reg_16175;
wire   [15:0] dphi_V_fu_9780_p2;
reg   [15:0] dphi_V_reg_16180;
reg  signed [15:0] dphi_V_reg_16180_pp0_iter8_reg;
reg   [10:0] trunc_ln_reg_16190;
wire   [10:0] r1abs_V_fu_9818_p2;
reg   [10:0] r1abs_V_reg_16195;
reg   [10:0] r1abs_V_reg_16195_pp0_iter9_reg;
reg   [10:0] r1abs_V_reg_16195_pp0_iter10_reg;
reg   [10:0] r1abs_V_reg_16195_pp0_iter11_reg;
reg   [10:0] r1abs_V_reg_16195_pp0_iter12_reg;
wire   [9:0] r2abs_V_fu_9827_p2;
reg   [9:0] r2abs_V_reg_16202;
reg   [15:0] drinv_V_reg_16207;
wire   [10:0] dz_V_fu_9833_p2;
reg  signed [10:0] dz_V_reg_16213;
wire  signed [10:0] sext_ln68_10_fu_9837_p1;
reg  signed [10:0] sext_ln68_10_reg_16218;
reg  signed [17:0] delta0_V_reg_16223;
reg  signed [17:0] delta0_V_reg_16223_pp0_iter10_reg;
reg  signed [17:0] delta0_V_reg_16223_pp0_iter11_reg;
reg  signed [17:0] delta0_V_reg_16223_pp0_iter12_reg;
reg  signed [17:0] delta0_V_reg_16223_pp0_iter13_reg;
reg   [11:0] tmp_20_reg_16230;
reg  signed [15:0] trunc_ln1503_1_reg_16235;
reg  signed [15:0] trunc_ln1503_1_reg_16235_pp0_iter10_reg;
reg  signed [15:0] trunc_ln1503_1_reg_16235_pp0_iter11_reg;
reg  signed [15:0] trunc_ln1503_1_reg_16235_pp0_iter12_reg;
reg  signed [15:0] trunc_ln1503_1_reg_16235_pp0_iter13_reg;
reg  signed [16:0] x2_V_reg_16241;
reg  signed [16:0] x2_V_reg_16241_pp0_iter10_reg;
reg  signed [16:0] x2_V_reg_16241_pp0_iter11_reg;
reg  signed [16:0] x2_V_reg_16241_pp0_iter12_reg;
reg  signed [16:0] x2_V_reg_16241_pp0_iter13_reg;
reg  signed [15:0] trunc_ln1503_2_reg_16248;
reg  signed [15:0] trunc_ln1503_2_reg_16248_pp0_iter11_reg;
reg  signed [15:0] trunc_ln1503_2_reg_16248_pp0_iter12_reg;
reg  signed [15:0] trunc_ln1503_2_reg_16248_pp0_iter13_reg;
reg   [15:0] trunc_ln1503_3_reg_16254;
reg  signed [15:0] tmp_21_reg_16259;
reg  signed [17:0] a2a_V_reg_16264;
reg  signed [17:0] x6a_V_reg_16269;
reg   [17:0] a2b_V_reg_16274;
reg   [17:0] x6b_V_reg_16279;
wire   [16:0] tmp_19_fu_9997_p4;
reg   [16:0] tmp_19_reg_16284;
wire  signed [17:0] a2n_V_fu_10011_p2;
reg  signed [17:0] a2n_V_reg_16289;
reg  signed [16:0] trunc_ln1503_s_reg_16295;
reg   [15:0] tmp_22_reg_16301;
reg  signed [17:0] z0a_V_reg_16306;
reg  signed [15:0] trunc_ln1503_5_reg_16311;
reg  signed [17:0] x1_1_V_reg_16316;
reg  signed [17:0] x1_2_V_reg_16321;
reg  signed [17:0] x1_3_V_reg_16326;
reg  signed [14:0] rinv_final_V_reg_16331;
reg   [17:0] phi0a_V_reg_16337;
reg   [17:0] phi0a_V_reg_16337_pp0_iter15_reg;
reg  signed [17:0] t_V_reg_16342;
reg  signed [17:0] t_V_reg_16342_pp0_iter15_reg;
reg  signed [17:0] t_V_reg_16342_pp0_iter16_reg;
reg  signed [13:0] trunc_ln5_reg_16349;
reg  signed [13:0] trunc_ln5_reg_16349_pp0_iter15_reg;
reg  signed [13:0] trunc_ln5_reg_16349_pp0_iter16_reg;
reg  signed [13:0] trunc_ln5_reg_16349_pp0_iter17_reg;
reg  signed [13:0] trunc_ln5_reg_16349_pp0_iter18_reg;
reg  signed [13:0] trunc_ln5_reg_16349_pp0_iter19_reg;
reg   [15:0] trunc_ln1503_7_reg_16355;
reg  signed [17:0] x8_0_V_reg_16360;
reg  signed [17:0] x8_0_V_reg_16360_pp0_iter15_reg;
reg  signed [17:0] x8_0_V_reg_16360_pp0_iter16_reg;
reg  signed [17:0] x8_0_V_reg_16360_pp0_iter17_reg;
reg  signed [17:0] x8_1_V_reg_16366;
reg  signed [17:0] x8_1_V_reg_16366_pp0_iter15_reg;
reg  signed [17:0] x8_1_V_reg_16366_pp0_iter16_reg;
reg  signed [17:0] x8_1_V_reg_16366_pp0_iter17_reg;
reg  signed [17:0] x8_2_V_reg_16372;
reg  signed [17:0] x8_2_V_reg_16372_pp0_iter15_reg;
reg  signed [17:0] x8_2_V_reg_16372_pp0_iter16_reg;
reg  signed [17:0] x8_2_V_reg_16372_pp0_iter17_reg;
reg  signed [17:0] x8_3_V_reg_16378;
reg  signed [17:0] x8_3_V_reg_16378_pp0_iter15_reg;
reg  signed [17:0] x8_3_V_reg_16378_pp0_iter16_reg;
reg  signed [17:0] x8_3_V_reg_16378_pp0_iter17_reg;
reg   [15:0] trunc_ln68_1_reg_16384;
reg  signed [16:0] tmp_31_reg_16389;
reg  signed [16:0] tmp_31_reg_16389_pp0_iter15_reg;
reg  signed [16:0] tmp_31_reg_16389_pp0_iter16_reg;
reg  signed [16:0] tmp_31_reg_16389_pp0_iter17_reg;
reg   [13:0] v2_V_25_reg_16395;
reg   [13:0] v2_V_25_reg_16395_pp0_iter15_reg;
wire  signed [15:0] z0_V_fu_10278_p2;
reg  signed [15:0] z0_V_reg_16401;
reg  signed [15:0] z0_V_reg_16401_pp0_iter16_reg;
reg  signed [15:0] z0_V_reg_16401_pp0_iter17_reg;
reg  signed [15:0] z0_V_reg_16401_pp0_iter18_reg;
reg   [11:0] trunc_ln1503_4_reg_16408;
reg  signed [17:0] x12_0_V_reg_16413;
reg  signed [17:0] x12_1_V_reg_16418;
reg  signed [17:0] x12_2_V_reg_16423;
reg  signed [17:0] x12_3_V_reg_16428;
reg   [9:0] v2_V_26_reg_16433;
reg   [9:0] v2_V_26_reg_16433_pp0_iter16_reg;
reg   [9:0] v2_V_26_reg_16433_pp0_iter17_reg;
reg   [9:0] v2_V_26_reg_16433_pp0_iter18_reg;
reg   [9:0] v2_V_26_reg_16433_pp0_iter19_reg;
wire  signed [13:0] t_V_3_fu_10371_p1;
reg  signed [13:0] t_V_3_reg_16445;
wire   [0:0] icmp_ln326_fu_10419_p2;
reg   [0:0] icmp_ln326_reg_16450;
reg   [0:0] icmp_ln326_reg_16450_pp0_iter16_reg;
reg   [0:0] icmp_ln326_reg_16450_pp0_iter17_reg;
reg   [0:0] icmp_ln326_reg_16450_pp0_iter18_reg;
wire   [0:0] valid_rinv_fu_10447_p2;
reg   [0:0] valid_rinv_reg_16458;
wire   [17:0] phi0_V_fu_10473_p4;
reg   [17:0] phi0_V_reg_16463;
reg   [17:0] phi0_V_reg_16463_pp0_iter17_reg;
reg   [17:0] phi0_V_reg_16463_pp0_iter18_reg;
reg  signed [17:0] x12A_0_V_reg_16472;
reg  signed [17:0] x12A_1_V_reg_16477;
reg  signed [17:0] x12A_2_V_reg_16482;
reg  signed [17:0] x12A_3_V_reg_16487;
reg  signed [15:0] trunc_ln1503_16_reg_16492;
reg  signed [17:0] invt_V_reg_16497;
reg   [15:0] trunc_ln68_3_reg_16503;
reg   [15:0] trunc_ln68_3_reg_16503_pp0_iter17_reg;
reg   [15:0] trunc_ln68_3_reg_16503_pp0_iter18_reg;
reg  signed [15:0] trunc_ln1503_17_reg_16511;
reg  signed [16:0] trunc_ln1503_18_reg_16516;
reg  signed [16:0] trunc_ln1503_19_reg_16521;
reg   [7:0] der_rD_final_V_reg_16526;
reg   [7:0] der_rD_final_V_reg_16526_pp0_iter17_reg;
reg   [7:0] der_rD_final_V_reg_16526_pp0_iter18_reg;
reg   [7:0] der_rD_final_V_reg_16526_pp0_iter19_reg;
reg   [7:0] der_rD_final_V_reg_16526_pp0_iter20_reg;
reg   [7:0] der_rD_final_V_reg_16526_pp0_iter21_reg;
reg   [7:0] der_rD_final_V_reg_16526_pp0_iter22_reg;
reg   [7:0] der_rD_final_V_reg_16526_pp0_iter23_reg;
wire   [0:0] success_fu_10755_p2;
reg   [0:0] success_reg_16531;
reg   [0:0] success_reg_16531_pp0_iter17_reg;
reg   [0:0] success_reg_16531_pp0_iter18_reg;
reg   [0:0] success_reg_16531_pp0_iter19_reg;
reg   [0:0] success_reg_16531_pp0_iter20_reg;
reg   [0:0] success_reg_16531_pp0_iter21_reg;
reg   [0:0] success_reg_16531_pp0_iter22_reg;
reg   [0:0] success_reg_16531_pp0_iter23_reg;
reg   [15:0] trunc_ln1503_6_reg_16543;
reg   [15:0] trunc_ln1503_8_reg_16548;
reg   [15:0] trunc_ln1503_9_reg_16553;
reg   [15:0] trunc_ln1503_10_reg_16558;
reg  signed [15:0] trunc_ln1503_11_reg_16563;
reg  signed [17:0] x11_1_V_reg_16568;
reg  signed [17:0] x11_2_V_reg_16573;
reg  signed [17:0] x11_3_V_reg_16578;
reg  signed [17:0] x13_0_V_reg_16583;
reg  signed [17:0] x13_1_V_reg_16588;
reg  signed [17:0] x13_2_V_reg_16593;
reg  signed [17:0] x13_3_V_reg_16598;
reg   [9:0] der_phiD_final_V_reg_16603;
reg   [9:0] der_phiD_final_V_reg_16603_pp0_iter18_reg;
reg   [9:0] der_phiD_final_V_reg_16603_pp0_iter19_reg;
reg   [9:0] der_phiD_final_V_reg_16603_pp0_iter20_reg;
reg   [9:0] der_phiD_final_V_reg_16603_pp0_iter21_reg;
reg   [9:0] der_phiD_final_V_reg_16603_pp0_iter22_reg;
reg   [9:0] der_phiD_final_V_reg_16603_pp0_iter23_reg;
reg   [17:0] x22_0_V_reg_16611;
reg   [17:0] x22_1_V_reg_16616;
reg   [17:0] x22_2_V_reg_16621;
reg   [17:0] x22_3_V_reg_16626;
reg   [17:0] tmp_27_reg_16631;
reg   [17:0] tmp_28_reg_16636;
reg   [17:0] tmp_29_reg_16641;
reg   [17:0] tmp_30_reg_16646;
wire  signed [31:0] sext_ln68_45_fu_11132_p1;
reg  signed [31:0] sext_ln68_45_reg_16651;
reg  signed [31:0] sext_ln68_45_reg_16651_pp0_iter19_reg;
reg  signed [31:0] sext_ln68_45_reg_16651_pp0_iter20_reg;
reg  signed [31:0] sext_ln68_45_reg_16651_pp0_iter21_reg;
reg  signed [31:0] sext_ln68_45_reg_16651_pp0_iter22_reg;
reg  signed [17:0] x25_0_V_reg_16656;
reg   [15:0] trunc_ln68_2_reg_16662;
wire  signed [31:0] sext_ln68_48_fu_11156_p1;
reg  signed [31:0] sext_ln68_48_reg_16667;
reg  signed [31:0] sext_ln68_48_reg_16667_pp0_iter19_reg;
reg  signed [31:0] sext_ln68_48_reg_16667_pp0_iter20_reg;
reg  signed [31:0] sext_ln68_48_reg_16667_pp0_iter21_reg;
reg  signed [31:0] sext_ln68_48_reg_16667_pp0_iter22_reg;
reg  signed [17:0] x25_1_V_reg_16672;
reg   [15:0] trunc_ln68_5_reg_16678;
wire  signed [31:0] sext_ln68_50_fu_11177_p1;
reg  signed [31:0] sext_ln68_50_reg_16683;
reg  signed [31:0] sext_ln68_50_reg_16683_pp0_iter19_reg;
reg  signed [31:0] sext_ln68_50_reg_16683_pp0_iter20_reg;
reg  signed [31:0] sext_ln68_50_reg_16683_pp0_iter21_reg;
reg  signed [31:0] sext_ln68_50_reg_16683_pp0_iter22_reg;
reg  signed [17:0] x25_2_V_reg_16688;
reg   [15:0] trunc_ln68_7_reg_16694;
wire  signed [31:0] sext_ln68_52_fu_11198_p1;
reg  signed [31:0] sext_ln68_52_reg_16699;
reg  signed [31:0] sext_ln68_52_reg_16699_pp0_iter19_reg;
reg  signed [31:0] sext_ln68_52_reg_16699_pp0_iter20_reg;
reg  signed [31:0] sext_ln68_52_reg_16699_pp0_iter21_reg;
reg  signed [31:0] sext_ln68_52_reg_16699_pp0_iter22_reg;
reg  signed [17:0] x25_3_V_reg_16704;
reg   [15:0] trunc_ln68_9_reg_16710;
reg  signed [17:0] x26_0_V_reg_16715;
reg  signed [17:0] x26_1_V_reg_16720;
reg  signed [17:0] x26_2_V_reg_16725;
reg  signed [17:0] x26_3_V_reg_16730;
wire   [0:0] icmp_ln887_fu_11681_p2;
reg   [0:0] icmp_ln887_reg_16735;
wire   [0:0] icmp_ln895_1_fu_11687_p2;
reg   [0:0] icmp_ln895_1_reg_16740;
wire   [0:0] icmp_ln300_fu_11693_p2;
reg   [0:0] icmp_ln300_reg_16745;
wire   [0:0] icmp_ln300_1_fu_11709_p2;
reg   [0:0] icmp_ln300_1_reg_16750;
wire   [0:0] and_ln300_2_fu_11777_p2;
reg   [0:0] and_ln300_2_reg_16755;
reg   [7:0] v2_V_30_reg_16761;
wire   [0:0] icmp_ln887_3_fu_11793_p2;
reg   [0:0] icmp_ln887_3_reg_16767;
wire   [0:0] icmp_ln895_4_fu_11799_p2;
reg   [0:0] icmp_ln895_4_reg_16772;
wire   [0:0] icmp_ln300_4_fu_11805_p2;
reg   [0:0] icmp_ln300_4_reg_16777;
wire   [0:0] icmp_ln300_5_fu_11821_p2;
reg   [0:0] icmp_ln300_5_reg_16782;
reg   [7:0] v2_V_31_reg_16787;
wire   [0:0] icmp_ln887_4_fu_11837_p2;
reg   [0:0] icmp_ln887_4_reg_16793;
wire   [0:0] icmp_ln895_5_fu_11843_p2;
reg   [0:0] icmp_ln895_5_reg_16798;
wire   [0:0] icmp_ln300_6_fu_11849_p2;
reg   [0:0] icmp_ln300_6_reg_16803;
wire   [0:0] icmp_ln300_7_fu_11865_p2;
reg   [0:0] icmp_ln300_7_reg_16808;
wire   [0:0] icmp_ln887_5_fu_11887_p2;
reg   [0:0] icmp_ln887_5_reg_16813;
reg   [0:0] icmp_ln887_5_reg_16813_pp0_iter20_reg;
reg   [0:0] icmp_ln887_5_reg_16813_pp0_iter21_reg;
reg   [0:0] icmp_ln887_5_reg_16813_pp0_iter22_reg;
reg   [0:0] icmp_ln887_5_reg_16813_pp0_iter23_reg;
wire   [0:0] xor_ln331_fu_11898_p2;
reg   [0:0] xor_ln331_reg_16818;
wire   [0:0] icmp_ln887_6_fu_11910_p2;
reg   [0:0] icmp_ln887_6_reg_16823;
reg   [0:0] icmp_ln887_6_reg_16823_pp0_iter20_reg;
reg   [0:0] icmp_ln887_6_reg_16823_pp0_iter21_reg;
reg   [0:0] icmp_ln887_6_reg_16823_pp0_iter22_reg;
reg   [0:0] icmp_ln887_6_reg_16823_pp0_iter23_reg;
wire   [0:0] xor_ln331_1_fu_11921_p2;
reg   [0:0] xor_ln331_1_reg_16828;
wire   [0:0] icmp_ln887_7_fu_11933_p2;
reg   [0:0] icmp_ln887_7_reg_16833;
reg   [0:0] icmp_ln887_7_reg_16833_pp0_iter20_reg;
reg   [0:0] icmp_ln887_7_reg_16833_pp0_iter21_reg;
reg   [0:0] icmp_ln887_7_reg_16833_pp0_iter22_reg;
reg   [0:0] icmp_ln887_7_reg_16833_pp0_iter23_reg;
wire   [0:0] xor_ln331_2_fu_11944_p2;
reg   [0:0] xor_ln331_2_reg_16838;
wire   [0:0] icmp_ln887_8_fu_11956_p2;
reg   [0:0] icmp_ln887_8_reg_16843;
reg   [0:0] icmp_ln887_8_reg_16843_pp0_iter20_reg;
reg   [0:0] icmp_ln887_8_reg_16843_pp0_iter21_reg;
reg   [0:0] icmp_ln887_8_reg_16843_pp0_iter22_reg;
reg   [0:0] icmp_ln887_8_reg_16843_pp0_iter23_reg;
wire   [0:0] xor_ln331_3_fu_11967_p2;
reg   [0:0] xor_ln331_3_reg_16848;
reg   [0:0] xor_ln331_3_reg_16848_pp0_iter20_reg;
reg   [0:0] xor_ln331_3_reg_16848_pp0_iter21_reg;
reg   [0:0] xor_ln331_3_reg_16848_pp0_iter22_reg;
reg   [0:0] xor_ln331_3_reg_16848_pp0_iter23_reg;
wire   [13:0] v2_V_28_fu_11973_p3;
reg   [13:0] v2_V_28_reg_16853;
reg   [11:0] v2_V_27_reg_16859;
reg   [15:0] tmp_35_reg_16865;
reg   [15:0] tmp_36_reg_16870;
reg   [1:0] trunc_ln858_1_reg_16875;
reg   [1:0] trunc_ln858_2_reg_16882;
reg   [6:0] tmp_58_reg_16889;
reg   [13:0] v2_V_35_reg_16894;
reg   [13:0] v2_V_35_reg_16894_pp0_iter20_reg;
reg   [13:0] v2_V_35_reg_16894_pp0_iter21_reg;
reg   [13:0] v2_V_35_reg_16894_pp0_iter22_reg;
reg   [13:0] v2_V_35_reg_16894_pp0_iter23_reg;
reg   [13:0] v2_V_37_reg_16899;
reg   [13:0] v2_V_37_reg_16899_pp0_iter20_reg;
reg   [13:0] v2_V_37_reg_16899_pp0_iter21_reg;
reg   [13:0] v2_V_37_reg_16899_pp0_iter22_reg;
reg   [13:0] v2_V_37_reg_16899_pp0_iter23_reg;
reg   [13:0] v2_V_39_reg_16904;
reg   [13:0] v2_V_39_reg_16904_pp0_iter20_reg;
reg   [13:0] v2_V_39_reg_16904_pp0_iter21_reg;
reg   [13:0] v2_V_39_reg_16904_pp0_iter22_reg;
reg   [13:0] v2_V_39_reg_16904_pp0_iter23_reg;
reg   [13:0] v2_V_41_reg_16909;
reg   [13:0] v2_V_41_reg_16909_pp0_iter20_reg;
reg   [13:0] v2_V_41_reg_16909_pp0_iter21_reg;
reg   [13:0] v2_V_41_reg_16909_pp0_iter22_reg;
reg   [13:0] v2_V_41_reg_16909_pp0_iter23_reg;
reg   [1:0] trunc_ln858_3_reg_16914;
reg   [1:0] trunc_ln858_3_reg_16914_pp0_iter20_reg;
reg   [1:0] trunc_ln858_3_reg_16914_pp0_iter21_reg;
reg   [1:0] trunc_ln858_3_reg_16914_pp0_iter22_reg;
reg   [1:0] trunc_ln858_3_reg_16914_pp0_iter23_reg;
reg   [1:0] trunc_ln858_4_reg_16921;
reg   [1:0] trunc_ln858_4_reg_16921_pp0_iter20_reg;
reg   [1:0] trunc_ln858_4_reg_16921_pp0_iter21_reg;
reg   [1:0] trunc_ln858_4_reg_16921_pp0_iter22_reg;
reg   [1:0] trunc_ln858_4_reg_16921_pp0_iter23_reg;
reg   [1:0] trunc_ln858_5_reg_16928;
reg   [1:0] trunc_ln858_5_reg_16928_pp0_iter20_reg;
reg   [1:0] trunc_ln858_5_reg_16928_pp0_iter21_reg;
reg   [1:0] trunc_ln858_5_reg_16928_pp0_iter22_reg;
reg   [1:0] trunc_ln858_5_reg_16928_pp0_iter23_reg;
reg   [1:0] trunc_ln858_6_reg_16935;
reg   [1:0] trunc_ln858_6_reg_16935_pp0_iter20_reg;
reg   [1:0] trunc_ln858_6_reg_16935_pp0_iter21_reg;
reg   [1:0] trunc_ln858_6_reg_16935_pp0_iter22_reg;
reg   [1:0] trunc_ln858_6_reg_16935_pp0_iter23_reg;
reg  signed [17:0] x26A_0_V_reg_16942;
reg  signed [17:0] x26A_1_V_reg_16947;
reg  signed [17:0] x26A_2_V_reg_16952;
reg  signed [17:0] x26A_3_V_reg_16957;
wire   [0:0] and_ln391_fu_12488_p2;
wire   [0:0] and_ln381_17_fu_12981_p2;
reg   [0:0] and_ln381_17_reg_17023;
reg   [0:0] and_ln381_17_reg_17023_pp0_iter21_reg;
reg   [0:0] and_ln381_17_reg_17023_pp0_iter22_reg;
reg   [0:0] and_ln381_17_reg_17023_pp0_iter23_reg;
wire   [0:0] and_ln381_22_fu_12997_p2;
reg   [0:0] and_ln381_22_reg_17028;
reg   [0:0] and_ln381_22_reg_17028_pp0_iter21_reg;
reg   [0:0] and_ln381_22_reg_17028_pp0_iter22_reg;
reg   [0:0] and_ln381_22_reg_17028_pp0_iter23_reg;
wire   [0:0] and_ln381_27_fu_13013_p2;
reg   [0:0] and_ln381_27_reg_17033;
reg   [0:0] and_ln381_27_reg_17033_pp0_iter21_reg;
reg   [0:0] and_ln381_27_reg_17033_pp0_iter22_reg;
reg   [0:0] and_ln381_27_reg_17033_pp0_iter23_reg;
reg   [17:0] x9_0_V_reg_17038;
reg   [17:0] x9_1_V_reg_17043;
reg   [17:0] x9_2_V_reg_17048;
reg   [17:0] x9_3_V_reg_17053;
reg   [6:0] t_V_1_load_1_reg_17058;
reg   [6:0] t_V_1_load_1_reg_17058_pp0_iter22_reg;
reg   [6:0] t_V_1_load_1_reg_17058_pp0_iter23_reg;
reg  signed [17:0] x27_0_V_reg_17066;
reg  signed [17:0] x27_1_V_reg_17071;
reg  signed [17:0] x27_2_V_reg_17076;
reg  signed [17:0] x27_3_V_reg_17081;
reg   [13:0] rD_0_final_V_reg_17086;
reg   [13:0] rD_1_final_V_reg_17092;
reg   [13:0] rD_2_final_V_reg_17098;
reg   [13:0] rD_3_final_V_reg_17104;
reg   [11:0] v2_V_34_reg_17110;
reg   [11:0] v2_V_36_reg_17116;
reg   [11:0] v2_V_38_reg_17122;
reg   [11:0] v2_V_40_reg_17128;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter3_state8;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
wire   [2:0] teunits_0_stubids_V_address0;
reg    teunits_0_stubids_V_ce0;
wire   [49:0] teunits_0_stubids_V_q0;
wire   [2:0] teunits_0_stubids_V_address1;
reg    teunits_0_stubids_V_ce1;
reg    teunits_0_stubids_V_we1;
wire   [49:0] teunits_0_stubids_V_d1;
wire   [2:0] teunits_1_stubids_V_address0;
reg    teunits_1_stubids_V_ce0;
wire   [49:0] teunits_1_stubids_V_q0;
wire   [2:0] teunits_1_stubids_V_address1;
reg    teunits_1_stubids_V_ce1;
reg    teunits_1_stubids_V_we1;
wire   [49:0] teunits_1_stubids_V_d1;
reg   [3:0] phi_ln561_reg_2027;
wire   [0:0] icmp_ln561_fu_3017_p2;
reg   [3:0] phi_ln562_reg_2038;
wire   [0:0] icmp_ln562_fu_3295_p2;
reg   [3:0] phi_ln563_reg_2049;
reg   [50:0] ap_phi_mux_p_Val2_s_phi_fu_2075_p4;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_teunits_idle_0_0_phi_fu_2120_p4;
reg   [50:0] ap_phi_mux_v1_V_phi_fu_2484_p4;
reg   [0:0] ap_phi_mux_goodstub_0_i_phi_fu_2496_p4;
reg   [3:0] ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30;
wire   [3:0] select_ln84_fu_5307_p3;
wire   [3:0] ap_phi_reg_pp0_iter2_phi_ln84_load_0_reg_2516;
wire   [3:0] trunc_ln96_1_fu_5203_p1;
reg   [3:0] ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30;
wire   [3:0] select_ln84_1_fu_5566_p3;
wire   [3:0] ap_phi_reg_pp0_iter2_phi_ln84_1_load_0_reg_2551;
reg   [3:0] ap_phi_mux_istub_reg_V_1_0_phi_fu_2603_p4;
wire   [3:0] select_ln799_fu_5630_p3;
wire   [3:0] ap_phi_reg_pp0_iter2_istub_reg_V_1_0_reg_2600;
reg   [0:0] ap_phi_mux_val_assign_39_0_phi_fu_2613_p4;
wire   [0:0] and_ln801_1_fu_5666_p2;
wire   [0:0] ap_phi_reg_pp0_iter2_val_assign_39_0_reg_2610;
reg   [3:0] ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30;
wire   [3:0] select_ln84_2_fu_6115_p3;
wire   [3:0] ap_phi_reg_pp0_iter2_phi_ln84_load_1_reg_2620;
reg   [3:0] ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30;
wire   [3:0] select_ln84_3_fu_6346_p3;
wire   [3:0] ap_phi_reg_pp0_iter2_phi_ln84_1_load_1_reg_2655;
reg   [3:0] ap_phi_mux_istub_reg_V_1_1_phi_fu_2707_p4;
wire   [3:0] select_ln799_1_fu_6406_p3;
wire   [3:0] ap_phi_reg_pp0_iter2_istub_reg_V_1_1_reg_2704;
reg   [15:0] ap_phi_mux_teunits_outervmstub_data_V_1_2_phi_fu_2718_p4;
reg   [15:0] ap_phi_mux_teunits_outervmstub_data_V_0_2_phi_fu_2730_p4;
reg   [0:0] ap_phi_mux_teunits_good_V_1_0_phi_fu_2768_p4;
reg   [0:0] ap_phi_mux_teunits_good_V_0_0_phi_fu_2779_p4;
reg   [0:0] ap_phi_mux_success_assign_phi_fu_2838_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter1_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter2_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter3_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter4_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter5_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter6_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter7_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter8_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter9_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter10_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter11_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter12_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter13_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter14_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter15_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter16_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter17_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter18_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter19_success_assign_reg_2834;
reg   [0:0] ap_phi_reg_pp0_iter20_success_assign_reg_2834;
wire   [63:0] zext_ln42_1_fu_4395_p1;
wire   [63:0] zext_ln560_fu_4616_p1;
wire   [63:0] zext_ln560_1_fu_4629_p1;
wire   [63:0] tmp_37_fu_5703_p6;
wire   [63:0] tmp_38_fu_6487_p6;
wire   [63:0] zext_ln544_fu_9608_p1;
wire   [63:0] zext_ln544_3_fu_9613_p1;
wire   [63:0] zext_ln544_4_fu_9635_p1;
wire   [63:0] zext_ln42_fu_9685_p1;
wire   [63:0] zext_ln544_1_fu_9800_p1;
wire   [63:0] zext_ln544_2_fu_10366_p1;
wire  signed [63:0] sext_ln321_fu_10818_p1;
wire   [0:0] icmp_ln61_fu_10803_p2;
wire  signed [63:0] sext_ln321_1_fu_12360_p1;
wire   [0:0] and_ln385_1_fu_12320_p2;
wire   [0:0] icmp_ln61_1_fu_12345_p2;
wire  signed [63:0] sext_ln321_2_fu_12416_p1;
wire   [0:0] and_ln387_fu_12376_p2;
wire   [0:0] icmp_ln61_2_fu_12401_p2;
wire  signed [63:0] sext_ln321_3_fu_12472_p1;
wire   [0:0] and_ln389_fu_12432_p2;
wire   [0:0] icmp_ln61_3_fu_12457_p2;
wire  signed [63:0] sext_ln321_4_fu_12528_p1;
wire   [0:0] icmp_ln61_4_fu_12513_p2;
wire  signed [63:0] sext_ln321_5_fu_12610_p1;
wire   [0:0] and_ln381_1_fu_12570_p2;
wire   [0:0] icmp_ln61_5_fu_12595_p2;
wire  signed [63:0] sext_ln321_6_fu_12665_p1;
wire   [0:0] and_ln383_fu_12625_p2;
wire   [0:0] icmp_ln61_6_fu_12650_p2;
wire  signed [63:0] sext_ln321_7_fu_12720_p1;
wire   [0:0] and_ln385_2_fu_12680_p2;
wire   [0:0] icmp_ln61_7_fu_12705_p2;
wire  signed [63:0] sext_ln321_8_fu_12821_p1;
wire   [0:0] and_ln381_2_fu_12781_p2;
wire   [0:0] icmp_ln61_8_fu_12806_p2;
wire  signed [63:0] sext_ln321_9_fu_12876_p1;
wire   [0:0] and_ln383_1_fu_12836_p2;
wire   [0:0] icmp_ln61_9_fu_12861_p2;
wire  signed [63:0] sext_ln321_10_fu_12931_p1;
wire   [0:0] and_ln385_3_fu_12891_p2;
wire   [0:0] icmp_ln61_10_fu_12916_p2;
wire  signed [63:0] sext_ln321_11_fu_13419_p1;
wire   [0:0] and_ln381_3_fu_13379_p2;
wire   [0:0] icmp_ln61_11_fu_13404_p2;
wire  signed [63:0] sext_ln321_12_fu_13474_p1;
wire   [0:0] and_ln383_2_fu_13434_p2;
wire   [0:0] icmp_ln61_12_fu_13459_p2;
wire  signed [63:0] sext_ln321_13_fu_13529_p1;
wire   [0:0] and_ln385_4_fu_13489_p2;
wire   [0:0] icmp_ln61_13_fu_13514_p2;
wire  signed [63:0] sext_ln321_14_fu_13611_p1;
wire   [0:0] and_ln381_5_fu_13571_p2;
wire   [0:0] icmp_ln61_14_fu_13596_p2;
wire  signed [63:0] sext_ln321_15_fu_13666_p1;
wire   [0:0] and_ln383_3_fu_13626_p2;
wire   [0:0] icmp_ln61_15_fu_13651_p2;
wire  signed [63:0] sext_ln321_16_fu_13721_p1;
wire   [0:0] and_ln385_5_fu_13681_p2;
wire   [0:0] icmp_ln61_16_fu_13706_p2;
wire  signed [63:0] sext_ln321_17_fu_13803_p1;
wire   [0:0] and_ln381_7_fu_13763_p2;
wire   [0:0] icmp_ln61_17_fu_13788_p2;
wire  signed [63:0] sext_ln321_18_fu_13858_p1;
wire   [0:0] and_ln383_4_fu_13818_p2;
wire   [0:0] icmp_ln61_18_fu_13843_p2;
wire  signed [63:0] sext_ln321_19_fu_13913_p1;
wire   [0:0] and_ln385_6_fu_13873_p2;
wire   [0:0] icmp_ln61_19_fu_13898_p2;
wire  signed [63:0] sext_ln321_20_fu_13995_p1;
wire   [0:0] and_ln381_9_fu_13955_p2;
wire   [0:0] icmp_ln61_20_fu_13980_p2;
wire  signed [63:0] sext_ln321_21_fu_14050_p1;
wire   [0:0] and_ln383_5_fu_14010_p2;
wire   [0:0] icmp_ln61_21_fu_14035_p2;
wire  signed [63:0] sext_ln321_22_fu_14105_p1;
wire   [0:0] and_ln385_7_fu_14065_p2;
wire   [0:0] icmp_ln61_22_fu_14090_p2;
wire   [6:0] select_ln887_fu_4702_p3;
reg   [6:0] ap_sig_allocacmp_istub_V;
wire   [1:0] select_ln321_fu_4727_p3;
reg   [1:0] ap_sig_allocacmp_imem_V;
wire   [2:0] select_ln838_fu_6841_p3;
reg   [2:0] ap_sig_allocacmp_tebuffer_writeptr_V_load;
wire   [2:0] select_ln668_fu_4899_p3;
reg   [2:0] ap_sig_allocacmp_readptr_V;
wire   [75:0] p_Result_36_fu_6858_p5;
reg   [75:0] ap_sig_allocacmp_tebuffer_buffer_V_7_load;
reg   [75:0] ap_sig_allocacmp_tebuffer_buffer_V_0_load;
reg   [75:0] ap_sig_allocacmp_tebuffer_buffer_V_1_load;
reg   [75:0] ap_sig_allocacmp_tebuffer_buffer_V_2_load;
reg   [75:0] ap_sig_allocacmp_tebuffer_buffer_V_3_load;
reg   [75:0] ap_sig_allocacmp_tebuffer_buffer_V_4_load;
reg   [75:0] ap_sig_allocacmp_tebuffer_buffer_V_5_load;
reg   [75:0] ap_sig_allocacmp_tebuffer_buffer_V_6_load;
reg   [31:0] nproj_barrel_ps_3_0_fu_908;
reg   [31:0] nproj_barrel_ps_4_0_fu_912;
reg   [31:0] nproj_barrel_ps_5_0_fu_916;
reg   [31:0] nproj_barrel_ps_6_0_fu_920;
reg   [31:0] nproj_barrel_2s_1_0_fu_932;
reg   [31:0] nproj_barrel_2s_2_0_fu_936;
reg   [31:0] nproj_barrel_2s_3_0_fu_940;
reg   [31:0] nproj_barrel_2s_5_0_fu_944;
reg   [31:0] nproj_barrel_2s_6_0_fu_948;
reg   [31:0] nproj_barrel_2s_7_0_fu_952;
reg   [31:0] nproj_disk_1_0_fu_956;
wire   [31:0] nproj_disk_1_1_fu_3373_p18;
reg   [31:0] nproj_disk_2_0_fu_960;
wire   [31:0] nproj_disk_2_1_fu_3411_p18;
reg   [31:0] nproj_disk_3_0_fu_964;
wire   [31:0] nproj_disk_3_1_fu_3449_p18;
reg   [31:0] nproj_disk_5_0_fu_968;
wire   [31:0] nproj_disk_5_1_fu_3487_p18;
reg   [31:0] nproj_disk_6_0_fu_972;
wire   [31:0] nproj_disk_6_1_fu_3525_p18;
reg   [31:0] nproj_disk_7_0_fu_976;
wire   [31:0] nproj_disk_7_1_fu_3563_p18;
reg   [31:0] nproj_disk_9_0_fu_980;
wire   [31:0] nproj_disk_9_1_fu_3601_p18;
reg   [31:0] nproj_disk_10_0_fu_984;
wire   [31:0] nproj_disk_10_1_fu_3639_p18;
reg   [31:0] nproj_disk_11_0_fu_988;
wire   [31:0] nproj_disk_11_1_fu_3677_p18;
reg   [31:0] nproj_disk_13_0_fu_992;
wire   [31:0] nproj_disk_13_1_fu_3715_p18;
reg   [31:0] nproj_disk_14_0_fu_996;
wire   [31:0] nproj_disk_14_1_fu_3753_p18;
reg   [31:0] nproj_disk_15_0_fu_1000;
wire   [31:0] nproj_disk_15_1_fu_3791_p18;
reg   [9:0] p_Val2_1_fu_1004;
reg   [9:0] ap_sig_allocacmp_p_Val2_1_load;
reg   [7:0] p_Repl2_s_fu_1008;
reg   [7:0] ap_sig_allocacmp_p_Repl2_load;
reg   [2:0] teunits_0_rzbin_V_1_fu_1012;
wire   [2:0] teunits_0_rzbin_V_fu_5953_p3;
reg   [2:0] teunits_1_rzbin_V_1_fu_1016;
wire   [2:0] teunits_1_rzbin_V_fu_6737_p3;
reg   [2:0] teunits_0_rzbinfirst_V_fu_1020;
reg   [2:0] teunits_1_rzbinfirst_V_fu_1024;
reg   [2:0] teunits_0_rzbindiffmax_V_1_fu_1028;
reg   [2:0] teunits_1_rzbindiffmax_V_1_fu_1032;
reg   [3:0] teunits_0_lastmemindex_V_1_fu_1036;
wire   [3:0] teunits_0_lastmemindex_V_fu_5775_p3;
reg   [3:0] teunits_1_lastmemindex_V_1_fu_1040;
wire   [3:0] teunits_1_lastmemindex_V_fu_6559_p3;
reg   [0:0] teunits_0_next_V_fu_1044;
wire   [0:0] teunits_0_next_V_442_fu_5717_p3;
reg   [0:0] teunits_1_next_V_fu_1048;
wire   [0:0] teunits_1_next_V_448_fu_6501_p3;
reg   [0:0] teunits_0_next_V_1_fu_1052;
reg   [0:0] teunits_1_next_V_1_fu_1056;
reg   [2:0] teunits_0_ireg_V_fu_1060;
wire   [2:0] teunits_0_ireg_V_440_fu_5695_p3;
reg   [2:0] teunits_1_ireg_V_fu_1064;
wire   [2:0] teunits_1_ireg_V_446_fu_6479_p3;
reg   [2:0] teunits_0_ireg_V_1_fu_1068;
reg   [2:0] teunits_1_ireg_V_1_fu_1072;
reg   [3:0] teunits_0_ns_14_V_1_fu_1076;
reg   [3:0] teunits_0_ns_15_V_1_fu_1080;
reg   [3:0] teunits_1_ns_14_V_1_fu_1084;
reg   [3:0] teunits_1_ns_15_V_1_fu_1088;
reg   [31:0] addr_index_assign_1_fu_1092;
wire   [31:0] nproj_barrel_ps_3_fu_12329_p2;
reg   [31:0] addr_index_assign_2_fu_1096;
wire   [31:0] nproj_barrel_ps_4_fu_12385_p2;
reg   [31:0] addr_index_assign_3_fu_1100;
wire   [31:0] nproj_barrel_ps_5_fu_12441_p2;
reg   [31:0] addr_index_assign_4_fu_1104;
wire   [31:0] nproj_barrel_ps_6_fu_12497_p2;
reg   [31:0] addr_index_assign_20_fu_1108;
wire   [31:0] nproj_disk_13_fu_13964_p2;
reg   [31:0] addr_index_assign_21_fu_1112;
wire   [31:0] nproj_disk_14_fu_14019_p2;
reg   [31:0] addr_index_assign_22_fu_1116;
wire   [31:0] nproj_disk_15_fu_14074_p2;
reg   [31:0] addr_index_assign_fu_1120;
wire   [31:0] npar_fu_10787_p2;
reg   [6:0] t_V_1_fu_1124;
wire   [6:0] trackletIndex_V_fu_13073_p2;
reg   [6:0] ap_sig_allocacmp_t_V_1_load;
reg   [31:0] addr_index_assign_5_fu_1128;
wire   [31:0] nproj_barrel_2s_1_fu_12579_p2;
reg   [31:0] addr_index_assign_6_fu_1132;
wire   [31:0] nproj_barrel_2s_2_fu_12634_p2;
reg   [31:0] addr_index_assign_7_fu_1136;
wire   [31:0] nproj_barrel_2s_3_fu_12689_p2;
reg   [31:0] addr_index_assign_8_fu_1140;
wire   [31:0] nproj_barrel_2s_5_fu_12790_p2;
reg   [31:0] addr_index_assign_9_fu_1144;
wire   [31:0] nproj_barrel_2s_6_fu_12845_p2;
reg   [31:0] addr_index_assign_10_fu_1148;
wire   [31:0] nproj_barrel_2s_7_fu_12900_p2;
reg   [31:0] addr_index_assign_11_fu_1152;
wire   [31:0] nproj_disk_1_fu_13388_p2;
reg   [31:0] addr_index_assign_12_fu_1156;
wire   [31:0] nproj_disk_2_fu_13443_p2;
reg   [31:0] addr_index_assign_13_fu_1160;
wire   [31:0] nproj_disk_3_fu_13498_p2;
reg   [31:0] addr_index_assign_14_fu_1164;
wire   [31:0] nproj_disk_5_fu_13580_p2;
reg   [31:0] addr_index_assign_15_fu_1168;
wire   [31:0] nproj_disk_6_fu_13635_p2;
reg   [31:0] addr_index_assign_16_fu_1172;
wire   [31:0] nproj_disk_7_fu_13690_p2;
reg   [31:0] addr_index_assign_17_fu_1176;
wire   [31:0] nproj_disk_9_fu_13772_p2;
reg   [31:0] addr_index_assign_18_fu_1180;
wire   [31:0] nproj_disk_10_fu_13827_p2;
reg   [31:0] addr_index_assign_19_fu_1184;
wire   [31:0] nproj_disk_11_fu_13882_p2;
reg   [2:0] teunits_0_rzbinfirst_V_1_fu_1188;
reg   [2:0] teunits_1_rzbinfirst_V_1_fu_1192;
reg   [2:0] teunits_0_rzbindiffmax_V_fu_1196;
reg   [2:0] teunits_1_rzbindiffmax_V_fu_1200;
reg   [50:0] teunits_0_innerstub_data_V_fu_1204;
reg   [50:0] teunits_1_innerstub_data_V_fu_1208;
reg   [2:0] teunits_0_writeindex_V_fu_1212;
wire   [2:0] select_ln738_fu_8251_p3;
wire   [0:0] or_ln738_fu_8233_p2;
reg   [2:0] ap_sig_allocacmp_teunits_0_writeindex_V_load;
reg   [2:0] teunits_1_writeindex_V_fu_1216;
wire   [2:0] select_ln738_1_fu_9534_p3;
wire   [0:0] or_ln738_1_fu_9516_p2;
reg   [2:0] ap_sig_allocacmp_teunits_1_writeindex_V_load;
wire   [59:0] p_Val2_6_fu_12201_p7;
wire   [57:0] p_Result_8_fu_12228_p8;
wire   [57:0] p_Result_35_fu_12246_p8;
wire   [58:0] p_Val2_13_fu_13287_p7;
wire   [58:0] p_Val2_14_fu_13302_p7;
wire   [58:0] p_Val2_15_fu_13317_p7;
wire   [58:0] p_Val2_16_fu_13332_p7;
wire   [7:0] tmp_11_fu_3928_p3;
wire   [31:0] select_ln56_fu_3940_p3;
wire   [31:0] select_ln56_1_fu_3946_p3;
wire   [7:0] select_ln61_fu_3960_p3;
wire   [7:0] select_ln61_1_fu_3966_p3;
wire   [31:0] select_ln56_2_fu_3980_p3;
wire   [7:0] select_ln61_2_fu_3994_p3;
wire   [31:0] select_ln56_3_fu_4008_p3;
wire   [7:0] select_ln61_3_fu_4022_p3;
wire   [31:0] select_ln56_4_fu_4036_p3;
wire   [7:0] select_ln61_4_fu_4050_p3;
wire   [31:0] select_ln56_5_fu_4064_p3;
wire   [7:0] select_ln61_5_fu_4078_p3;
wire   [31:0] select_ln56_6_fu_4092_p3;
wire   [7:0] select_ln61_6_fu_4106_p3;
wire   [31:0] v2_V_fu_4120_p3;
wire   [7:0] v2_V_23_fu_4134_p3;
wire   [9:0] tmp_12_fu_4164_p3;
wire   [4:0] tmp_10_fu_4332_p25;
wire   [11:0] tmp_39_fu_4386_p4;
wire   [2:0] writeptr3_V_fu_4420_p2;
wire   [2:0] writeptr2_V_fu_4414_p2;
wire   [0:0] icmp_ln17_fu_4476_p2;
wire   [0:0] icmp_ln17_1_fu_4490_p2;
wire   [75:0] select_ln17_fu_4482_p3;
wire   [0:0] icmp_ln17_2_fu_4504_p2;
wire   [75:0] select_ln17_1_fu_4496_p3;
wire   [0:0] icmp_ln17_3_fu_4518_p2;
wire   [75:0] select_ln17_2_fu_4510_p3;
wire   [0:0] icmp_ln17_4_fu_4532_p2;
wire   [75:0] select_ln17_3_fu_4524_p3;
wire   [0:0] icmp_ln17_5_fu_4546_p2;
wire   [75:0] select_ln17_4_fu_4538_p3;
wire   [0:0] icmp_ln17_6_fu_4560_p2;
wire   [75:0] select_ln17_5_fu_4552_p3;
wire   [6:0] p_Result_20_fu_4598_p4;
wire   [3:0] p_Result_19_fu_4588_p4;
wire   [10:0] tmp_8_fu_4608_p3;
wire   [7:0] v1_V_2_fu_4584_p1;
wire   [2:0] v2_V_42_fu_4574_p4;
wire   [10:0] p_Result_37_fu_4621_p3;
wire   [1:0] select_ln887_1_fu_4638_p3;
wire   [6:0] istubnext_V_fu_4660_p2;
wire   [0:0] icmp_ln10_fu_4426_p2;
wire   [0:0] validstub_fu_4656_p2;
wire   [0:0] icmp_ln10_2_fu_4438_p2;
wire   [0:0] validmem_fu_4646_p2;
wire   [0:0] and_ln887_1_fu_4676_p2;
wire   [0:0] icmp_ln10_1_fu_4432_p2;
wire   [0:0] and_ln887_2_fu_4682_p2;
wire   [0:0] and_ln887_fu_4670_p2;
wire   [0:0] validstubnext_fu_4665_p2;
wire   [6:0] istubnext_V_1_fu_4694_p3;
wire   [0:0] xor_ln921_fu_4715_p2;
wire   [0:0] or_ln921_fu_4721_p2;
wire   [1:0] imemnext_V_fu_4651_p2;
wire   [5:0] p_Result_1_fu_4775_p3;
wire   [5:0] p_Result_539_1_fu_4797_p3;
wire   [0:0] p_Result_540_1_fu_4805_p3;
wire   [0:0] p_Result_s_438_fu_4783_p3;
wire   [0:0] icmp_ln883_1_fu_4821_p2;
wire   [0:0] icmp_ln883_fu_4791_p2;
wire   [1:0] p_Result_543_1_fu_4835_p3;
wire   [31:0] zext_ln663_fu_4843_p1;
reg   [31:0] val_assign_fu_4847_p3;
wire   [1:0] p_Result_542_1_fu_4827_p3;
wire   [31:0] zext_ln664_fu_4859_p1;
reg   [31:0] tmp_fu_4863_p3;
wire   [0:0] TEBufferData_V_fu_4771_p2;
wire   [0:0] idlete_V_fu_4881_p2;
wire   [0:0] xor_ln668_fu_4887_p2;
wire   [0:0] or_ln668_fu_4893_p2;
wire   [2:0] readptrnext_V_fu_4766_p2;
wire   [2:0] zext_ln209_fu_4920_p1;
wire   [2:0] teunits_0_readindex_V_fu_4924_p2;
wire   [2:0] iTEfirstidle_V_fu_4855_p1;
wire   [0:0] icmp_ln879_22_fu_4946_p2;
wire   [0:0] and_ln704_fu_4952_p2;
wire   [15:0] trunc_ln647_2_fu_4964_p1;
wire   [31:0] zext_ln765_fu_4970_p1;
reg   [31:0] val_assign_s_fu_4974_p3;
reg   [31:0] val_assign_1_fu_4986_p3;
wire   [3:0] trunc_ln301_1_fu_4994_p1;
wire   [2:0] tmp_5_fu_5013_p9;
wire   [2:0] p_Result_16_fu_5004_p4;
wire   [63:0] tmp_5_fu_5013_p10;
wire   [0:0] tmp_84_fu_5300_p3;
wire   [3:0] p_Result_18_fu_5037_p4;
wire   [3:0] p_Result_17_fu_5027_p4;
wire   [0:0] tmp_85_fu_5322_p3;
wire   [2:0] zext_ln209_1_fu_5334_p1;
wire   [0:0] icmp_ln883_2_fu_5350_p2;
wire   [0:0] xor_ln777_fu_5344_p2;
wire   [0:0] and_ln780_fu_5362_p2;
wire   [3:0] trunc_ln301_fu_4982_p1;
wire   [3:0] xor_ln769_fu_4998_p2;
wire   [0:0] icmp_ln879_23_fu_5372_p2;
wire   [0:0] xor_ln781_fu_5378_p2;
wire   [0:0] and_ln781_fu_5384_p2;
wire   [31:0] zext_ln785_fu_5396_p1;
reg   [31:0] val_assign_2_fu_5400_p3;
wire   [0:0] tmp_99_fu_5558_p3;
wire   [0:0] tmp_100_fu_5584_p3;
wire   [2:0] zext_ln209_2_fu_5596_p1;
wire   [1:0] p_Result_541_1_fu_4813_p3;
wire   [3:0] add_ln214_1_fu_5578_p2;
wire   [0:0] icmp_ln883_3_fu_5624_p2;
wire   [3:0] trunc_ln301_2_fu_5408_p1;
wire   [0:0] icmp_ln879_24_fu_5648_p2;
wire   [0:0] xor_ln801_fu_5654_p2;
wire   [0:0] and_ln801_fu_5660_p2;
wire   [0:0] xor_ln796_fu_5618_p2;
wire   [2:0] add_ln209_fu_5338_p2;
wire   [2:0] add_ln209_1_fu_5600_p2;
wire   [2:0] trunc_ln96_2_fu_5330_p1;
wire   [2:0] trunc_ln96_3_fu_5592_p1;
wire   [2:0] select_ln806_1_fu_5687_p3;
wire   [3:0] select_ln806_fu_5679_p3;
wire   [0:0] or_ln779_fu_5356_p2;
wire   [0:0] or_ln800_fu_5639_p2;
wire   [0:0] select_ln813_fu_5733_p3;
wire   [3:0] select_ln813_2_fu_5753_p3;
wire   [15:0] select_ln813_1_fu_5745_p3;
wire   [31:0] zext_ln813_2_fu_5761_p1;
wire   [63:0] zext_ln813_fu_5741_p1;
wire   [63:0] p_Result_34_fu_5412_p17;
wire   [63:0] select_ln815_fu_5783_p3;
wire   [3:0] zext_ln295_fu_5368_p1;
wire   [0:0] and_ln781_1_fu_5390_p2;
wire   [0:0] icmp_ln879_25_fu_5969_p2;
wire   [0:0] and_ln704_2_fu_5975_p2;
wire   [0:0] tmp_115_fu_6108_p3;
wire   [0:0] icmp_ln883_4_fu_6136_p2;
wire   [0:0] xor_ln777_1_fu_6130_p2;
wire   [0:0] and_ln780_1_fu_6148_p2;
wire   [0:0] xor_ln781_1_fu_6158_p2;
wire   [0:0] and_ln781_2_fu_6164_p2;
wire   [31:0] zext_ln785_1_fu_6176_p1;
reg   [31:0] val_assign_21_1_fu_6180_p3;
wire   [0:0] tmp_129_fu_6338_p3;
wire   [0:0] tmp_130_fu_6364_p3;
wire   [2:0] zext_ln209_3_fu_6376_p1;
wire   [1:0] or_ln796_fu_5606_p2;
wire   [3:0] add_ln214_3_fu_6358_p2;
wire   [0:0] icmp_ln883_5_fu_6400_p2;
wire   [3:0] trunc_ln301_3_fu_6188_p1;
wire   [0:0] icmp_ln879_26_fu_6433_p2;
wire   [0:0] xor_ln801_1_fu_6439_p2;
wire   [0:0] and_ln801_2_fu_6445_p2;
wire   [0:0] xor_ln796_1_fu_6394_p2;
wire   [0:0] and_ln801_3_fu_6451_p2;
wire   [2:0] add_ln209_2_fu_6380_p2;
wire   [2:0] trunc_ln96_6_fu_6372_p1;
wire   [2:0] select_ln806_4_fu_6471_p3;
wire   [3:0] select_ln806_3_fu_6463_p3;
wire   [0:0] or_ln779_1_fu_6142_p2;
wire   [0:0] or_ln800_1_fu_6427_p2;
wire   [0:0] select_ln813_3_fu_6517_p3;
wire   [3:0] select_ln813_5_fu_6537_p3;
wire   [15:0] select_ln813_4_fu_6529_p3;
wire   [31:0] zext_ln813_3_fu_6545_p1;
wire   [63:0] zext_ln813_1_fu_6525_p1;
wire   [63:0] p_Result_714_1_fu_6192_p17;
wire   [63:0] select_ln815_1_fu_6567_p3;
wire   [3:0] zext_ln295_1_fu_6154_p1;
wire   [0:0] and_ln781_3_fu_6170_p2;
wire   [0:0] or_ln791_fu_6457_p2;
wire   [2:0] stubmask16_V_fu_6781_p9;
wire   [0:0] tmpVal2_V_1_fu_6769_p3;
wire   [7:0] select_ln1352_fu_6795_p3;
wire   [7:0] and_ln312_fu_6803_p2;
wire   [15:0] mask_V_fu_6809_p3;
wire   [15:0] stubmask16_V_fu_6781_p10;
wire   [15:0] ret_V_57_fu_6817_p2;
wire   [0:0] icmp_ln860_fu_6823_p2;
wire   [0:0] and_ln860_fu_6829_p2;
wire   [0:0] valid_fu_6753_p2;
wire   [2:0] select_ln860_fu_6835_p3;
wire   [5:0] tmp_s_fu_6848_p4;
wire   [2:0] Part2_V_1_fu_6777_p1;
wire   [2:0] trunc_ln647_fu_7047_p1;
wire   [2:0] p_Result_2_fu_7037_p4;
wire   [7:0] p_Result_5_fu_7059_p4;
wire   [7:0] trunc_ln647_1_fu_7069_p1;
wire   [7:0] sub_ln215_fu_7073_p2;
wire   [3:0] zext_ln215_9_fu_7093_p1;
wire   [3:0] zext_ln215_10_fu_7097_p1;
wire   [3:0] add_ln1353_fu_7101_p2;
wire   [3:0] p_Result_4_fu_7051_p3;
wire   [0:0] icmp_ln899_4_fu_7107_p2;
wire   [0:0] icmp_ln727_fu_7119_p2;
wire   [4:0] trunc_ln96_fu_7089_p1;
wire   [2:0] p_Result_10_fu_7141_p4;
wire   [7:0] tmp_2_fu_7159_p257;
wire   [2:0] p_Result_9_fu_7131_p4;
wire   [7:0] tmp_3_fu_7685_p257;
wire   [2:0] p_Result_7_fu_7079_p4;
wire   [0:0] icmp_ln738_1_fu_8209_p2;
wire   [0:0] icmp_ln738_fu_8203_p2;
wire   [0:0] tmp_2_fu_7159_p258;
wire   [0:0] and_ln738_4_fu_8221_p2;
wire   [0:0] and_ln738_fu_8215_p2;
wire   [0:0] xor_ln738_fu_8227_p2;
wire   [0:0] xor_ln727_fu_7125_p2;
wire   [0:0] tmp_3_fu_7685_p258;
wire   [0:0] and_ln738_5_fu_8239_p2;
wire   [0:0] xor_ln899_fu_7113_p2;
wire   [0:0] and_ln738_1_fu_8245_p2;
wire   [2:0] add_ln214_fu_7032_p2;
wire   [2:0] trunc_ln647_3_fu_8330_p1;
wire   [2:0] p_Result_657_1_fu_8320_p4;
wire   [7:0] p_Result_664_1_fu_8342_p4;
wire   [7:0] trunc_ln647_4_fu_8352_p1;
wire   [7:0] sub_ln215_1_fu_8356_p2;
wire   [3:0] zext_ln215_12_fu_8380_p1;
wire   [3:0] zext_ln215_11_fu_8376_p1;
wire   [3:0] add_ln1353_1_fu_8384_p2;
wire   [3:0] p_Result_660_1_fu_8334_p3;
wire   [0:0] icmp_ln899_5_fu_8390_p2;
wire   [0:0] icmp_ln727_1_fu_8402_p2;
wire   [4:0] trunc_ln96_5_fu_8372_p1;
wire   [2:0] p_Result_667_1_fu_8424_p4;
wire   [7:0] tmp_6_fu_8442_p257;
wire   [2:0] p_Result_666_1_fu_8414_p4;
wire   [7:0] tmp_7_fu_8968_p257;
wire   [2:0] p_Result_201_1_fu_8362_p4;
wire   [0:0] icmp_ln738_3_fu_9492_p2;
wire   [0:0] icmp_ln738_2_fu_9486_p2;
wire   [0:0] tmp_6_fu_8442_p258;
wire   [0:0] and_ln738_6_fu_9504_p2;
wire   [0:0] and_ln738_2_fu_9498_p2;
wire   [0:0] xor_ln738_1_fu_9510_p2;
wire   [0:0] xor_ln727_1_fu_8408_p2;
wire   [0:0] tmp_7_fu_8968_p258;
wire   [0:0] and_ln738_7_fu_9522_p2;
wire   [0:0] xor_ln899_1_fu_8396_p2;
wire   [0:0] and_ln738_3_fu_9528_p2;
wire   [2:0] add_ln214_2_fu_8315_p2;
wire   [6:0] p_Result_13_fu_9617_p4;
wire   [6:0] p_Result_672_1_fu_9639_p4;
wire   [49:0] vval_V_fu_9657_p3;
wire   [9:0] tmp_13_fu_9678_p3;
wire   [12:0] tmp_15_fu_9737_p4;
wire   [6:0] tmp_17_fu_9755_p4;
wire   [15:0] shl_ln_fu_9747_p3;
wire   [15:0] trunc_ln4_fu_9773_p3;
wire  signed [8:0] lhs_V_fu_9786_p1;
wire  signed [8:0] rhs_V_fu_9790_p1;
wire   [8:0] ret_V_32_fu_9794_p2;
wire  signed [10:0] sext_ln68_fu_9815_p1;
wire  signed [9:0] sext_ln68_1_fu_9824_p1;
wire  signed [29:0] delta0_tmp_V_fu_14115_p2;
wire   [23:0] grp_fu_14123_p3;
wire  signed [26:0] ret_V_38_fu_14132_p2;
wire  signed [28:0] ret_V_33_fu_14139_p2;
wire  signed [28:0] ret_V_34_fu_14146_p2;
wire  signed [29:0] ret_V_36_fu_14153_p2;
wire  signed [29:0] a2a_tmp_V_fu_14160_p2;
wire  signed [29:0] x6a_tmp_V_fu_14167_p2;
wire  signed [34:0] a2b_tmp_V_fu_14174_p2;
wire  signed [34:0] x6b_tmp_V_fu_14181_p2;
wire  signed [20:0] sext_ln68_15_fu_9988_p1;
wire   [20:0] a2_tmp_V_fu_9991_p2;
wire   [17:0] a2_V_fu_10007_p1;
wire  signed [21:0] sext_ln68_16_fu_10017_p1;
wire   [21:0] x6m_tmp_V_fu_10020_p2;
wire  signed [25:0] z0a_tmp_V_fu_14188_p2;
wire  signed [27:0] ret_V_39_fu_14195_p2;
wire  signed [29:0] ret_V_41_fu_14202_p2;
wire  signed [29:0] ret_V_43_fu_14209_p2;
wire  signed [29:0] ret_V_45_fu_14216_p2;
wire  signed [33:0] rinv_tmp_V_fu_14223_p2;
wire  signed [31:0] phi0a_tmp_V_fu_14232_p2;
wire  signed [30:0] t_tmp_V_fu_14239_p2;
wire  signed [30:0] z0b_tmp_V_fu_14247_p2;
wire  signed [32:0] x8_0_tmp_V_fu_14254_p2;
wire  signed [32:0] x8_1_tmp_V_fu_14261_p2;
wire  signed [32:0] x8_2_tmp_V_fu_14268_p2;
wire  signed [32:0] x8_3_tmp_V_fu_14275_p2;
wire  signed [33:0] ret_V_51_fu_14282_p2;
wire   [13:0] add_ln1353_5_fu_10256_p2;
wire   [15:0] r_V_4_fu_10271_p3;
wire  signed [35:0] ret_V_40_fu_14289_p2;
wire  signed [35:0] ret_V_42_fu_14296_p2;
wire  signed [35:0] ret_V_44_fu_14303_p2;
wire  signed [35:0] ret_V_46_fu_14310_p2;
wire   [15:0] der_phiL_V_fu_10341_p2;
wire   [11:0] addr_invt_V_fu_10356_p4;
wire  signed [12:0] t_final_V_fu_10261_p4;
wire   [3:0] tmp_42_fu_10387_p4;
wire   [13:0] neg_i_0_fu_10375_p2;
wire   [0:0] abscond_i_0_fu_10381_p2;
wire  signed [4:0] sext_ln326_fu_10397_p1;
wire   [4:0] tmp_43_fu_10401_p4;
wire   [4:0] empty_439_fu_10411_p3;
wire  signed [15:0] sext_ln338_cast_fu_10425_p1;
wire   [0:0] abscond572_i_fu_10434_p2;
wire   [15:0] neg571_i_fu_10428_p2;
wire   [15:0] abs573_i_fu_10439_p3;
wire   [16:0] r_V_18_fu_10453_p3;
wire   [18:0] lhs_V_1_fu_10460_p1;
wire  signed [18:0] rhs_V_1_fu_10464_p1;
wire   [18:0] ret_V_37_fu_10467_p2;
wire  signed [15:0] r_V_5_fu_10483_p1;
wire   [16:0] zext_ln1353_1_fu_10486_p1;
wire   [16:0] ret_V_8_fu_10490_p2;
wire  signed [34:0] x12A_0_tmp_V_fu_14317_p2;
wire  signed [34:0] x12A_1_tmp_V_fu_14324_p2;
wire  signed [34:0] x12A_2_tmp_V_fu_14331_p2;
wire  signed [34:0] x12A_3_tmp_V_fu_14338_p2;
wire   [0:0] icmp_ln895_fu_10560_p2;
wire   [17:0] r_V_14_fu_10565_p3;
wire  signed [17:0] sext_ln68_39_fu_10557_p1;
wire   [17:0] x5_0_tmp_V_fu_10573_p2;
wire   [17:0] r_V_15_fu_10599_p3;
wire   [17:0] x5_1_tmp_V_fu_10607_p2;
wire   [18:0] select_ln1503_fu_10623_p3;
wire  signed [18:0] sext_ln68_38_fu_10554_p1;
wire   [18:0] x5_2_tmp_V_fu_10631_p2;
wire   [18:0] select_ln1503_1_fu_10647_p3;
wire   [18:0] x5_3_tmp_V_fu_10655_p2;
wire  signed [17:0] der_rD_final_V_fu_10671_p1;
wire  signed [10:0] z0_final_V_fu_10496_p4;
wire  signed [11:0] sext_ln339_cast_fu_10681_p1;
wire   [0:0] abscond575_i_fu_10691_p2;
wire   [11:0] neg574_i_fu_10685_p2;
wire   [11:0] abs576_i_fu_10697_p3;
wire   [14:0] r_V_16_fu_10711_p3;
wire   [19:0] lhs_V_11_fu_10718_p1;
wire  signed [19:0] rhs_V_11_fu_10722_p1;
wire   [19:0] ret_V_56_fu_10726_p2;
wire   [0:0] icmp_ln887_2_fu_10738_p2;
wire   [0:0] valid_z0_fu_10705_p2;
wire   [0:0] icmp_ln895_3_fu_10732_p2;
wire   [0:0] and_ln338_1_fu_10750_p2;
wire   [0:0] and_ln338_fu_10744_p2;
wire   [9:0] v2_V_24_fu_10761_p4;
wire   [24:0] tmp_44_fu_10793_p4;
wire   [11:0] trunc_ln321_2_fu_10809_p1;
wire   [11:0] add_ln321_fu_10813_p2;
wire  signed [34:0] x20_0_tmp_V_fu_14345_p2;
wire  signed [34:0] x20_1_tmp_V_fu_14352_p2;
wire  signed [34:0] x20_2_tmp_V_fu_14359_p2;
wire  signed [34:0] x20_3_tmp_V_fu_14366_p2;
wire  signed [28:0] ret_V_47_fu_14373_p2;
wire  signed [30:0] ret_V_48_fu_14380_p2;
wire  signed [30:0] ret_V_49_fu_14387_p2;
wire  signed [30:0] ret_V_50_fu_14394_p2;
wire  signed [33:0] x13_0_tmp_V_fu_14401_p2;
wire  signed [33:0] x13_1_tmp_V_fu_14408_p2;
wire  signed [33:0] x13_2_tmp_V_fu_14415_p2;
wire  signed [33:0] x13_3_tmp_V_fu_14422_p2;
wire  signed [32:0] der_phiD_tmp_V_fu_14429_p2;
wire   [15:0] x10_0_V_fu_10984_p2;
wire  signed [32:0] x22_0_tmp_V_fu_14436_p2;
wire   [15:0] x10_1_V_fu_11005_p2;
wire  signed [32:0] x22_1_tmp_V_fu_14443_p2;
wire   [15:0] x10_2_V_fu_11026_p2;
wire  signed [32:0] x22_2_tmp_V_fu_14450_p2;
wire   [15:0] x10_3_V_fu_11047_p2;
wire  signed [32:0] x22_3_tmp_V_fu_14457_p2;
wire  signed [30:0] x23_0_tmp_V_fu_14464_p2;
wire  signed [30:0] x23_1_tmp_V_fu_14471_p2;
wire  signed [30:0] x23_2_tmp_V_fu_14478_p2;
wire  signed [30:0] x23_3_tmp_V_fu_14485_p2;
wire  signed [31:0] x25_0_tmp_V_fu_14492_p2;
wire  signed [31:0] x25_1_tmp_V_fu_14500_p2;
wire  signed [31:0] x25_2_tmp_V_fu_14508_p2;
wire  signed [31:0] x25_3_tmp_V_fu_14516_p2;
wire   [18:0] shl_ln1503_4_fu_11219_p3;
wire  signed [18:0] sext_ln1503_fu_11226_p1;
wire   [18:0] sub_ln1503_fu_11229_p2;
wire   [17:0] tmp_23_fu_11235_p4;
wire  signed [18:0] sext_ln1503_1_fu_11253_p1;
wire   [18:0] sub_ln1503_1_fu_11256_p2;
wire   [17:0] tmp_24_fu_11262_p4;
wire  signed [18:0] sext_ln1503_2_fu_11280_p1;
wire   [18:0] sub_ln1503_2_fu_11283_p2;
wire   [17:0] tmp_25_fu_11289_p4;
wire  signed [18:0] sext_ln1503_3_fu_11307_p1;
wire   [18:0] sub_ln1503_3_fu_11310_p2;
wire   [17:0] tmp_26_fu_11316_p4;
wire   [18:0] r_V_10_fu_11334_p3;
wire  signed [19:0] sext_ln1503_6_fu_11341_p1;
wire  signed [19:0] sext_ln68_37_fu_11345_p1;
wire   [19:0] zL_0_tmp_V_fu_11348_p2;
wire   [15:0] trunc_ln1503_12_fu_11354_p4;
wire   [16:0] zext_ln1353_2_fu_11364_p1;
wire   [16:0] ret_V_18_fu_11368_p2;
wire   [18:0] r_V_11_fu_11384_p3;
wire  signed [19:0] sext_ln1503_7_fu_11391_p1;
wire   [19:0] zL_1_tmp_V_fu_11395_p2;
wire   [15:0] trunc_ln1503_13_fu_11401_p4;
wire   [12:0] trunc_ln6_fu_11411_p4;
wire   [15:0] ret_V_20_fu_11421_p2;
wire   [18:0] r_V_12_fu_11443_p3;
wire  signed [19:0] sext_ln1503_8_fu_11450_p1;
wire   [19:0] zL_2_tmp_V_fu_11454_p2;
wire   [15:0] trunc_ln1503_14_fu_11460_p4;
wire   [12:0] trunc_ln1353_1_fu_11470_p4;
wire   [15:0] ret_V_22_fu_11480_p2;
wire   [18:0] r_V_13_fu_11502_p3;
wire  signed [19:0] sext_ln1503_9_fu_11509_p1;
wire   [19:0] zL_3_tmp_V_fu_11513_p2;
wire   [15:0] trunc_ln1503_15_fu_11519_p4;
wire   [12:0] trunc_ln1353_2_fu_11529_p4;
wire   [15:0] ret_V_24_fu_11539_p2;
wire   [17:0] phiD_0_V_fu_11561_p2;
wire   [17:0] phiD_1_V_fu_11579_p2;
wire   [17:0] phiD_2_V_fu_11597_p2;
wire   [17:0] phiD_3_V_fu_11615_p2;
wire  signed [35:0] ret_V_52_fu_14524_p2;
wire  signed [35:0] ret_V_53_fu_14531_p2;
wire  signed [35:0] ret_V_54_fu_14538_p2;
wire  signed [35:0] ret_V_55_fu_14545_p2;
wire   [18:0] r_V_6_fu_11245_p3;
wire   [14:0] zL_0_final_V_fu_11374_p4;
wire   [3:0] tmp_32_fu_11699_p4;
wire   [18:0] r_V_7_fu_11272_p3;
wire   [14:0] zL_1_final_V_fu_11433_p4;
wire   [3:0] tmp_33_fu_11749_p4;
wire   [0:0] icmp_ln887_1_fu_11731_p2;
wire   [0:0] icmp_ln895_2_fu_11737_p2;
wire   [0:0] icmp_ln300_2_fu_11743_p2;
wire   [0:0] icmp_ln300_3_fu_11759_p2;
wire   [0:0] and_ln300_1_fu_11771_p2;
wire   [0:0] and_ln300_fu_11765_p2;
wire   [12:0] add_ln1353_9_fu_11427_p2;
wire   [18:0] r_V_8_fu_11299_p3;
wire   [14:0] zL_2_final_V_fu_11492_p4;
wire   [3:0] tmp_40_fu_11811_p4;
wire   [12:0] add_ln1353_11_fu_11486_p2;
wire   [18:0] r_V_9_fu_11326_p3;
wire   [14:0] zL_3_final_V_fu_11551_p4;
wire   [3:0] tmp_41_fu_11855_p4;
wire   [12:0] add_ln1353_13_fu_11545_p2;
wire   [15:0] phiD_0_final_V_fu_11569_p4;
wire   [0:0] icmp_ln895_6_fu_11881_p2;
wire   [0:0] or_ln331_fu_11893_p2;
wire   [15:0] phiD_1_final_V_fu_11587_p4;
wire   [0:0] icmp_ln895_7_fu_11904_p2;
wire   [0:0] or_ln331_1_fu_11916_p2;
wire   [15:0] phiD_2_final_V_fu_11605_p4;
wire   [0:0] icmp_ln895_8_fu_11927_p2;
wire   [0:0] or_ln331_2_fu_11939_p2;
wire   [15:0] phiD_3_final_V_fu_11623_p4;
wire   [0:0] icmp_ln895_9_fu_11950_p2;
wire   [0:0] or_ln331_3_fu_11962_p2;
wire   [0:0] icmp_ln891_fu_11725_p2;
wire   [13:0] lshr_ln_fu_11715_p4;
wire   [7:0] v2_V_32_fu_11871_p4;
wire   [7:0] add_ln362_3_fu_12031_p2;
wire   [15:0] add_ln68_1_fu_11565_p2;
wire   [15:0] add_ln68_2_fu_11583_p2;
wire   [15:0] add_ln68_3_fu_11601_p2;
wire   [15:0] add_ln68_4_fu_11619_p2;
wire  signed [17:0] r_V_fu_12127_p1;
wire   [18:0] zext_ln1353_fu_12130_p1;
wire   [18:0] ret_V_fu_12134_p2;
wire  signed [34:0] x26A_0_tmp_V_fu_14552_p2;
wire  signed [34:0] x26A_1_tmp_V_fu_14559_p2;
wire  signed [34:0] x26A_2_tmp_V_fu_14566_p2;
wire  signed [34:0] x26A_3_tmp_V_fu_14573_p2;
wire   [9:0] der_zL_final_V_fu_12140_p4;
wire   [8:0] v2_V_29_fu_12218_p4;
wire   [11:0] add_ln362_fu_12264_p2;
wire   [10:0] tmp_45_fu_12269_p4;
wire   [0:0] icmp_ln362_fu_12279_p2;
wire   [0:0] and_ln385_9_fu_12298_p2;
wire   [0:0] and_ln385_10_fu_12303_p2;
wire   [0:0] and_ln385_8_fu_12294_p2;
wire   [2:0] trunc_ln7_fu_12285_p4;
wire   [0:0] and_ln385_fu_12308_p2;
wire   [0:0] icmp_ln879_fu_12314_p2;
wire   [24:0] tmp_46_fu_12335_p4;
wire   [9:0] trunc_ln321_3_fu_12351_p1;
wire   [9:0] add_ln321_1_fu_12355_p2;
wire   [0:0] icmp_ln879_1_fu_12370_p2;
wire   [24:0] tmp_47_fu_12391_p4;
wire   [9:0] trunc_ln321_4_fu_12407_p1;
wire   [9:0] add_ln321_2_fu_12411_p2;
wire   [0:0] icmp_ln879_2_fu_12426_p2;
wire   [24:0] tmp_48_fu_12447_p4;
wire   [9:0] trunc_ln321_5_fu_12463_p1;
wire   [9:0] add_ln321_3_fu_12467_p2;
wire   [0:0] icmp_ln879_3_fu_12482_p2;
wire   [24:0] tmp_49_fu_12503_p4;
wire   [9:0] trunc_ln321_6_fu_12519_p1;
wire   [9:0] add_ln321_4_fu_12523_p2;
wire   [7:0] add_ln362_1_fu_12538_p2;
wire   [6:0] tmp_50_fu_12543_p4;
wire   [0:0] icmp_ln362_1_fu_12553_p2;
wire   [0:0] addL4_fu_12559_p2;
wire   [0:0] icmp_ln879_4_fu_12565_p2;
wire   [24:0] tmp_51_fu_12585_p4;
wire   [9:0] trunc_ln321_7_fu_12601_p1;
wire   [9:0] add_ln321_5_fu_12605_p2;
wire   [0:0] icmp_ln879_5_fu_12620_p2;
wire   [24:0] tmp_52_fu_12640_p4;
wire   [9:0] trunc_ln321_8_fu_12656_p1;
wire   [9:0] add_ln321_6_fu_12660_p2;
wire   [0:0] icmp_ln879_6_fu_12675_p2;
wire   [24:0] tmp_53_fu_12695_p4;
wire   [9:0] trunc_ln321_9_fu_12711_p1;
wire   [9:0] add_ln321_7_fu_12715_p2;
wire   [7:0] add_ln362_2_fu_12730_p2;
wire   [6:0] tmp_54_fu_12735_p4;
wire   [0:0] and_ln381_11_fu_12751_p2;
wire   [0:0] icmp_ln362_2_fu_12745_p2;
wire   [0:0] and_ln381_13_fu_12760_p2;
wire   [0:0] and_ln381_14_fu_12765_p2;
wire   [0:0] and_ln381_12_fu_12755_p2;
wire   [0:0] addL5_fu_12770_p2;
wire   [0:0] icmp_ln879_7_fu_12776_p2;
wire   [24:0] tmp_55_fu_12796_p4;
wire   [9:0] trunc_ln321_10_fu_12812_p1;
wire   [9:0] add_ln321_8_fu_12816_p2;
wire   [0:0] icmp_ln879_8_fu_12831_p2;
wire   [24:0] tmp_56_fu_12851_p4;
wire   [9:0] trunc_ln321_11_fu_12867_p1;
wire   [9:0] add_ln321_9_fu_12871_p2;
wire   [0:0] icmp_ln879_9_fu_12886_p2;
wire   [24:0] tmp_57_fu_12906_p4;
wire   [9:0] trunc_ln321_12_fu_12922_p1;
wire   [9:0] add_ln321_10_fu_12926_p2;
wire   [0:0] and_ln396_fu_12946_p2;
wire   [0:0] icmp_ln362_3_fu_12941_p2;
wire   [0:0] and_ln396_2_fu_12955_p2;
wire   [0:0] and_ln396_3_fu_12960_p2;
wire   [0:0] and_ln396_1_fu_12950_p2;
wire   [0:0] addL6_fu_12965_p2;
wire   [0:0] and_ln381_16_fu_12977_p2;
wire   [0:0] xor_ln519_fu_12971_p2;
wire   [0:0] and_ln381_21_fu_12993_p2;
wire   [0:0] xor_ln520_fu_12987_p2;
wire   [0:0] and_ln381_26_fu_13009_p2;
wire   [0:0] xor_ln521_fu_13003_p2;
wire  signed [34:0] x9_0_tmp_V_fu_14580_p2;
wire  signed [34:0] x9_1_tmp_V_fu_14587_p2;
wire  signed [34:0] x9_2_tmp_V_fu_14594_p2;
wire  signed [34:0] x9_3_tmp_V_fu_14601_p2;
wire  signed [18:0] sext_ln1354_fu_13084_p1;
wire   [18:0] x27_0_tmp_V_fu_13087_p2;
wire  signed [18:0] sext_ln1354_1_fu_13103_p1;
wire   [18:0] x27_1_tmp_V_fu_13106_p2;
wire  signed [18:0] sext_ln1354_2_fu_13122_p1;
wire   [18:0] x27_2_tmp_V_fu_13125_p2;
wire  signed [18:0] sext_ln1354_3_fu_13141_p1;
wire   [18:0] x27_3_tmp_V_fu_13144_p2;
wire  signed [31:0] rD_0_tmp_V_fu_14608_p2;
wire  signed [31:0] rD_1_tmp_V_fu_14615_p2;
wire  signed [31:0] rD_2_tmp_V_fu_14622_p2;
wire  signed [31:0] rD_3_tmp_V_fu_14629_p2;
wire  signed [8:0] v2_V_33_fu_13284_p1;
wire   [0:0] icmp_ln891_1_fu_13244_p2;
wire   [0:0] icmp_ln899_fu_13249_p2;
wire   [0:0] icmp_ln368_fu_13347_p2;
wire   [0:0] and_ln381_19_fu_13357_p2;
wire   [0:0] and_ln381_18_fu_13352_p2;
wire   [0:0] and_ln381_20_fu_13363_p2;
wire   [0:0] and_ln381_fu_13369_p2;
wire   [0:0] icmp_ln879_10_fu_13374_p2;
wire   [24:0] tmp_59_fu_13394_p4;
wire   [9:0] trunc_ln321_13_fu_13410_p1;
wire   [9:0] add_ln321_11_fu_13414_p2;
wire   [0:0] icmp_ln879_11_fu_13429_p2;
wire   [24:0] tmp_60_fu_13449_p4;
wire   [9:0] trunc_ln321_14_fu_13465_p1;
wire   [9:0] add_ln321_12_fu_13469_p2;
wire   [0:0] icmp_ln879_12_fu_13484_p2;
wire   [24:0] tmp_61_fu_13504_p4;
wire   [9:0] trunc_ln321_15_fu_13520_p1;
wire   [9:0] add_ln321_13_fu_13524_p2;
wire   [0:0] icmp_ln891_2_fu_13254_p2;
wire   [0:0] icmp_ln899_1_fu_13259_p2;
wire   [0:0] icmp_ln368_1_fu_13539_p2;
wire   [0:0] and_ln381_24_fu_13549_p2;
wire   [0:0] and_ln381_23_fu_13544_p2;
wire   [0:0] and_ln381_25_fu_13555_p2;
wire   [0:0] and_ln381_4_fu_13561_p2;
wire   [0:0] icmp_ln879_13_fu_13566_p2;
wire   [24:0] tmp_62_fu_13586_p4;
wire   [9:0] trunc_ln321_16_fu_13602_p1;
wire   [9:0] add_ln321_14_fu_13606_p2;
wire   [0:0] icmp_ln879_14_fu_13621_p2;
wire   [24:0] tmp_63_fu_13641_p4;
wire   [9:0] trunc_ln321_17_fu_13657_p1;
wire   [9:0] add_ln321_15_fu_13661_p2;
wire   [0:0] icmp_ln879_15_fu_13676_p2;
wire   [24:0] tmp_64_fu_13696_p4;
wire   [9:0] trunc_ln321_18_fu_13712_p1;
wire   [9:0] add_ln321_16_fu_13716_p2;
wire   [0:0] icmp_ln891_3_fu_13264_p2;
wire   [0:0] icmp_ln899_2_fu_13269_p2;
wire   [0:0] icmp_ln368_2_fu_13731_p2;
wire   [0:0] and_ln381_29_fu_13741_p2;
wire   [0:0] and_ln381_28_fu_13736_p2;
wire   [0:0] and_ln381_30_fu_13747_p2;
wire   [0:0] and_ln381_6_fu_13753_p2;
wire   [0:0] icmp_ln879_16_fu_13758_p2;
wire   [24:0] tmp_65_fu_13778_p4;
wire   [9:0] trunc_ln321_19_fu_13794_p1;
wire   [9:0] add_ln321_17_fu_13798_p2;
wire   [0:0] icmp_ln879_17_fu_13813_p2;
wire   [24:0] tmp_66_fu_13833_p4;
wire   [9:0] trunc_ln321_20_fu_13849_p1;
wire   [9:0] add_ln321_18_fu_13853_p2;
wire   [0:0] icmp_ln879_18_fu_13868_p2;
wire   [24:0] tmp_67_fu_13888_p4;
wire   [9:0] trunc_ln321_21_fu_13904_p1;
wire   [9:0] add_ln321_19_fu_13908_p2;
wire   [0:0] icmp_ln891_4_fu_13274_p2;
wire   [0:0] icmp_ln368_3_fu_13923_p2;
wire   [0:0] and_ln381_32_fu_13932_p2;
wire   [0:0] icmp_ln899_3_fu_13279_p2;
wire   [0:0] and_ln381_33_fu_13938_p2;
wire   [0:0] and_ln381_31_fu_13928_p2;
wire   [0:0] and_ln381_8_fu_13944_p2;
wire   [0:0] icmp_ln879_19_fu_13950_p2;
wire   [24:0] tmp_68_fu_13970_p4;
wire   [9:0] trunc_ln321_22_fu_13986_p1;
wire   [9:0] add_ln321_20_fu_13990_p2;
wire   [0:0] icmp_ln879_20_fu_14005_p2;
wire   [24:0] tmp_69_fu_14025_p4;
wire   [9:0] trunc_ln321_23_fu_14041_p1;
wire   [9:0] add_ln321_21_fu_14045_p2;
wire   [0:0] icmp_ln879_21_fu_14060_p2;
wire   [24:0] tmp_70_fu_14080_p4;
wire   [9:0] trunc_ln321_24_fu_14096_p1;
wire   [9:0] add_ln321_22_fu_14100_p2;
wire   [15:0] delta0_tmp_V_fu_14115_p0;
wire   [10:0] grp_fu_14123_p0;
wire   [10:0] grp_fu_14123_p1;
wire   [12:0] grp_fu_14123_p2;
wire   [15:0] ret_V_38_fu_14132_p0;
wire  signed [17:0] ret_V_33_fu_14139_p0;
wire  signed [28:0] sext_ln215_fu_9898_p1;
wire   [10:0] ret_V_33_fu_14139_p1;
wire  signed [17:0] ret_V_34_fu_14146_p0;
wire   [10:0] ret_V_34_fu_14146_p1;
wire   [11:0] ret_V_36_fu_14153_p1;
wire  signed [15:0] a2a_tmp_V_fu_14160_p0;
wire  signed [29:0] sext_ln68_4_fu_9940_p1;
wire  signed [15:0] x6a_tmp_V_fu_14167_p1;
wire   [17:0] a2b_tmp_V_fu_14174_p0;
wire   [17:0] x6b_tmp_V_fu_14181_p0;
wire   [10:0] z0a_tmp_V_fu_14188_p1;
wire   [10:0] ret_V_39_fu_14195_p0;
wire   [12:0] ret_V_41_fu_14202_p0;
wire  signed [16:0] ret_V_41_fu_14202_p1;
wire  signed [29:0] lhs_V_2_fu_10061_p1;
wire   [12:0] ret_V_43_fu_14209_p0;
wire  signed [16:0] ret_V_43_fu_14209_p1;
wire   [12:0] ret_V_45_fu_14216_p0;
wire  signed [16:0] ret_V_45_fu_14216_p1;
wire   [15:0] t_tmp_V_fu_14239_p1;
wire  signed [17:0] x8_0_tmp_V_fu_14254_p1;
wire  signed [32:0] sext_ln68_18_fu_10175_p1;
wire  signed [17:0] x8_1_tmp_V_fu_14261_p1;
wire  signed [17:0] x8_2_tmp_V_fu_14268_p1;
wire  signed [17:0] x8_3_tmp_V_fu_14275_p1;
wire   [16:0] ret_V_51_fu_14282_p0;
wire  signed [17:0] ret_V_40_fu_14289_p0;
wire  signed [35:0] lhs_V_13_fu_10293_p1;
wire  signed [17:0] ret_V_40_fu_14289_p1;
wire  signed [17:0] ret_V_42_fu_14296_p0;
wire  signed [35:0] lhs_V_14_fu_10305_p1;
wire  signed [17:0] ret_V_42_fu_14296_p1;
wire  signed [17:0] ret_V_44_fu_14303_p0;
wire  signed [35:0] lhs_V_15_fu_10317_p1;
wire  signed [17:0] ret_V_44_fu_14303_p1;
wire  signed [17:0] ret_V_46_fu_14310_p0;
wire  signed [35:0] lhs_V_16_fu_10329_p1;
wire  signed [17:0] ret_V_46_fu_14310_p1;
wire   [17:0] x12A_0_tmp_V_fu_14317_p0;
wire   [17:0] x12A_1_tmp_V_fu_14324_p0;
wire   [17:0] x12A_2_tmp_V_fu_14331_p0;
wire   [17:0] x12A_3_tmp_V_fu_14338_p0;
wire   [17:0] x20_0_tmp_V_fu_14345_p0;
wire   [17:0] x20_1_tmp_V_fu_14352_p0;
wire   [17:0] x20_2_tmp_V_fu_14359_p0;
wire   [17:0] x20_3_tmp_V_fu_14366_p0;
wire   [10:0] ret_V_47_fu_14373_p0;
wire   [12:0] ret_V_48_fu_14380_p0;
wire  signed [17:0] ret_V_48_fu_14380_p1;
wire  signed [30:0] rhs_V_6_fu_10876_p1;
wire   [12:0] ret_V_49_fu_14387_p0;
wire  signed [17:0] ret_V_49_fu_14387_p1;
wire   [12:0] ret_V_50_fu_14394_p0;
wire  signed [17:0] ret_V_50_fu_14394_p1;
wire  signed [17:0] x13_0_tmp_V_fu_14401_p0;
wire  signed [33:0] sext_ln68_44_fu_10921_p1;
wire  signed [17:0] x13_1_tmp_V_fu_14408_p1;
wire  signed [17:0] x13_2_tmp_V_fu_14415_p1;
wire  signed [17:0] x13_3_tmp_V_fu_14422_p1;
wire   [15:0] x22_0_tmp_V_fu_14436_p1;
wire   [15:0] x22_1_tmp_V_fu_14443_p1;
wire   [15:0] x22_2_tmp_V_fu_14450_p1;
wire   [15:0] x22_3_tmp_V_fu_14457_p1;
wire   [15:0] x23_0_tmp_V_fu_14464_p1;
wire   [15:0] x23_1_tmp_V_fu_14471_p1;
wire   [15:0] x23_2_tmp_V_fu_14478_p1;
wire   [15:0] x23_3_tmp_V_fu_14485_p1;
wire  signed [16:0] x25_0_tmp_V_fu_14492_p0;
wire  signed [31:0] sext_ln68_46_fu_11135_p1;
wire  signed [16:0] x25_1_tmp_V_fu_14500_p1;
wire  signed [16:0] x25_2_tmp_V_fu_14508_p1;
wire  signed [16:0] x25_3_tmp_V_fu_14516_p1;
wire  signed [17:0] ret_V_52_fu_14524_p0;
wire  signed [35:0] lhs_V_17_fu_11633_p1;
wire  signed [17:0] ret_V_52_fu_14524_p1;
wire  signed [17:0] ret_V_53_fu_14531_p0;
wire  signed [35:0] lhs_V_18_fu_11645_p1;
wire  signed [17:0] ret_V_53_fu_14531_p1;
wire  signed [17:0] ret_V_54_fu_14538_p0;
wire  signed [35:0] lhs_V_19_fu_11657_p1;
wire  signed [17:0] ret_V_54_fu_14538_p1;
wire  signed [17:0] ret_V_55_fu_14545_p0;
wire  signed [35:0] lhs_V_20_fu_11669_p1;
wire  signed [17:0] ret_V_55_fu_14545_p1;
wire   [17:0] x26A_0_tmp_V_fu_14552_p0;
wire   [17:0] x26A_1_tmp_V_fu_14559_p0;
wire   [17:0] x26A_2_tmp_V_fu_14566_p0;
wire   [17:0] x26A_3_tmp_V_fu_14573_p0;
wire   [17:0] x9_0_tmp_V_fu_14580_p0;
wire   [17:0] x9_1_tmp_V_fu_14587_p0;
wire   [17:0] x9_2_tmp_V_fu_14594_p0;
wire   [17:0] x9_3_tmp_V_fu_14601_p0;
wire  signed [17:0] rD_0_tmp_V_fu_14608_p1;
wire  signed [17:0] rD_1_tmp_V_fu_14615_p1;
wire  signed [17:0] rD_2_tmp_V_fu_14622_p1;
wire  signed [17:0] rD_3_tmp_V_fu_14629_p1;
wire    ap_CS_fsm_state30;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [29:0] delta0_tmp_V_fu_14115_p00;
wire   [11:0] grp_fu_14123_p00;
wire   [11:0] grp_fu_14123_p10;
wire   [28:0] ret_V_33_fu_14139_p10;
wire   [28:0] ret_V_34_fu_14146_p10;
wire   [29:0] ret_V_36_fu_14153_p10;
wire   [26:0] ret_V_38_fu_14132_p00;
wire   [33:0] ret_V_51_fu_14282_p00;
wire   [30:0] t_tmp_V_fu_14239_p10;
wire   [32:0] x22_0_tmp_V_fu_14436_p10;
wire   [32:0] x22_1_tmp_V_fu_14443_p10;
wire   [32:0] x22_2_tmp_V_fu_14450_p10;
wire   [32:0] x22_3_tmp_V_fu_14457_p10;
wire   [30:0] x23_0_tmp_V_fu_14464_p10;
wire   [30:0] x23_1_tmp_V_fu_14471_p10;
wire   [30:0] x23_2_tmp_V_fu_14478_p10;
wire   [30:0] x23_3_tmp_V_fu_14485_p10;
wire   [25:0] z0a_tmp_V_fu_14188_p10;
reg    ap_condition_10596;
reg    ap_condition_10600;
reg    ap_condition_10603;
reg    ap_condition_10606;
reg    ap_condition_10609;
reg    ap_condition_10612;
reg    ap_condition_10615;
reg    ap_condition_10618;
reg    ap_condition_10621;
reg    ap_condition_10624;
reg    ap_condition_10627;
reg    ap_condition_10630;
reg    ap_condition_10633;
reg    ap_condition_10648;
reg    ap_condition_10652;
reg    ap_condition_10655;
reg    ap_condition_10658;
reg    ap_condition_10661;
reg    ap_condition_10664;
reg    ap_condition_10667;
reg    ap_condition_10670;
reg    ap_condition_10673;
reg    ap_condition_10676;
reg    ap_condition_10679;
reg    ap_condition_10682;
reg    ap_condition_10685;
reg    ap_condition_10700;
reg    ap_condition_10704;
reg    ap_condition_10707;
reg    ap_condition_10710;
reg    ap_condition_10713;
reg    ap_condition_10716;
reg    ap_condition_10719;
reg    ap_condition_10722;
reg    ap_condition_10725;
reg    ap_condition_10728;
reg    ap_condition_10731;
reg    ap_condition_10734;
reg    ap_condition_10737;
reg    ap_condition_10752;
reg    ap_condition_10756;
reg    ap_condition_10759;
reg    ap_condition_10762;
reg    ap_condition_10765;
reg    ap_condition_10768;
reg    ap_condition_10771;
reg    ap_condition_10774;
reg    ap_condition_10777;
reg    ap_condition_10780;
reg    ap_condition_10783;
reg    ap_condition_10786;
reg    ap_condition_10789;
reg    ap_condition_3513;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 tebuffer_imemend_V = 1'd0;
#0 tebuffer_istub_V = 7'd0;
#0 tebuffer_imem_V = 2'd0;
#0 tebuffer_writeptr_V = 3'd0;
#0 tebuffer_readptr_V = 3'd0;
#0 tebuffer_buffer_V_7 = 76'd0;
#0 tebuffer_buffer_V_0 = 76'd0;
#0 tebuffer_buffer_V_1 = 76'd0;
#0 tebuffer_buffer_V_2 = 76'd0;
#0 tebuffer_buffer_V_3 = 76'd0;
#0 tebuffer_buffer_V_4 = 76'd0;
#0 tebuffer_buffer_V_5 = 76'd0;
#0 tebuffer_buffer_V_6 = 76'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
end

TrackletProcessor_L2L3C_LUT_drinv_V #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
LUT_drinv_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_drinv_V_address0),
    .ce0(LUT_drinv_V_ce0),
    .q0(LUT_drinv_V_q0)
);

TrackletProcessor_L2L3C_LUT_invt_V #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
LUT_invt_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_invt_V_address0),
    .ce0(LUT_invt_V_ce0),
    .q0(LUT_invt_V_q0)
);

TrackletProcessor_L2L3C_teunits_0_stubids_V #(
    .DataWidth( 50 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
teunits_0_stubids_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(teunits_0_stubids_V_address0),
    .ce0(teunits_0_stubids_V_ce0),
    .q0(teunits_0_stubids_V_q0),
    .address1(teunits_0_stubids_V_address1),
    .ce1(teunits_0_stubids_V_ce1),
    .we1(teunits_0_stubids_V_we1),
    .d1(teunits_0_stubids_V_d1)
);

TrackletProcessor_L2L3C_teunits_0_stubids_V #(
    .DataWidth( 50 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
teunits_1_stubids_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(teunits_1_stubids_V_address0),
    .ce0(teunits_1_stubids_V_ce0),
    .q0(teunits_1_stubids_V_q0),
    .address1(teunits_1_stubids_V_address1),
    .ce1(teunits_1_stubids_V_ce1),
    .we1(teunits_1_stubids_V_we1),
    .d1(teunits_1_stubids_V_d1)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U1(
    .din0(nproj_barrel_ps_3_0_fu_908),
    .din1(nproj_barrel_ps_3_0_fu_908),
    .din2(nproj_barrel_ps_3_0_fu_908),
    .din3(32'd0),
    .din4(nproj_barrel_ps_3_0_fu_908),
    .din5(nproj_barrel_ps_3_0_fu_908),
    .din6(nproj_barrel_ps_3_0_fu_908),
    .din7(nproj_barrel_ps_3_0_fu_908),
    .din8(nproj_barrel_ps_3_0_fu_908),
    .din9(nproj_barrel_ps_3_0_fu_908),
    .din10(nproj_barrel_ps_3_0_fu_908),
    .din11(nproj_barrel_ps_3_0_fu_908),
    .din12(nproj_barrel_ps_3_0_fu_908),
    .din13(nproj_barrel_ps_3_0_fu_908),
    .din14(nproj_barrel_ps_3_0_fu_908),
    .din15(nproj_barrel_ps_3_0_fu_908),
    .din16(phi_ln561_reg_2027),
    .dout(nproj_barrel_ps_3_1_fu_2865_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U2(
    .din0(nproj_barrel_ps_4_0_fu_912),
    .din1(nproj_barrel_ps_4_0_fu_912),
    .din2(nproj_barrel_ps_4_0_fu_912),
    .din3(nproj_barrel_ps_4_0_fu_912),
    .din4(32'd0),
    .din5(nproj_barrel_ps_4_0_fu_912),
    .din6(nproj_barrel_ps_4_0_fu_912),
    .din7(nproj_barrel_ps_4_0_fu_912),
    .din8(nproj_barrel_ps_4_0_fu_912),
    .din9(nproj_barrel_ps_4_0_fu_912),
    .din10(nproj_barrel_ps_4_0_fu_912),
    .din11(nproj_barrel_ps_4_0_fu_912),
    .din12(nproj_barrel_ps_4_0_fu_912),
    .din13(nproj_barrel_ps_4_0_fu_912),
    .din14(nproj_barrel_ps_4_0_fu_912),
    .din15(nproj_barrel_ps_4_0_fu_912),
    .din16(phi_ln561_reg_2027),
    .dout(nproj_barrel_ps_4_1_fu_2903_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U3(
    .din0(nproj_barrel_ps_5_0_fu_916),
    .din1(nproj_barrel_ps_5_0_fu_916),
    .din2(nproj_barrel_ps_5_0_fu_916),
    .din3(nproj_barrel_ps_5_0_fu_916),
    .din4(nproj_barrel_ps_5_0_fu_916),
    .din5(32'd0),
    .din6(nproj_barrel_ps_5_0_fu_916),
    .din7(nproj_barrel_ps_5_0_fu_916),
    .din8(nproj_barrel_ps_5_0_fu_916),
    .din9(nproj_barrel_ps_5_0_fu_916),
    .din10(nproj_barrel_ps_5_0_fu_916),
    .din11(nproj_barrel_ps_5_0_fu_916),
    .din12(nproj_barrel_ps_5_0_fu_916),
    .din13(nproj_barrel_ps_5_0_fu_916),
    .din14(nproj_barrel_ps_5_0_fu_916),
    .din15(nproj_barrel_ps_5_0_fu_916),
    .din16(phi_ln561_reg_2027),
    .dout(nproj_barrel_ps_5_1_fu_2941_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U4(
    .din0(nproj_barrel_ps_6_0_fu_920),
    .din1(nproj_barrel_ps_6_0_fu_920),
    .din2(nproj_barrel_ps_6_0_fu_920),
    .din3(nproj_barrel_ps_6_0_fu_920),
    .din4(nproj_barrel_ps_6_0_fu_920),
    .din5(nproj_barrel_ps_6_0_fu_920),
    .din6(32'd0),
    .din7(nproj_barrel_ps_6_0_fu_920),
    .din8(nproj_barrel_ps_6_0_fu_920),
    .din9(nproj_barrel_ps_6_0_fu_920),
    .din10(nproj_barrel_ps_6_0_fu_920),
    .din11(nproj_barrel_ps_6_0_fu_920),
    .din12(nproj_barrel_ps_6_0_fu_920),
    .din13(nproj_barrel_ps_6_0_fu_920),
    .din14(nproj_barrel_ps_6_0_fu_920),
    .din15(nproj_barrel_ps_6_0_fu_920),
    .din16(phi_ln561_reg_2027),
    .dout(nproj_barrel_ps_6_1_fu_2979_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U5(
    .din0(nproj_barrel_2s_1_0_fu_932),
    .din1(32'd0),
    .din2(nproj_barrel_2s_1_0_fu_932),
    .din3(nproj_barrel_2s_1_0_fu_932),
    .din4(nproj_barrel_2s_1_0_fu_932),
    .din5(nproj_barrel_2s_1_0_fu_932),
    .din6(nproj_barrel_2s_1_0_fu_932),
    .din7(nproj_barrel_2s_1_0_fu_932),
    .din8(nproj_barrel_2s_1_0_fu_932),
    .din9(nproj_barrel_2s_1_0_fu_932),
    .din10(nproj_barrel_2s_1_0_fu_932),
    .din11(nproj_barrel_2s_1_0_fu_932),
    .din12(nproj_barrel_2s_1_0_fu_932),
    .din13(nproj_barrel_2s_1_0_fu_932),
    .din14(nproj_barrel_2s_1_0_fu_932),
    .din15(nproj_barrel_2s_1_0_fu_932),
    .din16(phi_ln562_reg_2038),
    .dout(nproj_barrel_2s_1_1_fu_3067_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U6(
    .din0(nproj_barrel_2s_2_0_fu_936),
    .din1(nproj_barrel_2s_2_0_fu_936),
    .din2(32'd0),
    .din3(nproj_barrel_2s_2_0_fu_936),
    .din4(nproj_barrel_2s_2_0_fu_936),
    .din5(nproj_barrel_2s_2_0_fu_936),
    .din6(nproj_barrel_2s_2_0_fu_936),
    .din7(nproj_barrel_2s_2_0_fu_936),
    .din8(nproj_barrel_2s_2_0_fu_936),
    .din9(nproj_barrel_2s_2_0_fu_936),
    .din10(nproj_barrel_2s_2_0_fu_936),
    .din11(nproj_barrel_2s_2_0_fu_936),
    .din12(nproj_barrel_2s_2_0_fu_936),
    .din13(nproj_barrel_2s_2_0_fu_936),
    .din14(nproj_barrel_2s_2_0_fu_936),
    .din15(nproj_barrel_2s_2_0_fu_936),
    .din16(phi_ln562_reg_2038),
    .dout(nproj_barrel_2s_2_1_fu_3105_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U7(
    .din0(nproj_barrel_2s_3_0_fu_940),
    .din1(nproj_barrel_2s_3_0_fu_940),
    .din2(nproj_barrel_2s_3_0_fu_940),
    .din3(32'd0),
    .din4(nproj_barrel_2s_3_0_fu_940),
    .din5(nproj_barrel_2s_3_0_fu_940),
    .din6(nproj_barrel_2s_3_0_fu_940),
    .din7(nproj_barrel_2s_3_0_fu_940),
    .din8(nproj_barrel_2s_3_0_fu_940),
    .din9(nproj_barrel_2s_3_0_fu_940),
    .din10(nproj_barrel_2s_3_0_fu_940),
    .din11(nproj_barrel_2s_3_0_fu_940),
    .din12(nproj_barrel_2s_3_0_fu_940),
    .din13(nproj_barrel_2s_3_0_fu_940),
    .din14(nproj_barrel_2s_3_0_fu_940),
    .din15(nproj_barrel_2s_3_0_fu_940),
    .din16(phi_ln562_reg_2038),
    .dout(nproj_barrel_2s_3_1_fu_3143_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U8(
    .din0(nproj_barrel_2s_5_0_fu_944),
    .din1(nproj_barrel_2s_5_0_fu_944),
    .din2(nproj_barrel_2s_5_0_fu_944),
    .din3(nproj_barrel_2s_5_0_fu_944),
    .din4(nproj_barrel_2s_5_0_fu_944),
    .din5(32'd0),
    .din6(nproj_barrel_2s_5_0_fu_944),
    .din7(nproj_barrel_2s_5_0_fu_944),
    .din8(nproj_barrel_2s_5_0_fu_944),
    .din9(nproj_barrel_2s_5_0_fu_944),
    .din10(nproj_barrel_2s_5_0_fu_944),
    .din11(nproj_barrel_2s_5_0_fu_944),
    .din12(nproj_barrel_2s_5_0_fu_944),
    .din13(nproj_barrel_2s_5_0_fu_944),
    .din14(nproj_barrel_2s_5_0_fu_944),
    .din15(nproj_barrel_2s_5_0_fu_944),
    .din16(phi_ln562_reg_2038),
    .dout(nproj_barrel_2s_5_1_fu_3181_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U9(
    .din0(nproj_barrel_2s_6_0_fu_948),
    .din1(nproj_barrel_2s_6_0_fu_948),
    .din2(nproj_barrel_2s_6_0_fu_948),
    .din3(nproj_barrel_2s_6_0_fu_948),
    .din4(nproj_barrel_2s_6_0_fu_948),
    .din5(nproj_barrel_2s_6_0_fu_948),
    .din6(32'd0),
    .din7(nproj_barrel_2s_6_0_fu_948),
    .din8(nproj_barrel_2s_6_0_fu_948),
    .din9(nproj_barrel_2s_6_0_fu_948),
    .din10(nproj_barrel_2s_6_0_fu_948),
    .din11(nproj_barrel_2s_6_0_fu_948),
    .din12(nproj_barrel_2s_6_0_fu_948),
    .din13(nproj_barrel_2s_6_0_fu_948),
    .din14(nproj_barrel_2s_6_0_fu_948),
    .din15(nproj_barrel_2s_6_0_fu_948),
    .din16(phi_ln562_reg_2038),
    .dout(nproj_barrel_2s_6_1_fu_3219_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U10(
    .din0(nproj_barrel_2s_7_0_fu_952),
    .din1(nproj_barrel_2s_7_0_fu_952),
    .din2(nproj_barrel_2s_7_0_fu_952),
    .din3(nproj_barrel_2s_7_0_fu_952),
    .din4(nproj_barrel_2s_7_0_fu_952),
    .din5(nproj_barrel_2s_7_0_fu_952),
    .din6(nproj_barrel_2s_7_0_fu_952),
    .din7(32'd0),
    .din8(nproj_barrel_2s_7_0_fu_952),
    .din9(nproj_barrel_2s_7_0_fu_952),
    .din10(nproj_barrel_2s_7_0_fu_952),
    .din11(nproj_barrel_2s_7_0_fu_952),
    .din12(nproj_barrel_2s_7_0_fu_952),
    .din13(nproj_barrel_2s_7_0_fu_952),
    .din14(nproj_barrel_2s_7_0_fu_952),
    .din15(nproj_barrel_2s_7_0_fu_952),
    .din16(phi_ln562_reg_2038),
    .dout(nproj_barrel_2s_7_1_fu_3257_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U11(
    .din0(nproj_disk_1_0_fu_956),
    .din1(32'd0),
    .din2(nproj_disk_1_0_fu_956),
    .din3(nproj_disk_1_0_fu_956),
    .din4(nproj_disk_1_0_fu_956),
    .din5(nproj_disk_1_0_fu_956),
    .din6(nproj_disk_1_0_fu_956),
    .din7(nproj_disk_1_0_fu_956),
    .din8(nproj_disk_1_0_fu_956),
    .din9(nproj_disk_1_0_fu_956),
    .din10(nproj_disk_1_0_fu_956),
    .din11(nproj_disk_1_0_fu_956),
    .din12(nproj_disk_1_0_fu_956),
    .din13(nproj_disk_1_0_fu_956),
    .din14(nproj_disk_1_0_fu_956),
    .din15(nproj_disk_1_0_fu_956),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_1_1_fu_3373_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U12(
    .din0(nproj_disk_2_0_fu_960),
    .din1(nproj_disk_2_0_fu_960),
    .din2(32'd0),
    .din3(nproj_disk_2_0_fu_960),
    .din4(nproj_disk_2_0_fu_960),
    .din5(nproj_disk_2_0_fu_960),
    .din6(nproj_disk_2_0_fu_960),
    .din7(nproj_disk_2_0_fu_960),
    .din8(nproj_disk_2_0_fu_960),
    .din9(nproj_disk_2_0_fu_960),
    .din10(nproj_disk_2_0_fu_960),
    .din11(nproj_disk_2_0_fu_960),
    .din12(nproj_disk_2_0_fu_960),
    .din13(nproj_disk_2_0_fu_960),
    .din14(nproj_disk_2_0_fu_960),
    .din15(nproj_disk_2_0_fu_960),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_2_1_fu_3411_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U13(
    .din0(nproj_disk_3_0_fu_964),
    .din1(nproj_disk_3_0_fu_964),
    .din2(nproj_disk_3_0_fu_964),
    .din3(32'd0),
    .din4(nproj_disk_3_0_fu_964),
    .din5(nproj_disk_3_0_fu_964),
    .din6(nproj_disk_3_0_fu_964),
    .din7(nproj_disk_3_0_fu_964),
    .din8(nproj_disk_3_0_fu_964),
    .din9(nproj_disk_3_0_fu_964),
    .din10(nproj_disk_3_0_fu_964),
    .din11(nproj_disk_3_0_fu_964),
    .din12(nproj_disk_3_0_fu_964),
    .din13(nproj_disk_3_0_fu_964),
    .din14(nproj_disk_3_0_fu_964),
    .din15(nproj_disk_3_0_fu_964),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_3_1_fu_3449_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U14(
    .din0(nproj_disk_5_0_fu_968),
    .din1(nproj_disk_5_0_fu_968),
    .din2(nproj_disk_5_0_fu_968),
    .din3(nproj_disk_5_0_fu_968),
    .din4(nproj_disk_5_0_fu_968),
    .din5(32'd0),
    .din6(nproj_disk_5_0_fu_968),
    .din7(nproj_disk_5_0_fu_968),
    .din8(nproj_disk_5_0_fu_968),
    .din9(nproj_disk_5_0_fu_968),
    .din10(nproj_disk_5_0_fu_968),
    .din11(nproj_disk_5_0_fu_968),
    .din12(nproj_disk_5_0_fu_968),
    .din13(nproj_disk_5_0_fu_968),
    .din14(nproj_disk_5_0_fu_968),
    .din15(nproj_disk_5_0_fu_968),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_5_1_fu_3487_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U15(
    .din0(nproj_disk_6_0_fu_972),
    .din1(nproj_disk_6_0_fu_972),
    .din2(nproj_disk_6_0_fu_972),
    .din3(nproj_disk_6_0_fu_972),
    .din4(nproj_disk_6_0_fu_972),
    .din5(nproj_disk_6_0_fu_972),
    .din6(32'd0),
    .din7(nproj_disk_6_0_fu_972),
    .din8(nproj_disk_6_0_fu_972),
    .din9(nproj_disk_6_0_fu_972),
    .din10(nproj_disk_6_0_fu_972),
    .din11(nproj_disk_6_0_fu_972),
    .din12(nproj_disk_6_0_fu_972),
    .din13(nproj_disk_6_0_fu_972),
    .din14(nproj_disk_6_0_fu_972),
    .din15(nproj_disk_6_0_fu_972),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_6_1_fu_3525_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U16(
    .din0(nproj_disk_7_0_fu_976),
    .din1(nproj_disk_7_0_fu_976),
    .din2(nproj_disk_7_0_fu_976),
    .din3(nproj_disk_7_0_fu_976),
    .din4(nproj_disk_7_0_fu_976),
    .din5(nproj_disk_7_0_fu_976),
    .din6(nproj_disk_7_0_fu_976),
    .din7(32'd0),
    .din8(nproj_disk_7_0_fu_976),
    .din9(nproj_disk_7_0_fu_976),
    .din10(nproj_disk_7_0_fu_976),
    .din11(nproj_disk_7_0_fu_976),
    .din12(nproj_disk_7_0_fu_976),
    .din13(nproj_disk_7_0_fu_976),
    .din14(nproj_disk_7_0_fu_976),
    .din15(nproj_disk_7_0_fu_976),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_7_1_fu_3563_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U17(
    .din0(nproj_disk_9_0_fu_980),
    .din1(nproj_disk_9_0_fu_980),
    .din2(nproj_disk_9_0_fu_980),
    .din3(nproj_disk_9_0_fu_980),
    .din4(nproj_disk_9_0_fu_980),
    .din5(nproj_disk_9_0_fu_980),
    .din6(nproj_disk_9_0_fu_980),
    .din7(nproj_disk_9_0_fu_980),
    .din8(nproj_disk_9_0_fu_980),
    .din9(32'd0),
    .din10(nproj_disk_9_0_fu_980),
    .din11(nproj_disk_9_0_fu_980),
    .din12(nproj_disk_9_0_fu_980),
    .din13(nproj_disk_9_0_fu_980),
    .din14(nproj_disk_9_0_fu_980),
    .din15(nproj_disk_9_0_fu_980),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_9_1_fu_3601_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U18(
    .din0(nproj_disk_10_0_fu_984),
    .din1(nproj_disk_10_0_fu_984),
    .din2(nproj_disk_10_0_fu_984),
    .din3(nproj_disk_10_0_fu_984),
    .din4(nproj_disk_10_0_fu_984),
    .din5(nproj_disk_10_0_fu_984),
    .din6(nproj_disk_10_0_fu_984),
    .din7(nproj_disk_10_0_fu_984),
    .din8(nproj_disk_10_0_fu_984),
    .din9(nproj_disk_10_0_fu_984),
    .din10(32'd0),
    .din11(nproj_disk_10_0_fu_984),
    .din12(nproj_disk_10_0_fu_984),
    .din13(nproj_disk_10_0_fu_984),
    .din14(nproj_disk_10_0_fu_984),
    .din15(nproj_disk_10_0_fu_984),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_10_1_fu_3639_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U19(
    .din0(nproj_disk_11_0_fu_988),
    .din1(nproj_disk_11_0_fu_988),
    .din2(nproj_disk_11_0_fu_988),
    .din3(nproj_disk_11_0_fu_988),
    .din4(nproj_disk_11_0_fu_988),
    .din5(nproj_disk_11_0_fu_988),
    .din6(nproj_disk_11_0_fu_988),
    .din7(nproj_disk_11_0_fu_988),
    .din8(nproj_disk_11_0_fu_988),
    .din9(nproj_disk_11_0_fu_988),
    .din10(nproj_disk_11_0_fu_988),
    .din11(32'd0),
    .din12(nproj_disk_11_0_fu_988),
    .din13(nproj_disk_11_0_fu_988),
    .din14(nproj_disk_11_0_fu_988),
    .din15(nproj_disk_11_0_fu_988),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_11_1_fu_3677_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U20(
    .din0(nproj_disk_13_0_fu_992),
    .din1(nproj_disk_13_0_fu_992),
    .din2(nproj_disk_13_0_fu_992),
    .din3(nproj_disk_13_0_fu_992),
    .din4(nproj_disk_13_0_fu_992),
    .din5(nproj_disk_13_0_fu_992),
    .din6(nproj_disk_13_0_fu_992),
    .din7(nproj_disk_13_0_fu_992),
    .din8(nproj_disk_13_0_fu_992),
    .din9(nproj_disk_13_0_fu_992),
    .din10(nproj_disk_13_0_fu_992),
    .din11(nproj_disk_13_0_fu_992),
    .din12(nproj_disk_13_0_fu_992),
    .din13(32'd0),
    .din14(nproj_disk_13_0_fu_992),
    .din15(nproj_disk_13_0_fu_992),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_13_1_fu_3715_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U21(
    .din0(nproj_disk_14_0_fu_996),
    .din1(nproj_disk_14_0_fu_996),
    .din2(nproj_disk_14_0_fu_996),
    .din3(nproj_disk_14_0_fu_996),
    .din4(nproj_disk_14_0_fu_996),
    .din5(nproj_disk_14_0_fu_996),
    .din6(nproj_disk_14_0_fu_996),
    .din7(nproj_disk_14_0_fu_996),
    .din8(nproj_disk_14_0_fu_996),
    .din9(nproj_disk_14_0_fu_996),
    .din10(nproj_disk_14_0_fu_996),
    .din11(nproj_disk_14_0_fu_996),
    .din12(nproj_disk_14_0_fu_996),
    .din13(nproj_disk_14_0_fu_996),
    .din14(32'd0),
    .din15(nproj_disk_14_0_fu_996),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_14_1_fu_3753_p18)
);

TrackletProcessor_L2L3C_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mux_164_32_1_1_U22(
    .din0(nproj_disk_15_0_fu_1000),
    .din1(nproj_disk_15_0_fu_1000),
    .din2(nproj_disk_15_0_fu_1000),
    .din3(nproj_disk_15_0_fu_1000),
    .din4(nproj_disk_15_0_fu_1000),
    .din5(nproj_disk_15_0_fu_1000),
    .din6(nproj_disk_15_0_fu_1000),
    .din7(nproj_disk_15_0_fu_1000),
    .din8(nproj_disk_15_0_fu_1000),
    .din9(nproj_disk_15_0_fu_1000),
    .din10(nproj_disk_15_0_fu_1000),
    .din11(nproj_disk_15_0_fu_1000),
    .din12(nproj_disk_15_0_fu_1000),
    .din13(nproj_disk_15_0_fu_1000),
    .din14(nproj_disk_15_0_fu_1000),
    .din15(32'd0),
    .din16(phi_ln563_reg_2049),
    .dout(nproj_disk_15_1_fu_3791_p18)
);

TrackletProcessor_L2L3C_mux_245_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 7 ),
    .din9_WIDTH( 7 ),
    .din10_WIDTH( 7 ),
    .din11_WIDTH( 7 ),
    .din12_WIDTH( 7 ),
    .din13_WIDTH( 7 ),
    .din14_WIDTH( 7 ),
    .din15_WIDTH( 7 ),
    .din16_WIDTH( 7 ),
    .din17_WIDTH( 7 ),
    .din18_WIDTH( 7 ),
    .din19_WIDTH( 7 ),
    .din20_WIDTH( 7 ),
    .din21_WIDTH( 7 ),
    .din22_WIDTH( 7 ),
    .din23_WIDTH( 7 ),
    .din24_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
TrackletProcessor_L2L3C_mux_245_7_1_1_U23(
    .din0(innerStubs_0_nentries_0_V),
    .din1(innerStubs_0_nentries_1_V),
    .din2(innerStubs_0_nentries_2_V),
    .din3(innerStubs_0_nentries_3_V),
    .din4(innerStubs_0_nentries_4_V),
    .din5(innerStubs_0_nentries_5_V),
    .din6(innerStubs_0_nentries_6_V),
    .din7(innerStubs_0_nentries_7_V),
    .din8(innerStubs_1_nentries_0_V),
    .din9(innerStubs_1_nentries_1_V),
    .din10(innerStubs_1_nentries_2_V),
    .din11(innerStubs_1_nentries_3_V),
    .din12(innerStubs_1_nentries_4_V),
    .din13(innerStubs_1_nentries_5_V),
    .din14(innerStubs_1_nentries_6_V),
    .din15(innerStubs_1_nentries_7_V),
    .din16(innerStubs_2_nentries_0_V),
    .din17(innerStubs_2_nentries_1_V),
    .din18(innerStubs_2_nentries_2_V),
    .din19(innerStubs_2_nentries_3_V),
    .din20(innerStubs_2_nentries_4_V),
    .din21(innerStubs_2_nentries_5_V),
    .din22(innerStubs_2_nentries_6_V),
    .din23(innerStubs_2_nentries_7_V),
    .din24(tmp_10_fu_4332_p25),
    .dout(tmp_10_fu_4332_p26)
);

TrackletProcessor_L2L3C_mux_83_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
TrackletProcessor_L2L3C_mux_83_64_1_1_U24(
    .din0(vmstubsentries_0_V_reg_15405),
    .din1(vmstubsentries_1_V_reg_15415),
    .din2(vmstubsentries_2_V_reg_15425),
    .din3(vmstubsentries_3_V_reg_15435),
    .din4(vmstubsentries_4_V_reg_15445),
    .din5(vmstubsentries_5_V_reg_15455),
    .din6(vmstubsentries_6_V_reg_15465),
    .din7(p_Result_s_reg_15475),
    .din8(tmp_5_fu_5013_p9),
    .dout(tmp_5_fu_5013_p10)
);

TrackletProcessor_L2L3C_mux_83_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
TrackletProcessor_L2L3C_mux_83_16_1_1_U25(
    .din0(vmstubsmask_0_V_reg_15410),
    .din1(vmstubsmask_1_V_reg_15420),
    .din2(vmstubsmask_2_V_reg_15430),
    .din3(vmstubsmask_3_V_reg_15440),
    .din4(vmstubsmask_4_V_reg_15450),
    .din5(vmstubsmask_5_V_reg_15460),
    .din6(vmstubsmask_6_V_reg_15470),
    .din7(p_Result_3_reg_15480),
    .din8(stubmask16_V_fu_6781_p9),
    .dout(stubmask16_V_fu_6781_p10)
);

TrackletProcessor_L2L3C_mux_2568_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 1 ),
    .din18_WIDTH( 1 ),
    .din19_WIDTH( 1 ),
    .din20_WIDTH( 1 ),
    .din21_WIDTH( 1 ),
    .din22_WIDTH( 1 ),
    .din23_WIDTH( 1 ),
    .din24_WIDTH( 1 ),
    .din25_WIDTH( 1 ),
    .din26_WIDTH( 1 ),
    .din27_WIDTH( 1 ),
    .din28_WIDTH( 1 ),
    .din29_WIDTH( 1 ),
    .din30_WIDTH( 1 ),
    .din31_WIDTH( 1 ),
    .din32_WIDTH( 1 ),
    .din33_WIDTH( 1 ),
    .din34_WIDTH( 1 ),
    .din35_WIDTH( 1 ),
    .din36_WIDTH( 1 ),
    .din37_WIDTH( 1 ),
    .din38_WIDTH( 1 ),
    .din39_WIDTH( 1 ),
    .din40_WIDTH( 1 ),
    .din41_WIDTH( 1 ),
    .din42_WIDTH( 1 ),
    .din43_WIDTH( 1 ),
    .din44_WIDTH( 1 ),
    .din45_WIDTH( 1 ),
    .din46_WIDTH( 1 ),
    .din47_WIDTH( 1 ),
    .din48_WIDTH( 1 ),
    .din49_WIDTH( 1 ),
    .din50_WIDTH( 1 ),
    .din51_WIDTH( 1 ),
    .din52_WIDTH( 1 ),
    .din53_WIDTH( 1 ),
    .din54_WIDTH( 1 ),
    .din55_WIDTH( 1 ),
    .din56_WIDTH( 1 ),
    .din57_WIDTH( 1 ),
    .din58_WIDTH( 1 ),
    .din59_WIDTH( 1 ),
    .din60_WIDTH( 1 ),
    .din61_WIDTH( 1 ),
    .din62_WIDTH( 1 ),
    .din63_WIDTH( 1 ),
    .din64_WIDTH( 1 ),
    .din65_WIDTH( 1 ),
    .din66_WIDTH( 1 ),
    .din67_WIDTH( 1 ),
    .din68_WIDTH( 1 ),
    .din69_WIDTH( 1 ),
    .din70_WIDTH( 1 ),
    .din71_WIDTH( 1 ),
    .din72_WIDTH( 1 ),
    .din73_WIDTH( 1 ),
    .din74_WIDTH( 1 ),
    .din75_WIDTH( 1 ),
    .din76_WIDTH( 1 ),
    .din77_WIDTH( 1 ),
    .din78_WIDTH( 1 ),
    .din79_WIDTH( 1 ),
    .din80_WIDTH( 1 ),
    .din81_WIDTH( 1 ),
    .din82_WIDTH( 1 ),
    .din83_WIDTH( 1 ),
    .din84_WIDTH( 1 ),
    .din85_WIDTH( 1 ),
    .din86_WIDTH( 1 ),
    .din87_WIDTH( 1 ),
    .din88_WIDTH( 1 ),
    .din89_WIDTH( 1 ),
    .din90_WIDTH( 1 ),
    .din91_WIDTH( 1 ),
    .din92_WIDTH( 1 ),
    .din93_WIDTH( 1 ),
    .din94_WIDTH( 1 ),
    .din95_WIDTH( 1 ),
    .din96_WIDTH( 1 ),
    .din97_WIDTH( 1 ),
    .din98_WIDTH( 1 ),
    .din99_WIDTH( 1 ),
    .din100_WIDTH( 1 ),
    .din101_WIDTH( 1 ),
    .din102_WIDTH( 1 ),
    .din103_WIDTH( 1 ),
    .din104_WIDTH( 1 ),
    .din105_WIDTH( 1 ),
    .din106_WIDTH( 1 ),
    .din107_WIDTH( 1 ),
    .din108_WIDTH( 1 ),
    .din109_WIDTH( 1 ),
    .din110_WIDTH( 1 ),
    .din111_WIDTH( 1 ),
    .din112_WIDTH( 1 ),
    .din113_WIDTH( 1 ),
    .din114_WIDTH( 1 ),
    .din115_WIDTH( 1 ),
    .din116_WIDTH( 1 ),
    .din117_WIDTH( 1 ),
    .din118_WIDTH( 1 ),
    .din119_WIDTH( 1 ),
    .din120_WIDTH( 1 ),
    .din121_WIDTH( 1 ),
    .din122_WIDTH( 1 ),
    .din123_WIDTH( 1 ),
    .din124_WIDTH( 1 ),
    .din125_WIDTH( 1 ),
    .din126_WIDTH( 1 ),
    .din127_WIDTH( 1 ),
    .din128_WIDTH( 1 ),
    .din129_WIDTH( 1 ),
    .din130_WIDTH( 1 ),
    .din131_WIDTH( 1 ),
    .din132_WIDTH( 1 ),
    .din133_WIDTH( 1 ),
    .din134_WIDTH( 1 ),
    .din135_WIDTH( 1 ),
    .din136_WIDTH( 1 ),
    .din137_WIDTH( 1 ),
    .din138_WIDTH( 1 ),
    .din139_WIDTH( 1 ),
    .din140_WIDTH( 1 ),
    .din141_WIDTH( 1 ),
    .din142_WIDTH( 1 ),
    .din143_WIDTH( 1 ),
    .din144_WIDTH( 1 ),
    .din145_WIDTH( 1 ),
    .din146_WIDTH( 1 ),
    .din147_WIDTH( 1 ),
    .din148_WIDTH( 1 ),
    .din149_WIDTH( 1 ),
    .din150_WIDTH( 1 ),
    .din151_WIDTH( 1 ),
    .din152_WIDTH( 1 ),
    .din153_WIDTH( 1 ),
    .din154_WIDTH( 1 ),
    .din155_WIDTH( 1 ),
    .din156_WIDTH( 1 ),
    .din157_WIDTH( 1 ),
    .din158_WIDTH( 1 ),
    .din159_WIDTH( 1 ),
    .din160_WIDTH( 1 ),
    .din161_WIDTH( 1 ),
    .din162_WIDTH( 1 ),
    .din163_WIDTH( 1 ),
    .din164_WIDTH( 1 ),
    .din165_WIDTH( 1 ),
    .din166_WIDTH( 1 ),
    .din167_WIDTH( 1 ),
    .din168_WIDTH( 1 ),
    .din169_WIDTH( 1 ),
    .din170_WIDTH( 1 ),
    .din171_WIDTH( 1 ),
    .din172_WIDTH( 1 ),
    .din173_WIDTH( 1 ),
    .din174_WIDTH( 1 ),
    .din175_WIDTH( 1 ),
    .din176_WIDTH( 1 ),
    .din177_WIDTH( 1 ),
    .din178_WIDTH( 1 ),
    .din179_WIDTH( 1 ),
    .din180_WIDTH( 1 ),
    .din181_WIDTH( 1 ),
    .din182_WIDTH( 1 ),
    .din183_WIDTH( 1 ),
    .din184_WIDTH( 1 ),
    .din185_WIDTH( 1 ),
    .din186_WIDTH( 1 ),
    .din187_WIDTH( 1 ),
    .din188_WIDTH( 1 ),
    .din189_WIDTH( 1 ),
    .din190_WIDTH( 1 ),
    .din191_WIDTH( 1 ),
    .din192_WIDTH( 1 ),
    .din193_WIDTH( 1 ),
    .din194_WIDTH( 1 ),
    .din195_WIDTH( 1 ),
    .din196_WIDTH( 1 ),
    .din197_WIDTH( 1 ),
    .din198_WIDTH( 1 ),
    .din199_WIDTH( 1 ),
    .din200_WIDTH( 1 ),
    .din201_WIDTH( 1 ),
    .din202_WIDTH( 1 ),
    .din203_WIDTH( 1 ),
    .din204_WIDTH( 1 ),
    .din205_WIDTH( 1 ),
    .din206_WIDTH( 1 ),
    .din207_WIDTH( 1 ),
    .din208_WIDTH( 1 ),
    .din209_WIDTH( 1 ),
    .din210_WIDTH( 1 ),
    .din211_WIDTH( 1 ),
    .din212_WIDTH( 1 ),
    .din213_WIDTH( 1 ),
    .din214_WIDTH( 1 ),
    .din215_WIDTH( 1 ),
    .din216_WIDTH( 1 ),
    .din217_WIDTH( 1 ),
    .din218_WIDTH( 1 ),
    .din219_WIDTH( 1 ),
    .din220_WIDTH( 1 ),
    .din221_WIDTH( 1 ),
    .din222_WIDTH( 1 ),
    .din223_WIDTH( 1 ),
    .din224_WIDTH( 1 ),
    .din225_WIDTH( 1 ),
    .din226_WIDTH( 1 ),
    .din227_WIDTH( 1 ),
    .din228_WIDTH( 1 ),
    .din229_WIDTH( 1 ),
    .din230_WIDTH( 1 ),
    .din231_WIDTH( 1 ),
    .din232_WIDTH( 1 ),
    .din233_WIDTH( 1 ),
    .din234_WIDTH( 1 ),
    .din235_WIDTH( 1 ),
    .din236_WIDTH( 1 ),
    .din237_WIDTH( 1 ),
    .din238_WIDTH( 1 ),
    .din239_WIDTH( 1 ),
    .din240_WIDTH( 1 ),
    .din241_WIDTH( 1 ),
    .din242_WIDTH( 1 ),
    .din243_WIDTH( 1 ),
    .din244_WIDTH( 1 ),
    .din245_WIDTH( 1 ),
    .din246_WIDTH( 1 ),
    .din247_WIDTH( 1 ),
    .din248_WIDTH( 1 ),
    .din249_WIDTH( 1 ),
    .din250_WIDTH( 1 ),
    .din251_WIDTH( 1 ),
    .din252_WIDTH( 1 ),
    .din253_WIDTH( 1 ),
    .din254_WIDTH( 1 ),
    .din255_WIDTH( 1 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 1 ))
TrackletProcessor_L2L3C_mux_2568_1_1_1_U26(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd0),
    .din6(1'd1),
    .din7(1'd1),
    .din8(1'd1),
    .din9(1'd1),
    .din10(1'd1),
    .din11(1'd0),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd1),
    .din15(1'd1),
    .din16(1'd1),
    .din17(1'd1),
    .din18(1'd0),
    .din19(1'd0),
    .din20(1'd1),
    .din21(1'd1),
    .din22(1'd1),
    .din23(1'd1),
    .din24(1'd1),
    .din25(1'd1),
    .din26(1'd0),
    .din27(1'd0),
    .din28(1'd1),
    .din29(1'd1),
    .din30(1'd1),
    .din31(1'd1),
    .din32(1'd1),
    .din33(1'd1),
    .din34(1'd0),
    .din35(1'd0),
    .din36(1'd1),
    .din37(1'd1),
    .din38(1'd1),
    .din39(1'd1),
    .din40(1'd1),
    .din41(1'd0),
    .din42(1'd0),
    .din43(1'd0),
    .din44(1'd1),
    .din45(1'd1),
    .din46(1'd1),
    .din47(1'd1),
    .din48(1'd1),
    .din49(1'd0),
    .din50(1'd0),
    .din51(1'd0),
    .din52(1'd1),
    .din53(1'd1),
    .din54(1'd1),
    .din55(1'd1),
    .din56(1'd1),
    .din57(1'd0),
    .din58(1'd0),
    .din59(1'd0),
    .din60(1'd1),
    .din61(1'd1),
    .din62(1'd1),
    .din63(1'd1),
    .din64(1'd1),
    .din65(1'd0),
    .din66(1'd0),
    .din67(1'd0),
    .din68(1'd1),
    .din69(1'd1),
    .din70(1'd1),
    .din71(1'd1),
    .din72(1'd1),
    .din73(1'd0),
    .din74(1'd0),
    .din75(1'd0),
    .din76(1'd1),
    .din77(1'd1),
    .din78(1'd1),
    .din79(1'd1),
    .din80(1'd0),
    .din81(1'd0),
    .din82(1'd0),
    .din83(1'd0),
    .din84(1'd1),
    .din85(1'd1),
    .din86(1'd1),
    .din87(1'd1),
    .din88(1'd0),
    .din89(1'd0),
    .din90(1'd0),
    .din91(1'd0),
    .din92(1'd1),
    .din93(1'd1),
    .din94(1'd1),
    .din95(1'd1),
    .din96(1'd0),
    .din97(1'd0),
    .din98(1'd0),
    .din99(1'd0),
    .din100(1'd1),
    .din101(1'd1),
    .din102(1'd1),
    .din103(1'd1),
    .din104(1'd0),
    .din105(1'd0),
    .din106(1'd0),
    .din107(1'd0),
    .din108(1'd1),
    .din109(1'd1),
    .din110(1'd0),
    .din111(1'd0),
    .din112(1'd0),
    .din113(1'd0),
    .din114(1'd0),
    .din115(1'd0),
    .din116(1'd0),
    .din117(1'd0),
    .din118(1'd0),
    .din119(1'd0),
    .din120(1'd0),
    .din121(1'd0),
    .din122(1'd0),
    .din123(1'd0),
    .din124(1'd0),
    .din125(1'd0),
    .din126(1'd0),
    .din127(1'd0),
    .din128(1'd0),
    .din129(1'd0),
    .din130(1'd0),
    .din131(1'd0),
    .din132(1'd0),
    .din133(1'd0),
    .din134(1'd0),
    .din135(1'd0),
    .din136(1'd0),
    .din137(1'd0),
    .din138(1'd0),
    .din139(1'd0),
    .din140(1'd0),
    .din141(1'd0),
    .din142(1'd0),
    .din143(1'd0),
    .din144(1'd0),
    .din145(1'd0),
    .din146(1'd0),
    .din147(1'd0),
    .din148(1'd0),
    .din149(1'd0),
    .din150(1'd0),
    .din151(1'd0),
    .din152(1'd0),
    .din153(1'd0),
    .din154(1'd0),
    .din155(1'd1),
    .din156(1'd1),
    .din157(1'd0),
    .din158(1'd0),
    .din159(1'd0),
    .din160(1'd0),
    .din161(1'd1),
    .din162(1'd1),
    .din163(1'd1),
    .din164(1'd1),
    .din165(1'd0),
    .din166(1'd0),
    .din167(1'd0),
    .din168(1'd0),
    .din169(1'd1),
    .din170(1'd1),
    .din171(1'd1),
    .din172(1'd1),
    .din173(1'd0),
    .din174(1'd0),
    .din175(1'd0),
    .din176(1'd0),
    .din177(1'd1),
    .din178(1'd1),
    .din179(1'd1),
    .din180(1'd1),
    .din181(1'd0),
    .din182(1'd0),
    .din183(1'd0),
    .din184(1'd1),
    .din185(1'd1),
    .din186(1'd1),
    .din187(1'd1),
    .din188(1'd1),
    .din189(1'd0),
    .din190(1'd0),
    .din191(1'd0),
    .din192(1'd1),
    .din193(1'd1),
    .din194(1'd1),
    .din195(1'd1),
    .din196(1'd1),
    .din197(1'd0),
    .din198(1'd0),
    .din199(1'd0),
    .din200(1'd1),
    .din201(1'd1),
    .din202(1'd1),
    .din203(1'd1),
    .din204(1'd1),
    .din205(1'd0),
    .din206(1'd0),
    .din207(1'd0),
    .din208(1'd1),
    .din209(1'd1),
    .din210(1'd1),
    .din211(1'd1),
    .din212(1'd1),
    .din213(1'd0),
    .din214(1'd0),
    .din215(1'd0),
    .din216(1'd1),
    .din217(1'd1),
    .din218(1'd1),
    .din219(1'd1),
    .din220(1'd1),
    .din221(1'd0),
    .din222(1'd0),
    .din223(1'd0),
    .din224(1'd1),
    .din225(1'd1),
    .din226(1'd1),
    .din227(1'd1),
    .din228(1'd1),
    .din229(1'd0),
    .din230(1'd0),
    .din231(1'd1),
    .din232(1'd1),
    .din233(1'd1),
    .din234(1'd1),
    .din235(1'd1),
    .din236(1'd1),
    .din237(1'd0),
    .din238(1'd0),
    .din239(1'd1),
    .din240(1'd1),
    .din241(1'd1),
    .din242(1'd1),
    .din243(1'd1),
    .din244(1'd1),
    .din245(1'd0),
    .din246(1'd0),
    .din247(1'd1),
    .din248(1'd1),
    .din249(1'd1),
    .din250(1'd1),
    .din251(1'd0),
    .din252(1'd1),
    .din253(1'd0),
    .din254(1'd1),
    .din255(1'd1),
    .din256(tmp_2_fu_7159_p257),
    .dout(tmp_2_fu_7159_p258)
);

TrackletProcessor_L2L3C_mux_2568_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 1 ),
    .din18_WIDTH( 1 ),
    .din19_WIDTH( 1 ),
    .din20_WIDTH( 1 ),
    .din21_WIDTH( 1 ),
    .din22_WIDTH( 1 ),
    .din23_WIDTH( 1 ),
    .din24_WIDTH( 1 ),
    .din25_WIDTH( 1 ),
    .din26_WIDTH( 1 ),
    .din27_WIDTH( 1 ),
    .din28_WIDTH( 1 ),
    .din29_WIDTH( 1 ),
    .din30_WIDTH( 1 ),
    .din31_WIDTH( 1 ),
    .din32_WIDTH( 1 ),
    .din33_WIDTH( 1 ),
    .din34_WIDTH( 1 ),
    .din35_WIDTH( 1 ),
    .din36_WIDTH( 1 ),
    .din37_WIDTH( 1 ),
    .din38_WIDTH( 1 ),
    .din39_WIDTH( 1 ),
    .din40_WIDTH( 1 ),
    .din41_WIDTH( 1 ),
    .din42_WIDTH( 1 ),
    .din43_WIDTH( 1 ),
    .din44_WIDTH( 1 ),
    .din45_WIDTH( 1 ),
    .din46_WIDTH( 1 ),
    .din47_WIDTH( 1 ),
    .din48_WIDTH( 1 ),
    .din49_WIDTH( 1 ),
    .din50_WIDTH( 1 ),
    .din51_WIDTH( 1 ),
    .din52_WIDTH( 1 ),
    .din53_WIDTH( 1 ),
    .din54_WIDTH( 1 ),
    .din55_WIDTH( 1 ),
    .din56_WIDTH( 1 ),
    .din57_WIDTH( 1 ),
    .din58_WIDTH( 1 ),
    .din59_WIDTH( 1 ),
    .din60_WIDTH( 1 ),
    .din61_WIDTH( 1 ),
    .din62_WIDTH( 1 ),
    .din63_WIDTH( 1 ),
    .din64_WIDTH( 1 ),
    .din65_WIDTH( 1 ),
    .din66_WIDTH( 1 ),
    .din67_WIDTH( 1 ),
    .din68_WIDTH( 1 ),
    .din69_WIDTH( 1 ),
    .din70_WIDTH( 1 ),
    .din71_WIDTH( 1 ),
    .din72_WIDTH( 1 ),
    .din73_WIDTH( 1 ),
    .din74_WIDTH( 1 ),
    .din75_WIDTH( 1 ),
    .din76_WIDTH( 1 ),
    .din77_WIDTH( 1 ),
    .din78_WIDTH( 1 ),
    .din79_WIDTH( 1 ),
    .din80_WIDTH( 1 ),
    .din81_WIDTH( 1 ),
    .din82_WIDTH( 1 ),
    .din83_WIDTH( 1 ),
    .din84_WIDTH( 1 ),
    .din85_WIDTH( 1 ),
    .din86_WIDTH( 1 ),
    .din87_WIDTH( 1 ),
    .din88_WIDTH( 1 ),
    .din89_WIDTH( 1 ),
    .din90_WIDTH( 1 ),
    .din91_WIDTH( 1 ),
    .din92_WIDTH( 1 ),
    .din93_WIDTH( 1 ),
    .din94_WIDTH( 1 ),
    .din95_WIDTH( 1 ),
    .din96_WIDTH( 1 ),
    .din97_WIDTH( 1 ),
    .din98_WIDTH( 1 ),
    .din99_WIDTH( 1 ),
    .din100_WIDTH( 1 ),
    .din101_WIDTH( 1 ),
    .din102_WIDTH( 1 ),
    .din103_WIDTH( 1 ),
    .din104_WIDTH( 1 ),
    .din105_WIDTH( 1 ),
    .din106_WIDTH( 1 ),
    .din107_WIDTH( 1 ),
    .din108_WIDTH( 1 ),
    .din109_WIDTH( 1 ),
    .din110_WIDTH( 1 ),
    .din111_WIDTH( 1 ),
    .din112_WIDTH( 1 ),
    .din113_WIDTH( 1 ),
    .din114_WIDTH( 1 ),
    .din115_WIDTH( 1 ),
    .din116_WIDTH( 1 ),
    .din117_WIDTH( 1 ),
    .din118_WIDTH( 1 ),
    .din119_WIDTH( 1 ),
    .din120_WIDTH( 1 ),
    .din121_WIDTH( 1 ),
    .din122_WIDTH( 1 ),
    .din123_WIDTH( 1 ),
    .din124_WIDTH( 1 ),
    .din125_WIDTH( 1 ),
    .din126_WIDTH( 1 ),
    .din127_WIDTH( 1 ),
    .din128_WIDTH( 1 ),
    .din129_WIDTH( 1 ),
    .din130_WIDTH( 1 ),
    .din131_WIDTH( 1 ),
    .din132_WIDTH( 1 ),
    .din133_WIDTH( 1 ),
    .din134_WIDTH( 1 ),
    .din135_WIDTH( 1 ),
    .din136_WIDTH( 1 ),
    .din137_WIDTH( 1 ),
    .din138_WIDTH( 1 ),
    .din139_WIDTH( 1 ),
    .din140_WIDTH( 1 ),
    .din141_WIDTH( 1 ),
    .din142_WIDTH( 1 ),
    .din143_WIDTH( 1 ),
    .din144_WIDTH( 1 ),
    .din145_WIDTH( 1 ),
    .din146_WIDTH( 1 ),
    .din147_WIDTH( 1 ),
    .din148_WIDTH( 1 ),
    .din149_WIDTH( 1 ),
    .din150_WIDTH( 1 ),
    .din151_WIDTH( 1 ),
    .din152_WIDTH( 1 ),
    .din153_WIDTH( 1 ),
    .din154_WIDTH( 1 ),
    .din155_WIDTH( 1 ),
    .din156_WIDTH( 1 ),
    .din157_WIDTH( 1 ),
    .din158_WIDTH( 1 ),
    .din159_WIDTH( 1 ),
    .din160_WIDTH( 1 ),
    .din161_WIDTH( 1 ),
    .din162_WIDTH( 1 ),
    .din163_WIDTH( 1 ),
    .din164_WIDTH( 1 ),
    .din165_WIDTH( 1 ),
    .din166_WIDTH( 1 ),
    .din167_WIDTH( 1 ),
    .din168_WIDTH( 1 ),
    .din169_WIDTH( 1 ),
    .din170_WIDTH( 1 ),
    .din171_WIDTH( 1 ),
    .din172_WIDTH( 1 ),
    .din173_WIDTH( 1 ),
    .din174_WIDTH( 1 ),
    .din175_WIDTH( 1 ),
    .din176_WIDTH( 1 ),
    .din177_WIDTH( 1 ),
    .din178_WIDTH( 1 ),
    .din179_WIDTH( 1 ),
    .din180_WIDTH( 1 ),
    .din181_WIDTH( 1 ),
    .din182_WIDTH( 1 ),
    .din183_WIDTH( 1 ),
    .din184_WIDTH( 1 ),
    .din185_WIDTH( 1 ),
    .din186_WIDTH( 1 ),
    .din187_WIDTH( 1 ),
    .din188_WIDTH( 1 ),
    .din189_WIDTH( 1 ),
    .din190_WIDTH( 1 ),
    .din191_WIDTH( 1 ),
    .din192_WIDTH( 1 ),
    .din193_WIDTH( 1 ),
    .din194_WIDTH( 1 ),
    .din195_WIDTH( 1 ),
    .din196_WIDTH( 1 ),
    .din197_WIDTH( 1 ),
    .din198_WIDTH( 1 ),
    .din199_WIDTH( 1 ),
    .din200_WIDTH( 1 ),
    .din201_WIDTH( 1 ),
    .din202_WIDTH( 1 ),
    .din203_WIDTH( 1 ),
    .din204_WIDTH( 1 ),
    .din205_WIDTH( 1 ),
    .din206_WIDTH( 1 ),
    .din207_WIDTH( 1 ),
    .din208_WIDTH( 1 ),
    .din209_WIDTH( 1 ),
    .din210_WIDTH( 1 ),
    .din211_WIDTH( 1 ),
    .din212_WIDTH( 1 ),
    .din213_WIDTH( 1 ),
    .din214_WIDTH( 1 ),
    .din215_WIDTH( 1 ),
    .din216_WIDTH( 1 ),
    .din217_WIDTH( 1 ),
    .din218_WIDTH( 1 ),
    .din219_WIDTH( 1 ),
    .din220_WIDTH( 1 ),
    .din221_WIDTH( 1 ),
    .din222_WIDTH( 1 ),
    .din223_WIDTH( 1 ),
    .din224_WIDTH( 1 ),
    .din225_WIDTH( 1 ),
    .din226_WIDTH( 1 ),
    .din227_WIDTH( 1 ),
    .din228_WIDTH( 1 ),
    .din229_WIDTH( 1 ),
    .din230_WIDTH( 1 ),
    .din231_WIDTH( 1 ),
    .din232_WIDTH( 1 ),
    .din233_WIDTH( 1 ),
    .din234_WIDTH( 1 ),
    .din235_WIDTH( 1 ),
    .din236_WIDTH( 1 ),
    .din237_WIDTH( 1 ),
    .din238_WIDTH( 1 ),
    .din239_WIDTH( 1 ),
    .din240_WIDTH( 1 ),
    .din241_WIDTH( 1 ),
    .din242_WIDTH( 1 ),
    .din243_WIDTH( 1 ),
    .din244_WIDTH( 1 ),
    .din245_WIDTH( 1 ),
    .din246_WIDTH( 1 ),
    .din247_WIDTH( 1 ),
    .din248_WIDTH( 1 ),
    .din249_WIDTH( 1 ),
    .din250_WIDTH( 1 ),
    .din251_WIDTH( 1 ),
    .din252_WIDTH( 1 ),
    .din253_WIDTH( 1 ),
    .din254_WIDTH( 1 ),
    .din255_WIDTH( 1 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 1 ))
TrackletProcessor_L2L3C_mux_2568_1_1_1_U27(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd0),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd0),
    .din6(1'd0),
    .din7(1'd1),
    .din8(1'd1),
    .din9(1'd1),
    .din10(1'd0),
    .din11(1'd0),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd0),
    .din15(1'd1),
    .din16(1'd1),
    .din17(1'd1),
    .din18(1'd0),
    .din19(1'd0),
    .din20(1'd1),
    .din21(1'd0),
    .din22(1'd1),
    .din23(1'd1),
    .din24(1'd1),
    .din25(1'd1),
    .din26(1'd0),
    .din27(1'd0),
    .din28(1'd1),
    .din29(1'd0),
    .din30(1'd1),
    .din31(1'd1),
    .din32(1'd1),
    .din33(1'd0),
    .din34(1'd0),
    .din35(1'd0),
    .din36(1'd1),
    .din37(1'd1),
    .din38(1'd1),
    .din39(1'd1),
    .din40(1'd1),
    .din41(1'd0),
    .din42(1'd0),
    .din43(1'd0),
    .din44(1'd1),
    .din45(1'd1),
    .din46(1'd1),
    .din47(1'd1),
    .din48(1'd1),
    .din49(1'd0),
    .din50(1'd0),
    .din51(1'd0),
    .din52(1'd1),
    .din53(1'd1),
    .din54(1'd1),
    .din55(1'd1),
    .din56(1'd1),
    .din57(1'd0),
    .din58(1'd0),
    .din59(1'd0),
    .din60(1'd1),
    .din61(1'd1),
    .din62(1'd1),
    .din63(1'd1),
    .din64(1'd0),
    .din65(1'd0),
    .din66(1'd0),
    .din67(1'd0),
    .din68(1'd1),
    .din69(1'd1),
    .din70(1'd1),
    .din71(1'd1),
    .din72(1'd0),
    .din73(1'd0),
    .din74(1'd0),
    .din75(1'd0),
    .din76(1'd1),
    .din77(1'd1),
    .din78(1'd1),
    .din79(1'd1),
    .din80(1'd0),
    .din81(1'd0),
    .din82(1'd0),
    .din83(1'd0),
    .din84(1'd1),
    .din85(1'd1),
    .din86(1'd1),
    .din87(1'd1),
    .din88(1'd0),
    .din89(1'd0),
    .din90(1'd0),
    .din91(1'd0),
    .din92(1'd1),
    .din93(1'd1),
    .din94(1'd1),
    .din95(1'd1),
    .din96(1'd0),
    .din97(1'd0),
    .din98(1'd0),
    .din99(1'd0),
    .din100(1'd1),
    .din101(1'd1),
    .din102(1'd1),
    .din103(1'd0),
    .din104(1'd0),
    .din105(1'd0),
    .din106(1'd0),
    .din107(1'd0),
    .din108(1'd1),
    .din109(1'd1),
    .din110(1'd0),
    .din111(1'd0),
    .din112(1'd0),
    .din113(1'd0),
    .din114(1'd0),
    .din115(1'd0),
    .din116(1'd0),
    .din117(1'd0),
    .din118(1'd0),
    .din119(1'd0),
    .din120(1'd0),
    .din121(1'd0),
    .din122(1'd0),
    .din123(1'd0),
    .din124(1'd0),
    .din125(1'd0),
    .din126(1'd0),
    .din127(1'd0),
    .din128(1'd0),
    .din129(1'd0),
    .din130(1'd0),
    .din131(1'd0),
    .din132(1'd0),
    .din133(1'd0),
    .din134(1'd0),
    .din135(1'd0),
    .din136(1'd0),
    .din137(1'd0),
    .din138(1'd0),
    .din139(1'd0),
    .din140(1'd0),
    .din141(1'd0),
    .din142(1'd0),
    .din143(1'd0),
    .din144(1'd0),
    .din145(1'd0),
    .din146(1'd0),
    .din147(1'd0),
    .din148(1'd0),
    .din149(1'd0),
    .din150(1'd0),
    .din151(1'd0),
    .din152(1'd0),
    .din153(1'd0),
    .din154(1'd0),
    .din155(1'd1),
    .din156(1'd1),
    .din157(1'd0),
    .din158(1'd0),
    .din159(1'd0),
    .din160(1'd0),
    .din161(1'd0),
    .din162(1'd1),
    .din163(1'd1),
    .din164(1'd1),
    .din165(1'd0),
    .din166(1'd0),
    .din167(1'd0),
    .din168(1'd0),
    .din169(1'd1),
    .din170(1'd1),
    .din171(1'd1),
    .din172(1'd1),
    .din173(1'd0),
    .din174(1'd0),
    .din175(1'd0),
    .din176(1'd0),
    .din177(1'd1),
    .din178(1'd1),
    .din179(1'd1),
    .din180(1'd1),
    .din181(1'd0),
    .din182(1'd0),
    .din183(1'd0),
    .din184(1'd0),
    .din185(1'd1),
    .din186(1'd1),
    .din187(1'd1),
    .din188(1'd1),
    .din189(1'd0),
    .din190(1'd0),
    .din191(1'd0),
    .din192(1'd0),
    .din193(1'd1),
    .din194(1'd1),
    .din195(1'd1),
    .din196(1'd1),
    .din197(1'd0),
    .din198(1'd0),
    .din199(1'd0),
    .din200(1'd1),
    .din201(1'd1),
    .din202(1'd1),
    .din203(1'd1),
    .din204(1'd1),
    .din205(1'd0),
    .din206(1'd0),
    .din207(1'd0),
    .din208(1'd1),
    .din209(1'd1),
    .din210(1'd1),
    .din211(1'd1),
    .din212(1'd1),
    .din213(1'd0),
    .din214(1'd0),
    .din215(1'd0),
    .din216(1'd1),
    .din217(1'd1),
    .din218(1'd1),
    .din219(1'd1),
    .din220(1'd1),
    .din221(1'd0),
    .din222(1'd0),
    .din223(1'd0),
    .din224(1'd1),
    .din225(1'd1),
    .din226(1'd1),
    .din227(1'd1),
    .din228(1'd1),
    .din229(1'd0),
    .din230(1'd0),
    .din231(1'd0),
    .din232(1'd1),
    .din233(1'd1),
    .din234(1'd1),
    .din235(1'd0),
    .din236(1'd1),
    .din237(1'd0),
    .din238(1'd0),
    .din239(1'd1),
    .din240(1'd1),
    .din241(1'd1),
    .din242(1'd1),
    .din243(1'd0),
    .din244(1'd1),
    .din245(1'd0),
    .din246(1'd0),
    .din247(1'd1),
    .din248(1'd1),
    .din249(1'd1),
    .din250(1'd0),
    .din251(1'd0),
    .din252(1'd1),
    .din253(1'd0),
    .din254(1'd0),
    .din255(1'd1),
    .din256(tmp_3_fu_7685_p257),
    .dout(tmp_3_fu_7685_p258)
);

TrackletProcessor_L2L3C_mux_2568_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 1 ),
    .din18_WIDTH( 1 ),
    .din19_WIDTH( 1 ),
    .din20_WIDTH( 1 ),
    .din21_WIDTH( 1 ),
    .din22_WIDTH( 1 ),
    .din23_WIDTH( 1 ),
    .din24_WIDTH( 1 ),
    .din25_WIDTH( 1 ),
    .din26_WIDTH( 1 ),
    .din27_WIDTH( 1 ),
    .din28_WIDTH( 1 ),
    .din29_WIDTH( 1 ),
    .din30_WIDTH( 1 ),
    .din31_WIDTH( 1 ),
    .din32_WIDTH( 1 ),
    .din33_WIDTH( 1 ),
    .din34_WIDTH( 1 ),
    .din35_WIDTH( 1 ),
    .din36_WIDTH( 1 ),
    .din37_WIDTH( 1 ),
    .din38_WIDTH( 1 ),
    .din39_WIDTH( 1 ),
    .din40_WIDTH( 1 ),
    .din41_WIDTH( 1 ),
    .din42_WIDTH( 1 ),
    .din43_WIDTH( 1 ),
    .din44_WIDTH( 1 ),
    .din45_WIDTH( 1 ),
    .din46_WIDTH( 1 ),
    .din47_WIDTH( 1 ),
    .din48_WIDTH( 1 ),
    .din49_WIDTH( 1 ),
    .din50_WIDTH( 1 ),
    .din51_WIDTH( 1 ),
    .din52_WIDTH( 1 ),
    .din53_WIDTH( 1 ),
    .din54_WIDTH( 1 ),
    .din55_WIDTH( 1 ),
    .din56_WIDTH( 1 ),
    .din57_WIDTH( 1 ),
    .din58_WIDTH( 1 ),
    .din59_WIDTH( 1 ),
    .din60_WIDTH( 1 ),
    .din61_WIDTH( 1 ),
    .din62_WIDTH( 1 ),
    .din63_WIDTH( 1 ),
    .din64_WIDTH( 1 ),
    .din65_WIDTH( 1 ),
    .din66_WIDTH( 1 ),
    .din67_WIDTH( 1 ),
    .din68_WIDTH( 1 ),
    .din69_WIDTH( 1 ),
    .din70_WIDTH( 1 ),
    .din71_WIDTH( 1 ),
    .din72_WIDTH( 1 ),
    .din73_WIDTH( 1 ),
    .din74_WIDTH( 1 ),
    .din75_WIDTH( 1 ),
    .din76_WIDTH( 1 ),
    .din77_WIDTH( 1 ),
    .din78_WIDTH( 1 ),
    .din79_WIDTH( 1 ),
    .din80_WIDTH( 1 ),
    .din81_WIDTH( 1 ),
    .din82_WIDTH( 1 ),
    .din83_WIDTH( 1 ),
    .din84_WIDTH( 1 ),
    .din85_WIDTH( 1 ),
    .din86_WIDTH( 1 ),
    .din87_WIDTH( 1 ),
    .din88_WIDTH( 1 ),
    .din89_WIDTH( 1 ),
    .din90_WIDTH( 1 ),
    .din91_WIDTH( 1 ),
    .din92_WIDTH( 1 ),
    .din93_WIDTH( 1 ),
    .din94_WIDTH( 1 ),
    .din95_WIDTH( 1 ),
    .din96_WIDTH( 1 ),
    .din97_WIDTH( 1 ),
    .din98_WIDTH( 1 ),
    .din99_WIDTH( 1 ),
    .din100_WIDTH( 1 ),
    .din101_WIDTH( 1 ),
    .din102_WIDTH( 1 ),
    .din103_WIDTH( 1 ),
    .din104_WIDTH( 1 ),
    .din105_WIDTH( 1 ),
    .din106_WIDTH( 1 ),
    .din107_WIDTH( 1 ),
    .din108_WIDTH( 1 ),
    .din109_WIDTH( 1 ),
    .din110_WIDTH( 1 ),
    .din111_WIDTH( 1 ),
    .din112_WIDTH( 1 ),
    .din113_WIDTH( 1 ),
    .din114_WIDTH( 1 ),
    .din115_WIDTH( 1 ),
    .din116_WIDTH( 1 ),
    .din117_WIDTH( 1 ),
    .din118_WIDTH( 1 ),
    .din119_WIDTH( 1 ),
    .din120_WIDTH( 1 ),
    .din121_WIDTH( 1 ),
    .din122_WIDTH( 1 ),
    .din123_WIDTH( 1 ),
    .din124_WIDTH( 1 ),
    .din125_WIDTH( 1 ),
    .din126_WIDTH( 1 ),
    .din127_WIDTH( 1 ),
    .din128_WIDTH( 1 ),
    .din129_WIDTH( 1 ),
    .din130_WIDTH( 1 ),
    .din131_WIDTH( 1 ),
    .din132_WIDTH( 1 ),
    .din133_WIDTH( 1 ),
    .din134_WIDTH( 1 ),
    .din135_WIDTH( 1 ),
    .din136_WIDTH( 1 ),
    .din137_WIDTH( 1 ),
    .din138_WIDTH( 1 ),
    .din139_WIDTH( 1 ),
    .din140_WIDTH( 1 ),
    .din141_WIDTH( 1 ),
    .din142_WIDTH( 1 ),
    .din143_WIDTH( 1 ),
    .din144_WIDTH( 1 ),
    .din145_WIDTH( 1 ),
    .din146_WIDTH( 1 ),
    .din147_WIDTH( 1 ),
    .din148_WIDTH( 1 ),
    .din149_WIDTH( 1 ),
    .din150_WIDTH( 1 ),
    .din151_WIDTH( 1 ),
    .din152_WIDTH( 1 ),
    .din153_WIDTH( 1 ),
    .din154_WIDTH( 1 ),
    .din155_WIDTH( 1 ),
    .din156_WIDTH( 1 ),
    .din157_WIDTH( 1 ),
    .din158_WIDTH( 1 ),
    .din159_WIDTH( 1 ),
    .din160_WIDTH( 1 ),
    .din161_WIDTH( 1 ),
    .din162_WIDTH( 1 ),
    .din163_WIDTH( 1 ),
    .din164_WIDTH( 1 ),
    .din165_WIDTH( 1 ),
    .din166_WIDTH( 1 ),
    .din167_WIDTH( 1 ),
    .din168_WIDTH( 1 ),
    .din169_WIDTH( 1 ),
    .din170_WIDTH( 1 ),
    .din171_WIDTH( 1 ),
    .din172_WIDTH( 1 ),
    .din173_WIDTH( 1 ),
    .din174_WIDTH( 1 ),
    .din175_WIDTH( 1 ),
    .din176_WIDTH( 1 ),
    .din177_WIDTH( 1 ),
    .din178_WIDTH( 1 ),
    .din179_WIDTH( 1 ),
    .din180_WIDTH( 1 ),
    .din181_WIDTH( 1 ),
    .din182_WIDTH( 1 ),
    .din183_WIDTH( 1 ),
    .din184_WIDTH( 1 ),
    .din185_WIDTH( 1 ),
    .din186_WIDTH( 1 ),
    .din187_WIDTH( 1 ),
    .din188_WIDTH( 1 ),
    .din189_WIDTH( 1 ),
    .din190_WIDTH( 1 ),
    .din191_WIDTH( 1 ),
    .din192_WIDTH( 1 ),
    .din193_WIDTH( 1 ),
    .din194_WIDTH( 1 ),
    .din195_WIDTH( 1 ),
    .din196_WIDTH( 1 ),
    .din197_WIDTH( 1 ),
    .din198_WIDTH( 1 ),
    .din199_WIDTH( 1 ),
    .din200_WIDTH( 1 ),
    .din201_WIDTH( 1 ),
    .din202_WIDTH( 1 ),
    .din203_WIDTH( 1 ),
    .din204_WIDTH( 1 ),
    .din205_WIDTH( 1 ),
    .din206_WIDTH( 1 ),
    .din207_WIDTH( 1 ),
    .din208_WIDTH( 1 ),
    .din209_WIDTH( 1 ),
    .din210_WIDTH( 1 ),
    .din211_WIDTH( 1 ),
    .din212_WIDTH( 1 ),
    .din213_WIDTH( 1 ),
    .din214_WIDTH( 1 ),
    .din215_WIDTH( 1 ),
    .din216_WIDTH( 1 ),
    .din217_WIDTH( 1 ),
    .din218_WIDTH( 1 ),
    .din219_WIDTH( 1 ),
    .din220_WIDTH( 1 ),
    .din221_WIDTH( 1 ),
    .din222_WIDTH( 1 ),
    .din223_WIDTH( 1 ),
    .din224_WIDTH( 1 ),
    .din225_WIDTH( 1 ),
    .din226_WIDTH( 1 ),
    .din227_WIDTH( 1 ),
    .din228_WIDTH( 1 ),
    .din229_WIDTH( 1 ),
    .din230_WIDTH( 1 ),
    .din231_WIDTH( 1 ),
    .din232_WIDTH( 1 ),
    .din233_WIDTH( 1 ),
    .din234_WIDTH( 1 ),
    .din235_WIDTH( 1 ),
    .din236_WIDTH( 1 ),
    .din237_WIDTH( 1 ),
    .din238_WIDTH( 1 ),
    .din239_WIDTH( 1 ),
    .din240_WIDTH( 1 ),
    .din241_WIDTH( 1 ),
    .din242_WIDTH( 1 ),
    .din243_WIDTH( 1 ),
    .din244_WIDTH( 1 ),
    .din245_WIDTH( 1 ),
    .din246_WIDTH( 1 ),
    .din247_WIDTH( 1 ),
    .din248_WIDTH( 1 ),
    .din249_WIDTH( 1 ),
    .din250_WIDTH( 1 ),
    .din251_WIDTH( 1 ),
    .din252_WIDTH( 1 ),
    .din253_WIDTH( 1 ),
    .din254_WIDTH( 1 ),
    .din255_WIDTH( 1 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 1 ))
TrackletProcessor_L2L3C_mux_2568_1_1_1_U28(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd0),
    .din6(1'd1),
    .din7(1'd1),
    .din8(1'd1),
    .din9(1'd1),
    .din10(1'd1),
    .din11(1'd0),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd1),
    .din15(1'd1),
    .din16(1'd1),
    .din17(1'd1),
    .din18(1'd0),
    .din19(1'd0),
    .din20(1'd1),
    .din21(1'd1),
    .din22(1'd1),
    .din23(1'd1),
    .din24(1'd1),
    .din25(1'd1),
    .din26(1'd0),
    .din27(1'd0),
    .din28(1'd1),
    .din29(1'd1),
    .din30(1'd1),
    .din31(1'd1),
    .din32(1'd1),
    .din33(1'd1),
    .din34(1'd0),
    .din35(1'd0),
    .din36(1'd1),
    .din37(1'd1),
    .din38(1'd1),
    .din39(1'd1),
    .din40(1'd1),
    .din41(1'd0),
    .din42(1'd0),
    .din43(1'd0),
    .din44(1'd1),
    .din45(1'd1),
    .din46(1'd1),
    .din47(1'd1),
    .din48(1'd1),
    .din49(1'd0),
    .din50(1'd0),
    .din51(1'd0),
    .din52(1'd1),
    .din53(1'd1),
    .din54(1'd1),
    .din55(1'd1),
    .din56(1'd1),
    .din57(1'd0),
    .din58(1'd0),
    .din59(1'd0),
    .din60(1'd1),
    .din61(1'd1),
    .din62(1'd1),
    .din63(1'd1),
    .din64(1'd1),
    .din65(1'd0),
    .din66(1'd0),
    .din67(1'd0),
    .din68(1'd1),
    .din69(1'd1),
    .din70(1'd1),
    .din71(1'd1),
    .din72(1'd1),
    .din73(1'd0),
    .din74(1'd0),
    .din75(1'd0),
    .din76(1'd1),
    .din77(1'd1),
    .din78(1'd1),
    .din79(1'd1),
    .din80(1'd0),
    .din81(1'd0),
    .din82(1'd0),
    .din83(1'd0),
    .din84(1'd1),
    .din85(1'd1),
    .din86(1'd1),
    .din87(1'd1),
    .din88(1'd0),
    .din89(1'd0),
    .din90(1'd0),
    .din91(1'd0),
    .din92(1'd1),
    .din93(1'd1),
    .din94(1'd1),
    .din95(1'd1),
    .din96(1'd0),
    .din97(1'd0),
    .din98(1'd0),
    .din99(1'd0),
    .din100(1'd1),
    .din101(1'd1),
    .din102(1'd1),
    .din103(1'd1),
    .din104(1'd0),
    .din105(1'd0),
    .din106(1'd0),
    .din107(1'd0),
    .din108(1'd1),
    .din109(1'd1),
    .din110(1'd0),
    .din111(1'd0),
    .din112(1'd0),
    .din113(1'd0),
    .din114(1'd0),
    .din115(1'd0),
    .din116(1'd0),
    .din117(1'd0),
    .din118(1'd0),
    .din119(1'd0),
    .din120(1'd0),
    .din121(1'd0),
    .din122(1'd0),
    .din123(1'd0),
    .din124(1'd0),
    .din125(1'd0),
    .din126(1'd0),
    .din127(1'd0),
    .din128(1'd0),
    .din129(1'd0),
    .din130(1'd0),
    .din131(1'd0),
    .din132(1'd0),
    .din133(1'd0),
    .din134(1'd0),
    .din135(1'd0),
    .din136(1'd0),
    .din137(1'd0),
    .din138(1'd0),
    .din139(1'd0),
    .din140(1'd0),
    .din141(1'd0),
    .din142(1'd0),
    .din143(1'd0),
    .din144(1'd0),
    .din145(1'd0),
    .din146(1'd0),
    .din147(1'd0),
    .din148(1'd0),
    .din149(1'd0),
    .din150(1'd0),
    .din151(1'd0),
    .din152(1'd0),
    .din153(1'd0),
    .din154(1'd0),
    .din155(1'd1),
    .din156(1'd1),
    .din157(1'd0),
    .din158(1'd0),
    .din159(1'd0),
    .din160(1'd0),
    .din161(1'd1),
    .din162(1'd1),
    .din163(1'd1),
    .din164(1'd1),
    .din165(1'd0),
    .din166(1'd0),
    .din167(1'd0),
    .din168(1'd0),
    .din169(1'd1),
    .din170(1'd1),
    .din171(1'd1),
    .din172(1'd1),
    .din173(1'd0),
    .din174(1'd0),
    .din175(1'd0),
    .din176(1'd0),
    .din177(1'd1),
    .din178(1'd1),
    .din179(1'd1),
    .din180(1'd1),
    .din181(1'd0),
    .din182(1'd0),
    .din183(1'd0),
    .din184(1'd1),
    .din185(1'd1),
    .din186(1'd1),
    .din187(1'd1),
    .din188(1'd1),
    .din189(1'd0),
    .din190(1'd0),
    .din191(1'd0),
    .din192(1'd1),
    .din193(1'd1),
    .din194(1'd1),
    .din195(1'd1),
    .din196(1'd1),
    .din197(1'd0),
    .din198(1'd0),
    .din199(1'd0),
    .din200(1'd1),
    .din201(1'd1),
    .din202(1'd1),
    .din203(1'd1),
    .din204(1'd1),
    .din205(1'd0),
    .din206(1'd0),
    .din207(1'd0),
    .din208(1'd1),
    .din209(1'd1),
    .din210(1'd1),
    .din211(1'd1),
    .din212(1'd1),
    .din213(1'd0),
    .din214(1'd0),
    .din215(1'd0),
    .din216(1'd1),
    .din217(1'd1),
    .din218(1'd1),
    .din219(1'd1),
    .din220(1'd1),
    .din221(1'd0),
    .din222(1'd0),
    .din223(1'd0),
    .din224(1'd1),
    .din225(1'd1),
    .din226(1'd1),
    .din227(1'd1),
    .din228(1'd1),
    .din229(1'd0),
    .din230(1'd0),
    .din231(1'd1),
    .din232(1'd1),
    .din233(1'd1),
    .din234(1'd1),
    .din235(1'd1),
    .din236(1'd1),
    .din237(1'd0),
    .din238(1'd0),
    .din239(1'd1),
    .din240(1'd1),
    .din241(1'd1),
    .din242(1'd1),
    .din243(1'd1),
    .din244(1'd1),
    .din245(1'd0),
    .din246(1'd0),
    .din247(1'd1),
    .din248(1'd1),
    .din249(1'd1),
    .din250(1'd1),
    .din251(1'd0),
    .din252(1'd1),
    .din253(1'd0),
    .din254(1'd1),
    .din255(1'd1),
    .din256(tmp_6_fu_8442_p257),
    .dout(tmp_6_fu_8442_p258)
);

TrackletProcessor_L2L3C_mux_2568_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 1 ),
    .din18_WIDTH( 1 ),
    .din19_WIDTH( 1 ),
    .din20_WIDTH( 1 ),
    .din21_WIDTH( 1 ),
    .din22_WIDTH( 1 ),
    .din23_WIDTH( 1 ),
    .din24_WIDTH( 1 ),
    .din25_WIDTH( 1 ),
    .din26_WIDTH( 1 ),
    .din27_WIDTH( 1 ),
    .din28_WIDTH( 1 ),
    .din29_WIDTH( 1 ),
    .din30_WIDTH( 1 ),
    .din31_WIDTH( 1 ),
    .din32_WIDTH( 1 ),
    .din33_WIDTH( 1 ),
    .din34_WIDTH( 1 ),
    .din35_WIDTH( 1 ),
    .din36_WIDTH( 1 ),
    .din37_WIDTH( 1 ),
    .din38_WIDTH( 1 ),
    .din39_WIDTH( 1 ),
    .din40_WIDTH( 1 ),
    .din41_WIDTH( 1 ),
    .din42_WIDTH( 1 ),
    .din43_WIDTH( 1 ),
    .din44_WIDTH( 1 ),
    .din45_WIDTH( 1 ),
    .din46_WIDTH( 1 ),
    .din47_WIDTH( 1 ),
    .din48_WIDTH( 1 ),
    .din49_WIDTH( 1 ),
    .din50_WIDTH( 1 ),
    .din51_WIDTH( 1 ),
    .din52_WIDTH( 1 ),
    .din53_WIDTH( 1 ),
    .din54_WIDTH( 1 ),
    .din55_WIDTH( 1 ),
    .din56_WIDTH( 1 ),
    .din57_WIDTH( 1 ),
    .din58_WIDTH( 1 ),
    .din59_WIDTH( 1 ),
    .din60_WIDTH( 1 ),
    .din61_WIDTH( 1 ),
    .din62_WIDTH( 1 ),
    .din63_WIDTH( 1 ),
    .din64_WIDTH( 1 ),
    .din65_WIDTH( 1 ),
    .din66_WIDTH( 1 ),
    .din67_WIDTH( 1 ),
    .din68_WIDTH( 1 ),
    .din69_WIDTH( 1 ),
    .din70_WIDTH( 1 ),
    .din71_WIDTH( 1 ),
    .din72_WIDTH( 1 ),
    .din73_WIDTH( 1 ),
    .din74_WIDTH( 1 ),
    .din75_WIDTH( 1 ),
    .din76_WIDTH( 1 ),
    .din77_WIDTH( 1 ),
    .din78_WIDTH( 1 ),
    .din79_WIDTH( 1 ),
    .din80_WIDTH( 1 ),
    .din81_WIDTH( 1 ),
    .din82_WIDTH( 1 ),
    .din83_WIDTH( 1 ),
    .din84_WIDTH( 1 ),
    .din85_WIDTH( 1 ),
    .din86_WIDTH( 1 ),
    .din87_WIDTH( 1 ),
    .din88_WIDTH( 1 ),
    .din89_WIDTH( 1 ),
    .din90_WIDTH( 1 ),
    .din91_WIDTH( 1 ),
    .din92_WIDTH( 1 ),
    .din93_WIDTH( 1 ),
    .din94_WIDTH( 1 ),
    .din95_WIDTH( 1 ),
    .din96_WIDTH( 1 ),
    .din97_WIDTH( 1 ),
    .din98_WIDTH( 1 ),
    .din99_WIDTH( 1 ),
    .din100_WIDTH( 1 ),
    .din101_WIDTH( 1 ),
    .din102_WIDTH( 1 ),
    .din103_WIDTH( 1 ),
    .din104_WIDTH( 1 ),
    .din105_WIDTH( 1 ),
    .din106_WIDTH( 1 ),
    .din107_WIDTH( 1 ),
    .din108_WIDTH( 1 ),
    .din109_WIDTH( 1 ),
    .din110_WIDTH( 1 ),
    .din111_WIDTH( 1 ),
    .din112_WIDTH( 1 ),
    .din113_WIDTH( 1 ),
    .din114_WIDTH( 1 ),
    .din115_WIDTH( 1 ),
    .din116_WIDTH( 1 ),
    .din117_WIDTH( 1 ),
    .din118_WIDTH( 1 ),
    .din119_WIDTH( 1 ),
    .din120_WIDTH( 1 ),
    .din121_WIDTH( 1 ),
    .din122_WIDTH( 1 ),
    .din123_WIDTH( 1 ),
    .din124_WIDTH( 1 ),
    .din125_WIDTH( 1 ),
    .din126_WIDTH( 1 ),
    .din127_WIDTH( 1 ),
    .din128_WIDTH( 1 ),
    .din129_WIDTH( 1 ),
    .din130_WIDTH( 1 ),
    .din131_WIDTH( 1 ),
    .din132_WIDTH( 1 ),
    .din133_WIDTH( 1 ),
    .din134_WIDTH( 1 ),
    .din135_WIDTH( 1 ),
    .din136_WIDTH( 1 ),
    .din137_WIDTH( 1 ),
    .din138_WIDTH( 1 ),
    .din139_WIDTH( 1 ),
    .din140_WIDTH( 1 ),
    .din141_WIDTH( 1 ),
    .din142_WIDTH( 1 ),
    .din143_WIDTH( 1 ),
    .din144_WIDTH( 1 ),
    .din145_WIDTH( 1 ),
    .din146_WIDTH( 1 ),
    .din147_WIDTH( 1 ),
    .din148_WIDTH( 1 ),
    .din149_WIDTH( 1 ),
    .din150_WIDTH( 1 ),
    .din151_WIDTH( 1 ),
    .din152_WIDTH( 1 ),
    .din153_WIDTH( 1 ),
    .din154_WIDTH( 1 ),
    .din155_WIDTH( 1 ),
    .din156_WIDTH( 1 ),
    .din157_WIDTH( 1 ),
    .din158_WIDTH( 1 ),
    .din159_WIDTH( 1 ),
    .din160_WIDTH( 1 ),
    .din161_WIDTH( 1 ),
    .din162_WIDTH( 1 ),
    .din163_WIDTH( 1 ),
    .din164_WIDTH( 1 ),
    .din165_WIDTH( 1 ),
    .din166_WIDTH( 1 ),
    .din167_WIDTH( 1 ),
    .din168_WIDTH( 1 ),
    .din169_WIDTH( 1 ),
    .din170_WIDTH( 1 ),
    .din171_WIDTH( 1 ),
    .din172_WIDTH( 1 ),
    .din173_WIDTH( 1 ),
    .din174_WIDTH( 1 ),
    .din175_WIDTH( 1 ),
    .din176_WIDTH( 1 ),
    .din177_WIDTH( 1 ),
    .din178_WIDTH( 1 ),
    .din179_WIDTH( 1 ),
    .din180_WIDTH( 1 ),
    .din181_WIDTH( 1 ),
    .din182_WIDTH( 1 ),
    .din183_WIDTH( 1 ),
    .din184_WIDTH( 1 ),
    .din185_WIDTH( 1 ),
    .din186_WIDTH( 1 ),
    .din187_WIDTH( 1 ),
    .din188_WIDTH( 1 ),
    .din189_WIDTH( 1 ),
    .din190_WIDTH( 1 ),
    .din191_WIDTH( 1 ),
    .din192_WIDTH( 1 ),
    .din193_WIDTH( 1 ),
    .din194_WIDTH( 1 ),
    .din195_WIDTH( 1 ),
    .din196_WIDTH( 1 ),
    .din197_WIDTH( 1 ),
    .din198_WIDTH( 1 ),
    .din199_WIDTH( 1 ),
    .din200_WIDTH( 1 ),
    .din201_WIDTH( 1 ),
    .din202_WIDTH( 1 ),
    .din203_WIDTH( 1 ),
    .din204_WIDTH( 1 ),
    .din205_WIDTH( 1 ),
    .din206_WIDTH( 1 ),
    .din207_WIDTH( 1 ),
    .din208_WIDTH( 1 ),
    .din209_WIDTH( 1 ),
    .din210_WIDTH( 1 ),
    .din211_WIDTH( 1 ),
    .din212_WIDTH( 1 ),
    .din213_WIDTH( 1 ),
    .din214_WIDTH( 1 ),
    .din215_WIDTH( 1 ),
    .din216_WIDTH( 1 ),
    .din217_WIDTH( 1 ),
    .din218_WIDTH( 1 ),
    .din219_WIDTH( 1 ),
    .din220_WIDTH( 1 ),
    .din221_WIDTH( 1 ),
    .din222_WIDTH( 1 ),
    .din223_WIDTH( 1 ),
    .din224_WIDTH( 1 ),
    .din225_WIDTH( 1 ),
    .din226_WIDTH( 1 ),
    .din227_WIDTH( 1 ),
    .din228_WIDTH( 1 ),
    .din229_WIDTH( 1 ),
    .din230_WIDTH( 1 ),
    .din231_WIDTH( 1 ),
    .din232_WIDTH( 1 ),
    .din233_WIDTH( 1 ),
    .din234_WIDTH( 1 ),
    .din235_WIDTH( 1 ),
    .din236_WIDTH( 1 ),
    .din237_WIDTH( 1 ),
    .din238_WIDTH( 1 ),
    .din239_WIDTH( 1 ),
    .din240_WIDTH( 1 ),
    .din241_WIDTH( 1 ),
    .din242_WIDTH( 1 ),
    .din243_WIDTH( 1 ),
    .din244_WIDTH( 1 ),
    .din245_WIDTH( 1 ),
    .din246_WIDTH( 1 ),
    .din247_WIDTH( 1 ),
    .din248_WIDTH( 1 ),
    .din249_WIDTH( 1 ),
    .din250_WIDTH( 1 ),
    .din251_WIDTH( 1 ),
    .din252_WIDTH( 1 ),
    .din253_WIDTH( 1 ),
    .din254_WIDTH( 1 ),
    .din255_WIDTH( 1 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 1 ))
TrackletProcessor_L2L3C_mux_2568_1_1_1_U29(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd0),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd0),
    .din6(1'd0),
    .din7(1'd1),
    .din8(1'd1),
    .din9(1'd1),
    .din10(1'd0),
    .din11(1'd0),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd0),
    .din15(1'd1),
    .din16(1'd1),
    .din17(1'd1),
    .din18(1'd0),
    .din19(1'd0),
    .din20(1'd1),
    .din21(1'd0),
    .din22(1'd1),
    .din23(1'd1),
    .din24(1'd1),
    .din25(1'd1),
    .din26(1'd0),
    .din27(1'd0),
    .din28(1'd1),
    .din29(1'd0),
    .din30(1'd1),
    .din31(1'd1),
    .din32(1'd1),
    .din33(1'd0),
    .din34(1'd0),
    .din35(1'd0),
    .din36(1'd1),
    .din37(1'd1),
    .din38(1'd1),
    .din39(1'd1),
    .din40(1'd1),
    .din41(1'd0),
    .din42(1'd0),
    .din43(1'd0),
    .din44(1'd1),
    .din45(1'd1),
    .din46(1'd1),
    .din47(1'd1),
    .din48(1'd1),
    .din49(1'd0),
    .din50(1'd0),
    .din51(1'd0),
    .din52(1'd1),
    .din53(1'd1),
    .din54(1'd1),
    .din55(1'd1),
    .din56(1'd1),
    .din57(1'd0),
    .din58(1'd0),
    .din59(1'd0),
    .din60(1'd1),
    .din61(1'd1),
    .din62(1'd1),
    .din63(1'd1),
    .din64(1'd0),
    .din65(1'd0),
    .din66(1'd0),
    .din67(1'd0),
    .din68(1'd1),
    .din69(1'd1),
    .din70(1'd1),
    .din71(1'd1),
    .din72(1'd0),
    .din73(1'd0),
    .din74(1'd0),
    .din75(1'd0),
    .din76(1'd1),
    .din77(1'd1),
    .din78(1'd1),
    .din79(1'd1),
    .din80(1'd0),
    .din81(1'd0),
    .din82(1'd0),
    .din83(1'd0),
    .din84(1'd1),
    .din85(1'd1),
    .din86(1'd1),
    .din87(1'd1),
    .din88(1'd0),
    .din89(1'd0),
    .din90(1'd0),
    .din91(1'd0),
    .din92(1'd1),
    .din93(1'd1),
    .din94(1'd1),
    .din95(1'd1),
    .din96(1'd0),
    .din97(1'd0),
    .din98(1'd0),
    .din99(1'd0),
    .din100(1'd1),
    .din101(1'd1),
    .din102(1'd1),
    .din103(1'd0),
    .din104(1'd0),
    .din105(1'd0),
    .din106(1'd0),
    .din107(1'd0),
    .din108(1'd1),
    .din109(1'd1),
    .din110(1'd0),
    .din111(1'd0),
    .din112(1'd0),
    .din113(1'd0),
    .din114(1'd0),
    .din115(1'd0),
    .din116(1'd0),
    .din117(1'd0),
    .din118(1'd0),
    .din119(1'd0),
    .din120(1'd0),
    .din121(1'd0),
    .din122(1'd0),
    .din123(1'd0),
    .din124(1'd0),
    .din125(1'd0),
    .din126(1'd0),
    .din127(1'd0),
    .din128(1'd0),
    .din129(1'd0),
    .din130(1'd0),
    .din131(1'd0),
    .din132(1'd0),
    .din133(1'd0),
    .din134(1'd0),
    .din135(1'd0),
    .din136(1'd0),
    .din137(1'd0),
    .din138(1'd0),
    .din139(1'd0),
    .din140(1'd0),
    .din141(1'd0),
    .din142(1'd0),
    .din143(1'd0),
    .din144(1'd0),
    .din145(1'd0),
    .din146(1'd0),
    .din147(1'd0),
    .din148(1'd0),
    .din149(1'd0),
    .din150(1'd0),
    .din151(1'd0),
    .din152(1'd0),
    .din153(1'd0),
    .din154(1'd0),
    .din155(1'd1),
    .din156(1'd1),
    .din157(1'd0),
    .din158(1'd0),
    .din159(1'd0),
    .din160(1'd0),
    .din161(1'd0),
    .din162(1'd1),
    .din163(1'd1),
    .din164(1'd1),
    .din165(1'd0),
    .din166(1'd0),
    .din167(1'd0),
    .din168(1'd0),
    .din169(1'd1),
    .din170(1'd1),
    .din171(1'd1),
    .din172(1'd1),
    .din173(1'd0),
    .din174(1'd0),
    .din175(1'd0),
    .din176(1'd0),
    .din177(1'd1),
    .din178(1'd1),
    .din179(1'd1),
    .din180(1'd1),
    .din181(1'd0),
    .din182(1'd0),
    .din183(1'd0),
    .din184(1'd0),
    .din185(1'd1),
    .din186(1'd1),
    .din187(1'd1),
    .din188(1'd1),
    .din189(1'd0),
    .din190(1'd0),
    .din191(1'd0),
    .din192(1'd0),
    .din193(1'd1),
    .din194(1'd1),
    .din195(1'd1),
    .din196(1'd1),
    .din197(1'd0),
    .din198(1'd0),
    .din199(1'd0),
    .din200(1'd1),
    .din201(1'd1),
    .din202(1'd1),
    .din203(1'd1),
    .din204(1'd1),
    .din205(1'd0),
    .din206(1'd0),
    .din207(1'd0),
    .din208(1'd1),
    .din209(1'd1),
    .din210(1'd1),
    .din211(1'd1),
    .din212(1'd1),
    .din213(1'd0),
    .din214(1'd0),
    .din215(1'd0),
    .din216(1'd1),
    .din217(1'd1),
    .din218(1'd1),
    .din219(1'd1),
    .din220(1'd1),
    .din221(1'd0),
    .din222(1'd0),
    .din223(1'd0),
    .din224(1'd1),
    .din225(1'd1),
    .din226(1'd1),
    .din227(1'd1),
    .din228(1'd1),
    .din229(1'd0),
    .din230(1'd0),
    .din231(1'd0),
    .din232(1'd1),
    .din233(1'd1),
    .din234(1'd1),
    .din235(1'd0),
    .din236(1'd1),
    .din237(1'd0),
    .din238(1'd0),
    .din239(1'd1),
    .din240(1'd1),
    .din241(1'd1),
    .din242(1'd1),
    .din243(1'd0),
    .din244(1'd1),
    .din245(1'd0),
    .din246(1'd0),
    .din247(1'd1),
    .din248(1'd1),
    .din249(1'd1),
    .din250(1'd0),
    .din251(1'd0),
    .din252(1'd1),
    .din253(1'd0),
    .din254(1'd0),
    .din255(1'd1),
    .din256(tmp_7_fu_8968_p257),
    .dout(tmp_7_fu_8968_p258)
);

TrackletProcessor_L2L3C_mul_mul_16ns_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
TrackletProcessor_L2L3C_mul_mul_16ns_16s_30_1_1_U30(
    .din0(delta0_tmp_V_fu_14115_p0),
    .din1(dphi_V_reg_16180_pp0_iter8_reg),
    .dout(delta0_tmp_V_fu_14115_p2)
);

TrackletProcessor_L2L3C_am_addmul_11ns_11ns_13ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 24 ))
TrackletProcessor_L2L3C_am_addmul_11ns_11ns_13ns_24_1_1_U31(
    .din0(grp_fu_14123_p0),
    .din1(grp_fu_14123_p1),
    .din2(grp_fu_14123_p2),
    .dout(grp_fu_14123_p3)
);

TrackletProcessor_L2L3C_mul_mul_16ns_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
TrackletProcessor_L2L3C_mul_mul_16ns_11s_27_1_1_U32(
    .din0(ret_V_38_fu_14132_p0),
    .din1(dz_V_reg_16213),
    .dout(ret_V_38_fu_14132_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_11ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 29 ))
TrackletProcessor_L2L3C_mul_mul_18s_11ns_29_1_1_U33(
    .din0(ret_V_33_fu_14139_p0),
    .din1(ret_V_33_fu_14139_p1),
    .dout(ret_V_33_fu_14139_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_11ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 29 ))
TrackletProcessor_L2L3C_mul_mul_18s_11ns_29_1_1_U34(
    .din0(ret_V_34_fu_14146_p0),
    .din1(ret_V_34_fu_14146_p1),
    .dout(ret_V_34_fu_14146_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_12ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
TrackletProcessor_L2L3C_mul_mul_18s_12ns_30_1_1_U35(
    .din0(delta0_V_reg_16223),
    .din1(ret_V_36_fu_14153_p1),
    .dout(ret_V_36_fu_14153_p2)
);

TrackletProcessor_L2L3C_mul_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
TrackletProcessor_L2L3C_mul_mul_16s_16s_30_1_1_U36(
    .din0(a2a_tmp_V_fu_14160_p0),
    .din1(trunc_ln1503_2_reg_16248),
    .dout(a2a_tmp_V_fu_14160_p2)
);

TrackletProcessor_L2L3C_mul_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
TrackletProcessor_L2L3C_mul_mul_16s_16s_30_1_1_U37(
    .din0(tmp_21_reg_16259),
    .din1(x6a_tmp_V_fu_14167_p1),
    .dout(x6a_tmp_V_fu_14167_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U38(
    .din0(a2b_tmp_V_fu_14174_p0),
    .din1(a2a_V_reg_16264),
    .dout(a2b_tmp_V_fu_14174_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U39(
    .din0(x6b_tmp_V_fu_14181_p0),
    .din1(x6a_V_reg_16269),
    .dout(x6b_tmp_V_fu_14181_p2)
);

TrackletProcessor_L2L3C_mul_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
TrackletProcessor_L2L3C_mul_mul_16s_11ns_26_1_1_U40(
    .din0(trunc_ln1503_1_reg_16235_pp0_iter12_reg),
    .din1(z0a_tmp_V_fu_14188_p1),
    .dout(z0a_tmp_V_fu_14188_p2)
);

TrackletProcessor_L2L3C_mul_mul_11ns_17s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 28 ))
TrackletProcessor_L2L3C_mul_mul_11ns_17s_28_1_1_U41(
    .din0(ret_V_39_fu_14195_p0),
    .din1(x2_V_reg_16241_pp0_iter12_reg),
    .dout(ret_V_39_fu_14195_p2)
);

TrackletProcessor_L2L3C_mul_mul_13ns_17s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
TrackletProcessor_L2L3C_mul_mul_13ns_17s_30_1_1_U42(
    .din0(ret_V_41_fu_14202_p0),
    .din1(ret_V_41_fu_14202_p1),
    .dout(ret_V_41_fu_14202_p2)
);

TrackletProcessor_L2L3C_mul_mul_13ns_17s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
TrackletProcessor_L2L3C_mul_mul_13ns_17s_30_1_1_U43(
    .din0(ret_V_43_fu_14209_p0),
    .din1(ret_V_43_fu_14209_p1),
    .dout(ret_V_43_fu_14209_p2)
);

TrackletProcessor_L2L3C_mul_mul_13ns_17s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
TrackletProcessor_L2L3C_mul_mul_13ns_17s_30_1_1_U44(
    .din0(ret_V_45_fu_14216_p0),
    .din1(ret_V_45_fu_14216_p1),
    .dout(ret_V_45_fu_14216_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 34 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_34_1_1_U45(
    .din0(delta0_V_reg_16223_pp0_iter13_reg),
    .din1(a2n_V_reg_16289),
    .dout(rinv_tmp_V_fu_14223_p2)
);

TrackletProcessor_L2L3C_mul_mul_16s_17s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mul_mul_16s_17s_32_1_1_U46(
    .din0(trunc_ln1503_2_reg_16248_pp0_iter13_reg),
    .din1(trunc_ln1503_s_reg_16295),
    .dout(phi0a_tmp_V_fu_14232_p2)
);

TrackletProcessor_L2L3C_mul_mul_16s_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
TrackletProcessor_L2L3C_mul_mul_16s_16ns_31_1_1_U47(
    .din0(trunc_ln1503_1_reg_16235_pp0_iter13_reg),
    .din1(t_tmp_V_fu_14239_p1),
    .dout(t_tmp_V_fu_14239_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_17s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
TrackletProcessor_L2L3C_mul_mul_18s_17s_31_1_1_U48(
    .din0(z0a_V_reg_16306),
    .din1(trunc_ln1503_s_reg_16295),
    .dout(z0b_tmp_V_fu_14247_p2)
);

TrackletProcessor_L2L3C_mul_mul_16s_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletProcessor_L2L3C_mul_mul_16s_18s_33_1_1_U49(
    .din0(trunc_ln1503_5_reg_16311),
    .din1(x8_0_tmp_V_fu_14254_p1),
    .dout(x8_0_tmp_V_fu_14254_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_33_1_1_U50(
    .din0(x1_1_V_reg_16316),
    .din1(x8_1_tmp_V_fu_14261_p1),
    .dout(x8_1_tmp_V_fu_14261_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_33_1_1_U51(
    .din0(x1_2_V_reg_16321),
    .din1(x8_2_tmp_V_fu_14268_p1),
    .dout(x8_2_tmp_V_fu_14268_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 33 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_33_1_1_U52(
    .din0(x1_3_V_reg_16326),
    .din1(x8_3_tmp_V_fu_14275_p1),
    .dout(x8_3_tmp_V_fu_14275_p2)
);

TrackletProcessor_L2L3C_mul_mul_17ns_17s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 34 ))
TrackletProcessor_L2L3C_mul_mul_17ns_17s_34_1_1_U53(
    .din0(ret_V_51_fu_14282_p0),
    .din1(x2_V_reg_16241_pp0_iter13_reg),
    .dout(ret_V_51_fu_14282_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1_U54(
    .din0(ret_V_40_fu_14289_p0),
    .din1(ret_V_40_fu_14289_p1),
    .dout(ret_V_40_fu_14289_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1_U55(
    .din0(ret_V_42_fu_14296_p0),
    .din1(ret_V_42_fu_14296_p1),
    .dout(ret_V_42_fu_14296_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1_U56(
    .din0(ret_V_44_fu_14303_p0),
    .din1(ret_V_44_fu_14303_p1),
    .dout(ret_V_44_fu_14303_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1_U57(
    .din0(ret_V_46_fu_14310_p0),
    .din1(ret_V_46_fu_14310_p1),
    .dout(ret_V_46_fu_14310_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U58(
    .din0(x12A_0_tmp_V_fu_14317_p0),
    .din1(x12_0_V_reg_16413),
    .dout(x12A_0_tmp_V_fu_14317_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U59(
    .din0(x12A_1_tmp_V_fu_14324_p0),
    .din1(x12_1_V_reg_16418),
    .dout(x12A_1_tmp_V_fu_14324_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U60(
    .din0(x12A_2_tmp_V_fu_14331_p0),
    .din1(x12_2_V_reg_16423),
    .dout(x12A_2_tmp_V_fu_14331_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U61(
    .din0(x12A_3_tmp_V_fu_14338_p0),
    .din1(x12_3_V_reg_16428),
    .dout(x12A_3_tmp_V_fu_14338_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U62(
    .din0(x20_0_tmp_V_fu_14345_p0),
    .din1(x12A_0_V_reg_16472),
    .dout(x20_0_tmp_V_fu_14345_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U63(
    .din0(x20_1_tmp_V_fu_14352_p0),
    .din1(x12A_1_V_reg_16477),
    .dout(x20_1_tmp_V_fu_14352_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U64(
    .din0(x20_2_tmp_V_fu_14359_p0),
    .din1(x12A_2_V_reg_16482),
    .dout(x20_2_tmp_V_fu_14359_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U65(
    .din0(x20_3_tmp_V_fu_14366_p0),
    .din1(x12A_3_V_reg_16487),
    .dout(x20_3_tmp_V_fu_14366_p2)
);

TrackletProcessor_L2L3C_mul_mul_11ns_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
TrackletProcessor_L2L3C_mul_mul_11ns_18s_29_1_1_U66(
    .din0(ret_V_47_fu_14373_p0),
    .din1(t_V_reg_16342_pp0_iter16_reg),
    .dout(ret_V_47_fu_14373_p2)
);

TrackletProcessor_L2L3C_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletProcessor_L2L3C_mul_mul_13ns_18s_31_1_1_U67(
    .din0(ret_V_48_fu_14380_p0),
    .din1(ret_V_48_fu_14380_p1),
    .dout(ret_V_48_fu_14380_p2)
);

TrackletProcessor_L2L3C_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletProcessor_L2L3C_mul_mul_13ns_18s_31_1_1_U68(
    .din0(ret_V_49_fu_14387_p0),
    .din1(ret_V_49_fu_14387_p1),
    .dout(ret_V_49_fu_14387_p2)
);

TrackletProcessor_L2L3C_mul_mul_13ns_18s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 31 ))
TrackletProcessor_L2L3C_mul_mul_13ns_18s_31_1_1_U69(
    .din0(ret_V_50_fu_14394_p0),
    .din1(ret_V_50_fu_14394_p1),
    .dout(ret_V_50_fu_14394_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
TrackletProcessor_L2L3C_mul_mul_18s_16s_34_1_1_U70(
    .din0(x13_0_tmp_V_fu_14401_p0),
    .din1(trunc_ln1503_16_reg_16492),
    .dout(x13_0_tmp_V_fu_14401_p2)
);

TrackletProcessor_L2L3C_mul_mul_16s_18s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 34 ))
TrackletProcessor_L2L3C_mul_mul_16s_18s_34_1_1_U71(
    .din0(trunc_ln1503_17_reg_16511),
    .din1(x13_1_tmp_V_fu_14408_p1),
    .dout(x13_1_tmp_V_fu_14408_p2)
);

TrackletProcessor_L2L3C_mul_mul_17s_18s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 34 ))
TrackletProcessor_L2L3C_mul_mul_17s_18s_34_1_1_U72(
    .din0(trunc_ln1503_18_reg_16516),
    .din1(x13_2_tmp_V_fu_14415_p1),
    .dout(x13_2_tmp_V_fu_14415_p2)
);

TrackletProcessor_L2L3C_mul_mul_17s_18s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 34 ))
TrackletProcessor_L2L3C_mul_mul_17s_18s_34_1_1_U73(
    .din0(trunc_ln1503_19_reg_16521),
    .din1(x13_3_tmp_V_fu_14422_p1),
    .dout(x13_3_tmp_V_fu_14422_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_17s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 33 ))
TrackletProcessor_L2L3C_mul_mul_18s_17s_33_1_1_U74(
    .din0(invt_V_reg_16497),
    .din1(tmp_31_reg_16389_pp0_iter16_reg),
    .dout(der_phiD_tmp_V_fu_14429_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_16ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
TrackletProcessor_L2L3C_mul_mul_18s_16ns_33_1_1_U75(
    .din0(x8_0_V_reg_16360_pp0_iter17_reg),
    .din1(x22_0_tmp_V_fu_14436_p1),
    .dout(x22_0_tmp_V_fu_14436_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_16ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
TrackletProcessor_L2L3C_mul_mul_18s_16ns_33_1_1_U76(
    .din0(x8_1_V_reg_16366_pp0_iter17_reg),
    .din1(x22_1_tmp_V_fu_14443_p1),
    .dout(x22_1_tmp_V_fu_14443_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_16ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
TrackletProcessor_L2L3C_mul_mul_18s_16ns_33_1_1_U77(
    .din0(x8_2_V_reg_16372_pp0_iter17_reg),
    .din1(x22_2_tmp_V_fu_14450_p1),
    .dout(x22_2_tmp_V_fu_14450_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_16ns_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
TrackletProcessor_L2L3C_mul_mul_18s_16ns_33_1_1_U78(
    .din0(x8_3_V_reg_16378_pp0_iter17_reg),
    .din1(x22_3_tmp_V_fu_14457_p1),
    .dout(x22_3_tmp_V_fu_14457_p2)
);

TrackletProcessor_L2L3C_mul_mul_16s_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
TrackletProcessor_L2L3C_mul_mul_16s_16ns_31_1_1_U79(
    .din0(trunc_ln1503_11_reg_16563),
    .din1(x23_0_tmp_V_fu_14464_p1),
    .dout(x23_0_tmp_V_fu_14464_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
TrackletProcessor_L2L3C_mul_mul_18s_16ns_31_1_1_U80(
    .din0(x11_1_V_reg_16568),
    .din1(x23_1_tmp_V_fu_14471_p1),
    .dout(x23_1_tmp_V_fu_14471_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
TrackletProcessor_L2L3C_mul_mul_18s_16ns_31_1_1_U81(
    .din0(x11_2_V_reg_16573),
    .din1(x23_2_tmp_V_fu_14478_p1),
    .dout(x23_2_tmp_V_fu_14478_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_16ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
TrackletProcessor_L2L3C_mul_mul_18s_16ns_31_1_1_U82(
    .din0(x11_3_V_reg_16578),
    .din1(x23_3_tmp_V_fu_14485_p1),
    .dout(x23_3_tmp_V_fu_14485_p2)
);

TrackletProcessor_L2L3C_mul_mul_17s_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mul_mul_17s_18s_32_1_1_U83(
    .din0(x25_0_tmp_V_fu_14492_p0),
    .din1(x13_0_V_reg_16583),
    .dout(x25_0_tmp_V_fu_14492_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_17s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mul_mul_18s_17s_32_1_1_U84(
    .din0(x13_1_V_reg_16588),
    .din1(x25_1_tmp_V_fu_14500_p1),
    .dout(x25_1_tmp_V_fu_14500_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_17s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mul_mul_18s_17s_32_1_1_U85(
    .din0(x13_2_V_reg_16593),
    .din1(x25_2_tmp_V_fu_14508_p1),
    .dout(x25_2_tmp_V_fu_14508_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_17s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mul_mul_18s_17s_32_1_1_U86(
    .din0(x13_3_V_reg_16598),
    .din1(x25_3_tmp_V_fu_14516_p1),
    .dout(x25_3_tmp_V_fu_14516_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1_U87(
    .din0(ret_V_52_fu_14524_p0),
    .din1(ret_V_52_fu_14524_p1),
    .dout(ret_V_52_fu_14524_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1_U88(
    .din0(ret_V_53_fu_14531_p0),
    .din1(ret_V_53_fu_14531_p1),
    .dout(ret_V_53_fu_14531_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1_U89(
    .din0(ret_V_54_fu_14538_p0),
    .din1(ret_V_54_fu_14538_p1),
    .dout(ret_V_54_fu_14538_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_36_1_1_U90(
    .din0(ret_V_55_fu_14545_p0),
    .din1(ret_V_55_fu_14545_p1),
    .dout(ret_V_55_fu_14545_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U91(
    .din0(x26A_0_tmp_V_fu_14552_p0),
    .din1(x26_0_V_reg_16715),
    .dout(x26A_0_tmp_V_fu_14552_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U92(
    .din0(x26A_1_tmp_V_fu_14559_p0),
    .din1(x26_1_V_reg_16720),
    .dout(x26A_1_tmp_V_fu_14559_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U93(
    .din0(x26A_2_tmp_V_fu_14566_p0),
    .din1(x26_2_V_reg_16725),
    .dout(x26A_2_tmp_V_fu_14566_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U94(
    .din0(x26A_3_tmp_V_fu_14573_p0),
    .din1(x26_3_V_reg_16730),
    .dout(x26A_3_tmp_V_fu_14573_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U95(
    .din0(x9_0_tmp_V_fu_14580_p0),
    .din1(x26A_0_V_reg_16942),
    .dout(x9_0_tmp_V_fu_14580_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U96(
    .din0(x9_1_tmp_V_fu_14587_p0),
    .din1(x26A_1_V_reg_16947),
    .dout(x9_1_tmp_V_fu_14587_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U97(
    .din0(x9_2_tmp_V_fu_14594_p0),
    .din1(x26A_2_V_reg_16952),
    .dout(x9_2_tmp_V_fu_14594_p2)
);

TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
TrackletProcessor_L2L3C_mul_mul_18ns_18s_35_1_1_U98(
    .din0(x9_3_tmp_V_fu_14601_p0),
    .din1(x26A_3_V_reg_16957),
    .dout(x9_3_tmp_V_fu_14601_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_32_1_1_U99(
    .din0(x27_0_V_reg_17066),
    .din1(rD_0_tmp_V_fu_14608_p1),
    .dout(rD_0_tmp_V_fu_14608_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_32_1_1_U100(
    .din0(x27_1_V_reg_17071),
    .din1(rD_1_tmp_V_fu_14615_p1),
    .dout(rD_1_tmp_V_fu_14615_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_32_1_1_U101(
    .din0(x27_2_V_reg_17076),
    .din1(rD_2_tmp_V_fu_14622_p1),
    .dout(rD_2_tmp_V_fu_14622_p2)
);

TrackletProcessor_L2L3C_mul_mul_18s_18s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
TrackletProcessor_L2L3C_mul_mul_18s_18s_32_1_1_U102(
    .din0(x27_3_V_reg_17081),
    .din1(rD_3_tmp_V_fu_14629_p1),
    .dout(rD_3_tmp_V_fu_14629_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln619_fu_4305_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter24 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter3_state8)) begin
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln385_3_fu_12891_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        addr_index_assign_10_fu_1148 <= nproj_barrel_2s_7_fu_12900_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_10_fu_1148 <= nproj_barrel_2s_7_1_reg_14923;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln381_3_fu_13379_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_11_fu_1152 <= nproj_disk_1_fu_13388_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_11_fu_1152 <= nproj_disk_1_1_fu_3373_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln383_2_fu_13434_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_12_fu_1156 <= nproj_disk_2_fu_13443_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_12_fu_1156 <= nproj_disk_2_1_fu_3411_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln385_4_fu_13489_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_13_fu_1160 <= nproj_disk_3_fu_13498_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_13_fu_1160 <= nproj_disk_3_1_fu_3449_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln381_5_fu_13571_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_14_fu_1164 <= nproj_disk_5_fu_13580_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_14_fu_1164 <= nproj_disk_5_1_fu_3487_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln383_3_fu_13626_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_15_fu_1168 <= nproj_disk_6_fu_13635_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_15_fu_1168 <= nproj_disk_6_1_fu_3525_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln385_5_fu_13681_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_16_fu_1172 <= nproj_disk_7_fu_13690_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_16_fu_1172 <= nproj_disk_7_1_fu_3563_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln381_7_fu_13763_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_17_fu_1176 <= nproj_disk_9_fu_13772_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_17_fu_1176 <= nproj_disk_9_1_fu_3601_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln383_4_fu_13818_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_18_fu_1180 <= nproj_disk_10_fu_13827_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_18_fu_1180 <= nproj_disk_10_1_fu_3639_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln385_6_fu_13873_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_19_fu_1184 <= nproj_disk_11_fu_13882_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_19_fu_1184 <= nproj_disk_11_1_fu_3677_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln385_1_fu_12320_p2) & (success_reg_16531_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        addr_index_assign_1_fu_1092 <= nproj_barrel_ps_3_fu_12329_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_1_fu_1092 <= nproj_barrel_ps_3_1_reg_14834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln381_9_fu_13955_p2) & (success_reg_16531_pp0_iter23_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_20_fu_1108 <= nproj_disk_13_fu_13964_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_20_fu_1108 <= nproj_disk_13_1_fu_3715_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln383_5_fu_14010_p2) & (success_reg_16531_pp0_iter23_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_21_fu_1112 <= nproj_disk_14_fu_14019_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_21_fu_1112 <= nproj_disk_14_1_fu_3753_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (1'd1 == and_ln385_7_fu_14065_p2) & (success_reg_16531_pp0_iter23_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        addr_index_assign_22_fu_1116 <= nproj_disk_15_fu_14074_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_22_fu_1116 <= nproj_disk_15_1_fu_3791_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln387_fu_12376_p2) & (success_reg_16531_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        addr_index_assign_2_fu_1096 <= nproj_barrel_ps_4_fu_12385_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_2_fu_1096 <= nproj_barrel_ps_4_1_reg_14839;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln389_fu_12432_p2) & (success_reg_16531_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        addr_index_assign_3_fu_1100 <= nproj_barrel_ps_5_fu_12441_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_3_fu_1100 <= nproj_barrel_ps_5_1_reg_14844;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln391_fu_12488_p2) & (success_reg_16531_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter19_reg == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        addr_index_assign_4_fu_1104 <= nproj_barrel_ps_6_fu_12497_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_4_fu_1104 <= nproj_barrel_ps_6_1_reg_14849;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln381_1_fu_12570_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        addr_index_assign_5_fu_1128 <= nproj_barrel_2s_1_fu_12579_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_5_fu_1128 <= nproj_barrel_2s_1_1_reg_14898;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln383_fu_12625_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        addr_index_assign_6_fu_1132 <= nproj_barrel_2s_2_fu_12634_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_6_fu_1132 <= nproj_barrel_2s_2_1_reg_14903;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln385_2_fu_12680_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        addr_index_assign_7_fu_1136 <= nproj_barrel_2s_3_fu_12689_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_7_fu_1136 <= nproj_barrel_2s_3_1_reg_14908;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln381_2_fu_12781_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        addr_index_assign_8_fu_1140 <= nproj_barrel_2s_5_fu_12790_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_8_fu_1140 <= nproj_barrel_2s_5_1_reg_14913;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln383_1_fu_12836_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        addr_index_assign_9_fu_1144 <= nproj_barrel_2s_6_fu_12845_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_9_fu_1144 <= nproj_barrel_2s_6_1_reg_14918;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter15_reg) & (success_fu_10755_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        addr_index_assign_fu_1120 <= npar_fu_10787_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_index_assign_fu_1120 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        if ((1'b1 == ap_condition_3513)) begin
            ap_phi_reg_pp0_iter20_success_assign_reg_2834 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter20_success_assign_reg_2834 <= ap_phi_reg_pp0_iter19_success_assign_reg_2834;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        goodstub_0_i_reg_2492 <= goodstub_s_reg_2503;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        goodstub_0_i_reg_2492 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        goodstub_s_reg_2503 <= goodstub_s_452_reg_15594_pp0_iter2_reg;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        goodstub_s_reg_2503 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_fu_4305_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        istep_0_i_reg_2060 <= istep_fu_4311_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        istep_0_i_reg_2060 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_s_reg_2071 <= innerStubs_dataarray_data_V_q0;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_Val2_s_reg_2071 <= 51'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln561_fu_3017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_ln561_reg_2027 <= add_ln561_fu_2859_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_ln561_reg_2027 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln561_fu_3017_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_ln562_reg_2038 <= 4'd0;
    end else if (((icmp_ln562_fu_3295_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln562_reg_2038 <= add_ln562_fu_3061_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln562_fu_3295_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln563_reg_2049 <= 4'd0;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        phi_ln563_reg_2049 <= add_ln563_fu_3367_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter20_reg) & (success_reg_16531_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        t_V_1_fu_1124 <= trackletIndex_V_fu_13073_p2;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        t_V_1_fu_1124 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tebuffer_imem_V <= select_ln321_fu_4727_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        tebuffer_imem_V <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tebuffer_istub_V <= select_ln887_fu_4702_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        tebuffer_istub_V <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tebuffer_readptr_V <= select_ln668_fu_4899_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        tebuffer_readptr_V <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tebuffer_writeptr_V <= select_ln838_fu_6841_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        tebuffer_writeptr_V <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_0_good_V_reg_2799 <= teunits_0_good_V_443_reg_15786_pp0_iter3_reg;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_0_good_V_reg_2799 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln704_1_reg_15665) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        teunits_0_innerstub_data_V_fu_1204 <= {{select_ln17_6_reg_15543_pp0_iter2_reg[75:25]}};
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_0_innerstub_data_V_fu_1204 <= 51'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_0_outervmstub_data_V_reg_2751 <= outerVMStubs_dataarray_data_V_0_q0;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_0_outervmstub_data_V_reg_2751 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (or_ln738_fu_8233_p2 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        teunits_0_writeindex_V_fu_1212 <= select_ln738_fu_8251_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_0_writeindex_V_fu_1212 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_1_good_V_reg_2786 <= teunits_1_good_V_449_reg_15993_pp0_iter3_reg;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_1_good_V_reg_2786 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln704_3_reg_15876) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        teunits_1_innerstub_data_V_fu_1208 <= {{select_ln17_6_reg_15543_pp0_iter2_reg[75:25]}};
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_1_innerstub_data_V_fu_1208 <= 51'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_1_outervmstub_data_V_reg_2738 <= outerVMStubs_dataarray_data_V_1_q0;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_1_outervmstub_data_V_reg_2738 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (or_ln738_1_fu_9516_p2 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        teunits_1_writeindex_V_fu_1216 <= select_ln738_1_fu_9534_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_1_writeindex_V_fu_1216 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_good_V_0_0_reg_2775 <= teunits_0_good_V_reg_2799;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_good_V_0_0_reg_2775 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_good_V_1_0_reg_2764 <= teunits_1_good_V_reg_2786;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_good_V_1_0_reg_2764 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        teunits_idle_0_0_reg_2116 <= teunits_0_idle_s_reg_15871;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_idle_0_0_reg_2116 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        teunits_idle_1_0_reg_2105 <= teunits_1_idle_s_fu_6745_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_idle_1_0_reg_2105 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        teunits_innerstub_data_V_0_2_reg_2823 <= teunits_0_innerstub_data_V_fu_1204;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_innerstub_data_V_0_2_reg_2823 <= 51'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        teunits_innerstub_data_V_1_2_reg_2812 <= teunits_1_innerstub_data_V_fu_1208;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_innerstub_data_V_1_2_reg_2812 <= 51'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        teunits_istub_V_0_2_reg_2094 <= teunits_0_istub_V_fu_5945_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_istub_V_0_2_reg_2094 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        teunits_istub_V_1_2_reg_2083 <= teunits_1_istub_V_fu_6729_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_istub_V_1_2_reg_2083 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        teunits_memmask_V_0_0_reg_2469 <= teunits_0_memmask_V_fu_5765_p4;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_memmask_V_0_0_reg_2469 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        teunits_memmask_V_1_0_reg_2458 <= teunits_1_memmask_V_fu_6549_p4;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_memmask_V_1_0_reg_2458 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_outervmstub_data_V_0_2_reg_2726 <= teunits_0_outervmstub_data_V_reg_2751;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_outervmstub_data_V_0_2_reg_2726 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_outervmstub_data_V_1_2_reg_2714 <= teunits_1_outervmstub_data_V_reg_2738;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teunits_outervmstub_data_V_1_2_reg_2714 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        teureadindex_0_V_reg_2139 <= teunits_1_readindex_V_1_fu_4938_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teureadindex_0_V_reg_2139 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        teureadindex_1_V_reg_2128 <= teureadindex_1_V_1_fu_4930_p3;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        teureadindex_1_V_reg_2128 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v1_V_reg_2480 <= p_Val2_s_reg_2071_pp0_iter2_reg;
    end else if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        v1_V_reg_2480 <= 51'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0))) begin
        HaveTEData_V_reg_15646 <= HaveTEData_V_fu_4875_p2;
        and_ln704_1_reg_15665 <= and_ln704_1_fu_4958_p2;
        and_ln704_3_reg_15876 <= and_ln704_3_fu_5981_p2;
        select_ln544_reg_15650 <= select_ln544_fu_4912_p3;
        trunc_ln769_reg_15641 <= trunc_ln769_fu_4871_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        HaveTEData_V_reg_15646_pp0_iter10_reg <= HaveTEData_V_reg_15646_pp0_iter9_reg;
        HaveTEData_V_reg_15646_pp0_iter11_reg <= HaveTEData_V_reg_15646_pp0_iter10_reg;
        HaveTEData_V_reg_15646_pp0_iter12_reg <= HaveTEData_V_reg_15646_pp0_iter11_reg;
        HaveTEData_V_reg_15646_pp0_iter13_reg <= HaveTEData_V_reg_15646_pp0_iter12_reg;
        HaveTEData_V_reg_15646_pp0_iter14_reg <= HaveTEData_V_reg_15646_pp0_iter13_reg;
        HaveTEData_V_reg_15646_pp0_iter15_reg <= HaveTEData_V_reg_15646_pp0_iter14_reg;
        HaveTEData_V_reg_15646_pp0_iter16_reg <= HaveTEData_V_reg_15646_pp0_iter15_reg;
        HaveTEData_V_reg_15646_pp0_iter17_reg <= HaveTEData_V_reg_15646_pp0_iter16_reg;
        HaveTEData_V_reg_15646_pp0_iter18_reg <= HaveTEData_V_reg_15646_pp0_iter17_reg;
        HaveTEData_V_reg_15646_pp0_iter19_reg <= HaveTEData_V_reg_15646_pp0_iter18_reg;
        HaveTEData_V_reg_15646_pp0_iter20_reg <= HaveTEData_V_reg_15646_pp0_iter19_reg;
        HaveTEData_V_reg_15646_pp0_iter21_reg <= HaveTEData_V_reg_15646_pp0_iter20_reg;
        HaveTEData_V_reg_15646_pp0_iter22_reg <= HaveTEData_V_reg_15646_pp0_iter21_reg;
        HaveTEData_V_reg_15646_pp0_iter23_reg <= HaveTEData_V_reg_15646_pp0_iter22_reg;
        HaveTEData_V_reg_15646_pp0_iter3_reg <= HaveTEData_V_reg_15646;
        HaveTEData_V_reg_15646_pp0_iter4_reg <= HaveTEData_V_reg_15646_pp0_iter3_reg;
        HaveTEData_V_reg_15646_pp0_iter5_reg <= HaveTEData_V_reg_15646_pp0_iter4_reg;
        HaveTEData_V_reg_15646_pp0_iter6_reg <= HaveTEData_V_reg_15646_pp0_iter5_reg;
        HaveTEData_V_reg_15646_pp0_iter7_reg <= HaveTEData_V_reg_15646_pp0_iter6_reg;
        HaveTEData_V_reg_15646_pp0_iter8_reg <= HaveTEData_V_reg_15646_pp0_iter7_reg;
        HaveTEData_V_reg_15646_pp0_iter9_reg <= HaveTEData_V_reg_15646_pp0_iter8_reg;
        Part2_V_reg_16139_pp0_iter10_reg <= Part2_V_reg_16139_pp0_iter9_reg;
        Part2_V_reg_16139_pp0_iter11_reg <= Part2_V_reg_16139_pp0_iter10_reg;
        Part2_V_reg_16139_pp0_iter12_reg <= Part2_V_reg_16139_pp0_iter11_reg;
        Part2_V_reg_16139_pp0_iter13_reg <= Part2_V_reg_16139_pp0_iter12_reg;
        Part2_V_reg_16139_pp0_iter14_reg <= Part2_V_reg_16139_pp0_iter13_reg;
        Part2_V_reg_16139_pp0_iter15_reg <= Part2_V_reg_16139_pp0_iter14_reg;
        Part2_V_reg_16139_pp0_iter6_reg <= Part2_V_reg_16139;
        Part2_V_reg_16139_pp0_iter7_reg <= Part2_V_reg_16139_pp0_iter6_reg;
        Part2_V_reg_16139_pp0_iter8_reg <= Part2_V_reg_16139_pp0_iter7_reg;
        Part2_V_reg_16139_pp0_iter9_reg <= Part2_V_reg_16139_pp0_iter8_reg;
        and_ln381_17_reg_17023_pp0_iter21_reg <= and_ln381_17_reg_17023;
        and_ln381_17_reg_17023_pp0_iter22_reg <= and_ln381_17_reg_17023_pp0_iter21_reg;
        and_ln381_17_reg_17023_pp0_iter23_reg <= and_ln381_17_reg_17023_pp0_iter22_reg;
        and_ln381_22_reg_17028_pp0_iter21_reg <= and_ln381_22_reg_17028;
        and_ln381_22_reg_17028_pp0_iter22_reg <= and_ln381_22_reg_17028_pp0_iter21_reg;
        and_ln381_22_reg_17028_pp0_iter23_reg <= and_ln381_22_reg_17028_pp0_iter22_reg;
        and_ln381_27_reg_17033_pp0_iter21_reg <= and_ln381_27_reg_17033;
        and_ln381_27_reg_17033_pp0_iter22_reg <= and_ln381_27_reg_17033_pp0_iter21_reg;
        and_ln381_27_reg_17033_pp0_iter23_reg <= and_ln381_27_reg_17033_pp0_iter22_reg;
        delta0_V_reg_16223_pp0_iter10_reg <= delta0_V_reg_16223;
        delta0_V_reg_16223_pp0_iter11_reg <= delta0_V_reg_16223_pp0_iter10_reg;
        delta0_V_reg_16223_pp0_iter12_reg <= delta0_V_reg_16223_pp0_iter11_reg;
        delta0_V_reg_16223_pp0_iter13_reg <= delta0_V_reg_16223_pp0_iter12_reg;
        der_phiD_final_V_reg_16603_pp0_iter18_reg <= der_phiD_final_V_reg_16603;
        der_phiD_final_V_reg_16603_pp0_iter19_reg <= der_phiD_final_V_reg_16603_pp0_iter18_reg;
        der_phiD_final_V_reg_16603_pp0_iter20_reg <= der_phiD_final_V_reg_16603_pp0_iter19_reg;
        der_phiD_final_V_reg_16603_pp0_iter21_reg <= der_phiD_final_V_reg_16603_pp0_iter20_reg;
        der_phiD_final_V_reg_16603_pp0_iter22_reg <= der_phiD_final_V_reg_16603_pp0_iter21_reg;
        der_phiD_final_V_reg_16603_pp0_iter23_reg <= der_phiD_final_V_reg_16603_pp0_iter22_reg;
        der_rD_final_V_reg_16526_pp0_iter17_reg <= der_rD_final_V_reg_16526;
        der_rD_final_V_reg_16526_pp0_iter18_reg <= der_rD_final_V_reg_16526_pp0_iter17_reg;
        der_rD_final_V_reg_16526_pp0_iter19_reg <= der_rD_final_V_reg_16526_pp0_iter18_reg;
        der_rD_final_V_reg_16526_pp0_iter20_reg <= der_rD_final_V_reg_16526_pp0_iter19_reg;
        der_rD_final_V_reg_16526_pp0_iter21_reg <= der_rD_final_V_reg_16526_pp0_iter20_reg;
        der_rD_final_V_reg_16526_pp0_iter22_reg <= der_rD_final_V_reg_16526_pp0_iter21_reg;
        der_rD_final_V_reg_16526_pp0_iter23_reg <= der_rD_final_V_reg_16526_pp0_iter22_reg;
        dphi_V_reg_16180_pp0_iter8_reg[15 : 3] <= dphi_V_reg_16180[15 : 3];
        goodstub_s_452_reg_15594_pp0_iter2_reg <= goodstub_s_452_reg_15594;
        icmp_ln326_reg_16450_pp0_iter16_reg <= icmp_ln326_reg_16450;
        icmp_ln326_reg_16450_pp0_iter17_reg <= icmp_ln326_reg_16450_pp0_iter16_reg;
        icmp_ln326_reg_16450_pp0_iter18_reg <= icmp_ln326_reg_16450_pp0_iter17_reg;
        icmp_ln619_reg_15490_pp0_iter10_reg <= icmp_ln619_reg_15490_pp0_iter9_reg;
        icmp_ln619_reg_15490_pp0_iter11_reg <= icmp_ln619_reg_15490_pp0_iter10_reg;
        icmp_ln619_reg_15490_pp0_iter12_reg <= icmp_ln619_reg_15490_pp0_iter11_reg;
        icmp_ln619_reg_15490_pp0_iter13_reg <= icmp_ln619_reg_15490_pp0_iter12_reg;
        icmp_ln619_reg_15490_pp0_iter14_reg <= icmp_ln619_reg_15490_pp0_iter13_reg;
        icmp_ln619_reg_15490_pp0_iter15_reg <= icmp_ln619_reg_15490_pp0_iter14_reg;
        icmp_ln619_reg_15490_pp0_iter16_reg <= icmp_ln619_reg_15490_pp0_iter15_reg;
        icmp_ln619_reg_15490_pp0_iter17_reg <= icmp_ln619_reg_15490_pp0_iter16_reg;
        icmp_ln619_reg_15490_pp0_iter18_reg <= icmp_ln619_reg_15490_pp0_iter17_reg;
        icmp_ln619_reg_15490_pp0_iter19_reg <= icmp_ln619_reg_15490_pp0_iter18_reg;
        icmp_ln619_reg_15490_pp0_iter20_reg <= icmp_ln619_reg_15490_pp0_iter19_reg;
        icmp_ln619_reg_15490_pp0_iter21_reg <= icmp_ln619_reg_15490_pp0_iter20_reg;
        icmp_ln619_reg_15490_pp0_iter22_reg <= icmp_ln619_reg_15490_pp0_iter21_reg;
        icmp_ln619_reg_15490_pp0_iter23_reg <= icmp_ln619_reg_15490_pp0_iter22_reg;
        icmp_ln619_reg_15490_pp0_iter2_reg <= icmp_ln619_reg_15490_pp0_iter1_reg;
        icmp_ln619_reg_15490_pp0_iter3_reg <= icmp_ln619_reg_15490_pp0_iter2_reg;
        icmp_ln619_reg_15490_pp0_iter4_reg <= icmp_ln619_reg_15490_pp0_iter3_reg;
        icmp_ln619_reg_15490_pp0_iter5_reg <= icmp_ln619_reg_15490_pp0_iter4_reg;
        icmp_ln619_reg_15490_pp0_iter6_reg <= icmp_ln619_reg_15490_pp0_iter5_reg;
        icmp_ln619_reg_15490_pp0_iter7_reg <= icmp_ln619_reg_15490_pp0_iter6_reg;
        icmp_ln619_reg_15490_pp0_iter8_reg <= icmp_ln619_reg_15490_pp0_iter7_reg;
        icmp_ln619_reg_15490_pp0_iter9_reg <= icmp_ln619_reg_15490_pp0_iter8_reg;
        icmp_ln887_5_reg_16813_pp0_iter20_reg <= icmp_ln887_5_reg_16813;
        icmp_ln887_5_reg_16813_pp0_iter21_reg <= icmp_ln887_5_reg_16813_pp0_iter20_reg;
        icmp_ln887_5_reg_16813_pp0_iter22_reg <= icmp_ln887_5_reg_16813_pp0_iter21_reg;
        icmp_ln887_5_reg_16813_pp0_iter23_reg <= icmp_ln887_5_reg_16813_pp0_iter22_reg;
        icmp_ln887_6_reg_16823_pp0_iter20_reg <= icmp_ln887_6_reg_16823;
        icmp_ln887_6_reg_16823_pp0_iter21_reg <= icmp_ln887_6_reg_16823_pp0_iter20_reg;
        icmp_ln887_6_reg_16823_pp0_iter22_reg <= icmp_ln887_6_reg_16823_pp0_iter21_reg;
        icmp_ln887_6_reg_16823_pp0_iter23_reg <= icmp_ln887_6_reg_16823_pp0_iter22_reg;
        icmp_ln887_7_reg_16833_pp0_iter20_reg <= icmp_ln887_7_reg_16833;
        icmp_ln887_7_reg_16833_pp0_iter21_reg <= icmp_ln887_7_reg_16833_pp0_iter20_reg;
        icmp_ln887_7_reg_16833_pp0_iter22_reg <= icmp_ln887_7_reg_16833_pp0_iter21_reg;
        icmp_ln887_7_reg_16833_pp0_iter23_reg <= icmp_ln887_7_reg_16833_pp0_iter22_reg;
        icmp_ln887_8_reg_16843_pp0_iter20_reg <= icmp_ln887_8_reg_16843;
        icmp_ln887_8_reg_16843_pp0_iter21_reg <= icmp_ln887_8_reg_16843_pp0_iter20_reg;
        icmp_ln887_8_reg_16843_pp0_iter22_reg <= icmp_ln887_8_reg_16843_pp0_iter21_reg;
        icmp_ln887_8_reg_16843_pp0_iter23_reg <= icmp_ln887_8_reg_16843_pp0_iter22_reg;
        p_Val2_s_reg_2071_pp0_iter2_reg <= p_Val2_s_reg_2071;
        phi0_V_reg_16463_pp0_iter17_reg <= phi0_V_reg_16463;
        phi0_V_reg_16463_pp0_iter18_reg <= phi0_V_reg_16463_pp0_iter17_reg;
        phi0a_V_reg_16337_pp0_iter15_reg <= phi0a_V_reg_16337;
        r1abs_V_reg_16195_pp0_iter10_reg[10 : 1] <= r1abs_V_reg_16195_pp0_iter9_reg[10 : 1];
        r1abs_V_reg_16195_pp0_iter11_reg[10 : 1] <= r1abs_V_reg_16195_pp0_iter10_reg[10 : 1];
        r1abs_V_reg_16195_pp0_iter12_reg[10 : 1] <= r1abs_V_reg_16195_pp0_iter11_reg[10 : 1];
        r1abs_V_reg_16195_pp0_iter9_reg[10 : 1] <= r1abs_V_reg_16195[10 : 1];
        select_ln17_6_reg_15543_pp0_iter2_reg <= select_ln17_6_reg_15543;
        select_ln544_reg_15650_pp0_iter3_reg <= select_ln544_reg_15650;
        sext_ln68_45_reg_16651_pp0_iter19_reg <= sext_ln68_45_reg_16651;
        sext_ln68_45_reg_16651_pp0_iter20_reg <= sext_ln68_45_reg_16651_pp0_iter19_reg;
        sext_ln68_45_reg_16651_pp0_iter21_reg <= sext_ln68_45_reg_16651_pp0_iter20_reg;
        sext_ln68_45_reg_16651_pp0_iter22_reg <= sext_ln68_45_reg_16651_pp0_iter21_reg;
        sext_ln68_48_reg_16667_pp0_iter19_reg <= sext_ln68_48_reg_16667;
        sext_ln68_48_reg_16667_pp0_iter20_reg <= sext_ln68_48_reg_16667_pp0_iter19_reg;
        sext_ln68_48_reg_16667_pp0_iter21_reg <= sext_ln68_48_reg_16667_pp0_iter20_reg;
        sext_ln68_48_reg_16667_pp0_iter22_reg <= sext_ln68_48_reg_16667_pp0_iter21_reg;
        sext_ln68_50_reg_16683_pp0_iter19_reg <= sext_ln68_50_reg_16683;
        sext_ln68_50_reg_16683_pp0_iter20_reg <= sext_ln68_50_reg_16683_pp0_iter19_reg;
        sext_ln68_50_reg_16683_pp0_iter21_reg <= sext_ln68_50_reg_16683_pp0_iter20_reg;
        sext_ln68_50_reg_16683_pp0_iter22_reg <= sext_ln68_50_reg_16683_pp0_iter21_reg;
        sext_ln68_52_reg_16699_pp0_iter19_reg <= sext_ln68_52_reg_16699;
        sext_ln68_52_reg_16699_pp0_iter20_reg <= sext_ln68_52_reg_16699_pp0_iter19_reg;
        sext_ln68_52_reg_16699_pp0_iter21_reg <= sext_ln68_52_reg_16699_pp0_iter20_reg;
        sext_ln68_52_reg_16699_pp0_iter22_reg <= sext_ln68_52_reg_16699_pp0_iter21_reg;
        success_reg_16531_pp0_iter17_reg <= success_reg_16531;
        success_reg_16531_pp0_iter18_reg <= success_reg_16531_pp0_iter17_reg;
        success_reg_16531_pp0_iter19_reg <= success_reg_16531_pp0_iter18_reg;
        success_reg_16531_pp0_iter20_reg <= success_reg_16531_pp0_iter19_reg;
        success_reg_16531_pp0_iter21_reg <= success_reg_16531_pp0_iter20_reg;
        success_reg_16531_pp0_iter22_reg <= success_reg_16531_pp0_iter21_reg;
        success_reg_16531_pp0_iter23_reg <= success_reg_16531_pp0_iter22_reg;
        t_V_1_load_1_reg_17058_pp0_iter22_reg <= t_V_1_load_1_reg_17058;
        t_V_1_load_1_reg_17058_pp0_iter23_reg <= t_V_1_load_1_reg_17058_pp0_iter22_reg;
        t_V_reg_16342_pp0_iter15_reg <= t_V_reg_16342;
        t_V_reg_16342_pp0_iter16_reg <= t_V_reg_16342_pp0_iter15_reg;
        teunits_0_good_V_443_reg_15786_pp0_iter3_reg <= teunits_0_good_V_443_reg_15786;
        teunits_0_ireg_V_load_reg_15609 <= teunits_0_ireg_V_fu_1060;
        teunits_0_next_V_load_reg_15599 <= teunits_0_next_V_fu_1044;
        teunits_0_writeindex_V_load_reg_15619 <= ap_sig_allocacmp_teunits_0_writeindex_V_load;
        teunits_0_writeindex_V_load_reg_15619_pp0_iter3_reg <= teunits_0_writeindex_V_load_reg_15619;
        teunits_1_good_V_449_reg_15993_pp0_iter3_reg <= teunits_1_good_V_449_reg_15993;
        teunits_1_ireg_V_load_reg_15614 <= teunits_1_ireg_V_fu_1064;
        teunits_1_next_V_load_reg_15604 <= teunits_1_next_V_fu_1048;
        teunits_1_writeindex_V_load_reg_15626 <= ap_sig_allocacmp_teunits_1_writeindex_V_load;
        teunits_1_writeindex_V_load_reg_15626_pp0_iter3_reg <= teunits_1_writeindex_V_load_reg_15626;
        tmpVal1_V_reg_16134_pp0_iter10_reg <= tmpVal1_V_reg_16134_pp0_iter9_reg;
        tmpVal1_V_reg_16134_pp0_iter11_reg <= tmpVal1_V_reg_16134_pp0_iter10_reg;
        tmpVal1_V_reg_16134_pp0_iter12_reg <= tmpVal1_V_reg_16134_pp0_iter11_reg;
        tmpVal1_V_reg_16134_pp0_iter13_reg <= tmpVal1_V_reg_16134_pp0_iter12_reg;
        tmpVal1_V_reg_16134_pp0_iter14_reg <= tmpVal1_V_reg_16134_pp0_iter13_reg;
        tmpVal1_V_reg_16134_pp0_iter15_reg <= tmpVal1_V_reg_16134_pp0_iter14_reg;
        tmpVal1_V_reg_16134_pp0_iter6_reg <= tmpVal1_V_reg_16134;
        tmpVal1_V_reg_16134_pp0_iter7_reg <= tmpVal1_V_reg_16134_pp0_iter6_reg;
        tmpVal1_V_reg_16134_pp0_iter8_reg <= tmpVal1_V_reg_16134_pp0_iter7_reg;
        tmpVal1_V_reg_16134_pp0_iter9_reg <= tmpVal1_V_reg_16134_pp0_iter8_reg;
        tmp_14_reg_16149_pp0_iter6_reg <= tmp_14_reg_16149;
        tmp_16_reg_16154_pp0_iter10_reg <= tmp_16_reg_16154_pp0_iter9_reg;
        tmp_16_reg_16154_pp0_iter11_reg <= tmp_16_reg_16154_pp0_iter10_reg;
        tmp_16_reg_16154_pp0_iter12_reg <= tmp_16_reg_16154_pp0_iter11_reg;
        tmp_16_reg_16154_pp0_iter13_reg <= tmp_16_reg_16154_pp0_iter12_reg;
        tmp_16_reg_16154_pp0_iter14_reg <= tmp_16_reg_16154_pp0_iter13_reg;
        tmp_16_reg_16154_pp0_iter15_reg <= tmp_16_reg_16154_pp0_iter14_reg;
        tmp_16_reg_16154_pp0_iter6_reg <= tmp_16_reg_16154;
        tmp_16_reg_16154_pp0_iter7_reg <= tmp_16_reg_16154_pp0_iter6_reg;
        tmp_16_reg_16154_pp0_iter8_reg <= tmp_16_reg_16154_pp0_iter7_reg;
        tmp_16_reg_16154_pp0_iter9_reg <= tmp_16_reg_16154_pp0_iter8_reg;
        tmp_18_reg_16159_pp0_iter6_reg <= tmp_18_reg_16159;
        tmp_31_reg_16389_pp0_iter15_reg <= tmp_31_reg_16389;
        tmp_31_reg_16389_pp0_iter16_reg <= tmp_31_reg_16389_pp0_iter15_reg;
        tmp_31_reg_16389_pp0_iter17_reg <= tmp_31_reg_16389_pp0_iter16_reg;
        trunc_ln1354_1_reg_16164_pp0_iter10_reg <= trunc_ln1354_1_reg_16164_pp0_iter9_reg;
        trunc_ln1354_1_reg_16164_pp0_iter11_reg <= trunc_ln1354_1_reg_16164_pp0_iter10_reg;
        trunc_ln1354_1_reg_16164_pp0_iter12_reg <= trunc_ln1354_1_reg_16164_pp0_iter11_reg;
        trunc_ln1354_1_reg_16164_pp0_iter13_reg <= trunc_ln1354_1_reg_16164_pp0_iter12_reg;
        trunc_ln1354_1_reg_16164_pp0_iter14_reg <= trunc_ln1354_1_reg_16164_pp0_iter13_reg;
        trunc_ln1354_1_reg_16164_pp0_iter6_reg <= trunc_ln1354_1_reg_16164;
        trunc_ln1354_1_reg_16164_pp0_iter7_reg <= trunc_ln1354_1_reg_16164_pp0_iter6_reg;
        trunc_ln1354_1_reg_16164_pp0_iter8_reg <= trunc_ln1354_1_reg_16164_pp0_iter7_reg;
        trunc_ln1354_1_reg_16164_pp0_iter9_reg <= trunc_ln1354_1_reg_16164_pp0_iter8_reg;
        trunc_ln1503_1_reg_16235_pp0_iter10_reg <= trunc_ln1503_1_reg_16235;
        trunc_ln1503_1_reg_16235_pp0_iter11_reg <= trunc_ln1503_1_reg_16235_pp0_iter10_reg;
        trunc_ln1503_1_reg_16235_pp0_iter12_reg <= trunc_ln1503_1_reg_16235_pp0_iter11_reg;
        trunc_ln1503_1_reg_16235_pp0_iter13_reg <= trunc_ln1503_1_reg_16235_pp0_iter12_reg;
        trunc_ln1503_2_reg_16248_pp0_iter11_reg <= trunc_ln1503_2_reg_16248;
        trunc_ln1503_2_reg_16248_pp0_iter12_reg <= trunc_ln1503_2_reg_16248_pp0_iter11_reg;
        trunc_ln1503_2_reg_16248_pp0_iter13_reg <= trunc_ln1503_2_reg_16248_pp0_iter12_reg;
        trunc_ln5_reg_16349_pp0_iter15_reg <= trunc_ln5_reg_16349;
        trunc_ln5_reg_16349_pp0_iter16_reg <= trunc_ln5_reg_16349_pp0_iter15_reg;
        trunc_ln5_reg_16349_pp0_iter17_reg <= trunc_ln5_reg_16349_pp0_iter16_reg;
        trunc_ln5_reg_16349_pp0_iter18_reg <= trunc_ln5_reg_16349_pp0_iter17_reg;
        trunc_ln5_reg_16349_pp0_iter19_reg <= trunc_ln5_reg_16349_pp0_iter18_reg;
        trunc_ln68_3_reg_16503_pp0_iter17_reg <= trunc_ln68_3_reg_16503;
        trunc_ln68_3_reg_16503_pp0_iter18_reg <= trunc_ln68_3_reg_16503_pp0_iter17_reg;
        trunc_ln769_reg_15641_pp0_iter3_reg <= trunc_ln769_reg_15641;
        trunc_ln769_reg_15641_pp0_iter4_reg <= trunc_ln769_reg_15641_pp0_iter3_reg;
        trunc_ln858_3_reg_16914_pp0_iter20_reg <= trunc_ln858_3_reg_16914;
        trunc_ln858_3_reg_16914_pp0_iter21_reg <= trunc_ln858_3_reg_16914_pp0_iter20_reg;
        trunc_ln858_3_reg_16914_pp0_iter22_reg <= trunc_ln858_3_reg_16914_pp0_iter21_reg;
        trunc_ln858_3_reg_16914_pp0_iter23_reg <= trunc_ln858_3_reg_16914_pp0_iter22_reg;
        trunc_ln858_4_reg_16921_pp0_iter20_reg <= trunc_ln858_4_reg_16921;
        trunc_ln858_4_reg_16921_pp0_iter21_reg <= trunc_ln858_4_reg_16921_pp0_iter20_reg;
        trunc_ln858_4_reg_16921_pp0_iter22_reg <= trunc_ln858_4_reg_16921_pp0_iter21_reg;
        trunc_ln858_4_reg_16921_pp0_iter23_reg <= trunc_ln858_4_reg_16921_pp0_iter22_reg;
        trunc_ln858_5_reg_16928_pp0_iter20_reg <= trunc_ln858_5_reg_16928;
        trunc_ln858_5_reg_16928_pp0_iter21_reg <= trunc_ln858_5_reg_16928_pp0_iter20_reg;
        trunc_ln858_5_reg_16928_pp0_iter22_reg <= trunc_ln858_5_reg_16928_pp0_iter21_reg;
        trunc_ln858_5_reg_16928_pp0_iter23_reg <= trunc_ln858_5_reg_16928_pp0_iter22_reg;
        trunc_ln858_6_reg_16935_pp0_iter20_reg <= trunc_ln858_6_reg_16935;
        trunc_ln858_6_reg_16935_pp0_iter21_reg <= trunc_ln858_6_reg_16935_pp0_iter20_reg;
        trunc_ln858_6_reg_16935_pp0_iter22_reg <= trunc_ln858_6_reg_16935_pp0_iter21_reg;
        trunc_ln858_6_reg_16935_pp0_iter23_reg <= trunc_ln858_6_reg_16935_pp0_iter22_reg;
        v2_V_25_reg_16395_pp0_iter15_reg <= v2_V_25_reg_16395;
        v2_V_26_reg_16433_pp0_iter16_reg <= v2_V_26_reg_16433;
        v2_V_26_reg_16433_pp0_iter17_reg <= v2_V_26_reg_16433_pp0_iter16_reg;
        v2_V_26_reg_16433_pp0_iter18_reg <= v2_V_26_reg_16433_pp0_iter17_reg;
        v2_V_26_reg_16433_pp0_iter19_reg <= v2_V_26_reg_16433_pp0_iter18_reg;
        v2_V_35_reg_16894_pp0_iter20_reg <= v2_V_35_reg_16894;
        v2_V_35_reg_16894_pp0_iter21_reg <= v2_V_35_reg_16894_pp0_iter20_reg;
        v2_V_35_reg_16894_pp0_iter22_reg <= v2_V_35_reg_16894_pp0_iter21_reg;
        v2_V_35_reg_16894_pp0_iter23_reg <= v2_V_35_reg_16894_pp0_iter22_reg;
        v2_V_37_reg_16899_pp0_iter20_reg <= v2_V_37_reg_16899;
        v2_V_37_reg_16899_pp0_iter21_reg <= v2_V_37_reg_16899_pp0_iter20_reg;
        v2_V_37_reg_16899_pp0_iter22_reg <= v2_V_37_reg_16899_pp0_iter21_reg;
        v2_V_37_reg_16899_pp0_iter23_reg <= v2_V_37_reg_16899_pp0_iter22_reg;
        v2_V_39_reg_16904_pp0_iter20_reg <= v2_V_39_reg_16904;
        v2_V_39_reg_16904_pp0_iter21_reg <= v2_V_39_reg_16904_pp0_iter20_reg;
        v2_V_39_reg_16904_pp0_iter22_reg <= v2_V_39_reg_16904_pp0_iter21_reg;
        v2_V_39_reg_16904_pp0_iter23_reg <= v2_V_39_reg_16904_pp0_iter22_reg;
        v2_V_41_reg_16909_pp0_iter20_reg <= v2_V_41_reg_16909;
        v2_V_41_reg_16909_pp0_iter21_reg <= v2_V_41_reg_16909_pp0_iter20_reg;
        v2_V_41_reg_16909_pp0_iter22_reg <= v2_V_41_reg_16909_pp0_iter21_reg;
        v2_V_41_reg_16909_pp0_iter23_reg <= v2_V_41_reg_16909_pp0_iter22_reg;
        x2_V_reg_16241_pp0_iter10_reg <= x2_V_reg_16241;
        x2_V_reg_16241_pp0_iter11_reg <= x2_V_reg_16241_pp0_iter10_reg;
        x2_V_reg_16241_pp0_iter12_reg <= x2_V_reg_16241_pp0_iter11_reg;
        x2_V_reg_16241_pp0_iter13_reg <= x2_V_reg_16241_pp0_iter12_reg;
        x8_0_V_reg_16360_pp0_iter15_reg <= x8_0_V_reg_16360;
        x8_0_V_reg_16360_pp0_iter16_reg <= x8_0_V_reg_16360_pp0_iter15_reg;
        x8_0_V_reg_16360_pp0_iter17_reg <= x8_0_V_reg_16360_pp0_iter16_reg;
        x8_1_V_reg_16366_pp0_iter15_reg <= x8_1_V_reg_16366;
        x8_1_V_reg_16366_pp0_iter16_reg <= x8_1_V_reg_16366_pp0_iter15_reg;
        x8_1_V_reg_16366_pp0_iter17_reg <= x8_1_V_reg_16366_pp0_iter16_reg;
        x8_2_V_reg_16372_pp0_iter15_reg <= x8_2_V_reg_16372;
        x8_2_V_reg_16372_pp0_iter16_reg <= x8_2_V_reg_16372_pp0_iter15_reg;
        x8_2_V_reg_16372_pp0_iter17_reg <= x8_2_V_reg_16372_pp0_iter16_reg;
        x8_3_V_reg_16378_pp0_iter15_reg <= x8_3_V_reg_16378;
        x8_3_V_reg_16378_pp0_iter16_reg <= x8_3_V_reg_16378_pp0_iter15_reg;
        x8_3_V_reg_16378_pp0_iter17_reg <= x8_3_V_reg_16378_pp0_iter16_reg;
        xor_ln331_3_reg_16848_pp0_iter20_reg <= xor_ln331_3_reg_16848;
        xor_ln331_3_reg_16848_pp0_iter21_reg <= xor_ln331_3_reg_16848_pp0_iter20_reg;
        xor_ln331_3_reg_16848_pp0_iter22_reg <= xor_ln331_3_reg_16848_pp0_iter21_reg;
        xor_ln331_3_reg_16848_pp0_iter23_reg <= xor_ln331_3_reg_16848_pp0_iter22_reg;
        z0_V_reg_16401_pp0_iter16_reg <= z0_V_reg_16401;
        z0_V_reg_16401_pp0_iter17_reg <= z0_V_reg_16401_pp0_iter16_reg;
        z0_V_reg_16401_pp0_iter18_reg <= z0_V_reg_16401_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter4_reg == 1'd0))) begin
        Part2_V_reg_16139 <= Part2_V_fu_9674_p1;
        tmpVal1_V_reg_16134 <= {{vval_V_fu_9657_p3[49:43]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter10_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter10_reg == 1'd0))) begin
        a2a_V_reg_16264 <= {{a2a_tmp_V_fu_14160_p2[29:12]}};
        x6a_V_reg_16269 <= {{x6a_tmp_V_fu_14167_p2[29:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter11_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter11_reg == 1'd0))) begin
        a2b_V_reg_16274 <= {{a2b_tmp_V_fu_14174_p2[34:17]}};
        x6b_V_reg_16279 <= {{x6b_tmp_V_fu_14181_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter12_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter12_reg == 1'd0))) begin
        a2n_V_reg_16289 <= a2n_V_fu_10011_p2;
        tmp_19_reg_16284 <= {{a2_tmp_V_fu_9991_p2[20:4]}};
        tmp_22_reg_16301 <= {{a2_tmp_V_fu_9991_p2[20:5]}};
        trunc_ln1503_5_reg_16311 <= {{ret_V_39_fu_14195_p2[27:12]}};
        trunc_ln1503_s_reg_16295 <= {{x6m_tmp_V_fu_10020_p2[21:5]}};
        x1_1_V_reg_16316 <= {{ret_V_41_fu_14202_p2[29:12]}};
        x1_2_V_reg_16321 <= {{ret_V_43_fu_14209_p2[29:12]}};
        x1_3_V_reg_16326 <= {{ret_V_45_fu_14216_p2[29:12]}};
        z0a_V_reg_16306 <= {{z0a_tmp_V_fu_14188_p2[25:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter18_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter18_reg == 1'd0))) begin
        and_ln300_2_reg_16755 <= and_ln300_2_fu_11777_p2;
        icmp_ln300_1_reg_16750 <= icmp_ln300_1_fu_11709_p2;
        icmp_ln300_4_reg_16777 <= icmp_ln300_4_fu_11805_p2;
        icmp_ln300_5_reg_16782 <= icmp_ln300_5_fu_11821_p2;
        icmp_ln300_6_reg_16803 <= icmp_ln300_6_fu_11849_p2;
        icmp_ln300_7_reg_16808 <= icmp_ln300_7_fu_11865_p2;
        icmp_ln300_reg_16745 <= icmp_ln300_fu_11693_p2;
        icmp_ln887_3_reg_16767 <= icmp_ln887_3_fu_11793_p2;
        icmp_ln887_4_reg_16793 <= icmp_ln887_4_fu_11837_p2;
        icmp_ln887_5_reg_16813 <= icmp_ln887_5_fu_11887_p2;
        icmp_ln887_6_reg_16823 <= icmp_ln887_6_fu_11910_p2;
        icmp_ln887_7_reg_16833 <= icmp_ln887_7_fu_11933_p2;
        icmp_ln887_8_reg_16843 <= icmp_ln887_8_fu_11956_p2;
        icmp_ln887_reg_16735 <= icmp_ln887_fu_11681_p2;
        icmp_ln895_1_reg_16740 <= icmp_ln895_1_fu_11687_p2;
        icmp_ln895_4_reg_16772 <= icmp_ln895_4_fu_11799_p2;
        icmp_ln895_5_reg_16798 <= icmp_ln895_5_fu_11843_p2;
        tmp_35_reg_16865 <= {{sub_ln1503_1_fu_11256_p2[16:1]}};
        tmp_36_reg_16870 <= {{sub_ln1503_2_fu_11283_p2[16:1]}};
        v2_V_27_reg_16859 <= {{ret_V_18_fu_11368_p2[12:1]}};
        v2_V_28_reg_16853 <= v2_V_28_fu_11973_p3;
        v2_V_30_reg_16761 <= {{add_ln1353_9_fu_11427_p2[12:5]}};
        v2_V_31_reg_16787 <= {{add_ln1353_11_fu_11486_p2[12:5]}};
        x26_0_V_reg_16715 <= {{ret_V_52_fu_14524_p2[35:18]}};
        x26_1_V_reg_16720 <= {{ret_V_53_fu_14531_p2[35:18]}};
        x26_2_V_reg_16725 <= {{ret_V_54_fu_14538_p2[35:18]}};
        x26_3_V_reg_16730 <= {{ret_V_55_fu_14545_p2[35:18]}};
        xor_ln331_1_reg_16828 <= xor_ln331_1_fu_11921_p2;
        xor_ln331_2_reg_16838 <= xor_ln331_2_fu_11944_p2;
        xor_ln331_3_reg_16848 <= xor_ln331_3_fu_11967_p2;
        xor_ln331_reg_16818 <= xor_ln331_fu_11898_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln381_17_reg_17023 <= and_ln381_17_fu_12981_p2;
        and_ln381_22_reg_17028 <= and_ln381_22_fu_12997_p2;
        and_ln381_27_reg_17033 <= and_ln381_27_fu_13013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_success_assign_reg_2834 <= ap_phi_reg_pp0_iter9_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_success_assign_reg_2834 <= ap_phi_reg_pp0_iter10_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_success_assign_reg_2834 <= ap_phi_reg_pp0_iter11_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_success_assign_reg_2834 <= ap_phi_reg_pp0_iter12_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_success_assign_reg_2834 <= ap_phi_reg_pp0_iter13_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_success_assign_reg_2834 <= ap_phi_reg_pp0_iter14_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_success_assign_reg_2834 <= ap_phi_reg_pp0_iter15_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_success_assign_reg_2834 <= ap_phi_reg_pp0_iter16_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_success_assign_reg_2834 <= ap_phi_reg_pp0_iter17_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_success_assign_reg_2834 <= ap_phi_reg_pp0_iter18_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_success_assign_reg_2834 <= ap_phi_reg_pp0_iter0_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_success_assign_reg_2834 <= ap_phi_reg_pp0_iter1_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_success_assign_reg_2834 <= ap_phi_reg_pp0_iter2_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_success_assign_reg_2834 <= ap_phi_reg_pp0_iter3_success_assign_reg_2834;
        teunits_0_ireg_V_1_fu_1068 <= teunits_0_ireg_V_load_reg_15609;
        teunits_0_next_V_1_fu_1052 <= teunits_0_next_V_load_reg_15599;
        teunits_0_rzbindiffmax_V_1_fu_1028 <= teunits_0_rzbindiffmax_V_fu_1196;
        teunits_0_rzbinfirst_V_fu_1020 <= teunits_0_rzbinfirst_V_1_fu_1188;
        teunits_1_ireg_V_1_fu_1072 <= teunits_1_ireg_V_load_reg_15614;
        teunits_1_next_V_1_fu_1056 <= teunits_1_next_V_load_reg_15604;
        teunits_1_rzbindiffmax_V_1_fu_1032 <= teunits_1_rzbindiffmax_V_fu_1200;
        teunits_1_rzbinfirst_V_fu_1024 <= teunits_1_rzbinfirst_V_1_fu_1192;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_success_assign_reg_2834 <= ap_phi_reg_pp0_iter4_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_success_assign_reg_2834 <= ap_phi_reg_pp0_iter5_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_success_assign_reg_2834 <= ap_phi_reg_pp0_iter6_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_success_assign_reg_2834 <= ap_phi_reg_pp0_iter7_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_success_assign_reg_2834 <= ap_phi_reg_pp0_iter8_success_assign_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter8_reg == 1'd0))) begin
        delta0_V_reg_16223 <= {{delta0_tmp_V_fu_14115_p2[29:12]}};
        sext_ln68_10_reg_16218[10 : 1] <= sext_ln68_10_fu_9837_p1[10 : 1];
        tmp_20_reg_16230 <= {{grp_fu_14123_p3[23:12]}};
        trunc_ln1503_1_reg_16235 <= {{ret_V_38_fu_14132_p2[26:11]}};
        x2_V_reg_16241 <= {{delta0_tmp_V_fu_14115_p2[29:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter16_reg == 1'd0))) begin
        der_phiD_final_V_reg_16603 <= {{der_phiD_tmp_V_fu_14429_p2[32:23]}};
        trunc_ln1503_10_reg_16558 <= {{x20_3_tmp_V_fu_14366_p2[34:19]}};
        trunc_ln1503_11_reg_16563 <= {{ret_V_47_fu_14373_p2[28:13]}};
        trunc_ln1503_6_reg_16543 <= {{x20_0_tmp_V_fu_14345_p2[34:19]}};
        trunc_ln1503_8_reg_16548 <= {{x20_1_tmp_V_fu_14352_p2[34:19]}};
        trunc_ln1503_9_reg_16553 <= {{x20_2_tmp_V_fu_14359_p2[34:19]}};
        x11_1_V_reg_16568 <= {{ret_V_48_fu_14380_p2[30:13]}};
        x11_2_V_reg_16573 <= {{ret_V_49_fu_14387_p2[30:13]}};
        x11_3_V_reg_16578 <= {{ret_V_50_fu_14394_p2[30:13]}};
        x13_0_V_reg_16583 <= {{x13_0_tmp_V_fu_14401_p2[33:16]}};
        x13_1_V_reg_16588 <= {{x13_1_tmp_V_fu_14408_p2[33:16]}};
        x13_2_V_reg_16593 <= {{x13_2_tmp_V_fu_14415_p2[33:16]}};
        x13_3_V_reg_16598 <= {{x13_3_tmp_V_fu_14422_p2[33:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter15_reg == 1'd0))) begin
        der_rD_final_V_reg_16526 <= {{der_rD_final_V_fu_10671_p1[17:10]}};
        invt_V_reg_16497 <= LUT_invt_V_q0;
        phi0_V_reg_16463 <= {{ret_V_37_fu_10467_p2[18:1]}};
        success_reg_16531 <= success_fu_10755_p2;
        trunc_ln1503_16_reg_16492 <= {{x5_0_tmp_V_fu_10573_p2[17:2]}};
        trunc_ln1503_17_reg_16511 <= {{x5_1_tmp_V_fu_10607_p2[17:2]}};
        trunc_ln1503_18_reg_16516 <= {{x5_2_tmp_V_fu_10631_p2[18:2]}};
        trunc_ln1503_19_reg_16521 <= {{x5_3_tmp_V_fu_10655_p2[18:2]}};
        trunc_ln68_3_reg_16503 <= {{ret_V_37_fu_10467_p2[16:1]}};
        x12A_0_V_reg_16472 <= {{x12A_0_tmp_V_fu_14317_p2[34:17]}};
        x12A_1_V_reg_16477 <= {{x12A_1_tmp_V_fu_14324_p2[34:17]}};
        x12A_2_V_reg_16482 <= {{x12A_2_tmp_V_fu_14331_p2[34:17]}};
        x12A_3_V_reg_16487 <= {{x12A_3_tmp_V_fu_14338_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter6_reg == 1'd0))) begin
        dphi_V_reg_16180[15 : 3] <= dphi_V_fu_9780_p2[15 : 3];
        r_V_17_reg_16170[7 : 1] <= r_V_17_fu_9730_p3[7 : 1];
        r_V_19_reg_16175[7 : 1] <= r_V_19_fu_9765_p3[7 : 1];
        trunc_ln_reg_16190 <= {{outerStubs_dataarray_data_V_q0[27:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter7_reg == 1'd0))) begin
        drinv_V_reg_16207 <= LUT_drinv_V_q0;
        dz_V_reg_16213 <= dz_V_fu_9833_p2;
        r1abs_V_reg_16195[10 : 1] <= r1abs_V_fu_9818_p2[10 : 1];
        r2abs_V_reg_16202[9 : 1] <= r2abs_V_fu_9827_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        goodstub_s_452_reg_15594 <= goodstub_s_452_fu_4688_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter14_reg == 1'd0))) begin
        icmp_ln326_reg_16450 <= icmp_ln326_fu_10419_p2;
        t_V_3_reg_16445 <= t_V_3_fu_10371_p1;
        trunc_ln1503_4_reg_16408 <= {{z0_V_fu_10278_p2[15:4]}};
        v2_V_26_reg_16433 <= {{der_phiL_V_fu_10341_p2[15:6]}};
        valid_rinv_reg_16458 <= valid_rinv_fu_10447_p2;
        x12_0_V_reg_16413 <= {{ret_V_40_fu_14289_p2[35:18]}};
        x12_1_V_reg_16418 <= {{ret_V_42_fu_14296_p2[35:18]}};
        x12_2_V_reg_16423 <= {{ret_V_44_fu_14303_p2[35:18]}};
        x12_3_V_reg_16428 <= {{ret_V_46_fu_14310_p2[35:18]}};
        z0_V_reg_16401 <= z0_V_fu_10278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln619_reg_15490 <= icmp_ln619_fu_4305_p2;
        icmp_ln619_reg_15490_pp0_iter1_reg <= icmp_ln619_reg_15490;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_fu_4305_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imem_V_reg_15506 <= ap_sig_allocacmp_imem_V;
        istub_V_reg_15499 <= ap_sig_allocacmp_istub_V;
        tmp_10_reg_15513 <= tmp_10_fu_4332_p26;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        nproj_barrel_2s_1_0_fu_932 <= nproj_barrel_2s_1_1_fu_3067_p18;
        nproj_barrel_2s_1_1_reg_14898 <= nproj_barrel_2s_1_1_fu_3067_p18;
        nproj_barrel_2s_2_0_fu_936 <= nproj_barrel_2s_2_1_fu_3105_p18;
        nproj_barrel_2s_2_1_reg_14903 <= nproj_barrel_2s_2_1_fu_3105_p18;
        nproj_barrel_2s_3_0_fu_940 <= nproj_barrel_2s_3_1_fu_3143_p18;
        nproj_barrel_2s_3_1_reg_14908 <= nproj_barrel_2s_3_1_fu_3143_p18;
        nproj_barrel_2s_5_0_fu_944 <= nproj_barrel_2s_5_1_fu_3181_p18;
        nproj_barrel_2s_5_1_reg_14913 <= nproj_barrel_2s_5_1_fu_3181_p18;
        nproj_barrel_2s_6_0_fu_948 <= nproj_barrel_2s_6_1_fu_3219_p18;
        nproj_barrel_2s_6_1_reg_14918 <= nproj_barrel_2s_6_1_fu_3219_p18;
        nproj_barrel_2s_7_0_fu_952 <= nproj_barrel_2s_7_1_fu_3257_p18;
        nproj_barrel_2s_7_1_reg_14923 <= nproj_barrel_2s_7_1_fu_3257_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        nproj_barrel_ps_3_0_fu_908 <= nproj_barrel_ps_3_1_fu_2865_p18;
        nproj_barrel_ps_3_1_reg_14834 <= nproj_barrel_ps_3_1_fu_2865_p18;
        nproj_barrel_ps_4_0_fu_912 <= nproj_barrel_ps_4_1_fu_2903_p18;
        nproj_barrel_ps_4_1_reg_14839 <= nproj_barrel_ps_4_1_fu_2903_p18;
        nproj_barrel_ps_5_0_fu_916 <= nproj_barrel_ps_5_1_fu_2941_p18;
        nproj_barrel_ps_5_1_reg_14844 <= nproj_barrel_ps_5_1_fu_2941_p18;
        nproj_barrel_ps_6_0_fu_920 <= nproj_barrel_ps_6_1_fu_2979_p18;
        nproj_barrel_ps_6_1_reg_14849 <= nproj_barrel_ps_6_1_fu_2979_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        nproj_disk_10_0_fu_984 <= nproj_disk_10_1_fu_3639_p18;
        nproj_disk_11_0_fu_988 <= nproj_disk_11_1_fu_3677_p18;
        nproj_disk_13_0_fu_992 <= nproj_disk_13_1_fu_3715_p18;
        nproj_disk_14_0_fu_996 <= nproj_disk_14_1_fu_3753_p18;
        nproj_disk_15_0_fu_1000 <= nproj_disk_15_1_fu_3791_p18;
        nproj_disk_1_0_fu_956 <= nproj_disk_1_1_fu_3373_p18;
        nproj_disk_2_0_fu_960 <= nproj_disk_2_1_fu_3411_p18;
        nproj_disk_3_0_fu_964 <= nproj_disk_3_1_fu_3449_p18;
        nproj_disk_5_0_fu_968 <= nproj_disk_5_1_fu_3487_p18;
        nproj_disk_6_0_fu_972 <= nproj_disk_6_1_fu_3525_p18;
        nproj_disk_7_0_fu_976 <= nproj_disk_7_1_fu_3563_p18;
        nproj_disk_9_0_fu_980 <= nproj_disk_9_1_fu_3601_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Repl2_s_fu_1008 <= regionlut_V_q0;
        p_Val2_1_fu_1004 <= lut_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_Result_3_reg_15480[7 : 0] <= p_Result_3_fu_4156_p3[7 : 0];
        p_Result_s_reg_15475[31 : 0] <= p_Result_s_fu_4148_p3[31 : 0];
        tebuffer_imemend_V <= 1'd1;
        trunc_ln209_reg_15373 <= trunc_ln209_fu_3925_p1;
        vmstubsentries_0_V_reg_15405 <= vmstubsentries_0_V_fu_3952_p3;
        vmstubsentries_1_V_reg_15415 <= vmstubsentries_1_V_fu_3986_p3;
        vmstubsentries_2_V_reg_15425 <= vmstubsentries_2_V_fu_4014_p3;
        vmstubsentries_3_V_reg_15435 <= vmstubsentries_3_V_fu_4042_p3;
        vmstubsentries_4_V_reg_15445 <= vmstubsentries_4_V_fu_4070_p3;
        vmstubsentries_5_V_reg_15455 <= vmstubsentries_5_V_fu_4098_p3;
        vmstubsentries_6_V_reg_15465 <= vmstubsentries_6_V_fu_4126_p3;
        vmstubsmask_0_V_reg_15410 <= vmstubsmask_0_V_fu_3972_p3;
        vmstubsmask_1_V_reg_15420 <= vmstubsmask_1_V_fu_4000_p3;
        vmstubsmask_2_V_reg_15430 <= vmstubsmask_2_V_fu_4028_p3;
        vmstubsmask_3_V_reg_15440 <= vmstubsmask_3_V_fu_4056_p3;
        vmstubsmask_4_V_reg_15450 <= vmstubsmask_4_V_fu_4084_p3;
        vmstubsmask_5_V_reg_15460 <= vmstubsmask_5_V_fu_4112_p3;
        vmstubsmask_6_V_reg_15470 <= vmstubsmask_6_V_fu_4140_p3;
        zext_ln56_reg_15379[7] <= zext_ln56_fu_3936_p1[7];
        zext_ln619_reg_15485[9 : 7] <= zext_ln619_fu_4171_p1[9 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter13_reg == 1'd0))) begin
        phi0a_V_reg_16337 <= {{phi0a_tmp_V_fu_14232_p2[31:14]}};
        rinv_final_V_reg_16331 <= {{rinv_tmp_V_fu_14223_p2[33:19]}};
        t_V_reg_16342 <= {{t_tmp_V_fu_14239_p2[30:13]}};
        tmp_31_reg_16389 <= {{ret_V_51_fu_14282_p2[33:17]}};
        trunc_ln1503_7_reg_16355 <= {{z0b_tmp_V_fu_14247_p2[30:15]}};
        trunc_ln5_reg_16349 <= {{t_tmp_V_fu_14239_p2[30:17]}};
        trunc_ln68_1_reg_16384 <= {{rinv_tmp_V_fu_14223_p2[32:17]}};
        v2_V_25_reg_16395 <= {{rinv_tmp_V_fu_14223_p2[32:19]}};
        x8_0_V_reg_16360 <= {{x8_0_tmp_V_fu_14254_p2[32:15]}};
        x8_1_V_reg_16366 <= {{x8_1_tmp_V_fu_14261_p2[32:15]}};
        x8_2_V_reg_16372 <= {{x8_2_tmp_V_fu_14268_p2[32:15]}};
        x8_3_V_reg_16378 <= {{x8_3_tmp_V_fu_14275_p2[32:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter22_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter22_reg == 1'd0))) begin
        rD_0_final_V_reg_17086 <= {{rD_0_tmp_V_fu_14608_p2[31:18]}};
        rD_1_final_V_reg_17092 <= {{rD_1_tmp_V_fu_14615_p2[31:18]}};
        rD_2_final_V_reg_17098 <= {{rD_2_tmp_V_fu_14622_p2[31:18]}};
        rD_3_final_V_reg_17104 <= {{rD_3_tmp_V_fu_14629_p2[31:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        readptr_V_reg_15524 <= ap_sig_allocacmp_readptr_V;
        select_ln17_6_reg_15543 <= select_ln17_6_fu_4566_p3;
        tebuffer_writeptr_V_load_reg_15531 <= ap_sig_allocacmp_tebuffer_writeptr_V_load;
        writeptrnext_V_reg_15538 <= writeptrnext_V_fu_4408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter17_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter17_reg == 1'd0))) begin
        sext_ln68_45_reg_16651 <= sext_ln68_45_fu_11132_p1;
        sext_ln68_48_reg_16667 <= sext_ln68_48_fu_11156_p1;
        sext_ln68_50_reg_16683 <= sext_ln68_50_fu_11177_p1;
        sext_ln68_52_reg_16699 <= sext_ln68_52_fu_11198_p1;
        tmp_27_reg_16631 <= {{x23_0_tmp_V_fu_14464_p2[30:13]}};
        tmp_28_reg_16636 <= {{x23_1_tmp_V_fu_14471_p2[30:13]}};
        tmp_29_reg_16641 <= {{x23_2_tmp_V_fu_14478_p2[30:13]}};
        tmp_30_reg_16646 <= {{x23_3_tmp_V_fu_14485_p2[30:13]}};
        trunc_ln68_2_reg_16662 <= {{x25_0_tmp_V_fu_14492_p2[29:14]}};
        trunc_ln68_5_reg_16678 <= {{x25_1_tmp_V_fu_14500_p2[29:14]}};
        trunc_ln68_7_reg_16694 <= {{x25_2_tmp_V_fu_14508_p2[29:14]}};
        trunc_ln68_9_reg_16710 <= {{x25_3_tmp_V_fu_14516_p2[29:14]}};
        x22_0_V_reg_16611 <= {{x22_0_tmp_V_fu_14436_p2[32:15]}};
        x22_1_V_reg_16616 <= {{x22_1_tmp_V_fu_14443_p2[32:15]}};
        x22_2_V_reg_16621 <= {{x22_2_tmp_V_fu_14450_p2[32:15]}};
        x22_3_V_reg_16626 <= {{x22_3_tmp_V_fu_14457_p2[32:15]}};
        x25_0_V_reg_16656 <= {{x25_0_tmp_V_fu_14492_p2[31:14]}};
        x25_1_V_reg_16672 <= {{x25_1_tmp_V_fu_14500_p2[31:14]}};
        x25_2_V_reg_16688 <= {{x25_2_tmp_V_fu_14508_p2[31:14]}};
        x25_3_V_reg_16704 <= {{x25_3_tmp_V_fu_14516_p2[31:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter20_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_1_load_1_reg_17058 <= t_V_1_fu_1124;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tebuffer_writeptr_V_load_reg_15531 == 3'd0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tebuffer_buffer_V_0 <= p_Result_36_fu_6858_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tebuffer_buffer_V_1 <= p_Result_36_fu_6858_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tebuffer_buffer_V_2 <= p_Result_36_fu_6858_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tebuffer_buffer_V_3 <= p_Result_36_fu_6858_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tebuffer_buffer_V_4 <= p_Result_36_fu_6858_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tebuffer_buffer_V_5 <= p_Result_36_fu_6858_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tebuffer_buffer_V_6 <= p_Result_36_fu_6858_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tebuffer_buffer_V_7 <= p_Result_36_fu_6858_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        teunits_0_good_V_443_reg_15786 <= teunits_0_good_V_443_fu_5725_p3;
        teunits_0_idle_s_reg_15871 <= teunits_0_idle_s_fu_5961_p3;
        teunits_0_ireg_V_fu_1060 <= teunits_0_ireg_V_440_fu_5695_p3;
        teunits_0_lastmemindex_V_1_fu_1036 <= teunits_0_lastmemindex_V_fu_5775_p3;
        teunits_0_next_V_fu_1044 <= teunits_0_next_V_442_fu_5717_p3;
        teunits_0_ns_14_V_1_fu_1076 <= {{select_ln815_fu_5783_p3[59:56]}};
        teunits_0_ns_15_V_1_fu_1080 <= {{select_ln815_fu_5783_p3[63:60]}};
        teunits_0_rzbin_V_1_fu_1012 <= teunits_0_rzbin_V_fu_5953_p3;
        teunits_1_good_V_449_reg_15993 <= teunits_1_good_V_449_fu_6509_p3;
        teunits_1_ireg_V_fu_1064 <= teunits_1_ireg_V_446_fu_6479_p3;
        teunits_1_lastmemindex_V_1_fu_1040 <= teunits_1_lastmemindex_V_fu_6559_p3;
        teunits_1_next_V_fu_1048 <= teunits_1_next_V_448_fu_6501_p3;
        teunits_1_ns_14_V_1_fu_1084 <= {{select_ln815_1_fu_6567_p3[59:56]}};
        teunits_1_ns_15_V_1_fu_1088 <= {{select_ln815_1_fu_6567_p3[63:60]}};
        teunits_1_rzbin_V_1_fu_1016 <= teunits_1_rzbin_V_fu_6737_p3;
        teunits_ns_V_0_0_019_reg_2447 <= teunits_0_ns_0_V_fu_5941_p1;
        teunits_ns_V_0_10_029_reg_2337 <= {{select_ln815_fu_5783_p3[43:40]}};
        teunits_ns_V_0_11_030_reg_2326 <= {{select_ln815_fu_5783_p3[47:44]}};
        teunits_ns_V_0_12_031_reg_2315 <= {{select_ln815_fu_5783_p3[51:48]}};
        teunits_ns_V_0_13_032_reg_2304 <= {{select_ln815_fu_5783_p3[55:52]}};
        teunits_ns_V_0_1_020_reg_2436 <= {{select_ln815_fu_5783_p3[7:4]}};
        teunits_ns_V_0_2_021_reg_2425 <= {{select_ln815_fu_5783_p3[11:8]}};
        teunits_ns_V_0_3_022_reg_2414 <= {{select_ln815_fu_5783_p3[15:12]}};
        teunits_ns_V_0_4_023_reg_2403 <= {{select_ln815_fu_5783_p3[19:16]}};
        teunits_ns_V_0_5_024_reg_2392 <= {{select_ln815_fu_5783_p3[23:20]}};
        teunits_ns_V_0_6_025_reg_2381 <= {{select_ln815_fu_5783_p3[27:24]}};
        teunits_ns_V_0_7_026_reg_2370 <= {{select_ln815_fu_5783_p3[31:28]}};
        teunits_ns_V_0_8_027_reg_2359 <= {{select_ln815_fu_5783_p3[35:32]}};
        teunits_ns_V_0_9_028_reg_2348 <= {{select_ln815_fu_5783_p3[39:36]}};
        teunits_ns_V_1_0_035_reg_2293 <= teunits_1_ns_0_V_fu_6725_p1;
        teunits_ns_V_1_10_045_reg_2183 <= {{select_ln815_1_fu_6567_p3[43:40]}};
        teunits_ns_V_1_11_046_reg_2172 <= {{select_ln815_1_fu_6567_p3[47:44]}};
        teunits_ns_V_1_12_047_reg_2161 <= {{select_ln815_1_fu_6567_p3[51:48]}};
        teunits_ns_V_1_13_048_reg_2150 <= {{select_ln815_1_fu_6567_p3[55:52]}};
        teunits_ns_V_1_1_036_reg_2282 <= {{select_ln815_1_fu_6567_p3[7:4]}};
        teunits_ns_V_1_2_037_reg_2271 <= {{select_ln815_1_fu_6567_p3[11:8]}};
        teunits_ns_V_1_3_038_reg_2260 <= {{select_ln815_1_fu_6567_p3[15:12]}};
        teunits_ns_V_1_4_039_reg_2249 <= {{select_ln815_1_fu_6567_p3[19:16]}};
        teunits_ns_V_1_5_040_reg_2238 <= {{select_ln815_1_fu_6567_p3[23:20]}};
        teunits_ns_V_1_6_041_reg_2227 <= {{select_ln815_1_fu_6567_p3[27:24]}};
        teunits_ns_V_1_7_042_reg_2216 <= {{select_ln815_1_fu_6567_p3[31:28]}};
        teunits_ns_V_1_8_043_reg_2205 <= {{select_ln815_1_fu_6567_p3[35:32]}};
        teunits_ns_V_1_9_044_reg_2194 <= {{select_ln815_1_fu_6567_p3[39:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln704_1_reg_15665) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        teunits_0_rzbindiffmax_V_fu_1196 <= {{select_ln17_6_reg_15543_pp0_iter2_reg[24:22]}};
        teunits_0_rzbinfirst_V_1_fu_1188 <= {{select_ln17_6_reg_15543_pp0_iter2_reg[18:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln704_3_reg_15876) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        teunits_1_rzbindiffmax_V_fu_1200 <= {{select_ln17_6_reg_15543_pp0_iter2_reg[24:22]}};
        teunits_1_rzbinfirst_V_1_fu_1192 <= {{select_ln17_6_reg_15543_pp0_iter2_reg[18:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter4_reg == 1'd0))) begin
        tmp_14_reg_16149 <= {{vval_V_fu_9657_p3[42:36]}};
        tmp_16_reg_16154 <= {{vval_V_fu_9657_p3[23:10]}};
        tmp_18_reg_16159 <= {{vval_V_fu_9657_p3[22:10]}};
        trunc_ln1354_1_reg_16164 <= {{vval_V_fu_9657_p3[34:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter9_reg == 1'd0))) begin
        tmp_21_reg_16259 <= {{ret_V_36_fu_14153_p2[29:14]}};
        trunc_ln1503_2_reg_16248 <= {{ret_V_33_fu_14139_p2[28:13]}};
        trunc_ln1503_3_reg_16254 <= {{ret_V_34_fu_14146_p2[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0))) begin
        tmp_4_reg_16101 <= {{teunits_innerstub_data_V_0_2_reg_2823[50:8]}};
        tmp_9_reg_16109 <= {{teunits_innerstub_data_V_1_2_reg_2812[50:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter18_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_58_reg_16889 <= {{add_ln362_3_fu_12031_p2[7:1]}};
        trunc_ln858_1_reg_16875 <= {{sub_ln1503_1_fu_11256_p2[16:15]}};
        trunc_ln858_2_reg_16882 <= {{sub_ln1503_2_fu_11283_p2[16:15]}};
        trunc_ln858_3_reg_16914 <= {{add_ln68_1_fu_11565_p2[15:14]}};
        trunc_ln858_4_reg_16921 <= {{add_ln68_2_fu_11583_p2[15:14]}};
        trunc_ln858_5_reg_16928 <= {{add_ln68_3_fu_11601_p2[15:14]}};
        v2_V_35_reg_16894 <= {{phiD_0_V_fu_11561_p2[15:2]}};
        v2_V_37_reg_16899 <= {{phiD_1_V_fu_11579_p2[15:2]}};
        v2_V_39_reg_16904 <= {{phiD_2_V_fu_11597_p2[15:2]}};
        v2_V_41_reg_16909 <= {{phiD_3_V_fu_11615_p2[15:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter18_reg) & (success_reg_16531_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln858_6_reg_16935 <= {{add_ln68_4_fu_11619_p2[15:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter22_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v2_V_34_reg_17110 <= {{rD_0_tmp_V_fu_14608_p2[29:18]}};
        v2_V_36_reg_17116 <= {{rD_1_tmp_V_fu_14615_p2[29:18]}};
        v2_V_38_reg_17122 <= {{rD_2_tmp_V_fu_14622_p2[29:18]}};
        v2_V_40_reg_17128 <= {{rD_3_tmp_V_fu_14629_p2[29:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter19_reg == 1'd0))) begin
        x26A_0_V_reg_16942 <= {{x26A_0_tmp_V_fu_14552_p2[34:17]}};
        x26A_1_V_reg_16947 <= {{x26A_1_tmp_V_fu_14559_p2[34:17]}};
        x26A_2_V_reg_16952 <= {{x26A_2_tmp_V_fu_14566_p2[34:17]}};
        x26A_3_V_reg_16957 <= {{x26A_3_tmp_V_fu_14573_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter21_reg == 1'd0))) begin
        x27_0_V_reg_17066 <= {{x27_0_tmp_V_fu_13087_p2[18:1]}};
        x27_1_V_reg_17071 <= {{x27_1_tmp_V_fu_13106_p2[18:1]}};
        x27_2_V_reg_17076 <= {{x27_2_tmp_V_fu_13125_p2[18:1]}};
        x27_3_V_reg_17081 <= {{x27_3_tmp_V_fu_13144_p2[18:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter20_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter20_reg == 1'd0))) begin
        x9_0_V_reg_17038 <= {{x9_0_tmp_V_fu_14580_p2[34:17]}};
        x9_1_V_reg_17043 <= {{x9_1_tmp_V_fu_14587_p2[34:17]}};
        x9_2_V_reg_17048 <= {{x9_2_tmp_V_fu_14594_p2[34:17]}};
        x9_3_V_reg_17053 <= {{x9_3_tmp_V_fu_14601_p2[34:17]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        LUT_drinv_V_ce0 = 1'b1;
    end else begin
        LUT_drinv_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        LUT_invt_V_ce0 = 1'b1;
    end else begin
        LUT_invt_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_condition_pp0_exit_iter3_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter3_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_goodstub_0_i_phi_fu_2496_p4 = goodstub_s_reg_2503;
    end else begin
        ap_phi_mux_goodstub_0_i_phi_fu_2496_p4 = goodstub_0_i_reg_2492;
    end
end

always @ (*) begin
    if ((icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0)) begin
        if ((or_ln796_1_fu_5612_p2 == 1'd1)) begin
            ap_phi_mux_istub_reg_V_1_0_phi_fu_2603_p4 = teunits_istub_V_0_2_reg_2094;
        end else if ((or_ln796_1_fu_5612_p2 == 1'd0)) begin
            ap_phi_mux_istub_reg_V_1_0_phi_fu_2603_p4 = select_ln799_fu_5630_p3;
        end else begin
            ap_phi_mux_istub_reg_V_1_0_phi_fu_2603_p4 = ap_phi_reg_pp0_iter2_istub_reg_V_1_0_reg_2600;
        end
    end else begin
        ap_phi_mux_istub_reg_V_1_0_phi_fu_2603_p4 = ap_phi_reg_pp0_iter2_istub_reg_V_1_0_reg_2600;
    end
end

always @ (*) begin
    if ((icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0)) begin
        if ((tmp_131_fu_6386_p3 == 1'd1)) begin
            ap_phi_mux_istub_reg_V_1_1_phi_fu_2707_p4 = teunits_istub_V_1_2_reg_2083;
        end else if ((tmp_131_fu_6386_p3 == 1'd0)) begin
            ap_phi_mux_istub_reg_V_1_1_phi_fu_2707_p4 = select_ln799_1_fu_6406_p3;
        end else begin
            ap_phi_mux_istub_reg_V_1_1_phi_fu_2707_p4 = ap_phi_reg_pp0_iter2_istub_reg_V_1_1_reg_2704;
        end
    end else begin
        ap_phi_mux_istub_reg_V_1_1_phi_fu_2707_p4 = ap_phi_reg_pp0_iter2_istub_reg_V_1_1_reg_2704;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_p_Val2_s_phi_fu_2075_p4 = innerStubs_dataarray_data_V_q0;
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_2075_p4 = p_Val2_s_reg_2071;
    end
end

always @ (*) begin
    if ((icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_10633)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_13_032_reg_2304;
        end else if ((1'b1 == ap_condition_10630)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_12_031_reg_2315;
        end else if ((1'b1 == ap_condition_10627)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_11_030_reg_2326;
        end else if ((1'b1 == ap_condition_10624)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_10_029_reg_2337;
        end else if ((1'b1 == ap_condition_10621)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_9_028_reg_2348;
        end else if ((1'b1 == ap_condition_10618)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_8_027_reg_2359;
        end else if ((1'b1 == ap_condition_10615)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_7_026_reg_2370;
        end else if ((1'b1 == ap_condition_10612)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_6_025_reg_2381;
        end else if ((1'b1 == ap_condition_10609)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_5_024_reg_2392;
        end else if ((1'b1 == ap_condition_10606)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_4_023_reg_2403;
        end else if ((1'b1 == ap_condition_10603)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_3_022_reg_2414;
        end else if ((1'b1 == ap_condition_10600)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_2_021_reg_2425;
        end else if (((tmp_86_fu_5448_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0))) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_1_020_reg_2436;
        end else if ((trunc_ln321_1_fu_4762_p1 == 1'd1)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = teunits_ns_V_0_0_019_reg_2447;
        end else if ((1'b1 == ap_condition_10596)) begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = select_ln84_1_fu_5566_p3;
        end else begin
            ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = ap_phi_reg_pp0_iter2_phi_ln84_1_load_0_reg_2551;
        end
    end else begin
        ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 = ap_phi_reg_pp0_iter2_phi_ln84_1_load_0_reg_2551;
    end
end

always @ (*) begin
    if ((icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_10685)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_13_048_reg_2150;
        end else if ((1'b1 == ap_condition_10682)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_12_047_reg_2161;
        end else if ((1'b1 == ap_condition_10679)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_11_046_reg_2172;
        end else if ((1'b1 == ap_condition_10676)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_10_045_reg_2183;
        end else if ((1'b1 == ap_condition_10673)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_9_044_reg_2194;
        end else if ((1'b1 == ap_condition_10670)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_8_043_reg_2205;
        end else if ((1'b1 == ap_condition_10667)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_7_042_reg_2216;
        end else if ((1'b1 == ap_condition_10664)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_6_041_reg_2227;
        end else if ((1'b1 == ap_condition_10661)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_5_040_reg_2238;
        end else if ((1'b1 == ap_condition_10658)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_4_039_reg_2249;
        end else if ((1'b1 == ap_condition_10655)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_3_038_reg_2260;
        end else if ((1'b1 == ap_condition_10652)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_2_037_reg_2271;
        end else if (((tmp_116_fu_6228_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0))) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_1_036_reg_2282;
        end else if ((trunc_ln321_fu_4758_p1 == 1'd1)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = teunits_ns_V_1_0_035_reg_2293;
        end else if ((1'b1 == ap_condition_10648)) begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = select_ln84_3_fu_6346_p3;
        end else begin
            ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = ap_phi_reg_pp0_iter2_phi_ln84_1_load_1_reg_2655;
        end
    end else begin
        ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 = ap_phi_reg_pp0_iter2_phi_ln84_1_load_1_reg_2655;
    end
end

always @ (*) begin
    if ((icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_10737)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[55:52]}};
        end else if ((1'b1 == ap_condition_10734)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[51:48]}};
        end else if ((1'b1 == ap_condition_10731)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[47:44]}};
        end else if ((1'b1 == ap_condition_10728)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[43:40]}};
        end else if ((1'b1 == ap_condition_10725)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[39:36]}};
        end else if ((1'b1 == ap_condition_10722)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[35:32]}};
        end else if ((1'b1 == ap_condition_10719)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[31:28]}};
        end else if ((1'b1 == ap_condition_10716)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[27:24]}};
        end else if ((1'b1 == ap_condition_10713)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[23:20]}};
        end else if ((1'b1 == ap_condition_10710)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[19:16]}};
        end else if ((1'b1 == ap_condition_10707)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[15:12]}};
        end else if ((1'b1 == ap_condition_10704)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[11:8]}};
        end else if (((tmp_71_fu_5209_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0))) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = {{tmp_5_fu_5013_p10[7:4]}};
        end else if ((trunc_ln765_fu_4967_p1 == 1'd1)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = trunc_ln96_1_fu_5203_p1;
        end else if ((1'b1 == ap_condition_10700)) begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = select_ln84_fu_5307_p3;
        end else begin
            ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = ap_phi_reg_pp0_iter2_phi_ln84_load_0_reg_2516;
        end
    end else begin
        ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 = ap_phi_reg_pp0_iter2_phi_ln84_load_0_reg_2516;
    end
end

always @ (*) begin
    if ((icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_10789)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[55:52]}};
        end else if ((1'b1 == ap_condition_10786)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[51:48]}};
        end else if ((1'b1 == ap_condition_10783)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[47:44]}};
        end else if ((1'b1 == ap_condition_10780)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[43:40]}};
        end else if ((1'b1 == ap_condition_10777)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[39:36]}};
        end else if ((1'b1 == ap_condition_10774)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[35:32]}};
        end else if ((1'b1 == ap_condition_10771)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[31:28]}};
        end else if ((1'b1 == ap_condition_10768)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[27:24]}};
        end else if ((1'b1 == ap_condition_10765)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[23:20]}};
        end else if ((1'b1 == ap_condition_10762)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[19:16]}};
        end else if ((1'b1 == ap_condition_10759)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[15:12]}};
        end else if ((1'b1 == ap_condition_10756)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[11:8]}};
        end else if (((tmp_102_fu_6017_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0))) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = {{tmp_5_fu_5013_p10[7:4]}};
        end else if ((trunc_ln765_fu_4967_p1 == 1'd1)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = trunc_ln96_1_fu_5203_p1;
        end else if ((1'b1 == ap_condition_10752)) begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = select_ln84_2_fu_6115_p3;
        end else begin
            ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = ap_phi_reg_pp0_iter2_phi_ln84_load_1_reg_2620;
        end
    end else begin
        ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 = ap_phi_reg_pp0_iter2_phi_ln84_load_1_reg_2620;
    end
end

always @ (*) begin
    if ((((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (success_reg_16531_pp0_iter19_reg == 1'd1) & (icmp_ln619_reg_15490_pp0_iter19_reg == 1'd0) & (1'd0 == and_ln391_fu_12488_p2)) | ((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (1'd1 == and_ln391_fu_12488_p2) & (success_reg_16531_pp0_iter19_reg == 1'd1) & (icmp_ln619_reg_15490_pp0_iter19_reg == 1'd0)))) begin
        ap_phi_mux_success_assign_phi_fu_2838_p6 = and_ln300_2_reg_16755;
    end else begin
        ap_phi_mux_success_assign_phi_fu_2838_p6 = ap_phi_reg_pp0_iter20_success_assign_reg_2834;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_teunits_good_V_0_0_phi_fu_2779_p4 = teunits_0_good_V_reg_2799;
    end else begin
        ap_phi_mux_teunits_good_V_0_0_phi_fu_2779_p4 = teunits_good_V_0_0_reg_2775;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_teunits_good_V_1_0_phi_fu_2768_p4 = teunits_1_good_V_reg_2786;
    end else begin
        ap_phi_mux_teunits_good_V_1_0_phi_fu_2768_p4 = teunits_good_V_1_0_reg_2764;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_teunits_idle_0_0_phi_fu_2120_p4 = teunits_0_idle_s_reg_15871;
    end else begin
        ap_phi_mux_teunits_idle_0_0_phi_fu_2120_p4 = teunits_idle_0_0_reg_2116;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_teunits_outervmstub_data_V_0_2_phi_fu_2730_p4 = teunits_0_outervmstub_data_V_reg_2751;
    end else begin
        ap_phi_mux_teunits_outervmstub_data_V_0_2_phi_fu_2730_p4 = teunits_outervmstub_data_V_0_2_reg_2726;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_teunits_outervmstub_data_V_1_2_phi_fu_2718_p4 = teunits_1_outervmstub_data_V_reg_2738;
    end else begin
        ap_phi_mux_teunits_outervmstub_data_V_1_2_phi_fu_2718_p4 = teunits_outervmstub_data_V_1_2_reg_2714;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_v1_V_phi_fu_2484_p4 = p_Val2_s_reg_2071_pp0_iter2_reg;
    end else begin
        ap_phi_mux_v1_V_phi_fu_2484_p4 = v1_V_reg_2480;
    end
end

always @ (*) begin
    if ((icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0)) begin
        if ((ap_phi_mux_teunits_idle_0_0_phi_fu_2120_p4 == 1'd1)) begin
            ap_phi_mux_val_assign_39_0_phi_fu_2613_p4 = 1'd1;
        end else if ((ap_phi_mux_teunits_idle_0_0_phi_fu_2120_p4 == 1'd0)) begin
            ap_phi_mux_val_assign_39_0_phi_fu_2613_p4 = and_ln801_1_fu_5666_p2;
        end else begin
            ap_phi_mux_val_assign_39_0_phi_fu_2613_p4 = ap_phi_reg_pp0_iter2_val_assign_39_0_reg_2610;
        end
    end else begin
        ap_phi_mux_val_assign_39_0_phi_fu_2613_p4 = ap_phi_reg_pp0_iter2_val_assign_39_0_reg_2610;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_imem_V = select_ln321_fu_4727_p3;
    end else begin
        ap_sig_allocacmp_imem_V = tebuffer_imem_V;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_istub_V = select_ln887_fu_4702_p3;
    end else begin
        ap_sig_allocacmp_istub_V = tebuffer_istub_V;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_p_Repl2_load = regionlut_V_q0;
    end else begin
        ap_sig_allocacmp_p_Repl2_load = p_Repl2_s_fu_1008;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_p_Val2_1_load = lut_V_q0;
    end else begin
        ap_sig_allocacmp_p_Val2_1_load = p_Val2_1_fu_1004;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_readptr_V = select_ln668_fu_4899_p3;
    end else begin
        ap_sig_allocacmp_readptr_V = tebuffer_readptr_V;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter20_reg) & (success_reg_16531_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_sig_allocacmp_t_V_1_load = trackletIndex_V_fu_13073_p2;
    end else begin
        ap_sig_allocacmp_t_V_1_load = t_V_1_fu_1124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tebuffer_writeptr_V_load_reg_15531 == 3'd0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_tebuffer_buffer_V_0_load = p_Result_36_fu_6858_p5;
    end else begin
        ap_sig_allocacmp_tebuffer_buffer_V_0_load = tebuffer_buffer_V_0;
    end
end

always @ (*) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_tebuffer_buffer_V_1_load = p_Result_36_fu_6858_p5;
    end else begin
        ap_sig_allocacmp_tebuffer_buffer_V_1_load = tebuffer_buffer_V_1;
    end
end

always @ (*) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_tebuffer_buffer_V_2_load = p_Result_36_fu_6858_p5;
    end else begin
        ap_sig_allocacmp_tebuffer_buffer_V_2_load = tebuffer_buffer_V_2;
    end
end

always @ (*) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_tebuffer_buffer_V_3_load = p_Result_36_fu_6858_p5;
    end else begin
        ap_sig_allocacmp_tebuffer_buffer_V_3_load = tebuffer_buffer_V_3;
    end
end

always @ (*) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_tebuffer_buffer_V_4_load = p_Result_36_fu_6858_p5;
    end else begin
        ap_sig_allocacmp_tebuffer_buffer_V_4_load = tebuffer_buffer_V_4;
    end
end

always @ (*) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_tebuffer_buffer_V_5_load = p_Result_36_fu_6858_p5;
    end else begin
        ap_sig_allocacmp_tebuffer_buffer_V_5_load = tebuffer_buffer_V_5;
    end
end

always @ (*) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_tebuffer_buffer_V_6_load = p_Result_36_fu_6858_p5;
    end else begin
        ap_sig_allocacmp_tebuffer_buffer_V_6_load = tebuffer_buffer_V_6;
    end
end

always @ (*) begin
    if (((tebuffer_writeptr_V_load_reg_15531 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_tebuffer_buffer_V_7_load = p_Result_36_fu_6858_p5;
    end else begin
        ap_sig_allocacmp_tebuffer_buffer_V_7_load = tebuffer_buffer_V_7;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_tebuffer_writeptr_V_load = select_ln838_fu_6841_p3;
    end else begin
        ap_sig_allocacmp_tebuffer_writeptr_V_load = tebuffer_writeptr_V;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (or_ln738_fu_8233_p2 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_teunits_0_writeindex_V_load = select_ln738_fu_8251_p3;
    end else begin
        ap_sig_allocacmp_teunits_0_writeindex_V_load = teunits_0_writeindex_V_fu_1212;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln619_reg_15490_pp0_iter2_reg == 1'd0) & (or_ln738_1_fu_9516_p2 == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_teunits_1_writeindex_V_load = select_ln738_1_fu_9534_p3;
    end else begin
        ap_sig_allocacmp_teunits_1_writeindex_V_load = teunits_1_writeindex_V_fu_1216;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        innerStubs_dataarray_data_V_ce0 = 1'b1;
    end else begin
        innerStubs_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        lut_V_ce0 = 1'b1;
    end else begin
        lut_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        outerStubs_dataarray_data_V_ce0 = 1'b1;
    end else begin
        outerStubs_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        outerVMStubs_dataarray_data_V_0_ce0 = 1'b1;
    end else begin
        outerVMStubs_dataarray_data_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        outerVMStubs_dataarray_data_V_1_ce0 = 1'b1;
    end else begin
        outerVMStubs_dataarray_data_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (icmp_ln61_5_fu_12595_p2 == 1'd1) & (1'd1 == and_ln381_1_fu_12570_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_1_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (icmp_ln61_6_fu_12650_p2 == 1'd1) & (1'd1 == and_ln383_fu_12625_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_2_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_2_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (icmp_ln61_7_fu_12705_p2 == 1'd1) & (1'd1 == and_ln385_2_fu_12680_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_3_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (icmp_ln61_8_fu_12806_p2 == 1'd1) & (1'd1 == and_ln381_2_fu_12781_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_5_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (icmp_ln61_9_fu_12861_p2 == 1'd1) & (1'd1 == and_ln383_1_fu_12836_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_6_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_2s_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (icmp_ln61_10_fu_12916_p2 == 1'd1) & (1'd1 == and_ln385_3_fu_12891_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_2s_7_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_2s_7_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_ps_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_ps_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (icmp_ln61_1_fu_12345_p2 == 1'd1) & (1'd1 == and_ln385_1_fu_12320_p2) & (success_reg_16531_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_ps_3_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_ps_3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_ps_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_ps_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (icmp_ln61_2_fu_12401_p2 == 1'd1) & (1'd1 == and_ln387_fu_12376_p2) & (success_reg_16531_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_ps_4_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_ps_4_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_ps_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_ps_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (icmp_ln61_3_fu_12457_p2 == 1'd1) & (1'd1 == and_ln389_fu_12432_p2) & (success_reg_16531_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_ps_5_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_ps_5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_ps_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_barrel_ps_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter19_reg) & (icmp_ln61_4_fu_12513_p2 == 1'd1) & (1'd1 == and_ln391_fu_12488_p2) & (success_reg_16531_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        projout_barrel_ps_6_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_barrel_ps_6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_10_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_10_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_18_fu_13843_p2 == 1'd1) & (1'd1 == and_ln383_4_fu_13818_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_10_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_10_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_11_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_11_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_19_fu_13898_p2 == 1'd1) & (1'd1 == and_ln385_6_fu_13873_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_11_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_11_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_13_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_13_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_20_fu_13980_p2 == 1'd1) & (1'd1 == and_ln381_9_fu_13955_p2) & (success_reg_16531_pp0_iter23_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_13_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_13_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_14_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_14_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_21_fu_14035_p2 == 1'd1) & (1'd1 == and_ln383_5_fu_14010_p2) & (success_reg_16531_pp0_iter23_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_14_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_14_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_15_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_15_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_22_fu_14090_p2 == 1'd1) & (1'd1 == and_ln385_7_fu_14065_p2) & (success_reg_16531_pp0_iter23_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_15_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_15_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_11_fu_13404_p2 == 1'd1) & (1'd1 == and_ln381_3_fu_13379_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_1_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_12_fu_13459_p2 == 1'd1) & (1'd1 == and_ln383_2_fu_13434_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_2_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_2_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_13_fu_13514_p2 == 1'd1) & (1'd1 == and_ln385_4_fu_13489_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_3_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_14_fu_13596_p2 == 1'd1) & (1'd1 == and_ln381_5_fu_13571_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_5_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_15_fu_13651_p2 == 1'd1) & (1'd1 == and_ln383_3_fu_13626_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_6_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_16_fu_13706_p2 == 1'd1) & (1'd1 == and_ln385_5_fu_13681_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_7_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_7_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_9_dataarray_data_V_ce0 = 1'b1;
    end else begin
        projout_disk_9_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter23_reg) & (icmp_ln61_17_fu_13788_p2 == 1'd1) & (1'd1 == and_ln381_7_fu_13763_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        projout_disk_9_dataarray_data_V_we0 = 1'b1;
    end else begin
        projout_disk_9_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        regionlut_V_ce0 = 1'b1;
    end else begin
        regionlut_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_0_stubids_V_ce0 = 1'b1;
    end else begin
        teunits_0_stubids_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_0_stubids_V_ce1 = 1'b1;
    end else begin
        teunits_0_stubids_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln619_reg_15490_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_0_stubids_V_we1 = 1'b1;
    end else begin
        teunits_0_stubids_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_1_stubids_V_ce0 = 1'b1;
    end else begin
        teunits_1_stubids_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_1_stubids_V_ce1 = 1'b1;
    end else begin
        teunits_1_stubids_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        teunits_1_stubids_V_we1 = 1'b1;
    end else begin
        teunits_1_stubids_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        trackletParameters_dataarray_data_V_ce0 = 1'b1;
    end else begin
        trackletParameters_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == HaveTEData_V_reg_15646_pp0_iter15_reg) & (icmp_ln61_fu_10803_p2 == 1'd1) & (success_fu_10755_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        trackletParameters_dataarray_data_V_we0 = 1'b1;
    end else begin
        trackletParameters_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln561_fu_3017_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln562_fu_3295_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln563_fu_3829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) & ~((ap_enable_reg_pp0_iter23 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter24 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter23 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter24 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign HaveTEData_V_fu_4875_p2 = ((p_Result_542_1_fu_4827_p3 != 2'd0) ? 1'b1 : 1'b0);

assign LUT_drinv_V_address0 = zext_ln544_1_fu_9800_p1;

assign LUT_invt_V_address0 = zext_ln544_2_fu_10366_p1;

assign Part2_V_1_fu_6777_p1 = ap_sig_allocacmp_p_Val2_1_load[2:0];

assign Part2_V_fu_9674_p1 = vval_V_fu_9657_p3[6:0];

assign TEBufferData_V_fu_4771_p2 = ((tebuffer_writeptr_V_load_reg_15531 != readptr_V_reg_15524) ? 1'b1 : 1'b0);

assign a2_V_fu_10007_p1 = tmp_19_fu_9997_p4;

assign a2_tmp_V_fu_9991_p2 = ($signed(21'd1048576) - $signed(sext_ln68_15_fu_9988_p1));

assign a2a_tmp_V_fu_14160_p0 = sext_ln68_4_fu_9940_p1;

assign a2b_tmp_V_fu_14174_p0 = 35'd69225;

assign a2n_V_fu_10011_p2 = (18'd0 - a2_V_fu_10007_p1);

assign abs573_i_fu_10439_p3 = ((abscond572_i_fu_10434_p2[0:0] === 1'b1) ? sext_ln338_cast_fu_10425_p1 : neg571_i_fu_10428_p2);

assign abs576_i_fu_10697_p3 = ((abscond575_i_fu_10691_p2[0:0] === 1'b1) ? sext_ln339_cast_fu_10681_p1 : neg574_i_fu_10685_p2);

assign abscond572_i_fu_10434_p2 = (($signed(rinv_final_V_reg_16331) > $signed(15'd0)) ? 1'b1 : 1'b0);

assign abscond575_i_fu_10691_p2 = (($signed(z0_final_V_fu_10496_p4) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign abscond_i_0_fu_10381_p2 = (($signed(t_final_V_fu_10261_p4) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign addL4_fu_12559_p2 = (icmp_ln362_1_fu_12553_p2 & ap_phi_mux_success_assign_phi_fu_2838_p6);

assign addL5_fu_12770_p2 = (and_ln381_14_fu_12765_p2 & and_ln381_12_fu_12755_p2);

assign addL6_fu_12965_p2 = (and_ln396_3_fu_12960_p2 & and_ln396_1_fu_12950_p2);

assign add_ln1353_11_fu_11486_p2 = (13'd1 + trunc_ln1353_1_fu_11470_p4);

assign add_ln1353_13_fu_11545_p2 = (13'd1 + trunc_ln1353_2_fu_11529_p4);

assign add_ln1353_1_fu_8384_p2 = (zext_ln215_12_fu_8380_p1 + zext_ln215_11_fu_8376_p1);

assign add_ln1353_5_fu_10256_p2 = ($signed(14'd1) + $signed(trunc_ln5_reg_16349));

assign add_ln1353_9_fu_11427_p2 = (13'd1 + trunc_ln6_fu_11411_p4);

assign add_ln1353_fu_7101_p2 = (zext_ln215_9_fu_7093_p1 + zext_ln215_10_fu_7097_p1);

assign add_ln209_1_fu_5600_p2 = (zext_ln209_2_fu_5596_p1 + teunits_0_rzbin_V_1_fu_1012);

assign add_ln209_2_fu_6380_p2 = (zext_ln209_3_fu_6376_p1 + teunits_1_rzbin_V_1_fu_1016);

assign add_ln209_fu_5338_p2 = (p_Result_16_fu_5004_p4 + zext_ln209_1_fu_5334_p1);

assign add_ln214_1_fu_5578_p2 = (4'd1 + teunits_istub_V_0_2_reg_2094);

assign add_ln214_2_fu_8315_p2 = (3'd1 + teunits_1_writeindex_V_load_reg_15626);

assign add_ln214_3_fu_6358_p2 = (4'd1 + teunits_istub_V_1_2_reg_2083);

assign add_ln214_fu_7032_p2 = (3'd1 + teunits_0_writeindex_V_load_reg_15619);

assign add_ln321_10_fu_12926_p2 = (zext_ln56_reg_15379 + trunc_ln321_12_fu_12922_p1);

assign add_ln321_11_fu_13414_p2 = (zext_ln56_reg_15379 + trunc_ln321_13_fu_13410_p1);

assign add_ln321_12_fu_13469_p2 = (zext_ln56_reg_15379 + trunc_ln321_14_fu_13465_p1);

assign add_ln321_13_fu_13524_p2 = (zext_ln56_reg_15379 + trunc_ln321_15_fu_13520_p1);

assign add_ln321_14_fu_13606_p2 = (zext_ln56_reg_15379 + trunc_ln321_16_fu_13602_p1);

assign add_ln321_15_fu_13661_p2 = (zext_ln56_reg_15379 + trunc_ln321_17_fu_13657_p1);

assign add_ln321_16_fu_13716_p2 = (zext_ln56_reg_15379 + trunc_ln321_18_fu_13712_p1);

assign add_ln321_17_fu_13798_p2 = (zext_ln56_reg_15379 + trunc_ln321_19_fu_13794_p1);

assign add_ln321_18_fu_13853_p2 = (zext_ln56_reg_15379 + trunc_ln321_20_fu_13849_p1);

assign add_ln321_19_fu_13908_p2 = (zext_ln56_reg_15379 + trunc_ln321_21_fu_13904_p1);

assign add_ln321_1_fu_12355_p2 = (zext_ln56_reg_15379 + trunc_ln321_3_fu_12351_p1);

assign add_ln321_20_fu_13990_p2 = (zext_ln56_reg_15379 + trunc_ln321_22_fu_13986_p1);

assign add_ln321_21_fu_14045_p2 = (zext_ln56_reg_15379 + trunc_ln321_23_fu_14041_p1);

assign add_ln321_22_fu_14100_p2 = (zext_ln56_reg_15379 + trunc_ln321_24_fu_14096_p1);

assign add_ln321_2_fu_12411_p2 = (zext_ln56_reg_15379 + trunc_ln321_4_fu_12407_p1);

assign add_ln321_3_fu_12467_p2 = (zext_ln56_reg_15379 + trunc_ln321_5_fu_12463_p1);

assign add_ln321_4_fu_12523_p2 = (zext_ln56_reg_15379 + trunc_ln321_6_fu_12519_p1);

assign add_ln321_5_fu_12605_p2 = (zext_ln56_reg_15379 + trunc_ln321_7_fu_12601_p1);

assign add_ln321_6_fu_12660_p2 = (zext_ln56_reg_15379 + trunc_ln321_8_fu_12656_p1);

assign add_ln321_7_fu_12715_p2 = (zext_ln56_reg_15379 + trunc_ln321_9_fu_12711_p1);

assign add_ln321_8_fu_12816_p2 = (zext_ln56_reg_15379 + trunc_ln321_10_fu_12812_p1);

assign add_ln321_9_fu_12871_p2 = (zext_ln56_reg_15379 + trunc_ln321_11_fu_12867_p1);

assign add_ln321_fu_10813_p2 = (zext_ln619_reg_15485 + trunc_ln321_2_fu_10809_p1);

assign add_ln362_1_fu_12538_p2 = ($signed(v2_V_30_reg_16761) + $signed(8'd129));

assign add_ln362_2_fu_12730_p2 = ($signed(v2_V_31_reg_16787) + $signed(8'd129));

assign add_ln362_3_fu_12031_p2 = ($signed(v2_V_32_fu_11871_p4) + $signed(8'd129));

assign add_ln362_fu_12264_p2 = ($signed(v2_V_27_reg_16859) + $signed(12'd2049));

assign add_ln561_fu_2859_p2 = (phi_ln561_reg_2027 + 4'd1);

assign add_ln562_fu_3061_p2 = (phi_ln562_reg_2038 + 4'd1);

assign add_ln563_fu_3367_p2 = (phi_ln563_reg_2049 + 4'd1);

assign add_ln68_1_fu_11565_p2 = (trunc_ln68_2_reg_16662 + trunc_ln68_3_reg_16503_pp0_iter18_reg);

assign add_ln68_2_fu_11583_p2 = (trunc_ln68_3_reg_16503_pp0_iter18_reg + trunc_ln68_5_reg_16678);

assign add_ln68_3_fu_11601_p2 = (trunc_ln68_3_reg_16503_pp0_iter18_reg + trunc_ln68_7_reg_16694);

assign add_ln68_4_fu_11619_p2 = (trunc_ln68_3_reg_16503_pp0_iter18_reg + trunc_ln68_9_reg_16710);

assign addr_invt_V_fu_10356_p4 = {{add_ln1353_5_fu_10256_p2[13:2]}};

assign and_ln300_1_fu_11771_p2 = (icmp_ln300_3_fu_11759_p2 & icmp_ln300_2_fu_11743_p2);

assign and_ln300_2_fu_11777_p2 = (and_ln300_fu_11765_p2 & and_ln300_1_fu_11771_p2);

assign and_ln300_fu_11765_p2 = (icmp_ln895_2_fu_11737_p2 & icmp_ln887_1_fu_11731_p2);

assign and_ln312_fu_6803_p2 = (select_ln1352_fu_6795_p3 & ap_sig_allocacmp_p_Repl2_load);

assign and_ln338_1_fu_10750_p2 = (valid_rinv_reg_16458 & icmp_ln895_3_fu_10732_p2);

assign and_ln338_fu_10744_p2 = (valid_z0_fu_10705_p2 & icmp_ln887_2_fu_10738_p2);

assign and_ln381_11_fu_12751_p2 = (success_reg_16531_pp0_iter19_reg & icmp_ln300_4_reg_16777);

assign and_ln381_12_fu_12755_p2 = (icmp_ln300_5_reg_16782 & and_ln381_11_fu_12751_p2);

assign and_ln381_13_fu_12760_p2 = (icmp_ln887_3_reg_16767 & icmp_ln362_2_fu_12745_p2);

assign and_ln381_14_fu_12765_p2 = (icmp_ln895_4_reg_16772 & and_ln381_13_fu_12760_p2);

assign and_ln381_16_fu_12977_p2 = (xor_ln331_reg_16818 & success_reg_16531_pp0_iter19_reg);

assign and_ln381_17_fu_12981_p2 = (xor_ln519_fu_12971_p2 & and_ln381_16_fu_12977_p2);

assign and_ln381_18_fu_13352_p2 = (icmp_ln891_1_fu_13244_p2 & icmp_ln887_5_reg_16813_pp0_iter23_reg);

assign and_ln381_19_fu_13357_p2 = (icmp_ln899_fu_13249_p2 & icmp_ln368_fu_13347_p2);

assign and_ln381_1_fu_12570_p2 = (icmp_ln879_4_fu_12565_p2 & addL4_fu_12559_p2);

assign and_ln381_20_fu_13363_p2 = (and_ln381_19_fu_13357_p2 & and_ln381_18_fu_13352_p2);

assign and_ln381_21_fu_12993_p2 = (xor_ln331_1_reg_16828 & success_reg_16531_pp0_iter19_reg);

assign and_ln381_22_fu_12997_p2 = (xor_ln520_fu_12987_p2 & and_ln381_21_fu_12993_p2);

assign and_ln381_23_fu_13544_p2 = (icmp_ln891_2_fu_13254_p2 & icmp_ln887_6_reg_16823_pp0_iter23_reg);

assign and_ln381_24_fu_13549_p2 = (icmp_ln899_1_fu_13259_p2 & icmp_ln368_1_fu_13539_p2);

assign and_ln381_25_fu_13555_p2 = (and_ln381_24_fu_13549_p2 & and_ln381_23_fu_13544_p2);

assign and_ln381_26_fu_13009_p2 = (xor_ln331_2_reg_16838 & success_reg_16531_pp0_iter19_reg);

assign and_ln381_27_fu_13013_p2 = (xor_ln521_fu_13003_p2 & and_ln381_26_fu_13009_p2);

assign and_ln381_28_fu_13736_p2 = (icmp_ln891_3_fu_13264_p2 & icmp_ln887_7_reg_16833_pp0_iter23_reg);

assign and_ln381_29_fu_13741_p2 = (icmp_ln899_2_fu_13269_p2 & icmp_ln368_2_fu_13731_p2);

assign and_ln381_2_fu_12781_p2 = (icmp_ln879_7_fu_12776_p2 & addL5_fu_12770_p2);

assign and_ln381_30_fu_13747_p2 = (and_ln381_29_fu_13741_p2 & and_ln381_28_fu_13736_p2);

assign and_ln381_31_fu_13928_p2 = (xor_ln331_3_reg_16848_pp0_iter23_reg & icmp_ln887_8_reg_16843_pp0_iter23_reg);

assign and_ln381_32_fu_13932_p2 = (icmp_ln891_4_fu_13274_p2 & icmp_ln368_3_fu_13923_p2);

assign and_ln381_33_fu_13938_p2 = (icmp_ln899_3_fu_13279_p2 & and_ln381_32_fu_13932_p2);

assign and_ln381_3_fu_13379_p2 = (icmp_ln879_10_fu_13374_p2 & and_ln381_fu_13369_p2);

assign and_ln381_4_fu_13561_p2 = (and_ln381_25_fu_13555_p2 & and_ln381_22_reg_17028_pp0_iter23_reg);

assign and_ln381_5_fu_13571_p2 = (icmp_ln879_13_fu_13566_p2 & and_ln381_4_fu_13561_p2);

assign and_ln381_6_fu_13753_p2 = (and_ln381_30_fu_13747_p2 & and_ln381_27_reg_17033_pp0_iter23_reg);

assign and_ln381_7_fu_13763_p2 = (icmp_ln879_16_fu_13758_p2 & and_ln381_6_fu_13753_p2);

assign and_ln381_8_fu_13944_p2 = (and_ln381_33_fu_13938_p2 & and_ln381_31_fu_13928_p2);

assign and_ln381_9_fu_13955_p2 = (icmp_ln879_19_fu_13950_p2 & and_ln381_8_fu_13944_p2);

assign and_ln381_fu_13369_p2 = (and_ln381_20_fu_13363_p2 & and_ln381_17_reg_17023_pp0_iter23_reg);

assign and_ln383_1_fu_12836_p2 = (icmp_ln879_8_fu_12831_p2 & addL5_fu_12770_p2);

assign and_ln383_2_fu_13434_p2 = (icmp_ln879_11_fu_13429_p2 & and_ln381_fu_13369_p2);

assign and_ln383_3_fu_13626_p2 = (icmp_ln879_14_fu_13621_p2 & and_ln381_4_fu_13561_p2);

assign and_ln383_4_fu_13818_p2 = (icmp_ln879_17_fu_13813_p2 & and_ln381_6_fu_13753_p2);

assign and_ln383_5_fu_14010_p2 = (icmp_ln879_20_fu_14005_p2 & and_ln381_8_fu_13944_p2);

assign and_ln383_fu_12625_p2 = (icmp_ln879_5_fu_12620_p2 & addL4_fu_12559_p2);

assign and_ln385_10_fu_12303_p2 = (icmp_ln895_1_reg_16740 & and_ln385_9_fu_12298_p2);

assign and_ln385_1_fu_12320_p2 = (icmp_ln879_fu_12314_p2 & and_ln385_fu_12308_p2);

assign and_ln385_2_fu_12680_p2 = (icmp_ln879_6_fu_12675_p2 & addL4_fu_12559_p2);

assign and_ln385_3_fu_12891_p2 = (icmp_ln879_9_fu_12886_p2 & addL5_fu_12770_p2);

assign and_ln385_4_fu_13489_p2 = (icmp_ln879_12_fu_13484_p2 & and_ln381_fu_13369_p2);

assign and_ln385_5_fu_13681_p2 = (icmp_ln879_15_fu_13676_p2 & and_ln381_4_fu_13561_p2);

assign and_ln385_6_fu_13873_p2 = (icmp_ln879_18_fu_13868_p2 & and_ln381_6_fu_13753_p2);

assign and_ln385_7_fu_14065_p2 = (icmp_ln879_21_fu_14060_p2 & and_ln381_8_fu_13944_p2);

assign and_ln385_8_fu_12294_p2 = (icmp_ln300_reg_16745 & icmp_ln300_1_reg_16750);

assign and_ln385_9_fu_12298_p2 = (icmp_ln887_reg_16735 & icmp_ln362_fu_12279_p2);

assign and_ln385_fu_12308_p2 = (and_ln385_8_fu_12294_p2 & and_ln385_10_fu_12303_p2);

assign and_ln387_fu_12376_p2 = (icmp_ln879_1_fu_12370_p2 & and_ln385_fu_12308_p2);

assign and_ln389_fu_12432_p2 = (icmp_ln879_2_fu_12426_p2 & and_ln385_fu_12308_p2);

assign and_ln391_fu_12488_p2 = (icmp_ln879_3_fu_12482_p2 & and_ln385_fu_12308_p2);

assign and_ln396_1_fu_12950_p2 = (icmp_ln887_4_reg_16793 & and_ln396_fu_12946_p2);

assign and_ln396_2_fu_12955_p2 = (success_reg_16531_pp0_iter19_reg & icmp_ln362_3_fu_12941_p2);

assign and_ln396_3_fu_12960_p2 = (icmp_ln300_7_reg_16808 & and_ln396_2_fu_12955_p2);

assign and_ln396_fu_12946_p2 = (icmp_ln895_5_reg_16798 & icmp_ln300_6_reg_16803);

assign and_ln704_1_fu_4958_p2 = (and_ln704_fu_4952_p2 & TEBufferData_V_fu_4771_p2);

assign and_ln704_2_fu_5975_p2 = (teunits_idle_1_0_reg_2105 & icmp_ln879_25_fu_5969_p2);

assign and_ln704_3_fu_5981_p2 = (and_ln704_2_fu_5975_p2 & TEBufferData_V_fu_4771_p2);

assign and_ln704_fu_4952_p2 = (icmp_ln879_22_fu_4946_p2 & ap_phi_mux_teunits_idle_0_0_phi_fu_2120_p4);

assign and_ln738_1_fu_8245_p2 = (xor_ln899_fu_7113_p2 & and_ln738_5_fu_8239_p2);

assign and_ln738_2_fu_9498_p2 = (icmp_ln738_3_fu_9492_p2 & icmp_ln738_2_fu_9486_p2);

assign and_ln738_3_fu_9528_p2 = (xor_ln899_1_fu_8396_p2 & and_ln738_7_fu_9522_p2);

assign and_ln738_4_fu_8221_p2 = (tmp_2_fu_7159_p258 & ap_phi_mux_teunits_good_V_0_0_phi_fu_2779_p4);

assign and_ln738_5_fu_8239_p2 = (xor_ln727_fu_7125_p2 & tmp_3_fu_7685_p258);

assign and_ln738_6_fu_9504_p2 = (tmp_6_fu_8442_p258 & ap_phi_mux_teunits_good_V_1_0_phi_fu_2768_p4);

assign and_ln738_7_fu_9522_p2 = (xor_ln727_1_fu_8408_p2 & tmp_7_fu_8968_p258);

assign and_ln738_fu_8215_p2 = (icmp_ln738_fu_8203_p2 & icmp_ln738_1_fu_8209_p2);

assign and_ln780_1_fu_6148_p2 = (xor_ln777_1_fu_6130_p2 & icmp_ln883_4_fu_6136_p2);

assign and_ln780_fu_5362_p2 = (xor_ln777_fu_5344_p2 & icmp_ln883_2_fu_5350_p2);

assign and_ln781_1_fu_5390_p2 = (xor_ln777_fu_5344_p2 & and_ln781_fu_5384_p2);

assign and_ln781_2_fu_6164_p2 = (xor_ln781_1_fu_6158_p2 & icmp_ln879_23_fu_5372_p2);

assign and_ln781_3_fu_6170_p2 = (xor_ln777_1_fu_6130_p2 & and_ln781_2_fu_6164_p2);

assign and_ln781_fu_5384_p2 = (xor_ln781_fu_5378_p2 & icmp_ln879_23_fu_5372_p2);

assign and_ln801_1_fu_5666_p2 = (xor_ln796_fu_5618_p2 & and_ln801_fu_5660_p2);

assign and_ln801_2_fu_6445_p2 = (xor_ln801_1_fu_6439_p2 & icmp_ln879_26_fu_6433_p2);

assign and_ln801_3_fu_6451_p2 = (xor_ln796_1_fu_6394_p2 & and_ln801_2_fu_6445_p2);

assign and_ln801_fu_5660_p2 = (xor_ln801_fu_5654_p2 & icmp_ln879_24_fu_5648_p2);

assign and_ln860_fu_6829_p2 = (icmp_ln860_fu_6823_p2 & ap_phi_mux_goodstub_0_i_phi_fu_2496_p4);

assign and_ln887_1_fu_4676_p2 = (validmem_fu_4646_p2 & icmp_ln10_2_fu_4438_p2);

assign and_ln887_2_fu_4682_p2 = (icmp_ln10_1_fu_4432_p2 & and_ln887_1_fu_4676_p2);

assign and_ln887_fu_4670_p2 = (validstub_fu_4656_p2 & icmp_ln10_fu_4426_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_10596 = ((trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_98_fu_5544_p3 == 1'd0) & (tmp_97_fu_5536_p3 == 1'd0) & (tmp_96_fu_5528_p3 == 1'd0) & (tmp_95_fu_5520_p3 == 1'd0) & (tmp_94_fu_5512_p3 == 1'd0) & (tmp_93_fu_5504_p3 == 1'd0) & (tmp_92_fu_5496_p3 == 1'd0) & (tmp_91_fu_5488_p3 == 1'd0) & (tmp_90_fu_5480_p3 == 1'd0) & (tmp_89_fu_5472_p3 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10600 = ((tmp_87_fu_5456_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10603 = ((tmp_88_fu_5464_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10606 = ((tmp_89_fu_5472_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10609 = ((tmp_90_fu_5480_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_89_fu_5472_p3 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10612 = ((tmp_91_fu_5488_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_90_fu_5480_p3 == 1'd0) & (tmp_89_fu_5472_p3 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10615 = ((tmp_92_fu_5496_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_91_fu_5488_p3 == 1'd0) & (tmp_90_fu_5480_p3 == 1'd0) & (tmp_89_fu_5472_p3 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10618 = ((tmp_93_fu_5504_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_92_fu_5496_p3 == 1'd0) & (tmp_91_fu_5488_p3 == 1'd0) & (tmp_90_fu_5480_p3 == 1'd0) & (tmp_89_fu_5472_p3 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10621 = ((tmp_94_fu_5512_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_93_fu_5504_p3 == 1'd0) & (tmp_92_fu_5496_p3 == 1'd0) & (tmp_91_fu_5488_p3 == 1'd0) & (tmp_90_fu_5480_p3 == 1'd0) & (tmp_89_fu_5472_p3 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10624 = ((tmp_95_fu_5520_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_94_fu_5512_p3 == 1'd0) & (tmp_93_fu_5504_p3 == 1'd0) & (tmp_92_fu_5496_p3 == 1'd0) & (tmp_91_fu_5488_p3 == 1'd0) & (tmp_90_fu_5480_p3 == 1'd0) & (tmp_89_fu_5472_p3 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10627 = ((tmp_96_fu_5528_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_95_fu_5520_p3 == 1'd0) & (tmp_94_fu_5512_p3 == 1'd0) & (tmp_93_fu_5504_p3 == 1'd0) & (tmp_92_fu_5496_p3 == 1'd0) & (tmp_91_fu_5488_p3 == 1'd0) & (tmp_90_fu_5480_p3 == 1'd0) & (tmp_89_fu_5472_p3 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10630 = ((tmp_97_fu_5536_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_96_fu_5528_p3 == 1'd0) & (tmp_95_fu_5520_p3 == 1'd0) & (tmp_94_fu_5512_p3 == 1'd0) & (tmp_93_fu_5504_p3 == 1'd0) & (tmp_92_fu_5496_p3 == 1'd0) & (tmp_91_fu_5488_p3 == 1'd0) & (tmp_90_fu_5480_p3 == 1'd0) & (tmp_89_fu_5472_p3 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10633 = ((tmp_98_fu_5544_p3 == 1'd1) & (trunc_ln321_1_fu_4762_p1 == 1'd0) & (tmp_97_fu_5536_p3 == 1'd0) & (tmp_96_fu_5528_p3 == 1'd0) & (tmp_95_fu_5520_p3 == 1'd0) & (tmp_94_fu_5512_p3 == 1'd0) & (tmp_93_fu_5504_p3 == 1'd0) & (tmp_92_fu_5496_p3 == 1'd0) & (tmp_91_fu_5488_p3 == 1'd0) & (tmp_90_fu_5480_p3 == 1'd0) & (tmp_89_fu_5472_p3 == 1'd0) & (tmp_88_fu_5464_p3 == 1'd0) & (tmp_87_fu_5456_p3 == 1'd0) & (tmp_86_fu_5448_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10648 = ((trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_128_fu_6324_p3 == 1'd0) & (tmp_127_fu_6316_p3 == 1'd0) & (tmp_126_fu_6308_p3 == 1'd0) & (tmp_125_fu_6300_p3 == 1'd0) & (tmp_124_fu_6292_p3 == 1'd0) & (tmp_123_fu_6284_p3 == 1'd0) & (tmp_122_fu_6276_p3 == 1'd0) & (tmp_121_fu_6268_p3 == 1'd0) & (tmp_120_fu_6260_p3 == 1'd0) & (tmp_119_fu_6252_p3 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10652 = ((tmp_117_fu_6236_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10655 = ((tmp_118_fu_6244_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10658 = ((tmp_119_fu_6252_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10661 = ((tmp_120_fu_6260_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_119_fu_6252_p3 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10664 = ((tmp_121_fu_6268_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_120_fu_6260_p3 == 1'd0) & (tmp_119_fu_6252_p3 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10667 = ((tmp_122_fu_6276_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_121_fu_6268_p3 == 1'd0) & (tmp_120_fu_6260_p3 == 1'd0) & (tmp_119_fu_6252_p3 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10670 = ((tmp_123_fu_6284_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_122_fu_6276_p3 == 1'd0) & (tmp_121_fu_6268_p3 == 1'd0) & (tmp_120_fu_6260_p3 == 1'd0) & (tmp_119_fu_6252_p3 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10673 = ((tmp_124_fu_6292_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_123_fu_6284_p3 == 1'd0) & (tmp_122_fu_6276_p3 == 1'd0) & (tmp_121_fu_6268_p3 == 1'd0) & (tmp_120_fu_6260_p3 == 1'd0) & (tmp_119_fu_6252_p3 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10676 = ((tmp_125_fu_6300_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_124_fu_6292_p3 == 1'd0) & (tmp_123_fu_6284_p3 == 1'd0) & (tmp_122_fu_6276_p3 == 1'd0) & (tmp_121_fu_6268_p3 == 1'd0) & (tmp_120_fu_6260_p3 == 1'd0) & (tmp_119_fu_6252_p3 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10679 = ((tmp_126_fu_6308_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_125_fu_6300_p3 == 1'd0) & (tmp_124_fu_6292_p3 == 1'd0) & (tmp_123_fu_6284_p3 == 1'd0) & (tmp_122_fu_6276_p3 == 1'd0) & (tmp_121_fu_6268_p3 == 1'd0) & (tmp_120_fu_6260_p3 == 1'd0) & (tmp_119_fu_6252_p3 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10682 = ((tmp_127_fu_6316_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_126_fu_6308_p3 == 1'd0) & (tmp_125_fu_6300_p3 == 1'd0) & (tmp_124_fu_6292_p3 == 1'd0) & (tmp_123_fu_6284_p3 == 1'd0) & (tmp_122_fu_6276_p3 == 1'd0) & (tmp_121_fu_6268_p3 == 1'd0) & (tmp_120_fu_6260_p3 == 1'd0) & (tmp_119_fu_6252_p3 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10685 = ((tmp_128_fu_6324_p3 == 1'd1) & (trunc_ln321_fu_4758_p1 == 1'd0) & (tmp_127_fu_6316_p3 == 1'd0) & (tmp_126_fu_6308_p3 == 1'd0) & (tmp_125_fu_6300_p3 == 1'd0) & (tmp_124_fu_6292_p3 == 1'd0) & (tmp_123_fu_6284_p3 == 1'd0) & (tmp_122_fu_6276_p3 == 1'd0) & (tmp_121_fu_6268_p3 == 1'd0) & (tmp_120_fu_6260_p3 == 1'd0) & (tmp_119_fu_6252_p3 == 1'd0) & (tmp_118_fu_6244_p3 == 1'd0) & (tmp_117_fu_6236_p3 == 1'd0) & (tmp_116_fu_6228_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10700 = ((tmp_76_fu_5244_p3 == 1'd0) & (tmp_75_fu_5237_p3 == 1'd0) & (tmp_74_fu_5230_p3 == 1'd0) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_83_fu_5293_p3 == 1'd0) & (tmp_82_fu_5286_p3 == 1'd0) & (tmp_81_fu_5279_p3 == 1'd0) & (tmp_80_fu_5272_p3 == 1'd0) & (tmp_79_fu_5265_p3 == 1'd0) & (tmp_78_fu_5258_p3 == 1'd0) & (tmp_77_fu_5251_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10704 = ((tmp_72_fu_5216_p3 == 1'd1) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_10707 = ((tmp_73_fu_5223_p3 == 1'd1) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_10710 = ((tmp_74_fu_5230_p3 == 1'd1) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_10713 = ((tmp_75_fu_5237_p3 == 1'd1) & (tmp_74_fu_5230_p3 == 1'd0) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_10716 = ((tmp_76_fu_5244_p3 == 1'd1) & (tmp_75_fu_5237_p3 == 1'd0) & (tmp_74_fu_5230_p3 == 1'd0) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_10719 = ((tmp_77_fu_5251_p3 == 1'd1) & (tmp_76_fu_5244_p3 == 1'd0) & (tmp_75_fu_5237_p3 == 1'd0) & (tmp_74_fu_5230_p3 == 1'd0) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_10722 = ((tmp_78_fu_5258_p3 == 1'd1) & (tmp_76_fu_5244_p3 == 1'd0) & (tmp_75_fu_5237_p3 == 1'd0) & (tmp_74_fu_5230_p3 == 1'd0) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_77_fu_5251_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10725 = ((tmp_79_fu_5265_p3 == 1'd1) & (tmp_76_fu_5244_p3 == 1'd0) & (tmp_75_fu_5237_p3 == 1'd0) & (tmp_74_fu_5230_p3 == 1'd0) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_78_fu_5258_p3 == 1'd0) & (tmp_77_fu_5251_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10728 = ((tmp_80_fu_5272_p3 == 1'd1) & (tmp_76_fu_5244_p3 == 1'd0) & (tmp_75_fu_5237_p3 == 1'd0) & (tmp_74_fu_5230_p3 == 1'd0) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_79_fu_5265_p3 == 1'd0) & (tmp_78_fu_5258_p3 == 1'd0) & (tmp_77_fu_5251_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10731 = ((tmp_81_fu_5279_p3 == 1'd1) & (tmp_76_fu_5244_p3 == 1'd0) & (tmp_75_fu_5237_p3 == 1'd0) & (tmp_74_fu_5230_p3 == 1'd0) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_80_fu_5272_p3 == 1'd0) & (tmp_79_fu_5265_p3 == 1'd0) & (tmp_78_fu_5258_p3 == 1'd0) & (tmp_77_fu_5251_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10734 = ((tmp_82_fu_5286_p3 == 1'd1) & (tmp_76_fu_5244_p3 == 1'd0) & (tmp_75_fu_5237_p3 == 1'd0) & (tmp_74_fu_5230_p3 == 1'd0) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_81_fu_5279_p3 == 1'd0) & (tmp_80_fu_5272_p3 == 1'd0) & (tmp_79_fu_5265_p3 == 1'd0) & (tmp_78_fu_5258_p3 == 1'd0) & (tmp_77_fu_5251_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10737 = ((tmp_83_fu_5293_p3 == 1'd1) & (tmp_76_fu_5244_p3 == 1'd0) & (tmp_75_fu_5237_p3 == 1'd0) & (tmp_74_fu_5230_p3 == 1'd0) & (tmp_73_fu_5223_p3 == 1'd0) & (tmp_72_fu_5216_p3 == 1'd0) & (tmp_71_fu_5209_p3 == 1'd0) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_82_fu_5286_p3 == 1'd0) & (tmp_81_fu_5279_p3 == 1'd0) & (tmp_80_fu_5272_p3 == 1'd0) & (tmp_79_fu_5265_p3 == 1'd0) & (tmp_78_fu_5258_p3 == 1'd0) & (tmp_77_fu_5251_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10752 = ((trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_114_fu_6101_p3 == 1'd0) & (tmp_113_fu_6094_p3 == 1'd0) & (tmp_112_fu_6087_p3 == 1'd0) & (tmp_111_fu_6080_p3 == 1'd0) & (tmp_110_fu_6073_p3 == 1'd0) & (tmp_109_fu_6066_p3 == 1'd0) & (tmp_108_fu_6059_p3 == 1'd0) & (tmp_107_fu_6052_p3 == 1'd0) & (tmp_106_fu_6045_p3 == 1'd0) & (tmp_105_fu_6038_p3 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10756 = ((tmp_103_fu_6024_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10759 = ((tmp_104_fu_6031_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10762 = ((tmp_105_fu_6038_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10765 = ((tmp_106_fu_6045_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_105_fu_6038_p3 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10768 = ((tmp_107_fu_6052_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_106_fu_6045_p3 == 1'd0) & (tmp_105_fu_6038_p3 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10771 = ((tmp_108_fu_6059_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_107_fu_6052_p3 == 1'd0) & (tmp_106_fu_6045_p3 == 1'd0) & (tmp_105_fu_6038_p3 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10774 = ((tmp_109_fu_6066_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_108_fu_6059_p3 == 1'd0) & (tmp_107_fu_6052_p3 == 1'd0) & (tmp_106_fu_6045_p3 == 1'd0) & (tmp_105_fu_6038_p3 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10777 = ((tmp_110_fu_6073_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_109_fu_6066_p3 == 1'd0) & (tmp_108_fu_6059_p3 == 1'd0) & (tmp_107_fu_6052_p3 == 1'd0) & (tmp_106_fu_6045_p3 == 1'd0) & (tmp_105_fu_6038_p3 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10780 = ((tmp_111_fu_6080_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_110_fu_6073_p3 == 1'd0) & (tmp_109_fu_6066_p3 == 1'd0) & (tmp_108_fu_6059_p3 == 1'd0) & (tmp_107_fu_6052_p3 == 1'd0) & (tmp_106_fu_6045_p3 == 1'd0) & (tmp_105_fu_6038_p3 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10783 = ((tmp_112_fu_6087_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_111_fu_6080_p3 == 1'd0) & (tmp_110_fu_6073_p3 == 1'd0) & (tmp_109_fu_6066_p3 == 1'd0) & (tmp_108_fu_6059_p3 == 1'd0) & (tmp_107_fu_6052_p3 == 1'd0) & (tmp_106_fu_6045_p3 == 1'd0) & (tmp_105_fu_6038_p3 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10786 = ((tmp_113_fu_6094_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_112_fu_6087_p3 == 1'd0) & (tmp_111_fu_6080_p3 == 1'd0) & (tmp_110_fu_6073_p3 == 1'd0) & (tmp_109_fu_6066_p3 == 1'd0) & (tmp_108_fu_6059_p3 == 1'd0) & (tmp_107_fu_6052_p3 == 1'd0) & (tmp_106_fu_6045_p3 == 1'd0) & (tmp_105_fu_6038_p3 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_10789 = ((tmp_114_fu_6101_p3 == 1'd1) & (trunc_ln765_fu_4967_p1 == 1'd0) & (tmp_113_fu_6094_p3 == 1'd0) & (tmp_112_fu_6087_p3 == 1'd0) & (tmp_111_fu_6080_p3 == 1'd0) & (tmp_110_fu_6073_p3 == 1'd0) & (tmp_109_fu_6066_p3 == 1'd0) & (tmp_108_fu_6059_p3 == 1'd0) & (tmp_107_fu_6052_p3 == 1'd0) & (tmp_106_fu_6045_p3 == 1'd0) & (tmp_105_fu_6038_p3 == 1'd0) & (tmp_104_fu_6031_p3 == 1'd0) & (tmp_103_fu_6024_p3 == 1'd0) & (tmp_102_fu_6017_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_3513 = ((1'd1 == HaveTEData_V_reg_15646_pp0_iter18_reg) & (icmp_ln619_reg_15490_pp0_iter18_reg == 1'd0) & (success_reg_16531_pp0_iter18_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_success_assign_reg_2834 = 'bx;

assign ap_phi_reg_pp0_iter2_istub_reg_V_1_0_reg_2600 = 'bx;

assign ap_phi_reg_pp0_iter2_istub_reg_V_1_1_reg_2704 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln84_1_load_0_reg_2551 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln84_1_load_1_reg_2655 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln84_load_0_reg_2516 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln84_load_1_reg_2620 = 'bx;

assign ap_phi_reg_pp0_iter2_val_assign_39_0_reg_2610 = 'bx;

assign delta0_tmp_V_fu_14115_p0 = delta0_tmp_V_fu_14115_p00;

assign delta0_tmp_V_fu_14115_p00 = drinv_V_reg_16207;

assign der_phiL_V_fu_10341_p2 = (16'd0 - trunc_ln68_1_reg_16384);

assign der_rD_final_V_fu_10671_p1 = LUT_invt_V_q0;

assign der_zL_final_V_fu_12140_p4 = {{ret_V_fu_12134_p2[13:4]}};

assign dphi_V_fu_9780_p2 = (shl_ln_fu_9747_p3 - trunc_ln4_fu_9773_p3);

assign dz_V_fu_9833_p2 = (trunc_ln_reg_16190 - trunc_ln1354_1_reg_16164_pp0_iter7_reg);

assign empty_439_fu_10411_p3 = ((abscond_i_0_fu_10381_p2[0:0] === 1'b1) ? sext_ln326_fu_10397_p1 : tmp_43_fu_10401_p4);

assign goodstub_s_452_fu_4688_p2 = (and_ln887_fu_4670_p2 & and_ln887_2_fu_4682_p2);

assign grp_fu_14123_p0 = grp_fu_14123_p00;

assign grp_fu_14123_p00 = r1abs_V_reg_16195;

assign grp_fu_14123_p1 = grp_fu_14123_p10;

assign grp_fu_14123_p10 = $unsigned(sext_ln68_10_fu_9837_p1);

assign grp_fu_14123_p2 = 24'd2730;

assign iTEfirstidle_V_fu_4855_p1 = val_assign_fu_4847_p3[2:0];

assign icmp_ln10_1_fu_4432_p2 = ((writeptrnext_V_fu_4408_p2 != ap_sig_allocacmp_readptr_V) ? 1'b1 : 1'b0);

assign icmp_ln10_2_fu_4438_p2 = ((writeptr2_V_fu_4414_p2 != ap_sig_allocacmp_readptr_V) ? 1'b1 : 1'b0);

assign icmp_ln10_fu_4426_p2 = ((writeptr3_V_fu_4420_p2 != ap_sig_allocacmp_readptr_V) ? 1'b1 : 1'b0);

assign icmp_ln17_1_fu_4490_p2 = ((ap_sig_allocacmp_readptr_V == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln17_2_fu_4504_p2 = ((ap_sig_allocacmp_readptr_V == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln17_3_fu_4518_p2 = ((ap_sig_allocacmp_readptr_V == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln17_4_fu_4532_p2 = ((ap_sig_allocacmp_readptr_V == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln17_5_fu_4546_p2 = ((ap_sig_allocacmp_readptr_V == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln17_6_fu_4560_p2 = ((ap_sig_allocacmp_readptr_V == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_4476_p2 = ((ap_sig_allocacmp_readptr_V == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln300_1_fu_11709_p2 = (($signed(tmp_32_fu_11699_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln300_2_fu_11743_p2 = (($signed(zL_1_final_V_fu_11433_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln300_3_fu_11759_p2 = (($signed(tmp_33_fu_11749_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln300_4_fu_11805_p2 = (($signed(zL_2_final_V_fu_11492_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln300_5_fu_11821_p2 = (($signed(tmp_40_fu_11811_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln300_6_fu_11849_p2 = (($signed(zL_3_final_V_fu_11551_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln300_7_fu_11865_p2 = (($signed(tmp_41_fu_11855_p4) < $signed(4'd1)) ? 1'b1 : 1'b0);

assign icmp_ln300_fu_11693_p2 = (($signed(zL_0_final_V_fu_11374_p4) > $signed(15'd30719)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_10419_p2 = (($signed(empty_439_fu_10411_p3) < $signed(5'd1)) ? 1'b1 : 1'b0);

assign icmp_ln362_1_fu_12553_p2 = ((tmp_50_fu_12543_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln362_2_fu_12745_p2 = ((tmp_54_fu_12735_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln362_3_fu_12941_p2 = ((tmp_58_reg_16889 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln362_fu_12279_p2 = ((tmp_45_fu_12269_p4 != 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln368_1_fu_13539_p2 = (($signed(v2_V_36_reg_17116) > $signed(12'd341)) ? 1'b1 : 1'b0);

assign icmp_ln368_2_fu_13731_p2 = (($signed(v2_V_38_reg_17122) > $signed(12'd341)) ? 1'b1 : 1'b0);

assign icmp_ln368_3_fu_13923_p2 = (($signed(v2_V_40_reg_17128) > $signed(12'd341)) ? 1'b1 : 1'b0);

assign icmp_ln368_fu_13347_p2 = (($signed(v2_V_34_reg_17110) > $signed(12'd341)) ? 1'b1 : 1'b0);

assign icmp_ln561_fu_3017_p2 = ((phi_ln561_reg_2027 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln562_fu_3295_p2 = ((phi_ln562_reg_2038 == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln563_fu_3829_p2 = ((phi_ln563_reg_2049 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln619_fu_4305_p2 = ((istep_0_i_reg_2060 == 7'd108) ? 1'b1 : 1'b0);

assign icmp_ln61_10_fu_12916_p2 = (($signed(tmp_57_fu_12906_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_11_fu_13404_p2 = (($signed(tmp_59_fu_13394_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_12_fu_13459_p2 = (($signed(tmp_60_fu_13449_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_13_fu_13514_p2 = (($signed(tmp_61_fu_13504_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_14_fu_13596_p2 = (($signed(tmp_62_fu_13586_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_15_fu_13651_p2 = (($signed(tmp_63_fu_13641_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_16_fu_13706_p2 = (($signed(tmp_64_fu_13696_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_17_fu_13788_p2 = (($signed(tmp_65_fu_13778_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_18_fu_13843_p2 = (($signed(tmp_66_fu_13833_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_19_fu_13898_p2 = (($signed(tmp_67_fu_13888_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_1_fu_12345_p2 = (($signed(tmp_46_fu_12335_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_20_fu_13980_p2 = (($signed(tmp_68_fu_13970_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_21_fu_14035_p2 = (($signed(tmp_69_fu_14025_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_22_fu_14090_p2 = (($signed(tmp_70_fu_14080_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_2_fu_12401_p2 = (($signed(tmp_47_fu_12391_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_3_fu_12457_p2 = (($signed(tmp_48_fu_12447_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_4_fu_12513_p2 = (($signed(tmp_49_fu_12503_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_5_fu_12595_p2 = (($signed(tmp_51_fu_12585_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_6_fu_12650_p2 = (($signed(tmp_52_fu_12640_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_7_fu_12705_p2 = (($signed(tmp_53_fu_12695_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_8_fu_12806_p2 = (($signed(tmp_55_fu_12796_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_9_fu_12861_p2 = (($signed(tmp_56_fu_12851_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_10803_p2 = (($signed(tmp_44_fu_10793_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign icmp_ln727_1_fu_8402_p2 = ((p_Result_660_1_fu_8334_p3 < zext_ln215_11_fu_8376_p1) ? 1'b1 : 1'b0);

assign icmp_ln727_fu_7119_p2 = ((p_Result_4_fu_7051_p3 < zext_ln215_9_fu_7093_p1) ? 1'b1 : 1'b0);

assign icmp_ln738_1_fu_8209_p2 = ((p_Result_7_fu_7079_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln738_2_fu_9486_p2 = ((p_Result_201_1_fu_8362_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln738_3_fu_9492_p2 = ((p_Result_201_1_fu_8362_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln738_fu_8203_p2 = ((p_Result_7_fu_7079_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln860_fu_6823_p2 = ((ret_V_57_fu_6817_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_13374_p2 = ((trunc_ln858_3_reg_16914_pp0_iter23_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_13429_p2 = ((trunc_ln858_3_reg_16914_pp0_iter23_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_13484_p2 = ((trunc_ln858_3_reg_16914_pp0_iter23_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_13566_p2 = ((trunc_ln858_4_reg_16921_pp0_iter23_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_13621_p2 = ((trunc_ln858_4_reg_16921_pp0_iter23_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_13676_p2 = ((trunc_ln858_4_reg_16921_pp0_iter23_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_13758_p2 = ((trunc_ln858_5_reg_16928_pp0_iter23_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_13813_p2 = ((trunc_ln858_5_reg_16928_pp0_iter23_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_13868_p2 = ((trunc_ln858_5_reg_16928_pp0_iter23_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_13950_p2 = ((trunc_ln858_6_reg_16935_pp0_iter23_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_12370_p2 = ((trunc_ln7_fu_12285_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_14005_p2 = ((trunc_ln858_6_reg_16935_pp0_iter23_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_14060_p2 = ((trunc_ln858_6_reg_16935_pp0_iter23_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_22_fu_4946_p2 = ((iTEfirstidle_V_fu_4855_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_23_fu_5372_p2 = ((trunc_ln301_fu_4982_p1 == xor_ln769_fu_4998_p2) ? 1'b1 : 1'b0);

assign icmp_ln879_24_fu_5648_p2 = ((trunc_ln301_2_fu_5408_p1 == teunits_0_lastmemindex_V_1_fu_1036) ? 1'b1 : 1'b0);

assign icmp_ln879_25_fu_5969_p2 = ((iTEfirstidle_V_fu_4855_p1 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_26_fu_6433_p2 = ((trunc_ln301_3_fu_6188_p1 == teunits_1_lastmemindex_V_1_fu_1040) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_12426_p2 = ((trunc_ln7_fu_12285_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_12482_p2 = ((trunc_ln7_fu_12285_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_12565_p2 = ((trunc_ln858_1_reg_16875 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_12620_p2 = ((trunc_ln858_1_reg_16875 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_12675_p2 = ((trunc_ln858_1_reg_16875 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_12776_p2 = ((trunc_ln858_2_reg_16882 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_12831_p2 = ((trunc_ln858_2_reg_16882 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_12886_p2 = ((trunc_ln858_2_reg_16882 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_12314_p2 = ((trunc_ln7_fu_12285_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln883_1_fu_4821_p2 = ((ap_sig_allocacmp_teunits_1_writeindex_V_load != teureadindex_1_V_reg_2128) ? 1'b1 : 1'b0);

assign icmp_ln883_2_fu_5350_p2 = ((ap_phi_mux_phi_ln84_load_0_phi_fu_2519_p30 != 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln883_3_fu_5624_p2 = ((ap_phi_mux_phi_ln84_1_load_0_phi_fu_2554_p30 != add_ln214_1_fu_5578_p2) ? 1'b1 : 1'b0);

assign icmp_ln883_4_fu_6136_p2 = ((ap_phi_mux_phi_ln84_load_1_phi_fu_2623_p30 != 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln883_5_fu_6400_p2 = ((ap_phi_mux_phi_ln84_1_load_1_phi_fu_2658_p30 != add_ln214_3_fu_6358_p2) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_4791_p2 = ((ap_sig_allocacmp_teunits_0_writeindex_V_load != teureadindex_0_V_reg_2139) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_11731_p2 = ((r_V_7_fu_11272_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_10738_p2 = (($signed(ret_V_56_fu_10726_p2) < $signed(20'd56269)) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_11793_p2 = ((r_V_8_fu_11299_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_11837_p2 = ((r_V_9_fu_11326_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_11887_p2 = ((phiD_0_final_V_fu_11569_p4 < 16'd16383) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_11910_p2 = ((phiD_1_final_V_fu_11587_p4 < 16'd16383) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_11933_p2 = ((phiD_2_final_V_fu_11605_p4 < 16'd16383) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_11956_p2 = ((phiD_3_final_V_fu_11623_p4 < 16'd16383) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_11681_p2 = ((r_V_6_fu_11245_p3 < 19'd131071) ? 1'b1 : 1'b0);

assign icmp_ln891_1_fu_13244_p2 = (($signed(rD_0_final_V_reg_17086) > $signed(14'd341)) ? 1'b1 : 1'b0);

assign icmp_ln891_2_fu_13254_p2 = (($signed(rD_1_final_V_reg_17092) > $signed(14'd341)) ? 1'b1 : 1'b0);

assign icmp_ln891_3_fu_13264_p2 = (($signed(rD_2_final_V_reg_17098) > $signed(14'd341)) ? 1'b1 : 1'b0);

assign icmp_ln891_4_fu_13274_p2 = (($signed(rD_3_final_V_reg_17104) > $signed(14'd341)) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_11725_p2 = ((r_V_6_fu_11245_p3 > 19'd131063) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_11687_p2 = ((r_V_6_fu_11245_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_11737_p2 = ((r_V_7_fu_11272_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_10732_p2 = (($signed(ret_V_56_fu_10726_p2) > $signed(20'd9253)) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_11799_p2 = ((r_V_8_fu_11299_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_11843_p2 = ((r_V_9_fu_11326_p3 != 19'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_11881_p2 = ((phiD_0_final_V_fu_11569_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_11904_p2 = ((phiD_1_final_V_fu_11587_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_8_fu_11927_p2 = ((phiD_2_final_V_fu_11605_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_9_fu_11950_p2 = ((phiD_3_final_V_fu_11623_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_10560_p2 = (($signed(t_V_reg_16342_pp0_iter15_reg) > $signed(18'd0)) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_13259_p2 = (($signed(rD_1_final_V_reg_17092) < $signed(14'd2049)) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_13269_p2 = (($signed(rD_2_final_V_reg_17098) < $signed(14'd2049)) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_13279_p2 = (($signed(rD_3_final_V_reg_17104) < $signed(14'd2049)) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_7107_p2 = ((add_ln1353_fu_7101_p2 < p_Result_4_fu_7051_p3) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_8390_p2 = ((add_ln1353_1_fu_8384_p2 < p_Result_660_1_fu_8334_p3) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_13249_p2 = (($signed(rD_0_final_V_reg_17086) < $signed(14'd2049)) ? 1'b1 : 1'b0);

assign idlete_V_fu_4881_p2 = ((p_Result_543_1_fu_4835_p3 == 2'd0) ? 1'b1 : 1'b0);

assign imemnext_V_fu_4651_p2 = (2'd1 + imem_V_reg_15506);

assign innerStubs_dataarray_data_V_address0 = zext_ln42_1_fu_4395_p1;

assign istep_fu_4311_p2 = (istep_0_i_reg_2060 + 7'd1);

assign istubnext_V_1_fu_4694_p3 = ((validstubnext_fu_4665_p2[0:0] === 1'b1) ? istubnext_V_fu_4660_p2 : 7'd0);

assign istubnext_V_fu_4660_p2 = (7'd1 + istub_V_reg_15499);

assign lhs_V_11_fu_10718_p1 = phi0_V_fu_10473_p4;

assign lhs_V_13_fu_10293_p1 = x8_0_V_reg_16360;

assign lhs_V_14_fu_10305_p1 = x8_1_V_reg_16366;

assign lhs_V_15_fu_10317_p1 = x8_2_V_reg_16372;

assign lhs_V_16_fu_10329_p1 = x8_3_V_reg_16378;

assign lhs_V_17_fu_11633_p1 = x25_0_V_reg_16656;

assign lhs_V_18_fu_11645_p1 = x25_1_V_reg_16672;

assign lhs_V_19_fu_11657_p1 = x25_2_V_reg_16688;

assign lhs_V_1_fu_10460_p1 = r_V_18_fu_10453_p3;

assign lhs_V_20_fu_11669_p1 = x25_3_V_reg_16704;

assign lhs_V_2_fu_10061_p1 = x2_V_reg_16241_pp0_iter12_reg;

assign lhs_V_fu_9786_p1 = r_V_19_fu_9765_p3;

assign lshr_ln_fu_11715_p4 = {{sub_ln1503_fu_11229_p2[16:3]}};

assign lut_V_address0 = zext_ln560_fu_4616_p1;

assign mask_V_fu_6809_p3 = {{and_ln312_fu_6803_p2}, {ap_sig_allocacmp_p_Repl2_load}};

assign neg571_i_fu_10428_p2 = ($signed(16'd0) - $signed(sext_ln338_cast_fu_10425_p1));

assign neg574_i_fu_10685_p2 = ($signed(12'd0) - $signed(sext_ln339_cast_fu_10681_p1));

assign neg_i_0_fu_10375_p2 = ($signed(14'd0) - $signed(t_V_3_fu_10371_p1));

assign npar_fu_10787_p2 = (addr_index_assign_fu_1120 + 32'd1);

assign nproj_barrel_2s_1_fu_12579_p2 = (addr_index_assign_5_fu_1128 + 32'd1);

assign nproj_barrel_2s_2_fu_12634_p2 = (addr_index_assign_6_fu_1132 + 32'd1);

assign nproj_barrel_2s_3_fu_12689_p2 = (addr_index_assign_7_fu_1136 + 32'd1);

assign nproj_barrel_2s_5_fu_12790_p2 = (addr_index_assign_8_fu_1140 + 32'd1);

assign nproj_barrel_2s_6_fu_12845_p2 = (addr_index_assign_9_fu_1144 + 32'd1);

assign nproj_barrel_2s_7_fu_12900_p2 = (addr_index_assign_10_fu_1148 + 32'd1);

assign nproj_barrel_ps_3_fu_12329_p2 = (addr_index_assign_1_fu_1092 + 32'd1);

assign nproj_barrel_ps_4_fu_12385_p2 = (addr_index_assign_2_fu_1096 + 32'd1);

assign nproj_barrel_ps_5_fu_12441_p2 = (addr_index_assign_3_fu_1100 + 32'd1);

assign nproj_barrel_ps_6_fu_12497_p2 = (addr_index_assign_4_fu_1104 + 32'd1);

assign nproj_disk_10_fu_13827_p2 = (addr_index_assign_18_fu_1180 + 32'd1);

assign nproj_disk_11_fu_13882_p2 = (addr_index_assign_19_fu_1184 + 32'd1);

assign nproj_disk_13_fu_13964_p2 = (addr_index_assign_20_fu_1108 + 32'd1);

assign nproj_disk_14_fu_14019_p2 = (addr_index_assign_21_fu_1112 + 32'd1);

assign nproj_disk_15_fu_14074_p2 = (addr_index_assign_22_fu_1116 + 32'd1);

assign nproj_disk_1_fu_13388_p2 = (addr_index_assign_11_fu_1152 + 32'd1);

assign nproj_disk_2_fu_13443_p2 = (addr_index_assign_12_fu_1156 + 32'd1);

assign nproj_disk_3_fu_13498_p2 = (addr_index_assign_13_fu_1160 + 32'd1);

assign nproj_disk_5_fu_13580_p2 = (addr_index_assign_14_fu_1164 + 32'd1);

assign nproj_disk_6_fu_13635_p2 = (addr_index_assign_15_fu_1168 + 32'd1);

assign nproj_disk_7_fu_13690_p2 = (addr_index_assign_16_fu_1172 + 32'd1);

assign nproj_disk_9_fu_13772_p2 = (addr_index_assign_17_fu_1176 + 32'd1);

assign or_ln331_1_fu_11916_p2 = (icmp_ln895_7_fu_11904_p2 | icmp_ln326_reg_16450_pp0_iter18_reg);

assign or_ln331_2_fu_11939_p2 = (icmp_ln895_8_fu_11927_p2 | icmp_ln326_reg_16450_pp0_iter18_reg);

assign or_ln331_3_fu_11962_p2 = (icmp_ln895_9_fu_11950_p2 | icmp_ln326_reg_16450_pp0_iter18_reg);

assign or_ln331_fu_11893_p2 = (icmp_ln895_6_fu_11881_p2 | icmp_ln326_reg_16450_pp0_iter18_reg);

assign or_ln668_fu_4893_p2 = (xor_ln668_fu_4887_p2 | idlete_V_fu_4881_p2);

assign or_ln738_1_fu_9516_p2 = (xor_ln738_1_fu_9510_p2 | and_ln738_2_fu_9498_p2);

assign or_ln738_fu_8233_p2 = (xor_ln738_fu_8227_p2 | and_ln738_fu_8215_p2);

assign or_ln779_1_fu_6142_p2 = (p_Result_540_1_fu_4805_p3 | icmp_ln883_4_fu_6136_p2);

assign or_ln779_fu_5356_p2 = (p_Result_s_438_fu_4783_p3 | icmp_ln883_2_fu_5350_p2);

assign or_ln791_fu_6457_p2 = (teunits_idle_1_0_reg_2105 | and_ln801_3_fu_6451_p2);

assign or_ln796_1_fu_5612_p2 = (p_Result_s_438_fu_4783_p3 | ap_phi_mux_teunits_idle_0_0_phi_fu_2120_p4);

assign or_ln796_fu_5606_p2 = (p_Result_543_1_fu_4835_p3 | p_Result_541_1_fu_4813_p3);

assign or_ln800_1_fu_6427_p2 = (tmp_131_fu_6386_p3 | icmp_ln883_5_fu_6400_p2);

assign or_ln800_fu_5639_p2 = (or_ln796_1_fu_5612_p2 | icmp_ln883_3_fu_5624_p2);

assign or_ln921_fu_4721_p2 = (xor_ln921_fu_4715_p2 | validstubnext_fu_4665_p2);

assign outerStubs_dataarray_data_V_address0 = zext_ln42_fu_9685_p1;

assign outerVMStubs_dataarray_data_V_0_address0 = tmp_37_fu_5703_p6;

assign outerVMStubs_dataarray_data_V_1_address0 = tmp_38_fu_6487_p6;

assign p_Result_10_fu_7141_p4 = {{teunits_innerstub_data_V_0_2_reg_2823[17:15]}};

assign p_Result_13_fu_9617_p4 = {{teunits_outervmstub_data_V_0_2_reg_2726[15:9]}};

assign p_Result_16_fu_5004_p4 = {{select_ln17_6_reg_15543[21:19]}};

assign p_Result_17_fu_5027_p4 = {{tmp_5_fu_5013_p10[63:60]}};

assign p_Result_18_fu_5037_p4 = {{tmp_5_fu_5013_p10[59:56]}};

assign p_Result_19_fu_4588_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_2075_p4[50:47]}};

assign p_Result_1_fu_4775_p3 = {{teureadindex_0_V_reg_2139}, {ap_sig_allocacmp_teunits_0_writeindex_V_load}};

assign p_Result_201_1_fu_8362_p4 = {{sub_ln215_1_fu_8356_p2[7:5]}};

assign p_Result_20_fu_4598_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_2075_p4[43:37]}};

assign p_Result_2_fu_7037_p4 = {{ap_phi_mux_teunits_outervmstub_data_V_0_2_phi_fu_2730_p4[5:3]}};

assign p_Result_34_fu_5412_p17 = {{{{{{{{{{{{{{{{teunits_0_ns_15_V_1_fu_1080}, {teunits_0_ns_14_V_1_fu_1076}}, {teunits_ns_V_0_13_032_reg_2304}}, {teunits_ns_V_0_12_031_reg_2315}}, {teunits_ns_V_0_11_030_reg_2326}}, {teunits_ns_V_0_10_029_reg_2337}}, {teunits_ns_V_0_9_028_reg_2348}}, {teunits_ns_V_0_8_027_reg_2359}}, {teunits_ns_V_0_7_026_reg_2370}}, {teunits_ns_V_0_6_025_reg_2381}}, {teunits_ns_V_0_5_024_reg_2392}}, {teunits_ns_V_0_4_023_reg_2403}}, {teunits_ns_V_0_3_022_reg_2414}}, {teunits_ns_V_0_2_021_reg_2425}}, {teunits_ns_V_0_1_020_reg_2436}}, {teunits_ns_V_0_0_019_reg_2447}};

assign p_Result_35_fu_12246_p8 = {{{{{{{{{{{{7'd18}, {ap_sig_allocacmp_t_V_1_load}}}, {tmp_36_reg_16870}}}, {1'd0}}}, {v2_V_31_reg_16787}}}, {v2_V_26_reg_16433_pp0_iter19_reg}}}, {v2_V_29_fu_12218_p4}};

assign p_Result_36_fu_6858_p5 = {{{{ap_phi_mux_v1_V_phi_fu_2484_p4}, {tmp_s_fu_6848_p4}}, {Part2_V_1_fu_6777_p1}}, {ret_V_57_fu_6817_p2}};

assign p_Result_37_fu_4621_p3 = {{v1_V_2_fu_4584_p1}, {v2_V_42_fu_4574_p4}};

assign p_Result_3_fu_4156_p3 = {{8'd0}, {v2_V_23_fu_4134_p3}};

assign p_Result_4_fu_7051_p3 = {{teunits_0_next_V_1_fu_1052}, {trunc_ln647_fu_7047_p1}};

assign p_Result_539_1_fu_4797_p3 = {{teureadindex_1_V_reg_2128}, {ap_sig_allocacmp_teunits_1_writeindex_V_load}};

assign p_Result_540_1_fu_4805_p3 = ap_const_lv64_70381C0E0783C1E0[p_Result_539_1_fu_4797_p3];

assign p_Result_541_1_fu_4813_p3 = {{p_Result_540_1_fu_4805_p3}, {p_Result_s_438_fu_4783_p3}};

assign p_Result_542_1_fu_4827_p3 = {{icmp_ln883_1_fu_4821_p2}, {icmp_ln883_fu_4791_p2}};

assign p_Result_543_1_fu_4835_p3 = {{teunits_idle_1_0_reg_2105}, {ap_phi_mux_teunits_idle_0_0_phi_fu_2120_p4}};

assign p_Result_5_fu_7059_p4 = {{{{2'd2}, {teunits_0_ireg_V_1_fu_1068}}}, {p_Result_2_fu_7037_p4}};

assign p_Result_657_1_fu_8320_p4 = {{ap_phi_mux_teunits_outervmstub_data_V_1_2_phi_fu_2718_p4[5:3]}};

assign p_Result_660_1_fu_8334_p3 = {{teunits_1_next_V_1_fu_1056}, {trunc_ln647_3_fu_8330_p1}};

assign p_Result_664_1_fu_8342_p4 = {{{{2'd2}, {teunits_1_ireg_V_1_fu_1072}}}, {p_Result_657_1_fu_8320_p4}};

assign p_Result_666_1_fu_8414_p4 = {{ap_phi_mux_teunits_outervmstub_data_V_1_2_phi_fu_2718_p4[8:6]}};

assign p_Result_667_1_fu_8424_p4 = {{teunits_innerstub_data_V_1_2_reg_2812[17:15]}};

assign p_Result_672_1_fu_9639_p4 = {{teunits_outervmstub_data_V_1_2_reg_2714[15:9]}};

assign p_Result_714_1_fu_6192_p17 = {{{{{{{{{{{{{{{{teunits_1_ns_15_V_1_fu_1088}, {teunits_1_ns_14_V_1_fu_1084}}, {teunits_ns_V_1_13_048_reg_2150}}, {teunits_ns_V_1_12_047_reg_2161}}, {teunits_ns_V_1_11_046_reg_2172}}, {teunits_ns_V_1_10_045_reg_2183}}, {teunits_ns_V_1_9_044_reg_2194}}, {teunits_ns_V_1_8_043_reg_2205}}, {teunits_ns_V_1_7_042_reg_2216}}, {teunits_ns_V_1_6_041_reg_2227}}, {teunits_ns_V_1_5_040_reg_2238}}, {teunits_ns_V_1_4_039_reg_2249}}, {teunits_ns_V_1_3_038_reg_2260}}, {teunits_ns_V_1_2_037_reg_2271}}, {teunits_ns_V_1_1_036_reg_2282}}, {teunits_ns_V_1_0_035_reg_2293}};

assign p_Result_7_fu_7079_p4 = {{sub_ln215_fu_7073_p2[7:5]}};

assign p_Result_8_fu_12228_p8 = {{{{{{{{{{{{7'd18}, {ap_sig_allocacmp_t_V_1_load}}}, {tmp_35_reg_16865}}}, {1'd0}}}, {v2_V_30_reg_16761}}}, {v2_V_26_reg_16433_pp0_iter19_reg}}}, {v2_V_29_fu_12218_p4}};

assign p_Result_9_fu_7131_p4 = {{ap_phi_mux_teunits_outervmstub_data_V_0_2_phi_fu_2730_p4[8:6]}};

assign p_Result_s_438_fu_4783_p3 = ap_const_lv64_70381C0E0783C1E0[p_Result_1_fu_4775_p3];

assign p_Result_s_fu_4148_p3 = {{32'd0}, {v2_V_fu_4120_p3}};

assign p_Val2_13_fu_13287_p7 = {{{{{{{{{{7'd18}, {t_V_1_load_1_reg_17058_pp0_iter23_reg}}}, {v2_V_35_reg_16894_pp0_iter23_reg}}}, {v2_V_34_reg_17110}}}, {der_phiD_final_V_reg_16603_pp0_iter23_reg}}}, {v2_V_33_fu_13284_p1}};

assign p_Val2_14_fu_13302_p7 = {{{{{{{{{{7'd18}, {t_V_1_load_1_reg_17058_pp0_iter23_reg}}}, {v2_V_37_reg_16899_pp0_iter23_reg}}}, {v2_V_36_reg_17116}}}, {der_phiD_final_V_reg_16603_pp0_iter23_reg}}}, {v2_V_33_fu_13284_p1}};

assign p_Val2_15_fu_13317_p7 = {{{{{{{{{{7'd18}, {t_V_1_load_1_reg_17058_pp0_iter23_reg}}}, {v2_V_39_reg_16904_pp0_iter23_reg}}}, {v2_V_38_reg_17122}}}, {der_phiD_final_V_reg_16603_pp0_iter23_reg}}}, {v2_V_33_fu_13284_p1}};

assign p_Val2_16_fu_13332_p7 = {{{{{{{{{{7'd18}, {t_V_1_load_1_reg_17058_pp0_iter23_reg}}}, {v2_V_41_reg_16909_pp0_iter23_reg}}}, {v2_V_40_reg_17128}}}, {der_phiD_final_V_reg_16603_pp0_iter23_reg}}}, {v2_V_33_fu_13284_p1}};

assign p_Val2_6_fu_12201_p7 = {{{{{{{{{{7'd18}, {ap_sig_allocacmp_t_V_1_load}}}, {v2_V_28_reg_16853}}}, {v2_V_27_reg_16859}}}, {v2_V_26_reg_16433_pp0_iter19_reg}}}, {der_zL_final_V_fu_12140_p4}};

assign phi0_V_fu_10473_p4 = {{ret_V_37_fu_10467_p2[18:1]}};

assign phiD_0_V_fu_11561_p2 = ($signed(phi0_V_reg_16463_pp0_iter18_reg) + $signed(x25_0_V_reg_16656));

assign phiD_0_final_V_fu_11569_p4 = {{phiD_0_V_fu_11561_p2[17:2]}};

assign phiD_1_V_fu_11579_p2 = ($signed(x25_1_V_reg_16672) + $signed(phi0_V_reg_16463_pp0_iter18_reg));

assign phiD_1_final_V_fu_11587_p4 = {{phiD_1_V_fu_11579_p2[17:2]}};

assign phiD_2_V_fu_11597_p2 = ($signed(x25_2_V_reg_16688) + $signed(phi0_V_reg_16463_pp0_iter18_reg));

assign phiD_2_final_V_fu_11605_p4 = {{phiD_2_V_fu_11597_p2[17:2]}};

assign phiD_3_V_fu_11615_p2 = ($signed(x25_3_V_reg_16704) + $signed(phi0_V_reg_16463_pp0_iter18_reg));

assign phiD_3_final_V_fu_11623_p4 = {{phiD_3_V_fu_11615_p2[17:2]}};

assign projout_barrel_2s_1_dataarray_data_V_address0 = sext_ln321_5_fu_12610_p1;

assign projout_barrel_2s_1_dataarray_data_V_d0 = p_Result_8_fu_12228_p8;

assign projout_barrel_2s_2_dataarray_data_V_address0 = sext_ln321_6_fu_12665_p1;

assign projout_barrel_2s_2_dataarray_data_V_d0 = p_Result_8_fu_12228_p8;

assign projout_barrel_2s_3_dataarray_data_V_address0 = sext_ln321_7_fu_12720_p1;

assign projout_barrel_2s_3_dataarray_data_V_d0 = p_Result_8_fu_12228_p8;

assign projout_barrel_2s_5_dataarray_data_V_address0 = sext_ln321_8_fu_12821_p1;

assign projout_barrel_2s_5_dataarray_data_V_d0 = p_Result_35_fu_12246_p8;

assign projout_barrel_2s_6_dataarray_data_V_address0 = sext_ln321_9_fu_12876_p1;

assign projout_barrel_2s_6_dataarray_data_V_d0 = p_Result_35_fu_12246_p8;

assign projout_barrel_2s_7_dataarray_data_V_address0 = sext_ln321_10_fu_12931_p1;

assign projout_barrel_2s_7_dataarray_data_V_d0 = p_Result_35_fu_12246_p8;

assign projout_barrel_ps_3_dataarray_data_V_address0 = sext_ln321_1_fu_12360_p1;

assign projout_barrel_ps_3_dataarray_data_V_d0 = p_Val2_6_fu_12201_p7;

assign projout_barrel_ps_4_dataarray_data_V_address0 = sext_ln321_2_fu_12416_p1;

assign projout_barrel_ps_4_dataarray_data_V_d0 = p_Val2_6_fu_12201_p7;

assign projout_barrel_ps_5_dataarray_data_V_address0 = sext_ln321_3_fu_12472_p1;

assign projout_barrel_ps_5_dataarray_data_V_d0 = p_Val2_6_fu_12201_p7;

assign projout_barrel_ps_6_dataarray_data_V_address0 = sext_ln321_4_fu_12528_p1;

assign projout_barrel_ps_6_dataarray_data_V_d0 = p_Val2_6_fu_12201_p7;

assign projout_disk_10_dataarray_data_V_address0 = sext_ln321_18_fu_13858_p1;

assign projout_disk_10_dataarray_data_V_d0 = p_Val2_15_fu_13317_p7;

assign projout_disk_11_dataarray_data_V_address0 = sext_ln321_19_fu_13913_p1;

assign projout_disk_11_dataarray_data_V_d0 = p_Val2_15_fu_13317_p7;

assign projout_disk_13_dataarray_data_V_address0 = sext_ln321_20_fu_13995_p1;

assign projout_disk_13_dataarray_data_V_d0 = p_Val2_16_fu_13332_p7;

assign projout_disk_14_dataarray_data_V_address0 = sext_ln321_21_fu_14050_p1;

assign projout_disk_14_dataarray_data_V_d0 = p_Val2_16_fu_13332_p7;

assign projout_disk_15_dataarray_data_V_address0 = sext_ln321_22_fu_14105_p1;

assign projout_disk_15_dataarray_data_V_d0 = p_Val2_16_fu_13332_p7;

assign projout_disk_1_dataarray_data_V_address0 = sext_ln321_11_fu_13419_p1;

assign projout_disk_1_dataarray_data_V_d0 = p_Val2_13_fu_13287_p7;

assign projout_disk_2_dataarray_data_V_address0 = sext_ln321_12_fu_13474_p1;

assign projout_disk_2_dataarray_data_V_d0 = p_Val2_13_fu_13287_p7;

assign projout_disk_3_dataarray_data_V_address0 = sext_ln321_13_fu_13529_p1;

assign projout_disk_3_dataarray_data_V_d0 = p_Val2_13_fu_13287_p7;

assign projout_disk_5_dataarray_data_V_address0 = sext_ln321_14_fu_13611_p1;

assign projout_disk_5_dataarray_data_V_d0 = p_Val2_14_fu_13302_p7;

assign projout_disk_6_dataarray_data_V_address0 = sext_ln321_15_fu_13666_p1;

assign projout_disk_6_dataarray_data_V_d0 = p_Val2_14_fu_13302_p7;

assign projout_disk_7_dataarray_data_V_address0 = sext_ln321_16_fu_13721_p1;

assign projout_disk_7_dataarray_data_V_d0 = p_Val2_14_fu_13302_p7;

assign projout_disk_9_dataarray_data_V_address0 = sext_ln321_17_fu_13803_p1;

assign projout_disk_9_dataarray_data_V_d0 = p_Val2_15_fu_13317_p7;

assign r1abs_V_fu_9818_p2 = ($signed(11'd1269) + $signed(sext_ln68_fu_9815_p1));

assign r2abs_V_fu_9827_p2 = ($signed(10'd760) + $signed(sext_ln68_1_fu_9824_p1));

assign rD_0_tmp_V_fu_14608_p1 = sext_ln68_45_reg_16651_pp0_iter22_reg;

assign rD_1_tmp_V_fu_14615_p1 = sext_ln68_48_reg_16667_pp0_iter22_reg;

assign rD_2_tmp_V_fu_14622_p1 = sext_ln68_50_reg_16683_pp0_iter22_reg;

assign rD_3_tmp_V_fu_14629_p1 = sext_ln68_52_reg_16699_pp0_iter22_reg;

assign r_V_10_fu_11334_p3 = {{tmp_27_reg_16631}, {1'd0}};

assign r_V_11_fu_11384_p3 = {{tmp_28_reg_16636}, {1'd0}};

assign r_V_12_fu_11443_p3 = {{tmp_29_reg_16641}, {1'd0}};

assign r_V_13_fu_11502_p3 = {{tmp_30_reg_16646}, {1'd0}};

assign r_V_14_fu_10565_p3 = ((icmp_ln895_fu_10560_p2[0:0] === 1'b1) ? 18'd71648 : 18'd190464);

assign r_V_15_fu_10599_p3 = ((icmp_ln895_fu_10560_p2[0:0] === 1'b1) ? 18'd84640 : 18'd177472);

assign r_V_16_fu_10711_p3 = {{v2_V_25_reg_16395_pp0_iter15_reg}, {1'd0}};

assign r_V_17_fu_9730_p3 = {{tmp_14_reg_16149_pp0_iter6_reg}, {1'd0}};

assign r_V_18_fu_10453_p3 = {{tmp_16_reg_16154_pp0_iter15_reg}, {3'd0}};

assign r_V_19_fu_9765_p3 = {{tmp_17_fu_9755_p4}, {1'd0}};

assign r_V_4_fu_10271_p3 = {{trunc_ln1354_1_reg_16164_pp0_iter14_reg}, {5'd0}};

assign r_V_5_fu_10483_p1 = $signed(trunc_ln1503_4_reg_16408);

assign r_V_6_fu_11245_p3 = {{tmp_23_fu_11235_p4}, {1'd0}};

assign r_V_7_fu_11272_p3 = {{tmp_24_fu_11262_p4}, {1'd0}};

assign r_V_8_fu_11299_p3 = {{tmp_25_fu_11289_p4}, {1'd0}};

assign r_V_9_fu_11326_p3 = {{tmp_26_fu_11316_p4}, {1'd0}};

assign r_V_fu_12127_p1 = trunc_ln5_reg_16349_pp0_iter19_reg;

assign readptrnext_V_fu_4766_p2 = (3'd1 + readptr_V_reg_15524);

assign regionlut_V_address0 = zext_ln560_1_fu_4629_p1;

assign ret_V_18_fu_11368_p2 = (17'd1 + zext_ln1353_2_fu_11364_p1);

assign ret_V_20_fu_11421_p2 = (16'd1 + trunc_ln1503_13_fu_11401_p4);

assign ret_V_22_fu_11480_p2 = (16'd1 + trunc_ln1503_14_fu_11460_p4);

assign ret_V_24_fu_11539_p2 = (16'd1 + trunc_ln1503_15_fu_11519_p4);

assign ret_V_32_fu_9794_p2 = ($signed(lhs_V_fu_9786_p1) - $signed(rhs_V_fu_9790_p1));

assign ret_V_33_fu_14139_p0 = sext_ln215_fu_9898_p1;

assign ret_V_33_fu_14139_p1 = ret_V_33_fu_14139_p10;

assign ret_V_33_fu_14139_p10 = r1abs_V_reg_16195_pp0_iter9_reg;

assign ret_V_34_fu_14146_p0 = sext_ln215_fu_9898_p1;

assign ret_V_34_fu_14146_p1 = ret_V_34_fu_14146_p10;

assign ret_V_34_fu_14146_p10 = $unsigned(sext_ln68_10_reg_16218);

assign ret_V_36_fu_14153_p1 = ret_V_36_fu_14153_p10;

assign ret_V_36_fu_14153_p10 = tmp_20_reg_16230;

assign ret_V_37_fu_10467_p2 = ($signed(lhs_V_1_fu_10460_p1) + $signed(rhs_V_1_fu_10464_p1));

assign ret_V_38_fu_14132_p0 = ret_V_38_fu_14132_p00;

assign ret_V_38_fu_14132_p00 = drinv_V_reg_16207;

assign ret_V_39_fu_14195_p0 = 28'd851;

assign ret_V_40_fu_14289_p0 = lhs_V_13_fu_10293_p1;

assign ret_V_40_fu_14289_p1 = lhs_V_13_fu_10293_p1;

assign ret_V_41_fu_14202_p0 = 30'd2347;

assign ret_V_41_fu_14202_p1 = lhs_V_2_fu_10061_p1;

assign ret_V_42_fu_14296_p0 = lhs_V_14_fu_10305_p1;

assign ret_V_42_fu_14296_p1 = lhs_V_14_fu_10305_p1;

assign ret_V_43_fu_14209_p0 = 30'd2936;

assign ret_V_43_fu_14209_p1 = lhs_V_2_fu_10061_p1;

assign ret_V_44_fu_14303_p0 = lhs_V_15_fu_10317_p1;

assign ret_V_44_fu_14303_p1 = lhs_V_15_fu_10317_p1;

assign ret_V_45_fu_14216_p0 = 30'd3697;

assign ret_V_45_fu_14216_p1 = lhs_V_2_fu_10061_p1;

assign ret_V_46_fu_14310_p0 = lhs_V_16_fu_10329_p1;

assign ret_V_46_fu_14310_p1 = lhs_V_16_fu_10329_p1;

assign ret_V_47_fu_14373_p0 = 29'd851;

assign ret_V_48_fu_14380_p0 = 31'd2347;

assign ret_V_48_fu_14380_p1 = rhs_V_6_fu_10876_p1;

assign ret_V_49_fu_14387_p0 = 31'd2936;

assign ret_V_49_fu_14387_p1 = rhs_V_6_fu_10876_p1;

assign ret_V_50_fu_14394_p0 = 31'd3697;

assign ret_V_50_fu_14394_p1 = rhs_V_6_fu_10876_p1;

assign ret_V_51_fu_14282_p0 = ret_V_51_fu_14282_p00;

assign ret_V_51_fu_14282_p00 = tmp_19_reg_16284;

assign ret_V_52_fu_14524_p0 = lhs_V_17_fu_11633_p1;

assign ret_V_52_fu_14524_p1 = lhs_V_17_fu_11633_p1;

assign ret_V_53_fu_14531_p0 = lhs_V_18_fu_11645_p1;

assign ret_V_53_fu_14531_p1 = lhs_V_18_fu_11645_p1;

assign ret_V_54_fu_14538_p0 = lhs_V_19_fu_11657_p1;

assign ret_V_54_fu_14538_p1 = lhs_V_19_fu_11657_p1;

assign ret_V_55_fu_14545_p0 = lhs_V_20_fu_11669_p1;

assign ret_V_55_fu_14545_p1 = lhs_V_20_fu_11669_p1;

assign ret_V_56_fu_10726_p2 = ($signed(lhs_V_11_fu_10718_p1) - $signed(rhs_V_11_fu_10722_p1));

assign ret_V_57_fu_6817_p2 = (stubmask16_V_fu_6781_p10 & mask_V_fu_6809_p3);

assign ret_V_8_fu_10490_p2 = (17'd1 + zext_ln1353_1_fu_10486_p1);

assign ret_V_fu_12134_p2 = (19'd1 + zext_ln1353_fu_12130_p1);

assign rhs_V_11_fu_10722_p1 = $signed(r_V_16_fu_10711_p3);

assign rhs_V_1_fu_10464_p1 = $signed(phi0a_V_reg_16337_pp0_iter15_reg);

assign rhs_V_6_fu_10876_p1 = t_V_reg_16342_pp0_iter16_reg;

assign rhs_V_fu_9790_p1 = r_V_17_fu_9730_p3;

assign select_ln1352_fu_6795_p3 = ((tmpVal2_V_1_fu_6769_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln1503_1_fu_10647_p3 = ((icmp_ln895_fu_10560_p2[0:0] === 1'b1) ? 19'd121024 : 19'd403232);

assign select_ln1503_fu_10623_p3 = ((icmp_ln895_fu_10560_p2[0:0] === 1'b1) ? 19'd101216 : 19'd423040);

assign select_ln17_1_fu_4496_p3 = ((icmp_ln17_1_fu_4490_p2[0:0] === 1'b1) ? ap_sig_allocacmp_tebuffer_buffer_V_1_load : select_ln17_fu_4482_p3);

assign select_ln17_2_fu_4510_p3 = ((icmp_ln17_2_fu_4504_p2[0:0] === 1'b1) ? ap_sig_allocacmp_tebuffer_buffer_V_2_load : select_ln17_1_fu_4496_p3);

assign select_ln17_3_fu_4524_p3 = ((icmp_ln17_3_fu_4518_p2[0:0] === 1'b1) ? ap_sig_allocacmp_tebuffer_buffer_V_3_load : select_ln17_2_fu_4510_p3);

assign select_ln17_4_fu_4538_p3 = ((icmp_ln17_4_fu_4532_p2[0:0] === 1'b1) ? ap_sig_allocacmp_tebuffer_buffer_V_4_load : select_ln17_3_fu_4524_p3);

assign select_ln17_5_fu_4552_p3 = ((icmp_ln17_5_fu_4546_p2[0:0] === 1'b1) ? ap_sig_allocacmp_tebuffer_buffer_V_5_load : select_ln17_4_fu_4538_p3);

assign select_ln17_6_fu_4566_p3 = ((icmp_ln17_6_fu_4560_p2[0:0] === 1'b1) ? ap_sig_allocacmp_tebuffer_buffer_V_6_load : select_ln17_5_fu_4552_p3);

assign select_ln17_fu_4482_p3 = ((icmp_ln17_fu_4476_p2[0:0] === 1'b1) ? ap_sig_allocacmp_tebuffer_buffer_V_0_load : ap_sig_allocacmp_tebuffer_buffer_V_7_load);

assign select_ln321_fu_4727_p3 = ((or_ln921_fu_4721_p2[0:0] === 1'b1) ? imem_V_reg_15506 : imemnext_V_fu_4651_p2);

assign select_ln544_fu_4912_p3 = ((trunc_ln769_fu_4871_p1[0:0] === 1'b1) ? teureadindex_0_V_reg_2139 : teureadindex_1_V_reg_2128);

assign select_ln56_1_fu_3946_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_nentries8_V_1_0 : outerVMStubs_nentries8_V_0_0);

assign select_ln56_2_fu_3980_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_nentries8_V_1_2 : outerVMStubs_nentries8_V_0_2);

assign select_ln56_3_fu_4008_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_nentries8_V_1_3 : outerVMStubs_nentries8_V_0_3);

assign select_ln56_4_fu_4036_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_nentries8_V_1_4 : outerVMStubs_nentries8_V_0_4);

assign select_ln56_5_fu_4064_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_nentries8_V_1_5 : outerVMStubs_nentries8_V_0_5);

assign select_ln56_6_fu_4092_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_nentries8_V_1_6 : outerVMStubs_nentries8_V_0_6);

assign select_ln56_fu_3940_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_nentries8_V_1_1 : outerVMStubs_nentries8_V_0_1);

assign select_ln61_1_fu_3966_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_binmask8_V_1_0 : outerVMStubs_binmask8_V_0_0);

assign select_ln61_2_fu_3994_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_binmask8_V_1_2 : outerVMStubs_binmask8_V_0_2);

assign select_ln61_3_fu_4022_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_binmask8_V_1_3 : outerVMStubs_binmask8_V_0_3);

assign select_ln61_4_fu_4050_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_binmask8_V_1_4 : outerVMStubs_binmask8_V_0_4);

assign select_ln61_5_fu_4078_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_binmask8_V_1_5 : outerVMStubs_binmask8_V_0_5);

assign select_ln61_6_fu_4106_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_binmask8_V_1_6 : outerVMStubs_binmask8_V_0_6);

assign select_ln61_fu_3960_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_binmask8_V_1_1 : outerVMStubs_binmask8_V_0_1);

assign select_ln668_fu_4899_p3 = ((or_ln668_fu_4893_p2[0:0] === 1'b1) ? readptr_V_reg_15524 : readptrnext_V_fu_4766_p2);

assign select_ln738_1_fu_9534_p3 = ((and_ln738_3_fu_9528_p2[0:0] === 1'b1) ? add_ln214_2_fu_8315_p2 : teunits_1_writeindex_V_load_reg_15626);

assign select_ln738_fu_8251_p3 = ((and_ln738_1_fu_8245_p2[0:0] === 1'b1) ? add_ln214_fu_7032_p2 : teunits_0_writeindex_V_load_reg_15619);

assign select_ln799_1_fu_6406_p3 = ((icmp_ln883_5_fu_6400_p2[0:0] === 1'b1) ? add_ln214_3_fu_6358_p2 : 4'd0);

assign select_ln799_fu_5630_p3 = ((icmp_ln883_3_fu_5624_p2[0:0] === 1'b1) ? add_ln214_1_fu_5578_p2 : 4'd0);

assign select_ln806_1_fu_5687_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? add_ln209_fu_5338_p2 : add_ln209_1_fu_5600_p2);

assign select_ln806_3_fu_6463_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? 4'd0 : teunits_istub_V_1_2_reg_2083);

assign select_ln806_4_fu_6471_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? add_ln209_fu_5338_p2 : add_ln209_2_fu_6380_p2);

assign select_ln806_fu_5679_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? 4'd0 : teunits_istub_V_0_2_reg_2094);

assign select_ln813_1_fu_5745_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? trunc_ln647_2_fu_4964_p1 : teunits_memmask_V_0_0_reg_2469);

assign select_ln813_2_fu_5753_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? trunc_ln301_fu_4982_p1 : trunc_ln301_2_fu_5408_p1);

assign select_ln813_3_fu_6517_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? or_ln779_1_fu_6142_p2 : or_ln800_1_fu_6427_p2);

assign select_ln813_4_fu_6529_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? trunc_ln647_2_fu_4964_p1 : teunits_memmask_V_1_0_reg_2458);

assign select_ln813_5_fu_6537_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? trunc_ln301_fu_4982_p1 : trunc_ln301_3_fu_6188_p1);

assign select_ln813_fu_5733_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? or_ln779_fu_5356_p2 : or_ln800_fu_5639_p2);

assign select_ln815_1_fu_6567_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? tmp_5_fu_5013_p10 : p_Result_714_1_fu_6192_p17);

assign select_ln815_fu_5783_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? tmp_5_fu_5013_p10 : p_Result_34_fu_5412_p17);

assign select_ln838_fu_6841_p3 = ((valid_fu_6753_p2[0:0] === 1'b1) ? tebuffer_writeptr_V_load_reg_15531 : select_ln860_fu_6835_p3);

assign select_ln84_1_fu_5566_p3 = ((tmp_99_fu_5558_p3[0:0] === 1'b1) ? teunits_0_ns_14_V_1_fu_1076 : teunits_0_ns_15_V_1_fu_1080);

assign select_ln84_2_fu_6115_p3 = ((tmp_115_fu_6108_p3[0:0] === 1'b1) ? p_Result_18_fu_5037_p4 : p_Result_17_fu_5027_p4);

assign select_ln84_3_fu_6346_p3 = ((tmp_129_fu_6338_p3[0:0] === 1'b1) ? teunits_1_ns_14_V_1_fu_1084 : teunits_1_ns_15_V_1_fu_1088);

assign select_ln84_fu_5307_p3 = ((tmp_84_fu_5300_p3[0:0] === 1'b1) ? p_Result_18_fu_5037_p4 : p_Result_17_fu_5027_p4);

assign select_ln860_fu_6835_p3 = ((and_ln860_fu_6829_p2[0:0] === 1'b1) ? writeptrnext_V_reg_15538 : tebuffer_writeptr_V_load_reg_15531);

assign select_ln887_1_fu_4638_p3 = ((tebuffer_imemend_V[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln887_fu_4702_p3 = ((goodstub_s_452_fu_4688_p2[0:0] === 1'b1) ? istubnext_V_1_fu_4694_p3 : istub_V_reg_15499);

assign sext_ln1354_1_fu_13103_p1 = $signed(x9_1_V_reg_17043);

assign sext_ln1354_2_fu_13122_p1 = $signed(x9_2_V_reg_17048);

assign sext_ln1354_3_fu_13141_p1 = $signed(x9_3_V_reg_17053);

assign sext_ln1354_fu_13084_p1 = $signed(x9_0_V_reg_17038);

assign sext_ln1503_1_fu_11253_p1 = $signed(x22_1_V_reg_16616);

assign sext_ln1503_2_fu_11280_p1 = $signed(x22_2_V_reg_16621);

assign sext_ln1503_3_fu_11307_p1 = $signed(x22_3_V_reg_16626);

assign sext_ln1503_6_fu_11341_p1 = $signed(r_V_10_fu_11334_p3);

assign sext_ln1503_7_fu_11391_p1 = $signed(r_V_11_fu_11384_p3);

assign sext_ln1503_8_fu_11450_p1 = $signed(r_V_12_fu_11443_p3);

assign sext_ln1503_9_fu_11509_p1 = $signed(r_V_13_fu_11502_p3);

assign sext_ln1503_fu_11226_p1 = $signed(x22_0_V_reg_16611);

assign sext_ln215_fu_9898_p1 = delta0_V_reg_16223;

assign sext_ln321_10_fu_12931_p1 = $signed(add_ln321_10_fu_12926_p2);

assign sext_ln321_11_fu_13419_p1 = $signed(add_ln321_11_fu_13414_p2);

assign sext_ln321_12_fu_13474_p1 = $signed(add_ln321_12_fu_13469_p2);

assign sext_ln321_13_fu_13529_p1 = $signed(add_ln321_13_fu_13524_p2);

assign sext_ln321_14_fu_13611_p1 = $signed(add_ln321_14_fu_13606_p2);

assign sext_ln321_15_fu_13666_p1 = $signed(add_ln321_15_fu_13661_p2);

assign sext_ln321_16_fu_13721_p1 = $signed(add_ln321_16_fu_13716_p2);

assign sext_ln321_17_fu_13803_p1 = $signed(add_ln321_17_fu_13798_p2);

assign sext_ln321_18_fu_13858_p1 = $signed(add_ln321_18_fu_13853_p2);

assign sext_ln321_19_fu_13913_p1 = $signed(add_ln321_19_fu_13908_p2);

assign sext_ln321_1_fu_12360_p1 = $signed(add_ln321_1_fu_12355_p2);

assign sext_ln321_20_fu_13995_p1 = $signed(add_ln321_20_fu_13990_p2);

assign sext_ln321_21_fu_14050_p1 = $signed(add_ln321_21_fu_14045_p2);

assign sext_ln321_22_fu_14105_p1 = $signed(add_ln321_22_fu_14100_p2);

assign sext_ln321_2_fu_12416_p1 = $signed(add_ln321_2_fu_12411_p2);

assign sext_ln321_3_fu_12472_p1 = $signed(add_ln321_3_fu_12467_p2);

assign sext_ln321_4_fu_12528_p1 = $signed(add_ln321_4_fu_12523_p2);

assign sext_ln321_5_fu_12610_p1 = $signed(add_ln321_5_fu_12605_p2);

assign sext_ln321_6_fu_12665_p1 = $signed(add_ln321_6_fu_12660_p2);

assign sext_ln321_7_fu_12720_p1 = $signed(add_ln321_7_fu_12715_p2);

assign sext_ln321_8_fu_12821_p1 = $signed(add_ln321_8_fu_12816_p2);

assign sext_ln321_9_fu_12876_p1 = $signed(add_ln321_9_fu_12871_p2);

assign sext_ln321_fu_10818_p1 = $signed(add_ln321_fu_10813_p2);

assign sext_ln326_fu_10397_p1 = $signed(tmp_42_fu_10387_p4);

assign sext_ln338_cast_fu_10425_p1 = rinv_final_V_reg_16331;

assign sext_ln339_cast_fu_10681_p1 = z0_final_V_fu_10496_p4;

assign sext_ln68_10_fu_9837_p1 = $signed(r2abs_V_reg_16202);

assign sext_ln68_15_fu_9988_p1 = $signed(a2b_V_reg_16274);

assign sext_ln68_16_fu_10017_p1 = $signed(x6b_V_reg_16279);

assign sext_ln68_18_fu_10175_p1 = a2n_V_reg_16289;

assign sext_ln68_1_fu_9824_p1 = r_V_19_reg_16175;

assign sext_ln68_37_fu_11345_p1 = z0_V_reg_16401_pp0_iter18_reg;

assign sext_ln68_38_fu_10554_p1 = z0_V_reg_16401;

assign sext_ln68_39_fu_10557_p1 = z0_V_reg_16401;

assign sext_ln68_44_fu_10921_p1 = invt_V_reg_16497;

assign sext_ln68_45_fu_11132_p1 = x13_0_V_reg_16583;

assign sext_ln68_46_fu_11135_p1 = tmp_31_reg_16389_pp0_iter17_reg;

assign sext_ln68_48_fu_11156_p1 = x13_1_V_reg_16588;

assign sext_ln68_4_fu_9940_p1 = $signed(trunc_ln1503_3_reg_16254);

assign sext_ln68_50_fu_11177_p1 = x13_2_V_reg_16593;

assign sext_ln68_52_fu_11198_p1 = x13_3_V_reg_16598;

assign sext_ln68_fu_9815_p1 = r_V_17_reg_16170;

assign shl_ln1503_4_fu_11219_p3 = {{phi0_V_reg_16463_pp0_iter18_reg}, {1'd0}};

assign shl_ln_fu_9747_p3 = {{tmp_15_fu_9737_p4}, {3'd0}};

assign stubmask16_V_fu_6781_p9 = {{ap_sig_allocacmp_p_Val2_1_load[6:4]}};

assign sub_ln1503_1_fu_11256_p2 = ($signed(shl_ln1503_4_fu_11219_p3) - $signed(sext_ln1503_1_fu_11253_p1));

assign sub_ln1503_2_fu_11283_p2 = ($signed(shl_ln1503_4_fu_11219_p3) - $signed(sext_ln1503_2_fu_11280_p1));

assign sub_ln1503_3_fu_11310_p2 = ($signed(shl_ln1503_4_fu_11219_p3) - $signed(sext_ln1503_3_fu_11307_p1));

assign sub_ln1503_fu_11229_p2 = ($signed(shl_ln1503_4_fu_11219_p3) - $signed(sext_ln1503_fu_11226_p1));

assign sub_ln215_1_fu_8356_p2 = (p_Result_664_1_fu_8342_p4 - trunc_ln647_4_fu_8352_p1);

assign sub_ln215_fu_7073_p2 = (p_Result_5_fu_7059_p4 - trunc_ln647_1_fu_7069_p1);

assign success_fu_10755_p2 = (and_ln338_fu_10744_p2 & and_ln338_1_fu_10750_p2);

assign t_V_3_fu_10371_p1 = t_final_V_fu_10261_p4;

assign t_final_V_fu_10261_p4 = {{add_ln1353_5_fu_10256_p2[13:1]}};

assign t_tmp_V_fu_14239_p1 = t_tmp_V_fu_14239_p10;

assign t_tmp_V_fu_14239_p10 = tmp_22_reg_16301;

assign teunits_0_good_V_443_fu_5725_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? xor_ln777_fu_5344_p2 : xor_ln796_fu_5618_p2);

assign teunits_0_idle_s_fu_5961_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? and_ln781_1_fu_5390_p2 : ap_phi_mux_val_assign_39_0_phi_fu_2613_p4);

assign teunits_0_ireg_V_440_fu_5695_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? trunc_ln96_2_fu_5330_p1 : trunc_ln96_3_fu_5592_p1);

assign teunits_0_istub_V_fu_5945_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? zext_ln295_fu_5368_p1 : ap_phi_mux_istub_reg_V_1_0_phi_fu_2603_p4);

assign teunits_0_lastmemindex_V_fu_5775_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? xor_ln769_fu_4998_p2 : teunits_0_lastmemindex_V_1_fu_1036);

always @ (*) begin
    teunits_0_memmask_V_fu_5765_p4 = select_ln813_1_fu_5745_p3;
    teunits_0_memmask_V_fu_5765_p4[zext_ln813_2_fu_5761_p1] = |(zext_ln813_fu_5741_p1);
end

assign teunits_0_next_V_442_fu_5717_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? tmp_85_fu_5322_p3 : tmp_100_fu_5584_p3);

assign teunits_0_ns_0_V_fu_5941_p1 = select_ln815_fu_5783_p3[3:0];

assign teunits_0_readindex_V_fu_4924_p2 = (select_ln544_fu_4912_p3 + zext_ln209_fu_4920_p1);

assign teunits_0_rzbin_V_fu_5953_p3 = ((and_ln704_1_fu_4958_p2[0:0] === 1'b1) ? p_Result_16_fu_5004_p4 : teunits_0_rzbin_V_1_fu_1012);

assign teunits_0_stubids_V_address0 = zext_ln544_fu_9608_p1;

assign teunits_0_stubids_V_address1 = zext_ln544_3_fu_9613_p1;

assign teunits_0_stubids_V_d1 = {{p_Result_13_fu_9617_p4}, {tmp_4_reg_16101}};

assign teunits_1_good_V_449_fu_6509_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? xor_ln777_1_fu_6130_p2 : xor_ln796_1_fu_6394_p2);

assign teunits_1_idle_s_fu_6745_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? and_ln781_3_fu_6170_p2 : or_ln791_fu_6457_p2);

assign teunits_1_ireg_V_446_fu_6479_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? trunc_ln96_2_fu_5330_p1 : trunc_ln96_6_fu_6372_p1);

assign teunits_1_istub_V_fu_6729_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? zext_ln295_1_fu_6154_p1 : ap_phi_mux_istub_reg_V_1_1_phi_fu_2707_p4);

assign teunits_1_lastmemindex_V_fu_6559_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? xor_ln769_fu_4998_p2 : teunits_1_lastmemindex_V_1_fu_1040);

always @ (*) begin
    teunits_1_memmask_V_fu_6549_p4 = select_ln813_4_fu_6529_p3;
    teunits_1_memmask_V_fu_6549_p4[zext_ln813_3_fu_6545_p1] = |(zext_ln813_1_fu_6525_p1);
end

assign teunits_1_next_V_448_fu_6501_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? tmp_85_fu_5322_p3 : tmp_130_fu_6364_p3);

assign teunits_1_ns_0_V_fu_6725_p1 = select_ln815_1_fu_6567_p3[3:0];

assign teunits_1_readindex_V_1_fu_4938_p3 = ((trunc_ln769_fu_4871_p1[0:0] === 1'b1) ? teunits_0_readindex_V_fu_4924_p2 : teureadindex_0_V_reg_2139);

assign teunits_1_rzbin_V_fu_6737_p3 = ((and_ln704_3_fu_5981_p2[0:0] === 1'b1) ? p_Result_16_fu_5004_p4 : teunits_1_rzbin_V_1_fu_1016);

assign teunits_1_stubids_V_address0 = zext_ln544_fu_9608_p1;

assign teunits_1_stubids_V_address1 = zext_ln544_4_fu_9635_p1;

assign teunits_1_stubids_V_d1 = {{p_Result_672_1_fu_9639_p4}, {tmp_9_reg_16109}};

assign teureadindex_1_V_1_fu_4930_p3 = ((trunc_ln769_fu_4871_p1[0:0] === 1'b1) ? teureadindex_1_V_reg_2128 : teunits_0_readindex_V_fu_4924_p2);

assign tmpVal1_V_fu_9664_p4 = {{vval_V_fu_9657_p3[49:43]}};

assign tmpVal2_V_1_fu_6769_p3 = ap_sig_allocacmp_p_Val2_1_load[32'd3];

assign tmp_100_fu_5584_p3 = val_assign_2_fu_5400_p3[32'd3];

assign tmp_102_fu_6017_p3 = select_ln17_6_reg_15543[32'd1];

assign tmp_103_fu_6024_p3 = select_ln17_6_reg_15543[32'd2];

assign tmp_104_fu_6031_p3 = select_ln17_6_reg_15543[32'd3];

assign tmp_105_fu_6038_p3 = select_ln17_6_reg_15543[32'd4];

assign tmp_106_fu_6045_p3 = select_ln17_6_reg_15543[32'd5];

assign tmp_107_fu_6052_p3 = select_ln17_6_reg_15543[32'd6];

assign tmp_108_fu_6059_p3 = select_ln17_6_reg_15543[32'd7];

assign tmp_109_fu_6066_p3 = select_ln17_6_reg_15543[32'd8];

assign tmp_10_fu_4332_p25 = {{ap_sig_allocacmp_imem_V}, {bx_V}};

assign tmp_110_fu_6073_p3 = select_ln17_6_reg_15543[32'd9];

assign tmp_111_fu_6080_p3 = select_ln17_6_reg_15543[32'd10];

assign tmp_112_fu_6087_p3 = select_ln17_6_reg_15543[32'd11];

assign tmp_113_fu_6094_p3 = select_ln17_6_reg_15543[32'd12];

assign tmp_114_fu_6101_p3 = select_ln17_6_reg_15543[32'd13];

assign tmp_115_fu_6108_p3 = select_ln17_6_reg_15543[32'd14];

assign tmp_116_fu_6228_p3 = teunits_memmask_V_1_0_reg_2458[32'd1];

assign tmp_117_fu_6236_p3 = teunits_memmask_V_1_0_reg_2458[32'd2];

assign tmp_118_fu_6244_p3 = teunits_memmask_V_1_0_reg_2458[32'd3];

assign tmp_119_fu_6252_p3 = teunits_memmask_V_1_0_reg_2458[32'd4];

assign tmp_11_fu_3928_p3 = {{trunc_ln209_fu_3925_p1}, {7'd0}};

assign tmp_120_fu_6260_p3 = teunits_memmask_V_1_0_reg_2458[32'd5];

assign tmp_121_fu_6268_p3 = teunits_memmask_V_1_0_reg_2458[32'd6];

assign tmp_122_fu_6276_p3 = teunits_memmask_V_1_0_reg_2458[32'd7];

assign tmp_123_fu_6284_p3 = teunits_memmask_V_1_0_reg_2458[32'd8];

assign tmp_124_fu_6292_p3 = teunits_memmask_V_1_0_reg_2458[32'd9];

assign tmp_125_fu_6300_p3 = teunits_memmask_V_1_0_reg_2458[32'd10];

assign tmp_126_fu_6308_p3 = teunits_memmask_V_1_0_reg_2458[32'd11];

assign tmp_127_fu_6316_p3 = teunits_memmask_V_1_0_reg_2458[32'd12];

assign tmp_128_fu_6324_p3 = teunits_memmask_V_1_0_reg_2458[32'd13];

assign tmp_129_fu_6338_p3 = teunits_memmask_V_1_0_reg_2458[32'd14];

assign tmp_12_fu_4164_p3 = {{bx_V}, {7'd0}};

assign tmp_130_fu_6364_p3 = val_assign_21_1_fu_6180_p3[32'd3];

assign tmp_131_fu_6386_p3 = or_ln796_fu_5606_p2[32'd1];

assign tmp_13_fu_9678_p3 = {{bx_V}, {tmpVal1_V_fu_9664_p4}};

assign tmp_15_fu_9737_p4 = {{outerStubs_dataarray_data_V_q0[15:3]}};

assign tmp_17_fu_9755_p4 = {{outerStubs_dataarray_data_V_q0[35:29]}};

assign tmp_19_fu_9997_p4 = {{a2_tmp_V_fu_9991_p2[20:4]}};

assign tmp_23_fu_11235_p4 = {{sub_ln1503_fu_11229_p2[18:1]}};

assign tmp_24_fu_11262_p4 = {{sub_ln1503_1_fu_11256_p2[18:1]}};

assign tmp_25_fu_11289_p4 = {{sub_ln1503_2_fu_11283_p2[18:1]}};

assign tmp_26_fu_11316_p4 = {{sub_ln1503_3_fu_11310_p2[18:1]}};

assign tmp_2_fu_7159_p257 = {{trunc_ln96_fu_7089_p1}, {p_Result_10_fu_7141_p4}};

assign tmp_32_fu_11699_p4 = {{ret_V_18_fu_11368_p2[15:12]}};

assign tmp_33_fu_11749_p4 = {{ret_V_20_fu_11421_p2[15:12]}};

assign tmp_37_fu_5703_p6 = {{{{{{{{53'd0}, {trunc_ln209_reg_15373}}}, {teunits_0_ireg_V_440_fu_5695_p3}}}, {select_ln806_1_fu_5687_p3}}}, {select_ln806_fu_5679_p3}};

assign tmp_38_fu_6487_p6 = {{{{{{{{53'd0}, {trunc_ln209_reg_15373}}}, {teunits_1_ireg_V_446_fu_6479_p3}}}, {select_ln806_4_fu_6471_p3}}}, {select_ln806_3_fu_6463_p3}};

assign tmp_39_fu_4386_p4 = {{{ap_sig_allocacmp_imem_V}, {bx_V}}, {ap_sig_allocacmp_istub_V}};

assign tmp_3_fu_7685_p257 = {{trunc_ln96_fu_7089_p1}, {p_Result_9_fu_7131_p4}};

assign tmp_40_fu_11811_p4 = {{ret_V_22_fu_11480_p2[15:12]}};

assign tmp_41_fu_11855_p4 = {{ret_V_24_fu_11539_p2[15:12]}};

assign tmp_42_fu_10387_p4 = {{add_ln1353_5_fu_10256_p2[13:10]}};

assign tmp_43_fu_10401_p4 = {{neg_i_0_fu_10375_p2[13:9]}};

assign tmp_44_fu_10793_p4 = {{addr_index_assign_fu_1120[31:7]}};

assign tmp_45_fu_12269_p4 = {{add_ln362_fu_12264_p2[11:1]}};

assign tmp_46_fu_12335_p4 = {{addr_index_assign_1_fu_1092[31:7]}};

assign tmp_47_fu_12391_p4 = {{addr_index_assign_2_fu_1096[31:7]}};

assign tmp_48_fu_12447_p4 = {{addr_index_assign_3_fu_1100[31:7]}};

assign tmp_49_fu_12503_p4 = {{addr_index_assign_4_fu_1104[31:7]}};

assign tmp_50_fu_12543_p4 = {{add_ln362_1_fu_12538_p2[7:1]}};

assign tmp_51_fu_12585_p4 = {{addr_index_assign_5_fu_1128[31:7]}};

assign tmp_52_fu_12640_p4 = {{addr_index_assign_6_fu_1132[31:7]}};

assign tmp_53_fu_12695_p4 = {{addr_index_assign_7_fu_1136[31:7]}};

assign tmp_54_fu_12735_p4 = {{add_ln362_2_fu_12730_p2[7:1]}};

assign tmp_55_fu_12796_p4 = {{addr_index_assign_8_fu_1140[31:7]}};

assign tmp_56_fu_12851_p4 = {{addr_index_assign_9_fu_1144[31:7]}};

assign tmp_57_fu_12906_p4 = {{addr_index_assign_10_fu_1148[31:7]}};

assign tmp_59_fu_13394_p4 = {{addr_index_assign_11_fu_1152[31:7]}};

assign tmp_5_fu_5013_p9 = {{select_ln17_6_reg_15543[21:19]}};

assign tmp_60_fu_13449_p4 = {{addr_index_assign_12_fu_1156[31:7]}};

assign tmp_61_fu_13504_p4 = {{addr_index_assign_13_fu_1160[31:7]}};

assign tmp_62_fu_13586_p4 = {{addr_index_assign_14_fu_1164[31:7]}};

assign tmp_63_fu_13641_p4 = {{addr_index_assign_15_fu_1168[31:7]}};

assign tmp_64_fu_13696_p4 = {{addr_index_assign_16_fu_1172[31:7]}};

assign tmp_65_fu_13778_p4 = {{addr_index_assign_17_fu_1176[31:7]}};

assign tmp_66_fu_13833_p4 = {{addr_index_assign_18_fu_1180[31:7]}};

assign tmp_67_fu_13888_p4 = {{addr_index_assign_19_fu_1184[31:7]}};

assign tmp_68_fu_13970_p4 = {{addr_index_assign_20_fu_1108[31:7]}};

assign tmp_69_fu_14025_p4 = {{addr_index_assign_21_fu_1112[31:7]}};

assign tmp_6_fu_8442_p257 = {{trunc_ln96_5_fu_8372_p1}, {p_Result_667_1_fu_8424_p4}};

assign tmp_70_fu_14080_p4 = {{addr_index_assign_22_fu_1116[31:7]}};

assign tmp_71_fu_5209_p3 = select_ln17_6_reg_15543[32'd1];

assign tmp_72_fu_5216_p3 = select_ln17_6_reg_15543[32'd2];

assign tmp_73_fu_5223_p3 = select_ln17_6_reg_15543[32'd3];

assign tmp_74_fu_5230_p3 = select_ln17_6_reg_15543[32'd4];

assign tmp_75_fu_5237_p3 = select_ln17_6_reg_15543[32'd5];

assign tmp_76_fu_5244_p3 = select_ln17_6_reg_15543[32'd6];

assign tmp_77_fu_5251_p3 = select_ln17_6_reg_15543[32'd7];

assign tmp_78_fu_5258_p3 = select_ln17_6_reg_15543[32'd8];

assign tmp_79_fu_5265_p3 = select_ln17_6_reg_15543[32'd9];

assign tmp_7_fu_8968_p257 = {{trunc_ln96_5_fu_8372_p1}, {p_Result_666_1_fu_8414_p4}};

assign tmp_80_fu_5272_p3 = select_ln17_6_reg_15543[32'd10];

assign tmp_81_fu_5279_p3 = select_ln17_6_reg_15543[32'd11];

assign tmp_82_fu_5286_p3 = select_ln17_6_reg_15543[32'd12];

assign tmp_83_fu_5293_p3 = select_ln17_6_reg_15543[32'd13];

assign tmp_84_fu_5300_p3 = select_ln17_6_reg_15543[32'd14];

assign tmp_85_fu_5322_p3 = val_assign_s_fu_4974_p3[32'd3];

assign tmp_86_fu_5448_p3 = teunits_memmask_V_0_0_reg_2469[32'd1];

assign tmp_87_fu_5456_p3 = teunits_memmask_V_0_0_reg_2469[32'd2];

assign tmp_88_fu_5464_p3 = teunits_memmask_V_0_0_reg_2469[32'd3];

assign tmp_89_fu_5472_p3 = teunits_memmask_V_0_0_reg_2469[32'd4];

assign tmp_8_fu_4608_p3 = {{p_Result_20_fu_4598_p4}, {p_Result_19_fu_4588_p4}};

assign tmp_90_fu_5480_p3 = teunits_memmask_V_0_0_reg_2469[32'd5];

assign tmp_91_fu_5488_p3 = teunits_memmask_V_0_0_reg_2469[32'd6];

assign tmp_92_fu_5496_p3 = teunits_memmask_V_0_0_reg_2469[32'd7];

assign tmp_93_fu_5504_p3 = teunits_memmask_V_0_0_reg_2469[32'd8];

assign tmp_94_fu_5512_p3 = teunits_memmask_V_0_0_reg_2469[32'd9];

assign tmp_95_fu_5520_p3 = teunits_memmask_V_0_0_reg_2469[32'd10];

assign tmp_96_fu_5528_p3 = teunits_memmask_V_0_0_reg_2469[32'd11];

assign tmp_97_fu_5536_p3 = teunits_memmask_V_0_0_reg_2469[32'd12];

assign tmp_98_fu_5544_p3 = teunits_memmask_V_0_0_reg_2469[32'd13];

assign tmp_99_fu_5558_p3 = teunits_memmask_V_0_0_reg_2469[32'd14];

always @ (zext_ln664_fu_4859_p1) begin
    if (zext_ln664_fu_4859_p1[31] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd0;
    end else if (zext_ln664_fu_4859_p1[30] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd1;
    end else if (zext_ln664_fu_4859_p1[29] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd2;
    end else if (zext_ln664_fu_4859_p1[28] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd3;
    end else if (zext_ln664_fu_4859_p1[27] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd4;
    end else if (zext_ln664_fu_4859_p1[26] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd5;
    end else if (zext_ln664_fu_4859_p1[25] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd6;
    end else if (zext_ln664_fu_4859_p1[24] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd7;
    end else if (zext_ln664_fu_4859_p1[23] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd8;
    end else if (zext_ln664_fu_4859_p1[22] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd9;
    end else if (zext_ln664_fu_4859_p1[21] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd10;
    end else if (zext_ln664_fu_4859_p1[20] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd11;
    end else if (zext_ln664_fu_4859_p1[19] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd12;
    end else if (zext_ln664_fu_4859_p1[18] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd13;
    end else if (zext_ln664_fu_4859_p1[17] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd14;
    end else if (zext_ln664_fu_4859_p1[16] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd15;
    end else if (zext_ln664_fu_4859_p1[15] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd16;
    end else if (zext_ln664_fu_4859_p1[14] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd17;
    end else if (zext_ln664_fu_4859_p1[13] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd18;
    end else if (zext_ln664_fu_4859_p1[12] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd19;
    end else if (zext_ln664_fu_4859_p1[11] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd20;
    end else if (zext_ln664_fu_4859_p1[10] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd21;
    end else if (zext_ln664_fu_4859_p1[9] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd22;
    end else if (zext_ln664_fu_4859_p1[8] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd23;
    end else if (zext_ln664_fu_4859_p1[7] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd24;
    end else if (zext_ln664_fu_4859_p1[6] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd25;
    end else if (zext_ln664_fu_4859_p1[5] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd26;
    end else if (zext_ln664_fu_4859_p1[4] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd27;
    end else if (zext_ln664_fu_4859_p1[3] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd28;
    end else if (zext_ln664_fu_4859_p1[2] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd29;
    end else if (zext_ln664_fu_4859_p1[1] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd30;
    end else if (zext_ln664_fu_4859_p1[0] == 1'b1) begin
        tmp_fu_4863_p3 = 32'd31;
    end else begin
        tmp_fu_4863_p3 = 32'd32;
    end
end

assign tmp_s_fu_6848_p4 = {{ap_sig_allocacmp_p_Val2_1_load[9:4]}};

assign trackletIndex_V_fu_13073_p2 = (t_V_1_fu_1124 + 7'd1);

assign trackletParameters_dataarray_data_V_address0 = sext_ln321_fu_10818_p1;

assign trackletParameters_dataarray_data_V_d0 = {{{{{{Part2_V_reg_16139_pp0_iter15_reg}, {tmpVal1_V_reg_16134_pp0_iter15_reg}}, {v2_V_25_reg_16395_pp0_iter15_reg}}, {phi0_V_fu_10473_p4}}, {v2_V_24_fu_10761_p4}}, {t_V_3_reg_16445}};

assign trunc_ln1353_1_fu_11470_p4 = {{zL_2_tmp_V_fu_11454_p2[16:4]}};

assign trunc_ln1353_2_fu_11529_p4 = {{zL_3_tmp_V_fu_11513_p2[16:4]}};

assign trunc_ln1503_12_fu_11354_p4 = {{zL_0_tmp_V_fu_11348_p2[19:4]}};

assign trunc_ln1503_13_fu_11401_p4 = {{zL_1_tmp_V_fu_11395_p2[19:4]}};

assign trunc_ln1503_14_fu_11460_p4 = {{zL_2_tmp_V_fu_11454_p2[19:4]}};

assign trunc_ln1503_15_fu_11519_p4 = {{zL_3_tmp_V_fu_11513_p2[19:4]}};

assign trunc_ln209_fu_3925_p1 = bx_V[0:0];

assign trunc_ln301_1_fu_4994_p1 = val_assign_1_fu_4986_p3[3:0];

assign trunc_ln301_2_fu_5408_p1 = val_assign_2_fu_5400_p3[3:0];

assign trunc_ln301_3_fu_6188_p1 = val_assign_21_1_fu_6180_p3[3:0];

assign trunc_ln301_fu_4982_p1 = val_assign_s_fu_4974_p3[3:0];

assign trunc_ln321_10_fu_12812_p1 = addr_index_assign_8_fu_1140[9:0];

assign trunc_ln321_11_fu_12867_p1 = addr_index_assign_9_fu_1144[9:0];

assign trunc_ln321_12_fu_12922_p1 = addr_index_assign_10_fu_1148[9:0];

assign trunc_ln321_13_fu_13410_p1 = addr_index_assign_11_fu_1152[9:0];

assign trunc_ln321_14_fu_13465_p1 = addr_index_assign_12_fu_1156[9:0];

assign trunc_ln321_15_fu_13520_p1 = addr_index_assign_13_fu_1160[9:0];

assign trunc_ln321_16_fu_13602_p1 = addr_index_assign_14_fu_1164[9:0];

assign trunc_ln321_17_fu_13657_p1 = addr_index_assign_15_fu_1168[9:0];

assign trunc_ln321_18_fu_13712_p1 = addr_index_assign_16_fu_1172[9:0];

assign trunc_ln321_19_fu_13794_p1 = addr_index_assign_17_fu_1176[9:0];

assign trunc_ln321_1_fu_4762_p1 = teunits_memmask_V_0_0_reg_2469[0:0];

assign trunc_ln321_20_fu_13849_p1 = addr_index_assign_18_fu_1180[9:0];

assign trunc_ln321_21_fu_13904_p1 = addr_index_assign_19_fu_1184[9:0];

assign trunc_ln321_22_fu_13986_p1 = addr_index_assign_20_fu_1108[9:0];

assign trunc_ln321_23_fu_14041_p1 = addr_index_assign_21_fu_1112[9:0];

assign trunc_ln321_24_fu_14096_p1 = addr_index_assign_22_fu_1116[9:0];

assign trunc_ln321_2_fu_10809_p1 = addr_index_assign_fu_1120[11:0];

assign trunc_ln321_3_fu_12351_p1 = addr_index_assign_1_fu_1092[9:0];

assign trunc_ln321_4_fu_12407_p1 = addr_index_assign_2_fu_1096[9:0];

assign trunc_ln321_5_fu_12463_p1 = addr_index_assign_3_fu_1100[9:0];

assign trunc_ln321_6_fu_12519_p1 = addr_index_assign_4_fu_1104[9:0];

assign trunc_ln321_7_fu_12601_p1 = addr_index_assign_5_fu_1128[9:0];

assign trunc_ln321_8_fu_12656_p1 = addr_index_assign_6_fu_1132[9:0];

assign trunc_ln321_9_fu_12711_p1 = addr_index_assign_7_fu_1136[9:0];

assign trunc_ln321_fu_4758_p1 = teunits_memmask_V_1_0_reg_2458[0:0];

assign trunc_ln4_fu_9773_p3 = {{tmp_18_reg_16159_pp0_iter6_reg}, {3'd0}};

assign trunc_ln647_1_fu_7069_p1 = teunits_innerstub_data_V_0_2_reg_2823[7:0];

assign trunc_ln647_2_fu_4964_p1 = select_ln17_6_reg_15543[15:0];

assign trunc_ln647_3_fu_8330_p1 = ap_phi_mux_teunits_outervmstub_data_V_1_2_phi_fu_2718_p4[2:0];

assign trunc_ln647_4_fu_8352_p1 = teunits_innerstub_data_V_1_2_reg_2812[7:0];

assign trunc_ln647_fu_7047_p1 = ap_phi_mux_teunits_outervmstub_data_V_0_2_phi_fu_2730_p4[2:0];

assign trunc_ln6_fu_11411_p4 = {{zL_1_tmp_V_fu_11395_p2[16:4]}};

assign trunc_ln765_fu_4967_p1 = select_ln17_6_reg_15543[0:0];

assign trunc_ln769_fu_4871_p1 = tmp_fu_4863_p3[0:0];

assign trunc_ln7_fu_12285_p4 = {{v2_V_28_reg_16853[13:11]}};

assign trunc_ln96_1_fu_5203_p1 = tmp_5_fu_5013_p10[3:0];

assign trunc_ln96_2_fu_5330_p1 = val_assign_s_fu_4974_p3[2:0];

assign trunc_ln96_3_fu_5592_p1 = val_assign_2_fu_5400_p3[2:0];

assign trunc_ln96_5_fu_8372_p1 = sub_ln215_1_fu_8356_p2[4:0];

assign trunc_ln96_6_fu_6372_p1 = val_assign_21_1_fu_6180_p3[2:0];

assign trunc_ln96_fu_7089_p1 = sub_ln215_fu_7073_p2[4:0];

assign v1_V_2_fu_4584_p1 = ap_phi_mux_p_Val2_s_phi_fu_2075_p4[7:0];

assign v2_V_23_fu_4134_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_binmask8_V_1_7 : outerVMStubs_binmask8_V_0_7);

assign v2_V_24_fu_10761_p4 = {{ret_V_8_fu_10490_p2[10:1]}};

assign v2_V_28_fu_11973_p3 = ((icmp_ln891_fu_11725_p2[0:0] === 1'b1) ? 14'd16382 : lshr_ln_fu_11715_p4);

assign v2_V_29_fu_12218_p4 = {{ret_V_fu_12134_p2[12:4]}};

assign v2_V_32_fu_11871_p4 = {{add_ln1353_13_fu_11545_p2[12:5]}};

assign v2_V_33_fu_13284_p1 = $signed(der_rD_final_V_reg_16526_pp0_iter23_reg);

assign v2_V_42_fu_4574_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_2075_p4[17:15]}};

assign v2_V_fu_4120_p3 = ((trunc_ln209_fu_3925_p1[0:0] === 1'b1) ? outerVMStubs_nentries8_V_1_7 : outerVMStubs_nentries8_V_0_7);

always @ (zext_ln765_fu_4970_p1) begin
    if (zext_ln765_fu_4970_p1[31] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd0;
    end else if (zext_ln765_fu_4970_p1[30] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd1;
    end else if (zext_ln765_fu_4970_p1[29] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd2;
    end else if (zext_ln765_fu_4970_p1[28] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd3;
    end else if (zext_ln765_fu_4970_p1[27] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd4;
    end else if (zext_ln765_fu_4970_p1[26] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd5;
    end else if (zext_ln765_fu_4970_p1[25] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd6;
    end else if (zext_ln765_fu_4970_p1[24] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd7;
    end else if (zext_ln765_fu_4970_p1[23] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd8;
    end else if (zext_ln765_fu_4970_p1[22] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd9;
    end else if (zext_ln765_fu_4970_p1[21] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd10;
    end else if (zext_ln765_fu_4970_p1[20] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd11;
    end else if (zext_ln765_fu_4970_p1[19] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd12;
    end else if (zext_ln765_fu_4970_p1[18] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd13;
    end else if (zext_ln765_fu_4970_p1[17] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd14;
    end else if (zext_ln765_fu_4970_p1[16] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd15;
    end else if (zext_ln765_fu_4970_p1[15] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd16;
    end else if (zext_ln765_fu_4970_p1[14] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd17;
    end else if (zext_ln765_fu_4970_p1[13] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd18;
    end else if (zext_ln765_fu_4970_p1[12] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd19;
    end else if (zext_ln765_fu_4970_p1[11] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd20;
    end else if (zext_ln765_fu_4970_p1[10] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd21;
    end else if (zext_ln765_fu_4970_p1[9] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd22;
    end else if (zext_ln765_fu_4970_p1[8] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd23;
    end else if (zext_ln765_fu_4970_p1[7] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd24;
    end else if (zext_ln765_fu_4970_p1[6] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd25;
    end else if (zext_ln765_fu_4970_p1[5] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd26;
    end else if (zext_ln765_fu_4970_p1[4] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd27;
    end else if (zext_ln765_fu_4970_p1[3] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd28;
    end else if (zext_ln765_fu_4970_p1[2] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd29;
    end else if (zext_ln765_fu_4970_p1[1] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd30;
    end else if (zext_ln765_fu_4970_p1[0] == 1'b1) begin
        val_assign_1_fu_4986_p3 = 32'd31;
    end else begin
        val_assign_1_fu_4986_p3 = 32'd32;
    end
end


always @ (zext_ln785_1_fu_6176_p1) begin
    if (zext_ln785_1_fu_6176_p1[0] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd0;
    end else if (zext_ln785_1_fu_6176_p1[1] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd1;
    end else if (zext_ln785_1_fu_6176_p1[2] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd2;
    end else if (zext_ln785_1_fu_6176_p1[3] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd3;
    end else if (zext_ln785_1_fu_6176_p1[4] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd4;
    end else if (zext_ln785_1_fu_6176_p1[5] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd5;
    end else if (zext_ln785_1_fu_6176_p1[6] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd6;
    end else if (zext_ln785_1_fu_6176_p1[7] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd7;
    end else if (zext_ln785_1_fu_6176_p1[8] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd8;
    end else if (zext_ln785_1_fu_6176_p1[9] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd9;
    end else if (zext_ln785_1_fu_6176_p1[10] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd10;
    end else if (zext_ln785_1_fu_6176_p1[11] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd11;
    end else if (zext_ln785_1_fu_6176_p1[12] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd12;
    end else if (zext_ln785_1_fu_6176_p1[13] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd13;
    end else if (zext_ln785_1_fu_6176_p1[14] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd14;
    end else if (zext_ln785_1_fu_6176_p1[15] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd15;
    end else if (zext_ln785_1_fu_6176_p1[16] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd16;
    end else if (zext_ln785_1_fu_6176_p1[17] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd17;
    end else if (zext_ln785_1_fu_6176_p1[18] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd18;
    end else if (zext_ln785_1_fu_6176_p1[19] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd19;
    end else if (zext_ln785_1_fu_6176_p1[20] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd20;
    end else if (zext_ln785_1_fu_6176_p1[21] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd21;
    end else if (zext_ln785_1_fu_6176_p1[22] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd22;
    end else if (zext_ln785_1_fu_6176_p1[23] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd23;
    end else if (zext_ln785_1_fu_6176_p1[24] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd24;
    end else if (zext_ln785_1_fu_6176_p1[25] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd25;
    end else if (zext_ln785_1_fu_6176_p1[26] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd26;
    end else if (zext_ln785_1_fu_6176_p1[27] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd27;
    end else if (zext_ln785_1_fu_6176_p1[28] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd28;
    end else if (zext_ln785_1_fu_6176_p1[29] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd29;
    end else if (zext_ln785_1_fu_6176_p1[30] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd30;
    end else if (zext_ln785_1_fu_6176_p1[31] == 1'b1) begin
        val_assign_21_1_fu_6180_p3 = 32'd31;
    end else begin
        val_assign_21_1_fu_6180_p3 = 32'd32;
    end
end


always @ (zext_ln785_fu_5396_p1) begin
    if (zext_ln785_fu_5396_p1[0] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd0;
    end else if (zext_ln785_fu_5396_p1[1] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd1;
    end else if (zext_ln785_fu_5396_p1[2] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd2;
    end else if (zext_ln785_fu_5396_p1[3] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd3;
    end else if (zext_ln785_fu_5396_p1[4] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd4;
    end else if (zext_ln785_fu_5396_p1[5] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd5;
    end else if (zext_ln785_fu_5396_p1[6] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd6;
    end else if (zext_ln785_fu_5396_p1[7] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd7;
    end else if (zext_ln785_fu_5396_p1[8] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd8;
    end else if (zext_ln785_fu_5396_p1[9] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd9;
    end else if (zext_ln785_fu_5396_p1[10] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd10;
    end else if (zext_ln785_fu_5396_p1[11] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd11;
    end else if (zext_ln785_fu_5396_p1[12] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd12;
    end else if (zext_ln785_fu_5396_p1[13] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd13;
    end else if (zext_ln785_fu_5396_p1[14] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd14;
    end else if (zext_ln785_fu_5396_p1[15] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd15;
    end else if (zext_ln785_fu_5396_p1[16] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd16;
    end else if (zext_ln785_fu_5396_p1[17] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd17;
    end else if (zext_ln785_fu_5396_p1[18] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd18;
    end else if (zext_ln785_fu_5396_p1[19] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd19;
    end else if (zext_ln785_fu_5396_p1[20] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd20;
    end else if (zext_ln785_fu_5396_p1[21] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd21;
    end else if (zext_ln785_fu_5396_p1[22] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd22;
    end else if (zext_ln785_fu_5396_p1[23] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd23;
    end else if (zext_ln785_fu_5396_p1[24] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd24;
    end else if (zext_ln785_fu_5396_p1[25] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd25;
    end else if (zext_ln785_fu_5396_p1[26] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd26;
    end else if (zext_ln785_fu_5396_p1[27] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd27;
    end else if (zext_ln785_fu_5396_p1[28] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd28;
    end else if (zext_ln785_fu_5396_p1[29] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd29;
    end else if (zext_ln785_fu_5396_p1[30] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd30;
    end else if (zext_ln785_fu_5396_p1[31] == 1'b1) begin
        val_assign_2_fu_5400_p3 = 32'd31;
    end else begin
        val_assign_2_fu_5400_p3 = 32'd32;
    end
end


always @ (zext_ln663_fu_4843_p1) begin
    if (zext_ln663_fu_4843_p1[0] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd0;
    end else if (zext_ln663_fu_4843_p1[1] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd1;
    end else if (zext_ln663_fu_4843_p1[2] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd2;
    end else if (zext_ln663_fu_4843_p1[3] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd3;
    end else if (zext_ln663_fu_4843_p1[4] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd4;
    end else if (zext_ln663_fu_4843_p1[5] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd5;
    end else if (zext_ln663_fu_4843_p1[6] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd6;
    end else if (zext_ln663_fu_4843_p1[7] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd7;
    end else if (zext_ln663_fu_4843_p1[8] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd8;
    end else if (zext_ln663_fu_4843_p1[9] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd9;
    end else if (zext_ln663_fu_4843_p1[10] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd10;
    end else if (zext_ln663_fu_4843_p1[11] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd11;
    end else if (zext_ln663_fu_4843_p1[12] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd12;
    end else if (zext_ln663_fu_4843_p1[13] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd13;
    end else if (zext_ln663_fu_4843_p1[14] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd14;
    end else if (zext_ln663_fu_4843_p1[15] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd15;
    end else if (zext_ln663_fu_4843_p1[16] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd16;
    end else if (zext_ln663_fu_4843_p1[17] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd17;
    end else if (zext_ln663_fu_4843_p1[18] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd18;
    end else if (zext_ln663_fu_4843_p1[19] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd19;
    end else if (zext_ln663_fu_4843_p1[20] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd20;
    end else if (zext_ln663_fu_4843_p1[21] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd21;
    end else if (zext_ln663_fu_4843_p1[22] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd22;
    end else if (zext_ln663_fu_4843_p1[23] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd23;
    end else if (zext_ln663_fu_4843_p1[24] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd24;
    end else if (zext_ln663_fu_4843_p1[25] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd25;
    end else if (zext_ln663_fu_4843_p1[26] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd26;
    end else if (zext_ln663_fu_4843_p1[27] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd27;
    end else if (zext_ln663_fu_4843_p1[28] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd28;
    end else if (zext_ln663_fu_4843_p1[29] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd29;
    end else if (zext_ln663_fu_4843_p1[30] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd30;
    end else if (zext_ln663_fu_4843_p1[31] == 1'b1) begin
        val_assign_fu_4847_p3 = 32'd31;
    end else begin
        val_assign_fu_4847_p3 = 32'd32;
    end
end


always @ (zext_ln765_fu_4970_p1) begin
    if (zext_ln765_fu_4970_p1[0] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd0;
    end else if (zext_ln765_fu_4970_p1[1] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd1;
    end else if (zext_ln765_fu_4970_p1[2] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd2;
    end else if (zext_ln765_fu_4970_p1[3] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd3;
    end else if (zext_ln765_fu_4970_p1[4] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd4;
    end else if (zext_ln765_fu_4970_p1[5] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd5;
    end else if (zext_ln765_fu_4970_p1[6] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd6;
    end else if (zext_ln765_fu_4970_p1[7] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd7;
    end else if (zext_ln765_fu_4970_p1[8] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd8;
    end else if (zext_ln765_fu_4970_p1[9] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd9;
    end else if (zext_ln765_fu_4970_p1[10] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd10;
    end else if (zext_ln765_fu_4970_p1[11] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd11;
    end else if (zext_ln765_fu_4970_p1[12] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd12;
    end else if (zext_ln765_fu_4970_p1[13] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd13;
    end else if (zext_ln765_fu_4970_p1[14] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd14;
    end else if (zext_ln765_fu_4970_p1[15] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd15;
    end else if (zext_ln765_fu_4970_p1[16] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd16;
    end else if (zext_ln765_fu_4970_p1[17] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd17;
    end else if (zext_ln765_fu_4970_p1[18] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd18;
    end else if (zext_ln765_fu_4970_p1[19] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd19;
    end else if (zext_ln765_fu_4970_p1[20] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd20;
    end else if (zext_ln765_fu_4970_p1[21] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd21;
    end else if (zext_ln765_fu_4970_p1[22] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd22;
    end else if (zext_ln765_fu_4970_p1[23] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd23;
    end else if (zext_ln765_fu_4970_p1[24] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd24;
    end else if (zext_ln765_fu_4970_p1[25] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd25;
    end else if (zext_ln765_fu_4970_p1[26] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd26;
    end else if (zext_ln765_fu_4970_p1[27] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd27;
    end else if (zext_ln765_fu_4970_p1[28] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd28;
    end else if (zext_ln765_fu_4970_p1[29] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd29;
    end else if (zext_ln765_fu_4970_p1[30] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd30;
    end else if (zext_ln765_fu_4970_p1[31] == 1'b1) begin
        val_assign_s_fu_4974_p3 = 32'd31;
    end else begin
        val_assign_s_fu_4974_p3 = 32'd32;
    end
end

assign valid_fu_6753_p2 = ((ap_sig_allocacmp_p_Val2_1_load == 10'd1023) ? 1'b1 : 1'b0);

assign valid_rinv_fu_10447_p2 = (($signed(abs573_i_fu_10439_p3) < $signed(16'd5721)) ? 1'b1 : 1'b0);

assign valid_z0_fu_10705_p2 = (($signed(abs576_i_fu_10697_p3) < $signed(12'd384)) ? 1'b1 : 1'b0);

assign validmem_fu_4646_p2 = ((imem_V_reg_15506 < select_ln887_1_fu_4638_p3) ? 1'b1 : 1'b0);

assign validstub_fu_4656_p2 = ((istub_V_reg_15499 < tmp_10_reg_15513) ? 1'b1 : 1'b0);

assign validstubnext_fu_4665_p2 = ((istubnext_V_fu_4660_p2 < tmp_10_reg_15513) ? 1'b1 : 1'b0);

assign vmstubsentries_0_V_fu_3952_p3 = {{select_ln56_fu_3940_p3}, {select_ln56_1_fu_3946_p3}};

assign vmstubsentries_1_V_fu_3986_p3 = {{select_ln56_2_fu_3980_p3}, {select_ln56_fu_3940_p3}};

assign vmstubsentries_2_V_fu_4014_p3 = {{select_ln56_3_fu_4008_p3}, {select_ln56_2_fu_3980_p3}};

assign vmstubsentries_3_V_fu_4042_p3 = {{select_ln56_4_fu_4036_p3}, {select_ln56_3_fu_4008_p3}};

assign vmstubsentries_4_V_fu_4070_p3 = {{select_ln56_5_fu_4064_p3}, {select_ln56_4_fu_4036_p3}};

assign vmstubsentries_5_V_fu_4098_p3 = {{select_ln56_6_fu_4092_p3}, {select_ln56_5_fu_4064_p3}};

assign vmstubsentries_6_V_fu_4126_p3 = {{v2_V_fu_4120_p3}, {select_ln56_6_fu_4092_p3}};

assign vmstubsmask_0_V_fu_3972_p3 = {{select_ln61_fu_3960_p3}, {select_ln61_1_fu_3966_p3}};

assign vmstubsmask_1_V_fu_4000_p3 = {{select_ln61_2_fu_3994_p3}, {select_ln61_fu_3960_p3}};

assign vmstubsmask_2_V_fu_4028_p3 = {{select_ln61_3_fu_4022_p3}, {select_ln61_2_fu_3994_p3}};

assign vmstubsmask_3_V_fu_4056_p3 = {{select_ln61_4_fu_4050_p3}, {select_ln61_3_fu_4022_p3}};

assign vmstubsmask_4_V_fu_4084_p3 = {{select_ln61_5_fu_4078_p3}, {select_ln61_4_fu_4050_p3}};

assign vmstubsmask_5_V_fu_4112_p3 = {{select_ln61_6_fu_4106_p3}, {select_ln61_5_fu_4078_p3}};

assign vmstubsmask_6_V_fu_4140_p3 = {{v2_V_23_fu_4134_p3}, {select_ln61_6_fu_4106_p3}};

assign vval_V_fu_9657_p3 = ((trunc_ln769_reg_15641_pp0_iter4_reg[0:0] === 1'b1) ? teunits_0_stubids_V_q0 : teunits_1_stubids_V_q0);

assign writeptr2_V_fu_4414_p2 = (3'd2 + ap_sig_allocacmp_tebuffer_writeptr_V_load);

assign writeptr3_V_fu_4420_p2 = (3'd3 + ap_sig_allocacmp_tebuffer_writeptr_V_load);

assign writeptrnext_V_fu_4408_p2 = (3'd1 + ap_sig_allocacmp_tebuffer_writeptr_V_load);

assign x10_0_V_fu_10984_p2 = (trunc_ln1503_6_reg_16543 ^ 16'd32768);

assign x10_1_V_fu_11005_p2 = (trunc_ln1503_8_reg_16548 ^ 16'd32768);

assign x10_2_V_fu_11026_p2 = (trunc_ln1503_9_reg_16553 ^ 16'd32768);

assign x10_3_V_fu_11047_p2 = (trunc_ln1503_10_reg_16558 ^ 16'd32768);

assign x12A_0_tmp_V_fu_14317_p0 = 35'd69225;

assign x12A_1_tmp_V_fu_14324_p0 = 35'd69225;

assign x12A_2_tmp_V_fu_14331_p0 = 35'd69225;

assign x12A_3_tmp_V_fu_14338_p0 = 35'd69225;

assign x13_0_tmp_V_fu_14401_p0 = sext_ln68_44_fu_10921_p1;

assign x13_1_tmp_V_fu_14408_p1 = sext_ln68_44_fu_10921_p1;

assign x13_2_tmp_V_fu_14415_p1 = sext_ln68_44_fu_10921_p1;

assign x13_3_tmp_V_fu_14422_p1 = sext_ln68_44_fu_10921_p1;

assign x20_0_tmp_V_fu_14345_p0 = 35'd87381;

assign x20_1_tmp_V_fu_14352_p0 = 35'd87381;

assign x20_2_tmp_V_fu_14359_p0 = 35'd87381;

assign x20_3_tmp_V_fu_14366_p0 = 35'd87381;

assign x22_0_tmp_V_fu_14436_p1 = x22_0_tmp_V_fu_14436_p10;

assign x22_0_tmp_V_fu_14436_p10 = x10_0_V_fu_10984_p2;

assign x22_1_tmp_V_fu_14443_p1 = x22_1_tmp_V_fu_14443_p10;

assign x22_1_tmp_V_fu_14443_p10 = x10_1_V_fu_11005_p2;

assign x22_2_tmp_V_fu_14450_p1 = x22_2_tmp_V_fu_14450_p10;

assign x22_2_tmp_V_fu_14450_p10 = x10_2_V_fu_11026_p2;

assign x22_3_tmp_V_fu_14457_p1 = x22_3_tmp_V_fu_14457_p10;

assign x22_3_tmp_V_fu_14457_p10 = x10_3_V_fu_11047_p2;

assign x23_0_tmp_V_fu_14464_p1 = x23_0_tmp_V_fu_14464_p10;

assign x23_0_tmp_V_fu_14464_p10 = x10_0_V_fu_10984_p2;

assign x23_1_tmp_V_fu_14471_p1 = x23_1_tmp_V_fu_14471_p10;

assign x23_1_tmp_V_fu_14471_p10 = x10_1_V_fu_11005_p2;

assign x23_2_tmp_V_fu_14478_p1 = x23_2_tmp_V_fu_14478_p10;

assign x23_2_tmp_V_fu_14478_p10 = x10_2_V_fu_11026_p2;

assign x23_3_tmp_V_fu_14485_p1 = x23_3_tmp_V_fu_14485_p10;

assign x23_3_tmp_V_fu_14485_p10 = x10_3_V_fu_11047_p2;

assign x25_0_tmp_V_fu_14492_p0 = sext_ln68_46_fu_11135_p1;

assign x25_1_tmp_V_fu_14500_p1 = sext_ln68_46_fu_11135_p1;

assign x25_2_tmp_V_fu_14508_p1 = sext_ln68_46_fu_11135_p1;

assign x25_3_tmp_V_fu_14516_p1 = sext_ln68_46_fu_11135_p1;

assign x26A_0_tmp_V_fu_14552_p0 = 35'd69225;

assign x26A_1_tmp_V_fu_14559_p0 = 35'd69225;

assign x26A_2_tmp_V_fu_14566_p0 = 35'd69225;

assign x26A_3_tmp_V_fu_14573_p0 = 35'd69225;

assign x27_0_tmp_V_fu_13087_p2 = ($signed(19'd32768) - $signed(sext_ln1354_fu_13084_p1));

assign x27_1_tmp_V_fu_13106_p2 = ($signed(19'd32768) - $signed(sext_ln1354_1_fu_13103_p1));

assign x27_2_tmp_V_fu_13125_p2 = ($signed(19'd32768) - $signed(sext_ln1354_2_fu_13122_p1));

assign x27_3_tmp_V_fu_13144_p2 = ($signed(19'd32768) - $signed(sext_ln1354_3_fu_13141_p1));

assign x5_0_tmp_V_fu_10573_p2 = ($signed(r_V_14_fu_10565_p3) - $signed(sext_ln68_39_fu_10557_p1));

assign x5_1_tmp_V_fu_10607_p2 = ($signed(r_V_15_fu_10599_p3) - $signed(sext_ln68_39_fu_10557_p1));

assign x5_2_tmp_V_fu_10631_p2 = ($signed(select_ln1503_fu_10623_p3) - $signed(sext_ln68_38_fu_10554_p1));

assign x5_3_tmp_V_fu_10655_p2 = ($signed(select_ln1503_1_fu_10647_p3) - $signed(sext_ln68_38_fu_10554_p1));

assign x6a_tmp_V_fu_14167_p1 = sext_ln68_4_fu_9940_p1;

assign x6b_tmp_V_fu_14181_p0 = 35'd69225;

assign x6m_tmp_V_fu_10020_p2 = ($signed(22'd3145728) + $signed(sext_ln68_16_fu_10017_p1));

assign x8_0_tmp_V_fu_14254_p1 = sext_ln68_18_fu_10175_p1;

assign x8_1_tmp_V_fu_14261_p1 = sext_ln68_18_fu_10175_p1;

assign x8_2_tmp_V_fu_14268_p1 = sext_ln68_18_fu_10175_p1;

assign x8_3_tmp_V_fu_14275_p1 = sext_ln68_18_fu_10175_p1;

assign x9_0_tmp_V_fu_14580_p0 = 35'd87381;

assign x9_1_tmp_V_fu_14587_p0 = 35'd87381;

assign x9_2_tmp_V_fu_14594_p0 = 35'd87381;

assign x9_3_tmp_V_fu_14601_p0 = 35'd87381;

assign xor_ln331_1_fu_11921_p2 = (or_ln331_1_fu_11916_p2 ^ 1'd1);

assign xor_ln331_2_fu_11944_p2 = (or_ln331_2_fu_11939_p2 ^ 1'd1);

assign xor_ln331_3_fu_11967_p2 = (or_ln331_3_fu_11962_p2 ^ 1'd1);

assign xor_ln331_fu_11898_p2 = (or_ln331_fu_11893_p2 ^ 1'd1);

assign xor_ln519_fu_12971_p2 = (1'd1 ^ addL6_fu_12965_p2);

assign xor_ln520_fu_12987_p2 = (1'd1 ^ addL5_fu_12770_p2);

assign xor_ln521_fu_13003_p2 = (1'd1 ^ addL4_fu_12559_p2);

assign xor_ln668_fu_4887_p2 = (1'd1 ^ TEBufferData_V_fu_4771_p2);

assign xor_ln727_1_fu_8408_p2 = (icmp_ln727_1_fu_8402_p2 ^ 1'd1);

assign xor_ln727_fu_7125_p2 = (icmp_ln727_fu_7119_p2 ^ 1'd1);

assign xor_ln738_1_fu_9510_p2 = (1'd1 ^ and_ln738_6_fu_9504_p2);

assign xor_ln738_fu_8227_p2 = (1'd1 ^ and_ln738_4_fu_8221_p2);

assign xor_ln769_fu_4998_p2 = (trunc_ln301_1_fu_4994_p1 ^ 4'd15);

assign xor_ln777_1_fu_6130_p2 = (p_Result_540_1_fu_4805_p3 ^ 1'd1);

assign xor_ln777_fu_5344_p2 = (p_Result_s_438_fu_4783_p3 ^ 1'd1);

assign xor_ln781_1_fu_6158_p2 = (icmp_ln883_4_fu_6136_p2 ^ 1'd1);

assign xor_ln781_fu_5378_p2 = (icmp_ln883_2_fu_5350_p2 ^ 1'd1);

assign xor_ln796_1_fu_6394_p2 = (tmp_131_fu_6386_p3 ^ 1'd1);

assign xor_ln796_fu_5618_p2 = (or_ln796_1_fu_5612_p2 ^ 1'd1);

assign xor_ln801_1_fu_6439_p2 = (icmp_ln883_5_fu_6400_p2 ^ 1'd1);

assign xor_ln801_fu_5654_p2 = (icmp_ln883_3_fu_5624_p2 ^ 1'd1);

assign xor_ln899_1_fu_8396_p2 = (icmp_ln899_5_fu_8390_p2 ^ 1'd1);

assign xor_ln899_fu_7113_p2 = (icmp_ln899_4_fu_7107_p2 ^ 1'd1);

assign xor_ln921_fu_4715_p2 = (goodstub_s_452_fu_4688_p2 ^ 1'd1);

assign z0_V_fu_10278_p2 = (r_V_4_fu_10271_p3 + trunc_ln1503_7_reg_16355);

assign z0_final_V_fu_10496_p4 = {{ret_V_8_fu_10490_p2[11:1]}};

assign z0a_tmp_V_fu_14188_p1 = z0a_tmp_V_fu_14188_p10;

assign z0a_tmp_V_fu_14188_p10 = r1abs_V_reg_16195_pp0_iter12_reg;

assign zL_0_final_V_fu_11374_p4 = {{ret_V_18_fu_11368_p2[15:1]}};

assign zL_0_tmp_V_fu_11348_p2 = ($signed(sext_ln1503_6_fu_11341_p1) + $signed(sext_ln68_37_fu_11345_p1));

assign zL_1_final_V_fu_11433_p4 = {{ret_V_20_fu_11421_p2[15:1]}};

assign zL_1_tmp_V_fu_11395_p2 = ($signed(sext_ln1503_7_fu_11391_p1) + $signed(sext_ln68_37_fu_11345_p1));

assign zL_2_final_V_fu_11492_p4 = {{ret_V_22_fu_11480_p2[15:1]}};

assign zL_2_tmp_V_fu_11454_p2 = ($signed(sext_ln1503_8_fu_11450_p1) + $signed(sext_ln68_37_fu_11345_p1));

assign zL_3_final_V_fu_11551_p4 = {{ret_V_24_fu_11539_p2[15:1]}};

assign zL_3_tmp_V_fu_11513_p2 = ($signed(sext_ln1503_9_fu_11509_p1) + $signed(sext_ln68_37_fu_11345_p1));

assign zext_ln1353_1_fu_10486_p1 = $unsigned(r_V_5_fu_10483_p1);

assign zext_ln1353_2_fu_11364_p1 = trunc_ln1503_12_fu_11354_p4;

assign zext_ln1353_fu_12130_p1 = $unsigned(r_V_fu_12127_p1);

assign zext_ln209_1_fu_5334_p1 = tmp_85_fu_5322_p3;

assign zext_ln209_2_fu_5596_p1 = tmp_100_fu_5584_p3;

assign zext_ln209_3_fu_6376_p1 = tmp_130_fu_6364_p3;

assign zext_ln209_fu_4920_p1 = HaveTEData_V_fu_4875_p2;

assign zext_ln215_10_fu_7097_p1 = teunits_0_rzbindiffmax_V_1_fu_1028;

assign zext_ln215_11_fu_8376_p1 = teunits_1_rzbinfirst_V_fu_1024;

assign zext_ln215_12_fu_8380_p1 = teunits_1_rzbindiffmax_V_1_fu_1032;

assign zext_ln215_9_fu_7093_p1 = teunits_0_rzbinfirst_V_fu_1020;

assign zext_ln295_1_fu_6154_p1 = and_ln780_1_fu_6148_p2;

assign zext_ln295_fu_5368_p1 = and_ln780_fu_5362_p2;

assign zext_ln42_1_fu_4395_p1 = tmp_39_fu_4386_p4;

assign zext_ln42_fu_9685_p1 = tmp_13_fu_9678_p3;

assign zext_ln544_1_fu_9800_p1 = ret_V_32_fu_9794_p2;

assign zext_ln544_2_fu_10366_p1 = addr_invt_V_fu_10356_p4;

assign zext_ln544_3_fu_9613_p1 = teunits_0_writeindex_V_load_reg_15619_pp0_iter3_reg;

assign zext_ln544_4_fu_9635_p1 = teunits_1_writeindex_V_load_reg_15626_pp0_iter3_reg;

assign zext_ln544_fu_9608_p1 = select_ln544_reg_15650_pp0_iter3_reg;

assign zext_ln560_1_fu_4629_p1 = p_Result_37_fu_4621_p3;

assign zext_ln560_fu_4616_p1 = tmp_8_fu_4608_p3;

assign zext_ln56_fu_3936_p1 = tmp_11_fu_3928_p3;

assign zext_ln619_fu_4171_p1 = tmp_12_fu_4164_p3;

assign zext_ln663_fu_4843_p1 = p_Result_543_1_fu_4835_p3;

assign zext_ln664_fu_4859_p1 = p_Result_542_1_fu_4827_p3;

assign zext_ln765_fu_4970_p1 = trunc_ln647_2_fu_4964_p1;

assign zext_ln785_1_fu_6176_p1 = teunits_memmask_V_1_0_reg_2458;

assign zext_ln785_fu_5396_p1 = teunits_memmask_V_0_0_reg_2469;

assign zext_ln813_1_fu_6525_p1 = select_ln813_3_fu_6517_p3;

assign zext_ln813_2_fu_5761_p1 = select_ln813_2_fu_5753_p3;

assign zext_ln813_3_fu_6545_p1 = select_ln813_5_fu_6537_p3;

assign zext_ln813_fu_5741_p1 = select_ln813_fu_5733_p3;

always @ (posedge ap_clk) begin
    zext_ln56_reg_15379[6:0] <= 7'b0000000;
    zext_ln56_reg_15379[9:8] <= 2'b00;
    p_Result_s_reg_15475[63:32] <= 32'b00000000000000000000000000000000;
    p_Result_3_reg_15480[15:8] <= 8'b00000000;
    zext_ln619_reg_15485[6:0] <= 7'b0000000;
    zext_ln619_reg_15485[11:10] <= 2'b00;
    r_V_17_reg_16170[0] <= 1'b0;
    r_V_19_reg_16175[0] <= 1'b0;
    dphi_V_reg_16180[2:0] <= 3'b000;
    dphi_V_reg_16180_pp0_iter8_reg[2:0] <= 3'b000;
    r1abs_V_reg_16195[0] <= 1'b1;
    r1abs_V_reg_16195_pp0_iter9_reg[0] <= 1'b1;
    r1abs_V_reg_16195_pp0_iter10_reg[0] <= 1'b1;
    r1abs_V_reg_16195_pp0_iter11_reg[0] <= 1'b1;
    r1abs_V_reg_16195_pp0_iter12_reg[0] <= 1'b1;
    r2abs_V_reg_16202[0] <= 1'b0;
    sext_ln68_10_reg_16218[0] <= 1'b0;
end

endmodule //TrackletProcessor_L2L3C
