// Seed: 3951944495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output tri0 id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_13 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout reg id_14;
  inout wire id_13;
  output wand id_12;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_5,
      id_16,
      id_5,
      id_1,
      id_13,
      id_3,
      id_16,
      id_9,
      id_9,
      id_11,
      id_1,
      id_1,
      id_13,
      id_3,
      id_9,
      id_5,
      id_4,
      id_13,
      id_7,
      id_16,
      id_6,
      id_1
  );
  output wire id_11;
  output reg id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output reg id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_10 <= id_14;
    if (1) id_14 <= {id_14{id_14 - -1}};
    else id_2 <= 1'b0;
  end
  assign id_12 = id_4 - 1;
  logic id_18;
  ;
endmodule
