{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637913847528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637913847529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 16:04:07 2021 " "Processing started: Fri Nov 26 16:04:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637913847529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637913847529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk_with_number -c clk_with_number " "Command: quartus_map --read_settings_files=on --write_settings_files=off clk_with_number -c clk_with_number" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637913847529 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1637913847860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_with_number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_with_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_with_number-oneSecClk " "Found design unit 1: clk_with_number-oneSecClk" {  } { { "clk_with_number.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/clk_with_number/clk_with_number.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637913848238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_with_number " "Found entity 1: clk_with_number" {  } { { "clk_with_number.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/clk_with_number/clk_with_number.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637913848238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637913848238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk_with_number " "Elaborating entity \"clk_with_number\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637913848271 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_with_number.vhd(41) " "VHDL Process Statement warning at clk_with_number.vhd(41): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_with_number.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/clk_with_number/clk_with_number.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637913848273 "|clk_with_number"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_with_number.vhd(56) " "VHDL Process Statement warning at clk_with_number.vhd(56): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_with_number.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/clk_with_number/clk_with_number.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637913848274 "|clk_with_number"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_with_number.vhd(70) " "VHDL Process Statement warning at clk_with_number.vhd(70): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_with_number.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/clk_with_number/clk_with_number.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637913848274 "|clk_with_number"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_with_number.vhd(84) " "VHDL Process Statement warning at clk_with_number.vhd(84): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_with_number.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/clk_with_number/clk_with_number.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1637913848274 "|clk_with_number"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1637913848828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1637913849056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637913849056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1637913849105 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1637913849105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1637913849105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1637913849105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637913849124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 16:04:09 2021 " "Processing ended: Fri Nov 26 16:04:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637913849124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637913849124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637913849124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637913849124 ""}
