{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686660802882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686660802882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 14:53:22 2023 " "Processing started: Tue Jun 13 14:53:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686660802882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660802882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lecture7 -c lecture7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lecture7 -c lecture7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660802882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686660803077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686660803077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex3-rtl " "Found design unit 1: ex3-rtl" {  } { { "ex3.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686660809123 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex3 " "Found entity 1: ex3" {  } { { "ex3.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686660809123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex4-arch " "Found design unit 1: ex4-arch" {  } { { "ex4.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686660809124 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex4 " "Found entity 1: ex4" {  } { { "ex4.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686660809124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex43.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex43.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex43-arch " "Found design unit 1: ex43-arch" {  } { { "ex43.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex43.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686660809124 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex43 " "Found entity 1: ex43" {  } { { "ex43.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex43.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686660809124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex44.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex44.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex44-arch " "Found design unit 1: ex44-arch" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686660809125 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex44 " "Found entity 1: ex44" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686660809125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex44 " "Elaborating entity \"ex44\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686660809161 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "light\[2\] ex44.vhd(16) " "Using initial value X (don't care) for net \"light\[2\]\" at ex44.vhd(16)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809166 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[0\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] ex44.vhd(93) " "Inferred latch for \"counter\[0\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[1\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] ex44.vhd(93) " "Inferred latch for \"counter\[1\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[2\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] ex44.vhd(93) " "Inferred latch for \"counter\[2\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[3\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] ex44.vhd(93) " "Inferred latch for \"counter\[3\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[4\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] ex44.vhd(93) " "Inferred latch for \"counter\[4\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[5\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809167 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] ex44.vhd(93) " "Inferred latch for \"counter\[5\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[6\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] ex44.vhd(93) " "Inferred latch for \"counter\[6\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[7\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] ex44.vhd(93) " "Inferred latch for \"counter\[7\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[8\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[8\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] ex44.vhd(93) " "Inferred latch for \"counter\[8\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[9\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[9\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] ex44.vhd(93) " "Inferred latch for \"counter\[9\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[10\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[10\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] ex44.vhd(93) " "Inferred latch for \"counter\[10\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[11\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[11\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] ex44.vhd(93) " "Inferred latch for \"counter\[11\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[12\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[12\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] ex44.vhd(93) " "Inferred latch for \"counter\[12\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[13\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[13\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] ex44.vhd(93) " "Inferred latch for \"counter\[13\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[14\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[14\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] ex44.vhd(93) " "Inferred latch for \"counter\[14\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[15\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[15\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] ex44.vhd(93) " "Inferred latch for \"counter\[15\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[16\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[16\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] ex44.vhd(93) " "Inferred latch for \"counter\[16\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[17\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[17\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] ex44.vhd(93) " "Inferred latch for \"counter\[17\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809168 "|ex44"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "counter\[18\] ex44.vhd(94) " "Netlist error at ex44.vhd(94): can't infer register for counter\[18\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 94 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1686660809169 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] ex44.vhd(93) " "Inferred latch for \"counter\[18\]\" at ex44.vhd(93)" {  } { { "ex44.vhd" "" { Text "/home/mast3r/git/notes/6th_semester/digitalDesign/fpga/lecture7/ex44.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809169 "|ex44"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686660809172 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686660809240 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 13 14:53:29 2023 " "Processing ended: Tue Jun 13 14:53:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686660809240 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686660809240 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686660809240 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686660809240 ""}
