// Test of SUB instruction.
// Requires:
// ADDS, SUBS, ADDI & B instructions
// Expected results:
// X0 =  1
// X1 = -1
// X2 =  2
// X3 = -3
// X4 = -2
// X5 = -5
// X6 = 0
// X7 = -6
// Flags: negative = 1, carry-out = 1, overflow = 0, zero = 0

//ADDI: I-type, Reg[Rd] = Reg[Rn] + {'0, Imm12}
//OP         Imm12        Rn    Rd
//3322222222 221111111111 00000 00000
//1098765432 109876543210 98765 43210
//1001000100 Unsigned     0..31 0..31

//B: B-type, PC = PC + SignExtend({Imm26, 2'b00})
//OP     Imm26
//332222 22222211111111110000000000
//109876 54321098765432109876543210
//000101 2's Comp Imm26

//SUBS: R-type, Reg[Rd] = Reg[Rn] - Reg[Rm]
//OP          Rm    Shamt  Rn    Rd
//33222222222 21111 111111 00000 00000
//10987654321 09876 543210 98765 43210
//11101011000 0..31 000000 0..31 0..31

//ADDS: R-type, Reg[Rd] = Reg[Rn] + Reg[Rm]
//OP          Rm    Shamt  Rn    Rd
//33222222222 21111 111111 00000 00000
//10987654321 09876 543210 98765 43210
//10101011000 0..31 000000 0..31 0..31
               // MAIN:
1001000100_000000000001_11111_00000    // ADDI X0, X31, #1     // X0 =  1
1001000100_000000000001_11111_00001    // ADDI X1, X31, #1     // X1 =1
1001000100_000000000001_11111_00010    // ADDI X2, X31, #1	//   1
1001000100_000000000001_11111_00011    // ADDI X3, X31, #1	//1
10101011000_00010_000000_00001_00001   // ADDS X1, X1, X2      // X1 = 2
10101011000_00011_000000_00001_00001   // ADDS X1, X1, X3      // X6 = 3
10101011000_00000_000000_00001_00001   // ADDS X1, X1, X0      // 4
000101_00000000000000000000000000      // HALT:B HALT          // (HALT = 0)
1001000100_000000000000_11111_11111    // ADDI X31, X31, #0    // Bogus instruction - pipelined CPU may need it.
