Analysis & Synthesis report for Deliverable_4
Wed Mar 20 14:01:35 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: mer_test:MER_I
 19. Parameter Settings for User Entity Instance: mer_test:MER_Q
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: mapper_power:MAPPOW_I|lpm_mult:Mult0
 22. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1
 23. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult1
 25. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: square_error:SQERR_I|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15
 30. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14
 31. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13
 32. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12
 33. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11
 34. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10
 35. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9
 36. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7
 37. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8
 38. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5
 39. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6
 40. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16
 41. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2
 42. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3
 43. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4
 44. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1
 46. lpm_mult Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "mer_test:MER_Q|lfsr:SUT"
 48. Port Connectivity Checks: "mer_test:MER_Q"
 49. Port Connectivity Checks: "mapper_power:MAPPOW_Q"
 50. Port Connectivity Checks: "dc_error:DCERR_Q"
 51. Port Connectivity Checks: "square_error:SQERR_Q"
 52. Port Connectivity Checks: "mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER"
 53. Port Connectivity Checks: "mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2"
 54. Port Connectivity Checks: "mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1"
 55. Port Connectivity Checks: "mer_test:MER_I|lfsr:SUT"
 56. Port Connectivity Checks: "mer_test:MER_I"
 57. Port Connectivity Checks: "mapper_power:MAPPOW_I"
 58. Port Connectivity Checks: "dc_error:DCERR_I"
 59. Port Connectivity Checks: "square_error:SQERR_I"
 60. Signal Tap Logic Analyzer Settings
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Connections to In-System Debugging Instance "auto_signaltap_0"
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 20 14:01:34 2024              ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Standard Edition ;
; Revision Name                      ; Deliverable_4                                      ;
; Top-level Entity Name              ; Deliverable_4                                      ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; 18,137                                             ;
;     Total combinational functions  ; 8,397                                              ;
;     Dedicated logic registers      ; 13,483                                             ;
; Total registers                    ; 13483                                              ;
; Total pins                         ; 32                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 522,240                                            ;
; Embedded Multiplier 9-bit elements ; 50                                                 ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Deliverable_4      ; Deliverable_4      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; up_sampler_4.v                                                     ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v                                                     ;             ;
; up_sampler_2_2.v                                                   ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v                                                   ;             ;
; up_sampler_2_1.v                                                   ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v                                                   ;             ;
; tx_practical.v                                                     ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/tx_practical.v                                                     ;             ;
; square_error.v                                                     ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v                                                     ;             ;
; slicer.v                                                           ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v                                                           ;             ;
; rx_red2.v                                                          ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v                                                          ;             ;
; mer_test.v                                                         ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v                                                         ;             ;
; mapper_power.v                                                     ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v                                                     ;             ;
; lfsr.v                                                             ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v                                                             ;             ;
; half_band_filter_2.v                                               ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v                                               ;             ;
; half_band_filter_1.v                                               ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v                                               ;             ;
; down_sampler_4.v                                                   ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_4.v                                                   ;             ;
; down_sampler_2_2.v                                                 ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_2.v                                                 ;             ;
; down_sampler_2_1.v                                                 ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_1.v                                                 ;             ;
; Deliverable_4.v                                                    ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v                                                    ;             ;
; dc_error.v                                                         ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/dc_error.v                                                         ;             ;
; comm_SUT.v                                                         ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_signaltap.vhd                                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_ela_control.vhd                                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_constant.inc                                                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/dffeea.inc                                                                ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/aglobal221.inc                                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altrom.inc                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altram.inc                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altdpram.inc                                                              ;             ;
; db/altsyncram_fd24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/altsyncram_fd24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altdpram.tdf                                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/others/maxplus2/memmodes.inc                                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/a_hdffe.inc                                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altsyncram.inc                                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mux.tdf                                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/muxlut.inc                                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/bypassff.inc                                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altshift.inc                                                              ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_decode.tdf                                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/declut.inc                                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_compare.inc                                                           ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_counter.tdf                                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/cmpconst.inc                                                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_counter.inc                                                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                   ;             ;
; db/cntr_6ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_6ii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld  ;
; db/ip/sld4f823103/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mult.tdf                                                              ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/multcore.inc                                                              ;             ;
; db/mult_c6t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_c6t.tdf                                                    ;             ;
; db/mult_q9t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_q9t.tdf                                                    ;             ;
; db/mult_0at.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_0at.tdf                                                    ;             ;
; db/mult_86t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_86t.tdf                                                    ;             ;
; db/mult_46t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_46t.tdf                                                    ;             ;
; db/mult_26t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_26t.tdf                                                    ;             ;
; db/mult_06t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_06t.tdf                                                    ;             ;
; db/mult_76t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_76t.tdf                                                    ;             ;
; db/mult_56t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_56t.tdf                                                    ;             ;
; db/mult_s4t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s4t.tdf                                                    ;             ;
; db/mult_r9t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_r9t.tdf                                                    ;             ;
; db/mult_q4t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_q4t.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 18,137 ;
;                                             ;        ;
; Total combinational functions               ; 8397   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 3304   ;
;     -- 3 input functions                    ; 4428   ;
;     -- <=2 input functions                  ; 665    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 4796   ;
;     -- arithmetic mode                      ; 3601   ;
;                                             ;        ;
; Total registers                             ; 13483  ;
;     -- Dedicated logic registers            ; 13483  ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 32     ;
; Total memory bits                           ; 522240 ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 50     ;
;                                             ;        ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 11662  ;
; Total fan-out                               ; 77615  ;
; Average fan-out                             ; 3.45   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Deliverable_4                                                                                                                          ; 8397 (34)           ; 13483 (28)                ; 522240      ; 50           ; 0       ; 25        ; 32   ; 0            ; |Deliverable_4                                                                                                                                                                                                                                                                                                                                            ; Deliverable_4                     ; work         ;
;    |mapper_power:MAPPOW_I|                                                                                                              ; 91 (91)             ; 106 (106)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mapper_power:MAPPOW_I                                                                                                                                                                                                                                                                                                                      ; mapper_power                      ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mapper_power:MAPPOW_I|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;          |mult_c6t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mapper_power:MAPPOW_I|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                                                               ; mult_c6t                          ; work         ;
;    |mer_test:MER_I|                                                                                                                     ; 5996 (20)           ; 6678 (20)                 ; 0           ; 46           ; 0       ; 23        ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I                                                                                                                                                                                                                                                                                                                             ; mer_test                          ; work         ;
;       |comm_SUT:SUT_2|                                                                                                                  ; 5794 (73)           ; 6636 (90)                 ; 0           ; 46           ; 0       ; 23        ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2                                                                                                                                                                                                                                                                                                              ; comm_SUT                          ; work         ;
;          |down_sampler_2_1:DOWN1|                                                                                                       ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1                                                                                                                                                                                                                                                                                       ; down_sampler_2_1                  ; work         ;
;          |down_sampler_2_2:DOWN2|                                                                                                       ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2                                                                                                                                                                                                                                                                                       ; down_sampler_2_2                  ; work         ;
;          |down_sampler_4:DOWNER|                                                                                                        ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER                                                                                                                                                                                                                                                                                        ; down_sampler_4                    ; work         ;
;          |half_band_filter_1:HALF1|                                                                                                     ; 105 (105)           ; 239 (239)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1                                                                                                                                                                                                                                                                                     ; half_band_filter_1                ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_c6t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                              ; mult_c6t                          ; work         ;
;          |half_band_filter_1:HALF4|                                                                                                     ; 104 (104)           ; 238 (238)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4                                                                                                                                                                                                                                                                                     ; half_band_filter_1                ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_c6t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                              ; mult_c6t                          ; work         ;
;          |half_band_filter_2:HALF2|                                                                                                     ; 72 (72)             ; 154 (154)                 ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2                                                                                                                                                                                                                                                                                     ; half_band_filter_2                ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_0at:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0|mult_0at:auto_generated                                                                                                                                                                                                                                              ; mult_0at                          ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_q9t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1|mult_q9t:auto_generated                                                                                                                                                                                                                                              ; mult_q9t                          ; work         ;
;          |half_band_filter_2:HALF3|                                                                                                     ; 72 (72)             ; 154 (154)                 ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3                                                                                                                                                                                                                                                                                     ; half_band_filter_2                ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult0                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_0at:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult0|mult_0at:auto_generated                                                                                                                                                                                                                                              ; mult_0at                          ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult1                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;                |mult_q9t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult1|mult_q9t:auto_generated                                                                                                                                                                                                                                              ; mult_q9t                          ; work         ;
;          |rx_red2:RECEIVER|                                                                                                             ; 2882 (2882)         ; 5350 (5350)               ; 0           ; 34           ; 0       ; 17        ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER                                                                                                                                                                                                                                                                                             ; rx_red2                           ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_q4t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0|mult_q4t:auto_generated                                                                                                                                                                                                                                                      ; mult_q4t                          ; work         ;
;             |lpm_mult:Mult10|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_06t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10|mult_06t:auto_generated                                                                                                                                                                                                                                                     ; mult_06t                          ; work         ;
;             |lpm_mult:Mult11|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_06t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11|mult_06t:auto_generated                                                                                                                                                                                                                                                     ; mult_06t                          ; work         ;
;             |lpm_mult:Mult12|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_26t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12|mult_26t:auto_generated                                                                                                                                                                                                                                                     ; mult_26t                          ; work         ;
;             |lpm_mult:Mult13|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_26t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13|mult_26t:auto_generated                                                                                                                                                                                                                                                     ; mult_26t                          ; work         ;
;             |lpm_mult:Mult14|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_46t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14|mult_46t:auto_generated                                                                                                                                                                                                                                                     ; mult_46t                          ; work         ;
;             |lpm_mult:Mult15|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_86t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15|mult_86t:auto_generated                                                                                                                                                                                                                                                     ; mult_86t                          ; work         ;
;             |lpm_mult:Mult16|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                |mult_r9t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16|mult_r9t:auto_generated                                                                                                                                                                                                                                                     ; mult_r9t                          ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult3|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult4|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult5|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult6|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_s4t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6|mult_s4t:auto_generated                                                                                                                                                                                                                                                      ; mult_s4t                          ; work         ;
;             |lpm_mult:Mult7|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_56t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7|mult_56t:auto_generated                                                                                                                                                                                                                                                      ; mult_56t                          ; work         ;
;             |lpm_mult:Mult8|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_76t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8|mult_76t:auto_generated                                                                                                                                                                                                                                                      ; mult_76t                          ; work         ;
;             |lpm_mult:Mult9|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                |mult_76t:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9|mult_76t:auto_generated                                                                                                                                                                                                                                                      ; mult_76t                          ; work         ;
;          |tx_practical:TRANSMITTER|                                                                                                     ; 2447 (2447)         ; 357 (357)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER                                                                                                                                                                                                                                                                                     ; tx_practical                      ; work         ;
;          |up_sampler_2_1:UP1|                                                                                                           ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1                                                                                                                                                                                                                                                                                           ; up_sampler_2_1                    ; work         ;
;          |up_sampler_2_2:UP2|                                                                                                           ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2                                                                                                                                                                                                                                                                                           ; up_sampler_2_2                    ; work         ;
;          |up_sampler_4:UPPER|                                                                                                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_4:UPPER                                                                                                                                                                                                                                                                                           ; up_sampler_4                      ; work         ;
;       |lfsr:SUT|                                                                                                                        ; 31 (31)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|lfsr:SUT                                                                                                                                                                                                                                                                                                                    ; lfsr                              ; work         ;
;       |slicer:SLIC|                                                                                                                     ; 151 (151)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|mer_test:MER_I|slicer:SLIC                                                                                                                                                                                                                                                                                                                 ; slicer                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 2042 (2)            ; 6454 (1020)               ; 522240      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 2040 (0)            ; 5434 (0)                  ; 522240      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 2040 (88)           ; 5434 (2120)               ; 522240      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 522240      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_fd24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 522240      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated                                                                                                                                                 ; altsyncram_fd24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 1193 (1)            ; 2566 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1020 (0)            ; 2550 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1530 (1530)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1020 (0)            ; 1020 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 172 (172)           ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 594 (11)            ; 577 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_6ii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6ii:auto_generated                                                             ; cntr_6ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 510 (510)           ; 510 (510)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Deliverable_4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |square_error:SQERR_I|                                                                                                               ; 108 (108)           ; 127 (127)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|square_error:SQERR_I                                                                                                                                                                                                                                                                                                                       ; square_error                      ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|square_error:SQERR_I|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;          |mult_c6t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Deliverable_4|square_error:SQERR_I|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                                                                                                                                                                                                ; mult_c6t                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fd24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 510          ; 1024         ; 510          ; 522240 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 25          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 50          ;
; Signed Embedded Multipliers           ; 25          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Deliverable_4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+-----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------+------------------------+
; mer_test:MER_I|lfsr:SUT|clear_accum                 ; GND                                ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[0]                 ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[10]                ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[11]                ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[12]                ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[13]                ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[14]                ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[15]                ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[16]                ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[17]                ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[1]                 ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[2]                 ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[3]                 ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[4]                 ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[5]                 ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[6]                 ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[7]                 ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[8]                 ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; mer_test:MER_I|comm_SUT:SUT_2|rx[9]                 ; mer_test:MER_I|comm_SUT:SUT_2|Mux2 ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                                    ;                        ;
+-----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                           ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal                                                                 ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out1a[0]               ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[0]              ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[7]              ; Stuck at VCC due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out14a[11]             ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[1]              ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[5]              ; Stuck at VCC due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[8]              ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[10]             ; Stuck at VCC due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out12a[1]              ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out8a[4]               ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out6a[2,5]             ; Stuck at VCC due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out4a[8..17]           ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out3a[2]               ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out1a[2]               ; Stuck at VCC due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[2]               ; Stuck at VCC due to stuck port data_in                                             ;
; mapper_power:MAPPOW_I|ave_mult[17]                                      ; Stuck at GND due to stuck port data_in                                             ;
; mapper_power:MAPPOW_I|ref_level[17]                                     ; Stuck at GND due to stuck port data_in                                             ;
; mapper_power:MAPPOW_I|sq_power[20..35]                                  ; Lost fanout                                                                        ;
; mer_test:MER_I|x_input[15]                                              ; Merged with mer_test:MER_I|x_input[17]                                             ;
; mer_test:MER_I|x_input[14]                                              ; Merged with mer_test:MER_I|x_input[16]                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[0][17]                 ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[0][16]                ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[0][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[0][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[0][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[0][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[0][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[0][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[1][17]                 ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[1][16]                ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[2][17]                 ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[2][16]                ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[3][17]                 ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[3][16]                ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[4][17]                 ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[4][16]                ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[5][17]                 ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[5][16]                ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[6][17]                 ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[6][16]                ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[7][17]                 ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[7][16]                ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[8][17]                 ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[8][16]                ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[9][17]                 ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[9][16]                ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[10][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[10][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[11][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[11][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[12][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[12][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[13][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[13][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[14][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[14][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[15][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[15][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[16][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[16][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[17][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[17][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[18][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[18][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[19][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[19][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[20][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[20][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[21][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[21][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[22][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[22][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[23][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[23][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[24][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[24][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[25][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[25][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[26][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[26][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[27][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[27][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[28][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[28][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[29][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[29][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[30][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[30][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[31][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[31][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[32][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[32][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[33][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[33][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[34][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[34][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[35][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[35][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[36][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[36][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[37][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[37][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[38][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[38][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[39][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[39][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[40][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[40][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[41][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[41][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[42][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[42][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[43][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[43][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[44][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[44][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[45][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[45][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[46][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[46][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[47][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[47][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[48][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[48][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[49][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[49][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[50][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[50][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[51][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[51][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[52][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[52][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[53][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[53][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[54][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[54][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[55][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[55][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[56][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[56][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[57][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[57][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[58][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[58][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[59][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[59][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[60][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[60][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[61][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[61][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[62][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[62][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[63][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[63][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[64][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[64][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[65][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[65][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[66][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[66][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[67][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[67][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[68][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[68][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[69][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[69][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[70][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[70][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[71][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[71][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[72][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[72][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[73][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[73][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[74][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[74][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[75][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[75][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[76][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[76][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[77][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[77][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[78][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[78][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[79][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[79][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[80][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[80][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[81][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[81][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[82][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[82][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[83][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[83][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[84][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[84][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[85][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[85][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[86][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[86][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[87][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[87][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[88][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[88][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[89][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[89][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[90][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[90][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[91][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[91][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[92][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[92][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[93][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[93][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[94][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[94][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[95][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[95][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[96][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[96][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[97][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[97][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[98][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[98][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[99][17]                ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[99][16]               ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[100][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[100][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[101][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[101][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[102][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[102][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[103][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[103][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[104][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[104][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[105][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[105][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[106][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[106][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[107][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[107][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[108][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[108][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[109][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[109][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[110][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[110][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[111][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[111][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[112][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[112][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[113][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[113][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[114][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[114][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[115][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[115][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[116][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[116][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[117][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[117][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[118][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[118][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[119][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[119][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[120][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[120][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[121][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[121][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[122][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[122][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[123][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[123][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[124][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[124][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[125][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[125][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[126][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[126][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[127][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[127][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[128][17]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|x[128][16]              ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[1][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[1][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[2][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[2][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[3][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[3][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[4][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[4][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[5][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[5][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[6][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[6][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[7][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|x[7][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[1][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[1][17]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[1][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[1][17]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][17]      ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sum_level_1[64][16]     ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|peak_delay[16]   ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|peak_delay[17]  ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[2][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[2][17]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[2][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[2][17]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|peak_delay[16]   ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|peak_delay[17]  ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[3][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[3][17]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[3][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[3][17]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[4][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[4][17]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[5][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[5][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[6][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[6][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[7][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|x[7][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[4][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[4][17]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[5][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[5][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[6][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[6][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[7][17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x[7][16]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[15][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[15][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[14][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[14][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[13][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[13][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[12][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[12][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[11][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[11][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[10][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[10][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[9][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[9][14]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[8][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[8][14]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[7][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[7][14]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[6][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[6][14]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[5][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[5][14]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[4][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[4][14]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[3][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[3][14]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[2][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[2][14]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[1][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[1][14]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[0][16]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[0][14]        ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[16][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[16][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|count            ; Merged with mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|count           ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[12..17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[8]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out12a[10,12..17]      ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[6,9]            ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out14a[7,13..17]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[2]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out3a[1,8..17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out6a[3]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out7a[2]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out9a[9]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out12a[11]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[5]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[2,4]            ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[5]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out14a[1,2,9,12]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[5]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out4a[5]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[5]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out5a[3,6]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[5]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out6a[0]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[5]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out8a[5]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[5]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[10]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[4]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out12a[7]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[4]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out14a[6]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[4]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[4,10]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[4]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out4a[3,4]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[4]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out6a[4]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[4]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out7a[3]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[4]              ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[17][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[17][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[10]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[5]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out12a[9]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[5]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[11]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[5]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out14a[10]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[5]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[3,12,14]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[5]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out7a[0]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[5]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out8a[8]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[5]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[9]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[1]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out14a[8]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[1]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out4a[2]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[1]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out6a[6,8..17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[1]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out8a[3,6]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[1]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out9a[0,1]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[1]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[7]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[3]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out12a[6]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[3]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out14a[0,5]            ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[3]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out2a[4]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[3]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out5a[7]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[3]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out8a[2]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[3]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[6]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[8]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[3]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[3]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out14a[4]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out1a[1]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out3a[0,7]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out4a[6]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out6a[1]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out7a[1,8]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[2]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out14a[3]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[8,9,11]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out1a[3,4,6]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out2a[0,7]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out5a[0]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out7a[6]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out8a[1]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out9a[6]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[1,12..17]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out12a[3,8]            ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[12..17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[15..17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out2a[8..17]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out5a[1,5]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out7a[7]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out8a[0]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[7]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[6]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out1a[5,8..17]         ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out2a[1,2]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out3a[3]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out8a[10..17]          ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[0]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[5,6]            ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out12a[2]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out13a[0]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[5]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out2a[5]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out3a[5]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out4a[1]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out5a[8..17]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out7a[4,5]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out9a[4]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[7..9,11..17]     ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[7]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[4]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out12a[4,5]            ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[0]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out3a[4]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out4a[0]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out5a[2]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out6a[7]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out7a[9..17]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out9a[7,10..17]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out12a[0]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[9]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[13]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[9]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out5a[4]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[9]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out8a[7]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[9]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out9a[3,5,8]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[9]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[6]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out15a[1]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out1a[7]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out2a[3,6]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out3a[6]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out4a[7]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out8a[9]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out9a[2]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]             ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[18][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[18][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[19][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[19][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[20][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[20][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[21][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[21][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[22][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[22][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[23][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[23][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[24][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[24][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[25][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[25][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[26][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[26][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[27][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[27][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[28][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[28][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[29][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[29][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[30][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[30][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[31][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[31][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[32][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[32][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[33][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[33][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[34][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[34][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[35][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[35][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[36][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[36][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[37][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[37][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[38][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[38][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[39][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[39][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[40][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[40][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[41][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[41][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[42][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[42][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[43][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[43][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[44][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[44][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[45][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[45][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[46][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[46][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[47][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[47][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[48][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[48][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[49][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[49][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[50][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[50][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[51][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[51][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[52][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[52][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[53][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[53][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[54][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[54][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[55][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[55][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[56][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[56][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[57][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[57][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[58][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[58][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[59][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[59][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[60][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[60][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[61][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[61][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[62][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[62][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[63][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[63][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[64][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[64][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[65][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[65][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[66][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[66][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[67][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[67][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[68][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[68][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[69][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[69][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[70][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[70][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[71][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[71][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[72][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[72][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[73][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[73][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[74][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[74][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[75][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[75][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[76][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[76][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[77][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[77][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[78][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[78][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[79][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[79][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[80][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[80][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[81][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[81][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[82][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[82][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[83][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[83][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[84][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[84][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[85][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[85][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[86][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[86][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[87][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[87][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[88][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[88][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[89][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[89][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[90][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[90][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[91][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[91][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[92][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[92][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[93][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[93][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[94][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[94][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[95][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[95][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[96][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[96][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[97][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[97][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[98][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[98][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[99][16]        ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[99][14]       ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[100][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[100][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[101][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[101][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[102][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[102][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[103][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[103][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[104][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[104][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[105][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[105][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[106][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[106][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[107][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[107][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[108][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[108][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[109][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[109][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[110][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[110][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[111][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[111][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[112][16]       ; Merged with mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|x[112][14]      ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[0]                ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[0]               ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_out[0]              ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_out_delayed[0][0]   ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[0]      ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[0]      ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[1]      ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[1]      ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_acc2[0]             ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_acc12[0]            ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_acc2_delayed[0][0]  ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_acc12_delayed[0][0] ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_acc[0,1]    ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_acc[0,1]    ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[1]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[0]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_out[34,35]          ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_out[33]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[34,35]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_16[33]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[32..35]          ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_15[31]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[31..35]          ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_14[30]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[31..35]          ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_13[30]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[30..35]          ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[29]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[30..35]          ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_11[29]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[29..35]          ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_10[28]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[29..35]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_9[28]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[28..35]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_8[27]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[27..35]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_7[26]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[27..35]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_6[26]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[27..35]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_5[26]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[27..35]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_4[26]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[27..35]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_3[26]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[27..35]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[26]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[26..35]           ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_1[25]              ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[11]             ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out11a[11]            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[4]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[1]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[10]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[2]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[3]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[3]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[9]              ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[4]             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out0a[5]               ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|b_out10a[5]             ;
; mapper_power:MAPPOW_I|ref_level[0]                                      ; Merged with mapper_power:MAPPOW_I|sq_power[0]                                      ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_out_delayed[0][33]  ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_out_delayed[0][35] ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_out_delayed[0][34]  ; Merged with mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_out_delayed[0][35] ;
; mapper_power:MAPPOW_I|sq_power[1]                                       ; Stuck at GND due to stuck port data_in                                             ;
; square_error:SQERR_I|sq_err[1]                                          ; Stuck at GND due to stuck port data_in                                             ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_mult_count[0]        ; Merged with clk_phase[0]                                                           ;
; Total Number of Removed Registers = 717                                 ;                                                                                    ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                              ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_2[0]           ; Stuck at GND              ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_acc2[0],            ;
;                                                                    ; due to stuck port data_in ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_acc2_delayed[0][0]  ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_12[0]          ; Stuck at GND              ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_acc12[0],           ;
;                                                                    ; due to stuck port data_in ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_acc12_delayed[0][0] ;
; mapper_power:MAPPOW_I|ave_mult[17]                                 ; Stuck at GND              ; mapper_power:MAPPOW_I|ref_level[17]                                     ;
;                                                                    ; due to stuck port data_in ;                                                                         ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_out[0]         ; Stuck at GND              ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|mult_out_delayed[0][0]   ;
;                                                                    ; due to stuck port data_in ;                                                                         ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[0] ; Stuck at GND              ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_acc[0]      ;
;                                                                    ; due to stuck port data_in ;                                                                         ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[0] ; Stuck at GND              ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_acc[0]      ;
;                                                                    ; due to stuck port data_in ;                                                                         ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_out[1] ; Stuck at GND              ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|mult_acc[1]      ;
;                                                                    ; due to stuck port data_in ;                                                                         ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_out[1] ; Stuck at GND              ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|mult_acc[1]      ;
;                                                                    ; due to stuck port data_in ;                                                                         ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 13483 ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 751   ;
; Number of registers using Asynchronous Clear ; 2195  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5740  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Deliverable_4|mer_test:MER_I|lfsr:SUT|lfsr[14]                            ;
; 3:1                ; 71 bits   ; 142 LEs       ; 71 LEs               ; 71 LEs                 ; Yes        ; |Deliverable_4|mapper_power:MAPPOW_I|power_acc[20]                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Deliverable_4|counter[12]~reg0                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Deliverable_4|square_error:SQERR_I|err_acc[47]                            ;
; 4:1                ; 288 bits  ; 576 LEs       ; 576 LEs              ; 0 LEs                  ; Yes        ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|sam_out9a[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Deliverable_4|mer_test:MER_I|slicer:SLIC|Mux1                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Deliverable_4|mer_test:MER_I|slicer:SLIC|Mux16                            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|Mux3                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mer_test:MER_I ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; lfsr_taps      ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mer_test:MER_Q ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; lfsr_taps      ; 3     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 510                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 510                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 1554                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 510                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mapper_power:MAPPOW_I|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 18           ; Untyped               ;
; LPM_WIDTHB                                     ; 18           ; Untyped               ;
; LPM_WIDTHP                                     ; 36           ; Untyped               ;
; LPM_WIDTHR                                     ; 36           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 33           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 33           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_q9t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_0at     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 33           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 33           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_q9t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_0at     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: square_error:SQERR_I|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18           ; Untyped              ;
; LPM_WIDTHB                                     ; 18           ; Untyped              ;
; LPM_WIDTHP                                     ; 36           ; Untyped              ;
; LPM_WIDTHR                                     ; 36           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 31           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 31           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 31           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 31           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 30           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 30           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_06t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 30           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 30           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_06t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 29           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 29           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 29           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 29           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_r9t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_q4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_s4t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                ;
+---------------------------------------+-----------------------------------------------------------------------+
; Name                                  ; Value                                                                 ;
+---------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances            ; 25                                                                    ;
; Entity Instance                       ; mapper_power:MAPPOW_I|lpm_mult:Mult0                                  ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 18                                                                    ;
;     -- LPM_WIDTHP                     ; 36                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 15                                                                    ;
;     -- LPM_WIDTHP                     ; 33                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                   ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 18                                                                    ;
;     -- LPM_WIDTHP                     ; 36                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                   ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 15                                                                    ;
;     -- LPM_WIDTHP                     ; 33                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                   ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 18                                                                    ;
;     -- LPM_WIDTHP                     ; 36                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                   ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 18                                                                    ;
;     -- LPM_WIDTHP                     ; 36                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 18                                                                    ;
;     -- LPM_WIDTHP                     ; 36                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; square_error:SQERR_I|lpm_mult:Mult0                                   ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 18                                                                    ;
;     -- LPM_WIDTHP                     ; 36                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15        ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 16                                                                    ;
;     -- LPM_WIDTHP                     ; 34                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14        ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                    ;
;     -- LPM_WIDTHP                     ; 32                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13        ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 13                                                                    ;
;     -- LPM_WIDTHP                     ; 31                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12        ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 13                                                                    ;
;     -- LPM_WIDTHP                     ; 31                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11        ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 12                                                                    ;
;     -- LPM_WIDTHP                     ; 30                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10        ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 12                                                                    ;
;     -- LPM_WIDTHP                     ; 30                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9         ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 11                                                                    ;
;     -- LPM_WIDTHP                     ; 29                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7         ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 10                                                                    ;
;     -- LPM_WIDTHP                     ; 28                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8         ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 11                                                                    ;
;     -- LPM_WIDTHP                     ; 29                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5         ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 9                                                                     ;
;     -- LPM_WIDTHP                     ; 27                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6         ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 9                                                                     ;
;     -- LPM_WIDTHP                     ; 27                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16        ;
;     -- LPM_WIDTHA                     ; 17                                                                    ;
;     -- LPM_WIDTHB                     ; 17                                                                    ;
;     -- LPM_WIDTHP                     ; 34                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                   ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult2         ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 9                                                                     ;
;     -- LPM_WIDTHP                     ; 27                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3         ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 9                                                                     ;
;     -- LPM_WIDTHP                     ; 27                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4         ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 9                                                                     ;
;     -- LPM_WIDTHP                     ; 27                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                                     ;
;     -- LPM_WIDTHP                     ; 26                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1         ;
;     -- LPM_WIDTHA                     ; 18                                                                    ;
;     -- LPM_WIDTHB                     ; 9                                                                     ;
;     -- LPM_WIDTHP                     ; 27                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mer_test:MER_Q|lfsr:SUT"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; y[21..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mer_test:MER_Q"                                                                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sym_correct   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sym_error     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; map_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clk_50        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sw            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clk_int       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; delayed_input ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mapper_power:MAPPOW_Q"                                                                                                                   ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; mapper_power ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; ref_level    ; Output ; Warning  ; Output or bidir port (36 bits) is wider than the port expression (18 bits) it drives; bit(s) "ref_level[35..18]" have no fanouts ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dc_error:DCERR_Q"                                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; err_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "square_error:SQERR_Q"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sq_err_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER"                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2"                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sym_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1"                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sym_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mer_test:MER_I|lfsr:SUT"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; y[21..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mer_test:MER_I"                                                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sym_correct   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; sym_error     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; map_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; delayed_input ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mapper_power:MAPPOW_I"                                                                                                                   ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; mapper_power ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; ref_level    ; Output ; Warning  ; Output or bidir port (36 bits) is wider than the port expression (18 bits) it drives; bit(s) "ref_level[35..18]" have no fanouts ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dc_error:DCERR_I"                                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; err_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "square_error:SQERR_I"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sq_err_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 510                 ; 510              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 507                         ;
; cycloneiii_ff         ; 6939                        ;
;     ENA               ; 3844                        ;
;     ENA SCLR          ; 23                          ;
;     ENA SLD           ; 38                          ;
;     SCLR              ; 4                           ;
;     SLD               ; 642                         ;
;     plain             ; 2388                        ;
; cycloneiii_lcell_comb ; 6228                        ;
;     arith             ; 3510                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 108                         ;
;         3 data inputs ; 3401                        ;
;     normal            ; 2718                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 377                         ;
;         3 data inputs ; 381                         ;
;         4 data inputs ; 1948                        ;
; cycloneiii_mac_mult   ; 25                          ;
; cycloneiii_mac_out    ; 25                          ;
;                       ;                             ;
; Max LUT depth         ; 12.50                       ;
; Average LUT depth     ; 4.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                               ; Details                                                                                                                                                        ;
+-----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~0                                    ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~0                                    ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~20                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~20                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~22                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~22                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~24                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~24                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~26                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~26                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~28                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~28                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~30                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~30                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~32                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~32                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~34                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~34                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[18]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[18]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[19]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[19]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~2                                    ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~2                                    ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[20]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[20]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[21]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[21]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[22]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[22]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[23]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[23]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[24]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[24]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[25]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[25]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[26]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[26]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[27]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[27]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[28]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[28]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[29]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[29]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~4                                    ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~4                                    ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[30]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[30]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[31]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[31]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[32]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[32]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[33]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[33]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[34]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[34]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[35]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[35]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mapper_power:MAPPOW_I|mapper_power[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~6                                    ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~6                                    ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~8                                    ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~8                                    ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~10                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~10                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~12                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~12                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~14                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~14                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~16                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~16                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~18                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|mapper_power[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|Add1~18                                   ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|sq_power[0]                               ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|sq_power[0]                               ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[10]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[10]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[11]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[11]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[12]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[12]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[13]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[13]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[14]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[14]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[15]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[15]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[16]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[16]                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                             ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[1]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[1]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[2]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[2]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[3]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[3]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[4]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[4]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[5]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[5]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[6]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[6]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[7]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[7]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[8]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[8]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[9]                              ; N/A                                                                                                                                                            ;
; mapper_power:MAPPOW_I|ref_level[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_power:MAPPOW_I|ref_level[9]                              ; N/A                                                                                                                                                            ;
; mer_test:MER_I|clear_accum                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|lfsr:SUT|clear_accum                             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|clear_accum                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|lfsr:SUT|clear_accum                             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[0]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[0]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[10]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[10]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[11]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[11]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[12]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[12]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[13]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[13]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[14]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[14]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[15]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[15]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[16]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[16]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[17]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[17]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[1]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[1]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[2]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[2]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[3]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[3]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[4]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[4]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[5]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[5]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[6]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[6]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[7]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[7]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[8]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[8]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[9]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1|y[9]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[0]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[0]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[10]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[10]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[11]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[11]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[12]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[12]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[13]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[13]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[14]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[14]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[15]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[15]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[16]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[16]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[17]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[17]      ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[1]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[1]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[2]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[2]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[3]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[3]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[4]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[4]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[5]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[5]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[6]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[6]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[7]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[7]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[8]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[8]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[9]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2|y[9]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[0][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[1][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[2][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[3][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[4][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[5][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[6][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][0]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][10] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][11] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][12] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][13] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][14] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][15] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][16] ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][1]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][2]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][3]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][4]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][5]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][6]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][7]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][8]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[7][9]  ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x[8][9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[0]~0         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[0]~0         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[10]~1        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[10]~1        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[11]~2        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[11]~2        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[12]~3        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[12]~3        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[13]~4        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[13]~4        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[14]~5        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[14]~5        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[15]~6        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[15]~6        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[16]~7        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[16]~7        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[17]~8        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[17]~8        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[1]~9         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[1]~9         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[2]~10        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[2]~10        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[3]~11        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[3]~11        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[4]~12        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[4]~12        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[5]~13        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[5]~13        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[6]~14        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[6]~14        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[7]~15        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[7]~15        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[8]~16        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[8]~16        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[9]~17        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|x_in[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[9]~17        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[0]~0         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[0]~0         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[10]~1        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[10]~1        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[11]~2        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[11]~2        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[12]~3        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[12]~3        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[13]~4        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[13]~4        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[14]~5        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[14]~5        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[15]~6        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[15]~6        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[16]~7        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[16]~7        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[17]~8        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[17]~8        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[1]~9         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[1]~9         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[2]~10        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[2]~10        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[3]~11        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[3]~11        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[4]~12        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[4]~12        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[5]~13        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[5]~13        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[6]~14        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[6]~14        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[7]~15        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[7]~15        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[8]~16        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[8]~16        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[9]~17        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|x_in[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[9]~17        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[0]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[0]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[10]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[10]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[11]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[11]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[12]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[12]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[13]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[13]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[14]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[14]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[15]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[15]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[16]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[16]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[17]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[17]            ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[1]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[1]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[2]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[2]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[3]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[3]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[4]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[4]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[5]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[5]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[6]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[6]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[7]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[7]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[8]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[8]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[9]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|y[9]             ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[0]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[10]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[11]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[12]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[13]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[14]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[15]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[16]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[17]    ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[1]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[2]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[3]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[4]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[5]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[6]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[7]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[8]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|x_in[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER|y[9]     ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[0]~0         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[0]~0         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[10]~1        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[10]~1        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[11]~2        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[11]~2        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[12]~3        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[12]~3        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[13]~4        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[13]~4        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[14]~5        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[14]~5        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[15]~6        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[15]~6        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[16]~7        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[16]~7        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[17]~8        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[17]~8        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[1]~9         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[1]~9         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[2]~10        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[2]~10        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[3]~11        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[3]~11        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[4]~12        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[4]~12        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[5]~13        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[5]~13        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[6]~14        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[6]~14        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[7]~15        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[7]~15        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[8]~16        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[8]~16        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[9]~17        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1|y[9]~17        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[0]~0         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[0]~0         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[10]~1        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[10]~1        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[11]~2        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[11]~2        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[12]~3        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[12]~3        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[13]~4        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[13]~4        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[14]~5        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[14]~5        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[15]~6        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[15]~6        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[16]~7        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[16]~7        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[17]~8        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[17]~8        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[1]~9         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[1]~9         ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[2]~10        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[2]~10        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[3]~11        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[3]~11        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[4]~12        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[4]~12        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[5]~13        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[5]~13        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[6]~14        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[6]~14        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[7]~15        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[7]~15        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[8]~16        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[8]~16        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[9]~17        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2|y[9]~17        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[0]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[0]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[10]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[10]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[10]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[11]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[11]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[11]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[12]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[12]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[12]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[13]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[13]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[13]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[14]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[14]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[14]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[15]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[15]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[15]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[16]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[16]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[16]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[17]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[17]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[17]       ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[1]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[1]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[2]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[2]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[3]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[3]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[4]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[4]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[5]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[5]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[6]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[6]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[7]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[7]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[8]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[8]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[8]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[9]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|decision_var[9]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER|y[9]        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|smp_clk_en                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal0~0                                                        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|smp_clk_en                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal0~0                                                        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|sym_clk_en                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal1~0                                                        ; N/A                                                                                                                                                            ;
; mer_test:MER_I|sym_clk_en                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal1~0                                                        ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[0]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[0]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[10]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[10]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[11]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[11]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[12]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[12]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[13]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[13]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[14]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[14]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[15]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[15]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[16]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[16]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[17]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[17]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[18]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[18]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[19]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[19]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[1]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[1]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[20]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[20]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[21]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[21]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[22]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[22]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[23]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[23]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[24]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[24]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[25]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[25]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[26]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[26]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[27]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[27]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[28]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[28]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[29]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[29]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[2]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[2]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[30]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[30]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[31]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[31]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[32]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[32]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[32]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[32]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[33]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[33]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[33]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[33]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[34]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[34]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[34]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[34]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[35]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[35]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[35]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[35]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[36]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[36]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[36]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[36]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[37]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[37]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[37]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[37]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[38]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[38]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[38]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[38]                             ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[3]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[3]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[4]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[4]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[5]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[5]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[6]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[6]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[7]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[7]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[8]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[8]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[9]                              ; N/A                                                                                                                                                            ;
; square_error:SQERR_I|sq_err_out[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_error:SQERR_I|sq_err_out[9]                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                             ; N/A                                                                                                                                                            ;
+-----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition
    Info: Processing started: Wed Mar 20 14:01:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Deliverable_4 -c Deliverable_4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file upconv.v
    Info (12023): Found entity 1: upconv File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/upconv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file up_sampler_4.v
    Info (12023): Found entity 1: up_sampler_4 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file up_sampler_2_2.v
    Info (12023): Found entity 1: up_sampler_2_2 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file up_sampler_2_1.v
    Info (12023): Found entity 1: up_sampler_2_1 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tx_practical.v
    Info (12023): Found entity 1: tx_practical File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/tx_practical.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file square_error.v
    Info (12023): Found entity 1: square_error File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slicer.v
    Info (12023): Found entity 1: slicer File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rx_red2.v
    Info (12023): Found entity 1: rx_red2 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 1
Warning (10259): Verilog HDL error at mer_test.v(58): constant value overflow File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file mer_test.v
    Info (12023): Found entity 1: mer_test File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mapper_power.v
    Info (12023): Found entity 1: mapper_power File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.v
    Info (12023): Found entity 1: lfsr File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file half_band_filter_2.v
    Info (12023): Found entity 1: half_band_filter_2 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file half_band_filter_1.v
    Info (12023): Found entity 1: half_band_filter_1 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gs_rx_filter.v
    Info (12023): Found entity 1: gs_rx_filter File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/gs_rx_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file down_sampler_4.v
    Info (12023): Found entity 1: down_sampler_4 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file down_sampler_2_2.v
    Info (12023): Found entity 1: down_sampler_2_2 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file down_sampler_2_1.v
    Info (12023): Found entity 1: down_sampler_2_1 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Deliverable_4.v
    Info (12023): Found entity 1: Deliverable_4 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dc_error.v
    Info (12023): Found entity 1: dc_error File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/dc_error.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comm_SUT.v
    Info (12023): Found entity 1: comm_SUT File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at mer_test.v(37): Parameter Declaration in module "mer_test" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 37
Info (12127): Elaborating entity "Deliverable_4" for the top level hierarchy
Info (12128): Elaborating entity "square_error" for hierarchy "square_error:SQERR_I" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 84
Info (12128): Elaborating entity "dc_error" for hierarchy "dc_error:DCERR_I" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 91
Info (12128): Elaborating entity "mapper_power" for hierarchy "mapper_power:MAPPOW_I" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 100
Warning (10230): Verilog HDL assignment warning at mapper_power.v(34): truncated value with size 36 to match size of target (18) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v Line: 34
Info (12128): Elaborating entity "mer_test" for hierarchy "mer_test:MER_I" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 117
Warning (10230): Verilog HDL assignment warning at mer_test.v(54): truncated value with size 18 to match size of target (2) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 54
Info (12128): Elaborating entity "lfsr" for hierarchy "mer_test:MER_I|lfsr:SUT" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 112
Warning (10240): Verilog HDL Always Construct warning at lfsr.v(29): inferring latch(es) for variable "clear_accum", which holds its previous value in one or more paths through the always construct File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v Line: 29
Info (10041): Inferred latch for "clear_accum" at lfsr.v(29) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v Line: 29
Info (12128): Elaborating entity "comm_SUT" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 127
Warning (10270): Verilog HDL Case Statement warning at comm_SUT.v(35): incomplete case statement has no default case item File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at comm_SUT.v(35): inferring latch(es) for variable "rx", which holds its previous value in one or more paths through the always construct File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[0]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[1]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[2]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[3]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[4]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[5]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[6]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[7]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[8]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[9]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[10]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[11]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[12]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[13]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[14]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[15]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[16]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (10041): Inferred latch for "rx[17]" at comm_SUT.v(35) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
Info (12128): Elaborating entity "up_sampler_4" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2|up_sampler_4:UPPER" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at up_sampler_4.v(10): object "sampler" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v Line: 10
Info (12128): Elaborating entity "tx_practical" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2|tx_practical:TRANSMITTER" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 59
Info (12128): Elaborating entity "up_sampler_2_1" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at up_sampler_2_1.v(11): object "sampler" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v Line: 11
Info (12128): Elaborating entity "half_band_filter_1" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 80
Info (12128): Elaborating entity "up_sampler_2_2" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at up_sampler_2_2.v(11): object "sampler" assigned a value but never read File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v Line: 11
Info (12128): Elaborating entity "half_band_filter_2" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 96
Info (12128): Elaborating entity "down_sampler_2_1" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_1:DOWN1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 111
Info (12128): Elaborating entity "down_sampler_2_2" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2|down_sampler_2_2:DOWN2" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 132
Info (12128): Elaborating entity "rx_red2" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 143
Info (12128): Elaborating entity "down_sampler_4" for hierarchy "mer_test:MER_I|comm_SUT:SUT_2|down_sampler_4:DOWNER" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 152
Info (12128): Elaborating entity "slicer" for hierarchy "mer_test:MER_I|slicer:SLIC" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at slicer.v(12): inferring latch(es) for variable "slice_out", which holds its previous value in one or more paths through the always construct File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v Line: 12
Info (10041): Inferred latch for "slice_out[0]" at slicer.v(12) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v Line: 12
Info (10041): Inferred latch for "slice_out[1]" at slicer.v(12) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v Line: 12
Info (12128): Elaborating entity "mer_test" for hierarchy "mer_test:MER_Q" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 156
Warning (10230): Verilog HDL assignment warning at mer_test.v(54): truncated value with size 18 to match size of target (2) File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v Line: 54
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MER_val[17]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[16]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[15]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[14]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[13]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[12]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[11]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[10]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[9]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[8]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[7]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[6]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[5]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[4]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[3]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[2]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[1]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[0]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MER_val[17]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[16]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[15]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[14]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[13]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[12]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[11]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[10]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[9]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[8]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[7]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[6]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[5]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[4]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[3]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[2]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[1]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[0]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MER_val[17]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[16]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[15]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[14]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[13]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[12]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[11]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[10]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[9]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[8]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[7]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[6]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[5]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[4]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[3]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[2]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[1]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[0]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MER_val[17]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[16]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[15]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[14]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[13]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[12]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[11]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[10]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[9]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[8]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[7]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[6]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[5]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[4]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[3]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[2]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[1]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
    Warning (12110): Net "MER_val[0]" is missing source, defaulting to GND File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fd24.tdf
    Info (12023): Found entity 1: altsyncram_fd24 File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/altsyncram_fd24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf
    Info (12023): Found entity 1: cntr_6ii File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_6ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.20.14:01:18 Progress: Loading sld4f823103/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 25 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mapper_power:MAPPOW_I|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v Line: 26
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|Mult1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|Mult1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF3|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v Line: 51
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF4|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v Line: 51
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "square_error:SQERR_I|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v Line: 17
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult15" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 547
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult14" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 543
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult13" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 539
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult12" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 535
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult11" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 531
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult10" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 527
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult9" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 523
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult7" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 515
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult8" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 519
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult5" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 507
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult6" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 511
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult16" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 661
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult2" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 495
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult3" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 499
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult4" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 503
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 487
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|Mult1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 491
Info (12130): Elaborated megafunction instantiation "mapper_power:MAPPOW_I|lpm_mult:Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v Line: 26
Info (12133): Instantiated megafunction "mapper_power:MAPPOW_I|lpm_mult:Mult0" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v Line: 26
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf
    Info (12023): Found entity 1: mult_c6t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_c6t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 34
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult1" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 34
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_q9t.tdf
    Info (12023): Found entity 1: mult_q9t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_q9t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 31
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_2:HALF2|lpm_mult:Mult0" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v Line: 31
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0at.tdf
    Info (12023): Found entity 1: mult_0at File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_0at.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v Line: 51
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|half_band_filter_1:HALF1|lpm_mult:Mult0" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v Line: 51
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "square_error:SQERR_I|lpm_mult:Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v Line: 17
Info (12133): Instantiated megafunction "square_error:SQERR_I|lpm_mult:Mult0" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v Line: 17
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 547
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult15" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 547
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_86t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 543
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult14" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 543
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_46t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 539
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult13" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 539
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_26t.tdf
    Info (12023): Found entity 1: mult_26t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_26t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 535
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult12" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 535
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 531
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult11" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 531
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_06t.tdf
    Info (12023): Found entity 1: mult_06t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_06t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 527
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult10" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 527
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 523
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult9" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 523
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_76t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 515
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult7" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 515
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_56t.tdf
    Info (12023): Found entity 1: mult_56t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_56t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 519
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult8" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 519
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 507
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult5" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 507
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf
    Info (12023): Found entity 1: mult_s4t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s4t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 511
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult6" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 511
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 661
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult16" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 661
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r9t.tdf
    Info (12023): Found entity 1: mult_r9t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_r9t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 499
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult3" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 499
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 503
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult4" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 503
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 487
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult0" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 487
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_q4t.tdf
    Info (12023): Found entity 1: mult_q4t File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_q4t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 491
Info (12133): Instantiated megafunction "mer_test:MER_I|comm_SUT:SUT_2|rx_red2:RECEIVER|lpm_mult:Mult1" with the following parameter: File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v Line: 491
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[0] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[10] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[11] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[12] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[13] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[14] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[15] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[16] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[17] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[1] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[2] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[3] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[4] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[5] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[6] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[7] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[8] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Warning (13012): Latch mer_test:MER_I|comm_SUT:SUT_2|rx[9] has unsafe behavior File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PHYS_SW[2] File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 981 of its 1053 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 72 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PHYS_KEY[1]" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 3
    Warning (15610): No output dependent on input pin "PHYS_KEY[2]" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 3
    Warning (15610): No output dependent on input pin "PHYS_KEY[3]" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 3
    Warning (15610): No output dependent on input pin "PHYS_SW[3]" File: /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v Line: 4
Info (21057): Implemented 18829 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 18232 logic cells
    Info (21064): Implemented 510 RAM segments
    Info (21062): Implemented 50 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 981 megabytes
    Info: Processing ended: Wed Mar 20 14:01:35 2024
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.map.smsg.


