
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

000114ac <.init>:
   114ac:	push	{r3, lr}
   114b0:	bl	11910 <ftello64@plt+0x48>
   114b4:	pop	{r3, pc}

Disassembly of section .plt:

000114b8 <pthread_mutex_unlock@plt-0x14>:
   114b8:	push	{lr}		; (str lr, [sp, #-4]!)
   114bc:	ldr	lr, [pc, #4]	; 114c8 <pthread_mutex_unlock@plt-0x4>
   114c0:	add	lr, pc, lr
   114c4:	ldr	pc, [lr, #8]!
   114c8:	andeq	lr, r3, r8, lsr fp

000114cc <pthread_mutex_unlock@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #253952	; 0x3e000
   114d4:	ldr	pc, [ip, #2872]!	; 0xb38

000114d8 <calloc@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #253952	; 0x3e000
   114e0:	ldr	pc, [ip, #2864]!	; 0xb30

000114e4 <fputs_unlocked@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #253952	; 0x3e000
   114ec:	ldr	pc, [ip, #2856]!	; 0xb28

000114f0 <wctype@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #253952	; 0x3e000
   114f8:	ldr	pc, [ip, #2848]!	; 0xb20

000114fc <raise@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #253952	; 0x3e000
   11504:	ldr	pc, [ip, #2840]!	; 0xb18

00011508 <wcrtomb@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #253952	; 0x3e000
   11510:	ldr	pc, [ip, #2832]!	; 0xb10

00011514 <iconv_close@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #253952	; 0x3e000
   1151c:	ldr	pc, [ip, #2824]!	; 0xb08

00011520 <iswctype@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #253952	; 0x3e000
   11528:	ldr	pc, [ip, #2816]!	; 0xb00

0001152c <iconv@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #253952	; 0x3e000
   11534:	ldr	pc, [ip, #2808]!	; 0xaf8

00011538 <strcmp@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #253952	; 0x3e000
   11540:	ldr	pc, [ip, #2800]!	; 0xaf0

00011544 <printf@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #253952	; 0x3e000
   1154c:	ldr	pc, [ip, #2792]!	; 0xae8

00011550 <pthread_mutex_destroy@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #253952	; 0x3e000
   11558:	ldr	pc, [ip, #2784]!	; 0xae0

0001155c <fflush@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #253952	; 0x3e000
   11564:	ldr	pc, [ip, #2776]!	; 0xad8

00011568 <wcwidth@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #253952	; 0x3e000
   11570:	ldr	pc, [ip, #2768]!	; 0xad0

00011574 <memmove@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #253952	; 0x3e000
   1157c:	ldr	pc, [ip, #2760]!	; 0xac8

00011580 <free@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #253952	; 0x3e000
   11588:	ldr	pc, [ip, #2752]!	; 0xac0

0001158c <pthread_mutex_lock@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #253952	; 0x3e000
   11594:	ldr	pc, [ip, #2744]!	; 0xab8

00011598 <ferror@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #253952	; 0x3e000
   115a0:	ldr	pc, [ip, #2736]!	; 0xab0

000115a4 <_exit@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #253952	; 0x3e000
   115ac:	ldr	pc, [ip, #2728]!	; 0xaa8

000115b0 <memcpy@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #253952	; 0x3e000
   115b8:	ldr	pc, [ip, #2720]!	; 0xaa0

000115bc <tolower@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #253952	; 0x3e000
   115c4:	ldr	pc, [ip, #2712]!	; 0xa98

000115c8 <pthread_mutex_init@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #253952	; 0x3e000
   115d0:	ldr	pc, [ip, #2704]!	; 0xa90

000115d4 <towlower@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #253952	; 0x3e000
   115dc:	ldr	pc, [ip, #2696]!	; 0xa88

000115e0 <mbsinit@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #253952	; 0x3e000
   115e8:	ldr	pc, [ip, #2688]!	; 0xa80

000115ec <memcmp@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #253952	; 0x3e000
   115f4:	ldr	pc, [ip, #2680]!	; 0xa78

000115f8 <stpcpy@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #253952	; 0x3e000
   11600:	ldr	pc, [ip, #2672]!	; 0xa70

00011604 <strdup@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #253952	; 0x3e000
   1160c:	ldr	pc, [ip, #2664]!	; 0xa68

00011610 <dup2@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #253952	; 0x3e000
   11618:	ldr	pc, [ip, #2656]!	; 0xa60

0001161c <realloc@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #253952	; 0x3e000
   11624:	ldr	pc, [ip, #2648]!	; 0xa58

00011628 <textdomain@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #253952	; 0x3e000
   11630:	ldr	pc, [ip, #2640]!	; 0xa50

00011634 <iswcntrl@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #253952	; 0x3e000
   1163c:	ldr	pc, [ip, #2632]!	; 0xa48

00011640 <iswprint@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #253952	; 0x3e000
   11648:	ldr	pc, [ip, #2624]!	; 0xa40

0001164c <__fxstat64@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #253952	; 0x3e000
   11654:	ldr	pc, [ip, #2616]!	; 0xa38

00011658 <lseek64@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #253952	; 0x3e000
   11660:	ldr	pc, [ip, #2608]!	; 0xa30

00011664 <__ctype_get_mb_cur_max@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #253952	; 0x3e000
   1166c:	ldr	pc, [ip, #2600]!	; 0xa28

00011670 <fread@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #253952	; 0x3e000
   11678:	ldr	pc, [ip, #2592]!	; 0xa20

0001167c <__fpending@plt>:
   1167c:	add	ip, pc, #0, 12
   11680:	add	ip, ip, #253952	; 0x3e000
   11684:	ldr	pc, [ip, #2584]!	; 0xa18

00011688 <ferror_unlocked@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #253952	; 0x3e000
   11690:	ldr	pc, [ip, #2576]!	; 0xa10

00011694 <mbrtowc@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #253952	; 0x3e000
   1169c:	ldr	pc, [ip, #2568]!	; 0xa08

000116a0 <error@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #253952	; 0x3e000
   116a8:	ldr	pc, [ip, #2560]!	; 0xa00

000116ac <open64@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #253952	; 0x3e000
   116b4:	ldr	pc, [ip, #2552]!	; 0x9f8

000116b8 <malloc@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #253952	; 0x3e000
   116c0:	ldr	pc, [ip, #2544]!	; 0x9f0

000116c4 <iconv_open@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #253952	; 0x3e000
   116cc:	ldr	pc, [ip, #2536]!	; 0x9e8

000116d0 <__libc_start_main@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #253952	; 0x3e000
   116d8:	ldr	pc, [ip, #2528]!	; 0x9e0

000116dc <__freading@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #253952	; 0x3e000
   116e4:	ldr	pc, [ip, #2520]!	; 0x9d8

000116e8 <__gmon_start__@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #253952	; 0x3e000
   116f0:	ldr	pc, [ip, #2512]!	; 0x9d0

000116f4 <freopen64@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #253952	; 0x3e000
   116fc:	ldr	pc, [ip, #2504]!	; 0x9c8

00011700 <getopt_long@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #253952	; 0x3e000
   11708:	ldr	pc, [ip, #2496]!	; 0x9c0

0001170c <__ctype_b_loc@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #253952	; 0x3e000
   11714:	ldr	pc, [ip, #2488]!	; 0x9b8

00011718 <exit@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #253952	; 0x3e000
   11720:	ldr	pc, [ip, #2480]!	; 0x9b0

00011724 <iswspace@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #253952	; 0x3e000
   1172c:	ldr	pc, [ip, #2472]!	; 0x9a8

00011730 <gettext@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #253952	; 0x3e000
   11738:	ldr	pc, [ip, #2464]!	; 0x9a0

0001173c <strlen@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #253952	; 0x3e000
   11744:	ldr	pc, [ip, #2456]!	; 0x998

00011748 <strchr@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #253952	; 0x3e000
   11750:	ldr	pc, [ip, #2448]!	; 0x990

00011754 <fprintf@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #253952	; 0x3e000
   1175c:	ldr	pc, [ip, #2440]!	; 0x988

00011760 <__errno_location@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #253952	; 0x3e000
   11768:	ldr	pc, [ip, #2432]!	; 0x980

0001176c <iswalnum@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #253952	; 0x3e000
   11774:	ldr	pc, [ip, #2424]!	; 0x978

00011778 <__cxa_atexit@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #253952	; 0x3e000
   11780:	ldr	pc, [ip, #2416]!	; 0x970

00011784 <setvbuf@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #253952	; 0x3e000
   1178c:	ldr	pc, [ip, #2408]!	; 0x968

00011790 <memset@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #253952	; 0x3e000
   11798:	ldr	pc, [ip, #2400]!	; 0x960

0001179c <btowc@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #253952	; 0x3e000
   117a4:	ldr	pc, [ip, #2392]!	; 0x958

000117a8 <fileno@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #253952	; 0x3e000
   117b0:	ldr	pc, [ip, #2384]!	; 0x950

000117b4 <memchr@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #253952	; 0x3e000
   117bc:	ldr	pc, [ip, #2376]!	; 0x948

000117c0 <strtoimax@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #253952	; 0x3e000
   117c8:	ldr	pc, [ip, #2368]!	; 0x940

000117cc <fclose@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #253952	; 0x3e000
   117d4:	ldr	pc, [ip, #2360]!	; 0x938

000117d8 <strnlen@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #253952	; 0x3e000
   117e0:	ldr	pc, [ip, #2352]!	; 0x930

000117e4 <fseeko64@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #253952	; 0x3e000
   117ec:	ldr	pc, [ip, #2344]!	; 0x928

000117f0 <setlocale@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #253952	; 0x3e000
   117f8:	ldr	pc, [ip, #2336]!	; 0x920

000117fc <toupper@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #253952	; 0x3e000
   11804:	ldr	pc, [ip, #2328]!	; 0x918

00011808 <strrchr@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #253952	; 0x3e000
   11810:	ldr	pc, [ip, #2320]!	; 0x910

00011814 <nl_langinfo@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #253952	; 0x3e000
   1181c:	ldr	pc, [ip, #2312]!	; 0x908

00011820 <sprintf@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #253952	; 0x3e000
   11828:	ldr	pc, [ip, #2304]!	; 0x900

0001182c <clearerr_unlocked@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #253952	; 0x3e000
   11834:	ldr	pc, [ip, #2296]!	; 0x8f8

00011838 <fopen64@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #253952	; 0x3e000
   11840:	ldr	pc, [ip, #2288]!	; 0x8f0

00011844 <qsort@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #253952	; 0x3e000
   1184c:	ldr	pc, [ip, #2280]!	; 0x8e8

00011850 <explicit_bzero@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #253952	; 0x3e000
   11858:	ldr	pc, [ip, #2272]!	; 0x8e0

0001185c <bindtextdomain@plt>:
   1185c:	add	ip, pc, #0, 12
   11860:	add	ip, ip, #253952	; 0x3e000
   11864:	ldr	pc, [ip, #2264]!	; 0x8d8

00011868 <towupper@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #253952	; 0x3e000
   11870:	ldr	pc, [ip, #2256]!	; 0x8d0

00011874 <fputs@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #253952	; 0x3e000
   1187c:	ldr	pc, [ip, #2248]!	; 0x8c8

00011880 <strncmp@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #253952	; 0x3e000
   11888:	ldr	pc, [ip, #2240]!	; 0x8c0

0001188c <abort@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #253952	; 0x3e000
   11894:	ldr	pc, [ip, #2232]!	; 0x8b8

00011898 <close@plt>:
   11898:	add	ip, pc, #0, 12
   1189c:	add	ip, ip, #253952	; 0x3e000
   118a0:	ldr	pc, [ip, #2224]!	; 0x8b0

000118a4 <putchar_unlocked@plt>:
   118a4:	add	ip, pc, #0, 12
   118a8:	add	ip, ip, #253952	; 0x3e000
   118ac:	ldr	pc, [ip, #2216]!	; 0x8a8

000118b0 <__assert_fail@plt>:
   118b0:	add	ip, pc, #0, 12
   118b4:	add	ip, ip, #253952	; 0x3e000
   118b8:	ldr	pc, [ip, #2208]!	; 0x8a0

000118bc <putc_unlocked@plt>:
   118bc:	add	ip, pc, #0, 12
   118c0:	add	ip, ip, #253952	; 0x3e000
   118c4:	ldr	pc, [ip, #2200]!	; 0x898

000118c8 <ftello64@plt>:
   118c8:	add	ip, pc, #0, 12
   118cc:	add	ip, ip, #253952	; 0x3e000
   118d0:	ldr	pc, [ip, #2192]!	; 0x890

Disassembly of section .text:

000118d4 <.text>:
   118d4:	mov	fp, #0
   118d8:	mov	lr, #0
   118dc:	pop	{r1}		; (ldr r1, [sp], #4)
   118e0:	mov	r2, sp
   118e4:	push	{r2}		; (str r2, [sp, #-4]!)
   118e8:	push	{r0}		; (str r0, [sp, #-4]!)
   118ec:	ldr	ip, [pc, #16]	; 11904 <ftello64@plt+0x3c>
   118f0:	push	{ip}		; (str ip, [sp, #-4]!)
   118f4:	ldr	r0, [pc, #12]	; 11908 <ftello64@plt+0x40>
   118f8:	ldr	r3, [pc, #12]	; 1190c <ftello64@plt+0x44>
   118fc:	bl	116d0 <__libc_start_main@plt>
   11900:	bl	1188c <abort@plt>
   11904:	andeq	lr, r3, r4, asr #2
   11908:	muleq	r1, r0, sp
   1190c:	andeq	lr, r3, r4, ror #1
   11910:	ldr	r3, [pc, #20]	; 1192c <ftello64@plt+0x64>
   11914:	ldr	r2, [pc, #20]	; 11930 <ftello64@plt+0x68>
   11918:	add	r3, pc, r3
   1191c:	ldr	r2, [r3, r2]
   11920:	cmp	r2, #0
   11924:	bxeq	lr
   11928:	b	116e8 <__gmon_start__@plt>
   1192c:	andeq	lr, r3, r0, ror #13
   11930:	andeq	r0, r0, r4, ror #2
   11934:	ldr	r0, [pc, #24]	; 11954 <ftello64@plt+0x8c>
   11938:	ldr	r3, [pc, #24]	; 11958 <ftello64@plt+0x90>
   1193c:	cmp	r3, r0
   11940:	bxeq	lr
   11944:	ldr	r3, [pc, #16]	; 1195c <ftello64@plt+0x94>
   11948:	cmp	r3, #0
   1194c:	bxeq	lr
   11950:	bx	r3
   11954:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   11958:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   1195c:	andeq	r0, r0, r0
   11960:	ldr	r0, [pc, #36]	; 1198c <ftello64@plt+0xc4>
   11964:	ldr	r1, [pc, #36]	; 11990 <ftello64@plt+0xc8>
   11968:	sub	r1, r1, r0
   1196c:	asr	r1, r1, #2
   11970:	add	r1, r1, r1, lsr #31
   11974:	asrs	r1, r1, #1
   11978:	bxeq	lr
   1197c:	ldr	r3, [pc, #16]	; 11994 <ftello64@plt+0xcc>
   11980:	cmp	r3, #0
   11984:	bxeq	lr
   11988:	bx	r3
   1198c:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   11990:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   11994:	andeq	r0, r0, r0
   11998:	push	{r4, lr}
   1199c:	ldr	r4, [pc, #24]	; 119bc <ftello64@plt+0xf4>
   119a0:	ldrb	r3, [r4]
   119a4:	cmp	r3, #0
   119a8:	popne	{r4, pc}
   119ac:	bl	11934 <ftello64@plt+0x6c>
   119b0:	mov	r3, #1
   119b4:	strb	r3, [r4]
   119b8:	pop	{r4, pc}
   119bc:	strdeq	r0, [r5], -r4
   119c0:	b	11960 <ftello64@plt+0x98>
   119c4:	push	{fp, lr}
   119c8:	mov	fp, sp
   119cc:	sub	sp, sp, #56	; 0x38
   119d0:	str	r0, [fp, #-4]
   119d4:	ldr	r0, [fp, #-4]
   119d8:	cmp	r0, #0
   119dc:	beq	11a28 <ftello64@plt+0x160>
   119e0:	b	119e4 <ftello64@plt+0x11c>
   119e4:	movw	r0, #480	; 0x1e0
   119e8:	movt	r0, #5
   119ec:	ldr	r0, [r0]
   119f0:	movw	r1, #57724	; 0xe17c
   119f4:	movt	r1, #3
   119f8:	str	r0, [fp, #-8]
   119fc:	mov	r0, r1
   11a00:	bl	11730 <gettext@plt>
   11a04:	movw	r1, #2056	; 0x808
   11a08:	movt	r1, #5
   11a0c:	ldr	r2, [r1]
   11a10:	ldr	r1, [fp, #-8]
   11a14:	str	r0, [fp, #-12]
   11a18:	mov	r0, r1
   11a1c:	ldr	r1, [fp, #-12]
   11a20:	bl	11754 <fprintf@plt>
   11a24:	b	11b8c <ftello64@plt+0x2c4>
   11a28:	movw	r0, #57763	; 0xe1a3
   11a2c:	movt	r0, #3
   11a30:	bl	11730 <gettext@plt>
   11a34:	movw	r1, #2056	; 0x808
   11a38:	movt	r1, #5
   11a3c:	ldr	r2, [r1]
   11a40:	ldr	r1, [r1]
   11a44:	str	r1, [fp, #-16]
   11a48:	mov	r1, r2
   11a4c:	ldr	r2, [fp, #-16]
   11a50:	bl	11544 <printf@plt>
   11a54:	movw	r1, #57854	; 0xe1fe
   11a58:	movt	r1, #3
   11a5c:	str	r0, [fp, #-20]	; 0xffffffec
   11a60:	mov	r0, r1
   11a64:	bl	11730 <gettext@plt>
   11a68:	movw	r1, #492	; 0x1ec
   11a6c:	movt	r1, #5
   11a70:	ldr	r1, [r1]
   11a74:	bl	114e4 <fputs_unlocked@plt>
   11a78:	str	r0, [fp, #-24]	; 0xffffffe8
   11a7c:	bl	11b94 <ftello64@plt+0x2cc>
   11a80:	bl	11bbc <ftello64@plt+0x2f4>
   11a84:	movw	r0, #57932	; 0xe24c
   11a88:	movt	r0, #3
   11a8c:	bl	11730 <gettext@plt>
   11a90:	movw	r1, #492	; 0x1ec
   11a94:	movt	r1, #5
   11a98:	ldr	r1, [r1]
   11a9c:	bl	114e4 <fputs_unlocked@plt>
   11aa0:	movw	r1, #58073	; 0xe2d9
   11aa4:	movt	r1, #3
   11aa8:	str	r0, [sp, #28]
   11aac:	mov	r0, r1
   11ab0:	bl	11730 <gettext@plt>
   11ab4:	movw	r1, #492	; 0x1ec
   11ab8:	movt	r1, #5
   11abc:	ldr	r1, [r1]
   11ac0:	bl	114e4 <fputs_unlocked@plt>
   11ac4:	movw	r1, #58201	; 0xe359
   11ac8:	movt	r1, #3
   11acc:	str	r0, [sp, #24]
   11ad0:	mov	r0, r1
   11ad4:	bl	11730 <gettext@plt>
   11ad8:	movw	r1, #492	; 0x1ec
   11adc:	movt	r1, #5
   11ae0:	ldr	r1, [r1]
   11ae4:	bl	114e4 <fputs_unlocked@plt>
   11ae8:	movw	r1, #58550	; 0xe4b6
   11aec:	movt	r1, #3
   11af0:	str	r0, [sp, #20]
   11af4:	mov	r0, r1
   11af8:	bl	11730 <gettext@plt>
   11afc:	movw	r1, #492	; 0x1ec
   11b00:	movt	r1, #5
   11b04:	ldr	r1, [r1]
   11b08:	bl	114e4 <fputs_unlocked@plt>
   11b0c:	movw	r1, #58968	; 0xe658
   11b10:	movt	r1, #3
   11b14:	str	r0, [sp, #16]
   11b18:	mov	r0, r1
   11b1c:	bl	11730 <gettext@plt>
   11b20:	movw	r1, #492	; 0x1ec
   11b24:	movt	r1, #5
   11b28:	ldr	r1, [r1]
   11b2c:	bl	114e4 <fputs_unlocked@plt>
   11b30:	movw	r1, #59174	; 0xe726
   11b34:	movt	r1, #3
   11b38:	str	r0, [sp, #12]
   11b3c:	mov	r0, r1
   11b40:	bl	11730 <gettext@plt>
   11b44:	movw	r1, #492	; 0x1ec
   11b48:	movt	r1, #5
   11b4c:	ldr	r1, [r1]
   11b50:	bl	114e4 <fputs_unlocked@plt>
   11b54:	movw	r1, #59219	; 0xe753
   11b58:	movt	r1, #3
   11b5c:	str	r0, [sp, #8]
   11b60:	mov	r0, r1
   11b64:	bl	11730 <gettext@plt>
   11b68:	movw	r1, #492	; 0x1ec
   11b6c:	movt	r1, #5
   11b70:	ldr	r1, [r1]
   11b74:	bl	114e4 <fputs_unlocked@plt>
   11b78:	movw	r1, #59273	; 0xe789
   11b7c:	movt	r1, #3
   11b80:	str	r0, [sp, #4]
   11b84:	mov	r0, r1
   11b88:	bl	11be4 <ftello64@plt+0x31c>
   11b8c:	ldr	r0, [fp, #-4]
   11b90:	bl	11718 <exit@plt>
   11b94:	push	{fp, lr}
   11b98:	mov	fp, sp
   11b9c:	movw	r0, #59442	; 0xe832
   11ba0:	movt	r0, #3
   11ba4:	bl	11730 <gettext@plt>
   11ba8:	movw	r1, #492	; 0x1ec
   11bac:	movt	r1, #5
   11bb0:	ldr	r1, [r1]
   11bb4:	bl	114e4 <fputs_unlocked@plt>
   11bb8:	pop	{fp, pc}
   11bbc:	push	{fp, lr}
   11bc0:	mov	fp, sp
   11bc4:	movw	r0, #59498	; 0xe86a
   11bc8:	movt	r0, #3
   11bcc:	bl	11730 <gettext@plt>
   11bd0:	movw	r1, #492	; 0x1ec
   11bd4:	movt	r1, #5
   11bd8:	ldr	r1, [r1]
   11bdc:	bl	114e4 <fputs_unlocked@plt>
   11be0:	pop	{fp, pc}
   11be4:	push	{fp, lr}
   11be8:	mov	fp, sp
   11bec:	sub	sp, sp, #88	; 0x58
   11bf0:	add	r1, sp, #28
   11bf4:	movw	r2, #60608	; 0xecc0
   11bf8:	movt	r2, #3
   11bfc:	str	r0, [fp, #-4]
   11c00:	mov	r0, r1
   11c04:	str	r1, [sp, #12]
   11c08:	mov	r1, r2
   11c0c:	movw	r2, #56	; 0x38
   11c10:	bl	115b0 <memcpy@plt>
   11c14:	ldr	r0, [fp, #-4]
   11c18:	str	r0, [sp, #24]
   11c1c:	ldr	r0, [sp, #12]
   11c20:	str	r0, [sp, #20]
   11c24:	ldr	r0, [sp, #20]
   11c28:	ldr	r0, [r0]
   11c2c:	movw	r1, #0
   11c30:	cmp	r0, r1
   11c34:	movw	r0, #0
   11c38:	str	r0, [sp, #8]
   11c3c:	beq	11c68 <ftello64@plt+0x3a0>
   11c40:	ldr	r0, [fp, #-4]
   11c44:	ldr	r1, [sp, #20]
   11c48:	ldr	r1, [r1]
   11c4c:	bl	11538 <strcmp@plt>
   11c50:	cmp	r0, #0
   11c54:	movw	r0, #0
   11c58:	moveq	r0, #1
   11c5c:	mvn	r1, #0
   11c60:	eor	r0, r0, r1
   11c64:	str	r0, [sp, #8]
   11c68:	ldr	r0, [sp, #8]
   11c6c:	tst	r0, #1
   11c70:	beq	11c84 <ftello64@plt+0x3bc>
   11c74:	ldr	r0, [sp, #20]
   11c78:	add	r0, r0, #8
   11c7c:	str	r0, [sp, #20]
   11c80:	b	11c24 <ftello64@plt+0x35c>
   11c84:	ldr	r0, [sp, #20]
   11c88:	ldr	r0, [r0, #4]
   11c8c:	movw	r1, #0
   11c90:	cmp	r0, r1
   11c94:	beq	11ca4 <ftello64@plt+0x3dc>
   11c98:	ldr	r0, [sp, #20]
   11c9c:	ldr	r0, [r0, #4]
   11ca0:	str	r0, [sp, #24]
   11ca4:	movw	r0, #59668	; 0xe914
   11ca8:	movt	r0, #3
   11cac:	bl	11730 <gettext@plt>
   11cb0:	movw	r1, #59382	; 0xe7f6
   11cb4:	movt	r1, #3
   11cb8:	movw	r2, #59691	; 0xe92b
   11cbc:	movt	r2, #3
   11cc0:	bl	11544 <printf@plt>
   11cc4:	movw	r1, #5
   11cc8:	str	r0, [sp, #4]
   11ccc:	mov	r0, r1
   11cd0:	movw	r1, #0
   11cd4:	bl	117f0 <setlocale@plt>
   11cd8:	str	r0, [sp, #16]
   11cdc:	ldr	r0, [sp, #16]
   11ce0:	movw	r1, #0
   11ce4:	cmp	r0, r1
   11ce8:	beq	11d24 <ftello64@plt+0x45c>
   11cec:	ldr	r0, [sp, #16]
   11cf0:	movw	r1, #59731	; 0xe953
   11cf4:	movt	r1, #3
   11cf8:	movw	r2, #3
   11cfc:	bl	11880 <strncmp@plt>
   11d00:	cmp	r0, #0
   11d04:	beq	11d24 <ftello64@plt+0x45c>
   11d08:	movw	r0, #59735	; 0xe957
   11d0c:	movt	r0, #3
   11d10:	bl	11730 <gettext@plt>
   11d14:	movw	r1, #492	; 0x1ec
   11d18:	movt	r1, #5
   11d1c:	ldr	r1, [r1]
   11d20:	bl	114e4 <fputs_unlocked@plt>
   11d24:	movw	r0, #59806	; 0xe99e
   11d28:	movt	r0, #3
   11d2c:	bl	11730 <gettext@plt>
   11d30:	ldr	r2, [fp, #-4]
   11d34:	movw	r1, #59691	; 0xe92b
   11d38:	movt	r1, #3
   11d3c:	bl	11544 <printf@plt>
   11d40:	movw	r1, #59833	; 0xe9b9
   11d44:	movt	r1, #3
   11d48:	str	r0, [sp]
   11d4c:	mov	r0, r1
   11d50:	bl	11730 <gettext@plt>
   11d54:	ldr	r1, [sp, #24]
   11d58:	ldr	r2, [sp, #24]
   11d5c:	ldr	r3, [fp, #-4]
   11d60:	cmp	r2, r3
   11d64:	movw	r2, #0
   11d68:	moveq	r2, #1
   11d6c:	tst	r2, #1
   11d70:	movw	r2, #58200	; 0xe358
   11d74:	movt	r2, #3
   11d78:	movw	r3, #59601	; 0xe8d1
   11d7c:	movt	r3, #3
   11d80:	movne	r2, r3
   11d84:	bl	11544 <printf@plt>
   11d88:	mov	sp, fp
   11d8c:	pop	{fp, pc}
   11d90:	push	{fp, lr}
   11d94:	mov	fp, sp
   11d98:	sub	sp, sp, #136	; 0x88
   11d9c:	movw	r2, #0
   11da0:	str	r2, [fp, #-4]
   11da4:	str	r0, [fp, #-8]
   11da8:	str	r1, [fp, #-12]
   11dac:	ldr	r0, [fp, #-12]
   11db0:	ldr	r0, [r0]
   11db4:	bl	17320 <ftello64@plt+0x5a58>
   11db8:	movw	r0, #6
   11dbc:	movw	r1, #58200	; 0xe358
   11dc0:	movt	r1, #3
   11dc4:	bl	117f0 <setlocale@plt>
   11dc8:	movw	r1, #59386	; 0xe7fa
   11dcc:	movt	r1, #3
   11dd0:	str	r0, [fp, #-48]	; 0xffffffd0
   11dd4:	mov	r0, r1
   11dd8:	movw	r1, #59277	; 0xe78d
   11ddc:	movt	r1, #3
   11de0:	bl	1185c <bindtextdomain@plt>
   11de4:	movw	r1, #59386	; 0xe7fa
   11de8:	movt	r1, #3
   11dec:	str	r0, [fp, #-52]	; 0xffffffcc
   11df0:	mov	r0, r1
   11df4:	bl	11628 <textdomain@plt>
   11df8:	movw	r1, #28504	; 0x6f58
   11dfc:	movt	r1, #1
   11e00:	str	r0, [fp, #-56]	; 0xffffffc8
   11e04:	mov	r0, r1
   11e08:	bl	3e148 <ftello64@plt+0x2c880>
   11e0c:	ldr	r0, [fp, #-8]
   11e10:	ldr	r1, [fp, #-12]
   11e14:	movw	r2, #59301	; 0xe7a5
   11e18:	movt	r2, #3
   11e1c:	movw	r3, #60284	; 0xeb7c
   11e20:	movt	r3, #3
   11e24:	movw	ip, #0
   11e28:	str	ip, [sp]
   11e2c:	bl	11700 <getopt_long@plt>
   11e30:	str	r0, [fp, #-16]
   11e34:	ldr	r0, [fp, #-16]
   11e38:	cmn	r0, #1
   11e3c:	beq	1244c <ftello64@plt+0xb84>
   11e40:	ldr	r0, [fp, #-16]
   11e44:	add	r0, r0, #3
   11e48:	cmp	r0, #122	; 0x7a
   11e4c:	str	r0, [fp, #-60]	; 0xffffffc4
   11e50:	bhi	12050 <ftello64@plt+0x788>
   11e54:	add	r0, pc, #8
   11e58:	ldr	r1, [fp, #-60]	; 0xffffffc4
   11e5c:	ldr	r0, [r0, r1, lsl #2]
   11e60:	mov	pc, r0
   11e64:	ldrdeq	r2, [r1], -r4
   11e68:	andeq	r2, r1, ip, asr #7
   11e6c:	andeq	r2, r1, r0, asr r0
   11e70:	andeq	r2, r1, r0, asr r0
   11e74:	andeq	r2, r1, r0, asr r0
   11e78:	andeq	r2, r1, r0, asr r0
   11e7c:	andeq	r2, r1, r0, asr r0
   11e80:	andeq	r2, r1, r0, asr r0
   11e84:	andeq	r2, r1, r0, asr r0
   11e88:	andeq	r2, r1, r0, asr r0
   11e8c:	andeq	r2, r1, r0, asr r0
   11e90:	andeq	r2, r1, r0, asr r0
   11e94:	andeq	r2, r1, r0, asr r0
   11e98:	andeq	r2, r1, ip, asr r3
   11e9c:	andeq	r2, r1, r0, asr r0
   11ea0:	andeq	r2, r1, r0, asr r0
   11ea4:	andeq	r2, r1, r0, asr r0
   11ea8:	andeq	r2, r1, r0, asr r0
   11eac:	andeq	r2, r1, r0, asr r0
   11eb0:	andeq	r2, r1, r0, asr r0
   11eb4:	andeq	r2, r1, r0, asr r0
   11eb8:	andeq	r2, r1, r0, asr r0
   11ebc:	andeq	r2, r1, r0, asr r0
   11ec0:	andeq	r2, r1, r0, asr r0
   11ec4:	andeq	r2, r1, r0, asr r0
   11ec8:	andeq	r2, r1, r0, asr r0
   11ecc:	andeq	r2, r1, r0, asr r0
   11ed0:	andeq	r2, r1, r0, asr r0
   11ed4:	andeq	r2, r1, r0, asr r0
   11ed8:	andeq	r2, r1, r0, asr r0
   11edc:	andeq	r2, r1, r0, asr r0
   11ee0:	andeq	r2, r1, r0, asr r0
   11ee4:	andeq	r2, r1, r0, asr r0
   11ee8:	andeq	r2, r1, r0, asr r0
   11eec:	andeq	r2, r1, r0, asr r0
   11ef0:	andeq	r2, r1, r0, asr r0
   11ef4:	andeq	r2, r1, r0, asr r0
   11ef8:	andeq	r2, r1, r0, asr r0
   11efc:	andeq	r2, r1, r0, asr r0
   11f00:	andeq	r2, r1, r0, asr r0
   11f04:	andeq	r2, r1, r0, asr r0
   11f08:	andeq	r2, r1, r0, asr r0
   11f0c:	andeq	r2, r1, r0, asr r0
   11f10:	andeq	r2, r1, r0, asr r0
   11f14:	andeq	r2, r1, r0, asr r0
   11f18:	andeq	r2, r1, r0, asr r0
   11f1c:	andeq	r2, r1, r0, asr r0
   11f20:	andeq	r2, r1, r0, asr r0
   11f24:	andeq	r2, r1, r0, asr r0
   11f28:	andeq	r2, r1, r0, asr r0
   11f2c:	andeq	r2, r1, r0, asr r0
   11f30:	andeq	r2, r1, r0, asr r0
   11f34:	andeq	r2, r1, r0, asr r0
   11f38:	andeq	r2, r1, r0, asr r0
   11f3c:	andeq	r2, r1, r0, asr r0
   11f40:	andeq	r2, r1, r0, asr r0
   11f44:	andeq	r2, r1, r0, asr r0
   11f48:	andeq	r2, r1, r0, asr r0
   11f4c:	andeq	r2, r1, r0, asr r0
   11f50:	andeq	r2, r1, r0, asr r0
   11f54:	andeq	r2, r1, r0, asr r0
   11f58:	andeq	r2, r1, r0, asr r0
   11f5c:	andeq	r2, r1, r0, asr r0
   11f60:	andeq	r2, r1, r0, asr r0
   11f64:	andeq	r2, r1, r0, asr r0
   11f68:	andeq	r2, r1, r0, asr r0
   11f6c:	andeq	r2, r1, r0, asr r0
   11f70:	andeq	r2, r1, r0, asr r0
   11f74:	andeq	r2, r1, ip, asr r2
   11f78:	andeq	r2, r1, r0, asr r0
   11f7c:	andeq	r2, r1, r0, asr r0
   11f80:	andeq	r2, r1, r0, asr r0
   11f84:	andeq	r2, r1, r0, asr r0
   11f88:	andeq	r2, r1, r0, ror r2
   11f8c:	andeq	r2, r1, r8, asr r0
   11f90:	andeq	r2, r1, r0, asr r0
   11f94:	andeq	r2, r1, r0, asr r0
   11f98:	andeq	r2, r1, r0, asr r0
   11f9c:	andeq	r2, r1, r0, asr r0
   11fa0:	andeq	r2, r1, r0, asr r0
   11fa4:	muleq	r1, r4, r2
   11fa8:	andeq	r2, r1, r0, asr r0
   11fac:			; <UNDEFINED> instruction: 0x000122b0
   11fb0:	andeq	r2, r1, r0, asr r0
   11fb4:	andeq	r2, r1, r0, asr r0
   11fb8:	andeq	r2, r1, r4, asr #5
   11fbc:	ldrdeq	r2, [r1], -r8
   11fc0:	strdeq	r2, [r1], -ip
   11fc4:	andeq	r2, r1, r0, asr r0
   11fc8:	andeq	r2, r1, r0, asr r0
   11fcc:	andeq	r2, r1, r0, lsl r3
   11fd0:	andeq	r2, r1, r0, asr r0
   11fd4:	andeq	r2, r1, r0, asr r0
   11fd8:	andeq	r2, r1, r0, asr r0
   11fdc:	andeq	r2, r1, r0, asr r0
   11fe0:	andeq	r2, r1, r0, asr r0
   11fe4:	andeq	r2, r1, r0, asr r0
   11fe8:	andeq	r2, r1, r0, asr r0
   11fec:	andeq	r2, r1, r0, asr r0
   11ff0:	andeq	r2, r1, r0, asr r0
   11ff4:	andeq	r2, r1, r0, asr r0
   11ff8:	andeq	r2, r1, ip, rrx
   11ffc:	andeq	r2, r1, r0, asr r0
   12000:	andeq	r2, r1, r0, asr r0
   12004:	andeq	r2, r1, r0, asr r0
   12008:	andeq	r2, r1, r8, lsl #1
   1200c:	muleq	r1, ip, r0
   12010:	andeq	r2, r1, r0, asr r0
   12014:	andeq	r2, r1, r4, asr r1
   12018:	andeq	r2, r1, r0, asr r0
   1201c:	andeq	r2, r1, r0, asr r0
   12020:	andeq	r2, r1, r0, asr r0
   12024:	andeq	r2, r1, r0, asr r0
   12028:	andeq	r2, r1, r0, asr r0
   1202c:	andeq	r2, r1, r0, ror r1
   12030:	andeq	r2, r1, r0, asr r0
   12034:	andeq	r2, r1, r0, asr r0
   12038:	andeq	r2, r1, ip, lsl #3
   1203c:	andeq	r2, r1, r0, asr r0
   12040:	andeq	r2, r1, r0, lsr #3
   12044:	andeq	r2, r1, r0, asr r0
   12048:	andeq	r2, r1, r0, asr r0
   1204c:	andeq	r2, r1, r4, lsr #3
   12050:	movw	r0, #1
   12054:	bl	119c4 <ftello64@plt+0xfc>
   12058:	movw	r0, #368	; 0x170
   1205c:	movt	r0, #5
   12060:	movw	r1, #0
   12064:	strb	r1, [r0]
   12068:	b	12448 <ftello64@plt+0xb80>
   1206c:	movw	r0, #496	; 0x1f0
   12070:	movt	r0, #5
   12074:	ldr	r0, [r0]
   12078:	movw	r1, #504	; 0x1f8
   1207c:	movt	r1, #5
   12080:	str	r0, [r1]
   12084:	b	12448 <ftello64@plt+0xb80>
   12088:	movw	r0, #508	; 0x1fc
   1208c:	movt	r0, #5
   12090:	movw	r1, #1
   12094:	strb	r1, [r0]
   12098:	b	12448 <ftello64@plt+0xb80>
   1209c:	movw	r0, #496	; 0x1f0
   120a0:	movt	r0, #5
   120a4:	ldr	r0, [r0]
   120a8:	movw	r1, #0
   120ac:	str	r1, [fp, #-64]	; 0xffffffc0
   120b0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   120b4:	sub	r3, fp, #32
   120b8:	movw	ip, #58200	; 0xe358
   120bc:	movt	ip, #3
   120c0:	str	ip, [sp]
   120c4:	bl	36344 <ftello64@plt+0x24a7c>
   120c8:	cmp	r0, #0
   120cc:	bne	12100 <ftello64@plt+0x838>
   120d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   120d4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   120d8:	subs	r0, r0, #1
   120dc:	sbcs	r1, r1, #0
   120e0:	blt	12100 <ftello64@plt+0x838>
   120e4:	b	120e8 <ftello64@plt+0x820>
   120e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   120ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   120f0:	subs	r0, r0, #-2147483648	; 0x80000000
   120f4:	sbcs	r1, r1, #0
   120f8:	blt	12140 <ftello64@plt+0x878>
   120fc:	b	12100 <ftello64@plt+0x838>
   12100:	movw	r0, #59328	; 0xe7c0
   12104:	movt	r0, #3
   12108:	bl	11730 <gettext@plt>
   1210c:	movw	r1, #496	; 0x1f0
   12110:	movt	r1, #5
   12114:	ldr	r1, [r1]
   12118:	str	r0, [sp, #68]	; 0x44
   1211c:	mov	r0, r1
   12120:	bl	1a2b4 <ftello64@plt+0x89ec>
   12124:	movw	r1, #1
   12128:	str	r0, [sp, #64]	; 0x40
   1212c:	mov	r0, r1
   12130:	movw	r1, #0
   12134:	ldr	r2, [sp, #68]	; 0x44
   12138:	ldr	r3, [sp, #64]	; 0x40
   1213c:	bl	116a0 <error@plt>
   12140:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12144:	movw	r1, #372	; 0x174
   12148:	movt	r1, #5
   1214c:	str	r0, [r1]
   12150:	b	12448 <ftello64@plt+0xb80>
   12154:	movw	r0, #496	; 0x1f0
   12158:	movt	r0, #5
   1215c:	ldr	r0, [r0]
   12160:	movw	r1, #512	; 0x200
   12164:	movt	r1, #5
   12168:	str	r0, [r1]
   1216c:	b	12448 <ftello64@plt+0xb80>
   12170:	movw	r0, #496	; 0x1f0
   12174:	movt	r0, #5
   12178:	ldr	r0, [r0]
   1217c:	movw	r1, #516	; 0x204
   12180:	movt	r1, #5
   12184:	str	r0, [r1]
   12188:	b	12448 <ftello64@plt+0xb80>
   1218c:	movw	r0, #520	; 0x208
   12190:	movt	r0, #5
   12194:	movw	r1, #1
   12198:	strb	r1, [r0]
   1219c:	b	12448 <ftello64@plt+0xb80>
   121a0:	b	12448 <ftello64@plt+0xb80>
   121a4:	movw	r0, #496	; 0x1f0
   121a8:	movt	r0, #5
   121ac:	ldr	r0, [r0]
   121b0:	movw	r1, #0
   121b4:	str	r1, [sp, #60]	; 0x3c
   121b8:	ldr	r2, [sp, #60]	; 0x3c
   121bc:	sub	r3, fp, #40	; 0x28
   121c0:	movw	ip, #58200	; 0xe358
   121c4:	movt	ip, #3
   121c8:	str	ip, [sp]
   121cc:	bl	36344 <ftello64@plt+0x24a7c>
   121d0:	cmp	r0, #0
   121d4:	bne	12208 <ftello64@plt+0x940>
   121d8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   121dc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   121e0:	subs	r0, r0, #1
   121e4:	sbcs	r1, r1, #0
   121e8:	blt	12208 <ftello64@plt+0x940>
   121ec:	b	121f0 <ftello64@plt+0x928>
   121f0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   121f4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   121f8:	subs	r0, r0, #-2147483648	; 0x80000000
   121fc:	sbcs	r1, r1, #0
   12200:	blt	12248 <ftello64@plt+0x980>
   12204:	b	12208 <ftello64@plt+0x940>
   12208:	movw	r0, #59350	; 0xe7d6
   1220c:	movt	r0, #3
   12210:	bl	11730 <gettext@plt>
   12214:	movw	r1, #496	; 0x1f0
   12218:	movt	r1, #5
   1221c:	ldr	r1, [r1]
   12220:	str	r0, [sp, #56]	; 0x38
   12224:	mov	r0, r1
   12228:	bl	1a2b4 <ftello64@plt+0x89ec>
   1222c:	movw	r1, #1
   12230:	str	r0, [sp, #52]	; 0x34
   12234:	mov	r0, r1
   12238:	movw	r1, #0
   1223c:	ldr	r2, [sp, #56]	; 0x38
   12240:	ldr	r3, [sp, #52]	; 0x34
   12244:	bl	116a0 <error@plt>
   12248:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1224c:	movw	r1, #376	; 0x178
   12250:	movt	r1, #5
   12254:	str	r0, [r1]
   12258:	b	12448 <ftello64@plt+0xb80>
   1225c:	movw	r0, #521	; 0x209
   12260:	movt	r0, #5
   12264:	movw	r1, #1
   12268:	strb	r1, [r0]
   1226c:	b	12448 <ftello64@plt+0xb80>
   12270:	movw	r0, #496	; 0x1f0
   12274:	movt	r0, #5
   12278:	ldr	r1, [r0]
   1227c:	movw	r2, #380	; 0x17c
   12280:	movt	r2, #5
   12284:	str	r1, [r2]
   12288:	ldr	r0, [r0]
   1228c:	bl	12a60 <ftello64@plt+0x1198>
   12290:	b	12448 <ftello64@plt+0xb80>
   12294:	movw	r0, #496	; 0x1f0
   12298:	movt	r0, #5
   1229c:	ldr	r0, [r0]
   122a0:	movw	r1, #384	; 0x180
   122a4:	movt	r1, #5
   122a8:	str	r0, [r1]
   122ac:	b	12448 <ftello64@plt+0xb80>
   122b0:	movw	r0, #524	; 0x20c
   122b4:	movt	r0, #5
   122b8:	movw	r1, #2
   122bc:	str	r1, [r0]
   122c0:	b	12448 <ftello64@plt+0xb80>
   122c4:	movw	r0, #528	; 0x210
   122c8:	movt	r0, #5
   122cc:	movw	r1, #1
   122d0:	strb	r1, [r0]
   122d4:	b	12448 <ftello64@plt+0xb80>
   122d8:	movw	r0, #496	; 0x1f0
   122dc:	movt	r0, #5
   122e0:	ldr	r1, [r0]
   122e4:	movw	r2, #532	; 0x214
   122e8:	movt	r2, #5
   122ec:	str	r1, [r2]
   122f0:	ldr	r0, [r0]
   122f4:	bl	12a60 <ftello64@plt+0x1198>
   122f8:	b	12448 <ftello64@plt+0xb80>
   122fc:	movw	r0, #524	; 0x20c
   12300:	movt	r0, #5
   12304:	movw	r1, #3
   12308:	str	r1, [r0]
   1230c:	b	12448 <ftello64@plt+0xb80>
   12310:	movw	r0, #496	; 0x1f0
   12314:	movt	r0, #5
   12318:	ldr	r1, [r0]
   1231c:	movw	r2, #824	; 0x338
   12320:	movt	r2, #5
   12324:	str	r1, [r2]
   12328:	ldr	r0, [r0]
   1232c:	bl	12a60 <ftello64@plt+0x1198>
   12330:	movw	r0, #824	; 0x338
   12334:	movt	r0, #5
   12338:	ldr	r0, [r0]
   1233c:	ldrsb	r0, [r0]
   12340:	cmp	r0, #0
   12344:	bne	12358 <ftello64@plt+0xa90>
   12348:	movw	r0, #824	; 0x338
   1234c:	movt	r0, #5
   12350:	movw	r1, #0
   12354:	str	r1, [r0]
   12358:	b	12448 <ftello64@plt+0xb80>
   1235c:	movw	r0, #496	; 0x1f0
   12360:	movt	r0, #5
   12364:	ldr	r1, [r0]
   12368:	movw	r0, #392	; 0x188
   1236c:	movt	r0, #5
   12370:	ldr	r0, [r0]
   12374:	mov	r2, sp
   12378:	mov	r3, #1
   1237c:	str	r3, [r2, #8]
   12380:	str	r0, [r2, #4]
   12384:	mov	r0, #4
   12388:	str	r0, [r2]
   1238c:	movw	r0, #59373	; 0xe7ed
   12390:	movt	r0, #3
   12394:	movw	r2, #60596	; 0xecb4
   12398:	movt	r2, #3
   1239c:	movw	r3, #60588	; 0xecac
   123a0:	movt	r3, #3
   123a4:	str	r3, [sp, #48]	; 0x30
   123a8:	bl	16dac <ftello64@plt+0x54e4>
   123ac:	mov	r1, r0
   123b0:	ldr	r2, [sp, #48]	; 0x30
   123b4:	add	r0, r2, r0, lsl #2
   123b8:	ldr	r0, [r0]
   123bc:	movw	r3, #524	; 0x20c
   123c0:	movt	r3, #5
   123c4:	str	r0, [r3]
   123c8:	b	12448 <ftello64@plt+0xb80>
   123cc:	movw	r0, #0
   123d0:	bl	119c4 <ftello64@plt+0xfc>
   123d4:	movw	r0, #492	; 0x1ec
   123d8:	movt	r0, #5
   123dc:	ldr	r0, [r0]
   123e0:	movw	r1, #388	; 0x184
   123e4:	movt	r1, #5
   123e8:	ldr	r3, [r1]
   123ec:	movw	r1, #59396	; 0xe804
   123f0:	movt	r1, #3
   123f4:	str	r0, [sp, #44]	; 0x2c
   123f8:	mov	r0, r1
   123fc:	movw	r1, #59406	; 0xe80e
   12400:	movt	r1, #3
   12404:	str	r3, [sp, #40]	; 0x28
   12408:	bl	17a10 <ftello64@plt+0x6148>
   1240c:	ldr	r1, [sp, #44]	; 0x2c
   12410:	str	r0, [sp, #36]	; 0x24
   12414:	mov	r0, r1
   12418:	movw	r1, #59273	; 0xe789
   1241c:	movt	r1, #3
   12420:	movw	r2, #59382	; 0xe7f6
   12424:	movt	r2, #3
   12428:	ldr	r3, [sp, #40]	; 0x28
   1242c:	ldr	ip, [sp, #36]	; 0x24
   12430:	str	ip, [sp]
   12434:	movw	lr, #0
   12438:	str	lr, [sp, #4]
   1243c:	bl	33314 <ftello64@plt+0x21a4c>
   12440:	movw	r0, #0
   12444:	bl	11718 <exit@plt>
   12448:	b	11e0c <ftello64@plt+0x544>
   1244c:	movw	r0, #472	; 0x1d8
   12450:	movt	r0, #5
   12454:	ldr	r0, [r0]
   12458:	ldr	r1, [fp, #-8]
   1245c:	cmp	r0, r1
   12460:	bne	124c8 <ftello64@plt+0xc00>
   12464:	movw	r0, #4
   12468:	bl	3349c <ftello64@plt+0x21bd4>
   1246c:	movw	r1, #1116	; 0x45c
   12470:	movt	r1, #5
   12474:	str	r0, [r1]
   12478:	movw	r0, #8
   1247c:	bl	3349c <ftello64@plt+0x21bd4>
   12480:	movw	r1, #1120	; 0x460
   12484:	movt	r1, #5
   12488:	str	r0, [r1]
   1248c:	movw	r0, #8
   12490:	bl	3349c <ftello64@plt+0x21bd4>
   12494:	movw	r1, #1124	; 0x464
   12498:	movt	r1, #5
   1249c:	str	r0, [r1]
   124a0:	movw	r0, #1128	; 0x468
   124a4:	movt	r0, #5
   124a8:	movw	r1, #1
   124ac:	str	r1, [r0]
   124b0:	movw	r0, #1116	; 0x45c
   124b4:	movt	r0, #5
   124b8:	ldr	r0, [r0]
   124bc:	movw	r1, #0
   124c0:	str	r1, [r0]
   124c4:	b	12850 <ftello64@plt+0xf88>
   124c8:	movw	r0, #368	; 0x170
   124cc:	movt	r0, #5
   124d0:	ldrb	r0, [r0]
   124d4:	tst	r0, #1
   124d8:	beq	12638 <ftello64@plt+0xd70>
   124dc:	ldr	r0, [fp, #-8]
   124e0:	movw	r1, #472	; 0x1d8
   124e4:	movt	r1, #5
   124e8:	ldr	r1, [r1]
   124ec:	sub	r0, r0, r1
   124f0:	movw	r1, #1128	; 0x468
   124f4:	movt	r1, #5
   124f8:	str	r0, [r1]
   124fc:	ldr	r0, [r1]
   12500:	movw	r1, #4
   12504:	bl	335f4 <ftello64@plt+0x21d2c>
   12508:	movw	r1, #1116	; 0x45c
   1250c:	movt	r1, #5
   12510:	str	r0, [r1]
   12514:	movw	r0, #1128	; 0x468
   12518:	movt	r0, #5
   1251c:	ldr	r0, [r0]
   12520:	movw	r1, #8
   12524:	bl	335f4 <ftello64@plt+0x21d2c>
   12528:	movw	r1, #1120	; 0x460
   1252c:	movt	r1, #5
   12530:	str	r0, [r1]
   12534:	movw	r0, #1128	; 0x468
   12538:	movt	r0, #5
   1253c:	ldr	r0, [r0]
   12540:	movw	r1, #8
   12544:	bl	335f4 <ftello64@plt+0x21d2c>
   12548:	movw	r1, #1124	; 0x464
   1254c:	movt	r1, #5
   12550:	str	r0, [r1]
   12554:	movw	r0, #0
   12558:	str	r0, [fp, #-20]	; 0xffffffec
   1255c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12560:	movw	r1, #1128	; 0x468
   12564:	movt	r1, #5
   12568:	ldr	r1, [r1]
   1256c:	cmp	r0, r1
   12570:	bge	12634 <ftello64@plt+0xd6c>
   12574:	ldr	r0, [fp, #-12]
   12578:	movw	r1, #472	; 0x1d8
   1257c:	movt	r1, #5
   12580:	ldr	r1, [r1]
   12584:	add	r0, r0, r1, lsl #2
   12588:	ldr	r0, [r0]
   1258c:	ldrsb	r0, [r0]
   12590:	cmp	r0, #0
   12594:	beq	125c4 <ftello64@plt+0xcfc>
   12598:	ldr	r0, [fp, #-12]
   1259c:	movw	r1, #472	; 0x1d8
   125a0:	movt	r1, #5
   125a4:	ldr	r1, [r1]
   125a8:	add	r0, r0, r1, lsl #2
   125ac:	ldr	r0, [r0]
   125b0:	movw	r1, #60864	; 0xedc0
   125b4:	movt	r1, #3
   125b8:	bl	11538 <strcmp@plt>
   125bc:	cmp	r0, #0
   125c0:	bne	125e4 <ftello64@plt+0xd1c>
   125c4:	movw	r0, #1116	; 0x45c
   125c8:	movt	r0, #5
   125cc:	ldr	r0, [r0]
   125d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   125d4:	add	r0, r0, r1, lsl #2
   125d8:	movw	r1, #0
   125dc:	str	r1, [r0]
   125e0:	b	12610 <ftello64@plt+0xd48>
   125e4:	ldr	r0, [fp, #-12]
   125e8:	movw	r1, #472	; 0x1d8
   125ec:	movt	r1, #5
   125f0:	ldr	r1, [r1]
   125f4:	ldr	r0, [r0, r1, lsl #2]
   125f8:	movw	r1, #1116	; 0x45c
   125fc:	movt	r1, #5
   12600:	ldr	r1, [r1]
   12604:	ldr	r2, [fp, #-20]	; 0xffffffec
   12608:	add	r1, r1, r2, lsl #2
   1260c:	str	r0, [r1]
   12610:	movw	r0, #472	; 0x1d8
   12614:	movt	r0, #5
   12618:	ldr	r1, [r0]
   1261c:	add	r1, r1, #1
   12620:	str	r1, [r0]
   12624:	ldr	r0, [fp, #-20]	; 0xffffffec
   12628:	add	r0, r0, #1
   1262c:	str	r0, [fp, #-20]	; 0xffffffec
   12630:	b	1255c <ftello64@plt+0xc94>
   12634:	b	1284c <ftello64@plt+0xf84>
   12638:	movw	r0, #1128	; 0x468
   1263c:	movt	r0, #5
   12640:	mov	r1, #1
   12644:	str	r1, [r0]
   12648:	mov	r0, #4
   1264c:	bl	3349c <ftello64@plt+0x21bd4>
   12650:	movw	r1, #1116	; 0x45c
   12654:	movt	r1, #5
   12658:	str	r0, [r1]
   1265c:	mov	r0, #8
   12660:	str	r0, [sp, #32]
   12664:	bl	3349c <ftello64@plt+0x21bd4>
   12668:	movw	r1, #1120	; 0x460
   1266c:	movt	r1, #5
   12670:	str	r0, [r1]
   12674:	ldr	r0, [sp, #32]
   12678:	bl	3349c <ftello64@plt+0x21bd4>
   1267c:	movw	r1, #1124	; 0x464
   12680:	movt	r1, #5
   12684:	str	r0, [r1]
   12688:	ldr	r0, [fp, #-12]
   1268c:	movw	r1, #472	; 0x1d8
   12690:	movt	r1, #5
   12694:	ldr	r1, [r1]
   12698:	add	r0, r0, r1, lsl #2
   1269c:	ldr	r0, [r0]
   126a0:	ldrsb	r0, [r0]
   126a4:	cmp	r0, #0
   126a8:	beq	126d8 <ftello64@plt+0xe10>
   126ac:	ldr	r0, [fp, #-12]
   126b0:	movw	r1, #472	; 0x1d8
   126b4:	movt	r1, #5
   126b8:	ldr	r1, [r1]
   126bc:	add	r0, r0, r1, lsl #2
   126c0:	ldr	r0, [r0]
   126c4:	movw	r1, #60864	; 0xedc0
   126c8:	movt	r1, #3
   126cc:	bl	11538 <strcmp@plt>
   126d0:	cmp	r0, #0
   126d4:	bne	126f0 <ftello64@plt+0xe28>
   126d8:	movw	r0, #1116	; 0x45c
   126dc:	movt	r0, #5
   126e0:	ldr	r0, [r0]
   126e4:	movw	r1, #0
   126e8:	str	r1, [r0]
   126ec:	b	12718 <ftello64@plt+0xe50>
   126f0:	ldr	r0, [fp, #-12]
   126f4:	movw	r1, #472	; 0x1d8
   126f8:	movt	r1, #5
   126fc:	ldr	r1, [r1]
   12700:	add	r0, r0, r1, lsl #2
   12704:	ldr	r0, [r0]
   12708:	movw	r1, #1116	; 0x45c
   1270c:	movt	r1, #5
   12710:	ldr	r1, [r1]
   12714:	str	r0, [r1]
   12718:	movw	r0, #472	; 0x1d8
   1271c:	movt	r0, #5
   12720:	ldr	r1, [r0]
   12724:	add	r1, r1, #1
   12728:	str	r1, [r0]
   1272c:	ldr	r0, [r0]
   12730:	ldr	r1, [fp, #-8]
   12734:	cmp	r0, r1
   12738:	bge	127e0 <ftello64@plt+0xf18>
   1273c:	ldr	r0, [fp, #-12]
   12740:	movw	r1, #472	; 0x1d8
   12744:	movt	r1, #5
   12748:	ldr	r1, [r1]
   1274c:	add	r0, r0, r1, lsl #2
   12750:	ldr	r0, [r0]
   12754:	movw	r1, #492	; 0x1ec
   12758:	movt	r1, #5
   1275c:	ldr	r2, [r1]
   12760:	movw	r1, #59423	; 0xe81f
   12764:	movt	r1, #3
   12768:	bl	170b8 <ftello64@plt+0x57f0>
   1276c:	movw	r1, #0
   12770:	cmp	r0, r1
   12774:	bne	127cc <ftello64@plt+0xf04>
   12778:	bl	11760 <__errno_location@plt>
   1277c:	ldr	r1, [r0]
   12780:	ldr	r0, [fp, #-12]
   12784:	movw	r2, #472	; 0x1d8
   12788:	movt	r2, #5
   1278c:	ldr	r2, [r2]
   12790:	add	r0, r0, r2, lsl #2
   12794:	ldr	r2, [r0]
   12798:	movw	r0, #0
   1279c:	movw	r3, #3
   127a0:	str	r1, [sp, #28]
   127a4:	mov	r1, r3
   127a8:	bl	1a070 <ftello64@plt+0x87a8>
   127ac:	movw	r1, #1
   127b0:	str	r0, [sp, #24]
   127b4:	mov	r0, r1
   127b8:	ldr	r1, [sp, #28]
   127bc:	movw	r2, #60766	; 0xed5e
   127c0:	movt	r2, #3
   127c4:	ldr	r3, [sp, #24]
   127c8:	bl	116a0 <error@plt>
   127cc:	movw	r0, #472	; 0x1d8
   127d0:	movt	r0, #5
   127d4:	ldr	r1, [r0]
   127d8:	add	r1, r1, #1
   127dc:	str	r1, [r0]
   127e0:	movw	r0, #472	; 0x1d8
   127e4:	movt	r0, #5
   127e8:	ldr	r0, [r0]
   127ec:	ldr	r1, [fp, #-8]
   127f0:	cmp	r0, r1
   127f4:	bge	12848 <ftello64@plt+0xf80>
   127f8:	movw	r0, #59425	; 0xe821
   127fc:	movt	r0, #3
   12800:	bl	11730 <gettext@plt>
   12804:	ldr	r1, [fp, #-12]
   12808:	movw	r2, #472	; 0x1d8
   1280c:	movt	r2, #5
   12810:	ldr	r2, [r2]
   12814:	add	r1, r1, r2, lsl #2
   12818:	ldr	r1, [r1]
   1281c:	str	r0, [sp, #20]
   12820:	mov	r0, r1
   12824:	bl	1a2b4 <ftello64@plt+0x89ec>
   12828:	movw	r1, #0
   1282c:	str	r0, [sp, #16]
   12830:	mov	r0, r1
   12834:	ldr	r2, [sp, #20]
   12838:	ldr	r3, [sp, #16]
   1283c:	bl	116a0 <error@plt>
   12840:	movw	r0, #1
   12844:	bl	119c4 <ftello64@plt+0xfc>
   12848:	b	1284c <ftello64@plt+0xf84>
   1284c:	b	12850 <ftello64@plt+0xf88>
   12850:	movw	r0, #524	; 0x20c
   12854:	movt	r0, #5
   12858:	ldr	r0, [r0]
   1285c:	cmp	r0, #0
   12860:	bne	12888 <ftello64@plt+0xfc0>
   12864:	movw	r0, #368	; 0x170
   12868:	movt	r0, #5
   1286c:	ldrb	r0, [r0]
   12870:	tst	r0, #1
   12874:	movw	r0, #1
   12878:	moveq	r0, #2
   1287c:	movw	r1, #524	; 0x20c
   12880:	movt	r1, #5
   12884:	str	r0, [r1]
   12888:	bl	12f40 <ftello64@plt+0x1678>
   1288c:	movw	r0, #504	; 0x1f8
   12890:	movt	r0, #5
   12894:	ldr	r0, [r0]
   12898:	movw	r1, #0
   1289c:	cmp	r0, r1
   128a0:	beq	128b4 <ftello64@plt+0xfec>
   128a4:	movw	r0, #504	; 0x1f8
   128a8:	movt	r0, #5
   128ac:	ldr	r0, [r0]
   128b0:	bl	13168 <ftello64@plt+0x18a0>
   128b4:	movw	r0, #512	; 0x200
   128b8:	movt	r0, #5
   128bc:	ldr	r0, [r0]
   128c0:	movw	r1, #0
   128c4:	cmp	r0, r1
   128c8:	beq	1290c <ftello64@plt+0x1044>
   128cc:	movw	r0, #512	; 0x200
   128d0:	movt	r0, #5
   128d4:	ldr	r0, [r0]
   128d8:	movw	r1, #1132	; 0x46c
   128dc:	movt	r1, #5
   128e0:	bl	13224 <ftello64@plt+0x195c>
   128e4:	movw	r0, #1132	; 0x46c
   128e8:	movt	r0, #5
   128ec:	ldr	r0, [r0, #8]
   128f0:	cmp	r0, #0
   128f4:	bne	12908 <ftello64@plt+0x1040>
   128f8:	movw	r0, #512	; 0x200
   128fc:	movt	r0, #5
   12900:	movw	r1, #0
   12904:	str	r1, [r0]
   12908:	b	1290c <ftello64@plt+0x1044>
   1290c:	movw	r0, #516	; 0x204
   12910:	movt	r0, #5
   12914:	ldr	r0, [r0]
   12918:	movw	r1, #0
   1291c:	cmp	r0, r1
   12920:	beq	12964 <ftello64@plt+0x109c>
   12924:	movw	r0, #516	; 0x204
   12928:	movt	r0, #5
   1292c:	ldr	r0, [r0]
   12930:	movw	r1, #1144	; 0x478
   12934:	movt	r1, #5
   12938:	bl	13224 <ftello64@plt+0x195c>
   1293c:	movw	r0, #1144	; 0x478
   12940:	movt	r0, #5
   12944:	ldr	r0, [r0, #8]
   12948:	cmp	r0, #0
   1294c:	bne	12960 <ftello64@plt+0x1098>
   12950:	movw	r0, #516	; 0x204
   12954:	movt	r0, #5
   12958:	movw	r1, #0
   1295c:	str	r1, [r0]
   12960:	b	12964 <ftello64@plt+0x109c>
   12964:	movw	r0, #1156	; 0x484
   12968:	movt	r0, #5
   1296c:	mov	r1, #0
   12970:	str	r1, [r0]
   12974:	movw	r0, #1160	; 0x488
   12978:	movt	r0, #5
   1297c:	str	r1, [r0, #4]
   12980:	str	r1, [r0]
   12984:	movw	r0, #1168	; 0x490
   12988:	movt	r0, #5
   1298c:	movw	r1, #0
   12990:	str	r1, [r0]
   12994:	movw	r0, #1172	; 0x494
   12998:	movt	r0, #5
   1299c:	str	r1, [r0]
   129a0:	str	r1, [fp, #-20]	; 0xffffffec
   129a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   129a8:	movw	r1, #1128	; 0x468
   129ac:	movt	r1, #5
   129b0:	ldr	r1, [r1]
   129b4:	cmp	r0, r1
   129b8:	bge	12a48 <ftello64@plt+0x1180>
   129bc:	movw	r0, #1124	; 0x464
   129c0:	movt	r0, #5
   129c4:	ldr	r0, [r0]
   129c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   129cc:	add	r0, r0, r1, lsl #3
   129d0:	str	r0, [fp, #-44]	; 0xffffffd4
   129d4:	movw	r0, #1116	; 0x45c
   129d8:	movt	r0, #5
   129dc:	ldr	r0, [r0]
   129e0:	ldr	r1, [fp, #-20]	; 0xffffffec
   129e4:	ldr	r0, [r0, r1, lsl #2]
   129e8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   129ec:	bl	133a0 <ftello64@plt+0x1ad8>
   129f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   129f4:	bl	13514 <ftello64@plt+0x1c4c>
   129f8:	movw	r0, #1160	; 0x488
   129fc:	movt	r0, #5
   12a00:	ldr	r1, [r0]
   12a04:	ldr	r2, [r0, #4]
   12a08:	adds	r1, r1, #1
   12a0c:	adc	r2, r2, #0
   12a10:	str	r1, [r0]
   12a14:	str	r2, [r0, #4]
   12a18:	ldr	r1, [r0]
   12a1c:	ldr	r0, [r0, #4]
   12a20:	movw	r2, #1120	; 0x460
   12a24:	movt	r2, #5
   12a28:	ldr	r2, [r2]
   12a2c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12a30:	str	r1, [r2, r3, lsl #3]!
   12a34:	str	r0, [r2, #4]
   12a38:	ldr	r0, [fp, #-20]	; 0xffffffec
   12a3c:	add	r0, r0, #1
   12a40:	str	r0, [fp, #-20]	; 0xffffffec
   12a44:	b	129a4 <ftello64@plt+0x10dc>
   12a48:	bl	13f78 <ftello64@plt+0x26b0>
   12a4c:	bl	13fc0 <ftello64@plt+0x26f8>
   12a50:	bl	14454 <ftello64@plt+0x2b8c>
   12a54:	movw	r0, #0
   12a58:	mov	sp, fp
   12a5c:	pop	{fp, pc}
   12a60:	push	{fp, lr}
   12a64:	mov	fp, sp
   12a68:	sub	sp, sp, #48	; 0x30
   12a6c:	str	r0, [fp, #-4]
   12a70:	ldr	r0, [fp, #-4]
   12a74:	str	r0, [fp, #-8]
   12a78:	ldr	r0, [fp, #-4]
   12a7c:	ldrsb	r0, [r0]
   12a80:	cmp	r0, #0
   12a84:	beq	12f2c <ftello64@plt+0x1664>
   12a88:	ldr	r0, [fp, #-4]
   12a8c:	ldrb	r0, [r0]
   12a90:	cmp	r0, #92	; 0x5c
   12a94:	bne	12f08 <ftello64@plt+0x1640>
   12a98:	ldr	r0, [fp, #-4]
   12a9c:	add	r0, r0, #1
   12aa0:	str	r0, [fp, #-4]
   12aa4:	ldr	r0, [fp, #-4]
   12aa8:	ldrb	r0, [r0]
   12aac:	mov	r1, r0
   12ab0:	cmp	r0, #0
   12ab4:	str	r1, [fp, #-20]	; 0xffffffec
   12ab8:	beq	12ecc <ftello64@plt+0x1604>
   12abc:	b	12ac0 <ftello64@plt+0x11f8>
   12ac0:	ldr	r0, [fp, #-20]	; 0xffffffec
   12ac4:	cmp	r0, #48	; 0x30
   12ac8:	beq	12ce8 <ftello64@plt+0x1420>
   12acc:	b	12ad0 <ftello64@plt+0x1208>
   12ad0:	ldr	r0, [fp, #-20]	; 0xffffffec
   12ad4:	cmp	r0, #97	; 0x61
   12ad8:	beq	12da8 <ftello64@plt+0x14e0>
   12adc:	b	12ae0 <ftello64@plt+0x1218>
   12ae0:	ldr	r0, [fp, #-20]	; 0xffffffec
   12ae4:	cmp	r0, #98	; 0x62
   12ae8:	beq	12dcc <ftello64@plt+0x1504>
   12aec:	b	12af0 <ftello64@plt+0x1228>
   12af0:	ldr	r0, [fp, #-20]	; 0xffffffec
   12af4:	cmp	r0, #99	; 0x63
   12af8:	beq	12df0 <ftello64@plt+0x1528>
   12afc:	b	12b00 <ftello64@plt+0x1238>
   12b00:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b04:	cmp	r0, #102	; 0x66
   12b08:	beq	12e18 <ftello64@plt+0x1550>
   12b0c:	b	12b10 <ftello64@plt+0x1248>
   12b10:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b14:	cmp	r0, #110	; 0x6e
   12b18:	beq	12e3c <ftello64@plt+0x1574>
   12b1c:	b	12b20 <ftello64@plt+0x1258>
   12b20:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b24:	cmp	r0, #114	; 0x72
   12b28:	beq	12e60 <ftello64@plt+0x1598>
   12b2c:	b	12b30 <ftello64@plt+0x1268>
   12b30:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b34:	cmp	r0, #116	; 0x74
   12b38:	beq	12e84 <ftello64@plt+0x15bc>
   12b3c:	b	12b40 <ftello64@plt+0x1278>
   12b40:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b44:	cmp	r0, #118	; 0x76
   12b48:	beq	12ea8 <ftello64@plt+0x15e0>
   12b4c:	b	12b50 <ftello64@plt+0x1288>
   12b50:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b54:	cmp	r0, #120	; 0x78
   12b58:	bne	12ed0 <ftello64@plt+0x1608>
   12b5c:	b	12b60 <ftello64@plt+0x1298>
   12b60:	movw	r0, #0
   12b64:	str	r0, [fp, #-12]
   12b68:	str	r0, [fp, #-16]
   12b6c:	ldr	r0, [fp, #-4]
   12b70:	add	r0, r0, #1
   12b74:	str	r0, [fp, #-4]
   12b78:	ldr	r0, [fp, #-16]
   12b7c:	cmp	r0, #3
   12b80:	movw	r0, #0
   12b84:	str	r0, [sp, #24]
   12b88:	bge	12bcc <ftello64@plt+0x1304>
   12b8c:	bl	1170c <__ctype_b_loc@plt>
   12b90:	ldr	r0, [r0]
   12b94:	ldr	r1, [fp, #-4]
   12b98:	ldrb	r1, [r1]
   12b9c:	str	r0, [sp, #20]
   12ba0:	mov	r0, r1
   12ba4:	bl	14548 <ftello64@plt+0x2c80>
   12ba8:	mov	r1, r0
   12bac:	ldr	r2, [sp, #20]
   12bb0:	add	r0, r2, r0, lsl #1
   12bb4:	ldrh	r0, [r0]
   12bb8:	and	r0, r0, #4096	; 0x1000
   12bbc:	cmp	r0, #0
   12bc0:	movw	r0, #0
   12bc4:	movne	r0, #1
   12bc8:	str	r0, [sp, #24]
   12bcc:	ldr	r0, [sp, #24]
   12bd0:	tst	r0, #1
   12bd4:	beq	12c98 <ftello64@plt+0x13d0>
   12bd8:	ldr	r0, [fp, #-12]
   12bdc:	lsl	r0, r0, #4
   12be0:	ldr	r1, [fp, #-4]
   12be4:	ldrb	r1, [r1]
   12be8:	cmp	r1, #97	; 0x61
   12bec:	str	r0, [sp, #16]
   12bf0:	blt	12c1c <ftello64@plt+0x1354>
   12bf4:	ldr	r0, [fp, #-4]
   12bf8:	ldrb	r0, [r0]
   12bfc:	cmp	r0, #102	; 0x66
   12c00:	bgt	12c1c <ftello64@plt+0x1354>
   12c04:	ldr	r0, [fp, #-4]
   12c08:	ldrb	r0, [r0]
   12c0c:	sub	r0, r0, #97	; 0x61
   12c10:	add	r0, r0, #10
   12c14:	str	r0, [sp, #12]
   12c18:	b	12c6c <ftello64@plt+0x13a4>
   12c1c:	ldr	r0, [fp, #-4]
   12c20:	ldrb	r0, [r0]
   12c24:	cmp	r0, #65	; 0x41
   12c28:	blt	12c54 <ftello64@plt+0x138c>
   12c2c:	ldr	r0, [fp, #-4]
   12c30:	ldrb	r0, [r0]
   12c34:	cmp	r0, #70	; 0x46
   12c38:	bgt	12c54 <ftello64@plt+0x138c>
   12c3c:	ldr	r0, [fp, #-4]
   12c40:	ldrb	r0, [r0]
   12c44:	sub	r0, r0, #65	; 0x41
   12c48:	add	r0, r0, #10
   12c4c:	str	r0, [sp, #8]
   12c50:	b	12c64 <ftello64@plt+0x139c>
   12c54:	ldr	r0, [fp, #-4]
   12c58:	ldrb	r0, [r0]
   12c5c:	sub	r0, r0, #48	; 0x30
   12c60:	str	r0, [sp, #8]
   12c64:	ldr	r0, [sp, #8]
   12c68:	str	r0, [sp, #12]
   12c6c:	ldr	r0, [sp, #12]
   12c70:	ldr	r1, [sp, #16]
   12c74:	add	r0, r1, r0
   12c78:	str	r0, [fp, #-12]
   12c7c:	ldr	r0, [fp, #-16]
   12c80:	add	r0, r0, #1
   12c84:	str	r0, [fp, #-16]
   12c88:	ldr	r0, [fp, #-4]
   12c8c:	add	r0, r0, #1
   12c90:	str	r0, [fp, #-4]
   12c94:	b	12b78 <ftello64@plt+0x12b0>
   12c98:	ldr	r0, [fp, #-16]
   12c9c:	cmp	r0, #0
   12ca0:	bne	12cd0 <ftello64@plt+0x1408>
   12ca4:	ldr	r0, [fp, #-8]
   12ca8:	add	r1, r0, #1
   12cac:	str	r1, [fp, #-8]
   12cb0:	movw	r1, #92	; 0x5c
   12cb4:	strb	r1, [r0]
   12cb8:	ldr	r0, [fp, #-8]
   12cbc:	add	r1, r0, #1
   12cc0:	str	r1, [fp, #-8]
   12cc4:	movw	r1, #120	; 0x78
   12cc8:	strb	r1, [r0]
   12ccc:	b	12ce4 <ftello64@plt+0x141c>
   12cd0:	ldr	r0, [fp, #-12]
   12cd4:	ldr	r1, [fp, #-8]
   12cd8:	add	r2, r1, #1
   12cdc:	str	r2, [fp, #-8]
   12ce0:	strb	r0, [r1]
   12ce4:	b	12f04 <ftello64@plt+0x163c>
   12ce8:	movw	r0, #0
   12cec:	str	r0, [fp, #-12]
   12cf0:	str	r0, [fp, #-16]
   12cf4:	ldr	r0, [fp, #-4]
   12cf8:	add	r0, r0, #1
   12cfc:	str	r0, [fp, #-4]
   12d00:	ldr	r0, [fp, #-16]
   12d04:	cmp	r0, #3
   12d08:	movw	r0, #0
   12d0c:	str	r0, [sp, #4]
   12d10:	bge	12d4c <ftello64@plt+0x1484>
   12d14:	ldr	r0, [fp, #-4]
   12d18:	ldrb	r0, [r0]
   12d1c:	cmp	r0, #48	; 0x30
   12d20:	movw	r0, #0
   12d24:	str	r0, [sp]
   12d28:	blt	12d44 <ftello64@plt+0x147c>
   12d2c:	ldr	r0, [fp, #-4]
   12d30:	ldrb	r0, [r0]
   12d34:	cmp	r0, #55	; 0x37
   12d38:	movw	r0, #0
   12d3c:	movle	r0, #1
   12d40:	str	r0, [sp]
   12d44:	ldr	r0, [sp]
   12d48:	str	r0, [sp, #4]
   12d4c:	ldr	r0, [sp, #4]
   12d50:	tst	r0, #1
   12d54:	beq	12d90 <ftello64@plt+0x14c8>
   12d58:	ldr	r0, [fp, #-12]
   12d5c:	lsl	r0, r0, #3
   12d60:	ldr	r1, [fp, #-4]
   12d64:	ldrb	r1, [r1]
   12d68:	sub	r1, r1, #48	; 0x30
   12d6c:	add	r0, r0, r1
   12d70:	str	r0, [fp, #-12]
   12d74:	ldr	r0, [fp, #-16]
   12d78:	add	r0, r0, #1
   12d7c:	str	r0, [fp, #-16]
   12d80:	ldr	r0, [fp, #-4]
   12d84:	add	r0, r0, #1
   12d88:	str	r0, [fp, #-4]
   12d8c:	b	12d00 <ftello64@plt+0x1438>
   12d90:	ldr	r0, [fp, #-12]
   12d94:	ldr	r1, [fp, #-8]
   12d98:	add	r2, r1, #1
   12d9c:	str	r2, [fp, #-8]
   12da0:	strb	r0, [r1]
   12da4:	b	12f04 <ftello64@plt+0x163c>
   12da8:	ldr	r0, [fp, #-8]
   12dac:	add	r1, r0, #1
   12db0:	str	r1, [fp, #-8]
   12db4:	movw	r1, #7
   12db8:	strb	r1, [r0]
   12dbc:	ldr	r0, [fp, #-4]
   12dc0:	add	r0, r0, #1
   12dc4:	str	r0, [fp, #-4]
   12dc8:	b	12f04 <ftello64@plt+0x163c>
   12dcc:	ldr	r0, [fp, #-8]
   12dd0:	add	r1, r0, #1
   12dd4:	str	r1, [fp, #-8]
   12dd8:	movw	r1, #8
   12ddc:	strb	r1, [r0]
   12de0:	ldr	r0, [fp, #-4]
   12de4:	add	r0, r0, #1
   12de8:	str	r0, [fp, #-4]
   12dec:	b	12f04 <ftello64@plt+0x163c>
   12df0:	b	12df4 <ftello64@plt+0x152c>
   12df4:	ldr	r0, [fp, #-4]
   12df8:	ldrsb	r0, [r0]
   12dfc:	cmp	r0, #0
   12e00:	beq	12e14 <ftello64@plt+0x154c>
   12e04:	ldr	r0, [fp, #-4]
   12e08:	add	r0, r0, #1
   12e0c:	str	r0, [fp, #-4]
   12e10:	b	12df4 <ftello64@plt+0x152c>
   12e14:	b	12f04 <ftello64@plt+0x163c>
   12e18:	ldr	r0, [fp, #-8]
   12e1c:	add	r1, r0, #1
   12e20:	str	r1, [fp, #-8]
   12e24:	movw	r1, #12
   12e28:	strb	r1, [r0]
   12e2c:	ldr	r0, [fp, #-4]
   12e30:	add	r0, r0, #1
   12e34:	str	r0, [fp, #-4]
   12e38:	b	12f04 <ftello64@plt+0x163c>
   12e3c:	ldr	r0, [fp, #-8]
   12e40:	add	r1, r0, #1
   12e44:	str	r1, [fp, #-8]
   12e48:	movw	r1, #10
   12e4c:	strb	r1, [r0]
   12e50:	ldr	r0, [fp, #-4]
   12e54:	add	r0, r0, #1
   12e58:	str	r0, [fp, #-4]
   12e5c:	b	12f04 <ftello64@plt+0x163c>
   12e60:	ldr	r0, [fp, #-8]
   12e64:	add	r1, r0, #1
   12e68:	str	r1, [fp, #-8]
   12e6c:	movw	r1, #13
   12e70:	strb	r1, [r0]
   12e74:	ldr	r0, [fp, #-4]
   12e78:	add	r0, r0, #1
   12e7c:	str	r0, [fp, #-4]
   12e80:	b	12f04 <ftello64@plt+0x163c>
   12e84:	ldr	r0, [fp, #-8]
   12e88:	add	r1, r0, #1
   12e8c:	str	r1, [fp, #-8]
   12e90:	movw	r1, #9
   12e94:	strb	r1, [r0]
   12e98:	ldr	r0, [fp, #-4]
   12e9c:	add	r0, r0, #1
   12ea0:	str	r0, [fp, #-4]
   12ea4:	b	12f04 <ftello64@plt+0x163c>
   12ea8:	ldr	r0, [fp, #-8]
   12eac:	add	r1, r0, #1
   12eb0:	str	r1, [fp, #-8]
   12eb4:	movw	r1, #11
   12eb8:	strb	r1, [r0]
   12ebc:	ldr	r0, [fp, #-4]
   12ec0:	add	r0, r0, #1
   12ec4:	str	r0, [fp, #-4]
   12ec8:	b	12f04 <ftello64@plt+0x163c>
   12ecc:	b	12f04 <ftello64@plt+0x163c>
   12ed0:	ldr	r0, [fp, #-8]
   12ed4:	add	r1, r0, #1
   12ed8:	str	r1, [fp, #-8]
   12edc:	movw	r1, #92	; 0x5c
   12ee0:	strb	r1, [r0]
   12ee4:	ldr	r0, [fp, #-4]
   12ee8:	add	r1, r0, #1
   12eec:	str	r1, [fp, #-4]
   12ef0:	ldrb	r0, [r0]
   12ef4:	ldr	r1, [fp, #-8]
   12ef8:	add	r2, r1, #1
   12efc:	str	r2, [fp, #-8]
   12f00:	strb	r0, [r1]
   12f04:	b	12f28 <ftello64@plt+0x1660>
   12f08:	ldr	r0, [fp, #-4]
   12f0c:	add	r1, r0, #1
   12f10:	str	r1, [fp, #-4]
   12f14:	ldrb	r0, [r0]
   12f18:	ldr	r1, [fp, #-8]
   12f1c:	add	r2, r1, #1
   12f20:	str	r2, [fp, #-8]
   12f24:	strb	r0, [r1]
   12f28:	b	12a78 <ftello64@plt+0x11b0>
   12f2c:	ldr	r0, [fp, #-8]
   12f30:	movw	r1, #0
   12f34:	strb	r1, [r0]
   12f38:	mov	sp, fp
   12f3c:	pop	{fp, pc}
   12f40:	push	{fp, lr}
   12f44:	mov	fp, sp
   12f48:	sub	sp, sp, #8
   12f4c:	movw	r0, #508	; 0x1fc
   12f50:	movt	r0, #5
   12f54:	ldrb	r0, [r0]
   12f58:	tst	r0, #1
   12f5c:	beq	12fa4 <ftello64@plt+0x16dc>
   12f60:	movw	r0, #0
   12f64:	str	r0, [sp, #4]
   12f68:	ldr	r0, [sp, #4]
   12f6c:	cmp	r0, #256	; 0x100
   12f70:	bge	12fa0 <ftello64@plt+0x16d8>
   12f74:	ldr	r0, [sp, #4]
   12f78:	bl	117fc <toupper@plt>
   12f7c:	ldr	r1, [sp, #4]
   12f80:	movw	r2, #1176	; 0x498
   12f84:	movt	r2, #5
   12f88:	add	r1, r2, r1
   12f8c:	strb	r0, [r1]
   12f90:	ldr	r0, [sp, #4]
   12f94:	add	r0, r0, #1
   12f98:	str	r0, [sp, #4]
   12f9c:	b	12f68 <ftello64@plt+0x16a0>
   12fa0:	b	12fa4 <ftello64@plt+0x16dc>
   12fa4:	movw	r0, #532	; 0x214
   12fa8:	movt	r0, #5
   12fac:	ldr	r0, [r0]
   12fb0:	movw	r1, #0
   12fb4:	cmp	r0, r1
   12fb8:	beq	12fe8 <ftello64@plt+0x1720>
   12fbc:	movw	r0, #532	; 0x214
   12fc0:	movt	r0, #5
   12fc4:	ldr	r0, [r0]
   12fc8:	ldrsb	r0, [r0]
   12fcc:	cmp	r0, #0
   12fd0:	bne	12fe4 <ftello64@plt+0x171c>
   12fd4:	movw	r0, #532	; 0x214
   12fd8:	movt	r0, #5
   12fdc:	movw	r1, #0
   12fe0:	str	r1, [r0]
   12fe4:	b	13040 <ftello64@plt+0x1778>
   12fe8:	movw	r0, #368	; 0x170
   12fec:	movt	r0, #5
   12ff0:	ldrb	r0, [r0]
   12ff4:	tst	r0, #1
   12ff8:	beq	13028 <ftello64@plt+0x1760>
   12ffc:	movw	r0, #520	; 0x208
   13000:	movt	r0, #5
   13004:	ldrb	r0, [r0]
   13008:	tst	r0, #1
   1300c:	bne	13028 <ftello64@plt+0x1760>
   13010:	movw	r0, #532	; 0x214
   13014:	movt	r0, #5
   13018:	movw	r1, #60091	; 0xeabb
   1301c:	movt	r1, #3
   13020:	str	r1, [r0]
   13024:	b	1303c <ftello64@plt+0x1774>
   13028:	movw	r0, #532	; 0x214
   1302c:	movt	r0, #5
   13030:	movw	r1, #58199	; 0xe357
   13034:	movt	r1, #3
   13038:	str	r1, [r0]
   1303c:	b	13040 <ftello64@plt+0x1778>
   13040:	movw	r0, #532	; 0x214
   13044:	movt	r0, #5
   13048:	ldr	r0, [r0]
   1304c:	movw	r1, #0
   13050:	cmp	r0, r1
   13054:	beq	13064 <ftello64@plt+0x179c>
   13058:	movw	r0, #532	; 0x214
   1305c:	movt	r0, #5
   13060:	bl	1455c <ftello64@plt+0x2c94>
   13064:	movw	r0, #824	; 0x338
   13068:	movt	r0, #5
   1306c:	ldr	r0, [r0]
   13070:	movw	r1, #0
   13074:	cmp	r0, r1
   13078:	beq	1308c <ftello64@plt+0x17c4>
   1307c:	movw	r0, #824	; 0x338
   13080:	movt	r0, #5
   13084:	bl	1455c <ftello64@plt+0x2c94>
   13088:	b	13160 <ftello64@plt+0x1898>
   1308c:	movw	r0, #504	; 0x1f8
   13090:	movt	r0, #5
   13094:	ldr	r0, [r0]
   13098:	movw	r1, #0
   1309c:	cmp	r0, r1
   130a0:	bne	1315c <ftello64@plt+0x1894>
   130a4:	movw	r0, #368	; 0x170
   130a8:	movt	r0, #5
   130ac:	ldrb	r0, [r0]
   130b0:	tst	r0, #1
   130b4:	beq	13128 <ftello64@plt+0x1860>
   130b8:	movw	r0, #0
   130bc:	str	r0, [sp, #4]
   130c0:	ldr	r0, [sp, #4]
   130c4:	cmp	r0, #256	; 0x100
   130c8:	bge	13124 <ftello64@plt+0x185c>
   130cc:	bl	1170c <__ctype_b_loc@plt>
   130d0:	ldr	r0, [r0]
   130d4:	ldr	r1, [sp, #4]
   130d8:	add	r0, r0, r1, lsl #1
   130dc:	ldrh	r0, [r0]
   130e0:	and	r0, r0, #1024	; 0x400
   130e4:	cmp	r0, #0
   130e8:	movw	r0, #0
   130ec:	movne	r0, #1
   130f0:	mvn	r1, #0
   130f4:	eor	r0, r0, r1
   130f8:	eor	r0, r0, r1
   130fc:	and	r0, r0, #1
   13100:	ldr	r1, [sp, #4]
   13104:	movw	r2, #1432	; 0x598
   13108:	movt	r2, #5
   1310c:	add	r1, r2, r1
   13110:	strb	r0, [r1]
   13114:	ldr	r0, [sp, #4]
   13118:	add	r0, r0, #1
   1311c:	str	r0, [sp, #4]
   13120:	b	130c0 <ftello64@plt+0x17f8>
   13124:	b	13158 <ftello64@plt+0x1890>
   13128:	movw	r0, #1432	; 0x598
   1312c:	movt	r0, #5
   13130:	str	r0, [sp]
   13134:	movw	r1, #1
   13138:	and	r1, r1, #255	; 0xff
   1313c:	movw	r2, #256	; 0x100
   13140:	bl	11790 <memset@plt>
   13144:	movw	r0, #0
   13148:	ldr	r1, [sp]
   1314c:	strb	r0, [r1, #32]
   13150:	strb	r0, [r1, #9]
   13154:	strb	r0, [r1, #10]
   13158:	b	1315c <ftello64@plt+0x1894>
   1315c:	b	13160 <ftello64@plt+0x1898>
   13160:	mov	sp, fp
   13164:	pop	{fp, pc}
   13168:	push	{fp, lr}
   1316c:	mov	fp, sp
   13170:	sub	sp, sp, #16
   13174:	str	r0, [fp, #-4]
   13178:	ldr	r0, [fp, #-4]
   1317c:	add	r1, sp, #4
   13180:	bl	133a0 <ftello64@plt+0x1ad8>
   13184:	movw	r0, #1432	; 0x598
   13188:	movt	r0, #5
   1318c:	movw	r1, #1
   13190:	and	r1, r1, #255	; 0xff
   13194:	movw	r2, #256	; 0x100
   13198:	bl	11790 <memset@plt>
   1319c:	ldr	r0, [sp, #4]
   131a0:	str	r0, [sp]
   131a4:	ldr	r0, [sp]
   131a8:	ldr	r1, [sp, #8]
   131ac:	cmp	r0, r1
   131b0:	bcs	131e8 <ftello64@plt+0x1920>
   131b4:	ldr	r0, [sp]
   131b8:	ldrb	r0, [r0]
   131bc:	bl	14548 <ftello64@plt+0x2c80>
   131c0:	and	r0, r0, #255	; 0xff
   131c4:	movw	r1, #1432	; 0x598
   131c8:	movt	r1, #5
   131cc:	add	r0, r1, r0
   131d0:	movw	r1, #0
   131d4:	strb	r1, [r0]
   131d8:	ldr	r0, [sp]
   131dc:	add	r0, r0, #1
   131e0:	str	r0, [sp]
   131e4:	b	131a4 <ftello64@plt+0x18dc>
   131e8:	movw	r0, #368	; 0x170
   131ec:	movt	r0, #5
   131f0:	ldrb	r0, [r0]
   131f4:	tst	r0, #1
   131f8:	bne	13214 <ftello64@plt+0x194c>
   131fc:	movw	r0, #1432	; 0x598
   13200:	movt	r0, #5
   13204:	movw	r1, #0
   13208:	strb	r1, [r0, #32]
   1320c:	strb	r1, [r0, #9]
   13210:	strb	r1, [r0, #10]
   13214:	ldr	r0, [sp, #4]
   13218:	bl	17078 <ftello64@plt+0x57b0>
   1321c:	mov	sp, fp
   13220:	pop	{fp, pc}
   13224:	push	{fp, lr}
   13228:	mov	fp, sp
   1322c:	sub	sp, sp, #32
   13230:	str	r0, [fp, #-4]
   13234:	str	r1, [fp, #-8]
   13238:	ldr	r0, [fp, #-4]
   1323c:	add	r1, sp, #16
   13240:	bl	133a0 <ftello64@plt+0x1ad8>
   13244:	ldr	r0, [fp, #-8]
   13248:	movw	r1, #0
   1324c:	str	r1, [r0]
   13250:	ldr	r0, [fp, #-8]
   13254:	str	r1, [r0, #4]
   13258:	ldr	r0, [fp, #-8]
   1325c:	str	r1, [r0, #8]
   13260:	ldr	r0, [sp, #16]
   13264:	str	r0, [sp, #12]
   13268:	ldr	r0, [sp, #12]
   1326c:	ldr	r1, [sp, #20]
   13270:	cmp	r0, r1
   13274:	bcs	13378 <ftello64@plt+0x1ab0>
   13278:	ldr	r0, [sp, #12]
   1327c:	str	r0, [sp, #8]
   13280:	ldr	r0, [sp, #12]
   13284:	ldr	r1, [sp, #20]
   13288:	cmp	r0, r1
   1328c:	movw	r0, #0
   13290:	str	r0, [sp, #4]
   13294:	bcs	132b0 <ftello64@plt+0x19e8>
   13298:	ldr	r0, [sp, #12]
   1329c:	ldrb	r0, [r0]
   132a0:	cmp	r0, #10
   132a4:	movw	r0, #0
   132a8:	movne	r0, #1
   132ac:	str	r0, [sp, #4]
   132b0:	ldr	r0, [sp, #4]
   132b4:	tst	r0, #1
   132b8:	beq	132cc <ftello64@plt+0x1a04>
   132bc:	ldr	r0, [sp, #12]
   132c0:	add	r0, r0, #1
   132c4:	str	r0, [sp, #12]
   132c8:	b	13280 <ftello64@plt+0x19b8>
   132cc:	ldr	r0, [sp, #12]
   132d0:	ldr	r1, [sp, #8]
   132d4:	cmp	r0, r1
   132d8:	bls	13358 <ftello64@plt+0x1a90>
   132dc:	ldr	r0, [fp, #-8]
   132e0:	ldr	r0, [r0, #8]
   132e4:	ldr	r1, [fp, #-8]
   132e8:	ldr	r1, [r1, #4]
   132ec:	cmp	r0, r1
   132f0:	bne	13314 <ftello64@plt+0x1a4c>
   132f4:	ldr	r0, [fp, #-8]
   132f8:	ldr	r0, [r0]
   132fc:	ldr	r1, [fp, #-8]
   13300:	add	r1, r1, #4
   13304:	movw	r2, #8
   13308:	bl	33678 <ftello64@plt+0x21db0>
   1330c:	ldr	r1, [fp, #-8]
   13310:	str	r0, [r1]
   13314:	ldr	r0, [sp, #8]
   13318:	ldr	r1, [fp, #-8]
   1331c:	ldr	r2, [r1]
   13320:	ldr	r1, [r1, #8]
   13324:	str	r0, [r2, r1, lsl #3]
   13328:	ldr	r0, [sp, #12]
   1332c:	ldr	r1, [sp, #8]
   13330:	sub	r0, r0, r1
   13334:	ldr	r1, [fp, #-8]
   13338:	ldr	r2, [r1]
   1333c:	ldr	r1, [r1, #8]
   13340:	add	r1, r2, r1, lsl #3
   13344:	str	r0, [r1, #4]
   13348:	ldr	r0, [fp, #-8]
   1334c:	ldr	r1, [r0, #8]
   13350:	add	r1, r1, #1
   13354:	str	r1, [r0, #8]
   13358:	ldr	r0, [sp, #12]
   1335c:	ldr	r1, [sp, #20]
   13360:	cmp	r0, r1
   13364:	bcs	13374 <ftello64@plt+0x1aac>
   13368:	ldr	r0, [sp, #12]
   1336c:	add	r0, r0, #1
   13370:	str	r0, [sp, #12]
   13374:	b	13268 <ftello64@plt+0x19a0>
   13378:	ldr	r0, [fp, #-8]
   1337c:	ldr	r0, [r0]
   13380:	ldr	r1, [fp, #-8]
   13384:	ldr	r1, [r1, #8]
   13388:	movw	r2, #8
   1338c:	movw	r3, #18020	; 0x4664
   13390:	movt	r3, #1
   13394:	bl	11844 <qsort@plt>
   13398:	mov	sp, fp
   1339c:	pop	{fp, pc}
   133a0:	push	{fp, lr}
   133a4:	mov	fp, sp
   133a8:	sub	sp, sp, #40	; 0x28
   133ac:	str	r0, [fp, #-4]
   133b0:	str	r1, [fp, #-8]
   133b4:	ldr	r0, [fp, #-4]
   133b8:	movw	r1, #0
   133bc:	cmp	r0, r1
   133c0:	movw	r0, #1
   133c4:	str	r0, [sp, #20]
   133c8:	beq	13404 <ftello64@plt+0x1b3c>
   133cc:	ldr	r0, [fp, #-4]
   133d0:	ldrsb	r0, [r0]
   133d4:	cmp	r0, #0
   133d8:	movw	r0, #1
   133dc:	str	r0, [sp, #20]
   133e0:	beq	13404 <ftello64@plt+0x1b3c>
   133e4:	ldr	r0, [fp, #-4]
   133e8:	movw	r1, #60864	; 0xedc0
   133ec:	movt	r1, #3
   133f0:	bl	11538 <strcmp@plt>
   133f4:	cmp	r0, #0
   133f8:	movw	r0, #0
   133fc:	moveq	r0, #1
   13400:	str	r0, [sp, #20]
   13404:	ldr	r0, [sp, #20]
   13408:	and	r0, r0, #1
   1340c:	strb	r0, [fp, #-13]
   13410:	ldrb	r0, [fp, #-13]
   13414:	tst	r0, #1
   13418:	beq	13440 <ftello64@plt+0x1b78>
   1341c:	movw	r0, #488	; 0x1e8
   13420:	movt	r0, #5
   13424:	ldr	r0, [r0]
   13428:	movw	r1, #0
   1342c:	sub	r2, fp, #12
   13430:	bl	1a3ec <ftello64@plt+0x8b24>
   13434:	ldr	r1, [fp, #-8]
   13438:	str	r0, [r1]
   1343c:	b	13458 <ftello64@plt+0x1b90>
   13440:	ldr	r0, [fp, #-4]
   13444:	movw	r1, #0
   13448:	sub	r2, fp, #12
   1344c:	bl	1a7c0 <ftello64@plt+0x8ef8>
   13450:	ldr	r1, [fp, #-8]
   13454:	str	r0, [r1]
   13458:	ldr	r0, [fp, #-8]
   1345c:	ldr	r0, [r0]
   13460:	movw	r1, #0
   13464:	cmp	r0, r1
   13468:	bne	134d8 <ftello64@plt+0x1c10>
   1346c:	bl	11760 <__errno_location@plt>
   13470:	ldr	r1, [r0]
   13474:	ldrb	r0, [fp, #-13]
   13478:	tst	r0, #1
   1347c:	str	r1, [sp, #16]
   13480:	beq	13494 <ftello64@plt+0x1bcc>
   13484:	movw	r0, #60864	; 0xedc0
   13488:	movt	r0, #3
   1348c:	str	r0, [sp, #12]
   13490:	b	1349c <ftello64@plt+0x1bd4>
   13494:	ldr	r0, [fp, #-4]
   13498:	str	r0, [sp, #12]
   1349c:	ldr	r0, [sp, #12]
   134a0:	movw	r1, #0
   134a4:	str	r0, [sp, #8]
   134a8:	mov	r0, r1
   134ac:	movw	r1, #3
   134b0:	ldr	r2, [sp, #8]
   134b4:	bl	1a070 <ftello64@plt+0x87a8>
   134b8:	movw	r1, #1
   134bc:	str	r0, [sp, #4]
   134c0:	mov	r0, r1
   134c4:	ldr	r1, [sp, #16]
   134c8:	movw	r2, #60766	; 0xed5e
   134cc:	movt	r2, #3
   134d0:	ldr	r3, [sp, #4]
   134d4:	bl	116a0 <error@plt>
   134d8:	ldrb	r0, [fp, #-13]
   134dc:	tst	r0, #1
   134e0:	beq	134f4 <ftello64@plt+0x1c2c>
   134e4:	movw	r0, #488	; 0x1e8
   134e8:	movt	r0, #5
   134ec:	ldr	r0, [r0]
   134f0:	bl	1182c <clearerr_unlocked@plt>
   134f4:	ldr	r0, [fp, #-8]
   134f8:	ldr	r0, [r0]
   134fc:	ldr	r1, [fp, #-12]
   13500:	add	r0, r0, r1
   13504:	ldr	r1, [fp, #-8]
   13508:	str	r0, [r1, #4]
   1350c:	mov	sp, fp
   13510:	pop	{fp, pc}
   13514:	push	{fp, lr}
   13518:	mov	fp, sp
   1351c:	sub	sp, sp, #160	; 0xa0
   13520:	str	r0, [fp, #-4]
   13524:	movw	r0, #1124	; 0x464
   13528:	movt	r0, #5
   1352c:	ldr	r0, [r0]
   13530:	ldr	r1, [fp, #-4]
   13534:	add	r0, r0, r1, lsl #3
   13538:	str	r0, [fp, #-60]	; 0xffffffc4
   1353c:	movw	r0, #0
   13540:	str	r0, [fp, #-24]	; 0xffffffe8
   13544:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13548:	ldr	r0, [r0]
   1354c:	str	r0, [fp, #-16]
   13550:	ldr	r0, [fp, #-16]
   13554:	str	r0, [fp, #-20]	; 0xffffffec
   13558:	movw	r0, #520	; 0x208
   1355c:	movt	r0, #5
   13560:	ldrb	r0, [r0]
   13564:	tst	r0, #1
   13568:	beq	1367c <ftello64@plt+0x1db4>
   1356c:	b	13570 <ftello64@plt+0x1ca8>
   13570:	ldr	r0, [fp, #-20]	; 0xffffffec
   13574:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13578:	ldr	r1, [r1, #4]
   1357c:	cmp	r0, r1
   13580:	movw	r0, #0
   13584:	str	r0, [fp, #-68]	; 0xffffffbc
   13588:	bcs	135d4 <ftello64@plt+0x1d0c>
   1358c:	bl	1170c <__ctype_b_loc@plt>
   13590:	ldr	r0, [r0]
   13594:	ldr	r1, [fp, #-20]	; 0xffffffec
   13598:	ldrb	r1, [r1]
   1359c:	str	r0, [fp, #-72]	; 0xffffffb8
   135a0:	mov	r0, r1
   135a4:	bl	14548 <ftello64@plt+0x2c80>
   135a8:	mov	r1, r0
   135ac:	ldr	r2, [fp, #-72]	; 0xffffffb8
   135b0:	add	r0, r2, r0, lsl #1
   135b4:	ldrh	r0, [r0]
   135b8:	and	r0, r0, #8192	; 0x2000
   135bc:	cmp	r0, #0
   135c0:	movw	r0, #0
   135c4:	movne	r0, #1
   135c8:	mvn	r3, #0
   135cc:	eor	r0, r0, r3
   135d0:	str	r0, [fp, #-68]	; 0xffffffbc
   135d4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   135d8:	tst	r0, #1
   135dc:	beq	135f0 <ftello64@plt+0x1d28>
   135e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   135e4:	add	r0, r0, #1
   135e8:	str	r0, [fp, #-20]	; 0xffffffec
   135ec:	b	13570 <ftello64@plt+0x1ca8>
   135f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   135f4:	ldr	r1, [fp, #-16]
   135f8:	sub	r0, r0, r1
   135fc:	str	r0, [fp, #-24]	; 0xffffffe8
   13600:	ldr	r0, [fp, #-20]	; 0xffffffec
   13604:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13608:	ldr	r1, [r1, #4]
   1360c:	cmp	r0, r1
   13610:	movw	r0, #0
   13614:	str	r0, [fp, #-76]	; 0xffffffb4
   13618:	bcs	1365c <ftello64@plt+0x1d94>
   1361c:	bl	1170c <__ctype_b_loc@plt>
   13620:	ldr	r0, [r0]
   13624:	ldr	r1, [fp, #-20]	; 0xffffffec
   13628:	ldrb	r1, [r1]
   1362c:	str	r0, [sp, #80]	; 0x50
   13630:	mov	r0, r1
   13634:	bl	14548 <ftello64@plt+0x2c80>
   13638:	mov	r1, r0
   1363c:	ldr	r2, [sp, #80]	; 0x50
   13640:	add	r0, r2, r0, lsl #1
   13644:	ldrh	r0, [r0]
   13648:	and	r0, r0, #8192	; 0x2000
   1364c:	cmp	r0, #0
   13650:	movw	r0, #0
   13654:	movne	r0, #1
   13658:	str	r0, [fp, #-76]	; 0xffffffb4
   1365c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13660:	tst	r0, #1
   13664:	beq	13678 <ftello64@plt+0x1db0>
   13668:	ldr	r0, [fp, #-20]	; 0xffffffec
   1366c:	add	r0, r0, #1
   13670:	str	r0, [fp, #-20]	; 0xffffffec
   13674:	b	13600 <ftello64@plt+0x1d38>
   13678:	b	1367c <ftello64@plt+0x1db4>
   1367c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13680:	ldr	r0, [r0]
   13684:	str	r0, [fp, #-8]
   13688:	ldr	r0, [fp, #-8]
   1368c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13690:	ldr	r1, [r1, #4]
   13694:	cmp	r0, r1
   13698:	bcs	13f70 <ftello64@plt+0x26a8>
   1369c:	ldr	r0, [fp, #-8]
   136a0:	str	r0, [fp, #-40]	; 0xffffffd8
   136a4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   136a8:	ldr	r0, [r0, #4]
   136ac:	str	r0, [fp, #-56]	; 0xffffffc8
   136b0:	movw	r0, #532	; 0x214
   136b4:	movt	r0, #5
   136b8:	ldr	r0, [r0]
   136bc:	movw	r1, #0
   136c0:	cmp	r0, r1
   136c4:	beq	137b4 <ftello64@plt+0x1eec>
   136c8:	ldr	r0, [fp, #-8]
   136cc:	ldr	r1, [fp, #-60]	; 0xffffffc4
   136d0:	ldr	r1, [r1, #4]
   136d4:	sub	r1, r1, r0
   136d8:	movw	r2, #1688	; 0x698
   136dc:	movt	r2, #5
   136e0:	mov	r3, sp
   136e4:	str	r2, [r3, #4]
   136e8:	str	r1, [r3]
   136ec:	movw	r2, #532	; 0x214
   136f0:	movt	r2, #5
   136f4:	add	r2, r2, #4
   136f8:	mov	r3, #0
   136fc:	str	r0, [sp, #76]	; 0x4c
   13700:	mov	r0, r2
   13704:	ldr	r2, [sp, #76]	; 0x4c
   13708:	str	r1, [sp, #72]	; 0x48
   1370c:	mov	r1, r2
   13710:	ldr	r2, [sp, #72]	; 0x48
   13714:	bl	1d208 <ftello64@plt+0xb940>
   13718:	mov	r1, r0
   1371c:	cmn	r0, #2
   13720:	str	r1, [sp, #68]	; 0x44
   13724:	beq	1374c <ftello64@plt+0x1e84>
   13728:	b	1372c <ftello64@plt+0x1e64>
   1372c:	ldr	r0, [sp, #68]	; 0x44
   13730:	cmn	r0, #1
   13734:	beq	13750 <ftello64@plt+0x1e88>
   13738:	b	1373c <ftello64@plt+0x1e74>
   1373c:	ldr	r0, [sp, #68]	; 0x44
   13740:	cmp	r0, #0
   13744:	beq	13754 <ftello64@plt+0x1e8c>
   13748:	b	13794 <ftello64@plt+0x1ecc>
   1374c:	bl	1486c <ftello64@plt+0x2fa4>
   13750:	b	137b0 <ftello64@plt+0x1ee8>
   13754:	movw	r0, #60142	; 0xeaee
   13758:	movt	r0, #3
   1375c:	bl	11730 <gettext@plt>
   13760:	movw	r1, #532	; 0x214
   13764:	movt	r1, #5
   13768:	ldr	r1, [r1]
   1376c:	str	r0, [sp, #64]	; 0x40
   13770:	mov	r0, r1
   13774:	bl	1a2b4 <ftello64@plt+0x89ec>
   13778:	movw	r1, #1
   1377c:	str	r0, [sp, #60]	; 0x3c
   13780:	mov	r0, r1
   13784:	movw	r1, #0
   13788:	ldr	r2, [sp, #64]	; 0x40
   1378c:	ldr	r3, [sp, #60]	; 0x3c
   13790:	bl	116a0 <error@plt>
   13794:	ldr	r0, [fp, #-8]
   13798:	movw	r1, #1688	; 0x698
   1379c:	movt	r1, #5
   137a0:	ldr	r1, [r1, #8]
   137a4:	ldr	r1, [r1]
   137a8:	add	r0, r0, r1
   137ac:	str	r0, [fp, #-56]	; 0xffffffc8
   137b0:	b	137b4 <ftello64@plt+0x1eec>
   137b4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   137b8:	str	r0, [fp, #-44]	; 0xffffffd4
   137bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   137c0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   137c4:	cmp	r0, r1
   137c8:	movw	r0, #0
   137cc:	str	r0, [sp, #56]	; 0x38
   137d0:	bls	13814 <ftello64@plt+0x1f4c>
   137d4:	bl	1170c <__ctype_b_loc@plt>
   137d8:	ldr	r0, [r0]
   137dc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   137e0:	ldrb	r1, [r1, #-1]
   137e4:	str	r0, [sp, #52]	; 0x34
   137e8:	mov	r0, r1
   137ec:	bl	14548 <ftello64@plt+0x2c80>
   137f0:	mov	r1, r0
   137f4:	ldr	r2, [sp, #52]	; 0x34
   137f8:	add	r0, r2, r0, lsl #1
   137fc:	ldrh	r0, [r0]
   13800:	and	r0, r0, #8192	; 0x2000
   13804:	cmp	r0, #0
   13808:	movw	r0, #0
   1380c:	movne	r0, #1
   13810:	str	r0, [sp, #56]	; 0x38
   13814:	ldr	r0, [sp, #56]	; 0x38
   13818:	tst	r0, #1
   1381c:	beq	13834 <ftello64@plt+0x1f6c>
   13820:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13824:	mvn	r1, #0
   13828:	add	r0, r0, r1
   1382c:	str	r0, [fp, #-44]	; 0xffffffd4
   13830:	b	137bc <ftello64@plt+0x1ef4>
   13834:	b	13838 <ftello64@plt+0x1f70>
   13838:	movw	r0, #824	; 0x338
   1383c:	movt	r0, #5
   13840:	ldr	r0, [r0]
   13844:	movw	r1, #0
   13848:	cmp	r0, r1
   1384c:	beq	138f4 <ftello64@plt+0x202c>
   13850:	movw	r0, #824	; 0x338
   13854:	movt	r0, #5
   13858:	add	r0, r0, #4
   1385c:	ldr	r1, [fp, #-8]
   13860:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13864:	ldr	r3, [fp, #-8]
   13868:	sub	r2, r2, r3
   1386c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13870:	ldr	ip, [fp, #-8]
   13874:	sub	r3, r3, ip
   13878:	movw	ip, #0
   1387c:	str	r3, [sp, #48]	; 0x30
   13880:	mov	r3, ip
   13884:	ldr	ip, [sp, #48]	; 0x30
   13888:	str	ip, [sp]
   1388c:	movw	lr, #1700	; 0x6a4
   13890:	movt	lr, #5
   13894:	str	lr, [sp, #4]
   13898:	bl	1d208 <ftello64@plt+0xb940>
   1389c:	str	r0, [fp, #-64]	; 0xffffffc0
   138a0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   138a4:	cmn	r0, #2
   138a8:	bne	138b0 <ftello64@plt+0x1fe8>
   138ac:	bl	1486c <ftello64@plt+0x2fa4>
   138b0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   138b4:	cmn	r0, #1
   138b8:	bne	138c0 <ftello64@plt+0x1ff8>
   138bc:	b	13f60 <ftello64@plt+0x2698>
   138c0:	ldr	r0, [fp, #-8]
   138c4:	movw	r1, #1700	; 0x6a4
   138c8:	movt	r1, #5
   138cc:	ldr	r2, [r1, #4]
   138d0:	ldr	r2, [r2]
   138d4:	add	r0, r0, r2
   138d8:	str	r0, [fp, #-48]	; 0xffffffd0
   138dc:	ldr	r0, [fp, #-8]
   138e0:	ldr	r1, [r1, #8]
   138e4:	ldr	r1, [r1]
   138e8:	add	r0, r0, r1
   138ec:	str	r0, [fp, #-52]	; 0xffffffcc
   138f0:	b	139f0 <ftello64@plt+0x2128>
   138f4:	ldr	r0, [fp, #-8]
   138f8:	str	r0, [fp, #-12]
   138fc:	ldr	r0, [fp, #-12]
   13900:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13904:	cmp	r0, r1
   13908:	movw	r0, #0
   1390c:	str	r0, [sp, #44]	; 0x2c
   13910:	bcs	1394c <ftello64@plt+0x2084>
   13914:	ldr	r0, [fp, #-12]
   13918:	ldrb	r0, [r0]
   1391c:	bl	14548 <ftello64@plt+0x2c80>
   13920:	and	r0, r0, #255	; 0xff
   13924:	movw	r1, #1432	; 0x598
   13928:	movt	r1, #5
   1392c:	add	r0, r1, r0
   13930:	ldrsb	r0, [r0]
   13934:	cmp	r0, #0
   13938:	movw	r0, #0
   1393c:	movne	r0, #1
   13940:	mvn	r1, #0
   13944:	eor	r0, r0, r1
   13948:	str	r0, [sp, #44]	; 0x2c
   1394c:	ldr	r0, [sp, #44]	; 0x2c
   13950:	tst	r0, #1
   13954:	beq	13968 <ftello64@plt+0x20a0>
   13958:	ldr	r0, [fp, #-12]
   1395c:	add	r0, r0, #1
   13960:	str	r0, [fp, #-12]
   13964:	b	138fc <ftello64@plt+0x2034>
   13968:	ldr	r0, [fp, #-12]
   1396c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13970:	cmp	r0, r1
   13974:	bne	1397c <ftello64@plt+0x20b4>
   13978:	b	13f60 <ftello64@plt+0x2698>
   1397c:	ldr	r0, [fp, #-12]
   13980:	str	r0, [fp, #-48]	; 0xffffffd0
   13984:	ldr	r0, [fp, #-12]
   13988:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1398c:	cmp	r0, r1
   13990:	movw	r0, #0
   13994:	str	r0, [sp, #40]	; 0x28
   13998:	bcs	139cc <ftello64@plt+0x2104>
   1399c:	ldr	r0, [fp, #-12]
   139a0:	ldrb	r0, [r0]
   139a4:	bl	14548 <ftello64@plt+0x2c80>
   139a8:	and	r0, r0, #255	; 0xff
   139ac:	movw	r1, #1432	; 0x598
   139b0:	movt	r1, #5
   139b4:	add	r0, r1, r0
   139b8:	ldrb	r0, [r0]
   139bc:	cmp	r0, #0
   139c0:	movw	r0, #0
   139c4:	movne	r0, #1
   139c8:	str	r0, [sp, #40]	; 0x28
   139cc:	ldr	r0, [sp, #40]	; 0x28
   139d0:	tst	r0, #1
   139d4:	beq	139e8 <ftello64@plt+0x2120>
   139d8:	ldr	r0, [fp, #-12]
   139dc:	add	r0, r0, #1
   139e0:	str	r0, [fp, #-12]
   139e4:	b	13984 <ftello64@plt+0x20bc>
   139e8:	ldr	r0, [fp, #-12]
   139ec:	str	r0, [fp, #-52]	; 0xffffffcc
   139f0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   139f4:	str	r0, [fp, #-8]
   139f8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   139fc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   13a00:	cmp	r0, r1
   13a04:	bne	13a18 <ftello64@plt+0x2150>
   13a08:	ldr	r0, [fp, #-8]
   13a0c:	add	r0, r0, #1
   13a10:	str	r0, [fp, #-8]
   13a14:	b	13838 <ftello64@plt+0x1f70>
   13a18:	ldr	r0, [fp, #-8]
   13a1c:	str	r0, [fp, #-32]	; 0xffffffe0
   13a20:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13a24:	ldr	r1, [fp, #-48]	; 0xffffffd0
   13a28:	sub	r0, r0, r1
   13a2c:	str	r0, [fp, #-28]	; 0xffffffe4
   13a30:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13a34:	ldr	r1, [fp, #-8]
   13a38:	add	r0, r1, r0
   13a3c:	str	r0, [fp, #-8]
   13a40:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13a44:	movw	r1, #1168	; 0x490
   13a48:	movt	r1, #5
   13a4c:	ldr	r1, [r1]
   13a50:	cmp	r0, r1
   13a54:	ble	13a68 <ftello64@plt+0x21a0>
   13a58:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13a5c:	movw	r1, #1168	; 0x490
   13a60:	movt	r1, #5
   13a64:	str	r0, [r1]
   13a68:	movw	r0, #520	; 0x208
   13a6c:	movt	r0, #5
   13a70:	ldrb	r0, [r0]
   13a74:	tst	r0, #1
   13a78:	beq	13b90 <ftello64@plt+0x22c8>
   13a7c:	b	13a80 <ftello64@plt+0x21b8>
   13a80:	ldr	r0, [fp, #-20]	; 0xffffffec
   13a84:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13a88:	cmp	r0, r1
   13a8c:	bcs	13b78 <ftello64@plt+0x22b0>
   13a90:	ldr	r0, [fp, #-20]	; 0xffffffec
   13a94:	ldrb	r0, [r0]
   13a98:	cmp	r0, #10
   13a9c:	bne	13b68 <ftello64@plt+0x22a0>
   13aa0:	movw	r0, #1160	; 0x488
   13aa4:	movt	r0, #5
   13aa8:	ldr	r1, [r0]
   13aac:	ldr	r2, [r0, #4]
   13ab0:	adds	r1, r1, #1
   13ab4:	adc	r2, r2, #0
   13ab8:	str	r1, [r0]
   13abc:	str	r2, [r0, #4]
   13ac0:	ldr	r0, [fp, #-20]	; 0xffffffec
   13ac4:	add	r0, r0, #1
   13ac8:	str	r0, [fp, #-20]	; 0xffffffec
   13acc:	ldr	r0, [fp, #-20]	; 0xffffffec
   13ad0:	str	r0, [fp, #-16]
   13ad4:	ldr	r0, [fp, #-20]	; 0xffffffec
   13ad8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13adc:	ldr	r1, [r1, #4]
   13ae0:	cmp	r0, r1
   13ae4:	movw	r0, #0
   13ae8:	str	r0, [sp, #36]	; 0x24
   13aec:	bcs	13b38 <ftello64@plt+0x2270>
   13af0:	bl	1170c <__ctype_b_loc@plt>
   13af4:	ldr	r0, [r0]
   13af8:	ldr	r1, [fp, #-20]	; 0xffffffec
   13afc:	ldrb	r1, [r1]
   13b00:	str	r0, [sp, #32]
   13b04:	mov	r0, r1
   13b08:	bl	14548 <ftello64@plt+0x2c80>
   13b0c:	mov	r1, r0
   13b10:	ldr	r2, [sp, #32]
   13b14:	add	r0, r2, r0, lsl #1
   13b18:	ldrh	r0, [r0]
   13b1c:	and	r0, r0, #8192	; 0x2000
   13b20:	cmp	r0, #0
   13b24:	movw	r0, #0
   13b28:	movne	r0, #1
   13b2c:	mvn	r3, #0
   13b30:	eor	r0, r0, r3
   13b34:	str	r0, [sp, #36]	; 0x24
   13b38:	ldr	r0, [sp, #36]	; 0x24
   13b3c:	tst	r0, #1
   13b40:	beq	13b54 <ftello64@plt+0x228c>
   13b44:	ldr	r0, [fp, #-20]	; 0xffffffec
   13b48:	add	r0, r0, #1
   13b4c:	str	r0, [fp, #-20]	; 0xffffffec
   13b50:	b	13ad4 <ftello64@plt+0x220c>
   13b54:	ldr	r0, [fp, #-20]	; 0xffffffec
   13b58:	ldr	r1, [fp, #-16]
   13b5c:	sub	r0, r0, r1
   13b60:	str	r0, [fp, #-24]	; 0xffffffe8
   13b64:	b	13b74 <ftello64@plt+0x22ac>
   13b68:	ldr	r0, [fp, #-20]	; 0xffffffec
   13b6c:	add	r0, r0, #1
   13b70:	str	r0, [fp, #-20]	; 0xffffffec
   13b74:	b	13a80 <ftello64@plt+0x21b8>
   13b78:	ldr	r0, [fp, #-20]	; 0xffffffec
   13b7c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13b80:	cmp	r0, r1
   13b84:	bls	13b8c <ftello64@plt+0x22c4>
   13b88:	b	13838 <ftello64@plt+0x1f70>
   13b8c:	b	13b90 <ftello64@plt+0x22c8>
   13b90:	movw	r0, #512	; 0x200
   13b94:	movt	r0, #5
   13b98:	ldr	r0, [r0]
   13b9c:	movw	r1, #0
   13ba0:	cmp	r0, r1
   13ba4:	beq	13bc4 <ftello64@plt+0x22fc>
   13ba8:	sub	r0, fp, #32
   13bac:	movw	r1, #1132	; 0x46c
   13bb0:	movt	r1, #5
   13bb4:	bl	148a8 <ftello64@plt+0x2fe0>
   13bb8:	tst	r0, #1
   13bbc:	beq	13bc4 <ftello64@plt+0x22fc>
   13bc0:	b	13838 <ftello64@plt+0x1f70>
   13bc4:	movw	r0, #516	; 0x204
   13bc8:	movt	r0, #5
   13bcc:	ldr	r0, [r0]
   13bd0:	movw	r1, #0
   13bd4:	cmp	r0, r1
   13bd8:	beq	13bf8 <ftello64@plt+0x2330>
   13bdc:	sub	r0, fp, #32
   13be0:	movw	r1, #1144	; 0x478
   13be4:	movt	r1, #5
   13be8:	bl	148a8 <ftello64@plt+0x2fe0>
   13bec:	tst	r0, #1
   13bf0:	bne	13bf8 <ftello64@plt+0x2330>
   13bf4:	b	13838 <ftello64@plt+0x1f70>
   13bf8:	movw	r0, #1156	; 0x484
   13bfc:	movt	r0, #5
   13c00:	ldr	r0, [r0]
   13c04:	movw	r1, #1712	; 0x6b0
   13c08:	movt	r1, #5
   13c0c:	ldr	r1, [r1]
   13c10:	cmp	r0, r1
   13c14:	bne	13c40 <ftello64@plt+0x2378>
   13c18:	movw	r0, #1716	; 0x6b4
   13c1c:	movt	r0, #5
   13c20:	ldr	r0, [r0]
   13c24:	movw	r1, #1712	; 0x6b0
   13c28:	movt	r1, #5
   13c2c:	movw	r2, #32
   13c30:	bl	33678 <ftello64@plt+0x21db0>
   13c34:	movw	r1, #1716	; 0x6b4
   13c38:	movt	r1, #5
   13c3c:	str	r0, [r1]
   13c40:	movw	r0, #1716	; 0x6b4
   13c44:	movt	r0, #5
   13c48:	ldr	r0, [r0]
   13c4c:	movw	r1, #1156	; 0x484
   13c50:	movt	r1, #5
   13c54:	ldr	r1, [r1]
   13c58:	add	r0, r0, r1, lsl #5
   13c5c:	str	r0, [fp, #-36]	; 0xffffffdc
   13c60:	movw	r0, #521	; 0x209
   13c64:	movt	r0, #5
   13c68:	ldrb	r0, [r0]
   13c6c:	tst	r0, #1
   13c70:	beq	13d80 <ftello64@plt+0x24b8>
   13c74:	b	13c78 <ftello64@plt+0x23b0>
   13c78:	ldr	r0, [fp, #-20]	; 0xffffffec
   13c7c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13c80:	cmp	r0, r1
   13c84:	bcs	13d60 <ftello64@plt+0x2498>
   13c88:	ldr	r0, [fp, #-20]	; 0xffffffec
   13c8c:	ldrb	r0, [r0]
   13c90:	cmp	r0, #10
   13c94:	bne	13d50 <ftello64@plt+0x2488>
   13c98:	movw	r0, #1160	; 0x488
   13c9c:	movt	r0, #5
   13ca0:	ldr	r1, [r0]
   13ca4:	ldr	r2, [r0, #4]
   13ca8:	adds	r1, r1, #1
   13cac:	adc	r2, r2, #0
   13cb0:	str	r1, [r0]
   13cb4:	str	r2, [r0, #4]
   13cb8:	ldr	r0, [fp, #-20]	; 0xffffffec
   13cbc:	add	r0, r0, #1
   13cc0:	str	r0, [fp, #-20]	; 0xffffffec
   13cc4:	ldr	r0, [fp, #-20]	; 0xffffffec
   13cc8:	str	r0, [fp, #-16]
   13ccc:	ldr	r0, [fp, #-20]	; 0xffffffec
   13cd0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13cd4:	ldr	r1, [r1, #4]
   13cd8:	cmp	r0, r1
   13cdc:	movw	r0, #0
   13ce0:	str	r0, [sp, #28]
   13ce4:	bcs	13d30 <ftello64@plt+0x2468>
   13ce8:	bl	1170c <__ctype_b_loc@plt>
   13cec:	ldr	r0, [r0]
   13cf0:	ldr	r1, [fp, #-20]	; 0xffffffec
   13cf4:	ldrb	r1, [r1]
   13cf8:	str	r0, [sp, #24]
   13cfc:	mov	r0, r1
   13d00:	bl	14548 <ftello64@plt+0x2c80>
   13d04:	mov	r1, r0
   13d08:	ldr	r2, [sp, #24]
   13d0c:	add	r0, r2, r0, lsl #1
   13d10:	ldrh	r0, [r0]
   13d14:	and	r0, r0, #8192	; 0x2000
   13d18:	cmp	r0, #0
   13d1c:	movw	r0, #0
   13d20:	movne	r0, #1
   13d24:	mvn	r3, #0
   13d28:	eor	r0, r0, r3
   13d2c:	str	r0, [sp, #28]
   13d30:	ldr	r0, [sp, #28]
   13d34:	tst	r0, #1
   13d38:	beq	13d4c <ftello64@plt+0x2484>
   13d3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   13d40:	add	r0, r0, #1
   13d44:	str	r0, [fp, #-20]	; 0xffffffec
   13d48:	b	13ccc <ftello64@plt+0x2404>
   13d4c:	b	13d5c <ftello64@plt+0x2494>
   13d50:	ldr	r0, [fp, #-20]	; 0xffffffec
   13d54:	add	r0, r0, #1
   13d58:	str	r0, [fp, #-20]	; 0xffffffec
   13d5c:	b	13c78 <ftello64@plt+0x23b0>
   13d60:	movw	r0, #1160	; 0x488
   13d64:	movt	r0, #5
   13d68:	ldr	r1, [r0]
   13d6c:	ldr	r0, [r0, #4]
   13d70:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13d74:	str	r0, [r2, #20]
   13d78:	str	r1, [r2, #16]
   13d7c:	b	13de0 <ftello64@plt+0x2518>
   13d80:	movw	r0, #520	; 0x208
   13d84:	movt	r0, #5
   13d88:	ldrb	r0, [r0]
   13d8c:	tst	r0, #1
   13d90:	beq	13ddc <ftello64@plt+0x2514>
   13d94:	ldr	r0, [fp, #-16]
   13d98:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13d9c:	sub	r0, r0, r1
   13da0:	asr	r1, r0, #31
   13da4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13da8:	str	r0, [r2, #16]
   13dac:	str	r1, [r2, #20]
   13db0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13db4:	movw	r1, #1172	; 0x494
   13db8:	movt	r1, #5
   13dbc:	ldr	r1, [r1]
   13dc0:	cmp	r0, r1
   13dc4:	ble	13dd8 <ftello64@plt+0x2510>
   13dc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13dcc:	movw	r1, #1172	; 0x494
   13dd0:	movt	r1, #5
   13dd4:	str	r0, [r1]
   13dd8:	b	13ddc <ftello64@plt+0x2514>
   13ddc:	b	13de0 <ftello64@plt+0x2518>
   13de0:	movw	r0, #520	; 0x208
   13de4:	movt	r0, #5
   13de8:	ldrb	r0, [r0]
   13dec:	tst	r0, #1
   13df0:	beq	13f00 <ftello64@plt+0x2638>
   13df4:	ldr	r0, [fp, #-16]
   13df8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13dfc:	cmp	r0, r1
   13e00:	bne	13f00 <ftello64@plt+0x2638>
   13e04:	b	13e08 <ftello64@plt+0x2540>
   13e08:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13e0c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13e10:	cmp	r0, r1
   13e14:	movw	r0, #0
   13e18:	str	r0, [sp, #20]
   13e1c:	bcs	13e68 <ftello64@plt+0x25a0>
   13e20:	bl	1170c <__ctype_b_loc@plt>
   13e24:	ldr	r0, [r0]
   13e28:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13e2c:	ldrb	r1, [r1]
   13e30:	str	r0, [sp, #16]
   13e34:	mov	r0, r1
   13e38:	bl	14548 <ftello64@plt+0x2c80>
   13e3c:	mov	r1, r0
   13e40:	ldr	r2, [sp, #16]
   13e44:	add	r0, r2, r0, lsl #1
   13e48:	ldrh	r0, [r0]
   13e4c:	and	r0, r0, #8192	; 0x2000
   13e50:	cmp	r0, #0
   13e54:	movw	r0, #0
   13e58:	movne	r0, #1
   13e5c:	mvn	r3, #0
   13e60:	eor	r0, r0, r3
   13e64:	str	r0, [sp, #20]
   13e68:	ldr	r0, [sp, #20]
   13e6c:	tst	r0, #1
   13e70:	beq	13e84 <ftello64@plt+0x25bc>
   13e74:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13e78:	add	r0, r0, #1
   13e7c:	str	r0, [fp, #-40]	; 0xffffffd8
   13e80:	b	13e08 <ftello64@plt+0x2540>
   13e84:	b	13e88 <ftello64@plt+0x25c0>
   13e88:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13e8c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13e90:	cmp	r0, r1
   13e94:	movw	r0, #0
   13e98:	str	r0, [sp, #12]
   13e9c:	bcs	13ee0 <ftello64@plt+0x2618>
   13ea0:	bl	1170c <__ctype_b_loc@plt>
   13ea4:	ldr	r0, [r0]
   13ea8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13eac:	ldrb	r1, [r1]
   13eb0:	str	r0, [sp, #8]
   13eb4:	mov	r0, r1
   13eb8:	bl	14548 <ftello64@plt+0x2c80>
   13ebc:	mov	r1, r0
   13ec0:	ldr	r2, [sp, #8]
   13ec4:	add	r0, r2, r0, lsl #1
   13ec8:	ldrh	r0, [r0]
   13ecc:	and	r0, r0, #8192	; 0x2000
   13ed0:	cmp	r0, #0
   13ed4:	movw	r0, #0
   13ed8:	movne	r0, #1
   13edc:	str	r0, [sp, #12]
   13ee0:	ldr	r0, [sp, #12]
   13ee4:	tst	r0, #1
   13ee8:	beq	13efc <ftello64@plt+0x2634>
   13eec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13ef0:	add	r0, r0, #1
   13ef4:	str	r0, [fp, #-40]	; 0xffffffd8
   13ef8:	b	13e88 <ftello64@plt+0x25c0>
   13efc:	b	13f00 <ftello64@plt+0x2638>
   13f00:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13f04:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13f08:	str	r1, [r0]
   13f0c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f10:	str	r1, [r0, #4]
   13f14:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13f18:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13f1c:	sub	r0, r0, r1
   13f20:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13f24:	str	r0, [r1, #8]
   13f28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f2c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13f30:	sub	r0, r0, r1
   13f34:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13f38:	str	r0, [r1, #12]
   13f3c:	ldr	r0, [fp, #-4]
   13f40:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13f44:	str	r0, [r1, #24]
   13f48:	movw	r0, #1156	; 0x484
   13f4c:	movt	r0, #5
   13f50:	ldr	r1, [r0]
   13f54:	add	r1, r1, #1
   13f58:	str	r1, [r0]
   13f5c:	b	13838 <ftello64@plt+0x1f70>
   13f60:	b	13f64 <ftello64@plt+0x269c>
   13f64:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13f68:	str	r0, [fp, #-8]
   13f6c:	b	13688 <ftello64@plt+0x1dc0>
   13f70:	mov	sp, fp
   13f74:	pop	{fp, pc}
   13f78:	push	{fp, lr}
   13f7c:	mov	fp, sp
   13f80:	movw	r0, #1156	; 0x484
   13f84:	movt	r0, #5
   13f88:	ldr	r0, [r0]
   13f8c:	cmp	r0, #0
   13f90:	beq	13fbc <ftello64@plt+0x26f4>
   13f94:	movw	r0, #1716	; 0x6b4
   13f98:	movt	r0, #5
   13f9c:	ldr	r0, [r0]
   13fa0:	movw	r1, #1156	; 0x484
   13fa4:	movt	r1, #5
   13fa8:	ldr	r1, [r1]
   13fac:	movw	r2, #32
   13fb0:	movw	r3, #18820	; 0x4984
   13fb4:	movt	r3, #1
   13fb8:	bl	11844 <qsort@plt>
   13fbc:	pop	{fp, pc}
   13fc0:	push	{fp, lr}
   13fc4:	mov	fp, sp
   13fc8:	sub	sp, sp, #56	; 0x38
   13fcc:	movw	r0, #521	; 0x209
   13fd0:	movt	r0, #5
   13fd4:	ldrb	r0, [r0]
   13fd8:	tst	r0, #1
   13fdc:	beq	14144 <ftello64@plt+0x287c>
   13fe0:	movw	r0, #1172	; 0x494
   13fe4:	movt	r0, #5
   13fe8:	movw	r1, #0
   13fec:	str	r1, [r0]
   13ff0:	str	r1, [fp, #-4]
   13ff4:	ldr	r0, [fp, #-4]
   13ff8:	movw	r1, #1128	; 0x468
   13ffc:	movt	r1, #5
   14000:	ldr	r1, [r1]
   14004:	cmp	r0, r1
   14008:	bcs	14118 <ftello64@plt+0x2850>
   1400c:	movw	r0, #1120	; 0x460
   14010:	movt	r0, #5
   14014:	ldr	r0, [r0]
   14018:	ldr	r1, [fp, #-4]
   1401c:	ldr	r1, [r0, r1, lsl #3]!
   14020:	ldr	r0, [r0, #4]
   14024:	adds	r1, r1, #1
   14028:	adc	r0, r0, #0
   1402c:	str	r1, [fp, #-16]
   14030:	str	r0, [fp, #-12]
   14034:	ldr	r0, [fp, #-4]
   14038:	cmp	r0, #0
   1403c:	bls	14074 <ftello64@plt+0x27ac>
   14040:	movw	r0, #1120	; 0x460
   14044:	movt	r0, #5
   14048:	ldr	r0, [r0]
   1404c:	ldr	r1, [fp, #-4]
   14050:	add	r0, r0, r1, lsl #3
   14054:	ldr	r1, [r0, #-8]
   14058:	ldr	r0, [r0, #-4]
   1405c:	ldr	r2, [fp, #-16]
   14060:	ldr	r3, [fp, #-12]
   14064:	subs	r1, r2, r1
   14068:	sbc	r0, r3, r0
   1406c:	str	r1, [fp, #-16]
   14070:	str	r0, [fp, #-12]
   14074:	ldr	r2, [fp, #-16]
   14078:	ldr	r3, [fp, #-12]
   1407c:	movw	r1, #60245	; 0xeb55
   14080:	movt	r1, #3
   14084:	add	r0, sp, #7
   14088:	bl	11820 <sprintf@plt>
   1408c:	str	r0, [fp, #-20]	; 0xffffffec
   14090:	movw	r0, #1116	; 0x45c
   14094:	movt	r0, #5
   14098:	ldr	r0, [r0]
   1409c:	ldr	r1, [fp, #-4]
   140a0:	add	r0, r0, r1, lsl #2
   140a4:	ldr	r0, [r0]
   140a8:	movw	r1, #0
   140ac:	cmp	r0, r1
   140b0:	beq	140dc <ftello64@plt+0x2814>
   140b4:	movw	r0, #1116	; 0x45c
   140b8:	movt	r0, #5
   140bc:	ldr	r0, [r0]
   140c0:	ldr	r1, [fp, #-4]
   140c4:	add	r0, r0, r1, lsl #2
   140c8:	ldr	r0, [r0]
   140cc:	bl	1173c <strlen@plt>
   140d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   140d4:	add	r0, r1, r0
   140d8:	str	r0, [fp, #-20]	; 0xffffffec
   140dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   140e0:	movw	r1, #1172	; 0x494
   140e4:	movt	r1, #5
   140e8:	ldr	r1, [r1]
   140ec:	cmp	r0, r1
   140f0:	ble	14104 <ftello64@plt+0x283c>
   140f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   140f8:	movw	r1, #1172	; 0x494
   140fc:	movt	r1, #5
   14100:	str	r0, [r1]
   14104:	b	14108 <ftello64@plt+0x2840>
   14108:	ldr	r0, [fp, #-4]
   1410c:	add	r0, r0, #1
   14110:	str	r0, [fp, #-4]
   14114:	b	13ff4 <ftello64@plt+0x272c>
   14118:	movw	r0, #1172	; 0x494
   1411c:	movt	r0, #5
   14120:	ldr	r1, [r0]
   14124:	add	r1, r1, #1
   14128:	str	r1, [r0]
   1412c:	ldr	r0, [r0]
   14130:	add	r0, r0, #1
   14134:	bl	3349c <ftello64@plt+0x21bd4>
   14138:	movw	r1, #1720	; 0x6b8
   1413c:	movt	r1, #5
   14140:	str	r0, [r1]
   14144:	movw	r0, #521	; 0x209
   14148:	movt	r0, #5
   1414c:	ldrb	r0, [r0]
   14150:	tst	r0, #1
   14154:	bne	1416c <ftello64@plt+0x28a4>
   14158:	movw	r0, #520	; 0x208
   1415c:	movt	r0, #5
   14160:	ldrb	r0, [r0]
   14164:	tst	r0, #1
   14168:	beq	141b0 <ftello64@plt+0x28e8>
   1416c:	movw	r0, #528	; 0x210
   14170:	movt	r0, #5
   14174:	ldrb	r0, [r0]
   14178:	tst	r0, #1
   1417c:	bne	141b0 <ftello64@plt+0x28e8>
   14180:	movw	r0, #1172	; 0x494
   14184:	movt	r0, #5
   14188:	ldr	r0, [r0]
   1418c:	movw	r1, #372	; 0x174
   14190:	movt	r1, #5
   14194:	ldr	r1, [r1]
   14198:	add	r0, r0, r1
   1419c:	movw	r1, #376	; 0x178
   141a0:	movt	r1, #5
   141a4:	ldr	r2, [r1]
   141a8:	sub	r0, r2, r0
   141ac:	str	r0, [r1]
   141b0:	movw	r0, #376	; 0x178
   141b4:	movt	r0, #5
   141b8:	ldr	r0, [r0]
   141bc:	cmp	r0, #0
   141c0:	bge	141d4 <ftello64@plt+0x290c>
   141c4:	movw	r0, #376	; 0x178
   141c8:	movt	r0, #5
   141cc:	movw	r1, #0
   141d0:	str	r1, [r0]
   141d4:	movw	r0, #376	; 0x178
   141d8:	movt	r0, #5
   141dc:	ldr	r0, [r0]
   141e0:	movw	r1, #2
   141e4:	sdiv	r0, r0, r1
   141e8:	movw	r1, #1728	; 0x6c0
   141ec:	movt	r1, #5
   141f0:	str	r0, [r1]
   141f4:	ldr	r0, [r1]
   141f8:	movw	r2, #372	; 0x174
   141fc:	movt	r2, #5
   14200:	ldr	r2, [r2]
   14204:	sub	r0, r0, r2
   14208:	movw	r2, #1732	; 0x6c4
   1420c:	movt	r2, #5
   14210:	str	r0, [r2]
   14214:	ldr	r0, [r1]
   14218:	movw	r1, #1736	; 0x6c8
   1421c:	movt	r1, #5
   14220:	str	r0, [r1]
   14224:	movw	r0, #380	; 0x17c
   14228:	movt	r0, #5
   1422c:	ldr	r0, [r0]
   14230:	movw	r1, #0
   14234:	cmp	r0, r1
   14238:	beq	14274 <ftello64@plt+0x29ac>
   1423c:	movw	r0, #380	; 0x17c
   14240:	movt	r0, #5
   14244:	ldr	r0, [r0]
   14248:	ldrb	r0, [r0]
   1424c:	cmp	r0, #0
   14250:	beq	14274 <ftello64@plt+0x29ac>
   14254:	movw	r0, #380	; 0x17c
   14258:	movt	r0, #5
   1425c:	ldr	r0, [r0]
   14260:	bl	1173c <strlen@plt>
   14264:	movw	r1, #1740	; 0x6cc
   14268:	movt	r1, #5
   1426c:	str	r0, [r1]
   14270:	b	14284 <ftello64@plt+0x29bc>
   14274:	movw	r0, #380	; 0x17c
   14278:	movt	r0, #5
   1427c:	movw	r1, #0
   14280:	str	r1, [r0]
   14284:	movw	r0, #368	; 0x170
   14288:	movt	r0, #5
   1428c:	ldrb	r0, [r0]
   14290:	tst	r0, #1
   14294:	beq	14300 <ftello64@plt+0x2a38>
   14298:	movw	r0, #1740	; 0x6cc
   1429c:	movt	r0, #5
   142a0:	ldr	r0, [r0]
   142a4:	lsl	r0, r0, #1
   142a8:	movw	r1, #1732	; 0x6c4
   142ac:	movt	r1, #5
   142b0:	ldr	r2, [r1]
   142b4:	sub	r0, r2, r0
   142b8:	str	r0, [r1]
   142bc:	ldr	r0, [r1]
   142c0:	cmp	r0, #0
   142c4:	bge	142d8 <ftello64@plt+0x2a10>
   142c8:	movw	r0, #1732	; 0x6c4
   142cc:	movt	r0, #5
   142d0:	movw	r1, #0
   142d4:	str	r1, [r0]
   142d8:	movw	r0, #1740	; 0x6cc
   142dc:	movt	r0, #5
   142e0:	ldr	r0, [r0]
   142e4:	lsl	r0, r0, #1
   142e8:	movw	r1, #1736	; 0x6c8
   142ec:	movt	r1, #5
   142f0:	ldr	r2, [r1]
   142f4:	sub	r0, r2, r0
   142f8:	str	r0, [r1]
   142fc:	b	14328 <ftello64@plt+0x2a60>
   14300:	movw	r0, #1740	; 0x6cc
   14304:	movt	r0, #5
   14308:	ldr	r0, [r0]
   1430c:	lsl	r0, r0, #1
   14310:	add	r0, r0, #1
   14314:	movw	r1, #1736	; 0x6c8
   14318:	movt	r1, #5
   1431c:	ldr	r2, [r1]
   14320:	sub	r0, r2, r0
   14324:	str	r0, [r1]
   14328:	movw	r0, #0
   1432c:	str	r0, [fp, #-24]	; 0xffffffe8
   14330:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14334:	cmp	r0, #256	; 0x100
   14338:	bge	14394 <ftello64@plt+0x2acc>
   1433c:	bl	1170c <__ctype_b_loc@plt>
   14340:	ldr	r0, [r0]
   14344:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14348:	add	r0, r0, r1, lsl #1
   1434c:	ldrh	r0, [r0]
   14350:	and	r0, r0, #8192	; 0x2000
   14354:	cmp	r0, #0
   14358:	movw	r0, #0
   1435c:	movne	r0, #1
   14360:	mvn	r1, #0
   14364:	eor	r0, r0, r1
   14368:	eor	r0, r0, r1
   1436c:	and	r0, r0, #1
   14370:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14374:	movw	r2, #1744	; 0x6d0
   14378:	movt	r2, #5
   1437c:	add	r1, r2, r1
   14380:	strb	r0, [r1]
   14384:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14388:	add	r0, r0, #1
   1438c:	str	r0, [fp, #-24]	; 0xffffffe8
   14390:	b	14330 <ftello64@plt+0x2a68>
   14394:	movw	r0, #1744	; 0x6d0
   14398:	movt	r0, #5
   1439c:	mov	r1, #1
   143a0:	strb	r1, [r0, #12]
   143a4:	movw	r0, #524	; 0x20c
   143a8:	movt	r0, #5
   143ac:	ldr	r0, [r0]
   143b0:	cmp	r0, #2
   143b4:	str	r0, [sp]
   143b8:	bcc	143e0 <ftello64@plt+0x2b18>
   143bc:	b	143c0 <ftello64@plt+0x2af8>
   143c0:	ldr	r0, [sp]
   143c4:	cmp	r0, #2
   143c8:	beq	143e4 <ftello64@plt+0x2b1c>
   143cc:	b	143d0 <ftello64@plt+0x2b08>
   143d0:	ldr	r0, [sp]
   143d4:	cmp	r0, #3
   143d8:	beq	143f8 <ftello64@plt+0x2b30>
   143dc:	b	1444c <ftello64@plt+0x2b84>
   143e0:	b	1444c <ftello64@plt+0x2b84>
   143e4:	movw	r0, #1744	; 0x6d0
   143e8:	movt	r0, #5
   143ec:	movw	r1, #1
   143f0:	strb	r1, [r0, #34]	; 0x22
   143f4:	b	1444c <ftello64@plt+0x2b84>
   143f8:	movw	r0, #60235	; 0xeb4b
   143fc:	movt	r0, #3
   14400:	str	r0, [sp, #28]
   14404:	ldr	r0, [sp, #28]
   14408:	ldrsb	r0, [r0]
   1440c:	cmp	r0, #0
   14410:	beq	14448 <ftello64@plt+0x2b80>
   14414:	ldr	r0, [sp, #28]
   14418:	ldrb	r0, [r0]
   1441c:	bl	14548 <ftello64@plt+0x2c80>
   14420:	and	r0, r0, #255	; 0xff
   14424:	movw	r1, #1744	; 0x6d0
   14428:	movt	r1, #5
   1442c:	add	r0, r1, r0
   14430:	movw	r1, #1
   14434:	strb	r1, [r0]
   14438:	ldr	r0, [sp, #28]
   1443c:	add	r0, r0, #1
   14440:	str	r0, [sp, #28]
   14444:	b	14404 <ftello64@plt+0x2b3c>
   14448:	b	1444c <ftello64@plt+0x2b84>
   1444c:	mov	sp, fp
   14450:	pop	{fp, pc}
   14454:	push	{fp, lr}
   14458:	mov	fp, sp
   1445c:	sub	sp, sp, #16
   14460:	movw	r0, #2000	; 0x7d0
   14464:	movt	r0, #5
   14468:	movw	r1, #0
   1446c:	str	r1, [r0]
   14470:	str	r1, [r0, #4]
   14474:	movw	r0, #2008	; 0x7d8
   14478:	movt	r0, #5
   1447c:	movw	r2, #0
   14480:	strb	r2, [r0]
   14484:	movw	r0, #2012	; 0x7dc
   14488:	movt	r0, #5
   1448c:	str	r1, [r0]
   14490:	str	r1, [r0, #4]
   14494:	movw	r0, #2020	; 0x7e4
   14498:	movt	r0, #5
   1449c:	strb	r2, [r0]
   144a0:	movw	r0, #1716	; 0x6b4
   144a4:	movt	r0, #5
   144a8:	ldr	r0, [r0]
   144ac:	str	r0, [sp, #8]
   144b0:	str	r1, [fp, #-4]
   144b4:	ldr	r0, [fp, #-4]
   144b8:	movw	r1, #1156	; 0x484
   144bc:	movt	r1, #5
   144c0:	ldr	r1, [r1]
   144c4:	cmp	r0, r1
   144c8:	bge	14540 <ftello64@plt+0x2c78>
   144cc:	ldr	r0, [sp, #8]
   144d0:	bl	14a1c <ftello64@plt+0x3154>
   144d4:	movw	r0, #524	; 0x20c
   144d8:	movt	r0, #5
   144dc:	ldr	r0, [r0]
   144e0:	cmp	r0, #2
   144e4:	str	r0, [sp, #4]
   144e8:	bcc	14510 <ftello64@plt+0x2c48>
   144ec:	b	144f0 <ftello64@plt+0x2c28>
   144f0:	ldr	r0, [sp, #4]
   144f4:	cmp	r0, #2
   144f8:	beq	14518 <ftello64@plt+0x2c50>
   144fc:	b	14500 <ftello64@plt+0x2c38>
   14500:	ldr	r0, [sp, #4]
   14504:	cmp	r0, #3
   14508:	beq	14520 <ftello64@plt+0x2c58>
   1450c:	b	14524 <ftello64@plt+0x2c5c>
   14510:	bl	15ce0 <ftello64@plt+0x4418>
   14514:	b	14524 <ftello64@plt+0x2c5c>
   14518:	bl	162ac <ftello64@plt+0x49e4>
   1451c:	b	14524 <ftello64@plt+0x2c5c>
   14520:	bl	164fc <ftello64@plt+0x4c34>
   14524:	ldr	r0, [sp, #8]
   14528:	add	r0, r0, #32
   1452c:	str	r0, [sp, #8]
   14530:	ldr	r0, [fp, #-4]
   14534:	add	r0, r0, #1
   14538:	str	r0, [fp, #-4]
   1453c:	b	144b4 <ftello64@plt+0x2bec>
   14540:	mov	sp, fp
   14544:	pop	{fp, pc}
   14548:	sub	sp, sp, #4
   1454c:	strb	r0, [sp, #3]
   14550:	ldrb	r0, [sp, #3]
   14554:	add	sp, sp, #4
   14558:	bx	lr
   1455c:	push	{fp, lr}
   14560:	mov	fp, sp
   14564:	sub	sp, sp, #40	; 0x28
   14568:	str	r0, [fp, #-4]
   1456c:	ldr	r0, [fp, #-4]
   14570:	add	r0, r0, #4
   14574:	str	r0, [fp, #-8]
   14578:	ldr	r0, [fp, #-4]
   1457c:	ldr	r0, [r0]
   14580:	str	r0, [fp, #-12]
   14584:	ldr	r0, [fp, #-8]
   14588:	movw	r1, #0
   1458c:	str	r1, [r0]
   14590:	ldr	r0, [fp, #-8]
   14594:	str	r1, [r0, #4]
   14598:	ldr	r0, [fp, #-4]
   1459c:	add	r0, r0, #36	; 0x24
   145a0:	ldr	r2, [fp, #-8]
   145a4:	str	r0, [r2, #16]
   145a8:	movw	r0, #508	; 0x1fc
   145ac:	movt	r0, #5
   145b0:	ldrb	r0, [r0]
   145b4:	tst	r0, #1
   145b8:	movw	r0, #1176	; 0x498
   145bc:	movt	r0, #5
   145c0:	movne	r1, r0
   145c4:	ldr	r0, [fp, #-8]
   145c8:	str	r1, [r0, #20]
   145cc:	ldr	r0, [fp, #-12]
   145d0:	ldr	r1, [fp, #-12]
   145d4:	str	r0, [sp, #20]
   145d8:	mov	r0, r1
   145dc:	bl	1173c <strlen@plt>
   145e0:	ldr	r2, [fp, #-8]
   145e4:	ldr	r1, [sp, #20]
   145e8:	str	r0, [sp, #16]
   145ec:	mov	r0, r1
   145f0:	ldr	r1, [sp, #16]
   145f4:	bl	1a8d8 <ftello64@plt+0x9010>
   145f8:	str	r0, [fp, #-16]
   145fc:	ldr	r0, [fp, #-16]
   14600:	movw	r1, #0
   14604:	cmp	r0, r1
   14608:	beq	14654 <ftello64@plt+0x2d8c>
   1460c:	movw	r0, #60123	; 0xeadb
   14610:	movt	r0, #3
   14614:	bl	11730 <gettext@plt>
   14618:	ldr	r3, [fp, #-16]
   1461c:	ldr	r1, [fp, #-12]
   14620:	str	r0, [sp, #12]
   14624:	mov	r0, r1
   14628:	str	r3, [sp, #8]
   1462c:	bl	1a2b4 <ftello64@plt+0x89ec>
   14630:	movw	r1, #1
   14634:	str	r0, [sp, #4]
   14638:	mov	r0, r1
   1463c:	movw	r1, #0
   14640:	ldr	r2, [sp, #12]
   14644:	ldr	r3, [sp, #8]
   14648:	ldr	ip, [sp, #4]
   1464c:	str	ip, [sp]
   14650:	bl	116a0 <error@plt>
   14654:	ldr	r0, [fp, #-8]
   14658:	bl	1ad94 <ftello64@plt+0x94cc>
   1465c:	mov	sp, fp
   14660:	pop	{fp, pc}
   14664:	push	{fp, lr}
   14668:	mov	fp, sp
   1466c:	sub	sp, sp, #40	; 0x28
   14670:	str	r0, [fp, #-8]
   14674:	str	r1, [fp, #-12]
   14678:	ldr	r0, [fp, #-8]
   1467c:	ldr	r0, [r0, #4]
   14680:	ldr	r1, [fp, #-12]
   14684:	ldr	r1, [r1, #4]
   14688:	cmp	r0, r1
   1468c:	bge	146a0 <ftello64@plt+0x2dd8>
   14690:	ldr	r0, [fp, #-8]
   14694:	ldr	r0, [r0, #4]
   14698:	str	r0, [sp, #12]
   1469c:	b	146ac <ftello64@plt+0x2de4>
   146a0:	ldr	r0, [fp, #-12]
   146a4:	ldr	r0, [r0, #4]
   146a8:	str	r0, [sp, #12]
   146ac:	ldr	r0, [sp, #12]
   146b0:	str	r0, [fp, #-16]
   146b4:	movw	r0, #508	; 0x1fc
   146b8:	movt	r0, #5
   146bc:	ldrb	r0, [r0]
   146c0:	tst	r0, #1
   146c4:	beq	1477c <ftello64@plt+0x2eb4>
   146c8:	movw	r0, #0
   146cc:	str	r0, [sp, #20]
   146d0:	ldr	r0, [sp, #20]
   146d4:	ldr	r1, [fp, #-16]
   146d8:	cmp	r0, r1
   146dc:	bge	14778 <ftello64@plt+0x2eb0>
   146e0:	ldr	r0, [fp, #-8]
   146e4:	ldr	r0, [r0]
   146e8:	ldr	r1, [sp, #20]
   146ec:	add	r0, r0, r1
   146f0:	ldrb	r0, [r0]
   146f4:	bl	14548 <ftello64@plt+0x2c80>
   146f8:	and	r0, r0, #255	; 0xff
   146fc:	movw	r1, #1176	; 0x498
   14700:	movt	r1, #5
   14704:	add	r0, r1, r0
   14708:	ldrb	r0, [r0]
   1470c:	ldr	r1, [fp, #-12]
   14710:	ldr	r1, [r1]
   14714:	ldr	r2, [sp, #20]
   14718:	add	r1, r1, r2
   1471c:	ldrb	r1, [r1]
   14720:	str	r0, [sp, #8]
   14724:	mov	r0, r1
   14728:	bl	14548 <ftello64@plt+0x2c80>
   1472c:	and	r0, r0, #255	; 0xff
   14730:	movw	r1, #1176	; 0x498
   14734:	movt	r1, #5
   14738:	add	r0, r1, r0
   1473c:	ldrb	r0, [r0]
   14740:	ldr	r1, [sp, #8]
   14744:	sub	r0, r1, r0
   14748:	str	r0, [sp, #16]
   1474c:	ldr	r0, [sp, #16]
   14750:	cmp	r0, #0
   14754:	beq	14764 <ftello64@plt+0x2e9c>
   14758:	ldr	r0, [sp, #16]
   1475c:	str	r0, [fp, #-4]
   14760:	b	14860 <ftello64@plt+0x2f98>
   14764:	b	14768 <ftello64@plt+0x2ea0>
   14768:	ldr	r0, [sp, #20]
   1476c:	add	r0, r0, #1
   14770:	str	r0, [sp, #20]
   14774:	b	146d0 <ftello64@plt+0x2e08>
   14778:	b	14810 <ftello64@plt+0x2f48>
   1477c:	movw	r0, #0
   14780:	str	r0, [sp, #20]
   14784:	ldr	r0, [sp, #20]
   14788:	ldr	r1, [fp, #-16]
   1478c:	cmp	r0, r1
   14790:	bge	1480c <ftello64@plt+0x2f44>
   14794:	ldr	r0, [fp, #-8]
   14798:	ldr	r0, [r0]
   1479c:	ldr	r1, [sp, #20]
   147a0:	add	r0, r0, r1
   147a4:	ldrb	r0, [r0]
   147a8:	bl	14548 <ftello64@plt+0x2c80>
   147ac:	and	r0, r0, #255	; 0xff
   147b0:	ldr	r1, [fp, #-12]
   147b4:	ldr	r1, [r1]
   147b8:	ldr	r2, [sp, #20]
   147bc:	add	r1, r1, r2
   147c0:	ldrb	r1, [r1]
   147c4:	str	r0, [sp, #4]
   147c8:	mov	r0, r1
   147cc:	bl	14548 <ftello64@plt+0x2c80>
   147d0:	and	r0, r0, #255	; 0xff
   147d4:	ldr	r1, [sp, #4]
   147d8:	sub	r0, r1, r0
   147dc:	str	r0, [sp, #16]
   147e0:	ldr	r0, [sp, #16]
   147e4:	cmp	r0, #0
   147e8:	beq	147f8 <ftello64@plt+0x2f30>
   147ec:	ldr	r0, [sp, #16]
   147f0:	str	r0, [fp, #-4]
   147f4:	b	14860 <ftello64@plt+0x2f98>
   147f8:	b	147fc <ftello64@plt+0x2f34>
   147fc:	ldr	r0, [sp, #20]
   14800:	add	r0, r0, #1
   14804:	str	r0, [sp, #20]
   14808:	b	14784 <ftello64@plt+0x2ebc>
   1480c:	b	14810 <ftello64@plt+0x2f48>
   14810:	ldr	r0, [fp, #-8]
   14814:	ldr	r0, [r0, #4]
   14818:	ldr	r1, [fp, #-12]
   1481c:	ldr	r1, [r1, #4]
   14820:	cmp	r0, r1
   14824:	bge	14834 <ftello64@plt+0x2f6c>
   14828:	mvn	r0, #0
   1482c:	str	r0, [sp]
   14830:	b	14858 <ftello64@plt+0x2f90>
   14834:	ldr	r0, [fp, #-8]
   14838:	ldr	r0, [r0, #4]
   1483c:	ldr	r1, [fp, #-12]
   14840:	ldr	r1, [r1, #4]
   14844:	cmp	r0, r1
   14848:	movw	r0, #0
   1484c:	movgt	r0, #1
   14850:	and	r0, r0, #1
   14854:	str	r0, [sp]
   14858:	ldr	r0, [sp]
   1485c:	str	r0, [fp, #-4]
   14860:	ldr	r0, [fp, #-4]
   14864:	mov	sp, fp
   14868:	pop	{fp, pc}
   1486c:	push	{fp, lr}
   14870:	mov	fp, sp
   14874:	sub	sp, sp, #8
   14878:	bl	11760 <__errno_location@plt>
   1487c:	ldr	r1, [r0]
   14880:	movw	r0, #60199	; 0xeb27
   14884:	movt	r0, #3
   14888:	str	r1, [sp, #4]
   1488c:	bl	11730 <gettext@plt>
   14890:	movw	r1, #1
   14894:	str	r0, [sp]
   14898:	mov	r0, r1
   1489c:	ldr	r1, [sp, #4]
   148a0:	ldr	r2, [sp]
   148a4:	bl	116a0 <error@plt>
   148a8:	push	{fp, lr}
   148ac:	mov	fp, sp
   148b0:	sub	sp, sp, #32
   148b4:	str	r0, [fp, #-8]
   148b8:	str	r1, [fp, #-12]
   148bc:	movw	r0, #0
   148c0:	str	r0, [sp, #16]
   148c4:	ldr	r0, [fp, #-12]
   148c8:	ldr	r0, [r0, #8]
   148cc:	sub	r0, r0, #1
   148d0:	str	r0, [sp, #12]
   148d4:	ldr	r0, [sp, #16]
   148d8:	ldr	r1, [sp, #12]
   148dc:	cmp	r0, r1
   148e0:	bgt	14968 <ftello64@plt+0x30a0>
   148e4:	ldr	r0, [sp, #16]
   148e8:	ldr	r1, [sp, #12]
   148ec:	add	r0, r0, r1
   148f0:	add	r0, r0, r0, lsr #31
   148f4:	asr	r0, r0, #1
   148f8:	str	r0, [sp, #8]
   148fc:	ldr	r0, [fp, #-8]
   14900:	ldr	r1, [fp, #-12]
   14904:	ldr	r1, [r1]
   14908:	ldr	r2, [sp, #8]
   1490c:	add	r1, r1, r2, lsl #3
   14910:	bl	14664 <ftello64@plt+0x2d9c>
   14914:	str	r0, [sp, #4]
   14918:	ldr	r0, [sp, #4]
   1491c:	cmp	r0, #0
   14920:	bge	14934 <ftello64@plt+0x306c>
   14924:	ldr	r0, [sp, #8]
   14928:	sub	r0, r0, #1
   1492c:	str	r0, [sp, #12]
   14930:	b	14964 <ftello64@plt+0x309c>
   14934:	ldr	r0, [sp, #4]
   14938:	cmp	r0, #0
   1493c:	ble	14950 <ftello64@plt+0x3088>
   14940:	ldr	r0, [sp, #8]
   14944:	add	r0, r0, #1
   14948:	str	r0, [sp, #16]
   1494c:	b	14960 <ftello64@plt+0x3098>
   14950:	movw	r0, #1
   14954:	and	r0, r0, #1
   14958:	strb	r0, [fp, #-1]
   1495c:	b	14974 <ftello64@plt+0x30ac>
   14960:	b	14964 <ftello64@plt+0x309c>
   14964:	b	148d4 <ftello64@plt+0x300c>
   14968:	movw	r0, #0
   1496c:	and	r0, r0, #1
   14970:	strb	r0, [fp, #-1]
   14974:	ldrb	r0, [fp, #-1]
   14978:	and	r0, r0, #1
   1497c:	mov	sp, fp
   14980:	pop	{fp, pc}
   14984:	push	{fp, lr}
   14988:	mov	fp, sp
   1498c:	sub	sp, sp, #24
   14990:	str	r0, [fp, #-4]
   14994:	str	r1, [fp, #-8]
   14998:	ldr	r0, [fp, #-4]
   1499c:	ldr	r1, [fp, #-8]
   149a0:	bl	14664 <ftello64@plt+0x2d9c>
   149a4:	str	r0, [sp, #12]
   149a8:	ldr	r0, [sp, #12]
   149ac:	cmp	r0, #0
   149b0:	beq	149c0 <ftello64@plt+0x30f8>
   149b4:	ldr	r0, [sp, #12]
   149b8:	str	r0, [sp, #8]
   149bc:	b	14a10 <ftello64@plt+0x3148>
   149c0:	ldr	r0, [fp, #-4]
   149c4:	ldr	r0, [r0]
   149c8:	ldr	r1, [fp, #-8]
   149cc:	ldr	r1, [r1]
   149d0:	cmp	r0, r1
   149d4:	bcs	149e4 <ftello64@plt+0x311c>
   149d8:	mvn	r0, #0
   149dc:	str	r0, [sp, #4]
   149e0:	b	14a08 <ftello64@plt+0x3140>
   149e4:	ldr	r0, [fp, #-4]
   149e8:	ldr	r0, [r0]
   149ec:	ldr	r1, [fp, #-8]
   149f0:	ldr	r1, [r1]
   149f4:	cmp	r0, r1
   149f8:	movw	r0, #0
   149fc:	movhi	r0, #1
   14a00:	and	r0, r0, #1
   14a04:	str	r0, [sp, #4]
   14a08:	ldr	r0, [sp, #4]
   14a0c:	str	r0, [sp, #8]
   14a10:	ldr	r0, [sp, #8]
   14a14:	mov	sp, fp
   14a18:	pop	{fp, pc}
   14a1c:	push	{fp, lr}
   14a20:	mov	fp, sp
   14a24:	sub	sp, sp, #240	; 0xf0
   14a28:	str	r0, [fp, #-4]
   14a2c:	ldr	r0, [fp, #-4]
   14a30:	ldr	r0, [r0]
   14a34:	movw	r1, #2024	; 0x7e8
   14a38:	movt	r1, #5
   14a3c:	str	r0, [r1]
   14a40:	ldr	r0, [r1]
   14a44:	ldr	r2, [fp, #-4]
   14a48:	ldr	r2, [r2, #4]
   14a4c:	add	r0, r0, r2
   14a50:	str	r0, [r1, #4]
   14a54:	ldr	r0, [r1]
   14a58:	ldr	r2, [fp, #-4]
   14a5c:	ldr	r2, [r2, #8]
   14a60:	add	r0, r0, r2
   14a64:	str	r0, [fp, #-20]	; 0xffffffec
   14a68:	ldr	r0, [r1]
   14a6c:	ldr	r1, [fp, #-4]
   14a70:	ldr	r1, [r1, #12]
   14a74:	add	r0, r0, r1
   14a78:	str	r0, [fp, #-24]	; 0xffffffe8
   14a7c:	movw	r0, #1124	; 0x464
   14a80:	movt	r0, #5
   14a84:	ldr	r1, [r0]
   14a88:	ldr	r2, [fp, #-4]
   14a8c:	ldr	r2, [r2, #24]
   14a90:	ldr	r1, [r1, r2, lsl #3]
   14a94:	str	r1, [fp, #-44]	; 0xffffffd4
   14a98:	ldr	r0, [r0]
   14a9c:	ldr	r1, [fp, #-4]
   14aa0:	ldr	r1, [r1, #24]
   14aa4:	add	r0, r0, r1, lsl #3
   14aa8:	ldr	r0, [r0, #4]
   14aac:	str	r0, [fp, #-48]	; 0xffffffd0
   14ab0:	movw	r0, #2024	; 0x7e8
   14ab4:	movt	r0, #5
   14ab8:	ldr	r0, [r0, #4]
   14abc:	str	r0, [fp, #-16]
   14ac0:	ldr	r0, [fp, #-16]
   14ac4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14ac8:	cmp	r0, r1
   14acc:	movw	r0, #0
   14ad0:	str	r0, [fp, #-76]	; 0xffffffb4
   14ad4:	bcs	14b08 <ftello64@plt+0x3240>
   14ad8:	ldr	r0, [fp, #-16]
   14adc:	movw	r1, #2024	; 0x7e8
   14ae0:	movt	r1, #5
   14ae4:	ldr	r1, [r1]
   14ae8:	movw	r2, #1736	; 0x6c8
   14aec:	movt	r2, #5
   14af0:	ldr	r2, [r2]
   14af4:	add	r1, r1, r2
   14af8:	cmp	r0, r1
   14afc:	movw	r0, #0
   14b00:	movls	r0, #1
   14b04:	str	r0, [fp, #-76]	; 0xffffffb4
   14b08:	ldr	r0, [fp, #-76]	; 0xffffffb4
   14b0c:	tst	r0, #1
   14b10:	beq	14c5c <ftello64@plt+0x3394>
   14b14:	ldr	r0, [fp, #-16]
   14b18:	movw	r1, #2024	; 0x7e8
   14b1c:	movt	r1, #5
   14b20:	str	r0, [r1, #4]
   14b24:	movw	r0, #824	; 0x338
   14b28:	movt	r0, #5
   14b2c:	ldr	r0, [r0]
   14b30:	movw	r1, #0
   14b34:	cmp	r0, r1
   14b38:	beq	14bb4 <ftello64@plt+0x32ec>
   14b3c:	movw	r0, #824	; 0x338
   14b40:	movt	r0, #5
   14b44:	add	r0, r0, #4
   14b48:	ldr	r1, [fp, #-16]
   14b4c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14b50:	ldr	r3, [fp, #-16]
   14b54:	sub	r2, r2, r3
   14b58:	movw	r3, #0
   14b5c:	str	r3, [fp, #-80]	; 0xffffffb0
   14b60:	ldr	ip, [fp, #-80]	; 0xffffffb0
   14b64:	str	ip, [sp]
   14b68:	bl	1cce4 <ftello64@plt+0xb41c>
   14b6c:	str	r0, [fp, #-52]	; 0xffffffcc
   14b70:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14b74:	cmn	r0, #2
   14b78:	bne	14b80 <ftello64@plt+0x32b8>
   14b7c:	bl	1486c <ftello64@plt+0x2fa4>
   14b80:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14b84:	cmn	r0, #1
   14b88:	bne	14b98 <ftello64@plt+0x32d0>
   14b8c:	movw	r0, #1
   14b90:	str	r0, [fp, #-84]	; 0xffffffac
   14b94:	b	14ba0 <ftello64@plt+0x32d8>
   14b98:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14b9c:	str	r0, [fp, #-84]	; 0xffffffac
   14ba0:	ldr	r0, [fp, #-84]	; 0xffffffac
   14ba4:	ldr	r1, [fp, #-16]
   14ba8:	add	r0, r1, r0
   14bac:	str	r0, [fp, #-16]
   14bb0:	b	14c58 <ftello64@plt+0x3390>
   14bb4:	ldr	r0, [fp, #-16]
   14bb8:	ldrb	r0, [r0]
   14bbc:	bl	14548 <ftello64@plt+0x2c80>
   14bc0:	and	r0, r0, #255	; 0xff
   14bc4:	movw	r1, #1432	; 0x598
   14bc8:	movt	r1, #5
   14bcc:	add	r0, r1, r0
   14bd0:	ldrsb	r0, [r0]
   14bd4:	cmp	r0, #0
   14bd8:	beq	14c48 <ftello64@plt+0x3380>
   14bdc:	b	14be0 <ftello64@plt+0x3318>
   14be0:	ldr	r0, [fp, #-16]
   14be4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14be8:	cmp	r0, r1
   14bec:	movw	r0, #0
   14bf0:	str	r0, [fp, #-88]	; 0xffffffa8
   14bf4:	bcs	14c28 <ftello64@plt+0x3360>
   14bf8:	ldr	r0, [fp, #-16]
   14bfc:	ldrb	r0, [r0]
   14c00:	bl	14548 <ftello64@plt+0x2c80>
   14c04:	and	r0, r0, #255	; 0xff
   14c08:	movw	r1, #1432	; 0x598
   14c0c:	movt	r1, #5
   14c10:	add	r0, r1, r0
   14c14:	ldrb	r0, [r0]
   14c18:	cmp	r0, #0
   14c1c:	movw	r0, #0
   14c20:	movne	r0, #1
   14c24:	str	r0, [fp, #-88]	; 0xffffffa8
   14c28:	ldr	r0, [fp, #-88]	; 0xffffffa8
   14c2c:	tst	r0, #1
   14c30:	beq	14c44 <ftello64@plt+0x337c>
   14c34:	ldr	r0, [fp, #-16]
   14c38:	add	r0, r0, #1
   14c3c:	str	r0, [fp, #-16]
   14c40:	b	14be0 <ftello64@plt+0x3318>
   14c44:	b	14c54 <ftello64@plt+0x338c>
   14c48:	ldr	r0, [fp, #-16]
   14c4c:	add	r0, r0, #1
   14c50:	str	r0, [fp, #-16]
   14c54:	b	14c58 <ftello64@plt+0x3390>
   14c58:	b	14ac0 <ftello64@plt+0x31f8>
   14c5c:	ldr	r0, [fp, #-16]
   14c60:	movw	r1, #2024	; 0x7e8
   14c64:	movt	r1, #5
   14c68:	ldr	r1, [r1]
   14c6c:	movw	r2, #1736	; 0x6c8
   14c70:	movt	r2, #5
   14c74:	ldr	r2, [r2]
   14c78:	add	r1, r1, r2
   14c7c:	cmp	r0, r1
   14c80:	bhi	14c94 <ftello64@plt+0x33cc>
   14c84:	ldr	r0, [fp, #-16]
   14c88:	movw	r1, #2024	; 0x7e8
   14c8c:	movt	r1, #5
   14c90:	str	r0, [r1, #4]
   14c94:	movw	r0, #380	; 0x17c
   14c98:	movt	r0, #5
   14c9c:	ldr	r0, [r0]
   14ca0:	movw	r1, #0
   14ca4:	cmp	r0, r1
   14ca8:	movw	r0, #0
   14cac:	str	r0, [fp, #-92]	; 0xffffffa4
   14cb0:	beq	14cd4 <ftello64@plt+0x340c>
   14cb4:	movw	r0, #2024	; 0x7e8
   14cb8:	movt	r0, #5
   14cbc:	ldr	r0, [r0, #4]
   14cc0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14cc4:	cmp	r0, r1
   14cc8:	movw	r0, #0
   14ccc:	movcc	r0, #1
   14cd0:	str	r0, [fp, #-92]	; 0xffffffa4
   14cd4:	ldr	r0, [fp, #-92]	; 0xffffffa4
   14cd8:	and	r0, r0, #1
   14cdc:	movw	r1, #2032	; 0x7f0
   14ce0:	movt	r1, #5
   14ce4:	strb	r0, [r1]
   14ce8:	movw	r0, #2024	; 0x7e8
   14cec:	movt	r0, #5
   14cf0:	ldr	r1, [r0, #4]
   14cf4:	ldr	r0, [r0]
   14cf8:	cmp	r1, r0
   14cfc:	movw	r0, #0
   14d00:	str	r0, [fp, #-96]	; 0xffffffa0
   14d04:	bls	14d50 <ftello64@plt+0x3488>
   14d08:	bl	1170c <__ctype_b_loc@plt>
   14d0c:	ldr	r0, [r0]
   14d10:	movw	r1, #2024	; 0x7e8
   14d14:	movt	r1, #5
   14d18:	ldr	r1, [r1, #4]
   14d1c:	ldrb	r1, [r1, #-1]
   14d20:	str	r0, [fp, #-100]	; 0xffffff9c
   14d24:	mov	r0, r1
   14d28:	bl	14548 <ftello64@plt+0x2c80>
   14d2c:	mov	r1, r0
   14d30:	ldr	r2, [fp, #-100]	; 0xffffff9c
   14d34:	add	r0, r2, r0, lsl #1
   14d38:	ldrh	r0, [r0]
   14d3c:	and	r0, r0, #8192	; 0x2000
   14d40:	cmp	r0, #0
   14d44:	movw	r0, #0
   14d48:	movne	r0, #1
   14d4c:	str	r0, [fp, #-96]	; 0xffffffa0
   14d50:	ldr	r0, [fp, #-96]	; 0xffffffa0
   14d54:	tst	r0, #1
   14d58:	beq	14d78 <ftello64@plt+0x34b0>
   14d5c:	movw	r0, #2024	; 0x7e8
   14d60:	movt	r0, #5
   14d64:	ldr	r1, [r0, #4]
   14d68:	mvn	r2, #0
   14d6c:	add	r1, r1, r2
   14d70:	str	r1, [r0, #4]
   14d74:	b	14ce8 <ftello64@plt+0x3420>
   14d78:	ldr	r0, [fp, #-4]
   14d7c:	ldr	r0, [r0, #8]
   14d80:	movw	r1, #0
   14d84:	sub	r0, r1, r0
   14d88:	movw	r1, #1728	; 0x6c0
   14d8c:	movt	r1, #5
   14d90:	ldr	r1, [r1]
   14d94:	movw	r2, #1168	; 0x490
   14d98:	movt	r2, #5
   14d9c:	ldr	r2, [r2]
   14da0:	add	r1, r1, r2
   14da4:	cmp	r0, r1
   14da8:	ble	14f28 <ftello64@plt+0x3660>
   14dac:	movw	r0, #2024	; 0x7e8
   14db0:	movt	r0, #5
   14db4:	ldr	r0, [r0]
   14db8:	movw	r1, #1728	; 0x6c0
   14dbc:	movt	r1, #5
   14dc0:	ldr	r1, [r1]
   14dc4:	movw	r2, #1168	; 0x490
   14dc8:	movt	r2, #5
   14dcc:	ldr	r2, [r2]
   14dd0:	add	r1, r1, r2
   14dd4:	movw	r2, #0
   14dd8:	sub	r1, r2, r1
   14ddc:	add	r0, r0, r1
   14de0:	str	r0, [fp, #-28]	; 0xffffffe4
   14de4:	movw	r0, #824	; 0x338
   14de8:	movt	r0, #5
   14dec:	ldr	r0, [r0]
   14df0:	cmp	r0, r2
   14df4:	beq	14e78 <ftello64@plt+0x35b0>
   14df8:	movw	r0, #824	; 0x338
   14dfc:	movt	r0, #5
   14e00:	add	r0, r0, #4
   14e04:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14e08:	movw	r2, #2024	; 0x7e8
   14e0c:	movt	r2, #5
   14e10:	ldr	r2, [r2]
   14e14:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14e18:	sub	r2, r2, r3
   14e1c:	movw	r3, #0
   14e20:	str	r3, [fp, #-104]	; 0xffffff98
   14e24:	ldr	ip, [fp, #-104]	; 0xffffff98
   14e28:	str	ip, [sp]
   14e2c:	bl	1cce4 <ftello64@plt+0xb41c>
   14e30:	str	r0, [fp, #-56]	; 0xffffffc8
   14e34:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14e38:	cmn	r0, #2
   14e3c:	bne	14e44 <ftello64@plt+0x357c>
   14e40:	bl	1486c <ftello64@plt+0x2fa4>
   14e44:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14e48:	cmn	r0, #1
   14e4c:	bne	14e5c <ftello64@plt+0x3594>
   14e50:	movw	r0, #1
   14e54:	str	r0, [fp, #-108]	; 0xffffff94
   14e58:	b	14e64 <ftello64@plt+0x359c>
   14e5c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14e60:	str	r0, [fp, #-108]	; 0xffffff94
   14e64:	ldr	r0, [fp, #-108]	; 0xffffff94
   14e68:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14e6c:	add	r0, r1, r0
   14e70:	str	r0, [fp, #-28]	; 0xffffffe4
   14e74:	b	14f24 <ftello64@plt+0x365c>
   14e78:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14e7c:	ldrb	r0, [r0]
   14e80:	bl	14548 <ftello64@plt+0x2c80>
   14e84:	and	r0, r0, #255	; 0xff
   14e88:	movw	r1, #1432	; 0x598
   14e8c:	movt	r1, #5
   14e90:	add	r0, r1, r0
   14e94:	ldrsb	r0, [r0]
   14e98:	cmp	r0, #0
   14e9c:	beq	14f14 <ftello64@plt+0x364c>
   14ea0:	b	14ea4 <ftello64@plt+0x35dc>
   14ea4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14ea8:	movw	r1, #2024	; 0x7e8
   14eac:	movt	r1, #5
   14eb0:	ldr	r1, [r1]
   14eb4:	cmp	r0, r1
   14eb8:	movw	r0, #0
   14ebc:	str	r0, [fp, #-112]	; 0xffffff90
   14ec0:	bcs	14ef4 <ftello64@plt+0x362c>
   14ec4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14ec8:	ldrb	r0, [r0]
   14ecc:	bl	14548 <ftello64@plt+0x2c80>
   14ed0:	and	r0, r0, #255	; 0xff
   14ed4:	movw	r1, #1432	; 0x598
   14ed8:	movt	r1, #5
   14edc:	add	r0, r1, r0
   14ee0:	ldrb	r0, [r0]
   14ee4:	cmp	r0, #0
   14ee8:	movw	r0, #0
   14eec:	movne	r0, #1
   14ef0:	str	r0, [fp, #-112]	; 0xffffff90
   14ef4:	ldr	r0, [fp, #-112]	; 0xffffff90
   14ef8:	tst	r0, #1
   14efc:	beq	14f10 <ftello64@plt+0x3648>
   14f00:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14f04:	add	r0, r0, #1
   14f08:	str	r0, [fp, #-28]	; 0xffffffe4
   14f0c:	b	14ea4 <ftello64@plt+0x35dc>
   14f10:	b	14f20 <ftello64@plt+0x3658>
   14f14:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14f18:	add	r0, r0, #1
   14f1c:	str	r0, [fp, #-28]	; 0xffffffe4
   14f20:	b	14f24 <ftello64@plt+0x365c>
   14f24:	b	14f44 <ftello64@plt+0x367c>
   14f28:	movw	r0, #2024	; 0x7e8
   14f2c:	movt	r0, #5
   14f30:	ldr	r0, [r0]
   14f34:	ldr	r1, [fp, #-4]
   14f38:	ldr	r1, [r1, #8]
   14f3c:	add	r0, r0, r1
   14f40:	str	r0, [fp, #-28]	; 0xffffffe4
   14f44:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14f48:	movw	r1, #2036	; 0x7f4
   14f4c:	movt	r1, #5
   14f50:	str	r0, [r1]
   14f54:	movw	r0, #2024	; 0x7e8
   14f58:	movt	r0, #5
   14f5c:	ldr	r0, [r0]
   14f60:	str	r0, [r1, #4]
   14f64:	movw	r0, #2036	; 0x7f4
   14f68:	movt	r0, #5
   14f6c:	ldr	r1, [r0, #4]
   14f70:	ldr	r0, [r0]
   14f74:	cmp	r1, r0
   14f78:	movw	r0, #0
   14f7c:	str	r0, [fp, #-116]	; 0xffffff8c
   14f80:	bls	14fcc <ftello64@plt+0x3704>
   14f84:	bl	1170c <__ctype_b_loc@plt>
   14f88:	ldr	r0, [r0]
   14f8c:	movw	r1, #2036	; 0x7f4
   14f90:	movt	r1, #5
   14f94:	ldr	r1, [r1, #4]
   14f98:	ldrb	r1, [r1, #-1]
   14f9c:	str	r0, [sp, #120]	; 0x78
   14fa0:	mov	r0, r1
   14fa4:	bl	14548 <ftello64@plt+0x2c80>
   14fa8:	mov	r1, r0
   14fac:	ldr	r2, [sp, #120]	; 0x78
   14fb0:	add	r0, r2, r0, lsl #1
   14fb4:	ldrh	r0, [r0]
   14fb8:	and	r0, r0, #8192	; 0x2000
   14fbc:	cmp	r0, #0
   14fc0:	movw	r0, #0
   14fc4:	movne	r0, #1
   14fc8:	str	r0, [fp, #-116]	; 0xffffff8c
   14fcc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   14fd0:	tst	r0, #1
   14fd4:	beq	14ff4 <ftello64@plt+0x372c>
   14fd8:	movw	r0, #2036	; 0x7f4
   14fdc:	movt	r0, #5
   14fe0:	ldr	r1, [r0, #4]
   14fe4:	mvn	r2, #0
   14fe8:	add	r1, r1, r2
   14fec:	str	r1, [r0, #4]
   14ff0:	b	14f64 <ftello64@plt+0x369c>
   14ff4:	b	14ff8 <ftello64@plt+0x3730>
   14ff8:	movw	r0, #2036	; 0x7f4
   14ffc:	movt	r0, #5
   15000:	ldr	r1, [r0]
   15004:	movw	r2, #1732	; 0x6c4
   15008:	movt	r2, #5
   1500c:	ldr	r2, [r2]
   15010:	add	r1, r1, r2
   15014:	ldr	r0, [r0, #4]
   15018:	cmp	r1, r0
   1501c:	bcs	1519c <ftello64@plt+0x38d4>
   15020:	movw	r0, #824	; 0x338
   15024:	movt	r0, #5
   15028:	ldr	r0, [r0]
   1502c:	movw	r1, #0
   15030:	cmp	r0, r1
   15034:	beq	150cc <ftello64@plt+0x3804>
   15038:	movw	r0, #824	; 0x338
   1503c:	movt	r0, #5
   15040:	add	r0, r0, #4
   15044:	movw	r1, #2036	; 0x7f4
   15048:	movt	r1, #5
   1504c:	ldr	r2, [r1]
   15050:	ldr	r3, [r1, #4]
   15054:	ldr	r1, [r1]
   15058:	sub	r1, r3, r1
   1505c:	str	r1, [sp, #116]	; 0x74
   15060:	mov	r1, r2
   15064:	ldr	r2, [sp, #116]	; 0x74
   15068:	movw	r3, #0
   1506c:	str	r3, [sp, #112]	; 0x70
   15070:	ldr	ip, [sp, #112]	; 0x70
   15074:	str	ip, [sp]
   15078:	bl	1cce4 <ftello64@plt+0xb41c>
   1507c:	str	r0, [fp, #-60]	; 0xffffffc4
   15080:	ldr	r0, [fp, #-60]	; 0xffffffc4
   15084:	cmn	r0, #2
   15088:	bne	15090 <ftello64@plt+0x37c8>
   1508c:	bl	1486c <ftello64@plt+0x2fa4>
   15090:	ldr	r0, [fp, #-60]	; 0xffffffc4
   15094:	cmn	r0, #1
   15098:	bne	150a8 <ftello64@plt+0x37e0>
   1509c:	movw	r0, #1
   150a0:	str	r0, [sp, #108]	; 0x6c
   150a4:	b	150b0 <ftello64@plt+0x37e8>
   150a8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   150ac:	str	r0, [sp, #108]	; 0x6c
   150b0:	ldr	r0, [sp, #108]	; 0x6c
   150b4:	movw	r1, #2036	; 0x7f4
   150b8:	movt	r1, #5
   150bc:	ldr	r2, [r1]
   150c0:	add	r0, r2, r0
   150c4:	str	r0, [r1]
   150c8:	b	15198 <ftello64@plt+0x38d0>
   150cc:	movw	r0, #2036	; 0x7f4
   150d0:	movt	r0, #5
   150d4:	ldr	r0, [r0]
   150d8:	ldrb	r0, [r0]
   150dc:	bl	14548 <ftello64@plt+0x2c80>
   150e0:	and	r0, r0, #255	; 0xff
   150e4:	movw	r1, #1432	; 0x598
   150e8:	movt	r1, #5
   150ec:	add	r0, r1, r0
   150f0:	ldrsb	r0, [r0]
   150f4:	cmp	r0, #0
   150f8:	beq	15180 <ftello64@plt+0x38b8>
   150fc:	b	15100 <ftello64@plt+0x3838>
   15100:	movw	r0, #2036	; 0x7f4
   15104:	movt	r0, #5
   15108:	ldr	r1, [r0]
   1510c:	ldr	r0, [r0, #4]
   15110:	cmp	r1, r0
   15114:	movw	r0, #0
   15118:	str	r0, [sp, #104]	; 0x68
   1511c:	bcs	15158 <ftello64@plt+0x3890>
   15120:	movw	r0, #2036	; 0x7f4
   15124:	movt	r0, #5
   15128:	ldr	r0, [r0]
   1512c:	ldrb	r0, [r0]
   15130:	bl	14548 <ftello64@plt+0x2c80>
   15134:	and	r0, r0, #255	; 0xff
   15138:	movw	r1, #1432	; 0x598
   1513c:	movt	r1, #5
   15140:	add	r0, r1, r0
   15144:	ldrb	r0, [r0]
   15148:	cmp	r0, #0
   1514c:	movw	r0, #0
   15150:	movne	r0, #1
   15154:	str	r0, [sp, #104]	; 0x68
   15158:	ldr	r0, [sp, #104]	; 0x68
   1515c:	tst	r0, #1
   15160:	beq	1517c <ftello64@plt+0x38b4>
   15164:	movw	r0, #2036	; 0x7f4
   15168:	movt	r0, #5
   1516c:	ldr	r1, [r0]
   15170:	add	r1, r1, #1
   15174:	str	r1, [r0]
   15178:	b	15100 <ftello64@plt+0x3838>
   1517c:	b	15194 <ftello64@plt+0x38cc>
   15180:	movw	r0, #2036	; 0x7f4
   15184:	movt	r0, #5
   15188:	ldr	r1, [r0]
   1518c:	add	r1, r1, #1
   15190:	str	r1, [r0]
   15194:	b	15198 <ftello64@plt+0x38d0>
   15198:	b	14ff8 <ftello64@plt+0x3730>
   1519c:	movw	r0, #380	; 0x17c
   151a0:	movt	r0, #5
   151a4:	ldr	r0, [r0]
   151a8:	movw	r1, #0
   151ac:	cmp	r0, r1
   151b0:	beq	15264 <ftello64@plt+0x399c>
   151b4:	movw	r0, #2036	; 0x7f4
   151b8:	movt	r0, #5
   151bc:	ldr	r0, [r0]
   151c0:	str	r0, [fp, #-16]
   151c4:	ldr	r0, [fp, #-16]
   151c8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   151cc:	cmp	r0, r1
   151d0:	movw	r0, #0
   151d4:	str	r0, [sp, #100]	; 0x64
   151d8:	bls	1521c <ftello64@plt+0x3954>
   151dc:	bl	1170c <__ctype_b_loc@plt>
   151e0:	ldr	r0, [r0]
   151e4:	ldr	r1, [fp, #-16]
   151e8:	ldrb	r1, [r1, #-1]
   151ec:	str	r0, [sp, #96]	; 0x60
   151f0:	mov	r0, r1
   151f4:	bl	14548 <ftello64@plt+0x2c80>
   151f8:	mov	r1, r0
   151fc:	ldr	r2, [sp, #96]	; 0x60
   15200:	add	r0, r2, r0, lsl #1
   15204:	ldrh	r0, [r0]
   15208:	and	r0, r0, #8192	; 0x2000
   1520c:	cmp	r0, #0
   15210:	movw	r0, #0
   15214:	movne	r0, #1
   15218:	str	r0, [sp, #100]	; 0x64
   1521c:	ldr	r0, [sp, #100]	; 0x64
   15220:	tst	r0, #1
   15224:	beq	1523c <ftello64@plt+0x3974>
   15228:	ldr	r0, [fp, #-16]
   1522c:	mvn	r1, #0
   15230:	add	r0, r0, r1
   15234:	str	r0, [fp, #-16]
   15238:	b	151c4 <ftello64@plt+0x38fc>
   1523c:	ldr	r0, [fp, #-16]
   15240:	ldr	r1, [fp, #-20]	; 0xffffffec
   15244:	cmp	r0, r1
   15248:	movw	r0, #0
   1524c:	movhi	r0, #1
   15250:	and	r0, r0, #1
   15254:	movw	r1, #2044	; 0x7fc
   15258:	movt	r1, #5
   1525c:	strb	r0, [r1]
   15260:	b	15274 <ftello64@plt+0x39ac>
   15264:	movw	r0, #2044	; 0x7fc
   15268:	movt	r0, #5
   1526c:	movw	r1, #0
   15270:	strb	r1, [r0]
   15274:	b	15278 <ftello64@plt+0x39b0>
   15278:	movw	r0, #2036	; 0x7f4
   1527c:	movt	r0, #5
   15280:	ldr	r0, [r0]
   15284:	ldr	r1, [fp, #-48]	; 0xffffffd0
   15288:	cmp	r0, r1
   1528c:	movw	r0, #0
   15290:	str	r0, [sp, #92]	; 0x5c
   15294:	bcs	152e0 <ftello64@plt+0x3a18>
   15298:	bl	1170c <__ctype_b_loc@plt>
   1529c:	ldr	r0, [r0]
   152a0:	movw	r1, #2036	; 0x7f4
   152a4:	movt	r1, #5
   152a8:	ldr	r1, [r1]
   152ac:	ldrb	r1, [r1]
   152b0:	str	r0, [sp, #88]	; 0x58
   152b4:	mov	r0, r1
   152b8:	bl	14548 <ftello64@plt+0x2c80>
   152bc:	mov	r1, r0
   152c0:	ldr	r2, [sp, #88]	; 0x58
   152c4:	add	r0, r2, r0, lsl #1
   152c8:	ldrh	r0, [r0]
   152cc:	and	r0, r0, #8192	; 0x2000
   152d0:	cmp	r0, #0
   152d4:	movw	r0, #0
   152d8:	movne	r0, #1
   152dc:	str	r0, [sp, #92]	; 0x5c
   152e0:	ldr	r0, [sp, #92]	; 0x5c
   152e4:	tst	r0, #1
   152e8:	beq	15304 <ftello64@plt+0x3a3c>
   152ec:	movw	r0, #2036	; 0x7f4
   152f0:	movt	r0, #5
   152f4:	ldr	r1, [r0]
   152f8:	add	r1, r1, #1
   152fc:	str	r1, [r0]
   15300:	b	15278 <ftello64@plt+0x39b0>
   15304:	movw	r0, #1732	; 0x6c4
   15308:	movt	r0, #5
   1530c:	ldr	r0, [r0]
   15310:	movw	r1, #2036	; 0x7f4
   15314:	movt	r1, #5
   15318:	ldr	r2, [r1, #4]
   1531c:	ldr	r1, [r1]
   15320:	sub	r1, r2, r1
   15324:	sub	r0, r0, r1
   15328:	movw	r1, #372	; 0x174
   1532c:	movt	r1, #5
   15330:	ldr	r1, [r1]
   15334:	sub	r0, r0, r1
   15338:	str	r0, [fp, #-8]
   1533c:	ldr	r0, [fp, #-8]
   15340:	cmp	r0, #0
   15344:	ble	156f0 <ftello64@plt+0x3e28>
   15348:	movw	r0, #2024	; 0x7e8
   1534c:	movt	r0, #5
   15350:	ldr	r0, [r0, #4]
   15354:	movw	r1, #2000	; 0x7d0
   15358:	movt	r1, #5
   1535c:	str	r0, [r1]
   15360:	movw	r0, #2000	; 0x7d0
   15364:	movt	r0, #5
   15368:	ldr	r0, [r0]
   1536c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   15370:	cmp	r0, r1
   15374:	movw	r0, #0
   15378:	str	r0, [sp, #84]	; 0x54
   1537c:	bcs	153c8 <ftello64@plt+0x3b00>
   15380:	bl	1170c <__ctype_b_loc@plt>
   15384:	ldr	r0, [r0]
   15388:	movw	r1, #2000	; 0x7d0
   1538c:	movt	r1, #5
   15390:	ldr	r1, [r1]
   15394:	ldrb	r1, [r1]
   15398:	str	r0, [sp, #80]	; 0x50
   1539c:	mov	r0, r1
   153a0:	bl	14548 <ftello64@plt+0x2c80>
   153a4:	mov	r1, r0
   153a8:	ldr	r2, [sp, #80]	; 0x50
   153ac:	add	r0, r2, r0, lsl #1
   153b0:	ldrh	r0, [r0]
   153b4:	and	r0, r0, #8192	; 0x2000
   153b8:	cmp	r0, #0
   153bc:	movw	r0, #0
   153c0:	movne	r0, #1
   153c4:	str	r0, [sp, #84]	; 0x54
   153c8:	ldr	r0, [sp, #84]	; 0x54
   153cc:	tst	r0, #1
   153d0:	beq	153ec <ftello64@plt+0x3b24>
   153d4:	movw	r0, #2000	; 0x7d0
   153d8:	movt	r0, #5
   153dc:	ldr	r1, [r0]
   153e0:	add	r1, r1, #1
   153e4:	str	r1, [r0]
   153e8:	b	15360 <ftello64@plt+0x3a98>
   153ec:	movw	r0, #2000	; 0x7d0
   153f0:	movt	r0, #5
   153f4:	ldr	r1, [r0]
   153f8:	str	r1, [r0, #4]
   153fc:	ldr	r0, [r0, #4]
   15400:	str	r0, [fp, #-16]
   15404:	ldr	r0, [fp, #-16]
   15408:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1540c:	cmp	r0, r1
   15410:	movw	r0, #0
   15414:	str	r0, [sp, #76]	; 0x4c
   15418:	bcs	15444 <ftello64@plt+0x3b7c>
   1541c:	ldr	r0, [fp, #-16]
   15420:	movw	r1, #2000	; 0x7d0
   15424:	movt	r1, #5
   15428:	ldr	r1, [r1]
   1542c:	ldr	r2, [fp, #-8]
   15430:	add	r1, r1, r2
   15434:	cmp	r0, r1
   15438:	movw	r0, #0
   1543c:	movcc	r0, #1
   15440:	str	r0, [sp, #76]	; 0x4c
   15444:	ldr	r0, [sp, #76]	; 0x4c
   15448:	tst	r0, #1
   1544c:	beq	15598 <ftello64@plt+0x3cd0>
   15450:	ldr	r0, [fp, #-16]
   15454:	movw	r1, #2000	; 0x7d0
   15458:	movt	r1, #5
   1545c:	str	r0, [r1, #4]
   15460:	movw	r0, #824	; 0x338
   15464:	movt	r0, #5
   15468:	ldr	r0, [r0]
   1546c:	movw	r1, #0
   15470:	cmp	r0, r1
   15474:	beq	154f0 <ftello64@plt+0x3c28>
   15478:	movw	r0, #824	; 0x338
   1547c:	movt	r0, #5
   15480:	add	r0, r0, #4
   15484:	ldr	r1, [fp, #-16]
   15488:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1548c:	ldr	r3, [fp, #-16]
   15490:	sub	r2, r2, r3
   15494:	movw	r3, #0
   15498:	str	r3, [sp, #72]	; 0x48
   1549c:	ldr	ip, [sp, #72]	; 0x48
   154a0:	str	ip, [sp]
   154a4:	bl	1cce4 <ftello64@plt+0xb41c>
   154a8:	str	r0, [fp, #-64]	; 0xffffffc0
   154ac:	ldr	r0, [fp, #-64]	; 0xffffffc0
   154b0:	cmn	r0, #2
   154b4:	bne	154bc <ftello64@plt+0x3bf4>
   154b8:	bl	1486c <ftello64@plt+0x2fa4>
   154bc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   154c0:	cmn	r0, #1
   154c4:	bne	154d4 <ftello64@plt+0x3c0c>
   154c8:	movw	r0, #1
   154cc:	str	r0, [sp, #68]	; 0x44
   154d0:	b	154dc <ftello64@plt+0x3c14>
   154d4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   154d8:	str	r0, [sp, #68]	; 0x44
   154dc:	ldr	r0, [sp, #68]	; 0x44
   154e0:	ldr	r1, [fp, #-16]
   154e4:	add	r0, r1, r0
   154e8:	str	r0, [fp, #-16]
   154ec:	b	15594 <ftello64@plt+0x3ccc>
   154f0:	ldr	r0, [fp, #-16]
   154f4:	ldrb	r0, [r0]
   154f8:	bl	14548 <ftello64@plt+0x2c80>
   154fc:	and	r0, r0, #255	; 0xff
   15500:	movw	r1, #1432	; 0x598
   15504:	movt	r1, #5
   15508:	add	r0, r1, r0
   1550c:	ldrsb	r0, [r0]
   15510:	cmp	r0, #0
   15514:	beq	15584 <ftello64@plt+0x3cbc>
   15518:	b	1551c <ftello64@plt+0x3c54>
   1551c:	ldr	r0, [fp, #-16]
   15520:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15524:	cmp	r0, r1
   15528:	movw	r0, #0
   1552c:	str	r0, [sp, #64]	; 0x40
   15530:	bcs	15564 <ftello64@plt+0x3c9c>
   15534:	ldr	r0, [fp, #-16]
   15538:	ldrb	r0, [r0]
   1553c:	bl	14548 <ftello64@plt+0x2c80>
   15540:	and	r0, r0, #255	; 0xff
   15544:	movw	r1, #1432	; 0x598
   15548:	movt	r1, #5
   1554c:	add	r0, r1, r0
   15550:	ldrb	r0, [r0]
   15554:	cmp	r0, #0
   15558:	movw	r0, #0
   1555c:	movne	r0, #1
   15560:	str	r0, [sp, #64]	; 0x40
   15564:	ldr	r0, [sp, #64]	; 0x40
   15568:	tst	r0, #1
   1556c:	beq	15580 <ftello64@plt+0x3cb8>
   15570:	ldr	r0, [fp, #-16]
   15574:	add	r0, r0, #1
   15578:	str	r0, [fp, #-16]
   1557c:	b	1551c <ftello64@plt+0x3c54>
   15580:	b	15590 <ftello64@plt+0x3cc8>
   15584:	ldr	r0, [fp, #-16]
   15588:	add	r0, r0, #1
   1558c:	str	r0, [fp, #-16]
   15590:	b	15594 <ftello64@plt+0x3ccc>
   15594:	b	15404 <ftello64@plt+0x3b3c>
   15598:	ldr	r0, [fp, #-16]
   1559c:	movw	r1, #2000	; 0x7d0
   155a0:	movt	r1, #5
   155a4:	ldr	r1, [r1]
   155a8:	ldr	r2, [fp, #-8]
   155ac:	add	r1, r1, r2
   155b0:	cmp	r0, r1
   155b4:	bcs	155c8 <ftello64@plt+0x3d00>
   155b8:	ldr	r0, [fp, #-16]
   155bc:	movw	r1, #2000	; 0x7d0
   155c0:	movt	r1, #5
   155c4:	str	r0, [r1, #4]
   155c8:	movw	r0, #2000	; 0x7d0
   155cc:	movt	r0, #5
   155d0:	ldr	r1, [r0, #4]
   155d4:	ldr	r0, [r0]
   155d8:	cmp	r1, r0
   155dc:	bls	15648 <ftello64@plt+0x3d80>
   155e0:	movw	r0, #2032	; 0x7f0
   155e4:	movt	r0, #5
   155e8:	movw	r1, #0
   155ec:	strb	r1, [r0]
   155f0:	movw	r0, #380	; 0x17c
   155f4:	movt	r0, #5
   155f8:	ldr	r0, [r0]
   155fc:	movw	r1, #0
   15600:	cmp	r0, r1
   15604:	movw	r0, #0
   15608:	str	r0, [sp, #60]	; 0x3c
   1560c:	beq	15630 <ftello64@plt+0x3d68>
   15610:	movw	r0, #2000	; 0x7d0
   15614:	movt	r0, #5
   15618:	ldr	r0, [r0, #4]
   1561c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15620:	cmp	r0, r1
   15624:	movw	r0, #0
   15628:	movcc	r0, #1
   1562c:	str	r0, [sp, #60]	; 0x3c
   15630:	ldr	r0, [sp, #60]	; 0x3c
   15634:	and	r0, r0, #1
   15638:	movw	r1, #2008	; 0x7d8
   1563c:	movt	r1, #5
   15640:	strb	r0, [r1]
   15644:	b	15658 <ftello64@plt+0x3d90>
   15648:	movw	r0, #2008	; 0x7d8
   1564c:	movt	r0, #5
   15650:	movw	r1, #0
   15654:	strb	r1, [r0]
   15658:	b	1565c <ftello64@plt+0x3d94>
   1565c:	movw	r0, #2000	; 0x7d0
   15660:	movt	r0, #5
   15664:	ldr	r1, [r0, #4]
   15668:	ldr	r0, [r0]
   1566c:	cmp	r1, r0
   15670:	movw	r0, #0
   15674:	str	r0, [sp, #56]	; 0x38
   15678:	bls	156c4 <ftello64@plt+0x3dfc>
   1567c:	bl	1170c <__ctype_b_loc@plt>
   15680:	ldr	r0, [r0]
   15684:	movw	r1, #2000	; 0x7d0
   15688:	movt	r1, #5
   1568c:	ldr	r1, [r1, #4]
   15690:	ldrb	r1, [r1, #-1]
   15694:	str	r0, [sp, #52]	; 0x34
   15698:	mov	r0, r1
   1569c:	bl	14548 <ftello64@plt+0x2c80>
   156a0:	mov	r1, r0
   156a4:	ldr	r2, [sp, #52]	; 0x34
   156a8:	add	r0, r2, r0, lsl #1
   156ac:	ldrh	r0, [r0]
   156b0:	and	r0, r0, #8192	; 0x2000
   156b4:	cmp	r0, #0
   156b8:	movw	r0, #0
   156bc:	movne	r0, #1
   156c0:	str	r0, [sp, #56]	; 0x38
   156c4:	ldr	r0, [sp, #56]	; 0x38
   156c8:	tst	r0, #1
   156cc:	beq	156ec <ftello64@plt+0x3e24>
   156d0:	movw	r0, #2000	; 0x7d0
   156d4:	movt	r0, #5
   156d8:	ldr	r1, [r0, #4]
   156dc:	mvn	r2, #0
   156e0:	add	r1, r1, r2
   156e4:	str	r1, [r0, #4]
   156e8:	b	1565c <ftello64@plt+0x3d94>
   156ec:	b	15714 <ftello64@plt+0x3e4c>
   156f0:	movw	r0, #2000	; 0x7d0
   156f4:	movt	r0, #5
   156f8:	movw	r1, #0
   156fc:	str	r1, [r0]
   15700:	str	r1, [r0, #4]
   15704:	movw	r0, #2008	; 0x7d8
   15708:	movt	r0, #5
   1570c:	movw	r1, #0
   15710:	strb	r1, [r0]
   15714:	movw	r0, #1736	; 0x6c8
   15718:	movt	r0, #5
   1571c:	ldr	r0, [r0]
   15720:	movw	r1, #2024	; 0x7e8
   15724:	movt	r1, #5
   15728:	ldr	r2, [r1, #4]
   1572c:	ldr	r1, [r1]
   15730:	sub	r1, r2, r1
   15734:	sub	r0, r0, r1
   15738:	movw	r1, #372	; 0x174
   1573c:	movt	r1, #5
   15740:	ldr	r1, [r1]
   15744:	sub	r0, r0, r1
   15748:	str	r0, [fp, #-12]
   1574c:	ldr	r0, [fp, #-12]
   15750:	cmp	r0, #0
   15754:	ble	15ad0 <ftello64@plt+0x4208>
   15758:	movw	r0, #2036	; 0x7f4
   1575c:	movt	r0, #5
   15760:	ldr	r0, [r0]
   15764:	movw	r1, #2012	; 0x7dc
   15768:	movt	r1, #5
   1576c:	str	r0, [r1, #4]
   15770:	movw	r0, #2012	; 0x7dc
   15774:	movt	r0, #5
   15778:	ldr	r0, [r0, #4]
   1577c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15780:	cmp	r0, r1
   15784:	movw	r0, #0
   15788:	str	r0, [sp, #48]	; 0x30
   1578c:	bls	157d8 <ftello64@plt+0x3f10>
   15790:	bl	1170c <__ctype_b_loc@plt>
   15794:	ldr	r0, [r0]
   15798:	movw	r1, #2012	; 0x7dc
   1579c:	movt	r1, #5
   157a0:	ldr	r1, [r1, #4]
   157a4:	ldrb	r1, [r1, #-1]
   157a8:	str	r0, [sp, #44]	; 0x2c
   157ac:	mov	r0, r1
   157b0:	bl	14548 <ftello64@plt+0x2c80>
   157b4:	mov	r1, r0
   157b8:	ldr	r2, [sp, #44]	; 0x2c
   157bc:	add	r0, r2, r0, lsl #1
   157c0:	ldrh	r0, [r0]
   157c4:	and	r0, r0, #8192	; 0x2000
   157c8:	cmp	r0, #0
   157cc:	movw	r0, #0
   157d0:	movne	r0, #1
   157d4:	str	r0, [sp, #48]	; 0x30
   157d8:	ldr	r0, [sp, #48]	; 0x30
   157dc:	tst	r0, #1
   157e0:	beq	15800 <ftello64@plt+0x3f38>
   157e4:	movw	r0, #2012	; 0x7dc
   157e8:	movt	r0, #5
   157ec:	ldr	r1, [r0, #4]
   157f0:	mvn	r2, #0
   157f4:	add	r1, r1, r2
   157f8:	str	r1, [r0, #4]
   157fc:	b	15770 <ftello64@plt+0x3ea8>
   15800:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15804:	movw	r1, #2012	; 0x7dc
   15808:	movt	r1, #5
   1580c:	str	r0, [r1]
   15810:	movw	r0, #2012	; 0x7dc
   15814:	movt	r0, #5
   15818:	ldr	r1, [r0]
   1581c:	ldr	r2, [fp, #-12]
   15820:	add	r1, r1, r2
   15824:	ldr	r0, [r0, #4]
   15828:	cmp	r1, r0
   1582c:	bcs	159ac <ftello64@plt+0x40e4>
   15830:	movw	r0, #824	; 0x338
   15834:	movt	r0, #5
   15838:	ldr	r0, [r0]
   1583c:	movw	r1, #0
   15840:	cmp	r0, r1
   15844:	beq	158dc <ftello64@plt+0x4014>
   15848:	movw	r0, #824	; 0x338
   1584c:	movt	r0, #5
   15850:	add	r0, r0, #4
   15854:	movw	r1, #2012	; 0x7dc
   15858:	movt	r1, #5
   1585c:	ldr	r2, [r1]
   15860:	ldr	r3, [r1, #4]
   15864:	ldr	r1, [r1]
   15868:	sub	r1, r3, r1
   1586c:	str	r1, [sp, #40]	; 0x28
   15870:	mov	r1, r2
   15874:	ldr	r2, [sp, #40]	; 0x28
   15878:	movw	r3, #0
   1587c:	str	r3, [sp, #36]	; 0x24
   15880:	ldr	ip, [sp, #36]	; 0x24
   15884:	str	ip, [sp]
   15888:	bl	1cce4 <ftello64@plt+0xb41c>
   1588c:	str	r0, [fp, #-68]	; 0xffffffbc
   15890:	ldr	r0, [fp, #-68]	; 0xffffffbc
   15894:	cmn	r0, #2
   15898:	bne	158a0 <ftello64@plt+0x3fd8>
   1589c:	bl	1486c <ftello64@plt+0x2fa4>
   158a0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   158a4:	cmn	r0, #1
   158a8:	bne	158b8 <ftello64@plt+0x3ff0>
   158ac:	movw	r0, #1
   158b0:	str	r0, [sp, #32]
   158b4:	b	158c0 <ftello64@plt+0x3ff8>
   158b8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   158bc:	str	r0, [sp, #32]
   158c0:	ldr	r0, [sp, #32]
   158c4:	movw	r1, #2012	; 0x7dc
   158c8:	movt	r1, #5
   158cc:	ldr	r2, [r1]
   158d0:	add	r0, r2, r0
   158d4:	str	r0, [r1]
   158d8:	b	159a8 <ftello64@plt+0x40e0>
   158dc:	movw	r0, #2012	; 0x7dc
   158e0:	movt	r0, #5
   158e4:	ldr	r0, [r0]
   158e8:	ldrb	r0, [r0]
   158ec:	bl	14548 <ftello64@plt+0x2c80>
   158f0:	and	r0, r0, #255	; 0xff
   158f4:	movw	r1, #1432	; 0x598
   158f8:	movt	r1, #5
   158fc:	add	r0, r1, r0
   15900:	ldrsb	r0, [r0]
   15904:	cmp	r0, #0
   15908:	beq	15990 <ftello64@plt+0x40c8>
   1590c:	b	15910 <ftello64@plt+0x4048>
   15910:	movw	r0, #2012	; 0x7dc
   15914:	movt	r0, #5
   15918:	ldr	r1, [r0]
   1591c:	ldr	r0, [r0, #4]
   15920:	cmp	r1, r0
   15924:	movw	r0, #0
   15928:	str	r0, [sp, #28]
   1592c:	bcs	15968 <ftello64@plt+0x40a0>
   15930:	movw	r0, #2012	; 0x7dc
   15934:	movt	r0, #5
   15938:	ldr	r0, [r0]
   1593c:	ldrb	r0, [r0]
   15940:	bl	14548 <ftello64@plt+0x2c80>
   15944:	and	r0, r0, #255	; 0xff
   15948:	movw	r1, #1432	; 0x598
   1594c:	movt	r1, #5
   15950:	add	r0, r1, r0
   15954:	ldrb	r0, [r0]
   15958:	cmp	r0, #0
   1595c:	movw	r0, #0
   15960:	movne	r0, #1
   15964:	str	r0, [sp, #28]
   15968:	ldr	r0, [sp, #28]
   1596c:	tst	r0, #1
   15970:	beq	1598c <ftello64@plt+0x40c4>
   15974:	movw	r0, #2012	; 0x7dc
   15978:	movt	r0, #5
   1597c:	ldr	r1, [r0]
   15980:	add	r1, r1, #1
   15984:	str	r1, [r0]
   15988:	b	15910 <ftello64@plt+0x4048>
   1598c:	b	159a4 <ftello64@plt+0x40dc>
   15990:	movw	r0, #2012	; 0x7dc
   15994:	movt	r0, #5
   15998:	ldr	r1, [r0]
   1599c:	add	r1, r1, #1
   159a0:	str	r1, [r0]
   159a4:	b	159a8 <ftello64@plt+0x40e0>
   159a8:	b	15810 <ftello64@plt+0x3f48>
   159ac:	movw	r0, #2012	; 0x7dc
   159b0:	movt	r0, #5
   159b4:	ldr	r1, [r0, #4]
   159b8:	ldr	r0, [r0]
   159bc:	cmp	r1, r0
   159c0:	bls	15a2c <ftello64@plt+0x4164>
   159c4:	movw	r0, #2044	; 0x7fc
   159c8:	movt	r0, #5
   159cc:	movw	r1, #0
   159d0:	strb	r1, [r0]
   159d4:	movw	r0, #380	; 0x17c
   159d8:	movt	r0, #5
   159dc:	ldr	r0, [r0]
   159e0:	movw	r1, #0
   159e4:	cmp	r0, r1
   159e8:	movw	r0, #0
   159ec:	str	r0, [sp, #24]
   159f0:	beq	15a14 <ftello64@plt+0x414c>
   159f4:	movw	r0, #2012	; 0x7dc
   159f8:	movt	r0, #5
   159fc:	ldr	r0, [r0]
   15a00:	ldr	r1, [fp, #-20]	; 0xffffffec
   15a04:	cmp	r0, r1
   15a08:	movw	r0, #0
   15a0c:	movhi	r0, #1
   15a10:	str	r0, [sp, #24]
   15a14:	ldr	r0, [sp, #24]
   15a18:	and	r0, r0, #1
   15a1c:	movw	r1, #2020	; 0x7e4
   15a20:	movt	r1, #5
   15a24:	strb	r0, [r1]
   15a28:	b	15a3c <ftello64@plt+0x4174>
   15a2c:	movw	r0, #2020	; 0x7e4
   15a30:	movt	r0, #5
   15a34:	movw	r1, #0
   15a38:	strb	r1, [r0]
   15a3c:	b	15a40 <ftello64@plt+0x4178>
   15a40:	movw	r0, #2012	; 0x7dc
   15a44:	movt	r0, #5
   15a48:	ldr	r1, [r0]
   15a4c:	ldr	r0, [r0, #4]
   15a50:	cmp	r1, r0
   15a54:	movw	r0, #0
   15a58:	str	r0, [sp, #20]
   15a5c:	bcs	15aa8 <ftello64@plt+0x41e0>
   15a60:	bl	1170c <__ctype_b_loc@plt>
   15a64:	ldr	r0, [r0]
   15a68:	movw	r1, #2012	; 0x7dc
   15a6c:	movt	r1, #5
   15a70:	ldr	r1, [r1]
   15a74:	ldrb	r1, [r1]
   15a78:	str	r0, [sp, #16]
   15a7c:	mov	r0, r1
   15a80:	bl	14548 <ftello64@plt+0x2c80>
   15a84:	mov	r1, r0
   15a88:	ldr	r2, [sp, #16]
   15a8c:	add	r0, r2, r0, lsl #1
   15a90:	ldrh	r0, [r0]
   15a94:	and	r0, r0, #8192	; 0x2000
   15a98:	cmp	r0, #0
   15a9c:	movw	r0, #0
   15aa0:	movne	r0, #1
   15aa4:	str	r0, [sp, #20]
   15aa8:	ldr	r0, [sp, #20]
   15aac:	tst	r0, #1
   15ab0:	beq	15acc <ftello64@plt+0x4204>
   15ab4:	movw	r0, #2012	; 0x7dc
   15ab8:	movt	r0, #5
   15abc:	ldr	r1, [r0]
   15ac0:	add	r1, r1, #1
   15ac4:	str	r1, [r0]
   15ac8:	b	15a40 <ftello64@plt+0x4178>
   15acc:	b	15af4 <ftello64@plt+0x422c>
   15ad0:	movw	r0, #2012	; 0x7dc
   15ad4:	movt	r0, #5
   15ad8:	movw	r1, #0
   15adc:	str	r1, [r0]
   15ae0:	str	r1, [r0, #4]
   15ae4:	movw	r0, #2020	; 0x7e4
   15ae8:	movt	r0, #5
   15aec:	movw	r1, #0
   15af0:	strb	r1, [r0]
   15af4:	movw	r0, #521	; 0x209
   15af8:	movt	r0, #5
   15afc:	ldrb	r0, [r0]
   15b00:	tst	r0, #1
   15b04:	beq	15bfc <ftello64@plt+0x4334>
   15b08:	movw	r0, #1116	; 0x45c
   15b0c:	movt	r0, #5
   15b10:	ldr	r0, [r0]
   15b14:	ldr	r1, [fp, #-4]
   15b18:	ldr	r1, [r1, #24]
   15b1c:	add	r0, r0, r1, lsl #2
   15b20:	ldr	r0, [r0]
   15b24:	str	r0, [fp, #-32]	; 0xffffffe0
   15b28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15b2c:	movw	r1, #0
   15b30:	cmp	r0, r1
   15b34:	bne	15b44 <ftello64@plt+0x427c>
   15b38:	movw	r0, #58200	; 0xe358
   15b3c:	movt	r0, #3
   15b40:	str	r0, [fp, #-32]	; 0xffffffe0
   15b44:	ldr	r0, [fp, #-4]
   15b48:	ldr	r1, [r0, #16]
   15b4c:	ldr	r0, [r0, #20]
   15b50:	adds	r1, r1, #1
   15b54:	adc	r0, r0, #0
   15b58:	str	r1, [fp, #-40]	; 0xffffffd8
   15b5c:	str	r0, [fp, #-36]	; 0xffffffdc
   15b60:	ldr	r0, [fp, #-4]
   15b64:	ldr	r0, [r0, #24]
   15b68:	cmp	r0, #0
   15b6c:	ble	15ba8 <ftello64@plt+0x42e0>
   15b70:	movw	r0, #1120	; 0x460
   15b74:	movt	r0, #5
   15b78:	ldr	r0, [r0]
   15b7c:	ldr	r1, [fp, #-4]
   15b80:	ldr	r1, [r1, #24]
   15b84:	add	r0, r0, r1, lsl #3
   15b88:	ldr	r1, [r0, #-8]
   15b8c:	ldr	r0, [r0, #-4]
   15b90:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15b94:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15b98:	subs	r1, r2, r1
   15b9c:	sbc	r0, r3, r0
   15ba0:	str	r1, [fp, #-40]	; 0xffffffd8
   15ba4:	str	r0, [fp, #-36]	; 0xffffffdc
   15ba8:	movw	r0, #1720	; 0x6b8
   15bac:	movt	r0, #5
   15bb0:	ldr	r0, [r0]
   15bb4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15bb8:	bl	115f8 <stpcpy@plt>
   15bbc:	str	r0, [fp, #-72]	; 0xffffffb8
   15bc0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15bc4:	mov	r1, r0
   15bc8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15bcc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15bd0:	movw	ip, #60244	; 0xeb54
   15bd4:	movt	ip, #3
   15bd8:	str	r1, [sp, #12]
   15bdc:	mov	r1, ip
   15be0:	bl	11820 <sprintf@plt>
   15be4:	ldr	r1, [sp, #12]
   15be8:	add	r0, r1, r0
   15bec:	movw	r1, #1720	; 0x6b8
   15bf0:	movt	r1, #5
   15bf4:	str	r0, [r1, #4]
   15bf8:	b	15cd8 <ftello64@plt+0x4410>
   15bfc:	movw	r0, #520	; 0x208
   15c00:	movt	r0, #5
   15c04:	ldrb	r0, [r0]
   15c08:	tst	r0, #1
   15c0c:	beq	15cd4 <ftello64@plt+0x440c>
   15c10:	movw	r0, #2024	; 0x7e8
   15c14:	movt	r0, #5
   15c18:	ldr	r0, [r0]
   15c1c:	ldr	r1, [fp, #-4]
   15c20:	ldr	r1, [r1, #16]
   15c24:	add	r0, r0, r1
   15c28:	movw	r1, #1720	; 0x6b8
   15c2c:	movt	r1, #5
   15c30:	str	r0, [r1]
   15c34:	ldr	r0, [r1]
   15c38:	str	r0, [r1, #4]
   15c3c:	movw	r0, #1720	; 0x6b8
   15c40:	movt	r0, #5
   15c44:	ldr	r0, [r0, #4]
   15c48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15c4c:	cmp	r0, r1
   15c50:	movw	r0, #0
   15c54:	str	r0, [sp, #8]
   15c58:	bcs	15cac <ftello64@plt+0x43e4>
   15c5c:	bl	1170c <__ctype_b_loc@plt>
   15c60:	ldr	r0, [r0]
   15c64:	movw	r1, #1720	; 0x6b8
   15c68:	movt	r1, #5
   15c6c:	ldr	r1, [r1, #4]
   15c70:	ldrb	r1, [r1]
   15c74:	str	r0, [sp, #4]
   15c78:	mov	r0, r1
   15c7c:	bl	14548 <ftello64@plt+0x2c80>
   15c80:	mov	r1, r0
   15c84:	ldr	r2, [sp, #4]
   15c88:	add	r0, r2, r0, lsl #1
   15c8c:	ldrh	r0, [r0]
   15c90:	and	r0, r0, #8192	; 0x2000
   15c94:	cmp	r0, #0
   15c98:	movw	r0, #0
   15c9c:	movne	r0, #1
   15ca0:	mvn	r3, #0
   15ca4:	eor	r0, r0, r3
   15ca8:	str	r0, [sp, #8]
   15cac:	ldr	r0, [sp, #8]
   15cb0:	tst	r0, #1
   15cb4:	beq	15cd0 <ftello64@plt+0x4408>
   15cb8:	movw	r0, #1720	; 0x6b8
   15cbc:	movt	r0, #5
   15cc0:	ldr	r1, [r0, #4]
   15cc4:	add	r1, r1, #1
   15cc8:	str	r1, [r0, #4]
   15ccc:	b	15c3c <ftello64@plt+0x4374>
   15cd0:	b	15cd4 <ftello64@plt+0x440c>
   15cd4:	b	15cd8 <ftello64@plt+0x4410>
   15cd8:	mov	sp, fp
   15cdc:	pop	{fp, pc}
   15ce0:	push	{fp, lr}
   15ce4:	mov	fp, sp
   15ce8:	sub	sp, sp, #80	; 0x50
   15cec:	movw	r0, #528	; 0x210
   15cf0:	movt	r0, #5
   15cf4:	ldrb	r0, [r0]
   15cf8:	tst	r0, #1
   15cfc:	bne	15de0 <ftello64@plt+0x4518>
   15d00:	movw	r0, #521	; 0x209
   15d04:	movt	r0, #5
   15d08:	ldrb	r0, [r0]
   15d0c:	tst	r0, #1
   15d10:	beq	15d84 <ftello64@plt+0x44bc>
   15d14:	movw	r0, #1720	; 0x6b8
   15d18:	movt	r0, #5
   15d1c:	ldr	r1, [r0]
   15d20:	ldr	r0, [r0, #4]
   15d24:	str	r0, [fp, #-4]
   15d28:	mov	r0, r1
   15d2c:	ldr	r1, [fp, #-4]
   15d30:	bl	167ec <ftello64@plt+0x4f24>
   15d34:	movw	r0, #58	; 0x3a
   15d38:	bl	118a4 <putchar_unlocked@plt>
   15d3c:	movw	r1, #1172	; 0x494
   15d40:	movt	r1, #5
   15d44:	ldr	r1, [r1]
   15d48:	movw	r2, #372	; 0x174
   15d4c:	movt	r2, #5
   15d50:	ldr	r2, [r2]
   15d54:	add	r1, r1, r2
   15d58:	movw	r2, #1720	; 0x6b8
   15d5c:	movt	r2, #5
   15d60:	ldr	r3, [r2, #4]
   15d64:	ldr	r2, [r2]
   15d68:	sub	r2, r3, r2
   15d6c:	sub	r1, r1, r2
   15d70:	sub	r1, r1, #1
   15d74:	str	r0, [fp, #-8]
   15d78:	mov	r0, r1
   15d7c:	bl	16948 <ftello64@plt+0x5080>
   15d80:	b	15ddc <ftello64@plt+0x4514>
   15d84:	movw	r0, #1720	; 0x6b8
   15d88:	movt	r0, #5
   15d8c:	ldr	r1, [r0]
   15d90:	ldr	r0, [r0, #4]
   15d94:	str	r0, [fp, #-12]
   15d98:	mov	r0, r1
   15d9c:	ldr	r1, [fp, #-12]
   15da0:	bl	167ec <ftello64@plt+0x4f24>
   15da4:	movw	r0, #1172	; 0x494
   15da8:	movt	r0, #5
   15dac:	ldr	r0, [r0]
   15db0:	movw	r1, #372	; 0x174
   15db4:	movt	r1, #5
   15db8:	ldr	r1, [r1]
   15dbc:	add	r0, r0, r1
   15dc0:	movw	r1, #1720	; 0x6b8
   15dc4:	movt	r1, #5
   15dc8:	ldr	r2, [r1, #4]
   15dcc:	ldr	r1, [r1]
   15dd0:	sub	r1, r2, r1
   15dd4:	sub	r0, r0, r1
   15dd8:	bl	16948 <ftello64@plt+0x5080>
   15ddc:	b	15de0 <ftello64@plt+0x4518>
   15de0:	movw	r0, #2000	; 0x7d0
   15de4:	movt	r0, #5
   15de8:	ldr	r1, [r0]
   15dec:	ldr	r0, [r0, #4]
   15df0:	cmp	r1, r0
   15df4:	bcs	15f24 <ftello64@plt+0x465c>
   15df8:	movw	r0, #2000	; 0x7d0
   15dfc:	movt	r0, #5
   15e00:	ldr	r1, [r0]
   15e04:	ldr	r0, [r0, #4]
   15e08:	str	r0, [fp, #-16]
   15e0c:	mov	r0, r1
   15e10:	ldr	r1, [fp, #-16]
   15e14:	bl	167ec <ftello64@plt+0x4f24>
   15e18:	movw	r0, #2008	; 0x7d8
   15e1c:	movt	r0, #5
   15e20:	ldrb	r0, [r0]
   15e24:	tst	r0, #1
   15e28:	beq	15e48 <ftello64@plt+0x4580>
   15e2c:	movw	r0, #380	; 0x17c
   15e30:	movt	r0, #5
   15e34:	ldr	r0, [r0]
   15e38:	movw	r1, #492	; 0x1ec
   15e3c:	movt	r1, #5
   15e40:	ldr	r1, [r1]
   15e44:	bl	114e4 <fputs_unlocked@plt>
   15e48:	movw	r0, #1728	; 0x6c0
   15e4c:	movt	r0, #5
   15e50:	ldr	r0, [r0]
   15e54:	movw	r1, #372	; 0x174
   15e58:	movt	r1, #5
   15e5c:	ldr	r1, [r1]
   15e60:	sub	r0, r0, r1
   15e64:	movw	r1, #2036	; 0x7f4
   15e68:	movt	r1, #5
   15e6c:	ldr	r2, [r1, #4]
   15e70:	ldr	r1, [r1]
   15e74:	sub	r1, r2, r1
   15e78:	sub	r0, r0, r1
   15e7c:	movw	r1, #2044	; 0x7fc
   15e80:	movt	r1, #5
   15e84:	ldrb	r1, [r1]
   15e88:	tst	r1, #1
   15e8c:	str	r0, [fp, #-20]	; 0xffffffec
   15e90:	beq	15ea8 <ftello64@plt+0x45e0>
   15e94:	movw	r0, #1740	; 0x6cc
   15e98:	movt	r0, #5
   15e9c:	ldr	r0, [r0]
   15ea0:	str	r0, [fp, #-24]	; 0xffffffe8
   15ea4:	b	15eb4 <ftello64@plt+0x45ec>
   15ea8:	movw	r0, #0
   15eac:	str	r0, [fp, #-24]	; 0xffffffe8
   15eb0:	b	15eb4 <ftello64@plt+0x45ec>
   15eb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15eb8:	ldr	r1, [fp, #-20]	; 0xffffffec
   15ebc:	sub	r0, r1, r0
   15ec0:	movw	r2, #2000	; 0x7d0
   15ec4:	movt	r2, #5
   15ec8:	ldr	r3, [r2, #4]
   15ecc:	ldr	r2, [r2]
   15ed0:	sub	r2, r3, r2
   15ed4:	sub	r0, r0, r2
   15ed8:	movw	r2, #2008	; 0x7d8
   15edc:	movt	r2, #5
   15ee0:	ldrb	r2, [r2]
   15ee4:	tst	r2, #1
   15ee8:	str	r0, [fp, #-28]	; 0xffffffe4
   15eec:	beq	15f04 <ftello64@plt+0x463c>
   15ef0:	movw	r0, #1740	; 0x6cc
   15ef4:	movt	r0, #5
   15ef8:	ldr	r0, [r0]
   15efc:	str	r0, [fp, #-32]	; 0xffffffe0
   15f00:	b	15f10 <ftello64@plt+0x4648>
   15f04:	movw	r0, #0
   15f08:	str	r0, [fp, #-32]	; 0xffffffe0
   15f0c:	b	15f10 <ftello64@plt+0x4648>
   15f10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15f14:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15f18:	sub	r0, r1, r0
   15f1c:	bl	16948 <ftello64@plt+0x5080>
   15f20:	b	15fa0 <ftello64@plt+0x46d8>
   15f24:	movw	r0, #1728	; 0x6c0
   15f28:	movt	r0, #5
   15f2c:	ldr	r0, [r0]
   15f30:	movw	r1, #372	; 0x174
   15f34:	movt	r1, #5
   15f38:	ldr	r1, [r1]
   15f3c:	sub	r0, r0, r1
   15f40:	movw	r1, #2036	; 0x7f4
   15f44:	movt	r1, #5
   15f48:	ldr	r2, [r1, #4]
   15f4c:	ldr	r1, [r1]
   15f50:	sub	r1, r2, r1
   15f54:	sub	r0, r0, r1
   15f58:	movw	r1, #2044	; 0x7fc
   15f5c:	movt	r1, #5
   15f60:	ldrb	r1, [r1]
   15f64:	tst	r1, #1
   15f68:	str	r0, [fp, #-36]	; 0xffffffdc
   15f6c:	beq	15f84 <ftello64@plt+0x46bc>
   15f70:	movw	r0, #1740	; 0x6cc
   15f74:	movt	r0, #5
   15f78:	ldr	r0, [r0]
   15f7c:	str	r0, [sp, #40]	; 0x28
   15f80:	b	15f90 <ftello64@plt+0x46c8>
   15f84:	movw	r0, #0
   15f88:	str	r0, [sp, #40]	; 0x28
   15f8c:	b	15f90 <ftello64@plt+0x46c8>
   15f90:	ldr	r0, [sp, #40]	; 0x28
   15f94:	ldr	r1, [fp, #-36]	; 0xffffffdc
   15f98:	sub	r0, r1, r0
   15f9c:	bl	16948 <ftello64@plt+0x5080>
   15fa0:	movw	r0, #2044	; 0x7fc
   15fa4:	movt	r0, #5
   15fa8:	ldrb	r0, [r0]
   15fac:	tst	r0, #1
   15fb0:	beq	15fd0 <ftello64@plt+0x4708>
   15fb4:	movw	r0, #380	; 0x17c
   15fb8:	movt	r0, #5
   15fbc:	ldr	r0, [r0]
   15fc0:	movw	r1, #492	; 0x1ec
   15fc4:	movt	r1, #5
   15fc8:	ldr	r1, [r1]
   15fcc:	bl	114e4 <fputs_unlocked@plt>
   15fd0:	movw	r0, #2036	; 0x7f4
   15fd4:	movt	r0, #5
   15fd8:	ldr	r1, [r0]
   15fdc:	ldr	r0, [r0, #4]
   15fe0:	str	r0, [sp, #36]	; 0x24
   15fe4:	mov	r0, r1
   15fe8:	ldr	r1, [sp, #36]	; 0x24
   15fec:	bl	167ec <ftello64@plt+0x4f24>
   15ff0:	movw	r0, #372	; 0x174
   15ff4:	movt	r0, #5
   15ff8:	ldr	r0, [r0]
   15ffc:	bl	16948 <ftello64@plt+0x5080>
   16000:	movw	r0, #2024	; 0x7e8
   16004:	movt	r0, #5
   16008:	ldr	r1, [r0]
   1600c:	ldr	r0, [r0, #4]
   16010:	str	r0, [sp, #32]
   16014:	mov	r0, r1
   16018:	ldr	r1, [sp, #32]
   1601c:	bl	167ec <ftello64@plt+0x4f24>
   16020:	movw	r0, #2032	; 0x7f0
   16024:	movt	r0, #5
   16028:	ldrb	r0, [r0]
   1602c:	tst	r0, #1
   16030:	beq	16050 <ftello64@plt+0x4788>
   16034:	movw	r0, #380	; 0x17c
   16038:	movt	r0, #5
   1603c:	ldr	r0, [r0]
   16040:	movw	r1, #492	; 0x1ec
   16044:	movt	r1, #5
   16048:	ldr	r1, [r1]
   1604c:	bl	114e4 <fputs_unlocked@plt>
   16050:	movw	r0, #2012	; 0x7dc
   16054:	movt	r0, #5
   16058:	ldr	r1, [r0]
   1605c:	ldr	r0, [r0, #4]
   16060:	cmp	r1, r0
   16064:	bcs	16184 <ftello64@plt+0x48bc>
   16068:	movw	r0, #1728	; 0x6c0
   1606c:	movt	r0, #5
   16070:	ldr	r0, [r0]
   16074:	movw	r1, #2024	; 0x7e8
   16078:	movt	r1, #5
   1607c:	ldr	r2, [r1, #4]
   16080:	ldr	r1, [r1]
   16084:	sub	r1, r2, r1
   16088:	sub	r0, r0, r1
   1608c:	movw	r1, #2032	; 0x7f0
   16090:	movt	r1, #5
   16094:	ldrb	r1, [r1]
   16098:	tst	r1, #1
   1609c:	str	r0, [sp, #28]
   160a0:	beq	160b8 <ftello64@plt+0x47f0>
   160a4:	movw	r0, #1740	; 0x6cc
   160a8:	movt	r0, #5
   160ac:	ldr	r0, [r0]
   160b0:	str	r0, [sp, #24]
   160b4:	b	160c4 <ftello64@plt+0x47fc>
   160b8:	movw	r0, #0
   160bc:	str	r0, [sp, #24]
   160c0:	b	160c4 <ftello64@plt+0x47fc>
   160c4:	ldr	r0, [sp, #24]
   160c8:	ldr	r1, [sp, #28]
   160cc:	sub	r0, r1, r0
   160d0:	movw	r2, #2012	; 0x7dc
   160d4:	movt	r2, #5
   160d8:	ldr	r3, [r2, #4]
   160dc:	ldr	r2, [r2]
   160e0:	sub	r2, r3, r2
   160e4:	sub	r0, r0, r2
   160e8:	movw	r2, #2020	; 0x7e4
   160ec:	movt	r2, #5
   160f0:	ldrb	r2, [r2]
   160f4:	tst	r2, #1
   160f8:	str	r0, [sp, #20]
   160fc:	beq	16114 <ftello64@plt+0x484c>
   16100:	movw	r0, #1740	; 0x6cc
   16104:	movt	r0, #5
   16108:	ldr	r0, [r0]
   1610c:	str	r0, [sp, #16]
   16110:	b	16120 <ftello64@plt+0x4858>
   16114:	movw	r0, #0
   16118:	str	r0, [sp, #16]
   1611c:	b	16120 <ftello64@plt+0x4858>
   16120:	ldr	r0, [sp, #16]
   16124:	ldr	r1, [sp, #20]
   16128:	sub	r0, r1, r0
   1612c:	bl	16948 <ftello64@plt+0x5080>
   16130:	movw	r0, #2020	; 0x7e4
   16134:	movt	r0, #5
   16138:	ldrb	r0, [r0]
   1613c:	tst	r0, #1
   16140:	beq	16160 <ftello64@plt+0x4898>
   16144:	movw	r0, #380	; 0x17c
   16148:	movt	r0, #5
   1614c:	ldr	r0, [r0]
   16150:	movw	r1, #492	; 0x1ec
   16154:	movt	r1, #5
   16158:	ldr	r1, [r1]
   1615c:	bl	114e4 <fputs_unlocked@plt>
   16160:	movw	r0, #2012	; 0x7dc
   16164:	movt	r0, #5
   16168:	ldr	r1, [r0]
   1616c:	ldr	r0, [r0, #4]
   16170:	str	r0, [sp, #12]
   16174:	mov	r0, r1
   16178:	ldr	r1, [sp, #12]
   1617c:	bl	167ec <ftello64@plt+0x4f24>
   16180:	b	16230 <ftello64@plt+0x4968>
   16184:	movw	r0, #521	; 0x209
   16188:	movt	r0, #5
   1618c:	ldrb	r0, [r0]
   16190:	tst	r0, #1
   16194:	bne	161ac <ftello64@plt+0x48e4>
   16198:	movw	r0, #520	; 0x208
   1619c:	movt	r0, #5
   161a0:	ldrb	r0, [r0]
   161a4:	tst	r0, #1
   161a8:	beq	1622c <ftello64@plt+0x4964>
   161ac:	movw	r0, #528	; 0x210
   161b0:	movt	r0, #5
   161b4:	ldrb	r0, [r0]
   161b8:	tst	r0, #1
   161bc:	beq	1622c <ftello64@plt+0x4964>
   161c0:	movw	r0, #1728	; 0x6c0
   161c4:	movt	r0, #5
   161c8:	ldr	r0, [r0]
   161cc:	movw	r1, #2024	; 0x7e8
   161d0:	movt	r1, #5
   161d4:	ldr	r2, [r1, #4]
   161d8:	ldr	r1, [r1]
   161dc:	sub	r1, r2, r1
   161e0:	sub	r0, r0, r1
   161e4:	movw	r1, #2032	; 0x7f0
   161e8:	movt	r1, #5
   161ec:	ldrb	r1, [r1]
   161f0:	tst	r1, #1
   161f4:	str	r0, [sp, #8]
   161f8:	beq	16210 <ftello64@plt+0x4948>
   161fc:	movw	r0, #1740	; 0x6cc
   16200:	movt	r0, #5
   16204:	ldr	r0, [r0]
   16208:	str	r0, [sp, #4]
   1620c:	b	1621c <ftello64@plt+0x4954>
   16210:	movw	r0, #0
   16214:	str	r0, [sp, #4]
   16218:	b	1621c <ftello64@plt+0x4954>
   1621c:	ldr	r0, [sp, #4]
   16220:	ldr	r1, [sp, #8]
   16224:	sub	r0, r1, r0
   16228:	bl	16948 <ftello64@plt+0x5080>
   1622c:	b	16230 <ftello64@plt+0x4968>
   16230:	movw	r0, #521	; 0x209
   16234:	movt	r0, #5
   16238:	ldrb	r0, [r0]
   1623c:	tst	r0, #1
   16240:	bne	16258 <ftello64@plt+0x4990>
   16244:	movw	r0, #520	; 0x208
   16248:	movt	r0, #5
   1624c:	ldrb	r0, [r0]
   16250:	tst	r0, #1
   16254:	beq	1629c <ftello64@plt+0x49d4>
   16258:	movw	r0, #528	; 0x210
   1625c:	movt	r0, #5
   16260:	ldrb	r0, [r0]
   16264:	tst	r0, #1
   16268:	beq	1629c <ftello64@plt+0x49d4>
   1626c:	movw	r0, #372	; 0x174
   16270:	movt	r0, #5
   16274:	ldr	r0, [r0]
   16278:	bl	16948 <ftello64@plt+0x5080>
   1627c:	movw	r0, #1720	; 0x6b8
   16280:	movt	r0, #5
   16284:	ldr	r1, [r0]
   16288:	ldr	r0, [r0, #4]
   1628c:	str	r0, [sp]
   16290:	mov	r0, r1
   16294:	ldr	r1, [sp]
   16298:	bl	167ec <ftello64@plt+0x4f24>
   1629c:	movw	r0, #10
   162a0:	bl	118a4 <putchar_unlocked@plt>
   162a4:	mov	sp, fp
   162a8:	pop	{fp, pc}
   162ac:	push	{fp, lr}
   162b0:	mov	fp, sp
   162b4:	sub	sp, sp, #32
   162b8:	movw	r0, #384	; 0x180
   162bc:	movt	r0, #5
   162c0:	ldr	r1, [r0]
   162c4:	movw	r0, #60269	; 0xeb6d
   162c8:	movt	r0, #3
   162cc:	bl	11544 <printf@plt>
   162d0:	movw	r1, #2000	; 0x7d0
   162d4:	movt	r1, #5
   162d8:	ldr	r2, [r1]
   162dc:	ldr	r1, [r1, #4]
   162e0:	str	r0, [fp, #-4]
   162e4:	mov	r0, r2
   162e8:	bl	167ec <ftello64@plt+0x4f24>
   162ec:	movw	r0, #2008	; 0x7d8
   162f0:	movt	r0, #5
   162f4:	ldrb	r0, [r0]
   162f8:	tst	r0, #1
   162fc:	beq	1631c <ftello64@plt+0x4a54>
   16300:	movw	r0, #380	; 0x17c
   16304:	movt	r0, #5
   16308:	ldr	r0, [r0]
   1630c:	movw	r1, #492	; 0x1ec
   16310:	movt	r1, #5
   16314:	ldr	r1, [r1]
   16318:	bl	114e4 <fputs_unlocked@plt>
   1631c:	movw	r0, #34	; 0x22
   16320:	bl	118a4 <putchar_unlocked@plt>
   16324:	movw	r1, #492	; 0x1ec
   16328:	movt	r1, #5
   1632c:	ldr	r1, [r1]
   16330:	movw	r2, #60272	; 0xeb70
   16334:	movt	r2, #3
   16338:	str	r0, [fp, #-8]
   1633c:	mov	r0, r2
   16340:	bl	114e4 <fputs_unlocked@plt>
   16344:	movw	r1, #2044	; 0x7fc
   16348:	movt	r1, #5
   1634c:	ldrb	r1, [r1]
   16350:	tst	r1, #1
   16354:	beq	16374 <ftello64@plt+0x4aac>
   16358:	movw	r0, #380	; 0x17c
   1635c:	movt	r0, #5
   16360:	ldr	r0, [r0]
   16364:	movw	r1, #492	; 0x1ec
   16368:	movt	r1, #5
   1636c:	ldr	r1, [r1]
   16370:	bl	114e4 <fputs_unlocked@plt>
   16374:	movw	r0, #2036	; 0x7f4
   16378:	movt	r0, #5
   1637c:	ldr	r1, [r0]
   16380:	ldr	r0, [r0, #4]
   16384:	str	r0, [fp, #-12]
   16388:	mov	r0, r1
   1638c:	ldr	r1, [fp, #-12]
   16390:	bl	167ec <ftello64@plt+0x4f24>
   16394:	mov	r0, #34	; 0x22
   16398:	bl	118a4 <putchar_unlocked@plt>
   1639c:	movw	r1, #492	; 0x1ec
   163a0:	movt	r1, #5
   163a4:	ldr	r1, [r1]
   163a8:	movw	r2, #60272	; 0xeb70
   163ac:	movt	r2, #3
   163b0:	str	r0, [sp, #16]
   163b4:	mov	r0, r2
   163b8:	bl	114e4 <fputs_unlocked@plt>
   163bc:	movw	r1, #2024	; 0x7e8
   163c0:	movt	r1, #5
   163c4:	ldr	r2, [r1]
   163c8:	ldr	r1, [r1, #4]
   163cc:	str	r0, [sp, #12]
   163d0:	mov	r0, r2
   163d4:	bl	167ec <ftello64@plt+0x4f24>
   163d8:	movw	r0, #2032	; 0x7f0
   163dc:	movt	r0, #5
   163e0:	ldrb	r0, [r0]
   163e4:	tst	r0, #1
   163e8:	beq	16408 <ftello64@plt+0x4b40>
   163ec:	movw	r0, #380	; 0x17c
   163f0:	movt	r0, #5
   163f4:	ldr	r0, [r0]
   163f8:	movw	r1, #492	; 0x1ec
   163fc:	movt	r1, #5
   16400:	ldr	r1, [r1]
   16404:	bl	114e4 <fputs_unlocked@plt>
   16408:	movw	r0, #34	; 0x22
   1640c:	bl	118a4 <putchar_unlocked@plt>
   16410:	movw	r1, #492	; 0x1ec
   16414:	movt	r1, #5
   16418:	ldr	r1, [r1]
   1641c:	movw	r2, #60272	; 0xeb70
   16420:	movt	r2, #3
   16424:	str	r0, [sp, #8]
   16428:	mov	r0, r2
   1642c:	bl	114e4 <fputs_unlocked@plt>
   16430:	movw	r1, #2020	; 0x7e4
   16434:	movt	r1, #5
   16438:	ldrb	r1, [r1]
   1643c:	tst	r1, #1
   16440:	beq	16460 <ftello64@plt+0x4b98>
   16444:	movw	r0, #380	; 0x17c
   16448:	movt	r0, #5
   1644c:	ldr	r0, [r0]
   16450:	movw	r1, #492	; 0x1ec
   16454:	movt	r1, #5
   16458:	ldr	r1, [r1]
   1645c:	bl	114e4 <fputs_unlocked@plt>
   16460:	movw	r0, #2012	; 0x7dc
   16464:	movt	r0, #5
   16468:	ldr	r1, [r0]
   1646c:	ldr	r0, [r0, #4]
   16470:	str	r0, [sp, #4]
   16474:	mov	r0, r1
   16478:	ldr	r1, [sp, #4]
   1647c:	bl	167ec <ftello64@plt+0x4f24>
   16480:	movw	r0, #34	; 0x22
   16484:	bl	118a4 <putchar_unlocked@plt>
   16488:	movw	r1, #521	; 0x209
   1648c:	movt	r1, #5
   16490:	ldrb	r1, [r1]
   16494:	tst	r1, #1
   16498:	bne	164b0 <ftello64@plt+0x4be8>
   1649c:	movw	r0, #520	; 0x208
   164a0:	movt	r0, #5
   164a4:	ldrb	r0, [r0]
   164a8:	tst	r0, #1
   164ac:	beq	164ec <ftello64@plt+0x4c24>
   164b0:	movw	r0, #492	; 0x1ec
   164b4:	movt	r0, #5
   164b8:	ldr	r1, [r0]
   164bc:	movw	r0, #60272	; 0xeb70
   164c0:	movt	r0, #3
   164c4:	bl	114e4 <fputs_unlocked@plt>
   164c8:	movw	r1, #1720	; 0x6b8
   164cc:	movt	r1, #5
   164d0:	ldr	r2, [r1]
   164d4:	ldr	r1, [r1, #4]
   164d8:	str	r0, [sp]
   164dc:	mov	r0, r2
   164e0:	bl	167ec <ftello64@plt+0x4f24>
   164e4:	movw	r0, #34	; 0x22
   164e8:	bl	118a4 <putchar_unlocked@plt>
   164ec:	movw	r0, #10
   164f0:	bl	118a4 <putchar_unlocked@plt>
   164f4:	mov	sp, fp
   164f8:	pop	{fp, pc}
   164fc:	push	{fp, lr}
   16500:	mov	fp, sp
   16504:	sub	sp, sp, #72	; 0x48
   16508:	movw	r0, #384	; 0x180
   1650c:	movt	r0, #5
   16510:	ldr	r1, [r0]
   16514:	movw	r0, #60275	; 0xeb73
   16518:	movt	r0, #3
   1651c:	bl	11544 <printf@plt>
   16520:	mov	r1, #123	; 0x7b
   16524:	str	r0, [fp, #-28]	; 0xffffffe4
   16528:	mov	r0, r1
   1652c:	bl	118a4 <putchar_unlocked@plt>
   16530:	movw	r1, #2000	; 0x7d0
   16534:	movt	r1, #5
   16538:	ldr	r2, [r1]
   1653c:	ldr	r1, [r1, #4]
   16540:	str	r0, [fp, #-32]	; 0xffffffe0
   16544:	mov	r0, r2
   16548:	bl	167ec <ftello64@plt+0x4f24>
   1654c:	movw	r0, #492	; 0x1ec
   16550:	movt	r0, #5
   16554:	ldr	r1, [r0]
   16558:	movw	r0, #60280	; 0xeb78
   1655c:	movt	r0, #3
   16560:	bl	114e4 <fputs_unlocked@plt>
   16564:	movw	r1, #2036	; 0x7f4
   16568:	movt	r1, #5
   1656c:	ldr	r2, [r1]
   16570:	ldr	r1, [r1, #4]
   16574:	str	r0, [sp, #36]	; 0x24
   16578:	mov	r0, r2
   1657c:	bl	167ec <ftello64@plt+0x4f24>
   16580:	movw	r0, #492	; 0x1ec
   16584:	movt	r0, #5
   16588:	ldr	r1, [r0]
   1658c:	movw	r0, #60280	; 0xeb78
   16590:	movt	r0, #3
   16594:	bl	114e4 <fputs_unlocked@plt>
   16598:	movw	r1, #2024	; 0x7e8
   1659c:	movt	r1, #5
   165a0:	ldr	r2, [r1]
   165a4:	str	r2, [fp, #-8]
   165a8:	ldr	r2, [r1, #4]
   165ac:	str	r2, [fp, #-12]
   165b0:	ldr	r1, [r1]
   165b4:	str	r1, [fp, #-20]	; 0xffffffec
   165b8:	movw	r1, #824	; 0x338
   165bc:	movt	r1, #5
   165c0:	ldr	r1, [r1]
   165c4:	movw	r2, #0
   165c8:	cmp	r1, r2
   165cc:	beq	16650 <ftello64@plt+0x4d88>
   165d0:	movw	r0, #824	; 0x338
   165d4:	movt	r0, #5
   165d8:	add	r0, r0, #4
   165dc:	ldr	r1, [fp, #-20]	; 0xffffffec
   165e0:	movw	r2, #2024	; 0x7e8
   165e4:	movt	r2, #5
   165e8:	ldr	r2, [r2, #4]
   165ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   165f0:	sub	r2, r2, r3
   165f4:	movw	r3, #0
   165f8:	str	r3, [sp, #32]
   165fc:	ldr	ip, [sp, #32]
   16600:	str	ip, [sp]
   16604:	bl	1cce4 <ftello64@plt+0xb41c>
   16608:	str	r0, [fp, #-24]	; 0xffffffe8
   1660c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16610:	cmn	r0, #2
   16614:	bne	1661c <ftello64@plt+0x4d54>
   16618:	bl	1486c <ftello64@plt+0x2fa4>
   1661c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16620:	cmn	r0, #1
   16624:	bne	16634 <ftello64@plt+0x4d6c>
   16628:	movw	r0, #1
   1662c:	str	r0, [sp, #28]
   16630:	b	1663c <ftello64@plt+0x4d74>
   16634:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16638:	str	r0, [sp, #28]
   1663c:	ldr	r0, [sp, #28]
   16640:	ldr	r1, [fp, #-20]	; 0xffffffec
   16644:	add	r0, r1, r0
   16648:	str	r0, [fp, #-20]	; 0xffffffec
   1664c:	b	166fc <ftello64@plt+0x4e34>
   16650:	ldr	r0, [fp, #-20]	; 0xffffffec
   16654:	ldrb	r0, [r0]
   16658:	bl	14548 <ftello64@plt+0x2c80>
   1665c:	and	r0, r0, #255	; 0xff
   16660:	movw	r1, #1432	; 0x598
   16664:	movt	r1, #5
   16668:	add	r0, r1, r0
   1666c:	ldrsb	r0, [r0]
   16670:	cmp	r0, #0
   16674:	beq	166ec <ftello64@plt+0x4e24>
   16678:	b	1667c <ftello64@plt+0x4db4>
   1667c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16680:	movw	r1, #2024	; 0x7e8
   16684:	movt	r1, #5
   16688:	ldr	r1, [r1, #4]
   1668c:	cmp	r0, r1
   16690:	movw	r0, #0
   16694:	str	r0, [sp, #24]
   16698:	bcs	166cc <ftello64@plt+0x4e04>
   1669c:	ldr	r0, [fp, #-20]	; 0xffffffec
   166a0:	ldrb	r0, [r0]
   166a4:	bl	14548 <ftello64@plt+0x2c80>
   166a8:	and	r0, r0, #255	; 0xff
   166ac:	movw	r1, #1432	; 0x598
   166b0:	movt	r1, #5
   166b4:	add	r0, r1, r0
   166b8:	ldrb	r0, [r0]
   166bc:	cmp	r0, #0
   166c0:	movw	r0, #0
   166c4:	movne	r0, #1
   166c8:	str	r0, [sp, #24]
   166cc:	ldr	r0, [sp, #24]
   166d0:	tst	r0, #1
   166d4:	beq	166e8 <ftello64@plt+0x4e20>
   166d8:	ldr	r0, [fp, #-20]	; 0xffffffec
   166dc:	add	r0, r0, #1
   166e0:	str	r0, [fp, #-20]	; 0xffffffec
   166e4:	b	1667c <ftello64@plt+0x4db4>
   166e8:	b	166f8 <ftello64@plt+0x4e30>
   166ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   166f0:	add	r0, r0, #1
   166f4:	str	r0, [fp, #-20]	; 0xffffffec
   166f8:	b	166fc <ftello64@plt+0x4e34>
   166fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   16700:	str	r0, [fp, #-4]
   16704:	ldr	r0, [fp, #-20]	; 0xffffffec
   16708:	str	r0, [fp, #-16]
   1670c:	ldr	r0, [fp, #-8]
   16710:	ldr	r1, [fp, #-4]
   16714:	bl	167ec <ftello64@plt+0x4f24>
   16718:	movw	r0, #492	; 0x1ec
   1671c:	movt	r0, #5
   16720:	ldr	r1, [r0]
   16724:	movw	r2, #60280	; 0xeb78
   16728:	movt	r2, #3
   1672c:	str	r0, [sp, #20]
   16730:	mov	r0, r2
   16734:	str	r2, [sp, #16]
   16738:	bl	114e4 <fputs_unlocked@plt>
   1673c:	ldr	r1, [fp, #-16]
   16740:	ldr	r2, [fp, #-12]
   16744:	str	r0, [sp, #12]
   16748:	mov	r0, r1
   1674c:	mov	r1, r2
   16750:	bl	167ec <ftello64@plt+0x4f24>
   16754:	ldr	r0, [sp, #20]
   16758:	ldr	r1, [r0]
   1675c:	ldr	r0, [sp, #16]
   16760:	bl	114e4 <fputs_unlocked@plt>
   16764:	movw	r1, #2012	; 0x7dc
   16768:	movt	r1, #5
   1676c:	ldr	r2, [r1]
   16770:	ldr	r1, [r1, #4]
   16774:	str	r0, [sp, #8]
   16778:	mov	r0, r2
   1677c:	bl	167ec <ftello64@plt+0x4f24>
   16780:	movw	r0, #125	; 0x7d
   16784:	bl	118a4 <putchar_unlocked@plt>
   16788:	movw	r1, #521	; 0x209
   1678c:	movt	r1, #5
   16790:	ldrb	r1, [r1]
   16794:	tst	r1, #1
   16798:	bne	167b0 <ftello64@plt+0x4ee8>
   1679c:	movw	r0, #520	; 0x208
   167a0:	movt	r0, #5
   167a4:	ldrb	r0, [r0]
   167a8:	tst	r0, #1
   167ac:	beq	167dc <ftello64@plt+0x4f14>
   167b0:	mov	r0, #123	; 0x7b
   167b4:	bl	118a4 <putchar_unlocked@plt>
   167b8:	movw	r1, #1720	; 0x6b8
   167bc:	movt	r1, #5
   167c0:	ldr	r2, [r1]
   167c4:	ldr	r1, [r1, #4]
   167c8:	str	r0, [sp, #4]
   167cc:	mov	r0, r2
   167d0:	bl	167ec <ftello64@plt+0x4f24>
   167d4:	movw	r0, #125	; 0x7d
   167d8:	bl	118a4 <putchar_unlocked@plt>
   167dc:	movw	r0, #10
   167e0:	bl	118a4 <putchar_unlocked@plt>
   167e4:	mov	sp, fp
   167e8:	pop	{fp, pc}
   167ec:	push	{fp, lr}
   167f0:	mov	fp, sp
   167f4:	sub	sp, sp, #32
   167f8:	str	r0, [fp, #-8]
   167fc:	str	r1, [fp, #-4]
   16800:	ldr	r0, [fp, #-8]
   16804:	str	r0, [fp, #-12]
   16808:	ldr	r0, [fp, #-12]
   1680c:	ldr	r1, [fp, #-4]
   16810:	cmp	r0, r1
   16814:	bcs	16940 <ftello64@plt+0x5078>
   16818:	ldr	r0, [fp, #-12]
   1681c:	ldrb	r0, [r0]
   16820:	strb	r0, [fp, #-13]
   16824:	ldrb	r0, [fp, #-13]
   16828:	movw	r1, #1744	; 0x6d0
   1682c:	movt	r1, #5
   16830:	add	r0, r1, r0
   16834:	ldrsb	r0, [r0]
   16838:	cmp	r0, #0
   1683c:	beq	16920 <ftello64@plt+0x5058>
   16840:	ldrb	r0, [fp, #-13]
   16844:	mov	r1, r0
   16848:	cmp	r0, #34	; 0x22
   1684c:	str	r1, [sp, #12]
   16850:	beq	168ac <ftello64@plt+0x4fe4>
   16854:	b	16858 <ftello64@plt+0x4f90>
   16858:	ldr	r0, [sp, #12]
   1685c:	sub	r1, r0, #35	; 0x23
   16860:	cmp	r1, #4
   16864:	bcc	168c8 <ftello64@plt+0x5000>
   16868:	b	1686c <ftello64@plt+0x4fa4>
   1686c:	ldr	r0, [sp, #12]
   16870:	cmp	r0, #92	; 0x5c
   16874:	beq	168f8 <ftello64@plt+0x5030>
   16878:	b	1687c <ftello64@plt+0x4fb4>
   1687c:	ldr	r0, [sp, #12]
   16880:	cmp	r0, #95	; 0x5f
   16884:	beq	168c8 <ftello64@plt+0x5000>
   16888:	b	1688c <ftello64@plt+0x4fc4>
   1688c:	ldr	r0, [sp, #12]
   16890:	cmp	r0, #123	; 0x7b
   16894:	beq	168e4 <ftello64@plt+0x501c>
   16898:	b	1689c <ftello64@plt+0x4fd4>
   1689c:	ldr	r0, [sp, #12]
   168a0:	cmp	r0, #125	; 0x7d
   168a4:	beq	168e4 <ftello64@plt+0x501c>
   168a8:	b	16914 <ftello64@plt+0x504c>
   168ac:	movw	r0, #34	; 0x22
   168b0:	bl	118a4 <putchar_unlocked@plt>
   168b4:	movw	r1, #34	; 0x22
   168b8:	str	r0, [sp, #8]
   168bc:	mov	r0, r1
   168c0:	bl	118a4 <putchar_unlocked@plt>
   168c4:	b	1691c <ftello64@plt+0x5054>
   168c8:	movw	r0, #92	; 0x5c
   168cc:	bl	118a4 <putchar_unlocked@plt>
   168d0:	ldrb	r1, [fp, #-13]
   168d4:	str	r0, [sp, #4]
   168d8:	mov	r0, r1
   168dc:	bl	118a4 <putchar_unlocked@plt>
   168e0:	b	1691c <ftello64@plt+0x5054>
   168e4:	ldrb	r1, [fp, #-13]
   168e8:	movw	r0, #60250	; 0xeb5a
   168ec:	movt	r0, #3
   168f0:	bl	11544 <printf@plt>
   168f4:	b	1691c <ftello64@plt+0x5054>
   168f8:	movw	r0, #492	; 0x1ec
   168fc:	movt	r0, #5
   16900:	ldr	r1, [r0]
   16904:	movw	r0, #60256	; 0xeb60
   16908:	movt	r0, #3
   1690c:	bl	114e4 <fputs_unlocked@plt>
   16910:	b	1691c <ftello64@plt+0x5054>
   16914:	movw	r0, #32
   16918:	bl	118a4 <putchar_unlocked@plt>
   1691c:	b	1692c <ftello64@plt+0x5064>
   16920:	ldr	r0, [fp, #-12]
   16924:	ldrb	r0, [r0]
   16928:	bl	118a4 <putchar_unlocked@plt>
   1692c:	b	16930 <ftello64@plt+0x5068>
   16930:	ldr	r0, [fp, #-12]
   16934:	add	r0, r0, #1
   16938:	str	r0, [fp, #-12]
   1693c:	b	16808 <ftello64@plt+0x4f40>
   16940:	mov	sp, fp
   16944:	pop	{fp, pc}
   16948:	push	{fp, lr}
   1694c:	mov	fp, sp
   16950:	sub	sp, sp, #8
   16954:	str	r0, [sp, #4]
   16958:	ldr	r0, [sp, #4]
   1695c:	str	r0, [sp]
   16960:	ldr	r0, [sp]
   16964:	cmp	r0, #0
   16968:	ble	16988 <ftello64@plt+0x50c0>
   1696c:	movw	r0, #32
   16970:	bl	118a4 <putchar_unlocked@plt>
   16974:	ldr	r0, [sp]
   16978:	mvn	r1, #0
   1697c:	add	r0, r0, r1
   16980:	str	r0, [sp]
   16984:	b	16960 <ftello64@plt+0x5098>
   16988:	mov	sp, fp
   1698c:	pop	{fp, pc}
   16990:	push	{fp, lr}
   16994:	mov	fp, sp
   16998:	movw	r0, #1
   1699c:	bl	119c4 <ftello64@plt+0xfc>
   169a0:	pop	{fp, pc}
   169a4:	push	{fp, lr}
   169a8:	mov	fp, sp
   169ac:	sub	sp, sp, #40	; 0x28
   169b0:	str	r0, [fp, #-8]
   169b4:	str	r1, [fp, #-12]
   169b8:	str	r2, [fp, #-16]
   169bc:	str	r3, [sp, #20]
   169c0:	mvn	r0, #0
   169c4:	str	r0, [sp, #8]
   169c8:	movw	r0, #0
   169cc:	strb	r0, [sp, #7]
   169d0:	ldr	r0, [fp, #-8]
   169d4:	bl	1173c <strlen@plt>
   169d8:	str	r0, [sp, #12]
   169dc:	movw	r0, #0
   169e0:	str	r0, [sp, #16]
   169e4:	ldr	r0, [fp, #-12]
   169e8:	ldr	r1, [sp, #16]
   169ec:	add	r0, r0, r1, lsl #2
   169f0:	ldr	r0, [r0]
   169f4:	movw	r1, #0
   169f8:	cmp	r0, r1
   169fc:	beq	16ad8 <ftello64@plt+0x5210>
   16a00:	ldr	r0, [fp, #-12]
   16a04:	ldr	r1, [sp, #16]
   16a08:	add	r0, r0, r1, lsl #2
   16a0c:	ldr	r0, [r0]
   16a10:	ldr	r1, [fp, #-8]
   16a14:	ldr	r2, [sp, #12]
   16a18:	bl	11880 <strncmp@plt>
   16a1c:	cmp	r0, #0
   16a20:	bne	16ac4 <ftello64@plt+0x51fc>
   16a24:	ldr	r0, [fp, #-12]
   16a28:	ldr	r1, [sp, #16]
   16a2c:	add	r0, r0, r1, lsl #2
   16a30:	ldr	r0, [r0]
   16a34:	bl	1173c <strlen@plt>
   16a38:	ldr	r1, [sp, #12]
   16a3c:	cmp	r0, r1
   16a40:	bne	16a50 <ftello64@plt+0x5188>
   16a44:	ldr	r0, [sp, #16]
   16a48:	str	r0, [fp, #-4]
   16a4c:	b	16af8 <ftello64@plt+0x5230>
   16a50:	ldr	r0, [sp, #8]
   16a54:	cmn	r0, #1
   16a58:	bne	16a68 <ftello64@plt+0x51a0>
   16a5c:	ldr	r0, [sp, #16]
   16a60:	str	r0, [sp, #8]
   16a64:	b	16abc <ftello64@plt+0x51f4>
   16a68:	ldr	r0, [fp, #-16]
   16a6c:	movw	r1, #0
   16a70:	cmp	r0, r1
   16a74:	beq	16ab0 <ftello64@plt+0x51e8>
   16a78:	ldr	r0, [fp, #-16]
   16a7c:	ldr	r1, [sp, #20]
   16a80:	ldr	r2, [sp, #8]
   16a84:	mul	r1, r1, r2
   16a88:	add	r0, r0, r1
   16a8c:	ldr	r1, [fp, #-16]
   16a90:	ldr	r2, [sp, #20]
   16a94:	ldr	r3, [sp, #16]
   16a98:	mul	r2, r2, r3
   16a9c:	add	r1, r1, r2
   16aa0:	ldr	r2, [sp, #20]
   16aa4:	bl	115ec <memcmp@plt>
   16aa8:	cmp	r0, #0
   16aac:	beq	16ab8 <ftello64@plt+0x51f0>
   16ab0:	movw	r0, #1
   16ab4:	strb	r0, [sp, #7]
   16ab8:	b	16abc <ftello64@plt+0x51f4>
   16abc:	b	16ac0 <ftello64@plt+0x51f8>
   16ac0:	b	16ac4 <ftello64@plt+0x51fc>
   16ac4:	b	16ac8 <ftello64@plt+0x5200>
   16ac8:	ldr	r0, [sp, #16]
   16acc:	add	r0, r0, #1
   16ad0:	str	r0, [sp, #16]
   16ad4:	b	169e4 <ftello64@plt+0x511c>
   16ad8:	ldrb	r0, [sp, #7]
   16adc:	tst	r0, #1
   16ae0:	beq	16af0 <ftello64@plt+0x5228>
   16ae4:	mvn	r0, #1
   16ae8:	str	r0, [fp, #-4]
   16aec:	b	16af8 <ftello64@plt+0x5230>
   16af0:	ldr	r0, [sp, #8]
   16af4:	str	r0, [fp, #-4]
   16af8:	ldr	r0, [fp, #-4]
   16afc:	mov	sp, fp
   16b00:	pop	{fp, pc}
   16b04:	push	{fp, lr}
   16b08:	mov	fp, sp
   16b0c:	sub	sp, sp, #16
   16b10:	str	r0, [sp, #8]
   16b14:	str	r1, [sp, #4]
   16b18:	movw	r0, #0
   16b1c:	str	r0, [sp]
   16b20:	ldr	r0, [sp, #4]
   16b24:	ldr	r1, [sp]
   16b28:	add	r0, r0, r1, lsl #2
   16b2c:	ldr	r0, [r0]
   16b30:	movw	r1, #0
   16b34:	cmp	r0, r1
   16b38:	beq	16b7c <ftello64@plt+0x52b4>
   16b3c:	ldr	r0, [sp, #4]
   16b40:	ldr	r1, [sp]
   16b44:	add	r0, r0, r1, lsl #2
   16b48:	ldr	r0, [r0]
   16b4c:	ldr	r1, [sp, #8]
   16b50:	bl	11538 <strcmp@plt>
   16b54:	cmp	r0, #0
   16b58:	bne	16b68 <ftello64@plt+0x52a0>
   16b5c:	ldr	r0, [sp]
   16b60:	str	r0, [fp, #-4]
   16b64:	b	16b84 <ftello64@plt+0x52bc>
   16b68:	b	16b6c <ftello64@plt+0x52a4>
   16b6c:	ldr	r0, [sp]
   16b70:	add	r0, r0, #1
   16b74:	str	r0, [sp]
   16b78:	b	16b20 <ftello64@plt+0x5258>
   16b7c:	mvn	r0, #0
   16b80:	str	r0, [fp, #-4]
   16b84:	ldr	r0, [fp, #-4]
   16b88:	mov	sp, fp
   16b8c:	pop	{fp, pc}
   16b90:	push	{fp, lr}
   16b94:	mov	fp, sp
   16b98:	sub	sp, sp, #40	; 0x28
   16b9c:	str	r0, [fp, #-4]
   16ba0:	str	r1, [fp, #-8]
   16ba4:	str	r2, [fp, #-12]
   16ba8:	ldr	r0, [fp, #-12]
   16bac:	cmn	r0, #1
   16bb0:	bne	16bc8 <ftello64@plt+0x5300>
   16bb4:	movw	r0, #60679	; 0xed07
   16bb8:	movt	r0, #3
   16bbc:	bl	11730 <gettext@plt>
   16bc0:	str	r0, [sp, #20]
   16bc4:	b	16bd8 <ftello64@plt+0x5310>
   16bc8:	movw	r0, #60706	; 0xed22
   16bcc:	movt	r0, #3
   16bd0:	bl	11730 <gettext@plt>
   16bd4:	str	r0, [sp, #20]
   16bd8:	ldr	r0, [sp, #20]
   16bdc:	str	r0, [fp, #-16]
   16be0:	ldr	r2, [fp, #-16]
   16be4:	ldr	r0, [fp, #-8]
   16be8:	movw	r1, #0
   16bec:	str	r0, [sp, #16]
   16bf0:	mov	r0, r1
   16bf4:	movw	r1, #8
   16bf8:	ldr	r3, [sp, #16]
   16bfc:	str	r2, [sp, #12]
   16c00:	mov	r2, r3
   16c04:	bl	19e48 <ftello64@plt+0x8580>
   16c08:	ldr	r1, [fp, #-4]
   16c0c:	movw	r2, #1
   16c10:	str	r0, [sp, #8]
   16c14:	mov	r0, r2
   16c18:	bl	1a288 <ftello64@plt+0x89c0>
   16c1c:	movw	r1, #0
   16c20:	str	r0, [sp, #4]
   16c24:	mov	r0, r1
   16c28:	ldr	r2, [sp, #12]
   16c2c:	ldr	r3, [sp, #8]
   16c30:	ldr	ip, [sp, #4]
   16c34:	str	ip, [sp]
   16c38:	bl	116a0 <error@plt>
   16c3c:	mov	sp, fp
   16c40:	pop	{fp, pc}
   16c44:	push	{fp, lr}
   16c48:	mov	fp, sp
   16c4c:	sub	sp, sp, #40	; 0x28
   16c50:	str	r0, [fp, #-4]
   16c54:	str	r1, [fp, #-8]
   16c58:	str	r2, [fp, #-12]
   16c5c:	movw	r0, #0
   16c60:	str	r0, [sp, #20]
   16c64:	movw	r0, #60735	; 0xed3f
   16c68:	movt	r0, #3
   16c6c:	bl	11730 <gettext@plt>
   16c70:	movw	r1, #480	; 0x1e0
   16c74:	movt	r1, #5
   16c78:	ldr	r1, [r1]
   16c7c:	bl	114e4 <fputs_unlocked@plt>
   16c80:	movw	r1, #0
   16c84:	str	r1, [fp, #-16]
   16c88:	ldr	r0, [fp, #-4]
   16c8c:	ldr	r1, [fp, #-16]
   16c90:	add	r0, r0, r1, lsl #2
   16c94:	ldr	r0, [r0]
   16c98:	movw	r1, #0
   16c9c:	cmp	r0, r1
   16ca0:	beq	16d90 <ftello64@plt+0x54c8>
   16ca4:	ldr	r0, [fp, #-16]
   16ca8:	cmp	r0, #0
   16cac:	beq	16cd8 <ftello64@plt+0x5410>
   16cb0:	ldr	r0, [sp, #20]
   16cb4:	ldr	r1, [fp, #-8]
   16cb8:	ldr	r2, [fp, #-12]
   16cbc:	ldr	r3, [fp, #-16]
   16cc0:	mul	r2, r2, r3
   16cc4:	add	r1, r1, r2
   16cc8:	ldr	r2, [fp, #-12]
   16ccc:	bl	115ec <memcmp@plt>
   16cd0:	cmp	r0, #0
   16cd4:	beq	16d38 <ftello64@plt+0x5470>
   16cd8:	movw	r0, #480	; 0x1e0
   16cdc:	movt	r0, #5
   16ce0:	ldr	r0, [r0]
   16ce4:	ldr	r1, [fp, #-4]
   16ce8:	ldr	r2, [fp, #-16]
   16cec:	add	r1, r1, r2, lsl #2
   16cf0:	ldr	r1, [r1]
   16cf4:	str	r0, [sp, #16]
   16cf8:	mov	r0, r1
   16cfc:	bl	1a2b4 <ftello64@plt+0x89ec>
   16d00:	ldr	r1, [sp, #16]
   16d04:	str	r0, [sp, #12]
   16d08:	mov	r0, r1
   16d0c:	movw	r1, #60756	; 0xed54
   16d10:	movt	r1, #3
   16d14:	ldr	r2, [sp, #12]
   16d18:	bl	11754 <fprintf@plt>
   16d1c:	ldr	r1, [fp, #-8]
   16d20:	ldr	r2, [fp, #-12]
   16d24:	ldr	r3, [fp, #-16]
   16d28:	mul	r2, r2, r3
   16d2c:	add	r1, r1, r2
   16d30:	str	r1, [sp, #20]
   16d34:	b	16d7c <ftello64@plt+0x54b4>
   16d38:	movw	r0, #480	; 0x1e0
   16d3c:	movt	r0, #5
   16d40:	ldr	r0, [r0]
   16d44:	ldr	r1, [fp, #-4]
   16d48:	ldr	r2, [fp, #-16]
   16d4c:	add	r1, r1, r2, lsl #2
   16d50:	ldr	r1, [r1]
   16d54:	str	r0, [sp, #8]
   16d58:	mov	r0, r1
   16d5c:	bl	1a2b4 <ftello64@plt+0x89ec>
   16d60:	ldr	r1, [sp, #8]
   16d64:	str	r0, [sp, #4]
   16d68:	mov	r0, r1
   16d6c:	movw	r1, #60764	; 0xed5c
   16d70:	movt	r1, #3
   16d74:	ldr	r2, [sp, #4]
   16d78:	bl	11754 <fprintf@plt>
   16d7c:	b	16d80 <ftello64@plt+0x54b8>
   16d80:	ldr	r0, [fp, #-16]
   16d84:	add	r0, r0, #1
   16d88:	str	r0, [fp, #-16]
   16d8c:	b	16c88 <ftello64@plt+0x53c0>
   16d90:	movw	r0, #480	; 0x1e0
   16d94:	movt	r0, #5
   16d98:	ldr	r1, [r0]
   16d9c:	movw	r0, #10
   16da0:	bl	118bc <putc_unlocked@plt>
   16da4:	mov	sp, fp
   16da8:	pop	{fp, pc}
   16dac:	push	{r4, sl, fp, lr}
   16db0:	add	fp, sp, #8
   16db4:	sub	sp, sp, #32
   16db8:	ldr	ip, [fp, #16]
   16dbc:	ldr	lr, [fp, #12]
   16dc0:	ldr	r4, [fp, #8]
   16dc4:	str	r0, [fp, #-16]
   16dc8:	str	r1, [sp, #20]
   16dcc:	str	r2, [sp, #16]
   16dd0:	str	r3, [sp, #12]
   16dd4:	and	r0, ip, #1
   16dd8:	strb	r0, [sp, #11]
   16ddc:	ldrb	r0, [sp, #11]
   16de0:	tst	r0, #1
   16de4:	beq	16e04 <ftello64@plt+0x553c>
   16de8:	ldr	r0, [sp, #20]
   16dec:	ldr	r1, [sp, #16]
   16df0:	ldr	r2, [sp, #12]
   16df4:	ldr	r3, [fp, #8]
   16df8:	bl	169a4 <ftello64@plt+0x50dc>
   16dfc:	str	r0, [sp, #4]
   16e00:	b	16e14 <ftello64@plt+0x554c>
   16e04:	ldr	r0, [sp, #20]
   16e08:	ldr	r1, [sp, #16]
   16e0c:	bl	16b04 <ftello64@plt+0x523c>
   16e10:	str	r0, [sp, #4]
   16e14:	ldr	r0, [sp, #4]
   16e18:	cmp	r0, #0
   16e1c:	blt	16e2c <ftello64@plt+0x5564>
   16e20:	ldr	r0, [sp, #4]
   16e24:	str	r0, [fp, #-12]
   16e28:	b	16e5c <ftello64@plt+0x5594>
   16e2c:	ldr	r0, [fp, #-16]
   16e30:	ldr	r1, [sp, #20]
   16e34:	ldr	r2, [sp, #4]
   16e38:	bl	16b90 <ftello64@plt+0x52c8>
   16e3c:	ldr	r0, [sp, #16]
   16e40:	ldr	r1, [sp, #12]
   16e44:	ldr	r2, [fp, #8]
   16e48:	bl	16c44 <ftello64@plt+0x537c>
   16e4c:	ldr	r0, [fp, #12]
   16e50:	blx	r0
   16e54:	mvn	r0, #0
   16e58:	str	r0, [fp, #-12]
   16e5c:	ldr	r0, [fp, #-12]
   16e60:	sub	sp, fp, #8
   16e64:	pop	{r4, sl, fp, pc}
   16e68:	push	{fp, lr}
   16e6c:	mov	fp, sp
   16e70:	sub	sp, sp, #24
   16e74:	str	r0, [fp, #-8]
   16e78:	str	r1, [sp, #12]
   16e7c:	str	r2, [sp, #8]
   16e80:	str	r3, [sp, #4]
   16e84:	movw	r0, #0
   16e88:	str	r0, [sp]
   16e8c:	ldr	r0, [sp, #12]
   16e90:	ldr	r1, [sp]
   16e94:	add	r0, r0, r1, lsl #2
   16e98:	ldr	r0, [r0]
   16e9c:	movw	r1, #0
   16ea0:	cmp	r0, r1
   16ea4:	beq	16efc <ftello64@plt+0x5634>
   16ea8:	ldr	r0, [fp, #-8]
   16eac:	ldr	r1, [sp, #8]
   16eb0:	ldr	r2, [sp, #4]
   16eb4:	ldr	r3, [sp]
   16eb8:	mul	r2, r2, r3
   16ebc:	add	r1, r1, r2
   16ec0:	ldr	r2, [sp, #4]
   16ec4:	bl	115ec <memcmp@plt>
   16ec8:	cmp	r0, #0
   16ecc:	bne	16ee8 <ftello64@plt+0x5620>
   16ed0:	ldr	r0, [sp, #12]
   16ed4:	ldr	r1, [sp]
   16ed8:	add	r0, r0, r1, lsl #2
   16edc:	ldr	r0, [r0]
   16ee0:	str	r0, [fp, #-4]
   16ee4:	b	16f04 <ftello64@plt+0x563c>
   16ee8:	b	16eec <ftello64@plt+0x5624>
   16eec:	ldr	r0, [sp]
   16ef0:	add	r0, r0, #1
   16ef4:	str	r0, [sp]
   16ef8:	b	16e8c <ftello64@plt+0x55c4>
   16efc:	movw	r0, #0
   16f00:	str	r0, [fp, #-4]
   16f04:	ldr	r0, [fp, #-4]
   16f08:	mov	sp, fp
   16f0c:	pop	{fp, pc}
   16f10:	sub	sp, sp, #4
   16f14:	str	r0, [sp]
   16f18:	ldr	r0, [sp]
   16f1c:	movw	r1, #2048	; 0x800
   16f20:	movt	r1, #5
   16f24:	str	r0, [r1]
   16f28:	add	sp, sp, #4
   16f2c:	bx	lr
   16f30:	sub	sp, sp, #4
   16f34:	and	r0, r0, #1
   16f38:	strb	r0, [sp, #3]
   16f3c:	ldrb	r0, [sp, #3]
   16f40:	and	r0, r0, #1
   16f44:	movw	r1, #2052	; 0x804
   16f48:	movt	r1, #5
   16f4c:	strb	r0, [r1]
   16f50:	add	sp, sp, #4
   16f54:	bx	lr
   16f58:	push	{fp, lr}
   16f5c:	mov	fp, sp
   16f60:	sub	sp, sp, #24
   16f64:	movw	r0, #492	; 0x1ec
   16f68:	movt	r0, #5
   16f6c:	ldr	r0, [r0]
   16f70:	bl	385b8 <ftello64@plt+0x26cf0>
   16f74:	cmp	r0, #0
   16f78:	beq	17048 <ftello64@plt+0x5780>
   16f7c:	movw	r0, #2052	; 0x804
   16f80:	movt	r0, #5
   16f84:	ldrb	r0, [r0]
   16f88:	tst	r0, #1
   16f8c:	beq	16fa0 <ftello64@plt+0x56d8>
   16f90:	bl	11760 <__errno_location@plt>
   16f94:	ldr	r0, [r0]
   16f98:	cmp	r0, #32
   16f9c:	beq	17048 <ftello64@plt+0x5780>
   16fa0:	movw	r0, #60769	; 0xed61
   16fa4:	movt	r0, #3
   16fa8:	bl	11730 <gettext@plt>
   16fac:	str	r0, [fp, #-4]
   16fb0:	movw	r0, #2048	; 0x800
   16fb4:	movt	r0, #5
   16fb8:	ldr	r0, [r0]
   16fbc:	movw	r1, #0
   16fc0:	cmp	r0, r1
   16fc4:	beq	1701c <ftello64@plt+0x5754>
   16fc8:	bl	11760 <__errno_location@plt>
   16fcc:	ldr	r1, [r0]
   16fd0:	movw	r0, #2048	; 0x800
   16fd4:	movt	r0, #5
   16fd8:	ldr	r0, [r0]
   16fdc:	str	r1, [fp, #-8]
   16fe0:	bl	1a018 <ftello64@plt+0x8750>
   16fe4:	ldr	r1, [fp, #-4]
   16fe8:	movw	r2, #0
   16fec:	str	r0, [sp, #12]
   16ff0:	mov	r0, r2
   16ff4:	ldr	r2, [fp, #-8]
   16ff8:	str	r1, [sp, #8]
   16ffc:	mov	r1, r2
   17000:	movw	r2, #60781	; 0xed6d
   17004:	movt	r2, #3
   17008:	ldr	r3, [sp, #12]
   1700c:	ldr	ip, [sp, #8]
   17010:	str	ip, [sp]
   17014:	bl	116a0 <error@plt>
   17018:	b	17038 <ftello64@plt+0x5770>
   1701c:	bl	11760 <__errno_location@plt>
   17020:	ldr	r1, [r0]
   17024:	ldr	r3, [fp, #-4]
   17028:	movw	r0, #0
   1702c:	movw	r2, #60766	; 0xed5e
   17030:	movt	r2, #3
   17034:	bl	116a0 <error@plt>
   17038:	movw	r0, #396	; 0x18c
   1703c:	movt	r0, #5
   17040:	ldr	r0, [r0]
   17044:	bl	115a4 <_exit@plt>
   17048:	movw	r0, #480	; 0x1e0
   1704c:	movt	r0, #5
   17050:	ldr	r0, [r0]
   17054:	bl	385b8 <ftello64@plt+0x26cf0>
   17058:	cmp	r0, #0
   1705c:	beq	17070 <ftello64@plt+0x57a8>
   17060:	movw	r0, #396	; 0x18c
   17064:	movt	r0, #5
   17068:	ldr	r0, [r0]
   1706c:	bl	115a4 <_exit@plt>
   17070:	mov	sp, fp
   17074:	pop	{fp, pc}
   17078:	push	{fp, lr}
   1707c:	mov	fp, sp
   17080:	sub	sp, sp, #16
   17084:	str	r0, [fp, #-4]
   17088:	bl	11760 <__errno_location@plt>
   1708c:	ldr	r0, [r0]
   17090:	str	r0, [sp, #8]
   17094:	ldr	r0, [fp, #-4]
   17098:	bl	11580 <free@plt>
   1709c:	ldr	r0, [sp, #8]
   170a0:	str	r0, [sp, #4]
   170a4:	bl	11760 <__errno_location@plt>
   170a8:	ldr	r1, [sp, #4]
   170ac:	str	r1, [r0]
   170b0:	mov	sp, fp
   170b4:	pop	{fp, pc}
   170b8:	push	{fp, lr}
   170bc:	mov	fp, sp
   170c0:	sub	sp, sp, #40	; 0x28
   170c4:	str	r0, [fp, #-4]
   170c8:	str	r1, [fp, #-8]
   170cc:	str	r2, [fp, #-12]
   170d0:	mov	r0, #0
   170d4:	strb	r0, [fp, #-13]
   170d8:	strb	r0, [fp, #-14]
   170dc:	strb	r0, [fp, #-15]
   170e0:	ldr	r0, [fp, #-12]
   170e4:	bl	117a8 <fileno@plt>
   170e8:	mov	r1, r0
   170ec:	cmp	r0, #0
   170f0:	str	r1, [sp, #16]
   170f4:	beq	17188 <ftello64@plt+0x58c0>
   170f8:	b	170fc <ftello64@plt+0x5834>
   170fc:	ldr	r0, [sp, #16]
   17100:	cmp	r0, #1
   17104:	beq	17164 <ftello64@plt+0x589c>
   17108:	b	1710c <ftello64@plt+0x5844>
   1710c:	ldr	r0, [sp, #16]
   17110:	cmp	r0, #2
   17114:	beq	17140 <ftello64@plt+0x5878>
   17118:	b	1711c <ftello64@plt+0x5854>
   1711c:	movw	r0, #2
   17120:	str	r0, [sp, #12]
   17124:	ldr	r1, [sp, #12]
   17128:	bl	11610 <dup2@plt>
   1712c:	cmp	r0, #2
   17130:	beq	1713c <ftello64@plt+0x5874>
   17134:	movw	r0, #1
   17138:	strb	r0, [fp, #-15]
   1713c:	b	17140 <ftello64@plt+0x5878>
   17140:	movw	r0, #1
   17144:	str	r0, [sp, #8]
   17148:	ldr	r1, [sp, #8]
   1714c:	bl	11610 <dup2@plt>
   17150:	cmp	r0, #1
   17154:	beq	17160 <ftello64@plt+0x5898>
   17158:	movw	r0, #1
   1715c:	strb	r0, [fp, #-14]
   17160:	b	17164 <ftello64@plt+0x589c>
   17164:	movw	r0, #0
   17168:	str	r0, [sp, #4]
   1716c:	ldr	r1, [sp, #4]
   17170:	bl	11610 <dup2@plt>
   17174:	cmp	r0, #0
   17178:	beq	17184 <ftello64@plt+0x58bc>
   1717c:	movw	r0, #1
   17180:	strb	r0, [fp, #-13]
   17184:	b	17188 <ftello64@plt+0x58c0>
   17188:	b	1718c <ftello64@plt+0x58c4>
   1718c:	ldrb	r0, [fp, #-13]
   17190:	tst	r0, #1
   17194:	beq	171b4 <ftello64@plt+0x58ec>
   17198:	movw	r0, #0
   1719c:	bl	17298 <ftello64@plt+0x59d0>
   171a0:	tst	r0, #1
   171a4:	bne	171b4 <ftello64@plt+0x58ec>
   171a8:	movw	r0, #0
   171ac:	str	r0, [fp, #-12]
   171b0:	b	17220 <ftello64@plt+0x5958>
   171b4:	ldrb	r0, [fp, #-14]
   171b8:	tst	r0, #1
   171bc:	beq	171dc <ftello64@plt+0x5914>
   171c0:	movw	r0, #1
   171c4:	bl	17298 <ftello64@plt+0x59d0>
   171c8:	tst	r0, #1
   171cc:	bne	171dc <ftello64@plt+0x5914>
   171d0:	movw	r0, #0
   171d4:	str	r0, [fp, #-12]
   171d8:	b	1721c <ftello64@plt+0x5954>
   171dc:	ldrb	r0, [fp, #-15]
   171e0:	tst	r0, #1
   171e4:	beq	17204 <ftello64@plt+0x593c>
   171e8:	movw	r0, #2
   171ec:	bl	17298 <ftello64@plt+0x59d0>
   171f0:	tst	r0, #1
   171f4:	bne	17204 <ftello64@plt+0x593c>
   171f8:	movw	r0, #0
   171fc:	str	r0, [fp, #-12]
   17200:	b	17218 <ftello64@plt+0x5950>
   17204:	ldr	r0, [fp, #-4]
   17208:	ldr	r1, [fp, #-8]
   1720c:	ldr	r2, [fp, #-12]
   17210:	bl	116f4 <freopen64@plt>
   17214:	str	r0, [fp, #-12]
   17218:	b	1721c <ftello64@plt+0x5954>
   1721c:	b	17220 <ftello64@plt+0x5958>
   17220:	bl	11760 <__errno_location@plt>
   17224:	ldr	r0, [r0]
   17228:	str	r0, [sp, #20]
   1722c:	ldrb	r0, [fp, #-15]
   17230:	tst	r0, #1
   17234:	beq	17240 <ftello64@plt+0x5978>
   17238:	movw	r0, #2
   1723c:	bl	11898 <close@plt>
   17240:	ldrb	r0, [fp, #-14]
   17244:	tst	r0, #1
   17248:	beq	17254 <ftello64@plt+0x598c>
   1724c:	movw	r0, #1
   17250:	bl	11898 <close@plt>
   17254:	ldrb	r0, [fp, #-13]
   17258:	tst	r0, #1
   1725c:	beq	17268 <ftello64@plt+0x59a0>
   17260:	movw	r0, #0
   17264:	bl	11898 <close@plt>
   17268:	ldr	r0, [fp, #-12]
   1726c:	movw	r1, #0
   17270:	cmp	r0, r1
   17274:	bne	1728c <ftello64@plt+0x59c4>
   17278:	ldr	r0, [sp, #20]
   1727c:	str	r0, [sp]
   17280:	bl	11760 <__errno_location@plt>
   17284:	ldr	r1, [sp]
   17288:	str	r1, [r0]
   1728c:	ldr	r0, [fp, #-12]
   17290:	mov	sp, fp
   17294:	pop	{fp, pc}
   17298:	push	{fp, lr}
   1729c:	mov	fp, sp
   172a0:	sub	sp, sp, #16
   172a4:	str	r0, [sp, #8]
   172a8:	movw	r0, #60788	; 0xed74
   172ac:	movt	r0, #3
   172b0:	movw	r1, #0
   172b4:	bl	116ac <open64@plt>
   172b8:	str	r0, [sp, #4]
   172bc:	ldr	r0, [sp, #4]
   172c0:	ldr	r1, [sp, #8]
   172c4:	cmp	r0, r1
   172c8:	beq	17304 <ftello64@plt+0x5a3c>
   172cc:	ldr	r0, [sp, #4]
   172d0:	movw	r1, #0
   172d4:	cmp	r1, r0
   172d8:	bgt	172f4 <ftello64@plt+0x5a2c>
   172dc:	ldr	r0, [sp, #4]
   172e0:	bl	11898 <close@plt>
   172e4:	str	r0, [sp]
   172e8:	bl	11760 <__errno_location@plt>
   172ec:	movw	r1, #9
   172f0:	str	r1, [r0]
   172f4:	movw	r0, #0
   172f8:	and	r0, r0, #1
   172fc:	strb	r0, [fp, #-1]
   17300:	b	17310 <ftello64@plt+0x5a48>
   17304:	movw	r0, #1
   17308:	and	r0, r0, #1
   1730c:	strb	r0, [fp, #-1]
   17310:	ldrb	r0, [fp, #-1]
   17314:	and	r0, r0, #1
   17318:	mov	sp, fp
   1731c:	pop	{fp, pc}
   17320:	push	{fp, lr}
   17324:	mov	fp, sp
   17328:	sub	sp, sp, #24
   1732c:	str	r0, [fp, #-4]
   17330:	ldr	r0, [fp, #-4]
   17334:	movw	r1, #0
   17338:	cmp	r0, r1
   1733c:	bne	17360 <ftello64@plt+0x5a98>
   17340:	movw	r0, #480	; 0x1e0
   17344:	movt	r0, #5
   17348:	ldr	r1, [r0]
   1734c:	movw	r0, #60798	; 0xed7e
   17350:	movt	r0, #3
   17354:	bl	11874 <fputs@plt>
   17358:	str	r0, [sp, #8]
   1735c:	bl	1188c <abort@plt>
   17360:	ldr	r0, [fp, #-4]
   17364:	movw	r1, #47	; 0x2f
   17368:	bl	11808 <strrchr@plt>
   1736c:	str	r0, [fp, #-8]
   17370:	ldr	r0, [fp, #-8]
   17374:	movw	r1, #0
   17378:	cmp	r0, r1
   1737c:	beq	17390 <ftello64@plt+0x5ac8>
   17380:	ldr	r0, [fp, #-8]
   17384:	add	r0, r0, #1
   17388:	str	r0, [sp, #4]
   1738c:	b	17398 <ftello64@plt+0x5ad0>
   17390:	ldr	r0, [fp, #-4]
   17394:	str	r0, [sp, #4]
   17398:	ldr	r0, [sp, #4]
   1739c:	str	r0, [sp, #12]
   173a0:	ldr	r0, [sp, #12]
   173a4:	ldr	r1, [fp, #-4]
   173a8:	sub	r0, r0, r1
   173ac:	cmp	r0, #7
   173b0:	blt	1741c <ftello64@plt+0x5b54>
   173b4:	ldr	r0, [sp, #12]
   173b8:	mvn	r1, #6
   173bc:	add	r0, r0, r1
   173c0:	movw	r1, #60854	; 0xedb6
   173c4:	movt	r1, #3
   173c8:	movw	r2, #7
   173cc:	bl	11880 <strncmp@plt>
   173d0:	cmp	r0, #0
   173d4:	bne	1741c <ftello64@plt+0x5b54>
   173d8:	ldr	r0, [sp, #12]
   173dc:	str	r0, [fp, #-4]
   173e0:	ldr	r0, [sp, #12]
   173e4:	movw	r1, #60862	; 0xedbe
   173e8:	movt	r1, #3
   173ec:	movw	r2, #3
   173f0:	bl	11880 <strncmp@plt>
   173f4:	cmp	r0, #0
   173f8:	bne	17418 <ftello64@plt+0x5b50>
   173fc:	ldr	r0, [sp, #12]
   17400:	add	r0, r0, #3
   17404:	str	r0, [fp, #-4]
   17408:	ldr	r0, [fp, #-4]
   1740c:	movw	r1, #464	; 0x1d0
   17410:	movt	r1, #5
   17414:	str	r0, [r1]
   17418:	b	1741c <ftello64@plt+0x5b54>
   1741c:	ldr	r0, [fp, #-4]
   17420:	movw	r1, #2056	; 0x808
   17424:	movt	r1, #5
   17428:	str	r0, [r1]
   1742c:	ldr	r0, [fp, #-4]
   17430:	movw	r1, #468	; 0x1d4
   17434:	movt	r1, #5
   17438:	str	r0, [r1]
   1743c:	mov	sp, fp
   17440:	pop	{fp, pc}
   17444:	push	{fp, lr}
   17448:	mov	fp, sp
   1744c:	sub	sp, sp, #24
   17450:	str	r0, [fp, #-8]
   17454:	ldr	r0, [fp, #-8]
   17458:	bl	11730 <gettext@plt>
   1745c:	str	r0, [sp, #12]
   17460:	ldr	r0, [sp, #12]
   17464:	ldr	r1, [fp, #-8]
   17468:	cmp	r0, r1
   1746c:	beq	174e8 <ftello64@plt+0x5c20>
   17470:	ldr	r0, [sp, #12]
   17474:	ldr	r1, [fp, #-8]
   17478:	bl	174fc <ftello64@plt+0x5c34>
   1747c:	tst	r0, #1
   17480:	beq	17490 <ftello64@plt+0x5bc8>
   17484:	ldr	r0, [sp, #12]
   17488:	str	r0, [fp, #-4]
   1748c:	b	174f0 <ftello64@plt+0x5c28>
   17490:	ldr	r0, [sp, #12]
   17494:	bl	1173c <strlen@plt>
   17498:	add	r0, r0, #2
   1749c:	ldr	r1, [fp, #-8]
   174a0:	str	r0, [sp, #4]
   174a4:	mov	r0, r1
   174a8:	bl	1173c <strlen@plt>
   174ac:	ldr	r1, [sp, #4]
   174b0:	add	r0, r1, r0
   174b4:	add	r0, r0, #1
   174b8:	add	r0, r0, #1
   174bc:	bl	3349c <ftello64@plt+0x21bd4>
   174c0:	str	r0, [sp, #8]
   174c4:	ldr	r0, [sp, #8]
   174c8:	ldr	r2, [sp, #12]
   174cc:	ldr	r3, [fp, #-8]
   174d0:	movw	r1, #60866	; 0xedc2
   174d4:	movt	r1, #3
   174d8:	bl	11820 <sprintf@plt>
   174dc:	ldr	r1, [sp, #8]
   174e0:	str	r1, [fp, #-4]
   174e4:	b	174f0 <ftello64@plt+0x5c28>
   174e8:	ldr	r0, [fp, #-8]
   174ec:	str	r0, [fp, #-4]
   174f0:	ldr	r0, [fp, #-4]
   174f4:	mov	sp, fp
   174f8:	pop	{fp, pc}
   174fc:	push	{r4, r5, fp, lr}
   17500:	add	fp, sp, #8
   17504:	sub	sp, sp, #280	; 0x118
   17508:	str	r0, [fp, #-12]
   1750c:	str	r1, [fp, #-16]
   17510:	ldr	r0, [fp, #-16]
   17514:	movw	r1, #2
   17518:	bl	32738 <ftello64@plt+0x20e70>
   1751c:	str	r0, [fp, #-20]	; 0xffffffec
   17520:	movw	r0, #0
   17524:	strb	r0, [fp, #-21]	; 0xffffffeb
   17528:	ldr	r0, [fp, #-12]
   1752c:	ldrb	r0, [r0]
   17530:	cmp	r0, #0
   17534:	beq	179f8 <ftello64@plt+0x6130>
   17538:	ldr	r0, [fp, #-12]
   1753c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17540:	bl	3a360 <ftello64@plt+0x28a98>
   17544:	str	r0, [fp, #-28]	; 0xffffffe4
   17548:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1754c:	movw	r1, #0
   17550:	cmp	r0, r1
   17554:	bne	1755c <ftello64@plt+0x5c94>
   17558:	b	179f8 <ftello64@plt+0x6130>
   1755c:	bl	11664 <__ctype_get_mb_cur_max@plt>
   17560:	cmp	r0, #1
   17564:	bls	178f4 <ftello64@plt+0x602c>
   17568:	ldr	r0, [fp, #-12]
   1756c:	str	r0, [fp, #-68]	; 0xffffffbc
   17570:	movw	r0, #0
   17574:	strb	r0, [fp, #-84]	; 0xffffffac
   17578:	sub	r1, fp, #84	; 0x54
   1757c:	add	r1, r1, #4
   17580:	str	r0, [sp, #48]	; 0x30
   17584:	mov	r0, r1
   17588:	ldr	r1, [sp, #48]	; 0x30
   1758c:	and	r1, r1, #255	; 0xff
   17590:	movw	r2, #8
   17594:	bl	11790 <memset@plt>
   17598:	ldr	r0, [sp, #48]	; 0x30
   1759c:	strb	r0, [fp, #-72]	; 0xffffffb8
   175a0:	movw	r1, #1
   175a4:	strb	r1, [fp, #-85]	; 0xffffffab
   175a8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   175ac:	ldr	r2, [fp, #-28]	; 0xffffffe4
   175b0:	cmp	r1, r2
   175b4:	bcs	17674 <ftello64@plt+0x5dac>
   175b8:	b	175bc <ftello64@plt+0x5cf4>
   175bc:	sub	r0, fp, #84	; 0x54
   175c0:	bl	3b424 <ftello64@plt+0x29b5c>
   175c4:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   175c8:	tst	r0, #1
   175cc:	movw	r0, #0
   175d0:	str	r0, [sp, #44]	; 0x2c
   175d4:	beq	175ec <ftello64@plt+0x5d24>
   175d8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   175dc:	cmp	r0, #0
   175e0:	movw	r0, #0
   175e4:	moveq	r0, #1
   175e8:	str	r0, [sp, #44]	; 0x2c
   175ec:	ldr	r0, [sp, #44]	; 0x2c
   175f0:	mvn	r1, #0
   175f4:	eor	r0, r0, r1
   175f8:	tst	r0, #1
   175fc:	bne	17604 <ftello64@plt+0x5d3c>
   17600:	bl	1188c <abort@plt>
   17604:	sub	r0, fp, #84	; 0x54
   17608:	add	r0, r0, #16
   1760c:	sub	r1, fp, #128	; 0x80
   17610:	str	r0, [sp, #40]	; 0x28
   17614:	mov	r0, r1
   17618:	ldr	r1, [sp, #40]	; 0x28
   1761c:	movw	r2, #40	; 0x28
   17620:	bl	115b0 <memcpy@plt>
   17624:	ldr	r0, [fp, #-64]	; 0xffffffc0
   17628:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1762c:	add	r0, r1, r0
   17630:	str	r0, [fp, #-68]	; 0xffffffbc
   17634:	movw	r0, #0
   17638:	strb	r0, [fp, #-72]	; 0xffffffb8
   1763c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17640:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17644:	cmp	r0, r1
   17648:	bcc	175bc <ftello64@plt+0x5cf4>
   1764c:	ldrb	r0, [fp, #-120]	; 0xffffff88
   17650:	tst	r0, #1
   17654:	beq	17670 <ftello64@plt+0x5da8>
   17658:	ldr	r0, [fp, #-116]	; 0xffffff8c
   1765c:	bl	1176c <iswalnum@plt>
   17660:	cmp	r0, #0
   17664:	beq	17670 <ftello64@plt+0x5da8>
   17668:	movw	r0, #0
   1766c:	strb	r0, [fp, #-85]	; 0xffffffab
   17670:	b	17674 <ftello64@plt+0x5dac>
   17674:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17678:	str	r0, [fp, #-68]	; 0xffffffbc
   1767c:	movw	r0, #0
   17680:	strb	r0, [fp, #-84]	; 0xffffffac
   17684:	sub	r1, fp, #84	; 0x54
   17688:	add	r1, r1, #4
   1768c:	str	r0, [sp, #36]	; 0x24
   17690:	mov	r0, r1
   17694:	ldr	r1, [sp, #36]	; 0x24
   17698:	and	r1, r1, #255	; 0xff
   1769c:	movw	r2, #8
   176a0:	str	r2, [sp, #32]
   176a4:	bl	11790 <memset@plt>
   176a8:	ldr	r0, [sp, #36]	; 0x24
   176ac:	strb	r0, [fp, #-72]	; 0xffffffb8
   176b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   176b4:	str	r1, [sp, #120]	; 0x78
   176b8:	strb	r0, [sp, #104]	; 0x68
   176bc:	add	r1, sp, #104	; 0x68
   176c0:	add	r1, r1, #4
   176c4:	mov	r0, r1
   176c8:	ldr	r1, [sp, #36]	; 0x24
   176cc:	and	r1, r1, #255	; 0xff
   176d0:	ldr	r2, [sp, #32]
   176d4:	bl	11790 <memset@plt>
   176d8:	ldr	r0, [sp, #36]	; 0x24
   176dc:	strb	r0, [sp, #116]	; 0x74
   176e0:	add	r0, sp, #104	; 0x68
   176e4:	bl	3b424 <ftello64@plt+0x29b5c>
   176e8:	ldrb	r0, [sp, #128]	; 0x80
   176ec:	tst	r0, #1
   176f0:	movw	r0, #0
   176f4:	str	r0, [sp, #28]
   176f8:	beq	17710 <ftello64@plt+0x5e48>
   176fc:	ldr	r0, [sp, #132]	; 0x84
   17700:	cmp	r0, #0
   17704:	movw	r0, #0
   17708:	moveq	r0, #1
   1770c:	str	r0, [sp, #28]
   17710:	ldr	r0, [sp, #28]
   17714:	mvn	r1, #0
   17718:	eor	r0, r0, r1
   1771c:	tst	r0, #1
   17720:	beq	177a0 <ftello64@plt+0x5ed8>
   17724:	sub	r0, fp, #84	; 0x54
   17728:	bl	3b424 <ftello64@plt+0x29b5c>
   1772c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   17730:	tst	r0, #1
   17734:	movw	r0, #0
   17738:	str	r0, [sp, #24]
   1773c:	beq	17754 <ftello64@plt+0x5e8c>
   17740:	ldr	r0, [fp, #-56]	; 0xffffffc8
   17744:	cmp	r0, #0
   17748:	movw	r0, #0
   1774c:	moveq	r0, #1
   17750:	str	r0, [sp, #24]
   17754:	ldr	r0, [sp, #24]
   17758:	mvn	r1, #0
   1775c:	eor	r0, r0, r1
   17760:	tst	r0, #1
   17764:	bne	1776c <ftello64@plt+0x5ea4>
   17768:	bl	1188c <abort@plt>
   1776c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   17770:	ldr	r1, [fp, #-68]	; 0xffffffbc
   17774:	add	r0, r1, r0
   17778:	str	r0, [fp, #-68]	; 0xffffffbc
   1777c:	movw	r0, #0
   17780:	strb	r0, [fp, #-72]	; 0xffffffb8
   17784:	ldr	r0, [sp, #124]	; 0x7c
   17788:	ldr	r1, [sp, #120]	; 0x78
   1778c:	add	r0, r1, r0
   17790:	str	r0, [sp, #120]	; 0x78
   17794:	movw	r0, #0
   17798:	strb	r0, [sp, #116]	; 0x74
   1779c:	b	176e0 <ftello64@plt+0x5e18>
   177a0:	movw	r0, #1
   177a4:	strb	r0, [fp, #-86]	; 0xffffffaa
   177a8:	sub	r0, fp, #84	; 0x54
   177ac:	bl	3b424 <ftello64@plt+0x29b5c>
   177b0:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   177b4:	tst	r0, #1
   177b8:	movw	r0, #0
   177bc:	str	r0, [sp, #20]
   177c0:	beq	177d8 <ftello64@plt+0x5f10>
   177c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   177c8:	cmp	r0, #0
   177cc:	movw	r0, #0
   177d0:	moveq	r0, #1
   177d4:	str	r0, [sp, #20]
   177d8:	ldr	r0, [sp, #20]
   177dc:	mvn	r1, #0
   177e0:	eor	r0, r0, r1
   177e4:	tst	r0, #1
   177e8:	beq	17834 <ftello64@plt+0x5f6c>
   177ec:	sub	r0, fp, #84	; 0x54
   177f0:	add	r0, r0, #16
   177f4:	add	r1, sp, #64	; 0x40
   177f8:	str	r0, [sp, #16]
   177fc:	mov	r0, r1
   17800:	ldr	r1, [sp, #16]
   17804:	movw	r2, #40	; 0x28
   17808:	bl	115b0 <memcpy@plt>
   1780c:	ldrb	r0, [sp, #72]	; 0x48
   17810:	tst	r0, #1
   17814:	beq	17830 <ftello64@plt+0x5f68>
   17818:	ldr	r0, [sp, #76]	; 0x4c
   1781c:	bl	1176c <iswalnum@plt>
   17820:	cmp	r0, #0
   17824:	beq	17830 <ftello64@plt+0x5f68>
   17828:	movw	r0, #0
   1782c:	strb	r0, [fp, #-86]	; 0xffffffaa
   17830:	b	17834 <ftello64@plt+0x5f6c>
   17834:	ldrb	r0, [fp, #-85]	; 0xffffffab
   17838:	tst	r0, #1
   1783c:	beq	17858 <ftello64@plt+0x5f90>
   17840:	ldrb	r0, [fp, #-86]	; 0xffffffaa
   17844:	tst	r0, #1
   17848:	beq	17858 <ftello64@plt+0x5f90>
   1784c:	movw	r0, #1
   17850:	strb	r0, [fp, #-21]	; 0xffffffeb
   17854:	b	179f8 <ftello64@plt+0x6130>
   17858:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1785c:	str	r0, [fp, #-68]	; 0xffffffbc
   17860:	movw	r0, #0
   17864:	strb	r0, [fp, #-84]	; 0xffffffac
   17868:	sub	r1, fp, #84	; 0x54
   1786c:	add	r2, r1, #4
   17870:	str	r0, [sp, #12]
   17874:	mov	r0, r2
   17878:	ldr	r2, [sp, #12]
   1787c:	and	r3, r2, #255	; 0xff
   17880:	str	r1, [sp, #8]
   17884:	mov	r1, r3
   17888:	movw	r2, #8
   1788c:	bl	11790 <memset@plt>
   17890:	ldr	r0, [sp, #12]
   17894:	strb	r0, [fp, #-72]	; 0xffffffb8
   17898:	ldr	r0, [sp, #8]
   1789c:	bl	3b424 <ftello64@plt+0x29b5c>
   178a0:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   178a4:	tst	r0, #1
   178a8:	movw	r0, #0
   178ac:	str	r0, [sp, #4]
   178b0:	beq	178c8 <ftello64@plt+0x6000>
   178b4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   178b8:	cmp	r0, #0
   178bc:	movw	r0, #0
   178c0:	moveq	r0, #1
   178c4:	str	r0, [sp, #4]
   178c8:	ldr	r0, [sp, #4]
   178cc:	mvn	r1, #0
   178d0:	eor	r0, r0, r1
   178d4:	tst	r0, #1
   178d8:	bne	178e0 <ftello64@plt+0x6018>
   178dc:	b	179f8 <ftello64@plt+0x6130>
   178e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   178e4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   178e8:	add	r0, r0, r1
   178ec:	str	r0, [fp, #-12]
   178f0:	b	179f0 <ftello64@plt+0x6128>
   178f4:	movw	r0, #1
   178f8:	strb	r0, [sp, #63]	; 0x3f
   178fc:	ldr	r0, [fp, #-12]
   17900:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17904:	cmp	r0, r1
   17908:	bcs	17940 <ftello64@plt+0x6078>
   1790c:	bl	1170c <__ctype_b_loc@plt>
   17910:	ldr	r0, [r0]
   17914:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17918:	ldrb	r1, [r1, #-1]
   1791c:	mov	r2, r1
   17920:	add	r0, r0, r1, lsl #1
   17924:	ldrh	r0, [r0]
   17928:	and	r0, r0, #8
   1792c:	cmp	r0, #0
   17930:	beq	1793c <ftello64@plt+0x6074>
   17934:	movw	r0, #0
   17938:	strb	r0, [sp, #63]	; 0x3f
   1793c:	b	17940 <ftello64@plt+0x6078>
   17940:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17944:	ldr	r1, [fp, #-20]	; 0xffffffec
   17948:	str	r0, [sp]
   1794c:	mov	r0, r1
   17950:	bl	1173c <strlen@plt>
   17954:	ldr	r1, [sp]
   17958:	add	r0, r1, r0
   1795c:	str	r0, [sp, #56]	; 0x38
   17960:	movw	r0, #1
   17964:	strb	r0, [sp, #55]	; 0x37
   17968:	ldr	r0, [sp, #56]	; 0x38
   1796c:	ldrb	r0, [r0]
   17970:	cmp	r0, #0
   17974:	beq	179ac <ftello64@plt+0x60e4>
   17978:	bl	1170c <__ctype_b_loc@plt>
   1797c:	ldr	r0, [r0]
   17980:	ldr	r1, [sp, #56]	; 0x38
   17984:	ldrb	r1, [r1]
   17988:	mov	r2, r1
   1798c:	add	r0, r0, r1, lsl #1
   17990:	ldrh	r0, [r0]
   17994:	and	r0, r0, #8
   17998:	cmp	r0, #0
   1799c:	beq	179a8 <ftello64@plt+0x60e0>
   179a0:	movw	r0, #0
   179a4:	strb	r0, [sp, #55]	; 0x37
   179a8:	b	179ac <ftello64@plt+0x60e4>
   179ac:	ldrb	r0, [sp, #63]	; 0x3f
   179b0:	tst	r0, #1
   179b4:	beq	179d0 <ftello64@plt+0x6108>
   179b8:	ldrb	r0, [sp, #55]	; 0x37
   179bc:	tst	r0, #1
   179c0:	beq	179d0 <ftello64@plt+0x6108>
   179c4:	movw	r0, #1
   179c8:	strb	r0, [fp, #-21]	; 0xffffffeb
   179cc:	b	179f8 <ftello64@plt+0x6130>
   179d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   179d4:	ldrb	r0, [r0]
   179d8:	cmp	r0, #0
   179dc:	bne	179e4 <ftello64@plt+0x611c>
   179e0:	b	179f8 <ftello64@plt+0x6130>
   179e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   179e8:	add	r0, r0, #1
   179ec:	str	r0, [fp, #-12]
   179f0:	b	179f4 <ftello64@plt+0x612c>
   179f4:	b	17528 <ftello64@plt+0x5c60>
   179f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   179fc:	bl	17078 <ftello64@plt+0x57b0>
   17a00:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   17a04:	and	r0, r0, #1
   17a08:	sub	sp, fp, #8
   17a0c:	pop	{r4, r5, fp, pc}
   17a10:	push	{fp, lr}
   17a14:	mov	fp, sp
   17a18:	sub	sp, sp, #72	; 0x48
   17a1c:	str	r0, [fp, #-8]
   17a20:	str	r1, [fp, #-12]
   17a24:	ldr	r0, [fp, #-8]
   17a28:	bl	11730 <gettext@plt>
   17a2c:	str	r0, [fp, #-16]
   17a30:	bl	39f34 <ftello64@plt+0x2866c>
   17a34:	str	r0, [fp, #-20]	; 0xffffffec
   17a38:	movw	r0, #0
   17a3c:	str	r0, [fp, #-24]	; 0xffffffe8
   17a40:	str	r0, [fp, #-28]	; 0xffffffe4
   17a44:	str	r0, [fp, #-32]	; 0xffffffe0
   17a48:	str	r0, [sp, #36]	; 0x24
   17a4c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17a50:	movw	r1, #60874	; 0xedca
   17a54:	movt	r1, #3
   17a58:	bl	38500 <ftello64@plt+0x26c38>
   17a5c:	cmp	r0, #0
   17a60:	beq	17b84 <ftello64@plt+0x62bc>
   17a64:	ldr	r0, [fp, #-12]
   17a68:	ldr	r2, [fp, #-20]	; 0xffffffec
   17a6c:	movw	r1, #60874	; 0xedca
   17a70:	movt	r1, #3
   17a74:	bl	362e8 <ftello64@plt+0x24a20>
   17a78:	str	r0, [fp, #-24]	; 0xffffffe8
   17a7c:	str	r0, [fp, #-32]	; 0xffffffe0
   17a80:	ldr	r0, [fp, #-20]	; 0xffffffec
   17a84:	bl	1173c <strlen@plt>
   17a88:	str	r0, [sp, #24]
   17a8c:	ldr	r0, [sp, #24]
   17a90:	add	r0, r0, #10
   17a94:	add	r0, r0, #1
   17a98:	bl	3349c <ftello64@plt+0x21bd4>
   17a9c:	str	r0, [sp, #20]
   17aa0:	ldr	r0, [sp, #20]
   17aa4:	ldr	r1, [fp, #-20]	; 0xffffffec
   17aa8:	ldr	r2, [sp, #24]
   17aac:	bl	115b0 <memcpy@plt>
   17ab0:	ldr	r0, [sp, #20]
   17ab4:	ldr	r1, [sp, #24]
   17ab8:	add	r0, r0, r1
   17abc:	movw	r1, #60880	; 0xedd0
   17ac0:	movt	r1, #3
   17ac4:	ldrb	r2, [r1]
   17ac8:	strb	r2, [r0]
   17acc:	ldrb	r2, [r1, #1]
   17ad0:	strb	r2, [r0, #1]
   17ad4:	ldrb	r2, [r1, #2]
   17ad8:	strb	r2, [r0, #2]
   17adc:	ldrb	r2, [r1, #3]
   17ae0:	strb	r2, [r0, #3]
   17ae4:	ldrb	r2, [r1, #4]
   17ae8:	strb	r2, [r0, #4]
   17aec:	ldrb	r2, [r1, #5]
   17af0:	strb	r2, [r0, #5]
   17af4:	ldrb	r2, [r1, #6]
   17af8:	strb	r2, [r0, #6]
   17afc:	ldrb	r2, [r1, #7]
   17b00:	strb	r2, [r0, #7]
   17b04:	ldrb	r2, [r1, #8]
   17b08:	strb	r2, [r0, #8]
   17b0c:	ldrb	r2, [r1, #9]
   17b10:	strb	r2, [r0, #9]
   17b14:	ldrb	r1, [r1, #10]
   17b18:	strb	r1, [r0, #10]
   17b1c:	ldr	r0, [fp, #-12]
   17b20:	ldr	r2, [sp, #20]
   17b24:	movw	r1, #60874	; 0xedca
   17b28:	movt	r1, #3
   17b2c:	bl	362e8 <ftello64@plt+0x24a20>
   17b30:	str	r0, [sp, #28]
   17b34:	ldr	r0, [sp, #20]
   17b38:	bl	17078 <ftello64@plt+0x57b0>
   17b3c:	ldr	r0, [sp, #28]
   17b40:	movw	r1, #0
   17b44:	cmp	r0, r1
   17b48:	beq	17b80 <ftello64@plt+0x62b8>
   17b4c:	ldr	r0, [sp, #28]
   17b50:	movw	r1, #63	; 0x3f
   17b54:	bl	11748 <strchr@plt>
   17b58:	movw	r1, #0
   17b5c:	cmp	r0, r1
   17b60:	beq	17b70 <ftello64@plt+0x62a8>
   17b64:	ldr	r0, [sp, #28]
   17b68:	bl	17078 <ftello64@plt+0x57b0>
   17b6c:	b	17b7c <ftello64@plt+0x62b4>
   17b70:	ldr	r0, [sp, #28]
   17b74:	str	r0, [fp, #-28]	; 0xffffffe4
   17b78:	str	r0, [sp, #36]	; 0x24
   17b7c:	b	17b80 <ftello64@plt+0x62b8>
   17b80:	b	17b94 <ftello64@plt+0x62cc>
   17b84:	ldr	r0, [fp, #-12]
   17b88:	str	r0, [fp, #-32]	; 0xffffffe0
   17b8c:	ldr	r0, [fp, #-12]
   17b90:	str	r0, [sp, #36]	; 0x24
   17b94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17b98:	movw	r1, #0
   17b9c:	cmp	r0, r1
   17ba0:	beq	17bb0 <ftello64@plt+0x62e8>
   17ba4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17ba8:	str	r0, [sp, #12]
   17bac:	b	17bdc <ftello64@plt+0x6314>
   17bb0:	ldr	r0, [sp, #36]	; 0x24
   17bb4:	movw	r1, #0
   17bb8:	cmp	r0, r1
   17bbc:	beq	17bcc <ftello64@plt+0x6304>
   17bc0:	ldr	r0, [sp, #36]	; 0x24
   17bc4:	str	r0, [sp, #8]
   17bc8:	b	17bd4 <ftello64@plt+0x630c>
   17bcc:	ldr	r0, [fp, #-8]
   17bd0:	str	r0, [sp, #8]
   17bd4:	ldr	r0, [sp, #8]
   17bd8:	str	r0, [sp, #12]
   17bdc:	ldr	r0, [sp, #12]
   17be0:	str	r0, [sp, #32]
   17be4:	ldr	r0, [fp, #-16]
   17be8:	ldr	r1, [fp, #-8]
   17bec:	bl	11538 <strcmp@plt>
   17bf0:	cmp	r0, #0
   17bf4:	beq	17d18 <ftello64@plt+0x6450>
   17bf8:	ldr	r0, [fp, #-16]
   17bfc:	ldr	r1, [fp, #-8]
   17c00:	bl	174fc <ftello64@plt+0x5c34>
   17c04:	tst	r0, #1
   17c08:	bne	17c54 <ftello64@plt+0x638c>
   17c0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17c10:	movw	r1, #0
   17c14:	cmp	r0, r1
   17c18:	beq	17c30 <ftello64@plt+0x6368>
   17c1c:	ldr	r0, [fp, #-16]
   17c20:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17c24:	bl	174fc <ftello64@plt+0x5c34>
   17c28:	tst	r0, #1
   17c2c:	bne	17c54 <ftello64@plt+0x638c>
   17c30:	ldr	r0, [sp, #36]	; 0x24
   17c34:	movw	r1, #0
   17c38:	cmp	r0, r1
   17c3c:	beq	17c90 <ftello64@plt+0x63c8>
   17c40:	ldr	r0, [fp, #-16]
   17c44:	ldr	r1, [sp, #36]	; 0x24
   17c48:	bl	174fc <ftello64@plt+0x5c34>
   17c4c:	tst	r0, #1
   17c50:	beq	17c90 <ftello64@plt+0x63c8>
   17c54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c58:	movw	r1, #0
   17c5c:	cmp	r0, r1
   17c60:	beq	17c6c <ftello64@plt+0x63a4>
   17c64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c68:	bl	17078 <ftello64@plt+0x57b0>
   17c6c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17c70:	movw	r1, #0
   17c74:	cmp	r0, r1
   17c78:	beq	17c84 <ftello64@plt+0x63bc>
   17c7c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17c80:	bl	17078 <ftello64@plt+0x57b0>
   17c84:	ldr	r0, [fp, #-16]
   17c88:	str	r0, [fp, #-4]
   17c8c:	b	17d70 <ftello64@plt+0x64a8>
   17c90:	ldr	r0, [fp, #-16]
   17c94:	bl	1173c <strlen@plt>
   17c98:	add	r0, r0, #2
   17c9c:	ldr	r1, [sp, #32]
   17ca0:	str	r0, [sp, #4]
   17ca4:	mov	r0, r1
   17ca8:	bl	1173c <strlen@plt>
   17cac:	ldr	r1, [sp, #4]
   17cb0:	add	r0, r1, r0
   17cb4:	add	r0, r0, #1
   17cb8:	add	r0, r0, #1
   17cbc:	bl	3349c <ftello64@plt+0x21bd4>
   17cc0:	str	r0, [sp, #16]
   17cc4:	ldr	r0, [sp, #16]
   17cc8:	ldr	r2, [fp, #-16]
   17ccc:	ldr	r3, [sp, #32]
   17cd0:	movw	r1, #60866	; 0xedc2
   17cd4:	movt	r1, #3
   17cd8:	bl	11820 <sprintf@plt>
   17cdc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17ce0:	movw	r2, #0
   17ce4:	cmp	r1, r2
   17ce8:	beq	17cf4 <ftello64@plt+0x642c>
   17cec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cf0:	bl	17078 <ftello64@plt+0x57b0>
   17cf4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17cf8:	movw	r1, #0
   17cfc:	cmp	r0, r1
   17d00:	beq	17d0c <ftello64@plt+0x6444>
   17d04:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17d08:	bl	17078 <ftello64@plt+0x57b0>
   17d0c:	ldr	r0, [sp, #16]
   17d10:	str	r0, [fp, #-4]
   17d14:	b	17d70 <ftello64@plt+0x64a8>
   17d18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d1c:	movw	r1, #0
   17d20:	cmp	r0, r1
   17d24:	beq	17d40 <ftello64@plt+0x6478>
   17d28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d2c:	ldr	r1, [sp, #32]
   17d30:	cmp	r0, r1
   17d34:	beq	17d40 <ftello64@plt+0x6478>
   17d38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d3c:	bl	17078 <ftello64@plt+0x57b0>
   17d40:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17d44:	movw	r1, #0
   17d48:	cmp	r0, r1
   17d4c:	beq	17d68 <ftello64@plt+0x64a0>
   17d50:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17d54:	ldr	r1, [sp, #32]
   17d58:	cmp	r0, r1
   17d5c:	beq	17d68 <ftello64@plt+0x64a0>
   17d60:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17d64:	bl	17078 <ftello64@plt+0x57b0>
   17d68:	ldr	r0, [sp, #32]
   17d6c:	str	r0, [fp, #-4]
   17d70:	ldr	r0, [fp, #-4]
   17d74:	mov	sp, fp
   17d78:	pop	{fp, pc}
   17d7c:	push	{fp, lr}
   17d80:	mov	fp, sp
   17d84:	sub	sp, sp, #24
   17d88:	str	r0, [fp, #-4]
   17d8c:	bl	11760 <__errno_location@plt>
   17d90:	ldr	r0, [r0]
   17d94:	str	r0, [fp, #-8]
   17d98:	ldr	r0, [fp, #-4]
   17d9c:	movw	r1, #0
   17da0:	cmp	r0, r1
   17da4:	beq	17db4 <ftello64@plt+0x64ec>
   17da8:	ldr	r0, [fp, #-4]
   17dac:	str	r0, [sp, #8]
   17db0:	b	17dc4 <ftello64@plt+0x64fc>
   17db4:	movw	r0, #2060	; 0x80c
   17db8:	movt	r0, #5
   17dbc:	str	r0, [sp, #8]
   17dc0:	b	17dc4 <ftello64@plt+0x64fc>
   17dc4:	ldr	r0, [sp, #8]
   17dc8:	movw	r1, #48	; 0x30
   17dcc:	bl	360d4 <ftello64@plt+0x2480c>
   17dd0:	str	r0, [sp, #12]
   17dd4:	ldr	r0, [fp, #-8]
   17dd8:	str	r0, [sp, #4]
   17ddc:	bl	11760 <__errno_location@plt>
   17de0:	ldr	r1, [sp, #4]
   17de4:	str	r1, [r0]
   17de8:	ldr	r0, [sp, #12]
   17dec:	mov	sp, fp
   17df0:	pop	{fp, pc}
   17df4:	sub	sp, sp, #8
   17df8:	str	r0, [sp, #4]
   17dfc:	ldr	r0, [sp, #4]
   17e00:	movw	r1, #0
   17e04:	cmp	r0, r1
   17e08:	beq	17e18 <ftello64@plt+0x6550>
   17e0c:	ldr	r0, [sp, #4]
   17e10:	str	r0, [sp]
   17e14:	b	17e28 <ftello64@plt+0x6560>
   17e18:	movw	r0, #2060	; 0x80c
   17e1c:	movt	r0, #5
   17e20:	str	r0, [sp]
   17e24:	b	17e28 <ftello64@plt+0x6560>
   17e28:	ldr	r0, [sp]
   17e2c:	ldr	r0, [r0]
   17e30:	add	sp, sp, #8
   17e34:	bx	lr
   17e38:	sub	sp, sp, #16
   17e3c:	str	r0, [sp, #12]
   17e40:	str	r1, [sp, #8]
   17e44:	ldr	r0, [sp, #8]
   17e48:	ldr	r1, [sp, #12]
   17e4c:	movw	r2, #0
   17e50:	cmp	r1, r2
   17e54:	str	r0, [sp, #4]
   17e58:	beq	17e68 <ftello64@plt+0x65a0>
   17e5c:	ldr	r0, [sp, #12]
   17e60:	str	r0, [sp]
   17e64:	b	17e78 <ftello64@plt+0x65b0>
   17e68:	movw	r0, #2060	; 0x80c
   17e6c:	movt	r0, #5
   17e70:	str	r0, [sp]
   17e74:	b	17e78 <ftello64@plt+0x65b0>
   17e78:	ldr	r0, [sp]
   17e7c:	ldr	r1, [sp, #4]
   17e80:	str	r1, [r0]
   17e84:	add	sp, sp, #16
   17e88:	bx	lr
   17e8c:	sub	sp, sp, #32
   17e90:	str	r0, [sp, #28]
   17e94:	strb	r1, [sp, #27]
   17e98:	str	r2, [sp, #20]
   17e9c:	ldrb	r0, [sp, #27]
   17ea0:	strb	r0, [sp, #19]
   17ea4:	ldr	r0, [sp, #28]
   17ea8:	movw	r1, #0
   17eac:	cmp	r0, r1
   17eb0:	beq	17ec0 <ftello64@plt+0x65f8>
   17eb4:	ldr	r0, [sp, #28]
   17eb8:	str	r0, [sp]
   17ebc:	b	17ed0 <ftello64@plt+0x6608>
   17ec0:	movw	r0, #2060	; 0x80c
   17ec4:	movt	r0, #5
   17ec8:	str	r0, [sp]
   17ecc:	b	17ed0 <ftello64@plt+0x6608>
   17ed0:	ldr	r0, [sp]
   17ed4:	add	r0, r0, #8
   17ed8:	ldrb	r1, [sp, #19]
   17edc:	lsr	r1, r1, #5
   17ee0:	add	r0, r0, r1, lsl #2
   17ee4:	str	r0, [sp, #12]
   17ee8:	ldrb	r0, [sp, #19]
   17eec:	and	r0, r0, #31
   17ef0:	str	r0, [sp, #8]
   17ef4:	ldr	r0, [sp, #12]
   17ef8:	ldr	r0, [r0]
   17efc:	ldr	r1, [sp, #8]
   17f00:	lsr	r0, r0, r1
   17f04:	and	r0, r0, #1
   17f08:	str	r0, [sp, #4]
   17f0c:	ldr	r0, [sp, #20]
   17f10:	and	r0, r0, #1
   17f14:	ldr	r1, [sp, #4]
   17f18:	eor	r0, r0, r1
   17f1c:	ldr	r1, [sp, #8]
   17f20:	lsl	r0, r0, r1
   17f24:	ldr	r1, [sp, #12]
   17f28:	ldr	r2, [r1]
   17f2c:	eor	r0, r2, r0
   17f30:	str	r0, [r1]
   17f34:	ldr	r0, [sp, #4]
   17f38:	add	sp, sp, #32
   17f3c:	bx	lr
   17f40:	sub	sp, sp, #12
   17f44:	str	r0, [sp, #8]
   17f48:	str	r1, [sp, #4]
   17f4c:	ldr	r0, [sp, #8]
   17f50:	movw	r1, #0
   17f54:	cmp	r0, r1
   17f58:	bne	17f68 <ftello64@plt+0x66a0>
   17f5c:	movw	r0, #2060	; 0x80c
   17f60:	movt	r0, #5
   17f64:	str	r0, [sp, #8]
   17f68:	ldr	r0, [sp, #8]
   17f6c:	ldr	r0, [r0, #4]
   17f70:	str	r0, [sp]
   17f74:	ldr	r0, [sp, #4]
   17f78:	ldr	r1, [sp, #8]
   17f7c:	str	r0, [r1, #4]
   17f80:	ldr	r0, [sp]
   17f84:	add	sp, sp, #12
   17f88:	bx	lr
   17f8c:	push	{fp, lr}
   17f90:	mov	fp, sp
   17f94:	sub	sp, sp, #16
   17f98:	str	r0, [fp, #-4]
   17f9c:	str	r1, [sp, #8]
   17fa0:	str	r2, [sp, #4]
   17fa4:	ldr	r0, [fp, #-4]
   17fa8:	movw	r1, #0
   17fac:	cmp	r0, r1
   17fb0:	bne	17fc0 <ftello64@plt+0x66f8>
   17fb4:	movw	r0, #2060	; 0x80c
   17fb8:	movt	r0, #5
   17fbc:	str	r0, [fp, #-4]
   17fc0:	ldr	r0, [fp, #-4]
   17fc4:	movw	r1, #10
   17fc8:	str	r1, [r0]
   17fcc:	ldr	r0, [sp, #8]
   17fd0:	movw	r1, #0
   17fd4:	cmp	r0, r1
   17fd8:	beq	17fec <ftello64@plt+0x6724>
   17fdc:	ldr	r0, [sp, #4]
   17fe0:	movw	r1, #0
   17fe4:	cmp	r0, r1
   17fe8:	bne	17ff0 <ftello64@plt+0x6728>
   17fec:	bl	1188c <abort@plt>
   17ff0:	ldr	r0, [sp, #8]
   17ff4:	ldr	r1, [fp, #-4]
   17ff8:	str	r0, [r1, #40]	; 0x28
   17ffc:	ldr	r0, [sp, #4]
   18000:	ldr	r1, [fp, #-4]
   18004:	str	r0, [r1, #44]	; 0x2c
   18008:	mov	sp, fp
   1800c:	pop	{fp, pc}
   18010:	push	{r4, r5, r6, sl, fp, lr}
   18014:	add	fp, sp, #16
   18018:	sub	sp, sp, #56	; 0x38
   1801c:	ldr	ip, [fp, #8]
   18020:	str	r0, [fp, #-20]	; 0xffffffec
   18024:	str	r1, [fp, #-24]	; 0xffffffe8
   18028:	str	r2, [fp, #-28]	; 0xffffffe4
   1802c:	str	r3, [fp, #-32]	; 0xffffffe0
   18030:	ldr	r0, [fp, #8]
   18034:	movw	r1, #0
   18038:	cmp	r0, r1
   1803c:	beq	1804c <ftello64@plt+0x6784>
   18040:	ldr	r0, [fp, #8]
   18044:	str	r0, [sp, #24]
   18048:	b	1805c <ftello64@plt+0x6794>
   1804c:	movw	r0, #2060	; 0x80c
   18050:	movt	r0, #5
   18054:	str	r0, [sp, #24]
   18058:	b	1805c <ftello64@plt+0x6794>
   1805c:	ldr	r0, [sp, #24]
   18060:	str	r0, [sp, #36]	; 0x24
   18064:	bl	11760 <__errno_location@plt>
   18068:	ldr	r0, [r0]
   1806c:	str	r0, [sp, #32]
   18070:	ldr	r0, [fp, #-20]	; 0xffffffec
   18074:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18078:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1807c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18080:	ldr	ip, [sp, #36]	; 0x24
   18084:	ldr	ip, [ip]
   18088:	ldr	lr, [sp, #36]	; 0x24
   1808c:	ldr	lr, [lr, #4]
   18090:	ldr	r4, [sp, #36]	; 0x24
   18094:	add	r4, r4, #8
   18098:	ldr	r5, [sp, #36]	; 0x24
   1809c:	ldr	r5, [r5, #40]	; 0x28
   180a0:	ldr	r6, [sp, #36]	; 0x24
   180a4:	ldr	r6, [r6, #44]	; 0x2c
   180a8:	str	ip, [sp]
   180ac:	str	lr, [sp, #4]
   180b0:	str	r4, [sp, #8]
   180b4:	str	r5, [sp, #12]
   180b8:	str	r6, [sp, #16]
   180bc:	bl	180e4 <ftello64@plt+0x681c>
   180c0:	str	r0, [sp, #28]
   180c4:	ldr	r0, [sp, #32]
   180c8:	str	r0, [sp, #20]
   180cc:	bl	11760 <__errno_location@plt>
   180d0:	ldr	r1, [sp, #20]
   180d4:	str	r1, [r0]
   180d8:	ldr	r0, [sp, #28]
   180dc:	sub	sp, fp, #16
   180e0:	pop	{r4, r5, r6, sl, fp, pc}
   180e4:	push	{r4, r5, r6, sl, fp, lr}
   180e8:	add	fp, sp, #16
   180ec:	sub	sp, sp, #160	; 0xa0
   180f0:	ldr	ip, [fp, #24]
   180f4:	ldr	lr, [fp, #20]
   180f8:	ldr	r4, [fp, #16]
   180fc:	ldr	r5, [fp, #12]
   18100:	ldr	r6, [fp, #8]
   18104:	str	r0, [fp, #-24]	; 0xffffffe8
   18108:	str	r1, [fp, #-28]	; 0xffffffe4
   1810c:	str	r2, [fp, #-32]	; 0xffffffe0
   18110:	str	r3, [fp, #-36]	; 0xffffffdc
   18114:	movw	r0, #0
   18118:	str	r0, [fp, #-44]	; 0xffffffd4
   1811c:	str	r0, [fp, #-48]	; 0xffffffd0
   18120:	str	r0, [fp, #-52]	; 0xffffffcc
   18124:	str	r0, [fp, #-56]	; 0xffffffc8
   18128:	movw	r0, #0
   1812c:	strb	r0, [fp, #-57]	; 0xffffffc7
   18130:	str	ip, [sp, #72]	; 0x48
   18134:	str	lr, [sp, #68]	; 0x44
   18138:	str	r4, [sp, #64]	; 0x40
   1813c:	str	r5, [sp, #60]	; 0x3c
   18140:	str	r6, [sp, #56]	; 0x38
   18144:	bl	11664 <__ctype_get_mb_cur_max@plt>
   18148:	cmp	r0, #1
   1814c:	movw	r0, #0
   18150:	moveq	r0, #1
   18154:	and	r0, r0, #1
   18158:	strb	r0, [fp, #-58]	; 0xffffffc6
   1815c:	ldr	r0, [fp, #12]
   18160:	and	r0, r0, #2
   18164:	cmp	r0, #0
   18168:	movw	r0, #0
   1816c:	movne	r0, #1
   18170:	and	r0, r0, #1
   18174:	strb	r0, [fp, #-59]	; 0xffffffc5
   18178:	movw	r0, #0
   1817c:	strb	r0, [fp, #-60]	; 0xffffffc4
   18180:	strb	r0, [fp, #-61]	; 0xffffffc3
   18184:	movw	r0, #1
   18188:	strb	r0, [fp, #-62]	; 0xffffffc2
   1818c:	ldr	r0, [fp, #8]
   18190:	cmp	r0, #10
   18194:	str	r0, [sp, #52]	; 0x34
   18198:	bhi	183c0 <ftello64@plt+0x6af8>
   1819c:	add	r0, pc, #8
   181a0:	ldr	r1, [sp, #52]	; 0x34
   181a4:	ldr	r0, [r0, r1, lsl #2]
   181a8:	mov	pc, r0
   181ac:			; <UNDEFINED> instruction: 0x000183b4
   181b0:	andeq	r8, r1, r0, lsr r3
   181b4:	andeq	r8, r1, r0, asr r3
   181b8:	andeq	r8, r1, r8, lsr #6
   181bc:	andeq	r8, r1, r8, lsr r3
   181c0:	andeq	r8, r1, r8, ror #3
   181c4:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   181c8:	andeq	r8, r1, ip, asr #4
   181cc:	andeq	r8, r1, r0, ror #4
   181d0:	andeq	r8, r1, r0, ror #4
   181d4:	andeq	r8, r1, r0, ror #4
   181d8:	movw	r0, #5
   181dc:	str	r0, [fp, #8]
   181e0:	movw	r0, #1
   181e4:	strb	r0, [fp, #-59]	; 0xffffffc5
   181e8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   181ec:	tst	r0, #1
   181f0:	bne	1822c <ftello64@plt+0x6964>
   181f4:	b	181f8 <ftello64@plt+0x6930>
   181f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   181fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18200:	cmp	r0, r1
   18204:	bcs	1821c <ftello64@plt+0x6954>
   18208:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1820c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18210:	add	r0, r0, r1
   18214:	movw	r1, #34	; 0x22
   18218:	strb	r1, [r0]
   1821c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18220:	add	r0, r0, #1
   18224:	str	r0, [fp, #-44]	; 0xffffffd4
   18228:	b	1822c <ftello64@plt+0x6964>
   1822c:	movw	r0, #1
   18230:	strb	r0, [fp, #-57]	; 0xffffffc7
   18234:	movw	r0, #60273	; 0xeb71
   18238:	movt	r0, #3
   1823c:	str	r0, [fp, #-52]	; 0xffffffcc
   18240:	movw	r0, #1
   18244:	str	r0, [fp, #-56]	; 0xffffffc8
   18248:	b	183c4 <ftello64@plt+0x6afc>
   1824c:	movw	r0, #1
   18250:	strb	r0, [fp, #-57]	; 0xffffffc7
   18254:	movw	r0, #0
   18258:	strb	r0, [fp, #-59]	; 0xffffffc5
   1825c:	b	183c4 <ftello64@plt+0x6afc>
   18260:	ldr	r0, [fp, #8]
   18264:	cmp	r0, #10
   18268:	beq	18294 <ftello64@plt+0x69cc>
   1826c:	ldr	r1, [fp, #8]
   18270:	movw	r0, #60967	; 0xee27
   18274:	movt	r0, #3
   18278:	bl	1a2d8 <ftello64@plt+0x8a10>
   1827c:	str	r0, [fp, #20]
   18280:	ldr	r1, [fp, #8]
   18284:	movw	r0, #62691	; 0xf4e3
   18288:	movt	r0, #3
   1828c:	bl	1a2d8 <ftello64@plt+0x8a10>
   18290:	str	r0, [fp, #24]
   18294:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18298:	tst	r0, #1
   1829c:	bne	18308 <ftello64@plt+0x6a40>
   182a0:	ldr	r0, [fp, #20]
   182a4:	str	r0, [fp, #-52]	; 0xffffffcc
   182a8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   182ac:	ldrsb	r0, [r0]
   182b0:	cmp	r0, #0
   182b4:	beq	18304 <ftello64@plt+0x6a3c>
   182b8:	b	182bc <ftello64@plt+0x69f4>
   182bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   182c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   182c4:	cmp	r0, r1
   182c8:	bcs	182e4 <ftello64@plt+0x6a1c>
   182cc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   182d0:	ldrb	r0, [r0]
   182d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   182d8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   182dc:	add	r1, r1, r2
   182e0:	strb	r0, [r1]
   182e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   182e8:	add	r0, r0, #1
   182ec:	str	r0, [fp, #-44]	; 0xffffffd4
   182f0:	b	182f4 <ftello64@plt+0x6a2c>
   182f4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   182f8:	add	r0, r0, #1
   182fc:	str	r0, [fp, #-52]	; 0xffffffcc
   18300:	b	182a8 <ftello64@plt+0x69e0>
   18304:	b	18308 <ftello64@plt+0x6a40>
   18308:	movw	r0, #1
   1830c:	strb	r0, [fp, #-57]	; 0xffffffc7
   18310:	ldr	r0, [fp, #24]
   18314:	str	r0, [fp, #-52]	; 0xffffffcc
   18318:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1831c:	bl	1173c <strlen@plt>
   18320:	str	r0, [fp, #-56]	; 0xffffffc8
   18324:	b	183c4 <ftello64@plt+0x6afc>
   18328:	movw	r0, #1
   1832c:	strb	r0, [fp, #-57]	; 0xffffffc7
   18330:	movw	r0, #1
   18334:	strb	r0, [fp, #-59]	; 0xffffffc5
   18338:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1833c:	tst	r0, #1
   18340:	bne	1834c <ftello64@plt+0x6a84>
   18344:	movw	r0, #1
   18348:	strb	r0, [fp, #-57]	; 0xffffffc7
   1834c:	b	18350 <ftello64@plt+0x6a88>
   18350:	movw	r0, #2
   18354:	str	r0, [fp, #8]
   18358:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1835c:	tst	r0, #1
   18360:	bne	1839c <ftello64@plt+0x6ad4>
   18364:	b	18368 <ftello64@plt+0x6aa0>
   18368:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1836c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18370:	cmp	r0, r1
   18374:	bcs	1838c <ftello64@plt+0x6ac4>
   18378:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1837c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18380:	add	r0, r0, r1
   18384:	movw	r1, #39	; 0x27
   18388:	strb	r1, [r0]
   1838c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18390:	add	r0, r0, #1
   18394:	str	r0, [fp, #-44]	; 0xffffffd4
   18398:	b	1839c <ftello64@plt+0x6ad4>
   1839c:	movw	r0, #62691	; 0xf4e3
   183a0:	movt	r0, #3
   183a4:	str	r0, [fp, #-52]	; 0xffffffcc
   183a8:	movw	r0, #1
   183ac:	str	r0, [fp, #-56]	; 0xffffffc8
   183b0:	b	183c4 <ftello64@plt+0x6afc>
   183b4:	movw	r0, #0
   183b8:	strb	r0, [fp, #-59]	; 0xffffffc5
   183bc:	b	183c4 <ftello64@plt+0x6afc>
   183c0:	bl	1188c <abort@plt>
   183c4:	movw	r0, #0
   183c8:	str	r0, [fp, #-40]	; 0xffffffd8
   183cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   183d0:	cmn	r0, #1
   183d4:	bne	18400 <ftello64@plt+0x6b38>
   183d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   183dc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   183e0:	add	r0, r0, r1
   183e4:	ldrb	r0, [r0]
   183e8:	cmp	r0, #0
   183ec:	movw	r0, #0
   183f0:	moveq	r0, #1
   183f4:	and	r0, r0, #1
   183f8:	str	r0, [sp, #48]	; 0x30
   183fc:	b	1841c <ftello64@plt+0x6b54>
   18400:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18404:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18408:	cmp	r0, r1
   1840c:	movw	r0, #0
   18410:	moveq	r0, #1
   18414:	and	r0, r0, #1
   18418:	str	r0, [sp, #48]	; 0x30
   1841c:	ldr	r0, [sp, #48]	; 0x30
   18420:	cmp	r0, #0
   18424:	movw	r0, #0
   18428:	movne	r0, #1
   1842c:	mvn	r1, #0
   18430:	eor	r0, r0, r1
   18434:	tst	r0, #1
   18438:	beq	19624 <ftello64@plt+0x7d5c>
   1843c:	movw	r0, #0
   18440:	strb	r0, [fp, #-65]	; 0xffffffbf
   18444:	strb	r0, [fp, #-66]	; 0xffffffbe
   18448:	strb	r0, [fp, #-67]	; 0xffffffbd
   1844c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   18450:	tst	r0, #1
   18454:	beq	18500 <ftello64@plt+0x6c38>
   18458:	ldr	r0, [fp, #8]
   1845c:	cmp	r0, #2
   18460:	beq	18500 <ftello64@plt+0x6c38>
   18464:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18468:	cmp	r0, #0
   1846c:	beq	18500 <ftello64@plt+0x6c38>
   18470:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18474:	ldr	r1, [fp, #-56]	; 0xffffffc8
   18478:	add	r0, r0, r1
   1847c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18480:	cmn	r1, #1
   18484:	str	r0, [sp, #44]	; 0x2c
   18488:	bne	184b0 <ftello64@plt+0x6be8>
   1848c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18490:	movw	r1, #1
   18494:	cmp	r1, r0
   18498:	bcs	184b0 <ftello64@plt+0x6be8>
   1849c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   184a0:	bl	1173c <strlen@plt>
   184a4:	str	r0, [fp, #-36]	; 0xffffffdc
   184a8:	str	r0, [sp, #40]	; 0x28
   184ac:	b	184b8 <ftello64@plt+0x6bf0>
   184b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   184b4:	str	r0, [sp, #40]	; 0x28
   184b8:	ldr	r0, [sp, #40]	; 0x28
   184bc:	ldr	r1, [sp, #44]	; 0x2c
   184c0:	cmp	r1, r0
   184c4:	bhi	18500 <ftello64@plt+0x6c38>
   184c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   184cc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   184d0:	add	r0, r0, r1
   184d4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   184d8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   184dc:	bl	115ec <memcmp@plt>
   184e0:	cmp	r0, #0
   184e4:	bne	18500 <ftello64@plt+0x6c38>
   184e8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   184ec:	tst	r0, #1
   184f0:	beq	184f8 <ftello64@plt+0x6c30>
   184f4:	b	197a4 <ftello64@plt+0x7edc>
   184f8:	movw	r0, #1
   184fc:	strb	r0, [fp, #-65]	; 0xffffffbf
   18500:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18504:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18508:	ldrb	r0, [r0, r1]
   1850c:	strb	r0, [fp, #-63]	; 0xffffffc1
   18510:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   18514:	mov	r1, r0
   18518:	cmp	r0, #126	; 0x7e
   1851c:	str	r1, [sp, #36]	; 0x24
   18520:	bhi	18d90 <ftello64@plt+0x74c8>
   18524:	add	r0, pc, #8
   18528:	ldr	r1, [sp, #36]	; 0x24
   1852c:	ldr	r0, [r0, r1, lsl #2]
   18530:	mov	pc, r0
   18534:	andeq	r8, r1, r0, lsr r7
   18538:	muleq	r1, r0, sp
   1853c:	muleq	r1, r0, sp
   18540:	muleq	r1, r0, sp
   18544:	muleq	r1, r0, sp
   18548:	muleq	r1, r0, sp
   1854c:	muleq	r1, r0, sp
   18550:	andeq	r8, r1, r8, lsr fp
   18554:	andeq	r8, r1, r4, asr #22
   18558:	andeq	r8, r1, r4, ror fp
   1855c:	andeq	r8, r1, ip, asr fp
   18560:	andeq	r8, r1, r0, lsl #23
   18564:	andeq	r8, r1, r0, asr fp
   18568:	andeq	r8, r1, r8, ror #22
   1856c:	muleq	r1, r0, sp
   18570:	muleq	r1, r0, sp
   18574:	muleq	r1, r0, sp
   18578:	muleq	r1, r0, sp
   1857c:	muleq	r1, r0, sp
   18580:	muleq	r1, r0, sp
   18584:	muleq	r1, r0, sp
   18588:	muleq	r1, r0, sp
   1858c:	muleq	r1, r0, sp
   18590:	muleq	r1, r0, sp
   18594:	muleq	r1, r0, sp
   18598:	muleq	r1, r0, sp
   1859c:	muleq	r1, r0, sp
   185a0:	muleq	r1, r0, sp
   185a4:	muleq	r1, r0, sp
   185a8:	muleq	r1, r0, sp
   185ac:	muleq	r1, r0, sp
   185b0:	muleq	r1, r0, sp
   185b4:	andeq	r8, r1, r4, ror #24
   185b8:	andeq	r8, r1, ip, ror #24
   185bc:	andeq	r8, r1, ip, ror #24
   185c0:	andeq	r8, r1, r0, asr ip
   185c4:	andeq	r8, r1, ip, ror #24
   185c8:	andeq	r8, r1, r4, lsl #27
   185cc:	andeq	r8, r1, ip, ror #24
   185d0:	andeq	r8, r1, ip, lsl #25
   185d4:	andeq	r8, r1, ip, ror #24
   185d8:	andeq	r8, r1, ip, ror #24
   185dc:	andeq	r8, r1, ip, ror #24
   185e0:	andeq	r8, r1, r4, lsl #27
   185e4:	andeq	r8, r1, r4, lsl #27
   185e8:	andeq	r8, r1, r4, lsl #27
   185ec:	andeq	r8, r1, r4, lsl #27
   185f0:	andeq	r8, r1, r4, lsl #27
   185f4:	andeq	r8, r1, r4, lsl #27
   185f8:	andeq	r8, r1, r4, lsl #27
   185fc:	andeq	r8, r1, r4, lsl #27
   18600:	andeq	r8, r1, r4, lsl #27
   18604:	andeq	r8, r1, r4, lsl #27
   18608:	andeq	r8, r1, r4, lsl #27
   1860c:	andeq	r8, r1, r4, lsl #27
   18610:	andeq	r8, r1, r4, lsl #27
   18614:	andeq	r8, r1, r4, lsl #27
   18618:	andeq	r8, r1, r4, lsl #27
   1861c:	andeq	r8, r1, r4, lsl #27
   18620:	andeq	r8, r1, ip, ror #24
   18624:	andeq	r8, r1, ip, ror #24
   18628:	andeq	r8, r1, ip, ror #24
   1862c:	andeq	r8, r1, ip, ror #24
   18630:	andeq	r8, r1, ip, lsr r9
   18634:	muleq	r1, r0, sp
   18638:	andeq	r8, r1, r4, lsl #27
   1863c:	andeq	r8, r1, r4, lsl #27
   18640:	andeq	r8, r1, r4, lsl #27
   18644:	andeq	r8, r1, r4, lsl #27
   18648:	andeq	r8, r1, r4, lsl #27
   1864c:	andeq	r8, r1, r4, lsl #27
   18650:	andeq	r8, r1, r4, lsl #27
   18654:	andeq	r8, r1, r4, lsl #27
   18658:	andeq	r8, r1, r4, lsl #27
   1865c:	andeq	r8, r1, r4, lsl #27
   18660:	andeq	r8, r1, r4, lsl #27
   18664:	andeq	r8, r1, r4, lsl #27
   18668:	andeq	r8, r1, r4, lsl #27
   1866c:	andeq	r8, r1, r4, lsl #27
   18670:	andeq	r8, r1, r4, lsl #27
   18674:	andeq	r8, r1, r4, lsl #27
   18678:	andeq	r8, r1, r4, lsl #27
   1867c:	andeq	r8, r1, r4, lsl #27
   18680:	andeq	r8, r1, r4, lsl #27
   18684:	andeq	r8, r1, r4, lsl #27
   18688:	andeq	r8, r1, r4, lsl #27
   1868c:	andeq	r8, r1, r4, lsl #27
   18690:	andeq	r8, r1, r4, lsl #27
   18694:	andeq	r8, r1, r4, lsl #27
   18698:	andeq	r8, r1, r4, lsl #27
   1869c:	andeq	r8, r1, r4, lsl #27
   186a0:	andeq	r8, r1, ip, ror #24
   186a4:	andeq	r8, r1, ip, lsl #23
   186a8:	andeq	r8, r1, r4, lsl #27
   186ac:	andeq	r8, r1, ip, ror #24
   186b0:	andeq	r8, r1, r4, lsl #27
   186b4:	andeq	r8, r1, ip, ror #24
   186b8:	andeq	r8, r1, r4, lsl #27
   186bc:	andeq	r8, r1, r4, lsl #27
   186c0:	andeq	r8, r1, r4, lsl #27
   186c4:	andeq	r8, r1, r4, lsl #27
   186c8:	andeq	r8, r1, r4, lsl #27
   186cc:	andeq	r8, r1, r4, lsl #27
   186d0:	andeq	r8, r1, r4, lsl #27
   186d4:	andeq	r8, r1, r4, lsl #27
   186d8:	andeq	r8, r1, r4, lsl #27
   186dc:	andeq	r8, r1, r4, lsl #27
   186e0:	andeq	r8, r1, r4, lsl #27
   186e4:	andeq	r8, r1, r4, lsl #27
   186e8:	andeq	r8, r1, r4, lsl #27
   186ec:	andeq	r8, r1, r4, lsl #27
   186f0:	andeq	r8, r1, r4, lsl #27
   186f4:	andeq	r8, r1, r4, lsl #27
   186f8:	andeq	r8, r1, r4, lsl #27
   186fc:	andeq	r8, r1, r4, lsl #27
   18700:	andeq	r8, r1, r4, lsl #27
   18704:	andeq	r8, r1, r4, lsl #27
   18708:	andeq	r8, r1, r4, lsl #27
   1870c:	andeq	r8, r1, r4, lsl #27
   18710:	andeq	r8, r1, r4, lsl #27
   18714:	andeq	r8, r1, r4, lsl #27
   18718:	andeq	r8, r1, r4, lsl #27
   1871c:	andeq	r8, r1, r4, lsl #27
   18720:	andeq	r8, r1, ip, lsl ip
   18724:	andeq	r8, r1, ip, ror #24
   18728:	andeq	r8, r1, ip, lsl ip
   1872c:	andeq	r8, r1, r0, asr ip
   18730:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   18734:	tst	r0, #1
   18738:	beq	18920 <ftello64@plt+0x7058>
   1873c:	b	18740 <ftello64@plt+0x6e78>
   18740:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18744:	tst	r0, #1
   18748:	beq	18750 <ftello64@plt+0x6e88>
   1874c:	b	197a4 <ftello64@plt+0x7edc>
   18750:	movw	r0, #1
   18754:	strb	r0, [fp, #-66]	; 0xffffffbe
   18758:	ldr	r0, [fp, #8]
   1875c:	cmp	r0, #2
   18760:	bne	18814 <ftello64@plt+0x6f4c>
   18764:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   18768:	tst	r0, #1
   1876c:	bne	18814 <ftello64@plt+0x6f4c>
   18770:	b	18774 <ftello64@plt+0x6eac>
   18774:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18778:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1877c:	cmp	r0, r1
   18780:	bcs	18798 <ftello64@plt+0x6ed0>
   18784:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18788:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1878c:	add	r0, r0, r1
   18790:	movw	r1, #39	; 0x27
   18794:	strb	r1, [r0]
   18798:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1879c:	add	r0, r0, #1
   187a0:	str	r0, [fp, #-44]	; 0xffffffd4
   187a4:	b	187a8 <ftello64@plt+0x6ee0>
   187a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   187ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   187b0:	cmp	r0, r1
   187b4:	bcs	187cc <ftello64@plt+0x6f04>
   187b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   187c0:	add	r0, r0, r1
   187c4:	movw	r1, #36	; 0x24
   187c8:	strb	r1, [r0]
   187cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   187d0:	add	r0, r0, #1
   187d4:	str	r0, [fp, #-44]	; 0xffffffd4
   187d8:	b	187dc <ftello64@plt+0x6f14>
   187dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   187e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   187e4:	cmp	r0, r1
   187e8:	bcs	18800 <ftello64@plt+0x6f38>
   187ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   187f4:	add	r0, r0, r1
   187f8:	movw	r1, #39	; 0x27
   187fc:	strb	r1, [r0]
   18800:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18804:	add	r0, r0, #1
   18808:	str	r0, [fp, #-44]	; 0xffffffd4
   1880c:	movw	r0, #1
   18810:	strb	r0, [fp, #-60]	; 0xffffffc4
   18814:	b	18818 <ftello64@plt+0x6f50>
   18818:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1881c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18820:	cmp	r0, r1
   18824:	bcs	1883c <ftello64@plt+0x6f74>
   18828:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1882c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18830:	add	r0, r0, r1
   18834:	movw	r1, #92	; 0x5c
   18838:	strb	r1, [r0]
   1883c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18840:	add	r0, r0, #1
   18844:	str	r0, [fp, #-44]	; 0xffffffd4
   18848:	b	1884c <ftello64@plt+0x6f84>
   1884c:	ldr	r0, [fp, #8]
   18850:	cmp	r0, #2
   18854:	beq	18914 <ftello64@plt+0x704c>
   18858:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1885c:	add	r0, r0, #1
   18860:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18864:	cmp	r0, r1
   18868:	bcs	18914 <ftello64@plt+0x704c>
   1886c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18870:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18874:	add	r1, r1, #1
   18878:	add	r0, r0, r1
   1887c:	ldrb	r0, [r0]
   18880:	movw	r1, #48	; 0x30
   18884:	cmp	r1, r0
   18888:	bgt	18914 <ftello64@plt+0x704c>
   1888c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18890:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18894:	add	r1, r1, #1
   18898:	add	r0, r0, r1
   1889c:	ldrb	r0, [r0]
   188a0:	cmp	r0, #57	; 0x39
   188a4:	bgt	18914 <ftello64@plt+0x704c>
   188a8:	b	188ac <ftello64@plt+0x6fe4>
   188ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   188b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   188b4:	cmp	r0, r1
   188b8:	bcs	188d0 <ftello64@plt+0x7008>
   188bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188c0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   188c4:	add	r0, r0, r1
   188c8:	movw	r1, #48	; 0x30
   188cc:	strb	r1, [r0]
   188d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   188d4:	add	r0, r0, #1
   188d8:	str	r0, [fp, #-44]	; 0xffffffd4
   188dc:	b	188e0 <ftello64@plt+0x7018>
   188e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   188e4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   188e8:	cmp	r0, r1
   188ec:	bcs	18904 <ftello64@plt+0x703c>
   188f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188f4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   188f8:	add	r0, r0, r1
   188fc:	movw	r1, #48	; 0x30
   18900:	strb	r1, [r0]
   18904:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18908:	add	r0, r0, #1
   1890c:	str	r0, [fp, #-44]	; 0xffffffd4
   18910:	b	18914 <ftello64@plt+0x704c>
   18914:	movw	r0, #48	; 0x30
   18918:	strb	r0, [fp, #-63]	; 0xffffffc1
   1891c:	b	18938 <ftello64@plt+0x7070>
   18920:	ldr	r0, [fp, #12]
   18924:	and	r0, r0, #1
   18928:	cmp	r0, #0
   1892c:	beq	18934 <ftello64@plt+0x706c>
   18930:	b	19614 <ftello64@plt+0x7d4c>
   18934:	b	18938 <ftello64@plt+0x7070>
   18938:	b	193b0 <ftello64@plt+0x7ae8>
   1893c:	ldr	r0, [fp, #8]
   18940:	cmp	r0, #2
   18944:	str	r0, [sp, #32]
   18948:	beq	18960 <ftello64@plt+0x7098>
   1894c:	b	18950 <ftello64@plt+0x7088>
   18950:	ldr	r0, [sp, #32]
   18954:	cmp	r0, #5
   18958:	beq	18974 <ftello64@plt+0x70ac>
   1895c:	b	18b30 <ftello64@plt+0x7268>
   18960:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18964:	tst	r0, #1
   18968:	beq	18970 <ftello64@plt+0x70a8>
   1896c:	b	197a4 <ftello64@plt+0x7edc>
   18970:	b	18b34 <ftello64@plt+0x726c>
   18974:	ldr	r0, [fp, #12]
   18978:	and	r0, r0, #4
   1897c:	cmp	r0, #0
   18980:	beq	18b2c <ftello64@plt+0x7264>
   18984:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18988:	add	r0, r0, #2
   1898c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18990:	cmp	r0, r1
   18994:	bcs	18b2c <ftello64@plt+0x7264>
   18998:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1899c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   189a0:	add	r1, r1, #1
   189a4:	add	r0, r0, r1
   189a8:	ldrb	r0, [r0]
   189ac:	cmp	r0, #63	; 0x3f
   189b0:	bne	18b2c <ftello64@plt+0x7264>
   189b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   189b8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   189bc:	add	r0, r1, r0
   189c0:	ldrb	r0, [r0, #2]
   189c4:	mov	r1, r0
   189c8:	cmp	r0, #33	; 0x21
   189cc:	str	r1, [sp, #28]
   189d0:	beq	18a20 <ftello64@plt+0x7158>
   189d4:	b	189d8 <ftello64@plt+0x7110>
   189d8:	ldr	r0, [sp, #28]
   189dc:	sub	r1, r0, #39	; 0x27
   189e0:	cmp	r1, #3
   189e4:	bcc	18a20 <ftello64@plt+0x7158>
   189e8:	b	189ec <ftello64@plt+0x7124>
   189ec:	ldr	r0, [sp, #28]
   189f0:	cmp	r0, #45	; 0x2d
   189f4:	beq	18a20 <ftello64@plt+0x7158>
   189f8:	b	189fc <ftello64@plt+0x7134>
   189fc:	ldr	r0, [sp, #28]
   18a00:	cmp	r0, #47	; 0x2f
   18a04:	beq	18a20 <ftello64@plt+0x7158>
   18a08:	b	18a0c <ftello64@plt+0x7144>
   18a0c:	ldr	r0, [sp, #28]
   18a10:	sub	r1, r0, #60	; 0x3c
   18a14:	cmp	r1, #2
   18a18:	bhi	18b24 <ftello64@plt+0x725c>
   18a1c:	b	18a20 <ftello64@plt+0x7158>
   18a20:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18a24:	tst	r0, #1
   18a28:	beq	18a30 <ftello64@plt+0x7168>
   18a2c:	b	197a4 <ftello64@plt+0x7edc>
   18a30:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18a34:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18a38:	add	r1, r1, #2
   18a3c:	add	r0, r0, r1
   18a40:	ldrb	r0, [r0]
   18a44:	strb	r0, [fp, #-63]	; 0xffffffc1
   18a48:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18a4c:	add	r0, r0, #2
   18a50:	str	r0, [fp, #-40]	; 0xffffffd8
   18a54:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18a58:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18a5c:	cmp	r0, r1
   18a60:	bcs	18a78 <ftello64@plt+0x71b0>
   18a64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a68:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18a6c:	add	r0, r0, r1
   18a70:	movw	r1, #63	; 0x3f
   18a74:	strb	r1, [r0]
   18a78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18a7c:	add	r0, r0, #1
   18a80:	str	r0, [fp, #-44]	; 0xffffffd4
   18a84:	b	18a88 <ftello64@plt+0x71c0>
   18a88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18a8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18a90:	cmp	r0, r1
   18a94:	bcs	18aac <ftello64@plt+0x71e4>
   18a98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a9c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18aa0:	add	r0, r0, r1
   18aa4:	movw	r1, #34	; 0x22
   18aa8:	strb	r1, [r0]
   18aac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18ab0:	add	r0, r0, #1
   18ab4:	str	r0, [fp, #-44]	; 0xffffffd4
   18ab8:	b	18abc <ftello64@plt+0x71f4>
   18abc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18ac0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18ac4:	cmp	r0, r1
   18ac8:	bcs	18ae0 <ftello64@plt+0x7218>
   18acc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ad0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18ad4:	add	r0, r0, r1
   18ad8:	movw	r1, #34	; 0x22
   18adc:	strb	r1, [r0]
   18ae0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18ae4:	add	r0, r0, #1
   18ae8:	str	r0, [fp, #-44]	; 0xffffffd4
   18aec:	b	18af0 <ftello64@plt+0x7228>
   18af0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18af4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18af8:	cmp	r0, r1
   18afc:	bcs	18b14 <ftello64@plt+0x724c>
   18b00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b04:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18b08:	add	r0, r0, r1
   18b0c:	movw	r1, #63	; 0x3f
   18b10:	strb	r1, [r0]
   18b14:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18b18:	add	r0, r0, #1
   18b1c:	str	r0, [fp, #-44]	; 0xffffffd4
   18b20:	b	18b28 <ftello64@plt+0x7260>
   18b24:	b	18b28 <ftello64@plt+0x7260>
   18b28:	b	18b2c <ftello64@plt+0x7264>
   18b2c:	b	18b34 <ftello64@plt+0x726c>
   18b30:	b	18b34 <ftello64@plt+0x726c>
   18b34:	b	193b0 <ftello64@plt+0x7ae8>
   18b38:	movw	r0, #97	; 0x61
   18b3c:	strb	r0, [fp, #-64]	; 0xffffffc0
   18b40:	b	18c00 <ftello64@plt+0x7338>
   18b44:	movw	r0, #98	; 0x62
   18b48:	strb	r0, [fp, #-64]	; 0xffffffc0
   18b4c:	b	18c00 <ftello64@plt+0x7338>
   18b50:	movw	r0, #102	; 0x66
   18b54:	strb	r0, [fp, #-64]	; 0xffffffc0
   18b58:	b	18c00 <ftello64@plt+0x7338>
   18b5c:	movw	r0, #110	; 0x6e
   18b60:	strb	r0, [fp, #-64]	; 0xffffffc0
   18b64:	b	18be0 <ftello64@plt+0x7318>
   18b68:	movw	r0, #114	; 0x72
   18b6c:	strb	r0, [fp, #-64]	; 0xffffffc0
   18b70:	b	18be0 <ftello64@plt+0x7318>
   18b74:	movw	r0, #116	; 0x74
   18b78:	strb	r0, [fp, #-64]	; 0xffffffc0
   18b7c:	b	18be0 <ftello64@plt+0x7318>
   18b80:	movw	r0, #118	; 0x76
   18b84:	strb	r0, [fp, #-64]	; 0xffffffc0
   18b88:	b	18c00 <ftello64@plt+0x7338>
   18b8c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   18b90:	strb	r0, [fp, #-64]	; 0xffffffc0
   18b94:	ldr	r0, [fp, #8]
   18b98:	cmp	r0, #2
   18b9c:	bne	18bb4 <ftello64@plt+0x72ec>
   18ba0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18ba4:	tst	r0, #1
   18ba8:	beq	18bb0 <ftello64@plt+0x72e8>
   18bac:	b	197a4 <ftello64@plt+0x7edc>
   18bb0:	b	19538 <ftello64@plt+0x7c70>
   18bb4:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   18bb8:	tst	r0, #1
   18bbc:	beq	18bdc <ftello64@plt+0x7314>
   18bc0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18bc4:	tst	r0, #1
   18bc8:	beq	18bdc <ftello64@plt+0x7314>
   18bcc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18bd0:	cmp	r0, #0
   18bd4:	beq	18bdc <ftello64@plt+0x7314>
   18bd8:	b	19538 <ftello64@plt+0x7c70>
   18bdc:	b	18be0 <ftello64@plt+0x7318>
   18be0:	ldr	r0, [fp, #8]
   18be4:	cmp	r0, #2
   18be8:	bne	18bfc <ftello64@plt+0x7334>
   18bec:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18bf0:	tst	r0, #1
   18bf4:	beq	18bfc <ftello64@plt+0x7334>
   18bf8:	b	197a4 <ftello64@plt+0x7edc>
   18bfc:	b	18c00 <ftello64@plt+0x7338>
   18c00:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   18c04:	tst	r0, #1
   18c08:	beq	18c18 <ftello64@plt+0x7350>
   18c0c:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   18c10:	strb	r0, [fp, #-63]	; 0xffffffc1
   18c14:	b	19424 <ftello64@plt+0x7b5c>
   18c18:	b	193b0 <ftello64@plt+0x7ae8>
   18c1c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18c20:	cmn	r0, #1
   18c24:	bne	18c3c <ftello64@plt+0x7374>
   18c28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18c2c:	ldrb	r0, [r0, #1]
   18c30:	cmp	r0, #0
   18c34:	beq	18c4c <ftello64@plt+0x7384>
   18c38:	b	18c48 <ftello64@plt+0x7380>
   18c3c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18c40:	cmp	r0, #1
   18c44:	beq	18c4c <ftello64@plt+0x7384>
   18c48:	b	193b0 <ftello64@plt+0x7ae8>
   18c4c:	b	18c50 <ftello64@plt+0x7388>
   18c50:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18c54:	cmp	r0, #0
   18c58:	beq	18c60 <ftello64@plt+0x7398>
   18c5c:	b	193b0 <ftello64@plt+0x7ae8>
   18c60:	b	18c64 <ftello64@plt+0x739c>
   18c64:	movw	r0, #1
   18c68:	strb	r0, [fp, #-67]	; 0xffffffbd
   18c6c:	ldr	r0, [fp, #8]
   18c70:	cmp	r0, #2
   18c74:	bne	18c88 <ftello64@plt+0x73c0>
   18c78:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18c7c:	tst	r0, #1
   18c80:	beq	18c88 <ftello64@plt+0x73c0>
   18c84:	b	197a4 <ftello64@plt+0x7edc>
   18c88:	b	193b0 <ftello64@plt+0x7ae8>
   18c8c:	movw	r0, #1
   18c90:	strb	r0, [fp, #-61]	; 0xffffffc3
   18c94:	strb	r0, [fp, #-67]	; 0xffffffbd
   18c98:	ldr	r0, [fp, #8]
   18c9c:	cmp	r0, #2
   18ca0:	bne	18d80 <ftello64@plt+0x74b8>
   18ca4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18ca8:	tst	r0, #1
   18cac:	beq	18cb4 <ftello64@plt+0x73ec>
   18cb0:	b	197a4 <ftello64@plt+0x7edc>
   18cb4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18cb8:	cmp	r0, #0
   18cbc:	beq	18cdc <ftello64@plt+0x7414>
   18cc0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   18cc4:	cmp	r0, #0
   18cc8:	bne	18cdc <ftello64@plt+0x7414>
   18ccc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   18cd0:	str	r0, [fp, #-48]	; 0xffffffd0
   18cd4:	movw	r0, #0
   18cd8:	str	r0, [fp, #-28]	; 0xffffffe4
   18cdc:	b	18ce0 <ftello64@plt+0x7418>
   18ce0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18ce4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18ce8:	cmp	r0, r1
   18cec:	bcs	18d04 <ftello64@plt+0x743c>
   18cf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18cf4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18cf8:	add	r0, r0, r1
   18cfc:	movw	r1, #39	; 0x27
   18d00:	strb	r1, [r0]
   18d04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18d08:	add	r0, r0, #1
   18d0c:	str	r0, [fp, #-44]	; 0xffffffd4
   18d10:	b	18d14 <ftello64@plt+0x744c>
   18d14:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18d18:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18d1c:	cmp	r0, r1
   18d20:	bcs	18d38 <ftello64@plt+0x7470>
   18d24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d28:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18d2c:	add	r0, r0, r1
   18d30:	movw	r1, #92	; 0x5c
   18d34:	strb	r1, [r0]
   18d38:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18d3c:	add	r0, r0, #1
   18d40:	str	r0, [fp, #-44]	; 0xffffffd4
   18d44:	b	18d48 <ftello64@plt+0x7480>
   18d48:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18d4c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18d50:	cmp	r0, r1
   18d54:	bcs	18d6c <ftello64@plt+0x74a4>
   18d58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d5c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18d60:	add	r0, r0, r1
   18d64:	movw	r1, #39	; 0x27
   18d68:	strb	r1, [r0]
   18d6c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18d70:	add	r0, r0, #1
   18d74:	str	r0, [fp, #-44]	; 0xffffffd4
   18d78:	movw	r0, #0
   18d7c:	strb	r0, [fp, #-60]	; 0xffffffc4
   18d80:	b	193b0 <ftello64@plt+0x7ae8>
   18d84:	movw	r0, #1
   18d88:	strb	r0, [fp, #-67]	; 0xffffffbd
   18d8c:	b	193b0 <ftello64@plt+0x7ae8>
   18d90:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   18d94:	tst	r0, #1
   18d98:	beq	18dd8 <ftello64@plt+0x7510>
   18d9c:	mov	r0, #1
   18da0:	str	r0, [fp, #-72]	; 0xffffffb8
   18da4:	bl	1170c <__ctype_b_loc@plt>
   18da8:	ldr	r0, [r0]
   18dac:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   18db0:	mov	r2, r1
   18db4:	add	r0, r0, r1, lsl #1
   18db8:	ldrh	r0, [r0]
   18dbc:	and	r0, r0, #16384	; 0x4000
   18dc0:	cmp	r0, #0
   18dc4:	movw	r0, #0
   18dc8:	movne	r0, #1
   18dcc:	and	r0, r0, #1
   18dd0:	strb	r0, [fp, #-73]	; 0xffffffb7
   18dd4:	b	19064 <ftello64@plt+0x779c>
   18dd8:	sub	r0, fp, #84	; 0x54
   18ddc:	movw	r1, #0
   18de0:	and	r1, r1, #255	; 0xff
   18de4:	movw	r2, #8
   18de8:	bl	11790 <memset@plt>
   18dec:	movw	r0, #0
   18df0:	str	r0, [fp, #-72]	; 0xffffffb8
   18df4:	movw	r0, #1
   18df8:	strb	r0, [fp, #-73]	; 0xffffffb7
   18dfc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18e00:	cmn	r0, #1
   18e04:	bne	18e14 <ftello64@plt+0x754c>
   18e08:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18e0c:	bl	1173c <strlen@plt>
   18e10:	str	r0, [fp, #-36]	; 0xffffffdc
   18e14:	b	18e18 <ftello64@plt+0x7550>
   18e18:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18e1c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18e20:	ldr	r2, [fp, #-72]	; 0xffffffb8
   18e24:	add	r1, r1, r2
   18e28:	add	r1, r0, r1
   18e2c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18e30:	ldr	r2, [fp, #-40]	; 0xffffffd8
   18e34:	ldr	r3, [fp, #-72]	; 0xffffffb8
   18e38:	add	r2, r2, r3
   18e3c:	sub	r2, r0, r2
   18e40:	add	r0, sp, #88	; 0x58
   18e44:	sub	r3, fp, #84	; 0x54
   18e48:	bl	3a2b0 <ftello64@plt+0x289e8>
   18e4c:	str	r0, [sp, #84]	; 0x54
   18e50:	ldr	r0, [sp, #84]	; 0x54
   18e54:	cmp	r0, #0
   18e58:	bne	18e60 <ftello64@plt+0x7598>
   18e5c:	b	19060 <ftello64@plt+0x7798>
   18e60:	ldr	r0, [sp, #84]	; 0x54
   18e64:	cmn	r0, #1
   18e68:	bne	18e78 <ftello64@plt+0x75b0>
   18e6c:	movw	r0, #0
   18e70:	strb	r0, [fp, #-73]	; 0xffffffb7
   18e74:	b	19060 <ftello64@plt+0x7798>
   18e78:	ldr	r0, [sp, #84]	; 0x54
   18e7c:	cmn	r0, #2
   18e80:	bne	18ef4 <ftello64@plt+0x762c>
   18e84:	movw	r0, #0
   18e88:	strb	r0, [fp, #-73]	; 0xffffffb7
   18e8c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   18e90:	ldr	r1, [fp, #-72]	; 0xffffffb8
   18e94:	add	r0, r0, r1
   18e98:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18e9c:	cmp	r0, r1
   18ea0:	movw	r0, #0
   18ea4:	str	r0, [sp, #24]
   18ea8:	bcs	18ed4 <ftello64@plt+0x760c>
   18eac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18eb0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18eb4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   18eb8:	add	r1, r1, r2
   18ebc:	add	r0, r0, r1
   18ec0:	ldrb	r0, [r0]
   18ec4:	cmp	r0, #0
   18ec8:	movw	r0, #0
   18ecc:	movne	r0, #1
   18ed0:	str	r0, [sp, #24]
   18ed4:	ldr	r0, [sp, #24]
   18ed8:	tst	r0, #1
   18edc:	beq	18ef0 <ftello64@plt+0x7628>
   18ee0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   18ee4:	add	r0, r0, #1
   18ee8:	str	r0, [fp, #-72]	; 0xffffffb8
   18eec:	b	18e8c <ftello64@plt+0x75c4>
   18ef0:	b	19060 <ftello64@plt+0x7798>
   18ef4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   18ef8:	tst	r0, #1
   18efc:	beq	19008 <ftello64@plt+0x7740>
   18f00:	ldr	r0, [fp, #8]
   18f04:	cmp	r0, #2
   18f08:	bne	19008 <ftello64@plt+0x7740>
   18f0c:	movw	r0, #1
   18f10:	str	r0, [sp, #80]	; 0x50
   18f14:	ldr	r0, [sp, #80]	; 0x50
   18f18:	ldr	r1, [sp, #84]	; 0x54
   18f1c:	cmp	r0, r1
   18f20:	bcs	19004 <ftello64@plt+0x773c>
   18f24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18f28:	ldr	r1, [fp, #-40]	; 0xffffffd8
   18f2c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   18f30:	add	r1, r1, r2
   18f34:	ldr	r2, [sp, #80]	; 0x50
   18f38:	add	r1, r1, r2
   18f3c:	ldrb	r0, [r0, r1]
   18f40:	sub	r0, r0, #91	; 0x5b
   18f44:	cmp	r0, #33	; 0x21
   18f48:	str	r0, [sp, #20]
   18f4c:	bhi	18fec <ftello64@plt+0x7724>
   18f50:	add	r0, pc, #8
   18f54:	ldr	r1, [sp, #20]
   18f58:	ldr	r0, [r0, r1, lsl #2]
   18f5c:	mov	pc, r0
   18f60:	andeq	r8, r1, r8, ror #31
   18f64:	andeq	r8, r1, r8, ror #31
   18f68:	andeq	r8, r1, ip, ror #31
   18f6c:	andeq	r8, r1, r8, ror #31
   18f70:	andeq	r8, r1, ip, ror #31
   18f74:	andeq	r8, r1, r8, ror #31
   18f78:	andeq	r8, r1, ip, ror #31
   18f7c:	andeq	r8, r1, ip, ror #31
   18f80:	andeq	r8, r1, ip, ror #31
   18f84:	andeq	r8, r1, ip, ror #31
   18f88:	andeq	r8, r1, ip, ror #31
   18f8c:	andeq	r8, r1, ip, ror #31
   18f90:	andeq	r8, r1, ip, ror #31
   18f94:	andeq	r8, r1, ip, ror #31
   18f98:	andeq	r8, r1, ip, ror #31
   18f9c:	andeq	r8, r1, ip, ror #31
   18fa0:	andeq	r8, r1, ip, ror #31
   18fa4:	andeq	r8, r1, ip, ror #31
   18fa8:	andeq	r8, r1, ip, ror #31
   18fac:	andeq	r8, r1, ip, ror #31
   18fb0:	andeq	r8, r1, ip, ror #31
   18fb4:	andeq	r8, r1, ip, ror #31
   18fb8:	andeq	r8, r1, ip, ror #31
   18fbc:	andeq	r8, r1, ip, ror #31
   18fc0:	andeq	r8, r1, ip, ror #31
   18fc4:	andeq	r8, r1, ip, ror #31
   18fc8:	andeq	r8, r1, ip, ror #31
   18fcc:	andeq	r8, r1, ip, ror #31
   18fd0:	andeq	r8, r1, ip, ror #31
   18fd4:	andeq	r8, r1, ip, ror #31
   18fd8:	andeq	r8, r1, ip, ror #31
   18fdc:	andeq	r8, r1, ip, ror #31
   18fe0:	andeq	r8, r1, ip, ror #31
   18fe4:	andeq	r8, r1, r8, ror #31
   18fe8:	b	197a4 <ftello64@plt+0x7edc>
   18fec:	b	18ff0 <ftello64@plt+0x7728>
   18ff0:	b	18ff4 <ftello64@plt+0x772c>
   18ff4:	ldr	r0, [sp, #80]	; 0x50
   18ff8:	add	r0, r0, #1
   18ffc:	str	r0, [sp, #80]	; 0x50
   19000:	b	18f14 <ftello64@plt+0x764c>
   19004:	b	19008 <ftello64@plt+0x7740>
   19008:	ldr	r0, [sp, #88]	; 0x58
   1900c:	bl	11640 <iswprint@plt>
   19010:	cmp	r0, #0
   19014:	bne	19020 <ftello64@plt+0x7758>
   19018:	movw	r0, #0
   1901c:	strb	r0, [fp, #-73]	; 0xffffffb7
   19020:	ldr	r0, [sp, #84]	; 0x54
   19024:	ldr	r1, [fp, #-72]	; 0xffffffb8
   19028:	add	r0, r1, r0
   1902c:	str	r0, [fp, #-72]	; 0xffffffb8
   19030:	b	19034 <ftello64@plt+0x776c>
   19034:	b	19038 <ftello64@plt+0x7770>
   19038:	b	1903c <ftello64@plt+0x7774>
   1903c:	sub	r0, fp, #84	; 0x54
   19040:	bl	115e0 <mbsinit@plt>
   19044:	cmp	r0, #0
   19048:	movw	r0, #0
   1904c:	movne	r0, #1
   19050:	mvn	r1, #0
   19054:	eor	r0, r0, r1
   19058:	tst	r0, #1
   1905c:	bne	18e18 <ftello64@plt+0x7550>
   19060:	b	19064 <ftello64@plt+0x779c>
   19064:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   19068:	and	r0, r0, #1
   1906c:	strb	r0, [fp, #-67]	; 0xffffffbd
   19070:	ldr	r0, [fp, #-72]	; 0xffffffb8
   19074:	movw	r1, #1
   19078:	cmp	r1, r0
   1907c:	bcc	19098 <ftello64@plt+0x77d0>
   19080:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   19084:	tst	r0, #1
   19088:	beq	193ac <ftello64@plt+0x7ae4>
   1908c:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   19090:	tst	r0, #1
   19094:	bne	193ac <ftello64@plt+0x7ae4>
   19098:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1909c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   190a0:	add	r0, r0, r1
   190a4:	str	r0, [sp, #76]	; 0x4c
   190a8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   190ac:	tst	r0, #1
   190b0:	beq	19260 <ftello64@plt+0x7998>
   190b4:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   190b8:	tst	r0, #1
   190bc:	bne	19260 <ftello64@plt+0x7998>
   190c0:	b	190c4 <ftello64@plt+0x77fc>
   190c4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   190c8:	tst	r0, #1
   190cc:	beq	190d4 <ftello64@plt+0x780c>
   190d0:	b	197a4 <ftello64@plt+0x7edc>
   190d4:	movw	r0, #1
   190d8:	strb	r0, [fp, #-66]	; 0xffffffbe
   190dc:	ldr	r0, [fp, #8]
   190e0:	cmp	r0, #2
   190e4:	bne	19198 <ftello64@plt+0x78d0>
   190e8:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   190ec:	tst	r0, #1
   190f0:	bne	19198 <ftello64@plt+0x78d0>
   190f4:	b	190f8 <ftello64@plt+0x7830>
   190f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   190fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19100:	cmp	r0, r1
   19104:	bcs	1911c <ftello64@plt+0x7854>
   19108:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1910c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19110:	add	r0, r0, r1
   19114:	movw	r1, #39	; 0x27
   19118:	strb	r1, [r0]
   1911c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19120:	add	r0, r0, #1
   19124:	str	r0, [fp, #-44]	; 0xffffffd4
   19128:	b	1912c <ftello64@plt+0x7864>
   1912c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19130:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19134:	cmp	r0, r1
   19138:	bcs	19150 <ftello64@plt+0x7888>
   1913c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19140:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19144:	add	r0, r0, r1
   19148:	movw	r1, #36	; 0x24
   1914c:	strb	r1, [r0]
   19150:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19154:	add	r0, r0, #1
   19158:	str	r0, [fp, #-44]	; 0xffffffd4
   1915c:	b	19160 <ftello64@plt+0x7898>
   19160:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19164:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19168:	cmp	r0, r1
   1916c:	bcs	19184 <ftello64@plt+0x78bc>
   19170:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19174:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19178:	add	r0, r0, r1
   1917c:	movw	r1, #39	; 0x27
   19180:	strb	r1, [r0]
   19184:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19188:	add	r0, r0, #1
   1918c:	str	r0, [fp, #-44]	; 0xffffffd4
   19190:	movw	r0, #1
   19194:	strb	r0, [fp, #-60]	; 0xffffffc4
   19198:	b	1919c <ftello64@plt+0x78d4>
   1919c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   191a0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   191a4:	cmp	r0, r1
   191a8:	bcs	191c0 <ftello64@plt+0x78f8>
   191ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   191b0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   191b4:	add	r0, r0, r1
   191b8:	movw	r1, #92	; 0x5c
   191bc:	strb	r1, [r0]
   191c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   191c4:	add	r0, r0, #1
   191c8:	str	r0, [fp, #-44]	; 0xffffffd4
   191cc:	b	191d0 <ftello64@plt+0x7908>
   191d0:	b	191d4 <ftello64@plt+0x790c>
   191d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   191d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   191dc:	cmp	r0, r1
   191e0:	bcs	19200 <ftello64@plt+0x7938>
   191e4:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   191e8:	asr	r0, r0, #6
   191ec:	add	r0, r0, #48	; 0x30
   191f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   191f4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   191f8:	add	r1, r1, r2
   191fc:	strb	r0, [r1]
   19200:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19204:	add	r0, r0, #1
   19208:	str	r0, [fp, #-44]	; 0xffffffd4
   1920c:	b	19210 <ftello64@plt+0x7948>
   19210:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19214:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19218:	cmp	r0, r1
   1921c:	bcs	19240 <ftello64@plt+0x7978>
   19220:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   19224:	asr	r0, r0, #3
   19228:	and	r0, r0, #7
   1922c:	add	r0, r0, #48	; 0x30
   19230:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19234:	ldr	r2, [fp, #-44]	; 0xffffffd4
   19238:	add	r1, r1, r2
   1923c:	strb	r0, [r1]
   19240:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19244:	add	r0, r0, #1
   19248:	str	r0, [fp, #-44]	; 0xffffffd4
   1924c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   19250:	and	r0, r0, #7
   19254:	add	r0, r0, #48	; 0x30
   19258:	strb	r0, [fp, #-63]	; 0xffffffc1
   1925c:	b	192ac <ftello64@plt+0x79e4>
   19260:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   19264:	tst	r0, #1
   19268:	beq	192a8 <ftello64@plt+0x79e0>
   1926c:	b	19270 <ftello64@plt+0x79a8>
   19270:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19274:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19278:	cmp	r0, r1
   1927c:	bcs	19294 <ftello64@plt+0x79cc>
   19280:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19284:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19288:	add	r0, r0, r1
   1928c:	movw	r1, #92	; 0x5c
   19290:	strb	r1, [r0]
   19294:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19298:	add	r0, r0, #1
   1929c:	str	r0, [fp, #-44]	; 0xffffffd4
   192a0:	movw	r0, #0
   192a4:	strb	r0, [fp, #-65]	; 0xffffffbf
   192a8:	b	192ac <ftello64@plt+0x79e4>
   192ac:	ldr	r0, [sp, #76]	; 0x4c
   192b0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   192b4:	add	r1, r1, #1
   192b8:	cmp	r0, r1
   192bc:	bhi	192c4 <ftello64@plt+0x79fc>
   192c0:	b	193a8 <ftello64@plt+0x7ae0>
   192c4:	b	192c8 <ftello64@plt+0x7a00>
   192c8:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   192cc:	tst	r0, #1
   192d0:	beq	19350 <ftello64@plt+0x7a88>
   192d4:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   192d8:	tst	r0, #1
   192dc:	bne	19350 <ftello64@plt+0x7a88>
   192e0:	b	192e4 <ftello64@plt+0x7a1c>
   192e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   192e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   192ec:	cmp	r0, r1
   192f0:	bcs	19308 <ftello64@plt+0x7a40>
   192f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   192f8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   192fc:	add	r0, r0, r1
   19300:	movw	r1, #39	; 0x27
   19304:	strb	r1, [r0]
   19308:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1930c:	add	r0, r0, #1
   19310:	str	r0, [fp, #-44]	; 0xffffffd4
   19314:	b	19318 <ftello64@plt+0x7a50>
   19318:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1931c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19320:	cmp	r0, r1
   19324:	bcs	1933c <ftello64@plt+0x7a74>
   19328:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1932c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19330:	add	r0, r0, r1
   19334:	movw	r1, #39	; 0x27
   19338:	strb	r1, [r0]
   1933c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19340:	add	r0, r0, #1
   19344:	str	r0, [fp, #-44]	; 0xffffffd4
   19348:	movw	r0, #0
   1934c:	strb	r0, [fp, #-60]	; 0xffffffc4
   19350:	b	19354 <ftello64@plt+0x7a8c>
   19354:	b	19358 <ftello64@plt+0x7a90>
   19358:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1935c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19360:	cmp	r0, r1
   19364:	bcs	1937c <ftello64@plt+0x7ab4>
   19368:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1936c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19370:	ldr	r2, [fp, #-44]	; 0xffffffd4
   19374:	add	r1, r1, r2
   19378:	strb	r0, [r1]
   1937c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19380:	add	r0, r0, #1
   19384:	str	r0, [fp, #-44]	; 0xffffffd4
   19388:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1938c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   19390:	add	r1, r1, #1
   19394:	str	r1, [fp, #-40]	; 0xffffffd8
   19398:	add	r0, r0, r1
   1939c:	ldrb	r0, [r0]
   193a0:	strb	r0, [fp, #-63]	; 0xffffffc1
   193a4:	b	190a8 <ftello64@plt+0x77e0>
   193a8:	b	19538 <ftello64@plt+0x7c70>
   193ac:	b	193b0 <ftello64@plt+0x7ae8>
   193b0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   193b4:	tst	r0, #1
   193b8:	beq	193c8 <ftello64@plt+0x7b00>
   193bc:	ldr	r0, [fp, #8]
   193c0:	cmp	r0, #2
   193c4:	bne	193d4 <ftello64@plt+0x7b0c>
   193c8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   193cc:	tst	r0, #1
   193d0:	beq	19410 <ftello64@plt+0x7b48>
   193d4:	ldr	r0, [fp, #16]
   193d8:	movw	r1, #0
   193dc:	cmp	r0, r1
   193e0:	beq	19410 <ftello64@plt+0x7b48>
   193e4:	ldr	r0, [fp, #16]
   193e8:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   193ec:	lsr	r1, r1, #5
   193f0:	add	r0, r0, r1, lsl #2
   193f4:	ldr	r0, [r0]
   193f8:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   193fc:	and	r1, r1, #31
   19400:	lsr	r0, r0, r1
   19404:	and	r0, r0, #1
   19408:	cmp	r0, #0
   1940c:	bne	19420 <ftello64@plt+0x7b58>
   19410:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   19414:	tst	r0, #1
   19418:	bne	19420 <ftello64@plt+0x7b58>
   1941c:	b	19538 <ftello64@plt+0x7c70>
   19420:	b	19424 <ftello64@plt+0x7b5c>
   19424:	b	19428 <ftello64@plt+0x7b60>
   19428:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1942c:	tst	r0, #1
   19430:	beq	19438 <ftello64@plt+0x7b70>
   19434:	b	197a4 <ftello64@plt+0x7edc>
   19438:	movw	r0, #1
   1943c:	strb	r0, [fp, #-66]	; 0xffffffbe
   19440:	ldr	r0, [fp, #8]
   19444:	cmp	r0, #2
   19448:	bne	194fc <ftello64@plt+0x7c34>
   1944c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   19450:	tst	r0, #1
   19454:	bne	194fc <ftello64@plt+0x7c34>
   19458:	b	1945c <ftello64@plt+0x7b94>
   1945c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19460:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19464:	cmp	r0, r1
   19468:	bcs	19480 <ftello64@plt+0x7bb8>
   1946c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19470:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19474:	add	r0, r0, r1
   19478:	movw	r1, #39	; 0x27
   1947c:	strb	r1, [r0]
   19480:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19484:	add	r0, r0, #1
   19488:	str	r0, [fp, #-44]	; 0xffffffd4
   1948c:	b	19490 <ftello64@plt+0x7bc8>
   19490:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19494:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19498:	cmp	r0, r1
   1949c:	bcs	194b4 <ftello64@plt+0x7bec>
   194a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   194a4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   194a8:	add	r0, r0, r1
   194ac:	movw	r1, #36	; 0x24
   194b0:	strb	r1, [r0]
   194b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   194b8:	add	r0, r0, #1
   194bc:	str	r0, [fp, #-44]	; 0xffffffd4
   194c0:	b	194c4 <ftello64@plt+0x7bfc>
   194c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   194c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   194cc:	cmp	r0, r1
   194d0:	bcs	194e8 <ftello64@plt+0x7c20>
   194d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   194d8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   194dc:	add	r0, r0, r1
   194e0:	movw	r1, #39	; 0x27
   194e4:	strb	r1, [r0]
   194e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   194ec:	add	r0, r0, #1
   194f0:	str	r0, [fp, #-44]	; 0xffffffd4
   194f4:	movw	r0, #1
   194f8:	strb	r0, [fp, #-60]	; 0xffffffc4
   194fc:	b	19500 <ftello64@plt+0x7c38>
   19500:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19504:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19508:	cmp	r0, r1
   1950c:	bcs	19524 <ftello64@plt+0x7c5c>
   19510:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19514:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19518:	add	r0, r0, r1
   1951c:	movw	r1, #92	; 0x5c
   19520:	strb	r1, [r0]
   19524:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19528:	add	r0, r0, #1
   1952c:	str	r0, [fp, #-44]	; 0xffffffd4
   19530:	b	19534 <ftello64@plt+0x7c6c>
   19534:	b	19538 <ftello64@plt+0x7c70>
   19538:	b	1953c <ftello64@plt+0x7c74>
   1953c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   19540:	tst	r0, #1
   19544:	beq	195c4 <ftello64@plt+0x7cfc>
   19548:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   1954c:	tst	r0, #1
   19550:	bne	195c4 <ftello64@plt+0x7cfc>
   19554:	b	19558 <ftello64@plt+0x7c90>
   19558:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1955c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19560:	cmp	r0, r1
   19564:	bcs	1957c <ftello64@plt+0x7cb4>
   19568:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1956c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19570:	add	r0, r0, r1
   19574:	movw	r1, #39	; 0x27
   19578:	strb	r1, [r0]
   1957c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19580:	add	r0, r0, #1
   19584:	str	r0, [fp, #-44]	; 0xffffffd4
   19588:	b	1958c <ftello64@plt+0x7cc4>
   1958c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19590:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19594:	cmp	r0, r1
   19598:	bcs	195b0 <ftello64@plt+0x7ce8>
   1959c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   195a0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   195a4:	add	r0, r0, r1
   195a8:	movw	r1, #39	; 0x27
   195ac:	strb	r1, [r0]
   195b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   195b4:	add	r0, r0, #1
   195b8:	str	r0, [fp, #-44]	; 0xffffffd4
   195bc:	movw	r0, #0
   195c0:	strb	r0, [fp, #-60]	; 0xffffffc4
   195c4:	b	195c8 <ftello64@plt+0x7d00>
   195c8:	b	195cc <ftello64@plt+0x7d04>
   195cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   195d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   195d4:	cmp	r0, r1
   195d8:	bcs	195f0 <ftello64@plt+0x7d28>
   195dc:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   195e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   195e4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   195e8:	add	r1, r1, r2
   195ec:	strb	r0, [r1]
   195f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   195f4:	add	r0, r0, #1
   195f8:	str	r0, [fp, #-44]	; 0xffffffd4
   195fc:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   19600:	tst	r0, #1
   19604:	bne	19610 <ftello64@plt+0x7d48>
   19608:	movw	r0, #0
   1960c:	strb	r0, [fp, #-62]	; 0xffffffc2
   19610:	b	19614 <ftello64@plt+0x7d4c>
   19614:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19618:	add	r0, r0, #1
   1961c:	str	r0, [fp, #-40]	; 0xffffffd8
   19620:	b	183cc <ftello64@plt+0x6b04>
   19624:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19628:	cmp	r0, #0
   1962c:	bne	1964c <ftello64@plt+0x7d84>
   19630:	ldr	r0, [fp, #8]
   19634:	cmp	r0, #2
   19638:	bne	1964c <ftello64@plt+0x7d84>
   1963c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   19640:	tst	r0, #1
   19644:	beq	1964c <ftello64@plt+0x7d84>
   19648:	b	197a4 <ftello64@plt+0x7edc>
   1964c:	ldr	r0, [fp, #8]
   19650:	cmp	r0, #2
   19654:	bne	196f4 <ftello64@plt+0x7e2c>
   19658:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1965c:	tst	r0, #1
   19660:	bne	196f4 <ftello64@plt+0x7e2c>
   19664:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   19668:	tst	r0, #1
   1966c:	beq	196f4 <ftello64@plt+0x7e2c>
   19670:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   19674:	tst	r0, #1
   19678:	beq	196c0 <ftello64@plt+0x7df8>
   1967c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19680:	ldr	r1, [fp, #-48]	; 0xffffffd0
   19684:	ldr	r2, [fp, #-32]	; 0xffffffe0
   19688:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1968c:	ldr	ip, [fp, #12]
   19690:	ldr	lr, [fp, #16]
   19694:	ldr	r4, [fp, #20]
   19698:	ldr	r5, [fp, #24]
   1969c:	movw	r6, #5
   196a0:	str	r6, [sp]
   196a4:	str	ip, [sp, #4]
   196a8:	str	lr, [sp, #8]
   196ac:	str	r4, [sp, #12]
   196b0:	str	r5, [sp, #16]
   196b4:	bl	180e4 <ftello64@plt+0x681c>
   196b8:	str	r0, [fp, #-20]	; 0xffffffec
   196bc:	b	1980c <ftello64@plt+0x7f44>
   196c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   196c4:	cmp	r0, #0
   196c8:	bne	196ec <ftello64@plt+0x7e24>
   196cc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   196d0:	cmp	r0, #0
   196d4:	beq	196ec <ftello64@plt+0x7e24>
   196d8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   196dc:	str	r0, [fp, #-28]	; 0xffffffe4
   196e0:	movw	r0, #0
   196e4:	str	r0, [fp, #-44]	; 0xffffffd4
   196e8:	b	1818c <ftello64@plt+0x68c4>
   196ec:	b	196f0 <ftello64@plt+0x7e28>
   196f0:	b	196f4 <ftello64@plt+0x7e2c>
   196f4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   196f8:	movw	r1, #0
   196fc:	cmp	r0, r1
   19700:	beq	19774 <ftello64@plt+0x7eac>
   19704:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   19708:	tst	r0, #1
   1970c:	bne	19774 <ftello64@plt+0x7eac>
   19710:	b	19714 <ftello64@plt+0x7e4c>
   19714:	ldr	r0, [fp, #-52]	; 0xffffffcc
   19718:	ldrsb	r0, [r0]
   1971c:	cmp	r0, #0
   19720:	beq	19770 <ftello64@plt+0x7ea8>
   19724:	b	19728 <ftello64@plt+0x7e60>
   19728:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1972c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19730:	cmp	r0, r1
   19734:	bcs	19750 <ftello64@plt+0x7e88>
   19738:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1973c:	ldrb	r0, [r0]
   19740:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19744:	ldr	r2, [fp, #-44]	; 0xffffffd4
   19748:	add	r1, r1, r2
   1974c:	strb	r0, [r1]
   19750:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19754:	add	r0, r0, #1
   19758:	str	r0, [fp, #-44]	; 0xffffffd4
   1975c:	b	19760 <ftello64@plt+0x7e98>
   19760:	ldr	r0, [fp, #-52]	; 0xffffffcc
   19764:	add	r0, r0, #1
   19768:	str	r0, [fp, #-52]	; 0xffffffcc
   1976c:	b	19714 <ftello64@plt+0x7e4c>
   19770:	b	19774 <ftello64@plt+0x7eac>
   19774:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19778:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1977c:	cmp	r0, r1
   19780:	bcs	19798 <ftello64@plt+0x7ed0>
   19784:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19788:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1978c:	add	r0, r0, r1
   19790:	movw	r1, #0
   19794:	strb	r1, [r0]
   19798:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1979c:	str	r0, [fp, #-20]	; 0xffffffec
   197a0:	b	1980c <ftello64@plt+0x7f44>
   197a4:	ldr	r0, [fp, #8]
   197a8:	cmp	r0, #2
   197ac:	bne	197c4 <ftello64@plt+0x7efc>
   197b0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   197b4:	tst	r0, #1
   197b8:	beq	197c4 <ftello64@plt+0x7efc>
   197bc:	movw	r0, #4
   197c0:	str	r0, [fp, #8]
   197c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   197c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   197cc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   197d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   197d4:	ldr	ip, [fp, #8]
   197d8:	ldr	lr, [fp, #12]
   197dc:	mvn	r4, #2
   197e0:	and	lr, lr, r4
   197e4:	ldr	r4, [fp, #20]
   197e8:	ldr	r5, [fp, #24]
   197ec:	str	ip, [sp]
   197f0:	str	lr, [sp, #4]
   197f4:	movw	ip, #0
   197f8:	str	ip, [sp, #8]
   197fc:	str	r4, [sp, #12]
   19800:	str	r5, [sp, #16]
   19804:	bl	180e4 <ftello64@plt+0x681c>
   19808:	str	r0, [fp, #-20]	; 0xffffffec
   1980c:	ldr	r0, [fp, #-20]	; 0xffffffec
   19810:	sub	sp, fp, #16
   19814:	pop	{r4, r5, r6, sl, fp, pc}
   19818:	push	{fp, lr}
   1981c:	mov	fp, sp
   19820:	sub	sp, sp, #16
   19824:	str	r0, [fp, #-4]
   19828:	str	r1, [sp, #8]
   1982c:	str	r2, [sp, #4]
   19830:	ldr	r0, [fp, #-4]
   19834:	ldr	r1, [sp, #8]
   19838:	ldr	r3, [sp, #4]
   1983c:	movw	r2, #0
   19840:	bl	1984c <ftello64@plt+0x7f84>
   19844:	mov	sp, fp
   19848:	pop	{fp, pc}
   1984c:	push	{r4, r5, r6, sl, fp, lr}
   19850:	add	fp, sp, #16
   19854:	sub	sp, sp, #80	; 0x50
   19858:	str	r0, [fp, #-20]	; 0xffffffec
   1985c:	str	r1, [fp, #-24]	; 0xffffffe8
   19860:	str	r2, [fp, #-28]	; 0xffffffe4
   19864:	str	r3, [fp, #-32]	; 0xffffffe0
   19868:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1986c:	movw	r1, #0
   19870:	cmp	r0, r1
   19874:	beq	19884 <ftello64@plt+0x7fbc>
   19878:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1987c:	str	r0, [sp, #40]	; 0x28
   19880:	b	19894 <ftello64@plt+0x7fcc>
   19884:	movw	r0, #2060	; 0x80c
   19888:	movt	r0, #5
   1988c:	str	r0, [sp, #40]	; 0x28
   19890:	b	19894 <ftello64@plt+0x7fcc>
   19894:	ldr	r0, [sp, #40]	; 0x28
   19898:	str	r0, [fp, #-36]	; 0xffffffdc
   1989c:	bl	11760 <__errno_location@plt>
   198a0:	ldr	r0, [r0]
   198a4:	str	r0, [fp, #-40]	; 0xffffffd8
   198a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   198ac:	ldr	r0, [r0, #4]
   198b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   198b4:	movw	r2, #0
   198b8:	cmp	r1, r2
   198bc:	movw	r1, #0
   198c0:	movne	r1, #1
   198c4:	tst	r1, #1
   198c8:	mov	r1, r2
   198cc:	moveq	r1, #1
   198d0:	orr	r0, r0, r1
   198d4:	str	r0, [fp, #-44]	; 0xffffffd4
   198d8:	ldr	r0, [fp, #-20]	; 0xffffffec
   198dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   198e0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   198e4:	ldr	r1, [r1]
   198e8:	ldr	ip, [fp, #-44]	; 0xffffffd4
   198ec:	ldr	lr, [fp, #-36]	; 0xffffffdc
   198f0:	add	lr, lr, #8
   198f4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   198f8:	ldr	r4, [r4, #40]	; 0x28
   198fc:	ldr	r5, [fp, #-36]	; 0xffffffdc
   19900:	ldr	r5, [r5, #44]	; 0x2c
   19904:	str	r0, [sp, #36]	; 0x24
   19908:	mov	r0, r2
   1990c:	str	r1, [sp, #32]
   19910:	mov	r1, r2
   19914:	ldr	r2, [sp, #36]	; 0x24
   19918:	ldr	r6, [sp, #32]
   1991c:	str	r6, [sp]
   19920:	str	ip, [sp, #4]
   19924:	str	lr, [sp, #8]
   19928:	str	r4, [sp, #12]
   1992c:	str	r5, [sp, #16]
   19930:	bl	180e4 <ftello64@plt+0x681c>
   19934:	add	r0, r0, #1
   19938:	str	r0, [sp, #48]	; 0x30
   1993c:	ldr	r0, [sp, #48]	; 0x30
   19940:	bl	33514 <ftello64@plt+0x21c4c>
   19944:	str	r0, [sp, #44]	; 0x2c
   19948:	ldr	r0, [sp, #44]	; 0x2c
   1994c:	ldr	r1, [sp, #48]	; 0x30
   19950:	ldr	r2, [fp, #-20]	; 0xffffffec
   19954:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19958:	ldr	ip, [fp, #-36]	; 0xffffffdc
   1995c:	ldr	ip, [ip]
   19960:	ldr	lr, [fp, #-44]	; 0xffffffd4
   19964:	ldr	r4, [fp, #-36]	; 0xffffffdc
   19968:	add	r4, r4, #8
   1996c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   19970:	ldr	r5, [r5, #40]	; 0x28
   19974:	ldr	r6, [fp, #-36]	; 0xffffffdc
   19978:	ldr	r6, [r6, #44]	; 0x2c
   1997c:	str	ip, [sp]
   19980:	str	lr, [sp, #4]
   19984:	str	r4, [sp, #8]
   19988:	str	r5, [sp, #12]
   1998c:	str	r6, [sp, #16]
   19990:	bl	180e4 <ftello64@plt+0x681c>
   19994:	ldr	r1, [fp, #-40]	; 0xffffffd8
   19998:	str	r0, [sp, #28]
   1999c:	str	r1, [sp, #24]
   199a0:	bl	11760 <__errno_location@plt>
   199a4:	ldr	r1, [sp, #24]
   199a8:	str	r1, [r0]
   199ac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   199b0:	movw	r2, #0
   199b4:	cmp	r0, r2
   199b8:	beq	199cc <ftello64@plt+0x8104>
   199bc:	ldr	r0, [sp, #48]	; 0x30
   199c0:	sub	r0, r0, #1
   199c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   199c8:	str	r0, [r1]
   199cc:	ldr	r0, [sp, #44]	; 0x2c
   199d0:	sub	sp, fp, #16
   199d4:	pop	{r4, r5, r6, sl, fp, pc}
   199d8:	push	{fp, lr}
   199dc:	mov	fp, sp
   199e0:	sub	sp, sp, #8
   199e4:	movw	r0, #400	; 0x190
   199e8:	movt	r0, #5
   199ec:	ldr	r0, [r0]
   199f0:	str	r0, [sp, #4]
   199f4:	movw	r0, #1
   199f8:	str	r0, [sp]
   199fc:	ldr	r0, [sp]
   19a00:	movw	r1, #404	; 0x194
   19a04:	movt	r1, #5
   19a08:	ldr	r1, [r1]
   19a0c:	cmp	r0, r1
   19a10:	bge	19a38 <ftello64@plt+0x8170>
   19a14:	ldr	r0, [sp, #4]
   19a18:	ldr	r1, [sp]
   19a1c:	add	r0, r0, r1, lsl #3
   19a20:	ldr	r0, [r0, #4]
   19a24:	bl	17078 <ftello64@plt+0x57b0>
   19a28:	ldr	r0, [sp]
   19a2c:	add	r0, r0, #1
   19a30:	str	r0, [sp]
   19a34:	b	199fc <ftello64@plt+0x8134>
   19a38:	ldr	r0, [sp, #4]
   19a3c:	ldr	r0, [r0, #4]
   19a40:	movw	r1, #2108	; 0x83c
   19a44:	movt	r1, #5
   19a48:	cmp	r0, r1
   19a4c:	beq	19a78 <ftello64@plt+0x81b0>
   19a50:	ldr	r0, [sp, #4]
   19a54:	ldr	r0, [r0, #4]
   19a58:	bl	17078 <ftello64@plt+0x57b0>
   19a5c:	movw	r0, #256	; 0x100
   19a60:	movw	r1, #408	; 0x198
   19a64:	movt	r1, #5
   19a68:	str	r0, [r1]
   19a6c:	movw	r0, #2108	; 0x83c
   19a70:	movt	r0, #5
   19a74:	str	r0, [r1, #4]
   19a78:	ldr	r0, [sp, #4]
   19a7c:	movw	r1, #408	; 0x198
   19a80:	movt	r1, #5
   19a84:	cmp	r0, r1
   19a88:	beq	19aa8 <ftello64@plt+0x81e0>
   19a8c:	ldr	r0, [sp, #4]
   19a90:	bl	17078 <ftello64@plt+0x57b0>
   19a94:	movw	r0, #400	; 0x190
   19a98:	movt	r0, #5
   19a9c:	movw	r1, #408	; 0x198
   19aa0:	movt	r1, #5
   19aa4:	str	r1, [r0]
   19aa8:	movw	r0, #404	; 0x194
   19aac:	movt	r0, #5
   19ab0:	movw	r1, #1
   19ab4:	str	r1, [r0]
   19ab8:	mov	sp, fp
   19abc:	pop	{fp, pc}
   19ac0:	push	{fp, lr}
   19ac4:	mov	fp, sp
   19ac8:	sub	sp, sp, #8
   19acc:	str	r0, [sp, #4]
   19ad0:	str	r1, [sp]
   19ad4:	ldr	r0, [sp, #4]
   19ad8:	ldr	r1, [sp]
   19adc:	mvn	r2, #0
   19ae0:	movw	r3, #2060	; 0x80c
   19ae4:	movt	r3, #5
   19ae8:	bl	19af4 <ftello64@plt+0x822c>
   19aec:	mov	sp, fp
   19af0:	pop	{fp, pc}
   19af4:	push	{r4, r5, r6, sl, fp, lr}
   19af8:	add	fp, sp, #16
   19afc:	sub	sp, sp, #80	; 0x50
   19b00:	str	r0, [fp, #-20]	; 0xffffffec
   19b04:	str	r1, [fp, #-24]	; 0xffffffe8
   19b08:	str	r2, [fp, #-28]	; 0xffffffe4
   19b0c:	str	r3, [fp, #-32]	; 0xffffffe0
   19b10:	bl	11760 <__errno_location@plt>
   19b14:	ldr	r1, [pc, #672]	; 19dbc <ftello64@plt+0x84f4>
   19b18:	ldr	r0, [r0]
   19b1c:	str	r0, [fp, #-36]	; 0xffffffdc
   19b20:	movw	r0, #400	; 0x190
   19b24:	movt	r0, #5
   19b28:	ldr	r0, [r0]
   19b2c:	str	r0, [fp, #-40]	; 0xffffffd8
   19b30:	str	r1, [fp, #-44]	; 0xffffffd4
   19b34:	ldr	r0, [fp, #-20]	; 0xffffffec
   19b38:	movw	r1, #0
   19b3c:	cmp	r1, r0
   19b40:	bgt	19b54 <ftello64@plt+0x828c>
   19b44:	ldr	r0, [fp, #-20]	; 0xffffffec
   19b48:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19b4c:	cmp	r0, r1
   19b50:	blt	19b58 <ftello64@plt+0x8290>
   19b54:	bl	1188c <abort@plt>
   19b58:	movw	r0, #404	; 0x194
   19b5c:	movt	r0, #5
   19b60:	ldr	r0, [r0]
   19b64:	ldr	r1, [fp, #-20]	; 0xffffffec
   19b68:	cmp	r0, r1
   19b6c:	bgt	19c64 <ftello64@plt+0x839c>
   19b70:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19b74:	movw	r1, #408	; 0x198
   19b78:	movt	r1, #5
   19b7c:	cmp	r0, r1
   19b80:	movw	r0, #0
   19b84:	moveq	r0, #1
   19b88:	and	r0, r0, #1
   19b8c:	strb	r0, [fp, #-45]	; 0xffffffd3
   19b90:	movw	r0, #404	; 0x194
   19b94:	movt	r0, #5
   19b98:	ldr	r0, [r0]
   19b9c:	str	r0, [sp, #44]	; 0x2c
   19ba0:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   19ba4:	tst	r0, #1
   19ba8:	beq	19bb8 <ftello64@plt+0x82f0>
   19bac:	movw	r0, #0
   19bb0:	str	r0, [sp, #24]
   19bb4:	b	19bc0 <ftello64@plt+0x82f8>
   19bb8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19bbc:	str	r0, [sp, #24]
   19bc0:	ldr	r0, [sp, #24]
   19bc4:	ldr	r1, [fp, #-20]	; 0xffffffec
   19bc8:	movw	r2, #404	; 0x194
   19bcc:	movt	r2, #5
   19bd0:	ldr	r2, [r2]
   19bd4:	sub	r1, r1, r2
   19bd8:	add	r2, r1, #1
   19bdc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19be0:	add	r1, sp, #44	; 0x2c
   19be4:	movw	ip, #8
   19be8:	str	ip, [sp]
   19bec:	bl	33750 <ftello64@plt+0x21e88>
   19bf0:	str	r0, [fp, #-40]	; 0xffffffd8
   19bf4:	movw	r1, #400	; 0x190
   19bf8:	movt	r1, #5
   19bfc:	str	r0, [r1]
   19c00:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   19c04:	tst	r0, #1
   19c08:	beq	19c28 <ftello64@plt+0x8360>
   19c0c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19c10:	movw	r1, #408	; 0x198
   19c14:	movt	r1, #5
   19c18:	ldr	r2, [r1]
   19c1c:	str	r2, [r0]
   19c20:	ldr	r1, [r1, #4]
   19c24:	str	r1, [r0, #4]
   19c28:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19c2c:	movw	r1, #404	; 0x194
   19c30:	movt	r1, #5
   19c34:	ldr	r1, [r1]
   19c38:	add	r0, r0, r1, lsl #3
   19c3c:	ldr	r2, [sp, #44]	; 0x2c
   19c40:	sub	r1, r2, r1
   19c44:	lsl	r2, r1, #3
   19c48:	movw	r1, #0
   19c4c:	and	r1, r1, #255	; 0xff
   19c50:	bl	11790 <memset@plt>
   19c54:	ldr	r0, [sp, #44]	; 0x2c
   19c58:	movw	r1, #404	; 0x194
   19c5c:	movt	r1, #5
   19c60:	str	r0, [r1]
   19c64:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19c68:	ldr	r1, [fp, #-20]	; 0xffffffec
   19c6c:	ldr	r0, [r0, r1, lsl #3]
   19c70:	str	r0, [sp, #40]	; 0x28
   19c74:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19c78:	ldr	r1, [fp, #-20]	; 0xffffffec
   19c7c:	add	r0, r0, r1, lsl #3
   19c80:	ldr	r0, [r0, #4]
   19c84:	str	r0, [sp, #36]	; 0x24
   19c88:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19c8c:	ldr	r0, [r0, #4]
   19c90:	orr	r0, r0, #1
   19c94:	str	r0, [sp, #32]
   19c98:	ldr	r0, [sp, #36]	; 0x24
   19c9c:	ldr	r1, [sp, #40]	; 0x28
   19ca0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19ca4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19ca8:	ldr	ip, [fp, #-32]	; 0xffffffe0
   19cac:	ldr	ip, [ip]
   19cb0:	ldr	lr, [sp, #32]
   19cb4:	ldr	r4, [fp, #-32]	; 0xffffffe0
   19cb8:	add	r4, r4, #8
   19cbc:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19cc0:	ldr	r5, [r5, #40]	; 0x28
   19cc4:	ldr	r6, [fp, #-32]	; 0xffffffe0
   19cc8:	ldr	r6, [r6, #44]	; 0x2c
   19ccc:	str	ip, [sp]
   19cd0:	str	lr, [sp, #4]
   19cd4:	str	r4, [sp, #8]
   19cd8:	str	r5, [sp, #12]
   19cdc:	str	r6, [sp, #16]
   19ce0:	bl	180e4 <ftello64@plt+0x681c>
   19ce4:	str	r0, [sp, #28]
   19ce8:	ldr	r0, [sp, #40]	; 0x28
   19cec:	ldr	r1, [sp, #28]
   19cf0:	cmp	r0, r1
   19cf4:	bhi	19d9c <ftello64@plt+0x84d4>
   19cf8:	ldr	r0, [sp, #28]
   19cfc:	add	r0, r0, #1
   19d00:	str	r0, [sp, #40]	; 0x28
   19d04:	ldr	r1, [fp, #-40]	; 0xffffffd8
   19d08:	ldr	r2, [fp, #-20]	; 0xffffffec
   19d0c:	add	r1, r1, r2, lsl #3
   19d10:	str	r0, [r1]
   19d14:	ldr	r0, [sp, #36]	; 0x24
   19d18:	movw	r1, #2108	; 0x83c
   19d1c:	movt	r1, #5
   19d20:	cmp	r0, r1
   19d24:	beq	19d30 <ftello64@plt+0x8468>
   19d28:	ldr	r0, [sp, #36]	; 0x24
   19d2c:	bl	17078 <ftello64@plt+0x57b0>
   19d30:	ldr	r0, [sp, #40]	; 0x28
   19d34:	bl	33514 <ftello64@plt+0x21c4c>
   19d38:	mov	r1, r0
   19d3c:	str	r0, [sp, #36]	; 0x24
   19d40:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19d44:	ldr	r2, [fp, #-20]	; 0xffffffec
   19d48:	add	r0, r0, r2, lsl #3
   19d4c:	str	r1, [r0, #4]
   19d50:	ldr	r0, [sp, #36]	; 0x24
   19d54:	ldr	r1, [sp, #40]	; 0x28
   19d58:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19d5c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19d60:	ldr	ip, [fp, #-32]	; 0xffffffe0
   19d64:	ldr	ip, [ip]
   19d68:	ldr	lr, [sp, #32]
   19d6c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   19d70:	add	r4, r4, #8
   19d74:	ldr	r5, [fp, #-32]	; 0xffffffe0
   19d78:	ldr	r5, [r5, #40]	; 0x28
   19d7c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   19d80:	ldr	r6, [r6, #44]	; 0x2c
   19d84:	str	ip, [sp]
   19d88:	str	lr, [sp, #4]
   19d8c:	str	r4, [sp, #8]
   19d90:	str	r5, [sp, #12]
   19d94:	str	r6, [sp, #16]
   19d98:	bl	180e4 <ftello64@plt+0x681c>
   19d9c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   19da0:	str	r0, [sp, #20]
   19da4:	bl	11760 <__errno_location@plt>
   19da8:	ldr	r1, [sp, #20]
   19dac:	str	r1, [r0]
   19db0:	ldr	r0, [sp, #36]	; 0x24
   19db4:	sub	sp, fp, #16
   19db8:	pop	{r4, r5, r6, sl, fp, pc}
   19dbc:	svcvc	0x00ffffff
   19dc0:	push	{fp, lr}
   19dc4:	mov	fp, sp
   19dc8:	sub	sp, sp, #16
   19dcc:	str	r0, [fp, #-4]
   19dd0:	str	r1, [sp, #8]
   19dd4:	str	r2, [sp, #4]
   19dd8:	ldr	r0, [fp, #-4]
   19ddc:	ldr	r1, [sp, #8]
   19de0:	ldr	r2, [sp, #4]
   19de4:	movw	r3, #2060	; 0x80c
   19de8:	movt	r3, #5
   19dec:	bl	19af4 <ftello64@plt+0x822c>
   19df0:	mov	sp, fp
   19df4:	pop	{fp, pc}
   19df8:	push	{fp, lr}
   19dfc:	mov	fp, sp
   19e00:	sub	sp, sp, #8
   19e04:	str	r0, [sp, #4]
   19e08:	ldr	r1, [sp, #4]
   19e0c:	movw	r0, #0
   19e10:	bl	19ac0 <ftello64@plt+0x81f8>
   19e14:	mov	sp, fp
   19e18:	pop	{fp, pc}
   19e1c:	push	{fp, lr}
   19e20:	mov	fp, sp
   19e24:	sub	sp, sp, #8
   19e28:	str	r0, [sp, #4]
   19e2c:	str	r1, [sp]
   19e30:	ldr	r1, [sp, #4]
   19e34:	ldr	r2, [sp]
   19e38:	movw	r0, #0
   19e3c:	bl	19dc0 <ftello64@plt+0x84f8>
   19e40:	mov	sp, fp
   19e44:	pop	{fp, pc}
   19e48:	push	{fp, lr}
   19e4c:	mov	fp, sp
   19e50:	sub	sp, sp, #64	; 0x40
   19e54:	str	r0, [fp, #-4]
   19e58:	str	r1, [fp, #-8]
   19e5c:	str	r2, [fp, #-12]
   19e60:	ldr	r1, [fp, #-8]
   19e64:	add	r0, sp, #4
   19e68:	bl	19e88 <ftello64@plt+0x85c0>
   19e6c:	ldr	r0, [fp, #-4]
   19e70:	ldr	r1, [fp, #-12]
   19e74:	mvn	r2, #0
   19e78:	add	r3, sp, #4
   19e7c:	bl	19af4 <ftello64@plt+0x822c>
   19e80:	mov	sp, fp
   19e84:	pop	{fp, pc}
   19e88:	push	{fp, lr}
   19e8c:	mov	fp, sp
   19e90:	sub	sp, sp, #8
   19e94:	str	r1, [sp, #4]
   19e98:	mov	r1, r0
   19e9c:	str	r0, [sp]
   19ea0:	mov	r0, r1
   19ea4:	movw	r1, #0
   19ea8:	and	r1, r1, #255	; 0xff
   19eac:	movw	r2, #48	; 0x30
   19eb0:	bl	11790 <memset@plt>
   19eb4:	ldr	r0, [sp, #4]
   19eb8:	cmp	r0, #10
   19ebc:	bne	19ec4 <ftello64@plt+0x85fc>
   19ec0:	bl	1188c <abort@plt>
   19ec4:	ldr	r0, [sp, #4]
   19ec8:	ldr	r1, [sp]
   19ecc:	str	r0, [r1]
   19ed0:	mov	sp, fp
   19ed4:	pop	{fp, pc}
   19ed8:	push	{fp, lr}
   19edc:	mov	fp, sp
   19ee0:	sub	sp, sp, #64	; 0x40
   19ee4:	str	r0, [fp, #-4]
   19ee8:	str	r1, [fp, #-8]
   19eec:	str	r2, [fp, #-12]
   19ef0:	str	r3, [fp, #-16]
   19ef4:	ldr	r1, [fp, #-8]
   19ef8:	mov	r0, sp
   19efc:	bl	19e88 <ftello64@plt+0x85c0>
   19f00:	ldr	r0, [fp, #-4]
   19f04:	ldr	r1, [fp, #-12]
   19f08:	ldr	r2, [fp, #-16]
   19f0c:	mov	r3, sp
   19f10:	bl	19af4 <ftello64@plt+0x822c>
   19f14:	mov	sp, fp
   19f18:	pop	{fp, pc}
   19f1c:	push	{fp, lr}
   19f20:	mov	fp, sp
   19f24:	sub	sp, sp, #8
   19f28:	str	r0, [sp, #4]
   19f2c:	str	r1, [sp]
   19f30:	ldr	r1, [sp, #4]
   19f34:	ldr	r2, [sp]
   19f38:	movw	r0, #0
   19f3c:	bl	19e48 <ftello64@plt+0x8580>
   19f40:	mov	sp, fp
   19f44:	pop	{fp, pc}
   19f48:	push	{fp, lr}
   19f4c:	mov	fp, sp
   19f50:	sub	sp, sp, #16
   19f54:	str	r0, [fp, #-4]
   19f58:	str	r1, [sp, #8]
   19f5c:	str	r2, [sp, #4]
   19f60:	ldr	r1, [fp, #-4]
   19f64:	ldr	r2, [sp, #8]
   19f68:	ldr	r3, [sp, #4]
   19f6c:	movw	r0, #0
   19f70:	bl	19ed8 <ftello64@plt+0x8610>
   19f74:	mov	sp, fp
   19f78:	pop	{fp, pc}
   19f7c:	push	{fp, lr}
   19f80:	mov	fp, sp
   19f84:	sub	sp, sp, #72	; 0x48
   19f88:	movw	r3, #2060	; 0x80c
   19f8c:	movt	r3, #5
   19f90:	str	r0, [fp, #-4]
   19f94:	str	r1, [fp, #-8]
   19f98:	strb	r2, [fp, #-9]
   19f9c:	add	r0, sp, #12
   19fa0:	mov	r1, r0
   19fa4:	str	r0, [sp, #8]
   19fa8:	mov	r0, r1
   19fac:	mov	r1, r3
   19fb0:	movw	r2, #48	; 0x30
   19fb4:	bl	115b0 <memcpy@plt>
   19fb8:	ldr	r0, [sp, #8]
   19fbc:	ldrb	r1, [fp, #-9]
   19fc0:	movw	r2, #1
   19fc4:	bl	17e8c <ftello64@plt+0x65c4>
   19fc8:	ldr	r1, [fp, #-4]
   19fcc:	ldr	r2, [fp, #-8]
   19fd0:	movw	r3, #0
   19fd4:	str	r0, [sp, #4]
   19fd8:	mov	r0, r3
   19fdc:	add	r3, sp, #12
   19fe0:	bl	19af4 <ftello64@plt+0x822c>
   19fe4:	mov	sp, fp
   19fe8:	pop	{fp, pc}
   19fec:	push	{fp, lr}
   19ff0:	mov	fp, sp
   19ff4:	sub	sp, sp, #8
   19ff8:	str	r0, [sp, #4]
   19ffc:	strb	r1, [sp, #3]
   1a000:	ldr	r0, [sp, #4]
   1a004:	mvn	r1, #0
   1a008:	ldrb	r2, [sp, #3]
   1a00c:	bl	19f7c <ftello64@plt+0x86b4>
   1a010:	mov	sp, fp
   1a014:	pop	{fp, pc}
   1a018:	push	{fp, lr}
   1a01c:	mov	fp, sp
   1a020:	sub	sp, sp, #8
   1a024:	str	r0, [sp, #4]
   1a028:	ldr	r0, [sp, #4]
   1a02c:	movw	r1, #58	; 0x3a
   1a030:	and	r1, r1, #255	; 0xff
   1a034:	bl	19fec <ftello64@plt+0x8724>
   1a038:	mov	sp, fp
   1a03c:	pop	{fp, pc}
   1a040:	push	{fp, lr}
   1a044:	mov	fp, sp
   1a048:	sub	sp, sp, #8
   1a04c:	str	r0, [sp, #4]
   1a050:	str	r1, [sp]
   1a054:	ldr	r0, [sp, #4]
   1a058:	ldr	r1, [sp]
   1a05c:	movw	r2, #58	; 0x3a
   1a060:	and	r2, r2, #255	; 0xff
   1a064:	bl	19f7c <ftello64@plt+0x86b4>
   1a068:	mov	sp, fp
   1a06c:	pop	{fp, pc}
   1a070:	push	{fp, lr}
   1a074:	mov	fp, sp
   1a078:	sub	sp, sp, #120	; 0x78
   1a07c:	str	r0, [fp, #-4]
   1a080:	str	r1, [fp, #-8]
   1a084:	str	r2, [fp, #-12]
   1a088:	ldr	r1, [fp, #-8]
   1a08c:	add	r0, sp, #12
   1a090:	bl	19e88 <ftello64@plt+0x85c0>
   1a094:	add	r0, sp, #60	; 0x3c
   1a098:	mov	r1, r0
   1a09c:	add	r2, sp, #12
   1a0a0:	str	r0, [sp, #8]
   1a0a4:	mov	r0, r1
   1a0a8:	mov	r1, r2
   1a0ac:	movw	r2, #48	; 0x30
   1a0b0:	bl	115b0 <memcpy@plt>
   1a0b4:	ldr	r0, [sp, #8]
   1a0b8:	movw	r1, #58	; 0x3a
   1a0bc:	and	r1, r1, #255	; 0xff
   1a0c0:	movw	r2, #1
   1a0c4:	bl	17e8c <ftello64@plt+0x65c4>
   1a0c8:	ldr	r1, [fp, #-4]
   1a0cc:	ldr	r2, [fp, #-12]
   1a0d0:	str	r0, [sp, #4]
   1a0d4:	mov	r0, r1
   1a0d8:	mov	r1, r2
   1a0dc:	mvn	r2, #0
   1a0e0:	add	r3, sp, #60	; 0x3c
   1a0e4:	bl	19af4 <ftello64@plt+0x822c>
   1a0e8:	mov	sp, fp
   1a0ec:	pop	{fp, pc}
   1a0f0:	push	{fp, lr}
   1a0f4:	mov	fp, sp
   1a0f8:	sub	sp, sp, #24
   1a0fc:	str	r0, [fp, #-4]
   1a100:	str	r1, [fp, #-8]
   1a104:	str	r2, [sp, #12]
   1a108:	str	r3, [sp, #8]
   1a10c:	ldr	r0, [fp, #-4]
   1a110:	ldr	r1, [fp, #-8]
   1a114:	ldr	r2, [sp, #12]
   1a118:	ldr	r3, [sp, #8]
   1a11c:	mvn	ip, #0
   1a120:	str	ip, [sp]
   1a124:	bl	1a130 <ftello64@plt+0x8868>
   1a128:	mov	sp, fp
   1a12c:	pop	{fp, pc}
   1a130:	push	{fp, lr}
   1a134:	mov	fp, sp
   1a138:	sub	sp, sp, #72	; 0x48
   1a13c:	ldr	ip, [fp, #8]
   1a140:	movw	lr, #2060	; 0x80c
   1a144:	movt	lr, #5
   1a148:	str	r0, [fp, #-4]
   1a14c:	str	r1, [fp, #-8]
   1a150:	str	r2, [fp, #-12]
   1a154:	str	r3, [fp, #-16]
   1a158:	add	r0, sp, #8
   1a15c:	mov	r1, r0
   1a160:	str	r0, [sp, #4]
   1a164:	mov	r0, r1
   1a168:	mov	r1, lr
   1a16c:	movw	r2, #48	; 0x30
   1a170:	str	ip, [sp]
   1a174:	bl	115b0 <memcpy@plt>
   1a178:	ldr	r1, [fp, #-8]
   1a17c:	ldr	r2, [fp, #-12]
   1a180:	ldr	r0, [sp, #4]
   1a184:	bl	17f8c <ftello64@plt+0x66c4>
   1a188:	ldr	r0, [fp, #-4]
   1a18c:	ldr	r1, [fp, #-16]
   1a190:	ldr	r2, [fp, #8]
   1a194:	add	r3, sp, #8
   1a198:	bl	19af4 <ftello64@plt+0x822c>
   1a19c:	mov	sp, fp
   1a1a0:	pop	{fp, pc}
   1a1a4:	push	{fp, lr}
   1a1a8:	mov	fp, sp
   1a1ac:	sub	sp, sp, #16
   1a1b0:	str	r0, [fp, #-4]
   1a1b4:	str	r1, [sp, #8]
   1a1b8:	str	r2, [sp, #4]
   1a1bc:	ldr	r1, [fp, #-4]
   1a1c0:	ldr	r2, [sp, #8]
   1a1c4:	ldr	r3, [sp, #4]
   1a1c8:	movw	r0, #0
   1a1cc:	bl	1a0f0 <ftello64@plt+0x8828>
   1a1d0:	mov	sp, fp
   1a1d4:	pop	{fp, pc}
   1a1d8:	push	{fp, lr}
   1a1dc:	mov	fp, sp
   1a1e0:	sub	sp, sp, #24
   1a1e4:	str	r0, [fp, #-4]
   1a1e8:	str	r1, [fp, #-8]
   1a1ec:	str	r2, [sp, #12]
   1a1f0:	str	r3, [sp, #8]
   1a1f4:	ldr	r1, [fp, #-4]
   1a1f8:	ldr	r2, [fp, #-8]
   1a1fc:	ldr	r3, [sp, #12]
   1a200:	ldr	r0, [sp, #8]
   1a204:	movw	ip, #0
   1a208:	str	r0, [sp, #4]
   1a20c:	mov	r0, ip
   1a210:	ldr	ip, [sp, #4]
   1a214:	str	ip, [sp]
   1a218:	bl	1a130 <ftello64@plt+0x8868>
   1a21c:	mov	sp, fp
   1a220:	pop	{fp, pc}
   1a224:	push	{fp, lr}
   1a228:	mov	fp, sp
   1a22c:	sub	sp, sp, #16
   1a230:	str	r0, [fp, #-4]
   1a234:	str	r1, [sp, #8]
   1a238:	str	r2, [sp, #4]
   1a23c:	ldr	r0, [fp, #-4]
   1a240:	ldr	r1, [sp, #8]
   1a244:	ldr	r2, [sp, #4]
   1a248:	movw	r3, #416	; 0x1a0
   1a24c:	movt	r3, #5
   1a250:	bl	19af4 <ftello64@plt+0x822c>
   1a254:	mov	sp, fp
   1a258:	pop	{fp, pc}
   1a25c:	push	{fp, lr}
   1a260:	mov	fp, sp
   1a264:	sub	sp, sp, #8
   1a268:	str	r0, [sp, #4]
   1a26c:	str	r1, [sp]
   1a270:	ldr	r1, [sp, #4]
   1a274:	ldr	r2, [sp]
   1a278:	movw	r0, #0
   1a27c:	bl	1a224 <ftello64@plt+0x895c>
   1a280:	mov	sp, fp
   1a284:	pop	{fp, pc}
   1a288:	push	{fp, lr}
   1a28c:	mov	fp, sp
   1a290:	sub	sp, sp, #8
   1a294:	str	r0, [sp, #4]
   1a298:	str	r1, [sp]
   1a29c:	ldr	r0, [sp, #4]
   1a2a0:	ldr	r1, [sp]
   1a2a4:	mvn	r2, #0
   1a2a8:	bl	1a224 <ftello64@plt+0x895c>
   1a2ac:	mov	sp, fp
   1a2b0:	pop	{fp, pc}
   1a2b4:	push	{fp, lr}
   1a2b8:	mov	fp, sp
   1a2bc:	sub	sp, sp, #8
   1a2c0:	str	r0, [sp, #4]
   1a2c4:	ldr	r1, [sp, #4]
   1a2c8:	movw	r0, #0
   1a2cc:	bl	1a288 <ftello64@plt+0x89c0>
   1a2d0:	mov	sp, fp
   1a2d4:	pop	{fp, pc}
   1a2d8:	push	{fp, lr}
   1a2dc:	mov	fp, sp
   1a2e0:	sub	sp, sp, #24
   1a2e4:	str	r0, [fp, #-8]
   1a2e8:	str	r1, [sp, #12]
   1a2ec:	ldr	r0, [fp, #-8]
   1a2f0:	bl	11730 <gettext@plt>
   1a2f4:	str	r0, [sp, #8]
   1a2f8:	ldr	r0, [sp, #8]
   1a2fc:	ldr	r1, [fp, #-8]
   1a300:	cmp	r0, r1
   1a304:	beq	1a314 <ftello64@plt+0x8a4c>
   1a308:	ldr	r0, [sp, #8]
   1a30c:	str	r0, [fp, #-4]
   1a310:	b	1a3e0 <ftello64@plt+0x8b18>
   1a314:	bl	39f34 <ftello64@plt+0x2866c>
   1a318:	str	r0, [sp, #4]
   1a31c:	ldr	r0, [sp, #4]
   1a320:	movw	r1, #60874	; 0xedca
   1a324:	movt	r1, #3
   1a328:	bl	38500 <ftello64@plt+0x26c38>
   1a32c:	cmp	r0, #0
   1a330:	bne	1a368 <ftello64@plt+0x8aa0>
   1a334:	ldr	r0, [fp, #-8]
   1a338:	ldrb	r0, [r0]
   1a33c:	cmp	r0, #96	; 0x60
   1a340:	movw	r0, #0
   1a344:	moveq	r0, #1
   1a348:	tst	r0, #1
   1a34c:	movw	r0, #60973	; 0xee2d
   1a350:	movt	r0, #3
   1a354:	movw	r1, #60969	; 0xee29
   1a358:	movt	r1, #3
   1a35c:	movne	r0, r1
   1a360:	str	r0, [fp, #-4]
   1a364:	b	1a3e0 <ftello64@plt+0x8b18>
   1a368:	ldr	r0, [sp, #4]
   1a36c:	movw	r1, #60977	; 0xee31
   1a370:	movt	r1, #3
   1a374:	bl	38500 <ftello64@plt+0x26c38>
   1a378:	cmp	r0, #0
   1a37c:	bne	1a3b4 <ftello64@plt+0x8aec>
   1a380:	ldr	r0, [fp, #-8]
   1a384:	ldrb	r0, [r0]
   1a388:	cmp	r0, #96	; 0x60
   1a38c:	movw	r0, #0
   1a390:	moveq	r0, #1
   1a394:	tst	r0, #1
   1a398:	movw	r0, #60989	; 0xee3d
   1a39c:	movt	r0, #3
   1a3a0:	movw	r1, #60985	; 0xee39
   1a3a4:	movt	r1, #3
   1a3a8:	movne	r0, r1
   1a3ac:	str	r0, [fp, #-4]
   1a3b0:	b	1a3e0 <ftello64@plt+0x8b18>
   1a3b4:	ldr	r0, [sp, #12]
   1a3b8:	cmp	r0, #9
   1a3bc:	movw	r0, #0
   1a3c0:	moveq	r0, #1
   1a3c4:	tst	r0, #1
   1a3c8:	movw	r0, #62691	; 0xf4e3
   1a3cc:	movt	r0, #3
   1a3d0:	movw	r1, #60273	; 0xeb71
   1a3d4:	movt	r1, #3
   1a3d8:	movne	r0, r1
   1a3dc:	str	r0, [fp, #-4]
   1a3e0:	ldr	r0, [fp, #-4]
   1a3e4:	mov	sp, fp
   1a3e8:	pop	{fp, pc}
   1a3ec:	push	{fp, lr}
   1a3f0:	mov	fp, sp
   1a3f4:	sub	sp, sp, #184	; 0xb8
   1a3f8:	str	r0, [fp, #-8]
   1a3fc:	str	r1, [fp, #-12]
   1a400:	str	r2, [fp, #-16]
   1a404:	movw	r0, #0
   1a408:	str	r0, [fp, #-20]	; 0xffffffec
   1a40c:	movw	r0, #8192	; 0x2000
   1a410:	str	r0, [fp, #-24]	; 0xffffffe8
   1a414:	ldr	r0, [fp, #-8]
   1a418:	bl	117a8 <fileno@plt>
   1a41c:	add	r1, sp, #56	; 0x38
   1a420:	bl	3e160 <ftello64@plt+0x2c898>
   1a424:	cmp	r0, #0
   1a428:	blt	1a4e0 <ftello64@plt+0x8c18>
   1a42c:	ldr	r0, [sp, #72]	; 0x48
   1a430:	and	r0, r0, #61440	; 0xf000
   1a434:	cmp	r0, #32768	; 0x8000
   1a438:	bne	1a4e0 <ftello64@plt+0x8c18>
   1a43c:	ldr	r0, [fp, #-8]
   1a440:	bl	118c8 <ftello64@plt>
   1a444:	str	r1, [sp, #52]	; 0x34
   1a448:	str	r0, [sp, #48]	; 0x30
   1a44c:	ldr	r0, [sp, #52]	; 0x34
   1a450:	cmp	r0, #0
   1a454:	bmi	1a4dc <ftello64@plt+0x8c14>
   1a458:	b	1a45c <ftello64@plt+0x8b94>
   1a45c:	ldr	r0, [sp, #48]	; 0x30
   1a460:	ldr	r1, [sp, #52]	; 0x34
   1a464:	ldr	r2, [sp, #104]	; 0x68
   1a468:	ldr	r3, [sp, #108]	; 0x6c
   1a46c:	subs	r0, r0, r2
   1a470:	sbcs	r1, r1, r3
   1a474:	bge	1a4dc <ftello64@plt+0x8c14>
   1a478:	b	1a47c <ftello64@plt+0x8bb4>
   1a47c:	ldr	r0, [sp, #104]	; 0x68
   1a480:	ldr	r1, [sp, #108]	; 0x6c
   1a484:	ldr	r2, [sp, #48]	; 0x30
   1a488:	ldr	r3, [sp, #52]	; 0x34
   1a48c:	subs	r0, r0, r2
   1a490:	sbc	r1, r1, r3
   1a494:	str	r0, [sp, #40]	; 0x28
   1a498:	str	r1, [sp, #44]	; 0x2c
   1a49c:	ldr	r0, [sp, #40]	; 0x28
   1a4a0:	ldr	r1, [sp, #44]	; 0x2c
   1a4a4:	mvn	r2, #-2147483648	; 0x80000000
   1a4a8:	subs	r0, r0, r2
   1a4ac:	sbcs	r1, r1, #0
   1a4b0:	blt	1a4d0 <ftello64@plt+0x8c08>
   1a4b4:	b	1a4b8 <ftello64@plt+0x8bf0>
   1a4b8:	bl	11760 <__errno_location@plt>
   1a4bc:	movw	r1, #12
   1a4c0:	str	r1, [r0]
   1a4c4:	movw	r0, #0
   1a4c8:	str	r0, [fp, #-4]
   1a4cc:	b	1a7b0 <ftello64@plt+0x8ee8>
   1a4d0:	ldr	r0, [sp, #40]	; 0x28
   1a4d4:	add	r0, r0, #1
   1a4d8:	str	r0, [fp, #-24]	; 0xffffffe8
   1a4dc:	b	1a4e0 <ftello64@plt+0x8c18>
   1a4e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a4e4:	bl	383ec <ftello64@plt+0x26b24>
   1a4e8:	str	r0, [fp, #-20]	; 0xffffffec
   1a4ec:	movw	r1, #0
   1a4f0:	cmp	r0, r1
   1a4f4:	bne	1a504 <ftello64@plt+0x8c3c>
   1a4f8:	movw	r0, #0
   1a4fc:	str	r0, [fp, #-4]
   1a500:	b	1a7b0 <ftello64@plt+0x8ee8>
   1a504:	movw	r0, #0
   1a508:	str	r0, [sp, #36]	; 0x24
   1a50c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a510:	ldr	r1, [sp, #36]	; 0x24
   1a514:	sub	r0, r0, r1
   1a518:	str	r0, [sp, #28]
   1a51c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a520:	ldr	r1, [sp, #36]	; 0x24
   1a524:	add	r0, r0, r1
   1a528:	ldr	r2, [sp, #28]
   1a52c:	ldr	r3, [fp, #-8]
   1a530:	movw	r1, #1
   1a534:	bl	11670 <fread@plt>
   1a538:	str	r0, [sp, #24]
   1a53c:	ldr	r0, [sp, #24]
   1a540:	ldr	r1, [sp, #36]	; 0x24
   1a544:	add	r0, r1, r0
   1a548:	str	r0, [sp, #36]	; 0x24
   1a54c:	ldr	r0, [sp, #24]
   1a550:	ldr	r1, [sp, #28]
   1a554:	cmp	r0, r1
   1a558:	beq	1a670 <ftello64@plt+0x8da8>
   1a55c:	bl	11760 <__errno_location@plt>
   1a560:	ldr	r0, [r0]
   1a564:	str	r0, [sp, #32]
   1a568:	ldr	r0, [fp, #-8]
   1a56c:	bl	11598 <ferror@plt>
   1a570:	cmp	r0, #0
   1a574:	beq	1a57c <ftello64@plt+0x8cb4>
   1a578:	b	1a770 <ftello64@plt+0x8ea8>
   1a57c:	ldr	r0, [sp, #36]	; 0x24
   1a580:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a584:	sub	r1, r1, #1
   1a588:	cmp	r0, r1
   1a58c:	bcs	1a644 <ftello64@plt+0x8d7c>
   1a590:	ldr	r0, [fp, #-12]
   1a594:	and	r0, r0, #2
   1a598:	cmp	r0, #0
   1a59c:	beq	1a610 <ftello64@plt+0x8d48>
   1a5a0:	ldr	r0, [sp, #36]	; 0x24
   1a5a4:	add	r0, r0, #1
   1a5a8:	bl	383ec <ftello64@plt+0x26b24>
   1a5ac:	str	r0, [sp, #20]
   1a5b0:	ldr	r0, [sp, #20]
   1a5b4:	movw	r1, #0
   1a5b8:	cmp	r0, r1
   1a5bc:	bne	1a5e0 <ftello64@plt+0x8d18>
   1a5c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a5c4:	ldr	r1, [sp, #36]	; 0x24
   1a5c8:	add	r0, r0, r1
   1a5cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a5d0:	ldr	r2, [sp, #36]	; 0x24
   1a5d4:	sub	r1, r1, r2
   1a5d8:	bl	11850 <explicit_bzero@plt>
   1a5dc:	b	1a60c <ftello64@plt+0x8d44>
   1a5e0:	ldr	r0, [sp, #20]
   1a5e4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a5e8:	ldr	r2, [sp, #36]	; 0x24
   1a5ec:	bl	115b0 <memcpy@plt>
   1a5f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a5f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a5f8:	bl	11850 <explicit_bzero@plt>
   1a5fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a600:	bl	17078 <ftello64@plt+0x57b0>
   1a604:	ldr	r0, [sp, #20]
   1a608:	str	r0, [fp, #-20]	; 0xffffffec
   1a60c:	b	1a640 <ftello64@plt+0x8d78>
   1a610:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a614:	ldr	r1, [sp, #36]	; 0x24
   1a618:	add	r1, r1, #1
   1a61c:	bl	3845c <ftello64@plt+0x26b94>
   1a620:	str	r0, [sp, #16]
   1a624:	ldr	r0, [sp, #16]
   1a628:	movw	r1, #0
   1a62c:	cmp	r0, r1
   1a630:	beq	1a63c <ftello64@plt+0x8d74>
   1a634:	ldr	r0, [sp, #16]
   1a638:	str	r0, [fp, #-20]	; 0xffffffec
   1a63c:	b	1a640 <ftello64@plt+0x8d78>
   1a640:	b	1a644 <ftello64@plt+0x8d7c>
   1a644:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a648:	ldr	r1, [sp, #36]	; 0x24
   1a64c:	add	r0, r0, r1
   1a650:	movw	r1, #0
   1a654:	strb	r1, [r0]
   1a658:	ldr	r0, [sp, #36]	; 0x24
   1a65c:	ldr	r1, [fp, #-16]
   1a660:	str	r0, [r1]
   1a664:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a668:	str	r0, [fp, #-4]
   1a66c:	b	1a7b0 <ftello64@plt+0x8ee8>
   1a670:	ldr	r0, [pc, #324]	; 1a7bc <ftello64@plt+0x8ef4>
   1a674:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a678:	str	r1, [sp, #8]
   1a67c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a680:	cmp	r1, r0
   1a684:	bne	1a694 <ftello64@plt+0x8dcc>
   1a688:	movw	r0, #12
   1a68c:	str	r0, [sp, #32]
   1a690:	b	1a770 <ftello64@plt+0x8ea8>
   1a694:	ldr	r0, [pc, #288]	; 1a7bc <ftello64@plt+0x8ef4>
   1a698:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a69c:	mov	r2, r1
   1a6a0:	lsr	r1, r1, #1
   1a6a4:	sub	r0, r0, r1
   1a6a8:	cmp	r2, r0
   1a6ac:	bcs	1a6c8 <ftello64@plt+0x8e00>
   1a6b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6b4:	mov	r1, r0
   1a6b8:	lsr	r0, r0, #1
   1a6bc:	add	r0, r1, r0
   1a6c0:	str	r0, [fp, #-24]	; 0xffffffe8
   1a6c4:	b	1a6d0 <ftello64@plt+0x8e08>
   1a6c8:	ldr	r0, [pc, #236]	; 1a7bc <ftello64@plt+0x8ef4>
   1a6cc:	str	r0, [fp, #-24]	; 0xffffffe8
   1a6d0:	ldr	r0, [fp, #-12]
   1a6d4:	and	r0, r0, #2
   1a6d8:	cmp	r0, #0
   1a6dc:	beq	1a734 <ftello64@plt+0x8e6c>
   1a6e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6e4:	bl	383ec <ftello64@plt+0x26b24>
   1a6e8:	str	r0, [sp, #12]
   1a6ec:	ldr	r0, [sp, #12]
   1a6f0:	movw	r1, #0
   1a6f4:	cmp	r0, r1
   1a6f8:	bne	1a70c <ftello64@plt+0x8e44>
   1a6fc:	bl	11760 <__errno_location@plt>
   1a700:	ldr	r0, [r0]
   1a704:	str	r0, [sp, #32]
   1a708:	b	1a770 <ftello64@plt+0x8ea8>
   1a70c:	ldr	r0, [sp, #12]
   1a710:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a714:	ldr	r2, [sp, #8]
   1a718:	bl	115b0 <memcpy@plt>
   1a71c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a720:	ldr	r1, [sp, #8]
   1a724:	bl	11850 <explicit_bzero@plt>
   1a728:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a72c:	bl	17078 <ftello64@plt+0x57b0>
   1a730:	b	1a764 <ftello64@plt+0x8e9c>
   1a734:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a738:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a73c:	bl	3845c <ftello64@plt+0x26b94>
   1a740:	str	r0, [sp, #12]
   1a744:	movw	r1, #0
   1a748:	cmp	r0, r1
   1a74c:	bne	1a760 <ftello64@plt+0x8e98>
   1a750:	bl	11760 <__errno_location@plt>
   1a754:	ldr	r0, [r0]
   1a758:	str	r0, [sp, #32]
   1a75c:	b	1a770 <ftello64@plt+0x8ea8>
   1a760:	b	1a764 <ftello64@plt+0x8e9c>
   1a764:	ldr	r0, [sp, #12]
   1a768:	str	r0, [fp, #-20]	; 0xffffffec
   1a76c:	b	1a50c <ftello64@plt+0x8c44>
   1a770:	ldr	r0, [fp, #-12]
   1a774:	and	r0, r0, #2
   1a778:	cmp	r0, #0
   1a77c:	beq	1a78c <ftello64@plt+0x8ec4>
   1a780:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a784:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a788:	bl	11850 <explicit_bzero@plt>
   1a78c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a790:	bl	17078 <ftello64@plt+0x57b0>
   1a794:	ldr	r0, [sp, #32]
   1a798:	str	r0, [sp, #4]
   1a79c:	bl	11760 <__errno_location@plt>
   1a7a0:	ldr	r1, [sp, #4]
   1a7a4:	str	r1, [r0]
   1a7a8:	movw	r0, #0
   1a7ac:	str	r0, [fp, #-4]
   1a7b0:	ldr	r0, [fp, #-4]
   1a7b4:	mov	sp, fp
   1a7b8:	pop	{fp, pc}
   1a7bc:	svcvc	0x00ffffff
   1a7c0:	push	{fp, lr}
   1a7c4:	mov	fp, sp
   1a7c8:	sub	sp, sp, #32
   1a7cc:	str	r0, [fp, #-8]
   1a7d0:	str	r1, [fp, #-12]
   1a7d4:	str	r2, [sp, #16]
   1a7d8:	ldr	r0, [fp, #-12]
   1a7dc:	and	r0, r0, #1
   1a7e0:	cmp	r0, #0
   1a7e4:	movw	r0, #0
   1a7e8:	movne	r0, #1
   1a7ec:	tst	r0, #1
   1a7f0:	movw	r0, #61080	; 0xee98
   1a7f4:	movt	r0, #3
   1a7f8:	movw	r1, #61076	; 0xee94
   1a7fc:	movt	r1, #3
   1a800:	movne	r0, r1
   1a804:	str	r0, [sp, #12]
   1a808:	ldr	r0, [fp, #-8]
   1a80c:	ldr	r1, [sp, #12]
   1a810:	bl	11838 <fopen64@plt>
   1a814:	str	r0, [sp, #8]
   1a818:	ldr	r0, [sp, #8]
   1a81c:	movw	r1, #0
   1a820:	cmp	r0, r1
   1a824:	bne	1a834 <ftello64@plt+0x8f6c>
   1a828:	movw	r0, #0
   1a82c:	str	r0, [fp, #-4]
   1a830:	b	1a8cc <ftello64@plt+0x9004>
   1a834:	ldr	r0, [fp, #-12]
   1a838:	and	r0, r0, #2
   1a83c:	cmp	r0, #0
   1a840:	beq	1a85c <ftello64@plt+0x8f94>
   1a844:	ldr	r0, [sp, #8]
   1a848:	movw	r1, #0
   1a84c:	str	r1, [sp]
   1a850:	movw	r2, #2
   1a854:	ldr	r3, [sp]
   1a858:	bl	11784 <setvbuf@plt>
   1a85c:	ldr	r0, [sp, #8]
   1a860:	ldr	r1, [fp, #-12]
   1a864:	ldr	r2, [sp, #16]
   1a868:	bl	1a3ec <ftello64@plt+0x8b24>
   1a86c:	str	r0, [sp, #4]
   1a870:	ldr	r0, [sp, #8]
   1a874:	bl	39ac0 <ftello64@plt+0x281f8>
   1a878:	cmp	r0, #0
   1a87c:	beq	1a8c4 <ftello64@plt+0x8ffc>
   1a880:	ldr	r0, [sp, #4]
   1a884:	movw	r1, #0
   1a888:	cmp	r0, r1
   1a88c:	beq	1a8b8 <ftello64@plt+0x8ff0>
   1a890:	ldr	r0, [fp, #-12]
   1a894:	and	r0, r0, #2
   1a898:	cmp	r0, #0
   1a89c:	beq	1a8b0 <ftello64@plt+0x8fe8>
   1a8a0:	ldr	r0, [sp, #4]
   1a8a4:	ldr	r1, [sp, #16]
   1a8a8:	ldr	r1, [r1]
   1a8ac:	bl	11850 <explicit_bzero@plt>
   1a8b0:	ldr	r0, [sp, #4]
   1a8b4:	bl	17078 <ftello64@plt+0x57b0>
   1a8b8:	movw	r0, #0
   1a8bc:	str	r0, [fp, #-4]
   1a8c0:	b	1a8cc <ftello64@plt+0x9004>
   1a8c4:	ldr	r0, [sp, #4]
   1a8c8:	str	r0, [fp, #-4]
   1a8cc:	ldr	r0, [fp, #-4]
   1a8d0:	mov	sp, fp
   1a8d4:	pop	{fp, pc}
   1a8d8:	push	{fp, lr}
   1a8dc:	mov	fp, sp
   1a8e0:	sub	sp, sp, #24
   1a8e4:	str	r0, [fp, #-8]
   1a8e8:	str	r1, [sp, #12]
   1a8ec:	str	r2, [sp, #8]
   1a8f0:	movw	r0, #2364	; 0x93c
   1a8f4:	movt	r0, #5
   1a8f8:	ldr	r0, [r0]
   1a8fc:	and	r0, r0, #33554432	; 0x2000000
   1a900:	ldr	r1, [sp, #8]
   1a904:	ldrb	r2, [r1, #28]
   1a908:	and	r2, r2, #239	; 0xef
   1a90c:	orr	r0, r2, r0, lsr #21
   1a910:	strb	r0, [r1, #28]
   1a914:	ldr	r0, [sp, #8]
   1a918:	ldrb	r1, [r0, #28]
   1a91c:	and	r1, r1, #127	; 0x7f
   1a920:	movw	r2, #128	; 0x80
   1a924:	orr	r1, r1, r2
   1a928:	strb	r1, [r0, #28]
   1a92c:	ldr	r0, [sp, #8]
   1a930:	ldr	r1, [fp, #-8]
   1a934:	ldr	r2, [sp, #12]
   1a938:	movw	r3, #2364	; 0x93c
   1a93c:	movt	r3, #5
   1a940:	ldr	r3, [r3]
   1a944:	bl	1a998 <ftello64@plt+0x90d0>
   1a948:	str	r0, [sp, #4]
   1a94c:	ldr	r0, [sp, #4]
   1a950:	cmp	r0, #0
   1a954:	bne	1a964 <ftello64@plt+0x909c>
   1a958:	movw	r0, #0
   1a95c:	str	r0, [fp, #-4]
   1a960:	b	1a98c <ftello64@plt+0x90c4>
   1a964:	ldr	r0, [sp, #4]
   1a968:	movw	r1, #61468	; 0xf01c
   1a96c:	movt	r1, #3
   1a970:	add	r0, r1, r0, lsl #2
   1a974:	ldr	r0, [r0]
   1a978:	movw	r1, #61084	; 0xee9c
   1a97c:	movt	r1, #3
   1a980:	add	r0, r1, r0
   1a984:	bl	11730 <gettext@plt>
   1a988:	str	r0, [fp, #-4]
   1a98c:	ldr	r0, [fp, #-4]
   1a990:	mov	sp, fp
   1a994:	pop	{fp, pc}
   1a998:	push	{r4, sl, fp, lr}
   1a99c:	add	fp, sp, #8
   1a9a0:	sub	sp, sp, #136	; 0x88
   1a9a4:	str	r0, [fp, #-16]
   1a9a8:	str	r1, [fp, #-20]	; 0xffffffec
   1a9ac:	str	r2, [fp, #-24]	; 0xffffffe8
   1a9b0:	str	r3, [fp, #-28]	; 0xffffffe4
   1a9b4:	mov	r0, #0
   1a9b8:	str	r0, [fp, #-32]	; 0xffffffe0
   1a9bc:	ldr	r1, [fp, #-16]
   1a9c0:	ldrb	r2, [r1, #28]
   1a9c4:	and	r2, r2, #247	; 0xf7
   1a9c8:	strb	r2, [r1, #28]
   1a9cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1a9d0:	ldr	r2, [fp, #-16]
   1a9d4:	str	r1, [r2, #12]
   1a9d8:	ldr	r1, [fp, #-16]
   1a9dc:	ldrb	r2, [r1, #28]
   1a9e0:	and	r2, r2, #191	; 0xbf
   1a9e4:	strb	r2, [r1, #28]
   1a9e8:	ldr	r1, [fp, #-16]
   1a9ec:	ldrb	r2, [r1, #28]
   1a9f0:	and	r2, r2, #223	; 0xdf
   1a9f4:	strb	r2, [r1, #28]
   1a9f8:	ldr	r1, [fp, #-16]
   1a9fc:	str	r0, [r1, #8]
   1aa00:	ldr	r1, [fp, #-16]
   1aa04:	str	r0, [r1, #24]
   1aa08:	ldr	r0, [fp, #-16]
   1aa0c:	ldrb	r1, [r0, #28]
   1aa10:	and	r1, r1, #254	; 0xfe
   1aa14:	strb	r1, [r0, #28]
   1aa18:	ldr	r0, [fp, #-16]
   1aa1c:	ldrb	r1, [r0, #28]
   1aa20:	bic	r1, r1, #6
   1aa24:	strb	r1, [r0, #28]
   1aa28:	ldr	r0, [fp, #-16]
   1aa2c:	ldr	r0, [r0]
   1aa30:	str	r0, [fp, #-36]	; 0xffffffdc
   1aa34:	ldr	r0, [fp, #-16]
   1aa38:	ldr	r0, [r0, #4]
   1aa3c:	cmp	r0, #160	; 0xa0
   1aa40:	bcs	1aa8c <ftello64@plt+0x91c4>
   1aa44:	ldr	r0, [fp, #-16]
   1aa48:	ldr	r0, [r0]
   1aa4c:	movw	r1, #160	; 0xa0
   1aa50:	bl	3845c <ftello64@plt+0x26b94>
   1aa54:	str	r0, [fp, #-36]	; 0xffffffdc
   1aa58:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1aa5c:	movw	r1, #0
   1aa60:	cmp	r0, r1
   1aa64:	bne	1aa74 <ftello64@plt+0x91ac>
   1aa68:	movw	r0, #12
   1aa6c:	str	r0, [fp, #-12]
   1aa70:	b	1ad5c <ftello64@plt+0x9494>
   1aa74:	ldr	r0, [fp, #-16]
   1aa78:	movw	r1, #160	; 0xa0
   1aa7c:	str	r1, [r0, #4]
   1aa80:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1aa84:	ldr	r1, [fp, #-16]
   1aa88:	str	r0, [r1]
   1aa8c:	ldr	r0, [fp, #-16]
   1aa90:	movw	r1, #160	; 0xa0
   1aa94:	str	r1, [r0, #8]
   1aa98:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1aa9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1aaa0:	bl	1d74c <ftello64@plt+0xbe84>
   1aaa4:	str	r0, [fp, #-32]	; 0xffffffe0
   1aaa8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1aaac:	cmp	r0, #0
   1aab0:	movw	r0, #0
   1aab4:	str	r0, [sp, #20]
   1aab8:	bne	1ab1c <ftello64@plt+0x9254>
   1aabc:	movw	r0, #0
   1aac0:	movt	r0, #0
   1aac4:	cmp	r0, #0
   1aac8:	bne	1aae4 <ftello64@plt+0x921c>
   1aacc:	b	1aad0 <ftello64@plt+0x9208>
   1aad0:	movw	r0, #0
   1aad4:	movt	r0, #0
   1aad8:	cmp	r0, #0
   1aadc:	beq	1aafc <ftello64@plt+0x9234>
   1aae0:	b	1aae4 <ftello64@plt+0x921c>
   1aae4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1aae8:	add	r0, r0, #136	; 0x88
   1aaec:	movw	r1, #0
   1aaf0:	bl	115c8 <pthread_mutex_init@plt>
   1aaf4:	str	r0, [sp, #16]
   1aaf8:	b	1ab08 <ftello64@plt+0x9240>
   1aafc:	movw	r0, #0
   1ab00:	str	r0, [sp, #16]
   1ab04:	b	1ab08 <ftello64@plt+0x9240>
   1ab08:	ldr	r0, [sp, #16]
   1ab0c:	cmp	r0, #0
   1ab10:	movw	r0, #0
   1ab14:	movne	r0, #1
   1ab18:	str	r0, [sp, #20]
   1ab1c:	ldr	r0, [sp, #20]
   1ab20:	tst	r0, #1
   1ab24:	beq	1ab30 <ftello64@plt+0x9268>
   1ab28:	movw	r0, #12
   1ab2c:	str	r0, [fp, #-32]	; 0xffffffe0
   1ab30:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ab34:	cmp	r0, #0
   1ab38:	beq	1ab64 <ftello64@plt+0x929c>
   1ab3c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ab40:	bl	1b99c <ftello64@plt+0xa0d4>
   1ab44:	ldr	r0, [fp, #-16]
   1ab48:	movw	r1, #0
   1ab4c:	str	r1, [r0]
   1ab50:	ldr	r0, [fp, #-16]
   1ab54:	str	r1, [r0, #4]
   1ab58:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ab5c:	str	r0, [fp, #-12]
   1ab60:	b	1ad5c <ftello64@plt+0x9494>
   1ab64:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ab68:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ab6c:	ldr	r0, [fp, #-16]
   1ab70:	ldr	r3, [r0, #20]
   1ab74:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1ab78:	and	r0, r0, #4194304	; 0x400000
   1ab7c:	cmp	r0, #0
   1ab80:	movw	r0, #0
   1ab84:	movne	r0, #1
   1ab88:	ldr	ip, [fp, #-36]	; 0xffffffdc
   1ab8c:	add	lr, sp, #24
   1ab90:	str	r0, [sp, #12]
   1ab94:	mov	r0, lr
   1ab98:	ldr	lr, [sp, #12]
   1ab9c:	and	r4, lr, #1
   1aba0:	str	r4, [sp]
   1aba4:	str	ip, [sp, #4]
   1aba8:	bl	1dd58 <ftello64@plt+0xc490>
   1abac:	str	r0, [fp, #-32]	; 0xffffffe0
   1abb0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1abb4:	cmp	r0, #0
   1abb8:	beq	1ac34 <ftello64@plt+0x936c>
   1abbc:	b	1abc0 <ftello64@plt+0x92f8>
   1abc0:	ldr	r0, [fp, #-16]
   1abc4:	bl	1df6c <ftello64@plt+0xc6a4>
   1abc8:	add	r0, sp, #24
   1abcc:	bl	1e004 <ftello64@plt+0xc73c>
   1abd0:	movw	r0, #0
   1abd4:	movt	r0, #0
   1abd8:	cmp	r0, #0
   1abdc:	bne	1abf8 <ftello64@plt+0x9330>
   1abe0:	b	1abe4 <ftello64@plt+0x931c>
   1abe4:	movw	r0, #0
   1abe8:	movt	r0, #0
   1abec:	cmp	r0, #0
   1abf0:	beq	1ac08 <ftello64@plt+0x9340>
   1abf4:	b	1abf8 <ftello64@plt+0x9330>
   1abf8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1abfc:	add	r0, r0, #136	; 0x88
   1ac00:	bl	11550 <pthread_mutex_destroy@plt>
   1ac04:	b	1ac0c <ftello64@plt+0x9344>
   1ac08:	b	1ac0c <ftello64@plt+0x9344>
   1ac0c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ac10:	bl	1b99c <ftello64@plt+0xa0d4>
   1ac14:	ldr	r0, [fp, #-16]
   1ac18:	movw	r1, #0
   1ac1c:	str	r1, [r0]
   1ac20:	ldr	r0, [fp, #-16]
   1ac24:	str	r1, [r0, #4]
   1ac28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ac2c:	str	r0, [fp, #-12]
   1ac30:	b	1ad5c <ftello64@plt+0x9494>
   1ac34:	ldr	r0, [fp, #-16]
   1ac38:	movw	r1, #0
   1ac3c:	str	r1, [r0, #24]
   1ac40:	ldr	r1, [fp, #-16]
   1ac44:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ac48:	add	r0, sp, #24
   1ac4c:	sub	r3, fp, #32
   1ac50:	bl	1e050 <ftello64@plt+0xc788>
   1ac54:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ac58:	str	r0, [r1, #52]	; 0x34
   1ac5c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ac60:	ldr	r0, [r0, #52]	; 0x34
   1ac64:	movw	r1, #0
   1ac68:	cmp	r0, r1
   1ac6c:	bne	1ac74 <ftello64@plt+0x93ac>
   1ac70:	b	1abc0 <ftello64@plt+0x92f8>
   1ac74:	ldr	r0, [fp, #-16]
   1ac78:	bl	1e1cc <ftello64@plt+0xc904>
   1ac7c:	str	r0, [fp, #-32]	; 0xffffffe0
   1ac80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ac84:	cmp	r0, #0
   1ac88:	beq	1ac90 <ftello64@plt+0x93c8>
   1ac8c:	b	1abc0 <ftello64@plt+0x92f8>
   1ac90:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ac94:	ldrb	r0, [r0, #88]	; 0x58
   1ac98:	ubfx	r0, r0, #2, #1
   1ac9c:	and	r0, r0, #255	; 0xff
   1aca0:	cmp	r0, #0
   1aca4:	beq	1acd4 <ftello64@plt+0x940c>
   1aca8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1acac:	and	r0, r0, #4194304	; 0x400000
   1acb0:	cmp	r0, #0
   1acb4:	bne	1acd4 <ftello64@plt+0x940c>
   1acb8:	ldr	r0, [fp, #-16]
   1acbc:	ldr	r0, [r0, #20]
   1acc0:	movw	r1, #0
   1acc4:	cmp	r0, r1
   1acc8:	bne	1acd4 <ftello64@plt+0x940c>
   1accc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1acd0:	bl	1e5a0 <ftello64@plt+0xccd8>
   1acd4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1acd8:	bl	1e8ac <ftello64@plt+0xcfe4>
   1acdc:	str	r0, [fp, #-32]	; 0xffffffe0
   1ace0:	ldr	r0, [fp, #-16]
   1ace4:	bl	1df6c <ftello64@plt+0xc6a4>
   1ace8:	add	r0, sp, #24
   1acec:	bl	1e004 <ftello64@plt+0xc73c>
   1acf0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1acf4:	cmp	r0, #0
   1acf8:	beq	1ad54 <ftello64@plt+0x948c>
   1acfc:	movw	r0, #0
   1ad00:	movt	r0, #0
   1ad04:	cmp	r0, #0
   1ad08:	bne	1ad24 <ftello64@plt+0x945c>
   1ad0c:	b	1ad10 <ftello64@plt+0x9448>
   1ad10:	movw	r0, #0
   1ad14:	movt	r0, #0
   1ad18:	cmp	r0, #0
   1ad1c:	beq	1ad34 <ftello64@plt+0x946c>
   1ad20:	b	1ad24 <ftello64@plt+0x945c>
   1ad24:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ad28:	add	r0, r0, #136	; 0x88
   1ad2c:	bl	11550 <pthread_mutex_destroy@plt>
   1ad30:	b	1ad38 <ftello64@plt+0x9470>
   1ad34:	b	1ad38 <ftello64@plt+0x9470>
   1ad38:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ad3c:	bl	1b99c <ftello64@plt+0xa0d4>
   1ad40:	ldr	r0, [fp, #-16]
   1ad44:	movw	r1, #0
   1ad48:	str	r1, [r0]
   1ad4c:	ldr	r0, [fp, #-16]
   1ad50:	str	r1, [r0, #4]
   1ad54:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ad58:	str	r0, [fp, #-12]
   1ad5c:	ldr	r0, [fp, #-12]
   1ad60:	sub	sp, fp, #8
   1ad64:	pop	{r4, sl, fp, pc}
   1ad68:	sub	sp, sp, #8
   1ad6c:	str	r0, [sp, #4]
   1ad70:	movw	r0, #2364	; 0x93c
   1ad74:	movt	r0, #5
   1ad78:	ldr	r1, [r0]
   1ad7c:	str	r1, [sp]
   1ad80:	ldr	r1, [sp, #4]
   1ad84:	str	r1, [r0]
   1ad88:	ldr	r0, [sp]
   1ad8c:	add	sp, sp, #8
   1ad90:	bx	lr
   1ad94:	push	{fp, lr}
   1ad98:	mov	fp, sp
   1ad9c:	sub	sp, sp, #16
   1ada0:	str	r0, [fp, #-4]
   1ada4:	ldr	r0, [fp, #-4]
   1ada8:	ldr	r0, [r0]
   1adac:	str	r0, [sp, #8]
   1adb0:	ldr	r0, [fp, #-4]
   1adb4:	ldr	r0, [r0, #16]
   1adb8:	str	r0, [sp, #4]
   1adbc:	ldr	r0, [sp, #4]
   1adc0:	movw	r1, #0
   1adc4:	and	r1, r1, #255	; 0xff
   1adc8:	movw	r2, #256	; 0x100
   1adcc:	bl	11790 <memset@plt>
   1add0:	ldr	r0, [fp, #-4]
   1add4:	ldr	r1, [sp, #8]
   1add8:	ldr	r1, [r1, #36]	; 0x24
   1addc:	ldr	r2, [sp, #4]
   1ade0:	bl	1ae8c <ftello64@plt+0x95c4>
   1ade4:	ldr	r0, [sp, #8]
   1ade8:	ldr	r0, [r0, #36]	; 0x24
   1adec:	ldr	r1, [sp, #8]
   1adf0:	ldr	r1, [r1, #40]	; 0x28
   1adf4:	cmp	r0, r1
   1adf8:	beq	1ae10 <ftello64@plt+0x9548>
   1adfc:	ldr	r0, [fp, #-4]
   1ae00:	ldr	r1, [sp, #8]
   1ae04:	ldr	r1, [r1, #40]	; 0x28
   1ae08:	ldr	r2, [sp, #4]
   1ae0c:	bl	1ae8c <ftello64@plt+0x95c4>
   1ae10:	ldr	r0, [sp, #8]
   1ae14:	ldr	r0, [r0, #36]	; 0x24
   1ae18:	ldr	r1, [sp, #8]
   1ae1c:	ldr	r1, [r1, #44]	; 0x2c
   1ae20:	cmp	r0, r1
   1ae24:	beq	1ae3c <ftello64@plt+0x9574>
   1ae28:	ldr	r0, [fp, #-4]
   1ae2c:	ldr	r1, [sp, #8]
   1ae30:	ldr	r1, [r1, #44]	; 0x2c
   1ae34:	ldr	r2, [sp, #4]
   1ae38:	bl	1ae8c <ftello64@plt+0x95c4>
   1ae3c:	ldr	r0, [sp, #8]
   1ae40:	ldr	r0, [r0, #36]	; 0x24
   1ae44:	ldr	r1, [sp, #8]
   1ae48:	ldr	r1, [r1, #48]	; 0x30
   1ae4c:	cmp	r0, r1
   1ae50:	beq	1ae68 <ftello64@plt+0x95a0>
   1ae54:	ldr	r0, [fp, #-4]
   1ae58:	ldr	r1, [sp, #8]
   1ae5c:	ldr	r1, [r1, #48]	; 0x30
   1ae60:	ldr	r2, [sp, #4]
   1ae64:	bl	1ae8c <ftello64@plt+0x95c4>
   1ae68:	ldr	r0, [fp, #-4]
   1ae6c:	ldrb	r1, [r0, #28]
   1ae70:	bic	r1, r1, #8
   1ae74:	movw	r2, #8
   1ae78:	orr	r1, r1, r2
   1ae7c:	strb	r1, [r0, #28]
   1ae80:	movw	r0, #0
   1ae84:	mov	sp, fp
   1ae88:	pop	{fp, pc}
   1ae8c:	push	{r4, r5, fp, lr}
   1ae90:	add	fp, sp, #8
   1ae94:	sub	sp, sp, #504	; 0x1f8
   1ae98:	str	r0, [fp, #-84]	; 0xffffffac
   1ae9c:	str	r1, [fp, #-88]	; 0xffffffa8
   1aea0:	str	r2, [fp, #-92]	; 0xffffffa4
   1aea4:	ldr	r0, [fp, #-84]	; 0xffffffac
   1aea8:	ldr	r0, [r0]
   1aeac:	str	r0, [fp, #-96]	; 0xffffffa0
   1aeb0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1aeb4:	ldr	r0, [r0, #92]	; 0x5c
   1aeb8:	cmp	r0, #1
   1aebc:	movw	r0, #0
   1aec0:	str	r0, [sp, #60]	; 0x3c
   1aec4:	bne	1aee4 <ftello64@plt+0x961c>
   1aec8:	ldr	r0, [fp, #-84]	; 0xffffffac
   1aecc:	ldr	r0, [r0, #12]
   1aed0:	and	r0, r0, #4194304	; 0x400000
   1aed4:	cmp	r0, #0
   1aed8:	movw	r0, #0
   1aedc:	movne	r0, #1
   1aee0:	str	r0, [sp, #60]	; 0x3c
   1aee4:	ldr	r0, [sp, #60]	; 0x3c
   1aee8:	and	r0, r0, #1
   1aeec:	strb	r0, [fp, #-101]	; 0xffffff9b
   1aef0:	movw	r0, #0
   1aef4:	str	r0, [fp, #-100]	; 0xffffff9c
   1aef8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1aefc:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1af00:	ldr	r1, [r1, #8]
   1af04:	cmp	r0, r1
   1af08:	bge	1b608 <ftello64@plt+0x9d40>
   1af0c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1af10:	ldr	r0, [r0, #12]
   1af14:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1af18:	ldr	r0, [r0, r1, lsl #2]
   1af1c:	str	r0, [fp, #-108]	; 0xffffff94
   1af20:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1af24:	ldr	r0, [r0]
   1af28:	ldr	r1, [fp, #-108]	; 0xffffff94
   1af2c:	add	r0, r0, r1, lsl #3
   1af30:	ldr	r0, [r0, #4]
   1af34:	and	r0, r0, #255	; 0xff
   1af38:	str	r0, [fp, #-112]	; 0xffffff90
   1af3c:	ldr	r0, [fp, #-112]	; 0xffffff90
   1af40:	cmp	r0, #1
   1af44:	bne	1b1a8 <ftello64@plt+0x98e0>
   1af48:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1af4c:	ldrb	r1, [fp, #-101]	; 0xffffff9b
   1af50:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1af54:	ldr	r2, [r2]
   1af58:	ldr	r3, [fp, #-108]	; 0xffffff94
   1af5c:	add	r2, r2, r3, lsl #3
   1af60:	ldrb	r2, [r2]
   1af64:	str	r0, [fp, #-72]	; 0xffffffb8
   1af68:	and	r0, r1, #1
   1af6c:	strb	r0, [fp, #-73]	; 0xffffffb7
   1af70:	str	r2, [fp, #-80]	; 0xffffffb0
   1af74:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1af78:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1af7c:	add	r0, r0, r1
   1af80:	movw	r1, #1
   1af84:	strb	r1, [r0]
   1af88:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   1af8c:	tst	r0, #1
   1af90:	beq	1afb8 <ftello64@plt+0x96f0>
   1af94:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1af98:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1af9c:	str	r0, [sp, #56]	; 0x38
   1afa0:	mov	r0, r1
   1afa4:	bl	115bc <tolower@plt>
   1afa8:	ldr	r1, [sp, #56]	; 0x38
   1afac:	add	r0, r1, r0
   1afb0:	movw	r1, #1
   1afb4:	strb	r1, [r0]
   1afb8:	ldr	r0, [fp, #-84]	; 0xffffffac
   1afbc:	ldr	r0, [r0, #12]
   1afc0:	and	r0, r0, #4194304	; 0x400000
   1afc4:	cmp	r0, #0
   1afc8:	beq	1b1a4 <ftello64@plt+0x98dc>
   1afcc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1afd0:	ldr	r0, [r0, #92]	; 0x5c
   1afd4:	cmp	r0, #1
   1afd8:	ble	1b1a4 <ftello64@plt+0x98dc>
   1afdc:	sub	r0, fp, #128	; 0x80
   1afe0:	str	r0, [fp, #-132]	; 0xffffff7c
   1afe4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1afe8:	ldr	r0, [r0]
   1afec:	ldr	r1, [fp, #-108]	; 0xffffff94
   1aff0:	add	r0, r0, r1, lsl #3
   1aff4:	ldrb	r0, [r0]
   1aff8:	ldr	r1, [fp, #-132]	; 0xffffff7c
   1affc:	add	r2, r1, #1
   1b000:	str	r2, [fp, #-132]	; 0xffffff7c
   1b004:	strb	r0, [r1]
   1b008:	ldr	r0, [fp, #-108]	; 0xffffff94
   1b00c:	add	r0, r0, #1
   1b010:	str	r0, [fp, #-108]	; 0xffffff94
   1b014:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1b018:	ldr	r1, [r1, #8]
   1b01c:	cmp	r0, r1
   1b020:	movw	r0, #0
   1b024:	str	r0, [sp, #52]	; 0x34
   1b028:	bcs	1b080 <ftello64@plt+0x97b8>
   1b02c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b030:	ldr	r0, [r0]
   1b034:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b038:	add	r0, r0, r1, lsl #3
   1b03c:	ldr	r0, [r0, #4]
   1b040:	and	r0, r0, #255	; 0xff
   1b044:	cmp	r0, #1
   1b048:	movw	r0, #0
   1b04c:	str	r0, [sp, #52]	; 0x34
   1b050:	bne	1b080 <ftello64@plt+0x97b8>
   1b054:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b058:	ldr	r0, [r0]
   1b05c:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b060:	add	r0, r0, r1, lsl #3
   1b064:	ldr	r0, [r0, #4]
   1b068:	lsr	r0, r0, #21
   1b06c:	and	r0, r0, #1
   1b070:	cmp	r0, #0
   1b074:	movw	r0, #0
   1b078:	movne	r0, #1
   1b07c:	str	r0, [sp, #52]	; 0x34
   1b080:	ldr	r0, [sp, #52]	; 0x34
   1b084:	tst	r0, #1
   1b088:	beq	1b0b4 <ftello64@plt+0x97ec>
   1b08c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b090:	ldr	r0, [r0]
   1b094:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b098:	add	r0, r0, r1, lsl #3
   1b09c:	ldrb	r0, [r0]
   1b0a0:	ldr	r1, [fp, #-132]	; 0xffffff7c
   1b0a4:	add	r2, r1, #1
   1b0a8:	str	r2, [fp, #-132]	; 0xffffff7c
   1b0ac:	strb	r0, [r1]
   1b0b0:	b	1b008 <ftello64@plt+0x9740>
   1b0b4:	sub	r0, fp, #128	; 0x80
   1b0b8:	sub	r1, fp, #144	; 0x90
   1b0bc:	mov	r2, r1
   1b0c0:	str	r0, [sp, #48]	; 0x30
   1b0c4:	mov	r0, r2
   1b0c8:	movw	r2, #0
   1b0cc:	and	r2, r2, #255	; 0xff
   1b0d0:	str	r1, [sp, #44]	; 0x2c
   1b0d4:	mov	r1, r2
   1b0d8:	movw	r2, #8
   1b0dc:	bl	11790 <memset@plt>
   1b0e0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   1b0e4:	ldr	r1, [sp, #48]	; 0x30
   1b0e8:	sub	r2, r0, r1
   1b0ec:	sub	r0, fp, #136	; 0x88
   1b0f0:	ldr	r3, [sp, #44]	; 0x2c
   1b0f4:	bl	3a2b0 <ftello64@plt+0x289e8>
   1b0f8:	sub	r1, fp, #128	; 0x80
   1b0fc:	ldr	r2, [fp, #-132]	; 0xffffff7c
   1b100:	sub	r1, r2, r1
   1b104:	cmp	r0, r1
   1b108:	bne	1b1a0 <ftello64@plt+0x98d8>
   1b10c:	sub	r0, fp, #128	; 0x80
   1b110:	ldr	r1, [fp, #-136]	; 0xffffff78
   1b114:	str	r0, [sp, #40]	; 0x28
   1b118:	mov	r0, r1
   1b11c:	bl	115d4 <towlower@plt>
   1b120:	ldr	r1, [sp, #40]	; 0x28
   1b124:	str	r0, [sp, #36]	; 0x24
   1b128:	mov	r0, r1
   1b12c:	ldr	r1, [sp, #36]	; 0x24
   1b130:	sub	r2, fp, #144	; 0x90
   1b134:	bl	11508 <wcrtomb@plt>
   1b138:	cmn	r0, #1
   1b13c:	beq	1b1a0 <ftello64@plt+0x98d8>
   1b140:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b144:	ldrb	r1, [fp, #-128]	; 0xffffff80
   1b148:	str	r0, [fp, #-60]	; 0xffffffc4
   1b14c:	movw	r0, #0
   1b150:	strb	r0, [fp, #-61]	; 0xffffffc3
   1b154:	str	r1, [fp, #-68]	; 0xffffffbc
   1b158:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1b15c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1b160:	add	r0, r0, r1
   1b164:	movw	r1, #1
   1b168:	strb	r1, [r0]
   1b16c:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   1b170:	tst	r0, #1
   1b174:	beq	1b19c <ftello64@plt+0x98d4>
   1b178:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1b17c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1b180:	str	r0, [sp, #32]
   1b184:	mov	r0, r1
   1b188:	bl	115bc <tolower@plt>
   1b18c:	ldr	r1, [sp, #32]
   1b190:	add	r0, r1, r0
   1b194:	movw	r1, #1
   1b198:	strb	r1, [r0]
   1b19c:	b	1b1a0 <ftello64@plt+0x98d8>
   1b1a0:	b	1b1a4 <ftello64@plt+0x98dc>
   1b1a4:	b	1b5f4 <ftello64@plt+0x9d2c>
   1b1a8:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b1ac:	cmp	r0, #3
   1b1b0:	bne	1b2b8 <ftello64@plt+0x99f0>
   1b1b4:	movw	r0, #0
   1b1b8:	str	r0, [fp, #-148]	; 0xffffff6c
   1b1bc:	str	r0, [fp, #-152]	; 0xffffff68
   1b1c0:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1b1c4:	cmp	r0, #8
   1b1c8:	bge	1b2b4 <ftello64@plt+0x99ec>
   1b1cc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b1d0:	ldr	r0, [r0]
   1b1d4:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b1d8:	ldr	r0, [r0, r1, lsl #3]
   1b1dc:	ldr	r1, [fp, #-148]	; 0xffffff6c
   1b1e0:	add	r0, r0, r1, lsl #2
   1b1e4:	ldr	r0, [r0]
   1b1e8:	str	r0, [fp, #-160]	; 0xffffff60
   1b1ec:	movw	r0, #0
   1b1f0:	str	r0, [fp, #-156]	; 0xffffff64
   1b1f4:	ldr	r0, [fp, #-156]	; 0xffffff64
   1b1f8:	cmp	r0, #32
   1b1fc:	bge	1b2a0 <ftello64@plt+0x99d8>
   1b200:	ldr	r0, [fp, #-160]	; 0xffffff60
   1b204:	ldr	r1, [fp, #-156]	; 0xffffff64
   1b208:	movw	r2, #1
   1b20c:	lsl	r1, r2, r1
   1b210:	and	r0, r0, r1
   1b214:	cmp	r0, #0
   1b218:	beq	1b280 <ftello64@plt+0x99b8>
   1b21c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b220:	ldrb	r1, [fp, #-101]	; 0xffffff9b
   1b224:	ldr	r2, [fp, #-152]	; 0xffffff68
   1b228:	str	r0, [fp, #-48]	; 0xffffffd0
   1b22c:	and	r0, r1, #1
   1b230:	strb	r0, [fp, #-49]	; 0xffffffcf
   1b234:	str	r2, [fp, #-56]	; 0xffffffc8
   1b238:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1b23c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1b240:	add	r0, r0, r1
   1b244:	movw	r1, #1
   1b248:	strb	r1, [r0]
   1b24c:	ldrb	r0, [fp, #-49]	; 0xffffffcf
   1b250:	tst	r0, #1
   1b254:	beq	1b27c <ftello64@plt+0x99b4>
   1b258:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1b25c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1b260:	str	r0, [sp, #28]
   1b264:	mov	r0, r1
   1b268:	bl	115bc <tolower@plt>
   1b26c:	ldr	r1, [sp, #28]
   1b270:	add	r0, r1, r0
   1b274:	movw	r1, #1
   1b278:	strb	r1, [r0]
   1b27c:	b	1b280 <ftello64@plt+0x99b8>
   1b280:	b	1b284 <ftello64@plt+0x99bc>
   1b284:	ldr	r0, [fp, #-156]	; 0xffffff64
   1b288:	add	r0, r0, #1
   1b28c:	str	r0, [fp, #-156]	; 0xffffff64
   1b290:	ldr	r0, [fp, #-152]	; 0xffffff68
   1b294:	add	r0, r0, #1
   1b298:	str	r0, [fp, #-152]	; 0xffffff68
   1b29c:	b	1b1f4 <ftello64@plt+0x992c>
   1b2a0:	b	1b2a4 <ftello64@plt+0x99dc>
   1b2a4:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1b2a8:	add	r0, r0, #1
   1b2ac:	str	r0, [fp, #-148]	; 0xffffff6c
   1b2b0:	b	1b1c0 <ftello64@plt+0x98f8>
   1b2b4:	b	1b5f0 <ftello64@plt+0x9d28>
   1b2b8:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b2bc:	cmp	r0, #6
   1b2c0:	bne	1b588 <ftello64@plt+0x9cc0>
   1b2c4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b2c8:	ldr	r0, [r0]
   1b2cc:	ldr	r1, [fp, #-108]	; 0xffffff94
   1b2d0:	add	r0, r0, r1, lsl #3
   1b2d4:	ldr	r0, [r0]
   1b2d8:	str	r0, [fp, #-164]	; 0xffffff5c
   1b2dc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b2e0:	ldr	r0, [r0, #92]	; 0x5c
   1b2e4:	cmp	r0, #1
   1b2e8:	ble	1b3ec <ftello64@plt+0x9b24>
   1b2ec:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1b2f0:	ldr	r0, [r0, #36]	; 0x24
   1b2f4:	cmp	r0, #0
   1b2f8:	bne	1b324 <ftello64@plt+0x9a5c>
   1b2fc:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1b300:	ldrb	r0, [r0, #16]
   1b304:	and	r0, r0, #1
   1b308:	and	r0, r0, #255	; 0xff
   1b30c:	cmp	r0, #0
   1b310:	bne	1b324 <ftello64@plt+0x9a5c>
   1b314:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1b318:	ldr	r0, [r0, #32]
   1b31c:	cmp	r0, #0
   1b320:	beq	1b3ec <ftello64@plt+0x9b24>
   1b324:	movw	r0, #0
   1b328:	strb	r0, [fp, #-169]	; 0xffffff57
   1b32c:	sub	r0, fp, #180	; 0xb4
   1b330:	mov	r1, r0
   1b334:	str	r0, [sp, #24]
   1b338:	mov	r0, r1
   1b33c:	movw	r1, #0
   1b340:	and	r1, r1, #255	; 0xff
   1b344:	movw	r2, #8
   1b348:	bl	11790 <memset@plt>
   1b34c:	movw	r0, #0
   1b350:	sub	r1, fp, #169	; 0xa9
   1b354:	movw	r2, #1
   1b358:	ldr	r3, [sp, #24]
   1b35c:	bl	3a2b0 <ftello64@plt+0x289e8>
   1b360:	cmn	r0, #2
   1b364:	bne	1b3c8 <ftello64@plt+0x9b00>
   1b368:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b36c:	ldrb	r1, [fp, #-169]	; 0xffffff57
   1b370:	str	r0, [fp, #-36]	; 0xffffffdc
   1b374:	movw	r0, #0
   1b378:	strb	r0, [fp, #-37]	; 0xffffffdb
   1b37c:	str	r1, [fp, #-44]	; 0xffffffd4
   1b380:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b384:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b388:	add	r0, r0, r1
   1b38c:	movw	r1, #1
   1b390:	strb	r1, [r0]
   1b394:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   1b398:	tst	r0, #1
   1b39c:	beq	1b3c4 <ftello64@plt+0x9afc>
   1b3a0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b3a4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b3a8:	str	r0, [sp, #20]
   1b3ac:	mov	r0, r1
   1b3b0:	bl	115bc <tolower@plt>
   1b3b4:	ldr	r1, [sp, #20]
   1b3b8:	add	r0, r1, r0
   1b3bc:	movw	r1, #1
   1b3c0:	strb	r1, [r0]
   1b3c4:	b	1b3c8 <ftello64@plt+0x9b00>
   1b3c8:	b	1b3cc <ftello64@plt+0x9b04>
   1b3cc:	ldrb	r0, [fp, #-169]	; 0xffffff57
   1b3d0:	movw	r1, #1
   1b3d4:	add	r0, r0, r1
   1b3d8:	strb	r0, [fp, #-169]	; 0xffffff57
   1b3dc:	and	r0, r0, #255	; 0xff
   1b3e0:	cmp	r0, #0
   1b3e4:	bne	1b32c <ftello64@plt+0x9a64>
   1b3e8:	b	1b584 <ftello64@plt+0x9cbc>
   1b3ec:	movw	r0, #0
   1b3f0:	str	r0, [fp, #-168]	; 0xffffff58
   1b3f4:	ldr	r0, [fp, #-168]	; 0xffffff58
   1b3f8:	ldr	r1, [fp, #-164]	; 0xffffff5c
   1b3fc:	ldr	r1, [r1, #20]
   1b400:	cmp	r0, r1
   1b404:	bge	1b580 <ftello64@plt+0x9cb8>
   1b408:	mov	r0, #0
   1b40c:	str	r0, [sp, #68]	; 0x44
   1b410:	str	r0, [sp, #64]	; 0x40
   1b414:	add	r0, sp, #76	; 0x4c
   1b418:	ldr	r1, [fp, #-164]	; 0xffffff5c
   1b41c:	ldr	r1, [r1]
   1b420:	ldr	r2, [fp, #-168]	; 0xffffff58
   1b424:	add	r1, r1, r2, lsl #2
   1b428:	ldr	r1, [r1]
   1b42c:	add	r2, sp, #64	; 0x40
   1b430:	bl	11508 <wcrtomb@plt>
   1b434:	cmn	r0, #1
   1b438:	beq	1b4a0 <ftello64@plt+0x9bd8>
   1b43c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b440:	ldrb	r1, [fp, #-101]	; 0xffffff9b
   1b444:	ldrb	r2, [sp, #76]	; 0x4c
   1b448:	str	r0, [fp, #-24]	; 0xffffffe8
   1b44c:	and	r0, r1, #1
   1b450:	strb	r0, [fp, #-25]	; 0xffffffe7
   1b454:	str	r2, [fp, #-32]	; 0xffffffe0
   1b458:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b45c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1b460:	add	r0, r0, r1
   1b464:	movw	r1, #1
   1b468:	strb	r1, [r0]
   1b46c:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   1b470:	tst	r0, #1
   1b474:	beq	1b49c <ftello64@plt+0x9bd4>
   1b478:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b47c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1b480:	str	r0, [sp, #16]
   1b484:	mov	r0, r1
   1b488:	bl	115bc <tolower@plt>
   1b48c:	ldr	r1, [sp, #16]
   1b490:	add	r0, r1, r0
   1b494:	movw	r1, #1
   1b498:	strb	r1, [r0]
   1b49c:	b	1b4a0 <ftello64@plt+0x9bd8>
   1b4a0:	ldr	r0, [fp, #-84]	; 0xffffffac
   1b4a4:	ldr	r0, [r0, #12]
   1b4a8:	and	r0, r0, #4194304	; 0x400000
   1b4ac:	cmp	r0, #0
   1b4b0:	beq	1b56c <ftello64@plt+0x9ca4>
   1b4b4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b4b8:	ldr	r0, [r0, #92]	; 0x5c
   1b4bc:	cmp	r0, #1
   1b4c0:	ble	1b56c <ftello64@plt+0x9ca4>
   1b4c4:	add	r0, sp, #76	; 0x4c
   1b4c8:	ldr	r1, [fp, #-164]	; 0xffffff5c
   1b4cc:	ldr	r1, [r1]
   1b4d0:	ldr	r2, [fp, #-168]	; 0xffffff58
   1b4d4:	add	r1, r1, r2, lsl #2
   1b4d8:	ldr	r1, [r1]
   1b4dc:	str	r0, [sp, #12]
   1b4e0:	mov	r0, r1
   1b4e4:	bl	115d4 <towlower@plt>
   1b4e8:	ldr	r1, [sp, #12]
   1b4ec:	str	r0, [sp, #8]
   1b4f0:	mov	r0, r1
   1b4f4:	ldr	r1, [sp, #8]
   1b4f8:	add	r2, sp, #64	; 0x40
   1b4fc:	bl	11508 <wcrtomb@plt>
   1b500:	cmn	r0, #1
   1b504:	beq	1b568 <ftello64@plt+0x9ca0>
   1b508:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b50c:	ldrb	r1, [sp, #76]	; 0x4c
   1b510:	str	r0, [fp, #-12]
   1b514:	movw	r0, #0
   1b518:	strb	r0, [fp, #-13]
   1b51c:	str	r1, [fp, #-20]	; 0xffffffec
   1b520:	ldr	r0, [fp, #-12]
   1b524:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b528:	add	r0, r0, r1
   1b52c:	movw	r1, #1
   1b530:	strb	r1, [r0]
   1b534:	ldrb	r0, [fp, #-13]
   1b538:	tst	r0, #1
   1b53c:	beq	1b564 <ftello64@plt+0x9c9c>
   1b540:	ldr	r0, [fp, #-12]
   1b544:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b548:	str	r0, [sp, #4]
   1b54c:	mov	r0, r1
   1b550:	bl	115bc <tolower@plt>
   1b554:	ldr	r1, [sp, #4]
   1b558:	add	r0, r1, r0
   1b55c:	movw	r1, #1
   1b560:	strb	r1, [r0]
   1b564:	b	1b568 <ftello64@plt+0x9ca0>
   1b568:	b	1b56c <ftello64@plt+0x9ca4>
   1b56c:	b	1b570 <ftello64@plt+0x9ca8>
   1b570:	ldr	r0, [fp, #-168]	; 0xffffff58
   1b574:	add	r0, r0, #1
   1b578:	str	r0, [fp, #-168]	; 0xffffff58
   1b57c:	b	1b3f4 <ftello64@plt+0x9b2c>
   1b580:	b	1b584 <ftello64@plt+0x9cbc>
   1b584:	b	1b5ec <ftello64@plt+0x9d24>
   1b588:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b58c:	cmp	r0, #5
   1b590:	beq	1b5ac <ftello64@plt+0x9ce4>
   1b594:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b598:	cmp	r0, #7
   1b59c:	beq	1b5ac <ftello64@plt+0x9ce4>
   1b5a0:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b5a4:	cmp	r0, #2
   1b5a8:	bne	1b5e8 <ftello64@plt+0x9d20>
   1b5ac:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1b5b0:	movw	r1, #1
   1b5b4:	and	r1, r1, #255	; 0xff
   1b5b8:	movw	r2, #256	; 0x100
   1b5bc:	bl	11790 <memset@plt>
   1b5c0:	ldr	r0, [fp, #-112]	; 0xffffff90
   1b5c4:	cmp	r0, #2
   1b5c8:	bne	1b5e4 <ftello64@plt+0x9d1c>
   1b5cc:	ldr	r0, [fp, #-84]	; 0xffffffac
   1b5d0:	ldrb	r1, [r0, #28]
   1b5d4:	bic	r1, r1, #1
   1b5d8:	movw	r2, #1
   1b5dc:	orr	r1, r1, r2
   1b5e0:	strb	r1, [r0, #28]
   1b5e4:	b	1b608 <ftello64@plt+0x9d40>
   1b5e8:	b	1b5ec <ftello64@plt+0x9d24>
   1b5ec:	b	1b5f0 <ftello64@plt+0x9d28>
   1b5f0:	b	1b5f4 <ftello64@plt+0x9d2c>
   1b5f4:	b	1b5f8 <ftello64@plt+0x9d30>
   1b5f8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1b5fc:	add	r0, r0, #1
   1b600:	str	r0, [fp, #-100]	; 0xffffff9c
   1b604:	b	1aef8 <ftello64@plt+0x9630>
   1b608:	sub	sp, fp, #8
   1b60c:	pop	{r4, r5, fp, pc}
   1b610:	push	{fp, lr}
   1b614:	mov	fp, sp
   1b618:	sub	sp, sp, #40	; 0x28
   1b61c:	ldr	r3, [pc, #440]	; 1b7dc <ftello64@plt+0x9f14>
   1b620:	ldr	ip, [pc, #440]	; 1b7e0 <ftello64@plt+0x9f18>
   1b624:	str	r0, [fp, #-8]
   1b628:	str	r1, [fp, #-12]
   1b62c:	str	r2, [fp, #-16]
   1b630:	ldr	r0, [fp, #-16]
   1b634:	and	r0, r0, #1
   1b638:	cmp	r0, #0
   1b63c:	movw	r0, #0
   1b640:	movne	r0, #1
   1b644:	tst	r0, #1
   1b648:	movne	ip, r3
   1b64c:	str	ip, [sp, #16]
   1b650:	ldr	r0, [fp, #-8]
   1b654:	movw	r1, #0
   1b658:	str	r1, [r0]
   1b65c:	ldr	r0, [fp, #-8]
   1b660:	str	r1, [r0, #4]
   1b664:	ldr	r0, [fp, #-8]
   1b668:	str	r1, [r0, #8]
   1b66c:	movw	r0, #256	; 0x100
   1b670:	bl	383ec <ftello64@plt+0x26b24>
   1b674:	ldr	r1, [fp, #-8]
   1b678:	str	r0, [r1, #16]
   1b67c:	ldr	r0, [fp, #-8]
   1b680:	ldr	r0, [r0, #16]
   1b684:	movw	r1, #0
   1b688:	cmp	r0, r1
   1b68c:	bne	1b69c <ftello64@plt+0x9dd4>
   1b690:	movw	r0, #12
   1b694:	str	r0, [fp, #-4]
   1b698:	b	1b7d0 <ftello64@plt+0x9f08>
   1b69c:	ldr	r0, [pc, #320]	; 1b7e4 <ftello64@plt+0x9f1c>
   1b6a0:	ldr	r1, [fp, #-16]
   1b6a4:	and	r1, r1, #2
   1b6a8:	cmp	r1, #0
   1b6ac:	movw	r1, #0
   1b6b0:	movne	r1, #1
   1b6b4:	tst	r1, #1
   1b6b8:	moveq	r0, #0
   1b6bc:	ldr	r1, [sp, #16]
   1b6c0:	orr	r0, r1, r0
   1b6c4:	str	r0, [sp, #16]
   1b6c8:	ldr	r0, [fp, #-16]
   1b6cc:	and	r0, r0, #4
   1b6d0:	cmp	r0, #0
   1b6d4:	beq	1b70c <ftello64@plt+0x9e44>
   1b6d8:	ldr	r0, [sp, #16]
   1b6dc:	bic	r0, r0, #64	; 0x40
   1b6e0:	str	r0, [sp, #16]
   1b6e4:	ldr	r0, [sp, #16]
   1b6e8:	orr	r0, r0, #256	; 0x100
   1b6ec:	str	r0, [sp, #16]
   1b6f0:	ldr	r0, [fp, #-8]
   1b6f4:	ldrb	r1, [r0, #28]
   1b6f8:	and	r1, r1, #127	; 0x7f
   1b6fc:	movw	r2, #128	; 0x80
   1b700:	orr	r1, r1, r2
   1b704:	strb	r1, [r0, #28]
   1b708:	b	1b71c <ftello64@plt+0x9e54>
   1b70c:	ldr	r0, [fp, #-8]
   1b710:	ldrb	r1, [r0, #28]
   1b714:	and	r1, r1, #127	; 0x7f
   1b718:	strb	r1, [r0, #28]
   1b71c:	ldrb	r0, [fp, #-16]
   1b720:	and	r0, r0, #8
   1b724:	ldr	r1, [fp, #-8]
   1b728:	ldrb	r2, [r1, #28]
   1b72c:	lsl	r0, r0, #1
   1b730:	bic	r2, r2, #16
   1b734:	orr	r0, r2, r0
   1b738:	strb	r0, [r1, #28]
   1b73c:	ldr	r0, [fp, #-8]
   1b740:	movw	r1, #0
   1b744:	str	r1, [r0, #20]
   1b748:	ldr	r0, [fp, #-8]
   1b74c:	ldr	r1, [fp, #-12]
   1b750:	ldr	r2, [fp, #-12]
   1b754:	str	r0, [sp, #12]
   1b758:	mov	r0, r2
   1b75c:	str	r1, [sp, #8]
   1b760:	bl	1173c <strlen@plt>
   1b764:	ldr	r3, [sp, #16]
   1b768:	ldr	r1, [sp, #12]
   1b76c:	str	r0, [sp, #4]
   1b770:	mov	r0, r1
   1b774:	ldr	r1, [sp, #8]
   1b778:	ldr	r2, [sp, #4]
   1b77c:	bl	1a998 <ftello64@plt+0x90d0>
   1b780:	str	r0, [sp, #20]
   1b784:	ldr	r0, [sp, #20]
   1b788:	cmp	r0, #16
   1b78c:	bne	1b798 <ftello64@plt+0x9ed0>
   1b790:	movw	r0, #8
   1b794:	str	r0, [sp, #20]
   1b798:	ldr	r0, [sp, #20]
   1b79c:	cmp	r0, #0
   1b7a0:	bne	1b7b0 <ftello64@plt+0x9ee8>
   1b7a4:	ldr	r0, [fp, #-8]
   1b7a8:	bl	1ad94 <ftello64@plt+0x94cc>
   1b7ac:	b	1b7c8 <ftello64@plt+0x9f00>
   1b7b0:	ldr	r0, [fp, #-8]
   1b7b4:	ldr	r0, [r0, #16]
   1b7b8:	bl	17078 <ftello64@plt+0x57b0>
   1b7bc:	ldr	r0, [fp, #-8]
   1b7c0:	movw	r1, #0
   1b7c4:	str	r1, [r0, #16]
   1b7c8:	ldr	r0, [sp, #20]
   1b7cc:	str	r0, [fp, #-4]
   1b7d0:	ldr	r0, [fp, #-4]
   1b7d4:	mov	sp, fp
   1b7d8:	pop	{fp, pc}
   1b7dc:	strdeq	fp, [r3], -ip
   1b7e0:	smlabteq	r1, r6, r2, r0
   1b7e4:	subeq	r0, r0, r0
   1b7e8:	push	{fp, lr}
   1b7ec:	mov	fp, sp
   1b7f0:	sub	sp, sp, #40	; 0x28
   1b7f4:	str	r0, [fp, #-4]
   1b7f8:	str	r1, [fp, #-8]
   1b7fc:	str	r2, [fp, #-12]
   1b800:	str	r3, [fp, #-16]
   1b804:	movw	r0, #17
   1b808:	str	r0, [sp, #12]
   1b80c:	ldr	r0, [fp, #-4]
   1b810:	cmp	r0, #0
   1b814:	movw	r0, #1
   1b818:	str	r0, [sp, #4]
   1b81c:	blt	1b838 <ftello64@plt+0x9f70>
   1b820:	ldr	r0, [fp, #-4]
   1b824:	ldr	r1, [sp, #12]
   1b828:	cmp	r0, r1
   1b82c:	movw	r0, #0
   1b830:	movge	r0, #1
   1b834:	str	r0, [sp, #4]
   1b838:	ldr	r0, [sp, #4]
   1b83c:	tst	r0, #1
   1b840:	beq	1b848 <ftello64@plt+0x9f80>
   1b844:	bl	1188c <abort@plt>
   1b848:	ldr	r0, [fp, #-4]
   1b84c:	movw	r1, #61468	; 0xf01c
   1b850:	movt	r1, #3
   1b854:	add	r0, r1, r0, lsl #2
   1b858:	ldr	r0, [r0]
   1b85c:	movw	r1, #61084	; 0xee9c
   1b860:	movt	r1, #3
   1b864:	add	r0, r1, r0
   1b868:	bl	11730 <gettext@plt>
   1b86c:	str	r0, [sp, #20]
   1b870:	ldr	r0, [sp, #20]
   1b874:	bl	1173c <strlen@plt>
   1b878:	add	r0, r0, #1
   1b87c:	str	r0, [sp, #16]
   1b880:	ldr	r0, [fp, #-16]
   1b884:	cmp	r0, #0
   1b888:	beq	1b8d4 <ftello64@plt+0xa00c>
   1b88c:	ldr	r0, [sp, #16]
   1b890:	str	r0, [sp, #8]
   1b894:	ldr	r0, [sp, #16]
   1b898:	ldr	r1, [fp, #-16]
   1b89c:	cmp	r0, r1
   1b8a0:	bls	1b8c4 <ftello64@plt+0x9ffc>
   1b8a4:	ldr	r0, [fp, #-16]
   1b8a8:	sub	r0, r0, #1
   1b8ac:	str	r0, [sp, #8]
   1b8b0:	ldr	r0, [fp, #-12]
   1b8b4:	ldr	r1, [sp, #8]
   1b8b8:	add	r0, r0, r1
   1b8bc:	movw	r1, #0
   1b8c0:	strb	r1, [r0]
   1b8c4:	ldr	r0, [fp, #-12]
   1b8c8:	ldr	r1, [sp, #20]
   1b8cc:	ldr	r2, [sp, #8]
   1b8d0:	bl	115b0 <memcpy@plt>
   1b8d4:	ldr	r0, [sp, #16]
   1b8d8:	mov	sp, fp
   1b8dc:	pop	{fp, pc}
   1b8e0:	push	{fp, lr}
   1b8e4:	mov	fp, sp
   1b8e8:	sub	sp, sp, #8
   1b8ec:	str	r0, [sp, #4]
   1b8f0:	ldr	r0, [sp, #4]
   1b8f4:	ldr	r0, [r0]
   1b8f8:	str	r0, [sp]
   1b8fc:	ldr	r0, [sp]
   1b900:	movw	r1, #0
   1b904:	cmp	r0, r1
   1b908:	beq	1b950 <ftello64@plt+0xa088>
   1b90c:	movw	r0, #0
   1b910:	movt	r0, #0
   1b914:	cmp	r0, #0
   1b918:	bne	1b934 <ftello64@plt+0xa06c>
   1b91c:	b	1b920 <ftello64@plt+0xa058>
   1b920:	movw	r0, #0
   1b924:	movt	r0, #0
   1b928:	cmp	r0, #0
   1b92c:	beq	1b944 <ftello64@plt+0xa07c>
   1b930:	b	1b934 <ftello64@plt+0xa06c>
   1b934:	ldr	r0, [sp]
   1b938:	add	r0, r0, #136	; 0x88
   1b93c:	bl	11550 <pthread_mutex_destroy@plt>
   1b940:	b	1b948 <ftello64@plt+0xa080>
   1b944:	b	1b948 <ftello64@plt+0xa080>
   1b948:	ldr	r0, [sp]
   1b94c:	bl	1b99c <ftello64@plt+0xa0d4>
   1b950:	ldr	r0, [sp, #4]
   1b954:	movw	r1, #0
   1b958:	str	r1, [r0]
   1b95c:	ldr	r0, [sp, #4]
   1b960:	str	r1, [r0, #4]
   1b964:	ldr	r0, [sp, #4]
   1b968:	ldr	r0, [r0, #16]
   1b96c:	bl	17078 <ftello64@plt+0x57b0>
   1b970:	ldr	r0, [sp, #4]
   1b974:	movw	r1, #0
   1b978:	str	r1, [r0, #16]
   1b97c:	ldr	r0, [sp, #4]
   1b980:	ldr	r0, [r0, #20]
   1b984:	bl	17078 <ftello64@plt+0x57b0>
   1b988:	ldr	r0, [sp, #4]
   1b98c:	movw	r1, #0
   1b990:	str	r1, [r0, #20]
   1b994:	mov	sp, fp
   1b998:	pop	{fp, pc}
   1b99c:	push	{fp, lr}
   1b9a0:	mov	fp, sp
   1b9a4:	sub	sp, sp, #24
   1b9a8:	str	r0, [fp, #-4]
   1b9ac:	ldr	r0, [fp, #-4]
   1b9b0:	ldr	r0, [r0]
   1b9b4:	movw	r1, #0
   1b9b8:	cmp	r0, r1
   1b9bc:	beq	1ba04 <ftello64@plt+0xa13c>
   1b9c0:	movw	r0, #0
   1b9c4:	str	r0, [fp, #-8]
   1b9c8:	ldr	r0, [fp, #-8]
   1b9cc:	ldr	r1, [fp, #-4]
   1b9d0:	ldr	r1, [r1, #8]
   1b9d4:	cmp	r0, r1
   1b9d8:	bcs	1ba00 <ftello64@plt+0xa138>
   1b9dc:	ldr	r0, [fp, #-4]
   1b9e0:	ldr	r0, [r0]
   1b9e4:	ldr	r1, [fp, #-8]
   1b9e8:	add	r0, r0, r1, lsl #3
   1b9ec:	bl	1d5dc <ftello64@plt+0xbd14>
   1b9f0:	ldr	r0, [fp, #-8]
   1b9f4:	add	r0, r0, #1
   1b9f8:	str	r0, [fp, #-8]
   1b9fc:	b	1b9c8 <ftello64@plt+0xa100>
   1ba00:	b	1ba04 <ftello64@plt+0xa13c>
   1ba04:	ldr	r0, [fp, #-4]
   1ba08:	ldr	r0, [r0, #12]
   1ba0c:	bl	17078 <ftello64@plt+0x57b0>
   1ba10:	movw	r0, #0
   1ba14:	str	r0, [fp, #-8]
   1ba18:	ldr	r0, [fp, #-8]
   1ba1c:	ldr	r1, [fp, #-4]
   1ba20:	ldr	r1, [r1, #8]
   1ba24:	cmp	r0, r1
   1ba28:	bcs	1badc <ftello64@plt+0xa214>
   1ba2c:	ldr	r0, [fp, #-4]
   1ba30:	ldr	r0, [r0, #24]
   1ba34:	movw	r1, #0
   1ba38:	cmp	r0, r1
   1ba3c:	beq	1ba60 <ftello64@plt+0xa198>
   1ba40:	ldr	r0, [fp, #-4]
   1ba44:	ldr	r0, [r0, #24]
   1ba48:	ldr	r1, [fp, #-8]
   1ba4c:	movw	r2, #12
   1ba50:	mul	r1, r1, r2
   1ba54:	add	r0, r0, r1
   1ba58:	ldr	r0, [r0, #8]
   1ba5c:	bl	17078 <ftello64@plt+0x57b0>
   1ba60:	ldr	r0, [fp, #-4]
   1ba64:	ldr	r0, [r0, #28]
   1ba68:	movw	r1, #0
   1ba6c:	cmp	r0, r1
   1ba70:	beq	1ba94 <ftello64@plt+0xa1cc>
   1ba74:	ldr	r0, [fp, #-4]
   1ba78:	ldr	r0, [r0, #28]
   1ba7c:	ldr	r1, [fp, #-8]
   1ba80:	movw	r2, #12
   1ba84:	mul	r1, r1, r2
   1ba88:	add	r0, r0, r1
   1ba8c:	ldr	r0, [r0, #8]
   1ba90:	bl	17078 <ftello64@plt+0x57b0>
   1ba94:	ldr	r0, [fp, #-4]
   1ba98:	ldr	r0, [r0, #20]
   1ba9c:	movw	r1, #0
   1baa0:	cmp	r0, r1
   1baa4:	beq	1bac8 <ftello64@plt+0xa200>
   1baa8:	ldr	r0, [fp, #-4]
   1baac:	ldr	r0, [r0, #20]
   1bab0:	ldr	r1, [fp, #-8]
   1bab4:	movw	r2, #12
   1bab8:	mul	r1, r1, r2
   1babc:	add	r0, r0, r1
   1bac0:	ldr	r0, [r0, #8]
   1bac4:	bl	17078 <ftello64@plt+0x57b0>
   1bac8:	b	1bacc <ftello64@plt+0xa204>
   1bacc:	ldr	r0, [fp, #-8]
   1bad0:	add	r0, r0, #1
   1bad4:	str	r0, [fp, #-8]
   1bad8:	b	1ba18 <ftello64@plt+0xa150>
   1badc:	ldr	r0, [fp, #-4]
   1bae0:	ldr	r0, [r0, #20]
   1bae4:	bl	17078 <ftello64@plt+0x57b0>
   1bae8:	ldr	r0, [fp, #-4]
   1baec:	ldr	r0, [r0, #24]
   1baf0:	bl	17078 <ftello64@plt+0x57b0>
   1baf4:	ldr	r0, [fp, #-4]
   1baf8:	ldr	r0, [r0, #28]
   1bafc:	bl	17078 <ftello64@plt+0x57b0>
   1bb00:	ldr	r0, [fp, #-4]
   1bb04:	ldr	r0, [r0]
   1bb08:	bl	17078 <ftello64@plt+0x57b0>
   1bb0c:	ldr	r0, [fp, #-4]
   1bb10:	ldr	r0, [r0, #32]
   1bb14:	movw	r1, #0
   1bb18:	cmp	r0, r1
   1bb1c:	beq	1bbc4 <ftello64@plt+0xa2fc>
   1bb20:	movw	r0, #0
   1bb24:	str	r0, [fp, #-8]
   1bb28:	ldr	r0, [fp, #-8]
   1bb2c:	ldr	r1, [fp, #-4]
   1bb30:	ldr	r1, [r1, #68]	; 0x44
   1bb34:	cmp	r0, r1
   1bb38:	bhi	1bbc0 <ftello64@plt+0xa2f8>
   1bb3c:	ldr	r0, [fp, #-4]
   1bb40:	ldr	r0, [r0, #32]
   1bb44:	ldr	r1, [fp, #-8]
   1bb48:	movw	r2, #12
   1bb4c:	mul	r1, r1, r2
   1bb50:	add	r0, r0, r1
   1bb54:	str	r0, [sp, #8]
   1bb58:	movw	r0, #0
   1bb5c:	str	r0, [sp, #12]
   1bb60:	ldr	r0, [sp, #12]
   1bb64:	ldr	r1, [sp, #8]
   1bb68:	ldr	r1, [r1]
   1bb6c:	cmp	r0, r1
   1bb70:	bge	1bba4 <ftello64@plt+0xa2dc>
   1bb74:	ldr	r0, [sp, #8]
   1bb78:	ldr	r0, [r0, #8]
   1bb7c:	ldr	r1, [sp, #12]
   1bb80:	add	r0, r0, r1, lsl #2
   1bb84:	ldr	r0, [r0]
   1bb88:	str	r0, [sp, #4]
   1bb8c:	ldr	r0, [sp, #4]
   1bb90:	bl	1d66c <ftello64@plt+0xbda4>
   1bb94:	ldr	r0, [sp, #12]
   1bb98:	add	r0, r0, #1
   1bb9c:	str	r0, [sp, #12]
   1bba0:	b	1bb60 <ftello64@plt+0xa298>
   1bba4:	ldr	r0, [sp, #8]
   1bba8:	ldr	r0, [r0, #8]
   1bbac:	bl	17078 <ftello64@plt+0x57b0>
   1bbb0:	ldr	r0, [fp, #-8]
   1bbb4:	add	r0, r0, #1
   1bbb8:	str	r0, [fp, #-8]
   1bbbc:	b	1bb28 <ftello64@plt+0xa260>
   1bbc0:	b	1bbc4 <ftello64@plt+0xa2fc>
   1bbc4:	ldr	r0, [fp, #-4]
   1bbc8:	ldr	r0, [r0, #32]
   1bbcc:	bl	17078 <ftello64@plt+0x57b0>
   1bbd0:	ldr	r0, [fp, #-4]
   1bbd4:	ldr	r0, [r0, #60]	; 0x3c
   1bbd8:	movw	r1, #61536	; 0xf060
   1bbdc:	movt	r1, #3
   1bbe0:	cmp	r0, r1
   1bbe4:	beq	1bbf4 <ftello64@plt+0xa32c>
   1bbe8:	ldr	r0, [fp, #-4]
   1bbec:	ldr	r0, [r0, #60]	; 0x3c
   1bbf0:	bl	17078 <ftello64@plt+0x57b0>
   1bbf4:	ldr	r0, [fp, #-4]
   1bbf8:	ldr	r0, [r0, #132]	; 0x84
   1bbfc:	bl	17078 <ftello64@plt+0x57b0>
   1bc00:	ldr	r0, [fp, #-4]
   1bc04:	bl	17078 <ftello64@plt+0x57b0>
   1bc08:	mov	sp, fp
   1bc0c:	pop	{fp, pc}
   1bc10:	push	{r4, r5, r6, sl, fp, lr}
   1bc14:	add	fp, sp, #16
   1bc18:	sub	sp, sp, #56	; 0x38
   1bc1c:	ldr	ip, [fp, #8]
   1bc20:	str	r0, [fp, #-24]	; 0xffffffe8
   1bc24:	str	r1, [fp, #-28]	; 0xffffffe4
   1bc28:	str	r2, [fp, #-32]	; 0xffffffe0
   1bc2c:	str	r3, [sp, #36]	; 0x24
   1bc30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bc34:	ldr	r0, [r0]
   1bc38:	str	r0, [sp, #20]
   1bc3c:	ldr	r0, [fp, #8]
   1bc40:	mvn	r1, #7
   1bc44:	and	r0, r0, r1
   1bc48:	cmp	r0, #0
   1bc4c:	beq	1bc5c <ftello64@plt+0xa394>
   1bc50:	movw	r0, #2
   1bc54:	str	r0, [fp, #-20]	; 0xffffffec
   1bc58:	b	1bdc4 <ftello64@plt+0xa4fc>
   1bc5c:	ldr	r0, [fp, #8]
   1bc60:	and	r0, r0, #4
   1bc64:	cmp	r0, #0
   1bc68:	beq	1bc88 <ftello64@plt+0xa3c0>
   1bc6c:	ldr	r0, [sp, #36]	; 0x24
   1bc70:	ldr	r0, [r0]
   1bc74:	str	r0, [sp, #28]
   1bc78:	ldr	r0, [sp, #36]	; 0x24
   1bc7c:	ldr	r0, [r0, #4]
   1bc80:	str	r0, [sp, #24]
   1bc84:	b	1bc9c <ftello64@plt+0xa3d4>
   1bc88:	movw	r0, #0
   1bc8c:	str	r0, [sp, #28]
   1bc90:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bc94:	bl	1173c <strlen@plt>
   1bc98:	str	r0, [sp, #24]
   1bc9c:	movw	r0, #0
   1bca0:	movt	r0, #0
   1bca4:	cmp	r0, #0
   1bca8:	bne	1bcc4 <ftello64@plt+0xa3fc>
   1bcac:	b	1bcb0 <ftello64@plt+0xa3e8>
   1bcb0:	movw	r0, #0
   1bcb4:	movt	r0, #0
   1bcb8:	cmp	r0, #0
   1bcbc:	beq	1bcd4 <ftello64@plt+0xa40c>
   1bcc0:	b	1bcc4 <ftello64@plt+0xa3fc>
   1bcc4:	ldr	r0, [sp, #20]
   1bcc8:	add	r0, r0, #136	; 0x88
   1bccc:	bl	1158c <pthread_mutex_lock@plt>
   1bcd0:	b	1bcd8 <ftello64@plt+0xa410>
   1bcd4:	b	1bcd8 <ftello64@plt+0xa410>
   1bcd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bcdc:	ldrb	r0, [r0, #28]
   1bce0:	ubfx	r0, r0, #4, #1
   1bce4:	and	r0, r0, #255	; 0xff
   1bce8:	cmp	r0, #0
   1bcec:	beq	1bd30 <ftello64@plt+0xa468>
   1bcf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bcf4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bcf8:	ldr	r2, [sp, #24]
   1bcfc:	ldr	r3, [sp, #28]
   1bd00:	ldr	ip, [sp, #24]
   1bd04:	ldr	lr, [sp, #24]
   1bd08:	ldr	r4, [fp, #8]
   1bd0c:	str	ip, [sp]
   1bd10:	str	lr, [sp, #4]
   1bd14:	movw	ip, #0
   1bd18:	str	ip, [sp, #8]
   1bd1c:	str	ip, [sp, #12]
   1bd20:	str	r4, [sp, #16]
   1bd24:	bl	1bdd0 <ftello64@plt+0xa508>
   1bd28:	str	r0, [sp, #32]
   1bd2c:	b	1bd70 <ftello64@plt+0xa4a8>
   1bd30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bd34:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bd38:	ldr	r2, [sp, #24]
   1bd3c:	ldr	r3, [sp, #28]
   1bd40:	ldr	ip, [sp, #24]
   1bd44:	ldr	lr, [sp, #24]
   1bd48:	ldr	r4, [fp, #-32]	; 0xffffffe0
   1bd4c:	ldr	r5, [sp, #36]	; 0x24
   1bd50:	ldr	r6, [fp, #8]
   1bd54:	str	ip, [sp]
   1bd58:	str	lr, [sp, #4]
   1bd5c:	str	r4, [sp, #8]
   1bd60:	str	r5, [sp, #12]
   1bd64:	str	r6, [sp, #16]
   1bd68:	bl	1bdd0 <ftello64@plt+0xa508>
   1bd6c:	str	r0, [sp, #32]
   1bd70:	movw	r0, #0
   1bd74:	movt	r0, #0
   1bd78:	cmp	r0, #0
   1bd7c:	bne	1bd98 <ftello64@plt+0xa4d0>
   1bd80:	b	1bd84 <ftello64@plt+0xa4bc>
   1bd84:	movw	r0, #0
   1bd88:	movt	r0, #0
   1bd8c:	cmp	r0, #0
   1bd90:	beq	1bda8 <ftello64@plt+0xa4e0>
   1bd94:	b	1bd98 <ftello64@plt+0xa4d0>
   1bd98:	ldr	r0, [sp, #20]
   1bd9c:	add	r0, r0, #136	; 0x88
   1bda0:	bl	114cc <pthread_mutex_unlock@plt>
   1bda4:	b	1bdac <ftello64@plt+0xa4e4>
   1bda8:	b	1bdac <ftello64@plt+0xa4e4>
   1bdac:	ldr	r0, [sp, #32]
   1bdb0:	cmp	r0, #0
   1bdb4:	movw	r0, #0
   1bdb8:	movne	r0, #1
   1bdbc:	and	r0, r0, #1
   1bdc0:	str	r0, [fp, #-20]	; 0xffffffec
   1bdc4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1bdc8:	sub	sp, fp, #16
   1bdcc:	pop	{r4, r5, r6, sl, fp, pc}
   1bdd0:	push	{r4, r5, r6, sl, fp, lr}
   1bdd4:	add	fp, sp, #16
   1bdd8:	sub	sp, sp, #376	; 0x178
   1bddc:	ldr	ip, [fp, #24]
   1bde0:	ldr	lr, [fp, #20]
   1bde4:	ldr	r4, [fp, #16]
   1bde8:	ldr	r5, [fp, #12]
   1bdec:	ldr	r6, [fp, #8]
   1bdf0:	str	r0, [fp, #-24]	; 0xffffffe8
   1bdf4:	str	r1, [fp, #-28]	; 0xffffffe4
   1bdf8:	str	r2, [fp, #-32]	; 0xffffffe0
   1bdfc:	str	r3, [fp, #-36]	; 0xffffffdc
   1be00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1be04:	ldr	r0, [r0]
   1be08:	str	r0, [fp, #-44]	; 0xffffffd4
   1be0c:	mvn	r0, #0
   1be10:	str	r0, [fp, #-72]	; 0xffffffb8
   1be14:	add	r0, sp, #172	; 0xac
   1be18:	mov	r1, #0
   1be1c:	mov	r2, #136	; 0x88
   1be20:	str	ip, [sp, #148]	; 0x94
   1be24:	str	lr, [sp, #144]	; 0x90
   1be28:	str	r4, [sp, #140]	; 0x8c
   1be2c:	str	r5, [sp, #136]	; 0x88
   1be30:	str	r6, [sp, #132]	; 0x84
   1be34:	bl	11790 <memset@plt>
   1be38:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1be3c:	str	r1, [sp, #256]	; 0x100
   1be40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1be44:	ldr	r1, [r1, #16]
   1be48:	movw	r2, #0
   1be4c:	cmp	r1, r2
   1be50:	beq	1bea4 <ftello64@plt+0xa5dc>
   1be54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1be58:	ldrb	r0, [r0, #28]
   1be5c:	ubfx	r0, r0, #3, #1
   1be60:	and	r0, r0, #255	; 0xff
   1be64:	cmp	r0, #0
   1be68:	beq	1bea4 <ftello64@plt+0xa5dc>
   1be6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1be70:	ldr	r1, [fp, #8]
   1be74:	cmp	r0, r1
   1be78:	beq	1bea4 <ftello64@plt+0xa5dc>
   1be7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1be80:	ldrb	r0, [r0, #28]
   1be84:	and	r0, r0, #1
   1be88:	and	r0, r0, #255	; 0xff
   1be8c:	cmp	r0, #0
   1be90:	bne	1bea4 <ftello64@plt+0xa5dc>
   1be94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1be98:	ldr	r0, [r0, #16]
   1be9c:	str	r0, [sp, #128]	; 0x80
   1bea0:	b	1beb0 <ftello64@plt+0xa5e8>
   1bea4:	movw	r0, #0
   1bea8:	str	r0, [sp, #128]	; 0x80
   1beac:	b	1beb0 <ftello64@plt+0xa5e8>
   1beb0:	ldr	r0, [sp, #128]	; 0x80
   1beb4:	str	r0, [sp, #168]	; 0xa8
   1beb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bebc:	ldr	r0, [r0, #20]
   1bec0:	str	r0, [sp, #164]	; 0xa4
   1bec4:	ldr	r0, [fp, #16]
   1bec8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1becc:	ldr	r1, [r1, #24]
   1bed0:	cmp	r0, r1
   1bed4:	bls	1bef4 <ftello64@plt+0xa62c>
   1bed8:	ldr	r0, [fp, #16]
   1bedc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1bee0:	ldr	r1, [r1, #24]
   1bee4:	add	r1, r1, #1
   1bee8:	sub	r0, r0, r1
   1beec:	str	r0, [sp, #124]	; 0x7c
   1bef0:	b	1bf00 <ftello64@plt+0xa638>
   1bef4:	movw	r0, #0
   1bef8:	str	r0, [sp, #124]	; 0x7c
   1befc:	b	1bf00 <ftello64@plt+0xa638>
   1bf00:	ldr	r0, [sp, #124]	; 0x7c
   1bf04:	str	r0, [fp, #-76]	; 0xffffffb4
   1bf08:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1bf0c:	ldr	r1, [fp, #16]
   1bf10:	sub	r0, r1, r0
   1bf14:	str	r0, [fp, #16]
   1bf18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bf1c:	ldr	r0, [r0, #8]
   1bf20:	cmp	r0, #0
   1bf24:	movw	r0, #1
   1bf28:	str	r0, [sp, #120]	; 0x78
   1bf2c:	beq	1bfa0 <ftello64@plt+0xa6d8>
   1bf30:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bf34:	ldr	r0, [r0, #36]	; 0x24
   1bf38:	movw	r1, #0
   1bf3c:	cmp	r0, r1
   1bf40:	movw	r0, #1
   1bf44:	str	r0, [sp, #120]	; 0x78
   1bf48:	beq	1bfa0 <ftello64@plt+0xa6d8>
   1bf4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bf50:	ldr	r0, [r0, #40]	; 0x28
   1bf54:	movw	r1, #0
   1bf58:	cmp	r0, r1
   1bf5c:	movw	r0, #1
   1bf60:	str	r0, [sp, #120]	; 0x78
   1bf64:	beq	1bfa0 <ftello64@plt+0xa6d8>
   1bf68:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bf6c:	ldr	r0, [r0, #44]	; 0x2c
   1bf70:	movw	r1, #0
   1bf74:	cmp	r0, r1
   1bf78:	movw	r0, #1
   1bf7c:	str	r0, [sp, #120]	; 0x78
   1bf80:	beq	1bfa0 <ftello64@plt+0xa6d8>
   1bf84:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bf88:	ldr	r0, [r0, #48]	; 0x30
   1bf8c:	movw	r1, #0
   1bf90:	cmp	r0, r1
   1bf94:	movw	r0, #0
   1bf98:	moveq	r0, #1
   1bf9c:	str	r0, [sp, #120]	; 0x78
   1bfa0:	ldr	r0, [sp, #120]	; 0x78
   1bfa4:	tst	r0, #1
   1bfa8:	beq	1bfb8 <ftello64@plt+0xa6f0>
   1bfac:	movw	r0, #1
   1bfb0:	str	r0, [fp, #-20]	; 0xffffffec
   1bfb4:	b	1ccd4 <ftello64@plt+0xb40c>
   1bfb8:	ldr	r0, [fp, #8]
   1bfbc:	movw	r1, #0
   1bfc0:	cmp	r1, r0
   1bfc4:	bgt	1bfdc <ftello64@plt+0xa714>
   1bfc8:	ldr	r0, [fp, #8]
   1bfcc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1bfd0:	cmp	r0, r1
   1bfd4:	bgt	1bfdc <ftello64@plt+0xa714>
   1bfd8:	b	1bfdc <ftello64@plt+0xa714>
   1bfdc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bfe0:	ldr	r0, [r0, #36]	; 0x24
   1bfe4:	ldr	r0, [r0, #8]
   1bfe8:	cmp	r0, #0
   1bfec:	bne	1c060 <ftello64@plt+0xa798>
   1bff0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bff4:	ldr	r0, [r0, #40]	; 0x28
   1bff8:	ldr	r0, [r0, #8]
   1bffc:	cmp	r0, #0
   1c000:	bne	1c060 <ftello64@plt+0xa798>
   1c004:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c008:	ldr	r0, [r0, #44]	; 0x2c
   1c00c:	ldr	r0, [r0, #8]
   1c010:	cmp	r0, #0
   1c014:	beq	1c030 <ftello64@plt+0xa768>
   1c018:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c01c:	ldrb	r0, [r0, #28]
   1c020:	lsr	r0, r0, #7
   1c024:	and	r0, r0, #255	; 0xff
   1c028:	cmp	r0, #0
   1c02c:	bne	1c060 <ftello64@plt+0xa798>
   1c030:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c034:	cmp	r0, #0
   1c038:	beq	1c054 <ftello64@plt+0xa78c>
   1c03c:	ldr	r0, [fp, #8]
   1c040:	cmp	r0, #0
   1c044:	beq	1c054 <ftello64@plt+0xa78c>
   1c048:	movw	r0, #1
   1c04c:	str	r0, [fp, #-20]	; 0xffffffec
   1c050:	b	1ccd4 <ftello64@plt+0xb40c>
   1c054:	movw	r0, #0
   1c058:	str	r0, [fp, #8]
   1c05c:	str	r0, [fp, #-36]	; 0xffffffdc
   1c060:	ldr	r0, [fp, #16]
   1c064:	cmp	r0, #0
   1c068:	movw	r0, #1
   1c06c:	str	r0, [sp, #116]	; 0x74
   1c070:	bne	1c08c <ftello64@plt+0xa7c4>
   1c074:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c078:	ldr	r0, [r0, #76]	; 0x4c
   1c07c:	cmp	r0, #0
   1c080:	movw	r0, #0
   1c084:	movne	r0, #1
   1c088:	str	r0, [sp, #116]	; 0x74
   1c08c:	ldr	r0, [sp, #116]	; 0x74
   1c090:	add	r1, sp, #172	; 0xac
   1c094:	and	r0, r0, #1
   1c098:	strb	r0, [fp, #-57]	; 0xffffffc7
   1c09c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c0a0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c0a4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1c0a8:	ldr	r3, [r3, #8]
   1c0ac:	add	r3, r3, #1
   1c0b0:	ldr	ip, [fp, #-24]	; 0xffffffe8
   1c0b4:	ldr	ip, [ip, #20]
   1c0b8:	ldr	lr, [fp, #-24]	; 0xffffffe8
   1c0bc:	ldr	lr, [lr, #12]
   1c0c0:	and	lr, lr, #4194304	; 0x400000
   1c0c4:	cmp	lr, #0
   1c0c8:	movw	lr, #0
   1c0cc:	movne	lr, #1
   1c0d0:	ldr	r4, [fp, #-44]	; 0xffffffd4
   1c0d4:	str	r0, [sp, #112]	; 0x70
   1c0d8:	mov	r0, r1
   1c0dc:	ldr	r1, [sp, #112]	; 0x70
   1c0e0:	str	ip, [sp]
   1c0e4:	and	ip, lr, #1
   1c0e8:	str	ip, [sp, #4]
   1c0ec:	str	r4, [sp, #8]
   1c0f0:	bl	28838 <ftello64@plt+0x16f70>
   1c0f4:	str	r0, [fp, #-40]	; 0xffffffd8
   1c0f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c0fc:	cmp	r0, #0
   1c100:	beq	1c108 <ftello64@plt+0xa840>
   1c104:	b	1cca4 <ftello64@plt+0xb3dc>
   1c108:	ldr	r0, [fp, #12]
   1c10c:	str	r0, [sp, #228]	; 0xe4
   1c110:	ldr	r0, [fp, #12]
   1c114:	str	r0, [sp, #224]	; 0xe0
   1c118:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c11c:	ldrb	r0, [r0, #28]
   1c120:	lsr	r0, r0, #7
   1c124:	strb	r0, [sp, #249]	; 0xf9
   1c128:	ldr	r1, [fp, #24]
   1c12c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c130:	ldr	r0, [r0, #76]	; 0x4c
   1c134:	lsl	r2, r0, #1
   1c138:	add	r0, sp, #172	; 0xac
   1c13c:	bl	289cc <ftello64@plt+0x17104>
   1c140:	str	r0, [fp, #-40]	; 0xffffffd8
   1c144:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c148:	cmp	r0, #0
   1c14c:	beq	1c154 <ftello64@plt+0xa88c>
   1c150:	b	1cca4 <ftello64@plt+0xb3dc>
   1c154:	ldr	r0, [fp, #16]
   1c158:	cmp	r0, #1
   1c15c:	bhi	1c178 <ftello64@plt+0xa8b0>
   1c160:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c164:	ldrb	r0, [r0, #88]	; 0x58
   1c168:	ubfx	r0, r0, #1, #1
   1c16c:	and	r0, r0, #255	; 0xff
   1c170:	cmp	r0, #0
   1c174:	beq	1c1c8 <ftello64@plt+0xa900>
   1c178:	ldr	r0, [pc, #2912]	; 1cce0 <ftello64@plt+0xb418>
   1c17c:	ldr	r1, [sp, #208]	; 0xd0
   1c180:	cmp	r0, r1
   1c184:	bhi	1c194 <ftello64@plt+0xa8cc>
   1c188:	movw	r0, #12
   1c18c:	str	r0, [fp, #-40]	; 0xffffffd8
   1c190:	b	1cca4 <ftello64@plt+0xb3dc>
   1c194:	ldr	r0, [sp, #208]	; 0xd0
   1c198:	add	r0, r0, #1
   1c19c:	lsl	r0, r0, #2
   1c1a0:	bl	383ec <ftello64@plt+0x26b24>
   1c1a4:	str	r0, [sp, #272]	; 0x110
   1c1a8:	ldr	r0, [sp, #272]	; 0x110
   1c1ac:	movw	r1, #0
   1c1b0:	cmp	r0, r1
   1c1b4:	bne	1c1c4 <ftello64@plt+0xa8fc>
   1c1b8:	movw	r0, #12
   1c1bc:	str	r0, [fp, #-40]	; 0xffffffd8
   1c1c0:	b	1cca4 <ftello64@plt+0xb3dc>
   1c1c4:	b	1c1c8 <ftello64@plt+0xa900>
   1c1c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c1cc:	str	r0, [fp, #-68]	; 0xffffffbc
   1c1d0:	ldr	r0, [fp, #24]
   1c1d4:	and	r0, r0, #1
   1c1d8:	cmp	r0, #0
   1c1dc:	movw	r0, #0
   1c1e0:	movne	r0, #1
   1c1e4:	tst	r0, #1
   1c1e8:	movw	r0, #4
   1c1ec:	moveq	r0, #6
   1c1f0:	str	r0, [sp, #232]	; 0xe8
   1c1f4:	ldr	r0, [fp, #8]
   1c1f8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c1fc:	cmp	r0, r1
   1c200:	movw	r0, #0
   1c204:	movlt	r0, #1
   1c208:	tst	r0, #1
   1c20c:	mvn	r0, #0
   1c210:	moveq	r0, #1
   1c214:	str	r0, [fp, #-56]	; 0xffffffc8
   1c218:	ldr	r0, [fp, #8]
   1c21c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c220:	cmp	r0, r1
   1c224:	bge	1c234 <ftello64@plt+0xa96c>
   1c228:	ldr	r0, [fp, #8]
   1c22c:	str	r0, [sp, #108]	; 0x6c
   1c230:	b	1c23c <ftello64@plt+0xa974>
   1c234:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c238:	str	r0, [sp, #108]	; 0x6c
   1c23c:	ldr	r0, [sp, #108]	; 0x6c
   1c240:	str	r0, [fp, #-48]	; 0xffffffd0
   1c244:	ldr	r0, [fp, #8]
   1c248:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c24c:	cmp	r0, r1
   1c250:	bge	1c260 <ftello64@plt+0xa998>
   1c254:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c258:	str	r0, [sp, #104]	; 0x68
   1c25c:	b	1c268 <ftello64@plt+0xa9a0>
   1c260:	ldr	r0, [fp, #8]
   1c264:	str	r0, [sp, #104]	; 0x68
   1c268:	ldr	r0, [sp, #104]	; 0x68
   1c26c:	str	r0, [fp, #-52]	; 0xffffffcc
   1c270:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c274:	ldr	r0, [r0, #92]	; 0x5c
   1c278:	cmp	r0, #1
   1c27c:	movw	r0, #0
   1c280:	moveq	r0, #1
   1c284:	and	r0, r0, #1
   1c288:	strb	r0, [fp, #-77]	; 0xffffffb3
   1c28c:	ldr	r0, [sp, #168]	; 0xa8
   1c290:	movw	r1, #0
   1c294:	cmp	r0, r1
   1c298:	beq	1c354 <ftello64@plt+0xaa8c>
   1c29c:	ldrb	r0, [fp, #-77]	; 0xffffffb3
   1c2a0:	tst	r0, #1
   1c2a4:	movw	r0, #1
   1c2a8:	str	r0, [sp, #100]	; 0x64
   1c2ac:	bne	1c2f4 <ftello64@plt+0xaa2c>
   1c2b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c2b4:	ldr	r0, [r0, #12]
   1c2b8:	and	r0, r0, #4194304	; 0x400000
   1c2bc:	cmp	r0, #0
   1c2c0:	movw	r0, #1
   1c2c4:	str	r0, [sp, #96]	; 0x60
   1c2c8:	bne	1c2e4 <ftello64@plt+0xaa1c>
   1c2cc:	ldr	r0, [sp, #164]	; 0xa4
   1c2d0:	movw	r1, #0
   1c2d4:	cmp	r0, r1
   1c2d8:	movw	r0, #0
   1c2dc:	movne	r0, #1
   1c2e0:	str	r0, [sp, #96]	; 0x60
   1c2e4:	ldr	r0, [sp, #96]	; 0x60
   1c2e8:	mvn	r1, #0
   1c2ec:	eor	r0, r0, r1
   1c2f0:	str	r0, [sp, #100]	; 0x64
   1c2f4:	ldr	r0, [sp, #100]	; 0x64
   1c2f8:	tst	r0, #1
   1c2fc:	movw	r0, #4
   1c300:	moveq	r0, #0
   1c304:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c308:	ldr	r2, [fp, #8]
   1c30c:	cmp	r1, r2
   1c310:	movw	r1, #0
   1c314:	movle	r1, #1
   1c318:	tst	r1, #1
   1c31c:	movw	r1, #2
   1c320:	moveq	r1, #0
   1c324:	orr	r0, r0, r1
   1c328:	ldr	r1, [sp, #164]	; 0xa4
   1c32c:	movw	r2, #0
   1c330:	cmp	r1, r2
   1c334:	movw	r1, #0
   1c338:	movne	r1, #1
   1c33c:	tst	r1, #1
   1c340:	movw	r1, #1
   1c344:	moveq	r1, #0
   1c348:	orr	r0, r0, r1
   1c34c:	str	r0, [sp, #92]	; 0x5c
   1c350:	b	1c360 <ftello64@plt+0xaa98>
   1c354:	movw	r0, #8
   1c358:	str	r0, [sp, #92]	; 0x5c
   1c35c:	b	1c360 <ftello64@plt+0xaa98>
   1c360:	ldr	r0, [sp, #92]	; 0x5c
   1c364:	str	r0, [fp, #-64]	; 0xffffffc0
   1c368:	movw	r0, #1
   1c36c:	str	r0, [fp, #-40]	; 0xffffffd8
   1c370:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c374:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1c378:	cmp	r0, r1
   1c37c:	blt	1c390 <ftello64@plt+0xaac8>
   1c380:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1c384:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c388:	cmp	r0, r1
   1c38c:	bge	1c394 <ftello64@plt+0xaacc>
   1c390:	b	1cca4 <ftello64@plt+0xb3dc>
   1c394:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1c398:	sub	r0, r0, #4
   1c39c:	cmp	r0, #4
   1c3a0:	str	r0, [sp, #88]	; 0x58
   1c3a4:	bhi	1c62c <ftello64@plt+0xad64>
   1c3a8:	add	r0, pc, #8
   1c3ac:	ldr	r1, [sp, #88]	; 0x58
   1c3b0:	ldr	r0, [r0, r1, lsl #2]
   1c3b4:	mov	pc, r0
   1c3b8:	andeq	ip, r1, r0, ror #10
   1c3bc:	andeq	ip, r1, r0, ror #10
   1c3c0:	andeq	ip, r1, ip, asr #8
   1c3c4:	ldrdeq	ip, [r1], -r0
   1c3c8:	andeq	ip, r1, ip, asr #7
   1c3cc:	b	1c720 <ftello64@plt+0xae58>
   1c3d0:	b	1c3d4 <ftello64@plt+0xab0c>
   1c3d4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c3d8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1c3dc:	cmp	r0, r1
   1c3e0:	movw	r0, #0
   1c3e4:	str	r0, [sp, #84]	; 0x54
   1c3e8:	bge	1c42c <ftello64@plt+0xab64>
   1c3ec:	ldr	r0, [sp, #168]	; 0xa8
   1c3f0:	ldr	r1, [sp, #164]	; 0xa4
   1c3f4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c3f8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c3fc:	add	r2, r2, r3
   1c400:	ldrb	r2, [r2]
   1c404:	add	r1, r1, r2
   1c408:	ldrb	r1, [r1]
   1c40c:	add	r0, r0, r1
   1c410:	ldrsb	r0, [r0]
   1c414:	cmp	r0, #0
   1c418:	movw	r0, #0
   1c41c:	movne	r0, #1
   1c420:	mvn	r1, #0
   1c424:	eor	r0, r0, r1
   1c428:	str	r0, [sp, #84]	; 0x54
   1c42c:	ldr	r0, [sp, #84]	; 0x54
   1c430:	tst	r0, #1
   1c434:	beq	1c448 <ftello64@plt+0xab80>
   1c438:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c43c:	add	r0, r0, #1
   1c440:	str	r0, [fp, #-68]	; 0xffffffbc
   1c444:	b	1c3d4 <ftello64@plt+0xab0c>
   1c448:	b	1c4bc <ftello64@plt+0xabf4>
   1c44c:	b	1c450 <ftello64@plt+0xab88>
   1c450:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c454:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1c458:	cmp	r0, r1
   1c45c:	movw	r0, #0
   1c460:	str	r0, [sp, #80]	; 0x50
   1c464:	bge	1c49c <ftello64@plt+0xabd4>
   1c468:	ldr	r0, [sp, #168]	; 0xa8
   1c46c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c470:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1c474:	add	r1, r1, r2
   1c478:	ldrb	r1, [r1]
   1c47c:	add	r0, r0, r1
   1c480:	ldrsb	r0, [r0]
   1c484:	cmp	r0, #0
   1c488:	movw	r0, #0
   1c48c:	movne	r0, #1
   1c490:	mvn	r1, #0
   1c494:	eor	r0, r0, r1
   1c498:	str	r0, [sp, #80]	; 0x50
   1c49c:	ldr	r0, [sp, #80]	; 0x50
   1c4a0:	tst	r0, #1
   1c4a4:	beq	1c4b8 <ftello64@plt+0xabf0>
   1c4a8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c4ac:	add	r0, r0, #1
   1c4b0:	str	r0, [fp, #-68]	; 0xffffffbc
   1c4b4:	b	1c450 <ftello64@plt+0xab88>
   1c4b8:	b	1c4bc <ftello64@plt+0xabf4>
   1c4bc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c4c0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1c4c4:	cmp	r0, r1
   1c4c8:	bne	1c55c <ftello64@plt+0xac94>
   1c4cc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c4d0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c4d4:	cmp	r0, r1
   1c4d8:	blt	1c4e8 <ftello64@plt+0xac20>
   1c4dc:	movw	r0, #0
   1c4e0:	str	r0, [sp, #76]	; 0x4c
   1c4e4:	b	1c4fc <ftello64@plt+0xac34>
   1c4e8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c4ec:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c4f0:	add	r0, r0, r1
   1c4f4:	ldrb	r0, [r0]
   1c4f8:	str	r0, [sp, #76]	; 0x4c
   1c4fc:	ldr	r0, [sp, #76]	; 0x4c
   1c500:	str	r0, [fp, #-84]	; 0xffffffac
   1c504:	ldr	r0, [sp, #168]	; 0xa8
   1c508:	ldr	r1, [sp, #164]	; 0xa4
   1c50c:	movw	r2, #0
   1c510:	cmp	r1, r2
   1c514:	str	r0, [sp, #72]	; 0x48
   1c518:	beq	1c534 <ftello64@plt+0xac6c>
   1c51c:	ldr	r0, [sp, #164]	; 0xa4
   1c520:	ldr	r1, [fp, #-84]	; 0xffffffac
   1c524:	add	r0, r0, r1
   1c528:	ldrb	r0, [r0]
   1c52c:	str	r0, [sp, #68]	; 0x44
   1c530:	b	1c53c <ftello64@plt+0xac74>
   1c534:	ldr	r0, [fp, #-84]	; 0xffffffac
   1c538:	str	r0, [sp, #68]	; 0x44
   1c53c:	ldr	r0, [sp, #68]	; 0x44
   1c540:	ldr	r1, [sp, #72]	; 0x48
   1c544:	add	r0, r1, r0
   1c548:	ldrsb	r0, [r0]
   1c54c:	cmp	r0, #0
   1c550:	bne	1c558 <ftello64@plt+0xac90>
   1c554:	b	1cca4 <ftello64@plt+0xb3dc>
   1c558:	b	1c55c <ftello64@plt+0xac94>
   1c55c:	b	1c720 <ftello64@plt+0xae58>
   1c560:	b	1c564 <ftello64@plt+0xac9c>
   1c564:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c568:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1c56c:	cmp	r0, r1
   1c570:	blt	1c614 <ftello64@plt+0xad4c>
   1c574:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c578:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c57c:	cmp	r0, r1
   1c580:	blt	1c590 <ftello64@plt+0xacc8>
   1c584:	movw	r0, #0
   1c588:	str	r0, [sp, #64]	; 0x40
   1c58c:	b	1c5a4 <ftello64@plt+0xacdc>
   1c590:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c594:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c598:	add	r0, r0, r1
   1c59c:	ldrb	r0, [r0]
   1c5a0:	str	r0, [sp, #64]	; 0x40
   1c5a4:	ldr	r0, [sp, #64]	; 0x40
   1c5a8:	str	r0, [fp, #-84]	; 0xffffffac
   1c5ac:	ldr	r0, [sp, #168]	; 0xa8
   1c5b0:	ldr	r1, [sp, #164]	; 0xa4
   1c5b4:	movw	r2, #0
   1c5b8:	cmp	r1, r2
   1c5bc:	str	r0, [sp, #60]	; 0x3c
   1c5c0:	beq	1c5dc <ftello64@plt+0xad14>
   1c5c4:	ldr	r0, [sp, #164]	; 0xa4
   1c5c8:	ldr	r1, [fp, #-84]	; 0xffffffac
   1c5cc:	add	r0, r0, r1
   1c5d0:	ldrb	r0, [r0]
   1c5d4:	str	r0, [sp, #56]	; 0x38
   1c5d8:	b	1c5e4 <ftello64@plt+0xad1c>
   1c5dc:	ldr	r0, [fp, #-84]	; 0xffffffac
   1c5e0:	str	r0, [sp, #56]	; 0x38
   1c5e4:	ldr	r0, [sp, #56]	; 0x38
   1c5e8:	ldr	r1, [sp, #60]	; 0x3c
   1c5ec:	add	r0, r1, r0
   1c5f0:	ldrsb	r0, [r0]
   1c5f4:	cmp	r0, #0
   1c5f8:	beq	1c600 <ftello64@plt+0xad38>
   1c5fc:	b	1c614 <ftello64@plt+0xad4c>
   1c600:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c604:	mvn	r1, #0
   1c608:	add	r0, r0, r1
   1c60c:	str	r0, [fp, #-68]	; 0xffffffbc
   1c610:	b	1c564 <ftello64@plt+0xac9c>
   1c614:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c618:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1c61c:	cmp	r0, r1
   1c620:	bge	1c628 <ftello64@plt+0xad60>
   1c624:	b	1cca4 <ftello64@plt+0xb3dc>
   1c628:	b	1c720 <ftello64@plt+0xae58>
   1c62c:	b	1c630 <ftello64@plt+0xad68>
   1c630:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c634:	ldr	r1, [sp, #196]	; 0xc4
   1c638:	sub	r0, r0, r1
   1c63c:	str	r0, [sp, #160]	; 0xa0
   1c640:	ldr	r0, [sp, #160]	; 0xa0
   1c644:	ldr	r1, [sp, #204]	; 0xcc
   1c648:	cmp	r0, r1
   1c64c:	bcc	1c684 <ftello64@plt+0xadbc>
   1c650:	add	r0, sp, #172	; 0xac
   1c654:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c658:	ldr	r2, [fp, #24]
   1c65c:	bl	28b1c <ftello64@plt+0x17254>
   1c660:	str	r0, [fp, #-40]	; 0xffffffd8
   1c664:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c668:	cmp	r0, #0
   1c66c:	beq	1c674 <ftello64@plt+0xadac>
   1c670:	b	1cca4 <ftello64@plt+0xb3dc>
   1c674:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c678:	ldr	r1, [sp, #196]	; 0xc4
   1c67c:	sub	r0, r0, r1
   1c680:	str	r0, [sp, #160]	; 0xa0
   1c684:	ldr	r0, [sp, #160]	; 0xa0
   1c688:	ldr	r1, [sp, #200]	; 0xc8
   1c68c:	cmp	r0, r1
   1c690:	bcs	1c6ac <ftello64@plt+0xade4>
   1c694:	ldr	r0, [sp, #176]	; 0xb0
   1c698:	ldr	r1, [sp, #160]	; 0xa0
   1c69c:	add	r0, r0, r1
   1c6a0:	ldrb	r0, [r0]
   1c6a4:	str	r0, [sp, #52]	; 0x34
   1c6a8:	b	1c6b8 <ftello64@plt+0xadf0>
   1c6ac:	movw	r0, #0
   1c6b0:	str	r0, [sp, #52]	; 0x34
   1c6b4:	b	1c6b8 <ftello64@plt+0xadf0>
   1c6b8:	ldr	r0, [sp, #52]	; 0x34
   1c6bc:	str	r0, [fp, #-84]	; 0xffffffac
   1c6c0:	ldr	r0, [sp, #168]	; 0xa8
   1c6c4:	ldr	r1, [fp, #-84]	; 0xffffffac
   1c6c8:	add	r0, r0, r1
   1c6cc:	ldrsb	r0, [r0]
   1c6d0:	cmp	r0, #0
   1c6d4:	beq	1c6dc <ftello64@plt+0xae14>
   1c6d8:	b	1c71c <ftello64@plt+0xae54>
   1c6dc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c6e0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c6e4:	add	r0, r1, r0
   1c6e8:	str	r0, [fp, #-68]	; 0xffffffbc
   1c6ec:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c6f0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1c6f4:	cmp	r0, r1
   1c6f8:	blt	1c70c <ftello64@plt+0xae44>
   1c6fc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c700:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1c704:	cmp	r0, r1
   1c708:	ble	1c718 <ftello64@plt+0xae50>
   1c70c:	movw	r0, #1
   1c710:	str	r0, [fp, #-40]	; 0xffffffd8
   1c714:	b	1cca4 <ftello64@plt+0xb3dc>
   1c718:	b	1c630 <ftello64@plt+0xad68>
   1c71c:	b	1c720 <ftello64@plt+0xae58>
   1c720:	add	r0, sp, #172	; 0xac
   1c724:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c728:	ldr	r2, [fp, #24]
   1c72c:	bl	28b1c <ftello64@plt+0x17254>
   1c730:	str	r0, [fp, #-40]	; 0xffffffd8
   1c734:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c738:	cmp	r0, #0
   1c73c:	beq	1c744 <ftello64@plt+0xae7c>
   1c740:	b	1cca4 <ftello64@plt+0xb3dc>
   1c744:	ldrb	r0, [fp, #-77]	; 0xffffffb3
   1c748:	tst	r0, #1
   1c74c:	bne	1c774 <ftello64@plt+0xaeac>
   1c750:	ldr	r0, [sp, #200]	; 0xc8
   1c754:	movw	r1, #0
   1c758:	cmp	r1, r0
   1c75c:	beq	1c774 <ftello64@plt+0xaeac>
   1c760:	ldr	r0, [sp, #180]	; 0xb4
   1c764:	ldr	r0, [r0]
   1c768:	cmn	r0, #1
   1c76c:	bne	1c774 <ftello64@plt+0xaeac>
   1c770:	b	1c8f8 <ftello64@plt+0xb030>
   1c774:	movw	r0, #0
   1c778:	str	r0, [sp, #292]	; 0x124
   1c77c:	str	r0, [sp, #280]	; 0x118
   1c780:	str	r0, [sp, #276]	; 0x114
   1c784:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1c788:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c78c:	ldr	r2, [fp, #8]
   1c790:	cmp	r1, r2
   1c794:	str	r0, [sp, #48]	; 0x30
   1c798:	bgt	1c7a8 <ftello64@plt+0xaee0>
   1c79c:	sub	r0, fp, #68	; 0x44
   1c7a0:	str	r0, [sp, #44]	; 0x2c
   1c7a4:	b	1c7b4 <ftello64@plt+0xaeec>
   1c7a8:	movw	r0, #0
   1c7ac:	str	r0, [sp, #44]	; 0x2c
   1c7b0:	b	1c7b4 <ftello64@plt+0xaeec>
   1c7b4:	ldr	r0, [sp, #44]	; 0x2c
   1c7b8:	add	r1, sp, #172	; 0xac
   1c7bc:	str	r0, [sp, #40]	; 0x28
   1c7c0:	mov	r0, r1
   1c7c4:	ldr	r1, [sp, #48]	; 0x30
   1c7c8:	and	r1, r1, #1
   1c7cc:	ldr	r2, [sp, #40]	; 0x28
   1c7d0:	bl	29708 <ftello64@plt+0x17e40>
   1c7d4:	str	r0, [fp, #-72]	; 0xffffffb8
   1c7d8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c7dc:	cmn	r0, #1
   1c7e0:	beq	1c8f0 <ftello64@plt+0xb028>
   1c7e4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c7e8:	cmn	r0, #2
   1c7ec:	bne	1c7fc <ftello64@plt+0xaf34>
   1c7f0:	movw	r0, #12
   1c7f4:	str	r0, [fp, #-40]	; 0xffffffd8
   1c7f8:	b	1cca4 <ftello64@plt+0xb3dc>
   1c7fc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c800:	str	r0, [sp, #264]	; 0x108
   1c804:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c808:	ldrb	r0, [r0, #28]
   1c80c:	ubfx	r0, r0, #4, #1
   1c810:	and	r0, r0, #255	; 0xff
   1c814:	cmp	r0, #0
   1c818:	bne	1c828 <ftello64@plt+0xaf60>
   1c81c:	ldr	r0, [fp, #16]
   1c820:	cmp	r0, #1
   1c824:	bhi	1c838 <ftello64@plt+0xaf70>
   1c828:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c82c:	ldr	r0, [r0, #76]	; 0x4c
   1c830:	cmp	r0, #0
   1c834:	beq	1c860 <ftello64@plt+0xaf98>
   1c838:	ldr	r0, [sp, #272]	; 0x110
   1c83c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1c840:	add	r0, r0, r1, lsl #2
   1c844:	ldr	r0, [r0]
   1c848:	str	r0, [sp, #156]	; 0x9c
   1c84c:	ldr	r1, [sp, #156]	; 0x9c
   1c850:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1c854:	add	r0, sp, #172	; 0xac
   1c858:	bl	29c94 <ftello64@plt+0x183cc>
   1c85c:	str	r0, [sp, #268]	; 0x10c
   1c860:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c864:	ldrb	r0, [r0, #28]
   1c868:	ubfx	r0, r0, #4, #1
   1c86c:	and	r0, r0, #255	; 0xff
   1c870:	cmp	r0, #0
   1c874:	bne	1c89c <ftello64@plt+0xafd4>
   1c878:	ldr	r0, [fp, #16]
   1c87c:	cmp	r0, #1
   1c880:	bls	1c89c <ftello64@plt+0xafd4>
   1c884:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c888:	ldrb	r0, [r0, #88]	; 0x58
   1c88c:	and	r0, r0, #1
   1c890:	and	r0, r0, #255	; 0xff
   1c894:	cmp	r0, #0
   1c898:	bne	1c8ac <ftello64@plt+0xafe4>
   1c89c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c8a0:	ldr	r0, [r0, #76]	; 0x4c
   1c8a4:	cmp	r0, #0
   1c8a8:	beq	1c8e4 <ftello64@plt+0xb01c>
   1c8ac:	add	r0, sp, #172	; 0xac
   1c8b0:	bl	29d6c <ftello64@plt+0x184a4>
   1c8b4:	str	r0, [fp, #-40]	; 0xffffffd8
   1c8b8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c8bc:	cmp	r0, #0
   1c8c0:	bne	1c8c8 <ftello64@plt+0xb000>
   1c8c4:	b	1c90c <ftello64@plt+0xb044>
   1c8c8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c8cc:	cmp	r0, #1
   1c8d0:	beq	1c8d8 <ftello64@plt+0xb010>
   1c8d4:	b	1cca4 <ftello64@plt+0xb3dc>
   1c8d8:	mvn	r0, #0
   1c8dc:	str	r0, [fp, #-72]	; 0xffffffb8
   1c8e0:	b	1c8e8 <ftello64@plt+0xb020>
   1c8e4:	b	1c90c <ftello64@plt+0xb044>
   1c8e8:	b	1c8ec <ftello64@plt+0xb024>
   1c8ec:	b	1c8f0 <ftello64@plt+0xb028>
   1c8f0:	add	r0, sp, #172	; 0xac
   1c8f4:	bl	2a0b8 <ftello64@plt+0x187f0>
   1c8f8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c8fc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c900:	add	r0, r1, r0
   1c904:	str	r0, [fp, #-68]	; 0xffffffbc
   1c908:	b	1c368 <ftello64@plt+0xaaa0>
   1c90c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c910:	cmn	r0, #1
   1c914:	beq	1c91c <ftello64@plt+0xb054>
   1c918:	b	1c91c <ftello64@plt+0xb054>
   1c91c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c920:	cmp	r0, #0
   1c924:	bne	1c92c <ftello64@plt+0xb064>
   1c928:	b	1c92c <ftello64@plt+0xb064>
   1c92c:	ldr	r0, [fp, #16]
   1c930:	cmp	r0, #0
   1c934:	bls	1cca0 <ftello64@plt+0xb3d8>
   1c938:	movw	r0, #1
   1c93c:	str	r0, [sp, #152]	; 0x98
   1c940:	ldr	r0, [sp, #152]	; 0x98
   1c944:	ldr	r1, [fp, #16]
   1c948:	cmp	r0, r1
   1c94c:	bcs	1c988 <ftello64@plt+0xb0c0>
   1c950:	ldr	r0, [fp, #20]
   1c954:	ldr	r1, [sp, #152]	; 0x98
   1c958:	add	r0, r0, r1, lsl #3
   1c95c:	mvn	r1, #0
   1c960:	str	r1, [r0, #4]
   1c964:	ldr	r0, [fp, #20]
   1c968:	ldr	r1, [sp, #152]	; 0x98
   1c96c:	add	r0, r0, r1, lsl #3
   1c970:	mvn	r1, #0
   1c974:	str	r1, [r0]
   1c978:	ldr	r0, [sp, #152]	; 0x98
   1c97c:	add	r0, r0, #1
   1c980:	str	r0, [sp, #152]	; 0x98
   1c984:	b	1c940 <ftello64@plt+0xb078>
   1c988:	ldr	r0, [fp, #20]
   1c98c:	mov	r1, #0
   1c990:	str	r1, [r0]
   1c994:	ldr	r0, [sp, #264]	; 0x108
   1c998:	ldr	r1, [fp, #20]
   1c99c:	str	r0, [r1, #4]
   1c9a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c9a4:	ldrb	r0, [r0, #28]
   1c9a8:	ubfx	r0, r0, #4, #1
   1c9ac:	and	r0, r0, #255	; 0xff
   1c9b0:	cmp	r0, #0
   1c9b4:	bne	1ca58 <ftello64@plt+0xb190>
   1c9b8:	ldr	r0, [fp, #16]
   1c9bc:	cmp	r0, #1
   1c9c0:	bls	1ca58 <ftello64@plt+0xb190>
   1c9c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c9c8:	ldr	r2, [fp, #16]
   1c9cc:	ldr	r3, [fp, #20]
   1c9d0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c9d4:	ldrb	r1, [r1, #88]	; 0x58
   1c9d8:	and	r1, r1, #1
   1c9dc:	and	r1, r1, #255	; 0xff
   1c9e0:	cmp	r1, #0
   1c9e4:	movw	r1, #0
   1c9e8:	str	r0, [sp, #36]	; 0x24
   1c9ec:	str	r2, [sp, #32]
   1c9f0:	str	r3, [sp, #28]
   1c9f4:	str	r1, [sp, #24]
   1c9f8:	beq	1ca14 <ftello64@plt+0xb14c>
   1c9fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ca00:	ldr	r0, [r0, #76]	; 0x4c
   1ca04:	cmp	r0, #0
   1ca08:	movw	r0, #0
   1ca0c:	movgt	r0, #1
   1ca10:	str	r0, [sp, #24]
   1ca14:	ldr	r0, [sp, #24]
   1ca18:	ldr	r1, [sp, #36]	; 0x24
   1ca1c:	str	r0, [sp, #20]
   1ca20:	mov	r0, r1
   1ca24:	add	r1, sp, #172	; 0xac
   1ca28:	ldr	r2, [sp, #32]
   1ca2c:	ldr	r3, [sp, #28]
   1ca30:	ldr	ip, [sp, #20]
   1ca34:	and	lr, ip, #1
   1ca38:	str	lr, [sp]
   1ca3c:	bl	2a1c4 <ftello64@plt+0x188fc>
   1ca40:	str	r0, [fp, #-40]	; 0xffffffd8
   1ca44:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ca48:	cmp	r0, #0
   1ca4c:	beq	1ca54 <ftello64@plt+0xb18c>
   1ca50:	b	1cca4 <ftello64@plt+0xb3dc>
   1ca54:	b	1ca58 <ftello64@plt+0xb190>
   1ca58:	movw	r0, #0
   1ca5c:	str	r0, [sp, #152]	; 0x98
   1ca60:	ldr	r0, [sp, #152]	; 0x98
   1ca64:	ldr	r1, [fp, #16]
   1ca68:	cmp	r0, r1
   1ca6c:	bcs	1cb8c <ftello64@plt+0xb2c4>
   1ca70:	ldr	r0, [fp, #20]
   1ca74:	ldr	r1, [sp, #152]	; 0x98
   1ca78:	add	r0, r0, r1, lsl #3
   1ca7c:	ldr	r0, [r0]
   1ca80:	cmn	r0, #1
   1ca84:	beq	1cb78 <ftello64@plt+0xb2b0>
   1ca88:	ldrb	r0, [sp, #248]	; 0xf8
   1ca8c:	cmp	r0, #0
   1ca90:	beq	1cb44 <ftello64@plt+0xb27c>
   1ca94:	ldr	r0, [fp, #20]
   1ca98:	ldr	r1, [sp, #152]	; 0x98
   1ca9c:	add	r0, r0, r1, lsl #3
   1caa0:	ldr	r0, [r0]
   1caa4:	ldr	r1, [sp, #200]	; 0xc8
   1caa8:	cmp	r0, r1
   1caac:	bne	1cabc <ftello64@plt+0xb1f4>
   1cab0:	ldr	r0, [sp, #204]	; 0xcc
   1cab4:	str	r0, [sp, #16]
   1cab8:	b	1cad8 <ftello64@plt+0xb210>
   1cabc:	ldr	r0, [sp, #184]	; 0xb8
   1cac0:	ldr	r1, [fp, #20]
   1cac4:	ldr	r2, [sp, #152]	; 0x98
   1cac8:	ldr	r1, [r1, r2, lsl #3]
   1cacc:	add	r0, r0, r1, lsl #2
   1cad0:	ldr	r0, [r0]
   1cad4:	str	r0, [sp, #16]
   1cad8:	ldr	r0, [sp, #16]
   1cadc:	ldr	r1, [fp, #20]
   1cae0:	ldr	r2, [sp, #152]	; 0x98
   1cae4:	str	r0, [r1, r2, lsl #3]
   1cae8:	ldr	r0, [fp, #20]
   1caec:	ldr	r1, [sp, #152]	; 0x98
   1caf0:	add	r0, r0, r1, lsl #3
   1caf4:	ldr	r0, [r0, #4]
   1caf8:	ldr	r1, [sp, #200]	; 0xc8
   1cafc:	cmp	r0, r1
   1cb00:	bne	1cb10 <ftello64@plt+0xb248>
   1cb04:	ldr	r0, [sp, #204]	; 0xcc
   1cb08:	str	r0, [sp, #12]
   1cb0c:	b	1cb30 <ftello64@plt+0xb268>
   1cb10:	ldr	r0, [sp, #184]	; 0xb8
   1cb14:	ldr	r1, [fp, #20]
   1cb18:	ldr	r2, [sp, #152]	; 0x98
   1cb1c:	add	r1, r1, r2, lsl #3
   1cb20:	ldr	r1, [r1, #4]
   1cb24:	add	r0, r0, r1, lsl #2
   1cb28:	ldr	r0, [r0]
   1cb2c:	str	r0, [sp, #12]
   1cb30:	ldr	r0, [sp, #12]
   1cb34:	ldr	r1, [fp, #20]
   1cb38:	ldr	r2, [sp, #152]	; 0x98
   1cb3c:	add	r1, r1, r2, lsl #3
   1cb40:	str	r0, [r1, #4]
   1cb44:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1cb48:	ldr	r1, [fp, #20]
   1cb4c:	ldr	r2, [sp, #152]	; 0x98
   1cb50:	ldr	r3, [r1, r2, lsl #3]
   1cb54:	add	r0, r3, r0
   1cb58:	str	r0, [r1, r2, lsl #3]
   1cb5c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1cb60:	ldr	r1, [fp, #20]
   1cb64:	ldr	r2, [sp, #152]	; 0x98
   1cb68:	add	r1, r1, r2, lsl #3
   1cb6c:	ldr	r2, [r1, #4]
   1cb70:	add	r0, r2, r0
   1cb74:	str	r0, [r1, #4]
   1cb78:	b	1cb7c <ftello64@plt+0xb2b4>
   1cb7c:	ldr	r0, [sp, #152]	; 0x98
   1cb80:	add	r0, r0, #1
   1cb84:	str	r0, [sp, #152]	; 0x98
   1cb88:	b	1ca60 <ftello64@plt+0xb198>
   1cb8c:	movw	r0, #0
   1cb90:	str	r0, [sp, #152]	; 0x98
   1cb94:	ldr	r0, [sp, #152]	; 0x98
   1cb98:	ldr	r1, [fp, #-76]	; 0xffffffb4
   1cb9c:	cmp	r0, r1
   1cba0:	bge	1cbe8 <ftello64@plt+0xb320>
   1cba4:	ldr	r0, [fp, #20]
   1cba8:	ldr	r1, [fp, #16]
   1cbac:	ldr	r2, [sp, #152]	; 0x98
   1cbb0:	add	r1, r1, r2
   1cbb4:	mvn	r2, #0
   1cbb8:	str	r2, [r0, r1, lsl #3]
   1cbbc:	ldr	r0, [fp, #20]
   1cbc0:	ldr	r1, [fp, #16]
   1cbc4:	ldr	r2, [sp, #152]	; 0x98
   1cbc8:	add	r1, r1, r2
   1cbcc:	add	r0, r0, r1, lsl #3
   1cbd0:	mvn	r1, #0
   1cbd4:	str	r1, [r0, #4]
   1cbd8:	ldr	r0, [sp, #152]	; 0x98
   1cbdc:	add	r0, r0, #1
   1cbe0:	str	r0, [sp, #152]	; 0x98
   1cbe4:	b	1cb94 <ftello64@plt+0xb2cc>
   1cbe8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1cbec:	ldr	r0, [r0, #132]	; 0x84
   1cbf0:	movw	r1, #0
   1cbf4:	cmp	r0, r1
   1cbf8:	beq	1cc9c <ftello64@plt+0xb3d4>
   1cbfc:	movw	r0, #0
   1cc00:	str	r0, [sp, #152]	; 0x98
   1cc04:	ldr	r0, [sp, #152]	; 0x98
   1cc08:	add	r0, r0, #1
   1cc0c:	ldr	r1, [fp, #16]
   1cc10:	cmp	r0, r1
   1cc14:	bcs	1cc98 <ftello64@plt+0xb3d0>
   1cc18:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1cc1c:	ldr	r0, [r0, #132]	; 0x84
   1cc20:	ldr	r1, [sp, #152]	; 0x98
   1cc24:	add	r0, r0, r1, lsl #2
   1cc28:	ldr	r0, [r0]
   1cc2c:	ldr	r1, [sp, #152]	; 0x98
   1cc30:	cmp	r0, r1
   1cc34:	beq	1cc84 <ftello64@plt+0xb3bc>
   1cc38:	ldr	r0, [fp, #20]
   1cc3c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1cc40:	ldr	r1, [r1, #132]	; 0x84
   1cc44:	ldr	r2, [sp, #152]	; 0x98
   1cc48:	ldr	r1, [r1, r2, lsl #2]
   1cc4c:	add	r1, r0, r1, lsl #3
   1cc50:	ldr	r1, [r1, #8]
   1cc54:	add	r0, r0, r2, lsl #3
   1cc58:	str	r1, [r0, #8]
   1cc5c:	ldr	r0, [fp, #20]
   1cc60:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1cc64:	ldr	r1, [r1, #132]	; 0x84
   1cc68:	ldr	r2, [sp, #152]	; 0x98
   1cc6c:	ldr	r1, [r1, r2, lsl #2]
   1cc70:	add	r1, r0, r1, lsl #3
   1cc74:	ldr	r1, [r1, #12]
   1cc78:	add	r2, r2, #1
   1cc7c:	add	r0, r0, r2, lsl #3
   1cc80:	str	r1, [r0, #4]
   1cc84:	b	1cc88 <ftello64@plt+0xb3c0>
   1cc88:	ldr	r0, [sp, #152]	; 0x98
   1cc8c:	add	r0, r0, #1
   1cc90:	str	r0, [sp, #152]	; 0x98
   1cc94:	b	1cc04 <ftello64@plt+0xb33c>
   1cc98:	b	1cc9c <ftello64@plt+0xb3d4>
   1cc9c:	b	1cca0 <ftello64@plt+0xb3d8>
   1cca0:	b	1cca4 <ftello64@plt+0xb3dc>
   1cca4:	ldr	r0, [sp, #272]	; 0x110
   1cca8:	bl	17078 <ftello64@plt+0x57b0>
   1ccac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ccb0:	ldr	r0, [r0, #76]	; 0x4c
   1ccb4:	cmp	r0, #0
   1ccb8:	beq	1ccc4 <ftello64@plt+0xb3fc>
   1ccbc:	add	r0, sp, #172	; 0xac
   1ccc0:	bl	2a58c <ftello64@plt+0x18cc4>
   1ccc4:	add	r0, sp, #172	; 0xac
   1ccc8:	bl	1e004 <ftello64@plt+0xc73c>
   1cccc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ccd0:	str	r0, [fp, #-20]	; 0xffffffec
   1ccd4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ccd8:	sub	sp, fp, #16
   1ccdc:	pop	{r4, r5, r6, sl, fp, pc}
   1cce0:	svccc	0x00ffffff
   1cce4:	push	{r4, r5, fp, lr}
   1cce8:	add	fp, sp, #8
   1ccec:	sub	sp, sp, #40	; 0x28
   1ccf0:	ldr	ip, [fp, #8]
   1ccf4:	str	r0, [fp, #-12]
   1ccf8:	str	r1, [fp, #-16]
   1ccfc:	str	r2, [fp, #-20]	; 0xffffffec
   1cd00:	str	r3, [sp, #24]
   1cd04:	ldr	r0, [fp, #-12]
   1cd08:	ldr	r1, [fp, #-16]
   1cd0c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1cd10:	ldr	r3, [sp, #24]
   1cd14:	ldr	lr, [fp, #-20]	; 0xffffffec
   1cd18:	ldr	r4, [fp, #8]
   1cd1c:	movw	r5, #0
   1cd20:	str	r5, [sp]
   1cd24:	str	lr, [sp, #4]
   1cd28:	str	r4, [sp, #8]
   1cd2c:	movw	lr, #1
   1cd30:	and	lr, lr, #1
   1cd34:	str	lr, [sp, #12]
   1cd38:	str	ip, [sp, #20]
   1cd3c:	bl	1cd48 <ftello64@plt+0xb480>
   1cd40:	sub	sp, fp, #8
   1cd44:	pop	{r4, r5, fp, pc}
   1cd48:	push	{r4, r5, r6, sl, fp, lr}
   1cd4c:	add	fp, sp, #16
   1cd50:	sub	sp, sp, #96	; 0x60
   1cd54:	ldr	ip, [fp, #20]
   1cd58:	ldr	lr, [fp, #16]
   1cd5c:	ldr	r4, [fp, #12]
   1cd60:	ldr	r5, [fp, #8]
   1cd64:	str	r0, [fp, #-24]	; 0xffffffe8
   1cd68:	str	r1, [fp, #-28]	; 0xffffffe4
   1cd6c:	str	r2, [fp, #-32]	; 0xffffffe0
   1cd70:	str	r3, [fp, #-36]	; 0xffffffdc
   1cd74:	and	r0, ip, #1
   1cd78:	strb	r0, [fp, #-37]	; 0xffffffdb
   1cd7c:	movw	r0, #0
   1cd80:	str	r0, [sp, #52]	; 0x34
   1cd84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cd88:	ldr	r0, [r0]
   1cd8c:	str	r0, [sp, #48]	; 0x30
   1cd90:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cd94:	ldr	r1, [fp, #8]
   1cd98:	add	r0, r0, r1
   1cd9c:	str	r0, [sp, #44]	; 0x2c
   1cda0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cda4:	cmp	r0, #0
   1cda8:	movw	r0, #1
   1cdac:	str	r0, [sp, #40]	; 0x28
   1cdb0:	blt	1cdcc <ftello64@plt+0xb504>
   1cdb4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cdb8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1cdbc:	cmp	r0, r1
   1cdc0:	movw	r0, #0
   1cdc4:	movgt	r0, #1
   1cdc8:	str	r0, [sp, #40]	; 0x28
   1cdcc:	ldr	r0, [sp, #40]	; 0x28
   1cdd0:	tst	r0, #1
   1cdd4:	beq	1cde4 <ftello64@plt+0xb51c>
   1cdd8:	mvn	r0, #0
   1cddc:	str	r0, [fp, #-20]	; 0xffffffec
   1cde0:	b	1d1fc <ftello64@plt+0xb934>
   1cde4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cde8:	ldr	r1, [sp, #44]	; 0x2c
   1cdec:	cmp	r0, r1
   1cdf0:	movw	r0, #1
   1cdf4:	str	r0, [sp, #36]	; 0x24
   1cdf8:	blt	1ce34 <ftello64@plt+0xb56c>
   1cdfc:	ldr	r0, [fp, #8]
   1ce00:	movw	r1, #0
   1ce04:	cmp	r1, r0
   1ce08:	movw	r0, #0
   1ce0c:	str	r0, [sp, #32]
   1ce10:	bgt	1ce2c <ftello64@plt+0xb564>
   1ce14:	ldr	r0, [sp, #44]	; 0x2c
   1ce18:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ce1c:	cmp	r0, r1
   1ce20:	movw	r0, #0
   1ce24:	movlt	r0, #1
   1ce28:	str	r0, [sp, #32]
   1ce2c:	ldr	r0, [sp, #32]
   1ce30:	str	r0, [sp, #36]	; 0x24
   1ce34:	ldr	r0, [sp, #36]	; 0x24
   1ce38:	tst	r0, #1
   1ce3c:	beq	1ce4c <ftello64@plt+0xb584>
   1ce40:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ce44:	str	r0, [sp, #44]	; 0x2c
   1ce48:	b	1ceac <ftello64@plt+0xb5e4>
   1ce4c:	ldr	r0, [sp, #44]	; 0x2c
   1ce50:	cmp	r0, #0
   1ce54:	movw	r0, #1
   1ce58:	str	r0, [sp, #28]
   1ce5c:	blt	1ce94 <ftello64@plt+0xb5cc>
   1ce60:	ldr	r0, [fp, #8]
   1ce64:	cmp	r0, #0
   1ce68:	movw	r0, #0
   1ce6c:	str	r0, [sp, #24]
   1ce70:	bge	1ce8c <ftello64@plt+0xb5c4>
   1ce74:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ce78:	ldr	r1, [sp, #44]	; 0x2c
   1ce7c:	cmp	r0, r1
   1ce80:	movw	r0, #0
   1ce84:	movle	r0, #1
   1ce88:	str	r0, [sp, #24]
   1ce8c:	ldr	r0, [sp, #24]
   1ce90:	str	r0, [sp, #28]
   1ce94:	ldr	r0, [sp, #28]
   1ce98:	tst	r0, #1
   1ce9c:	beq	1cea8 <ftello64@plt+0xb5e0>
   1cea0:	movw	r0, #0
   1cea4:	str	r0, [sp, #44]	; 0x2c
   1cea8:	b	1ceac <ftello64@plt+0xb5e4>
   1ceac:	movw	r0, #0
   1ceb0:	movt	r0, #0
   1ceb4:	cmp	r0, #0
   1ceb8:	bne	1ced4 <ftello64@plt+0xb60c>
   1cebc:	b	1cec0 <ftello64@plt+0xb5f8>
   1cec0:	movw	r0, #0
   1cec4:	movt	r0, #0
   1cec8:	cmp	r0, #0
   1cecc:	beq	1cee4 <ftello64@plt+0xb61c>
   1ced0:	b	1ced4 <ftello64@plt+0xb60c>
   1ced4:	ldr	r0, [sp, #48]	; 0x30
   1ced8:	add	r0, r0, #136	; 0x88
   1cedc:	bl	1158c <pthread_mutex_lock@plt>
   1cee0:	b	1cee8 <ftello64@plt+0xb620>
   1cee4:	b	1cee8 <ftello64@plt+0xb620>
   1cee8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ceec:	ldrb	r0, [r0, #28]
   1cef0:	ldr	r1, [sp, #52]	; 0x34
   1cef4:	orr	r2, r1, #1
   1cef8:	mov	r3, #1
   1cefc:	tst	r3, r0, lsr #5
   1cf00:	movne	r1, r2
   1cf04:	str	r1, [sp, #52]	; 0x34
   1cf08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cf0c:	ldrb	r0, [r0, #28]
   1cf10:	ubfx	r0, r0, #6, #1
   1cf14:	and	r0, r0, #255	; 0xff
   1cf18:	cmp	r0, #0
   1cf1c:	movw	r0, #0
   1cf20:	movne	r0, #1
   1cf24:	tst	r0, #1
   1cf28:	movw	r0, #2
   1cf2c:	moveq	r0, #0
   1cf30:	ldr	r1, [sp, #52]	; 0x34
   1cf34:	orr	r0, r1, r0
   1cf38:	str	r0, [sp, #52]	; 0x34
   1cf3c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cf40:	ldr	r1, [sp, #44]	; 0x2c
   1cf44:	cmp	r0, r1
   1cf48:	bge	1cf80 <ftello64@plt+0xb6b8>
   1cf4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cf50:	ldr	r0, [r0, #16]
   1cf54:	movw	r1, #0
   1cf58:	cmp	r0, r1
   1cf5c:	beq	1cf80 <ftello64@plt+0xb6b8>
   1cf60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cf64:	ldrb	r0, [r0, #28]
   1cf68:	ubfx	r0, r0, #3, #1
   1cf6c:	and	r0, r0, #255	; 0xff
   1cf70:	cmp	r0, #0
   1cf74:	bne	1cf80 <ftello64@plt+0xb6b8>
   1cf78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cf7c:	bl	1ad94 <ftello64@plt+0x94cc>
   1cf80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cf84:	ldrb	r0, [r0, #28]
   1cf88:	ubfx	r0, r0, #4, #1
   1cf8c:	and	r0, r0, #255	; 0xff
   1cf90:	cmp	r0, #0
   1cf94:	beq	1cfa0 <ftello64@plt+0xb6d8>
   1cf98:	movw	r0, #0
   1cf9c:	str	r0, [fp, #16]
   1cfa0:	ldr	r0, [fp, #16]
   1cfa4:	movw	r1, #0
   1cfa8:	cmp	r0, r1
   1cfac:	bne	1cfbc <ftello64@plt+0xb6f4>
   1cfb0:	movw	r0, #1
   1cfb4:	str	r0, [fp, #-52]	; 0xffffffcc
   1cfb8:	b	1d048 <ftello64@plt+0xb780>
   1cfbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cfc0:	ldrb	r0, [r0, #28]
   1cfc4:	ubfx	r0, r0, #1, #2
   1cfc8:	and	r0, r0, #255	; 0xff
   1cfcc:	cmp	r0, #2
   1cfd0:	movw	r0, #0
   1cfd4:	str	r0, [sp, #20]
   1cfd8:	bne	1cffc <ftello64@plt+0xb734>
   1cfdc:	ldr	r0, [fp, #16]
   1cfe0:	ldr	r0, [r0]
   1cfe4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1cfe8:	ldr	r1, [r1, #24]
   1cfec:	cmp	r0, r1
   1cff0:	movw	r0, #0
   1cff4:	movls	r0, #1
   1cff8:	str	r0, [sp, #20]
   1cffc:	ldr	r0, [sp, #20]
   1d000:	tst	r0, #1
   1d004:	beq	1d034 <ftello64@plt+0xb76c>
   1d008:	ldr	r0, [fp, #16]
   1d00c:	ldr	r0, [r0]
   1d010:	str	r0, [fp, #-52]	; 0xffffffcc
   1d014:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1d018:	cmp	r0, #1
   1d01c:	bge	1d030 <ftello64@plt+0xb768>
   1d020:	movw	r0, #0
   1d024:	str	r0, [fp, #16]
   1d028:	movw	r0, #1
   1d02c:	str	r0, [fp, #-52]	; 0xffffffcc
   1d030:	b	1d044 <ftello64@plt+0xb77c>
   1d034:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d038:	ldr	r0, [r0, #24]
   1d03c:	add	r0, r0, #1
   1d040:	str	r0, [fp, #-52]	; 0xffffffcc
   1d044:	b	1d048 <ftello64@plt+0xb780>
   1d048:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1d04c:	lsl	r0, r0, #3
   1d050:	bl	383ec <ftello64@plt+0x26b24>
   1d054:	str	r0, [fp, #-48]	; 0xffffffd0
   1d058:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d05c:	movw	r1, #0
   1d060:	cmp	r0, r1
   1d064:	bne	1d074 <ftello64@plt+0xb7ac>
   1d068:	mvn	r0, #1
   1d06c:	str	r0, [sp, #56]	; 0x38
   1d070:	b	1d1b8 <ftello64@plt+0xb8f0>
   1d074:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d078:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1d07c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1d080:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d084:	ldr	ip, [sp, #44]	; 0x2c
   1d088:	ldr	lr, [fp, #12]
   1d08c:	ldr	r4, [fp, #-52]	; 0xffffffcc
   1d090:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1d094:	ldr	r6, [sp, #52]	; 0x34
   1d098:	str	ip, [sp]
   1d09c:	str	lr, [sp, #4]
   1d0a0:	str	r4, [sp, #8]
   1d0a4:	str	r5, [sp, #12]
   1d0a8:	str	r6, [sp, #16]
   1d0ac:	bl	1bdd0 <ftello64@plt+0xa508>
   1d0b0:	str	r0, [fp, #-44]	; 0xffffffd4
   1d0b4:	movw	r0, #0
   1d0b8:	str	r0, [sp, #56]	; 0x38
   1d0bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1d0c0:	cmp	r0, #0
   1d0c4:	beq	1d0ec <ftello64@plt+0xb824>
   1d0c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1d0cc:	cmp	r0, #1
   1d0d0:	movw	r0, #0
   1d0d4:	moveq	r0, #1
   1d0d8:	tst	r0, #1
   1d0dc:	mvn	r0, #0
   1d0e0:	mvneq	r0, #1
   1d0e4:	str	r0, [sp, #56]	; 0x38
   1d0e8:	b	1d158 <ftello64@plt+0xb890>
   1d0ec:	ldr	r0, [fp, #16]
   1d0f0:	movw	r1, #0
   1d0f4:	cmp	r0, r1
   1d0f8:	beq	1d154 <ftello64@plt+0xb88c>
   1d0fc:	ldr	r0, [fp, #16]
   1d100:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1d104:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1d108:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d10c:	ldrb	r3, [r3, #28]
   1d110:	ubfx	r3, r3, #1, #2
   1d114:	bl	285c4 <ftello64@plt+0x16cfc>
   1d118:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d11c:	ldrb	r2, [r1, #28]
   1d120:	and	r0, r0, #3
   1d124:	and	r2, r2, #249	; 0xf9
   1d128:	orr	r0, r2, r0, lsl #1
   1d12c:	strb	r0, [r1, #28]
   1d130:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d134:	ldrb	r0, [r0, #28]
   1d138:	ubfx	r0, r0, #1, #2
   1d13c:	and	r0, r0, #255	; 0xff
   1d140:	cmp	r0, #0
   1d144:	bne	1d150 <ftello64@plt+0xb888>
   1d148:	mvn	r0, #1
   1d14c:	str	r0, [sp, #56]	; 0x38
   1d150:	b	1d154 <ftello64@plt+0xb88c>
   1d154:	b	1d158 <ftello64@plt+0xb890>
   1d158:	ldr	r0, [sp, #56]	; 0x38
   1d15c:	cmp	r0, #0
   1d160:	bne	1d1b0 <ftello64@plt+0xb8e8>
   1d164:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   1d168:	tst	r0, #1
   1d16c:	beq	1d1a0 <ftello64@plt+0xb8d8>
   1d170:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d174:	ldr	r0, [r0]
   1d178:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d17c:	cmp	r0, r1
   1d180:	bne	1d188 <ftello64@plt+0xb8c0>
   1d184:	b	1d188 <ftello64@plt+0xb8c0>
   1d188:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d18c:	ldr	r0, [r0, #4]
   1d190:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d194:	sub	r0, r0, r1
   1d198:	str	r0, [sp, #56]	; 0x38
   1d19c:	b	1d1ac <ftello64@plt+0xb8e4>
   1d1a0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d1a4:	ldr	r0, [r0]
   1d1a8:	str	r0, [sp, #56]	; 0x38
   1d1ac:	b	1d1b0 <ftello64@plt+0xb8e8>
   1d1b0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d1b4:	bl	17078 <ftello64@plt+0x57b0>
   1d1b8:	movw	r0, #0
   1d1bc:	movt	r0, #0
   1d1c0:	cmp	r0, #0
   1d1c4:	bne	1d1e0 <ftello64@plt+0xb918>
   1d1c8:	b	1d1cc <ftello64@plt+0xb904>
   1d1cc:	movw	r0, #0
   1d1d0:	movt	r0, #0
   1d1d4:	cmp	r0, #0
   1d1d8:	beq	1d1f0 <ftello64@plt+0xb928>
   1d1dc:	b	1d1e0 <ftello64@plt+0xb918>
   1d1e0:	ldr	r0, [sp, #48]	; 0x30
   1d1e4:	add	r0, r0, #136	; 0x88
   1d1e8:	bl	114cc <pthread_mutex_unlock@plt>
   1d1ec:	b	1d1f4 <ftello64@plt+0xb92c>
   1d1f0:	b	1d1f4 <ftello64@plt+0xb92c>
   1d1f4:	ldr	r0, [sp, #56]	; 0x38
   1d1f8:	str	r0, [fp, #-20]	; 0xffffffec
   1d1fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d200:	sub	sp, fp, #16
   1d204:	pop	{r4, r5, r6, sl, fp, pc}
   1d208:	push	{r4, r5, r6, sl, fp, lr}
   1d20c:	add	fp, sp, #16
   1d210:	sub	sp, sp, #40	; 0x28
   1d214:	ldr	ip, [fp, #12]
   1d218:	ldr	lr, [fp, #8]
   1d21c:	str	r0, [fp, #-20]	; 0xffffffec
   1d220:	str	r1, [fp, #-24]	; 0xffffffe8
   1d224:	str	r2, [sp, #28]
   1d228:	str	r3, [sp, #24]
   1d22c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d230:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d234:	ldr	r2, [sp, #28]
   1d238:	ldr	r3, [sp, #24]
   1d23c:	ldr	r4, [fp, #8]
   1d240:	ldr	r5, [sp, #28]
   1d244:	ldr	r6, [fp, #12]
   1d248:	str	r4, [sp]
   1d24c:	str	r5, [sp, #4]
   1d250:	str	r6, [sp, #8]
   1d254:	movw	r4, #0
   1d258:	and	r4, r4, #1
   1d25c:	str	r4, [sp, #12]
   1d260:	str	ip, [sp, #20]
   1d264:	str	lr, [sp, #16]
   1d268:	bl	1cd48 <ftello64@plt+0xb480>
   1d26c:	sub	sp, fp, #16
   1d270:	pop	{r4, r5, r6, sl, fp, pc}
   1d274:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1d278:	add	fp, sp, #24
   1d27c:	sub	sp, sp, #56	; 0x38
   1d280:	ldr	ip, [fp, #20]
   1d284:	ldr	lr, [fp, #16]
   1d288:	ldr	r4, [fp, #12]
   1d28c:	ldr	r5, [fp, #8]
   1d290:	str	r0, [fp, #-28]	; 0xffffffe4
   1d294:	str	r1, [fp, #-32]	; 0xffffffe0
   1d298:	str	r2, [fp, #-36]	; 0xffffffdc
   1d29c:	str	r3, [sp, #40]	; 0x28
   1d2a0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1d2a4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d2a8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1d2ac:	ldr	r3, [sp, #40]	; 0x28
   1d2b0:	ldr	r6, [fp, #8]
   1d2b4:	ldr	r7, [fp, #12]
   1d2b8:	ldr	r8, [fp, #16]
   1d2bc:	ldr	r9, [fp, #20]
   1d2c0:	str	r6, [sp]
   1d2c4:	str	r7, [sp, #4]
   1d2c8:	movw	r6, #0
   1d2cc:	str	r6, [sp, #8]
   1d2d0:	str	r8, [sp, #12]
   1d2d4:	str	r9, [sp, #16]
   1d2d8:	movw	r6, #1
   1d2dc:	and	r6, r6, #1
   1d2e0:	str	r6, [sp, #20]
   1d2e4:	str	ip, [sp, #36]	; 0x24
   1d2e8:	str	lr, [sp, #32]
   1d2ec:	str	r4, [sp, #28]
   1d2f0:	str	r5, [sp, #24]
   1d2f4:	bl	1d300 <ftello64@plt+0xba38>
   1d2f8:	sub	sp, fp, #24
   1d2fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1d300:	push	{r4, r5, r6, r7, fp, lr}
   1d304:	add	fp, sp, #16
   1d308:	sub	sp, sp, #64	; 0x40
   1d30c:	ldr	ip, [fp, #28]
   1d310:	ldr	lr, [fp, #24]
   1d314:	ldr	r4, [fp, #20]
   1d318:	ldr	r5, [fp, #16]
   1d31c:	ldr	r6, [fp, #12]
   1d320:	ldr	r7, [fp, #8]
   1d324:	str	r0, [fp, #-24]	; 0xffffffe8
   1d328:	str	r1, [fp, #-28]	; 0xffffffe4
   1d32c:	str	r2, [fp, #-32]	; 0xffffffe0
   1d330:	str	r3, [fp, #-36]	; 0xffffffdc
   1d334:	and	r0, ip, #1
   1d338:	strb	r0, [fp, #-37]	; 0xffffffdb
   1d33c:	movw	r0, #0
   1d340:	str	r0, [sp, #24]
   1d344:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d348:	cmp	r0, #0
   1d34c:	movw	r0, #1
   1d350:	str	r0, [sp, #20]
   1d354:	blt	1d3a0 <ftello64@plt+0xbad8>
   1d358:	ldr	r0, [fp, #8]
   1d35c:	cmp	r0, #0
   1d360:	movw	r0, #1
   1d364:	str	r0, [sp, #20]
   1d368:	blt	1d3a0 <ftello64@plt+0xbad8>
   1d36c:	ldr	r0, [fp, #24]
   1d370:	cmp	r0, #0
   1d374:	movw	r0, #1
   1d378:	str	r0, [sp, #20]
   1d37c:	blt	1d3a0 <ftello64@plt+0xbad8>
   1d380:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d384:	ldr	r1, [fp, #8]
   1d388:	add	r1, r0, r1
   1d38c:	mov	r2, #1
   1d390:	cmp	r1, r0
   1d394:	movwvc	r2, #0
   1d398:	str	r1, [sp, #28]
   1d39c:	str	r2, [sp, #20]
   1d3a0:	ldr	r0, [sp, #20]
   1d3a4:	tst	r0, #1
   1d3a8:	beq	1d3b8 <ftello64@plt+0xbaf0>
   1d3ac:	mvn	r0, #1
   1d3b0:	str	r0, [fp, #-20]	; 0xffffffec
   1d3b4:	b	1d494 <ftello64@plt+0xbbcc>
   1d3b8:	ldr	r0, [fp, #8]
   1d3bc:	cmp	r0, #0
   1d3c0:	ble	1d440 <ftello64@plt+0xbb78>
   1d3c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d3c8:	cmp	r0, #0
   1d3cc:	ble	1d434 <ftello64@plt+0xbb6c>
   1d3d0:	ldr	r0, [sp, #28]
   1d3d4:	mov	r1, r0
   1d3d8:	str	r1, [sp, #16]
   1d3dc:	bl	383ec <ftello64@plt+0x26b24>
   1d3e0:	str	r0, [sp, #24]
   1d3e4:	ldr	r0, [sp, #24]
   1d3e8:	movw	r1, #0
   1d3ec:	cmp	r0, r1
   1d3f0:	bne	1d400 <ftello64@plt+0xbb38>
   1d3f4:	mvn	r0, #1
   1d3f8:	str	r0, [fp, #-20]	; 0xffffffec
   1d3fc:	b	1d494 <ftello64@plt+0xbbcc>
   1d400:	ldr	r0, [sp, #24]
   1d404:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1d408:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1d40c:	bl	115b0 <memcpy@plt>
   1d410:	ldr	r0, [sp, #24]
   1d414:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d418:	add	r0, r0, r1
   1d41c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d420:	ldr	r2, [fp, #8]
   1d424:	bl	115b0 <memcpy@plt>
   1d428:	ldr	r0, [sp, #24]
   1d42c:	str	r0, [sp, #36]	; 0x24
   1d430:	b	1d43c <ftello64@plt+0xbb74>
   1d434:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d438:	str	r0, [sp, #36]	; 0x24
   1d43c:	b	1d448 <ftello64@plt+0xbb80>
   1d440:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1d444:	str	r0, [sp, #36]	; 0x24
   1d448:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d44c:	ldr	r1, [sp, #36]	; 0x24
   1d450:	ldr	r2, [sp, #28]
   1d454:	ldr	r3, [fp, #12]
   1d458:	ldr	ip, [fp, #16]
   1d45c:	ldr	lr, [fp, #24]
   1d460:	ldr	r4, [fp, #20]
   1d464:	ldrb	r5, [fp, #-37]	; 0xffffffdb
   1d468:	str	ip, [sp]
   1d46c:	str	lr, [sp, #4]
   1d470:	str	r4, [sp, #8]
   1d474:	and	ip, r5, #1
   1d478:	str	ip, [sp, #12]
   1d47c:	bl	1cd48 <ftello64@plt+0xb480>
   1d480:	str	r0, [sp, #32]
   1d484:	ldr	r0, [sp, #24]
   1d488:	bl	17078 <ftello64@plt+0x57b0>
   1d48c:	ldr	r0, [sp, #32]
   1d490:	str	r0, [fp, #-20]	; 0xffffffec
   1d494:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d498:	sub	sp, fp, #16
   1d49c:	pop	{r4, r5, r6, r7, fp, pc}
   1d4a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d4a4:	add	fp, sp, #28
   1d4a8:	sub	sp, sp, #68	; 0x44
   1d4ac:	ldr	ip, [fp, #24]
   1d4b0:	ldr	lr, [fp, #20]
   1d4b4:	ldr	r4, [fp, #16]
   1d4b8:	ldr	r5, [fp, #12]
   1d4bc:	ldr	r6, [fp, #8]
   1d4c0:	str	r0, [fp, #-32]	; 0xffffffe0
   1d4c4:	str	r1, [fp, #-36]	; 0xffffffdc
   1d4c8:	str	r2, [fp, #-40]	; 0xffffffd8
   1d4cc:	str	r3, [fp, #-44]	; 0xffffffd4
   1d4d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d4d4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d4d8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1d4dc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d4e0:	ldr	r7, [fp, #8]
   1d4e4:	ldr	r8, [fp, #12]
   1d4e8:	ldr	r9, [fp, #16]
   1d4ec:	ldr	sl, [fp, #20]
   1d4f0:	str	r0, [sp, #48]	; 0x30
   1d4f4:	ldr	r0, [fp, #24]
   1d4f8:	str	r0, [sp, #44]	; 0x2c
   1d4fc:	ldr	r0, [sp, #48]	; 0x30
   1d500:	str	r7, [sp]
   1d504:	str	r8, [sp, #4]
   1d508:	str	r9, [sp, #8]
   1d50c:	str	sl, [sp, #12]
   1d510:	ldr	r7, [sp, #44]	; 0x2c
   1d514:	str	r7, [sp, #16]
   1d518:	movw	r8, #0
   1d51c:	and	r8, r8, #1
   1d520:	str	r8, [sp, #20]
   1d524:	str	ip, [sp, #40]	; 0x28
   1d528:	str	lr, [sp, #36]	; 0x24
   1d52c:	str	r4, [sp, #32]
   1d530:	str	r5, [sp, #28]
   1d534:	str	r6, [sp, #24]
   1d538:	bl	1d300 <ftello64@plt+0xba38>
   1d53c:	sub	sp, fp, #28
   1d540:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d544:	sub	sp, sp, #16
   1d548:	ldr	ip, [sp, #16]
   1d54c:	str	r0, [sp, #12]
   1d550:	str	r1, [sp, #8]
   1d554:	str	r2, [sp, #4]
   1d558:	str	r3, [sp]
   1d55c:	ldr	r0, [sp, #4]
   1d560:	cmp	r0, #0
   1d564:	beq	1d5a8 <ftello64@plt+0xbce0>
   1d568:	ldr	r0, [sp, #12]
   1d56c:	ldrb	r1, [r0, #28]
   1d570:	bic	r1, r1, #6
   1d574:	movw	r2, #2
   1d578:	orr	r1, r1, r2
   1d57c:	strb	r1, [r0, #28]
   1d580:	ldr	r0, [sp, #4]
   1d584:	ldr	r1, [sp, #8]
   1d588:	str	r0, [r1]
   1d58c:	ldr	r0, [sp]
   1d590:	ldr	r1, [sp, #8]
   1d594:	str	r0, [r1, #4]
   1d598:	ldr	r0, [sp, #16]
   1d59c:	ldr	r1, [sp, #8]
   1d5a0:	str	r0, [r1, #8]
   1d5a4:	b	1d5d4 <ftello64@plt+0xbd0c>
   1d5a8:	ldr	r0, [sp, #12]
   1d5ac:	ldrb	r1, [r0, #28]
   1d5b0:	bic	r1, r1, #6
   1d5b4:	strb	r1, [r0, #28]
   1d5b8:	ldr	r0, [sp, #8]
   1d5bc:	movw	r1, #0
   1d5c0:	str	r1, [r0]
   1d5c4:	ldr	r0, [sp, #8]
   1d5c8:	str	r1, [r0, #8]
   1d5cc:	ldr	r0, [sp, #8]
   1d5d0:	str	r1, [r0, #4]
   1d5d4:	add	sp, sp, #16
   1d5d8:	bx	lr
   1d5dc:	push	{fp, lr}
   1d5e0:	mov	fp, sp
   1d5e4:	sub	sp, sp, #8
   1d5e8:	str	r0, [sp, #4]
   1d5ec:	ldr	r0, [sp, #4]
   1d5f0:	ldr	r0, [r0, #4]
   1d5f4:	and	r0, r0, #255	; 0xff
   1d5f8:	cmp	r0, #6
   1d5fc:	bne	1d628 <ftello64@plt+0xbd60>
   1d600:	ldr	r0, [sp, #4]
   1d604:	ldr	r0, [r0, #4]
   1d608:	lsr	r0, r0, #18
   1d60c:	and	r0, r0, #1
   1d610:	cmp	r0, #0
   1d614:	bne	1d628 <ftello64@plt+0xbd60>
   1d618:	ldr	r0, [sp, #4]
   1d61c:	ldr	r0, [r0]
   1d620:	bl	1d6fc <ftello64@plt+0xbe34>
   1d624:	b	1d664 <ftello64@plt+0xbd9c>
   1d628:	ldr	r0, [sp, #4]
   1d62c:	ldr	r0, [r0, #4]
   1d630:	and	r0, r0, #255	; 0xff
   1d634:	cmp	r0, #3
   1d638:	bne	1d660 <ftello64@plt+0xbd98>
   1d63c:	ldr	r0, [sp, #4]
   1d640:	ldr	r0, [r0, #4]
   1d644:	lsr	r0, r0, #18
   1d648:	and	r0, r0, #1
   1d64c:	cmp	r0, #0
   1d650:	bne	1d660 <ftello64@plt+0xbd98>
   1d654:	ldr	r0, [sp, #4]
   1d658:	ldr	r0, [r0]
   1d65c:	bl	17078 <ftello64@plt+0x57b0>
   1d660:	b	1d664 <ftello64@plt+0xbd9c>
   1d664:	mov	sp, fp
   1d668:	pop	{fp, pc}
   1d66c:	push	{fp, lr}
   1d670:	mov	fp, sp
   1d674:	sub	sp, sp, #8
   1d678:	str	r0, [sp, #4]
   1d67c:	ldr	r0, [sp, #4]
   1d680:	ldr	r0, [r0, #24]
   1d684:	bl	17078 <ftello64@plt+0x57b0>
   1d688:	ldr	r0, [sp, #4]
   1d68c:	ldr	r0, [r0, #36]	; 0x24
   1d690:	bl	17078 <ftello64@plt+0x57b0>
   1d694:	ldr	r0, [sp, #4]
   1d698:	ldr	r0, [r0, #40]	; 0x28
   1d69c:	ldr	r1, [sp, #4]
   1d6a0:	add	r1, r1, #4
   1d6a4:	cmp	r0, r1
   1d6a8:	beq	1d6c8 <ftello64@plt+0xbe00>
   1d6ac:	ldr	r0, [sp, #4]
   1d6b0:	ldr	r0, [r0, #40]	; 0x28
   1d6b4:	ldr	r0, [r0, #8]
   1d6b8:	bl	17078 <ftello64@plt+0x57b0>
   1d6bc:	ldr	r0, [sp, #4]
   1d6c0:	ldr	r0, [r0, #40]	; 0x28
   1d6c4:	bl	17078 <ftello64@plt+0x57b0>
   1d6c8:	ldr	r0, [sp, #4]
   1d6cc:	ldr	r0, [r0, #12]
   1d6d0:	bl	17078 <ftello64@plt+0x57b0>
   1d6d4:	ldr	r0, [sp, #4]
   1d6d8:	ldr	r0, [r0, #48]	; 0x30
   1d6dc:	bl	17078 <ftello64@plt+0x57b0>
   1d6e0:	ldr	r0, [sp, #4]
   1d6e4:	ldr	r0, [r0, #44]	; 0x2c
   1d6e8:	bl	17078 <ftello64@plt+0x57b0>
   1d6ec:	ldr	r0, [sp, #4]
   1d6f0:	bl	17078 <ftello64@plt+0x57b0>
   1d6f4:	mov	sp, fp
   1d6f8:	pop	{fp, pc}
   1d6fc:	push	{fp, lr}
   1d700:	mov	fp, sp
   1d704:	sub	sp, sp, #8
   1d708:	str	r0, [sp, #4]
   1d70c:	ldr	r0, [sp, #4]
   1d710:	ldr	r0, [r0]
   1d714:	bl	17078 <ftello64@plt+0x57b0>
   1d718:	ldr	r0, [sp, #4]
   1d71c:	ldr	r0, [r0, #4]
   1d720:	bl	17078 <ftello64@plt+0x57b0>
   1d724:	ldr	r0, [sp, #4]
   1d728:	ldr	r0, [r0, #8]
   1d72c:	bl	17078 <ftello64@plt+0x57b0>
   1d730:	ldr	r0, [sp, #4]
   1d734:	ldr	r0, [r0, #12]
   1d738:	bl	17078 <ftello64@plt+0x57b0>
   1d73c:	ldr	r0, [sp, #4]
   1d740:	bl	17078 <ftello64@plt+0x57b0>
   1d744:	mov	sp, fp
   1d748:	pop	{fp, pc}
   1d74c:	push	{fp, lr}
   1d750:	mov	fp, sp
   1d754:	sub	sp, sp, #120	; 0x78
   1d758:	str	r0, [fp, #-8]
   1d75c:	str	r1, [fp, #-12]
   1d760:	movw	r0, #4
   1d764:	str	r0, [fp, #-24]	; 0xffffffe8
   1d768:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d76c:	movw	r1, #8
   1d770:	cmp	r1, r0
   1d774:	bcs	1d784 <ftello64@plt+0xbebc>
   1d778:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d77c:	str	r0, [fp, #-48]	; 0xffffffd0
   1d780:	b	1d790 <ftello64@plt+0xbec8>
   1d784:	movw	r0, #8
   1d788:	str	r0, [fp, #-48]	; 0xffffffd0
   1d78c:	b	1d790 <ftello64@plt+0xbec8>
   1d790:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1d794:	movw	r1, #12
   1d798:	cmp	r1, r0
   1d79c:	bcs	1d7d4 <ftello64@plt+0xbf0c>
   1d7a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d7a4:	movw	r1, #8
   1d7a8:	cmp	r1, r0
   1d7ac:	bcs	1d7bc <ftello64@plt+0xbef4>
   1d7b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d7b4:	str	r0, [fp, #-52]	; 0xffffffcc
   1d7b8:	b	1d7c8 <ftello64@plt+0xbf00>
   1d7bc:	movw	r0, #8
   1d7c0:	str	r0, [fp, #-52]	; 0xffffffcc
   1d7c4:	b	1d7c8 <ftello64@plt+0xbf00>
   1d7c8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1d7cc:	str	r0, [fp, #-56]	; 0xffffffc8
   1d7d0:	b	1d7e0 <ftello64@plt+0xbf18>
   1d7d4:	movw	r0, #12
   1d7d8:	str	r0, [fp, #-56]	; 0xffffffc8
   1d7dc:	b	1d7e0 <ftello64@plt+0xbf18>
   1d7e0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d7e4:	movw	r1, #8
   1d7e8:	cmp	r1, r0
   1d7ec:	bcs	1d874 <ftello64@plt+0xbfac>
   1d7f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d7f4:	movw	r1, #8
   1d7f8:	cmp	r1, r0
   1d7fc:	bcs	1d80c <ftello64@plt+0xbf44>
   1d800:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d804:	str	r0, [sp, #60]	; 0x3c
   1d808:	b	1d818 <ftello64@plt+0xbf50>
   1d80c:	movw	r0, #8
   1d810:	str	r0, [sp, #60]	; 0x3c
   1d814:	b	1d818 <ftello64@plt+0xbf50>
   1d818:	ldr	r0, [sp, #60]	; 0x3c
   1d81c:	movw	r1, #12
   1d820:	cmp	r1, r0
   1d824:	bcs	1d85c <ftello64@plt+0xbf94>
   1d828:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d82c:	movw	r1, #8
   1d830:	cmp	r1, r0
   1d834:	bcs	1d844 <ftello64@plt+0xbf7c>
   1d838:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d83c:	str	r0, [sp, #56]	; 0x38
   1d840:	b	1d850 <ftello64@plt+0xbf88>
   1d844:	movw	r0, #8
   1d848:	str	r0, [sp, #56]	; 0x38
   1d84c:	b	1d850 <ftello64@plt+0xbf88>
   1d850:	ldr	r0, [sp, #56]	; 0x38
   1d854:	str	r0, [sp, #52]	; 0x34
   1d858:	b	1d868 <ftello64@plt+0xbfa0>
   1d85c:	movw	r0, #12
   1d860:	str	r0, [sp, #52]	; 0x34
   1d864:	b	1d868 <ftello64@plt+0xbfa0>
   1d868:	ldr	r0, [sp, #52]	; 0x34
   1d86c:	str	r0, [sp, #48]	; 0x30
   1d870:	b	1d880 <ftello64@plt+0xbfb8>
   1d874:	movw	r0, #8
   1d878:	str	r0, [sp, #48]	; 0x30
   1d87c:	b	1d880 <ftello64@plt+0xbfb8>
   1d880:	ldr	r0, [sp, #48]	; 0x30
   1d884:	movw	r1, #12
   1d888:	cmp	r1, r0
   1d88c:	bcs	1d9b4 <ftello64@plt+0xc0ec>
   1d890:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d894:	movw	r1, #8
   1d898:	cmp	r1, r0
   1d89c:	bcs	1d8ac <ftello64@plt+0xbfe4>
   1d8a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d8a4:	str	r0, [sp, #44]	; 0x2c
   1d8a8:	b	1d8b8 <ftello64@plt+0xbff0>
   1d8ac:	movw	r0, #8
   1d8b0:	str	r0, [sp, #44]	; 0x2c
   1d8b4:	b	1d8b8 <ftello64@plt+0xbff0>
   1d8b8:	ldr	r0, [sp, #44]	; 0x2c
   1d8bc:	movw	r1, #12
   1d8c0:	cmp	r1, r0
   1d8c4:	bcs	1d8fc <ftello64@plt+0xc034>
   1d8c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d8cc:	movw	r1, #8
   1d8d0:	cmp	r1, r0
   1d8d4:	bcs	1d8e4 <ftello64@plt+0xc01c>
   1d8d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d8dc:	str	r0, [sp, #40]	; 0x28
   1d8e0:	b	1d8f0 <ftello64@plt+0xc028>
   1d8e4:	movw	r0, #8
   1d8e8:	str	r0, [sp, #40]	; 0x28
   1d8ec:	b	1d8f0 <ftello64@plt+0xc028>
   1d8f0:	ldr	r0, [sp, #40]	; 0x28
   1d8f4:	str	r0, [sp, #36]	; 0x24
   1d8f8:	b	1d908 <ftello64@plt+0xc040>
   1d8fc:	movw	r0, #12
   1d900:	str	r0, [sp, #36]	; 0x24
   1d904:	b	1d908 <ftello64@plt+0xc040>
   1d908:	ldr	r0, [sp, #36]	; 0x24
   1d90c:	movw	r1, #8
   1d910:	cmp	r1, r0
   1d914:	bcs	1d99c <ftello64@plt+0xc0d4>
   1d918:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d91c:	movw	r1, #8
   1d920:	cmp	r1, r0
   1d924:	bcs	1d934 <ftello64@plt+0xc06c>
   1d928:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d92c:	str	r0, [sp, #32]
   1d930:	b	1d940 <ftello64@plt+0xc078>
   1d934:	movw	r0, #8
   1d938:	str	r0, [sp, #32]
   1d93c:	b	1d940 <ftello64@plt+0xc078>
   1d940:	ldr	r0, [sp, #32]
   1d944:	movw	r1, #12
   1d948:	cmp	r1, r0
   1d94c:	bcs	1d984 <ftello64@plt+0xc0bc>
   1d950:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d954:	movw	r1, #8
   1d958:	cmp	r1, r0
   1d95c:	bcs	1d96c <ftello64@plt+0xc0a4>
   1d960:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d964:	str	r0, [sp, #28]
   1d968:	b	1d978 <ftello64@plt+0xc0b0>
   1d96c:	movw	r0, #8
   1d970:	str	r0, [sp, #28]
   1d974:	b	1d978 <ftello64@plt+0xc0b0>
   1d978:	ldr	r0, [sp, #28]
   1d97c:	str	r0, [sp, #24]
   1d980:	b	1d990 <ftello64@plt+0xc0c8>
   1d984:	movw	r0, #12
   1d988:	str	r0, [sp, #24]
   1d98c:	b	1d990 <ftello64@plt+0xc0c8>
   1d990:	ldr	r0, [sp, #24]
   1d994:	str	r0, [sp, #20]
   1d998:	b	1d9a8 <ftello64@plt+0xc0e0>
   1d99c:	movw	r0, #8
   1d9a0:	str	r0, [sp, #20]
   1d9a4:	b	1d9a8 <ftello64@plt+0xc0e0>
   1d9a8:	ldr	r0, [sp, #20]
   1d9ac:	str	r0, [sp, #16]
   1d9b0:	b	1d9c0 <ftello64@plt+0xc0f8>
   1d9b4:	movw	r0, #12
   1d9b8:	str	r0, [sp, #16]
   1d9bc:	b	1d9c0 <ftello64@plt+0xc0f8>
   1d9c0:	ldr	r0, [sp, #16]
   1d9c4:	ldr	r1, [pc, #904]	; 1dd54 <ftello64@plt+0xc48c>
   1d9c8:	str	r0, [fp, #-28]	; 0xffffffe4
   1d9cc:	ldr	r0, [fp, #-8]
   1d9d0:	movw	r2, #0
   1d9d4:	and	r2, r2, #255	; 0xff
   1d9d8:	str	r1, [sp, #12]
   1d9dc:	mov	r1, r2
   1d9e0:	movw	r2, #160	; 0xa0
   1d9e4:	bl	11790 <memset@plt>
   1d9e8:	ldr	r0, [fp, #-8]
   1d9ec:	movw	r1, #31
   1d9f0:	str	r1, [r0, #64]	; 0x40
   1d9f4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1d9f8:	mvn	r1, #0
   1d9fc:	udiv	r0, r1, r0
   1da00:	ldr	r1, [sp, #12]
   1da04:	cmp	r1, r0
   1da08:	bcs	1da18 <ftello64@plt+0xc150>
   1da0c:	ldr	r0, [pc, #832]	; 1dd54 <ftello64@plt+0xc48c>
   1da10:	str	r0, [sp, #8]
   1da14:	b	1da28 <ftello64@plt+0xc160>
   1da18:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1da1c:	mvn	r1, #0
   1da20:	udiv	r0, r1, r0
   1da24:	str	r0, [sp, #8]
   1da28:	ldr	r0, [sp, #8]
   1da2c:	lsr	r0, r0, #1
   1da30:	ldr	r1, [fp, #-12]
   1da34:	cmp	r0, r1
   1da38:	bhi	1da48 <ftello64@plt+0xc180>
   1da3c:	movw	r0, #12
   1da40:	str	r0, [fp, #-4]
   1da44:	b	1dd48 <ftello64@plt+0xc480>
   1da48:	ldr	r0, [fp, #-12]
   1da4c:	add	r0, r0, #1
   1da50:	ldr	r1, [fp, #-8]
   1da54:	str	r0, [r1, #4]
   1da58:	ldr	r0, [fp, #-8]
   1da5c:	ldr	r0, [r0, #4]
   1da60:	lsl	r0, r0, #3
   1da64:	bl	383ec <ftello64@plt+0x26b24>
   1da68:	ldr	r1, [fp, #-8]
   1da6c:	str	r0, [r1]
   1da70:	movw	r0, #1
   1da74:	str	r0, [fp, #-16]
   1da78:	ldr	r0, [fp, #-16]
   1da7c:	ldr	r1, [fp, #-12]
   1da80:	cmp	r0, r1
   1da84:	bls	1da8c <ftello64@plt+0xc1c4>
   1da88:	b	1daa0 <ftello64@plt+0xc1d8>
   1da8c:	b	1da90 <ftello64@plt+0xc1c8>
   1da90:	ldr	r0, [fp, #-16]
   1da94:	lsl	r0, r0, #1
   1da98:	str	r0, [fp, #-16]
   1da9c:	b	1da78 <ftello64@plt+0xc1b0>
   1daa0:	ldr	r1, [fp, #-16]
   1daa4:	movw	r0, #12
   1daa8:	bl	38350 <ftello64@plt+0x26a88>
   1daac:	ldr	r1, [fp, #-8]
   1dab0:	str	r0, [r1, #32]
   1dab4:	ldr	r0, [fp, #-16]
   1dab8:	sub	r0, r0, #1
   1dabc:	ldr	r1, [fp, #-8]
   1dac0:	str	r0, [r1, #68]	; 0x44
   1dac4:	bl	11664 <__ctype_get_mb_cur_max@plt>
   1dac8:	ldr	r1, [fp, #-8]
   1dacc:	str	r0, [r1, #92]	; 0x5c
   1dad0:	movw	r0, #14
   1dad4:	bl	11814 <nl_langinfo@plt>
   1dad8:	str	r0, [fp, #-20]	; 0xffffffec
   1dadc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1dae0:	ldrb	r0, [r0]
   1dae4:	cmp	r0, #85	; 0x55
   1dae8:	beq	1dafc <ftello64@plt+0xc234>
   1daec:	ldr	r0, [fp, #-20]	; 0xffffffec
   1daf0:	ldrb	r0, [r0]
   1daf4:	cmp	r0, #117	; 0x75
   1daf8:	bne	1db8c <ftello64@plt+0xc2c4>
   1dafc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1db00:	ldrb	r0, [r0, #1]
   1db04:	cmp	r0, #84	; 0x54
   1db08:	beq	1db1c <ftello64@plt+0xc254>
   1db0c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1db10:	ldrb	r0, [r0, #1]
   1db14:	cmp	r0, #116	; 0x74
   1db18:	bne	1db8c <ftello64@plt+0xc2c4>
   1db1c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1db20:	ldrb	r0, [r0, #2]
   1db24:	cmp	r0, #70	; 0x46
   1db28:	beq	1db3c <ftello64@plt+0xc274>
   1db2c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1db30:	ldrb	r0, [r0, #2]
   1db34:	cmp	r0, #102	; 0x66
   1db38:	bne	1db8c <ftello64@plt+0xc2c4>
   1db3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1db40:	add	r0, r0, #3
   1db44:	ldr	r1, [fp, #-20]	; 0xffffffec
   1db48:	ldrb	r1, [r1, #3]
   1db4c:	cmp	r1, #45	; 0x2d
   1db50:	movw	r1, #0
   1db54:	moveq	r1, #1
   1db58:	and	r1, r1, #1
   1db5c:	add	r0, r0, r1
   1db60:	movw	r1, #60878	; 0xedce
   1db64:	movt	r1, #3
   1db68:	bl	11538 <strcmp@plt>
   1db6c:	cmp	r0, #0
   1db70:	bne	1db8c <ftello64@plt+0xc2c4>
   1db74:	ldr	r0, [fp, #-8]
   1db78:	ldrb	r1, [r0, #88]	; 0x58
   1db7c:	bic	r1, r1, #4
   1db80:	movw	r2, #4
   1db84:	orr	r1, r1, r2
   1db88:	strb	r1, [r0, #88]	; 0x58
   1db8c:	ldr	r0, [fp, #-8]
   1db90:	ldrb	r1, [r0, #88]	; 0x58
   1db94:	bic	r1, r1, #8
   1db98:	strb	r1, [r0, #88]	; 0x58
   1db9c:	ldr	r0, [fp, #-8]
   1dba0:	ldr	r0, [r0, #92]	; 0x5c
   1dba4:	cmp	r0, #1
   1dba8:	ble	1dcf0 <ftello64@plt+0xc428>
   1dbac:	ldr	r0, [fp, #-8]
   1dbb0:	ldrb	r0, [r0, #88]	; 0x58
   1dbb4:	ubfx	r0, r0, #2, #1
   1dbb8:	and	r0, r0, #255	; 0xff
   1dbbc:	cmp	r0, #0
   1dbc0:	beq	1dbd8 <ftello64@plt+0xc310>
   1dbc4:	ldr	r0, [fp, #-8]
   1dbc8:	movw	r1, #61536	; 0xf060
   1dbcc:	movt	r1, #3
   1dbd0:	str	r1, [r0, #60]	; 0x3c
   1dbd4:	b	1dcec <ftello64@plt+0xc424>
   1dbd8:	movw	r0, #32
   1dbdc:	movw	r1, #1
   1dbe0:	bl	38350 <ftello64@plt+0x26a88>
   1dbe4:	ldr	r1, [fp, #-8]
   1dbe8:	str	r0, [r1, #60]	; 0x3c
   1dbec:	ldr	r0, [fp, #-8]
   1dbf0:	ldr	r0, [r0, #60]	; 0x3c
   1dbf4:	movw	r1, #0
   1dbf8:	cmp	r0, r1
   1dbfc:	bne	1dc0c <ftello64@plt+0xc344>
   1dc00:	movw	r0, #12
   1dc04:	str	r0, [fp, #-4]
   1dc08:	b	1dd48 <ftello64@plt+0xc480>
   1dc0c:	movw	r0, #0
   1dc10:	str	r0, [fp, #-32]	; 0xffffffe0
   1dc14:	str	r0, [fp, #-40]	; 0xffffffd8
   1dc18:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1dc1c:	cmp	r0, #8
   1dc20:	bge	1dce8 <ftello64@plt+0xc420>
   1dc24:	movw	r0, #0
   1dc28:	str	r0, [fp, #-36]	; 0xffffffdc
   1dc2c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1dc30:	cmp	r0, #32
   1dc34:	bge	1dcd4 <ftello64@plt+0xc40c>
   1dc38:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dc3c:	bl	1179c <btowc@plt>
   1dc40:	str	r0, [fp, #-44]	; 0xffffffd4
   1dc44:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1dc48:	cmn	r0, #1
   1dc4c:	beq	1dc78 <ftello64@plt+0xc3b0>
   1dc50:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1dc54:	mov	r1, #1
   1dc58:	lsl	r0, r1, r0
   1dc5c:	ldr	r1, [fp, #-8]
   1dc60:	ldr	r1, [r1, #60]	; 0x3c
   1dc64:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1dc68:	add	r1, r1, r2, lsl #2
   1dc6c:	ldr	r2, [r1]
   1dc70:	orr	r0, r2, r0
   1dc74:	str	r0, [r1]
   1dc78:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dc7c:	mvn	r1, #127	; 0x7f
   1dc80:	and	r0, r0, r1
   1dc84:	cmp	r0, #0
   1dc88:	bne	1dcb4 <ftello64@plt+0xc3ec>
   1dc8c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1dc90:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1dc94:	cmp	r0, r1
   1dc98:	beq	1dcb4 <ftello64@plt+0xc3ec>
   1dc9c:	ldr	r0, [fp, #-8]
   1dca0:	ldrb	r1, [r0, #88]	; 0x58
   1dca4:	bic	r1, r1, #8
   1dca8:	movw	r2, #8
   1dcac:	orr	r1, r1, r2
   1dcb0:	strb	r1, [r0, #88]	; 0x58
   1dcb4:	b	1dcb8 <ftello64@plt+0xc3f0>
   1dcb8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1dcbc:	add	r0, r0, #1
   1dcc0:	str	r0, [fp, #-36]	; 0xffffffdc
   1dcc4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dcc8:	add	r0, r0, #1
   1dccc:	str	r0, [fp, #-40]	; 0xffffffd8
   1dcd0:	b	1dc2c <ftello64@plt+0xc364>
   1dcd4:	b	1dcd8 <ftello64@plt+0xc410>
   1dcd8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1dcdc:	add	r0, r0, #1
   1dce0:	str	r0, [fp, #-32]	; 0xffffffe0
   1dce4:	b	1dc18 <ftello64@plt+0xc350>
   1dce8:	b	1dcec <ftello64@plt+0xc424>
   1dcec:	b	1dcf0 <ftello64@plt+0xc428>
   1dcf0:	ldr	r0, [fp, #-8]
   1dcf4:	ldr	r0, [r0]
   1dcf8:	movw	r1, #0
   1dcfc:	cmp	r0, r1
   1dd00:	movw	r0, #1
   1dd04:	str	r0, [sp, #4]
   1dd08:	beq	1dd28 <ftello64@plt+0xc460>
   1dd0c:	ldr	r0, [fp, #-8]
   1dd10:	ldr	r0, [r0, #32]
   1dd14:	movw	r1, #0
   1dd18:	cmp	r0, r1
   1dd1c:	movw	r0, #0
   1dd20:	moveq	r0, #1
   1dd24:	str	r0, [sp, #4]
   1dd28:	ldr	r0, [sp, #4]
   1dd2c:	tst	r0, #1
   1dd30:	beq	1dd40 <ftello64@plt+0xc478>
   1dd34:	movw	r0, #12
   1dd38:	str	r0, [fp, #-4]
   1dd3c:	b	1dd48 <ftello64@plt+0xc480>
   1dd40:	movw	r0, #0
   1dd44:	str	r0, [fp, #-4]
   1dd48:	ldr	r0, [fp, #-4]
   1dd4c:	mov	sp, fp
   1dd50:	pop	{fp, pc}
   1dd54:	svcvc	0x00ffffff
   1dd58:	push	{fp, lr}
   1dd5c:	mov	fp, sp
   1dd60:	sub	sp, sp, #48	; 0x30
   1dd64:	ldr	ip, [fp, #12]
   1dd68:	ldr	lr, [fp, #8]
   1dd6c:	str	r0, [fp, #-8]
   1dd70:	str	r1, [fp, #-12]
   1dd74:	str	r2, [fp, #-16]
   1dd78:	str	r3, [fp, #-20]	; 0xffffffec
   1dd7c:	and	r0, lr, #1
   1dd80:	strb	r0, [fp, #-21]	; 0xffffffeb
   1dd84:	ldr	r0, [fp, #-8]
   1dd88:	movw	r1, #0
   1dd8c:	and	r1, r1, #255	; 0xff
   1dd90:	movw	r2, #84	; 0x54
   1dd94:	str	ip, [sp, #16]
   1dd98:	bl	11790 <memset@plt>
   1dd9c:	ldr	r0, [fp, #-12]
   1dda0:	ldr	r1, [fp, #-16]
   1dda4:	ldr	r2, [fp, #-8]
   1dda8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ddac:	ldrb	ip, [fp, #-21]	; 0xffffffeb
   1ddb0:	ldr	lr, [fp, #12]
   1ddb4:	and	ip, ip, #1
   1ddb8:	str	ip, [sp]
   1ddbc:	str	lr, [sp, #4]
   1ddc0:	bl	1ec10 <ftello64@plt+0xd348>
   1ddc4:	ldr	r0, [fp, #-16]
   1ddc8:	cmp	r0, #0
   1ddcc:	ble	1de00 <ftello64@plt+0xc538>
   1ddd0:	ldr	r0, [fp, #-8]
   1ddd4:	ldr	r1, [fp, #-16]
   1ddd8:	add	r1, r1, #1
   1dddc:	bl	1ed10 <ftello64@plt+0xd448>
   1dde0:	str	r0, [sp, #20]
   1dde4:	ldr	r0, [sp, #20]
   1dde8:	cmp	r0, #0
   1ddec:	beq	1ddfc <ftello64@plt+0xc534>
   1ddf0:	ldr	r0, [sp, #20]
   1ddf4:	str	r0, [fp, #-4]
   1ddf8:	b	1df60 <ftello64@plt+0xc698>
   1ddfc:	b	1de00 <ftello64@plt+0xc538>
   1de00:	ldr	r0, [fp, #-8]
   1de04:	ldrb	r0, [r0, #75]	; 0x4b
   1de08:	cmp	r0, #0
   1de0c:	beq	1de20 <ftello64@plt+0xc558>
   1de10:	ldr	r0, [fp, #-8]
   1de14:	ldr	r0, [r0, #4]
   1de18:	str	r0, [sp, #12]
   1de1c:	b	1de28 <ftello64@plt+0xc560>
   1de20:	ldr	r0, [fp, #-12]
   1de24:	str	r0, [sp, #12]
   1de28:	ldr	r0, [sp, #12]
   1de2c:	ldr	r1, [fp, #-8]
   1de30:	str	r0, [r1, #4]
   1de34:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   1de38:	tst	r0, #1
   1de3c:	beq	1def8 <ftello64@plt+0xc630>
   1de40:	ldr	r0, [fp, #12]
   1de44:	ldr	r0, [r0, #92]	; 0x5c
   1de48:	cmp	r0, #1
   1de4c:	ble	1deec <ftello64@plt+0xc624>
   1de50:	b	1de54 <ftello64@plt+0xc58c>
   1de54:	ldr	r0, [fp, #-8]
   1de58:	bl	1ee68 <ftello64@plt+0xd5a0>
   1de5c:	str	r0, [sp, #20]
   1de60:	ldr	r0, [sp, #20]
   1de64:	cmp	r0, #0
   1de68:	beq	1de78 <ftello64@plt+0xc5b0>
   1de6c:	ldr	r0, [sp, #20]
   1de70:	str	r0, [fp, #-4]
   1de74:	b	1df60 <ftello64@plt+0xc698>
   1de78:	ldr	r0, [fp, #-8]
   1de7c:	ldr	r0, [r0, #32]
   1de80:	ldr	r1, [fp, #-16]
   1de84:	cmp	r0, r1
   1de88:	blt	1de90 <ftello64@plt+0xc5c8>
   1de8c:	b	1dee8 <ftello64@plt+0xc620>
   1de90:	ldr	r0, [fp, #-8]
   1de94:	ldr	r0, [r0, #36]	; 0x24
   1de98:	ldr	r1, [fp, #-8]
   1de9c:	ldr	r1, [r1, #28]
   1dea0:	ldr	r2, [fp, #12]
   1dea4:	ldr	r2, [r2, #92]	; 0x5c
   1dea8:	add	r1, r1, r2
   1deac:	cmp	r0, r1
   1deb0:	ble	1deb8 <ftello64@plt+0xc5f0>
   1deb4:	b	1dee8 <ftello64@plt+0xc620>
   1deb8:	ldr	r0, [fp, #-8]
   1debc:	ldr	r1, [r0, #36]	; 0x24
   1dec0:	lsl	r1, r1, #1
   1dec4:	bl	1ed10 <ftello64@plt+0xd448>
   1dec8:	str	r0, [sp, #20]
   1decc:	ldr	r0, [sp, #20]
   1ded0:	cmp	r0, #0
   1ded4:	beq	1dee4 <ftello64@plt+0xc61c>
   1ded8:	ldr	r0, [sp, #20]
   1dedc:	str	r0, [fp, #-4]
   1dee0:	b	1df60 <ftello64@plt+0xc698>
   1dee4:	b	1de54 <ftello64@plt+0xc58c>
   1dee8:	b	1def4 <ftello64@plt+0xc62c>
   1deec:	ldr	r0, [fp, #-8]
   1def0:	bl	1f910 <ftello64@plt+0xe048>
   1def4:	b	1df58 <ftello64@plt+0xc690>
   1def8:	ldr	r0, [fp, #12]
   1defc:	ldr	r0, [r0, #92]	; 0x5c
   1df00:	cmp	r0, #1
   1df04:	ble	1df14 <ftello64@plt+0xc64c>
   1df08:	ldr	r0, [fp, #-8]
   1df0c:	bl	1fa14 <ftello64@plt+0xe14c>
   1df10:	b	1df54 <ftello64@plt+0xc68c>
   1df14:	ldr	r0, [fp, #-20]	; 0xffffffec
   1df18:	movw	r1, #0
   1df1c:	cmp	r0, r1
   1df20:	beq	1df30 <ftello64@plt+0xc668>
   1df24:	ldr	r0, [fp, #-8]
   1df28:	bl	1fd54 <ftello64@plt+0xe48c>
   1df2c:	b	1df50 <ftello64@plt+0xc688>
   1df30:	ldr	r0, [fp, #-8]
   1df34:	ldr	r0, [r0, #36]	; 0x24
   1df38:	ldr	r1, [fp, #-8]
   1df3c:	str	r0, [r1, #28]
   1df40:	ldr	r0, [fp, #-8]
   1df44:	ldr	r0, [r0, #36]	; 0x24
   1df48:	ldr	r1, [fp, #-8]
   1df4c:	str	r0, [r1, #32]
   1df50:	b	1df54 <ftello64@plt+0xc68c>
   1df54:	b	1df58 <ftello64@plt+0xc690>
   1df58:	movw	r0, #0
   1df5c:	str	r0, [fp, #-4]
   1df60:	ldr	r0, [fp, #-4]
   1df64:	mov	sp, fp
   1df68:	pop	{fp, pc}
   1df6c:	push	{fp, lr}
   1df70:	mov	fp, sp
   1df74:	sub	sp, sp, #16
   1df78:	str	r0, [fp, #-4]
   1df7c:	ldr	r0, [fp, #-4]
   1df80:	ldr	r0, [r0]
   1df84:	str	r0, [sp, #8]
   1df88:	ldr	r0, [sp, #8]
   1df8c:	ldr	r0, [r0, #56]	; 0x38
   1df90:	str	r0, [sp, #4]
   1df94:	ldr	r0, [sp, #4]
   1df98:	movw	r1, #0
   1df9c:	cmp	r0, r1
   1dfa0:	beq	1dfc4 <ftello64@plt+0xc6fc>
   1dfa4:	ldr	r0, [sp, #4]
   1dfa8:	ldr	r0, [r0]
   1dfac:	str	r0, [sp]
   1dfb0:	ldr	r0, [sp, #4]
   1dfb4:	bl	17078 <ftello64@plt+0x57b0>
   1dfb8:	ldr	r0, [sp]
   1dfbc:	str	r0, [sp, #4]
   1dfc0:	b	1df94 <ftello64@plt+0xc6cc>
   1dfc4:	ldr	r0, [sp, #8]
   1dfc8:	movw	r1, #0
   1dfcc:	str	r1, [r0, #56]	; 0x38
   1dfd0:	ldr	r0, [sp, #8]
   1dfd4:	movw	r2, #31
   1dfd8:	str	r2, [r0, #64]	; 0x40
   1dfdc:	ldr	r0, [sp, #8]
   1dfe0:	str	r1, [r0, #52]	; 0x34
   1dfe4:	ldr	r0, [sp, #8]
   1dfe8:	ldr	r0, [r0, #16]
   1dfec:	bl	17078 <ftello64@plt+0x57b0>
   1dff0:	ldr	r0, [sp, #8]
   1dff4:	movw	r1, #0
   1dff8:	str	r1, [r0, #16]
   1dffc:	mov	sp, fp
   1e000:	pop	{fp, pc}
   1e004:	push	{fp, lr}
   1e008:	mov	fp, sp
   1e00c:	sub	sp, sp, #8
   1e010:	str	r0, [sp, #4]
   1e014:	ldr	r0, [sp, #4]
   1e018:	ldr	r0, [r0, #8]
   1e01c:	bl	17078 <ftello64@plt+0x57b0>
   1e020:	ldr	r0, [sp, #4]
   1e024:	ldr	r0, [r0, #12]
   1e028:	bl	17078 <ftello64@plt+0x57b0>
   1e02c:	ldr	r0, [sp, #4]
   1e030:	ldrsb	r0, [r0, #75]	; 0x4b
   1e034:	cmp	r0, #0
   1e038:	beq	1e048 <ftello64@plt+0xc780>
   1e03c:	ldr	r0, [sp, #4]
   1e040:	ldr	r0, [r0, #4]
   1e044:	bl	17078 <ftello64@plt+0x57b0>
   1e048:	mov	sp, fp
   1e04c:	pop	{fp, pc}
   1e050:	push	{fp, lr}
   1e054:	mov	fp, sp
   1e058:	sub	sp, sp, #72	; 0x48
   1e05c:	str	r0, [fp, #-8]
   1e060:	str	r1, [fp, #-12]
   1e064:	str	r2, [fp, #-16]
   1e068:	str	r3, [fp, #-20]	; 0xffffffec
   1e06c:	ldr	r0, [fp, #-12]
   1e070:	ldr	r0, [r0]
   1e074:	str	r0, [fp, #-24]	; 0xffffffe8
   1e078:	ldr	r0, [fp, #-16]
   1e07c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e080:	str	r0, [r1, #128]	; 0x80
   1e084:	ldr	r1, [fp, #-8]
   1e088:	ldr	r0, [fp, #-16]
   1e08c:	orr	r2, r0, #8388608	; 0x800000
   1e090:	add	r0, sp, #28
   1e094:	bl	1fe30 <ftello64@plt+0xe568>
   1e098:	ldr	r0, [fp, #-8]
   1e09c:	ldr	r1, [fp, #-12]
   1e0a0:	ldr	r3, [fp, #-16]
   1e0a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1e0a8:	add	ip, sp, #28
   1e0ac:	str	r2, [sp, #24]
   1e0b0:	mov	r2, ip
   1e0b4:	movw	ip, #0
   1e0b8:	str	ip, [sp]
   1e0bc:	ldr	ip, [sp, #24]
   1e0c0:	str	ip, [sp, #4]
   1e0c4:	bl	1fe70 <ftello64@plt+0xe5a8>
   1e0c8:	str	r0, [fp, #-28]	; 0xffffffe4
   1e0cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e0d0:	ldr	r0, [r0]
   1e0d4:	cmp	r0, #0
   1e0d8:	movw	r0, #0
   1e0dc:	str	r0, [sp, #20]
   1e0e0:	beq	1e0fc <ftello64@plt+0xc834>
   1e0e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1e0e8:	movw	r1, #0
   1e0ec:	cmp	r0, r1
   1e0f0:	movw	r0, #0
   1e0f4:	moveq	r0, #1
   1e0f8:	str	r0, [sp, #20]
   1e0fc:	ldr	r0, [sp, #20]
   1e100:	tst	r0, #1
   1e104:	beq	1e114 <ftello64@plt+0xc84c>
   1e108:	movw	r0, #0
   1e10c:	str	r0, [fp, #-4]
   1e110:	b	1e1c0 <ftello64@plt+0xc8f8>
   1e114:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e118:	movw	r1, #0
   1e11c:	str	r1, [sp, #16]
   1e120:	ldr	r2, [sp, #16]
   1e124:	movw	r3, #2
   1e128:	bl	200c4 <ftello64@plt+0xe7fc>
   1e12c:	str	r0, [fp, #-32]	; 0xffffffe0
   1e130:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1e134:	movw	r1, #0
   1e138:	cmp	r0, r1
   1e13c:	beq	1e15c <ftello64@plt+0xc894>
   1e140:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e144:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1e148:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1e14c:	movw	r3, #16
   1e150:	bl	200c4 <ftello64@plt+0xe7fc>
   1e154:	str	r0, [sp, #36]	; 0x24
   1e158:	b	1e164 <ftello64@plt+0xc89c>
   1e15c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1e160:	str	r0, [sp, #36]	; 0x24
   1e164:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1e168:	movw	r1, #0
   1e16c:	cmp	r0, r1
   1e170:	movw	r0, #1
   1e174:	str	r0, [sp, #12]
   1e178:	beq	1e194 <ftello64@plt+0xc8cc>
   1e17c:	ldr	r0, [sp, #36]	; 0x24
   1e180:	movw	r1, #0
   1e184:	cmp	r0, r1
   1e188:	movw	r0, #0
   1e18c:	moveq	r0, #1
   1e190:	str	r0, [sp, #12]
   1e194:	ldr	r0, [sp, #12]
   1e198:	tst	r0, #1
   1e19c:	beq	1e1b8 <ftello64@plt+0xc8f0>
   1e1a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e1a4:	movw	r1, #12
   1e1a8:	str	r1, [r0]
   1e1ac:	movw	r0, #0
   1e1b0:	str	r0, [fp, #-4]
   1e1b4:	b	1e1c0 <ftello64@plt+0xc8f8>
   1e1b8:	ldr	r0, [sp, #36]	; 0x24
   1e1bc:	str	r0, [fp, #-4]
   1e1c0:	ldr	r0, [fp, #-4]
   1e1c4:	mov	sp, fp
   1e1c8:	pop	{fp, pc}
   1e1cc:	push	{fp, lr}
   1e1d0:	mov	fp, sp
   1e1d4:	sub	sp, sp, #48	; 0x30
   1e1d8:	str	r0, [fp, #-8]
   1e1dc:	ldr	r0, [fp, #-8]
   1e1e0:	ldr	r0, [r0]
   1e1e4:	str	r0, [fp, #-12]
   1e1e8:	ldr	r0, [fp, #-12]
   1e1ec:	ldr	r0, [r0, #4]
   1e1f0:	lsl	r0, r0, #2
   1e1f4:	bl	383ec <ftello64@plt+0x26b24>
   1e1f8:	ldr	r1, [fp, #-12]
   1e1fc:	str	r0, [r1, #12]
   1e200:	ldr	r0, [fp, #-12]
   1e204:	ldr	r0, [r0, #4]
   1e208:	lsl	r0, r0, #2
   1e20c:	bl	383ec <ftello64@plt+0x26b24>
   1e210:	ldr	r1, [fp, #-12]
   1e214:	str	r0, [r1, #16]
   1e218:	ldr	r0, [fp, #-12]
   1e21c:	ldr	r0, [r0, #4]
   1e220:	movw	r1, #12
   1e224:	mul	r0, r0, r1
   1e228:	bl	383ec <ftello64@plt+0x26b24>
   1e22c:	ldr	r1, [fp, #-12]
   1e230:	str	r0, [r1, #20]
   1e234:	ldr	r0, [fp, #-12]
   1e238:	ldr	r0, [r0, #4]
   1e23c:	movw	r1, #12
   1e240:	mul	r0, r0, r1
   1e244:	bl	383ec <ftello64@plt+0x26b24>
   1e248:	ldr	r1, [fp, #-12]
   1e24c:	str	r0, [r1, #24]
   1e250:	ldr	r0, [fp, #-12]
   1e254:	ldr	r0, [r0, #12]
   1e258:	movw	r1, #0
   1e25c:	cmp	r0, r1
   1e260:	movw	r0, #1
   1e264:	str	r0, [sp, #24]
   1e268:	beq	1e2c0 <ftello64@plt+0xc9f8>
   1e26c:	ldr	r0, [fp, #-12]
   1e270:	ldr	r0, [r0, #16]
   1e274:	movw	r1, #0
   1e278:	cmp	r0, r1
   1e27c:	movw	r0, #1
   1e280:	str	r0, [sp, #24]
   1e284:	beq	1e2c0 <ftello64@plt+0xc9f8>
   1e288:	ldr	r0, [fp, #-12]
   1e28c:	ldr	r0, [r0, #20]
   1e290:	movw	r1, #0
   1e294:	cmp	r0, r1
   1e298:	movw	r0, #1
   1e29c:	str	r0, [sp, #24]
   1e2a0:	beq	1e2c0 <ftello64@plt+0xc9f8>
   1e2a4:	ldr	r0, [fp, #-12]
   1e2a8:	ldr	r0, [r0, #24]
   1e2ac:	movw	r1, #0
   1e2b0:	cmp	r0, r1
   1e2b4:	movw	r0, #0
   1e2b8:	moveq	r0, #1
   1e2bc:	str	r0, [sp, #24]
   1e2c0:	ldr	r0, [sp, #24]
   1e2c4:	tst	r0, #1
   1e2c8:	beq	1e2d8 <ftello64@plt+0xca10>
   1e2cc:	movw	r0, #12
   1e2d0:	str	r0, [fp, #-4]
   1e2d4:	b	1e594 <ftello64@plt+0xcccc>
   1e2d8:	ldr	r0, [fp, #-8]
   1e2dc:	ldr	r0, [r0, #24]
   1e2e0:	lsl	r0, r0, #2
   1e2e4:	bl	383ec <ftello64@plt+0x26b24>
   1e2e8:	ldr	r1, [fp, #-12]
   1e2ec:	str	r0, [r1, #132]	; 0x84
   1e2f0:	ldr	r0, [fp, #-12]
   1e2f4:	ldr	r0, [r0, #132]	; 0x84
   1e2f8:	movw	r1, #0
   1e2fc:	cmp	r0, r1
   1e300:	beq	1e3f0 <ftello64@plt+0xcb28>
   1e304:	movw	r0, #0
   1e308:	str	r0, [fp, #-20]	; 0xffffffec
   1e30c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e310:	ldr	r1, [fp, #-8]
   1e314:	ldr	r1, [r1, #24]
   1e318:	cmp	r0, r1
   1e31c:	bcs	1e348 <ftello64@plt+0xca80>
   1e320:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e324:	mov	r1, r0
   1e328:	ldr	r2, [fp, #-12]
   1e32c:	ldr	r2, [r2, #132]	; 0x84
   1e330:	add	r0, r2, r0, lsl #2
   1e334:	str	r1, [r0]
   1e338:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e33c:	add	r0, r0, #1
   1e340:	str	r0, [fp, #-20]	; 0xffffffec
   1e344:	b	1e30c <ftello64@plt+0xca44>
   1e348:	ldr	r0, [fp, #-12]
   1e34c:	ldr	r0, [r0, #52]	; 0x34
   1e350:	ldr	r1, [fp, #-12]
   1e354:	movw	r2, #22872	; 0x5958
   1e358:	movt	r2, #2
   1e35c:	str	r1, [sp, #20]
   1e360:	mov	r1, r2
   1e364:	ldr	r2, [sp, #20]
   1e368:	bl	2583c <ftello64@plt+0x13f74>
   1e36c:	movw	r1, #0
   1e370:	str	r1, [fp, #-20]	; 0xffffffec
   1e374:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e378:	ldr	r1, [fp, #-8]
   1e37c:	ldr	r1, [r1, #24]
   1e380:	cmp	r0, r1
   1e384:	bcs	1e3c0 <ftello64@plt+0xcaf8>
   1e388:	ldr	r0, [fp, #-12]
   1e38c:	ldr	r0, [r0, #132]	; 0x84
   1e390:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e394:	add	r0, r0, r1, lsl #2
   1e398:	ldr	r0, [r0]
   1e39c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e3a0:	cmp	r0, r1
   1e3a4:	beq	1e3ac <ftello64@plt+0xcae4>
   1e3a8:	b	1e3c0 <ftello64@plt+0xcaf8>
   1e3ac:	b	1e3b0 <ftello64@plt+0xcae8>
   1e3b0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e3b4:	add	r0, r0, #1
   1e3b8:	str	r0, [fp, #-20]	; 0xffffffec
   1e3bc:	b	1e374 <ftello64@plt+0xcaac>
   1e3c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e3c4:	ldr	r1, [fp, #-8]
   1e3c8:	ldr	r1, [r1, #24]
   1e3cc:	cmp	r0, r1
   1e3d0:	bne	1e3ec <ftello64@plt+0xcb24>
   1e3d4:	ldr	r0, [fp, #-12]
   1e3d8:	ldr	r0, [r0, #132]	; 0x84
   1e3dc:	bl	17078 <ftello64@plt+0x57b0>
   1e3e0:	ldr	r0, [fp, #-12]
   1e3e4:	movw	r1, #0
   1e3e8:	str	r1, [r0, #132]	; 0x84
   1e3ec:	b	1e3f0 <ftello64@plt+0xcb28>
   1e3f0:	ldr	r0, [fp, #-12]
   1e3f4:	ldr	r0, [r0, #52]	; 0x34
   1e3f8:	ldr	r1, [fp, #-8]
   1e3fc:	movw	r2, #23244	; 0x5acc
   1e400:	movt	r2, #2
   1e404:	str	r1, [sp, #16]
   1e408:	mov	r1, r2
   1e40c:	ldr	r2, [sp, #16]
   1e410:	bl	214b4 <ftello64@plt+0xfbec>
   1e414:	str	r0, [fp, #-16]
   1e418:	ldr	r0, [fp, #-16]
   1e41c:	cmp	r0, #0
   1e420:	beq	1e430 <ftello64@plt+0xcb68>
   1e424:	ldr	r0, [fp, #-16]
   1e428:	str	r0, [fp, #-4]
   1e42c:	b	1e594 <ftello64@plt+0xcccc>
   1e430:	ldr	r0, [fp, #-12]
   1e434:	ldr	r0, [r0, #52]	; 0x34
   1e438:	ldr	r1, [fp, #-12]
   1e43c:	movw	r2, #23512	; 0x5bd8
   1e440:	movt	r2, #2
   1e444:	str	r1, [sp, #12]
   1e448:	mov	r1, r2
   1e44c:	ldr	r2, [sp, #12]
   1e450:	bl	214b4 <ftello64@plt+0xfbec>
   1e454:	str	r0, [fp, #-16]
   1e458:	ldr	r0, [fp, #-16]
   1e45c:	cmp	r0, #0
   1e460:	beq	1e470 <ftello64@plt+0xcba8>
   1e464:	ldr	r0, [fp, #-16]
   1e468:	str	r0, [fp, #-4]
   1e46c:	b	1e594 <ftello64@plt+0xcccc>
   1e470:	ldr	r0, [fp, #-12]
   1e474:	ldr	r0, [r0, #52]	; 0x34
   1e478:	ldr	r1, [fp, #-12]
   1e47c:	movw	r2, #23784	; 0x5ce8
   1e480:	movt	r2, #2
   1e484:	str	r1, [sp, #8]
   1e488:	mov	r1, r2
   1e48c:	ldr	r2, [sp, #8]
   1e490:	bl	2583c <ftello64@plt+0x13f74>
   1e494:	ldr	r1, [fp, #-12]
   1e498:	ldr	r1, [r1, #52]	; 0x34
   1e49c:	ldr	r2, [fp, #-12]
   1e4a0:	str	r0, [sp, #4]
   1e4a4:	mov	r0, r1
   1e4a8:	movw	r1, #24004	; 0x5dc4
   1e4ac:	movt	r1, #2
   1e4b0:	bl	2583c <ftello64@plt+0x13f74>
   1e4b4:	str	r0, [fp, #-16]
   1e4b8:	ldr	r0, [fp, #-16]
   1e4bc:	cmp	r0, #0
   1e4c0:	beq	1e4d0 <ftello64@plt+0xcc08>
   1e4c4:	ldr	r0, [fp, #-16]
   1e4c8:	str	r0, [fp, #-4]
   1e4cc:	b	1e594 <ftello64@plt+0xcccc>
   1e4d0:	ldr	r0, [fp, #-12]
   1e4d4:	bl	2602c <ftello64@plt+0x14764>
   1e4d8:	str	r0, [fp, #-16]
   1e4dc:	ldr	r0, [fp, #-16]
   1e4e0:	cmp	r0, #0
   1e4e4:	beq	1e4f4 <ftello64@plt+0xcc2c>
   1e4e8:	ldr	r0, [fp, #-16]
   1e4ec:	str	r0, [fp, #-4]
   1e4f0:	b	1e594 <ftello64@plt+0xcccc>
   1e4f4:	ldr	r0, [fp, #-8]
   1e4f8:	ldrb	r0, [r0, #28]
   1e4fc:	ubfx	r0, r0, #4, #1
   1e500:	and	r0, r0, #255	; 0xff
   1e504:	cmp	r0, #0
   1e508:	bne	1e534 <ftello64@plt+0xcc6c>
   1e50c:	ldr	r0, [fp, #-8]
   1e510:	ldr	r0, [r0, #24]
   1e514:	cmp	r0, #0
   1e518:	bls	1e534 <ftello64@plt+0xcc6c>
   1e51c:	ldr	r0, [fp, #-12]
   1e520:	ldrb	r0, [r0, #88]	; 0x58
   1e524:	and	r0, r0, #1
   1e528:	and	r0, r0, #255	; 0xff
   1e52c:	cmp	r0, #0
   1e530:	bne	1e544 <ftello64@plt+0xcc7c>
   1e534:	ldr	r0, [fp, #-12]
   1e538:	ldr	r0, [r0, #76]	; 0x4c
   1e53c:	cmp	r0, #0
   1e540:	beq	1e58c <ftello64@plt+0xccc4>
   1e544:	ldr	r0, [fp, #-12]
   1e548:	ldr	r0, [r0, #8]
   1e54c:	movw	r1, #12
   1e550:	mul	r0, r0, r1
   1e554:	bl	383ec <ftello64@plt+0x26b24>
   1e558:	ldr	r1, [fp, #-12]
   1e55c:	str	r0, [r1, #28]
   1e560:	ldr	r0, [fp, #-12]
   1e564:	ldr	r0, [r0, #28]
   1e568:	movw	r1, #0
   1e56c:	cmp	r0, r1
   1e570:	bne	1e580 <ftello64@plt+0xccb8>
   1e574:	movw	r0, #12
   1e578:	str	r0, [fp, #-4]
   1e57c:	b	1e594 <ftello64@plt+0xcccc>
   1e580:	ldr	r0, [fp, #-12]
   1e584:	bl	26174 <ftello64@plt+0x148ac>
   1e588:	str	r0, [fp, #-16]
   1e58c:	ldr	r0, [fp, #-16]
   1e590:	str	r0, [fp, #-4]
   1e594:	ldr	r0, [fp, #-4]
   1e598:	mov	sp, fp
   1e59c:	pop	{fp, pc}
   1e5a0:	push	{fp, lr}
   1e5a4:	mov	fp, sp
   1e5a8:	sub	sp, sp, #32
   1e5ac:	str	r0, [fp, #-4]
   1e5b0:	movw	r0, #0
   1e5b4:	strb	r0, [fp, #-13]
   1e5b8:	strb	r0, [fp, #-14]
   1e5bc:	movw	r0, #0
   1e5c0:	str	r0, [fp, #-8]
   1e5c4:	ldr	r0, [fp, #-8]
   1e5c8:	ldr	r1, [fp, #-4]
   1e5cc:	ldr	r1, [r1, #8]
   1e5d0:	cmp	r0, r1
   1e5d4:	bcs	1e754 <ftello64@plt+0xce8c>
   1e5d8:	ldr	r0, [fp, #-4]
   1e5dc:	ldr	r0, [r0]
   1e5e0:	ldr	r1, [fp, #-8]
   1e5e4:	add	r0, r0, r1, lsl #3
   1e5e8:	ldrb	r0, [r0, #4]
   1e5ec:	sub	r0, r0, #1
   1e5f0:	cmp	r0, #11
   1e5f4:	str	r0, [sp, #8]
   1e5f8:	bhi	1e73c <ftello64@plt+0xce74>
   1e5fc:	add	r0, pc, #8
   1e600:	ldr	r1, [sp, #8]
   1e604:	ldr	r0, [r0, r1, lsl #2]
   1e608:	mov	pc, r0
   1e60c:	andeq	lr, r1, ip, lsr r6
   1e610:	andeq	lr, r1, ip, asr #13
   1e614:	ldrdeq	lr, [r1], -r4
   1e618:	andeq	lr, r1, ip, asr #13
   1e61c:	andeq	lr, r1, r0, asr #13
   1e620:	ldrdeq	lr, [r1], -r0
   1e624:	andeq	lr, r1, ip, lsr r7
   1e628:	andeq	lr, r1, ip, asr #13
   1e62c:	andeq	lr, r1, ip, asr #13
   1e630:	andeq	lr, r1, ip, asr #13
   1e634:	andeq	lr, r1, ip, asr #13
   1e638:	andeq	lr, r1, r4, ror #12
   1e63c:	ldr	r0, [fp, #-4]
   1e640:	ldr	r0, [r0]
   1e644:	ldr	r1, [fp, #-8]
   1e648:	add	r0, r0, r1, lsl #3
   1e64c:	ldrb	r0, [r0]
   1e650:	cmp	r0, #128	; 0x80
   1e654:	blt	1e660 <ftello64@plt+0xcd98>
   1e658:	movw	r0, #1
   1e65c:	strb	r0, [fp, #-13]
   1e660:	b	1e740 <ftello64@plt+0xce78>
   1e664:	ldr	r0, [fp, #-4]
   1e668:	ldr	r0, [r0]
   1e66c:	ldr	r1, [fp, #-8]
   1e670:	ldr	r0, [r0, r1, lsl #3]
   1e674:	cmp	r0, #16
   1e678:	str	r0, [sp, #4]
   1e67c:	beq	1e6b4 <ftello64@plt+0xcdec>
   1e680:	b	1e684 <ftello64@plt+0xcdbc>
   1e684:	ldr	r0, [sp, #4]
   1e688:	cmp	r0, #32
   1e68c:	beq	1e6b4 <ftello64@plt+0xcdec>
   1e690:	b	1e694 <ftello64@plt+0xcdcc>
   1e694:	ldr	r0, [sp, #4]
   1e698:	cmp	r0, #64	; 0x40
   1e69c:	beq	1e6b4 <ftello64@plt+0xcdec>
   1e6a0:	b	1e6a4 <ftello64@plt+0xcddc>
   1e6a4:	ldr	r0, [sp, #4]
   1e6a8:	cmp	r0, #128	; 0x80
   1e6ac:	bne	1e6b8 <ftello64@plt+0xcdf0>
   1e6b0:	b	1e6b4 <ftello64@plt+0xcdec>
   1e6b4:	b	1e6bc <ftello64@plt+0xcdf4>
   1e6b8:	b	1e8a4 <ftello64@plt+0xcfdc>
   1e6bc:	b	1e740 <ftello64@plt+0xce78>
   1e6c0:	movw	r0, #1
   1e6c4:	strb	r0, [fp, #-14]
   1e6c8:	b	1e740 <ftello64@plt+0xce78>
   1e6cc:	b	1e740 <ftello64@plt+0xce78>
   1e6d0:	b	1e8a4 <ftello64@plt+0xcfdc>
   1e6d4:	movw	r0, #0
   1e6d8:	str	r0, [sp, #12]
   1e6dc:	movw	r0, #4
   1e6e0:	str	r0, [fp, #-12]
   1e6e4:	ldr	r0, [fp, #-12]
   1e6e8:	cmp	r0, #8
   1e6ec:	bge	1e738 <ftello64@plt+0xce70>
   1e6f0:	ldr	r0, [fp, #-4]
   1e6f4:	ldr	r0, [r0]
   1e6f8:	ldr	r1, [fp, #-8]
   1e6fc:	ldr	r0, [r0, r1, lsl #3]
   1e700:	ldr	r1, [fp, #-12]
   1e704:	add	r0, r0, r1, lsl #2
   1e708:	ldr	r0, [r0]
   1e70c:	ldr	r1, [sp, #12]
   1e710:	lsr	r0, r0, r1
   1e714:	cmp	r0, #0
   1e718:	beq	1e720 <ftello64@plt+0xce58>
   1e71c:	b	1e8a4 <ftello64@plt+0xcfdc>
   1e720:	movw	r0, #0
   1e724:	str	r0, [sp, #12]
   1e728:	ldr	r0, [fp, #-12]
   1e72c:	add	r0, r0, #1
   1e730:	str	r0, [fp, #-12]
   1e734:	b	1e6e4 <ftello64@plt+0xce1c>
   1e738:	b	1e740 <ftello64@plt+0xce78>
   1e73c:	bl	1188c <abort@plt>
   1e740:	b	1e744 <ftello64@plt+0xce7c>
   1e744:	ldr	r0, [fp, #-8]
   1e748:	add	r0, r0, #1
   1e74c:	str	r0, [fp, #-8]
   1e750:	b	1e5c4 <ftello64@plt+0xccfc>
   1e754:	ldrb	r0, [fp, #-13]
   1e758:	tst	r0, #1
   1e75c:	bne	1e76c <ftello64@plt+0xcea4>
   1e760:	ldrb	r0, [fp, #-14]
   1e764:	tst	r0, #1
   1e768:	beq	1e848 <ftello64@plt+0xcf80>
   1e76c:	movw	r0, #0
   1e770:	str	r0, [fp, #-8]
   1e774:	ldr	r0, [fp, #-8]
   1e778:	ldr	r1, [fp, #-4]
   1e77c:	ldr	r1, [r1, #8]
   1e780:	cmp	r0, r1
   1e784:	bcs	1e844 <ftello64@plt+0xcf7c>
   1e788:	ldr	r0, [fp, #-4]
   1e78c:	ldr	r0, [r0]
   1e790:	ldr	r1, [fp, #-8]
   1e794:	add	r0, r0, r1, lsl #3
   1e798:	ldr	r0, [r0, #4]
   1e79c:	and	r0, r0, #255	; 0xff
   1e7a0:	cmp	r0, #1
   1e7a4:	bne	1e7e8 <ftello64@plt+0xcf20>
   1e7a8:	ldr	r0, [fp, #-4]
   1e7ac:	ldr	r0, [r0]
   1e7b0:	ldr	r1, [fp, #-8]
   1e7b4:	add	r0, r0, r1, lsl #3
   1e7b8:	ldrb	r0, [r0]
   1e7bc:	cmp	r0, #128	; 0x80
   1e7c0:	blt	1e7e8 <ftello64@plt+0xcf20>
   1e7c4:	ldr	r0, [fp, #-4]
   1e7c8:	ldr	r0, [r0]
   1e7cc:	ldr	r1, [fp, #-8]
   1e7d0:	add	r0, r0, r1, lsl #3
   1e7d4:	ldr	r1, [r0, #4]
   1e7d8:	mvn	r2, #2097152	; 0x200000
   1e7dc:	and	r1, r1, r2
   1e7e0:	str	r1, [r0, #4]
   1e7e4:	b	1e830 <ftello64@plt+0xcf68>
   1e7e8:	ldr	r0, [fp, #-4]
   1e7ec:	ldr	r0, [r0]
   1e7f0:	ldr	r1, [fp, #-8]
   1e7f4:	add	r0, r0, r1, lsl #3
   1e7f8:	ldr	r0, [r0, #4]
   1e7fc:	and	r0, r0, #255	; 0xff
   1e800:	cmp	r0, #5
   1e804:	bne	1e82c <ftello64@plt+0xcf64>
   1e808:	ldr	r0, [fp, #-4]
   1e80c:	ldr	r0, [r0]
   1e810:	ldr	r1, [fp, #-8]
   1e814:	add	r0, r0, r1, lsl #3
   1e818:	ldr	r1, [r0, #4]
   1e81c:	mvn	r2, #255	; 0xff
   1e820:	and	r1, r1, r2
   1e824:	orr	r1, r1, #7
   1e828:	str	r1, [r0, #4]
   1e82c:	b	1e830 <ftello64@plt+0xcf68>
   1e830:	b	1e834 <ftello64@plt+0xcf6c>
   1e834:	ldr	r0, [fp, #-8]
   1e838:	add	r0, r0, #1
   1e83c:	str	r0, [fp, #-8]
   1e840:	b	1e774 <ftello64@plt+0xceac>
   1e844:	b	1e848 <ftello64@plt+0xcf80>
   1e848:	ldr	r0, [fp, #-4]
   1e84c:	mov	r1, #1
   1e850:	str	r1, [r0, #92]	; 0x5c
   1e854:	ldr	r0, [fp, #-4]
   1e858:	ldrb	r1, [r0, #88]	; 0x58
   1e85c:	bic	r1, r1, #4
   1e860:	strb	r1, [r0, #88]	; 0x58
   1e864:	ldr	r0, [fp, #-4]
   1e868:	ldr	r0, [r0, #76]	; 0x4c
   1e86c:	cmp	r0, #0
   1e870:	movw	r0, #1
   1e874:	str	r0, [sp]
   1e878:	bgt	1e884 <ftello64@plt+0xcfbc>
   1e87c:	ldrb	r0, [fp, #-14]
   1e880:	str	r0, [sp]
   1e884:	ldr	r0, [sp]
   1e888:	ldr	r1, [fp, #-4]
   1e88c:	and	r0, r0, #1
   1e890:	ldrb	r2, [r1, #88]	; 0x58
   1e894:	lsl	r0, r0, #1
   1e898:	bic	r2, r2, #2
   1e89c:	orr	r0, r2, r0
   1e8a0:	strb	r0, [r1, #88]	; 0x58
   1e8a4:	mov	sp, fp
   1e8a8:	pop	{fp, pc}
   1e8ac:	push	{fp, lr}
   1e8b0:	mov	fp, sp
   1e8b4:	sub	sp, sp, #64	; 0x40
   1e8b8:	str	r0, [fp, #-8]
   1e8bc:	ldr	r0, [fp, #-8]
   1e8c0:	ldr	r0, [r0, #52]	; 0x34
   1e8c4:	ldr	r0, [r0, #12]
   1e8c8:	ldr	r0, [r0, #28]
   1e8cc:	str	r0, [fp, #-12]
   1e8d0:	ldr	r0, [fp, #-12]
   1e8d4:	ldr	r1, [fp, #-8]
   1e8d8:	str	r0, [r1, #72]	; 0x48
   1e8dc:	ldr	r0, [fp, #-8]
   1e8e0:	ldr	r0, [r0, #24]
   1e8e4:	ldr	r1, [fp, #-12]
   1e8e8:	movw	r2, #12
   1e8ec:	mul	r1, r1, r2
   1e8f0:	add	r1, r0, r1
   1e8f4:	add	r0, sp, #32
   1e8f8:	bl	27bc4 <ftello64@plt+0x162fc>
   1e8fc:	str	r0, [fp, #-20]	; 0xffffffec
   1e900:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e904:	cmp	r0, #0
   1e908:	beq	1e918 <ftello64@plt+0xd050>
   1e90c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e910:	str	r0, [fp, #-4]
   1e914:	b	1ec04 <ftello64@plt+0xd33c>
   1e918:	ldr	r0, [fp, #-8]
   1e91c:	ldr	r0, [r0, #76]	; 0x4c
   1e920:	cmp	r0, #0
   1e924:	ble	1eab8 <ftello64@plt+0xd1f0>
   1e928:	movw	r0, #0
   1e92c:	str	r0, [fp, #-16]
   1e930:	ldr	r0, [fp, #-16]
   1e934:	ldr	r1, [sp, #36]	; 0x24
   1e938:	cmp	r0, r1
   1e93c:	bge	1eab4 <ftello64@plt+0xd1ec>
   1e940:	ldr	r0, [sp, #40]	; 0x28
   1e944:	ldr	r1, [fp, #-16]
   1e948:	ldr	r0, [r0, r1, lsl #2]
   1e94c:	str	r0, [sp, #28]
   1e950:	ldr	r0, [fp, #-8]
   1e954:	ldr	r0, [r0]
   1e958:	ldr	r1, [sp, #28]
   1e95c:	add	r0, r0, r1, lsl #3
   1e960:	ldr	r0, [r0, #4]
   1e964:	and	r0, r0, #255	; 0xff
   1e968:	str	r0, [sp, #24]
   1e96c:	ldr	r0, [sp, #24]
   1e970:	cmp	r0, #4
   1e974:	beq	1e97c <ftello64@plt+0xd0b4>
   1e978:	b	1eaa4 <ftello64@plt+0xd1dc>
   1e97c:	movw	r0, #0
   1e980:	str	r0, [sp, #20]
   1e984:	ldr	r0, [sp, #20]
   1e988:	ldr	r1, [sp, #36]	; 0x24
   1e98c:	cmp	r0, r1
   1e990:	bge	1ea00 <ftello64@plt+0xd138>
   1e994:	ldr	r0, [fp, #-8]
   1e998:	ldr	r0, [r0]
   1e99c:	ldr	r1, [sp, #40]	; 0x28
   1e9a0:	ldr	r2, [sp, #20]
   1e9a4:	ldr	r1, [r1, r2, lsl #2]
   1e9a8:	add	r0, r0, r1, lsl #3
   1e9ac:	str	r0, [sp, #16]
   1e9b0:	ldr	r0, [sp, #16]
   1e9b4:	ldr	r0, [r0, #4]
   1e9b8:	and	r0, r0, #255	; 0xff
   1e9bc:	cmp	r0, #9
   1e9c0:	bne	1e9ec <ftello64@plt+0xd124>
   1e9c4:	ldr	r0, [sp, #16]
   1e9c8:	ldr	r0, [r0]
   1e9cc:	ldr	r1, [fp, #-8]
   1e9d0:	ldr	r1, [r1]
   1e9d4:	ldr	r2, [sp, #28]
   1e9d8:	add	r1, r1, r2, lsl #3
   1e9dc:	ldr	r1, [r1]
   1e9e0:	cmp	r0, r1
   1e9e4:	bne	1e9ec <ftello64@plt+0xd124>
   1e9e8:	b	1ea00 <ftello64@plt+0xd138>
   1e9ec:	b	1e9f0 <ftello64@plt+0xd128>
   1e9f0:	ldr	r0, [sp, #20]
   1e9f4:	add	r0, r0, #1
   1e9f8:	str	r0, [sp, #20]
   1e9fc:	b	1e984 <ftello64@plt+0xd0bc>
   1ea00:	ldr	r0, [sp, #20]
   1ea04:	ldr	r1, [sp, #36]	; 0x24
   1ea08:	cmp	r0, r1
   1ea0c:	bne	1ea14 <ftello64@plt+0xd14c>
   1ea10:	b	1eaa4 <ftello64@plt+0xd1dc>
   1ea14:	ldr	r0, [sp, #24]
   1ea18:	cmp	r0, #4
   1ea1c:	bne	1eaa0 <ftello64@plt+0xd1d8>
   1ea20:	ldr	r0, [fp, #-8]
   1ea24:	ldr	r0, [r0, #20]
   1ea28:	ldr	r1, [sp, #28]
   1ea2c:	movw	r2, #12
   1ea30:	mul	r1, r1, r2
   1ea34:	add	r0, r0, r1
   1ea38:	ldr	r0, [r0, #8]
   1ea3c:	ldr	r0, [r0]
   1ea40:	str	r0, [sp, #12]
   1ea44:	ldr	r1, [sp, #12]
   1ea48:	add	r0, sp, #32
   1ea4c:	bl	27c98 <ftello64@plt+0x163d0>
   1ea50:	cmp	r0, #0
   1ea54:	bne	1ea9c <ftello64@plt+0xd1d4>
   1ea58:	ldr	r0, [fp, #-8]
   1ea5c:	ldr	r0, [r0, #24]
   1ea60:	ldr	r1, [sp, #12]
   1ea64:	movw	r2, #12
   1ea68:	mul	r1, r1, r2
   1ea6c:	add	r1, r0, r1
   1ea70:	add	r0, sp, #32
   1ea74:	bl	272ec <ftello64@plt+0x15a24>
   1ea78:	str	r0, [sp, #8]
   1ea7c:	ldr	r0, [sp, #8]
   1ea80:	cmp	r0, #0
   1ea84:	beq	1ea94 <ftello64@plt+0xd1cc>
   1ea88:	ldr	r0, [sp, #8]
   1ea8c:	str	r0, [fp, #-4]
   1ea90:	b	1ec04 <ftello64@plt+0xd33c>
   1ea94:	movw	r0, #0
   1ea98:	str	r0, [fp, #-16]
   1ea9c:	b	1eaa0 <ftello64@plt+0xd1d8>
   1eaa0:	b	1eaa4 <ftello64@plt+0xd1dc>
   1eaa4:	ldr	r0, [fp, #-16]
   1eaa8:	add	r0, r0, #1
   1eaac:	str	r0, [fp, #-16]
   1eab0:	b	1e930 <ftello64@plt+0xd068>
   1eab4:	b	1eab8 <ftello64@plt+0xd1f0>
   1eab8:	ldr	r1, [fp, #-8]
   1eabc:	sub	r0, fp, #20
   1eac0:	add	r2, sp, #32
   1eac4:	movw	r3, #0
   1eac8:	bl	27d88 <ftello64@plt+0x164c0>
   1eacc:	ldr	r1, [fp, #-8]
   1ead0:	str	r0, [r1, #36]	; 0x24
   1ead4:	ldr	r0, [fp, #-8]
   1ead8:	ldr	r0, [r0, #36]	; 0x24
   1eadc:	movw	r1, #0
   1eae0:	cmp	r0, r1
   1eae4:	bne	1eaf4 <ftello64@plt+0xd22c>
   1eae8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1eaec:	str	r0, [fp, #-4]
   1eaf0:	b	1ec04 <ftello64@plt+0xd33c>
   1eaf4:	ldr	r0, [fp, #-8]
   1eaf8:	ldr	r0, [r0, #36]	; 0x24
   1eafc:	ldrb	r0, [r0, #52]	; 0x34
   1eb00:	lsr	r0, r0, #7
   1eb04:	and	r0, r0, #255	; 0xff
   1eb08:	cmp	r0, #0
   1eb0c:	beq	1ebd4 <ftello64@plt+0xd30c>
   1eb10:	ldr	r1, [fp, #-8]
   1eb14:	sub	r0, fp, #20
   1eb18:	add	r2, sp, #32
   1eb1c:	movw	r3, #1
   1eb20:	bl	27d88 <ftello64@plt+0x164c0>
   1eb24:	ldr	r1, [fp, #-8]
   1eb28:	str	r0, [r1, #40]	; 0x28
   1eb2c:	ldr	r1, [fp, #-8]
   1eb30:	sub	r0, fp, #20
   1eb34:	add	r2, sp, #32
   1eb38:	movw	r3, #2
   1eb3c:	bl	27d88 <ftello64@plt+0x164c0>
   1eb40:	ldr	r1, [fp, #-8]
   1eb44:	str	r0, [r1, #44]	; 0x2c
   1eb48:	ldr	r1, [fp, #-8]
   1eb4c:	sub	r0, fp, #20
   1eb50:	add	r2, sp, #32
   1eb54:	movw	r3, #6
   1eb58:	bl	27d88 <ftello64@plt+0x164c0>
   1eb5c:	ldr	r1, [fp, #-8]
   1eb60:	str	r0, [r1, #48]	; 0x30
   1eb64:	ldr	r0, [fp, #-8]
   1eb68:	ldr	r0, [r0, #40]	; 0x28
   1eb6c:	movw	r1, #0
   1eb70:	cmp	r0, r1
   1eb74:	movw	r0, #1
   1eb78:	str	r0, [sp, #4]
   1eb7c:	beq	1ebb8 <ftello64@plt+0xd2f0>
   1eb80:	ldr	r0, [fp, #-8]
   1eb84:	ldr	r0, [r0, #44]	; 0x2c
   1eb88:	movw	r1, #0
   1eb8c:	cmp	r0, r1
   1eb90:	movw	r0, #1
   1eb94:	str	r0, [sp, #4]
   1eb98:	beq	1ebb8 <ftello64@plt+0xd2f0>
   1eb9c:	ldr	r0, [fp, #-8]
   1eba0:	ldr	r0, [r0, #48]	; 0x30
   1eba4:	movw	r1, #0
   1eba8:	cmp	r0, r1
   1ebac:	movw	r0, #0
   1ebb0:	moveq	r0, #1
   1ebb4:	str	r0, [sp, #4]
   1ebb8:	ldr	r0, [sp, #4]
   1ebbc:	tst	r0, #1
   1ebc0:	beq	1ebd0 <ftello64@plt+0xd308>
   1ebc4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ebc8:	str	r0, [fp, #-4]
   1ebcc:	b	1ec04 <ftello64@plt+0xd33c>
   1ebd0:	b	1ebf4 <ftello64@plt+0xd32c>
   1ebd4:	ldr	r0, [fp, #-8]
   1ebd8:	ldr	r0, [r0, #36]	; 0x24
   1ebdc:	ldr	r1, [fp, #-8]
   1ebe0:	str	r0, [r1, #48]	; 0x30
   1ebe4:	ldr	r1, [fp, #-8]
   1ebe8:	str	r0, [r1, #44]	; 0x2c
   1ebec:	ldr	r1, [fp, #-8]
   1ebf0:	str	r0, [r1, #40]	; 0x28
   1ebf4:	ldr	r0, [sp, #40]	; 0x28
   1ebf8:	bl	17078 <ftello64@plt+0x57b0>
   1ebfc:	movw	r0, #0
   1ec00:	str	r0, [fp, #-4]
   1ec04:	ldr	r0, [fp, #-4]
   1ec08:	mov	sp, fp
   1ec0c:	pop	{fp, pc}
   1ec10:	push	{fp, lr}
   1ec14:	mov	fp, sp
   1ec18:	sub	sp, sp, #24
   1ec1c:	ldr	ip, [fp, #12]
   1ec20:	ldr	lr, [fp, #8]
   1ec24:	str	r0, [fp, #-4]
   1ec28:	str	r1, [fp, #-8]
   1ec2c:	str	r2, [sp, #12]
   1ec30:	str	r3, [sp, #8]
   1ec34:	and	r0, lr, #1
   1ec38:	strb	r0, [sp, #7]
   1ec3c:	ldr	r0, [fp, #-4]
   1ec40:	ldr	r1, [sp, #12]
   1ec44:	str	r0, [r1]
   1ec48:	ldr	r0, [fp, #-8]
   1ec4c:	ldr	r1, [sp, #12]
   1ec50:	str	r0, [r1, #48]	; 0x30
   1ec54:	ldr	r0, [fp, #-8]
   1ec58:	ldr	r1, [sp, #12]
   1ec5c:	str	r0, [r1, #44]	; 0x2c
   1ec60:	ldr	r0, [sp, #8]
   1ec64:	ldr	r1, [sp, #12]
   1ec68:	str	r0, [r1, #64]	; 0x40
   1ec6c:	ldrb	r0, [sp, #7]
   1ec70:	and	r0, r0, #1
   1ec74:	ldr	r1, [sp, #12]
   1ec78:	strb	r0, [r1, #72]	; 0x48
   1ec7c:	ldr	r0, [sp, #8]
   1ec80:	movw	r1, #0
   1ec84:	cmp	r0, r1
   1ec88:	movw	r0, #1
   1ec8c:	str	r0, [sp]
   1ec90:	bne	1ec9c <ftello64@plt+0xd3d4>
   1ec94:	ldrb	r0, [sp, #7]
   1ec98:	str	r0, [sp]
   1ec9c:	ldr	r0, [sp]
   1eca0:	and	r0, r0, #1
   1eca4:	ldr	r1, [sp, #12]
   1eca8:	strb	r0, [r1, #75]	; 0x4b
   1ecac:	ldr	r0, [fp, #12]
   1ecb0:	ldr	r0, [r0, #92]	; 0x5c
   1ecb4:	ldr	r1, [sp, #12]
   1ecb8:	str	r0, [r1, #80]	; 0x50
   1ecbc:	ldr	r0, [fp, #12]
   1ecc0:	ldrb	r0, [r0, #88]	; 0x58
   1ecc4:	ubfx	r0, r0, #2, #1
   1ecc8:	ldr	r1, [sp, #12]
   1eccc:	strb	r0, [r1, #73]	; 0x49
   1ecd0:	ldr	r0, [fp, #12]
   1ecd4:	ldrb	r0, [r0, #88]	; 0x58
   1ecd8:	ubfx	r0, r0, #3, #1
   1ecdc:	and	r0, r0, #255	; 0xff
   1ece0:	ldr	r1, [sp, #12]
   1ece4:	strb	r0, [r1, #74]	; 0x4a
   1ece8:	ldr	r0, [sp, #12]
   1ecec:	ldr	r0, [r0, #48]	; 0x30
   1ecf0:	ldr	r1, [sp, #12]
   1ecf4:	str	r0, [r1, #56]	; 0x38
   1ecf8:	ldr	r0, [sp, #12]
   1ecfc:	ldr	r0, [r0, #56]	; 0x38
   1ed00:	ldr	r1, [sp, #12]
   1ed04:	str	r0, [r1, #52]	; 0x34
   1ed08:	mov	sp, fp
   1ed0c:	pop	{fp, pc}
   1ed10:	push	{fp, lr}
   1ed14:	mov	fp, sp
   1ed18:	sub	sp, sp, #32
   1ed1c:	str	r0, [fp, #-8]
   1ed20:	str	r1, [fp, #-12]
   1ed24:	ldr	r0, [fp, #-8]
   1ed28:	ldr	r0, [r0, #80]	; 0x50
   1ed2c:	cmp	r0, #1
   1ed30:	ble	1edf0 <ftello64@plt+0xd528>
   1ed34:	ldr	r0, [pc, #296]	; 1ee64 <ftello64@plt+0xd59c>
   1ed38:	movw	r1, #4
   1ed3c:	str	r1, [sp, #12]
   1ed40:	ldr	r1, [fp, #-12]
   1ed44:	cmp	r0, r1
   1ed48:	bcs	1ed58 <ftello64@plt+0xd490>
   1ed4c:	movw	r0, #12
   1ed50:	str	r0, [fp, #-4]
   1ed54:	b	1ee58 <ftello64@plt+0xd590>
   1ed58:	ldr	r0, [fp, #-8]
   1ed5c:	ldr	r0, [r0, #8]
   1ed60:	ldr	r1, [fp, #-12]
   1ed64:	lsl	r1, r1, #2
   1ed68:	bl	3845c <ftello64@plt+0x26b94>
   1ed6c:	str	r0, [sp, #16]
   1ed70:	ldr	r0, [sp, #16]
   1ed74:	movw	r1, #0
   1ed78:	cmp	r0, r1
   1ed7c:	bne	1ed8c <ftello64@plt+0xd4c4>
   1ed80:	movw	r0, #12
   1ed84:	str	r0, [fp, #-4]
   1ed88:	b	1ee58 <ftello64@plt+0xd590>
   1ed8c:	ldr	r0, [sp, #16]
   1ed90:	ldr	r1, [fp, #-8]
   1ed94:	str	r0, [r1, #8]
   1ed98:	ldr	r0, [fp, #-8]
   1ed9c:	ldr	r0, [r0, #12]
   1eda0:	movw	r1, #0
   1eda4:	cmp	r0, r1
   1eda8:	beq	1edec <ftello64@plt+0xd524>
   1edac:	ldr	r0, [fp, #-8]
   1edb0:	ldr	r0, [r0, #12]
   1edb4:	ldr	r1, [fp, #-12]
   1edb8:	lsl	r1, r1, #2
   1edbc:	bl	3845c <ftello64@plt+0x26b94>
   1edc0:	str	r0, [sp, #8]
   1edc4:	ldr	r0, [sp, #8]
   1edc8:	movw	r1, #0
   1edcc:	cmp	r0, r1
   1edd0:	bne	1ede0 <ftello64@plt+0xd518>
   1edd4:	movw	r0, #12
   1edd8:	str	r0, [fp, #-4]
   1eddc:	b	1ee58 <ftello64@plt+0xd590>
   1ede0:	ldr	r0, [sp, #8]
   1ede4:	ldr	r1, [fp, #-8]
   1ede8:	str	r0, [r1, #12]
   1edec:	b	1edf0 <ftello64@plt+0xd528>
   1edf0:	ldr	r0, [fp, #-8]
   1edf4:	ldrsb	r0, [r0, #75]	; 0x4b
   1edf8:	cmp	r0, #0
   1edfc:	beq	1ee44 <ftello64@plt+0xd57c>
   1ee00:	ldr	r0, [fp, #-8]
   1ee04:	ldr	r0, [r0, #4]
   1ee08:	ldr	r1, [fp, #-12]
   1ee0c:	mov	r2, r1
   1ee10:	str	r2, [sp]
   1ee14:	bl	3845c <ftello64@plt+0x26b94>
   1ee18:	str	r0, [sp, #4]
   1ee1c:	ldr	r0, [sp, #4]
   1ee20:	movw	r1, #0
   1ee24:	cmp	r0, r1
   1ee28:	bne	1ee38 <ftello64@plt+0xd570>
   1ee2c:	movw	r0, #12
   1ee30:	str	r0, [fp, #-4]
   1ee34:	b	1ee58 <ftello64@plt+0xd590>
   1ee38:	ldr	r0, [sp, #4]
   1ee3c:	ldr	r1, [fp, #-8]
   1ee40:	str	r0, [r1, #4]
   1ee44:	ldr	r0, [fp, #-12]
   1ee48:	ldr	r1, [fp, #-8]
   1ee4c:	str	r0, [r1, #36]	; 0x24
   1ee50:	movw	r0, #0
   1ee54:	str	r0, [fp, #-4]
   1ee58:	ldr	r0, [fp, #-4]
   1ee5c:	mov	sp, fp
   1ee60:	pop	{fp, pc}
   1ee64:	svccc	0x00ffffff
   1ee68:	push	{fp, lr}
   1ee6c:	mov	fp, sp
   1ee70:	sub	sp, sp, #184	; 0xb8
   1ee74:	str	r0, [fp, #-8]
   1ee78:	ldr	r0, [fp, #-8]
   1ee7c:	ldr	r0, [r0, #28]
   1ee80:	str	r0, [fp, #-24]	; 0xffffffe8
   1ee84:	ldr	r0, [fp, #-8]
   1ee88:	ldr	r0, [r0, #36]	; 0x24
   1ee8c:	ldr	r1, [fp, #-8]
   1ee90:	ldr	r1, [r1, #48]	; 0x30
   1ee94:	cmp	r0, r1
   1ee98:	ble	1eeac <ftello64@plt+0xd5e4>
   1ee9c:	ldr	r0, [fp, #-8]
   1eea0:	ldr	r0, [r0, #48]	; 0x30
   1eea4:	str	r0, [sp, #24]
   1eea8:	b	1eeb8 <ftello64@plt+0xd5f0>
   1eeac:	ldr	r0, [fp, #-8]
   1eeb0:	ldr	r0, [r0, #36]	; 0x24
   1eeb4:	str	r0, [sp, #24]
   1eeb8:	ldr	r0, [sp, #24]
   1eebc:	str	r0, [fp, #-28]	; 0xffffffe4
   1eec0:	ldr	r0, [fp, #-8]
   1eec4:	ldrsb	r0, [r0, #74]	; 0x4a
   1eec8:	cmp	r0, #0
   1eecc:	bne	1f22c <ftello64@plt+0xd964>
   1eed0:	ldr	r0, [fp, #-8]
   1eed4:	ldr	r0, [r0, #64]	; 0x40
   1eed8:	movw	r1, #0
   1eedc:	cmp	r0, r1
   1eee0:	bne	1f22c <ftello64@plt+0xd964>
   1eee4:	ldr	r0, [fp, #-8]
   1eee8:	ldrsb	r0, [r0, #76]	; 0x4c
   1eeec:	cmp	r0, #0
   1eef0:	bne	1f22c <ftello64@plt+0xd964>
   1eef4:	b	1eef8 <ftello64@plt+0xd630>
   1eef8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1eefc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1ef00:	cmp	r0, r1
   1ef04:	bge	1f208 <ftello64@plt+0xd940>
   1ef08:	ldr	r0, [fp, #-8]
   1ef0c:	ldr	r0, [r0]
   1ef10:	ldr	r1, [fp, #-8]
   1ef14:	ldr	r1, [r1, #24]
   1ef18:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ef1c:	add	r1, r1, r2
   1ef20:	add	r0, r0, r1
   1ef24:	ldrb	r0, [r0]
   1ef28:	strb	r0, [sp, #79]	; 0x4f
   1ef2c:	ldrb	r0, [sp, #79]	; 0x4f
   1ef30:	mvn	r1, #127	; 0x7f
   1ef34:	and	r0, r0, r1
   1ef38:	cmp	r0, #0
   1ef3c:	bne	1efb4 <ftello64@plt+0xd6ec>
   1ef40:	ldr	r0, [fp, #-8]
   1ef44:	add	r0, r0, #16
   1ef48:	bl	115e0 <mbsinit@plt>
   1ef4c:	cmp	r0, #0
   1ef50:	beq	1efb4 <ftello64@plt+0xd6ec>
   1ef54:	ldrb	r0, [sp, #79]	; 0x4f
   1ef58:	bl	11868 <towupper@plt>
   1ef5c:	str	r0, [sp, #72]	; 0x48
   1ef60:	ldr	r0, [sp, #72]	; 0x48
   1ef64:	mvn	r1, #127	; 0x7f
   1ef68:	and	r0, r0, r1
   1ef6c:	cmp	r0, #0
   1ef70:	bne	1efb0 <ftello64@plt+0xd6e8>
   1ef74:	ldr	r0, [sp, #72]	; 0x48
   1ef78:	ldr	r1, [fp, #-8]
   1ef7c:	ldr	r1, [r1, #4]
   1ef80:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ef84:	strb	r0, [r1, r2]
   1ef88:	ldr	r0, [sp, #72]	; 0x48
   1ef8c:	ldr	r1, [fp, #-8]
   1ef90:	ldr	r1, [r1, #8]
   1ef94:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ef98:	add	r1, r1, r2, lsl #2
   1ef9c:	str	r0, [r1]
   1efa0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1efa4:	add	r0, r0, #1
   1efa8:	str	r0, [fp, #-24]	; 0xffffffe8
   1efac:	b	1eef8 <ftello64@plt+0xd630>
   1efb0:	b	1efb4 <ftello64@plt+0xd6ec>
   1efb4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1efb8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1efbc:	sub	r0, r0, r1
   1efc0:	str	r0, [fp, #-32]	; 0xffffffe0
   1efc4:	ldr	r0, [fp, #-8]
   1efc8:	ldr	r1, [r0, #16]
   1efcc:	str	r1, [fp, #-16]
   1efd0:	ldr	r0, [r0, #20]
   1efd4:	str	r0, [fp, #-12]
   1efd8:	ldr	r0, [fp, #-8]
   1efdc:	ldr	r0, [r0]
   1efe0:	ldr	r1, [fp, #-8]
   1efe4:	ldr	r1, [r1, #24]
   1efe8:	add	r0, r0, r1
   1efec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1eff0:	add	r1, r0, r1
   1eff4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1eff8:	ldr	r0, [fp, #-8]
   1effc:	add	r3, r0, #16
   1f000:	add	r0, sp, #80	; 0x50
   1f004:	bl	3a2b0 <ftello64@plt+0x289e8>
   1f008:	str	r0, [fp, #-36]	; 0xffffffdc
   1f00c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f010:	movw	r1, #0
   1f014:	cmp	r1, r0
   1f018:	movw	r0, #0
   1f01c:	str	r0, [sp, #20]
   1f020:	bcs	1f038 <ftello64@plt+0xd770>
   1f024:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f028:	cmn	r0, #2
   1f02c:	movw	r0, #0
   1f030:	movcc	r0, #1
   1f034:	str	r0, [sp, #20]
   1f038:	ldr	r0, [sp, #20]
   1f03c:	tst	r0, #1
   1f040:	beq	1f154 <ftello64@plt+0xd88c>
   1f044:	ldr	r0, [sp, #80]	; 0x50
   1f048:	bl	11868 <towupper@plt>
   1f04c:	str	r0, [sp, #68]	; 0x44
   1f050:	ldr	r0, [sp, #68]	; 0x44
   1f054:	ldr	r1, [sp, #80]	; 0x50
   1f058:	cmp	r0, r1
   1f05c:	beq	1f0b4 <ftello64@plt+0xd7ec>
   1f060:	add	r0, sp, #84	; 0x54
   1f064:	ldr	r1, [sp, #68]	; 0x44
   1f068:	sub	r2, fp, #16
   1f06c:	bl	11508 <wcrtomb@plt>
   1f070:	str	r0, [sp, #64]	; 0x40
   1f074:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f078:	ldr	r1, [sp, #64]	; 0x40
   1f07c:	cmp	r0, r1
   1f080:	bne	1f0a4 <ftello64@plt+0xd7dc>
   1f084:	add	r1, sp, #84	; 0x54
   1f088:	ldr	r0, [fp, #-8]
   1f08c:	ldr	r0, [r0, #4]
   1f090:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f094:	add	r0, r0, r2
   1f098:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f09c:	bl	115b0 <memcpy@plt>
   1f0a0:	b	1f0b0 <ftello64@plt+0xd7e8>
   1f0a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f0a8:	str	r0, [fp, #-20]	; 0xffffffec
   1f0ac:	b	1f24c <ftello64@plt+0xd984>
   1f0b0:	b	1f0e8 <ftello64@plt+0xd820>
   1f0b4:	ldr	r0, [fp, #-8]
   1f0b8:	ldr	r0, [r0, #4]
   1f0bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f0c0:	add	r0, r0, r1
   1f0c4:	ldr	r1, [fp, #-8]
   1f0c8:	ldr	r1, [r1]
   1f0cc:	ldr	r2, [fp, #-8]
   1f0d0:	ldr	r2, [r2, #24]
   1f0d4:	add	r1, r1, r2
   1f0d8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f0dc:	add	r1, r1, r2
   1f0e0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f0e4:	bl	115b0 <memcpy@plt>
   1f0e8:	ldr	r0, [sp, #68]	; 0x44
   1f0ec:	ldr	r1, [fp, #-8]
   1f0f0:	ldr	r1, [r1, #8]
   1f0f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f0f8:	add	r3, r2, #1
   1f0fc:	str	r3, [fp, #-24]	; 0xffffffe8
   1f100:	add	r1, r1, r2, lsl #2
   1f104:	str	r0, [r1]
   1f108:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f10c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f110:	add	r0, r0, r1
   1f114:	sub	r0, r0, #1
   1f118:	str	r0, [fp, #-32]	; 0xffffffe0
   1f11c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f120:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1f124:	cmp	r0, r1
   1f128:	bge	1f150 <ftello64@plt+0xd888>
   1f12c:	ldr	r0, [fp, #-8]
   1f130:	ldr	r0, [r0, #8]
   1f134:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f138:	add	r2, r1, #1
   1f13c:	str	r2, [fp, #-24]	; 0xffffffe8
   1f140:	add	r0, r0, r1, lsl #2
   1f144:	mvn	r1, #0
   1f148:	str	r1, [r0]
   1f14c:	b	1f11c <ftello64@plt+0xd854>
   1f150:	b	1f204 <ftello64@plt+0xd93c>
   1f154:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f158:	cmn	r0, #1
   1f15c:	beq	1f190 <ftello64@plt+0xd8c8>
   1f160:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f164:	cmp	r0, #0
   1f168:	beq	1f190 <ftello64@plt+0xd8c8>
   1f16c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f170:	cmn	r0, #2
   1f174:	bne	1f1e8 <ftello64@plt+0xd920>
   1f178:	ldr	r0, [fp, #-8]
   1f17c:	ldr	r0, [r0, #36]	; 0x24
   1f180:	ldr	r1, [fp, #-8]
   1f184:	ldr	r1, [r1, #48]	; 0x30
   1f188:	cmp	r0, r1
   1f18c:	blt	1f1e8 <ftello64@plt+0xd920>
   1f190:	ldrb	r0, [sp, #79]	; 0x4f
   1f194:	ldr	r1, [fp, #-8]
   1f198:	ldr	r1, [r1, #4]
   1f19c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f1a0:	strb	r0, [r1, r2]
   1f1a4:	ldrb	r0, [sp, #79]	; 0x4f
   1f1a8:	ldr	r1, [fp, #-8]
   1f1ac:	ldr	r1, [r1, #8]
   1f1b0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f1b4:	add	r3, r2, #1
   1f1b8:	str	r3, [fp, #-24]	; 0xffffffe8
   1f1bc:	add	r1, r1, r2, lsl #2
   1f1c0:	str	r0, [r1]
   1f1c4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f1c8:	cmn	r0, #1
   1f1cc:	bne	1f1e4 <ftello64@plt+0xd91c>
   1f1d0:	ldr	r0, [fp, #-8]
   1f1d4:	ldr	r1, [fp, #-16]
   1f1d8:	str	r1, [r0, #16]
   1f1dc:	ldr	r1, [fp, #-12]
   1f1e0:	str	r1, [r0, #20]
   1f1e4:	b	1f200 <ftello64@plt+0xd938>
   1f1e8:	ldr	r0, [fp, #-8]
   1f1ec:	ldr	r1, [fp, #-16]
   1f1f0:	str	r1, [r0, #16]
   1f1f4:	ldr	r1, [fp, #-12]
   1f1f8:	str	r1, [r0, #20]
   1f1fc:	b	1f208 <ftello64@plt+0xd940>
   1f200:	b	1f204 <ftello64@plt+0xd93c>
   1f204:	b	1eef8 <ftello64@plt+0xd630>
   1f208:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f20c:	ldr	r1, [fp, #-8]
   1f210:	str	r0, [r1, #28]
   1f214:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f218:	ldr	r1, [fp, #-8]
   1f21c:	str	r0, [r1, #32]
   1f220:	movw	r0, #0
   1f224:	str	r0, [fp, #-4]
   1f228:	b	1f904 <ftello64@plt+0xe03c>
   1f22c:	ldr	r0, [fp, #-8]
   1f230:	ldr	r0, [r0, #32]
   1f234:	str	r0, [fp, #-20]	; 0xffffffec
   1f238:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f23c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1f240:	cmp	r0, r1
   1f244:	bge	1f8e0 <ftello64@plt+0xe018>
   1f248:	b	1f24c <ftello64@plt+0xd984>
   1f24c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1f250:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f254:	sub	r0, r0, r1
   1f258:	str	r0, [fp, #-32]	; 0xffffffe0
   1f25c:	ldr	r0, [fp, #-8]
   1f260:	ldr	r1, [r0, #16]
   1f264:	str	r1, [fp, #-16]
   1f268:	ldr	r0, [r0, #20]
   1f26c:	str	r0, [fp, #-12]
   1f270:	ldr	r0, [fp, #-8]
   1f274:	ldr	r0, [r0, #64]	; 0x40
   1f278:	movw	r1, #0
   1f27c:	cmp	r0, r1
   1f280:	beq	1f338 <ftello64@plt+0xda70>
   1f284:	movw	r0, #0
   1f288:	str	r0, [sp, #52]	; 0x34
   1f28c:	ldr	r0, [sp, #52]	; 0x34
   1f290:	ldr	r1, [fp, #-8]
   1f294:	ldr	r1, [r1, #80]	; 0x50
   1f298:	cmp	r0, r1
   1f29c:	movw	r0, #0
   1f2a0:	str	r0, [sp, #16]
   1f2a4:	bge	1f2c0 <ftello64@plt+0xd9f8>
   1f2a8:	ldr	r0, [sp, #52]	; 0x34
   1f2ac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1f2b0:	cmp	r0, r1
   1f2b4:	movw	r0, #0
   1f2b8:	movlt	r0, #1
   1f2bc:	str	r0, [sp, #16]
   1f2c0:	ldr	r0, [sp, #16]
   1f2c4:	tst	r0, #1
   1f2c8:	beq	1f32c <ftello64@plt+0xda64>
   1f2cc:	ldr	r0, [fp, #-8]
   1f2d0:	ldr	r0, [r0]
   1f2d4:	ldr	r1, [fp, #-8]
   1f2d8:	ldr	r1, [r1, #24]
   1f2dc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1f2e0:	add	r1, r1, r2
   1f2e4:	ldr	r2, [sp, #52]	; 0x34
   1f2e8:	add	r1, r1, r2
   1f2ec:	add	r0, r0, r1
   1f2f0:	ldrb	r0, [r0]
   1f2f4:	str	r0, [sp, #48]	; 0x30
   1f2f8:	ldr	r0, [fp, #-8]
   1f2fc:	ldr	r0, [r0, #64]	; 0x40
   1f300:	ldr	r1, [sp, #48]	; 0x30
   1f304:	add	r0, r0, r1
   1f308:	ldrb	r0, [r0]
   1f30c:	ldr	r1, [sp, #52]	; 0x34
   1f310:	add	r2, sp, #84	; 0x54
   1f314:	add	r1, r2, r1
   1f318:	strb	r0, [r1]
   1f31c:	ldr	r0, [sp, #52]	; 0x34
   1f320:	add	r0, r0, #1
   1f324:	str	r0, [sp, #52]	; 0x34
   1f328:	b	1f28c <ftello64@plt+0xd9c4>
   1f32c:	add	r0, sp, #84	; 0x54
   1f330:	str	r0, [sp, #56]	; 0x38
   1f334:	b	1f358 <ftello64@plt+0xda90>
   1f338:	ldr	r0, [fp, #-8]
   1f33c:	ldr	r0, [r0]
   1f340:	ldr	r1, [fp, #-8]
   1f344:	ldr	r1, [r1, #24]
   1f348:	add	r0, r0, r1
   1f34c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f350:	add	r0, r0, r1
   1f354:	str	r0, [sp, #56]	; 0x38
   1f358:	ldr	r1, [sp, #56]	; 0x38
   1f35c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1f360:	ldr	r0, [fp, #-8]
   1f364:	add	r3, r0, #16
   1f368:	add	r0, sp, #60	; 0x3c
   1f36c:	bl	3a2b0 <ftello64@plt+0x289e8>
   1f370:	str	r0, [fp, #-36]	; 0xffffffdc
   1f374:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f378:	movw	r1, #0
   1f37c:	cmp	r1, r0
   1f380:	movw	r0, #0
   1f384:	str	r0, [sp, #12]
   1f388:	bcs	1f3a0 <ftello64@plt+0xdad8>
   1f38c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f390:	cmn	r0, #2
   1f394:	movw	r0, #0
   1f398:	movcc	r0, #1
   1f39c:	str	r0, [sp, #12]
   1f3a0:	ldr	r0, [sp, #12]
   1f3a4:	tst	r0, #1
   1f3a8:	beq	1f7a4 <ftello64@plt+0xdedc>
   1f3ac:	ldr	r0, [sp, #60]	; 0x3c
   1f3b0:	bl	11868 <towupper@plt>
   1f3b4:	str	r0, [sp, #44]	; 0x2c
   1f3b8:	ldr	r0, [sp, #44]	; 0x2c
   1f3bc:	ldr	r1, [sp, #60]	; 0x3c
   1f3c0:	cmp	r0, r1
   1f3c4:	beq	1f6ac <ftello64@plt+0xdde4>
   1f3c8:	add	r0, sp, #84	; 0x54
   1f3cc:	ldr	r1, [sp, #44]	; 0x2c
   1f3d0:	sub	r2, fp, #16
   1f3d4:	bl	11508 <wcrtomb@plt>
   1f3d8:	str	r0, [sp, #40]	; 0x28
   1f3dc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f3e0:	ldr	r1, [sp, #40]	; 0x28
   1f3e4:	cmp	r0, r1
   1f3e8:	bne	1f40c <ftello64@plt+0xdb44>
   1f3ec:	add	r1, sp, #84	; 0x54
   1f3f0:	ldr	r0, [fp, #-8]
   1f3f4:	ldr	r0, [r0, #4]
   1f3f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f3fc:	add	r0, r0, r2
   1f400:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f404:	bl	115b0 <memcpy@plt>
   1f408:	b	1f6a8 <ftello64@plt+0xdde0>
   1f40c:	ldr	r0, [sp, #40]	; 0x28
   1f410:	cmn	r0, #1
   1f414:	beq	1f688 <ftello64@plt+0xddc0>
   1f418:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f41c:	ldr	r1, [sp, #40]	; 0x28
   1f420:	add	r0, r0, r1
   1f424:	ldr	r1, [fp, #-8]
   1f428:	ldr	r1, [r1, #36]	; 0x24
   1f42c:	cmp	r0, r1
   1f430:	bls	1f44c <ftello64@plt+0xdb84>
   1f434:	ldr	r0, [fp, #-8]
   1f438:	ldr	r1, [fp, #-16]
   1f43c:	str	r1, [r0, #16]
   1f440:	ldr	r1, [fp, #-12]
   1f444:	str	r1, [r0, #20]
   1f448:	b	1f8e0 <ftello64@plt+0xe018>
   1f44c:	ldr	r0, [fp, #-8]
   1f450:	ldr	r0, [r0, #12]
   1f454:	movw	r1, #0
   1f458:	cmp	r0, r1
   1f45c:	bne	1f49c <ftello64@plt+0xdbd4>
   1f460:	ldr	r0, [fp, #-8]
   1f464:	ldr	r0, [r0, #36]	; 0x24
   1f468:	lsl	r0, r0, #2
   1f46c:	bl	383ec <ftello64@plt+0x26b24>
   1f470:	ldr	r1, [fp, #-8]
   1f474:	str	r0, [r1, #12]
   1f478:	ldr	r0, [fp, #-8]
   1f47c:	ldr	r0, [r0, #12]
   1f480:	movw	r1, #0
   1f484:	cmp	r0, r1
   1f488:	bne	1f498 <ftello64@plt+0xdbd0>
   1f48c:	movw	r0, #12
   1f490:	str	r0, [fp, #-4]
   1f494:	b	1f904 <ftello64@plt+0xe03c>
   1f498:	b	1f49c <ftello64@plt+0xdbd4>
   1f49c:	ldr	r0, [fp, #-8]
   1f4a0:	ldrsb	r0, [r0, #76]	; 0x4c
   1f4a4:	cmp	r0, #0
   1f4a8:	bne	1f4f8 <ftello64@plt+0xdc30>
   1f4ac:	movw	r0, #0
   1f4b0:	str	r0, [sp, #36]	; 0x24
   1f4b4:	ldr	r0, [sp, #36]	; 0x24
   1f4b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f4bc:	cmp	r0, r1
   1f4c0:	bcs	1f4ec <ftello64@plt+0xdc24>
   1f4c4:	ldr	r0, [sp, #36]	; 0x24
   1f4c8:	mov	r1, r0
   1f4cc:	ldr	r2, [fp, #-8]
   1f4d0:	ldr	r2, [r2, #12]
   1f4d4:	add	r0, r2, r0, lsl #2
   1f4d8:	str	r1, [r0]
   1f4dc:	ldr	r0, [sp, #36]	; 0x24
   1f4e0:	add	r0, r0, #1
   1f4e4:	str	r0, [sp, #36]	; 0x24
   1f4e8:	b	1f4b4 <ftello64@plt+0xdbec>
   1f4ec:	ldr	r0, [fp, #-8]
   1f4f0:	movw	r1, #1
   1f4f4:	strb	r1, [r0, #76]	; 0x4c
   1f4f8:	ldr	r0, [fp, #-8]
   1f4fc:	ldr	r0, [r0, #4]
   1f500:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f504:	add	r0, r0, r1
   1f508:	ldr	r2, [sp, #40]	; 0x28
   1f50c:	add	r1, sp, #84	; 0x54
   1f510:	bl	115b0 <memcpy@plt>
   1f514:	ldr	r1, [sp, #44]	; 0x2c
   1f518:	ldr	r2, [fp, #-8]
   1f51c:	ldr	r2, [r2, #8]
   1f520:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f524:	str	r1, [r2, r3, lsl #2]
   1f528:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f52c:	ldr	r2, [fp, #-8]
   1f530:	ldr	r2, [r2, #12]
   1f534:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f538:	add	r2, r2, r3, lsl #2
   1f53c:	str	r1, [r2]
   1f540:	movw	r1, #1
   1f544:	str	r1, [sp, #36]	; 0x24
   1f548:	ldr	r0, [sp, #36]	; 0x24
   1f54c:	ldr	r1, [sp, #40]	; 0x28
   1f550:	cmp	r0, r1
   1f554:	bcs	1f5dc <ftello64@plt+0xdd14>
   1f558:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f55c:	ldr	r1, [sp, #36]	; 0x24
   1f560:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f564:	cmp	r1, r2
   1f568:	str	r0, [sp, #8]
   1f56c:	bcs	1f57c <ftello64@plt+0xdcb4>
   1f570:	ldr	r0, [sp, #36]	; 0x24
   1f574:	str	r0, [sp, #4]
   1f578:	b	1f588 <ftello64@plt+0xdcc0>
   1f57c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f580:	sub	r0, r0, #1
   1f584:	str	r0, [sp, #4]
   1f588:	ldr	r0, [sp, #4]
   1f58c:	ldr	r1, [sp, #8]
   1f590:	add	r0, r1, r0
   1f594:	ldr	r2, [fp, #-8]
   1f598:	ldr	r2, [r2, #12]
   1f59c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f5a0:	ldr	ip, [sp, #36]	; 0x24
   1f5a4:	add	r3, r3, ip
   1f5a8:	str	r0, [r2, r3, lsl #2]
   1f5ac:	ldr	r0, [fp, #-8]
   1f5b0:	ldr	r0, [r0, #8]
   1f5b4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f5b8:	ldr	r3, [sp, #36]	; 0x24
   1f5bc:	add	r2, r2, r3
   1f5c0:	add	r0, r0, r2, lsl #2
   1f5c4:	mvn	r2, #0
   1f5c8:	str	r2, [r0]
   1f5cc:	ldr	r0, [sp, #36]	; 0x24
   1f5d0:	add	r0, r0, #1
   1f5d4:	str	r0, [sp, #36]	; 0x24
   1f5d8:	b	1f548 <ftello64@plt+0xdc80>
   1f5dc:	ldr	r0, [sp, #40]	; 0x28
   1f5e0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f5e4:	sub	r0, r0, r1
   1f5e8:	ldr	r1, [fp, #-8]
   1f5ec:	ldr	r2, [r1, #48]	; 0x30
   1f5f0:	add	r0, r2, r0
   1f5f4:	str	r0, [r1, #48]	; 0x30
   1f5f8:	ldr	r0, [fp, #-8]
   1f5fc:	ldr	r0, [r0, #52]	; 0x34
   1f600:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f604:	cmp	r0, r1
   1f608:	ble	1f628 <ftello64@plt+0xdd60>
   1f60c:	ldr	r0, [sp, #40]	; 0x28
   1f610:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f614:	sub	r0, r0, r1
   1f618:	ldr	r1, [fp, #-8]
   1f61c:	ldr	r2, [r1, #56]	; 0x38
   1f620:	add	r0, r2, r0
   1f624:	str	r0, [r1, #56]	; 0x38
   1f628:	ldr	r0, [fp, #-8]
   1f62c:	ldr	r0, [r0, #36]	; 0x24
   1f630:	ldr	r1, [fp, #-8]
   1f634:	ldr	r1, [r1, #48]	; 0x30
   1f638:	cmp	r0, r1
   1f63c:	ble	1f650 <ftello64@plt+0xdd88>
   1f640:	ldr	r0, [fp, #-8]
   1f644:	ldr	r0, [r0, #48]	; 0x30
   1f648:	str	r0, [sp]
   1f64c:	b	1f65c <ftello64@plt+0xdd94>
   1f650:	ldr	r0, [fp, #-8]
   1f654:	ldr	r0, [r0, #36]	; 0x24
   1f658:	str	r0, [sp]
   1f65c:	ldr	r0, [sp]
   1f660:	str	r0, [fp, #-28]	; 0xffffffe4
   1f664:	ldr	r0, [sp, #40]	; 0x28
   1f668:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f66c:	add	r0, r1, r0
   1f670:	str	r0, [fp, #-24]	; 0xffffffe8
   1f674:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f678:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f67c:	add	r0, r1, r0
   1f680:	str	r0, [fp, #-20]	; 0xffffffec
   1f684:	b	1f238 <ftello64@plt+0xd970>
   1f688:	ldr	r0, [fp, #-8]
   1f68c:	ldr	r0, [r0, #4]
   1f690:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f694:	add	r0, r0, r1
   1f698:	ldr	r1, [sp, #56]	; 0x38
   1f69c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f6a0:	bl	115b0 <memcpy@plt>
   1f6a4:	b	1f6a8 <ftello64@plt+0xdde0>
   1f6a8:	b	1f6c8 <ftello64@plt+0xde00>
   1f6ac:	ldr	r0, [fp, #-8]
   1f6b0:	ldr	r0, [r0, #4]
   1f6b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f6b8:	add	r0, r0, r1
   1f6bc:	ldr	r1, [sp, #56]	; 0x38
   1f6c0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f6c4:	bl	115b0 <memcpy@plt>
   1f6c8:	ldr	r0, [fp, #-8]
   1f6cc:	ldrb	r0, [r0, #76]	; 0x4c
   1f6d0:	cmp	r0, #0
   1f6d4:	beq	1f728 <ftello64@plt+0xde60>
   1f6d8:	movw	r0, #0
   1f6dc:	str	r0, [sp, #32]
   1f6e0:	ldr	r0, [sp, #32]
   1f6e4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f6e8:	cmp	r0, r1
   1f6ec:	bcs	1f724 <ftello64@plt+0xde5c>
   1f6f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f6f4:	ldr	r1, [sp, #32]
   1f6f8:	add	r0, r0, r1
   1f6fc:	ldr	r2, [fp, #-8]
   1f700:	ldr	r2, [r2, #12]
   1f704:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f708:	add	r1, r3, r1
   1f70c:	add	r1, r2, r1, lsl #2
   1f710:	str	r0, [r1]
   1f714:	ldr	r0, [sp, #32]
   1f718:	add	r0, r0, #1
   1f71c:	str	r0, [sp, #32]
   1f720:	b	1f6e0 <ftello64@plt+0xde18>
   1f724:	b	1f728 <ftello64@plt+0xde60>
   1f728:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f72c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f730:	add	r0, r1, r0
   1f734:	str	r0, [fp, #-20]	; 0xffffffec
   1f738:	ldr	r0, [sp, #44]	; 0x2c
   1f73c:	ldr	r1, [fp, #-8]
   1f740:	ldr	r1, [r1, #8]
   1f744:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f748:	add	r3, r2, #1
   1f74c:	str	r3, [fp, #-24]	; 0xffffffe8
   1f750:	add	r1, r1, r2, lsl #2
   1f754:	str	r0, [r1]
   1f758:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f75c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f760:	add	r0, r0, r1
   1f764:	sub	r0, r0, #1
   1f768:	str	r0, [fp, #-32]	; 0xffffffe0
   1f76c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f770:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1f774:	cmp	r0, r1
   1f778:	bge	1f7a0 <ftello64@plt+0xded8>
   1f77c:	ldr	r0, [fp, #-8]
   1f780:	ldr	r0, [r0, #8]
   1f784:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f788:	add	r2, r1, #1
   1f78c:	str	r2, [fp, #-24]	; 0xffffffe8
   1f790:	add	r0, r0, r1, lsl #2
   1f794:	mvn	r1, #0
   1f798:	str	r1, [r0]
   1f79c:	b	1f76c <ftello64@plt+0xdea4>
   1f7a0:	b	1f8dc <ftello64@plt+0xe014>
   1f7a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f7a8:	cmn	r0, #1
   1f7ac:	beq	1f7e0 <ftello64@plt+0xdf18>
   1f7b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f7b4:	cmp	r0, #0
   1f7b8:	beq	1f7e0 <ftello64@plt+0xdf18>
   1f7bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f7c0:	cmn	r0, #2
   1f7c4:	bne	1f8c0 <ftello64@plt+0xdff8>
   1f7c8:	ldr	r0, [fp, #-8]
   1f7cc:	ldr	r0, [r0, #36]	; 0x24
   1f7d0:	ldr	r1, [fp, #-8]
   1f7d4:	ldr	r1, [r1, #48]	; 0x30
   1f7d8:	cmp	r0, r1
   1f7dc:	blt	1f8c0 <ftello64@plt+0xdff8>
   1f7e0:	ldr	r0, [fp, #-8]
   1f7e4:	ldr	r0, [r0]
   1f7e8:	ldr	r1, [fp, #-8]
   1f7ec:	ldr	r1, [r1, #24]
   1f7f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1f7f4:	add	r1, r1, r2
   1f7f8:	add	r0, r0, r1
   1f7fc:	ldrb	r0, [r0]
   1f800:	str	r0, [sp, #28]
   1f804:	ldr	r0, [fp, #-8]
   1f808:	ldr	r0, [r0, #64]	; 0x40
   1f80c:	movw	r1, #0
   1f810:	cmp	r0, r1
   1f814:	beq	1f830 <ftello64@plt+0xdf68>
   1f818:	ldr	r0, [fp, #-8]
   1f81c:	ldr	r0, [r0, #64]	; 0x40
   1f820:	ldr	r1, [sp, #28]
   1f824:	add	r0, r0, r1
   1f828:	ldrb	r0, [r0]
   1f82c:	str	r0, [sp, #28]
   1f830:	ldr	r0, [sp, #28]
   1f834:	ldr	r1, [fp, #-8]
   1f838:	ldr	r1, [r1, #4]
   1f83c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f840:	add	r1, r1, r2
   1f844:	strb	r0, [r1]
   1f848:	ldr	r0, [fp, #-8]
   1f84c:	ldrb	r0, [r0, #76]	; 0x4c
   1f850:	cmp	r0, #0
   1f854:	beq	1f870 <ftello64@plt+0xdfa8>
   1f858:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f85c:	ldr	r1, [fp, #-8]
   1f860:	ldr	r1, [r1, #12]
   1f864:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f868:	add	r1, r1, r2, lsl #2
   1f86c:	str	r0, [r1]
   1f870:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f874:	add	r0, r0, #1
   1f878:	str	r0, [fp, #-20]	; 0xffffffec
   1f87c:	ldr	r0, [sp, #28]
   1f880:	ldr	r1, [fp, #-8]
   1f884:	ldr	r1, [r1, #8]
   1f888:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f88c:	add	r3, r2, #1
   1f890:	str	r3, [fp, #-24]	; 0xffffffe8
   1f894:	add	r1, r1, r2, lsl #2
   1f898:	str	r0, [r1]
   1f89c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f8a0:	cmn	r0, #1
   1f8a4:	bne	1f8bc <ftello64@plt+0xdff4>
   1f8a8:	ldr	r0, [fp, #-8]
   1f8ac:	ldr	r1, [fp, #-16]
   1f8b0:	str	r1, [r0, #16]
   1f8b4:	ldr	r1, [fp, #-12]
   1f8b8:	str	r1, [r0, #20]
   1f8bc:	b	1f8d8 <ftello64@plt+0xe010>
   1f8c0:	ldr	r0, [fp, #-8]
   1f8c4:	ldr	r1, [fp, #-16]
   1f8c8:	str	r1, [r0, #16]
   1f8cc:	ldr	r1, [fp, #-12]
   1f8d0:	str	r1, [r0, #20]
   1f8d4:	b	1f8e0 <ftello64@plt+0xe018>
   1f8d8:	b	1f8dc <ftello64@plt+0xe014>
   1f8dc:	b	1f238 <ftello64@plt+0xd970>
   1f8e0:	b	1f8e4 <ftello64@plt+0xe01c>
   1f8e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f8e8:	ldr	r1, [fp, #-8]
   1f8ec:	str	r0, [r1, #28]
   1f8f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f8f4:	ldr	r1, [fp, #-8]
   1f8f8:	str	r0, [r1, #32]
   1f8fc:	movw	r0, #0
   1f900:	str	r0, [fp, #-4]
   1f904:	ldr	r0, [fp, #-4]
   1f908:	mov	sp, fp
   1f90c:	pop	{fp, pc}
   1f910:	push	{fp, lr}
   1f914:	mov	fp, sp
   1f918:	sub	sp, sp, #24
   1f91c:	str	r0, [fp, #-4]
   1f920:	ldr	r0, [fp, #-4]
   1f924:	ldr	r0, [r0, #36]	; 0x24
   1f928:	ldr	r1, [fp, #-4]
   1f92c:	ldr	r1, [r1, #48]	; 0x30
   1f930:	cmp	r0, r1
   1f934:	ble	1f948 <ftello64@plt+0xe080>
   1f938:	ldr	r0, [fp, #-4]
   1f93c:	ldr	r0, [r0, #48]	; 0x30
   1f940:	str	r0, [sp, #4]
   1f944:	b	1f954 <ftello64@plt+0xe08c>
   1f948:	ldr	r0, [fp, #-4]
   1f94c:	ldr	r0, [r0, #36]	; 0x24
   1f950:	str	r0, [sp, #4]
   1f954:	ldr	r0, [sp, #4]
   1f958:	str	r0, [sp, #12]
   1f95c:	ldr	r0, [fp, #-4]
   1f960:	ldr	r0, [r0, #28]
   1f964:	str	r0, [fp, #-8]
   1f968:	ldr	r0, [fp, #-8]
   1f96c:	ldr	r1, [sp, #12]
   1f970:	cmp	r0, r1
   1f974:	bge	1f9f4 <ftello64@plt+0xe12c>
   1f978:	ldr	r0, [fp, #-4]
   1f97c:	ldr	r0, [r0]
   1f980:	ldr	r1, [fp, #-4]
   1f984:	ldr	r1, [r1, #24]
   1f988:	ldr	r2, [fp, #-8]
   1f98c:	add	r1, r1, r2
   1f990:	add	r0, r0, r1
   1f994:	ldrb	r0, [r0]
   1f998:	str	r0, [sp, #8]
   1f99c:	ldr	r0, [fp, #-4]
   1f9a0:	ldr	r0, [r0, #64]	; 0x40
   1f9a4:	movw	r1, #0
   1f9a8:	cmp	r0, r1
   1f9ac:	beq	1f9c8 <ftello64@plt+0xe100>
   1f9b0:	ldr	r0, [fp, #-4]
   1f9b4:	ldr	r0, [r0, #64]	; 0x40
   1f9b8:	ldr	r1, [sp, #8]
   1f9bc:	add	r0, r0, r1
   1f9c0:	ldrb	r0, [r0]
   1f9c4:	str	r0, [sp, #8]
   1f9c8:	ldr	r0, [sp, #8]
   1f9cc:	bl	117fc <toupper@plt>
   1f9d0:	ldr	r1, [fp, #-4]
   1f9d4:	ldr	r1, [r1, #4]
   1f9d8:	ldr	r2, [fp, #-8]
   1f9dc:	add	r1, r1, r2
   1f9e0:	strb	r0, [r1]
   1f9e4:	ldr	r0, [fp, #-8]
   1f9e8:	add	r0, r0, #1
   1f9ec:	str	r0, [fp, #-8]
   1f9f0:	b	1f968 <ftello64@plt+0xe0a0>
   1f9f4:	ldr	r0, [fp, #-8]
   1f9f8:	ldr	r1, [fp, #-4]
   1f9fc:	str	r0, [r1, #28]
   1fa00:	ldr	r0, [fp, #-8]
   1fa04:	ldr	r1, [fp, #-4]
   1fa08:	str	r0, [r1, #32]
   1fa0c:	mov	sp, fp
   1fa10:	pop	{fp, pc}
   1fa14:	push	{fp, lr}
   1fa18:	mov	fp, sp
   1fa1c:	sub	sp, sp, #128	; 0x80
   1fa20:	str	r0, [fp, #-4]
   1fa24:	ldr	r0, [fp, #-4]
   1fa28:	ldr	r0, [r0, #36]	; 0x24
   1fa2c:	ldr	r1, [fp, #-4]
   1fa30:	ldr	r1, [r1, #48]	; 0x30
   1fa34:	cmp	r0, r1
   1fa38:	ble	1fa4c <ftello64@plt+0xe184>
   1fa3c:	ldr	r0, [fp, #-4]
   1fa40:	ldr	r0, [r0, #48]	; 0x30
   1fa44:	str	r0, [sp, #16]
   1fa48:	b	1fa58 <ftello64@plt+0xe190>
   1fa4c:	ldr	r0, [fp, #-4]
   1fa50:	ldr	r0, [r0, #36]	; 0x24
   1fa54:	str	r0, [sp, #16]
   1fa58:	ldr	r0, [sp, #16]
   1fa5c:	str	r0, [sp, #44]	; 0x2c
   1fa60:	ldr	r0, [fp, #-4]
   1fa64:	ldr	r0, [r0, #28]
   1fa68:	str	r0, [sp, #48]	; 0x30
   1fa6c:	ldr	r0, [sp, #48]	; 0x30
   1fa70:	ldr	r1, [sp, #44]	; 0x2c
   1fa74:	cmp	r0, r1
   1fa78:	bge	1fd34 <ftello64@plt+0xe46c>
   1fa7c:	ldr	r0, [sp, #44]	; 0x2c
   1fa80:	ldr	r1, [sp, #48]	; 0x30
   1fa84:	sub	r0, r0, r1
   1fa88:	str	r0, [sp, #40]	; 0x28
   1fa8c:	ldr	r0, [fp, #-4]
   1fa90:	ldr	r1, [r0, #16]
   1fa94:	str	r1, [sp, #52]	; 0x34
   1fa98:	ldr	r0, [r0, #20]
   1fa9c:	str	r0, [sp, #56]	; 0x38
   1faa0:	ldr	r0, [fp, #-4]
   1faa4:	ldr	r0, [r0, #64]	; 0x40
   1faa8:	movw	r1, #0
   1faac:	cmp	r0, r1
   1fab0:	beq	1fb84 <ftello64@plt+0xe2bc>
   1fab4:	movw	r0, #0
   1fab8:	str	r0, [sp, #24]
   1fabc:	ldr	r0, [sp, #24]
   1fac0:	ldr	r1, [fp, #-4]
   1fac4:	ldr	r1, [r1, #80]	; 0x50
   1fac8:	cmp	r0, r1
   1facc:	movw	r0, #0
   1fad0:	str	r0, [sp, #12]
   1fad4:	bge	1faf0 <ftello64@plt+0xe228>
   1fad8:	ldr	r0, [sp, #24]
   1fadc:	ldr	r1, [sp, #40]	; 0x28
   1fae0:	cmp	r0, r1
   1fae4:	movw	r0, #0
   1fae8:	movlt	r0, #1
   1faec:	str	r0, [sp, #12]
   1faf0:	ldr	r0, [sp, #12]
   1faf4:	tst	r0, #1
   1faf8:	beq	1fb78 <ftello64@plt+0xe2b0>
   1fafc:	ldr	r0, [fp, #-4]
   1fb00:	ldr	r0, [r0]
   1fb04:	ldr	r1, [fp, #-4]
   1fb08:	ldr	r1, [r1, #24]
   1fb0c:	ldr	r2, [sp, #48]	; 0x30
   1fb10:	add	r1, r1, r2
   1fb14:	ldr	r2, [sp, #24]
   1fb18:	add	r1, r1, r2
   1fb1c:	add	r0, r0, r1
   1fb20:	ldrb	r0, [r0]
   1fb24:	str	r0, [sp, #20]
   1fb28:	ldr	r0, [fp, #-4]
   1fb2c:	ldr	r0, [r0, #64]	; 0x40
   1fb30:	ldr	r1, [sp, #20]
   1fb34:	add	r0, r0, r1
   1fb38:	ldrb	r0, [r0]
   1fb3c:	ldr	r1, [fp, #-4]
   1fb40:	ldr	r1, [r1, #4]
   1fb44:	ldr	r2, [sp, #48]	; 0x30
   1fb48:	ldr	r3, [sp, #24]
   1fb4c:	add	r2, r2, r3
   1fb50:	add	r1, r1, r2
   1fb54:	strb	r0, [r1]
   1fb58:	ldr	r1, [sp, #24]
   1fb5c:	add	r2, sp, #60	; 0x3c
   1fb60:	add	r1, r2, r1
   1fb64:	strb	r0, [r1]
   1fb68:	ldr	r0, [sp, #24]
   1fb6c:	add	r0, r0, #1
   1fb70:	str	r0, [sp, #24]
   1fb74:	b	1fabc <ftello64@plt+0xe1f4>
   1fb78:	add	r0, sp, #60	; 0x3c
   1fb7c:	str	r0, [sp, #28]
   1fb80:	b	1fba4 <ftello64@plt+0xe2dc>
   1fb84:	ldr	r0, [fp, #-4]
   1fb88:	ldr	r0, [r0]
   1fb8c:	ldr	r1, [fp, #-4]
   1fb90:	ldr	r1, [r1, #24]
   1fb94:	add	r0, r0, r1
   1fb98:	ldr	r1, [sp, #48]	; 0x30
   1fb9c:	add	r0, r0, r1
   1fba0:	str	r0, [sp, #28]
   1fba4:	ldr	r1, [sp, #28]
   1fba8:	ldr	r2, [sp, #40]	; 0x28
   1fbac:	ldr	r0, [fp, #-4]
   1fbb0:	add	r3, r0, #16
   1fbb4:	add	r0, sp, #32
   1fbb8:	bl	3a2b0 <ftello64@plt+0x289e8>
   1fbbc:	str	r0, [sp, #36]	; 0x24
   1fbc0:	ldr	r0, [sp, #36]	; 0x24
   1fbc4:	cmn	r0, #1
   1fbc8:	movw	r0, #1
   1fbcc:	str	r0, [sp, #8]
   1fbd0:	beq	1fc24 <ftello64@plt+0xe35c>
   1fbd4:	ldr	r0, [sp, #36]	; 0x24
   1fbd8:	cmp	r0, #0
   1fbdc:	movw	r0, #1
   1fbe0:	str	r0, [sp, #8]
   1fbe4:	beq	1fc24 <ftello64@plt+0xe35c>
   1fbe8:	ldr	r0, [sp, #36]	; 0x24
   1fbec:	cmn	r0, #2
   1fbf0:	movw	r0, #0
   1fbf4:	str	r0, [sp, #4]
   1fbf8:	bne	1fc1c <ftello64@plt+0xe354>
   1fbfc:	ldr	r0, [fp, #-4]
   1fc00:	ldr	r0, [r0, #36]	; 0x24
   1fc04:	ldr	r1, [fp, #-4]
   1fc08:	ldr	r1, [r1, #48]	; 0x30
   1fc0c:	cmp	r0, r1
   1fc10:	movw	r0, #0
   1fc14:	movge	r0, #1
   1fc18:	str	r0, [sp, #4]
   1fc1c:	ldr	r0, [sp, #4]
   1fc20:	str	r0, [sp, #8]
   1fc24:	ldr	r0, [sp, #8]
   1fc28:	tst	r0, #1
   1fc2c:	beq	1fca0 <ftello64@plt+0xe3d8>
   1fc30:	movw	r0, #1
   1fc34:	str	r0, [sp, #36]	; 0x24
   1fc38:	ldr	r0, [fp, #-4]
   1fc3c:	ldr	r0, [r0]
   1fc40:	ldr	r1, [fp, #-4]
   1fc44:	ldr	r1, [r1, #24]
   1fc48:	ldr	r2, [sp, #48]	; 0x30
   1fc4c:	add	r1, r1, r2
   1fc50:	add	r0, r0, r1
   1fc54:	ldrb	r0, [r0]
   1fc58:	str	r0, [sp, #32]
   1fc5c:	ldr	r0, [fp, #-4]
   1fc60:	ldr	r0, [r0, #64]	; 0x40
   1fc64:	movw	r1, #0
   1fc68:	cmp	r0, r1
   1fc6c:	beq	1fc88 <ftello64@plt+0xe3c0>
   1fc70:	ldr	r0, [fp, #-4]
   1fc74:	ldr	r0, [r0, #64]	; 0x40
   1fc78:	ldr	r1, [sp, #32]
   1fc7c:	add	r0, r0, r1
   1fc80:	ldrb	r0, [r0]
   1fc84:	str	r0, [sp, #32]
   1fc88:	ldr	r0, [fp, #-4]
   1fc8c:	ldr	r1, [sp, #52]	; 0x34
   1fc90:	str	r1, [r0, #16]
   1fc94:	ldr	r1, [sp, #56]	; 0x38
   1fc98:	str	r1, [r0, #20]
   1fc9c:	b	1fcc8 <ftello64@plt+0xe400>
   1fca0:	ldr	r0, [sp, #36]	; 0x24
   1fca4:	cmn	r0, #2
   1fca8:	bne	1fcc4 <ftello64@plt+0xe3fc>
   1fcac:	ldr	r0, [fp, #-4]
   1fcb0:	ldr	r1, [sp, #52]	; 0x34
   1fcb4:	str	r1, [r0, #16]
   1fcb8:	ldr	r1, [sp, #56]	; 0x38
   1fcbc:	str	r1, [r0, #20]
   1fcc0:	b	1fd34 <ftello64@plt+0xe46c>
   1fcc4:	b	1fcc8 <ftello64@plt+0xe400>
   1fcc8:	ldr	r0, [sp, #32]
   1fccc:	ldr	r1, [fp, #-4]
   1fcd0:	ldr	r1, [r1, #8]
   1fcd4:	ldr	r2, [sp, #48]	; 0x30
   1fcd8:	add	r3, r2, #1
   1fcdc:	str	r3, [sp, #48]	; 0x30
   1fce0:	add	r1, r1, r2, lsl #2
   1fce4:	str	r0, [r1]
   1fce8:	ldr	r0, [sp, #48]	; 0x30
   1fcec:	ldr	r1, [sp, #36]	; 0x24
   1fcf0:	add	r0, r0, r1
   1fcf4:	sub	r0, r0, #1
   1fcf8:	str	r0, [sp, #40]	; 0x28
   1fcfc:	ldr	r0, [sp, #48]	; 0x30
   1fd00:	ldr	r1, [sp, #40]	; 0x28
   1fd04:	cmp	r0, r1
   1fd08:	bge	1fd30 <ftello64@plt+0xe468>
   1fd0c:	ldr	r0, [fp, #-4]
   1fd10:	ldr	r0, [r0, #8]
   1fd14:	ldr	r1, [sp, #48]	; 0x30
   1fd18:	add	r2, r1, #1
   1fd1c:	str	r2, [sp, #48]	; 0x30
   1fd20:	add	r0, r0, r1, lsl #2
   1fd24:	mvn	r1, #0
   1fd28:	str	r1, [r0]
   1fd2c:	b	1fcfc <ftello64@plt+0xe434>
   1fd30:	b	1fa6c <ftello64@plt+0xe1a4>
   1fd34:	ldr	r0, [sp, #48]	; 0x30
   1fd38:	ldr	r1, [fp, #-4]
   1fd3c:	str	r0, [r1, #28]
   1fd40:	ldr	r0, [sp, #48]	; 0x30
   1fd44:	ldr	r1, [fp, #-4]
   1fd48:	str	r0, [r1, #32]
   1fd4c:	mov	sp, fp
   1fd50:	pop	{fp, pc}
   1fd54:	sub	sp, sp, #20
   1fd58:	str	r0, [sp, #16]
   1fd5c:	ldr	r0, [sp, #16]
   1fd60:	ldr	r0, [r0, #36]	; 0x24
   1fd64:	ldr	r1, [sp, #16]
   1fd68:	ldr	r1, [r1, #48]	; 0x30
   1fd6c:	cmp	r0, r1
   1fd70:	ble	1fd84 <ftello64@plt+0xe4bc>
   1fd74:	ldr	r0, [sp, #16]
   1fd78:	ldr	r0, [r0, #48]	; 0x30
   1fd7c:	str	r0, [sp]
   1fd80:	b	1fd90 <ftello64@plt+0xe4c8>
   1fd84:	ldr	r0, [sp, #16]
   1fd88:	ldr	r0, [r0, #36]	; 0x24
   1fd8c:	str	r0, [sp]
   1fd90:	ldr	r0, [sp]
   1fd94:	str	r0, [sp, #8]
   1fd98:	ldr	r0, [sp, #16]
   1fd9c:	ldr	r0, [r0, #28]
   1fda0:	str	r0, [sp, #12]
   1fda4:	ldr	r0, [sp, #12]
   1fda8:	ldr	r1, [sp, #8]
   1fdac:	cmp	r0, r1
   1fdb0:	bge	1fe10 <ftello64@plt+0xe548>
   1fdb4:	ldr	r0, [sp, #16]
   1fdb8:	ldr	r0, [r0]
   1fdbc:	ldr	r1, [sp, #16]
   1fdc0:	ldr	r1, [r1, #24]
   1fdc4:	ldr	r2, [sp, #12]
   1fdc8:	add	r1, r1, r2
   1fdcc:	add	r0, r0, r1
   1fdd0:	ldrb	r0, [r0]
   1fdd4:	str	r0, [sp, #4]
   1fdd8:	ldr	r0, [sp, #16]
   1fddc:	ldr	r0, [r0, #64]	; 0x40
   1fde0:	ldr	r1, [sp, #4]
   1fde4:	add	r0, r0, r1
   1fde8:	ldrb	r0, [r0]
   1fdec:	ldr	r1, [sp, #16]
   1fdf0:	ldr	r1, [r1, #4]
   1fdf4:	ldr	r2, [sp, #12]
   1fdf8:	add	r1, r1, r2
   1fdfc:	strb	r0, [r1]
   1fe00:	ldr	r0, [sp, #12]
   1fe04:	add	r0, r0, #1
   1fe08:	str	r0, [sp, #12]
   1fe0c:	b	1fda4 <ftello64@plt+0xe4dc>
   1fe10:	ldr	r0, [sp, #12]
   1fe14:	ldr	r1, [sp, #16]
   1fe18:	str	r0, [r1, #28]
   1fe1c:	ldr	r0, [sp, #12]
   1fe20:	ldr	r1, [sp, #16]
   1fe24:	str	r0, [r1, #32]
   1fe28:	add	sp, sp, #20
   1fe2c:	bx	lr
   1fe30:	push	{fp, lr}
   1fe34:	mov	fp, sp
   1fe38:	sub	sp, sp, #16
   1fe3c:	str	r0, [fp, #-4]
   1fe40:	str	r1, [sp, #8]
   1fe44:	str	r2, [sp, #4]
   1fe48:	ldr	r0, [fp, #-4]
   1fe4c:	ldr	r1, [sp, #8]
   1fe50:	ldr	r2, [sp, #4]
   1fe54:	bl	201a0 <ftello64@plt+0xe8d8>
   1fe58:	ldr	r1, [sp, #8]
   1fe5c:	ldr	r2, [r1, #40]	; 0x28
   1fe60:	add	r0, r2, r0
   1fe64:	str	r0, [r1, #40]	; 0x28
   1fe68:	mov	sp, fp
   1fe6c:	pop	{fp, pc}
   1fe70:	push	{r4, r5, fp, lr}
   1fe74:	add	fp, sp, #8
   1fe78:	sub	sp, sp, #64	; 0x40
   1fe7c:	ldr	ip, [fp, #12]
   1fe80:	ldr	lr, [fp, #8]
   1fe84:	str	r0, [fp, #-16]
   1fe88:	str	r1, [fp, #-20]	; 0xffffffec
   1fe8c:	str	r2, [fp, #-24]	; 0xffffffe8
   1fe90:	str	r3, [fp, #-28]	; 0xffffffe4
   1fe94:	ldr	r0, [fp, #-20]	; 0xffffffec
   1fe98:	ldr	r0, [r0]
   1fe9c:	str	r0, [fp, #-32]	; 0xffffffe0
   1fea0:	movw	r0, #0
   1fea4:	str	r0, [sp, #32]
   1fea8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1feac:	ldr	r0, [r0, #84]	; 0x54
   1feb0:	str	r0, [sp, #28]
   1feb4:	ldr	r0, [fp, #-16]
   1feb8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1febc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1fec0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1fec4:	ldr	r4, [fp, #8]
   1fec8:	ldr	r5, [fp, #12]
   1fecc:	str	r4, [sp]
   1fed0:	str	r5, [sp, #4]
   1fed4:	str	ip, [sp, #20]
   1fed8:	str	lr, [sp, #16]
   1fedc:	bl	21228 <ftello64@plt+0xf960>
   1fee0:	str	r0, [sp, #36]	; 0x24
   1fee4:	ldr	r0, [fp, #12]
   1fee8:	ldr	r0, [r0]
   1feec:	cmp	r0, #0
   1fef0:	movw	r0, #0
   1fef4:	str	r0, [sp, #12]
   1fef8:	beq	1ff14 <ftello64@plt+0xe64c>
   1fefc:	ldr	r0, [sp, #36]	; 0x24
   1ff00:	movw	r1, #0
   1ff04:	cmp	r0, r1
   1ff08:	movw	r0, #0
   1ff0c:	moveq	r0, #1
   1ff10:	str	r0, [sp, #12]
   1ff14:	ldr	r0, [sp, #12]
   1ff18:	tst	r0, #1
   1ff1c:	beq	1ff2c <ftello64@plt+0xe664>
   1ff20:	movw	r0, #0
   1ff24:	str	r0, [fp, #-12]
   1ff28:	b	200b8 <ftello64@plt+0xe7f0>
   1ff2c:	b	1ff30 <ftello64@plt+0xe668>
   1ff30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ff34:	ldr	r0, [r0, #4]
   1ff38:	and	r0, r0, #255	; 0xff
   1ff3c:	cmp	r0, #10
   1ff40:	bne	200b0 <ftello64@plt+0xe7e8>
   1ff44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ff48:	ldr	r1, [fp, #-16]
   1ff4c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ff50:	orr	r2, r2, #8388608	; 0x800000
   1ff54:	bl	1fe30 <ftello64@plt+0xe568>
   1ff58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ff5c:	ldr	r0, [r0, #4]
   1ff60:	and	r0, r0, #255	; 0xff
   1ff64:	cmp	r0, #10
   1ff68:	beq	20064 <ftello64@plt+0xe79c>
   1ff6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ff70:	ldr	r0, [r0, #4]
   1ff74:	and	r0, r0, #255	; 0xff
   1ff78:	cmp	r0, #2
   1ff7c:	beq	20064 <ftello64@plt+0xe79c>
   1ff80:	ldr	r0, [fp, #8]
   1ff84:	cmp	r0, #0
   1ff88:	beq	1ffa0 <ftello64@plt+0xe6d8>
   1ff8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ff90:	ldr	r0, [r0, #4]
   1ff94:	and	r0, r0, #255	; 0xff
   1ff98:	cmp	r0, #9
   1ff9c:	beq	20064 <ftello64@plt+0xe79c>
   1ffa0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ffa4:	ldr	r0, [r0, #84]	; 0x54
   1ffa8:	str	r0, [sp, #24]
   1ffac:	ldr	r0, [sp, #28]
   1ffb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1ffb4:	str	r0, [r1, #84]	; 0x54
   1ffb8:	ldr	r0, [fp, #-16]
   1ffbc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ffc0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ffc4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ffc8:	ldr	ip, [fp, #8]
   1ffcc:	ldr	lr, [fp, #12]
   1ffd0:	str	ip, [sp]
   1ffd4:	str	lr, [sp, #4]
   1ffd8:	bl	21228 <ftello64@plt+0xf960>
   1ffdc:	str	r0, [sp, #32]
   1ffe0:	ldr	r0, [fp, #12]
   1ffe4:	ldr	r0, [r0]
   1ffe8:	cmp	r0, #0
   1ffec:	movw	r0, #0
   1fff0:	str	r0, [sp, #8]
   1fff4:	beq	20010 <ftello64@plt+0xe748>
   1fff8:	ldr	r0, [sp, #32]
   1fffc:	movw	r1, #0
   20000:	cmp	r0, r1
   20004:	movw	r0, #0
   20008:	moveq	r0, #1
   2000c:	str	r0, [sp, #8]
   20010:	ldr	r0, [sp, #8]
   20014:	tst	r0, #1
   20018:	beq	2004c <ftello64@plt+0xe784>
   2001c:	ldr	r0, [sp, #36]	; 0x24
   20020:	movw	r1, #0
   20024:	cmp	r0, r1
   20028:	beq	20040 <ftello64@plt+0xe778>
   2002c:	ldr	r0, [sp, #36]	; 0x24
   20030:	movw	r1, #5668	; 0x1624
   20034:	movt	r1, #2
   20038:	movw	r2, #0
   2003c:	bl	214b4 <ftello64@plt+0xfbec>
   20040:	movw	r0, #0
   20044:	str	r0, [fp, #-12]
   20048:	b	200b8 <ftello64@plt+0xe7f0>
   2004c:	ldr	r0, [sp, #24]
   20050:	ldr	r1, [fp, #-32]	; 0xffffffe0
   20054:	ldr	r2, [r1, #84]	; 0x54
   20058:	orr	r0, r2, r0
   2005c:	str	r0, [r1, #84]	; 0x54
   20060:	b	2006c <ftello64@plt+0xe7a4>
   20064:	movw	r0, #0
   20068:	str	r0, [sp, #32]
   2006c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20070:	ldr	r1, [sp, #36]	; 0x24
   20074:	ldr	r2, [sp, #32]
   20078:	movw	r3, #10
   2007c:	bl	200c4 <ftello64@plt+0xe7fc>
   20080:	str	r0, [sp, #36]	; 0x24
   20084:	ldr	r0, [sp, #36]	; 0x24
   20088:	movw	r1, #0
   2008c:	cmp	r0, r1
   20090:	bne	200ac <ftello64@plt+0xe7e4>
   20094:	ldr	r0, [fp, #12]
   20098:	movw	r1, #12
   2009c:	str	r1, [r0]
   200a0:	movw	r0, #0
   200a4:	str	r0, [fp, #-12]
   200a8:	b	200b8 <ftello64@plt+0xe7f0>
   200ac:	b	1ff30 <ftello64@plt+0xe668>
   200b0:	ldr	r0, [sp, #36]	; 0x24
   200b4:	str	r0, [fp, #-12]
   200b8:	ldr	r0, [fp, #-12]
   200bc:	sub	sp, fp, #8
   200c0:	pop	{r4, r5, fp, pc}
   200c4:	push	{fp, lr}
   200c8:	mov	fp, sp
   200cc:	sub	sp, sp, #32
   200d0:	add	ip, sp, #8
   200d4:	ldr	lr, [pc, #192]	; 2019c <ftello64@plt+0xe8d4>
   200d8:	str	r0, [fp, #-4]
   200dc:	str	r1, [fp, #-8]
   200e0:	str	r2, [fp, #-12]
   200e4:	str	r3, [sp, #16]
   200e8:	mov	r0, ip
   200ec:	movw	r1, #0
   200f0:	and	r1, r1, #255	; 0xff
   200f4:	movw	r2, #4
   200f8:	str	ip, [sp, #4]
   200fc:	str	lr, [sp]
   20100:	bl	11790 <memset@plt>
   20104:	ldr	r0, [sp, #16]
   20108:	ldr	r1, [sp, #12]
   2010c:	and	r0, r0, #255	; 0xff
   20110:	mvn	r2, #255	; 0xff
   20114:	and	r1, r1, r2
   20118:	orr	r0, r1, r0
   2011c:	str	r0, [sp, #12]
   20120:	ldr	r0, [sp, #12]
   20124:	ldr	r1, [sp]
   20128:	and	r0, r0, r1
   2012c:	str	r0, [sp, #12]
   20130:	ldr	r0, [sp, #12]
   20134:	mvn	r2, #262144	; 0x40000
   20138:	and	r0, r0, r2
   2013c:	str	r0, [sp, #12]
   20140:	ldr	r0, [sp, #12]
   20144:	mvn	r2, #524288	; 0x80000
   20148:	and	r0, r0, r2
   2014c:	str	r0, [sp, #12]
   20150:	ldr	r0, [sp, #12]
   20154:	mvn	r2, #1048576	; 0x100000
   20158:	and	r0, r0, r2
   2015c:	str	r0, [sp, #12]
   20160:	ldr	r0, [sp, #12]
   20164:	mvn	r2, #2097152	; 0x200000
   20168:	and	r0, r0, r2
   2016c:	str	r0, [sp, #12]
   20170:	ldr	r0, [sp, #12]
   20174:	mvn	r2, #4194304	; 0x400000
   20178:	and	r0, r0, r2
   2017c:	str	r0, [sp, #12]
   20180:	ldr	r0, [fp, #-4]
   20184:	ldr	r1, [fp, #-8]
   20188:	ldr	r2, [fp, #-12]
   2018c:	ldr	r3, [sp, #4]
   20190:	bl	22128 <ftello64@plt+0x10860>
   20194:	mov	sp, fp
   20198:	pop	{fp, pc}
   2019c:			; <UNDEFINED> instruction: 0xfffc00ff
   201a0:	push	{fp, lr}
   201a4:	mov	fp, sp
   201a8:	sub	sp, sp, #64	; 0x40
   201ac:	str	r0, [fp, #-8]
   201b0:	str	r1, [fp, #-12]
   201b4:	str	r2, [fp, #-16]
   201b8:	ldr	r0, [fp, #-12]
   201bc:	ldr	r0, [r0, #56]	; 0x38
   201c0:	ldr	r1, [fp, #-12]
   201c4:	ldr	r1, [r1, #40]	; 0x28
   201c8:	cmp	r0, r1
   201cc:	bgt	201f4 <ftello64@plt+0xe92c>
   201d0:	ldr	r0, [fp, #-8]
   201d4:	ldr	r1, [r0, #4]
   201d8:	mvn	r2, #255	; 0xff
   201dc:	and	r1, r1, r2
   201e0:	orr	r1, r1, #2
   201e4:	str	r1, [r0, #4]
   201e8:	movw	r0, #0
   201ec:	str	r0, [fp, #-4]
   201f0:	b	20ffc <ftello64@plt+0xf734>
   201f4:	ldr	r0, [fp, #-12]
   201f8:	ldr	r0, [r0, #4]
   201fc:	ldr	r1, [fp, #-12]
   20200:	ldr	r1, [r1, #40]	; 0x28
   20204:	add	r1, r1, #0
   20208:	add	r0, r0, r1
   2020c:	ldrb	r0, [r0]
   20210:	strb	r0, [fp, #-17]	; 0xffffffef
   20214:	ldrb	r0, [fp, #-17]	; 0xffffffef
   20218:	ldr	r1, [fp, #-8]
   2021c:	strb	r0, [r1]
   20220:	ldr	r0, [fp, #-8]
   20224:	ldr	r1, [r0, #4]
   20228:	mvn	r2, #4194304	; 0x400000
   2022c:	and	r1, r1, r2
   20230:	str	r1, [r0, #4]
   20234:	ldr	r0, [fp, #-8]
   20238:	ldr	r1, [r0, #4]
   2023c:	mvn	r2, #2097152	; 0x200000
   20240:	and	r1, r1, r2
   20244:	str	r1, [r0, #4]
   20248:	ldr	r0, [fp, #-12]
   2024c:	ldr	r0, [r0, #80]	; 0x50
   20250:	cmp	r0, #1
   20254:	ble	202c8 <ftello64@plt+0xea00>
   20258:	ldr	r0, [fp, #-12]
   2025c:	ldr	r0, [r0, #40]	; 0x28
   20260:	ldr	r1, [fp, #-12]
   20264:	ldr	r1, [r1, #28]
   20268:	cmp	r0, r1
   2026c:	beq	202c8 <ftello64@plt+0xea00>
   20270:	ldr	r0, [fp, #-12]
   20274:	ldr	r1, [r0, #8]
   20278:	ldr	r0, [r0, #40]	; 0x28
   2027c:	add	r0, r1, r0, lsl #2
   20280:	ldr	r0, [r0]
   20284:	cmn	r0, #1
   20288:	bne	202c8 <ftello64@plt+0xea00>
   2028c:	ldr	r0, [fp, #-8]
   20290:	ldr	r1, [r0, #4]
   20294:	mvn	r2, #255	; 0xff
   20298:	and	r1, r1, r2
   2029c:	orr	r1, r1, #1
   202a0:	str	r1, [r0, #4]
   202a4:	ldr	r0, [fp, #-8]
   202a8:	ldr	r1, [r0, #4]
   202ac:	mvn	r2, #2097152	; 0x200000
   202b0:	and	r1, r1, r2
   202b4:	orr	r1, r1, #2097152	; 0x200000
   202b8:	str	r1, [r0, #4]
   202bc:	movw	r0, #1
   202c0:	str	r0, [fp, #-4]
   202c4:	b	20ffc <ftello64@plt+0xf734>
   202c8:	ldrb	r0, [fp, #-17]	; 0xffffffef
   202cc:	cmp	r0, #92	; 0x5c
   202d0:	bne	209a0 <ftello64@plt+0xf0d8>
   202d4:	ldr	r0, [fp, #-12]
   202d8:	ldr	r0, [r0, #40]	; 0x28
   202dc:	add	r0, r0, #1
   202e0:	ldr	r1, [fp, #-12]
   202e4:	ldr	r1, [r1, #48]	; 0x30
   202e8:	cmp	r0, r1
   202ec:	blt	20314 <ftello64@plt+0xea4c>
   202f0:	ldr	r0, [fp, #-8]
   202f4:	ldr	r1, [r0, #4]
   202f8:	mvn	r2, #255	; 0xff
   202fc:	and	r1, r1, r2
   20300:	orr	r1, r1, #36	; 0x24
   20304:	str	r1, [r0, #4]
   20308:	movw	r0, #1
   2030c:	str	r0, [fp, #-4]
   20310:	b	20ffc <ftello64@plt+0xf734>
   20314:	ldr	r0, [fp, #-12]
   20318:	movw	r1, #1
   2031c:	bl	2100c <ftello64@plt+0xf744>
   20320:	strb	r0, [fp, #-18]	; 0xffffffee
   20324:	ldrb	r0, [fp, #-18]	; 0xffffffee
   20328:	ldr	r1, [fp, #-8]
   2032c:	strb	r0, [r1]
   20330:	ldr	r0, [fp, #-8]
   20334:	ldr	r1, [r0, #4]
   20338:	mvn	r2, #255	; 0xff
   2033c:	and	r1, r1, r2
   20340:	orr	r1, r1, #1
   20344:	str	r1, [r0, #4]
   20348:	ldr	r0, [fp, #-12]
   2034c:	ldr	r0, [r0, #80]	; 0x50
   20350:	cmp	r0, #1
   20354:	ble	203d8 <ftello64@plt+0xeb10>
   20358:	ldr	r0, [fp, #-12]
   2035c:	ldr	r1, [fp, #-12]
   20360:	ldr	r1, [r1, #40]	; 0x28
   20364:	add	r1, r1, #1
   20368:	bl	211cc <ftello64@plt+0xf904>
   2036c:	str	r0, [fp, #-24]	; 0xffffffe8
   20370:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20374:	bl	1176c <iswalnum@plt>
   20378:	cmp	r0, #0
   2037c:	movw	r0, #1
   20380:	str	r0, [sp, #20]
   20384:	bne	2039c <ftello64@plt+0xead4>
   20388:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2038c:	cmp	r0, #95	; 0x5f
   20390:	movw	r0, #0
   20394:	moveq	r0, #1
   20398:	str	r0, [sp, #20]
   2039c:	ldr	r0, [sp, #20]
   203a0:	and	r0, r0, #1
   203a4:	cmp	r0, #0
   203a8:	movw	r0, #0
   203ac:	movne	r0, #1
   203b0:	and	r0, r0, #1
   203b4:	ldr	r1, [fp, #-8]
   203b8:	ldr	r2, [r1, #4]
   203bc:	and	r0, r0, #1
   203c0:	lsl	r0, r0, #22
   203c4:	mvn	r3, #4194304	; 0x400000
   203c8:	and	r2, r2, r3
   203cc:	orr	r0, r2, r0
   203d0:	str	r0, [r1, #4]
   203d4:	b	20450 <ftello64@plt+0xeb88>
   203d8:	bl	1170c <__ctype_b_loc@plt>
   203dc:	ldr	r0, [r0]
   203e0:	ldrb	r1, [fp, #-18]	; 0xffffffee
   203e4:	mov	r2, r1
   203e8:	add	r0, r0, r1, lsl #1
   203ec:	ldrh	r0, [r0]
   203f0:	and	r0, r0, #8
   203f4:	cmp	r0, #0
   203f8:	movw	r0, #1
   203fc:	str	r0, [sp, #16]
   20400:	bne	20418 <ftello64@plt+0xeb50>
   20404:	ldrb	r0, [fp, #-18]	; 0xffffffee
   20408:	cmp	r0, #95	; 0x5f
   2040c:	movw	r0, #0
   20410:	moveq	r0, #1
   20414:	str	r0, [sp, #16]
   20418:	ldr	r0, [sp, #16]
   2041c:	and	r0, r0, #1
   20420:	cmp	r0, #0
   20424:	movw	r0, #0
   20428:	movne	r0, #1
   2042c:	and	r0, r0, #1
   20430:	ldr	r1, [fp, #-8]
   20434:	ldr	r2, [r1, #4]
   20438:	and	r0, r0, #1
   2043c:	lsl	r0, r0, #22
   20440:	mvn	r3, #4194304	; 0x400000
   20444:	and	r2, r2, r3
   20448:	orr	r0, r2, r0
   2044c:	str	r0, [r1, #4]
   20450:	ldrb	r0, [fp, #-18]	; 0xffffffee
   20454:	sub	r0, r0, #39	; 0x27
   20458:	cmp	r0, #86	; 0x56
   2045c:	str	r0, [sp, #12]
   20460:	bhi	20990 <ftello64@plt+0xf0c8>
   20464:	add	r0, pc, #8
   20468:	ldr	r1, [sp, #12]
   2046c:	ldr	r0, [r0, r1, lsl #2]
   20470:	mov	pc, r0
   20474:	andeq	r0, r2, r0, lsl r8
   20478:	andeq	r0, r2, r8, asr #16
   2047c:	andeq	r0, r2, r4, ror r8
   20480:	muleq	r2, r0, r9
   20484:	andeq	r0, r2, r0, lsr #17
   20488:	muleq	r2, r0, r9
   2048c:	muleq	r2, r0, r9
   20490:	muleq	r2, r0, r9
   20494:	muleq	r2, r0, r9
   20498:	muleq	r2, r0, r9
   2049c:	andeq	r0, r2, ip, lsl #12
   204a0:	andeq	r0, r2, ip, lsl #12
   204a4:	andeq	r0, r2, ip, lsl #12
   204a8:	andeq	r0, r2, ip, lsl #12
   204ac:	andeq	r0, r2, ip, lsl #12
   204b0:	andeq	r0, r2, ip, lsl #12
   204b4:	andeq	r0, r2, ip, lsl #12
   204b8:	andeq	r0, r2, ip, lsl #12
   204bc:	andeq	r0, r2, ip, lsl #12
   204c0:	muleq	r2, r0, r9
   204c4:	muleq	r2, r0, r9
   204c8:	andeq	r0, r2, r8, asr #12
   204cc:	muleq	r2, r0, r9
   204d0:	andeq	r0, r2, r0, lsl #13
   204d4:	ldrdeq	r0, [r2], -ip
   204d8:	muleq	r2, r0, r9
   204dc:	muleq	r2, r0, r9
   204e0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   204e4:	muleq	r2, r0, r9
   204e8:	muleq	r2, r0, r9
   204ec:	muleq	r2, r0, r9
   204f0:	muleq	r2, r0, r9
   204f4:	muleq	r2, r0, r9
   204f8:	muleq	r2, r0, r9
   204fc:	muleq	r2, r0, r9
   20500:	muleq	r2, r0, r9
   20504:	muleq	r2, r0, r9
   20508:	muleq	r2, r0, r9
   2050c:	muleq	r2, r0, r9
   20510:	muleq	r2, r0, r9
   20514:	muleq	r2, r0, r9
   20518:	muleq	r2, r0, r9
   2051c:	muleq	r2, r0, r9
   20520:	muleq	r2, r0, r9
   20524:	andeq	r0, r2, ip, lsr #15
   20528:	muleq	r2, r0, r9
   2052c:	muleq	r2, r0, r9
   20530:	muleq	r2, r0, r9
   20534:	andeq	r0, r2, r4, asr r7
   20538:	muleq	r2, r0, r9
   2053c:	muleq	r2, r0, r9
   20540:	muleq	r2, r0, r9
   20544:	muleq	r2, r0, r9
   20548:	muleq	r2, r0, r9
   2054c:	muleq	r2, r0, r9
   20550:	muleq	r2, r0, r9
   20554:	muleq	r2, r0, r9
   20558:	ldrdeq	r0, [r2], -r8
   2055c:	muleq	r2, r0, r9
   20560:			; <UNDEFINED> instruction: 0x000206b8
   20564:	muleq	r2, r0, r9
   20568:	muleq	r2, r0, r9
   2056c:	muleq	r2, r0, r9
   20570:	muleq	r2, r0, r9
   20574:	muleq	r2, r0, r9
   20578:	muleq	r2, r0, r9
   2057c:	muleq	r2, r0, r9
   20580:	muleq	r2, r0, r9
   20584:	muleq	r2, r0, r9
   20588:	muleq	r2, r0, r9
   2058c:	muleq	r2, r0, r9
   20590:	muleq	r2, r0, r9
   20594:	muleq	r2, r0, r9
   20598:	muleq	r2, r0, r9
   2059c:	muleq	r2, r0, r9
   205a0:	muleq	r2, r0, r9
   205a4:	andeq	r0, r2, r0, lsl #15
   205a8:	muleq	r2, r0, r9
   205ac:	muleq	r2, r0, r9
   205b0:	muleq	r2, r0, r9
   205b4:	andeq	r0, r2, r8, lsr #14
   205b8:	muleq	r2, r0, r9
   205bc:	muleq	r2, r0, r9
   205c0:	muleq	r2, r0, r9
   205c4:	andeq	r0, r2, r8, lsl r9
   205c8:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   205cc:	andeq	r0, r2, r4, asr r9
   205d0:	ldr	r0, [fp, #-16]
   205d4:	and	r0, r0, #1024	; 0x400
   205d8:	cmp	r0, #0
   205dc:	bne	20608 <ftello64@plt+0xed40>
   205e0:	ldr	r0, [fp, #-16]
   205e4:	and	r0, r0, #32768	; 0x8000
   205e8:	cmp	r0, #0
   205ec:	bne	20608 <ftello64@plt+0xed40>
   205f0:	ldr	r0, [fp, #-8]
   205f4:	ldr	r1, [r0, #4]
   205f8:	mvn	r2, #255	; 0xff
   205fc:	and	r1, r1, r2
   20600:	orr	r1, r1, #10
   20604:	str	r1, [r0, #4]
   20608:	b	20994 <ftello64@plt+0xf0cc>
   2060c:	ldr	r0, [fp, #-16]
   20610:	and	r0, r0, #16384	; 0x4000
   20614:	cmp	r0, #0
   20618:	bne	20644 <ftello64@plt+0xed7c>
   2061c:	ldr	r0, [fp, #-8]
   20620:	ldr	r1, [r0, #4]
   20624:	mvn	r2, #255	; 0xff
   20628:	and	r1, r1, r2
   2062c:	orr	r1, r1, #4
   20630:	str	r1, [r0, #4]
   20634:	ldrb	r0, [fp, #-18]	; 0xffffffee
   20638:	sub	r0, r0, #49	; 0x31
   2063c:	ldr	r1, [fp, #-8]
   20640:	str	r0, [r1]
   20644:	b	20994 <ftello64@plt+0xf0cc>
   20648:	ldr	r0, [fp, #-16]
   2064c:	and	r0, r0, #524288	; 0x80000
   20650:	cmp	r0, #0
   20654:	bne	2067c <ftello64@plt+0xedb4>
   20658:	ldr	r0, [fp, #-8]
   2065c:	ldr	r1, [r0, #4]
   20660:	mvn	r2, #255	; 0xff
   20664:	and	r1, r1, r2
   20668:	orr	r1, r1, #12
   2066c:	str	r1, [r0, #4]
   20670:	ldr	r0, [fp, #-8]
   20674:	movw	r1, #6
   20678:	str	r1, [r0]
   2067c:	b	20994 <ftello64@plt+0xf0cc>
   20680:	ldr	r0, [fp, #-16]
   20684:	and	r0, r0, #524288	; 0x80000
   20688:	cmp	r0, #0
   2068c:	bne	206b4 <ftello64@plt+0xedec>
   20690:	ldr	r0, [fp, #-8]
   20694:	ldr	r1, [r0, #4]
   20698:	mvn	r2, #255	; 0xff
   2069c:	and	r1, r1, r2
   206a0:	orr	r1, r1, #12
   206a4:	str	r1, [r0, #4]
   206a8:	ldr	r0, [fp, #-8]
   206ac:	movw	r1, #9
   206b0:	str	r1, [r0]
   206b4:	b	20994 <ftello64@plt+0xf0cc>
   206b8:	ldr	r0, [fp, #-16]
   206bc:	and	r0, r0, #524288	; 0x80000
   206c0:	cmp	r0, #0
   206c4:	bne	206ec <ftello64@plt+0xee24>
   206c8:	ldr	r0, [fp, #-8]
   206cc:	ldr	r1, [r0, #4]
   206d0:	mvn	r2, #255	; 0xff
   206d4:	and	r1, r1, r2
   206d8:	orr	r1, r1, #12
   206dc:	str	r1, [r0, #4]
   206e0:	ldr	r0, [fp, #-8]
   206e4:	movw	r1, #256	; 0x100
   206e8:	str	r1, [r0]
   206ec:	b	20994 <ftello64@plt+0xf0cc>
   206f0:	ldr	r0, [fp, #-16]
   206f4:	and	r0, r0, #524288	; 0x80000
   206f8:	cmp	r0, #0
   206fc:	bne	20724 <ftello64@plt+0xee5c>
   20700:	ldr	r0, [fp, #-8]
   20704:	ldr	r1, [r0, #4]
   20708:	mvn	r2, #255	; 0xff
   2070c:	and	r1, r1, r2
   20710:	orr	r1, r1, #12
   20714:	str	r1, [r0, #4]
   20718:	ldr	r0, [fp, #-8]
   2071c:	movw	r1, #512	; 0x200
   20720:	str	r1, [r0]
   20724:	b	20994 <ftello64@plt+0xf0cc>
   20728:	ldr	r0, [fp, #-16]
   2072c:	and	r0, r0, #524288	; 0x80000
   20730:	cmp	r0, #0
   20734:	bne	20750 <ftello64@plt+0xee88>
   20738:	ldr	r0, [fp, #-8]
   2073c:	ldr	r1, [r0, #4]
   20740:	mvn	r2, #255	; 0xff
   20744:	and	r1, r1, r2
   20748:	orr	r1, r1, #32
   2074c:	str	r1, [r0, #4]
   20750:	b	20994 <ftello64@plt+0xf0cc>
   20754:	ldr	r0, [fp, #-16]
   20758:	and	r0, r0, #524288	; 0x80000
   2075c:	cmp	r0, #0
   20760:	bne	2077c <ftello64@plt+0xeeb4>
   20764:	ldr	r0, [fp, #-8]
   20768:	ldr	r1, [r0, #4]
   2076c:	mvn	r2, #255	; 0xff
   20770:	and	r1, r1, r2
   20774:	orr	r1, r1, #33	; 0x21
   20778:	str	r1, [r0, #4]
   2077c:	b	20994 <ftello64@plt+0xf0cc>
   20780:	ldr	r0, [fp, #-16]
   20784:	and	r0, r0, #524288	; 0x80000
   20788:	cmp	r0, #0
   2078c:	bne	207a8 <ftello64@plt+0xeee0>
   20790:	ldr	r0, [fp, #-8]
   20794:	ldr	r1, [r0, #4]
   20798:	mvn	r2, #255	; 0xff
   2079c:	and	r1, r1, r2
   207a0:	orr	r1, r1, #34	; 0x22
   207a4:	str	r1, [r0, #4]
   207a8:	b	20994 <ftello64@plt+0xf0cc>
   207ac:	ldr	r0, [fp, #-16]
   207b0:	and	r0, r0, #524288	; 0x80000
   207b4:	cmp	r0, #0
   207b8:	bne	207d4 <ftello64@plt+0xef0c>
   207bc:	ldr	r0, [fp, #-8]
   207c0:	ldr	r1, [r0, #4]
   207c4:	mvn	r2, #255	; 0xff
   207c8:	and	r1, r1, r2
   207cc:	orr	r1, r1, #35	; 0x23
   207d0:	str	r1, [r0, #4]
   207d4:	b	20994 <ftello64@plt+0xf0cc>
   207d8:	ldr	r0, [fp, #-16]
   207dc:	and	r0, r0, #524288	; 0x80000
   207e0:	cmp	r0, #0
   207e4:	bne	2080c <ftello64@plt+0xef44>
   207e8:	ldr	r0, [fp, #-8]
   207ec:	ldr	r1, [r0, #4]
   207f0:	mvn	r2, #255	; 0xff
   207f4:	and	r1, r1, r2
   207f8:	orr	r1, r1, #12
   207fc:	str	r1, [r0, #4]
   20800:	ldr	r0, [fp, #-8]
   20804:	movw	r1, #64	; 0x40
   20808:	str	r1, [r0]
   2080c:	b	20994 <ftello64@plt+0xf0cc>
   20810:	ldr	r0, [fp, #-16]
   20814:	and	r0, r0, #524288	; 0x80000
   20818:	cmp	r0, #0
   2081c:	bne	20844 <ftello64@plt+0xef7c>
   20820:	ldr	r0, [fp, #-8]
   20824:	ldr	r1, [r0, #4]
   20828:	mvn	r2, #255	; 0xff
   2082c:	and	r1, r1, r2
   20830:	orr	r1, r1, #12
   20834:	str	r1, [r0, #4]
   20838:	ldr	r0, [fp, #-8]
   2083c:	movw	r1, #128	; 0x80
   20840:	str	r1, [r0]
   20844:	b	20994 <ftello64@plt+0xf0cc>
   20848:	ldr	r0, [fp, #-16]
   2084c:	and	r0, r0, #8192	; 0x2000
   20850:	cmp	r0, #0
   20854:	bne	20870 <ftello64@plt+0xefa8>
   20858:	ldr	r0, [fp, #-8]
   2085c:	ldr	r1, [r0, #4]
   20860:	mvn	r2, #255	; 0xff
   20864:	and	r1, r1, r2
   20868:	orr	r1, r1, #8
   2086c:	str	r1, [r0, #4]
   20870:	b	20994 <ftello64@plt+0xf0cc>
   20874:	ldr	r0, [fp, #-16]
   20878:	and	r0, r0, #8192	; 0x2000
   2087c:	cmp	r0, #0
   20880:	bne	2089c <ftello64@plt+0xefd4>
   20884:	ldr	r0, [fp, #-8]
   20888:	ldr	r1, [r0, #4]
   2088c:	mvn	r2, #255	; 0xff
   20890:	and	r1, r1, r2
   20894:	orr	r1, r1, #9
   20898:	str	r1, [r0, #4]
   2089c:	b	20994 <ftello64@plt+0xf0cc>
   208a0:	ldr	r0, [fp, #-16]
   208a4:	and	r0, r0, #1024	; 0x400
   208a8:	cmp	r0, #0
   208ac:	bne	208d8 <ftello64@plt+0xf010>
   208b0:	ldr	r0, [fp, #-16]
   208b4:	and	r0, r0, #2
   208b8:	cmp	r0, #0
   208bc:	beq	208d8 <ftello64@plt+0xf010>
   208c0:	ldr	r0, [fp, #-8]
   208c4:	ldr	r1, [r0, #4]
   208c8:	mvn	r2, #255	; 0xff
   208cc:	and	r1, r1, r2
   208d0:	orr	r1, r1, #18
   208d4:	str	r1, [r0, #4]
   208d8:	b	20994 <ftello64@plt+0xf0cc>
   208dc:	ldr	r0, [fp, #-16]
   208e0:	and	r0, r0, #1024	; 0x400
   208e4:	cmp	r0, #0
   208e8:	bne	20914 <ftello64@plt+0xf04c>
   208ec:	ldr	r0, [fp, #-16]
   208f0:	and	r0, r0, #2
   208f4:	cmp	r0, #0
   208f8:	beq	20914 <ftello64@plt+0xf04c>
   208fc:	ldr	r0, [fp, #-8]
   20900:	ldr	r1, [r0, #4]
   20904:	mvn	r2, #255	; 0xff
   20908:	and	r1, r1, r2
   2090c:	orr	r1, r1, #19
   20910:	str	r1, [r0, #4]
   20914:	b	20994 <ftello64@plt+0xf0cc>
   20918:	ldr	r0, [fp, #-16]
   2091c:	and	r0, r0, #512	; 0x200
   20920:	cmp	r0, #0
   20924:	beq	20950 <ftello64@plt+0xf088>
   20928:	ldr	r0, [fp, #-16]
   2092c:	and	r0, r0, #4096	; 0x1000
   20930:	cmp	r0, #0
   20934:	bne	20950 <ftello64@plt+0xf088>
   20938:	ldr	r0, [fp, #-8]
   2093c:	ldr	r1, [r0, #4]
   20940:	mvn	r2, #255	; 0xff
   20944:	and	r1, r1, r2
   20948:	orr	r1, r1, #23
   2094c:	str	r1, [r0, #4]
   20950:	b	20994 <ftello64@plt+0xf0cc>
   20954:	ldr	r0, [fp, #-16]
   20958:	and	r0, r0, #512	; 0x200
   2095c:	cmp	r0, #0
   20960:	beq	2098c <ftello64@plt+0xf0c4>
   20964:	ldr	r0, [fp, #-16]
   20968:	and	r0, r0, #4096	; 0x1000
   2096c:	cmp	r0, #0
   20970:	bne	2098c <ftello64@plt+0xf0c4>
   20974:	ldr	r0, [fp, #-8]
   20978:	ldr	r1, [r0, #4]
   2097c:	mvn	r2, #255	; 0xff
   20980:	and	r1, r1, r2
   20984:	orr	r1, r1, #24
   20988:	str	r1, [r0, #4]
   2098c:	b	20994 <ftello64@plt+0xf0cc>
   20990:	b	20994 <ftello64@plt+0xf0cc>
   20994:	movw	r0, #2
   20998:	str	r0, [fp, #-4]
   2099c:	b	20ffc <ftello64@plt+0xf734>
   209a0:	ldr	r0, [fp, #-8]
   209a4:	ldr	r1, [r0, #4]
   209a8:	mvn	r2, #255	; 0xff
   209ac:	and	r1, r1, r2
   209b0:	orr	r1, r1, #1
   209b4:	str	r1, [r0, #4]
   209b8:	ldr	r0, [fp, #-12]
   209bc:	ldr	r0, [r0, #80]	; 0x50
   209c0:	cmp	r0, #1
   209c4:	ble	20a44 <ftello64@plt+0xf17c>
   209c8:	ldr	r0, [fp, #-12]
   209cc:	ldr	r1, [fp, #-12]
   209d0:	ldr	r1, [r1, #40]	; 0x28
   209d4:	bl	211cc <ftello64@plt+0xf904>
   209d8:	str	r0, [fp, #-28]	; 0xffffffe4
   209dc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   209e0:	bl	1176c <iswalnum@plt>
   209e4:	cmp	r0, #0
   209e8:	movw	r0, #1
   209ec:	str	r0, [sp, #8]
   209f0:	bne	20a08 <ftello64@plt+0xf140>
   209f4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   209f8:	cmp	r0, #95	; 0x5f
   209fc:	movw	r0, #0
   20a00:	moveq	r0, #1
   20a04:	str	r0, [sp, #8]
   20a08:	ldr	r0, [sp, #8]
   20a0c:	and	r0, r0, #1
   20a10:	cmp	r0, #0
   20a14:	movw	r0, #0
   20a18:	movne	r0, #1
   20a1c:	and	r0, r0, #1
   20a20:	ldr	r1, [fp, #-8]
   20a24:	ldr	r2, [r1, #4]
   20a28:	and	r0, r0, #1
   20a2c:	lsl	r0, r0, #22
   20a30:	mvn	r3, #4194304	; 0x400000
   20a34:	and	r2, r2, r3
   20a38:	orr	r0, r2, r0
   20a3c:	str	r0, [r1, #4]
   20a40:	b	20ab4 <ftello64@plt+0xf1ec>
   20a44:	bl	1170c <__ctype_b_loc@plt>
   20a48:	ldr	r0, [r0]
   20a4c:	ldr	r1, [fp, #-8]
   20a50:	ldrb	r1, [r1]
   20a54:	mov	r2, r1
   20a58:	add	r0, r0, r1, lsl #1
   20a5c:	ldrh	r0, [r0]
   20a60:	and	r0, r0, #8
   20a64:	cmp	r0, #0
   20a68:	movw	r0, #1
   20a6c:	str	r0, [sp, #4]
   20a70:	bne	20a8c <ftello64@plt+0xf1c4>
   20a74:	ldr	r0, [fp, #-8]
   20a78:	ldrb	r0, [r0]
   20a7c:	cmp	r0, #95	; 0x5f
   20a80:	movw	r0, #0
   20a84:	moveq	r0, #1
   20a88:	str	r0, [sp, #4]
   20a8c:	ldr	r0, [sp, #4]
   20a90:	and	r0, r0, #1
   20a94:	ldr	r1, [fp, #-8]
   20a98:	ldr	r2, [r1, #4]
   20a9c:	and	r0, r0, #1
   20aa0:	lsl	r0, r0, #22
   20aa4:	mvn	r3, #4194304	; 0x400000
   20aa8:	and	r2, r2, r3
   20aac:	orr	r0, r2, r0
   20ab0:	str	r0, [r1, #4]
   20ab4:	ldrb	r0, [fp, #-17]	; 0xffffffef
   20ab8:	sub	r0, r0, #10
   20abc:	cmp	r0, #115	; 0x73
   20ac0:	str	r0, [sp]
   20ac4:	bhi	20ff0 <ftello64@plt+0xf728>
   20ac8:	add	r0, pc, #8
   20acc:	ldr	r1, [sp]
   20ad0:	ldr	r0, [r0, r1, lsl #2]
   20ad4:	mov	pc, r0
   20ad8:	andeq	r0, r2, r8, lsr #25
   20adc:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20ae0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20ae4:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20ae8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20aec:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20af0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20af4:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20af8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20afc:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b00:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b04:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b08:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b0c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b10:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b14:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b18:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b1c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b20:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b24:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b28:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b2c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b30:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b34:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b38:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b3c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b40:	andeq	r0, r2, r0, asr #30
   20b44:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b48:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b4c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b50:	andeq	r0, r2, ip, lsl lr
   20b54:	andeq	r0, r2, r8, asr #28
   20b58:	andeq	r0, r2, r0, lsl sp
   20b5c:	andeq	r0, r2, ip, lsr #26
   20b60:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b64:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b68:	muleq	r2, r0, lr
   20b6c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b70:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b74:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b78:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b7c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b80:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b84:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b88:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b8c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b90:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b94:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b98:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20b9c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20ba0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20ba4:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20ba8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bac:	andeq	r0, r2, r8, ror #26
   20bb0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bb4:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bb8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bbc:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bc0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bc4:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bc8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bcc:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bd0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bd4:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bd8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bdc:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20be0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20be4:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20be8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bec:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bf0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bf4:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bf8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20bfc:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c00:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c04:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c08:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c0c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c10:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c14:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c18:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c1c:	andeq	r0, r2, r4, ror lr
   20c20:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c24:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c28:	andeq	r0, r2, ip, lsr #29
   20c2c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c30:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c34:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c38:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c3c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c40:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c44:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c48:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c4c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c50:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c54:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c58:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c5c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c60:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c64:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c68:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c6c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c70:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c74:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c78:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c7c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c80:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c84:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c88:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c8c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c90:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c94:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c98:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20c9c:	andeq	r0, r2, r4, lsr #27
   20ca0:	ldrdeq	r0, [r2], -r4
   20ca4:	andeq	r0, r2, r0, ror #27
   20ca8:	ldr	r0, [fp, #-16]
   20cac:	and	r0, r0, #2048	; 0x800
   20cb0:	cmp	r0, #0
   20cb4:	beq	20cd0 <ftello64@plt+0xf408>
   20cb8:	ldr	r0, [fp, #-8]
   20cbc:	ldr	r1, [r0, #4]
   20cc0:	mvn	r2, #255	; 0xff
   20cc4:	and	r1, r1, r2
   20cc8:	orr	r1, r1, #10
   20ccc:	str	r1, [r0, #4]
   20cd0:	b	20ff4 <ftello64@plt+0xf72c>
   20cd4:	ldr	r0, [fp, #-16]
   20cd8:	and	r0, r0, #1024	; 0x400
   20cdc:	cmp	r0, #0
   20ce0:	bne	20d0c <ftello64@plt+0xf444>
   20ce4:	ldr	r0, [fp, #-16]
   20ce8:	and	r0, r0, #32768	; 0x8000
   20cec:	cmp	r0, #0
   20cf0:	beq	20d0c <ftello64@plt+0xf444>
   20cf4:	ldr	r0, [fp, #-8]
   20cf8:	ldr	r1, [r0, #4]
   20cfc:	mvn	r2, #255	; 0xff
   20d00:	and	r1, r1, r2
   20d04:	orr	r1, r1, #10
   20d08:	str	r1, [r0, #4]
   20d0c:	b	20ff4 <ftello64@plt+0xf72c>
   20d10:	ldr	r0, [fp, #-8]
   20d14:	ldr	r1, [r0, #4]
   20d18:	mvn	r2, #255	; 0xff
   20d1c:	and	r1, r1, r2
   20d20:	orr	r1, r1, #11
   20d24:	str	r1, [r0, #4]
   20d28:	b	20ff4 <ftello64@plt+0xf72c>
   20d2c:	ldr	r0, [fp, #-16]
   20d30:	and	r0, r0, #1024	; 0x400
   20d34:	cmp	r0, #0
   20d38:	bne	20d64 <ftello64@plt+0xf49c>
   20d3c:	ldr	r0, [fp, #-16]
   20d40:	and	r0, r0, #2
   20d44:	cmp	r0, #0
   20d48:	bne	20d64 <ftello64@plt+0xf49c>
   20d4c:	ldr	r0, [fp, #-8]
   20d50:	ldr	r1, [r0, #4]
   20d54:	mvn	r2, #255	; 0xff
   20d58:	and	r1, r1, r2
   20d5c:	orr	r1, r1, #18
   20d60:	str	r1, [r0, #4]
   20d64:	b	20ff4 <ftello64@plt+0xf72c>
   20d68:	ldr	r0, [fp, #-16]
   20d6c:	and	r0, r0, #1024	; 0x400
   20d70:	cmp	r0, #0
   20d74:	bne	20da0 <ftello64@plt+0xf4d8>
   20d78:	ldr	r0, [fp, #-16]
   20d7c:	and	r0, r0, #2
   20d80:	cmp	r0, #0
   20d84:	bne	20da0 <ftello64@plt+0xf4d8>
   20d88:	ldr	r0, [fp, #-8]
   20d8c:	ldr	r1, [r0, #4]
   20d90:	mvn	r2, #255	; 0xff
   20d94:	and	r1, r1, r2
   20d98:	orr	r1, r1, #19
   20d9c:	str	r1, [r0, #4]
   20da0:	b	20ff4 <ftello64@plt+0xf72c>
   20da4:	ldr	r0, [fp, #-16]
   20da8:	and	r0, r0, #512	; 0x200
   20dac:	cmp	r0, #0
   20db0:	beq	20ddc <ftello64@plt+0xf514>
   20db4:	ldr	r0, [fp, #-16]
   20db8:	and	r0, r0, #4096	; 0x1000
   20dbc:	cmp	r0, #0
   20dc0:	beq	20ddc <ftello64@plt+0xf514>
   20dc4:	ldr	r0, [fp, #-8]
   20dc8:	ldr	r1, [r0, #4]
   20dcc:	mvn	r2, #255	; 0xff
   20dd0:	and	r1, r1, r2
   20dd4:	orr	r1, r1, #23
   20dd8:	str	r1, [r0, #4]
   20ddc:	b	20ff4 <ftello64@plt+0xf72c>
   20de0:	ldr	r0, [fp, #-16]
   20de4:	and	r0, r0, #512	; 0x200
   20de8:	cmp	r0, #0
   20dec:	beq	20e18 <ftello64@plt+0xf550>
   20df0:	ldr	r0, [fp, #-16]
   20df4:	and	r0, r0, #4096	; 0x1000
   20df8:	cmp	r0, #0
   20dfc:	beq	20e18 <ftello64@plt+0xf550>
   20e00:	ldr	r0, [fp, #-8]
   20e04:	ldr	r1, [r0, #4]
   20e08:	mvn	r2, #255	; 0xff
   20e0c:	and	r1, r1, r2
   20e10:	orr	r1, r1, #24
   20e14:	str	r1, [r0, #4]
   20e18:	b	20ff4 <ftello64@plt+0xf72c>
   20e1c:	ldr	r0, [fp, #-16]
   20e20:	and	r0, r0, #8192	; 0x2000
   20e24:	cmp	r0, #0
   20e28:	beq	20e44 <ftello64@plt+0xf57c>
   20e2c:	ldr	r0, [fp, #-8]
   20e30:	ldr	r1, [r0, #4]
   20e34:	mvn	r2, #255	; 0xff
   20e38:	and	r1, r1, r2
   20e3c:	orr	r1, r1, #8
   20e40:	str	r1, [r0, #4]
   20e44:	b	20ff4 <ftello64@plt+0xf72c>
   20e48:	ldr	r0, [fp, #-16]
   20e4c:	and	r0, r0, #8192	; 0x2000
   20e50:	cmp	r0, #0
   20e54:	beq	20e70 <ftello64@plt+0xf5a8>
   20e58:	ldr	r0, [fp, #-8]
   20e5c:	ldr	r1, [r0, #4]
   20e60:	mvn	r2, #255	; 0xff
   20e64:	and	r1, r1, r2
   20e68:	orr	r1, r1, #9
   20e6c:	str	r1, [r0, #4]
   20e70:	b	20ff4 <ftello64@plt+0xf72c>
   20e74:	ldr	r0, [fp, #-8]
   20e78:	ldr	r1, [r0, #4]
   20e7c:	mvn	r2, #255	; 0xff
   20e80:	and	r1, r1, r2
   20e84:	orr	r1, r1, #20
   20e88:	str	r1, [r0, #4]
   20e8c:	b	20ff4 <ftello64@plt+0xf72c>
   20e90:	ldr	r0, [fp, #-8]
   20e94:	ldr	r1, [r0, #4]
   20e98:	mvn	r2, #255	; 0xff
   20e9c:	and	r1, r1, r2
   20ea0:	orr	r1, r1, #5
   20ea4:	str	r1, [r0, #4]
   20ea8:	b	20ff4 <ftello64@plt+0xf72c>
   20eac:	ldr	r0, [pc, #340]	; 21008 <ftello64@plt+0xf740>
   20eb0:	ldr	r1, [fp, #-16]
   20eb4:	and	r0, r1, r0
   20eb8:	cmp	r0, #0
   20ebc:	bne	20f18 <ftello64@plt+0xf650>
   20ec0:	ldr	r0, [fp, #-12]
   20ec4:	ldr	r0, [r0, #40]	; 0x28
   20ec8:	cmp	r0, #0
   20ecc:	beq	20f18 <ftello64@plt+0xf650>
   20ed0:	ldr	r0, [fp, #-12]
   20ed4:	ldr	r0, [r0, #4]
   20ed8:	ldr	r1, [fp, #-12]
   20edc:	ldr	r1, [r1, #40]	; 0x28
   20ee0:	mvn	r2, #0
   20ee4:	add	r1, r1, r2
   20ee8:	add	r0, r0, r1
   20eec:	ldrb	r0, [r0]
   20ef0:	strb	r0, [fp, #-29]	; 0xffffffe3
   20ef4:	ldr	r0, [fp, #-16]
   20ef8:	and	r0, r0, #2048	; 0x800
   20efc:	cmp	r0, #0
   20f00:	beq	20f10 <ftello64@plt+0xf648>
   20f04:	ldrb	r0, [fp, #-29]	; 0xffffffe3
   20f08:	cmp	r0, #10
   20f0c:	beq	20f14 <ftello64@plt+0xf64c>
   20f10:	b	20ff4 <ftello64@plt+0xf72c>
   20f14:	b	20f18 <ftello64@plt+0xf650>
   20f18:	ldr	r0, [fp, #-8]
   20f1c:	ldr	r1, [r0, #4]
   20f20:	mvn	r2, #255	; 0xff
   20f24:	and	r1, r1, r2
   20f28:	orr	r1, r1, #12
   20f2c:	str	r1, [r0, #4]
   20f30:	ldr	r0, [fp, #-8]
   20f34:	movw	r1, #16
   20f38:	str	r1, [r0]
   20f3c:	b	20ff4 <ftello64@plt+0xf72c>
   20f40:	ldr	r0, [fp, #-16]
   20f44:	and	r0, r0, #8
   20f48:	cmp	r0, #0
   20f4c:	bne	20fc8 <ftello64@plt+0xf700>
   20f50:	ldr	r0, [fp, #-12]
   20f54:	ldr	r0, [r0, #40]	; 0x28
   20f58:	add	r0, r0, #1
   20f5c:	ldr	r1, [fp, #-12]
   20f60:	ldr	r1, [r1, #48]	; 0x30
   20f64:	cmp	r0, r1
   20f68:	beq	20fc8 <ftello64@plt+0xf700>
   20f6c:	ldr	r0, [fp, #-12]
   20f70:	ldr	r1, [r0, #40]	; 0x28
   20f74:	add	r1, r1, #1
   20f78:	str	r1, [r0, #40]	; 0x28
   20f7c:	ldr	r1, [fp, #-12]
   20f80:	ldr	r2, [fp, #-16]
   20f84:	add	r0, sp, #24
   20f88:	bl	201a0 <ftello64@plt+0xe8d8>
   20f8c:	ldr	r1, [fp, #-12]
   20f90:	ldr	r2, [r1, #40]	; 0x28
   20f94:	mvn	r3, #0
   20f98:	add	r2, r2, r3
   20f9c:	str	r2, [r1, #40]	; 0x28
   20fa0:	ldr	r1, [sp, #28]
   20fa4:	and	r1, r1, #255	; 0xff
   20fa8:	cmp	r1, #10
   20fac:	beq	20fc4 <ftello64@plt+0xf6fc>
   20fb0:	ldr	r0, [sp, #28]
   20fb4:	and	r0, r0, #255	; 0xff
   20fb8:	cmp	r0, #9
   20fbc:	beq	20fc4 <ftello64@plt+0xf6fc>
   20fc0:	b	20ff4 <ftello64@plt+0xf72c>
   20fc4:	b	20fc8 <ftello64@plt+0xf700>
   20fc8:	ldr	r0, [fp, #-8]
   20fcc:	ldr	r1, [r0, #4]
   20fd0:	mvn	r2, #255	; 0xff
   20fd4:	and	r1, r1, r2
   20fd8:	orr	r1, r1, #12
   20fdc:	str	r1, [r0, #4]
   20fe0:	ldr	r0, [fp, #-8]
   20fe4:	movw	r1, #32
   20fe8:	str	r1, [r0]
   20fec:	b	20ff4 <ftello64@plt+0xf72c>
   20ff0:	b	20ff4 <ftello64@plt+0xf72c>
   20ff4:	movw	r0, #1
   20ff8:	str	r0, [fp, #-4]
   20ffc:	ldr	r0, [fp, #-4]
   21000:	mov	sp, fp
   21004:	pop	{fp, pc}
   21008:	addeq	r0, r0, r8
   2100c:	sub	sp, sp, #20
   21010:	str	r0, [sp, #12]
   21014:	str	r1, [sp, #8]
   21018:	ldr	r0, [sp, #12]
   2101c:	ldrsb	r0, [r0, #75]	; 0x4b
   21020:	cmp	r0, #0
   21024:	movw	r0, #0
   21028:	movne	r0, #1
   2102c:	mvn	r1, #0
   21030:	eor	r0, r0, r1
   21034:	tst	r0, #1
   21038:	beq	21064 <ftello64@plt+0xf79c>
   2103c:	ldr	r0, [sp, #12]
   21040:	ldr	r0, [r0, #4]
   21044:	ldr	r1, [sp, #12]
   21048:	ldr	r1, [r1, #40]	; 0x28
   2104c:	ldr	r2, [sp, #8]
   21050:	add	r1, r1, r2
   21054:	add	r0, r0, r1
   21058:	ldrb	r0, [r0]
   2105c:	strb	r0, [sp, #19]
   21060:	b	211c0 <ftello64@plt+0xf8f8>
   21064:	ldr	r0, [sp, #12]
   21068:	ldr	r0, [r0, #80]	; 0x50
   2106c:	cmp	r0, #1
   21070:	ble	2110c <ftello64@plt+0xf844>
   21074:	ldr	r0, [sp, #12]
   21078:	ldr	r1, [r0, #8]
   2107c:	ldr	r0, [r0, #40]	; 0x28
   21080:	ldr	r2, [sp, #8]
   21084:	add	r0, r0, r2
   21088:	add	r0, r1, r0, lsl #2
   2108c:	ldr	r0, [r0]
   21090:	cmn	r0, #1
   21094:	beq	210e4 <ftello64@plt+0xf81c>
   21098:	ldr	r0, [sp, #12]
   2109c:	ldr	r0, [r0, #28]
   210a0:	ldr	r1, [sp, #12]
   210a4:	ldr	r1, [r1, #40]	; 0x28
   210a8:	ldr	r2, [sp, #8]
   210ac:	add	r1, r1, r2
   210b0:	add	r1, r1, #1
   210b4:	cmp	r0, r1
   210b8:	beq	2110c <ftello64@plt+0xf844>
   210bc:	ldr	r0, [sp, #12]
   210c0:	ldr	r1, [r0, #8]
   210c4:	ldr	r0, [r0, #40]	; 0x28
   210c8:	ldr	r2, [sp, #8]
   210cc:	add	r0, r0, r2
   210d0:	add	r0, r0, #1
   210d4:	add	r0, r1, r0, lsl #2
   210d8:	ldr	r0, [r0]
   210dc:	cmn	r0, #1
   210e0:	bne	2110c <ftello64@plt+0xf844>
   210e4:	ldr	r0, [sp, #12]
   210e8:	ldr	r0, [r0, #4]
   210ec:	ldr	r1, [sp, #12]
   210f0:	ldr	r1, [r1, #40]	; 0x28
   210f4:	ldr	r2, [sp, #8]
   210f8:	add	r1, r1, r2
   210fc:	add	r0, r0, r1
   21100:	ldrb	r0, [r0]
   21104:	strb	r0, [sp, #19]
   21108:	b	211c0 <ftello64@plt+0xf8f8>
   2110c:	ldr	r0, [sp, #12]
   21110:	ldr	r0, [r0, #40]	; 0x28
   21114:	ldr	r1, [sp, #8]
   21118:	add	r0, r0, r1
   2111c:	str	r0, [sp]
   21120:	ldr	r0, [sp, #12]
   21124:	ldrsb	r0, [r0, #76]	; 0x4c
   21128:	cmp	r0, #0
   2112c:	beq	21148 <ftello64@plt+0xf880>
   21130:	ldr	r0, [sp, #12]
   21134:	ldr	r0, [r0, #12]
   21138:	ldr	r1, [sp]
   2113c:	add	r0, r0, r1, lsl #2
   21140:	ldr	r0, [r0]
   21144:	str	r0, [sp]
   21148:	ldr	r0, [sp, #12]
   2114c:	ldr	r0, [r0]
   21150:	ldr	r1, [sp, #12]
   21154:	ldr	r1, [r1, #24]
   21158:	ldr	r2, [sp]
   2115c:	add	r1, r1, r2
   21160:	add	r0, r0, r1
   21164:	ldrb	r0, [r0]
   21168:	str	r0, [sp, #4]
   2116c:	ldr	r0, [sp, #12]
   21170:	ldrb	r0, [r0, #76]	; 0x4c
   21174:	cmp	r0, #0
   21178:	beq	211b8 <ftello64@plt+0xf8f0>
   2117c:	ldr	r0, [sp, #4]
   21180:	mvn	r1, #127	; 0x7f
   21184:	and	r0, r0, r1
   21188:	cmp	r0, #0
   2118c:	beq	211b8 <ftello64@plt+0xf8f0>
   21190:	ldr	r0, [sp, #12]
   21194:	ldr	r0, [r0, #4]
   21198:	ldr	r1, [sp, #12]
   2119c:	ldr	r1, [r1, #40]	; 0x28
   211a0:	ldr	r2, [sp, #8]
   211a4:	add	r1, r1, r2
   211a8:	add	r0, r0, r1
   211ac:	ldrb	r0, [r0]
   211b0:	strb	r0, [sp, #19]
   211b4:	b	211c0 <ftello64@plt+0xf8f8>
   211b8:	ldr	r0, [sp, #4]
   211bc:	strb	r0, [sp, #19]
   211c0:	ldrb	r0, [sp, #19]
   211c4:	add	sp, sp, #20
   211c8:	bx	lr
   211cc:	sub	sp, sp, #12
   211d0:	str	r0, [sp, #4]
   211d4:	str	r1, [sp]
   211d8:	ldr	r0, [sp, #4]
   211dc:	ldr	r0, [r0, #80]	; 0x50
   211e0:	cmp	r0, #1
   211e4:	bne	21204 <ftello64@plt+0xf93c>
   211e8:	ldr	r0, [sp, #4]
   211ec:	ldr	r0, [r0, #4]
   211f0:	ldr	r1, [sp]
   211f4:	add	r0, r0, r1
   211f8:	ldrb	r0, [r0]
   211fc:	str	r0, [sp, #8]
   21200:	b	2121c <ftello64@plt+0xf954>
   21204:	ldr	r0, [sp, #4]
   21208:	ldr	r0, [r0, #8]
   2120c:	ldr	r1, [sp]
   21210:	add	r0, r0, r1, lsl #2
   21214:	ldr	r0, [r0]
   21218:	str	r0, [sp, #8]
   2121c:	ldr	r0, [sp, #8]
   21220:	add	sp, sp, #12
   21224:	bx	lr
   21228:	push	{r4, r5, fp, lr}
   2122c:	add	fp, sp, #8
   21230:	sub	sp, sp, #72	; 0x48
   21234:	ldr	ip, [fp, #12]
   21238:	ldr	lr, [fp, #8]
   2123c:	str	r0, [fp, #-16]
   21240:	str	r1, [fp, #-20]	; 0xffffffec
   21244:	str	r2, [fp, #-24]	; 0xffffffe8
   21248:	str	r3, [fp, #-28]	; 0xffffffe4
   2124c:	ldr	r0, [fp, #-20]	; 0xffffffec
   21250:	ldr	r0, [r0]
   21254:	str	r0, [sp, #40]	; 0x28
   21258:	ldr	r0, [fp, #-16]
   2125c:	ldr	r1, [fp, #-20]	; 0xffffffec
   21260:	ldr	r2, [fp, #-24]	; 0xffffffe8
   21264:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21268:	ldr	r4, [fp, #8]
   2126c:	ldr	r5, [fp, #12]
   21270:	str	r4, [sp]
   21274:	str	r5, [sp, #4]
   21278:	str	ip, [sp, #32]
   2127c:	str	lr, [sp, #28]
   21280:	bl	21650 <ftello64@plt+0xfd88>
   21284:	str	r0, [fp, #-32]	; 0xffffffe0
   21288:	ldr	r0, [fp, #12]
   2128c:	ldr	r0, [r0]
   21290:	cmp	r0, #0
   21294:	movw	r0, #0
   21298:	str	r0, [sp, #24]
   2129c:	beq	212b8 <ftello64@plt+0xf9f0>
   212a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   212a4:	movw	r1, #0
   212a8:	cmp	r0, r1
   212ac:	movw	r0, #0
   212b0:	moveq	r0, #1
   212b4:	str	r0, [sp, #24]
   212b8:	ldr	r0, [sp, #24]
   212bc:	tst	r0, #1
   212c0:	beq	212d0 <ftello64@plt+0xfa08>
   212c4:	movw	r0, #0
   212c8:	str	r0, [fp, #-12]
   212cc:	b	214a8 <ftello64@plt+0xfbe0>
   212d0:	b	212d4 <ftello64@plt+0xfa0c>
   212d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   212d8:	ldr	r0, [r0, #4]
   212dc:	and	r0, r0, #255	; 0xff
   212e0:	cmp	r0, #10
   212e4:	movw	r0, #0
   212e8:	str	r0, [sp, #20]
   212ec:	beq	21344 <ftello64@plt+0xfa7c>
   212f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   212f4:	ldr	r0, [r0, #4]
   212f8:	and	r0, r0, #255	; 0xff
   212fc:	cmp	r0, #2
   21300:	movw	r0, #0
   21304:	str	r0, [sp, #20]
   21308:	beq	21344 <ftello64@plt+0xfa7c>
   2130c:	ldr	r0, [fp, #8]
   21310:	cmp	r0, #0
   21314:	movw	r0, #1
   21318:	str	r0, [sp, #16]
   2131c:	beq	2133c <ftello64@plt+0xfa74>
   21320:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21324:	ldr	r0, [r0, #4]
   21328:	and	r0, r0, #255	; 0xff
   2132c:	cmp	r0, #9
   21330:	movw	r0, #0
   21334:	movne	r0, #1
   21338:	str	r0, [sp, #16]
   2133c:	ldr	r0, [sp, #16]
   21340:	str	r0, [sp, #20]
   21344:	ldr	r0, [sp, #20]
   21348:	tst	r0, #1
   2134c:	beq	214a0 <ftello64@plt+0xfbd8>
   21350:	ldr	r0, [fp, #-16]
   21354:	ldr	r1, [fp, #-20]	; 0xffffffec
   21358:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2135c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21360:	ldr	ip, [fp, #8]
   21364:	ldr	lr, [fp, #12]
   21368:	str	ip, [sp]
   2136c:	str	lr, [sp, #4]
   21370:	bl	21650 <ftello64@plt+0xfd88>
   21374:	str	r0, [fp, #-36]	; 0xffffffdc
   21378:	ldr	r0, [fp, #12]
   2137c:	ldr	r0, [r0]
   21380:	cmp	r0, #0
   21384:	movw	r0, #0
   21388:	str	r0, [sp, #12]
   2138c:	beq	213a8 <ftello64@plt+0xfae0>
   21390:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21394:	movw	r1, #0
   21398:	cmp	r0, r1
   2139c:	movw	r0, #0
   213a0:	moveq	r0, #1
   213a4:	str	r0, [sp, #12]
   213a8:	ldr	r0, [sp, #12]
   213ac:	tst	r0, #1
   213b0:	beq	213e4 <ftello64@plt+0xfb1c>
   213b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   213b8:	movw	r1, #0
   213bc:	cmp	r0, r1
   213c0:	beq	213d8 <ftello64@plt+0xfb10>
   213c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   213c8:	movw	r1, #5668	; 0x1624
   213cc:	movt	r1, #2
   213d0:	movw	r2, #0
   213d4:	bl	214b4 <ftello64@plt+0xfbec>
   213d8:	movw	r0, #0
   213dc:	str	r0, [fp, #-12]
   213e0:	b	214a8 <ftello64@plt+0xfbe0>
   213e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   213e8:	movw	r1, #0
   213ec:	cmp	r0, r1
   213f0:	beq	21480 <ftello64@plt+0xfbb8>
   213f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   213f8:	movw	r1, #0
   213fc:	cmp	r0, r1
   21400:	beq	21480 <ftello64@plt+0xfbb8>
   21404:	ldr	r0, [sp, #40]	; 0x28
   21408:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2140c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   21410:	movw	r3, #16
   21414:	bl	200c4 <ftello64@plt+0xe7fc>
   21418:	str	r0, [sp, #36]	; 0x24
   2141c:	ldr	r0, [sp, #36]	; 0x24
   21420:	movw	r1, #0
   21424:	cmp	r0, r1
   21428:	bne	21474 <ftello64@plt+0xfbac>
   2142c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21430:	movw	r1, #5668	; 0x1624
   21434:	movt	r1, #2
   21438:	movw	r2, #0
   2143c:	bl	214b4 <ftello64@plt+0xfbec>
   21440:	ldr	r1, [fp, #-32]	; 0xffffffe0
   21444:	str	r0, [sp, #8]
   21448:	mov	r0, r1
   2144c:	movw	r1, #5668	; 0x1624
   21450:	movt	r1, #2
   21454:	movw	r2, #0
   21458:	bl	214b4 <ftello64@plt+0xfbec>
   2145c:	ldr	r1, [fp, #12]
   21460:	movw	r2, #12
   21464:	str	r2, [r1]
   21468:	movw	r1, #0
   2146c:	str	r1, [fp, #-12]
   21470:	b	214a8 <ftello64@plt+0xfbe0>
   21474:	ldr	r0, [sp, #36]	; 0x24
   21478:	str	r0, [fp, #-32]	; 0xffffffe0
   2147c:	b	2149c <ftello64@plt+0xfbd4>
   21480:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21484:	movw	r1, #0
   21488:	cmp	r0, r1
   2148c:	bne	21498 <ftello64@plt+0xfbd0>
   21490:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21494:	str	r0, [fp, #-32]	; 0xffffffe0
   21498:	b	2149c <ftello64@plt+0xfbd4>
   2149c:	b	212d4 <ftello64@plt+0xfa0c>
   214a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   214a4:	str	r0, [fp, #-12]
   214a8:	ldr	r0, [fp, #-12]
   214ac:	sub	sp, fp, #8
   214b0:	pop	{r4, r5, fp, pc}
   214b4:	push	{fp, lr}
   214b8:	mov	fp, sp
   214bc:	sub	sp, sp, #40	; 0x28
   214c0:	str	r0, [fp, #-8]
   214c4:	str	r1, [fp, #-12]
   214c8:	str	r2, [fp, #-16]
   214cc:	ldr	r0, [fp, #-8]
   214d0:	str	r0, [sp, #20]
   214d4:	b	214d8 <ftello64@plt+0xfc10>
   214d8:	ldr	r0, [sp, #20]
   214dc:	ldr	r0, [r0, #4]
   214e0:	movw	r1, #0
   214e4:	cmp	r0, r1
   214e8:	movw	r0, #1
   214ec:	str	r0, [sp, #8]
   214f0:	bne	21510 <ftello64@plt+0xfc48>
   214f4:	ldr	r0, [sp, #20]
   214f8:	ldr	r0, [r0, #8]
   214fc:	movw	r1, #0
   21500:	cmp	r0, r1
   21504:	movw	r0, #0
   21508:	movne	r0, #1
   2150c:	str	r0, [sp, #8]
   21510:	ldr	r0, [sp, #8]
   21514:	tst	r0, #1
   21518:	beq	21550 <ftello64@plt+0xfc88>
   2151c:	ldr	r0, [sp, #20]
   21520:	ldr	r0, [r0, #4]
   21524:	movw	r1, #0
   21528:	cmp	r0, r1
   2152c:	beq	21540 <ftello64@plt+0xfc78>
   21530:	ldr	r0, [sp, #20]
   21534:	ldr	r0, [r0, #4]
   21538:	str	r0, [sp, #20]
   2153c:	b	2154c <ftello64@plt+0xfc84>
   21540:	ldr	r0, [sp, #20]
   21544:	ldr	r0, [r0, #8]
   21548:	str	r0, [sp, #20]
   2154c:	b	214d8 <ftello64@plt+0xfc10>
   21550:	b	21554 <ftello64@plt+0xfc8c>
   21554:	ldr	r0, [fp, #-12]
   21558:	ldr	r1, [fp, #-16]
   2155c:	ldr	r2, [sp, #20]
   21560:	str	r0, [sp, #4]
   21564:	mov	r0, r1
   21568:	mov	r1, r2
   2156c:	ldr	r2, [sp, #4]
   21570:	blx	r2
   21574:	str	r0, [sp, #12]
   21578:	ldr	r0, [sp, #12]
   2157c:	cmp	r0, #0
   21580:	beq	21590 <ftello64@plt+0xfcc8>
   21584:	ldr	r0, [sp, #12]
   21588:	str	r0, [fp, #-4]
   2158c:	b	21618 <ftello64@plt+0xfd50>
   21590:	ldr	r0, [sp, #20]
   21594:	ldr	r0, [r0]
   21598:	movw	r1, #0
   2159c:	cmp	r0, r1
   215a0:	bne	215b0 <ftello64@plt+0xfce8>
   215a4:	movw	r0, #0
   215a8:	str	r0, [fp, #-4]
   215ac:	b	21618 <ftello64@plt+0xfd50>
   215b0:	ldr	r0, [sp, #20]
   215b4:	str	r0, [sp, #16]
   215b8:	ldr	r0, [sp, #20]
   215bc:	ldr	r0, [r0]
   215c0:	str	r0, [sp, #20]
   215c4:	ldr	r0, [sp, #20]
   215c8:	ldr	r0, [r0, #8]
   215cc:	ldr	r1, [sp, #16]
   215d0:	cmp	r0, r1
   215d4:	movw	r0, #1
   215d8:	str	r0, [sp]
   215dc:	beq	215fc <ftello64@plt+0xfd34>
   215e0:	ldr	r0, [sp, #20]
   215e4:	ldr	r0, [r0, #8]
   215e8:	movw	r1, #0
   215ec:	cmp	r0, r1
   215f0:	movw	r0, #0
   215f4:	moveq	r0, #1
   215f8:	str	r0, [sp]
   215fc:	ldr	r0, [sp]
   21600:	tst	r0, #1
   21604:	bne	21554 <ftello64@plt+0xfc8c>
   21608:	ldr	r0, [sp, #20]
   2160c:	ldr	r0, [r0, #8]
   21610:	str	r0, [sp, #20]
   21614:	b	214d4 <ftello64@plt+0xfc0c>
   21618:	ldr	r0, [fp, #-4]
   2161c:	mov	sp, fp
   21620:	pop	{fp, pc}
   21624:	push	{fp, lr}
   21628:	mov	fp, sp
   2162c:	sub	sp, sp, #8
   21630:	str	r0, [sp, #4]
   21634:	str	r1, [sp]
   21638:	ldr	r0, [sp]
   2163c:	add	r0, r0, #20
   21640:	bl	1d5dc <ftello64@plt+0xbd14>
   21644:	movw	r0, #0
   21648:	mov	sp, fp
   2164c:	pop	{fp, pc}
   21650:	push	{fp, lr}
   21654:	mov	fp, sp
   21658:	sub	sp, sp, #152	; 0x98
   2165c:	ldr	ip, [fp, #12]
   21660:	ldr	lr, [fp, #8]
   21664:	str	r0, [fp, #-8]
   21668:	str	r1, [fp, #-12]
   2166c:	str	r2, [fp, #-16]
   21670:	str	r3, [fp, #-20]	; 0xffffffec
   21674:	ldr	r0, [fp, #-12]
   21678:	ldr	r0, [r0]
   2167c:	str	r0, [fp, #-24]	; 0xffffffe8
   21680:	ldr	r0, [fp, #-16]
   21684:	ldrb	r0, [r0, #4]
   21688:	sub	r0, r0, #1
   2168c:	str	r0, [fp, #-48]	; 0xffffffd0
   21690:	add	r0, pc, #8
   21694:	ldr	r1, [fp, #-48]	; 0xffffffd0
   21698:	ldr	r0, [r0, r1, lsl #2]
   2169c:	mov	pc, r0
   216a0:	andeq	r1, r2, r0, lsr r7
   216a4:	andeq	r1, r2, r0, asr pc
   216a8:	andeq	r1, r2, r4, ror pc
   216ac:	muleq	r2, r0, r9
   216b0:	andeq	r1, r2, r0, lsl #27
   216b4:	andeq	r1, r2, r4, ror pc
   216b8:	andeq	r1, r2, r4, ror pc
   216bc:	andeq	r1, r2, ip, lsr #17
   216c0:	andeq	r1, r2, r4, lsl #22
   216c4:	andeq	r1, r2, r0, asr pc
   216c8:	andeq	r1, r2, r8, lsl #21
   216cc:	andeq	r1, r2, r4, lsr #23
   216d0:	andeq	r1, r2, r4, ror pc
   216d4:	andeq	r1, r2, r4, ror pc
   216d8:	andeq	r1, r2, r4, ror pc
   216dc:	andeq	r1, r2, r4, ror pc
   216e0:	andeq	r1, r2, r4, ror pc
   216e4:	andeq	r1, r2, r8, lsl #21
   216e8:	andeq	r1, r2, r8, lsl #21
   216ec:	andeq	r1, r2, r4, lsr #18
   216f0:	andeq	r1, r2, r4, ror pc
   216f4:	andeq	r1, r2, r4, ror pc
   216f8:	andeq	r1, r2, ip, asr sl
   216fc:	andeq	r1, r2, r4, asr #22
   21700:	andeq	r1, r2, r4, ror pc
   21704:	andeq	r1, r2, r4, ror pc
   21708:	andeq	r1, r2, r4, ror pc
   2170c:	andeq	r1, r2, r4, ror pc
   21710:	andeq	r1, r2, r4, ror pc
   21714:	andeq	r1, r2, r4, ror pc
   21718:	andeq	r1, r2, r4, ror pc
   2171c:	strdeq	r1, [r2], -r0
   21720:	strdeq	r1, [r2], -r0
   21724:	andeq	r1, r2, r0, lsr #29
   21728:	andeq	r1, r2, r0, lsr #29
   2172c:	andeq	r1, r2, ip, asr pc
   21730:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21734:	ldr	r3, [fp, #-16]
   21738:	movw	r1, #0
   2173c:	str	r1, [fp, #-52]	; 0xffffffcc
   21740:	ldr	r2, [fp, #-52]	; 0xffffffcc
   21744:	bl	22128 <ftello64@plt+0x10860>
   21748:	str	r0, [fp, #-28]	; 0xffffffe4
   2174c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21750:	movw	r1, #0
   21754:	cmp	r0, r1
   21758:	bne	21774 <ftello64@plt+0xfeac>
   2175c:	ldr	r0, [fp, #12]
   21760:	movw	r1, #12
   21764:	str	r1, [r0]
   21768:	movw	r0, #0
   2176c:	str	r0, [fp, #-4]
   21770:	b	2211c <ftello64@plt+0x10854>
   21774:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21778:	ldr	r0, [r0, #92]	; 0x5c
   2177c:	cmp	r0, #1
   21780:	ble	218a8 <ftello64@plt+0xffe0>
   21784:	b	21788 <ftello64@plt+0xfec0>
   21788:	ldr	r0, [fp, #-8]
   2178c:	ldr	r0, [r0, #56]	; 0x38
   21790:	ldr	r1, [fp, #-8]
   21794:	ldr	r1, [r1, #40]	; 0x28
   21798:	cmp	r0, r1
   2179c:	movw	r0, #0
   217a0:	str	r0, [fp, #-56]	; 0xffffffc8
   217a4:	ble	217fc <ftello64@plt+0xff34>
   217a8:	ldr	r0, [fp, #-8]
   217ac:	ldr	r0, [r0, #40]	; 0x28
   217b0:	ldr	r1, [fp, #-8]
   217b4:	ldr	r1, [r1, #28]
   217b8:	cmp	r0, r1
   217bc:	movw	r0, #1
   217c0:	str	r0, [fp, #-60]	; 0xffffffc4
   217c4:	beq	217ec <ftello64@plt+0xff24>
   217c8:	ldr	r0, [fp, #-8]
   217cc:	ldr	r1, [r0, #8]
   217d0:	ldr	r0, [r0, #40]	; 0x28
   217d4:	add	r0, r1, r0, lsl #2
   217d8:	ldr	r0, [r0]
   217dc:	cmn	r0, #1
   217e0:	movw	r0, #0
   217e4:	movne	r0, #1
   217e8:	str	r0, [fp, #-60]	; 0xffffffc4
   217ec:	ldr	r0, [fp, #-60]	; 0xffffffc4
   217f0:	mvn	r1, #0
   217f4:	eor	r0, r0, r1
   217f8:	str	r0, [fp, #-56]	; 0xffffffc8
   217fc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   21800:	tst	r0, #1
   21804:	beq	218a4 <ftello64@plt+0xffdc>
   21808:	ldr	r0, [fp, #-16]
   2180c:	ldr	r1, [fp, #-8]
   21810:	ldr	r2, [fp, #-20]	; 0xffffffec
   21814:	bl	1fe30 <ftello64@plt+0xe568>
   21818:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2181c:	ldr	r3, [fp, #-16]
   21820:	movw	r1, #0
   21824:	str	r1, [fp, #-64]	; 0xffffffc0
   21828:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2182c:	bl	22128 <ftello64@plt+0x10860>
   21830:	str	r0, [fp, #-32]	; 0xffffffe0
   21834:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21838:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2183c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   21840:	movw	r3, #16
   21844:	bl	200c4 <ftello64@plt+0xe7fc>
   21848:	str	r0, [fp, #-28]	; 0xffffffe4
   2184c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21850:	movw	r1, #0
   21854:	cmp	r0, r1
   21858:	movw	r0, #1
   2185c:	str	r0, [fp, #-68]	; 0xffffffbc
   21860:	beq	2187c <ftello64@plt+0xffb4>
   21864:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21868:	movw	r1, #0
   2186c:	cmp	r0, r1
   21870:	movw	r0, #0
   21874:	moveq	r0, #1
   21878:	str	r0, [fp, #-68]	; 0xffffffbc
   2187c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   21880:	tst	r0, #1
   21884:	beq	218a0 <ftello64@plt+0xffd8>
   21888:	ldr	r0, [fp, #12]
   2188c:	movw	r1, #12
   21890:	str	r1, [r0]
   21894:	movw	r0, #0
   21898:	str	r0, [fp, #-4]
   2189c:	b	2211c <ftello64@plt+0x10854>
   218a0:	b	21788 <ftello64@plt+0xfec0>
   218a4:	b	218a8 <ftello64@plt+0xffe0>
   218a8:	b	21f74 <ftello64@plt+0x106ac>
   218ac:	ldr	r0, [fp, #-8]
   218b0:	ldr	r1, [fp, #-12]
   218b4:	ldr	r2, [fp, #-16]
   218b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   218bc:	ldr	ip, [fp, #8]
   218c0:	add	ip, ip, #1
   218c4:	ldr	lr, [fp, #12]
   218c8:	str	ip, [sp]
   218cc:	str	lr, [sp, #4]
   218d0:	bl	2228c <ftello64@plt+0x109c4>
   218d4:	str	r0, [fp, #-28]	; 0xffffffe4
   218d8:	ldr	r0, [fp, #12]
   218dc:	ldr	r0, [r0]
   218e0:	cmp	r0, #0
   218e4:	movw	r0, #0
   218e8:	str	r0, [fp, #-72]	; 0xffffffb8
   218ec:	beq	21908 <ftello64@plt+0x10040>
   218f0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   218f4:	movw	r1, #0
   218f8:	cmp	r0, r1
   218fc:	movw	r0, #0
   21900:	moveq	r0, #1
   21904:	str	r0, [fp, #-72]	; 0xffffffb8
   21908:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2190c:	tst	r0, #1
   21910:	beq	21920 <ftello64@plt+0x10058>
   21914:	movw	r0, #0
   21918:	str	r0, [fp, #-4]
   2191c:	b	2211c <ftello64@plt+0x10854>
   21920:	b	21f74 <ftello64@plt+0x106ac>
   21924:	ldr	r0, [fp, #-8]
   21928:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2192c:	ldr	r2, [fp, #-16]
   21930:	ldr	r3, [fp, #-20]	; 0xffffffec
   21934:	ldr	ip, [fp, #12]
   21938:	str	ip, [sp]
   2193c:	bl	2244c <ftello64@plt+0x10b84>
   21940:	str	r0, [fp, #-28]	; 0xffffffe4
   21944:	ldr	r0, [fp, #12]
   21948:	ldr	r0, [r0]
   2194c:	cmp	r0, #0
   21950:	movw	r0, #0
   21954:	str	r0, [sp, #76]	; 0x4c
   21958:	beq	21974 <ftello64@plt+0x100ac>
   2195c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21960:	movw	r1, #0
   21964:	cmp	r0, r1
   21968:	movw	r0, #0
   2196c:	moveq	r0, #1
   21970:	str	r0, [sp, #76]	; 0x4c
   21974:	ldr	r0, [sp, #76]	; 0x4c
   21978:	tst	r0, #1
   2197c:	beq	2198c <ftello64@plt+0x100c4>
   21980:	movw	r0, #0
   21984:	str	r0, [fp, #-4]
   21988:	b	2211c <ftello64@plt+0x10854>
   2198c:	b	21f74 <ftello64@plt+0x106ac>
   21990:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21994:	ldr	r0, [r0, #84]	; 0x54
   21998:	ldr	r1, [fp, #-16]
   2199c:	ldr	r1, [r1]
   219a0:	movw	r2, #1
   219a4:	lsl	r1, r2, r1
   219a8:	and	r0, r0, r1
   219ac:	cmp	r0, #0
   219b0:	bne	219cc <ftello64@plt+0x10104>
   219b4:	ldr	r0, [fp, #12]
   219b8:	movw	r1, #6
   219bc:	str	r1, [r0]
   219c0:	movw	r0, #0
   219c4:	str	r0, [fp, #-4]
   219c8:	b	2211c <ftello64@plt+0x10854>
   219cc:	ldr	r0, [fp, #-16]
   219d0:	ldr	r0, [r0]
   219d4:	movw	r1, #1
   219d8:	lsl	r0, r1, r0
   219dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   219e0:	ldr	r2, [r1, #80]	; 0x50
   219e4:	orr	r0, r2, r0
   219e8:	str	r0, [r1, #80]	; 0x50
   219ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   219f0:	ldr	r3, [fp, #-16]
   219f4:	movw	r1, #0
   219f8:	str	r1, [sp, #72]	; 0x48
   219fc:	ldr	r2, [sp, #72]	; 0x48
   21a00:	bl	22128 <ftello64@plt+0x10860>
   21a04:	str	r0, [fp, #-28]	; 0xffffffe4
   21a08:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21a0c:	movw	r1, #0
   21a10:	cmp	r0, r1
   21a14:	bne	21a30 <ftello64@plt+0x10168>
   21a18:	ldr	r0, [fp, #12]
   21a1c:	movw	r1, #12
   21a20:	str	r1, [r0]
   21a24:	movw	r0, #0
   21a28:	str	r0, [fp, #-4]
   21a2c:	b	2211c <ftello64@plt+0x10854>
   21a30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21a34:	ldr	r1, [r0, #76]	; 0x4c
   21a38:	add	r1, r1, #1
   21a3c:	str	r1, [r0, #76]	; 0x4c
   21a40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21a44:	ldrb	r1, [r0, #88]	; 0x58
   21a48:	bic	r1, r1, #2
   21a4c:	movw	r2, #2
   21a50:	orr	r1, r1, r2
   21a54:	strb	r1, [r0, #88]	; 0x58
   21a58:	b	21f74 <ftello64@plt+0x106ac>
   21a5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   21a60:	and	r0, r0, #16777216	; 0x1000000
   21a64:	cmp	r0, #0
   21a68:	beq	21a84 <ftello64@plt+0x101bc>
   21a6c:	ldr	r0, [fp, #12]
   21a70:	movw	r1, #13
   21a74:	str	r1, [r0]
   21a78:	movw	r0, #0
   21a7c:	str	r0, [fp, #-4]
   21a80:	b	2211c <ftello64@plt+0x10854>
   21a84:	b	21a88 <ftello64@plt+0x101c0>
   21a88:	ldr	r0, [fp, #-20]	; 0xffffffec
   21a8c:	and	r0, r0, #32
   21a90:	cmp	r0, #0
   21a94:	beq	21ab0 <ftello64@plt+0x101e8>
   21a98:	ldr	r0, [fp, #12]
   21a9c:	movw	r1, #13
   21aa0:	str	r1, [r0]
   21aa4:	movw	r0, #0
   21aa8:	str	r0, [fp, #-4]
   21aac:	b	2211c <ftello64@plt+0x10854>
   21ab0:	ldr	r0, [fp, #-20]	; 0xffffffec
   21ab4:	and	r0, r0, #16
   21ab8:	cmp	r0, #0
   21abc:	beq	21afc <ftello64@plt+0x10234>
   21ac0:	ldr	r0, [fp, #-16]
   21ac4:	ldr	r1, [fp, #-8]
   21ac8:	ldr	r2, [fp, #-20]	; 0xffffffec
   21acc:	bl	1fe30 <ftello64@plt+0xe568>
   21ad0:	ldr	r0, [fp, #-8]
   21ad4:	ldr	r1, [fp, #-12]
   21ad8:	ldr	r2, [fp, #-16]
   21adc:	ldr	r3, [fp, #-20]	; 0xffffffec
   21ae0:	ldr	ip, [fp, #8]
   21ae4:	ldr	lr, [fp, #12]
   21ae8:	str	ip, [sp]
   21aec:	str	lr, [sp, #4]
   21af0:	bl	21650 <ftello64@plt+0xfd88>
   21af4:	str	r0, [fp, #-4]
   21af8:	b	2211c <ftello64@plt+0x10854>
   21afc:	b	21b00 <ftello64@plt+0x10238>
   21b00:	b	21b04 <ftello64@plt+0x1023c>
   21b04:	ldr	r0, [fp, #-16]
   21b08:	ldr	r0, [r0, #4]
   21b0c:	and	r0, r0, #255	; 0xff
   21b10:	cmp	r0, #9
   21b14:	bne	21b40 <ftello64@plt+0x10278>
   21b18:	ldr	r0, [fp, #-20]	; 0xffffffec
   21b1c:	and	r0, r0, #131072	; 0x20000
   21b20:	cmp	r0, #0
   21b24:	bne	21b40 <ftello64@plt+0x10278>
   21b28:	ldr	r0, [fp, #12]
   21b2c:	movw	r1, #16
   21b30:	str	r1, [r0]
   21b34:	movw	r0, #0
   21b38:	str	r0, [fp, #-4]
   21b3c:	b	2211c <ftello64@plt+0x10854>
   21b40:	b	21b44 <ftello64@plt+0x1027c>
   21b44:	ldr	r0, [fp, #-16]
   21b48:	ldr	r1, [r0, #4]
   21b4c:	mvn	r2, #255	; 0xff
   21b50:	and	r1, r1, r2
   21b54:	orr	r1, r1, #1
   21b58:	str	r1, [r0, #4]
   21b5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21b60:	ldr	r3, [fp, #-16]
   21b64:	movw	r1, #0
   21b68:	str	r1, [sp, #68]	; 0x44
   21b6c:	ldr	r2, [sp, #68]	; 0x44
   21b70:	bl	22128 <ftello64@plt+0x10860>
   21b74:	str	r0, [fp, #-28]	; 0xffffffe4
   21b78:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21b7c:	movw	r1, #0
   21b80:	cmp	r0, r1
   21b84:	bne	21ba0 <ftello64@plt+0x102d8>
   21b88:	ldr	r0, [fp, #12]
   21b8c:	movw	r1, #12
   21b90:	str	r1, [r0]
   21b94:	movw	r0, #0
   21b98:	str	r0, [fp, #-4]
   21b9c:	b	2211c <ftello64@plt+0x10854>
   21ba0:	b	21f74 <ftello64@plt+0x106ac>
   21ba4:	ldr	r0, [fp, #-16]
   21ba8:	ldr	r0, [r0]
   21bac:	movw	r1, #783	; 0x30f
   21bb0:	and	r0, r0, r1
   21bb4:	cmp	r0, #0
   21bb8:	beq	21bdc <ftello64@plt+0x10314>
   21bbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21bc0:	ldrb	r0, [r0, #88]	; 0x58
   21bc4:	ubfx	r0, r0, #4, #1
   21bc8:	and	r0, r0, #255	; 0xff
   21bcc:	cmp	r0, #0
   21bd0:	bne	21bdc <ftello64@plt+0x10314>
   21bd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21bd8:	bl	22d74 <ftello64@plt+0x114ac>
   21bdc:	ldr	r0, [fp, #-16]
   21be0:	ldr	r0, [r0]
   21be4:	cmp	r0, #256	; 0x100
   21be8:	beq	21bfc <ftello64@plt+0x10334>
   21bec:	ldr	r0, [fp, #-16]
   21bf0:	ldr	r0, [r0]
   21bf4:	cmp	r0, #512	; 0x200
   21bf8:	bne	21d1c <ftello64@plt+0x10454>
   21bfc:	ldr	r0, [fp, #-16]
   21c00:	ldr	r0, [r0]
   21c04:	cmp	r0, #256	; 0x100
   21c08:	bne	21c44 <ftello64@plt+0x1037c>
   21c0c:	ldr	r0, [fp, #-16]
   21c10:	movw	r1, #6
   21c14:	str	r1, [r0]
   21c18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21c1c:	ldr	r3, [fp, #-16]
   21c20:	movw	r1, #0
   21c24:	str	r1, [sp, #64]	; 0x40
   21c28:	ldr	r2, [sp, #64]	; 0x40
   21c2c:	bl	22128 <ftello64@plt+0x10860>
   21c30:	str	r0, [fp, #-36]	; 0xffffffdc
   21c34:	ldr	r0, [fp, #-16]
   21c38:	movw	r1, #9
   21c3c:	str	r1, [r0]
   21c40:	b	21c78 <ftello64@plt+0x103b0>
   21c44:	ldr	r0, [fp, #-16]
   21c48:	movw	r1, #5
   21c4c:	str	r1, [r0]
   21c50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21c54:	ldr	r3, [fp, #-16]
   21c58:	movw	r1, #0
   21c5c:	str	r1, [sp, #60]	; 0x3c
   21c60:	ldr	r2, [sp, #60]	; 0x3c
   21c64:	bl	22128 <ftello64@plt+0x10860>
   21c68:	str	r0, [fp, #-36]	; 0xffffffdc
   21c6c:	ldr	r0, [fp, #-16]
   21c70:	movw	r1, #10
   21c74:	str	r1, [r0]
   21c78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21c7c:	ldr	r3, [fp, #-16]
   21c80:	movw	r1, #0
   21c84:	str	r1, [sp, #56]	; 0x38
   21c88:	ldr	r2, [sp, #56]	; 0x38
   21c8c:	bl	22128 <ftello64@plt+0x10860>
   21c90:	str	r0, [fp, #-40]	; 0xffffffd8
   21c94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21c98:	ldr	r1, [fp, #-36]	; 0xffffffdc
   21c9c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21ca0:	movw	r3, #10
   21ca4:	bl	200c4 <ftello64@plt+0xe7fc>
   21ca8:	str	r0, [fp, #-28]	; 0xffffffe4
   21cac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21cb0:	movw	r1, #0
   21cb4:	cmp	r0, r1
   21cb8:	movw	r0, #1
   21cbc:	str	r0, [sp, #52]	; 0x34
   21cc0:	beq	21cf4 <ftello64@plt+0x1042c>
   21cc4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21cc8:	movw	r1, #0
   21ccc:	cmp	r0, r1
   21cd0:	movw	r0, #1
   21cd4:	str	r0, [sp, #52]	; 0x34
   21cd8:	beq	21cf4 <ftello64@plt+0x1042c>
   21cdc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21ce0:	movw	r1, #0
   21ce4:	cmp	r0, r1
   21ce8:	movw	r0, #0
   21cec:	moveq	r0, #1
   21cf0:	str	r0, [sp, #52]	; 0x34
   21cf4:	ldr	r0, [sp, #52]	; 0x34
   21cf8:	tst	r0, #1
   21cfc:	beq	21d18 <ftello64@plt+0x10450>
   21d00:	ldr	r0, [fp, #12]
   21d04:	movw	r1, #12
   21d08:	str	r1, [r0]
   21d0c:	movw	r0, #0
   21d10:	str	r0, [fp, #-4]
   21d14:	b	2211c <ftello64@plt+0x10854>
   21d18:	b	21d64 <ftello64@plt+0x1049c>
   21d1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21d20:	ldr	r3, [fp, #-16]
   21d24:	movw	r1, #0
   21d28:	str	r1, [sp, #48]	; 0x30
   21d2c:	ldr	r2, [sp, #48]	; 0x30
   21d30:	bl	22128 <ftello64@plt+0x10860>
   21d34:	str	r0, [fp, #-28]	; 0xffffffe4
   21d38:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21d3c:	movw	r1, #0
   21d40:	cmp	r0, r1
   21d44:	bne	21d60 <ftello64@plt+0x10498>
   21d48:	ldr	r0, [fp, #12]
   21d4c:	movw	r1, #12
   21d50:	str	r1, [r0]
   21d54:	movw	r0, #0
   21d58:	str	r0, [fp, #-4]
   21d5c:	b	2211c <ftello64@plt+0x10854>
   21d60:	b	21d64 <ftello64@plt+0x1049c>
   21d64:	ldr	r0, [fp, #-16]
   21d68:	ldr	r1, [fp, #-8]
   21d6c:	ldr	r2, [fp, #-20]	; 0xffffffec
   21d70:	bl	1fe30 <ftello64@plt+0xe568>
   21d74:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21d78:	str	r0, [fp, #-4]
   21d7c:	b	2211c <ftello64@plt+0x10854>
   21d80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21d84:	ldr	r3, [fp, #-16]
   21d88:	movw	r1, #0
   21d8c:	str	r1, [sp, #44]	; 0x2c
   21d90:	ldr	r2, [sp, #44]	; 0x2c
   21d94:	bl	22128 <ftello64@plt+0x10860>
   21d98:	str	r0, [fp, #-28]	; 0xffffffe4
   21d9c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21da0:	movw	r1, #0
   21da4:	cmp	r0, r1
   21da8:	bne	21dc4 <ftello64@plt+0x104fc>
   21dac:	ldr	r0, [fp, #12]
   21db0:	movw	r1, #12
   21db4:	str	r1, [r0]
   21db8:	movw	r0, #0
   21dbc:	str	r0, [fp, #-4]
   21dc0:	b	2211c <ftello64@plt+0x10854>
   21dc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21dc8:	ldr	r0, [r0, #92]	; 0x5c
   21dcc:	cmp	r0, #1
   21dd0:	ble	21dec <ftello64@plt+0x10524>
   21dd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21dd8:	ldrb	r1, [r0, #88]	; 0x58
   21ddc:	bic	r1, r1, #2
   21de0:	movw	r2, #2
   21de4:	orr	r1, r1, r2
   21de8:	strb	r1, [r0, #88]	; 0x58
   21dec:	b	21f74 <ftello64@plt+0x106ac>
   21df0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21df4:	ldr	r1, [fp, #-8]
   21df8:	ldr	r1, [r1, #64]	; 0x40
   21dfc:	ldr	r2, [fp, #-16]
   21e00:	ldr	r2, [r2, #4]
   21e04:	and	r2, r2, #255	; 0xff
   21e08:	cmp	r2, #33	; 0x21
   21e0c:	movw	r2, #0
   21e10:	moveq	r2, #1
   21e14:	ldr	r3, [fp, #12]
   21e18:	movw	ip, #61580	; 0xf08c
   21e1c:	movt	ip, #3
   21e20:	str	r2, [sp, #40]	; 0x28
   21e24:	mov	r2, ip
   21e28:	movw	ip, #59733	; 0xe955
   21e2c:	movt	ip, #3
   21e30:	str	r3, [sp, #36]	; 0x24
   21e34:	mov	r3, ip
   21e38:	ldr	ip, [sp, #40]	; 0x28
   21e3c:	and	lr, ip, #1
   21e40:	str	lr, [sp]
   21e44:	ldr	lr, [sp, #36]	; 0x24
   21e48:	str	lr, [sp, #4]
   21e4c:	bl	22f24 <ftello64@plt+0x1165c>
   21e50:	str	r0, [fp, #-28]	; 0xffffffe4
   21e54:	ldr	r0, [fp, #12]
   21e58:	ldr	r0, [r0]
   21e5c:	cmp	r0, #0
   21e60:	movw	r0, #0
   21e64:	str	r0, [sp, #32]
   21e68:	beq	21e84 <ftello64@plt+0x105bc>
   21e6c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21e70:	movw	r1, #0
   21e74:	cmp	r0, r1
   21e78:	movw	r0, #0
   21e7c:	moveq	r0, #1
   21e80:	str	r0, [sp, #32]
   21e84:	ldr	r0, [sp, #32]
   21e88:	tst	r0, #1
   21e8c:	beq	21e9c <ftello64@plt+0x105d4>
   21e90:	movw	r0, #0
   21e94:	str	r0, [fp, #-4]
   21e98:	b	2211c <ftello64@plt+0x10854>
   21e9c:	b	21f74 <ftello64@plt+0x106ac>
   21ea0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21ea4:	ldr	r1, [fp, #-8]
   21ea8:	ldr	r1, [r1, #64]	; 0x40
   21eac:	ldr	r2, [fp, #-16]
   21eb0:	ldr	r2, [r2, #4]
   21eb4:	and	r2, r2, #255	; 0xff
   21eb8:	cmp	r2, #35	; 0x23
   21ebc:	movw	r2, #0
   21ec0:	moveq	r2, #1
   21ec4:	ldr	r3, [fp, #12]
   21ec8:	movw	ip, #61586	; 0xf092
   21ecc:	movt	ip, #3
   21ed0:	str	r2, [sp, #28]
   21ed4:	mov	r2, ip
   21ed8:	movw	ip, #58200	; 0xe358
   21edc:	movt	ip, #3
   21ee0:	str	r3, [sp, #24]
   21ee4:	mov	r3, ip
   21ee8:	ldr	ip, [sp, #28]
   21eec:	and	lr, ip, #1
   21ef0:	str	lr, [sp]
   21ef4:	ldr	lr, [sp, #24]
   21ef8:	str	lr, [sp, #4]
   21efc:	bl	22f24 <ftello64@plt+0x1165c>
   21f00:	str	r0, [fp, #-28]	; 0xffffffe4
   21f04:	ldr	r0, [fp, #12]
   21f08:	ldr	r0, [r0]
   21f0c:	cmp	r0, #0
   21f10:	movw	r0, #0
   21f14:	str	r0, [sp, #20]
   21f18:	beq	21f34 <ftello64@plt+0x1066c>
   21f1c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21f20:	movw	r1, #0
   21f24:	cmp	r0, r1
   21f28:	movw	r0, #0
   21f2c:	moveq	r0, #1
   21f30:	str	r0, [sp, #20]
   21f34:	ldr	r0, [sp, #20]
   21f38:	tst	r0, #1
   21f3c:	beq	21f4c <ftello64@plt+0x10684>
   21f40:	movw	r0, #0
   21f44:	str	r0, [fp, #-4]
   21f48:	b	2211c <ftello64@plt+0x10854>
   21f4c:	b	21f74 <ftello64@plt+0x106ac>
   21f50:	movw	r0, #0
   21f54:	str	r0, [fp, #-4]
   21f58:	b	2211c <ftello64@plt+0x10854>
   21f5c:	ldr	r0, [fp, #12]
   21f60:	movw	r1, #5
   21f64:	str	r1, [r0]
   21f68:	movw	r0, #0
   21f6c:	str	r0, [fp, #-4]
   21f70:	b	2211c <ftello64@plt+0x10854>
   21f74:	ldr	r0, [fp, #-16]
   21f78:	ldr	r1, [fp, #-8]
   21f7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   21f80:	bl	1fe30 <ftello64@plt+0xe568>
   21f84:	ldr	r0, [fp, #-16]
   21f88:	ldr	r0, [r0, #4]
   21f8c:	and	r0, r0, #255	; 0xff
   21f90:	cmp	r0, #11
   21f94:	movw	r0, #1
   21f98:	str	r0, [sp, #16]
   21f9c:	beq	21ff4 <ftello64@plt+0x1072c>
   21fa0:	ldr	r0, [fp, #-16]
   21fa4:	ldr	r0, [r0, #4]
   21fa8:	and	r0, r0, #255	; 0xff
   21fac:	cmp	r0, #18
   21fb0:	movw	r0, #1
   21fb4:	str	r0, [sp, #16]
   21fb8:	beq	21ff4 <ftello64@plt+0x1072c>
   21fbc:	ldr	r0, [fp, #-16]
   21fc0:	ldr	r0, [r0, #4]
   21fc4:	and	r0, r0, #255	; 0xff
   21fc8:	cmp	r0, #19
   21fcc:	movw	r0, #1
   21fd0:	str	r0, [sp, #16]
   21fd4:	beq	21ff4 <ftello64@plt+0x1072c>
   21fd8:	ldr	r0, [fp, #-16]
   21fdc:	ldr	r0, [r0, #4]
   21fe0:	and	r0, r0, #255	; 0xff
   21fe4:	cmp	r0, #23
   21fe8:	movw	r0, #0
   21fec:	moveq	r0, #1
   21ff0:	str	r0, [sp, #16]
   21ff4:	ldr	r0, [sp, #16]
   21ff8:	tst	r0, #1
   21ffc:	beq	22114 <ftello64@plt+0x1084c>
   22000:	ldr	r0, [fp, #-28]	; 0xffffffe4
   22004:	ldr	r1, [fp, #-8]
   22008:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2200c:	ldr	r3, [fp, #-16]
   22010:	ldr	ip, [fp, #-20]	; 0xffffffec
   22014:	ldr	lr, [fp, #12]
   22018:	str	ip, [sp]
   2201c:	str	lr, [sp, #4]
   22020:	bl	23258 <ftello64@plt+0x11990>
   22024:	str	r0, [fp, #-44]	; 0xffffffd4
   22028:	ldr	r0, [fp, #12]
   2202c:	ldr	r0, [r0]
   22030:	cmp	r0, #0
   22034:	movw	r0, #0
   22038:	str	r0, [sp, #12]
   2203c:	beq	22058 <ftello64@plt+0x10790>
   22040:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22044:	movw	r1, #0
   22048:	cmp	r0, r1
   2204c:	movw	r0, #0
   22050:	moveq	r0, #1
   22054:	str	r0, [sp, #12]
   22058:	ldr	r0, [sp, #12]
   2205c:	tst	r0, #1
   22060:	beq	22094 <ftello64@plt+0x107cc>
   22064:	ldr	r0, [fp, #-28]	; 0xffffffe4
   22068:	movw	r1, #0
   2206c:	cmp	r0, r1
   22070:	beq	22088 <ftello64@plt+0x107c0>
   22074:	ldr	r0, [fp, #-28]	; 0xffffffe4
   22078:	movw	r1, #5668	; 0x1624
   2207c:	movt	r1, #2
   22080:	movw	r2, #0
   22084:	bl	214b4 <ftello64@plt+0xfbec>
   22088:	movw	r0, #0
   2208c:	str	r0, [fp, #-4]
   22090:	b	2211c <ftello64@plt+0x10854>
   22094:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22098:	str	r0, [fp, #-28]	; 0xffffffe4
   2209c:	ldr	r0, [fp, #-20]	; 0xffffffec
   220a0:	and	r0, r0, #16777216	; 0x1000000
   220a4:	cmp	r0, #0
   220a8:	beq	22110 <ftello64@plt+0x10848>
   220ac:	ldr	r0, [fp, #-16]
   220b0:	ldr	r0, [r0, #4]
   220b4:	and	r0, r0, #255	; 0xff
   220b8:	cmp	r0, #11
   220bc:	beq	220d4 <ftello64@plt+0x1080c>
   220c0:	ldr	r0, [fp, #-16]
   220c4:	ldr	r0, [r0, #4]
   220c8:	and	r0, r0, #255	; 0xff
   220cc:	cmp	r0, #23
   220d0:	bne	22110 <ftello64@plt+0x10848>
   220d4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   220d8:	movw	r1, #0
   220dc:	cmp	r0, r1
   220e0:	beq	220f8 <ftello64@plt+0x10830>
   220e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   220e8:	movw	r1, #5668	; 0x1624
   220ec:	movt	r1, #2
   220f0:	movw	r2, #0
   220f4:	bl	214b4 <ftello64@plt+0xfbec>
   220f8:	ldr	r0, [fp, #12]
   220fc:	movw	r1, #13
   22100:	str	r1, [r0]
   22104:	movw	r0, #0
   22108:	str	r0, [fp, #-4]
   2210c:	b	2211c <ftello64@plt+0x10854>
   22110:	b	21f84 <ftello64@plt+0x106bc>
   22114:	ldr	r0, [fp, #-28]	; 0xffffffe4
   22118:	str	r0, [fp, #-4]
   2211c:	ldr	r0, [fp, #-4]
   22120:	mov	sp, fp
   22124:	pop	{fp, pc}
   22128:	push	{fp, lr}
   2212c:	mov	fp, sp
   22130:	sub	sp, sp, #32
   22134:	str	r0, [fp, #-8]
   22138:	str	r1, [fp, #-12]
   2213c:	str	r2, [sp, #16]
   22140:	str	r3, [sp, #12]
   22144:	ldr	r0, [fp, #-8]
   22148:	ldr	r0, [r0, #64]	; 0x40
   2214c:	cmp	r0, #31
   22150:	bne	221a4 <ftello64@plt+0x108dc>
   22154:	movw	r0, #996	; 0x3e4
   22158:	bl	383ec <ftello64@plt+0x26b24>
   2215c:	str	r0, [sp, #4]
   22160:	ldr	r0, [sp, #4]
   22164:	movw	r1, #0
   22168:	cmp	r0, r1
   2216c:	bne	2217c <ftello64@plt+0x108b4>
   22170:	movw	r0, #0
   22174:	str	r0, [fp, #-4]
   22178:	b	22280 <ftello64@plt+0x109b8>
   2217c:	ldr	r0, [fp, #-8]
   22180:	ldr	r0, [r0, #56]	; 0x38
   22184:	ldr	r1, [sp, #4]
   22188:	str	r0, [r1]
   2218c:	ldr	r0, [sp, #4]
   22190:	ldr	r1, [fp, #-8]
   22194:	str	r0, [r1, #56]	; 0x38
   22198:	ldr	r0, [fp, #-8]
   2219c:	movw	r1, #0
   221a0:	str	r1, [r0, #64]	; 0x40
   221a4:	ldr	r0, [fp, #-8]
   221a8:	ldr	r1, [r0, #56]	; 0x38
   221ac:	ldr	r2, [r0, #64]	; 0x40
   221b0:	add	r1, r1, #4
   221b4:	add	r3, r2, #1
   221b8:	str	r3, [r0, #64]	; 0x40
   221bc:	add	r0, r1, r2, lsl #5
   221c0:	str	r0, [sp, #8]
   221c4:	ldr	r0, [sp, #8]
   221c8:	movw	r1, #0
   221cc:	str	r1, [r0]
   221d0:	ldr	r0, [fp, #-12]
   221d4:	ldr	r2, [sp, #8]
   221d8:	str	r0, [r2, #4]
   221dc:	ldr	r0, [sp, #16]
   221e0:	ldr	r2, [sp, #8]
   221e4:	str	r0, [r2, #8]
   221e8:	ldr	r0, [sp, #8]
   221ec:	ldr	r2, [sp, #12]
   221f0:	ldr	r3, [r2]
   221f4:	str	r3, [r0, #20]
   221f8:	ldr	r2, [r2, #4]
   221fc:	str	r2, [r0, #24]
   22200:	ldr	r0, [sp, #8]
   22204:	ldr	r2, [r0, #24]
   22208:	mvn	r3, #262144	; 0x40000
   2220c:	and	r2, r2, r3
   22210:	str	r2, [r0, #24]
   22214:	ldr	r0, [sp, #8]
   22218:	ldr	r2, [r0, #24]
   2221c:	mvn	r3, #524288	; 0x80000
   22220:	and	r2, r2, r3
   22224:	str	r2, [r0, #24]
   22228:	ldr	r0, [sp, #8]
   2222c:	str	r1, [r0, #12]
   22230:	ldr	r0, [sp, #8]
   22234:	str	r1, [r0, #16]
   22238:	ldr	r0, [sp, #8]
   2223c:	mvn	r2, #0
   22240:	str	r2, [r0, #28]
   22244:	ldr	r0, [fp, #-12]
   22248:	cmp	r0, r1
   2224c:	beq	2225c <ftello64@plt+0x10994>
   22250:	ldr	r0, [sp, #8]
   22254:	ldr	r1, [fp, #-12]
   22258:	str	r0, [r1]
   2225c:	ldr	r0, [sp, #16]
   22260:	movw	r1, #0
   22264:	cmp	r0, r1
   22268:	beq	22278 <ftello64@plt+0x109b0>
   2226c:	ldr	r0, [sp, #8]
   22270:	ldr	r1, [sp, #16]
   22274:	str	r0, [r1]
   22278:	ldr	r0, [sp, #8]
   2227c:	str	r0, [fp, #-4]
   22280:	ldr	r0, [fp, #-4]
   22284:	mov	sp, fp
   22288:	pop	{fp, pc}
   2228c:	push	{fp, lr}
   22290:	mov	fp, sp
   22294:	sub	sp, sp, #56	; 0x38
   22298:	ldr	ip, [fp, #12]
   2229c:	ldr	lr, [fp, #8]
   222a0:	str	r0, [fp, #-8]
   222a4:	str	r1, [fp, #-12]
   222a8:	str	r2, [fp, #-16]
   222ac:	str	r3, [fp, #-20]	; 0xffffffec
   222b0:	ldr	r0, [fp, #-12]
   222b4:	ldr	r0, [r0]
   222b8:	str	r0, [fp, #-24]	; 0xffffffe8
   222bc:	ldr	r0, [fp, #-12]
   222c0:	ldr	r1, [r0, #24]
   222c4:	add	r2, r1, #1
   222c8:	str	r2, [r0, #24]
   222cc:	str	r1, [sp, #24]
   222d0:	ldr	r0, [fp, #-16]
   222d4:	ldr	r1, [fp, #-8]
   222d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   222dc:	orr	r2, r2, #8388608	; 0x800000
   222e0:	str	ip, [sp, #20]
   222e4:	str	lr, [sp, #16]
   222e8:	bl	1fe30 <ftello64@plt+0xe568>
   222ec:	ldr	r0, [fp, #-16]
   222f0:	ldr	r0, [r0, #4]
   222f4:	and	r0, r0, #255	; 0xff
   222f8:	cmp	r0, #9
   222fc:	bne	2230c <ftello64@plt+0x10a44>
   22300:	movw	r0, #0
   22304:	str	r0, [sp, #28]
   22308:	b	223c4 <ftello64@plt+0x10afc>
   2230c:	ldr	r0, [fp, #-8]
   22310:	ldr	r1, [fp, #-12]
   22314:	ldr	r2, [fp, #-16]
   22318:	ldr	r3, [fp, #-20]	; 0xffffffec
   2231c:	ldr	ip, [fp, #8]
   22320:	ldr	lr, [fp, #12]
   22324:	str	ip, [sp]
   22328:	str	lr, [sp, #4]
   2232c:	bl	1fe70 <ftello64@plt+0xe5a8>
   22330:	str	r0, [sp, #28]
   22334:	ldr	r0, [fp, #12]
   22338:	ldr	r0, [r0]
   2233c:	cmp	r0, #0
   22340:	movw	r0, #0
   22344:	str	r0, [sp, #12]
   22348:	bne	22368 <ftello64@plt+0x10aa0>
   2234c:	ldr	r0, [fp, #-16]
   22350:	ldr	r0, [r0, #4]
   22354:	and	r0, r0, #255	; 0xff
   22358:	cmp	r0, #9
   2235c:	movw	r0, #0
   22360:	movne	r0, #1
   22364:	str	r0, [sp, #12]
   22368:	ldr	r0, [sp, #12]
   2236c:	tst	r0, #1
   22370:	beq	223a4 <ftello64@plt+0x10adc>
   22374:	ldr	r0, [sp, #28]
   22378:	movw	r1, #0
   2237c:	cmp	r0, r1
   22380:	beq	22398 <ftello64@plt+0x10ad0>
   22384:	ldr	r0, [sp, #28]
   22388:	movw	r1, #5668	; 0x1624
   2238c:	movt	r1, #2
   22390:	movw	r2, #0
   22394:	bl	214b4 <ftello64@plt+0xfbec>
   22398:	ldr	r0, [fp, #12]
   2239c:	movw	r1, #8
   223a0:	str	r1, [r0]
   223a4:	ldr	r0, [fp, #12]
   223a8:	ldr	r0, [r0]
   223ac:	cmp	r0, #0
   223b0:	beq	223c0 <ftello64@plt+0x10af8>
   223b4:	movw	r0, #0
   223b8:	str	r0, [fp, #-4]
   223bc:	b	22440 <ftello64@plt+0x10b78>
   223c0:	b	223c4 <ftello64@plt+0x10afc>
   223c4:	ldr	r0, [sp, #24]
   223c8:	cmp	r0, #8
   223cc:	bhi	223ec <ftello64@plt+0x10b24>
   223d0:	ldr	r0, [sp, #24]
   223d4:	movw	r1, #1
   223d8:	lsl	r0, r1, r0
   223dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   223e0:	ldr	r2, [r1, #84]	; 0x54
   223e4:	orr	r0, r2, r0
   223e8:	str	r0, [r1, #84]	; 0x54
   223ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   223f0:	ldr	r1, [sp, #28]
   223f4:	movw	r2, #0
   223f8:	movw	r3, #17
   223fc:	bl	200c4 <ftello64@plt+0xe7fc>
   22400:	str	r0, [sp, #28]
   22404:	ldr	r0, [sp, #28]
   22408:	movw	r1, #0
   2240c:	cmp	r0, r1
   22410:	bne	2242c <ftello64@plt+0x10b64>
   22414:	ldr	r0, [fp, #12]
   22418:	movw	r1, #12
   2241c:	str	r1, [r0]
   22420:	movw	r0, #0
   22424:	str	r0, [fp, #-4]
   22428:	b	22440 <ftello64@plt+0x10b78>
   2242c:	ldr	r0, [sp, #24]
   22430:	ldr	r1, [sp, #28]
   22434:	str	r0, [r1, #20]
   22438:	ldr	r0, [sp, #28]
   2243c:	str	r0, [fp, #-4]
   22440:	ldr	r0, [fp, #-4]
   22444:	mov	sp, fp
   22448:	pop	{fp, pc}
   2244c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22450:	add	fp, sp, #24
   22454:	sub	sp, sp, #304	; 0x130
   22458:	ldr	ip, [fp, #8]
   2245c:	str	r0, [fp, #-36]	; 0xffffffdc
   22460:	str	r1, [fp, #-40]	; 0xffffffd8
   22464:	str	r2, [fp, #-44]	; 0xffffffd4
   22468:	str	r3, [fp, #-48]	; 0xffffffd0
   2246c:	movw	r0, #0
   22470:	str	r0, [fp, #-52]	; 0xffffffcc
   22474:	str	r0, [fp, #-56]	; 0xffffffc8
   22478:	str	r0, [fp, #-60]	; 0xffffffc4
   2247c:	str	r0, [fp, #-64]	; 0xffffffc0
   22480:	str	r0, [fp, #-68]	; 0xffffffbc
   22484:	str	r0, [fp, #-72]	; 0xffffffb8
   22488:	str	r0, [fp, #-92]	; 0xffffffa4
   2248c:	str	r0, [fp, #-96]	; 0xffffffa0
   22490:	str	r0, [fp, #-100]	; 0xffffff9c
   22494:	str	r0, [fp, #-104]	; 0xffffff98
   22498:	str	r0, [fp, #-108]	; 0xffffff94
   2249c:	movw	r0, #0
   224a0:	strb	r0, [fp, #-109]	; 0xffffff93
   224a4:	movw	r0, #1
   224a8:	strb	r0, [fp, #-121]	; 0xffffff87
   224ac:	movw	r0, #32
   224b0:	movw	r1, #1
   224b4:	str	ip, [sp, #88]	; 0x58
   224b8:	bl	38350 <ftello64@plt+0x26a88>
   224bc:	str	r0, [fp, #-84]	; 0xffffffac
   224c0:	movw	r0, #40	; 0x28
   224c4:	movw	r1, #1
   224c8:	bl	38350 <ftello64@plt+0x26a88>
   224cc:	str	r0, [fp, #-88]	; 0xffffffa8
   224d0:	ldr	r0, [fp, #-84]	; 0xffffffac
   224d4:	movw	r1, #0
   224d8:	cmp	r0, r1
   224dc:	movw	r0, #1
   224e0:	str	r0, [sp, #84]	; 0x54
   224e4:	beq	22500 <ftello64@plt+0x10c38>
   224e8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   224ec:	movw	r1, #0
   224f0:	cmp	r0, r1
   224f4:	movw	r0, #0
   224f8:	moveq	r0, #1
   224fc:	str	r0, [sp, #84]	; 0x54
   22500:	ldr	r0, [sp, #84]	; 0x54
   22504:	tst	r0, #1
   22508:	beq	22534 <ftello64@plt+0x10c6c>
   2250c:	ldr	r0, [fp, #-84]	; 0xffffffac
   22510:	bl	17078 <ftello64@plt+0x57b0>
   22514:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22518:	bl	17078 <ftello64@plt+0x57b0>
   2251c:	ldr	r0, [fp, #8]
   22520:	movw	r1, #12
   22524:	str	r1, [r0]
   22528:	movw	r0, #0
   2252c:	str	r0, [fp, #-32]	; 0xffffffe0
   22530:	b	22d68 <ftello64@plt+0x114a0>
   22534:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22538:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2253c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   22540:	bl	238a4 <ftello64@plt+0x11fdc>
   22544:	str	r0, [fp, #-120]	; 0xffffff88
   22548:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2254c:	ldr	r0, [r0, #4]
   22550:	and	r0, r0, #255	; 0xff
   22554:	cmp	r0, #2
   22558:	bne	2256c <ftello64@plt+0x10ca4>
   2255c:	ldr	r0, [fp, #8]
   22560:	movw	r1, #2
   22564:	str	r1, [r0]
   22568:	b	22d50 <ftello64@plt+0x11488>
   2256c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22570:	ldr	r0, [r0, #4]
   22574:	and	r0, r0, #255	; 0xff
   22578:	cmp	r0, #25
   2257c:	bne	22608 <ftello64@plt+0x10d40>
   22580:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22584:	ldrb	r1, [r0, #16]
   22588:	bic	r1, r1, #1
   2258c:	movw	r2, #1
   22590:	orr	r1, r1, r2
   22594:	strb	r1, [r0, #16]
   22598:	strb	r2, [fp, #-109]	; 0xffffff93
   2259c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   225a0:	and	r0, r0, #256	; 0x100
   225a4:	cmp	r0, #0
   225a8:	beq	225b8 <ftello64@plt+0x10cf0>
   225ac:	ldr	r0, [fp, #-84]	; 0xffffffac
   225b0:	movw	r1, #10
   225b4:	bl	23c14 <ftello64@plt+0x1234c>
   225b8:	ldr	r0, [fp, #-120]	; 0xffffff88
   225bc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   225c0:	ldr	r2, [r1, #40]	; 0x28
   225c4:	add	r0, r2, r0
   225c8:	str	r0, [r1, #40]	; 0x28
   225cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   225d0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   225d4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   225d8:	bl	238a4 <ftello64@plt+0x11fdc>
   225dc:	str	r0, [fp, #-120]	; 0xffffff88
   225e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   225e4:	ldr	r0, [r0, #4]
   225e8:	and	r0, r0, #255	; 0xff
   225ec:	cmp	r0, #2
   225f0:	bne	22604 <ftello64@plt+0x10d3c>
   225f4:	ldr	r0, [fp, #8]
   225f8:	movw	r1, #2
   225fc:	str	r1, [r0]
   22600:	b	22d50 <ftello64@plt+0x11488>
   22604:	b	22608 <ftello64@plt+0x10d40>
   22608:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2260c:	ldr	r0, [r0, #4]
   22610:	and	r0, r0, #255	; 0xff
   22614:	cmp	r0, #21
   22618:	bne	22634 <ftello64@plt+0x10d6c>
   2261c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22620:	ldr	r1, [r0, #4]
   22624:	mvn	r2, #255	; 0xff
   22628:	and	r1, r1, r2
   2262c:	orr	r1, r1, #1
   22630:	str	r1, [r0, #4]
   22634:	b	22638 <ftello64@plt+0x10d70>
   22638:	add	r0, sp, #156	; 0x9c
   2263c:	movw	r1, #0
   22640:	str	r1, [sp, #116]	; 0x74
   22644:	movw	r1, #0
   22648:	strb	r1, [sp, #115]	; 0x73
   2264c:	str	r0, [fp, #-128]	; 0xffffff80
   22650:	movw	r0, #3
   22654:	str	r0, [fp, #-132]	; 0xffffff7c
   22658:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2265c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   22660:	ldr	r3, [fp, #-120]	; 0xffffff88
   22664:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22668:	ldr	ip, [fp, #-48]	; 0xffffffd0
   2266c:	ldrb	lr, [fp, #-121]	; 0xffffff87
   22670:	sub	r4, fp, #132	; 0x84
   22674:	str	r0, [sp, #80]	; 0x50
   22678:	mov	r0, r4
   2267c:	ldr	r4, [sp, #80]	; 0x50
   22680:	str	r4, [sp]
   22684:	str	ip, [sp, #4]
   22688:	and	ip, lr, #1
   2268c:	str	ip, [sp, #8]
   22690:	bl	23c5c <ftello64@plt+0x12394>
   22694:	str	r0, [sp, #120]	; 0x78
   22698:	ldr	r0, [sp, #120]	; 0x78
   2269c:	cmp	r0, #0
   226a0:	beq	226b4 <ftello64@plt+0x10dec>
   226a4:	ldr	r0, [sp, #120]	; 0x78
   226a8:	ldr	r1, [fp, #8]
   226ac:	str	r0, [r1]
   226b0:	b	22d50 <ftello64@plt+0x11488>
   226b4:	movw	r0, #0
   226b8:	strb	r0, [fp, #-121]	; 0xffffff87
   226bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   226c0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   226c4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   226c8:	bl	238a4 <ftello64@plt+0x11fdc>
   226cc:	str	r0, [fp, #-120]	; 0xffffff88
   226d0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   226d4:	cmp	r0, #4
   226d8:	beq	227c0 <ftello64@plt+0x10ef8>
   226dc:	ldr	r0, [fp, #-132]	; 0xffffff7c
   226e0:	cmp	r0, #2
   226e4:	beq	227c0 <ftello64@plt+0x10ef8>
   226e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   226ec:	ldr	r0, [r0, #4]
   226f0:	and	r0, r0, #255	; 0xff
   226f4:	cmp	r0, #2
   226f8:	bne	2270c <ftello64@plt+0x10e44>
   226fc:	ldr	r0, [fp, #8]
   22700:	movw	r1, #7
   22704:	str	r1, [r0]
   22708:	b	22d50 <ftello64@plt+0x11488>
   2270c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22710:	ldr	r0, [r0, #4]
   22714:	and	r0, r0, #255	; 0xff
   22718:	cmp	r0, #22
   2271c:	bne	227bc <ftello64@plt+0x10ef4>
   22720:	ldr	r0, [fp, #-120]	; 0xffffff88
   22724:	ldr	r1, [fp, #-36]	; 0xffffffdc
   22728:	ldr	r2, [r1, #40]	; 0x28
   2272c:	add	r0, r2, r0
   22730:	str	r0, [r1, #40]	; 0x28
   22734:	ldr	r1, [fp, #-36]	; 0xffffffdc
   22738:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2273c:	add	r0, sp, #104	; 0x68
   22740:	bl	238a4 <ftello64@plt+0x11fdc>
   22744:	str	r0, [sp, #116]	; 0x74
   22748:	ldr	r0, [sp, #108]	; 0x6c
   2274c:	and	r0, r0, #255	; 0xff
   22750:	cmp	r0, #2
   22754:	bne	22768 <ftello64@plt+0x10ea0>
   22758:	ldr	r0, [fp, #8]
   2275c:	movw	r1, #7
   22760:	str	r1, [r0]
   22764:	b	22d50 <ftello64@plt+0x11488>
   22768:	ldr	r0, [sp, #108]	; 0x6c
   2276c:	and	r0, r0, #255	; 0xff
   22770:	cmp	r0, #21
   22774:	bne	227b0 <ftello64@plt+0x10ee8>
   22778:	ldr	r0, [fp, #-120]	; 0xffffff88
   2277c:	movw	r1, #0
   22780:	sub	r0, r1, r0
   22784:	ldr	r1, [fp, #-36]	; 0xffffffdc
   22788:	ldr	r2, [r1, #40]	; 0x28
   2278c:	add	r0, r2, r0
   22790:	str	r0, [r1, #40]	; 0x28
   22794:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22798:	ldr	r1, [r0, #4]
   2279c:	mvn	r2, #255	; 0xff
   227a0:	and	r1, r1, r2
   227a4:	orr	r1, r1, #1
   227a8:	str	r1, [r0, #4]
   227ac:	b	227b8 <ftello64@plt+0x10ef0>
   227b0:	movw	r0, #1
   227b4:	strb	r0, [sp, #115]	; 0x73
   227b8:	b	227bc <ftello64@plt+0x10ef4>
   227bc:	b	227c0 <ftello64@plt+0x10ef8>
   227c0:	ldrb	r0, [sp, #115]	; 0x73
   227c4:	and	r0, r0, #1
   227c8:	cmp	r0, #1
   227cc:	bne	228f0 <ftello64@plt+0x11028>
   227d0:	add	r0, sp, #124	; 0x7c
   227d4:	str	r0, [fp, #-136]	; 0xffffff78
   227d8:	movw	r0, #3
   227dc:	str	r0, [fp, #-140]	; 0xffffff74
   227e0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   227e4:	ldr	r3, [sp, #116]	; 0x74
   227e8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   227ec:	ldr	r2, [fp, #-48]	; 0xffffffd0
   227f0:	sub	ip, fp, #140	; 0x8c
   227f4:	str	r0, [sp, #76]	; 0x4c
   227f8:	mov	r0, ip
   227fc:	add	ip, sp, #104	; 0x68
   22800:	str	r2, [sp, #72]	; 0x48
   22804:	mov	r2, ip
   22808:	ldr	ip, [sp, #76]	; 0x4c
   2280c:	str	ip, [sp]
   22810:	ldr	lr, [sp, #72]	; 0x48
   22814:	str	lr, [sp, #4]
   22818:	movw	r4, #1
   2281c:	and	r4, r4, #1
   22820:	str	r4, [sp, #8]
   22824:	bl	23c5c <ftello64@plt+0x12394>
   22828:	str	r0, [sp, #120]	; 0x78
   2282c:	ldr	r0, [sp, #120]	; 0x78
   22830:	cmp	r0, #0
   22834:	beq	22848 <ftello64@plt+0x10f80>
   22838:	ldr	r0, [sp, #120]	; 0x78
   2283c:	ldr	r1, [fp, #8]
   22840:	str	r0, [r1]
   22844:	b	22d50 <ftello64@plt+0x11488>
   22848:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2284c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   22850:	ldr	r2, [fp, #-48]	; 0xffffffd0
   22854:	bl	238a4 <ftello64@plt+0x11fdc>
   22858:	str	r0, [fp, #-120]	; 0xffffff88
   2285c:	ldr	r0, [fp, #-84]	; 0xffffffac
   22860:	ldr	r1, [fp, #-88]	; 0xffffffa8
   22864:	ldr	r2, [fp, #-40]	; 0xffffffd8
   22868:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2286c:	ldr	ip, [fp, #-60]	; 0xffffffc4
   22870:	ldr	lr, [fp, #-52]	; 0xffffffcc
   22874:	ldr	r4, [fp, #-56]	; 0xffffffc8
   22878:	ldr	r5, [fp, #-64]	; 0xffffffc0
   2287c:	ldr	r6, [fp, #-68]	; 0xffffffbc
   22880:	ldr	r7, [fp, #-72]	; 0xffffffb8
   22884:	sub	r8, fp, #96	; 0x60
   22888:	str	r2, [sp, #68]	; 0x44
   2288c:	mov	r2, r8
   22890:	sub	r8, fp, #132	; 0x84
   22894:	str	r3, [sp, #64]	; 0x40
   22898:	mov	r3, r8
   2289c:	sub	r8, fp, #140	; 0x8c
   228a0:	str	r8, [sp]
   228a4:	ldr	r8, [sp, #68]	; 0x44
   228a8:	str	r8, [sp, #4]
   228ac:	ldr	r9, [sp, #64]	; 0x40
   228b0:	str	r9, [sp, #8]
   228b4:	str	ip, [sp, #12]
   228b8:	str	lr, [sp, #16]
   228bc:	str	r4, [sp, #20]
   228c0:	str	r5, [sp, #24]
   228c4:	str	r6, [sp, #28]
   228c8:	str	r7, [sp, #32]
   228cc:	bl	23ddc <ftello64@plt+0x12514>
   228d0:	ldr	r1, [fp, #8]
   228d4:	str	r0, [r1]
   228d8:	ldr	r0, [fp, #8]
   228dc:	ldr	r0, [r0]
   228e0:	cmp	r0, #0
   228e4:	beq	228ec <ftello64@plt+0x11024>
   228e8:	b	22d50 <ftello64@plt+0x11488>
   228ec:	b	22a9c <ftello64@plt+0x111d4>
   228f0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   228f4:	str	r0, [sp, #60]	; 0x3c
   228f8:	add	r0, pc, #8
   228fc:	ldr	r1, [sp, #60]	; 0x3c
   22900:	ldr	r0, [r0, r1, lsl #2]
   22904:	mov	pc, r0
   22908:	andeq	r2, r2, ip, lsl r9
   2290c:	andeq	r2, r2, ip, lsr #18
   22910:			; <UNDEFINED> instruction: 0x000229b0
   22914:	andeq	r2, r2, r4, ror #19
   22918:	andeq	r2, r2, r4, asr #20
   2291c:	ldr	r0, [fp, #-84]	; 0xffffffac
   22920:	ldrb	r1, [fp, #-128]	; 0xffffff80
   22924:	bl	23c14 <ftello64@plt+0x1234c>
   22928:	b	22a98 <ftello64@plt+0x111d0>
   2292c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   22930:	ldr	r1, [fp, #-88]	; 0xffffffa8
   22934:	ldr	r1, [r1, #20]
   22938:	cmp	r0, r1
   2293c:	bne	2298c <ftello64@plt+0x110c4>
   22940:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22944:	ldr	r0, [r0, #20]
   22948:	mov	r1, #1
   2294c:	orr	r0, r1, r0, lsl #1
   22950:	str	r0, [fp, #-100]	; 0xffffff9c
   22954:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22958:	ldr	r0, [r0]
   2295c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   22960:	lsl	r1, r1, #2
   22964:	bl	3845c <ftello64@plt+0x26b94>
   22968:	str	r0, [sp, #100]	; 0x64
   2296c:	ldr	r0, [sp, #100]	; 0x64
   22970:	movw	r1, #0
   22974:	cmp	r0, r1
   22978:	bne	22980 <ftello64@plt+0x110b8>
   2297c:	b	22d44 <ftello64@plt+0x1147c>
   22980:	ldr	r0, [sp, #100]	; 0x64
   22984:	ldr	r1, [fp, #-88]	; 0xffffffa8
   22988:	str	r0, [r1]
   2298c:	ldr	r0, [fp, #-128]	; 0xffffff80
   22990:	ldr	r1, [fp, #-88]	; 0xffffffa8
   22994:	ldr	r2, [r1]
   22998:	ldr	r3, [r1, #20]
   2299c:	add	ip, r3, #1
   229a0:	str	ip, [r1, #20]
   229a4:	add	r1, r2, r3, lsl #2
   229a8:	str	r0, [r1]
   229ac:	b	22a98 <ftello64@plt+0x111d0>
   229b0:	ldr	r0, [fp, #-84]	; 0xffffffac
   229b4:	ldr	r1, [fp, #-88]	; 0xffffffa8
   229b8:	ldr	r3, [fp, #-128]	; 0xffffff80
   229bc:	sub	r2, fp, #104	; 0x68
   229c0:	bl	24260 <ftello64@plt+0x12998>
   229c4:	ldr	r1, [fp, #8]
   229c8:	str	r0, [r1]
   229cc:	ldr	r0, [fp, #8]
   229d0:	ldr	r0, [r0]
   229d4:	cmp	r0, #0
   229d8:	beq	229e0 <ftello64@plt+0x11118>
   229dc:	b	22d50 <ftello64@plt+0x11488>
   229e0:	b	22a98 <ftello64@plt+0x111d0>
   229e4:	ldr	r0, [fp, #-84]	; 0xffffffac
   229e8:	ldr	r1, [fp, #-88]	; 0xffffffa8
   229ec:	ldr	r3, [fp, #-128]	; 0xffffff80
   229f0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   229f4:	ldr	ip, [fp, #-64]	; 0xffffffc0
   229f8:	ldr	lr, [fp, #-68]	; 0xffffffbc
   229fc:	ldr	r4, [fp, #-72]	; 0xffffffb8
   22a00:	sub	r5, fp, #92	; 0x5c
   22a04:	str	r2, [sp, #56]	; 0x38
   22a08:	mov	r2, r5
   22a0c:	ldr	r5, [sp, #56]	; 0x38
   22a10:	str	r5, [sp]
   22a14:	str	ip, [sp, #4]
   22a18:	str	lr, [sp, #8]
   22a1c:	str	r4, [sp, #12]
   22a20:	bl	242bc <ftello64@plt+0x129f4>
   22a24:	ldr	r1, [fp, #8]
   22a28:	str	r0, [r1]
   22a2c:	ldr	r0, [fp, #8]
   22a30:	ldr	r0, [r0]
   22a34:	cmp	r0, #0
   22a38:	beq	22a40 <ftello64@plt+0x11178>
   22a3c:	b	22d50 <ftello64@plt+0x11488>
   22a40:	b	22a98 <ftello64@plt+0x111d0>
   22a44:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22a48:	ldr	r0, [r0, #64]	; 0x40
   22a4c:	ldr	r1, [fp, #-84]	; 0xffffffac
   22a50:	ldr	r2, [fp, #-88]	; 0xffffffa8
   22a54:	ldr	r3, [fp, #-128]	; 0xffffff80
   22a58:	ldr	ip, [fp, #-48]	; 0xffffffd0
   22a5c:	sub	lr, fp, #108	; 0x6c
   22a60:	str	r3, [sp, #52]	; 0x34
   22a64:	mov	r3, lr
   22a68:	ldr	lr, [sp, #52]	; 0x34
   22a6c:	str	lr, [sp]
   22a70:	str	ip, [sp, #4]
   22a74:	bl	24340 <ftello64@plt+0x12a78>
   22a78:	ldr	r1, [fp, #8]
   22a7c:	str	r0, [r1]
   22a80:	ldr	r0, [fp, #8]
   22a84:	ldr	r0, [r0]
   22a88:	cmp	r0, #0
   22a8c:	beq	22a94 <ftello64@plt+0x111cc>
   22a90:	b	22d50 <ftello64@plt+0x11488>
   22a94:	b	22a98 <ftello64@plt+0x111d0>
   22a98:	b	22a9c <ftello64@plt+0x111d4>
   22a9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22aa0:	ldr	r0, [r0, #4]
   22aa4:	and	r0, r0, #255	; 0xff
   22aa8:	cmp	r0, #2
   22aac:	bne	22ac0 <ftello64@plt+0x111f8>
   22ab0:	ldr	r0, [fp, #8]
   22ab4:	movw	r1, #7
   22ab8:	str	r1, [r0]
   22abc:	b	22d50 <ftello64@plt+0x11488>
   22ac0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22ac4:	ldr	r0, [r0, #4]
   22ac8:	and	r0, r0, #255	; 0xff
   22acc:	cmp	r0, #21
   22ad0:	bne	22ad8 <ftello64@plt+0x11210>
   22ad4:	b	22adc <ftello64@plt+0x11214>
   22ad8:	b	22638 <ftello64@plt+0x10d70>
   22adc:	ldr	r0, [fp, #-120]	; 0xffffff88
   22ae0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   22ae4:	ldr	r2, [r1, #40]	; 0x28
   22ae8:	add	r0, r2, r0
   22aec:	str	r0, [r1, #40]	; 0x28
   22af0:	ldrb	r0, [fp, #-109]	; 0xffffff93
   22af4:	tst	r0, #1
   22af8:	beq	22b04 <ftello64@plt+0x1123c>
   22afc:	ldr	r0, [fp, #-84]	; 0xffffffac
   22b00:	bl	24fe0 <ftello64@plt+0x13718>
   22b04:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22b08:	ldr	r0, [r0, #92]	; 0x5c
   22b0c:	cmp	r0, #1
   22b10:	ble	22b24 <ftello64@plt+0x1125c>
   22b14:	ldr	r0, [fp, #-84]	; 0xffffffac
   22b18:	ldr	r1, [fp, #-40]	; 0xffffffd8
   22b1c:	ldr	r1, [r1, #60]	; 0x3c
   22b20:	bl	25028 <ftello64@plt+0x13760>
   22b24:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22b28:	ldr	r0, [r0, #20]
   22b2c:	cmp	r0, #0
   22b30:	bne	22b9c <ftello64@plt+0x112d4>
   22b34:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22b38:	ldr	r0, [r0, #24]
   22b3c:	cmp	r0, #0
   22b40:	bne	22b9c <ftello64@plt+0x112d4>
   22b44:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22b48:	ldr	r0, [r0, #28]
   22b4c:	cmp	r0, #0
   22b50:	bne	22b9c <ftello64@plt+0x112d4>
   22b54:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22b58:	ldr	r0, [r0, #32]
   22b5c:	cmp	r0, #0
   22b60:	bne	22b9c <ftello64@plt+0x112d4>
   22b64:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22b68:	ldr	r0, [r0, #92]	; 0x5c
   22b6c:	cmp	r0, #1
   22b70:	ble	22ce0 <ftello64@plt+0x11418>
   22b74:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22b78:	ldr	r0, [r0, #36]	; 0x24
   22b7c:	cmp	r0, #0
   22b80:	bne	22b9c <ftello64@plt+0x112d4>
   22b84:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22b88:	ldrb	r0, [r0, #16]
   22b8c:	and	r0, r0, #1
   22b90:	and	r0, r0, #255	; 0xff
   22b94:	cmp	r0, #0
   22b98:	beq	22ce0 <ftello64@plt+0x11418>
   22b9c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22ba0:	ldrb	r1, [r0, #88]	; 0x58
   22ba4:	bic	r1, r1, #2
   22ba8:	movw	r2, #2
   22bac:	orr	r1, r1, r2
   22bb0:	strb	r1, [r0, #88]	; 0x58
   22bb4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   22bb8:	mvn	r1, #255	; 0xff
   22bbc:	and	r0, r0, r1
   22bc0:	orr	r0, r0, #6
   22bc4:	str	r0, [fp, #-76]	; 0xffffffb4
   22bc8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22bcc:	str	r0, [fp, #-80]	; 0xffffffb0
   22bd0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22bd4:	movw	r1, #0
   22bd8:	str	r1, [sp, #48]	; 0x30
   22bdc:	ldr	r2, [sp, #48]	; 0x30
   22be0:	sub	r3, fp, #80	; 0x50
   22be4:	bl	22128 <ftello64@plt+0x10860>
   22be8:	str	r0, [sp, #96]	; 0x60
   22bec:	ldr	r0, [sp, #96]	; 0x60
   22bf0:	movw	r1, #0
   22bf4:	cmp	r0, r1
   22bf8:	bne	22c00 <ftello64@plt+0x11338>
   22bfc:	b	22d44 <ftello64@plt+0x1147c>
   22c00:	movw	r0, #0
   22c04:	str	r0, [sp, #92]	; 0x5c
   22c08:	ldr	r0, [sp, #92]	; 0x5c
   22c0c:	cmp	r0, #8
   22c10:	bge	22c44 <ftello64@plt+0x1137c>
   22c14:	ldr	r0, [fp, #-84]	; 0xffffffac
   22c18:	ldr	r1, [sp, #92]	; 0x5c
   22c1c:	add	r0, r0, r1, lsl #2
   22c20:	ldr	r0, [r0]
   22c24:	cmp	r0, #0
   22c28:	beq	22c30 <ftello64@plt+0x11368>
   22c2c:	b	22c44 <ftello64@plt+0x1137c>
   22c30:	b	22c34 <ftello64@plt+0x1136c>
   22c34:	ldr	r0, [sp, #92]	; 0x5c
   22c38:	add	r0, r0, #1
   22c3c:	str	r0, [sp, #92]	; 0x5c
   22c40:	b	22c08 <ftello64@plt+0x11340>
   22c44:	ldr	r0, [sp, #92]	; 0x5c
   22c48:	cmp	r0, #8
   22c4c:	bge	22ccc <ftello64@plt+0x11404>
   22c50:	ldr	r0, [fp, #-76]	; 0xffffffb4
   22c54:	mvn	r1, #255	; 0xff
   22c58:	and	r0, r0, r1
   22c5c:	orr	r0, r0, #3
   22c60:	str	r0, [fp, #-76]	; 0xffffffb4
   22c64:	ldr	r0, [fp, #-84]	; 0xffffffac
   22c68:	str	r0, [fp, #-80]	; 0xffffffb0
   22c6c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22c70:	movw	r1, #0
   22c74:	str	r1, [sp, #44]	; 0x2c
   22c78:	ldr	r2, [sp, #44]	; 0x2c
   22c7c:	sub	r3, fp, #80	; 0x50
   22c80:	bl	22128 <ftello64@plt+0x10860>
   22c84:	str	r0, [fp, #-116]	; 0xffffff8c
   22c88:	ldr	r0, [fp, #-116]	; 0xffffff8c
   22c8c:	movw	r1, #0
   22c90:	cmp	r0, r1
   22c94:	bne	22c9c <ftello64@plt+0x113d4>
   22c98:	b	22d44 <ftello64@plt+0x1147c>
   22c9c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22ca0:	ldr	r1, [fp, #-116]	; 0xffffff8c
   22ca4:	ldr	r2, [sp, #96]	; 0x60
   22ca8:	movw	r3, #10
   22cac:	bl	200c4 <ftello64@plt+0xe7fc>
   22cb0:	str	r0, [fp, #-116]	; 0xffffff8c
   22cb4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   22cb8:	movw	r1, #0
   22cbc:	cmp	r0, r1
   22cc0:	bne	22cc8 <ftello64@plt+0x11400>
   22cc4:	b	22d44 <ftello64@plt+0x1147c>
   22cc8:	b	22cdc <ftello64@plt+0x11414>
   22ccc:	ldr	r0, [fp, #-84]	; 0xffffffac
   22cd0:	bl	17078 <ftello64@plt+0x57b0>
   22cd4:	ldr	r0, [sp, #96]	; 0x60
   22cd8:	str	r0, [fp, #-116]	; 0xffffff8c
   22cdc:	b	22d38 <ftello64@plt+0x11470>
   22ce0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22ce4:	bl	1d6fc <ftello64@plt+0xbe34>
   22ce8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   22cec:	mvn	r1, #255	; 0xff
   22cf0:	and	r0, r0, r1
   22cf4:	orr	r0, r0, #3
   22cf8:	str	r0, [fp, #-76]	; 0xffffffb4
   22cfc:	ldr	r0, [fp, #-84]	; 0xffffffac
   22d00:	str	r0, [fp, #-80]	; 0xffffffb0
   22d04:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22d08:	movw	r1, #0
   22d0c:	str	r1, [sp, #40]	; 0x28
   22d10:	ldr	r2, [sp, #40]	; 0x28
   22d14:	sub	r3, fp, #80	; 0x50
   22d18:	bl	22128 <ftello64@plt+0x10860>
   22d1c:	str	r0, [fp, #-116]	; 0xffffff8c
   22d20:	ldr	r0, [fp, #-116]	; 0xffffff8c
   22d24:	movw	r1, #0
   22d28:	cmp	r0, r1
   22d2c:	bne	22d34 <ftello64@plt+0x1146c>
   22d30:	b	22d44 <ftello64@plt+0x1147c>
   22d34:	b	22d38 <ftello64@plt+0x11470>
   22d38:	ldr	r0, [fp, #-116]	; 0xffffff8c
   22d3c:	str	r0, [fp, #-32]	; 0xffffffe0
   22d40:	b	22d68 <ftello64@plt+0x114a0>
   22d44:	ldr	r0, [fp, #8]
   22d48:	movw	r1, #12
   22d4c:	str	r1, [r0]
   22d50:	ldr	r0, [fp, #-84]	; 0xffffffac
   22d54:	bl	17078 <ftello64@plt+0x57b0>
   22d58:	ldr	r0, [fp, #-88]	; 0xffffffa8
   22d5c:	bl	1d6fc <ftello64@plt+0xbe34>
   22d60:	movw	r0, #0
   22d64:	str	r0, [fp, #-32]	; 0xffffffe0
   22d68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   22d6c:	sub	sp, fp, #24
   22d70:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22d74:	push	{fp, lr}
   22d78:	mov	fp, sp
   22d7c:	sub	sp, sp, #32
   22d80:	str	r0, [fp, #-4]
   22d84:	mov	r0, #0
   22d88:	str	r0, [fp, #-8]
   22d8c:	str	r0, [sp, #16]
   22d90:	ldr	r0, [fp, #-4]
   22d94:	ldrb	r1, [r0, #88]	; 0x58
   22d98:	orr	r1, r1, #16
   22d9c:	strb	r1, [r0, #88]	; 0x58
   22da0:	ldr	r0, [fp, #-4]
   22da4:	ldrb	r0, [r0, #88]	; 0x58
   22da8:	ubfx	r0, r0, #3, #1
   22dac:	and	r0, r0, #255	; 0xff
   22db0:	cmp	r0, #0
   22db4:	bne	22e6c <ftello64@plt+0x115a4>
   22db8:	mov	r0, #0
   22dbc:	str	r0, [sp, #12]
   22dc0:	movw	r0, #0
   22dc4:	movt	r0, #1023	; 0x3ff
   22dc8:	str	r0, [sp, #8]
   22dcc:	mvn	r0, #2013265921	; 0x78000001
   22dd0:	str	r0, [sp, #4]
   22dd4:	mvn	r0, #-134217727	; 0xf8000001
   22dd8:	str	r0, [sp]
   22ddc:	ldr	r0, [sp, #12]
   22de0:	ldr	r1, [fp, #-4]
   22de4:	str	r0, [r1, #96]	; 0x60
   22de8:	ldr	r0, [sp, #8]
   22dec:	ldr	r1, [fp, #-4]
   22df0:	str	r0, [r1, #100]	; 0x64
   22df4:	ldr	r0, [sp, #4]
   22df8:	ldr	r1, [fp, #-4]
   22dfc:	str	r0, [r1, #104]	; 0x68
   22e00:	ldr	r0, [sp]
   22e04:	ldr	r1, [fp, #-4]
   22e08:	str	r0, [r1, #108]	; 0x6c
   22e0c:	mov	r0, #4
   22e10:	str	r0, [fp, #-8]
   22e14:	mov	r0, #128	; 0x80
   22e18:	str	r0, [sp, #16]
   22e1c:	ldr	r0, [fp, #-4]
   22e20:	ldrb	r0, [r0, #88]	; 0x58
   22e24:	ubfx	r0, r0, #2, #1
   22e28:	and	r0, r0, #255	; 0xff
   22e2c:	cmp	r0, #0
   22e30:	beq	22e68 <ftello64@plt+0x115a0>
   22e34:	ldr	r0, [fp, #-4]
   22e38:	add	r0, r0, #96	; 0x60
   22e3c:	ldr	r1, [fp, #-8]
   22e40:	add	r0, r0, r1, lsl #2
   22e44:	ldr	r1, [sp, #16]
   22e48:	movw	r2, #256	; 0x100
   22e4c:	sub	r1, r2, r1
   22e50:	movw	r2, #8
   22e54:	sdiv	r2, r1, r2
   22e58:	movw	r1, #0
   22e5c:	and	r1, r1, #255	; 0xff
   22e60:	bl	11790 <memset@plt>
   22e64:	b	22f1c <ftello64@plt+0x11654>
   22e68:	b	22e6c <ftello64@plt+0x115a4>
   22e6c:	b	22e70 <ftello64@plt+0x115a8>
   22e70:	b	22e74 <ftello64@plt+0x115ac>
   22e74:	ldr	r0, [fp, #-8]
   22e78:	cmp	r0, #8
   22e7c:	bge	22f1c <ftello64@plt+0x11654>
   22e80:	movw	r0, #0
   22e84:	str	r0, [fp, #-12]
   22e88:	ldr	r0, [fp, #-12]
   22e8c:	cmp	r0, #32
   22e90:	bge	22f08 <ftello64@plt+0x11640>
   22e94:	bl	1170c <__ctype_b_loc@plt>
   22e98:	ldr	r0, [r0]
   22e9c:	ldr	r1, [sp, #16]
   22ea0:	add	r0, r0, r1, lsl #1
   22ea4:	ldrh	r0, [r0]
   22ea8:	and	r0, r0, #8
   22eac:	cmp	r0, #0
   22eb0:	bne	22ec0 <ftello64@plt+0x115f8>
   22eb4:	ldr	r0, [sp, #16]
   22eb8:	cmp	r0, #95	; 0x5f
   22ebc:	bne	22ee8 <ftello64@plt+0x11620>
   22ec0:	ldr	r0, [fp, #-12]
   22ec4:	mov	r1, #1
   22ec8:	lsl	r0, r1, r0
   22ecc:	ldr	r1, [fp, #-4]
   22ed0:	add	r1, r1, #96	; 0x60
   22ed4:	ldr	r2, [fp, #-8]
   22ed8:	add	r1, r1, r2, lsl #2
   22edc:	ldr	r2, [r1]
   22ee0:	orr	r0, r2, r0
   22ee4:	str	r0, [r1]
   22ee8:	b	22eec <ftello64@plt+0x11624>
   22eec:	ldr	r0, [fp, #-12]
   22ef0:	add	r0, r0, #1
   22ef4:	str	r0, [fp, #-12]
   22ef8:	ldr	r0, [sp, #16]
   22efc:	add	r0, r0, #1
   22f00:	str	r0, [sp, #16]
   22f04:	b	22e88 <ftello64@plt+0x115c0>
   22f08:	b	22f0c <ftello64@plt+0x11644>
   22f0c:	ldr	r0, [fp, #-8]
   22f10:	add	r0, r0, #1
   22f14:	str	r0, [fp, #-8]
   22f18:	b	22e74 <ftello64@plt+0x115ac>
   22f1c:	mov	sp, fp
   22f20:	pop	{fp, pc}
   22f24:	push	{fp, lr}
   22f28:	mov	fp, sp
   22f2c:	sub	sp, sp, #80	; 0x50
   22f30:	ldr	ip, [fp, #12]
   22f34:	ldr	lr, [fp, #8]
   22f38:	str	r0, [fp, #-8]
   22f3c:	str	r1, [fp, #-12]
   22f40:	str	r2, [fp, #-16]
   22f44:	str	r3, [fp, #-20]	; 0xffffffec
   22f48:	and	r0, lr, #1
   22f4c:	strb	r0, [fp, #-21]	; 0xffffffeb
   22f50:	movw	r0, #0
   22f54:	str	r0, [fp, #-36]	; 0xffffffdc
   22f58:	movw	r0, #32
   22f5c:	movw	r1, #1
   22f60:	str	ip, [sp, #20]
   22f64:	bl	38350 <ftello64@plt+0x26a88>
   22f68:	str	r0, [fp, #-28]	; 0xffffffe4
   22f6c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   22f70:	movw	r1, #0
   22f74:	cmp	r0, r1
   22f78:	bne	22f94 <ftello64@plt+0x116cc>
   22f7c:	ldr	r0, [fp, #12]
   22f80:	movw	r1, #12
   22f84:	str	r1, [r0]
   22f88:	movw	r0, #0
   22f8c:	str	r0, [fp, #-4]
   22f90:	b	23248 <ftello64@plt+0x11980>
   22f94:	movw	r0, #40	; 0x28
   22f98:	movw	r1, #1
   22f9c:	bl	38350 <ftello64@plt+0x26a88>
   22fa0:	str	r0, [fp, #-32]	; 0xffffffe0
   22fa4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   22fa8:	movw	r1, #0
   22fac:	cmp	r0, r1
   22fb0:	bne	22fd4 <ftello64@plt+0x1170c>
   22fb4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   22fb8:	bl	17078 <ftello64@plt+0x57b0>
   22fbc:	ldr	r0, [fp, #12]
   22fc0:	movw	r1, #12
   22fc4:	str	r1, [r0]
   22fc8:	movw	r0, #0
   22fcc:	str	r0, [fp, #-4]
   22fd0:	b	23248 <ftello64@plt+0x11980>
   22fd4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   22fd8:	ldrb	r1, [r0, #16]
   22fdc:	ldrb	r2, [fp, #-21]	; 0xffffffeb
   22fe0:	and	r2, r2, #1
   22fe4:	bic	r1, r1, #1
   22fe8:	orr	r1, r1, r2
   22fec:	strb	r1, [r0, #16]
   22ff0:	ldr	r0, [fp, #-12]
   22ff4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   22ff8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   22ffc:	ldr	r3, [fp, #-16]
   23000:	sub	ip, fp, #36	; 0x24
   23004:	str	r3, [sp, #16]
   23008:	mov	r3, ip
   2300c:	ldr	ip, [sp, #16]
   23010:	str	ip, [sp]
   23014:	movw	lr, #0
   23018:	str	lr, [sp, #4]
   2301c:	bl	24340 <ftello64@plt+0x12a78>
   23020:	str	r0, [sp, #40]	; 0x28
   23024:	ldr	r0, [sp, #40]	; 0x28
   23028:	cmp	r0, #0
   2302c:	beq	23058 <ftello64@plt+0x11790>
   23030:	ldr	r0, [fp, #-28]	; 0xffffffe4
   23034:	bl	17078 <ftello64@plt+0x57b0>
   23038:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2303c:	bl	1d6fc <ftello64@plt+0xbe34>
   23040:	ldr	r0, [sp, #40]	; 0x28
   23044:	ldr	r1, [fp, #12]
   23048:	str	r0, [r1]
   2304c:	movw	r0, #0
   23050:	str	r0, [fp, #-4]
   23054:	b	23248 <ftello64@plt+0x11980>
   23058:	b	2305c <ftello64@plt+0x11794>
   2305c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23060:	ldrsb	r0, [r0]
   23064:	cmp	r0, #0
   23068:	beq	2308c <ftello64@plt+0x117c4>
   2306c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   23070:	ldr	r1, [fp, #-20]	; 0xffffffec
   23074:	ldrb	r1, [r1]
   23078:	bl	23c14 <ftello64@plt+0x1234c>
   2307c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23080:	add	r0, r0, #1
   23084:	str	r0, [fp, #-20]	; 0xffffffec
   23088:	b	2305c <ftello64@plt+0x11794>
   2308c:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   23090:	tst	r0, #1
   23094:	beq	230a0 <ftello64@plt+0x117d8>
   23098:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2309c:	bl	24fe0 <ftello64@plt+0x13718>
   230a0:	ldr	r0, [fp, #-8]
   230a4:	ldr	r0, [r0, #92]	; 0x5c
   230a8:	cmp	r0, #1
   230ac:	ble	230c0 <ftello64@plt+0x117f8>
   230b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   230b4:	ldr	r1, [fp, #-8]
   230b8:	ldr	r1, [r1, #60]	; 0x3c
   230bc:	bl	25028 <ftello64@plt+0x13760>
   230c0:	ldr	r0, [pc, #396]	; 23254 <ftello64@plt+0x1198c>
   230c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   230c8:	str	r1, [sp, #28]
   230cc:	ldr	r1, [sp, #32]
   230d0:	mvn	r2, #255	; 0xff
   230d4:	and	r1, r1, r2
   230d8:	orr	r1, r1, #3
   230dc:	str	r1, [sp, #32]
   230e0:	ldr	r1, [sp, #32]
   230e4:	and	r0, r1, r0
   230e8:	str	r0, [sp, #32]
   230ec:	ldr	r0, [sp, #32]
   230f0:	mvn	r1, #262144	; 0x40000
   230f4:	and	r0, r0, r1
   230f8:	str	r0, [sp, #32]
   230fc:	ldr	r0, [sp, #32]
   23100:	mvn	r1, #524288	; 0x80000
   23104:	and	r0, r0, r1
   23108:	str	r0, [sp, #32]
   2310c:	ldr	r0, [sp, #32]
   23110:	mvn	r1, #1048576	; 0x100000
   23114:	and	r0, r0, r1
   23118:	str	r0, [sp, #32]
   2311c:	ldr	r0, [sp, #32]
   23120:	mvn	r1, #2097152	; 0x200000
   23124:	and	r0, r0, r1
   23128:	str	r0, [sp, #32]
   2312c:	ldr	r0, [sp, #32]
   23130:	mvn	r1, #4194304	; 0x400000
   23134:	and	r0, r0, r1
   23138:	str	r0, [sp, #32]
   2313c:	ldr	r0, [fp, #-8]
   23140:	movw	r1, #0
   23144:	str	r1, [sp, #12]
   23148:	ldr	r2, [sp, #12]
   2314c:	add	r3, sp, #28
   23150:	bl	22128 <ftello64@plt+0x10860>
   23154:	str	r0, [sp, #36]	; 0x24
   23158:	ldr	r0, [sp, #36]	; 0x24
   2315c:	movw	r1, #0
   23160:	cmp	r0, r1
   23164:	bne	2316c <ftello64@plt+0x118a4>
   23168:	b	23224 <ftello64@plt+0x1195c>
   2316c:	ldr	r0, [fp, #-8]
   23170:	ldr	r0, [r0, #92]	; 0x5c
   23174:	cmp	r0, #1
   23178:	ble	2320c <ftello64@plt+0x11944>
   2317c:	mov	r0, #6
   23180:	strb	r0, [sp, #32]
   23184:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23188:	str	r0, [sp, #28]
   2318c:	ldr	r0, [fp, #-8]
   23190:	ldrb	r1, [r0, #88]	; 0x58
   23194:	bic	r1, r1, #2
   23198:	movw	r2, #2
   2319c:	orr	r1, r1, r2
   231a0:	strb	r1, [r0, #88]	; 0x58
   231a4:	ldr	r0, [fp, #-8]
   231a8:	movw	r1, #0
   231ac:	str	r1, [sp, #8]
   231b0:	ldr	r2, [sp, #8]
   231b4:	add	r3, sp, #28
   231b8:	bl	22128 <ftello64@plt+0x10860>
   231bc:	str	r0, [sp, #24]
   231c0:	ldr	r0, [sp, #24]
   231c4:	movw	r1, #0
   231c8:	cmp	r0, r1
   231cc:	bne	231d4 <ftello64@plt+0x1190c>
   231d0:	b	23224 <ftello64@plt+0x1195c>
   231d4:	ldr	r0, [fp, #-8]
   231d8:	ldr	r1, [sp, #36]	; 0x24
   231dc:	ldr	r2, [sp, #24]
   231e0:	movw	r3, #10
   231e4:	bl	200c4 <ftello64@plt+0xe7fc>
   231e8:	str	r0, [sp, #36]	; 0x24
   231ec:	ldr	r0, [sp, #24]
   231f0:	movw	r1, #0
   231f4:	cmp	r0, r1
   231f8:	beq	23208 <ftello64@plt+0x11940>
   231fc:	ldr	r0, [sp, #36]	; 0x24
   23200:	str	r0, [fp, #-4]
   23204:	b	23248 <ftello64@plt+0x11980>
   23208:	b	23220 <ftello64@plt+0x11958>
   2320c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23210:	bl	1d6fc <ftello64@plt+0xbe34>
   23214:	ldr	r0, [sp, #36]	; 0x24
   23218:	str	r0, [fp, #-4]
   2321c:	b	23248 <ftello64@plt+0x11980>
   23220:	b	23224 <ftello64@plt+0x1195c>
   23224:	ldr	r0, [fp, #-28]	; 0xffffffe4
   23228:	bl	17078 <ftello64@plt+0x57b0>
   2322c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23230:	bl	1d6fc <ftello64@plt+0xbe34>
   23234:	ldr	r0, [fp, #12]
   23238:	movw	r1, #12
   2323c:	str	r1, [r0]
   23240:	movw	r0, #0
   23244:	str	r0, [fp, #-4]
   23248:	ldr	r0, [fp, #-4]
   2324c:	mov	sp, fp
   23250:	pop	{fp, pc}
   23254:			; <UNDEFINED> instruction: 0xfffc00ff
   23258:	push	{fp, lr}
   2325c:	mov	fp, sp
   23260:	sub	sp, sp, #96	; 0x60
   23264:	ldr	ip, [fp, #12]
   23268:	ldr	lr, [fp, #8]
   2326c:	str	r0, [fp, #-8]
   23270:	str	r1, [fp, #-12]
   23274:	str	r2, [fp, #-16]
   23278:	str	r3, [fp, #-20]	; 0xffffffec
   2327c:	movw	r0, #0
   23280:	str	r0, [fp, #-24]	; 0xffffffe8
   23284:	str	r0, [fp, #-28]	; 0xffffffe4
   23288:	ldr	r0, [fp, #-12]
   2328c:	ldr	r0, [r0, #40]	; 0x28
   23290:	str	r0, [fp, #-44]	; 0xffffffd4
   23294:	ldr	r0, [fp, #-20]	; 0xffffffec
   23298:	ldr	r1, [r0]
   2329c:	str	r1, [sp, #44]	; 0x2c
   232a0:	ldr	r0, [r0, #4]
   232a4:	str	r0, [sp, #48]	; 0x30
   232a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   232ac:	ldr	r0, [r0, #4]
   232b0:	and	r0, r0, #255	; 0xff
   232b4:	cmp	r0, #23
   232b8:	bne	2353c <ftello64@plt+0x11c74>
   232bc:	movw	r0, #0
   232c0:	str	r0, [fp, #-40]	; 0xffffffd8
   232c4:	ldr	r0, [fp, #-12]
   232c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   232cc:	ldr	r2, [fp, #8]
   232d0:	bl	254ec <ftello64@plt+0x13c24>
   232d4:	str	r0, [fp, #-36]	; 0xffffffdc
   232d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   232dc:	cmn	r0, #1
   232e0:	bne	23330 <ftello64@plt+0x11a68>
   232e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   232e8:	ldr	r0, [r0, #4]
   232ec:	and	r0, r0, #255	; 0xff
   232f0:	cmp	r0, #1
   232f4:	bne	23314 <ftello64@plt+0x11a4c>
   232f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   232fc:	ldrb	r0, [r0]
   23300:	cmp	r0, #44	; 0x2c
   23304:	bne	23314 <ftello64@plt+0x11a4c>
   23308:	movw	r0, #0
   2330c:	str	r0, [fp, #-36]	; 0xffffffdc
   23310:	b	2332c <ftello64@plt+0x11a64>
   23314:	ldr	r0, [fp, #12]
   23318:	movw	r1, #10
   2331c:	str	r1, [r0]
   23320:	movw	r0, #0
   23324:	str	r0, [fp, #-4]
   23328:	b	23898 <ftello64@plt+0x11fd0>
   2332c:	b	23330 <ftello64@plt+0x11a68>
   23330:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23334:	cmn	r0, #2
   23338:	beq	233b4 <ftello64@plt+0x11aec>
   2333c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23340:	ldr	r0, [r0, #4]
   23344:	and	r0, r0, #255	; 0xff
   23348:	cmp	r0, #24
   2334c:	bne	2335c <ftello64@plt+0x11a94>
   23350:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23354:	str	r0, [sp, #36]	; 0x24
   23358:	b	233ac <ftello64@plt+0x11ae4>
   2335c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23360:	ldr	r0, [r0, #4]
   23364:	and	r0, r0, #255	; 0xff
   23368:	cmp	r0, #1
   2336c:	bne	23398 <ftello64@plt+0x11ad0>
   23370:	ldr	r0, [fp, #-20]	; 0xffffffec
   23374:	ldrb	r0, [r0]
   23378:	cmp	r0, #44	; 0x2c
   2337c:	bne	23398 <ftello64@plt+0x11ad0>
   23380:	ldr	r0, [fp, #-12]
   23384:	ldr	r1, [fp, #-20]	; 0xffffffec
   23388:	ldr	r2, [fp, #8]
   2338c:	bl	254ec <ftello64@plt+0x13c24>
   23390:	str	r0, [sp, #32]
   23394:	b	233a4 <ftello64@plt+0x11adc>
   23398:	mvn	r0, #1
   2339c:	str	r0, [sp, #32]
   233a0:	b	233a4 <ftello64@plt+0x11adc>
   233a4:	ldr	r0, [sp, #32]
   233a8:	str	r0, [sp, #36]	; 0x24
   233ac:	ldr	r0, [sp, #36]	; 0x24
   233b0:	str	r0, [fp, #-40]	; 0xffffffd8
   233b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   233b8:	cmn	r0, #2
   233bc:	movw	r0, #1
   233c0:	str	r0, [sp, #28]
   233c4:	beq	233dc <ftello64@plt+0x11b14>
   233c8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   233cc:	cmn	r0, #2
   233d0:	movw	r0, #0
   233d4:	moveq	r0, #1
   233d8:	str	r0, [sp, #28]
   233dc:	ldr	r0, [sp, #28]
   233e0:	tst	r0, #1
   233e4:	beq	2348c <ftello64@plt+0x11bc4>
   233e8:	ldr	r0, [fp, #8]
   233ec:	and	r0, r0, #2097152	; 0x200000
   233f0:	cmp	r0, #0
   233f4:	movw	r0, #0
   233f8:	movne	r0, #1
   233fc:	mvn	r1, #0
   23400:	eor	r0, r0, r1
   23404:	tst	r0, #1
   23408:	beq	23448 <ftello64@plt+0x11b80>
   2340c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23410:	ldr	r0, [r0, #4]
   23414:	and	r0, r0, #255	; 0xff
   23418:	cmp	r0, #2
   2341c:	bne	23430 <ftello64@plt+0x11b68>
   23420:	ldr	r0, [fp, #12]
   23424:	movw	r1, #9
   23428:	str	r1, [r0]
   2342c:	b	2343c <ftello64@plt+0x11b74>
   23430:	ldr	r0, [fp, #12]
   23434:	movw	r1, #10
   23438:	str	r1, [r0]
   2343c:	movw	r0, #0
   23440:	str	r0, [fp, #-4]
   23444:	b	23898 <ftello64@plt+0x11fd0>
   23448:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2344c:	ldr	r1, [fp, #-12]
   23450:	str	r0, [r1, #40]	; 0x28
   23454:	ldr	r0, [fp, #-20]	; 0xffffffec
   23458:	ldr	r1, [sp, #44]	; 0x2c
   2345c:	str	r1, [r0]
   23460:	ldr	r1, [sp, #48]	; 0x30
   23464:	str	r1, [r0, #4]
   23468:	ldr	r0, [fp, #-20]	; 0xffffffec
   2346c:	ldr	r1, [r0, #4]
   23470:	mvn	r2, #255	; 0xff
   23474:	and	r1, r1, r2
   23478:	orr	r1, r1, #1
   2347c:	str	r1, [r0, #4]
   23480:	ldr	r0, [fp, #-8]
   23484:	str	r0, [fp, #-4]
   23488:	b	23898 <ftello64@plt+0x11fd0>
   2348c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   23490:	cmn	r0, #1
   23494:	beq	234b0 <ftello64@plt+0x11be8>
   23498:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2349c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   234a0:	cmp	r0, r1
   234a4:	movw	r0, #1
   234a8:	str	r0, [sp, #24]
   234ac:	bgt	234cc <ftello64@plt+0x11c04>
   234b0:	ldr	r0, [fp, #-20]	; 0xffffffec
   234b4:	ldr	r0, [r0, #4]
   234b8:	and	r0, r0, #255	; 0xff
   234bc:	cmp	r0, #24
   234c0:	movw	r0, #0
   234c4:	movne	r0, #1
   234c8:	str	r0, [sp, #24]
   234cc:	ldr	r0, [sp, #24]
   234d0:	tst	r0, #1
   234d4:	beq	234f0 <ftello64@plt+0x11c28>
   234d8:	ldr	r0, [fp, #12]
   234dc:	movw	r1, #10
   234e0:	str	r1, [r0]
   234e4:	movw	r0, #0
   234e8:	str	r0, [fp, #-4]
   234ec:	b	23898 <ftello64@plt+0x11fd0>
   234f0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   234f4:	cmn	r0, #1
   234f8:	bne	23508 <ftello64@plt+0x11c40>
   234fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23500:	str	r0, [sp, #20]
   23504:	b	23510 <ftello64@plt+0x11c48>
   23508:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2350c:	str	r0, [sp, #20]
   23510:	ldr	r0, [sp, #20]
   23514:	movw	r1, #32767	; 0x7fff
   23518:	cmp	r1, r0
   2351c:	bge	23538 <ftello64@plt+0x11c70>
   23520:	ldr	r0, [fp, #12]
   23524:	movw	r1, #15
   23528:	str	r1, [r0]
   2352c:	movw	r0, #0
   23530:	str	r0, [fp, #-4]
   23534:	b	23898 <ftello64@plt+0x11fd0>
   23538:	b	2358c <ftello64@plt+0x11cc4>
   2353c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23540:	ldr	r0, [r0, #4]
   23544:	and	r0, r0, #255	; 0xff
   23548:	cmp	r0, #18
   2354c:	movw	r0, #0
   23550:	moveq	r0, #1
   23554:	tst	r0, #1
   23558:	movw	r0, #1
   2355c:	mov	r1, r0
   23560:	moveq	r1, #0
   23564:	str	r1, [fp, #-36]	; 0xffffffdc
   23568:	ldr	r1, [fp, #-20]	; 0xffffffec
   2356c:	ldr	r1, [r1, #4]
   23570:	and	r1, r1, #255	; 0xff
   23574:	cmp	r1, #19
   23578:	movw	r1, #0
   2357c:	moveq	r1, #1
   23580:	tst	r1, #1
   23584:	mvneq	r0, #0
   23588:	str	r0, [fp, #-40]	; 0xffffffd8
   2358c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23590:	ldr	r1, [fp, #-12]
   23594:	ldr	r2, [fp, #8]
   23598:	bl	1fe30 <ftello64@plt+0xe568>
   2359c:	ldr	r0, [fp, #-8]
   235a0:	movw	r1, #0
   235a4:	cmp	r0, r1
   235a8:	bne	235b8 <ftello64@plt+0x11cf0>
   235ac:	movw	r0, #0
   235b0:	str	r0, [fp, #-4]
   235b4:	b	23898 <ftello64@plt+0x11fd0>
   235b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   235bc:	cmp	r0, #0
   235c0:	movw	r0, #0
   235c4:	str	r0, [sp, #16]
   235c8:	bne	235e0 <ftello64@plt+0x11d18>
   235cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   235d0:	cmp	r0, #0
   235d4:	movw	r0, #0
   235d8:	moveq	r0, #1
   235dc:	str	r0, [sp, #16]
   235e0:	ldr	r0, [sp, #16]
   235e4:	tst	r0, #1
   235e8:	beq	2360c <ftello64@plt+0x11d44>
   235ec:	ldr	r0, [fp, #-8]
   235f0:	movw	r1, #5668	; 0x1624
   235f4:	movt	r1, #2
   235f8:	movw	r2, #0
   235fc:	bl	214b4 <ftello64@plt+0xfbec>
   23600:	movw	r1, #0
   23604:	str	r1, [fp, #-4]
   23608:	b	23898 <ftello64@plt+0x11fd0>
   2360c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23610:	cmp	r0, #0
   23614:	ble	23700 <ftello64@plt+0x11e38>
   23618:	ldr	r0, [fp, #-8]
   2361c:	str	r0, [fp, #-24]	; 0xffffffe8
   23620:	movw	r0, #2
   23624:	str	r0, [fp, #-32]	; 0xffffffe0
   23628:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2362c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   23630:	cmp	r0, r1
   23634:	bgt	236b4 <ftello64@plt+0x11dec>
   23638:	ldr	r0, [fp, #-8]
   2363c:	ldr	r1, [fp, #-16]
   23640:	bl	2564c <ftello64@plt+0x13d84>
   23644:	str	r0, [fp, #-8]
   23648:	ldr	r0, [fp, #-16]
   2364c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   23650:	ldr	r2, [fp, #-8]
   23654:	movw	r3, #16
   23658:	bl	200c4 <ftello64@plt+0xe7fc>
   2365c:	str	r0, [fp, #-24]	; 0xffffffe8
   23660:	ldr	r0, [fp, #-8]
   23664:	movw	r1, #0
   23668:	cmp	r0, r1
   2366c:	movw	r0, #1
   23670:	str	r0, [sp, #12]
   23674:	beq	23690 <ftello64@plt+0x11dc8>
   23678:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2367c:	movw	r1, #0
   23680:	cmp	r0, r1
   23684:	movw	r0, #0
   23688:	moveq	r0, #1
   2368c:	str	r0, [sp, #12]
   23690:	ldr	r0, [sp, #12]
   23694:	tst	r0, #1
   23698:	beq	236a0 <ftello64@plt+0x11dd8>
   2369c:	b	23884 <ftello64@plt+0x11fbc>
   236a0:	b	236a4 <ftello64@plt+0x11ddc>
   236a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   236a8:	add	r0, r0, #1
   236ac:	str	r0, [fp, #-32]	; 0xffffffe0
   236b0:	b	23628 <ftello64@plt+0x11d60>
   236b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   236b8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   236bc:	cmp	r0, r1
   236c0:	bne	236d0 <ftello64@plt+0x11e08>
   236c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   236c8:	str	r0, [fp, #-4]
   236cc:	b	23898 <ftello64@plt+0x11fd0>
   236d0:	ldr	r0, [fp, #-8]
   236d4:	ldr	r1, [fp, #-16]
   236d8:	bl	2564c <ftello64@plt+0x13d84>
   236dc:	str	r0, [fp, #-8]
   236e0:	ldr	r0, [fp, #-8]
   236e4:	movw	r1, #0
   236e8:	cmp	r0, r1
   236ec:	bne	236f4 <ftello64@plt+0x11e2c>
   236f0:	b	23884 <ftello64@plt+0x11fbc>
   236f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   236f8:	str	r0, [fp, #-28]	; 0xffffffe4
   236fc:	b	23708 <ftello64@plt+0x11e40>
   23700:	movw	r0, #0
   23704:	str	r0, [fp, #-28]	; 0xffffffe4
   23708:	ldr	r0, [fp, #-8]
   2370c:	ldr	r0, [r0, #24]
   23710:	and	r0, r0, #255	; 0xff
   23714:	cmp	r0, #17
   23718:	bne	2373c <ftello64@plt+0x11e74>
   2371c:	ldr	r0, [fp, #-8]
   23720:	ldr	r0, [r0, #20]
   23724:	str	r0, [sp, #40]	; 0x28
   23728:	ldr	r0, [fp, #-8]
   2372c:	ldr	r2, [sp, #40]	; 0x28
   23730:	movw	r1, #22492	; 0x57dc
   23734:	movt	r1, #2
   23738:	bl	214b4 <ftello64@plt+0xfbec>
   2373c:	ldr	r0, [fp, #-16]
   23740:	ldr	r1, [fp, #-8]
   23744:	ldr	r2, [fp, #-40]	; 0xffffffd8
   23748:	cmn	r2, #1
   2374c:	movw	r2, #0
   23750:	moveq	r2, #1
   23754:	tst	r2, #1
   23758:	movw	r2, #11
   2375c:	moveq	r2, #10
   23760:	movw	r3, #0
   23764:	str	r2, [sp, #8]
   23768:	mov	r2, r3
   2376c:	ldr	r3, [sp, #8]
   23770:	bl	200c4 <ftello64@plt+0xe7fc>
   23774:	str	r0, [fp, #-24]	; 0xffffffe8
   23778:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2377c:	movw	r1, #0
   23780:	cmp	r0, r1
   23784:	bne	2378c <ftello64@plt+0x11ec4>
   23788:	b	23884 <ftello64@plt+0x11fbc>
   2378c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23790:	add	r0, r0, #2
   23794:	str	r0, [fp, #-32]	; 0xffffffe0
   23798:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2379c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   237a0:	cmp	r0, r1
   237a4:	bgt	23850 <ftello64@plt+0x11f88>
   237a8:	ldr	r0, [fp, #-8]
   237ac:	ldr	r1, [fp, #-16]
   237b0:	bl	2564c <ftello64@plt+0x13d84>
   237b4:	str	r0, [fp, #-8]
   237b8:	ldr	r0, [fp, #-16]
   237bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   237c0:	ldr	r2, [fp, #-8]
   237c4:	movw	r3, #16
   237c8:	bl	200c4 <ftello64@plt+0xe7fc>
   237cc:	str	r0, [fp, #-24]	; 0xffffffe8
   237d0:	ldr	r0, [fp, #-8]
   237d4:	movw	r1, #0
   237d8:	cmp	r0, r1
   237dc:	movw	r0, #1
   237e0:	str	r0, [sp, #4]
   237e4:	beq	23800 <ftello64@plt+0x11f38>
   237e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   237ec:	movw	r1, #0
   237f0:	cmp	r0, r1
   237f4:	movw	r0, #0
   237f8:	moveq	r0, #1
   237fc:	str	r0, [sp, #4]
   23800:	ldr	r0, [sp, #4]
   23804:	tst	r0, #1
   23808:	beq	23810 <ftello64@plt+0x11f48>
   2380c:	b	23884 <ftello64@plt+0x11fbc>
   23810:	ldr	r0, [fp, #-16]
   23814:	ldr	r1, [fp, #-24]	; 0xffffffe8
   23818:	movw	r2, #0
   2381c:	movw	r3, #10
   23820:	bl	200c4 <ftello64@plt+0xe7fc>
   23824:	str	r0, [fp, #-24]	; 0xffffffe8
   23828:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2382c:	movw	r1, #0
   23830:	cmp	r0, r1
   23834:	bne	2383c <ftello64@plt+0x11f74>
   23838:	b	23884 <ftello64@plt+0x11fbc>
   2383c:	b	23840 <ftello64@plt+0x11f78>
   23840:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23844:	add	r0, r0, #1
   23848:	str	r0, [fp, #-32]	; 0xffffffe0
   2384c:	b	23798 <ftello64@plt+0x11ed0>
   23850:	ldr	r0, [fp, #-28]	; 0xffffffe4
   23854:	movw	r1, #0
   23858:	cmp	r0, r1
   2385c:	beq	23878 <ftello64@plt+0x11fb0>
   23860:	ldr	r0, [fp, #-16]
   23864:	ldr	r1, [fp, #-28]	; 0xffffffe4
   23868:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2386c:	movw	r3, #16
   23870:	bl	200c4 <ftello64@plt+0xe7fc>
   23874:	str	r0, [fp, #-24]	; 0xffffffe8
   23878:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2387c:	str	r0, [fp, #-4]
   23880:	b	23898 <ftello64@plt+0x11fd0>
   23884:	ldr	r0, [fp, #12]
   23888:	movw	r1, #12
   2388c:	str	r1, [r0]
   23890:	movw	r0, #0
   23894:	str	r0, [fp, #-4]
   23898:	ldr	r0, [fp, #-4]
   2389c:	mov	sp, fp
   238a0:	pop	{fp, pc}
   238a4:	sub	sp, sp, #32
   238a8:	str	r0, [sp, #24]
   238ac:	str	r1, [sp, #20]
   238b0:	str	r2, [sp, #16]
   238b4:	ldr	r0, [sp, #20]
   238b8:	ldr	r0, [r0, #56]	; 0x38
   238bc:	ldr	r1, [sp, #20]
   238c0:	ldr	r1, [r1, #40]	; 0x28
   238c4:	cmp	r0, r1
   238c8:	bgt	238f0 <ftello64@plt+0x12028>
   238cc:	ldr	r0, [sp, #24]
   238d0:	ldr	r1, [r0, #4]
   238d4:	mvn	r2, #255	; 0xff
   238d8:	and	r1, r1, r2
   238dc:	orr	r1, r1, #2
   238e0:	str	r1, [r0, #4]
   238e4:	movw	r0, #0
   238e8:	str	r0, [sp, #28]
   238ec:	b	23c08 <ftello64@plt+0x12340>
   238f0:	ldr	r0, [sp, #20]
   238f4:	ldr	r0, [r0, #4]
   238f8:	ldr	r1, [sp, #20]
   238fc:	ldr	r1, [r1, #40]	; 0x28
   23900:	add	r1, r1, #0
   23904:	add	r0, r0, r1
   23908:	ldrb	r0, [r0]
   2390c:	strb	r0, [sp, #15]
   23910:	ldrb	r0, [sp, #15]
   23914:	ldr	r1, [sp, #24]
   23918:	strb	r0, [r1]
   2391c:	ldr	r0, [sp, #20]
   23920:	ldr	r0, [r0, #80]	; 0x50
   23924:	cmp	r0, #1
   23928:	ble	23984 <ftello64@plt+0x120bc>
   2392c:	ldr	r0, [sp, #20]
   23930:	ldr	r0, [r0, #40]	; 0x28
   23934:	ldr	r1, [sp, #20]
   23938:	ldr	r1, [r1, #28]
   2393c:	cmp	r0, r1
   23940:	beq	23984 <ftello64@plt+0x120bc>
   23944:	ldr	r0, [sp, #20]
   23948:	ldr	r1, [r0, #8]
   2394c:	ldr	r0, [r0, #40]	; 0x28
   23950:	add	r0, r1, r0, lsl #2
   23954:	ldr	r0, [r0]
   23958:	cmn	r0, #1
   2395c:	bne	23984 <ftello64@plt+0x120bc>
   23960:	ldr	r0, [sp, #24]
   23964:	ldr	r1, [r0, #4]
   23968:	mvn	r2, #255	; 0xff
   2396c:	and	r1, r1, r2
   23970:	orr	r1, r1, #1
   23974:	str	r1, [r0, #4]
   23978:	movw	r0, #1
   2397c:	str	r0, [sp, #28]
   23980:	b	23c08 <ftello64@plt+0x12340>
   23984:	ldrb	r0, [sp, #15]
   23988:	cmp	r0, #92	; 0x5c
   2398c:	bne	23a1c <ftello64@plt+0x12154>
   23990:	ldr	r0, [sp, #16]
   23994:	and	r0, r0, #1
   23998:	cmp	r0, #0
   2399c:	beq	23a1c <ftello64@plt+0x12154>
   239a0:	ldr	r0, [sp, #20]
   239a4:	ldr	r0, [r0, #40]	; 0x28
   239a8:	add	r0, r0, #1
   239ac:	ldr	r1, [sp, #20]
   239b0:	ldr	r1, [r1, #48]	; 0x30
   239b4:	cmp	r0, r1
   239b8:	bge	23a1c <ftello64@plt+0x12154>
   239bc:	ldr	r0, [sp, #20]
   239c0:	ldr	r1, [r0, #40]	; 0x28
   239c4:	add	r1, r1, #1
   239c8:	str	r1, [r0, #40]	; 0x28
   239cc:	ldr	r0, [sp, #20]
   239d0:	ldr	r0, [r0, #4]
   239d4:	ldr	r1, [sp, #20]
   239d8:	ldr	r1, [r1, #40]	; 0x28
   239dc:	add	r1, r1, #0
   239e0:	add	r0, r0, r1
   239e4:	ldrb	r0, [r0]
   239e8:	strb	r0, [sp, #14]
   239ec:	ldrb	r0, [sp, #14]
   239f0:	ldr	r1, [sp, #24]
   239f4:	strb	r0, [r1]
   239f8:	ldr	r0, [sp, #24]
   239fc:	ldr	r1, [r0, #4]
   23a00:	mvn	r2, #255	; 0xff
   23a04:	and	r1, r1, r2
   23a08:	orr	r1, r1, #1
   23a0c:	str	r1, [r0, #4]
   23a10:	movw	r0, #1
   23a14:	str	r0, [sp, #28]
   23a18:	b	23c08 <ftello64@plt+0x12340>
   23a1c:	ldrb	r0, [sp, #15]
   23a20:	cmp	r0, #91	; 0x5b
   23a24:	bne	23b5c <ftello64@plt+0x12294>
   23a28:	ldr	r0, [sp, #20]
   23a2c:	ldr	r0, [r0, #40]	; 0x28
   23a30:	add	r0, r0, #1
   23a34:	ldr	r1, [sp, #20]
   23a38:	ldr	r1, [r1, #48]	; 0x30
   23a3c:	cmp	r0, r1
   23a40:	bge	23a68 <ftello64@plt+0x121a0>
   23a44:	ldr	r0, [sp, #20]
   23a48:	ldr	r0, [r0, #4]
   23a4c:	ldr	r1, [sp, #20]
   23a50:	ldr	r1, [r1, #40]	; 0x28
   23a54:	add	r1, r1, #1
   23a58:	add	r0, r0, r1
   23a5c:	ldrb	r0, [r0]
   23a60:	strb	r0, [sp, #13]
   23a64:	b	23a70 <ftello64@plt+0x121a8>
   23a68:	movw	r0, #0
   23a6c:	strb	r0, [sp, #13]
   23a70:	ldrb	r0, [sp, #13]
   23a74:	ldr	r1, [sp, #24]
   23a78:	strb	r0, [r1]
   23a7c:	mov	r0, #2
   23a80:	str	r0, [sp, #8]
   23a84:	ldrb	r0, [sp, #13]
   23a88:	mov	r1, r0
   23a8c:	cmp	r0, #46	; 0x2e
   23a90:	str	r1, [sp, #4]
   23a94:	beq	23abc <ftello64@plt+0x121f4>
   23a98:	b	23a9c <ftello64@plt+0x121d4>
   23a9c:	ldr	r0, [sp, #4]
   23aa0:	cmp	r0, #58	; 0x3a
   23aa4:	beq	23af4 <ftello64@plt+0x1222c>
   23aa8:	b	23aac <ftello64@plt+0x121e4>
   23aac:	ldr	r0, [sp, #4]
   23ab0:	cmp	r0, #61	; 0x3d
   23ab4:	beq	23ad8 <ftello64@plt+0x12210>
   23ab8:	b	23b24 <ftello64@plt+0x1225c>
   23abc:	ldr	r0, [sp, #24]
   23ac0:	ldr	r1, [r0, #4]
   23ac4:	mvn	r2, #255	; 0xff
   23ac8:	and	r1, r1, r2
   23acc:	orr	r1, r1, #26
   23ad0:	str	r1, [r0, #4]
   23ad4:	b	23b50 <ftello64@plt+0x12288>
   23ad8:	ldr	r0, [sp, #24]
   23adc:	ldr	r1, [r0, #4]
   23ae0:	mvn	r2, #255	; 0xff
   23ae4:	and	r1, r1, r2
   23ae8:	orr	r1, r1, #28
   23aec:	str	r1, [r0, #4]
   23af0:	b	23b50 <ftello64@plt+0x12288>
   23af4:	ldr	r0, [sp, #16]
   23af8:	and	r0, r0, #4
   23afc:	cmp	r0, #0
   23b00:	beq	23b20 <ftello64@plt+0x12258>
   23b04:	ldr	r0, [sp, #24]
   23b08:	ldr	r1, [r0, #4]
   23b0c:	mvn	r2, #255	; 0xff
   23b10:	and	r1, r1, r2
   23b14:	orr	r1, r1, #30
   23b18:	str	r1, [r0, #4]
   23b1c:	b	23b50 <ftello64@plt+0x12288>
   23b20:	b	23b24 <ftello64@plt+0x1225c>
   23b24:	ldr	r0, [sp, #24]
   23b28:	ldr	r1, [r0, #4]
   23b2c:	mvn	r2, #255	; 0xff
   23b30:	and	r1, r1, r2
   23b34:	orr	r1, r1, #1
   23b38:	str	r1, [r0, #4]
   23b3c:	ldrb	r0, [sp, #15]
   23b40:	ldr	r1, [sp, #24]
   23b44:	strb	r0, [r1]
   23b48:	movw	r0, #1
   23b4c:	str	r0, [sp, #8]
   23b50:	ldr	r0, [sp, #8]
   23b54:	str	r0, [sp, #28]
   23b58:	b	23c08 <ftello64@plt+0x12340>
   23b5c:	ldrb	r0, [sp, #15]
   23b60:	mov	r1, r0
   23b64:	cmp	r0, #45	; 0x2d
   23b68:	str	r1, [sp]
   23b6c:	beq	23b94 <ftello64@plt+0x122cc>
   23b70:	b	23b74 <ftello64@plt+0x122ac>
   23b74:	ldr	r0, [sp]
   23b78:	cmp	r0, #93	; 0x5d
   23b7c:	beq	23bb0 <ftello64@plt+0x122e8>
   23b80:	b	23b84 <ftello64@plt+0x122bc>
   23b84:	ldr	r0, [sp]
   23b88:	cmp	r0, #94	; 0x5e
   23b8c:	beq	23bcc <ftello64@plt+0x12304>
   23b90:	b	23be8 <ftello64@plt+0x12320>
   23b94:	ldr	r0, [sp, #24]
   23b98:	ldr	r1, [r0, #4]
   23b9c:	mvn	r2, #255	; 0xff
   23ba0:	and	r1, r1, r2
   23ba4:	orr	r1, r1, #22
   23ba8:	str	r1, [r0, #4]
   23bac:	b	23c00 <ftello64@plt+0x12338>
   23bb0:	ldr	r0, [sp, #24]
   23bb4:	ldr	r1, [r0, #4]
   23bb8:	mvn	r2, #255	; 0xff
   23bbc:	and	r1, r1, r2
   23bc0:	orr	r1, r1, #21
   23bc4:	str	r1, [r0, #4]
   23bc8:	b	23c00 <ftello64@plt+0x12338>
   23bcc:	ldr	r0, [sp, #24]
   23bd0:	ldr	r1, [r0, #4]
   23bd4:	mvn	r2, #255	; 0xff
   23bd8:	and	r1, r1, r2
   23bdc:	orr	r1, r1, #25
   23be0:	str	r1, [r0, #4]
   23be4:	b	23c00 <ftello64@plt+0x12338>
   23be8:	ldr	r0, [sp, #24]
   23bec:	ldr	r1, [r0, #4]
   23bf0:	mvn	r2, #255	; 0xff
   23bf4:	and	r1, r1, r2
   23bf8:	orr	r1, r1, #1
   23bfc:	str	r1, [r0, #4]
   23c00:	movw	r0, #1
   23c04:	str	r0, [sp, #28]
   23c08:	ldr	r0, [sp, #28]
   23c0c:	add	sp, sp, #32
   23c10:	bx	lr
   23c14:	sub	sp, sp, #8
   23c18:	str	r0, [sp, #4]
   23c1c:	str	r1, [sp]
   23c20:	ldr	r0, [sp]
   23c24:	asr	r1, r0, #31
   23c28:	add	r1, r0, r1, lsr #27
   23c2c:	bic	r2, r1, #31
   23c30:	sub	r0, r0, r2
   23c34:	mov	r2, #1
   23c38:	lsl	r0, r2, r0
   23c3c:	ldr	r2, [sp, #4]
   23c40:	asr	r1, r1, #5
   23c44:	add	r1, r2, r1, lsl #2
   23c48:	ldr	r2, [r1]
   23c4c:	orr	r0, r2, r0
   23c50:	str	r0, [r1]
   23c54:	add	sp, sp, #8
   23c58:	bx	lr
   23c5c:	push	{r4, sl, fp, lr}
   23c60:	add	fp, sp, #8
   23c64:	sub	sp, sp, #48	; 0x30
   23c68:	ldr	ip, [fp, #16]
   23c6c:	ldr	lr, [fp, #12]
   23c70:	ldr	r4, [fp, #8]
   23c74:	str	r0, [fp, #-16]
   23c78:	str	r1, [fp, #-20]	; 0xffffffec
   23c7c:	str	r2, [fp, #-24]	; 0xffffffe8
   23c80:	str	r3, [sp, #28]
   23c84:	and	r0, ip, #1
   23c88:	strb	r0, [sp, #27]
   23c8c:	ldr	r0, [fp, #-20]	; 0xffffffec
   23c90:	ldr	r1, [fp, #-20]	; 0xffffffec
   23c94:	ldr	r1, [r1, #40]	; 0x28
   23c98:	str	lr, [sp, #8]
   23c9c:	str	r4, [sp, #4]
   23ca0:	bl	25080 <ftello64@plt+0x137b8>
   23ca4:	str	r0, [sp, #20]
   23ca8:	ldr	r0, [sp, #20]
   23cac:	cmp	r0, #1
   23cb0:	ble	23cf8 <ftello64@plt+0x12430>
   23cb4:	ldr	r0, [fp, #-16]
   23cb8:	movw	r1, #1
   23cbc:	str	r1, [r0]
   23cc0:	ldr	r0, [fp, #-20]	; 0xffffffec
   23cc4:	ldr	r1, [fp, #-20]	; 0xffffffec
   23cc8:	ldr	r1, [r1, #40]	; 0x28
   23ccc:	bl	211cc <ftello64@plt+0xf904>
   23cd0:	ldr	r1, [fp, #-16]
   23cd4:	str	r0, [r1, #4]
   23cd8:	ldr	r0, [sp, #20]
   23cdc:	ldr	r1, [fp, #-20]	; 0xffffffec
   23ce0:	ldr	r2, [r1, #40]	; 0x28
   23ce4:	add	r0, r2, r0
   23ce8:	str	r0, [r1, #40]	; 0x28
   23cec:	movw	r0, #0
   23cf0:	str	r0, [fp, #-12]
   23cf4:	b	23dd0 <ftello64@plt+0x12508>
   23cf8:	ldr	r0, [sp, #28]
   23cfc:	ldr	r1, [fp, #-20]	; 0xffffffec
   23d00:	ldr	r2, [r1, #40]	; 0x28
   23d04:	add	r0, r2, r0
   23d08:	str	r0, [r1, #40]	; 0x28
   23d0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23d10:	ldr	r0, [r0, #4]
   23d14:	and	r0, r0, #255	; 0xff
   23d18:	cmp	r0, #26
   23d1c:	beq	23d48 <ftello64@plt+0x12480>
   23d20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23d24:	ldr	r0, [r0, #4]
   23d28:	and	r0, r0, #255	; 0xff
   23d2c:	cmp	r0, #30
   23d30:	beq	23d48 <ftello64@plt+0x12480>
   23d34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23d38:	ldr	r0, [r0, #4]
   23d3c:	and	r0, r0, #255	; 0xff
   23d40:	cmp	r0, #28
   23d44:	bne	23d60 <ftello64@plt+0x12498>
   23d48:	ldr	r0, [fp, #-16]
   23d4c:	ldr	r1, [fp, #-20]	; 0xffffffec
   23d50:	ldr	r2, [fp, #-24]	; 0xffffffe8
   23d54:	bl	2511c <ftello64@plt+0x13854>
   23d58:	str	r0, [fp, #-12]
   23d5c:	b	23dd0 <ftello64@plt+0x12508>
   23d60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23d64:	ldr	r0, [r0, #4]
   23d68:	and	r0, r0, #255	; 0xff
   23d6c:	cmp	r0, #22
   23d70:	bne	23db0 <ftello64@plt+0x124e8>
   23d74:	ldrb	r0, [sp, #27]
   23d78:	tst	r0, #1
   23d7c:	bne	23db0 <ftello64@plt+0x124e8>
   23d80:	ldr	r1, [fp, #-20]	; 0xffffffec
   23d84:	ldr	r2, [fp, #12]
   23d88:	add	r0, sp, #12
   23d8c:	bl	238a4 <ftello64@plt+0x11fdc>
   23d90:	ldr	r1, [sp, #16]
   23d94:	and	r1, r1, #255	; 0xff
   23d98:	cmp	r1, #21
   23d9c:	beq	23dac <ftello64@plt+0x124e4>
   23da0:	movw	r0, #11
   23da4:	str	r0, [fp, #-12]
   23da8:	b	23dd0 <ftello64@plt+0x12508>
   23dac:	b	23db0 <ftello64@plt+0x124e8>
   23db0:	ldr	r0, [fp, #-16]
   23db4:	movw	r1, #0
   23db8:	str	r1, [r0]
   23dbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23dc0:	ldrb	r0, [r0]
   23dc4:	ldr	r2, [fp, #-16]
   23dc8:	strb	r0, [r2, #4]
   23dcc:	str	r1, [fp, #-12]
   23dd0:	ldr	r0, [fp, #-12]
   23dd4:	sub	sp, fp, #8
   23dd8:	pop	{r4, sl, fp, pc}
   23ddc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23de0:	add	fp, sp, #28
   23de4:	sub	sp, sp, #100	; 0x64
   23de8:	ldr	ip, [fp, #40]	; 0x28
   23dec:	ldr	lr, [fp, #36]	; 0x24
   23df0:	ldr	r4, [fp, #32]
   23df4:	ldr	r5, [fp, #28]
   23df8:	ldr	r6, [fp, #24]
   23dfc:	ldr	r7, [fp, #20]
   23e00:	ldr	r8, [fp, #16]
   23e04:	ldr	r9, [fp, #12]
   23e08:	ldr	sl, [fp, #8]
   23e0c:	str	r0, [fp, #-36]	; 0xffffffdc
   23e10:	str	r1, [fp, #-40]	; 0xffffffd8
   23e14:	str	r2, [fp, #-44]	; 0xffffffd4
   23e18:	str	r3, [fp, #-48]	; 0xffffffd0
   23e1c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23e20:	ldr	r0, [r0]
   23e24:	cmp	r0, #2
   23e28:	movw	r0, #1
   23e2c:	str	r0, [sp, #44]	; 0x2c
   23e30:	beq	23e7c <ftello64@plt+0x125b4>
   23e34:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23e38:	ldr	r0, [r0]
   23e3c:	cmp	r0, #4
   23e40:	movw	r0, #1
   23e44:	str	r0, [sp, #44]	; 0x2c
   23e48:	beq	23e7c <ftello64@plt+0x125b4>
   23e4c:	ldr	r0, [fp, #8]
   23e50:	ldr	r0, [r0]
   23e54:	cmp	r0, #2
   23e58:	movw	r0, #1
   23e5c:	str	r0, [sp, #44]	; 0x2c
   23e60:	beq	23e7c <ftello64@plt+0x125b4>
   23e64:	ldr	r0, [fp, #8]
   23e68:	ldr	r0, [r0]
   23e6c:	cmp	r0, #4
   23e70:	movw	r0, #0
   23e74:	moveq	r0, #1
   23e78:	str	r0, [sp, #44]	; 0x2c
   23e7c:	ldr	r0, [sp, #44]	; 0x2c
   23e80:	tst	r0, #1
   23e84:	beq	23e94 <ftello64@plt+0x125cc>
   23e88:	movw	r0, #11
   23e8c:	str	r0, [fp, #-32]	; 0xffffffe0
   23e90:	b	24254 <ftello64@plt+0x1298c>
   23e94:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23e98:	ldr	r0, [r0]
   23e9c:	cmp	r0, #3
   23ea0:	bne	23ec0 <ftello64@plt+0x125f8>
   23ea4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23ea8:	ldr	r0, [r0, #4]
   23eac:	bl	1173c <strlen@plt>
   23eb0:	cmp	r0, #1
   23eb4:	movw	r0, #1
   23eb8:	str	r0, [sp, #40]	; 0x28
   23ebc:	bhi	23efc <ftello64@plt+0x12634>
   23ec0:	ldr	r0, [fp, #8]
   23ec4:	ldr	r0, [r0]
   23ec8:	cmp	r0, #3
   23ecc:	movw	r0, #0
   23ed0:	str	r0, [sp, #36]	; 0x24
   23ed4:	bne	23ef4 <ftello64@plt+0x1262c>
   23ed8:	ldr	r0, [fp, #8]
   23edc:	ldr	r0, [r0, #4]
   23ee0:	bl	1173c <strlen@plt>
   23ee4:	cmp	r0, #1
   23ee8:	movw	r0, #0
   23eec:	movhi	r0, #1
   23ef0:	str	r0, [sp, #36]	; 0x24
   23ef4:	ldr	r0, [sp, #36]	; 0x24
   23ef8:	str	r0, [sp, #40]	; 0x28
   23efc:	ldr	r0, [sp, #40]	; 0x28
   23f00:	tst	r0, #1
   23f04:	beq	23f14 <ftello64@plt+0x1264c>
   23f08:	movw	r0, #3
   23f0c:	str	r0, [fp, #-32]	; 0xffffffe0
   23f10:	b	24254 <ftello64@plt+0x1298c>
   23f14:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23f18:	ldr	r0, [r0]
   23f1c:	cmp	r0, #0
   23f20:	bne	23f34 <ftello64@plt+0x1266c>
   23f24:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23f28:	ldrb	r0, [r0, #4]
   23f2c:	str	r0, [sp, #32]
   23f30:	b	23f6c <ftello64@plt+0x126a4>
   23f34:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23f38:	ldr	r0, [r0]
   23f3c:	cmp	r0, #3
   23f40:	bne	23f58 <ftello64@plt+0x12690>
   23f44:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23f48:	ldr	r0, [r0, #4]
   23f4c:	ldrb	r0, [r0]
   23f50:	str	r0, [sp, #28]
   23f54:	b	23f64 <ftello64@plt+0x1269c>
   23f58:	movw	r0, #0
   23f5c:	str	r0, [sp, #28]
   23f60:	b	23f64 <ftello64@plt+0x1269c>
   23f64:	ldr	r0, [sp, #28]
   23f68:	str	r0, [sp, #32]
   23f6c:	ldr	r0, [sp, #32]
   23f70:	str	r0, [fp, #-52]	; 0xffffffcc
   23f74:	ldr	r0, [fp, #8]
   23f78:	ldr	r0, [r0]
   23f7c:	cmp	r0, #0
   23f80:	bne	23f94 <ftello64@plt+0x126cc>
   23f84:	ldr	r0, [fp, #8]
   23f88:	ldrb	r0, [r0, #4]
   23f8c:	str	r0, [sp, #24]
   23f90:	b	23fcc <ftello64@plt+0x12704>
   23f94:	ldr	r0, [fp, #8]
   23f98:	ldr	r0, [r0]
   23f9c:	cmp	r0, #3
   23fa0:	bne	23fb8 <ftello64@plt+0x126f0>
   23fa4:	ldr	r0, [fp, #8]
   23fa8:	ldr	r0, [r0, #4]
   23fac:	ldrb	r0, [r0]
   23fb0:	str	r0, [sp, #20]
   23fb4:	b	23fc4 <ftello64@plt+0x126fc>
   23fb8:	movw	r0, #0
   23fbc:	str	r0, [sp, #20]
   23fc0:	b	23fc4 <ftello64@plt+0x126fc>
   23fc4:	ldr	r0, [sp, #20]
   23fc8:	str	r0, [sp, #24]
   23fcc:	ldr	r0, [sp, #24]
   23fd0:	str	r0, [fp, #-56]	; 0xffffffc8
   23fd4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23fd8:	ldr	r0, [r0]
   23fdc:	cmp	r0, #0
   23fe0:	beq	23ff4 <ftello64@plt+0x1272c>
   23fe4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   23fe8:	ldr	r0, [r0]
   23fec:	cmp	r0, #3
   23ff0:	bne	2400c <ftello64@plt+0x12744>
   23ff4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   23ff8:	ldr	r1, [fp, #12]
   23ffc:	and	r0, r0, #255	; 0xff
   24000:	bl	254a4 <ftello64@plt+0x13bdc>
   24004:	str	r0, [sp, #16]
   24008:	b	24018 <ftello64@plt+0x12750>
   2400c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   24010:	ldr	r0, [r0, #4]
   24014:	str	r0, [sp, #16]
   24018:	ldr	r0, [sp, #16]
   2401c:	str	r0, [fp, #-60]	; 0xffffffc4
   24020:	ldr	r0, [fp, #8]
   24024:	ldr	r0, [r0]
   24028:	cmp	r0, #0
   2402c:	beq	24040 <ftello64@plt+0x12778>
   24030:	ldr	r0, [fp, #8]
   24034:	ldr	r0, [r0]
   24038:	cmp	r0, #3
   2403c:	bne	24058 <ftello64@plt+0x12790>
   24040:	ldr	r0, [fp, #-56]	; 0xffffffc8
   24044:	ldr	r1, [fp, #12]
   24048:	and	r0, r0, #255	; 0xff
   2404c:	bl	254a4 <ftello64@plt+0x13bdc>
   24050:	str	r0, [sp, #12]
   24054:	b	24064 <ftello64@plt+0x1279c>
   24058:	ldr	r0, [fp, #8]
   2405c:	ldr	r0, [r0, #4]
   24060:	str	r0, [sp, #12]
   24064:	ldr	r0, [sp, #12]
   24068:	str	r0, [sp, #64]	; 0x40
   2406c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   24070:	cmn	r0, #1
   24074:	beq	24084 <ftello64@plt+0x127bc>
   24078:	ldr	r0, [sp, #64]	; 0x40
   2407c:	cmn	r0, #1
   24080:	bne	24090 <ftello64@plt+0x127c8>
   24084:	movw	r0, #3
   24088:	str	r0, [fp, #-32]	; 0xffffffe0
   2408c:	b	24254 <ftello64@plt+0x1298c>
   24090:	ldr	r0, [fp, #16]
   24094:	and	r0, r0, #65536	; 0x10000
   24098:	cmp	r0, #0
   2409c:	movw	r0, #0
   240a0:	str	r0, [sp, #8]
   240a4:	beq	240c0 <ftello64@plt+0x127f8>
   240a8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   240ac:	ldr	r1, [sp, #64]	; 0x40
   240b0:	cmp	r0, r1
   240b4:	movw	r0, #0
   240b8:	movhi	r0, #1
   240bc:	str	r0, [sp, #8]
   240c0:	ldr	r0, [sp, #8]
   240c4:	tst	r0, #1
   240c8:	beq	240d8 <ftello64@plt+0x12810>
   240cc:	movw	r0, #11
   240d0:	str	r0, [fp, #-32]	; 0xffffffe0
   240d4:	b	24254 <ftello64@plt+0x1298c>
   240d8:	b	240dc <ftello64@plt+0x12814>
   240dc:	ldr	r0, [fp, #12]
   240e0:	ldr	r0, [r0, #92]	; 0x5c
   240e4:	cmp	r0, #1
   240e8:	ble	241f8 <ftello64@plt+0x12930>
   240ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   240f0:	ldr	r0, [r0]
   240f4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   240f8:	ldr	r1, [r1, #32]
   240fc:	cmp	r0, r1
   24100:	bne	241c4 <ftello64@plt+0x128fc>
   24104:	ldr	r0, [fp, #-40]	; 0xffffffd8
   24108:	ldr	r0, [r0, #32]
   2410c:	mov	r1, #1
   24110:	orr	r0, r1, r0, lsl #1
   24114:	str	r0, [sp, #52]	; 0x34
   24118:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2411c:	ldr	r0, [r0, #4]
   24120:	ldr	r1, [sp, #52]	; 0x34
   24124:	lsl	r1, r1, #2
   24128:	bl	3845c <ftello64@plt+0x26b94>
   2412c:	str	r0, [sp, #60]	; 0x3c
   24130:	ldr	r0, [fp, #-40]	; 0xffffffd8
   24134:	ldr	r0, [r0, #8]
   24138:	ldr	r1, [sp, #52]	; 0x34
   2413c:	lsl	r1, r1, #2
   24140:	bl	3845c <ftello64@plt+0x26b94>
   24144:	str	r0, [sp, #56]	; 0x38
   24148:	ldr	r0, [sp, #60]	; 0x3c
   2414c:	movw	r1, #0
   24150:	cmp	r0, r1
   24154:	movw	r0, #1
   24158:	str	r0, [sp, #4]
   2415c:	beq	24178 <ftello64@plt+0x128b0>
   24160:	ldr	r0, [sp, #56]	; 0x38
   24164:	movw	r1, #0
   24168:	cmp	r0, r1
   2416c:	movw	r0, #0
   24170:	moveq	r0, #1
   24174:	str	r0, [sp, #4]
   24178:	ldr	r0, [sp, #4]
   2417c:	tst	r0, #1
   24180:	beq	241a0 <ftello64@plt+0x128d8>
   24184:	ldr	r0, [sp, #60]	; 0x3c
   24188:	bl	17078 <ftello64@plt+0x57b0>
   2418c:	ldr	r0, [sp, #56]	; 0x38
   24190:	bl	17078 <ftello64@plt+0x57b0>
   24194:	movw	r0, #12
   24198:	str	r0, [fp, #-32]	; 0xffffffe0
   2419c:	b	24254 <ftello64@plt+0x1298c>
   241a0:	ldr	r0, [sp, #60]	; 0x3c
   241a4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   241a8:	str	r0, [r1, #4]
   241ac:	ldr	r0, [sp, #56]	; 0x38
   241b0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   241b4:	str	r0, [r1, #8]
   241b8:	ldr	r0, [sp, #52]	; 0x34
   241bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   241c0:	str	r0, [r1]
   241c4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   241c8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   241cc:	ldr	r2, [r1, #4]
   241d0:	ldr	r1, [r1, #32]
   241d4:	str	r0, [r2, r1, lsl #2]
   241d8:	ldr	r0, [sp, #64]	; 0x40
   241dc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   241e0:	ldr	r2, [r1, #8]
   241e4:	ldr	r3, [r1, #32]
   241e8:	add	ip, r3, #1
   241ec:	str	ip, [r1, #32]
   241f0:	add	r1, r2, r3, lsl #2
   241f4:	str	r0, [r1]
   241f8:	movw	r0, #0
   241fc:	str	r0, [sp, #48]	; 0x30
   24200:	ldr	r0, [sp, #48]	; 0x30
   24204:	cmp	r0, #256	; 0x100
   24208:	bcs	2424c <ftello64@plt+0x12984>
   2420c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   24210:	ldr	r1, [sp, #48]	; 0x30
   24214:	cmp	r0, r1
   24218:	bhi	24238 <ftello64@plt+0x12970>
   2421c:	ldr	r0, [sp, #48]	; 0x30
   24220:	ldr	r1, [sp, #64]	; 0x40
   24224:	cmp	r0, r1
   24228:	bhi	24238 <ftello64@plt+0x12970>
   2422c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   24230:	ldr	r1, [sp, #48]	; 0x30
   24234:	bl	23c14 <ftello64@plt+0x1234c>
   24238:	b	2423c <ftello64@plt+0x12974>
   2423c:	ldr	r0, [sp, #48]	; 0x30
   24240:	add	r0, r0, #1
   24244:	str	r0, [sp, #48]	; 0x30
   24248:	b	24200 <ftello64@plt+0x12938>
   2424c:	movw	r0, #0
   24250:	str	r0, [fp, #-32]	; 0xffffffe0
   24254:	ldr	r0, [fp, #-32]	; 0xffffffe0
   24258:	sub	sp, fp, #28
   2425c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24260:	push	{fp, lr}
   24264:	mov	fp, sp
   24268:	sub	sp, sp, #24
   2426c:	str	r0, [fp, #-8]
   24270:	str	r1, [sp, #12]
   24274:	str	r2, [sp, #8]
   24278:	str	r3, [sp, #4]
   2427c:	ldr	r0, [sp, #4]
   24280:	bl	1173c <strlen@plt>
   24284:	cmp	r0, #1
   24288:	beq	24298 <ftello64@plt+0x129d0>
   2428c:	movw	r0, #3
   24290:	str	r0, [fp, #-4]
   24294:	b	242b0 <ftello64@plt+0x129e8>
   24298:	ldr	r0, [fp, #-8]
   2429c:	ldr	r1, [sp, #4]
   242a0:	ldrb	r1, [r1]
   242a4:	bl	23c14 <ftello64@plt+0x1234c>
   242a8:	movw	r0, #0
   242ac:	str	r0, [fp, #-4]
   242b0:	ldr	r0, [fp, #-4]
   242b4:	mov	sp, fp
   242b8:	pop	{fp, pc}
   242bc:	push	{r4, r5, fp, lr}
   242c0:	add	fp, sp, #8
   242c4:	sub	sp, sp, #40	; 0x28
   242c8:	ldr	ip, [fp, #20]
   242cc:	ldr	lr, [fp, #16]
   242d0:	ldr	r4, [fp, #12]
   242d4:	ldr	r5, [fp, #8]
   242d8:	str	r0, [fp, #-16]
   242dc:	str	r1, [fp, #-20]	; 0xffffffec
   242e0:	str	r2, [sp, #24]
   242e4:	str	r3, [sp, #20]
   242e8:	ldr	r0, [sp, #20]
   242ec:	str	ip, [sp, #12]
   242f0:	str	lr, [sp, #8]
   242f4:	str	r4, [sp, #4]
   242f8:	str	r5, [sp]
   242fc:	bl	1173c <strlen@plt>
   24300:	str	r0, [sp, #16]
   24304:	ldr	r0, [sp, #16]
   24308:	cmp	r0, #1
   2430c:	beq	2431c <ftello64@plt+0x12a54>
   24310:	movw	r0, #3
   24314:	str	r0, [fp, #-12]
   24318:	b	24334 <ftello64@plt+0x12a6c>
   2431c:	ldr	r0, [fp, #-16]
   24320:	ldr	r1, [sp, #20]
   24324:	ldrb	r1, [r1]
   24328:	bl	23c14 <ftello64@plt+0x1234c>
   2432c:	movw	r0, #0
   24330:	str	r0, [fp, #-12]
   24334:	ldr	r0, [fp, #-12]
   24338:	sub	sp, fp, #8
   2433c:	pop	{r4, r5, fp, pc}
   24340:	push	{fp, lr}
   24344:	mov	fp, sp
   24348:	sub	sp, sp, #40	; 0x28
   2434c:	ldr	ip, [fp, #12]
   24350:	ldr	lr, [fp, #8]
   24354:	str	r0, [fp, #-8]
   24358:	str	r1, [fp, #-12]
   2435c:	str	r2, [fp, #-16]
   24360:	str	r3, [sp, #20]
   24364:	ldr	r0, [fp, #8]
   24368:	str	r0, [sp, #12]
   2436c:	ldr	r0, [fp, #12]
   24370:	and	r0, r0, #4194304	; 0x400000
   24374:	cmp	r0, #0
   24378:	beq	243b8 <ftello64@plt+0x12af0>
   2437c:	ldr	r0, [sp, #12]
   24380:	movw	r1, #61592	; 0xf098
   24384:	movt	r1, #3
   24388:	bl	11538 <strcmp@plt>
   2438c:	cmp	r0, #0
   24390:	beq	243ac <ftello64@plt+0x12ae4>
   24394:	ldr	r0, [sp, #12]
   24398:	movw	r1, #61598	; 0xf09e
   2439c:	movt	r1, #3
   243a0:	bl	11538 <strcmp@plt>
   243a4:	cmp	r0, #0
   243a8:	bne	243b8 <ftello64@plt+0x12af0>
   243ac:	movw	r0, #61604	; 0xf0a4
   243b0:	movt	r0, #3
   243b4:	str	r0, [sp, #12]
   243b8:	ldr	r0, [sp, #20]
   243bc:	ldr	r0, [r0]
   243c0:	ldr	r1, [fp, #-16]
   243c4:	ldr	r1, [r1, #36]	; 0x24
   243c8:	cmp	r0, r1
   243cc:	bne	24430 <ftello64@plt+0x12b68>
   243d0:	ldr	r0, [fp, #-16]
   243d4:	ldr	r0, [r0, #36]	; 0x24
   243d8:	mov	r1, #1
   243dc:	orr	r0, r1, r0, lsl #1
   243e0:	str	r0, [sp, #8]
   243e4:	ldr	r0, [fp, #-16]
   243e8:	ldr	r0, [r0, #12]
   243ec:	ldr	r1, [sp, #8]
   243f0:	lsl	r1, r1, #2
   243f4:	bl	3845c <ftello64@plt+0x26b94>
   243f8:	str	r0, [sp, #4]
   243fc:	ldr	r0, [sp, #4]
   24400:	movw	r1, #0
   24404:	cmp	r0, r1
   24408:	bne	24418 <ftello64@plt+0x12b50>
   2440c:	movw	r0, #12
   24410:	str	r0, [fp, #-4]
   24414:	b	24fd4 <ftello64@plt+0x1370c>
   24418:	ldr	r0, [sp, #4]
   2441c:	ldr	r1, [fp, #-16]
   24420:	str	r0, [r1, #12]
   24424:	ldr	r0, [sp, #8]
   24428:	ldr	r1, [sp, #20]
   2442c:	str	r0, [r1]
   24430:	ldr	r0, [sp, #12]
   24434:	bl	114f0 <wctype@plt>
   24438:	ldr	r1, [fp, #-16]
   2443c:	ldr	r2, [r1, #12]
   24440:	ldr	r3, [r1, #36]	; 0x24
   24444:	add	ip, r3, #1
   24448:	str	ip, [r1, #36]	; 0x24
   2444c:	add	r1, r2, r3, lsl #2
   24450:	str	r0, [r1]
   24454:	ldr	r0, [sp, #12]
   24458:	movw	r1, #61580	; 0xf08c
   2445c:	movt	r1, #3
   24460:	bl	11538 <strcmp@plt>
   24464:	cmp	r0, #0
   24468:	bne	24544 <ftello64@plt+0x12c7c>
   2446c:	b	24470 <ftello64@plt+0x12ba8>
   24470:	ldr	r0, [fp, #-8]
   24474:	movw	r1, #0
   24478:	cmp	r0, r1
   2447c:	beq	244e4 <ftello64@plt+0x12c1c>
   24480:	movw	r0, #0
   24484:	str	r0, [sp, #16]
   24488:	ldr	r0, [sp, #16]
   2448c:	cmp	r0, #256	; 0x100
   24490:	bge	244e0 <ftello64@plt+0x12c18>
   24494:	bl	1170c <__ctype_b_loc@plt>
   24498:	ldr	r0, [r0]
   2449c:	ldr	r1, [sp, #16]
   244a0:	add	r0, r0, r1, lsl #1
   244a4:	ldrh	r0, [r0]
   244a8:	and	r0, r0, #8
   244ac:	cmp	r0, #0
   244b0:	beq	244cc <ftello64@plt+0x12c04>
   244b4:	ldr	r0, [fp, #-12]
   244b8:	ldr	r1, [fp, #-8]
   244bc:	ldr	r2, [sp, #16]
   244c0:	add	r1, r1, r2
   244c4:	ldrb	r1, [r1]
   244c8:	bl	23c14 <ftello64@plt+0x1234c>
   244cc:	b	244d0 <ftello64@plt+0x12c08>
   244d0:	ldr	r0, [sp, #16]
   244d4:	add	r0, r0, #1
   244d8:	str	r0, [sp, #16]
   244dc:	b	24488 <ftello64@plt+0x12bc0>
   244e0:	b	2453c <ftello64@plt+0x12c74>
   244e4:	movw	r0, #0
   244e8:	str	r0, [sp, #16]
   244ec:	ldr	r0, [sp, #16]
   244f0:	cmp	r0, #256	; 0x100
   244f4:	bge	24538 <ftello64@plt+0x12c70>
   244f8:	bl	1170c <__ctype_b_loc@plt>
   244fc:	ldr	r0, [r0]
   24500:	ldr	r1, [sp, #16]
   24504:	add	r0, r0, r1, lsl #1
   24508:	ldrh	r0, [r0]
   2450c:	and	r0, r0, #8
   24510:	cmp	r0, #0
   24514:	beq	24524 <ftello64@plt+0x12c5c>
   24518:	ldr	r0, [fp, #-12]
   2451c:	ldr	r1, [sp, #16]
   24520:	bl	23c14 <ftello64@plt+0x1234c>
   24524:	b	24528 <ftello64@plt+0x12c60>
   24528:	ldr	r0, [sp, #16]
   2452c:	add	r0, r0, #1
   24530:	str	r0, [sp, #16]
   24534:	b	244ec <ftello64@plt+0x12c24>
   24538:	b	2453c <ftello64@plt+0x12c74>
   2453c:	b	24540 <ftello64@plt+0x12c78>
   24540:	b	24fcc <ftello64@plt+0x13704>
   24544:	ldr	r0, [sp, #12]
   24548:	movw	r1, #61610	; 0xf0aa
   2454c:	movt	r1, #3
   24550:	bl	11538 <strcmp@plt>
   24554:	cmp	r0, #0
   24558:	bne	24634 <ftello64@plt+0x12d6c>
   2455c:	b	24560 <ftello64@plt+0x12c98>
   24560:	ldr	r0, [fp, #-8]
   24564:	movw	r1, #0
   24568:	cmp	r0, r1
   2456c:	beq	245d4 <ftello64@plt+0x12d0c>
   24570:	movw	r0, #0
   24574:	str	r0, [sp, #16]
   24578:	ldr	r0, [sp, #16]
   2457c:	cmp	r0, #256	; 0x100
   24580:	bge	245d0 <ftello64@plt+0x12d08>
   24584:	bl	1170c <__ctype_b_loc@plt>
   24588:	ldr	r0, [r0]
   2458c:	ldr	r1, [sp, #16]
   24590:	add	r0, r0, r1, lsl #1
   24594:	ldrh	r0, [r0]
   24598:	and	r0, r0, #2
   2459c:	cmp	r0, #0
   245a0:	beq	245bc <ftello64@plt+0x12cf4>
   245a4:	ldr	r0, [fp, #-12]
   245a8:	ldr	r1, [fp, #-8]
   245ac:	ldr	r2, [sp, #16]
   245b0:	add	r1, r1, r2
   245b4:	ldrb	r1, [r1]
   245b8:	bl	23c14 <ftello64@plt+0x1234c>
   245bc:	b	245c0 <ftello64@plt+0x12cf8>
   245c0:	ldr	r0, [sp, #16]
   245c4:	add	r0, r0, #1
   245c8:	str	r0, [sp, #16]
   245cc:	b	24578 <ftello64@plt+0x12cb0>
   245d0:	b	2462c <ftello64@plt+0x12d64>
   245d4:	movw	r0, #0
   245d8:	str	r0, [sp, #16]
   245dc:	ldr	r0, [sp, #16]
   245e0:	cmp	r0, #256	; 0x100
   245e4:	bge	24628 <ftello64@plt+0x12d60>
   245e8:	bl	1170c <__ctype_b_loc@plt>
   245ec:	ldr	r0, [r0]
   245f0:	ldr	r1, [sp, #16]
   245f4:	add	r0, r0, r1, lsl #1
   245f8:	ldrh	r0, [r0]
   245fc:	and	r0, r0, #2
   24600:	cmp	r0, #0
   24604:	beq	24614 <ftello64@plt+0x12d4c>
   24608:	ldr	r0, [fp, #-12]
   2460c:	ldr	r1, [sp, #16]
   24610:	bl	23c14 <ftello64@plt+0x1234c>
   24614:	b	24618 <ftello64@plt+0x12d50>
   24618:	ldr	r0, [sp, #16]
   2461c:	add	r0, r0, #1
   24620:	str	r0, [sp, #16]
   24624:	b	245dc <ftello64@plt+0x12d14>
   24628:	b	2462c <ftello64@plt+0x12d64>
   2462c:	b	24630 <ftello64@plt+0x12d68>
   24630:	b	24fc8 <ftello64@plt+0x13700>
   24634:	ldr	r0, [sp, #12]
   24638:	movw	r1, #61598	; 0xf09e
   2463c:	movt	r1, #3
   24640:	bl	11538 <strcmp@plt>
   24644:	cmp	r0, #0
   24648:	bne	24724 <ftello64@plt+0x12e5c>
   2464c:	b	24650 <ftello64@plt+0x12d88>
   24650:	ldr	r0, [fp, #-8]
   24654:	movw	r1, #0
   24658:	cmp	r0, r1
   2465c:	beq	246c4 <ftello64@plt+0x12dfc>
   24660:	movw	r0, #0
   24664:	str	r0, [sp, #16]
   24668:	ldr	r0, [sp, #16]
   2466c:	cmp	r0, #256	; 0x100
   24670:	bge	246c0 <ftello64@plt+0x12df8>
   24674:	bl	1170c <__ctype_b_loc@plt>
   24678:	ldr	r0, [r0]
   2467c:	ldr	r1, [sp, #16]
   24680:	add	r0, r0, r1, lsl #1
   24684:	ldrh	r0, [r0]
   24688:	and	r0, r0, #512	; 0x200
   2468c:	cmp	r0, #0
   24690:	beq	246ac <ftello64@plt+0x12de4>
   24694:	ldr	r0, [fp, #-12]
   24698:	ldr	r1, [fp, #-8]
   2469c:	ldr	r2, [sp, #16]
   246a0:	add	r1, r1, r2
   246a4:	ldrb	r1, [r1]
   246a8:	bl	23c14 <ftello64@plt+0x1234c>
   246ac:	b	246b0 <ftello64@plt+0x12de8>
   246b0:	ldr	r0, [sp, #16]
   246b4:	add	r0, r0, #1
   246b8:	str	r0, [sp, #16]
   246bc:	b	24668 <ftello64@plt+0x12da0>
   246c0:	b	2471c <ftello64@plt+0x12e54>
   246c4:	movw	r0, #0
   246c8:	str	r0, [sp, #16]
   246cc:	ldr	r0, [sp, #16]
   246d0:	cmp	r0, #256	; 0x100
   246d4:	bge	24718 <ftello64@plt+0x12e50>
   246d8:	bl	1170c <__ctype_b_loc@plt>
   246dc:	ldr	r0, [r0]
   246e0:	ldr	r1, [sp, #16]
   246e4:	add	r0, r0, r1, lsl #1
   246e8:	ldrh	r0, [r0]
   246ec:	and	r0, r0, #512	; 0x200
   246f0:	cmp	r0, #0
   246f4:	beq	24704 <ftello64@plt+0x12e3c>
   246f8:	ldr	r0, [fp, #-12]
   246fc:	ldr	r1, [sp, #16]
   24700:	bl	23c14 <ftello64@plt+0x1234c>
   24704:	b	24708 <ftello64@plt+0x12e40>
   24708:	ldr	r0, [sp, #16]
   2470c:	add	r0, r0, #1
   24710:	str	r0, [sp, #16]
   24714:	b	246cc <ftello64@plt+0x12e04>
   24718:	b	2471c <ftello64@plt+0x12e54>
   2471c:	b	24720 <ftello64@plt+0x12e58>
   24720:	b	24fc4 <ftello64@plt+0x136fc>
   24724:	ldr	r0, [sp, #12]
   24728:	movw	r1, #61586	; 0xf092
   2472c:	movt	r1, #3
   24730:	bl	11538 <strcmp@plt>
   24734:	cmp	r0, #0
   24738:	bne	24814 <ftello64@plt+0x12f4c>
   2473c:	b	24740 <ftello64@plt+0x12e78>
   24740:	ldr	r0, [fp, #-8]
   24744:	movw	r1, #0
   24748:	cmp	r0, r1
   2474c:	beq	247b4 <ftello64@plt+0x12eec>
   24750:	movw	r0, #0
   24754:	str	r0, [sp, #16]
   24758:	ldr	r0, [sp, #16]
   2475c:	cmp	r0, #256	; 0x100
   24760:	bge	247b0 <ftello64@plt+0x12ee8>
   24764:	bl	1170c <__ctype_b_loc@plt>
   24768:	ldr	r0, [r0]
   2476c:	ldr	r1, [sp, #16]
   24770:	add	r0, r0, r1, lsl #1
   24774:	ldrh	r0, [r0]
   24778:	and	r0, r0, #8192	; 0x2000
   2477c:	cmp	r0, #0
   24780:	beq	2479c <ftello64@plt+0x12ed4>
   24784:	ldr	r0, [fp, #-12]
   24788:	ldr	r1, [fp, #-8]
   2478c:	ldr	r2, [sp, #16]
   24790:	add	r1, r1, r2
   24794:	ldrb	r1, [r1]
   24798:	bl	23c14 <ftello64@plt+0x1234c>
   2479c:	b	247a0 <ftello64@plt+0x12ed8>
   247a0:	ldr	r0, [sp, #16]
   247a4:	add	r0, r0, #1
   247a8:	str	r0, [sp, #16]
   247ac:	b	24758 <ftello64@plt+0x12e90>
   247b0:	b	2480c <ftello64@plt+0x12f44>
   247b4:	movw	r0, #0
   247b8:	str	r0, [sp, #16]
   247bc:	ldr	r0, [sp, #16]
   247c0:	cmp	r0, #256	; 0x100
   247c4:	bge	24808 <ftello64@plt+0x12f40>
   247c8:	bl	1170c <__ctype_b_loc@plt>
   247cc:	ldr	r0, [r0]
   247d0:	ldr	r1, [sp, #16]
   247d4:	add	r0, r0, r1, lsl #1
   247d8:	ldrh	r0, [r0]
   247dc:	and	r0, r0, #8192	; 0x2000
   247e0:	cmp	r0, #0
   247e4:	beq	247f4 <ftello64@plt+0x12f2c>
   247e8:	ldr	r0, [fp, #-12]
   247ec:	ldr	r1, [sp, #16]
   247f0:	bl	23c14 <ftello64@plt+0x1234c>
   247f4:	b	247f8 <ftello64@plt+0x12f30>
   247f8:	ldr	r0, [sp, #16]
   247fc:	add	r0, r0, #1
   24800:	str	r0, [sp, #16]
   24804:	b	247bc <ftello64@plt+0x12ef4>
   24808:	b	2480c <ftello64@plt+0x12f44>
   2480c:	b	24810 <ftello64@plt+0x12f48>
   24810:	b	24fc0 <ftello64@plt+0x136f8>
   24814:	ldr	r0, [sp, #12]
   24818:	movw	r1, #61604	; 0xf0a4
   2481c:	movt	r1, #3
   24820:	bl	11538 <strcmp@plt>
   24824:	cmp	r0, #0
   24828:	bne	24904 <ftello64@plt+0x1303c>
   2482c:	b	24830 <ftello64@plt+0x12f68>
   24830:	ldr	r0, [fp, #-8]
   24834:	movw	r1, #0
   24838:	cmp	r0, r1
   2483c:	beq	248a4 <ftello64@plt+0x12fdc>
   24840:	movw	r0, #0
   24844:	str	r0, [sp, #16]
   24848:	ldr	r0, [sp, #16]
   2484c:	cmp	r0, #256	; 0x100
   24850:	bge	248a0 <ftello64@plt+0x12fd8>
   24854:	bl	1170c <__ctype_b_loc@plt>
   24858:	ldr	r0, [r0]
   2485c:	ldr	r1, [sp, #16]
   24860:	add	r0, r0, r1, lsl #1
   24864:	ldrh	r0, [r0]
   24868:	and	r0, r0, #1024	; 0x400
   2486c:	cmp	r0, #0
   24870:	beq	2488c <ftello64@plt+0x12fc4>
   24874:	ldr	r0, [fp, #-12]
   24878:	ldr	r1, [fp, #-8]
   2487c:	ldr	r2, [sp, #16]
   24880:	add	r1, r1, r2
   24884:	ldrb	r1, [r1]
   24888:	bl	23c14 <ftello64@plt+0x1234c>
   2488c:	b	24890 <ftello64@plt+0x12fc8>
   24890:	ldr	r0, [sp, #16]
   24894:	add	r0, r0, #1
   24898:	str	r0, [sp, #16]
   2489c:	b	24848 <ftello64@plt+0x12f80>
   248a0:	b	248fc <ftello64@plt+0x13034>
   248a4:	movw	r0, #0
   248a8:	str	r0, [sp, #16]
   248ac:	ldr	r0, [sp, #16]
   248b0:	cmp	r0, #256	; 0x100
   248b4:	bge	248f8 <ftello64@plt+0x13030>
   248b8:	bl	1170c <__ctype_b_loc@plt>
   248bc:	ldr	r0, [r0]
   248c0:	ldr	r1, [sp, #16]
   248c4:	add	r0, r0, r1, lsl #1
   248c8:	ldrh	r0, [r0]
   248cc:	and	r0, r0, #1024	; 0x400
   248d0:	cmp	r0, #0
   248d4:	beq	248e4 <ftello64@plt+0x1301c>
   248d8:	ldr	r0, [fp, #-12]
   248dc:	ldr	r1, [sp, #16]
   248e0:	bl	23c14 <ftello64@plt+0x1234c>
   248e4:	b	248e8 <ftello64@plt+0x13020>
   248e8:	ldr	r0, [sp, #16]
   248ec:	add	r0, r0, #1
   248f0:	str	r0, [sp, #16]
   248f4:	b	248ac <ftello64@plt+0x12fe4>
   248f8:	b	248fc <ftello64@plt+0x13034>
   248fc:	b	24900 <ftello64@plt+0x13038>
   24900:	b	24fbc <ftello64@plt+0x136f4>
   24904:	ldr	r0, [sp, #12]
   24908:	movw	r1, #61641	; 0xf0c9
   2490c:	movt	r1, #3
   24910:	bl	11538 <strcmp@plt>
   24914:	cmp	r0, #0
   24918:	bne	249f4 <ftello64@plt+0x1312c>
   2491c:	b	24920 <ftello64@plt+0x13058>
   24920:	ldr	r0, [fp, #-8]
   24924:	movw	r1, #0
   24928:	cmp	r0, r1
   2492c:	beq	24994 <ftello64@plt+0x130cc>
   24930:	movw	r0, #0
   24934:	str	r0, [sp, #16]
   24938:	ldr	r0, [sp, #16]
   2493c:	cmp	r0, #256	; 0x100
   24940:	bge	24990 <ftello64@plt+0x130c8>
   24944:	bl	1170c <__ctype_b_loc@plt>
   24948:	ldr	r0, [r0]
   2494c:	ldr	r1, [sp, #16]
   24950:	add	r0, r0, r1, lsl #1
   24954:	ldrh	r0, [r0]
   24958:	and	r0, r0, #2048	; 0x800
   2495c:	cmp	r0, #0
   24960:	beq	2497c <ftello64@plt+0x130b4>
   24964:	ldr	r0, [fp, #-12]
   24968:	ldr	r1, [fp, #-8]
   2496c:	ldr	r2, [sp, #16]
   24970:	add	r1, r1, r2
   24974:	ldrb	r1, [r1]
   24978:	bl	23c14 <ftello64@plt+0x1234c>
   2497c:	b	24980 <ftello64@plt+0x130b8>
   24980:	ldr	r0, [sp, #16]
   24984:	add	r0, r0, #1
   24988:	str	r0, [sp, #16]
   2498c:	b	24938 <ftello64@plt+0x13070>
   24990:	b	249ec <ftello64@plt+0x13124>
   24994:	movw	r0, #0
   24998:	str	r0, [sp, #16]
   2499c:	ldr	r0, [sp, #16]
   249a0:	cmp	r0, #256	; 0x100
   249a4:	bge	249e8 <ftello64@plt+0x13120>
   249a8:	bl	1170c <__ctype_b_loc@plt>
   249ac:	ldr	r0, [r0]
   249b0:	ldr	r1, [sp, #16]
   249b4:	add	r0, r0, r1, lsl #1
   249b8:	ldrh	r0, [r0]
   249bc:	and	r0, r0, #2048	; 0x800
   249c0:	cmp	r0, #0
   249c4:	beq	249d4 <ftello64@plt+0x1310c>
   249c8:	ldr	r0, [fp, #-12]
   249cc:	ldr	r1, [sp, #16]
   249d0:	bl	23c14 <ftello64@plt+0x1234c>
   249d4:	b	249d8 <ftello64@plt+0x13110>
   249d8:	ldr	r0, [sp, #16]
   249dc:	add	r0, r0, #1
   249e0:	str	r0, [sp, #16]
   249e4:	b	2499c <ftello64@plt+0x130d4>
   249e8:	b	249ec <ftello64@plt+0x13124>
   249ec:	b	249f0 <ftello64@plt+0x13128>
   249f0:	b	24fb8 <ftello64@plt+0x136f0>
   249f4:	ldr	r0, [sp, #12]
   249f8:	movw	r1, #61616	; 0xf0b0
   249fc:	movt	r1, #3
   24a00:	bl	11538 <strcmp@plt>
   24a04:	cmp	r0, #0
   24a08:	bne	24ae4 <ftello64@plt+0x1321c>
   24a0c:	b	24a10 <ftello64@plt+0x13148>
   24a10:	ldr	r0, [fp, #-8]
   24a14:	movw	r1, #0
   24a18:	cmp	r0, r1
   24a1c:	beq	24a84 <ftello64@plt+0x131bc>
   24a20:	movw	r0, #0
   24a24:	str	r0, [sp, #16]
   24a28:	ldr	r0, [sp, #16]
   24a2c:	cmp	r0, #256	; 0x100
   24a30:	bge	24a80 <ftello64@plt+0x131b8>
   24a34:	bl	1170c <__ctype_b_loc@plt>
   24a38:	ldr	r0, [r0]
   24a3c:	ldr	r1, [sp, #16]
   24a40:	add	r0, r0, r1, lsl #1
   24a44:	ldrh	r0, [r0]
   24a48:	and	r0, r0, #16384	; 0x4000
   24a4c:	cmp	r0, #0
   24a50:	beq	24a6c <ftello64@plt+0x131a4>
   24a54:	ldr	r0, [fp, #-12]
   24a58:	ldr	r1, [fp, #-8]
   24a5c:	ldr	r2, [sp, #16]
   24a60:	add	r1, r1, r2
   24a64:	ldrb	r1, [r1]
   24a68:	bl	23c14 <ftello64@plt+0x1234c>
   24a6c:	b	24a70 <ftello64@plt+0x131a8>
   24a70:	ldr	r0, [sp, #16]
   24a74:	add	r0, r0, #1
   24a78:	str	r0, [sp, #16]
   24a7c:	b	24a28 <ftello64@plt+0x13160>
   24a80:	b	24adc <ftello64@plt+0x13214>
   24a84:	movw	r0, #0
   24a88:	str	r0, [sp, #16]
   24a8c:	ldr	r0, [sp, #16]
   24a90:	cmp	r0, #256	; 0x100
   24a94:	bge	24ad8 <ftello64@plt+0x13210>
   24a98:	bl	1170c <__ctype_b_loc@plt>
   24a9c:	ldr	r0, [r0]
   24aa0:	ldr	r1, [sp, #16]
   24aa4:	add	r0, r0, r1, lsl #1
   24aa8:	ldrh	r0, [r0]
   24aac:	and	r0, r0, #16384	; 0x4000
   24ab0:	cmp	r0, #0
   24ab4:	beq	24ac4 <ftello64@plt+0x131fc>
   24ab8:	ldr	r0, [fp, #-12]
   24abc:	ldr	r1, [sp, #16]
   24ac0:	bl	23c14 <ftello64@plt+0x1234c>
   24ac4:	b	24ac8 <ftello64@plt+0x13200>
   24ac8:	ldr	r0, [sp, #16]
   24acc:	add	r0, r0, #1
   24ad0:	str	r0, [sp, #16]
   24ad4:	b	24a8c <ftello64@plt+0x131c4>
   24ad8:	b	24adc <ftello64@plt+0x13214>
   24adc:	b	24ae0 <ftello64@plt+0x13218>
   24ae0:	b	24fb4 <ftello64@plt+0x136ec>
   24ae4:	ldr	r0, [sp, #12]
   24ae8:	movw	r1, #61592	; 0xf098
   24aec:	movt	r1, #3
   24af0:	bl	11538 <strcmp@plt>
   24af4:	cmp	r0, #0
   24af8:	bne	24bd4 <ftello64@plt+0x1330c>
   24afc:	b	24b00 <ftello64@plt+0x13238>
   24b00:	ldr	r0, [fp, #-8]
   24b04:	movw	r1, #0
   24b08:	cmp	r0, r1
   24b0c:	beq	24b74 <ftello64@plt+0x132ac>
   24b10:	movw	r0, #0
   24b14:	str	r0, [sp, #16]
   24b18:	ldr	r0, [sp, #16]
   24b1c:	cmp	r0, #256	; 0x100
   24b20:	bge	24b70 <ftello64@plt+0x132a8>
   24b24:	bl	1170c <__ctype_b_loc@plt>
   24b28:	ldr	r0, [r0]
   24b2c:	ldr	r1, [sp, #16]
   24b30:	add	r0, r0, r1, lsl #1
   24b34:	ldrh	r0, [r0]
   24b38:	and	r0, r0, #256	; 0x100
   24b3c:	cmp	r0, #0
   24b40:	beq	24b5c <ftello64@plt+0x13294>
   24b44:	ldr	r0, [fp, #-12]
   24b48:	ldr	r1, [fp, #-8]
   24b4c:	ldr	r2, [sp, #16]
   24b50:	add	r1, r1, r2
   24b54:	ldrb	r1, [r1]
   24b58:	bl	23c14 <ftello64@plt+0x1234c>
   24b5c:	b	24b60 <ftello64@plt+0x13298>
   24b60:	ldr	r0, [sp, #16]
   24b64:	add	r0, r0, #1
   24b68:	str	r0, [sp, #16]
   24b6c:	b	24b18 <ftello64@plt+0x13250>
   24b70:	b	24bcc <ftello64@plt+0x13304>
   24b74:	movw	r0, #0
   24b78:	str	r0, [sp, #16]
   24b7c:	ldr	r0, [sp, #16]
   24b80:	cmp	r0, #256	; 0x100
   24b84:	bge	24bc8 <ftello64@plt+0x13300>
   24b88:	bl	1170c <__ctype_b_loc@plt>
   24b8c:	ldr	r0, [r0]
   24b90:	ldr	r1, [sp, #16]
   24b94:	add	r0, r0, r1, lsl #1
   24b98:	ldrh	r0, [r0]
   24b9c:	and	r0, r0, #256	; 0x100
   24ba0:	cmp	r0, #0
   24ba4:	beq	24bb4 <ftello64@plt+0x132ec>
   24ba8:	ldr	r0, [fp, #-12]
   24bac:	ldr	r1, [sp, #16]
   24bb0:	bl	23c14 <ftello64@plt+0x1234c>
   24bb4:	b	24bb8 <ftello64@plt+0x132f0>
   24bb8:	ldr	r0, [sp, #16]
   24bbc:	add	r0, r0, #1
   24bc0:	str	r0, [sp, #16]
   24bc4:	b	24b7c <ftello64@plt+0x132b4>
   24bc8:	b	24bcc <ftello64@plt+0x13304>
   24bcc:	b	24bd0 <ftello64@plt+0x13308>
   24bd0:	b	24fb0 <ftello64@plt+0x136e8>
   24bd4:	ldr	r0, [sp, #12]
   24bd8:	movw	r1, #61622	; 0xf0b6
   24bdc:	movt	r1, #3
   24be0:	bl	11538 <strcmp@plt>
   24be4:	cmp	r0, #0
   24be8:	bne	24cc4 <ftello64@plt+0x133fc>
   24bec:	b	24bf0 <ftello64@plt+0x13328>
   24bf0:	ldr	r0, [fp, #-8]
   24bf4:	movw	r1, #0
   24bf8:	cmp	r0, r1
   24bfc:	beq	24c64 <ftello64@plt+0x1339c>
   24c00:	movw	r0, #0
   24c04:	str	r0, [sp, #16]
   24c08:	ldr	r0, [sp, #16]
   24c0c:	cmp	r0, #256	; 0x100
   24c10:	bge	24c60 <ftello64@plt+0x13398>
   24c14:	bl	1170c <__ctype_b_loc@plt>
   24c18:	ldr	r0, [r0]
   24c1c:	ldr	r1, [sp, #16]
   24c20:	add	r0, r0, r1, lsl #1
   24c24:	ldrh	r0, [r0]
   24c28:	and	r0, r0, #1
   24c2c:	cmp	r0, #0
   24c30:	beq	24c4c <ftello64@plt+0x13384>
   24c34:	ldr	r0, [fp, #-12]
   24c38:	ldr	r1, [fp, #-8]
   24c3c:	ldr	r2, [sp, #16]
   24c40:	add	r1, r1, r2
   24c44:	ldrb	r1, [r1]
   24c48:	bl	23c14 <ftello64@plt+0x1234c>
   24c4c:	b	24c50 <ftello64@plt+0x13388>
   24c50:	ldr	r0, [sp, #16]
   24c54:	add	r0, r0, #1
   24c58:	str	r0, [sp, #16]
   24c5c:	b	24c08 <ftello64@plt+0x13340>
   24c60:	b	24cbc <ftello64@plt+0x133f4>
   24c64:	movw	r0, #0
   24c68:	str	r0, [sp, #16]
   24c6c:	ldr	r0, [sp, #16]
   24c70:	cmp	r0, #256	; 0x100
   24c74:	bge	24cb8 <ftello64@plt+0x133f0>
   24c78:	bl	1170c <__ctype_b_loc@plt>
   24c7c:	ldr	r0, [r0]
   24c80:	ldr	r1, [sp, #16]
   24c84:	add	r0, r0, r1, lsl #1
   24c88:	ldrh	r0, [r0]
   24c8c:	and	r0, r0, #1
   24c90:	cmp	r0, #0
   24c94:	beq	24ca4 <ftello64@plt+0x133dc>
   24c98:	ldr	r0, [fp, #-12]
   24c9c:	ldr	r1, [sp, #16]
   24ca0:	bl	23c14 <ftello64@plt+0x1234c>
   24ca4:	b	24ca8 <ftello64@plt+0x133e0>
   24ca8:	ldr	r0, [sp, #16]
   24cac:	add	r0, r0, #1
   24cb0:	str	r0, [sp, #16]
   24cb4:	b	24c6c <ftello64@plt+0x133a4>
   24cb8:	b	24cbc <ftello64@plt+0x133f4>
   24cbc:	b	24cc0 <ftello64@plt+0x133f8>
   24cc0:	b	24fac <ftello64@plt+0x136e4>
   24cc4:	ldr	r0, [sp, #12]
   24cc8:	movw	r1, #61628	; 0xf0bc
   24ccc:	movt	r1, #3
   24cd0:	bl	11538 <strcmp@plt>
   24cd4:	cmp	r0, #0
   24cd8:	bne	24db4 <ftello64@plt+0x134ec>
   24cdc:	b	24ce0 <ftello64@plt+0x13418>
   24ce0:	ldr	r0, [fp, #-8]
   24ce4:	movw	r1, #0
   24ce8:	cmp	r0, r1
   24cec:	beq	24d54 <ftello64@plt+0x1348c>
   24cf0:	movw	r0, #0
   24cf4:	str	r0, [sp, #16]
   24cf8:	ldr	r0, [sp, #16]
   24cfc:	cmp	r0, #256	; 0x100
   24d00:	bge	24d50 <ftello64@plt+0x13488>
   24d04:	bl	1170c <__ctype_b_loc@plt>
   24d08:	ldr	r0, [r0]
   24d0c:	ldr	r1, [sp, #16]
   24d10:	add	r0, r0, r1, lsl #1
   24d14:	ldrh	r0, [r0]
   24d18:	and	r0, r0, #32768	; 0x8000
   24d1c:	cmp	r0, #0
   24d20:	beq	24d3c <ftello64@plt+0x13474>
   24d24:	ldr	r0, [fp, #-12]
   24d28:	ldr	r1, [fp, #-8]
   24d2c:	ldr	r2, [sp, #16]
   24d30:	add	r1, r1, r2
   24d34:	ldrb	r1, [r1]
   24d38:	bl	23c14 <ftello64@plt+0x1234c>
   24d3c:	b	24d40 <ftello64@plt+0x13478>
   24d40:	ldr	r0, [sp, #16]
   24d44:	add	r0, r0, #1
   24d48:	str	r0, [sp, #16]
   24d4c:	b	24cf8 <ftello64@plt+0x13430>
   24d50:	b	24dac <ftello64@plt+0x134e4>
   24d54:	movw	r0, #0
   24d58:	str	r0, [sp, #16]
   24d5c:	ldr	r0, [sp, #16]
   24d60:	cmp	r0, #256	; 0x100
   24d64:	bge	24da8 <ftello64@plt+0x134e0>
   24d68:	bl	1170c <__ctype_b_loc@plt>
   24d6c:	ldr	r0, [r0]
   24d70:	ldr	r1, [sp, #16]
   24d74:	add	r0, r0, r1, lsl #1
   24d78:	ldrh	r0, [r0]
   24d7c:	and	r0, r0, #32768	; 0x8000
   24d80:	cmp	r0, #0
   24d84:	beq	24d94 <ftello64@plt+0x134cc>
   24d88:	ldr	r0, [fp, #-12]
   24d8c:	ldr	r1, [sp, #16]
   24d90:	bl	23c14 <ftello64@plt+0x1234c>
   24d94:	b	24d98 <ftello64@plt+0x134d0>
   24d98:	ldr	r0, [sp, #16]
   24d9c:	add	r0, r0, #1
   24da0:	str	r0, [sp, #16]
   24da4:	b	24d5c <ftello64@plt+0x13494>
   24da8:	b	24dac <ftello64@plt+0x134e4>
   24dac:	b	24db0 <ftello64@plt+0x134e8>
   24db0:	b	24fa8 <ftello64@plt+0x136e0>
   24db4:	ldr	r0, [sp, #12]
   24db8:	movw	r1, #61634	; 0xf0c2
   24dbc:	movt	r1, #3
   24dc0:	bl	11538 <strcmp@plt>
   24dc4:	cmp	r0, #0
   24dc8:	bne	24ea4 <ftello64@plt+0x135dc>
   24dcc:	b	24dd0 <ftello64@plt+0x13508>
   24dd0:	ldr	r0, [fp, #-8]
   24dd4:	movw	r1, #0
   24dd8:	cmp	r0, r1
   24ddc:	beq	24e44 <ftello64@plt+0x1357c>
   24de0:	movw	r0, #0
   24de4:	str	r0, [sp, #16]
   24de8:	ldr	r0, [sp, #16]
   24dec:	cmp	r0, #256	; 0x100
   24df0:	bge	24e40 <ftello64@plt+0x13578>
   24df4:	bl	1170c <__ctype_b_loc@plt>
   24df8:	ldr	r0, [r0]
   24dfc:	ldr	r1, [sp, #16]
   24e00:	add	r0, r0, r1, lsl #1
   24e04:	ldrh	r0, [r0]
   24e08:	and	r0, r0, #4
   24e0c:	cmp	r0, #0
   24e10:	beq	24e2c <ftello64@plt+0x13564>
   24e14:	ldr	r0, [fp, #-12]
   24e18:	ldr	r1, [fp, #-8]
   24e1c:	ldr	r2, [sp, #16]
   24e20:	add	r1, r1, r2
   24e24:	ldrb	r1, [r1]
   24e28:	bl	23c14 <ftello64@plt+0x1234c>
   24e2c:	b	24e30 <ftello64@plt+0x13568>
   24e30:	ldr	r0, [sp, #16]
   24e34:	add	r0, r0, #1
   24e38:	str	r0, [sp, #16]
   24e3c:	b	24de8 <ftello64@plt+0x13520>
   24e40:	b	24e9c <ftello64@plt+0x135d4>
   24e44:	movw	r0, #0
   24e48:	str	r0, [sp, #16]
   24e4c:	ldr	r0, [sp, #16]
   24e50:	cmp	r0, #256	; 0x100
   24e54:	bge	24e98 <ftello64@plt+0x135d0>
   24e58:	bl	1170c <__ctype_b_loc@plt>
   24e5c:	ldr	r0, [r0]
   24e60:	ldr	r1, [sp, #16]
   24e64:	add	r0, r0, r1, lsl #1
   24e68:	ldrh	r0, [r0]
   24e6c:	and	r0, r0, #4
   24e70:	cmp	r0, #0
   24e74:	beq	24e84 <ftello64@plt+0x135bc>
   24e78:	ldr	r0, [fp, #-12]
   24e7c:	ldr	r1, [sp, #16]
   24e80:	bl	23c14 <ftello64@plt+0x1234c>
   24e84:	b	24e88 <ftello64@plt+0x135c0>
   24e88:	ldr	r0, [sp, #16]
   24e8c:	add	r0, r0, #1
   24e90:	str	r0, [sp, #16]
   24e94:	b	24e4c <ftello64@plt+0x13584>
   24e98:	b	24e9c <ftello64@plt+0x135d4>
   24e9c:	b	24ea0 <ftello64@plt+0x135d8>
   24ea0:	b	24fa4 <ftello64@plt+0x136dc>
   24ea4:	ldr	r0, [sp, #12]
   24ea8:	movw	r1, #61640	; 0xf0c8
   24eac:	movt	r1, #3
   24eb0:	bl	11538 <strcmp@plt>
   24eb4:	cmp	r0, #0
   24eb8:	bne	24f94 <ftello64@plt+0x136cc>
   24ebc:	b	24ec0 <ftello64@plt+0x135f8>
   24ec0:	ldr	r0, [fp, #-8]
   24ec4:	movw	r1, #0
   24ec8:	cmp	r0, r1
   24ecc:	beq	24f34 <ftello64@plt+0x1366c>
   24ed0:	movw	r0, #0
   24ed4:	str	r0, [sp, #16]
   24ed8:	ldr	r0, [sp, #16]
   24edc:	cmp	r0, #256	; 0x100
   24ee0:	bge	24f30 <ftello64@plt+0x13668>
   24ee4:	bl	1170c <__ctype_b_loc@plt>
   24ee8:	ldr	r0, [r0]
   24eec:	ldr	r1, [sp, #16]
   24ef0:	add	r0, r0, r1, lsl #1
   24ef4:	ldrh	r0, [r0]
   24ef8:	and	r0, r0, #4096	; 0x1000
   24efc:	cmp	r0, #0
   24f00:	beq	24f1c <ftello64@plt+0x13654>
   24f04:	ldr	r0, [fp, #-12]
   24f08:	ldr	r1, [fp, #-8]
   24f0c:	ldr	r2, [sp, #16]
   24f10:	add	r1, r1, r2
   24f14:	ldrb	r1, [r1]
   24f18:	bl	23c14 <ftello64@plt+0x1234c>
   24f1c:	b	24f20 <ftello64@plt+0x13658>
   24f20:	ldr	r0, [sp, #16]
   24f24:	add	r0, r0, #1
   24f28:	str	r0, [sp, #16]
   24f2c:	b	24ed8 <ftello64@plt+0x13610>
   24f30:	b	24f8c <ftello64@plt+0x136c4>
   24f34:	movw	r0, #0
   24f38:	str	r0, [sp, #16]
   24f3c:	ldr	r0, [sp, #16]
   24f40:	cmp	r0, #256	; 0x100
   24f44:	bge	24f88 <ftello64@plt+0x136c0>
   24f48:	bl	1170c <__ctype_b_loc@plt>
   24f4c:	ldr	r0, [r0]
   24f50:	ldr	r1, [sp, #16]
   24f54:	add	r0, r0, r1, lsl #1
   24f58:	ldrh	r0, [r0]
   24f5c:	and	r0, r0, #4096	; 0x1000
   24f60:	cmp	r0, #0
   24f64:	beq	24f74 <ftello64@plt+0x136ac>
   24f68:	ldr	r0, [fp, #-12]
   24f6c:	ldr	r1, [sp, #16]
   24f70:	bl	23c14 <ftello64@plt+0x1234c>
   24f74:	b	24f78 <ftello64@plt+0x136b0>
   24f78:	ldr	r0, [sp, #16]
   24f7c:	add	r0, r0, #1
   24f80:	str	r0, [sp, #16]
   24f84:	b	24f3c <ftello64@plt+0x13674>
   24f88:	b	24f8c <ftello64@plt+0x136c4>
   24f8c:	b	24f90 <ftello64@plt+0x136c8>
   24f90:	b	24fa0 <ftello64@plt+0x136d8>
   24f94:	movw	r0, #4
   24f98:	str	r0, [fp, #-4]
   24f9c:	b	24fd4 <ftello64@plt+0x1370c>
   24fa0:	b	24fa4 <ftello64@plt+0x136dc>
   24fa4:	b	24fa8 <ftello64@plt+0x136e0>
   24fa8:	b	24fac <ftello64@plt+0x136e4>
   24fac:	b	24fb0 <ftello64@plt+0x136e8>
   24fb0:	b	24fb4 <ftello64@plt+0x136ec>
   24fb4:	b	24fb8 <ftello64@plt+0x136f0>
   24fb8:	b	24fbc <ftello64@plt+0x136f4>
   24fbc:	b	24fc0 <ftello64@plt+0x136f8>
   24fc0:	b	24fc4 <ftello64@plt+0x136fc>
   24fc4:	b	24fc8 <ftello64@plt+0x13700>
   24fc8:	b	24fcc <ftello64@plt+0x13704>
   24fcc:	movw	r0, #0
   24fd0:	str	r0, [fp, #-4]
   24fd4:	ldr	r0, [fp, #-4]
   24fd8:	mov	sp, fp
   24fdc:	pop	{fp, pc}
   24fe0:	sub	sp, sp, #8
   24fe4:	str	r0, [sp, #4]
   24fe8:	movw	r0, #0
   24fec:	str	r0, [sp]
   24ff0:	ldr	r0, [sp]
   24ff4:	cmp	r0, #8
   24ff8:	bge	25020 <ftello64@plt+0x13758>
   24ffc:	ldr	r0, [sp, #4]
   25000:	ldr	r1, [sp]
   25004:	ldr	r1, [r0, r1, lsl #2]!
   25008:	mvn	r1, r1
   2500c:	str	r1, [r0]
   25010:	ldr	r0, [sp]
   25014:	add	r0, r0, #1
   25018:	str	r0, [sp]
   2501c:	b	24ff0 <ftello64@plt+0x13728>
   25020:	add	sp, sp, #8
   25024:	bx	lr
   25028:	sub	sp, sp, #12
   2502c:	str	r0, [sp, #8]
   25030:	str	r1, [sp, #4]
   25034:	movw	r0, #0
   25038:	str	r0, [sp]
   2503c:	ldr	r0, [sp]
   25040:	cmp	r0, #8
   25044:	bge	25078 <ftello64@plt+0x137b0>
   25048:	ldr	r0, [sp, #4]
   2504c:	ldr	r1, [sp]
   25050:	ldr	r0, [r0, r1, lsl #2]
   25054:	ldr	r2, [sp, #8]
   25058:	add	r1, r2, r1, lsl #2
   2505c:	ldr	r2, [r1]
   25060:	and	r0, r2, r0
   25064:	str	r0, [r1]
   25068:	ldr	r0, [sp]
   2506c:	add	r0, r0, #1
   25070:	str	r0, [sp]
   25074:	b	2503c <ftello64@plt+0x13774>
   25078:	add	sp, sp, #12
   2507c:	bx	lr
   25080:	sub	sp, sp, #16
   25084:	str	r0, [sp, #8]
   25088:	str	r1, [sp, #4]
   2508c:	ldr	r0, [sp, #8]
   25090:	ldr	r0, [r0, #80]	; 0x50
   25094:	cmp	r0, #1
   25098:	bne	250a8 <ftello64@plt+0x137e0>
   2509c:	movw	r0, #1
   250a0:	str	r0, [sp, #12]
   250a4:	b	25110 <ftello64@plt+0x13848>
   250a8:	movw	r0, #1
   250ac:	str	r0, [sp]
   250b0:	ldr	r0, [sp, #4]
   250b4:	ldr	r1, [sp]
   250b8:	add	r0, r0, r1
   250bc:	ldr	r1, [sp, #8]
   250c0:	ldr	r1, [r1, #28]
   250c4:	cmp	r0, r1
   250c8:	bge	25108 <ftello64@plt+0x13840>
   250cc:	ldr	r0, [sp, #8]
   250d0:	ldr	r0, [r0, #8]
   250d4:	ldr	r1, [sp, #4]
   250d8:	ldr	r2, [sp]
   250dc:	add	r1, r1, r2
   250e0:	add	r0, r0, r1, lsl #2
   250e4:	ldr	r0, [r0]
   250e8:	cmn	r0, #1
   250ec:	beq	250f4 <ftello64@plt+0x1382c>
   250f0:	b	25108 <ftello64@plt+0x13840>
   250f4:	b	250f8 <ftello64@plt+0x13830>
   250f8:	ldr	r0, [sp]
   250fc:	add	r0, r0, #1
   25100:	str	r0, [sp]
   25104:	b	250b0 <ftello64@plt+0x137e8>
   25108:	ldr	r0, [sp]
   2510c:	str	r0, [sp, #12]
   25110:	ldr	r0, [sp, #12]
   25114:	add	sp, sp, #16
   25118:	bx	lr
   2511c:	push	{fp, lr}
   25120:	mov	fp, sp
   25124:	sub	sp, sp, #32
   25128:	str	r0, [fp, #-8]
   2512c:	str	r1, [fp, #-12]
   25130:	str	r2, [sp, #16]
   25134:	ldr	r0, [sp, #16]
   25138:	ldrb	r0, [r0]
   2513c:	strb	r0, [sp, #14]
   25140:	movw	r0, #0
   25144:	str	r0, [sp, #8]
   25148:	ldr	r0, [fp, #-12]
   2514c:	ldr	r0, [r0, #56]	; 0x38
   25150:	ldr	r1, [fp, #-12]
   25154:	ldr	r1, [r1, #40]	; 0x28
   25158:	cmp	r0, r1
   2515c:	bgt	2516c <ftello64@plt+0x138a4>
   25160:	movw	r0, #7
   25164:	str	r0, [fp, #-4]
   25168:	b	252f0 <ftello64@plt+0x13a28>
   2516c:	b	25170 <ftello64@plt+0x138a8>
   25170:	ldr	r0, [sp, #8]
   25174:	cmp	r0, #32
   25178:	blt	25188 <ftello64@plt+0x138c0>
   2517c:	movw	r0, #7
   25180:	str	r0, [fp, #-4]
   25184:	b	252f0 <ftello64@plt+0x13a28>
   25188:	ldr	r0, [sp, #16]
   2518c:	ldr	r0, [r0, #4]
   25190:	and	r0, r0, #255	; 0xff
   25194:	cmp	r0, #30
   25198:	bne	251ac <ftello64@plt+0x138e4>
   2519c:	ldr	r0, [fp, #-12]
   251a0:	bl	252fc <ftello64@plt+0x13a34>
   251a4:	strb	r0, [sp, #15]
   251a8:	b	251d0 <ftello64@plt+0x13908>
   251ac:	ldr	r0, [fp, #-12]
   251b0:	ldr	r0, [r0, #4]
   251b4:	ldr	r1, [fp, #-12]
   251b8:	ldr	r2, [r1, #40]	; 0x28
   251bc:	add	r3, r2, #1
   251c0:	str	r3, [r1, #40]	; 0x28
   251c4:	add	r0, r0, r2
   251c8:	ldrb	r0, [r0]
   251cc:	strb	r0, [sp, #15]
   251d0:	ldr	r0, [fp, #-12]
   251d4:	ldr	r0, [r0, #56]	; 0x38
   251d8:	ldr	r1, [fp, #-12]
   251dc:	ldr	r1, [r1, #40]	; 0x28
   251e0:	cmp	r0, r1
   251e4:	bgt	251f4 <ftello64@plt+0x1392c>
   251e8:	movw	r0, #7
   251ec:	str	r0, [fp, #-4]
   251f0:	b	252f0 <ftello64@plt+0x13a28>
   251f4:	ldrb	r0, [sp, #15]
   251f8:	ldrb	r1, [sp, #14]
   251fc:	cmp	r0, r1
   25200:	bne	2522c <ftello64@plt+0x13964>
   25204:	ldr	r0, [fp, #-12]
   25208:	ldr	r0, [r0, #4]
   2520c:	ldr	r1, [fp, #-12]
   25210:	ldr	r1, [r1, #40]	; 0x28
   25214:	add	r1, r1, #0
   25218:	add	r0, r0, r1
   2521c:	ldrb	r0, [r0]
   25220:	cmp	r0, #93	; 0x5d
   25224:	bne	2522c <ftello64@plt+0x13964>
   25228:	b	25254 <ftello64@plt+0x1398c>
   2522c:	ldrb	r0, [sp, #15]
   25230:	ldr	r1, [fp, #-8]
   25234:	ldr	r1, [r1, #4]
   25238:	ldr	r2, [sp, #8]
   2523c:	add	r1, r1, r2
   25240:	strb	r0, [r1]
   25244:	ldr	r0, [sp, #8]
   25248:	add	r0, r0, #1
   2524c:	str	r0, [sp, #8]
   25250:	b	25170 <ftello64@plt+0x138a8>
   25254:	ldr	r0, [fp, #-12]
   25258:	ldr	r1, [r0, #40]	; 0x28
   2525c:	add	r1, r1, #1
   25260:	str	r1, [r0, #40]	; 0x28
   25264:	ldr	r0, [fp, #-8]
   25268:	ldr	r0, [r0, #4]
   2526c:	ldr	r1, [sp, #8]
   25270:	mov	r2, #0
   25274:	strb	r2, [r0, r1]
   25278:	ldr	r0, [sp, #16]
   2527c:	ldrb	r0, [r0, #4]
   25280:	mov	r1, r0
   25284:	cmp	r0, #26
   25288:	str	r1, [sp, #4]
   2528c:	beq	252b4 <ftello64@plt+0x139ec>
   25290:	b	25294 <ftello64@plt+0x139cc>
   25294:	ldr	r0, [sp, #4]
   25298:	cmp	r0, #28
   2529c:	beq	252c4 <ftello64@plt+0x139fc>
   252a0:	b	252a4 <ftello64@plt+0x139dc>
   252a4:	ldr	r0, [sp, #4]
   252a8:	cmp	r0, #30
   252ac:	beq	252d4 <ftello64@plt+0x13a0c>
   252b0:	b	252e4 <ftello64@plt+0x13a1c>
   252b4:	ldr	r0, [fp, #-8]
   252b8:	movw	r1, #3
   252bc:	str	r1, [r0]
   252c0:	b	252e8 <ftello64@plt+0x13a20>
   252c4:	ldr	r0, [fp, #-8]
   252c8:	movw	r1, #2
   252cc:	str	r1, [r0]
   252d0:	b	252e8 <ftello64@plt+0x13a20>
   252d4:	ldr	r0, [fp, #-8]
   252d8:	movw	r1, #4
   252dc:	str	r1, [r0]
   252e0:	b	252e8 <ftello64@plt+0x13a20>
   252e4:	b	252e8 <ftello64@plt+0x13a20>
   252e8:	movw	r0, #0
   252ec:	str	r0, [fp, #-4]
   252f0:	ldr	r0, [fp, #-4]
   252f4:	mov	sp, fp
   252f8:	pop	{fp, pc}
   252fc:	push	{fp, lr}
   25300:	mov	fp, sp
   25304:	sub	sp, sp, #16
   25308:	str	r0, [sp, #8]
   2530c:	ldr	r0, [sp, #8]
   25310:	ldrsb	r0, [r0, #75]	; 0x4b
   25314:	cmp	r0, #0
   25318:	movw	r0, #0
   2531c:	movne	r0, #1
   25320:	mvn	r1, #0
   25324:	eor	r0, r0, r1
   25328:	tst	r0, #1
   2532c:	beq	25358 <ftello64@plt+0x13a90>
   25330:	ldr	r0, [sp, #8]
   25334:	ldr	r0, [r0, #4]
   25338:	ldr	r1, [sp, #8]
   2533c:	ldr	r2, [r1, #40]	; 0x28
   25340:	add	r3, r2, #1
   25344:	str	r3, [r1, #40]	; 0x28
   25348:	add	r0, r0, r2
   2534c:	ldrb	r0, [r0]
   25350:	strb	r0, [fp, #-1]
   25354:	b	25498 <ftello64@plt+0x13bd0>
   25358:	ldr	r0, [sp, #8]
   2535c:	ldrsb	r0, [r0, #76]	; 0x4c
   25360:	cmp	r0, #0
   25364:	beq	25468 <ftello64@plt+0x13ba0>
   25368:	ldr	r0, [sp, #8]
   2536c:	ldr	r0, [r0, #40]	; 0x28
   25370:	ldr	r1, [sp, #8]
   25374:	ldr	r1, [r1, #28]
   25378:	cmp	r0, r1
   2537c:	beq	253c4 <ftello64@plt+0x13afc>
   25380:	ldr	r0, [sp, #8]
   25384:	ldr	r1, [r0, #8]
   25388:	ldr	r0, [r0, #40]	; 0x28
   2538c:	add	r0, r1, r0, lsl #2
   25390:	ldr	r0, [r0]
   25394:	cmn	r0, #1
   25398:	bne	253c4 <ftello64@plt+0x13afc>
   2539c:	ldr	r0, [sp, #8]
   253a0:	ldr	r0, [r0, #4]
   253a4:	ldr	r1, [sp, #8]
   253a8:	ldr	r2, [r1, #40]	; 0x28
   253ac:	add	r3, r2, #1
   253b0:	str	r3, [r1, #40]	; 0x28
   253b4:	add	r0, r0, r2
   253b8:	ldrb	r0, [r0]
   253bc:	strb	r0, [fp, #-1]
   253c0:	b	25498 <ftello64@plt+0x13bd0>
   253c4:	ldr	r0, [sp, #8]
   253c8:	ldr	r1, [r0, #12]
   253cc:	ldr	r0, [r0, #40]	; 0x28
   253d0:	add	r0, r1, r0, lsl #2
   253d4:	ldr	r0, [r0]
   253d8:	str	r0, [sp, #4]
   253dc:	ldr	r0, [sp, #8]
   253e0:	ldr	r0, [r0]
   253e4:	ldr	r1, [sp, #8]
   253e8:	ldr	r1, [r1, #24]
   253ec:	ldr	r2, [sp, #4]
   253f0:	add	r1, r1, r2
   253f4:	add	r0, r0, r1
   253f8:	ldrb	r0, [r0]
   253fc:	str	r0, [sp]
   25400:	ldr	r0, [sp]
   25404:	mvn	r1, #127	; 0x7f
   25408:	and	r0, r0, r1
   2540c:	cmp	r0, #0
   25410:	beq	2543c <ftello64@plt+0x13b74>
   25414:	ldr	r0, [sp, #8]
   25418:	ldr	r0, [r0, #4]
   2541c:	ldr	r1, [sp, #8]
   25420:	ldr	r2, [r1, #40]	; 0x28
   25424:	add	r3, r2, #1
   25428:	str	r3, [r1, #40]	; 0x28
   2542c:	add	r0, r0, r2
   25430:	ldrb	r0, [r0]
   25434:	strb	r0, [fp, #-1]
   25438:	b	25498 <ftello64@plt+0x13bd0>
   2543c:	ldr	r0, [sp, #8]
   25440:	ldr	r1, [sp, #8]
   25444:	ldr	r1, [r1, #40]	; 0x28
   25448:	bl	25080 <ftello64@plt+0x137b8>
   2544c:	ldr	r1, [sp, #8]
   25450:	ldr	r2, [r1, #40]	; 0x28
   25454:	add	r0, r2, r0
   25458:	str	r0, [r1, #40]	; 0x28
   2545c:	ldr	r0, [sp]
   25460:	strb	r0, [fp, #-1]
   25464:	b	25498 <ftello64@plt+0x13bd0>
   25468:	ldr	r0, [sp, #8]
   2546c:	ldr	r0, [r0]
   25470:	ldr	r1, [sp, #8]
   25474:	ldr	r1, [r1, #24]
   25478:	ldr	r2, [sp, #8]
   2547c:	ldr	r3, [r2, #40]	; 0x28
   25480:	add	ip, r3, #1
   25484:	str	ip, [r2, #40]	; 0x28
   25488:	add	r1, r1, r3
   2548c:	add	r0, r0, r1
   25490:	ldrb	r0, [r0]
   25494:	strb	r0, [fp, #-1]
   25498:	ldrb	r0, [fp, #-1]
   2549c:	mov	sp, fp
   254a0:	pop	{fp, pc}
   254a4:	push	{fp, lr}
   254a8:	mov	fp, sp
   254ac:	sub	sp, sp, #16
   254b0:	strb	r0, [fp, #-1]
   254b4:	str	r1, [sp, #8]
   254b8:	ldr	r0, [sp, #8]
   254bc:	ldr	r0, [r0, #92]	; 0x5c
   254c0:	cmp	r0, #1
   254c4:	ble	254d8 <ftello64@plt+0x13c10>
   254c8:	ldrb	r0, [fp, #-1]
   254cc:	bl	1179c <btowc@plt>
   254d0:	str	r0, [sp, #4]
   254d4:	b	254e0 <ftello64@plt+0x13c18>
   254d8:	ldrb	r0, [fp, #-1]
   254dc:	str	r0, [sp, #4]
   254e0:	ldr	r0, [sp, #4]
   254e4:	mov	sp, fp
   254e8:	pop	{fp, pc}
   254ec:	push	{fp, lr}
   254f0:	mov	fp, sp
   254f4:	sub	sp, sp, #40	; 0x28
   254f8:	str	r0, [fp, #-8]
   254fc:	str	r1, [fp, #-12]
   25500:	str	r2, [fp, #-16]
   25504:	mvn	r0, #0
   25508:	str	r0, [sp, #20]
   2550c:	ldr	r0, [fp, #-12]
   25510:	ldr	r1, [fp, #-8]
   25514:	ldr	r2, [fp, #-16]
   25518:	bl	1fe30 <ftello64@plt+0xe568>
   2551c:	ldr	r0, [fp, #-12]
   25520:	ldrb	r0, [r0]
   25524:	strb	r0, [sp, #19]
   25528:	ldr	r0, [fp, #-12]
   2552c:	ldr	r0, [r0, #4]
   25530:	and	r0, r0, #255	; 0xff
   25534:	cmp	r0, #2
   25538:	bne	25548 <ftello64@plt+0x13c80>
   2553c:	mvn	r0, #1
   25540:	str	r0, [fp, #-4]
   25544:	b	25640 <ftello64@plt+0x13d78>
   25548:	ldr	r0, [fp, #-12]
   2554c:	ldr	r0, [r0, #4]
   25550:	and	r0, r0, #255	; 0xff
   25554:	cmp	r0, #24
   25558:	beq	25568 <ftello64@plt+0x13ca0>
   2555c:	ldrb	r0, [sp, #19]
   25560:	cmp	r0, #44	; 0x2c
   25564:	bne	2556c <ftello64@plt+0x13ca4>
   25568:	b	25638 <ftello64@plt+0x13d70>
   2556c:	ldr	r0, [fp, #-12]
   25570:	ldr	r0, [r0, #4]
   25574:	and	r0, r0, #255	; 0xff
   25578:	cmp	r0, #1
   2557c:	bne	255a8 <ftello64@plt+0x13ce0>
   25580:	ldrb	r0, [sp, #19]
   25584:	cmp	r0, #48	; 0x30
   25588:	blt	255a8 <ftello64@plt+0x13ce0>
   2558c:	ldrb	r0, [sp, #19]
   25590:	movw	r1, #57	; 0x39
   25594:	cmp	r1, r0
   25598:	blt	255a8 <ftello64@plt+0x13ce0>
   2559c:	ldr	r0, [sp, #20]
   255a0:	cmn	r0, #2
   255a4:	bne	255b4 <ftello64@plt+0x13cec>
   255a8:	mvn	r0, #1
   255ac:	str	r0, [sp, #12]
   255b0:	b	2562c <ftello64@plt+0x13d64>
   255b4:	ldr	r0, [sp, #20]
   255b8:	cmn	r0, #1
   255bc:	bne	255d0 <ftello64@plt+0x13d08>
   255c0:	ldrb	r0, [sp, #19]
   255c4:	sub	r0, r0, #48	; 0x30
   255c8:	str	r0, [sp, #8]
   255cc:	b	25624 <ftello64@plt+0x13d5c>
   255d0:	ldr	r0, [sp, #20]
   255d4:	movw	r1, #10
   255d8:	mul	r0, r0, r1
   255dc:	ldrb	r1, [sp, #19]
   255e0:	add	r0, r0, r1
   255e4:	sub	r0, r0, #48	; 0x30
   255e8:	movw	r1, #32768	; 0x8000
   255ec:	cmp	r1, r0
   255f0:	bge	25600 <ftello64@plt+0x13d38>
   255f4:	movw	r0, #32768	; 0x8000
   255f8:	str	r0, [sp, #4]
   255fc:	b	2561c <ftello64@plt+0x13d54>
   25600:	ldr	r0, [sp, #20]
   25604:	movw	r1, #10
   25608:	mul	r0, r0, r1
   2560c:	ldrb	r1, [sp, #19]
   25610:	add	r0, r0, r1
   25614:	sub	r0, r0, #48	; 0x30
   25618:	str	r0, [sp, #4]
   2561c:	ldr	r0, [sp, #4]
   25620:	str	r0, [sp, #8]
   25624:	ldr	r0, [sp, #8]
   25628:	str	r0, [sp, #12]
   2562c:	ldr	r0, [sp, #12]
   25630:	str	r0, [sp, #20]
   25634:	b	2550c <ftello64@plt+0x13c44>
   25638:	ldr	r0, [sp, #20]
   2563c:	str	r0, [fp, #-4]
   25640:	ldr	r0, [fp, #-4]
   25644:	mov	sp, fp
   25648:	pop	{fp, pc}
   2564c:	push	{fp, lr}
   25650:	mov	fp, sp
   25654:	sub	sp, sp, #40	; 0x28
   25658:	str	r0, [fp, #-8]
   2565c:	str	r1, [fp, #-12]
   25660:	add	r0, sp, #20
   25664:	str	r0, [sp, #16]
   25668:	ldr	r0, [fp, #-8]
   2566c:	ldr	r0, [r0]
   25670:	str	r0, [sp, #12]
   25674:	ldr	r0, [fp, #-8]
   25678:	str	r0, [fp, #-16]
   2567c:	ldr	r0, [fp, #-12]
   25680:	ldr	r1, [fp, #-16]
   25684:	add	r3, r1, #20
   25688:	movw	r1, #0
   2568c:	str	r1, [sp, #4]
   25690:	ldr	r2, [sp, #4]
   25694:	bl	22128 <ftello64@plt+0x10860>
   25698:	ldr	r1, [sp, #16]
   2569c:	str	r0, [r1]
   256a0:	ldr	r0, [sp, #16]
   256a4:	ldr	r0, [r0]
   256a8:	movw	r1, #0
   256ac:	cmp	r0, r1
   256b0:	bne	256c0 <ftello64@plt+0x13df8>
   256b4:	movw	r0, #0
   256b8:	str	r0, [fp, #-4]
   256bc:	b	257d0 <ftello64@plt+0x13f08>
   256c0:	ldr	r0, [sp, #12]
   256c4:	ldr	r1, [sp, #16]
   256c8:	ldr	r1, [r1]
   256cc:	str	r0, [r1]
   256d0:	ldr	r0, [sp, #16]
   256d4:	ldr	r0, [r0]
   256d8:	ldr	r1, [r0, #24]
   256dc:	mvn	r2, #262144	; 0x40000
   256e0:	and	r1, r1, r2
   256e4:	orr	r1, r1, #262144	; 0x40000
   256e8:	str	r1, [r0, #24]
   256ec:	ldr	r0, [sp, #16]
   256f0:	ldr	r0, [r0]
   256f4:	str	r0, [sp, #12]
   256f8:	ldr	r0, [fp, #-16]
   256fc:	ldr	r0, [r0, #4]
   25700:	movw	r1, #0
   25704:	cmp	r0, r1
   25708:	beq	25728 <ftello64@plt+0x13e60>
   2570c:	ldr	r0, [fp, #-16]
   25710:	ldr	r0, [r0, #4]
   25714:	str	r0, [fp, #-16]
   25718:	ldr	r0, [sp, #12]
   2571c:	add	r0, r0, #4
   25720:	str	r0, [sp, #16]
   25724:	b	257cc <ftello64@plt+0x13f04>
   25728:	movw	r0, #0
   2572c:	str	r0, [sp, #8]
   25730:	ldr	r0, [fp, #-16]
   25734:	ldr	r0, [r0, #8]
   25738:	ldr	r1, [sp, #8]
   2573c:	cmp	r0, r1
   25740:	movw	r0, #1
   25744:	str	r0, [sp]
   25748:	beq	25768 <ftello64@plt+0x13ea0>
   2574c:	ldr	r0, [fp, #-16]
   25750:	ldr	r0, [r0, #8]
   25754:	movw	r1, #0
   25758:	cmp	r0, r1
   2575c:	movw	r0, #0
   25760:	moveq	r0, #1
   25764:	str	r0, [sp]
   25768:	ldr	r0, [sp]
   2576c:	tst	r0, #1
   25770:	beq	257b4 <ftello64@plt+0x13eec>
   25774:	ldr	r0, [fp, #-16]
   25778:	str	r0, [sp, #8]
   2577c:	ldr	r0, [fp, #-16]
   25780:	ldr	r0, [r0]
   25784:	str	r0, [fp, #-16]
   25788:	ldr	r0, [sp, #12]
   2578c:	ldr	r0, [r0]
   25790:	str	r0, [sp, #12]
   25794:	ldr	r0, [fp, #-16]
   25798:	movw	r1, #0
   2579c:	cmp	r0, r1
   257a0:	bne	257b0 <ftello64@plt+0x13ee8>
   257a4:	ldr	r0, [sp, #20]
   257a8:	str	r0, [fp, #-4]
   257ac:	b	257d0 <ftello64@plt+0x13f08>
   257b0:	b	25730 <ftello64@plt+0x13e68>
   257b4:	ldr	r0, [fp, #-16]
   257b8:	ldr	r0, [r0, #8]
   257bc:	str	r0, [fp, #-16]
   257c0:	ldr	r0, [sp, #12]
   257c4:	add	r0, r0, #8
   257c8:	str	r0, [sp, #16]
   257cc:	b	2567c <ftello64@plt+0x13db4>
   257d0:	ldr	r0, [fp, #-4]
   257d4:	mov	sp, fp
   257d8:	pop	{fp, pc}
   257dc:	sub	sp, sp, #12
   257e0:	str	r0, [sp, #8]
   257e4:	str	r1, [sp, #4]
   257e8:	ldr	r0, [sp, #8]
   257ec:	str	r0, [sp]
   257f0:	ldr	r0, [sp, #4]
   257f4:	ldr	r0, [r0, #24]
   257f8:	and	r0, r0, #255	; 0xff
   257fc:	cmp	r0, #17
   25800:	bne	25830 <ftello64@plt+0x13f68>
   25804:	ldr	r0, [sp, #4]
   25808:	ldr	r0, [r0, #20]
   2580c:	ldr	r1, [sp]
   25810:	cmp	r0, r1
   25814:	bne	25830 <ftello64@plt+0x13f68>
   25818:	ldr	r0, [sp, #4]
   2581c:	ldr	r1, [r0, #24]
   25820:	mvn	r2, #524288	; 0x80000
   25824:	and	r1, r1, r2
   25828:	orr	r1, r1, #524288	; 0x80000
   2582c:	str	r1, [r0, #24]
   25830:	movw	r0, #0
   25834:	add	sp, sp, #12
   25838:	bx	lr
   2583c:	push	{fp, lr}
   25840:	mov	fp, sp
   25844:	sub	sp, sp, #40	; 0x28
   25848:	str	r0, [fp, #-8]
   2584c:	str	r1, [fp, #-12]
   25850:	str	r2, [fp, #-16]
   25854:	ldr	r0, [fp, #-8]
   25858:	str	r0, [sp, #20]
   2585c:	ldr	r0, [fp, #-12]
   25860:	ldr	r1, [fp, #-16]
   25864:	ldr	r2, [sp, #20]
   25868:	str	r0, [sp, #8]
   2586c:	mov	r0, r1
   25870:	mov	r1, r2
   25874:	ldr	r2, [sp, #8]
   25878:	blx	r2
   2587c:	str	r0, [sp, #16]
   25880:	ldr	r0, [sp, #16]
   25884:	cmp	r0, #0
   25888:	beq	25898 <ftello64@plt+0x13fd0>
   2588c:	ldr	r0, [sp, #16]
   25890:	str	r0, [fp, #-4]
   25894:	b	2594c <ftello64@plt+0x14084>
   25898:	ldr	r0, [sp, #20]
   2589c:	ldr	r0, [r0, #4]
   258a0:	movw	r1, #0
   258a4:	cmp	r0, r1
   258a8:	beq	258bc <ftello64@plt+0x13ff4>
   258ac:	ldr	r0, [sp, #20]
   258b0:	ldr	r0, [r0, #4]
   258b4:	str	r0, [sp, #20]
   258b8:	b	25948 <ftello64@plt+0x14080>
   258bc:	movw	r0, #0
   258c0:	str	r0, [sp, #12]
   258c4:	ldr	r0, [sp, #20]
   258c8:	ldr	r0, [r0, #8]
   258cc:	ldr	r1, [sp, #12]
   258d0:	cmp	r0, r1
   258d4:	movw	r0, #1
   258d8:	str	r0, [sp, #4]
   258dc:	beq	258fc <ftello64@plt+0x14034>
   258e0:	ldr	r0, [sp, #20]
   258e4:	ldr	r0, [r0, #8]
   258e8:	movw	r1, #0
   258ec:	cmp	r0, r1
   258f0:	movw	r0, #0
   258f4:	moveq	r0, #1
   258f8:	str	r0, [sp, #4]
   258fc:	ldr	r0, [sp, #4]
   25900:	tst	r0, #1
   25904:	beq	2593c <ftello64@plt+0x14074>
   25908:	ldr	r0, [sp, #20]
   2590c:	str	r0, [sp, #12]
   25910:	ldr	r0, [sp, #20]
   25914:	ldr	r0, [r0]
   25918:	str	r0, [sp, #20]
   2591c:	ldr	r0, [sp, #20]
   25920:	movw	r1, #0
   25924:	cmp	r0, r1
   25928:	bne	25938 <ftello64@plt+0x14070>
   2592c:	movw	r0, #0
   25930:	str	r0, [fp, #-4]
   25934:	b	2594c <ftello64@plt+0x14084>
   25938:	b	258c4 <ftello64@plt+0x13ffc>
   2593c:	ldr	r0, [sp, #20]
   25940:	ldr	r0, [r0, #8]
   25944:	str	r0, [sp, #20]
   25948:	b	2585c <ftello64@plt+0x13f94>
   2594c:	ldr	r0, [fp, #-4]
   25950:	mov	sp, fp
   25954:	pop	{fp, pc}
   25958:	sub	sp, sp, #20
   2595c:	str	r0, [sp, #16]
   25960:	str	r1, [sp, #12]
   25964:	ldr	r0, [sp, #16]
   25968:	str	r0, [sp, #8]
   2596c:	ldr	r0, [sp, #12]
   25970:	ldr	r0, [r0, #24]
   25974:	and	r0, r0, #255	; 0xff
   25978:	cmp	r0, #4
   2597c:	bne	259e0 <ftello64@plt+0x14118>
   25980:	ldr	r0, [sp, #8]
   25984:	ldr	r0, [r0, #132]	; 0x84
   25988:	movw	r1, #0
   2598c:	cmp	r0, r1
   25990:	beq	259e0 <ftello64@plt+0x14118>
   25994:	ldr	r0, [sp, #12]
   25998:	ldr	r0, [r0, #20]
   2599c:	str	r0, [sp, #4]
   259a0:	ldr	r0, [sp, #8]
   259a4:	ldr	r0, [r0, #132]	; 0x84
   259a8:	ldr	r1, [sp, #4]
   259ac:	add	r0, r0, r1, lsl #2
   259b0:	ldr	r0, [r0]
   259b4:	ldr	r1, [sp, #12]
   259b8:	str	r0, [r1, #20]
   259bc:	ldr	r0, [sp, #12]
   259c0:	ldr	r0, [r0, #20]
   259c4:	movw	r1, #1
   259c8:	lsl	r0, r1, r0
   259cc:	ldr	r1, [sp, #8]
   259d0:	ldr	r2, [r1, #80]	; 0x50
   259d4:	orr	r0, r2, r0
   259d8:	str	r0, [r1, #80]	; 0x50
   259dc:	b	25ac0 <ftello64@plt+0x141f8>
   259e0:	ldr	r0, [sp, #12]
   259e4:	ldr	r0, [r0, #24]
   259e8:	and	r0, r0, #255	; 0xff
   259ec:	cmp	r0, #17
   259f0:	bne	25abc <ftello64@plt+0x141f4>
   259f4:	ldr	r0, [sp, #12]
   259f8:	ldr	r0, [r0, #4]
   259fc:	movw	r1, #0
   25a00:	cmp	r0, r1
   25a04:	beq	25abc <ftello64@plt+0x141f4>
   25a08:	ldr	r0, [sp, #12]
   25a0c:	ldr	r0, [r0, #4]
   25a10:	ldr	r0, [r0, #24]
   25a14:	and	r0, r0, #255	; 0xff
   25a18:	cmp	r0, #17
   25a1c:	bne	25abc <ftello64@plt+0x141f4>
   25a20:	ldr	r0, [sp, #12]
   25a24:	ldr	r0, [r0, #4]
   25a28:	ldr	r0, [r0, #20]
   25a2c:	str	r0, [sp]
   25a30:	ldr	r0, [sp, #12]
   25a34:	ldr	r0, [r0, #4]
   25a38:	ldr	r0, [r0, #4]
   25a3c:	ldr	r1, [sp, #12]
   25a40:	str	r0, [r1, #4]
   25a44:	ldr	r0, [sp, #12]
   25a48:	ldr	r0, [r0, #4]
   25a4c:	movw	r1, #0
   25a50:	cmp	r0, r1
   25a54:	beq	25a68 <ftello64@plt+0x141a0>
   25a58:	ldr	r0, [sp, #12]
   25a5c:	ldr	r1, [sp, #12]
   25a60:	ldr	r1, [r1, #4]
   25a64:	str	r0, [r1]
   25a68:	ldr	r0, [sp, #8]
   25a6c:	ldr	r0, [r0, #132]	; 0x84
   25a70:	ldr	r1, [sp, #12]
   25a74:	ldr	r1, [r1, #20]
   25a78:	ldr	r1, [r0, r1, lsl #2]
   25a7c:	ldr	r2, [sp]
   25a80:	add	r0, r0, r2, lsl #2
   25a84:	str	r1, [r0]
   25a88:	ldr	r0, [sp]
   25a8c:	cmp	r0, #32
   25a90:	bge	25ab8 <ftello64@plt+0x141f0>
   25a94:	ldr	r0, [sp]
   25a98:	movw	r1, #1
   25a9c:	lsl	r0, r1, r0
   25aa0:	mvn	r1, #0
   25aa4:	eor	r0, r0, r1
   25aa8:	ldr	r1, [sp, #8]
   25aac:	ldr	r2, [r1, #80]	; 0x50
   25ab0:	and	r0, r2, r0
   25ab4:	str	r0, [r1, #80]	; 0x50
   25ab8:	b	25abc <ftello64@plt+0x141f4>
   25abc:	b	25ac0 <ftello64@plt+0x141f8>
   25ac0:	movw	r0, #0
   25ac4:	add	sp, sp, #20
   25ac8:	bx	lr
   25acc:	push	{fp, lr}
   25ad0:	mov	fp, sp
   25ad4:	sub	sp, sp, #16
   25ad8:	str	r0, [fp, #-4]
   25adc:	str	r1, [sp, #8]
   25ae0:	ldr	r0, [fp, #-4]
   25ae4:	str	r0, [sp, #4]
   25ae8:	movw	r0, #0
   25aec:	str	r0, [sp]
   25af0:	ldr	r1, [sp, #8]
   25af4:	ldr	r1, [r1, #4]
   25af8:	cmp	r1, r0
   25afc:	beq	25b5c <ftello64@plt+0x14294>
   25b00:	ldr	r0, [sp, #8]
   25b04:	ldr	r0, [r0, #4]
   25b08:	ldr	r0, [r0, #24]
   25b0c:	and	r0, r0, #255	; 0xff
   25b10:	cmp	r0, #17
   25b14:	bne	25b5c <ftello64@plt+0x14294>
   25b18:	ldr	r1, [sp, #4]
   25b1c:	ldr	r0, [sp, #8]
   25b20:	ldr	r2, [r0, #4]
   25b24:	mov	r0, sp
   25b28:	bl	262d0 <ftello64@plt+0x14a08>
   25b2c:	ldr	r1, [sp, #8]
   25b30:	str	r0, [r1, #4]
   25b34:	ldr	r0, [sp, #8]
   25b38:	ldr	r0, [r0, #4]
   25b3c:	movw	r1, #0
   25b40:	cmp	r0, r1
   25b44:	beq	25b58 <ftello64@plt+0x14290>
   25b48:	ldr	r0, [sp, #8]
   25b4c:	ldr	r1, [sp, #8]
   25b50:	ldr	r1, [r1, #4]
   25b54:	str	r0, [r1]
   25b58:	b	25b5c <ftello64@plt+0x14294>
   25b5c:	ldr	r0, [sp, #8]
   25b60:	ldr	r0, [r0, #8]
   25b64:	movw	r1, #0
   25b68:	cmp	r0, r1
   25b6c:	beq	25bcc <ftello64@plt+0x14304>
   25b70:	ldr	r0, [sp, #8]
   25b74:	ldr	r0, [r0, #8]
   25b78:	ldr	r0, [r0, #24]
   25b7c:	and	r0, r0, #255	; 0xff
   25b80:	cmp	r0, #17
   25b84:	bne	25bcc <ftello64@plt+0x14304>
   25b88:	ldr	r1, [sp, #4]
   25b8c:	ldr	r0, [sp, #8]
   25b90:	ldr	r2, [r0, #8]
   25b94:	mov	r0, sp
   25b98:	bl	262d0 <ftello64@plt+0x14a08>
   25b9c:	ldr	r1, [sp, #8]
   25ba0:	str	r0, [r1, #8]
   25ba4:	ldr	r0, [sp, #8]
   25ba8:	ldr	r0, [r0, #8]
   25bac:	movw	r1, #0
   25bb0:	cmp	r0, r1
   25bb4:	beq	25bc8 <ftello64@plt+0x14300>
   25bb8:	ldr	r0, [sp, #8]
   25bbc:	ldr	r1, [sp, #8]
   25bc0:	ldr	r1, [r1, #8]
   25bc4:	str	r0, [r1]
   25bc8:	b	25bcc <ftello64@plt+0x14304>
   25bcc:	ldr	r0, [sp]
   25bd0:	mov	sp, fp
   25bd4:	pop	{fp, pc}
   25bd8:	push	{fp, lr}
   25bdc:	mov	fp, sp
   25be0:	sub	sp, sp, #24
   25be4:	str	r0, [fp, #-8]
   25be8:	str	r1, [sp, #12]
   25bec:	ldr	r0, [fp, #-8]
   25bf0:	str	r0, [sp, #8]
   25bf4:	ldr	r0, [sp, #12]
   25bf8:	ldr	r0, [r0, #24]
   25bfc:	and	r0, r0, #255	; 0xff
   25c00:	cmp	r0, #16
   25c04:	bne	25c34 <ftello64@plt+0x1436c>
   25c08:	ldr	r0, [sp, #12]
   25c0c:	ldr	r0, [r0, #4]
   25c10:	ldr	r0, [r0, #12]
   25c14:	ldr	r1, [sp, #12]
   25c18:	str	r0, [r1, #12]
   25c1c:	ldr	r0, [sp, #12]
   25c20:	ldr	r0, [r0, #4]
   25c24:	ldr	r0, [r0, #28]
   25c28:	ldr	r1, [sp, #12]
   25c2c:	str	r0, [r1, #28]
   25c30:	b	25cd0 <ftello64@plt+0x14408>
   25c34:	ldr	r0, [sp, #12]
   25c38:	str	r0, [r0, #12]
   25c3c:	ldr	r0, [sp, #8]
   25c40:	ldr	r1, [sp, #12]
   25c44:	ldr	r2, [r1, #20]
   25c48:	ldr	r1, [r1, #24]
   25c4c:	str	r1, [sp, #4]
   25c50:	mov	r1, r2
   25c54:	ldr	r2, [sp, #4]
   25c58:	bl	264f8 <ftello64@plt+0x14c30>
   25c5c:	ldr	r1, [sp, #12]
   25c60:	str	r0, [r1, #28]
   25c64:	ldr	r0, [sp, #12]
   25c68:	ldr	r0, [r0, #28]
   25c6c:	cmn	r0, #1
   25c70:	bne	25c80 <ftello64@plt+0x143b8>
   25c74:	movw	r0, #12
   25c78:	str	r0, [fp, #-4]
   25c7c:	b	25cd8 <ftello64@plt+0x14410>
   25c80:	ldr	r0, [sp, #12]
   25c84:	ldr	r0, [r0, #24]
   25c88:	and	r0, r0, #255	; 0xff
   25c8c:	cmp	r0, #12
   25c90:	bne	25ccc <ftello64@plt+0x14404>
   25c94:	ldr	r0, [pc, #72]	; 25ce4 <ftello64@plt+0x1441c>
   25c98:	ldr	r1, [sp, #12]
   25c9c:	ldr	r2, [r1, #20]
   25ca0:	ldr	r1, [r1, #28]
   25ca4:	ldr	r3, [sp, #8]
   25ca8:	ldr	r3, [r3]
   25cac:	add	r1, r3, r1, lsl #3
   25cb0:	ldr	r3, [r1, #4]
   25cb4:	movw	ip, #1023	; 0x3ff
   25cb8:	and	r2, r2, ip
   25cbc:	lsl	r2, r2, #8
   25cc0:	and	r0, r3, r0
   25cc4:	orr	r0, r0, r2
   25cc8:	str	r0, [r1, #4]
   25ccc:	b	25cd0 <ftello64@plt+0x14408>
   25cd0:	movw	r0, #0
   25cd4:	str	r0, [fp, #-4]
   25cd8:	ldr	r0, [fp, #-4]
   25cdc:	mov	sp, fp
   25ce0:	pop	{fp, pc}
   25ce4:			; <UNDEFINED> instruction: 0xfffc00ff
   25ce8:	sub	sp, sp, #12
   25cec:	str	r0, [sp, #8]
   25cf0:	str	r1, [sp, #4]
   25cf4:	ldr	r0, [sp, #4]
   25cf8:	ldrb	r0, [r0, #24]
   25cfc:	mov	r1, r0
   25d00:	cmp	r0, #11
   25d04:	str	r1, [sp]
   25d08:	beq	25d20 <ftello64@plt+0x14458>
   25d0c:	b	25d10 <ftello64@plt+0x14448>
   25d10:	ldr	r0, [sp]
   25d14:	cmp	r0, #16
   25d18:	beq	25d34 <ftello64@plt+0x1446c>
   25d1c:	b	25d64 <ftello64@plt+0x1449c>
   25d20:	ldr	r0, [sp, #4]
   25d24:	ldr	r1, [sp, #4]
   25d28:	ldr	r1, [r1, #4]
   25d2c:	str	r0, [r1, #16]
   25d30:	b	25db8 <ftello64@plt+0x144f0>
   25d34:	ldr	r0, [sp, #4]
   25d38:	ldr	r0, [r0, #8]
   25d3c:	ldr	r0, [r0, #12]
   25d40:	ldr	r1, [sp, #4]
   25d44:	ldr	r1, [r1, #4]
   25d48:	str	r0, [r1, #16]
   25d4c:	ldr	r0, [sp, #4]
   25d50:	ldr	r0, [r0, #16]
   25d54:	ldr	r1, [sp, #4]
   25d58:	ldr	r1, [r1, #8]
   25d5c:	str	r0, [r1, #16]
   25d60:	b	25db8 <ftello64@plt+0x144f0>
   25d64:	ldr	r0, [sp, #4]
   25d68:	ldr	r0, [r0, #4]
   25d6c:	movw	r1, #0
   25d70:	cmp	r0, r1
   25d74:	beq	25d8c <ftello64@plt+0x144c4>
   25d78:	ldr	r0, [sp, #4]
   25d7c:	ldr	r0, [r0, #16]
   25d80:	ldr	r1, [sp, #4]
   25d84:	ldr	r1, [r1, #4]
   25d88:	str	r0, [r1, #16]
   25d8c:	ldr	r0, [sp, #4]
   25d90:	ldr	r0, [r0, #8]
   25d94:	movw	r1, #0
   25d98:	cmp	r0, r1
   25d9c:	beq	25db4 <ftello64@plt+0x144ec>
   25da0:	ldr	r0, [sp, #4]
   25da4:	ldr	r0, [r0, #16]
   25da8:	ldr	r1, [sp, #4]
   25dac:	ldr	r1, [r1, #8]
   25db0:	str	r0, [r1, #16]
   25db4:	b	25db8 <ftello64@plt+0x144f0>
   25db8:	movw	r0, #0
   25dbc:	add	sp, sp, #12
   25dc0:	bx	lr
   25dc4:	push	{fp, lr}
   25dc8:	mov	fp, sp
   25dcc:	sub	sp, sp, #32
   25dd0:	str	r0, [fp, #-4]
   25dd4:	str	r1, [fp, #-8]
   25dd8:	ldr	r0, [fp, #-4]
   25ddc:	str	r0, [fp, #-12]
   25de0:	ldr	r0, [fp, #-8]
   25de4:	ldr	r0, [r0, #28]
   25de8:	str	r0, [sp, #16]
   25dec:	mov	r0, #0
   25df0:	str	r0, [sp, #12]
   25df4:	ldr	r0, [fp, #-8]
   25df8:	ldrb	r0, [r0, #24]
   25dfc:	sub	r0, r0, #2
   25e00:	cmp	r0, #14
   25e04:	str	r0, [sp]
   25e08:	bhi	25fe4 <ftello64@plt+0x1471c>
   25e0c:	add	r0, pc, #8
   25e10:	ldr	r1, [sp]
   25e14:	ldr	r0, [r0, r1, lsl #2]
   25e18:	mov	pc, r0
   25e1c:	andeq	r5, r2, ip, asr lr
   25e20:	andeq	r5, r2, r4, ror #31
   25e24:	andeq	r5, r2, r4, lsl #31
   25e28:	andeq	r5, r2, r4, ror #31
   25e2c:	andeq	r5, r2, r4, ror #31
   25e30:	andeq	r5, r2, r4, ror #31
   25e34:	andeq	r5, r2, r4, asr pc
   25e38:	andeq	r5, r2, r4, asr pc
   25e3c:	andeq	r5, r2, r8, ror lr
   25e40:	andeq	r5, r2, r8, ror lr
   25e44:	andeq	r5, r2, r4, asr pc
   25e48:	andeq	r5, r2, r4, ror #31
   25e4c:	andeq	r5, r2, r4, ror #31
   25e50:	andeq	r5, r2, r4, ror #31
   25e54:	andeq	r5, r2, r8, asr lr
   25e58:	b	26020 <ftello64@plt+0x14758>
   25e5c:	ldr	r0, [fp, #-8]
   25e60:	ldr	r0, [r0, #16]
   25e64:	movw	r1, #0
   25e68:	cmp	r0, r1
   25e6c:	bne	25e74 <ftello64@plt+0x145ac>
   25e70:	b	25e74 <ftello64@plt+0x145ac>
   25e74:	b	26020 <ftello64@plt+0x14758>
   25e78:	ldr	r0, [fp, #-12]
   25e7c:	ldrb	r1, [r0, #88]	; 0x58
   25e80:	bic	r1, r1, #1
   25e84:	movw	r2, #1
   25e88:	orr	r1, r1, r2
   25e8c:	strb	r1, [r0, #88]	; 0x58
   25e90:	ldr	r0, [fp, #-8]
   25e94:	ldr	r0, [r0, #4]
   25e98:	movw	r1, #0
   25e9c:	cmp	r0, r1
   25ea0:	beq	25ebc <ftello64@plt+0x145f4>
   25ea4:	ldr	r0, [fp, #-8]
   25ea8:	ldr	r0, [r0, #4]
   25eac:	ldr	r0, [r0, #12]
   25eb0:	ldr	r0, [r0, #28]
   25eb4:	str	r0, [sp, #8]
   25eb8:	b	25ecc <ftello64@plt+0x14604>
   25ebc:	ldr	r0, [fp, #-8]
   25ec0:	ldr	r0, [r0, #16]
   25ec4:	ldr	r0, [r0, #28]
   25ec8:	str	r0, [sp, #8]
   25ecc:	ldr	r0, [fp, #-8]
   25ed0:	ldr	r0, [r0, #8]
   25ed4:	movw	r1, #0
   25ed8:	cmp	r0, r1
   25edc:	beq	25ef8 <ftello64@plt+0x14630>
   25ee0:	ldr	r0, [fp, #-8]
   25ee4:	ldr	r0, [r0, #8]
   25ee8:	ldr	r0, [r0, #12]
   25eec:	ldr	r0, [r0, #28]
   25ef0:	str	r0, [sp, #4]
   25ef4:	b	25f08 <ftello64@plt+0x14640>
   25ef8:	ldr	r0, [fp, #-8]
   25efc:	ldr	r0, [r0, #16]
   25f00:	ldr	r0, [r0, #28]
   25f04:	str	r0, [sp, #4]
   25f08:	ldr	r0, [sp, #8]
   25f0c:	cmn	r0, #1
   25f10:	ble	25f18 <ftello64@plt+0x14650>
   25f14:	b	25f18 <ftello64@plt+0x14650>
   25f18:	ldr	r0, [sp, #4]
   25f1c:	cmn	r0, #1
   25f20:	ble	25f28 <ftello64@plt+0x14660>
   25f24:	b	25f28 <ftello64@plt+0x14660>
   25f28:	ldr	r0, [fp, #-12]
   25f2c:	ldr	r0, [r0, #20]
   25f30:	ldr	r1, [sp, #16]
   25f34:	movw	r2, #12
   25f38:	mul	r1, r1, r2
   25f3c:	add	r0, r0, r1
   25f40:	ldr	r1, [sp, #8]
   25f44:	ldr	r2, [sp, #4]
   25f48:	bl	26814 <ftello64@plt+0x14f4c>
   25f4c:	str	r0, [sp, #12]
   25f50:	b	26020 <ftello64@plt+0x14758>
   25f54:	ldr	r0, [fp, #-12]
   25f58:	ldr	r0, [r0, #20]
   25f5c:	ldr	r1, [sp, #16]
   25f60:	movw	r2, #12
   25f64:	mul	r1, r1, r2
   25f68:	add	r0, r0, r1
   25f6c:	ldr	r1, [fp, #-8]
   25f70:	ldr	r1, [r1, #16]
   25f74:	ldr	r1, [r1, #28]
   25f78:	bl	26910 <ftello64@plt+0x15048>
   25f7c:	str	r0, [sp, #12]
   25f80:	b	26020 <ftello64@plt+0x14758>
   25f84:	ldr	r0, [fp, #-8]
   25f88:	ldr	r0, [r0, #16]
   25f8c:	ldr	r0, [r0, #28]
   25f90:	ldr	r1, [fp, #-12]
   25f94:	ldr	r1, [r1, #12]
   25f98:	ldr	r2, [sp, #16]
   25f9c:	add	r1, r1, r2, lsl #2
   25fa0:	str	r0, [r1]
   25fa4:	ldr	r0, [fp, #-8]
   25fa8:	ldr	r0, [r0, #24]
   25fac:	and	r0, r0, #255	; 0xff
   25fb0:	cmp	r0, #4
   25fb4:	bne	25fe0 <ftello64@plt+0x14718>
   25fb8:	ldr	r0, [fp, #-12]
   25fbc:	ldr	r1, [r0, #12]
   25fc0:	ldr	r0, [r0, #20]
   25fc4:	ldr	r2, [sp, #16]
   25fc8:	add	r3, r2, r2, lsl #1
   25fcc:	add	r0, r0, r3, lsl #2
   25fd0:	add	r1, r1, r2, lsl #2
   25fd4:	ldr	r1, [r1]
   25fd8:	bl	26910 <ftello64@plt+0x15048>
   25fdc:	str	r0, [sp, #12]
   25fe0:	b	26020 <ftello64@plt+0x14758>
   25fe4:	ldr	r0, [fp, #-8]
   25fe8:	ldr	r0, [r0, #24]
   25fec:	and	r0, r0, #255	; 0xff
   25ff0:	and	r0, r0, #8
   25ff4:	cmp	r0, #0
   25ff8:	bne	26000 <ftello64@plt+0x14738>
   25ffc:	b	26000 <ftello64@plt+0x14738>
   26000:	ldr	r0, [fp, #-8]
   26004:	ldr	r0, [r0, #16]
   26008:	ldr	r0, [r0, #28]
   2600c:	ldr	r1, [fp, #-12]
   26010:	ldr	r1, [r1, #12]
   26014:	ldr	r2, [sp, #16]
   26018:	add	r1, r1, r2, lsl #2
   2601c:	str	r0, [r1]
   26020:	ldr	r0, [sp, #12]
   26024:	mov	sp, fp
   26028:	pop	{fp, pc}
   2602c:	push	{fp, lr}
   26030:	mov	fp, sp
   26034:	sub	sp, sp, #32
   26038:	str	r0, [fp, #-8]
   2603c:	ldr	r0, [fp, #-8]
   26040:	ldr	r0, [r0, #8]
   26044:	cmp	r0, #0
   26048:	bls	26050 <ftello64@plt+0x14788>
   2604c:	b	26050 <ftello64@plt+0x14788>
   26050:	movw	r0, #0
   26054:	strb	r0, [fp, #-13]
   26058:	movw	r0, #0
   2605c:	str	r0, [fp, #-12]
   26060:	ldr	r0, [fp, #-12]
   26064:	ldr	r1, [fp, #-8]
   26068:	ldr	r1, [r1, #8]
   2606c:	cmp	r0, r1
   26070:	bne	26094 <ftello64@plt+0x147cc>
   26074:	ldrb	r0, [fp, #-13]
   26078:	tst	r0, #1
   2607c:	bne	26084 <ftello64@plt+0x147bc>
   26080:	b	26160 <ftello64@plt+0x14898>
   26084:	movw	r0, #0
   26088:	strb	r0, [fp, #-13]
   2608c:	movw	r0, #0
   26090:	str	r0, [fp, #-12]
   26094:	ldr	r0, [fp, #-8]
   26098:	ldr	r0, [r0, #24]
   2609c:	ldr	r1, [fp, #-12]
   260a0:	movw	r2, #12
   260a4:	mul	r1, r1, r2
   260a8:	add	r0, r0, r1
   260ac:	ldr	r0, [r0, #4]
   260b0:	cmn	r0, #1
   260b4:	beq	260bc <ftello64@plt+0x147f4>
   260b8:	b	260bc <ftello64@plt+0x147f4>
   260bc:	ldr	r0, [fp, #-8]
   260c0:	ldr	r0, [r0, #24]
   260c4:	ldr	r1, [fp, #-12]
   260c8:	movw	r2, #12
   260cc:	mul	r1, r1, r2
   260d0:	add	r0, r0, r1
   260d4:	ldr	r0, [r0, #4]
   260d8:	cmp	r0, #0
   260dc:	beq	260e4 <ftello64@plt+0x1481c>
   260e0:	b	26150 <ftello64@plt+0x14888>
   260e4:	ldr	r1, [fp, #-8]
   260e8:	ldr	r2, [fp, #-12]
   260ec:	mov	r0, sp
   260f0:	movw	r3, #1
   260f4:	and	r3, r3, #1
   260f8:	bl	269a0 <ftello64@plt+0x150d8>
   260fc:	str	r0, [sp, #12]
   26100:	ldr	r0, [sp, #12]
   26104:	cmp	r0, #0
   26108:	beq	26118 <ftello64@plt+0x14850>
   2610c:	ldr	r0, [sp, #12]
   26110:	str	r0, [fp, #-4]
   26114:	b	26168 <ftello64@plt+0x148a0>
   26118:	ldr	r0, [fp, #-8]
   2611c:	ldr	r0, [r0, #24]
   26120:	ldr	r1, [fp, #-12]
   26124:	movw	r2, #12
   26128:	mul	r1, r1, r2
   2612c:	add	r0, r0, r1
   26130:	ldr	r0, [r0, #4]
   26134:	cmp	r0, #0
   26138:	bne	2614c <ftello64@plt+0x14884>
   2613c:	movw	r0, #1
   26140:	strb	r0, [fp, #-13]
   26144:	ldr	r0, [sp, #8]
   26148:	bl	17078 <ftello64@plt+0x57b0>
   2614c:	b	26150 <ftello64@plt+0x14888>
   26150:	ldr	r0, [fp, #-12]
   26154:	add	r0, r0, #1
   26158:	str	r0, [fp, #-12]
   2615c:	b	26060 <ftello64@plt+0x14798>
   26160:	movw	r0, #0
   26164:	str	r0, [fp, #-4]
   26168:	ldr	r0, [fp, #-4]
   2616c:	mov	sp, fp
   26170:	pop	{fp, pc}
   26174:	push	{fp, lr}
   26178:	mov	fp, sp
   2617c:	sub	sp, sp, #24
   26180:	str	r0, [fp, #-8]
   26184:	movw	r0, #0
   26188:	str	r0, [sp, #8]
   2618c:	ldr	r0, [sp, #8]
   26190:	ldr	r1, [fp, #-8]
   26194:	ldr	r1, [r1, #8]
   26198:	cmp	r0, r1
   2619c:	bcs	261d4 <ftello64@plt+0x1490c>
   261a0:	ldr	r0, [fp, #-8]
   261a4:	ldr	r0, [r0, #28]
   261a8:	ldr	r1, [sp, #8]
   261ac:	movw	r2, #12
   261b0:	mul	r1, r1, r2
   261b4:	add	r0, r0, r1
   261b8:	movw	r1, #0
   261bc:	and	r1, r1, #255	; 0xff
   261c0:	bl	11790 <memset@plt>
   261c4:	ldr	r0, [sp, #8]
   261c8:	add	r0, r0, #1
   261cc:	str	r0, [sp, #8]
   261d0:	b	2618c <ftello64@plt+0x148c4>
   261d4:	movw	r0, #0
   261d8:	str	r0, [sp, #12]
   261dc:	ldr	r0, [sp, #12]
   261e0:	ldr	r1, [fp, #-8]
   261e4:	ldr	r1, [r1, #8]
   261e8:	cmp	r0, r1
   261ec:	bcs	262bc <ftello64@plt+0x149f4>
   261f0:	ldr	r0, [fp, #-8]
   261f4:	ldr	r0, [r0, #24]
   261f8:	ldr	r1, [sp, #12]
   261fc:	movw	r2, #12
   26200:	mul	r1, r1, r2
   26204:	add	r0, r0, r1
   26208:	ldr	r0, [r0, #8]
   2620c:	str	r0, [sp]
   26210:	movw	r0, #0
   26214:	str	r0, [sp, #8]
   26218:	ldr	r0, [sp, #8]
   2621c:	ldr	r1, [fp, #-8]
   26220:	ldr	r1, [r1, #24]
   26224:	ldr	r2, [sp, #12]
   26228:	movw	r3, #12
   2622c:	mul	r2, r2, r3
   26230:	add	r1, r1, r2
   26234:	ldr	r1, [r1, #4]
   26238:	cmp	r0, r1
   2623c:	bge	262a8 <ftello64@plt+0x149e0>
   26240:	ldr	r0, [fp, #-8]
   26244:	ldr	r0, [r0, #28]
   26248:	ldr	r1, [sp]
   2624c:	ldr	r2, [sp, #8]
   26250:	add	r1, r1, r2, lsl #2
   26254:	ldr	r1, [r1]
   26258:	movw	r2, #12
   2625c:	mul	r1, r1, r2
   26260:	add	r0, r0, r1
   26264:	ldr	r1, [sp, #12]
   26268:	bl	27b04 <ftello64@plt+0x1623c>
   2626c:	and	r0, r0, #1
   26270:	strb	r0, [sp, #7]
   26274:	ldrb	r0, [sp, #7]
   26278:	mvn	r1, #0
   2627c:	eor	r0, r0, r1
   26280:	tst	r0, #1
   26284:	beq	26294 <ftello64@plt+0x149cc>
   26288:	movw	r0, #12
   2628c:	str	r0, [fp, #-4]
   26290:	b	262c4 <ftello64@plt+0x149fc>
   26294:	b	26298 <ftello64@plt+0x149d0>
   26298:	ldr	r0, [sp, #8]
   2629c:	add	r0, r0, #1
   262a0:	str	r0, [sp, #8]
   262a4:	b	26218 <ftello64@plt+0x14950>
   262a8:	b	262ac <ftello64@plt+0x149e4>
   262ac:	ldr	r0, [sp, #12]
   262b0:	add	r0, r0, #1
   262b4:	str	r0, [sp, #12]
   262b8:	b	261dc <ftello64@plt+0x14914>
   262bc:	movw	r0, #0
   262c0:	str	r0, [fp, #-4]
   262c4:	ldr	r0, [fp, #-4]
   262c8:	mov	sp, fp
   262cc:	pop	{fp, pc}
   262d0:	push	{fp, lr}
   262d4:	mov	fp, sp
   262d8:	sub	sp, sp, #56	; 0x38
   262dc:	str	r0, [fp, #-8]
   262e0:	str	r1, [fp, #-12]
   262e4:	str	r2, [fp, #-16]
   262e8:	ldr	r0, [fp, #-12]
   262ec:	ldr	r0, [r0]
   262f0:	str	r0, [fp, #-20]	; 0xffffffec
   262f4:	ldr	r0, [fp, #-16]
   262f8:	ldr	r0, [r0, #4]
   262fc:	str	r0, [fp, #-24]	; 0xffffffe8
   26300:	ldr	r0, [fp, #-12]
   26304:	ldrb	r0, [r0, #28]
   26308:	ubfx	r0, r0, #4, #1
   2630c:	and	r0, r0, #255	; 0xff
   26310:	cmp	r0, #0
   26314:	beq	26370 <ftello64@plt+0x14aa8>
   26318:	ldr	r0, [fp, #-16]
   2631c:	ldr	r0, [r0, #4]
   26320:	movw	r1, #0
   26324:	cmp	r0, r1
   26328:	beq	26370 <ftello64@plt+0x14aa8>
   2632c:	ldr	r0, [fp, #-16]
   26330:	ldr	r0, [r0, #20]
   26334:	cmp	r0, #32
   26338:	bge	26360 <ftello64@plt+0x14a98>
   2633c:	ldr	r0, [fp, #-20]	; 0xffffffec
   26340:	ldr	r0, [r0, #80]	; 0x50
   26344:	ldr	r1, [fp, #-16]
   26348:	ldr	r1, [r1, #20]
   2634c:	movw	r2, #1
   26350:	lsl	r1, r2, r1
   26354:	and	r0, r0, r1
   26358:	cmp	r0, #0
   2635c:	bne	26370 <ftello64@plt+0x14aa8>
   26360:	ldr	r0, [fp, #-16]
   26364:	ldr	r0, [r0, #4]
   26368:	str	r0, [fp, #-4]
   2636c:	b	264ec <ftello64@plt+0x14c24>
   26370:	ldr	r0, [fp, #-20]	; 0xffffffec
   26374:	movw	r1, #0
   26378:	str	r1, [sp, #12]
   2637c:	ldr	r2, [sp, #12]
   26380:	movw	r3, #8
   26384:	bl	200c4 <ftello64@plt+0xe7fc>
   26388:	str	r0, [sp, #28]
   2638c:	ldr	r0, [fp, #-20]	; 0xffffffec
   26390:	movw	r1, #0
   26394:	str	r1, [sp, #8]
   26398:	ldr	r2, [sp, #8]
   2639c:	movw	r3, #9
   263a0:	bl	200c4 <ftello64@plt+0xe7fc>
   263a4:	str	r0, [sp, #24]
   263a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   263ac:	movw	r1, #0
   263b0:	cmp	r0, r1
   263b4:	beq	263d4 <ftello64@plt+0x14b0c>
   263b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   263bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   263c0:	ldr	r2, [sp, #24]
   263c4:	movw	r3, #16
   263c8:	bl	200c4 <ftello64@plt+0xe7fc>
   263cc:	str	r0, [sp, #4]
   263d0:	b	263dc <ftello64@plt+0x14b14>
   263d4:	ldr	r0, [sp, #24]
   263d8:	str	r0, [sp, #4]
   263dc:	ldr	r0, [sp, #4]
   263e0:	str	r0, [sp, #20]
   263e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   263e8:	ldr	r1, [sp, #28]
   263ec:	ldr	r2, [sp, #20]
   263f0:	movw	r3, #16
   263f4:	bl	200c4 <ftello64@plt+0xe7fc>
   263f8:	str	r0, [sp, #16]
   263fc:	ldr	r0, [sp, #16]
   26400:	movw	r1, #0
   26404:	cmp	r0, r1
   26408:	movw	r0, #1
   2640c:	str	r0, [sp]
   26410:	beq	2645c <ftello64@plt+0x14b94>
   26414:	ldr	r0, [sp, #20]
   26418:	movw	r1, #0
   2641c:	cmp	r0, r1
   26420:	movw	r0, #1
   26424:	str	r0, [sp]
   26428:	beq	2645c <ftello64@plt+0x14b94>
   2642c:	ldr	r0, [sp, #28]
   26430:	movw	r1, #0
   26434:	cmp	r0, r1
   26438:	movw	r0, #1
   2643c:	str	r0, [sp]
   26440:	beq	2645c <ftello64@plt+0x14b94>
   26444:	ldr	r0, [sp, #24]
   26448:	movw	r1, #0
   2644c:	cmp	r0, r1
   26450:	movw	r0, #0
   26454:	moveq	r0, #1
   26458:	str	r0, [sp]
   2645c:	ldr	r0, [sp]
   26460:	tst	r0, #1
   26464:	beq	26480 <ftello64@plt+0x14bb8>
   26468:	ldr	r0, [fp, #-8]
   2646c:	movw	r1, #12
   26470:	str	r1, [r0]
   26474:	movw	r0, #0
   26478:	str	r0, [fp, #-4]
   2647c:	b	264ec <ftello64@plt+0x14c24>
   26480:	ldr	r0, [fp, #-16]
   26484:	ldr	r0, [r0, #20]
   26488:	ldr	r1, [sp, #24]
   2648c:	str	r0, [r1, #20]
   26490:	ldr	r1, [sp, #28]
   26494:	str	r0, [r1, #20]
   26498:	ldr	r0, [fp, #-16]
   2649c:	ldr	r0, [r0, #24]
   264a0:	lsr	r0, r0, #19
   264a4:	and	r0, r0, #1
   264a8:	ldr	r1, [sp, #24]
   264ac:	ldr	r2, [r1, #24]
   264b0:	and	r0, r0, #1
   264b4:	lsl	r3, r0, #19
   264b8:	mvn	ip, #524288	; 0x80000
   264bc:	and	r2, r2, ip
   264c0:	orr	r2, r2, r3
   264c4:	str	r2, [r1, #24]
   264c8:	ldr	r1, [sp, #28]
   264cc:	ldr	r2, [r1, #24]
   264d0:	and	r0, r0, #1
   264d4:	lsl	r0, r0, #19
   264d8:	and	r2, r2, ip
   264dc:	orr	r0, r2, r0
   264e0:	str	r0, [r1, #24]
   264e4:	ldr	r0, [sp, #16]
   264e8:	str	r0, [fp, #-4]
   264ec:	ldr	r0, [fp, #-4]
   264f0:	mov	sp, fp
   264f4:	pop	{fp, pc}
   264f8:	push	{fp, lr}
   264fc:	mov	fp, sp
   26500:	sub	sp, sp, #64	; 0x40
   26504:	str	r1, [fp, #-12]
   26508:	str	r2, [fp, #-8]
   2650c:	str	r0, [fp, #-16]
   26510:	ldr	r0, [fp, #-16]
   26514:	ldr	r0, [r0, #8]
   26518:	ldr	r1, [fp, #-16]
   2651c:	ldr	r1, [r1, #4]
   26520:	cmp	r0, r1
   26524:	bcc	266d8 <ftello64@plt+0x14e10>
   26528:	ldr	r0, [pc, #732]	; 2680c <ftello64@plt+0x14f44>
   2652c:	ldr	r1, [fp, #-16]
   26530:	ldr	r1, [r1, #4]
   26534:	lsl	r1, r1, #1
   26538:	str	r1, [fp, #-20]	; 0xffffffec
   2653c:	movw	r1, #12
   26540:	str	r1, [sp, #20]
   26544:	ldr	r1, [fp, #-20]	; 0xffffffec
   26548:	cmp	r0, r1
   2654c:	bcs	2655c <ftello64@plt+0x14c94>
   26550:	mvn	r0, #0
   26554:	str	r0, [fp, #-4]
   26558:	b	26800 <ftello64@plt+0x14f38>
   2655c:	ldr	r0, [fp, #-16]
   26560:	ldr	r0, [r0]
   26564:	ldr	r1, [fp, #-20]	; 0xffffffec
   26568:	lsl	r1, r1, #3
   2656c:	bl	3845c <ftello64@plt+0x26b94>
   26570:	str	r0, [sp, #24]
   26574:	ldr	r0, [sp, #24]
   26578:	movw	r1, #0
   2657c:	cmp	r0, r1
   26580:	bne	26590 <ftello64@plt+0x14cc8>
   26584:	mvn	r0, #0
   26588:	str	r0, [fp, #-4]
   2658c:	b	26800 <ftello64@plt+0x14f38>
   26590:	ldr	r0, [sp, #24]
   26594:	ldr	r1, [fp, #-16]
   26598:	str	r0, [r1]
   2659c:	ldr	r0, [fp, #-16]
   265a0:	ldr	r0, [r0, #12]
   265a4:	ldr	r1, [fp, #-20]	; 0xffffffec
   265a8:	lsl	r1, r1, #2
   265ac:	bl	3845c <ftello64@plt+0x26b94>
   265b0:	str	r0, [fp, #-24]	; 0xffffffe8
   265b4:	ldr	r0, [fp, #-16]
   265b8:	ldr	r0, [r0, #16]
   265bc:	ldr	r1, [fp, #-20]	; 0xffffffec
   265c0:	lsl	r1, r1, #2
   265c4:	bl	3845c <ftello64@plt+0x26b94>
   265c8:	str	r0, [fp, #-28]	; 0xffffffe4
   265cc:	ldr	r0, [fp, #-16]
   265d0:	ldr	r0, [r0, #20]
   265d4:	ldr	r1, [fp, #-20]	; 0xffffffec
   265d8:	movw	r2, #12
   265dc:	mul	r1, r1, r2
   265e0:	bl	3845c <ftello64@plt+0x26b94>
   265e4:	str	r0, [sp, #32]
   265e8:	ldr	r0, [fp, #-16]
   265ec:	ldr	r0, [r0, #24]
   265f0:	ldr	r1, [fp, #-20]	; 0xffffffec
   265f4:	movw	r2, #12
   265f8:	mul	r1, r1, r2
   265fc:	bl	3845c <ftello64@plt+0x26b94>
   26600:	str	r0, [sp, #28]
   26604:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26608:	movw	r1, #0
   2660c:	cmp	r0, r1
   26610:	movw	r0, #1
   26614:	str	r0, [sp, #16]
   26618:	beq	26664 <ftello64@plt+0x14d9c>
   2661c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26620:	movw	r1, #0
   26624:	cmp	r0, r1
   26628:	movw	r0, #1
   2662c:	str	r0, [sp, #16]
   26630:	beq	26664 <ftello64@plt+0x14d9c>
   26634:	ldr	r0, [sp, #32]
   26638:	movw	r1, #0
   2663c:	cmp	r0, r1
   26640:	movw	r0, #1
   26644:	str	r0, [sp, #16]
   26648:	beq	26664 <ftello64@plt+0x14d9c>
   2664c:	ldr	r0, [sp, #28]
   26650:	movw	r1, #0
   26654:	cmp	r0, r1
   26658:	movw	r0, #0
   2665c:	moveq	r0, #1
   26660:	str	r0, [sp, #16]
   26664:	ldr	r0, [sp, #16]
   26668:	tst	r0, #1
   2666c:	beq	2669c <ftello64@plt+0x14dd4>
   26670:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26674:	bl	17078 <ftello64@plt+0x57b0>
   26678:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2667c:	bl	17078 <ftello64@plt+0x57b0>
   26680:	ldr	r0, [sp, #32]
   26684:	bl	17078 <ftello64@plt+0x57b0>
   26688:	ldr	r0, [sp, #28]
   2668c:	bl	17078 <ftello64@plt+0x57b0>
   26690:	mvn	r0, #0
   26694:	str	r0, [fp, #-4]
   26698:	b	26800 <ftello64@plt+0x14f38>
   2669c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   266a0:	ldr	r1, [fp, #-16]
   266a4:	str	r0, [r1, #12]
   266a8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   266ac:	ldr	r1, [fp, #-16]
   266b0:	str	r0, [r1, #16]
   266b4:	ldr	r0, [sp, #32]
   266b8:	ldr	r1, [fp, #-16]
   266bc:	str	r0, [r1, #20]
   266c0:	ldr	r0, [sp, #28]
   266c4:	ldr	r1, [fp, #-16]
   266c8:	str	r0, [r1, #24]
   266cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   266d0:	ldr	r1, [fp, #-16]
   266d4:	str	r0, [r1, #4]
   266d8:	ldr	r0, [pc, #304]	; 26810 <ftello64@plt+0x14f48>
   266dc:	ldr	r1, [fp, #-16]
   266e0:	ldr	r2, [r1]
   266e4:	ldr	r1, [r1, #8]
   266e8:	add	r1, r2, r1, lsl #3
   266ec:	vldr	d16, [fp, #-12]
   266f0:	vstr	d16, [r1]
   266f4:	ldr	r1, [fp, #-16]
   266f8:	ldr	r2, [r1]
   266fc:	ldr	r1, [r1, #8]
   26700:	add	r1, r2, r1, lsl #3
   26704:	ldr	r2, [r1, #4]
   26708:	and	r0, r2, r0
   2670c:	str	r0, [r1, #4]
   26710:	ldr	r0, [fp, #-8]
   26714:	and	r0, r0, #255	; 0xff
   26718:	cmp	r0, #5
   2671c:	bne	26738 <ftello64@plt+0x14e70>
   26720:	ldr	r0, [fp, #-16]
   26724:	ldr	r0, [r0, #92]	; 0x5c
   26728:	cmp	r0, #1
   2672c:	movw	r0, #1
   26730:	str	r0, [sp, #12]
   26734:	bgt	26750 <ftello64@plt+0x14e88>
   26738:	ldr	r0, [fp, #-8]
   2673c:	and	r0, r0, #255	; 0xff
   26740:	cmp	r0, #6
   26744:	movw	r0, #0
   26748:	moveq	r0, #1
   2674c:	str	r0, [sp, #12]
   26750:	ldr	r0, [sp, #12]
   26754:	and	r0, r0, #1
   26758:	ldr	r1, [fp, #-16]
   2675c:	ldr	r2, [r1]
   26760:	ldr	r1, [r1, #8]
   26764:	add	r1, r2, r1, lsl #3
   26768:	ldr	r2, [r1, #4]
   2676c:	bic	r2, r2, #1048576	; 0x100000
   26770:	orr	r0, r2, r0, lsl #20
   26774:	str	r0, [r1, #4]
   26778:	ldr	r0, [fp, #-16]
   2677c:	ldr	r1, [r0, #8]
   26780:	ldr	r0, [r0, #12]
   26784:	add	r0, r0, r1, lsl #2
   26788:	mvn	r1, #0
   2678c:	str	r1, [r0]
   26790:	ldr	r0, [fp, #-16]
   26794:	ldr	r0, [r0, #20]
   26798:	ldr	r1, [fp, #-16]
   2679c:	ldr	r1, [r1, #8]
   267a0:	movw	r2, #12
   267a4:	mul	r1, r1, r2
   267a8:	add	r0, r0, r1
   267ac:	movw	r1, #0
   267b0:	and	r3, r1, #255	; 0xff
   267b4:	str	r1, [sp, #8]
   267b8:	mov	r1, r3
   267bc:	str	r2, [sp, #4]
   267c0:	bl	11790 <memset@plt>
   267c4:	ldr	r0, [fp, #-16]
   267c8:	ldr	r0, [r0, #24]
   267cc:	ldr	r1, [fp, #-16]
   267d0:	ldr	r1, [r1, #8]
   267d4:	ldr	r2, [sp, #4]
   267d8:	mul	r1, r1, r2
   267dc:	add	r0, r0, r1
   267e0:	ldr	r1, [sp, #8]
   267e4:	and	r1, r1, #255	; 0xff
   267e8:	bl	11790 <memset@plt>
   267ec:	ldr	r0, [fp, #-16]
   267f0:	ldr	r1, [r0, #8]
   267f4:	add	r2, r1, #1
   267f8:	str	r2, [r0, #8]
   267fc:	str	r1, [fp, #-4]
   26800:	ldr	r0, [fp, #-4]
   26804:	mov	sp, fp
   26808:	pop	{fp, pc}
   2680c:	ldrbne	r5, [r5, #-1365]	; 0xfffffaab
   26810:			; <UNDEFINED> instruction: 0xfffc00ff
   26814:	push	{fp, lr}
   26818:	mov	fp, sp
   2681c:	sub	sp, sp, #16
   26820:	str	r0, [sp, #8]
   26824:	str	r1, [sp, #4]
   26828:	str	r2, [sp]
   2682c:	ldr	r0, [sp, #8]
   26830:	movw	r1, #2
   26834:	str	r1, [r0]
   26838:	movw	r0, #8
   2683c:	bl	383ec <ftello64@plt+0x26b24>
   26840:	ldr	r1, [sp, #8]
   26844:	str	r0, [r1, #8]
   26848:	ldr	r0, [sp, #8]
   2684c:	ldr	r0, [r0, #8]
   26850:	movw	r1, #0
   26854:	cmp	r0, r1
   26858:	bne	26868 <ftello64@plt+0x14fa0>
   2685c:	movw	r0, #12
   26860:	str	r0, [fp, #-4]
   26864:	b	26904 <ftello64@plt+0x1503c>
   26868:	ldr	r0, [sp, #4]
   2686c:	ldr	r1, [sp]
   26870:	cmp	r0, r1
   26874:	bne	26898 <ftello64@plt+0x14fd0>
   26878:	ldr	r0, [sp, #8]
   2687c:	movw	r1, #1
   26880:	str	r1, [r0, #4]
   26884:	ldr	r0, [sp, #4]
   26888:	ldr	r1, [sp, #8]
   2688c:	ldr	r1, [r1, #8]
   26890:	str	r0, [r1]
   26894:	b	268fc <ftello64@plt+0x15034>
   26898:	ldr	r0, [sp, #8]
   2689c:	movw	r1, #2
   268a0:	str	r1, [r0, #4]
   268a4:	ldr	r0, [sp, #4]
   268a8:	ldr	r1, [sp]
   268ac:	cmp	r0, r1
   268b0:	bge	268d8 <ftello64@plt+0x15010>
   268b4:	ldr	r0, [sp, #4]
   268b8:	ldr	r1, [sp, #8]
   268bc:	ldr	r1, [r1, #8]
   268c0:	str	r0, [r1]
   268c4:	ldr	r0, [sp]
   268c8:	ldr	r1, [sp, #8]
   268cc:	ldr	r1, [r1, #8]
   268d0:	str	r0, [r1, #4]
   268d4:	b	268f8 <ftello64@plt+0x15030>
   268d8:	ldr	r0, [sp]
   268dc:	ldr	r1, [sp, #8]
   268e0:	ldr	r1, [r1, #8]
   268e4:	str	r0, [r1]
   268e8:	ldr	r0, [sp, #4]
   268ec:	ldr	r1, [sp, #8]
   268f0:	ldr	r1, [r1, #8]
   268f4:	str	r0, [r1, #4]
   268f8:	b	268fc <ftello64@plt+0x15034>
   268fc:	movw	r0, #0
   26900:	str	r0, [fp, #-4]
   26904:	ldr	r0, [fp, #-4]
   26908:	mov	sp, fp
   2690c:	pop	{fp, pc}
   26910:	push	{fp, lr}
   26914:	mov	fp, sp
   26918:	sub	sp, sp, #16
   2691c:	str	r0, [sp, #8]
   26920:	str	r1, [sp, #4]
   26924:	ldr	r0, [sp, #8]
   26928:	movw	r1, #1
   2692c:	str	r1, [r0]
   26930:	ldr	r0, [sp, #8]
   26934:	str	r1, [r0, #4]
   26938:	movw	r0, #4
   2693c:	bl	383ec <ftello64@plt+0x26b24>
   26940:	ldr	r1, [sp, #8]
   26944:	str	r0, [r1, #8]
   26948:	ldr	r0, [sp, #8]
   2694c:	ldr	r0, [r0, #8]
   26950:	movw	r1, #0
   26954:	cmp	r0, r1
   26958:	bne	2697c <ftello64@plt+0x150b4>
   2695c:	ldr	r0, [sp, #8]
   26960:	movw	r1, #0
   26964:	str	r1, [r0, #4]
   26968:	ldr	r0, [sp, #8]
   2696c:	str	r1, [r0]
   26970:	movw	r0, #12
   26974:	str	r0, [fp, #-4]
   26978:	b	26994 <ftello64@plt+0x150cc>
   2697c:	ldr	r0, [sp, #4]
   26980:	ldr	r1, [sp, #8]
   26984:	ldr	r1, [r1, #8]
   26988:	str	r0, [r1]
   2698c:	movw	r0, #0
   26990:	str	r0, [fp, #-4]
   26994:	ldr	r0, [fp, #-4]
   26998:	mov	sp, fp
   2699c:	pop	{fp, pc}
   269a0:	push	{fp, lr}
   269a4:	mov	fp, sp
   269a8:	sub	sp, sp, #72	; 0x48
   269ac:	str	r0, [fp, #-8]
   269b0:	str	r1, [fp, #-12]
   269b4:	str	r2, [fp, #-16]
   269b8:	and	r0, r3, #1
   269bc:	strb	r0, [fp, #-17]	; 0xffffffef
   269c0:	movw	r0, #0
   269c4:	strb	r0, [sp, #31]
   269c8:	ldr	r0, [fp, #-12]
   269cc:	ldr	r0, [r0, #20]
   269d0:	ldr	r1, [fp, #-16]
   269d4:	movw	r2, #12
   269d8:	mul	r1, r1, r2
   269dc:	add	r0, r0, r1
   269e0:	ldr	r0, [r0, #4]
   269e4:	add	r1, r0, #1
   269e8:	add	r0, sp, #32
   269ec:	bl	26d74 <ftello64@plt+0x154ac>
   269f0:	str	r0, [fp, #-24]	; 0xffffffe8
   269f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   269f8:	cmp	r0, #0
   269fc:	beq	26a0c <ftello64@plt+0x15144>
   26a00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26a04:	str	r0, [fp, #-4]
   26a08:	b	26d68 <ftello64@plt+0x154a0>
   26a0c:	ldr	r0, [fp, #-16]
   26a10:	ldr	r1, [sp, #36]	; 0x24
   26a14:	ldr	r2, [sp, #40]	; 0x28
   26a18:	add	r3, r1, #1
   26a1c:	str	r3, [sp, #36]	; 0x24
   26a20:	str	r0, [r2, r1, lsl #2]
   26a24:	ldr	r0, [fp, #-12]
   26a28:	ldr	r0, [r0, #24]
   26a2c:	ldr	r1, [fp, #-16]
   26a30:	add	r1, r1, r1, lsl #1
   26a34:	add	r0, r0, r1, lsl #2
   26a38:	mvn	r1, #0
   26a3c:	str	r1, [r0, #4]
   26a40:	ldr	r0, [fp, #-12]
   26a44:	ldr	r0, [r0]
   26a48:	ldr	r1, [fp, #-16]
   26a4c:	add	r0, r0, r1, lsl #3
   26a50:	ldr	r0, [r0, #4]
   26a54:	lsr	r0, r0, #8
   26a58:	movw	r1, #1023	; 0x3ff
   26a5c:	and	r0, r0, r1
   26a60:	cmp	r0, #0
   26a64:	beq	26b2c <ftello64@plt+0x15264>
   26a68:	ldr	r0, [fp, #-12]
   26a6c:	ldr	r0, [r0, #20]
   26a70:	ldr	r1, [fp, #-16]
   26a74:	movw	r2, #12
   26a78:	mul	r1, r1, r2
   26a7c:	add	r0, r0, r1
   26a80:	ldr	r0, [r0, #4]
   26a84:	cmp	r0, #0
   26a88:	beq	26b2c <ftello64@plt+0x15264>
   26a8c:	ldr	r0, [fp, #-12]
   26a90:	ldr	r1, [r0]
   26a94:	ldr	r0, [r0, #20]
   26a98:	ldr	r2, [fp, #-16]
   26a9c:	add	r2, r2, r2, lsl #1
   26aa0:	add	r0, r0, r2, lsl #2
   26aa4:	ldr	r0, [r0, #8]
   26aa8:	ldr	r0, [r0]
   26aac:	add	r0, r1, r0, lsl #3
   26ab0:	ldr	r0, [r0, #4]
   26ab4:	lsr	r0, r0, #18
   26ab8:	and	r0, r0, #1
   26abc:	cmp	r0, #0
   26ac0:	bne	26b2c <ftello64@plt+0x15264>
   26ac4:	ldr	r0, [fp, #-12]
   26ac8:	ldr	r1, [fp, #-16]
   26acc:	mov	r2, r1
   26ad0:	mov	r3, r1
   26ad4:	mov	ip, r1
   26ad8:	ldr	lr, [r0]
   26adc:	add	r1, lr, r1, lsl #3
   26ae0:	ldr	r1, [r1, #4]
   26ae4:	lsr	r1, r1, #8
   26ae8:	movw	lr, #1023	; 0x3ff
   26aec:	and	r1, r1, lr
   26af0:	str	r1, [sp, #8]
   26af4:	mov	r1, r2
   26af8:	mov	r2, r3
   26afc:	mov	r3, ip
   26b00:	ldr	ip, [sp, #8]
   26b04:	str	ip, [sp]
   26b08:	bl	26de8 <ftello64@plt+0x15520>
   26b0c:	str	r0, [fp, #-24]	; 0xffffffe8
   26b10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26b14:	cmp	r0, #0
   26b18:	beq	26b28 <ftello64@plt+0x15260>
   26b1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26b20:	str	r0, [fp, #-4]
   26b24:	b	26d68 <ftello64@plt+0x154a0>
   26b28:	b	26b2c <ftello64@plt+0x15264>
   26b2c:	ldr	r0, [fp, #-12]
   26b30:	ldr	r0, [r0]
   26b34:	ldr	r1, [fp, #-16]
   26b38:	add	r0, r0, r1, lsl #3
   26b3c:	ldr	r0, [r0, #4]
   26b40:	and	r0, r0, #255	; 0xff
   26b44:	and	r0, r0, #8
   26b48:	cmp	r0, #0
   26b4c:	beq	26cd8 <ftello64@plt+0x15410>
   26b50:	movw	r0, #0
   26b54:	str	r0, [fp, #-28]	; 0xffffffe4
   26b58:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26b5c:	ldr	r1, [fp, #-12]
   26b60:	ldr	r1, [r1, #20]
   26b64:	ldr	r2, [fp, #-16]
   26b68:	movw	r3, #12
   26b6c:	mul	r2, r2, r3
   26b70:	add	r1, r1, r2
   26b74:	ldr	r1, [r1, #4]
   26b78:	cmp	r0, r1
   26b7c:	bge	26cd4 <ftello64@plt+0x1540c>
   26b80:	ldr	r0, [fp, #-12]
   26b84:	ldr	r0, [r0, #20]
   26b88:	ldr	r1, [fp, #-16]
   26b8c:	add	r1, r1, r1, lsl #1
   26b90:	add	r0, r0, r1, lsl #2
   26b94:	ldr	r0, [r0, #8]
   26b98:	ldr	r1, [fp, #-28]	; 0xffffffe4
   26b9c:	add	r0, r0, r1, lsl #2
   26ba0:	ldr	r0, [r0]
   26ba4:	str	r0, [sp, #12]
   26ba8:	ldr	r0, [fp, #-12]
   26bac:	ldr	r0, [r0, #24]
   26bb0:	ldr	r1, [sp, #12]
   26bb4:	movw	r2, #12
   26bb8:	mul	r1, r1, r2
   26bbc:	add	r0, r0, r1
   26bc0:	ldr	r0, [r0, #4]
   26bc4:	cmn	r0, #1
   26bc8:	bne	26bd8 <ftello64@plt+0x15310>
   26bcc:	movw	r0, #1
   26bd0:	strb	r0, [sp, #31]
   26bd4:	b	26cc4 <ftello64@plt+0x153fc>
   26bd8:	ldr	r0, [fp, #-12]
   26bdc:	ldr	r0, [r0, #24]
   26be0:	ldr	r1, [sp, #12]
   26be4:	movw	r2, #12
   26be8:	mul	r1, r1, r2
   26bec:	add	r0, r0, r1
   26bf0:	ldr	r0, [r0, #4]
   26bf4:	cmp	r0, #0
   26bf8:	bne	26c34 <ftello64@plt+0x1536c>
   26bfc:	ldr	r1, [fp, #-12]
   26c00:	ldr	r2, [sp, #12]
   26c04:	add	r0, sp, #16
   26c08:	movw	r3, #0
   26c0c:	and	r3, r3, #1
   26c10:	bl	269a0 <ftello64@plt+0x150d8>
   26c14:	str	r0, [fp, #-24]	; 0xffffffe8
   26c18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26c1c:	cmp	r0, #0
   26c20:	beq	26c30 <ftello64@plt+0x15368>
   26c24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26c28:	str	r0, [fp, #-4]
   26c2c:	b	26d68 <ftello64@plt+0x154a0>
   26c30:	b	26c64 <ftello64@plt+0x1539c>
   26c34:	ldr	r0, [fp, #-12]
   26c38:	ldr	r0, [r0, #24]
   26c3c:	ldr	r1, [sp, #12]
   26c40:	movw	r2, #12
   26c44:	mul	r1, r1, r2
   26c48:	add	r0, r0, r1
   26c4c:	ldr	r1, [r0]
   26c50:	str	r1, [sp, #16]
   26c54:	ldr	r1, [r0, #4]
   26c58:	str	r1, [sp, #20]
   26c5c:	ldr	r0, [r0, #8]
   26c60:	str	r0, [sp, #24]
   26c64:	add	r0, sp, #32
   26c68:	add	r1, sp, #16
   26c6c:	bl	272ec <ftello64@plt+0x15a24>
   26c70:	str	r0, [fp, #-24]	; 0xffffffe8
   26c74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26c78:	cmp	r0, #0
   26c7c:	beq	26c8c <ftello64@plt+0x153c4>
   26c80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26c84:	str	r0, [fp, #-4]
   26c88:	b	26d68 <ftello64@plt+0x154a0>
   26c8c:	ldr	r0, [fp, #-12]
   26c90:	ldr	r0, [r0, #24]
   26c94:	ldr	r1, [sp, #12]
   26c98:	movw	r2, #12
   26c9c:	mul	r1, r1, r2
   26ca0:	add	r0, r0, r1
   26ca4:	ldr	r0, [r0, #4]
   26ca8:	cmp	r0, #0
   26cac:	bne	26cc0 <ftello64@plt+0x153f8>
   26cb0:	movw	r0, #1
   26cb4:	strb	r0, [sp, #31]
   26cb8:	ldr	r0, [sp, #24]
   26cbc:	bl	17078 <ftello64@plt+0x57b0>
   26cc0:	b	26cc4 <ftello64@plt+0x153fc>
   26cc4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26cc8:	add	r0, r0, #1
   26ccc:	str	r0, [fp, #-28]	; 0xffffffe4
   26cd0:	b	26b58 <ftello64@plt+0x15290>
   26cd4:	b	26cd8 <ftello64@plt+0x15410>
   26cd8:	ldrb	r0, [sp, #31]
   26cdc:	tst	r0, #1
   26ce0:	beq	26d14 <ftello64@plt+0x1544c>
   26ce4:	ldrb	r0, [fp, #-17]	; 0xffffffef
   26ce8:	tst	r0, #1
   26cec:	bne	26d14 <ftello64@plt+0x1544c>
   26cf0:	ldr	r0, [fp, #-12]
   26cf4:	ldr	r0, [r0, #24]
   26cf8:	ldr	r1, [fp, #-16]
   26cfc:	movw	r2, #12
   26d00:	mul	r1, r1, r2
   26d04:	add	r0, r0, r1
   26d08:	movw	r1, #0
   26d0c:	str	r1, [r0, #4]
   26d10:	b	26d44 <ftello64@plt+0x1547c>
   26d14:	ldr	r0, [fp, #-12]
   26d18:	ldr	r0, [r0, #24]
   26d1c:	ldr	r1, [fp, #-16]
   26d20:	movw	r2, #12
   26d24:	mul	r1, r1, r2
   26d28:	add	r0, r0, r1
   26d2c:	ldr	r1, [sp, #32]
   26d30:	str	r1, [r0]
   26d34:	ldr	r1, [sp, #36]	; 0x24
   26d38:	str	r1, [r0, #4]
   26d3c:	ldr	r1, [sp, #40]	; 0x28
   26d40:	str	r1, [r0, #8]
   26d44:	ldr	r0, [fp, #-8]
   26d48:	ldr	r1, [sp, #32]
   26d4c:	str	r1, [r0]
   26d50:	ldr	r1, [sp, #36]	; 0x24
   26d54:	str	r1, [r0, #4]
   26d58:	ldr	r1, [sp, #40]	; 0x28
   26d5c:	str	r1, [r0, #8]
   26d60:	movw	r0, #0
   26d64:	str	r0, [fp, #-4]
   26d68:	ldr	r0, [fp, #-4]
   26d6c:	mov	sp, fp
   26d70:	pop	{fp, pc}
   26d74:	push	{fp, lr}
   26d78:	mov	fp, sp
   26d7c:	sub	sp, sp, #16
   26d80:	str	r0, [sp, #8]
   26d84:	str	r1, [sp, #4]
   26d88:	ldr	r0, [sp, #4]
   26d8c:	ldr	r1, [sp, #8]
   26d90:	str	r0, [r1]
   26d94:	ldr	r0, [sp, #8]
   26d98:	mov	r1, #0
   26d9c:	str	r1, [r0, #4]
   26da0:	ldr	r0, [sp, #4]
   26da4:	lsl	r0, r0, #2
   26da8:	bl	383ec <ftello64@plt+0x26b24>
   26dac:	ldr	r1, [sp, #8]
   26db0:	str	r0, [r1, #8]
   26db4:	ldr	r0, [sp, #8]
   26db8:	ldr	r0, [r0, #8]
   26dbc:	movw	r1, #0
   26dc0:	cmp	r0, r1
   26dc4:	bne	26dd4 <ftello64@plt+0x1550c>
   26dc8:	movw	r0, #12
   26dcc:	str	r0, [fp, #-4]
   26dd0:	b	26ddc <ftello64@plt+0x15514>
   26dd4:	movw	r0, #0
   26dd8:	str	r0, [fp, #-4]
   26ddc:	ldr	r0, [fp, #-4]
   26de0:	mov	sp, fp
   26de4:	pop	{fp, pc}
   26de8:	push	{fp, lr}
   26dec:	mov	fp, sp
   26df0:	sub	sp, sp, #56	; 0x38
   26df4:	ldr	ip, [fp, #8]
   26df8:	str	r0, [fp, #-8]
   26dfc:	str	r1, [fp, #-12]
   26e00:	str	r2, [fp, #-16]
   26e04:	str	r3, [fp, #-20]	; 0xffffffec
   26e08:	ldr	r0, [fp, #8]
   26e0c:	str	r0, [sp, #20]
   26e10:	ldr	r0, [fp, #-12]
   26e14:	str	r0, [fp, #-24]	; 0xffffffe8
   26e18:	ldr	r0, [fp, #-16]
   26e1c:	str	r0, [sp, #28]
   26e20:	ldr	r0, [fp, #-8]
   26e24:	ldr	r0, [r0]
   26e28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26e2c:	add	r0, r0, r1, lsl #3
   26e30:	ldr	r0, [r0, #4]
   26e34:	and	r0, r0, #255	; 0xff
   26e38:	cmp	r0, #4
   26e3c:	bne	26f0c <ftello64@plt+0x15644>
   26e40:	ldr	r0, [fp, #-8]
   26e44:	ldr	r0, [r0, #12]
   26e48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26e4c:	add	r0, r0, r1, lsl #2
   26e50:	ldr	r0, [r0]
   26e54:	str	r0, [sp, #16]
   26e58:	ldr	r0, [fp, #-8]
   26e5c:	ldr	r0, [r0, #20]
   26e60:	ldr	r1, [sp, #28]
   26e64:	movw	r2, #12
   26e68:	mul	r1, r1, r2
   26e6c:	add	r0, r0, r1
   26e70:	movw	r1, #0
   26e74:	str	r1, [r0, #4]
   26e78:	ldr	r0, [fp, #-8]
   26e7c:	ldr	r1, [sp, #16]
   26e80:	ldr	r2, [sp, #20]
   26e84:	bl	276f4 <ftello64@plt+0x15e2c>
   26e88:	str	r0, [sp, #12]
   26e8c:	ldr	r0, [sp, #12]
   26e90:	cmn	r0, #1
   26e94:	bne	26ea4 <ftello64@plt+0x155dc>
   26e98:	movw	r0, #12
   26e9c:	str	r0, [fp, #-4]
   26ea0:	b	272e0 <ftello64@plt+0x15a18>
   26ea4:	ldr	r0, [fp, #-8]
   26ea8:	ldr	r0, [r0, #12]
   26eac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26eb0:	ldr	r1, [r0, r1, lsl #2]
   26eb4:	ldr	r2, [sp, #28]
   26eb8:	add	r0, r0, r2, lsl #2
   26ebc:	str	r1, [r0]
   26ec0:	ldr	r0, [fp, #-8]
   26ec4:	ldr	r0, [r0, #20]
   26ec8:	ldr	r1, [sp, #28]
   26ecc:	movw	r2, #12
   26ed0:	mul	r1, r1, r2
   26ed4:	add	r0, r0, r1
   26ed8:	ldr	r1, [sp, #12]
   26edc:	bl	277dc <ftello64@plt+0x15f14>
   26ee0:	and	r0, r0, #1
   26ee4:	strb	r0, [sp, #27]
   26ee8:	ldrb	r0, [sp, #27]
   26eec:	mvn	r1, #0
   26ef0:	eor	r0, r0, r1
   26ef4:	tst	r0, #1
   26ef8:	beq	26f08 <ftello64@plt+0x15640>
   26efc:	movw	r0, #12
   26f00:	str	r0, [fp, #-4]
   26f04:	b	272e0 <ftello64@plt+0x15a18>
   26f08:	b	272c4 <ftello64@plt+0x159fc>
   26f0c:	ldr	r0, [fp, #-8]
   26f10:	ldr	r0, [r0, #20]
   26f14:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26f18:	movw	r2, #12
   26f1c:	mul	r1, r1, r2
   26f20:	add	r0, r0, r1
   26f24:	ldr	r0, [r0, #4]
   26f28:	cmp	r0, #0
   26f2c:	bne	26f50 <ftello64@plt+0x15688>
   26f30:	ldr	r0, [fp, #-8]
   26f34:	ldr	r0, [r0, #12]
   26f38:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26f3c:	ldr	r1, [r0, r1, lsl #2]
   26f40:	ldr	r2, [sp, #28]
   26f44:	add	r0, r0, r2, lsl #2
   26f48:	str	r1, [r0]
   26f4c:	b	272d8 <ftello64@plt+0x15a10>
   26f50:	ldr	r0, [fp, #-8]
   26f54:	ldr	r0, [r0, #20]
   26f58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26f5c:	movw	r2, #12
   26f60:	mul	r1, r1, r2
   26f64:	add	r0, r0, r1
   26f68:	ldr	r0, [r0, #4]
   26f6c:	cmp	r0, #1
   26f70:	bne	270c4 <ftello64@plt+0x157fc>
   26f74:	ldr	r0, [fp, #-8]
   26f78:	ldr	r0, [r0, #20]
   26f7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26f80:	movw	r2, #12
   26f84:	mul	r1, r1, r2
   26f88:	add	r0, r0, r1
   26f8c:	ldr	r0, [r0, #8]
   26f90:	ldr	r0, [r0]
   26f94:	str	r0, [sp, #16]
   26f98:	ldr	r0, [fp, #-8]
   26f9c:	ldr	r0, [r0, #20]
   26fa0:	ldr	r1, [sp, #28]
   26fa4:	mul	r1, r1, r2
   26fa8:	add	r0, r0, r1
   26fac:	movw	r1, #0
   26fb0:	str	r1, [r0, #4]
   26fb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26fb8:	ldr	r1, [fp, #-20]	; 0xffffffec
   26fbc:	cmp	r0, r1
   26fc0:	bne	27020 <ftello64@plt+0x15758>
   26fc4:	ldr	r0, [sp, #28]
   26fc8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26fcc:	cmp	r0, r1
   26fd0:	beq	27020 <ftello64@plt+0x15758>
   26fd4:	ldr	r0, [fp, #-8]
   26fd8:	ldr	r0, [r0, #20]
   26fdc:	ldr	r1, [sp, #28]
   26fe0:	movw	r2, #12
   26fe4:	mul	r1, r1, r2
   26fe8:	add	r0, r0, r1
   26fec:	ldr	r1, [sp, #16]
   26ff0:	bl	277dc <ftello64@plt+0x15f14>
   26ff4:	and	r0, r0, #1
   26ff8:	strb	r0, [sp, #27]
   26ffc:	ldrb	r0, [sp, #27]
   27000:	mvn	r1, #0
   27004:	eor	r0, r0, r1
   27008:	tst	r0, #1
   2700c:	beq	2701c <ftello64@plt+0x15754>
   27010:	movw	r0, #12
   27014:	str	r0, [fp, #-4]
   27018:	b	272e0 <ftello64@plt+0x15a18>
   2701c:	b	272d8 <ftello64@plt+0x15a10>
   27020:	ldr	r0, [fp, #-8]
   27024:	ldr	r0, [r0]
   27028:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2702c:	add	r0, r0, r1, lsl #3
   27030:	ldr	r0, [r0, #4]
   27034:	lsr	r0, r0, #8
   27038:	movw	r1, #1023	; 0x3ff
   2703c:	and	r0, r0, r1
   27040:	ldr	r1, [sp, #20]
   27044:	orr	r0, r1, r0
   27048:	str	r0, [sp, #20]
   2704c:	ldr	r0, [fp, #-8]
   27050:	ldr	r1, [sp, #16]
   27054:	ldr	r2, [sp, #20]
   27058:	bl	276f4 <ftello64@plt+0x15e2c>
   2705c:	str	r0, [sp, #12]
   27060:	ldr	r0, [sp, #12]
   27064:	cmn	r0, #1
   27068:	bne	27078 <ftello64@plt+0x157b0>
   2706c:	movw	r0, #12
   27070:	str	r0, [fp, #-4]
   27074:	b	272e0 <ftello64@plt+0x15a18>
   27078:	ldr	r0, [fp, #-8]
   2707c:	ldr	r0, [r0, #20]
   27080:	ldr	r1, [sp, #28]
   27084:	movw	r2, #12
   27088:	mul	r1, r1, r2
   2708c:	add	r0, r0, r1
   27090:	ldr	r1, [sp, #12]
   27094:	bl	277dc <ftello64@plt+0x15f14>
   27098:	and	r0, r0, #1
   2709c:	strb	r0, [sp, #27]
   270a0:	ldrb	r0, [sp, #27]
   270a4:	mvn	r1, #0
   270a8:	eor	r0, r0, r1
   270ac:	tst	r0, #1
   270b0:	beq	270c0 <ftello64@plt+0x157f8>
   270b4:	movw	r0, #12
   270b8:	str	r0, [fp, #-4]
   270bc:	b	272e0 <ftello64@plt+0x15a18>
   270c0:	b	272bc <ftello64@plt+0x159f4>
   270c4:	ldr	r0, [fp, #-8]
   270c8:	ldr	r0, [r0, #20]
   270cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   270d0:	movw	r2, #12
   270d4:	mul	r1, r1, r2
   270d8:	add	r0, r0, r1
   270dc:	ldr	r0, [r0, #8]
   270e0:	ldr	r0, [r0]
   270e4:	str	r0, [sp, #16]
   270e8:	ldr	r0, [fp, #-8]
   270ec:	ldr	r0, [r0, #20]
   270f0:	ldr	r1, [sp, #28]
   270f4:	mul	r1, r1, r2
   270f8:	add	r0, r0, r1
   270fc:	movw	r1, #0
   27100:	str	r1, [r0, #4]
   27104:	ldr	r0, [fp, #-8]
   27108:	ldr	r1, [sp, #16]
   2710c:	ldr	r2, [sp, #20]
   27110:	bl	27a14 <ftello64@plt+0x1614c>
   27114:	str	r0, [sp, #12]
   27118:	ldr	r0, [sp, #12]
   2711c:	cmn	r0, #1
   27120:	bne	271d4 <ftello64@plt+0x1590c>
   27124:	ldr	r0, [fp, #-8]
   27128:	ldr	r1, [sp, #16]
   2712c:	ldr	r2, [sp, #20]
   27130:	bl	276f4 <ftello64@plt+0x15e2c>
   27134:	str	r0, [sp, #12]
   27138:	ldr	r0, [sp, #12]
   2713c:	cmn	r0, #1
   27140:	bne	27150 <ftello64@plt+0x15888>
   27144:	movw	r0, #12
   27148:	str	r0, [fp, #-4]
   2714c:	b	272e0 <ftello64@plt+0x15a18>
   27150:	ldr	r0, [fp, #-8]
   27154:	ldr	r0, [r0, #20]
   27158:	ldr	r1, [sp, #28]
   2715c:	movw	r2, #12
   27160:	mul	r1, r1, r2
   27164:	add	r0, r0, r1
   27168:	ldr	r1, [sp, #12]
   2716c:	bl	277dc <ftello64@plt+0x15f14>
   27170:	and	r0, r0, #1
   27174:	strb	r0, [sp, #27]
   27178:	ldrb	r0, [sp, #27]
   2717c:	mvn	r1, #0
   27180:	eor	r0, r0, r1
   27184:	tst	r0, #1
   27188:	beq	27198 <ftello64@plt+0x158d0>
   2718c:	movw	r0, #12
   27190:	str	r0, [fp, #-4]
   27194:	b	272e0 <ftello64@plt+0x15a18>
   27198:	ldr	r0, [fp, #-8]
   2719c:	ldr	r1, [sp, #16]
   271a0:	ldr	r2, [sp, #12]
   271a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   271a8:	ldr	ip, [sp, #20]
   271ac:	str	ip, [sp]
   271b0:	bl	26de8 <ftello64@plt+0x15520>
   271b4:	str	r0, [sp, #8]
   271b8:	ldr	r0, [sp, #8]
   271bc:	cmp	r0, #0
   271c0:	beq	271d0 <ftello64@plt+0x15908>
   271c4:	ldr	r0, [sp, #8]
   271c8:	str	r0, [fp, #-4]
   271cc:	b	272e0 <ftello64@plt+0x15a18>
   271d0:	b	27220 <ftello64@plt+0x15958>
   271d4:	ldr	r0, [fp, #-8]
   271d8:	ldr	r0, [r0, #20]
   271dc:	ldr	r1, [sp, #28]
   271e0:	movw	r2, #12
   271e4:	mul	r1, r1, r2
   271e8:	add	r0, r0, r1
   271ec:	ldr	r1, [sp, #12]
   271f0:	bl	277dc <ftello64@plt+0x15f14>
   271f4:	and	r0, r0, #1
   271f8:	strb	r0, [sp, #27]
   271fc:	ldrb	r0, [sp, #27]
   27200:	mvn	r1, #0
   27204:	eor	r0, r0, r1
   27208:	tst	r0, #1
   2720c:	beq	2721c <ftello64@plt+0x15954>
   27210:	movw	r0, #12
   27214:	str	r0, [fp, #-4]
   27218:	b	272e0 <ftello64@plt+0x15a18>
   2721c:	b	27220 <ftello64@plt+0x15958>
   27220:	ldr	r0, [fp, #-8]
   27224:	ldr	r0, [r0, #20]
   27228:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2722c:	movw	r2, #12
   27230:	mul	r1, r1, r2
   27234:	add	r0, r0, r1
   27238:	ldr	r0, [r0, #8]
   2723c:	ldr	r0, [r0, #4]
   27240:	str	r0, [sp, #16]
   27244:	ldr	r0, [fp, #-8]
   27248:	ldr	r1, [sp, #16]
   2724c:	ldr	r2, [sp, #20]
   27250:	bl	276f4 <ftello64@plt+0x15e2c>
   27254:	str	r0, [sp, #12]
   27258:	ldr	r0, [sp, #12]
   2725c:	cmn	r0, #1
   27260:	bne	27270 <ftello64@plt+0x159a8>
   27264:	movw	r0, #12
   27268:	str	r0, [fp, #-4]
   2726c:	b	272e0 <ftello64@plt+0x15a18>
   27270:	ldr	r0, [fp, #-8]
   27274:	ldr	r0, [r0, #20]
   27278:	ldr	r1, [sp, #28]
   2727c:	movw	r2, #12
   27280:	mul	r1, r1, r2
   27284:	add	r0, r0, r1
   27288:	ldr	r1, [sp, #12]
   2728c:	bl	277dc <ftello64@plt+0x15f14>
   27290:	and	r0, r0, #1
   27294:	strb	r0, [sp, #27]
   27298:	ldrb	r0, [sp, #27]
   2729c:	mvn	r1, #0
   272a0:	eor	r0, r0, r1
   272a4:	tst	r0, #1
   272a8:	beq	272b8 <ftello64@plt+0x159f0>
   272ac:	movw	r0, #12
   272b0:	str	r0, [fp, #-4]
   272b4:	b	272e0 <ftello64@plt+0x15a18>
   272b8:	b	272bc <ftello64@plt+0x159f4>
   272bc:	b	272c0 <ftello64@plt+0x159f8>
   272c0:	b	272c4 <ftello64@plt+0x159fc>
   272c4:	ldr	r0, [sp, #16]
   272c8:	str	r0, [fp, #-24]	; 0xffffffe8
   272cc:	ldr	r0, [sp, #12]
   272d0:	str	r0, [sp, #28]
   272d4:	b	26e20 <ftello64@plt+0x15558>
   272d8:	movw	r0, #0
   272dc:	str	r0, [fp, #-4]
   272e0:	ldr	r0, [fp, #-4]
   272e4:	mov	sp, fp
   272e8:	pop	{fp, pc}
   272ec:	push	{fp, lr}
   272f0:	mov	fp, sp
   272f4:	sub	sp, sp, #40	; 0x28
   272f8:	str	r0, [fp, #-8]
   272fc:	str	r1, [fp, #-12]
   27300:	ldr	r0, [fp, #-12]
   27304:	movw	r1, #0
   27308:	cmp	r0, r1
   2730c:	beq	27320 <ftello64@plt+0x15a58>
   27310:	ldr	r0, [fp, #-12]
   27314:	ldr	r0, [r0, #4]
   27318:	cmp	r0, #0
   2731c:	bne	2732c <ftello64@plt+0x15a64>
   27320:	movw	r0, #0
   27324:	str	r0, [fp, #-4]
   27328:	b	276e8 <ftello64@plt+0x15e20>
   2732c:	ldr	r0, [fp, #-8]
   27330:	ldr	r0, [r0]
   27334:	ldr	r1, [fp, #-12]
   27338:	ldr	r1, [r1, #4]
   2733c:	lsl	r1, r1, #1
   27340:	ldr	r2, [fp, #-8]
   27344:	ldr	r2, [r2, #4]
   27348:	add	r1, r1, r2
   2734c:	cmp	r0, r1
   27350:	bge	273bc <ftello64@plt+0x15af4>
   27354:	ldr	r0, [fp, #-12]
   27358:	ldr	r0, [r0, #4]
   2735c:	ldr	r1, [fp, #-8]
   27360:	ldr	r1, [r1]
   27364:	add	r0, r0, r1
   27368:	lsl	r0, r0, #1
   2736c:	str	r0, [sp, #8]
   27370:	ldr	r0, [fp, #-8]
   27374:	ldr	r0, [r0, #8]
   27378:	ldr	r1, [sp, #8]
   2737c:	lsl	r1, r1, #2
   27380:	bl	3845c <ftello64@plt+0x26b94>
   27384:	str	r0, [sp, #4]
   27388:	ldr	r0, [sp, #4]
   2738c:	movw	r1, #0
   27390:	cmp	r0, r1
   27394:	bne	273a4 <ftello64@plt+0x15adc>
   27398:	movw	r0, #12
   2739c:	str	r0, [fp, #-4]
   273a0:	b	276e8 <ftello64@plt+0x15e20>
   273a4:	ldr	r0, [sp, #4]
   273a8:	ldr	r1, [fp, #-8]
   273ac:	str	r0, [r1, #8]
   273b0:	ldr	r0, [sp, #8]
   273b4:	ldr	r1, [fp, #-8]
   273b8:	str	r0, [r1]
   273bc:	ldr	r0, [fp, #-8]
   273c0:	ldr	r0, [r0, #4]
   273c4:	cmp	r0, #0
   273c8:	bne	2741c <ftello64@plt+0x15b54>
   273cc:	ldr	r0, [fp, #-8]
   273d0:	ldr	r0, [r0, #8]
   273d4:	movw	r1, #0
   273d8:	cmp	r0, r1
   273dc:	beq	273e4 <ftello64@plt+0x15b1c>
   273e0:	b	273e4 <ftello64@plt+0x15b1c>
   273e4:	ldr	r0, [fp, #-12]
   273e8:	ldr	r0, [r0, #4]
   273ec:	ldr	r1, [fp, #-8]
   273f0:	str	r0, [r1, #4]
   273f4:	ldr	r0, [fp, #-8]
   273f8:	ldr	r0, [r0, #8]
   273fc:	ldr	r1, [fp, #-12]
   27400:	ldr	r2, [r1, #4]
   27404:	ldr	r1, [r1, #8]
   27408:	lsl	r2, r2, #2
   2740c:	bl	115b0 <memcpy@plt>
   27410:	movw	r0, #0
   27414:	str	r0, [fp, #-4]
   27418:	b	276e8 <ftello64@plt+0x15e20>
   2741c:	ldr	r0, [fp, #-8]
   27420:	ldr	r0, [r0, #4]
   27424:	ldr	r1, [fp, #-12]
   27428:	ldr	r1, [r1, #4]
   2742c:	lsl	r1, r1, #1
   27430:	add	r0, r0, r1
   27434:	str	r0, [sp, #16]
   27438:	ldr	r0, [fp, #-12]
   2743c:	ldr	r0, [r0, #4]
   27440:	sub	r0, r0, #1
   27444:	str	r0, [fp, #-16]
   27448:	ldr	r0, [fp, #-8]
   2744c:	ldr	r0, [r0, #4]
   27450:	sub	r0, r0, #1
   27454:	str	r0, [sp, #20]
   27458:	ldr	r0, [fp, #-16]
   2745c:	cmp	r0, #0
   27460:	movw	r0, #0
   27464:	str	r0, [sp]
   27468:	blt	27480 <ftello64@plt+0x15bb8>
   2746c:	ldr	r0, [sp, #20]
   27470:	cmp	r0, #0
   27474:	movw	r0, #0
   27478:	movge	r0, #1
   2747c:	str	r0, [sp]
   27480:	ldr	r0, [sp]
   27484:	tst	r0, #1
   27488:	beq	27554 <ftello64@plt+0x15c8c>
   2748c:	ldr	r0, [fp, #-8]
   27490:	ldr	r0, [r0, #8]
   27494:	ldr	r1, [sp, #20]
   27498:	ldr	r0, [r0, r1, lsl #2]
   2749c:	ldr	r1, [fp, #-12]
   274a0:	ldr	r1, [r1, #8]
   274a4:	ldr	r2, [fp, #-16]
   274a8:	add	r1, r1, r2, lsl #2
   274ac:	ldr	r1, [r1]
   274b0:	cmp	r0, r1
   274b4:	bne	274d8 <ftello64@plt+0x15c10>
   274b8:	ldr	r0, [fp, #-16]
   274bc:	mvn	r1, #0
   274c0:	add	r0, r0, r1
   274c4:	str	r0, [fp, #-16]
   274c8:	ldr	r0, [sp, #20]
   274cc:	add	r0, r0, r1
   274d0:	str	r0, [sp, #20]
   274d4:	b	27550 <ftello64@plt+0x15c88>
   274d8:	ldr	r0, [fp, #-8]
   274dc:	ldr	r0, [r0, #8]
   274e0:	ldr	r1, [sp, #20]
   274e4:	ldr	r0, [r0, r1, lsl #2]
   274e8:	ldr	r1, [fp, #-12]
   274ec:	ldr	r1, [r1, #8]
   274f0:	ldr	r2, [fp, #-16]
   274f4:	add	r1, r1, r2, lsl #2
   274f8:	ldr	r1, [r1]
   274fc:	cmp	r0, r1
   27500:	bge	2753c <ftello64@plt+0x15c74>
   27504:	ldr	r0, [fp, #-12]
   27508:	ldr	r0, [r0, #8]
   2750c:	ldr	r1, [fp, #-16]
   27510:	sub	r2, r1, #1
   27514:	str	r2, [fp, #-16]
   27518:	ldr	r0, [r0, r1, lsl #2]
   2751c:	ldr	r1, [fp, #-8]
   27520:	ldr	r1, [r1, #8]
   27524:	ldr	r2, [sp, #16]
   27528:	sub	r2, r2, #1
   2752c:	str	r2, [sp, #16]
   27530:	add	r1, r1, r2, lsl #2
   27534:	str	r0, [r1]
   27538:	b	2754c <ftello64@plt+0x15c84>
   2753c:	ldr	r0, [sp, #20]
   27540:	mvn	r1, #0
   27544:	add	r0, r0, r1
   27548:	str	r0, [sp, #20]
   2754c:	b	27550 <ftello64@plt+0x15c88>
   27550:	b	27458 <ftello64@plt+0x15b90>
   27554:	ldr	r0, [fp, #-16]
   27558:	cmp	r0, #0
   2755c:	blt	2759c <ftello64@plt+0x15cd4>
   27560:	ldr	r0, [fp, #-16]
   27564:	ldr	r1, [sp, #16]
   27568:	mvn	r0, r0
   2756c:	add	r0, r0, r1
   27570:	str	r0, [sp, #16]
   27574:	ldr	r0, [fp, #-8]
   27578:	ldr	r0, [r0, #8]
   2757c:	ldr	r1, [sp, #16]
   27580:	add	r0, r0, r1, lsl #2
   27584:	ldr	r1, [fp, #-12]
   27588:	ldr	r1, [r1, #8]
   2758c:	ldr	r2, [fp, #-16]
   27590:	add	r2, r2, #1
   27594:	lsl	r2, r2, #2
   27598:	bl	115b0 <memcpy@plt>
   2759c:	ldr	r0, [fp, #-8]
   275a0:	ldr	r0, [r0, #4]
   275a4:	sub	r0, r0, #1
   275a8:	str	r0, [sp, #20]
   275ac:	ldr	r0, [fp, #-8]
   275b0:	ldr	r0, [r0, #4]
   275b4:	ldr	r1, [fp, #-12]
   275b8:	ldr	r1, [r1, #4]
   275bc:	lsl	r1, r1, #1
   275c0:	add	r0, r0, r1
   275c4:	sub	r0, r0, #1
   275c8:	str	r0, [fp, #-16]
   275cc:	ldr	r0, [fp, #-16]
   275d0:	ldr	r1, [sp, #16]
   275d4:	sub	r0, r0, r1
   275d8:	add	r0, r0, #1
   275dc:	str	r0, [sp, #12]
   275e0:	ldr	r0, [sp, #12]
   275e4:	cmp	r0, #0
   275e8:	bne	275f8 <ftello64@plt+0x15d30>
   275ec:	movw	r0, #0
   275f0:	str	r0, [fp, #-4]
   275f4:	b	276e8 <ftello64@plt+0x15e20>
   275f8:	ldr	r0, [sp, #12]
   275fc:	ldr	r1, [fp, #-8]
   27600:	ldr	r2, [r1, #4]
   27604:	add	r0, r2, r0
   27608:	str	r0, [r1, #4]
   2760c:	ldr	r0, [fp, #-8]
   27610:	ldr	r0, [r0, #8]
   27614:	ldr	r1, [fp, #-16]
   27618:	ldr	r1, [r0, r1, lsl #2]
   2761c:	ldr	r2, [sp, #20]
   27620:	add	r0, r0, r2, lsl #2
   27624:	ldr	r0, [r0]
   27628:	cmp	r1, r0
   2762c:	ble	27680 <ftello64@plt+0x15db8>
   27630:	ldr	r0, [fp, #-8]
   27634:	ldr	r0, [r0, #8]
   27638:	ldr	r1, [fp, #-16]
   2763c:	sub	r2, r1, #1
   27640:	str	r2, [fp, #-16]
   27644:	ldr	r0, [r0, r1, lsl #2]
   27648:	ldr	r1, [fp, #-8]
   2764c:	ldr	r1, [r1, #8]
   27650:	ldr	r2, [sp, #20]
   27654:	ldr	r3, [sp, #12]
   27658:	sub	ip, r3, #1
   2765c:	str	ip, [sp, #12]
   27660:	add	r2, r2, r3
   27664:	add	r1, r1, r2, lsl #2
   27668:	str	r0, [r1]
   2766c:	ldr	r0, [sp, #12]
   27670:	cmp	r0, #0
   27674:	bne	2767c <ftello64@plt+0x15db4>
   27678:	b	276e0 <ftello64@plt+0x15e18>
   2767c:	b	276dc <ftello64@plt+0x15e14>
   27680:	ldr	r0, [fp, #-8]
   27684:	ldr	r0, [r0, #8]
   27688:	ldr	r1, [sp, #20]
   2768c:	ldr	r2, [r0, r1, lsl #2]
   27690:	ldr	r3, [sp, #12]
   27694:	add	r1, r1, r3
   27698:	add	r0, r0, r1, lsl #2
   2769c:	str	r2, [r0]
   276a0:	ldr	r0, [sp, #20]
   276a4:	mvn	r1, #0
   276a8:	add	r0, r0, r1
   276ac:	str	r0, [sp, #20]
   276b0:	cmp	r0, #0
   276b4:	bge	276d8 <ftello64@plt+0x15e10>
   276b8:	ldr	r0, [fp, #-8]
   276bc:	ldr	r0, [r0, #8]
   276c0:	ldr	r1, [sp, #16]
   276c4:	add	r1, r0, r1, lsl #2
   276c8:	ldr	r2, [sp, #12]
   276cc:	lsl	r2, r2, #2
   276d0:	bl	115b0 <memcpy@plt>
   276d4:	b	276e0 <ftello64@plt+0x15e18>
   276d8:	b	276dc <ftello64@plt+0x15e14>
   276dc:	b	2760c <ftello64@plt+0x15d44>
   276e0:	movw	r0, #0
   276e4:	str	r0, [fp, #-4]
   276e8:	ldr	r0, [fp, #-4]
   276ec:	mov	sp, fp
   276f0:	pop	{fp, pc}
   276f4:	push	{fp, lr}
   276f8:	mov	fp, sp
   276fc:	sub	sp, sp, #24
   27700:	str	r0, [fp, #-4]
   27704:	str	r1, [fp, #-8]
   27708:	str	r2, [sp, #12]
   2770c:	ldr	r0, [fp, #-4]
   27710:	ldr	r1, [r0]
   27714:	ldr	r2, [fp, #-8]
   27718:	ldr	r2, [r1, r2, lsl #3]!
   2771c:	ldr	r1, [r1, #4]
   27720:	str	r1, [sp, #4]
   27724:	mov	r1, r2
   27728:	ldr	r2, [sp, #4]
   2772c:	bl	264f8 <ftello64@plt+0x14c30>
   27730:	str	r0, [sp, #8]
   27734:	ldr	r0, [sp, #8]
   27738:	cmn	r0, #1
   2773c:	beq	277d0 <ftello64@plt+0x15f08>
   27740:	ldr	r0, [sp, #12]
   27744:	ldr	r1, [fp, #-4]
   27748:	ldr	r1, [r1]
   2774c:	ldr	r2, [sp, #8]
   27750:	add	r1, r1, r2, lsl #3
   27754:	ldr	r2, [r1, #4]
   27758:	bfc	r0, #10, #22
   2775c:	bfc	r2, #8, #10
   27760:	orr	r0, r2, r0, lsl #8
   27764:	str	r0, [r1, #4]
   27768:	ldr	r0, [fp, #-4]
   2776c:	ldr	r0, [r0]
   27770:	ldr	r1, [fp, #-8]
   27774:	add	r1, r0, r1, lsl #3
   27778:	ldr	r1, [r1, #4]
   2777c:	ldr	r2, [sp, #8]
   27780:	add	r0, r0, r2, lsl #3
   27784:	ldr	r2, [r0, #4]
   27788:	orr	r1, r2, r1
   2778c:	ubfx	r1, r1, #8, #10
   27790:	bfc	r2, #8, #10
   27794:	orr	r1, r2, r1, lsl #8
   27798:	str	r1, [r0, #4]
   2779c:	ldr	r0, [fp, #-4]
   277a0:	ldr	r0, [r0]
   277a4:	ldr	r1, [sp, #8]
   277a8:	add	r0, r0, r1, lsl #3
   277ac:	ldr	r1, [r0, #4]
   277b0:	orr	r1, r1, #262144	; 0x40000
   277b4:	str	r1, [r0, #4]
   277b8:	ldr	r0, [fp, #-8]
   277bc:	ldr	r1, [fp, #-4]
   277c0:	ldr	r1, [r1, #16]
   277c4:	ldr	r2, [sp, #8]
   277c8:	add	r1, r1, r2, lsl #2
   277cc:	str	r0, [r1]
   277d0:	ldr	r0, [sp, #8]
   277d4:	mov	sp, fp
   277d8:	pop	{fp, pc}
   277dc:	push	{fp, lr}
   277e0:	mov	fp, sp
   277e4:	sub	sp, sp, #24
   277e8:	str	r0, [fp, #-8]
   277ec:	str	r1, [sp, #12]
   277f0:	ldr	r0, [fp, #-8]
   277f4:	ldr	r0, [r0]
   277f8:	cmp	r0, #0
   277fc:	bne	27824 <ftello64@plt+0x15f5c>
   27800:	ldr	r0, [fp, #-8]
   27804:	ldr	r1, [sp, #12]
   27808:	bl	26910 <ftello64@plt+0x15048>
   2780c:	cmp	r0, #0
   27810:	movw	r0, #0
   27814:	moveq	r0, #1
   27818:	and	r0, r0, #1
   2781c:	strb	r0, [fp, #-1]
   27820:	b	27a04 <ftello64@plt+0x1613c>
   27824:	ldr	r0, [fp, #-8]
   27828:	ldr	r0, [r0, #4]
   2782c:	cmp	r0, #0
   27830:	bne	2787c <ftello64@plt+0x15fb4>
   27834:	ldr	r0, [fp, #-8]
   27838:	ldr	r0, [r0, #8]
   2783c:	movw	r1, #0
   27840:	cmp	r0, r1
   27844:	beq	2784c <ftello64@plt+0x15f84>
   27848:	b	2784c <ftello64@plt+0x15f84>
   2784c:	ldr	r0, [sp, #12]
   27850:	ldr	r1, [fp, #-8]
   27854:	ldr	r1, [r1, #8]
   27858:	str	r0, [r1]
   2785c:	ldr	r0, [fp, #-8]
   27860:	ldr	r1, [r0, #4]
   27864:	add	r1, r1, #1
   27868:	str	r1, [r0, #4]
   2786c:	movw	r0, #1
   27870:	and	r0, r0, #1
   27874:	strb	r0, [fp, #-1]
   27878:	b	27a04 <ftello64@plt+0x1613c>
   2787c:	ldr	r0, [fp, #-8]
   27880:	ldr	r0, [r0]
   27884:	ldr	r1, [fp, #-8]
   27888:	ldr	r1, [r1, #4]
   2788c:	cmp	r0, r1
   27890:	bne	278e8 <ftello64@plt+0x16020>
   27894:	ldr	r0, [fp, #-8]
   27898:	ldr	r1, [r0]
   2789c:	lsl	r1, r1, #1
   278a0:	str	r1, [r0]
   278a4:	ldr	r0, [fp, #-8]
   278a8:	ldr	r1, [r0]
   278ac:	ldr	r0, [r0, #8]
   278b0:	lsl	r1, r1, #2
   278b4:	bl	3845c <ftello64@plt+0x26b94>
   278b8:	str	r0, [sp, #4]
   278bc:	ldr	r0, [sp, #4]
   278c0:	movw	r1, #0
   278c4:	cmp	r0, r1
   278c8:	bne	278dc <ftello64@plt+0x16014>
   278cc:	movw	r0, #0
   278d0:	and	r0, r0, #1
   278d4:	strb	r0, [fp, #-1]
   278d8:	b	27a04 <ftello64@plt+0x1613c>
   278dc:	ldr	r0, [sp, #4]
   278e0:	ldr	r1, [fp, #-8]
   278e4:	str	r0, [r1, #8]
   278e8:	ldr	r0, [sp, #12]
   278ec:	ldr	r1, [fp, #-8]
   278f0:	ldr	r1, [r1, #8]
   278f4:	ldr	r1, [r1]
   278f8:	cmp	r0, r1
   278fc:	bge	27948 <ftello64@plt+0x16080>
   27900:	ldr	r0, [fp, #-8]
   27904:	ldr	r0, [r0, #4]
   27908:	str	r0, [sp, #8]
   2790c:	ldr	r0, [sp, #8]
   27910:	cmp	r0, #0
   27914:	ble	27944 <ftello64@plt+0x1607c>
   27918:	ldr	r0, [fp, #-8]
   2791c:	ldr	r0, [r0, #8]
   27920:	ldr	r1, [sp, #8]
   27924:	add	r0, r0, r1, lsl #2
   27928:	ldr	r1, [r0, #-4]
   2792c:	str	r1, [r0]
   27930:	ldr	r0, [sp, #8]
   27934:	mvn	r1, #0
   27938:	add	r0, r0, r1
   2793c:	str	r0, [sp, #8]
   27940:	b	2790c <ftello64@plt+0x16044>
   27944:	b	279d0 <ftello64@plt+0x16108>
   27948:	ldr	r0, [fp, #-8]
   2794c:	ldr	r0, [r0, #4]
   27950:	str	r0, [sp, #8]
   27954:	ldr	r0, [fp, #-8]
   27958:	ldr	r0, [r0, #8]
   2795c:	ldr	r1, [sp, #8]
   27960:	sub	r1, r1, #1
   27964:	add	r0, r0, r1, lsl #2
   27968:	ldr	r0, [r0]
   2796c:	ldr	r1, [sp, #12]
   27970:	cmp	r0, r1
   27974:	ble	279a4 <ftello64@plt+0x160dc>
   27978:	ldr	r0, [fp, #-8]
   2797c:	ldr	r0, [r0, #8]
   27980:	ldr	r1, [sp, #8]
   27984:	add	r0, r0, r1, lsl #2
   27988:	ldr	r1, [r0, #-4]
   2798c:	str	r1, [r0]
   27990:	ldr	r0, [sp, #8]
   27994:	mvn	r1, #0
   27998:	add	r0, r0, r1
   2799c:	str	r0, [sp, #8]
   279a0:	b	27954 <ftello64@plt+0x1608c>
   279a4:	ldr	r0, [fp, #-8]
   279a8:	ldr	r0, [r0, #8]
   279ac:	ldr	r1, [sp, #8]
   279b0:	sub	r1, r1, #1
   279b4:	add	r0, r0, r1, lsl #2
   279b8:	ldr	r0, [r0]
   279bc:	ldr	r1, [sp, #12]
   279c0:	cmp	r0, r1
   279c4:	bge	279cc <ftello64@plt+0x16104>
   279c8:	b	279cc <ftello64@plt+0x16104>
   279cc:	b	279d0 <ftello64@plt+0x16108>
   279d0:	ldr	r0, [sp, #12]
   279d4:	ldr	r1, [fp, #-8]
   279d8:	ldr	r1, [r1, #8]
   279dc:	ldr	r2, [sp, #8]
   279e0:	add	r1, r1, r2, lsl #2
   279e4:	str	r0, [r1]
   279e8:	ldr	r0, [fp, #-8]
   279ec:	ldr	r1, [r0, #4]
   279f0:	add	r1, r1, #1
   279f4:	str	r1, [r0, #4]
   279f8:	movw	r0, #1
   279fc:	and	r0, r0, #1
   27a00:	strb	r0, [fp, #-1]
   27a04:	ldrb	r0, [fp, #-1]
   27a08:	and	r0, r0, #1
   27a0c:	mov	sp, fp
   27a10:	pop	{fp, pc}
   27a14:	sub	sp, sp, #24
   27a18:	str	r0, [sp, #16]
   27a1c:	str	r1, [sp, #12]
   27a20:	str	r2, [sp, #8]
   27a24:	ldr	r0, [sp, #16]
   27a28:	ldr	r0, [r0, #8]
   27a2c:	sub	r0, r0, #1
   27a30:	str	r0, [sp, #4]
   27a34:	ldr	r0, [sp, #16]
   27a38:	ldr	r0, [r0]
   27a3c:	ldr	r1, [sp, #4]
   27a40:	add	r0, r0, r1, lsl #3
   27a44:	ldr	r0, [r0, #4]
   27a48:	lsr	r0, r0, #18
   27a4c:	and	r0, r0, #1
   27a50:	cmp	r0, #0
   27a54:	movw	r0, #0
   27a58:	str	r0, [sp]
   27a5c:	beq	27a74 <ftello64@plt+0x161ac>
   27a60:	ldr	r0, [sp, #4]
   27a64:	cmp	r0, #0
   27a68:	movw	r0, #0
   27a6c:	movgt	r0, #1
   27a70:	str	r0, [sp]
   27a74:	ldr	r0, [sp]
   27a78:	tst	r0, #1
   27a7c:	beq	27af0 <ftello64@plt+0x16228>
   27a80:	ldr	r0, [sp, #12]
   27a84:	ldr	r1, [sp, #16]
   27a88:	ldr	r1, [r1, #16]
   27a8c:	ldr	r2, [sp, #4]
   27a90:	add	r1, r1, r2, lsl #2
   27a94:	ldr	r1, [r1]
   27a98:	cmp	r0, r1
   27a9c:	bne	27ad8 <ftello64@plt+0x16210>
   27aa0:	ldr	r0, [sp, #8]
   27aa4:	ldr	r1, [sp, #16]
   27aa8:	ldr	r1, [r1]
   27aac:	ldr	r2, [sp, #4]
   27ab0:	add	r1, r1, r2, lsl #3
   27ab4:	ldr	r1, [r1, #4]
   27ab8:	lsr	r1, r1, #8
   27abc:	movw	r2, #1023	; 0x3ff
   27ac0:	and	r1, r1, r2
   27ac4:	cmp	r0, r1
   27ac8:	bne	27ad8 <ftello64@plt+0x16210>
   27acc:	ldr	r0, [sp, #4]
   27ad0:	str	r0, [sp, #20]
   27ad4:	b	27af8 <ftello64@plt+0x16230>
   27ad8:	b	27adc <ftello64@plt+0x16214>
   27adc:	ldr	r0, [sp, #4]
   27ae0:	mvn	r1, #0
   27ae4:	add	r0, r0, r1
   27ae8:	str	r0, [sp, #4]
   27aec:	b	27a34 <ftello64@plt+0x1616c>
   27af0:	mvn	r0, #0
   27af4:	str	r0, [sp, #20]
   27af8:	ldr	r0, [sp, #20]
   27afc:	add	sp, sp, #24
   27b00:	bx	lr
   27b04:	push	{fp, lr}
   27b08:	mov	fp, sp
   27b0c:	sub	sp, sp, #16
   27b10:	str	r0, [sp, #8]
   27b14:	str	r1, [sp, #4]
   27b18:	ldr	r0, [sp, #8]
   27b1c:	ldr	r0, [r0]
   27b20:	ldr	r1, [sp, #8]
   27b24:	ldr	r1, [r1, #4]
   27b28:	cmp	r0, r1
   27b2c:	bne	27b88 <ftello64@plt+0x162c0>
   27b30:	ldr	r0, [sp, #8]
   27b34:	ldr	r1, [r0]
   27b38:	mov	r2, #2
   27b3c:	add	r1, r2, r1, lsl #1
   27b40:	str	r1, [r0]
   27b44:	ldr	r0, [sp, #8]
   27b48:	ldr	r1, [r0]
   27b4c:	ldr	r0, [r0, #8]
   27b50:	lsl	r1, r1, #2
   27b54:	bl	3845c <ftello64@plt+0x26b94>
   27b58:	str	r0, [sp]
   27b5c:	ldr	r0, [sp]
   27b60:	movw	r1, #0
   27b64:	cmp	r0, r1
   27b68:	bne	27b7c <ftello64@plt+0x162b4>
   27b6c:	movw	r0, #0
   27b70:	and	r0, r0, #1
   27b74:	strb	r0, [fp, #-1]
   27b78:	b	27bb4 <ftello64@plt+0x162ec>
   27b7c:	ldr	r0, [sp]
   27b80:	ldr	r1, [sp, #8]
   27b84:	str	r0, [r1, #8]
   27b88:	ldr	r0, [sp, #4]
   27b8c:	ldr	r1, [sp, #8]
   27b90:	ldr	r2, [r1, #4]
   27b94:	ldr	r3, [r1, #8]
   27b98:	add	ip, r2, #1
   27b9c:	str	ip, [r1, #4]
   27ba0:	add	r1, r3, r2, lsl #2
   27ba4:	str	r0, [r1]
   27ba8:	movw	r0, #1
   27bac:	and	r0, r0, #1
   27bb0:	strb	r0, [fp, #-1]
   27bb4:	ldrb	r0, [fp, #-1]
   27bb8:	and	r0, r0, #1
   27bbc:	mov	sp, fp
   27bc0:	pop	{fp, pc}
   27bc4:	push	{fp, lr}
   27bc8:	mov	fp, sp
   27bcc:	sub	sp, sp, #16
   27bd0:	str	r0, [sp, #8]
   27bd4:	str	r1, [sp, #4]
   27bd8:	ldr	r0, [sp, #4]
   27bdc:	ldr	r0, [r0, #4]
   27be0:	ldr	r1, [sp, #8]
   27be4:	str	r0, [r1, #4]
   27be8:	ldr	r0, [sp, #4]
   27bec:	ldr	r0, [r0, #4]
   27bf0:	cmp	r0, #0
   27bf4:	ble	27c70 <ftello64@plt+0x163a8>
   27bf8:	ldr	r0, [sp, #8]
   27bfc:	ldr	r1, [r0, #4]
   27c00:	str	r1, [r0]
   27c04:	ldr	r0, [sp, #8]
   27c08:	ldr	r0, [r0]
   27c0c:	lsl	r0, r0, #2
   27c10:	bl	383ec <ftello64@plt+0x26b24>
   27c14:	ldr	r1, [sp, #8]
   27c18:	str	r0, [r1, #8]
   27c1c:	ldr	r0, [sp, #8]
   27c20:	ldr	r0, [r0, #8]
   27c24:	movw	r1, #0
   27c28:	cmp	r0, r1
   27c2c:	bne	27c50 <ftello64@plt+0x16388>
   27c30:	ldr	r0, [sp, #8]
   27c34:	movw	r1, #0
   27c38:	str	r1, [r0, #4]
   27c3c:	ldr	r0, [sp, #8]
   27c40:	str	r1, [r0]
   27c44:	movw	r0, #12
   27c48:	str	r0, [fp, #-4]
   27c4c:	b	27c8c <ftello64@plt+0x163c4>
   27c50:	ldr	r0, [sp, #8]
   27c54:	ldr	r0, [r0, #8]
   27c58:	ldr	r1, [sp, #4]
   27c5c:	ldr	r2, [r1, #4]
   27c60:	ldr	r1, [r1, #8]
   27c64:	lsl	r2, r2, #2
   27c68:	bl	115b0 <memcpy@plt>
   27c6c:	b	27c84 <ftello64@plt+0x163bc>
   27c70:	ldr	r0, [sp, #8]
   27c74:	movw	r1, #0
   27c78:	and	r1, r1, #255	; 0xff
   27c7c:	movw	r2, #12
   27c80:	bl	11790 <memset@plt>
   27c84:	movw	r0, #0
   27c88:	str	r0, [fp, #-4]
   27c8c:	ldr	r0, [fp, #-4]
   27c90:	mov	sp, fp
   27c94:	pop	{fp, pc}
   27c98:	sub	sp, sp, #28
   27c9c:	str	r0, [sp, #20]
   27ca0:	str	r1, [sp, #16]
   27ca4:	ldr	r0, [sp, #20]
   27ca8:	ldr	r0, [r0, #4]
   27cac:	cmp	r0, #0
   27cb0:	bgt	27cc0 <ftello64@plt+0x163f8>
   27cb4:	movw	r0, #0
   27cb8:	str	r0, [sp, #24]
   27cbc:	b	27d7c <ftello64@plt+0x164b4>
   27cc0:	movw	r0, #0
   27cc4:	str	r0, [sp, #12]
   27cc8:	ldr	r0, [sp, #20]
   27ccc:	ldr	r0, [r0, #4]
   27cd0:	sub	r0, r0, #1
   27cd4:	str	r0, [sp, #8]
   27cd8:	ldr	r0, [sp, #12]
   27cdc:	ldr	r1, [sp, #8]
   27ce0:	cmp	r0, r1
   27ce4:	bcs	27d38 <ftello64@plt+0x16470>
   27ce8:	ldr	r0, [sp, #12]
   27cec:	ldr	r1, [sp, #8]
   27cf0:	add	r0, r0, r1
   27cf4:	lsr	r0, r0, #1
   27cf8:	str	r0, [sp, #4]
   27cfc:	ldr	r0, [sp, #20]
   27d00:	ldr	r0, [r0, #8]
   27d04:	ldr	r1, [sp, #4]
   27d08:	add	r0, r0, r1, lsl #2
   27d0c:	ldr	r0, [r0]
   27d10:	ldr	r1, [sp, #16]
   27d14:	cmp	r0, r1
   27d18:	bge	27d2c <ftello64@plt+0x16464>
   27d1c:	ldr	r0, [sp, #4]
   27d20:	add	r0, r0, #1
   27d24:	str	r0, [sp, #12]
   27d28:	b	27d34 <ftello64@plt+0x1646c>
   27d2c:	ldr	r0, [sp, #4]
   27d30:	str	r0, [sp, #8]
   27d34:	b	27cd8 <ftello64@plt+0x16410>
   27d38:	ldr	r0, [sp, #20]
   27d3c:	ldr	r0, [r0, #8]
   27d40:	ldr	r1, [sp, #12]
   27d44:	add	r0, r0, r1, lsl #2
   27d48:	ldr	r0, [r0]
   27d4c:	ldr	r1, [sp, #16]
   27d50:	cmp	r0, r1
   27d54:	bne	27d68 <ftello64@plt+0x164a0>
   27d58:	ldr	r0, [sp, #12]
   27d5c:	add	r0, r0, #1
   27d60:	str	r0, [sp]
   27d64:	b	27d74 <ftello64@plt+0x164ac>
   27d68:	movw	r0, #0
   27d6c:	str	r0, [sp]
   27d70:	b	27d74 <ftello64@plt+0x164ac>
   27d74:	ldr	r0, [sp]
   27d78:	str	r0, [sp, #24]
   27d7c:	ldr	r0, [sp, #24]
   27d80:	add	sp, sp, #28
   27d84:	bx	lr
   27d88:	push	{fp, lr}
   27d8c:	mov	fp, sp
   27d90:	sub	sp, sp, #40	; 0x28
   27d94:	str	r0, [fp, #-8]
   27d98:	str	r1, [fp, #-12]
   27d9c:	str	r2, [fp, #-16]
   27da0:	str	r3, [sp, #20]
   27da4:	ldr	r0, [fp, #-16]
   27da8:	ldr	r0, [r0, #4]
   27dac:	cmp	r0, #0
   27db0:	bne	27dc8 <ftello64@plt+0x16500>
   27db4:	ldr	r0, [fp, #-8]
   27db8:	movw	r1, #0
   27dbc:	str	r1, [r0]
   27dc0:	str	r1, [fp, #-4]
   27dc4:	b	27ed8 <ftello64@plt+0x16610>
   27dc8:	ldr	r0, [fp, #-16]
   27dcc:	ldr	r1, [sp, #20]
   27dd0:	bl	27ee4 <ftello64@plt+0x1661c>
   27dd4:	str	r0, [sp, #16]
   27dd8:	ldr	r0, [fp, #-12]
   27ddc:	ldr	r0, [r0, #32]
   27de0:	ldr	r1, [sp, #16]
   27de4:	ldr	r2, [fp, #-12]
   27de8:	ldr	r2, [r2, #68]	; 0x44
   27dec:	and	r1, r1, r2
   27df0:	movw	r2, #12
   27df4:	mul	r1, r1, r2
   27df8:	add	r0, r0, r1
   27dfc:	str	r0, [sp, #8]
   27e00:	movw	r0, #0
   27e04:	str	r0, [sp, #4]
   27e08:	ldr	r0, [sp, #4]
   27e0c:	ldr	r1, [sp, #8]
   27e10:	ldr	r1, [r1]
   27e14:	cmp	r0, r1
   27e18:	bge	27e9c <ftello64@plt+0x165d4>
   27e1c:	ldr	r0, [sp, #8]
   27e20:	ldr	r0, [r0, #8]
   27e24:	ldr	r1, [sp, #4]
   27e28:	add	r0, r0, r1, lsl #2
   27e2c:	ldr	r0, [r0]
   27e30:	str	r0, [sp]
   27e34:	ldr	r0, [sp]
   27e38:	ldr	r0, [r0]
   27e3c:	ldr	r1, [sp, #16]
   27e40:	cmp	r0, r1
   27e44:	bne	27e88 <ftello64@plt+0x165c0>
   27e48:	ldr	r0, [sp]
   27e4c:	ldrb	r0, [r0, #52]	; 0x34
   27e50:	and	r0, r0, #15
   27e54:	and	r0, r0, #255	; 0xff
   27e58:	ldr	r1, [sp, #20]
   27e5c:	cmp	r0, r1
   27e60:	bne	27e88 <ftello64@plt+0x165c0>
   27e64:	ldr	r0, [sp]
   27e68:	ldr	r0, [r0, #40]	; 0x28
   27e6c:	ldr	r1, [fp, #-16]
   27e70:	bl	27f5c <ftello64@plt+0x16694>
   27e74:	tst	r0, #1
   27e78:	beq	27e88 <ftello64@plt+0x165c0>
   27e7c:	ldr	r0, [sp]
   27e80:	str	r0, [fp, #-4]
   27e84:	b	27ed8 <ftello64@plt+0x16610>
   27e88:	b	27e8c <ftello64@plt+0x165c4>
   27e8c:	ldr	r0, [sp, #4]
   27e90:	add	r0, r0, #1
   27e94:	str	r0, [sp, #4]
   27e98:	b	27e08 <ftello64@plt+0x16540>
   27e9c:	ldr	r0, [fp, #-12]
   27ea0:	ldr	r1, [fp, #-16]
   27ea4:	ldr	r2, [sp, #20]
   27ea8:	ldr	r3, [sp, #16]
   27eac:	bl	2802c <ftello64@plt+0x16764>
   27eb0:	str	r0, [sp, #12]
   27eb4:	ldr	r0, [sp, #12]
   27eb8:	movw	r1, #0
   27ebc:	cmp	r0, r1
   27ec0:	bne	27ed0 <ftello64@plt+0x16608>
   27ec4:	ldr	r0, [fp, #-8]
   27ec8:	movw	r1, #12
   27ecc:	str	r1, [r0]
   27ed0:	ldr	r0, [sp, #12]
   27ed4:	str	r0, [fp, #-4]
   27ed8:	ldr	r0, [fp, #-4]
   27edc:	mov	sp, fp
   27ee0:	pop	{fp, pc}
   27ee4:	sub	sp, sp, #16
   27ee8:	str	r0, [sp, #12]
   27eec:	str	r1, [sp, #8]
   27ef0:	ldr	r0, [sp, #12]
   27ef4:	ldr	r0, [r0, #4]
   27ef8:	ldr	r1, [sp, #8]
   27efc:	add	r0, r0, r1
   27f00:	str	r0, [sp, #4]
   27f04:	movw	r0, #0
   27f08:	str	r0, [sp]
   27f0c:	ldr	r0, [sp]
   27f10:	ldr	r1, [sp, #12]
   27f14:	ldr	r1, [r1, #4]
   27f18:	cmp	r0, r1
   27f1c:	bge	27f50 <ftello64@plt+0x16688>
   27f20:	ldr	r0, [sp, #12]
   27f24:	ldr	r0, [r0, #8]
   27f28:	ldr	r1, [sp]
   27f2c:	add	r0, r0, r1, lsl #2
   27f30:	ldr	r0, [r0]
   27f34:	ldr	r1, [sp, #4]
   27f38:	add	r0, r1, r0
   27f3c:	str	r0, [sp, #4]
   27f40:	ldr	r0, [sp]
   27f44:	add	r0, r0, #1
   27f48:	str	r0, [sp]
   27f4c:	b	27f0c <ftello64@plt+0x16644>
   27f50:	ldr	r0, [sp, #4]
   27f54:	add	sp, sp, #16
   27f58:	bx	lr
   27f5c:	sub	sp, sp, #16
   27f60:	str	r0, [sp, #8]
   27f64:	str	r1, [sp, #4]
   27f68:	ldr	r0, [sp, #8]
   27f6c:	movw	r1, #0
   27f70:	cmp	r0, r1
   27f74:	beq	27fa0 <ftello64@plt+0x166d8>
   27f78:	ldr	r0, [sp, #4]
   27f7c:	movw	r1, #0
   27f80:	cmp	r0, r1
   27f84:	beq	27fa0 <ftello64@plt+0x166d8>
   27f88:	ldr	r0, [sp, #8]
   27f8c:	ldr	r0, [r0, #4]
   27f90:	ldr	r1, [sp, #4]
   27f94:	ldr	r1, [r1, #4]
   27f98:	cmp	r0, r1
   27f9c:	beq	27fb0 <ftello64@plt+0x166e8>
   27fa0:	movw	r0, #0
   27fa4:	and	r0, r0, #1
   27fa8:	strb	r0, [sp, #15]
   27fac:	b	2801c <ftello64@plt+0x16754>
   27fb0:	ldr	r0, [sp, #8]
   27fb4:	ldr	r0, [r0, #4]
   27fb8:	str	r0, [sp]
   27fbc:	ldr	r0, [sp]
   27fc0:	mvn	r1, #0
   27fc4:	add	r0, r0, r1
   27fc8:	str	r0, [sp]
   27fcc:	cmp	r0, #0
   27fd0:	blt	28010 <ftello64@plt+0x16748>
   27fd4:	ldr	r0, [sp, #8]
   27fd8:	ldr	r0, [r0, #8]
   27fdc:	ldr	r1, [sp]
   27fe0:	ldr	r0, [r0, r1, lsl #2]
   27fe4:	ldr	r2, [sp, #4]
   27fe8:	ldr	r2, [r2, #8]
   27fec:	add	r1, r2, r1, lsl #2
   27ff0:	ldr	r1, [r1]
   27ff4:	cmp	r0, r1
   27ff8:	beq	2800c <ftello64@plt+0x16744>
   27ffc:	movw	r0, #0
   28000:	and	r0, r0, #1
   28004:	strb	r0, [sp, #15]
   28008:	b	2801c <ftello64@plt+0x16754>
   2800c:	b	27fbc <ftello64@plt+0x166f4>
   28010:	movw	r0, #1
   28014:	and	r0, r0, #1
   28018:	strb	r0, [sp, #15]
   2801c:	ldrb	r0, [sp, #15]
   28020:	and	r0, r0, #1
   28024:	add	sp, sp, #16
   28028:	bx	lr
   2802c:	push	{fp, lr}
   28030:	mov	fp, sp
   28034:	sub	sp, sp, #56	; 0x38
   28038:	str	r0, [fp, #-8]
   2803c:	str	r1, [fp, #-12]
   28040:	str	r2, [fp, #-16]
   28044:	str	r3, [fp, #-20]	; 0xffffffec
   28048:	movw	r0, #0
   2804c:	str	r0, [sp, #28]
   28050:	movw	r0, #56	; 0x38
   28054:	movw	r1, #1
   28058:	bl	38350 <ftello64@plt+0x26a88>
   2805c:	str	r0, [sp, #20]
   28060:	ldr	r0, [sp, #20]
   28064:	movw	r1, #0
   28068:	cmp	r0, r1
   2806c:	bne	2807c <ftello64@plt+0x167b4>
   28070:	movw	r0, #0
   28074:	str	r0, [fp, #-4]
   28078:	b	28378 <ftello64@plt+0x16ab0>
   2807c:	ldr	r0, [sp, #20]
   28080:	add	r0, r0, #4
   28084:	ldr	r1, [fp, #-12]
   28088:	bl	27bc4 <ftello64@plt+0x162fc>
   2808c:	str	r0, [sp, #24]
   28090:	ldr	r0, [sp, #24]
   28094:	cmp	r0, #0
   28098:	beq	280b0 <ftello64@plt+0x167e8>
   2809c:	ldr	r0, [sp, #20]
   280a0:	bl	17078 <ftello64@plt+0x57b0>
   280a4:	movw	r0, #0
   280a8:	str	r0, [fp, #-4]
   280ac:	b	28378 <ftello64@plt+0x16ab0>
   280b0:	ldr	r0, [fp, #-16]
   280b4:	ldr	r1, [sp, #20]
   280b8:	ldrb	r2, [r1, #52]	; 0x34
   280bc:	and	r0, r0, #15
   280c0:	bic	r2, r2, #15
   280c4:	orr	r0, r2, r0
   280c8:	strb	r0, [r1, #52]	; 0x34
   280cc:	ldr	r0, [sp, #20]
   280d0:	add	r0, r0, #4
   280d4:	ldr	r1, [sp, #20]
   280d8:	str	r0, [r1, #40]	; 0x28
   280dc:	movw	r0, #0
   280e0:	str	r0, [fp, #-24]	; 0xffffffe8
   280e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   280e8:	ldr	r1, [fp, #-12]
   280ec:	ldr	r1, [r1, #4]
   280f0:	cmp	r0, r1
   280f4:	bge	28340 <ftello64@plt+0x16a78>
   280f8:	ldr	r0, [fp, #-8]
   280fc:	ldr	r0, [r0]
   28100:	ldr	r1, [fp, #-12]
   28104:	ldr	r1, [r1, #8]
   28108:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2810c:	ldr	r1, [r1, r2, lsl #2]
   28110:	add	r0, r0, r1, lsl #3
   28114:	str	r0, [sp, #16]
   28118:	ldr	r0, [sp, #16]
   2811c:	ldr	r0, [r0, #4]
   28120:	and	r0, r0, #255	; 0xff
   28124:	str	r0, [sp, #12]
   28128:	ldr	r0, [sp, #16]
   2812c:	ldr	r0, [r0, #4]
   28130:	lsr	r0, r0, #8
   28134:	movw	r1, #1023	; 0x3ff
   28138:	and	r0, r0, r1
   2813c:	str	r0, [sp, #8]
   28140:	ldr	r0, [sp, #12]
   28144:	cmp	r0, #1
   28148:	bne	2815c <ftello64@plt+0x16894>
   2814c:	ldr	r0, [sp, #8]
   28150:	cmp	r0, #0
   28154:	bne	2815c <ftello64@plt+0x16894>
   28158:	b	28330 <ftello64@plt+0x16a68>
   2815c:	ldr	r0, [sp, #16]
   28160:	ldr	r0, [r0, #4]
   28164:	ldr	r1, [sp, #20]
   28168:	ldrb	r2, [r1, #52]	; 0x34
   2816c:	lsr	r3, r2, #5
   28170:	orr	r0, r3, r0, lsr #20
   28174:	and	r0, r0, #1
   28178:	lsl	r0, r0, #5
   2817c:	bic	r2, r2, #32
   28180:	orr	r0, r2, r0
   28184:	strb	r0, [r1, #52]	; 0x34
   28188:	ldr	r0, [sp, #12]
   2818c:	cmp	r0, #2
   28190:	bne	281b0 <ftello64@plt+0x168e8>
   28194:	ldr	r0, [sp, #20]
   28198:	ldrb	r1, [r0, #52]	; 0x34
   2819c:	bic	r1, r1, #16
   281a0:	movw	r2, #16
   281a4:	orr	r1, r1, r2
   281a8:	strb	r1, [r0, #52]	; 0x34
   281ac:	b	281d8 <ftello64@plt+0x16910>
   281b0:	ldr	r0, [sp, #12]
   281b4:	cmp	r0, #4
   281b8:	bne	281d4 <ftello64@plt+0x1690c>
   281bc:	ldr	r0, [sp, #20]
   281c0:	ldrb	r1, [r0, #52]	; 0x34
   281c4:	bic	r1, r1, #64	; 0x40
   281c8:	movw	r2, #64	; 0x40
   281cc:	orr	r1, r1, r2
   281d0:	strb	r1, [r0, #52]	; 0x34
   281d4:	b	281d8 <ftello64@plt+0x16910>
   281d8:	ldr	r0, [sp, #8]
   281dc:	cmp	r0, #0
   281e0:	beq	2832c <ftello64@plt+0x16a64>
   281e4:	ldr	r0, [sp, #20]
   281e8:	ldr	r0, [r0, #40]	; 0x28
   281ec:	ldr	r1, [sp, #20]
   281f0:	add	r1, r1, #4
   281f4:	cmp	r0, r1
   281f8:	bne	28284 <ftello64@plt+0x169bc>
   281fc:	movw	r0, #12
   28200:	bl	383ec <ftello64@plt+0x26b24>
   28204:	str	r0, [sp, #4]
   28208:	ldr	r0, [sp, #4]
   2820c:	movw	r1, #0
   28210:	cmp	r0, r1
   28214:	bne	2822c <ftello64@plt+0x16964>
   28218:	ldr	r0, [sp, #20]
   2821c:	bl	1d66c <ftello64@plt+0xbda4>
   28220:	movw	r0, #0
   28224:	str	r0, [fp, #-4]
   28228:	b	28378 <ftello64@plt+0x16ab0>
   2822c:	ldr	r0, [sp, #4]
   28230:	ldr	r1, [sp, #20]
   28234:	str	r0, [r1, #40]	; 0x28
   28238:	ldr	r0, [sp, #20]
   2823c:	ldr	r0, [r0, #40]	; 0x28
   28240:	ldr	r1, [fp, #-12]
   28244:	bl	27bc4 <ftello64@plt+0x162fc>
   28248:	cmp	r0, #0
   2824c:	beq	28264 <ftello64@plt+0x1699c>
   28250:	ldr	r0, [sp, #20]
   28254:	bl	1d66c <ftello64@plt+0xbda4>
   28258:	movw	r0, #0
   2825c:	str	r0, [fp, #-4]
   28260:	b	28378 <ftello64@plt+0x16ab0>
   28264:	mov	r0, #0
   28268:	str	r0, [sp, #28]
   2826c:	ldr	r0, [sp, #20]
   28270:	ldrb	r1, [r0, #52]	; 0x34
   28274:	and	r1, r1, #127	; 0x7f
   28278:	movw	r2, #128	; 0x80
   2827c:	orr	r1, r1, r2
   28280:	strb	r1, [r0, #52]	; 0x34
   28284:	ldr	r0, [sp, #8]
   28288:	and	r0, r0, #1
   2828c:	cmp	r0, #0
   28290:	beq	282a4 <ftello64@plt+0x169dc>
   28294:	ldr	r0, [fp, #-16]
   28298:	and	r0, r0, #1
   2829c:	cmp	r0, #0
   282a0:	beq	28304 <ftello64@plt+0x16a3c>
   282a4:	ldr	r0, [sp, #8]
   282a8:	and	r0, r0, #2
   282ac:	cmp	r0, #0
   282b0:	beq	282c4 <ftello64@plt+0x169fc>
   282b4:	ldr	r0, [fp, #-16]
   282b8:	and	r0, r0, #1
   282bc:	cmp	r0, #0
   282c0:	bne	28304 <ftello64@plt+0x16a3c>
   282c4:	ldr	r0, [sp, #8]
   282c8:	and	r0, r0, #16
   282cc:	cmp	r0, #0
   282d0:	beq	282e4 <ftello64@plt+0x16a1c>
   282d4:	ldr	r0, [fp, #-16]
   282d8:	and	r0, r0, #2
   282dc:	cmp	r0, #0
   282e0:	beq	28304 <ftello64@plt+0x16a3c>
   282e4:	ldr	r0, [sp, #8]
   282e8:	and	r0, r0, #64	; 0x40
   282ec:	cmp	r0, #0
   282f0:	beq	28328 <ftello64@plt+0x16a60>
   282f4:	ldr	r0, [fp, #-16]
   282f8:	and	r0, r0, #4
   282fc:	cmp	r0, #0
   28300:	bne	28328 <ftello64@plt+0x16a60>
   28304:	ldr	r0, [sp, #20]
   28308:	add	r0, r0, #4
   2830c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   28310:	ldr	r2, [sp, #28]
   28314:	sub	r1, r1, r2
   28318:	bl	28384 <ftello64@plt+0x16abc>
   2831c:	ldr	r0, [sp, #28]
   28320:	add	r0, r0, #1
   28324:	str	r0, [sp, #28]
   28328:	b	2832c <ftello64@plt+0x16a64>
   2832c:	b	28330 <ftello64@plt+0x16a68>
   28330:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28334:	add	r0, r0, #1
   28338:	str	r0, [fp, #-24]	; 0xffffffe8
   2833c:	b	280e4 <ftello64@plt+0x1681c>
   28340:	ldr	r0, [fp, #-8]
   28344:	ldr	r1, [sp, #20]
   28348:	ldr	r2, [fp, #-20]	; 0xffffffec
   2834c:	bl	2840c <ftello64@plt+0x16b44>
   28350:	str	r0, [sp, #24]
   28354:	ldr	r0, [sp, #24]
   28358:	cmp	r0, #0
   2835c:	beq	28370 <ftello64@plt+0x16aa8>
   28360:	ldr	r0, [sp, #20]
   28364:	bl	1d66c <ftello64@plt+0xbda4>
   28368:	movw	r0, #0
   2836c:	str	r0, [sp, #20]
   28370:	ldr	r0, [sp, #20]
   28374:	str	r0, [fp, #-4]
   28378:	ldr	r0, [fp, #-4]
   2837c:	mov	sp, fp
   28380:	pop	{fp, pc}
   28384:	sub	sp, sp, #8
   28388:	str	r0, [sp, #4]
   2838c:	str	r1, [sp]
   28390:	ldr	r0, [sp]
   28394:	cmp	r0, #0
   28398:	blt	283b0 <ftello64@plt+0x16ae8>
   2839c:	ldr	r0, [sp]
   283a0:	ldr	r1, [sp, #4]
   283a4:	ldr	r1, [r1, #4]
   283a8:	cmp	r0, r1
   283ac:	blt	283b4 <ftello64@plt+0x16aec>
   283b0:	b	28404 <ftello64@plt+0x16b3c>
   283b4:	ldr	r0, [sp, #4]
   283b8:	ldr	r1, [r0, #4]
   283bc:	mvn	r2, #0
   283c0:	add	r1, r1, r2
   283c4:	str	r1, [r0, #4]
   283c8:	ldr	r0, [sp]
   283cc:	ldr	r1, [sp, #4]
   283d0:	ldr	r1, [r1, #4]
   283d4:	cmp	r0, r1
   283d8:	bge	28404 <ftello64@plt+0x16b3c>
   283dc:	ldr	r0, [sp, #4]
   283e0:	ldr	r0, [r0, #8]
   283e4:	ldr	r1, [sp]
   283e8:	add	r0, r0, r1, lsl #2
   283ec:	ldr	r1, [r0, #4]
   283f0:	str	r1, [r0]
   283f4:	ldr	r0, [sp]
   283f8:	add	r0, r0, #1
   283fc:	str	r0, [sp]
   28400:	b	283c8 <ftello64@plt+0x16b00>
   28404:	add	sp, sp, #8
   28408:	bx	lr
   2840c:	push	{fp, lr}
   28410:	mov	fp, sp
   28414:	sub	sp, sp, #40	; 0x28
   28418:	str	r0, [fp, #-8]
   2841c:	str	r1, [fp, #-12]
   28420:	str	r2, [fp, #-16]
   28424:	ldr	r0, [fp, #-16]
   28428:	ldr	r1, [fp, #-12]
   2842c:	str	r0, [r1]
   28430:	ldr	r0, [fp, #-12]
   28434:	add	r0, r0, #16
   28438:	ldr	r1, [fp, #-12]
   2843c:	ldr	r1, [r1, #8]
   28440:	bl	26d74 <ftello64@plt+0x154ac>
   28444:	str	r0, [sp, #16]
   28448:	ldr	r0, [sp, #16]
   2844c:	cmp	r0, #0
   28450:	beq	28460 <ftello64@plt+0x16b98>
   28454:	movw	r0, #12
   28458:	str	r0, [fp, #-4]
   2845c:	b	285b8 <ftello64@plt+0x16cf0>
   28460:	movw	r0, #0
   28464:	str	r0, [sp, #12]
   28468:	ldr	r0, [sp, #12]
   2846c:	ldr	r1, [fp, #-12]
   28470:	ldr	r1, [r1, #8]
   28474:	cmp	r0, r1
   28478:	bge	284f0 <ftello64@plt+0x16c28>
   2847c:	ldr	r0, [fp, #-12]
   28480:	ldr	r0, [r0, #12]
   28484:	ldr	r1, [sp, #12]
   28488:	ldr	r0, [r0, r1, lsl #2]
   2848c:	str	r0, [sp, #8]
   28490:	ldr	r0, [fp, #-8]
   28494:	ldr	r0, [r0]
   28498:	ldr	r1, [sp, #8]
   2849c:	add	r0, r0, r1, lsl #3
   284a0:	ldr	r0, [r0, #4]
   284a4:	and	r0, r0, #255	; 0xff
   284a8:	and	r0, r0, #8
   284ac:	cmp	r0, #0
   284b0:	bne	284dc <ftello64@plt+0x16c14>
   284b4:	ldr	r0, [fp, #-12]
   284b8:	add	r0, r0, #16
   284bc:	ldr	r1, [sp, #8]
   284c0:	bl	27b04 <ftello64@plt+0x1623c>
   284c4:	tst	r0, #1
   284c8:	bne	284d8 <ftello64@plt+0x16c10>
   284cc:	movw	r0, #12
   284d0:	str	r0, [fp, #-4]
   284d4:	b	285b8 <ftello64@plt+0x16cf0>
   284d8:	b	284dc <ftello64@plt+0x16c14>
   284dc:	b	284e0 <ftello64@plt+0x16c18>
   284e0:	ldr	r0, [sp, #12]
   284e4:	add	r0, r0, #1
   284e8:	str	r0, [sp, #12]
   284ec:	b	28468 <ftello64@plt+0x16ba0>
   284f0:	ldr	r0, [fp, #-8]
   284f4:	ldr	r0, [r0, #32]
   284f8:	ldr	r1, [fp, #-16]
   284fc:	ldr	r2, [fp, #-8]
   28500:	ldr	r2, [r2, #68]	; 0x44
   28504:	and	r1, r1, r2
   28508:	movw	r2, #12
   2850c:	mul	r1, r1, r2
   28510:	add	r0, r0, r1
   28514:	str	r0, [sp, #20]
   28518:	ldr	r0, [sp, #20]
   2851c:	ldr	r0, [r0, #4]
   28520:	ldr	r1, [sp, #20]
   28524:	ldr	r1, [r1]
   28528:	cmp	r0, r1
   2852c:	bgt	28590 <ftello64@plt+0x16cc8>
   28530:	ldr	r0, [sp, #20]
   28534:	ldr	r0, [r0]
   28538:	mov	r1, #2
   2853c:	add	r0, r1, r0, lsl #1
   28540:	str	r0, [sp, #4]
   28544:	ldr	r0, [sp, #20]
   28548:	ldr	r0, [r0, #8]
   2854c:	ldr	r1, [sp, #4]
   28550:	lsl	r1, r1, #2
   28554:	bl	3845c <ftello64@plt+0x26b94>
   28558:	str	r0, [sp]
   2855c:	ldr	r0, [sp]
   28560:	movw	r1, #0
   28564:	cmp	r0, r1
   28568:	bne	28578 <ftello64@plt+0x16cb0>
   2856c:	movw	r0, #12
   28570:	str	r0, [fp, #-4]
   28574:	b	285b8 <ftello64@plt+0x16cf0>
   28578:	ldr	r0, [sp]
   2857c:	ldr	r1, [sp, #20]
   28580:	str	r0, [r1, #8]
   28584:	ldr	r0, [sp, #4]
   28588:	ldr	r1, [sp, #20]
   2858c:	str	r0, [r1, #4]
   28590:	ldr	r0, [fp, #-12]
   28594:	ldr	r1, [sp, #20]
   28598:	ldr	r2, [r1]
   2859c:	ldr	r3, [r1, #8]
   285a0:	add	ip, r2, #1
   285a4:	str	ip, [r1]
   285a8:	add	r1, r3, r2, lsl #2
   285ac:	str	r0, [r1]
   285b0:	movw	r0, #0
   285b4:	str	r0, [fp, #-4]
   285b8:	ldr	r0, [fp, #-4]
   285bc:	mov	sp, fp
   285c0:	pop	{fp, pc}
   285c4:	push	{fp, lr}
   285c8:	mov	fp, sp
   285cc:	sub	sp, sp, #40	; 0x28
   285d0:	str	r0, [fp, #-8]
   285d4:	str	r1, [fp, #-12]
   285d8:	str	r2, [fp, #-16]
   285dc:	str	r3, [sp, #20]
   285e0:	movw	r0, #1
   285e4:	str	r0, [sp, #16]
   285e8:	ldr	r0, [fp, #-16]
   285ec:	add	r0, r0, #1
   285f0:	str	r0, [sp, #8]
   285f4:	ldr	r0, [sp, #20]
   285f8:	cmp	r0, #0
   285fc:	bne	28684 <ftello64@plt+0x16dbc>
   28600:	ldr	r0, [sp, #8]
   28604:	lsl	r0, r0, #2
   28608:	bl	383ec <ftello64@plt+0x26b24>
   2860c:	ldr	r1, [fp, #-8]
   28610:	str	r0, [r1, #4]
   28614:	ldr	r0, [fp, #-8]
   28618:	ldr	r0, [r0, #4]
   2861c:	movw	r1, #0
   28620:	cmp	r0, r1
   28624:	bne	28634 <ftello64@plt+0x16d6c>
   28628:	movw	r0, #0
   2862c:	str	r0, [fp, #-4]
   28630:	b	2882c <ftello64@plt+0x16f64>
   28634:	ldr	r0, [sp, #8]
   28638:	lsl	r0, r0, #2
   2863c:	bl	383ec <ftello64@plt+0x26b24>
   28640:	ldr	r1, [fp, #-8]
   28644:	str	r0, [r1, #8]
   28648:	ldr	r0, [fp, #-8]
   2864c:	ldr	r0, [r0, #8]
   28650:	movw	r1, #0
   28654:	cmp	r0, r1
   28658:	bne	28674 <ftello64@plt+0x16dac>
   2865c:	ldr	r0, [fp, #-8]
   28660:	ldr	r0, [r0, #4]
   28664:	bl	17078 <ftello64@plt+0x57b0>
   28668:	movw	r0, #0
   2866c:	str	r0, [fp, #-4]
   28670:	b	2882c <ftello64@plt+0x16f64>
   28674:	ldr	r0, [sp, #8]
   28678:	ldr	r1, [fp, #-8]
   2867c:	str	r0, [r1]
   28680:	b	28770 <ftello64@plt+0x16ea8>
   28684:	ldr	r0, [sp, #20]
   28688:	cmp	r0, #1
   2868c:	bne	2873c <ftello64@plt+0x16e74>
   28690:	ldr	r0, [sp, #8]
   28694:	ldr	r1, [fp, #-8]
   28698:	ldr	r1, [r1]
   2869c:	cmp	r0, r1
   286a0:	bls	28738 <ftello64@plt+0x16e70>
   286a4:	ldr	r0, [fp, #-8]
   286a8:	ldr	r0, [r0, #4]
   286ac:	ldr	r1, [sp, #8]
   286b0:	lsl	r1, r1, #2
   286b4:	bl	3845c <ftello64@plt+0x26b94>
   286b8:	str	r0, [sp, #4]
   286bc:	ldr	r0, [sp, #4]
   286c0:	movw	r1, #0
   286c4:	cmp	r0, r1
   286c8:	bne	286d8 <ftello64@plt+0x16e10>
   286cc:	movw	r0, #0
   286d0:	str	r0, [fp, #-4]
   286d4:	b	2882c <ftello64@plt+0x16f64>
   286d8:	ldr	r0, [fp, #-8]
   286dc:	ldr	r0, [r0, #8]
   286e0:	ldr	r1, [sp, #8]
   286e4:	lsl	r1, r1, #2
   286e8:	bl	3845c <ftello64@plt+0x26b94>
   286ec:	str	r0, [sp]
   286f0:	ldr	r0, [sp]
   286f4:	movw	r1, #0
   286f8:	cmp	r0, r1
   286fc:	bne	28714 <ftello64@plt+0x16e4c>
   28700:	ldr	r0, [sp, #4]
   28704:	bl	17078 <ftello64@plt+0x57b0>
   28708:	movw	r0, #0
   2870c:	str	r0, [fp, #-4]
   28710:	b	2882c <ftello64@plt+0x16f64>
   28714:	ldr	r0, [sp, #4]
   28718:	ldr	r1, [fp, #-8]
   2871c:	str	r0, [r1, #4]
   28720:	ldr	r0, [sp]
   28724:	ldr	r1, [fp, #-8]
   28728:	str	r0, [r1, #8]
   2872c:	ldr	r0, [sp, #8]
   28730:	ldr	r1, [fp, #-8]
   28734:	str	r0, [r1]
   28738:	b	2876c <ftello64@plt+0x16ea4>
   2873c:	ldr	r0, [sp, #20]
   28740:	cmp	r0, #2
   28744:	bne	2874c <ftello64@plt+0x16e84>
   28748:	b	2874c <ftello64@plt+0x16e84>
   2874c:	ldr	r0, [fp, #-16]
   28750:	ldr	r1, [fp, #-8]
   28754:	ldr	r1, [r1]
   28758:	cmp	r0, r1
   2875c:	bhi	28764 <ftello64@plt+0x16e9c>
   28760:	b	28764 <ftello64@plt+0x16e9c>
   28764:	movw	r0, #2
   28768:	str	r0, [sp, #16]
   2876c:	b	28770 <ftello64@plt+0x16ea8>
   28770:	movw	r0, #0
   28774:	str	r0, [sp, #12]
   28778:	ldr	r0, [sp, #12]
   2877c:	ldr	r1, [fp, #-16]
   28780:	cmp	r0, r1
   28784:	bge	287d0 <ftello64@plt+0x16f08>
   28788:	ldr	r0, [fp, #-12]
   2878c:	ldr	r1, [sp, #12]
   28790:	ldr	r0, [r0, r1, lsl #3]
   28794:	ldr	r2, [fp, #-8]
   28798:	ldr	r2, [r2, #4]
   2879c:	str	r0, [r2, r1, lsl #2]
   287a0:	ldr	r0, [fp, #-12]
   287a4:	ldr	r1, [sp, #12]
   287a8:	add	r0, r0, r1, lsl #3
   287ac:	ldr	r0, [r0, #4]
   287b0:	ldr	r2, [fp, #-8]
   287b4:	ldr	r2, [r2, #8]
   287b8:	add	r1, r2, r1, lsl #2
   287bc:	str	r0, [r1]
   287c0:	ldr	r0, [sp, #12]
   287c4:	add	r0, r0, #1
   287c8:	str	r0, [sp, #12]
   287cc:	b	28778 <ftello64@plt+0x16eb0>
   287d0:	b	287d4 <ftello64@plt+0x16f0c>
   287d4:	ldr	r0, [sp, #12]
   287d8:	ldr	r1, [fp, #-8]
   287dc:	ldr	r1, [r1]
   287e0:	cmp	r0, r1
   287e4:	bcs	28824 <ftello64@plt+0x16f5c>
   287e8:	ldr	r0, [fp, #-8]
   287ec:	ldr	r0, [r0, #8]
   287f0:	ldr	r1, [sp, #12]
   287f4:	mvn	r2, #0
   287f8:	str	r2, [r0, r1, lsl #2]
   287fc:	ldr	r0, [fp, #-8]
   28800:	ldr	r0, [r0, #4]
   28804:	ldr	r1, [sp, #12]
   28808:	add	r0, r0, r1, lsl #2
   2880c:	mvn	r1, #0
   28810:	str	r1, [r0]
   28814:	ldr	r0, [sp, #12]
   28818:	add	r0, r0, #1
   2881c:	str	r0, [sp, #12]
   28820:	b	287d4 <ftello64@plt+0x16f0c>
   28824:	ldr	r0, [sp, #16]
   28828:	str	r0, [fp, #-4]
   2882c:	ldr	r0, [fp, #-4]
   28830:	mov	sp, fp
   28834:	pop	{fp, pc}
   28838:	push	{r4, sl, fp, lr}
   2883c:	add	fp, sp, #8
   28840:	sub	sp, sp, #56	; 0x38
   28844:	ldr	ip, [fp, #16]
   28848:	ldr	lr, [fp, #12]
   2884c:	ldr	r4, [fp, #8]
   28850:	str	r0, [fp, #-16]
   28854:	str	r1, [fp, #-20]	; 0xffffffec
   28858:	str	r2, [fp, #-24]	; 0xffffffe8
   2885c:	str	r3, [fp, #-28]	; 0xffffffe4
   28860:	and	r0, lr, #1
   28864:	strb	r0, [fp, #-29]	; 0xffffffe3
   28868:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2886c:	ldr	r1, [fp, #16]
   28870:	ldr	r1, [r1, #92]	; 0x5c
   28874:	cmp	r0, r1
   28878:	bge	28888 <ftello64@plt+0x16fc0>
   2887c:	ldr	r0, [fp, #16]
   28880:	ldr	r0, [r0, #92]	; 0x5c
   28884:	str	r0, [fp, #-28]	; 0xffffffe4
   28888:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2888c:	add	r0, r0, #1
   28890:	ldr	r1, [fp, #-28]	; 0xffffffe4
   28894:	cmp	r0, r1
   28898:	bge	288ac <ftello64@plt+0x16fe4>
   2889c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   288a0:	add	r0, r0, #1
   288a4:	str	r0, [sp, #20]
   288a8:	b	288b4 <ftello64@plt+0x16fec>
   288ac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   288b0:	str	r0, [sp, #20]
   288b4:	ldr	r0, [sp, #20]
   288b8:	str	r0, [sp, #24]
   288bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   288c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   288c4:	ldr	r2, [fp, #-16]
   288c8:	ldr	r3, [fp, #8]
   288cc:	ldrb	ip, [fp, #-29]	; 0xffffffe3
   288d0:	ldr	lr, [fp, #16]
   288d4:	and	ip, ip, #1
   288d8:	str	ip, [sp]
   288dc:	str	lr, [sp, #4]
   288e0:	bl	1ec10 <ftello64@plt+0xd348>
   288e4:	ldr	r0, [fp, #-16]
   288e8:	ldr	r1, [sp, #24]
   288ec:	bl	1ed10 <ftello64@plt+0xd448>
   288f0:	str	r0, [sp, #28]
   288f4:	ldr	r0, [sp, #28]
   288f8:	cmp	r0, #0
   288fc:	beq	2890c <ftello64@plt+0x17044>
   28900:	ldr	r0, [sp, #28]
   28904:	str	r0, [fp, #-12]
   28908:	b	289c0 <ftello64@plt+0x170f8>
   2890c:	ldr	r0, [fp, #16]
   28910:	add	r0, r0, #96	; 0x60
   28914:	ldr	r1, [fp, #-16]
   28918:	str	r0, [r1, #68]	; 0x44
   2891c:	ldr	r0, [fp, #16]
   28920:	ldrb	r0, [r0, #88]	; 0x58
   28924:	ubfx	r0, r0, #4, #1
   28928:	and	r0, r0, #255	; 0xff
   2892c:	ldr	r1, [fp, #-16]
   28930:	strb	r0, [r1, #78]	; 0x4e
   28934:	ldr	r0, [fp, #-16]
   28938:	ldrb	r0, [r0, #75]	; 0x4b
   2893c:	cmp	r0, #0
   28940:	beq	28954 <ftello64@plt+0x1708c>
   28944:	ldr	r0, [fp, #-16]
   28948:	ldr	r0, [r0, #4]
   2894c:	str	r0, [sp, #16]
   28950:	b	2895c <ftello64@plt+0x17094>
   28954:	ldr	r0, [fp, #-20]	; 0xffffffec
   28958:	str	r0, [sp, #16]
   2895c:	ldr	r0, [sp, #16]
   28960:	ldr	r1, [fp, #-16]
   28964:	str	r0, [r1, #4]
   28968:	ldr	r0, [fp, #-16]
   2896c:	ldrb	r0, [r0, #75]	; 0x4b
   28970:	cmp	r0, #0
   28974:	bne	28988 <ftello64@plt+0x170c0>
   28978:	ldr	r0, [fp, #16]
   2897c:	ldr	r0, [r0, #92]	; 0x5c
   28980:	cmp	r0, #1
   28984:	ble	28994 <ftello64@plt+0x170cc>
   28988:	movw	r0, #0
   2898c:	str	r0, [sp, #12]
   28990:	b	2899c <ftello64@plt+0x170d4>
   28994:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28998:	str	r0, [sp, #12]
   2899c:	ldr	r0, [sp, #12]
   289a0:	ldr	r1, [fp, #-16]
   289a4:	str	r0, [r1, #28]
   289a8:	ldr	r0, [fp, #-16]
   289ac:	ldr	r0, [r0, #28]
   289b0:	ldr	r1, [fp, #-16]
   289b4:	str	r0, [r1, #32]
   289b8:	movw	r0, #0
   289bc:	str	r0, [fp, #-12]
   289c0:	ldr	r0, [fp, #-12]
   289c4:	sub	sp, fp, #8
   289c8:	pop	{r4, sl, fp, pc}
   289cc:	push	{fp, lr}
   289d0:	mov	fp, sp
   289d4:	sub	sp, sp, #32
   289d8:	str	r0, [fp, #-8]
   289dc:	str	r1, [fp, #-12]
   289e0:	str	r2, [sp, #16]
   289e4:	ldr	r0, [fp, #-12]
   289e8:	ldr	r1, [fp, #-8]
   289ec:	str	r0, [r1, #88]	; 0x58
   289f0:	ldr	r0, [fp, #-8]
   289f4:	mvn	r1, #0
   289f8:	str	r1, [r0, #92]	; 0x5c
   289fc:	ldr	r0, [sp, #16]
   28a00:	cmp	r0, #0
   28a04:	ble	28ae0 <ftello64@plt+0x17218>
   28a08:	ldr	r0, [pc, #264]	; 28b18 <ftello64@plt+0x17250>
   28a0c:	movw	r1, #24
   28a10:	str	r1, [sp, #12]
   28a14:	ldr	r1, [sp, #12]
   28a18:	mvn	r2, #0
   28a1c:	udiv	r1, r2, r1
   28a20:	cmp	r0, r1
   28a24:	bcs	28a34 <ftello64@plt+0x1716c>
   28a28:	ldr	r0, [pc, #232]	; 28b18 <ftello64@plt+0x17250>
   28a2c:	str	r0, [sp, #8]
   28a30:	b	28a44 <ftello64@plt+0x1717c>
   28a34:	ldr	r0, [sp, #12]
   28a38:	mvn	r1, #0
   28a3c:	udiv	r0, r1, r0
   28a40:	str	r0, [sp, #8]
   28a44:	ldr	r0, [sp, #8]
   28a48:	ldr	r1, [sp, #16]
   28a4c:	cmp	r0, r1
   28a50:	bcs	28a60 <ftello64@plt+0x17198>
   28a54:	movw	r0, #12
   28a58:	str	r0, [fp, #-4]
   28a5c:	b	28b0c <ftello64@plt+0x17244>
   28a60:	ldr	r0, [sp, #16]
   28a64:	add	r0, r0, r0, lsl #1
   28a68:	lsl	r0, r0, #3
   28a6c:	bl	383ec <ftello64@plt+0x26b24>
   28a70:	ldr	r1, [fp, #-8]
   28a74:	str	r0, [r1, #116]	; 0x74
   28a78:	ldr	r0, [sp, #16]
   28a7c:	lsl	r0, r0, #2
   28a80:	bl	383ec <ftello64@plt+0x26b24>
   28a84:	ldr	r1, [fp, #-8]
   28a88:	str	r0, [r1, #132]	; 0x84
   28a8c:	ldr	r0, [fp, #-8]
   28a90:	ldr	r0, [r0, #116]	; 0x74
   28a94:	movw	r1, #0
   28a98:	cmp	r0, r1
   28a9c:	movw	r0, #1
   28aa0:	str	r0, [sp, #4]
   28aa4:	beq	28ac4 <ftello64@plt+0x171fc>
   28aa8:	ldr	r0, [fp, #-8]
   28aac:	ldr	r0, [r0, #132]	; 0x84
   28ab0:	movw	r1, #0
   28ab4:	cmp	r0, r1
   28ab8:	movw	r0, #0
   28abc:	moveq	r0, #1
   28ac0:	str	r0, [sp, #4]
   28ac4:	ldr	r0, [sp, #4]
   28ac8:	tst	r0, #1
   28acc:	beq	28adc <ftello64@plt+0x17214>
   28ad0:	movw	r0, #12
   28ad4:	str	r0, [fp, #-4]
   28ad8:	b	28b0c <ftello64@plt+0x17244>
   28adc:	b	28ae0 <ftello64@plt+0x17218>
   28ae0:	ldr	r0, [sp, #16]
   28ae4:	ldr	r1, [fp, #-8]
   28ae8:	str	r0, [r1, #112]	; 0x70
   28aec:	ldr	r0, [fp, #-8]
   28af0:	movw	r1, #1
   28af4:	str	r1, [r0, #120]	; 0x78
   28af8:	ldr	r0, [sp, #16]
   28afc:	ldr	r1, [fp, #-8]
   28b00:	str	r0, [r1, #128]	; 0x80
   28b04:	movw	r0, #0
   28b08:	str	r0, [fp, #-4]
   28b0c:	ldr	r0, [fp, #-4]
   28b10:	mov	sp, fp
   28b14:	pop	{fp, pc}
   28b18:	svcvc	0x00ffffff
   28b1c:	push	{fp, lr}
   28b20:	mov	fp, sp
   28b24:	sub	sp, sp, #128	; 0x80
   28b28:	str	r0, [fp, #-8]
   28b2c:	str	r1, [fp, #-12]
   28b30:	str	r2, [fp, #-16]
   28b34:	ldr	r0, [fp, #-8]
   28b38:	ldr	r0, [r0, #24]
   28b3c:	ldr	r1, [fp, #-12]
   28b40:	cmp	r0, r1
   28b44:	bgt	28b60 <ftello64@plt+0x17298>
   28b48:	ldr	r0, [fp, #-12]
   28b4c:	ldr	r1, [fp, #-8]
   28b50:	ldr	r1, [r1, #24]
   28b54:	sub	r0, r0, r1
   28b58:	str	r0, [fp, #-20]	; 0xffffffec
   28b5c:	b	28c20 <ftello64@plt+0x17358>
   28b60:	ldr	r0, [fp, #-8]
   28b64:	ldr	r0, [r0, #80]	; 0x50
   28b68:	cmp	r0, #1
   28b6c:	ble	28b88 <ftello64@plt+0x172c0>
   28b70:	ldr	r0, [fp, #-8]
   28b74:	add	r0, r0, #16
   28b78:	movw	r1, #0
   28b7c:	and	r1, r1, #255	; 0xff
   28b80:	movw	r2, #8
   28b84:	bl	11790 <memset@plt>
   28b88:	ldr	r0, [fp, #-8]
   28b8c:	ldr	r0, [r0, #44]	; 0x2c
   28b90:	ldr	r1, [fp, #-8]
   28b94:	str	r0, [r1, #48]	; 0x30
   28b98:	ldr	r0, [fp, #-8]
   28b9c:	ldr	r0, [r0, #52]	; 0x34
   28ba0:	ldr	r1, [fp, #-8]
   28ba4:	str	r0, [r1, #56]	; 0x38
   28ba8:	ldr	r0, [fp, #-8]
   28bac:	movw	r1, #0
   28bb0:	str	r1, [r0, #28]
   28bb4:	ldr	r0, [fp, #-8]
   28bb8:	str	r1, [r0, #24]
   28bbc:	ldr	r0, [fp, #-8]
   28bc0:	str	r1, [r0, #32]
   28bc4:	ldr	r0, [fp, #-8]
   28bc8:	movw	r1, #0
   28bcc:	strb	r1, [r0, #76]	; 0x4c
   28bd0:	ldr	r0, [fp, #-16]
   28bd4:	and	r0, r0, #1
   28bd8:	cmp	r0, #0
   28bdc:	movw	r0, #0
   28be0:	movne	r0, #1
   28be4:	tst	r0, #1
   28be8:	movw	r0, #4
   28bec:	moveq	r0, #6
   28bf0:	ldr	r1, [fp, #-8]
   28bf4:	str	r0, [r1, #60]	; 0x3c
   28bf8:	ldr	r0, [fp, #-8]
   28bfc:	ldrsb	r0, [r0, #75]	; 0x4b
   28c00:	cmp	r0, #0
   28c04:	bne	28c18 <ftello64@plt+0x17350>
   28c08:	ldr	r0, [fp, #-8]
   28c0c:	ldr	r0, [r0]
   28c10:	ldr	r1, [fp, #-8]
   28c14:	str	r0, [r1, #4]
   28c18:	ldr	r0, [fp, #-12]
   28c1c:	str	r0, [fp, #-20]	; 0xffffffec
   28c20:	ldr	r0, [fp, #-20]	; 0xffffffec
   28c24:	cmp	r0, #0
   28c28:	beq	29600 <ftello64@plt+0x17d38>
   28c2c:	ldr	r0, [fp, #-20]	; 0xffffffec
   28c30:	ldr	r1, [fp, #-8]
   28c34:	ldr	r1, [r1, #32]
   28c38:	cmp	r0, r1
   28c3c:	bge	290e8 <ftello64@plt+0x17820>
   28c40:	ldr	r0, [fp, #-8]
   28c44:	ldrb	r0, [r0, #76]	; 0x4c
   28c48:	cmp	r0, #0
   28c4c:	beq	29014 <ftello64@plt+0x1774c>
   28c50:	movw	r0, #0
   28c54:	str	r0, [fp, #-24]	; 0xffffffe8
   28c58:	ldr	r0, [fp, #-8]
   28c5c:	ldr	r0, [r0, #28]
   28c60:	str	r0, [fp, #-28]	; 0xffffffe4
   28c64:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28c68:	ldr	r1, [fp, #-24]	; 0xffffffe8
   28c6c:	add	r0, r0, r1
   28c70:	add	r0, r0, r0, lsr #31
   28c74:	asr	r0, r0, #1
   28c78:	str	r0, [fp, #-32]	; 0xffffffe0
   28c7c:	ldr	r0, [fp, #-8]
   28c80:	ldr	r0, [r0, #12]
   28c84:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28c88:	add	r0, r0, r1, lsl #2
   28c8c:	ldr	r0, [r0]
   28c90:	ldr	r1, [fp, #-20]	; 0xffffffec
   28c94:	cmp	r0, r1
   28c98:	ble	28ca8 <ftello64@plt+0x173e0>
   28c9c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28ca0:	str	r0, [fp, #-28]	; 0xffffffe4
   28ca4:	b	28ce0 <ftello64@plt+0x17418>
   28ca8:	ldr	r0, [fp, #-8]
   28cac:	ldr	r0, [r0, #12]
   28cb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28cb4:	add	r0, r0, r1, lsl #2
   28cb8:	ldr	r0, [r0]
   28cbc:	ldr	r1, [fp, #-20]	; 0xffffffec
   28cc0:	cmp	r0, r1
   28cc4:	bge	28cd8 <ftello64@plt+0x17410>
   28cc8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28ccc:	add	r0, r0, #1
   28cd0:	str	r0, [fp, #-24]	; 0xffffffe8
   28cd4:	b	28cdc <ftello64@plt+0x17414>
   28cd8:	b	28cf4 <ftello64@plt+0x1742c>
   28cdc:	b	28ce0 <ftello64@plt+0x17418>
   28ce0:	b	28ce4 <ftello64@plt+0x1741c>
   28ce4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28ce8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   28cec:	cmp	r0, r1
   28cf0:	blt	28c64 <ftello64@plt+0x1739c>
   28cf4:	ldr	r0, [fp, #-8]
   28cf8:	ldr	r0, [r0, #12]
   28cfc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28d00:	add	r0, r0, r1, lsl #2
   28d04:	ldr	r0, [r0]
   28d08:	ldr	r1, [fp, #-20]	; 0xffffffec
   28d0c:	cmp	r0, r1
   28d10:	bge	28d20 <ftello64@plt+0x17458>
   28d14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28d18:	add	r0, r0, #1
   28d1c:	str	r0, [fp, #-32]	; 0xffffffe0
   28d20:	ldr	r0, [fp, #-8]
   28d24:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28d28:	sub	r1, r1, #1
   28d2c:	ldr	r2, [fp, #-16]
   28d30:	bl	2a5c4 <ftello64@plt+0x18cfc>
   28d34:	ldr	r1, [fp, #-8]
   28d38:	str	r0, [r1, #60]	; 0x3c
   28d3c:	ldr	r0, [fp, #-8]
   28d40:	ldr	r0, [r0, #28]
   28d44:	ldr	r1, [fp, #-20]	; 0xffffffec
   28d48:	cmp	r0, r1
   28d4c:	ble	28e50 <ftello64@plt+0x17588>
   28d50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28d54:	ldr	r1, [fp, #-20]	; 0xffffffec
   28d58:	cmp	r0, r1
   28d5c:	bne	28e50 <ftello64@plt+0x17588>
   28d60:	ldr	r0, [fp, #-8]
   28d64:	ldr	r0, [r0, #12]
   28d68:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28d6c:	add	r0, r0, r1, lsl #2
   28d70:	ldr	r0, [r0]
   28d74:	ldr	r1, [fp, #-20]	; 0xffffffec
   28d78:	cmp	r0, r1
   28d7c:	bne	28e50 <ftello64@plt+0x17588>
   28d80:	ldr	r0, [fp, #-8]
   28d84:	ldr	r1, [r0, #8]
   28d88:	ldr	r0, [r0, #28]
   28d8c:	ldr	r2, [fp, #-20]	; 0xffffffec
   28d90:	add	r3, r1, r2, lsl #2
   28d94:	sub	r0, r0, r2
   28d98:	lsl	r2, r0, #2
   28d9c:	mov	r0, r1
   28da0:	mov	r1, r3
   28da4:	bl	11574 <memmove@plt>
   28da8:	ldr	r0, [fp, #-8]
   28dac:	ldr	r0, [r0, #4]
   28db0:	ldr	r1, [fp, #-8]
   28db4:	ldr	r1, [r1, #4]
   28db8:	ldr	r2, [fp, #-20]	; 0xffffffec
   28dbc:	add	r1, r1, r2
   28dc0:	ldr	r2, [fp, #-8]
   28dc4:	ldr	r2, [r2, #28]
   28dc8:	ldr	r3, [fp, #-20]	; 0xffffffec
   28dcc:	sub	r2, r2, r3
   28dd0:	bl	11574 <memmove@plt>
   28dd4:	ldr	r0, [fp, #-20]	; 0xffffffec
   28dd8:	ldr	r1, [fp, #-8]
   28ddc:	ldr	r2, [r1, #28]
   28de0:	sub	r0, r2, r0
   28de4:	str	r0, [r1, #28]
   28de8:	ldr	r0, [fp, #-20]	; 0xffffffec
   28dec:	ldr	r1, [fp, #-8]
   28df0:	ldr	r2, [r1, #32]
   28df4:	sub	r0, r2, r0
   28df8:	str	r0, [r1, #32]
   28dfc:	movw	r0, #0
   28e00:	str	r0, [fp, #-24]	; 0xffffffe8
   28e04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28e08:	ldr	r1, [fp, #-8]
   28e0c:	ldr	r1, [r1, #28]
   28e10:	cmp	r0, r1
   28e14:	bge	28e4c <ftello64@plt+0x17584>
   28e18:	ldr	r0, [fp, #-8]
   28e1c:	ldr	r0, [r0, #12]
   28e20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   28e24:	ldr	r2, [fp, #-20]	; 0xffffffec
   28e28:	add	r3, r1, r2
   28e2c:	ldr	r3, [r0, r3, lsl #2]
   28e30:	sub	r2, r3, r2
   28e34:	add	r0, r0, r1, lsl #2
   28e38:	str	r2, [r0]
   28e3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28e40:	add	r0, r0, #1
   28e44:	str	r0, [fp, #-24]	; 0xffffffe8
   28e48:	b	28e04 <ftello64@plt+0x1753c>
   28e4c:	b	29010 <ftello64@plt+0x17748>
   28e50:	ldr	r0, [fp, #-8]
   28e54:	ldr	r0, [r0, #44]	; 0x2c
   28e58:	ldr	r1, [fp, #-12]
   28e5c:	sub	r0, r0, r1
   28e60:	ldr	r1, [fp, #-20]	; 0xffffffec
   28e64:	add	r0, r0, r1
   28e68:	ldr	r1, [fp, #-8]
   28e6c:	str	r0, [r1, #48]	; 0x30
   28e70:	ldr	r0, [fp, #-8]
   28e74:	ldr	r0, [r0, #52]	; 0x34
   28e78:	ldr	r1, [fp, #-12]
   28e7c:	sub	r0, r0, r1
   28e80:	ldr	r1, [fp, #-20]	; 0xffffffec
   28e84:	add	r0, r0, r1
   28e88:	ldr	r1, [fp, #-8]
   28e8c:	str	r0, [r1, #56]	; 0x38
   28e90:	ldr	r0, [fp, #-8]
   28e94:	movw	r1, #0
   28e98:	strb	r1, [r0, #76]	; 0x4c
   28e9c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28ea0:	cmp	r0, #0
   28ea4:	movw	r0, #0
   28ea8:	str	r0, [sp, #24]
   28eac:	ble	28edc <ftello64@plt+0x17614>
   28eb0:	ldr	r0, [fp, #-8]
   28eb4:	ldr	r0, [r0, #12]
   28eb8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28ebc:	sub	r1, r1, #1
   28ec0:	add	r0, r0, r1, lsl #2
   28ec4:	ldr	r0, [r0]
   28ec8:	ldr	r1, [fp, #-20]	; 0xffffffec
   28ecc:	cmp	r0, r1
   28ed0:	movw	r0, #0
   28ed4:	moveq	r0, #1
   28ed8:	str	r0, [sp, #24]
   28edc:	ldr	r0, [sp, #24]
   28ee0:	tst	r0, #1
   28ee4:	beq	28efc <ftello64@plt+0x17634>
   28ee8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28eec:	mvn	r1, #0
   28ef0:	add	r0, r0, r1
   28ef4:	str	r0, [fp, #-32]	; 0xffffffe0
   28ef8:	b	28e9c <ftello64@plt+0x175d4>
   28efc:	b	28f00 <ftello64@plt+0x17638>
   28f00:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28f04:	ldr	r1, [fp, #-8]
   28f08:	ldr	r1, [r1, #28]
   28f0c:	cmp	r0, r1
   28f10:	bge	28f44 <ftello64@plt+0x1767c>
   28f14:	ldr	r0, [fp, #-8]
   28f18:	ldr	r0, [r0, #8]
   28f1c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28f20:	add	r0, r0, r1, lsl #2
   28f24:	ldr	r0, [r0]
   28f28:	cmn	r0, #1
   28f2c:	beq	28f34 <ftello64@plt+0x1766c>
   28f30:	b	28f44 <ftello64@plt+0x1767c>
   28f34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28f38:	add	r0, r0, #1
   28f3c:	str	r0, [fp, #-32]	; 0xffffffe0
   28f40:	b	28f00 <ftello64@plt+0x17638>
   28f44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   28f48:	ldr	r1, [fp, #-8]
   28f4c:	ldr	r1, [r1, #28]
   28f50:	cmp	r0, r1
   28f54:	bne	28f68 <ftello64@plt+0x176a0>
   28f58:	ldr	r0, [fp, #-8]
   28f5c:	movw	r1, #0
   28f60:	str	r1, [r0, #28]
   28f64:	b	29000 <ftello64@plt+0x17738>
   28f68:	ldr	r0, [fp, #-8]
   28f6c:	ldr	r0, [r0, #12]
   28f70:	ldr	r1, [fp, #-32]	; 0xffffffe0
   28f74:	add	r0, r0, r1, lsl #2
   28f78:	ldr	r0, [r0]
   28f7c:	ldr	r1, [fp, #-20]	; 0xffffffec
   28f80:	sub	r0, r0, r1
   28f84:	ldr	r1, [fp, #-8]
   28f88:	str	r0, [r1, #28]
   28f8c:	ldr	r0, [fp, #-8]
   28f90:	ldr	r0, [r0, #28]
   28f94:	cmp	r0, #0
   28f98:	beq	28ffc <ftello64@plt+0x17734>
   28f9c:	movw	r0, #0
   28fa0:	str	r0, [fp, #-24]	; 0xffffffe8
   28fa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28fa8:	ldr	r1, [fp, #-8]
   28fac:	ldr	r1, [r1, #28]
   28fb0:	cmp	r0, r1
   28fb4:	bge	28fe0 <ftello64@plt+0x17718>
   28fb8:	ldr	r0, [fp, #-8]
   28fbc:	ldr	r0, [r0, #8]
   28fc0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   28fc4:	add	r0, r0, r1, lsl #2
   28fc8:	mvn	r1, #0
   28fcc:	str	r1, [r0]
   28fd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28fd4:	add	r0, r0, #1
   28fd8:	str	r0, [fp, #-24]	; 0xffffffe8
   28fdc:	b	28fa4 <ftello64@plt+0x176dc>
   28fe0:	ldr	r0, [fp, #-8]
   28fe4:	ldr	r0, [r0, #4]
   28fe8:	ldr	r1, [fp, #-8]
   28fec:	ldr	r2, [r1, #28]
   28ff0:	movw	r1, #255	; 0xff
   28ff4:	and	r1, r1, #255	; 0xff
   28ff8:	bl	11790 <memset@plt>
   28ffc:	b	29000 <ftello64@plt+0x17738>
   29000:	ldr	r0, [fp, #-8]
   29004:	ldr	r0, [r0, #28]
   29008:	ldr	r1, [fp, #-8]
   2900c:	str	r0, [r1, #32]
   29010:	b	290e4 <ftello64@plt+0x1781c>
   29014:	ldr	r0, [fp, #-8]
   29018:	ldr	r1, [fp, #-20]	; 0xffffffec
   2901c:	sub	r1, r1, #1
   29020:	ldr	r2, [fp, #-16]
   29024:	bl	2a5c4 <ftello64@plt+0x18cfc>
   29028:	ldr	r1, [fp, #-8]
   2902c:	str	r0, [r1, #60]	; 0x3c
   29030:	ldr	r0, [fp, #-8]
   29034:	ldr	r0, [r0, #80]	; 0x50
   29038:	cmp	r0, #1
   2903c:	ble	29068 <ftello64@plt+0x177a0>
   29040:	ldr	r0, [fp, #-8]
   29044:	ldr	r1, [r0, #8]
   29048:	ldr	r0, [r0, #28]
   2904c:	ldr	r2, [fp, #-20]	; 0xffffffec
   29050:	add	r3, r1, r2, lsl #2
   29054:	sub	r0, r0, r2
   29058:	lsl	r2, r0, #2
   2905c:	mov	r0, r1
   29060:	mov	r1, r3
   29064:	bl	11574 <memmove@plt>
   29068:	ldr	r0, [fp, #-8]
   2906c:	ldrb	r0, [r0, #75]	; 0x4b
   29070:	cmp	r0, #0
   29074:	beq	290a4 <ftello64@plt+0x177dc>
   29078:	ldr	r0, [fp, #-8]
   2907c:	ldr	r0, [r0, #4]
   29080:	ldr	r1, [fp, #-8]
   29084:	ldr	r1, [r1, #4]
   29088:	ldr	r2, [fp, #-20]	; 0xffffffec
   2908c:	add	r1, r1, r2
   29090:	ldr	r2, [fp, #-8]
   29094:	ldr	r2, [r2, #28]
   29098:	ldr	r3, [fp, #-20]	; 0xffffffec
   2909c:	sub	r2, r2, r3
   290a0:	bl	11574 <memmove@plt>
   290a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   290a8:	ldr	r1, [fp, #-8]
   290ac:	ldr	r2, [r1, #28]
   290b0:	sub	r0, r2, r0
   290b4:	str	r0, [r1, #28]
   290b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   290bc:	ldr	r1, [fp, #-8]
   290c0:	ldr	r2, [r1, #32]
   290c4:	sub	r0, r2, r0
   290c8:	str	r0, [r1, #32]
   290cc:	ldr	r0, [fp, #-8]
   290d0:	ldr	r0, [r0, #28]
   290d4:	cmp	r0, #0
   290d8:	ble	290e0 <ftello64@plt+0x17818>
   290dc:	b	290e0 <ftello64@plt+0x17818>
   290e0:	b	290e4 <ftello64@plt+0x1781c>
   290e4:	b	295d8 <ftello64@plt+0x17d10>
   290e8:	ldr	r0, [fp, #-8]
   290ec:	ldr	r0, [r0, #28]
   290f0:	str	r0, [fp, #-36]	; 0xffffffdc
   290f4:	ldr	r0, [fp, #-8]
   290f8:	ldrb	r0, [r0, #76]	; 0x4c
   290fc:	cmp	r0, #0
   29100:	beq	29150 <ftello64@plt+0x17888>
   29104:	ldr	r0, [fp, #-8]
   29108:	ldr	r0, [r0, #44]	; 0x2c
   2910c:	ldr	r1, [fp, #-12]
   29110:	sub	r0, r0, r1
   29114:	ldr	r1, [fp, #-20]	; 0xffffffec
   29118:	add	r0, r0, r1
   2911c:	ldr	r1, [fp, #-8]
   29120:	str	r0, [r1, #48]	; 0x30
   29124:	ldr	r0, [fp, #-8]
   29128:	ldr	r0, [r0, #52]	; 0x34
   2912c:	ldr	r1, [fp, #-12]
   29130:	sub	r0, r0, r1
   29134:	ldr	r1, [fp, #-20]	; 0xffffffec
   29138:	add	r0, r0, r1
   2913c:	ldr	r1, [fp, #-8]
   29140:	str	r0, [r1, #56]	; 0x38
   29144:	ldr	r0, [fp, #-8]
   29148:	movw	r1, #0
   2914c:	strb	r1, [r0, #76]	; 0x4c
   29150:	ldr	r0, [fp, #-8]
   29154:	movw	r1, #0
   29158:	str	r1, [r0, #28]
   2915c:	ldr	r0, [fp, #-8]
   29160:	ldr	r0, [r0, #80]	; 0x50
   29164:	cmp	r0, #1
   29168:	ble	29508 <ftello64@plt+0x17c40>
   2916c:	mvn	r0, #0
   29170:	str	r0, [fp, #-44]	; 0xffffffd4
   29174:	ldr	r0, [fp, #-8]
   29178:	ldrsb	r0, [r0, #73]	; 0x49
   2917c:	cmp	r0, #0
   29180:	beq	29394 <ftello64@plt+0x17acc>
   29184:	ldr	r0, [fp, #-8]
   29188:	ldr	r0, [r0]
   2918c:	ldr	r1, [fp, #-8]
   29190:	ldr	r1, [r1, #24]
   29194:	add	r0, r0, r1
   29198:	str	r0, [fp, #-48]	; 0xffffffd0
   2919c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   291a0:	ldr	r1, [fp, #-20]	; 0xffffffec
   291a4:	ldr	r2, [fp, #-8]
   291a8:	ldr	r2, [r2, #80]	; 0x50
   291ac:	sub	r1, r1, r2
   291b0:	add	r0, r0, r1
   291b4:	str	r0, [fp, #-56]	; 0xffffffc8
   291b8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   291bc:	ldr	r1, [fp, #-8]
   291c0:	ldr	r1, [r1]
   291c4:	cmp	r0, r1
   291c8:	bcs	291d8 <ftello64@plt+0x17910>
   291cc:	ldr	r0, [fp, #-8]
   291d0:	ldr	r0, [r0]
   291d4:	str	r0, [fp, #-56]	; 0xffffffc8
   291d8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   291dc:	ldr	r1, [fp, #-20]	; 0xffffffec
   291e0:	add	r0, r0, r1
   291e4:	mvn	r1, #0
   291e8:	add	r0, r0, r1
   291ec:	str	r0, [fp, #-52]	; 0xffffffcc
   291f0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   291f4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   291f8:	cmp	r0, r1
   291fc:	bcc	29390 <ftello64@plt+0x17ac8>
   29200:	ldr	r0, [fp, #-52]	; 0xffffffcc
   29204:	ldrb	r0, [r0]
   29208:	and	r0, r0, #192	; 0xc0
   2920c:	cmp	r0, #128	; 0x80
   29210:	beq	29378 <ftello64@plt+0x17ab0>
   29214:	ldr	r0, [fp, #-48]	; 0xffffffd0
   29218:	ldr	r1, [fp, #-8]
   2921c:	ldr	r1, [r1, #48]	; 0x30
   29220:	add	r0, r0, r1
   29224:	ldr	r1, [fp, #-52]	; 0xffffffcc
   29228:	sub	r0, r0, r1
   2922c:	str	r0, [sp, #56]	; 0x38
   29230:	ldr	r0, [fp, #-52]	; 0xffffffcc
   29234:	str	r0, [sp, #40]	; 0x28
   29238:	ldr	r0, [fp, #-8]
   2923c:	ldr	r0, [r0, #64]	; 0x40
   29240:	movw	r1, #0
   29244:	cmp	r0, r1
   29248:	beq	292cc <ftello64@plt+0x17a04>
   2924c:	ldr	r0, [sp, #56]	; 0x38
   29250:	cmp	r0, #6
   29254:	bge	29264 <ftello64@plt+0x1799c>
   29258:	ldr	r0, [sp, #56]	; 0x38
   2925c:	str	r0, [sp, #20]
   29260:	b	29270 <ftello64@plt+0x179a8>
   29264:	movw	r0, #6
   29268:	str	r0, [sp, #20]
   2926c:	b	29270 <ftello64@plt+0x179a8>
   29270:	ldr	r0, [sp, #20]
   29274:	str	r0, [sp, #36]	; 0x24
   29278:	ldr	r0, [sp, #36]	; 0x24
   2927c:	mvn	r1, #0
   29280:	add	r0, r0, r1
   29284:	str	r0, [sp, #36]	; 0x24
   29288:	cmp	r0, #0
   2928c:	blt	292c4 <ftello64@plt+0x179fc>
   29290:	ldr	r0, [fp, #-8]
   29294:	ldr	r0, [r0, #64]	; 0x40
   29298:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2929c:	ldr	r2, [sp, #36]	; 0x24
   292a0:	add	r1, r1, r2
   292a4:	ldrb	r1, [r1]
   292a8:	add	r0, r0, r1
   292ac:	ldrb	r0, [r0]
   292b0:	ldr	r1, [sp, #36]	; 0x24
   292b4:	add	r2, sp, #50	; 0x32
   292b8:	add	r1, r2, r1
   292bc:	strb	r0, [r1]
   292c0:	b	29278 <ftello64@plt+0x179b0>
   292c4:	add	r0, sp, #50	; 0x32
   292c8:	str	r0, [sp, #40]	; 0x28
   292cc:	add	r0, sp, #64	; 0x40
   292d0:	mov	r1, r0
   292d4:	str	r0, [sp, #16]
   292d8:	mov	r0, r1
   292dc:	movw	r1, #0
   292e0:	and	r1, r1, #255	; 0xff
   292e4:	movw	r2, #8
   292e8:	bl	11790 <memset@plt>
   292ec:	ldr	r1, [sp, #40]	; 0x28
   292f0:	ldr	r2, [sp, #56]	; 0x38
   292f4:	add	r0, sp, #60	; 0x3c
   292f8:	ldr	r3, [sp, #16]
   292fc:	bl	3a2b0 <ftello64@plt+0x289e8>
   29300:	str	r0, [sp, #44]	; 0x2c
   29304:	ldr	r0, [fp, #-48]	; 0xffffffd0
   29308:	ldr	r1, [fp, #-20]	; 0xffffffec
   2930c:	add	r0, r0, r1
   29310:	ldr	r1, [fp, #-52]	; 0xffffffcc
   29314:	sub	r0, r0, r1
   29318:	ldr	r1, [sp, #44]	; 0x2c
   2931c:	cmp	r0, r1
   29320:	bhi	29374 <ftello64@plt+0x17aac>
   29324:	ldr	r0, [sp, #44]	; 0x2c
   29328:	cmn	r0, #2
   2932c:	bcs	29374 <ftello64@plt+0x17aac>
   29330:	ldr	r0, [fp, #-8]
   29334:	add	r0, r0, #16
   29338:	movw	r1, #0
   2933c:	and	r1, r1, #255	; 0xff
   29340:	movw	r2, #8
   29344:	bl	11790 <memset@plt>
   29348:	ldr	r0, [sp, #44]	; 0x2c
   2934c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   29350:	ldr	r2, [fp, #-20]	; 0xffffffec
   29354:	add	r1, r1, r2
   29358:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2935c:	sub	r1, r1, r2
   29360:	sub	r0, r0, r1
   29364:	ldr	r1, [fp, #-8]
   29368:	str	r0, [r1, #28]
   2936c:	ldr	r0, [sp, #60]	; 0x3c
   29370:	str	r0, [fp, #-44]	; 0xffffffd4
   29374:	b	29390 <ftello64@plt+0x17ac8>
   29378:	b	2937c <ftello64@plt+0x17ab4>
   2937c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   29380:	mvn	r1, #0
   29384:	add	r0, r0, r1
   29388:	str	r0, [fp, #-52]	; 0xffffffcc
   2938c:	b	291f0 <ftello64@plt+0x17928>
   29390:	b	29394 <ftello64@plt+0x17acc>
   29394:	ldr	r0, [fp, #-44]	; 0xffffffd4
   29398:	cmn	r0, #1
   2939c:	bne	293c0 <ftello64@plt+0x17af8>
   293a0:	ldr	r0, [fp, #-8]
   293a4:	ldr	r1, [fp, #-12]
   293a8:	sub	r2, fp, #44	; 0x2c
   293ac:	bl	2a7c4 <ftello64@plt+0x18efc>
   293b0:	ldr	r1, [fp, #-12]
   293b4:	sub	r0, r0, r1
   293b8:	ldr	r1, [fp, #-8]
   293bc:	str	r0, [r1, #28]
   293c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   293c4:	cmn	r0, #1
   293c8:	bne	293ec <ftello64@plt+0x17b24>
   293cc:	ldr	r0, [fp, #-8]
   293d0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   293d4:	sub	r1, r1, #1
   293d8:	ldr	r2, [fp, #-16]
   293dc:	bl	2a5c4 <ftello64@plt+0x18cfc>
   293e0:	ldr	r1, [fp, #-8]
   293e4:	str	r0, [r1, #60]	; 0x3c
   293e8:	b	29470 <ftello64@plt+0x17ba8>
   293ec:	ldr	r0, [fp, #-8]
   293f0:	ldrb	r0, [r0, #78]	; 0x4e
   293f4:	cmp	r0, #0
   293f8:	beq	29424 <ftello64@plt+0x17b5c>
   293fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   29400:	bl	1176c <iswalnum@plt>
   29404:	cmp	r0, #0
   29408:	bne	29418 <ftello64@plt+0x17b50>
   2940c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   29410:	cmp	r0, #95	; 0x5f
   29414:	bne	29424 <ftello64@plt+0x17b5c>
   29418:	movw	r0, #1
   2941c:	str	r0, [sp, #12]
   29420:	b	29464 <ftello64@plt+0x17b9c>
   29424:	ldr	r0, [fp, #-44]	; 0xffffffd4
   29428:	cmp	r0, #10
   2942c:	movw	r0, #0
   29430:	str	r0, [sp, #8]
   29434:	bne	29450 <ftello64@plt+0x17b88>
   29438:	ldr	r0, [fp, #-8]
   2943c:	ldrb	r0, [r0, #77]	; 0x4d
   29440:	cmp	r0, #0
   29444:	movw	r0, #0
   29448:	movne	r0, #1
   2944c:	str	r0, [sp, #8]
   29450:	ldr	r0, [sp, #8]
   29454:	tst	r0, #1
   29458:	movw	r0, #2
   2945c:	moveq	r0, #0
   29460:	str	r0, [sp, #12]
   29464:	ldr	r0, [sp, #12]
   29468:	ldr	r1, [fp, #-8]
   2946c:	str	r0, [r1, #60]	; 0x3c
   29470:	ldr	r0, [fp, #-8]
   29474:	ldr	r0, [r0, #28]
   29478:	cmp	r0, #0
   2947c:	beq	294f4 <ftello64@plt+0x17c2c>
   29480:	movw	r0, #0
   29484:	str	r0, [fp, #-40]	; 0xffffffd8
   29488:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2948c:	ldr	r1, [fp, #-8]
   29490:	ldr	r1, [r1, #28]
   29494:	cmp	r0, r1
   29498:	bge	294c4 <ftello64@plt+0x17bfc>
   2949c:	ldr	r0, [fp, #-8]
   294a0:	ldr	r0, [r0, #8]
   294a4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   294a8:	add	r0, r0, r1, lsl #2
   294ac:	mvn	r1, #0
   294b0:	str	r1, [r0]
   294b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   294b8:	add	r0, r0, #1
   294bc:	str	r0, [fp, #-40]	; 0xffffffd8
   294c0:	b	29488 <ftello64@plt+0x17bc0>
   294c4:	ldr	r0, [fp, #-8]
   294c8:	ldrsb	r0, [r0, #75]	; 0x4b
   294cc:	cmp	r0, #0
   294d0:	beq	294f0 <ftello64@plt+0x17c28>
   294d4:	ldr	r0, [fp, #-8]
   294d8:	ldr	r0, [r0, #4]
   294dc:	ldr	r1, [fp, #-8]
   294e0:	ldr	r2, [r1, #28]
   294e4:	movw	r1, #255	; 0xff
   294e8:	and	r1, r1, #255	; 0xff
   294ec:	bl	11790 <memset@plt>
   294f0:	b	294f4 <ftello64@plt+0x17c2c>
   294f4:	ldr	r0, [fp, #-8]
   294f8:	ldr	r0, [r0, #28]
   294fc:	ldr	r1, [fp, #-8]
   29500:	str	r0, [r1, #32]
   29504:	b	295d4 <ftello64@plt+0x17d0c>
   29508:	ldr	r0, [fp, #-8]
   2950c:	ldr	r0, [r0]
   29510:	ldr	r1, [fp, #-8]
   29514:	ldr	r1, [r1, #24]
   29518:	ldr	r2, [fp, #-20]	; 0xffffffec
   2951c:	add	r1, r1, r2
   29520:	sub	r1, r1, #1
   29524:	add	r0, r0, r1
   29528:	ldrb	r0, [r0]
   2952c:	str	r0, [sp, #32]
   29530:	ldr	r0, [fp, #-8]
   29534:	movw	r1, #0
   29538:	str	r1, [r0, #32]
   2953c:	ldr	r0, [fp, #-8]
   29540:	ldr	r0, [r0, #64]	; 0x40
   29544:	cmp	r0, r1
   29548:	beq	29564 <ftello64@plt+0x17c9c>
   2954c:	ldr	r0, [fp, #-8]
   29550:	ldr	r0, [r0, #64]	; 0x40
   29554:	ldr	r1, [sp, #32]
   29558:	add	r0, r0, r1
   2955c:	ldrb	r0, [r0]
   29560:	str	r0, [sp, #32]
   29564:	ldr	r0, [fp, #-8]
   29568:	ldr	r0, [r0, #68]	; 0x44
   2956c:	ldr	r1, [sp, #32]
   29570:	bl	2a934 <ftello64@plt+0x1906c>
   29574:	tst	r0, #1
   29578:	beq	29588 <ftello64@plt+0x17cc0>
   2957c:	movw	r0, #1
   29580:	str	r0, [sp, #4]
   29584:	b	295c8 <ftello64@plt+0x17d00>
   29588:	ldr	r0, [sp, #32]
   2958c:	cmp	r0, #10
   29590:	movw	r0, #0
   29594:	str	r0, [sp]
   29598:	bne	295b4 <ftello64@plt+0x17cec>
   2959c:	ldr	r0, [fp, #-8]
   295a0:	ldrb	r0, [r0, #77]	; 0x4d
   295a4:	cmp	r0, #0
   295a8:	movw	r0, #0
   295ac:	movne	r0, #1
   295b0:	str	r0, [sp]
   295b4:	ldr	r0, [sp]
   295b8:	tst	r0, #1
   295bc:	movw	r0, #2
   295c0:	moveq	r0, #0
   295c4:	str	r0, [sp, #4]
   295c8:	ldr	r0, [sp, #4]
   295cc:	ldr	r1, [fp, #-8]
   295d0:	str	r0, [r1, #60]	; 0x3c
   295d4:	b	295d8 <ftello64@plt+0x17d10>
   295d8:	ldr	r0, [fp, #-8]
   295dc:	ldrb	r0, [r0, #75]	; 0x4b
   295e0:	cmp	r0, #0
   295e4:	bne	295fc <ftello64@plt+0x17d34>
   295e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   295ec:	ldr	r1, [fp, #-8]
   295f0:	ldr	r2, [r1, #4]
   295f4:	add	r0, r2, r0
   295f8:	str	r0, [r1, #4]
   295fc:	b	29600 <ftello64@plt+0x17d38>
   29600:	ldr	r0, [fp, #-12]
   29604:	ldr	r1, [fp, #-8]
   29608:	str	r0, [r1, #24]
   2960c:	ldr	r0, [fp, #-20]	; 0xffffffec
   29610:	ldr	r1, [fp, #-8]
   29614:	ldr	r2, [r1, #48]	; 0x30
   29618:	sub	r0, r2, r0
   2961c:	str	r0, [r1, #48]	; 0x30
   29620:	ldr	r0, [fp, #-20]	; 0xffffffec
   29624:	ldr	r1, [fp, #-8]
   29628:	ldr	r2, [r1, #56]	; 0x38
   2962c:	sub	r0, r2, r0
   29630:	str	r0, [r1, #56]	; 0x38
   29634:	ldr	r0, [fp, #-8]
   29638:	ldr	r0, [r0, #80]	; 0x50
   2963c:	cmp	r0, #1
   29640:	ble	29688 <ftello64@plt+0x17dc0>
   29644:	ldr	r0, [fp, #-8]
   29648:	ldrsb	r0, [r0, #72]	; 0x48
   2964c:	cmp	r0, #0
   29650:	beq	2967c <ftello64@plt+0x17db4>
   29654:	ldr	r0, [fp, #-8]
   29658:	bl	1ee68 <ftello64@plt+0xd5a0>
   2965c:	str	r0, [sp, #28]
   29660:	ldr	r0, [sp, #28]
   29664:	cmp	r0, #0
   29668:	beq	29678 <ftello64@plt+0x17db0>
   2966c:	ldr	r0, [sp, #28]
   29670:	str	r0, [fp, #-4]
   29674:	b	296fc <ftello64@plt+0x17e34>
   29678:	b	29684 <ftello64@plt+0x17dbc>
   2967c:	ldr	r0, [fp, #-8]
   29680:	bl	1fa14 <ftello64@plt+0xe14c>
   29684:	b	296ec <ftello64@plt+0x17e24>
   29688:	ldr	r0, [fp, #-8]
   2968c:	ldrb	r0, [r0, #75]	; 0x4b
   29690:	cmp	r0, #0
   29694:	beq	296d8 <ftello64@plt+0x17e10>
   29698:	ldr	r0, [fp, #-8]
   2969c:	ldrsb	r0, [r0, #72]	; 0x48
   296a0:	cmp	r0, #0
   296a4:	beq	296b4 <ftello64@plt+0x17dec>
   296a8:	ldr	r0, [fp, #-8]
   296ac:	bl	1f910 <ftello64@plt+0xe048>
   296b0:	b	296d4 <ftello64@plt+0x17e0c>
   296b4:	ldr	r0, [fp, #-8]
   296b8:	ldr	r0, [r0, #64]	; 0x40
   296bc:	movw	r1, #0
   296c0:	cmp	r0, r1
   296c4:	beq	296d0 <ftello64@plt+0x17e08>
   296c8:	ldr	r0, [fp, #-8]
   296cc:	bl	1fd54 <ftello64@plt+0xe48c>
   296d0:	b	296d4 <ftello64@plt+0x17e0c>
   296d4:	b	296e8 <ftello64@plt+0x17e20>
   296d8:	ldr	r0, [fp, #-8]
   296dc:	ldr	r0, [r0, #48]	; 0x30
   296e0:	ldr	r1, [fp, #-8]
   296e4:	str	r0, [r1, #28]
   296e8:	b	296ec <ftello64@plt+0x17e24>
   296ec:	ldr	r0, [fp, #-8]
   296f0:	movw	r1, #0
   296f4:	str	r1, [r0, #40]	; 0x28
   296f8:	str	r1, [fp, #-4]
   296fc:	ldr	r0, [fp, #-4]
   29700:	mov	sp, fp
   29704:	pop	{fp, pc}
   29708:	push	{fp, lr}
   2970c:	mov	fp, sp
   29710:	sub	sp, sp, #80	; 0x50
   29714:	str	r0, [fp, #-32]	; 0xffffffe0
   29718:	and	r0, r1, #1
   2971c:	strb	r0, [fp, #-33]	; 0xffffffdf
   29720:	str	r2, [sp, #40]	; 0x28
   29724:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29728:	ldr	r0, [r0, #84]	; 0x54
   2972c:	str	r0, [sp, #36]	; 0x24
   29730:	mov	r0, #0
   29734:	str	r0, [sp, #28]
   29738:	mvn	r1, #0
   2973c:	str	r1, [sp, #24]
   29740:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29744:	ldr	r1, [r1, #40]	; 0x28
   29748:	str	r1, [sp, #20]
   2974c:	ldr	r1, [sp, #40]	; 0x28
   29750:	cmp	r1, #0
   29754:	movwne	r1, #1
   29758:	strb	r1, [sp, #15]
   2975c:	ldr	r1, [sp, #20]
   29760:	str	r1, [sp, #8]
   29764:	str	r0, [sp, #32]
   29768:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2976c:	ldr	r1, [sp, #20]
   29770:	add	r2, sp, #32
   29774:	str	r2, [fp, #-8]
   29778:	str	r0, [fp, #-12]
   2977c:	str	r1, [fp, #-16]
   29780:	ldr	r0, [fp, #-12]
   29784:	ldr	r0, [r0, #84]	; 0x54
   29788:	str	r0, [fp, #-20]	; 0xffffffec
   2978c:	ldr	r0, [fp, #-20]	; 0xffffffec
   29790:	ldr	r0, [r0, #36]	; 0x24
   29794:	ldrb	r0, [r0, #52]	; 0x34
   29798:	lsr	r0, r0, #7
   2979c:	and	r0, r0, #255	; 0xff
   297a0:	cmp	r0, #0
   297a4:	beq	29894 <ftello64@plt+0x17fcc>
   297a8:	ldr	r0, [fp, #-12]
   297ac:	ldr	r1, [fp, #-16]
   297b0:	sub	r1, r1, #1
   297b4:	ldr	r2, [fp, #-12]
   297b8:	ldr	r2, [r2, #88]	; 0x58
   297bc:	bl	2a5c4 <ftello64@plt+0x18cfc>
   297c0:	str	r0, [fp, #-24]	; 0xffffffe8
   297c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   297c8:	and	r0, r0, #1
   297cc:	cmp	r0, #0
   297d0:	beq	297e4 <ftello64@plt+0x17f1c>
   297d4:	ldr	r0, [fp, #-20]	; 0xffffffec
   297d8:	ldr	r0, [r0, #40]	; 0x28
   297dc:	str	r0, [fp, #-4]
   297e0:	b	298a0 <ftello64@plt+0x17fd8>
   297e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   297e8:	cmp	r0, #0
   297ec:	bne	29800 <ftello64@plt+0x17f38>
   297f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   297f4:	ldr	r0, [r0, #36]	; 0x24
   297f8:	str	r0, [fp, #-4]
   297fc:	b	298a0 <ftello64@plt+0x17fd8>
   29800:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29804:	and	r0, r0, #4
   29808:	cmp	r0, #0
   2980c:	beq	29830 <ftello64@plt+0x17f68>
   29810:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29814:	and	r0, r0, #2
   29818:	cmp	r0, #0
   2981c:	beq	29830 <ftello64@plt+0x17f68>
   29820:	ldr	r0, [fp, #-20]	; 0xffffffec
   29824:	ldr	r0, [r0, #48]	; 0x30
   29828:	str	r0, [fp, #-4]
   2982c:	b	298a0 <ftello64@plt+0x17fd8>
   29830:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29834:	and	r0, r0, #2
   29838:	cmp	r0, #0
   2983c:	beq	29850 <ftello64@plt+0x17f88>
   29840:	ldr	r0, [fp, #-20]	; 0xffffffec
   29844:	ldr	r0, [r0, #44]	; 0x2c
   29848:	str	r0, [fp, #-4]
   2984c:	b	298a0 <ftello64@plt+0x17fd8>
   29850:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29854:	and	r0, r0, #4
   29858:	cmp	r0, #0
   2985c:	beq	29884 <ftello64@plt+0x17fbc>
   29860:	ldr	r0, [fp, #-8]
   29864:	ldr	r1, [fp, #-20]	; 0xffffffec
   29868:	ldr	r2, [fp, #-20]	; 0xffffffec
   2986c:	ldr	r2, [r2, #36]	; 0x24
   29870:	ldr	r2, [r2, #40]	; 0x28
   29874:	ldr	r3, [fp, #-24]	; 0xffffffe8
   29878:	bl	27d88 <ftello64@plt+0x164c0>
   2987c:	str	r0, [fp, #-4]
   29880:	b	298a0 <ftello64@plt+0x17fd8>
   29884:	ldr	r0, [fp, #-20]	; 0xffffffec
   29888:	ldr	r0, [r0, #36]	; 0x24
   2988c:	str	r0, [fp, #-4]
   29890:	b	298a0 <ftello64@plt+0x17fd8>
   29894:	ldr	r0, [fp, #-20]	; 0xffffffec
   29898:	ldr	r0, [r0, #36]	; 0x24
   2989c:	str	r0, [fp, #-4]
   298a0:	ldr	r0, [fp, #-4]
   298a4:	str	r0, [sp, #16]
   298a8:	ldr	r0, [sp, #16]
   298ac:	movw	r1, #0
   298b0:	cmp	r0, r1
   298b4:	bne	298d4 <ftello64@plt+0x1800c>
   298b8:	ldr	r0, [sp, #32]
   298bc:	cmp	r0, #12
   298c0:	bne	298c8 <ftello64@plt+0x18000>
   298c4:	b	298c8 <ftello64@plt+0x18000>
   298c8:	mvn	r0, #1
   298cc:	str	r0, [fp, #-28]	; 0xffffffe4
   298d0:	b	29c88 <ftello64@plt+0x183c0>
   298d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   298d8:	ldr	r0, [r0, #100]	; 0x64
   298dc:	movw	r1, #0
   298e0:	cmp	r0, r1
   298e4:	beq	29998 <ftello64@plt+0x180d0>
   298e8:	ldr	r0, [sp, #16]
   298ec:	ldr	r1, [fp, #-32]	; 0xffffffe0
   298f0:	ldr	r1, [r1, #100]	; 0x64
   298f4:	ldr	r2, [sp, #20]
   298f8:	add	r1, r1, r2, lsl #2
   298fc:	str	r0, [r1]
   29900:	ldr	r0, [sp, #36]	; 0x24
   29904:	ldr	r0, [r0, #76]	; 0x4c
   29908:	cmp	r0, #0
   2990c:	beq	29994 <ftello64@plt+0x180cc>
   29910:	movw	r0, #0
   29914:	strb	r0, [sp, #15]
   29918:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2991c:	ldr	r1, [sp, #16]
   29920:	add	r1, r1, #4
   29924:	movw	r2, #0
   29928:	bl	2a980 <ftello64@plt+0x190b8>
   2992c:	str	r0, [sp, #32]
   29930:	ldr	r0, [sp, #32]
   29934:	cmp	r0, #0
   29938:	beq	29948 <ftello64@plt+0x18080>
   2993c:	ldr	r0, [sp, #32]
   29940:	str	r0, [fp, #-28]	; 0xffffffe4
   29944:	b	29c88 <ftello64@plt+0x183c0>
   29948:	ldr	r0, [sp, #16]
   2994c:	ldrb	r0, [r0, #52]	; 0x34
   29950:	ubfx	r0, r0, #6, #1
   29954:	and	r0, r0, #255	; 0xff
   29958:	cmp	r0, #0
   2995c:	beq	29990 <ftello64@plt+0x180c8>
   29960:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29964:	ldr	r1, [sp, #16]
   29968:	add	r1, r1, #4
   2996c:	bl	2aa94 <ftello64@plt+0x191cc>
   29970:	str	r0, [sp, #32]
   29974:	ldr	r0, [sp, #32]
   29978:	cmp	r0, #0
   2997c:	beq	2998c <ftello64@plt+0x180c4>
   29980:	ldr	r0, [sp, #32]
   29984:	str	r0, [fp, #-28]	; 0xffffffe4
   29988:	b	29c88 <ftello64@plt+0x183c0>
   2998c:	b	29990 <ftello64@plt+0x180c8>
   29990:	b	29994 <ftello64@plt+0x180cc>
   29994:	b	29998 <ftello64@plt+0x180d0>
   29998:	ldr	r0, [sp, #16]
   2999c:	ldrb	r0, [r0, #52]	; 0x34
   299a0:	ubfx	r0, r0, #4, #1
   299a4:	and	r0, r0, #255	; 0xff
   299a8:	cmp	r0, #0
   299ac:	beq	29a10 <ftello64@plt+0x18148>
   299b0:	ldr	r0, [sp, #16]
   299b4:	ldrb	r0, [r0, #52]	; 0x34
   299b8:	lsr	r0, r0, #7
   299bc:	and	r0, r0, #255	; 0xff
   299c0:	cmp	r0, #0
   299c4:	beq	299e0 <ftello64@plt+0x18118>
   299c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   299cc:	ldr	r1, [sp, #16]
   299d0:	ldr	r2, [sp, #20]
   299d4:	bl	29c94 <ftello64@plt+0x183cc>
   299d8:	cmp	r0, #0
   299dc:	beq	29a0c <ftello64@plt+0x18144>
   299e0:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   299e4:	tst	r0, #1
   299e8:	bne	299f8 <ftello64@plt+0x18130>
   299ec:	ldr	r0, [sp, #20]
   299f0:	str	r0, [fp, #-28]	; 0xffffffe4
   299f4:	b	29c88 <ftello64@plt+0x183c0>
   299f8:	ldr	r0, [sp, #20]
   299fc:	str	r0, [sp, #24]
   29a00:	movw	r0, #1
   29a04:	str	r0, [sp, #28]
   29a08:	b	29a0c <ftello64@plt+0x18144>
   29a0c:	b	29a10 <ftello64@plt+0x18148>
   29a10:	b	29a14 <ftello64@plt+0x1814c>
   29a14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29a18:	ldr	r0, [r0, #56]	; 0x38
   29a1c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29a20:	ldr	r1, [r1, #40]	; 0x28
   29a24:	cmp	r0, r1
   29a28:	movw	r0, #0
   29a2c:	movle	r0, #1
   29a30:	mvn	r1, #0
   29a34:	eor	r0, r0, r1
   29a38:	tst	r0, #1
   29a3c:	beq	29c5c <ftello64@plt+0x18394>
   29a40:	ldr	r0, [sp, #16]
   29a44:	str	r0, [sp, #4]
   29a48:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29a4c:	ldr	r0, [r0, #40]	; 0x28
   29a50:	add	r0, r0, #1
   29a54:	str	r0, [sp]
   29a58:	ldr	r0, [sp]
   29a5c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29a60:	ldr	r1, [r1, #36]	; 0x24
   29a64:	cmp	r0, r1
   29a68:	blt	29a84 <ftello64@plt+0x181bc>
   29a6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29a70:	ldr	r0, [r0, #36]	; 0x24
   29a74:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29a78:	ldr	r1, [r1, #48]	; 0x30
   29a7c:	cmp	r0, r1
   29a80:	blt	29ab0 <ftello64@plt+0x181e8>
   29a84:	ldr	r0, [sp]
   29a88:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29a8c:	ldr	r1, [r1, #28]
   29a90:	cmp	r0, r1
   29a94:	blt	29af0 <ftello64@plt+0x18228>
   29a98:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29a9c:	ldr	r0, [r0, #28]
   29aa0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29aa4:	ldr	r1, [r1, #48]	; 0x30
   29aa8:	cmp	r0, r1
   29aac:	bge	29af0 <ftello64@plt+0x18228>
   29ab0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29ab4:	ldr	r1, [sp]
   29ab8:	add	r1, r1, #1
   29abc:	bl	2afd0 <ftello64@plt+0x19708>
   29ac0:	str	r0, [sp, #32]
   29ac4:	ldr	r0, [sp, #32]
   29ac8:	cmp	r0, #0
   29acc:	beq	29aec <ftello64@plt+0x18224>
   29ad0:	ldr	r0, [sp, #32]
   29ad4:	cmp	r0, #12
   29ad8:	bne	29ae0 <ftello64@plt+0x18218>
   29adc:	b	29ae0 <ftello64@plt+0x18218>
   29ae0:	mvn	r0, #1
   29ae4:	str	r0, [fp, #-28]	; 0xffffffe4
   29ae8:	b	29c88 <ftello64@plt+0x183c0>
   29aec:	b	29af0 <ftello64@plt+0x18228>
   29af0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29af4:	ldr	r2, [sp, #16]
   29af8:	add	r0, sp, #32
   29afc:	bl	2b1e8 <ftello64@plt+0x19920>
   29b00:	str	r0, [sp, #16]
   29b04:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29b08:	ldr	r0, [r0, #100]	; 0x64
   29b0c:	movw	r1, #0
   29b10:	cmp	r0, r1
   29b14:	beq	29b2c <ftello64@plt+0x18264>
   29b18:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29b1c:	ldr	r2, [sp, #16]
   29b20:	add	r0, sp, #32
   29b24:	bl	2b36c <ftello64@plt+0x19aa4>
   29b28:	str	r0, [sp, #16]
   29b2c:	ldr	r0, [sp, #16]
   29b30:	movw	r1, #0
   29b34:	cmp	r0, r1
   29b38:	bne	29ba4 <ftello64@plt+0x182dc>
   29b3c:	ldr	r0, [sp, #32]
   29b40:	cmp	r0, #0
   29b44:	beq	29b54 <ftello64@plt+0x1828c>
   29b48:	mvn	r0, #1
   29b4c:	str	r0, [fp, #-28]	; 0xffffffe4
   29b50:	b	29c88 <ftello64@plt+0x183c0>
   29b54:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29b58:	ldr	r0, [r0, #100]	; 0x64
   29b5c:	movw	r1, #0
   29b60:	cmp	r0, r1
   29b64:	beq	29b9c <ftello64@plt+0x182d4>
   29b68:	ldr	r0, [sp, #28]
   29b6c:	cmp	r0, #0
   29b70:	beq	29b80 <ftello64@plt+0x182b8>
   29b74:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   29b78:	tst	r0, #1
   29b7c:	beq	29b9c <ftello64@plt+0x182d4>
   29b80:	ldr	r1, [fp, #-32]	; 0xffffffe0
   29b84:	add	r0, sp, #32
   29b88:	bl	2b5e8 <ftello64@plt+0x19d20>
   29b8c:	str	r0, [sp, #16]
   29b90:	movw	r1, #0
   29b94:	cmp	r0, r1
   29b98:	bne	29ba0 <ftello64@plt+0x182d8>
   29b9c:	b	29c5c <ftello64@plt+0x18394>
   29ba0:	b	29ba4 <ftello64@plt+0x182dc>
   29ba4:	ldrb	r0, [sp, #15]
   29ba8:	tst	r0, #1
   29bac:	beq	29bd8 <ftello64@plt+0x18310>
   29bb0:	ldr	r0, [sp, #4]
   29bb4:	ldr	r1, [sp, #16]
   29bb8:	cmp	r0, r1
   29bbc:	bne	29bcc <ftello64@plt+0x18304>
   29bc0:	ldr	r0, [sp]
   29bc4:	str	r0, [sp, #8]
   29bc8:	b	29bd4 <ftello64@plt+0x1830c>
   29bcc:	movw	r0, #0
   29bd0:	strb	r0, [sp, #15]
   29bd4:	b	29bd8 <ftello64@plt+0x18310>
   29bd8:	ldr	r0, [sp, #16]
   29bdc:	ldrb	r0, [r0, #52]	; 0x34
   29be0:	ubfx	r0, r0, #4, #1
   29be4:	and	r0, r0, #255	; 0xff
   29be8:	cmp	r0, #0
   29bec:	beq	29c58 <ftello64@plt+0x18390>
   29bf0:	ldr	r0, [sp, #16]
   29bf4:	ldrb	r0, [r0, #52]	; 0x34
   29bf8:	lsr	r0, r0, #7
   29bfc:	and	r0, r0, #255	; 0xff
   29c00:	cmp	r0, #0
   29c04:	beq	29c24 <ftello64@plt+0x1835c>
   29c08:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29c0c:	ldr	r1, [sp, #16]
   29c10:	ldr	r2, [fp, #-32]	; 0xffffffe0
   29c14:	ldr	r2, [r2, #40]	; 0x28
   29c18:	bl	29c94 <ftello64@plt+0x183cc>
   29c1c:	cmp	r0, #0
   29c20:	beq	29c54 <ftello64@plt+0x1838c>
   29c24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29c28:	ldr	r0, [r0, #40]	; 0x28
   29c2c:	str	r0, [sp, #24]
   29c30:	movw	r0, #1
   29c34:	str	r0, [sp, #28]
   29c38:	movw	r0, #0
   29c3c:	str	r0, [sp, #40]	; 0x28
   29c40:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   29c44:	tst	r0, #1
   29c48:	bne	29c50 <ftello64@plt+0x18388>
   29c4c:	b	29c5c <ftello64@plt+0x18394>
   29c50:	b	29c54 <ftello64@plt+0x1838c>
   29c54:	b	29c58 <ftello64@plt+0x18390>
   29c58:	b	29a14 <ftello64@plt+0x1814c>
   29c5c:	ldr	r0, [sp, #40]	; 0x28
   29c60:	movw	r1, #0
   29c64:	cmp	r0, r1
   29c68:	beq	29c80 <ftello64@plt+0x183b8>
   29c6c:	ldr	r0, [sp, #8]
   29c70:	ldr	r1, [sp, #40]	; 0x28
   29c74:	ldr	r2, [r1]
   29c78:	add	r0, r2, r0
   29c7c:	str	r0, [r1]
   29c80:	ldr	r0, [sp, #24]
   29c84:	str	r0, [fp, #-28]	; 0xffffffe4
   29c88:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29c8c:	mov	sp, fp
   29c90:	pop	{fp, pc}
   29c94:	push	{fp, lr}
   29c98:	mov	fp, sp
   29c9c:	sub	sp, sp, #24
   29ca0:	str	r0, [fp, #-8]
   29ca4:	str	r1, [sp, #12]
   29ca8:	str	r2, [sp, #8]
   29cac:	ldr	r0, [sp, #12]
   29cb0:	ldrb	r0, [r0, #52]	; 0x34
   29cb4:	ubfx	r0, r0, #4, #1
   29cb8:	and	r0, r0, #255	; 0xff
   29cbc:	cmp	r0, #0
   29cc0:	beq	29cc8 <ftello64@plt+0x18400>
   29cc4:	b	29cc8 <ftello64@plt+0x18400>
   29cc8:	ldr	r0, [fp, #-8]
   29ccc:	ldr	r1, [sp, #8]
   29cd0:	ldr	r2, [fp, #-8]
   29cd4:	ldr	r2, [r2, #88]	; 0x58
   29cd8:	bl	2a5c4 <ftello64@plt+0x18cfc>
   29cdc:	str	r0, [sp]
   29ce0:	movw	r0, #0
   29ce4:	str	r0, [sp, #4]
   29ce8:	ldr	r0, [sp, #4]
   29cec:	ldr	r1, [sp, #12]
   29cf0:	ldr	r1, [r1, #8]
   29cf4:	cmp	r0, r1
   29cf8:	bge	29d58 <ftello64@plt+0x18490>
   29cfc:	ldr	r0, [fp, #-8]
   29d00:	ldr	r0, [r0, #84]	; 0x54
   29d04:	ldr	r1, [sp, #12]
   29d08:	ldr	r1, [r1, #12]
   29d0c:	ldr	r2, [sp, #4]
   29d10:	add	r1, r1, r2, lsl #2
   29d14:	ldr	r1, [r1]
   29d18:	ldr	r2, [sp]
   29d1c:	bl	2fa6c <ftello64@plt+0x1e1a4>
   29d20:	tst	r0, #1
   29d24:	beq	29d44 <ftello64@plt+0x1847c>
   29d28:	ldr	r0, [sp, #12]
   29d2c:	ldr	r0, [r0, #12]
   29d30:	ldr	r1, [sp, #4]
   29d34:	add	r0, r0, r1, lsl #2
   29d38:	ldr	r0, [r0]
   29d3c:	str	r0, [fp, #-4]
   29d40:	b	29d60 <ftello64@plt+0x18498>
   29d44:	b	29d48 <ftello64@plt+0x18480>
   29d48:	ldr	r0, [sp, #4]
   29d4c:	add	r0, r0, #1
   29d50:	str	r0, [sp, #4]
   29d54:	b	29ce8 <ftello64@plt+0x18420>
   29d58:	movw	r0, #0
   29d5c:	str	r0, [fp, #-4]
   29d60:	ldr	r0, [fp, #-4]
   29d64:	mov	sp, fp
   29d68:	pop	{fp, pc}
   29d6c:	push	{fp, lr}
   29d70:	mov	fp, sp
   29d74:	sub	sp, sp, #80	; 0x50
   29d78:	str	r0, [fp, #-8]
   29d7c:	ldr	r0, [fp, #-8]
   29d80:	ldr	r0, [r0, #84]	; 0x54
   29d84:	str	r0, [fp, #-12]
   29d88:	movw	r0, #0
   29d8c:	str	r0, [fp, #-32]	; 0xffffffe0
   29d90:	ldr	r1, [fp, #-8]
   29d94:	ldr	r1, [r1, #100]	; 0x64
   29d98:	cmp	r1, r0
   29d9c:	beq	29da4 <ftello64@plt+0x184dc>
   29da0:	b	29da4 <ftello64@plt+0x184dc>
   29da4:	ldr	r0, [pc, #776]	; 2a0b4 <ftello64@plt+0x187ec>
   29da8:	ldr	r1, [fp, #-8]
   29dac:	ldr	r1, [r1, #92]	; 0x5c
   29db0:	str	r1, [fp, #-20]	; 0xffffffec
   29db4:	ldr	r1, [fp, #-8]
   29db8:	ldr	r1, [r1, #96]	; 0x60
   29dbc:	str	r1, [fp, #-16]
   29dc0:	ldr	r1, [fp, #-20]	; 0xffffffec
   29dc4:	cmp	r0, r1
   29dc8:	bhi	29dd8 <ftello64@plt+0x18510>
   29dcc:	movw	r0, #12
   29dd0:	str	r0, [fp, #-4]
   29dd4:	b	2a0a8 <ftello64@plt+0x187e0>
   29dd8:	ldr	r0, [fp, #-20]	; 0xffffffec
   29ddc:	add	r0, r0, #1
   29de0:	lsl	r0, r0, #2
   29de4:	bl	383ec <ftello64@plt+0x26b24>
   29de8:	str	r0, [fp, #-28]	; 0xffffffe4
   29dec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29df0:	movw	r1, #0
   29df4:	cmp	r0, r1
   29df8:	bne	29e08 <ftello64@plt+0x18540>
   29dfc:	movw	r0, #12
   29e00:	str	r0, [fp, #-24]	; 0xffffffe8
   29e04:	b	2a090 <ftello64@plt+0x187c8>
   29e08:	ldr	r0, [fp, #-12]
   29e0c:	ldr	r0, [r0, #76]	; 0x4c
   29e10:	cmp	r0, #0
   29e14:	beq	29fe0 <ftello64@plt+0x18718>
   29e18:	ldr	r0, [fp, #-20]	; 0xffffffec
   29e1c:	add	r0, r0, #1
   29e20:	lsl	r0, r0, #2
   29e24:	bl	383ec <ftello64@plt+0x26b24>
   29e28:	str	r0, [fp, #-32]	; 0xffffffe0
   29e2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29e30:	movw	r1, #0
   29e34:	cmp	r0, r1
   29e38:	bne	29e48 <ftello64@plt+0x18580>
   29e3c:	movw	r0, #12
   29e40:	str	r0, [fp, #-24]	; 0xffffffe8
   29e44:	b	2a090 <ftello64@plt+0x187c8>
   29e48:	b	29e4c <ftello64@plt+0x18584>
   29e4c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29e50:	ldr	r1, [fp, #-20]	; 0xffffffec
   29e54:	add	r1, r1, #1
   29e58:	lsl	r2, r1, #2
   29e5c:	movw	r1, #0
   29e60:	and	r1, r1, #255	; 0xff
   29e64:	bl	11790 <memset@plt>
   29e68:	ldr	r1, [fp, #-28]	; 0xffffffe4
   29e6c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   29e70:	ldr	r3, [fp, #-16]
   29e74:	ldr	r0, [fp, #-20]	; 0xffffffec
   29e78:	add	ip, sp, #20
   29e7c:	str	r0, [sp, #16]
   29e80:	mov	r0, ip
   29e84:	ldr	ip, [sp, #16]
   29e88:	str	ip, [sp]
   29e8c:	bl	2fb9c <ftello64@plt+0x1e2d4>
   29e90:	ldr	r0, [fp, #-8]
   29e94:	add	r1, sp, #20
   29e98:	bl	2fc10 <ftello64@plt+0x1e348>
   29e9c:	str	r0, [fp, #-24]	; 0xffffffe8
   29ea0:	ldr	r0, [sp, #44]	; 0x2c
   29ea4:	bl	17078 <ftello64@plt+0x57b0>
   29ea8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29eac:	cmp	r0, #0
   29eb0:	beq	29eb8 <ftello64@plt+0x185f0>
   29eb4:	b	2a090 <ftello64@plt+0x187c8>
   29eb8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29ebc:	ldr	r0, [r0]
   29ec0:	movw	r1, #0
   29ec4:	cmp	r0, r1
   29ec8:	bne	29ee0 <ftello64@plt+0x18618>
   29ecc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29ed0:	ldr	r0, [r0]
   29ed4:	movw	r1, #0
   29ed8:	cmp	r0, r1
   29edc:	beq	29ee4 <ftello64@plt+0x1861c>
   29ee0:	b	29fa0 <ftello64@plt+0x186d8>
   29ee4:	b	29ee8 <ftello64@plt+0x18620>
   29ee8:	ldr	r0, [fp, #-20]	; 0xffffffec
   29eec:	mvn	r1, #0
   29ef0:	add	r0, r0, r1
   29ef4:	str	r0, [fp, #-20]	; 0xffffffec
   29ef8:	ldr	r0, [fp, #-20]	; 0xffffffec
   29efc:	cmp	r0, #0
   29f00:	bge	29f10 <ftello64@plt+0x18648>
   29f04:	movw	r0, #1
   29f08:	str	r0, [fp, #-24]	; 0xffffffe8
   29f0c:	b	2a090 <ftello64@plt+0x187c8>
   29f10:	b	29f14 <ftello64@plt+0x1864c>
   29f14:	ldr	r0, [fp, #-8]
   29f18:	ldr	r0, [r0, #100]	; 0x64
   29f1c:	ldr	r1, [fp, #-20]	; 0xffffffec
   29f20:	add	r0, r0, r1, lsl #2
   29f24:	ldr	r0, [r0]
   29f28:	movw	r1, #0
   29f2c:	cmp	r0, r1
   29f30:	movw	r0, #1
   29f34:	str	r0, [sp, #12]
   29f38:	beq	29f70 <ftello64@plt+0x186a8>
   29f3c:	ldr	r0, [fp, #-8]
   29f40:	ldr	r0, [r0, #100]	; 0x64
   29f44:	ldr	r1, [fp, #-20]	; 0xffffffec
   29f48:	ldr	r0, [r0, r1, lsl #2]
   29f4c:	ldrb	r0, [r0, #52]	; 0x34
   29f50:	ubfx	r0, r0, #4, #1
   29f54:	and	r0, r0, #255	; 0xff
   29f58:	cmp	r0, #0
   29f5c:	movw	r0, #0
   29f60:	movne	r0, #1
   29f64:	mvn	r1, #0
   29f68:	eor	r0, r0, r1
   29f6c:	str	r0, [sp, #12]
   29f70:	ldr	r0, [sp, #12]
   29f74:	tst	r0, #1
   29f78:	bne	29ee8 <ftello64@plt+0x18620>
   29f7c:	ldr	r0, [fp, #-8]
   29f80:	ldr	r1, [r0, #100]	; 0x64
   29f84:	ldr	r2, [fp, #-20]	; 0xffffffec
   29f88:	add	r1, r1, r2, lsl #2
   29f8c:	ldr	r1, [r1]
   29f90:	ldr	r2, [fp, #-20]	; 0xffffffec
   29f94:	bl	29c94 <ftello64@plt+0x183cc>
   29f98:	str	r0, [fp, #-16]
   29f9c:	b	29e4c <ftello64@plt+0x18584>
   29fa0:	ldr	r0, [fp, #-12]
   29fa4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   29fa8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   29fac:	ldr	r3, [fp, #-20]	; 0xffffffec
   29fb0:	add	r3, r3, #1
   29fb4:	bl	2fe08 <ftello64@plt+0x1e540>
   29fb8:	str	r0, [fp, #-24]	; 0xffffffe8
   29fbc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29fc0:	bl	17078 <ftello64@plt+0x57b0>
   29fc4:	movw	r0, #0
   29fc8:	str	r0, [fp, #-32]	; 0xffffffe0
   29fcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29fd0:	cmp	r0, #0
   29fd4:	beq	29fdc <ftello64@plt+0x18714>
   29fd8:	b	2a090 <ftello64@plt+0x187c8>
   29fdc:	b	2a054 <ftello64@plt+0x1878c>
   29fe0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   29fe4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   29fe8:	ldr	r3, [fp, #-16]
   29fec:	ldr	r0, [fp, #-20]	; 0xffffffec
   29ff0:	add	ip, sp, #20
   29ff4:	str	r0, [sp, #8]
   29ff8:	mov	r0, ip
   29ffc:	ldr	ip, [sp, #8]
   2a000:	str	ip, [sp]
   2a004:	bl	2fb9c <ftello64@plt+0x1e2d4>
   2a008:	ldr	r0, [fp, #-8]
   2a00c:	add	r1, sp, #20
   2a010:	bl	2fc10 <ftello64@plt+0x1e348>
   2a014:	str	r0, [fp, #-24]	; 0xffffffe8
   2a018:	ldr	r0, [sp, #44]	; 0x2c
   2a01c:	bl	17078 <ftello64@plt+0x57b0>
   2a020:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a024:	cmp	r0, #0
   2a028:	beq	2a030 <ftello64@plt+0x18768>
   2a02c:	b	2a090 <ftello64@plt+0x187c8>
   2a030:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a034:	ldr	r0, [r0]
   2a038:	movw	r1, #0
   2a03c:	cmp	r0, r1
   2a040:	bne	2a050 <ftello64@plt+0x18788>
   2a044:	movw	r0, #1
   2a048:	str	r0, [fp, #-24]	; 0xffffffe8
   2a04c:	b	2a090 <ftello64@plt+0x187c8>
   2a050:	b	2a054 <ftello64@plt+0x1878c>
   2a054:	ldr	r0, [fp, #-8]
   2a058:	ldr	r0, [r0, #100]	; 0x64
   2a05c:	bl	17078 <ftello64@plt+0x57b0>
   2a060:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a064:	ldr	r1, [fp, #-8]
   2a068:	str	r0, [r1, #100]	; 0x64
   2a06c:	movw	r0, #0
   2a070:	str	r0, [fp, #-28]	; 0xffffffe4
   2a074:	ldr	r1, [fp, #-16]
   2a078:	ldr	r2, [fp, #-8]
   2a07c:	str	r1, [r2, #96]	; 0x60
   2a080:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a084:	ldr	r2, [fp, #-8]
   2a088:	str	r1, [r2, #92]	; 0x5c
   2a08c:	str	r0, [fp, #-24]	; 0xffffffe8
   2a090:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a094:	bl	17078 <ftello64@plt+0x57b0>
   2a098:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2a09c:	bl	17078 <ftello64@plt+0x57b0>
   2a0a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a0a4:	str	r0, [fp, #-4]
   2a0a8:	ldr	r0, [fp, #-4]
   2a0ac:	mov	sp, fp
   2a0b0:	pop	{fp, pc}
   2a0b4:	svccc	0x00ffffff
   2a0b8:	push	{fp, lr}
   2a0bc:	mov	fp, sp
   2a0c0:	sub	sp, sp, #24
   2a0c4:	str	r0, [fp, #-4]
   2a0c8:	movw	r0, #0
   2a0cc:	str	r0, [fp, #-8]
   2a0d0:	ldr	r0, [fp, #-8]
   2a0d4:	ldr	r1, [fp, #-4]
   2a0d8:	ldr	r1, [r1, #124]	; 0x7c
   2a0dc:	cmp	r0, r1
   2a0e0:	bge	2a1a8 <ftello64@plt+0x188e0>
   2a0e4:	ldr	r0, [fp, #-4]
   2a0e8:	ldr	r0, [r0, #132]	; 0x84
   2a0ec:	ldr	r1, [fp, #-8]
   2a0f0:	add	r0, r0, r1, lsl #2
   2a0f4:	ldr	r0, [r0]
   2a0f8:	str	r0, [sp, #8]
   2a0fc:	movw	r0, #0
   2a100:	str	r0, [sp, #12]
   2a104:	ldr	r0, [sp, #12]
   2a108:	ldr	r1, [sp, #8]
   2a10c:	ldr	r1, [r1, #16]
   2a110:	cmp	r0, r1
   2a114:	bge	2a154 <ftello64@plt+0x1888c>
   2a118:	ldr	r0, [sp, #8]
   2a11c:	ldr	r0, [r0, #20]
   2a120:	ldr	r1, [sp, #12]
   2a124:	add	r0, r0, r1, lsl #2
   2a128:	ldr	r0, [r0]
   2a12c:	str	r0, [sp, #4]
   2a130:	ldr	r0, [sp, #4]
   2a134:	ldr	r0, [r0, #16]
   2a138:	bl	17078 <ftello64@plt+0x57b0>
   2a13c:	ldr	r0, [sp, #4]
   2a140:	bl	17078 <ftello64@plt+0x57b0>
   2a144:	ldr	r0, [sp, #12]
   2a148:	add	r0, r0, #1
   2a14c:	str	r0, [sp, #12]
   2a150:	b	2a104 <ftello64@plt+0x1883c>
   2a154:	ldr	r0, [sp, #8]
   2a158:	ldr	r0, [r0, #20]
   2a15c:	bl	17078 <ftello64@plt+0x57b0>
   2a160:	ldr	r0, [sp, #8]
   2a164:	ldr	r0, [r0, #8]
   2a168:	movw	r1, #0
   2a16c:	cmp	r0, r1
   2a170:	beq	2a190 <ftello64@plt+0x188c8>
   2a174:	ldr	r0, [sp, #8]
   2a178:	ldr	r0, [r0, #8]
   2a17c:	ldr	r0, [r0, #8]
   2a180:	bl	17078 <ftello64@plt+0x57b0>
   2a184:	ldr	r0, [sp, #8]
   2a188:	ldr	r0, [r0, #8]
   2a18c:	bl	17078 <ftello64@plt+0x57b0>
   2a190:	ldr	r0, [sp, #8]
   2a194:	bl	17078 <ftello64@plt+0x57b0>
   2a198:	ldr	r0, [fp, #-8]
   2a19c:	add	r0, r0, #1
   2a1a0:	str	r0, [fp, #-8]
   2a1a4:	b	2a0d0 <ftello64@plt+0x18808>
   2a1a8:	ldr	r0, [fp, #-4]
   2a1ac:	movw	r1, #0
   2a1b0:	str	r1, [r0, #124]	; 0x7c
   2a1b4:	ldr	r0, [fp, #-4]
   2a1b8:	str	r1, [r0, #108]	; 0x6c
   2a1bc:	mov	sp, fp
   2a1c0:	pop	{fp, pc}
   2a1c4:	push	{r4, sl, fp, lr}
   2a1c8:	add	fp, sp, #8
   2a1cc:	sub	sp, sp, #240	; 0xf0
   2a1d0:	ldr	ip, [fp, #8]
   2a1d4:	str	r0, [fp, #-16]
   2a1d8:	str	r1, [fp, #-20]	; 0xffffffec
   2a1dc:	str	r2, [fp, #-24]	; 0xffffffe8
   2a1e0:	str	r3, [fp, #-28]	; 0xffffffe4
   2a1e4:	and	r0, ip, #1
   2a1e8:	strb	r0, [fp, #-29]	; 0xffffffe3
   2a1ec:	ldr	r0, [fp, #-16]
   2a1f0:	ldr	r0, [r0]
   2a1f4:	str	r0, [fp, #-36]	; 0xffffffdc
   2a1f8:	movw	r0, #61568	; 0xf080
   2a1fc:	movt	r0, #3
   2a200:	ldr	r1, [r0]
   2a204:	str	r1, [fp, #-72]	; 0xffffffb8
   2a208:	ldr	r1, [r0, #4]
   2a20c:	str	r1, [fp, #-68]	; 0xffffffbc
   2a210:	ldr	r0, [r0, #8]
   2a214:	str	r0, [fp, #-64]	; 0xffffffc0
   2a218:	add	r0, sp, #36	; 0x24
   2a21c:	bl	31a14 <ftello64@plt+0x2014c>
   2a220:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a224:	cmp	r0, #1
   2a228:	bls	2a230 <ftello64@plt+0x18968>
   2a22c:	b	2a230 <ftello64@plt+0x18968>
   2a230:	ldr	r0, [fp, #-20]	; 0xffffffec
   2a234:	ldr	r0, [r0, #100]	; 0x64
   2a238:	movw	r1, #0
   2a23c:	cmp	r0, r1
   2a240:	beq	2a248 <ftello64@plt+0x18980>
   2a244:	b	2a248 <ftello64@plt+0x18980>
   2a248:	ldrb	r0, [fp, #-29]	; 0xffffffe3
   2a24c:	tst	r0, #1
   2a250:	beq	2a29c <ftello64@plt+0x189d4>
   2a254:	sub	r0, fp, #72	; 0x48
   2a258:	str	r0, [fp, #-60]	; 0xffffffc4
   2a25c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a260:	ldr	r0, [r0, #4]
   2a264:	movw	r1, #24
   2a268:	mul	r0, r0, r1
   2a26c:	bl	383ec <ftello64@plt+0x26b24>
   2a270:	ldr	r1, [fp, #-60]	; 0xffffffc4
   2a274:	str	r0, [r1, #8]
   2a278:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a27c:	ldr	r0, [r0, #8]
   2a280:	movw	r1, #0
   2a284:	cmp	r0, r1
   2a288:	bne	2a298 <ftello64@plt+0x189d0>
   2a28c:	movw	r0, #12
   2a290:	str	r0, [fp, #-12]
   2a294:	b	2a580 <ftello64@plt+0x18cb8>
   2a298:	b	2a2a4 <ftello64@plt+0x189dc>
   2a29c:	movw	r0, #0
   2a2a0:	str	r0, [fp, #-60]	; 0xffffffc4
   2a2a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2a2a8:	ldr	r0, [r0, #72]	; 0x48
   2a2ac:	str	r0, [fp, #-44]	; 0xffffffd4
   2a2b0:	sub	r0, fp, #56	; 0x38
   2a2b4:	movw	r1, #0
   2a2b8:	and	r1, r1, #255	; 0xff
   2a2bc:	movw	r2, #12
   2a2c0:	bl	11790 <memset@plt>
   2a2c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2a2c8:	add	r0, sp, #36	; 0x24
   2a2cc:	bl	31a4c <ftello64@plt+0x20184>
   2a2d0:	tst	r0, #1
   2a2d4:	bne	2a2f4 <ftello64@plt+0x18a2c>
   2a2d8:	add	r0, sp, #36	; 0x24
   2a2dc:	bl	31b0c <ftello64@plt+0x20244>
   2a2e0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a2e4:	bl	31b48 <ftello64@plt+0x20280>
   2a2e8:	movw	r1, #12
   2a2ec:	str	r1, [fp, #-12]
   2a2f0:	b	2a580 <ftello64@plt+0x18cb8>
   2a2f4:	add	r0, sp, #36	; 0x24
   2a2f8:	bl	31bec <ftello64@plt+0x20324>
   2a2fc:	str	r0, [sp, #32]
   2a300:	ldr	r0, [sp, #32]
   2a304:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a308:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2a30c:	lsl	r2, r2, #3
   2a310:	bl	115b0 <memcpy@plt>
   2a314:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a318:	ldr	r0, [r0]
   2a31c:	str	r0, [fp, #-40]	; 0xffffffd8
   2a320:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2a324:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a328:	ldr	r1, [r1, #4]
   2a32c:	cmp	r0, r1
   2a330:	bgt	2a564 <ftello64@plt+0x18c9c>
   2a334:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2a338:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a33c:	ldr	r2, [sp, #32]
   2a340:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2a344:	ldr	ip, [fp, #-40]	; 0xffffffd8
   2a348:	ldr	lr, [fp, #-24]	; 0xffffffe8
   2a34c:	str	ip, [sp]
   2a350:	str	lr, [sp, #4]
   2a354:	bl	31c04 <ftello64@plt+0x2033c>
   2a358:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2a35c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2a360:	ldr	r1, [r1, #4]
   2a364:	cmp	r0, r1
   2a368:	bne	2a380 <ftello64@plt+0x18ab8>
   2a36c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a370:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a374:	ldr	r1, [r1, #96]	; 0x60
   2a378:	cmp	r0, r1
   2a37c:	beq	2a3a4 <ftello64@plt+0x18adc>
   2a380:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a384:	movw	r1, #0
   2a388:	cmp	r0, r1
   2a38c:	beq	2a484 <ftello64@plt+0x18bbc>
   2a390:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2a394:	sub	r0, fp, #56	; 0x38
   2a398:	bl	27c98 <ftello64@plt+0x163d0>
   2a39c:	cmp	r0, #0
   2a3a0:	beq	2a484 <ftello64@plt+0x18bbc>
   2a3a4:	mvn	r0, #0
   2a3a8:	str	r0, [fp, #-44]	; 0xffffffd4
   2a3ac:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a3b0:	movw	r1, #0
   2a3b4:	cmp	r0, r1
   2a3b8:	beq	2a454 <ftello64@plt+0x18b8c>
   2a3bc:	movw	r0, #0
   2a3c0:	str	r0, [sp, #28]
   2a3c4:	ldr	r0, [sp, #28]
   2a3c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2a3cc:	cmp	r0, r1
   2a3d0:	bcs	2a450 <ftello64@plt+0x18b88>
   2a3d4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a3d8:	ldr	r1, [sp, #28]
   2a3dc:	add	r0, r0, r1, lsl #3
   2a3e0:	ldr	r0, [r0]
   2a3e4:	cmn	r0, #1
   2a3e8:	ble	2a43c <ftello64@plt+0x18b74>
   2a3ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a3f0:	ldr	r1, [sp, #28]
   2a3f4:	add	r0, r0, r1, lsl #3
   2a3f8:	ldr	r0, [r0, #4]
   2a3fc:	cmn	r0, #1
   2a400:	bne	2a43c <ftello64@plt+0x18b74>
   2a404:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a408:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2a40c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2a410:	ldr	r1, [sp, #32]
   2a414:	sub	ip, fp, #40	; 0x28
   2a418:	str	r1, [sp, #24]
   2a41c:	mov	r1, ip
   2a420:	ldr	ip, [sp, #24]
   2a424:	str	ip, [sp]
   2a428:	sub	lr, fp, #56	; 0x38
   2a42c:	str	lr, [sp, #4]
   2a430:	bl	31da4 <ftello64@plt+0x204dc>
   2a434:	str	r0, [fp, #-44]	; 0xffffffd4
   2a438:	b	2a450 <ftello64@plt+0x18b88>
   2a43c:	b	2a440 <ftello64@plt+0x18b78>
   2a440:	ldr	r0, [sp, #28]
   2a444:	add	r0, r0, #1
   2a448:	str	r0, [sp, #28]
   2a44c:	b	2a3c4 <ftello64@plt+0x18afc>
   2a450:	b	2a454 <ftello64@plt+0x18b8c>
   2a454:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a458:	cmp	r0, #0
   2a45c:	bge	2a480 <ftello64@plt+0x18bb8>
   2a460:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a464:	bl	17078 <ftello64@plt+0x57b0>
   2a468:	add	r0, sp, #36	; 0x24
   2a46c:	bl	31b0c <ftello64@plt+0x20244>
   2a470:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a474:	bl	31b48 <ftello64@plt+0x20280>
   2a478:	str	r0, [fp, #-12]
   2a47c:	b	2a580 <ftello64@plt+0x18cb8>
   2a480:	b	2a484 <ftello64@plt+0x18bbc>
   2a484:	ldr	r0, [fp, #-20]	; 0xffffffec
   2a488:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2a48c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2a490:	ldr	r3, [sp, #32]
   2a494:	ldr	ip, [fp, #-44]	; 0xffffffd4
   2a498:	ldr	lr, [fp, #-60]	; 0xffffffc4
   2a49c:	sub	r4, fp, #40	; 0x28
   2a4a0:	str	r4, [sp]
   2a4a4:	str	ip, [sp, #4]
   2a4a8:	sub	ip, fp, #56	; 0x38
   2a4ac:	str	ip, [sp, #8]
   2a4b0:	str	lr, [sp, #12]
   2a4b4:	bl	31f3c <ftello64@plt+0x20674>
   2a4b8:	str	r0, [fp, #-44]	; 0xffffffd4
   2a4bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a4c0:	cmp	r0, #0
   2a4c4:	bge	2a560 <ftello64@plt+0x18c98>
   2a4c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a4cc:	cmn	r0, #2
   2a4d0:	bne	2a4f8 <ftello64@plt+0x18c30>
   2a4d4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a4d8:	bl	17078 <ftello64@plt+0x57b0>
   2a4dc:	add	r0, sp, #36	; 0x24
   2a4e0:	bl	31b0c <ftello64@plt+0x20244>
   2a4e4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a4e8:	bl	31b48 <ftello64@plt+0x20280>
   2a4ec:	movw	r1, #12
   2a4f0:	str	r1, [fp, #-12]
   2a4f4:	b	2a580 <ftello64@plt+0x18cb8>
   2a4f8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a4fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2a500:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2a504:	ldr	r1, [sp, #32]
   2a508:	sub	ip, fp, #40	; 0x28
   2a50c:	str	r1, [sp, #20]
   2a510:	mov	r1, ip
   2a514:	ldr	ip, [sp, #20]
   2a518:	str	ip, [sp]
   2a51c:	sub	lr, fp, #56	; 0x38
   2a520:	str	lr, [sp, #4]
   2a524:	bl	31da4 <ftello64@plt+0x204dc>
   2a528:	str	r0, [fp, #-44]	; 0xffffffd4
   2a52c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a530:	cmp	r0, #0
   2a534:	bge	2a55c <ftello64@plt+0x18c94>
   2a538:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a53c:	bl	17078 <ftello64@plt+0x57b0>
   2a540:	add	r0, sp, #36	; 0x24
   2a544:	bl	31b0c <ftello64@plt+0x20244>
   2a548:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a54c:	bl	31b48 <ftello64@plt+0x20280>
   2a550:	movw	r1, #1
   2a554:	str	r1, [fp, #-12]
   2a558:	b	2a580 <ftello64@plt+0x18cb8>
   2a55c:	b	2a560 <ftello64@plt+0x18c98>
   2a560:	b	2a320 <ftello64@plt+0x18a58>
   2a564:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a568:	bl	17078 <ftello64@plt+0x57b0>
   2a56c:	add	r0, sp, #36	; 0x24
   2a570:	bl	31b0c <ftello64@plt+0x20244>
   2a574:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2a578:	bl	31b48 <ftello64@plt+0x20280>
   2a57c:	str	r0, [fp, #-12]
   2a580:	ldr	r0, [fp, #-12]
   2a584:	sub	sp, fp, #8
   2a588:	pop	{r4, sl, fp, pc}
   2a58c:	push	{fp, lr}
   2a590:	mov	fp, sp
   2a594:	sub	sp, sp, #8
   2a598:	str	r0, [sp, #4]
   2a59c:	ldr	r0, [sp, #4]
   2a5a0:	bl	2a0b8 <ftello64@plt+0x187f0>
   2a5a4:	ldr	r0, [sp, #4]
   2a5a8:	ldr	r0, [r0, #132]	; 0x84
   2a5ac:	bl	17078 <ftello64@plt+0x57b0>
   2a5b0:	ldr	r0, [sp, #4]
   2a5b4:	ldr	r0, [r0, #116]	; 0x74
   2a5b8:	bl	17078 <ftello64@plt+0x57b0>
   2a5bc:	mov	sp, fp
   2a5c0:	pop	{fp, pc}
   2a5c4:	push	{fp, lr}
   2a5c8:	mov	fp, sp
   2a5cc:	sub	sp, sp, #40	; 0x28
   2a5d0:	str	r0, [fp, #-8]
   2a5d4:	str	r1, [fp, #-12]
   2a5d8:	str	r2, [fp, #-16]
   2a5dc:	ldr	r0, [fp, #-12]
   2a5e0:	cmp	r0, #0
   2a5e4:	bge	2a5f8 <ftello64@plt+0x18d30>
   2a5e8:	ldr	r0, [fp, #-8]
   2a5ec:	ldr	r0, [r0, #60]	; 0x3c
   2a5f0:	str	r0, [fp, #-4]
   2a5f4:	b	2a7b8 <ftello64@plt+0x18ef0>
   2a5f8:	ldr	r0, [fp, #-12]
   2a5fc:	ldr	r1, [fp, #-8]
   2a600:	ldr	r1, [r1, #48]	; 0x30
   2a604:	cmp	r0, r1
   2a608:	bne	2a634 <ftello64@plt+0x18d6c>
   2a60c:	ldr	r0, [fp, #-16]
   2a610:	and	r0, r0, #2
   2a614:	cmp	r0, #0
   2a618:	movw	r0, #0
   2a61c:	movne	r0, #1
   2a620:	tst	r0, #1
   2a624:	movw	r0, #8
   2a628:	moveq	r0, #10
   2a62c:	str	r0, [fp, #-4]
   2a630:	b	2a7b8 <ftello64@plt+0x18ef0>
   2a634:	ldr	r0, [fp, #-8]
   2a638:	ldr	r0, [r0, #80]	; 0x50
   2a63c:	cmp	r0, #1
   2a640:	ble	2a73c <ftello64@plt+0x18e74>
   2a644:	ldr	r0, [fp, #-12]
   2a648:	str	r0, [sp, #12]
   2a64c:	ldr	r0, [fp, #-8]
   2a650:	ldr	r0, [r0, #8]
   2a654:	ldr	r1, [sp, #12]
   2a658:	add	r0, r0, r1, lsl #2
   2a65c:	ldr	r0, [r0]
   2a660:	cmn	r0, #1
   2a664:	bne	2a6a8 <ftello64@plt+0x18de0>
   2a668:	ldr	r0, [sp, #12]
   2a66c:	cmp	r0, #0
   2a670:	blt	2a678 <ftello64@plt+0x18db0>
   2a674:	b	2a678 <ftello64@plt+0x18db0>
   2a678:	ldr	r0, [sp, #12]
   2a67c:	mvn	r1, #0
   2a680:	add	r0, r0, r1
   2a684:	str	r0, [sp, #12]
   2a688:	ldr	r0, [sp, #12]
   2a68c:	cmp	r0, #0
   2a690:	bge	2a6a4 <ftello64@plt+0x18ddc>
   2a694:	ldr	r0, [fp, #-8]
   2a698:	ldr	r0, [r0, #60]	; 0x3c
   2a69c:	str	r0, [fp, #-4]
   2a6a0:	b	2a7b8 <ftello64@plt+0x18ef0>
   2a6a4:	b	2a64c <ftello64@plt+0x18d84>
   2a6a8:	ldr	r0, [fp, #-8]
   2a6ac:	ldr	r0, [r0, #8]
   2a6b0:	ldr	r1, [sp, #12]
   2a6b4:	add	r0, r0, r1, lsl #2
   2a6b8:	ldr	r0, [r0]
   2a6bc:	str	r0, [sp, #16]
   2a6c0:	ldr	r0, [fp, #-8]
   2a6c4:	ldrb	r0, [r0, #78]	; 0x4e
   2a6c8:	cmp	r0, #0
   2a6cc:	beq	2a6f8 <ftello64@plt+0x18e30>
   2a6d0:	ldr	r0, [sp, #16]
   2a6d4:	bl	1176c <iswalnum@plt>
   2a6d8:	cmp	r0, #0
   2a6dc:	bne	2a6ec <ftello64@plt+0x18e24>
   2a6e0:	ldr	r0, [sp, #16]
   2a6e4:	cmp	r0, #95	; 0x5f
   2a6e8:	bne	2a6f8 <ftello64@plt+0x18e30>
   2a6ec:	movw	r0, #1
   2a6f0:	str	r0, [fp, #-4]
   2a6f4:	b	2a7b8 <ftello64@plt+0x18ef0>
   2a6f8:	ldr	r0, [sp, #16]
   2a6fc:	cmp	r0, #10
   2a700:	movw	r0, #0
   2a704:	str	r0, [sp, #8]
   2a708:	bne	2a724 <ftello64@plt+0x18e5c>
   2a70c:	ldr	r0, [fp, #-8]
   2a710:	ldrb	r0, [r0, #77]	; 0x4d
   2a714:	cmp	r0, #0
   2a718:	movw	r0, #0
   2a71c:	movne	r0, #1
   2a720:	str	r0, [sp, #8]
   2a724:	ldr	r0, [sp, #8]
   2a728:	tst	r0, #1
   2a72c:	movw	r0, #2
   2a730:	moveq	r0, #0
   2a734:	str	r0, [fp, #-4]
   2a738:	b	2a7b8 <ftello64@plt+0x18ef0>
   2a73c:	ldr	r0, [fp, #-8]
   2a740:	ldr	r0, [r0, #4]
   2a744:	ldr	r1, [fp, #-12]
   2a748:	add	r0, r0, r1
   2a74c:	ldrb	r0, [r0]
   2a750:	str	r0, [sp, #20]
   2a754:	ldr	r0, [fp, #-8]
   2a758:	ldr	r0, [r0, #68]	; 0x44
   2a75c:	ldr	r1, [sp, #20]
   2a760:	bl	2a934 <ftello64@plt+0x1906c>
   2a764:	tst	r0, #1
   2a768:	beq	2a778 <ftello64@plt+0x18eb0>
   2a76c:	movw	r0, #1
   2a770:	str	r0, [fp, #-4]
   2a774:	b	2a7b8 <ftello64@plt+0x18ef0>
   2a778:	ldr	r0, [sp, #20]
   2a77c:	cmp	r0, #10
   2a780:	movw	r0, #0
   2a784:	str	r0, [sp, #4]
   2a788:	bne	2a7a4 <ftello64@plt+0x18edc>
   2a78c:	ldr	r0, [fp, #-8]
   2a790:	ldrb	r0, [r0, #77]	; 0x4d
   2a794:	cmp	r0, #0
   2a798:	movw	r0, #0
   2a79c:	movne	r0, #1
   2a7a0:	str	r0, [sp, #4]
   2a7a4:	ldr	r0, [sp, #4]
   2a7a8:	tst	r0, #1
   2a7ac:	movw	r0, #2
   2a7b0:	moveq	r0, #0
   2a7b4:	str	r0, [fp, #-4]
   2a7b8:	ldr	r0, [fp, #-4]
   2a7bc:	mov	sp, fp
   2a7c0:	pop	{fp, pc}
   2a7c4:	push	{fp, lr}
   2a7c8:	mov	fp, sp
   2a7cc:	sub	sp, sp, #48	; 0x30
   2a7d0:	str	r0, [fp, #-4]
   2a7d4:	str	r1, [fp, #-8]
   2a7d8:	str	r2, [fp, #-12]
   2a7dc:	mvn	r0, #0
   2a7e0:	str	r0, [sp, #16]
   2a7e4:	ldr	r0, [fp, #-4]
   2a7e8:	ldr	r0, [r0, #24]
   2a7ec:	ldr	r1, [fp, #-4]
   2a7f0:	ldr	r1, [r1, #32]
   2a7f4:	add	r0, r0, r1
   2a7f8:	str	r0, [sp, #24]
   2a7fc:	ldr	r0, [sp, #24]
   2a800:	ldr	r1, [fp, #-8]
   2a804:	cmp	r0, r1
   2a808:	bge	2a91c <ftello64@plt+0x19054>
   2a80c:	ldr	r0, [fp, #-4]
   2a810:	ldr	r0, [r0, #44]	; 0x2c
   2a814:	ldr	r1, [sp, #24]
   2a818:	sub	r0, r0, r1
   2a81c:	str	r0, [sp, #8]
   2a820:	ldr	r0, [fp, #-4]
   2a824:	ldr	r1, [r0, #16]
   2a828:	str	r1, [fp, #-20]	; 0xffffffec
   2a82c:	ldr	r0, [r0, #20]
   2a830:	str	r0, [fp, #-16]
   2a834:	ldr	r0, [fp, #-4]
   2a838:	ldr	r0, [r0]
   2a83c:	ldr	r1, [sp, #24]
   2a840:	add	r1, r0, r1
   2a844:	ldr	r2, [sp, #8]
   2a848:	ldr	r0, [fp, #-4]
   2a84c:	add	r3, r0, #16
   2a850:	add	r0, sp, #12
   2a854:	bl	3a2b0 <ftello64@plt+0x289e8>
   2a858:	str	r0, [sp, #20]
   2a85c:	ldr	r0, [sp, #20]
   2a860:	cmn	r0, #2
   2a864:	movw	r0, #1
   2a868:	str	r0, [sp, #4]
   2a86c:	beq	2a898 <ftello64@plt+0x18fd0>
   2a870:	ldr	r0, [sp, #20]
   2a874:	cmn	r0, #1
   2a878:	movw	r0, #1
   2a87c:	str	r0, [sp, #4]
   2a880:	beq	2a898 <ftello64@plt+0x18fd0>
   2a884:	ldr	r0, [sp, #20]
   2a888:	cmp	r0, #0
   2a88c:	movw	r0, #0
   2a890:	moveq	r0, #1
   2a894:	str	r0, [sp, #4]
   2a898:	ldr	r0, [sp, #4]
   2a89c:	tst	r0, #1
   2a8a0:	beq	2a900 <ftello64@plt+0x19038>
   2a8a4:	ldr	r0, [sp, #20]
   2a8a8:	cmp	r0, #0
   2a8ac:	beq	2a8bc <ftello64@plt+0x18ff4>
   2a8b0:	ldr	r0, [sp, #8]
   2a8b4:	cmp	r0, #0
   2a8b8:	bne	2a8c8 <ftello64@plt+0x19000>
   2a8bc:	movw	r0, #0
   2a8c0:	str	r0, [sp, #16]
   2a8c4:	b	2a8e0 <ftello64@plt+0x19018>
   2a8c8:	ldr	r0, [fp, #-4]
   2a8cc:	ldr	r0, [r0]
   2a8d0:	ldr	r1, [sp, #24]
   2a8d4:	add	r0, r0, r1
   2a8d8:	ldrb	r0, [r0]
   2a8dc:	str	r0, [sp, #16]
   2a8e0:	movw	r0, #1
   2a8e4:	str	r0, [sp, #20]
   2a8e8:	ldr	r0, [fp, #-4]
   2a8ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a8f0:	str	r1, [r0, #16]
   2a8f4:	ldr	r1, [fp, #-16]
   2a8f8:	str	r1, [r0, #20]
   2a8fc:	b	2a908 <ftello64@plt+0x19040>
   2a900:	ldr	r0, [sp, #12]
   2a904:	str	r0, [sp, #16]
   2a908:	ldr	r0, [sp, #20]
   2a90c:	ldr	r1, [sp, #24]
   2a910:	add	r0, r1, r0
   2a914:	str	r0, [sp, #24]
   2a918:	b	2a7fc <ftello64@plt+0x18f34>
   2a91c:	ldr	r0, [sp, #16]
   2a920:	ldr	r1, [fp, #-12]
   2a924:	str	r0, [r1]
   2a928:	ldr	r0, [sp, #24]
   2a92c:	mov	sp, fp
   2a930:	pop	{fp, pc}
   2a934:	sub	sp, sp, #8
   2a938:	str	r0, [sp, #4]
   2a93c:	str	r1, [sp]
   2a940:	ldr	r0, [sp, #4]
   2a944:	ldr	r1, [sp]
   2a948:	asr	r2, r1, #31
   2a94c:	add	r2, r1, r2, lsr #27
   2a950:	asr	r3, r2, #5
   2a954:	ldr	r0, [r0, r3, lsl #2]
   2a958:	bic	r2, r2, #31
   2a95c:	sub	r1, r1, r2
   2a960:	lsr	r0, r0, r1
   2a964:	and	r0, r0, #1
   2a968:	cmp	r0, #0
   2a96c:	movw	r0, #0
   2a970:	movne	r0, #1
   2a974:	and	r0, r0, #1
   2a978:	add	sp, sp, #8
   2a97c:	bx	lr
   2a980:	push	{fp, lr}
   2a984:	mov	fp, sp
   2a988:	sub	sp, sp, #32
   2a98c:	str	r0, [fp, #-8]
   2a990:	str	r1, [fp, #-12]
   2a994:	str	r2, [sp, #16]
   2a998:	ldr	r0, [fp, #-8]
   2a99c:	ldr	r0, [r0, #84]	; 0x54
   2a9a0:	str	r0, [sp, #12]
   2a9a4:	movw	r0, #0
   2a9a8:	str	r0, [sp, #8]
   2a9ac:	ldr	r0, [sp, #8]
   2a9b0:	ldr	r1, [fp, #-12]
   2a9b4:	ldr	r1, [r1, #4]
   2a9b8:	cmp	r0, r1
   2a9bc:	bge	2aa80 <ftello64@plt+0x191b8>
   2a9c0:	ldr	r0, [fp, #-12]
   2a9c4:	ldr	r0, [r0, #8]
   2a9c8:	ldr	r1, [sp, #8]
   2a9cc:	ldr	r0, [r0, r1, lsl #2]
   2a9d0:	str	r0, [sp]
   2a9d4:	ldr	r0, [sp, #12]
   2a9d8:	ldr	r0, [r0]
   2a9dc:	ldr	r1, [sp]
   2a9e0:	add	r0, r0, r1, lsl #3
   2a9e4:	ldr	r0, [r0, #4]
   2a9e8:	and	r0, r0, #255	; 0xff
   2a9ec:	cmp	r0, #8
   2a9f0:	bne	2aa6c <ftello64@plt+0x191a4>
   2a9f4:	ldr	r0, [sp, #12]
   2a9f8:	ldr	r0, [r0]
   2a9fc:	ldr	r1, [sp]
   2aa00:	add	r0, r0, r1, lsl #3
   2aa04:	ldr	r0, [r0]
   2aa08:	cmp	r0, #32
   2aa0c:	bge	2aa6c <ftello64@plt+0x191a4>
   2aa10:	ldr	r0, [sp, #12]
   2aa14:	ldr	r1, [r0]
   2aa18:	ldr	r0, [r0, #80]	; 0x50
   2aa1c:	ldr	r2, [sp]
   2aa20:	add	r1, r1, r2, lsl #3
   2aa24:	ldr	r1, [r1]
   2aa28:	movw	r2, #1
   2aa2c:	lsl	r1, r2, r1
   2aa30:	and	r0, r0, r1
   2aa34:	cmp	r0, #0
   2aa38:	beq	2aa6c <ftello64@plt+0x191a4>
   2aa3c:	ldr	r0, [fp, #-8]
   2aa40:	ldr	r1, [sp]
   2aa44:	ldr	r2, [sp, #16]
   2aa48:	bl	2b6cc <ftello64@plt+0x19e04>
   2aa4c:	str	r0, [sp, #4]
   2aa50:	ldr	r0, [sp, #4]
   2aa54:	cmp	r0, #0
   2aa58:	beq	2aa68 <ftello64@plt+0x191a0>
   2aa5c:	ldr	r0, [sp, #4]
   2aa60:	str	r0, [fp, #-4]
   2aa64:	b	2aa88 <ftello64@plt+0x191c0>
   2aa68:	b	2aa6c <ftello64@plt+0x191a4>
   2aa6c:	b	2aa70 <ftello64@plt+0x191a8>
   2aa70:	ldr	r0, [sp, #8]
   2aa74:	add	r0, r0, #1
   2aa78:	str	r0, [sp, #8]
   2aa7c:	b	2a9ac <ftello64@plt+0x190e4>
   2aa80:	movw	r0, #0
   2aa84:	str	r0, [fp, #-4]
   2aa88:	ldr	r0, [fp, #-4]
   2aa8c:	mov	sp, fp
   2aa90:	pop	{fp, pc}
   2aa94:	push	{fp, lr}
   2aa98:	mov	fp, sp
   2aa9c:	sub	sp, sp, #96	; 0x60
   2aaa0:	str	r0, [fp, #-4]
   2aaa4:	str	r1, [fp, #-8]
   2aaa8:	ldr	r0, [fp, #-4]
   2aaac:	ldr	r0, [r0, #84]	; 0x54
   2aab0:	str	r0, [fp, #-12]
   2aab4:	ldr	r0, [fp, #-4]
   2aab8:	ldr	r0, [r0, #40]	; 0x28
   2aabc:	str	r0, [fp, #-24]	; 0xffffffe8
   2aac0:	movw	r0, #0
   2aac4:	str	r0, [fp, #-20]	; 0xffffffec
   2aac8:	ldr	r0, [fp, #-20]	; 0xffffffec
   2aacc:	ldr	r1, [fp, #-8]
   2aad0:	ldr	r1, [r1, #4]
   2aad4:	cmp	r0, r1
   2aad8:	bge	2afbc <ftello64@plt+0x196f4>
   2aadc:	ldr	r0, [fp, #-8]
   2aae0:	ldr	r0, [r0, #8]
   2aae4:	ldr	r1, [fp, #-20]	; 0xffffffec
   2aae8:	ldr	r0, [r0, r1, lsl #2]
   2aaec:	str	r0, [fp, #-40]	; 0xffffffd8
   2aaf0:	ldr	r0, [fp, #-12]
   2aaf4:	ldr	r0, [r0]
   2aaf8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2aafc:	add	r0, r0, r1, lsl #3
   2ab00:	str	r0, [sp, #48]	; 0x30
   2ab04:	ldr	r0, [sp, #48]	; 0x30
   2ab08:	ldr	r0, [r0, #4]
   2ab0c:	and	r0, r0, #255	; 0xff
   2ab10:	cmp	r0, #4
   2ab14:	beq	2ab1c <ftello64@plt+0x19254>
   2ab18:	b	2afac <ftello64@plt+0x196e4>
   2ab1c:	ldr	r0, [sp, #48]	; 0x30
   2ab20:	ldr	r0, [r0, #4]
   2ab24:	lsr	r0, r0, #8
   2ab28:	movw	r1, #1023	; 0x3ff
   2ab2c:	and	r0, r0, r1
   2ab30:	cmp	r0, #0
   2ab34:	beq	2ac18 <ftello64@plt+0x19350>
   2ab38:	ldr	r0, [fp, #-4]
   2ab3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2ab40:	ldr	r2, [fp, #-4]
   2ab44:	ldr	r2, [r2, #88]	; 0x58
   2ab48:	bl	2a5c4 <ftello64@plt+0x18cfc>
   2ab4c:	str	r0, [fp, #-44]	; 0xffffffd4
   2ab50:	ldr	r0, [sp, #48]	; 0x30
   2ab54:	ldr	r0, [r0, #4]
   2ab58:	lsr	r0, r0, #8
   2ab5c:	movw	r1, #1023	; 0x3ff
   2ab60:	and	r0, r0, r1
   2ab64:	and	r0, r0, #4
   2ab68:	cmp	r0, #0
   2ab6c:	beq	2ab80 <ftello64@plt+0x192b8>
   2ab70:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2ab74:	and	r0, r0, #1
   2ab78:	cmp	r0, #0
   2ab7c:	beq	2ac10 <ftello64@plt+0x19348>
   2ab80:	ldr	r0, [sp, #48]	; 0x30
   2ab84:	ldr	r0, [r0, #4]
   2ab88:	lsr	r0, r0, #8
   2ab8c:	movw	r1, #1023	; 0x3ff
   2ab90:	and	r0, r0, r1
   2ab94:	and	r0, r0, #8
   2ab98:	cmp	r0, #0
   2ab9c:	beq	2abb0 <ftello64@plt+0x192e8>
   2aba0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2aba4:	and	r0, r0, #1
   2aba8:	cmp	r0, #0
   2abac:	bne	2ac10 <ftello64@plt+0x19348>
   2abb0:	ldr	r0, [sp, #48]	; 0x30
   2abb4:	ldr	r0, [r0, #4]
   2abb8:	lsr	r0, r0, #8
   2abbc:	movw	r1, #1023	; 0x3ff
   2abc0:	and	r0, r0, r1
   2abc4:	and	r0, r0, #32
   2abc8:	cmp	r0, #0
   2abcc:	beq	2abe0 <ftello64@plt+0x19318>
   2abd0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2abd4:	and	r0, r0, #2
   2abd8:	cmp	r0, #0
   2abdc:	beq	2ac10 <ftello64@plt+0x19348>
   2abe0:	ldr	r0, [sp, #48]	; 0x30
   2abe4:	ldr	r0, [r0, #4]
   2abe8:	lsr	r0, r0, #8
   2abec:	movw	r1, #1023	; 0x3ff
   2abf0:	and	r0, r0, r1
   2abf4:	and	r0, r0, #128	; 0x80
   2abf8:	cmp	r0, #0
   2abfc:	beq	2ac14 <ftello64@plt+0x1934c>
   2ac00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2ac04:	and	r0, r0, #8
   2ac08:	cmp	r0, #0
   2ac0c:	bne	2ac14 <ftello64@plt+0x1934c>
   2ac10:	b	2afac <ftello64@plt+0x196e4>
   2ac14:	b	2ac18 <ftello64@plt+0x19350>
   2ac18:	ldr	r0, [fp, #-4]
   2ac1c:	ldr	r0, [r0, #108]	; 0x6c
   2ac20:	str	r0, [fp, #-36]	; 0xffffffdc
   2ac24:	ldr	r0, [fp, #-4]
   2ac28:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2ac2c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2ac30:	bl	2b81c <ftello64@plt+0x19f54>
   2ac34:	str	r0, [fp, #-16]
   2ac38:	ldr	r0, [fp, #-16]
   2ac3c:	cmp	r0, #0
   2ac40:	beq	2ac48 <ftello64@plt+0x19380>
   2ac44:	b	2afc4 <ftello64@plt+0x196fc>
   2ac48:	ldr	r0, [fp, #-12]
   2ac4c:	ldr	r0, [r0, #12]
   2ac50:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2ac54:	add	r0, r0, r1, lsl #2
   2ac58:	ldr	r0, [r0]
   2ac5c:	cmn	r0, #1
   2ac60:	beq	2ac68 <ftello64@plt+0x193a0>
   2ac64:	b	2ac68 <ftello64@plt+0x193a0>
   2ac68:	b	2ac6c <ftello64@plt+0x193a4>
   2ac6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2ac70:	ldr	r1, [fp, #-4]
   2ac74:	ldr	r1, [r1, #108]	; 0x6c
   2ac78:	cmp	r0, r1
   2ac7c:	bge	2afa8 <ftello64@plt+0x196e0>
   2ac80:	ldr	r0, [fp, #-4]
   2ac84:	ldr	r0, [r0, #116]	; 0x74
   2ac88:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2ac8c:	movw	r2, #24
   2ac90:	mul	r1, r1, r2
   2ac94:	add	r0, r0, r1
   2ac98:	str	r0, [sp, #32]
   2ac9c:	ldr	r0, [sp, #32]
   2aca0:	ldr	r0, [r0]
   2aca4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2aca8:	cmp	r0, r1
   2acac:	bne	2acc4 <ftello64@plt+0x193fc>
   2acb0:	ldr	r0, [sp, #32]
   2acb4:	ldr	r0, [r0, #4]
   2acb8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2acbc:	cmp	r0, r1
   2acc0:	beq	2acc8 <ftello64@plt+0x19400>
   2acc4:	b	2af98 <ftello64@plt+0x196d0>
   2acc8:	ldr	r0, [sp, #32]
   2accc:	ldr	r0, [r0, #12]
   2acd0:	ldr	r1, [sp, #32]
   2acd4:	ldr	r1, [r1, #8]
   2acd8:	sub	r0, r0, r1
   2acdc:	str	r0, [sp, #40]	; 0x28
   2ace0:	ldr	r0, [sp, #40]	; 0x28
   2ace4:	cmp	r0, #0
   2ace8:	bne	2ad24 <ftello64@plt+0x1945c>
   2acec:	ldr	r0, [fp, #-12]
   2acf0:	ldr	r0, [r0, #24]
   2acf4:	ldr	r1, [fp, #-12]
   2acf8:	ldr	r1, [r1, #20]
   2acfc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2ad00:	movw	r3, #12
   2ad04:	mul	r2, r2, r3
   2ad08:	add	r1, r1, r2
   2ad0c:	ldr	r1, [r1, #8]
   2ad10:	ldr	r1, [r1]
   2ad14:	mul	r1, r1, r3
   2ad18:	add	r0, r0, r1
   2ad1c:	str	r0, [sp, #16]
   2ad20:	b	2ad4c <ftello64@plt+0x19484>
   2ad24:	ldr	r0, [fp, #-12]
   2ad28:	ldr	r1, [r0, #12]
   2ad2c:	ldr	r0, [r0, #24]
   2ad30:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2ad34:	add	r1, r1, r2, lsl #2
   2ad38:	ldr	r1, [r1]
   2ad3c:	movw	r2, #12
   2ad40:	mul	r1, r1, r2
   2ad44:	add	r0, r0, r1
   2ad48:	str	r0, [sp, #16]
   2ad4c:	ldr	r0, [sp, #16]
   2ad50:	str	r0, [sp, #44]	; 0x2c
   2ad54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ad58:	ldr	r1, [sp, #32]
   2ad5c:	ldr	r2, [r1, #8]
   2ad60:	ldr	r1, [r1, #12]
   2ad64:	add	r0, r0, r1
   2ad68:	sub	r0, r0, r2
   2ad6c:	str	r0, [fp, #-28]	; 0xffffffe4
   2ad70:	ldr	r0, [fp, #-4]
   2ad74:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ad78:	sub	r1, r1, #1
   2ad7c:	ldr	r2, [r0, #88]	; 0x58
   2ad80:	bl	2a5c4 <ftello64@plt+0x18cfc>
   2ad84:	str	r0, [fp, #-44]	; 0xffffffd4
   2ad88:	ldr	r0, [fp, #-4]
   2ad8c:	ldr	r0, [r0, #100]	; 0x64
   2ad90:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ad94:	ldr	r0, [r0, r1, lsl #2]
   2ad98:	str	r0, [sp, #36]	; 0x24
   2ad9c:	ldr	r0, [fp, #-4]
   2ada0:	ldr	r0, [r0, #100]	; 0x64
   2ada4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2ada8:	add	r0, r0, r1, lsl #2
   2adac:	ldr	r0, [r0]
   2adb0:	movw	r1, #0
   2adb4:	cmp	r0, r1
   2adb8:	bne	2adc8 <ftello64@plt+0x19500>
   2adbc:	movw	r0, #0
   2adc0:	str	r0, [sp, #12]
   2adc4:	b	2ade4 <ftello64@plt+0x1951c>
   2adc8:	ldr	r0, [fp, #-4]
   2adcc:	ldr	r0, [r0, #100]	; 0x64
   2add0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2add4:	add	r0, r0, r1, lsl #2
   2add8:	ldr	r0, [r0]
   2addc:	ldr	r0, [r0, #8]
   2ade0:	str	r0, [sp, #12]
   2ade4:	ldr	r0, [sp, #12]
   2ade8:	str	r0, [fp, #-32]	; 0xffffffe0
   2adec:	ldr	r0, [sp, #36]	; 0x24
   2adf0:	movw	r1, #0
   2adf4:	cmp	r0, r1
   2adf8:	bne	2ae70 <ftello64@plt+0x195a8>
   2adfc:	ldr	r1, [fp, #-12]
   2ae00:	ldr	r2, [sp, #44]	; 0x2c
   2ae04:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ae08:	sub	r0, fp, #16
   2ae0c:	bl	27d88 <ftello64@plt+0x164c0>
   2ae10:	ldr	r1, [fp, #-4]
   2ae14:	ldr	r1, [r1, #100]	; 0x64
   2ae18:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ae1c:	str	r0, [r1, r2, lsl #2]
   2ae20:	ldr	r0, [fp, #-4]
   2ae24:	ldr	r0, [r0, #100]	; 0x64
   2ae28:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ae2c:	add	r0, r0, r1, lsl #2
   2ae30:	ldr	r0, [r0]
   2ae34:	movw	r1, #0
   2ae38:	cmp	r0, r1
   2ae3c:	movw	r0, #0
   2ae40:	str	r0, [sp, #8]
   2ae44:	bne	2ae5c <ftello64@plt+0x19594>
   2ae48:	ldr	r0, [fp, #-16]
   2ae4c:	cmp	r0, #0
   2ae50:	movw	r0, #0
   2ae54:	movne	r0, #1
   2ae58:	str	r0, [sp, #8]
   2ae5c:	ldr	r0, [sp, #8]
   2ae60:	tst	r0, #1
   2ae64:	beq	2ae6c <ftello64@plt+0x195a4>
   2ae68:	b	2afc4 <ftello64@plt+0x196fc>
   2ae6c:	b	2af1c <ftello64@plt+0x19654>
   2ae70:	ldr	r0, [sp, #36]	; 0x24
   2ae74:	ldr	r1, [r0, #40]	; 0x28
   2ae78:	ldr	r2, [sp, #44]	; 0x2c
   2ae7c:	add	r0, sp, #20
   2ae80:	bl	2bdb8 <ftello64@plt+0x1a4f0>
   2ae84:	str	r0, [fp, #-16]
   2ae88:	ldr	r0, [fp, #-16]
   2ae8c:	cmp	r0, #0
   2ae90:	beq	2aea0 <ftello64@plt+0x195d8>
   2ae94:	ldr	r0, [sp, #28]
   2ae98:	bl	17078 <ftello64@plt+0x57b0>
   2ae9c:	b	2afc4 <ftello64@plt+0x196fc>
   2aea0:	ldr	r1, [fp, #-12]
   2aea4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2aea8:	sub	r0, fp, #16
   2aeac:	add	r2, sp, #20
   2aeb0:	bl	27d88 <ftello64@plt+0x164c0>
   2aeb4:	ldr	r1, [fp, #-4]
   2aeb8:	ldr	r1, [r1, #100]	; 0x64
   2aebc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2aec0:	str	r0, [r1, r2, lsl #2]
   2aec4:	ldr	r0, [sp, #28]
   2aec8:	bl	17078 <ftello64@plt+0x57b0>
   2aecc:	ldr	r0, [fp, #-4]
   2aed0:	ldr	r0, [r0, #100]	; 0x64
   2aed4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2aed8:	add	r0, r0, r1, lsl #2
   2aedc:	ldr	r0, [r0]
   2aee0:	movw	r1, #0
   2aee4:	cmp	r0, r1
   2aee8:	movw	r0, #0
   2aeec:	str	r0, [sp, #4]
   2aef0:	bne	2af08 <ftello64@plt+0x19640>
   2aef4:	ldr	r0, [fp, #-16]
   2aef8:	cmp	r0, #0
   2aefc:	movw	r0, #0
   2af00:	movne	r0, #1
   2af04:	str	r0, [sp, #4]
   2af08:	ldr	r0, [sp, #4]
   2af0c:	tst	r0, #1
   2af10:	beq	2af18 <ftello64@plt+0x19650>
   2af14:	b	2afc4 <ftello64@plt+0x196fc>
   2af18:	b	2af1c <ftello64@plt+0x19654>
   2af1c:	ldr	r0, [sp, #40]	; 0x28
   2af20:	cmp	r0, #0
   2af24:	bne	2af94 <ftello64@plt+0x196cc>
   2af28:	ldr	r0, [fp, #-4]
   2af2c:	ldr	r0, [r0, #100]	; 0x64
   2af30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2af34:	add	r0, r0, r1, lsl #2
   2af38:	ldr	r0, [r0]
   2af3c:	ldr	r0, [r0, #8]
   2af40:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2af44:	cmp	r0, r1
   2af48:	ble	2af94 <ftello64@plt+0x196cc>
   2af4c:	ldr	r0, [fp, #-4]
   2af50:	ldr	r1, [sp, #44]	; 0x2c
   2af54:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2af58:	bl	2a980 <ftello64@plt+0x190b8>
   2af5c:	str	r0, [fp, #-16]
   2af60:	ldr	r0, [fp, #-16]
   2af64:	cmp	r0, #0
   2af68:	beq	2af70 <ftello64@plt+0x196a8>
   2af6c:	b	2afc4 <ftello64@plt+0x196fc>
   2af70:	ldr	r0, [fp, #-4]
   2af74:	ldr	r1, [sp, #44]	; 0x2c
   2af78:	bl	2aa94 <ftello64@plt+0x191cc>
   2af7c:	str	r0, [fp, #-16]
   2af80:	ldr	r0, [fp, #-16]
   2af84:	cmp	r0, #0
   2af88:	beq	2af90 <ftello64@plt+0x196c8>
   2af8c:	b	2afc4 <ftello64@plt+0x196fc>
   2af90:	b	2af94 <ftello64@plt+0x196cc>
   2af94:	b	2af98 <ftello64@plt+0x196d0>
   2af98:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2af9c:	add	r0, r0, #1
   2afa0:	str	r0, [fp, #-36]	; 0xffffffdc
   2afa4:	b	2ac6c <ftello64@plt+0x193a4>
   2afa8:	b	2afac <ftello64@plt+0x196e4>
   2afac:	ldr	r0, [fp, #-20]	; 0xffffffec
   2afb0:	add	r0, r0, #1
   2afb4:	str	r0, [fp, #-20]	; 0xffffffec
   2afb8:	b	2aac8 <ftello64@plt+0x19200>
   2afbc:	movw	r0, #0
   2afc0:	str	r0, [fp, #-16]
   2afc4:	ldr	r0, [fp, #-16]
   2afc8:	mov	sp, fp
   2afcc:	pop	{fp, pc}
   2afd0:	push	{fp, lr}
   2afd4:	mov	fp, sp
   2afd8:	sub	sp, sp, #48	; 0x30
   2afdc:	ldr	r2, [pc, #512]	; 2b1e4 <ftello64@plt+0x1991c>
   2afe0:	str	r0, [fp, #-8]
   2afe4:	str	r1, [fp, #-12]
   2afe8:	ldr	r0, [fp, #-8]
   2afec:	str	r0, [fp, #-20]	; 0xffffffec
   2aff0:	ldr	r0, [fp, #-20]	; 0xffffffec
   2aff4:	ldr	r0, [r0, #36]	; 0x24
   2aff8:	cmp	r2, r0
   2affc:	bhi	2b00c <ftello64@plt+0x19744>
   2b000:	movw	r0, #12
   2b004:	str	r0, [fp, #-4]
   2b008:	b	2b1d8 <ftello64@plt+0x19910>
   2b00c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b010:	ldr	r1, [fp, #-12]
   2b014:	ldr	r2, [r0, #36]	; 0x24
   2b018:	ldr	r3, [r0, #48]	; 0x30
   2b01c:	lsl	r2, r2, #1
   2b020:	cmp	r3, r2
   2b024:	str	r0, [sp, #20]
   2b028:	str	r1, [sp, #16]
   2b02c:	bge	2b040 <ftello64@plt+0x19778>
   2b030:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b034:	ldr	r0, [r0, #48]	; 0x30
   2b038:	str	r0, [sp, #12]
   2b03c:	b	2b050 <ftello64@plt+0x19788>
   2b040:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b044:	ldr	r0, [r0, #36]	; 0x24
   2b048:	lsl	r0, r0, #1
   2b04c:	str	r0, [sp, #12]
   2b050:	ldr	r0, [sp, #12]
   2b054:	ldr	r1, [sp, #16]
   2b058:	cmp	r1, r0
   2b05c:	bge	2b0a4 <ftello64@plt+0x197dc>
   2b060:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b064:	ldr	r1, [r0, #36]	; 0x24
   2b068:	ldr	r0, [r0, #48]	; 0x30
   2b06c:	lsl	r1, r1, #1
   2b070:	cmp	r0, r1
   2b074:	bge	2b088 <ftello64@plt+0x197c0>
   2b078:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b07c:	ldr	r0, [r0, #48]	; 0x30
   2b080:	str	r0, [sp, #8]
   2b084:	b	2b098 <ftello64@plt+0x197d0>
   2b088:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b08c:	ldr	r0, [r0, #36]	; 0x24
   2b090:	lsl	r0, r0, #1
   2b094:	str	r0, [sp, #8]
   2b098:	ldr	r0, [sp, #8]
   2b09c:	str	r0, [sp, #4]
   2b0a0:	b	2b0ac <ftello64@plt+0x197e4>
   2b0a4:	ldr	r0, [fp, #-12]
   2b0a8:	str	r0, [sp, #4]
   2b0ac:	ldr	r0, [sp, #4]
   2b0b0:	ldr	r1, [sp, #20]
   2b0b4:	str	r0, [sp]
   2b0b8:	mov	r0, r1
   2b0bc:	ldr	r1, [sp]
   2b0c0:	bl	1ed10 <ftello64@plt+0xd448>
   2b0c4:	str	r0, [fp, #-16]
   2b0c8:	ldr	r0, [fp, #-16]
   2b0cc:	cmp	r0, #0
   2b0d0:	beq	2b0e0 <ftello64@plt+0x19818>
   2b0d4:	ldr	r0, [fp, #-16]
   2b0d8:	str	r0, [fp, #-4]
   2b0dc:	b	2b1d8 <ftello64@plt+0x19910>
   2b0e0:	ldr	r0, [fp, #-8]
   2b0e4:	ldr	r0, [r0, #100]	; 0x64
   2b0e8:	movw	r1, #0
   2b0ec:	cmp	r0, r1
   2b0f0:	beq	2b13c <ftello64@plt+0x19874>
   2b0f4:	ldr	r0, [fp, #-8]
   2b0f8:	ldr	r0, [r0, #100]	; 0x64
   2b0fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   2b100:	ldr	r1, [r1, #36]	; 0x24
   2b104:	add	r1, r1, #1
   2b108:	lsl	r1, r1, #2
   2b10c:	bl	3845c <ftello64@plt+0x26b94>
   2b110:	str	r0, [sp, #24]
   2b114:	ldr	r0, [sp, #24]
   2b118:	movw	r1, #0
   2b11c:	cmp	r0, r1
   2b120:	bne	2b130 <ftello64@plt+0x19868>
   2b124:	movw	r0, #12
   2b128:	str	r0, [fp, #-4]
   2b12c:	b	2b1d8 <ftello64@plt+0x19910>
   2b130:	ldr	r0, [sp, #24]
   2b134:	ldr	r1, [fp, #-8]
   2b138:	str	r0, [r1, #100]	; 0x64
   2b13c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b140:	ldrsb	r0, [r0, #72]	; 0x48
   2b144:	cmp	r0, #0
   2b148:	beq	2b190 <ftello64@plt+0x198c8>
   2b14c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b150:	ldr	r0, [r0, #80]	; 0x50
   2b154:	cmp	r0, #1
   2b158:	ble	2b184 <ftello64@plt+0x198bc>
   2b15c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b160:	bl	1ee68 <ftello64@plt+0xd5a0>
   2b164:	str	r0, [fp, #-16]
   2b168:	ldr	r0, [fp, #-16]
   2b16c:	cmp	r0, #0
   2b170:	beq	2b180 <ftello64@plt+0x198b8>
   2b174:	ldr	r0, [fp, #-16]
   2b178:	str	r0, [fp, #-4]
   2b17c:	b	2b1d8 <ftello64@plt+0x19910>
   2b180:	b	2b18c <ftello64@plt+0x198c4>
   2b184:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b188:	bl	1f910 <ftello64@plt+0xe048>
   2b18c:	b	2b1d0 <ftello64@plt+0x19908>
   2b190:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b194:	ldr	r0, [r0, #80]	; 0x50
   2b198:	cmp	r0, #1
   2b19c:	ble	2b1ac <ftello64@plt+0x198e4>
   2b1a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b1a4:	bl	1fa14 <ftello64@plt+0xe14c>
   2b1a8:	b	2b1cc <ftello64@plt+0x19904>
   2b1ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b1b0:	ldr	r0, [r0, #64]	; 0x40
   2b1b4:	movw	r1, #0
   2b1b8:	cmp	r0, r1
   2b1bc:	beq	2b1c8 <ftello64@plt+0x19900>
   2b1c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b1c4:	bl	1fd54 <ftello64@plt+0xe48c>
   2b1c8:	b	2b1cc <ftello64@plt+0x19904>
   2b1cc:	b	2b1d0 <ftello64@plt+0x19908>
   2b1d0:	movw	r0, #0
   2b1d4:	str	r0, [fp, #-4]
   2b1d8:	ldr	r0, [fp, #-4]
   2b1dc:	mov	sp, fp
   2b1e0:	pop	{fp, pc}
   2b1e4:	svcne	0x00ffffff
   2b1e8:	push	{fp, lr}
   2b1ec:	mov	fp, sp
   2b1f0:	sub	sp, sp, #32
   2b1f4:	str	r0, [fp, #-8]
   2b1f8:	str	r1, [fp, #-12]
   2b1fc:	str	r2, [sp, #16]
   2b200:	ldr	r0, [sp, #16]
   2b204:	ldrb	r0, [r0, #52]	; 0x34
   2b208:	ubfx	r0, r0, #5, #1
   2b20c:	and	r0, r0, #255	; 0xff
   2b210:	cmp	r0, #0
   2b214:	beq	2b24c <ftello64@plt+0x19984>
   2b218:	ldr	r0, [fp, #-12]
   2b21c:	ldr	r1, [sp, #16]
   2b220:	bl	2e564 <ftello64@plt+0x1cc9c>
   2b224:	ldr	r1, [fp, #-8]
   2b228:	str	r0, [r1]
   2b22c:	ldr	r0, [fp, #-8]
   2b230:	ldr	r0, [r0]
   2b234:	cmp	r0, #0
   2b238:	beq	2b248 <ftello64@plt+0x19980>
   2b23c:	movw	r0, #0
   2b240:	str	r0, [fp, #-4]
   2b244:	b	2b360 <ftello64@plt+0x19a98>
   2b248:	b	2b24c <ftello64@plt+0x19984>
   2b24c:	ldr	r0, [fp, #-12]
   2b250:	ldr	r0, [r0, #4]
   2b254:	ldr	r1, [fp, #-12]
   2b258:	ldr	r2, [r1, #40]	; 0x28
   2b25c:	add	r3, r2, #1
   2b260:	str	r3, [r1, #40]	; 0x28
   2b264:	add	r0, r0, r2
   2b268:	ldrb	r0, [r0]
   2b26c:	strb	r0, [sp, #11]
   2b270:	ldr	r0, [sp, #16]
   2b274:	ldr	r0, [r0, #44]	; 0x2c
   2b278:	str	r0, [sp, #12]
   2b27c:	ldr	r0, [sp, #12]
   2b280:	movw	r1, #0
   2b284:	cmp	r0, r1
   2b288:	beq	2b2a8 <ftello64@plt+0x199e0>
   2b28c:	ldr	r0, [sp, #12]
   2b290:	ldrb	r1, [sp, #11]
   2b294:	mov	r2, r1
   2b298:	add	r0, r0, r1, lsl #2
   2b29c:	ldr	r0, [r0]
   2b2a0:	str	r0, [fp, #-4]
   2b2a4:	b	2b360 <ftello64@plt+0x19a98>
   2b2a8:	ldr	r0, [sp, #16]
   2b2ac:	ldr	r0, [r0, #48]	; 0x30
   2b2b0:	str	r0, [sp, #12]
   2b2b4:	ldr	r0, [sp, #12]
   2b2b8:	movw	r1, #0
   2b2bc:	cmp	r0, r1
   2b2c0:	beq	2b32c <ftello64@plt+0x19a64>
   2b2c4:	ldr	r0, [fp, #-12]
   2b2c8:	ldr	r1, [fp, #-12]
   2b2cc:	ldr	r1, [r1, #40]	; 0x28
   2b2d0:	sub	r1, r1, #1
   2b2d4:	ldr	r2, [fp, #-12]
   2b2d8:	ldr	r2, [r2, #88]	; 0x58
   2b2dc:	bl	2a5c4 <ftello64@plt+0x18cfc>
   2b2e0:	str	r0, [sp, #4]
   2b2e4:	ldr	r0, [sp, #4]
   2b2e8:	and	r0, r0, #1
   2b2ec:	cmp	r0, #0
   2b2f0:	beq	2b310 <ftello64@plt+0x19a48>
   2b2f4:	ldr	r0, [sp, #12]
   2b2f8:	ldrb	r1, [sp, #11]
   2b2fc:	orr	r1, r1, #256	; 0x100
   2b300:	add	r0, r0, r1, lsl #2
   2b304:	ldr	r0, [r0]
   2b308:	str	r0, [fp, #-4]
   2b30c:	b	2b360 <ftello64@plt+0x19a98>
   2b310:	ldr	r0, [sp, #12]
   2b314:	ldrb	r1, [sp, #11]
   2b318:	mov	r2, r1
   2b31c:	add	r0, r0, r1, lsl #2
   2b320:	ldr	r0, [r0]
   2b324:	str	r0, [fp, #-4]
   2b328:	b	2b360 <ftello64@plt+0x19a98>
   2b32c:	ldr	r0, [fp, #-12]
   2b330:	ldr	r0, [r0, #84]	; 0x54
   2b334:	ldr	r1, [sp, #16]
   2b338:	bl	2e940 <ftello64@plt+0x1d078>
   2b33c:	tst	r0, #1
   2b340:	bne	2b35c <ftello64@plt+0x19a94>
   2b344:	ldr	r0, [fp, #-8]
   2b348:	movw	r1, #12
   2b34c:	str	r1, [r0]
   2b350:	movw	r0, #0
   2b354:	str	r0, [fp, #-4]
   2b358:	b	2b360 <ftello64@plt+0x19a98>
   2b35c:	b	2b270 <ftello64@plt+0x199a8>
   2b360:	ldr	r0, [fp, #-4]
   2b364:	mov	sp, fp
   2b368:	pop	{fp, pc}
   2b36c:	push	{fp, lr}
   2b370:	mov	fp, sp
   2b374:	sub	sp, sp, #56	; 0x38
   2b378:	str	r0, [fp, #-8]
   2b37c:	str	r1, [fp, #-12]
   2b380:	str	r2, [fp, #-16]
   2b384:	ldr	r0, [fp, #-12]
   2b388:	ldr	r0, [r0, #84]	; 0x54
   2b38c:	str	r0, [fp, #-20]	; 0xffffffec
   2b390:	ldr	r0, [fp, #-12]
   2b394:	ldr	r0, [r0, #40]	; 0x28
   2b398:	str	r0, [fp, #-24]	; 0xffffffe8
   2b39c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2b3a0:	ldr	r1, [fp, #-12]
   2b3a4:	ldr	r1, [r1, #104]	; 0x68
   2b3a8:	cmp	r0, r1
   2b3ac:	ble	2b3d8 <ftello64@plt+0x19b10>
   2b3b0:	ldr	r0, [fp, #-16]
   2b3b4:	ldr	r1, [fp, #-12]
   2b3b8:	ldr	r1, [r1, #100]	; 0x64
   2b3bc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2b3c0:	add	r1, r1, r2, lsl #2
   2b3c4:	str	r0, [r1]
   2b3c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2b3cc:	ldr	r1, [fp, #-12]
   2b3d0:	str	r0, [r1, #104]	; 0x68
   2b3d4:	b	2b514 <ftello64@plt+0x19c4c>
   2b3d8:	ldr	r0, [fp, #-12]
   2b3dc:	ldr	r0, [r0, #100]	; 0x64
   2b3e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2b3e4:	add	r0, r0, r1, lsl #2
   2b3e8:	ldr	r0, [r0]
   2b3ec:	movw	r1, #0
   2b3f0:	cmp	r0, r1
   2b3f4:	bne	2b414 <ftello64@plt+0x19b4c>
   2b3f8:	ldr	r0, [fp, #-16]
   2b3fc:	ldr	r1, [fp, #-12]
   2b400:	ldr	r1, [r1, #100]	; 0x64
   2b404:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2b408:	add	r1, r1, r2, lsl #2
   2b40c:	str	r0, [r1]
   2b410:	b	2b510 <ftello64@plt+0x19c48>
   2b414:	mov	r0, #0
   2b418:	str	r0, [sp, #4]
   2b41c:	ldr	r0, [fp, #-12]
   2b420:	ldr	r0, [r0, #100]	; 0x64
   2b424:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2b428:	add	r0, r0, r1, lsl #2
   2b42c:	ldr	r0, [r0]
   2b430:	str	r0, [sp, #28]
   2b434:	ldr	r0, [sp, #28]
   2b438:	ldr	r0, [r0, #40]	; 0x28
   2b43c:	str	r0, [sp, #8]
   2b440:	ldr	r0, [fp, #-16]
   2b444:	movw	r1, #0
   2b448:	cmp	r0, r1
   2b44c:	beq	2b494 <ftello64@plt+0x19bcc>
   2b450:	ldr	r0, [fp, #-16]
   2b454:	ldr	r0, [r0, #40]	; 0x28
   2b458:	str	r0, [sp, #4]
   2b45c:	ldr	r1, [sp, #4]
   2b460:	ldr	r2, [sp, #8]
   2b464:	add	r0, sp, #12
   2b468:	bl	2bdb8 <ftello64@plt+0x1a4f0>
   2b46c:	ldr	r1, [fp, #-8]
   2b470:	str	r0, [r1]
   2b474:	ldr	r0, [fp, #-8]
   2b478:	ldr	r0, [r0]
   2b47c:	cmp	r0, #0
   2b480:	beq	2b490 <ftello64@plt+0x19bc8>
   2b484:	movw	r0, #0
   2b488:	str	r0, [fp, #-4]
   2b48c:	b	2b5dc <ftello64@plt+0x19d14>
   2b490:	b	2b4b0 <ftello64@plt+0x19be8>
   2b494:	ldr	r0, [sp, #8]
   2b498:	ldr	r1, [r0]
   2b49c:	str	r1, [sp, #12]
   2b4a0:	ldr	r1, [r0, #4]
   2b4a4:	str	r1, [sp, #16]
   2b4a8:	ldr	r0, [r0, #8]
   2b4ac:	str	r0, [sp, #20]
   2b4b0:	ldr	r0, [fp, #-12]
   2b4b4:	ldr	r1, [r0, #40]	; 0x28
   2b4b8:	ldr	r2, [r0, #88]	; 0x58
   2b4bc:	sub	r1, r1, #1
   2b4c0:	bl	2a5c4 <ftello64@plt+0x18cfc>
   2b4c4:	str	r0, [sp, #24]
   2b4c8:	ldr	r0, [fp, #-8]
   2b4cc:	ldr	r1, [fp, #-20]	; 0xffffffec
   2b4d0:	ldr	r3, [sp, #24]
   2b4d4:	add	r2, sp, #12
   2b4d8:	bl	27d88 <ftello64@plt+0x164c0>
   2b4dc:	ldr	r1, [fp, #-12]
   2b4e0:	ldr	r1, [r1, #100]	; 0x64
   2b4e4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2b4e8:	add	r1, r1, r2, lsl #2
   2b4ec:	str	r0, [r1]
   2b4f0:	str	r0, [fp, #-16]
   2b4f4:	ldr	r0, [sp, #4]
   2b4f8:	movw	r1, #0
   2b4fc:	cmp	r0, r1
   2b500:	beq	2b50c <ftello64@plt+0x19c44>
   2b504:	ldr	r0, [sp, #20]
   2b508:	bl	17078 <ftello64@plt+0x57b0>
   2b50c:	b	2b510 <ftello64@plt+0x19c48>
   2b510:	b	2b514 <ftello64@plt+0x19c4c>
   2b514:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b518:	ldr	r0, [r0, #76]	; 0x4c
   2b51c:	cmp	r0, #0
   2b520:	beq	2b5d4 <ftello64@plt+0x19d0c>
   2b524:	ldr	r0, [fp, #-16]
   2b528:	movw	r1, #0
   2b52c:	cmp	r0, r1
   2b530:	beq	2b5d4 <ftello64@plt+0x19d0c>
   2b534:	ldr	r0, [fp, #-12]
   2b538:	ldr	r1, [fp, #-16]
   2b53c:	add	r1, r1, #4
   2b540:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2b544:	bl	2a980 <ftello64@plt+0x190b8>
   2b548:	ldr	r1, [fp, #-8]
   2b54c:	str	r0, [r1]
   2b550:	ldr	r0, [fp, #-8]
   2b554:	ldr	r0, [r0]
   2b558:	cmp	r0, #0
   2b55c:	beq	2b56c <ftello64@plt+0x19ca4>
   2b560:	movw	r0, #0
   2b564:	str	r0, [fp, #-4]
   2b568:	b	2b5dc <ftello64@plt+0x19d14>
   2b56c:	ldr	r0, [fp, #-16]
   2b570:	ldrb	r0, [r0, #52]	; 0x34
   2b574:	ubfx	r0, r0, #6, #1
   2b578:	and	r0, r0, #255	; 0xff
   2b57c:	cmp	r0, #0
   2b580:	beq	2b5d0 <ftello64@plt+0x19d08>
   2b584:	ldr	r0, [fp, #-12]
   2b588:	ldr	r1, [fp, #-16]
   2b58c:	add	r1, r1, #4
   2b590:	bl	2aa94 <ftello64@plt+0x191cc>
   2b594:	ldr	r1, [fp, #-8]
   2b598:	str	r0, [r1]
   2b59c:	ldr	r0, [fp, #-8]
   2b5a0:	ldr	r0, [r0]
   2b5a4:	cmp	r0, #0
   2b5a8:	beq	2b5b8 <ftello64@plt+0x19cf0>
   2b5ac:	movw	r0, #0
   2b5b0:	str	r0, [fp, #-4]
   2b5b4:	b	2b5dc <ftello64@plt+0x19d14>
   2b5b8:	ldr	r0, [fp, #-12]
   2b5bc:	ldr	r0, [r0, #100]	; 0x64
   2b5c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2b5c4:	add	r0, r0, r1, lsl #2
   2b5c8:	ldr	r0, [r0]
   2b5cc:	str	r0, [fp, #-16]
   2b5d0:	b	2b5d4 <ftello64@plt+0x19d0c>
   2b5d4:	ldr	r0, [fp, #-16]
   2b5d8:	str	r0, [fp, #-4]
   2b5dc:	ldr	r0, [fp, #-4]
   2b5e0:	mov	sp, fp
   2b5e4:	pop	{fp, pc}
   2b5e8:	push	{fp, lr}
   2b5ec:	mov	fp, sp
   2b5f0:	sub	sp, sp, #32
   2b5f4:	str	r0, [fp, #-8]
   2b5f8:	str	r1, [fp, #-12]
   2b5fc:	ldr	r0, [fp, #-12]
   2b600:	ldr	r0, [r0, #104]	; 0x68
   2b604:	str	r0, [sp, #12]
   2b608:	ldr	r0, [fp, #-12]
   2b60c:	ldr	r0, [r0, #40]	; 0x28
   2b610:	str	r0, [sp, #8]
   2b614:	ldr	r0, [sp, #8]
   2b618:	add	r0, r0, #1
   2b61c:	str	r0, [sp, #8]
   2b620:	ldr	r1, [sp, #12]
   2b624:	cmp	r0, r1
   2b628:	ble	2b638 <ftello64@plt+0x19d70>
   2b62c:	movw	r0, #0
   2b630:	str	r0, [fp, #-4]
   2b634:	b	2b6c0 <ftello64@plt+0x19df8>
   2b638:	ldr	r0, [fp, #-12]
   2b63c:	ldr	r1, [r0, #40]	; 0x28
   2b640:	add	r1, r1, #1
   2b644:	str	r1, [r0, #40]	; 0x28
   2b648:	ldr	r0, [fp, #-12]
   2b64c:	ldr	r0, [r0, #100]	; 0x64
   2b650:	ldr	r1, [sp, #8]
   2b654:	add	r0, r0, r1, lsl #2
   2b658:	ldr	r0, [r0]
   2b65c:	movw	r1, #0
   2b660:	cmp	r0, r1
   2b664:	beq	2b614 <ftello64@plt+0x19d4c>
   2b668:	ldr	r0, [fp, #-8]
   2b66c:	ldr	r1, [fp, #-12]
   2b670:	movw	r2, #0
   2b674:	bl	2b36c <ftello64@plt+0x19aa4>
   2b678:	str	r0, [sp, #16]
   2b67c:	ldr	r0, [fp, #-8]
   2b680:	ldr	r0, [r0]
   2b684:	cmp	r0, #0
   2b688:	movw	r0, #0
   2b68c:	str	r0, [sp, #4]
   2b690:	bne	2b6ac <ftello64@plt+0x19de4>
   2b694:	ldr	r0, [sp, #16]
   2b698:	movw	r1, #0
   2b69c:	cmp	r0, r1
   2b6a0:	movw	r0, #0
   2b6a4:	moveq	r0, #1
   2b6a8:	str	r0, [sp, #4]
   2b6ac:	ldr	r0, [sp, #4]
   2b6b0:	tst	r0, #1
   2b6b4:	bne	2b5fc <ftello64@plt+0x19d34>
   2b6b8:	ldr	r0, [sp, #16]
   2b6bc:	str	r0, [fp, #-4]
   2b6c0:	ldr	r0, [fp, #-4]
   2b6c4:	mov	sp, fp
   2b6c8:	pop	{fp, pc}
   2b6cc:	push	{fp, lr}
   2b6d0:	mov	fp, sp
   2b6d4:	sub	sp, sp, #24
   2b6d8:	str	r0, [fp, #-8]
   2b6dc:	str	r1, [sp, #12]
   2b6e0:	str	r2, [sp, #8]
   2b6e4:	ldr	r0, [fp, #-8]
   2b6e8:	ldr	r0, [r0, #132]	; 0x84
   2b6ec:	movw	r1, #0
   2b6f0:	cmp	r0, r1
   2b6f4:	beq	2b6fc <ftello64@plt+0x19e34>
   2b6f8:	b	2b6fc <ftello64@plt+0x19e34>
   2b6fc:	ldr	r0, [fp, #-8]
   2b700:	ldr	r0, [r0, #128]	; 0x80
   2b704:	cmp	r0, #0
   2b708:	ble	2b710 <ftello64@plt+0x19e48>
   2b70c:	b	2b710 <ftello64@plt+0x19e48>
   2b710:	ldr	r0, [fp, #-8]
   2b714:	ldr	r0, [r0, #124]	; 0x7c
   2b718:	ldr	r1, [fp, #-8]
   2b71c:	ldr	r1, [r1, #128]	; 0x80
   2b720:	cmp	r0, r1
   2b724:	bne	2b784 <ftello64@plt+0x19ebc>
   2b728:	ldr	r0, [fp, #-8]
   2b72c:	ldr	r0, [r0, #128]	; 0x80
   2b730:	lsl	r0, r0, #1
   2b734:	str	r0, [sp, #4]
   2b738:	ldr	r0, [fp, #-8]
   2b73c:	ldr	r0, [r0, #132]	; 0x84
   2b740:	ldr	r1, [sp, #4]
   2b744:	lsl	r1, r1, #2
   2b748:	bl	3845c <ftello64@plt+0x26b94>
   2b74c:	str	r0, [sp]
   2b750:	ldr	r0, [sp]
   2b754:	movw	r1, #0
   2b758:	cmp	r0, r1
   2b75c:	bne	2b76c <ftello64@plt+0x19ea4>
   2b760:	movw	r0, #12
   2b764:	str	r0, [fp, #-4]
   2b768:	b	2b810 <ftello64@plt+0x19f48>
   2b76c:	ldr	r0, [sp]
   2b770:	ldr	r1, [fp, #-8]
   2b774:	str	r0, [r1, #132]	; 0x84
   2b778:	ldr	r0, [sp, #4]
   2b77c:	ldr	r1, [fp, #-8]
   2b780:	str	r0, [r1, #128]	; 0x80
   2b784:	mov	r0, #1
   2b788:	mov	r1, #24
   2b78c:	bl	38350 <ftello64@plt+0x26a88>
   2b790:	ldr	r1, [fp, #-8]
   2b794:	ldr	r2, [r1, #124]	; 0x7c
   2b798:	ldr	r1, [r1, #132]	; 0x84
   2b79c:	str	r0, [r1, r2, lsl #2]
   2b7a0:	ldr	r0, [fp, #-8]
   2b7a4:	ldr	r1, [r0, #124]	; 0x7c
   2b7a8:	ldr	r0, [r0, #132]	; 0x84
   2b7ac:	add	r0, r0, r1, lsl #2
   2b7b0:	ldr	r0, [r0]
   2b7b4:	movw	r1, #0
   2b7b8:	cmp	r0, r1
   2b7bc:	bne	2b7cc <ftello64@plt+0x19f04>
   2b7c0:	movw	r0, #12
   2b7c4:	str	r0, [fp, #-4]
   2b7c8:	b	2b810 <ftello64@plt+0x19f48>
   2b7cc:	ldr	r0, [sp, #12]
   2b7d0:	ldr	r1, [fp, #-8]
   2b7d4:	ldr	r2, [r1, #124]	; 0x7c
   2b7d8:	ldr	r1, [r1, #132]	; 0x84
   2b7dc:	ldr	r1, [r1, r2, lsl #2]
   2b7e0:	str	r0, [r1, #4]
   2b7e4:	ldr	r0, [sp, #8]
   2b7e8:	ldr	r1, [fp, #-8]
   2b7ec:	ldr	r2, [r1, #124]	; 0x7c
   2b7f0:	ldr	r3, [r1, #132]	; 0x84
   2b7f4:	add	ip, r2, #1
   2b7f8:	str	ip, [r1, #124]	; 0x7c
   2b7fc:	add	r1, r3, r2, lsl #2
   2b800:	ldr	r1, [r1]
   2b804:	str	r0, [r1]
   2b808:	movw	r0, #0
   2b80c:	str	r0, [fp, #-4]
   2b810:	ldr	r0, [fp, #-4]
   2b814:	mov	sp, fp
   2b818:	pop	{fp, pc}
   2b81c:	push	{fp, lr}
   2b820:	mov	fp, sp
   2b824:	sub	sp, sp, #96	; 0x60
   2b828:	str	r0, [fp, #-8]
   2b82c:	str	r1, [fp, #-12]
   2b830:	str	r2, [fp, #-16]
   2b834:	ldr	r0, [fp, #-8]
   2b838:	ldr	r0, [r0, #84]	; 0x54
   2b83c:	str	r0, [fp, #-20]	; 0xffffffec
   2b840:	ldr	r0, [fp, #-8]
   2b844:	ldr	r0, [r0, #4]
   2b848:	str	r0, [fp, #-32]	; 0xffffffe0
   2b84c:	ldr	r0, [fp, #-8]
   2b850:	ldr	r1, [fp, #-16]
   2b854:	bl	2c104 <ftello64@plt+0x1a83c>
   2b858:	str	r0, [fp, #-36]	; 0xffffffdc
   2b85c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2b860:	cmn	r0, #1
   2b864:	beq	2b8c4 <ftello64@plt+0x19ffc>
   2b868:	ldr	r0, [fp, #-8]
   2b86c:	ldr	r0, [r0, #116]	; 0x74
   2b870:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2b874:	movw	r2, #24
   2b878:	mul	r1, r1, r2
   2b87c:	add	r0, r0, r1
   2b880:	str	r0, [fp, #-40]	; 0xffffffd8
   2b884:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2b888:	ldr	r0, [r0]
   2b88c:	ldr	r1, [fp, #-12]
   2b890:	cmp	r0, r1
   2b894:	bne	2b8a4 <ftello64@plt+0x19fdc>
   2b898:	movw	r0, #0
   2b89c:	str	r0, [fp, #-4]
   2b8a0:	b	2bdac <ftello64@plt+0x1a4e4>
   2b8a4:	b	2b8a8 <ftello64@plt+0x19fe0>
   2b8a8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2b8ac:	add	r1, r0, #24
   2b8b0:	str	r1, [fp, #-40]	; 0xffffffd8
   2b8b4:	ldrsb	r0, [r0, #20]
   2b8b8:	cmp	r0, #0
   2b8bc:	bne	2b884 <ftello64@plt+0x19fbc>
   2b8c0:	b	2b8c4 <ftello64@plt+0x19ffc>
   2b8c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b8c8:	ldr	r0, [r0]
   2b8cc:	ldr	r1, [fp, #-12]
   2b8d0:	add	r0, r0, r1, lsl #3
   2b8d4:	ldr	r0, [r0]
   2b8d8:	str	r0, [fp, #-24]	; 0xffffffe8
   2b8dc:	movw	r0, #0
   2b8e0:	str	r0, [fp, #-28]	; 0xffffffe4
   2b8e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b8e8:	ldr	r1, [fp, #-8]
   2b8ec:	ldr	r1, [r1, #124]	; 0x7c
   2b8f0:	cmp	r0, r1
   2b8f4:	bge	2bda4 <ftello64@plt+0x1a4dc>
   2b8f8:	ldr	r0, [fp, #-8]
   2b8fc:	ldr	r0, [r0, #132]	; 0x84
   2b900:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2b904:	ldr	r0, [r0, r1, lsl #2]
   2b908:	str	r0, [sp, #48]	; 0x30
   2b90c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b910:	ldr	r0, [r0]
   2b914:	ldr	r1, [sp, #48]	; 0x30
   2b918:	ldr	r1, [r1, #4]
   2b91c:	add	r0, r0, r1, lsl #3
   2b920:	ldr	r0, [r0]
   2b924:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2b928:	cmp	r0, r1
   2b92c:	beq	2b934 <ftello64@plt+0x1a06c>
   2b930:	b	2bd94 <ftello64@plt+0x1a4cc>
   2b934:	ldr	r0, [sp, #48]	; 0x30
   2b938:	ldr	r0, [r0]
   2b93c:	str	r0, [sp, #36]	; 0x24
   2b940:	ldr	r0, [fp, #-16]
   2b944:	str	r0, [sp, #32]
   2b948:	movw	r0, #0
   2b94c:	str	r0, [sp, #40]	; 0x28
   2b950:	ldr	r0, [sp, #40]	; 0x28
   2b954:	ldr	r1, [sp, #48]	; 0x30
   2b958:	ldr	r1, [r1, #16]
   2b95c:	cmp	r0, r1
   2b960:	bge	2bacc <ftello64@plt+0x1a204>
   2b964:	ldr	r0, [sp, #48]	; 0x30
   2b968:	ldr	r0, [r0, #20]
   2b96c:	ldr	r1, [sp, #40]	; 0x28
   2b970:	add	r0, r0, r1, lsl #2
   2b974:	ldr	r0, [r0]
   2b978:	str	r0, [sp, #44]	; 0x2c
   2b97c:	ldr	r0, [sp, #44]	; 0x2c
   2b980:	ldr	r0, [r0, #4]
   2b984:	ldr	r1, [sp, #36]	; 0x24
   2b988:	sub	r0, r0, r1
   2b98c:	str	r0, [sp, #28]
   2b990:	ldr	r0, [sp, #28]
   2b994:	cmp	r0, #0
   2b998:	ble	2ba44 <ftello64@plt+0x1a17c>
   2b99c:	ldr	r0, [sp, #32]
   2b9a0:	ldr	r1, [sp, #28]
   2b9a4:	add	r0, r0, r1
   2b9a8:	ldr	r1, [fp, #-8]
   2b9ac:	ldr	r1, [r1, #28]
   2b9b0:	cmp	r0, r1
   2b9b4:	ble	2ba14 <ftello64@plt+0x1a14c>
   2b9b8:	ldr	r0, [sp, #32]
   2b9bc:	ldr	r1, [sp, #28]
   2b9c0:	add	r0, r0, r1
   2b9c4:	ldr	r1, [fp, #-8]
   2b9c8:	ldr	r1, [r1, #48]	; 0x30
   2b9cc:	cmp	r0, r1
   2b9d0:	ble	2b9d8 <ftello64@plt+0x1a110>
   2b9d4:	b	2bacc <ftello64@plt+0x1a204>
   2b9d8:	ldr	r0, [fp, #-8]
   2b9dc:	ldr	r1, [sp, #32]
   2b9e0:	ldr	r2, [sp, #28]
   2b9e4:	add	r1, r1, r2
   2b9e8:	bl	2c1ec <ftello64@plt+0x1a924>
   2b9ec:	str	r0, [fp, #-44]	; 0xffffffd4
   2b9f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2b9f4:	cmp	r0, #0
   2b9f8:	beq	2ba08 <ftello64@plt+0x1a140>
   2b9fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2ba00:	str	r0, [fp, #-4]
   2ba04:	b	2bdac <ftello64@plt+0x1a4e4>
   2ba08:	ldr	r0, [fp, #-8]
   2ba0c:	ldr	r0, [r0, #4]
   2ba10:	str	r0, [fp, #-32]	; 0xffffffe0
   2ba14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ba18:	ldr	r1, [sp, #32]
   2ba1c:	add	r0, r0, r1
   2ba20:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2ba24:	ldr	r2, [sp, #36]	; 0x24
   2ba28:	add	r1, r1, r2
   2ba2c:	ldr	r2, [sp, #28]
   2ba30:	bl	115ec <memcmp@plt>
   2ba34:	cmp	r0, #0
   2ba38:	beq	2ba40 <ftello64@plt+0x1a178>
   2ba3c:	b	2bacc <ftello64@plt+0x1a204>
   2ba40:	b	2ba44 <ftello64@plt+0x1a17c>
   2ba44:	ldr	r0, [sp, #28]
   2ba48:	ldr	r1, [sp, #32]
   2ba4c:	add	r0, r1, r0
   2ba50:	str	r0, [sp, #32]
   2ba54:	ldr	r0, [sp, #28]
   2ba58:	ldr	r1, [sp, #36]	; 0x24
   2ba5c:	add	r0, r1, r0
   2ba60:	str	r0, [sp, #36]	; 0x24
   2ba64:	ldr	r0, [fp, #-8]
   2ba68:	ldr	r1, [sp, #48]	; 0x30
   2ba6c:	ldr	r2, [sp, #44]	; 0x2c
   2ba70:	ldr	r3, [fp, #-12]
   2ba74:	ldr	ip, [fp, #-16]
   2ba78:	str	ip, [sp]
   2ba7c:	bl	2c308 <ftello64@plt+0x1aa40>
   2ba80:	str	r0, [fp, #-44]	; 0xffffffd4
   2ba84:	ldr	r0, [fp, #-8]
   2ba88:	ldr	r0, [r0, #4]
   2ba8c:	str	r0, [fp, #-32]	; 0xffffffe0
   2ba90:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2ba94:	cmp	r0, #1
   2ba98:	bne	2baa0 <ftello64@plt+0x1a1d8>
   2ba9c:	b	2babc <ftello64@plt+0x1a1f4>
   2baa0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2baa4:	cmp	r0, #0
   2baa8:	beq	2bab8 <ftello64@plt+0x1a1f0>
   2baac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bab0:	str	r0, [fp, #-4]
   2bab4:	b	2bdac <ftello64@plt+0x1a4e4>
   2bab8:	b	2babc <ftello64@plt+0x1a1f4>
   2babc:	ldr	r0, [sp, #40]	; 0x28
   2bac0:	add	r0, r0, #1
   2bac4:	str	r0, [sp, #40]	; 0x28
   2bac8:	b	2b950 <ftello64@plt+0x1a088>
   2bacc:	ldr	r0, [sp, #40]	; 0x28
   2bad0:	ldr	r1, [sp, #48]	; 0x30
   2bad4:	ldr	r1, [r1, #16]
   2bad8:	cmp	r0, r1
   2badc:	bge	2bae4 <ftello64@plt+0x1a21c>
   2bae0:	b	2bd94 <ftello64@plt+0x1a4cc>
   2bae4:	ldr	r0, [sp, #40]	; 0x28
   2bae8:	cmp	r0, #0
   2baec:	ble	2bafc <ftello64@plt+0x1a234>
   2baf0:	ldr	r0, [sp, #36]	; 0x24
   2baf4:	add	r0, r0, #1
   2baf8:	str	r0, [sp, #36]	; 0x24
   2bafc:	b	2bb00 <ftello64@plt+0x1a238>
   2bb00:	ldr	r0, [sp, #36]	; 0x24
   2bb04:	ldr	r1, [fp, #-16]
   2bb08:	cmp	r0, r1
   2bb0c:	bgt	2bd90 <ftello64@plt+0x1a4c8>
   2bb10:	ldr	r0, [sp, #36]	; 0x24
   2bb14:	ldr	r1, [sp, #48]	; 0x30
   2bb18:	ldr	r1, [r1]
   2bb1c:	sub	r0, r0, r1
   2bb20:	str	r0, [sp, #20]
   2bb24:	ldr	r0, [sp, #20]
   2bb28:	cmp	r0, #0
   2bb2c:	ble	2bbd0 <ftello64@plt+0x1a308>
   2bb30:	ldr	r0, [sp, #32]
   2bb34:	ldr	r1, [fp, #-8]
   2bb38:	ldr	r1, [r1, #28]
   2bb3c:	cmp	r0, r1
   2bb40:	blt	2bb94 <ftello64@plt+0x1a2cc>
   2bb44:	ldr	r0, [sp, #32]
   2bb48:	ldr	r1, [fp, #-8]
   2bb4c:	ldr	r1, [r1, #48]	; 0x30
   2bb50:	cmp	r0, r1
   2bb54:	blt	2bb5c <ftello64@plt+0x1a294>
   2bb58:	b	2bd90 <ftello64@plt+0x1a4c8>
   2bb5c:	ldr	r0, [fp, #-8]
   2bb60:	ldr	r1, [sp, #32]
   2bb64:	add	r1, r1, #1
   2bb68:	bl	2afd0 <ftello64@plt+0x19708>
   2bb6c:	str	r0, [fp, #-44]	; 0xffffffd4
   2bb70:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bb74:	cmp	r0, #0
   2bb78:	beq	2bb88 <ftello64@plt+0x1a2c0>
   2bb7c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bb80:	str	r0, [fp, #-4]
   2bb84:	b	2bdac <ftello64@plt+0x1a4e4>
   2bb88:	ldr	r0, [fp, #-8]
   2bb8c:	ldr	r0, [r0, #4]
   2bb90:	str	r0, [fp, #-32]	; 0xffffffe0
   2bb94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2bb98:	ldr	r1, [sp, #32]
   2bb9c:	add	r2, r1, #1
   2bba0:	str	r2, [sp, #32]
   2bba4:	add	r0, r0, r1
   2bba8:	ldrb	r0, [r0]
   2bbac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2bbb0:	ldr	r2, [sp, #36]	; 0x24
   2bbb4:	sub	r2, r2, #1
   2bbb8:	add	r1, r1, r2
   2bbbc:	ldrb	r1, [r1]
   2bbc0:	cmp	r0, r1
   2bbc4:	beq	2bbcc <ftello64@plt+0x1a304>
   2bbc8:	b	2bd90 <ftello64@plt+0x1a4c8>
   2bbcc:	b	2bbd0 <ftello64@plt+0x1a308>
   2bbd0:	ldr	r0, [fp, #-8]
   2bbd4:	ldr	r0, [r0, #100]	; 0x64
   2bbd8:	ldr	r1, [sp, #36]	; 0x24
   2bbdc:	add	r0, r0, r1, lsl #2
   2bbe0:	ldr	r0, [r0]
   2bbe4:	movw	r1, #0
   2bbe8:	cmp	r0, r1
   2bbec:	bne	2bbf4 <ftello64@plt+0x1a32c>
   2bbf0:	b	2bd80 <ftello64@plt+0x1a4b8>
   2bbf4:	ldr	r0, [fp, #-8]
   2bbf8:	ldr	r0, [r0, #100]	; 0x64
   2bbfc:	ldr	r1, [sp, #36]	; 0x24
   2bc00:	add	r0, r0, r1, lsl #2
   2bc04:	ldr	r0, [r0]
   2bc08:	add	r0, r0, #4
   2bc0c:	str	r0, [sp, #16]
   2bc10:	ldr	r0, [fp, #-20]	; 0xffffffec
   2bc14:	ldr	r1, [sp, #16]
   2bc18:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2bc1c:	movw	r3, #9
   2bc20:	bl	2c3fc <ftello64@plt+0x1ab34>
   2bc24:	str	r0, [sp, #24]
   2bc28:	ldr	r0, [sp, #24]
   2bc2c:	cmn	r0, #1
   2bc30:	bne	2bc38 <ftello64@plt+0x1a370>
   2bc34:	b	2bd80 <ftello64@plt+0x1a4b8>
   2bc38:	ldr	r0, [sp, #48]	; 0x30
   2bc3c:	ldr	r0, [r0, #8]
   2bc40:	movw	r1, #0
   2bc44:	cmp	r0, r1
   2bc48:	bne	2bc94 <ftello64@plt+0x1a3cc>
   2bc4c:	ldr	r0, [sp, #36]	; 0x24
   2bc50:	ldr	r1, [sp, #48]	; 0x30
   2bc54:	ldr	r1, [r1]
   2bc58:	sub	r0, r0, r1
   2bc5c:	add	r1, r0, #1
   2bc60:	movw	r0, #12
   2bc64:	bl	38350 <ftello64@plt+0x26a88>
   2bc68:	ldr	r1, [sp, #48]	; 0x30
   2bc6c:	str	r0, [r1, #8]
   2bc70:	ldr	r0, [sp, #48]	; 0x30
   2bc74:	ldr	r0, [r0, #8]
   2bc78:	movw	r1, #0
   2bc7c:	cmp	r0, r1
   2bc80:	bne	2bc90 <ftello64@plt+0x1a3c8>
   2bc84:	movw	r0, #12
   2bc88:	str	r0, [fp, #-4]
   2bc8c:	b	2bdac <ftello64@plt+0x1a4e4>
   2bc90:	b	2bc94 <ftello64@plt+0x1a3cc>
   2bc94:	ldr	r0, [fp, #-8]
   2bc98:	ldr	r1, [sp, #48]	; 0x30
   2bc9c:	ldr	r1, [r1, #8]
   2bca0:	ldr	r2, [sp, #48]	; 0x30
   2bca4:	ldr	r2, [r2, #4]
   2bca8:	ldr	r3, [sp, #48]	; 0x30
   2bcac:	ldr	r3, [r3]
   2bcb0:	ldr	ip, [sp, #24]
   2bcb4:	ldr	lr, [sp, #36]	; 0x24
   2bcb8:	str	ip, [sp]
   2bcbc:	str	lr, [sp, #4]
   2bcc0:	movw	ip, #9
   2bcc4:	str	ip, [sp, #8]
   2bcc8:	bl	2c4b4 <ftello64@plt+0x1abec>
   2bccc:	str	r0, [fp, #-44]	; 0xffffffd4
   2bcd0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bcd4:	cmp	r0, #1
   2bcd8:	bne	2bce0 <ftello64@plt+0x1a418>
   2bcdc:	b	2bd80 <ftello64@plt+0x1a4b8>
   2bce0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bce4:	cmp	r0, #0
   2bce8:	beq	2bcf8 <ftello64@plt+0x1a430>
   2bcec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bcf0:	str	r0, [fp, #-4]
   2bcf4:	b	2bdac <ftello64@plt+0x1a4e4>
   2bcf8:	ldr	r0, [sp, #48]	; 0x30
   2bcfc:	ldr	r1, [sp, #24]
   2bd00:	ldr	r2, [sp, #36]	; 0x24
   2bd04:	bl	2cbec <ftello64@plt+0x1b324>
   2bd08:	str	r0, [sp, #44]	; 0x2c
   2bd0c:	ldr	r0, [sp, #44]	; 0x2c
   2bd10:	movw	r1, #0
   2bd14:	cmp	r0, r1
   2bd18:	bne	2bd28 <ftello64@plt+0x1a460>
   2bd1c:	movw	r0, #12
   2bd20:	str	r0, [fp, #-4]
   2bd24:	b	2bdac <ftello64@plt+0x1a4e4>
   2bd28:	ldr	r0, [fp, #-8]
   2bd2c:	ldr	r1, [sp, #48]	; 0x30
   2bd30:	ldr	r2, [sp, #44]	; 0x2c
   2bd34:	ldr	r3, [fp, #-12]
   2bd38:	ldr	ip, [fp, #-16]
   2bd3c:	str	ip, [sp]
   2bd40:	bl	2c308 <ftello64@plt+0x1aa40>
   2bd44:	str	r0, [fp, #-44]	; 0xffffffd4
   2bd48:	ldr	r0, [fp, #-8]
   2bd4c:	ldr	r0, [r0, #4]
   2bd50:	str	r0, [fp, #-32]	; 0xffffffe0
   2bd54:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bd58:	cmp	r0, #1
   2bd5c:	bne	2bd64 <ftello64@plt+0x1a49c>
   2bd60:	b	2bd80 <ftello64@plt+0x1a4b8>
   2bd64:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bd68:	cmp	r0, #0
   2bd6c:	beq	2bd7c <ftello64@plt+0x1a4b4>
   2bd70:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bd74:	str	r0, [fp, #-4]
   2bd78:	b	2bdac <ftello64@plt+0x1a4e4>
   2bd7c:	b	2bd80 <ftello64@plt+0x1a4b8>
   2bd80:	ldr	r0, [sp, #36]	; 0x24
   2bd84:	add	r0, r0, #1
   2bd88:	str	r0, [sp, #36]	; 0x24
   2bd8c:	b	2bb00 <ftello64@plt+0x1a238>
   2bd90:	b	2bd94 <ftello64@plt+0x1a4cc>
   2bd94:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2bd98:	add	r0, r0, #1
   2bd9c:	str	r0, [fp, #-28]	; 0xffffffe4
   2bda0:	b	2b8e4 <ftello64@plt+0x1a01c>
   2bda4:	movw	r0, #0
   2bda8:	str	r0, [fp, #-4]
   2bdac:	ldr	r0, [fp, #-4]
   2bdb0:	mov	sp, fp
   2bdb4:	pop	{fp, pc}
   2bdb8:	push	{fp, lr}
   2bdbc:	mov	fp, sp
   2bdc0:	sub	sp, sp, #32
   2bdc4:	str	r0, [fp, #-8]
   2bdc8:	str	r1, [fp, #-12]
   2bdcc:	str	r2, [sp, #16]
   2bdd0:	ldr	r0, [fp, #-12]
   2bdd4:	movw	r1, #0
   2bdd8:	cmp	r0, r1
   2bddc:	beq	2be68 <ftello64@plt+0x1a5a0>
   2bde0:	ldr	r0, [fp, #-12]
   2bde4:	ldr	r0, [r0, #4]
   2bde8:	cmp	r0, #0
   2bdec:	ble	2be68 <ftello64@plt+0x1a5a0>
   2bdf0:	ldr	r0, [sp, #16]
   2bdf4:	movw	r1, #0
   2bdf8:	cmp	r0, r1
   2bdfc:	beq	2be68 <ftello64@plt+0x1a5a0>
   2be00:	ldr	r0, [sp, #16]
   2be04:	ldr	r0, [r0, #4]
   2be08:	cmp	r0, #0
   2be0c:	ble	2be68 <ftello64@plt+0x1a5a0>
   2be10:	ldr	r0, [fp, #-12]
   2be14:	ldr	r0, [r0, #4]
   2be18:	ldr	r1, [sp, #16]
   2be1c:	ldr	r1, [r1, #4]
   2be20:	add	r0, r0, r1
   2be24:	ldr	r1, [fp, #-8]
   2be28:	str	r0, [r1]
   2be2c:	ldr	r0, [fp, #-8]
   2be30:	ldr	r0, [r0]
   2be34:	lsl	r0, r0, #2
   2be38:	bl	383ec <ftello64@plt+0x26b24>
   2be3c:	ldr	r1, [fp, #-8]
   2be40:	str	r0, [r1, #8]
   2be44:	ldr	r0, [fp, #-8]
   2be48:	ldr	r0, [r0, #8]
   2be4c:	movw	r1, #0
   2be50:	cmp	r0, r1
   2be54:	bne	2be64 <ftello64@plt+0x1a59c>
   2be58:	movw	r0, #12
   2be5c:	str	r0, [fp, #-4]
   2be60:	b	2c0f8 <ftello64@plt+0x1a830>
   2be64:	b	2bef4 <ftello64@plt+0x1a62c>
   2be68:	ldr	r0, [fp, #-12]
   2be6c:	movw	r1, #0
   2be70:	cmp	r0, r1
   2be74:	beq	2be9c <ftello64@plt+0x1a5d4>
   2be78:	ldr	r0, [fp, #-12]
   2be7c:	ldr	r0, [r0, #4]
   2be80:	cmp	r0, #0
   2be84:	ble	2be9c <ftello64@plt+0x1a5d4>
   2be88:	ldr	r0, [fp, #-8]
   2be8c:	ldr	r1, [fp, #-12]
   2be90:	bl	27bc4 <ftello64@plt+0x162fc>
   2be94:	str	r0, [fp, #-4]
   2be98:	b	2c0f8 <ftello64@plt+0x1a830>
   2be9c:	ldr	r0, [sp, #16]
   2bea0:	movw	r1, #0
   2bea4:	cmp	r0, r1
   2bea8:	beq	2bed0 <ftello64@plt+0x1a608>
   2beac:	ldr	r0, [sp, #16]
   2beb0:	ldr	r0, [r0, #4]
   2beb4:	cmp	r0, #0
   2beb8:	ble	2bed0 <ftello64@plt+0x1a608>
   2bebc:	ldr	r0, [fp, #-8]
   2bec0:	ldr	r1, [sp, #16]
   2bec4:	bl	27bc4 <ftello64@plt+0x162fc>
   2bec8:	str	r0, [fp, #-4]
   2becc:	b	2c0f8 <ftello64@plt+0x1a830>
   2bed0:	ldr	r0, [fp, #-8]
   2bed4:	movw	r1, #0
   2bed8:	and	r1, r1, #255	; 0xff
   2bedc:	movw	r2, #12
   2bee0:	bl	11790 <memset@plt>
   2bee4:	b	2bee8 <ftello64@plt+0x1a620>
   2bee8:	movw	r0, #0
   2beec:	str	r0, [fp, #-4]
   2bef0:	b	2c0f8 <ftello64@plt+0x1a830>
   2bef4:	movw	r0, #0
   2bef8:	str	r0, [sp, #4]
   2befc:	str	r0, [sp, #8]
   2bf00:	str	r0, [sp, #12]
   2bf04:	ldr	r0, [sp, #12]
   2bf08:	ldr	r1, [fp, #-12]
   2bf0c:	ldr	r1, [r1, #4]
   2bf10:	cmp	r0, r1
   2bf14:	movw	r0, #0
   2bf18:	str	r0, [sp]
   2bf1c:	bge	2bf3c <ftello64@plt+0x1a674>
   2bf20:	ldr	r0, [sp, #8]
   2bf24:	ldr	r1, [sp, #16]
   2bf28:	ldr	r1, [r1, #4]
   2bf2c:	cmp	r0, r1
   2bf30:	movw	r0, #0
   2bf34:	movlt	r0, #1
   2bf38:	str	r0, [sp]
   2bf3c:	ldr	r0, [sp]
   2bf40:	tst	r0, #1
   2bf44:	beq	2c01c <ftello64@plt+0x1a754>
   2bf48:	ldr	r0, [fp, #-12]
   2bf4c:	ldr	r0, [r0, #8]
   2bf50:	ldr	r1, [sp, #12]
   2bf54:	ldr	r0, [r0, r1, lsl #2]
   2bf58:	ldr	r1, [sp, #16]
   2bf5c:	ldr	r1, [r1, #8]
   2bf60:	ldr	r2, [sp, #8]
   2bf64:	add	r1, r1, r2, lsl #2
   2bf68:	ldr	r1, [r1]
   2bf6c:	cmp	r0, r1
   2bf70:	ble	2bfac <ftello64@plt+0x1a6e4>
   2bf74:	ldr	r0, [sp, #16]
   2bf78:	ldr	r0, [r0, #8]
   2bf7c:	ldr	r1, [sp, #8]
   2bf80:	add	r2, r1, #1
   2bf84:	str	r2, [sp, #8]
   2bf88:	ldr	r0, [r0, r1, lsl #2]
   2bf8c:	ldr	r1, [fp, #-8]
   2bf90:	ldr	r1, [r1, #8]
   2bf94:	ldr	r2, [sp, #4]
   2bf98:	add	r3, r2, #1
   2bf9c:	str	r3, [sp, #4]
   2bfa0:	add	r1, r1, r2, lsl #2
   2bfa4:	str	r0, [r1]
   2bfa8:	b	2bf04 <ftello64@plt+0x1a63c>
   2bfac:	ldr	r0, [fp, #-12]
   2bfb0:	ldr	r0, [r0, #8]
   2bfb4:	ldr	r1, [sp, #12]
   2bfb8:	ldr	r0, [r0, r1, lsl #2]
   2bfbc:	ldr	r1, [sp, #16]
   2bfc0:	ldr	r1, [r1, #8]
   2bfc4:	ldr	r2, [sp, #8]
   2bfc8:	add	r1, r1, r2, lsl #2
   2bfcc:	ldr	r1, [r1]
   2bfd0:	cmp	r0, r1
   2bfd4:	bne	2bfe4 <ftello64@plt+0x1a71c>
   2bfd8:	ldr	r0, [sp, #8]
   2bfdc:	add	r0, r0, #1
   2bfe0:	str	r0, [sp, #8]
   2bfe4:	ldr	r0, [fp, #-12]
   2bfe8:	ldr	r0, [r0, #8]
   2bfec:	ldr	r1, [sp, #12]
   2bff0:	add	r2, r1, #1
   2bff4:	str	r2, [sp, #12]
   2bff8:	ldr	r0, [r0, r1, lsl #2]
   2bffc:	ldr	r1, [fp, #-8]
   2c000:	ldr	r1, [r1, #8]
   2c004:	ldr	r2, [sp, #4]
   2c008:	add	r3, r2, #1
   2c00c:	str	r3, [sp, #4]
   2c010:	add	r1, r1, r2, lsl #2
   2c014:	str	r0, [r1]
   2c018:	b	2bf04 <ftello64@plt+0x1a63c>
   2c01c:	ldr	r0, [sp, #12]
   2c020:	ldr	r1, [fp, #-12]
   2c024:	ldr	r1, [r1, #4]
   2c028:	cmp	r0, r1
   2c02c:	bge	2c080 <ftello64@plt+0x1a7b8>
   2c030:	ldr	r0, [fp, #-8]
   2c034:	ldr	r0, [r0, #8]
   2c038:	ldr	r1, [sp, #4]
   2c03c:	add	r0, r0, r1, lsl #2
   2c040:	ldr	r1, [fp, #-12]
   2c044:	ldr	r2, [r1, #4]
   2c048:	ldr	r1, [r1, #8]
   2c04c:	ldr	r3, [sp, #12]
   2c050:	add	r1, r1, r3, lsl #2
   2c054:	sub	r2, r2, r3
   2c058:	lsl	r2, r2, #2
   2c05c:	bl	115b0 <memcpy@plt>
   2c060:	ldr	r0, [fp, #-12]
   2c064:	ldr	r0, [r0, #4]
   2c068:	ldr	r1, [sp, #12]
   2c06c:	sub	r0, r0, r1
   2c070:	ldr	r1, [sp, #4]
   2c074:	add	r0, r1, r0
   2c078:	str	r0, [sp, #4]
   2c07c:	b	2c0e4 <ftello64@plt+0x1a81c>
   2c080:	ldr	r0, [sp, #8]
   2c084:	ldr	r1, [sp, #16]
   2c088:	ldr	r1, [r1, #4]
   2c08c:	cmp	r0, r1
   2c090:	bge	2c0e0 <ftello64@plt+0x1a818>
   2c094:	ldr	r0, [fp, #-8]
   2c098:	ldr	r0, [r0, #8]
   2c09c:	ldr	r1, [sp, #4]
   2c0a0:	add	r0, r0, r1, lsl #2
   2c0a4:	ldr	r1, [sp, #16]
   2c0a8:	ldr	r2, [r1, #4]
   2c0ac:	ldr	r1, [r1, #8]
   2c0b0:	ldr	r3, [sp, #8]
   2c0b4:	add	r1, r1, r3, lsl #2
   2c0b8:	sub	r2, r2, r3
   2c0bc:	lsl	r2, r2, #2
   2c0c0:	bl	115b0 <memcpy@plt>
   2c0c4:	ldr	r0, [sp, #16]
   2c0c8:	ldr	r0, [r0, #4]
   2c0cc:	ldr	r1, [sp, #8]
   2c0d0:	sub	r0, r0, r1
   2c0d4:	ldr	r1, [sp, #4]
   2c0d8:	add	r0, r1, r0
   2c0dc:	str	r0, [sp, #4]
   2c0e0:	b	2c0e4 <ftello64@plt+0x1a81c>
   2c0e4:	ldr	r0, [sp, #4]
   2c0e8:	ldr	r1, [fp, #-8]
   2c0ec:	str	r0, [r1, #4]
   2c0f0:	movw	r0, #0
   2c0f4:	str	r0, [fp, #-4]
   2c0f8:	ldr	r0, [fp, #-4]
   2c0fc:	mov	sp, fp
   2c100:	pop	{fp, pc}
   2c104:	sub	sp, sp, #28
   2c108:	str	r0, [sp, #20]
   2c10c:	str	r1, [sp, #16]
   2c110:	ldr	r0, [sp, #20]
   2c114:	ldr	r0, [r0, #108]	; 0x6c
   2c118:	str	r0, [sp, #8]
   2c11c:	str	r0, [sp]
   2c120:	movw	r0, #0
   2c124:	str	r0, [sp, #12]
   2c128:	ldr	r0, [sp, #12]
   2c12c:	ldr	r1, [sp, #8]
   2c130:	cmp	r0, r1
   2c134:	bge	2c194 <ftello64@plt+0x1a8cc>
   2c138:	ldr	r0, [sp, #12]
   2c13c:	ldr	r1, [sp, #8]
   2c140:	add	r0, r0, r1
   2c144:	movw	r1, #2
   2c148:	sdiv	r0, r0, r1
   2c14c:	str	r0, [sp, #4]
   2c150:	ldr	r0, [sp, #20]
   2c154:	ldr	r0, [r0, #116]	; 0x74
   2c158:	ldr	r1, [sp, #4]
   2c15c:	movw	r2, #24
   2c160:	mul	r1, r1, r2
   2c164:	add	r0, r0, r1
   2c168:	ldr	r0, [r0, #4]
   2c16c:	ldr	r1, [sp, #16]
   2c170:	cmp	r0, r1
   2c174:	bge	2c188 <ftello64@plt+0x1a8c0>
   2c178:	ldr	r0, [sp, #4]
   2c17c:	add	r0, r0, #1
   2c180:	str	r0, [sp, #12]
   2c184:	b	2c190 <ftello64@plt+0x1a8c8>
   2c188:	ldr	r0, [sp, #4]
   2c18c:	str	r0, [sp, #8]
   2c190:	b	2c128 <ftello64@plt+0x1a860>
   2c194:	ldr	r0, [sp, #12]
   2c198:	ldr	r1, [sp]
   2c19c:	cmp	r0, r1
   2c1a0:	bge	2c1d8 <ftello64@plt+0x1a910>
   2c1a4:	ldr	r0, [sp, #20]
   2c1a8:	ldr	r0, [r0, #116]	; 0x74
   2c1ac:	ldr	r1, [sp, #12]
   2c1b0:	movw	r2, #24
   2c1b4:	mul	r1, r1, r2
   2c1b8:	add	r0, r0, r1
   2c1bc:	ldr	r0, [r0, #4]
   2c1c0:	ldr	r1, [sp, #16]
   2c1c4:	cmp	r0, r1
   2c1c8:	bne	2c1d8 <ftello64@plt+0x1a910>
   2c1cc:	ldr	r0, [sp, #12]
   2c1d0:	str	r0, [sp, #24]
   2c1d4:	b	2c1e0 <ftello64@plt+0x1a918>
   2c1d8:	mvn	r0, #0
   2c1dc:	str	r0, [sp, #24]
   2c1e0:	ldr	r0, [sp, #24]
   2c1e4:	add	sp, sp, #28
   2c1e8:	bx	lr
   2c1ec:	push	{fp, lr}
   2c1f0:	mov	fp, sp
   2c1f4:	sub	sp, sp, #24
   2c1f8:	str	r0, [fp, #-8]
   2c1fc:	str	r1, [sp, #12]
   2c200:	ldr	r0, [fp, #-8]
   2c204:	ldr	r0, [r0, #104]	; 0x68
   2c208:	str	r0, [sp, #8]
   2c20c:	ldr	r0, [sp, #12]
   2c210:	ldr	r1, [fp, #-8]
   2c214:	ldr	r1, [r1, #36]	; 0x24
   2c218:	cmp	r0, r1
   2c21c:	blt	2c238 <ftello64@plt+0x1a970>
   2c220:	ldr	r0, [fp, #-8]
   2c224:	ldr	r0, [r0, #36]	; 0x24
   2c228:	ldr	r1, [fp, #-8]
   2c22c:	ldr	r1, [r1, #48]	; 0x30
   2c230:	cmp	r0, r1
   2c234:	blt	2c264 <ftello64@plt+0x1a99c>
   2c238:	ldr	r0, [sp, #12]
   2c23c:	ldr	r1, [fp, #-8]
   2c240:	ldr	r1, [r1, #28]
   2c244:	cmp	r0, r1
   2c248:	blt	2c294 <ftello64@plt+0x1a9cc>
   2c24c:	ldr	r0, [fp, #-8]
   2c250:	ldr	r0, [r0, #28]
   2c254:	ldr	r1, [fp, #-8]
   2c258:	ldr	r1, [r1, #48]	; 0x30
   2c25c:	cmp	r0, r1
   2c260:	bge	2c294 <ftello64@plt+0x1a9cc>
   2c264:	ldr	r0, [fp, #-8]
   2c268:	ldr	r1, [sp, #12]
   2c26c:	add	r1, r1, #1
   2c270:	bl	2afd0 <ftello64@plt+0x19708>
   2c274:	str	r0, [sp, #4]
   2c278:	ldr	r0, [sp, #4]
   2c27c:	cmp	r0, #0
   2c280:	beq	2c290 <ftello64@plt+0x1a9c8>
   2c284:	ldr	r0, [sp, #4]
   2c288:	str	r0, [fp, #-4]
   2c28c:	b	2c2fc <ftello64@plt+0x1aa34>
   2c290:	b	2c294 <ftello64@plt+0x1a9cc>
   2c294:	ldr	r0, [sp, #8]
   2c298:	ldr	r1, [sp, #12]
   2c29c:	cmp	r0, r1
   2c2a0:	bge	2c2f4 <ftello64@plt+0x1aa2c>
   2c2a4:	ldr	r0, [fp, #-8]
   2c2a8:	ldr	r0, [r0, #100]	; 0x64
   2c2ac:	movw	r1, #0
   2c2b0:	cmp	r0, r1
   2c2b4:	beq	2c2bc <ftello64@plt+0x1a9f4>
   2c2b8:	b	2c2bc <ftello64@plt+0x1a9f4>
   2c2bc:	ldr	r0, [fp, #-8]
   2c2c0:	ldr	r0, [r0, #100]	; 0x64
   2c2c4:	ldr	r1, [sp, #8]
   2c2c8:	add	r0, r0, r1, lsl #2
   2c2cc:	add	r0, r0, #4
   2c2d0:	ldr	r2, [sp, #12]
   2c2d4:	sub	r1, r2, r1
   2c2d8:	lsl	r2, r1, #2
   2c2dc:	movw	r1, #0
   2c2e0:	and	r1, r1, #255	; 0xff
   2c2e4:	bl	11790 <memset@plt>
   2c2e8:	ldr	r0, [sp, #12]
   2c2ec:	ldr	r1, [fp, #-8]
   2c2f0:	str	r0, [r1, #104]	; 0x68
   2c2f4:	movw	r0, #0
   2c2f8:	str	r0, [fp, #-4]
   2c2fc:	ldr	r0, [fp, #-4]
   2c300:	mov	sp, fp
   2c304:	pop	{fp, pc}
   2c308:	push	{r4, sl, fp, lr}
   2c30c:	add	fp, sp, #8
   2c310:	sub	sp, sp, #48	; 0x30
   2c314:	ldr	ip, [fp, #8]
   2c318:	str	r0, [fp, #-16]
   2c31c:	str	r1, [fp, #-20]	; 0xffffffec
   2c320:	str	r2, [fp, #-24]	; 0xffffffe8
   2c324:	str	r3, [sp, #28]
   2c328:	ldr	r0, [fp, #-16]
   2c32c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2c330:	add	r1, r1, #8
   2c334:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2c338:	ldr	r2, [r2]
   2c33c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c340:	ldr	r3, [r3, #4]
   2c344:	ldr	lr, [sp, #28]
   2c348:	ldr	r4, [fp, #8]
   2c34c:	str	lr, [sp]
   2c350:	str	r4, [sp, #4]
   2c354:	movw	lr, #8
   2c358:	str	lr, [sp, #8]
   2c35c:	str	ip, [sp, #16]
   2c360:	bl	2c4b4 <ftello64@plt+0x1abec>
   2c364:	str	r0, [sp, #24]
   2c368:	ldr	r0, [sp, #24]
   2c36c:	cmp	r0, #0
   2c370:	beq	2c380 <ftello64@plt+0x1aab8>
   2c374:	ldr	r0, [sp, #24]
   2c378:	str	r0, [fp, #-12]
   2c37c:	b	2c3f0 <ftello64@plt+0x1ab28>
   2c380:	ldr	r0, [fp, #-16]
   2c384:	ldr	r1, [sp, #28]
   2c388:	ldr	r2, [fp, #8]
   2c38c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c390:	ldr	r3, [r3]
   2c394:	ldr	ip, [fp, #-24]	; 0xffffffe8
   2c398:	ldr	ip, [ip, #4]
   2c39c:	str	ip, [sp]
   2c3a0:	bl	2ccf0 <ftello64@plt+0x1b428>
   2c3a4:	str	r0, [sp, #24]
   2c3a8:	ldr	r0, [sp, #24]
   2c3ac:	cmp	r0, #0
   2c3b0:	beq	2c3c0 <ftello64@plt+0x1aaf8>
   2c3b4:	ldr	r0, [sp, #24]
   2c3b8:	str	r0, [fp, #-12]
   2c3bc:	b	2c3f0 <ftello64@plt+0x1ab28>
   2c3c0:	ldr	r0, [fp, #8]
   2c3c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2c3c8:	ldr	r1, [r1, #4]
   2c3cc:	add	r0, r0, r1
   2c3d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   2c3d4:	ldr	r1, [r1]
   2c3d8:	sub	r0, r0, r1
   2c3dc:	str	r0, [sp, #20]
   2c3e0:	ldr	r0, [fp, #-16]
   2c3e4:	ldr	r1, [sp, #20]
   2c3e8:	bl	2c1ec <ftello64@plt+0x1a924>
   2c3ec:	str	r0, [fp, #-12]
   2c3f0:	ldr	r0, [fp, #-12]
   2c3f4:	sub	sp, fp, #8
   2c3f8:	pop	{r4, sl, fp, pc}
   2c3fc:	sub	sp, sp, #32
   2c400:	str	r0, [sp, #24]
   2c404:	str	r1, [sp, #20]
   2c408:	str	r2, [sp, #16]
   2c40c:	str	r3, [sp, #12]
   2c410:	movw	r0, #0
   2c414:	str	r0, [sp, #8]
   2c418:	ldr	r0, [sp, #8]
   2c41c:	ldr	r1, [sp, #20]
   2c420:	ldr	r1, [r1, #4]
   2c424:	cmp	r0, r1
   2c428:	bge	2c4a0 <ftello64@plt+0x1abd8>
   2c42c:	ldr	r0, [sp, #20]
   2c430:	ldr	r0, [r0, #8]
   2c434:	ldr	r1, [sp, #8]
   2c438:	ldr	r0, [r0, r1, lsl #2]
   2c43c:	str	r0, [sp, #4]
   2c440:	ldr	r0, [sp, #24]
   2c444:	ldr	r0, [r0]
   2c448:	ldr	r1, [sp, #4]
   2c44c:	add	r0, r0, r1, lsl #3
   2c450:	str	r0, [sp]
   2c454:	ldr	r0, [sp]
   2c458:	ldr	r0, [r0, #4]
   2c45c:	and	r0, r0, #255	; 0xff
   2c460:	ldr	r1, [sp, #12]
   2c464:	cmp	r0, r1
   2c468:	bne	2c48c <ftello64@plt+0x1abc4>
   2c46c:	ldr	r0, [sp]
   2c470:	ldr	r0, [r0]
   2c474:	ldr	r1, [sp, #16]
   2c478:	cmp	r0, r1
   2c47c:	bne	2c48c <ftello64@plt+0x1abc4>
   2c480:	ldr	r0, [sp, #4]
   2c484:	str	r0, [sp, #28]
   2c488:	b	2c4a8 <ftello64@plt+0x1abe0>
   2c48c:	b	2c490 <ftello64@plt+0x1abc8>
   2c490:	ldr	r0, [sp, #8]
   2c494:	add	r0, r0, #1
   2c498:	str	r0, [sp, #8]
   2c49c:	b	2c418 <ftello64@plt+0x1ab50>
   2c4a0:	mvn	r0, #0
   2c4a4:	str	r0, [sp, #28]
   2c4a8:	ldr	r0, [sp, #28]
   2c4ac:	add	sp, sp, #32
   2c4b0:	bx	lr
   2c4b4:	push	{r4, sl, fp, lr}
   2c4b8:	add	fp, sp, #8
   2c4bc:	sub	sp, sp, #128	; 0x80
   2c4c0:	ldr	ip, [fp, #16]
   2c4c4:	ldr	lr, [fp, #12]
   2c4c8:	ldr	r4, [fp, #8]
   2c4cc:	str	r0, [fp, #-16]
   2c4d0:	str	r1, [fp, #-20]	; 0xffffffec
   2c4d4:	str	r2, [fp, #-24]	; 0xffffffe8
   2c4d8:	str	r3, [fp, #-28]	; 0xffffffe4
   2c4dc:	ldr	r0, [fp, #-16]
   2c4e0:	ldr	r0, [r0, #84]	; 0x54
   2c4e4:	str	r0, [fp, #-32]	; 0xffffffe0
   2c4e8:	mov	r0, #0
   2c4ec:	str	r0, [fp, #-36]	; 0xffffffdc
   2c4f0:	str	r0, [fp, #-56]	; 0xffffffc8
   2c4f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c4f8:	ldr	r0, [r0]
   2c4fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2c500:	add	r0, r0, r1, lsl #3
   2c504:	ldr	r0, [r0]
   2c508:	str	r0, [fp, #-40]	; 0xffffffd8
   2c50c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c510:	ldr	r0, [r0, #4]
   2c514:	ldr	r1, [fp, #12]
   2c518:	ldr	r2, [fp, #-16]
   2c51c:	ldr	r2, [r2, #120]	; 0x78
   2c520:	add	r1, r1, r2
   2c524:	add	r1, r1, #1
   2c528:	cmp	r0, r1
   2c52c:	bge	2c618 <ftello64@plt+0x1ad50>
   2c530:	ldr	r0, [pc, #1708]	; 2cbe4 <ftello64@plt+0x1b31c>
   2c534:	ldr	r1, [fp, #-20]	; 0xffffffec
   2c538:	ldr	r1, [r1, #4]
   2c53c:	str	r1, [sp, #48]	; 0x30
   2c540:	ldr	r1, [fp, #12]
   2c544:	ldr	r2, [fp, #-16]
   2c548:	ldr	r2, [r2, #120]	; 0x78
   2c54c:	add	r1, r1, r2
   2c550:	add	r1, r1, #1
   2c554:	str	r1, [sp, #44]	; 0x2c
   2c558:	ldr	r1, [sp, #48]	; 0x30
   2c55c:	sub	r0, r0, r1
   2c560:	ldr	r1, [sp, #44]	; 0x2c
   2c564:	cmp	r0, r1
   2c568:	bge	2c578 <ftello64@plt+0x1acb0>
   2c56c:	movw	r0, #12
   2c570:	str	r0, [fp, #-12]
   2c574:	b	2cbd8 <ftello64@plt+0x1b310>
   2c578:	ldr	r0, [pc, #1640]	; 2cbe8 <ftello64@plt+0x1b320>
   2c57c:	ldr	r1, [sp, #48]	; 0x30
   2c580:	ldr	r2, [sp, #44]	; 0x2c
   2c584:	add	r1, r1, r2
   2c588:	str	r1, [sp, #40]	; 0x28
   2c58c:	ldr	r1, [sp, #40]	; 0x28
   2c590:	cmp	r0, r1
   2c594:	bcs	2c5a4 <ftello64@plt+0x1acdc>
   2c598:	movw	r0, #12
   2c59c:	str	r0, [fp, #-12]
   2c5a0:	b	2cbd8 <ftello64@plt+0x1b310>
   2c5a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c5a8:	ldr	r0, [r0, #8]
   2c5ac:	ldr	r1, [sp, #40]	; 0x28
   2c5b0:	lsl	r1, r1, #2
   2c5b4:	bl	3845c <ftello64@plt+0x26b94>
   2c5b8:	str	r0, [sp, #52]	; 0x34
   2c5bc:	ldr	r0, [sp, #52]	; 0x34
   2c5c0:	movw	r1, #0
   2c5c4:	cmp	r0, r1
   2c5c8:	bne	2c5d8 <ftello64@plt+0x1ad10>
   2c5cc:	movw	r0, #12
   2c5d0:	str	r0, [fp, #-12]
   2c5d4:	b	2cbd8 <ftello64@plt+0x1b310>
   2c5d8:	ldr	r0, [sp, #52]	; 0x34
   2c5dc:	ldr	r1, [fp, #-20]	; 0xffffffec
   2c5e0:	str	r0, [r1, #8]
   2c5e4:	ldr	r0, [sp, #40]	; 0x28
   2c5e8:	ldr	r1, [fp, #-20]	; 0xffffffec
   2c5ec:	str	r0, [r1, #4]
   2c5f0:	ldr	r0, [sp, #52]	; 0x34
   2c5f4:	ldr	r1, [sp, #48]	; 0x30
   2c5f8:	add	r0, r0, r1, lsl #2
   2c5fc:	ldr	r2, [fp, #-20]	; 0xffffffec
   2c600:	ldr	r2, [r2, #4]
   2c604:	sub	r1, r2, r1
   2c608:	lsl	r2, r1, #2
   2c60c:	movw	r1, #0
   2c610:	and	r1, r1, #255	; 0xff
   2c614:	bl	11790 <memset@plt>
   2c618:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c61c:	ldr	r0, [r0]
   2c620:	cmp	r0, #0
   2c624:	beq	2c638 <ftello64@plt+0x1ad70>
   2c628:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c62c:	ldr	r0, [r0]
   2c630:	str	r0, [sp, #36]	; 0x24
   2c634:	b	2c640 <ftello64@plt+0x1ad78>
   2c638:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2c63c:	str	r0, [sp, #36]	; 0x24
   2c640:	ldr	r0, [sp, #36]	; 0x24
   2c644:	str	r0, [fp, #-48]	; 0xffffffd0
   2c648:	ldr	r0, [fp, #-16]
   2c64c:	ldr	r0, [r0, #100]	; 0x64
   2c650:	str	r0, [sp, #60]	; 0x3c
   2c654:	ldr	r0, [fp, #-16]
   2c658:	ldr	r0, [r0, #40]	; 0x28
   2c65c:	str	r0, [fp, #-44]	; 0xffffffd4
   2c660:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c664:	ldr	r0, [r0, #8]
   2c668:	ldr	r1, [fp, #-16]
   2c66c:	str	r0, [r1, #100]	; 0x64
   2c670:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2c674:	ldr	r1, [fp, #-16]
   2c678:	str	r0, [r1, #40]	; 0x28
   2c67c:	ldr	r0, [fp, #-16]
   2c680:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2c684:	sub	r1, r1, #1
   2c688:	ldr	r2, [fp, #-16]
   2c68c:	ldr	r2, [r2, #88]	; 0x58
   2c690:	bl	2a5c4 <ftello64@plt+0x18cfc>
   2c694:	str	r0, [sp, #56]	; 0x38
   2c698:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2c69c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2c6a0:	cmp	r0, r1
   2c6a4:	bne	2c70c <ftello64@plt+0x1ae44>
   2c6a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2c6ac:	add	r0, sp, #64	; 0x40
   2c6b0:	bl	26910 <ftello64@plt+0x15048>
   2c6b4:	str	r0, [fp, #-36]	; 0xffffffdc
   2c6b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c6bc:	cmp	r0, #0
   2c6c0:	beq	2c6d0 <ftello64@plt+0x1ae08>
   2c6c4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c6c8:	str	r0, [fp, #-12]
   2c6cc:	b	2cbd8 <ftello64@plt+0x1b310>
   2c6d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c6d4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2c6d8:	ldr	r3, [fp, #16]
   2c6dc:	add	r1, sp, #64	; 0x40
   2c6e0:	bl	2cf48 <ftello64@plt+0x1b680>
   2c6e4:	str	r0, [fp, #-36]	; 0xffffffdc
   2c6e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c6ec:	cmp	r0, #0
   2c6f0:	beq	2c708 <ftello64@plt+0x1ae40>
   2c6f4:	ldr	r0, [sp, #72]	; 0x48
   2c6f8:	bl	17078 <ftello64@plt+0x57b0>
   2c6fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c700:	str	r0, [fp, #-12]
   2c704:	b	2cbd8 <ftello64@plt+0x1b310>
   2c708:	b	2c794 <ftello64@plt+0x1aecc>
   2c70c:	ldr	r0, [fp, #-16]
   2c710:	ldr	r0, [r0, #100]	; 0x64
   2c714:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2c718:	add	r0, r0, r1, lsl #2
   2c71c:	ldr	r0, [r0]
   2c720:	str	r0, [fp, #-56]	; 0xffffffc8
   2c724:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c728:	movw	r1, #0
   2c72c:	cmp	r0, r1
   2c730:	beq	2c77c <ftello64@plt+0x1aeb4>
   2c734:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c738:	ldrb	r0, [r0, #52]	; 0x34
   2c73c:	ubfx	r0, r0, #6, #1
   2c740:	and	r0, r0, #255	; 0xff
   2c744:	cmp	r0, #0
   2c748:	beq	2c77c <ftello64@plt+0x1aeb4>
   2c74c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c750:	add	r1, r0, #4
   2c754:	add	r0, sp, #64	; 0x40
   2c758:	bl	27bc4 <ftello64@plt+0x162fc>
   2c75c:	str	r0, [fp, #-36]	; 0xffffffdc
   2c760:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c764:	cmp	r0, #0
   2c768:	beq	2c778 <ftello64@plt+0x1aeb0>
   2c76c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c770:	str	r0, [fp, #-12]
   2c774:	b	2cbd8 <ftello64@plt+0x1b310>
   2c778:	b	2c790 <ftello64@plt+0x1aec8>
   2c77c:	add	r0, sp, #64	; 0x40
   2c780:	movw	r1, #0
   2c784:	and	r1, r1, #255	; 0xff
   2c788:	movw	r2, #12
   2c78c:	bl	11790 <memset@plt>
   2c790:	b	2c794 <ftello64@plt+0x1aecc>
   2c794:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2c798:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2c79c:	cmp	r0, r1
   2c7a0:	beq	2c7cc <ftello64@plt+0x1af04>
   2c7a4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c7a8:	movw	r1, #0
   2c7ac:	cmp	r0, r1
   2c7b0:	beq	2c8a4 <ftello64@plt+0x1afdc>
   2c7b4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c7b8:	ldrb	r0, [r0, #52]	; 0x34
   2c7bc:	ubfx	r0, r0, #6, #1
   2c7c0:	and	r0, r0, #255	; 0xff
   2c7c4:	cmp	r0, #0
   2c7c8:	beq	2c8a4 <ftello64@plt+0x1afdc>
   2c7cc:	ldr	r0, [sp, #68]	; 0x44
   2c7d0:	cmp	r0, #0
   2c7d4:	beq	2c828 <ftello64@plt+0x1af60>
   2c7d8:	ldr	r0, [fp, #-16]
   2c7dc:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2c7e0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2c7e4:	ldr	r1, [fp, #16]
   2c7e8:	add	ip, sp, #64	; 0x40
   2c7ec:	str	r1, [sp, #32]
   2c7f0:	mov	r1, ip
   2c7f4:	ldr	ip, [sp, #32]
   2c7f8:	str	ip, [sp]
   2c7fc:	bl	2d0ec <ftello64@plt+0x1b824>
   2c800:	str	r0, [fp, #-36]	; 0xffffffdc
   2c804:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c808:	cmp	r0, #0
   2c80c:	beq	2c824 <ftello64@plt+0x1af5c>
   2c810:	ldr	r0, [sp, #72]	; 0x48
   2c814:	bl	17078 <ftello64@plt+0x57b0>
   2c818:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c81c:	str	r0, [fp, #-12]
   2c820:	b	2cbd8 <ftello64@plt+0x1b310>
   2c824:	b	2c828 <ftello64@plt+0x1af60>
   2c828:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2c82c:	ldr	r3, [sp, #56]	; 0x38
   2c830:	sub	r0, fp, #36	; 0x24
   2c834:	add	r2, sp, #64	; 0x40
   2c838:	bl	27d88 <ftello64@plt+0x164c0>
   2c83c:	str	r0, [fp, #-56]	; 0xffffffc8
   2c840:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c844:	movw	r1, #0
   2c848:	cmp	r0, r1
   2c84c:	movw	r0, #0
   2c850:	str	r0, [sp, #28]
   2c854:	bne	2c86c <ftello64@plt+0x1afa4>
   2c858:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c85c:	cmp	r0, #0
   2c860:	movw	r0, #0
   2c864:	movne	r0, #1
   2c868:	str	r0, [sp, #28]
   2c86c:	ldr	r0, [sp, #28]
   2c870:	tst	r0, #1
   2c874:	beq	2c88c <ftello64@plt+0x1afc4>
   2c878:	ldr	r0, [sp, #72]	; 0x48
   2c87c:	bl	17078 <ftello64@plt+0x57b0>
   2c880:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c884:	str	r0, [fp, #-12]
   2c888:	b	2cbd8 <ftello64@plt+0x1b310>
   2c88c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c890:	ldr	r1, [fp, #-16]
   2c894:	ldr	r1, [r1, #100]	; 0x64
   2c898:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2c89c:	add	r1, r1, r2, lsl #2
   2c8a0:	str	r0, [r1]
   2c8a4:	movw	r0, #0
   2c8a8:	str	r0, [fp, #-52]	; 0xffffffcc
   2c8ac:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2c8b0:	ldr	r1, [fp, #12]
   2c8b4:	cmp	r0, r1
   2c8b8:	movw	r0, #0
   2c8bc:	str	r0, [sp, #24]
   2c8c0:	bge	2c8e0 <ftello64@plt+0x1b018>
   2c8c4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2c8c8:	ldr	r1, [fp, #-16]
   2c8cc:	ldr	r1, [r1, #120]	; 0x78
   2c8d0:	cmp	r0, r1
   2c8d4:	movw	r0, #0
   2c8d8:	movle	r0, #1
   2c8dc:	str	r0, [sp, #24]
   2c8e0:	ldr	r0, [sp, #24]
   2c8e4:	tst	r0, #1
   2c8e8:	beq	2cb24 <ftello64@plt+0x1b25c>
   2c8ec:	mov	r0, #0
   2c8f0:	str	r0, [sp, #68]	; 0x44
   2c8f4:	ldr	r0, [fp, #-16]
   2c8f8:	ldr	r0, [r0, #100]	; 0x64
   2c8fc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2c900:	add	r1, r1, #1
   2c904:	add	r0, r0, r1, lsl #2
   2c908:	ldr	r0, [r0]
   2c90c:	movw	r1, #0
   2c910:	cmp	r0, r1
   2c914:	beq	2c964 <ftello64@plt+0x1b09c>
   2c918:	ldr	r0, [fp, #-16]
   2c91c:	ldr	r0, [r0, #100]	; 0x64
   2c920:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2c924:	add	r1, r1, #1
   2c928:	add	r0, r0, r1, lsl #2
   2c92c:	ldr	r0, [r0]
   2c930:	add	r1, r0, #4
   2c934:	add	r0, sp, #64	; 0x40
   2c938:	bl	272ec <ftello64@plt+0x15a24>
   2c93c:	str	r0, [fp, #-36]	; 0xffffffdc
   2c940:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c944:	cmp	r0, #0
   2c948:	beq	2c960 <ftello64@plt+0x1b098>
   2c94c:	ldr	r0, [sp, #72]	; 0x48
   2c950:	bl	17078 <ftello64@plt+0x57b0>
   2c954:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c958:	str	r0, [fp, #-12]
   2c95c:	b	2cbd8 <ftello64@plt+0x1b310>
   2c960:	b	2c964 <ftello64@plt+0x1b09c>
   2c964:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2c968:	movw	r1, #0
   2c96c:	cmp	r0, r1
   2c970:	beq	2c9b4 <ftello64@plt+0x1b0ec>
   2c974:	ldr	r0, [fp, #-16]
   2c978:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2c97c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   2c980:	add	r2, r2, #16
   2c984:	add	r3, sp, #64	; 0x40
   2c988:	bl	2d4bc <ftello64@plt+0x1bbf4>
   2c98c:	str	r0, [fp, #-36]	; 0xffffffdc
   2c990:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c994:	cmp	r0, #0
   2c998:	beq	2c9b0 <ftello64@plt+0x1b0e8>
   2c99c:	ldr	r0, [sp, #72]	; 0x48
   2c9a0:	bl	17078 <ftello64@plt+0x57b0>
   2c9a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c9a8:	str	r0, [fp, #-12]
   2c9ac:	b	2cbd8 <ftello64@plt+0x1b310>
   2c9b0:	b	2c9b4 <ftello64@plt+0x1b0ec>
   2c9b4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2c9b8:	add	r0, r0, #1
   2c9bc:	str	r0, [fp, #-48]	; 0xffffffd0
   2c9c0:	ldr	r0, [sp, #68]	; 0x44
   2c9c4:	cmp	r0, #0
   2c9c8:	beq	2ca54 <ftello64@plt+0x1b18c>
   2c9cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c9d0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2c9d4:	ldr	r3, [fp, #16]
   2c9d8:	add	r1, sp, #64	; 0x40
   2c9dc:	bl	2cf48 <ftello64@plt+0x1b680>
   2c9e0:	str	r0, [fp, #-36]	; 0xffffffdc
   2c9e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c9e8:	cmp	r0, #0
   2c9ec:	beq	2ca04 <ftello64@plt+0x1b13c>
   2c9f0:	ldr	r0, [sp, #72]	; 0x48
   2c9f4:	bl	17078 <ftello64@plt+0x57b0>
   2c9f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2c9fc:	str	r0, [fp, #-12]
   2ca00:	b	2cbd8 <ftello64@plt+0x1b310>
   2ca04:	ldr	r0, [fp, #-16]
   2ca08:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2ca0c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2ca10:	ldr	r1, [fp, #16]
   2ca14:	add	ip, sp, #64	; 0x40
   2ca18:	str	r1, [sp, #20]
   2ca1c:	mov	r1, ip
   2ca20:	ldr	ip, [sp, #20]
   2ca24:	str	ip, [sp]
   2ca28:	bl	2d0ec <ftello64@plt+0x1b824>
   2ca2c:	str	r0, [fp, #-36]	; 0xffffffdc
   2ca30:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2ca34:	cmp	r0, #0
   2ca38:	beq	2ca50 <ftello64@plt+0x1b188>
   2ca3c:	ldr	r0, [sp, #72]	; 0x48
   2ca40:	bl	17078 <ftello64@plt+0x57b0>
   2ca44:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2ca48:	str	r0, [fp, #-12]
   2ca4c:	b	2cbd8 <ftello64@plt+0x1b310>
   2ca50:	b	2ca54 <ftello64@plt+0x1b18c>
   2ca54:	ldr	r0, [fp, #-16]
   2ca58:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2ca5c:	sub	r1, r1, #1
   2ca60:	ldr	r2, [fp, #-16]
   2ca64:	ldr	r2, [r2, #88]	; 0x58
   2ca68:	bl	2a5c4 <ftello64@plt+0x18cfc>
   2ca6c:	str	r0, [sp, #56]	; 0x38
   2ca70:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2ca74:	ldr	r3, [sp, #56]	; 0x38
   2ca78:	sub	r0, fp, #36	; 0x24
   2ca7c:	add	r2, sp, #64	; 0x40
   2ca80:	bl	27d88 <ftello64@plt+0x164c0>
   2ca84:	str	r0, [fp, #-56]	; 0xffffffc8
   2ca88:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2ca8c:	movw	r1, #0
   2ca90:	cmp	r0, r1
   2ca94:	movw	r0, #0
   2ca98:	str	r0, [sp, #16]
   2ca9c:	bne	2cab4 <ftello64@plt+0x1b1ec>
   2caa0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2caa4:	cmp	r0, #0
   2caa8:	movw	r0, #0
   2caac:	movne	r0, #1
   2cab0:	str	r0, [sp, #16]
   2cab4:	ldr	r0, [sp, #16]
   2cab8:	tst	r0, #1
   2cabc:	beq	2cad4 <ftello64@plt+0x1b20c>
   2cac0:	ldr	r0, [sp, #72]	; 0x48
   2cac4:	bl	17078 <ftello64@plt+0x57b0>
   2cac8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2cacc:	str	r0, [fp, #-12]
   2cad0:	b	2cbd8 <ftello64@plt+0x1b310>
   2cad4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2cad8:	ldr	r1, [fp, #-16]
   2cadc:	ldr	r1, [r1, #100]	; 0x64
   2cae0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2cae4:	add	r1, r1, r2, lsl #2
   2cae8:	str	r0, [r1]
   2caec:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2caf0:	movw	r1, #0
   2caf4:	cmp	r0, r1
   2caf8:	bne	2cb0c <ftello64@plt+0x1b244>
   2cafc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2cb00:	add	r0, r0, #1
   2cb04:	str	r0, [sp, #12]
   2cb08:	b	2cb18 <ftello64@plt+0x1b250>
   2cb0c:	movw	r0, #0
   2cb10:	str	r0, [sp, #12]
   2cb14:	b	2cb18 <ftello64@plt+0x1b250>
   2cb18:	ldr	r0, [sp, #12]
   2cb1c:	str	r0, [fp, #-52]	; 0xffffffcc
   2cb20:	b	2c8ac <ftello64@plt+0x1afe4>
   2cb24:	ldr	r0, [sp, #72]	; 0x48
   2cb28:	bl	17078 <ftello64@plt+0x57b0>
   2cb2c:	ldr	r0, [fp, #-16]
   2cb30:	ldr	r0, [r0, #100]	; 0x64
   2cb34:	ldr	r1, [fp, #12]
   2cb38:	add	r0, r0, r1, lsl #2
   2cb3c:	ldr	r0, [r0]
   2cb40:	movw	r1, #0
   2cb44:	cmp	r0, r1
   2cb48:	bne	2cb58 <ftello64@plt+0x1b290>
   2cb4c:	movw	r0, #0
   2cb50:	str	r0, [sp, #8]
   2cb54:	b	2cb74 <ftello64@plt+0x1b2ac>
   2cb58:	ldr	r0, [fp, #-16]
   2cb5c:	ldr	r0, [r0, #100]	; 0x64
   2cb60:	ldr	r1, [fp, #12]
   2cb64:	add	r0, r0, r1, lsl #2
   2cb68:	ldr	r0, [r0]
   2cb6c:	add	r0, r0, #4
   2cb70:	str	r0, [sp, #8]
   2cb74:	ldr	r0, [sp, #8]
   2cb78:	str	r0, [fp, #-60]	; 0xffffffc4
   2cb7c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2cb80:	ldr	r1, [fp, #-20]	; 0xffffffec
   2cb84:	str	r0, [r1]
   2cb88:	ldr	r0, [sp, #60]	; 0x3c
   2cb8c:	ldr	r1, [fp, #-16]
   2cb90:	str	r0, [r1, #100]	; 0x64
   2cb94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2cb98:	ldr	r1, [fp, #-16]
   2cb9c:	str	r0, [r1, #40]	; 0x28
   2cba0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2cba4:	movw	r1, #0
   2cba8:	cmp	r0, r1
   2cbac:	beq	2cbd0 <ftello64@plt+0x1b308>
   2cbb0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2cbb4:	ldr	r1, [fp, #8]
   2cbb8:	bl	27c98 <ftello64@plt+0x163d0>
   2cbbc:	cmp	r0, #0
   2cbc0:	beq	2cbd0 <ftello64@plt+0x1b308>
   2cbc4:	movw	r0, #0
   2cbc8:	str	r0, [fp, #-12]
   2cbcc:	b	2cbd8 <ftello64@plt+0x1b310>
   2cbd0:	movw	r0, #1
   2cbd4:	str	r0, [fp, #-12]
   2cbd8:	ldr	r0, [fp, #-12]
   2cbdc:	sub	sp, fp, #8
   2cbe0:	pop	{r4, sl, fp, pc}
   2cbe4:	svcvc	0x00ffffff
   2cbe8:	svccc	0x00ffffff
   2cbec:	push	{fp, lr}
   2cbf0:	mov	fp, sp
   2cbf4:	sub	sp, sp, #32
   2cbf8:	str	r0, [fp, #-8]
   2cbfc:	str	r1, [fp, #-12]
   2cc00:	str	r2, [sp, #16]
   2cc04:	ldr	r0, [fp, #-8]
   2cc08:	ldr	r0, [r0, #16]
   2cc0c:	ldr	r1, [fp, #-8]
   2cc10:	ldr	r1, [r1, #12]
   2cc14:	cmp	r0, r1
   2cc18:	bne	2cc7c <ftello64@plt+0x1b3b4>
   2cc1c:	ldr	r0, [fp, #-8]
   2cc20:	ldr	r0, [r0, #12]
   2cc24:	mov	r1, #1
   2cc28:	orr	r0, r1, r0, lsl #1
   2cc2c:	str	r0, [sp, #8]
   2cc30:	ldr	r0, [fp, #-8]
   2cc34:	ldr	r0, [r0, #20]
   2cc38:	ldr	r1, [sp, #8]
   2cc3c:	lsl	r1, r1, #2
   2cc40:	bl	3845c <ftello64@plt+0x26b94>
   2cc44:	str	r0, [sp, #4]
   2cc48:	ldr	r0, [sp, #4]
   2cc4c:	movw	r1, #0
   2cc50:	cmp	r0, r1
   2cc54:	bne	2cc64 <ftello64@plt+0x1b39c>
   2cc58:	movw	r0, #0
   2cc5c:	str	r0, [fp, #-4]
   2cc60:	b	2cce4 <ftello64@plt+0x1b41c>
   2cc64:	ldr	r0, [sp, #4]
   2cc68:	ldr	r1, [fp, #-8]
   2cc6c:	str	r0, [r1, #20]
   2cc70:	ldr	r0, [sp, #8]
   2cc74:	ldr	r1, [fp, #-8]
   2cc78:	str	r0, [r1, #12]
   2cc7c:	movw	r0, #1
   2cc80:	movw	r1, #20
   2cc84:	bl	38350 <ftello64@plt+0x26a88>
   2cc88:	str	r0, [sp, #12]
   2cc8c:	ldr	r0, [sp, #12]
   2cc90:	movw	r1, #0
   2cc94:	cmp	r0, r1
   2cc98:	beq	2ccdc <ftello64@plt+0x1b414>
   2cc9c:	ldr	r0, [sp, #12]
   2cca0:	ldr	r1, [fp, #-8]
   2cca4:	ldr	r2, [r1, #16]
   2cca8:	ldr	r1, [r1, #20]
   2ccac:	add	r1, r1, r2, lsl #2
   2ccb0:	str	r0, [r1]
   2ccb4:	ldr	r0, [fp, #-12]
   2ccb8:	ldr	r1, [sp, #12]
   2ccbc:	str	r0, [r1]
   2ccc0:	ldr	r0, [sp, #16]
   2ccc4:	ldr	r1, [sp, #12]
   2ccc8:	str	r0, [r1, #4]
   2cccc:	ldr	r0, [fp, #-8]
   2ccd0:	ldr	r1, [r0, #16]
   2ccd4:	add	r1, r1, #1
   2ccd8:	str	r1, [r0, #16]
   2ccdc:	ldr	r0, [sp, #12]
   2cce0:	str	r0, [fp, #-4]
   2cce4:	ldr	r0, [fp, #-4]
   2cce8:	mov	sp, fp
   2ccec:	pop	{fp, pc}
   2ccf0:	push	{fp, lr}
   2ccf4:	mov	fp, sp
   2ccf8:	sub	sp, sp, #24
   2ccfc:	ldr	ip, [fp, #8]
   2cd00:	str	r0, [fp, #-8]
   2cd04:	str	r1, [sp, #12]
   2cd08:	str	r2, [sp, #8]
   2cd0c:	str	r3, [sp, #4]
   2cd10:	ldr	r0, [fp, #-8]
   2cd14:	ldr	r0, [r0, #108]	; 0x6c
   2cd18:	ldr	r1, [fp, #-8]
   2cd1c:	ldr	r1, [r1, #112]	; 0x70
   2cd20:	cmp	r0, r1
   2cd24:	blt	2cdb4 <ftello64@plt+0x1b4ec>
   2cd28:	ldr	r0, [fp, #-8]
   2cd2c:	ldr	r1, [r0, #112]	; 0x70
   2cd30:	ldr	r0, [r0, #116]	; 0x74
   2cd34:	lsl	r1, r1, #1
   2cd38:	movw	r2, #24
   2cd3c:	mul	r1, r1, r2
   2cd40:	bl	3845c <ftello64@plt+0x26b94>
   2cd44:	str	r0, [sp]
   2cd48:	ldr	r0, [sp]
   2cd4c:	movw	r1, #0
   2cd50:	cmp	r0, r1
   2cd54:	bne	2cd70 <ftello64@plt+0x1b4a8>
   2cd58:	ldr	r0, [fp, #-8]
   2cd5c:	ldr	r0, [r0, #116]	; 0x74
   2cd60:	bl	17078 <ftello64@plt+0x57b0>
   2cd64:	movw	r0, #12
   2cd68:	str	r0, [fp, #-4]
   2cd6c:	b	2cf3c <ftello64@plt+0x1b674>
   2cd70:	ldr	r0, [sp]
   2cd74:	ldr	r1, [fp, #-8]
   2cd78:	str	r0, [r1, #116]	; 0x74
   2cd7c:	ldr	r0, [fp, #-8]
   2cd80:	ldr	r1, [r0, #108]	; 0x6c
   2cd84:	ldr	r2, [r0, #112]	; 0x70
   2cd88:	ldr	r0, [r0, #116]	; 0x74
   2cd8c:	add	r1, r1, r1, lsl #1
   2cd90:	add	r0, r0, r1, lsl #3
   2cd94:	add	r1, r2, r2, lsl #1
   2cd98:	lsl	r2, r1, #3
   2cd9c:	mov	r1, #0
   2cda0:	bl	11790 <memset@plt>
   2cda4:	ldr	r1, [fp, #-8]
   2cda8:	ldr	r2, [r1, #112]	; 0x70
   2cdac:	lsl	r2, r2, #1
   2cdb0:	str	r2, [r1, #112]	; 0x70
   2cdb4:	ldr	r0, [fp, #-8]
   2cdb8:	ldr	r0, [r0, #108]	; 0x6c
   2cdbc:	cmp	r0, #0
   2cdc0:	ble	2ce1c <ftello64@plt+0x1b554>
   2cdc4:	ldr	r0, [fp, #-8]
   2cdc8:	ldr	r0, [r0, #116]	; 0x74
   2cdcc:	ldr	r1, [fp, #-8]
   2cdd0:	ldr	r1, [r1, #108]	; 0x6c
   2cdd4:	sub	r1, r1, #1
   2cdd8:	movw	r2, #24
   2cddc:	mul	r1, r1, r2
   2cde0:	add	r0, r0, r1
   2cde4:	ldr	r0, [r0, #4]
   2cde8:	ldr	r1, [sp, #8]
   2cdec:	cmp	r0, r1
   2cdf0:	bne	2ce1c <ftello64@plt+0x1b554>
   2cdf4:	ldr	r0, [fp, #-8]
   2cdf8:	ldr	r0, [r0, #116]	; 0x74
   2cdfc:	ldr	r1, [fp, #-8]
   2ce00:	ldr	r1, [r1, #108]	; 0x6c
   2ce04:	sub	r1, r1, #1
   2ce08:	movw	r2, #24
   2ce0c:	mul	r1, r1, r2
   2ce10:	add	r0, r0, r1
   2ce14:	movw	r1, #1
   2ce18:	strb	r1, [r0, #20]
   2ce1c:	ldr	r0, [sp, #12]
   2ce20:	ldr	r1, [fp, #-8]
   2ce24:	ldr	r1, [r1, #116]	; 0x74
   2ce28:	ldr	r2, [fp, #-8]
   2ce2c:	ldr	r2, [r2, #108]	; 0x6c
   2ce30:	movw	r3, #24
   2ce34:	mul	r2, r2, r3
   2ce38:	add	r1, r1, r2
   2ce3c:	str	r0, [r1]
   2ce40:	ldr	r0, [sp, #8]
   2ce44:	ldr	r1, [fp, #-8]
   2ce48:	ldr	r1, [r1, #116]	; 0x74
   2ce4c:	ldr	r2, [fp, #-8]
   2ce50:	ldr	r2, [r2, #108]	; 0x6c
   2ce54:	mul	r2, r2, r3
   2ce58:	add	r1, r1, r2
   2ce5c:	str	r0, [r1, #4]
   2ce60:	ldr	r0, [sp, #4]
   2ce64:	ldr	r1, [fp, #-8]
   2ce68:	ldr	r1, [r1, #116]	; 0x74
   2ce6c:	ldr	r2, [fp, #-8]
   2ce70:	ldr	r2, [r2, #108]	; 0x6c
   2ce74:	mul	r2, r2, r3
   2ce78:	add	r1, r1, r2
   2ce7c:	str	r0, [r1, #8]
   2ce80:	ldr	r0, [fp, #8]
   2ce84:	ldr	r1, [fp, #-8]
   2ce88:	ldr	r1, [r1, #116]	; 0x74
   2ce8c:	ldr	r2, [fp, #-8]
   2ce90:	ldr	r2, [r2, #108]	; 0x6c
   2ce94:	mul	r2, r2, r3
   2ce98:	add	r1, r1, r2
   2ce9c:	str	r0, [r1, #12]
   2cea0:	ldr	r0, [sp, #4]
   2cea4:	ldr	r1, [fp, #8]
   2cea8:	cmp	r0, r1
   2ceac:	movw	r0, #0
   2ceb0:	moveq	r0, #1
   2ceb4:	tst	r0, #1
   2ceb8:	mvn	r0, #0
   2cebc:	moveq	r0, #0
   2cec0:	ldr	r1, [fp, #-8]
   2cec4:	ldr	r1, [r1, #116]	; 0x74
   2cec8:	ldr	r2, [fp, #-8]
   2cecc:	ldr	r2, [r2, #108]	; 0x6c
   2ced0:	mul	r2, r2, r3
   2ced4:	add	r1, r1, r2
   2ced8:	str	r0, [r1, #16]
   2cedc:	ldr	r0, [fp, #-8]
   2cee0:	ldr	r0, [r0, #116]	; 0x74
   2cee4:	ldr	r1, [fp, #-8]
   2cee8:	ldr	r2, [r1, #108]	; 0x6c
   2ceec:	add	ip, r2, #1
   2cef0:	str	ip, [r1, #108]	; 0x6c
   2cef4:	mul	r1, r2, r3
   2cef8:	add	r0, r0, r1
   2cefc:	movw	r1, #0
   2cf00:	strb	r1, [r0, #20]
   2cf04:	ldr	r0, [fp, #-8]
   2cf08:	ldr	r0, [r0, #120]	; 0x78
   2cf0c:	ldr	r1, [fp, #8]
   2cf10:	ldr	r2, [sp, #4]
   2cf14:	sub	r1, r1, r2
   2cf18:	cmp	r0, r1
   2cf1c:	bge	2cf34 <ftello64@plt+0x1b66c>
   2cf20:	ldr	r0, [fp, #8]
   2cf24:	ldr	r1, [sp, #4]
   2cf28:	sub	r0, r0, r1
   2cf2c:	ldr	r1, [fp, #-8]
   2cf30:	str	r0, [r1, #120]	; 0x78
   2cf34:	movw	r0, #0
   2cf38:	str	r0, [fp, #-4]
   2cf3c:	ldr	r0, [fp, #-4]
   2cf40:	mov	sp, fp
   2cf44:	pop	{fp, pc}
   2cf48:	push	{fp, lr}
   2cf4c:	mov	fp, sp
   2cf50:	sub	sp, sp, #64	; 0x40
   2cf54:	str	r0, [fp, #-8]
   2cf58:	str	r1, [fp, #-12]
   2cf5c:	str	r2, [fp, #-16]
   2cf60:	str	r3, [fp, #-20]	; 0xffffffec
   2cf64:	ldr	r0, [fp, #-12]
   2cf68:	ldr	r0, [r0, #4]
   2cf6c:	cmp	r0, #0
   2cf70:	beq	2cf78 <ftello64@plt+0x1b6b0>
   2cf74:	b	2cf78 <ftello64@plt+0x1b6b0>
   2cf78:	ldr	r0, [fp, #-12]
   2cf7c:	ldr	r1, [r0, #4]
   2cf80:	add	r0, sp, #20
   2cf84:	bl	26d74 <ftello64@plt+0x154ac>
   2cf88:	str	r0, [fp, #-24]	; 0xffffffe8
   2cf8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2cf90:	cmp	r0, #0
   2cf94:	beq	2cfa4 <ftello64@plt+0x1b6dc>
   2cf98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2cf9c:	str	r0, [fp, #-4]
   2cfa0:	b	2d0e0 <ftello64@plt+0x1b818>
   2cfa4:	movw	r0, #0
   2cfa8:	str	r0, [fp, #-28]	; 0xffffffe4
   2cfac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2cfb0:	ldr	r1, [fp, #-12]
   2cfb4:	ldr	r1, [r1, #4]
   2cfb8:	cmp	r0, r1
   2cfbc:	bge	2d0b0 <ftello64@plt+0x1b7e8>
   2cfc0:	ldr	r0, [fp, #-12]
   2cfc4:	ldr	r0, [r0, #8]
   2cfc8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2cfcc:	add	r0, r0, r1, lsl #2
   2cfd0:	ldr	r0, [r0]
   2cfd4:	str	r0, [sp, #16]
   2cfd8:	ldr	r0, [fp, #-8]
   2cfdc:	ldr	r0, [r0, #24]
   2cfe0:	ldr	r1, [sp, #16]
   2cfe4:	movw	r2, #12
   2cfe8:	mul	r1, r1, r2
   2cfec:	add	r0, r0, r1
   2cff0:	str	r0, [sp, #12]
   2cff4:	ldr	r0, [fp, #-8]
   2cff8:	ldr	r1, [sp, #12]
   2cffc:	ldr	r2, [fp, #-16]
   2d000:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d004:	bl	2c3fc <ftello64@plt+0x1ab34>
   2d008:	str	r0, [sp, #32]
   2d00c:	ldr	r0, [sp, #32]
   2d010:	cmn	r0, #1
   2d014:	bne	2d04c <ftello64@plt+0x1b784>
   2d018:	ldr	r1, [sp, #12]
   2d01c:	add	r0, sp, #20
   2d020:	bl	272ec <ftello64@plt+0x15a24>
   2d024:	str	r0, [fp, #-24]	; 0xffffffe8
   2d028:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d02c:	cmp	r0, #0
   2d030:	beq	2d048 <ftello64@plt+0x1b780>
   2d034:	ldr	r0, [sp, #28]
   2d038:	bl	17078 <ftello64@plt+0x57b0>
   2d03c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d040:	str	r0, [fp, #-4]
   2d044:	b	2d0e0 <ftello64@plt+0x1b818>
   2d048:	b	2d09c <ftello64@plt+0x1b7d4>
   2d04c:	ldr	r0, [fp, #-8]
   2d050:	ldr	r2, [sp, #16]
   2d054:	ldr	r3, [fp, #-16]
   2d058:	ldr	r1, [fp, #-20]	; 0xffffffec
   2d05c:	add	ip, sp, #20
   2d060:	str	r1, [sp, #8]
   2d064:	mov	r1, ip
   2d068:	ldr	ip, [sp, #8]
   2d06c:	str	ip, [sp]
   2d070:	bl	2d7a8 <ftello64@plt+0x1bee0>
   2d074:	str	r0, [fp, #-24]	; 0xffffffe8
   2d078:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d07c:	cmp	r0, #0
   2d080:	beq	2d098 <ftello64@plt+0x1b7d0>
   2d084:	ldr	r0, [sp, #28]
   2d088:	bl	17078 <ftello64@plt+0x57b0>
   2d08c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d090:	str	r0, [fp, #-4]
   2d094:	b	2d0e0 <ftello64@plt+0x1b818>
   2d098:	b	2d09c <ftello64@plt+0x1b7d4>
   2d09c:	b	2d0a0 <ftello64@plt+0x1b7d8>
   2d0a0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d0a4:	add	r0, r0, #1
   2d0a8:	str	r0, [fp, #-28]	; 0xffffffe4
   2d0ac:	b	2cfac <ftello64@plt+0x1b6e4>
   2d0b0:	ldr	r0, [fp, #-12]
   2d0b4:	ldr	r0, [r0, #8]
   2d0b8:	bl	17078 <ftello64@plt+0x57b0>
   2d0bc:	ldr	r0, [fp, #-12]
   2d0c0:	ldr	r1, [sp, #20]
   2d0c4:	str	r1, [r0]
   2d0c8:	ldr	r1, [sp, #24]
   2d0cc:	str	r1, [r0, #4]
   2d0d0:	ldr	r1, [sp, #28]
   2d0d4:	str	r1, [r0, #8]
   2d0d8:	movw	r0, #0
   2d0dc:	str	r0, [fp, #-4]
   2d0e0:	ldr	r0, [fp, #-4]
   2d0e4:	mov	sp, fp
   2d0e8:	pop	{fp, pc}
   2d0ec:	push	{fp, lr}
   2d0f0:	mov	fp, sp
   2d0f4:	sub	sp, sp, #112	; 0x70
   2d0f8:	ldr	ip, [fp, #8]
   2d0fc:	str	r0, [fp, #-8]
   2d100:	str	r1, [fp, #-12]
   2d104:	str	r2, [fp, #-16]
   2d108:	str	r3, [fp, #-20]	; 0xffffffec
   2d10c:	ldr	r0, [fp, #-8]
   2d110:	ldr	r0, [r0, #84]	; 0x54
   2d114:	str	r0, [fp, #-24]	; 0xffffffe8
   2d118:	ldr	r0, [fp, #-8]
   2d11c:	ldr	r1, [fp, #-16]
   2d120:	str	ip, [sp, #28]
   2d124:	bl	2c104 <ftello64@plt+0x1a83c>
   2d128:	str	r0, [fp, #-32]	; 0xffffffe0
   2d12c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2d130:	cmn	r0, #1
   2d134:	bne	2d144 <ftello64@plt+0x1b87c>
   2d138:	movw	r0, #0
   2d13c:	str	r0, [fp, #-4]
   2d140:	b	2d4b0 <ftello64@plt+0x1bbe8>
   2d144:	b	2d148 <ftello64@plt+0x1b880>
   2d148:	ldr	r0, [fp, #-8]
   2d14c:	ldr	r0, [r0, #116]	; 0x74
   2d150:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2d154:	movw	r2, #24
   2d158:	mul	r1, r1, r2
   2d15c:	add	r0, r0, r1
   2d160:	str	r0, [fp, #-36]	; 0xffffffdc
   2d164:	ldr	r0, [fp, #-12]
   2d168:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d16c:	ldr	r1, [r1]
   2d170:	bl	27c98 <ftello64@plt+0x163d0>
   2d174:	cmp	r0, #0
   2d178:	bne	2d180 <ftello64@plt+0x1b8b8>
   2d17c:	b	2d490 <ftello64@plt+0x1bbc8>
   2d180:	ldr	r0, [fp, #-16]
   2d184:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d188:	ldr	r1, [r1, #12]
   2d18c:	add	r0, r0, r1
   2d190:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d194:	ldr	r1, [r1, #8]
   2d198:	sub	r0, r0, r1
   2d19c:	str	r0, [fp, #-40]	; 0xffffffd8
   2d1a0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d1a4:	ldr	r1, [fp, #-16]
   2d1a8:	cmp	r0, r1
   2d1ac:	bne	2d2d0 <ftello64@plt+0x1ba08>
   2d1b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d1b4:	ldr	r0, [r0, #20]
   2d1b8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d1bc:	ldr	r1, [r1]
   2d1c0:	movw	r2, #12
   2d1c4:	mul	r1, r1, r2
   2d1c8:	add	r0, r0, r1
   2d1cc:	ldr	r0, [r0, #8]
   2d1d0:	ldr	r0, [r0]
   2d1d4:	str	r0, [fp, #-44]	; 0xffffffd4
   2d1d8:	ldr	r0, [fp, #-12]
   2d1dc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d1e0:	bl	27c98 <ftello64@plt+0x163d0>
   2d1e4:	cmp	r0, #0
   2d1e8:	beq	2d1f0 <ftello64@plt+0x1b928>
   2d1ec:	b	2d490 <ftello64@plt+0x1bbc8>
   2d1f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d1f4:	add	r0, sp, #56	; 0x38
   2d1f8:	bl	26910 <ftello64@plt+0x15048>
   2d1fc:	str	r0, [fp, #-28]	; 0xffffffe4
   2d200:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d204:	ldr	r2, [fp, #-20]	; 0xffffffec
   2d208:	ldr	r3, [fp, #8]
   2d20c:	add	r1, sp, #56	; 0x38
   2d210:	bl	2cf48 <ftello64@plt+0x1b680>
   2d214:	str	r0, [sp, #52]	; 0x34
   2d218:	ldr	r0, [fp, #-12]
   2d21c:	add	r1, sp, #56	; 0x38
   2d220:	bl	272ec <ftello64@plt+0x15a24>
   2d224:	str	r0, [sp, #48]	; 0x30
   2d228:	ldr	r0, [sp, #64]	; 0x40
   2d22c:	bl	17078 <ftello64@plt+0x57b0>
   2d230:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d234:	cmp	r0, #0
   2d238:	movw	r0, #1
   2d23c:	str	r0, [sp, #24]
   2d240:	bne	2d26c <ftello64@plt+0x1b9a4>
   2d244:	ldr	r0, [sp, #52]	; 0x34
   2d248:	cmp	r0, #0
   2d24c:	movw	r0, #1
   2d250:	str	r0, [sp, #24]
   2d254:	bne	2d26c <ftello64@plt+0x1b9a4>
   2d258:	ldr	r0, [sp, #48]	; 0x30
   2d25c:	cmp	r0, #0
   2d260:	movw	r0, #0
   2d264:	movne	r0, #1
   2d268:	str	r0, [sp, #24]
   2d26c:	ldr	r0, [sp, #24]
   2d270:	tst	r0, #1
   2d274:	beq	2d2cc <ftello64@plt+0x1ba04>
   2d278:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d27c:	cmp	r0, #0
   2d280:	beq	2d290 <ftello64@plt+0x1b9c8>
   2d284:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d288:	str	r0, [sp, #20]
   2d28c:	b	2d2b8 <ftello64@plt+0x1b9f0>
   2d290:	ldr	r0, [sp, #52]	; 0x34
   2d294:	cmp	r0, #0
   2d298:	beq	2d2a8 <ftello64@plt+0x1b9e0>
   2d29c:	ldr	r0, [sp, #52]	; 0x34
   2d2a0:	str	r0, [sp, #16]
   2d2a4:	b	2d2b0 <ftello64@plt+0x1b9e8>
   2d2a8:	ldr	r0, [sp, #48]	; 0x30
   2d2ac:	str	r0, [sp, #16]
   2d2b0:	ldr	r0, [sp, #16]
   2d2b4:	str	r0, [sp, #20]
   2d2b8:	ldr	r0, [sp, #20]
   2d2bc:	str	r0, [fp, #-28]	; 0xffffffe4
   2d2c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d2c4:	str	r0, [fp, #-4]
   2d2c8:	b	2d4b0 <ftello64@plt+0x1bbe8>
   2d2cc:	b	2d148 <ftello64@plt+0x1b880>
   2d2d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d2d4:	ldr	r0, [r0, #12]
   2d2d8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d2dc:	ldr	r1, [r1]
   2d2e0:	ldr	r0, [r0, r1, lsl #2]
   2d2e4:	str	r0, [fp, #-44]	; 0xffffffd4
   2d2e8:	ldr	r0, [fp, #-8]
   2d2ec:	ldr	r0, [r0, #100]	; 0x64
   2d2f0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2d2f4:	add	r0, r0, r1, lsl #2
   2d2f8:	ldr	r0, [r0]
   2d2fc:	movw	r1, #0
   2d300:	cmp	r0, r1
   2d304:	beq	2d3e0 <ftello64@plt+0x1bb18>
   2d308:	ldr	r0, [fp, #-8]
   2d30c:	ldr	r0, [r0, #100]	; 0x64
   2d310:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2d314:	add	r0, r0, r1, lsl #2
   2d318:	ldr	r0, [r0]
   2d31c:	add	r0, r0, #4
   2d320:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d324:	bl	27c98 <ftello64@plt+0x163d0>
   2d328:	cmp	r0, #0
   2d32c:	beq	2d334 <ftello64@plt+0x1ba6c>
   2d330:	b	2d490 <ftello64@plt+0x1bbc8>
   2d334:	ldr	r0, [fp, #-8]
   2d338:	ldr	r0, [r0, #100]	; 0x64
   2d33c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2d340:	add	r0, r0, r1, lsl #2
   2d344:	ldr	r0, [r0]
   2d348:	add	r1, r0, #4
   2d34c:	add	r0, sp, #36	; 0x24
   2d350:	bl	27bc4 <ftello64@plt+0x162fc>
   2d354:	str	r0, [fp, #-28]	; 0xffffffe4
   2d358:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d35c:	add	r0, sp, #36	; 0x24
   2d360:	bl	277dc <ftello64@plt+0x15f14>
   2d364:	and	r0, r0, #1
   2d368:	strb	r0, [sp, #35]	; 0x23
   2d36c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d370:	cmp	r0, #0
   2d374:	movw	r0, #1
   2d378:	str	r0, [sp, #12]
   2d37c:	bne	2d390 <ftello64@plt+0x1bac8>
   2d380:	ldrb	r0, [sp, #35]	; 0x23
   2d384:	mvn	r1, #0
   2d388:	eor	r0, r0, r1
   2d38c:	str	r0, [sp, #12]
   2d390:	ldr	r0, [sp, #12]
   2d394:	tst	r0, #1
   2d398:	beq	2d3dc <ftello64@plt+0x1bb14>
   2d39c:	ldr	r0, [sp, #44]	; 0x2c
   2d3a0:	bl	17078 <ftello64@plt+0x57b0>
   2d3a4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d3a8:	cmp	r0, #0
   2d3ac:	beq	2d3bc <ftello64@plt+0x1baf4>
   2d3b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d3b4:	str	r0, [sp, #8]
   2d3b8:	b	2d3c8 <ftello64@plt+0x1bb00>
   2d3bc:	movw	r0, #12
   2d3c0:	str	r0, [sp, #8]
   2d3c4:	b	2d3c8 <ftello64@plt+0x1bb00>
   2d3c8:	ldr	r0, [sp, #8]
   2d3cc:	str	r0, [fp, #-28]	; 0xffffffe4
   2d3d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d3d4:	str	r0, [fp, #-4]
   2d3d8:	b	2d4b0 <ftello64@plt+0x1bbe8>
   2d3dc:	b	2d40c <ftello64@plt+0x1bb44>
   2d3e0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d3e4:	add	r0, sp, #36	; 0x24
   2d3e8:	bl	26910 <ftello64@plt+0x15048>
   2d3ec:	str	r0, [fp, #-28]	; 0xffffffe4
   2d3f0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d3f4:	cmp	r0, #0
   2d3f8:	beq	2d408 <ftello64@plt+0x1bb40>
   2d3fc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d400:	str	r0, [fp, #-4]
   2d404:	b	2d4b0 <ftello64@plt+0x1bbe8>
   2d408:	b	2d40c <ftello64@plt+0x1bb44>
   2d40c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2d410:	sub	r0, fp, #28
   2d414:	add	r2, sp, #36	; 0x24
   2d418:	bl	2d998 <ftello64@plt+0x1c0d0>
   2d41c:	ldr	r1, [fp, #-8]
   2d420:	ldr	r1, [r1, #100]	; 0x64
   2d424:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2d428:	str	r0, [r1, r2, lsl #2]
   2d42c:	ldr	r0, [sp, #44]	; 0x2c
   2d430:	bl	17078 <ftello64@plt+0x57b0>
   2d434:	ldr	r0, [fp, #-8]
   2d438:	ldr	r0, [r0, #100]	; 0x64
   2d43c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2d440:	add	r0, r0, r1, lsl #2
   2d444:	ldr	r0, [r0]
   2d448:	movw	r1, #0
   2d44c:	cmp	r0, r1
   2d450:	movw	r0, #0
   2d454:	str	r0, [sp, #4]
   2d458:	bne	2d470 <ftello64@plt+0x1bba8>
   2d45c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d460:	cmp	r0, #0
   2d464:	movw	r0, #0
   2d468:	movne	r0, #1
   2d46c:	str	r0, [sp, #4]
   2d470:	ldr	r0, [sp, #4]
   2d474:	tst	r0, #1
   2d478:	beq	2d488 <ftello64@plt+0x1bbc0>
   2d47c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d480:	str	r0, [fp, #-4]
   2d484:	b	2d4b0 <ftello64@plt+0x1bbe8>
   2d488:	b	2d48c <ftello64@plt+0x1bbc4>
   2d48c:	b	2d490 <ftello64@plt+0x1bbc8>
   2d490:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d494:	add	r1, r0, #24
   2d498:	str	r1, [fp, #-36]	; 0xffffffdc
   2d49c:	ldrsb	r0, [r0, #20]
   2d4a0:	cmp	r0, #0
   2d4a4:	bne	2d164 <ftello64@plt+0x1b89c>
   2d4a8:	movw	r0, #0
   2d4ac:	str	r0, [fp, #-4]
   2d4b0:	ldr	r0, [fp, #-4]
   2d4b4:	mov	sp, fp
   2d4b8:	pop	{fp, pc}
   2d4bc:	push	{fp, lr}
   2d4c0:	mov	fp, sp
   2d4c4:	sub	sp, sp, #80	; 0x50
   2d4c8:	str	r0, [fp, #-8]
   2d4cc:	str	r1, [fp, #-12]
   2d4d0:	str	r2, [fp, #-16]
   2d4d4:	str	r3, [fp, #-20]	; 0xffffffec
   2d4d8:	ldr	r0, [fp, #-8]
   2d4dc:	ldr	r0, [r0, #84]	; 0x54
   2d4e0:	str	r0, [fp, #-24]	; 0xffffffe8
   2d4e4:	movw	r0, #0
   2d4e8:	str	r0, [fp, #-36]	; 0xffffffdc
   2d4ec:	add	r1, sp, #32
   2d4f0:	str	r0, [sp, #8]
   2d4f4:	mov	r0, r1
   2d4f8:	movw	r1, #0
   2d4fc:	and	r1, r1, #255	; 0xff
   2d500:	movw	r2, #12
   2d504:	bl	11790 <memset@plt>
   2d508:	ldr	r0, [sp, #8]
   2d50c:	str	r0, [fp, #-32]	; 0xffffffe0
   2d510:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2d514:	ldr	r1, [fp, #-16]
   2d518:	ldr	r1, [r1, #4]
   2d51c:	cmp	r0, r1
   2d520:	bge	2d78c <ftello64@plt+0x1bec4>
   2d524:	mov	r0, #0
   2d528:	str	r0, [sp, #28]
   2d52c:	ldr	r0, [fp, #-16]
   2d530:	ldr	r0, [r0, #8]
   2d534:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2d538:	ldr	r0, [r0, r1, lsl #2]
   2d53c:	str	r0, [sp, #24]
   2d540:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d544:	ldr	r0, [r0]
   2d548:	ldr	r1, [sp, #24]
   2d54c:	add	r0, r0, r1, lsl #3
   2d550:	ldr	r0, [r0, #4]
   2d554:	and	r0, r0, #255	; 0xff
   2d558:	and	r0, r0, #8
   2d55c:	cmp	r0, #0
   2d560:	bne	2d568 <ftello64@plt+0x1bca0>
   2d564:	b	2d568 <ftello64@plt+0x1bca0>
   2d568:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d56c:	ldr	r0, [r0]
   2d570:	ldr	r1, [sp, #24]
   2d574:	add	r0, r0, r1, lsl #3
   2d578:	ldr	r0, [r0, #4]
   2d57c:	lsr	r0, r0, #20
   2d580:	and	r0, r0, #1
   2d584:	cmp	r0, #0
   2d588:	beq	2d6f8 <ftello64@plt+0x1be30>
   2d58c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d590:	ldr	r1, [sp, #24]
   2d594:	ldr	r2, [fp, #-8]
   2d598:	ldr	r3, [fp, #-12]
   2d59c:	bl	2dcf0 <ftello64@plt+0x1c428>
   2d5a0:	str	r0, [sp, #28]
   2d5a4:	ldr	r0, [sp, #28]
   2d5a8:	cmp	r0, #1
   2d5ac:	ble	2d6f4 <ftello64@plt+0x1be2c>
   2d5b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d5b4:	ldr	r0, [r0, #12]
   2d5b8:	ldr	r1, [sp, #24]
   2d5bc:	ldr	r0, [r0, r1, lsl #2]
   2d5c0:	str	r0, [sp, #16]
   2d5c4:	ldr	r0, [fp, #-12]
   2d5c8:	ldr	r1, [sp, #28]
   2d5cc:	add	r0, r0, r1
   2d5d0:	str	r0, [sp, #12]
   2d5d4:	ldr	r0, [fp, #-8]
   2d5d8:	ldr	r0, [r0, #100]	; 0x64
   2d5dc:	ldr	r1, [sp, #12]
   2d5e0:	add	r0, r0, r1, lsl #2
   2d5e4:	ldr	r0, [r0]
   2d5e8:	str	r0, [sp, #20]
   2d5ec:	movw	r0, #0
   2d5f0:	str	r0, [sp, #36]	; 0x24
   2d5f4:	ldr	r1, [sp, #20]
   2d5f8:	cmp	r1, r0
   2d5fc:	beq	2d638 <ftello64@plt+0x1bd70>
   2d600:	ldr	r0, [sp, #20]
   2d604:	add	r1, r0, #4
   2d608:	add	r0, sp, #32
   2d60c:	bl	272ec <ftello64@plt+0x15a24>
   2d610:	str	r0, [fp, #-36]	; 0xffffffdc
   2d614:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d618:	cmp	r0, #0
   2d61c:	beq	2d634 <ftello64@plt+0x1bd6c>
   2d620:	ldr	r0, [sp, #40]	; 0x28
   2d624:	bl	17078 <ftello64@plt+0x57b0>
   2d628:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d62c:	str	r0, [fp, #-4]
   2d630:	b	2d79c <ftello64@plt+0x1bed4>
   2d634:	b	2d638 <ftello64@plt+0x1bd70>
   2d638:	ldr	r1, [sp, #16]
   2d63c:	add	r0, sp, #32
   2d640:	bl	277dc <ftello64@plt+0x15f14>
   2d644:	and	r0, r0, #1
   2d648:	strb	r0, [fp, #-25]	; 0xffffffe7
   2d64c:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   2d650:	mvn	r1, #0
   2d654:	eor	r0, r0, r1
   2d658:	tst	r0, #1
   2d65c:	beq	2d674 <ftello64@plt+0x1bdac>
   2d660:	ldr	r0, [sp, #40]	; 0x28
   2d664:	bl	17078 <ftello64@plt+0x57b0>
   2d668:	movw	r0, #12
   2d66c:	str	r0, [fp, #-4]
   2d670:	b	2d79c <ftello64@plt+0x1bed4>
   2d674:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2d678:	sub	r0, fp, #36	; 0x24
   2d67c:	add	r2, sp, #32
   2d680:	bl	2d998 <ftello64@plt+0x1c0d0>
   2d684:	ldr	r1, [fp, #-8]
   2d688:	ldr	r1, [r1, #100]	; 0x64
   2d68c:	ldr	r2, [sp, #12]
   2d690:	str	r0, [r1, r2, lsl #2]
   2d694:	ldr	r0, [fp, #-8]
   2d698:	ldr	r0, [r0, #100]	; 0x64
   2d69c:	ldr	r1, [sp, #12]
   2d6a0:	add	r0, r0, r1, lsl #2
   2d6a4:	ldr	r0, [r0]
   2d6a8:	movw	r1, #0
   2d6ac:	cmp	r0, r1
   2d6b0:	movw	r0, #0
   2d6b4:	str	r0, [sp, #4]
   2d6b8:	bne	2d6d0 <ftello64@plt+0x1be08>
   2d6bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d6c0:	cmp	r0, #0
   2d6c4:	movw	r0, #0
   2d6c8:	movne	r0, #1
   2d6cc:	str	r0, [sp, #4]
   2d6d0:	ldr	r0, [sp, #4]
   2d6d4:	tst	r0, #1
   2d6d8:	beq	2d6f0 <ftello64@plt+0x1be28>
   2d6dc:	ldr	r0, [sp, #40]	; 0x28
   2d6e0:	bl	17078 <ftello64@plt+0x57b0>
   2d6e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d6e8:	str	r0, [fp, #-4]
   2d6ec:	b	2d79c <ftello64@plt+0x1bed4>
   2d6f0:	b	2d6f4 <ftello64@plt+0x1be2c>
   2d6f4:	b	2d6f8 <ftello64@plt+0x1be30>
   2d6f8:	ldr	r0, [sp, #28]
   2d6fc:	cmp	r0, #0
   2d700:	bne	2d728 <ftello64@plt+0x1be60>
   2d704:	ldr	r0, [fp, #-8]
   2d708:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2d70c:	ldr	r1, [r1]
   2d710:	ldr	r2, [sp, #24]
   2d714:	add	r1, r1, r2, lsl #3
   2d718:	ldr	r2, [fp, #-12]
   2d71c:	bl	2e2d8 <ftello64@plt+0x1ca10>
   2d720:	tst	r0, #1
   2d724:	beq	2d778 <ftello64@plt+0x1beb0>
   2d728:	ldr	r0, [fp, #-20]	; 0xffffffec
   2d72c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2d730:	ldr	r1, [r1, #12]
   2d734:	ldr	r2, [sp, #24]
   2d738:	add	r1, r1, r2, lsl #2
   2d73c:	ldr	r1, [r1]
   2d740:	bl	277dc <ftello64@plt+0x15f14>
   2d744:	and	r0, r0, #1
   2d748:	strb	r0, [fp, #-25]	; 0xffffffe7
   2d74c:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   2d750:	mvn	r1, #0
   2d754:	eor	r0, r0, r1
   2d758:	tst	r0, #1
   2d75c:	beq	2d774 <ftello64@plt+0x1beac>
   2d760:	ldr	r0, [sp, #40]	; 0x28
   2d764:	bl	17078 <ftello64@plt+0x57b0>
   2d768:	movw	r0, #12
   2d76c:	str	r0, [fp, #-4]
   2d770:	b	2d79c <ftello64@plt+0x1bed4>
   2d774:	b	2d778 <ftello64@plt+0x1beb0>
   2d778:	b	2d77c <ftello64@plt+0x1beb4>
   2d77c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2d780:	add	r0, r0, #1
   2d784:	str	r0, [fp, #-32]	; 0xffffffe0
   2d788:	b	2d510 <ftello64@plt+0x1bc48>
   2d78c:	ldr	r0, [sp, #40]	; 0x28
   2d790:	bl	17078 <ftello64@plt+0x57b0>
   2d794:	movw	r0, #0
   2d798:	str	r0, [fp, #-4]
   2d79c:	ldr	r0, [fp, #-4]
   2d7a0:	mov	sp, fp
   2d7a4:	pop	{fp, pc}
   2d7a8:	push	{fp, lr}
   2d7ac:	mov	fp, sp
   2d7b0:	sub	sp, sp, #40	; 0x28
   2d7b4:	ldr	ip, [fp, #8]
   2d7b8:	str	r0, [fp, #-8]
   2d7bc:	str	r1, [fp, #-12]
   2d7c0:	str	r2, [fp, #-16]
   2d7c4:	str	r3, [sp, #20]
   2d7c8:	ldr	r0, [fp, #-16]
   2d7cc:	str	r0, [sp, #16]
   2d7d0:	ldr	r0, [fp, #-12]
   2d7d4:	ldr	r1, [sp, #16]
   2d7d8:	bl	27c98 <ftello64@plt+0x163d0>
   2d7dc:	cmp	r0, #0
   2d7e0:	movw	r0, #0
   2d7e4:	movne	r0, #1
   2d7e8:	mvn	r1, #0
   2d7ec:	eor	r0, r0, r1
   2d7f0:	tst	r0, #1
   2d7f4:	beq	2d984 <ftello64@plt+0x1c0bc>
   2d7f8:	ldr	r0, [fp, #-8]
   2d7fc:	ldr	r0, [r0]
   2d800:	ldr	r1, [sp, #16]
   2d804:	add	r0, r0, r1, lsl #3
   2d808:	ldr	r0, [r0, #4]
   2d80c:	and	r0, r0, #255	; 0xff
   2d810:	ldr	r1, [fp, #8]
   2d814:	cmp	r0, r1
   2d818:	bne	2d884 <ftello64@plt+0x1bfbc>
   2d81c:	ldr	r0, [fp, #-8]
   2d820:	ldr	r0, [r0]
   2d824:	ldr	r1, [sp, #16]
   2d828:	add	r0, r0, r1, lsl #3
   2d82c:	ldr	r0, [r0]
   2d830:	ldr	r1, [sp, #20]
   2d834:	cmp	r0, r1
   2d838:	bne	2d884 <ftello64@plt+0x1bfbc>
   2d83c:	ldr	r0, [fp, #8]
   2d840:	cmp	r0, #9
   2d844:	bne	2d880 <ftello64@plt+0x1bfb8>
   2d848:	ldr	r0, [fp, #-12]
   2d84c:	ldr	r1, [sp, #16]
   2d850:	bl	277dc <ftello64@plt+0x15f14>
   2d854:	and	r0, r0, #1
   2d858:	strb	r0, [sp, #15]
   2d85c:	ldrb	r0, [sp, #15]
   2d860:	mvn	r1, #0
   2d864:	eor	r0, r0, r1
   2d868:	tst	r0, #1
   2d86c:	beq	2d87c <ftello64@plt+0x1bfb4>
   2d870:	movw	r0, #12
   2d874:	str	r0, [fp, #-4]
   2d878:	b	2d98c <ftello64@plt+0x1c0c4>
   2d87c:	b	2d880 <ftello64@plt+0x1bfb8>
   2d880:	b	2d984 <ftello64@plt+0x1c0bc>
   2d884:	ldr	r0, [fp, #-12]
   2d888:	ldr	r1, [sp, #16]
   2d88c:	bl	277dc <ftello64@plt+0x15f14>
   2d890:	and	r0, r0, #1
   2d894:	strb	r0, [sp, #15]
   2d898:	ldrb	r0, [sp, #15]
   2d89c:	mvn	r1, #0
   2d8a0:	eor	r0, r0, r1
   2d8a4:	tst	r0, #1
   2d8a8:	beq	2d8b8 <ftello64@plt+0x1bff0>
   2d8ac:	movw	r0, #12
   2d8b0:	str	r0, [fp, #-4]
   2d8b4:	b	2d98c <ftello64@plt+0x1c0c4>
   2d8b8:	ldr	r0, [fp, #-8]
   2d8bc:	ldr	r0, [r0, #20]
   2d8c0:	ldr	r1, [sp, #16]
   2d8c4:	movw	r2, #12
   2d8c8:	mul	r1, r1, r2
   2d8cc:	add	r0, r0, r1
   2d8d0:	ldr	r0, [r0, #4]
   2d8d4:	cmp	r0, #0
   2d8d8:	bne	2d8e0 <ftello64@plt+0x1c018>
   2d8dc:	b	2d984 <ftello64@plt+0x1c0bc>
   2d8e0:	ldr	r0, [fp, #-8]
   2d8e4:	ldr	r0, [r0, #20]
   2d8e8:	ldr	r1, [sp, #16]
   2d8ec:	movw	r2, #12
   2d8f0:	mul	r1, r1, r2
   2d8f4:	add	r0, r0, r1
   2d8f8:	ldr	r0, [r0, #4]
   2d8fc:	cmp	r0, #2
   2d900:	bne	2d95c <ftello64@plt+0x1c094>
   2d904:	ldr	r0, [fp, #-8]
   2d908:	ldr	r1, [fp, #-12]
   2d90c:	ldr	r2, [fp, #-8]
   2d910:	ldr	r2, [r2, #20]
   2d914:	ldr	r3, [sp, #16]
   2d918:	movw	ip, #12
   2d91c:	mul	r3, r3, ip
   2d920:	add	r2, r2, r3
   2d924:	ldr	r2, [r2, #8]
   2d928:	ldr	r2, [r2, #4]
   2d92c:	ldr	r3, [sp, #20]
   2d930:	ldr	ip, [fp, #8]
   2d934:	str	ip, [sp]
   2d938:	bl	2d7a8 <ftello64@plt+0x1bee0>
   2d93c:	str	r0, [sp, #8]
   2d940:	ldr	r0, [sp, #8]
   2d944:	cmp	r0, #0
   2d948:	beq	2d958 <ftello64@plt+0x1c090>
   2d94c:	ldr	r0, [sp, #8]
   2d950:	str	r0, [fp, #-4]
   2d954:	b	2d98c <ftello64@plt+0x1c0c4>
   2d958:	b	2d95c <ftello64@plt+0x1c094>
   2d95c:	ldr	r0, [fp, #-8]
   2d960:	ldr	r0, [r0, #20]
   2d964:	ldr	r1, [sp, #16]
   2d968:	movw	r2, #12
   2d96c:	mul	r1, r1, r2
   2d970:	add	r0, r0, r1
   2d974:	ldr	r0, [r0, #8]
   2d978:	ldr	r0, [r0]
   2d97c:	str	r0, [sp, #16]
   2d980:	b	2d7d0 <ftello64@plt+0x1bf08>
   2d984:	movw	r0, #0
   2d988:	str	r0, [fp, #-4]
   2d98c:	ldr	r0, [fp, #-4]
   2d990:	mov	sp, fp
   2d994:	pop	{fp, pc}
   2d998:	push	{fp, lr}
   2d99c:	mov	fp, sp
   2d9a0:	sub	sp, sp, #40	; 0x28
   2d9a4:	str	r0, [fp, #-8]
   2d9a8:	str	r1, [fp, #-12]
   2d9ac:	str	r2, [fp, #-16]
   2d9b0:	ldr	r0, [fp, #-16]
   2d9b4:	ldr	r0, [r0, #4]
   2d9b8:	cmp	r0, #0
   2d9bc:	bne	2d9d4 <ftello64@plt+0x1c10c>
   2d9c0:	ldr	r0, [fp, #-8]
   2d9c4:	movw	r1, #0
   2d9c8:	str	r1, [r0]
   2d9cc:	str	r1, [fp, #-4]
   2d9d0:	b	2dac8 <ftello64@plt+0x1c200>
   2d9d4:	ldr	r0, [fp, #-16]
   2d9d8:	movw	r1, #0
   2d9dc:	bl	27ee4 <ftello64@plt+0x1661c>
   2d9e0:	str	r0, [sp, #20]
   2d9e4:	ldr	r0, [fp, #-12]
   2d9e8:	ldr	r0, [r0, #32]
   2d9ec:	ldr	r1, [sp, #20]
   2d9f0:	ldr	r2, [fp, #-12]
   2d9f4:	ldr	r2, [r2, #68]	; 0x44
   2d9f8:	and	r1, r1, r2
   2d9fc:	movw	r2, #12
   2da00:	mul	r1, r1, r2
   2da04:	add	r0, r0, r1
   2da08:	str	r0, [sp, #12]
   2da0c:	movw	r0, #0
   2da10:	str	r0, [sp, #8]
   2da14:	ldr	r0, [sp, #8]
   2da18:	ldr	r1, [sp, #12]
   2da1c:	ldr	r1, [r1]
   2da20:	cmp	r0, r1
   2da24:	bge	2da90 <ftello64@plt+0x1c1c8>
   2da28:	ldr	r0, [sp, #12]
   2da2c:	ldr	r0, [r0, #8]
   2da30:	ldr	r1, [sp, #8]
   2da34:	add	r0, r0, r1, lsl #2
   2da38:	ldr	r0, [r0]
   2da3c:	str	r0, [sp, #4]
   2da40:	ldr	r0, [sp, #20]
   2da44:	ldr	r1, [sp, #4]
   2da48:	ldr	r1, [r1]
   2da4c:	cmp	r0, r1
   2da50:	beq	2da58 <ftello64@plt+0x1c190>
   2da54:	b	2da80 <ftello64@plt+0x1c1b8>
   2da58:	ldr	r0, [sp, #4]
   2da5c:	add	r0, r0, #4
   2da60:	ldr	r1, [fp, #-16]
   2da64:	bl	27f5c <ftello64@plt+0x16694>
   2da68:	tst	r0, #1
   2da6c:	beq	2da7c <ftello64@plt+0x1c1b4>
   2da70:	ldr	r0, [sp, #4]
   2da74:	str	r0, [fp, #-4]
   2da78:	b	2dac8 <ftello64@plt+0x1c200>
   2da7c:	b	2da80 <ftello64@plt+0x1c1b8>
   2da80:	ldr	r0, [sp, #8]
   2da84:	add	r0, r0, #1
   2da88:	str	r0, [sp, #8]
   2da8c:	b	2da14 <ftello64@plt+0x1c14c>
   2da90:	ldr	r0, [fp, #-12]
   2da94:	ldr	r1, [fp, #-16]
   2da98:	ldr	r2, [sp, #20]
   2da9c:	bl	2dad4 <ftello64@plt+0x1c20c>
   2daa0:	str	r0, [sp, #16]
   2daa4:	ldr	r0, [sp, #16]
   2daa8:	movw	r1, #0
   2daac:	cmp	r0, r1
   2dab0:	bne	2dac0 <ftello64@plt+0x1c1f8>
   2dab4:	ldr	r0, [fp, #-8]
   2dab8:	movw	r1, #12
   2dabc:	str	r1, [r0]
   2dac0:	ldr	r0, [sp, #16]
   2dac4:	str	r0, [fp, #-4]
   2dac8:	ldr	r0, [fp, #-4]
   2dacc:	mov	sp, fp
   2dad0:	pop	{fp, pc}
   2dad4:	push	{fp, lr}
   2dad8:	mov	fp, sp
   2dadc:	sub	sp, sp, #40	; 0x28
   2dae0:	str	r0, [fp, #-8]
   2dae4:	str	r1, [fp, #-12]
   2dae8:	str	r2, [fp, #-16]
   2daec:	movw	r0, #56	; 0x38
   2daf0:	movw	r1, #1
   2daf4:	bl	38350 <ftello64@plt+0x26a88>
   2daf8:	str	r0, [sp, #12]
   2dafc:	ldr	r0, [sp, #12]
   2db00:	movw	r1, #0
   2db04:	cmp	r0, r1
   2db08:	bne	2db18 <ftello64@plt+0x1c250>
   2db0c:	movw	r0, #0
   2db10:	str	r0, [fp, #-4]
   2db14:	b	2dce4 <ftello64@plt+0x1c41c>
   2db18:	ldr	r0, [sp, #12]
   2db1c:	add	r0, r0, #4
   2db20:	ldr	r1, [fp, #-12]
   2db24:	bl	27bc4 <ftello64@plt+0x162fc>
   2db28:	str	r0, [sp, #16]
   2db2c:	ldr	r0, [sp, #16]
   2db30:	cmp	r0, #0
   2db34:	beq	2db4c <ftello64@plt+0x1c284>
   2db38:	ldr	r0, [sp, #12]
   2db3c:	bl	17078 <ftello64@plt+0x57b0>
   2db40:	movw	r0, #0
   2db44:	str	r0, [fp, #-4]
   2db48:	b	2dce4 <ftello64@plt+0x1c41c>
   2db4c:	ldr	r0, [sp, #12]
   2db50:	add	r0, r0, #4
   2db54:	ldr	r1, [sp, #12]
   2db58:	str	r0, [r1, #40]	; 0x28
   2db5c:	movw	r0, #0
   2db60:	str	r0, [sp, #20]
   2db64:	ldr	r0, [sp, #20]
   2db68:	ldr	r1, [fp, #-12]
   2db6c:	ldr	r1, [r1, #4]
   2db70:	cmp	r0, r1
   2db74:	bge	2dcac <ftello64@plt+0x1c3e4>
   2db78:	ldr	r0, [fp, #-8]
   2db7c:	ldr	r0, [r0]
   2db80:	ldr	r1, [fp, #-12]
   2db84:	ldr	r1, [r1, #8]
   2db88:	ldr	r2, [sp, #20]
   2db8c:	ldr	r1, [r1, r2, lsl #2]
   2db90:	add	r0, r0, r1, lsl #3
   2db94:	str	r0, [sp, #8]
   2db98:	ldr	r0, [sp, #8]
   2db9c:	ldr	r0, [r0, #4]
   2dba0:	and	r0, r0, #255	; 0xff
   2dba4:	str	r0, [sp, #4]
   2dba8:	ldr	r0, [sp, #4]
   2dbac:	cmp	r0, #1
   2dbb0:	bne	2dbd4 <ftello64@plt+0x1c30c>
   2dbb4:	ldr	r0, [sp, #8]
   2dbb8:	ldr	r0, [r0, #4]
   2dbbc:	lsr	r0, r0, #8
   2dbc0:	movw	r1, #1023	; 0x3ff
   2dbc4:	and	r0, r0, r1
   2dbc8:	cmp	r0, #0
   2dbcc:	bne	2dbd4 <ftello64@plt+0x1c30c>
   2dbd0:	b	2dc9c <ftello64@plt+0x1c3d4>
   2dbd4:	ldr	r0, [sp, #8]
   2dbd8:	ldr	r0, [r0, #4]
   2dbdc:	ldr	r1, [sp, #12]
   2dbe0:	ldrb	r2, [r1, #52]	; 0x34
   2dbe4:	lsr	r3, r2, #5
   2dbe8:	orr	r0, r3, r0, lsr #20
   2dbec:	and	r0, r0, #1
   2dbf0:	lsl	r0, r0, #5
   2dbf4:	bic	r2, r2, #32
   2dbf8:	orr	r0, r2, r0
   2dbfc:	strb	r0, [r1, #52]	; 0x34
   2dc00:	ldr	r0, [sp, #4]
   2dc04:	cmp	r0, #2
   2dc08:	bne	2dc28 <ftello64@plt+0x1c360>
   2dc0c:	ldr	r0, [sp, #12]
   2dc10:	ldrb	r1, [r0, #52]	; 0x34
   2dc14:	bic	r1, r1, #16
   2dc18:	movw	r2, #16
   2dc1c:	orr	r1, r1, r2
   2dc20:	strb	r1, [r0, #52]	; 0x34
   2dc24:	b	2dc98 <ftello64@plt+0x1c3d0>
   2dc28:	ldr	r0, [sp, #4]
   2dc2c:	cmp	r0, #4
   2dc30:	bne	2dc50 <ftello64@plt+0x1c388>
   2dc34:	ldr	r0, [sp, #12]
   2dc38:	ldrb	r1, [r0, #52]	; 0x34
   2dc3c:	bic	r1, r1, #64	; 0x40
   2dc40:	movw	r2, #64	; 0x40
   2dc44:	orr	r1, r1, r2
   2dc48:	strb	r1, [r0, #52]	; 0x34
   2dc4c:	b	2dc94 <ftello64@plt+0x1c3cc>
   2dc50:	ldr	r0, [sp, #4]
   2dc54:	cmp	r0, #12
   2dc58:	beq	2dc78 <ftello64@plt+0x1c3b0>
   2dc5c:	ldr	r0, [sp, #8]
   2dc60:	ldr	r0, [r0, #4]
   2dc64:	lsr	r0, r0, #8
   2dc68:	movw	r1, #1023	; 0x3ff
   2dc6c:	and	r0, r0, r1
   2dc70:	cmp	r0, #0
   2dc74:	beq	2dc90 <ftello64@plt+0x1c3c8>
   2dc78:	ldr	r0, [sp, #12]
   2dc7c:	ldrb	r1, [r0, #52]	; 0x34
   2dc80:	and	r1, r1, #127	; 0x7f
   2dc84:	movw	r2, #128	; 0x80
   2dc88:	orr	r1, r1, r2
   2dc8c:	strb	r1, [r0, #52]	; 0x34
   2dc90:	b	2dc94 <ftello64@plt+0x1c3cc>
   2dc94:	b	2dc98 <ftello64@plt+0x1c3d0>
   2dc98:	b	2dc9c <ftello64@plt+0x1c3d4>
   2dc9c:	ldr	r0, [sp, #20]
   2dca0:	add	r0, r0, #1
   2dca4:	str	r0, [sp, #20]
   2dca8:	b	2db64 <ftello64@plt+0x1c29c>
   2dcac:	ldr	r0, [fp, #-8]
   2dcb0:	ldr	r1, [sp, #12]
   2dcb4:	ldr	r2, [fp, #-16]
   2dcb8:	bl	2840c <ftello64@plt+0x16b44>
   2dcbc:	str	r0, [sp, #16]
   2dcc0:	ldr	r0, [sp, #16]
   2dcc4:	cmp	r0, #0
   2dcc8:	beq	2dcdc <ftello64@plt+0x1c414>
   2dccc:	ldr	r0, [sp, #12]
   2dcd0:	bl	1d66c <ftello64@plt+0xbda4>
   2dcd4:	movw	r0, #0
   2dcd8:	str	r0, [sp, #12]
   2dcdc:	ldr	r0, [sp, #12]
   2dce0:	str	r0, [fp, #-4]
   2dce4:	ldr	r0, [fp, #-4]
   2dce8:	mov	sp, fp
   2dcec:	pop	{fp, pc}
   2dcf0:	push	{fp, lr}
   2dcf4:	mov	fp, sp
   2dcf8:	sub	sp, sp, #72	; 0x48
   2dcfc:	str	r0, [fp, #-8]
   2dd00:	str	r1, [fp, #-12]
   2dd04:	str	r2, [fp, #-16]
   2dd08:	str	r3, [fp, #-20]	; 0xffffffec
   2dd0c:	ldr	r0, [fp, #-8]
   2dd10:	ldr	r0, [r0]
   2dd14:	ldr	r1, [fp, #-12]
   2dd18:	add	r0, r0, r1, lsl #3
   2dd1c:	str	r0, [fp, #-24]	; 0xffffffe8
   2dd20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2dd24:	ldr	r0, [r0, #4]
   2dd28:	and	r0, r0, #255	; 0xff
   2dd2c:	cmp	r0, #7
   2dd30:	bne	2dfa0 <ftello64@plt+0x1c6d8>
   2dd34:	ldr	r0, [fp, #-16]
   2dd38:	ldr	r0, [r0, #4]
   2dd3c:	ldr	r1, [fp, #-20]	; 0xffffffec
   2dd40:	add	r0, r0, r1
   2dd44:	ldrb	r0, [r0]
   2dd48:	strb	r0, [sp, #35]	; 0x23
   2dd4c:	ldrb	r0, [sp, #35]	; 0x23
   2dd50:	cmp	r0, #194	; 0xc2
   2dd54:	bge	2dd64 <ftello64@plt+0x1c49c>
   2dd58:	movw	r0, #0
   2dd5c:	str	r0, [fp, #-4]
   2dd60:	b	2e2cc <ftello64@plt+0x1ca04>
   2dd64:	ldr	r0, [fp, #-20]	; 0xffffffec
   2dd68:	add	r0, r0, #2
   2dd6c:	ldr	r1, [fp, #-16]
   2dd70:	ldr	r1, [r1, #48]	; 0x30
   2dd74:	cmp	r0, r1
   2dd78:	ble	2dd88 <ftello64@plt+0x1c4c0>
   2dd7c:	movw	r0, #0
   2dd80:	str	r0, [fp, #-4]
   2dd84:	b	2e2cc <ftello64@plt+0x1ca04>
   2dd88:	ldr	r0, [fp, #-16]
   2dd8c:	ldr	r0, [r0, #4]
   2dd90:	ldr	r1, [fp, #-20]	; 0xffffffec
   2dd94:	add	r1, r1, #1
   2dd98:	add	r0, r0, r1
   2dd9c:	ldrb	r0, [r0]
   2dda0:	strb	r0, [sp, #34]	; 0x22
   2dda4:	ldrb	r0, [sp, #35]	; 0x23
   2dda8:	cmp	r0, #224	; 0xe0
   2ddac:	bge	2ddf0 <ftello64@plt+0x1c528>
   2ddb0:	ldrb	r0, [sp, #34]	; 0x22
   2ddb4:	cmp	r0, #128	; 0x80
   2ddb8:	movw	r0, #1
   2ddbc:	str	r0, [sp, #12]
   2ddc0:	blt	2ddd8 <ftello64@plt+0x1c510>
   2ddc4:	ldrb	r0, [sp, #34]	; 0x22
   2ddc8:	cmp	r0, #191	; 0xbf
   2ddcc:	movw	r0, #0
   2ddd0:	movgt	r0, #1
   2ddd4:	str	r0, [sp, #12]
   2ddd8:	ldr	r0, [sp, #12]
   2dddc:	tst	r0, #1
   2dde0:	movw	r0, #0
   2dde4:	moveq	r0, #2
   2dde8:	str	r0, [fp, #-4]
   2ddec:	b	2e2cc <ftello64@plt+0x1ca04>
   2ddf0:	ldrb	r0, [sp, #35]	; 0x23
   2ddf4:	cmp	r0, #240	; 0xf0
   2ddf8:	bge	2de2c <ftello64@plt+0x1c564>
   2ddfc:	movw	r0, #3
   2de00:	str	r0, [fp, #-28]	; 0xffffffe4
   2de04:	ldrb	r0, [sp, #35]	; 0x23
   2de08:	cmp	r0, #224	; 0xe0
   2de0c:	bne	2de28 <ftello64@plt+0x1c560>
   2de10:	ldrb	r0, [sp, #34]	; 0x22
   2de14:	cmp	r0, #160	; 0xa0
   2de18:	bge	2de28 <ftello64@plt+0x1c560>
   2de1c:	movw	r0, #0
   2de20:	str	r0, [fp, #-4]
   2de24:	b	2e2cc <ftello64@plt+0x1ca04>
   2de28:	b	2def8 <ftello64@plt+0x1c630>
   2de2c:	ldrb	r0, [sp, #35]	; 0x23
   2de30:	cmp	r0, #248	; 0xf8
   2de34:	bge	2de68 <ftello64@plt+0x1c5a0>
   2de38:	movw	r0, #4
   2de3c:	str	r0, [fp, #-28]	; 0xffffffe4
   2de40:	ldrb	r0, [sp, #35]	; 0x23
   2de44:	cmp	r0, #240	; 0xf0
   2de48:	bne	2de64 <ftello64@plt+0x1c59c>
   2de4c:	ldrb	r0, [sp, #34]	; 0x22
   2de50:	cmp	r0, #144	; 0x90
   2de54:	bge	2de64 <ftello64@plt+0x1c59c>
   2de58:	movw	r0, #0
   2de5c:	str	r0, [fp, #-4]
   2de60:	b	2e2cc <ftello64@plt+0x1ca04>
   2de64:	b	2def4 <ftello64@plt+0x1c62c>
   2de68:	ldrb	r0, [sp, #35]	; 0x23
   2de6c:	cmp	r0, #252	; 0xfc
   2de70:	bge	2dea4 <ftello64@plt+0x1c5dc>
   2de74:	movw	r0, #5
   2de78:	str	r0, [fp, #-28]	; 0xffffffe4
   2de7c:	ldrb	r0, [sp, #35]	; 0x23
   2de80:	cmp	r0, #248	; 0xf8
   2de84:	bne	2dea0 <ftello64@plt+0x1c5d8>
   2de88:	ldrb	r0, [sp, #34]	; 0x22
   2de8c:	cmp	r0, #136	; 0x88
   2de90:	bge	2dea0 <ftello64@plt+0x1c5d8>
   2de94:	movw	r0, #0
   2de98:	str	r0, [fp, #-4]
   2de9c:	b	2e2cc <ftello64@plt+0x1ca04>
   2dea0:	b	2def0 <ftello64@plt+0x1c628>
   2dea4:	ldrb	r0, [sp, #35]	; 0x23
   2dea8:	cmp	r0, #254	; 0xfe
   2deac:	bge	2dee0 <ftello64@plt+0x1c618>
   2deb0:	movw	r0, #6
   2deb4:	str	r0, [fp, #-28]	; 0xffffffe4
   2deb8:	ldrb	r0, [sp, #35]	; 0x23
   2debc:	cmp	r0, #252	; 0xfc
   2dec0:	bne	2dedc <ftello64@plt+0x1c614>
   2dec4:	ldrb	r0, [sp, #34]	; 0x22
   2dec8:	cmp	r0, #132	; 0x84
   2decc:	bge	2dedc <ftello64@plt+0x1c614>
   2ded0:	movw	r0, #0
   2ded4:	str	r0, [fp, #-4]
   2ded8:	b	2e2cc <ftello64@plt+0x1ca04>
   2dedc:	b	2deec <ftello64@plt+0x1c624>
   2dee0:	movw	r0, #0
   2dee4:	str	r0, [fp, #-4]
   2dee8:	b	2e2cc <ftello64@plt+0x1ca04>
   2deec:	b	2def0 <ftello64@plt+0x1c628>
   2def0:	b	2def4 <ftello64@plt+0x1c62c>
   2def4:	b	2def8 <ftello64@plt+0x1c630>
   2def8:	b	2defc <ftello64@plt+0x1c634>
   2defc:	ldr	r0, [fp, #-20]	; 0xffffffec
   2df00:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2df04:	add	r0, r0, r1
   2df08:	ldr	r1, [fp, #-16]
   2df0c:	ldr	r1, [r1, #48]	; 0x30
   2df10:	cmp	r0, r1
   2df14:	ble	2df24 <ftello64@plt+0x1c65c>
   2df18:	movw	r0, #0
   2df1c:	str	r0, [fp, #-4]
   2df20:	b	2e2cc <ftello64@plt+0x1ca04>
   2df24:	movw	r0, #1
   2df28:	str	r0, [sp, #36]	; 0x24
   2df2c:	ldr	r0, [sp, #36]	; 0x24
   2df30:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2df34:	cmp	r0, r1
   2df38:	bge	2df94 <ftello64@plt+0x1c6cc>
   2df3c:	ldr	r0, [fp, #-16]
   2df40:	ldr	r0, [r0, #4]
   2df44:	ldr	r1, [fp, #-20]	; 0xffffffec
   2df48:	ldr	r2, [sp, #36]	; 0x24
   2df4c:	add	r1, r1, r2
   2df50:	add	r0, r0, r1
   2df54:	ldrb	r0, [r0]
   2df58:	strb	r0, [sp, #34]	; 0x22
   2df5c:	ldrb	r0, [sp, #34]	; 0x22
   2df60:	cmp	r0, #128	; 0x80
   2df64:	blt	2df74 <ftello64@plt+0x1c6ac>
   2df68:	ldrb	r0, [sp, #34]	; 0x22
   2df6c:	cmp	r0, #191	; 0xbf
   2df70:	ble	2df80 <ftello64@plt+0x1c6b8>
   2df74:	movw	r0, #0
   2df78:	str	r0, [fp, #-4]
   2df7c:	b	2e2cc <ftello64@plt+0x1ca04>
   2df80:	b	2df84 <ftello64@plt+0x1c6bc>
   2df84:	ldr	r0, [sp, #36]	; 0x24
   2df88:	add	r0, r0, #1
   2df8c:	str	r0, [sp, #36]	; 0x24
   2df90:	b	2df2c <ftello64@plt+0x1c664>
   2df94:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2df98:	str	r0, [fp, #-4]
   2df9c:	b	2e2cc <ftello64@plt+0x1ca04>
   2dfa0:	ldr	r0, [fp, #-16]
   2dfa4:	ldr	r1, [fp, #-20]	; 0xffffffec
   2dfa8:	bl	25080 <ftello64@plt+0x137b8>
   2dfac:	str	r0, [fp, #-28]	; 0xffffffe4
   2dfb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2dfb4:	ldr	r0, [r0, #4]
   2dfb8:	and	r0, r0, #255	; 0xff
   2dfbc:	cmp	r0, #5
   2dfc0:	bne	2e054 <ftello64@plt+0x1c78c>
   2dfc4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2dfc8:	cmp	r0, #1
   2dfcc:	bgt	2dfdc <ftello64@plt+0x1c714>
   2dfd0:	movw	r0, #0
   2dfd4:	str	r0, [fp, #-4]
   2dfd8:	b	2e2cc <ftello64@plt+0x1ca04>
   2dfdc:	ldr	r0, [fp, #-8]
   2dfe0:	ldr	r0, [r0, #128]	; 0x80
   2dfe4:	and	r0, r0, #64	; 0x40
   2dfe8:	cmp	r0, #0
   2dfec:	bne	2e00c <ftello64@plt+0x1c744>
   2dff0:	ldr	r0, [fp, #-16]
   2dff4:	ldr	r0, [r0, #4]
   2dff8:	ldr	r1, [fp, #-20]	; 0xffffffec
   2dffc:	add	r0, r0, r1
   2e000:	ldrb	r0, [r0]
   2e004:	cmp	r0, #10
   2e008:	beq	2e03c <ftello64@plt+0x1c774>
   2e00c:	ldr	r0, [fp, #-8]
   2e010:	ldr	r0, [r0, #128]	; 0x80
   2e014:	and	r0, r0, #128	; 0x80
   2e018:	cmp	r0, #0
   2e01c:	beq	2e048 <ftello64@plt+0x1c780>
   2e020:	ldr	r0, [fp, #-16]
   2e024:	ldr	r0, [r0, #4]
   2e028:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e02c:	add	r0, r0, r1
   2e030:	ldrb	r0, [r0]
   2e034:	cmp	r0, #0
   2e038:	bne	2e048 <ftello64@plt+0x1c780>
   2e03c:	movw	r0, #0
   2e040:	str	r0, [fp, #-4]
   2e044:	b	2e2cc <ftello64@plt+0x1ca04>
   2e048:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e04c:	str	r0, [fp, #-4]
   2e050:	b	2e2cc <ftello64@plt+0x1ca04>
   2e054:	ldr	r0, [fp, #-16]
   2e058:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e05c:	bl	2e54c <ftello64@plt+0x1cc84>
   2e060:	str	r0, [fp, #-32]	; 0xffffffe0
   2e064:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e068:	cmp	r0, #1
   2e06c:	bgt	2e07c <ftello64@plt+0x1c7b4>
   2e070:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e074:	cmp	r0, #1
   2e078:	ble	2e088 <ftello64@plt+0x1c7c0>
   2e07c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e080:	cmp	r0, #0
   2e084:	bne	2e094 <ftello64@plt+0x1c7cc>
   2e088:	movw	r0, #0
   2e08c:	str	r0, [fp, #-4]
   2e090:	b	2e2cc <ftello64@plt+0x1ca04>
   2e094:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e098:	ldr	r0, [r0, #4]
   2e09c:	and	r0, r0, #255	; 0xff
   2e0a0:	cmp	r0, #6
   2e0a4:	bne	2e2c4 <ftello64@plt+0x1c9fc>
   2e0a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e0ac:	ldr	r0, [r0]
   2e0b0:	str	r0, [sp, #28]
   2e0b4:	movw	r0, #0
   2e0b8:	str	r0, [sp, #24]
   2e0bc:	ldr	r0, [sp, #28]
   2e0c0:	ldr	r0, [r0, #32]
   2e0c4:	cmp	r0, #0
   2e0c8:	bne	2e0ec <ftello64@plt+0x1c824>
   2e0cc:	ldr	r0, [sp, #28]
   2e0d0:	ldr	r0, [r0, #36]	; 0x24
   2e0d4:	cmp	r0, #0
   2e0d8:	bne	2e0ec <ftello64@plt+0x1c824>
   2e0dc:	ldr	r0, [sp, #28]
   2e0e0:	ldr	r0, [r0, #20]
   2e0e4:	cmp	r0, #0
   2e0e8:	beq	2e100 <ftello64@plt+0x1c838>
   2e0ec:	ldr	r0, [fp, #-16]
   2e0f0:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e0f4:	bl	211cc <ftello64@plt+0xf904>
   2e0f8:	str	r0, [sp, #8]
   2e0fc:	b	2e10c <ftello64@plt+0x1c844>
   2e100:	movw	r0, #0
   2e104:	str	r0, [sp, #8]
   2e108:	b	2e10c <ftello64@plt+0x1c844>
   2e10c:	ldr	r0, [sp, #8]
   2e110:	str	r0, [sp, #20]
   2e114:	movw	r0, #0
   2e118:	str	r0, [sp, #36]	; 0x24
   2e11c:	ldr	r0, [sp, #36]	; 0x24
   2e120:	ldr	r1, [sp, #28]
   2e124:	ldr	r1, [r1, #20]
   2e128:	cmp	r0, r1
   2e12c:	bge	2e170 <ftello64@plt+0x1c8a8>
   2e130:	ldr	r0, [sp, #20]
   2e134:	ldr	r1, [sp, #28]
   2e138:	ldr	r1, [r1]
   2e13c:	ldr	r2, [sp, #36]	; 0x24
   2e140:	add	r1, r1, r2, lsl #2
   2e144:	ldr	r1, [r1]
   2e148:	cmp	r0, r1
   2e14c:	bne	2e15c <ftello64@plt+0x1c894>
   2e150:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e154:	str	r0, [sp, #24]
   2e158:	b	2e258 <ftello64@plt+0x1c990>
   2e15c:	b	2e160 <ftello64@plt+0x1c898>
   2e160:	ldr	r0, [sp, #36]	; 0x24
   2e164:	add	r0, r0, #1
   2e168:	str	r0, [sp, #36]	; 0x24
   2e16c:	b	2e11c <ftello64@plt+0x1c854>
   2e170:	movw	r0, #0
   2e174:	str	r0, [sp, #36]	; 0x24
   2e178:	ldr	r0, [sp, #36]	; 0x24
   2e17c:	ldr	r1, [sp, #28]
   2e180:	ldr	r1, [r1, #36]	; 0x24
   2e184:	cmp	r0, r1
   2e188:	bge	2e1d8 <ftello64@plt+0x1c910>
   2e18c:	ldr	r0, [sp, #28]
   2e190:	ldr	r0, [r0, #12]
   2e194:	ldr	r1, [sp, #36]	; 0x24
   2e198:	add	r0, r0, r1, lsl #2
   2e19c:	ldr	r0, [r0]
   2e1a0:	str	r0, [sp, #16]
   2e1a4:	ldr	r0, [sp, #20]
   2e1a8:	ldr	r1, [sp, #16]
   2e1ac:	bl	11520 <iswctype@plt>
   2e1b0:	cmp	r0, #0
   2e1b4:	beq	2e1c4 <ftello64@plt+0x1c8fc>
   2e1b8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e1bc:	str	r0, [sp, #24]
   2e1c0:	b	2e258 <ftello64@plt+0x1c990>
   2e1c4:	b	2e1c8 <ftello64@plt+0x1c900>
   2e1c8:	ldr	r0, [sp, #36]	; 0x24
   2e1cc:	add	r0, r0, #1
   2e1d0:	str	r0, [sp, #36]	; 0x24
   2e1d4:	b	2e178 <ftello64@plt+0x1c8b0>
   2e1d8:	movw	r0, #0
   2e1dc:	str	r0, [sp, #36]	; 0x24
   2e1e0:	ldr	r0, [sp, #36]	; 0x24
   2e1e4:	ldr	r1, [sp, #28]
   2e1e8:	ldr	r1, [r1, #32]
   2e1ec:	cmp	r0, r1
   2e1f0:	bge	2e254 <ftello64@plt+0x1c98c>
   2e1f4:	ldr	r0, [sp, #28]
   2e1f8:	ldr	r0, [r0, #4]
   2e1fc:	ldr	r1, [sp, #36]	; 0x24
   2e200:	add	r0, r0, r1, lsl #2
   2e204:	ldr	r0, [r0]
   2e208:	ldr	r1, [sp, #20]
   2e20c:	cmp	r0, r1
   2e210:	bhi	2e240 <ftello64@plt+0x1c978>
   2e214:	ldr	r0, [sp, #20]
   2e218:	ldr	r1, [sp, #28]
   2e21c:	ldr	r1, [r1, #8]
   2e220:	ldr	r2, [sp, #36]	; 0x24
   2e224:	add	r1, r1, r2, lsl #2
   2e228:	ldr	r1, [r1]
   2e22c:	cmp	r0, r1
   2e230:	bhi	2e240 <ftello64@plt+0x1c978>
   2e234:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e238:	str	r0, [sp, #24]
   2e23c:	b	2e258 <ftello64@plt+0x1c990>
   2e240:	b	2e244 <ftello64@plt+0x1c97c>
   2e244:	ldr	r0, [sp, #36]	; 0x24
   2e248:	add	r0, r0, #1
   2e24c:	str	r0, [sp, #36]	; 0x24
   2e250:	b	2e1e0 <ftello64@plt+0x1c918>
   2e254:	b	2e258 <ftello64@plt+0x1c990>
   2e258:	ldr	r0, [sp, #28]
   2e25c:	ldrb	r0, [r0, #16]
   2e260:	and	r0, r0, #1
   2e264:	and	r0, r0, #255	; 0xff
   2e268:	cmp	r0, #0
   2e26c:	bne	2e27c <ftello64@plt+0x1c9b4>
   2e270:	ldr	r0, [sp, #24]
   2e274:	str	r0, [fp, #-4]
   2e278:	b	2e2cc <ftello64@plt+0x1ca04>
   2e27c:	ldr	r0, [sp, #24]
   2e280:	cmp	r0, #0
   2e284:	ble	2e294 <ftello64@plt+0x1c9cc>
   2e288:	movw	r0, #0
   2e28c:	str	r0, [fp, #-4]
   2e290:	b	2e2cc <ftello64@plt+0x1ca04>
   2e294:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e298:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2e29c:	cmp	r0, r1
   2e2a0:	ble	2e2b0 <ftello64@plt+0x1c9e8>
   2e2a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e2a8:	str	r0, [sp, #4]
   2e2ac:	b	2e2b8 <ftello64@plt+0x1c9f0>
   2e2b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e2b4:	str	r0, [sp, #4]
   2e2b8:	ldr	r0, [sp, #4]
   2e2bc:	str	r0, [fp, #-4]
   2e2c0:	b	2e2cc <ftello64@plt+0x1ca04>
   2e2c4:	movw	r0, #0
   2e2c8:	str	r0, [fp, #-4]
   2e2cc:	ldr	r0, [fp, #-4]
   2e2d0:	mov	sp, fp
   2e2d4:	pop	{fp, pc}
   2e2d8:	push	{fp, lr}
   2e2dc:	mov	fp, sp
   2e2e0:	sub	sp, sp, #32
   2e2e4:	str	r0, [fp, #-8]
   2e2e8:	str	r1, [fp, #-12]
   2e2ec:	str	r2, [sp, #16]
   2e2f0:	ldr	r0, [fp, #-8]
   2e2f4:	ldr	r0, [r0, #4]
   2e2f8:	ldr	r1, [sp, #16]
   2e2fc:	ldrb	r0, [r0, r1]
   2e300:	strb	r0, [sp, #15]
   2e304:	ldr	r0, [fp, #-12]
   2e308:	ldrb	r0, [r0, #4]
   2e30c:	sub	r0, r0, #1
   2e310:	cmp	r0, #6
   2e314:	str	r0, [sp, #4]
   2e318:	bhi	2e418 <ftello64@plt+0x1cb50>
   2e31c:	add	r0, pc, #8
   2e320:	ldr	r1, [sp, #4]
   2e324:	ldr	r0, [r0, r1, lsl #2]
   2e328:	mov	pc, r0
   2e32c:	andeq	lr, r2, r8, asr #6
   2e330:	andeq	lr, r2, r8, lsl r4
   2e334:	andeq	lr, r2, r0, ror r3
   2e338:	andeq	lr, r2, r8, lsl r4
   2e33c:			; <UNDEFINED> instruction: 0x0002e3bc
   2e340:	andeq	lr, r2, r8, lsl r4
   2e344:	muleq	r2, ip, r3
   2e348:	ldr	r0, [fp, #-12]
   2e34c:	ldrb	r0, [r0]
   2e350:	ldrb	r1, [sp, #15]
   2e354:	cmp	r0, r1
   2e358:	beq	2e36c <ftello64@plt+0x1caa4>
   2e35c:	movw	r0, #0
   2e360:	and	r0, r0, #1
   2e364:	strb	r0, [fp, #-1]
   2e368:	b	2e53c <ftello64@plt+0x1cc74>
   2e36c:	b	2e428 <ftello64@plt+0x1cb60>
   2e370:	ldr	r0, [fp, #-12]
   2e374:	ldr	r0, [r0]
   2e378:	ldrb	r1, [sp, #15]
   2e37c:	bl	2a934 <ftello64@plt+0x1906c>
   2e380:	tst	r0, #1
   2e384:	bne	2e398 <ftello64@plt+0x1cad0>
   2e388:	movw	r0, #0
   2e38c:	and	r0, r0, #1
   2e390:	strb	r0, [fp, #-1]
   2e394:	b	2e53c <ftello64@plt+0x1cc74>
   2e398:	b	2e428 <ftello64@plt+0x1cb60>
   2e39c:	ldrb	r0, [sp, #15]
   2e3a0:	cmp	r0, #128	; 0x80
   2e3a4:	blt	2e3b8 <ftello64@plt+0x1caf0>
   2e3a8:	movw	r0, #0
   2e3ac:	and	r0, r0, #1
   2e3b0:	strb	r0, [fp, #-1]
   2e3b4:	b	2e53c <ftello64@plt+0x1cc74>
   2e3b8:	b	2e3bc <ftello64@plt+0x1caf4>
   2e3bc:	ldrb	r0, [sp, #15]
   2e3c0:	cmp	r0, #10
   2e3c4:	bne	2e3e0 <ftello64@plt+0x1cb18>
   2e3c8:	ldr	r0, [fp, #-8]
   2e3cc:	ldr	r0, [r0, #84]	; 0x54
   2e3d0:	ldr	r0, [r0, #128]	; 0x80
   2e3d4:	and	r0, r0, #64	; 0x40
   2e3d8:	cmp	r0, #0
   2e3dc:	beq	2e404 <ftello64@plt+0x1cb3c>
   2e3e0:	ldrb	r0, [sp, #15]
   2e3e4:	cmp	r0, #0
   2e3e8:	bne	2e414 <ftello64@plt+0x1cb4c>
   2e3ec:	ldr	r0, [fp, #-8]
   2e3f0:	ldr	r0, [r0, #84]	; 0x54
   2e3f4:	ldr	r0, [r0, #128]	; 0x80
   2e3f8:	and	r0, r0, #128	; 0x80
   2e3fc:	cmp	r0, #0
   2e400:	beq	2e414 <ftello64@plt+0x1cb4c>
   2e404:	movw	r0, #0
   2e408:	and	r0, r0, #1
   2e40c:	strb	r0, [fp, #-1]
   2e410:	b	2e53c <ftello64@plt+0x1cc74>
   2e414:	b	2e428 <ftello64@plt+0x1cb60>
   2e418:	movw	r0, #0
   2e41c:	and	r0, r0, #1
   2e420:	strb	r0, [fp, #-1]
   2e424:	b	2e53c <ftello64@plt+0x1cc74>
   2e428:	ldr	r0, [fp, #-12]
   2e42c:	ldr	r0, [r0, #4]
   2e430:	lsr	r0, r0, #8
   2e434:	movw	r1, #1023	; 0x3ff
   2e438:	and	r0, r0, r1
   2e43c:	cmp	r0, #0
   2e440:	beq	2e530 <ftello64@plt+0x1cc68>
   2e444:	ldr	r0, [fp, #-8]
   2e448:	ldr	r1, [sp, #16]
   2e44c:	ldr	r2, [fp, #-8]
   2e450:	ldr	r2, [r2, #88]	; 0x58
   2e454:	bl	2a5c4 <ftello64@plt+0x18cfc>
   2e458:	str	r0, [sp, #8]
   2e45c:	ldr	r0, [fp, #-12]
   2e460:	ldr	r0, [r0, #4]
   2e464:	lsr	r0, r0, #8
   2e468:	movw	r1, #1023	; 0x3ff
   2e46c:	and	r0, r0, r1
   2e470:	and	r0, r0, #4
   2e474:	cmp	r0, #0
   2e478:	beq	2e48c <ftello64@plt+0x1cbc4>
   2e47c:	ldr	r0, [sp, #8]
   2e480:	and	r0, r0, #1
   2e484:	cmp	r0, #0
   2e488:	beq	2e51c <ftello64@plt+0x1cc54>
   2e48c:	ldr	r0, [fp, #-12]
   2e490:	ldr	r0, [r0, #4]
   2e494:	lsr	r0, r0, #8
   2e498:	movw	r1, #1023	; 0x3ff
   2e49c:	and	r0, r0, r1
   2e4a0:	and	r0, r0, #8
   2e4a4:	cmp	r0, #0
   2e4a8:	beq	2e4bc <ftello64@plt+0x1cbf4>
   2e4ac:	ldr	r0, [sp, #8]
   2e4b0:	and	r0, r0, #1
   2e4b4:	cmp	r0, #0
   2e4b8:	bne	2e51c <ftello64@plt+0x1cc54>
   2e4bc:	ldr	r0, [fp, #-12]
   2e4c0:	ldr	r0, [r0, #4]
   2e4c4:	lsr	r0, r0, #8
   2e4c8:	movw	r1, #1023	; 0x3ff
   2e4cc:	and	r0, r0, r1
   2e4d0:	and	r0, r0, #32
   2e4d4:	cmp	r0, #0
   2e4d8:	beq	2e4ec <ftello64@plt+0x1cc24>
   2e4dc:	ldr	r0, [sp, #8]
   2e4e0:	and	r0, r0, #2
   2e4e4:	cmp	r0, #0
   2e4e8:	beq	2e51c <ftello64@plt+0x1cc54>
   2e4ec:	ldr	r0, [fp, #-12]
   2e4f0:	ldr	r0, [r0, #4]
   2e4f4:	lsr	r0, r0, #8
   2e4f8:	movw	r1, #1023	; 0x3ff
   2e4fc:	and	r0, r0, r1
   2e500:	and	r0, r0, #128	; 0x80
   2e504:	cmp	r0, #0
   2e508:	beq	2e52c <ftello64@plt+0x1cc64>
   2e50c:	ldr	r0, [sp, #8]
   2e510:	and	r0, r0, #8
   2e514:	cmp	r0, #0
   2e518:	bne	2e52c <ftello64@plt+0x1cc64>
   2e51c:	movw	r0, #0
   2e520:	and	r0, r0, #1
   2e524:	strb	r0, [fp, #-1]
   2e528:	b	2e53c <ftello64@plt+0x1cc74>
   2e52c:	b	2e530 <ftello64@plt+0x1cc68>
   2e530:	movw	r0, #1
   2e534:	and	r0, r0, #1
   2e538:	strb	r0, [fp, #-1]
   2e53c:	ldrb	r0, [fp, #-1]
   2e540:	and	r0, r0, #1
   2e544:	mov	sp, fp
   2e548:	pop	{fp, pc}
   2e54c:	sub	sp, sp, #8
   2e550:	str	r0, [sp, #4]
   2e554:	str	r1, [sp]
   2e558:	movw	r0, #1
   2e55c:	add	sp, sp, #8
   2e560:	bx	lr
   2e564:	push	{fp, lr}
   2e568:	mov	fp, sp
   2e56c:	sub	sp, sp, #72	; 0x48
   2e570:	str	r0, [fp, #-8]
   2e574:	str	r1, [fp, #-12]
   2e578:	ldr	r0, [fp, #-8]
   2e57c:	ldr	r0, [r0, #84]	; 0x54
   2e580:	str	r0, [fp, #-16]
   2e584:	movw	r0, #0
   2e588:	str	r0, [fp, #-24]	; 0xffffffe8
   2e58c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e590:	ldr	r1, [fp, #-12]
   2e594:	ldr	r1, [r1, #8]
   2e598:	cmp	r0, r1
   2e59c:	bge	2e92c <ftello64@plt+0x1d064>
   2e5a0:	ldr	r0, [fp, #-12]
   2e5a4:	ldr	r0, [r0, #12]
   2e5a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2e5ac:	ldr	r0, [r0, r1, lsl #2]
   2e5b0:	str	r0, [sp, #28]
   2e5b4:	ldr	r0, [fp, #-16]
   2e5b8:	ldr	r0, [r0]
   2e5bc:	ldr	r1, [sp, #28]
   2e5c0:	add	r0, r0, r1, lsl #3
   2e5c4:	ldr	r0, [r0, #4]
   2e5c8:	lsr	r0, r0, #20
   2e5cc:	and	r0, r0, #1
   2e5d0:	cmp	r0, #0
   2e5d4:	bne	2e5dc <ftello64@plt+0x1cd14>
   2e5d8:	b	2e91c <ftello64@plt+0x1d054>
   2e5dc:	ldr	r0, [fp, #-16]
   2e5e0:	ldr	r0, [r0]
   2e5e4:	ldr	r1, [sp, #28]
   2e5e8:	add	r0, r0, r1, lsl #3
   2e5ec:	ldr	r0, [r0, #4]
   2e5f0:	lsr	r0, r0, #8
   2e5f4:	movw	r1, #1023	; 0x3ff
   2e5f8:	and	r0, r0, r1
   2e5fc:	cmp	r0, #0
   2e600:	beq	2e710 <ftello64@plt+0x1ce48>
   2e604:	ldr	r0, [fp, #-8]
   2e608:	ldr	r1, [r0, #40]	; 0x28
   2e60c:	ldr	r2, [r0, #88]	; 0x58
   2e610:	bl	2a5c4 <ftello64@plt+0x18cfc>
   2e614:	str	r0, [sp, #16]
   2e618:	ldr	r0, [fp, #-16]
   2e61c:	ldr	r0, [r0]
   2e620:	ldr	r1, [sp, #28]
   2e624:	add	r0, r0, r1, lsl #3
   2e628:	ldr	r0, [r0, #4]
   2e62c:	lsr	r0, r0, #8
   2e630:	movw	r1, #1023	; 0x3ff
   2e634:	and	r0, r0, r1
   2e638:	and	r0, r0, #4
   2e63c:	cmp	r0, #0
   2e640:	beq	2e654 <ftello64@plt+0x1cd8c>
   2e644:	ldr	r0, [sp, #16]
   2e648:	and	r0, r0, #1
   2e64c:	cmp	r0, #0
   2e650:	beq	2e708 <ftello64@plt+0x1ce40>
   2e654:	ldr	r0, [fp, #-16]
   2e658:	ldr	r0, [r0]
   2e65c:	ldr	r1, [sp, #28]
   2e660:	add	r0, r0, r1, lsl #3
   2e664:	ldr	r0, [r0, #4]
   2e668:	lsr	r0, r0, #8
   2e66c:	movw	r1, #1023	; 0x3ff
   2e670:	and	r0, r0, r1
   2e674:	and	r0, r0, #8
   2e678:	cmp	r0, #0
   2e67c:	beq	2e690 <ftello64@plt+0x1cdc8>
   2e680:	ldr	r0, [sp, #16]
   2e684:	and	r0, r0, #1
   2e688:	cmp	r0, #0
   2e68c:	bne	2e708 <ftello64@plt+0x1ce40>
   2e690:	ldr	r0, [fp, #-16]
   2e694:	ldr	r0, [r0]
   2e698:	ldr	r1, [sp, #28]
   2e69c:	add	r0, r0, r1, lsl #3
   2e6a0:	ldr	r0, [r0, #4]
   2e6a4:	lsr	r0, r0, #8
   2e6a8:	movw	r1, #1023	; 0x3ff
   2e6ac:	and	r0, r0, r1
   2e6b0:	and	r0, r0, #32
   2e6b4:	cmp	r0, #0
   2e6b8:	beq	2e6cc <ftello64@plt+0x1ce04>
   2e6bc:	ldr	r0, [sp, #16]
   2e6c0:	and	r0, r0, #2
   2e6c4:	cmp	r0, #0
   2e6c8:	beq	2e708 <ftello64@plt+0x1ce40>
   2e6cc:	ldr	r0, [fp, #-16]
   2e6d0:	ldr	r0, [r0]
   2e6d4:	ldr	r1, [sp, #28]
   2e6d8:	add	r0, r0, r1, lsl #3
   2e6dc:	ldr	r0, [r0, #4]
   2e6e0:	lsr	r0, r0, #8
   2e6e4:	movw	r1, #1023	; 0x3ff
   2e6e8:	and	r0, r0, r1
   2e6ec:	and	r0, r0, #128	; 0x80
   2e6f0:	cmp	r0, #0
   2e6f4:	beq	2e70c <ftello64@plt+0x1ce44>
   2e6f8:	ldr	r0, [sp, #16]
   2e6fc:	and	r0, r0, #8
   2e700:	cmp	r0, #0
   2e704:	bne	2e70c <ftello64@plt+0x1ce44>
   2e708:	b	2e91c <ftello64@plt+0x1d054>
   2e70c:	b	2e710 <ftello64@plt+0x1ce48>
   2e710:	ldr	r0, [fp, #-16]
   2e714:	ldr	r1, [sp, #28]
   2e718:	ldr	r2, [fp, #-8]
   2e71c:	ldr	r3, [fp, #-8]
   2e720:	ldr	r3, [r3, #40]	; 0x28
   2e724:	bl	2dcf0 <ftello64@plt+0x1c428>
   2e728:	str	r0, [sp, #24]
   2e72c:	ldr	r0, [sp, #24]
   2e730:	cmp	r0, #0
   2e734:	bne	2e73c <ftello64@plt+0x1ce74>
   2e738:	b	2e91c <ftello64@plt+0x1d054>
   2e73c:	ldr	r0, [fp, #-8]
   2e740:	ldr	r0, [r0, #40]	; 0x28
   2e744:	ldr	r1, [sp, #24]
   2e748:	add	r0, r0, r1
   2e74c:	str	r0, [sp, #20]
   2e750:	ldr	r0, [fp, #-8]
   2e754:	ldr	r0, [r0, #120]	; 0x78
   2e758:	ldr	r1, [sp, #24]
   2e75c:	cmp	r0, r1
   2e760:	bge	2e770 <ftello64@plt+0x1cea8>
   2e764:	ldr	r0, [sp, #24]
   2e768:	str	r0, [sp, #8]
   2e76c:	b	2e77c <ftello64@plt+0x1ceb4>
   2e770:	ldr	r0, [fp, #-8]
   2e774:	ldr	r0, [r0, #120]	; 0x78
   2e778:	str	r0, [sp, #8]
   2e77c:	ldr	r0, [sp, #8]
   2e780:	ldr	r1, [fp, #-8]
   2e784:	str	r0, [r1, #120]	; 0x78
   2e788:	ldr	r0, [fp, #-8]
   2e78c:	ldr	r1, [sp, #20]
   2e790:	bl	2c1ec <ftello64@plt+0x1a924>
   2e794:	str	r0, [fp, #-20]	; 0xffffffec
   2e798:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e79c:	cmp	r0, #0
   2e7a0:	beq	2e7b0 <ftello64@plt+0x1cee8>
   2e7a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e7a8:	str	r0, [fp, #-4]
   2e7ac:	b	2e934 <ftello64@plt+0x1d06c>
   2e7b0:	ldr	r0, [fp, #-16]
   2e7b4:	ldr	r0, [r0, #12]
   2e7b8:	ldr	r1, [sp, #28]
   2e7bc:	add	r0, r0, r1, lsl #2
   2e7c0:	ldr	r0, [r0]
   2e7c4:	cmn	r0, #1
   2e7c8:	beq	2e7d0 <ftello64@plt+0x1cf08>
   2e7cc:	b	2e7d0 <ftello64@plt+0x1cf08>
   2e7d0:	ldr	r0, [fp, #-16]
   2e7d4:	ldr	r1, [r0, #12]
   2e7d8:	ldr	r0, [r0, #24]
   2e7dc:	ldr	r2, [sp, #28]
   2e7e0:	ldr	r1, [r1, r2, lsl #2]
   2e7e4:	add	r1, r1, r1, lsl #1
   2e7e8:	add	r0, r0, r1, lsl #2
   2e7ec:	str	r0, [sp, #32]
   2e7f0:	ldr	r0, [fp, #-8]
   2e7f4:	ldr	r0, [r0, #100]	; 0x64
   2e7f8:	ldr	r1, [sp, #20]
   2e7fc:	add	r0, r0, r1, lsl #2
   2e800:	ldr	r0, [r0]
   2e804:	str	r0, [sp, #12]
   2e808:	ldr	r0, [sp, #12]
   2e80c:	movw	r1, #0
   2e810:	cmp	r0, r1
   2e814:	bne	2e838 <ftello64@plt+0x1cf70>
   2e818:	ldr	r0, [sp, #32]
   2e81c:	ldr	r1, [r0]
   2e820:	str	r1, [sp, #36]	; 0x24
   2e824:	ldr	r1, [r0, #4]
   2e828:	str	r1, [sp, #40]	; 0x28
   2e82c:	ldr	r0, [r0, #8]
   2e830:	str	r0, [sp, #44]	; 0x2c
   2e834:	b	2e86c <ftello64@plt+0x1cfa4>
   2e838:	ldr	r0, [sp, #12]
   2e83c:	ldr	r1, [r0, #40]	; 0x28
   2e840:	ldr	r2, [sp, #32]
   2e844:	add	r0, sp, #36	; 0x24
   2e848:	bl	2bdb8 <ftello64@plt+0x1a4f0>
   2e84c:	str	r0, [fp, #-20]	; 0xffffffec
   2e850:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e854:	cmp	r0, #0
   2e858:	beq	2e868 <ftello64@plt+0x1cfa0>
   2e85c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e860:	str	r0, [fp, #-4]
   2e864:	b	2e934 <ftello64@plt+0x1d06c>
   2e868:	b	2e86c <ftello64@plt+0x1cfa4>
   2e86c:	ldr	r0, [fp, #-8]
   2e870:	ldr	r1, [sp, #20]
   2e874:	sub	r1, r1, #1
   2e878:	ldr	r2, [r0, #88]	; 0x58
   2e87c:	bl	2a5c4 <ftello64@plt+0x18cfc>
   2e880:	str	r0, [sp, #16]
   2e884:	ldr	r1, [fp, #-16]
   2e888:	ldr	r3, [sp, #16]
   2e88c:	sub	r0, fp, #20
   2e890:	add	r2, sp, #36	; 0x24
   2e894:	bl	27d88 <ftello64@plt+0x164c0>
   2e898:	ldr	r1, [fp, #-8]
   2e89c:	ldr	r1, [r1, #100]	; 0x64
   2e8a0:	ldr	r2, [sp, #20]
   2e8a4:	add	r1, r1, r2, lsl #2
   2e8a8:	str	r0, [r1]
   2e8ac:	ldr	r0, [sp, #12]
   2e8b0:	movw	r1, #0
   2e8b4:	cmp	r0, r1
   2e8b8:	beq	2e8c4 <ftello64@plt+0x1cffc>
   2e8bc:	ldr	r0, [sp, #44]	; 0x2c
   2e8c0:	bl	17078 <ftello64@plt+0x57b0>
   2e8c4:	ldr	r0, [fp, #-8]
   2e8c8:	ldr	r0, [r0, #100]	; 0x64
   2e8cc:	ldr	r1, [sp, #20]
   2e8d0:	add	r0, r0, r1, lsl #2
   2e8d4:	ldr	r0, [r0]
   2e8d8:	movw	r1, #0
   2e8dc:	cmp	r0, r1
   2e8e0:	movw	r0, #0
   2e8e4:	str	r0, [sp, #4]
   2e8e8:	bne	2e900 <ftello64@plt+0x1d038>
   2e8ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e8f0:	cmp	r0, #0
   2e8f4:	movw	r0, #0
   2e8f8:	movne	r0, #1
   2e8fc:	str	r0, [sp, #4]
   2e900:	ldr	r0, [sp, #4]
   2e904:	tst	r0, #1
   2e908:	beq	2e918 <ftello64@plt+0x1d050>
   2e90c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e910:	str	r0, [fp, #-4]
   2e914:	b	2e934 <ftello64@plt+0x1d06c>
   2e918:	b	2e91c <ftello64@plt+0x1d054>
   2e91c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e920:	add	r0, r0, #1
   2e924:	str	r0, [fp, #-24]	; 0xffffffe8
   2e928:	b	2e58c <ftello64@plt+0x1ccc4>
   2e92c:	movw	r0, #0
   2e930:	str	r0, [fp, #-4]
   2e934:	ldr	r0, [fp, #-4]
   2e938:	mov	sp, fp
   2e93c:	pop	{fp, pc}
   2e940:	push	{r4, r5, fp, lr}
   2e944:	add	fp, sp, #8
   2e948:	sub	sp, sp, #2160	; 0x870
   2e94c:	sub	sp, sp, #12288	; 0x3000
   2e950:	add	r3, sp, #20
   2e954:	sub	lr, fp, #6144	; 0x1800
   2e958:	sub	r2, lr, #100	; 0x64
   2e95c:	str	r0, [fp, #-16]
   2e960:	str	r1, [fp, #-20]	; 0xffffffec
   2e964:	movw	r0, #0
   2e968:	strb	r0, [fp, #-37]	; 0xffffffdb
   2e96c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e970:	movw	r1, #0
   2e974:	str	r1, [r0, #44]	; 0x2c
   2e978:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e97c:	str	r1, [r0, #48]	; 0x30
   2e980:	ldr	r0, [fp, #-16]
   2e984:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e988:	bl	2f168 <ftello64@plt+0x1d8a0>
   2e98c:	str	r0, [fp, #-52]	; 0xffffffcc
   2e990:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2e994:	cmp	r0, #0
   2e998:	bgt	2ea00 <ftello64@plt+0x1d138>
   2e99c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2e9a0:	cmp	r0, #0
   2e9a4:	bne	2e9f0 <ftello64@plt+0x1d128>
   2e9a8:	movw	r0, #4
   2e9ac:	movw	r1, #256	; 0x100
   2e9b0:	bl	38350 <ftello64@plt+0x26a88>
   2e9b4:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e9b8:	str	r0, [r1, #44]	; 0x2c
   2e9bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e9c0:	ldr	r0, [r0, #44]	; 0x2c
   2e9c4:	movw	r1, #0
   2e9c8:	cmp	r0, r1
   2e9cc:	bne	2e9e0 <ftello64@plt+0x1d118>
   2e9d0:	movw	r0, #0
   2e9d4:	and	r0, r0, #1
   2e9d8:	strb	r0, [fp, #-9]
   2e9dc:	b	2f158 <ftello64@plt+0x1d890>
   2e9e0:	movw	r0, #1
   2e9e4:	and	r0, r0, #1
   2e9e8:	strb	r0, [fp, #-9]
   2e9ec:	b	2f158 <ftello64@plt+0x1d890>
   2e9f0:	movw	r0, #0
   2e9f4:	and	r0, r0, #1
   2e9f8:	strb	r0, [fp, #-9]
   2e9fc:	b	2f158 <ftello64@plt+0x1d890>
   2ea00:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2ea04:	add	r1, r0, #1
   2ea08:	sub	lr, fp, #3072	; 0xc00
   2ea0c:	sub	r0, lr, #68	; 0x44
   2ea10:	bl	26d74 <ftello64@plt+0x154ac>
   2ea14:	str	r0, [fp, #-24]	; 0xffffffe8
   2ea18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ea1c:	cmp	r0, #0
   2ea20:	beq	2ea88 <ftello64@plt+0x1d1c0>
   2ea24:	b	2ea28 <ftello64@plt+0x1d160>
   2ea28:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   2ea2c:	bl	17078 <ftello64@plt+0x57b0>
   2ea30:	movw	r0, #0
   2ea34:	str	r0, [fp, #-28]	; 0xffffffe4
   2ea38:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ea3c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2ea40:	cmp	r0, r1
   2ea44:	bge	2ea78 <ftello64@plt+0x1d1b0>
   2ea48:	sub	lr, fp, #6144	; 0x1800
   2ea4c:	sub	r0, lr, #100	; 0x64
   2ea50:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ea54:	movw	r2, #12
   2ea58:	mul	r1, r1, r2
   2ea5c:	add	r0, r0, r1
   2ea60:	ldr	r0, [r0, #8]
   2ea64:	bl	17078 <ftello64@plt+0x57b0>
   2ea68:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ea6c:	add	r0, r0, #1
   2ea70:	str	r0, [fp, #-28]	; 0xffffffe4
   2ea74:	b	2ea38 <ftello64@plt+0x1d170>
   2ea78:	movw	r0, #0
   2ea7c:	and	r0, r0, #1
   2ea80:	strb	r0, [fp, #-9]
   2ea84:	b	2f158 <ftello64@plt+0x1d890>
   2ea88:	sub	lr, fp, #3072	; 0xc00
   2ea8c:	sub	r0, lr, #100	; 0x64
   2ea90:	bl	2f948 <ftello64@plt+0x1e080>
   2ea94:	movw	r0, #0
   2ea98:	str	r0, [fp, #-28]	; 0xffffffe4
   2ea9c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2eaa0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2eaa4:	cmp	r0, r1
   2eaa8:	bge	2ed78 <ftello64@plt+0x1d4b0>
   2eaac:	movw	r0, #0
   2eab0:	str	r0, [fp, #-3136]	; 0xfffff3c0
   2eab4:	str	r0, [fp, #-32]	; 0xffffffe0
   2eab8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2eabc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2eac0:	movw	r2, #12
   2eac4:	mul	r1, r1, r2
   2eac8:	sub	lr, fp, #6144	; 0x1800
   2eacc:	sub	r2, lr, #100	; 0x64
   2ead0:	add	r1, r2, r1
   2ead4:	ldr	r1, [r1, #4]
   2ead8:	cmp	r0, r1
   2eadc:	bge	2eb70 <ftello64@plt+0x1d2a8>
   2eae0:	ldr	r0, [fp, #-16]
   2eae4:	ldr	r0, [r0, #12]
   2eae8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2eaec:	add	r1, r1, r1, lsl #1
   2eaf0:	sub	lr, fp, #6144	; 0x1800
   2eaf4:	sub	r2, lr, #100	; 0x64
   2eaf8:	add	r1, r2, r1, lsl #2
   2eafc:	ldr	r1, [r1, #8]
   2eb00:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2eb04:	ldr	r1, [r1, r2, lsl #2]
   2eb08:	add	r0, r0, r1, lsl #2
   2eb0c:	ldr	r0, [r0]
   2eb10:	str	r0, [sp, #16]
   2eb14:	ldr	r0, [sp, #16]
   2eb18:	cmn	r0, #1
   2eb1c:	beq	2eb5c <ftello64@plt+0x1d294>
   2eb20:	ldr	r0, [fp, #-16]
   2eb24:	ldr	r0, [r0, #24]
   2eb28:	ldr	r1, [sp, #16]
   2eb2c:	movw	r2, #12
   2eb30:	mul	r1, r1, r2
   2eb34:	add	r1, r0, r1
   2eb38:	sub	lr, fp, #3072	; 0xc00
   2eb3c:	sub	r0, lr, #68	; 0x44
   2eb40:	bl	272ec <ftello64@plt+0x15a24>
   2eb44:	str	r0, [fp, #-24]	; 0xffffffe8
   2eb48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2eb4c:	cmp	r0, #0
   2eb50:	beq	2eb58 <ftello64@plt+0x1d290>
   2eb54:	b	2ea28 <ftello64@plt+0x1d160>
   2eb58:	b	2eb5c <ftello64@plt+0x1d294>
   2eb5c:	b	2eb60 <ftello64@plt+0x1d298>
   2eb60:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2eb64:	add	r0, r0, #1
   2eb68:	str	r0, [fp, #-32]	; 0xffffffe0
   2eb6c:	b	2eab8 <ftello64@plt+0x1d1f0>
   2eb70:	ldr	r1, [fp, #-16]
   2eb74:	sub	r0, fp, #24
   2eb78:	sub	lr, fp, #3072	; 0xc00
   2eb7c:	sub	r2, lr, #68	; 0x44
   2eb80:	mov	r3, #0
   2eb84:	bl	27d88 <ftello64@plt+0x164c0>
   2eb88:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2eb8c:	sub	lr, fp, #1024	; 0x400
   2eb90:	sub	r2, lr, #56	; 0x38
   2eb94:	str	r0, [r2, r1, lsl #2]
   2eb98:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2eb9c:	add	r0, r2, r0, lsl #2
   2eba0:	ldr	r0, [r0]
   2eba4:	movw	r1, #0
   2eba8:	cmp	r0, r1
   2ebac:	movw	r0, #0
   2ebb0:	str	r0, [sp, #12]
   2ebb4:	bne	2ebcc <ftello64@plt+0x1d304>
   2ebb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ebbc:	cmp	r0, #0
   2ebc0:	movw	r0, #0
   2ebc4:	movne	r0, #1
   2ebc8:	str	r0, [sp, #12]
   2ebcc:	ldr	r0, [sp, #12]
   2ebd0:	tst	r0, #1
   2ebd4:	beq	2ebdc <ftello64@plt+0x1d314>
   2ebd8:	b	2ea28 <ftello64@plt+0x1d160>
   2ebdc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ebe0:	sub	lr, fp, #1024	; 0x400
   2ebe4:	sub	r1, lr, #56	; 0x38
   2ebe8:	ldr	r0, [r1, r0, lsl #2]
   2ebec:	ldrb	r0, [r0, #52]	; 0x34
   2ebf0:	lsr	r0, r0, #7
   2ebf4:	and	r0, r0, #255	; 0xff
   2ebf8:	cmp	r0, #0
   2ebfc:	beq	2ed1c <ftello64@plt+0x1d454>
   2ec00:	ldr	r1, [fp, #-16]
   2ec04:	sub	r0, fp, #24
   2ec08:	sub	lr, fp, #3072	; 0xc00
   2ec0c:	sub	r2, lr, #68	; 0x44
   2ec10:	mov	r3, #1
   2ec14:	bl	27d88 <ftello64@plt+0x164c0>
   2ec18:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ec1c:	sub	lr, fp, #2048	; 0x800
   2ec20:	sub	r2, lr, #56	; 0x38
   2ec24:	str	r0, [r2, r1, lsl #2]
   2ec28:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ec2c:	add	r0, r2, r0, lsl #2
   2ec30:	ldr	r0, [r0]
   2ec34:	movw	r1, #0
   2ec38:	cmp	r0, r1
   2ec3c:	movw	r0, #0
   2ec40:	str	r0, [sp, #8]
   2ec44:	bne	2ec5c <ftello64@plt+0x1d394>
   2ec48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ec4c:	cmp	r0, #0
   2ec50:	movw	r0, #0
   2ec54:	movne	r0, #1
   2ec58:	str	r0, [sp, #8]
   2ec5c:	ldr	r0, [sp, #8]
   2ec60:	tst	r0, #1
   2ec64:	beq	2ec6c <ftello64@plt+0x1d3a4>
   2ec68:	b	2ea28 <ftello64@plt+0x1d160>
   2ec6c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ec70:	sub	lr, fp, #1024	; 0x400
   2ec74:	sub	r1, lr, #56	; 0x38
   2ec78:	ldr	r1, [r1, r0, lsl #2]
   2ec7c:	sub	lr, fp, #2048	; 0x800
   2ec80:	sub	r2, lr, #56	; 0x38
   2ec84:	add	r0, r2, r0, lsl #2
   2ec88:	ldr	r0, [r0]
   2ec8c:	cmp	r1, r0
   2ec90:	beq	2ecac <ftello64@plt+0x1d3e4>
   2ec94:	ldr	r0, [fp, #-16]
   2ec98:	ldr	r0, [r0, #92]	; 0x5c
   2ec9c:	cmp	r0, #1
   2eca0:	ble	2ecac <ftello64@plt+0x1d3e4>
   2eca4:	movw	r0, #1
   2eca8:	strb	r0, [fp, #-37]	; 0xffffffdb
   2ecac:	ldr	r1, [fp, #-16]
   2ecb0:	sub	r0, fp, #24
   2ecb4:	sub	lr, fp, #3072	; 0xc00
   2ecb8:	sub	r2, lr, #68	; 0x44
   2ecbc:	mov	r3, #2
   2ecc0:	bl	27d88 <ftello64@plt+0x164c0>
   2ecc4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ecc8:	sub	lr, fp, #3072	; 0xc00
   2eccc:	sub	r2, lr, #56	; 0x38
   2ecd0:	str	r0, [r2, r1, lsl #2]
   2ecd4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ecd8:	add	r0, r2, r0, lsl #2
   2ecdc:	ldr	r0, [r0]
   2ece0:	movw	r1, #0
   2ece4:	cmp	r0, r1
   2ece8:	movw	r0, #0
   2ecec:	str	r0, [sp, #4]
   2ecf0:	bne	2ed08 <ftello64@plt+0x1d440>
   2ecf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ecf8:	cmp	r0, #0
   2ecfc:	movw	r0, #0
   2ed00:	movne	r0, #1
   2ed04:	str	r0, [sp, #4]
   2ed08:	ldr	r0, [sp, #4]
   2ed0c:	tst	r0, #1
   2ed10:	beq	2ed18 <ftello64@plt+0x1d450>
   2ed14:	b	2ea28 <ftello64@plt+0x1d160>
   2ed18:	b	2ed50 <ftello64@plt+0x1d488>
   2ed1c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ed20:	sub	lr, fp, #1024	; 0x400
   2ed24:	sub	r1, lr, #56	; 0x38
   2ed28:	ldr	r2, [r1, r0, lsl #2]
   2ed2c:	sub	lr, fp, #2048	; 0x800
   2ed30:	sub	r3, lr, #56	; 0x38
   2ed34:	str	r2, [r3, r0, lsl #2]
   2ed38:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ed3c:	ldr	r1, [r1, r0, lsl #2]
   2ed40:	sub	lr, fp, #3072	; 0xc00
   2ed44:	sub	r2, lr, #56	; 0x38
   2ed48:	add	r0, r2, r0, lsl #2
   2ed4c:	str	r1, [r0]
   2ed50:	sub	lr, fp, #3072	; 0xc00
   2ed54:	sub	r0, lr, #100	; 0x64
   2ed58:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ed5c:	add	r2, sp, #20
   2ed60:	add	r1, r2, r1, lsl #5
   2ed64:	bl	2f974 <ftello64@plt+0x1e0ac>
   2ed68:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ed6c:	add	r0, r0, #1
   2ed70:	str	r0, [fp, #-28]	; 0xffffffe4
   2ed74:	b	2ea9c <ftello64@plt+0x1d1d4>
   2ed78:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   2ed7c:	tst	r0, #1
   2ed80:	bne	2ef00 <ftello64@plt+0x1d638>
   2ed84:	movw	r0, #4
   2ed88:	movw	r1, #256	; 0x100
   2ed8c:	bl	38350 <ftello64@plt+0x26a88>
   2ed90:	ldr	r1, [fp, #-20]	; 0xffffffec
   2ed94:	str	r0, [r1, #44]	; 0x2c
   2ed98:	str	r0, [fp, #-56]	; 0xffffffc8
   2ed9c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2eda0:	movw	r1, #0
   2eda4:	cmp	r0, r1
   2eda8:	bne	2edb0 <ftello64@plt+0x1d4e8>
   2edac:	b	2ea28 <ftello64@plt+0x1d160>
   2edb0:	movw	r0, #0
   2edb4:	str	r0, [fp, #-28]	; 0xffffffe4
   2edb8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2edbc:	cmp	r0, #8
   2edc0:	bge	2eefc <ftello64@plt+0x1d634>
   2edc4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2edc8:	lsl	r0, r0, #5
   2edcc:	str	r0, [fp, #-36]	; 0xffffffdc
   2edd0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2edd4:	sub	lr, fp, #3072	; 0xc00
   2edd8:	sub	r1, lr, #100	; 0x64
   2eddc:	add	r0, r1, r0, lsl #2
   2ede0:	ldr	r0, [r0]
   2ede4:	str	r0, [fp, #-44]	; 0xffffffd4
   2ede8:	movw	r0, #1
   2edec:	str	r0, [fp, #-48]	; 0xffffffd0
   2edf0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2edf4:	cmp	r0, #0
   2edf8:	beq	2eee8 <ftello64@plt+0x1d620>
   2edfc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2ee00:	and	r0, r0, #1
   2ee04:	cmp	r0, #0
   2ee08:	beq	2eebc <ftello64@plt+0x1d5f4>
   2ee0c:	movw	r0, #0
   2ee10:	str	r0, [fp, #-32]	; 0xffffffe0
   2ee14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ee18:	add	r1, sp, #20
   2ee1c:	add	r0, r1, r0, lsl #5
   2ee20:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ee24:	add	r0, r0, r1, lsl #2
   2ee28:	ldr	r0, [r0]
   2ee2c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2ee30:	and	r0, r0, r1
   2ee34:	cmp	r0, #0
   2ee38:	bne	2ee50 <ftello64@plt+0x1d588>
   2ee3c:	b	2ee40 <ftello64@plt+0x1d578>
   2ee40:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ee44:	add	r0, r0, #1
   2ee48:	str	r0, [fp, #-32]	; 0xffffffe0
   2ee4c:	b	2ee14 <ftello64@plt+0x1d54c>
   2ee50:	ldr	r0, [fp, #-16]
   2ee54:	add	r0, r0, #96	; 0x60
   2ee58:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ee5c:	add	r0, r0, r1, lsl #2
   2ee60:	ldr	r0, [r0]
   2ee64:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2ee68:	and	r0, r0, r1
   2ee6c:	cmp	r0, #0
   2ee70:	beq	2ee98 <ftello64@plt+0x1d5d0>
   2ee74:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ee78:	sub	lr, fp, #2048	; 0x800
   2ee7c:	sub	r1, lr, #56	; 0x38
   2ee80:	ldr	r0, [r1, r0, lsl #2]
   2ee84:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2ee88:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2ee8c:	add	r1, r1, r2, lsl #2
   2ee90:	str	r0, [r1]
   2ee94:	b	2eeb8 <ftello64@plt+0x1d5f0>
   2ee98:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ee9c:	sub	lr, fp, #1024	; 0x400
   2eea0:	sub	r1, lr, #56	; 0x38
   2eea4:	ldr	r0, [r1, r0, lsl #2]
   2eea8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2eeac:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2eeb0:	add	r1, r1, r2, lsl #2
   2eeb4:	str	r0, [r1]
   2eeb8:	b	2eebc <ftello64@plt+0x1d5f4>
   2eebc:	b	2eec0 <ftello64@plt+0x1d5f8>
   2eec0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2eec4:	lsl	r0, r0, #1
   2eec8:	str	r0, [fp, #-48]	; 0xffffffd0
   2eecc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2eed0:	lsr	r0, r0, #1
   2eed4:	str	r0, [fp, #-44]	; 0xffffffd4
   2eed8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2eedc:	add	r0, r0, #1
   2eee0:	str	r0, [fp, #-36]	; 0xffffffdc
   2eee4:	b	2edf0 <ftello64@plt+0x1d528>
   2eee8:	b	2eeec <ftello64@plt+0x1d624>
   2eeec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2eef0:	add	r0, r0, #1
   2eef4:	str	r0, [fp, #-28]	; 0xffffffe4
   2eef8:	b	2edb8 <ftello64@plt+0x1d4f0>
   2eefc:	b	2f050 <ftello64@plt+0x1d788>
   2ef00:	movw	r0, #4
   2ef04:	movw	r1, #512	; 0x200
   2ef08:	bl	38350 <ftello64@plt+0x26a88>
   2ef0c:	ldr	r1, [fp, #-20]	; 0xffffffec
   2ef10:	str	r0, [r1, #48]	; 0x30
   2ef14:	str	r0, [fp, #-56]	; 0xffffffc8
   2ef18:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2ef1c:	movw	r1, #0
   2ef20:	cmp	r0, r1
   2ef24:	bne	2ef2c <ftello64@plt+0x1d664>
   2ef28:	b	2ea28 <ftello64@plt+0x1d160>
   2ef2c:	movw	r0, #0
   2ef30:	str	r0, [fp, #-28]	; 0xffffffe4
   2ef34:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ef38:	cmp	r0, #8
   2ef3c:	bge	2f04c <ftello64@plt+0x1d784>
   2ef40:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ef44:	lsl	r0, r0, #5
   2ef48:	str	r0, [fp, #-36]	; 0xffffffdc
   2ef4c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ef50:	sub	lr, fp, #3072	; 0xc00
   2ef54:	sub	r1, lr, #100	; 0x64
   2ef58:	add	r0, r1, r0, lsl #2
   2ef5c:	ldr	r0, [r0]
   2ef60:	str	r0, [fp, #-44]	; 0xffffffd4
   2ef64:	movw	r0, #1
   2ef68:	str	r0, [fp, #-48]	; 0xffffffd0
   2ef6c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2ef70:	cmp	r0, #0
   2ef74:	beq	2f038 <ftello64@plt+0x1d770>
   2ef78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2ef7c:	and	r0, r0, #1
   2ef80:	cmp	r0, #0
   2ef84:	beq	2f00c <ftello64@plt+0x1d744>
   2ef88:	movw	r0, #0
   2ef8c:	str	r0, [fp, #-32]	; 0xffffffe0
   2ef90:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ef94:	add	r1, sp, #20
   2ef98:	add	r0, r1, r0, lsl #5
   2ef9c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2efa0:	add	r0, r0, r1, lsl #2
   2efa4:	ldr	r0, [r0]
   2efa8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2efac:	and	r0, r0, r1
   2efb0:	cmp	r0, #0
   2efb4:	bne	2efcc <ftello64@plt+0x1d704>
   2efb8:	b	2efbc <ftello64@plt+0x1d6f4>
   2efbc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2efc0:	add	r0, r0, #1
   2efc4:	str	r0, [fp, #-32]	; 0xffffffe0
   2efc8:	b	2ef90 <ftello64@plt+0x1d6c8>
   2efcc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2efd0:	sub	lr, fp, #1024	; 0x400
   2efd4:	sub	r1, lr, #56	; 0x38
   2efd8:	ldr	r0, [r1, r0, lsl #2]
   2efdc:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2efe0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2efe4:	str	r0, [r1, r2, lsl #2]
   2efe8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2efec:	sub	lr, fp, #2048	; 0x800
   2eff0:	sub	r1, lr, #56	; 0x38
   2eff4:	ldr	r0, [r1, r0, lsl #2]
   2eff8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2effc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2f000:	add	r2, r2, #256	; 0x100
   2f004:	add	r1, r1, r2, lsl #2
   2f008:	str	r0, [r1]
   2f00c:	b	2f010 <ftello64@plt+0x1d748>
   2f010:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2f014:	lsl	r0, r0, #1
   2f018:	str	r0, [fp, #-48]	; 0xffffffd0
   2f01c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f020:	lsr	r0, r0, #1
   2f024:	str	r0, [fp, #-44]	; 0xffffffd4
   2f028:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f02c:	add	r0, r0, #1
   2f030:	str	r0, [fp, #-36]	; 0xffffffdc
   2f034:	b	2ef6c <ftello64@plt+0x1d6a4>
   2f038:	b	2f03c <ftello64@plt+0x1d774>
   2f03c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f040:	add	r0, r0, #1
   2f044:	str	r0, [fp, #-28]	; 0xffffffe4
   2f048:	b	2ef34 <ftello64@plt+0x1d66c>
   2f04c:	b	2f050 <ftello64@plt+0x1d788>
   2f050:	sub	lr, fp, #3072	; 0xc00
   2f054:	sub	r0, lr, #100	; 0x64
   2f058:	movw	r1, #10
   2f05c:	bl	2a934 <ftello64@plt+0x1906c>
   2f060:	tst	r0, #1
   2f064:	beq	2f0fc <ftello64@plt+0x1d834>
   2f068:	movw	r0, #0
   2f06c:	str	r0, [fp, #-32]	; 0xffffffe0
   2f070:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f074:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2f078:	cmp	r0, r1
   2f07c:	bge	2f0f8 <ftello64@plt+0x1d830>
   2f080:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f084:	add	r1, sp, #20
   2f088:	add	r0, r1, r0, lsl #5
   2f08c:	movw	r1, #10
   2f090:	bl	2a934 <ftello64@plt+0x1906c>
   2f094:	tst	r0, #1
   2f098:	beq	2f0e4 <ftello64@plt+0x1d81c>
   2f09c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f0a0:	sub	lr, fp, #3072	; 0xc00
   2f0a4:	sub	r1, lr, #56	; 0x38
   2f0a8:	add	r0, r1, r0, lsl #2
   2f0ac:	ldr	r0, [r0]
   2f0b0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f0b4:	str	r0, [r1, #40]	; 0x28
   2f0b8:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   2f0bc:	tst	r0, #1
   2f0c0:	beq	2f0e0 <ftello64@plt+0x1d818>
   2f0c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f0c8:	sub	lr, fp, #3072	; 0xc00
   2f0cc:	sub	r1, lr, #56	; 0x38
   2f0d0:	add	r0, r1, r0, lsl #2
   2f0d4:	ldr	r0, [r0]
   2f0d8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f0dc:	str	r0, [r1, #1064]	; 0x428
   2f0e0:	b	2f0f8 <ftello64@plt+0x1d830>
   2f0e4:	b	2f0e8 <ftello64@plt+0x1d820>
   2f0e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f0ec:	add	r0, r0, #1
   2f0f0:	str	r0, [fp, #-32]	; 0xffffffe0
   2f0f4:	b	2f070 <ftello64@plt+0x1d7a8>
   2f0f8:	b	2f0fc <ftello64@plt+0x1d834>
   2f0fc:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   2f100:	bl	17078 <ftello64@plt+0x57b0>
   2f104:	movw	r0, #0
   2f108:	str	r0, [fp, #-28]	; 0xffffffe4
   2f10c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f110:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2f114:	cmp	r0, r1
   2f118:	bge	2f14c <ftello64@plt+0x1d884>
   2f11c:	sub	lr, fp, #6144	; 0x1800
   2f120:	sub	r0, lr, #100	; 0x64
   2f124:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2f128:	movw	r2, #12
   2f12c:	mul	r1, r1, r2
   2f130:	add	r0, r0, r1
   2f134:	ldr	r0, [r0, #8]
   2f138:	bl	17078 <ftello64@plt+0x57b0>
   2f13c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2f140:	add	r0, r0, #1
   2f144:	str	r0, [fp, #-28]	; 0xffffffe4
   2f148:	b	2f10c <ftello64@plt+0x1d844>
   2f14c:	movw	r0, #1
   2f150:	and	r0, r0, #1
   2f154:	strb	r0, [fp, #-9]
   2f158:	ldrb	r0, [fp, #-9]
   2f15c:	and	r0, r0, #1
   2f160:	sub	sp, fp, #8
   2f164:	pop	{r4, r5, fp, pc}
   2f168:	push	{fp, lr}
   2f16c:	mov	fp, sp
   2f170:	sub	sp, sp, #184	; 0xb8
   2f174:	sub	ip, fp, #76	; 0x4c
   2f178:	str	r0, [fp, #-8]
   2f17c:	str	r1, [fp, #-12]
   2f180:	str	r2, [fp, #-16]
   2f184:	str	r3, [fp, #-20]	; 0xffffffec
   2f188:	ldr	r0, [fp, #-12]
   2f18c:	add	r0, r0, #4
   2f190:	str	r0, [fp, #-80]	; 0xffffffb0
   2f194:	mov	r0, ip
   2f198:	bl	2f948 <ftello64@plt+0x1e080>
   2f19c:	movw	r0, #0
   2f1a0:	str	r0, [fp, #-44]	; 0xffffffd4
   2f1a4:	str	r0, [fp, #-32]	; 0xffffffe0
   2f1a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f1ac:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2f1b0:	ldr	r1, [r1, #4]
   2f1b4:	cmp	r0, r1
   2f1b8:	bge	2f8d4 <ftello64@plt+0x1e00c>
   2f1bc:	ldr	r0, [fp, #-8]
   2f1c0:	ldr	r0, [r0]
   2f1c4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2f1c8:	ldr	r1, [r1, #8]
   2f1cc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2f1d0:	ldr	r1, [r1, r2, lsl #2]
   2f1d4:	add	r0, r0, r1, lsl #3
   2f1d8:	str	r0, [fp, #-84]	; 0xffffffac
   2f1dc:	ldr	r0, [fp, #-84]	; 0xffffffac
   2f1e0:	ldr	r0, [r0, #4]
   2f1e4:	and	r0, r0, #255	; 0xff
   2f1e8:	str	r0, [fp, #-88]	; 0xffffffa8
   2f1ec:	ldr	r0, [fp, #-84]	; 0xffffffac
   2f1f0:	ldr	r0, [r0, #4]
   2f1f4:	lsr	r0, r0, #8
   2f1f8:	movw	r1, #1023	; 0x3ff
   2f1fc:	and	r0, r0, r1
   2f200:	str	r0, [sp, #92]	; 0x5c
   2f204:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f208:	cmp	r0, #1
   2f20c:	bne	2f224 <ftello64@plt+0x1d95c>
   2f210:	sub	r0, fp, #76	; 0x4c
   2f214:	ldr	r1, [fp, #-84]	; 0xffffffac
   2f218:	ldrb	r1, [r1]
   2f21c:	bl	23c14 <ftello64@plt+0x1234c>
   2f220:	b	2f334 <ftello64@plt+0x1da6c>
   2f224:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f228:	cmp	r0, #3
   2f22c:	bne	2f244 <ftello64@plt+0x1d97c>
   2f230:	sub	r0, fp, #76	; 0x4c
   2f234:	ldr	r1, [fp, #-84]	; 0xffffffac
   2f238:	ldr	r1, [r1]
   2f23c:	bl	2f974 <ftello64@plt+0x1e0ac>
   2f240:	b	2f330 <ftello64@plt+0x1da68>
   2f244:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f248:	cmp	r0, #5
   2f24c:	bne	2f2c0 <ftello64@plt+0x1d9f8>
   2f250:	ldr	r0, [fp, #-8]
   2f254:	ldr	r0, [r0, #92]	; 0x5c
   2f258:	cmp	r0, #1
   2f25c:	ble	2f274 <ftello64@plt+0x1d9ac>
   2f260:	sub	r0, fp, #76	; 0x4c
   2f264:	ldr	r1, [fp, #-8]
   2f268:	ldr	r1, [r1, #60]	; 0x3c
   2f26c:	bl	2f974 <ftello64@plt+0x1e0ac>
   2f270:	b	2f27c <ftello64@plt+0x1d9b4>
   2f274:	sub	r0, fp, #76	; 0x4c
   2f278:	bl	2f9cc <ftello64@plt+0x1e104>
   2f27c:	ldr	r0, [fp, #-8]
   2f280:	ldr	r0, [r0, #128]	; 0x80
   2f284:	and	r0, r0, #64	; 0x40
   2f288:	cmp	r0, #0
   2f28c:	bne	2f29c <ftello64@plt+0x1d9d4>
   2f290:	sub	r0, fp, #76	; 0x4c
   2f294:	movw	r1, #10
   2f298:	bl	2f9f8 <ftello64@plt+0x1e130>
   2f29c:	ldr	r0, [fp, #-8]
   2f2a0:	ldr	r0, [r0, #128]	; 0x80
   2f2a4:	and	r0, r0, #128	; 0x80
   2f2a8:	cmp	r0, #0
   2f2ac:	beq	2f2bc <ftello64@plt+0x1d9f4>
   2f2b0:	sub	r0, fp, #76	; 0x4c
   2f2b4:	movw	r1, #0
   2f2b8:	bl	2f9f8 <ftello64@plt+0x1e130>
   2f2bc:	b	2f32c <ftello64@plt+0x1da64>
   2f2c0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f2c4:	cmp	r0, #7
   2f2c8:	bne	2f324 <ftello64@plt+0x1da5c>
   2f2cc:	sub	r0, fp, #76	; 0x4c
   2f2d0:	movw	r1, #255	; 0xff
   2f2d4:	and	r1, r1, #255	; 0xff
   2f2d8:	movw	r2, #16
   2f2dc:	bl	11790 <memset@plt>
   2f2e0:	ldr	r0, [fp, #-8]
   2f2e4:	ldr	r0, [r0, #128]	; 0x80
   2f2e8:	and	r0, r0, #64	; 0x40
   2f2ec:	cmp	r0, #0
   2f2f0:	bne	2f300 <ftello64@plt+0x1da38>
   2f2f4:	sub	r0, fp, #76	; 0x4c
   2f2f8:	movw	r1, #10
   2f2fc:	bl	2f9f8 <ftello64@plt+0x1e130>
   2f300:	ldr	r0, [fp, #-8]
   2f304:	ldr	r0, [r0, #128]	; 0x80
   2f308:	and	r0, r0, #128	; 0x80
   2f30c:	cmp	r0, #0
   2f310:	beq	2f320 <ftello64@plt+0x1da58>
   2f314:	sub	r0, fp, #76	; 0x4c
   2f318:	movw	r1, #0
   2f31c:	bl	2f9f8 <ftello64@plt+0x1e130>
   2f320:	b	2f328 <ftello64@plt+0x1da60>
   2f324:	b	2f8c4 <ftello64@plt+0x1dffc>
   2f328:	b	2f32c <ftello64@plt+0x1da64>
   2f32c:	b	2f330 <ftello64@plt+0x1da68>
   2f330:	b	2f334 <ftello64@plt+0x1da6c>
   2f334:	ldr	r0, [sp, #92]	; 0x5c
   2f338:	cmp	r0, #0
   2f33c:	beq	2f610 <ftello64@plt+0x1dd48>
   2f340:	ldr	r0, [sp, #92]	; 0x5c
   2f344:	and	r0, r0, #32
   2f348:	cmp	r0, #0
   2f34c:	beq	2f394 <ftello64@plt+0x1dacc>
   2f350:	sub	r0, fp, #76	; 0x4c
   2f354:	movw	r1, #10
   2f358:	bl	2a934 <ftello64@plt+0x1906c>
   2f35c:	sub	r1, fp, #76	; 0x4c
   2f360:	and	r0, r0, #1
   2f364:	strb	r0, [sp, #91]	; 0x5b
   2f368:	mov	r0, r1
   2f36c:	bl	2f948 <ftello64@plt+0x1e080>
   2f370:	ldrb	r0, [sp, #91]	; 0x5b
   2f374:	tst	r0, #1
   2f378:	beq	2f38c <ftello64@plt+0x1dac4>
   2f37c:	sub	r0, fp, #76	; 0x4c
   2f380:	movw	r1, #10
   2f384:	bl	23c14 <ftello64@plt+0x1234c>
   2f388:	b	2f390 <ftello64@plt+0x1dac8>
   2f38c:	b	2f8c4 <ftello64@plt+0x1dffc>
   2f390:	b	2f394 <ftello64@plt+0x1dacc>
   2f394:	ldr	r0, [sp, #92]	; 0x5c
   2f398:	and	r0, r0, #128	; 0x80
   2f39c:	cmp	r0, #0
   2f3a0:	beq	2f3b0 <ftello64@plt+0x1dae8>
   2f3a4:	sub	r0, fp, #76	; 0x4c
   2f3a8:	bl	2f948 <ftello64@plt+0x1e080>
   2f3ac:	b	2f8c4 <ftello64@plt+0x1dffc>
   2f3b0:	ldr	r0, [sp, #92]	; 0x5c
   2f3b4:	and	r0, r0, #4
   2f3b8:	cmp	r0, #0
   2f3bc:	beq	2f4dc <ftello64@plt+0x1dc14>
   2f3c0:	movw	r0, #0
   2f3c4:	str	r0, [sp, #84]	; 0x54
   2f3c8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f3cc:	cmp	r0, #1
   2f3d0:	bne	2f3f8 <ftello64@plt+0x1db30>
   2f3d4:	ldr	r0, [fp, #-84]	; 0xffffffac
   2f3d8:	ldr	r0, [r0, #4]
   2f3dc:	lsr	r0, r0, #22
   2f3e0:	and	r0, r0, #1
   2f3e4:	cmp	r0, #0
   2f3e8:	bne	2f3f8 <ftello64@plt+0x1db30>
   2f3ec:	sub	r0, fp, #76	; 0x4c
   2f3f0:	bl	2f948 <ftello64@plt+0x1e080>
   2f3f4:	b	2f8c4 <ftello64@plt+0x1dffc>
   2f3f8:	ldr	r0, [fp, #-8]
   2f3fc:	ldr	r0, [r0, #92]	; 0x5c
   2f400:	cmp	r0, #1
   2f404:	ble	2f470 <ftello64@plt+0x1dba8>
   2f408:	movw	r0, #0
   2f40c:	str	r0, [fp, #-36]	; 0xffffffdc
   2f410:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f414:	cmp	r0, #8
   2f418:	bge	2f46c <ftello64@plt+0x1dba4>
   2f41c:	ldr	r0, [fp, #-8]
   2f420:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f424:	add	r2, r0, r1, lsl #2
   2f428:	ldr	r2, [r2, #96]	; 0x60
   2f42c:	ldr	r0, [r0, #60]	; 0x3c
   2f430:	ldr	r0, [r0, r1, lsl #2]
   2f434:	mvn	r0, r0
   2f438:	orr	r0, r2, r0
   2f43c:	sub	r2, fp, #76	; 0x4c
   2f440:	add	r1, r2, r1, lsl #2
   2f444:	ldr	r2, [r1]
   2f448:	and	r0, r2, r0
   2f44c:	str	r0, [r1]
   2f450:	ldr	r1, [sp, #84]	; 0x54
   2f454:	orr	r0, r1, r0
   2f458:	str	r0, [sp, #84]	; 0x54
   2f45c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f460:	add	r0, r0, #1
   2f464:	str	r0, [fp, #-36]	; 0xffffffdc
   2f468:	b	2f410 <ftello64@plt+0x1db48>
   2f46c:	b	2f4c8 <ftello64@plt+0x1dc00>
   2f470:	movw	r0, #0
   2f474:	str	r0, [fp, #-36]	; 0xffffffdc
   2f478:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f47c:	cmp	r0, #8
   2f480:	bge	2f4c4 <ftello64@plt+0x1dbfc>
   2f484:	ldr	r0, [fp, #-8]
   2f488:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f48c:	add	r0, r0, r1, lsl #2
   2f490:	ldr	r0, [r0, #96]	; 0x60
   2f494:	sub	r2, fp, #76	; 0x4c
   2f498:	add	r1, r2, r1, lsl #2
   2f49c:	ldr	r2, [r1]
   2f4a0:	and	r0, r2, r0
   2f4a4:	str	r0, [r1]
   2f4a8:	ldr	r1, [sp, #84]	; 0x54
   2f4ac:	orr	r0, r1, r0
   2f4b0:	str	r0, [sp, #84]	; 0x54
   2f4b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f4b8:	add	r0, r0, #1
   2f4bc:	str	r0, [fp, #-36]	; 0xffffffdc
   2f4c0:	b	2f478 <ftello64@plt+0x1dbb0>
   2f4c4:	b	2f4c8 <ftello64@plt+0x1dc00>
   2f4c8:	ldr	r0, [sp, #84]	; 0x54
   2f4cc:	cmp	r0, #0
   2f4d0:	bne	2f4d8 <ftello64@plt+0x1dc10>
   2f4d4:	b	2f8c4 <ftello64@plt+0x1dffc>
   2f4d8:	b	2f4dc <ftello64@plt+0x1dc14>
   2f4dc:	ldr	r0, [sp, #92]	; 0x5c
   2f4e0:	and	r0, r0, #8
   2f4e4:	cmp	r0, #0
   2f4e8:	beq	2f60c <ftello64@plt+0x1dd44>
   2f4ec:	movw	r0, #0
   2f4f0:	str	r0, [sp, #80]	; 0x50
   2f4f4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f4f8:	cmp	r0, #1
   2f4fc:	bne	2f524 <ftello64@plt+0x1dc5c>
   2f500:	ldr	r0, [fp, #-84]	; 0xffffffac
   2f504:	ldr	r0, [r0, #4]
   2f508:	lsr	r0, r0, #22
   2f50c:	and	r0, r0, #1
   2f510:	cmp	r0, #0
   2f514:	beq	2f524 <ftello64@plt+0x1dc5c>
   2f518:	sub	r0, fp, #76	; 0x4c
   2f51c:	bl	2f948 <ftello64@plt+0x1e080>
   2f520:	b	2f8c4 <ftello64@plt+0x1dffc>
   2f524:	ldr	r0, [fp, #-8]
   2f528:	ldr	r0, [r0, #92]	; 0x5c
   2f52c:	cmp	r0, #1
   2f530:	ble	2f59c <ftello64@plt+0x1dcd4>
   2f534:	movw	r0, #0
   2f538:	str	r0, [fp, #-36]	; 0xffffffdc
   2f53c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f540:	cmp	r0, #8
   2f544:	bge	2f598 <ftello64@plt+0x1dcd0>
   2f548:	ldr	r0, [fp, #-8]
   2f54c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f550:	add	r2, r0, r1, lsl #2
   2f554:	ldr	r2, [r2, #96]	; 0x60
   2f558:	ldr	r0, [r0, #60]	; 0x3c
   2f55c:	ldr	r0, [r0, r1, lsl #2]
   2f560:	and	r0, r2, r0
   2f564:	mvn	r0, r0
   2f568:	sub	r2, fp, #76	; 0x4c
   2f56c:	add	r1, r2, r1, lsl #2
   2f570:	ldr	r2, [r1]
   2f574:	and	r0, r2, r0
   2f578:	str	r0, [r1]
   2f57c:	ldr	r1, [sp, #80]	; 0x50
   2f580:	orr	r0, r1, r0
   2f584:	str	r0, [sp, #80]	; 0x50
   2f588:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f58c:	add	r0, r0, #1
   2f590:	str	r0, [fp, #-36]	; 0xffffffdc
   2f594:	b	2f53c <ftello64@plt+0x1dc74>
   2f598:	b	2f5f8 <ftello64@plt+0x1dd30>
   2f59c:	movw	r0, #0
   2f5a0:	str	r0, [fp, #-36]	; 0xffffffdc
   2f5a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f5a8:	cmp	r0, #8
   2f5ac:	bge	2f5f4 <ftello64@plt+0x1dd2c>
   2f5b0:	ldr	r0, [fp, #-8]
   2f5b4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f5b8:	add	r0, r0, r1, lsl #2
   2f5bc:	ldr	r0, [r0, #96]	; 0x60
   2f5c0:	mvn	r0, r0
   2f5c4:	sub	r2, fp, #76	; 0x4c
   2f5c8:	add	r1, r2, r1, lsl #2
   2f5cc:	ldr	r2, [r1]
   2f5d0:	and	r0, r2, r0
   2f5d4:	str	r0, [r1]
   2f5d8:	ldr	r1, [sp, #80]	; 0x50
   2f5dc:	orr	r0, r1, r0
   2f5e0:	str	r0, [sp, #80]	; 0x50
   2f5e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f5e8:	add	r0, r0, #1
   2f5ec:	str	r0, [fp, #-36]	; 0xffffffdc
   2f5f0:	b	2f5a4 <ftello64@plt+0x1dcdc>
   2f5f4:	b	2f5f8 <ftello64@plt+0x1dd30>
   2f5f8:	ldr	r0, [sp, #80]	; 0x50
   2f5fc:	cmp	r0, #0
   2f600:	bne	2f608 <ftello64@plt+0x1dd40>
   2f604:	b	2f8c4 <ftello64@plt+0x1dffc>
   2f608:	b	2f60c <ftello64@plt+0x1dd44>
   2f60c:	b	2f610 <ftello64@plt+0x1dd48>
   2f610:	movw	r0, #0
   2f614:	str	r0, [fp, #-36]	; 0xffffffdc
   2f618:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f61c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2f620:	cmp	r0, r1
   2f624:	bge	2f84c <ftello64@plt+0x1df84>
   2f628:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f62c:	cmp	r0, #1
   2f630:	bne	2f658 <ftello64@plt+0x1dd90>
   2f634:	ldr	r0, [fp, #-20]	; 0xffffffec
   2f638:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f63c:	add	r0, r0, r1, lsl #5
   2f640:	ldr	r1, [fp, #-84]	; 0xffffffac
   2f644:	ldrb	r1, [r1]
   2f648:	bl	2a934 <ftello64@plt+0x1906c>
   2f64c:	tst	r0, #1
   2f650:	bne	2f658 <ftello64@plt+0x1dd90>
   2f654:	b	2f83c <ftello64@plt+0x1df74>
   2f658:	movw	r0, #0
   2f65c:	str	r0, [sp, #12]
   2f660:	str	r0, [fp, #-40]	; 0xffffffd8
   2f664:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f668:	cmp	r0, #8
   2f66c:	bge	2f6b8 <ftello64@plt+0x1ddf0>
   2f670:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f674:	sub	r1, fp, #76	; 0x4c
   2f678:	ldr	r1, [r1, r0, lsl #2]
   2f67c:	ldr	r2, [fp, #-20]	; 0xffffffec
   2f680:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f684:	add	r2, r2, r3, lsl #5
   2f688:	ldr	r2, [r2, r0, lsl #2]
   2f68c:	and	r1, r1, r2
   2f690:	add	r2, sp, #48	; 0x30
   2f694:	add	r0, r2, r0, lsl #2
   2f698:	str	r1, [r0]
   2f69c:	ldr	r0, [sp, #12]
   2f6a0:	orr	r0, r0, r1
   2f6a4:	str	r0, [sp, #12]
   2f6a8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f6ac:	add	r0, r0, #1
   2f6b0:	str	r0, [fp, #-40]	; 0xffffffd8
   2f6b4:	b	2f664 <ftello64@plt+0x1dd9c>
   2f6b8:	ldr	r0, [sp, #12]
   2f6bc:	cmp	r0, #0
   2f6c0:	bne	2f6c8 <ftello64@plt+0x1de00>
   2f6c4:	b	2f83c <ftello64@plt+0x1df74>
   2f6c8:	movw	r0, #0
   2f6cc:	str	r0, [sp, #4]
   2f6d0:	str	r0, [sp, #8]
   2f6d4:	str	r0, [fp, #-40]	; 0xffffffd8
   2f6d8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f6dc:	cmp	r0, #8
   2f6e0:	bge	2f758 <ftello64@plt+0x1de90>
   2f6e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f6e8:	sub	r1, fp, #76	; 0x4c
   2f6ec:	ldr	r2, [r1, r0, lsl #2]
   2f6f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f6f4:	ldr	ip, [fp, #-36]	; 0xffffffdc
   2f6f8:	add	r3, r3, ip, lsl #5
   2f6fc:	ldr	r3, [r3, r0, lsl #2]
   2f700:	bic	r2, r3, r2
   2f704:	add	r3, sp, #16
   2f708:	str	r2, [r3, r0, lsl #2]
   2f70c:	ldr	r0, [sp, #8]
   2f710:	orr	r0, r0, r2
   2f714:	str	r0, [sp, #8]
   2f718:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f71c:	add	r2, r1, r0, lsl #2
   2f720:	ldr	r1, [r1, r0, lsl #2]
   2f724:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f728:	ldr	ip, [fp, #-36]	; 0xffffffdc
   2f72c:	add	r3, r3, ip, lsl #5
   2f730:	ldr	r0, [r3, r0, lsl #2]
   2f734:	bic	r0, r1, r0
   2f738:	str	r0, [r2]
   2f73c:	ldr	r1, [sp, #4]
   2f740:	orr	r0, r1, r0
   2f744:	str	r0, [sp, #4]
   2f748:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2f74c:	add	r0, r0, #1
   2f750:	str	r0, [fp, #-40]	; 0xffffffd8
   2f754:	b	2f6d8 <ftello64@plt+0x1de10>
   2f758:	ldr	r0, [sp, #8]
   2f75c:	cmp	r0, #0
   2f760:	beq	2f7e0 <ftello64@plt+0x1df18>
   2f764:	add	r1, sp, #48	; 0x30
   2f768:	ldr	r0, [fp, #-20]	; 0xffffffec
   2f76c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2f770:	add	r0, r0, r2, lsl #5
   2f774:	add	r2, sp, #16
   2f778:	str	r1, [sp]
   2f77c:	mov	r1, r2
   2f780:	bl	2fa40 <ftello64@plt+0x1e178>
   2f784:	ldr	r0, [fp, #-20]	; 0xffffffec
   2f788:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f78c:	add	r0, r0, r1, lsl #5
   2f790:	ldr	r1, [sp]
   2f794:	bl	2fa40 <ftello64@plt+0x1e178>
   2f798:	ldr	r0, [fp, #-16]
   2f79c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2f7a0:	movw	r2, #12
   2f7a4:	mul	r1, r1, r2
   2f7a8:	add	r0, r0, r1
   2f7ac:	ldr	r1, [fp, #-16]
   2f7b0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f7b4:	mul	r2, r3, r2
   2f7b8:	add	r1, r1, r2
   2f7bc:	bl	27bc4 <ftello64@plt+0x162fc>
   2f7c0:	str	r0, [fp, #-24]	; 0xffffffe8
   2f7c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2f7c8:	cmp	r0, #0
   2f7cc:	beq	2f7d4 <ftello64@plt+0x1df0c>
   2f7d0:	b	2f8f0 <ftello64@plt+0x1e028>
   2f7d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f7d8:	add	r0, r0, #1
   2f7dc:	str	r0, [fp, #-44]	; 0xffffffd4
   2f7e0:	ldr	r0, [fp, #-16]
   2f7e4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f7e8:	add	r1, r1, r1, lsl #1
   2f7ec:	add	r0, r0, r1, lsl #2
   2f7f0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2f7f4:	ldr	r1, [r1, #8]
   2f7f8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2f7fc:	add	r1, r1, r2, lsl #2
   2f800:	ldr	r1, [r1]
   2f804:	bl	277dc <ftello64@plt+0x15f14>
   2f808:	and	r0, r0, #1
   2f80c:	strb	r0, [fp, #-25]	; 0xffffffe7
   2f810:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   2f814:	mvn	r1, #0
   2f818:	eor	r0, r0, r1
   2f81c:	tst	r0, #1
   2f820:	beq	2f828 <ftello64@plt+0x1df60>
   2f824:	b	2f8f0 <ftello64@plt+0x1e028>
   2f828:	ldr	r0, [sp, #4]
   2f82c:	cmp	r0, #0
   2f830:	bne	2f838 <ftello64@plt+0x1df70>
   2f834:	b	2f84c <ftello64@plt+0x1df84>
   2f838:	b	2f83c <ftello64@plt+0x1df74>
   2f83c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f840:	add	r0, r0, #1
   2f844:	str	r0, [fp, #-36]	; 0xffffffdc
   2f848:	b	2f618 <ftello64@plt+0x1dd50>
   2f84c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f850:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2f854:	cmp	r0, r1
   2f858:	bne	2f8c0 <ftello64@plt+0x1dff8>
   2f85c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2f860:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2f864:	add	r0, r0, r1, lsl #5
   2f868:	sub	r1, fp, #76	; 0x4c
   2f86c:	bl	2fa40 <ftello64@plt+0x1e178>
   2f870:	ldr	r0, [fp, #-16]
   2f874:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2f878:	add	r1, r1, r1, lsl #1
   2f87c:	add	r0, r0, r1, lsl #2
   2f880:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2f884:	ldr	r1, [r1, #8]
   2f888:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2f88c:	add	r1, r1, r2, lsl #2
   2f890:	ldr	r1, [r1]
   2f894:	bl	26910 <ftello64@plt+0x15048>
   2f898:	str	r0, [fp, #-24]	; 0xffffffe8
   2f89c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2f8a0:	cmp	r0, #0
   2f8a4:	beq	2f8ac <ftello64@plt+0x1dfe4>
   2f8a8:	b	2f8f0 <ftello64@plt+0x1e028>
   2f8ac:	sub	r0, fp, #76	; 0x4c
   2f8b0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2f8b4:	add	r1, r1, #1
   2f8b8:	str	r1, [fp, #-44]	; 0xffffffd4
   2f8bc:	bl	2f948 <ftello64@plt+0x1e080>
   2f8c0:	b	2f8c4 <ftello64@plt+0x1dffc>
   2f8c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f8c8:	add	r0, r0, #1
   2f8cc:	str	r0, [fp, #-32]	; 0xffffffe0
   2f8d0:	b	2f1a8 <ftello64@plt+0x1d8e0>
   2f8d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f8d8:	cmp	r0, #256	; 0x100
   2f8dc:	bgt	2f8e4 <ftello64@plt+0x1e01c>
   2f8e0:	b	2f8e4 <ftello64@plt+0x1e01c>
   2f8e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f8e8:	str	r0, [fp, #-4]
   2f8ec:	b	2f93c <ftello64@plt+0x1e074>
   2f8f0:	movw	r0, #0
   2f8f4:	str	r0, [fp, #-36]	; 0xffffffdc
   2f8f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f8fc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2f900:	cmp	r0, r1
   2f904:	bge	2f934 <ftello64@plt+0x1e06c>
   2f908:	ldr	r0, [fp, #-16]
   2f90c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f910:	movw	r2, #12
   2f914:	mul	r1, r1, r2
   2f918:	add	r0, r0, r1
   2f91c:	ldr	r0, [r0, #8]
   2f920:	bl	17078 <ftello64@plt+0x57b0>
   2f924:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2f928:	add	r0, r0, #1
   2f92c:	str	r0, [fp, #-36]	; 0xffffffdc
   2f930:	b	2f8f8 <ftello64@plt+0x1e030>
   2f934:	mvn	r0, #0
   2f938:	str	r0, [fp, #-4]
   2f93c:	ldr	r0, [fp, #-4]
   2f940:	mov	sp, fp
   2f944:	pop	{fp, pc}
   2f948:	push	{fp, lr}
   2f94c:	mov	fp, sp
   2f950:	sub	sp, sp, #8
   2f954:	str	r0, [sp, #4]
   2f958:	ldr	r0, [sp, #4]
   2f95c:	movw	r1, #0
   2f960:	and	r1, r1, #255	; 0xff
   2f964:	movw	r2, #32
   2f968:	bl	11790 <memset@plt>
   2f96c:	mov	sp, fp
   2f970:	pop	{fp, pc}
   2f974:	sub	sp, sp, #12
   2f978:	str	r0, [sp, #8]
   2f97c:	str	r1, [sp, #4]
   2f980:	movw	r0, #0
   2f984:	str	r0, [sp]
   2f988:	ldr	r0, [sp]
   2f98c:	cmp	r0, #8
   2f990:	bge	2f9c4 <ftello64@plt+0x1e0fc>
   2f994:	ldr	r0, [sp, #4]
   2f998:	ldr	r1, [sp]
   2f99c:	ldr	r0, [r0, r1, lsl #2]
   2f9a0:	ldr	r2, [sp, #8]
   2f9a4:	add	r1, r2, r1, lsl #2
   2f9a8:	ldr	r2, [r1]
   2f9ac:	orr	r0, r2, r0
   2f9b0:	str	r0, [r1]
   2f9b4:	ldr	r0, [sp]
   2f9b8:	add	r0, r0, #1
   2f9bc:	str	r0, [sp]
   2f9c0:	b	2f988 <ftello64@plt+0x1e0c0>
   2f9c4:	add	sp, sp, #12
   2f9c8:	bx	lr
   2f9cc:	push	{fp, lr}
   2f9d0:	mov	fp, sp
   2f9d4:	sub	sp, sp, #8
   2f9d8:	str	r0, [sp, #4]
   2f9dc:	ldr	r0, [sp, #4]
   2f9e0:	movw	r1, #255	; 0xff
   2f9e4:	and	r1, r1, #255	; 0xff
   2f9e8:	movw	r2, #32
   2f9ec:	bl	11790 <memset@plt>
   2f9f0:	mov	sp, fp
   2f9f4:	pop	{fp, pc}
   2f9f8:	sub	sp, sp, #8
   2f9fc:	str	r0, [sp, #4]
   2fa00:	str	r1, [sp]
   2fa04:	ldr	r0, [sp]
   2fa08:	asr	r1, r0, #31
   2fa0c:	add	r1, r0, r1, lsr #27
   2fa10:	bic	r2, r1, #31
   2fa14:	sub	r0, r0, r2
   2fa18:	mov	r2, #1
   2fa1c:	mvn	r0, r2, lsl r0
   2fa20:	ldr	r2, [sp, #4]
   2fa24:	asr	r1, r1, #5
   2fa28:	add	r1, r2, r1, lsl #2
   2fa2c:	ldr	r2, [r1]
   2fa30:	and	r0, r2, r0
   2fa34:	str	r0, [r1]
   2fa38:	add	sp, sp, #8
   2fa3c:	bx	lr
   2fa40:	push	{fp, lr}
   2fa44:	mov	fp, sp
   2fa48:	sub	sp, sp, #8
   2fa4c:	str	r0, [sp, #4]
   2fa50:	str	r1, [sp]
   2fa54:	ldr	r0, [sp, #4]
   2fa58:	ldr	r1, [sp]
   2fa5c:	movw	r2, #32
   2fa60:	bl	115b0 <memcpy@plt>
   2fa64:	mov	sp, fp
   2fa68:	pop	{fp, pc}
   2fa6c:	sub	sp, sp, #24
   2fa70:	str	r0, [sp, #16]
   2fa74:	str	r1, [sp, #12]
   2fa78:	str	r2, [sp, #8]
   2fa7c:	ldr	r0, [sp, #16]
   2fa80:	ldr	r0, [r0]
   2fa84:	ldr	r1, [sp, #12]
   2fa88:	add	r0, r0, r1, lsl #3
   2fa8c:	ldrb	r0, [r0, #4]
   2fa90:	str	r0, [sp, #4]
   2fa94:	ldr	r0, [sp, #16]
   2fa98:	ldr	r0, [r0]
   2fa9c:	ldr	r1, [sp, #12]
   2faa0:	add	r0, r0, r1, lsl #3
   2faa4:	ldr	r0, [r0, #4]
   2faa8:	lsr	r0, r0, #8
   2faac:	movw	r1, #1023	; 0x3ff
   2fab0:	and	r0, r0, r1
   2fab4:	str	r0, [sp]
   2fab8:	ldr	r0, [sp, #4]
   2fabc:	cmp	r0, #2
   2fac0:	beq	2fad4 <ftello64@plt+0x1e20c>
   2fac4:	movw	r0, #0
   2fac8:	and	r0, r0, #1
   2facc:	strb	r0, [sp, #23]
   2fad0:	b	2fb8c <ftello64@plt+0x1e2c4>
   2fad4:	ldr	r0, [sp]
   2fad8:	cmp	r0, #0
   2fadc:	bne	2faf0 <ftello64@plt+0x1e228>
   2fae0:	movw	r0, #1
   2fae4:	and	r0, r0, #1
   2fae8:	strb	r0, [sp, #23]
   2faec:	b	2fb8c <ftello64@plt+0x1e2c4>
   2faf0:	ldr	r0, [sp]
   2faf4:	and	r0, r0, #4
   2faf8:	cmp	r0, #0
   2fafc:	beq	2fb10 <ftello64@plt+0x1e248>
   2fb00:	ldr	r0, [sp, #8]
   2fb04:	and	r0, r0, #1
   2fb08:	cmp	r0, #0
   2fb0c:	beq	2fb70 <ftello64@plt+0x1e2a8>
   2fb10:	ldr	r0, [sp]
   2fb14:	and	r0, r0, #8
   2fb18:	cmp	r0, #0
   2fb1c:	beq	2fb30 <ftello64@plt+0x1e268>
   2fb20:	ldr	r0, [sp, #8]
   2fb24:	and	r0, r0, #1
   2fb28:	cmp	r0, #0
   2fb2c:	bne	2fb70 <ftello64@plt+0x1e2a8>
   2fb30:	ldr	r0, [sp]
   2fb34:	and	r0, r0, #32
   2fb38:	cmp	r0, #0
   2fb3c:	beq	2fb50 <ftello64@plt+0x1e288>
   2fb40:	ldr	r0, [sp, #8]
   2fb44:	and	r0, r0, #2
   2fb48:	cmp	r0, #0
   2fb4c:	beq	2fb70 <ftello64@plt+0x1e2a8>
   2fb50:	ldr	r0, [sp]
   2fb54:	and	r0, r0, #128	; 0x80
   2fb58:	cmp	r0, #0
   2fb5c:	beq	2fb80 <ftello64@plt+0x1e2b8>
   2fb60:	ldr	r0, [sp, #8]
   2fb64:	and	r0, r0, #8
   2fb68:	cmp	r0, #0
   2fb6c:	bne	2fb80 <ftello64@plt+0x1e2b8>
   2fb70:	movw	r0, #0
   2fb74:	and	r0, r0, #1
   2fb78:	strb	r0, [sp, #23]
   2fb7c:	b	2fb8c <ftello64@plt+0x1e2c4>
   2fb80:	movw	r0, #1
   2fb84:	and	r0, r0, #1
   2fb88:	strb	r0, [sp, #23]
   2fb8c:	ldrb	r0, [sp, #23]
   2fb90:	and	r0, r0, #1
   2fb94:	add	sp, sp, #24
   2fb98:	bx	lr
   2fb9c:	push	{fp, lr}
   2fba0:	mov	fp, sp
   2fba4:	sub	sp, sp, #24
   2fba8:	ldr	ip, [fp, #8]
   2fbac:	str	r0, [fp, #-4]
   2fbb0:	str	r1, [fp, #-8]
   2fbb4:	str	r2, [sp, #12]
   2fbb8:	str	r3, [sp, #8]
   2fbbc:	ldr	r0, [fp, #-8]
   2fbc0:	ldr	r1, [fp, #-4]
   2fbc4:	str	r0, [r1]
   2fbc8:	ldr	r0, [sp, #12]
   2fbcc:	ldr	r1, [fp, #-4]
   2fbd0:	str	r0, [r1, #4]
   2fbd4:	ldr	r0, [sp, #8]
   2fbd8:	ldr	r1, [fp, #-4]
   2fbdc:	str	r0, [r1, #8]
   2fbe0:	ldr	r0, [fp, #8]
   2fbe4:	ldr	r1, [fp, #-4]
   2fbe8:	str	r0, [r1, #12]
   2fbec:	ldr	r0, [fp, #-4]
   2fbf0:	add	r0, r0, #16
   2fbf4:	movw	r1, #0
   2fbf8:	and	r1, r1, #255	; 0xff
   2fbfc:	movw	r2, #12
   2fc00:	str	ip, [sp, #4]
   2fc04:	bl	11790 <memset@plt>
   2fc08:	mov	sp, fp
   2fc0c:	pop	{fp, pc}
   2fc10:	push	{fp, lr}
   2fc14:	mov	fp, sp
   2fc18:	sub	sp, sp, #40	; 0x28
   2fc1c:	str	r0, [fp, #-8]
   2fc20:	str	r1, [fp, #-12]
   2fc24:	movw	r0, #0
   2fc28:	str	r0, [sp, #20]
   2fc2c:	ldr	r1, [fp, #-12]
   2fc30:	ldr	r1, [r1, #12]
   2fc34:	str	r1, [sp, #16]
   2fc38:	ldr	r1, [fp, #-8]
   2fc3c:	ldr	r1, [r1, #100]	; 0x64
   2fc40:	cmp	r1, r0
   2fc44:	beq	2fc6c <ftello64@plt+0x1e3a4>
   2fc48:	ldr	r0, [fp, #-8]
   2fc4c:	ldr	r0, [r0, #100]	; 0x64
   2fc50:	ldr	r1, [sp, #16]
   2fc54:	add	r0, r0, r1, lsl #2
   2fc58:	ldr	r0, [r0]
   2fc5c:	movw	r1, #0
   2fc60:	cmp	r0, r1
   2fc64:	beq	2fc6c <ftello64@plt+0x1e3a4>
   2fc68:	b	2fc6c <ftello64@plt+0x1e3a4>
   2fc6c:	ldr	r0, [fp, #-12]
   2fc70:	ldr	r1, [r0, #8]
   2fc74:	add	r0, sp, #4
   2fc78:	bl	26910 <ftello64@plt+0x15048>
   2fc7c:	str	r0, [fp, #-16]
   2fc80:	ldr	r0, [fp, #-16]
   2fc84:	cmp	r0, #0
   2fc88:	beq	2fc98 <ftello64@plt+0x1e3d0>
   2fc8c:	ldr	r0, [fp, #-16]
   2fc90:	str	r0, [fp, #-4]
   2fc94:	b	2fdfc <ftello64@plt+0x1e534>
   2fc98:	ldr	r0, [fp, #-8]
   2fc9c:	ldr	r1, [fp, #-12]
   2fca0:	ldr	r2, [sp, #16]
   2fca4:	add	r3, sp, #4
   2fca8:	bl	2ff50 <ftello64@plt+0x1e688>
   2fcac:	str	r0, [fp, #-16]
   2fcb0:	ldr	r0, [fp, #-16]
   2fcb4:	cmp	r0, #0
   2fcb8:	beq	2fcc0 <ftello64@plt+0x1e3f8>
   2fcbc:	b	2fdec <ftello64@plt+0x1e524>
   2fcc0:	b	2fcc4 <ftello64@plt+0x1e3fc>
   2fcc4:	ldr	r0, [sp, #16]
   2fcc8:	cmp	r0, #0
   2fccc:	ble	2fde4 <ftello64@plt+0x1e51c>
   2fcd0:	ldr	r0, [fp, #-12]
   2fcd4:	ldr	r0, [r0]
   2fcd8:	ldr	r1, [sp, #16]
   2fcdc:	add	r0, r0, r1, lsl #2
   2fce0:	ldr	r0, [r0]
   2fce4:	movw	r1, #0
   2fce8:	cmp	r0, r1
   2fcec:	bne	2fd00 <ftello64@plt+0x1e438>
   2fcf0:	ldr	r0, [sp, #20]
   2fcf4:	add	r0, r0, #1
   2fcf8:	str	r0, [sp]
   2fcfc:	b	2fd0c <ftello64@plt+0x1e444>
   2fd00:	movw	r0, #0
   2fd04:	str	r0, [sp]
   2fd08:	b	2fd0c <ftello64@plt+0x1e444>
   2fd0c:	ldr	r0, [sp]
   2fd10:	str	r0, [sp, #20]
   2fd14:	ldr	r0, [sp, #20]
   2fd18:	ldr	r1, [fp, #-8]
   2fd1c:	ldr	r1, [r1, #120]	; 0x78
   2fd20:	cmp	r0, r1
   2fd24:	ble	2fd58 <ftello64@plt+0x1e490>
   2fd28:	ldr	r0, [fp, #-12]
   2fd2c:	ldr	r0, [r0]
   2fd30:	ldr	r1, [sp, #16]
   2fd34:	lsl	r2, r1, #2
   2fd38:	movw	r1, #0
   2fd3c:	and	r1, r1, #255	; 0xff
   2fd40:	bl	11790 <memset@plt>
   2fd44:	ldr	r0, [sp, #12]
   2fd48:	bl	17078 <ftello64@plt+0x57b0>
   2fd4c:	movw	r0, #0
   2fd50:	str	r0, [fp, #-4]
   2fd54:	b	2fdfc <ftello64@plt+0x1e534>
   2fd58:	mov	r0, #0
   2fd5c:	str	r0, [sp, #8]
   2fd60:	ldr	r0, [sp, #16]
   2fd64:	sub	r0, r0, #1
   2fd68:	str	r0, [sp, #16]
   2fd6c:	ldr	r0, [fp, #-8]
   2fd70:	ldr	r0, [r0, #100]	; 0x64
   2fd74:	ldr	r1, [sp, #16]
   2fd78:	add	r0, r0, r1, lsl #2
   2fd7c:	ldr	r0, [r0]
   2fd80:	movw	r1, #0
   2fd84:	cmp	r0, r1
   2fd88:	beq	2fdb8 <ftello64@plt+0x1e4f0>
   2fd8c:	ldr	r0, [fp, #-8]
   2fd90:	ldr	r1, [fp, #-12]
   2fd94:	ldr	r2, [sp, #16]
   2fd98:	add	r3, sp, #4
   2fd9c:	bl	30154 <ftello64@plt+0x1e88c>
   2fda0:	str	r0, [fp, #-16]
   2fda4:	ldr	r0, [fp, #-16]
   2fda8:	cmp	r0, #0
   2fdac:	beq	2fdb4 <ftello64@plt+0x1e4ec>
   2fdb0:	b	2fdec <ftello64@plt+0x1e524>
   2fdb4:	b	2fdb8 <ftello64@plt+0x1e4f0>
   2fdb8:	ldr	r0, [fp, #-8]
   2fdbc:	ldr	r1, [fp, #-12]
   2fdc0:	ldr	r2, [sp, #16]
   2fdc4:	add	r3, sp, #4
   2fdc8:	bl	2ff50 <ftello64@plt+0x1e688>
   2fdcc:	str	r0, [fp, #-16]
   2fdd0:	ldr	r0, [fp, #-16]
   2fdd4:	cmp	r0, #0
   2fdd8:	beq	2fde0 <ftello64@plt+0x1e518>
   2fddc:	b	2fdec <ftello64@plt+0x1e524>
   2fde0:	b	2fcc4 <ftello64@plt+0x1e3fc>
   2fde4:	movw	r0, #0
   2fde8:	str	r0, [fp, #-16]
   2fdec:	ldr	r0, [sp, #12]
   2fdf0:	bl	17078 <ftello64@plt+0x57b0>
   2fdf4:	ldr	r0, [fp, #-16]
   2fdf8:	str	r0, [fp, #-4]
   2fdfc:	ldr	r0, [fp, #-4]
   2fe00:	mov	sp, fp
   2fe04:	pop	{fp, pc}
   2fe08:	push	{fp, lr}
   2fe0c:	mov	fp, sp
   2fe10:	sub	sp, sp, #48	; 0x30
   2fe14:	str	r0, [fp, #-8]
   2fe18:	str	r1, [fp, #-12]
   2fe1c:	str	r2, [fp, #-16]
   2fe20:	str	r3, [fp, #-20]	; 0xffffffec
   2fe24:	movw	r0, #0
   2fe28:	str	r0, [sp, #24]
   2fe2c:	ldr	r0, [sp, #24]
   2fe30:	ldr	r1, [fp, #-20]	; 0xffffffec
   2fe34:	cmp	r0, r1
   2fe38:	bge	2ff3c <ftello64@plt+0x1e674>
   2fe3c:	ldr	r0, [fp, #-12]
   2fe40:	ldr	r1, [sp, #24]
   2fe44:	add	r0, r0, r1, lsl #2
   2fe48:	ldr	r0, [r0]
   2fe4c:	movw	r1, #0
   2fe50:	cmp	r0, r1
   2fe54:	bne	2fe74 <ftello64@plt+0x1e5ac>
   2fe58:	ldr	r0, [fp, #-16]
   2fe5c:	ldr	r1, [sp, #24]
   2fe60:	ldr	r0, [r0, r1, lsl #2]
   2fe64:	ldr	r2, [fp, #-12]
   2fe68:	add	r1, r2, r1, lsl #2
   2fe6c:	str	r0, [r1]
   2fe70:	b	2ff28 <ftello64@plt+0x1e660>
   2fe74:	ldr	r0, [fp, #-16]
   2fe78:	ldr	r1, [sp, #24]
   2fe7c:	add	r0, r0, r1, lsl #2
   2fe80:	ldr	r0, [r0]
   2fe84:	movw	r1, #0
   2fe88:	cmp	r0, r1
   2fe8c:	beq	2ff24 <ftello64@plt+0x1e65c>
   2fe90:	ldr	r0, [fp, #-12]
   2fe94:	ldr	r1, [sp, #24]
   2fe98:	ldr	r0, [r0, r1, lsl #2]
   2fe9c:	add	r0, r0, #4
   2fea0:	ldr	r2, [fp, #-16]
   2fea4:	add	r1, r2, r1, lsl #2
   2fea8:	ldr	r1, [r1]
   2feac:	add	r2, r1, #4
   2feb0:	add	r1, sp, #8
   2feb4:	str	r0, [sp, #4]
   2feb8:	mov	r0, r1
   2febc:	ldr	r1, [sp, #4]
   2fec0:	bl	2bdb8 <ftello64@plt+0x1a4f0>
   2fec4:	str	r0, [sp, #20]
   2fec8:	ldr	r0, [sp, #20]
   2fecc:	cmp	r0, #0
   2fed0:	beq	2fee0 <ftello64@plt+0x1e618>
   2fed4:	ldr	r0, [sp, #20]
   2fed8:	str	r0, [fp, #-4]
   2fedc:	b	2ff44 <ftello64@plt+0x1e67c>
   2fee0:	ldr	r1, [fp, #-8]
   2fee4:	add	r0, sp, #20
   2fee8:	add	r2, sp, #8
   2feec:	bl	2d998 <ftello64@plt+0x1c0d0>
   2fef0:	ldr	r1, [fp, #-12]
   2fef4:	ldr	r2, [sp, #24]
   2fef8:	add	r1, r1, r2, lsl #2
   2fefc:	str	r0, [r1]
   2ff00:	ldr	r0, [sp, #16]
   2ff04:	bl	17078 <ftello64@plt+0x57b0>
   2ff08:	ldr	r0, [sp, #20]
   2ff0c:	cmp	r0, #0
   2ff10:	beq	2ff20 <ftello64@plt+0x1e658>
   2ff14:	ldr	r0, [sp, #20]
   2ff18:	str	r0, [fp, #-4]
   2ff1c:	b	2ff44 <ftello64@plt+0x1e67c>
   2ff20:	b	2ff24 <ftello64@plt+0x1e65c>
   2ff24:	b	2ff28 <ftello64@plt+0x1e660>
   2ff28:	b	2ff2c <ftello64@plt+0x1e664>
   2ff2c:	ldr	r0, [sp, #24]
   2ff30:	add	r0, r0, #1
   2ff34:	str	r0, [sp, #24]
   2ff38:	b	2fe2c <ftello64@plt+0x1e564>
   2ff3c:	movw	r0, #0
   2ff40:	str	r0, [fp, #-4]
   2ff44:	ldr	r0, [fp, #-4]
   2ff48:	mov	sp, fp
   2ff4c:	pop	{fp, pc}
   2ff50:	push	{fp, lr}
   2ff54:	mov	fp, sp
   2ff58:	sub	sp, sp, #48	; 0x30
   2ff5c:	str	r0, [fp, #-8]
   2ff60:	str	r1, [fp, #-12]
   2ff64:	str	r2, [fp, #-16]
   2ff68:	str	r3, [fp, #-20]	; 0xffffffec
   2ff6c:	ldr	r0, [fp, #-8]
   2ff70:	ldr	r0, [r0, #84]	; 0x54
   2ff74:	str	r0, [sp, #24]
   2ff78:	mov	r0, #0
   2ff7c:	str	r0, [sp, #20]
   2ff80:	ldr	r0, [fp, #-8]
   2ff84:	ldr	r0, [r0, #100]	; 0x64
   2ff88:	ldr	r1, [fp, #-16]
   2ff8c:	add	r0, r0, r1, lsl #2
   2ff90:	ldr	r0, [r0]
   2ff94:	movw	r1, #0
   2ff98:	cmp	r0, r1
   2ff9c:	bne	2ffac <ftello64@plt+0x1e6e4>
   2ffa0:	movw	r0, #0
   2ffa4:	str	r0, [sp, #12]
   2ffa8:	b	2ffc8 <ftello64@plt+0x1e700>
   2ffac:	ldr	r0, [fp, #-8]
   2ffb0:	ldr	r0, [r0, #100]	; 0x64
   2ffb4:	ldr	r1, [fp, #-16]
   2ffb8:	add	r0, r0, r1, lsl #2
   2ffbc:	ldr	r0, [r0]
   2ffc0:	add	r0, r0, #4
   2ffc4:	str	r0, [sp, #12]
   2ffc8:	ldr	r0, [sp, #12]
   2ffcc:	str	r0, [sp, #16]
   2ffd0:	ldr	r0, [fp, #-20]	; 0xffffffec
   2ffd4:	ldr	r0, [r0, #4]
   2ffd8:	cmp	r0, #0
   2ffdc:	bne	2fffc <ftello64@plt+0x1e734>
   2ffe0:	ldr	r0, [fp, #-12]
   2ffe4:	ldr	r0, [r0]
   2ffe8:	ldr	r1, [fp, #-16]
   2ffec:	add	r0, r0, r1, lsl #2
   2fff0:	movw	r1, #0
   2fff4:	str	r1, [r0]
   2fff8:	b	300d8 <ftello64@plt+0x1e810>
   2fffc:	ldr	r0, [sp, #16]
   30000:	movw	r1, #0
   30004:	cmp	r0, r1
   30008:	beq	30098 <ftello64@plt+0x1e7d0>
   3000c:	ldr	r0, [sp, #24]
   30010:	ldr	r1, [fp, #-20]	; 0xffffffec
   30014:	ldr	r2, [sp, #16]
   30018:	bl	303a8 <ftello64@plt+0x1eae0>
   3001c:	str	r0, [sp, #20]
   30020:	ldr	r0, [sp, #20]
   30024:	cmp	r0, #0
   30028:	beq	30038 <ftello64@plt+0x1e770>
   3002c:	ldr	r0, [sp, #20]
   30030:	str	r0, [fp, #-4]
   30034:	b	30148 <ftello64@plt+0x1e880>
   30038:	ldr	r0, [fp, #-12]
   3003c:	ldr	r0, [r0, #20]
   30040:	cmp	r0, #0
   30044:	beq	30094 <ftello64@plt+0x1e7cc>
   30048:	ldr	r0, [sp, #24]
   3004c:	ldr	r1, [fp, #-20]	; 0xffffffec
   30050:	ldr	r2, [sp, #16]
   30054:	ldr	r3, [fp, #-12]
   30058:	add	r3, r3, #16
   3005c:	ldr	ip, [fp, #-8]
   30060:	ldr	ip, [ip, #116]	; 0x74
   30064:	ldr	lr, [fp, #-16]
   30068:	str	ip, [sp]
   3006c:	str	lr, [sp, #4]
   30070:	bl	304dc <ftello64@plt+0x1ec14>
   30074:	str	r0, [sp, #20]
   30078:	ldr	r0, [sp, #20]
   3007c:	cmp	r0, #0
   30080:	beq	30090 <ftello64@plt+0x1e7c8>
   30084:	ldr	r0, [sp, #20]
   30088:	str	r0, [fp, #-4]
   3008c:	b	30148 <ftello64@plt+0x1e880>
   30090:	b	30094 <ftello64@plt+0x1e7cc>
   30094:	b	30098 <ftello64@plt+0x1e7d0>
   30098:	ldr	r1, [sp, #24]
   3009c:	ldr	r2, [fp, #-20]	; 0xffffffec
   300a0:	add	r0, sp, #20
   300a4:	bl	2d998 <ftello64@plt+0x1c0d0>
   300a8:	ldr	r1, [fp, #-12]
   300ac:	ldr	r1, [r1]
   300b0:	ldr	r2, [fp, #-16]
   300b4:	add	r1, r1, r2, lsl #2
   300b8:	str	r0, [r1]
   300bc:	ldr	r0, [sp, #20]
   300c0:	cmp	r0, #0
   300c4:	beq	300d4 <ftello64@plt+0x1e80c>
   300c8:	ldr	r0, [sp, #20]
   300cc:	str	r0, [fp, #-4]
   300d0:	b	30148 <ftello64@plt+0x1e880>
   300d4:	b	300d8 <ftello64@plt+0x1e810>
   300d8:	ldr	r0, [sp, #16]
   300dc:	movw	r1, #0
   300e0:	cmp	r0, r1
   300e4:	beq	30140 <ftello64@plt+0x1e878>
   300e8:	ldr	r0, [fp, #-8]
   300ec:	ldr	r0, [r0, #100]	; 0x64
   300f0:	ldr	r1, [fp, #-16]
   300f4:	ldr	r0, [r0, r1, lsl #2]
   300f8:	ldrb	r0, [r0, #52]	; 0x34
   300fc:	ubfx	r0, r0, #6, #1
   30100:	and	r0, r0, #255	; 0xff
   30104:	cmp	r0, #0
   30108:	beq	30140 <ftello64@plt+0x1e878>
   3010c:	ldr	r0, [fp, #-8]
   30110:	ldr	r1, [fp, #-12]
   30114:	ldr	r2, [fp, #-16]
   30118:	ldr	r3, [sp, #16]
   3011c:	bl	308a4 <ftello64@plt+0x1efdc>
   30120:	str	r0, [sp, #20]
   30124:	ldr	r0, [sp, #20]
   30128:	cmp	r0, #0
   3012c:	beq	3013c <ftello64@plt+0x1e874>
   30130:	ldr	r0, [sp, #20]
   30134:	str	r0, [fp, #-4]
   30138:	b	30148 <ftello64@plt+0x1e880>
   3013c:	b	30140 <ftello64@plt+0x1e878>
   30140:	movw	r0, #0
   30144:	str	r0, [fp, #-4]
   30148:	ldr	r0, [fp, #-4]
   3014c:	mov	sp, fp
   30150:	pop	{fp, pc}
   30154:	push	{fp, lr}
   30158:	mov	fp, sp
   3015c:	sub	sp, sp, #56	; 0x38
   30160:	str	r0, [fp, #-8]
   30164:	str	r1, [fp, #-12]
   30168:	str	r2, [fp, #-16]
   3016c:	str	r3, [fp, #-20]	; 0xffffffec
   30170:	ldr	r0, [fp, #-8]
   30174:	ldr	r0, [r0, #84]	; 0x54
   30178:	str	r0, [fp, #-24]	; 0xffffffe8
   3017c:	ldr	r0, [fp, #-8]
   30180:	ldr	r0, [r0, #100]	; 0x64
   30184:	ldr	r1, [fp, #-16]
   30188:	add	r0, r0, r1, lsl #2
   3018c:	ldr	r0, [r0]
   30190:	add	r0, r0, #16
   30194:	str	r0, [sp, #28]
   30198:	movw	r0, #0
   3019c:	str	r0, [sp, #24]
   301a0:	ldr	r0, [sp, #24]
   301a4:	ldr	r1, [sp, #28]
   301a8:	ldr	r1, [r1, #4]
   301ac:	cmp	r0, r1
   301b0:	bge	30394 <ftello64@plt+0x1eacc>
   301b4:	ldr	r0, [sp, #28]
   301b8:	ldr	r0, [r0, #8]
   301bc:	ldr	r1, [sp, #24]
   301c0:	ldr	r0, [r0, r1, lsl #2]
   301c4:	str	r0, [sp, #20]
   301c8:	mov	r0, #0
   301cc:	str	r0, [sp, #16]
   301d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   301d4:	ldr	r0, [r0]
   301d8:	ldr	r1, [sp, #20]
   301dc:	add	r0, r0, r1, lsl #3
   301e0:	ldr	r0, [r0, #4]
   301e4:	and	r0, r0, #255	; 0xff
   301e8:	and	r0, r0, #8
   301ec:	cmp	r0, #0
   301f0:	bne	301f8 <ftello64@plt+0x1e930>
   301f4:	b	301f8 <ftello64@plt+0x1e930>
   301f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   301fc:	ldr	r0, [r0]
   30200:	ldr	r1, [sp, #20]
   30204:	add	r0, r0, r1, lsl #3
   30208:	ldr	r0, [r0, #4]
   3020c:	lsr	r0, r0, #20
   30210:	and	r0, r0, #1
   30214:	cmp	r0, #0
   30218:	beq	30240 <ftello64@plt+0x1e978>
   3021c:	ldr	r0, [fp, #-8]
   30220:	ldr	r1, [fp, #-12]
   30224:	ldr	r2, [sp, #20]
   30228:	ldr	r3, [fp, #-16]
   3022c:	ldr	ip, [fp, #-12]
   30230:	ldr	ip, [ip, #12]
   30234:	str	ip, [sp]
   30238:	bl	31930 <ftello64@plt+0x20068>
   3023c:	str	r0, [sp, #16]
   30240:	ldr	r0, [sp, #16]
   30244:	cmp	r0, #0
   30248:	bne	302d4 <ftello64@plt+0x1ea0c>
   3024c:	ldr	r0, [fp, #-8]
   30250:	ldr	r1, [fp, #-24]	; 0xffffffe8
   30254:	ldr	r1, [r1]
   30258:	ldr	r2, [sp, #20]
   3025c:	add	r1, r1, r2, lsl #3
   30260:	ldr	r2, [fp, #-16]
   30264:	bl	2e2d8 <ftello64@plt+0x1ca10>
   30268:	tst	r0, #1
   3026c:	beq	302d4 <ftello64@plt+0x1ea0c>
   30270:	ldr	r0, [fp, #-12]
   30274:	ldr	r0, [r0]
   30278:	ldr	r1, [fp, #-16]
   3027c:	add	r1, r1, #1
   30280:	add	r0, r0, r1, lsl #2
   30284:	ldr	r0, [r0]
   30288:	movw	r1, #0
   3028c:	cmp	r0, r1
   30290:	beq	302d4 <ftello64@plt+0x1ea0c>
   30294:	ldr	r0, [fp, #-12]
   30298:	ldr	r0, [r0]
   3029c:	ldr	r1, [fp, #-16]
   302a0:	add	r0, r0, r1, lsl #2
   302a4:	ldr	r0, [r0, #4]
   302a8:	add	r0, r0, #4
   302ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   302b0:	ldr	r1, [r1, #12]
   302b4:	ldr	r2, [sp, #20]
   302b8:	add	r1, r1, r2, lsl #2
   302bc:	ldr	r1, [r1]
   302c0:	bl	27c98 <ftello64@plt+0x163d0>
   302c4:	cmp	r0, #0
   302c8:	beq	302d4 <ftello64@plt+0x1ea0c>
   302cc:	movw	r0, #1
   302d0:	str	r0, [sp, #16]
   302d4:	ldr	r0, [sp, #16]
   302d8:	cmp	r0, #0
   302dc:	bne	302e4 <ftello64@plt+0x1ea1c>
   302e0:	b	30384 <ftello64@plt+0x1eabc>
   302e4:	ldr	r0, [fp, #-12]
   302e8:	ldr	r0, [r0, #20]
   302ec:	cmp	r0, #0
   302f0:	beq	3034c <ftello64@plt+0x1ea84>
   302f4:	ldr	r0, [fp, #-16]
   302f8:	ldr	r1, [sp, #16]
   302fc:	add	r0, r0, r1
   30300:	str	r0, [sp, #8]
   30304:	ldr	r0, [fp, #-8]
   30308:	ldr	r1, [fp, #-12]
   3030c:	add	r1, r1, #16
   30310:	ldr	r2, [fp, #-24]	; 0xffffffe8
   30314:	ldr	r2, [r2, #12]
   30318:	ldr	r3, [sp, #20]
   3031c:	add	r2, r2, r3, lsl #2
   30320:	ldr	r2, [r2]
   30324:	ldr	r3, [sp, #8]
   30328:	ldr	ip, [sp, #20]
   3032c:	ldr	lr, [fp, #-16]
   30330:	str	ip, [sp]
   30334:	str	lr, [sp, #4]
   30338:	bl	313a8 <ftello64@plt+0x1fae0>
   3033c:	tst	r0, #1
   30340:	beq	30348 <ftello64@plt+0x1ea80>
   30344:	b	30384 <ftello64@plt+0x1eabc>
   30348:	b	3034c <ftello64@plt+0x1ea84>
   3034c:	ldr	r0, [fp, #-20]	; 0xffffffec
   30350:	ldr	r1, [sp, #20]
   30354:	bl	277dc <ftello64@plt+0x15f14>
   30358:	and	r0, r0, #1
   3035c:	strb	r0, [sp, #15]
   30360:	ldrb	r0, [sp, #15]
   30364:	mvn	r1, #0
   30368:	eor	r0, r0, r1
   3036c:	tst	r0, #1
   30370:	beq	30380 <ftello64@plt+0x1eab8>
   30374:	movw	r0, #12
   30378:	str	r0, [fp, #-4]
   3037c:	b	3039c <ftello64@plt+0x1ead4>
   30380:	b	30384 <ftello64@plt+0x1eabc>
   30384:	ldr	r0, [sp, #24]
   30388:	add	r0, r0, #1
   3038c:	str	r0, [sp, #24]
   30390:	b	301a0 <ftello64@plt+0x1e8d8>
   30394:	movw	r0, #0
   30398:	str	r0, [fp, #-4]
   3039c:	ldr	r0, [fp, #-4]
   303a0:	mov	sp, fp
   303a4:	pop	{fp, pc}
   303a8:	push	{fp, lr}
   303ac:	mov	fp, sp
   303b0:	sub	sp, sp, #32
   303b4:	str	r0, [fp, #-8]
   303b8:	str	r1, [fp, #-12]
   303bc:	str	r2, [sp, #16]
   303c0:	movw	r0, #0
   303c4:	str	r0, [sp, #12]
   303c8:	ldr	r1, [fp, #-8]
   303cc:	ldr	r2, [fp, #-12]
   303d0:	add	r0, sp, #12
   303d4:	bl	2d998 <ftello64@plt+0x1c0d0>
   303d8:	str	r0, [sp, #4]
   303dc:	ldr	r0, [sp, #12]
   303e0:	cmp	r0, #0
   303e4:	beq	303f4 <ftello64@plt+0x1eb2c>
   303e8:	ldr	r0, [sp, #12]
   303ec:	str	r0, [fp, #-4]
   303f0:	b	304d0 <ftello64@plt+0x1ec08>
   303f4:	ldr	r0, [sp, #4]
   303f8:	ldr	r0, [r0, #28]
   303fc:	cmp	r0, #0
   30400:	bne	304b8 <ftello64@plt+0x1ebf0>
   30404:	ldr	r0, [sp, #4]
   30408:	add	r0, r0, #28
   3040c:	ldr	r1, [fp, #-12]
   30410:	ldr	r1, [r1, #4]
   30414:	bl	26d74 <ftello64@plt+0x154ac>
   30418:	str	r0, [sp, #12]
   3041c:	ldr	r0, [sp, #12]
   30420:	cmp	r0, #0
   30424:	beq	30434 <ftello64@plt+0x1eb6c>
   30428:	movw	r0, #12
   3042c:	str	r0, [fp, #-4]
   30430:	b	304d0 <ftello64@plt+0x1ec08>
   30434:	movw	r0, #0
   30438:	str	r0, [sp, #8]
   3043c:	ldr	r0, [sp, #8]
   30440:	ldr	r1, [fp, #-12]
   30444:	ldr	r1, [r1, #4]
   30448:	cmp	r0, r1
   3044c:	bge	304b4 <ftello64@plt+0x1ebec>
   30450:	ldr	r0, [sp, #4]
   30454:	add	r0, r0, #28
   30458:	ldr	r1, [fp, #-8]
   3045c:	ldr	r1, [r1, #28]
   30460:	ldr	r2, [fp, #-12]
   30464:	ldr	r2, [r2, #8]
   30468:	ldr	r3, [sp, #8]
   3046c:	add	r2, r2, r3, lsl #2
   30470:	ldr	r2, [r2]
   30474:	movw	r3, #12
   30478:	mul	r2, r2, r3
   3047c:	add	r1, r1, r2
   30480:	bl	272ec <ftello64@plt+0x15a24>
   30484:	str	r0, [sp, #12]
   30488:	ldr	r0, [sp, #12]
   3048c:	cmp	r0, #0
   30490:	beq	304a0 <ftello64@plt+0x1ebd8>
   30494:	movw	r0, #12
   30498:	str	r0, [fp, #-4]
   3049c:	b	304d0 <ftello64@plt+0x1ec08>
   304a0:	b	304a4 <ftello64@plt+0x1ebdc>
   304a4:	ldr	r0, [sp, #8]
   304a8:	add	r0, r0, #1
   304ac:	str	r0, [sp, #8]
   304b0:	b	3043c <ftello64@plt+0x1eb74>
   304b4:	b	304b8 <ftello64@plt+0x1ebf0>
   304b8:	ldr	r0, [fp, #-12]
   304bc:	ldr	r1, [sp, #16]
   304c0:	ldr	r2, [sp, #4]
   304c4:	add	r2, r2, #28
   304c8:	bl	30cd4 <ftello64@plt+0x1f40c>
   304cc:	str	r0, [fp, #-4]
   304d0:	ldr	r0, [fp, #-4]
   304d4:	mov	sp, fp
   304d8:	pop	{fp, pc}
   304dc:	push	{fp, lr}
   304e0:	mov	fp, sp
   304e4:	sub	sp, sp, #72	; 0x48
   304e8:	ldr	ip, [fp, #12]
   304ec:	ldr	lr, [fp, #8]
   304f0:	str	r0, [fp, #-8]
   304f4:	str	r1, [fp, #-12]
   304f8:	str	r2, [fp, #-16]
   304fc:	str	r3, [fp, #-20]	; 0xffffffec
   30500:	movw	r0, #0
   30504:	str	r0, [fp, #-32]	; 0xffffffe0
   30508:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3050c:	ldr	r1, [fp, #-20]	; 0xffffffec
   30510:	ldr	r1, [r1, #4]
   30514:	cmp	r0, r1
   30518:	bge	30890 <ftello64@plt+0x1efc8>
   3051c:	ldr	r0, [fp, #8]
   30520:	ldr	r1, [fp, #-20]	; 0xffffffec
   30524:	ldr	r1, [r1, #8]
   30528:	ldr	r2, [fp, #-32]	; 0xffffffe0
   3052c:	add	r1, r1, r2, lsl #2
   30530:	ldr	r1, [r1]
   30534:	movw	r2, #24
   30538:	mul	r1, r1, r2
   3053c:	add	r0, r0, r1
   30540:	str	r0, [sp, #32]
   30544:	ldr	r0, [fp, #12]
   30548:	ldr	r1, [sp, #32]
   3054c:	ldr	r1, [r1, #8]
   30550:	cmp	r0, r1
   30554:	ble	3056c <ftello64@plt+0x1eca4>
   30558:	ldr	r0, [sp, #32]
   3055c:	ldr	r0, [r0, #4]
   30560:	ldr	r1, [fp, #12]
   30564:	cmp	r0, r1
   30568:	bge	30570 <ftello64@plt+0x1eca8>
   3056c:	b	30880 <ftello64@plt+0x1efb8>
   30570:	ldr	r0, [fp, #-8]
   30574:	ldr	r0, [r0]
   30578:	ldr	r1, [sp, #32]
   3057c:	ldr	r1, [r1]
   30580:	add	r0, r0, r1, lsl #3
   30584:	ldr	r0, [r0]
   30588:	str	r0, [sp, #36]	; 0x24
   3058c:	ldr	r0, [sp, #32]
   30590:	ldr	r0, [r0, #12]
   30594:	ldr	r1, [fp, #12]
   30598:	cmp	r0, r1
   3059c:	bne	307a8 <ftello64@plt+0x1eee0>
   305a0:	mvn	r0, #0
   305a4:	str	r0, [sp, #28]
   305a8:	str	r0, [sp, #24]
   305ac:	movw	r0, #0
   305b0:	str	r0, [fp, #-28]	; 0xffffffe4
   305b4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   305b8:	ldr	r1, [fp, #-12]
   305bc:	ldr	r1, [r1, #4]
   305c0:	cmp	r0, r1
   305c4:	bge	3067c <ftello64@plt+0x1edb4>
   305c8:	ldr	r0, [fp, #-12]
   305cc:	ldr	r0, [r0, #8]
   305d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   305d4:	ldr	r0, [r0, r1, lsl #2]
   305d8:	str	r0, [sp, #20]
   305dc:	ldr	r0, [fp, #-8]
   305e0:	ldr	r0, [r0]
   305e4:	ldr	r1, [sp, #20]
   305e8:	add	r0, r0, r1, lsl #3
   305ec:	ldr	r0, [r0, #4]
   305f0:	and	r0, r0, #255	; 0xff
   305f4:	str	r0, [sp, #16]
   305f8:	ldr	r0, [sp, #16]
   305fc:	cmp	r0, #8
   30600:	bne	30630 <ftello64@plt+0x1ed68>
   30604:	ldr	r0, [sp, #36]	; 0x24
   30608:	ldr	r1, [fp, #-8]
   3060c:	ldr	r1, [r1]
   30610:	ldr	r2, [sp, #20]
   30614:	add	r1, r1, r2, lsl #3
   30618:	ldr	r1, [r1]
   3061c:	cmp	r0, r1
   30620:	bne	30630 <ftello64@plt+0x1ed68>
   30624:	ldr	r0, [sp, #20]
   30628:	str	r0, [sp, #28]
   3062c:	b	30668 <ftello64@plt+0x1eda0>
   30630:	ldr	r0, [sp, #16]
   30634:	cmp	r0, #9
   30638:	bne	30664 <ftello64@plt+0x1ed9c>
   3063c:	ldr	r0, [sp, #36]	; 0x24
   30640:	ldr	r1, [fp, #-8]
   30644:	ldr	r1, [r1]
   30648:	ldr	r2, [sp, #20]
   3064c:	add	r1, r1, r2, lsl #3
   30650:	ldr	r1, [r1]
   30654:	cmp	r0, r1
   30658:	bne	30664 <ftello64@plt+0x1ed9c>
   3065c:	ldr	r0, [sp, #20]
   30660:	str	r0, [sp, #24]
   30664:	b	30668 <ftello64@plt+0x1eda0>
   30668:	b	3066c <ftello64@plt+0x1eda4>
   3066c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30670:	add	r0, r0, #1
   30674:	str	r0, [fp, #-28]	; 0xffffffe4
   30678:	b	305b4 <ftello64@plt+0x1ecec>
   3067c:	ldr	r0, [sp, #28]
   30680:	cmp	r0, #0
   30684:	blt	306bc <ftello64@plt+0x1edf4>
   30688:	ldr	r0, [fp, #-8]
   3068c:	ldr	r1, [sp, #28]
   30690:	ldr	r2, [fp, #-12]
   30694:	ldr	r3, [fp, #-16]
   30698:	bl	3111c <ftello64@plt+0x1f854>
   3069c:	str	r0, [fp, #-24]	; 0xffffffe8
   306a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   306a4:	cmp	r0, #0
   306a8:	beq	306b8 <ftello64@plt+0x1edf0>
   306ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   306b0:	str	r0, [fp, #-4]
   306b4:	b	30898 <ftello64@plt+0x1efd0>
   306b8:	b	306bc <ftello64@plt+0x1edf4>
   306bc:	ldr	r0, [sp, #24]
   306c0:	cmp	r0, #0
   306c4:	blt	307a4 <ftello64@plt+0x1eedc>
   306c8:	movw	r0, #0
   306cc:	str	r0, [fp, #-28]	; 0xffffffe4
   306d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   306d4:	ldr	r1, [fp, #-12]
   306d8:	ldr	r1, [r1, #4]
   306dc:	cmp	r0, r1
   306e0:	bge	307a0 <ftello64@plt+0x1eed8>
   306e4:	ldr	r0, [fp, #-12]
   306e8:	ldr	r0, [r0, #8]
   306ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   306f0:	add	r0, r0, r1, lsl #2
   306f4:	ldr	r0, [r0]
   306f8:	str	r0, [sp, #12]
   306fc:	ldr	r0, [fp, #-8]
   30700:	ldr	r0, [r0, #28]
   30704:	ldr	r1, [sp, #12]
   30708:	movw	r2, #12
   3070c:	mul	r1, r1, r2
   30710:	add	r0, r0, r1
   30714:	ldr	r1, [sp, #24]
   30718:	bl	27c98 <ftello64@plt+0x163d0>
   3071c:	cmp	r0, #0
   30720:	bne	3078c <ftello64@plt+0x1eec4>
   30724:	ldr	r0, [fp, #-8]
   30728:	ldr	r0, [r0, #24]
   3072c:	ldr	r1, [sp, #12]
   30730:	movw	r2, #12
   30734:	mul	r1, r1, r2
   30738:	add	r0, r0, r1
   3073c:	ldr	r1, [sp, #24]
   30740:	bl	27c98 <ftello64@plt+0x163d0>
   30744:	cmp	r0, #0
   30748:	bne	3078c <ftello64@plt+0x1eec4>
   3074c:	ldr	r0, [fp, #-8]
   30750:	ldr	r1, [sp, #12]
   30754:	ldr	r2, [fp, #-12]
   30758:	ldr	r3, [fp, #-16]
   3075c:	bl	3111c <ftello64@plt+0x1f854>
   30760:	str	r0, [fp, #-24]	; 0xffffffe8
   30764:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30768:	cmp	r0, #0
   3076c:	beq	3077c <ftello64@plt+0x1eeb4>
   30770:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30774:	str	r0, [fp, #-4]
   30778:	b	30898 <ftello64@plt+0x1efd0>
   3077c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30780:	mvn	r1, #0
   30784:	add	r0, r0, r1
   30788:	str	r0, [fp, #-28]	; 0xffffffe4
   3078c:	b	30790 <ftello64@plt+0x1eec8>
   30790:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30794:	add	r0, r0, #1
   30798:	str	r0, [fp, #-28]	; 0xffffffe4
   3079c:	b	306d0 <ftello64@plt+0x1ee08>
   307a0:	b	307a4 <ftello64@plt+0x1eedc>
   307a4:	b	3087c <ftello64@plt+0x1efb4>
   307a8:	movw	r0, #0
   307ac:	str	r0, [fp, #-28]	; 0xffffffe4
   307b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   307b4:	ldr	r1, [fp, #-12]
   307b8:	ldr	r1, [r1, #4]
   307bc:	cmp	r0, r1
   307c0:	bge	30878 <ftello64@plt+0x1efb0>
   307c4:	ldr	r0, [fp, #-12]
   307c8:	ldr	r0, [r0, #8]
   307cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   307d0:	ldr	r0, [r0, r1, lsl #2]
   307d4:	str	r0, [sp, #8]
   307d8:	ldr	r0, [fp, #-8]
   307dc:	ldr	r0, [r0]
   307e0:	ldr	r1, [sp, #8]
   307e4:	add	r0, r0, r1, lsl #3
   307e8:	ldr	r0, [r0, #4]
   307ec:	and	r0, r0, #255	; 0xff
   307f0:	str	r0, [sp, #4]
   307f4:	ldr	r0, [sp, #4]
   307f8:	cmp	r0, #9
   307fc:	beq	3080c <ftello64@plt+0x1ef44>
   30800:	ldr	r0, [sp, #4]
   30804:	cmp	r0, #8
   30808:	bne	30864 <ftello64@plt+0x1ef9c>
   3080c:	ldr	r0, [sp, #36]	; 0x24
   30810:	ldr	r1, [fp, #-8]
   30814:	ldr	r1, [r1]
   30818:	ldr	r2, [sp, #8]
   3081c:	add	r1, r1, r2, lsl #3
   30820:	ldr	r1, [r1]
   30824:	cmp	r0, r1
   30828:	beq	30830 <ftello64@plt+0x1ef68>
   3082c:	b	30868 <ftello64@plt+0x1efa0>
   30830:	ldr	r0, [fp, #-8]
   30834:	ldr	r1, [sp, #8]
   30838:	ldr	r2, [fp, #-12]
   3083c:	ldr	r3, [fp, #-16]
   30840:	bl	3111c <ftello64@plt+0x1f854>
   30844:	str	r0, [fp, #-24]	; 0xffffffe8
   30848:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3084c:	cmp	r0, #0
   30850:	beq	30860 <ftello64@plt+0x1ef98>
   30854:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30858:	str	r0, [fp, #-4]
   3085c:	b	30898 <ftello64@plt+0x1efd0>
   30860:	b	30864 <ftello64@plt+0x1ef9c>
   30864:	b	30868 <ftello64@plt+0x1efa0>
   30868:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3086c:	add	r0, r0, #1
   30870:	str	r0, [fp, #-28]	; 0xffffffe4
   30874:	b	307b0 <ftello64@plt+0x1eee8>
   30878:	b	3087c <ftello64@plt+0x1efb4>
   3087c:	b	30880 <ftello64@plt+0x1efb8>
   30880:	ldr	r0, [fp, #-32]	; 0xffffffe0
   30884:	add	r0, r0, #1
   30888:	str	r0, [fp, #-32]	; 0xffffffe0
   3088c:	b	30508 <ftello64@plt+0x1ec40>
   30890:	movw	r0, #0
   30894:	str	r0, [fp, #-4]
   30898:	ldr	r0, [fp, #-4]
   3089c:	mov	sp, fp
   308a0:	pop	{fp, pc}
   308a4:	push	{fp, lr}
   308a8:	mov	fp, sp
   308ac:	sub	sp, sp, #128	; 0x80
   308b0:	str	r0, [fp, #-8]
   308b4:	str	r1, [fp, #-12]
   308b8:	str	r2, [fp, #-16]
   308bc:	str	r3, [fp, #-20]	; 0xffffffec
   308c0:	ldr	r0, [fp, #-8]
   308c4:	ldr	r0, [r0, #84]	; 0x54
   308c8:	str	r0, [fp, #-24]	; 0xffffffe8
   308cc:	ldr	r0, [fp, #-8]
   308d0:	ldr	r1, [fp, #-16]
   308d4:	bl	2c104 <ftello64@plt+0x1a83c>
   308d8:	str	r0, [sp, #60]	; 0x3c
   308dc:	ldr	r0, [sp, #60]	; 0x3c
   308e0:	cmn	r0, #1
   308e4:	bne	308f4 <ftello64@plt+0x1f02c>
   308e8:	movw	r0, #0
   308ec:	str	r0, [fp, #-4]
   308f0:	b	30cc8 <ftello64@plt+0x1f400>
   308f4:	movw	r0, #0
   308f8:	str	r0, [sp, #64]	; 0x40
   308fc:	str	r0, [fp, #-32]	; 0xffffffe0
   30900:	ldr	r0, [fp, #-32]	; 0xffffffe0
   30904:	ldr	r1, [fp, #-20]	; 0xffffffec
   30908:	ldr	r1, [r1, #4]
   3090c:	cmp	r0, r1
   30910:	bge	30ca0 <ftello64@plt+0x1f3d8>
   30914:	ldr	r0, [fp, #-20]	; 0xffffffec
   30918:	ldr	r0, [r0, #8]
   3091c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   30920:	ldr	r0, [r0, r1, lsl #2]
   30924:	str	r0, [fp, #-36]	; 0xffffffdc
   30928:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3092c:	ldr	r0, [r0]
   30930:	ldr	r1, [fp, #-36]	; 0xffffffdc
   30934:	add	r0, r0, r1, lsl #3
   30938:	ldr	r0, [r0, #4]
   3093c:	and	r0, r0, #255	; 0xff
   30940:	str	r0, [sp, #52]	; 0x34
   30944:	ldr	r0, [fp, #-36]	; 0xffffffdc
   30948:	ldr	r1, [fp, #-12]
   3094c:	ldr	r1, [r1, #8]
   30950:	cmp	r0, r1
   30954:	bne	30970 <ftello64@plt+0x1f0a8>
   30958:	ldr	r0, [fp, #-16]
   3095c:	ldr	r1, [fp, #-12]
   30960:	ldr	r1, [r1, #12]
   30964:	cmp	r0, r1
   30968:	bne	30970 <ftello64@plt+0x1f0a8>
   3096c:	b	30c90 <ftello64@plt+0x1f3c8>
   30970:	ldr	r0, [sp, #52]	; 0x34
   30974:	cmp	r0, #4
   30978:	beq	30980 <ftello64@plt+0x1f0b8>
   3097c:	b	30c90 <ftello64@plt+0x1f3c8>
   30980:	ldr	r0, [fp, #-8]
   30984:	ldr	r0, [r0, #116]	; 0x74
   30988:	ldr	r1, [sp, #60]	; 0x3c
   3098c:	movw	r2, #24
   30990:	mul	r1, r1, r2
   30994:	add	r0, r0, r1
   30998:	str	r0, [sp, #48]	; 0x30
   3099c:	ldr	r0, [sp, #60]	; 0x3c
   309a0:	str	r0, [sp, #56]	; 0x38
   309a4:	ldr	r0, [sp, #48]	; 0x30
   309a8:	ldr	r0, [r0]
   309ac:	ldr	r1, [fp, #-36]	; 0xffffffdc
   309b0:	cmp	r0, r1
   309b4:	beq	309bc <ftello64@plt+0x1f0f4>
   309b8:	b	30c68 <ftello64@plt+0x1f3a0>
   309bc:	ldr	r0, [sp, #48]	; 0x30
   309c0:	ldr	r0, [r0, #12]
   309c4:	ldr	r1, [sp, #48]	; 0x30
   309c8:	ldr	r1, [r1, #8]
   309cc:	sub	r0, r0, r1
   309d0:	str	r0, [sp, #44]	; 0x2c
   309d4:	ldr	r0, [fp, #-16]
   309d8:	ldr	r1, [sp, #44]	; 0x2c
   309dc:	add	r0, r0, r1
   309e0:	str	r0, [sp, #40]	; 0x28
   309e4:	ldr	r0, [sp, #44]	; 0x2c
   309e8:	cmp	r0, #0
   309ec:	beq	30a0c <ftello64@plt+0x1f144>
   309f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   309f4:	ldr	r0, [r0, #12]
   309f8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   309fc:	add	r0, r0, r1, lsl #2
   30a00:	ldr	r0, [r0]
   30a04:	str	r0, [sp, #24]
   30a08:	b	30a30 <ftello64@plt+0x1f168>
   30a0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30a10:	ldr	r0, [r0, #20]
   30a14:	ldr	r1, [fp, #-36]	; 0xffffffdc
   30a18:	movw	r2, #12
   30a1c:	mul	r1, r1, r2
   30a20:	add	r0, r0, r1
   30a24:	ldr	r0, [r0, #8]
   30a28:	ldr	r0, [r0]
   30a2c:	str	r0, [sp, #24]
   30a30:	ldr	r0, [sp, #24]
   30a34:	str	r0, [sp, #36]	; 0x24
   30a38:	ldr	r0, [sp, #40]	; 0x28
   30a3c:	ldr	r1, [fp, #-12]
   30a40:	ldr	r1, [r1, #12]
   30a44:	cmp	r0, r1
   30a48:	bgt	30ae4 <ftello64@plt+0x1f21c>
   30a4c:	ldr	r0, [fp, #-12]
   30a50:	ldr	r0, [r0]
   30a54:	ldr	r1, [sp, #40]	; 0x28
   30a58:	add	r0, r0, r1, lsl #2
   30a5c:	ldr	r0, [r0]
   30a60:	movw	r1, #0
   30a64:	cmp	r0, r1
   30a68:	beq	30ae4 <ftello64@plt+0x1f21c>
   30a6c:	ldr	r0, [fp, #-12]
   30a70:	ldr	r0, [r0]
   30a74:	ldr	r1, [sp, #40]	; 0x28
   30a78:	add	r0, r0, r1, lsl #2
   30a7c:	ldr	r0, [r0]
   30a80:	movw	r1, #0
   30a84:	cmp	r0, r1
   30a88:	beq	30ae4 <ftello64@plt+0x1f21c>
   30a8c:	ldr	r0, [fp, #-12]
   30a90:	ldr	r0, [r0]
   30a94:	ldr	r1, [sp, #40]	; 0x28
   30a98:	add	r0, r0, r1, lsl #2
   30a9c:	ldr	r0, [r0]
   30aa0:	add	r0, r0, #4
   30aa4:	ldr	r1, [sp, #36]	; 0x24
   30aa8:	bl	27c98 <ftello64@plt+0x163d0>
   30aac:	cmp	r0, #0
   30ab0:	beq	30ae4 <ftello64@plt+0x1f21c>
   30ab4:	ldr	r0, [fp, #-8]
   30ab8:	ldr	r1, [fp, #-12]
   30abc:	add	r1, r1, #16
   30ac0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   30ac4:	ldr	r3, [fp, #-16]
   30ac8:	ldr	ip, [sp, #36]	; 0x24
   30acc:	ldr	lr, [sp, #40]	; 0x28
   30ad0:	str	ip, [sp]
   30ad4:	str	lr, [sp, #4]
   30ad8:	bl	313a8 <ftello64@plt+0x1fae0>
   30adc:	tst	r0, #1
   30ae0:	beq	30ae8 <ftello64@plt+0x1f220>
   30ae4:	b	30c68 <ftello64@plt+0x1f3a0>
   30ae8:	ldr	r0, [sp, #64]	; 0x40
   30aec:	movw	r1, #0
   30af0:	cmp	r0, r1
   30af4:	bne	30b4c <ftello64@plt+0x1f284>
   30af8:	ldr	r0, [fp, #-12]
   30afc:	add	r1, sp, #64	; 0x40
   30b00:	mov	r2, r1
   30b04:	str	r0, [sp, #20]
   30b08:	mov	r0, r2
   30b0c:	ldr	r2, [sp, #20]
   30b10:	str	r1, [sp, #16]
   30b14:	mov	r1, r2
   30b18:	movw	r2, #28
   30b1c:	bl	115b0 <memcpy@plt>
   30b20:	ldr	r0, [sp, #16]
   30b24:	add	r0, r0, #16
   30b28:	ldr	r1, [fp, #-12]
   30b2c:	add	r1, r1, #16
   30b30:	bl	27bc4 <ftello64@plt+0x162fc>
   30b34:	str	r0, [fp, #-28]	; 0xffffffe4
   30b38:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30b3c:	cmp	r0, #0
   30b40:	beq	30b48 <ftello64@plt+0x1f280>
   30b44:	b	30ca8 <ftello64@plt+0x1f3e0>
   30b48:	b	30b4c <ftello64@plt+0x1f284>
   30b4c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   30b50:	str	r0, [sp, #72]	; 0x48
   30b54:	ldr	r0, [fp, #-16]
   30b58:	str	r0, [sp, #76]	; 0x4c
   30b5c:	add	r0, sp, #64	; 0x40
   30b60:	add	r0, r0, #16
   30b64:	ldr	r1, [sp, #56]	; 0x38
   30b68:	bl	277dc <ftello64@plt+0x15f14>
   30b6c:	and	r0, r0, #1
   30b70:	strb	r0, [sp, #35]	; 0x23
   30b74:	ldrb	r0, [sp, #35]	; 0x23
   30b78:	mvn	r1, #0
   30b7c:	eor	r0, r0, r1
   30b80:	tst	r0, #1
   30b84:	beq	30b94 <ftello64@plt+0x1f2cc>
   30b88:	movw	r0, #12
   30b8c:	str	r0, [fp, #-28]	; 0xffffffe4
   30b90:	b	30ca8 <ftello64@plt+0x1f3e0>
   30b94:	ldr	r0, [sp, #64]	; 0x40
   30b98:	ldr	r1, [fp, #-16]
   30b9c:	add	r0, r0, r1, lsl #2
   30ba0:	ldr	r0, [r0]
   30ba4:	str	r0, [sp, #28]
   30ba8:	ldr	r0, [fp, #-8]
   30bac:	add	r1, sp, #64	; 0x40
   30bb0:	bl	2fc10 <ftello64@plt+0x1e348>
   30bb4:	str	r0, [fp, #-28]	; 0xffffffe4
   30bb8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30bbc:	cmp	r0, #0
   30bc0:	beq	30bc8 <ftello64@plt+0x1f300>
   30bc4:	b	30ca8 <ftello64@plt+0x1f3e0>
   30bc8:	ldr	r0, [fp, #-12]
   30bcc:	ldr	r0, [r0, #4]
   30bd0:	movw	r1, #0
   30bd4:	cmp	r0, r1
   30bd8:	beq	30c10 <ftello64@plt+0x1f348>
   30bdc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30be0:	ldr	r1, [fp, #-12]
   30be4:	ldr	r1, [r1, #4]
   30be8:	ldr	r2, [sp, #64]	; 0x40
   30bec:	ldr	r3, [fp, #-16]
   30bf0:	add	r3, r3, #1
   30bf4:	bl	2fe08 <ftello64@plt+0x1e540>
   30bf8:	str	r0, [fp, #-28]	; 0xffffffe4
   30bfc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30c00:	cmp	r0, #0
   30c04:	beq	30c0c <ftello64@plt+0x1f344>
   30c08:	b	30ca8 <ftello64@plt+0x1f3e0>
   30c0c:	b	30c10 <ftello64@plt+0x1f348>
   30c10:	ldr	r0, [sp, #28]
   30c14:	ldr	r1, [sp, #64]	; 0x40
   30c18:	ldr	r2, [fp, #-16]
   30c1c:	add	r1, r1, r2, lsl #2
   30c20:	str	r0, [r1]
   30c24:	add	r0, sp, #64	; 0x40
   30c28:	add	r1, r0, #16
   30c2c:	add	r0, r0, #16
   30c30:	ldr	r2, [sp, #56]	; 0x38
   30c34:	str	r1, [sp, #12]
   30c38:	mov	r1, r2
   30c3c:	bl	27c98 <ftello64@plt+0x163d0>
   30c40:	sub	r1, r0, #1
   30c44:	ldr	r0, [sp, #12]
   30c48:	bl	28384 <ftello64@plt+0x16abc>
   30c4c:	ldr	r0, [fp, #-8]
   30c50:	ldr	r0, [r0, #116]	; 0x74
   30c54:	ldr	r1, [sp, #56]	; 0x38
   30c58:	movw	r2, #24
   30c5c:	mul	r1, r1, r2
   30c60:	add	r0, r0, r1
   30c64:	str	r0, [sp, #48]	; 0x30
   30c68:	ldr	r0, [sp, #56]	; 0x38
   30c6c:	add	r0, r0, #1
   30c70:	str	r0, [sp, #56]	; 0x38
   30c74:	ldr	r0, [sp, #48]	; 0x30
   30c78:	add	r1, r0, #24
   30c7c:	str	r1, [sp, #48]	; 0x30
   30c80:	ldrsb	r0, [r0, #20]
   30c84:	cmp	r0, #0
   30c88:	bne	309a4 <ftello64@plt+0x1f0dc>
   30c8c:	b	30c90 <ftello64@plt+0x1f3c8>
   30c90:	ldr	r0, [fp, #-32]	; 0xffffffe0
   30c94:	add	r0, r0, #1
   30c98:	str	r0, [fp, #-32]	; 0xffffffe0
   30c9c:	b	30900 <ftello64@plt+0x1f038>
   30ca0:	movw	r0, #0
   30ca4:	str	r0, [fp, #-28]	; 0xffffffe4
   30ca8:	ldr	r0, [sp, #64]	; 0x40
   30cac:	movw	r1, #0
   30cb0:	cmp	r0, r1
   30cb4:	beq	30cc0 <ftello64@plt+0x1f3f8>
   30cb8:	ldr	r0, [sp, #88]	; 0x58
   30cbc:	bl	17078 <ftello64@plt+0x57b0>
   30cc0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   30cc4:	str	r0, [fp, #-4]
   30cc8:	ldr	r0, [fp, #-4]
   30ccc:	mov	sp, fp
   30cd0:	pop	{fp, pc}
   30cd4:	push	{fp, lr}
   30cd8:	mov	fp, sp
   30cdc:	sub	sp, sp, #56	; 0x38
   30ce0:	str	r0, [fp, #-8]
   30ce4:	str	r1, [fp, #-12]
   30ce8:	str	r2, [fp, #-16]
   30cec:	ldr	r0, [fp, #-12]
   30cf0:	ldr	r0, [r0, #4]
   30cf4:	cmp	r0, #0
   30cf8:	beq	30d0c <ftello64@plt+0x1f444>
   30cfc:	ldr	r0, [fp, #-16]
   30d00:	ldr	r0, [r0, #4]
   30d04:	cmp	r0, #0
   30d08:	bne	30d18 <ftello64@plt+0x1f450>
   30d0c:	movw	r0, #0
   30d10:	str	r0, [fp, #-4]
   30d14:	b	31110 <ftello64@plt+0x1f848>
   30d18:	ldr	r0, [fp, #-12]
   30d1c:	ldr	r0, [r0, #4]
   30d20:	ldr	r1, [fp, #-16]
   30d24:	ldr	r1, [r1, #4]
   30d28:	add	r0, r0, r1
   30d2c:	ldr	r1, [fp, #-8]
   30d30:	ldr	r1, [r1, #4]
   30d34:	add	r0, r0, r1
   30d38:	ldr	r1, [fp, #-8]
   30d3c:	ldr	r1, [r1]
   30d40:	cmp	r0, r1
   30d44:	ble	30db8 <ftello64@plt+0x1f4f0>
   30d48:	ldr	r0, [fp, #-12]
   30d4c:	ldr	r0, [r0, #4]
   30d50:	ldr	r1, [fp, #-16]
   30d54:	ldr	r1, [r1, #4]
   30d58:	add	r0, r0, r1
   30d5c:	ldr	r1, [fp, #-8]
   30d60:	ldr	r1, [r1]
   30d64:	add	r0, r0, r1
   30d68:	str	r0, [sp, #12]
   30d6c:	ldr	r0, [fp, #-8]
   30d70:	ldr	r0, [r0, #8]
   30d74:	ldr	r1, [sp, #12]
   30d78:	lsl	r1, r1, #2
   30d7c:	bl	3845c <ftello64@plt+0x26b94>
   30d80:	str	r0, [sp, #8]
   30d84:	ldr	r0, [sp, #8]
   30d88:	movw	r1, #0
   30d8c:	cmp	r0, r1
   30d90:	bne	30da0 <ftello64@plt+0x1f4d8>
   30d94:	movw	r0, #12
   30d98:	str	r0, [fp, #-4]
   30d9c:	b	31110 <ftello64@plt+0x1f848>
   30da0:	ldr	r0, [sp, #8]
   30da4:	ldr	r1, [fp, #-8]
   30da8:	str	r0, [r1, #8]
   30dac:	ldr	r0, [sp, #12]
   30db0:	ldr	r1, [fp, #-8]
   30db4:	str	r0, [r1]
   30db8:	ldr	r0, [fp, #-8]
   30dbc:	ldr	r0, [r0, #4]
   30dc0:	ldr	r1, [fp, #-12]
   30dc4:	ldr	r1, [r1, #4]
   30dc8:	add	r0, r0, r1
   30dcc:	ldr	r1, [fp, #-16]
   30dd0:	ldr	r1, [r1, #4]
   30dd4:	add	r0, r0, r1
   30dd8:	str	r0, [sp, #16]
   30ddc:	ldr	r0, [fp, #-12]
   30de0:	ldr	r0, [r0, #4]
   30de4:	sub	r0, r0, #1
   30de8:	str	r0, [fp, #-20]	; 0xffffffec
   30dec:	ldr	r0, [fp, #-16]
   30df0:	ldr	r0, [r0, #4]
   30df4:	sub	r0, r0, #1
   30df8:	str	r0, [fp, #-24]	; 0xffffffe8
   30dfc:	ldr	r0, [fp, #-8]
   30e00:	ldr	r0, [r0, #4]
   30e04:	sub	r0, r0, #1
   30e08:	str	r0, [sp, #24]
   30e0c:	ldr	r0, [fp, #-12]
   30e10:	ldr	r0, [r0, #8]
   30e14:	ldr	r1, [fp, #-20]	; 0xffffffec
   30e18:	ldr	r0, [r0, r1, lsl #2]
   30e1c:	ldr	r1, [fp, #-16]
   30e20:	ldr	r1, [r1, #8]
   30e24:	ldr	r2, [fp, #-24]	; 0xffffffe8
   30e28:	add	r1, r1, r2, lsl #2
   30e2c:	ldr	r1, [r1]
   30e30:	cmp	r0, r1
   30e34:	bne	30f40 <ftello64@plt+0x1f678>
   30e38:	b	30e3c <ftello64@plt+0x1f574>
   30e3c:	ldr	r0, [sp, #24]
   30e40:	cmp	r0, #0
   30e44:	movw	r0, #0
   30e48:	str	r0, [sp, #4]
   30e4c:	blt	30e84 <ftello64@plt+0x1f5bc>
   30e50:	ldr	r0, [fp, #-8]
   30e54:	ldr	r0, [r0, #8]
   30e58:	ldr	r1, [sp, #24]
   30e5c:	ldr	r0, [r0, r1, lsl #2]
   30e60:	ldr	r1, [fp, #-12]
   30e64:	ldr	r1, [r1, #8]
   30e68:	ldr	r2, [fp, #-20]	; 0xffffffec
   30e6c:	add	r1, r1, r2, lsl #2
   30e70:	ldr	r1, [r1]
   30e74:	cmp	r0, r1
   30e78:	movw	r0, #0
   30e7c:	movgt	r0, #1
   30e80:	str	r0, [sp, #4]
   30e84:	ldr	r0, [sp, #4]
   30e88:	tst	r0, #1
   30e8c:	beq	30ea4 <ftello64@plt+0x1f5dc>
   30e90:	ldr	r0, [sp, #24]
   30e94:	mvn	r1, #0
   30e98:	add	r0, r0, r1
   30e9c:	str	r0, [sp, #24]
   30ea0:	b	30e3c <ftello64@plt+0x1f574>
   30ea4:	ldr	r0, [sp, #24]
   30ea8:	cmp	r0, #0
   30eac:	blt	30edc <ftello64@plt+0x1f614>
   30eb0:	ldr	r0, [fp, #-8]
   30eb4:	ldr	r0, [r0, #8]
   30eb8:	ldr	r1, [sp, #24]
   30ebc:	ldr	r0, [r0, r1, lsl #2]
   30ec0:	ldr	r1, [fp, #-12]
   30ec4:	ldr	r1, [r1, #8]
   30ec8:	ldr	r2, [fp, #-20]	; 0xffffffec
   30ecc:	add	r1, r1, r2, lsl #2
   30ed0:	ldr	r1, [r1]
   30ed4:	cmp	r0, r1
   30ed8:	beq	30f08 <ftello64@plt+0x1f640>
   30edc:	ldr	r0, [fp, #-12]
   30ee0:	ldr	r0, [r0, #8]
   30ee4:	ldr	r1, [fp, #-20]	; 0xffffffec
   30ee8:	ldr	r0, [r0, r1, lsl #2]
   30eec:	ldr	r1, [fp, #-8]
   30ef0:	ldr	r1, [r1, #8]
   30ef4:	ldr	r2, [sp, #16]
   30ef8:	sub	r2, r2, #1
   30efc:	str	r2, [sp, #16]
   30f00:	add	r1, r1, r2, lsl #2
   30f04:	str	r0, [r1]
   30f08:	ldr	r0, [fp, #-20]	; 0xffffffec
   30f0c:	mvn	r1, #0
   30f10:	add	r0, r0, r1
   30f14:	str	r0, [fp, #-20]	; 0xffffffec
   30f18:	cmp	r0, #0
   30f1c:	blt	30f38 <ftello64@plt+0x1f670>
   30f20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30f24:	mvn	r1, #0
   30f28:	add	r0, r0, r1
   30f2c:	str	r0, [fp, #-24]	; 0xffffffe8
   30f30:	cmp	r0, #0
   30f34:	bge	30f3c <ftello64@plt+0x1f674>
   30f38:	b	30fb4 <ftello64@plt+0x1f6ec>
   30f3c:	b	30fb0 <ftello64@plt+0x1f6e8>
   30f40:	ldr	r0, [fp, #-12]
   30f44:	ldr	r0, [r0, #8]
   30f48:	ldr	r1, [fp, #-20]	; 0xffffffec
   30f4c:	ldr	r0, [r0, r1, lsl #2]
   30f50:	ldr	r1, [fp, #-16]
   30f54:	ldr	r1, [r1, #8]
   30f58:	ldr	r2, [fp, #-24]	; 0xffffffe8
   30f5c:	add	r1, r1, r2, lsl #2
   30f60:	ldr	r1, [r1]
   30f64:	cmp	r0, r1
   30f68:	bge	30f8c <ftello64@plt+0x1f6c4>
   30f6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30f70:	mvn	r1, #0
   30f74:	add	r0, r0, r1
   30f78:	str	r0, [fp, #-24]	; 0xffffffe8
   30f7c:	cmp	r0, #0
   30f80:	bge	30f88 <ftello64@plt+0x1f6c0>
   30f84:	b	30fb4 <ftello64@plt+0x1f6ec>
   30f88:	b	30fac <ftello64@plt+0x1f6e4>
   30f8c:	ldr	r0, [fp, #-20]	; 0xffffffec
   30f90:	mvn	r1, #0
   30f94:	add	r0, r0, r1
   30f98:	str	r0, [fp, #-20]	; 0xffffffec
   30f9c:	cmp	r0, #0
   30fa0:	bge	30fa8 <ftello64@plt+0x1f6e0>
   30fa4:	b	30fb4 <ftello64@plt+0x1f6ec>
   30fa8:	b	30fac <ftello64@plt+0x1f6e4>
   30fac:	b	30fb0 <ftello64@plt+0x1f6e8>
   30fb0:	b	30e0c <ftello64@plt+0x1f544>
   30fb4:	ldr	r0, [fp, #-8]
   30fb8:	ldr	r0, [r0, #4]
   30fbc:	sub	r0, r0, #1
   30fc0:	str	r0, [sp, #24]
   30fc4:	ldr	r0, [fp, #-8]
   30fc8:	ldr	r0, [r0, #4]
   30fcc:	ldr	r1, [fp, #-12]
   30fd0:	ldr	r1, [r1, #4]
   30fd4:	add	r0, r0, r1
   30fd8:	ldr	r1, [fp, #-16]
   30fdc:	ldr	r1, [r1, #4]
   30fe0:	add	r0, r0, r1
   30fe4:	sub	r0, r0, #1
   30fe8:	str	r0, [sp, #28]
   30fec:	ldr	r0, [sp, #28]
   30ff0:	ldr	r1, [sp, #16]
   30ff4:	sub	r0, r0, r1
   30ff8:	add	r0, r0, #1
   30ffc:	str	r0, [sp, #20]
   31000:	ldr	r0, [sp, #20]
   31004:	ldr	r1, [fp, #-8]
   31008:	ldr	r2, [r1, #4]
   3100c:	add	r0, r2, r0
   31010:	str	r0, [r1, #4]
   31014:	ldr	r0, [sp, #20]
   31018:	cmp	r0, #0
   3101c:	ble	310ec <ftello64@plt+0x1f824>
   31020:	ldr	r0, [sp, #24]
   31024:	cmp	r0, #0
   31028:	blt	310ec <ftello64@plt+0x1f824>
   3102c:	b	31030 <ftello64@plt+0x1f768>
   31030:	ldr	r0, [fp, #-8]
   31034:	ldr	r0, [r0, #8]
   31038:	ldr	r1, [sp, #28]
   3103c:	ldr	r1, [r0, r1, lsl #2]
   31040:	ldr	r2, [sp, #24]
   31044:	add	r0, r0, r2, lsl #2
   31048:	ldr	r0, [r0]
   3104c:	cmp	r1, r0
   31050:	ble	310a4 <ftello64@plt+0x1f7dc>
   31054:	ldr	r0, [fp, #-8]
   31058:	ldr	r0, [r0, #8]
   3105c:	ldr	r1, [sp, #28]
   31060:	sub	r2, r1, #1
   31064:	str	r2, [sp, #28]
   31068:	ldr	r0, [r0, r1, lsl #2]
   3106c:	ldr	r1, [fp, #-8]
   31070:	ldr	r1, [r1, #8]
   31074:	ldr	r2, [sp, #24]
   31078:	ldr	r3, [sp, #20]
   3107c:	sub	ip, r3, #1
   31080:	str	ip, [sp, #20]
   31084:	add	r2, r2, r3
   31088:	add	r1, r1, r2, lsl #2
   3108c:	str	r0, [r1]
   31090:	ldr	r0, [sp, #20]
   31094:	cmp	r0, #0
   31098:	bne	310a0 <ftello64@plt+0x1f7d8>
   3109c:	b	310e8 <ftello64@plt+0x1f820>
   310a0:	b	310e4 <ftello64@plt+0x1f81c>
   310a4:	ldr	r0, [fp, #-8]
   310a8:	ldr	r0, [r0, #8]
   310ac:	ldr	r1, [sp, #24]
   310b0:	ldr	r2, [r0, r1, lsl #2]
   310b4:	ldr	r3, [sp, #20]
   310b8:	add	r1, r1, r3
   310bc:	add	r0, r0, r1, lsl #2
   310c0:	str	r2, [r0]
   310c4:	ldr	r0, [sp, #24]
   310c8:	mvn	r1, #0
   310cc:	add	r0, r0, r1
   310d0:	str	r0, [sp, #24]
   310d4:	cmp	r0, #0
   310d8:	bge	310e0 <ftello64@plt+0x1f818>
   310dc:	b	310e8 <ftello64@plt+0x1f820>
   310e0:	b	310e4 <ftello64@plt+0x1f81c>
   310e4:	b	31030 <ftello64@plt+0x1f768>
   310e8:	b	310ec <ftello64@plt+0x1f824>
   310ec:	ldr	r0, [fp, #-8]
   310f0:	ldr	r0, [r0, #8]
   310f4:	ldr	r1, [sp, #16]
   310f8:	add	r1, r0, r1, lsl #2
   310fc:	ldr	r2, [sp, #20]
   31100:	lsl	r2, r2, #2
   31104:	bl	115b0 <memcpy@plt>
   31108:	movw	r0, #0
   3110c:	str	r0, [fp, #-4]
   31110:	ldr	r0, [fp, #-4]
   31114:	mov	sp, fp
   31118:	pop	{fp, pc}
   3111c:	push	{fp, lr}
   31120:	mov	fp, sp
   31124:	sub	sp, sp, #72	; 0x48
   31128:	str	r0, [fp, #-8]
   3112c:	str	r1, [fp, #-12]
   31130:	str	r2, [fp, #-16]
   31134:	str	r3, [fp, #-20]	; 0xffffffec
   31138:	ldr	r0, [fp, #-8]
   3113c:	ldr	r0, [r0, #28]
   31140:	ldr	r1, [fp, #-12]
   31144:	movw	r2, #12
   31148:	mul	r1, r1, r2
   3114c:	add	r0, r0, r1
   31150:	str	r0, [fp, #-32]	; 0xffffffe0
   31154:	add	r0, sp, #28
   31158:	movw	r1, #0
   3115c:	and	r1, r1, #255	; 0xff
   31160:	bl	11790 <memset@plt>
   31164:	movw	r0, #0
   31168:	str	r0, [fp, #-24]	; 0xffffffe8
   3116c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   31170:	ldr	r1, [fp, #-32]	; 0xffffffe0
   31174:	ldr	r1, [r1, #4]
   31178:	cmp	r0, r1
   3117c:	bge	31310 <ftello64@plt+0x1fa48>
   31180:	ldr	r0, [fp, #-32]	; 0xffffffe0
   31184:	ldr	r0, [r0, #8]
   31188:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3118c:	add	r0, r0, r1, lsl #2
   31190:	ldr	r0, [r0]
   31194:	str	r0, [sp, #24]
   31198:	ldr	r0, [sp, #24]
   3119c:	ldr	r1, [fp, #-12]
   311a0:	cmp	r0, r1
   311a4:	bne	311ac <ftello64@plt+0x1f8e4>
   311a8:	b	31300 <ftello64@plt+0x1fa38>
   311ac:	ldr	r0, [fp, #-8]
   311b0:	ldr	r0, [r0]
   311b4:	ldr	r1, [sp, #24]
   311b8:	add	r0, r0, r1, lsl #3
   311bc:	ldr	r0, [r0, #4]
   311c0:	and	r0, r0, #255	; 0xff
   311c4:	and	r0, r0, #8
   311c8:	cmp	r0, #0
   311cc:	beq	312fc <ftello64@plt+0x1fa34>
   311d0:	ldr	r0, [fp, #-8]
   311d4:	ldr	r0, [r0, #20]
   311d8:	ldr	r1, [sp, #24]
   311dc:	movw	r2, #12
   311e0:	mul	r1, r1, r2
   311e4:	add	r0, r0, r1
   311e8:	ldr	r0, [r0, #8]
   311ec:	ldr	r0, [r0]
   311f0:	str	r0, [sp, #20]
   311f4:	ldr	r0, [fp, #-8]
   311f8:	ldr	r0, [r0, #20]
   311fc:	ldr	r1, [sp, #24]
   31200:	mul	r1, r1, r2
   31204:	add	r0, r0, r1
   31208:	ldr	r0, [r0, #4]
   3120c:	cmp	r0, #1
   31210:	ble	3123c <ftello64@plt+0x1f974>
   31214:	ldr	r0, [fp, #-8]
   31218:	ldr	r0, [r0, #20]
   3121c:	ldr	r1, [sp, #24]
   31220:	movw	r2, #12
   31224:	mul	r1, r1, r2
   31228:	add	r0, r0, r1
   3122c:	ldr	r0, [r0, #8]
   31230:	ldr	r0, [r0, #4]
   31234:	str	r0, [sp, #4]
   31238:	b	31248 <ftello64@plt+0x1f980>
   3123c:	mvn	r0, #0
   31240:	str	r0, [sp, #4]
   31244:	b	31248 <ftello64@plt+0x1f980>
   31248:	ldr	r0, [sp, #4]
   3124c:	str	r0, [sp, #16]
   31250:	ldr	r0, [fp, #-32]	; 0xffffffe0
   31254:	ldr	r1, [sp, #20]
   31258:	bl	27c98 <ftello64@plt+0x163d0>
   3125c:	cmp	r0, #0
   31260:	bne	31278 <ftello64@plt+0x1f9b0>
   31264:	ldr	r0, [fp, #-16]
   31268:	ldr	r1, [sp, #20]
   3126c:	bl	27c98 <ftello64@plt+0x163d0>
   31270:	cmp	r0, #0
   31274:	bne	312ac <ftello64@plt+0x1f9e4>
   31278:	ldr	r0, [sp, #16]
   3127c:	cmp	r0, #0
   31280:	ble	312f8 <ftello64@plt+0x1fa30>
   31284:	ldr	r0, [fp, #-32]	; 0xffffffe0
   31288:	ldr	r1, [sp, #16]
   3128c:	bl	27c98 <ftello64@plt+0x163d0>
   31290:	cmp	r0, #0
   31294:	bne	312f8 <ftello64@plt+0x1fa30>
   31298:	ldr	r0, [fp, #-16]
   3129c:	ldr	r1, [sp, #16]
   312a0:	bl	27c98 <ftello64@plt+0x163d0>
   312a4:	cmp	r0, #0
   312a8:	beq	312f8 <ftello64@plt+0x1fa30>
   312ac:	ldr	r1, [fp, #-20]	; 0xffffffec
   312b0:	ldr	r0, [fp, #-8]
   312b4:	ldr	r0, [r0, #28]
   312b8:	ldr	r2, [sp, #24]
   312bc:	movw	r3, #12
   312c0:	mul	r2, r2, r3
   312c4:	add	r2, r0, r2
   312c8:	add	r0, sp, #28
   312cc:	bl	30cd4 <ftello64@plt+0x1f40c>
   312d0:	str	r0, [fp, #-28]	; 0xffffffe4
   312d4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   312d8:	cmp	r0, #0
   312dc:	beq	312f4 <ftello64@plt+0x1fa2c>
   312e0:	ldr	r0, [sp, #36]	; 0x24
   312e4:	bl	17078 <ftello64@plt+0x57b0>
   312e8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   312ec:	str	r0, [fp, #-4]
   312f0:	b	3139c <ftello64@plt+0x1fad4>
   312f4:	b	312f8 <ftello64@plt+0x1fa30>
   312f8:	b	312fc <ftello64@plt+0x1fa34>
   312fc:	b	31300 <ftello64@plt+0x1fa38>
   31300:	ldr	r0, [fp, #-24]	; 0xffffffe8
   31304:	add	r0, r0, #1
   31308:	str	r0, [fp, #-24]	; 0xffffffe8
   3130c:	b	3116c <ftello64@plt+0x1f8a4>
   31310:	movw	r0, #0
   31314:	str	r0, [fp, #-24]	; 0xffffffe8
   31318:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3131c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   31320:	ldr	r1, [r1, #4]
   31324:	cmp	r0, r1
   31328:	bge	3138c <ftello64@plt+0x1fac4>
   3132c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   31330:	ldr	r0, [r0, #8]
   31334:	ldr	r1, [fp, #-24]	; 0xffffffe8
   31338:	add	r0, r0, r1, lsl #2
   3133c:	ldr	r0, [r0]
   31340:	str	r0, [sp, #12]
   31344:	ldr	r1, [sp, #12]
   31348:	add	r0, sp, #28
   3134c:	bl	27c98 <ftello64@plt+0x163d0>
   31350:	cmp	r0, #0
   31354:	bne	31378 <ftello64@plt+0x1fab0>
   31358:	ldr	r0, [fp, #-16]
   3135c:	ldr	r1, [sp, #12]
   31360:	bl	27c98 <ftello64@plt+0x163d0>
   31364:	sub	r0, r0, #1
   31368:	str	r0, [sp, #8]
   3136c:	ldr	r0, [fp, #-16]
   31370:	ldr	r1, [sp, #8]
   31374:	bl	28384 <ftello64@plt+0x16abc>
   31378:	b	3137c <ftello64@plt+0x1fab4>
   3137c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   31380:	add	r0, r0, #1
   31384:	str	r0, [fp, #-24]	; 0xffffffe8
   31388:	b	31318 <ftello64@plt+0x1fa50>
   3138c:	ldr	r0, [sp, #36]	; 0x24
   31390:	bl	17078 <ftello64@plt+0x57b0>
   31394:	movw	r0, #0
   31398:	str	r0, [fp, #-4]
   3139c:	ldr	r0, [fp, #-4]
   313a0:	mov	sp, fp
   313a4:	pop	{fp, pc}
   313a8:	push	{r4, sl, fp, lr}
   313ac:	add	fp, sp, #8
   313b0:	sub	sp, sp, #72	; 0x48
   313b4:	ldr	ip, [fp, #12]
   313b8:	ldr	lr, [fp, #8]
   313bc:	str	r0, [fp, #-16]
   313c0:	str	r1, [fp, #-20]	; 0xffffffec
   313c4:	str	r2, [fp, #-24]	; 0xffffffe8
   313c8:	str	r3, [fp, #-28]	; 0xffffffe4
   313cc:	ldr	r0, [fp, #-16]
   313d0:	ldr	r0, [r0, #84]	; 0x54
   313d4:	str	r0, [fp, #-32]	; 0xffffffe0
   313d8:	ldr	r0, [fp, #-16]
   313dc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   313e0:	str	ip, [sp, #16]
   313e4:	str	lr, [sp, #12]
   313e8:	bl	2c104 <ftello64@plt+0x1a83c>
   313ec:	str	r0, [sp, #32]
   313f0:	ldr	r0, [fp, #-16]
   313f4:	ldr	r1, [fp, #12]
   313f8:	bl	2c104 <ftello64@plt+0x1a83c>
   313fc:	str	r0, [sp, #28]
   31400:	movw	r0, #0
   31404:	str	r0, [fp, #-36]	; 0xffffffdc
   31408:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3140c:	ldr	r1, [fp, #-20]	; 0xffffffec
   31410:	ldr	r1, [r1, #4]
   31414:	cmp	r0, r1
   31418:	bge	314fc <ftello64@plt+0x1fc34>
   3141c:	ldr	r0, [fp, #-16]
   31420:	ldr	r0, [r0, #116]	; 0x74
   31424:	ldr	r1, [fp, #-20]	; 0xffffffec
   31428:	ldr	r1, [r1, #8]
   3142c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   31430:	ldr	r1, [r1, r2, lsl #2]
   31434:	add	r1, r1, r1, lsl #1
   31438:	add	r0, r0, r1, lsl #3
   3143c:	str	r0, [sp, #20]
   31440:	ldr	r0, [fp, #-32]	; 0xffffffe0
   31444:	ldr	r0, [r0]
   31448:	ldr	r1, [sp, #20]
   3144c:	ldr	r1, [r1]
   31450:	ldr	r0, [r0, r1, lsl #3]
   31454:	str	r0, [sp, #24]
   31458:	ldr	r0, [fp, #-16]
   3145c:	ldr	r1, [fp, #-20]	; 0xffffffec
   31460:	ldr	r1, [r1, #8]
   31464:	ldr	r2, [fp, #-36]	; 0xffffffdc
   31468:	ldr	r1, [r1, r2, lsl #2]
   3146c:	ldr	r2, [sp, #24]
   31470:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31474:	ldr	ip, [fp, #-28]	; 0xffffffe4
   31478:	ldr	lr, [sp, #32]
   3147c:	mov	r4, sp
   31480:	str	lr, [r4, #4]
   31484:	str	ip, [r4]
   31488:	bl	31518 <ftello64@plt+0x1fc50>
   3148c:	str	r0, [sp, #36]	; 0x24
   31490:	ldr	r0, [fp, #-16]
   31494:	ldr	r1, [fp, #-20]	; 0xffffffec
   31498:	ldr	r1, [r1, #8]
   3149c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   314a0:	add	r1, r1, r2, lsl #2
   314a4:	ldr	r1, [r1]
   314a8:	ldr	r2, [sp, #24]
   314ac:	ldr	r3, [fp, #8]
   314b0:	ldr	ip, [fp, #12]
   314b4:	ldr	lr, [sp, #28]
   314b8:	str	ip, [sp]
   314bc:	str	lr, [sp, #4]
   314c0:	bl	31518 <ftello64@plt+0x1fc50>
   314c4:	str	r0, [sp, #40]	; 0x28
   314c8:	ldr	r0, [sp, #40]	; 0x28
   314cc:	ldr	r1, [sp, #36]	; 0x24
   314d0:	cmp	r0, r1
   314d4:	bne	314dc <ftello64@plt+0x1fc14>
   314d8:	b	314ec <ftello64@plt+0x1fc24>
   314dc:	movw	r0, #1
   314e0:	and	r0, r0, #1
   314e4:	strb	r0, [fp, #-9]
   314e8:	b	31508 <ftello64@plt+0x1fc40>
   314ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   314f0:	add	r0, r0, #1
   314f4:	str	r0, [fp, #-36]	; 0xffffffdc
   314f8:	b	31408 <ftello64@plt+0x1fb40>
   314fc:	movw	r0, #0
   31500:	and	r0, r0, #1
   31504:	strb	r0, [fp, #-9]
   31508:	ldrb	r0, [fp, #-9]
   3150c:	and	r0, r0, #1
   31510:	sub	sp, fp, #8
   31514:	pop	{r4, sl, fp, pc}
   31518:	push	{fp, lr}
   3151c:	mov	fp, sp
   31520:	sub	sp, sp, #32
   31524:	ldr	ip, [fp, #12]
   31528:	ldr	lr, [fp, #8]
   3152c:	str	r0, [fp, #-8]
   31530:	str	r1, [fp, #-12]
   31534:	str	r2, [sp, #16]
   31538:	str	r3, [sp, #12]
   3153c:	ldr	r0, [fp, #-8]
   31540:	ldr	r0, [r0, #116]	; 0x74
   31544:	ldr	r1, [fp, #-12]
   31548:	movw	r2, #24
   3154c:	mul	r1, r1, r2
   31550:	add	r0, r0, r1
   31554:	str	r0, [sp, #8]
   31558:	ldr	r0, [fp, #8]
   3155c:	ldr	r1, [sp, #8]
   31560:	ldr	r1, [r1, #8]
   31564:	cmp	r0, r1
   31568:	bge	31578 <ftello64@plt+0x1fcb0>
   3156c:	mvn	r0, #0
   31570:	str	r0, [fp, #-4]
   31574:	b	3161c <ftello64@plt+0x1fd54>
   31578:	ldr	r0, [sp, #8]
   3157c:	ldr	r0, [r0, #12]
   31580:	ldr	r1, [fp, #8]
   31584:	cmp	r0, r1
   31588:	bge	31598 <ftello64@plt+0x1fcd0>
   3158c:	movw	r0, #1
   31590:	str	r0, [fp, #-4]
   31594:	b	3161c <ftello64@plt+0x1fd54>
   31598:	ldr	r0, [fp, #8]
   3159c:	ldr	r1, [sp, #8]
   315a0:	ldr	r1, [r1, #8]
   315a4:	cmp	r0, r1
   315a8:	movw	r0, #0
   315ac:	moveq	r0, #1
   315b0:	and	r0, r0, #1
   315b4:	str	r0, [sp, #4]
   315b8:	ldr	r0, [fp, #8]
   315bc:	ldr	r1, [sp, #8]
   315c0:	ldr	r1, [r1, #12]
   315c4:	cmp	r0, r1
   315c8:	movw	r0, #0
   315cc:	moveq	r0, #1
   315d0:	and	r0, r0, #1
   315d4:	lsl	r0, r0, #1
   315d8:	ldr	r1, [sp, #4]
   315dc:	orr	r0, r1, r0
   315e0:	str	r0, [sp, #4]
   315e4:	ldr	r0, [sp, #4]
   315e8:	cmp	r0, #0
   315ec:	bne	315fc <ftello64@plt+0x1fd34>
   315f0:	movw	r0, #0
   315f4:	str	r0, [fp, #-4]
   315f8:	b	3161c <ftello64@plt+0x1fd54>
   315fc:	ldr	r0, [fp, #-8]
   31600:	ldr	r1, [sp, #4]
   31604:	ldr	r2, [sp, #16]
   31608:	ldr	r3, [sp, #12]
   3160c:	ldr	ip, [fp, #12]
   31610:	str	ip, [sp]
   31614:	bl	31628 <ftello64@plt+0x1fd60>
   31618:	str	r0, [fp, #-4]
   3161c:	ldr	r0, [fp, #-4]
   31620:	mov	sp, fp
   31624:	pop	{fp, pc}
   31628:	push	{fp, lr}
   3162c:	mov	fp, sp
   31630:	sub	sp, sp, #56	; 0x38
   31634:	ldr	ip, [fp, #8]
   31638:	str	r0, [fp, #-8]
   3163c:	str	r1, [fp, #-12]
   31640:	str	r2, [fp, #-16]
   31644:	str	r3, [fp, #-20]	; 0xffffffec
   31648:	ldr	r0, [fp, #-8]
   3164c:	ldr	r0, [r0, #84]	; 0x54
   31650:	str	r0, [fp, #-24]	; 0xffffffe8
   31654:	ldr	r0, [fp, #-24]	; 0xffffffe8
   31658:	ldr	r0, [r0, #24]
   3165c:	ldr	r1, [fp, #-20]	; 0xffffffec
   31660:	movw	r2, #12
   31664:	mul	r1, r1, r2
   31668:	add	r0, r0, r1
   3166c:	str	r0, [sp, #28]
   31670:	movw	r0, #0
   31674:	str	r0, [sp, #24]
   31678:	ldr	r0, [sp, #24]
   3167c:	ldr	r1, [sp, #28]
   31680:	ldr	r1, [r1, #4]
   31684:	cmp	r0, r1
   31688:	bge	31900 <ftello64@plt+0x20038>
   3168c:	ldr	r0, [sp, #28]
   31690:	ldr	r0, [r0, #8]
   31694:	ldr	r1, [sp, #24]
   31698:	ldr	r0, [r0, r1, lsl #2]
   3169c:	str	r0, [sp, #20]
   316a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   316a4:	ldr	r0, [r0]
   316a8:	ldr	r1, [sp, #20]
   316ac:	add	r0, r0, r1, lsl #3
   316b0:	ldrb	r0, [r0, #4]
   316b4:	mov	r1, r0
   316b8:	cmp	r0, #4
   316bc:	str	r1, [sp, #4]
   316c0:	beq	316e8 <ftello64@plt+0x1fe20>
   316c4:	b	316c8 <ftello64@plt+0x1fe00>
   316c8:	ldr	r0, [sp, #4]
   316cc:	cmp	r0, #8
   316d0:	beq	31868 <ftello64@plt+0x1ffa0>
   316d4:	b	316d8 <ftello64@plt+0x1fe10>
   316d8:	ldr	r0, [sp, #4]
   316dc:	cmp	r0, #9
   316e0:	beq	318a8 <ftello64@plt+0x1ffe0>
   316e4:	b	318e8 <ftello64@plt+0x20020>
   316e8:	ldr	r0, [fp, #8]
   316ec:	cmn	r0, #1
   316f0:	beq	31864 <ftello64@plt+0x1ff9c>
   316f4:	ldr	r0, [fp, #-8]
   316f8:	ldr	r0, [r0, #116]	; 0x74
   316fc:	ldr	r1, [fp, #8]
   31700:	movw	r2, #24
   31704:	mul	r1, r1, r2
   31708:	add	r0, r0, r1
   3170c:	str	r0, [sp, #16]
   31710:	ldr	r0, [sp, #16]
   31714:	ldr	r0, [r0]
   31718:	ldr	r1, [sp, #20]
   3171c:	cmp	r0, r1
   31720:	beq	31728 <ftello64@plt+0x1fe60>
   31724:	b	31848 <ftello64@plt+0x1ff80>
   31728:	ldr	r0, [fp, #-16]
   3172c:	cmp	r0, #32
   31730:	bge	31758 <ftello64@plt+0x1fe90>
   31734:	ldr	r0, [sp, #16]
   31738:	ldr	r0, [r0, #16]
   3173c:	ldr	r1, [fp, #-16]
   31740:	movw	r2, #1
   31744:	lsl	r1, r2, r1
   31748:	and	r0, r0, r1
   3174c:	cmp	r0, #0
   31750:	bne	31758 <ftello64@plt+0x1fe90>
   31754:	b	31848 <ftello64@plt+0x1ff80>
   31758:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3175c:	ldr	r0, [r0, #20]
   31760:	ldr	r1, [sp, #20]
   31764:	movw	r2, #12
   31768:	mul	r1, r1, r2
   3176c:	add	r0, r0, r1
   31770:	ldr	r0, [r0, #8]
   31774:	ldr	r0, [r0]
   31778:	str	r0, [sp, #12]
   3177c:	ldr	r0, [sp, #12]
   31780:	ldr	r1, [fp, #-20]	; 0xffffffec
   31784:	cmp	r0, r1
   31788:	bne	317b4 <ftello64@plt+0x1feec>
   3178c:	ldr	r0, [fp, #-12]
   31790:	and	r0, r0, #1
   31794:	cmp	r0, #0
   31798:	beq	317a8 <ftello64@plt+0x1fee0>
   3179c:	mvn	r0, #0
   317a0:	str	r0, [fp, #-4]
   317a4:	b	31924 <ftello64@plt+0x2005c>
   317a8:	movw	r0, #0
   317ac:	str	r0, [fp, #-4]
   317b0:	b	31924 <ftello64@plt+0x2005c>
   317b4:	ldr	r0, [fp, #-8]
   317b8:	ldr	r1, [fp, #-12]
   317bc:	ldr	r2, [fp, #-16]
   317c0:	ldr	r3, [sp, #12]
   317c4:	ldr	ip, [fp, #8]
   317c8:	str	ip, [sp]
   317cc:	bl	31628 <ftello64@plt+0x1fd60>
   317d0:	str	r0, [sp, #8]
   317d4:	ldr	r0, [sp, #8]
   317d8:	cmn	r0, #1
   317dc:	bne	317ec <ftello64@plt+0x1ff24>
   317e0:	mvn	r0, #0
   317e4:	str	r0, [fp, #-4]
   317e8:	b	31924 <ftello64@plt+0x2005c>
   317ec:	ldr	r0, [sp, #8]
   317f0:	cmp	r0, #0
   317f4:	bne	31814 <ftello64@plt+0x1ff4c>
   317f8:	ldr	r0, [fp, #-12]
   317fc:	and	r0, r0, #2
   31800:	cmp	r0, #0
   31804:	beq	31814 <ftello64@plt+0x1ff4c>
   31808:	movw	r0, #0
   3180c:	str	r0, [fp, #-4]
   31810:	b	31924 <ftello64@plt+0x2005c>
   31814:	ldr	r0, [fp, #-16]
   31818:	cmp	r0, #32
   3181c:	bge	31844 <ftello64@plt+0x1ff7c>
   31820:	ldr	r0, [fp, #-16]
   31824:	movw	r1, #1
   31828:	lsl	r0, r1, r0
   3182c:	mvn	r1, #0
   31830:	eor	r0, r0, r1
   31834:	ldr	r1, [sp, #16]
   31838:	ldr	r2, [r1, #16]
   3183c:	and	r0, r2, r0
   31840:	str	r0, [r1, #16]
   31844:	b	31848 <ftello64@plt+0x1ff80>
   31848:	ldr	r0, [sp, #16]
   3184c:	add	r1, r0, #24
   31850:	str	r1, [sp, #16]
   31854:	ldrsb	r0, [r0, #20]
   31858:	cmp	r0, #0
   3185c:	bne	31710 <ftello64@plt+0x1fe48>
   31860:	b	31864 <ftello64@plt+0x1ff9c>
   31864:	b	318ec <ftello64@plt+0x20024>
   31868:	ldr	r0, [fp, #-12]
   3186c:	and	r0, r0, #1
   31870:	cmp	r0, #0
   31874:	beq	318a4 <ftello64@plt+0x1ffdc>
   31878:	ldr	r0, [fp, #-16]
   3187c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   31880:	ldr	r1, [r1]
   31884:	ldr	r2, [sp, #20]
   31888:	add	r1, r1, r2, lsl #3
   3188c:	ldr	r1, [r1]
   31890:	cmp	r0, r1
   31894:	bne	318a4 <ftello64@plt+0x1ffdc>
   31898:	mvn	r0, #0
   3189c:	str	r0, [fp, #-4]
   318a0:	b	31924 <ftello64@plt+0x2005c>
   318a4:	b	318ec <ftello64@plt+0x20024>
   318a8:	ldr	r0, [fp, #-12]
   318ac:	and	r0, r0, #2
   318b0:	cmp	r0, #0
   318b4:	beq	318e4 <ftello64@plt+0x2001c>
   318b8:	ldr	r0, [fp, #-16]
   318bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   318c0:	ldr	r1, [r1]
   318c4:	ldr	r2, [sp, #20]
   318c8:	add	r1, r1, r2, lsl #3
   318cc:	ldr	r1, [r1]
   318d0:	cmp	r0, r1
   318d4:	bne	318e4 <ftello64@plt+0x2001c>
   318d8:	movw	r0, #0
   318dc:	str	r0, [fp, #-4]
   318e0:	b	31924 <ftello64@plt+0x2005c>
   318e4:	b	318ec <ftello64@plt+0x20024>
   318e8:	b	318ec <ftello64@plt+0x20024>
   318ec:	b	318f0 <ftello64@plt+0x20028>
   318f0:	ldr	r0, [sp, #24]
   318f4:	add	r0, r0, #1
   318f8:	str	r0, [sp, #24]
   318fc:	b	31678 <ftello64@plt+0x1fdb0>
   31900:	ldr	r0, [fp, #-12]
   31904:	and	r0, r0, #2
   31908:	cmp	r0, #0
   3190c:	movw	r0, #0
   31910:	movne	r0, #1
   31914:	tst	r0, #1
   31918:	movw	r0, #1
   3191c:	moveq	r0, #0
   31920:	str	r0, [fp, #-4]
   31924:	ldr	r0, [fp, #-4]
   31928:	mov	sp, fp
   3192c:	pop	{fp, pc}
   31930:	push	{fp, lr}
   31934:	mov	fp, sp
   31938:	sub	sp, sp, #32
   3193c:	ldr	ip, [fp, #8]
   31940:	str	r0, [fp, #-4]
   31944:	str	r1, [fp, #-8]
   31948:	str	r2, [fp, #-12]
   3194c:	str	r3, [sp, #16]
   31950:	ldr	r0, [fp, #-4]
   31954:	ldr	r0, [r0, #84]	; 0x54
   31958:	str	r0, [sp, #12]
   3195c:	ldr	r0, [sp, #12]
   31960:	ldr	r1, [fp, #-12]
   31964:	ldr	r2, [fp, #-4]
   31968:	ldr	r3, [sp, #16]
   3196c:	str	ip, [sp, #4]
   31970:	bl	2dcf0 <ftello64@plt+0x1c428>
   31974:	str	r0, [sp, #8]
   31978:	ldr	r0, [sp, #8]
   3197c:	cmp	r0, #0
   31980:	ble	31a08 <ftello64@plt+0x20140>
   31984:	ldr	r0, [sp, #16]
   31988:	ldr	r1, [sp, #8]
   3198c:	add	r0, r0, r1
   31990:	ldr	r1, [fp, #8]
   31994:	cmp	r0, r1
   31998:	bgt	31a08 <ftello64@plt+0x20140>
   3199c:	ldr	r0, [fp, #-8]
   319a0:	ldr	r0, [r0]
   319a4:	ldr	r1, [sp, #16]
   319a8:	ldr	r2, [sp, #8]
   319ac:	add	r1, r1, r2
   319b0:	add	r0, r0, r1, lsl #2
   319b4:	ldr	r0, [r0]
   319b8:	movw	r1, #0
   319bc:	cmp	r0, r1
   319c0:	beq	31a00 <ftello64@plt+0x20138>
   319c4:	ldr	r0, [fp, #-8]
   319c8:	ldr	r0, [r0]
   319cc:	ldr	r1, [sp, #16]
   319d0:	ldr	r2, [sp, #8]
   319d4:	add	r1, r1, r2
   319d8:	ldr	r0, [r0, r1, lsl #2]
   319dc:	add	r0, r0, #4
   319e0:	ldr	r1, [sp, #12]
   319e4:	ldr	r1, [r1, #12]
   319e8:	ldr	r2, [fp, #-12]
   319ec:	add	r1, r1, r2, lsl #2
   319f0:	ldr	r1, [r1]
   319f4:	bl	27c98 <ftello64@plt+0x163d0>
   319f8:	cmp	r0, #0
   319fc:	bne	31a08 <ftello64@plt+0x20140>
   31a00:	movw	r0, #0
   31a04:	str	r0, [sp, #8]
   31a08:	ldr	r0, [sp, #8]
   31a0c:	mov	sp, fp
   31a10:	pop	{fp, pc}
   31a14:	sub	sp, sp, #4
   31a18:	str	r0, [sp]
   31a1c:	ldr	r0, [sp]
   31a20:	movw	r1, #0
   31a24:	str	r1, [r0]
   31a28:	ldr	r0, [sp]
   31a2c:	movw	r1, #16
   31a30:	str	r1, [r0, #4]
   31a34:	ldr	r0, [sp]
   31a38:	add	r0, r0, #12
   31a3c:	ldr	r1, [sp]
   31a40:	str	r0, [r1, #8]
   31a44:	add	sp, sp, #4
   31a48:	bx	lr
   31a4c:	push	{fp, lr}
   31a50:	mov	fp, sp
   31a54:	sub	sp, sp, #16
   31a58:	str	r0, [sp, #8]
   31a5c:	str	r1, [sp, #4]
   31a60:	ldr	r0, [sp, #4]
   31a64:	ldr	r1, [sp, #8]
   31a68:	ldr	r1, [r1]
   31a6c:	cmp	r0, r1
   31a70:	bls	31ac0 <ftello64@plt+0x201f8>
   31a74:	ldr	r0, [sp, #8]
   31a78:	ldr	r1, [sp, #4]
   31a7c:	ldr	r2, [sp, #8]
   31a80:	add	r2, r2, #12
   31a84:	movw	r3, #8
   31a88:	bl	38688 <ftello64@plt+0x26dc0>
   31a8c:	and	r0, r0, #1
   31a90:	strb	r0, [sp, #3]
   31a94:	ldrb	r0, [sp, #3]
   31a98:	mvn	r1, #0
   31a9c:	eor	r0, r0, r1
   31aa0:	tst	r0, #1
   31aa4:	beq	31ab0 <ftello64@plt+0x201e8>
   31aa8:	ldr	r0, [sp, #8]
   31aac:	bl	324a8 <ftello64@plt+0x20be0>
   31ab0:	ldrb	r0, [sp, #3]
   31ab4:	and	r0, r0, #1
   31ab8:	strb	r0, [fp, #-1]
   31abc:	b	31afc <ftello64@plt+0x20234>
   31ac0:	ldr	r0, [sp, #8]
   31ac4:	ldr	r0, [r0, #8]
   31ac8:	ldr	r1, [sp, #4]
   31acc:	add	r0, r0, r1, lsl #3
   31ad0:	ldr	r1, [sp, #8]
   31ad4:	ldr	r1, [r1]
   31ad8:	ldr	r2, [sp, #4]
   31adc:	sub	r1, r1, r2
   31ae0:	bl	32504 <ftello64@plt+0x20c3c>
   31ae4:	ldr	r0, [sp, #4]
   31ae8:	ldr	r1, [sp, #8]
   31aec:	str	r0, [r1]
   31af0:	movw	r0, #1
   31af4:	and	r0, r0, #1
   31af8:	strb	r0, [fp, #-1]
   31afc:	ldrb	r0, [fp, #-1]
   31b00:	and	r0, r0, #1
   31b04:	mov	sp, fp
   31b08:	pop	{fp, pc}
   31b0c:	push	{fp, lr}
   31b10:	mov	fp, sp
   31b14:	sub	sp, sp, #8
   31b18:	str	r0, [sp, #4]
   31b1c:	ldr	r0, [sp, #4]
   31b20:	ldr	r0, [r0, #8]
   31b24:	ldr	r1, [sp, #4]
   31b28:	ldr	r1, [r1]
   31b2c:	bl	32504 <ftello64@plt+0x20c3c>
   31b30:	ldr	r0, [sp, #4]
   31b34:	bl	32518 <ftello64@plt+0x20c50>
   31b38:	ldr	r0, [sp, #4]
   31b3c:	bl	31a14 <ftello64@plt+0x2014c>
   31b40:	mov	sp, fp
   31b44:	pop	{fp, pc}
   31b48:	push	{fp, lr}
   31b4c:	mov	fp, sp
   31b50:	sub	sp, sp, #8
   31b54:	str	r0, [sp, #4]
   31b58:	ldr	r0, [sp, #4]
   31b5c:	movw	r1, #0
   31b60:	cmp	r0, r1
   31b64:	beq	31be0 <ftello64@plt+0x20318>
   31b68:	movw	r0, #0
   31b6c:	str	r0, [sp]
   31b70:	ldr	r0, [sp]
   31b74:	ldr	r1, [sp, #4]
   31b78:	ldr	r1, [r1]
   31b7c:	cmp	r0, r1
   31b80:	bge	31bd4 <ftello64@plt+0x2030c>
   31b84:	ldr	r0, [sp, #4]
   31b88:	ldr	r0, [r0, #8]
   31b8c:	ldr	r1, [sp]
   31b90:	movw	r2, #24
   31b94:	mul	r1, r1, r2
   31b98:	add	r0, r0, r1
   31b9c:	ldr	r0, [r0, #20]
   31ba0:	bl	17078 <ftello64@plt+0x57b0>
   31ba4:	ldr	r0, [sp, #4]
   31ba8:	ldr	r0, [r0, #8]
   31bac:	ldr	r1, [sp]
   31bb0:	movw	r2, #24
   31bb4:	mul	r1, r1, r2
   31bb8:	add	r0, r0, r1
   31bbc:	ldr	r0, [r0, #8]
   31bc0:	bl	17078 <ftello64@plt+0x57b0>
   31bc4:	ldr	r0, [sp]
   31bc8:	add	r0, r0, #1
   31bcc:	str	r0, [sp]
   31bd0:	b	31b70 <ftello64@plt+0x202a8>
   31bd4:	ldr	r0, [sp, #4]
   31bd8:	ldr	r0, [r0, #8]
   31bdc:	bl	17078 <ftello64@plt+0x57b0>
   31be0:	movw	r0, #0
   31be4:	mov	sp, fp
   31be8:	pop	{fp, pc}
   31bec:	sub	sp, sp, #4
   31bf0:	str	r0, [sp]
   31bf4:	ldr	r0, [sp]
   31bf8:	ldr	r0, [r0, #8]
   31bfc:	add	sp, sp, #4
   31c00:	bx	lr
   31c04:	push	{fp, lr}
   31c08:	mov	fp, sp
   31c0c:	sub	sp, sp, #32
   31c10:	ldr	ip, [fp, #12]
   31c14:	ldr	lr, [fp, #8]
   31c18:	str	r0, [fp, #-4]
   31c1c:	str	r1, [fp, #-8]
   31c20:	str	r2, [fp, #-12]
   31c24:	str	r3, [sp, #16]
   31c28:	ldr	r0, [fp, #-4]
   31c2c:	ldr	r0, [r0]
   31c30:	ldr	r1, [sp, #16]
   31c34:	add	r0, r0, r1, lsl #3
   31c38:	ldr	r0, [r0, #4]
   31c3c:	and	r0, r0, #255	; 0xff
   31c40:	str	r0, [sp, #12]
   31c44:	ldr	r0, [sp, #12]
   31c48:	cmp	r0, #8
   31c4c:	bne	31ca4 <ftello64@plt+0x203dc>
   31c50:	ldr	r0, [fp, #-4]
   31c54:	ldr	r0, [r0]
   31c58:	ldr	r1, [sp, #16]
   31c5c:	add	r0, r0, r1, lsl #3
   31c60:	ldr	r0, [r0]
   31c64:	add	r0, r0, #1
   31c68:	str	r0, [sp, #8]
   31c6c:	ldr	r0, [sp, #8]
   31c70:	ldr	r1, [fp, #12]
   31c74:	cmp	r0, r1
   31c78:	bge	31ca0 <ftello64@plt+0x203d8>
   31c7c:	ldr	r0, [fp, #8]
   31c80:	ldr	r1, [fp, #-8]
   31c84:	ldr	r2, [sp, #8]
   31c88:	str	r0, [r1, r2, lsl #3]
   31c8c:	ldr	r0, [fp, #-8]
   31c90:	ldr	r1, [sp, #8]
   31c94:	add	r0, r0, r1, lsl #3
   31c98:	mvn	r1, #0
   31c9c:	str	r1, [r0, #4]
   31ca0:	b	31d9c <ftello64@plt+0x204d4>
   31ca4:	ldr	r0, [sp, #12]
   31ca8:	cmp	r0, #9
   31cac:	bne	31d98 <ftello64@plt+0x204d0>
   31cb0:	ldr	r0, [fp, #-4]
   31cb4:	ldr	r0, [r0]
   31cb8:	ldr	r1, [sp, #16]
   31cbc:	add	r0, r0, r1, lsl #3
   31cc0:	ldr	r0, [r0]
   31cc4:	add	r0, r0, #1
   31cc8:	str	r0, [sp, #4]
   31ccc:	ldr	r0, [sp, #4]
   31cd0:	ldr	r1, [fp, #12]
   31cd4:	cmp	r0, r1
   31cd8:	bge	31d94 <ftello64@plt+0x204cc>
   31cdc:	ldr	r0, [fp, #-8]
   31ce0:	ldr	r1, [sp, #4]
   31ce4:	add	r0, r0, r1, lsl #3
   31ce8:	ldr	r0, [r0]
   31cec:	ldr	r1, [fp, #8]
   31cf0:	cmp	r0, r1
   31cf4:	bge	31d24 <ftello64@plt+0x2045c>
   31cf8:	ldr	r0, [fp, #8]
   31cfc:	ldr	r1, [fp, #-8]
   31d00:	ldr	r2, [sp, #4]
   31d04:	add	r1, r1, r2, lsl #3
   31d08:	str	r0, [r1, #4]
   31d0c:	ldr	r0, [fp, #-12]
   31d10:	ldr	r1, [fp, #-8]
   31d14:	ldr	r2, [fp, #12]
   31d18:	lsl	r2, r2, #3
   31d1c:	bl	115b0 <memcpy@plt>
   31d20:	b	31d90 <ftello64@plt+0x204c8>
   31d24:	ldr	r0, [fp, #-4]
   31d28:	ldr	r0, [r0]
   31d2c:	ldr	r1, [sp, #16]
   31d30:	add	r0, r0, r1, lsl #3
   31d34:	ldr	r0, [r0, #4]
   31d38:	lsr	r0, r0, #19
   31d3c:	and	r0, r0, #1
   31d40:	cmp	r0, #0
   31d44:	beq	31d78 <ftello64@plt+0x204b0>
   31d48:	ldr	r0, [fp, #-12]
   31d4c:	ldr	r1, [sp, #4]
   31d50:	add	r0, r0, r1, lsl #3
   31d54:	ldr	r0, [r0]
   31d58:	cmn	r0, #1
   31d5c:	beq	31d78 <ftello64@plt+0x204b0>
   31d60:	ldr	r0, [fp, #-8]
   31d64:	ldr	r1, [fp, #-12]
   31d68:	ldr	r2, [fp, #12]
   31d6c:	lsl	r2, r2, #3
   31d70:	bl	115b0 <memcpy@plt>
   31d74:	b	31d8c <ftello64@plt+0x204c4>
   31d78:	ldr	r0, [fp, #8]
   31d7c:	ldr	r1, [fp, #-8]
   31d80:	ldr	r2, [sp, #4]
   31d84:	add	r1, r1, r2, lsl #3
   31d88:	str	r0, [r1, #4]
   31d8c:	b	31d90 <ftello64@plt+0x204c8>
   31d90:	b	31d94 <ftello64@plt+0x204cc>
   31d94:	b	31d98 <ftello64@plt+0x204d0>
   31d98:	b	31d9c <ftello64@plt+0x204d4>
   31d9c:	mov	sp, fp
   31da0:	pop	{fp, pc}
   31da4:	push	{fp, lr}
   31da8:	mov	fp, sp
   31dac:	sub	sp, sp, #32
   31db0:	ldr	ip, [fp, #12]
   31db4:	ldr	lr, [fp, #8]
   31db8:	str	r0, [fp, #-8]
   31dbc:	str	r1, [fp, #-12]
   31dc0:	str	r2, [sp, #16]
   31dc4:	str	r3, [sp, #12]
   31dc8:	ldr	r0, [fp, #-8]
   31dcc:	movw	r1, #0
   31dd0:	cmp	r0, r1
   31dd4:	beq	31de8 <ftello64@plt+0x20520>
   31dd8:	ldr	r0, [fp, #-8]
   31ddc:	ldr	r0, [r0]
   31de0:	cmp	r0, #0
   31de4:	bne	31df4 <ftello64@plt+0x2052c>
   31de8:	mvn	r0, #0
   31dec:	str	r0, [fp, #-4]
   31df0:	b	31f30 <ftello64@plt+0x20668>
   31df4:	ldr	r0, [fp, #-8]
   31df8:	ldr	r1, [r0]
   31dfc:	sub	r1, r1, #1
   31e00:	str	r1, [r0]
   31e04:	str	r1, [sp, #8]
   31e08:	ldr	r0, [fp, #-8]
   31e0c:	ldr	r0, [r0, #8]
   31e10:	ldr	r1, [sp, #8]
   31e14:	add	r1, r1, r1, lsl #1
   31e18:	ldr	r0, [r0, r1, lsl #3]
   31e1c:	ldr	r1, [fp, #-12]
   31e20:	str	r0, [r1]
   31e24:	ldr	r0, [sp, #12]
   31e28:	ldr	r1, [fp, #-8]
   31e2c:	ldr	r1, [r1, #8]
   31e30:	ldr	r2, [sp, #8]
   31e34:	add	r2, r2, r2, lsl #1
   31e38:	add	r1, r1, r2, lsl #3
   31e3c:	ldr	r1, [r1, #8]
   31e40:	ldr	r2, [sp, #16]
   31e44:	lsl	r2, r2, #3
   31e48:	bl	115b0 <memcpy@plt>
   31e4c:	ldr	r1, [fp, #8]
   31e50:	ldr	r2, [fp, #-8]
   31e54:	ldr	r2, [r2, #8]
   31e58:	ldr	r3, [sp, #8]
   31e5c:	add	r3, r3, r3, lsl #1
   31e60:	add	r2, r2, r3, lsl #3
   31e64:	ldr	r2, [r2, #8]
   31e68:	ldr	r3, [sp, #16]
   31e6c:	add	r2, r2, r3, lsl #3
   31e70:	lsl	r3, r3, #3
   31e74:	str	r0, [sp, #4]
   31e78:	mov	r0, r1
   31e7c:	mov	r1, r2
   31e80:	mov	r2, r3
   31e84:	bl	115b0 <memcpy@plt>
   31e88:	ldr	r0, [fp, #12]
   31e8c:	ldr	r0, [r0, #8]
   31e90:	bl	17078 <ftello64@plt+0x57b0>
   31e94:	ldr	r0, [fp, #-8]
   31e98:	ldr	r0, [r0, #8]
   31e9c:	ldr	r1, [sp, #8]
   31ea0:	movw	r2, #24
   31ea4:	mul	r1, r1, r2
   31ea8:	add	r0, r0, r1
   31eac:	ldr	r0, [r0, #8]
   31eb0:	bl	17078 <ftello64@plt+0x57b0>
   31eb4:	ldr	r0, [fp, #12]
   31eb8:	ldr	r1, [fp, #-8]
   31ebc:	ldr	r1, [r1, #8]
   31ec0:	ldr	r2, [sp, #8]
   31ec4:	movw	r3, #24
   31ec8:	mul	r2, r2, r3
   31ecc:	add	r1, r1, r2
   31ed0:	ldr	r2, [r1, #12]
   31ed4:	str	r2, [r0]
   31ed8:	ldr	r2, [r1, #16]
   31edc:	str	r2, [r0, #4]
   31ee0:	ldr	r1, [r1, #20]
   31ee4:	str	r1, [r0, #8]
   31ee8:	ldr	r0, [fp, #-8]
   31eec:	ldr	r0, [r0, #8]
   31ef0:	ldr	r1, [sp, #8]
   31ef4:	mul	r1, r1, r3
   31ef8:	add	r0, r0, r1
   31efc:	ldr	r0, [r0, #4]
   31f00:	movw	r1, #0
   31f04:	cmp	r1, r0
   31f08:	bgt	31f10 <ftello64@plt+0x20648>
   31f0c:	b	31f10 <ftello64@plt+0x20648>
   31f10:	ldr	r0, [fp, #-8]
   31f14:	ldr	r0, [r0, #8]
   31f18:	ldr	r1, [sp, #8]
   31f1c:	movw	r2, #24
   31f20:	mul	r1, r1, r2
   31f24:	add	r0, r0, r1
   31f28:	ldr	r0, [r0, #4]
   31f2c:	str	r0, [fp, #-4]
   31f30:	ldr	r0, [fp, #-4]
   31f34:	mov	sp, fp
   31f38:	pop	{fp, pc}
   31f3c:	push	{r4, r5, fp, lr}
   31f40:	add	fp, sp, #8
   31f44:	sub	sp, sp, #96	; 0x60
   31f48:	ldr	ip, [fp, #20]
   31f4c:	ldr	lr, [fp, #16]
   31f50:	ldr	r4, [fp, #12]
   31f54:	ldr	r5, [fp, #8]
   31f58:	str	r0, [fp, #-16]
   31f5c:	str	r1, [fp, #-20]	; 0xffffffec
   31f60:	str	r2, [fp, #-24]	; 0xffffffe8
   31f64:	str	r3, [fp, #-28]	; 0xffffffe4
   31f68:	ldr	r0, [fp, #-16]
   31f6c:	ldr	r0, [r0, #84]	; 0x54
   31f70:	str	r0, [fp, #-32]	; 0xffffffe0
   31f74:	ldr	r0, [fp, #-32]	; 0xffffffe0
   31f78:	ldr	r0, [r0]
   31f7c:	ldr	r1, [fp, #12]
   31f80:	add	r0, r0, r1, lsl #3
   31f84:	ldr	r0, [r0, #4]
   31f88:	and	r0, r0, #255	; 0xff
   31f8c:	and	r0, r0, #8
   31f90:	cmp	r0, #0
   31f94:	beq	32128 <ftello64@plt+0x20860>
   31f98:	ldr	r0, [fp, #-16]
   31f9c:	ldr	r0, [r0, #100]	; 0x64
   31fa0:	ldr	r1, [fp, #8]
   31fa4:	ldr	r1, [r1]
   31fa8:	add	r0, r0, r1, lsl #2
   31fac:	ldr	r0, [r0]
   31fb0:	add	r0, r0, #4
   31fb4:	str	r0, [fp, #-36]	; 0xffffffdc
   31fb8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   31fbc:	ldr	r0, [r0, #20]
   31fc0:	ldr	r1, [fp, #12]
   31fc4:	movw	r2, #12
   31fc8:	mul	r1, r1, r2
   31fcc:	add	r0, r0, r1
   31fd0:	str	r0, [fp, #-40]	; 0xffffffd8
   31fd4:	ldr	r0, [fp, #16]
   31fd8:	ldr	r1, [fp, #12]
   31fdc:	bl	27c98 <ftello64@plt+0x163d0>
   31fe0:	cmp	r0, #0
   31fe4:	bne	32020 <ftello64@plt+0x20758>
   31fe8:	ldr	r0, [fp, #16]
   31fec:	ldr	r1, [fp, #12]
   31ff0:	bl	277dc <ftello64@plt+0x15f14>
   31ff4:	and	r0, r0, #1
   31ff8:	strb	r0, [fp, #-41]	; 0xffffffd7
   31ffc:	ldrb	r0, [fp, #-41]	; 0xffffffd7
   32000:	mvn	r1, #0
   32004:	eor	r0, r0, r1
   32008:	tst	r0, #1
   3200c:	beq	3201c <ftello64@plt+0x20754>
   32010:	mvn	r0, #1
   32014:	str	r0, [fp, #-12]
   32018:	b	3249c <ftello64@plt+0x20bd4>
   3201c:	b	32020 <ftello64@plt+0x20758>
   32020:	mvn	r0, #0
   32024:	str	r0, [fp, #-48]	; 0xffffffd0
   32028:	movw	r0, #0
   3202c:	str	r0, [sp, #52]	; 0x34
   32030:	ldr	r0, [sp, #52]	; 0x34
   32034:	ldr	r1, [fp, #-40]	; 0xffffffd8
   32038:	ldr	r1, [r1, #4]
   3203c:	cmp	r0, r1
   32040:	bge	3211c <ftello64@plt+0x20854>
   32044:	ldr	r0, [fp, #-40]	; 0xffffffd8
   32048:	ldr	r0, [r0, #8]
   3204c:	ldr	r1, [sp, #52]	; 0x34
   32050:	add	r0, r0, r1, lsl #2
   32054:	ldr	r0, [r0]
   32058:	str	r0, [sp, #48]	; 0x30
   3205c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   32060:	ldr	r1, [sp, #48]	; 0x30
   32064:	bl	27c98 <ftello64@plt+0x163d0>
   32068:	cmp	r0, #0
   3206c:	bne	32074 <ftello64@plt+0x207ac>
   32070:	b	3210c <ftello64@plt+0x20844>
   32074:	ldr	r0, [fp, #-48]	; 0xffffffd0
   32078:	cmn	r0, #1
   3207c:	bne	3208c <ftello64@plt+0x207c4>
   32080:	ldr	r0, [sp, #48]	; 0x30
   32084:	str	r0, [fp, #-48]	; 0xffffffd0
   32088:	b	32108 <ftello64@plt+0x20840>
   3208c:	ldr	r0, [fp, #16]
   32090:	ldr	r1, [fp, #-48]	; 0xffffffd0
   32094:	bl	27c98 <ftello64@plt+0x163d0>
   32098:	cmp	r0, #0
   3209c:	beq	320ac <ftello64@plt+0x207e4>
   320a0:	ldr	r0, [sp, #48]	; 0x30
   320a4:	str	r0, [fp, #-12]
   320a8:	b	3249c <ftello64@plt+0x20bd4>
   320ac:	ldr	r0, [fp, #20]
   320b0:	movw	r1, #0
   320b4:	cmp	r0, r1
   320b8:	beq	32100 <ftello64@plt+0x20838>
   320bc:	ldr	r0, [fp, #20]
   320c0:	ldr	r1, [fp, #8]
   320c4:	ldr	r1, [r1]
   320c8:	ldr	r2, [sp, #48]	; 0x30
   320cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   320d0:	ldr	ip, [fp, #-24]	; 0xffffffe8
   320d4:	ldr	lr, [fp, #-28]	; 0xffffffe4
   320d8:	ldr	r4, [fp, #16]
   320dc:	str	ip, [sp]
   320e0:	str	lr, [sp, #4]
   320e4:	str	r4, [sp, #8]
   320e8:	bl	3255c <ftello64@plt+0x20c94>
   320ec:	cmp	r0, #0
   320f0:	beq	32100 <ftello64@plt+0x20838>
   320f4:	mvn	r0, #1
   320f8:	str	r0, [fp, #-12]
   320fc:	b	3249c <ftello64@plt+0x20bd4>
   32100:	b	32104 <ftello64@plt+0x2083c>
   32104:	b	3211c <ftello64@plt+0x20854>
   32108:	b	3210c <ftello64@plt+0x20844>
   3210c:	ldr	r0, [sp, #52]	; 0x34
   32110:	add	r0, r0, #1
   32114:	str	r0, [sp, #52]	; 0x34
   32118:	b	32030 <ftello64@plt+0x20768>
   3211c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   32120:	str	r0, [fp, #-12]
   32124:	b	3249c <ftello64@plt+0x20bd4>
   32128:	mov	r0, #0
   3212c:	str	r0, [sp, #44]	; 0x2c
   32130:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32134:	ldr	r0, [r0]
   32138:	ldr	r1, [fp, #12]
   3213c:	add	r0, r0, r1, lsl #3
   32140:	ldrb	r0, [r0, #4]
   32144:	str	r0, [sp, #40]	; 0x28
   32148:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3214c:	ldr	r0, [r0]
   32150:	ldr	r1, [fp, #12]
   32154:	add	r0, r0, r1, lsl #3
   32158:	ldr	r0, [r0, #4]
   3215c:	lsr	r0, r0, #20
   32160:	and	r0, r0, #1
   32164:	cmp	r0, #0
   32168:	beq	3218c <ftello64@plt+0x208c4>
   3216c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32170:	ldr	r1, [fp, #12]
   32174:	ldr	r2, [fp, #-16]
   32178:	ldr	r3, [fp, #8]
   3217c:	ldr	r3, [r3]
   32180:	bl	2dcf0 <ftello64@plt+0x1c428>
   32184:	str	r0, [sp, #44]	; 0x2c
   32188:	b	32368 <ftello64@plt+0x20aa0>
   3218c:	ldr	r0, [sp, #40]	; 0x28
   32190:	cmp	r0, #4
   32194:	bne	32364 <ftello64@plt+0x20a9c>
   32198:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3219c:	ldr	r0, [r0]
   321a0:	ldr	r1, [fp, #12]
   321a4:	add	r0, r0, r1, lsl #3
   321a8:	ldr	r0, [r0]
   321ac:	add	r0, r0, #1
   321b0:	str	r0, [sp, #36]	; 0x24
   321b4:	ldr	r0, [sp, #36]	; 0x24
   321b8:	ldr	r1, [fp, #-20]	; 0xffffffec
   321bc:	cmp	r0, r1
   321c0:	bge	321e0 <ftello64@plt+0x20918>
   321c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   321c8:	ldr	r1, [sp, #36]	; 0x24
   321cc:	add	r0, r0, r1, lsl #3
   321d0:	ldr	r1, [r0, #4]
   321d4:	ldr	r0, [r0]
   321d8:	sub	r0, r1, r0
   321dc:	str	r0, [sp, #44]	; 0x2c
   321e0:	ldr	r0, [fp, #20]
   321e4:	movw	r1, #0
   321e8:	cmp	r0, r1
   321ec:	beq	322c4 <ftello64@plt+0x209fc>
   321f0:	ldr	r0, [sp, #36]	; 0x24
   321f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   321f8:	cmp	r0, r1
   321fc:	bge	32230 <ftello64@plt+0x20968>
   32200:	ldr	r0, [fp, #-24]	; 0xffffffe8
   32204:	ldr	r1, [sp, #36]	; 0x24
   32208:	add	r0, r0, r1, lsl #3
   3220c:	ldr	r0, [r0]
   32210:	cmn	r0, #1
   32214:	beq	32230 <ftello64@plt+0x20968>
   32218:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3221c:	ldr	r1, [sp, #36]	; 0x24
   32220:	add	r0, r0, r1, lsl #3
   32224:	ldr	r0, [r0, #4]
   32228:	cmn	r0, #1
   3222c:	bne	3223c <ftello64@plt+0x20974>
   32230:	mvn	r0, #0
   32234:	str	r0, [fp, #-12]
   32238:	b	3249c <ftello64@plt+0x20bd4>
   3223c:	ldr	r0, [sp, #44]	; 0x2c
   32240:	cmp	r0, #0
   32244:	beq	322bc <ftello64@plt+0x209f4>
   32248:	ldr	r0, [fp, #-16]
   3224c:	ldr	r0, [r0, #4]
   32250:	str	r0, [sp, #32]
   32254:	ldr	r0, [fp, #-16]
   32258:	ldr	r0, [r0, #28]
   3225c:	ldr	r1, [fp, #8]
   32260:	ldr	r1, [r1]
   32264:	sub	r0, r0, r1
   32268:	ldr	r1, [sp, #44]	; 0x2c
   3226c:	cmp	r0, r1
   32270:	blt	322ac <ftello64@plt+0x209e4>
   32274:	ldr	r0, [sp, #32]
   32278:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3227c:	ldr	r2, [sp, #36]	; 0x24
   32280:	add	r1, r1, r2, lsl #3
   32284:	ldr	r1, [r1]
   32288:	add	r0, r0, r1
   3228c:	ldr	r1, [sp, #32]
   32290:	ldr	r2, [fp, #8]
   32294:	ldr	r2, [r2]
   32298:	add	r1, r1, r2
   3229c:	ldr	r2, [sp, #44]	; 0x2c
   322a0:	bl	115ec <memcmp@plt>
   322a4:	cmp	r0, #0
   322a8:	beq	322b8 <ftello64@plt+0x209f0>
   322ac:	mvn	r0, #0
   322b0:	str	r0, [fp, #-12]
   322b4:	b	3249c <ftello64@plt+0x20bd4>
   322b8:	b	322bc <ftello64@plt+0x209f4>
   322bc:	b	322c0 <ftello64@plt+0x209f8>
   322c0:	b	322c4 <ftello64@plt+0x209fc>
   322c4:	ldr	r0, [sp, #44]	; 0x2c
   322c8:	cmp	r0, #0
   322cc:	bne	32360 <ftello64@plt+0x20a98>
   322d0:	ldr	r0, [fp, #16]
   322d4:	ldr	r1, [fp, #12]
   322d8:	bl	277dc <ftello64@plt+0x15f14>
   322dc:	and	r0, r0, #1
   322e0:	strb	r0, [sp, #27]
   322e4:	ldrb	r0, [sp, #27]
   322e8:	mvn	r1, #0
   322ec:	eor	r0, r0, r1
   322f0:	tst	r0, #1
   322f4:	beq	32304 <ftello64@plt+0x20a3c>
   322f8:	mvn	r0, #1
   322fc:	str	r0, [fp, #-12]
   32300:	b	3249c <ftello64@plt+0x20bd4>
   32304:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32308:	ldr	r0, [r0, #20]
   3230c:	ldr	r1, [fp, #12]
   32310:	add	r1, r1, r1, lsl #1
   32314:	add	r0, r0, r1, lsl #2
   32318:	ldr	r0, [r0, #8]
   3231c:	ldr	r0, [r0]
   32320:	str	r0, [sp, #28]
   32324:	ldr	r0, [fp, #-16]
   32328:	ldr	r0, [r0, #100]	; 0x64
   3232c:	ldr	r1, [fp, #8]
   32330:	ldr	r1, [r1]
   32334:	add	r0, r0, r1, lsl #2
   32338:	ldr	r0, [r0]
   3233c:	add	r0, r0, #4
   32340:	ldr	r1, [sp, #28]
   32344:	bl	27c98 <ftello64@plt+0x163d0>
   32348:	cmp	r0, #0
   3234c:	beq	3235c <ftello64@plt+0x20a94>
   32350:	ldr	r0, [sp, #28]
   32354:	str	r0, [fp, #-12]
   32358:	b	3249c <ftello64@plt+0x20bd4>
   3235c:	b	32360 <ftello64@plt+0x20a98>
   32360:	b	32364 <ftello64@plt+0x20a9c>
   32364:	b	32368 <ftello64@plt+0x20aa0>
   32368:	ldr	r0, [sp, #44]	; 0x2c
   3236c:	cmp	r0, #0
   32370:	bne	3239c <ftello64@plt+0x20ad4>
   32374:	ldr	r0, [fp, #-16]
   32378:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3237c:	ldr	r1, [r1]
   32380:	ldr	r2, [fp, #12]
   32384:	add	r1, r1, r2, lsl #3
   32388:	ldr	r2, [fp, #8]
   3238c:	ldr	r2, [r2]
   32390:	bl	2e2d8 <ftello64@plt+0x1ca10>
   32394:	tst	r0, #1
   32398:	beq	32490 <ftello64@plt+0x20bc8>
   3239c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   323a0:	ldr	r0, [r0, #12]
   323a4:	ldr	r1, [fp, #12]
   323a8:	add	r0, r0, r1, lsl #2
   323ac:	ldr	r0, [r0]
   323b0:	str	r0, [sp, #20]
   323b4:	ldr	r0, [sp, #44]	; 0x2c
   323b8:	cmp	r0, #0
   323bc:	bne	323d4 <ftello64@plt+0x20b0c>
   323c0:	ldr	r0, [fp, #8]
   323c4:	ldr	r0, [r0]
   323c8:	add	r0, r0, #1
   323cc:	str	r0, [sp, #16]
   323d0:	b	323e8 <ftello64@plt+0x20b20>
   323d4:	ldr	r0, [fp, #8]
   323d8:	ldr	r0, [r0]
   323dc:	ldr	r1, [sp, #44]	; 0x2c
   323e0:	add	r0, r0, r1
   323e4:	str	r0, [sp, #16]
   323e8:	ldr	r0, [sp, #16]
   323ec:	ldr	r1, [fp, #8]
   323f0:	str	r0, [r1]
   323f4:	ldr	r0, [fp, #20]
   323f8:	movw	r1, #0
   323fc:	cmp	r0, r1
   32400:	beq	32478 <ftello64@plt+0x20bb0>
   32404:	ldr	r0, [fp, #8]
   32408:	ldr	r0, [r0]
   3240c:	ldr	r1, [fp, #-16]
   32410:	ldr	r1, [r1, #92]	; 0x5c
   32414:	cmp	r0, r1
   32418:	bgt	3246c <ftello64@plt+0x20ba4>
   3241c:	ldr	r0, [fp, #-16]
   32420:	ldr	r0, [r0, #100]	; 0x64
   32424:	ldr	r1, [fp, #8]
   32428:	ldr	r1, [r1]
   3242c:	add	r0, r0, r1, lsl #2
   32430:	ldr	r0, [r0]
   32434:	movw	r1, #0
   32438:	cmp	r0, r1
   3243c:	beq	3246c <ftello64@plt+0x20ba4>
   32440:	ldr	r0, [fp, #-16]
   32444:	ldr	r0, [r0, #100]	; 0x64
   32448:	ldr	r1, [fp, #8]
   3244c:	ldr	r1, [r1]
   32450:	add	r0, r0, r1, lsl #2
   32454:	ldr	r0, [r0]
   32458:	add	r0, r0, #4
   3245c:	ldr	r1, [sp, #20]
   32460:	bl	27c98 <ftello64@plt+0x163d0>
   32464:	cmp	r0, #0
   32468:	bne	32478 <ftello64@plt+0x20bb0>
   3246c:	mvn	r0, #0
   32470:	str	r0, [fp, #-12]
   32474:	b	3249c <ftello64@plt+0x20bd4>
   32478:	ldr	r0, [fp, #16]
   3247c:	movw	r1, #0
   32480:	str	r1, [r0, #4]
   32484:	ldr	r0, [sp, #20]
   32488:	str	r0, [fp, #-12]
   3248c:	b	3249c <ftello64@plt+0x20bd4>
   32490:	b	32494 <ftello64@plt+0x20bcc>
   32494:	mvn	r0, #0
   32498:	str	r0, [fp, #-12]
   3249c:	ldr	r0, [fp, #-12]
   324a0:	sub	sp, fp, #8
   324a4:	pop	{r4, r5, fp, pc}
   324a8:	push	{fp, lr}
   324ac:	mov	fp, sp
   324b0:	sub	sp, sp, #8
   324b4:	str	r0, [sp, #4]
   324b8:	ldr	r0, [sp, #4]
   324bc:	ldr	r0, [r0, #8]
   324c0:	ldr	r1, [sp, #4]
   324c4:	ldr	r1, [r1]
   324c8:	bl	32504 <ftello64@plt+0x20c3c>
   324cc:	ldr	r0, [sp, #4]
   324d0:	bl	32518 <ftello64@plt+0x20c50>
   324d4:	ldr	r0, [sp, #4]
   324d8:	add	r0, r0, #12
   324dc:	ldr	r1, [sp, #4]
   324e0:	str	r0, [r1, #8]
   324e4:	ldr	r0, [sp, #4]
   324e8:	movw	r1, #0
   324ec:	str	r1, [r0]
   324f0:	bl	32554 <ftello64@plt+0x20c8c>
   324f4:	ldr	r1, [sp, #4]
   324f8:	str	r0, [r1, #4]
   324fc:	mov	sp, fp
   32500:	pop	{fp, pc}
   32504:	sub	sp, sp, #8
   32508:	str	r0, [sp, #4]
   3250c:	str	r1, [sp]
   32510:	add	sp, sp, #8
   32514:	bx	lr
   32518:	push	{fp, lr}
   3251c:	mov	fp, sp
   32520:	sub	sp, sp, #8
   32524:	str	r0, [sp, #4]
   32528:	ldr	r0, [sp, #4]
   3252c:	ldr	r0, [r0, #8]
   32530:	ldr	r1, [sp, #4]
   32534:	add	r1, r1, #12
   32538:	cmp	r0, r1
   3253c:	beq	3254c <ftello64@plt+0x20c84>
   32540:	ldr	r0, [sp, #4]
   32544:	ldr	r0, [r0, #8]
   32548:	bl	17078 <ftello64@plt+0x57b0>
   3254c:	mov	sp, fp
   32550:	pop	{fp, pc}
   32554:	mvn	r0, #0
   32558:	bx	lr
   3255c:	push	{r4, sl, fp, lr}
   32560:	add	fp, sp, #8
   32564:	sub	sp, sp, #40	; 0x28
   32568:	ldr	ip, [fp, #16]
   3256c:	ldr	lr, [fp, #12]
   32570:	ldr	r4, [fp, #8]
   32574:	str	r0, [fp, #-16]
   32578:	str	r1, [fp, #-20]	; 0xffffffec
   3257c:	str	r2, [sp, #24]
   32580:	str	r3, [sp, #20]
   32584:	ldr	r0, [fp, #-16]
   32588:	ldr	r1, [r0]
   3258c:	add	r2, r1, #1
   32590:	str	r2, [r0]
   32594:	str	r1, [sp, #12]
   32598:	ldr	r0, [fp, #-16]
   3259c:	ldr	r0, [r0]
   325a0:	ldr	r1, [fp, #-16]
   325a4:	ldr	r1, [r1, #4]
   325a8:	cmp	r0, r1
   325ac:	bne	32608 <ftello64@plt+0x20d40>
   325b0:	ldr	r0, [fp, #-16]
   325b4:	ldr	r1, [r0, #4]
   325b8:	ldr	r0, [r0, #8]
   325bc:	lsl	r1, r1, #1
   325c0:	movw	r2, #24
   325c4:	mul	r1, r1, r2
   325c8:	bl	3845c <ftello64@plt+0x26b94>
   325cc:	str	r0, [sp, #8]
   325d0:	ldr	r0, [sp, #8]
   325d4:	movw	r1, #0
   325d8:	cmp	r0, r1
   325dc:	bne	325ec <ftello64@plt+0x20d24>
   325e0:	movw	r0, #12
   325e4:	str	r0, [fp, #-12]
   325e8:	b	3272c <ftello64@plt+0x20e64>
   325ec:	ldr	r0, [fp, #-16]
   325f0:	ldr	r1, [r0, #4]
   325f4:	lsl	r1, r1, #1
   325f8:	str	r1, [r0, #4]
   325fc:	ldr	r0, [sp, #8]
   32600:	ldr	r1, [fp, #-16]
   32604:	str	r0, [r1, #8]
   32608:	ldr	r0, [fp, #-20]	; 0xffffffec
   3260c:	ldr	r1, [fp, #-16]
   32610:	ldr	r1, [r1, #8]
   32614:	ldr	r2, [sp, #12]
   32618:	add	r2, r2, r2, lsl #1
   3261c:	str	r0, [r1, r2, lsl #3]
   32620:	ldr	r0, [sp, #24]
   32624:	ldr	r1, [fp, #-16]
   32628:	ldr	r1, [r1, #8]
   3262c:	ldr	r2, [sp, #12]
   32630:	add	r2, r2, r2, lsl #1
   32634:	add	r1, r1, r2, lsl #3
   32638:	str	r0, [r1, #4]
   3263c:	ldr	r0, [sp, #20]
   32640:	lsl	r1, r0, #1
   32644:	lsl	r0, r0, #4
   32648:	str	r1, [sp, #4]
   3264c:	bl	383ec <ftello64@plt+0x26b24>
   32650:	ldr	r1, [fp, #-16]
   32654:	ldr	r1, [r1, #8]
   32658:	ldr	r2, [sp, #12]
   3265c:	movw	r3, #24
   32660:	mul	r2, r2, r3
   32664:	add	r1, r1, r2
   32668:	str	r0, [r1, #8]
   3266c:	ldr	r0, [fp, #-16]
   32670:	ldr	r0, [r0, #8]
   32674:	ldr	r1, [sp, #12]
   32678:	mul	r1, r1, r3
   3267c:	add	r0, r0, r1
   32680:	ldr	r0, [r0, #8]
   32684:	movw	r1, #0
   32688:	cmp	r0, r1
   3268c:	bne	3269c <ftello64@plt+0x20dd4>
   32690:	movw	r0, #12
   32694:	str	r0, [fp, #-12]
   32698:	b	3272c <ftello64@plt+0x20e64>
   3269c:	ldr	r0, [fp, #-16]
   326a0:	ldr	r0, [r0, #8]
   326a4:	ldr	r1, [sp, #12]
   326a8:	add	r1, r1, r1, lsl #1
   326ac:	add	r0, r0, r1, lsl #3
   326b0:	ldr	r0, [r0, #8]
   326b4:	ldr	r1, [fp, #8]
   326b8:	ldr	r2, [sp, #20]
   326bc:	lsl	r2, r2, #3
   326c0:	bl	115b0 <memcpy@plt>
   326c4:	ldr	r1, [fp, #-16]
   326c8:	ldr	r1, [r1, #8]
   326cc:	ldr	r2, [sp, #12]
   326d0:	add	r2, r2, r2, lsl #1
   326d4:	add	r1, r1, r2, lsl #3
   326d8:	ldr	r1, [r1, #8]
   326dc:	ldr	r2, [sp, #20]
   326e0:	add	r1, r1, r2, lsl #3
   326e4:	lsl	r2, r2, #3
   326e8:	ldr	r3, [fp, #12]
   326ec:	str	r0, [sp]
   326f0:	mov	r0, r1
   326f4:	mov	r1, r3
   326f8:	bl	115b0 <memcpy@plt>
   326fc:	ldr	r0, [fp, #-16]
   32700:	ldr	r0, [r0, #8]
   32704:	ldr	r1, [sp, #12]
   32708:	movw	r2, #24
   3270c:	mul	r1, r1, r2
   32710:	add	r0, r0, r1
   32714:	add	r0, r0, #12
   32718:	ldr	r1, [fp, #16]
   3271c:	bl	27bc4 <ftello64@plt+0x162fc>
   32720:	str	r0, [sp, #16]
   32724:	ldr	r0, [sp, #16]
   32728:	str	r0, [fp, #-12]
   3272c:	ldr	r0, [fp, #-12]
   32730:	sub	sp, fp, #8
   32734:	pop	{r4, sl, fp, pc}
   32738:	push	{fp, lr}
   3273c:	mov	fp, sp
   32740:	sub	sp, sp, #144	; 0x90
   32744:	str	r0, [fp, #-4]
   32748:	str	r1, [fp, #-8]
   3274c:	ldr	r0, [fp, #-4]
   32750:	bl	11604 <strdup@plt>
   32754:	str	r0, [fp, #-12]
   32758:	ldr	r0, [fp, #-12]
   3275c:	movw	r1, #0
   32760:	cmp	r0, r1
   32764:	bne	3276c <ftello64@plt+0x20ea4>
   32768:	bl	361d4 <ftello64@plt+0x2490c>
   3276c:	bl	11664 <__ctype_get_mb_cur_max@plt>
   32770:	cmp	r0, #1
   32774:	bls	32a6c <ftello64@plt+0x211a4>
   32778:	ldr	r0, [fp, #-8]
   3277c:	cmp	r0, #0
   32780:	beq	3288c <ftello64@plt+0x20fc4>
   32784:	ldr	r0, [fp, #-12]
   32788:	str	r0, [sp, #92]	; 0x5c
   3278c:	ldr	r0, [sp, #92]	; 0x5c
   32790:	ldr	r1, [fp, #-12]
   32794:	str	r0, [sp, #56]	; 0x38
   32798:	mov	r0, r1
   3279c:	bl	1173c <strlen@plt>
   327a0:	ldr	r1, [sp, #56]	; 0x38
   327a4:	add	r0, r1, r0
   327a8:	str	r0, [sp, #72]	; 0x48
   327ac:	movw	r0, #0
   327b0:	strb	r0, [sp, #76]	; 0x4c
   327b4:	add	r1, sp, #72	; 0x48
   327b8:	add	r1, r1, #8
   327bc:	str	r0, [sp, #52]	; 0x34
   327c0:	mov	r0, r1
   327c4:	ldr	r1, [sp, #52]	; 0x34
   327c8:	and	r1, r1, #255	; 0xff
   327cc:	movw	r2, #8
   327d0:	bl	11790 <memset@plt>
   327d4:	ldr	r0, [sp, #52]	; 0x34
   327d8:	strb	r0, [sp, #88]	; 0x58
   327dc:	ldr	r0, [sp, #92]	; 0x5c
   327e0:	ldr	r1, [sp, #72]	; 0x48
   327e4:	cmp	r0, r1
   327e8:	movw	r0, #0
   327ec:	str	r0, [sp, #48]	; 0x30
   327f0:	bcs	32834 <ftello64@plt+0x20f6c>
   327f4:	add	r0, sp, #72	; 0x48
   327f8:	bl	39f90 <ftello64@plt+0x286c8>
   327fc:	movw	r0, #0
   32800:	ldrb	r0, [sp, #100]	; 0x64
   32804:	tst	r0, #1
   32808:	movw	r0, #0
   3280c:	str	r0, [sp, #44]	; 0x2c
   32810:	beq	3282c <ftello64@plt+0x20f64>
   32814:	ldr	r0, [sp, #104]	; 0x68
   32818:	bl	11724 <iswspace@plt>
   3281c:	cmp	r0, #0
   32820:	movw	r0, #0
   32824:	movne	r0, #1
   32828:	str	r0, [sp, #44]	; 0x2c
   3282c:	ldr	r0, [sp, #44]	; 0x2c
   32830:	str	r0, [sp, #48]	; 0x30
   32834:	ldr	r0, [sp, #48]	; 0x30
   32838:	tst	r0, #1
   3283c:	beq	32860 <ftello64@plt+0x20f98>
   32840:	b	32844 <ftello64@plt+0x20f7c>
   32844:	ldr	r0, [sp, #96]	; 0x60
   32848:	ldr	r1, [sp, #92]	; 0x5c
   3284c:	add	r0, r1, r0
   32850:	str	r0, [sp, #92]	; 0x5c
   32854:	movw	r0, #0
   32858:	strb	r0, [sp, #88]	; 0x58
   3285c:	b	327dc <ftello64@plt+0x20f14>
   32860:	ldr	r0, [fp, #-12]
   32864:	ldr	r1, [sp, #92]	; 0x5c
   32868:	ldr	r2, [sp, #92]	; 0x5c
   3286c:	str	r0, [sp, #40]	; 0x28
   32870:	mov	r0, r2
   32874:	str	r1, [sp, #36]	; 0x24
   32878:	bl	1173c <strlen@plt>
   3287c:	add	r2, r0, #1
   32880:	ldr	r0, [sp, #40]	; 0x28
   32884:	ldr	r1, [sp, #36]	; 0x24
   32888:	bl	11574 <memmove@plt>
   3288c:	ldr	r0, [fp, #-8]
   32890:	cmp	r0, #1
   32894:	beq	32a68 <ftello64@plt+0x211a0>
   32898:	movw	r0, #0
   3289c:	str	r0, [sp, #68]	; 0x44
   328a0:	ldr	r0, [fp, #-12]
   328a4:	str	r0, [sp, #92]	; 0x5c
   328a8:	ldr	r0, [sp, #92]	; 0x5c
   328ac:	ldr	r1, [fp, #-12]
   328b0:	str	r0, [sp, #32]
   328b4:	mov	r0, r1
   328b8:	bl	1173c <strlen@plt>
   328bc:	ldr	r1, [sp, #32]
   328c0:	add	r0, r1, r0
   328c4:	str	r0, [sp, #72]	; 0x48
   328c8:	movw	r0, #0
   328cc:	strb	r0, [sp, #76]	; 0x4c
   328d0:	add	r1, sp, #72	; 0x48
   328d4:	add	r1, r1, #8
   328d8:	str	r0, [sp, #28]
   328dc:	mov	r0, r1
   328e0:	ldr	r1, [sp, #28]
   328e4:	and	r1, r1, #255	; 0xff
   328e8:	movw	r2, #8
   328ec:	bl	11790 <memset@plt>
   328f0:	ldr	r0, [sp, #28]
   328f4:	strb	r0, [sp, #88]	; 0x58
   328f8:	ldr	r0, [sp, #92]	; 0x5c
   328fc:	ldr	r1, [sp, #72]	; 0x48
   32900:	cmp	r0, r1
   32904:	movw	r0, #0
   32908:	str	r0, [sp, #24]
   3290c:	bcs	32920 <ftello64@plt+0x21058>
   32910:	add	r0, sp, #72	; 0x48
   32914:	bl	39f90 <ftello64@plt+0x286c8>
   32918:	movw	r0, #1
   3291c:	str	r0, [sp, #24]
   32920:	ldr	r0, [sp, #24]
   32924:	tst	r0, #1
   32928:	beq	32a4c <ftello64@plt+0x21184>
   3292c:	ldr	r0, [sp, #68]	; 0x44
   32930:	cmp	r0, #0
   32934:	bne	32958 <ftello64@plt+0x21090>
   32938:	ldrb	r0, [sp, #100]	; 0x64
   3293c:	tst	r0, #1
   32940:	beq	32958 <ftello64@plt+0x21090>
   32944:	ldr	r0, [sp, #104]	; 0x68
   32948:	bl	11724 <iswspace@plt>
   3294c:	cmp	r0, #0
   32950:	beq	32958 <ftello64@plt+0x21090>
   32954:	b	32a30 <ftello64@plt+0x21168>
   32958:	ldr	r0, [sp, #68]	; 0x44
   3295c:	cmp	r0, #0
   32960:	bne	3298c <ftello64@plt+0x210c4>
   32964:	ldrb	r0, [sp, #100]	; 0x64
   32968:	tst	r0, #1
   3296c:	beq	32980 <ftello64@plt+0x210b8>
   32970:	ldr	r0, [sp, #104]	; 0x68
   32974:	bl	11724 <iswspace@plt>
   32978:	cmp	r0, #0
   3297c:	bne	3298c <ftello64@plt+0x210c4>
   32980:	movw	r0, #1
   32984:	str	r0, [sp, #68]	; 0x44
   32988:	b	32a30 <ftello64@plt+0x21168>
   3298c:	ldr	r0, [sp, #68]	; 0x44
   32990:	cmp	r0, #1
   32994:	bne	329b8 <ftello64@plt+0x210f0>
   32998:	ldrb	r0, [sp, #100]	; 0x64
   3299c:	tst	r0, #1
   329a0:	beq	329b4 <ftello64@plt+0x210ec>
   329a4:	ldr	r0, [sp, #104]	; 0x68
   329a8:	bl	11724 <iswspace@plt>
   329ac:	cmp	r0, #0
   329b0:	bne	329b8 <ftello64@plt+0x210f0>
   329b4:	b	32a30 <ftello64@plt+0x21168>
   329b8:	ldr	r0, [sp, #68]	; 0x44
   329bc:	cmp	r0, #1
   329c0:	bne	329f4 <ftello64@plt+0x2112c>
   329c4:	ldrb	r0, [sp, #100]	; 0x64
   329c8:	tst	r0, #1
   329cc:	beq	329f4 <ftello64@plt+0x2112c>
   329d0:	ldr	r0, [sp, #104]	; 0x68
   329d4:	bl	11724 <iswspace@plt>
   329d8:	cmp	r0, #0
   329dc:	beq	329f4 <ftello64@plt+0x2112c>
   329e0:	movw	r0, #2
   329e4:	str	r0, [sp, #68]	; 0x44
   329e8:	ldr	r0, [sp, #92]	; 0x5c
   329ec:	str	r0, [sp, #64]	; 0x40
   329f0:	b	32a2c <ftello64@plt+0x21164>
   329f4:	ldr	r0, [sp, #68]	; 0x44
   329f8:	cmp	r0, #2
   329fc:	bne	32a20 <ftello64@plt+0x21158>
   32a00:	ldrb	r0, [sp, #100]	; 0x64
   32a04:	tst	r0, #1
   32a08:	beq	32a20 <ftello64@plt+0x21158>
   32a0c:	ldr	r0, [sp, #104]	; 0x68
   32a10:	bl	11724 <iswspace@plt>
   32a14:	cmp	r0, #0
   32a18:	beq	32a20 <ftello64@plt+0x21158>
   32a1c:	b	32a28 <ftello64@plt+0x21160>
   32a20:	movw	r0, #1
   32a24:	str	r0, [sp, #68]	; 0x44
   32a28:	b	32a2c <ftello64@plt+0x21164>
   32a2c:	b	32a30 <ftello64@plt+0x21168>
   32a30:	ldr	r0, [sp, #96]	; 0x60
   32a34:	ldr	r1, [sp, #92]	; 0x5c
   32a38:	add	r0, r1, r0
   32a3c:	str	r0, [sp, #92]	; 0x5c
   32a40:	movw	r0, #0
   32a44:	strb	r0, [sp, #88]	; 0x58
   32a48:	b	328f8 <ftello64@plt+0x21030>
   32a4c:	ldr	r0, [sp, #68]	; 0x44
   32a50:	cmp	r0, #2
   32a54:	bne	32a64 <ftello64@plt+0x2119c>
   32a58:	ldr	r0, [sp, #64]	; 0x40
   32a5c:	movw	r1, #0
   32a60:	strb	r1, [r0]
   32a64:	b	32a68 <ftello64@plt+0x211a0>
   32a68:	b	32bc4 <ftello64@plt+0x212fc>
   32a6c:	ldr	r0, [fp, #-8]
   32a70:	cmp	r0, #0
   32a74:	beq	32b14 <ftello64@plt+0x2124c>
   32a78:	ldr	r0, [fp, #-12]
   32a7c:	str	r0, [sp, #60]	; 0x3c
   32a80:	ldr	r0, [sp, #60]	; 0x3c
   32a84:	ldrb	r0, [r0]
   32a88:	cmp	r0, #0
   32a8c:	movw	r0, #0
   32a90:	str	r0, [sp, #20]
   32a94:	beq	32ac8 <ftello64@plt+0x21200>
   32a98:	bl	1170c <__ctype_b_loc@plt>
   32a9c:	ldr	r0, [r0]
   32aa0:	ldr	r1, [sp, #60]	; 0x3c
   32aa4:	ldrb	r1, [r1]
   32aa8:	mov	r2, r1
   32aac:	add	r0, r0, r1, lsl #1
   32ab0:	ldrh	r0, [r0]
   32ab4:	and	r0, r0, #8192	; 0x2000
   32ab8:	cmp	r0, #0
   32abc:	movw	r0, #0
   32ac0:	movne	r0, #1
   32ac4:	str	r0, [sp, #20]
   32ac8:	ldr	r0, [sp, #20]
   32acc:	tst	r0, #1
   32ad0:	beq	32ae8 <ftello64@plt+0x21220>
   32ad4:	b	32ad8 <ftello64@plt+0x21210>
   32ad8:	ldr	r0, [sp, #60]	; 0x3c
   32adc:	add	r0, r0, #1
   32ae0:	str	r0, [sp, #60]	; 0x3c
   32ae4:	b	32a80 <ftello64@plt+0x211b8>
   32ae8:	ldr	r0, [fp, #-12]
   32aec:	ldr	r1, [sp, #60]	; 0x3c
   32af0:	ldr	r2, [sp, #60]	; 0x3c
   32af4:	str	r0, [sp, #16]
   32af8:	mov	r0, r2
   32afc:	str	r1, [sp, #12]
   32b00:	bl	1173c <strlen@plt>
   32b04:	add	r2, r0, #1
   32b08:	ldr	r0, [sp, #16]
   32b0c:	ldr	r1, [sp, #12]
   32b10:	bl	11574 <memmove@plt>
   32b14:	ldr	r0, [fp, #-8]
   32b18:	cmp	r0, #1
   32b1c:	beq	32bc0 <ftello64@plt+0x212f8>
   32b20:	ldr	r0, [fp, #-12]
   32b24:	ldr	r1, [fp, #-12]
   32b28:	str	r0, [sp, #8]
   32b2c:	mov	r0, r1
   32b30:	bl	1173c <strlen@plt>
   32b34:	ldr	r1, [sp, #8]
   32b38:	add	r0, r1, r0
   32b3c:	mvn	r1, #0
   32b40:	add	r0, r0, r1
   32b44:	str	r0, [sp, #60]	; 0x3c
   32b48:	ldr	r0, [sp, #60]	; 0x3c
   32b4c:	ldr	r1, [fp, #-12]
   32b50:	cmp	r0, r1
   32b54:	movw	r0, #0
   32b58:	str	r0, [sp, #4]
   32b5c:	bcc	32b90 <ftello64@plt+0x212c8>
   32b60:	bl	1170c <__ctype_b_loc@plt>
   32b64:	ldr	r0, [r0]
   32b68:	ldr	r1, [sp, #60]	; 0x3c
   32b6c:	ldrb	r1, [r1]
   32b70:	mov	r2, r1
   32b74:	add	r0, r0, r1, lsl #1
   32b78:	ldrh	r0, [r0]
   32b7c:	and	r0, r0, #8192	; 0x2000
   32b80:	cmp	r0, #0
   32b84:	movw	r0, #0
   32b88:	movne	r0, #1
   32b8c:	str	r0, [sp, #4]
   32b90:	ldr	r0, [sp, #4]
   32b94:	tst	r0, #1
   32b98:	beq	32bbc <ftello64@plt+0x212f4>
   32b9c:	ldr	r0, [sp, #60]	; 0x3c
   32ba0:	movw	r1, #0
   32ba4:	strb	r1, [r0]
   32ba8:	ldr	r0, [sp, #60]	; 0x3c
   32bac:	mvn	r1, #0
   32bb0:	add	r0, r0, r1
   32bb4:	str	r0, [sp, #60]	; 0x3c
   32bb8:	b	32b48 <ftello64@plt+0x21280>
   32bbc:	b	32bc0 <ftello64@plt+0x212f8>
   32bc0:	b	32bc4 <ftello64@plt+0x212fc>
   32bc4:	ldr	r0, [fp, #-12]
   32bc8:	mov	sp, fp
   32bcc:	pop	{fp, pc}
   32bd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32bd4:	add	fp, sp, #28
   32bd8:	sub	sp, sp, #196	; 0xc4
   32bdc:	ldr	ip, [fp, #12]
   32be0:	ldr	lr, [fp, #8]
   32be4:	str	r0, [fp, #-32]	; 0xffffffe0
   32be8:	str	r1, [fp, #-36]	; 0xffffffdc
   32bec:	str	r2, [fp, #-40]	; 0xffffffd8
   32bf0:	str	r3, [fp, #-44]	; 0xffffffd4
   32bf4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   32bf8:	movw	r1, #0
   32bfc:	cmp	r0, r1
   32c00:	beq	32c34 <ftello64@plt+0x2136c>
   32c04:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32c08:	ldr	r2, [fp, #-36]	; 0xffffffdc
   32c0c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   32c10:	ldr	r1, [fp, #-44]	; 0xffffffd4
   32c14:	movw	ip, #61647	; 0xf0cf
   32c18:	movt	ip, #3
   32c1c:	str	r1, [fp, #-48]	; 0xffffffd0
   32c20:	mov	r1, ip
   32c24:	ldr	ip, [fp, #-48]	; 0xffffffd0
   32c28:	str	ip, [sp]
   32c2c:	bl	11754 <fprintf@plt>
   32c30:	b	32c4c <ftello64@plt+0x21384>
   32c34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32c38:	ldr	r2, [fp, #-40]	; 0xffffffd8
   32c3c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   32c40:	movw	r1, #61659	; 0xf0db
   32c44:	movt	r1, #3
   32c48:	bl	11754 <fprintf@plt>
   32c4c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32c50:	movw	r1, #61666	; 0xf0e2
   32c54:	movt	r1, #3
   32c58:	str	r0, [fp, #-52]	; 0xffffffcc
   32c5c:	mov	r0, r1
   32c60:	bl	11730 <gettext@plt>
   32c64:	movw	r1, #62384	; 0xf3b0
   32c68:	movt	r1, #3
   32c6c:	movw	r3, #2022	; 0x7e6
   32c70:	ldr	r2, [fp, #-52]	; 0xffffffcc
   32c74:	str	r0, [fp, #-56]	; 0xffffffc8
   32c78:	mov	r0, r2
   32c7c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   32c80:	bl	11754 <fprintf@plt>
   32c84:	ldr	r1, [fp, #-32]	; 0xffffffe0
   32c88:	movw	r2, #58199	; 0xe357
   32c8c:	movt	r2, #3
   32c90:	str	r0, [fp, #-60]	; 0xffffffc4
   32c94:	mov	r0, r2
   32c98:	str	r2, [fp, #-64]	; 0xffffffc0
   32c9c:	bl	114e4 <fputs_unlocked@plt>
   32ca0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   32ca4:	movw	r2, #61670	; 0xf0e6
   32ca8:	movt	r2, #3
   32cac:	str	r0, [fp, #-68]	; 0xffffffbc
   32cb0:	mov	r0, r2
   32cb4:	str	r1, [fp, #-72]	; 0xffffffb8
   32cb8:	bl	11730 <gettext@plt>
   32cbc:	movw	r2, #61841	; 0xf191
   32cc0:	movt	r2, #3
   32cc4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   32cc8:	str	r0, [fp, #-76]	; 0xffffffb4
   32ccc:	mov	r0, r1
   32cd0:	ldr	r1, [fp, #-76]	; 0xffffffb4
   32cd4:	bl	11754 <fprintf@plt>
   32cd8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   32cdc:	ldr	r2, [fp, #-64]	; 0xffffffc0
   32ce0:	str	r0, [fp, #-80]	; 0xffffffb0
   32ce4:	mov	r0, r2
   32ce8:	bl	114e4 <fputs_unlocked@plt>
   32cec:	ldr	r1, [fp, #12]
   32cf0:	cmp	r1, #9
   32cf4:	str	r1, [fp, #-84]	; 0xffffffac
   32cf8:	bhi	33114 <ftello64@plt+0x2184c>
   32cfc:	add	r0, pc, #8
   32d00:	ldr	r1, [fp, #-84]	; 0xffffffac
   32d04:	ldr	r0, [r0, r1, lsl #2]
   32d08:	mov	pc, r0
   32d0c:	andeq	r2, r3, r4, lsr sp
   32d10:	andeq	r2, r3, r8, lsr sp
   32d14:	andeq	r2, r3, r0, ror sp
   32d18:			; <UNDEFINED> instruction: 0x00032db0
   32d1c:	andeq	r2, r3, r8, lsl #28
   32d20:	andeq	r2, r3, ip, ror #28
   32d24:	ldrdeq	r2, [r3], -ip
   32d28:	andeq	r2, r3, r8, asr pc
   32d2c:	andeq	r2, r3, r0, ror #31
   32d30:	andeq	r3, r3, r4, ror r0
   32d34:	b	331b0 <ftello64@plt+0x218e8>
   32d38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32d3c:	movw	r1, #61875	; 0xf1b3
   32d40:	movt	r1, #3
   32d44:	str	r0, [fp, #-88]	; 0xffffffa8
   32d48:	mov	r0, r1
   32d4c:	bl	11730 <gettext@plt>
   32d50:	ldr	r1, [fp, #8]
   32d54:	ldr	r2, [r1]
   32d58:	ldr	r1, [fp, #-88]	; 0xffffffa8
   32d5c:	str	r0, [fp, #-92]	; 0xffffffa4
   32d60:	mov	r0, r1
   32d64:	ldr	r1, [fp, #-92]	; 0xffffffa4
   32d68:	bl	11754 <fprintf@plt>
   32d6c:	b	331b0 <ftello64@plt+0x218e8>
   32d70:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32d74:	movw	r1, #61891	; 0xf1c3
   32d78:	movt	r1, #3
   32d7c:	str	r0, [fp, #-96]	; 0xffffffa0
   32d80:	mov	r0, r1
   32d84:	bl	11730 <gettext@plt>
   32d88:	ldr	r1, [fp, #8]
   32d8c:	ldr	r2, [r1]
   32d90:	ldr	r1, [fp, #8]
   32d94:	ldr	r3, [r1, #4]
   32d98:	ldr	r1, [fp, #-96]	; 0xffffffa0
   32d9c:	str	r0, [fp, #-100]	; 0xffffff9c
   32da0:	mov	r0, r1
   32da4:	ldr	r1, [fp, #-100]	; 0xffffff9c
   32da8:	bl	11754 <fprintf@plt>
   32dac:	b	331b0 <ftello64@plt+0x218e8>
   32db0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32db4:	movw	r1, #61914	; 0xf1da
   32db8:	movt	r1, #3
   32dbc:	str	r0, [fp, #-104]	; 0xffffff98
   32dc0:	mov	r0, r1
   32dc4:	bl	11730 <gettext@plt>
   32dc8:	ldr	r1, [fp, #8]
   32dcc:	ldr	r2, [r1]
   32dd0:	ldr	r1, [fp, #8]
   32dd4:	ldr	r3, [r1, #4]
   32dd8:	ldr	r1, [fp, #8]
   32ddc:	ldr	r1, [r1, #8]
   32de0:	ldr	ip, [fp, #-104]	; 0xffffff98
   32de4:	str	r0, [fp, #-108]	; 0xffffff94
   32de8:	mov	r0, ip
   32dec:	ldr	lr, [fp, #-108]	; 0xffffff94
   32df0:	str	r1, [sp, #112]	; 0x70
   32df4:	mov	r1, lr
   32df8:	ldr	r4, [sp, #112]	; 0x70
   32dfc:	str	r4, [sp]
   32e00:	bl	11754 <fprintf@plt>
   32e04:	b	331b0 <ftello64@plt+0x218e8>
   32e08:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32e0c:	movw	r1, #61942	; 0xf1f6
   32e10:	movt	r1, #3
   32e14:	str	r0, [sp, #108]	; 0x6c
   32e18:	mov	r0, r1
   32e1c:	bl	11730 <gettext@plt>
   32e20:	ldr	r1, [fp, #8]
   32e24:	ldr	r2, [r1]
   32e28:	ldr	r1, [fp, #8]
   32e2c:	ldr	r3, [r1, #4]
   32e30:	ldr	r1, [fp, #8]
   32e34:	ldr	r1, [r1, #8]
   32e38:	ldr	ip, [fp, #8]
   32e3c:	ldr	ip, [ip, #12]
   32e40:	ldr	lr, [sp, #108]	; 0x6c
   32e44:	str	r0, [sp, #104]	; 0x68
   32e48:	mov	r0, lr
   32e4c:	ldr	r4, [sp, #104]	; 0x68
   32e50:	str	r1, [sp, #100]	; 0x64
   32e54:	mov	r1, r4
   32e58:	ldr	r5, [sp, #100]	; 0x64
   32e5c:	str	r5, [sp]
   32e60:	str	ip, [sp, #4]
   32e64:	bl	11754 <fprintf@plt>
   32e68:	b	331b0 <ftello64@plt+0x218e8>
   32e6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32e70:	movw	r1, #61974	; 0xf216
   32e74:	movt	r1, #3
   32e78:	str	r0, [sp, #96]	; 0x60
   32e7c:	mov	r0, r1
   32e80:	bl	11730 <gettext@plt>
   32e84:	ldr	r1, [fp, #8]
   32e88:	ldr	r2, [r1]
   32e8c:	ldr	r1, [fp, #8]
   32e90:	ldr	r3, [r1, #4]
   32e94:	ldr	r1, [fp, #8]
   32e98:	ldr	r1, [r1, #8]
   32e9c:	ldr	ip, [fp, #8]
   32ea0:	ldr	ip, [ip, #12]
   32ea4:	ldr	lr, [fp, #8]
   32ea8:	ldr	lr, [lr, #16]
   32eac:	ldr	r4, [sp, #96]	; 0x60
   32eb0:	str	r0, [sp, #92]	; 0x5c
   32eb4:	mov	r0, r4
   32eb8:	ldr	r5, [sp, #92]	; 0x5c
   32ebc:	str	r1, [sp, #88]	; 0x58
   32ec0:	mov	r1, r5
   32ec4:	ldr	r6, [sp, #88]	; 0x58
   32ec8:	str	r6, [sp]
   32ecc:	str	ip, [sp, #4]
   32ed0:	str	lr, [sp, #8]
   32ed4:	bl	11754 <fprintf@plt>
   32ed8:	b	331b0 <ftello64@plt+0x218e8>
   32edc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32ee0:	movw	r1, #62010	; 0xf23a
   32ee4:	movt	r1, #3
   32ee8:	str	r0, [sp, #84]	; 0x54
   32eec:	mov	r0, r1
   32ef0:	bl	11730 <gettext@plt>
   32ef4:	ldr	r1, [fp, #8]
   32ef8:	ldr	r2, [r1]
   32efc:	ldr	r1, [fp, #8]
   32f00:	ldr	r3, [r1, #4]
   32f04:	ldr	r1, [fp, #8]
   32f08:	ldr	r1, [r1, #8]
   32f0c:	ldr	ip, [fp, #8]
   32f10:	ldr	ip, [ip, #12]
   32f14:	ldr	lr, [fp, #8]
   32f18:	ldr	lr, [lr, #16]
   32f1c:	ldr	r4, [fp, #8]
   32f20:	ldr	r4, [r4, #20]
   32f24:	ldr	r5, [sp, #84]	; 0x54
   32f28:	str	r0, [sp, #80]	; 0x50
   32f2c:	mov	r0, r5
   32f30:	ldr	r6, [sp, #80]	; 0x50
   32f34:	str	r1, [sp, #76]	; 0x4c
   32f38:	mov	r1, r6
   32f3c:	ldr	r7, [sp, #76]	; 0x4c
   32f40:	str	r7, [sp]
   32f44:	str	ip, [sp, #4]
   32f48:	str	lr, [sp, #8]
   32f4c:	str	r4, [sp, #12]
   32f50:	bl	11754 <fprintf@plt>
   32f54:	b	331b0 <ftello64@plt+0x218e8>
   32f58:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32f5c:	movw	r1, #62050	; 0xf262
   32f60:	movt	r1, #3
   32f64:	str	r0, [sp, #72]	; 0x48
   32f68:	mov	r0, r1
   32f6c:	bl	11730 <gettext@plt>
   32f70:	ldr	r1, [fp, #8]
   32f74:	ldr	r2, [r1]
   32f78:	ldr	r1, [fp, #8]
   32f7c:	ldr	r3, [r1, #4]
   32f80:	ldr	r1, [fp, #8]
   32f84:	ldr	r1, [r1, #8]
   32f88:	ldr	ip, [fp, #8]
   32f8c:	ldr	ip, [ip, #12]
   32f90:	ldr	lr, [fp, #8]
   32f94:	ldr	lr, [lr, #16]
   32f98:	ldr	r4, [fp, #8]
   32f9c:	ldr	r4, [r4, #20]
   32fa0:	ldr	r5, [fp, #8]
   32fa4:	ldr	r5, [r5, #24]
   32fa8:	ldr	r6, [sp, #72]	; 0x48
   32fac:	str	r0, [sp, #68]	; 0x44
   32fb0:	mov	r0, r6
   32fb4:	ldr	r7, [sp, #68]	; 0x44
   32fb8:	str	r1, [sp, #64]	; 0x40
   32fbc:	mov	r1, r7
   32fc0:	ldr	r8, [sp, #64]	; 0x40
   32fc4:	str	r8, [sp]
   32fc8:	str	ip, [sp, #4]
   32fcc:	str	lr, [sp, #8]
   32fd0:	str	r4, [sp, #12]
   32fd4:	str	r5, [sp, #16]
   32fd8:	bl	11754 <fprintf@plt>
   32fdc:	b	331b0 <ftello64@plt+0x218e8>
   32fe0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   32fe4:	movw	r1, #62094	; 0xf28e
   32fe8:	movt	r1, #3
   32fec:	str	r0, [sp, #60]	; 0x3c
   32ff0:	mov	r0, r1
   32ff4:	bl	11730 <gettext@plt>
   32ff8:	ldr	r1, [fp, #8]
   32ffc:	ldr	r2, [r1]
   33000:	ldr	r1, [fp, #8]
   33004:	ldr	r3, [r1, #4]
   33008:	ldr	r1, [fp, #8]
   3300c:	ldr	r1, [r1, #8]
   33010:	ldr	ip, [fp, #8]
   33014:	ldr	ip, [ip, #12]
   33018:	ldr	lr, [fp, #8]
   3301c:	ldr	lr, [lr, #16]
   33020:	ldr	r4, [fp, #8]
   33024:	ldr	r4, [r4, #20]
   33028:	ldr	r5, [fp, #8]
   3302c:	ldr	r5, [r5, #24]
   33030:	ldr	r6, [fp, #8]
   33034:	ldr	r6, [r6, #28]
   33038:	ldr	r7, [sp, #60]	; 0x3c
   3303c:	str	r0, [sp, #56]	; 0x38
   33040:	mov	r0, r7
   33044:	ldr	r8, [sp, #56]	; 0x38
   33048:	str	r1, [sp, #52]	; 0x34
   3304c:	mov	r1, r8
   33050:	ldr	r9, [sp, #52]	; 0x34
   33054:	str	r9, [sp]
   33058:	str	ip, [sp, #4]
   3305c:	str	lr, [sp, #8]
   33060:	str	r4, [sp, #12]
   33064:	str	r5, [sp, #16]
   33068:	str	r6, [sp, #20]
   3306c:	bl	11754 <fprintf@plt>
   33070:	b	331b0 <ftello64@plt+0x218e8>
   33074:	ldr	r0, [fp, #-32]	; 0xffffffe0
   33078:	movw	r1, #62142	; 0xf2be
   3307c:	movt	r1, #3
   33080:	str	r0, [sp, #48]	; 0x30
   33084:	mov	r0, r1
   33088:	bl	11730 <gettext@plt>
   3308c:	ldr	r1, [fp, #8]
   33090:	ldr	r2, [r1]
   33094:	ldr	r1, [fp, #8]
   33098:	ldr	r3, [r1, #4]
   3309c:	ldr	r1, [fp, #8]
   330a0:	ldr	r1, [r1, #8]
   330a4:	ldr	ip, [fp, #8]
   330a8:	ldr	ip, [ip, #12]
   330ac:	ldr	lr, [fp, #8]
   330b0:	ldr	lr, [lr, #16]
   330b4:	ldr	r4, [fp, #8]
   330b8:	ldr	r4, [r4, #20]
   330bc:	ldr	r5, [fp, #8]
   330c0:	ldr	r5, [r5, #24]
   330c4:	ldr	r6, [fp, #8]
   330c8:	ldr	r6, [r6, #28]
   330cc:	ldr	r7, [fp, #8]
   330d0:	ldr	r7, [r7, #32]
   330d4:	ldr	r8, [sp, #48]	; 0x30
   330d8:	str	r0, [sp, #44]	; 0x2c
   330dc:	mov	r0, r8
   330e0:	ldr	r9, [sp, #44]	; 0x2c
   330e4:	str	r1, [sp, #40]	; 0x28
   330e8:	mov	r1, r9
   330ec:	ldr	sl, [sp, #40]	; 0x28
   330f0:	str	sl, [sp]
   330f4:	str	ip, [sp, #4]
   330f8:	str	lr, [sp, #8]
   330fc:	str	r4, [sp, #12]
   33100:	str	r5, [sp, #16]
   33104:	str	r6, [sp, #20]
   33108:	str	r7, [sp, #24]
   3310c:	bl	11754 <fprintf@plt>
   33110:	b	331b0 <ftello64@plt+0x218e8>
   33114:	ldr	r0, [fp, #-32]	; 0xffffffe0
   33118:	movw	r1, #62194	; 0xf2f2
   3311c:	movt	r1, #3
   33120:	str	r0, [sp, #36]	; 0x24
   33124:	mov	r0, r1
   33128:	bl	11730 <gettext@plt>
   3312c:	ldr	r1, [fp, #8]
   33130:	ldr	r2, [r1]
   33134:	ldr	r1, [fp, #8]
   33138:	ldr	r3, [r1, #4]
   3313c:	ldr	r1, [fp, #8]
   33140:	ldr	r1, [r1, #8]
   33144:	ldr	ip, [fp, #8]
   33148:	ldr	ip, [ip, #12]
   3314c:	ldr	lr, [fp, #8]
   33150:	ldr	lr, [lr, #16]
   33154:	ldr	r4, [fp, #8]
   33158:	ldr	r4, [r4, #20]
   3315c:	ldr	r5, [fp, #8]
   33160:	ldr	r5, [r5, #24]
   33164:	ldr	r6, [fp, #8]
   33168:	ldr	r6, [r6, #28]
   3316c:	ldr	r7, [fp, #8]
   33170:	ldr	r7, [r7, #32]
   33174:	ldr	r8, [sp, #36]	; 0x24
   33178:	str	r0, [sp, #32]
   3317c:	mov	r0, r8
   33180:	ldr	r9, [sp, #32]
   33184:	str	r1, [sp, #28]
   33188:	mov	r1, r9
   3318c:	ldr	sl, [sp, #28]
   33190:	str	sl, [sp]
   33194:	str	ip, [sp, #4]
   33198:	str	lr, [sp, #8]
   3319c:	str	r4, [sp, #12]
   331a0:	str	r5, [sp, #16]
   331a4:	str	r6, [sp, #20]
   331a8:	str	r7, [sp, #24]
   331ac:	bl	11754 <fprintf@plt>
   331b0:	sub	sp, fp, #28
   331b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   331b8:	push	{fp, lr}
   331bc:	mov	fp, sp
   331c0:	sub	sp, sp, #32
   331c4:	ldr	ip, [fp, #8]
   331c8:	str	r0, [fp, #-4]
   331cc:	str	r1, [fp, #-8]
   331d0:	str	r2, [fp, #-12]
   331d4:	str	r3, [sp, #16]
   331d8:	movw	r0, #0
   331dc:	str	r0, [sp, #12]
   331e0:	ldr	r0, [fp, #8]
   331e4:	ldr	r1, [sp, #12]
   331e8:	add	r0, r0, r1, lsl #2
   331ec:	ldr	r0, [r0]
   331f0:	movw	r1, #0
   331f4:	cmp	r0, r1
   331f8:	beq	33210 <ftello64@plt+0x21948>
   331fc:	b	33200 <ftello64@plt+0x21938>
   33200:	ldr	r0, [sp, #12]
   33204:	add	r0, r0, #1
   33208:	str	r0, [sp, #12]
   3320c:	b	331e0 <ftello64@plt+0x21918>
   33210:	ldr	r0, [fp, #-4]
   33214:	ldr	r1, [fp, #-8]
   33218:	ldr	r2, [fp, #-12]
   3321c:	ldr	r3, [sp, #16]
   33220:	ldr	ip, [fp, #8]
   33224:	ldr	lr, [sp, #12]
   33228:	str	ip, [sp]
   3322c:	str	lr, [sp, #4]
   33230:	bl	32bd0 <ftello64@plt+0x21308>
   33234:	mov	sp, fp
   33238:	pop	{fp, pc}
   3323c:	push	{fp, lr}
   33240:	mov	fp, sp
   33244:	sub	sp, sp, #80	; 0x50
   33248:	ldr	ip, [fp, #8]
   3324c:	str	ip, [fp, #-4]
   33250:	str	r0, [fp, #-8]
   33254:	str	r1, [fp, #-12]
   33258:	str	r2, [fp, #-16]
   3325c:	str	r3, [fp, #-20]	; 0xffffffec
   33260:	movw	r0, #0
   33264:	str	r0, [fp, #-24]	; 0xffffffe8
   33268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3326c:	cmp	r0, #10
   33270:	movw	r0, #0
   33274:	str	r0, [sp, #12]
   33278:	bcs	332b0 <ftello64@plt+0x219e8>
   3327c:	ldr	r0, [fp, #-4]
   33280:	add	r1, r0, #4
   33284:	str	r1, [fp, #-4]
   33288:	ldr	r0, [r0]
   3328c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33290:	add	r2, sp, #16
   33294:	add	r1, r2, r1, lsl #2
   33298:	str	r0, [r1]
   3329c:	movw	r1, #0
   332a0:	cmp	r0, r1
   332a4:	movw	r0, #0
   332a8:	movne	r0, #1
   332ac:	str	r0, [sp, #12]
   332b0:	ldr	r0, [sp, #12]
   332b4:	tst	r0, #1
   332b8:	beq	332d0 <ftello64@plt+0x21a08>
   332bc:	b	332c0 <ftello64@plt+0x219f8>
   332c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   332c4:	add	r0, r0, #1
   332c8:	str	r0, [fp, #-24]	; 0xffffffe8
   332cc:	b	33268 <ftello64@plt+0x219a0>
   332d0:	add	r0, sp, #16
   332d4:	ldr	r1, [fp, #-8]
   332d8:	ldr	r2, [fp, #-12]
   332dc:	ldr	r3, [fp, #-16]
   332e0:	ldr	ip, [fp, #-20]	; 0xffffffec
   332e4:	ldr	lr, [fp, #-24]	; 0xffffffe8
   332e8:	str	r0, [sp, #8]
   332ec:	mov	r0, r1
   332f0:	mov	r1, r2
   332f4:	mov	r2, r3
   332f8:	mov	r3, ip
   332fc:	ldr	ip, [sp, #8]
   33300:	str	ip, [sp]
   33304:	str	lr, [sp, #4]
   33308:	bl	32bd0 <ftello64@plt+0x21308>
   3330c:	mov	sp, fp
   33310:	pop	{fp, pc}
   33314:	push	{fp, lr}
   33318:	mov	fp, sp
   3331c:	sub	sp, sp, #24
   33320:	str	r0, [fp, #-4]
   33324:	str	r1, [fp, #-8]
   33328:	str	r2, [sp, #12]
   3332c:	str	r3, [sp, #8]
   33330:	add	r0, fp, #8
   33334:	str	r0, [sp, #4]
   33338:	ldr	r0, [fp, #-4]
   3333c:	ldr	r1, [fp, #-8]
   33340:	ldr	r2, [sp, #12]
   33344:	ldr	r3, [sp, #8]
   33348:	ldr	ip, [sp, #4]
   3334c:	mov	lr, sp
   33350:	str	ip, [lr]
   33354:	bl	3323c <ftello64@plt+0x21974>
   33358:	add	r0, sp, #4
   3335c:	mov	sp, fp
   33360:	pop	{fp, pc}
   33364:	push	{fp, lr}
   33368:	mov	fp, sp
   3336c:	sub	sp, sp, #16
   33370:	movw	r0, #492	; 0x1ec
   33374:	movt	r0, #5
   33378:	ldr	r1, [r0]
   3337c:	movw	r0, #58199	; 0xe357
   33380:	movt	r0, #3
   33384:	bl	114e4 <fputs_unlocked@plt>
   33388:	movw	r1, #62254	; 0xf32e
   3338c:	movt	r1, #3
   33390:	str	r0, [fp, #-4]
   33394:	mov	r0, r1
   33398:	bl	11730 <gettext@plt>
   3339c:	movw	r1, #62274	; 0xf342
   333a0:	movt	r1, #3
   333a4:	bl	11544 <printf@plt>
   333a8:	movw	r1, #62296	; 0xf358
   333ac:	movt	r1, #3
   333b0:	str	r0, [sp, #8]
   333b4:	mov	r0, r1
   333b8:	bl	11730 <gettext@plt>
   333bc:	movw	r1, #59382	; 0xe7f6
   333c0:	movt	r1, #3
   333c4:	movw	r2, #59691	; 0xe92b
   333c8:	movt	r2, #3
   333cc:	bl	11544 <printf@plt>
   333d0:	movw	r1, #62316	; 0xf36c
   333d4:	movt	r1, #3
   333d8:	str	r0, [sp, #4]
   333dc:	mov	r0, r1
   333e0:	bl	11730 <gettext@plt>
   333e4:	movw	r1, #62355	; 0xf393
   333e8:	movt	r1, #3
   333ec:	bl	11544 <printf@plt>
   333f0:	mov	sp, fp
   333f4:	pop	{fp, pc}
   333f8:	push	{fp, lr}
   333fc:	mov	fp, sp
   33400:	sub	sp, sp, #16
   33404:	str	r0, [fp, #-4]
   33408:	str	r1, [sp, #8]
   3340c:	str	r2, [sp, #4]
   33410:	ldr	r0, [fp, #-4]
   33414:	ldr	r1, [sp, #8]
   33418:	ldr	r2, [sp, #4]
   3341c:	bl	33428 <ftello64@plt+0x21b60>
   33420:	mov	sp, fp
   33424:	pop	{fp, pc}
   33428:	push	{fp, lr}
   3342c:	mov	fp, sp
   33430:	sub	sp, sp, #16
   33434:	str	r0, [fp, #-4]
   33438:	str	r1, [sp, #8]
   3343c:	str	r2, [sp, #4]
   33440:	ldr	r0, [fp, #-4]
   33444:	ldr	r1, [sp, #8]
   33448:	ldr	r2, [sp, #4]
   3344c:	bl	3b744 <ftello64@plt+0x29e7c>
   33450:	str	r0, [sp]
   33454:	ldr	r0, [sp]
   33458:	movw	r1, #0
   3345c:	cmp	r0, r1
   33460:	bne	33490 <ftello64@plt+0x21bc8>
   33464:	ldr	r0, [fp, #-4]
   33468:	movw	r1, #0
   3346c:	cmp	r0, r1
   33470:	beq	3348c <ftello64@plt+0x21bc4>
   33474:	ldr	r0, [sp, #8]
   33478:	cmp	r0, #0
   3347c:	beq	33490 <ftello64@plt+0x21bc8>
   33480:	ldr	r0, [sp, #4]
   33484:	cmp	r0, #0
   33488:	beq	33490 <ftello64@plt+0x21bc8>
   3348c:	bl	361d4 <ftello64@plt+0x2490c>
   33490:	ldr	r0, [sp]
   33494:	mov	sp, fp
   33498:	pop	{fp, pc}
   3349c:	push	{fp, lr}
   334a0:	mov	fp, sp
   334a4:	sub	sp, sp, #8
   334a8:	str	r0, [sp, #4]
   334ac:	ldr	r0, [sp, #4]
   334b0:	bl	383ec <ftello64@plt+0x26b24>
   334b4:	bl	334c0 <ftello64@plt+0x21bf8>
   334b8:	mov	sp, fp
   334bc:	pop	{fp, pc}
   334c0:	push	{fp, lr}
   334c4:	mov	fp, sp
   334c8:	sub	sp, sp, #8
   334cc:	str	r0, [sp, #4]
   334d0:	ldr	r0, [sp, #4]
   334d4:	movw	r1, #0
   334d8:	cmp	r0, r1
   334dc:	bne	334e4 <ftello64@plt+0x21c1c>
   334e0:	bl	361d4 <ftello64@plt+0x2490c>
   334e4:	ldr	r0, [sp, #4]
   334e8:	mov	sp, fp
   334ec:	pop	{fp, pc}
   334f0:	push	{fp, lr}
   334f4:	mov	fp, sp
   334f8:	sub	sp, sp, #8
   334fc:	str	r0, [sp, #4]
   33500:	ldr	r0, [sp, #4]
   33504:	bl	39d7c <ftello64@plt+0x284b4>
   33508:	bl	334c0 <ftello64@plt+0x21bf8>
   3350c:	mov	sp, fp
   33510:	pop	{fp, pc}
   33514:	push	{fp, lr}
   33518:	mov	fp, sp
   3351c:	sub	sp, sp, #8
   33520:	str	r0, [sp, #4]
   33524:	ldr	r0, [sp, #4]
   33528:	bl	3349c <ftello64@plt+0x21bd4>
   3352c:	mov	sp, fp
   33530:	pop	{fp, pc}
   33534:	push	{fp, lr}
   33538:	mov	fp, sp
   3353c:	sub	sp, sp, #16
   33540:	str	r0, [fp, #-4]
   33544:	str	r1, [sp, #8]
   33548:	ldr	r0, [fp, #-4]
   3354c:	ldr	r1, [sp, #8]
   33550:	bl	3845c <ftello64@plt+0x26b94>
   33554:	str	r0, [sp, #4]
   33558:	ldr	r0, [sp, #4]
   3355c:	movw	r1, #0
   33560:	cmp	r0, r1
   33564:	bne	33588 <ftello64@plt+0x21cc0>
   33568:	ldr	r0, [fp, #-4]
   3356c:	movw	r1, #0
   33570:	cmp	r0, r1
   33574:	beq	33584 <ftello64@plt+0x21cbc>
   33578:	ldr	r0, [sp, #8]
   3357c:	cmp	r0, #0
   33580:	beq	33588 <ftello64@plt+0x21cc0>
   33584:	bl	361d4 <ftello64@plt+0x2490c>
   33588:	ldr	r0, [sp, #4]
   3358c:	mov	sp, fp
   33590:	pop	{fp, pc}
   33594:	push	{fp, lr}
   33598:	mov	fp, sp
   3359c:	sub	sp, sp, #8
   335a0:	str	r0, [sp, #4]
   335a4:	str	r1, [sp]
   335a8:	ldr	r0, [sp, #4]
   335ac:	ldr	r1, [sp]
   335b0:	bl	39dbc <ftello64@plt+0x284f4>
   335b4:	bl	334c0 <ftello64@plt+0x21bf8>
   335b8:	mov	sp, fp
   335bc:	pop	{fp, pc}
   335c0:	push	{fp, lr}
   335c4:	mov	fp, sp
   335c8:	sub	sp, sp, #16
   335cc:	str	r0, [fp, #-4]
   335d0:	str	r1, [sp, #8]
   335d4:	str	r2, [sp, #4]
   335d8:	ldr	r0, [fp, #-4]
   335dc:	ldr	r1, [sp, #8]
   335e0:	ldr	r2, [sp, #4]
   335e4:	bl	39eb4 <ftello64@plt+0x285ec>
   335e8:	bl	334c0 <ftello64@plt+0x21bf8>
   335ec:	mov	sp, fp
   335f0:	pop	{fp, pc}
   335f4:	push	{fp, lr}
   335f8:	mov	fp, sp
   335fc:	sub	sp, sp, #8
   33600:	str	r0, [sp, #4]
   33604:	str	r1, [sp]
   33608:	ldr	r1, [sp, #4]
   3360c:	ldr	r2, [sp]
   33610:	movw	r0, #0
   33614:	bl	33428 <ftello64@plt+0x21b60>
   33618:	mov	sp, fp
   3361c:	pop	{fp, pc}
   33620:	push	{fp, lr}
   33624:	mov	fp, sp
   33628:	sub	sp, sp, #8
   3362c:	str	r0, [sp, #4]
   33630:	str	r1, [sp]
   33634:	ldr	r1, [sp, #4]
   33638:	ldr	r2, [sp]
   3363c:	movw	r0, #0
   33640:	bl	335c0 <ftello64@plt+0x21cf8>
   33644:	mov	sp, fp
   33648:	pop	{fp, pc}
   3364c:	push	{fp, lr}
   33650:	mov	fp, sp
   33654:	sub	sp, sp, #8
   33658:	str	r0, [sp, #4]
   3365c:	str	r1, [sp]
   33660:	ldr	r0, [sp, #4]
   33664:	ldr	r1, [sp]
   33668:	movw	r2, #1
   3366c:	bl	33678 <ftello64@plt+0x21db0>
   33670:	mov	sp, fp
   33674:	pop	{fp, pc}
   33678:	push	{fp, lr}
   3367c:	mov	fp, sp
   33680:	sub	sp, sp, #16
   33684:	str	r0, [fp, #-4]
   33688:	str	r1, [sp, #8]
   3368c:	str	r2, [sp, #4]
   33690:	ldr	r0, [sp, #8]
   33694:	ldr	r0, [r0]
   33698:	str	r0, [sp]
   3369c:	ldr	r0, [fp, #-4]
   336a0:	movw	r1, #0
   336a4:	cmp	r0, r1
   336a8:	bne	336f4 <ftello64@plt+0x21e2c>
   336ac:	ldr	r0, [sp]
   336b0:	cmp	r0, #0
   336b4:	bne	336f0 <ftello64@plt+0x21e28>
   336b8:	ldr	r0, [sp, #4]
   336bc:	movw	r1, #64	; 0x40
   336c0:	udiv	r0, r1, r0
   336c4:	str	r0, [sp]
   336c8:	ldr	r0, [sp]
   336cc:	cmp	r0, #0
   336d0:	movw	r0, #0
   336d4:	movne	r0, #1
   336d8:	mvn	r1, #0
   336dc:	eor	r0, r0, r1
   336e0:	and	r0, r0, #1
   336e4:	ldr	r1, [sp]
   336e8:	add	r0, r1, r0
   336ec:	str	r0, [sp]
   336f0:	b	33724 <ftello64@plt+0x21e5c>
   336f4:	ldr	r0, [sp]
   336f8:	ldr	r1, [sp]
   336fc:	lsr	r1, r1, #1
   33700:	add	r1, r1, #1
   33704:	adds	r0, r0, r1
   33708:	mov	r1, #0
   3370c:	adc	r1, r1, #0
   33710:	str	r0, [sp]
   33714:	tst	r1, #1
   33718:	beq	33720 <ftello64@plt+0x21e58>
   3371c:	bl	361d4 <ftello64@plt+0x2490c>
   33720:	b	33724 <ftello64@plt+0x21e5c>
   33724:	ldr	r0, [fp, #-4]
   33728:	ldr	r1, [sp]
   3372c:	ldr	r2, [sp, #4]
   33730:	bl	33428 <ftello64@plt+0x21b60>
   33734:	str	r0, [fp, #-4]
   33738:	ldr	r0, [sp]
   3373c:	ldr	r1, [sp, #8]
   33740:	str	r0, [r1]
   33744:	ldr	r0, [fp, #-4]
   33748:	mov	sp, fp
   3374c:	pop	{fp, pc}
   33750:	push	{fp, lr}
   33754:	mov	fp, sp
   33758:	sub	sp, sp, #216	; 0xd8
   3375c:	ldr	ip, [fp, #8]
   33760:	str	r0, [fp, #-4]
   33764:	str	r1, [fp, #-8]
   33768:	str	r2, [fp, #-12]
   3376c:	str	r3, [fp, #-16]
   33770:	ldr	r0, [fp, #-8]
   33774:	ldr	r0, [r0]
   33778:	str	r0, [fp, #-20]	; 0xffffffec
   3377c:	ldr	r0, [fp, #-20]	; 0xffffffec
   33780:	ldr	r1, [fp, #-20]	; 0xffffffec
   33784:	asr	r1, r1, #1
   33788:	add	r1, r0, r1
   3378c:	mov	r2, #1
   33790:	cmp	r1, r0
   33794:	movwvc	r2, #0
   33798:	str	r1, [fp, #-24]	; 0xffffffe8
   3379c:	tst	r2, #1
   337a0:	beq	337ac <ftello64@plt+0x21ee4>
   337a4:	ldr	r0, [pc, #4036]	; 34770 <ftello64@plt+0x22ea8>
   337a8:	str	r0, [fp, #-24]	; 0xffffffe8
   337ac:	ldr	r0, [fp, #-16]
   337b0:	movw	r1, #0
   337b4:	cmp	r1, r0
   337b8:	bgt	337d4 <ftello64@plt+0x21f0c>
   337bc:	ldr	r0, [fp, #-16]
   337c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   337c4:	cmp	r0, r1
   337c8:	bge	337d4 <ftello64@plt+0x21f0c>
   337cc:	ldr	r0, [fp, #-16]
   337d0:	str	r0, [fp, #-24]	; 0xffffffe8
   337d4:	b	33bac <ftello64@plt+0x222e4>
   337d8:	b	337dc <ftello64@plt+0x21f14>
   337dc:	ldr	r0, [fp, #8]
   337e0:	cmp	r0, #0
   337e4:	bge	338f8 <ftello64@plt+0x22030>
   337e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   337ec:	cmp	r0, #0
   337f0:	bge	3387c <ftello64@plt+0x21fb4>
   337f4:	b	337f8 <ftello64@plt+0x21f30>
   337f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   337fc:	ldr	r1, [fp, #8]
   33800:	movw	r2, #127	; 0x7f
   33804:	sdiv	r1, r2, r1
   33808:	cmp	r0, r1
   3380c:	blt	33998 <ftello64@plt+0x220d0>
   33810:	b	339b0 <ftello64@plt+0x220e8>
   33814:	b	33818 <ftello64@plt+0x21f50>
   33818:	ldr	r0, [pc, #4084]	; 34814 <ftello64@plt+0x22f4c>
   3381c:	ldr	r1, [fp, #8]
   33820:	cmp	r1, r0
   33824:	blt	3383c <ftello64@plt+0x21f74>
   33828:	b	33848 <ftello64@plt+0x21f80>
   3382c:	ldr	r0, [fp, #8]
   33830:	movw	r1, #0
   33834:	cmp	r1, r0
   33838:	bge	33848 <ftello64@plt+0x21f80>
   3383c:	movw	r0, #0
   33840:	str	r0, [fp, #-36]	; 0xffffffdc
   33844:	b	33860 <ftello64@plt+0x21f98>
   33848:	ldr	r0, [fp, #8]
   3384c:	movw	r1, #0
   33850:	sub	r0, r1, r0
   33854:	movw	r1, #127	; 0x7f
   33858:	sdiv	r0, r1, r0
   3385c:	str	r0, [fp, #-36]	; 0xffffffdc
   33860:	ldr	r0, [fp, #-36]	; 0xffffffdc
   33864:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33868:	mvn	r2, #0
   3386c:	sub	r1, r2, r1
   33870:	cmp	r0, r1
   33874:	ble	33998 <ftello64@plt+0x220d0>
   33878:	b	339b0 <ftello64@plt+0x220e8>
   3387c:	b	33880 <ftello64@plt+0x21fb8>
   33880:	b	338dc <ftello64@plt+0x22014>
   33884:	b	338dc <ftello64@plt+0x22014>
   33888:	ldr	r0, [fp, #8]
   3388c:	cmn	r0, #1
   33890:	bne	338dc <ftello64@plt+0x22014>
   33894:	b	33898 <ftello64@plt+0x21fd0>
   33898:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3389c:	mvn	r1, #127	; 0x7f
   338a0:	add	r0, r0, r1
   338a4:	movw	r1, #0
   338a8:	cmp	r1, r0
   338ac:	blt	33998 <ftello64@plt+0x220d0>
   338b0:	b	339b0 <ftello64@plt+0x220e8>
   338b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   338b8:	movw	r1, #0
   338bc:	cmp	r1, r0
   338c0:	bge	339b0 <ftello64@plt+0x220e8>
   338c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   338c8:	sub	r0, r0, #1
   338cc:	movw	r1, #127	; 0x7f
   338d0:	cmp	r1, r0
   338d4:	blt	33998 <ftello64@plt+0x220d0>
   338d8:	b	339b0 <ftello64@plt+0x220e8>
   338dc:	ldr	r0, [fp, #8]
   338e0:	mvn	r1, #127	; 0x7f
   338e4:	sdiv	r0, r1, r0
   338e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   338ec:	cmp	r0, r1
   338f0:	blt	33998 <ftello64@plt+0x220d0>
   338f4:	b	339b0 <ftello64@plt+0x220e8>
   338f8:	ldr	r0, [fp, #8]
   338fc:	cmp	r0, #0
   33900:	bne	33908 <ftello64@plt+0x22040>
   33904:	b	339b0 <ftello64@plt+0x220e8>
   33908:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3390c:	cmp	r0, #0
   33910:	bge	33980 <ftello64@plt+0x220b8>
   33914:	b	33918 <ftello64@plt+0x22050>
   33918:	b	33964 <ftello64@plt+0x2209c>
   3391c:	b	33964 <ftello64@plt+0x2209c>
   33920:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33924:	cmn	r0, #1
   33928:	bne	33964 <ftello64@plt+0x2209c>
   3392c:	b	33930 <ftello64@plt+0x22068>
   33930:	ldr	r0, [fp, #8]
   33934:	mvn	r1, #127	; 0x7f
   33938:	add	r0, r0, r1
   3393c:	movw	r1, #0
   33940:	cmp	r1, r0
   33944:	blt	33998 <ftello64@plt+0x220d0>
   33948:	b	339b0 <ftello64@plt+0x220e8>
   3394c:	ldr	r0, [fp, #8]
   33950:	sub	r0, r0, #1
   33954:	movw	r1, #127	; 0x7f
   33958:	cmp	r1, r0
   3395c:	blt	33998 <ftello64@plt+0x220d0>
   33960:	b	339b0 <ftello64@plt+0x220e8>
   33964:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33968:	mvn	r1, #127	; 0x7f
   3396c:	sdiv	r0, r1, r0
   33970:	ldr	r1, [fp, #8]
   33974:	cmp	r0, r1
   33978:	blt	33998 <ftello64@plt+0x220d0>
   3397c:	b	339b0 <ftello64@plt+0x220e8>
   33980:	ldr	r0, [fp, #8]
   33984:	movw	r1, #127	; 0x7f
   33988:	sdiv	r0, r1, r0
   3398c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33990:	cmp	r0, r1
   33994:	bge	339b0 <ftello64@plt+0x220e8>
   33998:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3399c:	ldr	r1, [fp, #8]
   339a0:	mul	r0, r0, r1
   339a4:	sxtb	r0, r0
   339a8:	str	r0, [fp, #-28]	; 0xffffffe4
   339ac:	b	34b74 <ftello64@plt+0x232ac>
   339b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   339b4:	ldr	r1, [fp, #8]
   339b8:	mul	r0, r0, r1
   339bc:	sxtb	r0, r0
   339c0:	str	r0, [fp, #-28]	; 0xffffffe4
   339c4:	b	34b80 <ftello64@plt+0x232b8>
   339c8:	ldr	r0, [fp, #8]
   339cc:	cmp	r0, #0
   339d0:	bge	33ae0 <ftello64@plt+0x22218>
   339d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   339d8:	cmp	r0, #0
   339dc:	bge	33a68 <ftello64@plt+0x221a0>
   339e0:	b	339e4 <ftello64@plt+0x2211c>
   339e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   339e8:	ldr	r1, [fp, #8]
   339ec:	movw	r2, #255	; 0xff
   339f0:	sdiv	r1, r2, r1
   339f4:	cmp	r0, r1
   339f8:	blt	33b7c <ftello64@plt+0x222b4>
   339fc:	b	33b94 <ftello64@plt+0x222cc>
   33a00:	b	33a04 <ftello64@plt+0x2213c>
   33a04:	ldr	r0, [pc, #3592]	; 34814 <ftello64@plt+0x22f4c>
   33a08:	ldr	r1, [fp, #8]
   33a0c:	cmp	r1, r0
   33a10:	blt	33a28 <ftello64@plt+0x22160>
   33a14:	b	33a34 <ftello64@plt+0x2216c>
   33a18:	ldr	r0, [fp, #8]
   33a1c:	movw	r1, #0
   33a20:	cmp	r1, r0
   33a24:	bge	33a34 <ftello64@plt+0x2216c>
   33a28:	movw	r0, #0
   33a2c:	str	r0, [fp, #-40]	; 0xffffffd8
   33a30:	b	33a4c <ftello64@plt+0x22184>
   33a34:	ldr	r0, [fp, #8]
   33a38:	movw	r1, #0
   33a3c:	sub	r0, r1, r0
   33a40:	movw	r1, #255	; 0xff
   33a44:	sdiv	r0, r1, r0
   33a48:	str	r0, [fp, #-40]	; 0xffffffd8
   33a4c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   33a50:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33a54:	mvn	r2, #0
   33a58:	sub	r1, r2, r1
   33a5c:	cmp	r0, r1
   33a60:	ble	33b7c <ftello64@plt+0x222b4>
   33a64:	b	33b94 <ftello64@plt+0x222cc>
   33a68:	b	33a6c <ftello64@plt+0x221a4>
   33a6c:	b	33ac4 <ftello64@plt+0x221fc>
   33a70:	b	33ac4 <ftello64@plt+0x221fc>
   33a74:	ldr	r0, [fp, #8]
   33a78:	cmn	r0, #1
   33a7c:	bne	33ac4 <ftello64@plt+0x221fc>
   33a80:	b	33a84 <ftello64@plt+0x221bc>
   33a84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33a88:	add	r0, r0, #0
   33a8c:	movw	r1, #0
   33a90:	cmp	r1, r0
   33a94:	blt	33b7c <ftello64@plt+0x222b4>
   33a98:	b	33b94 <ftello64@plt+0x222cc>
   33a9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33aa0:	movw	r1, #0
   33aa4:	cmp	r1, r0
   33aa8:	bge	33b94 <ftello64@plt+0x222cc>
   33aac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33ab0:	sub	r0, r0, #1
   33ab4:	mvn	r1, #0
   33ab8:	cmp	r1, r0
   33abc:	blt	33b7c <ftello64@plt+0x222b4>
   33ac0:	b	33b94 <ftello64@plt+0x222cc>
   33ac4:	ldr	r0, [fp, #8]
   33ac8:	movw	r1, #0
   33acc:	sdiv	r0, r1, r0
   33ad0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33ad4:	cmp	r0, r1
   33ad8:	blt	33b7c <ftello64@plt+0x222b4>
   33adc:	b	33b94 <ftello64@plt+0x222cc>
   33ae0:	ldr	r0, [fp, #8]
   33ae4:	cmp	r0, #0
   33ae8:	bne	33af0 <ftello64@plt+0x22228>
   33aec:	b	33b94 <ftello64@plt+0x222cc>
   33af0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33af4:	cmp	r0, #0
   33af8:	bge	33b64 <ftello64@plt+0x2229c>
   33afc:	b	33b00 <ftello64@plt+0x22238>
   33b00:	b	33b48 <ftello64@plt+0x22280>
   33b04:	b	33b48 <ftello64@plt+0x22280>
   33b08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33b0c:	cmn	r0, #1
   33b10:	bne	33b48 <ftello64@plt+0x22280>
   33b14:	b	33b18 <ftello64@plt+0x22250>
   33b18:	ldr	r0, [fp, #8]
   33b1c:	add	r0, r0, #0
   33b20:	movw	r1, #0
   33b24:	cmp	r1, r0
   33b28:	blt	33b7c <ftello64@plt+0x222b4>
   33b2c:	b	33b94 <ftello64@plt+0x222cc>
   33b30:	ldr	r0, [fp, #8]
   33b34:	sub	r0, r0, #1
   33b38:	mvn	r1, #0
   33b3c:	cmp	r1, r0
   33b40:	blt	33b7c <ftello64@plt+0x222b4>
   33b44:	b	33b94 <ftello64@plt+0x222cc>
   33b48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33b4c:	movw	r1, #0
   33b50:	sdiv	r0, r1, r0
   33b54:	ldr	r1, [fp, #8]
   33b58:	cmp	r0, r1
   33b5c:	blt	33b7c <ftello64@plt+0x222b4>
   33b60:	b	33b94 <ftello64@plt+0x222cc>
   33b64:	ldr	r0, [fp, #8]
   33b68:	movw	r1, #255	; 0xff
   33b6c:	sdiv	r0, r1, r0
   33b70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33b74:	cmp	r0, r1
   33b78:	bge	33b94 <ftello64@plt+0x222cc>
   33b7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33b80:	ldr	r1, [fp, #8]
   33b84:	mul	r0, r0, r1
   33b88:	and	r0, r0, #255	; 0xff
   33b8c:	str	r0, [fp, #-28]	; 0xffffffe4
   33b90:	b	34b74 <ftello64@plt+0x232ac>
   33b94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33b98:	ldr	r1, [fp, #8]
   33b9c:	mul	r0, r0, r1
   33ba0:	and	r0, r0, #255	; 0xff
   33ba4:	str	r0, [fp, #-28]	; 0xffffffe4
   33ba8:	b	34b80 <ftello64@plt+0x232b8>
   33bac:	b	33f84 <ftello64@plt+0x226bc>
   33bb0:	b	33bb4 <ftello64@plt+0x222ec>
   33bb4:	ldr	r0, [fp, #8]
   33bb8:	cmp	r0, #0
   33bbc:	bge	33cd0 <ftello64@plt+0x22408>
   33bc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33bc4:	cmp	r0, #0
   33bc8:	bge	33c54 <ftello64@plt+0x2238c>
   33bcc:	b	33bd0 <ftello64@plt+0x22308>
   33bd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33bd4:	ldr	r1, [fp, #8]
   33bd8:	movw	r2, #32767	; 0x7fff
   33bdc:	sdiv	r1, r2, r1
   33be0:	cmp	r0, r1
   33be4:	blt	33d70 <ftello64@plt+0x224a8>
   33be8:	b	33d88 <ftello64@plt+0x224c0>
   33bec:	b	33bf0 <ftello64@plt+0x22328>
   33bf0:	ldr	r0, [pc, #3100]	; 34814 <ftello64@plt+0x22f4c>
   33bf4:	ldr	r1, [fp, #8]
   33bf8:	cmp	r1, r0
   33bfc:	blt	33c14 <ftello64@plt+0x2234c>
   33c00:	b	33c20 <ftello64@plt+0x22358>
   33c04:	ldr	r0, [fp, #8]
   33c08:	movw	r1, #0
   33c0c:	cmp	r1, r0
   33c10:	bge	33c20 <ftello64@plt+0x22358>
   33c14:	movw	r0, #0
   33c18:	str	r0, [fp, #-44]	; 0xffffffd4
   33c1c:	b	33c38 <ftello64@plt+0x22370>
   33c20:	ldr	r0, [fp, #8]
   33c24:	movw	r1, #0
   33c28:	sub	r0, r1, r0
   33c2c:	movw	r1, #32767	; 0x7fff
   33c30:	sdiv	r0, r1, r0
   33c34:	str	r0, [fp, #-44]	; 0xffffffd4
   33c38:	ldr	r0, [fp, #-44]	; 0xffffffd4
   33c3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33c40:	mvn	r2, #0
   33c44:	sub	r1, r2, r1
   33c48:	cmp	r0, r1
   33c4c:	ble	33d70 <ftello64@plt+0x224a8>
   33c50:	b	33d88 <ftello64@plt+0x224c0>
   33c54:	b	33c58 <ftello64@plt+0x22390>
   33c58:	b	33cb4 <ftello64@plt+0x223ec>
   33c5c:	b	33cb4 <ftello64@plt+0x223ec>
   33c60:	ldr	r0, [fp, #8]
   33c64:	cmn	r0, #1
   33c68:	bne	33cb4 <ftello64@plt+0x223ec>
   33c6c:	b	33c70 <ftello64@plt+0x223a8>
   33c70:	ldr	r0, [pc, #4068]	; 34c5c <ftello64@plt+0x23394>
   33c74:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33c78:	add	r0, r1, r0
   33c7c:	movw	r1, #0
   33c80:	cmp	r1, r0
   33c84:	blt	33d70 <ftello64@plt+0x224a8>
   33c88:	b	33d88 <ftello64@plt+0x224c0>
   33c8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33c90:	movw	r1, #0
   33c94:	cmp	r1, r0
   33c98:	bge	33d88 <ftello64@plt+0x224c0>
   33c9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33ca0:	sub	r0, r0, #1
   33ca4:	movw	r1, #32767	; 0x7fff
   33ca8:	cmp	r1, r0
   33cac:	blt	33d70 <ftello64@plt+0x224a8>
   33cb0:	b	33d88 <ftello64@plt+0x224c0>
   33cb4:	ldr	r0, [pc, #4000]	; 34c5c <ftello64@plt+0x23394>
   33cb8:	ldr	r1, [fp, #8]
   33cbc:	sdiv	r0, r0, r1
   33cc0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33cc4:	cmp	r0, r1
   33cc8:	blt	33d70 <ftello64@plt+0x224a8>
   33ccc:	b	33d88 <ftello64@plt+0x224c0>
   33cd0:	ldr	r0, [fp, #8]
   33cd4:	cmp	r0, #0
   33cd8:	bne	33ce0 <ftello64@plt+0x22418>
   33cdc:	b	33d88 <ftello64@plt+0x224c0>
   33ce0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33ce4:	cmp	r0, #0
   33ce8:	bge	33d58 <ftello64@plt+0x22490>
   33cec:	b	33cf0 <ftello64@plt+0x22428>
   33cf0:	b	33d3c <ftello64@plt+0x22474>
   33cf4:	b	33d3c <ftello64@plt+0x22474>
   33cf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33cfc:	cmn	r0, #1
   33d00:	bne	33d3c <ftello64@plt+0x22474>
   33d04:	b	33d08 <ftello64@plt+0x22440>
   33d08:	ldr	r0, [pc, #3916]	; 34c5c <ftello64@plt+0x23394>
   33d0c:	ldr	r1, [fp, #8]
   33d10:	add	r0, r1, r0
   33d14:	movw	r1, #0
   33d18:	cmp	r1, r0
   33d1c:	blt	33d70 <ftello64@plt+0x224a8>
   33d20:	b	33d88 <ftello64@plt+0x224c0>
   33d24:	ldr	r0, [fp, #8]
   33d28:	sub	r0, r0, #1
   33d2c:	movw	r1, #32767	; 0x7fff
   33d30:	cmp	r1, r0
   33d34:	blt	33d70 <ftello64@plt+0x224a8>
   33d38:	b	33d88 <ftello64@plt+0x224c0>
   33d3c:	ldr	r0, [pc, #3864]	; 34c5c <ftello64@plt+0x23394>
   33d40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33d44:	sdiv	r0, r0, r1
   33d48:	ldr	r1, [fp, #8]
   33d4c:	cmp	r0, r1
   33d50:	blt	33d70 <ftello64@plt+0x224a8>
   33d54:	b	33d88 <ftello64@plt+0x224c0>
   33d58:	ldr	r0, [fp, #8]
   33d5c:	movw	r1, #32767	; 0x7fff
   33d60:	sdiv	r0, r1, r0
   33d64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33d68:	cmp	r0, r1
   33d6c:	bge	33d88 <ftello64@plt+0x224c0>
   33d70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33d74:	ldr	r1, [fp, #8]
   33d78:	mul	r0, r0, r1
   33d7c:	sxth	r0, r0
   33d80:	str	r0, [fp, #-28]	; 0xffffffe4
   33d84:	b	34b74 <ftello64@plt+0x232ac>
   33d88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33d8c:	ldr	r1, [fp, #8]
   33d90:	mul	r0, r0, r1
   33d94:	sxth	r0, r0
   33d98:	str	r0, [fp, #-28]	; 0xffffffe4
   33d9c:	b	34b80 <ftello64@plt+0x232b8>
   33da0:	ldr	r0, [fp, #8]
   33da4:	cmp	r0, #0
   33da8:	bge	33eb8 <ftello64@plt+0x225f0>
   33dac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33db0:	cmp	r0, #0
   33db4:	bge	33e40 <ftello64@plt+0x22578>
   33db8:	b	33dbc <ftello64@plt+0x224f4>
   33dbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33dc0:	ldr	r1, [fp, #8]
   33dc4:	movw	r2, #65535	; 0xffff
   33dc8:	sdiv	r1, r2, r1
   33dcc:	cmp	r0, r1
   33dd0:	blt	33f54 <ftello64@plt+0x2268c>
   33dd4:	b	33f6c <ftello64@plt+0x226a4>
   33dd8:	b	33ddc <ftello64@plt+0x22514>
   33ddc:	ldr	r0, [pc, #2608]	; 34814 <ftello64@plt+0x22f4c>
   33de0:	ldr	r1, [fp, #8]
   33de4:	cmp	r1, r0
   33de8:	blt	33e00 <ftello64@plt+0x22538>
   33dec:	b	33e0c <ftello64@plt+0x22544>
   33df0:	ldr	r0, [fp, #8]
   33df4:	movw	r1, #0
   33df8:	cmp	r1, r0
   33dfc:	bge	33e0c <ftello64@plt+0x22544>
   33e00:	movw	r0, #0
   33e04:	str	r0, [fp, #-48]	; 0xffffffd0
   33e08:	b	33e24 <ftello64@plt+0x2255c>
   33e0c:	ldr	r0, [fp, #8]
   33e10:	movw	r1, #0
   33e14:	sub	r0, r1, r0
   33e18:	movw	r1, #65535	; 0xffff
   33e1c:	sdiv	r0, r1, r0
   33e20:	str	r0, [fp, #-48]	; 0xffffffd0
   33e24:	ldr	r0, [fp, #-48]	; 0xffffffd0
   33e28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33e2c:	mvn	r2, #0
   33e30:	sub	r1, r2, r1
   33e34:	cmp	r0, r1
   33e38:	ble	33f54 <ftello64@plt+0x2268c>
   33e3c:	b	33f6c <ftello64@plt+0x226a4>
   33e40:	b	33e44 <ftello64@plt+0x2257c>
   33e44:	b	33e9c <ftello64@plt+0x225d4>
   33e48:	b	33e9c <ftello64@plt+0x225d4>
   33e4c:	ldr	r0, [fp, #8]
   33e50:	cmn	r0, #1
   33e54:	bne	33e9c <ftello64@plt+0x225d4>
   33e58:	b	33e5c <ftello64@plt+0x22594>
   33e5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33e60:	add	r0, r0, #0
   33e64:	movw	r1, #0
   33e68:	cmp	r1, r0
   33e6c:	blt	33f54 <ftello64@plt+0x2268c>
   33e70:	b	33f6c <ftello64@plt+0x226a4>
   33e74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33e78:	movw	r1, #0
   33e7c:	cmp	r1, r0
   33e80:	bge	33f6c <ftello64@plt+0x226a4>
   33e84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33e88:	sub	r0, r0, #1
   33e8c:	mvn	r1, #0
   33e90:	cmp	r1, r0
   33e94:	blt	33f54 <ftello64@plt+0x2268c>
   33e98:	b	33f6c <ftello64@plt+0x226a4>
   33e9c:	ldr	r0, [fp, #8]
   33ea0:	movw	r1, #0
   33ea4:	sdiv	r0, r1, r0
   33ea8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33eac:	cmp	r0, r1
   33eb0:	blt	33f54 <ftello64@plt+0x2268c>
   33eb4:	b	33f6c <ftello64@plt+0x226a4>
   33eb8:	ldr	r0, [fp, #8]
   33ebc:	cmp	r0, #0
   33ec0:	bne	33ec8 <ftello64@plt+0x22600>
   33ec4:	b	33f6c <ftello64@plt+0x226a4>
   33ec8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33ecc:	cmp	r0, #0
   33ed0:	bge	33f3c <ftello64@plt+0x22674>
   33ed4:	b	33ed8 <ftello64@plt+0x22610>
   33ed8:	b	33f20 <ftello64@plt+0x22658>
   33edc:	b	33f20 <ftello64@plt+0x22658>
   33ee0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33ee4:	cmn	r0, #1
   33ee8:	bne	33f20 <ftello64@plt+0x22658>
   33eec:	b	33ef0 <ftello64@plt+0x22628>
   33ef0:	ldr	r0, [fp, #8]
   33ef4:	add	r0, r0, #0
   33ef8:	movw	r1, #0
   33efc:	cmp	r1, r0
   33f00:	blt	33f54 <ftello64@plt+0x2268c>
   33f04:	b	33f6c <ftello64@plt+0x226a4>
   33f08:	ldr	r0, [fp, #8]
   33f0c:	sub	r0, r0, #1
   33f10:	mvn	r1, #0
   33f14:	cmp	r1, r0
   33f18:	blt	33f54 <ftello64@plt+0x2268c>
   33f1c:	b	33f6c <ftello64@plt+0x226a4>
   33f20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33f24:	movw	r1, #0
   33f28:	sdiv	r0, r1, r0
   33f2c:	ldr	r1, [fp, #8]
   33f30:	cmp	r0, r1
   33f34:	blt	33f54 <ftello64@plt+0x2268c>
   33f38:	b	33f6c <ftello64@plt+0x226a4>
   33f3c:	ldr	r0, [fp, #8]
   33f40:	movw	r1, #65535	; 0xffff
   33f44:	sdiv	r0, r1, r0
   33f48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33f4c:	cmp	r0, r1
   33f50:	bge	33f6c <ftello64@plt+0x226a4>
   33f54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33f58:	ldr	r1, [fp, #8]
   33f5c:	mul	r0, r0, r1
   33f60:	uxth	r0, r0
   33f64:	str	r0, [fp, #-28]	; 0xffffffe4
   33f68:	b	34b74 <ftello64@plt+0x232ac>
   33f6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33f70:	ldr	r1, [fp, #8]
   33f74:	mul	r0, r0, r1
   33f78:	uxth	r0, r0
   33f7c:	str	r0, [fp, #-28]	; 0xffffffe4
   33f80:	b	34b80 <ftello64@plt+0x232b8>
   33f84:	b	33f88 <ftello64@plt+0x226c0>
   33f88:	b	33f8c <ftello64@plt+0x226c4>
   33f8c:	ldr	r0, [fp, #8]
   33f90:	cmp	r0, #0
   33f94:	bge	34098 <ftello64@plt+0x227d0>
   33f98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33f9c:	cmp	r0, #0
   33fa0:	bge	3402c <ftello64@plt+0x22764>
   33fa4:	b	33fa8 <ftello64@plt+0x226e0>
   33fa8:	ldr	r0, [pc, #1984]	; 34770 <ftello64@plt+0x22ea8>
   33fac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33fb0:	ldr	r2, [fp, #8]
   33fb4:	sdiv	r0, r0, r2
   33fb8:	cmp	r1, r0
   33fbc:	blt	34128 <ftello64@plt+0x22860>
   33fc0:	b	3413c <ftello64@plt+0x22874>
   33fc4:	b	33fc8 <ftello64@plt+0x22700>
   33fc8:	ldr	r0, [pc, #2116]	; 34814 <ftello64@plt+0x22f4c>
   33fcc:	ldr	r1, [fp, #8]
   33fd0:	cmp	r1, r0
   33fd4:	blt	33fec <ftello64@plt+0x22724>
   33fd8:	b	33ff8 <ftello64@plt+0x22730>
   33fdc:	ldr	r0, [fp, #8]
   33fe0:	movw	r1, #0
   33fe4:	cmp	r1, r0
   33fe8:	bge	33ff8 <ftello64@plt+0x22730>
   33fec:	movw	r0, #0
   33ff0:	str	r0, [fp, #-52]	; 0xffffffcc
   33ff4:	b	34010 <ftello64@plt+0x22748>
   33ff8:	ldr	r0, [pc, #1904]	; 34770 <ftello64@plt+0x22ea8>
   33ffc:	ldr	r1, [fp, #8]
   34000:	movw	r2, #0
   34004:	sub	r1, r2, r1
   34008:	sdiv	r0, r0, r1
   3400c:	str	r0, [fp, #-52]	; 0xffffffcc
   34010:	ldr	r0, [fp, #-52]	; 0xffffffcc
   34014:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34018:	mvn	r2, #0
   3401c:	sub	r1, r2, r1
   34020:	cmp	r0, r1
   34024:	ble	34128 <ftello64@plt+0x22860>
   34028:	b	3413c <ftello64@plt+0x22874>
   3402c:	ldr	r0, [fp, #8]
   34030:	cmn	r0, #1
   34034:	bne	3407c <ftello64@plt+0x227b4>
   34038:	b	3403c <ftello64@plt+0x22774>
   3403c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34040:	add	r0, r0, #-2147483648	; 0x80000000
   34044:	movw	r1, #0
   34048:	cmp	r1, r0
   3404c:	blt	34128 <ftello64@plt+0x22860>
   34050:	b	3413c <ftello64@plt+0x22874>
   34054:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34058:	movw	r1, #0
   3405c:	cmp	r1, r0
   34060:	bge	3413c <ftello64@plt+0x22874>
   34064:	ldr	r0, [pc, #1796]	; 34770 <ftello64@plt+0x22ea8>
   34068:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3406c:	sub	r1, r1, #1
   34070:	cmp	r0, r1
   34074:	blt	34128 <ftello64@plt+0x22860>
   34078:	b	3413c <ftello64@plt+0x22874>
   3407c:	ldr	r0, [pc, #4080]	; 35074 <ftello64@plt+0x237ac>
   34080:	ldr	r1, [fp, #8]
   34084:	sdiv	r0, r0, r1
   34088:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3408c:	cmp	r0, r1
   34090:	blt	34128 <ftello64@plt+0x22860>
   34094:	b	3413c <ftello64@plt+0x22874>
   34098:	ldr	r0, [fp, #8]
   3409c:	cmp	r0, #0
   340a0:	bne	340a8 <ftello64@plt+0x227e0>
   340a4:	b	3413c <ftello64@plt+0x22874>
   340a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   340ac:	cmp	r0, #0
   340b0:	bge	34110 <ftello64@plt+0x22848>
   340b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   340b8:	cmn	r0, #1
   340bc:	bne	340f4 <ftello64@plt+0x2282c>
   340c0:	b	340c4 <ftello64@plt+0x227fc>
   340c4:	ldr	r0, [fp, #8]
   340c8:	add	r0, r0, #-2147483648	; 0x80000000
   340cc:	movw	r1, #0
   340d0:	cmp	r1, r0
   340d4:	blt	34128 <ftello64@plt+0x22860>
   340d8:	b	3413c <ftello64@plt+0x22874>
   340dc:	ldr	r0, [pc, #1676]	; 34770 <ftello64@plt+0x22ea8>
   340e0:	ldr	r1, [fp, #8]
   340e4:	sub	r1, r1, #1
   340e8:	cmp	r0, r1
   340ec:	blt	34128 <ftello64@plt+0x22860>
   340f0:	b	3413c <ftello64@plt+0x22874>
   340f4:	ldr	r0, [pc, #3960]	; 35074 <ftello64@plt+0x237ac>
   340f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   340fc:	sdiv	r0, r0, r1
   34100:	ldr	r1, [fp, #8]
   34104:	cmp	r0, r1
   34108:	blt	34128 <ftello64@plt+0x22860>
   3410c:	b	3413c <ftello64@plt+0x22874>
   34110:	ldr	r0, [pc, #1624]	; 34770 <ftello64@plt+0x22ea8>
   34114:	ldr	r1, [fp, #8]
   34118:	sdiv	r0, r0, r1
   3411c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34120:	cmp	r0, r1
   34124:	bge	3413c <ftello64@plt+0x22874>
   34128:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3412c:	ldr	r1, [fp, #8]
   34130:	mul	r0, r0, r1
   34134:	str	r0, [fp, #-28]	; 0xffffffe4
   34138:	b	34b74 <ftello64@plt+0x232ac>
   3413c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34140:	ldr	r1, [fp, #8]
   34144:	mul	r0, r0, r1
   34148:	str	r0, [fp, #-28]	; 0xffffffe4
   3414c:	b	34b80 <ftello64@plt+0x232b8>
   34150:	ldr	r0, [fp, #8]
   34154:	cmp	r0, #0
   34158:	bge	34268 <ftello64@plt+0x229a0>
   3415c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34160:	cmp	r0, #0
   34164:	bge	341f0 <ftello64@plt+0x22928>
   34168:	b	34188 <ftello64@plt+0x228c0>
   3416c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34170:	ldr	r1, [fp, #8]
   34174:	mvn	r2, #0
   34178:	udiv	r1, r2, r1
   3417c:	cmp	r0, r1
   34180:	bcc	34304 <ftello64@plt+0x22a3c>
   34184:	b	34318 <ftello64@plt+0x22a50>
   34188:	b	3418c <ftello64@plt+0x228c4>
   3418c:	ldr	r0, [pc, #1664]	; 34814 <ftello64@plt+0x22f4c>
   34190:	ldr	r1, [fp, #8]
   34194:	cmp	r1, r0
   34198:	blt	341b0 <ftello64@plt+0x228e8>
   3419c:	b	341bc <ftello64@plt+0x228f4>
   341a0:	ldr	r0, [fp, #8]
   341a4:	movw	r1, #0
   341a8:	cmp	r1, r0
   341ac:	bge	341bc <ftello64@plt+0x228f4>
   341b0:	movw	r0, #1
   341b4:	str	r0, [fp, #-56]	; 0xffffffc8
   341b8:	b	341d4 <ftello64@plt+0x2290c>
   341bc:	ldr	r0, [fp, #8]
   341c0:	movw	r1, #0
   341c4:	sub	r0, r1, r0
   341c8:	mvn	r1, #0
   341cc:	udiv	r0, r1, r0
   341d0:	str	r0, [fp, #-56]	; 0xffffffc8
   341d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   341d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   341dc:	mvn	r2, #0
   341e0:	sub	r1, r2, r1
   341e4:	cmp	r0, r1
   341e8:	bls	34304 <ftello64@plt+0x22a3c>
   341ec:	b	34318 <ftello64@plt+0x22a50>
   341f0:	b	341f4 <ftello64@plt+0x2292c>
   341f4:	b	3424c <ftello64@plt+0x22984>
   341f8:	b	3424c <ftello64@plt+0x22984>
   341fc:	ldr	r0, [fp, #8]
   34200:	cmn	r0, #1
   34204:	bne	3424c <ftello64@plt+0x22984>
   34208:	b	3420c <ftello64@plt+0x22944>
   3420c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34210:	add	r0, r0, #0
   34214:	movw	r1, #0
   34218:	cmp	r1, r0
   3421c:	blt	34304 <ftello64@plt+0x22a3c>
   34220:	b	34318 <ftello64@plt+0x22a50>
   34224:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34228:	movw	r1, #0
   3422c:	cmp	r1, r0
   34230:	bge	34318 <ftello64@plt+0x22a50>
   34234:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34238:	sub	r0, r0, #1
   3423c:	mvn	r1, #0
   34240:	cmp	r1, r0
   34244:	blt	34304 <ftello64@plt+0x22a3c>
   34248:	b	34318 <ftello64@plt+0x22a50>
   3424c:	ldr	r0, [fp, #8]
   34250:	movw	r1, #0
   34254:	sdiv	r0, r1, r0
   34258:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3425c:	cmp	r0, r1
   34260:	blt	34304 <ftello64@plt+0x22a3c>
   34264:	b	34318 <ftello64@plt+0x22a50>
   34268:	ldr	r0, [fp, #8]
   3426c:	cmp	r0, #0
   34270:	bne	34278 <ftello64@plt+0x229b0>
   34274:	b	34318 <ftello64@plt+0x22a50>
   34278:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3427c:	cmp	r0, #0
   34280:	bge	342ec <ftello64@plt+0x22a24>
   34284:	b	34288 <ftello64@plt+0x229c0>
   34288:	b	342d0 <ftello64@plt+0x22a08>
   3428c:	b	342d0 <ftello64@plt+0x22a08>
   34290:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34294:	cmn	r0, #1
   34298:	bne	342d0 <ftello64@plt+0x22a08>
   3429c:	b	342a0 <ftello64@plt+0x229d8>
   342a0:	ldr	r0, [fp, #8]
   342a4:	add	r0, r0, #0
   342a8:	movw	r1, #0
   342ac:	cmp	r1, r0
   342b0:	blt	34304 <ftello64@plt+0x22a3c>
   342b4:	b	34318 <ftello64@plt+0x22a50>
   342b8:	ldr	r0, [fp, #8]
   342bc:	sub	r0, r0, #1
   342c0:	mvn	r1, #0
   342c4:	cmp	r1, r0
   342c8:	blt	34304 <ftello64@plt+0x22a3c>
   342cc:	b	34318 <ftello64@plt+0x22a50>
   342d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   342d4:	movw	r1, #0
   342d8:	sdiv	r0, r1, r0
   342dc:	ldr	r1, [fp, #8]
   342e0:	cmp	r0, r1
   342e4:	blt	34304 <ftello64@plt+0x22a3c>
   342e8:	b	34318 <ftello64@plt+0x22a50>
   342ec:	ldr	r0, [fp, #8]
   342f0:	mvn	r1, #0
   342f4:	udiv	r0, r1, r0
   342f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   342fc:	cmp	r0, r1
   34300:	bcs	34318 <ftello64@plt+0x22a50>
   34304:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34308:	ldr	r1, [fp, #8]
   3430c:	mul	r0, r0, r1
   34310:	str	r0, [fp, #-28]	; 0xffffffe4
   34314:	b	34b74 <ftello64@plt+0x232ac>
   34318:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3431c:	ldr	r1, [fp, #8]
   34320:	mul	r0, r0, r1
   34324:	str	r0, [fp, #-28]	; 0xffffffe4
   34328:	b	34b80 <ftello64@plt+0x232b8>
   3432c:	b	34330 <ftello64@plt+0x22a68>
   34330:	b	34334 <ftello64@plt+0x22a6c>
   34334:	ldr	r0, [fp, #8]
   34338:	cmp	r0, #0
   3433c:	bge	34440 <ftello64@plt+0x22b78>
   34340:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34344:	cmp	r0, #0
   34348:	bge	343d4 <ftello64@plt+0x22b0c>
   3434c:	b	34350 <ftello64@plt+0x22a88>
   34350:	ldr	r0, [pc, #1048]	; 34770 <ftello64@plt+0x22ea8>
   34354:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34358:	ldr	r2, [fp, #8]
   3435c:	sdiv	r0, r0, r2
   34360:	cmp	r1, r0
   34364:	blt	344d0 <ftello64@plt+0x22c08>
   34368:	b	344e4 <ftello64@plt+0x22c1c>
   3436c:	b	34370 <ftello64@plt+0x22aa8>
   34370:	ldr	r0, [pc, #1180]	; 34814 <ftello64@plt+0x22f4c>
   34374:	ldr	r1, [fp, #8]
   34378:	cmp	r1, r0
   3437c:	blt	34394 <ftello64@plt+0x22acc>
   34380:	b	343a0 <ftello64@plt+0x22ad8>
   34384:	ldr	r0, [fp, #8]
   34388:	movw	r1, #0
   3438c:	cmp	r1, r0
   34390:	bge	343a0 <ftello64@plt+0x22ad8>
   34394:	movw	r0, #0
   34398:	str	r0, [fp, #-60]	; 0xffffffc4
   3439c:	b	343b8 <ftello64@plt+0x22af0>
   343a0:	ldr	r0, [pc, #968]	; 34770 <ftello64@plt+0x22ea8>
   343a4:	ldr	r1, [fp, #8]
   343a8:	movw	r2, #0
   343ac:	sub	r1, r2, r1
   343b0:	sdiv	r0, r0, r1
   343b4:	str	r0, [fp, #-60]	; 0xffffffc4
   343b8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   343bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   343c0:	mvn	r2, #0
   343c4:	sub	r1, r2, r1
   343c8:	cmp	r0, r1
   343cc:	ble	344d0 <ftello64@plt+0x22c08>
   343d0:	b	344e4 <ftello64@plt+0x22c1c>
   343d4:	ldr	r0, [fp, #8]
   343d8:	cmn	r0, #1
   343dc:	bne	34424 <ftello64@plt+0x22b5c>
   343e0:	b	343e4 <ftello64@plt+0x22b1c>
   343e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   343e8:	add	r0, r0, #-2147483648	; 0x80000000
   343ec:	movw	r1, #0
   343f0:	cmp	r1, r0
   343f4:	blt	344d0 <ftello64@plt+0x22c08>
   343f8:	b	344e4 <ftello64@plt+0x22c1c>
   343fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34400:	movw	r1, #0
   34404:	cmp	r1, r0
   34408:	bge	344e4 <ftello64@plt+0x22c1c>
   3440c:	ldr	r0, [pc, #860]	; 34770 <ftello64@plt+0x22ea8>
   34410:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34414:	sub	r1, r1, #1
   34418:	cmp	r0, r1
   3441c:	blt	344d0 <ftello64@plt+0x22c08>
   34420:	b	344e4 <ftello64@plt+0x22c1c>
   34424:	ldr	r0, [pc, #3144]	; 35074 <ftello64@plt+0x237ac>
   34428:	ldr	r1, [fp, #8]
   3442c:	sdiv	r0, r0, r1
   34430:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34434:	cmp	r0, r1
   34438:	blt	344d0 <ftello64@plt+0x22c08>
   3443c:	b	344e4 <ftello64@plt+0x22c1c>
   34440:	ldr	r0, [fp, #8]
   34444:	cmp	r0, #0
   34448:	bne	34450 <ftello64@plt+0x22b88>
   3444c:	b	344e4 <ftello64@plt+0x22c1c>
   34450:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34454:	cmp	r0, #0
   34458:	bge	344b8 <ftello64@plt+0x22bf0>
   3445c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34460:	cmn	r0, #1
   34464:	bne	3449c <ftello64@plt+0x22bd4>
   34468:	b	3446c <ftello64@plt+0x22ba4>
   3446c:	ldr	r0, [fp, #8]
   34470:	add	r0, r0, #-2147483648	; 0x80000000
   34474:	movw	r1, #0
   34478:	cmp	r1, r0
   3447c:	blt	344d0 <ftello64@plt+0x22c08>
   34480:	b	344e4 <ftello64@plt+0x22c1c>
   34484:	ldr	r0, [pc, #740]	; 34770 <ftello64@plt+0x22ea8>
   34488:	ldr	r1, [fp, #8]
   3448c:	sub	r1, r1, #1
   34490:	cmp	r0, r1
   34494:	blt	344d0 <ftello64@plt+0x22c08>
   34498:	b	344e4 <ftello64@plt+0x22c1c>
   3449c:	ldr	r0, [pc, #3024]	; 35074 <ftello64@plt+0x237ac>
   344a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   344a4:	sdiv	r0, r0, r1
   344a8:	ldr	r1, [fp, #8]
   344ac:	cmp	r0, r1
   344b0:	blt	344d0 <ftello64@plt+0x22c08>
   344b4:	b	344e4 <ftello64@plt+0x22c1c>
   344b8:	ldr	r0, [pc, #688]	; 34770 <ftello64@plt+0x22ea8>
   344bc:	ldr	r1, [fp, #8]
   344c0:	sdiv	r0, r0, r1
   344c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   344c8:	cmp	r0, r1
   344cc:	bge	344e4 <ftello64@plt+0x22c1c>
   344d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   344d4:	ldr	r1, [fp, #8]
   344d8:	mul	r0, r0, r1
   344dc:	str	r0, [fp, #-28]	; 0xffffffe4
   344e0:	b	34b74 <ftello64@plt+0x232ac>
   344e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   344e8:	ldr	r1, [fp, #8]
   344ec:	mul	r0, r0, r1
   344f0:	str	r0, [fp, #-28]	; 0xffffffe4
   344f4:	b	34b80 <ftello64@plt+0x232b8>
   344f8:	ldr	r0, [fp, #8]
   344fc:	cmp	r0, #0
   34500:	bge	34610 <ftello64@plt+0x22d48>
   34504:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34508:	cmp	r0, #0
   3450c:	bge	34598 <ftello64@plt+0x22cd0>
   34510:	b	34530 <ftello64@plt+0x22c68>
   34514:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34518:	ldr	r1, [fp, #8]
   3451c:	mvn	r2, #0
   34520:	udiv	r1, r2, r1
   34524:	cmp	r0, r1
   34528:	bcc	346ac <ftello64@plt+0x22de4>
   3452c:	b	346c0 <ftello64@plt+0x22df8>
   34530:	b	34534 <ftello64@plt+0x22c6c>
   34534:	ldr	r0, [pc, #728]	; 34814 <ftello64@plt+0x22f4c>
   34538:	ldr	r1, [fp, #8]
   3453c:	cmp	r1, r0
   34540:	blt	34558 <ftello64@plt+0x22c90>
   34544:	b	34564 <ftello64@plt+0x22c9c>
   34548:	ldr	r0, [fp, #8]
   3454c:	movw	r1, #0
   34550:	cmp	r1, r0
   34554:	bge	34564 <ftello64@plt+0x22c9c>
   34558:	movw	r0, #1
   3455c:	str	r0, [fp, #-64]	; 0xffffffc0
   34560:	b	3457c <ftello64@plt+0x22cb4>
   34564:	ldr	r0, [fp, #8]
   34568:	movw	r1, #0
   3456c:	sub	r0, r1, r0
   34570:	mvn	r1, #0
   34574:	udiv	r0, r1, r0
   34578:	str	r0, [fp, #-64]	; 0xffffffc0
   3457c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   34580:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34584:	mvn	r2, #0
   34588:	sub	r1, r2, r1
   3458c:	cmp	r0, r1
   34590:	bls	346ac <ftello64@plt+0x22de4>
   34594:	b	346c0 <ftello64@plt+0x22df8>
   34598:	b	3459c <ftello64@plt+0x22cd4>
   3459c:	b	345f4 <ftello64@plt+0x22d2c>
   345a0:	b	345f4 <ftello64@plt+0x22d2c>
   345a4:	ldr	r0, [fp, #8]
   345a8:	cmn	r0, #1
   345ac:	bne	345f4 <ftello64@plt+0x22d2c>
   345b0:	b	345b4 <ftello64@plt+0x22cec>
   345b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   345b8:	add	r0, r0, #0
   345bc:	movw	r1, #0
   345c0:	cmp	r1, r0
   345c4:	blt	346ac <ftello64@plt+0x22de4>
   345c8:	b	346c0 <ftello64@plt+0x22df8>
   345cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   345d0:	movw	r1, #0
   345d4:	cmp	r1, r0
   345d8:	bge	346c0 <ftello64@plt+0x22df8>
   345dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   345e0:	sub	r0, r0, #1
   345e4:	mvn	r1, #0
   345e8:	cmp	r1, r0
   345ec:	blt	346ac <ftello64@plt+0x22de4>
   345f0:	b	346c0 <ftello64@plt+0x22df8>
   345f4:	ldr	r0, [fp, #8]
   345f8:	movw	r1, #0
   345fc:	sdiv	r0, r1, r0
   34600:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34604:	cmp	r0, r1
   34608:	blt	346ac <ftello64@plt+0x22de4>
   3460c:	b	346c0 <ftello64@plt+0x22df8>
   34610:	ldr	r0, [fp, #8]
   34614:	cmp	r0, #0
   34618:	bne	34620 <ftello64@plt+0x22d58>
   3461c:	b	346c0 <ftello64@plt+0x22df8>
   34620:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34624:	cmp	r0, #0
   34628:	bge	34694 <ftello64@plt+0x22dcc>
   3462c:	b	34630 <ftello64@plt+0x22d68>
   34630:	b	34678 <ftello64@plt+0x22db0>
   34634:	b	34678 <ftello64@plt+0x22db0>
   34638:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3463c:	cmn	r0, #1
   34640:	bne	34678 <ftello64@plt+0x22db0>
   34644:	b	34648 <ftello64@plt+0x22d80>
   34648:	ldr	r0, [fp, #8]
   3464c:	add	r0, r0, #0
   34650:	movw	r1, #0
   34654:	cmp	r1, r0
   34658:	blt	346ac <ftello64@plt+0x22de4>
   3465c:	b	346c0 <ftello64@plt+0x22df8>
   34660:	ldr	r0, [fp, #8]
   34664:	sub	r0, r0, #1
   34668:	mvn	r1, #0
   3466c:	cmp	r1, r0
   34670:	blt	346ac <ftello64@plt+0x22de4>
   34674:	b	346c0 <ftello64@plt+0x22df8>
   34678:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3467c:	movw	r1, #0
   34680:	sdiv	r0, r1, r0
   34684:	ldr	r1, [fp, #8]
   34688:	cmp	r0, r1
   3468c:	blt	346ac <ftello64@plt+0x22de4>
   34690:	b	346c0 <ftello64@plt+0x22df8>
   34694:	ldr	r0, [fp, #8]
   34698:	mvn	r1, #0
   3469c:	udiv	r0, r1, r0
   346a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   346a4:	cmp	r0, r1
   346a8:	bcs	346c0 <ftello64@plt+0x22df8>
   346ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   346b0:	ldr	r1, [fp, #8]
   346b4:	mul	r0, r0, r1
   346b8:	str	r0, [fp, #-28]	; 0xffffffe4
   346bc:	b	34b74 <ftello64@plt+0x232ac>
   346c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   346c4:	ldr	r1, [fp, #8]
   346c8:	mul	r0, r0, r1
   346cc:	str	r0, [fp, #-28]	; 0xffffffe4
   346d0:	b	34b80 <ftello64@plt+0x232b8>
   346d4:	b	346d8 <ftello64@plt+0x22e10>
   346d8:	ldr	r0, [fp, #8]
   346dc:	cmp	r0, #0
   346e0:	bge	34850 <ftello64@plt+0x22f88>
   346e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   346e8:	cmp	r0, #0
   346ec:	bge	347c8 <ftello64@plt+0x22f00>
   346f0:	b	346f4 <ftello64@plt+0x22e2c>
   346f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   346f8:	ldr	r1, [fp, #8]
   346fc:	asr	r3, r1, #31
   34700:	mvn	r2, #0
   34704:	mvn	ip, #-2147483648	; 0x80000000
   34708:	str	r0, [fp, #-68]	; 0xffffffbc
   3470c:	mov	r0, r2
   34710:	str	r1, [fp, #-72]	; 0xffffffb8
   34714:	mov	r1, ip
   34718:	ldr	r2, [fp, #-72]	; 0xffffffb8
   3471c:	bl	3de9c <ftello64@plt+0x2c5d4>
   34720:	ldr	r2, [fp, #-68]	; 0xffffffbc
   34724:	subs	r0, r2, r0
   34728:	rscs	r1, r1, r2, asr #31
   3472c:	blt	34918 <ftello64@plt+0x23050>
   34730:	b	3492c <ftello64@plt+0x23064>
   34734:	b	34738 <ftello64@plt+0x22e70>
   34738:	ldr	r0, [pc, #212]	; 34814 <ftello64@plt+0x22f4c>
   3473c:	ldr	r1, [fp, #8]
   34740:	cmp	r1, r0
   34744:	blt	3475c <ftello64@plt+0x22e94>
   34748:	b	34774 <ftello64@plt+0x22eac>
   3474c:	ldr	r0, [fp, #8]
   34750:	movw	r1, #0
   34754:	cmp	r1, r0
   34758:	bge	34774 <ftello64@plt+0x22eac>
   3475c:	mov	r0, #0
   34760:	mvn	r1, #0
   34764:	str	r1, [fp, #-76]	; 0xffffffb4
   34768:	str	r0, [fp, #-80]	; 0xffffffb0
   3476c:	b	347a8 <ftello64@plt+0x22ee0>
   34770:	svcvc	0x00ffffff
   34774:	ldr	r0, [fp, #8]
   34778:	rsb	r0, r0, #0
   3477c:	asr	r3, r0, #31
   34780:	mvn	r1, #0
   34784:	mvn	r2, #-2147483648	; 0x80000000
   34788:	str	r0, [fp, #-84]	; 0xffffffac
   3478c:	mov	r0, r1
   34790:	mov	r1, r2
   34794:	ldr	r2, [fp, #-84]	; 0xffffffac
   34798:	bl	3de9c <ftello64@plt+0x2c5d4>
   3479c:	str	r0, [fp, #-76]	; 0xffffffb4
   347a0:	str	r1, [fp, #-80]	; 0xffffffb0
   347a4:	b	347a8 <ftello64@plt+0x22ee0>
   347a8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   347ac:	ldr	r1, [fp, #-76]	; 0xffffffb4
   347b0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   347b4:	mvn	r2, r2
   347b8:	subs	r1, r2, r1
   347bc:	rscs	r0, r0, r2, asr #31
   347c0:	bge	34918 <ftello64@plt+0x23050>
   347c4:	b	3492c <ftello64@plt+0x23064>
   347c8:	ldr	r0, [fp, #8]
   347cc:	cmn	r0, #1
   347d0:	bne	34818 <ftello64@plt+0x22f50>
   347d4:	b	347d8 <ftello64@plt+0x22f10>
   347d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   347dc:	mov	r1, #-2147483648	; 0x80000000
   347e0:	add	r1, r1, r0, asr #31
   347e4:	rsbs	r0, r0, #0
   347e8:	rscs	r1, r1, #0
   347ec:	blt	34918 <ftello64@plt+0x23050>
   347f0:	b	3492c <ftello64@plt+0x23064>
   347f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   347f8:	movw	r1, #0
   347fc:	cmp	r1, r0
   34800:	bge	3492c <ftello64@plt+0x23064>
   34804:	mov	r0, #0
   34808:	cmp	r0, #0
   3480c:	bne	34918 <ftello64@plt+0x23050>
   34810:	b	3492c <ftello64@plt+0x23064>
   34814:	andhi	r0, r0, r1
   34818:	ldr	r0, [fp, #8]
   3481c:	asr	r3, r0, #31
   34820:	mov	r1, #0
   34824:	mov	r2, #-2147483648	; 0x80000000
   34828:	str	r0, [fp, #-88]	; 0xffffffa8
   3482c:	mov	r0, r1
   34830:	mov	r1, r2
   34834:	ldr	r2, [fp, #-88]	; 0xffffffa8
   34838:	bl	3de9c <ftello64@plt+0x2c5d4>
   3483c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34840:	subs	r0, r0, r2
   34844:	sbcs	r1, r1, r2, asr #31
   34848:	blt	34918 <ftello64@plt+0x23050>
   3484c:	b	3492c <ftello64@plt+0x23064>
   34850:	ldr	r0, [fp, #8]
   34854:	cmp	r0, #0
   34858:	bne	34860 <ftello64@plt+0x22f98>
   3485c:	b	3492c <ftello64@plt+0x23064>
   34860:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34864:	cmp	r0, #0
   34868:	bge	348e0 <ftello64@plt+0x23018>
   3486c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34870:	cmn	r0, #1
   34874:	bne	348a8 <ftello64@plt+0x22fe0>
   34878:	b	3487c <ftello64@plt+0x22fb4>
   3487c:	ldr	r0, [fp, #8]
   34880:	mov	r1, #-2147483648	; 0x80000000
   34884:	add	r1, r1, r0, asr #31
   34888:	rsbs	r0, r0, #0
   3488c:	rscs	r1, r1, #0
   34890:	blt	34918 <ftello64@plt+0x23050>
   34894:	b	3492c <ftello64@plt+0x23064>
   34898:	mov	r0, #0
   3489c:	cmp	r0, #0
   348a0:	bne	34918 <ftello64@plt+0x23050>
   348a4:	b	3492c <ftello64@plt+0x23064>
   348a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   348ac:	asr	r3, r0, #31
   348b0:	mov	r1, #0
   348b4:	mov	r2, #-2147483648	; 0x80000000
   348b8:	str	r0, [fp, #-92]	; 0xffffffa4
   348bc:	mov	r0, r1
   348c0:	mov	r1, r2
   348c4:	ldr	r2, [fp, #-92]	; 0xffffffa4
   348c8:	bl	3de9c <ftello64@plt+0x2c5d4>
   348cc:	ldr	r2, [fp, #8]
   348d0:	subs	r0, r0, r2
   348d4:	sbcs	r1, r1, r2, asr #31
   348d8:	blt	34918 <ftello64@plt+0x23050>
   348dc:	b	3492c <ftello64@plt+0x23064>
   348e0:	ldr	r0, [fp, #8]
   348e4:	asr	r3, r0, #31
   348e8:	mvn	r1, #0
   348ec:	mvn	r2, #-2147483648	; 0x80000000
   348f0:	str	r0, [fp, #-96]	; 0xffffffa0
   348f4:	mov	r0, r1
   348f8:	mov	r1, r2
   348fc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   34900:	bl	3de9c <ftello64@plt+0x2c5d4>
   34904:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34908:	subs	r0, r0, r2
   3490c:	sbcs	r1, r1, r2, asr #31
   34910:	bge	3492c <ftello64@plt+0x23064>
   34914:	b	34918 <ftello64@plt+0x23050>
   34918:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3491c:	ldr	r1, [fp, #8]
   34920:	mul	r0, r0, r1
   34924:	str	r0, [fp, #-28]	; 0xffffffe4
   34928:	b	34b74 <ftello64@plt+0x232ac>
   3492c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34930:	ldr	r1, [fp, #8]
   34934:	mul	r0, r0, r1
   34938:	str	r0, [fp, #-28]	; 0xffffffe4
   3493c:	b	34b80 <ftello64@plt+0x232b8>
   34940:	ldr	r0, [fp, #8]
   34944:	cmp	r0, #0
   34948:	bge	34a98 <ftello64@plt+0x231d0>
   3494c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34950:	cmp	r0, #0
   34954:	bge	34a20 <ftello64@plt+0x23158>
   34958:	b	34998 <ftello64@plt+0x230d0>
   3495c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34960:	ldr	r1, [fp, #8]
   34964:	asr	r3, r1, #31
   34968:	mvn	r2, #0
   3496c:	str	r0, [fp, #-100]	; 0xffffff9c
   34970:	mov	r0, r2
   34974:	str	r1, [fp, #-104]	; 0xffffff98
   34978:	mov	r1, r2
   3497c:	ldr	r2, [fp, #-104]	; 0xffffff98
   34980:	bl	3df70 <ftello64@plt+0x2c6a8>
   34984:	ldr	r2, [fp, #-100]	; 0xffffff9c
   34988:	subs	r0, r2, r0
   3498c:	rscs	r1, r1, r2, asr #31
   34990:	bcc	34b4c <ftello64@plt+0x23284>
   34994:	b	34b60 <ftello64@plt+0x23298>
   34998:	b	3499c <ftello64@plt+0x230d4>
   3499c:	ldr	r0, [pc, #-400]	; 34814 <ftello64@plt+0x22f4c>
   349a0:	ldr	r1, [fp, #8]
   349a4:	cmp	r1, r0
   349a8:	blt	349c0 <ftello64@plt+0x230f8>
   349ac:	b	349d4 <ftello64@plt+0x2310c>
   349b0:	ldr	r0, [fp, #8]
   349b4:	movw	r1, #0
   349b8:	cmp	r1, r0
   349bc:	bge	349d4 <ftello64@plt+0x2310c>
   349c0:	mov	r0, #1
   349c4:	mvn	r1, #0
   349c8:	str	r1, [sp, #108]	; 0x6c
   349cc:	str	r0, [sp, #104]	; 0x68
   349d0:	b	34a00 <ftello64@plt+0x23138>
   349d4:	ldr	r0, [fp, #8]
   349d8:	rsb	r0, r0, #0
   349dc:	asr	r3, r0, #31
   349e0:	mvn	r1, #0
   349e4:	str	r0, [sp, #100]	; 0x64
   349e8:	mov	r0, r1
   349ec:	ldr	r2, [sp, #100]	; 0x64
   349f0:	bl	3df70 <ftello64@plt+0x2c6a8>
   349f4:	str	r0, [sp, #108]	; 0x6c
   349f8:	str	r1, [sp, #104]	; 0x68
   349fc:	b	34a00 <ftello64@plt+0x23138>
   34a00:	ldr	r0, [sp, #104]	; 0x68
   34a04:	ldr	r1, [sp, #108]	; 0x6c
   34a08:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34a0c:	mvn	r2, r2
   34a10:	subs	r1, r2, r1
   34a14:	rscs	r0, r0, r2, asr #31
   34a18:	bcs	34b4c <ftello64@plt+0x23284>
   34a1c:	b	34b60 <ftello64@plt+0x23298>
   34a20:	b	34a24 <ftello64@plt+0x2315c>
   34a24:	b	34a7c <ftello64@plt+0x231b4>
   34a28:	b	34a7c <ftello64@plt+0x231b4>
   34a2c:	ldr	r0, [fp, #8]
   34a30:	cmn	r0, #1
   34a34:	bne	34a7c <ftello64@plt+0x231b4>
   34a38:	b	34a3c <ftello64@plt+0x23174>
   34a3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34a40:	add	r0, r0, #0
   34a44:	movw	r1, #0
   34a48:	cmp	r1, r0
   34a4c:	blt	34b4c <ftello64@plt+0x23284>
   34a50:	b	34b60 <ftello64@plt+0x23298>
   34a54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34a58:	movw	r1, #0
   34a5c:	cmp	r1, r0
   34a60:	bge	34b60 <ftello64@plt+0x23298>
   34a64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34a68:	sub	r0, r0, #1
   34a6c:	mvn	r1, #0
   34a70:	cmp	r1, r0
   34a74:	blt	34b4c <ftello64@plt+0x23284>
   34a78:	b	34b60 <ftello64@plt+0x23298>
   34a7c:	ldr	r0, [fp, #8]
   34a80:	movw	r1, #0
   34a84:	sdiv	r0, r1, r0
   34a88:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34a8c:	cmp	r0, r1
   34a90:	blt	34b4c <ftello64@plt+0x23284>
   34a94:	b	34b60 <ftello64@plt+0x23298>
   34a98:	ldr	r0, [fp, #8]
   34a9c:	cmp	r0, #0
   34aa0:	bne	34aa8 <ftello64@plt+0x231e0>
   34aa4:	b	34b60 <ftello64@plt+0x23298>
   34aa8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34aac:	cmp	r0, #0
   34ab0:	bge	34b1c <ftello64@plt+0x23254>
   34ab4:	b	34ab8 <ftello64@plt+0x231f0>
   34ab8:	b	34b00 <ftello64@plt+0x23238>
   34abc:	b	34b00 <ftello64@plt+0x23238>
   34ac0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34ac4:	cmn	r0, #1
   34ac8:	bne	34b00 <ftello64@plt+0x23238>
   34acc:	b	34ad0 <ftello64@plt+0x23208>
   34ad0:	ldr	r0, [fp, #8]
   34ad4:	add	r0, r0, #0
   34ad8:	movw	r1, #0
   34adc:	cmp	r1, r0
   34ae0:	blt	34b4c <ftello64@plt+0x23284>
   34ae4:	b	34b60 <ftello64@plt+0x23298>
   34ae8:	ldr	r0, [fp, #8]
   34aec:	sub	r0, r0, #1
   34af0:	mvn	r1, #0
   34af4:	cmp	r1, r0
   34af8:	blt	34b4c <ftello64@plt+0x23284>
   34afc:	b	34b60 <ftello64@plt+0x23298>
   34b00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34b04:	movw	r1, #0
   34b08:	sdiv	r0, r1, r0
   34b0c:	ldr	r1, [fp, #8]
   34b10:	cmp	r0, r1
   34b14:	blt	34b4c <ftello64@plt+0x23284>
   34b18:	b	34b60 <ftello64@plt+0x23298>
   34b1c:	ldr	r0, [fp, #8]
   34b20:	asr	r3, r0, #31
   34b24:	mvn	r1, #0
   34b28:	str	r0, [sp, #96]	; 0x60
   34b2c:	mov	r0, r1
   34b30:	ldr	r2, [sp, #96]	; 0x60
   34b34:	bl	3df70 <ftello64@plt+0x2c6a8>
   34b38:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34b3c:	subs	r0, r0, r2
   34b40:	sbcs	r1, r1, r2, asr #31
   34b44:	bcs	34b60 <ftello64@plt+0x23298>
   34b48:	b	34b4c <ftello64@plt+0x23284>
   34b4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34b50:	ldr	r1, [fp, #8]
   34b54:	mul	r0, r0, r1
   34b58:	str	r0, [fp, #-28]	; 0xffffffe4
   34b5c:	b	34b74 <ftello64@plt+0x232ac>
   34b60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34b64:	ldr	r1, [fp, #8]
   34b68:	mul	r0, r0, r1
   34b6c:	str	r0, [fp, #-28]	; 0xffffffe4
   34b70:	b	34b80 <ftello64@plt+0x232b8>
   34b74:	ldr	r0, [pc, #-1036]	; 34770 <ftello64@plt+0x22ea8>
   34b78:	str	r0, [sp, #92]	; 0x5c
   34b7c:	b	34ba0 <ftello64@plt+0x232d8>
   34b80:	ldr	r0, [fp, #-28]	; 0xffffffe4
   34b84:	cmp	r0, #64	; 0x40
   34b88:	movw	r0, #0
   34b8c:	movlt	r0, #1
   34b90:	tst	r0, #1
   34b94:	movw	r0, #64	; 0x40
   34b98:	moveq	r0, #0
   34b9c:	str	r0, [sp, #92]	; 0x5c
   34ba0:	ldr	r0, [sp, #92]	; 0x5c
   34ba4:	str	r0, [fp, #-32]	; 0xffffffe0
   34ba8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34bac:	cmp	r0, #0
   34bb0:	beq	34be0 <ftello64@plt+0x23318>
   34bb4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34bb8:	ldr	r1, [fp, #8]
   34bbc:	sdiv	r0, r0, r1
   34bc0:	str	r0, [fp, #-24]	; 0xffffffe8
   34bc4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   34bc8:	mov	r1, r0
   34bcc:	ldr	r2, [fp, #8]
   34bd0:	sdiv	r3, r0, r2
   34bd4:	mls	r0, r3, r2, r0
   34bd8:	sub	r0, r1, r0
   34bdc:	str	r0, [fp, #-28]	; 0xffffffe4
   34be0:	ldr	r0, [fp, #-4]
   34be4:	movw	r1, #0
   34be8:	cmp	r0, r1
   34bec:	bne	34bfc <ftello64@plt+0x23334>
   34bf0:	ldr	r0, [fp, #-8]
   34bf4:	movw	r1, #0
   34bf8:	str	r1, [r0]
   34bfc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34c00:	ldr	r1, [fp, #-20]	; 0xffffffec
   34c04:	sub	r0, r0, r1
   34c08:	ldr	r1, [fp, #-12]
   34c0c:	cmp	r0, r1
   34c10:	bge	35ffc <ftello64@plt+0x24734>
   34c14:	ldr	r0, [fp, #-20]	; 0xffffffec
   34c18:	ldr	r1, [fp, #-12]
   34c1c:	add	r1, r0, r1
   34c20:	mov	r2, #1
   34c24:	cmp	r1, r0
   34c28:	movwvc	r2, #0
   34c2c:	str	r1, [fp, #-24]	; 0xffffffe8
   34c30:	tst	r2, #1
   34c34:	bne	35ff8 <ftello64@plt+0x24730>
   34c38:	ldr	r0, [fp, #-16]
   34c3c:	movw	r1, #0
   34c40:	cmp	r1, r0
   34c44:	bgt	34c58 <ftello64@plt+0x23390>
   34c48:	ldr	r0, [fp, #-16]
   34c4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34c50:	cmp	r0, r1
   34c54:	blt	35ff8 <ftello64@plt+0x24730>
   34c58:	b	35034 <ftello64@plt+0x2376c>
   34c5c:			; <UNDEFINED> instruction: 0xffff8000
   34c60:	b	34c64 <ftello64@plt+0x2339c>
   34c64:	ldr	r0, [fp, #8]
   34c68:	cmp	r0, #0
   34c6c:	bge	34d80 <ftello64@plt+0x234b8>
   34c70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34c74:	cmp	r0, #0
   34c78:	bge	34d04 <ftello64@plt+0x2343c>
   34c7c:	b	34c80 <ftello64@plt+0x233b8>
   34c80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34c84:	ldr	r1, [fp, #8]
   34c88:	movw	r2, #127	; 0x7f
   34c8c:	sdiv	r1, r2, r1
   34c90:	cmp	r0, r1
   34c94:	blt	34e20 <ftello64@plt+0x23558>
   34c98:	b	34e38 <ftello64@plt+0x23570>
   34c9c:	b	34ca0 <ftello64@plt+0x233d8>
   34ca0:	ldr	r0, [pc, #-1172]	; 34814 <ftello64@plt+0x22f4c>
   34ca4:	ldr	r1, [fp, #8]
   34ca8:	cmp	r1, r0
   34cac:	blt	34cc4 <ftello64@plt+0x233fc>
   34cb0:	b	34cd0 <ftello64@plt+0x23408>
   34cb4:	ldr	r0, [fp, #8]
   34cb8:	movw	r1, #0
   34cbc:	cmp	r1, r0
   34cc0:	bge	34cd0 <ftello64@plt+0x23408>
   34cc4:	movw	r0, #0
   34cc8:	str	r0, [sp, #88]	; 0x58
   34ccc:	b	34ce8 <ftello64@plt+0x23420>
   34cd0:	ldr	r0, [fp, #8]
   34cd4:	movw	r1, #0
   34cd8:	sub	r0, r1, r0
   34cdc:	movw	r1, #127	; 0x7f
   34ce0:	sdiv	r0, r1, r0
   34ce4:	str	r0, [sp, #88]	; 0x58
   34ce8:	ldr	r0, [sp, #88]	; 0x58
   34cec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34cf0:	mvn	r2, #0
   34cf4:	sub	r1, r2, r1
   34cf8:	cmp	r0, r1
   34cfc:	ble	34e20 <ftello64@plt+0x23558>
   34d00:	b	34e38 <ftello64@plt+0x23570>
   34d04:	b	34d08 <ftello64@plt+0x23440>
   34d08:	b	34d64 <ftello64@plt+0x2349c>
   34d0c:	b	34d64 <ftello64@plt+0x2349c>
   34d10:	ldr	r0, [fp, #8]
   34d14:	cmn	r0, #1
   34d18:	bne	34d64 <ftello64@plt+0x2349c>
   34d1c:	b	34d20 <ftello64@plt+0x23458>
   34d20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34d24:	mvn	r1, #127	; 0x7f
   34d28:	add	r0, r0, r1
   34d2c:	movw	r1, #0
   34d30:	cmp	r1, r0
   34d34:	blt	34e20 <ftello64@plt+0x23558>
   34d38:	b	34e38 <ftello64@plt+0x23570>
   34d3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34d40:	movw	r1, #0
   34d44:	cmp	r1, r0
   34d48:	bge	34e38 <ftello64@plt+0x23570>
   34d4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34d50:	sub	r0, r0, #1
   34d54:	movw	r1, #127	; 0x7f
   34d58:	cmp	r1, r0
   34d5c:	blt	34e20 <ftello64@plt+0x23558>
   34d60:	b	34e38 <ftello64@plt+0x23570>
   34d64:	ldr	r0, [fp, #8]
   34d68:	mvn	r1, #127	; 0x7f
   34d6c:	sdiv	r0, r1, r0
   34d70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34d74:	cmp	r0, r1
   34d78:	blt	34e20 <ftello64@plt+0x23558>
   34d7c:	b	34e38 <ftello64@plt+0x23570>
   34d80:	ldr	r0, [fp, #8]
   34d84:	cmp	r0, #0
   34d88:	bne	34d90 <ftello64@plt+0x234c8>
   34d8c:	b	34e38 <ftello64@plt+0x23570>
   34d90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34d94:	cmp	r0, #0
   34d98:	bge	34e08 <ftello64@plt+0x23540>
   34d9c:	b	34da0 <ftello64@plt+0x234d8>
   34da0:	b	34dec <ftello64@plt+0x23524>
   34da4:	b	34dec <ftello64@plt+0x23524>
   34da8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34dac:	cmn	r0, #1
   34db0:	bne	34dec <ftello64@plt+0x23524>
   34db4:	b	34db8 <ftello64@plt+0x234f0>
   34db8:	ldr	r0, [fp, #8]
   34dbc:	mvn	r1, #127	; 0x7f
   34dc0:	add	r0, r0, r1
   34dc4:	movw	r1, #0
   34dc8:	cmp	r1, r0
   34dcc:	blt	34e20 <ftello64@plt+0x23558>
   34dd0:	b	34e38 <ftello64@plt+0x23570>
   34dd4:	ldr	r0, [fp, #8]
   34dd8:	sub	r0, r0, #1
   34ddc:	movw	r1, #127	; 0x7f
   34de0:	cmp	r1, r0
   34de4:	blt	34e20 <ftello64@plt+0x23558>
   34de8:	b	34e38 <ftello64@plt+0x23570>
   34dec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34df0:	mvn	r1, #127	; 0x7f
   34df4:	sdiv	r0, r1, r0
   34df8:	ldr	r1, [fp, #8]
   34dfc:	cmp	r0, r1
   34e00:	blt	34e20 <ftello64@plt+0x23558>
   34e04:	b	34e38 <ftello64@plt+0x23570>
   34e08:	ldr	r0, [fp, #8]
   34e0c:	movw	r1, #127	; 0x7f
   34e10:	sdiv	r0, r1, r0
   34e14:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34e18:	cmp	r0, r1
   34e1c:	bge	34e38 <ftello64@plt+0x23570>
   34e20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34e24:	ldr	r1, [fp, #8]
   34e28:	mul	r0, r0, r1
   34e2c:	sxtb	r0, r0
   34e30:	str	r0, [fp, #-28]	; 0xffffffe4
   34e34:	b	35ff8 <ftello64@plt+0x24730>
   34e38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34e3c:	ldr	r1, [fp, #8]
   34e40:	mul	r0, r0, r1
   34e44:	sxtb	r0, r0
   34e48:	str	r0, [fp, #-28]	; 0xffffffe4
   34e4c:	b	35ffc <ftello64@plt+0x24734>
   34e50:	ldr	r0, [fp, #8]
   34e54:	cmp	r0, #0
   34e58:	bge	34f68 <ftello64@plt+0x236a0>
   34e5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34e60:	cmp	r0, #0
   34e64:	bge	34ef0 <ftello64@plt+0x23628>
   34e68:	b	34e6c <ftello64@plt+0x235a4>
   34e6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34e70:	ldr	r1, [fp, #8]
   34e74:	movw	r2, #255	; 0xff
   34e78:	sdiv	r1, r2, r1
   34e7c:	cmp	r0, r1
   34e80:	blt	35004 <ftello64@plt+0x2373c>
   34e84:	b	3501c <ftello64@plt+0x23754>
   34e88:	b	34e8c <ftello64@plt+0x235c4>
   34e8c:	ldr	r0, [pc, #-1664]	; 34814 <ftello64@plt+0x22f4c>
   34e90:	ldr	r1, [fp, #8]
   34e94:	cmp	r1, r0
   34e98:	blt	34eb0 <ftello64@plt+0x235e8>
   34e9c:	b	34ebc <ftello64@plt+0x235f4>
   34ea0:	ldr	r0, [fp, #8]
   34ea4:	movw	r1, #0
   34ea8:	cmp	r1, r0
   34eac:	bge	34ebc <ftello64@plt+0x235f4>
   34eb0:	movw	r0, #0
   34eb4:	str	r0, [sp, #84]	; 0x54
   34eb8:	b	34ed4 <ftello64@plt+0x2360c>
   34ebc:	ldr	r0, [fp, #8]
   34ec0:	movw	r1, #0
   34ec4:	sub	r0, r1, r0
   34ec8:	movw	r1, #255	; 0xff
   34ecc:	sdiv	r0, r1, r0
   34ed0:	str	r0, [sp, #84]	; 0x54
   34ed4:	ldr	r0, [sp, #84]	; 0x54
   34ed8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34edc:	mvn	r2, #0
   34ee0:	sub	r1, r2, r1
   34ee4:	cmp	r0, r1
   34ee8:	ble	35004 <ftello64@plt+0x2373c>
   34eec:	b	3501c <ftello64@plt+0x23754>
   34ef0:	b	34ef4 <ftello64@plt+0x2362c>
   34ef4:	b	34f4c <ftello64@plt+0x23684>
   34ef8:	b	34f4c <ftello64@plt+0x23684>
   34efc:	ldr	r0, [fp, #8]
   34f00:	cmn	r0, #1
   34f04:	bne	34f4c <ftello64@plt+0x23684>
   34f08:	b	34f0c <ftello64@plt+0x23644>
   34f0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34f10:	add	r0, r0, #0
   34f14:	movw	r1, #0
   34f18:	cmp	r1, r0
   34f1c:	blt	35004 <ftello64@plt+0x2373c>
   34f20:	b	3501c <ftello64@plt+0x23754>
   34f24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34f28:	movw	r1, #0
   34f2c:	cmp	r1, r0
   34f30:	bge	3501c <ftello64@plt+0x23754>
   34f34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34f38:	sub	r0, r0, #1
   34f3c:	mvn	r1, #0
   34f40:	cmp	r1, r0
   34f44:	blt	35004 <ftello64@plt+0x2373c>
   34f48:	b	3501c <ftello64@plt+0x23754>
   34f4c:	ldr	r0, [fp, #8]
   34f50:	movw	r1, #0
   34f54:	sdiv	r0, r1, r0
   34f58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34f5c:	cmp	r0, r1
   34f60:	blt	35004 <ftello64@plt+0x2373c>
   34f64:	b	3501c <ftello64@plt+0x23754>
   34f68:	ldr	r0, [fp, #8]
   34f6c:	cmp	r0, #0
   34f70:	bne	34f78 <ftello64@plt+0x236b0>
   34f74:	b	3501c <ftello64@plt+0x23754>
   34f78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34f7c:	cmp	r0, #0
   34f80:	bge	34fec <ftello64@plt+0x23724>
   34f84:	b	34f88 <ftello64@plt+0x236c0>
   34f88:	b	34fd0 <ftello64@plt+0x23708>
   34f8c:	b	34fd0 <ftello64@plt+0x23708>
   34f90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34f94:	cmn	r0, #1
   34f98:	bne	34fd0 <ftello64@plt+0x23708>
   34f9c:	b	34fa0 <ftello64@plt+0x236d8>
   34fa0:	ldr	r0, [fp, #8]
   34fa4:	add	r0, r0, #0
   34fa8:	movw	r1, #0
   34fac:	cmp	r1, r0
   34fb0:	blt	35004 <ftello64@plt+0x2373c>
   34fb4:	b	3501c <ftello64@plt+0x23754>
   34fb8:	ldr	r0, [fp, #8]
   34fbc:	sub	r0, r0, #1
   34fc0:	mvn	r1, #0
   34fc4:	cmp	r1, r0
   34fc8:	blt	35004 <ftello64@plt+0x2373c>
   34fcc:	b	3501c <ftello64@plt+0x23754>
   34fd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34fd4:	movw	r1, #0
   34fd8:	sdiv	r0, r1, r0
   34fdc:	ldr	r1, [fp, #8]
   34fe0:	cmp	r0, r1
   34fe4:	blt	35004 <ftello64@plt+0x2373c>
   34fe8:	b	3501c <ftello64@plt+0x23754>
   34fec:	ldr	r0, [fp, #8]
   34ff0:	movw	r1, #255	; 0xff
   34ff4:	sdiv	r0, r1, r0
   34ff8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34ffc:	cmp	r0, r1
   35000:	bge	3501c <ftello64@plt+0x23754>
   35004:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35008:	ldr	r1, [fp, #8]
   3500c:	mul	r0, r0, r1
   35010:	and	r0, r0, #255	; 0xff
   35014:	str	r0, [fp, #-28]	; 0xffffffe4
   35018:	b	35ff8 <ftello64@plt+0x24730>
   3501c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35020:	ldr	r1, [fp, #8]
   35024:	mul	r0, r0, r1
   35028:	and	r0, r0, #255	; 0xff
   3502c:	str	r0, [fp, #-28]	; 0xffffffe4
   35030:	b	35ffc <ftello64@plt+0x24734>
   35034:	b	35410 <ftello64@plt+0x23b48>
   35038:	b	3503c <ftello64@plt+0x23774>
   3503c:	ldr	r0, [fp, #8]
   35040:	cmp	r0, #0
   35044:	bge	3515c <ftello64@plt+0x23894>
   35048:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3504c:	cmp	r0, #0
   35050:	bge	350e0 <ftello64@plt+0x23818>
   35054:	b	35058 <ftello64@plt+0x23790>
   35058:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3505c:	ldr	r1, [fp, #8]
   35060:	movw	r2, #32767	; 0x7fff
   35064:	sdiv	r1, r2, r1
   35068:	cmp	r0, r1
   3506c:	blt	351fc <ftello64@plt+0x23934>
   35070:	b	35214 <ftello64@plt+0x2394c>
   35074:	andhi	r0, r0, r0
   35078:	b	3507c <ftello64@plt+0x237b4>
   3507c:	ldr	r0, [pc, #4004]	; 36028 <ftello64@plt+0x24760>
   35080:	ldr	r1, [fp, #8]
   35084:	cmp	r1, r0
   35088:	blt	350a0 <ftello64@plt+0x237d8>
   3508c:	b	350ac <ftello64@plt+0x237e4>
   35090:	ldr	r0, [fp, #8]
   35094:	movw	r1, #0
   35098:	cmp	r1, r0
   3509c:	bge	350ac <ftello64@plt+0x237e4>
   350a0:	movw	r0, #0
   350a4:	str	r0, [sp, #80]	; 0x50
   350a8:	b	350c4 <ftello64@plt+0x237fc>
   350ac:	ldr	r0, [fp, #8]
   350b0:	movw	r1, #0
   350b4:	sub	r0, r1, r0
   350b8:	movw	r1, #32767	; 0x7fff
   350bc:	sdiv	r0, r1, r0
   350c0:	str	r0, [sp, #80]	; 0x50
   350c4:	ldr	r0, [sp, #80]	; 0x50
   350c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   350cc:	mvn	r2, #0
   350d0:	sub	r1, r2, r1
   350d4:	cmp	r0, r1
   350d8:	ble	351fc <ftello64@plt+0x23934>
   350dc:	b	35214 <ftello64@plt+0x2394c>
   350e0:	b	350e4 <ftello64@plt+0x2381c>
   350e4:	b	35140 <ftello64@plt+0x23878>
   350e8:	b	35140 <ftello64@plt+0x23878>
   350ec:	ldr	r0, [fp, #8]
   350f0:	cmn	r0, #1
   350f4:	bne	35140 <ftello64@plt+0x23878>
   350f8:	b	350fc <ftello64@plt+0x23834>
   350fc:	ldr	r0, [pc, #3884]	; 36030 <ftello64@plt+0x24768>
   35100:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35104:	add	r0, r1, r0
   35108:	movw	r1, #0
   3510c:	cmp	r1, r0
   35110:	blt	351fc <ftello64@plt+0x23934>
   35114:	b	35214 <ftello64@plt+0x2394c>
   35118:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3511c:	movw	r1, #0
   35120:	cmp	r1, r0
   35124:	bge	35214 <ftello64@plt+0x2394c>
   35128:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3512c:	sub	r0, r0, #1
   35130:	movw	r1, #32767	; 0x7fff
   35134:	cmp	r1, r0
   35138:	blt	351fc <ftello64@plt+0x23934>
   3513c:	b	35214 <ftello64@plt+0x2394c>
   35140:	ldr	r0, [pc, #3816]	; 36030 <ftello64@plt+0x24768>
   35144:	ldr	r1, [fp, #8]
   35148:	sdiv	r0, r0, r1
   3514c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35150:	cmp	r0, r1
   35154:	blt	351fc <ftello64@plt+0x23934>
   35158:	b	35214 <ftello64@plt+0x2394c>
   3515c:	ldr	r0, [fp, #8]
   35160:	cmp	r0, #0
   35164:	bne	3516c <ftello64@plt+0x238a4>
   35168:	b	35214 <ftello64@plt+0x2394c>
   3516c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35170:	cmp	r0, #0
   35174:	bge	351e4 <ftello64@plt+0x2391c>
   35178:	b	3517c <ftello64@plt+0x238b4>
   3517c:	b	351c8 <ftello64@plt+0x23900>
   35180:	b	351c8 <ftello64@plt+0x23900>
   35184:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35188:	cmn	r0, #1
   3518c:	bne	351c8 <ftello64@plt+0x23900>
   35190:	b	35194 <ftello64@plt+0x238cc>
   35194:	ldr	r0, [pc, #3732]	; 36030 <ftello64@plt+0x24768>
   35198:	ldr	r1, [fp, #8]
   3519c:	add	r0, r1, r0
   351a0:	movw	r1, #0
   351a4:	cmp	r1, r0
   351a8:	blt	351fc <ftello64@plt+0x23934>
   351ac:	b	35214 <ftello64@plt+0x2394c>
   351b0:	ldr	r0, [fp, #8]
   351b4:	sub	r0, r0, #1
   351b8:	movw	r1, #32767	; 0x7fff
   351bc:	cmp	r1, r0
   351c0:	blt	351fc <ftello64@plt+0x23934>
   351c4:	b	35214 <ftello64@plt+0x2394c>
   351c8:	ldr	r0, [pc, #3680]	; 36030 <ftello64@plt+0x24768>
   351cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   351d0:	sdiv	r0, r0, r1
   351d4:	ldr	r1, [fp, #8]
   351d8:	cmp	r0, r1
   351dc:	blt	351fc <ftello64@plt+0x23934>
   351e0:	b	35214 <ftello64@plt+0x2394c>
   351e4:	ldr	r0, [fp, #8]
   351e8:	movw	r1, #32767	; 0x7fff
   351ec:	sdiv	r0, r1, r0
   351f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   351f4:	cmp	r0, r1
   351f8:	bge	35214 <ftello64@plt+0x2394c>
   351fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35200:	ldr	r1, [fp, #8]
   35204:	mul	r0, r0, r1
   35208:	sxth	r0, r0
   3520c:	str	r0, [fp, #-28]	; 0xffffffe4
   35210:	b	35ff8 <ftello64@plt+0x24730>
   35214:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35218:	ldr	r1, [fp, #8]
   3521c:	mul	r0, r0, r1
   35220:	sxth	r0, r0
   35224:	str	r0, [fp, #-28]	; 0xffffffe4
   35228:	b	35ffc <ftello64@plt+0x24734>
   3522c:	ldr	r0, [fp, #8]
   35230:	cmp	r0, #0
   35234:	bge	35344 <ftello64@plt+0x23a7c>
   35238:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3523c:	cmp	r0, #0
   35240:	bge	352cc <ftello64@plt+0x23a04>
   35244:	b	35248 <ftello64@plt+0x23980>
   35248:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3524c:	ldr	r1, [fp, #8]
   35250:	movw	r2, #65535	; 0xffff
   35254:	sdiv	r1, r2, r1
   35258:	cmp	r0, r1
   3525c:	blt	353e0 <ftello64@plt+0x23b18>
   35260:	b	353f8 <ftello64@plt+0x23b30>
   35264:	b	35268 <ftello64@plt+0x239a0>
   35268:	ldr	r0, [pc, #3512]	; 36028 <ftello64@plt+0x24760>
   3526c:	ldr	r1, [fp, #8]
   35270:	cmp	r1, r0
   35274:	blt	3528c <ftello64@plt+0x239c4>
   35278:	b	35298 <ftello64@plt+0x239d0>
   3527c:	ldr	r0, [fp, #8]
   35280:	movw	r1, #0
   35284:	cmp	r1, r0
   35288:	bge	35298 <ftello64@plt+0x239d0>
   3528c:	movw	r0, #0
   35290:	str	r0, [sp, #76]	; 0x4c
   35294:	b	352b0 <ftello64@plt+0x239e8>
   35298:	ldr	r0, [fp, #8]
   3529c:	movw	r1, #0
   352a0:	sub	r0, r1, r0
   352a4:	movw	r1, #65535	; 0xffff
   352a8:	sdiv	r0, r1, r0
   352ac:	str	r0, [sp, #76]	; 0x4c
   352b0:	ldr	r0, [sp, #76]	; 0x4c
   352b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   352b8:	mvn	r2, #0
   352bc:	sub	r1, r2, r1
   352c0:	cmp	r0, r1
   352c4:	ble	353e0 <ftello64@plt+0x23b18>
   352c8:	b	353f8 <ftello64@plt+0x23b30>
   352cc:	b	352d0 <ftello64@plt+0x23a08>
   352d0:	b	35328 <ftello64@plt+0x23a60>
   352d4:	b	35328 <ftello64@plt+0x23a60>
   352d8:	ldr	r0, [fp, #8]
   352dc:	cmn	r0, #1
   352e0:	bne	35328 <ftello64@plt+0x23a60>
   352e4:	b	352e8 <ftello64@plt+0x23a20>
   352e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   352ec:	add	r0, r0, #0
   352f0:	movw	r1, #0
   352f4:	cmp	r1, r0
   352f8:	blt	353e0 <ftello64@plt+0x23b18>
   352fc:	b	353f8 <ftello64@plt+0x23b30>
   35300:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35304:	movw	r1, #0
   35308:	cmp	r1, r0
   3530c:	bge	353f8 <ftello64@plt+0x23b30>
   35310:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35314:	sub	r0, r0, #1
   35318:	mvn	r1, #0
   3531c:	cmp	r1, r0
   35320:	blt	353e0 <ftello64@plt+0x23b18>
   35324:	b	353f8 <ftello64@plt+0x23b30>
   35328:	ldr	r0, [fp, #8]
   3532c:	movw	r1, #0
   35330:	sdiv	r0, r1, r0
   35334:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35338:	cmp	r0, r1
   3533c:	blt	353e0 <ftello64@plt+0x23b18>
   35340:	b	353f8 <ftello64@plt+0x23b30>
   35344:	ldr	r0, [fp, #8]
   35348:	cmp	r0, #0
   3534c:	bne	35354 <ftello64@plt+0x23a8c>
   35350:	b	353f8 <ftello64@plt+0x23b30>
   35354:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35358:	cmp	r0, #0
   3535c:	bge	353c8 <ftello64@plt+0x23b00>
   35360:	b	35364 <ftello64@plt+0x23a9c>
   35364:	b	353ac <ftello64@plt+0x23ae4>
   35368:	b	353ac <ftello64@plt+0x23ae4>
   3536c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35370:	cmn	r0, #1
   35374:	bne	353ac <ftello64@plt+0x23ae4>
   35378:	b	3537c <ftello64@plt+0x23ab4>
   3537c:	ldr	r0, [fp, #8]
   35380:	add	r0, r0, #0
   35384:	movw	r1, #0
   35388:	cmp	r1, r0
   3538c:	blt	353e0 <ftello64@plt+0x23b18>
   35390:	b	353f8 <ftello64@plt+0x23b30>
   35394:	ldr	r0, [fp, #8]
   35398:	sub	r0, r0, #1
   3539c:	mvn	r1, #0
   353a0:	cmp	r1, r0
   353a4:	blt	353e0 <ftello64@plt+0x23b18>
   353a8:	b	353f8 <ftello64@plt+0x23b30>
   353ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   353b0:	movw	r1, #0
   353b4:	sdiv	r0, r1, r0
   353b8:	ldr	r1, [fp, #8]
   353bc:	cmp	r0, r1
   353c0:	blt	353e0 <ftello64@plt+0x23b18>
   353c4:	b	353f8 <ftello64@plt+0x23b30>
   353c8:	ldr	r0, [fp, #8]
   353cc:	movw	r1, #65535	; 0xffff
   353d0:	sdiv	r0, r1, r0
   353d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   353d8:	cmp	r0, r1
   353dc:	bge	353f8 <ftello64@plt+0x23b30>
   353e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   353e4:	ldr	r1, [fp, #8]
   353e8:	mul	r0, r0, r1
   353ec:	uxth	r0, r0
   353f0:	str	r0, [fp, #-28]	; 0xffffffe4
   353f4:	b	35ff8 <ftello64@plt+0x24730>
   353f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   353fc:	ldr	r1, [fp, #8]
   35400:	mul	r0, r0, r1
   35404:	uxth	r0, r0
   35408:	str	r0, [fp, #-28]	; 0xffffffe4
   3540c:	b	35ffc <ftello64@plt+0x24734>
   35410:	b	35414 <ftello64@plt+0x23b4c>
   35414:	b	35418 <ftello64@plt+0x23b50>
   35418:	ldr	r0, [fp, #8]
   3541c:	cmp	r0, #0
   35420:	bge	35524 <ftello64@plt+0x23c5c>
   35424:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35428:	cmp	r0, #0
   3542c:	bge	354b8 <ftello64@plt+0x23bf0>
   35430:	b	35434 <ftello64@plt+0x23b6c>
   35434:	ldr	r0, [pc, #3048]	; 36024 <ftello64@plt+0x2475c>
   35438:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3543c:	ldr	r2, [fp, #8]
   35440:	sdiv	r0, r0, r2
   35444:	cmp	r1, r0
   35448:	blt	355b4 <ftello64@plt+0x23cec>
   3544c:	b	355c8 <ftello64@plt+0x23d00>
   35450:	b	35454 <ftello64@plt+0x23b8c>
   35454:	ldr	r0, [pc, #3020]	; 36028 <ftello64@plt+0x24760>
   35458:	ldr	r1, [fp, #8]
   3545c:	cmp	r1, r0
   35460:	blt	35478 <ftello64@plt+0x23bb0>
   35464:	b	35484 <ftello64@plt+0x23bbc>
   35468:	ldr	r0, [fp, #8]
   3546c:	movw	r1, #0
   35470:	cmp	r1, r0
   35474:	bge	35484 <ftello64@plt+0x23bbc>
   35478:	movw	r0, #0
   3547c:	str	r0, [sp, #72]	; 0x48
   35480:	b	3549c <ftello64@plt+0x23bd4>
   35484:	ldr	r0, [pc, #2968]	; 36024 <ftello64@plt+0x2475c>
   35488:	ldr	r1, [fp, #8]
   3548c:	movw	r2, #0
   35490:	sub	r1, r2, r1
   35494:	sdiv	r0, r0, r1
   35498:	str	r0, [sp, #72]	; 0x48
   3549c:	ldr	r0, [sp, #72]	; 0x48
   354a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   354a4:	mvn	r2, #0
   354a8:	sub	r1, r2, r1
   354ac:	cmp	r0, r1
   354b0:	ble	355b4 <ftello64@plt+0x23cec>
   354b4:	b	355c8 <ftello64@plt+0x23d00>
   354b8:	ldr	r0, [fp, #8]
   354bc:	cmn	r0, #1
   354c0:	bne	35508 <ftello64@plt+0x23c40>
   354c4:	b	354c8 <ftello64@plt+0x23c00>
   354c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   354cc:	add	r0, r0, #-2147483648	; 0x80000000
   354d0:	movw	r1, #0
   354d4:	cmp	r1, r0
   354d8:	blt	355b4 <ftello64@plt+0x23cec>
   354dc:	b	355c8 <ftello64@plt+0x23d00>
   354e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   354e4:	movw	r1, #0
   354e8:	cmp	r1, r0
   354ec:	bge	355c8 <ftello64@plt+0x23d00>
   354f0:	ldr	r0, [pc, #2860]	; 36024 <ftello64@plt+0x2475c>
   354f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   354f8:	sub	r1, r1, #1
   354fc:	cmp	r0, r1
   35500:	blt	355b4 <ftello64@plt+0x23cec>
   35504:	b	355c8 <ftello64@plt+0x23d00>
   35508:	ldr	r0, [pc, #2844]	; 3602c <ftello64@plt+0x24764>
   3550c:	ldr	r1, [fp, #8]
   35510:	sdiv	r0, r0, r1
   35514:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35518:	cmp	r0, r1
   3551c:	blt	355b4 <ftello64@plt+0x23cec>
   35520:	b	355c8 <ftello64@plt+0x23d00>
   35524:	ldr	r0, [fp, #8]
   35528:	cmp	r0, #0
   3552c:	bne	35534 <ftello64@plt+0x23c6c>
   35530:	b	355c8 <ftello64@plt+0x23d00>
   35534:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35538:	cmp	r0, #0
   3553c:	bge	3559c <ftello64@plt+0x23cd4>
   35540:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35544:	cmn	r0, #1
   35548:	bne	35580 <ftello64@plt+0x23cb8>
   3554c:	b	35550 <ftello64@plt+0x23c88>
   35550:	ldr	r0, [fp, #8]
   35554:	add	r0, r0, #-2147483648	; 0x80000000
   35558:	movw	r1, #0
   3555c:	cmp	r1, r0
   35560:	blt	355b4 <ftello64@plt+0x23cec>
   35564:	b	355c8 <ftello64@plt+0x23d00>
   35568:	ldr	r0, [pc, #2740]	; 36024 <ftello64@plt+0x2475c>
   3556c:	ldr	r1, [fp, #8]
   35570:	sub	r1, r1, #1
   35574:	cmp	r0, r1
   35578:	blt	355b4 <ftello64@plt+0x23cec>
   3557c:	b	355c8 <ftello64@plt+0x23d00>
   35580:	ldr	r0, [pc, #2724]	; 3602c <ftello64@plt+0x24764>
   35584:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35588:	sdiv	r0, r0, r1
   3558c:	ldr	r1, [fp, #8]
   35590:	cmp	r0, r1
   35594:	blt	355b4 <ftello64@plt+0x23cec>
   35598:	b	355c8 <ftello64@plt+0x23d00>
   3559c:	ldr	r0, [pc, #2688]	; 36024 <ftello64@plt+0x2475c>
   355a0:	ldr	r1, [fp, #8]
   355a4:	sdiv	r0, r0, r1
   355a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   355ac:	cmp	r0, r1
   355b0:	bge	355c8 <ftello64@plt+0x23d00>
   355b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   355b8:	ldr	r1, [fp, #8]
   355bc:	mul	r0, r0, r1
   355c0:	str	r0, [fp, #-28]	; 0xffffffe4
   355c4:	b	35ff8 <ftello64@plt+0x24730>
   355c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   355cc:	ldr	r1, [fp, #8]
   355d0:	mul	r0, r0, r1
   355d4:	str	r0, [fp, #-28]	; 0xffffffe4
   355d8:	b	35ffc <ftello64@plt+0x24734>
   355dc:	ldr	r0, [fp, #8]
   355e0:	cmp	r0, #0
   355e4:	bge	356f4 <ftello64@plt+0x23e2c>
   355e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   355ec:	cmp	r0, #0
   355f0:	bge	3567c <ftello64@plt+0x23db4>
   355f4:	b	35614 <ftello64@plt+0x23d4c>
   355f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   355fc:	ldr	r1, [fp, #8]
   35600:	mvn	r2, #0
   35604:	udiv	r1, r2, r1
   35608:	cmp	r0, r1
   3560c:	bcc	35790 <ftello64@plt+0x23ec8>
   35610:	b	357a4 <ftello64@plt+0x23edc>
   35614:	b	35618 <ftello64@plt+0x23d50>
   35618:	ldr	r0, [pc, #2568]	; 36028 <ftello64@plt+0x24760>
   3561c:	ldr	r1, [fp, #8]
   35620:	cmp	r1, r0
   35624:	blt	3563c <ftello64@plt+0x23d74>
   35628:	b	35648 <ftello64@plt+0x23d80>
   3562c:	ldr	r0, [fp, #8]
   35630:	movw	r1, #0
   35634:	cmp	r1, r0
   35638:	bge	35648 <ftello64@plt+0x23d80>
   3563c:	movw	r0, #1
   35640:	str	r0, [sp, #68]	; 0x44
   35644:	b	35660 <ftello64@plt+0x23d98>
   35648:	ldr	r0, [fp, #8]
   3564c:	movw	r1, #0
   35650:	sub	r0, r1, r0
   35654:	mvn	r1, #0
   35658:	udiv	r0, r1, r0
   3565c:	str	r0, [sp, #68]	; 0x44
   35660:	ldr	r0, [sp, #68]	; 0x44
   35664:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35668:	mvn	r2, #0
   3566c:	sub	r1, r2, r1
   35670:	cmp	r0, r1
   35674:	bls	35790 <ftello64@plt+0x23ec8>
   35678:	b	357a4 <ftello64@plt+0x23edc>
   3567c:	b	35680 <ftello64@plt+0x23db8>
   35680:	b	356d8 <ftello64@plt+0x23e10>
   35684:	b	356d8 <ftello64@plt+0x23e10>
   35688:	ldr	r0, [fp, #8]
   3568c:	cmn	r0, #1
   35690:	bne	356d8 <ftello64@plt+0x23e10>
   35694:	b	35698 <ftello64@plt+0x23dd0>
   35698:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3569c:	add	r0, r0, #0
   356a0:	movw	r1, #0
   356a4:	cmp	r1, r0
   356a8:	blt	35790 <ftello64@plt+0x23ec8>
   356ac:	b	357a4 <ftello64@plt+0x23edc>
   356b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   356b4:	movw	r1, #0
   356b8:	cmp	r1, r0
   356bc:	bge	357a4 <ftello64@plt+0x23edc>
   356c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   356c4:	sub	r0, r0, #1
   356c8:	mvn	r1, #0
   356cc:	cmp	r1, r0
   356d0:	blt	35790 <ftello64@plt+0x23ec8>
   356d4:	b	357a4 <ftello64@plt+0x23edc>
   356d8:	ldr	r0, [fp, #8]
   356dc:	movw	r1, #0
   356e0:	sdiv	r0, r1, r0
   356e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   356e8:	cmp	r0, r1
   356ec:	blt	35790 <ftello64@plt+0x23ec8>
   356f0:	b	357a4 <ftello64@plt+0x23edc>
   356f4:	ldr	r0, [fp, #8]
   356f8:	cmp	r0, #0
   356fc:	bne	35704 <ftello64@plt+0x23e3c>
   35700:	b	357a4 <ftello64@plt+0x23edc>
   35704:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35708:	cmp	r0, #0
   3570c:	bge	35778 <ftello64@plt+0x23eb0>
   35710:	b	35714 <ftello64@plt+0x23e4c>
   35714:	b	3575c <ftello64@plt+0x23e94>
   35718:	b	3575c <ftello64@plt+0x23e94>
   3571c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35720:	cmn	r0, #1
   35724:	bne	3575c <ftello64@plt+0x23e94>
   35728:	b	3572c <ftello64@plt+0x23e64>
   3572c:	ldr	r0, [fp, #8]
   35730:	add	r0, r0, #0
   35734:	movw	r1, #0
   35738:	cmp	r1, r0
   3573c:	blt	35790 <ftello64@plt+0x23ec8>
   35740:	b	357a4 <ftello64@plt+0x23edc>
   35744:	ldr	r0, [fp, #8]
   35748:	sub	r0, r0, #1
   3574c:	mvn	r1, #0
   35750:	cmp	r1, r0
   35754:	blt	35790 <ftello64@plt+0x23ec8>
   35758:	b	357a4 <ftello64@plt+0x23edc>
   3575c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35760:	movw	r1, #0
   35764:	sdiv	r0, r1, r0
   35768:	ldr	r1, [fp, #8]
   3576c:	cmp	r0, r1
   35770:	blt	35790 <ftello64@plt+0x23ec8>
   35774:	b	357a4 <ftello64@plt+0x23edc>
   35778:	ldr	r0, [fp, #8]
   3577c:	mvn	r1, #0
   35780:	udiv	r0, r1, r0
   35784:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35788:	cmp	r0, r1
   3578c:	bcs	357a4 <ftello64@plt+0x23edc>
   35790:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35794:	ldr	r1, [fp, #8]
   35798:	mul	r0, r0, r1
   3579c:	str	r0, [fp, #-28]	; 0xffffffe4
   357a0:	b	35ff8 <ftello64@plt+0x24730>
   357a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   357a8:	ldr	r1, [fp, #8]
   357ac:	mul	r0, r0, r1
   357b0:	str	r0, [fp, #-28]	; 0xffffffe4
   357b4:	b	35ffc <ftello64@plt+0x24734>
   357b8:	b	357bc <ftello64@plt+0x23ef4>
   357bc:	b	357c0 <ftello64@plt+0x23ef8>
   357c0:	ldr	r0, [fp, #8]
   357c4:	cmp	r0, #0
   357c8:	bge	358cc <ftello64@plt+0x24004>
   357cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   357d0:	cmp	r0, #0
   357d4:	bge	35860 <ftello64@plt+0x23f98>
   357d8:	b	357dc <ftello64@plt+0x23f14>
   357dc:	ldr	r0, [pc, #2112]	; 36024 <ftello64@plt+0x2475c>
   357e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   357e4:	ldr	r2, [fp, #8]
   357e8:	sdiv	r0, r0, r2
   357ec:	cmp	r1, r0
   357f0:	blt	3595c <ftello64@plt+0x24094>
   357f4:	b	35970 <ftello64@plt+0x240a8>
   357f8:	b	357fc <ftello64@plt+0x23f34>
   357fc:	ldr	r0, [pc, #2084]	; 36028 <ftello64@plt+0x24760>
   35800:	ldr	r1, [fp, #8]
   35804:	cmp	r1, r0
   35808:	blt	35820 <ftello64@plt+0x23f58>
   3580c:	b	3582c <ftello64@plt+0x23f64>
   35810:	ldr	r0, [fp, #8]
   35814:	movw	r1, #0
   35818:	cmp	r1, r0
   3581c:	bge	3582c <ftello64@plt+0x23f64>
   35820:	movw	r0, #0
   35824:	str	r0, [sp, #64]	; 0x40
   35828:	b	35844 <ftello64@plt+0x23f7c>
   3582c:	ldr	r0, [pc, #2032]	; 36024 <ftello64@plt+0x2475c>
   35830:	ldr	r1, [fp, #8]
   35834:	movw	r2, #0
   35838:	sub	r1, r2, r1
   3583c:	sdiv	r0, r0, r1
   35840:	str	r0, [sp, #64]	; 0x40
   35844:	ldr	r0, [sp, #64]	; 0x40
   35848:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3584c:	mvn	r2, #0
   35850:	sub	r1, r2, r1
   35854:	cmp	r0, r1
   35858:	ble	3595c <ftello64@plt+0x24094>
   3585c:	b	35970 <ftello64@plt+0x240a8>
   35860:	ldr	r0, [fp, #8]
   35864:	cmn	r0, #1
   35868:	bne	358b0 <ftello64@plt+0x23fe8>
   3586c:	b	35870 <ftello64@plt+0x23fa8>
   35870:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35874:	add	r0, r0, #-2147483648	; 0x80000000
   35878:	movw	r1, #0
   3587c:	cmp	r1, r0
   35880:	blt	3595c <ftello64@plt+0x24094>
   35884:	b	35970 <ftello64@plt+0x240a8>
   35888:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3588c:	movw	r1, #0
   35890:	cmp	r1, r0
   35894:	bge	35970 <ftello64@plt+0x240a8>
   35898:	ldr	r0, [pc, #1924]	; 36024 <ftello64@plt+0x2475c>
   3589c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   358a0:	sub	r1, r1, #1
   358a4:	cmp	r0, r1
   358a8:	blt	3595c <ftello64@plt+0x24094>
   358ac:	b	35970 <ftello64@plt+0x240a8>
   358b0:	ldr	r0, [pc, #1908]	; 3602c <ftello64@plt+0x24764>
   358b4:	ldr	r1, [fp, #8]
   358b8:	sdiv	r0, r0, r1
   358bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   358c0:	cmp	r0, r1
   358c4:	blt	3595c <ftello64@plt+0x24094>
   358c8:	b	35970 <ftello64@plt+0x240a8>
   358cc:	ldr	r0, [fp, #8]
   358d0:	cmp	r0, #0
   358d4:	bne	358dc <ftello64@plt+0x24014>
   358d8:	b	35970 <ftello64@plt+0x240a8>
   358dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   358e0:	cmp	r0, #0
   358e4:	bge	35944 <ftello64@plt+0x2407c>
   358e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   358ec:	cmn	r0, #1
   358f0:	bne	35928 <ftello64@plt+0x24060>
   358f4:	b	358f8 <ftello64@plt+0x24030>
   358f8:	ldr	r0, [fp, #8]
   358fc:	add	r0, r0, #-2147483648	; 0x80000000
   35900:	movw	r1, #0
   35904:	cmp	r1, r0
   35908:	blt	3595c <ftello64@plt+0x24094>
   3590c:	b	35970 <ftello64@plt+0x240a8>
   35910:	ldr	r0, [pc, #1804]	; 36024 <ftello64@plt+0x2475c>
   35914:	ldr	r1, [fp, #8]
   35918:	sub	r1, r1, #1
   3591c:	cmp	r0, r1
   35920:	blt	3595c <ftello64@plt+0x24094>
   35924:	b	35970 <ftello64@plt+0x240a8>
   35928:	ldr	r0, [pc, #1788]	; 3602c <ftello64@plt+0x24764>
   3592c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35930:	sdiv	r0, r0, r1
   35934:	ldr	r1, [fp, #8]
   35938:	cmp	r0, r1
   3593c:	blt	3595c <ftello64@plt+0x24094>
   35940:	b	35970 <ftello64@plt+0x240a8>
   35944:	ldr	r0, [pc, #1752]	; 36024 <ftello64@plt+0x2475c>
   35948:	ldr	r1, [fp, #8]
   3594c:	sdiv	r0, r0, r1
   35950:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35954:	cmp	r0, r1
   35958:	bge	35970 <ftello64@plt+0x240a8>
   3595c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35960:	ldr	r1, [fp, #8]
   35964:	mul	r0, r0, r1
   35968:	str	r0, [fp, #-28]	; 0xffffffe4
   3596c:	b	35ff8 <ftello64@plt+0x24730>
   35970:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35974:	ldr	r1, [fp, #8]
   35978:	mul	r0, r0, r1
   3597c:	str	r0, [fp, #-28]	; 0xffffffe4
   35980:	b	35ffc <ftello64@plt+0x24734>
   35984:	ldr	r0, [fp, #8]
   35988:	cmp	r0, #0
   3598c:	bge	35a9c <ftello64@plt+0x241d4>
   35990:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35994:	cmp	r0, #0
   35998:	bge	35a24 <ftello64@plt+0x2415c>
   3599c:	b	359bc <ftello64@plt+0x240f4>
   359a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   359a4:	ldr	r1, [fp, #8]
   359a8:	mvn	r2, #0
   359ac:	udiv	r1, r2, r1
   359b0:	cmp	r0, r1
   359b4:	bcc	35b38 <ftello64@plt+0x24270>
   359b8:	b	35b4c <ftello64@plt+0x24284>
   359bc:	b	359c0 <ftello64@plt+0x240f8>
   359c0:	ldr	r0, [pc, #1632]	; 36028 <ftello64@plt+0x24760>
   359c4:	ldr	r1, [fp, #8]
   359c8:	cmp	r1, r0
   359cc:	blt	359e4 <ftello64@plt+0x2411c>
   359d0:	b	359f0 <ftello64@plt+0x24128>
   359d4:	ldr	r0, [fp, #8]
   359d8:	movw	r1, #0
   359dc:	cmp	r1, r0
   359e0:	bge	359f0 <ftello64@plt+0x24128>
   359e4:	movw	r0, #1
   359e8:	str	r0, [sp, #60]	; 0x3c
   359ec:	b	35a08 <ftello64@plt+0x24140>
   359f0:	ldr	r0, [fp, #8]
   359f4:	movw	r1, #0
   359f8:	sub	r0, r1, r0
   359fc:	mvn	r1, #0
   35a00:	udiv	r0, r1, r0
   35a04:	str	r0, [sp, #60]	; 0x3c
   35a08:	ldr	r0, [sp, #60]	; 0x3c
   35a0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35a10:	mvn	r2, #0
   35a14:	sub	r1, r2, r1
   35a18:	cmp	r0, r1
   35a1c:	bls	35b38 <ftello64@plt+0x24270>
   35a20:	b	35b4c <ftello64@plt+0x24284>
   35a24:	b	35a28 <ftello64@plt+0x24160>
   35a28:	b	35a80 <ftello64@plt+0x241b8>
   35a2c:	b	35a80 <ftello64@plt+0x241b8>
   35a30:	ldr	r0, [fp, #8]
   35a34:	cmn	r0, #1
   35a38:	bne	35a80 <ftello64@plt+0x241b8>
   35a3c:	b	35a40 <ftello64@plt+0x24178>
   35a40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35a44:	add	r0, r0, #0
   35a48:	movw	r1, #0
   35a4c:	cmp	r1, r0
   35a50:	blt	35b38 <ftello64@plt+0x24270>
   35a54:	b	35b4c <ftello64@plt+0x24284>
   35a58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35a5c:	movw	r1, #0
   35a60:	cmp	r1, r0
   35a64:	bge	35b4c <ftello64@plt+0x24284>
   35a68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35a6c:	sub	r0, r0, #1
   35a70:	mvn	r1, #0
   35a74:	cmp	r1, r0
   35a78:	blt	35b38 <ftello64@plt+0x24270>
   35a7c:	b	35b4c <ftello64@plt+0x24284>
   35a80:	ldr	r0, [fp, #8]
   35a84:	movw	r1, #0
   35a88:	sdiv	r0, r1, r0
   35a8c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35a90:	cmp	r0, r1
   35a94:	blt	35b38 <ftello64@plt+0x24270>
   35a98:	b	35b4c <ftello64@plt+0x24284>
   35a9c:	ldr	r0, [fp, #8]
   35aa0:	cmp	r0, #0
   35aa4:	bne	35aac <ftello64@plt+0x241e4>
   35aa8:	b	35b4c <ftello64@plt+0x24284>
   35aac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35ab0:	cmp	r0, #0
   35ab4:	bge	35b20 <ftello64@plt+0x24258>
   35ab8:	b	35abc <ftello64@plt+0x241f4>
   35abc:	b	35b04 <ftello64@plt+0x2423c>
   35ac0:	b	35b04 <ftello64@plt+0x2423c>
   35ac4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35ac8:	cmn	r0, #1
   35acc:	bne	35b04 <ftello64@plt+0x2423c>
   35ad0:	b	35ad4 <ftello64@plt+0x2420c>
   35ad4:	ldr	r0, [fp, #8]
   35ad8:	add	r0, r0, #0
   35adc:	movw	r1, #0
   35ae0:	cmp	r1, r0
   35ae4:	blt	35b38 <ftello64@plt+0x24270>
   35ae8:	b	35b4c <ftello64@plt+0x24284>
   35aec:	ldr	r0, [fp, #8]
   35af0:	sub	r0, r0, #1
   35af4:	mvn	r1, #0
   35af8:	cmp	r1, r0
   35afc:	blt	35b38 <ftello64@plt+0x24270>
   35b00:	b	35b4c <ftello64@plt+0x24284>
   35b04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35b08:	movw	r1, #0
   35b0c:	sdiv	r0, r1, r0
   35b10:	ldr	r1, [fp, #8]
   35b14:	cmp	r0, r1
   35b18:	blt	35b38 <ftello64@plt+0x24270>
   35b1c:	b	35b4c <ftello64@plt+0x24284>
   35b20:	ldr	r0, [fp, #8]
   35b24:	mvn	r1, #0
   35b28:	udiv	r0, r1, r0
   35b2c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35b30:	cmp	r0, r1
   35b34:	bcs	35b4c <ftello64@plt+0x24284>
   35b38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35b3c:	ldr	r1, [fp, #8]
   35b40:	mul	r0, r0, r1
   35b44:	str	r0, [fp, #-28]	; 0xffffffe4
   35b48:	b	35ff8 <ftello64@plt+0x24730>
   35b4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35b50:	ldr	r1, [fp, #8]
   35b54:	mul	r0, r0, r1
   35b58:	str	r0, [fp, #-28]	; 0xffffffe4
   35b5c:	b	35ffc <ftello64@plt+0x24734>
   35b60:	b	35b64 <ftello64@plt+0x2429c>
   35b64:	ldr	r0, [fp, #8]
   35b68:	cmp	r0, #0
   35b6c:	bge	35cd4 <ftello64@plt+0x2440c>
   35b70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35b74:	cmp	r0, #0
   35b78:	bge	35c50 <ftello64@plt+0x24388>
   35b7c:	b	35b80 <ftello64@plt+0x242b8>
   35b80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35b84:	ldr	r1, [fp, #8]
   35b88:	asr	r3, r1, #31
   35b8c:	mvn	r2, #0
   35b90:	mvn	ip, #-2147483648	; 0x80000000
   35b94:	str	r0, [sp, #56]	; 0x38
   35b98:	mov	r0, r2
   35b9c:	str	r1, [sp, #52]	; 0x34
   35ba0:	mov	r1, ip
   35ba4:	ldr	r2, [sp, #52]	; 0x34
   35ba8:	bl	3de9c <ftello64@plt+0x2c5d4>
   35bac:	ldr	r2, [sp, #56]	; 0x38
   35bb0:	subs	r0, r2, r0
   35bb4:	rscs	r1, r1, r2, asr #31
   35bb8:	blt	35d9c <ftello64@plt+0x244d4>
   35bbc:	b	35db0 <ftello64@plt+0x244e8>
   35bc0:	b	35bc4 <ftello64@plt+0x242fc>
   35bc4:	ldr	r0, [pc, #1116]	; 36028 <ftello64@plt+0x24760>
   35bc8:	ldr	r1, [fp, #8]
   35bcc:	cmp	r1, r0
   35bd0:	blt	35be8 <ftello64@plt+0x24320>
   35bd4:	b	35bfc <ftello64@plt+0x24334>
   35bd8:	ldr	r0, [fp, #8]
   35bdc:	movw	r1, #0
   35be0:	cmp	r1, r0
   35be4:	bge	35bfc <ftello64@plt+0x24334>
   35be8:	mov	r0, #0
   35bec:	mvn	r1, #0
   35bf0:	str	r1, [sp, #48]	; 0x30
   35bf4:	str	r0, [sp, #44]	; 0x2c
   35bf8:	b	35c30 <ftello64@plt+0x24368>
   35bfc:	ldr	r0, [fp, #8]
   35c00:	rsb	r0, r0, #0
   35c04:	asr	r3, r0, #31
   35c08:	mvn	r1, #0
   35c0c:	mvn	r2, #-2147483648	; 0x80000000
   35c10:	str	r0, [sp, #40]	; 0x28
   35c14:	mov	r0, r1
   35c18:	mov	r1, r2
   35c1c:	ldr	r2, [sp, #40]	; 0x28
   35c20:	bl	3de9c <ftello64@plt+0x2c5d4>
   35c24:	str	r0, [sp, #48]	; 0x30
   35c28:	str	r1, [sp, #44]	; 0x2c
   35c2c:	b	35c30 <ftello64@plt+0x24368>
   35c30:	ldr	r0, [sp, #44]	; 0x2c
   35c34:	ldr	r1, [sp, #48]	; 0x30
   35c38:	ldr	r2, [fp, #-24]	; 0xffffffe8
   35c3c:	mvn	r2, r2
   35c40:	subs	r1, r2, r1
   35c44:	rscs	r0, r0, r2, asr #31
   35c48:	bge	35d9c <ftello64@plt+0x244d4>
   35c4c:	b	35db0 <ftello64@plt+0x244e8>
   35c50:	ldr	r0, [fp, #8]
   35c54:	cmn	r0, #1
   35c58:	bne	35c9c <ftello64@plt+0x243d4>
   35c5c:	b	35c60 <ftello64@plt+0x24398>
   35c60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35c64:	mov	r1, #-2147483648	; 0x80000000
   35c68:	add	r1, r1, r0, asr #31
   35c6c:	rsbs	r0, r0, #0
   35c70:	rscs	r1, r1, #0
   35c74:	blt	35d9c <ftello64@plt+0x244d4>
   35c78:	b	35db0 <ftello64@plt+0x244e8>
   35c7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35c80:	movw	r1, #0
   35c84:	cmp	r1, r0
   35c88:	bge	35db0 <ftello64@plt+0x244e8>
   35c8c:	mov	r0, #0
   35c90:	cmp	r0, #0
   35c94:	bne	35d9c <ftello64@plt+0x244d4>
   35c98:	b	35db0 <ftello64@plt+0x244e8>
   35c9c:	ldr	r0, [fp, #8]
   35ca0:	asr	r3, r0, #31
   35ca4:	mov	r1, #0
   35ca8:	mov	r2, #-2147483648	; 0x80000000
   35cac:	str	r0, [sp, #36]	; 0x24
   35cb0:	mov	r0, r1
   35cb4:	mov	r1, r2
   35cb8:	ldr	r2, [sp, #36]	; 0x24
   35cbc:	bl	3de9c <ftello64@plt+0x2c5d4>
   35cc0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   35cc4:	subs	r0, r0, r2
   35cc8:	sbcs	r1, r1, r2, asr #31
   35ccc:	blt	35d9c <ftello64@plt+0x244d4>
   35cd0:	b	35db0 <ftello64@plt+0x244e8>
   35cd4:	ldr	r0, [fp, #8]
   35cd8:	cmp	r0, #0
   35cdc:	bne	35ce4 <ftello64@plt+0x2441c>
   35ce0:	b	35db0 <ftello64@plt+0x244e8>
   35ce4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35ce8:	cmp	r0, #0
   35cec:	bge	35d64 <ftello64@plt+0x2449c>
   35cf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35cf4:	cmn	r0, #1
   35cf8:	bne	35d2c <ftello64@plt+0x24464>
   35cfc:	b	35d00 <ftello64@plt+0x24438>
   35d00:	ldr	r0, [fp, #8]
   35d04:	mov	r1, #-2147483648	; 0x80000000
   35d08:	add	r1, r1, r0, asr #31
   35d0c:	rsbs	r0, r0, #0
   35d10:	rscs	r1, r1, #0
   35d14:	blt	35d9c <ftello64@plt+0x244d4>
   35d18:	b	35db0 <ftello64@plt+0x244e8>
   35d1c:	mov	r0, #0
   35d20:	cmp	r0, #0
   35d24:	bne	35d9c <ftello64@plt+0x244d4>
   35d28:	b	35db0 <ftello64@plt+0x244e8>
   35d2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35d30:	asr	r3, r0, #31
   35d34:	mov	r1, #0
   35d38:	mov	r2, #-2147483648	; 0x80000000
   35d3c:	str	r0, [sp, #32]
   35d40:	mov	r0, r1
   35d44:	mov	r1, r2
   35d48:	ldr	r2, [sp, #32]
   35d4c:	bl	3de9c <ftello64@plt+0x2c5d4>
   35d50:	ldr	r2, [fp, #8]
   35d54:	subs	r0, r0, r2
   35d58:	sbcs	r1, r1, r2, asr #31
   35d5c:	blt	35d9c <ftello64@plt+0x244d4>
   35d60:	b	35db0 <ftello64@plt+0x244e8>
   35d64:	ldr	r0, [fp, #8]
   35d68:	asr	r3, r0, #31
   35d6c:	mvn	r1, #0
   35d70:	mvn	r2, #-2147483648	; 0x80000000
   35d74:	str	r0, [sp, #28]
   35d78:	mov	r0, r1
   35d7c:	mov	r1, r2
   35d80:	ldr	r2, [sp, #28]
   35d84:	bl	3de9c <ftello64@plt+0x2c5d4>
   35d88:	ldr	r2, [fp, #-24]	; 0xffffffe8
   35d8c:	subs	r0, r0, r2
   35d90:	sbcs	r1, r1, r2, asr #31
   35d94:	bge	35db0 <ftello64@plt+0x244e8>
   35d98:	b	35d9c <ftello64@plt+0x244d4>
   35d9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35da0:	ldr	r1, [fp, #8]
   35da4:	mul	r0, r0, r1
   35da8:	str	r0, [fp, #-28]	; 0xffffffe4
   35dac:	b	35ff8 <ftello64@plt+0x24730>
   35db0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35db4:	ldr	r1, [fp, #8]
   35db8:	mul	r0, r0, r1
   35dbc:	str	r0, [fp, #-28]	; 0xffffffe4
   35dc0:	b	35ffc <ftello64@plt+0x24734>
   35dc4:	ldr	r0, [fp, #8]
   35dc8:	cmp	r0, #0
   35dcc:	bge	35f1c <ftello64@plt+0x24654>
   35dd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35dd4:	cmp	r0, #0
   35dd8:	bge	35ea4 <ftello64@plt+0x245dc>
   35ddc:	b	35e1c <ftello64@plt+0x24554>
   35de0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35de4:	ldr	r1, [fp, #8]
   35de8:	asr	r3, r1, #31
   35dec:	mvn	r2, #0
   35df0:	str	r0, [sp, #24]
   35df4:	mov	r0, r2
   35df8:	str	r1, [sp, #20]
   35dfc:	mov	r1, r2
   35e00:	ldr	r2, [sp, #20]
   35e04:	bl	3df70 <ftello64@plt+0x2c6a8>
   35e08:	ldr	r2, [sp, #24]
   35e0c:	subs	r0, r2, r0
   35e10:	rscs	r1, r1, r2, asr #31
   35e14:	bcc	35fd0 <ftello64@plt+0x24708>
   35e18:	b	35fe4 <ftello64@plt+0x2471c>
   35e1c:	b	35e20 <ftello64@plt+0x24558>
   35e20:	ldr	r0, [pc, #512]	; 36028 <ftello64@plt+0x24760>
   35e24:	ldr	r1, [fp, #8]
   35e28:	cmp	r1, r0
   35e2c:	blt	35e44 <ftello64@plt+0x2457c>
   35e30:	b	35e58 <ftello64@plt+0x24590>
   35e34:	ldr	r0, [fp, #8]
   35e38:	movw	r1, #0
   35e3c:	cmp	r1, r0
   35e40:	bge	35e58 <ftello64@plt+0x24590>
   35e44:	mov	r0, #1
   35e48:	mvn	r1, #0
   35e4c:	str	r1, [sp, #16]
   35e50:	str	r0, [sp, #12]
   35e54:	b	35e84 <ftello64@plt+0x245bc>
   35e58:	ldr	r0, [fp, #8]
   35e5c:	rsb	r0, r0, #0
   35e60:	asr	r3, r0, #31
   35e64:	mvn	r1, #0
   35e68:	str	r0, [sp, #8]
   35e6c:	mov	r0, r1
   35e70:	ldr	r2, [sp, #8]
   35e74:	bl	3df70 <ftello64@plt+0x2c6a8>
   35e78:	str	r0, [sp, #16]
   35e7c:	str	r1, [sp, #12]
   35e80:	b	35e84 <ftello64@plt+0x245bc>
   35e84:	ldr	r0, [sp, #12]
   35e88:	ldr	r1, [sp, #16]
   35e8c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   35e90:	mvn	r2, r2
   35e94:	subs	r1, r2, r1
   35e98:	rscs	r0, r0, r2, asr #31
   35e9c:	bcs	35fd0 <ftello64@plt+0x24708>
   35ea0:	b	35fe4 <ftello64@plt+0x2471c>
   35ea4:	b	35ea8 <ftello64@plt+0x245e0>
   35ea8:	b	35f00 <ftello64@plt+0x24638>
   35eac:	b	35f00 <ftello64@plt+0x24638>
   35eb0:	ldr	r0, [fp, #8]
   35eb4:	cmn	r0, #1
   35eb8:	bne	35f00 <ftello64@plt+0x24638>
   35ebc:	b	35ec0 <ftello64@plt+0x245f8>
   35ec0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35ec4:	add	r0, r0, #0
   35ec8:	movw	r1, #0
   35ecc:	cmp	r1, r0
   35ed0:	blt	35fd0 <ftello64@plt+0x24708>
   35ed4:	b	35fe4 <ftello64@plt+0x2471c>
   35ed8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35edc:	movw	r1, #0
   35ee0:	cmp	r1, r0
   35ee4:	bge	35fe4 <ftello64@plt+0x2471c>
   35ee8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35eec:	sub	r0, r0, #1
   35ef0:	mvn	r1, #0
   35ef4:	cmp	r1, r0
   35ef8:	blt	35fd0 <ftello64@plt+0x24708>
   35efc:	b	35fe4 <ftello64@plt+0x2471c>
   35f00:	ldr	r0, [fp, #8]
   35f04:	movw	r1, #0
   35f08:	sdiv	r0, r1, r0
   35f0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35f10:	cmp	r0, r1
   35f14:	blt	35fd0 <ftello64@plt+0x24708>
   35f18:	b	35fe4 <ftello64@plt+0x2471c>
   35f1c:	ldr	r0, [fp, #8]
   35f20:	cmp	r0, #0
   35f24:	bne	35f2c <ftello64@plt+0x24664>
   35f28:	b	35fe4 <ftello64@plt+0x2471c>
   35f2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35f30:	cmp	r0, #0
   35f34:	bge	35fa0 <ftello64@plt+0x246d8>
   35f38:	b	35f3c <ftello64@plt+0x24674>
   35f3c:	b	35f84 <ftello64@plt+0x246bc>
   35f40:	b	35f84 <ftello64@plt+0x246bc>
   35f44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35f48:	cmn	r0, #1
   35f4c:	bne	35f84 <ftello64@plt+0x246bc>
   35f50:	b	35f54 <ftello64@plt+0x2468c>
   35f54:	ldr	r0, [fp, #8]
   35f58:	add	r0, r0, #0
   35f5c:	movw	r1, #0
   35f60:	cmp	r1, r0
   35f64:	blt	35fd0 <ftello64@plt+0x24708>
   35f68:	b	35fe4 <ftello64@plt+0x2471c>
   35f6c:	ldr	r0, [fp, #8]
   35f70:	sub	r0, r0, #1
   35f74:	mvn	r1, #0
   35f78:	cmp	r1, r0
   35f7c:	blt	35fd0 <ftello64@plt+0x24708>
   35f80:	b	35fe4 <ftello64@plt+0x2471c>
   35f84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35f88:	movw	r1, #0
   35f8c:	sdiv	r0, r1, r0
   35f90:	ldr	r1, [fp, #8]
   35f94:	cmp	r0, r1
   35f98:	blt	35fd0 <ftello64@plt+0x24708>
   35f9c:	b	35fe4 <ftello64@plt+0x2471c>
   35fa0:	ldr	r0, [fp, #8]
   35fa4:	asr	r3, r0, #31
   35fa8:	mvn	r1, #0
   35fac:	str	r0, [sp, #4]
   35fb0:	mov	r0, r1
   35fb4:	ldr	r2, [sp, #4]
   35fb8:	bl	3df70 <ftello64@plt+0x2c6a8>
   35fbc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   35fc0:	subs	r0, r0, r2
   35fc4:	sbcs	r1, r1, r2, asr #31
   35fc8:	bcs	35fe4 <ftello64@plt+0x2471c>
   35fcc:	b	35fd0 <ftello64@plt+0x24708>
   35fd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35fd4:	ldr	r1, [fp, #8]
   35fd8:	mul	r0, r0, r1
   35fdc:	str	r0, [fp, #-28]	; 0xffffffe4
   35fe0:	b	35ff8 <ftello64@plt+0x24730>
   35fe4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35fe8:	ldr	r1, [fp, #8]
   35fec:	mul	r0, r0, r1
   35ff0:	str	r0, [fp, #-28]	; 0xffffffe4
   35ff4:	b	35ffc <ftello64@plt+0x24734>
   35ff8:	bl	361d4 <ftello64@plt+0x2490c>
   35ffc:	ldr	r0, [fp, #-4]
   36000:	ldr	r1, [fp, #-28]	; 0xffffffe4
   36004:	bl	33534 <ftello64@plt+0x21c6c>
   36008:	str	r0, [fp, #-4]
   3600c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36010:	ldr	r1, [fp, #-8]
   36014:	str	r0, [r1]
   36018:	ldr	r0, [fp, #-4]
   3601c:	mov	sp, fp
   36020:	pop	{fp, pc}
   36024:	svcvc	0x00ffffff
   36028:	andhi	r0, r0, r1
   3602c:	andhi	r0, r0, r0
   36030:			; <UNDEFINED> instruction: 0xffff8000
   36034:	push	{fp, lr}
   36038:	mov	fp, sp
   3603c:	sub	sp, sp, #8
   36040:	str	r0, [sp, #4]
   36044:	ldr	r0, [sp, #4]
   36048:	movw	r1, #1
   3604c:	bl	36058 <ftello64@plt+0x24790>
   36050:	mov	sp, fp
   36054:	pop	{fp, pc}
   36058:	push	{fp, lr}
   3605c:	mov	fp, sp
   36060:	sub	sp, sp, #8
   36064:	str	r0, [sp, #4]
   36068:	str	r1, [sp]
   3606c:	ldr	r0, [sp, #4]
   36070:	ldr	r1, [sp]
   36074:	bl	38350 <ftello64@plt+0x26a88>
   36078:	bl	334c0 <ftello64@plt+0x21bf8>
   3607c:	mov	sp, fp
   36080:	pop	{fp, pc}
   36084:	push	{fp, lr}
   36088:	mov	fp, sp
   3608c:	sub	sp, sp, #8
   36090:	str	r0, [sp, #4]
   36094:	ldr	r0, [sp, #4]
   36098:	movw	r1, #1
   3609c:	bl	360a8 <ftello64@plt+0x247e0>
   360a0:	mov	sp, fp
   360a4:	pop	{fp, pc}
   360a8:	push	{fp, lr}
   360ac:	mov	fp, sp
   360b0:	sub	sp, sp, #8
   360b4:	str	r0, [sp, #4]
   360b8:	str	r1, [sp]
   360bc:	ldr	r0, [sp, #4]
   360c0:	ldr	r1, [sp]
   360c4:	bl	39e24 <ftello64@plt+0x2855c>
   360c8:	bl	334c0 <ftello64@plt+0x21bf8>
   360cc:	mov	sp, fp
   360d0:	pop	{fp, pc}
   360d4:	push	{fp, lr}
   360d8:	mov	fp, sp
   360dc:	sub	sp, sp, #16
   360e0:	str	r0, [fp, #-4]
   360e4:	str	r1, [sp, #8]
   360e8:	ldr	r0, [sp, #8]
   360ec:	bl	3349c <ftello64@plt+0x21bd4>
   360f0:	ldr	r1, [fp, #-4]
   360f4:	ldr	r2, [sp, #8]
   360f8:	str	r0, [sp, #4]
   360fc:	bl	115b0 <memcpy@plt>
   36100:	ldr	r0, [sp, #4]
   36104:	mov	sp, fp
   36108:	pop	{fp, pc}
   3610c:	push	{fp, lr}
   36110:	mov	fp, sp
   36114:	sub	sp, sp, #16
   36118:	str	r0, [fp, #-4]
   3611c:	str	r1, [sp, #8]
   36120:	ldr	r0, [sp, #8]
   36124:	bl	334f0 <ftello64@plt+0x21c28>
   36128:	ldr	r1, [fp, #-4]
   3612c:	ldr	r2, [sp, #8]
   36130:	str	r0, [sp, #4]
   36134:	bl	115b0 <memcpy@plt>
   36138:	ldr	r0, [sp, #4]
   3613c:	mov	sp, fp
   36140:	pop	{fp, pc}
   36144:	push	{fp, lr}
   36148:	mov	fp, sp
   3614c:	sub	sp, sp, #16
   36150:	str	r0, [fp, #-4]
   36154:	str	r1, [sp, #8]
   36158:	ldr	r0, [sp, #8]
   3615c:	add	r0, r0, #1
   36160:	bl	334f0 <ftello64@plt+0x21c28>
   36164:	str	r0, [sp, #4]
   36168:	ldr	r0, [sp, #4]
   3616c:	ldr	r1, [sp, #8]
   36170:	add	r0, r0, r1
   36174:	movw	r1, #0
   36178:	strb	r1, [r0]
   3617c:	ldr	r0, [sp, #4]
   36180:	ldr	r1, [fp, #-4]
   36184:	ldr	r2, [sp, #8]
   36188:	str	r0, [sp]
   3618c:	bl	115b0 <memcpy@plt>
   36190:	ldr	r0, [sp]
   36194:	mov	sp, fp
   36198:	pop	{fp, pc}
   3619c:	push	{fp, lr}
   361a0:	mov	fp, sp
   361a4:	sub	sp, sp, #8
   361a8:	str	r0, [sp, #4]
   361ac:	ldr	r0, [sp, #4]
   361b0:	ldr	r1, [sp, #4]
   361b4:	str	r0, [sp]
   361b8:	mov	r0, r1
   361bc:	bl	1173c <strlen@plt>
   361c0:	add	r1, r0, #1
   361c4:	ldr	r0, [sp]
   361c8:	bl	360d4 <ftello64@plt+0x2480c>
   361cc:	mov	sp, fp
   361d0:	pop	{fp, pc}
   361d4:	push	{fp, lr}
   361d8:	mov	fp, sp
   361dc:	sub	sp, sp, #8
   361e0:	movw	r0, #396	; 0x18c
   361e4:	movt	r0, #5
   361e8:	ldr	r0, [r0]
   361ec:	movw	r1, #62431	; 0xf3df
   361f0:	movt	r1, #3
   361f4:	str	r0, [sp, #4]
   361f8:	mov	r0, r1
   361fc:	bl	11730 <gettext@plt>
   36200:	ldr	r1, [sp, #4]
   36204:	str	r0, [sp]
   36208:	mov	r0, r1
   3620c:	movw	r1, #0
   36210:	movw	r2, #60766	; 0xed5e
   36214:	movt	r2, #3
   36218:	ldr	r3, [sp]
   3621c:	bl	116a0 <error@plt>
   36220:	bl	1188c <abort@plt>
   36224:	push	{fp, lr}
   36228:	mov	fp, sp
   3622c:	sub	sp, sp, #32
   36230:	ldr	ip, [fp, #8]
   36234:	str	r0, [fp, #-4]
   36238:	str	r1, [fp, #-8]
   3623c:	str	r2, [fp, #-12]
   36240:	str	r3, [sp, #16]
   36244:	ldr	r0, [fp, #-4]
   36248:	ldr	r1, [fp, #-8]
   3624c:	ldr	r2, [fp, #-12]
   36250:	ldr	r3, [sp, #16]
   36254:	ldr	lr, [fp, #8]
   36258:	str	lr, [sp]
   3625c:	str	ip, [sp, #8]
   36260:	bl	3ca84 <ftello64@plt+0x2b1bc>
   36264:	str	r0, [sp, #12]
   36268:	ldr	r0, [sp, #12]
   3626c:	cmp	r0, #0
   36270:	bge	36288 <ftello64@plt+0x249c0>
   36274:	bl	11760 <__errno_location@plt>
   36278:	ldr	r0, [r0]
   3627c:	cmp	r0, #12
   36280:	bne	36288 <ftello64@plt+0x249c0>
   36284:	bl	361d4 <ftello64@plt+0x2490c>
   36288:	ldr	r0, [sp, #12]
   3628c:	mov	sp, fp
   36290:	pop	{fp, pc}
   36294:	push	{fp, lr}
   36298:	mov	fp, sp
   3629c:	sub	sp, sp, #16
   362a0:	str	r0, [fp, #-4]
   362a4:	str	r1, [sp, #8]
   362a8:	ldr	r0, [fp, #-4]
   362ac:	ldr	r1, [sp, #8]
   362b0:	bl	3cda8 <ftello64@plt+0x2b4e0>
   362b4:	str	r0, [sp, #4]
   362b8:	ldr	r0, [sp, #4]
   362bc:	movw	r1, #0
   362c0:	cmp	r0, r1
   362c4:	bne	362dc <ftello64@plt+0x24a14>
   362c8:	bl	11760 <__errno_location@plt>
   362cc:	ldr	r0, [r0]
   362d0:	cmp	r0, #12
   362d4:	bne	362dc <ftello64@plt+0x24a14>
   362d8:	bl	361d4 <ftello64@plt+0x2490c>
   362dc:	ldr	r0, [sp, #4]
   362e0:	mov	sp, fp
   362e4:	pop	{fp, pc}
   362e8:	push	{fp, lr}
   362ec:	mov	fp, sp
   362f0:	sub	sp, sp, #16
   362f4:	str	r0, [fp, #-4]
   362f8:	str	r1, [sp, #8]
   362fc:	str	r2, [sp, #4]
   36300:	ldr	r0, [fp, #-4]
   36304:	ldr	r1, [sp, #8]
   36308:	ldr	r2, [sp, #4]
   3630c:	bl	3d0fc <ftello64@plt+0x2b834>
   36310:	str	r0, [sp]
   36314:	ldr	r0, [sp]
   36318:	movw	r1, #0
   3631c:	cmp	r0, r1
   36320:	bne	36338 <ftello64@plt+0x24a70>
   36324:	bl	11760 <__errno_location@plt>
   36328:	ldr	r0, [r0]
   3632c:	cmp	r0, #12
   36330:	bne	36338 <ftello64@plt+0x24a70>
   36334:	bl	361d4 <ftello64@plt+0x2490c>
   36338:	ldr	r0, [sp]
   3633c:	mov	sp, fp
   36340:	pop	{fp, pc}
   36344:	push	{fp, lr}
   36348:	mov	fp, sp
   3634c:	sub	sp, sp, #72	; 0x48
   36350:	ldr	ip, [fp, #8]
   36354:	str	r0, [fp, #-8]
   36358:	str	r1, [fp, #-12]
   3635c:	str	r2, [fp, #-16]
   36360:	str	r3, [fp, #-20]	; 0xffffffec
   36364:	movw	r0, #0
   36368:	str	r0, [sp, #28]
   3636c:	ldr	r1, [fp, #-16]
   36370:	cmp	r0, r1
   36374:	bgt	36388 <ftello64@plt+0x24ac0>
   36378:	ldr	r0, [fp, #-16]
   3637c:	cmp	r0, #36	; 0x24
   36380:	bgt	36388 <ftello64@plt+0x24ac0>
   36384:	b	363a8 <ftello64@plt+0x24ae0>
   36388:	movw	r0, #62448	; 0xf3f0
   3638c:	movt	r0, #3
   36390:	movw	r1, #62486	; 0xf416
   36394:	movt	r1, #3
   36398:	movw	r2, #85	; 0x55
   3639c:	movw	r3, #62502	; 0xf426
   363a0:	movt	r3, #3
   363a4:	bl	118b0 <__assert_fail@plt>
   363a8:	ldr	r0, [fp, #-12]
   363ac:	movw	r1, #0
   363b0:	cmp	r0, r1
   363b4:	beq	363c4 <ftello64@plt+0x24afc>
   363b8:	ldr	r0, [fp, #-12]
   363bc:	str	r0, [sp, #12]
   363c0:	b	363d0 <ftello64@plt+0x24b08>
   363c4:	sub	r0, fp, #24
   363c8:	str	r0, [sp, #12]
   363cc:	b	363d0 <ftello64@plt+0x24b08>
   363d0:	ldr	r0, [sp, #12]
   363d4:	str	r0, [fp, #-28]	; 0xffffffe4
   363d8:	bl	11760 <__errno_location@plt>
   363dc:	mov	r1, #0
   363e0:	str	r1, [r0]
   363e4:	ldr	r0, [fp, #-8]
   363e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   363ec:	ldr	r2, [fp, #-16]
   363f0:	bl	117c0 <strtoimax@plt>
   363f4:	str	r1, [sp, #36]	; 0x24
   363f8:	str	r0, [sp, #32]
   363fc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   36400:	ldr	r0, [r0]
   36404:	ldr	r1, [fp, #-8]
   36408:	cmp	r0, r1
   3640c:	bne	36478 <ftello64@plt+0x24bb0>
   36410:	ldr	r0, [fp, #8]
   36414:	movw	r1, #0
   36418:	cmp	r0, r1
   3641c:	beq	36468 <ftello64@plt+0x24ba0>
   36420:	ldr	r0, [fp, #-28]	; 0xffffffe4
   36424:	ldr	r0, [r0]
   36428:	ldrb	r0, [r0]
   3642c:	cmp	r0, #0
   36430:	beq	36468 <ftello64@plt+0x24ba0>
   36434:	ldr	r0, [fp, #8]
   36438:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3643c:	ldr	r1, [r1]
   36440:	ldrb	r1, [r1]
   36444:	bl	11748 <strchr@plt>
   36448:	movw	r1, #0
   3644c:	cmp	r0, r1
   36450:	beq	36468 <ftello64@plt+0x24ba0>
   36454:	mov	r0, #0
   36458:	str	r0, [sp, #36]	; 0x24
   3645c:	mov	r0, #1
   36460:	str	r0, [sp, #32]
   36464:	b	36474 <ftello64@plt+0x24bac>
   36468:	movw	r0, #4
   3646c:	str	r0, [fp, #-4]
   36470:	b	36960 <ftello64@plt+0x25098>
   36474:	b	364b0 <ftello64@plt+0x24be8>
   36478:	bl	11760 <__errno_location@plt>
   3647c:	ldr	r0, [r0]
   36480:	cmp	r0, #0
   36484:	beq	364ac <ftello64@plt+0x24be4>
   36488:	bl	11760 <__errno_location@plt>
   3648c:	ldr	r0, [r0]
   36490:	cmp	r0, #34	; 0x22
   36494:	beq	364a4 <ftello64@plt+0x24bdc>
   36498:	movw	r0, #4
   3649c:	str	r0, [fp, #-4]
   364a0:	b	36960 <ftello64@plt+0x25098>
   364a4:	movw	r0, #1
   364a8:	str	r0, [sp, #28]
   364ac:	b	364b0 <ftello64@plt+0x24be8>
   364b0:	ldr	r0, [fp, #8]
   364b4:	movw	r1, #0
   364b8:	cmp	r0, r1
   364bc:	bne	364e0 <ftello64@plt+0x24c18>
   364c0:	ldr	r0, [sp, #32]
   364c4:	ldr	r1, [sp, #36]	; 0x24
   364c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   364cc:	str	r1, [r2, #4]
   364d0:	str	r0, [r2]
   364d4:	ldr	r0, [sp, #28]
   364d8:	str	r0, [fp, #-4]
   364dc:	b	36960 <ftello64@plt+0x25098>
   364e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   364e4:	ldr	r0, [r0]
   364e8:	ldrb	r0, [r0]
   364ec:	cmp	r0, #0
   364f0:	beq	36944 <ftello64@plt+0x2507c>
   364f4:	movw	r0, #1024	; 0x400
   364f8:	str	r0, [sp, #24]
   364fc:	movw	r0, #1
   36500:	str	r0, [sp, #20]
   36504:	ldr	r0, [fp, #8]
   36508:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3650c:	ldr	r1, [r1]
   36510:	ldrb	r1, [r1]
   36514:	bl	11748 <strchr@plt>
   36518:	movw	r1, #0
   3651c:	cmp	r0, r1
   36520:	bne	36548 <ftello64@plt+0x24c80>
   36524:	ldr	r0, [sp, #32]
   36528:	ldr	r1, [sp, #36]	; 0x24
   3652c:	ldr	r2, [fp, #-20]	; 0xffffffec
   36530:	str	r1, [r2, #4]
   36534:	str	r0, [r2]
   36538:	ldr	r0, [sp, #28]
   3653c:	orr	r0, r0, #2
   36540:	str	r0, [fp, #-4]
   36544:	b	36960 <ftello64@plt+0x25098>
   36548:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3654c:	ldr	r0, [r0]
   36550:	ldrb	r0, [r0]
   36554:	sub	r0, r0, #69	; 0x45
   36558:	cmp	r0, #47	; 0x2f
   3655c:	str	r0, [sp, #8]
   36560:	bhi	366cc <ftello64@plt+0x24e04>
   36564:	add	r0, pc, #8
   36568:	ldr	r1, [sp, #8]
   3656c:	ldr	r0, [r0, r1, lsl #2]
   36570:	mov	pc, r0
   36574:	andeq	r6, r3, r4, lsr r6
   36578:	andeq	r6, r3, ip, asr #13
   3657c:	andeq	r6, r3, r4, lsr r6
   36580:	andeq	r6, r3, ip, asr #13
   36584:	andeq	r6, r3, ip, asr #13
   36588:	andeq	r6, r3, ip, asr #13
   3658c:	andeq	r6, r3, r4, lsr r6
   36590:	andeq	r6, r3, ip, asr #13
   36594:	andeq	r6, r3, r4, lsr r6
   36598:	andeq	r6, r3, ip, asr #13
   3659c:	andeq	r6, r3, ip, asr #13
   365a0:	andeq	r6, r3, r4, lsr r6
   365a4:	andeq	r6, r3, ip, asr #13
   365a8:	andeq	r6, r3, ip, asr #13
   365ac:	andeq	r6, r3, ip, asr #13
   365b0:	andeq	r6, r3, r4, lsr r6
   365b4:	andeq	r6, r3, ip, asr #13
   365b8:	andeq	r6, r3, ip, asr #13
   365bc:	andeq	r6, r3, ip, asr #13
   365c0:	andeq	r6, r3, ip, asr #13
   365c4:	andeq	r6, r3, r4, lsr r6
   365c8:	andeq	r6, r3, r4, lsr r6
   365cc:	andeq	r6, r3, ip, asr #13
   365d0:	andeq	r6, r3, ip, asr #13
   365d4:	andeq	r6, r3, ip, asr #13
   365d8:	andeq	r6, r3, ip, asr #13
   365dc:	andeq	r6, r3, ip, asr #13
   365e0:	andeq	r6, r3, ip, asr #13
   365e4:	andeq	r6, r3, ip, asr #13
   365e8:	andeq	r6, r3, ip, asr #13
   365ec:	andeq	r6, r3, ip, asr #13
   365f0:	andeq	r6, r3, ip, asr #13
   365f4:	andeq	r6, r3, ip, asr #13
   365f8:	andeq	r6, r3, ip, asr #13
   365fc:	andeq	r6, r3, r4, lsr r6
   36600:	andeq	r6, r3, ip, asr #13
   36604:	andeq	r6, r3, ip, asr #13
   36608:	andeq	r6, r3, ip, asr #13
   3660c:	andeq	r6, r3, r4, lsr r6
   36610:	andeq	r6, r3, ip, asr #13
   36614:	andeq	r6, r3, r4, lsr r6
   36618:	andeq	r6, r3, ip, asr #13
   3661c:	andeq	r6, r3, ip, asr #13
   36620:	andeq	r6, r3, ip, asr #13
   36624:	andeq	r6, r3, ip, asr #13
   36628:	andeq	r6, r3, ip, asr #13
   3662c:	andeq	r6, r3, ip, asr #13
   36630:	andeq	r6, r3, r4, lsr r6
   36634:	ldr	r0, [fp, #8]
   36638:	movw	r1, #48	; 0x30
   3663c:	bl	11748 <strchr@plt>
   36640:	movw	r1, #0
   36644:	cmp	r0, r1
   36648:	beq	366c8 <ftello64@plt+0x24e00>
   3664c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   36650:	ldr	r0, [r0]
   36654:	ldrb	r0, [r0, #1]
   36658:	mov	r1, r0
   3665c:	cmp	r0, #66	; 0x42
   36660:	str	r1, [sp, #4]
   36664:	beq	366b0 <ftello64@plt+0x24de8>
   36668:	b	3666c <ftello64@plt+0x24da4>
   3666c:	ldr	r0, [sp, #4]
   36670:	cmp	r0, #68	; 0x44
   36674:	beq	366b0 <ftello64@plt+0x24de8>
   36678:	b	3667c <ftello64@plt+0x24db4>
   3667c:	ldr	r0, [sp, #4]
   36680:	cmp	r0, #105	; 0x69
   36684:	bne	366c4 <ftello64@plt+0x24dfc>
   36688:	b	3668c <ftello64@plt+0x24dc4>
   3668c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   36690:	ldr	r0, [r0]
   36694:	ldrb	r0, [r0, #2]
   36698:	cmp	r0, #66	; 0x42
   3669c:	bne	366ac <ftello64@plt+0x24de4>
   366a0:	ldr	r0, [sp, #20]
   366a4:	add	r0, r0, #2
   366a8:	str	r0, [sp, #20]
   366ac:	b	366c4 <ftello64@plt+0x24dfc>
   366b0:	movw	r0, #1000	; 0x3e8
   366b4:	str	r0, [sp, #24]
   366b8:	ldr	r0, [sp, #20]
   366bc:	add	r0, r0, #1
   366c0:	str	r0, [sp, #20]
   366c4:	b	366c8 <ftello64@plt+0x24e00>
   366c8:	b	366cc <ftello64@plt+0x24e04>
   366cc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   366d0:	ldr	r0, [r0]
   366d4:	ldrb	r0, [r0]
   366d8:	sub	r0, r0, #66	; 0x42
   366dc:	cmp	r0, #53	; 0x35
   366e0:	str	r0, [sp]
   366e4:	bhi	368d8 <ftello64@plt+0x25010>
   366e8:	add	r0, pc, #8
   366ec:	ldr	r1, [sp]
   366f0:	ldr	r0, [r0, r1, lsl #2]
   366f4:	mov	pc, r0
   366f8:	andeq	r6, r3, r4, ror #15
   366fc:	ldrdeq	r6, [r3], -r8
   36700:	ldrdeq	r6, [r3], -r8
   36704:	andeq	r6, r3, r4, lsl #16
   36708:	ldrdeq	r6, [r3], -r8
   3670c:	andeq	r6, r3, ip, lsl r8
   36710:	ldrdeq	r6, [r3], -r8
   36714:	ldrdeq	r6, [r3], -r8
   36718:	ldrdeq	r6, [r3], -r8
   3671c:	andeq	r6, r3, r4, lsr r8
   36720:	ldrdeq	r6, [r3], -r8
   36724:	andeq	r6, r3, ip, asr #16
   36728:	ldrdeq	r6, [r3], -r8
   3672c:	ldrdeq	r6, [r3], -r8
   36730:	andeq	r6, r3, r4, ror #16
   36734:	ldrdeq	r6, [r3], -r8
   36738:	ldrdeq	r6, [r3], -r8
   3673c:	ldrdeq	r6, [r3], -r8
   36740:	andeq	r6, r3, ip, ror r8
   36744:	ldrdeq	r6, [r3], -r8
   36748:	ldrdeq	r6, [r3], -r8
   3674c:	ldrdeq	r6, [r3], -r8
   36750:	ldrdeq	r6, [r3], -r8
   36754:	andeq	r6, r3, r8, lsr #17
   36758:	andeq	r6, r3, r0, asr #17
   3675c:	ldrdeq	r6, [r3], -r8
   36760:	ldrdeq	r6, [r3], -r8
   36764:	ldrdeq	r6, [r3], -r8
   36768:	ldrdeq	r6, [r3], -r8
   3676c:	ldrdeq	r6, [r3], -r8
   36770:	ldrdeq	r6, [r3], -r8
   36774:	ldrdeq	r6, [r3], -r8
   36778:	ldrdeq	r6, [r3], -r0
   3677c:	strdeq	r6, [r3], -r8
   36780:	ldrdeq	r6, [r3], -r8
   36784:	ldrdeq	r6, [r3], -r8
   36788:	ldrdeq	r6, [r3], -r8
   3678c:	andeq	r6, r3, ip, lsl r8
   36790:	ldrdeq	r6, [r3], -r8
   36794:	ldrdeq	r6, [r3], -r8
   36798:	ldrdeq	r6, [r3], -r8
   3679c:	andeq	r6, r3, r4, lsr r8
   367a0:	ldrdeq	r6, [r3], -r8
   367a4:	andeq	r6, r3, ip, asr #16
   367a8:	ldrdeq	r6, [r3], -r8
   367ac:	ldrdeq	r6, [r3], -r8
   367b0:	ldrdeq	r6, [r3], -r8
   367b4:	ldrdeq	r6, [r3], -r8
   367b8:	ldrdeq	r6, [r3], -r8
   367bc:	ldrdeq	r6, [r3], -r8
   367c0:	andeq	r6, r3, ip, ror r8
   367c4:	ldrdeq	r6, [r3], -r8
   367c8:	ldrdeq	r6, [r3], -r8
   367cc:	muleq	r3, r4, r8
   367d0:	add	r0, sp, #32
   367d4:	movw	r1, #512	; 0x200
   367d8:	bl	3696c <ftello64@plt+0x250a4>
   367dc:	str	r0, [sp, #16]
   367e0:	b	368fc <ftello64@plt+0x25034>
   367e4:	add	r0, sp, #32
   367e8:	movw	r1, #1024	; 0x400
   367ec:	bl	3696c <ftello64@plt+0x250a4>
   367f0:	str	r0, [sp, #16]
   367f4:	b	368fc <ftello64@plt+0x25034>
   367f8:	movw	r0, #0
   367fc:	str	r0, [sp, #16]
   36800:	b	368fc <ftello64@plt+0x25034>
   36804:	ldr	r1, [sp, #24]
   36808:	add	r0, sp, #32
   3680c:	movw	r2, #6
   36810:	bl	382f0 <ftello64@plt+0x26a28>
   36814:	str	r0, [sp, #16]
   36818:	b	368fc <ftello64@plt+0x25034>
   3681c:	ldr	r1, [sp, #24]
   36820:	add	r0, sp, #32
   36824:	movw	r2, #3
   36828:	bl	382f0 <ftello64@plt+0x26a28>
   3682c:	str	r0, [sp, #16]
   36830:	b	368fc <ftello64@plt+0x25034>
   36834:	ldr	r1, [sp, #24]
   36838:	add	r0, sp, #32
   3683c:	movw	r2, #1
   36840:	bl	382f0 <ftello64@plt+0x26a28>
   36844:	str	r0, [sp, #16]
   36848:	b	368fc <ftello64@plt+0x25034>
   3684c:	ldr	r1, [sp, #24]
   36850:	add	r0, sp, #32
   36854:	movw	r2, #2
   36858:	bl	382f0 <ftello64@plt+0x26a28>
   3685c:	str	r0, [sp, #16]
   36860:	b	368fc <ftello64@plt+0x25034>
   36864:	ldr	r1, [sp, #24]
   36868:	add	r0, sp, #32
   3686c:	movw	r2, #5
   36870:	bl	382f0 <ftello64@plt+0x26a28>
   36874:	str	r0, [sp, #16]
   36878:	b	368fc <ftello64@plt+0x25034>
   3687c:	ldr	r1, [sp, #24]
   36880:	add	r0, sp, #32
   36884:	movw	r2, #4
   36888:	bl	382f0 <ftello64@plt+0x26a28>
   3688c:	str	r0, [sp, #16]
   36890:	b	368fc <ftello64@plt+0x25034>
   36894:	add	r0, sp, #32
   36898:	movw	r1, #2
   3689c:	bl	3696c <ftello64@plt+0x250a4>
   368a0:	str	r0, [sp, #16]
   368a4:	b	368fc <ftello64@plt+0x25034>
   368a8:	ldr	r1, [sp, #24]
   368ac:	add	r0, sp, #32
   368b0:	movw	r2, #8
   368b4:	bl	382f0 <ftello64@plt+0x26a28>
   368b8:	str	r0, [sp, #16]
   368bc:	b	368fc <ftello64@plt+0x25034>
   368c0:	ldr	r1, [sp, #24]
   368c4:	add	r0, sp, #32
   368c8:	movw	r2, #7
   368cc:	bl	382f0 <ftello64@plt+0x26a28>
   368d0:	str	r0, [sp, #16]
   368d4:	b	368fc <ftello64@plt+0x25034>
   368d8:	ldr	r0, [sp, #32]
   368dc:	ldr	r1, [sp, #36]	; 0x24
   368e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   368e4:	str	r1, [r2, #4]
   368e8:	str	r0, [r2]
   368ec:	ldr	r0, [sp, #28]
   368f0:	orr	r0, r0, #2
   368f4:	str	r0, [fp, #-4]
   368f8:	b	36960 <ftello64@plt+0x25098>
   368fc:	ldr	r0, [sp, #16]
   36900:	ldr	r1, [sp, #28]
   36904:	orr	r0, r1, r0
   36908:	str	r0, [sp, #28]
   3690c:	ldr	r0, [sp, #20]
   36910:	ldr	r1, [fp, #-28]	; 0xffffffe4
   36914:	ldr	r2, [r1]
   36918:	add	r0, r2, r0
   3691c:	str	r0, [r1]
   36920:	ldr	r0, [fp, #-28]	; 0xffffffe4
   36924:	ldr	r0, [r0]
   36928:	ldrsb	r0, [r0]
   3692c:	cmp	r0, #0
   36930:	beq	36940 <ftello64@plt+0x25078>
   36934:	ldr	r0, [sp, #28]
   36938:	orr	r0, r0, #2
   3693c:	str	r0, [sp, #28]
   36940:	b	36944 <ftello64@plt+0x2507c>
   36944:	ldr	r0, [sp, #32]
   36948:	ldr	r1, [sp, #36]	; 0x24
   3694c:	ldr	r2, [fp, #-20]	; 0xffffffec
   36950:	str	r1, [r2, #4]
   36954:	str	r0, [r2]
   36958:	ldr	r0, [sp, #28]
   3695c:	str	r0, [fp, #-4]
   36960:	ldr	r0, [fp, #-4]
   36964:	mov	sp, fp
   36968:	pop	{fp, pc}
   3696c:	push	{fp, lr}
   36970:	mov	fp, sp
   36974:	sub	sp, sp, #112	; 0x70
   36978:	str	r0, [fp, #-8]
   3697c:	str	r1, [fp, #-12]
   36980:	b	36e68 <ftello64@plt+0x255a0>
   36984:	b	36988 <ftello64@plt+0x250c0>
   36988:	ldr	r0, [fp, #-12]
   3698c:	cmp	r0, #0
   36990:	bge	36af0 <ftello64@plt+0x25228>
   36994:	ldr	r0, [fp, #-8]
   36998:	ldr	r0, [r0, #4]
   3699c:	cmn	r0, #1
   369a0:	bgt	36a48 <ftello64@plt+0x25180>
   369a4:	b	369a8 <ftello64@plt+0x250e0>
   369a8:	b	369ac <ftello64@plt+0x250e4>
   369ac:	ldr	r0, [fp, #-8]
   369b0:	ldr	r1, [r0]
   369b4:	ldr	r0, [r0, #4]
   369b8:	ldr	r2, [fp, #-12]
   369bc:	mov	r3, #127	; 0x7f
   369c0:	sdiv	r2, r3, r2
   369c4:	subs	r1, r1, r2
   369c8:	sbcs	r0, r0, r2, asr #31
   369cc:	blt	36bc8 <ftello64@plt+0x25300>
   369d0:	b	36bec <ftello64@plt+0x25324>
   369d4:	b	369d8 <ftello64@plt+0x25110>
   369d8:	ldr	r0, [pc, #4092]	; 379dc <ftello64@plt+0x26114>
   369dc:	ldr	r1, [fp, #-12]
   369e0:	cmp	r1, r0
   369e4:	blt	369fc <ftello64@plt+0x25134>
   369e8:	b	36a08 <ftello64@plt+0x25140>
   369ec:	ldr	r0, [fp, #-12]
   369f0:	movw	r1, #0
   369f4:	cmp	r1, r0
   369f8:	bge	36a08 <ftello64@plt+0x25140>
   369fc:	movw	r0, #0
   36a00:	str	r0, [fp, #-28]	; 0xffffffe4
   36a04:	b	36a20 <ftello64@plt+0x25158>
   36a08:	ldr	r0, [fp, #-12]
   36a0c:	movw	r1, #0
   36a10:	sub	r0, r1, r0
   36a14:	movw	r1, #127	; 0x7f
   36a18:	sdiv	r0, r1, r0
   36a1c:	str	r0, [fp, #-28]	; 0xffffffe4
   36a20:	ldr	r0, [fp, #-28]	; 0xffffffe4
   36a24:	ldr	r1, [fp, #-8]
   36a28:	ldr	r2, [r1]
   36a2c:	ldr	r1, [r1, #4]
   36a30:	mvn	r1, r1
   36a34:	mvn	r2, r2
   36a38:	subs	r2, r2, r0
   36a3c:	sbcs	r0, r1, r0, asr #31
   36a40:	bge	36bc8 <ftello64@plt+0x25300>
   36a44:	b	36bec <ftello64@plt+0x25324>
   36a48:	b	36a4c <ftello64@plt+0x25184>
   36a4c:	b	36ac8 <ftello64@plt+0x25200>
   36a50:	b	36ac8 <ftello64@plt+0x25200>
   36a54:	ldr	r0, [fp, #-12]
   36a58:	cmn	r0, #1
   36a5c:	bne	36ac8 <ftello64@plt+0x25200>
   36a60:	b	36a64 <ftello64@plt+0x2519c>
   36a64:	ldr	r0, [fp, #-8]
   36a68:	ldr	r1, [r0]
   36a6c:	ldr	r0, [r0, #4]
   36a70:	subs	r1, r1, #128	; 0x80
   36a74:	sbc	r0, r0, #0
   36a78:	rsbs	r1, r1, #0
   36a7c:	rscs	r0, r0, #0
   36a80:	blt	36bc8 <ftello64@plt+0x25300>
   36a84:	b	36bec <ftello64@plt+0x25324>
   36a88:	ldr	r0, [fp, #-8]
   36a8c:	ldr	r1, [r0]
   36a90:	ldr	r0, [r0, #4]
   36a94:	subs	r1, r1, #1
   36a98:	sbcs	r0, r0, #0
   36a9c:	blt	36bec <ftello64@plt+0x25324>
   36aa0:	b	36aa4 <ftello64@plt+0x251dc>
   36aa4:	ldr	r0, [fp, #-8]
   36aa8:	ldr	r1, [r0]
   36aac:	ldr	r0, [r0, #4]
   36ab0:	subs	r1, r1, #1
   36ab4:	sbc	r0, r0, #0
   36ab8:	rsbs	r1, r1, #127	; 0x7f
   36abc:	rscs	r0, r0, #0
   36ac0:	blt	36bc8 <ftello64@plt+0x25300>
   36ac4:	b	36bec <ftello64@plt+0x25324>
   36ac8:	ldr	r0, [fp, #-12]
   36acc:	mvn	r1, #127	; 0x7f
   36ad0:	sdiv	r0, r1, r0
   36ad4:	ldr	r1, [fp, #-8]
   36ad8:	ldr	r2, [r1]
   36adc:	ldr	r1, [r1, #4]
   36ae0:	subs	r2, r0, r2
   36ae4:	rscs	r0, r1, r0, asr #31
   36ae8:	blt	36bc8 <ftello64@plt+0x25300>
   36aec:	b	36bec <ftello64@plt+0x25324>
   36af0:	ldr	r0, [fp, #-12]
   36af4:	cmp	r0, #0
   36af8:	bne	36b00 <ftello64@plt+0x25238>
   36afc:	b	36bec <ftello64@plt+0x25324>
   36b00:	ldr	r0, [fp, #-8]
   36b04:	ldr	r0, [r0, #4]
   36b08:	cmn	r0, #1
   36b0c:	bgt	36ba0 <ftello64@plt+0x252d8>
   36b10:	b	36b14 <ftello64@plt+0x2524c>
   36b14:	b	36b18 <ftello64@plt+0x25250>
   36b18:	b	36b74 <ftello64@plt+0x252ac>
   36b1c:	b	36b74 <ftello64@plt+0x252ac>
   36b20:	ldr	r0, [fp, #-8]
   36b24:	ldr	r1, [r0]
   36b28:	ldr	r0, [r0, #4]
   36b2c:	and	r0, r1, r0
   36b30:	cmn	r0, #1
   36b34:	bne	36b74 <ftello64@plt+0x252ac>
   36b38:	b	36b3c <ftello64@plt+0x25274>
   36b3c:	b	36b40 <ftello64@plt+0x25278>
   36b40:	ldr	r0, [fp, #-12]
   36b44:	mvn	r1, #127	; 0x7f
   36b48:	add	r0, r0, r1
   36b4c:	movw	r1, #0
   36b50:	cmp	r1, r0
   36b54:	blt	36bc8 <ftello64@plt+0x25300>
   36b58:	b	36bec <ftello64@plt+0x25324>
   36b5c:	ldr	r0, [fp, #-12]
   36b60:	sub	r0, r0, #1
   36b64:	movw	r1, #127	; 0x7f
   36b68:	cmp	r1, r0
   36b6c:	blt	36bc8 <ftello64@plt+0x25300>
   36b70:	b	36bec <ftello64@plt+0x25324>
   36b74:	ldr	r0, [fp, #-8]
   36b78:	ldr	r2, [r0]
   36b7c:	ldr	r3, [r0, #4]
   36b80:	mvn	r0, #127	; 0x7f
   36b84:	mvn	r1, #0
   36b88:	bl	3de9c <ftello64@plt+0x2c5d4>
   36b8c:	ldr	r2, [fp, #-12]
   36b90:	subs	r0, r0, r2
   36b94:	sbcs	r1, r1, r2, asr #31
   36b98:	blt	36bc8 <ftello64@plt+0x25300>
   36b9c:	b	36bec <ftello64@plt+0x25324>
   36ba0:	ldr	r0, [fp, #-12]
   36ba4:	mov	r1, #127	; 0x7f
   36ba8:	sdiv	r0, r1, r0
   36bac:	ldr	r1, [fp, #-8]
   36bb0:	ldr	r2, [r1]
   36bb4:	ldr	r1, [r1, #4]
   36bb8:	subs	r2, r0, r2
   36bbc:	rscs	r0, r1, r0, asr #31
   36bc0:	bge	36bec <ftello64@plt+0x25324>
   36bc4:	b	36bc8 <ftello64@plt+0x25300>
   36bc8:	ldr	r0, [fp, #-8]
   36bcc:	ldr	r0, [r0]
   36bd0:	ldr	r1, [fp, #-12]
   36bd4:	mul	r0, r0, r1
   36bd8:	sxtb	r0, r0
   36bdc:	asr	r1, r0, #31
   36be0:	str	r0, [fp, #-24]	; 0xffffffe8
   36be4:	str	r1, [fp, #-20]	; 0xffffffec
   36be8:	b	3828c <ftello64@plt+0x269c4>
   36bec:	ldr	r0, [fp, #-8]
   36bf0:	ldr	r0, [r0]
   36bf4:	ldr	r1, [fp, #-12]
   36bf8:	mul	r0, r0, r1
   36bfc:	sxtb	r0, r0
   36c00:	asr	r1, r0, #31
   36c04:	str	r0, [fp, #-24]	; 0xffffffe8
   36c08:	str	r1, [fp, #-20]	; 0xffffffec
   36c0c:	b	382c0 <ftello64@plt+0x269f8>
   36c10:	ldr	r0, [fp, #-12]
   36c14:	cmp	r0, #0
   36c18:	bge	36d60 <ftello64@plt+0x25498>
   36c1c:	ldr	r0, [fp, #-8]
   36c20:	ldr	r0, [r0, #4]
   36c24:	cmn	r0, #1
   36c28:	bgt	36cd0 <ftello64@plt+0x25408>
   36c2c:	b	36c30 <ftello64@plt+0x25368>
   36c30:	b	36c34 <ftello64@plt+0x2536c>
   36c34:	ldr	r0, [fp, #-8]
   36c38:	ldr	r1, [r0]
   36c3c:	ldr	r0, [r0, #4]
   36c40:	ldr	r2, [fp, #-12]
   36c44:	mov	r3, #255	; 0xff
   36c48:	sdiv	r2, r3, r2
   36c4c:	subs	r1, r1, r2
   36c50:	sbcs	r0, r0, r2, asr #31
   36c54:	blt	36e20 <ftello64@plt+0x25558>
   36c58:	b	36e44 <ftello64@plt+0x2557c>
   36c5c:	b	36c60 <ftello64@plt+0x25398>
   36c60:	ldr	r0, [pc, #3444]	; 379dc <ftello64@plt+0x26114>
   36c64:	ldr	r1, [fp, #-12]
   36c68:	cmp	r1, r0
   36c6c:	blt	36c84 <ftello64@plt+0x253bc>
   36c70:	b	36c90 <ftello64@plt+0x253c8>
   36c74:	ldr	r0, [fp, #-12]
   36c78:	movw	r1, #0
   36c7c:	cmp	r1, r0
   36c80:	bge	36c90 <ftello64@plt+0x253c8>
   36c84:	movw	r0, #0
   36c88:	str	r0, [fp, #-32]	; 0xffffffe0
   36c8c:	b	36ca8 <ftello64@plt+0x253e0>
   36c90:	ldr	r0, [fp, #-12]
   36c94:	movw	r1, #0
   36c98:	sub	r0, r1, r0
   36c9c:	movw	r1, #255	; 0xff
   36ca0:	sdiv	r0, r1, r0
   36ca4:	str	r0, [fp, #-32]	; 0xffffffe0
   36ca8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   36cac:	ldr	r1, [fp, #-8]
   36cb0:	ldr	r2, [r1]
   36cb4:	ldr	r1, [r1, #4]
   36cb8:	mvn	r1, r1
   36cbc:	mvn	r2, r2
   36cc0:	subs	r2, r2, r0
   36cc4:	sbcs	r0, r1, r0, asr #31
   36cc8:	bge	36e20 <ftello64@plt+0x25558>
   36ccc:	b	36e44 <ftello64@plt+0x2557c>
   36cd0:	b	36cd4 <ftello64@plt+0x2540c>
   36cd4:	b	36d44 <ftello64@plt+0x2547c>
   36cd8:	b	36d44 <ftello64@plt+0x2547c>
   36cdc:	ldr	r0, [fp, #-12]
   36ce0:	cmn	r0, #1
   36ce4:	bne	36d44 <ftello64@plt+0x2547c>
   36ce8:	b	36cec <ftello64@plt+0x25424>
   36cec:	ldr	r0, [fp, #-8]
   36cf0:	ldr	r1, [r0]
   36cf4:	ldr	r0, [r0, #4]
   36cf8:	rsbs	r1, r1, #0
   36cfc:	rscs	r0, r0, #0
   36d00:	blt	36e20 <ftello64@plt+0x25558>
   36d04:	b	36e44 <ftello64@plt+0x2557c>
   36d08:	ldr	r0, [fp, #-8]
   36d0c:	ldr	r1, [r0]
   36d10:	ldr	r0, [r0, #4]
   36d14:	subs	r1, r1, #1
   36d18:	sbcs	r0, r0, #0
   36d1c:	blt	36e44 <ftello64@plt+0x2557c>
   36d20:	b	36d24 <ftello64@plt+0x2545c>
   36d24:	ldr	r0, [fp, #-8]
   36d28:	ldr	r1, [r0]
   36d2c:	ldr	r0, [r0, #4]
   36d30:	subs	r1, r1, #1
   36d34:	sbc	r0, r0, #0
   36d38:	cmn	r0, #1
   36d3c:	bgt	36e20 <ftello64@plt+0x25558>
   36d40:	b	36e44 <ftello64@plt+0x2557c>
   36d44:	ldr	r0, [fp, #-8]
   36d48:	ldr	r1, [r0]
   36d4c:	ldr	r0, [r0, #4]
   36d50:	rsbs	r1, r1, #0
   36d54:	rscs	r0, r0, #0
   36d58:	blt	36e20 <ftello64@plt+0x25558>
   36d5c:	b	36e44 <ftello64@plt+0x2557c>
   36d60:	ldr	r0, [fp, #-12]
   36d64:	cmp	r0, #0
   36d68:	bne	36d70 <ftello64@plt+0x254a8>
   36d6c:	b	36e44 <ftello64@plt+0x2557c>
   36d70:	ldr	r0, [fp, #-8]
   36d74:	ldr	r0, [r0, #4]
   36d78:	cmn	r0, #1
   36d7c:	bgt	36df8 <ftello64@plt+0x25530>
   36d80:	b	36d84 <ftello64@plt+0x254bc>
   36d84:	b	36d88 <ftello64@plt+0x254c0>
   36d88:	b	36de0 <ftello64@plt+0x25518>
   36d8c:	b	36de0 <ftello64@plt+0x25518>
   36d90:	ldr	r0, [fp, #-8]
   36d94:	ldr	r1, [r0]
   36d98:	ldr	r0, [r0, #4]
   36d9c:	and	r0, r1, r0
   36da0:	cmn	r0, #1
   36da4:	bne	36de0 <ftello64@plt+0x25518>
   36da8:	b	36dac <ftello64@plt+0x254e4>
   36dac:	b	36db0 <ftello64@plt+0x254e8>
   36db0:	ldr	r0, [fp, #-12]
   36db4:	add	r0, r0, #0
   36db8:	movw	r1, #0
   36dbc:	cmp	r1, r0
   36dc0:	blt	36e20 <ftello64@plt+0x25558>
   36dc4:	b	36e44 <ftello64@plt+0x2557c>
   36dc8:	ldr	r0, [fp, #-12]
   36dcc:	sub	r0, r0, #1
   36dd0:	mvn	r1, #0
   36dd4:	cmp	r1, r0
   36dd8:	blt	36e20 <ftello64@plt+0x25558>
   36ddc:	b	36e44 <ftello64@plt+0x2557c>
   36de0:	ldr	r0, [fp, #-12]
   36de4:	rsbs	r1, r0, #0
   36de8:	mov	r2, #0
   36dec:	sbcs	r0, r2, r0, asr #31
   36df0:	blt	36e20 <ftello64@plt+0x25558>
   36df4:	b	36e44 <ftello64@plt+0x2557c>
   36df8:	ldr	r0, [fp, #-12]
   36dfc:	mov	r1, #255	; 0xff
   36e00:	sdiv	r0, r1, r0
   36e04:	ldr	r1, [fp, #-8]
   36e08:	ldr	r2, [r1]
   36e0c:	ldr	r1, [r1, #4]
   36e10:	subs	r2, r0, r2
   36e14:	rscs	r0, r1, r0, asr #31
   36e18:	bge	36e44 <ftello64@plt+0x2557c>
   36e1c:	b	36e20 <ftello64@plt+0x25558>
   36e20:	ldr	r0, [fp, #-8]
   36e24:	ldr	r0, [r0]
   36e28:	ldr	r1, [fp, #-12]
   36e2c:	mul	r0, r0, r1
   36e30:	uxtb	r0, r0
   36e34:	mov	r1, #0
   36e38:	str	r1, [fp, #-20]	; 0xffffffec
   36e3c:	str	r0, [fp, #-24]	; 0xffffffe8
   36e40:	b	3828c <ftello64@plt+0x269c4>
   36e44:	ldr	r0, [fp, #-8]
   36e48:	ldr	r0, [r0]
   36e4c:	ldr	r1, [fp, #-12]
   36e50:	mul	r0, r0, r1
   36e54:	uxtb	r0, r0
   36e58:	mov	r1, #0
   36e5c:	str	r1, [fp, #-20]	; 0xffffffec
   36e60:	str	r0, [fp, #-24]	; 0xffffffe8
   36e64:	b	382c0 <ftello64@plt+0x269f8>
   36e68:	b	3735c <ftello64@plt+0x25a94>
   36e6c:	b	36e70 <ftello64@plt+0x255a8>
   36e70:	ldr	r0, [fp, #-12]
   36e74:	cmp	r0, #0
   36e78:	bge	36fe0 <ftello64@plt+0x25718>
   36e7c:	ldr	r0, [fp, #-8]
   36e80:	ldr	r0, [r0, #4]
   36e84:	cmn	r0, #1
   36e88:	bgt	36f30 <ftello64@plt+0x25668>
   36e8c:	b	36e90 <ftello64@plt+0x255c8>
   36e90:	b	36e94 <ftello64@plt+0x255cc>
   36e94:	ldr	r0, [fp, #-8]
   36e98:	ldr	r1, [r0]
   36e9c:	ldr	r0, [r0, #4]
   36ea0:	ldr	r2, [fp, #-12]
   36ea4:	movw	r3, #32767	; 0x7fff
   36ea8:	sdiv	r2, r3, r2
   36eac:	subs	r1, r1, r2
   36eb0:	sbcs	r0, r0, r2, asr #31
   36eb4:	blt	370bc <ftello64@plt+0x257f4>
   36eb8:	b	370e0 <ftello64@plt+0x25818>
   36ebc:	b	36ec0 <ftello64@plt+0x255f8>
   36ec0:	ldr	r0, [pc, #2836]	; 379dc <ftello64@plt+0x26114>
   36ec4:	ldr	r1, [fp, #-12]
   36ec8:	cmp	r1, r0
   36ecc:	blt	36ee4 <ftello64@plt+0x2561c>
   36ed0:	b	36ef0 <ftello64@plt+0x25628>
   36ed4:	ldr	r0, [fp, #-12]
   36ed8:	movw	r1, #0
   36edc:	cmp	r1, r0
   36ee0:	bge	36ef0 <ftello64@plt+0x25628>
   36ee4:	movw	r0, #0
   36ee8:	str	r0, [fp, #-36]	; 0xffffffdc
   36eec:	b	36f08 <ftello64@plt+0x25640>
   36ef0:	ldr	r0, [fp, #-12]
   36ef4:	movw	r1, #0
   36ef8:	sub	r0, r1, r0
   36efc:	movw	r1, #32767	; 0x7fff
   36f00:	sdiv	r0, r1, r0
   36f04:	str	r0, [fp, #-36]	; 0xffffffdc
   36f08:	ldr	r0, [fp, #-36]	; 0xffffffdc
   36f0c:	ldr	r1, [fp, #-8]
   36f10:	ldr	r2, [r1]
   36f14:	ldr	r1, [r1, #4]
   36f18:	mvn	r1, r1
   36f1c:	mvn	r2, r2
   36f20:	subs	r2, r2, r0
   36f24:	sbcs	r0, r1, r0, asr #31
   36f28:	bge	370bc <ftello64@plt+0x257f4>
   36f2c:	b	370e0 <ftello64@plt+0x25818>
   36f30:	b	36f34 <ftello64@plt+0x2566c>
   36f34:	b	36fb4 <ftello64@plt+0x256ec>
   36f38:	b	36fb4 <ftello64@plt+0x256ec>
   36f3c:	ldr	r0, [fp, #-12]
   36f40:	cmn	r0, #1
   36f44:	bne	36fb4 <ftello64@plt+0x256ec>
   36f48:	b	36f4c <ftello64@plt+0x25684>
   36f4c:	ldr	r0, [fp, #-8]
   36f50:	ldr	r1, [r0]
   36f54:	ldr	r0, [r0, #4]
   36f58:	subs	r1, r1, #32768	; 0x8000
   36f5c:	sbc	r0, r0, #0
   36f60:	rsbs	r1, r1, #0
   36f64:	rscs	r0, r0, #0
   36f68:	blt	370bc <ftello64@plt+0x257f4>
   36f6c:	b	370e0 <ftello64@plt+0x25818>
   36f70:	ldr	r0, [fp, #-8]
   36f74:	ldr	r1, [r0]
   36f78:	ldr	r0, [r0, #4]
   36f7c:	subs	r1, r1, #1
   36f80:	sbcs	r0, r0, #0
   36f84:	blt	370e0 <ftello64@plt+0x25818>
   36f88:	b	36f8c <ftello64@plt+0x256c4>
   36f8c:	ldr	r0, [fp, #-8]
   36f90:	ldr	r1, [r0]
   36f94:	ldr	r0, [r0, #4]
   36f98:	subs	r1, r1, #1
   36f9c:	sbc	r0, r0, #0
   36fa0:	movw	r2, #32767	; 0x7fff
   36fa4:	subs	r1, r2, r1
   36fa8:	rscs	r0, r0, #0
   36fac:	blt	370bc <ftello64@plt+0x257f4>
   36fb0:	b	370e0 <ftello64@plt+0x25818>
   36fb4:	ldr	r0, [fp, #-12]
   36fb8:	movw	r1, #32768	; 0x8000
   36fbc:	movt	r1, #65535	; 0xffff
   36fc0:	sdiv	r0, r1, r0
   36fc4:	ldr	r1, [fp, #-8]
   36fc8:	ldr	r2, [r1]
   36fcc:	ldr	r1, [r1, #4]
   36fd0:	subs	r2, r0, r2
   36fd4:	rscs	r0, r1, r0, asr #31
   36fd8:	blt	370bc <ftello64@plt+0x257f4>
   36fdc:	b	370e0 <ftello64@plt+0x25818>
   36fe0:	ldr	r0, [fp, #-12]
   36fe4:	cmp	r0, #0
   36fe8:	bne	36ff0 <ftello64@plt+0x25728>
   36fec:	b	370e0 <ftello64@plt+0x25818>
   36ff0:	ldr	r0, [fp, #-8]
   36ff4:	ldr	r0, [r0, #4]
   36ff8:	cmn	r0, #1
   36ffc:	bgt	37094 <ftello64@plt+0x257cc>
   37000:	b	37004 <ftello64@plt+0x2573c>
   37004:	b	37008 <ftello64@plt+0x25740>
   37008:	b	37064 <ftello64@plt+0x2579c>
   3700c:	b	37064 <ftello64@plt+0x2579c>
   37010:	ldr	r0, [fp, #-8]
   37014:	ldr	r1, [r0]
   37018:	ldr	r0, [r0, #4]
   3701c:	and	r0, r1, r0
   37020:	cmn	r0, #1
   37024:	bne	37064 <ftello64@plt+0x2579c>
   37028:	b	3702c <ftello64@plt+0x25764>
   3702c:	b	37030 <ftello64@plt+0x25768>
   37030:	ldr	r0, [pc, #4032]	; 37ff8 <ftello64@plt+0x26730>
   37034:	ldr	r1, [fp, #-12]
   37038:	add	r0, r1, r0
   3703c:	movw	r1, #0
   37040:	cmp	r1, r0
   37044:	blt	370bc <ftello64@plt+0x257f4>
   37048:	b	370e0 <ftello64@plt+0x25818>
   3704c:	ldr	r0, [fp, #-12]
   37050:	sub	r0, r0, #1
   37054:	movw	r1, #32767	; 0x7fff
   37058:	cmp	r1, r0
   3705c:	blt	370bc <ftello64@plt+0x257f4>
   37060:	b	370e0 <ftello64@plt+0x25818>
   37064:	ldr	r0, [fp, #-8]
   37068:	ldr	r2, [r0]
   3706c:	ldr	r3, [r0, #4]
   37070:	movw	r0, #32768	; 0x8000
   37074:	movt	r0, #65535	; 0xffff
   37078:	mvn	r1, #0
   3707c:	bl	3de9c <ftello64@plt+0x2c5d4>
   37080:	ldr	r2, [fp, #-12]
   37084:	subs	r0, r0, r2
   37088:	sbcs	r1, r1, r2, asr #31
   3708c:	blt	370bc <ftello64@plt+0x257f4>
   37090:	b	370e0 <ftello64@plt+0x25818>
   37094:	ldr	r0, [fp, #-12]
   37098:	movw	r1, #32767	; 0x7fff
   3709c:	sdiv	r0, r1, r0
   370a0:	ldr	r1, [fp, #-8]
   370a4:	ldr	r2, [r1]
   370a8:	ldr	r1, [r1, #4]
   370ac:	subs	r2, r0, r2
   370b0:	rscs	r0, r1, r0, asr #31
   370b4:	bge	370e0 <ftello64@plt+0x25818>
   370b8:	b	370bc <ftello64@plt+0x257f4>
   370bc:	ldr	r0, [fp, #-8]
   370c0:	ldr	r0, [r0]
   370c4:	ldr	r1, [fp, #-12]
   370c8:	mul	r0, r0, r1
   370cc:	sxth	r0, r0
   370d0:	asr	r1, r0, #31
   370d4:	str	r0, [fp, #-24]	; 0xffffffe8
   370d8:	str	r1, [fp, #-20]	; 0xffffffec
   370dc:	b	3828c <ftello64@plt+0x269c4>
   370e0:	ldr	r0, [fp, #-8]
   370e4:	ldr	r0, [r0]
   370e8:	ldr	r1, [fp, #-12]
   370ec:	mul	r0, r0, r1
   370f0:	sxth	r0, r0
   370f4:	asr	r1, r0, #31
   370f8:	str	r0, [fp, #-24]	; 0xffffffe8
   370fc:	str	r1, [fp, #-20]	; 0xffffffec
   37100:	b	382c0 <ftello64@plt+0x269f8>
   37104:	ldr	r0, [fp, #-12]
   37108:	cmp	r0, #0
   3710c:	bge	37254 <ftello64@plt+0x2598c>
   37110:	ldr	r0, [fp, #-8]
   37114:	ldr	r0, [r0, #4]
   37118:	cmn	r0, #1
   3711c:	bgt	371c4 <ftello64@plt+0x258fc>
   37120:	b	37124 <ftello64@plt+0x2585c>
   37124:	b	37128 <ftello64@plt+0x25860>
   37128:	ldr	r0, [fp, #-8]
   3712c:	ldr	r1, [r0]
   37130:	ldr	r0, [r0, #4]
   37134:	ldr	r2, [fp, #-12]
   37138:	movw	r3, #65535	; 0xffff
   3713c:	sdiv	r2, r3, r2
   37140:	subs	r1, r1, r2
   37144:	sbcs	r0, r0, r2, asr #31
   37148:	blt	37314 <ftello64@plt+0x25a4c>
   3714c:	b	37338 <ftello64@plt+0x25a70>
   37150:	b	37154 <ftello64@plt+0x2588c>
   37154:	ldr	r0, [pc, #2176]	; 379dc <ftello64@plt+0x26114>
   37158:	ldr	r1, [fp, #-12]
   3715c:	cmp	r1, r0
   37160:	blt	37178 <ftello64@plt+0x258b0>
   37164:	b	37184 <ftello64@plt+0x258bc>
   37168:	ldr	r0, [fp, #-12]
   3716c:	movw	r1, #0
   37170:	cmp	r1, r0
   37174:	bge	37184 <ftello64@plt+0x258bc>
   37178:	movw	r0, #0
   3717c:	str	r0, [fp, #-40]	; 0xffffffd8
   37180:	b	3719c <ftello64@plt+0x258d4>
   37184:	ldr	r0, [fp, #-12]
   37188:	movw	r1, #0
   3718c:	sub	r0, r1, r0
   37190:	movw	r1, #65535	; 0xffff
   37194:	sdiv	r0, r1, r0
   37198:	str	r0, [fp, #-40]	; 0xffffffd8
   3719c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   371a0:	ldr	r1, [fp, #-8]
   371a4:	ldr	r2, [r1]
   371a8:	ldr	r1, [r1, #4]
   371ac:	mvn	r1, r1
   371b0:	mvn	r2, r2
   371b4:	subs	r2, r2, r0
   371b8:	sbcs	r0, r1, r0, asr #31
   371bc:	bge	37314 <ftello64@plt+0x25a4c>
   371c0:	b	37338 <ftello64@plt+0x25a70>
   371c4:	b	371c8 <ftello64@plt+0x25900>
   371c8:	b	37238 <ftello64@plt+0x25970>
   371cc:	b	37238 <ftello64@plt+0x25970>
   371d0:	ldr	r0, [fp, #-12]
   371d4:	cmn	r0, #1
   371d8:	bne	37238 <ftello64@plt+0x25970>
   371dc:	b	371e0 <ftello64@plt+0x25918>
   371e0:	ldr	r0, [fp, #-8]
   371e4:	ldr	r1, [r0]
   371e8:	ldr	r0, [r0, #4]
   371ec:	rsbs	r1, r1, #0
   371f0:	rscs	r0, r0, #0
   371f4:	blt	37314 <ftello64@plt+0x25a4c>
   371f8:	b	37338 <ftello64@plt+0x25a70>
   371fc:	ldr	r0, [fp, #-8]
   37200:	ldr	r1, [r0]
   37204:	ldr	r0, [r0, #4]
   37208:	subs	r1, r1, #1
   3720c:	sbcs	r0, r0, #0
   37210:	blt	37338 <ftello64@plt+0x25a70>
   37214:	b	37218 <ftello64@plt+0x25950>
   37218:	ldr	r0, [fp, #-8]
   3721c:	ldr	r1, [r0]
   37220:	ldr	r0, [r0, #4]
   37224:	subs	r1, r1, #1
   37228:	sbc	r0, r0, #0
   3722c:	cmn	r0, #1
   37230:	bgt	37314 <ftello64@plt+0x25a4c>
   37234:	b	37338 <ftello64@plt+0x25a70>
   37238:	ldr	r0, [fp, #-8]
   3723c:	ldr	r1, [r0]
   37240:	ldr	r0, [r0, #4]
   37244:	rsbs	r1, r1, #0
   37248:	rscs	r0, r0, #0
   3724c:	blt	37314 <ftello64@plt+0x25a4c>
   37250:	b	37338 <ftello64@plt+0x25a70>
   37254:	ldr	r0, [fp, #-12]
   37258:	cmp	r0, #0
   3725c:	bne	37264 <ftello64@plt+0x2599c>
   37260:	b	37338 <ftello64@plt+0x25a70>
   37264:	ldr	r0, [fp, #-8]
   37268:	ldr	r0, [r0, #4]
   3726c:	cmn	r0, #1
   37270:	bgt	372ec <ftello64@plt+0x25a24>
   37274:	b	37278 <ftello64@plt+0x259b0>
   37278:	b	3727c <ftello64@plt+0x259b4>
   3727c:	b	372d4 <ftello64@plt+0x25a0c>
   37280:	b	372d4 <ftello64@plt+0x25a0c>
   37284:	ldr	r0, [fp, #-8]
   37288:	ldr	r1, [r0]
   3728c:	ldr	r0, [r0, #4]
   37290:	and	r0, r1, r0
   37294:	cmn	r0, #1
   37298:	bne	372d4 <ftello64@plt+0x25a0c>
   3729c:	b	372a0 <ftello64@plt+0x259d8>
   372a0:	b	372a4 <ftello64@plt+0x259dc>
   372a4:	ldr	r0, [fp, #-12]
   372a8:	add	r0, r0, #0
   372ac:	movw	r1, #0
   372b0:	cmp	r1, r0
   372b4:	blt	37314 <ftello64@plt+0x25a4c>
   372b8:	b	37338 <ftello64@plt+0x25a70>
   372bc:	ldr	r0, [fp, #-12]
   372c0:	sub	r0, r0, #1
   372c4:	mvn	r1, #0
   372c8:	cmp	r1, r0
   372cc:	blt	37314 <ftello64@plt+0x25a4c>
   372d0:	b	37338 <ftello64@plt+0x25a70>
   372d4:	ldr	r0, [fp, #-12]
   372d8:	rsbs	r1, r0, #0
   372dc:	mov	r2, #0
   372e0:	sbcs	r0, r2, r0, asr #31
   372e4:	blt	37314 <ftello64@plt+0x25a4c>
   372e8:	b	37338 <ftello64@plt+0x25a70>
   372ec:	ldr	r0, [fp, #-12]
   372f0:	movw	r1, #65535	; 0xffff
   372f4:	sdiv	r0, r1, r0
   372f8:	ldr	r1, [fp, #-8]
   372fc:	ldr	r2, [r1]
   37300:	ldr	r1, [r1, #4]
   37304:	subs	r2, r0, r2
   37308:	rscs	r0, r1, r0, asr #31
   3730c:	bge	37338 <ftello64@plt+0x25a70>
   37310:	b	37314 <ftello64@plt+0x25a4c>
   37314:	ldr	r0, [fp, #-8]
   37318:	ldr	r0, [r0]
   3731c:	ldr	r1, [fp, #-12]
   37320:	mul	r0, r0, r1
   37324:	uxth	r0, r0
   37328:	mov	r1, #0
   3732c:	str	r1, [fp, #-20]	; 0xffffffec
   37330:	str	r0, [fp, #-24]	; 0xffffffe8
   37334:	b	3828c <ftello64@plt+0x269c4>
   37338:	ldr	r0, [fp, #-8]
   3733c:	ldr	r0, [r0]
   37340:	ldr	r1, [fp, #-12]
   37344:	mul	r0, r0, r1
   37348:	uxth	r0, r0
   3734c:	mov	r1, #0
   37350:	str	r1, [fp, #-20]	; 0xffffffec
   37354:	str	r0, [fp, #-24]	; 0xffffffe8
   37358:	b	382c0 <ftello64@plt+0x269f8>
   3735c:	b	37828 <ftello64@plt+0x25f60>
   37360:	b	37364 <ftello64@plt+0x25a9c>
   37364:	ldr	r0, [fp, #-12]
   37368:	cmp	r0, #0
   3736c:	bge	374c4 <ftello64@plt+0x25bfc>
   37370:	ldr	r0, [fp, #-8]
   37374:	ldr	r0, [r0, #4]
   37378:	cmn	r0, #1
   3737c:	bgt	37424 <ftello64@plt+0x25b5c>
   37380:	b	37384 <ftello64@plt+0x25abc>
   37384:	b	37388 <ftello64@plt+0x25ac0>
   37388:	ldr	r0, [fp, #-8]
   3738c:	ldr	r1, [r0]
   37390:	ldr	r0, [r0, #4]
   37394:	ldr	r2, [fp, #-12]
   37398:	mvn	r3, #-2147483648	; 0x80000000
   3739c:	sdiv	r2, r3, r2
   373a0:	subs	r1, r1, r2
   373a4:	sbcs	r0, r0, r2, asr #31
   373a8:	blt	37598 <ftello64@plt+0x25cd0>
   373ac:	b	375b8 <ftello64@plt+0x25cf0>
   373b0:	b	373b4 <ftello64@plt+0x25aec>
   373b4:	ldr	r0, [pc, #3884]	; 382e8 <ftello64@plt+0x26a20>
   373b8:	ldr	r1, [fp, #-12]
   373bc:	cmp	r1, r0
   373c0:	blt	373d8 <ftello64@plt+0x25b10>
   373c4:	b	373e4 <ftello64@plt+0x25b1c>
   373c8:	ldr	r0, [fp, #-12]
   373cc:	movw	r1, #0
   373d0:	cmp	r1, r0
   373d4:	bge	373e4 <ftello64@plt+0x25b1c>
   373d8:	movw	r0, #0
   373dc:	str	r0, [fp, #-44]	; 0xffffffd4
   373e0:	b	373fc <ftello64@plt+0x25b34>
   373e4:	ldr	r0, [pc, #3840]	; 382ec <ftello64@plt+0x26a24>
   373e8:	ldr	r1, [fp, #-12]
   373ec:	movw	r2, #0
   373f0:	sub	r1, r2, r1
   373f4:	sdiv	r0, r0, r1
   373f8:	str	r0, [fp, #-44]	; 0xffffffd4
   373fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   37400:	ldr	r1, [fp, #-8]
   37404:	ldr	r2, [r1]
   37408:	ldr	r1, [r1, #4]
   3740c:	mvn	r1, r1
   37410:	mvn	r2, r2
   37414:	subs	r2, r2, r0
   37418:	sbcs	r0, r1, r0, asr #31
   3741c:	bge	37598 <ftello64@plt+0x25cd0>
   37420:	b	375b8 <ftello64@plt+0x25cf0>
   37424:	ldr	r0, [fp, #-12]
   37428:	cmn	r0, #1
   3742c:	bne	3749c <ftello64@plt+0x25bd4>
   37430:	b	37434 <ftello64@plt+0x25b6c>
   37434:	ldr	r0, [fp, #-8]
   37438:	ldr	r1, [r0]
   3743c:	ldr	r0, [r0, #4]
   37440:	adds	r1, r1, #-2147483648	; 0x80000000
   37444:	sbc	r0, r0, #0
   37448:	rsbs	r1, r1, #0
   3744c:	rscs	r0, r0, #0
   37450:	blt	37598 <ftello64@plt+0x25cd0>
   37454:	b	375b8 <ftello64@plt+0x25cf0>
   37458:	ldr	r0, [fp, #-8]
   3745c:	ldr	r1, [r0]
   37460:	ldr	r0, [r0, #4]
   37464:	subs	r1, r1, #1
   37468:	sbcs	r0, r0, #0
   3746c:	blt	375b8 <ftello64@plt+0x25cf0>
   37470:	b	37474 <ftello64@plt+0x25bac>
   37474:	ldr	r0, [fp, #-8]
   37478:	ldr	r1, [r0]
   3747c:	ldr	r0, [r0, #4]
   37480:	subs	r1, r1, #1
   37484:	sbc	r0, r0, #0
   37488:	mvn	r2, #-2147483648	; 0x80000000
   3748c:	subs	r1, r2, r1
   37490:	rscs	r0, r0, #0
   37494:	blt	37598 <ftello64@plt+0x25cd0>
   37498:	b	375b8 <ftello64@plt+0x25cf0>
   3749c:	ldr	r0, [fp, #-12]
   374a0:	mov	r1, #-2147483648	; 0x80000000
   374a4:	sdiv	r0, r1, r0
   374a8:	ldr	r1, [fp, #-8]
   374ac:	ldr	r2, [r1]
   374b0:	ldr	r1, [r1, #4]
   374b4:	subs	r2, r0, r2
   374b8:	rscs	r0, r1, r0, asr #31
   374bc:	blt	37598 <ftello64@plt+0x25cd0>
   374c0:	b	375b8 <ftello64@plt+0x25cf0>
   374c4:	ldr	r0, [fp, #-12]
   374c8:	cmp	r0, #0
   374cc:	bne	374d4 <ftello64@plt+0x25c0c>
   374d0:	b	375b8 <ftello64@plt+0x25cf0>
   374d4:	ldr	r0, [fp, #-8]
   374d8:	ldr	r0, [r0, #4]
   374dc:	cmn	r0, #1
   374e0:	bgt	37570 <ftello64@plt+0x25ca8>
   374e4:	b	374e8 <ftello64@plt+0x25c20>
   374e8:	b	374ec <ftello64@plt+0x25c24>
   374ec:	b	37544 <ftello64@plt+0x25c7c>
   374f0:	b	37544 <ftello64@plt+0x25c7c>
   374f4:	ldr	r0, [fp, #-8]
   374f8:	ldr	r1, [r0]
   374fc:	ldr	r0, [r0, #4]
   37500:	and	r0, r1, r0
   37504:	cmn	r0, #1
   37508:	bne	37544 <ftello64@plt+0x25c7c>
   3750c:	b	37510 <ftello64@plt+0x25c48>
   37510:	b	37514 <ftello64@plt+0x25c4c>
   37514:	ldr	r0, [fp, #-12]
   37518:	add	r0, r0, #-2147483648	; 0x80000000
   3751c:	movw	r1, #0
   37520:	cmp	r1, r0
   37524:	blt	37598 <ftello64@plt+0x25cd0>
   37528:	b	375b8 <ftello64@plt+0x25cf0>
   3752c:	ldr	r0, [pc, #3512]	; 382ec <ftello64@plt+0x26a24>
   37530:	ldr	r1, [fp, #-12]
   37534:	sub	r1, r1, #1
   37538:	cmp	r0, r1
   3753c:	blt	37598 <ftello64@plt+0x25cd0>
   37540:	b	375b8 <ftello64@plt+0x25cf0>
   37544:	ldr	r0, [fp, #-8]
   37548:	ldr	r2, [r0]
   3754c:	ldr	r3, [r0, #4]
   37550:	mov	r0, #-2147483648	; 0x80000000
   37554:	mvn	r1, #0
   37558:	bl	3de9c <ftello64@plt+0x2c5d4>
   3755c:	ldr	r2, [fp, #-12]
   37560:	subs	r0, r0, r2
   37564:	sbcs	r1, r1, r2, asr #31
   37568:	blt	37598 <ftello64@plt+0x25cd0>
   3756c:	b	375b8 <ftello64@plt+0x25cf0>
   37570:	ldr	r0, [fp, #-12]
   37574:	mvn	r1, #-2147483648	; 0x80000000
   37578:	sdiv	r0, r1, r0
   3757c:	ldr	r1, [fp, #-8]
   37580:	ldr	r2, [r1]
   37584:	ldr	r1, [r1, #4]
   37588:	subs	r2, r0, r2
   3758c:	rscs	r0, r1, r0, asr #31
   37590:	bge	375b8 <ftello64@plt+0x25cf0>
   37594:	b	37598 <ftello64@plt+0x25cd0>
   37598:	ldr	r0, [fp, #-8]
   3759c:	ldr	r0, [r0]
   375a0:	ldr	r1, [fp, #-12]
   375a4:	mul	r0, r0, r1
   375a8:	asr	r1, r0, #31
   375ac:	str	r0, [fp, #-24]	; 0xffffffe8
   375b0:	str	r1, [fp, #-20]	; 0xffffffec
   375b4:	b	3828c <ftello64@plt+0x269c4>
   375b8:	ldr	r0, [fp, #-8]
   375bc:	ldr	r0, [r0]
   375c0:	ldr	r1, [fp, #-12]
   375c4:	mul	r0, r0, r1
   375c8:	asr	r1, r0, #31
   375cc:	str	r0, [fp, #-24]	; 0xffffffe8
   375d0:	str	r1, [fp, #-20]	; 0xffffffec
   375d4:	b	382c0 <ftello64@plt+0x269f8>
   375d8:	ldr	r0, [fp, #-12]
   375dc:	cmp	r0, #0
   375e0:	bge	37728 <ftello64@plt+0x25e60>
   375e4:	ldr	r0, [fp, #-8]
   375e8:	ldr	r0, [r0, #4]
   375ec:	cmn	r0, #1
   375f0:	bgt	37698 <ftello64@plt+0x25dd0>
   375f4:	b	375f8 <ftello64@plt+0x25d30>
   375f8:	b	37624 <ftello64@plt+0x25d5c>
   375fc:	ldr	r0, [fp, #-8]
   37600:	ldr	r1, [r0]
   37604:	ldr	r0, [r0, #4]
   37608:	ldr	r2, [fp, #-12]
   3760c:	mvn	r3, #0
   37610:	udiv	r2, r3, r2
   37614:	subs	r1, r1, r2
   37618:	sbcs	r0, r0, #0
   3761c:	blt	377e8 <ftello64@plt+0x25f20>
   37620:	b	37808 <ftello64@plt+0x25f40>
   37624:	b	37628 <ftello64@plt+0x25d60>
   37628:	ldr	r0, [pc, #3256]	; 382e8 <ftello64@plt+0x26a20>
   3762c:	ldr	r1, [fp, #-12]
   37630:	cmp	r1, r0
   37634:	blt	3764c <ftello64@plt+0x25d84>
   37638:	b	37658 <ftello64@plt+0x25d90>
   3763c:	ldr	r0, [fp, #-12]
   37640:	movw	r1, #0
   37644:	cmp	r1, r0
   37648:	bge	37658 <ftello64@plt+0x25d90>
   3764c:	movw	r0, #1
   37650:	str	r0, [fp, #-48]	; 0xffffffd0
   37654:	b	37670 <ftello64@plt+0x25da8>
   37658:	ldr	r0, [fp, #-12]
   3765c:	movw	r1, #0
   37660:	sub	r0, r1, r0
   37664:	mvn	r1, #0
   37668:	udiv	r0, r1, r0
   3766c:	str	r0, [fp, #-48]	; 0xffffffd0
   37670:	ldr	r0, [fp, #-48]	; 0xffffffd0
   37674:	ldr	r1, [fp, #-8]
   37678:	ldr	r2, [r1]
   3767c:	ldr	r1, [r1, #4]
   37680:	mvn	r1, r1
   37684:	mvn	r2, r2
   37688:	subs	r0, r2, r0
   3768c:	sbcs	r1, r1, #0
   37690:	bge	377e8 <ftello64@plt+0x25f20>
   37694:	b	37808 <ftello64@plt+0x25f40>
   37698:	b	3769c <ftello64@plt+0x25dd4>
   3769c:	b	3770c <ftello64@plt+0x25e44>
   376a0:	b	3770c <ftello64@plt+0x25e44>
   376a4:	ldr	r0, [fp, #-12]
   376a8:	cmn	r0, #1
   376ac:	bne	3770c <ftello64@plt+0x25e44>
   376b0:	b	376b4 <ftello64@plt+0x25dec>
   376b4:	ldr	r0, [fp, #-8]
   376b8:	ldr	r1, [r0]
   376bc:	ldr	r0, [r0, #4]
   376c0:	rsbs	r1, r1, #0
   376c4:	rscs	r0, r0, #0
   376c8:	blt	377e8 <ftello64@plt+0x25f20>
   376cc:	b	37808 <ftello64@plt+0x25f40>
   376d0:	ldr	r0, [fp, #-8]
   376d4:	ldr	r1, [r0]
   376d8:	ldr	r0, [r0, #4]
   376dc:	subs	r1, r1, #1
   376e0:	sbcs	r0, r0, #0
   376e4:	blt	37808 <ftello64@plt+0x25f40>
   376e8:	b	376ec <ftello64@plt+0x25e24>
   376ec:	ldr	r0, [fp, #-8]
   376f0:	ldr	r1, [r0]
   376f4:	ldr	r0, [r0, #4]
   376f8:	subs	r1, r1, #1
   376fc:	sbc	r0, r0, #0
   37700:	cmn	r0, #1
   37704:	bgt	377e8 <ftello64@plt+0x25f20>
   37708:	b	37808 <ftello64@plt+0x25f40>
   3770c:	ldr	r0, [fp, #-8]
   37710:	ldr	r1, [r0]
   37714:	ldr	r0, [r0, #4]
   37718:	rsbs	r1, r1, #0
   3771c:	rscs	r0, r0, #0
   37720:	blt	377e8 <ftello64@plt+0x25f20>
   37724:	b	37808 <ftello64@plt+0x25f40>
   37728:	ldr	r0, [fp, #-12]
   3772c:	cmp	r0, #0
   37730:	bne	37738 <ftello64@plt+0x25e70>
   37734:	b	37808 <ftello64@plt+0x25f40>
   37738:	ldr	r0, [fp, #-8]
   3773c:	ldr	r0, [r0, #4]
   37740:	cmn	r0, #1
   37744:	bgt	377c0 <ftello64@plt+0x25ef8>
   37748:	b	3774c <ftello64@plt+0x25e84>
   3774c:	b	37750 <ftello64@plt+0x25e88>
   37750:	b	377a8 <ftello64@plt+0x25ee0>
   37754:	b	377a8 <ftello64@plt+0x25ee0>
   37758:	ldr	r0, [fp, #-8]
   3775c:	ldr	r1, [r0]
   37760:	ldr	r0, [r0, #4]
   37764:	and	r0, r1, r0
   37768:	cmn	r0, #1
   3776c:	bne	377a8 <ftello64@plt+0x25ee0>
   37770:	b	37774 <ftello64@plt+0x25eac>
   37774:	b	37778 <ftello64@plt+0x25eb0>
   37778:	ldr	r0, [fp, #-12]
   3777c:	add	r0, r0, #0
   37780:	movw	r1, #0
   37784:	cmp	r1, r0
   37788:	blt	377e8 <ftello64@plt+0x25f20>
   3778c:	b	37808 <ftello64@plt+0x25f40>
   37790:	ldr	r0, [fp, #-12]
   37794:	sub	r0, r0, #1
   37798:	mvn	r1, #0
   3779c:	cmp	r1, r0
   377a0:	blt	377e8 <ftello64@plt+0x25f20>
   377a4:	b	37808 <ftello64@plt+0x25f40>
   377a8:	ldr	r0, [fp, #-12]
   377ac:	rsbs	r1, r0, #0
   377b0:	mov	r2, #0
   377b4:	sbcs	r0, r2, r0, asr #31
   377b8:	blt	377e8 <ftello64@plt+0x25f20>
   377bc:	b	37808 <ftello64@plt+0x25f40>
   377c0:	ldr	r0, [fp, #-12]
   377c4:	mvn	r1, #0
   377c8:	udiv	r0, r1, r0
   377cc:	ldr	r1, [fp, #-8]
   377d0:	ldr	r2, [r1]
   377d4:	ldr	r1, [r1, #4]
   377d8:	subs	r0, r0, r2
   377dc:	rscs	r1, r1, #0
   377e0:	bge	37808 <ftello64@plt+0x25f40>
   377e4:	b	377e8 <ftello64@plt+0x25f20>
   377e8:	ldr	r0, [fp, #-8]
   377ec:	ldr	r0, [r0]
   377f0:	ldr	r1, [fp, #-12]
   377f4:	mul	r0, r0, r1
   377f8:	mov	r1, #0
   377fc:	str	r1, [fp, #-20]	; 0xffffffec
   37800:	str	r0, [fp, #-24]	; 0xffffffe8
   37804:	b	3828c <ftello64@plt+0x269c4>
   37808:	ldr	r0, [fp, #-8]
   3780c:	ldr	r0, [r0]
   37810:	ldr	r1, [fp, #-12]
   37814:	mul	r0, r0, r1
   37818:	mov	r1, #0
   3781c:	str	r1, [fp, #-20]	; 0xffffffec
   37820:	str	r0, [fp, #-24]	; 0xffffffe8
   37824:	b	382c0 <ftello64@plt+0x269f8>
   37828:	b	37cf8 <ftello64@plt+0x26430>
   3782c:	b	37830 <ftello64@plt+0x25f68>
   37830:	ldr	r0, [fp, #-12]
   37834:	cmp	r0, #0
   37838:	bge	37990 <ftello64@plt+0x260c8>
   3783c:	ldr	r0, [fp, #-8]
   37840:	ldr	r0, [r0, #4]
   37844:	cmn	r0, #1
   37848:	bgt	378f0 <ftello64@plt+0x26028>
   3784c:	b	37850 <ftello64@plt+0x25f88>
   37850:	b	37854 <ftello64@plt+0x25f8c>
   37854:	ldr	r0, [fp, #-8]
   37858:	ldr	r1, [r0]
   3785c:	ldr	r0, [r0, #4]
   37860:	ldr	r2, [fp, #-12]
   37864:	mvn	r3, #-2147483648	; 0x80000000
   37868:	sdiv	r2, r3, r2
   3786c:	subs	r1, r1, r2
   37870:	sbcs	r0, r0, r2, asr #31
   37874:	blt	37a68 <ftello64@plt+0x261a0>
   37878:	b	37a88 <ftello64@plt+0x261c0>
   3787c:	b	37880 <ftello64@plt+0x25fb8>
   37880:	ldr	r0, [pc, #2656]	; 382e8 <ftello64@plt+0x26a20>
   37884:	ldr	r1, [fp, #-12]
   37888:	cmp	r1, r0
   3788c:	blt	378a4 <ftello64@plt+0x25fdc>
   37890:	b	378b0 <ftello64@plt+0x25fe8>
   37894:	ldr	r0, [fp, #-12]
   37898:	movw	r1, #0
   3789c:	cmp	r1, r0
   378a0:	bge	378b0 <ftello64@plt+0x25fe8>
   378a4:	movw	r0, #0
   378a8:	str	r0, [fp, #-52]	; 0xffffffcc
   378ac:	b	378c8 <ftello64@plt+0x26000>
   378b0:	ldr	r0, [pc, #2612]	; 382ec <ftello64@plt+0x26a24>
   378b4:	ldr	r1, [fp, #-12]
   378b8:	movw	r2, #0
   378bc:	sub	r1, r2, r1
   378c0:	sdiv	r0, r0, r1
   378c4:	str	r0, [fp, #-52]	; 0xffffffcc
   378c8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   378cc:	ldr	r1, [fp, #-8]
   378d0:	ldr	r2, [r1]
   378d4:	ldr	r1, [r1, #4]
   378d8:	mvn	r1, r1
   378dc:	mvn	r2, r2
   378e0:	subs	r2, r2, r0
   378e4:	sbcs	r0, r1, r0, asr #31
   378e8:	bge	37a68 <ftello64@plt+0x261a0>
   378ec:	b	37a88 <ftello64@plt+0x261c0>
   378f0:	ldr	r0, [fp, #-12]
   378f4:	cmn	r0, #1
   378f8:	bne	37968 <ftello64@plt+0x260a0>
   378fc:	b	37900 <ftello64@plt+0x26038>
   37900:	ldr	r0, [fp, #-8]
   37904:	ldr	r1, [r0]
   37908:	ldr	r0, [r0, #4]
   3790c:	adds	r1, r1, #-2147483648	; 0x80000000
   37910:	sbc	r0, r0, #0
   37914:	rsbs	r1, r1, #0
   37918:	rscs	r0, r0, #0
   3791c:	blt	37a68 <ftello64@plt+0x261a0>
   37920:	b	37a88 <ftello64@plt+0x261c0>
   37924:	ldr	r0, [fp, #-8]
   37928:	ldr	r1, [r0]
   3792c:	ldr	r0, [r0, #4]
   37930:	subs	r1, r1, #1
   37934:	sbcs	r0, r0, #0
   37938:	blt	37a88 <ftello64@plt+0x261c0>
   3793c:	b	37940 <ftello64@plt+0x26078>
   37940:	ldr	r0, [fp, #-8]
   37944:	ldr	r1, [r0]
   37948:	ldr	r0, [r0, #4]
   3794c:	subs	r1, r1, #1
   37950:	sbc	r0, r0, #0
   37954:	mvn	r2, #-2147483648	; 0x80000000
   37958:	subs	r1, r2, r1
   3795c:	rscs	r0, r0, #0
   37960:	blt	37a68 <ftello64@plt+0x261a0>
   37964:	b	37a88 <ftello64@plt+0x261c0>
   37968:	ldr	r0, [fp, #-12]
   3796c:	mov	r1, #-2147483648	; 0x80000000
   37970:	sdiv	r0, r1, r0
   37974:	ldr	r1, [fp, #-8]
   37978:	ldr	r2, [r1]
   3797c:	ldr	r1, [r1, #4]
   37980:	subs	r2, r0, r2
   37984:	rscs	r0, r1, r0, asr #31
   37988:	blt	37a68 <ftello64@plt+0x261a0>
   3798c:	b	37a88 <ftello64@plt+0x261c0>
   37990:	ldr	r0, [fp, #-12]
   37994:	cmp	r0, #0
   37998:	bne	379a0 <ftello64@plt+0x260d8>
   3799c:	b	37a88 <ftello64@plt+0x261c0>
   379a0:	ldr	r0, [fp, #-8]
   379a4:	ldr	r0, [r0, #4]
   379a8:	cmn	r0, #1
   379ac:	bgt	37a40 <ftello64@plt+0x26178>
   379b0:	b	379b4 <ftello64@plt+0x260ec>
   379b4:	b	379b8 <ftello64@plt+0x260f0>
   379b8:	b	37a14 <ftello64@plt+0x2614c>
   379bc:	b	37a14 <ftello64@plt+0x2614c>
   379c0:	ldr	r0, [fp, #-8]
   379c4:	ldr	r1, [r0]
   379c8:	ldr	r0, [r0, #4]
   379cc:	and	r0, r1, r0
   379d0:	cmn	r0, #1
   379d4:	bne	37a14 <ftello64@plt+0x2614c>
   379d8:	b	379e0 <ftello64@plt+0x26118>
   379dc:	andhi	r0, r0, r1
   379e0:	b	379e4 <ftello64@plt+0x2611c>
   379e4:	ldr	r0, [fp, #-12]
   379e8:	add	r0, r0, #-2147483648	; 0x80000000
   379ec:	movw	r1, #0
   379f0:	cmp	r1, r0
   379f4:	blt	37a68 <ftello64@plt+0x261a0>
   379f8:	b	37a88 <ftello64@plt+0x261c0>
   379fc:	ldr	r0, [pc, #2280]	; 382ec <ftello64@plt+0x26a24>
   37a00:	ldr	r1, [fp, #-12]
   37a04:	sub	r1, r1, #1
   37a08:	cmp	r0, r1
   37a0c:	blt	37a68 <ftello64@plt+0x261a0>
   37a10:	b	37a88 <ftello64@plt+0x261c0>
   37a14:	ldr	r0, [fp, #-8]
   37a18:	ldr	r2, [r0]
   37a1c:	ldr	r3, [r0, #4]
   37a20:	mov	r0, #-2147483648	; 0x80000000
   37a24:	mvn	r1, #0
   37a28:	bl	3de9c <ftello64@plt+0x2c5d4>
   37a2c:	ldr	r2, [fp, #-12]
   37a30:	subs	r0, r0, r2
   37a34:	sbcs	r1, r1, r2, asr #31
   37a38:	blt	37a68 <ftello64@plt+0x261a0>
   37a3c:	b	37a88 <ftello64@plt+0x261c0>
   37a40:	ldr	r0, [fp, #-12]
   37a44:	mvn	r1, #-2147483648	; 0x80000000
   37a48:	sdiv	r0, r1, r0
   37a4c:	ldr	r1, [fp, #-8]
   37a50:	ldr	r2, [r1]
   37a54:	ldr	r1, [r1, #4]
   37a58:	subs	r2, r0, r2
   37a5c:	rscs	r0, r1, r0, asr #31
   37a60:	bge	37a88 <ftello64@plt+0x261c0>
   37a64:	b	37a68 <ftello64@plt+0x261a0>
   37a68:	ldr	r0, [fp, #-8]
   37a6c:	ldr	r0, [r0]
   37a70:	ldr	r1, [fp, #-12]
   37a74:	mul	r0, r0, r1
   37a78:	asr	r1, r0, #31
   37a7c:	str	r0, [fp, #-24]	; 0xffffffe8
   37a80:	str	r1, [fp, #-20]	; 0xffffffec
   37a84:	b	3828c <ftello64@plt+0x269c4>
   37a88:	ldr	r0, [fp, #-8]
   37a8c:	ldr	r0, [r0]
   37a90:	ldr	r1, [fp, #-12]
   37a94:	mul	r0, r0, r1
   37a98:	asr	r1, r0, #31
   37a9c:	str	r0, [fp, #-24]	; 0xffffffe8
   37aa0:	str	r1, [fp, #-20]	; 0xffffffec
   37aa4:	b	382c0 <ftello64@plt+0x269f8>
   37aa8:	ldr	r0, [fp, #-12]
   37aac:	cmp	r0, #0
   37ab0:	bge	37bf8 <ftello64@plt+0x26330>
   37ab4:	ldr	r0, [fp, #-8]
   37ab8:	ldr	r0, [r0, #4]
   37abc:	cmn	r0, #1
   37ac0:	bgt	37b68 <ftello64@plt+0x262a0>
   37ac4:	b	37ac8 <ftello64@plt+0x26200>
   37ac8:	b	37af4 <ftello64@plt+0x2622c>
   37acc:	ldr	r0, [fp, #-8]
   37ad0:	ldr	r1, [r0]
   37ad4:	ldr	r0, [r0, #4]
   37ad8:	ldr	r2, [fp, #-12]
   37adc:	mvn	r3, #0
   37ae0:	udiv	r2, r3, r2
   37ae4:	subs	r1, r1, r2
   37ae8:	sbcs	r0, r0, #0
   37aec:	blt	37cb8 <ftello64@plt+0x263f0>
   37af0:	b	37cd8 <ftello64@plt+0x26410>
   37af4:	b	37af8 <ftello64@plt+0x26230>
   37af8:	ldr	r0, [pc, #2024]	; 382e8 <ftello64@plt+0x26a20>
   37afc:	ldr	r1, [fp, #-12]
   37b00:	cmp	r1, r0
   37b04:	blt	37b1c <ftello64@plt+0x26254>
   37b08:	b	37b28 <ftello64@plt+0x26260>
   37b0c:	ldr	r0, [fp, #-12]
   37b10:	movw	r1, #0
   37b14:	cmp	r1, r0
   37b18:	bge	37b28 <ftello64@plt+0x26260>
   37b1c:	movw	r0, #1
   37b20:	str	r0, [sp, #56]	; 0x38
   37b24:	b	37b40 <ftello64@plt+0x26278>
   37b28:	ldr	r0, [fp, #-12]
   37b2c:	movw	r1, #0
   37b30:	sub	r0, r1, r0
   37b34:	mvn	r1, #0
   37b38:	udiv	r0, r1, r0
   37b3c:	str	r0, [sp, #56]	; 0x38
   37b40:	ldr	r0, [sp, #56]	; 0x38
   37b44:	ldr	r1, [fp, #-8]
   37b48:	ldr	r2, [r1]
   37b4c:	ldr	r1, [r1, #4]
   37b50:	mvn	r1, r1
   37b54:	mvn	r2, r2
   37b58:	subs	r0, r2, r0
   37b5c:	sbcs	r1, r1, #0
   37b60:	bge	37cb8 <ftello64@plt+0x263f0>
   37b64:	b	37cd8 <ftello64@plt+0x26410>
   37b68:	b	37b6c <ftello64@plt+0x262a4>
   37b6c:	b	37bdc <ftello64@plt+0x26314>
   37b70:	b	37bdc <ftello64@plt+0x26314>
   37b74:	ldr	r0, [fp, #-12]
   37b78:	cmn	r0, #1
   37b7c:	bne	37bdc <ftello64@plt+0x26314>
   37b80:	b	37b84 <ftello64@plt+0x262bc>
   37b84:	ldr	r0, [fp, #-8]
   37b88:	ldr	r1, [r0]
   37b8c:	ldr	r0, [r0, #4]
   37b90:	rsbs	r1, r1, #0
   37b94:	rscs	r0, r0, #0
   37b98:	blt	37cb8 <ftello64@plt+0x263f0>
   37b9c:	b	37cd8 <ftello64@plt+0x26410>
   37ba0:	ldr	r0, [fp, #-8]
   37ba4:	ldr	r1, [r0]
   37ba8:	ldr	r0, [r0, #4]
   37bac:	subs	r1, r1, #1
   37bb0:	sbcs	r0, r0, #0
   37bb4:	blt	37cd8 <ftello64@plt+0x26410>
   37bb8:	b	37bbc <ftello64@plt+0x262f4>
   37bbc:	ldr	r0, [fp, #-8]
   37bc0:	ldr	r1, [r0]
   37bc4:	ldr	r0, [r0, #4]
   37bc8:	subs	r1, r1, #1
   37bcc:	sbc	r0, r0, #0
   37bd0:	cmn	r0, #1
   37bd4:	bgt	37cb8 <ftello64@plt+0x263f0>
   37bd8:	b	37cd8 <ftello64@plt+0x26410>
   37bdc:	ldr	r0, [fp, #-8]
   37be0:	ldr	r1, [r0]
   37be4:	ldr	r0, [r0, #4]
   37be8:	rsbs	r1, r1, #0
   37bec:	rscs	r0, r0, #0
   37bf0:	blt	37cb8 <ftello64@plt+0x263f0>
   37bf4:	b	37cd8 <ftello64@plt+0x26410>
   37bf8:	ldr	r0, [fp, #-12]
   37bfc:	cmp	r0, #0
   37c00:	bne	37c08 <ftello64@plt+0x26340>
   37c04:	b	37cd8 <ftello64@plt+0x26410>
   37c08:	ldr	r0, [fp, #-8]
   37c0c:	ldr	r0, [r0, #4]
   37c10:	cmn	r0, #1
   37c14:	bgt	37c90 <ftello64@plt+0x263c8>
   37c18:	b	37c1c <ftello64@plt+0x26354>
   37c1c:	b	37c20 <ftello64@plt+0x26358>
   37c20:	b	37c78 <ftello64@plt+0x263b0>
   37c24:	b	37c78 <ftello64@plt+0x263b0>
   37c28:	ldr	r0, [fp, #-8]
   37c2c:	ldr	r1, [r0]
   37c30:	ldr	r0, [r0, #4]
   37c34:	and	r0, r1, r0
   37c38:	cmn	r0, #1
   37c3c:	bne	37c78 <ftello64@plt+0x263b0>
   37c40:	b	37c44 <ftello64@plt+0x2637c>
   37c44:	b	37c48 <ftello64@plt+0x26380>
   37c48:	ldr	r0, [fp, #-12]
   37c4c:	add	r0, r0, #0
   37c50:	movw	r1, #0
   37c54:	cmp	r1, r0
   37c58:	blt	37cb8 <ftello64@plt+0x263f0>
   37c5c:	b	37cd8 <ftello64@plt+0x26410>
   37c60:	ldr	r0, [fp, #-12]
   37c64:	sub	r0, r0, #1
   37c68:	mvn	r1, #0
   37c6c:	cmp	r1, r0
   37c70:	blt	37cb8 <ftello64@plt+0x263f0>
   37c74:	b	37cd8 <ftello64@plt+0x26410>
   37c78:	ldr	r0, [fp, #-12]
   37c7c:	rsbs	r1, r0, #0
   37c80:	mov	r2, #0
   37c84:	sbcs	r0, r2, r0, asr #31
   37c88:	blt	37cb8 <ftello64@plt+0x263f0>
   37c8c:	b	37cd8 <ftello64@plt+0x26410>
   37c90:	ldr	r0, [fp, #-12]
   37c94:	mvn	r1, #0
   37c98:	udiv	r0, r1, r0
   37c9c:	ldr	r1, [fp, #-8]
   37ca0:	ldr	r2, [r1]
   37ca4:	ldr	r1, [r1, #4]
   37ca8:	subs	r0, r0, r2
   37cac:	rscs	r1, r1, #0
   37cb0:	bge	37cd8 <ftello64@plt+0x26410>
   37cb4:	b	37cb8 <ftello64@plt+0x263f0>
   37cb8:	ldr	r0, [fp, #-8]
   37cbc:	ldr	r0, [r0]
   37cc0:	ldr	r1, [fp, #-12]
   37cc4:	mul	r0, r0, r1
   37cc8:	mov	r1, #0
   37ccc:	str	r1, [fp, #-20]	; 0xffffffec
   37cd0:	str	r0, [fp, #-24]	; 0xffffffe8
   37cd4:	b	3828c <ftello64@plt+0x269c4>
   37cd8:	ldr	r0, [fp, #-8]
   37cdc:	ldr	r0, [r0]
   37ce0:	ldr	r1, [fp, #-12]
   37ce4:	mul	r0, r0, r1
   37ce8:	mov	r1, #0
   37cec:	str	r1, [fp, #-20]	; 0xffffffec
   37cf0:	str	r0, [fp, #-24]	; 0xffffffe8
   37cf4:	b	382c0 <ftello64@plt+0x269f8>
   37cf8:	b	37cfc <ftello64@plt+0x26434>
   37cfc:	ldr	r0, [fp, #-12]
   37d00:	cmp	r0, #0
   37d04:	bge	37ea0 <ftello64@plt+0x265d8>
   37d08:	ldr	r0, [fp, #-8]
   37d0c:	ldr	r0, [r0, #4]
   37d10:	cmn	r0, #1
   37d14:	bgt	37e04 <ftello64@plt+0x2653c>
   37d18:	b	37d1c <ftello64@plt+0x26454>
   37d1c:	b	37d20 <ftello64@plt+0x26458>
   37d20:	ldr	r0, [fp, #-8]
   37d24:	ldr	r1, [r0]
   37d28:	ldr	r0, [r0, #4]
   37d2c:	ldr	r2, [fp, #-12]
   37d30:	asr	r3, r2, #31
   37d34:	mvn	ip, #0
   37d38:	mvn	lr, #-2147483648	; 0x80000000
   37d3c:	str	r0, [sp, #52]	; 0x34
   37d40:	mov	r0, ip
   37d44:	str	r1, [sp, #48]	; 0x30
   37d48:	mov	r1, lr
   37d4c:	bl	3de9c <ftello64@plt+0x2c5d4>
   37d50:	ldr	r2, [sp, #48]	; 0x30
   37d54:	subs	r0, r2, r0
   37d58:	ldr	r2, [sp, #52]	; 0x34
   37d5c:	sbcs	r1, r2, r1
   37d60:	blt	37f7c <ftello64@plt+0x266b4>
   37d64:	b	37fa8 <ftello64@plt+0x266e0>
   37d68:	b	37d6c <ftello64@plt+0x264a4>
   37d6c:	ldr	r0, [pc, #1396]	; 382e8 <ftello64@plt+0x26a20>
   37d70:	ldr	r1, [fp, #-12]
   37d74:	cmp	r1, r0
   37d78:	blt	37d90 <ftello64@plt+0x264c8>
   37d7c:	b	37da4 <ftello64@plt+0x264dc>
   37d80:	ldr	r0, [fp, #-12]
   37d84:	movw	r1, #0
   37d88:	cmp	r1, r0
   37d8c:	bge	37da4 <ftello64@plt+0x264dc>
   37d90:	mov	r0, #0
   37d94:	mvn	r1, #0
   37d98:	str	r1, [sp, #44]	; 0x2c
   37d9c:	str	r0, [sp, #40]	; 0x28
   37da0:	b	37dd8 <ftello64@plt+0x26510>
   37da4:	ldr	r0, [fp, #-12]
   37da8:	rsb	r0, r0, #0
   37dac:	asr	r3, r0, #31
   37db0:	mvn	r1, #0
   37db4:	mvn	r2, #-2147483648	; 0x80000000
   37db8:	str	r0, [sp, #36]	; 0x24
   37dbc:	mov	r0, r1
   37dc0:	mov	r1, r2
   37dc4:	ldr	r2, [sp, #36]	; 0x24
   37dc8:	bl	3de9c <ftello64@plt+0x2c5d4>
   37dcc:	str	r0, [sp, #44]	; 0x2c
   37dd0:	str	r1, [sp, #40]	; 0x28
   37dd4:	b	37dd8 <ftello64@plt+0x26510>
   37dd8:	ldr	r0, [sp, #40]	; 0x28
   37ddc:	ldr	r1, [sp, #44]	; 0x2c
   37de0:	ldr	r2, [fp, #-8]
   37de4:	ldr	r3, [r2]
   37de8:	ldr	r2, [r2, #4]
   37dec:	mvn	r2, r2
   37df0:	mvn	r3, r3
   37df4:	subs	r1, r3, r1
   37df8:	sbcs	r0, r2, r0
   37dfc:	bge	37f7c <ftello64@plt+0x266b4>
   37e00:	b	37fa8 <ftello64@plt+0x266e0>
   37e04:	ldr	r0, [fp, #-12]
   37e08:	cmn	r0, #1
   37e0c:	bne	37e60 <ftello64@plt+0x26598>
   37e10:	b	37e14 <ftello64@plt+0x2654c>
   37e14:	ldr	r0, [fp, #-8]
   37e18:	ldr	r1, [r0]
   37e1c:	ldr	r0, [r0, #4]
   37e20:	add	r0, r0, #-2147483648	; 0x80000000
   37e24:	rsbs	r1, r1, #0
   37e28:	rscs	r0, r0, #0
   37e2c:	blt	37f7c <ftello64@plt+0x266b4>
   37e30:	b	37fa8 <ftello64@plt+0x266e0>
   37e34:	ldr	r0, [fp, #-8]
   37e38:	ldr	r1, [r0]
   37e3c:	ldr	r0, [r0, #4]
   37e40:	subs	r1, r1, #1
   37e44:	sbcs	r0, r0, #0
   37e48:	blt	37fa8 <ftello64@plt+0x266e0>
   37e4c:	b	37e50 <ftello64@plt+0x26588>
   37e50:	mov	r0, #0
   37e54:	cmp	r0, #0
   37e58:	bne	37f7c <ftello64@plt+0x266b4>
   37e5c:	b	37fa8 <ftello64@plt+0x266e0>
   37e60:	ldr	r0, [fp, #-12]
   37e64:	asr	r3, r0, #31
   37e68:	mov	r1, #0
   37e6c:	mov	r2, #-2147483648	; 0x80000000
   37e70:	str	r0, [sp, #32]
   37e74:	mov	r0, r1
   37e78:	mov	r1, r2
   37e7c:	ldr	r2, [sp, #32]
   37e80:	bl	3de9c <ftello64@plt+0x2c5d4>
   37e84:	ldr	r2, [fp, #-8]
   37e88:	ldr	r3, [r2]
   37e8c:	ldr	r2, [r2, #4]
   37e90:	subs	r0, r0, r3
   37e94:	sbcs	r1, r1, r2
   37e98:	blt	37f7c <ftello64@plt+0x266b4>
   37e9c:	b	37fa8 <ftello64@plt+0x266e0>
   37ea0:	ldr	r0, [fp, #-12]
   37ea4:	cmp	r0, #0
   37ea8:	bne	37eb0 <ftello64@plt+0x265e8>
   37eac:	b	37fa8 <ftello64@plt+0x266e0>
   37eb0:	ldr	r0, [fp, #-8]
   37eb4:	ldr	r0, [r0, #4]
   37eb8:	cmn	r0, #1
   37ebc:	bgt	37f3c <ftello64@plt+0x26674>
   37ec0:	b	37ec4 <ftello64@plt+0x265fc>
   37ec4:	ldr	r0, [fp, #-8]
   37ec8:	ldr	r1, [r0]
   37ecc:	ldr	r0, [r0, #4]
   37ed0:	and	r0, r1, r0
   37ed4:	cmn	r0, #1
   37ed8:	bne	37f10 <ftello64@plt+0x26648>
   37edc:	b	37ee0 <ftello64@plt+0x26618>
   37ee0:	b	37ee4 <ftello64@plt+0x2661c>
   37ee4:	ldr	r0, [fp, #-12]
   37ee8:	mov	r1, #-2147483648	; 0x80000000
   37eec:	add	r1, r1, r0, asr #31
   37ef0:	rsbs	r0, r0, #0
   37ef4:	rscs	r1, r1, #0
   37ef8:	blt	37f7c <ftello64@plt+0x266b4>
   37efc:	b	37fa8 <ftello64@plt+0x266e0>
   37f00:	mov	r0, #0
   37f04:	cmp	r0, #0
   37f08:	bne	37f7c <ftello64@plt+0x266b4>
   37f0c:	b	37fa8 <ftello64@plt+0x266e0>
   37f10:	ldr	r0, [fp, #-8]
   37f14:	ldr	r2, [r0]
   37f18:	ldr	r3, [r0, #4]
   37f1c:	mov	r0, #0
   37f20:	mov	r1, #-2147483648	; 0x80000000
   37f24:	bl	3de9c <ftello64@plt+0x2c5d4>
   37f28:	ldr	r2, [fp, #-12]
   37f2c:	subs	r0, r0, r2
   37f30:	sbcs	r1, r1, r2, asr #31
   37f34:	blt	37f7c <ftello64@plt+0x266b4>
   37f38:	b	37fa8 <ftello64@plt+0x266e0>
   37f3c:	ldr	r0, [fp, #-12]
   37f40:	asr	r3, r0, #31
   37f44:	mvn	r1, #0
   37f48:	mvn	r2, #-2147483648	; 0x80000000
   37f4c:	str	r0, [sp, #28]
   37f50:	mov	r0, r1
   37f54:	mov	r1, r2
   37f58:	ldr	r2, [sp, #28]
   37f5c:	bl	3de9c <ftello64@plt+0x2c5d4>
   37f60:	ldr	r2, [fp, #-8]
   37f64:	ldr	r3, [r2]
   37f68:	ldr	r2, [r2, #4]
   37f6c:	subs	r0, r0, r3
   37f70:	sbcs	r1, r1, r2
   37f74:	bge	37fa8 <ftello64@plt+0x266e0>
   37f78:	b	37f7c <ftello64@plt+0x266b4>
   37f7c:	ldr	r0, [fp, #-8]
   37f80:	ldr	r1, [r0]
   37f84:	ldr	r0, [r0, #4]
   37f88:	ldr	r2, [fp, #-12]
   37f8c:	asr	r3, r2, #31
   37f90:	umull	ip, lr, r1, r2
   37f94:	mla	r1, r1, r3, lr
   37f98:	mla	r0, r0, r2, r1
   37f9c:	str	ip, [fp, #-24]	; 0xffffffe8
   37fa0:	str	r0, [fp, #-20]	; 0xffffffec
   37fa4:	b	3828c <ftello64@plt+0x269c4>
   37fa8:	ldr	r0, [fp, #-8]
   37fac:	ldr	r1, [r0]
   37fb0:	ldr	r0, [r0, #4]
   37fb4:	ldr	r2, [fp, #-12]
   37fb8:	asr	r3, r2, #31
   37fbc:	umull	ip, lr, r1, r2
   37fc0:	mla	r1, r1, r3, lr
   37fc4:	mla	r0, r0, r2, r1
   37fc8:	str	ip, [fp, #-24]	; 0xffffffe8
   37fcc:	str	r0, [fp, #-20]	; 0xffffffec
   37fd0:	b	382c0 <ftello64@plt+0x269f8>
   37fd4:	ldr	r0, [fp, #-12]
   37fd8:	cmp	r0, #0
   37fdc:	bge	38164 <ftello64@plt+0x2689c>
   37fe0:	ldr	r0, [fp, #-8]
   37fe4:	ldr	r0, [r0, #4]
   37fe8:	cmn	r0, #1
   37fec:	bgt	380d4 <ftello64@plt+0x2680c>
   37ff0:	b	37ff4 <ftello64@plt+0x2672c>
   37ff4:	b	38040 <ftello64@plt+0x26778>
   37ff8:			; <UNDEFINED> instruction: 0xffff8000
   37ffc:	ldr	r0, [fp, #-8]
   38000:	ldr	r1, [r0]
   38004:	ldr	r0, [r0, #4]
   38008:	ldr	r2, [fp, #-12]
   3800c:	asr	r3, r2, #31
   38010:	mvn	ip, #0
   38014:	str	r0, [sp, #24]
   38018:	mov	r0, ip
   3801c:	str	r1, [sp, #20]
   38020:	mov	r1, ip
   38024:	bl	3df70 <ftello64@plt+0x2c6a8>
   38028:	ldr	r2, [sp, #20]
   3802c:	subs	r0, r2, r0
   38030:	ldr	r2, [sp, #24]
   38034:	sbcs	r1, r2, r1
   38038:	bcc	38234 <ftello64@plt+0x2696c>
   3803c:	b	38260 <ftello64@plt+0x26998>
   38040:	b	38044 <ftello64@plt+0x2677c>
   38044:	ldr	r0, [pc, #668]	; 382e8 <ftello64@plt+0x26a20>
   38048:	ldr	r1, [fp, #-12]
   3804c:	cmp	r1, r0
   38050:	blt	38068 <ftello64@plt+0x267a0>
   38054:	b	3807c <ftello64@plt+0x267b4>
   38058:	ldr	r0, [fp, #-12]
   3805c:	movw	r1, #0
   38060:	cmp	r1, r0
   38064:	bge	3807c <ftello64@plt+0x267b4>
   38068:	mov	r0, #1
   3806c:	mvn	r1, #0
   38070:	str	r1, [sp, #16]
   38074:	str	r0, [sp, #12]
   38078:	b	380a8 <ftello64@plt+0x267e0>
   3807c:	ldr	r0, [fp, #-12]
   38080:	rsb	r0, r0, #0
   38084:	asr	r3, r0, #31
   38088:	mvn	r1, #0
   3808c:	str	r0, [sp, #8]
   38090:	mov	r0, r1
   38094:	ldr	r2, [sp, #8]
   38098:	bl	3df70 <ftello64@plt+0x2c6a8>
   3809c:	str	r0, [sp, #16]
   380a0:	str	r1, [sp, #12]
   380a4:	b	380a8 <ftello64@plt+0x267e0>
   380a8:	ldr	r0, [sp, #12]
   380ac:	ldr	r1, [sp, #16]
   380b0:	ldr	r2, [fp, #-8]
   380b4:	ldr	r3, [r2]
   380b8:	ldr	r2, [r2, #4]
   380bc:	mvn	r2, r2
   380c0:	mvn	r3, r3
   380c4:	subs	r1, r3, r1
   380c8:	sbcs	r0, r2, r0
   380cc:	bcs	38234 <ftello64@plt+0x2696c>
   380d0:	b	38260 <ftello64@plt+0x26998>
   380d4:	b	380d8 <ftello64@plt+0x26810>
   380d8:	b	38148 <ftello64@plt+0x26880>
   380dc:	b	38148 <ftello64@plt+0x26880>
   380e0:	ldr	r0, [fp, #-12]
   380e4:	cmn	r0, #1
   380e8:	bne	38148 <ftello64@plt+0x26880>
   380ec:	b	380f0 <ftello64@plt+0x26828>
   380f0:	ldr	r0, [fp, #-8]
   380f4:	ldr	r1, [r0]
   380f8:	ldr	r0, [r0, #4]
   380fc:	rsbs	r1, r1, #0
   38100:	rscs	r0, r0, #0
   38104:	blt	38234 <ftello64@plt+0x2696c>
   38108:	b	38260 <ftello64@plt+0x26998>
   3810c:	ldr	r0, [fp, #-8]
   38110:	ldr	r1, [r0]
   38114:	ldr	r0, [r0, #4]
   38118:	subs	r1, r1, #1
   3811c:	sbcs	r0, r0, #0
   38120:	blt	38260 <ftello64@plt+0x26998>
   38124:	b	38128 <ftello64@plt+0x26860>
   38128:	ldr	r0, [fp, #-8]
   3812c:	ldr	r1, [r0]
   38130:	ldr	r0, [r0, #4]
   38134:	subs	r1, r1, #1
   38138:	sbc	r0, r0, #0
   3813c:	cmn	r0, #1
   38140:	bgt	38234 <ftello64@plt+0x2696c>
   38144:	b	38260 <ftello64@plt+0x26998>
   38148:	ldr	r0, [fp, #-8]
   3814c:	ldr	r1, [r0]
   38150:	ldr	r0, [r0, #4]
   38154:	rsbs	r1, r1, #0
   38158:	rscs	r0, r0, #0
   3815c:	blt	38234 <ftello64@plt+0x2696c>
   38160:	b	38260 <ftello64@plt+0x26998>
   38164:	ldr	r0, [fp, #-12]
   38168:	cmp	r0, #0
   3816c:	bne	38174 <ftello64@plt+0x268ac>
   38170:	b	38260 <ftello64@plt+0x26998>
   38174:	ldr	r0, [fp, #-8]
   38178:	ldr	r0, [r0, #4]
   3817c:	cmn	r0, #1
   38180:	bgt	381fc <ftello64@plt+0x26934>
   38184:	b	38188 <ftello64@plt+0x268c0>
   38188:	b	3818c <ftello64@plt+0x268c4>
   3818c:	b	381e4 <ftello64@plt+0x2691c>
   38190:	b	381e4 <ftello64@plt+0x2691c>
   38194:	ldr	r0, [fp, #-8]
   38198:	ldr	r1, [r0]
   3819c:	ldr	r0, [r0, #4]
   381a0:	and	r0, r1, r0
   381a4:	cmn	r0, #1
   381a8:	bne	381e4 <ftello64@plt+0x2691c>
   381ac:	b	381b0 <ftello64@plt+0x268e8>
   381b0:	b	381b4 <ftello64@plt+0x268ec>
   381b4:	ldr	r0, [fp, #-12]
   381b8:	add	r0, r0, #0
   381bc:	movw	r1, #0
   381c0:	cmp	r1, r0
   381c4:	blt	38234 <ftello64@plt+0x2696c>
   381c8:	b	38260 <ftello64@plt+0x26998>
   381cc:	ldr	r0, [fp, #-12]
   381d0:	sub	r0, r0, #1
   381d4:	mvn	r1, #0
   381d8:	cmp	r1, r0
   381dc:	blt	38234 <ftello64@plt+0x2696c>
   381e0:	b	38260 <ftello64@plt+0x26998>
   381e4:	ldr	r0, [fp, #-12]
   381e8:	rsbs	r1, r0, #0
   381ec:	mov	r2, #0
   381f0:	sbcs	r0, r2, r0, asr #31
   381f4:	blt	38234 <ftello64@plt+0x2696c>
   381f8:	b	38260 <ftello64@plt+0x26998>
   381fc:	ldr	r0, [fp, #-12]
   38200:	asr	r3, r0, #31
   38204:	mvn	r1, #0
   38208:	str	r0, [sp, #4]
   3820c:	mov	r0, r1
   38210:	ldr	r2, [sp, #4]
   38214:	bl	3df70 <ftello64@plt+0x2c6a8>
   38218:	ldr	r2, [fp, #-8]
   3821c:	ldr	r3, [r2]
   38220:	ldr	r2, [r2, #4]
   38224:	subs	r0, r0, r3
   38228:	sbcs	r1, r1, r2
   3822c:	bcs	38260 <ftello64@plt+0x26998>
   38230:	b	38234 <ftello64@plt+0x2696c>
   38234:	ldr	r0, [fp, #-8]
   38238:	ldr	r1, [r0]
   3823c:	ldr	r0, [r0, #4]
   38240:	ldr	r2, [fp, #-12]
   38244:	asr	r3, r2, #31
   38248:	umull	ip, lr, r1, r2
   3824c:	mla	r1, r1, r3, lr
   38250:	mla	r0, r0, r2, r1
   38254:	str	ip, [fp, #-24]	; 0xffffffe8
   38258:	str	r0, [fp, #-20]	; 0xffffffec
   3825c:	b	3828c <ftello64@plt+0x269c4>
   38260:	ldr	r0, [fp, #-8]
   38264:	ldr	r1, [r0]
   38268:	ldr	r0, [r0, #4]
   3826c:	ldr	r2, [fp, #-12]
   38270:	asr	r3, r2, #31
   38274:	umull	ip, lr, r1, r2
   38278:	mla	r1, r1, r3, lr
   3827c:	mla	r0, r0, r2, r1
   38280:	str	ip, [fp, #-24]	; 0xffffffe8
   38284:	str	r0, [fp, #-20]	; 0xffffffec
   38288:	b	382c0 <ftello64@plt+0x269f8>
   3828c:	ldr	r0, [fp, #-8]
   38290:	ldr	r1, [r0, #4]
   38294:	mvn	r2, #0
   38298:	cmp	r1, #0
   3829c:	movwmi	r2, #0
   382a0:	mvn	r3, #-2147483648	; 0x80000000
   382a4:	cmp	r1, #0
   382a8:	movmi	r3, #-2147483648	; 0x80000000
   382ac:	str	r3, [r0, #4]
   382b0:	str	r2, [r0]
   382b4:	movw	r0, #1
   382b8:	str	r0, [fp, #-4]
   382bc:	b	382dc <ftello64@plt+0x26a14>
   382c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   382c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   382c8:	ldr	r2, [fp, #-8]
   382cc:	str	r1, [r2, #4]
   382d0:	str	r0, [r2]
   382d4:	movw	r0, #0
   382d8:	str	r0, [fp, #-4]
   382dc:	ldr	r0, [fp, #-4]
   382e0:	mov	sp, fp
   382e4:	pop	{fp, pc}
   382e8:	andhi	r0, r0, r1
   382ec:	svcvc	0x00ffffff
   382f0:	push	{fp, lr}
   382f4:	mov	fp, sp
   382f8:	sub	sp, sp, #16
   382fc:	str	r0, [fp, #-4]
   38300:	str	r1, [sp, #8]
   38304:	str	r2, [sp, #4]
   38308:	movw	r0, #0
   3830c:	str	r0, [sp]
   38310:	ldr	r0, [sp, #4]
   38314:	mvn	r1, #0
   38318:	add	r1, r0, r1
   3831c:	str	r1, [sp, #4]
   38320:	cmp	r0, #0
   38324:	beq	38344 <ftello64@plt+0x26a7c>
   38328:	ldr	r0, [fp, #-4]
   3832c:	ldr	r1, [sp, #8]
   38330:	bl	3696c <ftello64@plt+0x250a4>
   38334:	ldr	r1, [sp]
   38338:	orr	r0, r1, r0
   3833c:	str	r0, [sp]
   38340:	b	38310 <ftello64@plt+0x26a48>
   38344:	ldr	r0, [sp]
   38348:	mov	sp, fp
   3834c:	pop	{fp, pc}
   38350:	push	{fp, lr}
   38354:	mov	fp, sp
   38358:	sub	sp, sp, #16
   3835c:	str	r0, [sp, #8]
   38360:	str	r1, [sp, #4]
   38364:	ldr	r0, [sp, #8]
   38368:	cmp	r0, #0
   3836c:	beq	3837c <ftello64@plt+0x26ab4>
   38370:	ldr	r0, [sp, #4]
   38374:	cmp	r0, #0
   38378:	bne	38388 <ftello64@plt+0x26ac0>
   3837c:	movw	r0, #1
   38380:	str	r0, [sp, #4]
   38384:	str	r0, [sp, #8]
   38388:	ldr	r0, [sp, #4]
   3838c:	cmp	r0, #0
   38390:	beq	383c4 <ftello64@plt+0x26afc>
   38394:	ldr	r0, [pc, #76]	; 383e8 <ftello64@plt+0x26b20>
   38398:	ldr	r1, [sp, #4]
   3839c:	udiv	r0, r0, r1
   383a0:	ldr	r1, [sp, #8]
   383a4:	cmp	r0, r1
   383a8:	bcs	383c4 <ftello64@plt+0x26afc>
   383ac:	bl	11760 <__errno_location@plt>
   383b0:	movw	r1, #12
   383b4:	str	r1, [r0]
   383b8:	movw	r0, #0
   383bc:	str	r0, [fp, #-4]
   383c0:	b	383dc <ftello64@plt+0x26b14>
   383c4:	ldr	r0, [sp, #8]
   383c8:	ldr	r1, [sp, #4]
   383cc:	bl	114d8 <calloc@plt>
   383d0:	str	r0, [sp]
   383d4:	ldr	r0, [sp]
   383d8:	str	r0, [fp, #-4]
   383dc:	ldr	r0, [fp, #-4]
   383e0:	mov	sp, fp
   383e4:	pop	{fp, pc}
   383e8:	svcvc	0x00ffffff
   383ec:	push	{fp, lr}
   383f0:	mov	fp, sp
   383f4:	sub	sp, sp, #16
   383f8:	str	r0, [sp, #8]
   383fc:	ldr	r0, [sp, #8]
   38400:	cmp	r0, #0
   38404:	bne	38410 <ftello64@plt+0x26b48>
   38408:	movw	r0, #1
   3840c:	str	r0, [sp, #8]
   38410:	ldr	r0, [pc, #64]	; 38458 <ftello64@plt+0x26b90>
   38414:	ldr	r1, [sp, #8]
   38418:	cmp	r0, r1
   3841c:	bcs	38438 <ftello64@plt+0x26b70>
   38420:	bl	11760 <__errno_location@plt>
   38424:	movw	r1, #12
   38428:	str	r1, [r0]
   3842c:	movw	r0, #0
   38430:	str	r0, [fp, #-4]
   38434:	b	3844c <ftello64@plt+0x26b84>
   38438:	ldr	r0, [sp, #8]
   3843c:	bl	116b8 <malloc@plt>
   38440:	str	r0, [sp, #4]
   38444:	ldr	r0, [sp, #4]
   38448:	str	r0, [fp, #-4]
   3844c:	ldr	r0, [fp, #-4]
   38450:	mov	sp, fp
   38454:	pop	{fp, pc}
   38458:	svcvc	0x00ffffff
   3845c:	push	{fp, lr}
   38460:	mov	fp, sp
   38464:	sub	sp, sp, #16
   38468:	str	r0, [sp, #8]
   3846c:	str	r1, [sp, #4]
   38470:	ldr	r0, [sp, #8]
   38474:	movw	r1, #0
   38478:	cmp	r0, r1
   3847c:	bne	38490 <ftello64@plt+0x26bc8>
   38480:	ldr	r0, [sp, #4]
   38484:	bl	383ec <ftello64@plt+0x26b24>
   38488:	str	r0, [fp, #-4]
   3848c:	b	384f0 <ftello64@plt+0x26c28>
   38490:	ldr	r0, [sp, #4]
   38494:	cmp	r0, #0
   38498:	bne	384b0 <ftello64@plt+0x26be8>
   3849c:	ldr	r0, [sp, #8]
   384a0:	bl	17078 <ftello64@plt+0x57b0>
   384a4:	movw	r0, #0
   384a8:	str	r0, [fp, #-4]
   384ac:	b	384f0 <ftello64@plt+0x26c28>
   384b0:	ldr	r0, [pc, #68]	; 384fc <ftello64@plt+0x26c34>
   384b4:	ldr	r1, [sp, #4]
   384b8:	cmp	r0, r1
   384bc:	bcs	384d8 <ftello64@plt+0x26c10>
   384c0:	bl	11760 <__errno_location@plt>
   384c4:	movw	r1, #12
   384c8:	str	r1, [r0]
   384cc:	movw	r0, #0
   384d0:	str	r0, [fp, #-4]
   384d4:	b	384f0 <ftello64@plt+0x26c28>
   384d8:	ldr	r0, [sp, #8]
   384dc:	ldr	r1, [sp, #4]
   384e0:	bl	1161c <realloc@plt>
   384e4:	str	r0, [sp]
   384e8:	ldr	r0, [sp]
   384ec:	str	r0, [fp, #-4]
   384f0:	ldr	r0, [fp, #-4]
   384f4:	mov	sp, fp
   384f8:	pop	{fp, pc}
   384fc:	svcvc	0x00ffffff
   38500:	push	{fp, lr}
   38504:	mov	fp, sp
   38508:	sub	sp, sp, #24
   3850c:	str	r0, [fp, #-8]
   38510:	str	r1, [sp, #12]
   38514:	ldr	r0, [fp, #-8]
   38518:	str	r0, [sp, #8]
   3851c:	ldr	r0, [sp, #12]
   38520:	str	r0, [sp, #4]
   38524:	ldr	r0, [sp, #8]
   38528:	ldr	r1, [sp, #4]
   3852c:	cmp	r0, r1
   38530:	bne	38540 <ftello64@plt+0x26c78>
   38534:	movw	r0, #0
   38538:	str	r0, [fp, #-4]
   3853c:	b	385ac <ftello64@plt+0x26ce4>
   38540:	b	38544 <ftello64@plt+0x26c7c>
   38544:	ldr	r0, [sp, #8]
   38548:	ldrb	r0, [r0]
   3854c:	bl	3d840 <ftello64@plt+0x2bf78>
   38550:	strb	r0, [sp, #3]
   38554:	ldr	r0, [sp, #4]
   38558:	ldrb	r0, [r0]
   3855c:	bl	3d840 <ftello64@plt+0x2bf78>
   38560:	strb	r0, [sp, #2]
   38564:	ldrb	r0, [sp, #3]
   38568:	cmp	r0, #0
   3856c:	bne	38574 <ftello64@plt+0x26cac>
   38570:	b	3859c <ftello64@plt+0x26cd4>
   38574:	ldr	r0, [sp, #8]
   38578:	add	r0, r0, #1
   3857c:	str	r0, [sp, #8]
   38580:	ldr	r0, [sp, #4]
   38584:	add	r0, r0, #1
   38588:	str	r0, [sp, #4]
   3858c:	ldrb	r0, [sp, #3]
   38590:	ldrb	r1, [sp, #2]
   38594:	cmp	r0, r1
   38598:	beq	38544 <ftello64@plt+0x26c7c>
   3859c:	ldrb	r0, [sp, #3]
   385a0:	ldrb	r1, [sp, #2]
   385a4:	sub	r0, r0, r1
   385a8:	str	r0, [fp, #-4]
   385ac:	ldr	r0, [fp, #-4]
   385b0:	mov	sp, fp
   385b4:	pop	{fp, pc}
   385b8:	push	{fp, lr}
   385bc:	mov	fp, sp
   385c0:	sub	sp, sp, #16
   385c4:	str	r0, [sp, #8]
   385c8:	ldr	r0, [sp, #8]
   385cc:	bl	1167c <__fpending@plt>
   385d0:	cmp	r0, #0
   385d4:	movw	r0, #0
   385d8:	movne	r0, #1
   385dc:	and	r0, r0, #1
   385e0:	strb	r0, [sp, #7]
   385e4:	ldr	r0, [sp, #8]
   385e8:	bl	11688 <ferror_unlocked@plt>
   385ec:	cmp	r0, #0
   385f0:	movw	r0, #0
   385f4:	movne	r0, #1
   385f8:	and	r0, r0, #1
   385fc:	strb	r0, [sp, #6]
   38600:	ldr	r0, [sp, #8]
   38604:	bl	39ac0 <ftello64@plt+0x281f8>
   38608:	cmp	r0, #0
   3860c:	movw	r0, #0
   38610:	movne	r0, #1
   38614:	and	r0, r0, #1
   38618:	strb	r0, [sp, #5]
   3861c:	ldrb	r0, [sp, #6]
   38620:	tst	r0, #1
   38624:	bne	38650 <ftello64@plt+0x26d88>
   38628:	ldrb	r0, [sp, #5]
   3862c:	tst	r0, #1
   38630:	beq	38674 <ftello64@plt+0x26dac>
   38634:	ldrb	r0, [sp, #7]
   38638:	tst	r0, #1
   3863c:	bne	38650 <ftello64@plt+0x26d88>
   38640:	bl	11760 <__errno_location@plt>
   38644:	ldr	r0, [r0]
   38648:	cmp	r0, #9
   3864c:	beq	38674 <ftello64@plt+0x26dac>
   38650:	ldrb	r0, [sp, #5]
   38654:	tst	r0, #1
   38658:	bne	38668 <ftello64@plt+0x26da0>
   3865c:	bl	11760 <__errno_location@plt>
   38660:	movw	r1, #0
   38664:	str	r1, [r0]
   38668:	mvn	r0, #0
   3866c:	str	r0, [fp, #-4]
   38670:	b	3867c <ftello64@plt+0x26db4>
   38674:	movw	r0, #0
   38678:	str	r0, [fp, #-4]
   3867c:	ldr	r0, [fp, #-4]
   38680:	mov	sp, fp
   38684:	pop	{fp, pc}
   38688:	push	{fp, lr}
   3868c:	mov	fp, sp
   38690:	sub	sp, sp, #104	; 0x68
   38694:	str	r0, [fp, #-8]
   38698:	str	r1, [fp, #-12]
   3869c:	str	r2, [fp, #-16]
   386a0:	str	r3, [fp, #-20]	; 0xffffffec
   386a4:	ldr	r0, [fp, #-12]
   386a8:	ldr	r1, [fp, #-8]
   386ac:	ldr	r1, [r1, #4]
   386b0:	cmp	r0, r1
   386b4:	bhi	386d4 <ftello64@plt+0x26e0c>
   386b8:	ldr	r0, [fp, #-12]
   386bc:	ldr	r1, [fp, #-8]
   386c0:	str	r0, [r1]
   386c4:	movw	r0, #1
   386c8:	and	r0, r0, #1
   386cc:	strb	r0, [fp, #-1]
   386d0:	b	39aa4 <ftello64@plt+0x281dc>
   386d4:	b	38a8c <ftello64@plt+0x271c4>
   386d8:	b	388ac <ftello64@plt+0x26fe4>
   386dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   386e0:	cmp	r0, #0
   386e4:	bcs	387e8 <ftello64@plt+0x26f20>
   386e8:	ldr	r0, [fp, #-12]
   386ec:	cmp	r0, #0
   386f0:	bcs	38778 <ftello64@plt+0x26eb0>
   386f4:	b	38714 <ftello64@plt+0x26e4c>
   386f8:	ldr	r0, [fp, #-12]
   386fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   38700:	movw	r2, #127	; 0x7f
   38704:	udiv	r1, r2, r1
   38708:	cmp	r0, r1
   3870c:	bcc	3887c <ftello64@plt+0x26fb4>
   38710:	b	38894 <ftello64@plt+0x26fcc>
   38714:	b	38728 <ftello64@plt+0x26e60>
   38718:	ldr	r0, [fp, #-20]	; 0xffffffec
   3871c:	cmp	r0, #1
   38720:	bcc	38738 <ftello64@plt+0x26e70>
   38724:	b	38744 <ftello64@plt+0x26e7c>
   38728:	ldr	r0, [fp, #-20]	; 0xffffffec
   3872c:	movw	r1, #0
   38730:	cmp	r1, r0
   38734:	bcs	38744 <ftello64@plt+0x26e7c>
   38738:	movw	r0, #0
   3873c:	str	r0, [fp, #-32]	; 0xffffffe0
   38740:	b	3875c <ftello64@plt+0x26e94>
   38744:	ldr	r0, [fp, #-20]	; 0xffffffec
   38748:	movw	r1, #0
   3874c:	sub	r0, r1, r0
   38750:	movw	r1, #127	; 0x7f
   38754:	udiv	r0, r1, r0
   38758:	str	r0, [fp, #-32]	; 0xffffffe0
   3875c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   38760:	ldr	r1, [fp, #-12]
   38764:	mvn	r2, #0
   38768:	sub	r1, r2, r1
   3876c:	cmp	r0, r1
   38770:	bls	3887c <ftello64@plt+0x26fb4>
   38774:	b	38894 <ftello64@plt+0x26fcc>
   38778:	ldr	r0, [fp, #-20]	; 0xffffffec
   3877c:	cmn	r0, #1
   38780:	bne	387cc <ftello64@plt+0x26f04>
   38784:	b	387a4 <ftello64@plt+0x26edc>
   38788:	ldr	r0, [fp, #-12]
   3878c:	mvn	r1, #127	; 0x7f
   38790:	add	r0, r0, r1
   38794:	movw	r1, #0
   38798:	cmp	r1, r0
   3879c:	bcc	3887c <ftello64@plt+0x26fb4>
   387a0:	b	38894 <ftello64@plt+0x26fcc>
   387a4:	ldr	r0, [fp, #-12]
   387a8:	movw	r1, #0
   387ac:	cmp	r1, r0
   387b0:	bcs	38894 <ftello64@plt+0x26fcc>
   387b4:	ldr	r0, [fp, #-12]
   387b8:	sub	r0, r0, #1
   387bc:	movw	r1, #127	; 0x7f
   387c0:	cmp	r1, r0
   387c4:	bcc	3887c <ftello64@plt+0x26fb4>
   387c8:	b	38894 <ftello64@plt+0x26fcc>
   387cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   387d0:	mvn	r1, #127	; 0x7f
   387d4:	udiv	r0, r1, r0
   387d8:	ldr	r1, [fp, #-12]
   387dc:	cmp	r0, r1
   387e0:	bcc	3887c <ftello64@plt+0x26fb4>
   387e4:	b	38894 <ftello64@plt+0x26fcc>
   387e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   387ec:	cmp	r0, #0
   387f0:	bne	387f8 <ftello64@plt+0x26f30>
   387f4:	b	38894 <ftello64@plt+0x26fcc>
   387f8:	ldr	r0, [fp, #-12]
   387fc:	cmp	r0, #0
   38800:	bcs	38864 <ftello64@plt+0x26f9c>
   38804:	ldr	r0, [fp, #-12]
   38808:	cmn	r0, #1
   3880c:	bne	38848 <ftello64@plt+0x26f80>
   38810:	b	38830 <ftello64@plt+0x26f68>
   38814:	ldr	r0, [fp, #-20]	; 0xffffffec
   38818:	mvn	r1, #127	; 0x7f
   3881c:	add	r0, r0, r1
   38820:	movw	r1, #0
   38824:	cmp	r1, r0
   38828:	bcc	3887c <ftello64@plt+0x26fb4>
   3882c:	b	38894 <ftello64@plt+0x26fcc>
   38830:	ldr	r0, [fp, #-20]	; 0xffffffec
   38834:	sub	r0, r0, #1
   38838:	movw	r1, #127	; 0x7f
   3883c:	cmp	r1, r0
   38840:	bcc	3887c <ftello64@plt+0x26fb4>
   38844:	b	38894 <ftello64@plt+0x26fcc>
   38848:	ldr	r0, [fp, #-12]
   3884c:	mvn	r1, #127	; 0x7f
   38850:	udiv	r0, r1, r0
   38854:	ldr	r1, [fp, #-20]	; 0xffffffec
   38858:	cmp	r0, r1
   3885c:	bcc	3887c <ftello64@plt+0x26fb4>
   38860:	b	38894 <ftello64@plt+0x26fcc>
   38864:	ldr	r0, [fp, #-20]	; 0xffffffec
   38868:	movw	r1, #127	; 0x7f
   3886c:	udiv	r0, r1, r0
   38870:	ldr	r1, [fp, #-12]
   38874:	cmp	r0, r1
   38878:	bcs	38894 <ftello64@plt+0x26fcc>
   3887c:	ldr	r0, [fp, #-12]
   38880:	ldr	r1, [fp, #-20]	; 0xffffffec
   38884:	mul	r0, r0, r1
   38888:	sxtb	r0, r0
   3888c:	str	r0, [fp, #-24]	; 0xffffffe8
   38890:	b	399bc <ftello64@plt+0x280f4>
   38894:	ldr	r0, [fp, #-12]
   38898:	ldr	r1, [fp, #-20]	; 0xffffffec
   3889c:	mul	r0, r0, r1
   388a0:	sxtb	r0, r0
   388a4:	str	r0, [fp, #-24]	; 0xffffffe8
   388a8:	b	399d8 <ftello64@plt+0x28110>
   388ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   388b0:	cmp	r0, #0
   388b4:	bcs	389c0 <ftello64@plt+0x270f8>
   388b8:	ldr	r0, [fp, #-12]
   388bc:	cmp	r0, #0
   388c0:	bcs	38948 <ftello64@plt+0x27080>
   388c4:	b	388e4 <ftello64@plt+0x2701c>
   388c8:	ldr	r0, [fp, #-12]
   388cc:	ldr	r1, [fp, #-20]	; 0xffffffec
   388d0:	movw	r2, #255	; 0xff
   388d4:	udiv	r1, r2, r1
   388d8:	cmp	r0, r1
   388dc:	bcc	38a5c <ftello64@plt+0x27194>
   388e0:	b	38a74 <ftello64@plt+0x271ac>
   388e4:	b	388f8 <ftello64@plt+0x27030>
   388e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   388ec:	cmp	r0, #1
   388f0:	bcc	38908 <ftello64@plt+0x27040>
   388f4:	b	38914 <ftello64@plt+0x2704c>
   388f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   388fc:	movw	r1, #0
   38900:	cmp	r1, r0
   38904:	bcs	38914 <ftello64@plt+0x2704c>
   38908:	movw	r0, #0
   3890c:	str	r0, [fp, #-36]	; 0xffffffdc
   38910:	b	3892c <ftello64@plt+0x27064>
   38914:	ldr	r0, [fp, #-20]	; 0xffffffec
   38918:	movw	r1, #0
   3891c:	sub	r0, r1, r0
   38920:	movw	r1, #255	; 0xff
   38924:	udiv	r0, r1, r0
   38928:	str	r0, [fp, #-36]	; 0xffffffdc
   3892c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   38930:	ldr	r1, [fp, #-12]
   38934:	mvn	r2, #0
   38938:	sub	r1, r2, r1
   3893c:	cmp	r0, r1
   38940:	bls	38a5c <ftello64@plt+0x27194>
   38944:	b	38a74 <ftello64@plt+0x271ac>
   38948:	b	38950 <ftello64@plt+0x27088>
   3894c:	b	38954 <ftello64@plt+0x2708c>
   38950:	b	389a4 <ftello64@plt+0x270dc>
   38954:	ldr	r0, [fp, #-20]	; 0xffffffec
   38958:	cmn	r0, #1
   3895c:	bne	389a4 <ftello64@plt+0x270dc>
   38960:	b	3897c <ftello64@plt+0x270b4>
   38964:	ldr	r0, [fp, #-12]
   38968:	add	r0, r0, #0
   3896c:	movw	r1, #0
   38970:	cmp	r1, r0
   38974:	bcc	38a5c <ftello64@plt+0x27194>
   38978:	b	38a74 <ftello64@plt+0x271ac>
   3897c:	ldr	r0, [fp, #-12]
   38980:	movw	r1, #0
   38984:	cmp	r1, r0
   38988:	bcs	38a74 <ftello64@plt+0x271ac>
   3898c:	ldr	r0, [fp, #-12]
   38990:	sub	r0, r0, #1
   38994:	mvn	r1, #0
   38998:	cmp	r1, r0
   3899c:	bcc	38a5c <ftello64@plt+0x27194>
   389a0:	b	38a74 <ftello64@plt+0x271ac>
   389a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   389a8:	movw	r1, #0
   389ac:	udiv	r0, r1, r0
   389b0:	ldr	r1, [fp, #-12]
   389b4:	cmp	r0, r1
   389b8:	bcc	38a5c <ftello64@plt+0x27194>
   389bc:	b	38a74 <ftello64@plt+0x271ac>
   389c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   389c4:	cmp	r0, #0
   389c8:	bne	389d0 <ftello64@plt+0x27108>
   389cc:	b	38a74 <ftello64@plt+0x271ac>
   389d0:	ldr	r0, [fp, #-12]
   389d4:	cmp	r0, #0
   389d8:	bcs	38a44 <ftello64@plt+0x2717c>
   389dc:	b	389e4 <ftello64@plt+0x2711c>
   389e0:	b	389e8 <ftello64@plt+0x27120>
   389e4:	b	38a28 <ftello64@plt+0x27160>
   389e8:	ldr	r0, [fp, #-12]
   389ec:	cmn	r0, #1
   389f0:	bne	38a28 <ftello64@plt+0x27160>
   389f4:	b	38a10 <ftello64@plt+0x27148>
   389f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   389fc:	add	r0, r0, #0
   38a00:	movw	r1, #0
   38a04:	cmp	r1, r0
   38a08:	bcc	38a5c <ftello64@plt+0x27194>
   38a0c:	b	38a74 <ftello64@plt+0x271ac>
   38a10:	ldr	r0, [fp, #-20]	; 0xffffffec
   38a14:	sub	r0, r0, #1
   38a18:	mvn	r1, #0
   38a1c:	cmp	r1, r0
   38a20:	bcc	38a5c <ftello64@plt+0x27194>
   38a24:	b	38a74 <ftello64@plt+0x271ac>
   38a28:	ldr	r0, [fp, #-12]
   38a2c:	movw	r1, #0
   38a30:	udiv	r0, r1, r0
   38a34:	ldr	r1, [fp, #-20]	; 0xffffffec
   38a38:	cmp	r0, r1
   38a3c:	bcc	38a5c <ftello64@plt+0x27194>
   38a40:	b	38a74 <ftello64@plt+0x271ac>
   38a44:	ldr	r0, [fp, #-20]	; 0xffffffec
   38a48:	movw	r1, #255	; 0xff
   38a4c:	udiv	r0, r1, r0
   38a50:	ldr	r1, [fp, #-12]
   38a54:	cmp	r0, r1
   38a58:	bcs	38a74 <ftello64@plt+0x271ac>
   38a5c:	ldr	r0, [fp, #-12]
   38a60:	ldr	r1, [fp, #-20]	; 0xffffffec
   38a64:	mul	r0, r0, r1
   38a68:	and	r0, r0, #255	; 0xff
   38a6c:	str	r0, [fp, #-24]	; 0xffffffe8
   38a70:	b	399bc <ftello64@plt+0x280f4>
   38a74:	ldr	r0, [fp, #-12]
   38a78:	ldr	r1, [fp, #-20]	; 0xffffffec
   38a7c:	mul	r0, r0, r1
   38a80:	and	r0, r0, #255	; 0xff
   38a84:	str	r0, [fp, #-24]	; 0xffffffe8
   38a88:	b	399d8 <ftello64@plt+0x28110>
   38a8c:	b	38e44 <ftello64@plt+0x2757c>
   38a90:	b	38c64 <ftello64@plt+0x2739c>
   38a94:	ldr	r0, [fp, #-20]	; 0xffffffec
   38a98:	cmp	r0, #0
   38a9c:	bcs	38ba0 <ftello64@plt+0x272d8>
   38aa0:	ldr	r0, [fp, #-12]
   38aa4:	cmp	r0, #0
   38aa8:	bcs	38b30 <ftello64@plt+0x27268>
   38aac:	b	38acc <ftello64@plt+0x27204>
   38ab0:	ldr	r0, [fp, #-12]
   38ab4:	ldr	r1, [fp, #-20]	; 0xffffffec
   38ab8:	movw	r2, #32767	; 0x7fff
   38abc:	udiv	r1, r2, r1
   38ac0:	cmp	r0, r1
   38ac4:	bcc	38c34 <ftello64@plt+0x2736c>
   38ac8:	b	38c4c <ftello64@plt+0x27384>
   38acc:	b	38ae0 <ftello64@plt+0x27218>
   38ad0:	ldr	r0, [fp, #-20]	; 0xffffffec
   38ad4:	cmp	r0, #1
   38ad8:	bcc	38af0 <ftello64@plt+0x27228>
   38adc:	b	38afc <ftello64@plt+0x27234>
   38ae0:	ldr	r0, [fp, #-20]	; 0xffffffec
   38ae4:	movw	r1, #0
   38ae8:	cmp	r1, r0
   38aec:	bcs	38afc <ftello64@plt+0x27234>
   38af0:	movw	r0, #0
   38af4:	str	r0, [fp, #-40]	; 0xffffffd8
   38af8:	b	38b14 <ftello64@plt+0x2724c>
   38afc:	ldr	r0, [fp, #-20]	; 0xffffffec
   38b00:	movw	r1, #0
   38b04:	sub	r0, r1, r0
   38b08:	movw	r1, #32767	; 0x7fff
   38b0c:	udiv	r0, r1, r0
   38b10:	str	r0, [fp, #-40]	; 0xffffffd8
   38b14:	ldr	r0, [fp, #-40]	; 0xffffffd8
   38b18:	ldr	r1, [fp, #-12]
   38b1c:	mvn	r2, #0
   38b20:	sub	r1, r2, r1
   38b24:	cmp	r0, r1
   38b28:	bls	38c34 <ftello64@plt+0x2736c>
   38b2c:	b	38c4c <ftello64@plt+0x27384>
   38b30:	ldr	r0, [fp, #-20]	; 0xffffffec
   38b34:	cmn	r0, #1
   38b38:	bne	38b84 <ftello64@plt+0x272bc>
   38b3c:	b	38b5c <ftello64@plt+0x27294>
   38b40:	ldr	r0, [pc, #3956]	; 39abc <ftello64@plt+0x281f4>
   38b44:	ldr	r1, [fp, #-12]
   38b48:	add	r0, r1, r0
   38b4c:	movw	r1, #0
   38b50:	cmp	r1, r0
   38b54:	bcc	38c34 <ftello64@plt+0x2736c>
   38b58:	b	38c4c <ftello64@plt+0x27384>
   38b5c:	ldr	r0, [fp, #-12]
   38b60:	movw	r1, #0
   38b64:	cmp	r1, r0
   38b68:	bcs	38c4c <ftello64@plt+0x27384>
   38b6c:	ldr	r0, [fp, #-12]
   38b70:	sub	r0, r0, #1
   38b74:	movw	r1, #32767	; 0x7fff
   38b78:	cmp	r1, r0
   38b7c:	bcc	38c34 <ftello64@plt+0x2736c>
   38b80:	b	38c4c <ftello64@plt+0x27384>
   38b84:	ldr	r0, [pc, #3888]	; 39abc <ftello64@plt+0x281f4>
   38b88:	ldr	r1, [fp, #-20]	; 0xffffffec
   38b8c:	udiv	r0, r0, r1
   38b90:	ldr	r1, [fp, #-12]
   38b94:	cmp	r0, r1
   38b98:	bcc	38c34 <ftello64@plt+0x2736c>
   38b9c:	b	38c4c <ftello64@plt+0x27384>
   38ba0:	ldr	r0, [fp, #-20]	; 0xffffffec
   38ba4:	cmp	r0, #0
   38ba8:	bne	38bb0 <ftello64@plt+0x272e8>
   38bac:	b	38c4c <ftello64@plt+0x27384>
   38bb0:	ldr	r0, [fp, #-12]
   38bb4:	cmp	r0, #0
   38bb8:	bcs	38c1c <ftello64@plt+0x27354>
   38bbc:	ldr	r0, [fp, #-12]
   38bc0:	cmn	r0, #1
   38bc4:	bne	38c00 <ftello64@plt+0x27338>
   38bc8:	b	38be8 <ftello64@plt+0x27320>
   38bcc:	ldr	r0, [pc, #3816]	; 39abc <ftello64@plt+0x281f4>
   38bd0:	ldr	r1, [fp, #-20]	; 0xffffffec
   38bd4:	add	r0, r1, r0
   38bd8:	movw	r1, #0
   38bdc:	cmp	r1, r0
   38be0:	bcc	38c34 <ftello64@plt+0x2736c>
   38be4:	b	38c4c <ftello64@plt+0x27384>
   38be8:	ldr	r0, [fp, #-20]	; 0xffffffec
   38bec:	sub	r0, r0, #1
   38bf0:	movw	r1, #32767	; 0x7fff
   38bf4:	cmp	r1, r0
   38bf8:	bcc	38c34 <ftello64@plt+0x2736c>
   38bfc:	b	38c4c <ftello64@plt+0x27384>
   38c00:	ldr	r0, [pc, #3764]	; 39abc <ftello64@plt+0x281f4>
   38c04:	ldr	r1, [fp, #-12]
   38c08:	udiv	r0, r0, r1
   38c0c:	ldr	r1, [fp, #-20]	; 0xffffffec
   38c10:	cmp	r0, r1
   38c14:	bcc	38c34 <ftello64@plt+0x2736c>
   38c18:	b	38c4c <ftello64@plt+0x27384>
   38c1c:	ldr	r0, [fp, #-20]	; 0xffffffec
   38c20:	movw	r1, #32767	; 0x7fff
   38c24:	udiv	r0, r1, r0
   38c28:	ldr	r1, [fp, #-12]
   38c2c:	cmp	r0, r1
   38c30:	bcs	38c4c <ftello64@plt+0x27384>
   38c34:	ldr	r0, [fp, #-12]
   38c38:	ldr	r1, [fp, #-20]	; 0xffffffec
   38c3c:	mul	r0, r0, r1
   38c40:	sxth	r0, r0
   38c44:	str	r0, [fp, #-24]	; 0xffffffe8
   38c48:	b	399bc <ftello64@plt+0x280f4>
   38c4c:	ldr	r0, [fp, #-12]
   38c50:	ldr	r1, [fp, #-20]	; 0xffffffec
   38c54:	mul	r0, r0, r1
   38c58:	sxth	r0, r0
   38c5c:	str	r0, [fp, #-24]	; 0xffffffe8
   38c60:	b	399d8 <ftello64@plt+0x28110>
   38c64:	ldr	r0, [fp, #-20]	; 0xffffffec
   38c68:	cmp	r0, #0
   38c6c:	bcs	38d78 <ftello64@plt+0x274b0>
   38c70:	ldr	r0, [fp, #-12]
   38c74:	cmp	r0, #0
   38c78:	bcs	38d00 <ftello64@plt+0x27438>
   38c7c:	b	38c9c <ftello64@plt+0x273d4>
   38c80:	ldr	r0, [fp, #-12]
   38c84:	ldr	r1, [fp, #-20]	; 0xffffffec
   38c88:	movw	r2, #65535	; 0xffff
   38c8c:	udiv	r1, r2, r1
   38c90:	cmp	r0, r1
   38c94:	bcc	38e14 <ftello64@plt+0x2754c>
   38c98:	b	38e2c <ftello64@plt+0x27564>
   38c9c:	b	38cb0 <ftello64@plt+0x273e8>
   38ca0:	ldr	r0, [fp, #-20]	; 0xffffffec
   38ca4:	cmp	r0, #1
   38ca8:	bcc	38cc0 <ftello64@plt+0x273f8>
   38cac:	b	38ccc <ftello64@plt+0x27404>
   38cb0:	ldr	r0, [fp, #-20]	; 0xffffffec
   38cb4:	movw	r1, #0
   38cb8:	cmp	r1, r0
   38cbc:	bcs	38ccc <ftello64@plt+0x27404>
   38cc0:	movw	r0, #0
   38cc4:	str	r0, [fp, #-44]	; 0xffffffd4
   38cc8:	b	38ce4 <ftello64@plt+0x2741c>
   38ccc:	ldr	r0, [fp, #-20]	; 0xffffffec
   38cd0:	movw	r1, #0
   38cd4:	sub	r0, r1, r0
   38cd8:	movw	r1, #65535	; 0xffff
   38cdc:	udiv	r0, r1, r0
   38ce0:	str	r0, [fp, #-44]	; 0xffffffd4
   38ce4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   38ce8:	ldr	r1, [fp, #-12]
   38cec:	mvn	r2, #0
   38cf0:	sub	r1, r2, r1
   38cf4:	cmp	r0, r1
   38cf8:	bls	38e14 <ftello64@plt+0x2754c>
   38cfc:	b	38e2c <ftello64@plt+0x27564>
   38d00:	b	38d08 <ftello64@plt+0x27440>
   38d04:	b	38d0c <ftello64@plt+0x27444>
   38d08:	b	38d5c <ftello64@plt+0x27494>
   38d0c:	ldr	r0, [fp, #-20]	; 0xffffffec
   38d10:	cmn	r0, #1
   38d14:	bne	38d5c <ftello64@plt+0x27494>
   38d18:	b	38d34 <ftello64@plt+0x2746c>
   38d1c:	ldr	r0, [fp, #-12]
   38d20:	add	r0, r0, #0
   38d24:	movw	r1, #0
   38d28:	cmp	r1, r0
   38d2c:	bcc	38e14 <ftello64@plt+0x2754c>
   38d30:	b	38e2c <ftello64@plt+0x27564>
   38d34:	ldr	r0, [fp, #-12]
   38d38:	movw	r1, #0
   38d3c:	cmp	r1, r0
   38d40:	bcs	38e2c <ftello64@plt+0x27564>
   38d44:	ldr	r0, [fp, #-12]
   38d48:	sub	r0, r0, #1
   38d4c:	mvn	r1, #0
   38d50:	cmp	r1, r0
   38d54:	bcc	38e14 <ftello64@plt+0x2754c>
   38d58:	b	38e2c <ftello64@plt+0x27564>
   38d5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   38d60:	movw	r1, #0
   38d64:	udiv	r0, r1, r0
   38d68:	ldr	r1, [fp, #-12]
   38d6c:	cmp	r0, r1
   38d70:	bcc	38e14 <ftello64@plt+0x2754c>
   38d74:	b	38e2c <ftello64@plt+0x27564>
   38d78:	ldr	r0, [fp, #-20]	; 0xffffffec
   38d7c:	cmp	r0, #0
   38d80:	bne	38d88 <ftello64@plt+0x274c0>
   38d84:	b	38e2c <ftello64@plt+0x27564>
   38d88:	ldr	r0, [fp, #-12]
   38d8c:	cmp	r0, #0
   38d90:	bcs	38dfc <ftello64@plt+0x27534>
   38d94:	b	38d9c <ftello64@plt+0x274d4>
   38d98:	b	38da0 <ftello64@plt+0x274d8>
   38d9c:	b	38de0 <ftello64@plt+0x27518>
   38da0:	ldr	r0, [fp, #-12]
   38da4:	cmn	r0, #1
   38da8:	bne	38de0 <ftello64@plt+0x27518>
   38dac:	b	38dc8 <ftello64@plt+0x27500>
   38db0:	ldr	r0, [fp, #-20]	; 0xffffffec
   38db4:	add	r0, r0, #0
   38db8:	movw	r1, #0
   38dbc:	cmp	r1, r0
   38dc0:	bcc	38e14 <ftello64@plt+0x2754c>
   38dc4:	b	38e2c <ftello64@plt+0x27564>
   38dc8:	ldr	r0, [fp, #-20]	; 0xffffffec
   38dcc:	sub	r0, r0, #1
   38dd0:	mvn	r1, #0
   38dd4:	cmp	r1, r0
   38dd8:	bcc	38e14 <ftello64@plt+0x2754c>
   38ddc:	b	38e2c <ftello64@plt+0x27564>
   38de0:	ldr	r0, [fp, #-12]
   38de4:	movw	r1, #0
   38de8:	udiv	r0, r1, r0
   38dec:	ldr	r1, [fp, #-20]	; 0xffffffec
   38df0:	cmp	r0, r1
   38df4:	bcc	38e14 <ftello64@plt+0x2754c>
   38df8:	b	38e2c <ftello64@plt+0x27564>
   38dfc:	ldr	r0, [fp, #-20]	; 0xffffffec
   38e00:	movw	r1, #65535	; 0xffff
   38e04:	udiv	r0, r1, r0
   38e08:	ldr	r1, [fp, #-12]
   38e0c:	cmp	r0, r1
   38e10:	bcs	38e2c <ftello64@plt+0x27564>
   38e14:	ldr	r0, [fp, #-12]
   38e18:	ldr	r1, [fp, #-20]	; 0xffffffec
   38e1c:	mul	r0, r0, r1
   38e20:	uxth	r0, r0
   38e24:	str	r0, [fp, #-24]	; 0xffffffe8
   38e28:	b	399bc <ftello64@plt+0x280f4>
   38e2c:	ldr	r0, [fp, #-12]
   38e30:	ldr	r1, [fp, #-20]	; 0xffffffec
   38e34:	mul	r0, r0, r1
   38e38:	uxth	r0, r0
   38e3c:	str	r0, [fp, #-24]	; 0xffffffe8
   38e40:	b	399d8 <ftello64@plt+0x28110>
   38e44:	b	38e48 <ftello64@plt+0x27580>
   38e48:	b	3900c <ftello64@plt+0x27744>
   38e4c:	ldr	r0, [fp, #-20]	; 0xffffffec
   38e50:	cmp	r0, #0
   38e54:	bcs	38f54 <ftello64@plt+0x2768c>
   38e58:	ldr	r0, [fp, #-12]
   38e5c:	cmp	r0, #0
   38e60:	bcs	38ee8 <ftello64@plt+0x27620>
   38e64:	b	38e84 <ftello64@plt+0x275bc>
   38e68:	ldr	r0, [pc, #3140]	; 39ab4 <ftello64@plt+0x281ec>
   38e6c:	ldr	r1, [fp, #-12]
   38e70:	ldr	r2, [fp, #-20]	; 0xffffffec
   38e74:	udiv	r0, r0, r2
   38e78:	cmp	r1, r0
   38e7c:	bcc	38fe4 <ftello64@plt+0x2771c>
   38e80:	b	38ff8 <ftello64@plt+0x27730>
   38e84:	b	38e98 <ftello64@plt+0x275d0>
   38e88:	ldr	r0, [fp, #-20]	; 0xffffffec
   38e8c:	cmp	r0, #1
   38e90:	bcc	38ea8 <ftello64@plt+0x275e0>
   38e94:	b	38eb4 <ftello64@plt+0x275ec>
   38e98:	ldr	r0, [fp, #-20]	; 0xffffffec
   38e9c:	movw	r1, #0
   38ea0:	cmp	r1, r0
   38ea4:	bcs	38eb4 <ftello64@plt+0x275ec>
   38ea8:	movw	r0, #0
   38eac:	str	r0, [fp, #-48]	; 0xffffffd0
   38eb0:	b	38ecc <ftello64@plt+0x27604>
   38eb4:	ldr	r0, [pc, #3064]	; 39ab4 <ftello64@plt+0x281ec>
   38eb8:	ldr	r1, [fp, #-20]	; 0xffffffec
   38ebc:	movw	r2, #0
   38ec0:	sub	r1, r2, r1
   38ec4:	udiv	r0, r0, r1
   38ec8:	str	r0, [fp, #-48]	; 0xffffffd0
   38ecc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   38ed0:	ldr	r1, [fp, #-12]
   38ed4:	mvn	r2, #0
   38ed8:	sub	r1, r2, r1
   38edc:	cmp	r0, r1
   38ee0:	bls	38fe4 <ftello64@plt+0x2771c>
   38ee4:	b	38ff8 <ftello64@plt+0x27730>
   38ee8:	ldr	r0, [fp, #-20]	; 0xffffffec
   38eec:	cmn	r0, #1
   38ef0:	bne	38f38 <ftello64@plt+0x27670>
   38ef4:	b	38f10 <ftello64@plt+0x27648>
   38ef8:	ldr	r0, [fp, #-12]
   38efc:	add	r0, r0, #-2147483648	; 0x80000000
   38f00:	movw	r1, #0
   38f04:	cmp	r1, r0
   38f08:	bcc	38fe4 <ftello64@plt+0x2771c>
   38f0c:	b	38ff8 <ftello64@plt+0x27730>
   38f10:	ldr	r0, [fp, #-12]
   38f14:	movw	r1, #0
   38f18:	cmp	r1, r0
   38f1c:	bcs	38ff8 <ftello64@plt+0x27730>
   38f20:	ldr	r0, [pc, #2956]	; 39ab4 <ftello64@plt+0x281ec>
   38f24:	ldr	r1, [fp, #-12]
   38f28:	sub	r1, r1, #1
   38f2c:	cmp	r0, r1
   38f30:	bcc	38fe4 <ftello64@plt+0x2771c>
   38f34:	b	38ff8 <ftello64@plt+0x27730>
   38f38:	ldr	r0, [pc, #2936]	; 39ab8 <ftello64@plt+0x281f0>
   38f3c:	ldr	r1, [fp, #-20]	; 0xffffffec
   38f40:	udiv	r0, r0, r1
   38f44:	ldr	r1, [fp, #-12]
   38f48:	cmp	r0, r1
   38f4c:	bcc	38fe4 <ftello64@plt+0x2771c>
   38f50:	b	38ff8 <ftello64@plt+0x27730>
   38f54:	ldr	r0, [fp, #-20]	; 0xffffffec
   38f58:	cmp	r0, #0
   38f5c:	bne	38f64 <ftello64@plt+0x2769c>
   38f60:	b	38ff8 <ftello64@plt+0x27730>
   38f64:	ldr	r0, [fp, #-12]
   38f68:	cmp	r0, #0
   38f6c:	bcs	38fcc <ftello64@plt+0x27704>
   38f70:	ldr	r0, [fp, #-12]
   38f74:	cmn	r0, #1
   38f78:	bne	38fb0 <ftello64@plt+0x276e8>
   38f7c:	b	38f98 <ftello64@plt+0x276d0>
   38f80:	ldr	r0, [fp, #-20]	; 0xffffffec
   38f84:	add	r0, r0, #-2147483648	; 0x80000000
   38f88:	movw	r1, #0
   38f8c:	cmp	r1, r0
   38f90:	bcc	38fe4 <ftello64@plt+0x2771c>
   38f94:	b	38ff8 <ftello64@plt+0x27730>
   38f98:	ldr	r0, [pc, #2836]	; 39ab4 <ftello64@plt+0x281ec>
   38f9c:	ldr	r1, [fp, #-20]	; 0xffffffec
   38fa0:	sub	r1, r1, #1
   38fa4:	cmp	r0, r1
   38fa8:	bcc	38fe4 <ftello64@plt+0x2771c>
   38fac:	b	38ff8 <ftello64@plt+0x27730>
   38fb0:	ldr	r0, [pc, #2816]	; 39ab8 <ftello64@plt+0x281f0>
   38fb4:	ldr	r1, [fp, #-12]
   38fb8:	udiv	r0, r0, r1
   38fbc:	ldr	r1, [fp, #-20]	; 0xffffffec
   38fc0:	cmp	r0, r1
   38fc4:	bcc	38fe4 <ftello64@plt+0x2771c>
   38fc8:	b	38ff8 <ftello64@plt+0x27730>
   38fcc:	ldr	r0, [pc, #2784]	; 39ab4 <ftello64@plt+0x281ec>
   38fd0:	ldr	r1, [fp, #-20]	; 0xffffffec
   38fd4:	udiv	r0, r0, r1
   38fd8:	ldr	r1, [fp, #-12]
   38fdc:	cmp	r0, r1
   38fe0:	bcs	38ff8 <ftello64@plt+0x27730>
   38fe4:	ldr	r0, [fp, #-12]
   38fe8:	ldr	r1, [fp, #-20]	; 0xffffffec
   38fec:	mul	r0, r0, r1
   38ff0:	str	r0, [fp, #-24]	; 0xffffffe8
   38ff4:	b	399bc <ftello64@plt+0x280f4>
   38ff8:	ldr	r0, [fp, #-12]
   38ffc:	ldr	r1, [fp, #-20]	; 0xffffffec
   39000:	mul	r0, r0, r1
   39004:	str	r0, [fp, #-24]	; 0xffffffe8
   39008:	b	399d8 <ftello64@plt+0x28110>
   3900c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39010:	cmp	r0, #0
   39014:	bcs	39120 <ftello64@plt+0x27858>
   39018:	ldr	r0, [fp, #-12]
   3901c:	cmp	r0, #0
   39020:	bcs	390a8 <ftello64@plt+0x277e0>
   39024:	b	39044 <ftello64@plt+0x2777c>
   39028:	ldr	r0, [fp, #-12]
   3902c:	ldr	r1, [fp, #-20]	; 0xffffffec
   39030:	mvn	r2, #0
   39034:	udiv	r1, r2, r1
   39038:	cmp	r0, r1
   3903c:	bcc	391bc <ftello64@plt+0x278f4>
   39040:	b	391d0 <ftello64@plt+0x27908>
   39044:	b	39058 <ftello64@plt+0x27790>
   39048:	ldr	r0, [fp, #-20]	; 0xffffffec
   3904c:	cmp	r0, #1
   39050:	bcc	39068 <ftello64@plt+0x277a0>
   39054:	b	39074 <ftello64@plt+0x277ac>
   39058:	ldr	r0, [fp, #-20]	; 0xffffffec
   3905c:	movw	r1, #0
   39060:	cmp	r1, r0
   39064:	bcs	39074 <ftello64@plt+0x277ac>
   39068:	movw	r0, #1
   3906c:	str	r0, [sp, #52]	; 0x34
   39070:	b	3908c <ftello64@plt+0x277c4>
   39074:	ldr	r0, [fp, #-20]	; 0xffffffec
   39078:	movw	r1, #0
   3907c:	sub	r0, r1, r0
   39080:	mvn	r1, #0
   39084:	udiv	r0, r1, r0
   39088:	str	r0, [sp, #52]	; 0x34
   3908c:	ldr	r0, [sp, #52]	; 0x34
   39090:	ldr	r1, [fp, #-12]
   39094:	mvn	r2, #0
   39098:	sub	r1, r2, r1
   3909c:	cmp	r0, r1
   390a0:	bls	391bc <ftello64@plt+0x278f4>
   390a4:	b	391d0 <ftello64@plt+0x27908>
   390a8:	b	390b0 <ftello64@plt+0x277e8>
   390ac:	b	390b4 <ftello64@plt+0x277ec>
   390b0:	b	39104 <ftello64@plt+0x2783c>
   390b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   390b8:	cmn	r0, #1
   390bc:	bne	39104 <ftello64@plt+0x2783c>
   390c0:	b	390dc <ftello64@plt+0x27814>
   390c4:	ldr	r0, [fp, #-12]
   390c8:	add	r0, r0, #0
   390cc:	movw	r1, #0
   390d0:	cmp	r1, r0
   390d4:	bcc	391bc <ftello64@plt+0x278f4>
   390d8:	b	391d0 <ftello64@plt+0x27908>
   390dc:	ldr	r0, [fp, #-12]
   390e0:	movw	r1, #0
   390e4:	cmp	r1, r0
   390e8:	bcs	391d0 <ftello64@plt+0x27908>
   390ec:	ldr	r0, [fp, #-12]
   390f0:	sub	r0, r0, #1
   390f4:	mvn	r1, #0
   390f8:	cmp	r1, r0
   390fc:	bcc	391bc <ftello64@plt+0x278f4>
   39100:	b	391d0 <ftello64@plt+0x27908>
   39104:	ldr	r0, [fp, #-20]	; 0xffffffec
   39108:	movw	r1, #0
   3910c:	udiv	r0, r1, r0
   39110:	ldr	r1, [fp, #-12]
   39114:	cmp	r0, r1
   39118:	bcc	391bc <ftello64@plt+0x278f4>
   3911c:	b	391d0 <ftello64@plt+0x27908>
   39120:	ldr	r0, [fp, #-20]	; 0xffffffec
   39124:	cmp	r0, #0
   39128:	bne	39130 <ftello64@plt+0x27868>
   3912c:	b	391d0 <ftello64@plt+0x27908>
   39130:	ldr	r0, [fp, #-12]
   39134:	cmp	r0, #0
   39138:	bcs	391a4 <ftello64@plt+0x278dc>
   3913c:	b	39144 <ftello64@plt+0x2787c>
   39140:	b	39148 <ftello64@plt+0x27880>
   39144:	b	39188 <ftello64@plt+0x278c0>
   39148:	ldr	r0, [fp, #-12]
   3914c:	cmn	r0, #1
   39150:	bne	39188 <ftello64@plt+0x278c0>
   39154:	b	39170 <ftello64@plt+0x278a8>
   39158:	ldr	r0, [fp, #-20]	; 0xffffffec
   3915c:	add	r0, r0, #0
   39160:	movw	r1, #0
   39164:	cmp	r1, r0
   39168:	bcc	391bc <ftello64@plt+0x278f4>
   3916c:	b	391d0 <ftello64@plt+0x27908>
   39170:	ldr	r0, [fp, #-20]	; 0xffffffec
   39174:	sub	r0, r0, #1
   39178:	mvn	r1, #0
   3917c:	cmp	r1, r0
   39180:	bcc	391bc <ftello64@plt+0x278f4>
   39184:	b	391d0 <ftello64@plt+0x27908>
   39188:	ldr	r0, [fp, #-12]
   3918c:	movw	r1, #0
   39190:	udiv	r0, r1, r0
   39194:	ldr	r1, [fp, #-20]	; 0xffffffec
   39198:	cmp	r0, r1
   3919c:	bcc	391bc <ftello64@plt+0x278f4>
   391a0:	b	391d0 <ftello64@plt+0x27908>
   391a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   391a8:	mvn	r1, #0
   391ac:	udiv	r0, r1, r0
   391b0:	ldr	r1, [fp, #-12]
   391b4:	cmp	r0, r1
   391b8:	bcs	391d0 <ftello64@plt+0x27908>
   391bc:	ldr	r0, [fp, #-12]
   391c0:	ldr	r1, [fp, #-20]	; 0xffffffec
   391c4:	mul	r0, r0, r1
   391c8:	str	r0, [fp, #-24]	; 0xffffffe8
   391cc:	b	399bc <ftello64@plt+0x280f4>
   391d0:	ldr	r0, [fp, #-12]
   391d4:	ldr	r1, [fp, #-20]	; 0xffffffec
   391d8:	mul	r0, r0, r1
   391dc:	str	r0, [fp, #-24]	; 0xffffffe8
   391e0:	b	399d8 <ftello64@plt+0x28110>
   391e4:	b	391e8 <ftello64@plt+0x27920>
   391e8:	b	393ac <ftello64@plt+0x27ae4>
   391ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   391f0:	cmp	r0, #0
   391f4:	bcs	392f4 <ftello64@plt+0x27a2c>
   391f8:	ldr	r0, [fp, #-12]
   391fc:	cmp	r0, #0
   39200:	bcs	39288 <ftello64@plt+0x279c0>
   39204:	b	39224 <ftello64@plt+0x2795c>
   39208:	ldr	r0, [pc, #2212]	; 39ab4 <ftello64@plt+0x281ec>
   3920c:	ldr	r1, [fp, #-12]
   39210:	ldr	r2, [fp, #-20]	; 0xffffffec
   39214:	udiv	r0, r0, r2
   39218:	cmp	r1, r0
   3921c:	bcc	39384 <ftello64@plt+0x27abc>
   39220:	b	39398 <ftello64@plt+0x27ad0>
   39224:	b	39238 <ftello64@plt+0x27970>
   39228:	ldr	r0, [fp, #-20]	; 0xffffffec
   3922c:	cmp	r0, #1
   39230:	bcc	39248 <ftello64@plt+0x27980>
   39234:	b	39254 <ftello64@plt+0x2798c>
   39238:	ldr	r0, [fp, #-20]	; 0xffffffec
   3923c:	movw	r1, #0
   39240:	cmp	r1, r0
   39244:	bcs	39254 <ftello64@plt+0x2798c>
   39248:	movw	r0, #0
   3924c:	str	r0, [sp, #48]	; 0x30
   39250:	b	3926c <ftello64@plt+0x279a4>
   39254:	ldr	r0, [pc, #2136]	; 39ab4 <ftello64@plt+0x281ec>
   39258:	ldr	r1, [fp, #-20]	; 0xffffffec
   3925c:	movw	r2, #0
   39260:	sub	r1, r2, r1
   39264:	udiv	r0, r0, r1
   39268:	str	r0, [sp, #48]	; 0x30
   3926c:	ldr	r0, [sp, #48]	; 0x30
   39270:	ldr	r1, [fp, #-12]
   39274:	mvn	r2, #0
   39278:	sub	r1, r2, r1
   3927c:	cmp	r0, r1
   39280:	bls	39384 <ftello64@plt+0x27abc>
   39284:	b	39398 <ftello64@plt+0x27ad0>
   39288:	ldr	r0, [fp, #-20]	; 0xffffffec
   3928c:	cmn	r0, #1
   39290:	bne	392d8 <ftello64@plt+0x27a10>
   39294:	b	392b0 <ftello64@plt+0x279e8>
   39298:	ldr	r0, [fp, #-12]
   3929c:	add	r0, r0, #-2147483648	; 0x80000000
   392a0:	movw	r1, #0
   392a4:	cmp	r1, r0
   392a8:	bcc	39384 <ftello64@plt+0x27abc>
   392ac:	b	39398 <ftello64@plt+0x27ad0>
   392b0:	ldr	r0, [fp, #-12]
   392b4:	movw	r1, #0
   392b8:	cmp	r1, r0
   392bc:	bcs	39398 <ftello64@plt+0x27ad0>
   392c0:	ldr	r0, [pc, #2028]	; 39ab4 <ftello64@plt+0x281ec>
   392c4:	ldr	r1, [fp, #-12]
   392c8:	sub	r1, r1, #1
   392cc:	cmp	r0, r1
   392d0:	bcc	39384 <ftello64@plt+0x27abc>
   392d4:	b	39398 <ftello64@plt+0x27ad0>
   392d8:	ldr	r0, [pc, #2008]	; 39ab8 <ftello64@plt+0x281f0>
   392dc:	ldr	r1, [fp, #-20]	; 0xffffffec
   392e0:	udiv	r0, r0, r1
   392e4:	ldr	r1, [fp, #-12]
   392e8:	cmp	r0, r1
   392ec:	bcc	39384 <ftello64@plt+0x27abc>
   392f0:	b	39398 <ftello64@plt+0x27ad0>
   392f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   392f8:	cmp	r0, #0
   392fc:	bne	39304 <ftello64@plt+0x27a3c>
   39300:	b	39398 <ftello64@plt+0x27ad0>
   39304:	ldr	r0, [fp, #-12]
   39308:	cmp	r0, #0
   3930c:	bcs	3936c <ftello64@plt+0x27aa4>
   39310:	ldr	r0, [fp, #-12]
   39314:	cmn	r0, #1
   39318:	bne	39350 <ftello64@plt+0x27a88>
   3931c:	b	39338 <ftello64@plt+0x27a70>
   39320:	ldr	r0, [fp, #-20]	; 0xffffffec
   39324:	add	r0, r0, #-2147483648	; 0x80000000
   39328:	movw	r1, #0
   3932c:	cmp	r1, r0
   39330:	bcc	39384 <ftello64@plt+0x27abc>
   39334:	b	39398 <ftello64@plt+0x27ad0>
   39338:	ldr	r0, [pc, #1908]	; 39ab4 <ftello64@plt+0x281ec>
   3933c:	ldr	r1, [fp, #-20]	; 0xffffffec
   39340:	sub	r1, r1, #1
   39344:	cmp	r0, r1
   39348:	bcc	39384 <ftello64@plt+0x27abc>
   3934c:	b	39398 <ftello64@plt+0x27ad0>
   39350:	ldr	r0, [pc, #1888]	; 39ab8 <ftello64@plt+0x281f0>
   39354:	ldr	r1, [fp, #-12]
   39358:	udiv	r0, r0, r1
   3935c:	ldr	r1, [fp, #-20]	; 0xffffffec
   39360:	cmp	r0, r1
   39364:	bcc	39384 <ftello64@plt+0x27abc>
   39368:	b	39398 <ftello64@plt+0x27ad0>
   3936c:	ldr	r0, [pc, #1856]	; 39ab4 <ftello64@plt+0x281ec>
   39370:	ldr	r1, [fp, #-20]	; 0xffffffec
   39374:	udiv	r0, r0, r1
   39378:	ldr	r1, [fp, #-12]
   3937c:	cmp	r0, r1
   39380:	bcs	39398 <ftello64@plt+0x27ad0>
   39384:	ldr	r0, [fp, #-12]
   39388:	ldr	r1, [fp, #-20]	; 0xffffffec
   3938c:	mul	r0, r0, r1
   39390:	str	r0, [fp, #-24]	; 0xffffffe8
   39394:	b	399bc <ftello64@plt+0x280f4>
   39398:	ldr	r0, [fp, #-12]
   3939c:	ldr	r1, [fp, #-20]	; 0xffffffec
   393a0:	mul	r0, r0, r1
   393a4:	str	r0, [fp, #-24]	; 0xffffffe8
   393a8:	b	399d8 <ftello64@plt+0x28110>
   393ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   393b0:	cmp	r0, #0
   393b4:	bcs	394c0 <ftello64@plt+0x27bf8>
   393b8:	ldr	r0, [fp, #-12]
   393bc:	cmp	r0, #0
   393c0:	bcs	39448 <ftello64@plt+0x27b80>
   393c4:	b	393e4 <ftello64@plt+0x27b1c>
   393c8:	ldr	r0, [fp, #-12]
   393cc:	ldr	r1, [fp, #-20]	; 0xffffffec
   393d0:	mvn	r2, #0
   393d4:	udiv	r1, r2, r1
   393d8:	cmp	r0, r1
   393dc:	bcc	3955c <ftello64@plt+0x27c94>
   393e0:	b	39570 <ftello64@plt+0x27ca8>
   393e4:	b	393f8 <ftello64@plt+0x27b30>
   393e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   393ec:	cmp	r0, #1
   393f0:	bcc	39408 <ftello64@plt+0x27b40>
   393f4:	b	39414 <ftello64@plt+0x27b4c>
   393f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   393fc:	movw	r1, #0
   39400:	cmp	r1, r0
   39404:	bcs	39414 <ftello64@plt+0x27b4c>
   39408:	movw	r0, #1
   3940c:	str	r0, [sp, #44]	; 0x2c
   39410:	b	3942c <ftello64@plt+0x27b64>
   39414:	ldr	r0, [fp, #-20]	; 0xffffffec
   39418:	movw	r1, #0
   3941c:	sub	r0, r1, r0
   39420:	mvn	r1, #0
   39424:	udiv	r0, r1, r0
   39428:	str	r0, [sp, #44]	; 0x2c
   3942c:	ldr	r0, [sp, #44]	; 0x2c
   39430:	ldr	r1, [fp, #-12]
   39434:	mvn	r2, #0
   39438:	sub	r1, r2, r1
   3943c:	cmp	r0, r1
   39440:	bls	3955c <ftello64@plt+0x27c94>
   39444:	b	39570 <ftello64@plt+0x27ca8>
   39448:	b	39450 <ftello64@plt+0x27b88>
   3944c:	b	39454 <ftello64@plt+0x27b8c>
   39450:	b	394a4 <ftello64@plt+0x27bdc>
   39454:	ldr	r0, [fp, #-20]	; 0xffffffec
   39458:	cmn	r0, #1
   3945c:	bne	394a4 <ftello64@plt+0x27bdc>
   39460:	b	3947c <ftello64@plt+0x27bb4>
   39464:	ldr	r0, [fp, #-12]
   39468:	add	r0, r0, #0
   3946c:	movw	r1, #0
   39470:	cmp	r1, r0
   39474:	bcc	3955c <ftello64@plt+0x27c94>
   39478:	b	39570 <ftello64@plt+0x27ca8>
   3947c:	ldr	r0, [fp, #-12]
   39480:	movw	r1, #0
   39484:	cmp	r1, r0
   39488:	bcs	39570 <ftello64@plt+0x27ca8>
   3948c:	ldr	r0, [fp, #-12]
   39490:	sub	r0, r0, #1
   39494:	mvn	r1, #0
   39498:	cmp	r1, r0
   3949c:	bcc	3955c <ftello64@plt+0x27c94>
   394a0:	b	39570 <ftello64@plt+0x27ca8>
   394a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   394a8:	movw	r1, #0
   394ac:	udiv	r0, r1, r0
   394b0:	ldr	r1, [fp, #-12]
   394b4:	cmp	r0, r1
   394b8:	bcc	3955c <ftello64@plt+0x27c94>
   394bc:	b	39570 <ftello64@plt+0x27ca8>
   394c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   394c4:	cmp	r0, #0
   394c8:	bne	394d0 <ftello64@plt+0x27c08>
   394cc:	b	39570 <ftello64@plt+0x27ca8>
   394d0:	ldr	r0, [fp, #-12]
   394d4:	cmp	r0, #0
   394d8:	bcs	39544 <ftello64@plt+0x27c7c>
   394dc:	b	394e4 <ftello64@plt+0x27c1c>
   394e0:	b	394e8 <ftello64@plt+0x27c20>
   394e4:	b	39528 <ftello64@plt+0x27c60>
   394e8:	ldr	r0, [fp, #-12]
   394ec:	cmn	r0, #1
   394f0:	bne	39528 <ftello64@plt+0x27c60>
   394f4:	b	39510 <ftello64@plt+0x27c48>
   394f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   394fc:	add	r0, r0, #0
   39500:	movw	r1, #0
   39504:	cmp	r1, r0
   39508:	bcc	3955c <ftello64@plt+0x27c94>
   3950c:	b	39570 <ftello64@plt+0x27ca8>
   39510:	ldr	r0, [fp, #-20]	; 0xffffffec
   39514:	sub	r0, r0, #1
   39518:	mvn	r1, #0
   3951c:	cmp	r1, r0
   39520:	bcc	3955c <ftello64@plt+0x27c94>
   39524:	b	39570 <ftello64@plt+0x27ca8>
   39528:	ldr	r0, [fp, #-12]
   3952c:	movw	r1, #0
   39530:	udiv	r0, r1, r0
   39534:	ldr	r1, [fp, #-20]	; 0xffffffec
   39538:	cmp	r0, r1
   3953c:	bcc	3955c <ftello64@plt+0x27c94>
   39540:	b	39570 <ftello64@plt+0x27ca8>
   39544:	ldr	r0, [fp, #-20]	; 0xffffffec
   39548:	mvn	r1, #0
   3954c:	udiv	r0, r1, r0
   39550:	ldr	r1, [fp, #-12]
   39554:	cmp	r0, r1
   39558:	bcs	39570 <ftello64@plt+0x27ca8>
   3955c:	ldr	r0, [fp, #-12]
   39560:	ldr	r1, [fp, #-20]	; 0xffffffec
   39564:	mul	r0, r0, r1
   39568:	str	r0, [fp, #-24]	; 0xffffffe8
   3956c:	b	399bc <ftello64@plt+0x280f4>
   39570:	ldr	r0, [fp, #-12]
   39574:	ldr	r1, [fp, #-20]	; 0xffffffec
   39578:	mul	r0, r0, r1
   3957c:	str	r0, [fp, #-24]	; 0xffffffe8
   39580:	b	399d8 <ftello64@plt+0x28110>
   39584:	b	397a0 <ftello64@plt+0x27ed8>
   39588:	ldr	r0, [fp, #-20]	; 0xffffffec
   3958c:	cmp	r0, #0
   39590:	bcs	396d0 <ftello64@plt+0x27e08>
   39594:	ldr	r0, [fp, #-12]
   39598:	cmp	r0, #0
   3959c:	bcs	3965c <ftello64@plt+0x27d94>
   395a0:	b	395a4 <ftello64@plt+0x27cdc>
   395a4:	ldr	r0, [fp, #-12]
   395a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   395ac:	mvn	r1, #0
   395b0:	mvn	r3, #-2147483648	; 0x80000000
   395b4:	mov	ip, #0
   395b8:	str	r0, [sp, #40]	; 0x28
   395bc:	mov	r0, r1
   395c0:	mov	r1, r3
   395c4:	mov	r3, ip
   395c8:	bl	3df70 <ftello64@plt+0x2c6a8>
   395cc:	ldr	r2, [sp, #40]	; 0x28
   395d0:	subs	r0, r2, r0
   395d4:	rscs	r1, r1, #0
   395d8:	blt	39778 <ftello64@plt+0x27eb0>
   395dc:	b	3978c <ftello64@plt+0x27ec4>
   395e0:	b	395f4 <ftello64@plt+0x27d2c>
   395e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   395e8:	cmp	r0, #1
   395ec:	bcc	39604 <ftello64@plt+0x27d3c>
   395f0:	b	39618 <ftello64@plt+0x27d50>
   395f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   395f8:	movw	r1, #0
   395fc:	cmp	r1, r0
   39600:	bcs	39618 <ftello64@plt+0x27d50>
   39604:	mov	r0, #0
   39608:	mvn	r1, #0
   3960c:	str	r1, [sp, #36]	; 0x24
   39610:	str	r0, [sp, #32]
   39614:	b	3963c <ftello64@plt+0x27d74>
   39618:	ldr	r0, [fp, #-20]	; 0xffffffec
   3961c:	rsb	r2, r0, #0
   39620:	mvn	r0, #0
   39624:	mvn	r1, #-2147483648	; 0x80000000
   39628:	mov	r3, #0
   3962c:	bl	3df70 <ftello64@plt+0x2c6a8>
   39630:	str	r0, [sp, #36]	; 0x24
   39634:	str	r1, [sp, #32]
   39638:	b	3963c <ftello64@plt+0x27d74>
   3963c:	ldr	r0, [sp, #32]
   39640:	ldr	r1, [sp, #36]	; 0x24
   39644:	ldr	r2, [fp, #-12]
   39648:	mvn	r2, r2
   3964c:	subs	r1, r2, r1
   39650:	rscs	r0, r0, #0
   39654:	bge	39778 <ftello64@plt+0x27eb0>
   39658:	b	3978c <ftello64@plt+0x27ec4>
   3965c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39660:	cmn	r0, #1
   39664:	bne	396a4 <ftello64@plt+0x27ddc>
   39668:	b	39684 <ftello64@plt+0x27dbc>
   3966c:	ldr	r0, [fp, #-12]
   39670:	rsbs	r0, r0, #0
   39674:	mov	r1, #0
   39678:	sbcs	r1, r1, #-2147483648	; 0x80000000
   3967c:	blt	39778 <ftello64@plt+0x27eb0>
   39680:	b	3978c <ftello64@plt+0x27ec4>
   39684:	ldr	r0, [fp, #-12]
   39688:	movw	r1, #0
   3968c:	cmp	r1, r0
   39690:	bcs	3978c <ftello64@plt+0x27ec4>
   39694:	mov	r0, #0
   39698:	cmp	r0, #0
   3969c:	bne	39778 <ftello64@plt+0x27eb0>
   396a0:	b	3978c <ftello64@plt+0x27ec4>
   396a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   396a8:	mov	r1, #-2147483648	; 0x80000000
   396ac:	mov	r0, #0
   396b0:	str	r0, [sp, #28]
   396b4:	ldr	r3, [sp, #28]
   396b8:	bl	3de9c <ftello64@plt+0x2c5d4>
   396bc:	ldr	r2, [fp, #-12]
   396c0:	subs	r0, r0, r2
   396c4:	sbcs	r1, r1, #0
   396c8:	blt	39778 <ftello64@plt+0x27eb0>
   396cc:	b	3978c <ftello64@plt+0x27ec4>
   396d0:	ldr	r0, [fp, #-20]	; 0xffffffec
   396d4:	cmp	r0, #0
   396d8:	bne	396e0 <ftello64@plt+0x27e18>
   396dc:	b	3978c <ftello64@plt+0x27ec4>
   396e0:	ldr	r0, [fp, #-12]
   396e4:	cmp	r0, #0
   396e8:	bcs	39750 <ftello64@plt+0x27e88>
   396ec:	ldr	r0, [fp, #-12]
   396f0:	cmn	r0, #1
   396f4:	bne	39724 <ftello64@plt+0x27e5c>
   396f8:	b	39714 <ftello64@plt+0x27e4c>
   396fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   39700:	rsbs	r0, r0, #0
   39704:	mov	r1, #0
   39708:	sbcs	r1, r1, #-2147483648	; 0x80000000
   3970c:	blt	39778 <ftello64@plt+0x27eb0>
   39710:	b	3978c <ftello64@plt+0x27ec4>
   39714:	mov	r0, #0
   39718:	cmp	r0, #0
   3971c:	bne	39778 <ftello64@plt+0x27eb0>
   39720:	b	3978c <ftello64@plt+0x27ec4>
   39724:	ldr	r2, [fp, #-12]
   39728:	mov	r1, #-2147483648	; 0x80000000
   3972c:	mov	r0, #0
   39730:	str	r0, [sp, #24]
   39734:	ldr	r3, [sp, #24]
   39738:	bl	3de9c <ftello64@plt+0x2c5d4>
   3973c:	ldr	r2, [fp, #-20]	; 0xffffffec
   39740:	subs	r0, r0, r2
   39744:	sbcs	r1, r1, #0
   39748:	blt	39778 <ftello64@plt+0x27eb0>
   3974c:	b	3978c <ftello64@plt+0x27ec4>
   39750:	ldr	r2, [fp, #-20]	; 0xffffffec
   39754:	mvn	r0, #0
   39758:	mvn	r1, #-2147483648	; 0x80000000
   3975c:	mov	r3, #0
   39760:	bl	3df70 <ftello64@plt+0x2c6a8>
   39764:	ldr	r2, [fp, #-12]
   39768:	subs	r0, r0, r2
   3976c:	sbcs	r1, r1, #0
   39770:	bge	3978c <ftello64@plt+0x27ec4>
   39774:	b	39778 <ftello64@plt+0x27eb0>
   39778:	ldr	r0, [fp, #-12]
   3977c:	ldr	r1, [fp, #-20]	; 0xffffffec
   39780:	mul	r0, r0, r1
   39784:	str	r0, [fp, #-24]	; 0xffffffe8
   39788:	b	399bc <ftello64@plt+0x280f4>
   3978c:	ldr	r0, [fp, #-12]
   39790:	ldr	r1, [fp, #-20]	; 0xffffffec
   39794:	mul	r0, r0, r1
   39798:	str	r0, [fp, #-24]	; 0xffffffe8
   3979c:	b	399d8 <ftello64@plt+0x28110>
   397a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   397a4:	cmp	r0, #0
   397a8:	bcs	398e4 <ftello64@plt+0x2801c>
   397ac:	ldr	r0, [fp, #-12]
   397b0:	cmp	r0, #0
   397b4:	bcs	3986c <ftello64@plt+0x27fa4>
   397b8:	b	397ec <ftello64@plt+0x27f24>
   397bc:	ldr	r0, [fp, #-12]
   397c0:	ldr	r2, [fp, #-20]	; 0xffffffec
   397c4:	mvn	r1, #0
   397c8:	mov	r3, #0
   397cc:	str	r0, [sp, #20]
   397d0:	mov	r0, r1
   397d4:	bl	3df70 <ftello64@plt+0x2c6a8>
   397d8:	ldr	r2, [sp, #20]
   397dc:	subs	r0, r2, r0
   397e0:	rscs	r1, r1, #0
   397e4:	bcc	39994 <ftello64@plt+0x280cc>
   397e8:	b	399a8 <ftello64@plt+0x280e0>
   397ec:	b	39800 <ftello64@plt+0x27f38>
   397f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   397f4:	cmp	r0, #1
   397f8:	bcc	39810 <ftello64@plt+0x27f48>
   397fc:	b	39824 <ftello64@plt+0x27f5c>
   39800:	ldr	r0, [fp, #-20]	; 0xffffffec
   39804:	movw	r1, #0
   39808:	cmp	r1, r0
   3980c:	bcs	39824 <ftello64@plt+0x27f5c>
   39810:	mov	r0, #1
   39814:	mvn	r1, #0
   39818:	str	r1, [sp, #16]
   3981c:	str	r0, [sp, #12]
   39820:	b	3984c <ftello64@plt+0x27f84>
   39824:	ldr	r0, [fp, #-20]	; 0xffffffec
   39828:	rsb	r2, r0, #0
   3982c:	mvn	r0, #0
   39830:	mov	r3, #0
   39834:	str	r0, [sp, #8]
   39838:	ldr	r1, [sp, #8]
   3983c:	bl	3df70 <ftello64@plt+0x2c6a8>
   39840:	str	r0, [sp, #16]
   39844:	str	r1, [sp, #12]
   39848:	b	3984c <ftello64@plt+0x27f84>
   3984c:	ldr	r0, [sp, #12]
   39850:	ldr	r1, [sp, #16]
   39854:	ldr	r2, [fp, #-12]
   39858:	mvn	r2, r2
   3985c:	subs	r1, r2, r1
   39860:	rscs	r0, r0, #0
   39864:	bcs	39994 <ftello64@plt+0x280cc>
   39868:	b	399a8 <ftello64@plt+0x280e0>
   3986c:	b	39874 <ftello64@plt+0x27fac>
   39870:	b	39878 <ftello64@plt+0x27fb0>
   39874:	b	398c8 <ftello64@plt+0x28000>
   39878:	ldr	r0, [fp, #-20]	; 0xffffffec
   3987c:	cmn	r0, #1
   39880:	bne	398c8 <ftello64@plt+0x28000>
   39884:	b	398a0 <ftello64@plt+0x27fd8>
   39888:	ldr	r0, [fp, #-12]
   3988c:	add	r0, r0, #0
   39890:	movw	r1, #0
   39894:	cmp	r1, r0
   39898:	bcc	39994 <ftello64@plt+0x280cc>
   3989c:	b	399a8 <ftello64@plt+0x280e0>
   398a0:	ldr	r0, [fp, #-12]
   398a4:	movw	r1, #0
   398a8:	cmp	r1, r0
   398ac:	bcs	399a8 <ftello64@plt+0x280e0>
   398b0:	ldr	r0, [fp, #-12]
   398b4:	sub	r0, r0, #1
   398b8:	mvn	r1, #0
   398bc:	cmp	r1, r0
   398c0:	bcc	39994 <ftello64@plt+0x280cc>
   398c4:	b	399a8 <ftello64@plt+0x280e0>
   398c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   398cc:	movw	r1, #0
   398d0:	udiv	r0, r1, r0
   398d4:	ldr	r1, [fp, #-12]
   398d8:	cmp	r0, r1
   398dc:	bcc	39994 <ftello64@plt+0x280cc>
   398e0:	b	399a8 <ftello64@plt+0x280e0>
   398e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   398e8:	cmp	r0, #0
   398ec:	bne	398f4 <ftello64@plt+0x2802c>
   398f0:	b	399a8 <ftello64@plt+0x280e0>
   398f4:	ldr	r0, [fp, #-12]
   398f8:	cmp	r0, #0
   398fc:	bcs	39968 <ftello64@plt+0x280a0>
   39900:	b	39908 <ftello64@plt+0x28040>
   39904:	b	3990c <ftello64@plt+0x28044>
   39908:	b	3994c <ftello64@plt+0x28084>
   3990c:	ldr	r0, [fp, #-12]
   39910:	cmn	r0, #1
   39914:	bne	3994c <ftello64@plt+0x28084>
   39918:	b	39934 <ftello64@plt+0x2806c>
   3991c:	ldr	r0, [fp, #-20]	; 0xffffffec
   39920:	add	r0, r0, #0
   39924:	movw	r1, #0
   39928:	cmp	r1, r0
   3992c:	bcc	39994 <ftello64@plt+0x280cc>
   39930:	b	399a8 <ftello64@plt+0x280e0>
   39934:	ldr	r0, [fp, #-20]	; 0xffffffec
   39938:	sub	r0, r0, #1
   3993c:	mvn	r1, #0
   39940:	cmp	r1, r0
   39944:	bcc	39994 <ftello64@plt+0x280cc>
   39948:	b	399a8 <ftello64@plt+0x280e0>
   3994c:	ldr	r0, [fp, #-12]
   39950:	movw	r1, #0
   39954:	udiv	r0, r1, r0
   39958:	ldr	r1, [fp, #-20]	; 0xffffffec
   3995c:	cmp	r0, r1
   39960:	bcc	39994 <ftello64@plt+0x280cc>
   39964:	b	399a8 <ftello64@plt+0x280e0>
   39968:	ldr	r2, [fp, #-20]	; 0xffffffec
   3996c:	mvn	r0, #0
   39970:	mov	r3, #0
   39974:	str	r0, [sp, #4]
   39978:	ldr	r1, [sp, #4]
   3997c:	bl	3df70 <ftello64@plt+0x2c6a8>
   39980:	ldr	r2, [fp, #-12]
   39984:	subs	r0, r0, r2
   39988:	sbcs	r1, r1, #0
   3998c:	bcs	399a8 <ftello64@plt+0x280e0>
   39990:	b	39994 <ftello64@plt+0x280cc>
   39994:	ldr	r0, [fp, #-12]
   39998:	ldr	r1, [fp, #-20]	; 0xffffffec
   3999c:	mul	r0, r0, r1
   399a0:	str	r0, [fp, #-24]	; 0xffffffe8
   399a4:	b	399bc <ftello64@plt+0x280f4>
   399a8:	ldr	r0, [fp, #-12]
   399ac:	ldr	r1, [fp, #-20]	; 0xffffffec
   399b0:	mul	r0, r0, r1
   399b4:	str	r0, [fp, #-24]	; 0xffffffe8
   399b8:	b	399d8 <ftello64@plt+0x28110>
   399bc:	bl	11760 <__errno_location@plt>
   399c0:	movw	r1, #12
   399c4:	str	r1, [r0]
   399c8:	movw	r0, #0
   399cc:	and	r0, r0, #1
   399d0:	strb	r0, [fp, #-1]
   399d4:	b	39aa4 <ftello64@plt+0x281dc>
   399d8:	ldr	r0, [fp, #-8]
   399dc:	ldr	r0, [r0, #8]
   399e0:	ldr	r1, [fp, #-16]
   399e4:	cmp	r0, r1
   399e8:	bne	39a40 <ftello64@plt+0x28178>
   399ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   399f0:	bl	383ec <ftello64@plt+0x26b24>
   399f4:	str	r0, [fp, #-28]	; 0xffffffe4
   399f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   399fc:	movw	r1, #0
   39a00:	cmp	r0, r1
   39a04:	beq	39a3c <ftello64@plt+0x28174>
   39a08:	ldr	r0, [fp, #-8]
   39a0c:	ldr	r0, [r0, #8]
   39a10:	movw	r1, #0
   39a14:	cmp	r0, r1
   39a18:	beq	39a3c <ftello64@plt+0x28174>
   39a1c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   39a20:	ldr	r1, [fp, #-8]
   39a24:	ldr	r1, [r1, #8]
   39a28:	ldr	r2, [fp, #-8]
   39a2c:	ldr	r2, [r2]
   39a30:	ldr	r3, [fp, #-20]	; 0xffffffec
   39a34:	mul	r2, r2, r3
   39a38:	bl	115b0 <memcpy@plt>
   39a3c:	b	39a54 <ftello64@plt+0x2818c>
   39a40:	ldr	r0, [fp, #-8]
   39a44:	ldr	r0, [r0, #8]
   39a48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   39a4c:	bl	3845c <ftello64@plt+0x26b94>
   39a50:	str	r0, [fp, #-28]	; 0xffffffe4
   39a54:	ldr	r0, [fp, #-28]	; 0xffffffe4
   39a58:	movw	r1, #0
   39a5c:	cmp	r0, r1
   39a60:	bne	39a74 <ftello64@plt+0x281ac>
   39a64:	movw	r0, #0
   39a68:	and	r0, r0, #1
   39a6c:	strb	r0, [fp, #-1]
   39a70:	b	39aa4 <ftello64@plt+0x281dc>
   39a74:	ldr	r0, [fp, #-28]	; 0xffffffe4
   39a78:	ldr	r1, [fp, #-8]
   39a7c:	str	r0, [r1, #8]
   39a80:	ldr	r0, [fp, #-12]
   39a84:	ldr	r1, [fp, #-8]
   39a88:	str	r0, [r1, #4]
   39a8c:	ldr	r0, [fp, #-12]
   39a90:	ldr	r1, [fp, #-8]
   39a94:	str	r0, [r1]
   39a98:	movw	r0, #1
   39a9c:	and	r0, r0, #1
   39aa0:	strb	r0, [fp, #-1]
   39aa4:	ldrb	r0, [fp, #-1]
   39aa8:	and	r0, r0, #1
   39aac:	mov	sp, fp
   39ab0:	pop	{fp, pc}
   39ab4:	svcvc	0x00ffffff
   39ab8:	andhi	r0, r0, r0
   39abc:			; <UNDEFINED> instruction: 0xffff8000
   39ac0:	push	{fp, lr}
   39ac4:	mov	fp, sp
   39ac8:	sub	sp, sp, #32
   39acc:	str	r0, [fp, #-8]
   39ad0:	movw	r0, #0
   39ad4:	str	r0, [fp, #-12]
   39ad8:	str	r0, [sp, #12]
   39adc:	ldr	r0, [fp, #-8]
   39ae0:	bl	117a8 <fileno@plt>
   39ae4:	str	r0, [sp, #16]
   39ae8:	ldr	r0, [sp, #16]
   39aec:	cmp	r0, #0
   39af0:	bge	39b04 <ftello64@plt+0x2823c>
   39af4:	ldr	r0, [fp, #-8]
   39af8:	bl	117cc <fclose@plt>
   39afc:	str	r0, [fp, #-4]
   39b00:	b	39ba0 <ftello64@plt+0x282d8>
   39b04:	ldr	r0, [fp, #-8]
   39b08:	bl	116dc <__freading@plt>
   39b0c:	cmp	r0, #0
   39b10:	beq	39b48 <ftello64@plt+0x28280>
   39b14:	ldr	r0, [fp, #-8]
   39b18:	bl	117a8 <fileno@plt>
   39b1c:	mov	r1, sp
   39b20:	mov	r2, #1
   39b24:	str	r2, [r1]
   39b28:	mov	r1, #0
   39b2c:	mov	r2, r1
   39b30:	mov	r3, r1
   39b34:	bl	11658 <lseek64@plt>
   39b38:	and	r0, r0, r1
   39b3c:	cmn	r0, #1
   39b40:	beq	39b64 <ftello64@plt+0x2829c>
   39b44:	b	39b48 <ftello64@plt+0x28280>
   39b48:	ldr	r0, [fp, #-8]
   39b4c:	bl	39bac <ftello64@plt+0x282e4>
   39b50:	cmp	r0, #0
   39b54:	beq	39b64 <ftello64@plt+0x2829c>
   39b58:	bl	11760 <__errno_location@plt>
   39b5c:	ldr	r0, [r0]
   39b60:	str	r0, [fp, #-12]
   39b64:	ldr	r0, [fp, #-8]
   39b68:	bl	117cc <fclose@plt>
   39b6c:	str	r0, [sp, #12]
   39b70:	ldr	r0, [fp, #-12]
   39b74:	cmp	r0, #0
   39b78:	beq	39b98 <ftello64@plt+0x282d0>
   39b7c:	ldr	r0, [fp, #-12]
   39b80:	str	r0, [sp, #8]
   39b84:	bl	11760 <__errno_location@plt>
   39b88:	ldr	r1, [sp, #8]
   39b8c:	str	r1, [r0]
   39b90:	mvn	r0, #0
   39b94:	str	r0, [sp, #12]
   39b98:	ldr	r0, [sp, #12]
   39b9c:	str	r0, [fp, #-4]
   39ba0:	ldr	r0, [fp, #-4]
   39ba4:	mov	sp, fp
   39ba8:	pop	{fp, pc}
   39bac:	push	{fp, lr}
   39bb0:	mov	fp, sp
   39bb4:	sub	sp, sp, #8
   39bb8:	str	r0, [sp]
   39bbc:	ldr	r0, [sp]
   39bc0:	movw	r1, #0
   39bc4:	cmp	r0, r1
   39bc8:	beq	39bdc <ftello64@plt+0x28314>
   39bcc:	ldr	r0, [sp]
   39bd0:	bl	116dc <__freading@plt>
   39bd4:	cmp	r0, #0
   39bd8:	bne	39bec <ftello64@plt+0x28324>
   39bdc:	ldr	r0, [sp]
   39be0:	bl	1155c <fflush@plt>
   39be4:	str	r0, [sp, #4]
   39be8:	b	39c00 <ftello64@plt+0x28338>
   39bec:	ldr	r0, [sp]
   39bf0:	bl	39c0c <ftello64@plt+0x28344>
   39bf4:	ldr	r0, [sp]
   39bf8:	bl	1155c <fflush@plt>
   39bfc:	str	r0, [sp, #4]
   39c00:	ldr	r0, [sp, #4]
   39c04:	mov	sp, fp
   39c08:	pop	{fp, pc}
   39c0c:	push	{fp, lr}
   39c10:	mov	fp, sp
   39c14:	sub	sp, sp, #8
   39c18:	str	r0, [sp, #4]
   39c1c:	ldr	r0, [sp, #4]
   39c20:	ldr	r0, [r0]
   39c24:	and	r0, r0, #256	; 0x100
   39c28:	cmp	r0, #0
   39c2c:	beq	39c50 <ftello64@plt+0x28388>
   39c30:	ldr	r0, [sp, #4]
   39c34:	mov	r1, sp
   39c38:	mov	r2, #1
   39c3c:	str	r2, [r1]
   39c40:	mov	r1, #0
   39c44:	mov	r2, r1
   39c48:	mov	r3, r1
   39c4c:	bl	39c58 <ftello64@plt+0x28390>
   39c50:	mov	sp, fp
   39c54:	pop	{fp, pc}
   39c58:	push	{fp, lr}
   39c5c:	mov	fp, sp
   39c60:	sub	sp, sp, #32
   39c64:	ldr	r1, [fp, #8]
   39c68:	str	r0, [fp, #-8]
   39c6c:	str	r3, [sp, #20]
   39c70:	str	r2, [sp, #16]
   39c74:	ldr	r0, [fp, #-8]
   39c78:	ldr	r0, [r0, #8]
   39c7c:	ldr	r2, [fp, #-8]
   39c80:	ldr	r2, [r2, #4]
   39c84:	cmp	r0, r2
   39c88:	bne	39d34 <ftello64@plt+0x2846c>
   39c8c:	ldr	r0, [fp, #-8]
   39c90:	ldr	r0, [r0, #20]
   39c94:	ldr	r1, [fp, #-8]
   39c98:	ldr	r1, [r1, #16]
   39c9c:	cmp	r0, r1
   39ca0:	bne	39d34 <ftello64@plt+0x2846c>
   39ca4:	ldr	r0, [fp, #-8]
   39ca8:	ldr	r0, [r0, #36]	; 0x24
   39cac:	movw	r1, #0
   39cb0:	cmp	r0, r1
   39cb4:	bne	39d34 <ftello64@plt+0x2846c>
   39cb8:	ldr	r0, [fp, #-8]
   39cbc:	bl	117a8 <fileno@plt>
   39cc0:	ldr	r2, [sp, #16]
   39cc4:	ldr	r3, [sp, #20]
   39cc8:	ldr	r1, [fp, #8]
   39ccc:	mov	ip, sp
   39cd0:	str	r1, [ip]
   39cd4:	bl	11658 <lseek64@plt>
   39cd8:	str	r1, [sp, #12]
   39cdc:	str	r0, [sp, #8]
   39ce0:	ldr	r0, [sp, #8]
   39ce4:	ldr	r1, [sp, #12]
   39ce8:	and	r0, r0, r1
   39cec:	cmn	r0, #1
   39cf0:	bne	39d04 <ftello64@plt+0x2843c>
   39cf4:	b	39cf8 <ftello64@plt+0x28430>
   39cf8:	mvn	r0, #0
   39cfc:	str	r0, [fp, #-4]
   39d00:	b	39d54 <ftello64@plt+0x2848c>
   39d04:	ldr	r0, [fp, #-8]
   39d08:	ldr	r1, [r0]
   39d0c:	bic	r1, r1, #16
   39d10:	str	r1, [r0]
   39d14:	ldr	r0, [sp, #8]
   39d18:	ldr	r1, [sp, #12]
   39d1c:	ldr	r2, [fp, #-8]
   39d20:	str	r1, [r2, #84]	; 0x54
   39d24:	str	r0, [r2, #80]	; 0x50
   39d28:	movw	r0, #0
   39d2c:	str	r0, [fp, #-4]
   39d30:	b	39d54 <ftello64@plt+0x2848c>
   39d34:	ldr	r0, [fp, #-8]
   39d38:	ldr	r2, [sp, #16]
   39d3c:	ldr	r3, [sp, #20]
   39d40:	ldr	r1, [fp, #8]
   39d44:	mov	ip, sp
   39d48:	str	r1, [ip]
   39d4c:	bl	117e4 <fseeko64@plt>
   39d50:	str	r0, [fp, #-4]
   39d54:	ldr	r0, [fp, #-4]
   39d58:	mov	sp, fp
   39d5c:	pop	{fp, pc}
   39d60:	push	{fp, lr}
   39d64:	mov	fp, sp
   39d68:	bl	11760 <__errno_location@plt>
   39d6c:	movw	r1, #12
   39d70:	str	r1, [r0]
   39d74:	movw	r0, #0
   39d78:	pop	{fp, pc}
   39d7c:	push	{fp, lr}
   39d80:	mov	fp, sp
   39d84:	sub	sp, sp, #8
   39d88:	str	r0, [sp, #4]
   39d8c:	ldr	r0, [sp, #4]
   39d90:	cmn	r0, #1
   39d94:	bhi	39da8 <ftello64@plt+0x284e0>
   39d98:	ldr	r0, [sp, #4]
   39d9c:	bl	383ec <ftello64@plt+0x26b24>
   39da0:	str	r0, [sp]
   39da4:	b	39db0 <ftello64@plt+0x284e8>
   39da8:	bl	39d60 <ftello64@plt+0x28498>
   39dac:	str	r0, [sp]
   39db0:	ldr	r0, [sp]
   39db4:	mov	sp, fp
   39db8:	pop	{fp, pc}
   39dbc:	push	{fp, lr}
   39dc0:	mov	fp, sp
   39dc4:	sub	sp, sp, #16
   39dc8:	str	r0, [fp, #-4]
   39dcc:	str	r1, [sp, #8]
   39dd0:	ldr	r0, [sp, #8]
   39dd4:	cmn	r0, #1
   39dd8:	bhi	39e10 <ftello64@plt+0x28548>
   39ddc:	ldr	r0, [fp, #-4]
   39de0:	ldr	r1, [sp, #8]
   39de4:	ldr	r2, [sp, #8]
   39de8:	cmp	r2, #0
   39dec:	movw	r2, #0
   39df0:	movne	r2, #1
   39df4:	mvn	r3, #0
   39df8:	eor	r2, r2, r3
   39dfc:	and	r2, r2, #1
   39e00:	orr	r1, r1, r2
   39e04:	bl	3845c <ftello64@plt+0x26b94>
   39e08:	str	r0, [sp, #4]
   39e0c:	b	39e18 <ftello64@plt+0x28550>
   39e10:	bl	39d60 <ftello64@plt+0x28498>
   39e14:	str	r0, [sp, #4]
   39e18:	ldr	r0, [sp, #4]
   39e1c:	mov	sp, fp
   39e20:	pop	{fp, pc}
   39e24:	push	{fp, lr}
   39e28:	mov	fp, sp
   39e2c:	sub	sp, sp, #16
   39e30:	str	r0, [sp, #8]
   39e34:	str	r1, [sp, #4]
   39e38:	ldr	r0, [sp, #8]
   39e3c:	mvn	r1, #0
   39e40:	cmp	r1, r0
   39e44:	bcs	39e68 <ftello64@plt+0x285a0>
   39e48:	ldr	r0, [sp, #4]
   39e4c:	cmp	r0, #0
   39e50:	beq	39e60 <ftello64@plt+0x28598>
   39e54:	bl	39d60 <ftello64@plt+0x28498>
   39e58:	str	r0, [fp, #-4]
   39e5c:	b	39ea8 <ftello64@plt+0x285e0>
   39e60:	movw	r0, #0
   39e64:	str	r0, [sp, #8]
   39e68:	ldr	r0, [sp, #4]
   39e6c:	mvn	r1, #0
   39e70:	cmp	r1, r0
   39e74:	bcs	39e98 <ftello64@plt+0x285d0>
   39e78:	ldr	r0, [sp, #8]
   39e7c:	cmp	r0, #0
   39e80:	beq	39e90 <ftello64@plt+0x285c8>
   39e84:	bl	39d60 <ftello64@plt+0x28498>
   39e88:	str	r0, [fp, #-4]
   39e8c:	b	39ea8 <ftello64@plt+0x285e0>
   39e90:	movw	r0, #0
   39e94:	str	r0, [sp, #4]
   39e98:	ldr	r0, [sp, #8]
   39e9c:	ldr	r1, [sp, #4]
   39ea0:	bl	38350 <ftello64@plt+0x26a88>
   39ea4:	str	r0, [fp, #-4]
   39ea8:	ldr	r0, [fp, #-4]
   39eac:	mov	sp, fp
   39eb0:	pop	{fp, pc}
   39eb4:	push	{fp, lr}
   39eb8:	mov	fp, sp
   39ebc:	sub	sp, sp, #16
   39ec0:	str	r0, [fp, #-4]
   39ec4:	str	r1, [sp, #8]
   39ec8:	str	r2, [sp, #4]
   39ecc:	ldr	r0, [sp, #8]
   39ed0:	cmp	r0, #0
   39ed4:	beq	39ee4 <ftello64@plt+0x2861c>
   39ed8:	ldr	r0, [sp, #4]
   39edc:	cmp	r0, #0
   39ee0:	bne	39ef0 <ftello64@plt+0x28628>
   39ee4:	movw	r0, #1
   39ee8:	str	r0, [sp, #4]
   39eec:	str	r0, [sp, #8]
   39ef0:	ldr	r0, [sp, #8]
   39ef4:	cmn	r0, #1
   39ef8:	bhi	39f20 <ftello64@plt+0x28658>
   39efc:	ldr	r0, [sp, #4]
   39f00:	cmn	r0, #1
   39f04:	bhi	39f20 <ftello64@plt+0x28658>
   39f08:	ldr	r0, [fp, #-4]
   39f0c:	ldr	r1, [sp, #8]
   39f10:	ldr	r2, [sp, #4]
   39f14:	bl	3b744 <ftello64@plt+0x29e7c>
   39f18:	str	r0, [sp]
   39f1c:	b	39f28 <ftello64@plt+0x28660>
   39f20:	bl	39d60 <ftello64@plt+0x28498>
   39f24:	str	r0, [sp]
   39f28:	ldr	r0, [sp]
   39f2c:	mov	sp, fp
   39f30:	pop	{fp, pc}
   39f34:	push	{fp, lr}
   39f38:	mov	fp, sp
   39f3c:	sub	sp, sp, #8
   39f40:	movw	r0, #14
   39f44:	bl	11814 <nl_langinfo@plt>
   39f48:	str	r0, [sp, #4]
   39f4c:	ldr	r0, [sp, #4]
   39f50:	movw	r1, #0
   39f54:	cmp	r0, r1
   39f58:	bne	39f68 <ftello64@plt+0x286a0>
   39f5c:	movw	r0, #58200	; 0xe358
   39f60:	movt	r0, #3
   39f64:	str	r0, [sp, #4]
   39f68:	ldr	r0, [sp, #4]
   39f6c:	ldrb	r0, [r0]
   39f70:	cmp	r0, #0
   39f74:	bne	39f84 <ftello64@plt+0x286bc>
   39f78:	movw	r0, #62580	; 0xf474
   39f7c:	movt	r0, #3
   39f80:	str	r0, [sp, #4]
   39f84:	ldr	r0, [sp, #4]
   39f88:	mov	sp, fp
   39f8c:	pop	{fp, pc}
   39f90:	push	{fp, lr}
   39f94:	mov	fp, sp
   39f98:	sub	sp, sp, #8
   39f9c:	str	r0, [sp, #4]
   39fa0:	ldr	r0, [sp, #4]
   39fa4:	ldrb	r0, [r0, #16]
   39fa8:	tst	r0, #1
   39fac:	beq	39fb4 <ftello64@plt+0x286ec>
   39fb0:	b	3a1c8 <ftello64@plt+0x28900>
   39fb4:	ldr	r0, [sp, #4]
   39fb8:	ldrb	r0, [r0, #4]
   39fbc:	tst	r0, #1
   39fc0:	beq	39fc8 <ftello64@plt+0x28700>
   39fc4:	b	3a054 <ftello64@plt+0x2878c>
   39fc8:	ldr	r0, [sp, #4]
   39fcc:	ldr	r0, [r0, #20]
   39fd0:	ldrb	r0, [r0]
   39fd4:	bl	3dc04 <ftello64@plt+0x2c33c>
   39fd8:	tst	r0, #1
   39fdc:	beq	3a010 <ftello64@plt+0x28748>
   39fe0:	ldr	r0, [sp, #4]
   39fe4:	movw	r1, #1
   39fe8:	str	r1, [r0, #24]
   39fec:	ldr	r0, [sp, #4]
   39ff0:	ldr	r0, [r0, #20]
   39ff4:	ldrb	r0, [r0]
   39ff8:	ldr	r1, [sp, #4]
   39ffc:	str	r0, [r1, #32]
   3a000:	ldr	r0, [sp, #4]
   3a004:	movw	r1, #1
   3a008:	strb	r1, [r0, #28]
   3a00c:	b	3a1bc <ftello64@plt+0x288f4>
   3a010:	ldr	r0, [sp, #4]
   3a014:	add	r0, r0, #8
   3a018:	bl	115e0 <mbsinit@plt>
   3a01c:	cmp	r0, #0
   3a020:	beq	3a028 <ftello64@plt+0x28760>
   3a024:	b	3a048 <ftello64@plt+0x28780>
   3a028:	movw	r0, #62586	; 0xf47a
   3a02c:	movt	r0, #3
   3a030:	movw	r1, #62609	; 0xf491
   3a034:	movt	r1, #3
   3a038:	movw	r2, #135	; 0x87
   3a03c:	movw	r3, #62624	; 0xf4a0
   3a040:	movt	r3, #3
   3a044:	bl	118b0 <__assert_fail@plt>
   3a048:	ldr	r0, [sp, #4]
   3a04c:	movw	r1, #1
   3a050:	strb	r1, [r0, #4]
   3a054:	ldr	r0, [sp, #4]
   3a058:	add	r0, r0, #20
   3a05c:	add	r0, r0, #12
   3a060:	ldr	r1, [sp, #4]
   3a064:	ldr	r1, [r1, #20]
   3a068:	ldr	r2, [sp, #4]
   3a06c:	ldr	r2, [r2]
   3a070:	ldr	r3, [sp, #4]
   3a074:	ldr	r3, [r3, #20]
   3a078:	sub	r2, r2, r3
   3a07c:	ldr	r3, [sp, #4]
   3a080:	add	r3, r3, #8
   3a084:	bl	3a2b0 <ftello64@plt+0x289e8>
   3a088:	ldr	r1, [sp, #4]
   3a08c:	str	r0, [r1, #24]
   3a090:	ldr	r0, [sp, #4]
   3a094:	ldr	r0, [r0, #24]
   3a098:	cmn	r0, #1
   3a09c:	bne	3a0bc <ftello64@plt+0x287f4>
   3a0a0:	ldr	r0, [sp, #4]
   3a0a4:	movw	r1, #1
   3a0a8:	str	r1, [r0, #24]
   3a0ac:	ldr	r0, [sp, #4]
   3a0b0:	movw	r1, #0
   3a0b4:	strb	r1, [r0, #28]
   3a0b8:	b	3a1b8 <ftello64@plt+0x288f0>
   3a0bc:	ldr	r0, [sp, #4]
   3a0c0:	ldr	r0, [r0, #24]
   3a0c4:	cmn	r0, #2
   3a0c8:	bne	3a0f8 <ftello64@plt+0x28830>
   3a0cc:	ldr	r0, [sp, #4]
   3a0d0:	ldr	r0, [r0]
   3a0d4:	ldr	r1, [sp, #4]
   3a0d8:	ldr	r1, [r1, #20]
   3a0dc:	sub	r0, r0, r1
   3a0e0:	ldr	r1, [sp, #4]
   3a0e4:	str	r0, [r1, #24]
   3a0e8:	ldr	r0, [sp, #4]
   3a0ec:	movw	r1, #0
   3a0f0:	strb	r1, [r0, #28]
   3a0f4:	b	3a1b4 <ftello64@plt+0x288ec>
   3a0f8:	ldr	r0, [sp, #4]
   3a0fc:	ldr	r0, [r0, #24]
   3a100:	cmp	r0, #0
   3a104:	bne	3a184 <ftello64@plt+0x288bc>
   3a108:	ldr	r0, [sp, #4]
   3a10c:	movw	r1, #1
   3a110:	str	r1, [r0, #24]
   3a114:	ldr	r0, [sp, #4]
   3a118:	ldr	r0, [r0, #20]
   3a11c:	ldrb	r0, [r0]
   3a120:	cmp	r0, #0
   3a124:	bne	3a12c <ftello64@plt+0x28864>
   3a128:	b	3a14c <ftello64@plt+0x28884>
   3a12c:	movw	r0, #62670	; 0xf4ce
   3a130:	movt	r0, #3
   3a134:	movw	r1, #62609	; 0xf491
   3a138:	movt	r1, #3
   3a13c:	movw	r2, #162	; 0xa2
   3a140:	movw	r3, #62624	; 0xf4a0
   3a144:	movt	r3, #3
   3a148:	bl	118b0 <__assert_fail@plt>
   3a14c:	ldr	r0, [sp, #4]
   3a150:	ldr	r0, [r0, #32]
   3a154:	cmp	r0, #0
   3a158:	bne	3a160 <ftello64@plt+0x28898>
   3a15c:	b	3a180 <ftello64@plt+0x288b8>
   3a160:	movw	r0, #62693	; 0xf4e5
   3a164:	movt	r0, #3
   3a168:	movw	r1, #62609	; 0xf491
   3a16c:	movt	r1, #3
   3a170:	movw	r2, #163	; 0xa3
   3a174:	movw	r3, #62624	; 0xf4a0
   3a178:	movt	r3, #3
   3a17c:	bl	118b0 <__assert_fail@plt>
   3a180:	b	3a184 <ftello64@plt+0x288bc>
   3a184:	ldr	r0, [sp, #4]
   3a188:	movw	r1, #1
   3a18c:	strb	r1, [r0, #28]
   3a190:	ldr	r0, [sp, #4]
   3a194:	add	r0, r0, #8
   3a198:	bl	115e0 <mbsinit@plt>
   3a19c:	cmp	r0, #0
   3a1a0:	beq	3a1b0 <ftello64@plt+0x288e8>
   3a1a4:	ldr	r0, [sp, #4]
   3a1a8:	movw	r1, #0
   3a1ac:	strb	r1, [r0, #4]
   3a1b0:	b	3a1b4 <ftello64@plt+0x288ec>
   3a1b4:	b	3a1b8 <ftello64@plt+0x288f0>
   3a1b8:	b	3a1bc <ftello64@plt+0x288f4>
   3a1bc:	ldr	r0, [sp, #4]
   3a1c0:	movw	r1, #1
   3a1c4:	strb	r1, [r0, #16]
   3a1c8:	mov	sp, fp
   3a1cc:	pop	{fp, pc}
   3a1d0:	sub	sp, sp, #8
   3a1d4:	str	r0, [sp, #4]
   3a1d8:	str	r1, [sp]
   3a1dc:	ldr	r0, [sp]
   3a1e0:	ldr	r1, [sp, #4]
   3a1e4:	ldr	r2, [r1, #20]
   3a1e8:	add	r0, r2, r0
   3a1ec:	str	r0, [r1, #20]
   3a1f0:	ldr	r0, [sp]
   3a1f4:	ldr	r1, [sp, #4]
   3a1f8:	ldr	r2, [r1]
   3a1fc:	add	r0, r2, r0
   3a200:	str	r0, [r1]
   3a204:	add	sp, sp, #8
   3a208:	bx	lr
   3a20c:	push	{fp, lr}
   3a210:	mov	fp, sp
   3a214:	sub	sp, sp, #8
   3a218:	str	r0, [sp, #4]
   3a21c:	str	r1, [sp]
   3a220:	ldr	r0, [sp]
   3a224:	ldr	r0, [r0]
   3a228:	ldr	r1, [sp, #4]
   3a22c:	str	r0, [r1]
   3a230:	ldr	r0, [sp]
   3a234:	ldrb	r0, [r0, #4]
   3a238:	ldr	r1, [sp, #4]
   3a23c:	and	r2, r0, #1
   3a240:	strb	r2, [r1, #4]
   3a244:	tst	r0, #1
   3a248:	beq	3a268 <ftello64@plt+0x289a0>
   3a24c:	ldr	r0, [sp, #4]
   3a250:	ldr	r1, [sp]
   3a254:	ldr	r2, [r1, #8]
   3a258:	str	r2, [r0, #8]
   3a25c:	ldr	r1, [r1, #12]
   3a260:	str	r1, [r0, #12]
   3a264:	b	3a280 <ftello64@plt+0x289b8>
   3a268:	ldr	r0, [sp, #4]
   3a26c:	add	r0, r0, #8
   3a270:	movw	r1, #0
   3a274:	and	r1, r1, #255	; 0xff
   3a278:	movw	r2, #8
   3a27c:	bl	11790 <memset@plt>
   3a280:	ldr	r0, [sp]
   3a284:	ldrb	r0, [r0, #16]
   3a288:	ldr	r1, [sp, #4]
   3a28c:	and	r0, r0, #1
   3a290:	strb	r0, [r1, #16]
   3a294:	ldr	r0, [sp, #4]
   3a298:	add	r0, r0, #20
   3a29c:	ldr	r1, [sp]
   3a2a0:	add	r1, r1, #20
   3a2a4:	bl	3db54 <ftello64@plt+0x2c28c>
   3a2a8:	mov	sp, fp
   3a2ac:	pop	{fp, pc}
   3a2b0:	push	{fp, lr}
   3a2b4:	mov	fp, sp
   3a2b8:	sub	sp, sp, #32
   3a2bc:	str	r0, [fp, #-8]
   3a2c0:	str	r1, [fp, #-12]
   3a2c4:	str	r2, [sp, #16]
   3a2c8:	str	r3, [sp, #12]
   3a2cc:	ldr	r0, [fp, #-8]
   3a2d0:	movw	r1, #0
   3a2d4:	cmp	r0, r1
   3a2d8:	bne	3a2e4 <ftello64@plt+0x28a1c>
   3a2dc:	add	r0, sp, #4
   3a2e0:	str	r0, [fp, #-8]
   3a2e4:	ldr	r0, [fp, #-8]
   3a2e8:	ldr	r1, [fp, #-12]
   3a2ec:	ldr	r2, [sp, #16]
   3a2f0:	ldr	r3, [sp, #12]
   3a2f4:	bl	11694 <mbrtowc@plt>
   3a2f8:	str	r0, [sp, #8]
   3a2fc:	ldr	r0, [sp, #8]
   3a300:	mvn	r1, #1
   3a304:	cmp	r1, r0
   3a308:	bhi	3a34c <ftello64@plt+0x28a84>
   3a30c:	ldr	r0, [sp, #16]
   3a310:	cmp	r0, #0
   3a314:	beq	3a34c <ftello64@plt+0x28a84>
   3a318:	movw	r0, #0
   3a31c:	bl	3d8c8 <ftello64@plt+0x2c000>
   3a320:	tst	r0, #1
   3a324:	bne	3a34c <ftello64@plt+0x28a84>
   3a328:	ldr	r0, [fp, #-12]
   3a32c:	ldrb	r0, [r0]
   3a330:	strb	r0, [sp, #3]
   3a334:	ldrb	r0, [sp, #3]
   3a338:	ldr	r1, [fp, #-8]
   3a33c:	str	r0, [r1]
   3a340:	movw	r0, #1
   3a344:	str	r0, [fp, #-4]
   3a348:	b	3a354 <ftello64@plt+0x28a8c>
   3a34c:	ldr	r0, [sp, #8]
   3a350:	str	r0, [fp, #-4]
   3a354:	ldr	r0, [fp, #-4]
   3a358:	mov	sp, fp
   3a35c:	pop	{fp, pc}
   3a360:	push	{r4, r5, fp, lr}
   3a364:	add	fp, sp, #8
   3a368:	sub	sp, sp, #432	; 0x1b0
   3a36c:	str	r0, [fp, #-16]
   3a370:	str	r1, [fp, #-20]	; 0xffffffec
   3a374:	bl	11664 <__ctype_get_mb_cur_max@plt>
   3a378:	cmp	r0, #1
   3a37c:	bls	3a8c4 <ftello64@plt+0x28ffc>
   3a380:	ldr	r0, [fp, #-20]	; 0xffffffec
   3a384:	str	r0, [fp, #-60]	; 0xffffffc4
   3a388:	movw	r0, #0
   3a38c:	strb	r0, [fp, #-76]	; 0xffffffb4
   3a390:	sub	r1, fp, #76	; 0x4c
   3a394:	add	r2, r1, #4
   3a398:	str	r0, [sp, #68]	; 0x44
   3a39c:	mov	r0, r2
   3a3a0:	ldr	r2, [sp, #68]	; 0x44
   3a3a4:	and	r3, r2, #255	; 0xff
   3a3a8:	str	r1, [sp, #64]	; 0x40
   3a3ac:	mov	r1, r3
   3a3b0:	movw	r2, #8
   3a3b4:	bl	11790 <memset@plt>
   3a3b8:	ldr	r0, [sp, #68]	; 0x44
   3a3bc:	strb	r0, [fp, #-64]	; 0xffffffc0
   3a3c0:	ldr	r0, [sp, #64]	; 0x40
   3a3c4:	bl	3b424 <ftello64@plt+0x29b5c>
   3a3c8:	ldrb	r0, [fp, #-52]	; 0xffffffcc
   3a3cc:	tst	r0, #1
   3a3d0:	movw	r0, #0
   3a3d4:	str	r0, [sp, #60]	; 0x3c
   3a3d8:	beq	3a3f0 <ftello64@plt+0x28b28>
   3a3dc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3a3e0:	cmp	r0, #0
   3a3e4:	movw	r0, #0
   3a3e8:	moveq	r0, #1
   3a3ec:	str	r0, [sp, #60]	; 0x3c
   3a3f0:	ldr	r0, [sp, #60]	; 0x3c
   3a3f4:	mvn	r1, #0
   3a3f8:	eor	r0, r0, r1
   3a3fc:	tst	r0, #1
   3a400:	beq	3a8b8 <ftello64@plt+0x28ff0>
   3a404:	movw	r0, #1
   3a408:	strb	r0, [fp, #-77]	; 0xffffffb3
   3a40c:	movw	r0, #0
   3a410:	str	r0, [fp, #-84]	; 0xffffffac
   3a414:	str	r0, [fp, #-88]	; 0xffffffa8
   3a418:	str	r0, [fp, #-92]	; 0xffffffa4
   3a41c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3a420:	str	r0, [fp, #-132]	; 0xffffff7c
   3a424:	movw	r0, #0
   3a428:	strb	r0, [fp, #-148]	; 0xffffff6c
   3a42c:	sub	r1, fp, #148	; 0x94
   3a430:	add	r1, r1, #4
   3a434:	str	r0, [sp, #56]	; 0x38
   3a438:	mov	r0, r1
   3a43c:	ldr	r1, [sp, #56]	; 0x38
   3a440:	and	r1, r1, #255	; 0xff
   3a444:	movw	r2, #8
   3a448:	str	r2, [sp, #52]	; 0x34
   3a44c:	bl	11790 <memset@plt>
   3a450:	ldr	r0, [sp, #56]	; 0x38
   3a454:	strb	r0, [fp, #-136]	; 0xffffff78
   3a458:	ldr	r1, [fp, #-16]
   3a45c:	str	r1, [fp, #-188]	; 0xffffff44
   3a460:	strb	r0, [fp, #-204]	; 0xffffff34
   3a464:	sub	r1, fp, #204	; 0xcc
   3a468:	add	r1, r1, #4
   3a46c:	mov	r0, r1
   3a470:	ldr	r1, [sp, #56]	; 0x38
   3a474:	and	r1, r1, #255	; 0xff
   3a478:	ldr	r2, [sp, #52]	; 0x34
   3a47c:	bl	11790 <memset@plt>
   3a480:	ldr	r0, [sp, #56]	; 0x38
   3a484:	strb	r0, [fp, #-192]	; 0xffffff40
   3a488:	sub	r0, fp, #204	; 0xcc
   3a48c:	bl	3b424 <ftello64@plt+0x29b5c>
   3a490:	ldrb	r0, [fp, #-180]	; 0xffffff4c
   3a494:	tst	r0, #1
   3a498:	movw	r0, #0
   3a49c:	str	r0, [sp, #48]	; 0x30
   3a4a0:	beq	3a4b8 <ftello64@plt+0x28bf0>
   3a4a4:	ldr	r0, [fp, #-176]	; 0xffffff50
   3a4a8:	cmp	r0, #0
   3a4ac:	movw	r0, #0
   3a4b0:	moveq	r0, #1
   3a4b4:	str	r0, [sp, #48]	; 0x30
   3a4b8:	ldr	r0, [sp, #48]	; 0x30
   3a4bc:	mvn	r1, #0
   3a4c0:	eor	r0, r0, r1
   3a4c4:	tst	r0, #1
   3a4c8:	bne	3a4d8 <ftello64@plt+0x28c10>
   3a4cc:	movw	r0, #0
   3a4d0:	str	r0, [fp, #-12]
   3a4d4:	b	3ab04 <ftello64@plt+0x2923c>
   3a4d8:	ldrb	r0, [fp, #-77]	; 0xffffffb3
   3a4dc:	tst	r0, #1
   3a4e0:	beq	3a62c <ftello64@plt+0x28d64>
   3a4e4:	ldr	r0, [fp, #-84]	; 0xffffffac
   3a4e8:	cmp	r0, #10
   3a4ec:	bcc	3a62c <ftello64@plt+0x28d64>
   3a4f0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3a4f4:	ldr	r1, [fp, #-84]	; 0xffffffac
   3a4f8:	movw	r2, #5
   3a4fc:	mul	r1, r1, r2
   3a500:	cmp	r0, r1
   3a504:	bcc	3a62c <ftello64@plt+0x28d64>
   3a508:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3a50c:	ldr	r1, [fp, #-92]	; 0xffffffa4
   3a510:	sub	r0, r0, r1
   3a514:	str	r0, [fp, #-208]	; 0xffffff30
   3a518:	ldr	r0, [fp, #-208]	; 0xffffff30
   3a51c:	cmp	r0, #0
   3a520:	movw	r0, #0
   3a524:	str	r0, [sp, #44]	; 0x2c
   3a528:	bls	3a56c <ftello64@plt+0x28ca4>
   3a52c:	sub	r0, fp, #148	; 0x94
   3a530:	bl	3b424 <ftello64@plt+0x29b5c>
   3a534:	ldrb	r0, [fp, #-124]	; 0xffffff84
   3a538:	tst	r0, #1
   3a53c:	movw	r0, #0
   3a540:	str	r0, [sp, #40]	; 0x28
   3a544:	beq	3a55c <ftello64@plt+0x28c94>
   3a548:	ldr	r0, [fp, #-120]	; 0xffffff88
   3a54c:	cmp	r0, #0
   3a550:	movw	r0, #0
   3a554:	moveq	r0, #1
   3a558:	str	r0, [sp, #40]	; 0x28
   3a55c:	ldr	r0, [sp, #40]	; 0x28
   3a560:	mvn	r1, #0
   3a564:	eor	r0, r0, r1
   3a568:	str	r0, [sp, #44]	; 0x2c
   3a56c:	ldr	r0, [sp, #44]	; 0x2c
   3a570:	tst	r0, #1
   3a574:	beq	3a5a4 <ftello64@plt+0x28cdc>
   3a578:	ldr	r0, [fp, #-128]	; 0xffffff80
   3a57c:	ldr	r1, [fp, #-132]	; 0xffffff7c
   3a580:	add	r0, r1, r0
   3a584:	str	r0, [fp, #-132]	; 0xffffff7c
   3a588:	movw	r0, #0
   3a58c:	strb	r0, [fp, #-136]	; 0xffffff78
   3a590:	ldr	r0, [fp, #-208]	; 0xffffff30
   3a594:	mvn	r1, #0
   3a598:	add	r0, r0, r1
   3a59c:	str	r0, [fp, #-208]	; 0xffffff30
   3a5a0:	b	3a518 <ftello64@plt+0x28c50>
   3a5a4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3a5a8:	str	r0, [fp, #-92]	; 0xffffffa4
   3a5ac:	sub	r0, fp, #148	; 0x94
   3a5b0:	bl	3b424 <ftello64@plt+0x29b5c>
   3a5b4:	ldrb	r0, [fp, #-124]	; 0xffffff84
   3a5b8:	tst	r0, #1
   3a5bc:	movw	r0, #0
   3a5c0:	str	r0, [sp, #36]	; 0x24
   3a5c4:	beq	3a5dc <ftello64@plt+0x28d14>
   3a5c8:	ldr	r0, [fp, #-120]	; 0xffffff88
   3a5cc:	cmp	r0, #0
   3a5d0:	movw	r0, #0
   3a5d4:	moveq	r0, #1
   3a5d8:	str	r0, [sp, #36]	; 0x24
   3a5dc:	ldr	r0, [sp, #36]	; 0x24
   3a5e0:	mvn	r1, #0
   3a5e4:	eor	r0, r0, r1
   3a5e8:	tst	r0, #1
   3a5ec:	bne	3a628 <ftello64@plt+0x28d60>
   3a5f0:	ldr	r0, [fp, #-16]
   3a5f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   3a5f8:	sub	r2, fp, #212	; 0xd4
   3a5fc:	bl	3ab10 <ftello64@plt+0x29248>
   3a600:	and	r0, r0, #1
   3a604:	strb	r0, [fp, #-213]	; 0xffffff2b
   3a608:	ldrb	r0, [fp, #-213]	; 0xffffff2b
   3a60c:	tst	r0, #1
   3a610:	beq	3a620 <ftello64@plt+0x28d58>
   3a614:	ldr	r0, [fp, #-212]	; 0xffffff2c
   3a618:	str	r0, [fp, #-12]
   3a61c:	b	3ab04 <ftello64@plt+0x2923c>
   3a620:	movw	r0, #0
   3a624:	strb	r0, [fp, #-77]	; 0xffffffb3
   3a628:	b	3a62c <ftello64@plt+0x28d64>
   3a62c:	ldr	r0, [fp, #-84]	; 0xffffffac
   3a630:	add	r0, r0, #1
   3a634:	str	r0, [fp, #-84]	; 0xffffffac
   3a638:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3a63c:	add	r0, r0, #1
   3a640:	str	r0, [fp, #-88]	; 0xffffffa8
   3a644:	ldrb	r0, [fp, #-180]	; 0xffffff4c
   3a648:	tst	r0, #1
   3a64c:	beq	3a670 <ftello64@plt+0x28da8>
   3a650:	ldrb	r0, [fp, #-52]	; 0xffffffcc
   3a654:	tst	r0, #1
   3a658:	beq	3a670 <ftello64@plt+0x28da8>
   3a65c:	ldr	r0, [fp, #-176]	; 0xffffff50
   3a660:	ldr	r1, [fp, #-48]	; 0xffffffd0
   3a664:	cmp	r0, r1
   3a668:	beq	3a698 <ftello64@plt+0x28dd0>
   3a66c:	b	3a898 <ftello64@plt+0x28fd0>
   3a670:	ldr	r0, [fp, #-184]	; 0xffffff48
   3a674:	ldr	r1, [fp, #-56]	; 0xffffffc8
   3a678:	cmp	r0, r1
   3a67c:	bne	3a898 <ftello64@plt+0x28fd0>
   3a680:	ldr	r0, [fp, #-188]	; 0xffffff44
   3a684:	ldr	r1, [fp, #-60]	; 0xffffffc4
   3a688:	ldr	r2, [fp, #-184]	; 0xffffff48
   3a68c:	bl	115ec <memcmp@plt>
   3a690:	cmp	r0, #0
   3a694:	bne	3a898 <ftello64@plt+0x28fd0>
   3a698:	add	r0, sp, #168	; 0xa8
   3a69c:	sub	r1, fp, #204	; 0xcc
   3a6a0:	movw	r2, #56	; 0x38
   3a6a4:	bl	115b0 <memcpy@plt>
   3a6a8:	ldr	r0, [sp, #188]	; 0xbc
   3a6ac:	ldr	r1, [sp, #184]	; 0xb8
   3a6b0:	add	r0, r1, r0
   3a6b4:	str	r0, [sp, #184]	; 0xb8
   3a6b8:	movw	r0, #0
   3a6bc:	strb	r0, [sp, #180]	; 0xb4
   3a6c0:	ldr	r1, [fp, #-20]	; 0xffffffec
   3a6c4:	str	r1, [sp, #128]	; 0x80
   3a6c8:	strb	r0, [sp, #112]	; 0x70
   3a6cc:	add	r1, sp, #112	; 0x70
   3a6d0:	add	r2, r1, #4
   3a6d4:	str	r0, [sp, #32]
   3a6d8:	mov	r0, r2
   3a6dc:	ldr	r2, [sp, #32]
   3a6e0:	and	r3, r2, #255	; 0xff
   3a6e4:	str	r1, [sp, #28]
   3a6e8:	mov	r1, r3
   3a6ec:	movw	r2, #8
   3a6f0:	bl	11790 <memset@plt>
   3a6f4:	ldr	r0, [sp, #32]
   3a6f8:	strb	r0, [sp, #124]	; 0x7c
   3a6fc:	ldr	r0, [sp, #28]
   3a700:	bl	3b424 <ftello64@plt+0x29b5c>
   3a704:	ldrb	r0, [sp, #136]	; 0x88
   3a708:	tst	r0, #1
   3a70c:	movw	r0, #0
   3a710:	str	r0, [sp, #24]
   3a714:	beq	3a72c <ftello64@plt+0x28e64>
   3a718:	ldr	r0, [sp, #140]	; 0x8c
   3a71c:	cmp	r0, #0
   3a720:	movw	r0, #0
   3a724:	moveq	r0, #1
   3a728:	str	r0, [sp, #24]
   3a72c:	ldr	r0, [sp, #24]
   3a730:	mvn	r1, #0
   3a734:	eor	r0, r0, r1
   3a738:	tst	r0, #1
   3a73c:	bne	3a744 <ftello64@plt+0x28e7c>
   3a740:	bl	1188c <abort@plt>
   3a744:	ldr	r0, [sp, #132]	; 0x84
   3a748:	ldr	r1, [sp, #128]	; 0x80
   3a74c:	add	r0, r1, r0
   3a750:	str	r0, [sp, #128]	; 0x80
   3a754:	movw	r0, #0
   3a758:	strb	r0, [sp, #124]	; 0x7c
   3a75c:	add	r0, sp, #112	; 0x70
   3a760:	bl	3b424 <ftello64@plt+0x29b5c>
   3a764:	ldrb	r0, [sp, #136]	; 0x88
   3a768:	tst	r0, #1
   3a76c:	movw	r0, #0
   3a770:	str	r0, [sp, #20]
   3a774:	beq	3a78c <ftello64@plt+0x28ec4>
   3a778:	ldr	r0, [sp, #140]	; 0x8c
   3a77c:	cmp	r0, #0
   3a780:	movw	r0, #0
   3a784:	moveq	r0, #1
   3a788:	str	r0, [sp, #20]
   3a78c:	ldr	r0, [sp, #20]
   3a790:	mvn	r1, #0
   3a794:	eor	r0, r0, r1
   3a798:	tst	r0, #1
   3a79c:	bne	3a7ac <ftello64@plt+0x28ee4>
   3a7a0:	ldr	r0, [fp, #-188]	; 0xffffff44
   3a7a4:	str	r0, [fp, #-12]
   3a7a8:	b	3ab04 <ftello64@plt+0x2923c>
   3a7ac:	add	r0, sp, #168	; 0xa8
   3a7b0:	bl	3b424 <ftello64@plt+0x29b5c>
   3a7b4:	ldrb	r0, [sp, #192]	; 0xc0
   3a7b8:	tst	r0, #1
   3a7bc:	movw	r0, #0
   3a7c0:	str	r0, [sp, #16]
   3a7c4:	beq	3a7dc <ftello64@plt+0x28f14>
   3a7c8:	ldr	r0, [sp, #196]	; 0xc4
   3a7cc:	cmp	r0, #0
   3a7d0:	movw	r0, #0
   3a7d4:	moveq	r0, #1
   3a7d8:	str	r0, [sp, #16]
   3a7dc:	ldr	r0, [sp, #16]
   3a7e0:	mvn	r1, #0
   3a7e4:	eor	r0, r0, r1
   3a7e8:	tst	r0, #1
   3a7ec:	bne	3a7fc <ftello64@plt+0x28f34>
   3a7f0:	movw	r0, #0
   3a7f4:	str	r0, [fp, #-12]
   3a7f8:	b	3ab04 <ftello64@plt+0x2923c>
   3a7fc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3a800:	add	r0, r0, #1
   3a804:	str	r0, [fp, #-88]	; 0xffffffa8
   3a808:	ldrb	r0, [sp, #192]	; 0xc0
   3a80c:	tst	r0, #1
   3a810:	beq	3a834 <ftello64@plt+0x28f6c>
   3a814:	ldrb	r0, [sp, #136]	; 0x88
   3a818:	tst	r0, #1
   3a81c:	beq	3a834 <ftello64@plt+0x28f6c>
   3a820:	ldr	r0, [sp, #196]	; 0xc4
   3a824:	ldr	r1, [sp, #140]	; 0x8c
   3a828:	cmp	r0, r1
   3a82c:	beq	3a860 <ftello64@plt+0x28f98>
   3a830:	b	3a85c <ftello64@plt+0x28f94>
   3a834:	ldr	r0, [sp, #188]	; 0xbc
   3a838:	ldr	r1, [sp, #132]	; 0x84
   3a83c:	cmp	r0, r1
   3a840:	bne	3a85c <ftello64@plt+0x28f94>
   3a844:	ldr	r0, [sp, #184]	; 0xb8
   3a848:	ldr	r1, [sp, #128]	; 0x80
   3a84c:	ldr	r2, [sp, #188]	; 0xbc
   3a850:	bl	115ec <memcmp@plt>
   3a854:	cmp	r0, #0
   3a858:	beq	3a860 <ftello64@plt+0x28f98>
   3a85c:	b	3a894 <ftello64@plt+0x28fcc>
   3a860:	b	3a864 <ftello64@plt+0x28f9c>
   3a864:	ldr	r0, [sp, #188]	; 0xbc
   3a868:	ldr	r1, [sp, #184]	; 0xb8
   3a86c:	add	r0, r1, r0
   3a870:	str	r0, [sp, #184]	; 0xb8
   3a874:	movw	r0, #0
   3a878:	strb	r0, [sp, #180]	; 0xb4
   3a87c:	ldr	r1, [sp, #132]	; 0x84
   3a880:	ldr	r2, [sp, #128]	; 0x80
   3a884:	add	r1, r2, r1
   3a888:	str	r1, [sp, #128]	; 0x80
   3a88c:	strb	r0, [sp, #124]	; 0x7c
   3a890:	b	3a75c <ftello64@plt+0x28e94>
   3a894:	b	3a898 <ftello64@plt+0x28fd0>
   3a898:	b	3a89c <ftello64@plt+0x28fd4>
   3a89c:	ldr	r0, [fp, #-184]	; 0xffffff48
   3a8a0:	ldr	r1, [fp, #-188]	; 0xffffff44
   3a8a4:	add	r0, r1, r0
   3a8a8:	str	r0, [fp, #-188]	; 0xffffff44
   3a8ac:	movw	r0, #0
   3a8b0:	strb	r0, [fp, #-192]	; 0xffffff40
   3a8b4:	b	3a488 <ftello64@plt+0x28bc0>
   3a8b8:	ldr	r0, [fp, #-16]
   3a8bc:	str	r0, [fp, #-12]
   3a8c0:	b	3ab04 <ftello64@plt+0x2923c>
   3a8c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   3a8c8:	ldrb	r0, [r0]
   3a8cc:	cmp	r0, #0
   3a8d0:	beq	3aafc <ftello64@plt+0x29234>
   3a8d4:	movw	r0, #1
   3a8d8:	strb	r0, [sp, #111]	; 0x6f
   3a8dc:	movw	r0, #0
   3a8e0:	str	r0, [sp, #104]	; 0x68
   3a8e4:	str	r0, [sp, #100]	; 0x64
   3a8e8:	str	r0, [sp, #96]	; 0x60
   3a8ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   3a8f0:	str	r0, [sp, #92]	; 0x5c
   3a8f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   3a8f8:	add	r1, r0, #1
   3a8fc:	str	r1, [fp, #-20]	; 0xffffffec
   3a900:	ldrb	r0, [r0]
   3a904:	strb	r0, [sp, #91]	; 0x5b
   3a908:	ldr	r0, [fp, #-16]
   3a90c:	ldrb	r0, [r0]
   3a910:	cmp	r0, #0
   3a914:	bne	3a924 <ftello64@plt+0x2905c>
   3a918:	movw	r0, #0
   3a91c:	str	r0, [fp, #-12]
   3a920:	b	3ab04 <ftello64@plt+0x2923c>
   3a924:	ldrb	r0, [sp, #111]	; 0x6f
   3a928:	tst	r0, #1
   3a92c:	beq	3aa24 <ftello64@plt+0x2915c>
   3a930:	ldr	r0, [sp, #104]	; 0x68
   3a934:	cmp	r0, #10
   3a938:	bcc	3aa24 <ftello64@plt+0x2915c>
   3a93c:	ldr	r0, [sp, #100]	; 0x64
   3a940:	ldr	r1, [sp, #104]	; 0x68
   3a944:	movw	r2, #5
   3a948:	mul	r1, r1, r2
   3a94c:	cmp	r0, r1
   3a950:	bcc	3aa24 <ftello64@plt+0x2915c>
   3a954:	ldr	r0, [sp, #92]	; 0x5c
   3a958:	movw	r1, #0
   3a95c:	cmp	r0, r1
   3a960:	beq	3a9a4 <ftello64@plt+0x290dc>
   3a964:	ldr	r0, [sp, #92]	; 0x5c
   3a968:	ldr	r1, [sp, #100]	; 0x64
   3a96c:	ldr	r2, [sp, #96]	; 0x60
   3a970:	sub	r1, r1, r2
   3a974:	bl	117d8 <strnlen@plt>
   3a978:	ldr	r1, [sp, #92]	; 0x5c
   3a97c:	add	r0, r1, r0
   3a980:	str	r0, [sp, #92]	; 0x5c
   3a984:	ldr	r0, [sp, #92]	; 0x5c
   3a988:	ldrb	r0, [r0]
   3a98c:	cmp	r0, #0
   3a990:	bne	3a99c <ftello64@plt+0x290d4>
   3a994:	movw	r0, #0
   3a998:	str	r0, [sp, #92]	; 0x5c
   3a99c:	ldr	r0, [sp, #100]	; 0x64
   3a9a0:	str	r0, [sp, #96]	; 0x60
   3a9a4:	ldr	r0, [sp, #92]	; 0x5c
   3a9a8:	movw	r1, #0
   3a9ac:	cmp	r0, r1
   3a9b0:	bne	3aa20 <ftello64@plt+0x29158>
   3a9b4:	ldr	r0, [fp, #-16]
   3a9b8:	ldr	r1, [fp, #-20]	; 0xffffffec
   3a9bc:	mvn	r2, #0
   3a9c0:	add	r1, r1, r2
   3a9c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   3a9c8:	add	r2, r3, r2
   3a9cc:	str	r0, [sp, #12]
   3a9d0:	mov	r0, r2
   3a9d4:	str	r1, [sp, #8]
   3a9d8:	bl	1173c <strlen@plt>
   3a9dc:	ldr	r1, [sp, #12]
   3a9e0:	str	r0, [sp, #4]
   3a9e4:	mov	r0, r1
   3a9e8:	ldr	r1, [sp, #8]
   3a9ec:	ldr	r2, [sp, #4]
   3a9f0:	add	r3, sp, #84	; 0x54
   3a9f4:	bl	3b168 <ftello64@plt+0x298a0>
   3a9f8:	and	r0, r0, #1
   3a9fc:	strb	r0, [sp, #83]	; 0x53
   3aa00:	ldrb	r0, [sp, #83]	; 0x53
   3aa04:	tst	r0, #1
   3aa08:	beq	3aa18 <ftello64@plt+0x29150>
   3aa0c:	ldr	r0, [sp, #84]	; 0x54
   3aa10:	str	r0, [fp, #-12]
   3aa14:	b	3ab04 <ftello64@plt+0x2923c>
   3aa18:	movw	r0, #0
   3aa1c:	strb	r0, [sp, #111]	; 0x6f
   3aa20:	b	3aa24 <ftello64@plt+0x2915c>
   3aa24:	ldr	r0, [sp, #104]	; 0x68
   3aa28:	add	r0, r0, #1
   3aa2c:	str	r0, [sp, #104]	; 0x68
   3aa30:	ldr	r0, [sp, #100]	; 0x64
   3aa34:	add	r0, r0, #1
   3aa38:	str	r0, [sp, #100]	; 0x64
   3aa3c:	ldr	r0, [fp, #-16]
   3aa40:	ldrb	r0, [r0]
   3aa44:	ldrb	r1, [sp, #91]	; 0x5b
   3aa48:	cmp	r0, r1
   3aa4c:	bne	3aae8 <ftello64@plt+0x29220>
   3aa50:	ldr	r0, [fp, #-16]
   3aa54:	add	r0, r0, #1
   3aa58:	str	r0, [sp, #76]	; 0x4c
   3aa5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3aa60:	str	r0, [sp, #72]	; 0x48
   3aa64:	ldr	r0, [sp, #72]	; 0x48
   3aa68:	ldrb	r0, [r0]
   3aa6c:	cmp	r0, #0
   3aa70:	bne	3aa80 <ftello64@plt+0x291b8>
   3aa74:	ldr	r0, [fp, #-16]
   3aa78:	str	r0, [fp, #-12]
   3aa7c:	b	3ab04 <ftello64@plt+0x2923c>
   3aa80:	ldr	r0, [sp, #76]	; 0x4c
   3aa84:	ldrb	r0, [r0]
   3aa88:	cmp	r0, #0
   3aa8c:	bne	3aa9c <ftello64@plt+0x291d4>
   3aa90:	movw	r0, #0
   3aa94:	str	r0, [fp, #-12]
   3aa98:	b	3ab04 <ftello64@plt+0x2923c>
   3aa9c:	ldr	r0, [sp, #100]	; 0x64
   3aaa0:	add	r0, r0, #1
   3aaa4:	str	r0, [sp, #100]	; 0x64
   3aaa8:	ldr	r0, [sp, #76]	; 0x4c
   3aaac:	ldrb	r0, [r0]
   3aab0:	ldr	r1, [sp, #72]	; 0x48
   3aab4:	ldrb	r1, [r1]
   3aab8:	cmp	r0, r1
   3aabc:	beq	3aac4 <ftello64@plt+0x291fc>
   3aac0:	b	3aae4 <ftello64@plt+0x2921c>
   3aac4:	b	3aac8 <ftello64@plt+0x29200>
   3aac8:	ldr	r0, [sp, #76]	; 0x4c
   3aacc:	add	r0, r0, #1
   3aad0:	str	r0, [sp, #76]	; 0x4c
   3aad4:	ldr	r0, [sp, #72]	; 0x48
   3aad8:	add	r0, r0, #1
   3aadc:	str	r0, [sp, #72]	; 0x48
   3aae0:	b	3aa64 <ftello64@plt+0x2919c>
   3aae4:	b	3aae8 <ftello64@plt+0x29220>
   3aae8:	b	3aaec <ftello64@plt+0x29224>
   3aaec:	ldr	r0, [fp, #-16]
   3aaf0:	add	r0, r0, #1
   3aaf4:	str	r0, [fp, #-16]
   3aaf8:	b	3a908 <ftello64@plt+0x29040>
   3aafc:	ldr	r0, [fp, #-16]
   3ab00:	str	r0, [fp, #-12]
   3ab04:	ldr	r0, [fp, #-12]
   3ab08:	sub	sp, fp, #8
   3ab0c:	pop	{r4, r5, fp, pc}
   3ab10:	push	{r4, r5, fp, lr}
   3ab14:	add	fp, sp, #8
   3ab18:	sub	sp, sp, #264	; 0x108
   3ab1c:	str	r0, [fp, #-16]
   3ab20:	str	r1, [fp, #-20]	; 0xffffffec
   3ab24:	str	r2, [fp, #-24]	; 0xffffffe8
   3ab28:	ldr	r0, [fp, #-20]	; 0xffffffec
   3ab2c:	bl	3dc54 <ftello64@plt+0x2c38c>
   3ab30:	ldr	r1, [pc, #1580]	; 3b164 <ftello64@plt+0x2989c>
   3ab34:	str	r0, [fp, #-28]	; 0xffffffe4
   3ab38:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3ab3c:	cmp	r1, r0
   3ab40:	bcs	3ab50 <ftello64@plt+0x29288>
   3ab44:	movw	r0, #0
   3ab48:	str	r0, [fp, #-240]	; 0xffffff10
   3ab4c:	b	3abb8 <ftello64@plt+0x292f0>
   3ab50:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3ab54:	movw	r1, #44	; 0x2c
   3ab58:	mul	r0, r0, r1
   3ab5c:	movw	r1, #4017	; 0xfb1
   3ab60:	cmp	r0, r1
   3ab64:	bcs	3ab9c <ftello64@plt+0x292d4>
   3ab68:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3ab6c:	mov	r1, #44	; 0x2c
   3ab70:	mul	r0, r0, r1
   3ab74:	add	r0, r0, #22
   3ab78:	bic	r0, r0, #6
   3ab7c:	mov	r1, sp
   3ab80:	sub	r0, r1, r0
   3ab84:	mov	sp, r0
   3ab88:	add	r0, r0, #15
   3ab8c:	mvn	r1, #15
   3ab90:	and	r0, r0, r1
   3ab94:	str	r0, [fp, #-244]	; 0xffffff0c
   3ab98:	b	3abb0 <ftello64@plt+0x292e8>
   3ab9c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3aba0:	movw	r1, #44	; 0x2c
   3aba4:	mul	r0, r0, r1
   3aba8:	bl	3d964 <ftello64@plt+0x2c09c>
   3abac:	str	r0, [fp, #-244]	; 0xffffff0c
   3abb0:	ldr	r0, [fp, #-244]	; 0xffffff0c
   3abb4:	str	r0, [fp, #-240]	; 0xffffff10
   3abb8:	ldr	r0, [fp, #-240]	; 0xffffff10
   3abbc:	str	r0, [fp, #-40]	; 0xffffffd8
   3abc0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3abc4:	movw	r1, #0
   3abc8:	cmp	r0, r1
   3abcc:	bne	3abe0 <ftello64@plt+0x29318>
   3abd0:	movw	r0, #0
   3abd4:	and	r0, r0, #1
   3abd8:	strb	r0, [fp, #-9]
   3abdc:	b	3b154 <ftello64@plt+0x2988c>
   3abe0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3abe4:	str	r0, [fp, #-32]	; 0xffffffe0
   3abe8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3abec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3abf0:	movw	r2, #40	; 0x28
   3abf4:	mul	r1, r1, r2
   3abf8:	add	r0, r0, r1
   3abfc:	str	r0, [fp, #-44]	; 0xffffffd4
   3ac00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3ac04:	str	r0, [fp, #-36]	; 0xffffffdc
   3ac08:	movw	r0, #0
   3ac0c:	str	r0, [fp, #-104]	; 0xffffff98
   3ac10:	ldr	r0, [fp, #-20]	; 0xffffffec
   3ac14:	str	r0, [fp, #-84]	; 0xffffffac
   3ac18:	movw	r0, #0
   3ac1c:	strb	r0, [fp, #-100]	; 0xffffff9c
   3ac20:	sub	r1, fp, #100	; 0x64
   3ac24:	add	r1, r1, #4
   3ac28:	str	r0, [fp, #-248]	; 0xffffff08
   3ac2c:	mov	r0, r1
   3ac30:	ldr	r1, [fp, #-248]	; 0xffffff08
   3ac34:	and	r1, r1, #255	; 0xff
   3ac38:	movw	r2, #8
   3ac3c:	bl	11790 <memset@plt>
   3ac40:	ldr	r0, [fp, #-248]	; 0xffffff08
   3ac44:	strb	r0, [fp, #-88]	; 0xffffffa8
   3ac48:	sub	r0, fp, #100	; 0x64
   3ac4c:	bl	3b424 <ftello64@plt+0x29b5c>
   3ac50:	ldrb	r0, [fp, #-76]	; 0xffffffb4
   3ac54:	tst	r0, #1
   3ac58:	movw	r0, #0
   3ac5c:	str	r0, [fp, #-252]	; 0xffffff04
   3ac60:	beq	3ac78 <ftello64@plt+0x293b0>
   3ac64:	ldr	r0, [fp, #-72]	; 0xffffffb8
   3ac68:	cmp	r0, #0
   3ac6c:	movw	r0, #0
   3ac70:	moveq	r0, #1
   3ac74:	str	r0, [fp, #-252]	; 0xffffff04
   3ac78:	ldr	r0, [fp, #-252]	; 0xffffff04
   3ac7c:	mvn	r1, #0
   3ac80:	eor	r0, r0, r1
   3ac84:	tst	r0, #1
   3ac88:	beq	3acd4 <ftello64@plt+0x2940c>
   3ac8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3ac90:	ldr	r1, [fp, #-104]	; 0xffffff98
   3ac94:	movw	r2, #40	; 0x28
   3ac98:	mul	r1, r1, r2
   3ac9c:	add	r0, r0, r1
   3aca0:	sub	r1, fp, #100	; 0x64
   3aca4:	add	r1, r1, #16
   3aca8:	bl	3db54 <ftello64@plt+0x2c28c>
   3acac:	ldr	r0, [fp, #-80]	; 0xffffffb0
   3acb0:	ldr	r1, [fp, #-84]	; 0xffffffac
   3acb4:	add	r0, r1, r0
   3acb8:	str	r0, [fp, #-84]	; 0xffffffac
   3acbc:	movw	r0, #0
   3acc0:	strb	r0, [fp, #-88]	; 0xffffffa8
   3acc4:	ldr	r0, [fp, #-104]	; 0xffffff98
   3acc8:	add	r0, r0, #1
   3accc:	str	r0, [fp, #-104]	; 0xffffff98
   3acd0:	b	3ac48 <ftello64@plt+0x29380>
   3acd4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3acd8:	movw	r1, #1
   3acdc:	str	r1, [r0, #4]
   3ace0:	movw	r0, #0
   3ace4:	str	r0, [fp, #-112]	; 0xffffff90
   3ace8:	movw	r0, #2
   3acec:	str	r0, [fp, #-108]	; 0xffffff94
   3acf0:	ldr	r0, [fp, #-108]	; 0xffffff94
   3acf4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3acf8:	cmp	r0, r1
   3acfc:	bcs	3ae54 <ftello64@plt+0x2958c>
   3ad00:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3ad04:	ldr	r1, [fp, #-108]	; 0xffffff94
   3ad08:	sub	r1, r1, #1
   3ad0c:	movw	r2, #40	; 0x28
   3ad10:	mul	r1, r1, r2
   3ad14:	add	r0, r0, r1
   3ad18:	str	r0, [fp, #-116]	; 0xffffff8c
   3ad1c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   3ad20:	ldrb	r0, [r0, #8]
   3ad24:	tst	r0, #1
   3ad28:	beq	3ad78 <ftello64@plt+0x294b0>
   3ad2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3ad30:	ldr	r1, [fp, #-112]	; 0xffffff90
   3ad34:	movw	r2, #40	; 0x28
   3ad38:	mul	r1, r1, r2
   3ad3c:	add	r0, r0, r1
   3ad40:	ldrb	r0, [r0, #8]
   3ad44:	tst	r0, #1
   3ad48:	beq	3ad78 <ftello64@plt+0x294b0>
   3ad4c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   3ad50:	ldr	r0, [r0, #12]
   3ad54:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3ad58:	ldr	r2, [fp, #-112]	; 0xffffff90
   3ad5c:	movw	r3, #40	; 0x28
   3ad60:	mul	r2, r2, r3
   3ad64:	add	r1, r1, r2
   3ad68:	ldr	r1, [r1, #12]
   3ad6c:	cmp	r0, r1
   3ad70:	beq	3add4 <ftello64@plt+0x2950c>
   3ad74:	b	3adfc <ftello64@plt+0x29534>
   3ad78:	ldr	r0, [fp, #-116]	; 0xffffff8c
   3ad7c:	ldr	r0, [r0, #4]
   3ad80:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3ad84:	ldr	r2, [fp, #-112]	; 0xffffff90
   3ad88:	movw	r3, #40	; 0x28
   3ad8c:	mul	r2, r2, r3
   3ad90:	add	r1, r1, r2
   3ad94:	ldr	r1, [r1, #4]
   3ad98:	cmp	r0, r1
   3ad9c:	bne	3adfc <ftello64@plt+0x29534>
   3ada0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   3ada4:	ldr	r0, [r0]
   3ada8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3adac:	ldr	r2, [fp, #-112]	; 0xffffff90
   3adb0:	movw	r3, #40	; 0x28
   3adb4:	mul	r2, r2, r3
   3adb8:	add	r1, r1, r2
   3adbc:	ldr	r1, [r1]
   3adc0:	ldr	r2, [fp, #-116]	; 0xffffff8c
   3adc4:	ldr	r2, [r2, #4]
   3adc8:	bl	115ec <memcmp@plt>
   3adcc:	cmp	r0, #0
   3add0:	bne	3adfc <ftello64@plt+0x29534>
   3add4:	ldr	r0, [fp, #-108]	; 0xffffff94
   3add8:	ldr	r1, [fp, #-112]	; 0xffffff90
   3addc:	add	r1, r1, #1
   3ade0:	str	r1, [fp, #-112]	; 0xffffff90
   3ade4:	sub	r0, r0, r1
   3ade8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3adec:	ldr	r2, [fp, #-108]	; 0xffffff94
   3adf0:	add	r1, r1, r2, lsl #2
   3adf4:	str	r0, [r1]
   3adf8:	b	3ae40 <ftello64@plt+0x29578>
   3adfc:	ldr	r0, [fp, #-112]	; 0xffffff90
   3ae00:	cmp	r0, #0
   3ae04:	bne	3ae20 <ftello64@plt+0x29558>
   3ae08:	ldr	r0, [fp, #-108]	; 0xffffff94
   3ae0c:	mov	r1, r0
   3ae10:	ldr	r2, [fp, #-36]	; 0xffffffdc
   3ae14:	add	r0, r2, r0, lsl #2
   3ae18:	str	r1, [r0]
   3ae1c:	b	3ae40 <ftello64@plt+0x29578>
   3ae20:	ldr	r0, [fp, #-112]	; 0xffffff90
   3ae24:	mov	r1, r0
   3ae28:	ldr	r2, [fp, #-36]	; 0xffffffdc
   3ae2c:	add	r0, r2, r0, lsl #2
   3ae30:	ldr	r0, [r0]
   3ae34:	sub	r0, r1, r0
   3ae38:	str	r0, [fp, #-112]	; 0xffffff90
   3ae3c:	b	3ad1c <ftello64@plt+0x29454>
   3ae40:	b	3ae44 <ftello64@plt+0x2957c>
   3ae44:	ldr	r0, [fp, #-108]	; 0xffffff94
   3ae48:	add	r0, r0, #1
   3ae4c:	str	r0, [fp, #-108]	; 0xffffff94
   3ae50:	b	3acf0 <ftello64@plt+0x29428>
   3ae54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3ae58:	movw	r1, #0
   3ae5c:	str	r1, [r0]
   3ae60:	str	r1, [fp, #-120]	; 0xffffff88
   3ae64:	ldr	r0, [fp, #-16]
   3ae68:	str	r0, [fp, #-160]	; 0xffffff60
   3ae6c:	movw	r0, #0
   3ae70:	strb	r0, [fp, #-176]	; 0xffffff50
   3ae74:	sub	r1, fp, #176	; 0xb0
   3ae78:	add	r1, r1, #4
   3ae7c:	str	r0, [fp, #-256]	; 0xffffff00
   3ae80:	mov	r0, r1
   3ae84:	ldr	r1, [fp, #-256]	; 0xffffff00
   3ae88:	and	r1, r1, #255	; 0xff
   3ae8c:	movw	r2, #8
   3ae90:	str	r2, [fp, #-260]	; 0xfffffefc
   3ae94:	bl	11790 <memset@plt>
   3ae98:	ldr	r0, [fp, #-256]	; 0xffffff00
   3ae9c:	strb	r0, [fp, #-164]	; 0xffffff5c
   3aea0:	ldr	r1, [fp, #-16]
   3aea4:	str	r1, [fp, #-216]	; 0xffffff28
   3aea8:	strb	r0, [fp, #-232]	; 0xffffff18
   3aeac:	sub	r1, fp, #232	; 0xe8
   3aeb0:	add	r1, r1, #4
   3aeb4:	mov	r0, r1
   3aeb8:	ldr	r1, [fp, #-256]	; 0xffffff00
   3aebc:	and	r1, r1, #255	; 0xff
   3aec0:	ldr	r2, [fp, #-260]	; 0xfffffefc
   3aec4:	bl	11790 <memset@plt>
   3aec8:	ldr	r0, [fp, #-256]	; 0xffffff00
   3aecc:	strb	r0, [fp, #-220]	; 0xffffff24
   3aed0:	sub	r0, fp, #232	; 0xe8
   3aed4:	bl	3b424 <ftello64@plt+0x29b5c>
   3aed8:	ldrb	r0, [fp, #-208]	; 0xffffff30
   3aedc:	tst	r0, #1
   3aee0:	movw	r0, #0
   3aee4:	str	r0, [fp, #-264]	; 0xfffffef8
   3aee8:	beq	3af00 <ftello64@plt+0x29638>
   3aeec:	ldr	r0, [fp, #-204]	; 0xffffff34
   3aef0:	cmp	r0, #0
   3aef4:	movw	r0, #0
   3aef8:	moveq	r0, #1
   3aefc:	str	r0, [fp, #-264]	; 0xfffffef8
   3af00:	ldr	r0, [fp, #-264]	; 0xfffffef8
   3af04:	mvn	r1, #0
   3af08:	eor	r0, r0, r1
   3af0c:	tst	r0, #1
   3af10:	beq	3b140 <ftello64@plt+0x29878>
   3af14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3af18:	ldr	r1, [fp, #-120]	; 0xffffff88
   3af1c:	movw	r2, #40	; 0x28
   3af20:	mul	r1, r1, r2
   3af24:	add	r0, r0, r1
   3af28:	ldrb	r0, [r0, #8]
   3af2c:	tst	r0, #1
   3af30:	beq	3af68 <ftello64@plt+0x296a0>
   3af34:	ldrb	r0, [fp, #-208]	; 0xffffff30
   3af38:	tst	r0, #1
   3af3c:	beq	3af68 <ftello64@plt+0x296a0>
   3af40:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3af44:	ldr	r1, [fp, #-120]	; 0xffffff88
   3af48:	movw	r2, #40	; 0x28
   3af4c:	mul	r1, r1, r2
   3af50:	add	r0, r0, r1
   3af54:	ldr	r0, [r0, #12]
   3af58:	ldr	r1, [fp, #-204]	; 0xffffff34
   3af5c:	cmp	r0, r1
   3af60:	beq	3afc8 <ftello64@plt+0x29700>
   3af64:	b	3b010 <ftello64@plt+0x29748>
   3af68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3af6c:	ldr	r1, [fp, #-120]	; 0xffffff88
   3af70:	movw	r2, #40	; 0x28
   3af74:	mul	r1, r1, r2
   3af78:	add	r0, r0, r1
   3af7c:	ldr	r0, [r0, #4]
   3af80:	ldr	r1, [fp, #-212]	; 0xffffff2c
   3af84:	cmp	r0, r1
   3af88:	bne	3b010 <ftello64@plt+0x29748>
   3af8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3af90:	ldr	r1, [fp, #-120]	; 0xffffff88
   3af94:	movw	r2, #40	; 0x28
   3af98:	mul	r1, r1, r2
   3af9c:	add	r0, r0, r1
   3afa0:	ldr	r0, [r0]
   3afa4:	ldr	r1, [fp, #-216]	; 0xffffff28
   3afa8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3afac:	ldr	ip, [fp, #-120]	; 0xffffff88
   3afb0:	mul	r2, ip, r2
   3afb4:	add	r2, r3, r2
   3afb8:	ldr	r2, [r2, #4]
   3afbc:	bl	115ec <memcmp@plt>
   3afc0:	cmp	r0, #0
   3afc4:	bne	3b010 <ftello64@plt+0x29748>
   3afc8:	ldr	r0, [fp, #-120]	; 0xffffff88
   3afcc:	add	r0, r0, #1
   3afd0:	str	r0, [fp, #-120]	; 0xffffff88
   3afd4:	ldr	r0, [fp, #-212]	; 0xffffff2c
   3afd8:	ldr	r1, [fp, #-216]	; 0xffffff28
   3afdc:	add	r0, r1, r0
   3afe0:	str	r0, [fp, #-216]	; 0xffffff28
   3afe4:	movw	r0, #0
   3afe8:	strb	r0, [fp, #-220]	; 0xffffff24
   3afec:	ldr	r0, [fp, #-120]	; 0xffffff88
   3aff0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3aff4:	cmp	r0, r1
   3aff8:	bne	3b00c <ftello64@plt+0x29744>
   3affc:	ldr	r0, [fp, #-160]	; 0xffffff60
   3b000:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3b004:	str	r0, [r1]
   3b008:	b	3b140 <ftello64@plt+0x29878>
   3b00c:	b	3b13c <ftello64@plt+0x29874>
   3b010:	ldr	r0, [fp, #-120]	; 0xffffff88
   3b014:	cmp	r0, #0
   3b018:	bls	3b0c4 <ftello64@plt+0x297fc>
   3b01c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3b020:	ldr	r1, [fp, #-120]	; 0xffffff88
   3b024:	add	r0, r0, r1, lsl #2
   3b028:	ldr	r0, [r0]
   3b02c:	str	r0, [fp, #-236]	; 0xffffff14
   3b030:	ldr	r0, [fp, #-236]	; 0xffffff14
   3b034:	ldr	r1, [fp, #-120]	; 0xffffff88
   3b038:	sub	r0, r1, r0
   3b03c:	str	r0, [fp, #-120]	; 0xffffff88
   3b040:	ldr	r0, [fp, #-236]	; 0xffffff14
   3b044:	cmp	r0, #0
   3b048:	bls	3b0c0 <ftello64@plt+0x297f8>
   3b04c:	sub	r0, fp, #176	; 0xb0
   3b050:	bl	3b424 <ftello64@plt+0x29b5c>
   3b054:	ldrb	r0, [fp, #-152]	; 0xffffff68
   3b058:	tst	r0, #1
   3b05c:	movw	r0, #0
   3b060:	str	r0, [fp, #-268]	; 0xfffffef4
   3b064:	beq	3b07c <ftello64@plt+0x297b4>
   3b068:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3b06c:	cmp	r0, #0
   3b070:	movw	r0, #0
   3b074:	moveq	r0, #1
   3b078:	str	r0, [fp, #-268]	; 0xfffffef4
   3b07c:	ldr	r0, [fp, #-268]	; 0xfffffef4
   3b080:	mvn	r1, #0
   3b084:	eor	r0, r0, r1
   3b088:	tst	r0, #1
   3b08c:	bne	3b094 <ftello64@plt+0x297cc>
   3b090:	bl	1188c <abort@plt>
   3b094:	ldr	r0, [fp, #-156]	; 0xffffff64
   3b098:	ldr	r1, [fp, #-160]	; 0xffffff60
   3b09c:	add	r0, r1, r0
   3b0a0:	str	r0, [fp, #-160]	; 0xffffff60
   3b0a4:	movw	r0, #0
   3b0a8:	strb	r0, [fp, #-164]	; 0xffffff5c
   3b0ac:	ldr	r0, [fp, #-236]	; 0xffffff14
   3b0b0:	mvn	r1, #0
   3b0b4:	add	r0, r0, r1
   3b0b8:	str	r0, [fp, #-236]	; 0xffffff14
   3b0bc:	b	3b040 <ftello64@plt+0x29778>
   3b0c0:	b	3b138 <ftello64@plt+0x29870>
   3b0c4:	sub	r0, fp, #176	; 0xb0
   3b0c8:	bl	3b424 <ftello64@plt+0x29b5c>
   3b0cc:	ldrb	r0, [fp, #-152]	; 0xffffff68
   3b0d0:	tst	r0, #1
   3b0d4:	movw	r0, #0
   3b0d8:	str	r0, [fp, #-272]	; 0xfffffef0
   3b0dc:	beq	3b0f4 <ftello64@plt+0x2982c>
   3b0e0:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3b0e4:	cmp	r0, #0
   3b0e8:	movw	r0, #0
   3b0ec:	moveq	r0, #1
   3b0f0:	str	r0, [fp, #-272]	; 0xfffffef0
   3b0f4:	ldr	r0, [fp, #-272]	; 0xfffffef0
   3b0f8:	mvn	r1, #0
   3b0fc:	eor	r0, r0, r1
   3b100:	tst	r0, #1
   3b104:	bne	3b10c <ftello64@plt+0x29844>
   3b108:	bl	1188c <abort@plt>
   3b10c:	ldr	r0, [fp, #-156]	; 0xffffff64
   3b110:	ldr	r1, [fp, #-160]	; 0xffffff60
   3b114:	add	r0, r1, r0
   3b118:	str	r0, [fp, #-160]	; 0xffffff60
   3b11c:	movw	r0, #0
   3b120:	strb	r0, [fp, #-164]	; 0xffffff5c
   3b124:	ldr	r1, [fp, #-212]	; 0xffffff2c
   3b128:	ldr	r2, [fp, #-216]	; 0xffffff28
   3b12c:	add	r1, r2, r1
   3b130:	str	r1, [fp, #-216]	; 0xffffff28
   3b134:	strb	r0, [fp, #-220]	; 0xffffff24
   3b138:	b	3b13c <ftello64@plt+0x29874>
   3b13c:	b	3aed0 <ftello64@plt+0x29608>
   3b140:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b144:	bl	3da88 <ftello64@plt+0x2c1c0>
   3b148:	movw	r0, #1
   3b14c:	and	r0, r0, #1
   3b150:	strb	r0, [fp, #-9]
   3b154:	ldrb	r0, [fp, #-9]
   3b158:	and	r0, r0, #1
   3b15c:	sub	sp, fp, #8
   3b160:	pop	{r4, r5, fp, pc}
   3b164:	rsceq	fp, r8, #188416	; 0x2e000
   3b168:	push	{r4, r5, fp, lr}
   3b16c:	add	fp, sp, #8
   3b170:	sub	sp, sp, #64	; 0x40
   3b174:	ldr	ip, [pc, #676]	; 3b420 <ftello64@plt+0x29b58>
   3b178:	str	r0, [fp, #-16]
   3b17c:	str	r1, [fp, #-20]	; 0xffffffec
   3b180:	str	r2, [fp, #-24]	; 0xffffffe8
   3b184:	str	r3, [fp, #-28]	; 0xffffffe4
   3b188:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3b18c:	str	r0, [fp, #-32]	; 0xffffffe0
   3b190:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b194:	cmp	ip, r0
   3b198:	bcs	3b1a8 <ftello64@plt+0x298e0>
   3b19c:	movw	r0, #0
   3b1a0:	str	r0, [fp, #-64]	; 0xffffffc0
   3b1a4:	b	3b204 <ftello64@plt+0x2993c>
   3b1a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b1ac:	lsl	r0, r0, #2
   3b1b0:	movw	r1, #4017	; 0xfb1
   3b1b4:	cmp	r0, r1
   3b1b8:	bcs	3b1ec <ftello64@plt+0x29924>
   3b1bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b1c0:	mov	r1, #22
   3b1c4:	add	r0, r1, r0, lsl #2
   3b1c8:	bic	r0, r0, #6
   3b1cc:	mov	r1, sp
   3b1d0:	sub	r0, r1, r0
   3b1d4:	mov	sp, r0
   3b1d8:	add	r0, r0, #15
   3b1dc:	mvn	r1, #15
   3b1e0:	and	r0, r0, r1
   3b1e4:	str	r0, [fp, #-68]	; 0xffffffbc
   3b1e8:	b	3b1fc <ftello64@plt+0x29934>
   3b1ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3b1f0:	lsl	r0, r0, #2
   3b1f4:	bl	3d964 <ftello64@plt+0x2c09c>
   3b1f8:	str	r0, [fp, #-68]	; 0xffffffbc
   3b1fc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   3b200:	str	r0, [fp, #-64]	; 0xffffffc0
   3b204:	ldr	r0, [fp, #-64]	; 0xffffffc0
   3b208:	str	r0, [fp, #-36]	; 0xffffffdc
   3b20c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3b210:	movw	r1, #0
   3b214:	cmp	r0, r1
   3b218:	bne	3b22c <ftello64@plt+0x29964>
   3b21c:	movw	r0, #0
   3b220:	and	r0, r0, #1
   3b224:	strb	r0, [fp, #-9]
   3b228:	b	3b410 <ftello64@plt+0x29b48>
   3b22c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3b230:	movw	r1, #1
   3b234:	str	r1, [r0, #4]
   3b238:	movw	r0, #0
   3b23c:	str	r0, [fp, #-44]	; 0xffffffd4
   3b240:	movw	r0, #2
   3b244:	str	r0, [fp, #-40]	; 0xffffffd8
   3b248:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b24c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3b250:	cmp	r0, r1
   3b254:	bcs	3b30c <ftello64@plt+0x29a44>
   3b258:	ldr	r0, [fp, #-20]	; 0xffffffec
   3b25c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   3b260:	sub	r1, r1, #1
   3b264:	add	r0, r0, r1
   3b268:	ldrb	r0, [r0]
   3b26c:	strb	r0, [fp, #-45]	; 0xffffffd3
   3b270:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   3b274:	ldr	r1, [fp, #-20]	; 0xffffffec
   3b278:	ldr	r2, [fp, #-44]	; 0xffffffd4
   3b27c:	add	r1, r1, r2
   3b280:	ldrb	r1, [r1]
   3b284:	cmp	r0, r1
   3b288:	bne	3b2b4 <ftello64@plt+0x299ec>
   3b28c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b290:	ldr	r1, [fp, #-44]	; 0xffffffd4
   3b294:	add	r1, r1, #1
   3b298:	str	r1, [fp, #-44]	; 0xffffffd4
   3b29c:	sub	r0, r0, r1
   3b2a0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3b2a4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3b2a8:	add	r1, r1, r2, lsl #2
   3b2ac:	str	r0, [r1]
   3b2b0:	b	3b2f8 <ftello64@plt+0x29a30>
   3b2b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3b2b8:	cmp	r0, #0
   3b2bc:	bne	3b2d8 <ftello64@plt+0x29a10>
   3b2c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b2c4:	mov	r1, r0
   3b2c8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   3b2cc:	add	r0, r2, r0, lsl #2
   3b2d0:	str	r1, [r0]
   3b2d4:	b	3b2f8 <ftello64@plt+0x29a30>
   3b2d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3b2dc:	mov	r1, r0
   3b2e0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   3b2e4:	add	r0, r2, r0, lsl #2
   3b2e8:	ldr	r0, [r0]
   3b2ec:	sub	r0, r1, r0
   3b2f0:	str	r0, [fp, #-44]	; 0xffffffd4
   3b2f4:	b	3b270 <ftello64@plt+0x299a8>
   3b2f8:	b	3b2fc <ftello64@plt+0x29a34>
   3b2fc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3b300:	add	r0, r0, #1
   3b304:	str	r0, [fp, #-40]	; 0xffffffd8
   3b308:	b	3b248 <ftello64@plt+0x29980>
   3b30c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3b310:	movw	r1, #0
   3b314:	str	r1, [r0]
   3b318:	str	r1, [fp, #-52]	; 0xffffffcc
   3b31c:	ldr	r0, [fp, #-16]
   3b320:	str	r0, [fp, #-56]	; 0xffffffc8
   3b324:	ldr	r0, [fp, #-16]
   3b328:	str	r0, [fp, #-60]	; 0xffffffc4
   3b32c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3b330:	ldrb	r0, [r0]
   3b334:	cmp	r0, #0
   3b338:	beq	3b3fc <ftello64@plt+0x29b34>
   3b33c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3b340:	ldr	r1, [fp, #-52]	; 0xffffffcc
   3b344:	add	r0, r0, r1
   3b348:	ldrb	r0, [r0]
   3b34c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   3b350:	ldrb	r1, [r1]
   3b354:	cmp	r0, r1
   3b358:	bne	3b398 <ftello64@plt+0x29ad0>
   3b35c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3b360:	add	r0, r0, #1
   3b364:	str	r0, [fp, #-52]	; 0xffffffcc
   3b368:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3b36c:	add	r0, r0, #1
   3b370:	str	r0, [fp, #-60]	; 0xffffffc4
   3b374:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3b378:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3b37c:	cmp	r0, r1
   3b380:	bne	3b394 <ftello64@plt+0x29acc>
   3b384:	ldr	r0, [fp, #-56]	; 0xffffffc8
   3b388:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3b38c:	str	r0, [r1]
   3b390:	b	3b3fc <ftello64@plt+0x29b34>
   3b394:	b	3b3f8 <ftello64@plt+0x29b30>
   3b398:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3b39c:	cmp	r0, #0
   3b3a0:	bls	3b3dc <ftello64@plt+0x29b14>
   3b3a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3b3a8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   3b3ac:	ldr	r0, [r0, r1, lsl #2]
   3b3b0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   3b3b4:	add	r0, r1, r0
   3b3b8:	str	r0, [fp, #-56]	; 0xffffffc8
   3b3bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3b3c0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   3b3c4:	add	r0, r0, r1, lsl #2
   3b3c8:	ldr	r0, [r0]
   3b3cc:	ldr	r1, [fp, #-52]	; 0xffffffcc
   3b3d0:	sub	r0, r1, r0
   3b3d4:	str	r0, [fp, #-52]	; 0xffffffcc
   3b3d8:	b	3b3f4 <ftello64@plt+0x29b2c>
   3b3dc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   3b3e0:	add	r0, r0, #1
   3b3e4:	str	r0, [fp, #-56]	; 0xffffffc8
   3b3e8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3b3ec:	add	r0, r0, #1
   3b3f0:	str	r0, [fp, #-60]	; 0xffffffc4
   3b3f4:	b	3b3f8 <ftello64@plt+0x29b30>
   3b3f8:	b	3b32c <ftello64@plt+0x29a64>
   3b3fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3b400:	bl	3da88 <ftello64@plt+0x2c1c0>
   3b404:	movw	r0, #1
   3b408:	and	r0, r0, #1
   3b40c:	strb	r0, [fp, #-9]
   3b410:	ldrb	r0, [fp, #-9]
   3b414:	and	r0, r0, #1
   3b418:	sub	sp, fp, #8
   3b41c:	pop	{r4, r5, fp, pc}
   3b420:	svcne	0x00ffffff
   3b424:	push	{fp, lr}
   3b428:	mov	fp, sp
   3b42c:	sub	sp, sp, #24
   3b430:	str	r0, [fp, #-4]
   3b434:	ldr	r0, [fp, #-4]
   3b438:	ldrb	r0, [r0, #12]
   3b43c:	tst	r0, #1
   3b440:	beq	3b448 <ftello64@plt+0x29b80>
   3b444:	b	3b680 <ftello64@plt+0x29db8>
   3b448:	ldr	r0, [fp, #-4]
   3b44c:	ldrb	r0, [r0]
   3b450:	tst	r0, #1
   3b454:	beq	3b45c <ftello64@plt+0x29b94>
   3b458:	b	3b4e8 <ftello64@plt+0x29c20>
   3b45c:	ldr	r0, [fp, #-4]
   3b460:	ldr	r0, [r0, #16]
   3b464:	ldrb	r0, [r0]
   3b468:	bl	3dc04 <ftello64@plt+0x2c33c>
   3b46c:	tst	r0, #1
   3b470:	beq	3b4a4 <ftello64@plt+0x29bdc>
   3b474:	ldr	r0, [fp, #-4]
   3b478:	movw	r1, #1
   3b47c:	str	r1, [r0, #20]
   3b480:	ldr	r0, [fp, #-4]
   3b484:	ldr	r0, [r0, #16]
   3b488:	ldrb	r0, [r0]
   3b48c:	ldr	r1, [fp, #-4]
   3b490:	str	r0, [r1, #28]
   3b494:	ldr	r0, [fp, #-4]
   3b498:	movw	r1, #1
   3b49c:	strb	r1, [r0, #24]
   3b4a0:	b	3b674 <ftello64@plt+0x29dac>
   3b4a4:	ldr	r0, [fp, #-4]
   3b4a8:	add	r0, r0, #4
   3b4ac:	bl	115e0 <mbsinit@plt>
   3b4b0:	cmp	r0, #0
   3b4b4:	beq	3b4bc <ftello64@plt+0x29bf4>
   3b4b8:	b	3b4dc <ftello64@plt+0x29c14>
   3b4bc:	movw	r0, #62586	; 0xf47a
   3b4c0:	movt	r0, #3
   3b4c4:	movw	r1, #62711	; 0xf4f7
   3b4c8:	movt	r1, #3
   3b4cc:	movw	r2, #143	; 0x8f
   3b4d0:	movw	r3, #62727	; 0xf507
   3b4d4:	movt	r3, #3
   3b4d8:	bl	118b0 <__assert_fail@plt>
   3b4dc:	ldr	r0, [fp, #-4]
   3b4e0:	movw	r1, #1
   3b4e4:	strb	r1, [r0]
   3b4e8:	ldr	r0, [fp, #-4]
   3b4ec:	add	r0, r0, #16
   3b4f0:	add	r0, r0, #12
   3b4f4:	ldr	r1, [fp, #-4]
   3b4f8:	ldr	r1, [r1, #16]
   3b4fc:	ldr	r2, [fp, #-4]
   3b500:	ldr	r2, [r2, #16]
   3b504:	str	r0, [fp, #-8]
   3b508:	str	r1, [sp, #12]
   3b50c:	str	r2, [sp, #8]
   3b510:	bl	11664 <__ctype_get_mb_cur_max@plt>
   3b514:	ldr	r1, [sp, #8]
   3b518:	str	r0, [sp, #4]
   3b51c:	mov	r0, r1
   3b520:	ldr	r1, [sp, #4]
   3b524:	bl	3d224 <ftello64@plt+0x2b95c>
   3b528:	ldr	r1, [fp, #-4]
   3b52c:	add	r3, r1, #4
   3b530:	ldr	r1, [fp, #-8]
   3b534:	str	r0, [sp]
   3b538:	mov	r0, r1
   3b53c:	ldr	r1, [sp, #12]
   3b540:	ldr	r2, [sp]
   3b544:	bl	3a2b0 <ftello64@plt+0x289e8>
   3b548:	ldr	r1, [fp, #-4]
   3b54c:	str	r0, [r1, #20]
   3b550:	ldr	r0, [fp, #-4]
   3b554:	ldr	r0, [r0, #20]
   3b558:	cmn	r0, #1
   3b55c:	bne	3b57c <ftello64@plt+0x29cb4>
   3b560:	ldr	r0, [fp, #-4]
   3b564:	movw	r1, #1
   3b568:	str	r1, [r0, #20]
   3b56c:	ldr	r0, [fp, #-4]
   3b570:	movw	r1, #0
   3b574:	strb	r1, [r0, #24]
   3b578:	b	3b670 <ftello64@plt+0x29da8>
   3b57c:	ldr	r0, [fp, #-4]
   3b580:	ldr	r0, [r0, #20]
   3b584:	cmn	r0, #2
   3b588:	bne	3b5b0 <ftello64@plt+0x29ce8>
   3b58c:	ldr	r0, [fp, #-4]
   3b590:	ldr	r0, [r0, #16]
   3b594:	bl	1173c <strlen@plt>
   3b598:	ldr	r1, [fp, #-4]
   3b59c:	str	r0, [r1, #20]
   3b5a0:	ldr	r0, [fp, #-4]
   3b5a4:	movw	r1, #0
   3b5a8:	strb	r1, [r0, #24]
   3b5ac:	b	3b66c <ftello64@plt+0x29da4>
   3b5b0:	ldr	r0, [fp, #-4]
   3b5b4:	ldr	r0, [r0, #20]
   3b5b8:	cmp	r0, #0
   3b5bc:	bne	3b63c <ftello64@plt+0x29d74>
   3b5c0:	ldr	r0, [fp, #-4]
   3b5c4:	movw	r1, #1
   3b5c8:	str	r1, [r0, #20]
   3b5cc:	ldr	r0, [fp, #-4]
   3b5d0:	ldr	r0, [r0, #16]
   3b5d4:	ldrb	r0, [r0]
   3b5d8:	cmp	r0, #0
   3b5dc:	bne	3b5e4 <ftello64@plt+0x29d1c>
   3b5e0:	b	3b604 <ftello64@plt+0x29d3c>
   3b5e4:	movw	r0, #62670	; 0xf4ce
   3b5e8:	movt	r0, #3
   3b5ec:	movw	r1, #62711	; 0xf4f7
   3b5f0:	movt	r1, #3
   3b5f4:	movw	r2, #171	; 0xab
   3b5f8:	movw	r3, #62727	; 0xf507
   3b5fc:	movt	r3, #3
   3b600:	bl	118b0 <__assert_fail@plt>
   3b604:	ldr	r0, [fp, #-4]
   3b608:	ldr	r0, [r0, #28]
   3b60c:	cmp	r0, #0
   3b610:	bne	3b618 <ftello64@plt+0x29d50>
   3b614:	b	3b638 <ftello64@plt+0x29d70>
   3b618:	movw	r0, #62693	; 0xf4e5
   3b61c:	movt	r0, #3
   3b620:	movw	r1, #62711	; 0xf4f7
   3b624:	movt	r1, #3
   3b628:	movw	r2, #172	; 0xac
   3b62c:	movw	r3, #62727	; 0xf507
   3b630:	movt	r3, #3
   3b634:	bl	118b0 <__assert_fail@plt>
   3b638:	b	3b63c <ftello64@plt+0x29d74>
   3b63c:	ldr	r0, [fp, #-4]
   3b640:	movw	r1, #1
   3b644:	strb	r1, [r0, #24]
   3b648:	ldr	r0, [fp, #-4]
   3b64c:	add	r0, r0, #4
   3b650:	bl	115e0 <mbsinit@plt>
   3b654:	cmp	r0, #0
   3b658:	beq	3b668 <ftello64@plt+0x29da0>
   3b65c:	ldr	r0, [fp, #-4]
   3b660:	movw	r1, #0
   3b664:	strb	r1, [r0]
   3b668:	b	3b66c <ftello64@plt+0x29da4>
   3b66c:	b	3b670 <ftello64@plt+0x29da8>
   3b670:	b	3b674 <ftello64@plt+0x29dac>
   3b674:	ldr	r0, [fp, #-4]
   3b678:	movw	r1, #1
   3b67c:	strb	r1, [r0, #12]
   3b680:	mov	sp, fp
   3b684:	pop	{fp, pc}
   3b688:	sub	sp, sp, #8
   3b68c:	str	r0, [sp, #4]
   3b690:	str	r1, [sp]
   3b694:	ldr	r0, [sp]
   3b698:	ldr	r1, [sp, #4]
   3b69c:	ldr	r2, [r1, #16]
   3b6a0:	add	r0, r2, r0
   3b6a4:	str	r0, [r1, #16]
   3b6a8:	add	sp, sp, #8
   3b6ac:	bx	lr
   3b6b0:	push	{fp, lr}
   3b6b4:	mov	fp, sp
   3b6b8:	sub	sp, sp, #8
   3b6bc:	str	r0, [sp, #4]
   3b6c0:	str	r1, [sp]
   3b6c4:	ldr	r0, [sp]
   3b6c8:	ldrb	r0, [r0]
   3b6cc:	ldr	r1, [sp, #4]
   3b6d0:	and	r2, r0, #1
   3b6d4:	strb	r2, [r1]
   3b6d8:	tst	r0, #1
   3b6dc:	beq	3b6fc <ftello64@plt+0x29e34>
   3b6e0:	ldr	r0, [sp, #4]
   3b6e4:	ldr	r1, [sp]
   3b6e8:	ldr	r2, [r1, #4]
   3b6ec:	str	r2, [r0, #4]
   3b6f0:	ldr	r1, [r1, #8]
   3b6f4:	str	r1, [r0, #8]
   3b6f8:	b	3b714 <ftello64@plt+0x29e4c>
   3b6fc:	ldr	r0, [sp, #4]
   3b700:	add	r0, r0, #4
   3b704:	movw	r1, #0
   3b708:	and	r1, r1, #255	; 0xff
   3b70c:	movw	r2, #8
   3b710:	bl	11790 <memset@plt>
   3b714:	ldr	r0, [sp]
   3b718:	ldrb	r0, [r0, #12]
   3b71c:	ldr	r1, [sp, #4]
   3b720:	and	r0, r0, #1
   3b724:	strb	r0, [r1, #12]
   3b728:	ldr	r0, [sp, #4]
   3b72c:	add	r0, r0, #16
   3b730:	ldr	r1, [sp]
   3b734:	add	r1, r1, #16
   3b738:	bl	3db54 <ftello64@plt+0x2c28c>
   3b73c:	mov	sp, fp
   3b740:	pop	{fp, pc}
   3b744:	push	{fp, lr}
   3b748:	mov	fp, sp
   3b74c:	sub	sp, sp, #96	; 0x60
   3b750:	str	r0, [fp, #-8]
   3b754:	str	r1, [fp, #-12]
   3b758:	str	r2, [fp, #-16]
   3b75c:	b	3bb14 <ftello64@plt+0x2a24c>
   3b760:	b	3b934 <ftello64@plt+0x2a06c>
   3b764:	ldr	r0, [fp, #-16]
   3b768:	cmp	r0, #0
   3b76c:	bcs	3b870 <ftello64@plt+0x29fa8>
   3b770:	ldr	r0, [fp, #-12]
   3b774:	cmp	r0, #0
   3b778:	bcs	3b800 <ftello64@plt+0x29f38>
   3b77c:	b	3b79c <ftello64@plt+0x29ed4>
   3b780:	ldr	r0, [fp, #-12]
   3b784:	ldr	r1, [fp, #-16]
   3b788:	movw	r2, #127	; 0x7f
   3b78c:	udiv	r1, r2, r1
   3b790:	cmp	r0, r1
   3b794:	bcc	3b904 <ftello64@plt+0x2a03c>
   3b798:	b	3b91c <ftello64@plt+0x2a054>
   3b79c:	b	3b7b0 <ftello64@plt+0x29ee8>
   3b7a0:	ldr	r0, [fp, #-16]
   3b7a4:	cmp	r0, #1
   3b7a8:	bcc	3b7c0 <ftello64@plt+0x29ef8>
   3b7ac:	b	3b7cc <ftello64@plt+0x29f04>
   3b7b0:	ldr	r0, [fp, #-16]
   3b7b4:	movw	r1, #0
   3b7b8:	cmp	r1, r0
   3b7bc:	bcs	3b7cc <ftello64@plt+0x29f04>
   3b7c0:	movw	r0, #0
   3b7c4:	str	r0, [fp, #-24]	; 0xffffffe8
   3b7c8:	b	3b7e4 <ftello64@plt+0x29f1c>
   3b7cc:	ldr	r0, [fp, #-16]
   3b7d0:	movw	r1, #0
   3b7d4:	sub	r0, r1, r0
   3b7d8:	movw	r1, #127	; 0x7f
   3b7dc:	udiv	r0, r1, r0
   3b7e0:	str	r0, [fp, #-24]	; 0xffffffe8
   3b7e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3b7e8:	ldr	r1, [fp, #-12]
   3b7ec:	mvn	r2, #0
   3b7f0:	sub	r1, r2, r1
   3b7f4:	cmp	r0, r1
   3b7f8:	bls	3b904 <ftello64@plt+0x2a03c>
   3b7fc:	b	3b91c <ftello64@plt+0x2a054>
   3b800:	ldr	r0, [fp, #-16]
   3b804:	cmn	r0, #1
   3b808:	bne	3b854 <ftello64@plt+0x29f8c>
   3b80c:	b	3b82c <ftello64@plt+0x29f64>
   3b810:	ldr	r0, [fp, #-12]
   3b814:	mvn	r1, #127	; 0x7f
   3b818:	add	r0, r0, r1
   3b81c:	movw	r1, #0
   3b820:	cmp	r1, r0
   3b824:	bcc	3b904 <ftello64@plt+0x2a03c>
   3b828:	b	3b91c <ftello64@plt+0x2a054>
   3b82c:	ldr	r0, [fp, #-12]
   3b830:	movw	r1, #0
   3b834:	cmp	r1, r0
   3b838:	bcs	3b91c <ftello64@plt+0x2a054>
   3b83c:	ldr	r0, [fp, #-12]
   3b840:	sub	r0, r0, #1
   3b844:	movw	r1, #127	; 0x7f
   3b848:	cmp	r1, r0
   3b84c:	bcc	3b904 <ftello64@plt+0x2a03c>
   3b850:	b	3b91c <ftello64@plt+0x2a054>
   3b854:	ldr	r0, [fp, #-16]
   3b858:	mvn	r1, #127	; 0x7f
   3b85c:	udiv	r0, r1, r0
   3b860:	ldr	r1, [fp, #-12]
   3b864:	cmp	r0, r1
   3b868:	bcc	3b904 <ftello64@plt+0x2a03c>
   3b86c:	b	3b91c <ftello64@plt+0x2a054>
   3b870:	ldr	r0, [fp, #-16]
   3b874:	cmp	r0, #0
   3b878:	bne	3b880 <ftello64@plt+0x29fb8>
   3b87c:	b	3b91c <ftello64@plt+0x2a054>
   3b880:	ldr	r0, [fp, #-12]
   3b884:	cmp	r0, #0
   3b888:	bcs	3b8ec <ftello64@plt+0x2a024>
   3b88c:	ldr	r0, [fp, #-12]
   3b890:	cmn	r0, #1
   3b894:	bne	3b8d0 <ftello64@plt+0x2a008>
   3b898:	b	3b8b8 <ftello64@plt+0x29ff0>
   3b89c:	ldr	r0, [fp, #-16]
   3b8a0:	mvn	r1, #127	; 0x7f
   3b8a4:	add	r0, r0, r1
   3b8a8:	movw	r1, #0
   3b8ac:	cmp	r1, r0
   3b8b0:	bcc	3b904 <ftello64@plt+0x2a03c>
   3b8b4:	b	3b91c <ftello64@plt+0x2a054>
   3b8b8:	ldr	r0, [fp, #-16]
   3b8bc:	sub	r0, r0, #1
   3b8c0:	movw	r1, #127	; 0x7f
   3b8c4:	cmp	r1, r0
   3b8c8:	bcc	3b904 <ftello64@plt+0x2a03c>
   3b8cc:	b	3b91c <ftello64@plt+0x2a054>
   3b8d0:	ldr	r0, [fp, #-12]
   3b8d4:	mvn	r1, #127	; 0x7f
   3b8d8:	udiv	r0, r1, r0
   3b8dc:	ldr	r1, [fp, #-16]
   3b8e0:	cmp	r0, r1
   3b8e4:	bcc	3b904 <ftello64@plt+0x2a03c>
   3b8e8:	b	3b91c <ftello64@plt+0x2a054>
   3b8ec:	ldr	r0, [fp, #-16]
   3b8f0:	movw	r1, #127	; 0x7f
   3b8f4:	udiv	r0, r1, r0
   3b8f8:	ldr	r1, [fp, #-12]
   3b8fc:	cmp	r0, r1
   3b900:	bcs	3b91c <ftello64@plt+0x2a054>
   3b904:	ldr	r0, [fp, #-12]
   3b908:	ldr	r1, [fp, #-16]
   3b90c:	mul	r0, r0, r1
   3b910:	sxtb	r0, r0
   3b914:	str	r0, [fp, #-20]	; 0xffffffec
   3b918:	b	3ca44 <ftello64@plt+0x2b17c>
   3b91c:	ldr	r0, [fp, #-12]
   3b920:	ldr	r1, [fp, #-16]
   3b924:	mul	r0, r0, r1
   3b928:	sxtb	r0, r0
   3b92c:	str	r0, [fp, #-20]	; 0xffffffec
   3b930:	b	3ca5c <ftello64@plt+0x2b194>
   3b934:	ldr	r0, [fp, #-16]
   3b938:	cmp	r0, #0
   3b93c:	bcs	3ba48 <ftello64@plt+0x2a180>
   3b940:	ldr	r0, [fp, #-12]
   3b944:	cmp	r0, #0
   3b948:	bcs	3b9d0 <ftello64@plt+0x2a108>
   3b94c:	b	3b96c <ftello64@plt+0x2a0a4>
   3b950:	ldr	r0, [fp, #-12]
   3b954:	ldr	r1, [fp, #-16]
   3b958:	movw	r2, #255	; 0xff
   3b95c:	udiv	r1, r2, r1
   3b960:	cmp	r0, r1
   3b964:	bcc	3bae4 <ftello64@plt+0x2a21c>
   3b968:	b	3bafc <ftello64@plt+0x2a234>
   3b96c:	b	3b980 <ftello64@plt+0x2a0b8>
   3b970:	ldr	r0, [fp, #-16]
   3b974:	cmp	r0, #1
   3b978:	bcc	3b990 <ftello64@plt+0x2a0c8>
   3b97c:	b	3b99c <ftello64@plt+0x2a0d4>
   3b980:	ldr	r0, [fp, #-16]
   3b984:	movw	r1, #0
   3b988:	cmp	r1, r0
   3b98c:	bcs	3b99c <ftello64@plt+0x2a0d4>
   3b990:	movw	r0, #0
   3b994:	str	r0, [fp, #-28]	; 0xffffffe4
   3b998:	b	3b9b4 <ftello64@plt+0x2a0ec>
   3b99c:	ldr	r0, [fp, #-16]
   3b9a0:	movw	r1, #0
   3b9a4:	sub	r0, r1, r0
   3b9a8:	movw	r1, #255	; 0xff
   3b9ac:	udiv	r0, r1, r0
   3b9b0:	str	r0, [fp, #-28]	; 0xffffffe4
   3b9b4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3b9b8:	ldr	r1, [fp, #-12]
   3b9bc:	mvn	r2, #0
   3b9c0:	sub	r1, r2, r1
   3b9c4:	cmp	r0, r1
   3b9c8:	bls	3bae4 <ftello64@plt+0x2a21c>
   3b9cc:	b	3bafc <ftello64@plt+0x2a234>
   3b9d0:	b	3b9d8 <ftello64@plt+0x2a110>
   3b9d4:	b	3b9dc <ftello64@plt+0x2a114>
   3b9d8:	b	3ba2c <ftello64@plt+0x2a164>
   3b9dc:	ldr	r0, [fp, #-16]
   3b9e0:	cmn	r0, #1
   3b9e4:	bne	3ba2c <ftello64@plt+0x2a164>
   3b9e8:	b	3ba04 <ftello64@plt+0x2a13c>
   3b9ec:	ldr	r0, [fp, #-12]
   3b9f0:	add	r0, r0, #0
   3b9f4:	movw	r1, #0
   3b9f8:	cmp	r1, r0
   3b9fc:	bcc	3bae4 <ftello64@plt+0x2a21c>
   3ba00:	b	3bafc <ftello64@plt+0x2a234>
   3ba04:	ldr	r0, [fp, #-12]
   3ba08:	movw	r1, #0
   3ba0c:	cmp	r1, r0
   3ba10:	bcs	3bafc <ftello64@plt+0x2a234>
   3ba14:	ldr	r0, [fp, #-12]
   3ba18:	sub	r0, r0, #1
   3ba1c:	mvn	r1, #0
   3ba20:	cmp	r1, r0
   3ba24:	bcc	3bae4 <ftello64@plt+0x2a21c>
   3ba28:	b	3bafc <ftello64@plt+0x2a234>
   3ba2c:	ldr	r0, [fp, #-16]
   3ba30:	movw	r1, #0
   3ba34:	udiv	r0, r1, r0
   3ba38:	ldr	r1, [fp, #-12]
   3ba3c:	cmp	r0, r1
   3ba40:	bcc	3bae4 <ftello64@plt+0x2a21c>
   3ba44:	b	3bafc <ftello64@plt+0x2a234>
   3ba48:	ldr	r0, [fp, #-16]
   3ba4c:	cmp	r0, #0
   3ba50:	bne	3ba58 <ftello64@plt+0x2a190>
   3ba54:	b	3bafc <ftello64@plt+0x2a234>
   3ba58:	ldr	r0, [fp, #-12]
   3ba5c:	cmp	r0, #0
   3ba60:	bcs	3bacc <ftello64@plt+0x2a204>
   3ba64:	b	3ba6c <ftello64@plt+0x2a1a4>
   3ba68:	b	3ba70 <ftello64@plt+0x2a1a8>
   3ba6c:	b	3bab0 <ftello64@plt+0x2a1e8>
   3ba70:	ldr	r0, [fp, #-12]
   3ba74:	cmn	r0, #1
   3ba78:	bne	3bab0 <ftello64@plt+0x2a1e8>
   3ba7c:	b	3ba98 <ftello64@plt+0x2a1d0>
   3ba80:	ldr	r0, [fp, #-16]
   3ba84:	add	r0, r0, #0
   3ba88:	movw	r1, #0
   3ba8c:	cmp	r1, r0
   3ba90:	bcc	3bae4 <ftello64@plt+0x2a21c>
   3ba94:	b	3bafc <ftello64@plt+0x2a234>
   3ba98:	ldr	r0, [fp, #-16]
   3ba9c:	sub	r0, r0, #1
   3baa0:	mvn	r1, #0
   3baa4:	cmp	r1, r0
   3baa8:	bcc	3bae4 <ftello64@plt+0x2a21c>
   3baac:	b	3bafc <ftello64@plt+0x2a234>
   3bab0:	ldr	r0, [fp, #-12]
   3bab4:	movw	r1, #0
   3bab8:	udiv	r0, r1, r0
   3babc:	ldr	r1, [fp, #-16]
   3bac0:	cmp	r0, r1
   3bac4:	bcc	3bae4 <ftello64@plt+0x2a21c>
   3bac8:	b	3bafc <ftello64@plt+0x2a234>
   3bacc:	ldr	r0, [fp, #-16]
   3bad0:	movw	r1, #255	; 0xff
   3bad4:	udiv	r0, r1, r0
   3bad8:	ldr	r1, [fp, #-12]
   3badc:	cmp	r0, r1
   3bae0:	bcs	3bafc <ftello64@plt+0x2a234>
   3bae4:	ldr	r0, [fp, #-12]
   3bae8:	ldr	r1, [fp, #-16]
   3baec:	mul	r0, r0, r1
   3baf0:	and	r0, r0, #255	; 0xff
   3baf4:	str	r0, [fp, #-20]	; 0xffffffec
   3baf8:	b	3ca44 <ftello64@plt+0x2b17c>
   3bafc:	ldr	r0, [fp, #-12]
   3bb00:	ldr	r1, [fp, #-16]
   3bb04:	mul	r0, r0, r1
   3bb08:	and	r0, r0, #255	; 0xff
   3bb0c:	str	r0, [fp, #-20]	; 0xffffffec
   3bb10:	b	3ca5c <ftello64@plt+0x2b194>
   3bb14:	b	3becc <ftello64@plt+0x2a604>
   3bb18:	b	3bcec <ftello64@plt+0x2a424>
   3bb1c:	ldr	r0, [fp, #-16]
   3bb20:	cmp	r0, #0
   3bb24:	bcs	3bc28 <ftello64@plt+0x2a360>
   3bb28:	ldr	r0, [fp, #-12]
   3bb2c:	cmp	r0, #0
   3bb30:	bcs	3bbb8 <ftello64@plt+0x2a2f0>
   3bb34:	b	3bb54 <ftello64@plt+0x2a28c>
   3bb38:	ldr	r0, [fp, #-12]
   3bb3c:	ldr	r1, [fp, #-16]
   3bb40:	movw	r2, #32767	; 0x7fff
   3bb44:	udiv	r1, r2, r1
   3bb48:	cmp	r0, r1
   3bb4c:	bcc	3bcbc <ftello64@plt+0x2a3f4>
   3bb50:	b	3bcd4 <ftello64@plt+0x2a40c>
   3bb54:	b	3bb68 <ftello64@plt+0x2a2a0>
   3bb58:	ldr	r0, [fp, #-16]
   3bb5c:	cmp	r0, #1
   3bb60:	bcc	3bb78 <ftello64@plt+0x2a2b0>
   3bb64:	b	3bb84 <ftello64@plt+0x2a2bc>
   3bb68:	ldr	r0, [fp, #-16]
   3bb6c:	movw	r1, #0
   3bb70:	cmp	r1, r0
   3bb74:	bcs	3bb84 <ftello64@plt+0x2a2bc>
   3bb78:	movw	r0, #0
   3bb7c:	str	r0, [fp, #-32]	; 0xffffffe0
   3bb80:	b	3bb9c <ftello64@plt+0x2a2d4>
   3bb84:	ldr	r0, [fp, #-16]
   3bb88:	movw	r1, #0
   3bb8c:	sub	r0, r1, r0
   3bb90:	movw	r1, #32767	; 0x7fff
   3bb94:	udiv	r0, r1, r0
   3bb98:	str	r0, [fp, #-32]	; 0xffffffe0
   3bb9c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3bba0:	ldr	r1, [fp, #-12]
   3bba4:	mvn	r2, #0
   3bba8:	sub	r1, r2, r1
   3bbac:	cmp	r0, r1
   3bbb0:	bls	3bcbc <ftello64@plt+0x2a3f4>
   3bbb4:	b	3bcd4 <ftello64@plt+0x2a40c>
   3bbb8:	ldr	r0, [fp, #-16]
   3bbbc:	cmn	r0, #1
   3bbc0:	bne	3bc0c <ftello64@plt+0x2a344>
   3bbc4:	b	3bbe4 <ftello64@plt+0x2a31c>
   3bbc8:	ldr	r0, [pc, #3760]	; 3ca80 <ftello64@plt+0x2b1b8>
   3bbcc:	ldr	r1, [fp, #-12]
   3bbd0:	add	r0, r1, r0
   3bbd4:	movw	r1, #0
   3bbd8:	cmp	r1, r0
   3bbdc:	bcc	3bcbc <ftello64@plt+0x2a3f4>
   3bbe0:	b	3bcd4 <ftello64@plt+0x2a40c>
   3bbe4:	ldr	r0, [fp, #-12]
   3bbe8:	movw	r1, #0
   3bbec:	cmp	r1, r0
   3bbf0:	bcs	3bcd4 <ftello64@plt+0x2a40c>
   3bbf4:	ldr	r0, [fp, #-12]
   3bbf8:	sub	r0, r0, #1
   3bbfc:	movw	r1, #32767	; 0x7fff
   3bc00:	cmp	r1, r0
   3bc04:	bcc	3bcbc <ftello64@plt+0x2a3f4>
   3bc08:	b	3bcd4 <ftello64@plt+0x2a40c>
   3bc0c:	ldr	r0, [pc, #3692]	; 3ca80 <ftello64@plt+0x2b1b8>
   3bc10:	ldr	r1, [fp, #-16]
   3bc14:	udiv	r0, r0, r1
   3bc18:	ldr	r1, [fp, #-12]
   3bc1c:	cmp	r0, r1
   3bc20:	bcc	3bcbc <ftello64@plt+0x2a3f4>
   3bc24:	b	3bcd4 <ftello64@plt+0x2a40c>
   3bc28:	ldr	r0, [fp, #-16]
   3bc2c:	cmp	r0, #0
   3bc30:	bne	3bc38 <ftello64@plt+0x2a370>
   3bc34:	b	3bcd4 <ftello64@plt+0x2a40c>
   3bc38:	ldr	r0, [fp, #-12]
   3bc3c:	cmp	r0, #0
   3bc40:	bcs	3bca4 <ftello64@plt+0x2a3dc>
   3bc44:	ldr	r0, [fp, #-12]
   3bc48:	cmn	r0, #1
   3bc4c:	bne	3bc88 <ftello64@plt+0x2a3c0>
   3bc50:	b	3bc70 <ftello64@plt+0x2a3a8>
   3bc54:	ldr	r0, [pc, #3620]	; 3ca80 <ftello64@plt+0x2b1b8>
   3bc58:	ldr	r1, [fp, #-16]
   3bc5c:	add	r0, r1, r0
   3bc60:	movw	r1, #0
   3bc64:	cmp	r1, r0
   3bc68:	bcc	3bcbc <ftello64@plt+0x2a3f4>
   3bc6c:	b	3bcd4 <ftello64@plt+0x2a40c>
   3bc70:	ldr	r0, [fp, #-16]
   3bc74:	sub	r0, r0, #1
   3bc78:	movw	r1, #32767	; 0x7fff
   3bc7c:	cmp	r1, r0
   3bc80:	bcc	3bcbc <ftello64@plt+0x2a3f4>
   3bc84:	b	3bcd4 <ftello64@plt+0x2a40c>
   3bc88:	ldr	r0, [pc, #3568]	; 3ca80 <ftello64@plt+0x2b1b8>
   3bc8c:	ldr	r1, [fp, #-12]
   3bc90:	udiv	r0, r0, r1
   3bc94:	ldr	r1, [fp, #-16]
   3bc98:	cmp	r0, r1
   3bc9c:	bcc	3bcbc <ftello64@plt+0x2a3f4>
   3bca0:	b	3bcd4 <ftello64@plt+0x2a40c>
   3bca4:	ldr	r0, [fp, #-16]
   3bca8:	movw	r1, #32767	; 0x7fff
   3bcac:	udiv	r0, r1, r0
   3bcb0:	ldr	r1, [fp, #-12]
   3bcb4:	cmp	r0, r1
   3bcb8:	bcs	3bcd4 <ftello64@plt+0x2a40c>
   3bcbc:	ldr	r0, [fp, #-12]
   3bcc0:	ldr	r1, [fp, #-16]
   3bcc4:	mul	r0, r0, r1
   3bcc8:	sxth	r0, r0
   3bccc:	str	r0, [fp, #-20]	; 0xffffffec
   3bcd0:	b	3ca44 <ftello64@plt+0x2b17c>
   3bcd4:	ldr	r0, [fp, #-12]
   3bcd8:	ldr	r1, [fp, #-16]
   3bcdc:	mul	r0, r0, r1
   3bce0:	sxth	r0, r0
   3bce4:	str	r0, [fp, #-20]	; 0xffffffec
   3bce8:	b	3ca5c <ftello64@plt+0x2b194>
   3bcec:	ldr	r0, [fp, #-16]
   3bcf0:	cmp	r0, #0
   3bcf4:	bcs	3be00 <ftello64@plt+0x2a538>
   3bcf8:	ldr	r0, [fp, #-12]
   3bcfc:	cmp	r0, #0
   3bd00:	bcs	3bd88 <ftello64@plt+0x2a4c0>
   3bd04:	b	3bd24 <ftello64@plt+0x2a45c>
   3bd08:	ldr	r0, [fp, #-12]
   3bd0c:	ldr	r1, [fp, #-16]
   3bd10:	movw	r2, #65535	; 0xffff
   3bd14:	udiv	r1, r2, r1
   3bd18:	cmp	r0, r1
   3bd1c:	bcc	3be9c <ftello64@plt+0x2a5d4>
   3bd20:	b	3beb4 <ftello64@plt+0x2a5ec>
   3bd24:	b	3bd38 <ftello64@plt+0x2a470>
   3bd28:	ldr	r0, [fp, #-16]
   3bd2c:	cmp	r0, #1
   3bd30:	bcc	3bd48 <ftello64@plt+0x2a480>
   3bd34:	b	3bd54 <ftello64@plt+0x2a48c>
   3bd38:	ldr	r0, [fp, #-16]
   3bd3c:	movw	r1, #0
   3bd40:	cmp	r1, r0
   3bd44:	bcs	3bd54 <ftello64@plt+0x2a48c>
   3bd48:	movw	r0, #0
   3bd4c:	str	r0, [fp, #-36]	; 0xffffffdc
   3bd50:	b	3bd6c <ftello64@plt+0x2a4a4>
   3bd54:	ldr	r0, [fp, #-16]
   3bd58:	movw	r1, #0
   3bd5c:	sub	r0, r1, r0
   3bd60:	movw	r1, #65535	; 0xffff
   3bd64:	udiv	r0, r1, r0
   3bd68:	str	r0, [fp, #-36]	; 0xffffffdc
   3bd6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3bd70:	ldr	r1, [fp, #-12]
   3bd74:	mvn	r2, #0
   3bd78:	sub	r1, r2, r1
   3bd7c:	cmp	r0, r1
   3bd80:	bls	3be9c <ftello64@plt+0x2a5d4>
   3bd84:	b	3beb4 <ftello64@plt+0x2a5ec>
   3bd88:	b	3bd90 <ftello64@plt+0x2a4c8>
   3bd8c:	b	3bd94 <ftello64@plt+0x2a4cc>
   3bd90:	b	3bde4 <ftello64@plt+0x2a51c>
   3bd94:	ldr	r0, [fp, #-16]
   3bd98:	cmn	r0, #1
   3bd9c:	bne	3bde4 <ftello64@plt+0x2a51c>
   3bda0:	b	3bdbc <ftello64@plt+0x2a4f4>
   3bda4:	ldr	r0, [fp, #-12]
   3bda8:	add	r0, r0, #0
   3bdac:	movw	r1, #0
   3bdb0:	cmp	r1, r0
   3bdb4:	bcc	3be9c <ftello64@plt+0x2a5d4>
   3bdb8:	b	3beb4 <ftello64@plt+0x2a5ec>
   3bdbc:	ldr	r0, [fp, #-12]
   3bdc0:	movw	r1, #0
   3bdc4:	cmp	r1, r0
   3bdc8:	bcs	3beb4 <ftello64@plt+0x2a5ec>
   3bdcc:	ldr	r0, [fp, #-12]
   3bdd0:	sub	r0, r0, #1
   3bdd4:	mvn	r1, #0
   3bdd8:	cmp	r1, r0
   3bddc:	bcc	3be9c <ftello64@plt+0x2a5d4>
   3bde0:	b	3beb4 <ftello64@plt+0x2a5ec>
   3bde4:	ldr	r0, [fp, #-16]
   3bde8:	movw	r1, #0
   3bdec:	udiv	r0, r1, r0
   3bdf0:	ldr	r1, [fp, #-12]
   3bdf4:	cmp	r0, r1
   3bdf8:	bcc	3be9c <ftello64@plt+0x2a5d4>
   3bdfc:	b	3beb4 <ftello64@plt+0x2a5ec>
   3be00:	ldr	r0, [fp, #-16]
   3be04:	cmp	r0, #0
   3be08:	bne	3be10 <ftello64@plt+0x2a548>
   3be0c:	b	3beb4 <ftello64@plt+0x2a5ec>
   3be10:	ldr	r0, [fp, #-12]
   3be14:	cmp	r0, #0
   3be18:	bcs	3be84 <ftello64@plt+0x2a5bc>
   3be1c:	b	3be24 <ftello64@plt+0x2a55c>
   3be20:	b	3be28 <ftello64@plt+0x2a560>
   3be24:	b	3be68 <ftello64@plt+0x2a5a0>
   3be28:	ldr	r0, [fp, #-12]
   3be2c:	cmn	r0, #1
   3be30:	bne	3be68 <ftello64@plt+0x2a5a0>
   3be34:	b	3be50 <ftello64@plt+0x2a588>
   3be38:	ldr	r0, [fp, #-16]
   3be3c:	add	r0, r0, #0
   3be40:	movw	r1, #0
   3be44:	cmp	r1, r0
   3be48:	bcc	3be9c <ftello64@plt+0x2a5d4>
   3be4c:	b	3beb4 <ftello64@plt+0x2a5ec>
   3be50:	ldr	r0, [fp, #-16]
   3be54:	sub	r0, r0, #1
   3be58:	mvn	r1, #0
   3be5c:	cmp	r1, r0
   3be60:	bcc	3be9c <ftello64@plt+0x2a5d4>
   3be64:	b	3beb4 <ftello64@plt+0x2a5ec>
   3be68:	ldr	r0, [fp, #-12]
   3be6c:	movw	r1, #0
   3be70:	udiv	r0, r1, r0
   3be74:	ldr	r1, [fp, #-16]
   3be78:	cmp	r0, r1
   3be7c:	bcc	3be9c <ftello64@plt+0x2a5d4>
   3be80:	b	3beb4 <ftello64@plt+0x2a5ec>
   3be84:	ldr	r0, [fp, #-16]
   3be88:	movw	r1, #65535	; 0xffff
   3be8c:	udiv	r0, r1, r0
   3be90:	ldr	r1, [fp, #-12]
   3be94:	cmp	r0, r1
   3be98:	bcs	3beb4 <ftello64@plt+0x2a5ec>
   3be9c:	ldr	r0, [fp, #-12]
   3bea0:	ldr	r1, [fp, #-16]
   3bea4:	mul	r0, r0, r1
   3bea8:	uxth	r0, r0
   3beac:	str	r0, [fp, #-20]	; 0xffffffec
   3beb0:	b	3ca44 <ftello64@plt+0x2b17c>
   3beb4:	ldr	r0, [fp, #-12]
   3beb8:	ldr	r1, [fp, #-16]
   3bebc:	mul	r0, r0, r1
   3bec0:	uxth	r0, r0
   3bec4:	str	r0, [fp, #-20]	; 0xffffffec
   3bec8:	b	3ca5c <ftello64@plt+0x2b194>
   3becc:	b	3bed0 <ftello64@plt+0x2a608>
   3bed0:	b	3c094 <ftello64@plt+0x2a7cc>
   3bed4:	ldr	r0, [fp, #-16]
   3bed8:	cmp	r0, #0
   3bedc:	bcs	3bfdc <ftello64@plt+0x2a714>
   3bee0:	ldr	r0, [fp, #-12]
   3bee4:	cmp	r0, #0
   3bee8:	bcs	3bf70 <ftello64@plt+0x2a6a8>
   3beec:	b	3bf0c <ftello64@plt+0x2a644>
   3bef0:	ldr	r0, [pc, #2944]	; 3ca78 <ftello64@plt+0x2b1b0>
   3bef4:	ldr	r1, [fp, #-12]
   3bef8:	ldr	r2, [fp, #-16]
   3befc:	udiv	r0, r0, r2
   3bf00:	cmp	r1, r0
   3bf04:	bcc	3c06c <ftello64@plt+0x2a7a4>
   3bf08:	b	3c080 <ftello64@plt+0x2a7b8>
   3bf0c:	b	3bf20 <ftello64@plt+0x2a658>
   3bf10:	ldr	r0, [fp, #-16]
   3bf14:	cmp	r0, #1
   3bf18:	bcc	3bf30 <ftello64@plt+0x2a668>
   3bf1c:	b	3bf3c <ftello64@plt+0x2a674>
   3bf20:	ldr	r0, [fp, #-16]
   3bf24:	movw	r1, #0
   3bf28:	cmp	r1, r0
   3bf2c:	bcs	3bf3c <ftello64@plt+0x2a674>
   3bf30:	movw	r0, #0
   3bf34:	str	r0, [fp, #-40]	; 0xffffffd8
   3bf38:	b	3bf54 <ftello64@plt+0x2a68c>
   3bf3c:	ldr	r0, [pc, #2868]	; 3ca78 <ftello64@plt+0x2b1b0>
   3bf40:	ldr	r1, [fp, #-16]
   3bf44:	movw	r2, #0
   3bf48:	sub	r1, r2, r1
   3bf4c:	udiv	r0, r0, r1
   3bf50:	str	r0, [fp, #-40]	; 0xffffffd8
   3bf54:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3bf58:	ldr	r1, [fp, #-12]
   3bf5c:	mvn	r2, #0
   3bf60:	sub	r1, r2, r1
   3bf64:	cmp	r0, r1
   3bf68:	bls	3c06c <ftello64@plt+0x2a7a4>
   3bf6c:	b	3c080 <ftello64@plt+0x2a7b8>
   3bf70:	ldr	r0, [fp, #-16]
   3bf74:	cmn	r0, #1
   3bf78:	bne	3bfc0 <ftello64@plt+0x2a6f8>
   3bf7c:	b	3bf98 <ftello64@plt+0x2a6d0>
   3bf80:	ldr	r0, [fp, #-12]
   3bf84:	add	r0, r0, #-2147483648	; 0x80000000
   3bf88:	movw	r1, #0
   3bf8c:	cmp	r1, r0
   3bf90:	bcc	3c06c <ftello64@plt+0x2a7a4>
   3bf94:	b	3c080 <ftello64@plt+0x2a7b8>
   3bf98:	ldr	r0, [fp, #-12]
   3bf9c:	movw	r1, #0
   3bfa0:	cmp	r1, r0
   3bfa4:	bcs	3c080 <ftello64@plt+0x2a7b8>
   3bfa8:	ldr	r0, [pc, #2760]	; 3ca78 <ftello64@plt+0x2b1b0>
   3bfac:	ldr	r1, [fp, #-12]
   3bfb0:	sub	r1, r1, #1
   3bfb4:	cmp	r0, r1
   3bfb8:	bcc	3c06c <ftello64@plt+0x2a7a4>
   3bfbc:	b	3c080 <ftello64@plt+0x2a7b8>
   3bfc0:	ldr	r0, [pc, #2740]	; 3ca7c <ftello64@plt+0x2b1b4>
   3bfc4:	ldr	r1, [fp, #-16]
   3bfc8:	udiv	r0, r0, r1
   3bfcc:	ldr	r1, [fp, #-12]
   3bfd0:	cmp	r0, r1
   3bfd4:	bcc	3c06c <ftello64@plt+0x2a7a4>
   3bfd8:	b	3c080 <ftello64@plt+0x2a7b8>
   3bfdc:	ldr	r0, [fp, #-16]
   3bfe0:	cmp	r0, #0
   3bfe4:	bne	3bfec <ftello64@plt+0x2a724>
   3bfe8:	b	3c080 <ftello64@plt+0x2a7b8>
   3bfec:	ldr	r0, [fp, #-12]
   3bff0:	cmp	r0, #0
   3bff4:	bcs	3c054 <ftello64@plt+0x2a78c>
   3bff8:	ldr	r0, [fp, #-12]
   3bffc:	cmn	r0, #1
   3c000:	bne	3c038 <ftello64@plt+0x2a770>
   3c004:	b	3c020 <ftello64@plt+0x2a758>
   3c008:	ldr	r0, [fp, #-16]
   3c00c:	add	r0, r0, #-2147483648	; 0x80000000
   3c010:	movw	r1, #0
   3c014:	cmp	r1, r0
   3c018:	bcc	3c06c <ftello64@plt+0x2a7a4>
   3c01c:	b	3c080 <ftello64@plt+0x2a7b8>
   3c020:	ldr	r0, [pc, #2640]	; 3ca78 <ftello64@plt+0x2b1b0>
   3c024:	ldr	r1, [fp, #-16]
   3c028:	sub	r1, r1, #1
   3c02c:	cmp	r0, r1
   3c030:	bcc	3c06c <ftello64@plt+0x2a7a4>
   3c034:	b	3c080 <ftello64@plt+0x2a7b8>
   3c038:	ldr	r0, [pc, #2620]	; 3ca7c <ftello64@plt+0x2b1b4>
   3c03c:	ldr	r1, [fp, #-12]
   3c040:	udiv	r0, r0, r1
   3c044:	ldr	r1, [fp, #-16]
   3c048:	cmp	r0, r1
   3c04c:	bcc	3c06c <ftello64@plt+0x2a7a4>
   3c050:	b	3c080 <ftello64@plt+0x2a7b8>
   3c054:	ldr	r0, [pc, #2588]	; 3ca78 <ftello64@plt+0x2b1b0>
   3c058:	ldr	r1, [fp, #-16]
   3c05c:	udiv	r0, r0, r1
   3c060:	ldr	r1, [fp, #-12]
   3c064:	cmp	r0, r1
   3c068:	bcs	3c080 <ftello64@plt+0x2a7b8>
   3c06c:	ldr	r0, [fp, #-12]
   3c070:	ldr	r1, [fp, #-16]
   3c074:	mul	r0, r0, r1
   3c078:	str	r0, [fp, #-20]	; 0xffffffec
   3c07c:	b	3ca44 <ftello64@plt+0x2b17c>
   3c080:	ldr	r0, [fp, #-12]
   3c084:	ldr	r1, [fp, #-16]
   3c088:	mul	r0, r0, r1
   3c08c:	str	r0, [fp, #-20]	; 0xffffffec
   3c090:	b	3ca5c <ftello64@plt+0x2b194>
   3c094:	ldr	r0, [fp, #-16]
   3c098:	cmp	r0, #0
   3c09c:	bcs	3c1a8 <ftello64@plt+0x2a8e0>
   3c0a0:	ldr	r0, [fp, #-12]
   3c0a4:	cmp	r0, #0
   3c0a8:	bcs	3c130 <ftello64@plt+0x2a868>
   3c0ac:	b	3c0cc <ftello64@plt+0x2a804>
   3c0b0:	ldr	r0, [fp, #-12]
   3c0b4:	ldr	r1, [fp, #-16]
   3c0b8:	mvn	r2, #0
   3c0bc:	udiv	r1, r2, r1
   3c0c0:	cmp	r0, r1
   3c0c4:	bcc	3c244 <ftello64@plt+0x2a97c>
   3c0c8:	b	3c258 <ftello64@plt+0x2a990>
   3c0cc:	b	3c0e0 <ftello64@plt+0x2a818>
   3c0d0:	ldr	r0, [fp, #-16]
   3c0d4:	cmp	r0, #1
   3c0d8:	bcc	3c0f0 <ftello64@plt+0x2a828>
   3c0dc:	b	3c0fc <ftello64@plt+0x2a834>
   3c0e0:	ldr	r0, [fp, #-16]
   3c0e4:	movw	r1, #0
   3c0e8:	cmp	r1, r0
   3c0ec:	bcs	3c0fc <ftello64@plt+0x2a834>
   3c0f0:	movw	r0, #1
   3c0f4:	str	r0, [fp, #-44]	; 0xffffffd4
   3c0f8:	b	3c114 <ftello64@plt+0x2a84c>
   3c0fc:	ldr	r0, [fp, #-16]
   3c100:	movw	r1, #0
   3c104:	sub	r0, r1, r0
   3c108:	mvn	r1, #0
   3c10c:	udiv	r0, r1, r0
   3c110:	str	r0, [fp, #-44]	; 0xffffffd4
   3c114:	ldr	r0, [fp, #-44]	; 0xffffffd4
   3c118:	ldr	r1, [fp, #-12]
   3c11c:	mvn	r2, #0
   3c120:	sub	r1, r2, r1
   3c124:	cmp	r0, r1
   3c128:	bls	3c244 <ftello64@plt+0x2a97c>
   3c12c:	b	3c258 <ftello64@plt+0x2a990>
   3c130:	b	3c138 <ftello64@plt+0x2a870>
   3c134:	b	3c13c <ftello64@plt+0x2a874>
   3c138:	b	3c18c <ftello64@plt+0x2a8c4>
   3c13c:	ldr	r0, [fp, #-16]
   3c140:	cmn	r0, #1
   3c144:	bne	3c18c <ftello64@plt+0x2a8c4>
   3c148:	b	3c164 <ftello64@plt+0x2a89c>
   3c14c:	ldr	r0, [fp, #-12]
   3c150:	add	r0, r0, #0
   3c154:	movw	r1, #0
   3c158:	cmp	r1, r0
   3c15c:	bcc	3c244 <ftello64@plt+0x2a97c>
   3c160:	b	3c258 <ftello64@plt+0x2a990>
   3c164:	ldr	r0, [fp, #-12]
   3c168:	movw	r1, #0
   3c16c:	cmp	r1, r0
   3c170:	bcs	3c258 <ftello64@plt+0x2a990>
   3c174:	ldr	r0, [fp, #-12]
   3c178:	sub	r0, r0, #1
   3c17c:	mvn	r1, #0
   3c180:	cmp	r1, r0
   3c184:	bcc	3c244 <ftello64@plt+0x2a97c>
   3c188:	b	3c258 <ftello64@plt+0x2a990>
   3c18c:	ldr	r0, [fp, #-16]
   3c190:	movw	r1, #0
   3c194:	udiv	r0, r1, r0
   3c198:	ldr	r1, [fp, #-12]
   3c19c:	cmp	r0, r1
   3c1a0:	bcc	3c244 <ftello64@plt+0x2a97c>
   3c1a4:	b	3c258 <ftello64@plt+0x2a990>
   3c1a8:	ldr	r0, [fp, #-16]
   3c1ac:	cmp	r0, #0
   3c1b0:	bne	3c1b8 <ftello64@plt+0x2a8f0>
   3c1b4:	b	3c258 <ftello64@plt+0x2a990>
   3c1b8:	ldr	r0, [fp, #-12]
   3c1bc:	cmp	r0, #0
   3c1c0:	bcs	3c22c <ftello64@plt+0x2a964>
   3c1c4:	b	3c1cc <ftello64@plt+0x2a904>
   3c1c8:	b	3c1d0 <ftello64@plt+0x2a908>
   3c1cc:	b	3c210 <ftello64@plt+0x2a948>
   3c1d0:	ldr	r0, [fp, #-12]
   3c1d4:	cmn	r0, #1
   3c1d8:	bne	3c210 <ftello64@plt+0x2a948>
   3c1dc:	b	3c1f8 <ftello64@plt+0x2a930>
   3c1e0:	ldr	r0, [fp, #-16]
   3c1e4:	add	r0, r0, #0
   3c1e8:	movw	r1, #0
   3c1ec:	cmp	r1, r0
   3c1f0:	bcc	3c244 <ftello64@plt+0x2a97c>
   3c1f4:	b	3c258 <ftello64@plt+0x2a990>
   3c1f8:	ldr	r0, [fp, #-16]
   3c1fc:	sub	r0, r0, #1
   3c200:	mvn	r1, #0
   3c204:	cmp	r1, r0
   3c208:	bcc	3c244 <ftello64@plt+0x2a97c>
   3c20c:	b	3c258 <ftello64@plt+0x2a990>
   3c210:	ldr	r0, [fp, #-12]
   3c214:	movw	r1, #0
   3c218:	udiv	r0, r1, r0
   3c21c:	ldr	r1, [fp, #-16]
   3c220:	cmp	r0, r1
   3c224:	bcc	3c244 <ftello64@plt+0x2a97c>
   3c228:	b	3c258 <ftello64@plt+0x2a990>
   3c22c:	ldr	r0, [fp, #-16]
   3c230:	mvn	r1, #0
   3c234:	udiv	r0, r1, r0
   3c238:	ldr	r1, [fp, #-12]
   3c23c:	cmp	r0, r1
   3c240:	bcs	3c258 <ftello64@plt+0x2a990>
   3c244:	ldr	r0, [fp, #-12]
   3c248:	ldr	r1, [fp, #-16]
   3c24c:	mul	r0, r0, r1
   3c250:	str	r0, [fp, #-20]	; 0xffffffec
   3c254:	b	3ca44 <ftello64@plt+0x2b17c>
   3c258:	ldr	r0, [fp, #-12]
   3c25c:	ldr	r1, [fp, #-16]
   3c260:	mul	r0, r0, r1
   3c264:	str	r0, [fp, #-20]	; 0xffffffec
   3c268:	b	3ca5c <ftello64@plt+0x2b194>
   3c26c:	b	3c270 <ftello64@plt+0x2a9a8>
   3c270:	b	3c434 <ftello64@plt+0x2ab6c>
   3c274:	ldr	r0, [fp, #-16]
   3c278:	cmp	r0, #0
   3c27c:	bcs	3c37c <ftello64@plt+0x2aab4>
   3c280:	ldr	r0, [fp, #-12]
   3c284:	cmp	r0, #0
   3c288:	bcs	3c310 <ftello64@plt+0x2aa48>
   3c28c:	b	3c2ac <ftello64@plt+0x2a9e4>
   3c290:	ldr	r0, [pc, #2016]	; 3ca78 <ftello64@plt+0x2b1b0>
   3c294:	ldr	r1, [fp, #-12]
   3c298:	ldr	r2, [fp, #-16]
   3c29c:	udiv	r0, r0, r2
   3c2a0:	cmp	r1, r0
   3c2a4:	bcc	3c40c <ftello64@plt+0x2ab44>
   3c2a8:	b	3c420 <ftello64@plt+0x2ab58>
   3c2ac:	b	3c2c0 <ftello64@plt+0x2a9f8>
   3c2b0:	ldr	r0, [fp, #-16]
   3c2b4:	cmp	r0, #1
   3c2b8:	bcc	3c2d0 <ftello64@plt+0x2aa08>
   3c2bc:	b	3c2dc <ftello64@plt+0x2aa14>
   3c2c0:	ldr	r0, [fp, #-16]
   3c2c4:	movw	r1, #0
   3c2c8:	cmp	r1, r0
   3c2cc:	bcs	3c2dc <ftello64@plt+0x2aa14>
   3c2d0:	movw	r0, #0
   3c2d4:	str	r0, [sp, #48]	; 0x30
   3c2d8:	b	3c2f4 <ftello64@plt+0x2aa2c>
   3c2dc:	ldr	r0, [pc, #1940]	; 3ca78 <ftello64@plt+0x2b1b0>
   3c2e0:	ldr	r1, [fp, #-16]
   3c2e4:	movw	r2, #0
   3c2e8:	sub	r1, r2, r1
   3c2ec:	udiv	r0, r0, r1
   3c2f0:	str	r0, [sp, #48]	; 0x30
   3c2f4:	ldr	r0, [sp, #48]	; 0x30
   3c2f8:	ldr	r1, [fp, #-12]
   3c2fc:	mvn	r2, #0
   3c300:	sub	r1, r2, r1
   3c304:	cmp	r0, r1
   3c308:	bls	3c40c <ftello64@plt+0x2ab44>
   3c30c:	b	3c420 <ftello64@plt+0x2ab58>
   3c310:	ldr	r0, [fp, #-16]
   3c314:	cmn	r0, #1
   3c318:	bne	3c360 <ftello64@plt+0x2aa98>
   3c31c:	b	3c338 <ftello64@plt+0x2aa70>
   3c320:	ldr	r0, [fp, #-12]
   3c324:	add	r0, r0, #-2147483648	; 0x80000000
   3c328:	movw	r1, #0
   3c32c:	cmp	r1, r0
   3c330:	bcc	3c40c <ftello64@plt+0x2ab44>
   3c334:	b	3c420 <ftello64@plt+0x2ab58>
   3c338:	ldr	r0, [fp, #-12]
   3c33c:	movw	r1, #0
   3c340:	cmp	r1, r0
   3c344:	bcs	3c420 <ftello64@plt+0x2ab58>
   3c348:	ldr	r0, [pc, #1832]	; 3ca78 <ftello64@plt+0x2b1b0>
   3c34c:	ldr	r1, [fp, #-12]
   3c350:	sub	r1, r1, #1
   3c354:	cmp	r0, r1
   3c358:	bcc	3c40c <ftello64@plt+0x2ab44>
   3c35c:	b	3c420 <ftello64@plt+0x2ab58>
   3c360:	ldr	r0, [pc, #1812]	; 3ca7c <ftello64@plt+0x2b1b4>
   3c364:	ldr	r1, [fp, #-16]
   3c368:	udiv	r0, r0, r1
   3c36c:	ldr	r1, [fp, #-12]
   3c370:	cmp	r0, r1
   3c374:	bcc	3c40c <ftello64@plt+0x2ab44>
   3c378:	b	3c420 <ftello64@plt+0x2ab58>
   3c37c:	ldr	r0, [fp, #-16]
   3c380:	cmp	r0, #0
   3c384:	bne	3c38c <ftello64@plt+0x2aac4>
   3c388:	b	3c420 <ftello64@plt+0x2ab58>
   3c38c:	ldr	r0, [fp, #-12]
   3c390:	cmp	r0, #0
   3c394:	bcs	3c3f4 <ftello64@plt+0x2ab2c>
   3c398:	ldr	r0, [fp, #-12]
   3c39c:	cmn	r0, #1
   3c3a0:	bne	3c3d8 <ftello64@plt+0x2ab10>
   3c3a4:	b	3c3c0 <ftello64@plt+0x2aaf8>
   3c3a8:	ldr	r0, [fp, #-16]
   3c3ac:	add	r0, r0, #-2147483648	; 0x80000000
   3c3b0:	movw	r1, #0
   3c3b4:	cmp	r1, r0
   3c3b8:	bcc	3c40c <ftello64@plt+0x2ab44>
   3c3bc:	b	3c420 <ftello64@plt+0x2ab58>
   3c3c0:	ldr	r0, [pc, #1712]	; 3ca78 <ftello64@plt+0x2b1b0>
   3c3c4:	ldr	r1, [fp, #-16]
   3c3c8:	sub	r1, r1, #1
   3c3cc:	cmp	r0, r1
   3c3d0:	bcc	3c40c <ftello64@plt+0x2ab44>
   3c3d4:	b	3c420 <ftello64@plt+0x2ab58>
   3c3d8:	ldr	r0, [pc, #1692]	; 3ca7c <ftello64@plt+0x2b1b4>
   3c3dc:	ldr	r1, [fp, #-12]
   3c3e0:	udiv	r0, r0, r1
   3c3e4:	ldr	r1, [fp, #-16]
   3c3e8:	cmp	r0, r1
   3c3ec:	bcc	3c40c <ftello64@plt+0x2ab44>
   3c3f0:	b	3c420 <ftello64@plt+0x2ab58>
   3c3f4:	ldr	r0, [pc, #1660]	; 3ca78 <ftello64@plt+0x2b1b0>
   3c3f8:	ldr	r1, [fp, #-16]
   3c3fc:	udiv	r0, r0, r1
   3c400:	ldr	r1, [fp, #-12]
   3c404:	cmp	r0, r1
   3c408:	bcs	3c420 <ftello64@plt+0x2ab58>
   3c40c:	ldr	r0, [fp, #-12]
   3c410:	ldr	r1, [fp, #-16]
   3c414:	mul	r0, r0, r1
   3c418:	str	r0, [fp, #-20]	; 0xffffffec
   3c41c:	b	3ca44 <ftello64@plt+0x2b17c>
   3c420:	ldr	r0, [fp, #-12]
   3c424:	ldr	r1, [fp, #-16]
   3c428:	mul	r0, r0, r1
   3c42c:	str	r0, [fp, #-20]	; 0xffffffec
   3c430:	b	3ca5c <ftello64@plt+0x2b194>
   3c434:	ldr	r0, [fp, #-16]
   3c438:	cmp	r0, #0
   3c43c:	bcs	3c548 <ftello64@plt+0x2ac80>
   3c440:	ldr	r0, [fp, #-12]
   3c444:	cmp	r0, #0
   3c448:	bcs	3c4d0 <ftello64@plt+0x2ac08>
   3c44c:	b	3c46c <ftello64@plt+0x2aba4>
   3c450:	ldr	r0, [fp, #-12]
   3c454:	ldr	r1, [fp, #-16]
   3c458:	mvn	r2, #0
   3c45c:	udiv	r1, r2, r1
   3c460:	cmp	r0, r1
   3c464:	bcc	3c5e4 <ftello64@plt+0x2ad1c>
   3c468:	b	3c5f8 <ftello64@plt+0x2ad30>
   3c46c:	b	3c480 <ftello64@plt+0x2abb8>
   3c470:	ldr	r0, [fp, #-16]
   3c474:	cmp	r0, #1
   3c478:	bcc	3c490 <ftello64@plt+0x2abc8>
   3c47c:	b	3c49c <ftello64@plt+0x2abd4>
   3c480:	ldr	r0, [fp, #-16]
   3c484:	movw	r1, #0
   3c488:	cmp	r1, r0
   3c48c:	bcs	3c49c <ftello64@plt+0x2abd4>
   3c490:	movw	r0, #1
   3c494:	str	r0, [sp, #44]	; 0x2c
   3c498:	b	3c4b4 <ftello64@plt+0x2abec>
   3c49c:	ldr	r0, [fp, #-16]
   3c4a0:	movw	r1, #0
   3c4a4:	sub	r0, r1, r0
   3c4a8:	mvn	r1, #0
   3c4ac:	udiv	r0, r1, r0
   3c4b0:	str	r0, [sp, #44]	; 0x2c
   3c4b4:	ldr	r0, [sp, #44]	; 0x2c
   3c4b8:	ldr	r1, [fp, #-12]
   3c4bc:	mvn	r2, #0
   3c4c0:	sub	r1, r2, r1
   3c4c4:	cmp	r0, r1
   3c4c8:	bls	3c5e4 <ftello64@plt+0x2ad1c>
   3c4cc:	b	3c5f8 <ftello64@plt+0x2ad30>
   3c4d0:	b	3c4d8 <ftello64@plt+0x2ac10>
   3c4d4:	b	3c4dc <ftello64@plt+0x2ac14>
   3c4d8:	b	3c52c <ftello64@plt+0x2ac64>
   3c4dc:	ldr	r0, [fp, #-16]
   3c4e0:	cmn	r0, #1
   3c4e4:	bne	3c52c <ftello64@plt+0x2ac64>
   3c4e8:	b	3c504 <ftello64@plt+0x2ac3c>
   3c4ec:	ldr	r0, [fp, #-12]
   3c4f0:	add	r0, r0, #0
   3c4f4:	movw	r1, #0
   3c4f8:	cmp	r1, r0
   3c4fc:	bcc	3c5e4 <ftello64@plt+0x2ad1c>
   3c500:	b	3c5f8 <ftello64@plt+0x2ad30>
   3c504:	ldr	r0, [fp, #-12]
   3c508:	movw	r1, #0
   3c50c:	cmp	r1, r0
   3c510:	bcs	3c5f8 <ftello64@plt+0x2ad30>
   3c514:	ldr	r0, [fp, #-12]
   3c518:	sub	r0, r0, #1
   3c51c:	mvn	r1, #0
   3c520:	cmp	r1, r0
   3c524:	bcc	3c5e4 <ftello64@plt+0x2ad1c>
   3c528:	b	3c5f8 <ftello64@plt+0x2ad30>
   3c52c:	ldr	r0, [fp, #-16]
   3c530:	movw	r1, #0
   3c534:	udiv	r0, r1, r0
   3c538:	ldr	r1, [fp, #-12]
   3c53c:	cmp	r0, r1
   3c540:	bcc	3c5e4 <ftello64@plt+0x2ad1c>
   3c544:	b	3c5f8 <ftello64@plt+0x2ad30>
   3c548:	ldr	r0, [fp, #-16]
   3c54c:	cmp	r0, #0
   3c550:	bne	3c558 <ftello64@plt+0x2ac90>
   3c554:	b	3c5f8 <ftello64@plt+0x2ad30>
   3c558:	ldr	r0, [fp, #-12]
   3c55c:	cmp	r0, #0
   3c560:	bcs	3c5cc <ftello64@plt+0x2ad04>
   3c564:	b	3c56c <ftello64@plt+0x2aca4>
   3c568:	b	3c570 <ftello64@plt+0x2aca8>
   3c56c:	b	3c5b0 <ftello64@plt+0x2ace8>
   3c570:	ldr	r0, [fp, #-12]
   3c574:	cmn	r0, #1
   3c578:	bne	3c5b0 <ftello64@plt+0x2ace8>
   3c57c:	b	3c598 <ftello64@plt+0x2acd0>
   3c580:	ldr	r0, [fp, #-16]
   3c584:	add	r0, r0, #0
   3c588:	movw	r1, #0
   3c58c:	cmp	r1, r0
   3c590:	bcc	3c5e4 <ftello64@plt+0x2ad1c>
   3c594:	b	3c5f8 <ftello64@plt+0x2ad30>
   3c598:	ldr	r0, [fp, #-16]
   3c59c:	sub	r0, r0, #1
   3c5a0:	mvn	r1, #0
   3c5a4:	cmp	r1, r0
   3c5a8:	bcc	3c5e4 <ftello64@plt+0x2ad1c>
   3c5ac:	b	3c5f8 <ftello64@plt+0x2ad30>
   3c5b0:	ldr	r0, [fp, #-12]
   3c5b4:	movw	r1, #0
   3c5b8:	udiv	r0, r1, r0
   3c5bc:	ldr	r1, [fp, #-16]
   3c5c0:	cmp	r0, r1
   3c5c4:	bcc	3c5e4 <ftello64@plt+0x2ad1c>
   3c5c8:	b	3c5f8 <ftello64@plt+0x2ad30>
   3c5cc:	ldr	r0, [fp, #-16]
   3c5d0:	mvn	r1, #0
   3c5d4:	udiv	r0, r1, r0
   3c5d8:	ldr	r1, [fp, #-12]
   3c5dc:	cmp	r0, r1
   3c5e0:	bcs	3c5f8 <ftello64@plt+0x2ad30>
   3c5e4:	ldr	r0, [fp, #-12]
   3c5e8:	ldr	r1, [fp, #-16]
   3c5ec:	mul	r0, r0, r1
   3c5f0:	str	r0, [fp, #-20]	; 0xffffffec
   3c5f4:	b	3ca44 <ftello64@plt+0x2b17c>
   3c5f8:	ldr	r0, [fp, #-12]
   3c5fc:	ldr	r1, [fp, #-16]
   3c600:	mul	r0, r0, r1
   3c604:	str	r0, [fp, #-20]	; 0xffffffec
   3c608:	b	3ca5c <ftello64@plt+0x2b194>
   3c60c:	b	3c828 <ftello64@plt+0x2af60>
   3c610:	ldr	r0, [fp, #-16]
   3c614:	cmp	r0, #0
   3c618:	bcs	3c758 <ftello64@plt+0x2ae90>
   3c61c:	ldr	r0, [fp, #-12]
   3c620:	cmp	r0, #0
   3c624:	bcs	3c6e4 <ftello64@plt+0x2ae1c>
   3c628:	b	3c62c <ftello64@plt+0x2ad64>
   3c62c:	ldr	r0, [fp, #-12]
   3c630:	ldr	r2, [fp, #-16]
   3c634:	mvn	r1, #0
   3c638:	mvn	r3, #-2147483648	; 0x80000000
   3c63c:	mov	ip, #0
   3c640:	str	r0, [sp, #40]	; 0x28
   3c644:	mov	r0, r1
   3c648:	mov	r1, r3
   3c64c:	mov	r3, ip
   3c650:	bl	3df70 <ftello64@plt+0x2c6a8>
   3c654:	ldr	r2, [sp, #40]	; 0x28
   3c658:	subs	r0, r2, r0
   3c65c:	rscs	r1, r1, #0
   3c660:	blt	3c800 <ftello64@plt+0x2af38>
   3c664:	b	3c814 <ftello64@plt+0x2af4c>
   3c668:	b	3c67c <ftello64@plt+0x2adb4>
   3c66c:	ldr	r0, [fp, #-16]
   3c670:	cmp	r0, #1
   3c674:	bcc	3c68c <ftello64@plt+0x2adc4>
   3c678:	b	3c6a0 <ftello64@plt+0x2add8>
   3c67c:	ldr	r0, [fp, #-16]
   3c680:	movw	r1, #0
   3c684:	cmp	r1, r0
   3c688:	bcs	3c6a0 <ftello64@plt+0x2add8>
   3c68c:	mov	r0, #0
   3c690:	mvn	r1, #0
   3c694:	str	r1, [sp, #36]	; 0x24
   3c698:	str	r0, [sp, #32]
   3c69c:	b	3c6c4 <ftello64@plt+0x2adfc>
   3c6a0:	ldr	r0, [fp, #-16]
   3c6a4:	rsb	r2, r0, #0
   3c6a8:	mvn	r0, #0
   3c6ac:	mvn	r1, #-2147483648	; 0x80000000
   3c6b0:	mov	r3, #0
   3c6b4:	bl	3df70 <ftello64@plt+0x2c6a8>
   3c6b8:	str	r0, [sp, #36]	; 0x24
   3c6bc:	str	r1, [sp, #32]
   3c6c0:	b	3c6c4 <ftello64@plt+0x2adfc>
   3c6c4:	ldr	r0, [sp, #32]
   3c6c8:	ldr	r1, [sp, #36]	; 0x24
   3c6cc:	ldr	r2, [fp, #-12]
   3c6d0:	mvn	r2, r2
   3c6d4:	subs	r1, r2, r1
   3c6d8:	rscs	r0, r0, #0
   3c6dc:	bge	3c800 <ftello64@plt+0x2af38>
   3c6e0:	b	3c814 <ftello64@plt+0x2af4c>
   3c6e4:	ldr	r0, [fp, #-16]
   3c6e8:	cmn	r0, #1
   3c6ec:	bne	3c72c <ftello64@plt+0x2ae64>
   3c6f0:	b	3c70c <ftello64@plt+0x2ae44>
   3c6f4:	ldr	r0, [fp, #-12]
   3c6f8:	rsbs	r0, r0, #0
   3c6fc:	mov	r1, #0
   3c700:	sbcs	r1, r1, #-2147483648	; 0x80000000
   3c704:	blt	3c800 <ftello64@plt+0x2af38>
   3c708:	b	3c814 <ftello64@plt+0x2af4c>
   3c70c:	ldr	r0, [fp, #-12]
   3c710:	movw	r1, #0
   3c714:	cmp	r1, r0
   3c718:	bcs	3c814 <ftello64@plt+0x2af4c>
   3c71c:	mov	r0, #0
   3c720:	cmp	r0, #0
   3c724:	bne	3c800 <ftello64@plt+0x2af38>
   3c728:	b	3c814 <ftello64@plt+0x2af4c>
   3c72c:	ldr	r2, [fp, #-16]
   3c730:	mov	r1, #-2147483648	; 0x80000000
   3c734:	mov	r0, #0
   3c738:	str	r0, [sp, #28]
   3c73c:	ldr	r3, [sp, #28]
   3c740:	bl	3de9c <ftello64@plt+0x2c5d4>
   3c744:	ldr	r2, [fp, #-12]
   3c748:	subs	r0, r0, r2
   3c74c:	sbcs	r1, r1, #0
   3c750:	blt	3c800 <ftello64@plt+0x2af38>
   3c754:	b	3c814 <ftello64@plt+0x2af4c>
   3c758:	ldr	r0, [fp, #-16]
   3c75c:	cmp	r0, #0
   3c760:	bne	3c768 <ftello64@plt+0x2aea0>
   3c764:	b	3c814 <ftello64@plt+0x2af4c>
   3c768:	ldr	r0, [fp, #-12]
   3c76c:	cmp	r0, #0
   3c770:	bcs	3c7d8 <ftello64@plt+0x2af10>
   3c774:	ldr	r0, [fp, #-12]
   3c778:	cmn	r0, #1
   3c77c:	bne	3c7ac <ftello64@plt+0x2aee4>
   3c780:	b	3c79c <ftello64@plt+0x2aed4>
   3c784:	ldr	r0, [fp, #-16]
   3c788:	rsbs	r0, r0, #0
   3c78c:	mov	r1, #0
   3c790:	sbcs	r1, r1, #-2147483648	; 0x80000000
   3c794:	blt	3c800 <ftello64@plt+0x2af38>
   3c798:	b	3c814 <ftello64@plt+0x2af4c>
   3c79c:	mov	r0, #0
   3c7a0:	cmp	r0, #0
   3c7a4:	bne	3c800 <ftello64@plt+0x2af38>
   3c7a8:	b	3c814 <ftello64@plt+0x2af4c>
   3c7ac:	ldr	r2, [fp, #-12]
   3c7b0:	mov	r1, #-2147483648	; 0x80000000
   3c7b4:	mov	r0, #0
   3c7b8:	str	r0, [sp, #24]
   3c7bc:	ldr	r3, [sp, #24]
   3c7c0:	bl	3de9c <ftello64@plt+0x2c5d4>
   3c7c4:	ldr	r2, [fp, #-16]
   3c7c8:	subs	r0, r0, r2
   3c7cc:	sbcs	r1, r1, #0
   3c7d0:	blt	3c800 <ftello64@plt+0x2af38>
   3c7d4:	b	3c814 <ftello64@plt+0x2af4c>
   3c7d8:	ldr	r2, [fp, #-16]
   3c7dc:	mvn	r0, #0
   3c7e0:	mvn	r1, #-2147483648	; 0x80000000
   3c7e4:	mov	r3, #0
   3c7e8:	bl	3df70 <ftello64@plt+0x2c6a8>
   3c7ec:	ldr	r2, [fp, #-12]
   3c7f0:	subs	r0, r0, r2
   3c7f4:	sbcs	r1, r1, #0
   3c7f8:	bge	3c814 <ftello64@plt+0x2af4c>
   3c7fc:	b	3c800 <ftello64@plt+0x2af38>
   3c800:	ldr	r0, [fp, #-12]
   3c804:	ldr	r1, [fp, #-16]
   3c808:	mul	r0, r0, r1
   3c80c:	str	r0, [fp, #-20]	; 0xffffffec
   3c810:	b	3ca44 <ftello64@plt+0x2b17c>
   3c814:	ldr	r0, [fp, #-12]
   3c818:	ldr	r1, [fp, #-16]
   3c81c:	mul	r0, r0, r1
   3c820:	str	r0, [fp, #-20]	; 0xffffffec
   3c824:	b	3ca5c <ftello64@plt+0x2b194>
   3c828:	ldr	r0, [fp, #-16]
   3c82c:	cmp	r0, #0
   3c830:	bcs	3c96c <ftello64@plt+0x2b0a4>
   3c834:	ldr	r0, [fp, #-12]
   3c838:	cmp	r0, #0
   3c83c:	bcs	3c8f4 <ftello64@plt+0x2b02c>
   3c840:	b	3c874 <ftello64@plt+0x2afac>
   3c844:	ldr	r0, [fp, #-12]
   3c848:	ldr	r2, [fp, #-16]
   3c84c:	mvn	r1, #0
   3c850:	mov	r3, #0
   3c854:	str	r0, [sp, #20]
   3c858:	mov	r0, r1
   3c85c:	bl	3df70 <ftello64@plt+0x2c6a8>
   3c860:	ldr	r2, [sp, #20]
   3c864:	subs	r0, r2, r0
   3c868:	rscs	r1, r1, #0
   3c86c:	bcc	3ca1c <ftello64@plt+0x2b154>
   3c870:	b	3ca30 <ftello64@plt+0x2b168>
   3c874:	b	3c888 <ftello64@plt+0x2afc0>
   3c878:	ldr	r0, [fp, #-16]
   3c87c:	cmp	r0, #1
   3c880:	bcc	3c898 <ftello64@plt+0x2afd0>
   3c884:	b	3c8ac <ftello64@plt+0x2afe4>
   3c888:	ldr	r0, [fp, #-16]
   3c88c:	movw	r1, #0
   3c890:	cmp	r1, r0
   3c894:	bcs	3c8ac <ftello64@plt+0x2afe4>
   3c898:	mov	r0, #1
   3c89c:	mvn	r1, #0
   3c8a0:	str	r1, [sp, #16]
   3c8a4:	str	r0, [sp, #12]
   3c8a8:	b	3c8d4 <ftello64@plt+0x2b00c>
   3c8ac:	ldr	r0, [fp, #-16]
   3c8b0:	rsb	r2, r0, #0
   3c8b4:	mvn	r0, #0
   3c8b8:	mov	r3, #0
   3c8bc:	str	r0, [sp, #8]
   3c8c0:	ldr	r1, [sp, #8]
   3c8c4:	bl	3df70 <ftello64@plt+0x2c6a8>
   3c8c8:	str	r0, [sp, #16]
   3c8cc:	str	r1, [sp, #12]
   3c8d0:	b	3c8d4 <ftello64@plt+0x2b00c>
   3c8d4:	ldr	r0, [sp, #12]
   3c8d8:	ldr	r1, [sp, #16]
   3c8dc:	ldr	r2, [fp, #-12]
   3c8e0:	mvn	r2, r2
   3c8e4:	subs	r1, r2, r1
   3c8e8:	rscs	r0, r0, #0
   3c8ec:	bcs	3ca1c <ftello64@plt+0x2b154>
   3c8f0:	b	3ca30 <ftello64@plt+0x2b168>
   3c8f4:	b	3c8fc <ftello64@plt+0x2b034>
   3c8f8:	b	3c900 <ftello64@plt+0x2b038>
   3c8fc:	b	3c950 <ftello64@plt+0x2b088>
   3c900:	ldr	r0, [fp, #-16]
   3c904:	cmn	r0, #1
   3c908:	bne	3c950 <ftello64@plt+0x2b088>
   3c90c:	b	3c928 <ftello64@plt+0x2b060>
   3c910:	ldr	r0, [fp, #-12]
   3c914:	add	r0, r0, #0
   3c918:	movw	r1, #0
   3c91c:	cmp	r1, r0
   3c920:	bcc	3ca1c <ftello64@plt+0x2b154>
   3c924:	b	3ca30 <ftello64@plt+0x2b168>
   3c928:	ldr	r0, [fp, #-12]
   3c92c:	movw	r1, #0
   3c930:	cmp	r1, r0
   3c934:	bcs	3ca30 <ftello64@plt+0x2b168>
   3c938:	ldr	r0, [fp, #-12]
   3c93c:	sub	r0, r0, #1
   3c940:	mvn	r1, #0
   3c944:	cmp	r1, r0
   3c948:	bcc	3ca1c <ftello64@plt+0x2b154>
   3c94c:	b	3ca30 <ftello64@plt+0x2b168>
   3c950:	ldr	r0, [fp, #-16]
   3c954:	movw	r1, #0
   3c958:	udiv	r0, r1, r0
   3c95c:	ldr	r1, [fp, #-12]
   3c960:	cmp	r0, r1
   3c964:	bcc	3ca1c <ftello64@plt+0x2b154>
   3c968:	b	3ca30 <ftello64@plt+0x2b168>
   3c96c:	ldr	r0, [fp, #-16]
   3c970:	cmp	r0, #0
   3c974:	bne	3c97c <ftello64@plt+0x2b0b4>
   3c978:	b	3ca30 <ftello64@plt+0x2b168>
   3c97c:	ldr	r0, [fp, #-12]
   3c980:	cmp	r0, #0
   3c984:	bcs	3c9f0 <ftello64@plt+0x2b128>
   3c988:	b	3c990 <ftello64@plt+0x2b0c8>
   3c98c:	b	3c994 <ftello64@plt+0x2b0cc>
   3c990:	b	3c9d4 <ftello64@plt+0x2b10c>
   3c994:	ldr	r0, [fp, #-12]
   3c998:	cmn	r0, #1
   3c99c:	bne	3c9d4 <ftello64@plt+0x2b10c>
   3c9a0:	b	3c9bc <ftello64@plt+0x2b0f4>
   3c9a4:	ldr	r0, [fp, #-16]
   3c9a8:	add	r0, r0, #0
   3c9ac:	movw	r1, #0
   3c9b0:	cmp	r1, r0
   3c9b4:	bcc	3ca1c <ftello64@plt+0x2b154>
   3c9b8:	b	3ca30 <ftello64@plt+0x2b168>
   3c9bc:	ldr	r0, [fp, #-16]
   3c9c0:	sub	r0, r0, #1
   3c9c4:	mvn	r1, #0
   3c9c8:	cmp	r1, r0
   3c9cc:	bcc	3ca1c <ftello64@plt+0x2b154>
   3c9d0:	b	3ca30 <ftello64@plt+0x2b168>
   3c9d4:	ldr	r0, [fp, #-12]
   3c9d8:	movw	r1, #0
   3c9dc:	udiv	r0, r1, r0
   3c9e0:	ldr	r1, [fp, #-16]
   3c9e4:	cmp	r0, r1
   3c9e8:	bcc	3ca1c <ftello64@plt+0x2b154>
   3c9ec:	b	3ca30 <ftello64@plt+0x2b168>
   3c9f0:	ldr	r2, [fp, #-16]
   3c9f4:	mvn	r0, #0
   3c9f8:	mov	r3, #0
   3c9fc:	str	r0, [sp, #4]
   3ca00:	ldr	r1, [sp, #4]
   3ca04:	bl	3df70 <ftello64@plt+0x2c6a8>
   3ca08:	ldr	r2, [fp, #-12]
   3ca0c:	subs	r0, r0, r2
   3ca10:	sbcs	r1, r1, #0
   3ca14:	bcs	3ca30 <ftello64@plt+0x2b168>
   3ca18:	b	3ca1c <ftello64@plt+0x2b154>
   3ca1c:	ldr	r0, [fp, #-12]
   3ca20:	ldr	r1, [fp, #-16]
   3ca24:	mul	r0, r0, r1
   3ca28:	str	r0, [fp, #-20]	; 0xffffffec
   3ca2c:	b	3ca44 <ftello64@plt+0x2b17c>
   3ca30:	ldr	r0, [fp, #-12]
   3ca34:	ldr	r1, [fp, #-16]
   3ca38:	mul	r0, r0, r1
   3ca3c:	str	r0, [fp, #-20]	; 0xffffffec
   3ca40:	b	3ca5c <ftello64@plt+0x2b194>
   3ca44:	bl	11760 <__errno_location@plt>
   3ca48:	movw	r1, #12
   3ca4c:	str	r1, [r0]
   3ca50:	movw	r0, #0
   3ca54:	str	r0, [fp, #-4]
   3ca58:	b	3ca6c <ftello64@plt+0x2b1a4>
   3ca5c:	ldr	r0, [fp, #-8]
   3ca60:	ldr	r1, [fp, #-20]	; 0xffffffec
   3ca64:	bl	3845c <ftello64@plt+0x26b94>
   3ca68:	str	r0, [fp, #-4]
   3ca6c:	ldr	r0, [fp, #-4]
   3ca70:	mov	sp, fp
   3ca74:	pop	{fp, pc}
   3ca78:	svcvc	0x00ffffff
   3ca7c:	andhi	r0, r0, r0
   3ca80:			; <UNDEFINED> instruction: 0xffff8000
   3ca84:	push	{r4, r5, fp, lr}
   3ca88:	add	fp, sp, #8
   3ca8c:	sub	sp, sp, #112	; 0x70
   3ca90:	sub	sp, sp, #4096	; 0x1000
   3ca94:	ldr	ip, [fp, #8]
   3ca98:	str	r0, [fp, #-16]
   3ca9c:	str	r1, [fp, #-20]	; 0xffffffec
   3caa0:	str	r2, [fp, #-24]	; 0xffffffe8
   3caa4:	str	r3, [fp, #-28]	; 0xffffffe4
   3caa8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3caac:	movw	r1, #0
   3cab0:	str	r1, [sp, #20]
   3cab4:	ldr	r2, [sp, #20]
   3cab8:	ldr	r3, [sp, #20]
   3cabc:	ldr	lr, [sp, #20]
   3cac0:	str	lr, [sp]
   3cac4:	str	ip, [sp, #16]
   3cac8:	bl	1152c <iconv@plt>
   3cacc:	movw	r1, #0
   3cad0:	str	r1, [fp, #-40]	; 0xffffffd8
   3cad4:	ldr	r1, [fp, #-16]
   3cad8:	str	r1, [sp, #76]	; 0x4c
   3cadc:	ldr	r1, [fp, #-20]	; 0xffffffec
   3cae0:	str	r1, [sp, #72]	; 0x48
   3cae4:	ldr	r0, [sp, #72]	; 0x48
   3cae8:	cmp	r0, #0
   3caec:	bls	3cb80 <ftello64@plt+0x2b2b8>
   3caf0:	add	r0, sp, #80	; 0x50
   3caf4:	str	r0, [sp, #68]	; 0x44
   3caf8:	movw	r0, #4096	; 0x1000
   3cafc:	str	r0, [sp, #64]	; 0x40
   3cb00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3cb04:	add	r1, sp, #76	; 0x4c
   3cb08:	add	r2, sp, #72	; 0x48
   3cb0c:	add	r3, sp, #68	; 0x44
   3cb10:	add	ip, sp, #64	; 0x40
   3cb14:	str	ip, [sp]
   3cb18:	bl	1152c <iconv@plt>
   3cb1c:	str	r0, [sp, #60]	; 0x3c
   3cb20:	ldr	r0, [sp, #60]	; 0x3c
   3cb24:	cmn	r0, #1
   3cb28:	bne	3cb64 <ftello64@plt+0x2b29c>
   3cb2c:	bl	11760 <__errno_location@plt>
   3cb30:	ldr	r0, [r0]
   3cb34:	cmp	r0, #7
   3cb38:	bne	3cb40 <ftello64@plt+0x2b278>
   3cb3c:	b	3cb60 <ftello64@plt+0x2b298>
   3cb40:	bl	11760 <__errno_location@plt>
   3cb44:	ldr	r0, [r0]
   3cb48:	cmp	r0, #22
   3cb4c:	bne	3cb54 <ftello64@plt+0x2b28c>
   3cb50:	b	3cb80 <ftello64@plt+0x2b2b8>
   3cb54:	mvn	r0, #0
   3cb58:	str	r0, [fp, #-12]
   3cb5c:	b	3cd9c <ftello64@plt+0x2b4d4>
   3cb60:	b	3cb64 <ftello64@plt+0x2b29c>
   3cb64:	ldr	r0, [sp, #68]	; 0x44
   3cb68:	add	r1, sp, #80	; 0x50
   3cb6c:	sub	r0, r0, r1
   3cb70:	ldr	r1, [fp, #-40]	; 0xffffffd8
   3cb74:	add	r0, r1, r0
   3cb78:	str	r0, [fp, #-40]	; 0xffffffd8
   3cb7c:	b	3cae4 <ftello64@plt+0x2b21c>
   3cb80:	add	r0, sp, #80	; 0x50
   3cb84:	str	r0, [sp, #56]	; 0x38
   3cb88:	movw	r0, #4096	; 0x1000
   3cb8c:	str	r0, [sp, #52]	; 0x34
   3cb90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3cb94:	movw	r1, #0
   3cb98:	str	r1, [sp, #12]
   3cb9c:	ldr	r2, [sp, #12]
   3cba0:	add	r3, sp, #56	; 0x38
   3cba4:	add	ip, sp, #52	; 0x34
   3cba8:	str	ip, [sp]
   3cbac:	bl	1152c <iconv@plt>
   3cbb0:	str	r0, [sp, #48]	; 0x30
   3cbb4:	ldr	r0, [sp, #48]	; 0x30
   3cbb8:	cmn	r0, #1
   3cbbc:	bne	3cbcc <ftello64@plt+0x2b304>
   3cbc0:	mvn	r0, #0
   3cbc4:	str	r0, [fp, #-12]
   3cbc8:	b	3cd9c <ftello64@plt+0x2b4d4>
   3cbcc:	ldr	r0, [sp, #56]	; 0x38
   3cbd0:	add	r1, sp, #80	; 0x50
   3cbd4:	sub	r0, r0, r1
   3cbd8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   3cbdc:	add	r0, r1, r0
   3cbe0:	str	r0, [fp, #-40]	; 0xffffffd8
   3cbe4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3cbe8:	str	r0, [fp, #-32]	; 0xffffffe0
   3cbec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3cbf0:	cmp	r0, #0
   3cbf4:	bne	3cc0c <ftello64@plt+0x2b344>
   3cbf8:	ldr	r0, [fp, #8]
   3cbfc:	movw	r1, #0
   3cc00:	str	r1, [r0]
   3cc04:	str	r1, [fp, #-12]
   3cc08:	b	3cd9c <ftello64@plt+0x2b4d4>
   3cc0c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3cc10:	ldr	r0, [r0]
   3cc14:	movw	r1, #0
   3cc18:	cmp	r0, r1
   3cc1c:	beq	3cc44 <ftello64@plt+0x2b37c>
   3cc20:	ldr	r0, [fp, #8]
   3cc24:	ldr	r0, [r0]
   3cc28:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3cc2c:	cmp	r0, r1
   3cc30:	bcc	3cc44 <ftello64@plt+0x2b37c>
   3cc34:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3cc38:	ldr	r0, [r0]
   3cc3c:	str	r0, [fp, #-36]	; 0xffffffdc
   3cc40:	b	3cc7c <ftello64@plt+0x2b3b4>
   3cc44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3cc48:	bl	383ec <ftello64@plt+0x26b24>
   3cc4c:	str	r0, [fp, #-36]	; 0xffffffdc
   3cc50:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3cc54:	movw	r1, #0
   3cc58:	cmp	r0, r1
   3cc5c:	bne	3cc78 <ftello64@plt+0x2b3b0>
   3cc60:	bl	11760 <__errno_location@plt>
   3cc64:	movw	r1, #12
   3cc68:	str	r1, [r0]
   3cc6c:	mvn	r0, #0
   3cc70:	str	r0, [fp, #-12]
   3cc74:	b	3cd9c <ftello64@plt+0x2b4d4>
   3cc78:	b	3cc7c <ftello64@plt+0x2b3b4>
   3cc7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3cc80:	movw	r1, #0
   3cc84:	str	r1, [sp, #8]
   3cc88:	ldr	r2, [sp, #8]
   3cc8c:	ldr	r3, [sp, #8]
   3cc90:	ldr	ip, [sp, #8]
   3cc94:	str	ip, [sp]
   3cc98:	bl	1152c <iconv@plt>
   3cc9c:	ldr	r1, [fp, #-16]
   3cca0:	str	r1, [sp, #44]	; 0x2c
   3cca4:	ldr	r1, [fp, #-20]	; 0xffffffec
   3cca8:	str	r1, [sp, #40]	; 0x28
   3ccac:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3ccb0:	str	r1, [sp, #36]	; 0x24
   3ccb4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   3ccb8:	str	r1, [sp, #32]
   3ccbc:	ldr	r0, [sp, #40]	; 0x28
   3ccc0:	cmp	r0, #0
   3ccc4:	bls	3cd10 <ftello64@plt+0x2b448>
   3ccc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3cccc:	add	r1, sp, #44	; 0x2c
   3ccd0:	add	r2, sp, #40	; 0x28
   3ccd4:	add	r3, sp, #36	; 0x24
   3ccd8:	add	ip, sp, #32
   3ccdc:	str	ip, [sp]
   3cce0:	bl	1152c <iconv@plt>
   3cce4:	str	r0, [sp, #28]
   3cce8:	ldr	r0, [sp, #28]
   3ccec:	cmn	r0, #1
   3ccf0:	bne	3cd0c <ftello64@plt+0x2b444>
   3ccf4:	bl	11760 <__errno_location@plt>
   3ccf8:	ldr	r0, [r0]
   3ccfc:	cmp	r0, #22
   3cd00:	bne	3cd08 <ftello64@plt+0x2b440>
   3cd04:	b	3cd10 <ftello64@plt+0x2b448>
   3cd08:	b	3cd78 <ftello64@plt+0x2b4b0>
   3cd0c:	b	3ccbc <ftello64@plt+0x2b3f4>
   3cd10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3cd14:	movw	r1, #0
   3cd18:	str	r1, [sp, #4]
   3cd1c:	ldr	r2, [sp, #4]
   3cd20:	add	r3, sp, #36	; 0x24
   3cd24:	add	ip, sp, #32
   3cd28:	str	ip, [sp]
   3cd2c:	bl	1152c <iconv@plt>
   3cd30:	str	r0, [sp, #24]
   3cd34:	ldr	r0, [sp, #24]
   3cd38:	cmn	r0, #1
   3cd3c:	bne	3cd44 <ftello64@plt+0x2b47c>
   3cd40:	b	3cd78 <ftello64@plt+0x2b4b0>
   3cd44:	ldr	r0, [sp, #32]
   3cd48:	cmp	r0, #0
   3cd4c:	beq	3cd54 <ftello64@plt+0x2b48c>
   3cd50:	bl	1188c <abort@plt>
   3cd54:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3cd58:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3cd5c:	str	r0, [r1]
   3cd60:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3cd64:	ldr	r1, [fp, #8]
   3cd68:	str	r0, [r1]
   3cd6c:	movw	r0, #0
   3cd70:	str	r0, [fp, #-12]
   3cd74:	b	3cd9c <ftello64@plt+0x2b4d4>
   3cd78:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3cd7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3cd80:	ldr	r1, [r1]
   3cd84:	cmp	r0, r1
   3cd88:	beq	3cd94 <ftello64@plt+0x2b4cc>
   3cd8c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3cd90:	bl	17078 <ftello64@plt+0x57b0>
   3cd94:	mvn	r0, #0
   3cd98:	str	r0, [fp, #-12]
   3cd9c:	ldr	r0, [fp, #-12]
   3cda0:	sub	sp, fp, #8
   3cda4:	pop	{r4, r5, fp, pc}
   3cda8:	push	{fp, lr}
   3cdac:	mov	fp, sp
   3cdb0:	sub	sp, sp, #96	; 0x60
   3cdb4:	str	r0, [fp, #-8]
   3cdb8:	str	r1, [fp, #-12]
   3cdbc:	ldr	r0, [fp, #-8]
   3cdc0:	str	r0, [fp, #-28]	; 0xffffffe4
   3cdc4:	ldr	r0, [fp, #-8]
   3cdc8:	bl	1173c <strlen@plt>
   3cdcc:	str	r0, [fp, #-32]	; 0xffffffe0
   3cdd0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   3cdd4:	str	r0, [fp, #-20]	; 0xffffffec
   3cdd8:	movw	r0, #65535	; 0xffff
   3cddc:	str	r0, [fp, #-36]	; 0xffffffdc
   3cde0:	ldr	r0, [fp, #-20]	; 0xffffffec
   3cde4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3cde8:	lsr	r1, r1, #4
   3cdec:	cmp	r0, r1
   3cdf0:	bhi	3ce00 <ftello64@plt+0x2b538>
   3cdf4:	ldr	r0, [fp, #-20]	; 0xffffffec
   3cdf8:	lsl	r0, r0, #4
   3cdfc:	str	r0, [fp, #-20]	; 0xffffffec
   3ce00:	ldr	r0, [fp, #-20]	; 0xffffffec
   3ce04:	add	r0, r0, #1
   3ce08:	str	r0, [fp, #-20]	; 0xffffffec
   3ce0c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3ce10:	bl	383ec <ftello64@plt+0x26b24>
   3ce14:	str	r0, [fp, #-16]
   3ce18:	ldr	r0, [fp, #-16]
   3ce1c:	movw	r1, #0
   3ce20:	cmp	r0, r1
   3ce24:	bne	3ce40 <ftello64@plt+0x2b578>
   3ce28:	bl	11760 <__errno_location@plt>
   3ce2c:	movw	r1, #12
   3ce30:	str	r1, [r0]
   3ce34:	movw	r0, #0
   3ce38:	str	r0, [fp, #-4]
   3ce3c:	b	3d0f0 <ftello64@plt+0x2b828>
   3ce40:	ldr	r0, [fp, #-12]
   3ce44:	movw	r1, #0
   3ce48:	str	r1, [sp, #12]
   3ce4c:	ldr	r2, [sp, #12]
   3ce50:	ldr	r3, [sp, #12]
   3ce54:	ldr	ip, [sp, #12]
   3ce58:	str	ip, [sp]
   3ce5c:	bl	1152c <iconv@plt>
   3ce60:	ldr	r1, [fp, #-16]
   3ce64:	str	r1, [fp, #-40]	; 0xffffffd8
   3ce68:	ldr	r1, [fp, #-20]	; 0xffffffec
   3ce6c:	sub	r1, r1, #1
   3ce70:	str	r1, [fp, #-44]	; 0xffffffd4
   3ce74:	ldr	r0, [fp, #-12]
   3ce78:	sub	r1, fp, #28
   3ce7c:	sub	r2, fp, #32
   3ce80:	sub	r3, fp, #40	; 0x28
   3ce84:	sub	ip, fp, #44	; 0x2c
   3ce88:	str	ip, [sp]
   3ce8c:	bl	1152c <iconv@plt>
   3ce90:	str	r0, [sp, #48]	; 0x30
   3ce94:	ldr	r0, [sp, #48]	; 0x30
   3ce98:	cmn	r0, #1
   3ce9c:	bne	3cf74 <ftello64@plt+0x2b6ac>
   3cea0:	bl	11760 <__errno_location@plt>
   3cea4:	ldr	r0, [r0]
   3cea8:	cmp	r0, #22
   3ceac:	bne	3ceb4 <ftello64@plt+0x2b5ec>
   3ceb0:	b	3cf7c <ftello64@plt+0x2b6b4>
   3ceb4:	bl	11760 <__errno_location@plt>
   3ceb8:	ldr	r0, [r0]
   3cebc:	cmp	r0, #7
   3cec0:	bne	3cf68 <ftello64@plt+0x2b6a0>
   3cec4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3cec8:	ldr	r1, [fp, #-16]
   3cecc:	sub	r0, r0, r1
   3ced0:	str	r0, [sp, #44]	; 0x2c
   3ced4:	ldr	r0, [fp, #-20]	; 0xffffffec
   3ced8:	lsl	r0, r0, #1
   3cedc:	str	r0, [sp, #40]	; 0x28
   3cee0:	ldr	r0, [sp, #40]	; 0x28
   3cee4:	ldr	r1, [fp, #-20]	; 0xffffffec
   3cee8:	cmp	r0, r1
   3ceec:	bhi	3cf00 <ftello64@plt+0x2b638>
   3cef0:	bl	11760 <__errno_location@plt>
   3cef4:	movw	r1, #12
   3cef8:	str	r1, [r0]
   3cefc:	b	3d0e0 <ftello64@plt+0x2b818>
   3cf00:	ldr	r0, [fp, #-16]
   3cf04:	ldr	r1, [sp, #40]	; 0x28
   3cf08:	bl	3845c <ftello64@plt+0x26b94>
   3cf0c:	str	r0, [sp, #36]	; 0x24
   3cf10:	ldr	r0, [sp, #36]	; 0x24
   3cf14:	movw	r1, #0
   3cf18:	cmp	r0, r1
   3cf1c:	bne	3cf30 <ftello64@plt+0x2b668>
   3cf20:	bl	11760 <__errno_location@plt>
   3cf24:	movw	r1, #12
   3cf28:	str	r1, [r0]
   3cf2c:	b	3d0e0 <ftello64@plt+0x2b818>
   3cf30:	ldr	r0, [sp, #36]	; 0x24
   3cf34:	str	r0, [fp, #-16]
   3cf38:	ldr	r0, [sp, #40]	; 0x28
   3cf3c:	str	r0, [fp, #-20]	; 0xffffffec
   3cf40:	ldr	r0, [fp, #-16]
   3cf44:	ldr	r1, [sp, #44]	; 0x2c
   3cf48:	add	r0, r0, r1
   3cf4c:	str	r0, [fp, #-40]	; 0xffffffd8
   3cf50:	ldr	r0, [fp, #-20]	; 0xffffffec
   3cf54:	sub	r0, r0, #1
   3cf58:	ldr	r1, [sp, #44]	; 0x2c
   3cf5c:	sub	r0, r0, r1
   3cf60:	str	r0, [fp, #-44]	; 0xffffffd4
   3cf64:	b	3cf6c <ftello64@plt+0x2b6a4>
   3cf68:	b	3d0e0 <ftello64@plt+0x2b818>
   3cf6c:	b	3cf70 <ftello64@plt+0x2b6a8>
   3cf70:	b	3cf78 <ftello64@plt+0x2b6b0>
   3cf74:	b	3cf7c <ftello64@plt+0x2b6b4>
   3cf78:	b	3ce74 <ftello64@plt+0x2b5ac>
   3cf7c:	b	3cf80 <ftello64@plt+0x2b6b8>
   3cf80:	ldr	r0, [fp, #-12]
   3cf84:	movw	r1, #0
   3cf88:	str	r1, [sp, #8]
   3cf8c:	ldr	r2, [sp, #8]
   3cf90:	sub	r3, fp, #40	; 0x28
   3cf94:	sub	ip, fp, #44	; 0x2c
   3cf98:	str	ip, [sp]
   3cf9c:	bl	1152c <iconv@plt>
   3cfa0:	str	r0, [sp, #32]
   3cfa4:	ldr	r0, [sp, #32]
   3cfa8:	cmn	r0, #1
   3cfac:	bne	3d06c <ftello64@plt+0x2b7a4>
   3cfb0:	bl	11760 <__errno_location@plt>
   3cfb4:	ldr	r0, [r0]
   3cfb8:	cmp	r0, #7
   3cfbc:	bne	3d064 <ftello64@plt+0x2b79c>
   3cfc0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3cfc4:	ldr	r1, [fp, #-16]
   3cfc8:	sub	r0, r0, r1
   3cfcc:	str	r0, [sp, #28]
   3cfd0:	ldr	r0, [fp, #-20]	; 0xffffffec
   3cfd4:	lsl	r0, r0, #1
   3cfd8:	str	r0, [sp, #24]
   3cfdc:	ldr	r0, [sp, #24]
   3cfe0:	ldr	r1, [fp, #-20]	; 0xffffffec
   3cfe4:	cmp	r0, r1
   3cfe8:	bhi	3cffc <ftello64@plt+0x2b734>
   3cfec:	bl	11760 <__errno_location@plt>
   3cff0:	movw	r1, #12
   3cff4:	str	r1, [r0]
   3cff8:	b	3d0e0 <ftello64@plt+0x2b818>
   3cffc:	ldr	r0, [fp, #-16]
   3d000:	ldr	r1, [sp, #24]
   3d004:	bl	3845c <ftello64@plt+0x26b94>
   3d008:	str	r0, [sp, #20]
   3d00c:	ldr	r0, [sp, #20]
   3d010:	movw	r1, #0
   3d014:	cmp	r0, r1
   3d018:	bne	3d02c <ftello64@plt+0x2b764>
   3d01c:	bl	11760 <__errno_location@plt>
   3d020:	movw	r1, #12
   3d024:	str	r1, [r0]
   3d028:	b	3d0e0 <ftello64@plt+0x2b818>
   3d02c:	ldr	r0, [sp, #20]
   3d030:	str	r0, [fp, #-16]
   3d034:	ldr	r0, [sp, #24]
   3d038:	str	r0, [fp, #-20]	; 0xffffffec
   3d03c:	ldr	r0, [fp, #-16]
   3d040:	ldr	r1, [sp, #28]
   3d044:	add	r0, r0, r1
   3d048:	str	r0, [fp, #-40]	; 0xffffffd8
   3d04c:	ldr	r0, [fp, #-20]	; 0xffffffec
   3d050:	sub	r0, r0, #1
   3d054:	ldr	r1, [sp, #28]
   3d058:	sub	r0, r0, r1
   3d05c:	str	r0, [fp, #-44]	; 0xffffffd4
   3d060:	b	3d068 <ftello64@plt+0x2b7a0>
   3d064:	b	3d0e0 <ftello64@plt+0x2b818>
   3d068:	b	3d070 <ftello64@plt+0x2b7a8>
   3d06c:	b	3d074 <ftello64@plt+0x2b7ac>
   3d070:	b	3cf80 <ftello64@plt+0x2b6b8>
   3d074:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3d078:	add	r1, r0, #1
   3d07c:	str	r1, [fp, #-40]	; 0xffffffd8
   3d080:	movw	r1, #0
   3d084:	strb	r1, [r0]
   3d088:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3d08c:	ldr	r1, [fp, #-16]
   3d090:	sub	r0, r0, r1
   3d094:	str	r0, [fp, #-24]	; 0xffffffe8
   3d098:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3d09c:	ldr	r1, [fp, #-20]	; 0xffffffec
   3d0a0:	cmp	r0, r1
   3d0a4:	bcs	3d0d4 <ftello64@plt+0x2b80c>
   3d0a8:	ldr	r0, [fp, #-16]
   3d0ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3d0b0:	bl	3845c <ftello64@plt+0x26b94>
   3d0b4:	str	r0, [sp, #16]
   3d0b8:	ldr	r0, [sp, #16]
   3d0bc:	movw	r1, #0
   3d0c0:	cmp	r0, r1
   3d0c4:	beq	3d0d0 <ftello64@plt+0x2b808>
   3d0c8:	ldr	r0, [sp, #16]
   3d0cc:	str	r0, [fp, #-16]
   3d0d0:	b	3d0d4 <ftello64@plt+0x2b80c>
   3d0d4:	ldr	r0, [fp, #-16]
   3d0d8:	str	r0, [fp, #-4]
   3d0dc:	b	3d0f0 <ftello64@plt+0x2b828>
   3d0e0:	ldr	r0, [fp, #-16]
   3d0e4:	bl	17078 <ftello64@plt+0x57b0>
   3d0e8:	movw	r0, #0
   3d0ec:	str	r0, [fp, #-4]
   3d0f0:	ldr	r0, [fp, #-4]
   3d0f4:	mov	sp, fp
   3d0f8:	pop	{fp, pc}
   3d0fc:	push	{fp, lr}
   3d100:	mov	fp, sp
   3d104:	sub	sp, sp, #40	; 0x28
   3d108:	str	r0, [fp, #-8]
   3d10c:	str	r1, [fp, #-12]
   3d110:	str	r2, [fp, #-16]
   3d114:	ldr	r0, [fp, #-8]
   3d118:	ldrb	r0, [r0]
   3d11c:	cmp	r0, #0
   3d120:	beq	3d138 <ftello64@plt+0x2b870>
   3d124:	ldr	r0, [fp, #-12]
   3d128:	ldr	r1, [fp, #-16]
   3d12c:	bl	38500 <ftello64@plt+0x26c38>
   3d130:	cmp	r0, #0
   3d134:	bne	3d16c <ftello64@plt+0x2b8a4>
   3d138:	ldr	r0, [fp, #-8]
   3d13c:	bl	11604 <strdup@plt>
   3d140:	str	r0, [sp, #20]
   3d144:	ldr	r0, [sp, #20]
   3d148:	movw	r1, #0
   3d14c:	cmp	r0, r1
   3d150:	bne	3d160 <ftello64@plt+0x2b898>
   3d154:	bl	11760 <__errno_location@plt>
   3d158:	movw	r1, #12
   3d15c:	str	r1, [r0]
   3d160:	ldr	r0, [sp, #20]
   3d164:	str	r0, [fp, #-4]
   3d168:	b	3d218 <ftello64@plt+0x2b950>
   3d16c:	ldr	r0, [fp, #-16]
   3d170:	ldr	r1, [fp, #-12]
   3d174:	bl	116c4 <iconv_open@plt>
   3d178:	str	r0, [sp, #16]
   3d17c:	ldr	r0, [sp, #16]
   3d180:	mvn	r1, #0
   3d184:	cmp	r0, r1
   3d188:	bne	3d198 <ftello64@plt+0x2b8d0>
   3d18c:	movw	r0, #0
   3d190:	str	r0, [fp, #-4]
   3d194:	b	3d218 <ftello64@plt+0x2b950>
   3d198:	ldr	r0, [fp, #-8]
   3d19c:	ldr	r1, [sp, #16]
   3d1a0:	bl	3cda8 <ftello64@plt+0x2b4e0>
   3d1a4:	str	r0, [sp, #12]
   3d1a8:	ldr	r0, [sp, #12]
   3d1ac:	movw	r1, #0
   3d1b0:	cmp	r0, r1
   3d1b4:	bne	3d1e8 <ftello64@plt+0x2b920>
   3d1b8:	bl	11760 <__errno_location@plt>
   3d1bc:	ldr	r0, [r0]
   3d1c0:	str	r0, [sp, #8]
   3d1c4:	ldr	r0, [sp, #16]
   3d1c8:	bl	11514 <iconv_close@plt>
   3d1cc:	ldr	r1, [sp, #8]
   3d1d0:	str	r0, [sp, #4]
   3d1d4:	str	r1, [sp]
   3d1d8:	bl	11760 <__errno_location@plt>
   3d1dc:	ldr	r1, [sp]
   3d1e0:	str	r1, [r0]
   3d1e4:	b	3d210 <ftello64@plt+0x2b948>
   3d1e8:	ldr	r0, [sp, #16]
   3d1ec:	bl	11514 <iconv_close@plt>
   3d1f0:	cmp	r0, #0
   3d1f4:	bge	3d20c <ftello64@plt+0x2b944>
   3d1f8:	ldr	r0, [sp, #12]
   3d1fc:	bl	17078 <ftello64@plt+0x57b0>
   3d200:	movw	r0, #0
   3d204:	str	r0, [fp, #-4]
   3d208:	b	3d218 <ftello64@plt+0x2b950>
   3d20c:	b	3d210 <ftello64@plt+0x2b948>
   3d210:	ldr	r0, [sp, #12]
   3d214:	str	r0, [fp, #-4]
   3d218:	ldr	r0, [fp, #-4]
   3d21c:	mov	sp, fp
   3d220:	pop	{fp, pc}
   3d224:	push	{fp, lr}
   3d228:	mov	fp, sp
   3d22c:	sub	sp, sp, #16
   3d230:	str	r0, [sp, #8]
   3d234:	str	r1, [sp, #4]
   3d238:	ldr	r0, [sp, #8]
   3d23c:	ldr	r2, [sp, #4]
   3d240:	mov	r1, #0
   3d244:	bl	117b4 <memchr@plt>
   3d248:	str	r0, [sp]
   3d24c:	ldr	r0, [sp]
   3d250:	movw	r1, #0
   3d254:	cmp	r0, r1
   3d258:	beq	3d274 <ftello64@plt+0x2b9ac>
   3d25c:	ldr	r0, [sp]
   3d260:	ldr	r1, [sp, #8]
   3d264:	sub	r0, r0, r1
   3d268:	add	r0, r0, #1
   3d26c:	str	r0, [fp, #-4]
   3d270:	b	3d27c <ftello64@plt+0x2b9b4>
   3d274:	ldr	r0, [sp, #4]
   3d278:	str	r0, [fp, #-4]
   3d27c:	ldr	r0, [fp, #-4]
   3d280:	mov	sp, fp
   3d284:	pop	{fp, pc}
   3d288:	sub	sp, sp, #12
   3d28c:	str	r0, [sp, #4]
   3d290:	ldr	r0, [sp, #4]
   3d294:	sub	r1, r0, #48	; 0x30
   3d298:	cmp	r1, #10
   3d29c:	str	r0, [sp]
   3d2a0:	bcc	3d2d0 <ftello64@plt+0x2ba08>
   3d2a4:	b	3d2a8 <ftello64@plt+0x2b9e0>
   3d2a8:	ldr	r0, [sp]
   3d2ac:	sub	r1, r0, #65	; 0x41
   3d2b0:	cmp	r1, #26
   3d2b4:	bcc	3d2d0 <ftello64@plt+0x2ba08>
   3d2b8:	b	3d2bc <ftello64@plt+0x2b9f4>
   3d2bc:	ldr	r0, [sp]
   3d2c0:	sub	r1, r0, #97	; 0x61
   3d2c4:	cmp	r1, #25
   3d2c8:	bhi	3d2e0 <ftello64@plt+0x2ba18>
   3d2cc:	b	3d2d0 <ftello64@plt+0x2ba08>
   3d2d0:	movw	r0, #1
   3d2d4:	and	r0, r0, #1
   3d2d8:	strb	r0, [sp, #11]
   3d2dc:	b	3d2ec <ftello64@plt+0x2ba24>
   3d2e0:	movw	r0, #0
   3d2e4:	and	r0, r0, #1
   3d2e8:	strb	r0, [sp, #11]
   3d2ec:	ldrb	r0, [sp, #11]
   3d2f0:	and	r0, r0, #1
   3d2f4:	add	sp, sp, #12
   3d2f8:	bx	lr
   3d2fc:	sub	sp, sp, #12
   3d300:	str	r0, [sp, #4]
   3d304:	ldr	r0, [sp, #4]
   3d308:	sub	r1, r0, #65	; 0x41
   3d30c:	cmp	r1, #26
   3d310:	str	r0, [sp]
   3d314:	bcc	3d330 <ftello64@plt+0x2ba68>
   3d318:	b	3d31c <ftello64@plt+0x2ba54>
   3d31c:	ldr	r0, [sp]
   3d320:	sub	r1, r0, #97	; 0x61
   3d324:	cmp	r1, #25
   3d328:	bhi	3d340 <ftello64@plt+0x2ba78>
   3d32c:	b	3d330 <ftello64@plt+0x2ba68>
   3d330:	movw	r0, #1
   3d334:	and	r0, r0, #1
   3d338:	strb	r0, [sp, #11]
   3d33c:	b	3d34c <ftello64@plt+0x2ba84>
   3d340:	movw	r0, #0
   3d344:	and	r0, r0, #1
   3d348:	strb	r0, [sp, #11]
   3d34c:	ldrb	r0, [sp, #11]
   3d350:	and	r0, r0, #1
   3d354:	add	sp, sp, #12
   3d358:	bx	lr
   3d35c:	sub	sp, sp, #8
   3d360:	str	r0, [sp]
   3d364:	ldr	r0, [sp]
   3d368:	cmp	r0, #127	; 0x7f
   3d36c:	bhi	3d384 <ftello64@plt+0x2babc>
   3d370:	b	3d374 <ftello64@plt+0x2baac>
   3d374:	movw	r0, #1
   3d378:	and	r0, r0, #1
   3d37c:	strb	r0, [sp, #7]
   3d380:	b	3d390 <ftello64@plt+0x2bac8>
   3d384:	movw	r0, #0
   3d388:	and	r0, r0, #1
   3d38c:	strb	r0, [sp, #7]
   3d390:	ldrb	r0, [sp, #7]
   3d394:	and	r0, r0, #1
   3d398:	add	sp, sp, #8
   3d39c:	bx	lr
   3d3a0:	sub	sp, sp, #8
   3d3a4:	str	r0, [sp, #4]
   3d3a8:	ldr	r0, [sp, #4]
   3d3ac:	cmp	r0, #32
   3d3b0:	movw	r0, #1
   3d3b4:	str	r0, [sp]
   3d3b8:	beq	3d3d0 <ftello64@plt+0x2bb08>
   3d3bc:	ldr	r0, [sp, #4]
   3d3c0:	cmp	r0, #9
   3d3c4:	movw	r0, #0
   3d3c8:	moveq	r0, #1
   3d3cc:	str	r0, [sp]
   3d3d0:	ldr	r0, [sp]
   3d3d4:	and	r0, r0, #1
   3d3d8:	add	sp, sp, #8
   3d3dc:	bx	lr
   3d3e0:	sub	sp, sp, #12
   3d3e4:	str	r0, [sp, #4]
   3d3e8:	ldr	r0, [sp, #4]
   3d3ec:	cmp	r0, #32
   3d3f0:	str	r0, [sp]
   3d3f4:	bcc	3d40c <ftello64@plt+0x2bb44>
   3d3f8:	b	3d3fc <ftello64@plt+0x2bb34>
   3d3fc:	ldr	r0, [sp]
   3d400:	cmp	r0, #127	; 0x7f
   3d404:	bne	3d41c <ftello64@plt+0x2bb54>
   3d408:	b	3d40c <ftello64@plt+0x2bb44>
   3d40c:	movw	r0, #1
   3d410:	and	r0, r0, #1
   3d414:	strb	r0, [sp, #11]
   3d418:	b	3d428 <ftello64@plt+0x2bb60>
   3d41c:	movw	r0, #0
   3d420:	and	r0, r0, #1
   3d424:	strb	r0, [sp, #11]
   3d428:	ldrb	r0, [sp, #11]
   3d42c:	and	r0, r0, #1
   3d430:	add	sp, sp, #12
   3d434:	bx	lr
   3d438:	sub	sp, sp, #8
   3d43c:	str	r0, [sp]
   3d440:	ldr	r0, [sp]
   3d444:	sub	r0, r0, #48	; 0x30
   3d448:	cmp	r0, #9
   3d44c:	bhi	3d464 <ftello64@plt+0x2bb9c>
   3d450:	b	3d454 <ftello64@plt+0x2bb8c>
   3d454:	movw	r0, #1
   3d458:	and	r0, r0, #1
   3d45c:	strb	r0, [sp, #7]
   3d460:	b	3d470 <ftello64@plt+0x2bba8>
   3d464:	movw	r0, #0
   3d468:	and	r0, r0, #1
   3d46c:	strb	r0, [sp, #7]
   3d470:	ldrb	r0, [sp, #7]
   3d474:	and	r0, r0, #1
   3d478:	add	sp, sp, #8
   3d47c:	bx	lr
   3d480:	sub	sp, sp, #8
   3d484:	str	r0, [sp]
   3d488:	ldr	r0, [sp]
   3d48c:	sub	r0, r0, #33	; 0x21
   3d490:	cmp	r0, #93	; 0x5d
   3d494:	bhi	3d4ac <ftello64@plt+0x2bbe4>
   3d498:	b	3d49c <ftello64@plt+0x2bbd4>
   3d49c:	movw	r0, #1
   3d4a0:	and	r0, r0, #1
   3d4a4:	strb	r0, [sp, #7]
   3d4a8:	b	3d4b8 <ftello64@plt+0x2bbf0>
   3d4ac:	movw	r0, #0
   3d4b0:	and	r0, r0, #1
   3d4b4:	strb	r0, [sp, #7]
   3d4b8:	ldrb	r0, [sp, #7]
   3d4bc:	and	r0, r0, #1
   3d4c0:	add	sp, sp, #8
   3d4c4:	bx	lr
   3d4c8:	sub	sp, sp, #8
   3d4cc:	str	r0, [sp]
   3d4d0:	ldr	r0, [sp]
   3d4d4:	sub	r0, r0, #97	; 0x61
   3d4d8:	cmp	r0, #25
   3d4dc:	bhi	3d4f4 <ftello64@plt+0x2bc2c>
   3d4e0:	b	3d4e4 <ftello64@plt+0x2bc1c>
   3d4e4:	movw	r0, #1
   3d4e8:	and	r0, r0, #1
   3d4ec:	strb	r0, [sp, #7]
   3d4f0:	b	3d500 <ftello64@plt+0x2bc38>
   3d4f4:	movw	r0, #0
   3d4f8:	and	r0, r0, #1
   3d4fc:	strb	r0, [sp, #7]
   3d500:	ldrb	r0, [sp, #7]
   3d504:	and	r0, r0, #1
   3d508:	add	sp, sp, #8
   3d50c:	bx	lr
   3d510:	sub	sp, sp, #8
   3d514:	str	r0, [sp]
   3d518:	ldr	r0, [sp]
   3d51c:	sub	r0, r0, #32
   3d520:	cmp	r0, #94	; 0x5e
   3d524:	bhi	3d53c <ftello64@plt+0x2bc74>
   3d528:	b	3d52c <ftello64@plt+0x2bc64>
   3d52c:	movw	r0, #1
   3d530:	and	r0, r0, #1
   3d534:	strb	r0, [sp, #7]
   3d538:	b	3d548 <ftello64@plt+0x2bc80>
   3d53c:	movw	r0, #0
   3d540:	and	r0, r0, #1
   3d544:	strb	r0, [sp, #7]
   3d548:	ldrb	r0, [sp, #7]
   3d54c:	and	r0, r0, #1
   3d550:	add	sp, sp, #8
   3d554:	bx	lr
   3d558:	sub	sp, sp, #12
   3d55c:	str	r0, [sp, #4]
   3d560:	ldr	r0, [sp, #4]
   3d564:	sub	r0, r0, #33	; 0x21
   3d568:	cmp	r0, #93	; 0x5d
   3d56c:	str	r0, [sp]
   3d570:	bhi	3d70c <ftello64@plt+0x2be44>
   3d574:	add	r0, pc, #8
   3d578:	ldr	r1, [sp]
   3d57c:	ldr	r0, [r0, r1, lsl #2]
   3d580:	mov	pc, r0
   3d584:	strdeq	sp, [r3], -ip
   3d588:	strdeq	sp, [r3], -ip
   3d58c:	strdeq	sp, [r3], -ip
   3d590:	strdeq	sp, [r3], -ip
   3d594:	strdeq	sp, [r3], -ip
   3d598:	strdeq	sp, [r3], -ip
   3d59c:	strdeq	sp, [r3], -ip
   3d5a0:	strdeq	sp, [r3], -ip
   3d5a4:	strdeq	sp, [r3], -ip
   3d5a8:	strdeq	sp, [r3], -ip
   3d5ac:	strdeq	sp, [r3], -ip
   3d5b0:	strdeq	sp, [r3], -ip
   3d5b4:	strdeq	sp, [r3], -ip
   3d5b8:	strdeq	sp, [r3], -ip
   3d5bc:	strdeq	sp, [r3], -ip
   3d5c0:	andeq	sp, r3, ip, lsl #14
   3d5c4:	andeq	sp, r3, ip, lsl #14
   3d5c8:	andeq	sp, r3, ip, lsl #14
   3d5cc:	andeq	sp, r3, ip, lsl #14
   3d5d0:	andeq	sp, r3, ip, lsl #14
   3d5d4:	andeq	sp, r3, ip, lsl #14
   3d5d8:	andeq	sp, r3, ip, lsl #14
   3d5dc:	andeq	sp, r3, ip, lsl #14
   3d5e0:	andeq	sp, r3, ip, lsl #14
   3d5e4:	andeq	sp, r3, ip, lsl #14
   3d5e8:	strdeq	sp, [r3], -ip
   3d5ec:	strdeq	sp, [r3], -ip
   3d5f0:	strdeq	sp, [r3], -ip
   3d5f4:	strdeq	sp, [r3], -ip
   3d5f8:	strdeq	sp, [r3], -ip
   3d5fc:	strdeq	sp, [r3], -ip
   3d600:	strdeq	sp, [r3], -ip
   3d604:	andeq	sp, r3, ip, lsl #14
   3d608:	andeq	sp, r3, ip, lsl #14
   3d60c:	andeq	sp, r3, ip, lsl #14
   3d610:	andeq	sp, r3, ip, lsl #14
   3d614:	andeq	sp, r3, ip, lsl #14
   3d618:	andeq	sp, r3, ip, lsl #14
   3d61c:	andeq	sp, r3, ip, lsl #14
   3d620:	andeq	sp, r3, ip, lsl #14
   3d624:	andeq	sp, r3, ip, lsl #14
   3d628:	andeq	sp, r3, ip, lsl #14
   3d62c:	andeq	sp, r3, ip, lsl #14
   3d630:	andeq	sp, r3, ip, lsl #14
   3d634:	andeq	sp, r3, ip, lsl #14
   3d638:	andeq	sp, r3, ip, lsl #14
   3d63c:	andeq	sp, r3, ip, lsl #14
   3d640:	andeq	sp, r3, ip, lsl #14
   3d644:	andeq	sp, r3, ip, lsl #14
   3d648:	andeq	sp, r3, ip, lsl #14
   3d64c:	andeq	sp, r3, ip, lsl #14
   3d650:	andeq	sp, r3, ip, lsl #14
   3d654:	andeq	sp, r3, ip, lsl #14
   3d658:	andeq	sp, r3, ip, lsl #14
   3d65c:	andeq	sp, r3, ip, lsl #14
   3d660:	andeq	sp, r3, ip, lsl #14
   3d664:	andeq	sp, r3, ip, lsl #14
   3d668:	andeq	sp, r3, ip, lsl #14
   3d66c:	strdeq	sp, [r3], -ip
   3d670:	strdeq	sp, [r3], -ip
   3d674:	strdeq	sp, [r3], -ip
   3d678:	strdeq	sp, [r3], -ip
   3d67c:	strdeq	sp, [r3], -ip
   3d680:	strdeq	sp, [r3], -ip
   3d684:	andeq	sp, r3, ip, lsl #14
   3d688:	andeq	sp, r3, ip, lsl #14
   3d68c:	andeq	sp, r3, ip, lsl #14
   3d690:	andeq	sp, r3, ip, lsl #14
   3d694:	andeq	sp, r3, ip, lsl #14
   3d698:	andeq	sp, r3, ip, lsl #14
   3d69c:	andeq	sp, r3, ip, lsl #14
   3d6a0:	andeq	sp, r3, ip, lsl #14
   3d6a4:	andeq	sp, r3, ip, lsl #14
   3d6a8:	andeq	sp, r3, ip, lsl #14
   3d6ac:	andeq	sp, r3, ip, lsl #14
   3d6b0:	andeq	sp, r3, ip, lsl #14
   3d6b4:	andeq	sp, r3, ip, lsl #14
   3d6b8:	andeq	sp, r3, ip, lsl #14
   3d6bc:	andeq	sp, r3, ip, lsl #14
   3d6c0:	andeq	sp, r3, ip, lsl #14
   3d6c4:	andeq	sp, r3, ip, lsl #14
   3d6c8:	andeq	sp, r3, ip, lsl #14
   3d6cc:	andeq	sp, r3, ip, lsl #14
   3d6d0:	andeq	sp, r3, ip, lsl #14
   3d6d4:	andeq	sp, r3, ip, lsl #14
   3d6d8:	andeq	sp, r3, ip, lsl #14
   3d6dc:	andeq	sp, r3, ip, lsl #14
   3d6e0:	andeq	sp, r3, ip, lsl #14
   3d6e4:	andeq	sp, r3, ip, lsl #14
   3d6e8:	andeq	sp, r3, ip, lsl #14
   3d6ec:	strdeq	sp, [r3], -ip
   3d6f0:	strdeq	sp, [r3], -ip
   3d6f4:	strdeq	sp, [r3], -ip
   3d6f8:	strdeq	sp, [r3], -ip
   3d6fc:	movw	r0, #1
   3d700:	and	r0, r0, #1
   3d704:	strb	r0, [sp, #11]
   3d708:	b	3d718 <ftello64@plt+0x2be50>
   3d70c:	movw	r0, #0
   3d710:	and	r0, r0, #1
   3d714:	strb	r0, [sp, #11]
   3d718:	ldrb	r0, [sp, #11]
   3d71c:	and	r0, r0, #1
   3d720:	add	sp, sp, #12
   3d724:	bx	lr
   3d728:	sub	sp, sp, #12
   3d72c:	str	r0, [sp, #4]
   3d730:	ldr	r0, [sp, #4]
   3d734:	sub	r1, r0, #9
   3d738:	cmp	r1, #5
   3d73c:	str	r0, [sp]
   3d740:	bcc	3d758 <ftello64@plt+0x2be90>
   3d744:	b	3d748 <ftello64@plt+0x2be80>
   3d748:	ldr	r0, [sp]
   3d74c:	cmp	r0, #32
   3d750:	bne	3d768 <ftello64@plt+0x2bea0>
   3d754:	b	3d758 <ftello64@plt+0x2be90>
   3d758:	movw	r0, #1
   3d75c:	and	r0, r0, #1
   3d760:	strb	r0, [sp, #11]
   3d764:	b	3d774 <ftello64@plt+0x2beac>
   3d768:	movw	r0, #0
   3d76c:	and	r0, r0, #1
   3d770:	strb	r0, [sp, #11]
   3d774:	ldrb	r0, [sp, #11]
   3d778:	and	r0, r0, #1
   3d77c:	add	sp, sp, #12
   3d780:	bx	lr
   3d784:	sub	sp, sp, #8
   3d788:	str	r0, [sp]
   3d78c:	ldr	r0, [sp]
   3d790:	sub	r0, r0, #65	; 0x41
   3d794:	cmp	r0, #25
   3d798:	bhi	3d7b0 <ftello64@plt+0x2bee8>
   3d79c:	b	3d7a0 <ftello64@plt+0x2bed8>
   3d7a0:	movw	r0, #1
   3d7a4:	and	r0, r0, #1
   3d7a8:	strb	r0, [sp, #7]
   3d7ac:	b	3d7bc <ftello64@plt+0x2bef4>
   3d7b0:	movw	r0, #0
   3d7b4:	and	r0, r0, #1
   3d7b8:	strb	r0, [sp, #7]
   3d7bc:	ldrb	r0, [sp, #7]
   3d7c0:	and	r0, r0, #1
   3d7c4:	add	sp, sp, #8
   3d7c8:	bx	lr
   3d7cc:	sub	sp, sp, #12
   3d7d0:	str	r0, [sp, #4]
   3d7d4:	ldr	r0, [sp, #4]
   3d7d8:	sub	r1, r0, #48	; 0x30
   3d7dc:	cmp	r1, #10
   3d7e0:	str	r0, [sp]
   3d7e4:	bcc	3d814 <ftello64@plt+0x2bf4c>
   3d7e8:	b	3d7ec <ftello64@plt+0x2bf24>
   3d7ec:	ldr	r0, [sp]
   3d7f0:	sub	r1, r0, #65	; 0x41
   3d7f4:	cmp	r1, #6
   3d7f8:	bcc	3d814 <ftello64@plt+0x2bf4c>
   3d7fc:	b	3d800 <ftello64@plt+0x2bf38>
   3d800:	ldr	r0, [sp]
   3d804:	sub	r1, r0, #97	; 0x61
   3d808:	cmp	r1, #5
   3d80c:	bhi	3d824 <ftello64@plt+0x2bf5c>
   3d810:	b	3d814 <ftello64@plt+0x2bf4c>
   3d814:	movw	r0, #1
   3d818:	and	r0, r0, #1
   3d81c:	strb	r0, [sp, #11]
   3d820:	b	3d830 <ftello64@plt+0x2bf68>
   3d824:	movw	r0, #0
   3d828:	and	r0, r0, #1
   3d82c:	strb	r0, [sp, #11]
   3d830:	ldrb	r0, [sp, #11]
   3d834:	and	r0, r0, #1
   3d838:	add	sp, sp, #12
   3d83c:	bx	lr
   3d840:	sub	sp, sp, #8
   3d844:	str	r0, [sp]
   3d848:	ldr	r0, [sp]
   3d84c:	sub	r0, r0, #65	; 0x41
   3d850:	cmp	r0, #25
   3d854:	bhi	3d870 <ftello64@plt+0x2bfa8>
   3d858:	b	3d85c <ftello64@plt+0x2bf94>
   3d85c:	ldr	r0, [sp]
   3d860:	sub	r0, r0, #65	; 0x41
   3d864:	add	r0, r0, #97	; 0x61
   3d868:	str	r0, [sp, #4]
   3d86c:	b	3d878 <ftello64@plt+0x2bfb0>
   3d870:	ldr	r0, [sp]
   3d874:	str	r0, [sp, #4]
   3d878:	ldr	r0, [sp, #4]
   3d87c:	add	sp, sp, #8
   3d880:	bx	lr
   3d884:	sub	sp, sp, #8
   3d888:	str	r0, [sp]
   3d88c:	ldr	r0, [sp]
   3d890:	sub	r0, r0, #97	; 0x61
   3d894:	cmp	r0, #25
   3d898:	bhi	3d8b4 <ftello64@plt+0x2bfec>
   3d89c:	b	3d8a0 <ftello64@plt+0x2bfd8>
   3d8a0:	ldr	r0, [sp]
   3d8a4:	sub	r0, r0, #97	; 0x61
   3d8a8:	add	r0, r0, #65	; 0x41
   3d8ac:	str	r0, [sp, #4]
   3d8b0:	b	3d8bc <ftello64@plt+0x2bff4>
   3d8b4:	ldr	r0, [sp]
   3d8b8:	str	r0, [sp, #4]
   3d8bc:	ldr	r0, [sp, #4]
   3d8c0:	add	sp, sp, #8
   3d8c4:	bx	lr
   3d8c8:	push	{r4, r5, fp, lr}
   3d8cc:	add	fp, sp, #8
   3d8d0:	sub	sp, sp, #272	; 0x110
   3d8d4:	add	r1, sp, #7
   3d8d8:	str	r0, [fp, #-16]
   3d8dc:	ldr	r0, [fp, #-16]
   3d8e0:	movw	r2, #257	; 0x101
   3d8e4:	bl	3dd40 <ftello64@plt+0x2c478>
   3d8e8:	cmp	r0, #0
   3d8ec:	beq	3d900 <ftello64@plt+0x2c038>
   3d8f0:	movw	r0, #0
   3d8f4:	and	r0, r0, #1
   3d8f8:	strb	r0, [fp, #-9]
   3d8fc:	b	3d954 <ftello64@plt+0x2c08c>
   3d900:	add	r0, sp, #7
   3d904:	movw	r1, #62775	; 0xf537
   3d908:	movt	r1, #3
   3d90c:	bl	11538 <strcmp@plt>
   3d910:	cmp	r0, #0
   3d914:	movw	r0, #1
   3d918:	str	r0, [sp]
   3d91c:	beq	3d940 <ftello64@plt+0x2c078>
   3d920:	add	r0, sp, #7
   3d924:	movw	r1, #62777	; 0xf539
   3d928:	movt	r1, #3
   3d92c:	bl	11538 <strcmp@plt>
   3d930:	cmp	r0, #0
   3d934:	movw	r0, #0
   3d938:	moveq	r0, #1
   3d93c:	str	r0, [sp]
   3d940:	ldr	r0, [sp]
   3d944:	mvn	r1, #0
   3d948:	eor	r0, r0, r1
   3d94c:	and	r0, r0, #1
   3d950:	strb	r0, [fp, #-9]
   3d954:	ldrb	r0, [fp, #-9]
   3d958:	and	r0, r0, #1
   3d95c:	sub	sp, fp, #8
   3d960:	pop	{r4, r5, fp, pc}
   3d964:	push	{fp, lr}
   3d968:	mov	fp, sp
   3d96c:	sub	sp, sp, #48	; 0x30
   3d970:	str	r0, [fp, #-8]
   3d974:	mov	r0, #15
   3d978:	str	r0, [fp, #-12]
   3d97c:	ldr	r0, [fp, #-12]
   3d980:	add	r0, r0, #1
   3d984:	str	r0, [fp, #-16]
   3d988:	ldr	r0, [fp, #-8]
   3d98c:	ldr	r1, [fp, #-16]
   3d990:	asr	r2, r1, #31
   3d994:	adds	r0, r0, r1
   3d998:	adc	r1, r2, #0
   3d99c:	and	r2, r1, #1
   3d9a0:	rsb	r3, r2, #0
   3d9a4:	eor	r1, r3, r1
   3d9a8:	cmp	r1, #0
   3d9ac:	movwne	r1, #1
   3d9b0:	eor	r2, r2, r0, lsr #31
   3d9b4:	cmp	r2, #0
   3d9b8:	movwne	r2, #1
   3d9bc:	orr	r1, r1, r2
   3d9c0:	str	r0, [fp, #-20]	; 0xffffffec
   3d9c4:	tst	r1, #1
   3d9c8:	bne	3da70 <ftello64@plt+0x2c1a8>
   3d9cc:	ldr	r0, [pc, #176]	; 3da84 <ftello64@plt+0x2c1bc>
   3d9d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   3d9d4:	cmp	r0, r1
   3d9d8:	bcc	3da70 <ftello64@plt+0x2c1a8>
   3d9dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   3d9e0:	bl	116b8 <malloc@plt>
   3d9e4:	str	r0, [sp, #24]
   3d9e8:	ldr	r0, [sp, #24]
   3d9ec:	movw	r1, #0
   3d9f0:	cmp	r0, r1
   3d9f4:	beq	3da6c <ftello64@plt+0x2c1a4>
   3d9f8:	ldr	r0, [sp, #24]
   3d9fc:	str	r0, [sp, #20]
   3da00:	ldr	r0, [sp, #20]
   3da04:	adds	r0, r0, #8
   3da08:	mov	r1, #0
   3da0c:	adc	r1, r1, #0
   3da10:	str	r0, [sp, #16]
   3da14:	ldr	r0, [sp, #16]
   3da18:	ldr	r2, [fp, #-12]
   3da1c:	mvn	r3, #0
   3da20:	eor	r2, r2, r3
   3da24:	and	r0, r0, r2
   3da28:	add	r0, r0, #8
   3da2c:	ldr	r2, [sp, #20]
   3da30:	sub	r0, r0, r2
   3da34:	str	r0, [sp, #12]
   3da38:	ldr	r0, [sp, #24]
   3da3c:	ldr	r2, [sp, #12]
   3da40:	add	r0, r0, r2
   3da44:	str	r0, [sp, #8]
   3da48:	ldr	r0, [sp, #8]
   3da4c:	str	r0, [sp, #4]
   3da50:	ldr	r0, [sp, #12]
   3da54:	ldr	r2, [sp, #4]
   3da58:	add	r2, r2, r3
   3da5c:	strb	r0, [r2]
   3da60:	ldr	r0, [sp, #4]
   3da64:	str	r0, [fp, #-4]
   3da68:	b	3da78 <ftello64@plt+0x2c1b0>
   3da6c:	b	3da70 <ftello64@plt+0x2c1a8>
   3da70:	movw	r0, #0
   3da74:	str	r0, [fp, #-4]
   3da78:	ldr	r0, [fp, #-4]
   3da7c:	mov	sp, fp
   3da80:	pop	{fp, pc}
   3da84:	svcvc	0x00ffffff
   3da88:	push	{fp, lr}
   3da8c:	mov	fp, sp
   3da90:	sub	sp, sp, #8
   3da94:	str	r0, [sp, #4]
   3da98:	ldr	r0, [sp, #4]
   3da9c:	and	r0, r0, #7
   3daa0:	cmp	r0, #0
   3daa4:	beq	3daac <ftello64@plt+0x2c1e4>
   3daa8:	bl	1188c <abort@plt>
   3daac:	ldr	r0, [sp, #4]
   3dab0:	and	r0, r0, #8
   3dab4:	cmp	r0, #0
   3dab8:	beq	3dae8 <ftello64@plt+0x2c220>
   3dabc:	ldr	r0, [sp, #4]
   3dac0:	ldr	r1, [sp, #4]
   3dac4:	mvn	r2, #0
   3dac8:	add	r1, r1, r2
   3dacc:	ldrb	r1, [r1]
   3dad0:	movw	r2, #0
   3dad4:	sub	r1, r2, r1
   3dad8:	add	r0, r0, r1
   3dadc:	str	r0, [sp]
   3dae0:	ldr	r0, [sp]
   3dae4:	bl	17078 <ftello64@plt+0x57b0>
   3dae8:	mov	sp, fp
   3daec:	pop	{fp, pc}
   3daf0:	push	{fp, lr}
   3daf4:	mov	fp, sp
   3daf8:	sub	sp, sp, #16
   3dafc:	str	r0, [fp, #-4]
   3db00:	ldr	r0, [fp, #-4]
   3db04:	bl	11568 <wcwidth@plt>
   3db08:	str	r0, [sp, #8]
   3db0c:	ldr	r0, [sp, #8]
   3db10:	cmp	r0, #0
   3db14:	blt	3db24 <ftello64@plt+0x2c25c>
   3db18:	ldr	r0, [sp, #8]
   3db1c:	str	r0, [sp, #4]
   3db20:	b	3db48 <ftello64@plt+0x2c280>
   3db24:	ldr	r0, [fp, #-4]
   3db28:	bl	11634 <iswcntrl@plt>
   3db2c:	cmp	r0, #0
   3db30:	movw	r0, #0
   3db34:	movne	r0, #1
   3db38:	tst	r0, #1
   3db3c:	movw	r0, #0
   3db40:	moveq	r0, #1
   3db44:	str	r0, [sp, #4]
   3db48:	ldr	r0, [sp, #4]
   3db4c:	mov	sp, fp
   3db50:	pop	{fp, pc}
   3db54:	push	{fp, lr}
   3db58:	mov	fp, sp
   3db5c:	sub	sp, sp, #8
   3db60:	str	r0, [sp, #4]
   3db64:	str	r1, [sp]
   3db68:	ldr	r0, [sp]
   3db6c:	ldr	r0, [r0]
   3db70:	ldr	r1, [sp]
   3db74:	add	r1, r1, #16
   3db78:	cmp	r0, r1
   3db7c:	bne	3dbb0 <ftello64@plt+0x2c2e8>
   3db80:	ldr	r0, [sp, #4]
   3db84:	add	r0, r0, #16
   3db88:	ldr	r1, [sp]
   3db8c:	add	r1, r1, #16
   3db90:	ldr	r2, [sp]
   3db94:	ldr	r2, [r2, #4]
   3db98:	bl	115b0 <memcpy@plt>
   3db9c:	ldr	r0, [sp, #4]
   3dba0:	add	r0, r0, #16
   3dba4:	ldr	r1, [sp, #4]
   3dba8:	str	r0, [r1]
   3dbac:	b	3dbc0 <ftello64@plt+0x2c2f8>
   3dbb0:	ldr	r0, [sp]
   3dbb4:	ldr	r0, [r0]
   3dbb8:	ldr	r1, [sp, #4]
   3dbbc:	str	r0, [r1]
   3dbc0:	ldr	r0, [sp]
   3dbc4:	ldr	r0, [r0, #4]
   3dbc8:	ldr	r1, [sp, #4]
   3dbcc:	str	r0, [r1, #4]
   3dbd0:	ldr	r0, [sp]
   3dbd4:	ldrb	r0, [r0, #8]
   3dbd8:	ldr	r1, [sp, #4]
   3dbdc:	and	r2, r0, #1
   3dbe0:	strb	r2, [r1, #8]
   3dbe4:	tst	r0, #1
   3dbe8:	beq	3dbfc <ftello64@plt+0x2c334>
   3dbec:	ldr	r0, [sp]
   3dbf0:	ldr	r0, [r0, #12]
   3dbf4:	ldr	r1, [sp, #4]
   3dbf8:	str	r0, [r1, #12]
   3dbfc:	mov	sp, fp
   3dc00:	pop	{fp, pc}
   3dc04:	sub	sp, sp, #4
   3dc08:	movw	r1, #62784	; 0xf540
   3dc0c:	movt	r1, #3
   3dc10:	strb	r0, [sp, #3]
   3dc14:	ldrb	r0, [sp, #3]
   3dc18:	lsr	r0, r0, #5
   3dc1c:	movw	r2, #62784	; 0xf540
   3dc20:	movt	r2, #3
   3dc24:	add	r0, r2, r0, lsl #2
   3dc28:	ldr	r0, [r0]
   3dc2c:	ldrb	r2, [sp, #3]
   3dc30:	and	r2, r2, #31
   3dc34:	lsr	r0, r0, r2
   3dc38:	and	r0, r0, #1
   3dc3c:	cmp	r0, #0
   3dc40:	movw	r0, #0
   3dc44:	movne	r0, #1
   3dc48:	and	r0, r0, #1
   3dc4c:	add	sp, sp, #4
   3dc50:	bx	lr
   3dc54:	push	{fp, lr}
   3dc58:	mov	fp, sp
   3dc5c:	sub	sp, sp, #80	; 0x50
   3dc60:	str	r0, [fp, #-8]
   3dc64:	bl	11664 <__ctype_get_mb_cur_max@plt>
   3dc68:	cmp	r0, #1
   3dc6c:	bls	3dd28 <ftello64@plt+0x2c460>
   3dc70:	movw	r0, #0
   3dc74:	str	r0, [fp, #-12]
   3dc78:	ldr	r0, [fp, #-8]
   3dc7c:	str	r0, [sp, #28]
   3dc80:	movw	r0, #0
   3dc84:	strb	r0, [sp, #12]
   3dc88:	add	r1, sp, #12
   3dc8c:	add	r1, r1, #4
   3dc90:	str	r0, [sp, #8]
   3dc94:	mov	r0, r1
   3dc98:	ldr	r1, [sp, #8]
   3dc9c:	and	r1, r1, #255	; 0xff
   3dca0:	movw	r2, #8
   3dca4:	bl	11790 <memset@plt>
   3dca8:	ldr	r0, [sp, #8]
   3dcac:	strb	r0, [sp, #24]
   3dcb0:	add	r0, sp, #12
   3dcb4:	bl	3b424 <ftello64@plt+0x29b5c>
   3dcb8:	ldrb	r0, [sp, #36]	; 0x24
   3dcbc:	tst	r0, #1
   3dcc0:	movw	r0, #0
   3dcc4:	str	r0, [sp, #4]
   3dcc8:	beq	3dce0 <ftello64@plt+0x2c418>
   3dccc:	ldr	r0, [sp, #40]	; 0x28
   3dcd0:	cmp	r0, #0
   3dcd4:	movw	r0, #0
   3dcd8:	moveq	r0, #1
   3dcdc:	str	r0, [sp, #4]
   3dce0:	ldr	r0, [sp, #4]
   3dce4:	mvn	r1, #0
   3dce8:	eor	r0, r0, r1
   3dcec:	tst	r0, #1
   3dcf0:	beq	3dd1c <ftello64@plt+0x2c454>
   3dcf4:	ldr	r0, [fp, #-12]
   3dcf8:	add	r0, r0, #1
   3dcfc:	str	r0, [fp, #-12]
   3dd00:	ldr	r0, [sp, #32]
   3dd04:	ldr	r1, [sp, #28]
   3dd08:	add	r0, r1, r0
   3dd0c:	str	r0, [sp, #28]
   3dd10:	movw	r0, #0
   3dd14:	strb	r0, [sp, #24]
   3dd18:	b	3dcb0 <ftello64@plt+0x2c3e8>
   3dd1c:	ldr	r0, [fp, #-12]
   3dd20:	str	r0, [fp, #-4]
   3dd24:	b	3dd34 <ftello64@plt+0x2c46c>
   3dd28:	ldr	r0, [fp, #-8]
   3dd2c:	bl	1173c <strlen@plt>
   3dd30:	str	r0, [fp, #-4]
   3dd34:	ldr	r0, [fp, #-4]
   3dd38:	mov	sp, fp
   3dd3c:	pop	{fp, pc}
   3dd40:	push	{fp, lr}
   3dd44:	mov	fp, sp
   3dd48:	sub	sp, sp, #16
   3dd4c:	str	r0, [fp, #-4]
   3dd50:	str	r1, [sp, #8]
   3dd54:	str	r2, [sp, #4]
   3dd58:	ldr	r0, [fp, #-4]
   3dd5c:	ldr	r1, [sp, #8]
   3dd60:	ldr	r2, [sp, #4]
   3dd64:	bl	3dd70 <ftello64@plt+0x2c4a8>
   3dd68:	mov	sp, fp
   3dd6c:	pop	{fp, pc}
   3dd70:	push	{fp, lr}
   3dd74:	mov	fp, sp
   3dd78:	sub	sp, sp, #24
   3dd7c:	str	r0, [fp, #-8]
   3dd80:	str	r1, [sp, #12]
   3dd84:	str	r2, [sp, #8]
   3dd88:	ldr	r0, [fp, #-8]
   3dd8c:	bl	3de70 <ftello64@plt+0x2c5a8>
   3dd90:	str	r0, [sp, #4]
   3dd94:	ldr	r0, [sp, #4]
   3dd98:	movw	r1, #0
   3dd9c:	cmp	r0, r1
   3dda0:	bne	3ddc8 <ftello64@plt+0x2c500>
   3dda4:	ldr	r0, [sp, #8]
   3dda8:	cmp	r0, #0
   3ddac:	bls	3ddbc <ftello64@plt+0x2c4f4>
   3ddb0:	ldr	r0, [sp, #12]
   3ddb4:	movw	r1, #0
   3ddb8:	strb	r1, [r0]
   3ddbc:	movw	r0, #22
   3ddc0:	str	r0, [fp, #-4]
   3ddc4:	b	3de44 <ftello64@plt+0x2c57c>
   3ddc8:	ldr	r0, [sp, #4]
   3ddcc:	bl	1173c <strlen@plt>
   3ddd0:	str	r0, [sp]
   3ddd4:	ldr	r0, [sp]
   3ddd8:	ldr	r1, [sp, #8]
   3dddc:	cmp	r0, r1
   3dde0:	bcs	3de04 <ftello64@plt+0x2c53c>
   3dde4:	ldr	r0, [sp, #12]
   3dde8:	ldr	r1, [sp, #4]
   3ddec:	ldr	r2, [sp]
   3ddf0:	add	r2, r2, #1
   3ddf4:	bl	115b0 <memcpy@plt>
   3ddf8:	movw	r0, #0
   3ddfc:	str	r0, [fp, #-4]
   3de00:	b	3de44 <ftello64@plt+0x2c57c>
   3de04:	ldr	r0, [sp, #8]
   3de08:	cmp	r0, #0
   3de0c:	bls	3de3c <ftello64@plt+0x2c574>
   3de10:	ldr	r0, [sp, #12]
   3de14:	ldr	r1, [sp, #4]
   3de18:	ldr	r2, [sp, #8]
   3de1c:	sub	r2, r2, #1
   3de20:	bl	115b0 <memcpy@plt>
   3de24:	ldr	r0, [sp, #12]
   3de28:	ldr	r1, [sp, #8]
   3de2c:	sub	r1, r1, #1
   3de30:	add	r0, r0, r1
   3de34:	movw	r1, #0
   3de38:	strb	r1, [r0]
   3de3c:	movw	r0, #34	; 0x22
   3de40:	str	r0, [fp, #-4]
   3de44:	ldr	r0, [fp, #-4]
   3de48:	mov	sp, fp
   3de4c:	pop	{fp, pc}
   3de50:	push	{fp, lr}
   3de54:	mov	fp, sp
   3de58:	sub	sp, sp, #8
   3de5c:	str	r0, [sp, #4]
   3de60:	ldr	r0, [sp, #4]
   3de64:	bl	3de70 <ftello64@plt+0x2c5a8>
   3de68:	mov	sp, fp
   3de6c:	pop	{fp, pc}
   3de70:	push	{fp, lr}
   3de74:	mov	fp, sp
   3de78:	sub	sp, sp, #8
   3de7c:	str	r0, [sp, #4]
   3de80:	ldr	r0, [sp, #4]
   3de84:	movw	r1, #0
   3de88:	bl	117f0 <setlocale@plt>
   3de8c:	str	r0, [sp]
   3de90:	ldr	r0, [sp]
   3de94:	mov	sp, fp
   3de98:	pop	{fp, pc}
   3de9c:	cmp	r3, #0
   3dea0:	cmpeq	r2, #0
   3dea4:	bne	3dec8 <ftello64@plt+0x2c600>
   3dea8:	cmp	r1, #0
   3deac:	movlt	r1, #-2147483648	; 0x80000000
   3deb0:	movlt	r0, #0
   3deb4:	blt	3dec4 <ftello64@plt+0x2c5fc>
   3deb8:	cmpeq	r0, #0
   3debc:	mvnne	r1, #-2147483648	; 0x80000000
   3dec0:	mvnne	r0, #0
   3dec4:	b	3dfac <ftello64@plt+0x2c6e4>
   3dec8:	sub	sp, sp, #8
   3decc:	push	{sp, lr}
   3ded0:	cmp	r1, #0
   3ded4:	blt	3def4 <ftello64@plt+0x2c62c>
   3ded8:	cmp	r3, #0
   3dedc:	blt	3df28 <ftello64@plt+0x2c660>
   3dee0:	bl	3dfbc <ftello64@plt+0x2c6f4>
   3dee4:	ldr	lr, [sp, #4]
   3dee8:	add	sp, sp, #8
   3deec:	pop	{r2, r3}
   3def0:	bx	lr
   3def4:	rsbs	r0, r0, #0
   3def8:	sbc	r1, r1, r1, lsl #1
   3defc:	cmp	r3, #0
   3df00:	blt	3df4c <ftello64@plt+0x2c684>
   3df04:	bl	3dfbc <ftello64@plt+0x2c6f4>
   3df08:	ldr	lr, [sp, #4]
   3df0c:	add	sp, sp, #8
   3df10:	pop	{r2, r3}
   3df14:	rsbs	r0, r0, #0
   3df18:	sbc	r1, r1, r1, lsl #1
   3df1c:	rsbs	r2, r2, #0
   3df20:	sbc	r3, r3, r3, lsl #1
   3df24:	bx	lr
   3df28:	rsbs	r2, r2, #0
   3df2c:	sbc	r3, r3, r3, lsl #1
   3df30:	bl	3dfbc <ftello64@plt+0x2c6f4>
   3df34:	ldr	lr, [sp, #4]
   3df38:	add	sp, sp, #8
   3df3c:	pop	{r2, r3}
   3df40:	rsbs	r0, r0, #0
   3df44:	sbc	r1, r1, r1, lsl #1
   3df48:	bx	lr
   3df4c:	rsbs	r2, r2, #0
   3df50:	sbc	r3, r3, r3, lsl #1
   3df54:	bl	3dfbc <ftello64@plt+0x2c6f4>
   3df58:	ldr	lr, [sp, #4]
   3df5c:	add	sp, sp, #8
   3df60:	pop	{r2, r3}
   3df64:	rsbs	r2, r2, #0
   3df68:	sbc	r3, r3, r3, lsl #1
   3df6c:	bx	lr
   3df70:	cmp	r3, #0
   3df74:	cmpeq	r2, #0
   3df78:	bne	3df90 <ftello64@plt+0x2c6c8>
   3df7c:	cmp	r1, #0
   3df80:	cmpeq	r0, #0
   3df84:	mvnne	r1, #0
   3df88:	mvnne	r0, #0
   3df8c:	b	3dfac <ftello64@plt+0x2c6e4>
   3df90:	sub	sp, sp, #8
   3df94:	push	{sp, lr}
   3df98:	bl	3dfbc <ftello64@plt+0x2c6f4>
   3df9c:	ldr	lr, [sp, #4]
   3dfa0:	add	sp, sp, #8
   3dfa4:	pop	{r2, r3}
   3dfa8:	bx	lr
   3dfac:	push	{r1, lr}
   3dfb0:	mov	r0, #8
   3dfb4:	bl	114fc <raise@plt>
   3dfb8:	pop	{r1, pc}
   3dfbc:	cmp	r1, r3
   3dfc0:	cmpeq	r0, r2
   3dfc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dfc8:	mov	r4, r0
   3dfcc:	movcc	r0, #0
   3dfd0:	mov	r5, r1
   3dfd4:	ldr	lr, [sp, #36]	; 0x24
   3dfd8:	movcc	r1, r0
   3dfdc:	bcc	3e0d8 <ftello64@plt+0x2c810>
   3dfe0:	cmp	r3, #0
   3dfe4:	clzeq	ip, r2
   3dfe8:	clzne	ip, r3
   3dfec:	addeq	ip, ip, #32
   3dff0:	cmp	r5, #0
   3dff4:	clzeq	r1, r4
   3dff8:	addeq	r1, r1, #32
   3dffc:	clzne	r1, r5
   3e000:	sub	ip, ip, r1
   3e004:	sub	sl, ip, #32
   3e008:	lsl	r9, r3, ip
   3e00c:	rsb	fp, ip, #32
   3e010:	orr	r9, r9, r2, lsl sl
   3e014:	orr	r9, r9, r2, lsr fp
   3e018:	lsl	r8, r2, ip
   3e01c:	cmp	r5, r9
   3e020:	cmpeq	r4, r8
   3e024:	movcc	r0, #0
   3e028:	movcc	r1, r0
   3e02c:	bcc	3e048 <ftello64@plt+0x2c780>
   3e030:	mov	r0, #1
   3e034:	subs	r4, r4, r8
   3e038:	lsl	r1, r0, sl
   3e03c:	orr	r1, r1, r0, lsr fp
   3e040:	lsl	r0, r0, ip
   3e044:	sbc	r5, r5, r9
   3e048:	cmp	ip, #0
   3e04c:	beq	3e0d8 <ftello64@plt+0x2c810>
   3e050:	lsr	r6, r8, #1
   3e054:	orr	r6, r6, r9, lsl #31
   3e058:	lsr	r7, r9, #1
   3e05c:	mov	r2, ip
   3e060:	b	3e084 <ftello64@plt+0x2c7bc>
   3e064:	subs	r3, r4, r6
   3e068:	sbc	r8, r5, r7
   3e06c:	adds	r3, r3, r3
   3e070:	adc	r8, r8, r8
   3e074:	adds	r4, r3, #1
   3e078:	adc	r5, r8, #0
   3e07c:	subs	r2, r2, #1
   3e080:	beq	3e0a0 <ftello64@plt+0x2c7d8>
   3e084:	cmp	r5, r7
   3e088:	cmpeq	r4, r6
   3e08c:	bcs	3e064 <ftello64@plt+0x2c79c>
   3e090:	adds	r4, r4, r4
   3e094:	adc	r5, r5, r5
   3e098:	subs	r2, r2, #1
   3e09c:	bne	3e084 <ftello64@plt+0x2c7bc>
   3e0a0:	lsr	r3, r4, ip
   3e0a4:	orr	r3, r3, r5, lsl fp
   3e0a8:	lsr	r2, r5, ip
   3e0ac:	orr	r3, r3, r5, lsr sl
   3e0b0:	adds	r0, r0, r4
   3e0b4:	mov	r4, r3
   3e0b8:	lsl	r3, r2, ip
   3e0bc:	orr	r3, r3, r4, lsl sl
   3e0c0:	lsl	ip, r4, ip
   3e0c4:	orr	r3, r3, r4, lsr fp
   3e0c8:	adc	r1, r1, r5
   3e0cc:	subs	r0, r0, ip
   3e0d0:	mov	r5, r2
   3e0d4:	sbc	r1, r1, r3
   3e0d8:	cmp	lr, #0
   3e0dc:	strdne	r4, [lr]
   3e0e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e0e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3e0e8:	mov	r7, r0
   3e0ec:	ldr	r6, [pc, #72]	; 3e13c <ftello64@plt+0x2c874>
   3e0f0:	ldr	r5, [pc, #72]	; 3e140 <ftello64@plt+0x2c878>
   3e0f4:	add	r6, pc, r6
   3e0f8:	add	r5, pc, r5
   3e0fc:	sub	r6, r6, r5
   3e100:	mov	r8, r1
   3e104:	mov	r9, r2
   3e108:	bl	114ac <pthread_mutex_unlock@plt-0x20>
   3e10c:	asrs	r6, r6, #2
   3e110:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3e114:	mov	r4, #0
   3e118:	add	r4, r4, #1
   3e11c:	ldr	r3, [r5], #4
   3e120:	mov	r2, r9
   3e124:	mov	r1, r8
   3e128:	mov	r0, r7
   3e12c:	blx	r3
   3e130:	cmp	r6, r4
   3e134:	bne	3e118 <ftello64@plt+0x2c850>
   3e138:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3e13c:	andeq	r1, r1, r0, lsl lr
   3e140:	andeq	r1, r1, r8, lsl #28
   3e144:	bx	lr
   3e148:	ldr	r3, [pc, #12]	; 3e15c <ftello64@plt+0x2c894>
   3e14c:	mov	r1, #0
   3e150:	add	r3, pc, r3
   3e154:	ldr	r2, [r3]
   3e158:	b	11778 <__cxa_atexit@plt>
   3e15c:	andeq	r2, r1, r4, lsl r0
   3e160:	mov	r2, r1
   3e164:	mov	r1, r0
   3e168:	mov	r0, #3
   3e16c:	b	1164c <__fxstat64@plt>

Disassembly of section .fini:

0003e170 <.fini>:
   3e170:	push	{r3, lr}
   3e174:	pop	{r3, pc}
