
*** Running vivado
    with args -log store_dataframe.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source store_dataframe.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source store_dataframe.tcl -notrace
Command: synth_design -top store_dataframe -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1712214
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3339.008 ; gain = 220.828 ; free physical = 5944 ; free virtual = 21022
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'store_dataframe' [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/pixel_buffer/src/dataframe_store.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_interface_top' [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_interface_top.sv:5]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter FPGA_REGISTER_N bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi4lite_slave_interface' [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_slave_interface.sv:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_slave_interface' (0#1) [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_slave_interface.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mem_regs' [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/axi4lite_interface/mem_regs.sv:3]
	Parameter REGISTER_N bound to: 10 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_regs' (0#1) [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/axi4lite_interface/mem_regs.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_interface_top' (0#1) [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_interface_top.sv:5]
INFO: [Synth 8-6157] synthesizing module 'dataframe_fifo' [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/pixel_buffer/vivado/data_frame_store/data_frame_store.runs/synth_1/.Xil/Vivado-1712094-metal.fnal.gov/realtime/dataframe_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dataframe_fifo' (0#1) [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/pixel_buffer/vivado/data_frame_store/data_frame_store.runs/synth_1/.Xil/Vivado-1712094-metal.fnal.gov/realtime/dataframe_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'store_dataframe' (0#1) [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/pixel_buffer/src/dataframe_store.sv:1]
WARNING: [Synth 8-3848] Net axi_wren_fpgaregs in module/entity axi4lite_interface_top does not have driver. [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_interface_top.sv:165]
WARNING: [Synth 8-3848] Net axi_rden_fpgaregs in module/entity axi4lite_interface_top does not have driver. [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/axi4lite_interface/axi4lite_interface_top.sv:167]
WARNING: [Synth 8-6014] Unused sequential element rdStrobe_buffer_reg was removed.  [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/pixel_buffer/src/dataframe_store.sv:68]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axi4lite_slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axi4lite_slave_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3402.945 ; gain = 284.766 ; free physical = 5985 ; free virtual = 21064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3420.758 ; gain = 302.578 ; free physical = 5985 ; free virtual = 21064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3420.758 ; gain = 302.578 ; free physical = 5985 ; free virtual = 21064
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3420.758 ; gain = 0.000 ; free physical = 5982 ; free virtual = 21061
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/pixel_buffer/vivado/data_frame_store/data_frame_store.gen/sources_1/ip/dataframe_fifo/dataframe_fifo/dataframe_fifo_in_context.xdc] for cell 'DF_FIFO'
Finished Parsing XDC File [/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/pixel_buffer/vivado/data_frame_store/data_frame_store.gen/sources_1/ip/dataframe_fifo/dataframe_fifo/dataframe_fifo_in_context.xdc] for cell 'DF_FIFO'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3536.461 ; gain = 0.000 ; free physical = 5867 ; free virtual = 20946
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3536.461 ; gain = 0.000 ; free physical = 5867 ; free virtual = 20946
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3536.461 ; gain = 418.281 ; free physical = 5975 ; free virtual = 21055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3536.461 ; gain = 418.281 ; free physical = 5975 ; free virtual = 21054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for DF_FIFO. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3536.461 ; gain = 418.281 ; free physical = 5975 ; free virtual = 21054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3536.461 ; gain = 418.281 ; free physical = 5962 ; free virtual = 21042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module store_dataframe is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module store_dataframe is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3536.461 ; gain = 418.281 ; free physical = 5946 ; free virtual = 21029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3909.156 ; gain = 790.977 ; free physical = 5359 ; free virtual = 20442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3909.156 ; gain = 790.977 ; free physical = 5359 ; free virtual = 20442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3928.188 ; gain = 810.008 ; free physical = 5346 ; free virtual = 20429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3934.125 ; gain = 815.945 ; free physical = 5343 ; free virtual = 20426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3934.125 ; gain = 815.945 ; free physical = 5343 ; free virtual = 20426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3934.125 ; gain = 815.945 ; free physical = 5343 ; free virtual = 20426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3934.125 ; gain = 815.945 ; free physical = 5343 ; free virtual = 20426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3934.125 ; gain = 815.945 ; free physical = 5343 ; free virtual = 20426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3934.125 ; gain = 815.945 ; free physical = 5343 ; free virtual = 20426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dataframe_fifo |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dataframe_fifo |     1|
|2     |BUFG           |     1|
|3     |LUT1           |     1|
|4     |LUT2           |     1|
|5     |LUT4           |     3|
|6     |LUT6           |     2|
|7     |FDRE           |     5|
|8     |FDSE           |     1|
|9     |IBUF           |   242|
|10    |OBUF           |    41|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3934.125 ; gain = 815.945 ; free physical = 5343 ; free virtual = 20426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 3934.125 ; gain = 700.242 ; free physical = 5379 ; free virtual = 20462
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3934.133 ; gain = 815.945 ; free physical = 5379 ; free virtual = 20462
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3948.062 ; gain = 0.000 ; free physical = 5483 ; free virtual = 20567
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.844 ; gain = 0.000 ; free physical = 5416 ; free virtual = 20499
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 243 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 242 instances

Synth Design complete, checksum: f69d96e8
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3971.844 ; gain = 903.668 ; free physical = 5615 ; free virtual = 20698
INFO: [Common 17-1381] The checkpoint '/fasic_home/jchuenoh/fermi/spacely-caribou-common-blocks/pixel_buffer/vivado/data_frame_store/data_frame_store.runs/synth_1/store_dataframe.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file store_dataframe_utilization_synth.rpt -pb store_dataframe_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 16:46:32 2024...
