Running in Lattice mode


Starting:    C:\lscc\diamond\3.9_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.9_x64\synpbase
Hostname:    ELIOTH
Date:        Mon Sep 18 20:27:03 2017
Version:     L-2016.09L-1

Arguments:   -product synplify_pro -batch shiftL00_shiftL00_synplify.tcl
ProductType: synplify_pro





Technology initialized from device list to: LATTICE-XP

log file: "C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen completed
# Mon Sep 18 20:27:05 2017

Return Code: 0
Run Time:00h:00m:01s

log file: "C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srr"

Running: shiftL00 in foreground



Running proj_1|shiftL00


Running: compile (Compile) on proj_1|shiftL00
# Mon Sep 18 20:27:05 2017


Running: compile_flow (Compile Process) on proj_1|shiftL00
# Mon Sep 18 20:27:05 2017


Running: compiler (Compile Input) on proj_1|shiftL00
# Mon Sep 18 20:27:05 2017

Copied C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\synwork\shiftL00_shiftL00_comp.srs to C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srs


compiler completed
# Mon Sep 18 20:27:08 2017

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|shiftL00
# Mon Sep 18 20:27:08 2017


multi_srs_gen completed
# Mon Sep 18 20:27:08 2017

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\synwork\shiftL00_shiftL00_mult.srs to C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srs

Copied C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srr to C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srf

Complete: Compile Process on proj_1|shiftL00


Running: premap (Pre-mapping) on proj_1|shiftL00
# Mon Sep 18 20:27:08 2017


premap completed with warnings
# Mon Sep 18 20:27:11 2017

Return Code: 1
Run Time:00h:00m:03s

Complete: Compile on proj_1|shiftL00


Running: map (Map) on proj_1|shiftL00
# Mon Sep 18 20:27:11 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|shiftL00
# Mon Sep 18 20:27:11 2017

Copied C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\synwork\shiftL00_shiftL00_m.srm to C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srm


fpga_mapper completed with warnings
# Mon Sep 18 20:27:13 2017

Return Code: 1
Run Time:00h:00m:02s

Complete: Map on proj_1|shiftL00

Copied C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srr to C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\shiftL00_shiftL00.srf

Complete: Logic Synthesis on proj_1|shiftL00

TCL script complete: "shiftL00_shiftL00_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\Users\ELITH\Documents\GitHub\arqui3CM3\shiftL00\shiftL00\proj_1.prj

batch mode default:no

