[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/NonAnsiPort/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 209
LIB: work
FILE: ${SURELOG_DIR}/tests/NonAnsiPort/dut.sv
n<> u<208> t<Top_level_rule> c<1> l<1:1> el<26:1>
  n<> u<1> t<Null_rule> p<208> s<207> l<1:1>
  n<> u<207> t<Source_text> p<208> c<32> l<1:1> el<25:11>
    n<> u<32> t<Description> p<207> c<31> s<63> l<1:1> el<5:11>
      n<> u<31> t<Package_declaration> p<32> c<2> l<1:1> el<5:11>
        n<> u<2> t<PACKAGE> p<31> s<3> l<1:1> el<1:8>
        n<pkg1> u<3> t<STRING_CONST> p<31> s<29> l<1:9> el<1:13>
        n<> u<29> t<Package_item> p<31> c<28> s<30> l<2:5> el<4:15>
          n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:5> el<4:15>
            n<> u<27> t<Data_declaration> p<28> c<26> l<2:5> el<4:15>
              n<> u<26> t<Type_declaration> p<27> c<24> l<2:5> el<4:15>
                n<> u<24> t<Data_type> p<26> c<5> s<25> l<2:13> el<4:6>
                  n<> u<5> t<Struct_union> p<24> c<4> s<6> l<2:13> el<2:19>
                    n<> u<4> t<Struct_keyword> p<5> l<2:13> el<2:19>
                  n<> u<6> t<Packed_keyword> p<24> s<23> l<2:20> el<2:26>
                  n<> u<23> t<Struct_union_member> p<24> c<19> l<3:9> el<3:27>
                    n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<3:9> el<3:20>
                      n<> u<18> t<Data_type> p<19> c<7> l<3:9> el<3:20>
                        n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:9> el<3:14>
                        n<> u<17> t<Packed_dimension> p<18> c<16> l<3:15> el<3:20>
                          n<> u<16> t<Constant_range> p<17> c<11> l<3:16> el<3:19>
                            n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:16> el<3:17>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<3:16> el<3:17>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<3:16> el<3:17>
                                  n<7> u<8> t<INT_CONST> p<9> l<3:16> el<3:17>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<3:18> el<3:19>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<3:18> el<3:19>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<3:18> el<3:19>
                                  n<0> u<12> t<INT_CONST> p<13> l<3:18> el<3:19>
                    n<> u<22> t<Variable_decl_assignment_list> p<23> c<21> l<3:21> el<3:26>
                      n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:21> el<3:26>
                        n<first> u<20> t<STRING_CONST> p<21> l<3:21> el<3:26>
                n<struct1> u<25> t<STRING_CONST> p<26> l<4:7> el<4:14>
        n<> u<30> t<ENDPACKAGE> p<31> l<5:1> el<5:11>
    n<> u<63> t<Description> p<207> c<62> s<203> l<7:1> el<11:11>
      n<> u<62> t<Package_declaration> p<63> c<33> l<7:1> el<11:11>
        n<> u<33> t<PACKAGE> p<62> s<34> l<7:1> el<7:8>
        n<pkg2> u<34> t<STRING_CONST> p<62> s<60> l<7:9> el<7:13>
        n<> u<60> t<Package_item> p<62> c<59> s<61> l<8:5> el<10:15>
          n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<8:5> el<10:15>
            n<> u<58> t<Data_declaration> p<59> c<57> l<8:5> el<10:15>
              n<> u<57> t<Type_declaration> p<58> c<55> l<8:5> el<10:15>
                n<> u<55> t<Data_type> p<57> c<36> s<56> l<8:13> el<10:6>
                  n<> u<36> t<Struct_union> p<55> c<35> s<37> l<8:13> el<8:19>
                    n<> u<35> t<Struct_keyword> p<36> l<8:13> el<8:19>
                  n<> u<37> t<Packed_keyword> p<55> s<54> l<8:20> el<8:26>
                  n<> u<54> t<Struct_union_member> p<55> c<50> l<9:9> el<9:28>
                    n<> u<50> t<Data_type_or_void> p<54> c<49> s<53> l<9:9> el<9:20>
                      n<> u<49> t<Data_type> p<50> c<38> l<9:9> el<9:20>
                        n<> u<38> t<IntVec_TypeLogic> p<49> s<48> l<9:9> el<9:14>
                        n<> u<48> t<Packed_dimension> p<49> c<47> l<9:15> el<9:20>
                          n<> u<47> t<Constant_range> p<48> c<42> l<9:16> el<9:19>
                            n<> u<42> t<Constant_expression> p<47> c<41> s<46> l<9:16> el<9:17>
                              n<> u<41> t<Constant_primary> p<42> c<40> l<9:16> el<9:17>
                                n<> u<40> t<Primary_literal> p<41> c<39> l<9:16> el<9:17>
                                  n<6> u<39> t<INT_CONST> p<40> l<9:16> el<9:17>
                            n<> u<46> t<Constant_expression> p<47> c<45> l<9:18> el<9:19>
                              n<> u<45> t<Constant_primary> p<46> c<44> l<9:18> el<9:19>
                                n<> u<44> t<Primary_literal> p<45> c<43> l<9:18> el<9:19>
                                  n<0> u<43> t<INT_CONST> p<44> l<9:18> el<9:19>
                    n<> u<53> t<Variable_decl_assignment_list> p<54> c<52> l<9:21> el<9:27>
                      n<> u<52> t<Variable_decl_assignment> p<53> c<51> l<9:21> el<9:27>
                        n<second> u<51> t<STRING_CONST> p<52> l<9:21> el<9:27>
                n<struct1> u<56> t<STRING_CONST> p<57> l<10:7> el<10:14>
        n<> u<61> t<ENDPACKAGE> p<62> l<11:1> el<11:11>
    n<> u<203> t<Description> p<207> c<202> s<206> l<13:1> el<25:10>
      n<> u<202> t<Module_declaration> p<203> c<86> l<13:1> el<25:10>
        n<> u<86> t<Module_nonansi_header> p<202> c<64> s<116> l<13:1> el<13:30>
          n<module> u<64> t<Module_keyword> p<86> s<65> l<13:1> el<13:7>
          n<dut> u<65> t<STRING_CONST> p<86> s<66> l<13:8> el<13:11>
          n<> u<66> t<Package_import_declaration_list> p<86> s<85> l<13:11> el<13:11>
          n<> u<85> t<Port_list> p<86> c<72> l<13:11> el<13:29>
            n<> u<72> t<Port> p<85> c<71> s<78> l<13:12> el<13:16>
              n<> u<71> t<Port_expression> p<72> c<70> l<13:12> el<13:16>
                n<> u<70> t<Port_reference> p<71> c<67> l<13:12> el<13:16>
                  n<var1> u<67> t<STRING_CONST> p<70> s<69> l<13:12> el<13:16>
                  n<> u<69> t<Constant_select> p<70> c<68> l<13:16> el<13:16>
                    n<> u<68> t<Constant_bit_select> p<69> l<13:16> el<13:16>
            n<> u<78> t<Port> p<85> c<77> s<84> l<13:18> el<13:22>
              n<> u<77> t<Port_expression> p<78> c<76> l<13:18> el<13:22>
                n<> u<76> t<Port_reference> p<77> c<73> l<13:18> el<13:22>
                  n<var2> u<73> t<STRING_CONST> p<76> s<75> l<13:18> el<13:22>
                  n<> u<75> t<Constant_select> p<76> c<74> l<13:22> el<13:22>
                    n<> u<74> t<Constant_bit_select> p<75> l<13:22> el<13:22>
            n<> u<84> t<Port> p<85> c<83> l<13:24> el<13:28>
              n<> u<83> t<Port_expression> p<84> c<82> l<13:24> el<13:28>
                n<> u<82> t<Port_reference> p<83> c<79> l<13:24> el<13:28>
                  n<var3> u<79> t<STRING_CONST> p<82> s<81> l<13:24> el<13:28>
                  n<> u<81> t<Constant_select> p<82> c<80> l<13:28> el<13:28>
                    n<> u<80> t<Constant_bit_select> p<81> l<13:28> el<13:28>
        n<> u<116> t<Module_item> p<202> c<115> s<128> l<14:5> el<16:15>
          n<> u<115> t<Non_port_module_item> p<116> c<114> l<14:5> el<16:15>
            n<> u<114> t<Module_or_generate_item> p<115> c<113> l<14:5> el<16:15>
              n<> u<113> t<Module_common_item> p<114> c<112> l<14:5> el<16:15>
                n<> u<112> t<Module_or_generate_item_declaration> p<113> c<111> l<14:5> el<16:15>
                  n<> u<111> t<Package_or_generate_item_declaration> p<112> c<110> l<14:5> el<16:15>
                    n<> u<110> t<Data_declaration> p<111> c<109> l<14:5> el<16:15>
                      n<> u<109> t<Type_declaration> p<110> c<107> l<14:5> el<16:15>
                        n<> u<107> t<Data_type> p<109> c<88> s<108> l<14:13> el<16:6>
                          n<> u<88> t<Struct_union> p<107> c<87> s<89> l<14:13> el<14:19>
                            n<> u<87> t<Struct_keyword> p<88> l<14:13> el<14:19>
                          n<> u<89> t<Packed_keyword> p<107> s<106> l<14:20> el<14:26>
                          n<> u<106> t<Struct_union_member> p<107> c<102> l<15:9> el<15:27>
                            n<> u<102> t<Data_type_or_void> p<106> c<101> s<105> l<15:9> el<15:20>
                              n<> u<101> t<Data_type> p<102> c<90> l<15:9> el<15:20>
                                n<> u<90> t<IntVec_TypeLogic> p<101> s<100> l<15:9> el<15:14>
                                n<> u<100> t<Packed_dimension> p<101> c<99> l<15:15> el<15:20>
                                  n<> u<99> t<Constant_range> p<100> c<94> l<15:16> el<15:19>
                                    n<> u<94> t<Constant_expression> p<99> c<93> s<98> l<15:16> el<15:17>
                                      n<> u<93> t<Constant_primary> p<94> c<92> l<15:16> el<15:17>
                                        n<> u<92> t<Primary_literal> p<93> c<91> l<15:16> el<15:17>
                                          n<5> u<91> t<INT_CONST> p<92> l<15:16> el<15:17>
                                    n<> u<98> t<Constant_expression> p<99> c<97> l<15:18> el<15:19>
                                      n<> u<97> t<Constant_primary> p<98> c<96> l<15:18> el<15:19>
                                        n<> u<96> t<Primary_literal> p<97> c<95> l<15:18> el<15:19>
                                          n<0> u<95> t<INT_CONST> p<96> l<15:18> el<15:19>
                            n<> u<105> t<Variable_decl_assignment_list> p<106> c<104> l<15:21> el<15:26>
                              n<> u<104> t<Variable_decl_assignment> p<105> c<103> l<15:21> el<15:26>
                                n<third> u<103> t<STRING_CONST> p<104> l<15:21> el<15:26>
                        n<struct2> u<108> t<STRING_CONST> p<109> l<16:7> el<16:14>
        n<> u<128> t<Module_item> p<202> c<127> s<140> l<18:5> el<18:31>
          n<> u<127> t<Port_declaration> p<128> c<126> l<18:5> el<18:30>
            n<> u<126> t<Output_declaration> p<127> c<123> l<18:5> el<18:30>
              n<> u<123> t<Net_port_type> p<126> c<122> s<125> l<18:12> el<18:25>
                n<> u<122> t<Data_type_or_implicit> p<123> c<121> l<18:12> el<18:25>
                  n<pkg1::struct1> u<121> t<Data_type> p<122> c<119> l<18:12> el<18:25>
                    n<> u<119> t<Class_scope> p<121> c<118> s<120> l<18:12> el<18:18>
                      n<> u<118> t<Class_type> p<119> c<117> l<18:12> el<18:16>
                        n<pkg1> u<117> t<STRING_CONST> p<118> l<18:12> el<18:16>
                    n<struct1> u<120> t<STRING_CONST> p<121> l<18:18> el<18:25>
              n<> u<125> t<Port_identifier_list> p<126> c<124> l<18:26> el<18:30>
                n<var1> u<124> t<STRING_CONST> p<125> l<18:26> el<18:30>
        n<> u<140> t<Module_item> p<202> c<139> s<149> l<19:5> el<19:31>
          n<> u<139> t<Port_declaration> p<140> c<138> l<19:5> el<19:30>
            n<> u<138> t<Output_declaration> p<139> c<135> l<19:5> el<19:30>
              n<> u<135> t<Net_port_type> p<138> c<134> s<137> l<19:12> el<19:25>
                n<> u<134> t<Data_type_or_implicit> p<135> c<133> l<19:12> el<19:25>
                  n<pkg2::struct1> u<133> t<Data_type> p<134> c<131> l<19:12> el<19:25>
                    n<> u<131> t<Class_scope> p<133> c<130> s<132> l<19:12> el<19:18>
                      n<> u<130> t<Class_type> p<131> c<129> l<19:12> el<19:16>
                        n<pkg2> u<129> t<STRING_CONST> p<130> l<19:12> el<19:16>
                    n<struct1> u<132> t<STRING_CONST> p<133> l<19:18> el<19:25>
              n<> u<137> t<Port_identifier_list> p<138> c<136> l<19:26> el<19:30>
                n<var2> u<136> t<STRING_CONST> p<137> l<19:26> el<19:30>
        n<> u<149> t<Module_item> p<202> c<148> s<166> l<20:5> el<20:25>
          n<> u<148> t<Port_declaration> p<149> c<147> l<20:5> el<20:24>
            n<> u<147> t<Output_declaration> p<148> c<144> l<20:5> el<20:24>
              n<> u<144> t<Net_port_type> p<147> c<143> s<146> l<20:12> el<20:19>
                n<> u<143> t<Data_type_or_implicit> p<144> c<142> l<20:12> el<20:19>
                  n<struct2> u<142> t<Data_type> p<143> c<141> l<20:12> el<20:19>
                    n<struct2> u<141> t<STRING_CONST> p<142> l<20:12> el<20:19>
              n<> u<146> t<Port_identifier_list> p<147> c<145> l<20:20> el<20:24>
                n<var3> u<145> t<STRING_CONST> p<146> l<20:20> el<20:24>
        n<> u<166> t<Module_item> p<202> c<165> s<183> l<22:5> el<22:29>
          n<> u<165> t<Non_port_module_item> p<166> c<164> l<22:5> el<22:29>
            n<> u<164> t<Module_or_generate_item> p<165> c<163> l<22:5> el<22:29>
              n<> u<163> t<Module_common_item> p<164> c<162> l<22:5> el<22:29>
                n<> u<162> t<Continuous_assign> p<163> c<161> l<22:5> el<22:29>
                  n<> u<161> t<Net_assignment_list> p<162> c<160> l<22:12> el<22:28>
                    n<> u<160> t<Net_assignment> p<161> c<155> l<22:12> el<22:28>
                      n<> u<155> t<Net_lvalue> p<160> c<151> s<159> l<22:12> el<22:22>
                        n<> u<151> t<Ps_or_hierarchical_identifier> p<155> c<150> s<154> l<22:12> el<22:16>
                          n<var1> u<150> t<STRING_CONST> p<151> l<22:12> el<22:16>
                        n<> u<154> t<Constant_select> p<155> c<152> l<22:16> el<22:22>
                          n<first> u<152> t<STRING_CONST> p<154> s<153> l<22:17> el<22:22>
                          n<> u<153> t<Constant_bit_select> p<154> l<22:23> el<22:23>
                      n<> u<159> t<Expression> p<160> c<158> l<22:25> el<22:28>
                        n<> u<158> t<Primary> p<159> c<157> l<22:25> el<22:28>
                          n<> u<157> t<Primary_literal> p<158> c<156> l<22:25> el<22:28>
                            n<255> u<156> t<INT_CONST> p<157> l<22:25> el<22:28>
        n<> u<183> t<Module_item> p<202> c<182> s<200> l<23:5> el<23:30>
          n<> u<182> t<Non_port_module_item> p<183> c<181> l<23:5> el<23:30>
            n<> u<181> t<Module_or_generate_item> p<182> c<180> l<23:5> el<23:30>
              n<> u<180> t<Module_common_item> p<181> c<179> l<23:5> el<23:30>
                n<> u<179> t<Continuous_assign> p<180> c<178> l<23:5> el<23:30>
                  n<> u<178> t<Net_assignment_list> p<179> c<177> l<23:12> el<23:29>
                    n<> u<177> t<Net_assignment> p<178> c<172> l<23:12> el<23:29>
                      n<> u<172> t<Net_lvalue> p<177> c<168> s<176> l<23:12> el<23:23>
                        n<> u<168> t<Ps_or_hierarchical_identifier> p<172> c<167> s<171> l<23:12> el<23:16>
                          n<var2> u<167> t<STRING_CONST> p<168> l<23:12> el<23:16>
                        n<> u<171> t<Constant_select> p<172> c<169> l<23:16> el<23:23>
                          n<second> u<169> t<STRING_CONST> p<171> s<170> l<23:17> el<23:23>
                          n<> u<170> t<Constant_bit_select> p<171> l<23:24> el<23:24>
                      n<> u<176> t<Expression> p<177> c<175> l<23:26> el<23:29>
                        n<> u<175> t<Primary> p<176> c<174> l<23:26> el<23:29>
                          n<> u<174> t<Primary_literal> p<175> c<173> l<23:26> el<23:29>
                            n<127> u<173> t<INT_CONST> p<174> l<23:26> el<23:29>
        n<> u<200> t<Module_item> p<202> c<199> s<201> l<24:5> el<24:28>
          n<> u<199> t<Non_port_module_item> p<200> c<198> l<24:5> el<24:28>
            n<> u<198> t<Module_or_generate_item> p<199> c<197> l<24:5> el<24:28>
              n<> u<197> t<Module_common_item> p<198> c<196> l<24:5> el<24:28>
                n<> u<196> t<Continuous_assign> p<197> c<195> l<24:5> el<24:28>
                  n<> u<195> t<Net_assignment_list> p<196> c<194> l<24:12> el<24:27>
                    n<> u<194> t<Net_assignment> p<195> c<189> l<24:12> el<24:27>
                      n<> u<189> t<Net_lvalue> p<194> c<185> s<193> l<24:12> el<24:22>
                        n<> u<185> t<Ps_or_hierarchical_identifier> p<189> c<184> s<188> l<24:12> el<24:16>
                          n<var3> u<184> t<STRING_CONST> p<185> l<24:12> el<24:16>
                        n<> u<188> t<Constant_select> p<189> c<186> l<24:16> el<24:22>
                          n<third> u<186> t<STRING_CONST> p<188> s<187> l<24:17> el<24:22>
                          n<> u<187> t<Constant_bit_select> p<188> l<24:23> el<24:23>
                      n<> u<193> t<Expression> p<194> c<192> l<24:25> el<24:27>
                        n<> u<192> t<Primary> p<193> c<191> l<24:25> el<24:27>
                          n<> u<191> t<Primary_literal> p<192> c<190> l<24:25> el<24:27>
                            n<63> u<190> t<INT_CONST> p<191> l<24:25> el<24:27>
        n<> u<201> t<ENDMODULE> p<202> l<25:1> el<25:10>
    n<> u<206> t<Description> p<207> c<205> l<25:10> el<25:11>
      n<> u<205> t<Package_item> p<206> c<204> l<25:10> el<25:11>
        n<> u<204> t<Package_or_generate_item_declaration> p<205> l<25:10> el<25:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/NonAnsiPort/dut.sv:1:1: No timescale set for "pkg1".
[WRN:PA0205] ${SURELOG_DIR}/tests/NonAnsiPort/dut.sv:7:1: No timescale set for "pkg2".
[WRN:PA0205] ${SURELOG_DIR}/tests/NonAnsiPort/dut.sv:13:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/NonAnsiPort/dut.sv:1:1: Compile package "pkg1".
[INF:CP0301] ${SURELOG_DIR}/tests/NonAnsiPort/dut.sv:7:1: Compile package "pkg2".
[INF:CP0303] ${SURELOG_DIR}/tests/NonAnsiPort/dut.sv:13:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               9
ContAssign                                             3
Design                                                 1
HierPath                                               3
Identifier                                             6
LogicTypespec                                          3
Module                                                 1
ModuleTypespec                                         1
Net                                                    3
Package                                                2
Port                                                   3
Range                                                  3
RefObj                                                 6
RefTypespec                                           12
SourceFile                                             1
StructTypespec                                         3
TypedefTypespec                                        3
TypespecMember                                         3
UnsupportedTypespec                                    2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NonAnsiPort/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: pkg1 (pkg1), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:1:1, endln:5:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pkg1)
    |vpiParent:
    \_Package: pkg1 (pkg1), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:1:1, endln:5:11
    |vpiName:pkg1
  |vpiTypedef:
  \_TypedefTypespec: (pkg1::struct1), line:4:7, endln:4:14
    |vpiParent:
    \_Package: pkg1 (pkg1), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:1:1, endln:5:11
    |vpiName:
    \_Identifier: (pkg1::struct1)
      |vpiParent:
      \_TypedefTypespec: (pkg1::struct1), line:4:7, endln:4:14
      |vpiName:pkg1::struct1
    |vpiTypedefAlias:
    \_RefTypespec: (pkg1::struct1), line:2:13, endln:4:6
      |vpiParent:
      \_TypedefTypespec: (pkg1::struct1), line:4:7, endln:4:14
      |vpiFullName:pkg1::struct1
      |vpiActual:
      \_StructTypespec: , line:2:13, endln:4:6
  |vpiTypedef:
  \_StructTypespec: , line:2:13, endln:4:6
    |vpiParent:
    \_Package: pkg1 (pkg1), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:1:1, endln:5:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (first), line:3:21, endln:3:26
      |vpiParent:
      \_StructTypespec: , line:2:13, endln:4:6
      |vpiName:first
      |vpiTypespec:
      \_RefTypespec: (pkg1::first), line:3:9, endln:3:20
        |vpiParent:
        \_TypespecMember: (first), line:3:21, endln:3:26
        |vpiFullName:pkg1::first
        |vpiActual:
        \_LogicTypespec: , line:3:9, endln:3:14
  |vpiTypedef:
  \_LogicTypespec: , line:3:9, endln:3:14
    |vpiParent:
    \_Package: pkg1 (pkg1), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:1:1, endln:5:11
    |vpiRange:
    \_Range: , line:3:15, endln:3:20
      |vpiParent:
      \_LogicTypespec: , line:3:9, endln:3:14
      |vpiLeftRange:
      \_Constant: , line:3:16, endln:3:17
        |vpiParent:
        \_Range: , line:3:15, endln:3:20
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:18, endln:3:19
        |vpiParent:
        \_Range: , line:3:15, endln:3:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg1::struct1), line:4:7, endln:4:14
  |vpiImportTypespec:
  \_StructTypespec: , line:2:13, endln:4:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:9, endln:3:14
  |vpiDefName:pkg1
|vpiAllPackages:
\_Package: pkg2 (pkg2), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:7:1, endln:11:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pkg2)
    |vpiParent:
    \_Package: pkg2 (pkg2), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:7:1, endln:11:11
    |vpiName:pkg2
  |vpiTypedef:
  \_TypedefTypespec: (pkg2::struct1), line:10:7, endln:10:14
    |vpiParent:
    \_Package: pkg2 (pkg2), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:7:1, endln:11:11
    |vpiName:
    \_Identifier: (pkg2::struct1)
      |vpiParent:
      \_TypedefTypespec: (pkg2::struct1), line:10:7, endln:10:14
      |vpiName:pkg2::struct1
    |vpiTypedefAlias:
    \_RefTypespec: (pkg2::struct1), line:8:13, endln:10:6
      |vpiParent:
      \_TypedefTypespec: (pkg2::struct1), line:10:7, endln:10:14
      |vpiFullName:pkg2::struct1
      |vpiActual:
      \_StructTypespec: , line:8:13, endln:10:6
  |vpiTypedef:
  \_StructTypespec: , line:8:13, endln:10:6
    |vpiParent:
    \_Package: pkg2 (pkg2), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:7:1, endln:11:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (second), line:9:21, endln:9:27
      |vpiParent:
      \_StructTypespec: , line:8:13, endln:10:6
      |vpiName:second
      |vpiTypespec:
      \_RefTypespec: (pkg2::second), line:9:9, endln:9:20
        |vpiParent:
        \_TypespecMember: (second), line:9:21, endln:9:27
        |vpiFullName:pkg2::second
        |vpiActual:
        \_LogicTypespec: , line:9:9, endln:9:14
  |vpiTypedef:
  \_LogicTypespec: , line:9:9, endln:9:14
    |vpiParent:
    \_Package: pkg2 (pkg2), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:7:1, endln:11:11
    |vpiRange:
    \_Range: , line:9:15, endln:9:20
      |vpiParent:
      \_LogicTypespec: , line:9:9, endln:9:14
      |vpiLeftRange:
      \_Constant: , line:9:16, endln:9:17
        |vpiParent:
        \_Range: , line:9:15, endln:9:20
        |vpiDecompile:6
        |vpiSize:64
        |UINT:6
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:18, endln:9:19
        |vpiParent:
        \_Range: , line:9:15, endln:9:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg2::struct1), line:10:7, endln:10:14
  |vpiImportTypespec:
  \_StructTypespec: , line:8:13, endln:10:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:9, endln:9:14
  |vpiDefName:pkg2
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiName:work@dut
  |vpiTypedef:
  \_TypedefTypespec: (struct2), line:16:7, endln:16:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiName:
    \_Identifier: (struct2)
      |vpiParent:
      \_TypedefTypespec: (struct2), line:16:7, endln:16:14
      |vpiName:struct2
    |vpiTypedefAlias:
    \_RefTypespec: (work@dut.struct2), line:14:13, endln:16:6
      |vpiParent:
      \_TypedefTypespec: (struct2), line:16:7, endln:16:14
      |vpiFullName:work@dut.struct2
      |vpiActual:
      \_StructTypespec: , line:14:13, endln:16:6
  |vpiTypedef:
  \_StructTypespec: , line:14:13, endln:16:6
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (third), line:15:21, endln:15:26
      |vpiParent:
      \_StructTypespec: , line:14:13, endln:16:6
      |vpiName:third
      |vpiTypespec:
      \_RefTypespec: (work@dut.third), line:15:9, endln:15:20
        |vpiParent:
        \_TypespecMember: (third), line:15:21, endln:15:26
        |vpiFullName:work@dut.third
        |vpiActual:
        \_LogicTypespec: , line:15:9, endln:15:14
  |vpiTypedef:
  \_LogicTypespec: , line:15:9, endln:15:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiRange:
    \_Range: , line:15:15, endln:15:20
      |vpiParent:
      \_LogicTypespec: , line:15:9, endln:15:14
      |vpiLeftRange:
      \_Constant: , line:15:16, endln:15:17
        |vpiParent:
        \_Range: , line:15:15, endln:15:20
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:18, endln:15:19
        |vpiParent:
        \_Range: , line:15:15, endln:15:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypedefTypespec: (struct2), line:16:7, endln:16:14
  |vpiImportTypespec:
  \_StructTypespec: , line:14:13, endln:16:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:9, endln:15:14
  |vpiImportTypespec:
  \_Net: (work@dut.var1), line:13:12, endln:13:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.var1.pkg1::struct1), line:18:12, endln:18:18
      |vpiParent:
      \_Net: (work@dut.var1), line:13:12, endln:13:16
      |vpiName:pkg1::struct1
      |vpiFullName:work@dut.var1.pkg1::struct1
      |vpiActual:
      \_TypedefTypespec: (pkg1::struct1), line:4:7, endln:4:14
    |vpiName:var1
    |vpiFullName:work@dut.var1
  |vpiImportTypespec:
  \_Net: (work@dut.var2), line:13:18, endln:13:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.var2.pkg2::struct1), line:19:12, endln:19:18
      |vpiParent:
      \_Net: (work@dut.var2), line:13:18, endln:13:22
      |vpiName:pkg2::struct1
      |vpiFullName:work@dut.var2.pkg2::struct1
      |vpiActual:
      \_TypedefTypespec: (pkg2::struct1), line:10:7, endln:10:14
    |vpiName:var2
    |vpiFullName:work@dut.var2
  |vpiImportTypespec:
  \_Net: (work@dut.var3), line:13:24, endln:13:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.var3.struct2), line:20:12, endln:20:19
      |vpiParent:
      \_Net: (work@dut.var3), line:13:24, endln:13:28
      |vpiName:struct2
      |vpiFullName:work@dut.var3.struct2
      |vpiActual:
      \_TypedefTypespec: (struct2), line:16:7, endln:16:14
    |vpiName:var3
    |vpiFullName:work@dut.var3
  |vpiImportTypespec:
  \_Net: (work@dut.first), line:22:17, endln:22:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiName:first
    |vpiFullName:work@dut.first
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@dut.second), line:23:17, endln:23:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiName:second
    |vpiFullName:work@dut.second
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@dut.third), line:24:17, endln:24:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiName:third
    |vpiFullName:work@dut.third
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.var1), line:13:12, endln:13:16
  |vpiNet:
  \_Net: (work@dut.var2), line:13:18, endln:13:22
  |vpiNet:
  \_Net: (work@dut.var3), line:13:24, endln:13:28
  |vpiNet:
  \_Net: (work@dut.first), line:22:17, endln:22:22
  |vpiNet:
  \_Net: (work@dut.second), line:23:17, endln:23:23
  |vpiNet:
  \_Net: (work@dut.third), line:24:17, endln:24:22
  |vpiPort:
  \_Port: (var1), line:13:12, endln:13:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiName:var1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.var1.pkg1::struct1), line:18:12, endln:18:18
      |vpiParent:
      \_Port: (var1), line:13:12, endln:13:16
      |vpiName:pkg1::struct1
      |vpiFullName:work@dut.var1.pkg1::struct1
      |vpiActual:
      \_TypedefTypespec: (pkg1::struct1), line:4:7, endln:4:14
  |vpiPort:
  \_Port: (var2), line:13:18, endln:13:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiName:var2
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.var2.pkg2::struct1), line:19:12, endln:19:18
      |vpiParent:
      \_Port: (var2), line:13:18, endln:13:22
      |vpiName:pkg2::struct1
      |vpiFullName:work@dut.var2.pkg2::struct1
      |vpiActual:
      \_TypedefTypespec: (pkg2::struct1), line:10:7, endln:10:14
  |vpiPort:
  \_Port: (var3), line:13:24, endln:13:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiName:var3
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.var3.struct2), line:20:12, endln:20:19
      |vpiParent:
      \_Port: (var3), line:13:24, endln:13:28
      |vpiName:struct2
      |vpiFullName:work@dut.var3.struct2
      |vpiActual:
      \_TypedefTypespec: (struct2), line:16:7, endln:16:14
  |vpiContAssign:
  \_ContAssign: , line:22:12, endln:22:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiRhs:
    \_Constant: , line:22:25, endln:22:28
      |vpiParent:
      \_ContAssign: , line:22:12, endln:22:28
      |vpiDecompile:255
      |vpiSize:64
      |UINT:255
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (var1.first), line:22:16, endln:22:22
      |vpiParent:
      \_ContAssign: , line:22:12, endln:22:28
      |vpiActual:
      \_RefObj: (var1), line:22:16, endln:22:22
        |vpiParent:
        \_HierPath: (var1.first), line:22:16, endln:22:22
        |vpiName:var1
        |vpiActual:
        \_Net: (work@dut.var1), line:13:12, endln:13:16
      |vpiActual:
      \_RefObj: (first), line:22:17, endln:22:22
        |vpiParent:
        \_HierPath: (var1.first), line:22:16, endln:22:22
        |vpiName:first
        |vpiActual:
        \_Net: (work@dut.first), line:22:17, endln:22:22
      |vpiName:var1.first
  |vpiContAssign:
  \_ContAssign: , line:23:12, endln:23:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiRhs:
    \_Constant: , line:23:26, endln:23:29
      |vpiParent:
      \_ContAssign: , line:23:12, endln:23:29
      |vpiDecompile:127
      |vpiSize:64
      |UINT:127
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (var2.second), line:23:16, endln:23:23
      |vpiParent:
      \_ContAssign: , line:23:12, endln:23:29
      |vpiActual:
      \_RefObj: (var2), line:23:16, endln:23:23
        |vpiParent:
        \_HierPath: (var2.second), line:23:16, endln:23:23
        |vpiName:var2
        |vpiActual:
        \_Net: (work@dut.var2), line:13:18, endln:13:22
      |vpiActual:
      \_RefObj: (second), line:23:17, endln:23:23
        |vpiParent:
        \_HierPath: (var2.second), line:23:16, endln:23:23
        |vpiName:second
        |vpiActual:
        \_Net: (work@dut.second), line:23:17, endln:23:23
      |vpiName:var2.second
  |vpiContAssign:
  \_ContAssign: , line:24:12, endln:24:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
    |vpiRhs:
    \_Constant: , line:24:25, endln:24:27
      |vpiParent:
      \_ContAssign: , line:24:12, endln:24:27
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (var3.third), line:24:16, endln:24:22
      |vpiParent:
      \_ContAssign: , line:24:12, endln:24:27
      |vpiActual:
      \_RefObj: (var3), line:24:16, endln:24:22
        |vpiParent:
        \_HierPath: (var3.third), line:24:16, endln:24:22
        |vpiName:var3
        |vpiActual:
        \_Net: (work@dut.var3), line:13:24, endln:13:28
      |vpiActual:
      \_RefObj: (third), line:24:17, endln:24:22
        |vpiParent:
        \_HierPath: (var3.third), line:24:16, endln:24:22
        |vpiName:third
        |vpiActual:
        \_Net: (work@dut.third), line:24:17, endln:24:22
      |vpiName:var3.third
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/NonAnsiPort/dut.sv, line:13:1, endln:25:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
