# Workshop SoC Verification Strategies 25-26 @ PoliTo

This repository contains the UVM testbenches I developed during the first part of the SoC Verification Strategies workshop at Politecnico di Torino.

## Contents

Here's a brief overview of the files and directories in this repository:

- [`adder/`](./adder/) **- This folder contains the UVM-based testbench for a VHDL P4 adder.**