#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Dec 13 20:55:34 2016
# Process ID: 1392
# Log file: G:/Project_Clock/project_1/vivado.log
# Journal file: G:/Project_Clock/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Project_Clock/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Windows_Application/Vivado/Vivado/2015.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_2
[Tue Dec 13 20:56:15 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 20:56:15 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:1]
[Tue Dec 13 20:56:36 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_2
[Tue Dec 13 20:57:05 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:57:57 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

open_run impl_2
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/Project_Clock/project_1/.Xil/Vivado-1392-Abner-PC/dcp/project_clock.xdc]
Finished Parsing XDC File [G:/Project_Clock/project_1/.Xil/Vivado-1392-Abner-PC/dcp/project_clock.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1026.914 ; gain = 0.012
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1026.914 ; gain = 0.012
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.555 ; gain = 300.758
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {mode_[1]} {mode_[0]}]]
place_ports {mode_[0]} L1
place_ports {mode_[1]} P1
place_ports pause_ P3
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 20:59:06 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 21:01:08 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 21:01:08 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
remove_port clr
save_constraints -force
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:1]
[Tue Dec 13 21:02:21 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_2
[Tue Dec 13 21:02:49 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list pause_]]
save_constraints -force
reset_run impl_2 -prev_step 
launch_runs impl_2
[Tue Dec 13 21:03:55 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2
launch_runs impl_2
[Tue Dec 13 21:04:48 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/Project_Clock/project_1/.Xil/Vivado-1392-Abner-PC/dcp/project_clock.xdc]
Finished Parsing XDC File [G:/Project_Clock/project_1/.Xil/Vivado-1392-Abner-PC/dcp/project_clock.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1559.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1559.676 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.676 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list {button_status[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {button_status[1]}]]
set_property IOSTANDARD {} [get_ports [list {button_status[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {button_status[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {button_status[2]}]]
place_ports {button_status[0]} V19
place_ports {button_status[1]} U19
place_ports {button_status[2]} E19
place_ports {button_status[3]} U16
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:06:38 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.512 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183736945A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183736945A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736945A
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
startgroup
set_property package_pin "" [get_ports [list  {mode_[1]}]]
place_ports {mode_[0]} P1
endgroup
place_ports {mode_[1]} L1
save_constraints -force
reset_run impl_2
launch_runs impl_2
[Tue Dec 13 21:09:13 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:10:26 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 21:10:26 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:12:53 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 21:12:54 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:18:05 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 21:18:05 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:1]
[Tue Dec 13 21:18:35 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_2
[Tue Dec 13 21:19:03 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:19:59 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:22:39 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 21:22:39 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:24:11 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:27:00 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 21:27:00 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:28:32 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 21:28:32 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
place_ports {button_status[0]} W17
place_ports {button_status[1]} W16
place_ports {button_status[2]} V16
place_ports {button_status[3]} V17
reset_run synth_1
save_constraints -force
launch_runs impl_2
[Tue Dec 13 21:33:06 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 21:33:06 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:34:23 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
place_ports {button_status[0]} V19
place_ports {button_status[1]} U19
set_property package_pin "" [get_ports [list  {button_status[3]}]]
place_ports {button_status[2]} E19
place_ports {button_status[3]} U16
place_ports {button_in[0]} W17
place_ports {button_in[1]} W16
place_ports {button_in[2]} V16
place_ports {button_in[3]} V17
save_constraints -force
reset_run impl_2
launch_runs impl_2
[Tue Dec 13 21:36:18 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:37:08 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Dec 13 21:44:50 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:46:16 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 21:46:16 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 21:49:20 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 21:49:20 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:50:34 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
place_ports {button_in[0]} U18
place_ports {button_in[1]} T18
place_ports {button_in[2]} U17
place_ports {button_in[3]} T17
save_constraints -force
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 21:55:09 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 22:00:40 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 22:00:40 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 22:01:39 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 22:01:39 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Tue Dec 13 22:02:23 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 22:02:23 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v" into library work [G:/Project_Clock/project_1/project_1.srcs/sources_1/new/project_clock.v:1]
[Tue Dec 13 22:03:28 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_2
[Tue Dec 13 22:03:56 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 22:04:46 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 22:07:09 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 22:07:09 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 22:09:10 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 22:09:10 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 22:09:51 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 22:09:51 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 22:12:38 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 22:12:38 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 22:13:18 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 22:13:18 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Dec 13 22:15:00 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 22:15:09 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 22:15:09 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream
[Tue Dec 13 22:26:24 2016] Launched synth_1...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/synth_1/runme.log
[Tue Dec 13 22:26:24 2016] Launched impl_2...
Run output will be captured here: G:/Project_Clock/project_1/project_1.runs/impl_2/runme.log
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183736945A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210183736945A
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183736945A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183736945A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736945A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/Project_Clock/project_1/project_1.runs/impl_2/project_clock.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 22:58:04 2016...
