<profile>

<section name = "Vitis HLS Report for 'avgB'" level="0">
<item name = "Date">Fri Jun 28 16:03:24 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">mpd_data_processor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku035-ffva1156-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.310 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 16.000 ns, 16.000 ns, 2, 2, yes(flp)</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 218, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 174, -</column>
<column name="Register">-, -, 143, -, -</column>
<specialColumn name="Available">1080, 1700, 406256, 203128, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln199_1_fu_219_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln199_fu_364_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln202_fu_433_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln203_fu_445_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln206_fu_236_p2">+, 0, 0, 15, 8, 1</column>
<column name="thr_fu_378_p2">+, 0, 0, 20, 13, 13</column>
<column name="and_ln199_fu_397_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_121">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_128">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_144">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_231">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_248">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_252">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_267">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_273">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op21_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op30_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op39_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_128_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_32_i_nbreadreq_fu_120_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln200_fu_425_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln206_fu_247_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_260">or, 0, 0, 2, 1, 1</column>
<column name="select_ln199_fu_409_p3">select, 0, 0, 14, 1, 12</column>
<column name="thr_1_fu_417_p3">select, 0, 0, 13, 1, 13</column>
<column name="xor_ln199_1_fu_403_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln199_fu_391_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter0_fsm">14, 3, 2, 6</column>
<column name="ap_NS_iter1_fsm">14, 3, 2, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge_i_phi_fu_179_p4">14, 3, 3, 9</column>
<column name="avg_pre_header_cnt_1">9, 2, 8, 16</column>
<column name="avg_pre_header_sum_1">14, 3, 20, 60</column>
<column name="n">9, 2, 8, 16</column>
<column name="ps_2">26, 5, 3, 15</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="s_avgAHeader_blk_n">9, 2, 1, 2</column>
<column name="s_avgASamples_blk_n">9, 2, 1, 2</column>
<column name="s_avgBPreHeader_blk_n">9, 2, 1, 2</column>
<column name="s_avgBPreHeader_din">20, 4, 64, 256</column>
<column name="s_avgBSamplesOut_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="apv_id_2">4, 0, 4, 0</column>
<column name="avg">13, 0, 13, 0</column>
<column name="avg_header_tag_reg_600">1, 0, 1, 0</column>
<column name="avg_pre_header_cnt_1">8, 0, 8, 0</column>
<column name="avg_pre_header_sum_1">20, 0, 20, 0</column>
<column name="avg_pre_header_tag_1">1, 0, 1, 0</column>
<column name="m_apvThrB_load_reg_583">13, 0, 13, 0</column>
<column name="n">8, 0, 8, 0</column>
<column name="n_load_reg_558">8, 0, 8, 0</column>
<column name="ps_2">3, 0, 3, 0</column>
<column name="ps_2_load_reg_550">3, 0, 3, 0</column>
<column name="ps_2_load_reg_550_pp0_iter0_reg">3, 0, 3, 0</column>
<column name="s_avgAHeader_read_reg_595">32, 0, 32, 0</column>
<column name="sample_data_reg_577">13, 0, 13, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_32_i_reg_554">1, 0, 1, 0</column>
<column name="tmp_32_i_reg_554_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="tmp_i_41_reg_569">1, 0, 1, 0</column>
<column name="tmp_i_reg_573">1, 0, 1, 0</column>
<column name="tmp_i_reg_573_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="trunc_ln149_reg_604">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, avgB, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, avgB, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, avgB, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, avgB, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, avgB, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, avgB, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, avgB, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, avgB, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, avgB, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, avgB, return value</column>
<column name="s_avgASamples_dout">in, 13, ap_fifo, s_avgASamples, pointer</column>
<column name="s_avgASamples_num_data_valid">in, 3, ap_fifo, s_avgASamples, pointer</column>
<column name="s_avgASamples_fifo_cap">in, 3, ap_fifo, s_avgASamples, pointer</column>
<column name="s_avgASamples_empty_n">in, 1, ap_fifo, s_avgASamples, pointer</column>
<column name="s_avgASamples_read">out, 1, ap_fifo, s_avgASamples, pointer</column>
<column name="s_avgBSamplesOut_din">out, 13, ap_fifo, s_avgBSamplesOut, pointer</column>
<column name="s_avgBSamplesOut_num_data_valid">in, 2, ap_fifo, s_avgBSamplesOut, pointer</column>
<column name="s_avgBSamplesOut_fifo_cap">in, 2, ap_fifo, s_avgBSamplesOut, pointer</column>
<column name="s_avgBSamplesOut_full_n">in, 1, ap_fifo, s_avgBSamplesOut, pointer</column>
<column name="s_avgBSamplesOut_write">out, 1, ap_fifo, s_avgBSamplesOut, pointer</column>
<column name="s_avgAHeader_dout">in, 32, ap_fifo, s_avgAHeader, pointer</column>
<column name="s_avgAHeader_num_data_valid">in, 2, ap_fifo, s_avgAHeader, pointer</column>
<column name="s_avgAHeader_fifo_cap">in, 2, ap_fifo, s_avgAHeader, pointer</column>
<column name="s_avgAHeader_empty_n">in, 1, ap_fifo, s_avgAHeader, pointer</column>
<column name="s_avgAHeader_read">out, 1, ap_fifo, s_avgAHeader, pointer</column>
<column name="s_avgBPreHeader_din">out, 64, ap_fifo, s_avgBPreHeader, pointer</column>
<column name="s_avgBPreHeader_num_data_valid">in, 2, ap_fifo, s_avgBPreHeader, pointer</column>
<column name="s_avgBPreHeader_fifo_cap">in, 2, ap_fifo, s_avgBPreHeader, pointer</column>
<column name="s_avgBPreHeader_full_n">in, 1, ap_fifo, s_avgBPreHeader, pointer</column>
<column name="s_avgBPreHeader_write">out, 1, ap_fifo, s_avgBPreHeader, pointer</column>
<column name="m_apvThrB_address0">out, 11, ap_memory, m_apvThrB, array</column>
<column name="m_apvThrB_ce0">out, 1, ap_memory, m_apvThrB, array</column>
<column name="m_apvThrB_q0">in, 13, ap_memory, m_apvThrB, array</column>
</table>
</item>
</section>
</profile>
