#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 22 15:08:00 2019
# Process ID: 13231
# Current directory: /home/omochan/3A/cpujikken/core
# Command line: vivado
# Log file: /home/omochan/3A/cpujikken/core/vivado.log
# Journal file: /home/omochan/3A/cpujikken/core/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/omochan/3A/cpujikken/core/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 6525.531 ; gain = 171.941 ; free physical = 9550 ; free virtual = 14554
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:top_wrapper:1.0 - top_wrapper_0
Successfully read diagram <design_1> from BD file </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6765.094 ; gain = 16.008 ; free physical = 9359 ; free virtual = 14439
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [/home/omochan/3A/cpujikken/core/top.sv:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [/home/omochan/3A/cpujikken/core/top.sv:20]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:143]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:143]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "gpr". [/home/omochan/3A/cpujikken/core/top.sv:188]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [/home/omochan/3A/cpujikken/core/top.sv:227]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "gpr". [/home/omochan/3A/cpujikken/core/top.sv:188]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [/home/omochan/3A/cpujikken/core/top.sv:227]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:144]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:145]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:149]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:149]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:153]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:153]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:145]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:149]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:149]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:153]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:153]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:151]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [/home/omochan/3A/cpujikken/core/top.sv:89]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:146]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/omochan/3A/cpujikken/core/top.sv:154]
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_uart_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_uart_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 22 15:49:42 2019. For additional details about this file, please refer to the WebTalk help file at /home/omochan/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 22 15:49:42 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 8643.562 ; gain = 0.000 ; free physical = 9148 ; free virtual = 14292
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_uart_behav -key {Behavioral:sim_1:Functional:test_uart} -tclbatch {test_uart.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source test_uart.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_uart/send_data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_uart_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 8643.562 ; gain = 0.000 ; free physical = 9084 ; free virtual = 14238
run all
FILE END !!
$finish called at time : 4428616 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 8643.562 ; gain = 0.000 ; free physical = 9019 ; free virtual = 14264
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_uart/u1/mode}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_uart/u1/pc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 4428616 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:07 . Memory (MB): peak = 8643.562 ; gain = 0.000 ; free physical = 8894 ; free virtual = 14147
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 4428616 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 8643.562 ; gain = 0.000 ; free physical = 8884 ; free virtual = 14138
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_uart/u1/inst}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_uart/u1/immd}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_uart/u1/signed_immd}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 4428616 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 8643.562 ; gain = 0.000 ; free physical = 8893 ; free virtual = 14133
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 4428616 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 8643.562 ; gain = 0.000 ; free physical = 8889 ; free virtual = 14131
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_uart_behav -key {Behavioral:sim_1:Functional:test_uart} -tclbatch {test_uart.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source test_uart.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /test_uart/send_data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_uart_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 8824.895 ; gain = 0.000 ; free physical = 8581 ; free virtual = 14061
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/inst}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/immd}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/signed_immd}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/wea}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 8824.895 ; gain = 0.000 ; free physical = 8579 ; free virtual = 14049
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/pc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 8824.895 ; gain = 0.000 ; free physical = 8517 ; free virtual = 13996
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/gpr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 8824.895 ; gain = 0.000 ; free physical = 8463 ; free virtual = 13934
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/addra}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/wea}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 8824.895 ; gain = 0.000 ; free physical = 8457 ; free virtual = 13934
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 8983.730 ; gain = 0.000 ; free physical = 8484 ; free virtual = 13965
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/addra32}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 8983.730 ; gain = 0.000 ; free physical = 8484 ; free virtual = 13968
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 9031.754 ; gain = 0.000 ; free physical = 8462 ; free virtual = 13945
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 9063.770 ; gain = 0.000 ; free physical = 8436 ; free virtual = 13924
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/mode}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 9063.770 ; gain = 0.000 ; free physical = 8429 ; free virtual = 13908
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_uart/u1/npc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 9305.887 ; gain = 0.000 ; free physical = 8339 ; free virtual = 13844
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 9305.887 ; gain = 0.000 ; free physical = 8204 ; free virtual = 13818
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 9305.887 ; gain = 0.000 ; free physical = 7999 ; free virtual = 13642
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 9342.906 ; gain = 0.000 ; free physical = 8014 ; free virtual = 13656
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 9631.160 ; gain = 0.000 ; free physical = 8016 ; free virtual = 13949
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 9631.160 ; gain = 0.000 ; free physical = 8141 ; free virtual = 14051
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 9679.184 ; gain = 0.000 ; free physical = 8212 ; free virtual = 14054
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 9679.184 ; gain = 0.000 ; free physical = 7906 ; free virtual = 13866
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:193]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/omochan/3A/cpujikken/core/top.sv:193]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=434)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 9727.207 ; gain = 0.000 ; free physical = 7900 ; free virtual = 13844
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_uart' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_uart_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_uart.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
FILE END !!
$finish called at time : 16927816 ns : File "/home/omochan/3A/cpujikken/core/test_uart.sv" Line 128
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 9727.207 ; gain = 0.000 ; free physical = 7904 ; free virtual = 13844
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 22:01:28 2019...
