0.6
2019.1
May 24 2019
15:06:07
D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sim_1/new/cpu_testbench.v,1663216758,verilog,,,,cpu_testbench,,,,,,,,
D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/alu.v,1663213018,verilog,,D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/control_unit.v,,alu,,,,,,,,
D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/control_unit.v,1663214238,verilog,,D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/cpu.v,,control_unit,,,,,,,,
D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/cpu.v,1663216715,verilog,,D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/memory.v,,cpu,,,,,,,,
D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/memory.v,1663234474,verilog,,D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/multiplexers.v,,memory,,,,,,,,
D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/multiplexers.v,1662999200,verilog,,D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/reg32.v,,mux2_32b;mux2_5b;mux4_32b,,,,,,,,
D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/reg32.v,1662999195,verilog,,D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/register_file.v,,reg32,,,,,,,,
D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sources_1/new/register_file.v,1663037920,verilog,,D:/Undergraduate/2022-2023-1/Multiple-Cycle_CPU/Multiple-Cycle_CPU.srcs/sim_1/new/cpu_testbench.v,,register_file,,,,,,,,
