<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac85d34b34349a72e0f8b3834dcac0e25"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1ae8cdf3c6819ec91cf3095a04dd2d43"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa278e3a956f489e31557a20ab6531e0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:aa278e3a956f489e31557a20ab6531e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae8cdf3c6819ec91cf3095a04dd2d43"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1ae8cdf3c6819ec91cf3095a04dd2d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f264890b1818bddb6d33406ba2bbd6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a9f264890b1818bddb6d33406ba2bbd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac85d34b34349a72e0f8b3834dcac0e25"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac85d34b34349a72e0f8b3834dcac0e25">EAX</a></td></tr>
<tr class="separator:ac85d34b34349a72e0f8b3834dcac0e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69689e57221f4745d13d87d18a86d160"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2d080567f3633cd657ab97b85d89da90"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7e77579ad799d76e36ac74ec25856dd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a7e77579ad799d76e36ac74ec25856dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a7e77579ad799d76e36ac74ec25856dd6">More...</a><br /></td></tr>
<tr class="separator:a7e77579ad799d76e36ac74ec25856dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29342120d52ae9ebfb52f3e887c70657"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a29342120d52ae9ebfb52f3e887c70657"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a29342120d52ae9ebfb52f3e887c70657">More...</a><br /></td></tr>
<tr class="separator:a29342120d52ae9ebfb52f3e887c70657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057b36eb2cfef9bef7ad0a76a5b85102"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a057b36eb2cfef9bef7ad0a76a5b85102"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a057b36eb2cfef9bef7ad0a76a5b85102">More...</a><br /></td></tr>
<tr class="separator:a057b36eb2cfef9bef7ad0a76a5b85102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb208a06c3daac5451244f13eee9f5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a9eb208a06c3daac5451244f13eee9f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a9eb208a06c3daac5451244f13eee9f5a">More...</a><br /></td></tr>
<tr class="separator:a9eb208a06c3daac5451244f13eee9f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0265cbd971117d27c33e49113d513a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:af0265cbd971117d27c33e49113d513a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#af0265cbd971117d27c33e49113d513a4">More...</a><br /></td></tr>
<tr class="separator:af0265cbd971117d27c33e49113d513a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6c281e89a98f51214e7920efe74222"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:abc6c281e89a98f51214e7920efe74222"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#abc6c281e89a98f51214e7920efe74222">More...</a><br /></td></tr>
<tr class="separator:abc6c281e89a98f51214e7920efe74222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa545a81e9716fc57c428fd3c355cc117"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:aa545a81e9716fc57c428fd3c355cc117"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#aa545a81e9716fc57c428fd3c355cc117">More...</a><br /></td></tr>
<tr class="separator:aa545a81e9716fc57c428fd3c355cc117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea53498ff4249621f5a5279fe5ad763"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:aeea53498ff4249621f5a5279fe5ad763"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#aeea53498ff4249621f5a5279fe5ad763">More...</a><br /></td></tr>
<tr class="separator:aeea53498ff4249621f5a5279fe5ad763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1acb0f9a13f0a3ec85e866ce5ed95f75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a1acb0f9a13f0a3ec85e866ce5ed95f75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a1acb0f9a13f0a3ec85e866ce5ed95f75">More...</a><br /></td></tr>
<tr class="separator:a1acb0f9a13f0a3ec85e866ce5ed95f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454cc0c564f0a26b6f99e1eac0a64388"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a454cc0c564f0a26b6f99e1eac0a64388"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a454cc0c564f0a26b6f99e1eac0a64388">More...</a><br /></td></tr>
<tr class="separator:a454cc0c564f0a26b6f99e1eac0a64388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6beac9f54e2e167db895971c3e40772b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a6beac9f54e2e167db895971c3e40772b"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a6beac9f54e2e167db895971c3e40772b">More...</a><br /></td></tr>
<tr class="separator:a6beac9f54e2e167db895971c3e40772b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63f0518b2fa3ae21537de9f255caadc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:aa63f0518b2fa3ae21537de9f255caadc"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#aa63f0518b2fa3ae21537de9f255caadc">More...</a><br /></td></tr>
<tr class="separator:aa63f0518b2fa3ae21537de9f255caadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5abeb07023d156dd94347b8d0d8a3bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:ac5abeb07023d156dd94347b8d0d8a3bb"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#ac5abeb07023d156dd94347b8d0d8a3bb">More...</a><br /></td></tr>
<tr class="separator:ac5abeb07023d156dd94347b8d0d8a3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac798d49b68beb069e1d543ef39b5d64c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:ac798d49b68beb069e1d543ef39b5d64c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#ac798d49b68beb069e1d543ef39b5d64c">More...</a><br /></td></tr>
<tr class="separator:ac798d49b68beb069e1d543ef39b5d64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7ec1b10544329c4e39695b67b0aafe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a8d7ec1b10544329c4e39695b67b0aafe"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a8d7ec1b10544329c4e39695b67b0aafe">More...</a><br /></td></tr>
<tr class="separator:a8d7ec1b10544329c4e39695b67b0aafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da8b2381b227228381b67ad2c440105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a2da8b2381b227228381b67ad2c440105"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a2da8b2381b227228381b67ad2c440105">More...</a><br /></td></tr>
<tr class="separator:a2da8b2381b227228381b67ad2c440105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b719d7a5506e93fb8c4037a980402c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a8b719d7a5506e93fb8c4037a980402c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a8b719d7a5506e93fb8c4037a980402c5">More...</a><br /></td></tr>
<tr class="separator:a8b719d7a5506e93fb8c4037a980402c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add0b9c2e192cacddc8bddfcc2a7839b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:add0b9c2e192cacddc8bddfcc2a7839b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#add0b9c2e192cacddc8bddfcc2a7839b1">More...</a><br /></td></tr>
<tr class="separator:add0b9c2e192cacddc8bddfcc2a7839b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c9a88fe5728f3cc158d4c6964b6d34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:af6c9a88fe5728f3cc158d4c6964b6d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#af6c9a88fe5728f3cc158d4c6964b6d34">More...</a><br /></td></tr>
<tr class="separator:af6c9a88fe5728f3cc158d4c6964b6d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff06b3b1a88e65e26661349c834fec6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a6ff06b3b1a88e65e26661349c834fec6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a6ff06b3b1a88e65e26661349c834fec6">More...</a><br /></td></tr>
<tr class="separator:a6ff06b3b1a88e65e26661349c834fec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3d51444bb10e7f6d0bd1d038a3748b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a0d3d51444bb10e7f6d0bd1d038a3748b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a0d3d51444bb10e7f6d0bd1d038a3748b">More...</a><br /></td></tr>
<tr class="separator:a0d3d51444bb10e7f6d0bd1d038a3748b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3024d0882379436be35e51f132da68a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:ad3024d0882379436be35e51f132da68a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#ad3024d0882379436be35e51f132da68a">More...</a><br /></td></tr>
<tr class="separator:ad3024d0882379436be35e51f132da68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cce5fa5943db4c193c93c288b8deb60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a3cce5fa5943db4c193c93c288b8deb60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a3cce5fa5943db4c193c93c288b8deb60">More...</a><br /></td></tr>
<tr class="separator:a3cce5fa5943db4c193c93c288b8deb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e74ab9f09a86295ae3886716a6c190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a60e74ab9f09a86295ae3886716a6c190"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a60e74ab9f09a86295ae3886716a6c190">More...</a><br /></td></tr>
<tr class="separator:a60e74ab9f09a86295ae3886716a6c190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e091d1e31533d8ef565a6bf90bb67b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a81e091d1e31533d8ef565a6bf90bb67b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a81e091d1e31533d8ef565a6bf90bb67b">More...</a><br /></td></tr>
<tr class="separator:a81e091d1e31533d8ef565a6bf90bb67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ede56adfa3891a8b1a09161595d2b34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a6ede56adfa3891a8b1a09161595d2b34"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a6ede56adfa3891a8b1a09161595d2b34">More...</a><br /></td></tr>
<tr class="separator:a6ede56adfa3891a8b1a09161595d2b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524fc302db87ec9ceda746dd2b4d42bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a524fc302db87ec9ceda746dd2b4d42bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a524fc302db87ec9ceda746dd2b4d42bc">More...</a><br /></td></tr>
<tr class="separator:a524fc302db87ec9ceda746dd2b4d42bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad710bafdc85a05d033a1a7297d786598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:ad710bafdc85a05d033a1a7297d786598"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#ad710bafdc85a05d033a1a7297d786598">More...</a><br /></td></tr>
<tr class="separator:ad710bafdc85a05d033a1a7297d786598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ff6afb34d03bb809ae6aa0ec37acdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a75ff6afb34d03bb809ae6aa0ec37acdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a75ff6afb34d03bb809ae6aa0ec37acdb">More...</a><br /></td></tr>
<tr class="separator:a75ff6afb34d03bb809ae6aa0ec37acdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd391caa8c8ad09866c38e37dd9b573f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:acd391caa8c8ad09866c38e37dd9b573f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#acd391caa8c8ad09866c38e37dd9b573f">More...</a><br /></td></tr>
<tr class="separator:acd391caa8c8ad09866c38e37dd9b573f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6819b5cc0c5715e8e6e3b1b11129e777"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a6819b5cc0c5715e8e6e3b1b11129e777"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a6819b5cc0c5715e8e6e3b1b11129e777">More...</a><br /></td></tr>
<tr class="separator:a6819b5cc0c5715e8e6e3b1b11129e777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14688ce9f95e8709db580cbef56cccda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a14688ce9f95e8709db580cbef56cccda"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d9/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d179_1_1_0d184.html#a14688ce9f95e8709db580cbef56cccda">More...</a><br /></td></tr>
<tr class="separator:a14688ce9f95e8709db580cbef56cccda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d080567f3633cd657ab97b85d89da90"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2d080567f3633cd657ab97b85d89da90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0368645e4a54378f44b390e9d18a0588"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a0368645e4a54378f44b390e9d18a0588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69689e57221f4745d13d87d18a86d160"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a69689e57221f4745d13d87d18a86d160">EBX</a></td></tr>
<tr class="separator:a69689e57221f4745d13d87d18a86d160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3843a6c9505abeeeedf12e0467148671"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:accfe5e81665dc6348d60212614a4c2f6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae6c11f2ece8cb20933764d4080aabdec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:ae6c11f2ece8cb20933764d4080aabdec"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#ae6c11f2ece8cb20933764d4080aabdec">More...</a><br /></td></tr>
<tr class="separator:ae6c11f2ece8cb20933764d4080aabdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd51aecac2cc14f26ccb7573f5decabf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:afd51aecac2cc14f26ccb7573f5decabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#afd51aecac2cc14f26ccb7573f5decabf">More...</a><br /></td></tr>
<tr class="separator:afd51aecac2cc14f26ccb7573f5decabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec9699ab618a2310a1cdedcfefcea8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a3ec9699ab618a2310a1cdedcfefcea8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a3ec9699ab618a2310a1cdedcfefcea8e">More...</a><br /></td></tr>
<tr class="separator:a3ec9699ab618a2310a1cdedcfefcea8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ab18d318841342eae58b98bddb4af6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:ae4ab18d318841342eae58b98bddb4af6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#ae4ab18d318841342eae58b98bddb4af6">More...</a><br /></td></tr>
<tr class="separator:ae4ab18d318841342eae58b98bddb4af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2d3c0c0c209b05ea771c6aa614f8cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:afb2d3c0c0c209b05ea771c6aa614f8cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#afb2d3c0c0c209b05ea771c6aa614f8cb">More...</a><br /></td></tr>
<tr class="separator:afb2d3c0c0c209b05ea771c6aa614f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e33022fd6c88823c2541c360d403cd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a3e33022fd6c88823c2541c360d403cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a3e33022fd6c88823c2541c360d403cd5">More...</a><br /></td></tr>
<tr class="separator:a3e33022fd6c88823c2541c360d403cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec7325c4c14e9dc62a9efc76e7bfdba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:aaec7325c4c14e9dc62a9efc76e7bfdba"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#aaec7325c4c14e9dc62a9efc76e7bfdba">More...</a><br /></td></tr>
<tr class="separator:aaec7325c4c14e9dc62a9efc76e7bfdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34cd9269ec263f2ded46f0c533b31cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:ae34cd9269ec263f2ded46f0c533b31cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#ae34cd9269ec263f2ded46f0c533b31cb">More...</a><br /></td></tr>
<tr class="separator:ae34cd9269ec263f2ded46f0c533b31cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556c8d163c56b78bb0e2a31f02da9dfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a556c8d163c56b78bb0e2a31f02da9dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a556c8d163c56b78bb0e2a31f02da9dfc">More...</a><br /></td></tr>
<tr class="separator:a556c8d163c56b78bb0e2a31f02da9dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa424310aaf18df02eb8c4103a88ec89d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:aa424310aaf18df02eb8c4103a88ec89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#aa424310aaf18df02eb8c4103a88ec89d">More...</a><br /></td></tr>
<tr class="separator:aa424310aaf18df02eb8c4103a88ec89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a33ffa2d88b2aed6a545fc77ea2af4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:ab6a33ffa2d88b2aed6a545fc77ea2af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#ab6a33ffa2d88b2aed6a545fc77ea2af4">More...</a><br /></td></tr>
<tr class="separator:ab6a33ffa2d88b2aed6a545fc77ea2af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c52c6f44fc7b93bd6ad0a91531424c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a3c52c6f44fc7b93bd6ad0a91531424c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a3c52c6f44fc7b93bd6ad0a91531424c3">More...</a><br /></td></tr>
<tr class="separator:a3c52c6f44fc7b93bd6ad0a91531424c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc6c2cf43a1a253beeec5ad740400a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a1fc6c2cf43a1a253beeec5ad740400a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a1fc6c2cf43a1a253beeec5ad740400a1">More...</a><br /></td></tr>
<tr class="separator:a1fc6c2cf43a1a253beeec5ad740400a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecbf522403543af562dc41f9d4428fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a7ecbf522403543af562dc41f9d4428fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a7ecbf522403543af562dc41f9d4428fe">More...</a><br /></td></tr>
<tr class="separator:a7ecbf522403543af562dc41f9d4428fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0a143046023656ca2ab0a29e99e701"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a3e0a143046023656ca2ab0a29e99e701"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a3e0a143046023656ca2ab0a29e99e701">More...</a><br /></td></tr>
<tr class="separator:a3e0a143046023656ca2ab0a29e99e701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6239ee18d14f70b33730ce6de6dbc29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:ae6239ee18d14f70b33730ce6de6dbc29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#ae6239ee18d14f70b33730ce6de6dbc29">More...</a><br /></td></tr>
<tr class="separator:ae6239ee18d14f70b33730ce6de6dbc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365e5e4fe9dffa5bf09bde922514fc22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a365e5e4fe9dffa5bf09bde922514fc22"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a365e5e4fe9dffa5bf09bde922514fc22">More...</a><br /></td></tr>
<tr class="separator:a365e5e4fe9dffa5bf09bde922514fc22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030cf136ec6adb600c2c725fec46a47d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a030cf136ec6adb600c2c725fec46a47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a030cf136ec6adb600c2c725fec46a47d">More...</a><br /></td></tr>
<tr class="separator:a030cf136ec6adb600c2c725fec46a47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec7b41c12bb2ed46f62e71edcfc68f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:acec7b41c12bb2ed46f62e71edcfc68f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#acec7b41c12bb2ed46f62e71edcfc68f7">More...</a><br /></td></tr>
<tr class="separator:acec7b41c12bb2ed46f62e71edcfc68f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bae7711113522020c60e2733bdd4cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:af0bae7711113522020c60e2733bdd4cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#af0bae7711113522020c60e2733bdd4cf">More...</a><br /></td></tr>
<tr class="separator:af0bae7711113522020c60e2733bdd4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559b5e6b205c0569a46cddf2edf41a46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a559b5e6b205c0569a46cddf2edf41a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a559b5e6b205c0569a46cddf2edf41a46">More...</a><br /></td></tr>
<tr class="separator:a559b5e6b205c0569a46cddf2edf41a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366341f8a2d740e6df522d703ee08430"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a366341f8a2d740e6df522d703ee08430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a366341f8a2d740e6df522d703ee08430">More...</a><br /></td></tr>
<tr class="separator:a366341f8a2d740e6df522d703ee08430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887604979961a045a8d23e2de26d800b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a887604979961a045a8d23e2de26d800b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a887604979961a045a8d23e2de26d800b">More...</a><br /></td></tr>
<tr class="separator:a887604979961a045a8d23e2de26d800b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29fd3ac148cd0644ac250316d585c4ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a29fd3ac148cd0644ac250316d585c4ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a29fd3ac148cd0644ac250316d585c4ac">More...</a><br /></td></tr>
<tr class="separator:a29fd3ac148cd0644ac250316d585c4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55ea83ec4dc4564d369d4ec171c3bfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:ae55ea83ec4dc4564d369d4ec171c3bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#ae55ea83ec4dc4564d369d4ec171c3bfc">More...</a><br /></td></tr>
<tr class="separator:ae55ea83ec4dc4564d369d4ec171c3bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9745433f753bc29e66059a31ae072367"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a9745433f753bc29e66059a31ae072367"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a9745433f753bc29e66059a31ae072367">More...</a><br /></td></tr>
<tr class="separator:a9745433f753bc29e66059a31ae072367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc90251d777923dbbeb33a6372bc6af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a3fc90251d777923dbbeb33a6372bc6af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d3/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d180_1_1_0d208.html#a3fc90251d777923dbbeb33a6372bc6af">More...</a><br /></td></tr>
<tr class="separator:a3fc90251d777923dbbeb33a6372bc6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accfe5e81665dc6348d60212614a4c2f6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:accfe5e81665dc6348d60212614a4c2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197ade2bfb7096107a9f2695d94b48aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a197ade2bfb7096107a9f2695d94b48aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3843a6c9505abeeeedf12e0467148671"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3843a6c9505abeeeedf12e0467148671">ECX</a></td></tr>
<tr class="separator:a3843a6c9505abeeeedf12e0467148671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f230d193b6bd854cde30d4f9da17aea"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4d7d6853fdf8e28b37579c303325371b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afcfc195350715517b056120635f66477"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:afcfc195350715517b056120635f66477"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#afcfc195350715517b056120635f66477">More...</a><br /></td></tr>
<tr class="separator:afcfc195350715517b056120635f66477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d8636755a1e1b47b68fa6329e4e93d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a21d8636755a1e1b47b68fa6329e4e93d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a21d8636755a1e1b47b68fa6329e4e93d">More...</a><br /></td></tr>
<tr class="separator:a21d8636755a1e1b47b68fa6329e4e93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0958fdbbcde87e1f12d3099c656c719b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a0958fdbbcde87e1f12d3099c656c719b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a0958fdbbcde87e1f12d3099c656c719b">More...</a><br /></td></tr>
<tr class="separator:a0958fdbbcde87e1f12d3099c656c719b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3269302114810f29776630851ce5b7fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a3269302114810f29776630851ce5b7fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a3269302114810f29776630851ce5b7fa">More...</a><br /></td></tr>
<tr class="separator:a3269302114810f29776630851ce5b7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803e71232151a86c7df40ac165c984f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a803e71232151a86c7df40ac165c984f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a803e71232151a86c7df40ac165c984f9">More...</a><br /></td></tr>
<tr class="separator:a803e71232151a86c7df40ac165c984f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930537fd057f14c6f9cb2245ef9b76e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a930537fd057f14c6f9cb2245ef9b76e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a930537fd057f14c6f9cb2245ef9b76e6">More...</a><br /></td></tr>
<tr class="separator:a930537fd057f14c6f9cb2245ef9b76e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c55659f3c63a12cb77570d70422abee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a3c55659f3c63a12cb77570d70422abee"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a3c55659f3c63a12cb77570d70422abee">More...</a><br /></td></tr>
<tr class="separator:a3c55659f3c63a12cb77570d70422abee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1a2888e53a5d616ecc79a57f1388b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a0a1a2888e53a5d616ecc79a57f1388b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a0a1a2888e53a5d616ecc79a57f1388b9">More...</a><br /></td></tr>
<tr class="separator:a0a1a2888e53a5d616ecc79a57f1388b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2e790cf36a4a78a8e7174ed96603de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:add2e790cf36a4a78a8e7174ed96603de"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#add2e790cf36a4a78a8e7174ed96603de">More...</a><br /></td></tr>
<tr class="separator:add2e790cf36a4a78a8e7174ed96603de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aee88385c03f71ee34cb1c980bdf4b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a3aee88385c03f71ee34cb1c980bdf4b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a3aee88385c03f71ee34cb1c980bdf4b7">More...</a><br /></td></tr>
<tr class="separator:a3aee88385c03f71ee34cb1c980bdf4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16cf30fa98c3d06d3d8fc63f62376610"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a16cf30fa98c3d06d3d8fc63f62376610"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a16cf30fa98c3d06d3d8fc63f62376610">More...</a><br /></td></tr>
<tr class="separator:a16cf30fa98c3d06d3d8fc63f62376610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3fb2786926267c8c27c113abc061d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a3b3fb2786926267c8c27c113abc061d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a3b3fb2786926267c8c27c113abc061d4">More...</a><br /></td></tr>
<tr class="separator:a3b3fb2786926267c8c27c113abc061d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4216c2985c89afbdda0ce002b16931"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a2d4216c2985c89afbdda0ce002b16931"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a2d4216c2985c89afbdda0ce002b16931">More...</a><br /></td></tr>
<tr class="separator:a2d4216c2985c89afbdda0ce002b16931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db3af9d6128f74c5ec87177e5c71042"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a0db3af9d6128f74c5ec87177e5c71042"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a0db3af9d6128f74c5ec87177e5c71042">More...</a><br /></td></tr>
<tr class="separator:a0db3af9d6128f74c5ec87177e5c71042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a6802cc3fac7c1c8d704505ac060d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a30a6802cc3fac7c1c8d704505ac060d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a30a6802cc3fac7c1c8d704505ac060d1">More...</a><br /></td></tr>
<tr class="separator:a30a6802cc3fac7c1c8d704505ac060d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c932c7cc89c9a6403ad6cefba8ea57d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a4c932c7cc89c9a6403ad6cefba8ea57d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a4c932c7cc89c9a6403ad6cefba8ea57d">More...</a><br /></td></tr>
<tr class="separator:a4c932c7cc89c9a6403ad6cefba8ea57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012ebb19840d380c5cd128e1b0bbcc9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a012ebb19840d380c5cd128e1b0bbcc9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a012ebb19840d380c5cd128e1b0bbcc9b">More...</a><br /></td></tr>
<tr class="separator:a012ebb19840d380c5cd128e1b0bbcc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a845f9170eba6ea84a59e8f46a80fc535"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a845f9170eba6ea84a59e8f46a80fc535"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a845f9170eba6ea84a59e8f46a80fc535">More...</a><br /></td></tr>
<tr class="separator:a845f9170eba6ea84a59e8f46a80fc535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca52968cce232ebf213e182ab0bcda6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:abca52968cce232ebf213e182ab0bcda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#abca52968cce232ebf213e182ab0bcda6">More...</a><br /></td></tr>
<tr class="separator:abca52968cce232ebf213e182ab0bcda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff25d0f1a1844cd8a8ee01459767db9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:aff25d0f1a1844cd8a8ee01459767db9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#aff25d0f1a1844cd8a8ee01459767db9d">More...</a><br /></td></tr>
<tr class="separator:aff25d0f1a1844cd8a8ee01459767db9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4e6b27d8c454c4217855b011c5d925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:aab4e6b27d8c454c4217855b011c5d925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#aab4e6b27d8c454c4217855b011c5d925">More...</a><br /></td></tr>
<tr class="separator:aab4e6b27d8c454c4217855b011c5d925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b34a288b076d2df426a44dced77c5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a19b34a288b076d2df426a44dced77c5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a19b34a288b076d2df426a44dced77c5f">More...</a><br /></td></tr>
<tr class="separator:a19b34a288b076d2df426a44dced77c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb97c8458db13dea677002c8020b19d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:aecb97c8458db13dea677002c8020b19d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#aecb97c8458db13dea677002c8020b19d">More...</a><br /></td></tr>
<tr class="separator:aecb97c8458db13dea677002c8020b19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e6453945c7dcf34e395edffb80744f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a68e6453945c7dcf34e395edffb80744f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a68e6453945c7dcf34e395edffb80744f">More...</a><br /></td></tr>
<tr class="separator:a68e6453945c7dcf34e395edffb80744f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25072f3688e9993a9f278fa833852877"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a25072f3688e9993a9f278fa833852877"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a25072f3688e9993a9f278fa833852877">More...</a><br /></td></tr>
<tr class="separator:a25072f3688e9993a9f278fa833852877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bd0aa22bc2c85103bf3261f67ef186"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a12bd0aa22bc2c85103bf3261f67ef186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a12bd0aa22bc2c85103bf3261f67ef186">More...</a><br /></td></tr>
<tr class="separator:a12bd0aa22bc2c85103bf3261f67ef186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35a18bbe86df19894fc7226114cd44c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:ae35a18bbe86df19894fc7226114cd44c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#ae35a18bbe86df19894fc7226114cd44c">More...</a><br /></td></tr>
<tr class="separator:ae35a18bbe86df19894fc7226114cd44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdf510a4660325022d8dc05e5a65762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:abbdf510a4660325022d8dc05e5a65762"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#abbdf510a4660325022d8dc05e5a65762">More...</a><br /></td></tr>
<tr class="separator:abbdf510a4660325022d8dc05e5a65762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25fa84647fcedb0eff68f28e50e9069f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a25fa84647fcedb0eff68f28e50e9069f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#a25fa84647fcedb0eff68f28e50e9069f">More...</a><br /></td></tr>
<tr class="separator:a25fa84647fcedb0eff68f28e50e9069f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3dcfa0249691cbf2b7aca50d66c3646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:ac3dcfa0249691cbf2b7aca50d66c3646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d9/d81/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d181_1_1_0d228.html#ac3dcfa0249691cbf2b7aca50d66c3646">More...</a><br /></td></tr>
<tr class="separator:ac3dcfa0249691cbf2b7aca50d66c3646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7d6853fdf8e28b37579c303325371b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d7d6853fdf8e28b37579c303325371b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78890b363610a297cb51b5be54e82725"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a78890b363610a297cb51b5be54e82725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f230d193b6bd854cde30d4f9da17aea"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8f230d193b6bd854cde30d4f9da17aea">EDX</a></td></tr>
<tr class="separator:a8f230d193b6bd854cde30d4f9da17aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00484">484</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">486</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                {</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                    <a class="code" href="../../d6/de6/include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac85d34b34349a72e0f8b3834dcac0e25">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a69689e57221f4745d13d87d18a86d160">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3843a6c9505abeeeedf12e0467148671">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8f230d193b6bd854cde30d4f9da17aea">EDX</a>.raw)</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                }</div>
<div class="ttc" id="ainclude_2types_8h_html_a30e15c44c0b00e6a3ade119af60f111b"><div class="ttname"><a href="../../d6/de6/include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a></div><div class="ttdeci">#define asmv</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de6/include_2types_8h_source.html#l00042">types.h:42</a></div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a3843a6c9505abeeeedf12e0467148671"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3843a6c9505abeeeedf12e0467148671">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@180 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a69689e57221f4745d13d87d18a86d160"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a69689e57221f4745d13d87d18a86d160">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@179 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a8f230d193b6bd854cde30d4f9da17aea"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8f230d193b6bd854cde30d4f9da17aea">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@181 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac85d34b34349a72e0f8b3834dcac0e25"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac85d34b34349a72e0f8b3834dcac0e25">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@178 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d6/de6/include_2types_8h_source.html#l00042">asmv</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac85d34b34349a72e0f8b3834dcac0e25">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a69689e57221f4745d13d87d18a86d160">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3843a6c9505abeeeedf12e0467148671">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8f230d193b6bd854cde30d4f9da17aea">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac85d34b34349a72e0f8b3834dcac0e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac85d34b34349a72e0f8b3834dcac0e25">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>.</p>

</div>
</div>
<a id="a69689e57221f4745d13d87d18a86d160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69689e57221f4745d13d87d18a86d160">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a3843a6c9505abeeeedf12e0467148671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3843a6c9505abeeeedf12e0467148671">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a8f230d193b6bd854cde30d4f9da17aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f230d193b6bd854cde30d4f9da17aea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
