--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Accelerator.twx Accelerator.ncd -o Accelerator.twr
Accelerator.pcf

Design file:              Accelerator.ncd
Physical constraint file: Accelerator.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------------+------------+------------+------------+------------+------------------+--------+
                   |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source             | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------------+------------+------------+------------+------------+------------------+--------+
ForhjulHastighed<0>|    6.482(R)|      SLOW  |   -1.694(R)|      FAST  |clk_BUFGP         |   0.000|
ForhjulHastighed<1>|    6.602(R)|      SLOW  |   -1.824(R)|      FAST  |clk_BUFGP         |   0.000|
ForhjulHastighed<2>|    6.461(R)|      SLOW  |   -1.722(R)|      FAST  |clk_BUFGP         |   0.000|
ForhjulHastighed<3>|    6.346(R)|      SLOW  |   -1.555(R)|      FAST  |clk_BUFGP         |   0.000|
ForhjulHastighed<4>|    6.636(R)|      SLOW  |   -1.716(R)|      FAST  |clk_BUFGP         |   0.000|
ForhjulHastighed<5>|    5.870(R)|      SLOW  |   -1.376(R)|      FAST  |clk_BUFGP         |   0.000|
ForhjulHastighed<6>|    5.260(R)|      SLOW  |   -1.119(R)|      FAST  |clk_BUFGP         |   0.000|
ForhjulHastighed<7>|    5.364(R)|      SLOW  |   -1.019(R)|      FAST  |clk_BUFGP         |   0.000|
oensketHastighed<0>|    6.656(R)|      SLOW  |   -1.331(R)|      FAST  |clk_BUFGP         |   0.000|
oensketHastighed<1>|    6.472(R)|      SLOW  |   -1.311(R)|      FAST  |clk_BUFGP         |   0.000|
oensketHastighed<2>|    6.080(R)|      SLOW  |   -1.173(R)|      FAST  |clk_BUFGP         |   0.000|
oensketHastighed<3>|    5.843(R)|      SLOW  |   -1.120(R)|      FAST  |clk_BUFGP         |   0.000|
oensketHastighed<4>|    6.632(R)|      SLOW  |   -1.600(R)|      FAST  |clk_BUFGP         |   0.000|
oensketHastighed<5>|    5.998(R)|      SLOW  |   -1.394(R)|      FAST  |clk_BUFGP         |   0.000|
oensketHastighed<6>|    5.209(R)|      SLOW  |   -0.789(R)|      FAST  |clk_BUFGP         |   0.000|
oensketHastighed<7>|    5.615(R)|      SLOW  |   -0.807(R)|      FAST  |clk_BUFGP         |   0.000|
-------------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
motorkraft<0>|         9.428(R)|      SLOW  |         4.036(R)|      FAST  |clk_BUFGP         |   0.000|
motorkraft<1>|         9.691(R)|      SLOW  |         4.183(R)|      FAST  |clk_BUFGP         |   0.000|
motorkraft<2>|         9.304(R)|      SLOW  |         3.981(R)|      FAST  |clk_BUFGP         |   0.000|
motorkraft<3>|         9.307(R)|      SLOW  |         4.000(R)|      FAST  |clk_BUFGP         |   0.000|
motorkraft<4>|         9.450(R)|      SLOW  |         4.074(R)|      FAST  |clk_BUFGP         |   0.000|
motorkraft<5>|         9.436(R)|      SLOW  |         4.060(R)|      FAST  |clk_BUFGP         |   0.000|
motorkraft<6>|         9.095(R)|      SLOW  |         3.788(R)|      FAST  |clk_BUFGP         |   0.000|
motorkraft<7>|         9.079(R)|      SLOW  |         3.760(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.947|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Mar 27 16:15:23 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



