module register_unit(
input wire clk, reset, RUWr,
input wire [19:15] rs1,
input wire [24:20] rs2,
input wire [11:7] rd,
input wire [31:0] datawr,

output wire [31:0] read_data1, read_data2
);

reg [31:0] register [31:0];

assign read_data1 = register [rs1];
assign read_data2 = register [rs2];

integer i;

always @ (posedge clk) begin

if (reset == 1'b1) begin
	for (i = 0; i < 32; i = i+1)
		register[i] = 32'h0;
end
end

else if(RUWr == 1'b1)
begin 
register [rd] = datawr;
end
endmodule