{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678764840255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678764840263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 11:34:00 2023 " "Processing started: Tue Mar 14 11:34:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678764840263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678764840263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX4_1gatelevel -c MUX4_1gatelevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX4_1gatelevel -c MUX4_1gatelevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678764840263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678764840823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678764840823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1gatelevel.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1gatelevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1gatelevel " "Found entity 1: MUX4_1gatelevel" {  } { { "MUX4_1gatelevel.v" "" { Text "C:/intelFPGA_lite/17.0/MUX4_1gatelevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678764849626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678764849626 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MUX4_1gatelevel.v(8) " "Verilog HDL Instantiation warning at MUX4_1gatelevel.v(8): instance has no name" {  } { { "MUX4_1gatelevel.v" "" { Text "C:/intelFPGA_lite/17.0/MUX4_1gatelevel.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678764849626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX4_1gatelevel " "Elaborating entity \"MUX4_1gatelevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678764849658 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder2_4.v 1 1 " "Using design file decoder2_4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2_4 " "Found entity 1: Decoder2_4" {  } { { "decoder2_4.v" "" { Text "C:/intelFPGA_lite/17.0/decoder2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678764849674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1678764849674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0BAR decoder2_4.v(6) " "Verilog HDL Implicit Net warning at decoder2_4.v(6): created implicit net for \"s0BAR\"" {  } { { "decoder2_4.v" "" { Text "C:/intelFPGA_lite/17.0/decoder2_4.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678764849674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1BAR decoder2_4.v(7) " "Verilog HDL Implicit Net warning at decoder2_4.v(7): created implicit net for \"s1BAR\"" {  } { { "decoder2_4.v" "" { Text "C:/intelFPGA_lite/17.0/decoder2_4.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678764849674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t0 decoder2_4.v(9) " "Verilog HDL Implicit Net warning at decoder2_4.v(9): created implicit net for \"t0\"" {  } { { "decoder2_4.v" "" { Text "C:/intelFPGA_lite/17.0/decoder2_4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678764849674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 decoder2_4.v(10) " "Verilog HDL Implicit Net warning at decoder2_4.v(10): created implicit net for \"t1\"" {  } { { "decoder2_4.v" "" { Text "C:/intelFPGA_lite/17.0/decoder2_4.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678764849674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 decoder2_4.v(11) " "Verilog HDL Implicit Net warning at decoder2_4.v(11): created implicit net for \"t2\"" {  } { { "decoder2_4.v" "" { Text "C:/intelFPGA_lite/17.0/decoder2_4.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678764849674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 decoder2_4.v(12) " "Verilog HDL Implicit Net warning at decoder2_4.v(12): created implicit net for \"t3\"" {  } { { "decoder2_4.v" "" { Text "C:/intelFPGA_lite/17.0/decoder2_4.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678764849674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2_4 Decoder2_4:comb_3 " "Elaborating entity \"Decoder2_4\" for hierarchy \"Decoder2_4:comb_3\"" {  } { { "MUX4_1gatelevel.v" "comb_3" { Text "C:/intelFPGA_lite/17.0/MUX4_1gatelevel.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678764849674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678764850170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678764850426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678764850426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678764850450 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678764850450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678764850450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678764850450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678764850466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 11:34:10 2023 " "Processing ended: Tue Mar 14 11:34:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678764850466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678764850466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678764850466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678764850466 ""}
