/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Fri Apr 28 01:34:49 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkBeveren_h__
#define __mkBeveren_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkMainMem.h"


/* Class declaration for the mkBeveren module */
class MOD_mkBeveren : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_cache_data_memory;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cache_data_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cache_data_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cache_data_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cache_data_serverAdapter_writeWithResp;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_0;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_1;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_10;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_100;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_101;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_102;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_103;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_104;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_105;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_106;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_107;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_108;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_109;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_11;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_110;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_111;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_112;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_113;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_114;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_115;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_116;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_117;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_118;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_119;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_12;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_120;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_121;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_122;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_123;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_124;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_125;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_126;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_127;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_13;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_14;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_15;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_16;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_17;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_18;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_19;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_2;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_20;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_21;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_22;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_23;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_24;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_25;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_26;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_27;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_28;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_29;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_3;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_30;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_31;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_32;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_33;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_34;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_35;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_36;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_37;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_38;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_39;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_4;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_40;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_41;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_42;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_43;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_44;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_45;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_46;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_47;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_48;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_49;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_5;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_50;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_51;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_52;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_53;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_54;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_55;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_56;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_57;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_58;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_59;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_6;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_60;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_61;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_62;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_63;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_64;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_65;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_66;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_67;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_68;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_69;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_7;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_70;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_71;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_72;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_73;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_74;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_75;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_76;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_77;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_78;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_79;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_8;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_80;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_81;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_82;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_83;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_84;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_85;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_86;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_87;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_88;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_89;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_9;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_90;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_91;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_92;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_93;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_94;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_95;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_96;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_97;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_98;
  MOD_Reg<tUInt8> INST_cache_dirtyArray_99;
  MOD_Reg<tUInt32> INST_cache_hitCount;
  MOD_CReg<tUWide> INST_cache_hitQ_rv;
  MOD_Fifo<tUInt8> INST_cache_loadOffsetQ;
  MOD_Wire<tUInt8> INST_cache_lockL1_port_0;
  MOD_Wire<tUInt8> INST_cache_lockL1_port_1;
  MOD_Reg<tUInt8> INST_cache_lockL1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_cache_lockL1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_cache_lockL1_register;
  MOD_Fifo<tUWide> INST_cache_memReqQ;
  MOD_Fifo<tUWide> INST_cache_memRespQ;
  MOD_Reg<tUInt32> INST_cache_missCount;
  MOD_Reg<tUWide> INST_cache_missReq;
  MOD_Wire<tUInt8> INST_cache_mshr_port_0;
  MOD_Wire<tUInt8> INST_cache_mshr_port_1;
  MOD_Reg<tUInt8> INST_cache_mshr_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_cache_mshr_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_cache_mshr_register;
  MOD_Fifo<tUWide> INST_cache_storeQ;
  MOD_Reg<tUInt32> INST_cache_tagArray_0;
  MOD_Reg<tUInt32> INST_cache_tagArray_1;
  MOD_Reg<tUInt32> INST_cache_tagArray_10;
  MOD_Reg<tUInt32> INST_cache_tagArray_100;
  MOD_Reg<tUInt32> INST_cache_tagArray_101;
  MOD_Reg<tUInt32> INST_cache_tagArray_102;
  MOD_Reg<tUInt32> INST_cache_tagArray_103;
  MOD_Reg<tUInt32> INST_cache_tagArray_104;
  MOD_Reg<tUInt32> INST_cache_tagArray_105;
  MOD_Reg<tUInt32> INST_cache_tagArray_106;
  MOD_Reg<tUInt32> INST_cache_tagArray_107;
  MOD_Reg<tUInt32> INST_cache_tagArray_108;
  MOD_Reg<tUInt32> INST_cache_tagArray_109;
  MOD_Reg<tUInt32> INST_cache_tagArray_11;
  MOD_Reg<tUInt32> INST_cache_tagArray_110;
  MOD_Reg<tUInt32> INST_cache_tagArray_111;
  MOD_Reg<tUInt32> INST_cache_tagArray_112;
  MOD_Reg<tUInt32> INST_cache_tagArray_113;
  MOD_Reg<tUInt32> INST_cache_tagArray_114;
  MOD_Reg<tUInt32> INST_cache_tagArray_115;
  MOD_Reg<tUInt32> INST_cache_tagArray_116;
  MOD_Reg<tUInt32> INST_cache_tagArray_117;
  MOD_Reg<tUInt32> INST_cache_tagArray_118;
  MOD_Reg<tUInt32> INST_cache_tagArray_119;
  MOD_Reg<tUInt32> INST_cache_tagArray_12;
  MOD_Reg<tUInt32> INST_cache_tagArray_120;
  MOD_Reg<tUInt32> INST_cache_tagArray_121;
  MOD_Reg<tUInt32> INST_cache_tagArray_122;
  MOD_Reg<tUInt32> INST_cache_tagArray_123;
  MOD_Reg<tUInt32> INST_cache_tagArray_124;
  MOD_Reg<tUInt32> INST_cache_tagArray_125;
  MOD_Reg<tUInt32> INST_cache_tagArray_126;
  MOD_Reg<tUInt32> INST_cache_tagArray_127;
  MOD_Reg<tUInt32> INST_cache_tagArray_13;
  MOD_Reg<tUInt32> INST_cache_tagArray_14;
  MOD_Reg<tUInt32> INST_cache_tagArray_15;
  MOD_Reg<tUInt32> INST_cache_tagArray_16;
  MOD_Reg<tUInt32> INST_cache_tagArray_17;
  MOD_Reg<tUInt32> INST_cache_tagArray_18;
  MOD_Reg<tUInt32> INST_cache_tagArray_19;
  MOD_Reg<tUInt32> INST_cache_tagArray_2;
  MOD_Reg<tUInt32> INST_cache_tagArray_20;
  MOD_Reg<tUInt32> INST_cache_tagArray_21;
  MOD_Reg<tUInt32> INST_cache_tagArray_22;
  MOD_Reg<tUInt32> INST_cache_tagArray_23;
  MOD_Reg<tUInt32> INST_cache_tagArray_24;
  MOD_Reg<tUInt32> INST_cache_tagArray_25;
  MOD_Reg<tUInt32> INST_cache_tagArray_26;
  MOD_Reg<tUInt32> INST_cache_tagArray_27;
  MOD_Reg<tUInt32> INST_cache_tagArray_28;
  MOD_Reg<tUInt32> INST_cache_tagArray_29;
  MOD_Reg<tUInt32> INST_cache_tagArray_3;
  MOD_Reg<tUInt32> INST_cache_tagArray_30;
  MOD_Reg<tUInt32> INST_cache_tagArray_31;
  MOD_Reg<tUInt32> INST_cache_tagArray_32;
  MOD_Reg<tUInt32> INST_cache_tagArray_33;
  MOD_Reg<tUInt32> INST_cache_tagArray_34;
  MOD_Reg<tUInt32> INST_cache_tagArray_35;
  MOD_Reg<tUInt32> INST_cache_tagArray_36;
  MOD_Reg<tUInt32> INST_cache_tagArray_37;
  MOD_Reg<tUInt32> INST_cache_tagArray_38;
  MOD_Reg<tUInt32> INST_cache_tagArray_39;
  MOD_Reg<tUInt32> INST_cache_tagArray_4;
  MOD_Reg<tUInt32> INST_cache_tagArray_40;
  MOD_Reg<tUInt32> INST_cache_tagArray_41;
  MOD_Reg<tUInt32> INST_cache_tagArray_42;
  MOD_Reg<tUInt32> INST_cache_tagArray_43;
  MOD_Reg<tUInt32> INST_cache_tagArray_44;
  MOD_Reg<tUInt32> INST_cache_tagArray_45;
  MOD_Reg<tUInt32> INST_cache_tagArray_46;
  MOD_Reg<tUInt32> INST_cache_tagArray_47;
  MOD_Reg<tUInt32> INST_cache_tagArray_48;
  MOD_Reg<tUInt32> INST_cache_tagArray_49;
  MOD_Reg<tUInt32> INST_cache_tagArray_5;
  MOD_Reg<tUInt32> INST_cache_tagArray_50;
  MOD_Reg<tUInt32> INST_cache_tagArray_51;
  MOD_Reg<tUInt32> INST_cache_tagArray_52;
  MOD_Reg<tUInt32> INST_cache_tagArray_53;
  MOD_Reg<tUInt32> INST_cache_tagArray_54;
  MOD_Reg<tUInt32> INST_cache_tagArray_55;
  MOD_Reg<tUInt32> INST_cache_tagArray_56;
  MOD_Reg<tUInt32> INST_cache_tagArray_57;
  MOD_Reg<tUInt32> INST_cache_tagArray_58;
  MOD_Reg<tUInt32> INST_cache_tagArray_59;
  MOD_Reg<tUInt32> INST_cache_tagArray_6;
  MOD_Reg<tUInt32> INST_cache_tagArray_60;
  MOD_Reg<tUInt32> INST_cache_tagArray_61;
  MOD_Reg<tUInt32> INST_cache_tagArray_62;
  MOD_Reg<tUInt32> INST_cache_tagArray_63;
  MOD_Reg<tUInt32> INST_cache_tagArray_64;
  MOD_Reg<tUInt32> INST_cache_tagArray_65;
  MOD_Reg<tUInt32> INST_cache_tagArray_66;
  MOD_Reg<tUInt32> INST_cache_tagArray_67;
  MOD_Reg<tUInt32> INST_cache_tagArray_68;
  MOD_Reg<tUInt32> INST_cache_tagArray_69;
  MOD_Reg<tUInt32> INST_cache_tagArray_7;
  MOD_Reg<tUInt32> INST_cache_tagArray_70;
  MOD_Reg<tUInt32> INST_cache_tagArray_71;
  MOD_Reg<tUInt32> INST_cache_tagArray_72;
  MOD_Reg<tUInt32> INST_cache_tagArray_73;
  MOD_Reg<tUInt32> INST_cache_tagArray_74;
  MOD_Reg<tUInt32> INST_cache_tagArray_75;
  MOD_Reg<tUInt32> INST_cache_tagArray_76;
  MOD_Reg<tUInt32> INST_cache_tagArray_77;
  MOD_Reg<tUInt32> INST_cache_tagArray_78;
  MOD_Reg<tUInt32> INST_cache_tagArray_79;
  MOD_Reg<tUInt32> INST_cache_tagArray_8;
  MOD_Reg<tUInt32> INST_cache_tagArray_80;
  MOD_Reg<tUInt32> INST_cache_tagArray_81;
  MOD_Reg<tUInt32> INST_cache_tagArray_82;
  MOD_Reg<tUInt32> INST_cache_tagArray_83;
  MOD_Reg<tUInt32> INST_cache_tagArray_84;
  MOD_Reg<tUInt32> INST_cache_tagArray_85;
  MOD_Reg<tUInt32> INST_cache_tagArray_86;
  MOD_Reg<tUInt32> INST_cache_tagArray_87;
  MOD_Reg<tUInt32> INST_cache_tagArray_88;
  MOD_Reg<tUInt32> INST_cache_tagArray_89;
  MOD_Reg<tUInt32> INST_cache_tagArray_9;
  MOD_Reg<tUInt32> INST_cache_tagArray_90;
  MOD_Reg<tUInt32> INST_cache_tagArray_91;
  MOD_Reg<tUInt32> INST_cache_tagArray_92;
  MOD_Reg<tUInt32> INST_cache_tagArray_93;
  MOD_Reg<tUInt32> INST_cache_tagArray_94;
  MOD_Reg<tUInt32> INST_cache_tagArray_95;
  MOD_Reg<tUInt32> INST_cache_tagArray_96;
  MOD_Reg<tUInt32> INST_cache_tagArray_97;
  MOD_Reg<tUInt32> INST_cache_tagArray_98;
  MOD_Reg<tUInt32> INST_cache_tagArray_99;
  MOD_Reg<tUInt8> INST_cache_validArray_0;
  MOD_Reg<tUInt8> INST_cache_validArray_1;
  MOD_Reg<tUInt8> INST_cache_validArray_10;
  MOD_Reg<tUInt8> INST_cache_validArray_100;
  MOD_Reg<tUInt8> INST_cache_validArray_101;
  MOD_Reg<tUInt8> INST_cache_validArray_102;
  MOD_Reg<tUInt8> INST_cache_validArray_103;
  MOD_Reg<tUInt8> INST_cache_validArray_104;
  MOD_Reg<tUInt8> INST_cache_validArray_105;
  MOD_Reg<tUInt8> INST_cache_validArray_106;
  MOD_Reg<tUInt8> INST_cache_validArray_107;
  MOD_Reg<tUInt8> INST_cache_validArray_108;
  MOD_Reg<tUInt8> INST_cache_validArray_109;
  MOD_Reg<tUInt8> INST_cache_validArray_11;
  MOD_Reg<tUInt8> INST_cache_validArray_110;
  MOD_Reg<tUInt8> INST_cache_validArray_111;
  MOD_Reg<tUInt8> INST_cache_validArray_112;
  MOD_Reg<tUInt8> INST_cache_validArray_113;
  MOD_Reg<tUInt8> INST_cache_validArray_114;
  MOD_Reg<tUInt8> INST_cache_validArray_115;
  MOD_Reg<tUInt8> INST_cache_validArray_116;
  MOD_Reg<tUInt8> INST_cache_validArray_117;
  MOD_Reg<tUInt8> INST_cache_validArray_118;
  MOD_Reg<tUInt8> INST_cache_validArray_119;
  MOD_Reg<tUInt8> INST_cache_validArray_12;
  MOD_Reg<tUInt8> INST_cache_validArray_120;
  MOD_Reg<tUInt8> INST_cache_validArray_121;
  MOD_Reg<tUInt8> INST_cache_validArray_122;
  MOD_Reg<tUInt8> INST_cache_validArray_123;
  MOD_Reg<tUInt8> INST_cache_validArray_124;
  MOD_Reg<tUInt8> INST_cache_validArray_125;
  MOD_Reg<tUInt8> INST_cache_validArray_126;
  MOD_Reg<tUInt8> INST_cache_validArray_127;
  MOD_Reg<tUInt8> INST_cache_validArray_13;
  MOD_Reg<tUInt8> INST_cache_validArray_14;
  MOD_Reg<tUInt8> INST_cache_validArray_15;
  MOD_Reg<tUInt8> INST_cache_validArray_16;
  MOD_Reg<tUInt8> INST_cache_validArray_17;
  MOD_Reg<tUInt8> INST_cache_validArray_18;
  MOD_Reg<tUInt8> INST_cache_validArray_19;
  MOD_Reg<tUInt8> INST_cache_validArray_2;
  MOD_Reg<tUInt8> INST_cache_validArray_20;
  MOD_Reg<tUInt8> INST_cache_validArray_21;
  MOD_Reg<tUInt8> INST_cache_validArray_22;
  MOD_Reg<tUInt8> INST_cache_validArray_23;
  MOD_Reg<tUInt8> INST_cache_validArray_24;
  MOD_Reg<tUInt8> INST_cache_validArray_25;
  MOD_Reg<tUInt8> INST_cache_validArray_26;
  MOD_Reg<tUInt8> INST_cache_validArray_27;
  MOD_Reg<tUInt8> INST_cache_validArray_28;
  MOD_Reg<tUInt8> INST_cache_validArray_29;
  MOD_Reg<tUInt8> INST_cache_validArray_3;
  MOD_Reg<tUInt8> INST_cache_validArray_30;
  MOD_Reg<tUInt8> INST_cache_validArray_31;
  MOD_Reg<tUInt8> INST_cache_validArray_32;
  MOD_Reg<tUInt8> INST_cache_validArray_33;
  MOD_Reg<tUInt8> INST_cache_validArray_34;
  MOD_Reg<tUInt8> INST_cache_validArray_35;
  MOD_Reg<tUInt8> INST_cache_validArray_36;
  MOD_Reg<tUInt8> INST_cache_validArray_37;
  MOD_Reg<tUInt8> INST_cache_validArray_38;
  MOD_Reg<tUInt8> INST_cache_validArray_39;
  MOD_Reg<tUInt8> INST_cache_validArray_4;
  MOD_Reg<tUInt8> INST_cache_validArray_40;
  MOD_Reg<tUInt8> INST_cache_validArray_41;
  MOD_Reg<tUInt8> INST_cache_validArray_42;
  MOD_Reg<tUInt8> INST_cache_validArray_43;
  MOD_Reg<tUInt8> INST_cache_validArray_44;
  MOD_Reg<tUInt8> INST_cache_validArray_45;
  MOD_Reg<tUInt8> INST_cache_validArray_46;
  MOD_Reg<tUInt8> INST_cache_validArray_47;
  MOD_Reg<tUInt8> INST_cache_validArray_48;
  MOD_Reg<tUInt8> INST_cache_validArray_49;
  MOD_Reg<tUInt8> INST_cache_validArray_5;
  MOD_Reg<tUInt8> INST_cache_validArray_50;
  MOD_Reg<tUInt8> INST_cache_validArray_51;
  MOD_Reg<tUInt8> INST_cache_validArray_52;
  MOD_Reg<tUInt8> INST_cache_validArray_53;
  MOD_Reg<tUInt8> INST_cache_validArray_54;
  MOD_Reg<tUInt8> INST_cache_validArray_55;
  MOD_Reg<tUInt8> INST_cache_validArray_56;
  MOD_Reg<tUInt8> INST_cache_validArray_57;
  MOD_Reg<tUInt8> INST_cache_validArray_58;
  MOD_Reg<tUInt8> INST_cache_validArray_59;
  MOD_Reg<tUInt8> INST_cache_validArray_6;
  MOD_Reg<tUInt8> INST_cache_validArray_60;
  MOD_Reg<tUInt8> INST_cache_validArray_61;
  MOD_Reg<tUInt8> INST_cache_validArray_62;
  MOD_Reg<tUInt8> INST_cache_validArray_63;
  MOD_Reg<tUInt8> INST_cache_validArray_64;
  MOD_Reg<tUInt8> INST_cache_validArray_65;
  MOD_Reg<tUInt8> INST_cache_validArray_66;
  MOD_Reg<tUInt8> INST_cache_validArray_67;
  MOD_Reg<tUInt8> INST_cache_validArray_68;
  MOD_Reg<tUInt8> INST_cache_validArray_69;
  MOD_Reg<tUInt8> INST_cache_validArray_7;
  MOD_Reg<tUInt8> INST_cache_validArray_70;
  MOD_Reg<tUInt8> INST_cache_validArray_71;
  MOD_Reg<tUInt8> INST_cache_validArray_72;
  MOD_Reg<tUInt8> INST_cache_validArray_73;
  MOD_Reg<tUInt8> INST_cache_validArray_74;
  MOD_Reg<tUInt8> INST_cache_validArray_75;
  MOD_Reg<tUInt8> INST_cache_validArray_76;
  MOD_Reg<tUInt8> INST_cache_validArray_77;
  MOD_Reg<tUInt8> INST_cache_validArray_78;
  MOD_Reg<tUInt8> INST_cache_validArray_79;
  MOD_Reg<tUInt8> INST_cache_validArray_8;
  MOD_Reg<tUInt8> INST_cache_validArray_80;
  MOD_Reg<tUInt8> INST_cache_validArray_81;
  MOD_Reg<tUInt8> INST_cache_validArray_82;
  MOD_Reg<tUInt8> INST_cache_validArray_83;
  MOD_Reg<tUInt8> INST_cache_validArray_84;
  MOD_Reg<tUInt8> INST_cache_validArray_85;
  MOD_Reg<tUInt8> INST_cache_validArray_86;
  MOD_Reg<tUInt8> INST_cache_validArray_87;
  MOD_Reg<tUInt8> INST_cache_validArray_88;
  MOD_Reg<tUInt8> INST_cache_validArray_89;
  MOD_Reg<tUInt8> INST_cache_validArray_9;
  MOD_Reg<tUInt8> INST_cache_validArray_90;
  MOD_Reg<tUInt8> INST_cache_validArray_91;
  MOD_Reg<tUInt8> INST_cache_validArray_92;
  MOD_Reg<tUInt8> INST_cache_validArray_93;
  MOD_Reg<tUInt8> INST_cache_validArray_94;
  MOD_Reg<tUInt8> INST_cache_validArray_95;
  MOD_Reg<tUInt8> INST_cache_validArray_96;
  MOD_Reg<tUInt8> INST_cache_validArray_97;
  MOD_Reg<tUInt8> INST_cache_validArray_98;
  MOD_Reg<tUInt8> INST_cache_validArray_99;
  MOD_Reg<tUInt32> INST_counterIn;
  MOD_Reg<tUInt32> INST_counterOut;
  MOD_Reg<tUInt32> INST_deadlockChecker;
  MOD_Reg<tUInt8> INST_doinit;
  MOD_mkMainMem INST_mainMem;
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_mainRef_bram_memory;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_mainRef_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_mainRef_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUInt64> INST_mainRef_dl_d_0_rv;
  MOD_Wire<tUWide> INST_randomMem_ignore;
  MOD_Reg<tUInt8> INST_randomMem_initialized;
  MOD_Wire<tUWide> INST_randomMem_zaz;
 
 /* Constructor */
 public:
  MOD_mkBeveren(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_SEL_ARR_cache_tagArray_0_00_cache_tagArray_1_0_ETC___d1166;
  tUInt8 DEF_SEL_ARR_cache_validArray_0_56_cache_validArray_ETC___d1168;
  tUInt8 DEF_newreq_write__h70272;
  tUInt8 DEF_cache_missReq_52_BIT_64___d640;
  tUWide DEF_cache_hitQ_rv_port1__read____d1461;
  tUWide DEF_cache_hitQ_rv_port0__read____d136;
  tUWide DEF_cache_missReq___d352;
  tUWide DEF_x_wget__h217;
  tUInt64 DEF_mainRef_dl_d_0_rv_port0__read____d1463;
  tUInt32 DEF_x__h70325;
  tUInt32 DEF__read__h17039;
  tUInt32 DEF__read__h17008;
  tUInt32 DEF__read__h16977;
  tUInt32 DEF__read__h16946;
  tUInt32 DEF__read__h16915;
  tUInt32 DEF__read__h16884;
  tUInt32 DEF__read__h16853;
  tUInt32 DEF__read__h16822;
  tUInt32 DEF__read__h16791;
  tUInt32 DEF__read__h16760;
  tUInt32 DEF__read__h16729;
  tUInt32 DEF__read__h16698;
  tUInt32 DEF__read__h16667;
  tUInt32 DEF__read__h16636;
  tUInt32 DEF__read__h16605;
  tUInt32 DEF__read__h16574;
  tUInt32 DEF__read__h16543;
  tUInt32 DEF__read__h16512;
  tUInt32 DEF__read__h16481;
  tUInt32 DEF__read__h16450;
  tUInt32 DEF__read__h16419;
  tUInt32 DEF__read__h16388;
  tUInt32 DEF__read__h16357;
  tUInt32 DEF__read__h16326;
  tUInt32 DEF__read__h16295;
  tUInt32 DEF__read__h16264;
  tUInt32 DEF__read__h16233;
  tUInt32 DEF__read__h16202;
  tUInt32 DEF__read__h16171;
  tUInt32 DEF__read__h16140;
  tUInt32 DEF__read__h16109;
  tUInt32 DEF__read__h16078;
  tUInt32 DEF__read__h16047;
  tUInt32 DEF__read__h16016;
  tUInt32 DEF__read__h15985;
  tUInt32 DEF__read__h15954;
  tUInt32 DEF__read__h15923;
  tUInt32 DEF__read__h15892;
  tUInt32 DEF__read__h15861;
  tUInt32 DEF__read__h15830;
  tUInt32 DEF__read__h15799;
  tUInt32 DEF__read__h15768;
  tUInt32 DEF__read__h15737;
  tUInt32 DEF__read__h15706;
  tUInt32 DEF__read__h15675;
  tUInt32 DEF__read__h15644;
  tUInt32 DEF__read__h15613;
  tUInt32 DEF__read__h15582;
  tUInt32 DEF__read__h15551;
  tUInt32 DEF__read__h15520;
  tUInt32 DEF__read__h15489;
  tUInt32 DEF__read__h15458;
  tUInt32 DEF__read__h15427;
  tUInt32 DEF__read__h15396;
  tUInt32 DEF__read__h15365;
  tUInt32 DEF__read__h15334;
  tUInt32 DEF__read__h15303;
  tUInt32 DEF__read__h15272;
  tUInt32 DEF__read__h15241;
  tUInt32 DEF__read__h15210;
  tUInt32 DEF__read__h15179;
  tUInt32 DEF__read__h15148;
  tUInt32 DEF__read__h15117;
  tUInt32 DEF__read__h15086;
  tUInt32 DEF__read__h15055;
  tUInt32 DEF__read__h15024;
  tUInt32 DEF__read__h14993;
  tUInt32 DEF__read__h14962;
  tUInt32 DEF__read__h14931;
  tUInt32 DEF__read__h14900;
  tUInt32 DEF__read__h14869;
  tUInt32 DEF__read__h14838;
  tUInt32 DEF__read__h14807;
  tUInt32 DEF__read__h14776;
  tUInt32 DEF__read__h14745;
  tUInt32 DEF__read__h14714;
  tUInt32 DEF__read__h14683;
  tUInt32 DEF__read__h14652;
  tUInt32 DEF__read__h14621;
  tUInt32 DEF__read__h14590;
  tUInt32 DEF__read__h14559;
  tUInt32 DEF__read__h14528;
  tUInt32 DEF__read__h14497;
  tUInt32 DEF__read__h14466;
  tUInt32 DEF__read__h14435;
  tUInt32 DEF__read__h14404;
  tUInt32 DEF__read__h14373;
  tUInt32 DEF__read__h14342;
  tUInt32 DEF__read__h14311;
  tUInt32 DEF__read__h14280;
  tUInt32 DEF__read__h14249;
  tUInt32 DEF__read__h14218;
  tUInt32 DEF__read__h14187;
  tUInt32 DEF__read__h14156;
  tUInt32 DEF__read__h14125;
  tUInt32 DEF__read__h14094;
  tUInt32 DEF__read__h14063;
  tUInt32 DEF__read__h14032;
  tUInt32 DEF__read__h14001;
  tUInt32 DEF__read__h13970;
  tUInt32 DEF__read__h13939;
  tUInt32 DEF__read__h13908;
  tUInt32 DEF__read__h13877;
  tUInt32 DEF__read__h13846;
  tUInt32 DEF__read__h13815;
  tUInt32 DEF__read__h13784;
  tUInt32 DEF__read__h13753;
  tUInt32 DEF__read__h13722;
  tUInt32 DEF__read__h13691;
  tUInt32 DEF__read__h13660;
  tUInt32 DEF__read__h13629;
  tUInt32 DEF__read__h13598;
  tUInt32 DEF__read__h13567;
  tUInt32 DEF__read__h13536;
  tUInt32 DEF__read__h13505;
  tUInt32 DEF__read__h13474;
  tUInt32 DEF__read__h13443;
  tUInt32 DEF__read__h13412;
  tUInt32 DEF__read__h13381;
  tUInt32 DEF__read__h13350;
  tUInt32 DEF__read__h13319;
  tUInt32 DEF__read__h13288;
  tUInt32 DEF__read__h13257;
  tUInt32 DEF__read__h13226;
  tUInt32 DEF__read__h13195;
  tUInt32 DEF__read__h13164;
  tUInt32 DEF__read__h13133;
  tUInt32 DEF__read__h13102;
  tUInt8 DEF_cache_mshr_register__h33477;
  tUInt8 DEF_b__h7101;
  tUInt8 DEF_b__h1327;
  tUInt8 DEF_cache_cache_data_serverAdapter_s1___d103;
  tUInt8 DEF_mainRef_bram_serverAdapter_s1___d46;
  tUInt8 DEF_cache_dirtyArray_127__h42046;
  tUInt8 DEF_cache_dirtyArray_126__h42044;
  tUInt8 DEF_cache_dirtyArray_125__h42042;
  tUInt8 DEF_cache_dirtyArray_124__h42040;
  tUInt8 DEF_cache_dirtyArray_123__h42038;
  tUInt8 DEF_cache_dirtyArray_122__h42036;
  tUInt8 DEF_cache_dirtyArray_121__h42034;
  tUInt8 DEF_cache_dirtyArray_120__h42032;
  tUInt8 DEF_cache_dirtyArray_119__h42030;
  tUInt8 DEF_cache_dirtyArray_118__h42028;
  tUInt8 DEF_cache_dirtyArray_117__h42026;
  tUInt8 DEF_cache_dirtyArray_116__h42024;
  tUInt8 DEF_cache_dirtyArray_115__h42022;
  tUInt8 DEF_cache_dirtyArray_114__h42020;
  tUInt8 DEF_cache_dirtyArray_113__h42018;
  tUInt8 DEF_cache_dirtyArray_112__h42016;
  tUInt8 DEF_cache_dirtyArray_111__h42014;
  tUInt8 DEF_cache_dirtyArray_110__h42012;
  tUInt8 DEF_cache_dirtyArray_109__h42010;
  tUInt8 DEF_cache_dirtyArray_108__h42008;
  tUInt8 DEF_cache_dirtyArray_107__h42006;
  tUInt8 DEF_cache_dirtyArray_106__h42004;
  tUInt8 DEF_cache_dirtyArray_105__h42002;
  tUInt8 DEF_cache_dirtyArray_104__h42000;
  tUInt8 DEF_cache_dirtyArray_103__h41998;
  tUInt8 DEF_cache_dirtyArray_102__h41996;
  tUInt8 DEF_cache_dirtyArray_101__h41994;
  tUInt8 DEF_cache_dirtyArray_100__h41992;
  tUInt8 DEF_cache_dirtyArray_99__h41990;
  tUInt8 DEF_cache_dirtyArray_98__h41988;
  tUInt8 DEF_cache_dirtyArray_97__h41986;
  tUInt8 DEF_cache_dirtyArray_96__h41984;
  tUInt8 DEF_cache_dirtyArray_95__h41982;
  tUInt8 DEF_cache_dirtyArray_94__h41980;
  tUInt8 DEF_cache_dirtyArray_93__h41978;
  tUInt8 DEF_cache_dirtyArray_92__h41976;
  tUInt8 DEF_cache_dirtyArray_91__h41974;
  tUInt8 DEF_cache_dirtyArray_90__h41972;
  tUInt8 DEF_cache_dirtyArray_89__h41970;
  tUInt8 DEF_cache_dirtyArray_88__h41968;
  tUInt8 DEF_cache_dirtyArray_87__h41966;
  tUInt8 DEF_cache_dirtyArray_86__h41964;
  tUInt8 DEF_cache_dirtyArray_85__h41962;
  tUInt8 DEF_cache_dirtyArray_84__h41960;
  tUInt8 DEF_cache_dirtyArray_83__h41958;
  tUInt8 DEF_cache_dirtyArray_82__h41956;
  tUInt8 DEF_cache_dirtyArray_81__h41954;
  tUInt8 DEF_cache_dirtyArray_80__h41952;
  tUInt8 DEF_cache_dirtyArray_79__h41950;
  tUInt8 DEF_cache_dirtyArray_78__h41948;
  tUInt8 DEF_cache_dirtyArray_77__h41946;
  tUInt8 DEF_cache_dirtyArray_76__h41944;
  tUInt8 DEF_cache_dirtyArray_75__h41942;
  tUInt8 DEF_cache_dirtyArray_74__h41940;
  tUInt8 DEF_cache_dirtyArray_73__h41938;
  tUInt8 DEF_cache_dirtyArray_72__h41936;
  tUInt8 DEF_cache_dirtyArray_71__h41934;
  tUInt8 DEF_cache_dirtyArray_70__h41932;
  tUInt8 DEF_cache_dirtyArray_69__h41930;
  tUInt8 DEF_cache_dirtyArray_68__h41928;
  tUInt8 DEF_cache_dirtyArray_67__h41926;
  tUInt8 DEF_cache_dirtyArray_66__h41924;
  tUInt8 DEF_cache_dirtyArray_65__h41922;
  tUInt8 DEF_cache_dirtyArray_64__h41920;
  tUInt8 DEF_cache_dirtyArray_63__h41918;
  tUInt8 DEF_cache_dirtyArray_62__h41916;
  tUInt8 DEF_cache_dirtyArray_61__h41914;
  tUInt8 DEF_cache_dirtyArray_60__h41912;
  tUInt8 DEF_cache_dirtyArray_59__h41910;
  tUInt8 DEF_cache_dirtyArray_58__h41908;
  tUInt8 DEF_cache_dirtyArray_57__h41906;
  tUInt8 DEF_cache_dirtyArray_56__h41904;
  tUInt8 DEF_cache_dirtyArray_55__h41902;
  tUInt8 DEF_cache_dirtyArray_54__h41900;
  tUInt8 DEF_cache_dirtyArray_53__h41898;
  tUInt8 DEF_cache_dirtyArray_52__h41896;
  tUInt8 DEF_cache_dirtyArray_51__h41894;
  tUInt8 DEF_cache_dirtyArray_50__h41892;
  tUInt8 DEF_cache_dirtyArray_49__h41890;
  tUInt8 DEF_cache_dirtyArray_48__h41888;
  tUInt8 DEF_cache_dirtyArray_47__h41886;
  tUInt8 DEF_cache_dirtyArray_46__h41884;
  tUInt8 DEF_cache_dirtyArray_45__h41882;
  tUInt8 DEF_cache_dirtyArray_44__h41880;
  tUInt8 DEF_cache_dirtyArray_43__h41878;
  tUInt8 DEF_cache_dirtyArray_42__h41876;
  tUInt8 DEF_cache_dirtyArray_41__h41874;
  tUInt8 DEF_cache_dirtyArray_40__h41872;
  tUInt8 DEF_cache_dirtyArray_39__h41870;
  tUInt8 DEF_cache_dirtyArray_38__h41868;
  tUInt8 DEF_cache_dirtyArray_37__h41866;
  tUInt8 DEF_cache_dirtyArray_36__h41864;
  tUInt8 DEF_cache_dirtyArray_35__h41862;
  tUInt8 DEF_cache_dirtyArray_34__h41860;
  tUInt8 DEF_cache_dirtyArray_33__h41858;
  tUInt8 DEF_cache_dirtyArray_32__h41856;
  tUInt8 DEF_cache_dirtyArray_31__h41854;
  tUInt8 DEF_cache_dirtyArray_30__h41852;
  tUInt8 DEF_cache_dirtyArray_29__h41850;
  tUInt8 DEF_cache_dirtyArray_28__h41848;
  tUInt8 DEF_cache_dirtyArray_27__h41846;
  tUInt8 DEF_cache_dirtyArray_26__h41844;
  tUInt8 DEF_cache_dirtyArray_25__h41842;
  tUInt8 DEF_cache_dirtyArray_24__h41840;
  tUInt8 DEF_cache_dirtyArray_23__h41838;
  tUInt8 DEF_cache_dirtyArray_22__h41836;
  tUInt8 DEF_cache_dirtyArray_21__h41834;
  tUInt8 DEF_cache_dirtyArray_20__h41832;
  tUInt8 DEF_cache_dirtyArray_19__h41830;
  tUInt8 DEF_cache_dirtyArray_18__h41828;
  tUInt8 DEF_cache_dirtyArray_17__h41826;
  tUInt8 DEF_cache_dirtyArray_16__h41824;
  tUInt8 DEF_cache_dirtyArray_15__h41822;
  tUInt8 DEF_cache_dirtyArray_14__h41820;
  tUInt8 DEF_cache_dirtyArray_13__h41818;
  tUInt8 DEF_cache_dirtyArray_12__h41816;
  tUInt8 DEF_cache_dirtyArray_11__h41814;
  tUInt8 DEF_cache_dirtyArray_10__h41812;
  tUInt8 DEF_cache_dirtyArray_9__h41810;
  tUInt8 DEF_cache_dirtyArray_8__h41808;
  tUInt8 DEF_cache_dirtyArray_7__h41806;
  tUInt8 DEF_cache_dirtyArray_6__h41804;
  tUInt8 DEF_cache_dirtyArray_5__h41802;
  tUInt8 DEF_cache_dirtyArray_4__h41800;
  tUInt8 DEF_cache_dirtyArray_3__h41798;
  tUInt8 DEF_cache_dirtyArray_2__h41796;
  tUInt8 DEF_cache_dirtyArray_1__h41794;
  tUInt8 DEF_cache_dirtyArray_0__h41792;
  tUInt8 DEF_cache_validArray_127__h46168;
  tUInt8 DEF_cache_validArray_126__h46166;
  tUInt8 DEF_cache_validArray_125__h46164;
  tUInt8 DEF_cache_validArray_124__h46162;
  tUInt8 DEF_cache_validArray_123__h46160;
  tUInt8 DEF_cache_validArray_122__h46158;
  tUInt8 DEF_cache_validArray_121__h46156;
  tUInt8 DEF_cache_validArray_120__h46154;
  tUInt8 DEF_cache_validArray_119__h46152;
  tUInt8 DEF_cache_validArray_118__h46150;
  tUInt8 DEF_cache_validArray_117__h46148;
  tUInt8 DEF_cache_validArray_116__h46146;
  tUInt8 DEF_cache_validArray_115__h46144;
  tUInt8 DEF_cache_validArray_114__h46142;
  tUInt8 DEF_cache_validArray_113__h46140;
  tUInt8 DEF_cache_validArray_112__h46138;
  tUInt8 DEF_cache_validArray_111__h46136;
  tUInt8 DEF_cache_validArray_110__h46134;
  tUInt8 DEF_cache_validArray_109__h46132;
  tUInt8 DEF_cache_validArray_108__h46130;
  tUInt8 DEF_cache_validArray_107__h46128;
  tUInt8 DEF_cache_validArray_106__h46126;
  tUInt8 DEF_cache_validArray_105__h46124;
  tUInt8 DEF_cache_validArray_104__h46122;
  tUInt8 DEF_cache_validArray_103__h46120;
  tUInt8 DEF_cache_validArray_102__h46118;
  tUInt8 DEF_cache_validArray_101__h46116;
  tUInt8 DEF_cache_validArray_100__h46114;
  tUInt8 DEF_cache_validArray_99__h46112;
  tUInt8 DEF_cache_validArray_98__h46110;
  tUInt8 DEF_cache_validArray_97__h46108;
  tUInt8 DEF_cache_validArray_96__h46106;
  tUInt8 DEF_cache_validArray_95__h46104;
  tUInt8 DEF_cache_validArray_94__h46102;
  tUInt8 DEF_cache_validArray_93__h46100;
  tUInt8 DEF_cache_validArray_92__h46098;
  tUInt8 DEF_cache_validArray_91__h46096;
  tUInt8 DEF_cache_validArray_90__h46094;
  tUInt8 DEF_cache_validArray_89__h46092;
  tUInt8 DEF_cache_validArray_88__h46090;
  tUInt8 DEF_cache_validArray_87__h46088;
  tUInt8 DEF_cache_validArray_86__h46086;
  tUInt8 DEF_cache_validArray_85__h46084;
  tUInt8 DEF_cache_validArray_84__h46082;
  tUInt8 DEF_cache_validArray_83__h46080;
  tUInt8 DEF_cache_validArray_82__h46078;
  tUInt8 DEF_cache_validArray_81__h46076;
  tUInt8 DEF_cache_validArray_80__h46074;
  tUInt8 DEF_cache_validArray_79__h46072;
  tUInt8 DEF_cache_validArray_78__h46070;
  tUInt8 DEF_cache_validArray_77__h46068;
  tUInt8 DEF_cache_validArray_76__h46066;
  tUInt8 DEF_cache_validArray_75__h46064;
  tUInt8 DEF_cache_validArray_74__h46062;
  tUInt8 DEF_cache_validArray_73__h46060;
  tUInt8 DEF_cache_validArray_72__h46058;
  tUInt8 DEF_cache_validArray_71__h46056;
  tUInt8 DEF_cache_validArray_70__h46054;
  tUInt8 DEF_cache_validArray_69__h46052;
  tUInt8 DEF_cache_validArray_68__h46050;
  tUInt8 DEF_cache_validArray_67__h46048;
  tUInt8 DEF_cache_validArray_66__h46046;
  tUInt8 DEF_cache_validArray_65__h46044;
  tUInt8 DEF_cache_validArray_64__h46042;
  tUInt8 DEF_cache_validArray_63__h46040;
  tUInt8 DEF_cache_validArray_62__h46038;
  tUInt8 DEF_cache_validArray_61__h46036;
  tUInt8 DEF_cache_validArray_60__h46034;
  tUInt8 DEF_cache_validArray_59__h46032;
  tUInt8 DEF_cache_validArray_58__h46030;
  tUInt8 DEF_cache_validArray_57__h46028;
  tUInt8 DEF_cache_validArray_56__h46026;
  tUInt8 DEF_cache_validArray_55__h46024;
  tUInt8 DEF_cache_validArray_54__h46022;
  tUInt8 DEF_cache_validArray_53__h46020;
  tUInt8 DEF_cache_validArray_52__h46018;
  tUInt8 DEF_cache_validArray_51__h46016;
  tUInt8 DEF_cache_validArray_50__h46014;
  tUInt8 DEF_cache_validArray_49__h46012;
  tUInt8 DEF_cache_validArray_48__h46010;
  tUInt8 DEF_cache_validArray_47__h46008;
  tUInt8 DEF_cache_validArray_46__h46006;
  tUInt8 DEF_cache_validArray_45__h46004;
  tUInt8 DEF_cache_validArray_44__h46002;
  tUInt8 DEF_cache_validArray_43__h46000;
  tUInt8 DEF_cache_validArray_42__h45998;
  tUInt8 DEF_cache_validArray_41__h45996;
  tUInt8 DEF_cache_validArray_40__h45994;
  tUInt8 DEF_cache_validArray_39__h45992;
  tUInt8 DEF_cache_validArray_38__h45990;
  tUInt8 DEF_cache_validArray_37__h45988;
  tUInt8 DEF_cache_validArray_36__h45986;
  tUInt8 DEF_cache_validArray_35__h45984;
  tUInt8 DEF_cache_validArray_34__h45982;
  tUInt8 DEF_cache_validArray_33__h45980;
  tUInt8 DEF_cache_validArray_32__h45978;
  tUInt8 DEF_cache_validArray_31__h45976;
  tUInt8 DEF_cache_validArray_30__h45974;
  tUInt8 DEF_cache_validArray_29__h45972;
  tUInt8 DEF_cache_validArray_28__h45970;
  tUInt8 DEF_cache_validArray_27__h45968;
  tUInt8 DEF_cache_validArray_26__h45966;
  tUInt8 DEF_cache_validArray_25__h45964;
  tUInt8 DEF_cache_validArray_24__h45962;
  tUInt8 DEF_cache_validArray_23__h45960;
  tUInt8 DEF_cache_validArray_22__h45958;
  tUInt8 DEF_cache_validArray_21__h45956;
  tUInt8 DEF_cache_validArray_20__h45954;
  tUInt8 DEF_cache_validArray_19__h45952;
  tUInt8 DEF_cache_validArray_18__h45950;
  tUInt8 DEF_cache_validArray_17__h45948;
  tUInt8 DEF_cache_validArray_16__h45946;
  tUInt8 DEF_cache_validArray_15__h45944;
  tUInt8 DEF_cache_validArray_14__h45942;
  tUInt8 DEF_cache_validArray_13__h45940;
  tUInt8 DEF_cache_validArray_12__h45938;
  tUInt8 DEF_cache_validArray_11__h45936;
  tUInt8 DEF_cache_validArray_10__h45934;
  tUInt8 DEF_cache_validArray_9__h45932;
  tUInt8 DEF_cache_validArray_8__h45930;
  tUInt8 DEF_cache_validArray_7__h45928;
  tUInt8 DEF_cache_validArray_6__h45926;
  tUInt8 DEF_cache_validArray_5__h45924;
  tUInt8 DEF_cache_validArray_4__h45922;
  tUInt8 DEF_cache_validArray_3__h45920;
  tUInt8 DEF_cache_validArray_2__h45918;
  tUInt8 DEF_cache_validArray_1__h45916;
  tUInt8 DEF_cache_validArray_0__h45914;
  tUInt8 DEF_cache_cache_data_serverAdapter_cnt_3_whas____d82;
  tUInt8 DEF_cache_cache_data_serverAdapter_cnt_2_whas____d80;
  tUInt8 DEF_cache_cache_data_serverAdapter_cnt_1_whas____d79;
  tUInt8 DEF_cache_cache_data_serverAdapter_outData_ff_i_no_ETC___d74;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_3_whas____d24;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_2_whas____d22;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_1_whas____d21;
  tUInt8 DEF_mainRef_bram_serverAdapter_outData_ff_i_notEmpty____d15;
  tUWide DEF_v__h432;
  tUInt8 DEF_req_idx__h70542;
  tUInt8 DEF_x2__h46224;
  tUInt8 DEF_cache_cache_data_serverAdapter_s1_03_BIT_0___d104;
  tUInt8 DEF_mainRef_bram_serverAdapter_s1_6_BIT_0___d47;
  tUInt32 DEF_cur_tag__h70544;
  tUInt8 DEF_SEL_ARR_cache_validArray_0_56_cache_validArray_ETC___d485;
  tUInt8 DEF_SEL_ARR_cache_dirtyArray_0_23_cache_dirtyArray_ETC___d354;
  tUInt8 DEF_IF_cache_mshr_port_0_whas__21_THEN_cache_mshr__ETC___d124;
  tUInt32 DEF_req_tag__h70543;
  tUInt8 DEF_NOT_SEL_ARR_cache_tagArray_0_00_cache_tagArray_ETC___d1170;
 
 /* Local definitions */
 private:
  tUInt32 DEF_v__h357;
  tUInt32 DEF_v__h319;
  tUInt32 DEF_v__h282;
  tUWide DEF_v__h70096;
  tUWide DEF_cache_memReqQ_first____d1152;
  tUWide DEF_cache_memRespQ_first____d778;
  tUWide DEF_cache_cache_data_serverAdapter_outData_enqw_wget____d77;
  tUWide DEF_cache_cache_data_serverAdapter_outData_ff_first____d147;
  tUWide DEF_cache_cache_data_memory_read____d110;
  tUWide DEF_cache_storeQ_first____d1105;
  tUInt32 DEF_x_wget__h834;
  tUInt8 DEF_cache_mshr_readBeforeLaterWrites_0_read____d141;
  tUWide DEF_x__h78690;
  tUWide DEF_v__h78580;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d151;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d155;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d159;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d163;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d167;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d171;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d175;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d179;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d183;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d187;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d191;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d195;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d199;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d203;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d207;
  tUInt32 DEF_IF_cache_cache_data_serverAdapter_outData_ff_i_ETC___d211;
  tUWide DEF_IF_cache_missReq_52_BIT_64_40_THEN_IF_cache_mi_ETC___d834;
  tUWide DEF_IF_cache_missReq_52_BITS_37_TO_34_75_EQ_15_76__ETC___d833;
  tUWide DEF_old_data__h48596;
  tUWide DEF_IF_cache_cache_data_serverAdapter_outData_enqw_ETC___d631;
  tUInt32 DEF_x__h932;
  tUInt8 DEF_IF_cache_mshr_readBeforeLaterWrites_0_read__41_ETC___d494;
  tUInt8 DEF_IF_cache_mshr_readBeforeLaterWrites_0_read__41_ETC___d222;
  tUInt8 DEF__0_CONCAT_DONTCARE___d37;
  tUWide DEF__1_CONCAT_SEL_ARR_cache_tagArray_0_00_cache_tag_ETC___d633;
  tUWide DEF__0_CONCAT_cache_missReq_52_BITS_63_TO_0_36_CONC_ETC___d637;
  tUWide DEF_IF_cache_missReq_52_BITS_37_TO_34_75_EQ_15_76__ETC___d826;
  tUWide DEF_IF_cache_storeQ_first__105_BITS_37_TO_34_107_E_ETC___d1148;
  tUWide DEF_IF_cache_storeQ_first__105_BITS_37_TO_34_107_E_ETC___d1143;
  tUWide DEF_IF_cache_missReq_52_BITS_37_TO_34_75_EQ_15_76__ETC___d819;
  tUWide DEF_IF_cache_storeQ_first__105_BITS_37_TO_34_107_E_ETC___d1138;
  tUWide DEF_IF_cache_missReq_52_BITS_37_TO_34_75_EQ_15_76__ETC___d812;
  tUWide DEF_IF_cache_storeQ_first__105_BITS_37_TO_34_107_E_ETC___d1133;
  tUWide DEF_IF_cache_missReq_52_BITS_37_TO_34_75_EQ_15_76__ETC___d805;
  tUWide DEF_IF_cache_storeQ_first__105_BITS_37_TO_34_107_E_ETC___d1128;
  tUWide DEF_IF_cache_missReq_52_BITS_37_TO_34_75_EQ_15_76__ETC___d798;
  tUWide DEF_IF_cache_storeQ_first__105_BITS_37_TO_34_107_E_ETC___d1123;
  tUWide DEF_IF_cache_missReq_52_BITS_37_TO_34_75_EQ_15_76__ETC___d791;
  tUWide DEF_IF_cache_storeQ_first__105_BITS_37_TO_34_107_E_ETC___d1118;
  tUWide DEF__1_CONCAT_SEL_ARR_IF_cache_cache_data_serverAda_ETC___d221;
  tUWide DEF__1_CONCAT_SEL_ARR_cache_memRespQ_first__78_BITS_ETC___d1099;
  tUWide DEF__0_CONCAT_DONTCARE___d1468;
  tUWide DEF_new_value__h400;
  tUWide DEF_IF_randomMem_zaz_whas_THEN_randomMem_zaz_wget__ETC___d1201;
 
 /* Rules */
 public:
  void RL_randomMem_every();
  void RL_randomMem_every_1();
  void RL_mainRef_bram_serverAdapter_outData_enqueue();
  void RL_mainRef_bram_serverAdapter_outData_dequeue();
  void RL_mainRef_bram_serverAdapter_cnt_finalAdd();
  void RL_mainRef_bram_serverAdapter_s1__dreg_update();
  void RL_mainRef_bram_serverAdapter_stageReadResponseAlways();
  void RL_mainRef_bram_serverAdapter_moveToOutFIFO();
  void RL_mainRef_bram_serverAdapter_overRun();
  void RL_mainRef_deq();
  void RL_cache_cache_data_serverAdapter_outData_enqueue();
  void RL_cache_cache_data_serverAdapter_outData_dequeue();
  void RL_cache_cache_data_serverAdapter_cnt_finalAdd();
  void RL_cache_cache_data_serverAdapter_s1__dreg_update();
  void RL_cache_cache_data_serverAdapter_stageReadResponseAlways();
  void RL_cache_cache_data_serverAdapter_moveToOutFIFO();
  void RL_cache_cache_data_serverAdapter_overRun();
  void RL_cache_mshr_canonicalize();
  void RL_cache_lockL1_canonicalize();
  void RL_cache_bram_to_hitQ();
  void RL_cache_startMiss_BRAMReq();
  void RL_cache_startMiss_BRAMResp();
  void RL_cache_sendFillReq();
  void RL_cache_waitFillResp();
  void RL_cache_waitStore();
  void RL_connectCacheDram();
  void RL_connectDramCache();
  void RL_start();
  void RL_reqs();
  void RL_resps();
  void RL_deadlockerC();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBeveren &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBeveren &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBeveren &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkBeveren &backing);
};

#endif /* ifndef __mkBeveren_h__ */
