

================================================================
== Vitis HLS Report for 'Autocorrelation_Pipeline_Autocorrelation_label5'
================================================================
* Date:           Fri May 30 22:03:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.198 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.296 us|  1.296 us|  162|  162|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Autocorrelation_label5  |      160|      160|         2|          1|          1|   160|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      67|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       19|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       19|     103|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln152_fu_77_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln152_fu_71_p2  |      icmp|   0|  0|  15|           8|           8|
    |indata_d0            |       shl|   0|  0|  35|          16|          16|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  67|          33|          27|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx71_load  |   9|          2|    8|         16|
    |idx71_fu_36                  |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|   18|         36|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |idx71_fu_36              |  8|   0|    8|          0|
    |indata_addr_reg_118      |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 19|   0|   19|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_Autocorrelation_label5|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_Autocorrelation_label5|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_Autocorrelation_label5|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_Autocorrelation_label5|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_Autocorrelation_label5|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_Autocorrelation_label5|  return value|
|indata_address0  |  out|    8|   ap_memory|                                           indata|         array|
|indata_ce0       |  out|    1|   ap_memory|                                           indata|         array|
|indata_we0       |  out|    1|   ap_memory|                                           indata|         array|
|indata_d0        |  out|   16|   ap_memory|                                           indata|         array|
|indata_address1  |  out|    8|   ap_memory|                                           indata|         array|
|indata_ce1       |  out|    1|   ap_memory|                                           indata|         array|
|indata_q1        |   in|   16|   ap_memory|                                           indata|         array|
|conv336_cast     |   in|    6|     ap_none|                                     conv336_cast|        scalar|
+-----------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx71 = alloca i32 1"   --->   Operation 5 'alloca' 'idx71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv336_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %conv336_cast"   --->   Operation 6 'read' 'conv336_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %idx71"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc341"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx71_load = load i8 %idx71" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 10 'load' 'idx71_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%icmp_ln152 = icmp_eq  i8 %idx71_load, i8 160" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 11 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln152 = add i8 %idx71_load, i8 1" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 12 'add' 'add_ln152' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %for.inc341.split, void %if.end344.loopexit.exitStub" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 13 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %idx71_load" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 14 'zext' 'zext_ln152' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr i16 %indata, i64 0, i64 %zext_ln152" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 15 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 16 'load' 'indata_load' <Predicate = (!icmp_ln152)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln152 = store i8 %add_ln152, i8 %idx71" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 17 'store' 'store_ln152' <Predicate = (!icmp_ln152)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln154 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 18 'specpipeline' 'specpipeline_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln153 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160" [data/benchmarks/gsm/gsm_lpc.c:153]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 20 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (1.17ns)   --->   "%indata_load = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 21 'load' 'indata_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%conv336_cast_readcast = zext i6 %conv336_cast_read" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 22 'zext' 'conv336_cast_readcast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.84ns)   --->   "%shl_ln154 = shl i16 %indata_load, i16 %conv336_cast_readcast" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 23 'shl' 'shl_ln154' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.17ns)   --->   "%store_ln154 = store i16 %shl_ln154, i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:154]   --->   Operation 24 'store' 'store_ln154' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.inc341" [data/benchmarks/gsm/gsm_lpc.c:152]   --->   Operation 25 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv336_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx71                   (alloca           ) [ 010]
conv336_cast_read       (read             ) [ 011]
specinterface_ln0       (specinterface    ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
idx71_load              (load             ) [ 000]
icmp_ln152              (icmp             ) [ 010]
add_ln152               (add              ) [ 000]
br_ln152                (br               ) [ 000]
zext_ln152              (zext             ) [ 000]
indata_addr             (getelementptr    ) [ 011]
store_ln152             (store            ) [ 000]
specpipeline_ln154      (specpipeline     ) [ 000]
speclooptripcount_ln153 (speclooptripcount) [ 000]
specloopname_ln152      (specloopname     ) [ 000]
indata_load             (load             ) [ 000]
conv336_cast_readcast   (zext             ) [ 000]
shl_ln154               (shl              ) [ 000]
store_ln154             (store            ) [ 000]
br_ln152                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv336_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv336_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="idx71_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx71/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="conv336_cast_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="6" slack="0"/>
<pin id="42" dir="0" index="1" bw="6" slack="0"/>
<pin id="43" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv336_cast_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="indata_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="1"/>
<pin id="55" dir="0" index="1" bw="16" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="59" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="61" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="indata_load/1 store_ln154/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="idx71_load_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx71_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln152_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="add_ln152_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln152_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln152_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="conv336_cast_readcast_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="1"/>
<pin id="95" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv336_cast_readcast/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="shl_ln154_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln154/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="idx71_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="idx71 "/>
</bind>
</comp>

<comp id="110" class="1005" name="conv336_cast_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="1"/>
<pin id="112" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv336_cast_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="indata_addr_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indata_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="62"><net_src comp="46" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="68" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="68" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="68" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="92"><net_src comp="77" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="53" pin="7"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="93" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="96" pin="2"/><net_sink comp="53" pin=1"/></net>

<net id="106"><net_src comp="36" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="109"><net_src comp="103" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="113"><net_src comp="40" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="121"><net_src comp="46" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="53" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: indata | {2 }
 - Input state : 
	Port: Autocorrelation_Pipeline_Autocorrelation_label5 : indata | {1 2 }
	Port: Autocorrelation_Pipeline_Autocorrelation_label5 : conv336_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx71_load : 1
		icmp_ln152 : 2
		add_ln152 : 2
		br_ln152 : 3
		zext_ln152 : 2
		indata_addr : 3
		indata_load : 4
		store_ln152 : 3
	State 2
		shl_ln154 : 1
		store_ln154 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    shl   |        shl_ln154_fu_96       |    0    |    35   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln152_fu_71       |    0    |    15   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln152_fu_77       |    0    |    15   |
|----------|------------------------------|---------|---------|
|   read   | conv336_cast_read_read_fu_40 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln152_fu_83       |    0    |    0    |
|          |  conv336_cast_readcast_fu_93 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    65   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|conv336_cast_read_reg_110|    6   |
|      idx71_reg_103      |    8   |
|   indata_addr_reg_118   |    8   |
+-------------------------+--------+
|          Total          |   22   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   65   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   22   |   74   |
+-----------+--------+--------+--------+
